TimeQuest Timing Analyzer report for EE443_DE2i_150
Wed Mar 05 15:59:30 2014
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'u0|altpll_0|sd1|pll7|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 15. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 16. Slow 1200mV 85C Model Hold: 'u0|altpll_0|sd1|pll7|clk[0]'
 17. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 18. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 19. Slow 1200mV 85C Model Recovery: 'u0|altpll_0|sd1|pll7|clk[0]'
 20. Slow 1200mV 85C Model Recovery: 'CLOCK_50'
 21. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 22. Slow 1200mV 85C Model Removal: 'CLOCK_50'
 23. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 24. Slow 1200mV 85C Model Removal: 'u0|altpll_0|sd1|pll7|clk[0]'
 25. Slow 1200mV 85C Model Minimum Pulse Width: 'u0|altpll_0|sd1|pll7|clk[0]'
 26. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 27. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK2_50'
 28. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK3_50'
 29. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 30. Setup Times
 31. Hold Times
 32. Clock to Output Times
 33. Minimum Clock to Output Times
 34. MTBF Summary
 35. Synchronizer Summary
 36. Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
 37. Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
 38. Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
 39. Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
 40. Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
 41. Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
 42. Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
 43. Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
 44. Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
 45. Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
 46. Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
 47. Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
 48. Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
 49. Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
 50. Slow 1200mV 0C Model Fmax Summary
 51. Slow 1200mV 0C Model Setup Summary
 52. Slow 1200mV 0C Model Hold Summary
 53. Slow 1200mV 0C Model Recovery Summary
 54. Slow 1200mV 0C Model Removal Summary
 55. Slow 1200mV 0C Model Minimum Pulse Width Summary
 56. Slow 1200mV 0C Model Setup: 'u0|altpll_0|sd1|pll7|clk[0]'
 57. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 58. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 59. Slow 1200mV 0C Model Hold: 'u0|altpll_0|sd1|pll7|clk[0]'
 60. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 61. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 62. Slow 1200mV 0C Model Recovery: 'u0|altpll_0|sd1|pll7|clk[0]'
 63. Slow 1200mV 0C Model Recovery: 'CLOCK_50'
 64. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 65. Slow 1200mV 0C Model Removal: 'CLOCK_50'
 66. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 67. Slow 1200mV 0C Model Removal: 'u0|altpll_0|sd1|pll7|clk[0]'
 68. Slow 1200mV 0C Model Minimum Pulse Width: 'u0|altpll_0|sd1|pll7|clk[0]'
 69. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 70. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'
 71. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'
 72. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 73. Setup Times
 74. Hold Times
 75. Clock to Output Times
 76. Minimum Clock to Output Times
 77. MTBF Summary
 78. Synchronizer Summary
 79. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 80. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 81. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 82. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
 83. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
 84. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
 85. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
 86. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
 87. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
 88. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
 89. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
 90. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
 91. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
 92. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
 93. Fast 1200mV 0C Model Setup Summary
 94. Fast 1200mV 0C Model Hold Summary
 95. Fast 1200mV 0C Model Recovery Summary
 96. Fast 1200mV 0C Model Removal Summary
 97. Fast 1200mV 0C Model Minimum Pulse Width Summary
 98. Fast 1200mV 0C Model Setup: 'u0|altpll_0|sd1|pll7|clk[0]'
 99. Fast 1200mV 0C Model Setup: 'CLOCK_50'
100. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
101. Fast 1200mV 0C Model Hold: 'u0|altpll_0|sd1|pll7|clk[0]'
102. Fast 1200mV 0C Model Hold: 'CLOCK_50'
103. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
104. Fast 1200mV 0C Model Recovery: 'u0|altpll_0|sd1|pll7|clk[0]'
105. Fast 1200mV 0C Model Recovery: 'CLOCK_50'
106. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
107. Fast 1200mV 0C Model Removal: 'CLOCK_50'
108. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
109. Fast 1200mV 0C Model Removal: 'u0|altpll_0|sd1|pll7|clk[0]'
110. Fast 1200mV 0C Model Minimum Pulse Width: 'u0|altpll_0|sd1|pll7|clk[0]'
111. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
112. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'
113. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'
114. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
115. Setup Times
116. Hold Times
117. Clock to Output Times
118. Minimum Clock to Output Times
119. MTBF Summary
120. Synchronizer Summary
121. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
122. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
123. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
124. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
125. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
126. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
127. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
128. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
129. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
130. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
131. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
132. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
133. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
134. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
135. Multicorner Timing Analysis Summary
136. Setup Times
137. Hold Times
138. Clock to Output Times
139. Minimum Clock to Output Times
140. Board Trace Model Assignments
141. Input Transition Times
142. Signal Integrity Metrics (Slow 1200mv 0c Model)
143. Signal Integrity Metrics (Slow 1200mv 85c Model)
144. Signal Integrity Metrics (Fast 1200mv 0c Model)
145. Setup Transfers
146. Hold Transfers
147. Recovery Transfers
148. Removal Transfers
149. Report TCCS
150. Report RSKM
151. Unconstrained Paths
152. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                       ;
+--------------------+--------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; EE443_DE2i_150                                                     ;
; Device Family      ; Cyclone IV GX                                                      ;
; Device Name        ; EP4CGX150DF31C7                                                    ;
; Timing Models      ; Final                                                              ;
; Delay Model        ; Combined                                                           ;
; Rise/Fall Delays   ; Enabled                                                            ;
+--------------------+--------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.43        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;  14.3%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------+
; SDC File List                                          ;
+--------------------+--------+--------------------------+
; SDC File Path      ; Status ; Read at                  ;
+--------------------+--------+--------------------------+
; EE443_DE2i_150.SDC ; OK     ; Wed Mar 05 15:59:23 2014 ;
+--------------------+--------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                     ;
+------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------+----------------------------------+
; Clock Name                   ; Type      ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                         ; Targets                          ;
+------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------+----------------------------------+
; altera_reserved_tck          ; Base      ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                ; { altera_reserved_tck }          ;
; CLOCK2_50                    ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                ; { CLOCK2_50 }                    ;
; CLOCK3_50                    ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                ; { CLOCK3_50 }                    ;
; CLOCK_50                     ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                ; { CLOCK_50 }                     ;
; u0|altpll_0|sd1|pll7|clk[0]  ; Generated ; 6.250   ; 160.0 MHz ; 0.000 ; 3.125  ; 50.00      ; 5         ; 16          ;       ;        ;           ;            ; false    ; CLOCK_50 ; u0|altpll_0|sd1|pll7|inclk[0]  ; { u0|altpll_0|sd1|pll7|clk[0] }  ;
; u0|clk_12mhz|sd1|pll7|clk[0] ; Generated ; 83.333  ; 12.0 MHz  ; 0.000 ; 41.666 ; 50.00      ; 25        ; 6           ;       ;        ;           ;            ; false    ; CLOCK_50 ; u0|clk_12mhz|sd1|pll7|inclk[0] ; { u0|clk_12mhz|sd1|pll7|clk[0] } ;
+------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------+----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                         ;
+------------+-----------------+-----------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                  ; Note                                                          ;
+------------+-----------------+-----------------------------+---------------------------------------------------------------+
; 97.44 MHz  ; 97.44 MHz       ; u0|altpll_0|sd1|pll7|clk[0] ;                                                               ;
; 145.26 MHz ; 145.26 MHz      ; altera_reserved_tck         ;                                                               ;
; 279.64 MHz ; 250.0 MHz       ; CLOCK_50                    ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+-----------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                  ;
+-----------------------------+--------+---------------+
; Clock                       ; Slack  ; End Point TNS ;
+-----------------------------+--------+---------------+
; u0|altpll_0|sd1|pll7|clk[0] ; -4.013 ; -1290.196     ;
; CLOCK_50                    ; 16.424 ; 0.000         ;
; altera_reserved_tck         ; 46.558 ; 0.000         ;
+-----------------------------+--------+---------------+


+-----------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                  ;
+-----------------------------+-------+---------------+
; Clock                       ; Slack ; End Point TNS ;
+-----------------------------+-------+---------------+
; u0|altpll_0|sd1|pll7|clk[0] ; 0.298 ; 0.000         ;
; CLOCK_50                    ; 0.374 ; 0.000         ;
; altera_reserved_tck         ; 0.393 ; 0.000         ;
+-----------------------------+-------+---------------+


+------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary               ;
+-----------------------------+--------+---------------+
; Clock                       ; Slack  ; End Point TNS ;
+-----------------------------+--------+---------------+
; u0|altpll_0|sd1|pll7|clk[0] ; -0.641 ; -20.112       ;
; CLOCK_50                    ; 17.494 ; 0.000         ;
; altera_reserved_tck         ; 47.247 ; 0.000         ;
+-----------------------------+--------+---------------+


+-----------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary               ;
+-----------------------------+-------+---------------+
; Clock                       ; Slack ; End Point TNS ;
+-----------------------------+-------+---------------+
; CLOCK_50                    ; 1.068 ; 0.000         ;
; altera_reserved_tck         ; 1.154 ; 0.000         ;
; u0|altpll_0|sd1|pll7|clk[0] ; 2.548 ; 0.000         ;
+-----------------------------+-------+---------------+


+------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary    ;
+-----------------------------+--------+---------------+
; Clock                       ; Slack  ; End Point TNS ;
+-----------------------------+--------+---------------+
; u0|altpll_0|sd1|pll7|clk[0] ; 2.250  ; 0.000         ;
; CLOCK_50                    ; 9.768  ; 0.000         ;
; CLOCK2_50                   ; 16.000 ; 0.000         ;
; CLOCK3_50                   ; 16.000 ; 0.000         ;
; altera_reserved_tck         ; 49.747 ; 0.000         ;
+-----------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u0|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                ;
+--------+-------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                                                                                                 ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; -4.013 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3] ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a78~porta_we_reg  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.164      ; 10.465     ;
; -3.934 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[23]                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.088     ; 10.094     ;
; -3.934 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[7]                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.088     ; 10.094     ;
; -3.934 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[29]                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.088     ; 10.094     ;
; -3.934 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[24]                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.088     ; 10.094     ;
; -3.934 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[25]                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.088     ; 10.094     ;
; -3.934 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[26]                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.088     ; 10.094     ;
; -3.934 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[28]                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.088     ; 10.094     ;
; -3.934 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[21]                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.088     ; 10.094     ;
; -3.934 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[22]                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.088     ; 10.094     ;
; -3.925 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3] ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a165~porta_we_reg ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.169      ; 10.382     ;
; -3.924 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[6] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[23]                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.092     ; 10.080     ;
; -3.924 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[6] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[7]                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.092     ; 10.080     ;
; -3.924 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[6] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[29]                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.092     ; 10.080     ;
; -3.924 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[6] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[24]                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.092     ; 10.080     ;
; -3.924 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[6] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[25]                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.092     ; 10.080     ;
; -3.924 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[6] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[26]                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.092     ; 10.080     ;
; -3.924 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[6] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[28]                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.092     ; 10.080     ;
; -3.924 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[6] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[21]                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.092     ; 10.080     ;
; -3.924 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[6] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[22]                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.092     ; 10.080     ;
; -3.920 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3] ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a182~porta_we_reg ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.228      ; 10.436     ;
; -3.907 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3] ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a174~porta_we_reg ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.233      ; 10.428     ;
; -3.904 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3] ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a164~porta_we_reg ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.198      ; 10.390     ;
; -3.890 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3] ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a40~porta_we_reg  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.193      ; 10.371     ;
; -3.882 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3] ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a189~porta_we_reg ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.211      ; 10.381     ;
; -3.879 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[31]                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.089     ; 10.038     ;
; -3.879 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[30]                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.089     ; 10.038     ;
; -3.878 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3] ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a176~porta_we_reg ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.240      ; 10.406     ;
; -3.871 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[0]                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.087     ; 10.032     ;
; -3.871 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[17]                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.087     ; 10.032     ;
; -3.871 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[18]                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.087     ; 10.032     ;
; -3.871 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[6]                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.087     ; 10.032     ;
; -3.871 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[5]                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.087     ; 10.032     ;
; -3.871 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[3]                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.087     ; 10.032     ;
; -3.871 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[2]                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.087     ; 10.032     ;
; -3.871 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[16]                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.087     ; 10.032     ;
; -3.871 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[19]                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.087     ; 10.032     ;
; -3.871 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[27]                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.087     ; 10.032     ;
; -3.871 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[14]                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.087     ; 10.032     ;
; -3.869 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[6] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[31]                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.093     ; 10.024     ;
; -3.869 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[6] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[30]                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.093     ; 10.024     ;
; -3.861 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[6] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[0]                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.091     ; 10.018     ;
; -3.861 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[6] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[17]                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.091     ; 10.018     ;
; -3.861 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[6] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[18]                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.091     ; 10.018     ;
; -3.861 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[6] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[6]                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.091     ; 10.018     ;
; -3.861 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[6] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[5]                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.091     ; 10.018     ;
; -3.861 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[6] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[3]                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.091     ; 10.018     ;
; -3.861 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[6] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[2]                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.091     ; 10.018     ;
; -3.861 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[6] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[16]                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.091     ; 10.018     ;
; -3.861 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[6] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[19]                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.091     ; 10.018     ;
; -3.861 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[6] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[27]                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.091     ; 10.018     ;
; -3.861 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[6] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[14]                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.091     ; 10.018     ;
; -3.858 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3] ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a41~porta_we_reg  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.192      ; 10.338     ;
; -3.855 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3] ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a47~porta_we_reg  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.180      ; 10.323     ;
; -3.849 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3] ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a5~porta_we_reg   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.203      ; 10.340     ;
; -3.833 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[4]                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.083     ; 9.998      ;
; -3.833 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[13]                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.083     ; 9.998      ;
; -3.833 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[12]                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.083     ; 9.998      ;
; -3.833 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[20]                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.083     ; 9.998      ;
; -3.833 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[15]                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.083     ; 9.998      ;
; -3.833 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[10]                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.083     ; 9.998      ;
; -3.833 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[9]                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.083     ; 9.998      ;
; -3.833 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[8]                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.083     ; 9.998      ;
; -3.833 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[11]                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.083     ; 9.998      ;
; -3.833 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[1]                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.083     ; 9.998      ;
; -3.830 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3] ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a26~porta_we_reg  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.223      ; 10.341     ;
; -3.826 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3] ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a106~porta_we_reg ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.210      ; 10.324     ;
; -3.823 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[6] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[4]                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.087     ; 9.984      ;
; -3.823 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[6] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[13]                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.087     ; 9.984      ;
; -3.823 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[6] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[12]                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.087     ; 9.984      ;
; -3.823 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[6] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[20]                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.087     ; 9.984      ;
; -3.823 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[6] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[15]                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.087     ; 9.984      ;
; -3.823 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[6] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[10]                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.087     ; 9.984      ;
; -3.823 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[6] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[9]                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.087     ; 9.984      ;
; -3.823 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[6] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[8]                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.087     ; 9.984      ;
; -3.823 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[6] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[11]                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.087     ; 9.984      ;
; -3.823 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[6] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[1]                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.087     ; 9.984      ;
; -3.819 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3] ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a46~porta_we_reg  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.156      ; 10.263     ;
; -3.817 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[8] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[23]                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.092     ; 9.973      ;
; -3.817 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[8] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[7]                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.092     ; 9.973      ;
; -3.817 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[8] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[29]                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.092     ; 9.973      ;
; -3.817 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[8] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[24]                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.092     ; 9.973      ;
; -3.817 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[8] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[25]                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.092     ; 9.973      ;
; -3.817 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[8] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[26]                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.092     ; 9.973      ;
; -3.817 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[8] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[28]                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.092     ; 9.973      ;
; -3.817 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[8] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[21]                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.092     ; 9.973      ;
; -3.817 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[8] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[22]                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.092     ; 9.973      ;
; -3.816 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[8] ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a78~porta_we_reg  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.160      ; 10.264     ;
; -3.814 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3] ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a135~porta_we_reg ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.215      ; 10.317     ;
; -3.808 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3] ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a42~porta_we_reg  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.198      ; 10.294     ;
; -3.803 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[2] ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a78~porta_we_reg  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.164      ; 10.255     ;
; -3.801 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[6] ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a78~porta_we_reg  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.160      ; 10.249     ;
; -3.795 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3] ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a24~porta_we_reg  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.214      ; 10.297     ;
; -3.775 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3] ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a93~porta_we_reg  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.220      ; 10.283     ;
; -3.773 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3] ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a70~porta_we_reg  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.233      ; 10.294     ;
; -3.772 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3] ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a105~porta_we_reg ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.201      ; 10.261     ;
; -3.762 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[8] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[31]                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.093     ; 9.917      ;
; -3.762 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[8] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[30]                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.093     ; 9.917      ;
; -3.758 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3] ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a152~porta_we_reg ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.185      ; 10.231     ;
; -3.754 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[8] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[0]                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.091     ; 9.911      ;
+--------+-------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                        ; To Node                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.424 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]                                        ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.519     ; 3.055      ;
; 16.701 ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                               ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[99] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.205      ;
; 16.701 ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                               ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.205      ;
; 16.701 ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                               ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.205      ;
; 16.701 ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                               ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.205      ;
; 16.710 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[99]                                        ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.519     ; 2.769      ;
; 16.743 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                            ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.163      ;
; 16.743 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                            ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.163      ;
; 16.864 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.042      ;
; 16.864 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 3.042      ;
; 16.890 ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|waitrequest_reset_override                                                              ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.555     ; 2.553      ;
; 16.907 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[99]                                    ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.517     ; 2.574      ;
; 16.924 ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                               ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 2.982      ;
; 16.924 ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                               ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 2.982      ;
; 16.960 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 2.947      ;
; 16.960 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 2.947      ;
; 17.002 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 2.905      ;
; 17.002 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 2.905      ;
; 17.007 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]                                               ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[99] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 2.899      ;
; 17.007 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]                                               ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 2.899      ;
; 17.007 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]                                               ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 2.899      ;
; 17.007 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]                                               ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 2.899      ;
; 17.031 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                            ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 2.875      ;
; 17.031 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                            ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 2.875      ;
; 17.031 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                            ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 2.875      ;
; 17.039 ; de2i_150:u0|altera_merlin_slave_translator:clk_12mhz_pll_slave_translator|read_latency_shift_reg[0]                                                              ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 2.868      ;
; 17.039 ; de2i_150:u0|altera_merlin_slave_translator:clk_12mhz_pll_slave_translator|read_latency_shift_reg[0]                                                              ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 2.868      ;
; 17.039 ; de2i_150:u0|altera_merlin_slave_translator:clk_12mhz_pll_slave_translator|read_latency_shift_reg[0]                                                              ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 2.868      ;
; 17.043 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                             ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[99] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 2.863      ;
; 17.043 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                             ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 2.863      ;
; 17.043 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                             ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 2.863      ;
; 17.043 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                             ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 2.863      ;
; 17.048 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                            ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 2.858      ;
; 17.049 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]                                        ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.519     ; 2.430      ;
; 17.060 ; de2i_150:u0|altera_merlin_slave_translator:clk_12mhz_pll_slave_translator|read_latency_shift_reg[0]                                                              ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 2.847      ;
; 17.081 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                           ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[99] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 2.825      ;
; 17.081 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                           ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 2.825      ;
; 17.081 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                           ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 2.825      ;
; 17.081 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                           ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 2.825      ;
; 17.090 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                            ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[99] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 2.816      ;
; 17.090 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                            ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 2.816      ;
; 17.090 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                            ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 2.816      ;
; 17.090 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                            ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 2.816      ;
; 17.114 ; de2i_150:u0|altera_merlin_slave_translator:clk_12mhz_pll_slave_translator|read_latency_shift_reg[0]                                                              ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 2.793      ;
; 17.114 ; de2i_150:u0|altera_merlin_slave_translator:clk_12mhz_pll_slave_translator|read_latency_shift_reg[0]                                                              ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 2.793      ;
; 17.127 ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|waitrequest_reset_override                                                              ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.519     ; 2.352      ;
; 17.136 ; de2i_150:u0|altera_merlin_slave_translator:clk_12mhz_pll_slave_translator|read_latency_shift_reg[0]                                                              ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[99] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 2.770      ;
; 17.136 ; de2i_150:u0|altera_merlin_slave_translator:clk_12mhz_pll_slave_translator|read_latency_shift_reg[0]                                                              ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 2.770      ;
; 17.136 ; de2i_150:u0|altera_merlin_slave_translator:clk_12mhz_pll_slave_translator|read_latency_shift_reg[0]                                                              ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 2.770      ;
; 17.136 ; de2i_150:u0|altera_merlin_slave_translator:clk_12mhz_pll_slave_translator|read_latency_shift_reg[0]                                                              ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 2.770      ;
; 17.158 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]                                    ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.517     ; 2.323      ;
; 17.164 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]                                        ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 2.742      ;
; 17.212 ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                               ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 2.694      ;
; 17.212 ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                               ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 2.694      ;
; 17.212 ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                               ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 2.694      ;
; 17.219 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]                                               ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 2.687      ;
; 17.219 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]                                               ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 2.687      ;
; 17.223 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; de2i_150:u0|altera_merlin_slave_translator:clk_12mhz_pll_slave_translator|av_readdata_pre[0]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 2.684      ;
; 17.224 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; de2i_150:u0|de2i_150_clk_12mhz:clk_12mhz|prev_reset                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 2.683      ;
; 17.225 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; de2i_150:u0|altera_merlin_slave_translator:clk_12mhz_pll_slave_translator|av_readdata_pre[1]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 2.682      ;
; 17.228 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 2.679      ;
; 17.229 ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                               ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 2.677      ;
; 17.268 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                              ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[99] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 2.638      ;
; 17.268 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                              ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 2.638      ;
; 17.268 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                              ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 2.638      ;
; 17.268 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                              ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 2.638      ;
; 17.277 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                           ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 2.630      ;
; 17.277 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                           ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 2.630      ;
; 17.277 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                           ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 2.630      ;
; 17.292 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]                                    ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.517     ; 2.189      ;
; 17.298 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                           ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 2.609      ;
; 17.317 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 2.589      ;
; 17.317 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 2.589      ;
; 17.319 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[99]                                    ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.517     ; 2.162      ;
; 17.325 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                              ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 2.581      ;
; 17.325 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                              ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 2.581      ;
; 17.326 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[99]                                    ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.517     ; 2.155      ;
; 17.326 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]                                              ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[99] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 2.580      ;
; 17.326 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]                                              ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 2.580      ;
; 17.326 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]                                              ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 2.580      ;
; 17.326 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]                                              ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 2.580      ;
; 17.335 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[99]                                        ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.519     ; 2.144      ;
; 17.339 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]                                        ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.519     ; 2.140      ;
; 17.352 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                           ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 2.555      ;
; 17.352 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                           ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 2.555      ;
; 17.391 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                             ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 2.516      ;
; 17.391 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                             ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 2.516      ;
; 17.408 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 2.498      ;
; 17.408 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 2.498      ;
; 17.408 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 2.498      ;
; 17.410 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 2.497      ;
; 17.414 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]                                              ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 2.493      ;
; 17.414 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]                                              ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 2.493      ;
; 17.420 ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|waitrequest_reset_override                                                              ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.555     ; 2.023      ;
; 17.422 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 2.484      ;
; 17.431 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 2.476      ;
; 17.436 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[99]                                    ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][99]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.517     ; 2.045      ;
; 17.444 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]                                              ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 2.463      ;
; 17.445 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                            ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 2.461      ;
; 17.463 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 2.444      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.558 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.074     ; 3.366      ;
; 46.570 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.074     ; 3.354      ;
; 46.631 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.073     ; 3.294      ;
; 46.706 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.074     ; 3.218      ;
; 46.766 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.080     ; 3.152      ;
; 47.010 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.074     ; 2.914      ;
; 47.068 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.079     ; 2.851      ;
; 47.217 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.067     ; 2.714      ;
; 47.245 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.079     ; 2.674      ;
; 47.308 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.068     ; 2.622      ;
; 47.538 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.063     ; 2.397      ;
; 47.547 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                              ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.068     ; 2.383      ;
; 47.770 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.076     ; 2.152      ;
; 47.813 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.074     ; 2.111      ;
; 47.997 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.081     ; 1.920      ;
; 48.020 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                           ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.069     ; 1.909      ;
; 48.466 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.075     ; 1.457      ;
; 48.768 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                              ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.079     ; 1.151      ;
; 95.375 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.539      ;
; 95.375 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.539      ;
; 95.375 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.539      ;
; 95.375 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.539      ;
; 95.375 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.539      ;
; 95.375 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.539      ;
; 95.375 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.539      ;
; 95.375 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.539      ;
; 95.375 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.539      ;
; 95.375 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.539      ;
; 95.375 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.539      ;
; 95.375 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.539      ;
; 95.476 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.432      ;
; 95.476 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.432      ;
; 95.710 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.203      ;
; 95.710 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.203      ;
; 95.710 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.203      ;
; 95.710 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.203      ;
; 95.710 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.203      ;
; 95.710 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.203      ;
; 95.747 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.179      ;
; 95.747 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.179      ;
; 95.747 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.179      ;
; 95.747 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.179      ;
; 95.747 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.179      ;
; 95.747 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.179      ;
; 95.747 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.179      ;
; 95.747 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.179      ;
; 95.747 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.179      ;
; 95.747 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.179      ;
; 95.747 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.179      ;
; 95.747 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.179      ;
; 95.760 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.140      ;
; 95.760 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.140      ;
; 95.760 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.140      ;
; 95.760 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.140      ;
; 95.760 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.140      ;
; 95.826 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.080      ;
; 95.826 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.080      ;
; 95.826 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.080      ;
; 95.826 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.080      ;
; 95.826 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.080      ;
; 95.840 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.079      ;
; 95.840 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.079      ;
; 95.843 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.057      ;
; 95.843 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.057      ;
; 95.843 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.057      ;
; 95.843 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.057      ;
; 95.843 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.057      ;
; 95.872 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.048      ;
; 95.872 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.048      ;
; 95.899 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.026      ;
; 95.899 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.026      ;
; 95.899 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.026      ;
; 95.899 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.026      ;
; 95.899 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.026      ;
; 95.899 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.026      ;
; 95.899 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.026      ;
; 95.899 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.026      ;
; 95.899 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.026      ;
; 95.899 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.026      ;
; 95.899 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.026      ;
; 95.899 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.026      ;
; 95.918 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 3.983      ;
; 95.918 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 3.983      ;
; 95.918 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 3.983      ;
; 95.918 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 3.983      ;
; 95.918 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 3.983      ;
; 95.926 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                           ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.994      ;
; 95.926 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                           ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.994      ;
; 95.926 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                           ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.994      ;
; 95.926 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                           ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.994      ;
; 95.926 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                           ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.994      ;
; 95.926 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                           ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.994      ;
; 95.926 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                           ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.994      ;
; 95.926 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                           ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.994      ;
; 95.926 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                           ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.994      ;
; 95.926 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                           ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.994      ;
; 95.926 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                           ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.994      ;
; 95.926 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                           ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.994      ;
; 95.962 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 3.939      ;
; 95.962 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 3.939      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u0|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                                                                                             ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.298 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|ic_fill_valid_bits[3]                                                                                                                                     ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_ic_tag_module:de2i_150_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_slh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.466      ; 0.986      ;
; 0.307 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|ic_fill_valid_bits[5]                                                                                                                                     ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_ic_tag_module:de2i_150_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_slh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.466      ; 0.995      ;
; 0.307 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|ic_fill_valid_bits[6]                                                                                                                                     ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_ic_tag_module:de2i_150_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_slh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.466      ; 0.995      ;
; 0.308 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_bht_ptr_unfiltered[3]                                                                                                                                   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_bht_module:de2i_150_nios2_qsys_bht|altsyncram:the_altsyncram|altsyncram_f9h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.456      ; 0.986      ;
; 0.313 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|ic_fill_valid_bits[0]                                                                                                                                     ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_ic_tag_module:de2i_150_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_slh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.466      ; 1.001      ;
; 0.320 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|ic_fill_valid_bits[4]                                                                                                                                     ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_ic_tag_module:de2i_150_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_slh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.466      ; 1.008      ;
; 0.323 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_bht_ptr_unfiltered[2]                                                                                                                                   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_bht_module:de2i_150_nios2_qsys_bht|altsyncram:the_altsyncram|altsyncram_f9h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.456      ; 1.001      ;
; 0.329 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_bht_ptr_unfiltered[5]                                                                                                                                   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_bht_module:de2i_150_nios2_qsys_bht|altsyncram:the_altsyncram|altsyncram_f9h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.456      ; 1.007      ;
; 0.337 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|de2i_150_jtag_uart_scfifo_w:the_de2i_150_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[0] ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|de2i_150_jtag_uart_scfifo_w:the_de2i_150_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.449      ; 1.008      ;
; 0.341 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|de2i_150_jtag_uart_scfifo_r:the_de2i_150_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[5] ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|de2i_150_jtag_uart_scfifo_r:the_de2i_150_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.448      ; 1.011      ;
; 0.342 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|de2i_150_jtag_uart_scfifo_w:the_de2i_150_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[2] ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|de2i_150_jtag_uart_scfifo_w:the_de2i_150_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.449      ; 1.013      ;
; 0.342 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|de2i_150_jtag_uart_scfifo_r:the_de2i_150_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[1] ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|de2i_150_jtag_uart_scfifo_r:the_de2i_150_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.448      ; 1.012      ;
; 0.344 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|de2i_150_jtag_uart_scfifo_r:the_de2i_150_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[0] ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|de2i_150_jtag_uart_scfifo_r:the_de2i_150_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.448      ; 1.014      ;
; 0.345 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|de2i_150_jtag_uart_scfifo_w:the_de2i_150_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[4] ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|de2i_150_jtag_uart_scfifo_w:the_de2i_150_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.449      ; 1.016      ;
; 0.345 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|ic_fill_valid_bits[1]                                                                                                                                     ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_ic_tag_module:de2i_150_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_slh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.466      ; 1.033      ;
; 0.347 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_bht_ptr_unfiltered[4]                                                                                                                                   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_bht_module:de2i_150_nios2_qsys_bht|altsyncram:the_altsyncram|altsyncram_f9h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.456      ; 1.025      ;
; 0.349 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|de2i_150_jtag_uart_scfifo_w:the_de2i_150_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[3] ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|de2i_150_jtag_uart_scfifo_w:the_de2i_150_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.449      ; 1.020      ;
; 0.352 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|de2i_150_jtag_uart_scfifo_w:the_de2i_150_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[1] ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|de2i_150_jtag_uart_scfifo_w:the_de2i_150_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.449      ; 1.023      ;
; 0.353 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_bht_ptr_unfiltered[0]                                                                                                                                   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_bht_module:de2i_150_nios2_qsys_bht|altsyncram:the_altsyncram|altsyncram_f9h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.444      ; 1.019      ;
; 0.354 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|de2i_150_jtag_uart_scfifo_r:the_de2i_150_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[2] ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|de2i_150_jtag_uart_scfifo_r:the_de2i_150_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.448      ; 1.024      ;
; 0.354 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|de2i_150_jtag_uart_scfifo_r:the_de2i_150_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[4] ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|de2i_150_jtag_uart_scfifo_r:the_de2i_150_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.448      ; 1.024      ;
; 0.355 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|ic_fill_valid_bits[2]                                                                                                                                     ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_ic_tag_module:de2i_150_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_slh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.466      ; 1.043      ;
; 0.357 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|ic_fill_valid_bits[7]                                                                                                                                     ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_ic_tag_module:de2i_150_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_slh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.466      ; 1.045      ;
; 0.361 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_bht_ptr_unfiltered[1]                                                                                                                                   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_bht_module:de2i_150_nios2_qsys_bht|altsyncram:the_altsyncram|altsyncram_f9h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.440      ; 1.023      ;
; 0.368 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|de2i_150_jtag_uart_scfifo_w:the_de2i_150_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[5] ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|de2i_150_jtag_uart_scfifo_w:the_de2i_150_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.449      ; 1.039      ;
; 0.370 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|writedata[22]                                                                             ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_nios2_ocimem:the_de2i_150_nios2_qsys_nios2_ocimem|de2i_150_nios2_qsys_ociram_sp_ram_module:de2i_150_nios2_qsys_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_a881:auto_generated|ram_block1a0~porta_datain_reg0 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.455      ; 1.047      ;
; 0.374 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.109      ; 0.669      ;
; 0.374 ; de2i_150:u0|altera_merlin_slave_translator:sclk_s1_translator|wait_latency_counter[1]                                                                                                                ; de2i_150:u0|altera_merlin_slave_translator:sclk_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.109      ; 0.669      ;
; 0.374 ; de2i_150:u0|altera_avalon_sc_fifo:sclk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                             ; de2i_150:u0|altera_avalon_sc_fifo:sclk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.109      ; 0.669      ;
; 0.374 ; de2i_150:u0|altera_avalon_sc_fifo:sclk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                             ; de2i_150:u0|altera_avalon_sc_fifo:sclk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.109      ; 0.669      ;
; 0.375 ; de2i_150:u0|altera_merlin_slave_translator:rightdata_s1_translator|wait_latency_counter[1]                                                                                                           ; de2i_150:u0|altera_merlin_slave_translator:rightdata_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.108      ; 0.669      ;
; 0.375 ; de2i_150:u0|altera_avalon_sc_fifo:rightdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                        ; de2i_150:u0|altera_avalon_sc_fifo:rightdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.108      ; 0.669      ;
; 0.375 ; de2i_150:u0|altera_avalon_sc_fifo:rightdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                        ; de2i_150:u0|altera_avalon_sc_fifo:rightdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.108      ; 0.669      ;
; 0.375 ; de2i_150:u0|altera_avalon_sc_fifo:rightdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                                                        ; de2i_150:u0|altera_avalon_sc_fifo:rightdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.108      ; 0.669      ;
; 0.375 ; de2i_150:u0|altera_merlin_slave_translator:switch4_s1_translator|wait_latency_counter[1]                                                                                                             ; de2i_150:u0|altera_merlin_slave_translator:switch4_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.108      ; 0.669      ;
; 0.375 ; de2i_150:u0|altera_avalon_sc_fifo:switch4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                          ; de2i_150:u0|altera_avalon_sc_fifo:switch4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.108      ; 0.669      ;
; 0.375 ; de2i_150:u0|altera_avalon_sc_fifo:switch4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                          ; de2i_150:u0|altera_avalon_sc_fifo:switch4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.108      ; 0.669      ;
; 0.375 ; de2i_150:u0|altera_avalon_sc_fifo:key0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                             ; de2i_150:u0|altera_avalon_sc_fifo:key0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.108      ; 0.669      ;
; 0.375 ; de2i_150:u0|altera_merlin_slave_translator:key0_s1_translator|wait_latency_counter[1]                                                                                                                ; de2i_150:u0|altera_merlin_slave_translator:key0_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.108      ; 0.669      ;
; 0.375 ; de2i_150:u0|altera_avalon_sc_fifo:key0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                             ; de2i_150:u0|altera_avalon_sc_fifo:key0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.108      ; 0.669      ;
; 0.375 ; de2i_150:u0|altera_avalon_sc_fifo:key0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                                                             ; de2i_150:u0|altera_avalon_sc_fifo:key0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.108      ; 0.669      ;
; 0.375 ; de2i_150:u0|altera_avalon_sc_fifo:key0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                              ; de2i_150:u0|altera_avalon_sc_fifo:key0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.108      ; 0.669      ;
; 0.375 ; de2i_150:u0|altera_avalon_sc_fifo:rightdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                         ; de2i_150:u0|altera_avalon_sc_fifo:rightdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.108      ; 0.669      ;
; 0.375 ; de2i_150:u0|altera_avalon_sc_fifo:sclk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                              ; de2i_150:u0|altera_avalon_sc_fifo:sclk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.108      ; 0.669      ;
; 0.375 ; de2i_150:u0|altera_avalon_sc_fifo:switch4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                           ; de2i_150:u0|altera_avalon_sc_fifo:switch4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.108      ; 0.669      ;
; 0.375 ; de2i_150:u0|altera_merlin_slave_translator:switch5_s1_translator|wait_latency_counter[1]                                                                                                             ; de2i_150:u0|altera_merlin_slave_translator:switch5_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.108      ; 0.669      ;
; 0.375 ; de2i_150:u0|altera_avalon_sc_fifo:switch5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                          ; de2i_150:u0|altera_avalon_sc_fifo:switch5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.108      ; 0.669      ;
; 0.375 ; de2i_150:u0|altera_avalon_sc_fifo:switch5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                          ; de2i_150:u0|altera_avalon_sc_fifo:switch5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.108      ; 0.669      ;
; 0.375 ; de2i_150:u0|altera_avalon_sc_fifo:switch5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                           ; de2i_150:u0|altera_avalon_sc_fifo:switch5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.108      ; 0.669      ;
; 0.375 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_wb_rd_data_first                                                                                                                                     ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_wb_rd_data_first                                                                                                                                                                                                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.108      ; 0.669      ;
; 0.376 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[1]                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[1]                                                                                                                                                                                                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.107      ; 0.669      ;
; 0.376 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[2]                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[2]                                                                                                                                                                                                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.107      ; 0.669      ;
; 0.376 ; de2i_150:u0|de2i_150_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                      ; de2i_150:u0|de2i_150_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.107      ; 0.669      ;
; 0.376 ; de2i_150:u0|altera_merlin_traffic_limiter:limiter_001|pending_response_count[1]                                                                                                                      ; de2i_150:u0|altera_merlin_traffic_limiter:limiter_001|pending_response_count[1]                                                                                                                                                                                                                                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.107      ; 0.669      ;
; 0.376 ; de2i_150:u0|altera_merlin_traffic_limiter:limiter_001|pending_response_count[2]                                                                                                                      ; de2i_150:u0|altera_merlin_traffic_limiter:limiter_001|pending_response_count[2]                                                                                                                                                                                                                                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.107      ; 0.669      ;
; 0.376 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_wb_rd_addr_offset[1]                                                                                                                                 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_wb_rd_addr_offset[1]                                                                                                                                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.107      ; 0.669      ;
; 0.376 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_wb_rd_addr_offset[2]                                                                                                                                 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_wb_rd_addr_offset[2]                                                                                                                                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.107      ; 0.669      ;
; 0.376 ; de2i_150:u0|de2i_150_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                  ; de2i_150:u0|de2i_150_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.107      ; 0.669      ;
; 0.376 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dst_regnum_from_M[3]                                                                                                                                    ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_register_bank_a_module:de2i_150_nios2_qsys_register_bank_a|altsyncram:the_altsyncram|altsyncram_fng1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.448      ; 1.046      ;
; 0.376 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_read                                                                                                                                                    ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_read                                                                                                                                                                                                                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.107      ; 0.669      ;
; 0.377 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_rd_addr_cnt[1]                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_rd_addr_cnt[1]                                                                                                                                                                                                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.106      ; 0.669      ;
; 0.377 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_rd_addr_cnt[2]                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_rd_addr_cnt[2]                                                                                                                                                                                                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.106      ; 0.669      ;
; 0.379 ; de2i_150:u0|altera_merlin_slave_translator:sclk_s1_translator|wait_latency_counter[0]                                                                                                                ; de2i_150:u0|altera_merlin_slave_translator:sclk_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.109      ; 0.674      ;
; 0.380 ; de2i_150:u0|altera_merlin_slave_translator:rightdata_s1_translator|wait_latency_counter[0]                                                                                                           ; de2i_150:u0|altera_merlin_slave_translator:rightdata_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.108      ; 0.674      ;
; 0.380 ; de2i_150:u0|altera_merlin_slave_translator:switch4_s1_translator|wait_latency_counter[0]                                                                                                             ; de2i_150:u0|altera_merlin_slave_translator:switch4_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.108      ; 0.674      ;
; 0.380 ; de2i_150:u0|altera_merlin_slave_translator:key0_s1_translator|wait_latency_counter[0]                                                                                                                ; de2i_150:u0|altera_merlin_slave_translator:key0_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.108      ; 0.674      ;
; 0.380 ; de2i_150:u0|altera_merlin_slave_translator:switch5_s1_translator|wait_latency_counter[0]                                                                                                             ; de2i_150:u0|altera_merlin_slave_translator:switch5_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.108      ; 0.674      ;
; 0.381 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[0]                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[0]                                                                                                                                                                                                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.107      ; 0.674      ;
; 0.381 ; de2i_150:u0|altera_merlin_slave_translator:dout_s1_translator|wait_latency_counter[0]                                                                                                                ; de2i_150:u0|altera_merlin_slave_translator:dout_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.107      ; 0.674      ;
; 0.381 ; de2i_150:u0|altera_merlin_slave_translator:switch1_s1_translator|wait_latency_counter[0]                                                                                                             ; de2i_150:u0|altera_merlin_slave_translator:switch1_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.107      ; 0.674      ;
; 0.381 ; de2i_150:u0|altera_merlin_slave_translator:uart_s1_translator|wait_latency_counter[0]                                                                                                                ; de2i_150:u0|altera_merlin_slave_translator:uart_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.107      ; 0.674      ;
; 0.381 ; de2i_150:u0|altera_merlin_traffic_limiter:limiter_001|pending_response_count[0]                                                                                                                      ; de2i_150:u0|altera_merlin_traffic_limiter:limiter_001|pending_response_count[0]                                                                                                                                                                                                                                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.107      ; 0.674      ;
; 0.381 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_wb_rd_addr_offset[0]                                                                                                                                 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_wb_rd_addr_offset[0]                                                                                                                                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.107      ; 0.674      ;
; 0.382 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_rd_addr_cnt[0]                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_rd_addr_cnt[0]                                                                                                                                                                                                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.106      ; 0.674      ;
; 0.384 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_bht_ptr_unfiltered[7]                                                                                                                                   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_bht_module:de2i_150_nios2_qsys_bht|altsyncram:the_altsyncram|altsyncram_f9h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.437      ; 1.043      ;
; 0.392 ; de2i_150:u0|altera_merlin_slave_translator:bclk_out_s1_translator|wait_latency_counter[1]                                                                                                            ; de2i_150:u0|altera_merlin_slave_translator:bclk_out_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; de2i_150:u0|altera_avalon_sc_fifo:bclk_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                         ; de2i_150:u0|altera_avalon_sc_fifo:bclk_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; de2i_150:u0|altera_avalon_sc_fifo:bclk_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                         ; de2i_150:u0|altera_avalon_sc_fifo:bclk_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; de2i_150:u0|altera_avalon_sc_fifo:bclk_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                                                         ; de2i_150:u0|altera_avalon_sc_fifo:bclk_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; de2i_150:u0|altera_merlin_slave_translator:lrcin_s1_translator|wait_latency_counter[1]                                                                                                               ; de2i_150:u0|altera_merlin_slave_translator:lrcin_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; de2i_150:u0|altera_avalon_sc_fifo:lrcin_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                            ; de2i_150:u0|altera_avalon_sc_fifo:lrcin_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; de2i_150:u0|altera_avalon_sc_fifo:lrcin_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                            ; de2i_150:u0|altera_avalon_sc_fifo:lrcin_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; de2i_150:u0|altera_avalon_sc_fifo:lrcin_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                                                            ; de2i_150:u0|altera_avalon_sc_fifo:lrcin_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; de2i_150:u0|altera_avalon_sc_fifo:leftsenddata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                     ; de2i_150:u0|altera_avalon_sc_fifo:leftsenddata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; de2i_150:u0|altera_avalon_sc_fifo:leftsenddata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                     ; de2i_150:u0|altera_avalon_sc_fifo:leftsenddata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; de2i_150:u0|altera_avalon_sc_fifo:rightsenddata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                                                    ; de2i_150:u0|altera_avalon_sc_fifo:rightsenddata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; de2i_150:u0|altera_avalon_sc_fifo:key3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                             ; de2i_150:u0|altera_avalon_sc_fifo:key3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; de2i_150:u0|altera_avalon_sc_fifo:key3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                             ; de2i_150:u0|altera_avalon_sc_fifo:key3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; de2i_150:u0|altera_merlin_slave_translator:key3_s1_translator|wait_latency_counter[1]                                                                                                                ; de2i_150:u0|altera_merlin_slave_translator:key3_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; de2i_150:u0|altera_avalon_sc_fifo:switch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                                                          ; de2i_150:u0|altera_avalon_sc_fifo:switch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; de2i_150:u0|altera_avalon_sc_fifo:key3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                                                             ; de2i_150:u0|altera_avalon_sc_fifo:key3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; de2i_150:u0|altera_avalon_sc_fifo:switch3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                          ; de2i_150:u0|altera_avalon_sc_fifo:switch3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; de2i_150:u0|altera_avalon_sc_fifo:switch3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                          ; de2i_150:u0|altera_avalon_sc_fifo:switch3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; de2i_150:u0|altera_avalon_sc_fifo:switch3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                                                          ; de2i_150:u0|altera_avalon_sc_fifo:switch3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; de2i_150:u0|altera_avalon_sc_fifo:switch2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                                                          ; de2i_150:u0|altera_avalon_sc_fifo:switch2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; de2i_150:u0|altera_avalon_sc_fifo:cs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                               ; de2i_150:u0|altera_avalon_sc_fifo:cs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; de2i_150:u0|altera_merlin_slave_translator:cs_s1_translator|wait_latency_counter[1]                                                                                                                  ; de2i_150:u0|altera_merlin_slave_translator:cs_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; de2i_150:u0|altera_avalon_sc_fifo:cs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                               ; de2i_150:u0|altera_avalon_sc_fifo:cs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; de2i_150:u0|altera_avalon_sc_fifo:cs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                                                               ; de2i_150:u0|altera_avalon_sc_fifo:cs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; de2i_150:u0|altera_avalon_sc_fifo:cs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                                ; de2i_150:u0|altera_avalon_sc_fifo:cs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                        ; To Node                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.374 ; de2i_150:u0|de2i_150_altpll_0:altpll_0|pfdena_reg                                                                                                                ; de2i_150:u0|de2i_150_altpll_0:altpll_0|pfdena_reg                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.109      ; 0.669      ;
; 0.375 ; de2i_150:u0|de2i_150_clk_12mhz:clk_12mhz|pfdena_reg                                                                                                              ; de2i_150:u0|de2i_150_clk_12mhz:clk_12mhz|pfdena_reg                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.108      ; 0.669      ;
; 0.391 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][99]                                               ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][99]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                            ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                            ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                              ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                              ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                              ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                              ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                              ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                               ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.669      ;
; 0.392 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                             ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                             ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                           ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                           ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][99]                                              ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][99]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                             ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                             ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                             ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                              ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.669      ;
; 0.398 ; de2i_150:u0|de2i_150_clk_12mhz:clk_12mhz|de2i_150_clk_12mhz_stdsync_sv6:stdsync2|de2i_150_clk_12mhz_dffpipe_l2c:dffpipe3|dffe4a[0]                               ; de2i_150:u0|de2i_150_clk_12mhz:clk_12mhz|de2i_150_clk_12mhz_stdsync_sv6:stdsync2|de2i_150_clk_12mhz_dffpipe_l2c:dffpipe3|dffe5a[0]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.108      ; 0.692      ;
; 0.414 ; de2i_150:u0|de2i_150_altpll_0:altpll_0|de2i_150_altpll_0_stdsync_sv6:stdsync2|de2i_150_altpll_0_dffpipe_l2c:dffpipe3|dffe4a[0]                                   ; de2i_150:u0|de2i_150_altpll_0:altpll_0|de2i_150_altpll_0_stdsync_sv6:stdsync2|de2i_150_altpll_0_dffpipe_l2c:dffpipe3|dffe5a[0]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.692      ;
; 0.416 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                         ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.693      ;
; 0.416 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.693      ;
; 0.417 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                         ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.694      ;
; 0.417 ; de2i_150:u0|de2i_150_altpll_0:altpll_0|de2i_150_altpll_0_stdsync_sv6:stdsync2|de2i_150_altpll_0_dffpipe_l2c:dffpipe3|dffe5a[0]                                   ; de2i_150:u0|de2i_150_altpll_0:altpll_0|de2i_150_altpll_0_stdsync_sv6:stdsync2|de2i_150_altpll_0_dffpipe_l2c:dffpipe3|dffe6a[0]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.695      ;
; 0.428 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.705      ;
; 0.428 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]     ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.706      ;
; 0.434 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                           ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.711      ;
; 0.434 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                           ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.711      ;
; 0.544 ; de2i_150:u0|de2i_150_clk_12mhz:clk_12mhz|de2i_150_clk_12mhz_stdsync_sv6:stdsync2|de2i_150_clk_12mhz_dffpipe_l2c:dffpipe3|dffe6a[0]                               ; de2i_150:u0|altera_merlin_slave_translator:clk_12mhz_pll_slave_translator|av_readdata_pre[0]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.821      ;
; 0.590 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1      ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.868      ;
; 0.590 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.868      ;
; 0.591 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.868      ;
; 0.620 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                           ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.897      ;
; 0.621 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                           ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.898      ;
; 0.627 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                             ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.904      ;
; 0.636 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                         ; de2i_150:u0|de2i_150_altpll_0:altpll_0|pfdena_reg                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.109      ; 0.931      ;
; 0.639 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                     ; de2i_150:u0|de2i_150_clk_12mhz:clk_12mhz|pfdena_reg                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.108      ; 0.933      ;
; 0.652 ; de2i_150:u0|de2i_150_altpll_0:altpll_0|prev_reset                                                                                                                ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.930      ;
; 0.680 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                            ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.958      ;
; 0.689 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                            ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.967      ;
; 0.698 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                             ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.975      ;
; 0.720 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                              ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.998      ;
; 0.725 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                             ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.002      ;
; 0.727 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                              ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.005      ;
; 0.753 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]     ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.031      ;
; 0.767 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                           ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.044      ;
; 0.784 ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[0]                                                                      ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.062      ;
; 0.787 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]     ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][99]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.065      ;
; 0.797 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; de2i_150:u0|altera_merlin_slave_translator:clk_12mhz_pll_slave_translator|read_latency_shift_reg[0]                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.074      ;
; 0.797 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][99]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.074      ;
; 0.811 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                                              ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.088      ;
; 0.813 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                             ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.090      ;
; 0.824 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.101      ;
; 0.827 ; de2i_150:u0|de2i_150_clk_12mhz:clk_12mhz|de2i_150_clk_12mhz_stdsync_sv6:stdsync2|de2i_150_clk_12mhz_dffpipe_l2c:dffpipe3|dffe5a[0]                               ; de2i_150:u0|de2i_150_clk_12mhz:clk_12mhz|de2i_150_clk_12mhz_stdsync_sv6:stdsync2|de2i_150_clk_12mhz_dffpipe_l2c:dffpipe3|dffe6a[0]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.318     ; 0.695      ;
; 0.827 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                              ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.105      ;
; 0.827 ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                               ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.105      ;
; 0.828 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                             ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.105      ;
; 0.828 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                              ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.106      ;
; 0.831 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[99]                                        ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.318     ; 0.699      ;
; 0.836 ; de2i_150:u0|altera_merlin_slave_translator:clk_12mhz_pll_slave_translator|read_latency_shift_reg[0]                                                              ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.113      ;
; 0.837 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]                                        ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.318     ; 0.705      ;
; 0.846 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.124      ;
; 0.847 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                           ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.124      ;
; 0.850 ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                               ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.128      ;
; 0.851 ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                               ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.129      ;
; 0.853 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                             ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][99]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.130      ;
; 0.857 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                             ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.134      ;
; 0.858 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]     ; de2i_150:u0|de2i_150_altpll_0:altpll_0|pfdena_reg                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.519      ; 1.563      ;
; 0.864 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; de2i_150:u0|de2i_150_clk_12mhz:clk_12mhz|pfdena_reg                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.517      ; 1.567      ;
; 0.864 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                              ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.142      ;
; 0.865 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                              ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.143      ;
; 0.871 ; de2i_150:u0|altera_merlin_slave_translator:clk_12mhz_pll_slave_translator|read_latency_shift_reg[0]                                                              ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.148      ;
; 0.875 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                             ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.152      ;
; 0.876 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                              ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][99]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.154      ;
; 0.897 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                              ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.175      ;
; 0.909 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59]                                        ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.187      ;
; 0.912 ; de2i_150:u0|de2i_150_altpll_0:altpll_0|de2i_150_altpll_0_stdsync_sv6:stdsync2|de2i_150_altpll_0_dffpipe_l2c:dffpipe3|dffe6a[0]                                   ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.190      ;
; 0.918 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                              ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.196      ;
; 0.919 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                             ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.196      ;
; 0.919 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                              ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.197      ;
; 0.920 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][99]                                              ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.197      ;
; 0.920 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][99]                                               ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.198      ;
; 0.942 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                     ; de2i_150:u0|de2i_150_clk_12mhz:clk_12mhz|prev_reset                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.219      ;
; 0.942 ; de2i_150:u0|altera_merlin_slave_translator:clk_12mhz_pll_slave_translator|av_readdata_pre[0]                                                                     ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.219      ;
; 0.944 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]     ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.222      ;
; 0.946 ; de2i_150:u0|de2i_150_clk_12mhz:clk_12mhz|pfdena_reg                                                                                                              ; de2i_150:u0|altera_merlin_slave_translator:clk_12mhz_pll_slave_translator|av_readdata_pre[1]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.318     ; 0.814      ;
; 0.947 ; de2i_150:u0|de2i_150_altpll_0:altpll_0|pfdena_reg                                                                                                                ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[1]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.318     ; 0.815      ;
; 0.953 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                         ; de2i_150:u0|de2i_150_altpll_0:altpll_0|prev_reset                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.318     ; 0.821      ;
; 0.963 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                           ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.240      ;
; 0.967 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]                                        ; de2i_150:u0|de2i_150_altpll_0:altpll_0|pfdena_reg                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.109      ; 1.262      ;
; 0.970 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                        ; de2i_150:u0|de2i_150_altpll_0:altpll_0|pfdena_reg                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.109      ; 1.265      ;
; 0.980 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                            ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.258      ;
; 0.981 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                            ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.259      ;
; 0.983 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]                                    ; de2i_150:u0|de2i_150_clk_12mhz:clk_12mhz|pfdena_reg                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.108      ; 1.277      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                   ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[31]                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[7]                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.669      ;
; 0.394 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.669      ;
; 0.398 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.674      ;
; 0.398 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                                           ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.674      ;
; 0.398 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.674      ;
; 0.398 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.669      ;
; 0.399 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                                           ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.674      ;
; 0.399 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 0.692      ;
; 0.406 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.682      ;
; 0.407 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 0.700      ;
; 0.414 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.690      ;
; 0.416 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.692      ;
; 0.416 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.692      ;
; 0.416 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.692      ;
; 0.417 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.693      ;
; 0.417 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.692      ;
; 0.417 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.693      ;
; 0.417 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.692      ;
; 0.417 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.692      ;
; 0.417 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                     ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.692      ;
; 0.418 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.694      ;
; 0.419 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.694      ;
; 0.420 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.695      ;
; 0.423 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.698      ;
; 0.424 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.699      ;
; 0.424 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.699      ;
; 0.424 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.699      ;
; 0.424 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.699      ;
; 0.424 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.699      ;
; 0.425 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.700      ;
; 0.426 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.701      ;
; 0.426 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.701      ;
; 0.427 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.702      ;
; 0.427 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.702      ;
; 0.429 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.705      ;
; 0.429 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.704      ;
; 0.431 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.707      ;
; 0.436 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.711      ;
; 0.437 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.713      ;
; 0.437 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[24]                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[23]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.713      ;
; 0.437 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.713      ;
; 0.438 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[37]                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[36]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.714      ;
; 0.438 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[11]                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[10]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.714      ;
; 0.438 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[22]                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.714      ;
; 0.439 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[10]                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[9]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.715      ;
; 0.439 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.715      ;
; 0.439 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                     ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.714      ;
; 0.439 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                     ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.714      ;
; 0.441 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.716      ;
; 0.441 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.716      ;
; 0.450 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.725      ;
; 0.455 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.731      ;
; 0.544 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.819      ;
; 0.545 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.821      ;
; 0.545 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.821      ;
; 0.545 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.821      ;
; 0.546 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.821      ;
; 0.547 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.823      ;
; 0.548 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.823      ;
; 0.549 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.824      ;
; 0.551 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[5]                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.827      ;
; 0.553 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[30]                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[29]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.828      ;
; 0.553 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[4]                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.829      ;
; 0.554 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[2]                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.830      ;
; 0.557 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[26]                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[25]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.832      ;
; 0.568 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[21]                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.844      ;
; 0.569 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.846      ;
; 0.570 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.845      ;
; 0.577 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.852      ;
; 0.585 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.861      ;
; 0.592 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.867      ;
; 0.594 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.869      ;
; 0.594 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.869      ;
; 0.595 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.870      ;
; 0.604 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 0.874      ;
; 0.605 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                     ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.879      ;
; 0.606 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[37]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.882      ;
; 0.607 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                     ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.881      ;
; 0.612 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                     ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.886      ;
; 0.613 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.889      ;
; 0.614 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[8]                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.890      ;
; 0.614 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.890      ;
; 0.615 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.891      ;
; 0.616 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.892      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u0|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                           ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                     ; To Node                                                                                                                   ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; -0.641 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[9]                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 3.125        ; -0.265     ; 3.499      ;
; -0.641 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[25]                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 3.125        ; -0.265     ; 3.499      ;
; -0.641 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[13]                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 3.125        ; -0.265     ; 3.499      ;
; -0.641 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[21]                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 3.125        ; -0.265     ; 3.499      ;
; -0.641 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[5]                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 3.125        ; -0.265     ; 3.499      ;
; -0.641 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[29]                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 3.125        ; -0.265     ; 3.499      ;
; -0.641 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[17]                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 3.125        ; -0.265     ; 3.499      ;
; -0.641 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[1]                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 3.125        ; -0.265     ; 3.499      ;
; -0.625 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[12]                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 3.125        ; -0.242     ; 3.506      ;
; -0.625 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[26]                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 3.125        ; -0.244     ; 3.504      ;
; -0.625 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[10]                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 3.125        ; -0.244     ; 3.504      ;
; -0.625 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[8]                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 3.125        ; -0.242     ; 3.506      ;
; -0.625 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[24]                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 3.125        ; -0.242     ; 3.506      ;
; -0.625 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[20]                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 3.125        ; -0.242     ; 3.506      ;
; -0.625 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[4]                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 3.125        ; -0.242     ; 3.506      ;
; -0.625 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[28]                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 3.125        ; -0.242     ; 3.506      ;
; -0.625 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[16]                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 3.125        ; -0.242     ; 3.506      ;
; -0.625 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[0]                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 3.125        ; -0.242     ; 3.506      ;
; -0.625 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[18]                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 3.125        ; -0.244     ; 3.504      ;
; -0.625 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[2]                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 3.125        ; -0.244     ; 3.504      ;
; -0.625 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[22]                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 3.125        ; -0.244     ; 3.504      ;
; -0.625 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[6]                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 3.125        ; -0.244     ; 3.504      ;
; -0.625 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[14]                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 3.125        ; -0.244     ; 3.504      ;
; -0.625 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[30]                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 3.125        ; -0.244     ; 3.504      ;
; -0.623 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[11]                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 3.125        ; -0.248     ; 3.498      ;
; -0.623 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[27]                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 3.125        ; -0.248     ; 3.498      ;
; -0.623 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[3]                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 3.125        ; -0.248     ; 3.498      ;
; -0.623 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[19]                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 3.125        ; -0.248     ; 3.498      ;
; -0.623 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[23]                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 3.125        ; -0.248     ; 3.498      ;
; -0.623 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[7]                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 3.125        ; -0.248     ; 3.498      ;
; -0.623 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[31]                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 3.125        ; -0.248     ; 3.498      ;
; -0.623 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[15]                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 3.125        ; -0.248     ; 3.498      ;
; 2.434  ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|rdata[7]                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.201      ; 3.939      ;
; 2.434  ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|rdata[6]                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.201      ; 3.939      ;
; 2.434  ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|rdata[5]                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.201      ; 3.939      ;
; 2.434  ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|rdata[4]                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.201      ; 3.939      ;
; 2.434  ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|rdata[3]                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.201      ; 3.939      ;
; 2.434  ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|rdata[2]                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.201      ; 3.939      ;
; 2.434  ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|rdata[1]                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.201      ; 3.939      ;
; 2.434  ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|rdata[0]                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.201      ; 3.939      ;
; 2.435  ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|D_bht_data[1]                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.177      ; 3.914      ;
; 2.435  ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|D_bht_data[0]                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.177      ; 3.914      ;
; 2.578  ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:bclk_out_s1_translator|wait_latency_counter[0]                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.121     ; 3.549      ;
; 2.578  ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:bclk_out_s1_translator|wait_latency_counter[1]                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.121     ; 3.549      ;
; 2.578  ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:bclk_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.121     ; 3.549      ;
; 2.578  ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:bclk_out_s1_translator|read_latency_shift_reg[0]                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.121     ; 3.549      ;
; 2.578  ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:bclk_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.121     ; 3.549      ;
; 2.578  ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:bclk_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.121     ; 3.549      ;
; 2.578  ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:bclk_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.121     ; 3.549      ;
; 2.578  ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:lrcin_s1_translator|wait_latency_counter[1]                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.121     ; 3.549      ;
; 2.578  ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:lrcin_s1_translator|wait_latency_counter[0]                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.121     ; 3.549      ;
; 2.578  ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:lrcin_s1_translator|read_latency_shift_reg[0]                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.121     ; 3.549      ;
; 2.578  ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:lrcin_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.121     ; 3.549      ;
; 2.578  ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:lrcin_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.121     ; 3.549      ;
; 2.578  ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:lrcin_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.121     ; 3.549      ;
; 2.578  ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:lrcin_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.121     ; 3.549      ;
; 2.578  ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:rightsenddata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.121     ; 3.549      ;
; 2.578  ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:switch4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.122     ; 3.548      ;
; 2.578  ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:key0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.122     ; 3.548      ;
; 2.578  ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_readdata_d1[26]                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.121     ; 3.549      ;
; 2.578  ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_readdata_d1[29]                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.121     ; 3.549      ;
; 2.578  ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_switch0:lrcin|d2_data_in                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.121     ; 3.549      ;
; 2.578  ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|i_readdata_d1[29]                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.121     ; 3.549      ;
; 2.578  ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|i_readdata_d1[6]                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.121     ; 3.549      ;
; 2.578  ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|i_readdata_d1[26]                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.121     ; 3.549      ;
; 2.578  ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:key0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.122     ; 3.548      ;
; 2.578  ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:rightsenddata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.121     ; 3.549      ;
; 2.578  ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:bclk_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.121     ; 3.549      ;
; 2.578  ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:bclk_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.121     ; 3.549      ;
; 2.578  ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:lrcin_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.121     ; 3.549      ;
; 2.578  ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:lrcin_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.121     ; 3.549      ;
; 2.578  ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:switch4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.122     ; 3.548      ;
; 2.579  ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:leftsenddata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.119     ; 3.550      ;
; 2.579  ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:leftsenddata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.119     ; 3.550      ;
; 2.579  ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:leftsenddata_s1_translator|wait_latency_counter[0]                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.119     ; 3.550      ;
; 2.579  ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:leftsenddata_s1_translator|read_latency_shift_reg[0]                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.119     ; 3.550      ;
; 2.579  ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:rightdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.119     ; 3.550      ;
; 2.579  ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:key3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.119     ; 3.550      ;
; 2.579  ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:key3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.119     ; 3.550      ;
; 2.579  ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:key3_s1_translator|wait_latency_counter[0]                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.119     ; 3.550      ;
; 2.579  ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:key3_s1_translator|wait_latency_counter[1]                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.119     ; 3.550      ;
; 2.579  ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:key3_s1_translator|read_latency_shift_reg[0]                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.119     ; 3.550      ;
; 2.579  ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:switch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.118     ; 3.551      ;
; 2.579  ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:switch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.118     ; 3.551      ;
; 2.579  ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:key3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.119     ; 3.550      ;
; 2.579  ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:key3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.119     ; 3.550      ;
; 2.579  ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:key2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.118     ; 3.551      ;
; 2.579  ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:key1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.118     ; 3.551      ;
; 2.579  ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:switch3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.118     ; 3.551      ;
; 2.579  ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:switch3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.118     ; 3.551      ;
; 2.579  ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:switch3_s1_translator|read_latency_shift_reg[0]                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.118     ; 3.551      ;
; 2.579  ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:switch3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.118     ; 3.551      ;
; 2.579  ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:switch3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.118     ; 3.551      ;
; 2.579  ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:switch2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.118     ; 3.551      ;
; 2.579  ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:switch2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.118     ; 3.551      ;
; 2.579  ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.122     ; 3.547      ;
; 2.579  ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.122     ; 3.547      ;
; 2.579  ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_readdata_d1[22]                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.121     ; 3.548      ;
; 2.579  ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_readdata_d1[6]                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.124     ; 3.545      ;
; 2.579  ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_readdata_d1[23]                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.121     ; 3.548      ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                  ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                 ; To Node                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.494 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][99]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 2.405      ;
; 17.494 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 2.405      ;
; 17.494 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 2.405      ;
; 17.494 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 2.405      ;
; 17.494 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 2.405      ;
; 17.494 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 2.405      ;
; 17.494 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 2.405      ;
; 17.494 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 2.405      ;
; 17.494 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 2.405      ;
; 17.494 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 2.405      ;
; 17.498 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 2.401      ;
; 17.498 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 2.401      ;
; 17.498 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 2.401      ;
; 17.498 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 2.401      ;
; 17.498 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 2.401      ;
; 17.498 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|de2i_150_altpll_0:altpll_0|de2i_150_altpll_0_stdsync_sv6:stdsync2|de2i_150_altpll_0_dffpipe_l2c:dffpipe3|dffe4a[0]                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 2.401      ;
; 17.498 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|de2i_150_altpll_0:altpll_0|de2i_150_altpll_0_stdsync_sv6:stdsync2|de2i_150_altpll_0_dffpipe_l2c:dffpipe3|dffe5a[0]                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 2.401      ;
; 17.498 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|de2i_150_altpll_0:altpll_0|de2i_150_altpll_0_stdsync_sv6:stdsync2|de2i_150_altpll_0_dffpipe_l2c:dffpipe3|dffe6a[0]                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 2.401      ;
; 17.498 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 2.401      ;
; 17.498 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 2.401      ;
; 17.701 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[99]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 2.198      ;
; 17.701 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 2.198      ;
; 17.701 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 2.198      ;
; 17.701 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 2.198      ;
; 17.938 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 1.961      ;
; 17.938 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 1.961      ;
; 17.938 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 1.961      ;
; 17.938 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[1]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 1.961      ;
; 17.938 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|de2i_150_altpll_0:altpll_0|prev_reset                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 1.961      ;
; 17.938 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 1.961      ;
; 17.938 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 1.961      ;
; 17.987 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 1.920      ;
; 17.987 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 1.920      ;
; 17.987 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_merlin_slave_translator:clk_12mhz_pll_slave_translator|av_readdata_pre[1]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 1.920      ;
; 17.987 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|de2i_150_clk_12mhz:clk_12mhz|de2i_150_clk_12mhz_stdsync_sv6:stdsync2|de2i_150_clk_12mhz_dffpipe_l2c:dffpipe3|dffe6a[0]                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 1.920      ;
; 17.987 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|de2i_150_clk_12mhz:clk_12mhz|prev_reset                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 1.920      ;
; 17.987 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_merlin_slave_translator:clk_12mhz_pll_slave_translator|av_readdata_pre[0]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 1.920      ;
; 18.106 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 1.801      ;
; 18.106 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 1.801      ;
; 18.106 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 1.801      ;
; 18.106 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 1.801      ;
; 18.106 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 1.801      ;
; 18.106 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_merlin_slave_translator:clk_12mhz_pll_slave_translator|read_latency_shift_reg[0]                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 1.801      ;
; 18.106 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][99]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 1.801      ;
; 18.106 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 1.801      ;
; 18.106 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 1.801      ;
; 18.106 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 1.801      ;
; 18.106 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 1.801      ;
; 18.312 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[99]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 1.594      ;
; 18.312 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 1.594      ;
; 18.312 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 1.594      ;
; 18.312 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 1.594      ;
; 18.347 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 1.560      ;
; 18.347 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 1.560      ;
; 18.347 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 1.560      ;
; 18.347 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 1.560      ;
; 18.347 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 1.560      ;
; 18.347 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 1.560      ;
; 18.347 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 1.560      ;
; 18.347 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 1.560      ;
; 18.348 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|waitrequest_reset_override                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.311      ; 1.961      ;
; 18.348 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[99]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.311      ; 1.961      ;
; 18.348 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.311      ; 1.961      ;
; 18.348 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.311      ; 1.961      ;
; 18.348 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.311      ; 1.961      ;
; 18.348 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.311      ; 1.961      ;
; 18.348 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|de2i_150_altpll_0:altpll_0|pfdena_reg                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.311      ; 1.961      ;
; 18.348 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.311      ; 1.961      ;
; 18.396 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.318      ; 1.920      ;
; 18.396 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[99]                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.318      ; 1.920      ;
; 18.396 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59]                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.318      ; 1.920      ;
; 18.396 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.318      ; 1.920      ;
; 18.396 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.318      ; 1.920      ;
; 18.396 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.318      ; 1.920      ;
; 18.396 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|de2i_150_clk_12mhz:clk_12mhz|pfdena_reg                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.318      ; 1.920      ;
; 18.396 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|de2i_150_clk_12mhz:clk_12mhz|de2i_150_clk_12mhz_stdsync_sv6:stdsync2|de2i_150_clk_12mhz_dffpipe_l2c:dffpipe3|dffe4a[0]                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.318      ; 1.920      ;
; 18.396 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|de2i_150_clk_12mhz:clk_12mhz|de2i_150_clk_12mhz_stdsync_sv6:stdsync2|de2i_150_clk_12mhz_dffpipe_l2c:dffpipe3|dffe5a[0]                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.318      ; 1.920      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.247 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.079     ; 2.672      ;
; 48.360 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.075     ; 1.563      ;
; 48.360 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.075     ; 1.563      ;
; 97.787 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.126      ;
; 97.787 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.126      ;
; 97.787 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.126      ;
; 97.787 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.126      ;
; 97.787 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.126      ;
; 97.787 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.126      ;
; 97.787 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.126      ;
; 97.787 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.126      ;
; 97.787 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.126      ;
; 97.787 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.126      ;
; 97.787 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.126      ;
; 97.789 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 2.114      ;
; 97.789 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 2.114      ;
; 97.789 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 2.114      ;
; 97.789 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 2.114      ;
; 97.789 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 2.114      ;
; 97.789 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 2.114      ;
; 97.789 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 2.114      ;
; 97.816 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 2.086      ;
; 97.816 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 2.086      ;
; 97.816 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 2.086      ;
; 97.816 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 2.086      ;
; 97.832 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.080      ;
; 97.832 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.080      ;
; 97.832 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.080      ;
; 97.832 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.080      ;
; 97.832 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.080      ;
; 97.832 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.080      ;
; 97.832 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.080      ;
; 97.832 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 2.080      ;
; 97.859 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 2.041      ;
; 97.859 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 2.041      ;
; 97.859 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 2.041      ;
; 97.859 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 2.041      ;
; 97.859 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 2.041      ;
; 97.859 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 2.041      ;
; 97.859 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 2.041      ;
; 97.859 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 2.041      ;
; 97.859 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 2.041      ;
; 97.859 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 2.041      ;
; 97.860 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 2.041      ;
; 97.860 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 2.041      ;
; 97.860 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 2.041      ;
; 97.860 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 2.041      ;
; 97.860 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 2.041      ;
; 97.860 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 2.041      ;
; 97.860 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 2.041      ;
; 97.860 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 2.041      ;
; 97.860 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 2.041      ;
; 97.860 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 2.041      ;
; 97.979 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.941      ;
; 98.040 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 1.871      ;
; 98.040 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 1.871      ;
; 98.040 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 1.871      ;
; 98.040 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 1.871      ;
; 98.040 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 1.871      ;
; 98.040 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 1.871      ;
; 98.091 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 1.819      ;
; 98.091 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 1.819      ;
; 98.091 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 1.819      ;
; 98.091 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 1.819      ;
; 98.091 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 1.819      ;
; 98.091 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 1.819      ;
; 98.091 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 1.819      ;
; 98.091 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 1.819      ;
; 98.091 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 1.819      ;
; 98.091 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 1.819      ;
; 98.283 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 1.625      ;
; 98.283 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 1.625      ;
; 98.283 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 1.625      ;
; 98.283 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 1.625      ;
; 98.283 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 1.625      ;
; 98.283 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 1.625      ;
; 98.283 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 1.625      ;
; 98.283 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 1.625      ;
; 98.283 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 1.625      ;
; 98.283 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 1.625      ;
; 98.283 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 1.625      ;
; 98.283 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 1.625      ;
; 98.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 1.563      ;
; 98.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 1.563      ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                 ; To Node                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.068 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.517      ; 1.771      ;
; 1.068 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[99]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.517      ; 1.771      ;
; 1.068 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.517      ; 1.771      ;
; 1.068 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.517      ; 1.771      ;
; 1.068 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.517      ; 1.771      ;
; 1.068 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.517      ; 1.771      ;
; 1.068 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|de2i_150_clk_12mhz:clk_12mhz|pfdena_reg                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.517      ; 1.771      ;
; 1.068 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|de2i_150_clk_12mhz:clk_12mhz|de2i_150_clk_12mhz_stdsync_sv6:stdsync2|de2i_150_clk_12mhz_dffpipe_l2c:dffpipe3|dffe4a[0]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.517      ; 1.771      ;
; 1.068 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|de2i_150_clk_12mhz:clk_12mhz|de2i_150_clk_12mhz_stdsync_sv6:stdsync2|de2i_150_clk_12mhz_dffpipe_l2c:dffpipe3|dffe5a[0]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.517      ; 1.771      ;
; 1.070 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|waitrequest_reset_override                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.555      ; 1.811      ;
; 1.070 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[99]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.555      ; 1.811      ;
; 1.070 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.555      ; 1.811      ;
; 1.070 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.555      ; 1.811      ;
; 1.070 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.555      ; 1.811      ;
; 1.070 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.555      ; 1.811      ;
; 1.070 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|de2i_150_altpll_0:altpll_0|pfdena_reg                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.555      ; 1.811      ;
; 1.070 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.555      ; 1.811      ;
; 1.154 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.431      ;
; 1.154 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.431      ;
; 1.154 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.431      ;
; 1.154 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.431      ;
; 1.154 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.431      ;
; 1.154 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.431      ;
; 1.154 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.431      ;
; 1.154 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.431      ;
; 1.180 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[99]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.457      ;
; 1.180 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.457      ;
; 1.180 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.457      ;
; 1.180 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.457      ;
; 1.402 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.679      ;
; 1.402 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.679      ;
; 1.402 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.679      ;
; 1.402 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.679      ;
; 1.402 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.679      ;
; 1.402 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_merlin_slave_translator:clk_12mhz_pll_slave_translator|read_latency_shift_reg[0]                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.679      ;
; 1.402 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][99]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.679      ;
; 1.402 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.679      ;
; 1.402 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.679      ;
; 1.402 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.679      ;
; 1.402 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.679      ;
; 1.494 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.771      ;
; 1.494 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.771      ;
; 1.494 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_merlin_slave_translator:clk_12mhz_pll_slave_translator|av_readdata_pre[1]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.771      ;
; 1.494 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|de2i_150_clk_12mhz:clk_12mhz|de2i_150_clk_12mhz_stdsync_sv6:stdsync2|de2i_150_clk_12mhz_dffpipe_l2c:dffpipe3|dffe6a[0]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.771      ;
; 1.494 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|de2i_150_clk_12mhz:clk_12mhz|prev_reset                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.771      ;
; 1.494 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_merlin_slave_translator:clk_12mhz_pll_slave_translator|av_readdata_pre[0]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 1.771      ;
; 1.497 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.128      ; 1.811      ;
; 1.497 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.128      ; 1.811      ;
; 1.497 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.128      ; 1.811      ;
; 1.497 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[1]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.128      ; 1.811      ;
; 1.497 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|de2i_150_altpll_0:altpll_0|prev_reset                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.128      ; 1.811      ;
; 1.497 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.128      ; 1.811      ;
; 1.497 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.128      ; 1.811      ;
; 1.731 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[99]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.128      ; 2.045      ;
; 1.731 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.128      ; 2.045      ;
; 1.731 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.128      ; 2.045      ;
; 1.731 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.128      ; 2.045      ;
; 1.929 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.128      ; 2.243      ;
; 1.929 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.128      ; 2.243      ;
; 1.929 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.128      ; 2.243      ;
; 1.929 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.128      ; 2.243      ;
; 1.929 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.128      ; 2.243      ;
; 1.929 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|de2i_150_altpll_0:altpll_0|de2i_150_altpll_0_stdsync_sv6:stdsync2|de2i_150_altpll_0_dffpipe_l2c:dffpipe3|dffe4a[0]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.128      ; 2.243      ;
; 1.929 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|de2i_150_altpll_0:altpll_0|de2i_150_altpll_0_stdsync_sv6:stdsync2|de2i_150_altpll_0_dffpipe_l2c:dffpipe3|dffe5a[0]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.128      ; 2.243      ;
; 1.929 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|de2i_150_altpll_0:altpll_0|de2i_150_altpll_0_stdsync_sv6:stdsync2|de2i_150_altpll_0_dffpipe_l2c:dffpipe3|dffe6a[0]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.128      ; 2.243      ;
; 1.929 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.128      ; 2.243      ;
; 1.929 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.128      ; 2.243      ;
; 1.933 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][99]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.128      ; 2.247      ;
; 1.933 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.128      ; 2.247      ;
; 1.933 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.128      ; 2.247      ;
; 1.933 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.128      ; 2.247      ;
; 1.933 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.128      ; 2.247      ;
; 1.933 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.128      ; 2.247      ;
; 1.933 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.128      ; 2.247      ;
; 1.933 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.128      ; 2.247      ;
; 1.933 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.128      ; 2.247      ;
; 1.933 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.128      ; 2.247      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                             ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.154  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.431      ;
; 1.154  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.431      ;
; 1.206  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.480      ;
; 1.206  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.480      ;
; 1.206  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.480      ;
; 1.206  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.480      ;
; 1.206  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.480      ;
; 1.206  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.480      ;
; 1.206  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.480      ;
; 1.206  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.480      ;
; 1.206  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.480      ;
; 1.206  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.480      ;
; 1.206  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.480      ;
; 1.206  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.480      ;
; 1.423  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 1.701      ;
; 1.423  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 1.701      ;
; 1.423  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 1.701      ;
; 1.423  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 1.701      ;
; 1.423  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 1.701      ;
; 1.423  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 1.701      ;
; 1.423  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 1.701      ;
; 1.423  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 1.701      ;
; 1.423  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 1.701      ;
; 1.423  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 1.701      ;
; 1.461  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 1.740      ;
; 1.461  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 1.740      ;
; 1.461  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 1.740      ;
; 1.461  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 1.740      ;
; 1.461  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 1.740      ;
; 1.461  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 1.740      ;
; 1.495  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 1.781      ;
; 1.635  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.903      ;
; 1.635  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.903      ;
; 1.635  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.904      ;
; 1.635  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.904      ;
; 1.635  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.903      ;
; 1.635  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.903      ;
; 1.635  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.903      ;
; 1.635  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.903      ;
; 1.635  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.903      ;
; 1.635  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.903      ;
; 1.635  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.903      ;
; 1.635  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.903      ;
; 1.635  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.904      ;
; 1.635  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.904      ;
; 1.635  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.904      ;
; 1.635  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.904      ;
; 1.635  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.904      ;
; 1.635  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.904      ;
; 1.635  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.904      ;
; 1.635  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.904      ;
; 1.687  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.957      ;
; 1.687  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.957      ;
; 1.687  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.957      ;
; 1.687  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 1.957      ;
; 1.695  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 1.974      ;
; 1.695  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 1.974      ;
; 1.695  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 1.974      ;
; 1.695  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 1.974      ;
; 1.695  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 1.974      ;
; 1.695  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 1.974      ;
; 1.695  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 1.974      ;
; 1.695  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 1.974      ;
; 1.716  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.987      ;
; 1.716  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.987      ;
; 1.716  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.987      ;
; 1.716  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.987      ;
; 1.716  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.987      ;
; 1.716  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.987      ;
; 1.716  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.987      ;
; 1.722  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.002      ;
; 1.722  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.002      ;
; 1.722  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.002      ;
; 1.722  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.002      ;
; 1.722  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.002      ;
; 1.722  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.002      ;
; 1.722  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.002      ;
; 1.722  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.002      ;
; 1.722  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.002      ;
; 1.722  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.002      ;
; 1.722  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.002      ;
; 51.124 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.101      ; 1.431      ;
; 51.124 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.101      ; 1.431      ;
; 52.235 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                               ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.097      ; 2.538      ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u0|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                           ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                                                                                   ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 2.548 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_traffic_limiter:limiter_001|last_channel[19]                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.544      ; 3.278      ;
; 2.548 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_traffic_limiter:limiter_001|last_channel[4]                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.544      ; 3.278      ;
; 2.548 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_traffic_limiter:limiter_001|last_dest_id[5]                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.544      ; 3.278      ;
; 2.558 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.537      ; 3.281      ;
; 2.558 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:sclk_s1_translator|wait_latency_counter[1]                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.537      ; 3.281      ;
; 2.558 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:sclk_s1_translator|wait_latency_counter[0]                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.537      ; 3.281      ;
; 2.558 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:sclk_s1_translator|read_latency_shift_reg[0]                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.537      ; 3.281      ;
; 2.558 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:sclk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.537      ; 3.281      ;
; 2.558 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:sclk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.537      ; 3.281      ;
; 2.558 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:rightsenddata_s1_translator|read_latency_shift_reg[0]                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.537      ; 3.281      ;
; 2.558 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:key1_s1_translator|read_latency_shift_reg[0]                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.537      ; 3.281      ;
; 2.558 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_switch0:switch2|d1_data_in                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.537      ; 3.281      ;
; 2.569 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|ic_fill_line[2]                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.498      ; 3.253      ;
; 2.569 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:nios2_qsys_jtag_debug_module_translator|av_readdata_pre[28]                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.498      ; 3.253      ;
; 2.569 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:nios2_qsys_jtag_debug_module_translator|av_readdata_pre[30]                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.498      ; 3.253      ;
; 2.569 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|i_readdata_d1[28]                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.498      ; 3.253      ;
; 2.570 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_led:led|data_out[3]                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.521      ; 3.277      ;
; 2.572 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:rightdata_s1_translator|wait_latency_counter[0]                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.531      ; 3.289      ;
; 2.572 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:rightdata_s1_translator|wait_latency_counter[1]                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.531      ; 3.289      ;
; 2.572 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:rightdata_s1_translator|read_latency_shift_reg[0]                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.531      ; 3.289      ;
; 2.572 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:rightdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.531      ; 3.289      ;
; 2.572 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:rightdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.531      ; 3.289      ;
; 2.572 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:rightdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.531      ; 3.289      ;
; 2.572 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:rightdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.531      ; 3.289      ;
; 2.572 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:sclk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.531      ; 3.289      ;
; 2.573 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:sclk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.528      ; 3.287      ;
; 2.573 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:switch4_s1_translator|wait_latency_counter[1]                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.528      ; 3.287      ;
; 2.573 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:switch4_s1_translator|read_latency_shift_reg[0]                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.528      ; 3.287      ;
; 2.573 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:switch4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.528      ; 3.287      ;
; 2.573 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:switch4_s1_translator|wait_latency_counter[0]                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.528      ; 3.287      ;
; 2.573 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:switch4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.528      ; 3.287      ;
; 2.573 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:key0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.528      ; 3.287      ;
; 2.573 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:key0_s1_translator|wait_latency_counter[0]                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.528      ; 3.287      ;
; 2.573 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:key0_s1_translator|wait_latency_counter[1]                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.528      ; 3.287      ;
; 2.573 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:key0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.528      ; 3.287      ;
; 2.573 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:key0_s1_translator|read_latency_shift_reg[0]                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.528      ; 3.287      ;
; 2.573 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:key0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.528      ; 3.287      ;
; 2.573 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:key0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.528      ; 3.287      ;
; 2.573 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:switch4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.528      ; 3.287      ;
; 2.578 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_cmd_xbar_mux:cmd_xbar_mux|saved_grant[1]                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.506      ; 3.270      ;
; 2.578 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_cmd_xbar_mux:cmd_xbar_mux|saved_grant[0]                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.506      ; 3.270      ;
; 2.578 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_wb_rd_addr_starting                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.515      ; 3.279      ;
; 2.578 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_wb_rd_data_starting                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.515      ; 3.279      ;
; 2.578 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_wb_rd_data_first                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.515      ; 3.279      ;
; 2.579 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_traffic_limiter:limiter_001|last_channel[15]                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.513      ; 3.278      ;
; 2.579 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_traffic_limiter:limiter_001|last_channel[27]                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.513      ; 3.278      ;
; 2.579 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:switch5_s1_translator|wait_latency_counter[1]                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.510      ; 3.275      ;
; 2.579 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:switch5_s1_translator|wait_latency_counter[0]                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.510      ; 3.275      ;
; 2.579 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:switch5_s1_translator|read_latency_shift_reg[0]                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.510      ; 3.275      ;
; 2.579 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:switch5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.510      ; 3.275      ;
; 2.579 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:switch5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.510      ; 3.275      ;
; 2.579 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:switch5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.510      ; 3.275      ;
; 2.587 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_led:led|data_out[6]                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.494      ; 3.267      ;
; 2.589 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:dout_s1_translator|wait_latency_counter[0]                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.505      ; 3.280      ;
; 2.589 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:switch1_s1_translator|wait_latency_counter[0]                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.505      ; 3.280      ;
; 2.589 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:uart_s1_translator|wait_latency_counter[0]                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.504      ; 3.279      ;
; 2.589 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_leftsenddata:rightsenddata|data_out[11]                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.489      ; 3.264      ;
; 2.589 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_src2[23]                                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.476      ; 3.251      ;
; 2.589 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_src2[7]                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.476      ; 3.251      ;
; 2.589 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_leftsenddata:rightsenddata|data_out[14]                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.489      ; 3.264      ;
; 2.589 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_leftsenddata:rightsenddata|data_out[10]                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.489      ; 3.264      ;
; 2.589 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_alu_result[9]                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.476      ; 3.251      ;
; 2.589 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_leftsenddata:rightsenddata|data_out[15]                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.489      ; 3.264      ;
; 2.589 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_alu_result[7]                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.476      ; 3.251      ;
; 2.589 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_read                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.504      ; 3.279      ;
; 2.589 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_readdatavalid_d1                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.505      ; 3.280      ;
; 2.590 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|E_src2_reg[7]                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.463      ; 3.239      ;
; 2.590 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_alu_result[14]                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.485      ; 3.261      ;
; 2.590 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|E_src1[14]                                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.485      ; 3.261      ;
; 2.590 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|E_src1[13]                                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.485      ; 3.261      ;
; 2.590 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|E_src2_reg[14]                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.485      ; 3.261      ;
; 2.590 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_alu_result[13]                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.485      ; 3.261      ;
; 2.590 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mem_baddr[13]                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.485      ; 3.261      ;
; 2.590 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|E_src2[4]                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.463      ; 3.239      ;
; 2.590 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_switch0:switch0|d1_data_in                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.477      ; 3.253      ;
; 2.590 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_switch0:switch0|d2_data_in                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.477      ; 3.253      ;
; 2.590 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_actual_tag[3]                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.485      ; 3.261      ;
; 2.590 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mem_baddr[14]                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.485      ; 3.261      ;
; 2.590 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_A_dc_line_match_d1                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.480      ; 3.256      ;
; 2.590 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mem_stall                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.494      ; 3.270      ;
; 2.591 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.494      ; 3.271      ;
; 2.591 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.494      ; 3.271      ;
; 2.592 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_traffic_limiter:limiter_001|last_channel[25]                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.499      ; 3.277      ;
; 2.592 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_traffic_limiter:limiter_001|last_channel[7]                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.499      ; 3.277      ;
; 2.592 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_traffic_limiter:limiter_001|last_channel[6]                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.499      ; 3.277      ;
; 2.593 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_master_agent:nios2_qsys_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.502      ; 3.281      ;
; 2.599 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_actual_tag[0]                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.475      ; 3.260      ;
; 2.599 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_actual_tag[1]                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.475      ; 3.260      ;
; 2.599 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|E_src1[12]                                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.475      ; 3.260      ;
; 2.599 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_alu_result[12]                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.475      ; 3.260      ;
; 2.599 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mem_baddr[12]                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.475      ; 3.260      ;
; 2.599 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|E_src1[11]                                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.475      ; 3.260      ;
; 2.599 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_alu_result[11]                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.475      ; 3.260      ;
; 2.599 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mem_baddr[11]                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.475      ; 3.260      ;
; 2.600 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_traffic_limiter:limiter_001|last_channel[11]                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.492      ; 3.278      ;
; 2.600 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_traffic_limiter:limiter_001|last_channel[10]                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.492      ; 3.278      ;
; 2.600 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_traffic_limiter:limiter_001|last_channel[30]                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.492      ; 3.278      ;
; 2.600 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_traffic_limiter:limiter_001|last_channel[35]                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.492      ; 3.278      ;
; 2.600 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_br_cond_taken_history[0]                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.459      ; 3.245      ;
; 2.600 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_br_cond_taken_history[1]                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.459      ; 3.245      ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u0|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                         ;
+-------+--------------+----------------+------------+-----------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type       ; Clock                       ; Clock Edge ; Target                                                                                                                                                                                                                                           ;
+-------+--------------+----------------+------------+-----------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.250 ; 6.250        ; 4.000          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src1[0]                                                                                                                                                                                         ;
; 2.250 ; 6.250        ; 4.000          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src1[10]                                                                                                                                                                                        ;
; 2.250 ; 6.250        ; 4.000          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src1[11]                                                                                                                                                                                        ;
; 2.250 ; 6.250        ; 4.000          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src1[12]                                                                                                                                                                                        ;
; 2.250 ; 6.250        ; 4.000          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src1[13]                                                                                                                                                                                        ;
; 2.250 ; 6.250        ; 4.000          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src1[14]                                                                                                                                                                                        ;
; 2.250 ; 6.250        ; 4.000          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src1[15]                                                                                                                                                                                        ;
; 2.250 ; 6.250        ; 4.000          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src1[16]                                                                                                                                                                                        ;
; 2.250 ; 6.250        ; 4.000          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src1[17]                                                                                                                                                                                        ;
; 2.250 ; 6.250        ; 4.000          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src1[18]                                                                                                                                                                                        ;
; 2.250 ; 6.250        ; 4.000          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src1[19]                                                                                                                                                                                        ;
; 2.250 ; 6.250        ; 4.000          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src1[1]                                                                                                                                                                                         ;
; 2.250 ; 6.250        ; 4.000          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src1[20]                                                                                                                                                                                        ;
; 2.250 ; 6.250        ; 4.000          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src1[21]                                                                                                                                                                                        ;
; 2.250 ; 6.250        ; 4.000          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src1[22]                                                                                                                                                                                        ;
; 2.250 ; 6.250        ; 4.000          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src1[23]                                                                                                                                                                                        ;
; 2.250 ; 6.250        ; 4.000          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src1[24]                                                                                                                                                                                        ;
; 2.250 ; 6.250        ; 4.000          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src1[25]                                                                                                                                                                                        ;
; 2.250 ; 6.250        ; 4.000          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src1[26]                                                                                                                                                                                        ;
; 2.250 ; 6.250        ; 4.000          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src1[27]                                                                                                                                                                                        ;
; 2.250 ; 6.250        ; 4.000          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src1[28]                                                                                                                                                                                        ;
; 2.250 ; 6.250        ; 4.000          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src1[29]                                                                                                                                                                                        ;
; 2.250 ; 6.250        ; 4.000          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src1[2]                                                                                                                                                                                         ;
; 2.250 ; 6.250        ; 4.000          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src1[30]                                                                                                                                                                                        ;
; 2.250 ; 6.250        ; 4.000          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src1[31]                                                                                                                                                                                        ;
; 2.250 ; 6.250        ; 4.000          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src1[3]                                                                                                                                                                                         ;
; 2.250 ; 6.250        ; 4.000          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src1[4]                                                                                                                                                                                         ;
; 2.250 ; 6.250        ; 4.000          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src1[5]                                                                                                                                                                                         ;
; 2.250 ; 6.250        ; 4.000          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src1[6]                                                                                                                                                                                         ;
; 2.250 ; 6.250        ; 4.000          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src1[7]                                                                                                                                                                                         ;
; 2.250 ; 6.250        ; 4.000          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src1[8]                                                                                                                                                                                         ;
; 2.250 ; 6.250        ; 4.000          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src1[9]                                                                                                                                                                                         ;
; 2.250 ; 6.250        ; 4.000          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src2[0]                                                                                                                                                                                         ;
; 2.250 ; 6.250        ; 4.000          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src2[0]~_Duplicate_1                                                                                                                                                                            ;
; 2.250 ; 6.250        ; 4.000          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src2[10]                                                                                                                                                                                        ;
; 2.250 ; 6.250        ; 4.000          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src2[10]~_Duplicate_1                                                                                                                                                                           ;
; 2.250 ; 6.250        ; 4.000          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src2[11]                                                                                                                                                                                        ;
; 2.250 ; 6.250        ; 4.000          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src2[11]~_Duplicate_1                                                                                                                                                                           ;
; 2.250 ; 6.250        ; 4.000          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src2[12]                                                                                                                                                                                        ;
; 2.250 ; 6.250        ; 4.000          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src2[12]~_Duplicate_1                                                                                                                                                                           ;
; 2.250 ; 6.250        ; 4.000          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src2[13]                                                                                                                                                                                        ;
; 2.250 ; 6.250        ; 4.000          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src2[13]~_Duplicate_1                                                                                                                                                                           ;
; 2.250 ; 6.250        ; 4.000          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src2[14]                                                                                                                                                                                        ;
; 2.250 ; 6.250        ; 4.000          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src2[14]~_Duplicate_1                                                                                                                                                                           ;
; 2.250 ; 6.250        ; 4.000          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src2[15]                                                                                                                                                                                        ;
; 2.250 ; 6.250        ; 4.000          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src2[15]~_Duplicate_1                                                                                                                                                                           ;
; 2.250 ; 6.250        ; 4.000          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src2[1]                                                                                                                                                                                         ;
; 2.250 ; 6.250        ; 4.000          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src2[1]~_Duplicate_1                                                                                                                                                                            ;
; 2.250 ; 6.250        ; 4.000          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src2[2]                                                                                                                                                                                         ;
; 2.250 ; 6.250        ; 4.000          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src2[2]~_Duplicate_1                                                                                                                                                                            ;
; 2.250 ; 6.250        ; 4.000          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src2[3]                                                                                                                                                                                         ;
; 2.250 ; 6.250        ; 4.000          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src2[3]~_Duplicate_1                                                                                                                                                                            ;
; 2.250 ; 6.250        ; 4.000          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src2[4]                                                                                                                                                                                         ;
; 2.250 ; 6.250        ; 4.000          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src2[4]~_Duplicate_1                                                                                                                                                                            ;
; 2.250 ; 6.250        ; 4.000          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src2[5]                                                                                                                                                                                         ;
; 2.250 ; 6.250        ; 4.000          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src2[5]~_Duplicate_1                                                                                                                                                                            ;
; 2.250 ; 6.250        ; 4.000          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src2[6]                                                                                                                                                                                         ;
; 2.250 ; 6.250        ; 4.000          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src2[6]~_Duplicate_1                                                                                                                                                                            ;
; 2.250 ; 6.250        ; 4.000          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src2[7]                                                                                                                                                                                         ;
; 2.250 ; 6.250        ; 4.000          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src2[7]~_Duplicate_1                                                                                                                                                                            ;
; 2.250 ; 6.250        ; 4.000          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src2[8]                                                                                                                                                                                         ;
; 2.250 ; 6.250        ; 4.000          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src2[8]~_Duplicate_1                                                                                                                                                                            ;
; 2.250 ; 6.250        ; 4.000          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src2[9]                                                                                                                                                                                         ;
; 2.250 ; 6.250        ; 4.000          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src2[9]~_Duplicate_1                                                                                                                                                                            ;
; 2.557 ; 6.250        ; 3.693          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                         ;
; 2.557 ; 6.250        ; 3.693          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                         ;
; 2.557 ; 6.250        ; 3.693          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                         ;
; 2.557 ; 6.250        ; 3.693          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                         ;
; 2.557 ; 6.250        ; 3.693          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                         ;
; 2.557 ; 6.250        ; 3.693          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                         ;
; 2.557 ; 6.250        ; 3.693          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                         ;
; 2.557 ; 6.250        ; 3.693          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                         ;
; 2.557 ; 6.250        ; 3.693          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|de2i_150_jtag_uart_scfifo_r:the_de2i_150_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 2.557 ; 6.250        ; 3.693          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|de2i_150_jtag_uart_scfifo_r:the_de2i_150_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; 2.557 ; 6.250        ; 3.693          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|de2i_150_jtag_uart_scfifo_r:the_de2i_150_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_we_reg       ;
; 2.557 ; 6.250        ; 3.693          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|de2i_150_jtag_uart_scfifo_r:the_de2i_150_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 2.557 ; 6.250        ; 3.693          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|de2i_150_jtag_uart_scfifo_w:the_de2i_150_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 2.557 ; 6.250        ; 3.693          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|de2i_150_jtag_uart_scfifo_w:the_de2i_150_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; 2.557 ; 6.250        ; 3.693          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|de2i_150_jtag_uart_scfifo_w:the_de2i_150_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_we_reg       ;
; 2.557 ; 6.250        ; 3.693          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|de2i_150_jtag_uart_scfifo_w:the_de2i_150_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 2.557 ; 6.250        ; 3.693          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|D_bht_data[0]                                                                                                                                                                                         ;
; 2.557 ; 6.250        ; 3.693          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|D_bht_data[1]                                                                                                                                                                                         ;
; 2.557 ; 6.250        ; 3.693          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_bht_module:de2i_150_nios2_qsys_bht|altsyncram:the_altsyncram|altsyncram_f9h1:auto_generated|ram_block1a0~porta_address_reg0                                                       ;
; 2.557 ; 6.250        ; 3.693          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_bht_module:de2i_150_nios2_qsys_bht|altsyncram:the_altsyncram|altsyncram_f9h1:auto_generated|ram_block1a0~porta_datain_reg0                                                        ;
; 2.557 ; 6.250        ; 3.693          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_bht_module:de2i_150_nios2_qsys_bht|altsyncram:the_altsyncram|altsyncram_f9h1:auto_generated|ram_block1a0~porta_we_reg                                                             ;
; 2.557 ; 6.250        ; 3.693          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_bht_module:de2i_150_nios2_qsys_bht|altsyncram:the_altsyncram|altsyncram_f9h1:auto_generated|ram_block1a0~portb_address_reg0                                                       ;
; 2.557 ; 6.250        ; 3.693          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_bht_module:de2i_150_nios2_qsys_bht|altsyncram:the_altsyncram|altsyncram_f9h1:auto_generated|ram_block1a0~portb_re_reg                                                             ;
; 2.557 ; 6.250        ; 3.693          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_dc_data_module:de2i_150_nios2_qsys_dc_data|altsyncram:the_altsyncram|altsyncram_ehf1:auto_generated|ram_block1a0~porta_address_reg0                                               ;
; 2.557 ; 6.250        ; 3.693          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_dc_data_module:de2i_150_nios2_qsys_dc_data|altsyncram:the_altsyncram|altsyncram_ehf1:auto_generated|ram_block1a0~porta_bytena_reg0                                                ;
; 2.557 ; 6.250        ; 3.693          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_dc_data_module:de2i_150_nios2_qsys_dc_data|altsyncram:the_altsyncram|altsyncram_ehf1:auto_generated|ram_block1a0~porta_datain_reg0                                                ;
; 2.557 ; 6.250        ; 3.693          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_dc_data_module:de2i_150_nios2_qsys_dc_data|altsyncram:the_altsyncram|altsyncram_ehf1:auto_generated|ram_block1a0~porta_we_reg                                                     ;
; 2.557 ; 6.250        ; 3.693          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_dc_data_module:de2i_150_nios2_qsys_dc_data|altsyncram:the_altsyncram|altsyncram_ehf1:auto_generated|ram_block1a0~portb_address_reg0                                               ;
; 2.557 ; 6.250        ; 3.693          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_dc_data_module:de2i_150_nios2_qsys_dc_data|altsyncram:the_altsyncram|altsyncram_ehf1:auto_generated|ram_block1a8~porta_address_reg0                                               ;
; 2.557 ; 6.250        ; 3.693          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_dc_data_module:de2i_150_nios2_qsys_dc_data|altsyncram:the_altsyncram|altsyncram_ehf1:auto_generated|ram_block1a8~porta_bytena_reg0                                                ;
; 2.557 ; 6.250        ; 3.693          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_dc_data_module:de2i_150_nios2_qsys_dc_data|altsyncram:the_altsyncram|altsyncram_ehf1:auto_generated|ram_block1a8~porta_datain_reg0                                                ;
; 2.557 ; 6.250        ; 3.693          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_dc_data_module:de2i_150_nios2_qsys_dc_data|altsyncram:the_altsyncram|altsyncram_ehf1:auto_generated|ram_block1a8~porta_we_reg                                                     ;
; 2.557 ; 6.250        ; 3.693          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_dc_data_module:de2i_150_nios2_qsys_dc_data|altsyncram:the_altsyncram|altsyncram_ehf1:auto_generated|ram_block1a8~portb_address_reg0                                               ;
; 2.557 ; 6.250        ; 3.693          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_dc_tag_module:de2i_150_nios2_qsys_dc_tag|altsyncram:the_altsyncram|altsyncram_vtg1:auto_generated|ram_block1a0~porta_address_reg0                                                 ;
; 2.557 ; 6.250        ; 3.693          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_dc_tag_module:de2i_150_nios2_qsys_dc_tag|altsyncram:the_altsyncram|altsyncram_vtg1:auto_generated|ram_block1a0~porta_datain_reg0                                                  ;
; 2.557 ; 6.250        ; 3.693          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_dc_tag_module:de2i_150_nios2_qsys_dc_tag|altsyncram:the_altsyncram|altsyncram_vtg1:auto_generated|ram_block1a0~porta_we_reg                                                       ;
+-------+--------------+----------------+------------+-----------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                               ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                           ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.768 ; 9.956        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                         ;
; 9.768 ; 9.956        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                         ;
; 9.768 ; 9.956        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                        ;
; 9.768 ; 9.956        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                        ;
; 9.768 ; 9.956        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]                                        ;
; 9.768 ; 9.956        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[99]                                        ;
; 9.768 ; 9.956        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|waitrequest_reset_override                                                              ;
; 9.768 ; 9.956        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|de2i_150_altpll_0:altpll_0|pfdena_reg                                                                                                                ;
; 9.771 ; 9.959        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                     ;
; 9.771 ; 9.959        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                    ;
; 9.771 ; 9.959        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                    ;
; 9.771 ; 9.959        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]                                    ;
; 9.771 ; 9.959        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59]                                    ;
; 9.771 ; 9.959        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[99]                                    ;
; 9.771 ; 9.959        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|de2i_150_clk_12mhz:clk_12mhz|de2i_150_clk_12mhz_stdsync_sv6:stdsync2|de2i_150_clk_12mhz_dffpipe_l2c:dffpipe3|dffe4a[0]                               ;
; 9.771 ; 9.959        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|de2i_150_clk_12mhz:clk_12mhz|de2i_150_clk_12mhz_stdsync_sv6:stdsync2|de2i_150_clk_12mhz_dffpipe_l2c:dffpipe3|dffe5a[0]                               ;
; 9.771 ; 9.959        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|de2i_150_clk_12mhz:clk_12mhz|pfdena_reg                                                                                                              ;
; 9.775 ; 9.963        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                              ;
; 9.775 ; 9.963        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                              ;
; 9.775 ; 9.963        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                              ;
; 9.775 ; 9.963        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                              ;
; 9.775 ; 9.963        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                            ;
; 9.775 ; 9.963        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                            ;
; 9.775 ; 9.963        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                              ;
; 9.775 ; 9.963        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                                               ;
; 9.775 ; 9.963        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]                                               ;
; 9.775 ; 9.963        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                              ;
; 9.775 ; 9.963        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                               ;
; 9.775 ; 9.963        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][99]                                               ;
; 9.775 ; 9.963        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                              ;
; 9.775 ; 9.963        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                              ;
; 9.775 ; 9.963        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;
; 9.775 ; 9.963        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;
; 9.775 ; 9.963        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ;
; 9.775 ; 9.963        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                      ;
; 9.775 ; 9.963        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]                                     ;
; 9.775 ; 9.963        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[99]                                     ;
; 9.775 ; 9.963        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;
; 9.775 ; 9.963        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1      ;
; 9.775 ; 9.963        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]     ;
; 9.775 ; 9.963        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]                                        ;
; 9.775 ; 9.963        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59]                                        ;
; 9.775 ; 9.963        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ;
; 9.775 ; 9.963        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[0]                                                                      ;
; 9.775 ; 9.963        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[1]                                                                      ;
; 9.775 ; 9.963        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                               ;
; 9.775 ; 9.963        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|de2i_150_altpll_0:altpll_0|de2i_150_altpll_0_stdsync_sv6:stdsync2|de2i_150_altpll_0_dffpipe_l2c:dffpipe3|dffe4a[0]                                   ;
; 9.775 ; 9.963        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|de2i_150_altpll_0:altpll_0|de2i_150_altpll_0_stdsync_sv6:stdsync2|de2i_150_altpll_0_dffpipe_l2c:dffpipe3|dffe5a[0]                                   ;
; 9.775 ; 9.963        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|de2i_150_altpll_0:altpll_0|de2i_150_altpll_0_stdsync_sv6:stdsync2|de2i_150_altpll_0_dffpipe_l2c:dffpipe3|dffe6a[0]                                   ;
; 9.775 ; 9.963        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|de2i_150_altpll_0:altpll_0|prev_reset                                                                                                                ;
; 9.777 ; 9.965        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ;
; 9.777 ; 9.965        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                      ;
; 9.777 ; 9.965        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]                                     ;
; 9.777 ; 9.965        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[99]                                     ;
; 9.778 ; 9.966        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                             ;
; 9.778 ; 9.966        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                             ;
; 9.778 ; 9.966        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                             ;
; 9.778 ; 9.966        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                             ;
; 9.778 ; 9.966        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                           ;
; 9.778 ; 9.966        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                           ;
; 9.778 ; 9.966        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                             ;
; 9.778 ; 9.966        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                                              ;
; 9.778 ; 9.966        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]                                              ;
; 9.778 ; 9.966        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                             ;
; 9.778 ; 9.966        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                              ;
; 9.778 ; 9.966        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][99]                                              ;
; 9.778 ; 9.966        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                             ;
; 9.778 ; 9.966        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                             ;
; 9.778 ; 9.966        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;
; 9.778 ; 9.966        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;
; 9.778 ; 9.966        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                     ;
; 9.778 ; 9.966        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]                                    ;
; 9.778 ; 9.966        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;
; 9.778 ; 9.966        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;
; 9.778 ; 9.966        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;
; 9.778 ; 9.966        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;
; 9.778 ; 9.966        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_merlin_slave_translator:clk_12mhz_pll_slave_translator|av_readdata_pre[0]                                                                     ;
; 9.778 ; 9.966        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_merlin_slave_translator:clk_12mhz_pll_slave_translator|av_readdata_pre[1]                                                                     ;
; 9.778 ; 9.966        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_merlin_slave_translator:clk_12mhz_pll_slave_translator|read_latency_shift_reg[0]                                                              ;
; 9.778 ; 9.966        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                         ;
; 9.778 ; 9.966        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                         ;
; 9.778 ; 9.966        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                        ;
; 9.778 ; 9.966        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|de2i_150_clk_12mhz:clk_12mhz|de2i_150_clk_12mhz_stdsync_sv6:stdsync2|de2i_150_clk_12mhz_dffpipe_l2c:dffpipe3|dffe6a[0]                               ;
; 9.778 ; 9.966        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|de2i_150_clk_12mhz:clk_12mhz|prev_reset                                                                                                              ;
; 9.811 ; 10.031       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                             ;
; 9.811 ; 10.031       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                             ;
; 9.811 ; 10.031       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                             ;
; 9.811 ; 10.031       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                             ;
; 9.811 ; 10.031       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                           ;
; 9.811 ; 10.031       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                           ;
; 9.811 ; 10.031       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                             ;
; 9.811 ; 10.031       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                                              ;
; 9.811 ; 10.031       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]                                              ;
; 9.811 ; 10.031       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                             ;
; 9.811 ; 10.031       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                              ;
; 9.811 ; 10.031       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][99]                                              ;
; 9.811 ; 10.031       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                             ;
; 9.811 ; 10.031       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                             ;
; 9.811 ; 10.031       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;
; 9.811 ; 10.031       ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK2_50'                                  ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK2_50 ; Rise       ; CLOCK2_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK3_50'                                  ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK3_50 ; Rise       ; CLOCK3_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.747 ; 49.967       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|DRsize.000 ;
; 49.747 ; 49.967       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|DRsize.010 ;
; 49.747 ; 49.967       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|DRsize.100 ;
; 49.756 ; 49.976       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                      ;
; 49.756 ; 49.976       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                      ;
; 49.756 ; 49.976       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                      ;
; 49.756 ; 49.976       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                      ;
; 49.756 ; 49.976       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                      ;
; 49.756 ; 49.976       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                      ;
; 49.756 ; 49.976       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                      ;
; 49.756 ; 49.976       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                      ;
; 49.756 ; 49.976       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                      ;
; 49.756 ; 49.976       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                      ;
; 49.756 ; 49.976       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                          ;
; 49.756 ; 49.976       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                      ;
; 49.756 ; 49.976       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                         ;
; 49.756 ; 49.976       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                  ;
; 49.756 ; 49.976       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                               ;
; 49.756 ; 49.976       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                      ;
; 49.756 ; 49.976       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                 ;
; 49.756 ; 49.976       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                   ;
; 49.756 ; 49.976       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[36]     ;
; 49.756 ; 49.976       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[37]     ;
; 49.756 ; 49.976       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                                         ;
; 49.756 ; 49.976       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                 ;
; 49.756 ; 49.976       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                   ;
; 49.756 ; 49.976       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                   ;
; 49.756 ; 49.976       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                   ;
; 49.756 ; 49.976       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                                   ;
; 49.756 ; 49.976       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                  ;
; 49.756 ; 49.976       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                  ;
; 49.756 ; 49.976       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                  ;
; 49.756 ; 49.976       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                  ;
; 49.756 ; 49.976       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                  ;
; 49.756 ; 49.976       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                  ;
; 49.756 ; 49.976       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                  ;
; 49.756 ; 49.976       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                  ;
; 49.756 ; 49.976       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                  ;
; 49.756 ; 49.976       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                                                  ;
; 49.756 ; 49.976       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                                   ;
; 49.756 ; 49.976       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                              ;
; 49.756 ; 49.976       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                             ;
; 49.756 ; 49.976       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                             ;
; 49.756 ; 49.976       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                             ;
; 49.756 ; 49.976       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                             ;
; 49.756 ; 49.976       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                             ;
; 49.756 ; 49.976       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                             ;
; 49.756 ; 49.976       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                              ;
; 49.756 ; 49.976       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                              ;
; 49.756 ; 49.976       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                              ;
; 49.756 ; 49.976       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                              ;
; 49.756 ; 49.976       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                              ;
; 49.756 ; 49.976       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                              ;
; 49.756 ; 49.976       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                              ;
; 49.756 ; 49.976       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                              ;
; 49.756 ; 49.976       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                              ;
; 49.756 ; 49.976       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                            ;
; 49.756 ; 49.976       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                            ;
; 49.756 ; 49.976       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                            ;
; 49.756 ; 49.976       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                  ;
; 49.756 ; 49.976       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                             ;
; 49.756 ; 49.976       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                             ;
; 49.757 ; 49.977       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                 ;
; 49.757 ; 49.977       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                 ;
; 49.757 ; 49.977       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                                   ;
; 49.757 ; 49.977       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                                   ;
; 49.757 ; 49.977       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                   ;
; 49.757 ; 49.977       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                                   ;
; 49.757 ; 49.977       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                   ;
; 49.757 ; 49.977       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                   ;
; 49.757 ; 49.977       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                   ;
; 49.757 ; 49.977       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                                   ;
; 49.757 ; 49.977       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                                   ;
; 49.757 ; 49.977       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                   ;
; 49.757 ; 49.977       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                                     ;
; 49.757 ; 49.977       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                                     ;
; 49.757 ; 49.977       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                                     ;
; 49.757 ; 49.977       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                                                     ;
; 49.757 ; 49.977       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                     ;
; 49.757 ; 49.977       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                     ;
; 49.757 ; 49.977       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                     ;
; 49.757 ; 49.977       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                                                                               ;
; 49.757 ; 49.977       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                                                                                                               ;
; 49.757 ; 49.977       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                                                                                                               ;
; 49.757 ; 49.977       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                                                                                                                               ;
; 49.757 ; 49.977       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                               ;
; 49.757 ; 49.977       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                ;
; 49.757 ; 49.977       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                ;
; 49.757 ; 49.977       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                                                            ;
; 49.757 ; 49.977       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                                            ;
; 49.757 ; 49.977       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                                            ;
; 49.757 ; 49.977       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                                            ;
; 49.757 ; 49.977       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                                            ;
; 49.757 ; 49.977       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                                                            ;
; 49.757 ; 49.977       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                            ;
; 49.757 ; 49.977       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                                            ;
; 49.757 ; 49.977       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                                            ;
; 49.757 ; 49.977       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                            ;
; 49.757 ; 49.977       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                              ;
; 49.758 ; 49.978       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                          ;
+---------------------+---------------------+-------+-------+------------+-----------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+---------------------+---------------------+-------+-------+------------+-----------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.677 ; 1.786 ; Rise       ; altera_reserved_tck         ;
; altera_reserved_tms ; altera_reserved_tck ; 5.117 ; 5.178 ; Rise       ; altera_reserved_tck         ;
; ADC_cardAIC_DOUT    ; CLOCK_50            ; 7.060 ; 7.620 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
; ADC_cardAIC_LRCIN   ; CLOCK_50            ; 7.413 ; 7.945 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
; ADC_cardAIC_LRCOUT  ; CLOCK_50            ; 7.337 ; 7.849 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
; KEY[*]              ; CLOCK_50            ; 7.757 ; 8.268 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  KEY[0]             ; CLOCK_50            ; 7.518 ; 7.980 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  KEY[1]             ; CLOCK_50            ; 7.560 ; 8.042 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  KEY[2]             ; CLOCK_50            ; 7.757 ; 8.268 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  KEY[3]             ; CLOCK_50            ; 7.329 ; 7.870 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
; SW[*]               ; CLOCK_50            ; 7.366 ; 7.819 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  SW[0]              ; CLOCK_50            ; 7.040 ; 7.549 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  SW[1]              ; CLOCK_50            ; 6.795 ; 7.273 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  SW[2]              ; CLOCK_50            ; 7.366 ; 7.819 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  SW[3]              ; CLOCK_50            ; 6.983 ; 7.522 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  SW[4]              ; CLOCK_50            ; 7.186 ; 7.639 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  SW[5]              ; CLOCK_50            ; 7.058 ; 7.510 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  SW[6]              ; CLOCK_50            ; 6.603 ; 7.043 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  SW[7]              ; CLOCK_50            ; 6.493 ; 6.972 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  SW[8]              ; CLOCK_50            ; 6.501 ; 6.918 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
+---------------------+---------------------+-------+-------+------------+-----------------------------+


+--------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                             ;
+---------------------+---------------------+--------+--------+------------+-----------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference             ;
+---------------------+---------------------+--------+--------+------------+-----------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.051  ; 0.959  ; Rise       ; altera_reserved_tck         ;
; altera_reserved_tms ; altera_reserved_tck ; 0.223  ; 0.130  ; Rise       ; altera_reserved_tck         ;
; ADC_cardAIC_DOUT    ; CLOCK_50            ; -6.083 ; -6.617 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
; ADC_cardAIC_LRCIN   ; CLOCK_50            ; -6.039 ; -6.553 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
; ADC_cardAIC_LRCOUT  ; CLOCK_50            ; -5.699 ; -6.193 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
; KEY[*]              ; CLOCK_50            ; -5.561 ; -6.048 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  KEY[0]             ; CLOCK_50            ; -5.570 ; -6.052 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  KEY[1]             ; CLOCK_50            ; -5.561 ; -6.048 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  KEY[2]             ; CLOCK_50            ; -5.991 ; -6.479 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  KEY[3]             ; CLOCK_50            ; -5.849 ; -6.368 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
; SW[*]               ; CLOCK_50            ; -4.781 ; -5.243 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  SW[0]              ; CLOCK_50            ; -5.417 ; -5.880 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  SW[1]              ; CLOCK_50            ; -5.334 ; -5.795 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  SW[2]              ; CLOCK_50            ; -4.781 ; -5.243 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  SW[3]              ; CLOCK_50            ; -5.524 ; -6.034 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  SW[4]              ; CLOCK_50            ; -5.211 ; -5.669 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  SW[5]              ; CLOCK_50            ; -5.416 ; -5.868 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  SW[6]              ; CLOCK_50            ; -5.155 ; -5.578 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  SW[7]              ; CLOCK_50            ; -5.028 ; -5.457 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  SW[8]              ; CLOCK_50            ; -5.463 ; -5.870 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
+---------------------+---------------------+--------+--------+------------+-----------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+---------------------+---------------------+--------+--------+------------+------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference              ;
+---------------------+---------------------+--------+--------+------------+------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 14.482 ; 15.151 ; Fall       ; altera_reserved_tck          ;
; ADC_cardAD_SCLK     ; CLOCK_50            ; 7.493  ; 7.640  ; Rise       ; u0|altpll_0|sd1|pll7|clk[0]  ;
; ADC_cardAD_SDIO     ; CLOCK_50            ; 6.895  ; 6.807  ; Rise       ; u0|altpll_0|sd1|pll7|clk[0]  ;
; ADC_cardAIC_SPI_CS  ; CLOCK_50            ; 6.970  ; 7.015  ; Rise       ; u0|altpll_0|sd1|pll7|clk[0]  ;
; LEDG[*]             ; CLOCK_50            ; 10.616 ; 10.636 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0]  ;
;  LEDG[0]            ; CLOCK_50            ; 10.355 ; 10.325 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0]  ;
;  LEDG[1]            ; CLOCK_50            ; 10.616 ; 10.636 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0]  ;
;  LEDG[2]            ; CLOCK_50            ; 8.277  ; 8.400  ; Rise       ; u0|altpll_0|sd1|pll7|clk[0]  ;
;  LEDG[3]            ; CLOCK_50            ; 9.963  ; 9.868  ; Rise       ; u0|altpll_0|sd1|pll7|clk[0]  ;
;  LEDG[4]            ; CLOCK_50            ; 6.652  ; 6.680  ; Rise       ; u0|altpll_0|sd1|pll7|clk[0]  ;
;  LEDG[5]            ; CLOCK_50            ; 7.630  ; 7.775  ; Rise       ; u0|altpll_0|sd1|pll7|clk[0]  ;
;  LEDG[6]            ; CLOCK_50            ; 7.384  ; 7.487  ; Rise       ; u0|altpll_0|sd1|pll7|clk[0]  ;
;  LEDG[7]            ; CLOCK_50            ; 6.522  ; 6.630  ; Rise       ; u0|altpll_0|sd1|pll7|clk[0]  ;
; UART_TXD            ; CLOCK_50            ; 8.015  ; 8.184  ; Rise       ; u0|altpll_0|sd1|pll7|clk[0]  ;
; ADC_cardAIC_XCLK    ; CLOCK_50            ; 3.148  ;        ; Rise       ; u0|clk_12mhz|sd1|pll7|clk[0] ;
; ADC_cardAIC_XCLK    ; CLOCK_50            ;        ; 3.015  ; Fall       ; u0|clk_12mhz|sd1|pll7|clk[0] ;
+---------------------+---------------------+--------+--------+------------+------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+---------------------+---------------------+--------+--------+------------+------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference              ;
+---------------------+---------------------+--------+--------+------------+------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 12.496 ; 13.167 ; Fall       ; altera_reserved_tck          ;
; ADC_cardAD_SCLK     ; CLOCK_50            ; 6.740  ; 6.881  ; Rise       ; u0|altpll_0|sd1|pll7|clk[0]  ;
; ADC_cardAD_SDIO     ; CLOCK_50            ; 6.167  ; 6.081  ; Rise       ; u0|altpll_0|sd1|pll7|clk[0]  ;
; ADC_cardAIC_SPI_CS  ; CLOCK_50            ; 6.240  ; 6.282  ; Rise       ; u0|altpll_0|sd1|pll7|clk[0]  ;
; LEDG[*]             ; CLOCK_50            ; 5.808  ; 5.910  ; Rise       ; u0|altpll_0|sd1|pll7|clk[0]  ;
;  LEDG[0]            ; CLOCK_50            ; 9.488  ; 9.459  ; Rise       ; u0|altpll_0|sd1|pll7|clk[0]  ;
;  LEDG[1]            ; CLOCK_50            ; 9.737  ; 9.756  ; Rise       ; u0|altpll_0|sd1|pll7|clk[0]  ;
;  LEDG[2]            ; CLOCK_50            ; 7.492  ; 7.610  ; Rise       ; u0|altpll_0|sd1|pll7|clk[0]  ;
;  LEDG[3]            ; CLOCK_50            ; 9.111  ; 9.019  ; Rise       ; u0|altpll_0|sd1|pll7|clk[0]  ;
;  LEDG[4]            ; CLOCK_50            ; 5.933  ; 5.958  ; Rise       ; u0|altpll_0|sd1|pll7|clk[0]  ;
;  LEDG[5]            ; CLOCK_50            ; 6.871  ; 7.010  ; Rise       ; u0|altpll_0|sd1|pll7|clk[0]  ;
;  LEDG[6]            ; CLOCK_50            ; 6.631  ; 6.729  ; Rise       ; u0|altpll_0|sd1|pll7|clk[0]  ;
;  LEDG[7]            ; CLOCK_50            ; 5.808  ; 5.910  ; Rise       ; u0|altpll_0|sd1|pll7|clk[0]  ;
; UART_TXD            ; CLOCK_50            ; 7.237  ; 7.403  ; Rise       ; u0|altpll_0|sd1|pll7|clk[0]  ;
; ADC_cardAIC_XCLK    ; CLOCK_50            ; 2.580  ;        ; Rise       ; u0|clk_12mhz|sd1|pll7|clk[0] ;
; ADC_cardAIC_XCLK    ; CLOCK_50            ;        ; 2.452  ; Fall       ; u0|clk_12mhz|sd1|pll7|clk[0] ;
+---------------------+---------------------+--------+--------+------------+------------------------------+


----------------
; MTBF Summary ;
----------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; Source Node                                                                                                                                                                                          ; Synchronization Node                                                                                                                                                                                                                                                                                                                                                 ; Typical MTBF (Years) ; Included in Design MTBF ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                        ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                                          ; Not Calculated       ; Yes                     ;
; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                             ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                                      ; Not Calculated       ; Yes                     ;
; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                    ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                                      ; Not Calculated       ; Yes                     ;
; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                             ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                                      ; Not Calculated       ; Yes                     ;
; UART_RXD                                                                                                                                                                                             ; de2i_150:u0|de2i_150_uart:uart|de2i_150_uart_rx:the_de2i_150_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                                                                                                                      ; Not Calculated       ; Yes                     ;
;                                                                                                                                                                                                      ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_nios2_oci_debug:the_de2i_150_nios2_qsys_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                    ; Not Calculated       ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_sysclk:the_de2i_150_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Not Calculated       ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_sysclk:the_de2i_150_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ; Not Calculated       ; Yes                     ;
; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                    ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                                      ; Not Calculated       ; Yes                     ;
; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                    ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                                      ; Not Calculated       ; Yes                     ;
; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                                          ; Not Calculated       ; Yes                     ;
; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                             ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                                      ; Not Calculated       ; Yes                     ;
; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|hbreak_enabled                                                                                                                                            ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Not Calculated       ; Yes                     ;
; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_nios2_oci_debug:the_de2i_150_nios2_qsys_nios2_oci_debug|monitor_ready ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1       ; Not Calculated       ; Yes                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                         ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                  ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                  ; 4.910          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                     ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                  ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                     ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                         ;                ;              ;                  ;              ;
;  u0|altpll_0|sd1|pll7|clk[0]                                                                                                                                  ;                ; 6.250        ; 160.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                           ;                ;              ;                  ;              ;
;  de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                     ;                ;              ;                  ;              ;
;  de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                ;              ;                  ; 5.197        ;
;  de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                ;              ;                  ; -0.287       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                          ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                             ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                              ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                      ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                      ; 5.365          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                         ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                      ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                         ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                             ;                ;              ;                  ;              ;
;  u0|altpll_0|sd1|pll7|clk[0]                                                                                                                                      ;                ; 6.250        ; 160.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                               ;                ;              ;                  ;              ;
;  de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                         ;                ;              ;                  ;              ;
;  de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                ;              ;                  ; 5.373        ;
;  de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                ;              ;                  ; -0.008       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                          ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                             ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                              ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                      ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                      ; 5.542          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                         ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                      ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                         ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                             ;                ;              ;                  ;              ;
;  u0|altpll_0|sd1|pll7|clk[0]                                                                                                                                      ;                ; 6.250        ; 160.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                               ;                ;              ;                  ;              ;
;  de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                         ;                ;              ;                  ;              ;
;  de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                ;              ;                  ; 5.193        ;
;  de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                ;              ;                  ; 0.349        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                          ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                             ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                              ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                      ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                      ; 6.514          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                         ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                      ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                         ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                             ;                ;              ;                  ;              ;
;  u0|altpll_0|sd1|pll7|clk[0]                                                                                                                                      ;                ; 6.250        ; 160.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                               ;                ;              ;                  ;              ;
;  de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                         ;                ;              ;                  ;              ;
;  de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                ;              ;                  ; 5.375        ;
;  de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                ;              ;                  ; 1.139        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; UART_RXD                                                                                                                        ;
; Synchronization Node    ; de2i_150:u0|de2i_150_uart:uart|de2i_150_uart_rx:the_de2i_150_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 9.945          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 20             ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                ;              ;                  ;              ;
;  Unknown                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                             ;                ;              ;                  ;              ;
;  u0|altpll_0|sd1|pll7|clk[0]                                                                                                      ;                ; 6.250        ; 160.0 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                ;              ;                  ;              ;
;  UART_RXD                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                ;              ;                  ;              ;
;  de2i_150:u0|de2i_150_uart:uart|de2i_150_uart_rx:the_de2i_150_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                ;              ;                  ; 5.376        ;
;  de2i_150:u0|de2i_150_uart:uart|de2i_150_uart_rx:the_de2i_150_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                ;              ;                  ; 4.569        ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                                                   ;
; Synchronization Node    ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_nios2_oci_debug:the_de2i_150_nios2_qsys_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                        ; 10.354         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                           ; 20             ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  u0|altpll_0|sd1|pll7|clk[0]                                                                                                                                                                                                                        ;                ; 6.250        ; 160.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                               ;                ;              ;                  ;              ;
;  u0|altpll_0|sd1|pll7|clk[0]                                                                                                                                                                                                                        ;                ; 6.250        ; 160.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                           ;                ;              ;                  ;              ;
;  de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_nios2_oci_debug:the_de2i_150_nios2_qsys_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                ;              ;                  ; 5.376        ;
;  de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_nios2_oci_debug:the_de2i_150_nios2_qsys_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                ;              ;                  ; 4.978        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                                       ;
; Synchronization Node    ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_sysclk:the_de2i_150_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                                                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                  ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                           ; 10.735         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                              ; 1.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                           ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                   ;                ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  u0|altpll_0|sd1|pll7|clk[0]                                                                                                                                                                                                                                                                                                                                           ;                ; 6.250        ; 160.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                              ;                ;              ;                  ;              ;
;  de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_sysclk:the_de2i_150_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                ;              ;                  ; 5.374        ;
;  de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_sysclk:the_de2i_150_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                ;              ;                  ; 5.361        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                                       ;
; Synchronization Node    ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_sysclk:the_de2i_150_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                                                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                               ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                  ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                   ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                           ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                           ; 10.740         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                              ; 1.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                           ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                   ;                ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  u0|altpll_0|sd1|pll7|clk[0]                                                                                                                                                                                                                                                                                                                                           ;                ; 6.250        ; 160.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                              ;                ;              ;                  ;              ;
;  de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_sysclk:the_de2i_150_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ;                ;              ;                  ; 5.375        ;
;  de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_sysclk:the_de2i_150_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ;                ;              ;                  ; 5.365        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                          ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                             ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                              ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                      ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                      ; 35.906         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                         ; 20             ;              ;                  ;              ;
; Source Clock                                                                                                                                                      ;                ;              ;                  ;              ;
;  u0|altpll_0|sd1|pll7|clk[0]                                                                                                                                      ;                ; 6.250        ; 160.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                             ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                         ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                               ;                ;              ;                  ;              ;
;  de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                         ;                ;              ;                  ;              ;
;  de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                ;              ;                  ; 18.946       ;
;  de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                ;              ;                  ; 16.960       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                          ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                             ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                              ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                      ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                      ; 36.261         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                         ; 20             ;              ;                  ;              ;
; Source Clock                                                                                                                                                      ;                ;              ;                  ;              ;
;  u0|altpll_0|sd1|pll7|clk[0]                                                                                                                                      ;                ; 6.250        ; 160.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                             ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                         ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                               ;                ;              ;                  ;              ;
;  de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                         ;                ;              ;                  ;              ;
;  de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                ;              ;                  ; 18.944       ;
;  de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                ;              ;                  ; 17.317       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                         ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                  ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                  ; 37.103         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                     ; 20             ;              ;                  ;              ;
; Source Clock                                                                                                                                                  ;                ;              ;                  ;              ;
;  u0|altpll_0|sd1|pll7|clk[0]                                                                                                                                  ;                ; 6.250        ; 160.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                         ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                     ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                           ;                ;              ;                  ;              ;
;  de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                     ;                ;              ;                  ;              ;
;  de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                ;              ;                  ; 18.945       ;
;  de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                ;              ;                  ; 18.158       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                          ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                             ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                              ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                      ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                      ; 37.279         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                         ; 20             ;              ;                  ;              ;
; Source Clock                                                                                                                                                      ;                ;              ;                  ;              ;
;  u0|altpll_0|sd1|pll7|clk[0]                                                                                                                                      ;                ; 6.250        ; 160.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                             ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                         ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                               ;                ;              ;                  ;              ;
;  de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                         ;                ;              ;                  ;              ;
;  de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                ;              ;                  ; 19.122       ;
;  de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                ;              ;                  ; 18.157       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|hbreak_enabled                                                                                                                                                                                                                                                                                                      ;
; Synchronization Node    ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                     ; 196.764        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                        ; 20             ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  u0|altpll_0|sd1|pll7|clk[0]                                                                                                                                                                                                                                                                                                                                     ;                ; 6.250        ; 160.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                            ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                             ;                ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                              ;                ;              ;                  ;              ;
;  de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|hbreak_enabled                                                                                                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                ;              ;                  ; 99.108       ;
;  de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                ;              ;                  ; 97.656       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_nios2_oci_debug:the_de2i_150_nios2_qsys_nios2_oci_debug|monitor_ready                                                                                                                                                           ;
; Synchronization Node    ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                            ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                     ; 197.714        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                        ; 20             ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  u0|altpll_0|sd1|pll7|clk[0]                                                                                                                                                                                                                                                                                                                                     ;                ; 6.250        ; 160.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                            ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                             ;                ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                              ;                ;              ;                  ;              ;
;  de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_nios2_oci_debug:the_de2i_150_nios2_qsys_nios2_oci_debug|monitor_ready                                                                                                                                                            ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                ;              ;                  ; 99.125       ;
;  de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                ;              ;                  ; 98.589       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



+----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                          ;
+------------+-----------------+-----------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                  ; Note                                                          ;
+------------+-----------------+-----------------------------+---------------------------------------------------------------+
; 106.21 MHz ; 106.21 MHz      ; u0|altpll_0|sd1|pll7|clk[0] ;                                                               ;
; 158.08 MHz ; 158.08 MHz      ; altera_reserved_tck         ;                                                               ;
; 310.27 MHz ; 250.0 MHz       ; CLOCK_50                    ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+-----------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                   ;
+-----------------------------+--------+---------------+
; Clock                       ; Slack  ; End Point TNS ;
+-----------------------------+--------+---------------+
; u0|altpll_0|sd1|pll7|clk[0] ; -3.165 ; -872.927      ;
; CLOCK_50                    ; 16.777 ; 0.000         ;
; altera_reserved_tck         ; 46.837 ; 0.000         ;
+-----------------------------+--------+---------------+


+-----------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                   ;
+-----------------------------+-------+---------------+
; Clock                       ; Slack ; End Point TNS ;
+-----------------------------+-------+---------------+
; u0|altpll_0|sd1|pll7|clk[0] ; 0.304 ; 0.000         ;
; CLOCK_50                    ; 0.327 ; 0.000         ;
; altera_reserved_tck         ; 0.346 ; 0.000         ;
+-----------------------------+-------+---------------+


+------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                ;
+-----------------------------+--------+---------------+
; Clock                       ; Slack  ; End Point TNS ;
+-----------------------------+--------+---------------+
; u0|altpll_0|sd1|pll7|clk[0] ; -0.271 ; -8.408        ;
; CLOCK_50                    ; 17.691 ; 0.000         ;
; altera_reserved_tck         ; 47.474 ; 0.000         ;
+-----------------------------+--------+---------------+


+-----------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                ;
+-----------------------------+-------+---------------+
; Clock                       ; Slack ; End Point TNS ;
+-----------------------------+-------+---------------+
; CLOCK_50                    ; 0.967 ; 0.000         ;
; altera_reserved_tck         ; 1.057 ; 0.000         ;
; u0|altpll_0|sd1|pll7|clk[0] ; 2.265 ; 0.000         ;
+-----------------------------+-------+---------------+


+------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary     ;
+-----------------------------+--------+---------------+
; Clock                       ; Slack  ; End Point TNS ;
+-----------------------------+--------+---------------+
; u0|altpll_0|sd1|pll7|clk[0] ; 2.250  ; 0.000         ;
; CLOCK_50                    ; 9.770  ; 0.000         ;
; CLOCK2_50                   ; 16.000 ; 0.000         ;
; CLOCK3_50                   ; 16.000 ; 0.000         ;
; altera_reserved_tck         ; 49.733 ; 0.000         ;
+-----------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u0|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                 ;
+--------+-------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                                                                                                 ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; -3.165 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3] ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a78~porta_we_reg  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.133      ; 9.578      ;
; -3.082 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3] ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a165~porta_we_reg ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.138      ; 9.500      ;
; -3.073 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[23]                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.079     ; 9.243      ;
; -3.073 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[7]                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.079     ; 9.243      ;
; -3.073 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[29]                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.079     ; 9.243      ;
; -3.073 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[24]                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.079     ; 9.243      ;
; -3.073 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[25]                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.079     ; 9.243      ;
; -3.073 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[26]                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.079     ; 9.243      ;
; -3.073 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[28]                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.079     ; 9.243      ;
; -3.073 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[21]                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.079     ; 9.243      ;
; -3.073 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[22]                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.079     ; 9.243      ;
; -3.071 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3] ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a164~porta_we_reg ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.167      ; 9.518      ;
; -3.031 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[6] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[23]                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.083     ; 9.197      ;
; -3.031 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[6] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[7]                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.083     ; 9.197      ;
; -3.031 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[6] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[29]                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.083     ; 9.197      ;
; -3.031 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[6] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[24]                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.083     ; 9.197      ;
; -3.031 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[6] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[25]                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.083     ; 9.197      ;
; -3.031 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[6] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[26]                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.083     ; 9.197      ;
; -3.031 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[6] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[28]                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.083     ; 9.197      ;
; -3.031 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[6] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[21]                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.083     ; 9.197      ;
; -3.031 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[6] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[22]                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.083     ; 9.197      ;
; -3.026 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[31]                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.081     ; 9.194      ;
; -3.026 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[30]                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.081     ; 9.194      ;
; -3.015 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[0]                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.078     ; 9.186      ;
; -3.015 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[17]                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.078     ; 9.186      ;
; -3.015 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[18]                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.078     ; 9.186      ;
; -3.015 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[6]                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.078     ; 9.186      ;
; -3.015 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[5]                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.078     ; 9.186      ;
; -3.015 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[3]                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.078     ; 9.186      ;
; -3.015 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[2]                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.078     ; 9.186      ;
; -3.015 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[16]                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.078     ; 9.186      ;
; -3.015 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[19]                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.078     ; 9.186      ;
; -3.015 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[27]                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.078     ; 9.186      ;
; -3.015 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[14]                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.078     ; 9.186      ;
; -3.001 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3] ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a182~porta_we_reg ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.197      ; 9.478      ;
; -2.992 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[8] ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a78~porta_we_reg  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.129      ; 9.401      ;
; -2.990 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3] ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a174~porta_we_reg ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.201      ; 9.471      ;
; -2.990 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[6] ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a78~porta_we_reg  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.129      ; 9.399      ;
; -2.987 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3] ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a41~porta_we_reg  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.162      ; 9.429      ;
; -2.987 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3] ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a40~porta_we_reg  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.155      ; 9.422      ;
; -2.984 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[6] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[31]                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.085     ; 9.148      ;
; -2.984 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[6] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[30]                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.085     ; 9.148      ;
; -2.980 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[4]                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.075     ; 9.154      ;
; -2.980 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[13]                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.075     ; 9.154      ;
; -2.980 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[12]                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.075     ; 9.154      ;
; -2.980 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[20]                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.075     ; 9.154      ;
; -2.980 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[15]                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.075     ; 9.154      ;
; -2.980 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[10]                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.075     ; 9.154      ;
; -2.980 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[9]                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.075     ; 9.154      ;
; -2.980 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[8]                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.075     ; 9.154      ;
; -2.980 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[11]                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.075     ; 9.154      ;
; -2.980 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[1]                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.075     ; 9.154      ;
; -2.978 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[2] ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a78~porta_we_reg  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.133      ; 9.391      ;
; -2.973 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[6] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[0]                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.082     ; 9.140      ;
; -2.973 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[6] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[17]                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.082     ; 9.140      ;
; -2.973 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[6] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[18]                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.082     ; 9.140      ;
; -2.973 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[6] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[6]                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.082     ; 9.140      ;
; -2.973 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[6] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[5]                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.082     ; 9.140      ;
; -2.973 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[6] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[3]                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.082     ; 9.140      ;
; -2.973 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[6] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[2]                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.082     ; 9.140      ;
; -2.973 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[6] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[16]                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.082     ; 9.140      ;
; -2.973 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[6] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[19]                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.082     ; 9.140      ;
; -2.973 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[6] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[27]                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.082     ; 9.140      ;
; -2.973 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[6] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[14]                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.082     ; 9.140      ;
; -2.966 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3] ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a42~porta_we_reg  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.157      ; 9.403      ;
; -2.960 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3] ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a46~porta_we_reg  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.126      ; 9.366      ;
; -2.960 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3] ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a47~porta_we_reg  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.147      ; 9.387      ;
; -2.959 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3] ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a189~porta_we_reg ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.182      ; 9.421      ;
; -2.955 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3] ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a176~porta_we_reg ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.207      ; 9.442      ;
; -2.950 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3] ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a5~porta_we_reg   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.173      ; 9.403      ;
; -2.945 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3] ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a152~porta_we_reg ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.147      ; 9.372      ;
; -2.944 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3] ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a106~porta_we_reg ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.171      ; 9.395      ;
; -2.943 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[8] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[23]                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.083     ; 9.109      ;
; -2.943 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[8] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[7]                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.083     ; 9.109      ;
; -2.943 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[8] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[29]                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.083     ; 9.109      ;
; -2.943 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[8] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[24]                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.083     ; 9.109      ;
; -2.943 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[8] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[25]                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.083     ; 9.109      ;
; -2.943 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[8] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[26]                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.083     ; 9.109      ;
; -2.943 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[8] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[28]                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.083     ; 9.109      ;
; -2.943 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[8] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[21]                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.083     ; 9.109      ;
; -2.943 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[8] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[22]                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.083     ; 9.109      ;
; -2.938 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[6] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[4]                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.079     ; 9.108      ;
; -2.938 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[6] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[13]                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.079     ; 9.108      ;
; -2.938 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[6] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[12]                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.079     ; 9.108      ;
; -2.938 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[6] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[20]                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.079     ; 9.108      ;
; -2.938 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[6] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[15]                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.079     ; 9.108      ;
; -2.938 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[6] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[10]                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.079     ; 9.108      ;
; -2.938 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[6] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[9]                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.079     ; 9.108      ;
; -2.938 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[6] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[8]                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.079     ; 9.108      ;
; -2.938 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[6] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[11]                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.079     ; 9.108      ;
; -2.938 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[6] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_writedata[1]                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.079     ; 9.108      ;
; -2.937 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3] ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a26~porta_we_reg  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.192      ; 9.409      ;
; -2.937 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3] ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a24~porta_we_reg  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.176      ; 9.393      ;
; -2.918 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3] ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a93~porta_we_reg  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.189      ; 9.387      ;
; -2.918 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3] ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a135~porta_we_reg ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.180      ; 9.378      ;
; -2.909 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3] ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a175~porta_we_reg ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.125      ; 9.314      ;
; -2.909 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[8] ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a165~porta_we_reg ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.134      ; 9.323      ;
; -2.908 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3] ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a70~porta_we_reg  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.201      ; 9.389      ;
; -2.907 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[6] ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a165~porta_we_reg ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.134      ; 9.321      ;
; -2.902 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3] ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a91~porta_we_reg  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.198      ; 9.380      ;
+--------+-------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                        ; To Node                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.777 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]                                        ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.478     ; 2.744      ;
; 16.973 ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                               ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[99] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 2.943      ;
; 16.973 ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                               ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 2.943      ;
; 16.973 ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                               ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 2.943      ;
; 16.973 ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                               ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 2.943      ;
; 17.008 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[99]                                        ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.478     ; 2.513      ;
; 17.036 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                            ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 2.880      ;
; 17.036 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                            ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 2.880      ;
; 17.140 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 2.776      ;
; 17.140 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 2.776      ;
; 17.162 ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|waitrequest_reset_override                                                              ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.509     ; 2.328      ;
; 17.195 ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                               ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 2.721      ;
; 17.195 ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                               ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 2.721      ;
; 17.197 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[99]                                    ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.477     ; 2.325      ;
; 17.216 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 2.700      ;
; 17.216 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 2.700      ;
; 17.243 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]                                               ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[99] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 2.673      ;
; 17.243 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]                                               ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 2.673      ;
; 17.243 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]                                               ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 2.673      ;
; 17.243 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]                                               ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 2.673      ;
; 17.264 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                             ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[99] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 2.652      ;
; 17.264 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                             ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 2.652      ;
; 17.264 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                             ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 2.652      ;
; 17.264 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                             ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 2.652      ;
; 17.280 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 2.636      ;
; 17.280 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 2.636      ;
; 17.289 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                            ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 2.627      ;
; 17.289 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                            ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 2.627      ;
; 17.289 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                            ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 2.627      ;
; 17.291 ; de2i_150:u0|altera_merlin_slave_translator:clk_12mhz_pll_slave_translator|read_latency_shift_reg[0]                                                              ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 2.625      ;
; 17.291 ; de2i_150:u0|altera_merlin_slave_translator:clk_12mhz_pll_slave_translator|read_latency_shift_reg[0]                                                              ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 2.625      ;
; 17.291 ; de2i_150:u0|altera_merlin_slave_translator:clk_12mhz_pll_slave_translator|read_latency_shift_reg[0]                                                              ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 2.625      ;
; 17.307 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                            ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 2.609      ;
; 17.313 ; de2i_150:u0|altera_merlin_slave_translator:clk_12mhz_pll_slave_translator|read_latency_shift_reg[0]                                                              ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 2.603      ;
; 17.341 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]                                        ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.478     ; 2.180      ;
; 17.341 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                            ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[99] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 2.575      ;
; 17.341 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                            ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 2.575      ;
; 17.341 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                            ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 2.575      ;
; 17.341 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                            ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 2.575      ;
; 17.354 ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|waitrequest_reset_override                                                              ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.478     ; 2.167      ;
; 17.362 ; de2i_150:u0|altera_merlin_slave_translator:clk_12mhz_pll_slave_translator|read_latency_shift_reg[0]                                                              ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 2.554      ;
; 17.362 ; de2i_150:u0|altera_merlin_slave_translator:clk_12mhz_pll_slave_translator|read_latency_shift_reg[0]                                                              ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 2.554      ;
; 17.364 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                           ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[99] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 2.553      ;
; 17.364 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                           ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 2.553      ;
; 17.364 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                           ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 2.553      ;
; 17.364 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                           ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 2.553      ;
; 17.370 ; de2i_150:u0|altera_merlin_slave_translator:clk_12mhz_pll_slave_translator|read_latency_shift_reg[0]                                                              ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[99] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 2.546      ;
; 17.370 ; de2i_150:u0|altera_merlin_slave_translator:clk_12mhz_pll_slave_translator|read_latency_shift_reg[0]                                                              ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 2.546      ;
; 17.370 ; de2i_150:u0|altera_merlin_slave_translator:clk_12mhz_pll_slave_translator|read_latency_shift_reg[0]                                                              ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 2.546      ;
; 17.370 ; de2i_150:u0|altera_merlin_slave_translator:clk_12mhz_pll_slave_translator|read_latency_shift_reg[0]                                                              ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 2.546      ;
; 17.399 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]                                    ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.477     ; 2.123      ;
; 17.417 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; de2i_150:u0|altera_merlin_slave_translator:clk_12mhz_pll_slave_translator|av_readdata_pre[0]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 2.499      ;
; 17.418 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; de2i_150:u0|de2i_150_clk_12mhz:clk_12mhz|prev_reset                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 2.498      ;
; 17.419 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; de2i_150:u0|altera_merlin_slave_translator:clk_12mhz_pll_slave_translator|av_readdata_pre[1]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 2.497      ;
; 17.421 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]                                        ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 2.495      ;
; 17.450 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 2.466      ;
; 17.453 ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                               ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 2.463      ;
; 17.453 ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                               ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 2.463      ;
; 17.453 ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                               ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 2.463      ;
; 17.462 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]                                               ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 2.454      ;
; 17.462 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]                                               ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 2.454      ;
; 17.471 ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                               ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 2.445      ;
; 17.478 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                              ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[99] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 2.438      ;
; 17.478 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                              ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 2.438      ;
; 17.478 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                              ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 2.438      ;
; 17.478 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                              ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 2.438      ;
; 17.498 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]                                    ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.477     ; 2.024      ;
; 17.507 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                           ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 2.410      ;
; 17.507 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                           ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 2.410      ;
; 17.507 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                           ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 2.410      ;
; 17.518 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]                                              ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[99] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 2.398      ;
; 17.518 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]                                              ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 2.398      ;
; 17.518 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]                                              ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 2.398      ;
; 17.518 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]                                              ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 2.398      ;
; 17.529 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                           ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 2.388      ;
; 17.541 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 2.375      ;
; 17.541 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 2.375      ;
; 17.553 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                              ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 2.363      ;
; 17.553 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                              ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 2.363      ;
; 17.576 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[99]                                    ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.477     ; 1.946      ;
; 17.580 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[99]                                    ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.477     ; 1.942      ;
; 17.592 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                           ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 2.325      ;
; 17.592 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                           ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 2.325      ;
; 17.594 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[99]                                        ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.478     ; 1.927      ;
; 17.603 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 2.313      ;
; 17.610 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]                                        ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.478     ; 1.911      ;
; 17.618 ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|waitrequest_reset_override                                                              ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.509     ; 1.872      ;
; 17.629 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                             ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 2.287      ;
; 17.629 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                             ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 2.287      ;
; 17.648 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 2.268      ;
; 17.648 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 2.268      ;
; 17.648 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 2.268      ;
; 17.649 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]                                              ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 2.267      ;
; 17.649 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]                                              ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 2.267      ;
; 17.655 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 2.261      ;
; 17.678 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[99]                                    ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][99]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.477     ; 1.844      ;
; 17.679 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                             ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 2.237      ;
; 17.679 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                             ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 2.237      ;
; 17.679 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                             ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 2.237      ;
; 17.680 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]                                              ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 2.236      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.837 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.075     ; 3.087      ;
; 46.845 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.075     ; 3.079      ;
; 46.916 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.074     ; 3.009      ;
; 46.960 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.075     ; 2.964      ;
; 46.973 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.083     ; 2.943      ;
; 47.267 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.080     ; 2.652      ;
; 47.275 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.075     ; 2.649      ;
; 47.429 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.080     ; 2.490      ;
; 47.469 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.068     ; 2.462      ;
; 47.526 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.069     ; 2.404      ;
; 47.731 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.063     ; 2.205      ;
; 47.745 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                              ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.068     ; 2.186      ;
; 47.929 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.078     ; 1.992      ;
; 48.025 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.076     ; 1.898      ;
; 48.180 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                           ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.069     ; 1.750      ;
; 48.187 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.085     ; 1.727      ;
; 48.583 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.075     ; 1.341      ;
; 48.852 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                              ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.082     ; 1.065      ;
; 95.771 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.157      ;
; 95.771 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.157      ;
; 95.771 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.157      ;
; 95.771 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.157      ;
; 95.771 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.157      ;
; 95.771 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.157      ;
; 95.771 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.157      ;
; 95.771 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.157      ;
; 95.771 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.157      ;
; 95.771 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.157      ;
; 95.771 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.157      ;
; 95.771 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.157      ;
; 95.862 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.057      ;
; 95.862 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.057      ;
; 96.081 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.845      ;
; 96.081 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.845      ;
; 96.081 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.845      ;
; 96.081 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.845      ;
; 96.081 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.845      ;
; 96.081 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.845      ;
; 96.103 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.808      ;
; 96.103 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.808      ;
; 96.103 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.808      ;
; 96.103 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.808      ;
; 96.103 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.808      ;
; 96.111 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.806      ;
; 96.111 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.806      ;
; 96.111 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.806      ;
; 96.111 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.806      ;
; 96.111 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.806      ;
; 96.147 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.793      ;
; 96.147 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.793      ;
; 96.147 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.793      ;
; 96.147 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.793      ;
; 96.147 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.793      ;
; 96.147 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.793      ;
; 96.147 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.793      ;
; 96.147 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.793      ;
; 96.147 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.793      ;
; 96.147 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.793      ;
; 96.147 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.793      ;
; 96.147 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.793      ;
; 96.212 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.718      ;
; 96.212 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.718      ;
; 96.233 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.678      ;
; 96.233 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.678      ;
; 96.233 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.678      ;
; 96.233 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.678      ;
; 96.233 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 3.678      ;
; 96.240 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.691      ;
; 96.240 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.691      ;
; 96.264 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.675      ;
; 96.264 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.675      ;
; 96.264 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.675      ;
; 96.264 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.675      ;
; 96.264 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.675      ;
; 96.264 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.675      ;
; 96.264 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.675      ;
; 96.264 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.675      ;
; 96.264 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.675      ;
; 96.264 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.675      ;
; 96.264 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.675      ;
; 96.264 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.675      ;
; 96.274 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 3.638      ;
; 96.274 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 3.638      ;
; 96.274 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 3.638      ;
; 96.274 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 3.638      ;
; 96.274 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 3.638      ;
; 96.278 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                           ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.656      ;
; 96.278 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                           ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.656      ;
; 96.278 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                           ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.656      ;
; 96.278 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                           ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.656      ;
; 96.278 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                           ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.656      ;
; 96.278 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                           ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.656      ;
; 96.278 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                           ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.656      ;
; 96.278 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                           ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.656      ;
; 96.278 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                           ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.656      ;
; 96.278 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                           ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.656      ;
; 96.278 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                           ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.656      ;
; 96.278 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                           ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.656      ;
; 96.282 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.636      ;
; 96.282 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.636      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u0|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                          ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.304 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|ic_fill_valid_bits[3]                                                                                                                                     ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_ic_tag_module:de2i_150_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_slh1:auto_generated|ram_block1a0~porta_datain_reg0                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.417      ; 0.922      ;
; 0.308 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_bht_ptr_unfiltered[3]                                                                                                                                   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_bht_module:de2i_150_nios2_qsys_bht|altsyncram:the_altsyncram|altsyncram_f9h1:auto_generated|ram_block1a0~porta_address_reg0                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.408      ; 0.917      ;
; 0.310 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|ic_fill_valid_bits[6]                                                                                                                                     ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_ic_tag_module:de2i_150_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_slh1:auto_generated|ram_block1a0~porta_datain_reg0                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.417      ; 0.928      ;
; 0.312 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|ic_fill_valid_bits[5]                                                                                                                                     ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_ic_tag_module:de2i_150_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_slh1:auto_generated|ram_block1a0~porta_datain_reg0                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.417      ; 0.930      ;
; 0.314 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|ic_fill_valid_bits[0]                                                                                                                                     ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_ic_tag_module:de2i_150_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_slh1:auto_generated|ram_block1a0~porta_datain_reg0                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.417      ; 0.932      ;
; 0.320 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|ic_fill_valid_bits[4]                                                                                                                                     ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_ic_tag_module:de2i_150_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_slh1:auto_generated|ram_block1a0~porta_datain_reg0                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.417      ; 0.938      ;
; 0.328 ; de2i_150:u0|altera_merlin_slave_translator:rightdata_s1_translator|wait_latency_counter[1]                                                                                                           ; de2i_150:u0|altera_merlin_slave_translator:rightdata_s1_translator|wait_latency_counter[1]                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.098      ; 0.597      ;
; 0.328 ; de2i_150:u0|altera_avalon_sc_fifo:rightdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                        ; de2i_150:u0|altera_avalon_sc_fifo:rightdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.098      ; 0.597      ;
; 0.328 ; de2i_150:u0|altera_avalon_sc_fifo:rightdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                        ; de2i_150:u0|altera_avalon_sc_fifo:rightdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.098      ; 0.597      ;
; 0.328 ; de2i_150:u0|altera_avalon_sc_fifo:rightdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                                                        ; de2i_150:u0|altera_avalon_sc_fifo:rightdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.098      ; 0.597      ;
; 0.328 ; de2i_150:u0|altera_merlin_slave_translator:switch4_s1_translator|wait_latency_counter[1]                                                                                                             ; de2i_150:u0|altera_merlin_slave_translator:switch4_s1_translator|wait_latency_counter[1]                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.098      ; 0.597      ;
; 0.328 ; de2i_150:u0|altera_avalon_sc_fifo:switch4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                          ; de2i_150:u0|altera_avalon_sc_fifo:switch4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.098      ; 0.597      ;
; 0.328 ; de2i_150:u0|altera_avalon_sc_fifo:switch4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                          ; de2i_150:u0|altera_avalon_sc_fifo:switch4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.098      ; 0.597      ;
; 0.328 ; de2i_150:u0|altera_avalon_sc_fifo:key0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                             ; de2i_150:u0|altera_avalon_sc_fifo:key0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.098      ; 0.597      ;
; 0.328 ; de2i_150:u0|altera_merlin_slave_translator:key0_s1_translator|wait_latency_counter[1]                                                                                                                ; de2i_150:u0|altera_merlin_slave_translator:key0_s1_translator|wait_latency_counter[1]                                                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.098      ; 0.597      ;
; 0.328 ; de2i_150:u0|altera_avalon_sc_fifo:key0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                             ; de2i_150:u0|altera_avalon_sc_fifo:key0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.098      ; 0.597      ;
; 0.328 ; de2i_150:u0|altera_avalon_sc_fifo:key0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                                                             ; de2i_150:u0|altera_avalon_sc_fifo:key0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.098      ; 0.597      ;
; 0.328 ; de2i_150:u0|altera_avalon_sc_fifo:key0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                              ; de2i_150:u0|altera_avalon_sc_fifo:key0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.098      ; 0.597      ;
; 0.328 ; de2i_150:u0|altera_avalon_sc_fifo:rightdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                         ; de2i_150:u0|altera_avalon_sc_fifo:rightdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.098      ; 0.597      ;
; 0.328 ; de2i_150:u0|altera_avalon_sc_fifo:sclk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                              ; de2i_150:u0|altera_avalon_sc_fifo:sclk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.098      ; 0.597      ;
; 0.328 ; de2i_150:u0|altera_avalon_sc_fifo:switch4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                           ; de2i_150:u0|altera_avalon_sc_fifo:switch4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.098      ; 0.597      ;
; 0.328 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.098      ; 0.597      ;
; 0.328 ; de2i_150:u0|altera_merlin_slave_translator:sclk_s1_translator|wait_latency_counter[1]                                                                                                                ; de2i_150:u0|altera_merlin_slave_translator:sclk_s1_translator|wait_latency_counter[1]                                                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.098      ; 0.597      ;
; 0.328 ; de2i_150:u0|altera_avalon_sc_fifo:sclk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                             ; de2i_150:u0|altera_avalon_sc_fifo:sclk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.098      ; 0.597      ;
; 0.328 ; de2i_150:u0|altera_avalon_sc_fifo:sclk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                             ; de2i_150:u0|altera_avalon_sc_fifo:sclk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.098      ; 0.597      ;
; 0.328 ; de2i_150:u0|altera_merlin_slave_translator:switch5_s1_translator|wait_latency_counter[1]                                                                                                             ; de2i_150:u0|altera_merlin_slave_translator:switch5_s1_translator|wait_latency_counter[1]                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.098      ; 0.597      ;
; 0.328 ; de2i_150:u0|altera_avalon_sc_fifo:switch5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                          ; de2i_150:u0|altera_avalon_sc_fifo:switch5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.098      ; 0.597      ;
; 0.328 ; de2i_150:u0|altera_avalon_sc_fifo:switch5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                          ; de2i_150:u0|altera_avalon_sc_fifo:switch5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.098      ; 0.597      ;
; 0.328 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_read                                                                                                                                                    ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_read                                                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.098      ; 0.597      ;
; 0.328 ; de2i_150:u0|altera_avalon_sc_fifo:switch5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                           ; de2i_150:u0|altera_avalon_sc_fifo:switch5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.098      ; 0.597      ;
; 0.328 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_wb_rd_data_first                                                                                                                                     ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_wb_rd_data_first                                                                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.098      ; 0.597      ;
; 0.329 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_bht_ptr_unfiltered[2]                                                                                                                                   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_bht_module:de2i_150_nios2_qsys_bht|altsyncram:the_altsyncram|altsyncram_f9h1:auto_generated|ram_block1a0~porta_address_reg0                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.408      ; 0.938      ;
; 0.329 ; de2i_150:u0|de2i_150_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                  ; de2i_150:u0|de2i_150_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.097      ; 0.597      ;
; 0.329 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_rd_addr_cnt[1]                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_rd_addr_cnt[1]                                                                                                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.097      ; 0.597      ;
; 0.329 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_rd_addr_cnt[2]                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_rd_addr_cnt[2]                                                                                                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.097      ; 0.597      ;
; 0.330 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[1]                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[1]                                                                                                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.096      ; 0.597      ;
; 0.330 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[2]                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[2]                                                                                                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.096      ; 0.597      ;
; 0.330 ; de2i_150:u0|de2i_150_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                      ; de2i_150:u0|de2i_150_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.096      ; 0.597      ;
; 0.330 ; de2i_150:u0|altera_merlin_traffic_limiter:limiter_001|pending_response_count[1]                                                                                                                      ; de2i_150:u0|altera_merlin_traffic_limiter:limiter_001|pending_response_count[1]                                                                                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.096      ; 0.597      ;
; 0.330 ; de2i_150:u0|altera_merlin_traffic_limiter:limiter_001|pending_response_count[2]                                                                                                                      ; de2i_150:u0|altera_merlin_traffic_limiter:limiter_001|pending_response_count[2]                                                                                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.096      ; 0.597      ;
; 0.330 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_wb_rd_addr_offset[1]                                                                                                                                 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_wb_rd_addr_offset[1]                                                                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.096      ; 0.597      ;
; 0.330 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_wb_rd_addr_offset[2]                                                                                                                                 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_wb_rd_addr_offset[2]                                                                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.096      ; 0.597      ;
; 0.331 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_bht_ptr_unfiltered[5]                                                                                                                                   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_bht_module:de2i_150_nios2_qsys_bht|altsyncram:the_altsyncram|altsyncram_f9h1:auto_generated|ram_block1a0~porta_address_reg0                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.408      ; 0.940      ;
; 0.334 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|de2i_150_jtag_uart_scfifo_w:the_de2i_150_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[0] ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|de2i_150_jtag_uart_scfifo_w:the_de2i_150_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.402      ; 0.937      ;
; 0.336 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|ic_fill_valid_bits[1]                                                                                                                                     ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_ic_tag_module:de2i_150_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_slh1:auto_generated|ram_block1a0~porta_datain_reg0                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.417      ; 0.954      ;
; 0.337 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|de2i_150_jtag_uart_scfifo_r:the_de2i_150_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[5] ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|de2i_150_jtag_uart_scfifo_r:the_de2i_150_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.402      ; 0.940      ;
; 0.338 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|de2i_150_jtag_uart_scfifo_r:the_de2i_150_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[1] ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|de2i_150_jtag_uart_scfifo_r:the_de2i_150_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.402      ; 0.941      ;
; 0.339 ; de2i_150:u0|altera_merlin_slave_translator:rightdata_s1_translator|wait_latency_counter[0]                                                                                                           ; de2i_150:u0|altera_merlin_slave_translator:rightdata_s1_translator|wait_latency_counter[0]                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.098      ; 0.608      ;
; 0.339 ; de2i_150:u0|altera_merlin_slave_translator:switch4_s1_translator|wait_latency_counter[0]                                                                                                             ; de2i_150:u0|altera_merlin_slave_translator:switch4_s1_translator|wait_latency_counter[0]                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.098      ; 0.608      ;
; 0.339 ; de2i_150:u0|altera_merlin_slave_translator:key0_s1_translator|wait_latency_counter[0]                                                                                                                ; de2i_150:u0|altera_merlin_slave_translator:key0_s1_translator|wait_latency_counter[0]                                                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.098      ; 0.608      ;
; 0.339 ; de2i_150:u0|altera_merlin_slave_translator:sclk_s1_translator|wait_latency_counter[0]                                                                                                                ; de2i_150:u0|altera_merlin_slave_translator:sclk_s1_translator|wait_latency_counter[0]                                                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.098      ; 0.608      ;
; 0.339 ; de2i_150:u0|altera_merlin_slave_translator:switch5_s1_translator|wait_latency_counter[0]                                                                                                             ; de2i_150:u0|altera_merlin_slave_translator:switch5_s1_translator|wait_latency_counter[0]                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.098      ; 0.608      ;
; 0.339 ; de2i_150:u0|altera_merlin_slave_translator:uart_s1_translator|wait_latency_counter[0]                                                                                                                ; de2i_150:u0|altera_merlin_slave_translator:uart_s1_translator|wait_latency_counter[0]                                                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.098      ; 0.608      ;
; 0.339 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|de2i_150_jtag_uart_scfifo_w:the_de2i_150_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[2] ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|de2i_150_jtag_uart_scfifo_w:the_de2i_150_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.402      ; 0.942      ;
; 0.340 ; de2i_150:u0|altera_merlin_slave_translator:dout_s1_translator|wait_latency_counter[0]                                                                                                                ; de2i_150:u0|altera_merlin_slave_translator:dout_s1_translator|wait_latency_counter[0]                                                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.097      ; 0.608      ;
; 0.340 ; de2i_150:u0|altera_merlin_slave_translator:switch1_s1_translator|wait_latency_counter[0]                                                                                                             ; de2i_150:u0|altera_merlin_slave_translator:switch1_s1_translator|wait_latency_counter[0]                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.097      ; 0.608      ;
; 0.340 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|de2i_150_jtag_uart_scfifo_r:the_de2i_150_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[0] ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|de2i_150_jtag_uart_scfifo_r:the_de2i_150_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.402      ; 0.943      ;
; 0.340 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_rd_addr_cnt[0]                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_rd_addr_cnt[0]                                                                                                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.097      ; 0.608      ;
; 0.341 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[0]                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[0]                                                                                                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.096      ; 0.608      ;
; 0.341 ; de2i_150:u0|altera_merlin_traffic_limiter:limiter_001|pending_response_count[0]                                                                                                                      ; de2i_150:u0|altera_merlin_traffic_limiter:limiter_001|pending_response_count[0]                                                                                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.096      ; 0.608      ;
; 0.341 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|de2i_150_jtag_uart_scfifo_w:the_de2i_150_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[4] ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|de2i_150_jtag_uart_scfifo_w:the_de2i_150_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.402      ; 0.944      ;
; 0.341 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_wb_rd_addr_offset[0]                                                                                                                                 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_wb_rd_addr_offset[0]                                                                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.096      ; 0.608      ;
; 0.343 ; de2i_150:u0|altera_avalon_sc_fifo:cs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                               ; de2i_150:u0|altera_avalon_sc_fifo:cs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; de2i_150:u0|altera_merlin_slave_translator:cs_s1_translator|wait_latency_counter[1]                                                                                                                  ; de2i_150:u0|altera_merlin_slave_translator:cs_s1_translator|wait_latency_counter[1]                                                                                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; de2i_150:u0|altera_avalon_sc_fifo:cs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                               ; de2i_150:u0|altera_avalon_sc_fifo:cs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; de2i_150:u0|altera_avalon_sc_fifo:cs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                                                               ; de2i_150:u0|altera_avalon_sc_fifo:cs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; de2i_150:u0|altera_avalon_sc_fifo:cs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                                ; de2i_150:u0|altera_avalon_sc_fifo:cs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                        ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 0.597      ;
; 0.344 ; de2i_150:u0|altera_merlin_slave_translator:bclk_out_s1_translator|wait_latency_counter[1]                                                                                                            ; de2i_150:u0|altera_merlin_slave_translator:bclk_out_s1_translator|wait_latency_counter[1]                                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; de2i_150:u0|altera_avalon_sc_fifo:bclk_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                         ; de2i_150:u0|altera_avalon_sc_fifo:bclk_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; de2i_150:u0|altera_avalon_sc_fifo:bclk_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                         ; de2i_150:u0|altera_avalon_sc_fifo:bclk_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; de2i_150:u0|altera_avalon_sc_fifo:bclk_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                                                         ; de2i_150:u0|altera_avalon_sc_fifo:bclk_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                                                                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; de2i_150:u0|altera_merlin_slave_translator:lrcin_s1_translator|wait_latency_counter[1]                                                                                                               ; de2i_150:u0|altera_merlin_slave_translator:lrcin_s1_translator|wait_latency_counter[1]                                                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; de2i_150:u0|altera_avalon_sc_fifo:lrcin_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                            ; de2i_150:u0|altera_avalon_sc_fifo:lrcin_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; de2i_150:u0|altera_avalon_sc_fifo:lrcin_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                            ; de2i_150:u0|altera_avalon_sc_fifo:lrcin_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; de2i_150:u0|altera_avalon_sc_fifo:lrcin_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                                                            ; de2i_150:u0|altera_avalon_sc_fifo:lrcin_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; de2i_150:u0|altera_avalon_sc_fifo:leftsenddata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                     ; de2i_150:u0|altera_avalon_sc_fifo:leftsenddata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; de2i_150:u0|altera_avalon_sc_fifo:leftsenddata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                     ; de2i_150:u0|altera_avalon_sc_fifo:leftsenddata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; de2i_150:u0|altera_avalon_sc_fifo:rightsenddata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                                                    ; de2i_150:u0|altera_avalon_sc_fifo:rightsenddata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; de2i_150:u0|altera_avalon_sc_fifo:key3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                             ; de2i_150:u0|altera_avalon_sc_fifo:key3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; de2i_150:u0|altera_avalon_sc_fifo:key3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                             ; de2i_150:u0|altera_avalon_sc_fifo:key3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; de2i_150:u0|altera_merlin_slave_translator:key3_s1_translator|wait_latency_counter[1]                                                                                                                ; de2i_150:u0|altera_merlin_slave_translator:key3_s1_translator|wait_latency_counter[1]                                                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; de2i_150:u0|altera_avalon_sc_fifo:switch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                                                          ; de2i_150:u0|altera_avalon_sc_fifo:switch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; de2i_150:u0|altera_avalon_sc_fifo:key3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                                                             ; de2i_150:u0|altera_avalon_sc_fifo:key3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; de2i_150:u0|altera_avalon_sc_fifo:switch4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                                                          ; de2i_150:u0|altera_avalon_sc_fifo:switch4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; de2i_150:u0|altera_avalon_sc_fifo:switch3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                          ; de2i_150:u0|altera_avalon_sc_fifo:switch3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; de2i_150:u0|altera_avalon_sc_fifo:switch3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                          ; de2i_150:u0|altera_avalon_sc_fifo:switch3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; de2i_150:u0|altera_avalon_sc_fifo:switch3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                                                          ; de2i_150:u0|altera_avalon_sc_fifo:switch3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; de2i_150:u0|altera_avalon_sc_fifo:switch2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                                                          ; de2i_150:u0|altera_avalon_sc_fifo:switch2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; de2i_150:u0|de2i_150_key0:bclk_in|irq_mask                                                                                                                                                           ; de2i_150:u0|de2i_150_key0:bclk_in|irq_mask                                                                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; de2i_150:u0|de2i_150_key0:bclk_out|irq_mask                                                                                                                                                          ; de2i_150:u0|de2i_150_key0:bclk_out|irq_mask                                                                                                                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; de2i_150:u0|de2i_150_cs:din|data_out                                                                                                                                                                 ; de2i_150:u0|de2i_150_cs:din|data_out                                                                                                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; de2i_150:u0|altera_avalon_sc_fifo:rightsenddata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                     ; de2i_150:u0|altera_avalon_sc_fifo:rightsenddata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; de2i_150:u0|altera_avalon_sc_fifo:bclk_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                          ; de2i_150:u0|altera_avalon_sc_fifo:bclk_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; de2i_150:u0|altera_avalon_sc_fifo:lrcin_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                             ; de2i_150:u0|altera_avalon_sc_fifo:lrcin_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; de2i_150:u0|altera_avalon_sc_fifo:switch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                           ; de2i_150:u0|altera_avalon_sc_fifo:switch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; de2i_150:u0|altera_avalon_sc_fifo:key3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                              ; de2i_150:u0|altera_avalon_sc_fifo:key3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; de2i_150:u0|altera_avalon_sc_fifo:switch3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                           ; de2i_150:u0|altera_avalon_sc_fifo:switch3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; de2i_150:u0|altera_avalon_sc_fifo:switch2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                           ; de2i_150:u0|altera_avalon_sc_fifo:switch2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_wb_wr_active                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_wb_wr_active                                                                                                                                                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 0.597      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                        ; To Node                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.327 ; de2i_150:u0|de2i_150_altpll_0:altpll_0|pfdena_reg                                                                                                                ; de2i_150:u0|de2i_150_altpll_0:altpll_0|pfdena_reg                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 0.597      ;
; 0.328 ; de2i_150:u0|de2i_150_clk_12mhz:clk_12mhz|pfdena_reg                                                                                                              ; de2i_150:u0|de2i_150_clk_12mhz:clk_12mhz|pfdena_reg                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 0.597      ;
; 0.343 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][99]                                               ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][99]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                            ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                            ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                              ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                              ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                              ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                              ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                              ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                               ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                             ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                             ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][99]                                              ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][99]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                             ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.597      ;
; 0.344 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                           ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                           ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                             ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                             ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                              ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.597      ;
; 0.365 ; de2i_150:u0|de2i_150_clk_12mhz:clk_12mhz|de2i_150_clk_12mhz_stdsync_sv6:stdsync2|de2i_150_clk_12mhz_dffpipe_l2c:dffpipe3|dffe4a[0]                               ; de2i_150:u0|de2i_150_clk_12mhz:clk_12mhz|de2i_150_clk_12mhz_stdsync_sv6:stdsync2|de2i_150_clk_12mhz_dffpipe_l2c:dffpipe3|dffe5a[0]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 0.634      ;
; 0.380 ; de2i_150:u0|de2i_150_altpll_0:altpll_0|de2i_150_altpll_0_stdsync_sv6:stdsync2|de2i_150_altpll_0_dffpipe_l2c:dffpipe3|dffe4a[0]                                   ; de2i_150:u0|de2i_150_altpll_0:altpll_0|de2i_150_altpll_0_stdsync_sv6:stdsync2|de2i_150_altpll_0_dffpipe_l2c:dffpipe3|dffe5a[0]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.634      ;
; 0.381 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.635      ;
; 0.382 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                         ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.635      ;
; 0.382 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                         ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.635      ;
; 0.383 ; de2i_150:u0|de2i_150_altpll_0:altpll_0|de2i_150_altpll_0_stdsync_sv6:stdsync2|de2i_150_altpll_0_dffpipe_l2c:dffpipe3|dffe5a[0]                                   ; de2i_150:u0|de2i_150_altpll_0:altpll_0|de2i_150_altpll_0_stdsync_sv6:stdsync2|de2i_150_altpll_0_dffpipe_l2c:dffpipe3|dffe6a[0]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.637      ;
; 0.390 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                           ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.643      ;
; 0.391 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                           ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.644      ;
; 0.393 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]     ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.647      ;
; 0.393 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.647      ;
; 0.497 ; de2i_150:u0|de2i_150_clk_12mhz:clk_12mhz|de2i_150_clk_12mhz_stdsync_sv6:stdsync2|de2i_150_clk_12mhz_dffpipe_l2c:dffpipe3|dffe6a[0]                               ; de2i_150:u0|altera_merlin_slave_translator:clk_12mhz_pll_slave_translator|av_readdata_pre[0]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.751      ;
; 0.538 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.792      ;
; 0.539 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1      ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.793      ;
; 0.539 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.793      ;
; 0.572 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                           ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.825      ;
; 0.573 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                           ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.826      ;
; 0.580 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                             ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.834      ;
; 0.581 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                         ; de2i_150:u0|de2i_150_altpll_0:altpll_0|pfdena_reg                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 0.851      ;
; 0.584 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                     ; de2i_150:u0|de2i_150_clk_12mhz:clk_12mhz|pfdena_reg                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 0.853      ;
; 0.597 ; de2i_150:u0|de2i_150_altpll_0:altpll_0|prev_reset                                                                                                                ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.851      ;
; 0.624 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                            ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.878      ;
; 0.628 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                            ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.882      ;
; 0.640 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                             ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.893      ;
; 0.643 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                              ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.897      ;
; 0.651 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                             ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.904      ;
; 0.656 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                              ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.910      ;
; 0.674 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]     ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.928      ;
; 0.686 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                           ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.939      ;
; 0.697 ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[0]                                                                      ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.951      ;
; 0.706 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]     ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][99]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.960      ;
; 0.715 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; de2i_150:u0|altera_merlin_slave_translator:clk_12mhz_pll_slave_translator|read_latency_shift_reg[0]                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.969      ;
; 0.715 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][99]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.969      ;
; 0.718 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                                              ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.971      ;
; 0.750 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                             ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.003      ;
; 0.751 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                             ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.004      ;
; 0.752 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]     ; de2i_150:u0|de2i_150_altpll_0:altpll_0|pfdena_reg                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.478      ; 1.401      ;
; 0.756 ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                               ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.010      ;
; 0.756 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; de2i_150:u0|de2i_150_clk_12mhz:clk_12mhz|pfdena_reg                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.477      ; 1.404      ;
; 0.759 ; de2i_150:u0|altera_merlin_slave_translator:clk_12mhz_pll_slave_translator|read_latency_shift_reg[0]                                                              ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.012      ;
; 0.762 ; de2i_150:u0|de2i_150_clk_12mhz:clk_12mhz|de2i_150_clk_12mhz_stdsync_sv6:stdsync2|de2i_150_clk_12mhz_dffpipe_l2c:dffpipe3|dffe5a[0]                               ; de2i_150:u0|de2i_150_clk_12mhz:clk_12mhz|de2i_150_clk_12mhz_stdsync_sv6:stdsync2|de2i_150_clk_12mhz_dffpipe_l2c:dffpipe3|dffe6a[0]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.296     ; 0.637      ;
; 0.763 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                              ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.017      ;
; 0.763 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.017      ;
; 0.764 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                              ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.018      ;
; 0.766 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[99]                                        ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.296     ; 0.641      ;
; 0.773 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]                                        ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.296     ; 0.648      ;
; 0.775 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.029      ;
; 0.777 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                             ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][99]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.031      ;
; 0.778 ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                               ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.032      ;
; 0.780 ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                               ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.034      ;
; 0.784 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                           ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.037      ;
; 0.786 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                              ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.040      ;
; 0.788 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                              ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][99]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.042      ;
; 0.788 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                              ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.042      ;
; 0.795 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                             ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.049      ;
; 0.805 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                             ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.059      ;
; 0.808 ; de2i_150:u0|altera_merlin_slave_translator:clk_12mhz_pll_slave_translator|read_latency_shift_reg[0]                                                              ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.061      ;
; 0.823 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                              ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.077      ;
; 0.831 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59]                                        ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.085      ;
; 0.831 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                             ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.084      ;
; 0.832 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                              ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.086      ;
; 0.832 ; de2i_150:u0|de2i_150_altpll_0:altpll_0|de2i_150_altpll_0_stdsync_sv6:stdsync2|de2i_150_altpll_0_dffpipe_l2c:dffpipe3|dffe6a[0]                                   ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.086      ;
; 0.832 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][99]                                              ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.086      ;
; 0.833 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][99]                                               ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.087      ;
; 0.839 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                              ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.093      ;
; 0.843 ; de2i_150:u0|altera_merlin_slave_translator:clk_12mhz_pll_slave_translator|av_readdata_pre[0]                                                                     ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.096      ;
; 0.845 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]     ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.099      ;
; 0.861 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                     ; de2i_150:u0|de2i_150_clk_12mhz:clk_12mhz|prev_reset                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.115      ;
; 0.863 ; de2i_150:u0|de2i_150_clk_12mhz:clk_12mhz|pfdena_reg                                                                                                              ; de2i_150:u0|altera_merlin_slave_translator:clk_12mhz_pll_slave_translator|av_readdata_pre[1]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.296     ; 0.738      ;
; 0.864 ; de2i_150:u0|de2i_150_altpll_0:altpll_0|pfdena_reg                                                                                                                ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[1]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.296     ; 0.739      ;
; 0.876 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                         ; de2i_150:u0|de2i_150_altpll_0:altpll_0|prev_reset                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.296     ; 0.751      ;
; 0.878 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                           ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.131      ;
; 0.879 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                        ; de2i_150:u0|de2i_150_altpll_0:altpll_0|pfdena_reg                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 1.149      ;
; 0.880 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]                                        ; de2i_150:u0|de2i_150_altpll_0:altpll_0|pfdena_reg                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 1.150      ;
; 0.889 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                            ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.143      ;
; 0.890 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                            ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.144      ;
; 0.893 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]                                    ; de2i_150:u0|de2i_150_clk_12mhz:clk_12mhz|pfdena_reg                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 1.162      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[31]                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[7]                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.597      ;
; 0.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                   ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.597      ;
; 0.349 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.597      ;
; 0.357 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.608      ;
; 0.357 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                                           ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.608      ;
; 0.358 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                                           ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.608      ;
; 0.358 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.608      ;
; 0.366 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.617      ;
; 0.367 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 0.634      ;
; 0.374 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 0.641      ;
; 0.374 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.625      ;
; 0.376 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.626      ;
; 0.382 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.632      ;
; 0.383 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.634      ;
; 0.383 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.634      ;
; 0.383 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.634      ;
; 0.383 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.634      ;
; 0.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.634      ;
; 0.383 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                     ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.634      ;
; 0.384 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.635      ;
; 0.384 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.634      ;
; 0.384 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.635      ;
; 0.385 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.636      ;
; 0.385 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.636      ;
; 0.386 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.636      ;
; 0.387 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.637      ;
; 0.388 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.638      ;
; 0.389 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.640      ;
; 0.390 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.640      ;
; 0.391 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.641      ;
; 0.391 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.641      ;
; 0.392 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.642      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.643      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.643      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.643      ;
; 0.394 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.644      ;
; 0.397 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.648      ;
; 0.402 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[24]                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[23]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.653      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.652      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.653      ;
; 0.403 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[37]                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[36]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.654      ;
; 0.403 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.653      ;
; 0.403 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[11]                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[10]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.654      ;
; 0.403 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[22]                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.654      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.654      ;
; 0.403 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                     ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.654      ;
; 0.403 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                     ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.654      ;
; 0.404 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[10]                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[9]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.655      ;
; 0.406 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.656      ;
; 0.406 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.656      ;
; 0.413 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.663      ;
; 0.415 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.665      ;
; 0.494 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.744      ;
; 0.495 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.745      ;
; 0.501 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.752      ;
; 0.501 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.752      ;
; 0.501 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.752      ;
; 0.502 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.753      ;
; 0.503 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.754      ;
; 0.504 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.754      ;
; 0.507 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[5]                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.758      ;
; 0.508 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[30]                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[29]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.759      ;
; 0.508 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[4]                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.759      ;
; 0.510 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[2]                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.761      ;
; 0.512 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[26]                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[25]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.763      ;
; 0.513 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.764      ;
; 0.521 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[21]                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.772      ;
; 0.529 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.779      ;
; 0.534 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.784      ;
; 0.534 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.786      ;
; 0.542 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.793      ;
; 0.542 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.793      ;
; 0.543 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.794      ;
; 0.551 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.801      ;
; 0.552 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.798      ;
; 0.556 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[37]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.807      ;
; 0.557 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                     ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.807      ;
; 0.558 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                     ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.808      ;
; 0.561 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[8]                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.812      ;
; 0.561 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.812      ;
; 0.561 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.812      ;
; 0.563 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.814      ;
; 0.564 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.815      ;
; 0.567 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                     ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.817      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u0|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                   ;
+--------+---------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                     ; To Node                                                                                                                                                          ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; -0.271 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[9]                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 3.125        ; -0.251     ; 3.144      ;
; -0.271 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[25]                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 3.125        ; -0.251     ; 3.144      ;
; -0.271 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[13]                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 3.125        ; -0.251     ; 3.144      ;
; -0.271 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[21]                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 3.125        ; -0.251     ; 3.144      ;
; -0.271 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[5]                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 3.125        ; -0.251     ; 3.144      ;
; -0.271 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[29]                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 3.125        ; -0.251     ; 3.144      ;
; -0.271 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[17]                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 3.125        ; -0.251     ; 3.144      ;
; -0.271 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[1]                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 3.125        ; -0.251     ; 3.144      ;
; -0.260 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[12]                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 3.125        ; -0.234     ; 3.150      ;
; -0.260 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[11]                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 3.125        ; -0.242     ; 3.142      ;
; -0.260 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[27]                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 3.125        ; -0.242     ; 3.142      ;
; -0.260 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[26]                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 3.125        ; -0.236     ; 3.148      ;
; -0.260 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[10]                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 3.125        ; -0.236     ; 3.148      ;
; -0.260 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[8]                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 3.125        ; -0.234     ; 3.150      ;
; -0.260 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[24]                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 3.125        ; -0.234     ; 3.150      ;
; -0.260 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[20]                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 3.125        ; -0.234     ; 3.150      ;
; -0.260 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[4]                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 3.125        ; -0.234     ; 3.150      ;
; -0.260 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[3]                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 3.125        ; -0.242     ; 3.142      ;
; -0.260 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[19]                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 3.125        ; -0.242     ; 3.142      ;
; -0.260 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[28]                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 3.125        ; -0.234     ; 3.150      ;
; -0.260 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[16]                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 3.125        ; -0.234     ; 3.150      ;
; -0.260 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[0]                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 3.125        ; -0.234     ; 3.150      ;
; -0.260 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[18]                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 3.125        ; -0.236     ; 3.148      ;
; -0.260 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[2]                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 3.125        ; -0.236     ; 3.148      ;
; -0.260 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[22]                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 3.125        ; -0.236     ; 3.148      ;
; -0.260 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[6]                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 3.125        ; -0.236     ; 3.148      ;
; -0.260 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[14]                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 3.125        ; -0.236     ; 3.148      ;
; -0.260 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[30]                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 3.125        ; -0.236     ; 3.148      ;
; -0.260 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[23]                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 3.125        ; -0.242     ; 3.142      ;
; -0.260 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[7]                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 3.125        ; -0.242     ; 3.142      ;
; -0.260 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[31]                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 3.125        ; -0.242     ; 3.142      ;
; -0.260 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[15]                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 3.125        ; -0.242     ; 3.142      ;
; 2.815  ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|rdata[7]                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.166      ; 3.532      ;
; 2.815  ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|rdata[6]                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.166      ; 3.532      ;
; 2.815  ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|rdata[5]                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.166      ; 3.532      ;
; 2.815  ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|rdata[4]                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.166      ; 3.532      ;
; 2.815  ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|rdata[3]                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.166      ; 3.532      ;
; 2.815  ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|rdata[2]                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.166      ; 3.532      ;
; 2.815  ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|rdata[1]                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.166      ; 3.532      ;
; 2.815  ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|rdata[0]                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.166      ; 3.532      ;
; 2.817  ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|D_bht_data[1]                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.140      ; 3.504      ;
; 2.817  ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|D_bht_data[0]                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.140      ; 3.504      ;
; 2.944  ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:cs_s1_translator|wait_latency_counter[0]                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.107     ; 3.198      ;
; 2.944  ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:cs_s1_translator|read_latency_shift_reg[0]                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.107     ; 3.198      ;
; 2.944  ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:cs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.107     ; 3.198      ;
; 2.944  ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:cs_s1_translator|wait_latency_counter[1]                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.107     ; 3.198      ;
; 2.944  ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:cs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.107     ; 3.198      ;
; 2.944  ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:cs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.107     ; 3.198      ;
; 2.944  ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:cs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.107     ; 3.198      ;
; 2.944  ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:cs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.107     ; 3.198      ;
; 2.944  ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:cs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.107     ; 3.198      ;
; 2.944  ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.107     ; 3.198      ;
; 2.945  ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.107     ; 3.197      ;
; 2.945  ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.107     ; 3.197      ;
; 2.945  ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:sdin_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.107     ; 3.197      ;
; 2.945  ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:sclk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.107     ; 3.197      ;
; 2.945  ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:switch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.107     ; 3.197      ;
; 2.945  ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:switch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.107     ; 3.197      ;
; 2.945  ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:key2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.107     ; 3.197      ;
; 2.945  ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:key1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.107     ; 3.197      ;
; 2.945  ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:switch3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.107     ; 3.197      ;
; 2.945  ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:switch3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.107     ; 3.197      ;
; 2.945  ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:switch3_s1_translator|read_latency_shift_reg[0]                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.107     ; 3.197      ;
; 2.945  ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:switch3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.107     ; 3.197      ;
; 2.945  ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:switch3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.107     ; 3.197      ;
; 2.945  ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:switch2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.107     ; 3.197      ;
; 2.945  ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:switch2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.107     ; 3.197      ;
; 2.945  ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_readdata_d1[20]                                                                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.124     ; 3.180      ;
; 2.945  ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_uart:uart|de2i_150_uart_rx:the_de2i_150_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.117     ; 3.187      ;
; 2.945  ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_uart:uart|de2i_150_uart_rx:the_de2i_150_uart_rx|baud_rate_counter[7]                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.117     ; 3.187      ;
; 2.945  ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_uart:uart|de2i_150_uart_rx:the_de2i_150_uart_rx|baud_rate_counter[8]                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.117     ; 3.187      ;
; 2.945  ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_uart:uart|de2i_150_uart_rx:the_de2i_150_uart_rx|baud_rate_counter[9]                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.117     ; 3.187      ;
; 2.945  ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_uart:uart|de2i_150_uart_rx:the_de2i_150_uart_rx|baud_rate_counter[10]                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.117     ; 3.187      ;
; 2.945  ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_uart:uart|de2i_150_uart_rx:the_de2i_150_uart_rx|baud_rate_counter[1]                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.117     ; 3.187      ;
; 2.945  ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_uart:uart|de2i_150_uart_rx:the_de2i_150_uart_rx|baud_rate_counter[2]                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.117     ; 3.187      ;
; 2.945  ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_uart:uart|de2i_150_uart_rx:the_de2i_150_uart_rx|baud_rate_counter[0]                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.117     ; 3.187      ;
; 2.945  ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_uart:uart|de2i_150_uart_rx:the_de2i_150_uart_rx|baud_rate_counter[3]                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.117     ; 3.187      ;
; 2.945  ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_uart:uart|de2i_150_uart_rx:the_de2i_150_uart_rx|baud_rate_counter[4]                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.117     ; 3.187      ;
; 2.945  ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_uart:uart|de2i_150_uart_rx:the_de2i_150_uart_rx|baud_rate_counter[5]                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.117     ; 3.187      ;
; 2.945  ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_uart:uart|de2i_150_uart_rx:the_de2i_150_uart_rx|baud_rate_counter[6]                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.117     ; 3.187      ;
; 2.945  ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_uart:uart|de2i_150_uart_rx:the_de2i_150_uart_rx|baud_clk_en                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.117     ; 3.187      ;
; 2.945  ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_leftdata:leftdata|readdata[5]                                                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.119     ; 3.185      ;
; 2.945  ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:leftdata_s1_translator|av_readdata_pre[5]                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.119     ; 3.185      ;
; 2.945  ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:key3_s1_translator|av_readdata_pre[0]                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.107     ; 3.197      ;
; 2.945  ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:key2_s1_translator|av_readdata_pre[0]                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.107     ; 3.197      ;
; 2.945  ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:switch2_s1_translator|av_readdata_pre[0]                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.107     ; 3.197      ;
; 2.945  ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:switch3_s1_translator|av_readdata_pre[0]                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.107     ; 3.197      ;
; 2.945  ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_leftdata:leftdata|readdata[3]                                                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.119     ; 3.185      ;
; 2.945  ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[3]                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.119     ; 3.185      ;
; 2.945  ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_readdata_d1[3]                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.119     ; 3.185      ;
; 2.945  ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|i_readdata_d1[20]                                                                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.124     ; 3.180      ;
; 2.945  ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|i_readdata_d1[3]                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.119     ; 3.185      ;
; 2.945  ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.107     ; 3.197      ;
; 2.945  ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:sclk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.107     ; 3.197      ;
; 2.945  ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:sdin_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.107     ; 3.197      ;
; 2.945  ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:key1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.107     ; 3.197      ;
; 2.945  ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:switch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.107     ; 3.197      ;
; 2.945  ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:switch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.107     ; 3.197      ;
; 2.945  ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:switch3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.107     ; 3.197      ;
; 2.945  ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:switch3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.107     ; 3.197      ;
+--------+---------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                 ; To Node                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.691 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][99]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 2.219      ;
; 17.691 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 2.219      ;
; 17.691 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 2.219      ;
; 17.691 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 2.219      ;
; 17.691 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 2.219      ;
; 17.691 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 2.219      ;
; 17.691 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 2.219      ;
; 17.691 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 2.219      ;
; 17.691 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 2.219      ;
; 17.691 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 2.219      ;
; 17.694 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 2.216      ;
; 17.694 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 2.216      ;
; 17.694 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 2.216      ;
; 17.694 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 2.216      ;
; 17.694 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 2.216      ;
; 17.694 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|de2i_150_altpll_0:altpll_0|de2i_150_altpll_0_stdsync_sv6:stdsync2|de2i_150_altpll_0_dffpipe_l2c:dffpipe3|dffe4a[0]                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 2.216      ;
; 17.694 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|de2i_150_altpll_0:altpll_0|de2i_150_altpll_0_stdsync_sv6:stdsync2|de2i_150_altpll_0_dffpipe_l2c:dffpipe3|dffe5a[0]                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 2.216      ;
; 17.694 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|de2i_150_altpll_0:altpll_0|de2i_150_altpll_0_stdsync_sv6:stdsync2|de2i_150_altpll_0_dffpipe_l2c:dffpipe3|dffe6a[0]                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 2.216      ;
; 17.694 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 2.216      ;
; 17.694 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 2.216      ;
; 17.901 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[99]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 2.009      ;
; 17.901 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 2.009      ;
; 17.901 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 2.009      ;
; 17.901 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 2.009      ;
; 18.130 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 1.780      ;
; 18.130 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 1.780      ;
; 18.130 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 1.780      ;
; 18.130 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[1]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 1.780      ;
; 18.130 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|de2i_150_altpll_0:altpll_0|prev_reset                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 1.780      ;
; 18.130 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 1.780      ;
; 18.130 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 1.780      ;
; 18.172 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 1.745      ;
; 18.172 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 1.745      ;
; 18.172 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_merlin_slave_translator:clk_12mhz_pll_slave_translator|av_readdata_pre[1]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 1.745      ;
; 18.172 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|de2i_150_clk_12mhz:clk_12mhz|de2i_150_clk_12mhz_stdsync_sv6:stdsync2|de2i_150_clk_12mhz_dffpipe_l2c:dffpipe3|dffe6a[0]                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 1.745      ;
; 18.172 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|de2i_150_clk_12mhz:clk_12mhz|prev_reset                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 1.745      ;
; 18.172 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_merlin_slave_translator:clk_12mhz_pll_slave_translator|av_readdata_pre[0]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 1.745      ;
; 18.266 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 1.651      ;
; 18.266 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 1.651      ;
; 18.266 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 1.651      ;
; 18.266 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 1.651      ;
; 18.266 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 1.651      ;
; 18.266 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_merlin_slave_translator:clk_12mhz_pll_slave_translator|read_latency_shift_reg[0]                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 1.651      ;
; 18.266 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][99]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 1.651      ;
; 18.266 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 1.651      ;
; 18.266 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 1.651      ;
; 18.266 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 1.651      ;
; 18.266 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 1.651      ;
; 18.482 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[99]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 1.435      ;
; 18.482 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 1.435      ;
; 18.482 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 1.435      ;
; 18.482 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 1.435      ;
; 18.509 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|waitrequest_reset_override                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.290      ; 1.780      ;
; 18.509 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[99]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.290      ; 1.780      ;
; 18.509 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.290      ; 1.780      ;
; 18.509 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.290      ; 1.780      ;
; 18.509 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.290      ; 1.780      ;
; 18.509 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.290      ; 1.780      ;
; 18.509 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|de2i_150_altpll_0:altpll_0|pfdena_reg                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.290      ; 1.780      ;
; 18.509 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.290      ; 1.780      ;
; 18.509 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 1.408      ;
; 18.509 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 1.408      ;
; 18.509 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 1.408      ;
; 18.509 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 1.408      ;
; 18.509 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 1.408      ;
; 18.509 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 1.408      ;
; 18.509 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 1.408      ;
; 18.509 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 1.408      ;
; 18.551 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.297      ; 1.745      ;
; 18.551 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[99]                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.297      ; 1.745      ;
; 18.551 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59]                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.297      ; 1.745      ;
; 18.551 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.297      ; 1.745      ;
; 18.551 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.297      ; 1.745      ;
; 18.551 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.297      ; 1.745      ;
; 18.551 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|de2i_150_clk_12mhz:clk_12mhz|pfdena_reg                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.297      ; 1.745      ;
; 18.551 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|de2i_150_clk_12mhz:clk_12mhz|de2i_150_clk_12mhz_stdsync_sv6:stdsync2|de2i_150_clk_12mhz_dffpipe_l2c:dffpipe3|dffe4a[0]                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.297      ; 1.745      ;
; 18.551 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|de2i_150_clk_12mhz:clk_12mhz|de2i_150_clk_12mhz_stdsync_sv6:stdsync2|de2i_150_clk_12mhz_dffpipe_l2c:dffpipe3|dffe5a[0]                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.297      ; 1.745      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                             ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.474 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.080     ; 2.445      ;
; 48.520 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.075     ; 1.404      ;
; 48.520 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; -0.075     ; 1.404      ;
; 98.013 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 1.901      ;
; 98.013 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.913      ;
; 98.013 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.913      ;
; 98.013 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.913      ;
; 98.013 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.913      ;
; 98.013 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.913      ;
; 98.013 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.913      ;
; 98.013 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.913      ;
; 98.013 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.913      ;
; 98.013 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.913      ;
; 98.013 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.913      ;
; 98.013 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.913      ;
; 98.013 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 1.901      ;
; 98.013 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 1.901      ;
; 98.013 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 1.901      ;
; 98.013 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 1.901      ;
; 98.013 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 1.901      ;
; 98.013 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 1.901      ;
; 98.032 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 1.881      ;
; 98.032 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 1.881      ;
; 98.032 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 1.881      ;
; 98.032 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 1.881      ;
; 98.042 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.883      ;
; 98.042 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.883      ;
; 98.042 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.883      ;
; 98.042 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.883      ;
; 98.042 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.883      ;
; 98.042 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.883      ;
; 98.042 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.883      ;
; 98.042 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 1.883      ;
; 98.078 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 1.833      ;
; 98.078 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 1.833      ;
; 98.078 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 1.833      ;
; 98.078 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 1.833      ;
; 98.078 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 1.833      ;
; 98.078 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 1.833      ;
; 98.078 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 1.833      ;
; 98.078 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 1.833      ;
; 98.078 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 1.833      ;
; 98.078 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 1.833      ;
; 98.079 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 1.833      ;
; 98.079 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 1.833      ;
; 98.079 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 1.833      ;
; 98.079 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 1.833      ;
; 98.079 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 1.833      ;
; 98.079 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 1.833      ;
; 98.079 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 1.833      ;
; 98.079 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 1.833      ;
; 98.079 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 1.833      ;
; 98.079 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 1.833      ;
; 98.175 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.755      ;
; 98.241 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.681      ;
; 98.241 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.681      ;
; 98.241 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.681      ;
; 98.241 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.681      ;
; 98.241 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.681      ;
; 98.241 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.681      ;
; 98.287 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.635      ;
; 98.287 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.635      ;
; 98.287 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.635      ;
; 98.287 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.635      ;
; 98.287 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.635      ;
; 98.287 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.635      ;
; 98.287 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.635      ;
; 98.287 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.635      ;
; 98.287 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.635      ;
; 98.287 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.635      ;
; 98.460 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.459      ;
; 98.460 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.459      ;
; 98.460 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.459      ;
; 98.460 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.459      ;
; 98.460 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.459      ;
; 98.460 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.459      ;
; 98.460 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.459      ;
; 98.460 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.459      ;
; 98.460 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.459      ;
; 98.460 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.459      ;
; 98.460 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.459      ;
; 98.460 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.459      ;
; 98.517 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.404      ;
; 98.517 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.404      ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                 ; To Node                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.967 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.477      ; 1.615      ;
; 0.967 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[99]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.477      ; 1.615      ;
; 0.967 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.477      ; 1.615      ;
; 0.967 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.477      ; 1.615      ;
; 0.967 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.477      ; 1.615      ;
; 0.967 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.477      ; 1.615      ;
; 0.967 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|de2i_150_clk_12mhz:clk_12mhz|pfdena_reg                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.477      ; 1.615      ;
; 0.967 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|de2i_150_clk_12mhz:clk_12mhz|de2i_150_clk_12mhz_stdsync_sv6:stdsync2|de2i_150_clk_12mhz_dffpipe_l2c:dffpipe3|dffe4a[0]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.477      ; 1.615      ;
; 0.967 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|de2i_150_clk_12mhz:clk_12mhz|de2i_150_clk_12mhz_stdsync_sv6:stdsync2|de2i_150_clk_12mhz_dffpipe_l2c:dffpipe3|dffe5a[0]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.477      ; 1.615      ;
; 0.978 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|waitrequest_reset_override                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.509      ; 1.658      ;
; 0.978 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[99]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.509      ; 1.658      ;
; 0.978 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.509      ; 1.658      ;
; 0.978 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.509      ; 1.658      ;
; 0.978 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.509      ; 1.658      ;
; 0.978 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.509      ; 1.658      ;
; 0.978 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|de2i_150_altpll_0:altpll_0|pfdena_reg                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.509      ; 1.658      ;
; 0.978 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.509      ; 1.658      ;
; 1.056 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.309      ;
; 1.056 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.309      ;
; 1.056 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.309      ;
; 1.056 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.309      ;
; 1.056 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.309      ;
; 1.056 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.309      ;
; 1.056 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.309      ;
; 1.056 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.309      ;
; 1.086 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[99]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.339      ;
; 1.086 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.339      ;
; 1.086 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.339      ;
; 1.086 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.339      ;
; 1.260 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.514      ;
; 1.260 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.514      ;
; 1.260 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.514      ;
; 1.260 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.514      ;
; 1.260 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.514      ;
; 1.260 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_merlin_slave_translator:clk_12mhz_pll_slave_translator|read_latency_shift_reg[0]                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.514      ;
; 1.260 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][99]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.514      ;
; 1.260 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.514      ;
; 1.260 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.514      ;
; 1.260 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.514      ;
; 1.260 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.514      ;
; 1.361 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.615      ;
; 1.361 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.615      ;
; 1.361 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_merlin_slave_translator:clk_12mhz_pll_slave_translator|av_readdata_pre[1]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.615      ;
; 1.361 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|de2i_150_clk_12mhz:clk_12mhz|de2i_150_clk_12mhz_stdsync_sv6:stdsync2|de2i_150_clk_12mhz_dffpipe_l2c:dffpipe3|dffe6a[0]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.615      ;
; 1.361 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|de2i_150_clk_12mhz:clk_12mhz|prev_reset                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.615      ;
; 1.361 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_merlin_slave_translator:clk_12mhz_pll_slave_translator|av_readdata_pre[0]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 1.615      ;
; 1.373 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.114      ; 1.658      ;
; 1.373 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.114      ; 1.658      ;
; 1.373 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.114      ; 1.658      ;
; 1.373 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[1]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.114      ; 1.658      ;
; 1.373 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|de2i_150_altpll_0:altpll_0|prev_reset                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.114      ; 1.658      ;
; 1.373 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.114      ; 1.658      ;
; 1.373 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.114      ; 1.658      ;
; 1.577 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[99]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.114      ; 1.862      ;
; 1.577 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.114      ; 1.862      ;
; 1.577 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.114      ; 1.862      ;
; 1.577 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.114      ; 1.862      ;
; 1.724 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.114      ; 2.009      ;
; 1.724 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.114      ; 2.009      ;
; 1.724 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.114      ; 2.009      ;
; 1.724 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.114      ; 2.009      ;
; 1.724 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.114      ; 2.009      ;
; 1.724 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|de2i_150_altpll_0:altpll_0|de2i_150_altpll_0_stdsync_sv6:stdsync2|de2i_150_altpll_0_dffpipe_l2c:dffpipe3|dffe4a[0]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.114      ; 2.009      ;
; 1.724 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|de2i_150_altpll_0:altpll_0|de2i_150_altpll_0_stdsync_sv6:stdsync2|de2i_150_altpll_0_dffpipe_l2c:dffpipe3|dffe5a[0]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.114      ; 2.009      ;
; 1.724 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|de2i_150_altpll_0:altpll_0|de2i_150_altpll_0_stdsync_sv6:stdsync2|de2i_150_altpll_0_dffpipe_l2c:dffpipe3|dffe6a[0]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.114      ; 2.009      ;
; 1.724 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.114      ; 2.009      ;
; 1.724 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.114      ; 2.009      ;
; 1.728 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][99]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.114      ; 2.013      ;
; 1.728 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.114      ; 2.013      ;
; 1.728 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.114      ; 2.013      ;
; 1.728 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.114      ; 2.013      ;
; 1.728 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.114      ; 2.013      ;
; 1.728 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.114      ; 2.013      ;
; 1.728 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.114      ; 2.013      ;
; 1.728 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.114      ; 2.013      ;
; 1.728 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.114      ; 2.013      ;
; 1.728 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.114      ; 2.013      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                              ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.057  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.309      ;
; 1.057  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.309      ;
; 1.113  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.362      ;
; 1.113  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.362      ;
; 1.113  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.362      ;
; 1.113  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.362      ;
; 1.113  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.362      ;
; 1.113  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.362      ;
; 1.113  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.362      ;
; 1.113  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.362      ;
; 1.113  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.362      ;
; 1.113  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.362      ;
; 1.113  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.362      ;
; 1.113  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.362      ;
; 1.305  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.558      ;
; 1.305  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.558      ;
; 1.305  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.558      ;
; 1.305  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.558      ;
; 1.305  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.558      ;
; 1.305  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.558      ;
; 1.305  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.558      ;
; 1.305  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.558      ;
; 1.305  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.558      ;
; 1.305  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.558      ;
; 1.340  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.594      ;
; 1.340  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.594      ;
; 1.340  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.594      ;
; 1.340  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.594      ;
; 1.340  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.594      ;
; 1.340  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.594      ;
; 1.376  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 1.637      ;
; 1.511  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.755      ;
; 1.511  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.755      ;
; 1.511  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.755      ;
; 1.511  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.755      ;
; 1.511  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.755      ;
; 1.511  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.755      ;
; 1.511  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.755      ;
; 1.511  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.755      ;
; 1.511  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.755      ;
; 1.511  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.755      ;
; 1.513  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.756      ;
; 1.513  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.756      ;
; 1.513  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.756      ;
; 1.513  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.756      ;
; 1.513  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.756      ;
; 1.513  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.756      ;
; 1.513  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.756      ;
; 1.513  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.756      ;
; 1.513  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.756      ;
; 1.513  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.756      ;
; 1.532  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.789      ;
; 1.532  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.789      ;
; 1.532  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.789      ;
; 1.532  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.789      ;
; 1.532  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.789      ;
; 1.532  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.789      ;
; 1.532  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.789      ;
; 1.532  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.789      ;
; 1.551  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.796      ;
; 1.551  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.796      ;
; 1.551  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.796      ;
; 1.551  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.796      ;
; 1.570  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.816      ;
; 1.570  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.816      ;
; 1.570  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.816      ;
; 1.570  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.816      ;
; 1.570  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.816      ;
; 1.570  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.816      ;
; 1.570  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.816      ;
; 1.573  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.831      ;
; 1.573  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.831      ;
; 1.573  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.831      ;
; 1.573  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.831      ;
; 1.573  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.831      ;
; 1.573  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.831      ;
; 1.573  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.831      ;
; 1.573  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.831      ;
; 1.573  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.831      ;
; 1.573  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.831      ;
; 1.573  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.831      ;
; 51.035 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.083      ; 1.309      ;
; 51.035 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.083      ; 1.309      ;
; 52.027 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                               ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.078      ; 2.296      ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u0|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                                                                                   ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 2.265 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_traffic_limiter:limiter_001|last_channel[19]                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.496      ; 2.932      ;
; 2.265 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_traffic_limiter:limiter_001|last_channel[4]                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.496      ; 2.932      ;
; 2.265 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_traffic_limiter:limiter_001|last_dest_id[5]                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.496      ; 2.932      ;
; 2.276 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.489      ; 2.936      ;
; 2.276 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:sclk_s1_translator|wait_latency_counter[1]                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.489      ; 2.936      ;
; 2.276 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:sclk_s1_translator|wait_latency_counter[0]                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.489      ; 2.936      ;
; 2.276 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:sclk_s1_translator|read_latency_shift_reg[0]                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.489      ; 2.936      ;
; 2.276 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:sclk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.489      ; 2.936      ;
; 2.276 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:sclk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.489      ; 2.936      ;
; 2.276 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:rightsenddata_s1_translator|read_latency_shift_reg[0]                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.489      ; 2.936      ;
; 2.276 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:key1_s1_translator|read_latency_shift_reg[0]                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.489      ; 2.936      ;
; 2.276 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_switch0:switch2|d1_data_in                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.489      ; 2.936      ;
; 2.282 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:sclk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.486      ; 2.939      ;
; 2.282 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:switch4_s1_translator|wait_latency_counter[1]                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.486      ; 2.939      ;
; 2.282 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:switch4_s1_translator|read_latency_shift_reg[0]                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.486      ; 2.939      ;
; 2.282 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:switch4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.486      ; 2.939      ;
; 2.282 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:switch4_s1_translator|wait_latency_counter[0]                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.486      ; 2.939      ;
; 2.282 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:switch4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.486      ; 2.939      ;
; 2.282 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:key0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.486      ; 2.939      ;
; 2.282 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:key0_s1_translator|wait_latency_counter[0]                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.486      ; 2.939      ;
; 2.282 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:key0_s1_translator|wait_latency_counter[1]                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.486      ; 2.939      ;
; 2.282 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:key0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.486      ; 2.939      ;
; 2.282 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:key0_s1_translator|read_latency_shift_reg[0]                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.486      ; 2.939      ;
; 2.282 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:key0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.486      ; 2.939      ;
; 2.282 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:key0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.486      ; 2.939      ;
; 2.282 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:switch4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.486      ; 2.939      ;
; 2.285 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:rightdata_s1_translator|wait_latency_counter[0]                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.488      ; 2.944      ;
; 2.285 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:rightdata_s1_translator|wait_latency_counter[1]                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.488      ; 2.944      ;
; 2.285 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:rightdata_s1_translator|read_latency_shift_reg[0]                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.488      ; 2.944      ;
; 2.285 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:rightdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.488      ; 2.944      ;
; 2.285 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:rightdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.488      ; 2.944      ;
; 2.285 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:rightdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.488      ; 2.944      ;
; 2.285 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:rightdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.488      ; 2.944      ;
; 2.285 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:sclk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.488      ; 2.944      ;
; 2.286 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_led:led|data_out[3]                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.475      ; 2.932      ;
; 2.288 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|ic_fill_line[2]                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.452      ; 2.911      ;
; 2.288 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:nios2_qsys_jtag_debug_module_translator|av_readdata_pre[28]                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.452      ; 2.911      ;
; 2.288 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:nios2_qsys_jtag_debug_module_translator|av_readdata_pre[30]                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.452      ; 2.911      ;
; 2.288 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|i_readdata_d1[28]                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.452      ; 2.911      ;
; 2.292 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_cmd_xbar_mux:cmd_xbar_mux|saved_grant[1]                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.460      ; 2.923      ;
; 2.292 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_cmd_xbar_mux:cmd_xbar_mux|saved_grant[0]                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.460      ; 2.923      ;
; 2.292 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_traffic_limiter:limiter_001|last_channel[15]                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.469      ; 2.932      ;
; 2.292 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_traffic_limiter:limiter_001|last_channel[27]                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.469      ; 2.932      ;
; 2.293 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_wb_rd_addr_starting                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.470      ; 2.934      ;
; 2.293 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_wb_rd_data_starting                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.470      ; 2.934      ;
; 2.293 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_wb_rd_data_first                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.470      ; 2.934      ;
; 2.296 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:switch5_s1_translator|wait_latency_counter[1]                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.462      ; 2.929      ;
; 2.296 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:switch5_s1_translator|wait_latency_counter[0]                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.462      ; 2.929      ;
; 2.296 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:switch5_s1_translator|read_latency_shift_reg[0]                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.462      ; 2.929      ;
; 2.296 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:switch5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.462      ; 2.929      ;
; 2.296 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:switch5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.462      ; 2.929      ;
; 2.296 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:switch5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.462      ; 2.929      ;
; 2.303 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_master_agent:nios2_qsys_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.461      ; 2.935      ;
; 2.304 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:uart_s1_translator|wait_latency_counter[0]                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.459      ; 2.934      ;
; 2.304 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_read                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.459      ; 2.934      ;
; 2.305 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_traffic_limiter:limiter_001|last_channel[25]                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.455      ; 2.931      ;
; 2.305 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_traffic_limiter:limiter_001|last_channel[7]                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.455      ; 2.931      ;
; 2.305 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_traffic_limiter:limiter_001|last_channel[6]                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.455      ; 2.931      ;
; 2.306 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:dout_s1_translator|wait_latency_counter[0]                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.459      ; 2.936      ;
; 2.306 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:switch1_s1_translator|wait_latency_counter[0]                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.459      ; 2.936      ;
; 2.306 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.447      ; 2.924      ;
; 2.306 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.447      ; 2.924      ;
; 2.306 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_readdatavalid_d1                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.459      ; 2.936      ;
; 2.306 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_A_dc_line_match_d1                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.433      ; 2.910      ;
; 2.307 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_alu_result[14]                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.438      ; 2.916      ;
; 2.307 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|E_src1[14]                                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.438      ; 2.916      ;
; 2.307 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|E_src1[13]                                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.438      ; 2.916      ;
; 2.307 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|E_src2_reg[14]                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.438      ; 2.916      ;
; 2.307 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_alu_result[13]                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.438      ; 2.916      ;
; 2.307 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mem_baddr[13]                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.438      ; 2.916      ;
; 2.307 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_actual_tag[3]                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.438      ; 2.916      ;
; 2.307 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mem_baddr[14]                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.438      ; 2.916      ;
; 2.308 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_leftsenddata:rightsenddata|data_out[11]                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.442      ; 2.921      ;
; 2.308 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_src2[23]                                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.427      ; 2.906      ;
; 2.308 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_src2[7]                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.427      ; 2.906      ;
; 2.308 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_leftsenddata:rightsenddata|data_out[14]                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.442      ; 2.921      ;
; 2.308 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_led:led|data_out[6]                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.445      ; 2.924      ;
; 2.308 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_leftsenddata:rightsenddata|data_out[10]                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.442      ; 2.921      ;
; 2.308 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_alu_result[9]                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.427      ; 2.906      ;
; 2.308 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_leftsenddata:rightsenddata|data_out[15]                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.442      ; 2.921      ;
; 2.308 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_switch0:switch0|d1_data_in                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.429      ; 2.908      ;
; 2.308 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_switch0:switch0|d2_data_in                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.429      ; 2.908      ;
; 2.308 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_alu_result[7]                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.427      ; 2.906      ;
; 2.308 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mem_stall                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.448      ; 2.927      ;
; 2.311 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_traffic_limiter:limiter_001|last_channel[35]                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.450      ; 2.932      ;
; 2.311 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|E_src2_reg[7]                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.412      ; 2.894      ;
; 2.311 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|E_src2[4]                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.412      ; 2.894      ;
; 2.311 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_traffic_limiter:limiter_001|last_dest_id[0]                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.450      ; 2.932      ;
; 2.312 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_traffic_limiter:limiter_001|last_channel[30]                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.450      ; 2.933      ;
; 2.314 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_actual_tag[0]                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.428      ; 2.913      ;
; 2.314 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_actual_tag[1]                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.428      ; 2.913      ;
; 2.314 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|E_src1[12]                                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.428      ; 2.913      ;
; 2.314 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_alu_result[12]                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.428      ; 2.913      ;
; 2.314 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mem_baddr[12]                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.428      ; 2.913      ;
; 2.314 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|E_src1[11]                                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.428      ; 2.913      ;
; 2.314 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_alu_result[11]                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.428      ; 2.913      ;
; 2.314 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mem_baddr[11]                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.428      ; 2.913      ;
; 2.315 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_traffic_limiter:limiter_001|last_channel[11]                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.447      ; 2.933      ;
; 2.315 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_traffic_limiter:limiter_001|last_channel[10]                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.447      ; 2.933      ;
; 2.315 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_readdata_d1[1]                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.434      ; 2.920      ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u0|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                          ;
+-------+--------------+----------------+------------+-----------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type       ; Clock                       ; Clock Edge ; Target                                                                                                                                                                                                                                           ;
+-------+--------------+----------------+------------+-----------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.250 ; 6.250        ; 4.000          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src1[0]                                                                                                                                                                                         ;
; 2.250 ; 6.250        ; 4.000          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src1[10]                                                                                                                                                                                        ;
; 2.250 ; 6.250        ; 4.000          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src1[11]                                                                                                                                                                                        ;
; 2.250 ; 6.250        ; 4.000          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src1[12]                                                                                                                                                                                        ;
; 2.250 ; 6.250        ; 4.000          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src1[13]                                                                                                                                                                                        ;
; 2.250 ; 6.250        ; 4.000          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src1[14]                                                                                                                                                                                        ;
; 2.250 ; 6.250        ; 4.000          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src1[15]                                                                                                                                                                                        ;
; 2.250 ; 6.250        ; 4.000          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src1[16]                                                                                                                                                                                        ;
; 2.250 ; 6.250        ; 4.000          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src1[17]                                                                                                                                                                                        ;
; 2.250 ; 6.250        ; 4.000          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src1[18]                                                                                                                                                                                        ;
; 2.250 ; 6.250        ; 4.000          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src1[19]                                                                                                                                                                                        ;
; 2.250 ; 6.250        ; 4.000          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src1[1]                                                                                                                                                                                         ;
; 2.250 ; 6.250        ; 4.000          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src1[20]                                                                                                                                                                                        ;
; 2.250 ; 6.250        ; 4.000          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src1[21]                                                                                                                                                                                        ;
; 2.250 ; 6.250        ; 4.000          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src1[22]                                                                                                                                                                                        ;
; 2.250 ; 6.250        ; 4.000          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src1[23]                                                                                                                                                                                        ;
; 2.250 ; 6.250        ; 4.000          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src1[24]                                                                                                                                                                                        ;
; 2.250 ; 6.250        ; 4.000          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src1[25]                                                                                                                                                                                        ;
; 2.250 ; 6.250        ; 4.000          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src1[26]                                                                                                                                                                                        ;
; 2.250 ; 6.250        ; 4.000          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src1[27]                                                                                                                                                                                        ;
; 2.250 ; 6.250        ; 4.000          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src1[28]                                                                                                                                                                                        ;
; 2.250 ; 6.250        ; 4.000          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src1[29]                                                                                                                                                                                        ;
; 2.250 ; 6.250        ; 4.000          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src1[2]                                                                                                                                                                                         ;
; 2.250 ; 6.250        ; 4.000          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src1[30]                                                                                                                                                                                        ;
; 2.250 ; 6.250        ; 4.000          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src1[31]                                                                                                                                                                                        ;
; 2.250 ; 6.250        ; 4.000          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src1[3]                                                                                                                                                                                         ;
; 2.250 ; 6.250        ; 4.000          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src1[4]                                                                                                                                                                                         ;
; 2.250 ; 6.250        ; 4.000          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src1[5]                                                                                                                                                                                         ;
; 2.250 ; 6.250        ; 4.000          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src1[6]                                                                                                                                                                                         ;
; 2.250 ; 6.250        ; 4.000          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src1[7]                                                                                                                                                                                         ;
; 2.250 ; 6.250        ; 4.000          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src1[8]                                                                                                                                                                                         ;
; 2.250 ; 6.250        ; 4.000          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src1[9]                                                                                                                                                                                         ;
; 2.250 ; 6.250        ; 4.000          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src2[0]                                                                                                                                                                                         ;
; 2.250 ; 6.250        ; 4.000          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src2[0]~_Duplicate_1                                                                                                                                                                            ;
; 2.250 ; 6.250        ; 4.000          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src2[10]                                                                                                                                                                                        ;
; 2.250 ; 6.250        ; 4.000          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src2[10]~_Duplicate_1                                                                                                                                                                           ;
; 2.250 ; 6.250        ; 4.000          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src2[11]                                                                                                                                                                                        ;
; 2.250 ; 6.250        ; 4.000          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src2[11]~_Duplicate_1                                                                                                                                                                           ;
; 2.250 ; 6.250        ; 4.000          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src2[12]                                                                                                                                                                                        ;
; 2.250 ; 6.250        ; 4.000          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src2[12]~_Duplicate_1                                                                                                                                                                           ;
; 2.250 ; 6.250        ; 4.000          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src2[13]                                                                                                                                                                                        ;
; 2.250 ; 6.250        ; 4.000          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src2[13]~_Duplicate_1                                                                                                                                                                           ;
; 2.250 ; 6.250        ; 4.000          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src2[14]                                                                                                                                                                                        ;
; 2.250 ; 6.250        ; 4.000          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src2[14]~_Duplicate_1                                                                                                                                                                           ;
; 2.250 ; 6.250        ; 4.000          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src2[15]                                                                                                                                                                                        ;
; 2.250 ; 6.250        ; 4.000          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src2[15]~_Duplicate_1                                                                                                                                                                           ;
; 2.250 ; 6.250        ; 4.000          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src2[1]                                                                                                                                                                                         ;
; 2.250 ; 6.250        ; 4.000          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src2[1]~_Duplicate_1                                                                                                                                                                            ;
; 2.250 ; 6.250        ; 4.000          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src2[2]                                                                                                                                                                                         ;
; 2.250 ; 6.250        ; 4.000          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src2[2]~_Duplicate_1                                                                                                                                                                            ;
; 2.250 ; 6.250        ; 4.000          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src2[3]                                                                                                                                                                                         ;
; 2.250 ; 6.250        ; 4.000          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src2[3]~_Duplicate_1                                                                                                                                                                            ;
; 2.250 ; 6.250        ; 4.000          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src2[4]                                                                                                                                                                                         ;
; 2.250 ; 6.250        ; 4.000          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src2[4]~_Duplicate_1                                                                                                                                                                            ;
; 2.250 ; 6.250        ; 4.000          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src2[5]                                                                                                                                                                                         ;
; 2.250 ; 6.250        ; 4.000          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src2[5]~_Duplicate_1                                                                                                                                                                            ;
; 2.250 ; 6.250        ; 4.000          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src2[6]                                                                                                                                                                                         ;
; 2.250 ; 6.250        ; 4.000          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src2[6]~_Duplicate_1                                                                                                                                                                            ;
; 2.250 ; 6.250        ; 4.000          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src2[7]                                                                                                                                                                                         ;
; 2.250 ; 6.250        ; 4.000          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src2[7]~_Duplicate_1                                                                                                                                                                            ;
; 2.250 ; 6.250        ; 4.000          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src2[8]                                                                                                                                                                                         ;
; 2.250 ; 6.250        ; 4.000          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src2[8]~_Duplicate_1                                                                                                                                                                            ;
; 2.250 ; 6.250        ; 4.000          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src2[9]                                                                                                                                                                                         ;
; 2.250 ; 6.250        ; 4.000          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mul_src2[9]~_Duplicate_1                                                                                                                                                                            ;
; 2.601 ; 6.250        ; 3.649          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                         ;
; 2.601 ; 6.250        ; 3.649          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                         ;
; 2.601 ; 6.250        ; 3.649          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                         ;
; 2.601 ; 6.250        ; 3.649          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                         ;
; 2.601 ; 6.250        ; 3.649          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                         ;
; 2.601 ; 6.250        ; 3.649          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                         ;
; 2.601 ; 6.250        ; 3.649          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                         ;
; 2.601 ; 6.250        ; 3.649          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                         ;
; 2.601 ; 6.250        ; 3.649          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|de2i_150_jtag_uart_scfifo_r:the_de2i_150_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 2.601 ; 6.250        ; 3.649          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|de2i_150_jtag_uart_scfifo_r:the_de2i_150_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; 2.601 ; 6.250        ; 3.649          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|de2i_150_jtag_uart_scfifo_r:the_de2i_150_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_we_reg       ;
; 2.601 ; 6.250        ; 3.649          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|de2i_150_jtag_uart_scfifo_r:the_de2i_150_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 2.601 ; 6.250        ; 3.649          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|de2i_150_jtag_uart_scfifo_w:the_de2i_150_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 2.601 ; 6.250        ; 3.649          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|de2i_150_jtag_uart_scfifo_w:the_de2i_150_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; 2.601 ; 6.250        ; 3.649          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|de2i_150_jtag_uart_scfifo_w:the_de2i_150_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_we_reg       ;
; 2.601 ; 6.250        ; 3.649          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|de2i_150_jtag_uart_scfifo_w:the_de2i_150_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 2.601 ; 6.250        ; 3.649          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|D_bht_data[0]                                                                                                                                                                                         ;
; 2.601 ; 6.250        ; 3.649          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|D_bht_data[1]                                                                                                                                                                                         ;
; 2.601 ; 6.250        ; 3.649          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_bht_module:de2i_150_nios2_qsys_bht|altsyncram:the_altsyncram|altsyncram_f9h1:auto_generated|ram_block1a0~porta_address_reg0                                                       ;
; 2.601 ; 6.250        ; 3.649          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_bht_module:de2i_150_nios2_qsys_bht|altsyncram:the_altsyncram|altsyncram_f9h1:auto_generated|ram_block1a0~porta_datain_reg0                                                        ;
; 2.601 ; 6.250        ; 3.649          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_bht_module:de2i_150_nios2_qsys_bht|altsyncram:the_altsyncram|altsyncram_f9h1:auto_generated|ram_block1a0~porta_we_reg                                                             ;
; 2.601 ; 6.250        ; 3.649          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_bht_module:de2i_150_nios2_qsys_bht|altsyncram:the_altsyncram|altsyncram_f9h1:auto_generated|ram_block1a0~portb_address_reg0                                                       ;
; 2.601 ; 6.250        ; 3.649          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_bht_module:de2i_150_nios2_qsys_bht|altsyncram:the_altsyncram|altsyncram_f9h1:auto_generated|ram_block1a0~portb_re_reg                                                             ;
; 2.601 ; 6.250        ; 3.649          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_dc_data_module:de2i_150_nios2_qsys_dc_data|altsyncram:the_altsyncram|altsyncram_ehf1:auto_generated|ram_block1a0~porta_address_reg0                                               ;
; 2.601 ; 6.250        ; 3.649          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_dc_data_module:de2i_150_nios2_qsys_dc_data|altsyncram:the_altsyncram|altsyncram_ehf1:auto_generated|ram_block1a0~porta_bytena_reg0                                                ;
; 2.601 ; 6.250        ; 3.649          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_dc_data_module:de2i_150_nios2_qsys_dc_data|altsyncram:the_altsyncram|altsyncram_ehf1:auto_generated|ram_block1a0~porta_datain_reg0                                                ;
; 2.601 ; 6.250        ; 3.649          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_dc_data_module:de2i_150_nios2_qsys_dc_data|altsyncram:the_altsyncram|altsyncram_ehf1:auto_generated|ram_block1a0~porta_we_reg                                                     ;
; 2.601 ; 6.250        ; 3.649          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_dc_data_module:de2i_150_nios2_qsys_dc_data|altsyncram:the_altsyncram|altsyncram_ehf1:auto_generated|ram_block1a0~portb_address_reg0                                               ;
; 2.601 ; 6.250        ; 3.649          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_dc_data_module:de2i_150_nios2_qsys_dc_data|altsyncram:the_altsyncram|altsyncram_ehf1:auto_generated|ram_block1a8~porta_address_reg0                                               ;
; 2.601 ; 6.250        ; 3.649          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_dc_data_module:de2i_150_nios2_qsys_dc_data|altsyncram:the_altsyncram|altsyncram_ehf1:auto_generated|ram_block1a8~porta_bytena_reg0                                                ;
; 2.601 ; 6.250        ; 3.649          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_dc_data_module:de2i_150_nios2_qsys_dc_data|altsyncram:the_altsyncram|altsyncram_ehf1:auto_generated|ram_block1a8~porta_datain_reg0                                                ;
; 2.601 ; 6.250        ; 3.649          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_dc_data_module:de2i_150_nios2_qsys_dc_data|altsyncram:the_altsyncram|altsyncram_ehf1:auto_generated|ram_block1a8~porta_we_reg                                                     ;
; 2.601 ; 6.250        ; 3.649          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_dc_data_module:de2i_150_nios2_qsys_dc_data|altsyncram:the_altsyncram|altsyncram_ehf1:auto_generated|ram_block1a8~portb_address_reg0                                               ;
; 2.601 ; 6.250        ; 3.649          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_dc_tag_module:de2i_150_nios2_qsys_dc_tag|altsyncram:the_altsyncram|altsyncram_vtg1:auto_generated|ram_block1a0~porta_address_reg0                                                 ;
; 2.601 ; 6.250        ; 3.649          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_dc_tag_module:de2i_150_nios2_qsys_dc_tag|altsyncram:the_altsyncram|altsyncram_vtg1:auto_generated|ram_block1a0~porta_datain_reg0                                                  ;
; 2.601 ; 6.250        ; 3.649          ; Min Period ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_dc_tag_module:de2i_150_nios2_qsys_dc_tag|altsyncram:the_altsyncram|altsyncram_vtg1:auto_generated|ram_block1a0~porta_we_reg                                                       ;
+-------+--------------+----------------+------------+-----------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                           ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.770 ; 9.956        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                              ;
; 9.770 ; 9.956        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                              ;
; 9.770 ; 9.956        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                              ;
; 9.770 ; 9.956        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                              ;
; 9.770 ; 9.956        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                            ;
; 9.770 ; 9.956        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                            ;
; 9.770 ; 9.956        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                              ;
; 9.770 ; 9.956        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                                               ;
; 9.770 ; 9.956        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]                                               ;
; 9.770 ; 9.956        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                              ;
; 9.770 ; 9.956        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                               ;
; 9.770 ; 9.956        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][99]                                               ;
; 9.770 ; 9.956        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                              ;
; 9.770 ; 9.956        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                              ;
; 9.770 ; 9.956        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;
; 9.770 ; 9.956        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;
; 9.770 ; 9.956        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ;
; 9.770 ; 9.956        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                      ;
; 9.770 ; 9.956        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]                                     ;
; 9.770 ; 9.956        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[99]                                     ;
; 9.770 ; 9.956        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;
; 9.770 ; 9.956        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1      ;
; 9.770 ; 9.956        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]     ;
; 9.770 ; 9.956        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]                                        ;
; 9.770 ; 9.956        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59]                                        ;
; 9.770 ; 9.956        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ;
; 9.770 ; 9.956        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[0]                                                                      ;
; 9.770 ; 9.956        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[1]                                                                      ;
; 9.770 ; 9.956        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                               ;
; 9.770 ; 9.956        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|de2i_150_altpll_0:altpll_0|de2i_150_altpll_0_stdsync_sv6:stdsync2|de2i_150_altpll_0_dffpipe_l2c:dffpipe3|dffe4a[0]                                   ;
; 9.770 ; 9.956        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|de2i_150_altpll_0:altpll_0|de2i_150_altpll_0_stdsync_sv6:stdsync2|de2i_150_altpll_0_dffpipe_l2c:dffpipe3|dffe5a[0]                                   ;
; 9.770 ; 9.956        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|de2i_150_altpll_0:altpll_0|de2i_150_altpll_0_stdsync_sv6:stdsync2|de2i_150_altpll_0_dffpipe_l2c:dffpipe3|dffe6a[0]                                   ;
; 9.770 ; 9.956        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|de2i_150_altpll_0:altpll_0|prev_reset                                                                                                                ;
; 9.773 ; 9.959        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                             ;
; 9.773 ; 9.959        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                             ;
; 9.773 ; 9.959        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                             ;
; 9.773 ; 9.959        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                             ;
; 9.773 ; 9.959        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                           ;
; 9.773 ; 9.959        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                           ;
; 9.773 ; 9.959        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                             ;
; 9.773 ; 9.959        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                                              ;
; 9.773 ; 9.959        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]                                              ;
; 9.773 ; 9.959        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                             ;
; 9.773 ; 9.959        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                              ;
; 9.773 ; 9.959        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][99]                                              ;
; 9.773 ; 9.959        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                             ;
; 9.773 ; 9.959        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                             ;
; 9.773 ; 9.959        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;
; 9.773 ; 9.959        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;
; 9.773 ; 9.959        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                     ;
; 9.773 ; 9.959        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]                                    ;
; 9.773 ; 9.959        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;
; 9.773 ; 9.959        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;
; 9.773 ; 9.959        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;
; 9.773 ; 9.959        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ;
; 9.773 ; 9.959        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                      ;
; 9.773 ; 9.959        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]                                     ;
; 9.773 ; 9.959        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[99]                                     ;
; 9.773 ; 9.959        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;
; 9.773 ; 9.959        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_merlin_slave_translator:clk_12mhz_pll_slave_translator|av_readdata_pre[0]                                                                     ;
; 9.773 ; 9.959        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_merlin_slave_translator:clk_12mhz_pll_slave_translator|av_readdata_pre[1]                                                                     ;
; 9.773 ; 9.959        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_merlin_slave_translator:clk_12mhz_pll_slave_translator|read_latency_shift_reg[0]                                                              ;
; 9.773 ; 9.959        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                         ;
; 9.773 ; 9.959        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                         ;
; 9.773 ; 9.959        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                        ;
; 9.773 ; 9.959        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|de2i_150_clk_12mhz:clk_12mhz|de2i_150_clk_12mhz_stdsync_sv6:stdsync2|de2i_150_clk_12mhz_dffpipe_l2c:dffpipe3|dffe6a[0]                               ;
; 9.773 ; 9.959        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|de2i_150_clk_12mhz:clk_12mhz|prev_reset                                                                                                              ;
; 9.783 ; 9.969        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                         ;
; 9.783 ; 9.969        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                         ;
; 9.783 ; 9.969        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                        ;
; 9.783 ; 9.969        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                        ;
; 9.783 ; 9.969        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]                                        ;
; 9.783 ; 9.969        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[99]                                        ;
; 9.783 ; 9.969        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|waitrequest_reset_override                                                              ;
; 9.783 ; 9.969        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|de2i_150_altpll_0:altpll_0|pfdena_reg                                                                                                                ;
; 9.785 ; 9.971        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                     ;
; 9.785 ; 9.971        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                    ;
; 9.785 ; 9.971        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                    ;
; 9.785 ; 9.971        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]                                    ;
; 9.785 ; 9.971        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59]                                    ;
; 9.785 ; 9.971        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[99]                                    ;
; 9.785 ; 9.971        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|de2i_150_clk_12mhz:clk_12mhz|de2i_150_clk_12mhz_stdsync_sv6:stdsync2|de2i_150_clk_12mhz_dffpipe_l2c:dffpipe3|dffe4a[0]                               ;
; 9.785 ; 9.971        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|de2i_150_clk_12mhz:clk_12mhz|de2i_150_clk_12mhz_stdsync_sv6:stdsync2|de2i_150_clk_12mhz_dffpipe_l2c:dffpipe3|dffe5a[0]                               ;
; 9.785 ; 9.971        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; de2i_150:u0|de2i_150_clk_12mhz:clk_12mhz|pfdena_reg                                                                                                              ;
; 9.805 ; 10.023       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                     ;
; 9.805 ; 10.023       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                    ;
; 9.805 ; 10.023       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                    ;
; 9.805 ; 10.023       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]                                    ;
; 9.805 ; 10.023       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59]                                    ;
; 9.805 ; 10.023       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[99]                                    ;
; 9.805 ; 10.023       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|de2i_150_clk_12mhz:clk_12mhz|de2i_150_clk_12mhz_stdsync_sv6:stdsync2|de2i_150_clk_12mhz_dffpipe_l2c:dffpipe3|dffe4a[0]                               ;
; 9.805 ; 10.023       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|de2i_150_clk_12mhz:clk_12mhz|de2i_150_clk_12mhz_stdsync_sv6:stdsync2|de2i_150_clk_12mhz_dffpipe_l2c:dffpipe3|dffe5a[0]                               ;
; 9.805 ; 10.023       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|de2i_150_clk_12mhz:clk_12mhz|pfdena_reg                                                                                                              ;
; 9.807 ; 10.025       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                         ;
; 9.807 ; 10.025       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                         ;
; 9.807 ; 10.025       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                        ;
; 9.807 ; 10.025       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                        ;
; 9.807 ; 10.025       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]                                        ;
; 9.807 ; 10.025       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[99]                                        ;
; 9.807 ; 10.025       ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|waitrequest_reset_override                                                              ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK2_50 ; Rise       ; CLOCK2_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK3_50 ; Rise       ; CLOCK3_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.733 ; 49.951       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|DRsize.000                                                   ;
; 49.733 ; 49.951       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|DRsize.010                                                   ;
; 49.733 ; 49.951       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|DRsize.100                                                   ;
; 49.742 ; 49.960       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.742 ; 49.960       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.742 ; 49.960       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|ir_out[1]                                                    ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                        ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                        ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                        ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                        ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                        ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                        ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                        ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                        ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                        ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                        ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                                            ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                        ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                                           ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                    ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                 ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                        ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                   ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                     ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[36]                                                       ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[37]                                                       ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                                                                                           ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                                                                                ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                                                ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                                                ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                                                                                ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                                                                              ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                                              ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                                                              ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                                                                                              ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                                                   ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                                                   ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                                                   ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                                                                     ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                                                     ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                                                     ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                                                                                     ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                                                                                                    ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                                                                                                    ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                                                                                                    ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                                                                                                    ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                                                                                     ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                                                                                     ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                                                                     ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                                                                                     ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                                                                     ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                                                     ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                                                                     ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                                                                                     ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                                                                                     ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                                                     ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                                                                                       ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                                                                                       ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                                                                                       ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                                                                                                       ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                                                       ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                                       ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                                                       ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                                                                                                                                 ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                                                                                                                                                                 ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                                                                                                                                                                 ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                                                                                                                                                                                 ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                                                                                 ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                                  ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                                                  ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                                                                                     ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                                                                                                              ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                                                                                              ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                                                                                              ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                                                                                              ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                                                                                              ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                                                                                                              ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                                              ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                                                                                              ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                                                                                              ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                                              ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                                                ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                                                ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                ;
; 49.754 ; 49.972       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                                                    ;
; 49.756 ; 49.974       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                       ;
; 49.756 ; 49.974       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                     ;
; 49.756 ; 49.974       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                                     ;
; 49.756 ; 49.974       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                                     ;
; 49.756 ; 49.974       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                     ;
; 49.756 ; 49.974       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                     ;
; 49.756 ; 49.974       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                     ;
; 49.756 ; 49.974       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                     ;
; 49.756 ; 49.974       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                     ;
; 49.756 ; 49.974       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                     ;
; 49.756 ; 49.974       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                     ;
; 49.756 ; 49.974       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                        ;
; 49.756 ; 49.974       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                          ;
+---------------------+---------------------+-------+-------+------------+-----------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+---------------------+---------------------+-------+-------+------------+-----------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.838 ; 1.889 ; Rise       ; altera_reserved_tck         ;
; altera_reserved_tms ; altera_reserved_tck ; 5.110 ; 5.037 ; Rise       ; altera_reserved_tck         ;
; ADC_cardAIC_DOUT    ; CLOCK_50            ; 6.281 ; 6.627 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
; ADC_cardAIC_LRCIN   ; CLOCK_50            ; 6.609 ; 6.924 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
; ADC_cardAIC_LRCOUT  ; CLOCK_50            ; 6.536 ; 6.840 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
; KEY[*]              ; CLOCK_50            ; 6.935 ; 7.212 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  KEY[0]             ; CLOCK_50            ; 6.708 ; 6.952 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  KEY[1]             ; CLOCK_50            ; 6.756 ; 7.012 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  KEY[2]             ; CLOCK_50            ; 6.935 ; 7.212 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  KEY[3]             ; CLOCK_50            ; 6.533 ; 6.850 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
; SW[*]               ; CLOCK_50            ; 6.564 ; 6.801 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  SW[0]              ; CLOCK_50            ; 6.254 ; 6.571 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  SW[1]              ; CLOCK_50            ; 6.021 ; 6.330 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  SW[2]              ; CLOCK_50            ; 6.564 ; 6.801 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  SW[3]              ; CLOCK_50            ; 6.202 ; 6.559 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  SW[4]              ; CLOCK_50            ; 6.406 ; 6.653 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  SW[5]              ; CLOCK_50            ; 6.288 ; 6.537 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  SW[6]              ; CLOCK_50            ; 5.845 ; 6.122 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  SW[7]              ; CLOCK_50            ; 5.740 ; 6.051 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  SW[8]              ; CLOCK_50            ; 5.750 ; 6.009 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
+---------------------+---------------------+-------+-------+------------+-----------------------------+


+--------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                             ;
+---------------------+---------------------+--------+--------+------------+-----------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference             ;
+---------------------+---------------------+--------+--------+------------+-----------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.794  ; 0.727  ; Rise       ; altera_reserved_tck         ;
; altera_reserved_tms ; altera_reserved_tck ; -0.019 ; -0.095 ; Rise       ; altera_reserved_tck         ;
; ADC_cardAIC_DOUT    ; CLOCK_50            ; -5.404 ; -5.738 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
; ADC_cardAIC_LRCIN   ; CLOCK_50            ; -5.364 ; -5.681 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
; ADC_cardAIC_LRCOUT  ; CLOCK_50            ; -5.050 ; -5.357 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
; KEY[*]              ; CLOCK_50            ; -4.925 ; -5.220 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  KEY[0]             ; CLOCK_50            ; -4.928 ; -5.222 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  KEY[1]             ; CLOCK_50            ; -4.925 ; -5.220 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  KEY[2]             ; CLOCK_50            ; -5.325 ; -5.622 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  KEY[3]             ; CLOCK_50            ; -5.199 ; -5.500 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
; SW[*]               ; CLOCK_50            ; -4.195 ; -4.496 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  SW[0]              ; CLOCK_50            ; -4.801 ; -5.072 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  SW[1]              ; CLOCK_50            ; -4.704 ; -5.000 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  SW[2]              ; CLOCK_50            ; -4.195 ; -4.496 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  SW[3]              ; CLOCK_50            ; -4.888 ; -5.220 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  SW[4]              ; CLOCK_50            ; -4.597 ; -4.884 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  SW[5]              ; CLOCK_50            ; -4.790 ; -5.061 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  SW[6]              ; CLOCK_50            ; -4.542 ; -4.803 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  SW[7]              ; CLOCK_50            ; -4.415 ; -4.708 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  SW[8]              ; CLOCK_50            ; -4.822 ; -5.077 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
+---------------------+---------------------+--------+--------+------------+-----------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+---------------------+---------------------+--------+--------+------------+------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference              ;
+---------------------+---------------------+--------+--------+------------+------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 13.371 ; 13.851 ; Fall       ; altera_reserved_tck          ;
; ADC_cardAD_SCLK     ; CLOCK_50            ; 6.961  ; 6.932  ; Rise       ; u0|altpll_0|sd1|pll7|clk[0]  ;
; ADC_cardAD_SDIO     ; CLOCK_50            ; 6.403  ; 6.188  ; Rise       ; u0|altpll_0|sd1|pll7|clk[0]  ;
; ADC_cardAIC_SPI_CS  ; CLOCK_50            ; 6.475  ; 6.377  ; Rise       ; u0|altpll_0|sd1|pll7|clk[0]  ;
; LEDG[*]             ; CLOCK_50            ; 9.874  ; 9.628  ; Rise       ; u0|altpll_0|sd1|pll7|clk[0]  ;
;  LEDG[0]            ; CLOCK_50            ; 9.623  ; 9.359  ; Rise       ; u0|altpll_0|sd1|pll7|clk[0]  ;
;  LEDG[1]            ; CLOCK_50            ; 9.874  ; 9.628  ; Rise       ; u0|altpll_0|sd1|pll7|clk[0]  ;
;  LEDG[2]            ; CLOCK_50            ; 7.686  ; 7.611  ; Rise       ; u0|altpll_0|sd1|pll7|clk[0]  ;
;  LEDG[3]            ; CLOCK_50            ; 9.264  ; 8.948  ; Rise       ; u0|altpll_0|sd1|pll7|clk[0]  ;
;  LEDG[4]            ; CLOCK_50            ; 6.176  ; 6.068  ; Rise       ; u0|altpll_0|sd1|pll7|clk[0]  ;
;  LEDG[5]            ; CLOCK_50            ; 7.087  ; 7.061  ; Rise       ; u0|altpll_0|sd1|pll7|clk[0]  ;
;  LEDG[6]            ; CLOCK_50            ; 6.838  ; 6.795  ; Rise       ; u0|altpll_0|sd1|pll7|clk[0]  ;
;  LEDG[7]            ; CLOCK_50            ; 6.056  ; 6.029  ; Rise       ; u0|altpll_0|sd1|pll7|clk[0]  ;
; UART_TXD            ; CLOCK_50            ; 7.280  ; 7.626  ; Rise       ; u0|altpll_0|sd1|pll7|clk[0]  ;
; ADC_cardAIC_XCLK    ; CLOCK_50            ; 2.908  ;        ; Rise       ; u0|clk_12mhz|sd1|pll7|clk[0] ;
; ADC_cardAIC_XCLK    ; CLOCK_50            ;        ; 2.759  ; Fall       ; u0|clk_12mhz|sd1|pll7|clk[0] ;
+---------------------+---------------------+--------+--------+------------+------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+---------------------+---------------------+--------+--------+------------+------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference              ;
+---------------------+---------------------+--------+--------+------------+------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 11.425 ; 11.908 ; Fall       ; altera_reserved_tck          ;
; ADC_cardAD_SCLK     ; CLOCK_50            ; 6.272  ; 6.243  ; Rise       ; u0|altpll_0|sd1|pll7|clk[0]  ;
; ADC_cardAD_SDIO     ; CLOCK_50            ; 5.739  ; 5.531  ; Rise       ; u0|altpll_0|sd1|pll7|clk[0]  ;
; ADC_cardAIC_SPI_CS  ; CLOCK_50            ; 5.808  ; 5.713  ; Rise       ; u0|altpll_0|sd1|pll7|clk[0]  ;
; LEDG[*]             ; CLOCK_50            ; 5.404  ; 5.377  ; Rise       ; u0|altpll_0|sd1|pll7|clk[0]  ;
;  LEDG[0]            ; CLOCK_50            ; 8.829  ; 8.574  ; Rise       ; u0|altpll_0|sd1|pll7|clk[0]  ;
;  LEDG[1]            ; CLOCK_50            ; 9.070  ; 8.831  ; Rise       ; u0|altpll_0|sd1|pll7|clk[0]  ;
;  LEDG[2]            ; CLOCK_50            ; 6.969  ; 6.896  ; Rise       ; u0|altpll_0|sd1|pll7|clk[0]  ;
;  LEDG[3]            ; CLOCK_50            ; 8.484  ; 8.179  ; Rise       ; u0|altpll_0|sd1|pll7|clk[0]  ;
;  LEDG[4]            ; CLOCK_50            ; 5.519  ; 5.415  ; Rise       ; u0|altpll_0|sd1|pll7|clk[0]  ;
;  LEDG[5]            ; CLOCK_50            ; 6.394  ; 6.367  ; Rise       ; u0|altpll_0|sd1|pll7|clk[0]  ;
;  LEDG[6]            ; CLOCK_50            ; 6.150  ; 6.109  ; Rise       ; u0|altpll_0|sd1|pll7|clk[0]  ;
;  LEDG[7]            ; CLOCK_50            ; 5.404  ; 5.377  ; Rise       ; u0|altpll_0|sd1|pll7|clk[0]  ;
; UART_TXD            ; CLOCK_50            ; 6.577  ; 6.912  ; Rise       ; u0|altpll_0|sd1|pll7|clk[0]  ;
; ADC_cardAIC_XCLK    ; CLOCK_50            ; 2.391  ;        ; Rise       ; u0|clk_12mhz|sd1|pll7|clk[0] ;
; ADC_cardAIC_XCLK    ; CLOCK_50            ;        ; 2.247  ; Fall       ; u0|clk_12mhz|sd1|pll7|clk[0] ;
+---------------------+---------------------+--------+--------+------------+------------------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 14
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 5.482 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                                                          ; Synchronization Node                                                                                                                                                                                                                                                                                                                                                 ; Typical MTBF (Years)   ; Included in Design MTBF ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                        ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                                          ; Greater than 1 Billion ; Yes                     ;
; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                             ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                                      ; Greater than 1 Billion ; Yes                     ;
; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                    ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                                      ; Greater than 1 Billion ; Yes                     ;
; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                             ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                                      ; Greater than 1 Billion ; Yes                     ;
; UART_RXD                                                                                                                                                                                             ; de2i_150:u0|de2i_150_uart:uart|de2i_150_uart_rx:the_de2i_150_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                                                                                                                      ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                      ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_nios2_oci_debug:the_de2i_150_nios2_qsys_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                    ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_sysclk:the_de2i_150_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_sysclk:the_de2i_150_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ; Greater than 1 Billion ; Yes                     ;
; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                    ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                                      ; Greater than 1 Billion ; Yes                     ;
; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                    ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                                      ; Greater than 1 Billion ; Yes                     ;
; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                                          ; Greater than 1 Billion ; Yes                     ;
; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                             ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                                      ; Greater than 1 Billion ; Yes                     ;
; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|hbreak_enabled                                                                                                                                            ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_nios2_oci_debug:the_de2i_150_nios2_qsys_nios2_oci_debug|monitor_ready ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1       ; Greater than 1 Billion ; Yes                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                  ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                  ; 5.482                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                     ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                  ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                         ;                        ;              ;                  ;              ;
;  u0|altpll_0|sd1|pll7|clk[0]                                                                                                                                  ;                        ; 6.250        ; 160.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                           ;                        ;              ;                  ;              ;
;  de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                     ;                        ;              ;                  ;              ;
;  de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 5.291        ;
;  de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 0.191        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                      ; 5.991                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                         ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                             ;                        ;              ;                  ;              ;
;  u0|altpll_0|sd1|pll7|clk[0]                                                                                                                                      ;                        ; 6.250        ; 160.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                               ;                        ;              ;                  ;              ;
;  de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                         ;                        ;              ;                  ;              ;
;  de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 5.462        ;
;  de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 0.529        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                      ; 6.082                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                         ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                             ;                        ;              ;                  ;              ;
;  u0|altpll_0|sd1|pll7|clk[0]                                                                                                                                      ;                        ; 6.250        ; 160.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                               ;                        ;              ;                  ;              ;
;  de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                         ;                        ;              ;                  ;              ;
;  de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 5.289        ;
;  de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 0.793        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                      ; 6.984                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                         ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                             ;                        ;              ;                  ;              ;
;  u0|altpll_0|sd1|pll7|clk[0]                                                                                                                                      ;                        ; 6.250        ; 160.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                               ;                        ;              ;                  ;              ;
;  de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                         ;                        ;              ;                  ;              ;
;  de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 5.464        ;
;  de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 1.520        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; UART_RXD                                                                                                                        ;
; Synchronization Node    ; de2i_150:u0|de2i_150_uart:uart|de2i_150_uart_rx:the_de2i_150_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 10.182                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 20                     ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  u0|altpll_0|sd1|pll7|clk[0]                                                                                                      ;                        ; 6.250        ; 160.0 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
;  UART_RXD                                                                                                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  de2i_150:u0|de2i_150_uart:uart|de2i_150_uart_rx:the_de2i_150_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 5.465        ;
;  de2i_150:u0|de2i_150_uart:uart|de2i_150_uart_rx:the_de2i_150_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 4.717        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                                                   ;
; Synchronization Node    ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_nios2_oci_debug:the_de2i_150_nios2_qsys_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                        ; 10.530                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                           ; 20                     ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|altpll_0|sd1|pll7|clk[0]                                                                                                                                                                                                                        ;                        ; 6.250        ; 160.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|altpll_0|sd1|pll7|clk[0]                                                                                                                                                                                                                        ;                        ; 6.250        ; 160.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_nios2_oci_debug:the_de2i_150_nios2_qsys_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 5.466        ;
;  de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_nios2_oci_debug:the_de2i_150_nios2_qsys_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 5.064        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                                       ;
; Synchronization Node    ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_sysclk:the_de2i_150_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                           ; 10.916                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                              ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                   ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u0|altpll_0|sd1|pll7|clk[0]                                                                                                                                                                                                                                                                                                                                           ;                        ; 6.250        ; 160.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_sysclk:the_de2i_150_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 5.464        ;
;  de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_sysclk:the_de2i_150_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 5.452        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                                       ;
; Synchronization Node    ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_sysclk:the_de2i_150_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                           ; 10.922                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                              ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                   ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u0|altpll_0|sd1|pll7|clk[0]                                                                                                                                                                                                                                                                                                                                           ;                        ; 6.250        ; 160.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_sysclk:the_de2i_150_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ;                        ;              ;                  ; 5.466        ;
;  de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_sysclk:the_de2i_150_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ;                        ;              ;                  ; 5.456        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                      ; 36.257                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                         ; 20                     ;              ;                  ;              ;
; Source Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  u0|altpll_0|sd1|pll7|clk[0]                                                                                                                                      ;                        ; 6.250        ; 160.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                             ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                               ;                        ;              ;                  ;              ;
;  de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                         ;                        ;              ;                  ;              ;
;  de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 19.041       ;
;  de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 17.216       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                      ; 36.581                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                         ; 20                     ;              ;                  ;              ;
; Source Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  u0|altpll_0|sd1|pll7|clk[0]                                                                                                                                      ;                        ; 6.250        ; 160.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                             ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                               ;                        ;              ;                  ;              ;
;  de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                         ;                        ;              ;                  ;              ;
;  de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 19.040       ;
;  de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 17.541       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                  ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                  ; 37.345                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                     ; 20                     ;              ;                  ;              ;
; Source Clock                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u0|altpll_0|sd1|pll7|clk[0]                                                                                                                                  ;                        ; 6.250        ; 160.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                         ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                           ;                        ;              ;                  ;              ;
;  de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                     ;                        ;              ;                  ;              ;
;  de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 19.040       ;
;  de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 18.305       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                      ; 37.517                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                         ; 20                     ;              ;                  ;              ;
; Source Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  u0|altpll_0|sd1|pll7|clk[0]                                                                                                                                      ;                        ; 6.250        ; 160.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                             ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                               ;                        ;              ;                  ;              ;
;  de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                         ;                        ;              ;                  ;              ;
;  de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 19.213       ;
;  de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 18.304       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|hbreak_enabled                                                                                                                                                                                                                                                                                                      ;
; Synchronization Node    ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                     ; 197.067                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                        ; 20                     ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  u0|altpll_0|sd1|pll7|clk[0]                                                                                                                                                                                                                                                                                                                                     ;                        ; 6.250        ; 160.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                             ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|hbreak_enabled                                                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.202       ;
;  de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 97.865       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_nios2_oci_debug:the_de2i_150_nios2_qsys_nios2_oci_debug|monitor_ready                                                                                                                                                           ;
; Synchronization Node    ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                     ; 197.941                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                        ; 20                     ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  u0|altpll_0|sd1|pll7|clk[0]                                                                                                                                                                                                                                                                                                                                     ;                        ; 6.250        ; 160.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                             ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_nios2_oci_debug:the_de2i_150_nios2_qsys_nios2_oci_debug|monitor_ready                                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 99.218       ;
;  de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 98.723       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                   ;
+-----------------------------+--------+---------------+
; Clock                       ; Slack  ; End Point TNS ;
+-----------------------------+--------+---------------+
; u0|altpll_0|sd1|pll7|clk[0] ; 1.003  ; 0.000         ;
; CLOCK_50                    ; 18.231 ; 0.000         ;
; altera_reserved_tck         ; 48.685 ; 0.000         ;
+-----------------------------+--------+---------------+


+-----------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                   ;
+-----------------------------+-------+---------------+
; Clock                       ; Slack ; End Point TNS ;
+-----------------------------+-------+---------------+
; u0|altpll_0|sd1|pll7|clk[0] ; 0.111 ; 0.000         ;
; CLOCK_50                    ; 0.166 ; 0.000         ;
; altera_reserved_tck         ; 0.175 ; 0.000         ;
+-----------------------------+-------+---------------+


+------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                ;
+-----------------------------+--------+---------------+
; Clock                       ; Slack  ; End Point TNS ;
+-----------------------------+--------+---------------+
; u0|altpll_0|sd1|pll7|clk[0] ; 1.175  ; 0.000         ;
; CLOCK_50                    ; 18.695 ; 0.000         ;
; altera_reserved_tck         ; 48.895 ; 0.000         ;
+-----------------------------+--------+---------------+


+-----------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                ;
+-----------------------------+-------+---------------+
; Clock                       ; Slack ; End Point TNS ;
+-----------------------------+-------+---------------+
; CLOCK_50                    ; 0.492 ; 0.000         ;
; altera_reserved_tck         ; 0.552 ; 0.000         ;
; u0|altpll_0|sd1|pll7|clk[0] ; 1.409 ; 0.000         ;
+-----------------------------+-------+---------------+


+------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary     ;
+-----------------------------+--------+---------------+
; Clock                       ; Slack  ; End Point TNS ;
+-----------------------------+--------+---------------+
; u0|altpll_0|sd1|pll7|clk[0] ; 2.864  ; 0.000         ;
; CLOCK_50                    ; 9.290  ; 0.000         ;
; CLOCK2_50                   ; 16.000 ; 0.000         ;
; CLOCK3_50                   ; 16.000 ; 0.000         ;
; altera_reserved_tck         ; 49.434 ; 0.000         ;
+-----------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u0|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                          ; To Node                                                                                                                                 ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 1.003 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3]  ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a78~porta_we_reg  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.031      ; 5.287      ;
; 1.051 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3]  ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a165~porta_we_reg ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.036      ; 5.244      ;
; 1.073 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3]  ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a40~porta_we_reg  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.052      ; 5.238      ;
; 1.086 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3]  ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a164~porta_we_reg ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.066      ; 5.239      ;
; 1.093 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3]  ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a176~porta_we_reg ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.100      ; 5.266      ;
; 1.095 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3]  ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a46~porta_we_reg  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.024      ; 5.188      ;
; 1.098 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3]  ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a182~porta_we_reg ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.095      ; 5.256      ;
; 1.100 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3]  ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a47~porta_we_reg  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.045      ; 5.204      ;
; 1.102 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3]  ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a41~porta_we_reg  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.059      ; 5.216      ;
; 1.107 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3]  ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a189~porta_we_reg ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.079      ; 5.231      ;
; 1.108 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3]  ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a174~porta_we_reg ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.098      ; 5.249      ;
; 1.111 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[6]  ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a78~porta_we_reg  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.027      ; 5.175      ;
; 1.112 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3]  ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a42~porta_we_reg  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.052      ; 5.199      ;
; 1.119 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[2]  ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a78~porta_we_reg  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.031      ; 5.171      ;
; 1.120 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3]  ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a106~porta_we_reg ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.059      ; 5.198      ;
; 1.127 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3]  ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a135~porta_we_reg ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.076      ; 5.208      ;
; 1.129 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3]  ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a5~porta_we_reg   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.071      ; 5.201      ;
; 1.139 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3]  ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a26~porta_we_reg  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.088      ; 5.208      ;
; 1.143 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3]  ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a152~porta_we_reg ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.035      ; 5.151      ;
; 1.146 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3]  ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a24~porta_we_reg  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.064      ; 5.177      ;
; 1.154 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3]  ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a93~porta_we_reg  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.086      ; 5.191      ;
; 1.155 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3]  ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a175~porta_we_reg ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.023      ; 5.127      ;
; 1.158 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3]  ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a33~porta_we_reg  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.071      ; 5.172      ;
; 1.159 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3]  ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a70~porta_we_reg  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.097      ; 5.197      ;
; 1.159 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3]  ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a105~porta_we_reg ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.067      ; 5.167      ;
; 1.159 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[6]  ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a165~porta_we_reg ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.032      ; 5.132      ;
; 1.164 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3]  ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a124~porta_we_reg ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.035      ; 5.130      ;
; 1.164 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3]  ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a8~porta_we_reg   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.027      ; 5.122      ;
; 1.165 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3]  ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a134~porta_we_reg ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.099      ; 5.193      ;
; 1.167 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[2]  ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a165~porta_we_reg ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.036      ; 5.128      ;
; 1.168 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3]  ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a148~porta_we_reg ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.056      ; 5.147      ;
; 1.168 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3]  ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a68~porta_we_reg  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.084      ; 5.175      ;
; 1.169 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3]  ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a4~porta_we_reg   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.080      ; 5.170      ;
; 1.170 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[4]  ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a78~porta_we_reg  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.031      ; 5.120      ;
; 1.176 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3]  ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a67~porta_we_reg  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.087      ; 5.170      ;
; 1.179 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3]  ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a75~porta_we_reg  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.052      ; 5.132      ;
; 1.180 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3]  ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a91~porta_we_reg  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.094      ; 5.173      ;
; 1.181 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[6]  ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a40~porta_we_reg  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.048      ; 5.126      ;
; 1.183 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3]  ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a131~porta_we_reg ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.096      ; 5.172      ;
; 1.184 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3]  ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a143~porta_we_reg ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.013      ; 5.088      ;
; 1.185 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3]  ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a188~porta_we_reg ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.044      ; 5.118      ;
; 1.186 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3]  ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a157~porta_we_reg ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.075      ; 5.148      ;
; 1.189 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[8]  ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a78~porta_we_reg  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.027      ; 5.097      ;
; 1.189 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[2]  ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a40~porta_we_reg  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.052      ; 5.122      ;
; 1.190 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3]  ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a155~porta_we_reg ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.098      ; 5.167      ;
; 1.191 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3]  ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a71~porta_we_reg  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.090      ; 5.158      ;
; 1.192 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3]  ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a100~porta_we_reg ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.058      ; 5.125      ;
; 1.193 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3]  ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a129~porta_we_reg ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.063      ; 5.129      ;
; 1.194 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[6]  ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a164~porta_we_reg ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.062      ; 5.127      ;
; 1.196 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3]  ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a84~porta_we_reg  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.060      ; 5.123      ;
; 1.197 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3]  ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a138~porta_we_reg ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.050      ; 5.112      ;
; 1.199 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3]  ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a136~porta_we_reg ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.036      ; 5.096      ;
; 1.201 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[6]  ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a176~porta_we_reg ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.096      ; 5.154      ;
; 1.202 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3]  ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a3~porta_we_reg   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.092      ; 5.149      ;
; 1.202 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[2]  ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a164~porta_we_reg ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.066      ; 5.123      ;
; 1.202 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3]  ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a10~porta_we_reg  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.044      ; 5.101      ;
; 1.203 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[6]  ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a46~porta_we_reg  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.020      ; 5.076      ;
; 1.205 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3]  ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a44~porta_we_reg  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.104      ; 5.158      ;
; 1.206 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3]  ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a137~porta_we_reg ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.045      ; 5.098      ;
; 1.206 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[6]  ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a182~porta_we_reg ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.091      ; 5.144      ;
; 1.206 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3]  ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a56~porta_we_reg  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.076      ; 5.129      ;
; 1.208 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[6]  ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a47~porta_we_reg  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.041      ; 5.092      ;
; 1.209 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3]  ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a36~porta_we_reg  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.085      ; 5.135      ;
; 1.209 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[2]  ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a176~porta_we_reg ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.100      ; 5.150      ;
; 1.210 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[0]  ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a78~porta_we_reg  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.027      ; 5.076      ;
; 1.210 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[6]  ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a41~porta_we_reg  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.055      ; 5.104      ;
; 1.211 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[2]  ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a46~porta_we_reg  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.024      ; 5.072      ;
; 1.214 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3]  ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a154~porta_we_reg ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.097      ; 5.142      ;
; 1.214 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[2]  ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a182~porta_we_reg ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.095      ; 5.140      ;
; 1.215 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3]  ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a99~porta_we_reg  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.100      ; 5.144      ;
; 1.215 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[6]  ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a189~porta_we_reg ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.075      ; 5.119      ;
; 1.216 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3]  ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a61~porta_we_reg  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.097      ; 5.140      ;
; 1.216 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3]  ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a90~porta_we_reg  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.108      ; 5.151      ;
; 1.216 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[2]  ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a47~porta_we_reg  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.045      ; 5.088      ;
; 1.216 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[6]  ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a174~porta_we_reg ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.094      ; 5.137      ;
; 1.218 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[4]  ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a165~porta_we_reg ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.036      ; 5.077      ;
; 1.218 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[2]  ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a41~porta_we_reg  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.059      ; 5.100      ;
; 1.218 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3]  ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a72~porta_we_reg  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.044      ; 5.085      ;
; 1.220 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3]  ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a29~porta_we_reg  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.101      ; 5.140      ;
; 1.220 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[6]  ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a42~porta_we_reg  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.048      ; 5.087      ;
; 1.221 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3]  ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a52~porta_we_reg  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.079      ; 5.117      ;
; 1.223 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[2]  ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a189~porta_we_reg ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.079      ; 5.115      ;
; 1.224 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[2]  ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a174~porta_we_reg ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.098      ; 5.133      ;
; 1.224 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3]  ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a184~porta_we_reg ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.051      ; 5.086      ;
; 1.226 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3]  ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a140~porta_we_reg ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.094      ; 5.127      ;
; 1.227 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_line_field[4] ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a78~porta_we_reg  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.027      ; 5.059      ;
; 1.227 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_line_field[5] ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a78~porta_we_reg  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.027      ; 5.059      ;
; 1.228 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[2]  ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a42~porta_we_reg  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.052      ; 5.083      ;
; 1.228 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[6]  ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a106~porta_we_reg ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.055      ; 5.086      ;
; 1.229 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3]  ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a171~porta_we_reg ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.043      ; 5.073      ;
; 1.230 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3]  ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a132~porta_we_reg ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.042      ; 5.071      ;
; 1.231 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3]  ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a88~porta_we_reg  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.036      ; 5.064      ;
; 1.232 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3]  ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a167~porta_we_reg ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.081      ; 5.108      ;
; 1.232 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_line_field[0] ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a78~porta_we_reg  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.027      ; 5.054      ;
; 1.235 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[6]  ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a135~porta_we_reg ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.072      ; 5.096      ;
; 1.235 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3]  ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a11~porta_we_reg  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.084      ; 5.108      ;
; 1.235 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3]  ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a97~porta_we_reg  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.087      ; 5.111      ;
; 1.236 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[3]  ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a79~porta_we_reg  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.059      ; 5.082      ;
; 1.236 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[2]  ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a106~porta_we_reg ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.059      ; 5.082      ;
; 1.237 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_address_tag_field[6]  ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a5~porta_we_reg   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.067      ; 5.089      ;
+-------+--------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                        ; To Node                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.231 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]                                        ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.251     ; 1.505      ;
; 18.360 ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                               ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[99] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 1.578      ;
; 18.360 ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                               ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 1.578      ;
; 18.360 ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                               ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 1.578      ;
; 18.360 ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                               ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 1.578      ;
; 18.375 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[99]                                        ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.251     ; 1.361      ;
; 18.415 ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|waitrequest_reset_override                                                              ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.277     ; 1.295      ;
; 18.416 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                            ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 1.522      ;
; 18.416 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                            ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 1.522      ;
; 18.487 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[99]                                    ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.250     ; 1.250      ;
; 18.501 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 1.437      ;
; 18.501 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 1.437      ;
; 18.504 ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                               ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 1.434      ;
; 18.504 ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                               ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 1.434      ;
; 18.519 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 1.419      ;
; 18.519 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 1.419      ;
; 18.526 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]                                               ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[99] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 1.412      ;
; 18.526 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]                                               ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 1.412      ;
; 18.526 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]                                               ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 1.412      ;
; 18.526 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]                                               ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 1.412      ;
; 18.545 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                             ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[99] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 1.393      ;
; 18.545 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                             ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 1.393      ;
; 18.545 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                             ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 1.393      ;
; 18.545 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                             ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 1.393      ;
; 18.559 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]                                        ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.251     ; 1.177      ;
; 18.562 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 1.376      ;
; 18.562 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 1.376      ;
; 18.566 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                            ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 1.372      ;
; 18.566 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                            ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 1.372      ;
; 18.566 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                            ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 1.372      ;
; 18.566 ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|waitrequest_reset_override                                                              ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.251     ; 1.170      ;
; 18.568 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                           ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[99] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 1.370      ;
; 18.568 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                           ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 1.370      ;
; 18.568 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                           ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 1.370      ;
; 18.568 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                           ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 1.370      ;
; 18.568 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                            ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[99] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 1.370      ;
; 18.568 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                            ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 1.370      ;
; 18.568 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                            ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 1.370      ;
; 18.568 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                            ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 1.370      ;
; 18.580 ; de2i_150:u0|altera_merlin_slave_translator:clk_12mhz_pll_slave_translator|read_latency_shift_reg[0]                                                              ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.359      ;
; 18.580 ; de2i_150:u0|altera_merlin_slave_translator:clk_12mhz_pll_slave_translator|read_latency_shift_reg[0]                                                              ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.359      ;
; 18.580 ; de2i_150:u0|altera_merlin_slave_translator:clk_12mhz_pll_slave_translator|read_latency_shift_reg[0]                                                              ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.359      ;
; 18.591 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; de2i_150:u0|altera_merlin_slave_translator:clk_12mhz_pll_slave_translator|av_readdata_pre[0]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.348      ;
; 18.592 ; de2i_150:u0|altera_merlin_slave_translator:clk_12mhz_pll_slave_translator|read_latency_shift_reg[0]                                                              ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[99] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 1.346      ;
; 18.592 ; de2i_150:u0|altera_merlin_slave_translator:clk_12mhz_pll_slave_translator|read_latency_shift_reg[0]                                                              ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 1.346      ;
; 18.592 ; de2i_150:u0|altera_merlin_slave_translator:clk_12mhz_pll_slave_translator|read_latency_shift_reg[0]                                                              ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 1.346      ;
; 18.592 ; de2i_150:u0|altera_merlin_slave_translator:clk_12mhz_pll_slave_translator|read_latency_shift_reg[0]                                                              ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 1.346      ;
; 18.593 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; de2i_150:u0|altera_merlin_slave_translator:clk_12mhz_pll_slave_translator|av_readdata_pre[1]                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.346      ;
; 18.593 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                            ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 1.345      ;
; 18.594 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; de2i_150:u0|de2i_150_clk_12mhz:clk_12mhz|prev_reset                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.345      ;
; 18.596 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]                                        ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 1.342      ;
; 18.599 ; de2i_150:u0|altera_merlin_slave_translator:clk_12mhz_pll_slave_translator|read_latency_shift_reg[0]                                                              ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 1.339      ;
; 18.599 ; de2i_150:u0|altera_merlin_slave_translator:clk_12mhz_pll_slave_translator|read_latency_shift_reg[0]                                                              ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 1.339      ;
; 18.602 ; de2i_150:u0|altera_merlin_slave_translator:clk_12mhz_pll_slave_translator|read_latency_shift_reg[0]                                                              ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.337      ;
; 18.612 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]                                    ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.250     ; 1.125      ;
; 18.614 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.325      ;
; 18.651 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                              ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[99] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 1.287      ;
; 18.651 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                              ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 1.287      ;
; 18.651 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                              ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 1.287      ;
; 18.651 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                              ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 1.287      ;
; 18.654 ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                               ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 1.284      ;
; 18.654 ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                               ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 1.284      ;
; 18.654 ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                               ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 1.284      ;
; 18.670 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]                                               ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 1.268      ;
; 18.670 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]                                               ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 1.268      ;
; 18.676 ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|waitrequest_reset_override                                                              ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.277     ; 1.034      ;
; 18.676 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]                                    ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.250     ; 1.061      ;
; 18.681 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[99]                                    ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.250     ; 1.056      ;
; 18.682 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[99]                                    ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.250     ; 1.055      ;
; 18.682 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.257      ;
; 18.683 ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                               ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 1.255      ;
; 18.684 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]                                              ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[99] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 1.254      ;
; 18.684 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]                                              ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 1.254      ;
; 18.684 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]                                              ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 1.254      ;
; 18.684 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]                                              ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 1.254      ;
; 18.688 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]                                        ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.251     ; 1.048      ;
; 18.689 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.250      ;
; 18.698 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                           ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.241      ;
; 18.698 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                           ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.241      ;
; 18.698 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                           ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.241      ;
; 18.703 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[99]                                        ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.251     ; 1.033      ;
; 18.708 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]                                              ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.231      ;
; 18.712 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 1.226      ;
; 18.712 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 1.226      ;
; 18.717 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                           ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 1.221      ;
; 18.717 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                           ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 1.221      ;
; 18.722 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                           ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.217      ;
; 18.722 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                              ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 1.216      ;
; 18.722 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                              ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 1.216      ;
; 18.726 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[99]                                    ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][99]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.250     ; 1.011      ;
; 18.730 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]                                              ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.209      ;
; 18.738 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 1.200      ;
; 18.739 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 1.199      ;
; 18.739 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 1.199      ;
; 18.739 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 1.199      ;
; 18.741 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                             ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 1.197      ;
; 18.741 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                             ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 1.197      ;
; 18.750 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.189      ;
; 18.750 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.189      ;
; 18.750 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.189      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.685 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.311      ; 1.613      ;
; 48.723 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.310      ; 1.574      ;
; 48.733 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.310      ; 1.564      ;
; 48.743 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.301      ; 1.545      ;
; 48.791 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.310      ; 1.506      ;
; 48.874 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.305      ; 1.418      ;
; 48.877 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.310      ; 1.420      ;
; 48.962 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.305      ; 1.330      ;
; 48.982 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.317      ; 1.322      ;
; 48.997 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.316      ; 1.306      ;
; 49.118 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                              ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.315      ; 1.184      ;
; 49.118 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.320      ; 1.189      ;
; 49.251 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.307      ; 1.043      ;
; 49.281 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.309      ; 1.015      ;
; 49.332 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.299      ; 0.954      ;
; 49.348 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                           ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.314      ; 0.953      ;
; 49.574 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.308      ; 0.721      ;
; 49.715 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                              ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.301      ; 0.573      ;
; 97.715 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.234      ;
; 97.715 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.234      ;
; 97.715 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.234      ;
; 97.715 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.234      ;
; 97.715 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.234      ;
; 97.715 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.234      ;
; 97.715 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.234      ;
; 97.715 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.234      ;
; 97.715 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.234      ;
; 97.715 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.234      ;
; 97.715 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.234      ;
; 97.715 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.234      ;
; 97.723 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.218      ;
; 97.723 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.218      ;
; 97.864 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.097      ;
; 97.864 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.097      ;
; 97.864 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.097      ;
; 97.864 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.097      ;
; 97.864 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.097      ;
; 97.864 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.097      ;
; 97.864 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.097      ;
; 97.864 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.097      ;
; 97.864 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.097      ;
; 97.864 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.097      ;
; 97.864 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.097      ;
; 97.864 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.097      ;
; 97.875 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.058      ;
; 97.875 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.058      ;
; 97.875 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.058      ;
; 97.875 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.058      ;
; 97.875 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.058      ;
; 97.882 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                              ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.073      ;
; 97.893 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.054      ;
; 97.893 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.054      ;
; 97.893 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.054      ;
; 97.893 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.054      ;
; 97.893 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.054      ;
; 97.893 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.054      ;
; 97.922 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.030      ;
; 97.922 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.030      ;
; 97.928 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.011      ;
; 97.928 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.011      ;
; 97.928 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.011      ;
; 97.928 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.011      ;
; 97.928 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.011      ;
; 97.933 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.020      ;
; 97.933 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.020      ;
; 97.954 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.979      ;
; 97.954 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.979      ;
; 97.954 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.979      ;
; 97.954 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.979      ;
; 97.954 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.979      ;
; 97.962 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.972      ;
; 97.962 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.972      ;
; 97.962 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.972      ;
; 97.962 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.972      ;
; 97.962 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.972      ;
; 97.981 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.979      ;
; 97.981 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.979      ;
; 97.981 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.979      ;
; 97.981 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.979      ;
; 97.981 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.979      ;
; 97.981 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.979      ;
; 97.981 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.979      ;
; 97.981 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.979      ;
; 97.981 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.979      ;
; 97.981 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.979      ;
; 97.981 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.979      ;
; 97.981 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.979      ;
; 97.998 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.936      ;
; 97.998 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.936      ;
; 97.998 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.936      ;
; 97.998 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.936      ;
; 97.998 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.936      ;
; 98.008 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                           ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.947      ;
; 98.008 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                           ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.947      ;
; 98.008 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                           ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.947      ;
; 98.008 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                           ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.947      ;
; 98.008 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                           ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.947      ;
; 98.008 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                           ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.947      ;
; 98.008 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                           ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.947      ;
; 98.008 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                           ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.947      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u0|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                                                                                             ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.111 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|ic_fill_valid_bits[3]                                                                                                                                     ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_ic_tag_module:de2i_150_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_slh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.247      ; 0.462      ;
; 0.115 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|ic_fill_valid_bits[6]                                                                                                                                     ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_ic_tag_module:de2i_150_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_slh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.247      ; 0.466      ;
; 0.116 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|ic_fill_valid_bits[5]                                                                                                                                     ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_ic_tag_module:de2i_150_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_slh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.247      ; 0.467      ;
; 0.120 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_bht_ptr_unfiltered[3]                                                                                                                                   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_bht_module:de2i_150_nios2_qsys_bht|altsyncram:the_altsyncram|altsyncram_f9h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.241      ; 0.465      ;
; 0.120 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|ic_fill_valid_bits[0]                                                                                                                                     ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_ic_tag_module:de2i_150_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_slh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.247      ; 0.471      ;
; 0.123 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_bht_ptr_unfiltered[2]                                                                                                                                   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_bht_module:de2i_150_nios2_qsys_bht|altsyncram:the_altsyncram|altsyncram_f9h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.241      ; 0.468      ;
; 0.123 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|ic_fill_valid_bits[4]                                                                                                                                     ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_ic_tag_module:de2i_150_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_slh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.247      ; 0.474      ;
; 0.129 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_bht_ptr_unfiltered[5]                                                                                                                                   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_bht_module:de2i_150_nios2_qsys_bht|altsyncram:the_altsyncram|altsyncram_f9h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.241      ; 0.474      ;
; 0.132 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|ic_fill_valid_bits[1]                                                                                                                                     ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_ic_tag_module:de2i_150_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_slh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.247      ; 0.483      ;
; 0.133 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|writedata[22]                                                                             ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_nios2_ocimem:the_de2i_150_nios2_qsys_nios2_ocimem|de2i_150_nios2_qsys_ociram_sp_ram_module:de2i_150_nios2_qsys_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_a881:auto_generated|ram_block1a0~porta_datain_reg0 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.236      ; 0.473      ;
; 0.136 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|ic_fill_valid_bits[7]                                                                                                                                     ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_ic_tag_module:de2i_150_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_slh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.247      ; 0.487      ;
; 0.137 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_bht_ptr_unfiltered[4]                                                                                                                                   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_bht_module:de2i_150_nios2_qsys_bht|altsyncram:the_altsyncram|altsyncram_f9h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.241      ; 0.482      ;
; 0.138 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|de2i_150_jtag_uart_scfifo_w:the_de2i_150_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[0] ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|de2i_150_jtag_uart_scfifo_w:the_de2i_150_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.234      ; 0.476      ;
; 0.138 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|ic_fill_valid_bits[2]                                                                                                                                     ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_ic_tag_module:de2i_150_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_slh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.247      ; 0.489      ;
; 0.141 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|de2i_150_jtag_uart_scfifo_w:the_de2i_150_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[2] ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|de2i_150_jtag_uart_scfifo_w:the_de2i_150_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.234      ; 0.479      ;
; 0.141 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|de2i_150_jtag_uart_scfifo_r:the_de2i_150_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[5] ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|de2i_150_jtag_uart_scfifo_r:the_de2i_150_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.233      ; 0.478      ;
; 0.142 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|de2i_150_jtag_uart_scfifo_r:the_de2i_150_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[1] ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|de2i_150_jtag_uart_scfifo_r:the_de2i_150_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.233      ; 0.479      ;
; 0.143 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|de2i_150_jtag_uart_scfifo_w:the_de2i_150_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[4] ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|de2i_150_jtag_uart_scfifo_w:the_de2i_150_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.234      ; 0.481      ;
; 0.143 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|de2i_150_jtag_uart_scfifo_r:the_de2i_150_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[0] ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|de2i_150_jtag_uart_scfifo_r:the_de2i_150_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.233      ; 0.480      ;
; 0.144 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|de2i_150_jtag_uart_scfifo_w:the_de2i_150_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[3] ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|de2i_150_jtag_uart_scfifo_w:the_de2i_150_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.234      ; 0.482      ;
; 0.144 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|de2i_150_jtag_uart_scfifo_r:the_de2i_150_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[4] ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|de2i_150_jtag_uart_scfifo_r:the_de2i_150_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.233      ; 0.481      ;
; 0.145 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_bht_ptr_unfiltered[0]                                                                                                                                   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_bht_module:de2i_150_nios2_qsys_bht|altsyncram:the_altsyncram|altsyncram_f9h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.229      ; 0.478      ;
; 0.146 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_bht_ptr_unfiltered[1]                                                                                                                                   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_bht_module:de2i_150_nios2_qsys_bht|altsyncram:the_altsyncram|altsyncram_f9h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.225      ; 0.475      ;
; 0.147 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|de2i_150_jtag_uart_scfifo_w:the_de2i_150_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[1] ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|de2i_150_jtag_uart_scfifo_w:the_de2i_150_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.234      ; 0.485      ;
; 0.148 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|de2i_150_jtag_uart_scfifo_r:the_de2i_150_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[2] ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|de2i_150_jtag_uart_scfifo_r:the_de2i_150_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.233      ; 0.485      ;
; 0.152 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|de2i_150_jtag_uart_scfifo_w:the_de2i_150_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[5] ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|de2i_150_jtag_uart_scfifo_w:the_de2i_150_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.234      ; 0.490      ;
; 0.160 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dst_regnum_from_M[3]                                                                                                                                    ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_register_bank_a_module:de2i_150_nios2_qsys_register_bank_a|altsyncram:the_altsyncram|altsyncram_fng1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.233      ; 0.497      ;
; 0.165 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 0.307      ;
; 0.165 ; de2i_150:u0|altera_merlin_slave_translator:sclk_s1_translator|wait_latency_counter[1]                                                                                                                ; de2i_150:u0|altera_merlin_slave_translator:sclk_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 0.307      ;
; 0.165 ; de2i_150:u0|altera_avalon_sc_fifo:sclk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                             ; de2i_150:u0|altera_avalon_sc_fifo:sclk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 0.307      ;
; 0.165 ; de2i_150:u0|altera_avalon_sc_fifo:sclk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                             ; de2i_150:u0|altera_avalon_sc_fifo:sclk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 0.307      ;
; 0.165 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_bht_ptr_unfiltered[7]                                                                                                                                   ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_bht_module:de2i_150_nios2_qsys_bht|altsyncram:the_altsyncram|altsyncram_f9h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.222      ; 0.491      ;
; 0.166 ; de2i_150:u0|altera_merlin_slave_translator:rightdata_s1_translator|wait_latency_counter[1]                                                                                                           ; de2i_150:u0|altera_merlin_slave_translator:rightdata_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 0.307      ;
; 0.166 ; de2i_150:u0|altera_avalon_sc_fifo:rightdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                        ; de2i_150:u0|altera_avalon_sc_fifo:rightdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 0.307      ;
; 0.166 ; de2i_150:u0|altera_avalon_sc_fifo:rightdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                        ; de2i_150:u0|altera_avalon_sc_fifo:rightdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 0.307      ;
; 0.166 ; de2i_150:u0|altera_avalon_sc_fifo:rightdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                                                        ; de2i_150:u0|altera_avalon_sc_fifo:rightdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 0.307      ;
; 0.166 ; de2i_150:u0|altera_avalon_sc_fifo:rightdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                         ; de2i_150:u0|altera_avalon_sc_fifo:rightdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 0.307      ;
; 0.166 ; de2i_150:u0|altera_avalon_sc_fifo:sclk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                              ; de2i_150:u0|altera_avalon_sc_fifo:sclk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 0.307      ;
; 0.166 ; de2i_150:u0|altera_merlin_slave_translator:switch5_s1_translator|wait_latency_counter[1]                                                                                                             ; de2i_150:u0|altera_merlin_slave_translator:switch5_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 0.307      ;
; 0.166 ; de2i_150:u0|altera_avalon_sc_fifo:switch5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                          ; de2i_150:u0|altera_avalon_sc_fifo:switch5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 0.307      ;
; 0.166 ; de2i_150:u0|altera_avalon_sc_fifo:switch5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                          ; de2i_150:u0|altera_avalon_sc_fifo:switch5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 0.307      ;
; 0.166 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|de2i_150_jtag_uart_scfifo_r:the_de2i_150_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|cntr_rrb:wr_ptr|counter_reg_bit[3] ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|de2i_150_jtag_uart_scfifo_r:the_de2i_150_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_dv21:auto_generated|a_dpfifo_k531:dpfifo|dpram_hp21:FIFOram|altsyncram_l5m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.233      ; 0.503      ;
; 0.166 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_read                                                                                                                                                    ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_read                                                                                                                                                                                                                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 0.307      ;
; 0.166 ; de2i_150:u0|altera_avalon_sc_fifo:switch5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                           ; de2i_150:u0|altera_avalon_sc_fifo:switch5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 0.307      ;
; 0.167 ; de2i_150:u0|altera_merlin_slave_translator:switch4_s1_translator|wait_latency_counter[1]                                                                                                             ; de2i_150:u0|altera_merlin_slave_translator:switch4_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.307      ;
; 0.167 ; de2i_150:u0|altera_avalon_sc_fifo:switch4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                          ; de2i_150:u0|altera_avalon_sc_fifo:switch4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.307      ;
; 0.167 ; de2i_150:u0|altera_avalon_sc_fifo:switch4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                          ; de2i_150:u0|altera_avalon_sc_fifo:switch4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.307      ;
; 0.167 ; de2i_150:u0|altera_avalon_sc_fifo:key0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                             ; de2i_150:u0|altera_avalon_sc_fifo:key0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.307      ;
; 0.167 ; de2i_150:u0|altera_merlin_slave_translator:key0_s1_translator|wait_latency_counter[1]                                                                                                                ; de2i_150:u0|altera_merlin_slave_translator:key0_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.307      ;
; 0.167 ; de2i_150:u0|altera_avalon_sc_fifo:key0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                             ; de2i_150:u0|altera_avalon_sc_fifo:key0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.307      ;
; 0.167 ; de2i_150:u0|altera_avalon_sc_fifo:key0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                                                             ; de2i_150:u0|altera_avalon_sc_fifo:key0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.307      ;
; 0.167 ; de2i_150:u0|altera_avalon_sc_fifo:key0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                              ; de2i_150:u0|altera_avalon_sc_fifo:key0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.307      ;
; 0.167 ; de2i_150:u0|altera_avalon_sc_fifo:switch4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                           ; de2i_150:u0|altera_avalon_sc_fifo:switch4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.307      ;
; 0.167 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[1]                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[1]                                                                                                                                                                                                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.307      ;
; 0.167 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[2]                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[2]                                                                                                                                                                                                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.307      ;
; 0.167 ; de2i_150:u0|de2i_150_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                      ; de2i_150:u0|de2i_150_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.307      ;
; 0.167 ; de2i_150:u0|altera_merlin_traffic_limiter:limiter_001|pending_response_count[1]                                                                                                                      ; de2i_150:u0|altera_merlin_traffic_limiter:limiter_001|pending_response_count[1]                                                                                                                                                                                                                                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.307      ;
; 0.167 ; de2i_150:u0|altera_merlin_traffic_limiter:limiter_001|pending_response_count[2]                                                                                                                      ; de2i_150:u0|altera_merlin_traffic_limiter:limiter_001|pending_response_count[2]                                                                                                                                                                                                                                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.307      ;
; 0.167 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_wb_rd_addr_offset[1]                                                                                                                                 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_wb_rd_addr_offset[1]                                                                                                                                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.307      ;
; 0.167 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_wb_rd_addr_offset[2]                                                                                                                                 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_wb_rd_addr_offset[2]                                                                                                                                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.307      ;
; 0.167 ; de2i_150:u0|de2i_150_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                  ; de2i_150:u0|de2i_150_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.307      ;
; 0.167 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_rd_addr_cnt[1]                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_rd_addr_cnt[1]                                                                                                                                                                                                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.307      ;
; 0.167 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_rd_addr_cnt[2]                                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_rd_addr_cnt[2]                                                                                                                                                                                                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.307      ;
; 0.167 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_wb_rd_data_first                                                                                                                                     ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_wb_rd_data_first                                                                                                                                                                                                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.307      ;
; 0.172 ; de2i_150:u0|altera_merlin_slave_translator:sclk_s1_translator|wait_latency_counter[0]                                                                                                                ; de2i_150:u0|altera_merlin_slave_translator:sclk_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 0.314      ;
; 0.173 ; de2i_150:u0|altera_merlin_slave_translator:rightdata_s1_translator|wait_latency_counter[0]                                                                                                           ; de2i_150:u0|altera_merlin_slave_translator:rightdata_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 0.314      ;
; 0.173 ; de2i_150:u0|altera_merlin_slave_translator:switch5_s1_translator|wait_latency_counter[0]                                                                                                             ; de2i_150:u0|altera_merlin_slave_translator:switch5_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 0.314      ;
; 0.173 ; de2i_150:u0|altera_merlin_slave_translator:uart_s1_translator|wait_latency_counter[0]                                                                                                                ; de2i_150:u0|altera_merlin_slave_translator:uart_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 0.314      ;
; 0.174 ; de2i_150:u0|altera_merlin_slave_translator:bclk_out_s1_translator|wait_latency_counter[1]                                                                                                            ; de2i_150:u0|altera_merlin_slave_translator:bclk_out_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; de2i_150:u0|altera_avalon_sc_fifo:bclk_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                         ; de2i_150:u0|altera_avalon_sc_fifo:bclk_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; de2i_150:u0|altera_avalon_sc_fifo:bclk_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                         ; de2i_150:u0|altera_avalon_sc_fifo:bclk_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; de2i_150:u0|altera_avalon_sc_fifo:bclk_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                                                         ; de2i_150:u0|altera_avalon_sc_fifo:bclk_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; de2i_150:u0|altera_merlin_slave_translator:lrcin_s1_translator|wait_latency_counter[1]                                                                                                               ; de2i_150:u0|altera_merlin_slave_translator:lrcin_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; de2i_150:u0|altera_avalon_sc_fifo:lrcin_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                            ; de2i_150:u0|altera_avalon_sc_fifo:lrcin_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; de2i_150:u0|altera_avalon_sc_fifo:lrcin_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                            ; de2i_150:u0|altera_avalon_sc_fifo:lrcin_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; de2i_150:u0|altera_avalon_sc_fifo:lrcin_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                                                            ; de2i_150:u0|altera_avalon_sc_fifo:lrcin_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; de2i_150:u0|altera_avalon_sc_fifo:leftsenddata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                     ; de2i_150:u0|altera_avalon_sc_fifo:leftsenddata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; de2i_150:u0|altera_avalon_sc_fifo:leftsenddata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                     ; de2i_150:u0|altera_avalon_sc_fifo:leftsenddata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; de2i_150:u0|altera_avalon_sc_fifo:rightsenddata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                                                    ; de2i_150:u0|altera_avalon_sc_fifo:rightsenddata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; de2i_150:u0|altera_avalon_sc_fifo:key3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                             ; de2i_150:u0|altera_avalon_sc_fifo:key3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; de2i_150:u0|altera_avalon_sc_fifo:key3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                             ; de2i_150:u0|altera_avalon_sc_fifo:key3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; de2i_150:u0|altera_merlin_slave_translator:key3_s1_translator|wait_latency_counter[1]                                                                                                                ; de2i_150:u0|altera_merlin_slave_translator:key3_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; de2i_150:u0|altera_avalon_sc_fifo:switch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                                                          ; de2i_150:u0|altera_avalon_sc_fifo:switch1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; de2i_150:u0|altera_avalon_sc_fifo:key3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                                                             ; de2i_150:u0|altera_avalon_sc_fifo:key3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; de2i_150:u0|altera_merlin_slave_translator:switch4_s1_translator|wait_latency_counter[0]                                                                                                             ; de2i_150:u0|altera_merlin_slave_translator:switch4_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.314      ;
; 0.174 ; de2i_150:u0|altera_avalon_sc_fifo:switch4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                                                          ; de2i_150:u0|altera_avalon_sc_fifo:switch4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; de2i_150:u0|altera_avalon_sc_fifo:switch3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                          ; de2i_150:u0|altera_avalon_sc_fifo:switch3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; de2i_150:u0|altera_avalon_sc_fifo:switch3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                          ; de2i_150:u0|altera_avalon_sc_fifo:switch3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; de2i_150:u0|altera_avalon_sc_fifo:switch3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                                                          ; de2i_150:u0|altera_avalon_sc_fifo:switch3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; de2i_150:u0|altera_avalon_sc_fifo:switch2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                                                          ; de2i_150:u0|altera_avalon_sc_fifo:switch2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; de2i_150:u0|altera_avalon_sc_fifo:cs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                               ; de2i_150:u0|altera_avalon_sc_fifo:cs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; de2i_150:u0|altera_merlin_slave_translator:cs_s1_translator|wait_latency_counter[1]                                                                                                                  ; de2i_150:u0|altera_merlin_slave_translator:cs_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; de2i_150:u0|altera_avalon_sc_fifo:cs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                               ; de2i_150:u0|altera_avalon_sc_fifo:cs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; de2i_150:u0|altera_avalon_sc_fifo:cs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                                                               ; de2i_150:u0|altera_avalon_sc_fifo:cs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                                                                                                                                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; de2i_150:u0|altera_merlin_slave_translator:key0_s1_translator|wait_latency_counter[0]                                                                                                                ; de2i_150:u0|altera_merlin_slave_translator:key0_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 0.314      ;
; 0.174 ; de2i_150:u0|de2i_150_key0:bclk_in|irq_mask                                                                                                                                                           ; de2i_150:u0|de2i_150_key0:bclk_in|irq_mask                                                                                                                                                                                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; de2i_150:u0|de2i_150_key0:bclk_out|irq_mask                                                                                                                                                          ; de2i_150:u0|de2i_150_key0:bclk_out|irq_mask                                                                                                                                                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; de2i_150:u0|de2i_150_cs:din|data_out                                                                                                                                                                 ; de2i_150:u0|de2i_150_cs:din|data_out                                                                                                                                                                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; de2i_150:u0|altera_avalon_sc_fifo:cs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                                ; de2i_150:u0|altera_avalon_sc_fifo:cs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; de2i_150:u0|altera_avalon_sc_fifo:rightsenddata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                     ; de2i_150:u0|altera_avalon_sc_fifo:rightsenddata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                        ; To Node                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.166 ; de2i_150:u0|de2i_150_altpll_0:altpll_0|pfdena_reg                                                                                                                ; de2i_150:u0|de2i_150_altpll_0:altpll_0|pfdena_reg                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 0.307      ;
; 0.166 ; de2i_150:u0|de2i_150_clk_12mhz:clk_12mhz|pfdena_reg                                                                                                              ; de2i_150:u0|de2i_150_clk_12mhz:clk_12mhz|pfdena_reg                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 0.307      ;
; 0.172 ; de2i_150:u0|de2i_150_clk_12mhz:clk_12mhz|de2i_150_clk_12mhz_stdsync_sv6:stdsync2|de2i_150_clk_12mhz_dffpipe_l2c:dffpipe3|dffe4a[0]                               ; de2i_150:u0|de2i_150_clk_12mhz:clk_12mhz|de2i_150_clk_12mhz_stdsync_sv6:stdsync2|de2i_150_clk_12mhz_dffpipe_l2c:dffpipe3|dffe5a[0]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 0.313      ;
; 0.174 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][99]                                               ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][99]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                            ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                            ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                              ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                              ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                              ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                              ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                              ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                               ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                           ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                           ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                             ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                             ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                              ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.307      ;
; 0.175 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                             ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                             ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][99]                                              ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][99]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                             ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.307      ;
; 0.181 ; de2i_150:u0|de2i_150_altpll_0:altpll_0|de2i_150_altpll_0_stdsync_sv6:stdsync2|de2i_150_altpll_0_dffpipe_l2c:dffpipe3|dffe4a[0]                                   ; de2i_150:u0|de2i_150_altpll_0:altpll_0|de2i_150_altpll_0_stdsync_sv6:stdsync2|de2i_150_altpll_0_dffpipe_l2c:dffpipe3|dffe5a[0]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.314      ;
; 0.182 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                         ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.315      ;
; 0.182 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                         ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.315      ;
; 0.183 ; de2i_150:u0|de2i_150_altpll_0:altpll_0|de2i_150_altpll_0_stdsync_sv6:stdsync2|de2i_150_altpll_0_dffpipe_l2c:dffpipe3|dffe5a[0]                                   ; de2i_150:u0|de2i_150_altpll_0:altpll_0|de2i_150_altpll_0_stdsync_sv6:stdsync2|de2i_150_altpll_0_dffpipe_l2c:dffpipe3|dffe6a[0]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.316      ;
; 0.183 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.315      ;
; 0.189 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]     ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.322      ;
; 0.189 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.321      ;
; 0.195 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                           ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.328      ;
; 0.195 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                           ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.328      ;
; 0.243 ; de2i_150:u0|de2i_150_clk_12mhz:clk_12mhz|de2i_150_clk_12mhz_stdsync_sv6:stdsync2|de2i_150_clk_12mhz_dffpipe_l2c:dffpipe3|dffe6a[0]                               ; de2i_150:u0|altera_merlin_slave_translator:clk_12mhz_pll_slave_translator|av_readdata_pre[0]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.375      ;
; 0.257 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1      ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.390      ;
; 0.257 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.390      ;
; 0.257 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.389      ;
; 0.272 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                           ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.405      ;
; 0.273 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                           ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.406      ;
; 0.279 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                             ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.411      ;
; 0.289 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                         ; de2i_150:u0|de2i_150_altpll_0:altpll_0|pfdena_reg                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 0.430      ;
; 0.289 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                     ; de2i_150:u0|de2i_150_clk_12mhz:clk_12mhz|pfdena_reg                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 0.430      ;
; 0.297 ; de2i_150:u0|de2i_150_altpll_0:altpll_0|prev_reset                                                                                                                ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.430      ;
; 0.305 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                             ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.438      ;
; 0.310 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                            ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.443      ;
; 0.314 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                            ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.447      ;
; 0.325 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                             ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.458      ;
; 0.328 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                              ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.461      ;
; 0.329 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                              ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.462      ;
; 0.340 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]     ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.473      ;
; 0.345 ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[0]                                                                      ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.478      ;
; 0.346 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                           ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.479      ;
; 0.355 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                                              ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.487      ;
; 0.357 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                             ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.490      ;
; 0.358 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]     ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][99]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.491      ;
; 0.361 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][99]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.493      ;
; 0.362 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; de2i_150:u0|altera_merlin_slave_translator:clk_12mhz_pll_slave_translator|read_latency_shift_reg[0]                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.494      ;
; 0.365 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                              ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.498      ;
; 0.366 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                              ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.499      ;
; 0.367 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.499      ;
; 0.370 ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                               ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.503      ;
; 0.372 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                             ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.504      ;
; 0.375 ; de2i_150:u0|altera_merlin_slave_translator:clk_12mhz_pll_slave_translator|read_latency_shift_reg[0]                                                              ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.507      ;
; 0.376 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                           ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.509      ;
; 0.377 ; de2i_150:u0|de2i_150_clk_12mhz:clk_12mhz|de2i_150_clk_12mhz_stdsync_sv6:stdsync2|de2i_150_clk_12mhz_dffpipe_l2c:dffpipe3|dffe5a[0]                               ; de2i_150:u0|de2i_150_clk_12mhz:clk_12mhz|de2i_150_clk_12mhz_stdsync_sv6:stdsync2|de2i_150_clk_12mhz_dffpipe_l2c:dffpipe3|dffe6a[0]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.145     ; 0.316      ;
; 0.378 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.511      ;
; 0.379 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[99]                                        ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.145     ; 0.318      ;
; 0.382 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]                                        ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.145     ; 0.321      ;
; 0.383 ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                               ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.516      ;
; 0.384 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]     ; de2i_150:u0|de2i_150_altpll_0:altpll_0|pfdena_reg                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.251      ; 0.719      ;
; 0.384 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                             ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][99]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.516      ;
; 0.385 ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                               ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.518      ;
; 0.385 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; de2i_150:u0|de2i_150_clk_12mhz:clk_12mhz|pfdena_reg                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.250      ; 0.719      ;
; 0.387 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                             ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.519      ;
; 0.388 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                              ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.521      ;
; 0.389 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                              ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.522      ;
; 0.393 ; de2i_150:u0|altera_merlin_slave_translator:clk_12mhz_pll_slave_translator|read_latency_shift_reg[0]                                                              ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.525      ;
; 0.396 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                              ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][99]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.529      ;
; 0.398 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                             ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.530      ;
; 0.403 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                             ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.536      ;
; 0.404 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][99]                                               ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.537      ;
; 0.404 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59]                                        ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.537      ;
; 0.404 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                              ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.537      ;
; 0.405 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][99]                                              ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.537      ;
; 0.407 ; de2i_150:u0|de2i_150_altpll_0:altpll_0|de2i_150_altpll_0_stdsync_sv6:stdsync2|de2i_150_altpll_0_dffpipe_l2c:dffpipe3|dffe6a[0]                                   ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.540      ;
; 0.409 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                              ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.542      ;
; 0.415 ; de2i_150:u0|altera_merlin_slave_translator:clk_12mhz_pll_slave_translator|av_readdata_pre[0]                                                                     ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.547      ;
; 0.416 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                              ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.549      ;
; 0.420 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                     ; de2i_150:u0|de2i_150_clk_12mhz:clk_12mhz|prev_reset                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.553      ;
; 0.424 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                           ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.557      ;
; 0.432 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]     ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.565      ;
; 0.436 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                         ; de2i_150:u0|de2i_150_altpll_0:altpll_0|prev_reset                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.145     ; 0.375      ;
; 0.436 ; de2i_150:u0|de2i_150_clk_12mhz:clk_12mhz|pfdena_reg                                                                                                              ; de2i_150:u0|altera_merlin_slave_translator:clk_12mhz_pll_slave_translator|av_readdata_pre[1]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.145     ; 0.375      ;
; 0.437 ; de2i_150:u0|de2i_150_altpll_0:altpll_0|pfdena_reg                                                                                                                ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[1]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.145     ; 0.376      ;
; 0.437 ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                             ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[99]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.569      ;
; 0.442 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]                                        ; de2i_150:u0|de2i_150_altpll_0:altpll_0|pfdena_reg                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 0.583      ;
; 0.444 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                        ; de2i_150:u0|de2i_150_altpll_0:altpll_0|pfdena_reg                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 0.585      ;
; 0.445 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                                               ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.578      ;
; 0.446 ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                            ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.579      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.175 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.314      ;
; 0.175 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                         ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.307      ;
; 0.176 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                   ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[31]                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[7]                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.307      ;
; 0.177 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.307      ;
; 0.179 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.318      ;
; 0.182 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.313      ;
; 0.182 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.313      ;
; 0.182 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                     ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.313      ;
; 0.183 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.314      ;
; 0.183 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.314      ;
; 0.183 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.314      ;
; 0.183 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.314      ;
; 0.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.313      ;
; 0.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.313      ;
; 0.184 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.314      ;
; 0.184 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.314      ;
; 0.184 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                                           ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.314      ;
; 0.184 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                                           ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.314      ;
; 0.185 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.316      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.316      ;
; 0.186 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.317      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.316      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.316      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.317      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.317      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.317      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.318      ;
; 0.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.319      ;
; 0.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.319      ;
; 0.190 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.320      ;
; 0.191 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.321      ;
; 0.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.323      ;
; 0.193 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.324      ;
; 0.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.324      ;
; 0.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.323      ;
; 0.194 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[24]                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[23]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.325      ;
; 0.194 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[10]                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[9]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.325      ;
; 0.194 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[11]                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[10]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.325      ;
; 0.194 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[22]                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.325      ;
; 0.194 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                     ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.325      ;
; 0.194 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                     ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.325      ;
; 0.195 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[37]                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[36]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.325      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.326      ;
; 0.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.326      ;
; 0.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.326      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.327      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.327      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.328      ;
; 0.198 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.329      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.328      ;
; 0.202 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.332      ;
; 0.210 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.340      ;
; 0.245 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                        ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.376      ;
; 0.245 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.375      ;
; 0.245 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.375      ;
; 0.246 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.376      ;
; 0.247 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.377      ;
; 0.247 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.377      ;
; 0.248 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[5]                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.379      ;
; 0.248 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.378      ;
; 0.249 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[30]                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[29]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.380      ;
; 0.249 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.379      ;
; 0.249 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.379      ;
; 0.250 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[4]                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.381      ;
; 0.251 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[2]                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.382      ;
; 0.252 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.382      ;
; 0.252 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[26]                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[25]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.383      ;
; 0.252 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.383      ;
; 0.252 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.381      ;
; 0.257 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[21]                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.388      ;
; 0.259 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.390      ;
; 0.259 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.390      ;
; 0.260 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.391      ;
; 0.264 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.393      ;
; 0.265 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                     ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.395      ;
; 0.266 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                     ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.396      ;
; 0.267 ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                     ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.397      ;
; 0.267 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.393      ;
; 0.270 ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[8]                                                        ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.401      ;
; 0.270 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.400      ;
; 0.271 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.401      ;
; 0.272 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.402      ;
; 0.272 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.403      ;
; 0.279 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.409      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u0|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                                                                                                                          ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 1.175 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[9]                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 3.125        ; -0.129     ; 1.808      ;
; 1.175 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[25]                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 3.125        ; -0.129     ; 1.808      ;
; 1.175 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[13]                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 3.125        ; -0.129     ; 1.808      ;
; 1.175 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[21]                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 3.125        ; -0.129     ; 1.808      ;
; 1.175 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[5]                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 3.125        ; -0.129     ; 1.808      ;
; 1.175 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[29]                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 3.125        ; -0.129     ; 1.808      ;
; 1.175 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[17]                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 3.125        ; -0.129     ; 1.808      ;
; 1.175 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[1]                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 3.125        ; -0.129     ; 1.808      ;
; 1.181 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[12]                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 3.125        ; -0.116     ; 1.815      ;
; 1.181 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[8]                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 3.125        ; -0.116     ; 1.815      ;
; 1.181 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[24]                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 3.125        ; -0.116     ; 1.815      ;
; 1.181 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[20]                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 3.125        ; -0.116     ; 1.815      ;
; 1.181 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[4]                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 3.125        ; -0.116     ; 1.815      ;
; 1.181 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[28]                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 3.125        ; -0.116     ; 1.815      ;
; 1.181 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[16]                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 3.125        ; -0.116     ; 1.815      ;
; 1.181 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[0]                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 3.125        ; -0.116     ; 1.815      ;
; 1.182 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[11]                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 3.125        ; -0.123     ; 1.807      ;
; 1.182 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[27]                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 3.125        ; -0.123     ; 1.807      ;
; 1.182 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[26]                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 3.125        ; -0.117     ; 1.813      ;
; 1.182 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[10]                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 3.125        ; -0.117     ; 1.813      ;
; 1.182 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[3]                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 3.125        ; -0.123     ; 1.807      ;
; 1.182 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[19]                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 3.125        ; -0.123     ; 1.807      ;
; 1.182 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[18]                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 3.125        ; -0.117     ; 1.813      ;
; 1.182 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[2]                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 3.125        ; -0.117     ; 1.813      ;
; 1.182 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[22]                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 3.125        ; -0.117     ; 1.813      ;
; 1.182 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[6]                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 3.125        ; -0.117     ; 1.813      ;
; 1.182 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[14]                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 3.125        ; -0.117     ; 1.813      ;
; 1.182 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[30]                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 3.125        ; -0.117     ; 1.813      ;
; 1.182 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[23]                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 3.125        ; -0.123     ; 1.807      ;
; 1.182 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[7]                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 3.125        ; -0.123     ; 1.807      ;
; 1.182 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[31]                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 3.125        ; -0.123     ; 1.807      ;
; 1.182 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|Mn_rot_step2[15]                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 3.125        ; -0.123     ; 1.807      ;
; 4.258 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|rdata[7]                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.082      ; 2.029      ;
; 4.258 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|rdata[6]                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.082      ; 2.029      ;
; 4.258 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|rdata[5]                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.082      ; 2.029      ;
; 4.258 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|rdata[4]                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.082      ; 2.029      ;
; 4.258 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|rdata[3]                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.082      ; 2.029      ;
; 4.258 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|rdata[2]                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.082      ; 2.029      ;
; 4.258 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|rdata[1]                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.082      ; 2.029      ;
; 4.258 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|rdata[0]                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.082      ; 2.029      ;
; 4.259 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|D_bht_data[1]                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.055      ; 2.001      ;
; 4.259 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|D_bht_data[0]                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; 0.055      ; 2.001      ;
; 4.312 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_leftdata:leftdata|readdata[5]                                                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.078     ; 1.847      ;
; 4.312 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:leftdata_s1_translator|av_readdata_pre[5]                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.078     ; 1.847      ;
; 4.312 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_leftdata:leftdata|readdata[3]                                                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.078     ; 1.847      ;
; 4.312 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[3]                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.078     ; 1.847      ;
; 4.312 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_readdata_d1[3]                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.078     ; 1.847      ;
; 4.312 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|i_readdata_d1[3]                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.078     ; 1.847      ;
; 4.313 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.065     ; 1.859      ;
; 4.313 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.065     ; 1.859      ;
; 4.313 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:sdin_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.065     ; 1.859      ;
; 4.313 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:sclk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.065     ; 1.859      ;
; 4.313 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:bclk_out_s1_translator|wait_latency_counter[0]                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.067     ; 1.857      ;
; 4.313 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:bclk_out_s1_translator|wait_latency_counter[1]                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.067     ; 1.857      ;
; 4.313 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:bclk_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.067     ; 1.857      ;
; 4.313 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:bclk_out_s1_translator|read_latency_shift_reg[0]                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.067     ; 1.857      ;
; 4.313 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:bclk_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.067     ; 1.857      ;
; 4.313 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:bclk_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.067     ; 1.857      ;
; 4.313 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:bclk_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.067     ; 1.857      ;
; 4.313 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:lrcin_s1_translator|wait_latency_counter[1]                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.067     ; 1.857      ;
; 4.313 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:lrcin_s1_translator|wait_latency_counter[0]                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.067     ; 1.857      ;
; 4.313 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:lrcin_s1_translator|read_latency_shift_reg[0]                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.067     ; 1.857      ;
; 4.313 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:lrcin_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.067     ; 1.857      ;
; 4.313 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:lrcin_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.067     ; 1.857      ;
; 4.313 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:lrcin_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.067     ; 1.857      ;
; 4.313 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:lrcin_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.067     ; 1.857      ;
; 4.313 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:leftsenddata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.066     ; 1.858      ;
; 4.313 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:leftsenddata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.066     ; 1.858      ;
; 4.313 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:leftsenddata_s1_translator|wait_latency_counter[0]                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.066     ; 1.858      ;
; 4.313 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:leftsenddata_s1_translator|read_latency_shift_reg[0]                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.066     ; 1.858      ;
; 4.313 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:rightdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.066     ; 1.858      ;
; 4.313 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:rightsenddata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.067     ; 1.857      ;
; 4.313 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:key3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.066     ; 1.858      ;
; 4.313 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:key3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.066     ; 1.858      ;
; 4.313 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:key3_s1_translator|wait_latency_counter[0]                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.066     ; 1.858      ;
; 4.313 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:key3_s1_translator|wait_latency_counter[1]                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.066     ; 1.858      ;
; 4.313 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:key3_s1_translator|read_latency_shift_reg[0]                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.066     ; 1.858      ;
; 4.313 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:key3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.066     ; 1.858      ;
; 4.313 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:key3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.066     ; 1.858      ;
; 4.313 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:switch3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.065     ; 1.859      ;
; 4.313 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:switch3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.065     ; 1.859      ;
; 4.313 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:switch3_s1_translator|read_latency_shift_reg[0]                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.065     ; 1.859      ;
; 4.313 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:switch3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.065     ; 1.859      ;
; 4.313 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:switch3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.065     ; 1.859      ;
; 4.313 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:switch2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.065     ; 1.859      ;
; 4.313 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:switch2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.065     ; 1.859      ;
; 4.313 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:cs_s1_translator|wait_latency_counter[0]                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.065     ; 1.859      ;
; 4.313 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:cs_s1_translator|read_latency_shift_reg[0]                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.065     ; 1.859      ;
; 4.313 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:cs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.065     ; 1.859      ;
; 4.313 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:cs_s1_translator|wait_latency_counter[1]                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.065     ; 1.859      ;
; 4.313 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:cs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.065     ; 1.859      ;
; 4.313 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:cs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.065     ; 1.859      ;
; 4.313 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:cs_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.065     ; 1.859      ;
; 4.313 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_readdata_d1[26]                                                                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.067     ; 1.857      ;
; 4.313 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_readdata_d1[20]                                                                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.081     ; 1.843      ;
; 4.313 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_readdata_d1[29]                                                                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.067     ; 1.857      ;
; 4.313 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_readdata_d1[22]                                                                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.068     ; 1.856      ;
; 4.313 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_readdata_d1[6]                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.071     ; 1.853      ;
; 4.313 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_readdata_d1[23]                                                                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.068     ; 1.856      ;
; 4.313 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_switch0:lrcin|d2_data_in                                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 6.250        ; -0.067     ; 1.857      ;
+-------+---------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                 ; To Node                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.695 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][99]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.244      ;
; 18.695 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.244      ;
; 18.695 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.244      ;
; 18.695 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.244      ;
; 18.695 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.244      ;
; 18.695 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.244      ;
; 18.695 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.244      ;
; 18.695 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.244      ;
; 18.695 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.244      ;
; 18.695 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.244      ;
; 18.698 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.241      ;
; 18.698 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.241      ;
; 18.698 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.241      ;
; 18.698 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.241      ;
; 18.698 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.241      ;
; 18.698 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|de2i_150_altpll_0:altpll_0|de2i_150_altpll_0_stdsync_sv6:stdsync2|de2i_150_altpll_0_dffpipe_l2c:dffpipe3|dffe4a[0]                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.241      ;
; 18.698 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|de2i_150_altpll_0:altpll_0|de2i_150_altpll_0_stdsync_sv6:stdsync2|de2i_150_altpll_0_dffpipe_l2c:dffpipe3|dffe5a[0]                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.241      ;
; 18.698 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|de2i_150_altpll_0:altpll_0|de2i_150_altpll_0_stdsync_sv6:stdsync2|de2i_150_altpll_0_dffpipe_l2c:dffpipe3|dffe6a[0]                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.241      ;
; 18.698 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.241      ;
; 18.698 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.241      ;
; 18.794 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[99]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.145      ;
; 18.794 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.145      ;
; 18.794 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.145      ;
; 18.794 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.145      ;
; 18.926 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.013      ;
; 18.926 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.013      ;
; 18.926 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.013      ;
; 18.926 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[1]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.013      ;
; 18.926 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|de2i_150_altpll_0:altpll_0|prev_reset                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.013      ;
; 18.926 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.013      ;
; 18.926 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.013      ;
; 18.964 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 0.975      ;
; 18.964 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 0.975      ;
; 18.964 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_merlin_slave_translator:clk_12mhz_pll_slave_translator|av_readdata_pre[1]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 0.975      ;
; 18.964 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|de2i_150_clk_12mhz:clk_12mhz|de2i_150_clk_12mhz_stdsync_sv6:stdsync2|de2i_150_clk_12mhz_dffpipe_l2c:dffpipe3|dffe6a[0]                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 0.975      ;
; 18.964 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|de2i_150_clk_12mhz:clk_12mhz|prev_reset                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 0.975      ;
; 18.964 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_merlin_slave_translator:clk_12mhz_pll_slave_translator|av_readdata_pre[0]                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 0.975      ;
; 19.029 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 0.910      ;
; 19.029 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 0.910      ;
; 19.029 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 0.910      ;
; 19.029 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 0.910      ;
; 19.029 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 0.910      ;
; 19.029 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_merlin_slave_translator:clk_12mhz_pll_slave_translator|read_latency_shift_reg[0]                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 0.910      ;
; 19.029 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][99]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 0.910      ;
; 19.029 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 0.910      ;
; 19.029 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 0.910      ;
; 19.029 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 0.910      ;
; 19.029 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 0.910      ;
; 19.120 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|waitrequest_reset_override                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.146      ; 1.013      ;
; 19.120 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[99]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.146      ; 1.013      ;
; 19.120 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.146      ; 1.013      ;
; 19.120 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.146      ; 1.013      ;
; 19.120 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.146      ; 1.013      ;
; 19.120 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.146      ; 1.013      ;
; 19.120 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|de2i_150_altpll_0:altpll_0|pfdena_reg                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.146      ; 1.013      ;
; 19.120 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.146      ; 1.013      ;
; 19.143 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[99]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 0.795      ;
; 19.143 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 0.795      ;
; 19.143 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 0.795      ;
; 19.143 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 0.795      ;
; 19.157 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.145      ; 0.975      ;
; 19.157 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[99]                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.145      ; 0.975      ;
; 19.157 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59]                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.145      ; 0.975      ;
; 19.157 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.145      ; 0.975      ;
; 19.157 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.145      ; 0.975      ;
; 19.157 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.145      ; 0.975      ;
; 19.157 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|de2i_150_clk_12mhz:clk_12mhz|pfdena_reg                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.145      ; 0.975      ;
; 19.157 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|de2i_150_clk_12mhz:clk_12mhz|de2i_150_clk_12mhz_stdsync_sv6:stdsync2|de2i_150_clk_12mhz_dffpipe_l2c:dffpipe3|dffe4a[0]                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.145      ; 0.975      ;
; 19.157 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|de2i_150_clk_12mhz:clk_12mhz|de2i_150_clk_12mhz_stdsync_sv6:stdsync2|de2i_150_clk_12mhz_dffpipe_l2c:dffpipe3|dffe5a[0]                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.145      ; 0.975      ;
; 19.159 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 0.779      ;
; 19.159 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 0.779      ;
; 19.159 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 0.779      ;
; 19.159 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 0.779      ;
; 19.159 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 0.779      ;
; 19.159 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 0.779      ;
; 19.159 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 0.779      ;
; 19.159 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 0.779      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                             ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.895 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.305      ; 1.397      ;
; 49.524 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.308      ; 0.771      ;
; 49.524 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.308      ; 0.771      ;
; 98.859 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.088      ;
; 98.859 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.088      ;
; 98.859 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.088      ;
; 98.859 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.088      ;
; 98.859 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.088      ;
; 98.859 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.088      ;
; 98.859 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.088      ;
; 98.859 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.088      ;
; 98.859 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.088      ;
; 98.859 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.088      ;
; 98.859 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.088      ;
; 98.866 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.070      ;
; 98.866 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.070      ;
; 98.866 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.070      ;
; 98.866 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.070      ;
; 98.866 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.070      ;
; 98.866 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.070      ;
; 98.866 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.070      ;
; 98.869 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.066      ;
; 98.869 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.066      ;
; 98.869 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.066      ;
; 98.869 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.066      ;
; 98.889 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.044      ;
; 98.889 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.044      ;
; 98.889 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.044      ;
; 98.889 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.044      ;
; 98.889 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.044      ;
; 98.889 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.044      ;
; 98.889 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.044      ;
; 98.889 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.044      ;
; 98.889 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.044      ;
; 98.889 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 1.044      ;
; 98.891 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.043      ;
; 98.891 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.043      ;
; 98.891 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.043      ;
; 98.891 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.043      ;
; 98.891 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.043      ;
; 98.891 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.043      ;
; 98.891 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.043      ;
; 98.891 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.043      ;
; 98.891 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.043      ;
; 98.891 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 1.043      ;
; 98.899 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.048      ;
; 98.899 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.048      ;
; 98.899 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.048      ;
; 98.899 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.048      ;
; 98.899 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.048      ;
; 98.899 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.048      ;
; 98.899 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.048      ;
; 98.899 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.048      ;
; 98.952 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.000      ;
; 98.997 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 0.946      ;
; 98.997 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 0.946      ;
; 98.997 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 0.946      ;
; 98.997 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 0.946      ;
; 98.997 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 0.946      ;
; 98.997 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 0.946      ;
; 99.030 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 0.913      ;
; 99.030 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 0.913      ;
; 99.030 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 0.913      ;
; 99.030 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 0.913      ;
; 99.030 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 0.913      ;
; 99.030 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 0.913      ;
; 99.030 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 0.913      ;
; 99.030 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 0.913      ;
; 99.030 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 0.913      ;
; 99.030 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 0.913      ;
; 99.127 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 0.813      ;
; 99.127 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 0.813      ;
; 99.127 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 0.813      ;
; 99.127 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 0.813      ;
; 99.127 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 0.813      ;
; 99.127 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 0.813      ;
; 99.127 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 0.813      ;
; 99.127 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 0.813      ;
; 99.127 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 0.813      ;
; 99.127 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 0.813      ;
; 99.127 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 0.813      ;
; 99.127 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 0.813      ;
; 99.171 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 0.771      ;
; 99.171 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 0.771      ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                 ; To Node                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.492 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.251      ; 0.827      ;
; 0.492 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[99]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.251      ; 0.827      ;
; 0.492 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.251      ; 0.827      ;
; 0.492 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.251      ; 0.827      ;
; 0.492 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.251      ; 0.827      ;
; 0.492 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.251      ; 0.827      ;
; 0.492 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|de2i_150_clk_12mhz:clk_12mhz|pfdena_reg                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.251      ; 0.827      ;
; 0.492 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|de2i_150_clk_12mhz:clk_12mhz|de2i_150_clk_12mhz_stdsync_sv6:stdsync2|de2i_150_clk_12mhz_dffpipe_l2c:dffpipe3|dffe4a[0]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.251      ; 0.827      ;
; 0.492 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|de2i_150_clk_12mhz:clk_12mhz|de2i_150_clk_12mhz_stdsync_sv6:stdsync2|de2i_150_clk_12mhz_dffpipe_l2c:dffpipe3|dffe5a[0]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.251      ; 0.827      ;
; 0.500 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|waitrequest_reset_override                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.278      ; 0.862      ;
; 0.500 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[99]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.278      ; 0.862      ;
; 0.500 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.278      ; 0.862      ;
; 0.500 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.278      ; 0.862      ;
; 0.500 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.278      ; 0.862      ;
; 0.500 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.278      ; 0.862      ;
; 0.500 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|de2i_150_altpll_0:altpll_0|pfdena_reg                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.278      ; 0.862      ;
; 0.500 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.278      ; 0.862      ;
; 0.539 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.672      ;
; 0.539 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.672      ;
; 0.539 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.672      ;
; 0.539 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.672      ;
; 0.539 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.672      ;
; 0.539 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.672      ;
; 0.539 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.672      ;
; 0.539 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.672      ;
; 0.551 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[99]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.684      ;
; 0.551 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.684      ;
; 0.551 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.684      ;
; 0.551 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.684      ;
; 0.655 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.788      ;
; 0.655 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.788      ;
; 0.655 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.788      ;
; 0.655 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.788      ;
; 0.655 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.788      ;
; 0.655 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_merlin_slave_translator:clk_12mhz_pll_slave_translator|read_latency_shift_reg[0]                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.788      ;
; 0.655 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][99]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.788      ;
; 0.655 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.788      ;
; 0.655 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.788      ;
; 0.655 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.788      ;
; 0.655 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.788      ;
; 0.694 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.827      ;
; 0.694 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.827      ;
; 0.694 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_merlin_slave_translator:clk_12mhz_pll_slave_translator|av_readdata_pre[1]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.827      ;
; 0.694 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|de2i_150_clk_12mhz:clk_12mhz|de2i_150_clk_12mhz_stdsync_sv6:stdsync2|de2i_150_clk_12mhz_dffpipe_l2c:dffpipe3|dffe6a[0]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.827      ;
; 0.694 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|de2i_150_clk_12mhz:clk_12mhz|prev_reset                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.827      ;
; 0.694 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_merlin_slave_translator:clk_12mhz_pll_slave_translator|av_readdata_pre[0]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.827      ;
; 0.702 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.862      ;
; 0.702 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.862      ;
; 0.702 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.862      ;
; 0.702 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[1]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.862      ;
; 0.702 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|de2i_150_altpll_0:altpll_0|prev_reset                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.862      ;
; 0.702 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.862      ;
; 0.702 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.862      ;
; 0.813 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[99]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.973      ;
; 0.813 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.973      ;
; 0.813 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.973      ;
; 0.813 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.973      ;
; 0.908 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 1.068      ;
; 0.908 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 1.068      ;
; 0.908 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 1.068      ;
; 0.908 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 1.068      ;
; 0.908 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 1.068      ;
; 0.908 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|de2i_150_altpll_0:altpll_0|de2i_150_altpll_0_stdsync_sv6:stdsync2|de2i_150_altpll_0_dffpipe_l2c:dffpipe3|dffe4a[0]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 1.068      ;
; 0.908 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|de2i_150_altpll_0:altpll_0|de2i_150_altpll_0_stdsync_sv6:stdsync2|de2i_150_altpll_0_dffpipe_l2c:dffpipe3|dffe5a[0]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 1.068      ;
; 0.908 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|de2i_150_altpll_0:altpll_0|de2i_150_altpll_0_stdsync_sv6:stdsync2|de2i_150_altpll_0_dffpipe_l2c:dffpipe3|dffe6a[0]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 1.068      ;
; 0.908 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 1.068      ;
; 0.908 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 1.068      ;
; 0.910 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][99]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 1.070      ;
; 0.910 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 1.070      ;
; 0.910 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 1.070      ;
; 0.910 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 1.070      ;
; 0.910 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 1.070      ;
; 0.910 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 1.070      ;
; 0.910 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 1.070      ;
; 0.910 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 1.070      ;
; 0.910 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 1.070      ;
; 0.910 ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 1.070      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                              ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.552  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.683      ;
; 0.552  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.683      ;
; 0.565  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.694      ;
; 0.565  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.694      ;
; 0.565  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.694      ;
; 0.565  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.694      ;
; 0.565  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.694      ;
; 0.565  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.694      ;
; 0.565  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.694      ;
; 0.565  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.694      ;
; 0.565  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.694      ;
; 0.565  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.694      ;
; 0.565  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.694      ;
; 0.565  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.694      ;
; 0.679  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.812      ;
; 0.679  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.812      ;
; 0.679  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.812      ;
; 0.679  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.812      ;
; 0.679  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.812      ;
; 0.679  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.812      ;
; 0.679  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.812      ;
; 0.679  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.812      ;
; 0.679  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.812      ;
; 0.679  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.812      ;
; 0.699  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.832      ;
; 0.699  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.832      ;
; 0.699  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.832      ;
; 0.699  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.832      ;
; 0.699  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.832      ;
; 0.699  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.832      ;
; 0.710  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.851      ;
; 0.787  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.910      ;
; 0.787  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.910      ;
; 0.787  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.910      ;
; 0.787  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.910      ;
; 0.787  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.910      ;
; 0.787  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.910      ;
; 0.787  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.910      ;
; 0.787  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.910      ;
; 0.787  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.910      ;
; 0.787  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.910      ;
; 0.789  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.911      ;
; 0.789  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.911      ;
; 0.789  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.911      ;
; 0.789  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.911      ;
; 0.789  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.911      ;
; 0.789  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.911      ;
; 0.789  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.911      ;
; 0.789  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.911      ;
; 0.789  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.911      ;
; 0.789  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.911      ;
; 0.799  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 0.935      ;
; 0.799  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 0.935      ;
; 0.799  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 0.935      ;
; 0.799  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 0.935      ;
; 0.799  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 0.935      ;
; 0.799  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 0.935      ;
; 0.799  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 0.935      ;
; 0.799  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 0.935      ;
; 0.801  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.925      ;
; 0.801  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.925      ;
; 0.801  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.925      ;
; 0.801  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.925      ;
; 0.818  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.943      ;
; 0.818  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.943      ;
; 0.818  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.943      ;
; 0.818  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.943      ;
; 0.818  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.943      ;
; 0.818  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.943      ;
; 0.818  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.943      ;
; 0.822  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 0.959      ;
; 0.822  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 0.959      ;
; 0.822  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 0.959      ;
; 0.822  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 0.959      ;
; 0.822  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 0.959      ;
; 0.822  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 0.959      ;
; 0.822  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 0.959      ;
; 0.822  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 0.959      ;
; 0.822  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 0.959      ;
; 0.822  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 0.959      ;
; 0.822  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 0.959      ;
; 50.176 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.403      ; 0.683      ;
; 50.176 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.403      ; 0.683      ;
; 50.714 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                               ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.399      ; 1.217      ;
+--------+--------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u0|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                                                                                   ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 1.409 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_traffic_limiter:limiter_001|last_channel[19]                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.254      ; 1.747      ;
; 1.409 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_traffic_limiter:limiter_001|last_channel[4]                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.254      ; 1.747      ;
; 1.409 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_traffic_limiter:limiter_001|last_dest_id[5]                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.254      ; 1.747      ;
; 1.412 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:sclk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.256      ; 1.752      ;
; 1.412 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:rightdata_s1_translator|wait_latency_counter[0]                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.259      ; 1.755      ;
; 1.412 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:rightdata_s1_translator|wait_latency_counter[1]                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.259      ; 1.755      ;
; 1.412 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:rightdata_s1_translator|read_latency_shift_reg[0]                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.259      ; 1.755      ;
; 1.412 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:rightdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.259      ; 1.755      ;
; 1.412 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:rightdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.259      ; 1.755      ;
; 1.412 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:rightdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.259      ; 1.755      ;
; 1.412 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:switch4_s1_translator|wait_latency_counter[1]                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.256      ; 1.752      ;
; 1.412 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:switch4_s1_translator|read_latency_shift_reg[0]                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.256      ; 1.752      ;
; 1.412 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:switch4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.256      ; 1.752      ;
; 1.412 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:switch4_s1_translator|wait_latency_counter[0]                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.256      ; 1.752      ;
; 1.412 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:switch4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.256      ; 1.752      ;
; 1.412 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:key0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.256      ; 1.752      ;
; 1.412 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:key0_s1_translator|wait_latency_counter[0]                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.256      ; 1.752      ;
; 1.412 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:key0_s1_translator|wait_latency_counter[1]                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.256      ; 1.752      ;
; 1.412 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:key0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.256      ; 1.752      ;
; 1.412 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:key0_s1_translator|read_latency_shift_reg[0]                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.256      ; 1.752      ;
; 1.412 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:key0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.256      ; 1.752      ;
; 1.412 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_led:led|data_out[3]                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.246      ; 1.742      ;
; 1.412 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:key0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.256      ; 1.752      ;
; 1.412 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:rightdata_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.259      ; 1.755      ;
; 1.412 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:sclk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.259      ; 1.755      ;
; 1.412 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:switch4_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.256      ; 1.752      ;
; 1.415 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.251      ; 1.750      ;
; 1.415 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:sclk_s1_translator|wait_latency_counter[1]                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.251      ; 1.750      ;
; 1.415 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:sclk_s1_translator|wait_latency_counter[0]                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.251      ; 1.750      ;
; 1.415 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:sclk_s1_translator|read_latency_shift_reg[0]                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.251      ; 1.750      ;
; 1.415 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:sclk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.251      ; 1.750      ;
; 1.415 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:sclk_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.251      ; 1.750      ;
; 1.415 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:key1_s1_translator|read_latency_shift_reg[0]                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.251      ; 1.750      ;
; 1.416 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:rightsenddata_s1_translator|read_latency_shift_reg[0]                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.250      ; 1.750      ;
; 1.416 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_switch0:switch2|d1_data_in                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.250      ; 1.750      ;
; 1.420 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_cmd_xbar_mux:cmd_xbar_mux|saved_grant[1]                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.235      ; 1.739      ;
; 1.420 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_cmd_xbar_mux:cmd_xbar_mux|saved_grant[0]                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.235      ; 1.739      ;
; 1.420 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:switch5_s1_translator|wait_latency_counter[1]                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.240      ; 1.744      ;
; 1.420 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:switch5_s1_translator|wait_latency_counter[0]                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.240      ; 1.744      ;
; 1.420 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:switch5_s1_translator|read_latency_shift_reg[0]                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.240      ; 1.744      ;
; 1.420 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:switch5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.240      ; 1.744      ;
; 1.420 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:switch5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.240      ; 1.744      ;
; 1.420 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_avalon_sc_fifo:switch5_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.240      ; 1.744      ;
; 1.420 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_wb_rd_addr_starting                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.245      ; 1.749      ;
; 1.420 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_wb_rd_data_starting                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.245      ; 1.749      ;
; 1.420 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_wb_rd_data_first                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.245      ; 1.749      ;
; 1.421 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_traffic_limiter:limiter_001|last_channel[15]                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.242      ; 1.747      ;
; 1.421 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_traffic_limiter:limiter_001|last_channel[27]                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.242      ; 1.747      ;
; 1.422 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|ic_fill_line[2]                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.219      ; 1.725      ;
; 1.422 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:nios2_qsys_jtag_debug_module_translator|av_readdata_pre[28]                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.219      ; 1.725      ;
; 1.422 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:nios2_qsys_jtag_debug_module_translator|av_readdata_pre[30]                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.219      ; 1.725      ;
; 1.422 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|i_readdata_d1[28]                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.219      ; 1.725      ;
; 1.425 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_src2[23]                                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.210      ; 1.719      ;
; 1.425 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_src2[7]                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.210      ; 1.719      ;
; 1.425 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_alu_result[9]                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.210      ; 1.719      ;
; 1.425 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_alu_result[7]                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.210      ; 1.719      ;
; 1.426 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:dout_s1_translator|wait_latency_counter[0]                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.240      ; 1.750      ;
; 1.426 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:switch1_s1_translator|wait_latency_counter[0]                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.240      ; 1.750      ;
; 1.426 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_slave_translator:uart_s1_translator|wait_latency_counter[0]                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.239      ; 1.749      ;
; 1.426 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_alu_result[14]                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.220      ; 1.730      ;
; 1.426 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|E_src1[14]                                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.220      ; 1.730      ;
; 1.426 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|E_src1[13]                                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.220      ; 1.730      ;
; 1.426 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|E_src2_reg[14]                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.220      ; 1.730      ;
; 1.426 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_led:led|data_out[6]                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.226      ; 1.736      ;
; 1.426 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_alu_result[13]                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.220      ; 1.730      ;
; 1.426 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mem_baddr[13]                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.220      ; 1.730      ;
; 1.426 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_actual_tag[3]                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.220      ; 1.730      ;
; 1.426 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mem_baddr[14]                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.220      ; 1.730      ;
; 1.426 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_read                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.239      ; 1.749      ;
; 1.426 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_readdatavalid_d1                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.240      ; 1.750      ;
; 1.426 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mem_stall                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.230      ; 1.740      ;
; 1.427 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_master_agent:nios2_qsys_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.239      ; 1.750      ;
; 1.427 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_traffic_limiter:limiter_001|last_channel[25]                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.235      ; 1.746      ;
; 1.427 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_traffic_limiter:limiter_001|last_channel[7]                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.235      ; 1.746      ;
; 1.427 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_traffic_limiter:limiter_001|last_channel[6]                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.235      ; 1.746      ;
; 1.427 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_leftsenddata:rightsenddata|data_out[11]                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.223      ; 1.734      ;
; 1.427 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_leftsenddata:rightsenddata|data_out[14]                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.223      ; 1.734      ;
; 1.427 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_leftsenddata:rightsenddata|data_out[10]                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.223      ; 1.734      ;
; 1.427 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_leftsenddata:rightsenddata|data_out[15]                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.223      ; 1.734      ;
; 1.428 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_switch0:switch0|d1_data_in                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.210      ; 1.722      ;
; 1.428 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_switch0:switch0|d2_data_in                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.210      ; 1.722      ;
; 1.428 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.228      ; 1.740      ;
; 1.428 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.228      ; 1.740      ;
; 1.428 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_A_dc_line_match_d1                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.214      ; 1.726      ;
; 1.430 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|E_src2_reg[7]                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.194      ; 1.708      ;
; 1.430 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|E_src2[4]                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.194      ; 1.708      ;
; 1.431 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_traffic_limiter:limiter_001|last_channel[30]                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.232      ; 1.747      ;
; 1.431 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_traffic_limiter:limiter_001|last_channel[35]                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.231      ; 1.746      ;
; 1.431 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_traffic_limiter:limiter_001|last_dest_id[0]                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.231      ; 1.746      ;
; 1.432 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_actual_tag[0]                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.213      ; 1.729      ;
; 1.432 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_dc_actual_tag[1]                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.213      ; 1.729      ;
; 1.432 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_traffic_limiter:limiter_001|last_channel[11]                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.231      ; 1.747      ;
; 1.432 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|altera_merlin_traffic_limiter:limiter_001|last_channel[10]                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.231      ; 1.747      ;
; 1.432 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|E_src1[12]                                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.213      ; 1.729      ;
; 1.432 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_alu_result[12]                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.213      ; 1.729      ;
; 1.432 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mem_baddr[12]                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.213      ; 1.729      ;
; 1.432 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|d_readdata_d1[1]                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.220      ; 1.736      ;
; 1.432 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|E_src1[11]                                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.213      ; 1.729      ;
; 1.432 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|M_alu_result[11]                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.213      ; 1.729      ;
; 1.432 ; de2i_150:u0|altera_reset_controller:rst_controller|r_sync_rst ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|A_mem_baddr[11]                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.213      ; 1.729      ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u0|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                             ;
+-------+--------------+----------------+------------------+-----------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                                                                                                                                        ;
+-------+--------------+----------------+------------------+-----------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; 2.864 ; 3.094        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a157~porta_address_reg0 ;
; 2.864 ; 3.094        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a157~porta_bytena_reg0  ;
; 2.864 ; 3.094        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a157~porta_datain_reg0  ;
; 2.864 ; 3.094        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a157~porta_we_reg       ;
; 2.865 ; 3.095        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a154~porta_address_reg0 ;
; 2.865 ; 3.095        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a154~porta_bytena_reg0  ;
; 2.865 ; 3.095        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a154~porta_datain_reg0  ;
; 2.865 ; 3.095        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a154~porta_we_reg       ;
; 2.865 ; 3.095        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a158~porta_address_reg0 ;
; 2.865 ; 3.095        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a158~porta_bytena_reg0  ;
; 2.865 ; 3.095        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a158~porta_datain_reg0  ;
; 2.865 ; 3.095        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a158~porta_we_reg       ;
; 2.865 ; 3.095        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a162~porta_address_reg0 ;
; 2.865 ; 3.095        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a162~porta_bytena_reg0  ;
; 2.865 ; 3.095        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a162~porta_datain_reg0  ;
; 2.865 ; 3.095        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a162~porta_we_reg       ;
; 2.865 ; 3.095        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a186~porta_address_reg0 ;
; 2.865 ; 3.095        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a186~porta_bytena_reg0  ;
; 2.865 ; 3.095        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a186~porta_datain_reg0  ;
; 2.865 ; 3.095        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a186~porta_we_reg       ;
; 2.865 ; 3.095        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a30~porta_address_reg0  ;
; 2.865 ; 3.095        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a30~porta_bytena_reg0   ;
; 2.865 ; 3.095        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a30~porta_datain_reg0   ;
; 2.865 ; 3.095        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a30~porta_we_reg        ;
; 2.865 ; 3.095        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a35~porta_address_reg0  ;
; 2.865 ; 3.095        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a35~porta_bytena_reg0   ;
; 2.865 ; 3.095        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a35~porta_datain_reg0   ;
; 2.865 ; 3.095        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a35~porta_we_reg        ;
; 2.865 ; 3.095        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a86~porta_address_reg0  ;
; 2.865 ; 3.095        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a86~porta_bytena_reg0   ;
; 2.865 ; 3.095        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a86~porta_datain_reg0   ;
; 2.865 ; 3.095        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a86~porta_we_reg        ;
; 2.865 ; 3.095        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a90~porta_address_reg0  ;
; 2.865 ; 3.095        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a90~porta_bytena_reg0   ;
; 2.865 ; 3.095        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a90~porta_datain_reg0   ;
; 2.865 ; 3.095        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a90~porta_we_reg        ;
; 2.865 ; 3.095        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a93~porta_address_reg0  ;
; 2.865 ; 3.095        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a93~porta_bytena_reg0   ;
; 2.865 ; 3.095        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a93~porta_datain_reg0   ;
; 2.865 ; 3.095        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a93~porta_we_reg        ;
; 2.866 ; 3.096        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a142~porta_address_reg0 ;
; 2.866 ; 3.096        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a142~porta_bytena_reg0  ;
; 2.866 ; 3.096        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a142~porta_datain_reg0  ;
; 2.866 ; 3.096        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a142~porta_we_reg       ;
; 2.866 ; 3.096        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a150~porta_address_reg0 ;
; 2.866 ; 3.096        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a150~porta_bytena_reg0  ;
; 2.866 ; 3.096        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a150~porta_datain_reg0  ;
; 2.866 ; 3.096        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a150~porta_we_reg       ;
; 2.866 ; 3.096        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a151~porta_address_reg0 ;
; 2.866 ; 3.096        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a151~porta_bytena_reg0  ;
; 2.866 ; 3.096        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a151~porta_datain_reg0  ;
; 2.866 ; 3.096        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a151~porta_we_reg       ;
; 2.866 ; 3.096        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a182~porta_address_reg0 ;
; 2.866 ; 3.096        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a182~porta_bytena_reg0  ;
; 2.866 ; 3.096        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a182~porta_datain_reg0  ;
; 2.866 ; 3.096        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a182~porta_we_reg       ;
; 2.866 ; 3.096        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a189~porta_address_reg0 ;
; 2.866 ; 3.096        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a189~porta_bytena_reg0  ;
; 2.866 ; 3.096        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a189~porta_datain_reg0  ;
; 2.866 ; 3.096        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a189~porta_we_reg       ;
; 2.866 ; 3.096        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a22~porta_address_reg0  ;
; 2.866 ; 3.096        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a22~porta_bytena_reg0   ;
; 2.866 ; 3.096        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a22~porta_datain_reg0   ;
; 2.866 ; 3.096        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a22~porta_we_reg        ;
; 2.866 ; 3.096        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a29~porta_address_reg0  ;
; 2.866 ; 3.096        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a29~porta_bytena_reg0   ;
; 2.866 ; 3.096        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a29~porta_datain_reg0   ;
; 2.866 ; 3.096        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a29~porta_we_reg        ;
; 2.866 ; 3.096        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a2~porta_address_reg0   ;
; 2.866 ; 3.096        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a2~porta_bytena_reg0    ;
; 2.866 ; 3.096        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a2~porta_datain_reg0    ;
; 2.866 ; 3.096        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a2~porta_we_reg         ;
; 2.867 ; 3.097        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a103~porta_address_reg0 ;
; 2.867 ; 3.097        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a103~porta_bytena_reg0  ;
; 2.867 ; 3.097        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a103~porta_datain_reg0  ;
; 2.867 ; 3.097        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a103~porta_we_reg       ;
; 2.867 ; 3.097        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a108~porta_address_reg0 ;
; 2.867 ; 3.097        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a108~porta_bytena_reg0  ;
; 2.867 ; 3.097        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a108~porta_datain_reg0  ;
; 2.867 ; 3.097        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a108~porta_we_reg       ;
; 2.867 ; 3.097        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a109~porta_address_reg0 ;
; 2.867 ; 3.097        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a109~porta_bytena_reg0  ;
; 2.867 ; 3.097        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a109~porta_datain_reg0  ;
; 2.867 ; 3.097        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a109~porta_we_reg       ;
; 2.867 ; 3.097        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a118~porta_address_reg0 ;
; 2.867 ; 3.097        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a118~porta_bytena_reg0  ;
; 2.867 ; 3.097        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a118~porta_datain_reg0  ;
; 2.867 ; 3.097        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a118~porta_we_reg       ;
; 2.867 ; 3.097        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a119~porta_address_reg0 ;
; 2.867 ; 3.097        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a119~porta_bytena_reg0  ;
; 2.867 ; 3.097        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a119~porta_datain_reg0  ;
; 2.867 ; 3.097        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a119~porta_we_reg       ;
; 2.867 ; 3.097        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a125~porta_address_reg0 ;
; 2.867 ; 3.097        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a125~porta_bytena_reg0  ;
; 2.867 ; 3.097        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a125~porta_datain_reg0  ;
; 2.867 ; 3.097        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a125~porta_we_reg       ;
; 2.867 ; 3.097        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a13~porta_address_reg0  ;
; 2.867 ; 3.097        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a13~porta_bytena_reg0   ;
; 2.867 ; 3.097        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a13~porta_datain_reg0   ;
; 2.867 ; 3.097        ; 0.230          ; High Pulse Width ; u0|altpll_0|sd1|pll7|clk[0] ; Rise       ; de2i_150:u0|de2i_150_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_c0d1:auto_generated|ram_block1a13~porta_we_reg        ;
+-------+--------------+----------------+------------------+-----------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                               ;
+-------+--------------+----------------+-----------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                                                                           ;
+-------+--------------+----------------+-----------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.290 ; 9.474        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                         ;
; 9.290 ; 9.474        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                         ;
; 9.290 ; 9.474        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                        ;
; 9.290 ; 9.474        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                        ;
; 9.290 ; 9.474        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]                                        ;
; 9.290 ; 9.474        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[99]                                        ;
; 9.290 ; 9.474        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|waitrequest_reset_override                                                              ;
; 9.290 ; 9.474        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|de2i_150_altpll_0:altpll_0|pfdena_reg                                                                                                                ;
; 9.293 ; 9.477        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                     ;
; 9.293 ; 9.477        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                    ;
; 9.293 ; 9.477        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                    ;
; 9.293 ; 9.477        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]                                    ;
; 9.293 ; 9.477        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59]                                    ;
; 9.293 ; 9.477        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[99]                                    ;
; 9.293 ; 9.477        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|de2i_150_clk_12mhz:clk_12mhz|de2i_150_clk_12mhz_stdsync_sv6:stdsync2|de2i_150_clk_12mhz_dffpipe_l2c:dffpipe3|dffe4a[0]                               ;
; 9.293 ; 9.477        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|de2i_150_clk_12mhz:clk_12mhz|de2i_150_clk_12mhz_stdsync_sv6:stdsync2|de2i_150_clk_12mhz_dffpipe_l2c:dffpipe3|dffe5a[0]                               ;
; 9.293 ; 9.477        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|de2i_150_clk_12mhz:clk_12mhz|pfdena_reg                                                                                                              ;
; 9.314 ; 9.498        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                              ;
; 9.314 ; 9.498        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                              ;
; 9.314 ; 9.498        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                              ;
; 9.314 ; 9.498        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                              ;
; 9.314 ; 9.498        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                            ;
; 9.314 ; 9.498        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                            ;
; 9.314 ; 9.498        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                              ;
; 9.314 ; 9.498        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                                               ;
; 9.314 ; 9.498        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]                                               ;
; 9.314 ; 9.498        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                              ;
; 9.314 ; 9.498        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                               ;
; 9.314 ; 9.498        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][99]                                               ;
; 9.314 ; 9.498        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                              ;
; 9.314 ; 9.498        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:altpll_0_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                              ;
; 9.314 ; 9.498        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;
; 9.314 ; 9.498        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;
; 9.314 ; 9.498        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ;
; 9.314 ; 9.498        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                      ;
; 9.314 ; 9.498        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]                                     ;
; 9.314 ; 9.498        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[99]                                     ;
; 9.314 ; 9.498        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;
; 9.314 ; 9.498        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1      ;
; 9.314 ; 9.498        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]     ;
; 9.314 ; 9.498        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]                                        ;
; 9.314 ; 9.498        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59]                                        ;
; 9.314 ; 9.498        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ;
; 9.314 ; 9.498        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[0]                                                                      ;
; 9.314 ; 9.498        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[1]                                                                      ;
; 9.314 ; 9.498        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                               ;
; 9.314 ; 9.498        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|de2i_150_altpll_0:altpll_0|de2i_150_altpll_0_stdsync_sv6:stdsync2|de2i_150_altpll_0_dffpipe_l2c:dffpipe3|dffe4a[0]                                   ;
; 9.314 ; 9.498        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|de2i_150_altpll_0:altpll_0|de2i_150_altpll_0_stdsync_sv6:stdsync2|de2i_150_altpll_0_dffpipe_l2c:dffpipe3|dffe5a[0]                                   ;
; 9.314 ; 9.498        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|de2i_150_altpll_0:altpll_0|de2i_150_altpll_0_stdsync_sv6:stdsync2|de2i_150_altpll_0_dffpipe_l2c:dffpipe3|dffe6a[0]                                   ;
; 9.314 ; 9.498        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|de2i_150_altpll_0:altpll_0|prev_reset                                                                                                                ;
; 9.316 ; 9.500        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                             ;
; 9.316 ; 9.500        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                             ;
; 9.316 ; 9.500        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                             ;
; 9.316 ; 9.500        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                             ;
; 9.316 ; 9.500        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                           ;
; 9.316 ; 9.500        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                           ;
; 9.316 ; 9.500        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                             ;
; 9.316 ; 9.500        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                                              ;
; 9.316 ; 9.500        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][99]                                              ;
; 9.316 ; 9.500        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                             ;
; 9.316 ; 9.500        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                              ;
; 9.316 ; 9.500        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][99]                                              ;
; 9.316 ; 9.500        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                             ;
; 9.316 ; 9.500        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_sc_fifo:clk_12mhz_pll_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                             ;
; 9.316 ; 9.500        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;
; 9.316 ; 9.500        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;
; 9.316 ; 9.500        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                     ;
; 9.316 ; 9.500        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]                                    ;
; 9.316 ; 9.500        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;
; 9.316 ; 9.500        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;
; 9.316 ; 9.500        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;
; 9.316 ; 9.500        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ;
; 9.316 ; 9.500        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                      ;
; 9.316 ; 9.500        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]                                     ;
; 9.316 ; 9.500        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[99]                                     ;
; 9.316 ; 9.500        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;
; 9.316 ; 9.500        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_merlin_slave_translator:clk_12mhz_pll_slave_translator|av_readdata_pre[0]                                                                     ;
; 9.316 ; 9.500        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_merlin_slave_translator:clk_12mhz_pll_slave_translator|av_readdata_pre[1]                                                                     ;
; 9.316 ; 9.500        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_merlin_slave_translator:clk_12mhz_pll_slave_translator|read_latency_shift_reg[0]                                                              ;
; 9.316 ; 9.500        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                         ;
; 9.316 ; 9.500        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                         ;
; 9.316 ; 9.500        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                        ;
; 9.316 ; 9.500        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|de2i_150_clk_12mhz:clk_12mhz|de2i_150_clk_12mhz_stdsync_sv6:stdsync2|de2i_150_clk_12mhz_dffpipe_l2c:dffpipe3|dffe6a[0]                               ;
; 9.316 ; 9.500        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; de2i_150:u0|de2i_150_clk_12mhz:clk_12mhz|prev_reset                                                                                                              ;
; 9.449 ; 9.449        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                                                                                                                 ;
; 9.452 ; 9.452        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u0|altpll_0|sd1|pll7|inclk[0]                                                                                                                                    ;
; 9.453 ; 9.453        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u0|clk_12mhz|sd1|pll7|inclk[0]                                                                                                                                   ;
; 9.464 ; 9.464        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                                                                                                                   ;
; 9.464 ; 9.464        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                                                                                                                     ;
; 9.467 ; 9.467        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0]                                                                                                                                      ;
; 9.467 ; 9.467        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u0|altpll_0|sd1|pll7|observablevcoout                                                                                                                            ;
; 9.468 ; 9.468        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u0|clk_12mhz|sd1|pll7|clk[0]                                                                                                                                     ;
; 9.468 ; 9.468        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u0|clk_12mhz|sd1|pll7|observablevcoout                                                                                                                           ;
; 9.470 ; 9.470        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u0|altpll_0_pll_slave_translator|waitrequest_reset_override|clk                                                                                                  ;
; 9.470 ; 9.470        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u0|altpll_0|pfdena_reg|clk                                                                                                                                       ;
; 9.470 ; 9.470        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u0|crosser|clock_xer|out_data_buffer[0]|clk                                                                                                                      ;
; 9.470 ; 9.470        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u0|crosser|clock_xer|out_data_buffer[1]|clk                                                                                                                      ;
; 9.470 ; 9.470        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u0|crosser|clock_xer|out_data_buffer[38]|clk                                                                                                                     ;
; 9.470 ; 9.470        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u0|crosser|clock_xer|out_data_buffer[39]|clk                                                                                                                     ;
; 9.470 ; 9.470        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u0|crosser|clock_xer|out_data_buffer[58]|clk                                                                                                                     ;
+-------+--------------+----------------+-----------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK2_50 ; Rise       ; CLOCK2_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK3_50 ; Rise       ; CLOCK3_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.434 ; 49.650       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                                               ;
; 49.436 ; 49.652       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                         ;
; 49.436 ; 49.652       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; de2i_150:u0|de2i_150_jtag_uart:jtag_uart|alt_jtag_atlantic:de2i_150_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                                                                                        ;
; 49.454 ; 49.638       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.454 ; 49.638       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.454 ; 49.638       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|ir_out[1]                                                    ;
; 49.465 ; 49.649       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|DRsize.000                                                   ;
; 49.465 ; 49.649       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|DRsize.010                                                   ;
; 49.465 ; 49.649       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|DRsize.100                                                   ;
; 49.478 ; 49.662       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[16]                                                       ;
; 49.478 ; 49.662       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[17]                                                       ;
; 49.478 ; 49.662       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[18]                                                       ;
; 49.478 ; 49.662       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[19]                                                       ;
; 49.478 ; 49.662       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[20]                                                       ;
; 49.478 ; 49.662       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[21]                                                       ;
; 49.478 ; 49.662       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[22]                                                       ;
; 49.478 ; 49.662       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[23]                                                       ;
; 49.478 ; 49.662       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[24]                                                       ;
; 49.478 ; 49.662       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[25]                                                       ;
; 49.478 ; 49.662       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[26]                                                       ;
; 49.478 ; 49.662       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[27]                                                       ;
; 49.478 ; 49.662       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[28]                                                       ;
; 49.478 ; 49.662       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[29]                                                       ;
; 49.478 ; 49.662       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[30]                                                       ;
; 49.478 ; 49.662       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[32]                                                       ;
; 49.478 ; 49.662       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[33]                                                       ;
; 49.478 ; 49.662       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|sr[34]                                                       ;
; 49.478 ; 49.662       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                                                                                ;
; 49.478 ; 49.662       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                                                ;
; 49.478 ; 49.662       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                                                ;
; 49.478 ; 49.662       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                                                                                ;
; 49.478 ; 49.662       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                                                                              ;
; 49.478 ; 49.662       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                                              ;
; 49.478 ; 49.662       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                                                              ;
; 49.478 ; 49.662       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                                                                                              ;
; 49.478 ; 49.662       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                                                   ;
; 49.478 ; 49.662       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                                                   ;
; 49.478 ; 49.662       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                                                                                                    ;
; 49.478 ; 49.662       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                                                                                                    ;
; 49.478 ; 49.662       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                                                                                                    ;
; 49.478 ; 49.662       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                                                                                                    ;
; 49.478 ; 49.662       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                                                                                     ;
; 49.478 ; 49.662       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                                                                                     ;
; 49.478 ; 49.662       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                                                                     ;
; 49.478 ; 49.662       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                                                                                     ;
; 49.478 ; 49.662       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                                                                     ;
; 49.478 ; 49.662       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                                                     ;
; 49.478 ; 49.662       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                                                                     ;
; 49.478 ; 49.662       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                                                                                     ;
; 49.478 ; 49.662       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                                                                                     ;
; 49.478 ; 49.662       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                                                     ;
; 49.478 ; 49.662       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                                                                                       ;
; 49.478 ; 49.662       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                                                                                       ;
; 49.478 ; 49.662       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                                                                                       ;
; 49.478 ; 49.662       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                                                                                                       ;
; 49.478 ; 49.662       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                                                       ;
; 49.478 ; 49.662       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                                       ;
; 49.478 ; 49.662       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                                                       ;
; 49.478 ; 49.662       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                                                    ;
; 49.478 ; 49.662       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                    ;
; 49.478 ; 49.662       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                                                    ;
; 49.478 ; 49.662       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                                                    ;
; 49.478 ; 49.662       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                                                    ;
; 49.478 ; 49.662       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                                                    ;
; 49.478 ; 49.662       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                                                    ;
; 49.478 ; 49.662       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                                                    ;
; 49.478 ; 49.662       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                                                    ;
; 49.478 ; 49.662       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                                                                                                    ;
; 49.478 ; 49.662       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                                                                                                                                 ;
; 49.478 ; 49.662       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                                                                                                                                                                 ;
; 49.478 ; 49.662       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                                                                                                                                                                 ;
; 49.478 ; 49.662       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                                                                                                                                                                                 ;
; 49.478 ; 49.662       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                                                                                 ;
; 49.478 ; 49.662       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                                  ;
; 49.478 ; 49.662       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                                                  ;
; 49.478 ; 49.662       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                                                                                                              ;
; 49.478 ; 49.662       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                                                                                              ;
; 49.478 ; 49.662       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                                                                                              ;
; 49.478 ; 49.662       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                                                                                              ;
; 49.478 ; 49.662       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                                                                                              ;
; 49.478 ; 49.662       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                                                                                                              ;
; 49.478 ; 49.662       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                                              ;
; 49.478 ; 49.662       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                                                                                              ;
; 49.478 ; 49.662       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                                                                                              ;
; 49.478 ; 49.662       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                                              ;
; 49.478 ; 49.662       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                ;
; 49.478 ; 49.662       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                                                               ;
; 49.478 ; 49.662       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                               ;
; 49.478 ; 49.662       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                                               ;
; 49.478 ; 49.662       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                               ;
; 49.478 ; 49.662       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                                               ;
; 49.478 ; 49.662       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                                                               ;
; 49.478 ; 49.662       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                ;
; 49.478 ; 49.662       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                                                ;
; 49.478 ; 49.662       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                                ;
; 49.478 ; 49.662       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                                                ;
; 49.478 ; 49.662       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                              ;
; 49.478 ; 49.662       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                              ;
; 49.478 ; 49.662       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                              ;
; 49.478 ; 49.662       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                          ;
+---------------------+---------------------+-------+-------+------------+-----------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+---------------------+---------------------+-------+-------+------------+-----------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.574 ; 0.988 ; Rise       ; altera_reserved_tck         ;
; altera_reserved_tms ; altera_reserved_tck ; 2.088 ; 2.590 ; Rise       ; altera_reserved_tck         ;
; ADC_cardAIC_DOUT    ; CLOCK_50            ; 3.837 ; 4.651 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
; ADC_cardAIC_LRCIN   ; CLOCK_50            ; 3.977 ; 4.771 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
; ADC_cardAIC_LRCOUT  ; CLOCK_50            ; 3.923 ; 4.708 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
; KEY[*]              ; CLOCK_50            ; 4.130 ; 4.926 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  KEY[0]             ; CLOCK_50            ; 3.981 ; 4.770 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  KEY[1]             ; CLOCK_50            ; 4.024 ; 4.826 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  KEY[2]             ; CLOCK_50            ; 4.130 ; 4.926 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  KEY[3]             ; CLOCK_50            ; 3.918 ; 4.710 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
; SW[*]               ; CLOCK_50            ; 3.871 ; 4.635 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  SW[0]              ; CLOCK_50            ; 3.744 ; 4.506 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  SW[1]              ; CLOCK_50            ; 3.623 ; 4.369 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  SW[2]              ; CLOCK_50            ; 3.871 ; 4.635 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  SW[3]              ; CLOCK_50            ; 3.778 ; 4.560 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  SW[4]              ; CLOCK_50            ; 3.831 ; 4.602 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  SW[5]              ; CLOCK_50            ; 3.756 ; 4.510 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  SW[6]              ; CLOCK_50            ; 3.542 ; 4.262 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  SW[7]              ; CLOCK_50            ; 3.450 ; 4.168 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  SW[8]              ; CLOCK_50            ; 3.474 ; 4.181 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
+---------------------+---------------------+-------+-------+------------+-----------------------------+


+--------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                             ;
+---------------------+---------------------+--------+--------+------------+-----------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference             ;
+---------------------+---------------------+--------+--------+------------+-----------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.687  ; 0.307  ; Rise       ; altera_reserved_tck         ;
; altera_reserved_tms ; altera_reserved_tck ; 0.427  ; 0.048  ; Rise       ; altera_reserved_tck         ;
; ADC_cardAIC_DOUT    ; CLOCK_50            ; -3.419 ; -4.203 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
; ADC_cardAIC_LRCIN   ; CLOCK_50            ; -3.373 ; -4.126 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
; ADC_cardAIC_LRCOUT  ; CLOCK_50            ; -3.180 ; -3.910 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
; KEY[*]              ; CLOCK_50            ; -3.123 ; -3.868 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  KEY[0]             ; CLOCK_50            ; -3.123 ; -3.868 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  KEY[1]             ; CLOCK_50            ; -3.139 ; -3.880 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  KEY[2]             ; CLOCK_50            ; -3.349 ; -4.093 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  KEY[3]             ; CLOCK_50            ; -3.275 ; -4.042 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
; SW[*]               ; CLOCK_50            ; -2.714 ; -3.409 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  SW[0]              ; CLOCK_50            ; -3.023 ; -3.772 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  SW[1]              ; CLOCK_50            ; -2.993 ; -3.716 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  SW[2]              ; CLOCK_50            ; -2.714 ; -3.409 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  SW[3]              ; CLOCK_50            ; -3.142 ; -3.902 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  SW[4]              ; CLOCK_50            ; -2.959 ; -3.670 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  SW[5]              ; CLOCK_50            ; -3.049 ; -3.770 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  SW[6]              ; CLOCK_50            ; -2.916 ; -3.616 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  SW[7]              ; CLOCK_50            ; -2.828 ; -3.499 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  SW[8]              ; CLOCK_50            ; -3.041 ; -3.735 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
+---------------------+---------------------+--------+--------+------------+-----------------------------+


+-------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                 ;
+---------------------+---------------------+-------+-------+------------+------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference              ;
+---------------------+---------------------+-------+-------+------------+------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 7.814 ; 8.326 ; Fall       ; altera_reserved_tck          ;
; ADC_cardAD_SCLK     ; CLOCK_50            ; 3.728 ; 4.058 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0]  ;
; ADC_cardAD_SDIO     ; CLOCK_50            ; 3.351 ; 3.579 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0]  ;
; ADC_cardAIC_SPI_CS  ; CLOCK_50            ; 3.455 ; 3.716 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0]  ;
; LEDG[*]             ; CLOCK_50            ; 5.292 ; 5.813 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0]  ;
;  LEDG[0]            ; CLOCK_50            ; 5.157 ; 5.641 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0]  ;
;  LEDG[1]            ; CLOCK_50            ; 5.292 ; 5.813 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0]  ;
;  LEDG[2]            ; CLOCK_50            ; 4.115 ; 4.497 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0]  ;
;  LEDG[3]            ; CLOCK_50            ; 4.903 ; 5.295 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0]  ;
;  LEDG[4]            ; CLOCK_50            ; 3.249 ; 3.495 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0]  ;
;  LEDG[5]            ; CLOCK_50            ; 3.812 ; 4.165 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0]  ;
;  LEDG[6]            ; CLOCK_50            ; 3.622 ; 3.881 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0]  ;
;  LEDG[7]            ; CLOCK_50            ; 3.233 ; 3.497 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0]  ;
; UART_TXD            ; CLOCK_50            ; 4.288 ; 4.051 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0]  ;
; ADC_cardAIC_XCLK    ; CLOCK_50            ; 1.526 ;       ; Rise       ; u0|clk_12mhz|sd1|pll7|clk[0] ;
; ADC_cardAIC_XCLK    ; CLOCK_50            ;       ; 1.524 ; Fall       ; u0|clk_12mhz|sd1|pll7|clk[0] ;
+---------------------+---------------------+-------+-------+------------+------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                         ;
+---------------------+---------------------+-------+-------+------------+------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference              ;
+---------------------+---------------------+-------+-------+------------+------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 6.776 ; 7.286 ; Fall       ; altera_reserved_tck          ;
; ADC_cardAD_SCLK     ; CLOCK_50            ; 3.409 ; 3.727 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0]  ;
; ADC_cardAD_SDIO     ; CLOCK_50            ; 3.047 ; 3.267 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0]  ;
; ADC_cardAIC_SPI_CS  ; CLOCK_50            ; 3.148 ; 3.400 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0]  ;
; LEDG[*]             ; CLOCK_50            ; 2.932 ; 3.185 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0]  ;
;  LEDG[0]            ; CLOCK_50            ; 4.780 ; 5.245 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0]  ;
;  LEDG[1]            ; CLOCK_50            ; 4.909 ; 5.410 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0]  ;
;  LEDG[2]            ; CLOCK_50            ; 3.780 ; 4.147 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0]  ;
;  LEDG[3]            ; CLOCK_50            ; 4.537 ; 4.914 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0]  ;
;  LEDG[4]            ; CLOCK_50            ; 2.948 ; 3.185 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0]  ;
;  LEDG[5]            ; CLOCK_50            ; 3.490 ; 3.829 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0]  ;
;  LEDG[6]            ; CLOCK_50            ; 3.305 ; 3.553 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0]  ;
;  LEDG[7]            ; CLOCK_50            ; 2.932 ; 3.187 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0]  ;
; UART_TXD            ; CLOCK_50            ; 3.946 ; 3.720 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0]  ;
; ADC_cardAIC_XCLK    ; CLOCK_50            ; 1.301 ;       ; Rise       ; u0|clk_12mhz|sd1|pll7|clk[0] ;
; ADC_cardAIC_XCLK    ; CLOCK_50            ;       ; 1.301 ; Fall       ; u0|clk_12mhz|sd1|pll7|clk[0] ;
+---------------------+---------------------+-------+-------+------------+------------------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 14
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 8.728 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                                                          ; Synchronization Node                                                                                                                                                                                                                                                                                                                                                 ; Typical MTBF (Years)   ; Included in Design MTBF ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                        ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                                          ; Greater than 1 Billion ; Yes                     ;
; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                             ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                                      ; Greater than 1 Billion ; Yes                     ;
; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                    ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                                      ; Greater than 1 Billion ; Yes                     ;
; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                             ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                                      ; Greater than 1 Billion ; Yes                     ;
; UART_RXD                                                                                                                                                                                             ; de2i_150:u0|de2i_150_uart:uart|de2i_150_uart_rx:the_de2i_150_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                                                                                                                      ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                      ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_nios2_oci_debug:the_de2i_150_nios2_qsys_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                    ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_sysclk:the_de2i_150_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                       ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_sysclk:the_de2i_150_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ; Greater than 1 Billion ; Yes                     ;
; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                    ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                                      ; Greater than 1 Billion ; Yes                     ;
; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                    ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                                      ; Greater than 1 Billion ; Yes                     ;
; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                 ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                                          ; Greater than 1 Billion ; Yes                     ;
; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                             ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                                      ; Greater than 1 Billion ; Yes                     ;
; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|hbreak_enabled                                                                                                                                            ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_nios2_oci_debug:the_de2i_150_nios2_qsys_nios2_oci_debug|monitor_ready ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1       ; Greater than 1 Billion ; Yes                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                  ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                  ; 8.728                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                     ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                  ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                         ;                        ;              ;                  ;              ;
;  u0|altpll_0|sd1|pll7|clk[0]                                                                                                                                  ;                        ; 6.250        ; 160.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                           ;                        ;              ;                  ;              ;
;  de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                     ;                        ;              ;                  ;              ;
;  de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 5.751        ;
;  de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 2.977        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                      ; 8.787                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                         ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                             ;                        ;              ;                  ;              ;
;  u0|altpll_0|sd1|pll7|clk[0]                                                                                                                                      ;                        ; 6.250        ; 160.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                               ;                        ;              ;                  ;              ;
;  de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                         ;                        ;              ;                  ;              ;
;  de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 5.815        ;
;  de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 2.972        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                      ; 9.065                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                         ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                             ;                        ;              ;                  ;              ;
;  u0|altpll_0|sd1|pll7|clk[0]                                                                                                                                      ;                        ; 6.250        ; 160.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                               ;                        ;              ;                  ;              ;
;  de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                         ;                        ;              ;                  ;              ;
;  de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 5.748        ;
;  de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 3.317        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                      ; 9.469                  ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                         ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                             ;                        ;              ;                  ;              ;
;  u0|altpll_0|sd1|pll7|clk[0]                                                                                                                                      ;                        ; 6.250        ; 160.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                               ;                        ;              ;                  ;              ;
;  de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                         ;                        ;              ;                  ;              ;
;  de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 5.817        ;
;  de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 3.652        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; UART_RXD                                                                                                                        ;
; Synchronization Node    ; de2i_150:u0|de2i_150_uart:uart|de2i_150_uart_rx:the_de2i_150_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 11.174                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 20                     ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                          ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                             ;                        ;              ;                  ;              ;
;  u0|altpll_0|sd1|pll7|clk[0]                                                                                                      ;                        ; 6.250        ; 160.0 MHz        ;              ;
; Asynchronous Source                                                                                                               ;                        ;              ;                  ;              ;
;  UART_RXD                                                                                                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                        ;              ;                  ;              ;
;  de2i_150:u0|de2i_150_uart:uart|de2i_150_uart_rx:the_de2i_150_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 5.817        ;
;  de2i_150:u0|de2i_150_uart:uart|de2i_150_uart_rx:the_de2i_150_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 5.357        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                                                   ;
; Synchronization Node    ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_nios2_oci_debug:the_de2i_150_nios2_qsys_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                        ; 11.421                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                           ; 20                     ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u0|altpll_0|sd1|pll7|clk[0]                                                                                                                                                                                                                        ;                        ; 6.250        ; 160.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  u0|altpll_0|sd1|pll7|clk[0]                                                                                                                                                                                                                        ;                        ; 6.250        ; 160.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_nios2_oci_debug:the_de2i_150_nios2_qsys_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 5.817        ;
;  de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_nios2_oci_debug:the_de2i_150_nios2_qsys_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 5.604        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                                       ;
; Synchronization Node    ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_sysclk:the_de2i_150_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                           ; 11.623                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                              ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                   ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u0|altpll_0|sd1|pll7|clk[0]                                                                                                                                                                                                                                                                                                                                           ;                        ; 6.250        ; 160.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_sysclk:the_de2i_150_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 5.816        ;
;  de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_sysclk:the_de2i_150_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 5.807        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                                       ;
; Synchronization Node    ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_sysclk:the_de2i_150_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                               ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                               ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                  ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                   ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                           ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                           ; 11.628                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                              ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                   ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u0|altpll_0|sd1|pll7|clk[0]                                                                                                                                                                                                                                                                                                                                           ;                        ; 6.250        ; 160.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_sysclk:the_de2i_150_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ;                        ;              ;                  ; 5.817        ;
;  de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_sysclk:the_de2i_150_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ;                        ;              ;                  ; 5.811        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                      ; 38.021                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                         ; 20                     ;              ;                  ;              ;
; Source Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  u0|altpll_0|sd1|pll7|clk[0]                                                                                                                                      ;                        ; 6.250        ; 160.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                             ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                               ;                        ;              ;                  ;              ;
;  de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                         ;                        ;              ;                  ;              ;
;  de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 19.502       ;
;  de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 18.519       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ;
; Synchronization Node    ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                      ; 38.212                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                         ; 20                     ;              ;                  ;              ;
; Source Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  u0|altpll_0|sd1|pll7|clk[0]                                                                                                                                      ;                        ; 6.250        ; 160.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                             ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                               ;                        ;              ;                  ;              ;
;  de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                         ;                        ;              ;                  ;              ;
;  de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1  ;                        ;              ;                  ; 19.500       ;
;  de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ;                        ;              ;                  ; 18.712       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                  ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                  ; 38.597                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                     ; 20                     ;              ;                  ;              ;
; Source Clock                                                                                                                                                  ;                        ;              ;                  ;              ;
;  u0|altpll_0|sd1|pll7|clk[0]                                                                                                                                  ;                        ; 6.250        ; 160.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                         ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                           ;                        ;              ;                  ;              ;
;  de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                     ;                        ;              ;                  ;              ;
;  de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 19.500       ;
;  de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 19.097       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                           ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ;
; Synchronization Node    ; de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                          ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                             ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                              ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                      ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                      ; 38.664                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                         ; 20                     ;              ;                  ;              ;
; Source Clock                                                                                                                                                      ;                        ;              ;                  ;              ;
;  u0|altpll_0|sd1|pll7|clk[0]                                                                                                                                      ;                        ; 6.250        ; 160.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                             ;                        ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                               ;                        ;              ;                  ;              ;
;  de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                         ;                        ;              ;                  ;              ;
;  de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1  ;                        ;              ;                  ; 19.565       ;
;  de2i_150:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ;                        ;              ;                  ; 19.099       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|hbreak_enabled                                                                                                                                                                                                                                                                                                      ;
; Synchronization Node    ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                     ; 198.430                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                        ; 20                     ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  u0|altpll_0|sd1|pll7|clk[0]                                                                                                                                                                                                                                                                                                                                     ;                        ; 6.250        ; 160.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                             ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|hbreak_enabled                                                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.560       ;
;  de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 98.870       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_nios2_oci_debug:the_de2i_150_nios2_qsys_nios2_oci_debug|monitor_ready                                                                                                                                                           ;
; Synchronization Node    ; de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                         ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                            ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                             ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                     ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                     ; 198.892                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                        ; 20                     ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  u0|altpll_0|sd1|pll7|clk[0]                                                                                                                                                                                                                                                                                                                                     ;                        ; 6.250        ; 160.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                             ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_nios2_oci_debug:the_de2i_150_nios2_qsys_nios2_oci_debug|monitor_ready                                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 99.567       ;
;  de2i_150:u0|de2i_150_nios2_qsys:nios2_qsys|de2i_150_nios2_qsys_nios2_oci:the_de2i_150_nios2_qsys_nios2_oci|de2i_150_nios2_qsys_jtag_debug_module_wrapper:the_de2i_150_nios2_qsys_jtag_debug_module_wrapper|de2i_150_nios2_qsys_jtag_debug_module_tck:the_de2i_150_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 99.325       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+---------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                         ;
+------------------------------+-----------+-------+----------+---------+---------------------+
; Clock                        ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack             ; -4.013    ; 0.111 ; -0.641   ; 0.492   ; 2.250               ;
;  CLOCK2_50                   ; N/A       ; N/A   ; N/A      ; N/A     ; 16.000              ;
;  CLOCK3_50                   ; N/A       ; N/A   ; N/A      ; N/A     ; 16.000              ;
;  CLOCK_50                    ; 16.424    ; 0.166 ; 17.494   ; 0.492   ; 9.290               ;
;  altera_reserved_tck         ; 46.558    ; 0.175 ; 47.247   ; 0.552   ; 49.434              ;
;  u0|altpll_0|sd1|pll7|clk[0] ; -4.013    ; 0.111 ; -0.641   ; 1.409   ; 2.250               ;
; Design-wide TNS              ; -1290.196 ; 0.0   ; -20.112  ; 0.0     ; 0.0                 ;
;  CLOCK2_50                   ; N/A       ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  CLOCK3_50                   ; N/A       ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  CLOCK_50                    ; 0.000     ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  altera_reserved_tck         ; 0.000     ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  u0|altpll_0|sd1|pll7|clk[0] ; -1290.196 ; 0.000 ; -20.112  ; 0.000   ; 0.000               ;
+------------------------------+-----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                          ;
+---------------------+---------------------+-------+-------+------------+-----------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference             ;
+---------------------+---------------------+-------+-------+------------+-----------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.838 ; 1.889 ; Rise       ; altera_reserved_tck         ;
; altera_reserved_tms ; altera_reserved_tck ; 5.117 ; 5.178 ; Rise       ; altera_reserved_tck         ;
; ADC_cardAIC_DOUT    ; CLOCK_50            ; 7.060 ; 7.620 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
; ADC_cardAIC_LRCIN   ; CLOCK_50            ; 7.413 ; 7.945 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
; ADC_cardAIC_LRCOUT  ; CLOCK_50            ; 7.337 ; 7.849 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
; KEY[*]              ; CLOCK_50            ; 7.757 ; 8.268 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  KEY[0]             ; CLOCK_50            ; 7.518 ; 7.980 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  KEY[1]             ; CLOCK_50            ; 7.560 ; 8.042 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  KEY[2]             ; CLOCK_50            ; 7.757 ; 8.268 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  KEY[3]             ; CLOCK_50            ; 7.329 ; 7.870 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
; SW[*]               ; CLOCK_50            ; 7.366 ; 7.819 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  SW[0]              ; CLOCK_50            ; 7.040 ; 7.549 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  SW[1]              ; CLOCK_50            ; 6.795 ; 7.273 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  SW[2]              ; CLOCK_50            ; 7.366 ; 7.819 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  SW[3]              ; CLOCK_50            ; 6.983 ; 7.522 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  SW[4]              ; CLOCK_50            ; 7.186 ; 7.639 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  SW[5]              ; CLOCK_50            ; 7.058 ; 7.510 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  SW[6]              ; CLOCK_50            ; 6.603 ; 7.043 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  SW[7]              ; CLOCK_50            ; 6.493 ; 6.972 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  SW[8]              ; CLOCK_50            ; 6.501 ; 6.918 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
+---------------------+---------------------+-------+-------+------------+-----------------------------+


+--------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                             ;
+---------------------+---------------------+--------+--------+------------+-----------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference             ;
+---------------------+---------------------+--------+--------+------------+-----------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.051  ; 0.959  ; Rise       ; altera_reserved_tck         ;
; altera_reserved_tms ; altera_reserved_tck ; 0.427  ; 0.130  ; Rise       ; altera_reserved_tck         ;
; ADC_cardAIC_DOUT    ; CLOCK_50            ; -3.419 ; -4.203 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
; ADC_cardAIC_LRCIN   ; CLOCK_50            ; -3.373 ; -4.126 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
; ADC_cardAIC_LRCOUT  ; CLOCK_50            ; -3.180 ; -3.910 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
; KEY[*]              ; CLOCK_50            ; -3.123 ; -3.868 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  KEY[0]             ; CLOCK_50            ; -3.123 ; -3.868 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  KEY[1]             ; CLOCK_50            ; -3.139 ; -3.880 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  KEY[2]             ; CLOCK_50            ; -3.349 ; -4.093 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  KEY[3]             ; CLOCK_50            ; -3.275 ; -4.042 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
; SW[*]               ; CLOCK_50            ; -2.714 ; -3.409 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  SW[0]              ; CLOCK_50            ; -3.023 ; -3.772 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  SW[1]              ; CLOCK_50            ; -2.993 ; -3.716 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  SW[2]              ; CLOCK_50            ; -2.714 ; -3.409 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  SW[3]              ; CLOCK_50            ; -3.142 ; -3.902 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  SW[4]              ; CLOCK_50            ; -2.959 ; -3.670 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  SW[5]              ; CLOCK_50            ; -3.049 ; -3.770 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  SW[6]              ; CLOCK_50            ; -2.916 ; -3.616 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  SW[7]              ; CLOCK_50            ; -2.828 ; -3.499 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
;  SW[8]              ; CLOCK_50            ; -3.041 ; -3.735 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0] ;
+---------------------+---------------------+--------+--------+------------+-----------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+---------------------+---------------------+--------+--------+------------+------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference              ;
+---------------------+---------------------+--------+--------+------------+------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 14.482 ; 15.151 ; Fall       ; altera_reserved_tck          ;
; ADC_cardAD_SCLK     ; CLOCK_50            ; 7.493  ; 7.640  ; Rise       ; u0|altpll_0|sd1|pll7|clk[0]  ;
; ADC_cardAD_SDIO     ; CLOCK_50            ; 6.895  ; 6.807  ; Rise       ; u0|altpll_0|sd1|pll7|clk[0]  ;
; ADC_cardAIC_SPI_CS  ; CLOCK_50            ; 6.970  ; 7.015  ; Rise       ; u0|altpll_0|sd1|pll7|clk[0]  ;
; LEDG[*]             ; CLOCK_50            ; 10.616 ; 10.636 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0]  ;
;  LEDG[0]            ; CLOCK_50            ; 10.355 ; 10.325 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0]  ;
;  LEDG[1]            ; CLOCK_50            ; 10.616 ; 10.636 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0]  ;
;  LEDG[2]            ; CLOCK_50            ; 8.277  ; 8.400  ; Rise       ; u0|altpll_0|sd1|pll7|clk[0]  ;
;  LEDG[3]            ; CLOCK_50            ; 9.963  ; 9.868  ; Rise       ; u0|altpll_0|sd1|pll7|clk[0]  ;
;  LEDG[4]            ; CLOCK_50            ; 6.652  ; 6.680  ; Rise       ; u0|altpll_0|sd1|pll7|clk[0]  ;
;  LEDG[5]            ; CLOCK_50            ; 7.630  ; 7.775  ; Rise       ; u0|altpll_0|sd1|pll7|clk[0]  ;
;  LEDG[6]            ; CLOCK_50            ; 7.384  ; 7.487  ; Rise       ; u0|altpll_0|sd1|pll7|clk[0]  ;
;  LEDG[7]            ; CLOCK_50            ; 6.522  ; 6.630  ; Rise       ; u0|altpll_0|sd1|pll7|clk[0]  ;
; UART_TXD            ; CLOCK_50            ; 8.015  ; 8.184  ; Rise       ; u0|altpll_0|sd1|pll7|clk[0]  ;
; ADC_cardAIC_XCLK    ; CLOCK_50            ; 3.148  ;        ; Rise       ; u0|clk_12mhz|sd1|pll7|clk[0] ;
; ADC_cardAIC_XCLK    ; CLOCK_50            ;        ; 3.015  ; Fall       ; u0|clk_12mhz|sd1|pll7|clk[0] ;
+---------------------+---------------------+--------+--------+------------+------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                         ;
+---------------------+---------------------+-------+-------+------------+------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference              ;
+---------------------+---------------------+-------+-------+------------+------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 6.776 ; 7.286 ; Fall       ; altera_reserved_tck          ;
; ADC_cardAD_SCLK     ; CLOCK_50            ; 3.409 ; 3.727 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0]  ;
; ADC_cardAD_SDIO     ; CLOCK_50            ; 3.047 ; 3.267 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0]  ;
; ADC_cardAIC_SPI_CS  ; CLOCK_50            ; 3.148 ; 3.400 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0]  ;
; LEDG[*]             ; CLOCK_50            ; 2.932 ; 3.185 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0]  ;
;  LEDG[0]            ; CLOCK_50            ; 4.780 ; 5.245 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0]  ;
;  LEDG[1]            ; CLOCK_50            ; 4.909 ; 5.410 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0]  ;
;  LEDG[2]            ; CLOCK_50            ; 3.780 ; 4.147 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0]  ;
;  LEDG[3]            ; CLOCK_50            ; 4.537 ; 4.914 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0]  ;
;  LEDG[4]            ; CLOCK_50            ; 2.948 ; 3.185 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0]  ;
;  LEDG[5]            ; CLOCK_50            ; 3.490 ; 3.829 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0]  ;
;  LEDG[6]            ; CLOCK_50            ; 3.305 ; 3.553 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0]  ;
;  LEDG[7]            ; CLOCK_50            ; 2.932 ; 3.187 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0]  ;
; UART_TXD            ; CLOCK_50            ; 3.946 ; 3.720 ; Rise       ; u0|altpll_0|sd1|pll7|clk[0]  ;
; ADC_cardAIC_XCLK    ; CLOCK_50            ; 1.301 ;       ; Rise       ; u0|clk_12mhz|sd1|pll7|clk[0] ;
; ADC_cardAIC_XCLK    ; CLOCK_50            ;       ; 1.301 ; Fall       ; u0|clk_12mhz|sd1|pll7|clk[0] ;
+---------------------+---------------------+-------+-------+------------+------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                  ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDG[0]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[8]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[16]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[17]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[0]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[6]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[0]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[1]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[2]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[3]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[4]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[5]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[6]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[0]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[1]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[2]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[3]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[4]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[5]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[6]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[0]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[1]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[2]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[3]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[4]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[5]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[6]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[0]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[1]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[2]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[3]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[4]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[5]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[6]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[0]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[1]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[2]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[3]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[4]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[5]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[6]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[0]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[1]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[2]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[3]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[4]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[5]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[6]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[0]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[1]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[2]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[3]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[4]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[5]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[6]              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_EN               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_ON               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RS               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RW               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_RTS             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_TXD             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CLK               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EEP_I2C_SCLK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_ADSC_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_ADSP_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_ADV_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_BE[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_BE[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_BE[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_BE[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_CLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_GW_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_OE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM_WE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM0_CE_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SSRAM1_CE_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_CE_N              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_OE_N              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_RESET_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_WE_N              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_WP_N              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[1]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[2]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[3]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[4]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[5]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[6]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[7]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[8]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[9]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[10]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[11]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[12]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[13]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[14]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[15]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[16]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[17]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[18]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[19]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[20]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[21]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[22]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[23]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[24]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[25]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_ADDR[26]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_cardADA_OE       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_cardADA_SPI_CS   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_cardADB_OE       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_cardADB_SPI_CS   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_cardAIC_DIN      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_cardAIC_SPI_CS   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_cardAIC_XCLK     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_cardCLKOUT0      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_cardDA[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_cardDA[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_cardDA[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_cardDA[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_cardDA[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_cardDA[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_cardDA[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_cardDA[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_cardDA[8]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_cardDA[9]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_cardDA[10]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_cardDA[11]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_cardDA[12]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_cardDA[13]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_cardDB[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_cardDB[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_cardDB[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_cardDB[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_cardDB[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_cardDB[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_cardDB[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_cardDB[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_cardDB[8]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_cardDB[9]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_cardDB[10]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_cardDB[11]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_cardDB[12]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_cardDB[13]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_cardSCL          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CMD               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EEP_I2C_SDAT         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[16]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[17]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[18]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[19]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[20]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[21]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[22]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[23]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[24]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[25]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[26]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[27]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[28]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[29]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[30]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[31]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[7]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[8]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[9]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[10]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[11]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[12]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[13]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[14]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[15]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[16]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[17]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[18]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[19]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[20]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[21]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[22]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[23]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[24]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[25]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[26]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[27]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[28]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[29]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[30]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FS_DQ[31]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_cardFPGA_CLK_A_N ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_cardFPGA_CLK_A_P ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_cardFPGA_CLK_B_N ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_cardFPGA_CLK_B_P ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_cardJ1_152       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_cardSDA          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_cardAD_SCLK      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_cardAD_SDIO      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_cardAIC_BCLK     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_cardAIC_LRCIN    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_cardAIC_LRCOUT   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FAN_CTRL             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+-------------------------------------------------------------------------+
; Input Transition Times                                                  ;
+----------------------+--------------+-----------------+-----------------+
; Pin                  ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+----------------------+--------------+-----------------+-----------------+
; CLOCK2_50            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK3_50            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[10]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[11]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[12]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[13]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[14]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[15]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[16]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[17]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; UART_CTS             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_WP_N              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_RY                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_cardADA_D[0]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_cardADA_D[1]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_cardADA_D[2]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_cardADA_D[3]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_cardADA_D[4]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_cardADA_D[5]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_cardADA_D[6]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_cardADA_D[7]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_cardADA_D[8]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_cardADA_D[9]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_cardADA_D[10]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_cardADA_D[11]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_cardADA_D[12]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_cardADA_D[13]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_cardADA_DCO      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_cardADA_OR       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_cardADB_D[0]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_cardADB_D[1]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_cardADB_D[2]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_cardADB_D[3]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_cardADB_D[4]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_cardADB_D[5]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_cardADB_D[6]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_cardADB_D[7]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_cardADB_D[8]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_cardADB_D[9]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_cardADB_D[10]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_cardADB_D[11]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_cardADB_D[12]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_cardADB_D[13]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_cardADB_DCO      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_cardADB_OR       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_cardCLKIN1       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_cardXT_IN_N      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_cardXT_IN_P      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; LCD_DATA[0]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[1]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[2]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[3]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[4]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[5]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[6]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[7]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_CMD               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[0]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[1]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[2]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[3]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EEP_I2C_SDAT         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[0]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[1]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[2]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[3]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[4]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[5]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[6]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[7]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[8]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[9]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[10]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[11]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[12]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[13]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[14]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[15]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[16]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[17]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[18]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[19]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[20]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[21]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[22]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[23]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[24]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[25]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[26]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[27]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[28]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[29]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[30]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[31]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[4]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[5]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[6]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[7]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[8]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[9]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[10]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[11]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[12]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[13]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[14]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[15]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[16]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[17]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[18]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[19]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[20]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[21]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[22]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[23]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[24]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[25]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[26]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[27]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[28]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[29]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[30]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FS_DQ[31]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_cardFPGA_CLK_A_N ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_cardFPGA_CLK_A_P ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_cardFPGA_CLK_B_N ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_cardFPGA_CLK_B_P ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_cardJ1_152       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_cardSDA          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_cardAD_SCLK      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_cardAD_SDIO      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_cardAIC_BCLK     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_cardAIC_LRCIN    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_cardAIC_LRCOUT   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FAN_CTRL             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[1]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[2]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[3]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[0]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[8]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_cardAIC_DOUT     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; UART_RXD             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_NCSO~        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+----------------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                  ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[10]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[15]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[2]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[3]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[4]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[5]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[6]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX1[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX1[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[2]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX1[3]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX1[4]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX1[5]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX1[6]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX2[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX2[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX2[2]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX2[3]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX2[5]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX2[6]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[2]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[3]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[4]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[5]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[6]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[2]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[3]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[4]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[5]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[6]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[2]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[3]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[4]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[5]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[6]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[2]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[3]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[4]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[5]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[6]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[2]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[3]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[4]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[5]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[6]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LCD_EN               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_ON               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LCD_RS               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_RW               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; UART_RTS             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; UART_TXD             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_CLK               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EEP_I2C_SCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[12]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_CKE             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM_ADSC_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM_ADSP_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM_ADV_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM_BE[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM_BE[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM_BE[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM_BE[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM_GW_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM_OE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM0_CE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SSRAM1_CE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_CE_N              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_OE_N              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_RESET_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_WE_N              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_WP_N              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; FS_ADDR[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[16]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; FS_ADDR[17]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[18]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[19]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[20]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[21]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[22]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[23]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[24]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[25]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_ADDR[26]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ADC_cardADA_OE       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardADA_SPI_CS   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardADB_OE       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardADB_SPI_CS   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardAIC_DIN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardAIC_SPI_CS   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardAIC_XCLK     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardCLKOUT0      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ADC_cardDA[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardDA[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardDA[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardDA[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardDA[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardDA[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardDA[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardDA[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardDA[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardDA[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardDA[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardDA[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardDA[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardDA[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardDB[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardDB[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardDB[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardDB[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardDB[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardDB[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardDB[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardDB[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardDB[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardDB[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardDB[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardDB[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardDB[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardDB[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardSCL          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; LCD_DATA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_CMD               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EEP_I2C_SDAT         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[16]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[17]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; DRAM_DQ[18]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[19]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[20]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[21]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[22]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[23]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[24]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[25]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[26]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[27]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[28]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[29]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[30]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[31]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[8]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; FS_DQ[9]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[10]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[11]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[12]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[13]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[14]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[15]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[16]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[17]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[18]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[19]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[20]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[21]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[22]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; FS_DQ[23]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[24]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[25]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[26]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[27]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[28]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[29]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[30]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FS_DQ[31]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ADC_cardFPGA_CLK_A_N ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardFPGA_CLK_A_P ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardFPGA_CLK_B_N ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardFPGA_CLK_B_P ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardJ1_152       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardSDA          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardAD_SCLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardAD_SDIO      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardAIC_BCLK     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardAIC_LRCIN    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardAIC_LRCOUT   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; FAN_CTRL             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.92e-08 V                   ; 2.33 V              ; -0.00397 V          ; 0.041 V                              ; 0.069 V                              ; 9.07e-10 s                  ; 1.98e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.92e-08 V                  ; 2.33 V             ; -0.00397 V         ; 0.041 V                             ; 0.069 V                             ; 9.07e-10 s                 ; 1.98e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.59e-09 V                   ; 2.37 V              ; -0.038 V            ; 0.188 V                              ; 0.093 V                              ; 3.06e-10 s                  ; 2.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.59e-09 V                  ; 2.37 V             ; -0.038 V           ; 0.188 V                             ; 0.093 V                             ; 3.06e-10 s                 ; 2.83e-10 s                 ; Yes                       ; Yes                       ;
+----------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                  ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[10]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[15]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[2]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[3]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[6]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[2]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[6]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[3]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[4]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[5]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[6]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[2]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[3]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[4]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[5]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[6]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[2]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[3]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[4]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[5]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[6]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[2]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[3]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[4]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[5]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[6]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[2]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[3]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[4]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[5]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[6]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LCD_EN               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_ON               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LCD_RS               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_RW               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; UART_RTS             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; UART_TXD             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_CLK               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EEP_I2C_SCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[8]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[9]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[10]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[11]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[12]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CAS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CKE             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_RAS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_WE_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM_ADSC_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM_ADSP_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM_ADV_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM_BE[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM_BE[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM_BE[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM_BE[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM_GW_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM_OE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM0_CE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SSRAM1_CE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_CE_N              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_OE_N              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_RESET_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_WE_N              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_WP_N              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; FS_ADDR[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[16]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; FS_ADDR[17]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[18]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[19]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[20]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[21]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[22]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[23]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[24]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[25]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_ADDR[26]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ADC_cardADA_OE       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardADA_SPI_CS   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardADB_OE       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardADB_SPI_CS   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardAIC_DIN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardAIC_SPI_CS   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardAIC_XCLK     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardCLKOUT0      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardDA[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardDA[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardDA[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardDA[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardDA[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardDA[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardDA[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardDA[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardDA[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardDA[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardDA[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardDA[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardDA[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardDA[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardDB[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardDB[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardDB[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardDB[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardDB[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardDB[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardDB[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardDB[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardDB[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardDB[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardDB[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardDB[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardDB[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardDB[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardSCL          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; LCD_DATA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_CMD               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EEP_I2C_SDAT         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[16]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[17]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[18]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[19]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[20]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[21]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[22]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[23]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[24]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[25]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[26]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[27]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[28]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[29]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[30]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[31]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[8]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; FS_DQ[9]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[10]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[11]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[12]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[13]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[14]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[15]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[16]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[17]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[18]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[19]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[20]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[21]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[22]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; FS_DQ[23]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[24]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[25]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[26]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[27]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[28]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[29]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[30]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FS_DQ[31]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ADC_cardFPGA_CLK_A_N ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardFPGA_CLK_A_P ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardFPGA_CLK_B_N ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardFPGA_CLK_B_P ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardJ1_152       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardSDA          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardAD_SCLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardAD_SDIO      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardAIC_BCLK     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardAIC_LRCIN    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardAIC_LRCOUT   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; FAN_CTRL             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.68e-06 V                   ; 2.33 V              ; 4.68e-06 V          ; 0.017 V                              ; 0.041 V                              ; 1.12e-09 s                  ; 2.59e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.68e-06 V                  ; 2.33 V             ; 4.68e-06 V         ; 0.017 V                             ; 0.041 V                             ; 1.12e-09 s                 ; 2.59e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.55e-07 V                   ; 2.35 V              ; -0.00881 V          ; 0.093 V                              ; 0.011 V                              ; 4.44e-10 s                  ; 3.77e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.55e-07 V                  ; 2.35 V             ; -0.00881 V         ; 0.093 V                             ; 0.011 V                             ; 4.44e-10 s                 ; 3.77e-10 s                 ; Yes                       ; Yes                       ;
+----------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                  ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[8]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[10]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[14]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; LEDR[15]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; LEDR[16]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[17]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX0[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[2]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX0[3]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[6]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX1[2]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[6]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[4]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[3]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[4]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[5]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[6]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[2]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[3]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[4]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[5]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[6]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[2]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[3]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[4]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[5]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[6]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[2]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX6[3]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[4]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[5]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[6]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[0]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[1]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[2]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[3]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[4]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[5]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[6]              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LCD_EN               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_ON               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LCD_RS               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_RW               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; UART_RTS             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; UART_TXD             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_CLK               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EEP_I2C_SCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[8]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[9]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[10]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[11]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_BA[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_BA[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CAS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CKE             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQM[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQM[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQM[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQM[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_RAS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_WE_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM_ADSC_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM_ADSP_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM_ADV_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM_BE[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM_BE[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM_BE[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM_BE[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM_GW_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM_OE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM0_CE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SSRAM1_CE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_CE_N              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_OE_N              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_RESET_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_WE_N              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_WP_N              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FS_ADDR[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[16]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FS_ADDR[17]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[18]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[19]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[20]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[21]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[22]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[23]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[24]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[25]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_ADDR[26]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ADC_cardADA_OE       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ADC_cardADA_SPI_CS   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ADC_cardADB_OE       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ADC_cardADB_SPI_CS   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ADC_cardAIC_DIN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ADC_cardAIC_SPI_CS   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ADC_cardAIC_XCLK     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ADC_cardCLKOUT0      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardDA[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ADC_cardDA[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ADC_cardDA[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ADC_cardDA[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ADC_cardDA[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ADC_cardDA[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ADC_cardDA[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ADC_cardDA[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ADC_cardDA[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ADC_cardDA[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ADC_cardDA[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ADC_cardDA[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ADC_cardDA[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ADC_cardDA[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ADC_cardDB[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ADC_cardDB[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ADC_cardDB[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ADC_cardDB[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ADC_cardDB[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ADC_cardDB[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ADC_cardDB[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ADC_cardDB[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ADC_cardDB[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ADC_cardDB[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ADC_cardDB[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ADC_cardDB[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ADC_cardDB[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ADC_cardDB[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ADC_cardSCL          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; LCD_DATA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_CMD               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EEP_I2C_SDAT         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[16]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[17]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; DRAM_DQ[18]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[19]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[20]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[21]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[22]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[23]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[24]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[25]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[26]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[27]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[28]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[29]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[30]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[31]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[8]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FS_DQ[9]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[10]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[11]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[12]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[13]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[14]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[15]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[16]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[17]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[18]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[19]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[20]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[21]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[22]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FS_DQ[23]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[24]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[25]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[26]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[27]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[28]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[29]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[30]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FS_DQ[31]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ADC_cardFPGA_CLK_A_N ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ADC_cardFPGA_CLK_A_P ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ADC_cardFPGA_CLK_B_N ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ADC_cardFPGA_CLK_B_P ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ADC_cardJ1_152       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ADC_cardSDA          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; ADC_cardAD_SCLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ADC_cardAD_SDIO      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ADC_cardAIC_BCLK     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ADC_cardAIC_LRCIN    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ADC_cardAIC_LRCOUT   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; FAN_CTRL             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; altera_reserved_tdo  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.62e-07 V                   ; 2.64 V              ; -0.00921 V          ; 0.196 V                              ; 0.19 V                               ; 6.78e-10 s                  ; 1.61e-09 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.62e-07 V                  ; 2.64 V             ; -0.00921 V         ; 0.196 V                             ; 0.19 V                              ; 6.78e-10 s                 ; 1.61e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.26e-08 V                   ; 2.73 V              ; -0.0622 V           ; 0.148 V                              ; 0.088 V                              ; 2.68e-10 s                  ; 2.25e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.26e-08 V                  ; 2.73 V             ; -0.0622 V          ; 0.148 V                             ; 0.088 V                             ; 2.68e-10 s                 ; 2.25e-10 s                 ; Yes                       ; Yes                       ;
+----------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                           ;
+-----------------------------+-----------------------------+------------+------------+----------+----------+
; From Clock                  ; To Clock                    ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+-----------------------------+-----------------------------+------------+------------+----------+----------+
; altera_reserved_tck         ; altera_reserved_tck         ; 1730       ; 0          ; 32       ; 2        ;
; u0|altpll_0|sd1|pll7|clk[0] ; altera_reserved_tck         ; false path ; 0          ; 0        ; 0        ;
; CLOCK_50                    ; CLOCK_50                    ; 422        ; 0          ; 0        ; 0        ;
; u0|altpll_0|sd1|pll7|clk[0] ; CLOCK_50                    ; 20         ; 0          ; 0        ; 0        ;
; altera_reserved_tck         ; u0|altpll_0|sd1|pll7|clk[0] ; false path ; false path ; 0        ; 0        ;
; CLOCK_50                    ; u0|altpll_0|sd1|pll7|clk[0] ; 12         ; 0          ; 0        ; 0        ;
; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 1761546    ; 64         ; 224      ; 0        ;
+-----------------------------+-----------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                            ;
+-----------------------------+-----------------------------+------------+------------+----------+----------+
; From Clock                  ; To Clock                    ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+-----------------------------+-----------------------------+------------+------------+----------+----------+
; altera_reserved_tck         ; altera_reserved_tck         ; 1730       ; 0          ; 32       ; 2        ;
; u0|altpll_0|sd1|pll7|clk[0] ; altera_reserved_tck         ; false path ; 0          ; 0        ; 0        ;
; CLOCK_50                    ; CLOCK_50                    ; 422        ; 0          ; 0        ; 0        ;
; u0|altpll_0|sd1|pll7|clk[0] ; CLOCK_50                    ; 20         ; 0          ; 0        ; 0        ;
; altera_reserved_tck         ; u0|altpll_0|sd1|pll7|clk[0] ; false path ; false path ; 0        ; 0        ;
; CLOCK_50                    ; u0|altpll_0|sd1|pll7|clk[0] ; 12         ; 0          ; 0        ; 0        ;
; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 1761546    ; 64         ; 224      ; 0        ;
+-----------------------------+-----------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                    ;
+-----------------------------+-----------------------------+----------+----------+----------+----------+
; From Clock                  ; To Clock                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------+-----------------------------+----------+----------+----------+----------+
; altera_reserved_tck         ; altera_reserved_tck         ; 81       ; 0        ; 3        ; 0        ;
; CLOCK_50                    ; CLOCK_50                    ; 81       ; 0        ; 0        ; 0        ;
; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 2414     ; 0        ; 32       ; 0        ;
+-----------------------------+-----------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                     ;
+-----------------------------+-----------------------------+----------+----------+----------+----------+
; From Clock                  ; To Clock                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------+-----------------------------+----------+----------+----------+----------+
; altera_reserved_tck         ; altera_reserved_tck         ; 81       ; 0        ; 3        ; 0        ;
; CLOCK_50                    ; CLOCK_50                    ; 81       ; 0        ; 0        ; 0        ;
; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 2414     ; 0        ; 32       ; 0        ;
+-----------------------------+-----------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 18    ; 18   ;
; Unconstrained Input Port Paths  ; 203   ; 203  ;
; Unconstrained Output Ports      ; 15    ; 15   ;
; Unconstrained Output Port Paths ; 15    ; 15   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Wed Mar 05 15:59:21 2014
Info: Command: quartus_sta EE443_DE2i_150 -c EE443_DE2i_150
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_avalon_st_clock_crosser
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'EE443_DE2i_150.SDC'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {u0|clk_12mhz|sd1|pll7|inclk[0]} -divide_by 25 -multiply_by 6 -duty_cycle 50.00 -name {u0|clk_12mhz|sd1|pll7|clk[0]} {u0|clk_12mhz|sd1|pll7|clk[0]}
    Info (332110): create_generated_clock -source {u0|altpll_0|sd1|pll7|inclk[0]} -divide_by 5 -multiply_by 16 -duty_cycle 50.00 -name {u0|altpll_0|sd1|pll7|clk[0]} {u0|altpll_0|sd1|pll7|clk[0]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: ADC_cardAIC_BCLK was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.013
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.013     -1290.196 u0|altpll_0|sd1|pll7|clk[0] 
    Info (332119):    16.424         0.000 CLOCK_50 
    Info (332119):    46.558         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.298
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.298         0.000 u0|altpll_0|sd1|pll7|clk[0] 
    Info (332119):     0.374         0.000 CLOCK_50 
    Info (332119):     0.393         0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is -0.641
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.641       -20.112 u0|altpll_0|sd1|pll7|clk[0] 
    Info (332119):    17.494         0.000 CLOCK_50 
    Info (332119):    47.247         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.068
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.068         0.000 CLOCK_50 
    Info (332119):     1.154         0.000 altera_reserved_tck 
    Info (332119):     2.548         0.000 u0|altpll_0|sd1|pll7|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 2.250
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.250         0.000 u0|altpll_0|sd1|pll7|clk[0] 
    Info (332119):     9.768         0.000 CLOCK_50 
    Info (332119):    16.000         0.000 CLOCK2_50 
    Info (332119):    16.000         0.000 CLOCK3_50 
    Info (332119):    49.747         0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 14 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: ADC_cardAIC_BCLK was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.165
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.165      -872.927 u0|altpll_0|sd1|pll7|clk[0] 
    Info (332119):    16.777         0.000 CLOCK_50 
    Info (332119):    46.837         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.304
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.304         0.000 u0|altpll_0|sd1|pll7|clk[0] 
    Info (332119):     0.327         0.000 CLOCK_50 
    Info (332119):     0.346         0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is -0.271
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.271        -8.408 u0|altpll_0|sd1|pll7|clk[0] 
    Info (332119):    17.691         0.000 CLOCK_50 
    Info (332119):    47.474         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.967
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.967         0.000 CLOCK_50 
    Info (332119):     1.057         0.000 altera_reserved_tck 
    Info (332119):     2.265         0.000 u0|altpll_0|sd1|pll7|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 2.250
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.250         0.000 u0|altpll_0|sd1|pll7|clk[0] 
    Info (332119):     9.770         0.000 CLOCK_50 
    Info (332119):    16.000         0.000 CLOCK2_50 
    Info (332119):    16.000         0.000 CLOCK3_50 
    Info (332119):    49.733         0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 14 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 14
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 5.482 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: ADC_cardAIC_BCLK was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 1.003
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.003         0.000 u0|altpll_0|sd1|pll7|clk[0] 
    Info (332119):    18.231         0.000 CLOCK_50 
    Info (332119):    48.685         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.111
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.111         0.000 u0|altpll_0|sd1|pll7|clk[0] 
    Info (332119):     0.166         0.000 CLOCK_50 
    Info (332119):     0.175         0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 1.175
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.175         0.000 u0|altpll_0|sd1|pll7|clk[0] 
    Info (332119):    18.695         0.000 CLOCK_50 
    Info (332119):    48.895         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.492
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.492         0.000 CLOCK_50 
    Info (332119):     0.552         0.000 altera_reserved_tck 
    Info (332119):     1.409         0.000 u0|altpll_0|sd1|pll7|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 2.864
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.864         0.000 u0|altpll_0|sd1|pll7|clk[0] 
    Info (332119):     9.290         0.000 CLOCK_50 
    Info (332119):    16.000         0.000 CLOCK2_50 
    Info (332119):    16.000         0.000 CLOCK3_50 
    Info (332119):    49.434         0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 14 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 14
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 8.728 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 735 megabytes
    Info: Processing ended: Wed Mar 05 15:59:30 2014
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:08


