// Seed: 3521699524
`default_nettype wire
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input id_5;
  inout id_4;
  inout id_3;
  output id_2;
  output id_1;
  logic id_5;
  logic id_6;
  assign id_2[1] = id_5;
  supply1 id_7;
  assign id_7[1 : 1] = id_4;
  type_12(
      1 == "" - 1, 1, 1, id_1
  );
  logic id_8;
endmodule
