

================================================================
== Vivado HLS Report for 'eig_decompose'
================================================================
* Date:           Wed Jul 29 20:31:37 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        DOA_Estimation_proj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.195|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  53241|  61317|  53241|  61317|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +--------------------+---------+-----+-----+-----+-----+---------+
        |                    |         |  Latency  |  Interval | Pipeline|
        |      Instance      |  Module | min | max | min | max |   Type  |
        +--------------------+---------+-----+-----+-----+-----+---------+
        |grp_qrf_alt_fu_913  |qrf_alt  |  684|  854|  684|  854|   none  |
        +--------------------+---------+-----+-----+-----+-----+---------+

        * Loop: 
        +---------------------+-------+-------+-------------+-----------+-----------+-------+----------+
        |                     |    Latency    |  Iteration  |  Initiation Interval  |  Trip |          |
        |      Loop Name      |  min  |  max  |   Latency   |  achieved |   target  | Count | Pipelined|
        +---------------------+-------+-------+-------------+-----------+-----------+-------+----------+
        |- Loop 1             |     19|     19|            5|          -|          -|      4|    no    |
        | + Loop 1.1          |      3|      3|            1|          -|          -|      4|    no    |
        |- Loop 2             |     19|     19|            5|          -|          -|      4|    no    |
        | + Loop 2.1          |      3|      3|            1|          -|          -|      4|    no    |
        |- Loop 3             |     19|     19|            5|          -|          -|      4|    no    |
        | + Loop 3.1          |      3|      3|            1|          -|          -|      4|    no    |
        |- Loop 4             |     19|     19|            5|          -|          -|      4|    no    |
        | + Loop 4.1          |      3|      3|            1|          -|          -|      4|    no    |
        |- Loop 5             |     40|     40|           10|          -|          -|      4|    no    |
        | + Loop 5.1          |      8|      8|            2|          -|          -|      4|    no    |
        |- Loop 6             |  50610|  55710| 1687 ~ 1857 |          -|          -|     30|    no    |
        | + Loop 6.1          |   1000|   1000|          250|          -|          -|      4|    no    |
        |  ++ Loop 6.1.1      |    248|    248|           62|          -|          -|      4|    no    |
        |   +++ Loop 6.1.1.1  |     60|     60|           15|          -|          -|      4|    no    |
        |- Loop 7             |   2508|   5484|  627 ~ 1371 |          -|          -|      4|    no    |
        | + Loop 7.1          |     32|     32|            8|          -|          -|      4|    no    |
        | + Loop 7.2          |    297|    951|   99 ~ 317  |          -|          -|      3|    no    |
        |  ++ Loop 7.2.1      |     52|    104|           26|          -|          -| 2 ~ 4 |    no    |
        |  ++ Loop 7.2.2      |     35|    201|   35 ~ 67   |          -|          -| 1 ~ 3 |    no    |
        |   +++ Loop 7.2.2.1  |     32|     64|           16|          -|          -| 2 ~ 4 |    no    |
        | + Loop 7.3          |    168|    258|   56 ~ 86   |          -|          -|      3|    no    |
        |  ++ Loop 7.3.1      |     15|     45|           15|          -|          -| 1 ~ 3 |    no    |
        | + Loop 7.4          |    104|    104|           26|          -|          -|      4|    no    |
        +---------------------+-------+-------+-------------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|   1189|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        8|    121|   39221|  35832|    0|
|Memory           |        0|      -|     512|     64|    0|
|Multiplexer      |        -|      -|       -|   2349|    -|
|Register         |        -|      -|    1801|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        8|    121|   41534|  39434|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        2|     55|      39|     74|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+-------+-------+-------+-----+
    |          Instance         |        Module        | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
    +---------------------------+----------------------+---------+-------+-------+-------+-----+
    |music_faddfsub_32ibs_U149  |music_faddfsub_32ibs  |        0|      2|    205|    390|    0|
    |music_faddfsub_32ibs_U150  |music_faddfsub_32ibs  |        0|      2|    205|    390|    0|
    |music_fdiv_32ns_3ncg_U158  |music_fdiv_32ns_3ncg  |        0|      0|    761|    994|    0|
    |music_fdiv_32ns_3ncg_U159  |music_fdiv_32ns_3ncg  |        0|      0|    761|    994|    0|
    |music_fmul_32ns_3jbC_U152  |music_fmul_32ns_3jbC  |        0|      3|    143|    321|    0|
    |music_fmul_32ns_3jbC_U153  |music_fmul_32ns_3jbC  |        0|      3|    143|    321|    0|
    |music_fmul_32ns_3jbC_U154  |music_fmul_32ns_3jbC  |        0|      3|    143|    321|    0|
    |music_fmul_32ns_3jbC_U155  |music_fmul_32ns_3jbC  |        0|      3|    143|    321|    0|
    |music_fmul_32ns_3jbC_U156  |music_fmul_32ns_3jbC  |        0|      3|    143|    321|    0|
    |music_fmul_32ns_3jbC_U157  |music_fmul_32ns_3jbC  |        0|      3|    143|    321|    0|
    |music_fsqrt_32ns_qcK_U160  |music_fsqrt_32ns_qcK  |        0|      0|    405|    615|    0|
    |music_fsub_32ns_3rcU_U151  |music_fsub_32ns_3rcU  |        0|      2|    205|    390|    0|
    |music_mux_42_32_1_1_U161   |music_mux_42_32_1_1   |        0|      0|      0|     21|    0|
    |grp_qrf_alt_fu_913         |qrf_alt               |        8|     97|  35821|  30112|    0|
    +---------------------------+----------------------+---------+-------+-------+-------+-----+
    |Total                      |                      |        8|    121|  39221|  35832|    0|
    +---------------------------+----------------------+---------+-------+-------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |      Memory      |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Q_temp_M_real_U   |eig_decompose_Q_twdI  |        0|  64|   8|    0|    16|   32|     1|          512|
    |Q_temp_M_imag_U   |eig_decompose_Q_twdI  |        0|  64|   8|    0|    16|   32|     1|          512|
    |R_temp_M_real_U   |eig_decompose_Q_twdI  |        0|  64|   8|    0|    16|   32|     1|          512|
    |R_temp_M_imag_U   |eig_decompose_Q_twdI  |        0|  64|   8|    0|    16|   32|     1|          512|
    |Rx_temp_M_real_U  |eig_decompose_Q_twdI  |        0|  64|   8|    0|    16|   32|     1|          512|
    |Rx_temp_M_imag_U  |eig_decompose_Q_twdI  |        0|  64|   8|    0|    16|   32|     1|          512|
    |eig_mat_M_real_U  |eig_decompose_Q_twdI  |        0|  64|   8|    0|    16|   32|     1|          512|
    |eig_mat_M_imag_U  |eig_decompose_Q_twdI  |        0|  64|   8|    0|    16|   32|     1|          512|
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total             |                      |        0| 512|  64|    0|   128|  256|     8|         4096|
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |add_ln1044_fu_1469_p2     |     +    |      0|  0|  15|           6|           6|
    |add_ln11_1_fu_1131_p2     |     +    |      0|  0|  10|           2|           1|
    |add_ln11_fu_1125_p2       |     +    |      0|  0|  10|           2|           1|
    |add_ln12_1_fu_1169_p2     |     +    |      0|  0|  10|           2|           1|
    |add_ln12_fu_1163_p2       |     +    |      0|  0|  10|           2|           1|
    |add_ln13_1_fu_1207_p2     |     +    |      0|  0|  10|           2|           1|
    |add_ln13_fu_1201_p2       |     +    |      0|  0|  10|           2|           1|
    |add_ln14_1_fu_1245_p2     |     +    |      0|  0|  10|           2|           1|
    |add_ln14_fu_1239_p2       |     +    |      0|  0|  10|           2|           1|
    |add_ln21_fu_1317_p2       |     +    |      0|  0|  15|           6|           6|
    |add_ln32_1_fu_1430_p2     |     +    |      0|  0|  15|           6|           6|
    |add_ln32_fu_1419_p2       |     +    |      0|  0|  15|           6|           6|
    |add_ln34_fu_1380_p2       |     +    |      0|  0|  15|           6|           6|
    |add_ln41_fu_1642_p2       |     +    |      0|  0|  15|           6|           6|
    |add_ln46_fu_1714_p2       |     +    |      0|  0|  15|           6|           6|
    |add_ln51_1_fu_1783_p2     |     +    |      0|  0|  15|           6|           6|
    |add_ln51_fu_1778_p2       |     +    |      0|  0|  15|           6|           6|
    |add_ln60_1_fu_1895_p2     |     +    |      0|  0|  15|           6|           6|
    |add_ln60_fu_1884_p2       |     +    |      0|  0|  15|           6|           6|
    |add_ln62_fu_1844_p2       |     +    |      0|  0|  15|           6|           6|
    |add_ln64_fu_1833_p2       |     +    |      0|  0|  15|           6|           6|
    |add_ln68_fu_1968_p2       |     +    |      0|  0|  15|           6|           6|
    |count_fu_1447_p2          |     +    |      0|  0|  12|           3|           1|
    |i_10_fu_1334_p2           |     +    |      0|  0|  15|           5|           1|
    |i_11_fu_1346_p2           |     +    |      0|  0|  12|           3|           1|
    |i_12_fu_1620_p2           |     +    |      0|  0|  12|           3|           1|
    |i_13_fu_1672_p2           |     +    |      0|  0|  10|           2|           1|
    |i_14_fu_1950_p2           |     +    |      0|  0|  12|           3|           1|
    |i_fu_1283_p2              |     +    |      0|  0|  12|           3|           1|
    |j_10_fu_1731_p2           |     +    |      0|  0|  39|          32|           1|
    |j_7_fu_1370_p2            |     +    |      0|  0|  12|           3|           1|
    |j_8_fu_1725_p2            |     +    |      0|  0|  39|           1|          32|
    |j_9_fu_1856_p2            |     +    |      0|  0|  39|          32|           1|
    |j_fu_1307_p2              |     +    |      0|  0|  12|           3|           1|
    |k_fu_1397_p2              |     +    |      0|  0|  12|           3|           1|
    |m_fu_1906_p2              |     +    |      0|  0|  12|           3|           2|
    |q_1_fu_1794_p2            |     +    |      0|  0|  39|           1|          32|
    |icmp_ln11_1_fu_1157_p2    |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln11_fu_1151_p2      |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln12_1_fu_1195_p2    |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln12_fu_1189_p2      |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln13_1_fu_1233_p2    |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln13_fu_1227_p2      |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln14_1_fu_1271_p2    |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln14_fu_1265_p2      |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln19_fu_1277_p2      |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln20_fu_1301_p2      |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln25_fu_1328_p2      |   icmp   |      0|  0|  11|           5|           3|
    |icmp_ln27_fu_1340_p2      |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln28_fu_1364_p2      |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln31_fu_1391_p2      |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln38_fu_1441_p2      |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln39_1_fu_1538_p2    |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln39_2_fu_1552_p2    |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln39_fu_1524_p2      |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln40_fu_1614_p2      |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln43_fu_1666_p2      |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln45_fu_1704_p2      |   icmp   |      0|  0|  18|          32|           3|
    |icmp_ln48_fu_1737_p2      |   icmp   |      0|  0|  18|          32|           2|
    |icmp_ln50_fu_1768_p2      |   icmp   |      0|  0|  18|          32|           3|
    |icmp_ln59_fu_1862_p2      |   icmp   |      0|  0|  18|          32|           2|
    |icmp_ln67_fu_1944_p2      |   icmp   |      0|  0|   9|           3|           4|
    |eigval_0_1_fu_1606_p3     |  select  |      0|  0|  32|           1|          32|
    |eigval_1_1_fu_1582_p3     |  select  |      0|  0|  32|           1|          32|
    |eigval_2_1_fu_1566_p3     |  select  |      0|  0|  32|           1|          32|
    |eigval_3_1_fu_1558_p3     |  select  |      0|  0|  32|           1|          32|
    |select_ln39_1_fu_1544_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln39_2_fu_1574_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln39_3_fu_1590_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln39_4_fu_1598_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln39_fu_1530_p3    |  select  |      0|  0|  32|           1|          32|
    |xor_ln1067_fu_1504_p2     |    xor   |      0|  0|   4|           3|           4|
    |xor_ln444_1_fu_1932_p2    |    xor   |      0|  0|  33|          32|          33|
    |xor_ln444_fu_1916_p2      |    xor   |      0|  0|  33|          32|          33|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0|1189|         457|         596|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+-----+-----------+-----+-----------+
    |              Name             | LUT | Input Size| Bits| Total Bits|
    +-------------------------------+-----+-----------+-----+-----------+
    |Q_temp_M_imag_address0         |   21|          4|    4|         16|
    |Q_temp_M_imag_ce0              |   15|          3|    1|          3|
    |Q_temp_M_imag_d0               |   15|          3|   32|         96|
    |Q_temp_M_imag_we0              |   15|          3|    1|          3|
    |Q_temp_M_real_address0         |   21|          4|    4|         16|
    |Q_temp_M_real_ce0              |   15|          3|    1|          3|
    |Q_temp_M_real_d0               |   15|          3|   32|         96|
    |Q_temp_M_real_we0              |   15|          3|    1|          3|
    |R_temp_M_imag_address0         |   21|          4|    4|         16|
    |R_temp_M_imag_ce0              |   15|          3|    1|          3|
    |R_temp_M_imag_d0               |   15|          3|   32|         96|
    |R_temp_M_imag_we0              |   15|          3|    1|          3|
    |R_temp_M_real_address0         |   21|          4|    4|         16|
    |R_temp_M_real_ce0              |   15|          3|    1|          3|
    |R_temp_M_real_d0               |   15|          3|   32|         96|
    |R_temp_M_real_we0              |   15|          3|    1|          3|
    |Rx_M_imag_address0             |   15|          3|    4|         12|
    |Rx_M_real_address0             |   15|          3|    4|         12|
    |Rx_temp_M_imag_address0        |   56|         13|    4|         52|
    |Rx_temp_M_imag_d0              |   27|          5|   32|        160|
    |Rx_temp_M_real_address0        |   56|         13|    4|         52|
    |Rx_temp_M_real_d0              |   27|          5|   32|        160|
    |U_M_imag_address0              |   33|          6|    4|         24|
    |U_M_imag_d0                    |   15|          3|   32|         96|
    |U_M_real_address0              |   33|          6|    4|         24|
    |U_M_real_d0                    |   15|          3|   32|         96|
    |ap_NS_fsm                      |  853|        197|    1|        197|
    |ap_return_0                    |    9|          2|   32|         64|
    |ap_return_1                    |    9|          2|   32|         64|
    |ap_return_2                    |    9|          2|   32|         64|
    |ap_return_3                    |    9|          2|   32|         64|
    |complex_M_imag_read_2_reg_869  |    9|          2|   32|         64|
    |complex_M_imag_read_reg_706    |    9|          2|   32|         64|
    |complex_M_real_read_2_reg_881  |    9|          2|   32|         64|
    |complex_M_real_read_reg_719    |    9|          2|   32|         64|
    |count_0_reg_783                |    9|          2|    3|          6|
    |eig_mat_M_imag_address0        |   27|          5|    4|         20|
    |eig_mat_M_imag_ce0             |   15|          3|    1|          3|
    |eig_mat_M_imag_d0              |   21|          4|   32|        128|
    |eig_mat_M_real_address0        |   33|          6|    4|         24|
    |eig_mat_M_real_ce0             |   15|          3|    1|          3|
    |eig_mat_M_real_d0              |   21|          4|   32|        128|
    |eigval_0_0_reg_743             |    9|          2|   32|         64|
    |eigval_1_0_reg_753             |    9|          2|   32|         64|
    |eigval_2_0_reg_763             |    9|          2|   32|         64|
    |eigval_3_0_reg_773             |    9|          2|   32|         64|
    |grp_fu_1003_p0                 |   15|          3|   32|         96|
    |grp_fu_1003_p1                 |   15|          3|   32|         96|
    |grp_fu_1008_p0                 |   15|          3|   32|         96|
    |grp_fu_1008_p1                 |   15|          3|   32|         96|
    |grp_fu_931_opcode              |   15|          3|    2|          6|
    |grp_fu_931_p0                  |   38|          7|   32|        224|
    |grp_fu_931_p1                  |   27|          5|   32|        160|
    |grp_fu_935_opcode              |   15|          3|    2|          6|
    |grp_fu_935_p0                  |   27|          5|   32|        160|
    |grp_fu_935_p1                  |   15|          3|   32|         96|
    |grp_fu_949_p0                  |   41|          8|   32|        256|
    |grp_fu_949_p1                  |   38|          7|   32|        224|
    |grp_fu_955_p0                  |   38|          7|   32|        224|
    |grp_fu_955_p1                  |   38|          7|   32|        224|
    |grp_fu_961_p0                  |   33|          6|   32|        192|
    |grp_fu_961_p1                  |   33|          6|   32|        192|
    |grp_fu_967_p0                  |   33|          6|   32|        192|
    |grp_fu_967_p1                  |   33|          6|   32|        192|
    |i16_0_reg_673                  |    9|          2|    5|         10|
    |i17_0_reg_684                  |    9|          2|    3|          6|
    |i19_0_reg_795                  |    9|          2|    3|          6|
    |i24_0_reg_902                  |    9|          2|    3|          6|
    |i_0_reg_651                    |    9|          2|    3|          6|
    |j18_0_reg_695                  |    9|          2|    3|          6|
    |j21_0_reg_818                  |    9|          2|   32|         64|
    |j22_0_in_reg_827               |    9|          2|   32|         64|
    |j23_0_in_reg_893               |    9|          2|   32|         64|
    |j_0_reg_662                    |    9|          2|    3|          6|
    |j_11_reg_806                   |    9|          2|    2|          4|
    |k_0_reg_732                    |    9|          2|    3|          6|
    |m_0_reg_857                    |    9|          2|    3|          6|
    |p_x_assign_reg_845             |    9|          2|   32|         64|
    |phi_ln11_1_reg_571             |    9|          2|    2|          4|
    |phi_ln11_reg_559               |    9|          2|    2|          4|
    |phi_ln12_1_reg_594             |    9|          2|    2|          4|
    |phi_ln12_reg_582               |    9|          2|    2|          4|
    |phi_ln13_1_reg_617             |    9|          2|    2|          4|
    |phi_ln13_reg_605               |    9|          2|    2|          4|
    |phi_ln14_1_reg_640             |    9|          2|    2|          4|
    |phi_ln14_reg_628               |    9|          2|    2|          4|
    |q_0_reg_836                    |    9|          2|   32|         64|
    +-------------------------------+-----+-----------+-----+-----------+
    |Total                          | 2349|        497| 1489|       5583|
    +-------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+-----+----+-----+-----------+
    |               Name              |  FF | LUT| Bits| Const Bits|
    +---------------------------------+-----+----+-----+-----------+
    |Rx_temp_M_imag_addr_4_reg_2332   |    4|   0|    4|          0|
    |Rx_temp_M_imag_addr_5_reg_2431   |    4|   0|    4|          0|
    |Rx_temp_M_imag_addr_8_reg_2398   |    4|   0|    4|          0|
    |Rx_temp_M_real_addr_4_reg_2327   |    4|   0|    4|          0|
    |Rx_temp_M_real_addr_5_reg_2426   |    4|   0|    4|          0|
    |Rx_temp_M_real_addr_8_reg_2393   |    4|   0|    4|          0|
    |U_M_imag_addr_2_reg_2421         |    4|   0|    4|          0|
    |U_M_imag_addr_4_reg_2538         |    4|   0|    4|          0|
    |U_M_imag_addr_reg_2224           |    4|   0|    4|          0|
    |U_M_real_addr_2_reg_2416         |    4|   0|    4|          0|
    |U_M_real_addr_4_reg_2533         |    4|   0|    4|          0|
    |U_M_real_addr_reg_2219           |    4|   0|    4|          0|
    |add_ln11_reg_1999                |    2|   0|    2|          0|
    |add_ln12_reg_2015                |    2|   0|    2|          0|
    |add_ln13_reg_2031                |    2|   0|    2|          0|
    |add_ln14_reg_2047                |    2|   0|    2|          0|
    |add_ln51_reg_2373                |    6|   0|    6|          0|
    |ap_CS_fsm                        |  196|   0|  196|          0|
    |ap_return_0_preg                 |   32|   0|   32|          0|
    |ap_return_1_preg                 |   32|   0|   32|          0|
    |ap_return_2_preg                 |   32|   0|   32|          0|
    |ap_return_3_preg                 |   32|   0|   32|          0|
    |complex_M_imag_read_2_reg_869    |   32|   0|   32|          0|
    |complex_M_imag_read_reg_706      |   32|   0|   32|          0|
    |complex_M_real_read_2_reg_881    |   32|   0|   32|          0|
    |complex_M_real_read_reg_719      |   32|   0|   32|          0|
    |count_0_reg_783                  |    3|   0|    3|          0|
    |count_reg_2202                   |    3|   0|    3|          0|
    |eig_mat_M_imag_addr_2_reg_2142   |    4|   0|    4|          0|
    |eig_mat_M_real_addr_3_reg_2137   |    4|   0|    4|          0|
    |eigval_0_0_reg_743               |   32|   0|   32|          0|
    |eigval_0_1_reg_2252              |   32|   0|   32|          0|
    |eigval_1_0_reg_753               |   32|   0|   32|          0|
    |eigval_1_1_reg_2246              |   32|   0|   32|          0|
    |eigval_2_0_reg_763               |   32|   0|   32|          0|
    |eigval_2_1_reg_2240              |   32|   0|   32|          0|
    |eigval_3_0_reg_773               |   32|   0|   32|          0|
    |eigval_3_1_reg_2234              |   32|   0|   32|          0|
    |grp_qrf_alt_fu_913_ap_start_reg  |    1|   0|    1|          0|
    |i16_0_reg_673                    |    5|   0|    5|          0|
    |i17_0_reg_684                    |    3|   0|    3|          0|
    |i19_0_reg_795                    |    3|   0|    3|          0|
    |i24_0_reg_902                    |    3|   0|    3|          0|
    |i_0_reg_651                      |    3|   0|    3|          0|
    |i_10_reg_2105                    |    5|   0|    5|          0|
    |i_11_reg_2113                    |    3|   0|    3|          0|
    |i_12_reg_2261                    |    3|   0|    3|          0|
    |i_13_reg_2303                    |    2|   0|    2|          0|
    |i_14_reg_2528                    |    3|   0|    3|          0|
    |i_reg_2066                       |    3|   0|    3|          0|
    |j18_0_reg_695                    |    3|   0|    3|          0|
    |j21_0_reg_818                    |   32|   0|   32|          0|
    |j22_0_in_reg_827                 |   32|   0|   32|          0|
    |j23_0_in_reg_893                 |   32|   0|   32|          0|
    |j_0_reg_662                      |    3|   0|    3|          0|
    |j_10_reg_2342                    |   32|   0|   32|          0|
    |j_11_reg_806                     |    2|   0|    2|          0|
    |j_7_reg_2127                     |    3|   0|    3|          0|
    |j_8_reg_2337                     |   32|   0|   32|          0|
    |j_9_reg_2436                     |   32|   0|   32|          0|
    |j_reg_2079                       |    3|   0|    3|          0|
    |k_0_reg_732                      |    3|   0|    3|          0|
    |k_reg_2150                       |    3|   0|    3|          0|
    |m_0_reg_857                      |    3|   0|    3|          0|
    |m_reg_2464                       |    3|   0|    3|          0|
    |midsum_reg_2518                  |   32|   0|   32|          0|
    |p_r_M_real_reg_2283              |   32|   0|   32|          0|
    |p_x_assign_reg_845               |   32|   0|   32|          0|
    |p_y_read_assign_reg_2278         |   32|   0|   32|          0|
    |phi_ln11_1_reg_571               |    2|   0|    2|          0|
    |phi_ln11_reg_559                 |    2|   0|    2|          0|
    |phi_ln12_1_reg_594               |    2|   0|    2|          0|
    |phi_ln12_reg_582                 |    2|   0|    2|          0|
    |phi_ln13_1_reg_617               |    2|   0|    2|          0|
    |phi_ln13_reg_605                 |    2|   0|    2|          0|
    |phi_ln14_1_reg_640               |    2|   0|    2|          0|
    |phi_ln14_reg_628                 |    2|   0|    2|          0|
    |q_0_reg_836                      |   32|   0|   32|          0|
    |q_1_reg_2388                     |   32|   0|   32|          0|
    |reg_1021                         |   32|   0|   32|          0|
    |reg_1026                         |   32|   0|   32|          0|
    |reg_1031                         |   32|   0|   32|          0|
    |reg_1036                         |   32|   0|   32|          0|
    |reg_1041                         |   32|   0|   32|          0|
    |reg_1050                         |   32|   0|   32|          0|
    |reg_1059                         |   32|   0|   32|          0|
    |reg_1071                         |   32|   0|   32|          0|
    |reg_1081                         |   32|   0|   32|          0|
    |reg_1091                         |   32|   0|   32|          0|
    |reg_1100                         |   32|   0|   32|          0|
    |sext_ln49_cast_reg_2365          |    4|   0|    6|          2|
    |sext_ln64_reg_2411               |    4|   0|    6|          2|
    |sum_M_imag_reg_2507              |   32|   0|   32|          0|
    |sum_M_real_reg_2501              |   32|   0|   32|          0|
    |tmp_7_i_i_reg_2486               |   32|   0|   32|          0|
    |tmp_8_i_i_reg_2491               |   32|   0|   32|          0|
    |tmp_9_i_i_reg_2496               |   32|   0|   32|          0|
    |trunc_ln39_reg_2229              |    2|   0|    2|          0|
    |trunc_ln49_reg_2350              |    4|   0|    4|          0|
    |zext_ln1067_reg_2207             |    3|   0|    6|          3|
    |zext_ln20_reg_2071               |    3|   0|    6|          3|
    |zext_ln21_1_reg_2084             |    6|   0|   64|         58|
    |zext_ln28_reg_2118               |    3|   0|    6|          3|
    |zext_ln34_reg_2132               |    3|   0|    6|          3|
    |zext_ln41_2_reg_2266             |    6|   0|   64|         58|
    |zext_ln43_reg_2293               |    2|   0|   32|         30|
    |zext_ln44_reg_2318               |    2|   0|    6|          4|
    +---------------------------------+-----+----+-----+-----------+
    |Total                            | 1801|   0| 1967|        166|
    +---------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+---------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object |    C Type    |
+--------------------+-----+-----+------------+---------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs | eig_decompose | return value |
|ap_rst              |  in |    1| ap_ctrl_hs | eig_decompose | return value |
|ap_start            |  in |    1| ap_ctrl_hs | eig_decompose | return value |
|ap_done             | out |    1| ap_ctrl_hs | eig_decompose | return value |
|ap_idle             | out |    1| ap_ctrl_hs | eig_decompose | return value |
|ap_ready            | out |    1| ap_ctrl_hs | eig_decompose | return value |
|ap_return_0         | out |   32| ap_ctrl_hs | eig_decompose | return value |
|ap_return_1         | out |   32| ap_ctrl_hs | eig_decompose | return value |
|ap_return_2         | out |   32| ap_ctrl_hs | eig_decompose | return value |
|ap_return_3         | out |   32| ap_ctrl_hs | eig_decompose | return value |
|Rx_M_real_address0  | out |    4|  ap_memory |   Rx_M_real   |     array    |
|Rx_M_real_ce0       | out |    1|  ap_memory |   Rx_M_real   |     array    |
|Rx_M_real_q0        |  in |   32|  ap_memory |   Rx_M_real   |     array    |
|Rx_M_imag_address0  | out |    4|  ap_memory |   Rx_M_imag   |     array    |
|Rx_M_imag_ce0       | out |    1|  ap_memory |   Rx_M_imag   |     array    |
|Rx_M_imag_q0        |  in |   32|  ap_memory |   Rx_M_imag   |     array    |
|U_M_real_address0   | out |    4|  ap_memory |    U_M_real   |     array    |
|U_M_real_ce0        | out |    1|  ap_memory |    U_M_real   |     array    |
|U_M_real_we0        | out |    1|  ap_memory |    U_M_real   |     array    |
|U_M_real_d0         | out |   32|  ap_memory |    U_M_real   |     array    |
|U_M_real_q0         |  in |   32|  ap_memory |    U_M_real   |     array    |
|U_M_imag_address0   | out |    4|  ap_memory |    U_M_imag   |     array    |
|U_M_imag_ce0        | out |    1|  ap_memory |    U_M_imag   |     array    |
|U_M_imag_we0        | out |    1|  ap_memory |    U_M_imag   |     array    |
|U_M_imag_d0         | out |   32|  ap_memory |    U_M_imag   |     array    |
|U_M_imag_q0         |  in |   32|  ap_memory |    U_M_imag   |     array    |
|eigval_0_read       |  in |   32|   ap_none  | eigval_0_read |    scalar    |
|eigval_1_read       |  in |   32|   ap_none  | eigval_1_read |    scalar    |
|eigval_2_read       |  in |   32|   ap_none  | eigval_2_read |    scalar    |
|eigval_3_read       |  in |   32|   ap_none  | eigval_3_read |    scalar    |
+--------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 196
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 3 2 4 
4 --> 5 
5 --> 5 4 6 
6 --> 7 
7 --> 7 6 8 
8 --> 9 
9 --> 9 8 10 
10 --> 11 13 
11 --> 12 10 
12 --> 11 
13 --> 14 32 
14 --> 15 
15 --> 16 13 
16 --> 17 15 
17 --> 18 16 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 17 
32 --> 33 
33 --> 34 
34 --> 35 42 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 34 
42 --> 43 96 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 78 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 52 
78 --> 79 42 
79 --> 80 
80 --> 81 78 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 80 
96 --> 151 97 
97 --> 98 112 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 97 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 96 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 32 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 184 
184 --> 185 
185 --> 186 
186 --> 187 
187 --> 188 
188 --> 189 
189 --> 190 
190 --> 191 
191 --> 192 
192 --> 193 
193 --> 194 
194 --> 195 
195 --> 196 
196 --> 171 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%eigval_3_read_2 = call float @_ssdm_op_Read.ap_auto.float(float %eigval_3_read)"   --->   Operation 197 'read' 'eigval_3_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%eigval_2_read_2 = call float @_ssdm_op_Read.ap_auto.float(float %eigval_2_read)"   --->   Operation 198 'read' 'eigval_2_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%eigval_1_read_2 = call float @_ssdm_op_Read.ap_auto.float(float %eigval_1_read)"   --->   Operation 199 'read' 'eigval_1_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%eigval_0_read_2 = call float @_ssdm_op_Read.ap_auto.float(float %eigval_0_read)"   --->   Operation 200 'read' 'eigval_0_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (2.32ns)   --->   "%Q_temp_M_real = alloca [16 x float], align 4" [src/music.cpp:11]   --->   Operation 201 'alloca' 'Q_temp_M_real' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 202 [1/1] (2.32ns)   --->   "%Q_temp_M_imag = alloca [16 x float], align 4" [src/music.cpp:11]   --->   Operation 202 'alloca' 'Q_temp_M_imag' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 203 [1/1] (2.32ns)   --->   "%R_temp_M_real = alloca [16 x float], align 4" [src/music.cpp:12]   --->   Operation 203 'alloca' 'R_temp_M_real' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 204 [1/1] (2.32ns)   --->   "%R_temp_M_imag = alloca [16 x float], align 4" [src/music.cpp:12]   --->   Operation 204 'alloca' 'R_temp_M_imag' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 205 [1/1] (2.32ns)   --->   "%Rx_temp_M_real = alloca [16 x float], align 4" [src/music.cpp:13]   --->   Operation 205 'alloca' 'Rx_temp_M_real' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 206 [1/1] (2.32ns)   --->   "%Rx_temp_M_imag = alloca [16 x float], align 4" [src/music.cpp:13]   --->   Operation 206 'alloca' 'Rx_temp_M_imag' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 207 [1/1] (2.32ns)   --->   "%eig_mat_M_real = alloca [16 x float], align 4" [src/music.cpp:14]   --->   Operation 207 'alloca' 'eig_mat_M_real' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 208 [1/1] (2.32ns)   --->   "%eig_mat_M_imag = alloca [16 x float], align 4" [src/music.cpp:14]   --->   Operation 208 'alloca' 'eig_mat_M_imag' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 209 [1/1] (1.76ns)   --->   "br label %arrayctor.loop"   --->   Operation 209 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 210 [1/1] (0.00ns)   --->   "%phi_ln11 = phi i2 [ 0, %0 ], [ %add_ln11, %arrayctor.loop1 ]" [src/music.cpp:11]   --->   Operation 210 'phi' 'phi_ln11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 211 [1/1] (1.56ns)   --->   "%add_ln11 = add i2 %phi_ln11, 1" [src/music.cpp:11]   --->   Operation 211 'add' 'add_ln11' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 212 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 212 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 213 [1/1] (1.76ns)   --->   "br label %arrayctor.loop3"   --->   Operation 213 'br' <Predicate = true> <Delay = 1.76>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 214 [1/1] (0.00ns)   --->   "%phi_ln11_1 = phi i2 [ 0, %arrayctor.loop ], [ %add_ln11_1, %arrayctor.loop3 ]" [src/music.cpp:11]   --->   Operation 214 'phi' 'phi_ln11_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 215 [1/1] (1.56ns)   --->   "%add_ln11_1 = add i2 %phi_ln11_1, 1" [src/music.cpp:11]   --->   Operation 215 'add' 'add_ln11_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 216 [1/1] (0.00ns)   --->   "%tmp_53 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %phi_ln11, i2 %phi_ln11_1)" [src/music.cpp:11]   --->   Operation 216 'bitconcatenate' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln1027 = zext i4 %tmp_53 to i64" [src/music.cpp:11]   --->   Operation 217 'zext' 'zext_ln1027' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 218 [1/1] (0.00ns)   --->   "%Q_temp_M_real_addr = getelementptr [16 x float]* %Q_temp_M_real, i64 0, i64 %zext_ln1027" [src/music.cpp:11]   --->   Operation 218 'getelementptr' 'Q_temp_M_real_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 219 [1/1] (0.00ns)   --->   "%Q_temp_M_imag_addr = getelementptr [16 x float]* %Q_temp_M_imag, i64 0, i64 %zext_ln1027" [src/music.cpp:11]   --->   Operation 219 'getelementptr' 'Q_temp_M_imag_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 220 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %Q_temp_M_real_addr, align 8" [src/music.cpp:11]   --->   Operation 220 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 221 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %Q_temp_M_imag_addr, align 4" [src/music.cpp:11]   --->   Operation 221 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 222 [1/1] (0.95ns)   --->   "%icmp_ln11 = icmp eq i2 %phi_ln11_1, -1" [src/music.cpp:11]   --->   Operation 222 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 223 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 223 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 224 [1/1] (0.00ns)   --->   "br i1 %icmp_ln11, label %arrayctor.loop1, label %arrayctor.loop3" [src/music.cpp:11]   --->   Operation 224 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 225 [1/1] (0.95ns)   --->   "%icmp_ln11_1 = icmp eq i2 %phi_ln11, -1" [src/music.cpp:11]   --->   Operation 225 'icmp' 'icmp_ln11_1' <Predicate = (icmp_ln11)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 226 [1/1] (0.00ns)   --->   "br i1 %icmp_ln11_1, label %arrayctor.loop4.preheader, label %arrayctor.loop" [src/music.cpp:11]   --->   Operation 226 'br' <Predicate = (icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 227 [1/1] (1.76ns)   --->   "br label %arrayctor.loop4" [src/music.cpp:12]   --->   Operation 227 'br' <Predicate = (icmp_ln11 & icmp_ln11_1)> <Delay = 1.76>

State 4 <SV = 3> <Delay = 1.76>
ST_4 : Operation 228 [1/1] (0.00ns)   --->   "%phi_ln12 = phi i2 [ %add_ln12, %arrayctor.loop45 ], [ 0, %arrayctor.loop4.preheader ]" [src/music.cpp:12]   --->   Operation 228 'phi' 'phi_ln12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 229 [1/1] (1.56ns)   --->   "%add_ln12 = add i2 %phi_ln12, 1" [src/music.cpp:12]   --->   Operation 229 'add' 'add_ln12' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 230 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 230 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 231 [1/1] (1.76ns)   --->   "br label %arrayctor.loop7"   --->   Operation 231 'br' <Predicate = true> <Delay = 1.76>

State 5 <SV = 4> <Delay = 2.32>
ST_5 : Operation 232 [1/1] (0.00ns)   --->   "%phi_ln12_1 = phi i2 [ 0, %arrayctor.loop4 ], [ %add_ln12_1, %arrayctor.loop7 ]" [src/music.cpp:12]   --->   Operation 232 'phi' 'phi_ln12_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 233 [1/1] (1.56ns)   --->   "%add_ln12_1 = add i2 %phi_ln12_1, 1" [src/music.cpp:12]   --->   Operation 233 'add' 'add_ln12_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 234 [1/1] (0.00ns)   --->   "%tmp_45 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %phi_ln12, i2 %phi_ln12_1)" [src/music.cpp:12]   --->   Operation 234 'bitconcatenate' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 235 [1/1] (0.00ns)   --->   "%zext_ln1027_9 = zext i4 %tmp_45 to i64" [src/music.cpp:12]   --->   Operation 235 'zext' 'zext_ln1027_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 236 [1/1] (0.00ns)   --->   "%R_temp_M_real_addr = getelementptr [16 x float]* %R_temp_M_real, i64 0, i64 %zext_ln1027_9" [src/music.cpp:12]   --->   Operation 236 'getelementptr' 'R_temp_M_real_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 237 [1/1] (0.00ns)   --->   "%R_temp_M_imag_addr = getelementptr [16 x float]* %R_temp_M_imag, i64 0, i64 %zext_ln1027_9" [src/music.cpp:12]   --->   Operation 237 'getelementptr' 'R_temp_M_imag_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 238 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %R_temp_M_real_addr, align 8" [src/music.cpp:12]   --->   Operation 238 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 239 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %R_temp_M_imag_addr, align 4" [src/music.cpp:12]   --->   Operation 239 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 240 [1/1] (0.95ns)   --->   "%icmp_ln12 = icmp eq i2 %phi_ln12_1, -1" [src/music.cpp:12]   --->   Operation 240 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 241 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 241 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 242 [1/1] (0.00ns)   --->   "br i1 %icmp_ln12, label %arrayctor.loop45, label %arrayctor.loop7" [src/music.cpp:12]   --->   Operation 242 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 243 [1/1] (0.95ns)   --->   "%icmp_ln12_1 = icmp eq i2 %phi_ln12, -1" [src/music.cpp:12]   --->   Operation 243 'icmp' 'icmp_ln12_1' <Predicate = (icmp_ln12)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 244 [1/1] (0.00ns)   --->   "br i1 %icmp_ln12_1, label %arrayctor.loop8.preheader, label %arrayctor.loop4" [src/music.cpp:12]   --->   Operation 244 'br' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_5 : Operation 245 [1/1] (1.76ns)   --->   "br label %arrayctor.loop8" [src/music.cpp:13]   --->   Operation 245 'br' <Predicate = (icmp_ln12 & icmp_ln12_1)> <Delay = 1.76>

State 6 <SV = 5> <Delay = 1.76>
ST_6 : Operation 246 [1/1] (0.00ns)   --->   "%phi_ln13 = phi i2 [ %add_ln13, %arrayctor.loop89 ], [ 0, %arrayctor.loop8.preheader ]" [src/music.cpp:13]   --->   Operation 246 'phi' 'phi_ln13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 247 [1/1] (1.56ns)   --->   "%add_ln13 = add i2 %phi_ln13, 1" [src/music.cpp:13]   --->   Operation 247 'add' 'add_ln13' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 248 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 248 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 249 [1/1] (1.76ns)   --->   "br label %arrayctor.loop11"   --->   Operation 249 'br' <Predicate = true> <Delay = 1.76>

State 7 <SV = 6> <Delay = 2.32>
ST_7 : Operation 250 [1/1] (0.00ns)   --->   "%phi_ln13_1 = phi i2 [ 0, %arrayctor.loop8 ], [ %add_ln13_1, %arrayctor.loop11 ]" [src/music.cpp:13]   --->   Operation 250 'phi' 'phi_ln13_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 251 [1/1] (1.56ns)   --->   "%add_ln13_1 = add i2 %phi_ln13_1, 1" [src/music.cpp:13]   --->   Operation 251 'add' 'add_ln13_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 252 [1/1] (0.00ns)   --->   "%tmp_46 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %phi_ln13, i2 %phi_ln13_1)" [src/music.cpp:13]   --->   Operation 252 'bitconcatenate' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 253 [1/1] (0.00ns)   --->   "%zext_ln1027_10 = zext i4 %tmp_46 to i64" [src/music.cpp:13]   --->   Operation 253 'zext' 'zext_ln1027_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 254 [1/1] (0.00ns)   --->   "%Rx_temp_M_real_addr = getelementptr [16 x float]* %Rx_temp_M_real, i64 0, i64 %zext_ln1027_10" [src/music.cpp:13]   --->   Operation 254 'getelementptr' 'Rx_temp_M_real_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 255 [1/1] (0.00ns)   --->   "%Rx_temp_M_imag_addr = getelementptr [16 x float]* %Rx_temp_M_imag, i64 0, i64 %zext_ln1027_10" [src/music.cpp:13]   --->   Operation 255 'getelementptr' 'Rx_temp_M_imag_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 256 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %Rx_temp_M_real_addr, align 8" [src/music.cpp:13]   --->   Operation 256 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 257 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %Rx_temp_M_imag_addr, align 4" [src/music.cpp:13]   --->   Operation 257 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 258 [1/1] (0.95ns)   --->   "%icmp_ln13 = icmp eq i2 %phi_ln13_1, -1" [src/music.cpp:13]   --->   Operation 258 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 259 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 259 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 260 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13, label %arrayctor.loop89, label %arrayctor.loop11" [src/music.cpp:13]   --->   Operation 260 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 261 [1/1] (0.95ns)   --->   "%icmp_ln13_1 = icmp eq i2 %phi_ln13, -1" [src/music.cpp:13]   --->   Operation 261 'icmp' 'icmp_ln13_1' <Predicate = (icmp_ln13)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 262 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13_1, label %arrayctor.loop12.preheader, label %arrayctor.loop8" [src/music.cpp:13]   --->   Operation 262 'br' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_7 : Operation 263 [1/1] (1.76ns)   --->   "br label %arrayctor.loop12" [src/music.cpp:14]   --->   Operation 263 'br' <Predicate = (icmp_ln13 & icmp_ln13_1)> <Delay = 1.76>

State 8 <SV = 7> <Delay = 1.76>
ST_8 : Operation 264 [1/1] (0.00ns)   --->   "%phi_ln14 = phi i2 [ %add_ln14, %arrayctor.loop1213 ], [ 0, %arrayctor.loop12.preheader ]" [src/music.cpp:14]   --->   Operation 264 'phi' 'phi_ln14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 265 [1/1] (1.56ns)   --->   "%add_ln14 = add i2 %phi_ln14, 1" [src/music.cpp:14]   --->   Operation 265 'add' 'add_ln14' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 266 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 266 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 267 [1/1] (1.76ns)   --->   "br label %arrayctor.loop15"   --->   Operation 267 'br' <Predicate = true> <Delay = 1.76>

State 9 <SV = 8> <Delay = 2.32>
ST_9 : Operation 268 [1/1] (0.00ns)   --->   "%phi_ln14_1 = phi i2 [ 0, %arrayctor.loop12 ], [ %add_ln14_1, %arrayctor.loop15 ]" [src/music.cpp:14]   --->   Operation 268 'phi' 'phi_ln14_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 269 [1/1] (1.56ns)   --->   "%add_ln14_1 = add i2 %phi_ln14_1, 1" [src/music.cpp:14]   --->   Operation 269 'add' 'add_ln14_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 270 [1/1] (0.00ns)   --->   "%tmp_47 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %phi_ln14, i2 %phi_ln14_1)" [src/music.cpp:14]   --->   Operation 270 'bitconcatenate' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 271 [1/1] (0.00ns)   --->   "%zext_ln1027_11 = zext i4 %tmp_47 to i64" [src/music.cpp:14]   --->   Operation 271 'zext' 'zext_ln1027_11' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 272 [1/1] (0.00ns)   --->   "%eig_mat_M_real_addr = getelementptr [16 x float]* %eig_mat_M_real, i64 0, i64 %zext_ln1027_11" [src/music.cpp:14]   --->   Operation 272 'getelementptr' 'eig_mat_M_real_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 273 [1/1] (0.00ns)   --->   "%eig_mat_M_imag_addr = getelementptr [16 x float]* %eig_mat_M_imag, i64 0, i64 %zext_ln1027_11" [src/music.cpp:14]   --->   Operation 273 'getelementptr' 'eig_mat_M_imag_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 274 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %eig_mat_M_real_addr, align 8" [src/music.cpp:14]   --->   Operation 274 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 275 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %eig_mat_M_imag_addr, align 4" [src/music.cpp:14]   --->   Operation 275 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 276 [1/1] (0.95ns)   --->   "%icmp_ln14 = icmp eq i2 %phi_ln14_1, -1" [src/music.cpp:14]   --->   Operation 276 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 277 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 277 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 278 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14, label %arrayctor.loop1213, label %arrayctor.loop15" [src/music.cpp:14]   --->   Operation 278 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 279 [1/1] (0.95ns)   --->   "%icmp_ln14_1 = icmp eq i2 %phi_ln14, -1" [src/music.cpp:14]   --->   Operation 279 'icmp' 'icmp_ln14_1' <Predicate = (icmp_ln14)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 280 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14_1, label %.preheader130.preheader, label %arrayctor.loop12" [src/music.cpp:14]   --->   Operation 280 'br' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_9 : Operation 281 [1/1] (1.76ns)   --->   "br label %.preheader130" [src/music.cpp:19]   --->   Operation 281 'br' <Predicate = (icmp_ln14 & icmp_ln14_1)> <Delay = 1.76>

State 10 <SV = 9> <Delay = 1.76>
ST_10 : Operation 282 [1/1] (0.00ns)   --->   "%i_0 = phi i3 [ %i, %.preheader130.loopexit ], [ 0, %.preheader130.preheader ]"   --->   Operation 282 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 283 [1/1] (1.13ns)   --->   "%icmp_ln19 = icmp eq i3 %i_0, -4" [src/music.cpp:19]   --->   Operation 283 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 284 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 284 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 285 [1/1] (1.65ns)   --->   "%i = add i3 %i_0, 1" [src/music.cpp:19]   --->   Operation 285 'add' 'i' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 286 [1/1] (0.00ns)   --->   "br i1 %icmp_ln19, label %.preheader9.preheader, label %.preheader10.preheader" [src/music.cpp:19]   --->   Operation 286 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 287 [1/1] (0.00ns)   --->   "%tmp_54 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %i_0, i2 0)" [src/music.cpp:21]   --->   Operation 287 'bitconcatenate' 'tmp_54' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_10 : Operation 288 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i5 %tmp_54 to i6" [src/music.cpp:20]   --->   Operation 288 'zext' 'zext_ln20' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_10 : Operation 289 [1/1] (1.76ns)   --->   "br label %.preheader10" [src/music.cpp:20]   --->   Operation 289 'br' <Predicate = (!icmp_ln19)> <Delay = 1.76>
ST_10 : Operation 290 [1/1] (1.76ns)   --->   "br label %.preheader9" [src/music.cpp:25]   --->   Operation 290 'br' <Predicate = (icmp_ln19)> <Delay = 1.76>

State 11 <SV = 10> <Delay = 4.10>
ST_11 : Operation 291 [1/1] (0.00ns)   --->   "%j_0 = phi i3 [ %j, %1 ], [ 0, %.preheader10.preheader ]"   --->   Operation 291 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 292 [1/1] (1.13ns)   --->   "%icmp_ln20 = icmp eq i3 %j_0, -4" [src/music.cpp:20]   --->   Operation 292 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 293 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 293 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 294 [1/1] (1.65ns)   --->   "%j = add i3 %j_0, 1" [src/music.cpp:20]   --->   Operation 294 'add' 'j' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 295 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20, label %.preheader130.loopexit, label %1" [src/music.cpp:20]   --->   Operation 295 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 296 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i3 %j_0 to i6" [src/music.cpp:21]   --->   Operation 296 'zext' 'zext_ln21' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_11 : Operation 297 [1/1] (1.78ns)   --->   "%add_ln21 = add i6 %zext_ln20, %zext_ln21" [src/music.cpp:21]   --->   Operation 297 'add' 'add_ln21' <Predicate = (!icmp_ln20)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 298 [1/1] (0.00ns)   --->   "%zext_ln21_1 = zext i6 %add_ln21 to i64" [src/music.cpp:21]   --->   Operation 298 'zext' 'zext_ln21_1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_11 : Operation 299 [1/1] (0.00ns)   --->   "%Rx_M_real_addr = getelementptr [16 x float]* %Rx_M_real, i64 0, i64 %zext_ln21_1" [src/music.cpp:21]   --->   Operation 299 'getelementptr' 'Rx_M_real_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_11 : Operation 300 [1/1] (0.00ns)   --->   "%Rx_M_imag_addr = getelementptr [16 x float]* %Rx_M_imag, i64 0, i64 %zext_ln21_1" [src/music.cpp:21]   --->   Operation 300 'getelementptr' 'Rx_M_imag_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_11 : Operation 301 [2/2] (2.32ns)   --->   "%Rx_M_real_load = load float* %Rx_M_real_addr, align 4" [src/music.cpp:21]   --->   Operation 301 'load' 'Rx_M_real_load' <Predicate = (!icmp_ln20)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_11 : Operation 302 [2/2] (2.32ns)   --->   "%Rx_M_imag_load = load float* %Rx_M_imag_addr, align 4" [src/music.cpp:21]   --->   Operation 302 'load' 'Rx_M_imag_load' <Predicate = (!icmp_ln20)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_11 : Operation 303 [1/1] (0.00ns)   --->   "br label %.preheader130"   --->   Operation 303 'br' <Predicate = (icmp_ln20)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 4.64>
ST_12 : Operation 304 [1/1] (0.00ns)   --->   "%Rx_temp_M_real_addr_1 = getelementptr [16 x float]* %Rx_temp_M_real, i64 0, i64 %zext_ln21_1" [src/music.cpp:22]   --->   Operation 304 'getelementptr' 'Rx_temp_M_real_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 305 [1/1] (0.00ns)   --->   "%Rx_temp_M_imag_addr_1 = getelementptr [16 x float]* %Rx_temp_M_imag, i64 0, i64 %zext_ln21_1" [src/music.cpp:22]   --->   Operation 305 'getelementptr' 'Rx_temp_M_imag_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 306 [1/1] (0.00ns)   --->   "%eig_mat_M_real_addr_1 = getelementptr [16 x float]* %eig_mat_M_real, i64 0, i64 %zext_ln21_1" [src/music.cpp:21]   --->   Operation 306 'getelementptr' 'eig_mat_M_real_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 307 [1/1] (0.00ns)   --->   "%eig_mat_M_imag_addr_1 = getelementptr [16 x float]* %eig_mat_M_imag, i64 0, i64 %zext_ln21_1" [src/music.cpp:21]   --->   Operation 307 'getelementptr' 'eig_mat_M_imag_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 308 [1/2] (2.32ns)   --->   "%Rx_M_real_load = load float* %Rx_M_real_addr, align 4" [src/music.cpp:21]   --->   Operation 308 'load' 'Rx_M_real_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_12 : Operation 309 [1/1] (2.32ns)   --->   "store float %Rx_M_real_load, float* %eig_mat_M_real_addr_1, align 8" [src/music.cpp:21]   --->   Operation 309 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_12 : Operation 310 [1/2] (2.32ns)   --->   "%Rx_M_imag_load = load float* %Rx_M_imag_addr, align 4" [src/music.cpp:21]   --->   Operation 310 'load' 'Rx_M_imag_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_12 : Operation 311 [1/1] (2.32ns)   --->   "store float %Rx_M_imag_load, float* %eig_mat_M_imag_addr_1, align 4" [src/music.cpp:21]   --->   Operation 311 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_12 : Operation 312 [1/1] (2.32ns)   --->   "store float %Rx_M_real_load, float* %Rx_temp_M_real_addr_1, align 8" [src/music.cpp:22]   --->   Operation 312 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_12 : Operation 313 [1/1] (2.32ns)   --->   "store float %Rx_M_imag_load, float* %Rx_temp_M_imag_addr_1, align 4" [src/music.cpp:22]   --->   Operation 313 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_12 : Operation 314 [1/1] (0.00ns)   --->   "br label %.preheader10" [src/music.cpp:20]   --->   Operation 314 'br' <Predicate = true> <Delay = 0.00>

State 13 <SV = 10> <Delay = 1.78>
ST_13 : Operation 315 [1/1] (0.00ns)   --->   "%i16_0 = phi i5 [ %i_10, %.preheader9.loopexit ], [ 0, %.preheader9.preheader ]"   --->   Operation 315 'phi' 'i16_0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 316 [1/1] (1.36ns)   --->   "%icmp_ln25 = icmp eq i5 %i16_0, -2" [src/music.cpp:25]   --->   Operation 316 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 317 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 30, i64 30, i64 30)"   --->   Operation 317 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 318 [1/1] (1.78ns)   --->   "%i_10 = add i5 %i16_0, 1" [src/music.cpp:25]   --->   Operation 318 'add' 'i_10' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 319 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25, label %.preheader7.preheader, label %2" [src/music.cpp:25]   --->   Operation 319 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 320 [2/2] (0.00ns)   --->   "call fastcc void @qrf_alt([16 x float]* %eig_mat_M_real, [16 x float]* %eig_mat_M_imag, [16 x float]* %Q_temp_M_real, [16 x float]* %Q_temp_M_imag, [16 x float]* %R_temp_M_real, [16 x float]* %R_temp_M_imag)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:717->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:747->src/music.cpp:8->src/music.cpp:26]   --->   Operation 320 'call' <Predicate = (!icmp_ln25)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 321 [1/1] (1.76ns)   --->   "br label %.preheader7" [src/music.cpp:38]   --->   Operation 321 'br' <Predicate = (icmp_ln25)> <Delay = 1.76>

State 14 <SV = 11> <Delay = 1.76>
ST_14 : Operation 322 [1/2] (0.00ns)   --->   "call fastcc void @qrf_alt([16 x float]* %eig_mat_M_real, [16 x float]* %eig_mat_M_imag, [16 x float]* %Q_temp_M_real, [16 x float]* %Q_temp_M_imag, [16 x float]* %R_temp_M_real, [16 x float]* %R_temp_M_imag)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:717->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/hls_qrf.h:747->src/music.cpp:8->src/music.cpp:26]   --->   Operation 322 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 323 [1/1] (1.76ns)   --->   "br label %.loopexit" [src/music.cpp:27]   --->   Operation 323 'br' <Predicate = true> <Delay = 1.76>

State 15 <SV = 12> <Delay = 1.76>
ST_15 : Operation 324 [1/1] (0.00ns)   --->   "%i17_0 = phi i3 [ 0, %2 ], [ %i_11, %.loopexit.loopexit ]"   --->   Operation 324 'phi' 'i17_0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 325 [1/1] (1.13ns)   --->   "%icmp_ln27 = icmp eq i3 %i17_0, -4" [src/music.cpp:27]   --->   Operation 325 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 326 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 326 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 327 [1/1] (1.65ns)   --->   "%i_11 = add i3 %i17_0, 1" [src/music.cpp:27]   --->   Operation 327 'add' 'i_11' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 328 [1/1] (0.00ns)   --->   "br i1 %icmp_ln27, label %.preheader9.loopexit, label %.preheader8.preheader" [src/music.cpp:27]   --->   Operation 328 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 329 [1/1] (0.00ns)   --->   "%tmp_56 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %i17_0, i2 0)" [src/music.cpp:32]   --->   Operation 329 'bitconcatenate' 'tmp_56' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_15 : Operation 330 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i5 %tmp_56 to i6" [src/music.cpp:28]   --->   Operation 330 'zext' 'zext_ln28' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_15 : Operation 331 [1/1] (1.76ns)   --->   "br label %.preheader8" [src/music.cpp:28]   --->   Operation 331 'br' <Predicate = (!icmp_ln27)> <Delay = 1.76>
ST_15 : Operation 332 [1/1] (0.00ns)   --->   "br label %.preheader9"   --->   Operation 332 'br' <Predicate = (icmp_ln27)> <Delay = 0.00>

State 16 <SV = 13> <Delay = 1.78>
ST_16 : Operation 333 [1/1] (0.00ns)   --->   "%j18_0 = phi i3 [ 0, %.preheader8.preheader ], [ %j_7, %6 ]"   --->   Operation 333 'phi' 'j18_0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 334 [1/1] (1.13ns)   --->   "%icmp_ln28 = icmp eq i3 %j18_0, -4" [src/music.cpp:28]   --->   Operation 334 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 335 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 335 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 336 [1/1] (1.65ns)   --->   "%j_7 = add i3 %j18_0, 1" [src/music.cpp:28]   --->   Operation 336 'add' 'j_7' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 337 [1/1] (0.00ns)   --->   "br i1 %icmp_ln28, label %.loopexit.loopexit, label %3" [src/music.cpp:28]   --->   Operation 337 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 338 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i3 %j18_0 to i6" [src/music.cpp:34]   --->   Operation 338 'zext' 'zext_ln34' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_16 : Operation 339 [1/1] (1.78ns)   --->   "%add_ln34 = add i6 %zext_ln28, %zext_ln34" [src/music.cpp:34]   --->   Operation 339 'add' 'add_ln34' <Predicate = (!icmp_ln28)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 340 [1/1] (0.00ns)   --->   "%zext_ln34_1 = zext i6 %add_ln34 to i64" [src/music.cpp:34]   --->   Operation 340 'zext' 'zext_ln34_1' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_16 : Operation 341 [1/1] (0.00ns)   --->   "%eig_mat_M_real_addr_3 = getelementptr [16 x float]* %eig_mat_M_real, i64 0, i64 %zext_ln34_1" [src/music.cpp:34]   --->   Operation 341 'getelementptr' 'eig_mat_M_real_addr_3' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_16 : Operation 342 [1/1] (0.00ns)   --->   "%eig_mat_M_imag_addr_2 = getelementptr [16 x float]* %eig_mat_M_imag, i64 0, i64 %zext_ln34_1" [src/music.cpp:34]   --->   Operation 342 'getelementptr' 'eig_mat_M_imag_addr_2' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_16 : Operation 343 [1/1] (1.76ns)   --->   "br label %4" [src/music.cpp:31]   --->   Operation 343 'br' <Predicate = (!icmp_ln28)> <Delay = 1.76>
ST_16 : Operation 344 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 344 'br' <Predicate = (icmp_ln28)> <Delay = 0.00>

State 17 <SV = 14> <Delay = 4.10>
ST_17 : Operation 345 [1/1] (0.00ns)   --->   "%complex_M_imag_read = phi float [ 0.000000e+00, %3 ], [ %temp_M_imag, %5 ]"   --->   Operation 345 'phi' 'complex_M_imag_read' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 346 [1/1] (0.00ns)   --->   "%complex_M_real_read = phi float [ 0.000000e+00, %3 ], [ %temp_M_real, %5 ]"   --->   Operation 346 'phi' 'complex_M_real_read' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 347 [1/1] (0.00ns)   --->   "%k_0 = phi i3 [ 0, %3 ], [ %k, %5 ]"   --->   Operation 347 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 348 [1/1] (1.13ns)   --->   "%icmp_ln31 = icmp eq i3 %k_0, -4" [src/music.cpp:31]   --->   Operation 348 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 349 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 349 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 350 [1/1] (1.65ns)   --->   "%k = add i3 %k_0, 1" [src/music.cpp:31]   --->   Operation 350 'add' 'k' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 351 [1/1] (0.00ns)   --->   "br i1 %icmp_ln31, label %6, label %5" [src/music.cpp:31]   --->   Operation 351 'br' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 352 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i3 %k_0 to i6" [src/music.cpp:32]   --->   Operation 352 'zext' 'zext_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_17 : Operation 353 [1/1] (0.00ns)   --->   "%tmp_60 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %k_0, i2 0)" [src/music.cpp:32]   --->   Operation 353 'bitconcatenate' 'tmp_60' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_17 : Operation 354 [1/1] (0.00ns)   --->   "%zext_ln32_1 = zext i5 %tmp_60 to i6" [src/music.cpp:32]   --->   Operation 354 'zext' 'zext_ln32_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_17 : Operation 355 [1/1] (1.78ns)   --->   "%add_ln32 = add i6 %zext_ln34, %zext_ln32_1" [src/music.cpp:32]   --->   Operation 355 'add' 'add_ln32' <Predicate = (!icmp_ln31)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 356 [1/1] (0.00ns)   --->   "%zext_ln32_2 = zext i6 %add_ln32 to i64" [src/music.cpp:32]   --->   Operation 356 'zext' 'zext_ln32_2' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_17 : Operation 357 [1/1] (0.00ns)   --->   "%Q_temp_M_real_addr_1 = getelementptr [16 x float]* %Q_temp_M_real, i64 0, i64 %zext_ln32_2" [src/music.cpp:32]   --->   Operation 357 'getelementptr' 'Q_temp_M_real_addr_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_17 : Operation 358 [1/1] (0.00ns)   --->   "%Q_temp_M_imag_addr_1 = getelementptr [16 x float]* %Q_temp_M_imag, i64 0, i64 %zext_ln32_2" [src/music.cpp:32]   --->   Operation 358 'getelementptr' 'Q_temp_M_imag_addr_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_17 : Operation 359 [1/1] (1.78ns)   --->   "%add_ln32_1 = add i6 %zext_ln32, %zext_ln28" [src/music.cpp:32]   --->   Operation 359 'add' 'add_ln32_1' <Predicate = (!icmp_ln31)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 360 [1/1] (0.00ns)   --->   "%zext_ln32_3 = zext i6 %add_ln32_1 to i64" [src/music.cpp:32]   --->   Operation 360 'zext' 'zext_ln32_3' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_17 : Operation 361 [1/1] (0.00ns)   --->   "%R_temp_M_real_addr_1 = getelementptr [16 x float]* %R_temp_M_real, i64 0, i64 %zext_ln32_3" [src/music.cpp:32]   --->   Operation 361 'getelementptr' 'R_temp_M_real_addr_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_17 : Operation 362 [1/1] (0.00ns)   --->   "%R_temp_M_imag_addr_1 = getelementptr [16 x float]* %R_temp_M_imag, i64 0, i64 %zext_ln32_3" [src/music.cpp:32]   --->   Operation 362 'getelementptr' 'R_temp_M_imag_addr_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_17 : Operation 363 [2/2] (2.32ns)   --->   "%p_r_M_real_13 = load float* %R_temp_M_real_addr_1, align 4" [src/music.cpp:32]   --->   Operation 363 'load' 'p_r_M_real_13' <Predicate = (!icmp_ln31)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_17 : Operation 364 [2/2] (2.32ns)   --->   "%p_r_M_imag_12 = load float* %R_temp_M_imag_addr_1, align 4" [src/music.cpp:32]   --->   Operation 364 'load' 'p_r_M_imag_12' <Predicate = (!icmp_ln31)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_17 : Operation 365 [2/2] (2.32ns)   --->   "%p_t_real = load float* %Q_temp_M_real_addr_1, align 4" [src/music.cpp:32]   --->   Operation 365 'load' 'p_t_real' <Predicate = (!icmp_ln31)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_17 : Operation 366 [2/2] (2.32ns)   --->   "%p_t_imag = load float* %Q_temp_M_imag_addr_1, align 4" [src/music.cpp:32]   --->   Operation 366 'load' 'p_t_imag' <Predicate = (!icmp_ln31)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_17 : Operation 367 [1/1] (2.32ns)   --->   "store float %complex_M_real_read, float* %eig_mat_M_real_addr_3, align 8" [src/music.cpp:34]   --->   Operation 367 'store' <Predicate = (icmp_ln31)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_17 : Operation 368 [1/1] (2.32ns)   --->   "store float %complex_M_imag_read, float* %eig_mat_M_imag_addr_2, align 4" [src/music.cpp:34]   --->   Operation 368 'store' <Predicate = (icmp_ln31)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_17 : Operation 369 [1/1] (0.00ns)   --->   "br label %.preheader8" [src/music.cpp:28]   --->   Operation 369 'br' <Predicate = (icmp_ln31)> <Delay = 0.00>

State 18 <SV = 15> <Delay = 9.19>
ST_18 : Operation 370 [1/2] (2.32ns)   --->   "%p_r_M_real_13 = load float* %R_temp_M_real_addr_1, align 4" [src/music.cpp:32]   --->   Operation 370 'load' 'p_r_M_real_13' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_18 : Operation 371 [1/2] (2.32ns)   --->   "%p_r_M_imag_12 = load float* %R_temp_M_imag_addr_1, align 4" [src/music.cpp:32]   --->   Operation 371 'load' 'p_r_M_imag_12' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_18 : Operation 372 [1/2] (2.32ns)   --->   "%p_t_real = load float* %Q_temp_M_real_addr_1, align 4" [src/music.cpp:32]   --->   Operation 372 'load' 'p_t_real' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_18 : Operation 373 [1/2] (2.32ns)   --->   "%p_t_imag = load float* %Q_temp_M_imag_addr_1, align 4" [src/music.cpp:32]   --->   Operation 373 'load' 'p_t_imag' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_18 : Operation 374 [4/4] (5.70ns)   --->   "%tmp_i_i = fmul float %p_r_M_real_13, %p_t_real" [src/music.cpp:32]   --->   Operation 374 'fmul' 'tmp_i_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 375 [4/4] (5.70ns)   --->   "%tmp_i_i_112 = fmul float %p_r_M_imag_12, %p_t_imag" [src/music.cpp:32]   --->   Operation 375 'fmul' 'tmp_i_i_112' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 376 [4/4] (6.87ns)   --->   "%tmp_1_i_i = fmul float %p_r_M_imag_12, %p_t_real" [src/music.cpp:32]   --->   Operation 376 'fmul' 'tmp_1_i_i' <Predicate = true> <Delay = 6.87> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 377 [4/4] (6.87ns)   --->   "%tmp_2_i_i = fmul float %p_r_M_real_13, %p_t_imag" [src/music.cpp:32]   --->   Operation 377 'fmul' 'tmp_2_i_i' <Predicate = true> <Delay = 6.87> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 16> <Delay = 5.70>
ST_19 : Operation 378 [3/4] (5.70ns)   --->   "%tmp_i_i = fmul float %p_r_M_real_13, %p_t_real" [src/music.cpp:32]   --->   Operation 378 'fmul' 'tmp_i_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 379 [3/4] (5.70ns)   --->   "%tmp_i_i_112 = fmul float %p_r_M_imag_12, %p_t_imag" [src/music.cpp:32]   --->   Operation 379 'fmul' 'tmp_i_i_112' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 380 [3/4] (5.70ns)   --->   "%tmp_1_i_i = fmul float %p_r_M_imag_12, %p_t_real" [src/music.cpp:32]   --->   Operation 380 'fmul' 'tmp_1_i_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 381 [3/4] (5.70ns)   --->   "%tmp_2_i_i = fmul float %p_r_M_real_13, %p_t_imag" [src/music.cpp:32]   --->   Operation 381 'fmul' 'tmp_2_i_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 17> <Delay = 5.70>
ST_20 : Operation 382 [2/4] (5.70ns)   --->   "%tmp_i_i = fmul float %p_r_M_real_13, %p_t_real" [src/music.cpp:32]   --->   Operation 382 'fmul' 'tmp_i_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 383 [2/4] (5.70ns)   --->   "%tmp_i_i_112 = fmul float %p_r_M_imag_12, %p_t_imag" [src/music.cpp:32]   --->   Operation 383 'fmul' 'tmp_i_i_112' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 384 [2/4] (5.70ns)   --->   "%tmp_1_i_i = fmul float %p_r_M_imag_12, %p_t_real" [src/music.cpp:32]   --->   Operation 384 'fmul' 'tmp_1_i_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 385 [2/4] (5.70ns)   --->   "%tmp_2_i_i = fmul float %p_r_M_real_13, %p_t_imag" [src/music.cpp:32]   --->   Operation 385 'fmul' 'tmp_2_i_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 18> <Delay = 5.70>
ST_21 : Operation 386 [1/4] (5.70ns)   --->   "%tmp_i_i = fmul float %p_r_M_real_13, %p_t_real" [src/music.cpp:32]   --->   Operation 386 'fmul' 'tmp_i_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 387 [1/4] (5.70ns)   --->   "%tmp_i_i_112 = fmul float %p_r_M_imag_12, %p_t_imag" [src/music.cpp:32]   --->   Operation 387 'fmul' 'tmp_i_i_112' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 388 [1/4] (5.70ns)   --->   "%tmp_1_i_i = fmul float %p_r_M_imag_12, %p_t_real" [src/music.cpp:32]   --->   Operation 388 'fmul' 'tmp_1_i_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 389 [1/4] (5.70ns)   --->   "%tmp_2_i_i = fmul float %p_r_M_real_13, %p_t_imag" [src/music.cpp:32]   --->   Operation 389 'fmul' 'tmp_2_i_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 19> <Delay = 8.42>
ST_22 : Operation 390 [5/5] (8.42ns)   --->   "%complex_M_real_writ = fsub float %tmp_i_i, %tmp_i_i_112" [src/music.cpp:32]   --->   Operation 390 'fsub' 'complex_M_real_writ' <Predicate = true> <Delay = 8.42> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 391 [5/5] (7.25ns)   --->   "%complex_M_imag_writ = fadd float %tmp_1_i_i, %tmp_2_i_i" [src/music.cpp:32]   --->   Operation 391 'fadd' 'complex_M_imag_writ' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 20> <Delay = 7.25>
ST_23 : Operation 392 [4/5] (7.25ns)   --->   "%complex_M_real_writ = fsub float %tmp_i_i, %tmp_i_i_112" [src/music.cpp:32]   --->   Operation 392 'fsub' 'complex_M_real_writ' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 393 [4/5] (7.25ns)   --->   "%complex_M_imag_writ = fadd float %tmp_1_i_i, %tmp_2_i_i" [src/music.cpp:32]   --->   Operation 393 'fadd' 'complex_M_imag_writ' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 21> <Delay = 7.25>
ST_24 : Operation 394 [3/5] (7.25ns)   --->   "%complex_M_real_writ = fsub float %tmp_i_i, %tmp_i_i_112" [src/music.cpp:32]   --->   Operation 394 'fsub' 'complex_M_real_writ' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 395 [3/5] (7.25ns)   --->   "%complex_M_imag_writ = fadd float %tmp_1_i_i, %tmp_2_i_i" [src/music.cpp:32]   --->   Operation 395 'fadd' 'complex_M_imag_writ' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 22> <Delay = 7.25>
ST_25 : Operation 396 [2/5] (7.25ns)   --->   "%complex_M_real_writ = fsub float %tmp_i_i, %tmp_i_i_112" [src/music.cpp:32]   --->   Operation 396 'fsub' 'complex_M_real_writ' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 397 [2/5] (7.25ns)   --->   "%complex_M_imag_writ = fadd float %tmp_1_i_i, %tmp_2_i_i" [src/music.cpp:32]   --->   Operation 397 'fadd' 'complex_M_imag_writ' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 23> <Delay = 7.25>
ST_26 : Operation 398 [1/5] (7.25ns)   --->   "%complex_M_real_writ = fsub float %tmp_i_i, %tmp_i_i_112" [src/music.cpp:32]   --->   Operation 398 'fsub' 'complex_M_real_writ' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 399 [1/5] (7.25ns)   --->   "%complex_M_imag_writ = fadd float %tmp_1_i_i, %tmp_2_i_i" [src/music.cpp:32]   --->   Operation 399 'fadd' 'complex_M_imag_writ' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 24> <Delay = 8.42>
ST_27 : Operation 400 [5/5] (8.42ns)   --->   "%temp_M_real = fadd float %complex_M_real_read, %complex_M_real_writ" [src/music.cpp:32]   --->   Operation 400 'fadd' 'temp_M_real' <Predicate = true> <Delay = 8.42> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 401 [5/5] (7.25ns)   --->   "%temp_M_imag = fadd float %complex_M_imag_read, %complex_M_imag_writ" [src/music.cpp:32]   --->   Operation 401 'fadd' 'temp_M_imag' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 25> <Delay = 7.25>
ST_28 : Operation 402 [4/5] (7.25ns)   --->   "%temp_M_real = fadd float %complex_M_real_read, %complex_M_real_writ" [src/music.cpp:32]   --->   Operation 402 'fadd' 'temp_M_real' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 403 [4/5] (7.25ns)   --->   "%temp_M_imag = fadd float %complex_M_imag_read, %complex_M_imag_writ" [src/music.cpp:32]   --->   Operation 403 'fadd' 'temp_M_imag' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 26> <Delay = 7.25>
ST_29 : Operation 404 [3/5] (7.25ns)   --->   "%temp_M_real = fadd float %complex_M_real_read, %complex_M_real_writ" [src/music.cpp:32]   --->   Operation 404 'fadd' 'temp_M_real' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 405 [3/5] (7.25ns)   --->   "%temp_M_imag = fadd float %complex_M_imag_read, %complex_M_imag_writ" [src/music.cpp:32]   --->   Operation 405 'fadd' 'temp_M_imag' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 27> <Delay = 7.25>
ST_30 : Operation 406 [2/5] (7.25ns)   --->   "%temp_M_real = fadd float %complex_M_real_read, %complex_M_real_writ" [src/music.cpp:32]   --->   Operation 406 'fadd' 'temp_M_real' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 407 [2/5] (7.25ns)   --->   "%temp_M_imag = fadd float %complex_M_imag_read, %complex_M_imag_writ" [src/music.cpp:32]   --->   Operation 407 'fadd' 'temp_M_imag' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 28> <Delay = 7.25>
ST_31 : Operation 408 [1/5] (7.25ns)   --->   "%temp_M_real = fadd float %complex_M_real_read, %complex_M_real_writ" [src/music.cpp:32]   --->   Operation 408 'fadd' 'temp_M_real' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 409 [1/5] (7.25ns)   --->   "%temp_M_imag = fadd float %complex_M_imag_read, %complex_M_imag_writ" [src/music.cpp:32]   --->   Operation 409 'fadd' 'temp_M_imag' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 410 [1/1] (0.00ns)   --->   "br label %4" [src/music.cpp:31]   --->   Operation 410 'br' <Predicate = true> <Delay = 0.00>

State 32 <SV = 11> <Delay = 4.10>
ST_32 : Operation 411 [1/1] (0.00ns)   --->   "%eigval_0_0 = phi float [ %eigval_0_1, %.preheader7.loopexit ], [ %eigval_0_read_2, %.preheader7.preheader ]" [src/music.cpp:39]   --->   Operation 411 'phi' 'eigval_0_0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 412 [1/1] (0.00ns)   --->   "%eigval_1_0 = phi float [ %eigval_1_1, %.preheader7.loopexit ], [ %eigval_1_read_2, %.preheader7.preheader ]" [src/music.cpp:39]   --->   Operation 412 'phi' 'eigval_1_0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 413 [1/1] (0.00ns)   --->   "%eigval_2_0 = phi float [ %eigval_2_1, %.preheader7.loopexit ], [ %eigval_2_read_2, %.preheader7.preheader ]" [src/music.cpp:39]   --->   Operation 413 'phi' 'eigval_2_0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 414 [1/1] (0.00ns)   --->   "%eigval_3_0 = phi float [ %eigval_3_1, %.preheader7.loopexit ], [ %eigval_3_read_2, %.preheader7.preheader ]" [src/music.cpp:39]   --->   Operation 414 'phi' 'eigval_3_0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 415 [1/1] (0.00ns)   --->   "%count_0 = phi i3 [ %count, %.preheader7.loopexit ], [ 0, %.preheader7.preheader ]"   --->   Operation 415 'phi' 'count_0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 416 [1/1] (1.13ns)   --->   "%icmp_ln38 = icmp eq i3 %count_0, -4" [src/music.cpp:38]   --->   Operation 416 'icmp' 'icmp_ln38' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 417 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 417 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 418 [1/1] (1.65ns)   --->   "%count = add i3 %count_0, 1" [src/music.cpp:38]   --->   Operation 418 'add' 'count' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 419 [1/1] (0.00ns)   --->   "br i1 %icmp_ln38, label %24, label %branch0" [src/music.cpp:38]   --->   Operation 419 'br' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 420 [1/1] (0.00ns)   --->   "%zext_ln1067 = zext i3 %count_0 to i6" [src/music.cpp:56]   --->   Operation 420 'zext' 'zext_ln1067' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_32 : Operation 421 [1/1] (0.00ns)   --->   "%tmp_55 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %count_0, i2 0)" [src/music.cpp:39]   --->   Operation 421 'bitconcatenate' 'tmp_55' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_32 : Operation 422 [1/1] (0.00ns)   --->   "%zext_ln1044 = zext i5 %tmp_55 to i6" [src/music.cpp:39]   --->   Operation 422 'zext' 'zext_ln1044' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_32 : Operation 423 [1/1] (1.78ns)   --->   "%add_ln1044 = add i6 %zext_ln1044, %zext_ln1067" [src/music.cpp:39]   --->   Operation 423 'add' 'add_ln1044' <Predicate = (!icmp_ln38)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 424 [1/1] (0.00ns)   --->   "%zext_ln1044_1 = zext i6 %add_ln1044 to i64" [src/music.cpp:39]   --->   Operation 424 'zext' 'zext_ln1044_1' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_32 : Operation 425 [1/1] (0.00ns)   --->   "%eig_mat_M_real_addr_2 = getelementptr [16 x float]* %eig_mat_M_real, i64 0, i64 %zext_ln1044_1" [src/music.cpp:39]   --->   Operation 425 'getelementptr' 'eig_mat_M_real_addr_2' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_32 : Operation 426 [2/2] (2.32ns)   --->   "%eig_mat_M_real_load = load float* %eig_mat_M_real_addr_2, align 8" [src/music.cpp:39]   --->   Operation 426 'load' 'eig_mat_M_real_load' <Predicate = (!icmp_ln38)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_32 : Operation 427 [1/1] (0.00ns)   --->   "%mrv = insertvalue { float, float, float, float } undef, float %eigval_0_0, 0" [src/music.cpp:71]   --->   Operation 427 'insertvalue' 'mrv' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_32 : Operation 428 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { float, float, float, float } %mrv, float %eigval_1_0, 1" [src/music.cpp:71]   --->   Operation 428 'insertvalue' 'mrv_1' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_32 : Operation 429 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { float, float, float, float } %mrv_1, float %eigval_2_0, 2" [src/music.cpp:71]   --->   Operation 429 'insertvalue' 'mrv_2' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_32 : Operation 430 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { float, float, float, float } %mrv_2, float %eigval_3_0, 3" [src/music.cpp:71]   --->   Operation 430 'insertvalue' 'mrv_3' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_32 : Operation 431 [1/1] (0.00ns)   --->   "ret { float, float, float, float } %mrv_3" [src/music.cpp:71]   --->   Operation 431 'ret' <Predicate = (icmp_ln38)> <Delay = 0.00>

State 33 <SV = 12> <Delay = 3.71>
ST_33 : Operation 432 [1/1] (0.96ns)   --->   "%xor_ln1067 = xor i3 %count_0, -4" [src/music.cpp:56]   --->   Operation 432 'xor' 'xor_ln1067' <Predicate = true> <Delay = 0.96> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 433 [1/1] (0.00ns)   --->   "%sext_ln1067 = sext i3 %xor_ln1067 to i4" [src/music.cpp:56]   --->   Operation 433 'sext' 'sext_ln1067' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 434 [1/1] (0.00ns)   --->   "%zext_ln1067_4 = zext i4 %sext_ln1067 to i64" [src/music.cpp:56]   --->   Operation 434 'zext' 'zext_ln1067_4' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 435 [1/1] (0.00ns)   --->   "%U_M_real_addr = getelementptr [16 x float]* %U_M_real, i64 0, i64 %zext_ln1067_4" [src/music.cpp:56]   --->   Operation 435 'getelementptr' 'U_M_real_addr' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 436 [1/1] (0.00ns)   --->   "%U_M_imag_addr = getelementptr [16 x float]* %U_M_imag, i64 0, i64 %zext_ln1067_4" [src/music.cpp:56]   --->   Operation 436 'getelementptr' 'U_M_imag_addr' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 437 [1/2] (2.32ns)   --->   "%eig_mat_M_real_load = load float* %eig_mat_M_real_addr_2, align 8" [src/music.cpp:39]   --->   Operation 437 'load' 'eig_mat_M_real_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_33 : Operation 438 [1/1] (0.00ns)   --->   "%trunc_ln39 = trunc i3 %count_0 to i2" [src/music.cpp:39]   --->   Operation 438 'trunc' 'trunc_ln39' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 439 [1/1] (0.95ns)   --->   "%icmp_ln39 = icmp eq i2 %trunc_ln39, 0" [src/music.cpp:39]   --->   Operation 439 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 440 [1/1] (0.00ns) (grouped into LUT with out node select_ln39_1)   --->   "%select_ln39 = select i1 %icmp_ln39, float %eigval_3_0, float %eig_mat_M_real_load" [src/music.cpp:39]   --->   Operation 440 'select' 'select_ln39' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 441 [1/1] (0.95ns)   --->   "%icmp_ln39_1 = icmp eq i2 %trunc_ln39, 1" [src/music.cpp:39]   --->   Operation 441 'icmp' 'icmp_ln39_1' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 442 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln39_1 = select i1 %icmp_ln39_1, float %eigval_3_0, float %select_ln39" [src/music.cpp:39]   --->   Operation 442 'select' 'select_ln39_1' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 443 [1/1] (0.95ns)   --->   "%icmp_ln39_2 = icmp eq i2 %trunc_ln39, -2" [src/music.cpp:39]   --->   Operation 443 'icmp' 'icmp_ln39_2' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 444 [1/1] (0.69ns) (out node of the LUT)   --->   "%eigval_3_1 = select i1 %icmp_ln39_2, float %eigval_3_0, float %select_ln39_1" [src/music.cpp:39]   --->   Operation 444 'select' 'eigval_3_1' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 445 [1/1] (0.69ns)   --->   "%eigval_2_1 = select i1 %icmp_ln39_2, float %eig_mat_M_real_load, float %eigval_2_0" [src/music.cpp:39]   --->   Operation 445 'select' 'eigval_2_1' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 446 [1/1] (0.00ns) (grouped into LUT with out node eigval_1_1)   --->   "%select_ln39_2 = select i1 %icmp_ln39_1, float %eig_mat_M_real_load, float %eigval_1_0" [src/music.cpp:39]   --->   Operation 446 'select' 'select_ln39_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 447 [1/1] (0.69ns) (out node of the LUT)   --->   "%eigval_1_1 = select i1 %icmp_ln39_2, float %eigval_1_0, float %select_ln39_2" [src/music.cpp:39]   --->   Operation 447 'select' 'eigval_1_1' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 448 [1/1] (0.00ns) (grouped into LUT with out node select_ln39_4)   --->   "%select_ln39_3 = select i1 %icmp_ln39, float %eig_mat_M_real_load, float %eigval_0_0" [src/music.cpp:39]   --->   Operation 448 'select' 'select_ln39_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 449 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln39_4 = select i1 %icmp_ln39_1, float %eigval_0_0, float %select_ln39_3" [src/music.cpp:39]   --->   Operation 449 'select' 'select_ln39_4' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 450 [1/1] (0.69ns) (out node of the LUT)   --->   "%eigval_0_1 = select i1 %icmp_ln39_2, float %eigval_0_0, float %select_ln39_4" [src/music.cpp:39]   --->   Operation 450 'select' 'eigval_0_1' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 451 [1/1] (1.76ns)   --->   "br label %7" [src/music.cpp:40]   --->   Operation 451 'br' <Predicate = true> <Delay = 1.76>

State 34 <SV = 13> <Delay = 4.10>
ST_34 : Operation 452 [1/1] (0.00ns)   --->   "%i19_0 = phi i3 [ 0, %branch0 ], [ %i_12, %8 ]"   --->   Operation 452 'phi' 'i19_0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 453 [1/1] (1.13ns)   --->   "%icmp_ln40 = icmp eq i3 %i19_0, -4" [src/music.cpp:40]   --->   Operation 453 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 454 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 454 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 455 [1/1] (1.65ns)   --->   "%i_12 = add i3 %i19_0, 1" [src/music.cpp:40]   --->   Operation 455 'add' 'i_12' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 456 [1/1] (0.00ns)   --->   "br i1 %icmp_ln40, label %.preheader6.preheader, label %8" [src/music.cpp:40]   --->   Operation 456 'br' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 457 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i3 %i19_0 to i6" [src/music.cpp:41]   --->   Operation 457 'zext' 'zext_ln41' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_34 : Operation 458 [1/1] (0.00ns)   --->   "%tmp_57 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %i19_0, i2 0)" [src/music.cpp:41]   --->   Operation 458 'bitconcatenate' 'tmp_57' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_34 : Operation 459 [1/1] (0.00ns)   --->   "%zext_ln41_1 = zext i5 %tmp_57 to i6" [src/music.cpp:41]   --->   Operation 459 'zext' 'zext_ln41_1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_34 : Operation 460 [1/1] (1.78ns)   --->   "%add_ln41 = add i6 %zext_ln41, %zext_ln41_1" [src/music.cpp:41]   --->   Operation 460 'add' 'add_ln41' <Predicate = (!icmp_ln40)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 461 [1/1] (0.00ns)   --->   "%zext_ln41_2 = zext i6 %add_ln41 to i64" [src/music.cpp:41]   --->   Operation 461 'zext' 'zext_ln41_2' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_34 : Operation 462 [1/1] (0.00ns)   --->   "%Rx_M_real_addr_1 = getelementptr [16 x float]* %Rx_M_real, i64 0, i64 %zext_ln41_2" [src/music.cpp:41]   --->   Operation 462 'getelementptr' 'Rx_M_real_addr_1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_34 : Operation 463 [2/2] (2.32ns)   --->   "%p_r_M_real = load float* %Rx_M_real_addr_1, align 4" [src/music.cpp:41]   --->   Operation 463 'load' 'p_r_M_real' <Predicate = (!icmp_ln40)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_34 : Operation 464 [1/1] (1.95ns)   --->   "%p_y_read_assign = call float @_ssdm_op_Mux.ap_auto.4float.i2(float %eigval_0_1, float %eigval_1_1, float %eigval_2_1, float %eigval_3_1, i2 %trunc_ln39)" [src/music.cpp:41]   --->   Operation 464 'mux' 'p_y_read_assign' <Predicate = (!icmp_ln40)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 465 [1/1] (1.76ns)   --->   "br label %.preheader6" [src/music.cpp:43]   --->   Operation 465 'br' <Predicate = (icmp_ln40)> <Delay = 1.76>

State 35 <SV = 14> <Delay = 2.32>
ST_35 : Operation 466 [1/2] (2.32ns)   --->   "%p_r_M_real = load float* %Rx_M_real_addr_1, align 4" [src/music.cpp:41]   --->   Operation 466 'load' 'p_r_M_real' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 36 <SV = 15> <Delay = 8.42>
ST_36 : Operation 467 [5/5] (8.42ns)   --->   "%p_r_M_real_12 = fsub float %p_r_M_real, %p_y_read_assign" [src/music.cpp:41]   --->   Operation 467 'fsub' 'p_r_M_real_12' <Predicate = true> <Delay = 8.42> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 16> <Delay = 7.25>
ST_37 : Operation 468 [4/5] (7.25ns)   --->   "%p_r_M_real_12 = fsub float %p_r_M_real, %p_y_read_assign" [src/music.cpp:41]   --->   Operation 468 'fsub' 'p_r_M_real_12' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 17> <Delay = 7.25>
ST_38 : Operation 469 [3/5] (7.25ns)   --->   "%p_r_M_real_12 = fsub float %p_r_M_real, %p_y_read_assign" [src/music.cpp:41]   --->   Operation 469 'fsub' 'p_r_M_real_12' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 18> <Delay = 7.25>
ST_39 : Operation 470 [2/5] (7.25ns)   --->   "%p_r_M_real_12 = fsub float %p_r_M_real, %p_y_read_assign" [src/music.cpp:41]   --->   Operation 470 'fsub' 'p_r_M_real_12' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 19> <Delay = 7.25>
ST_40 : Operation 471 [1/1] (0.00ns)   --->   "%Rx_M_imag_addr_1 = getelementptr [16 x float]* %Rx_M_imag, i64 0, i64 %zext_ln41_2" [src/music.cpp:41]   --->   Operation 471 'getelementptr' 'Rx_M_imag_addr_1' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 472 [2/2] (2.32ns)   --->   "%p_r_M_imag = load float* %Rx_M_imag_addr_1, align 4" [src/music.cpp:41]   --->   Operation 472 'load' 'p_r_M_imag' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_40 : Operation 473 [1/5] (7.25ns)   --->   "%p_r_M_real_12 = fsub float %p_r_M_real, %p_y_read_assign" [src/music.cpp:41]   --->   Operation 473 'fsub' 'p_r_M_real_12' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 20> <Delay = 4.64>
ST_41 : Operation 474 [1/1] (0.00ns)   --->   "%Rx_temp_M_real_addr_2 = getelementptr [16 x float]* %Rx_temp_M_real, i64 0, i64 %zext_ln41_2" [src/music.cpp:41]   --->   Operation 474 'getelementptr' 'Rx_temp_M_real_addr_2' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 475 [1/1] (0.00ns)   --->   "%Rx_temp_M_imag_addr_2 = getelementptr [16 x float]* %Rx_temp_M_imag, i64 0, i64 %zext_ln41_2" [src/music.cpp:41]   --->   Operation 475 'getelementptr' 'Rx_temp_M_imag_addr_2' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 476 [1/2] (2.32ns)   --->   "%p_r_M_imag = load float* %Rx_M_imag_addr_1, align 4" [src/music.cpp:41]   --->   Operation 476 'load' 'p_r_M_imag' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_41 : Operation 477 [1/1] (2.32ns)   --->   "store float %p_r_M_real_12, float* %Rx_temp_M_real_addr_2, align 8" [src/music.cpp:41]   --->   Operation 477 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_41 : Operation 478 [1/1] (2.32ns)   --->   "store float %p_r_M_imag, float* %Rx_temp_M_imag_addr_2, align 4" [src/music.cpp:41]   --->   Operation 478 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_41 : Operation 479 [1/1] (0.00ns)   --->   "br label %7" [src/music.cpp:40]   --->   Operation 479 'br' <Predicate = true> <Delay = 0.00>

State 42 <SV = 14> <Delay = 2.32>
ST_42 : Operation 480 [1/1] (0.00ns)   --->   "%j_11 = phi i2 [ %i_13, %.preheader6.loopexit ], [ 0, %.preheader6.preheader ]"   --->   Operation 480 'phi' 'j_11' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 481 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i2 %j_11 to i32" [src/music.cpp:43]   --->   Operation 481 'zext' 'zext_ln43' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 482 [1/1] (0.95ns)   --->   "%icmp_ln43 = icmp eq i2 %j_11, -1" [src/music.cpp:43]   --->   Operation 482 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 483 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 483 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 484 [1/1] (1.56ns)   --->   "%i_13 = add i2 %j_11, 1" [src/music.cpp:43]   --->   Operation 484 'add' 'i_13' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 485 [1/1] (0.00ns)   --->   "br i1 %icmp_ln43, label %15, label %9" [src/music.cpp:43]   --->   Operation 485 'br' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 486 [1/1] (0.00ns)   --->   "%tmp_59 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %j_11, i2 %j_11)" [src/music.cpp:44]   --->   Operation 486 'bitconcatenate' 'tmp_59' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_42 : Operation 487 [1/1] (0.00ns)   --->   "%zext_ln44_1 = zext i4 %tmp_59 to i64" [src/music.cpp:44]   --->   Operation 487 'zext' 'zext_ln44_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_42 : Operation 488 [1/1] (0.00ns)   --->   "%Rx_temp_M_real_addr_3 = getelementptr [16 x float]* %Rx_temp_M_real, i64 0, i64 %zext_ln44_1" [src/music.cpp:44]   --->   Operation 488 'getelementptr' 'Rx_temp_M_real_addr_3' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_42 : Operation 489 [1/1] (0.00ns)   --->   "%Rx_temp_M_imag_addr_3 = getelementptr [16 x float]* %Rx_temp_M_imag, i64 0, i64 %zext_ln44_1" [src/music.cpp:44]   --->   Operation 489 'getelementptr' 'Rx_temp_M_imag_addr_3' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_42 : Operation 490 [2/2] (2.32ns)   --->   "%mid_M_real = load float* %Rx_temp_M_real_addr_3, align 8" [src/music.cpp:44]   --->   Operation 490 'load' 'mid_M_real' <Predicate = (!icmp_ln43)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_42 : Operation 491 [2/2] (2.32ns)   --->   "%mid_M_imag = load float* %Rx_temp_M_imag_addr_3, align 4" [src/music.cpp:44]   --->   Operation 491 'load' 'mid_M_imag' <Predicate = (!icmp_ln43)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_42 : Operation 492 [1/1] (2.32ns)   --->   "store float 1.000000e+00, float* %U_M_real_addr, align 4" [src/music.cpp:56]   --->   Operation 492 'store' <Predicate = (icmp_ln43)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_42 : Operation 493 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %U_M_imag_addr, align 4" [src/music.cpp:56]   --->   Operation 493 'store' <Predicate = (icmp_ln43)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_42 : Operation 494 [1/1] (1.76ns)   --->   "br label %16" [src/music.cpp:57]   --->   Operation 494 'br' <Predicate = (icmp_ln43)> <Delay = 1.76>

State 43 <SV = 15> <Delay = 8.02>
ST_43 : Operation 495 [1/2] (2.32ns)   --->   "%mid_M_real = load float* %Rx_temp_M_real_addr_3, align 8" [src/music.cpp:44]   --->   Operation 495 'load' 'mid_M_real' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_43 : Operation 496 [1/2] (2.32ns)   --->   "%mid_M_imag = load float* %Rx_temp_M_imag_addr_3, align 4" [src/music.cpp:44]   --->   Operation 496 'load' 'mid_M_imag' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_43 : Operation 497 [4/4] (5.70ns)   --->   "%tmp_4_i = fmul float %mid_M_real, %mid_M_real" [src/music.cpp:46]   --->   Operation 497 'fmul' 'tmp_4_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 498 [4/4] (5.70ns)   --->   "%tmp_5_i = fmul float %mid_M_imag, %mid_M_imag" [src/music.cpp:46]   --->   Operation 498 'fmul' 'tmp_5_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 16> <Delay = 5.70>
ST_44 : Operation 499 [3/4] (5.70ns)   --->   "%tmp_4_i = fmul float %mid_M_real, %mid_M_real" [src/music.cpp:46]   --->   Operation 499 'fmul' 'tmp_4_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 500 [3/4] (5.70ns)   --->   "%tmp_5_i = fmul float %mid_M_imag, %mid_M_imag" [src/music.cpp:46]   --->   Operation 500 'fmul' 'tmp_5_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 17> <Delay = 5.70>
ST_45 : Operation 501 [2/4] (5.70ns)   --->   "%tmp_4_i = fmul float %mid_M_real, %mid_M_real" [src/music.cpp:46]   --->   Operation 501 'fmul' 'tmp_4_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 502 [2/4] (5.70ns)   --->   "%tmp_5_i = fmul float %mid_M_imag, %mid_M_imag" [src/music.cpp:46]   --->   Operation 502 'fmul' 'tmp_5_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 18> <Delay = 5.70>
ST_46 : Operation 503 [1/4] (5.70ns)   --->   "%tmp_4_i = fmul float %mid_M_real, %mid_M_real" [src/music.cpp:46]   --->   Operation 503 'fmul' 'tmp_4_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 504 [1/4] (5.70ns)   --->   "%tmp_5_i = fmul float %mid_M_imag, %mid_M_imag" [src/music.cpp:46]   --->   Operation 504 'fmul' 'tmp_5_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 19> <Delay = 8.42>
ST_47 : Operation 505 [5/5] (8.42ns)   --->   "%tmp_6_i = fadd float %tmp_4_i, %tmp_5_i" [src/music.cpp:46]   --->   Operation 505 'fadd' 'tmp_6_i' <Predicate = true> <Delay = 8.42> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 20> <Delay = 7.25>
ST_48 : Operation 506 [4/5] (7.25ns)   --->   "%tmp_6_i = fadd float %tmp_4_i, %tmp_5_i" [src/music.cpp:46]   --->   Operation 506 'fadd' 'tmp_6_i' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 21> <Delay = 7.25>
ST_49 : Operation 507 [3/5] (7.25ns)   --->   "%tmp_6_i = fadd float %tmp_4_i, %tmp_5_i" [src/music.cpp:46]   --->   Operation 507 'fadd' 'tmp_6_i' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 22> <Delay = 7.25>
ST_50 : Operation 508 [2/5] (7.25ns)   --->   "%tmp_6_i = fadd float %tmp_4_i, %tmp_5_i" [src/music.cpp:46]   --->   Operation 508 'fadd' 'tmp_6_i' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 23> <Delay = 7.25>
ST_51 : Operation 509 [1/1] (0.00ns)   --->   "%tmp_58 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %j_11, i2 0)" [src/music.cpp:44]   --->   Operation 509 'bitconcatenate' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 510 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i4 %tmp_58 to i6" [src/music.cpp:44]   --->   Operation 510 'zext' 'zext_ln44' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 511 [1/5] (7.25ns)   --->   "%tmp_6_i = fadd float %tmp_4_i, %tmp_5_i" [src/music.cpp:46]   --->   Operation 511 'fadd' 'tmp_6_i' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 512 [1/1] (1.76ns)   --->   "br label %10" [src/music.cpp:45]   --->   Operation 512 'br' <Predicate = true> <Delay = 1.76>

State 52 <SV = 24> <Delay = 4.14>
ST_52 : Operation 513 [1/1] (0.00ns)   --->   "%j21_0 = phi i32 [ %zext_ln43, %9 ], [ %j_8, %11 ]"   --->   Operation 513 'phi' 'j21_0' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 514 [1/1] (2.47ns)   --->   "%icmp_ln45 = icmp eq i32 %j21_0, 4" [src/music.cpp:45]   --->   Operation 514 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 515 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 4, i64 0)"   --->   Operation 515 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 516 [1/1] (0.00ns)   --->   "br i1 %icmp_ln45, label %.preheader.preheader, label %11" [src/music.cpp:45]   --->   Operation 516 'br' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 517 [1/1] (0.00ns)   --->   "%trunc_ln46 = trunc i32 %j21_0 to i6" [src/music.cpp:46]   --->   Operation 517 'trunc' 'trunc_ln46' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_52 : Operation 518 [1/1] (1.82ns)   --->   "%add_ln46 = add i6 %zext_ln44, %trunc_ln46" [src/music.cpp:46]   --->   Operation 518 'add' 'add_ln46' <Predicate = (!icmp_ln45)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 519 [1/1] (0.00ns)   --->   "%sext_ln46 = sext i6 %add_ln46 to i64" [src/music.cpp:46]   --->   Operation 519 'sext' 'sext_ln46' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_52 : Operation 520 [1/1] (0.00ns)   --->   "%Rx_temp_M_real_addr_4 = getelementptr [16 x float]* %Rx_temp_M_real, i64 0, i64 %sext_ln46" [src/music.cpp:46]   --->   Operation 520 'getelementptr' 'Rx_temp_M_real_addr_4' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_52 : Operation 521 [1/1] (0.00ns)   --->   "%Rx_temp_M_imag_addr_4 = getelementptr [16 x float]* %Rx_temp_M_imag, i64 0, i64 %sext_ln46" [src/music.cpp:46]   --->   Operation 521 'getelementptr' 'Rx_temp_M_imag_addr_4' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_52 : Operation 522 [2/2] (2.32ns)   --->   "%Rx_temp_M_real_load = load float* %Rx_temp_M_real_addr_4, align 4" [src/music.cpp:46]   --->   Operation 522 'load' 'Rx_temp_M_real_load' <Predicate = (!icmp_ln45)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_52 : Operation 523 [2/2] (2.32ns)   --->   "%Rx_temp_M_imag_load = load float* %Rx_temp_M_imag_addr_4, align 4" [src/music.cpp:46]   --->   Operation 523 'load' 'Rx_temp_M_imag_load' <Predicate = (!icmp_ln45)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_52 : Operation 524 [1/1] (2.55ns)   --->   "%j_8 = add nsw i32 1, %j21_0" [src/music.cpp:45]   --->   Operation 524 'add' 'j_8' <Predicate = (!icmp_ln45)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 525 [1/1] (1.76ns)   --->   "br label %.preheader" [src/music.cpp:48]   --->   Operation 525 'br' <Predicate = (icmp_ln45)> <Delay = 1.76>

State 53 <SV = 25> <Delay = 9.19>
ST_53 : Operation 526 [1/2] (2.32ns)   --->   "%Rx_temp_M_real_load = load float* %Rx_temp_M_real_addr_4, align 4" [src/music.cpp:46]   --->   Operation 526 'load' 'Rx_temp_M_real_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_53 : Operation 527 [1/2] (2.32ns)   --->   "%Rx_temp_M_imag_load = load float* %Rx_temp_M_imag_addr_4, align 4" [src/music.cpp:46]   --->   Operation 527 'load' 'Rx_temp_M_imag_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_53 : Operation 528 [4/4] (5.70ns)   --->   "%tmp_i = fmul float %Rx_temp_M_real_load, %mid_M_real" [src/music.cpp:46]   --->   Operation 528 'fmul' 'tmp_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 529 [4/4] (5.70ns)   --->   "%tmp_2_i = fmul float %Rx_temp_M_imag_load, %mid_M_imag" [src/music.cpp:46]   --->   Operation 529 'fmul' 'tmp_2_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 530 [4/4] (6.87ns)   --->   "%tmp_7_i = fmul float %Rx_temp_M_imag_load, %mid_M_real" [src/music.cpp:46]   --->   Operation 530 'fmul' 'tmp_7_i' <Predicate = true> <Delay = 6.87> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 531 [4/4] (6.87ns)   --->   "%tmp_8_i = fmul float %Rx_temp_M_real_load, %mid_M_imag" [src/music.cpp:46]   --->   Operation 531 'fmul' 'tmp_8_i' <Predicate = true> <Delay = 6.87> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 26> <Delay = 5.70>
ST_54 : Operation 532 [3/4] (5.70ns)   --->   "%tmp_i = fmul float %Rx_temp_M_real_load, %mid_M_real" [src/music.cpp:46]   --->   Operation 532 'fmul' 'tmp_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 533 [3/4] (5.70ns)   --->   "%tmp_2_i = fmul float %Rx_temp_M_imag_load, %mid_M_imag" [src/music.cpp:46]   --->   Operation 533 'fmul' 'tmp_2_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 534 [3/4] (5.70ns)   --->   "%tmp_7_i = fmul float %Rx_temp_M_imag_load, %mid_M_real" [src/music.cpp:46]   --->   Operation 534 'fmul' 'tmp_7_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 535 [3/4] (5.70ns)   --->   "%tmp_8_i = fmul float %Rx_temp_M_real_load, %mid_M_imag" [src/music.cpp:46]   --->   Operation 535 'fmul' 'tmp_8_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 27> <Delay = 5.70>
ST_55 : Operation 536 [2/4] (5.70ns)   --->   "%tmp_i = fmul float %Rx_temp_M_real_load, %mid_M_real" [src/music.cpp:46]   --->   Operation 536 'fmul' 'tmp_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 537 [2/4] (5.70ns)   --->   "%tmp_2_i = fmul float %Rx_temp_M_imag_load, %mid_M_imag" [src/music.cpp:46]   --->   Operation 537 'fmul' 'tmp_2_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 538 [2/4] (5.70ns)   --->   "%tmp_7_i = fmul float %Rx_temp_M_imag_load, %mid_M_real" [src/music.cpp:46]   --->   Operation 538 'fmul' 'tmp_7_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 539 [2/4] (5.70ns)   --->   "%tmp_8_i = fmul float %Rx_temp_M_real_load, %mid_M_imag" [src/music.cpp:46]   --->   Operation 539 'fmul' 'tmp_8_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 28> <Delay = 5.70>
ST_56 : Operation 540 [1/4] (5.70ns)   --->   "%tmp_i = fmul float %Rx_temp_M_real_load, %mid_M_real" [src/music.cpp:46]   --->   Operation 540 'fmul' 'tmp_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 541 [1/4] (5.70ns)   --->   "%tmp_2_i = fmul float %Rx_temp_M_imag_load, %mid_M_imag" [src/music.cpp:46]   --->   Operation 541 'fmul' 'tmp_2_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 542 [1/4] (5.70ns)   --->   "%tmp_7_i = fmul float %Rx_temp_M_imag_load, %mid_M_real" [src/music.cpp:46]   --->   Operation 542 'fmul' 'tmp_7_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 543 [1/4] (5.70ns)   --->   "%tmp_8_i = fmul float %Rx_temp_M_real_load, %mid_M_imag" [src/music.cpp:46]   --->   Operation 543 'fmul' 'tmp_8_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 29> <Delay = 8.42>
ST_57 : Operation 544 [5/5] (8.42ns)   --->   "%tmp_3_i = fadd float %tmp_i, %tmp_2_i" [src/music.cpp:46]   --->   Operation 544 'fadd' 'tmp_3_i' <Predicate = true> <Delay = 8.42> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 545 [5/5] (7.25ns)   --->   "%tmp_9_i = fsub float %tmp_7_i, %tmp_8_i" [src/music.cpp:46]   --->   Operation 545 'fsub' 'tmp_9_i' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 30> <Delay = 7.25>
ST_58 : Operation 546 [4/5] (7.25ns)   --->   "%tmp_3_i = fadd float %tmp_i, %tmp_2_i" [src/music.cpp:46]   --->   Operation 546 'fadd' 'tmp_3_i' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 547 [4/5] (7.25ns)   --->   "%tmp_9_i = fsub float %tmp_7_i, %tmp_8_i" [src/music.cpp:46]   --->   Operation 547 'fsub' 'tmp_9_i' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 31> <Delay = 7.25>
ST_59 : Operation 548 [3/5] (7.25ns)   --->   "%tmp_3_i = fadd float %tmp_i, %tmp_2_i" [src/music.cpp:46]   --->   Operation 548 'fadd' 'tmp_3_i' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 549 [3/5] (7.25ns)   --->   "%tmp_9_i = fsub float %tmp_7_i, %tmp_8_i" [src/music.cpp:46]   --->   Operation 549 'fsub' 'tmp_9_i' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 32> <Delay = 7.25>
ST_60 : Operation 550 [2/5] (7.25ns)   --->   "%tmp_3_i = fadd float %tmp_i, %tmp_2_i" [src/music.cpp:46]   --->   Operation 550 'fadd' 'tmp_3_i' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 551 [2/5] (7.25ns)   --->   "%tmp_9_i = fsub float %tmp_7_i, %tmp_8_i" [src/music.cpp:46]   --->   Operation 551 'fsub' 'tmp_9_i' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 33> <Delay = 7.25>
ST_61 : Operation 552 [1/5] (7.25ns)   --->   "%tmp_3_i = fadd float %tmp_i, %tmp_2_i" [src/music.cpp:46]   --->   Operation 552 'fadd' 'tmp_3_i' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 553 [1/5] (7.25ns)   --->   "%tmp_9_i = fsub float %tmp_7_i, %tmp_8_i" [src/music.cpp:46]   --->   Operation 553 'fsub' 'tmp_9_i' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 34> <Delay = 6.07>
ST_62 : Operation 554 [16/16] (6.07ns)   --->   "%complex_M_real_writ_6 = fdiv float %tmp_3_i, %tmp_6_i" [src/music.cpp:46]   --->   Operation 554 'fdiv' 'complex_M_real_writ_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 555 [16/16] (6.07ns)   --->   "%complex_M_imag_writ_7 = fdiv float %tmp_9_i, %tmp_6_i" [src/music.cpp:46]   --->   Operation 555 'fdiv' 'complex_M_imag_writ_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 35> <Delay = 6.07>
ST_63 : Operation 556 [15/16] (6.07ns)   --->   "%complex_M_real_writ_6 = fdiv float %tmp_3_i, %tmp_6_i" [src/music.cpp:46]   --->   Operation 556 'fdiv' 'complex_M_real_writ_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 557 [15/16] (6.07ns)   --->   "%complex_M_imag_writ_7 = fdiv float %tmp_9_i, %tmp_6_i" [src/music.cpp:46]   --->   Operation 557 'fdiv' 'complex_M_imag_writ_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 36> <Delay = 6.07>
ST_64 : Operation 558 [14/16] (6.07ns)   --->   "%complex_M_real_writ_6 = fdiv float %tmp_3_i, %tmp_6_i" [src/music.cpp:46]   --->   Operation 558 'fdiv' 'complex_M_real_writ_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 559 [14/16] (6.07ns)   --->   "%complex_M_imag_writ_7 = fdiv float %tmp_9_i, %tmp_6_i" [src/music.cpp:46]   --->   Operation 559 'fdiv' 'complex_M_imag_writ_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 37> <Delay = 6.07>
ST_65 : Operation 560 [13/16] (6.07ns)   --->   "%complex_M_real_writ_6 = fdiv float %tmp_3_i, %tmp_6_i" [src/music.cpp:46]   --->   Operation 560 'fdiv' 'complex_M_real_writ_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 561 [13/16] (6.07ns)   --->   "%complex_M_imag_writ_7 = fdiv float %tmp_9_i, %tmp_6_i" [src/music.cpp:46]   --->   Operation 561 'fdiv' 'complex_M_imag_writ_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 38> <Delay = 6.07>
ST_66 : Operation 562 [12/16] (6.07ns)   --->   "%complex_M_real_writ_6 = fdiv float %tmp_3_i, %tmp_6_i" [src/music.cpp:46]   --->   Operation 562 'fdiv' 'complex_M_real_writ_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 563 [12/16] (6.07ns)   --->   "%complex_M_imag_writ_7 = fdiv float %tmp_9_i, %tmp_6_i" [src/music.cpp:46]   --->   Operation 563 'fdiv' 'complex_M_imag_writ_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 39> <Delay = 6.07>
ST_67 : Operation 564 [11/16] (6.07ns)   --->   "%complex_M_real_writ_6 = fdiv float %tmp_3_i, %tmp_6_i" [src/music.cpp:46]   --->   Operation 564 'fdiv' 'complex_M_real_writ_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 565 [11/16] (6.07ns)   --->   "%complex_M_imag_writ_7 = fdiv float %tmp_9_i, %tmp_6_i" [src/music.cpp:46]   --->   Operation 565 'fdiv' 'complex_M_imag_writ_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 40> <Delay = 6.07>
ST_68 : Operation 566 [10/16] (6.07ns)   --->   "%complex_M_real_writ_6 = fdiv float %tmp_3_i, %tmp_6_i" [src/music.cpp:46]   --->   Operation 566 'fdiv' 'complex_M_real_writ_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 567 [10/16] (6.07ns)   --->   "%complex_M_imag_writ_7 = fdiv float %tmp_9_i, %tmp_6_i" [src/music.cpp:46]   --->   Operation 567 'fdiv' 'complex_M_imag_writ_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 41> <Delay = 6.07>
ST_69 : Operation 568 [9/16] (6.07ns)   --->   "%complex_M_real_writ_6 = fdiv float %tmp_3_i, %tmp_6_i" [src/music.cpp:46]   --->   Operation 568 'fdiv' 'complex_M_real_writ_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 569 [9/16] (6.07ns)   --->   "%complex_M_imag_writ_7 = fdiv float %tmp_9_i, %tmp_6_i" [src/music.cpp:46]   --->   Operation 569 'fdiv' 'complex_M_imag_writ_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 42> <Delay = 6.07>
ST_70 : Operation 570 [8/16] (6.07ns)   --->   "%complex_M_real_writ_6 = fdiv float %tmp_3_i, %tmp_6_i" [src/music.cpp:46]   --->   Operation 570 'fdiv' 'complex_M_real_writ_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 571 [8/16] (6.07ns)   --->   "%complex_M_imag_writ_7 = fdiv float %tmp_9_i, %tmp_6_i" [src/music.cpp:46]   --->   Operation 571 'fdiv' 'complex_M_imag_writ_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 43> <Delay = 6.07>
ST_71 : Operation 572 [7/16] (6.07ns)   --->   "%complex_M_real_writ_6 = fdiv float %tmp_3_i, %tmp_6_i" [src/music.cpp:46]   --->   Operation 572 'fdiv' 'complex_M_real_writ_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 573 [7/16] (6.07ns)   --->   "%complex_M_imag_writ_7 = fdiv float %tmp_9_i, %tmp_6_i" [src/music.cpp:46]   --->   Operation 573 'fdiv' 'complex_M_imag_writ_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 44> <Delay = 6.07>
ST_72 : Operation 574 [6/16] (6.07ns)   --->   "%complex_M_real_writ_6 = fdiv float %tmp_3_i, %tmp_6_i" [src/music.cpp:46]   --->   Operation 574 'fdiv' 'complex_M_real_writ_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 575 [6/16] (6.07ns)   --->   "%complex_M_imag_writ_7 = fdiv float %tmp_9_i, %tmp_6_i" [src/music.cpp:46]   --->   Operation 575 'fdiv' 'complex_M_imag_writ_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 45> <Delay = 6.07>
ST_73 : Operation 576 [5/16] (6.07ns)   --->   "%complex_M_real_writ_6 = fdiv float %tmp_3_i, %tmp_6_i" [src/music.cpp:46]   --->   Operation 576 'fdiv' 'complex_M_real_writ_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 577 [5/16] (6.07ns)   --->   "%complex_M_imag_writ_7 = fdiv float %tmp_9_i, %tmp_6_i" [src/music.cpp:46]   --->   Operation 577 'fdiv' 'complex_M_imag_writ_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 46> <Delay = 6.07>
ST_74 : Operation 578 [4/16] (6.07ns)   --->   "%complex_M_real_writ_6 = fdiv float %tmp_3_i, %tmp_6_i" [src/music.cpp:46]   --->   Operation 578 'fdiv' 'complex_M_real_writ_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 579 [4/16] (6.07ns)   --->   "%complex_M_imag_writ_7 = fdiv float %tmp_9_i, %tmp_6_i" [src/music.cpp:46]   --->   Operation 579 'fdiv' 'complex_M_imag_writ_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 47> <Delay = 6.07>
ST_75 : Operation 580 [3/16] (6.07ns)   --->   "%complex_M_real_writ_6 = fdiv float %tmp_3_i, %tmp_6_i" [src/music.cpp:46]   --->   Operation 580 'fdiv' 'complex_M_real_writ_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 581 [3/16] (6.07ns)   --->   "%complex_M_imag_writ_7 = fdiv float %tmp_9_i, %tmp_6_i" [src/music.cpp:46]   --->   Operation 581 'fdiv' 'complex_M_imag_writ_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 48> <Delay = 6.07>
ST_76 : Operation 582 [2/16] (6.07ns)   --->   "%complex_M_real_writ_6 = fdiv float %tmp_3_i, %tmp_6_i" [src/music.cpp:46]   --->   Operation 582 'fdiv' 'complex_M_real_writ_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 583 [2/16] (6.07ns)   --->   "%complex_M_imag_writ_7 = fdiv float %tmp_9_i, %tmp_6_i" [src/music.cpp:46]   --->   Operation 583 'fdiv' 'complex_M_imag_writ_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 49> <Delay = 8.39>
ST_77 : Operation 584 [1/16] (6.07ns)   --->   "%complex_M_real_writ_6 = fdiv float %tmp_3_i, %tmp_6_i" [src/music.cpp:46]   --->   Operation 584 'fdiv' 'complex_M_real_writ_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 585 [1/16] (6.07ns)   --->   "%complex_M_imag_writ_7 = fdiv float %tmp_9_i, %tmp_6_i" [src/music.cpp:46]   --->   Operation 585 'fdiv' 'complex_M_imag_writ_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 586 [1/1] (2.32ns)   --->   "store float %complex_M_real_writ_6, float* %Rx_temp_M_real_addr_4, align 4" [src/music.cpp:46]   --->   Operation 586 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_77 : Operation 587 [1/1] (2.32ns)   --->   "store float %complex_M_imag_writ_7, float* %Rx_temp_M_imag_addr_4, align 4" [src/music.cpp:46]   --->   Operation 587 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_77 : Operation 588 [1/1] (0.00ns)   --->   "br label %10" [src/music.cpp:45]   --->   Operation 588 'br' <Predicate = true> <Delay = 0.00>

State 78 <SV = 25> <Delay = 4.87>
ST_78 : Operation 589 [1/1] (0.00ns)   --->   "%j22_0_in = phi i32 [ %j_10, %.preheader.loopexit ], [ %zext_ln43, %.preheader.preheader ]"   --->   Operation 589 'phi' 'j22_0_in' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 590 [1/1] (2.55ns)   --->   "%j_10 = add nsw i32 %j22_0_in, 1" [src/music.cpp:48]   --->   Operation 590 'add' 'j_10' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 591 [1/1] (2.47ns)   --->   "%icmp_ln48 = icmp eq i32 %j22_0_in, 3" [src/music.cpp:48]   --->   Operation 591 'icmp' 'icmp_ln48' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 592 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 3, i64 0)"   --->   Operation 592 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 593 [1/1] (0.00ns)   --->   "br i1 %icmp_ln48, label %.preheader6.loopexit, label %12" [src/music.cpp:48]   --->   Operation 593 'br' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 594 [1/1] (0.00ns)   --->   "%trunc_ln49 = trunc i32 %j_10 to i4" [src/music.cpp:49]   --->   Operation 594 'trunc' 'trunc_ln49' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_78 : Operation 595 [1/1] (0.00ns)   --->   "%tmp_63 = call i34 @_ssdm_op_BitConcatenate.i34.i32.i2(i32 %j_10, i2 %j_11)" [src/music.cpp:49]   --->   Operation 595 'bitconcatenate' 'tmp_63' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_78 : Operation 596 [1/1] (0.00ns)   --->   "%sext_ln49 = sext i34 %tmp_63 to i64" [src/music.cpp:49]   --->   Operation 596 'sext' 'sext_ln49' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_78 : Operation 597 [1/1] (0.00ns)   --->   "%Rx_temp_M_real_addr_7 = getelementptr [16 x float]* %Rx_temp_M_real, i64 0, i64 %sext_ln49" [src/music.cpp:49]   --->   Operation 597 'getelementptr' 'Rx_temp_M_real_addr_7' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_78 : Operation 598 [1/1] (0.00ns)   --->   "%Rx_temp_M_imag_addr_7 = getelementptr [16 x float]* %Rx_temp_M_imag, i64 0, i64 %sext_ln49" [src/music.cpp:49]   --->   Operation 598 'getelementptr' 'Rx_temp_M_imag_addr_7' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_78 : Operation 599 [2/2] (2.32ns)   --->   "%mid_M_real_1 = load float* %Rx_temp_M_real_addr_7, align 8" [src/music.cpp:49]   --->   Operation 599 'load' 'mid_M_real_1' <Predicate = (!icmp_ln48)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_78 : Operation 600 [2/2] (2.32ns)   --->   "%mid_M_imag_1 = load float* %Rx_temp_M_imag_addr_7, align 4" [src/music.cpp:49]   --->   Operation 600 'load' 'mid_M_imag_1' <Predicate = (!icmp_ln48)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_78 : Operation 601 [1/1] (0.00ns)   --->   "br label %.preheader6"   --->   Operation 601 'br' <Predicate = (icmp_ln48)> <Delay = 0.00>

State 79 <SV = 26> <Delay = 2.32>
ST_79 : Operation 602 [1/1] (0.00ns)   --->   "%sext_ln49_cast = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %trunc_ln49, i2 0)" [src/music.cpp:49]   --->   Operation 602 'bitconcatenate' 'sext_ln49_cast' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 603 [1/2] (2.32ns)   --->   "%mid_M_real_1 = load float* %Rx_temp_M_real_addr_7, align 8" [src/music.cpp:49]   --->   Operation 603 'load' 'mid_M_real_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_79 : Operation 604 [1/2] (2.32ns)   --->   "%mid_M_imag_1 = load float* %Rx_temp_M_imag_addr_7, align 4" [src/music.cpp:49]   --->   Operation 604 'load' 'mid_M_imag_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_79 : Operation 605 [1/1] (1.76ns)   --->   "br label %13" [src/music.cpp:50]   --->   Operation 605 'br' <Predicate = true> <Delay = 1.76>

State 80 <SV = 27> <Delay = 4.14>
ST_80 : Operation 606 [1/1] (0.00ns)   --->   "%q_0 = phi i32 [ %zext_ln43, %12 ], [ %q_1, %14 ]"   --->   Operation 606 'phi' 'q_0' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 607 [1/1] (2.47ns)   --->   "%icmp_ln50 = icmp eq i32 %q_0, 4" [src/music.cpp:50]   --->   Operation 607 'icmp' 'icmp_ln50' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 608 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 4, i64 0)"   --->   Operation 608 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 609 [1/1] (0.00ns)   --->   "br i1 %icmp_ln50, label %.preheader.loopexit, label %14" [src/music.cpp:50]   --->   Operation 609 'br' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 610 [1/1] (0.00ns)   --->   "%trunc_ln51 = trunc i32 %q_0 to i6" [src/music.cpp:51]   --->   Operation 610 'trunc' 'trunc_ln51' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_80 : Operation 611 [1/1] (1.82ns)   --->   "%add_ln51 = add i6 %sext_ln49_cast, %trunc_ln51" [src/music.cpp:51]   --->   Operation 611 'add' 'add_ln51' <Predicate = (!icmp_ln50)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 612 [1/1] (1.82ns)   --->   "%add_ln51_1 = add i6 %zext_ln44, %trunc_ln51" [src/music.cpp:51]   --->   Operation 612 'add' 'add_ln51_1' <Predicate = (!icmp_ln50)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 613 [1/1] (0.00ns)   --->   "%sext_ln51_1 = sext i6 %add_ln51_1 to i64" [src/music.cpp:51]   --->   Operation 613 'sext' 'sext_ln51_1' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_80 : Operation 614 [1/1] (0.00ns)   --->   "%Rx_temp_M_real_addr_9 = getelementptr [16 x float]* %Rx_temp_M_real, i64 0, i64 %sext_ln51_1" [src/music.cpp:51]   --->   Operation 614 'getelementptr' 'Rx_temp_M_real_addr_9' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_80 : Operation 615 [1/1] (0.00ns)   --->   "%Rx_temp_M_imag_addr_9 = getelementptr [16 x float]* %Rx_temp_M_imag, i64 0, i64 %sext_ln51_1" [src/music.cpp:51]   --->   Operation 615 'getelementptr' 'Rx_temp_M_imag_addr_9' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_80 : Operation 616 [2/2] (2.32ns)   --->   "%p_t_real_10 = load float* %Rx_temp_M_real_addr_9, align 4" [src/music.cpp:51]   --->   Operation 616 'load' 'p_t_real_10' <Predicate = (!icmp_ln50)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_80 : Operation 617 [2/2] (2.32ns)   --->   "%p_t_imag_10 = load float* %Rx_temp_M_imag_addr_9, align 4" [src/music.cpp:51]   --->   Operation 617 'load' 'p_t_imag_10' <Predicate = (!icmp_ln50)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_80 : Operation 618 [1/1] (2.55ns)   --->   "%q_1 = add nsw i32 1, %q_0" [src/music.cpp:50]   --->   Operation 618 'add' 'q_1' <Predicate = (!icmp_ln50)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 619 [1/1] (0.00ns)   --->   "br label %.preheader"   --->   Operation 619 'br' <Predicate = (icmp_ln50)> <Delay = 0.00>

State 81 <SV = 28> <Delay = 9.19>
ST_81 : Operation 620 [1/2] (2.32ns)   --->   "%p_t_real_10 = load float* %Rx_temp_M_real_addr_9, align 4" [src/music.cpp:51]   --->   Operation 620 'load' 'p_t_real_10' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_81 : Operation 621 [1/2] (2.32ns)   --->   "%p_t_imag_10 = load float* %Rx_temp_M_imag_addr_9, align 4" [src/music.cpp:51]   --->   Operation 621 'load' 'p_t_imag_10' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_81 : Operation 622 [4/4] (5.70ns)   --->   "%tmp_i_i2 = fmul float %mid_M_real_1, %p_t_real_10" [src/music.cpp:51]   --->   Operation 622 'fmul' 'tmp_i_i2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 623 [4/4] (5.70ns)   --->   "%tmp_i_i7 = fmul float %mid_M_imag_1, %p_t_imag_10" [src/music.cpp:51]   --->   Operation 623 'fmul' 'tmp_i_i7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 624 [4/4] (6.87ns)   --->   "%tmp_1_i_i5 = fmul float %mid_M_imag_1, %p_t_real_10" [src/music.cpp:51]   --->   Operation 624 'fmul' 'tmp_1_i_i5' <Predicate = true> <Delay = 6.87> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 625 [4/4] (6.87ns)   --->   "%tmp_2_i_i8 = fmul float %mid_M_real_1, %p_t_imag_10" [src/music.cpp:51]   --->   Operation 625 'fmul' 'tmp_2_i_i8' <Predicate = true> <Delay = 6.87> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 29> <Delay = 5.70>
ST_82 : Operation 626 [3/4] (5.70ns)   --->   "%tmp_i_i2 = fmul float %mid_M_real_1, %p_t_real_10" [src/music.cpp:51]   --->   Operation 626 'fmul' 'tmp_i_i2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 627 [3/4] (5.70ns)   --->   "%tmp_i_i7 = fmul float %mid_M_imag_1, %p_t_imag_10" [src/music.cpp:51]   --->   Operation 627 'fmul' 'tmp_i_i7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 628 [3/4] (5.70ns)   --->   "%tmp_1_i_i5 = fmul float %mid_M_imag_1, %p_t_real_10" [src/music.cpp:51]   --->   Operation 628 'fmul' 'tmp_1_i_i5' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 629 [3/4] (5.70ns)   --->   "%tmp_2_i_i8 = fmul float %mid_M_real_1, %p_t_imag_10" [src/music.cpp:51]   --->   Operation 629 'fmul' 'tmp_2_i_i8' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 30> <Delay = 5.70>
ST_83 : Operation 630 [2/4] (5.70ns)   --->   "%tmp_i_i2 = fmul float %mid_M_real_1, %p_t_real_10" [src/music.cpp:51]   --->   Operation 630 'fmul' 'tmp_i_i2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 631 [2/4] (5.70ns)   --->   "%tmp_i_i7 = fmul float %mid_M_imag_1, %p_t_imag_10" [src/music.cpp:51]   --->   Operation 631 'fmul' 'tmp_i_i7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 632 [2/4] (5.70ns)   --->   "%tmp_1_i_i5 = fmul float %mid_M_imag_1, %p_t_real_10" [src/music.cpp:51]   --->   Operation 632 'fmul' 'tmp_1_i_i5' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 633 [2/4] (5.70ns)   --->   "%tmp_2_i_i8 = fmul float %mid_M_real_1, %p_t_imag_10" [src/music.cpp:51]   --->   Operation 633 'fmul' 'tmp_2_i_i8' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 31> <Delay = 5.70>
ST_84 : Operation 634 [1/4] (5.70ns)   --->   "%tmp_i_i2 = fmul float %mid_M_real_1, %p_t_real_10" [src/music.cpp:51]   --->   Operation 634 'fmul' 'tmp_i_i2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 635 [1/4] (5.70ns)   --->   "%tmp_i_i7 = fmul float %mid_M_imag_1, %p_t_imag_10" [src/music.cpp:51]   --->   Operation 635 'fmul' 'tmp_i_i7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 636 [1/4] (5.70ns)   --->   "%tmp_1_i_i5 = fmul float %mid_M_imag_1, %p_t_real_10" [src/music.cpp:51]   --->   Operation 636 'fmul' 'tmp_1_i_i5' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 637 [1/4] (5.70ns)   --->   "%tmp_2_i_i8 = fmul float %mid_M_real_1, %p_t_imag_10" [src/music.cpp:51]   --->   Operation 637 'fmul' 'tmp_2_i_i8' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 32> <Delay = 8.42>
ST_85 : Operation 638 [5/5] (8.42ns)   --->   "%complex_M_real_writ_4 = fsub float %tmp_i_i2, %tmp_i_i7" [src/music.cpp:51]   --->   Operation 638 'fsub' 'complex_M_real_writ_4' <Predicate = true> <Delay = 8.42> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 639 [5/5] (7.25ns)   --->   "%complex_M_imag_writ_5 = fadd float %tmp_1_i_i5, %tmp_2_i_i8" [src/music.cpp:51]   --->   Operation 639 'fadd' 'complex_M_imag_writ_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 33> <Delay = 7.25>
ST_86 : Operation 640 [4/5] (7.25ns)   --->   "%complex_M_real_writ_4 = fsub float %tmp_i_i2, %tmp_i_i7" [src/music.cpp:51]   --->   Operation 640 'fsub' 'complex_M_real_writ_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 641 [4/5] (7.25ns)   --->   "%complex_M_imag_writ_5 = fadd float %tmp_1_i_i5, %tmp_2_i_i8" [src/music.cpp:51]   --->   Operation 641 'fadd' 'complex_M_imag_writ_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 34> <Delay = 7.25>
ST_87 : Operation 642 [3/5] (7.25ns)   --->   "%complex_M_real_writ_4 = fsub float %tmp_i_i2, %tmp_i_i7" [src/music.cpp:51]   --->   Operation 642 'fsub' 'complex_M_real_writ_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 643 [3/5] (7.25ns)   --->   "%complex_M_imag_writ_5 = fadd float %tmp_1_i_i5, %tmp_2_i_i8" [src/music.cpp:51]   --->   Operation 643 'fadd' 'complex_M_imag_writ_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 35> <Delay = 7.25>
ST_88 : Operation 644 [1/1] (0.00ns)   --->   "%sext_ln51 = sext i6 %add_ln51 to i64" [src/music.cpp:51]   --->   Operation 644 'sext' 'sext_ln51' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 645 [1/1] (0.00ns)   --->   "%Rx_temp_M_real_addr_8 = getelementptr [16 x float]* %Rx_temp_M_real, i64 0, i64 %sext_ln51" [src/music.cpp:51]   --->   Operation 645 'getelementptr' 'Rx_temp_M_real_addr_8' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 646 [1/1] (0.00ns)   --->   "%Rx_temp_M_imag_addr_8 = getelementptr [16 x float]* %Rx_temp_M_imag, i64 0, i64 %sext_ln51" [src/music.cpp:51]   --->   Operation 646 'getelementptr' 'Rx_temp_M_imag_addr_8' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 647 [2/5] (7.25ns)   --->   "%complex_M_real_writ_4 = fsub float %tmp_i_i2, %tmp_i_i7" [src/music.cpp:51]   --->   Operation 647 'fsub' 'complex_M_real_writ_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 648 [2/5] (7.25ns)   --->   "%complex_M_imag_writ_5 = fadd float %tmp_1_i_i5, %tmp_2_i_i8" [src/music.cpp:51]   --->   Operation 648 'fadd' 'complex_M_imag_writ_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 649 [2/2] (2.32ns)   --->   "%Rx_temp_M_real_load_5 = load float* %Rx_temp_M_real_addr_8, align 4" [src/music.cpp:51]   --->   Operation 649 'load' 'Rx_temp_M_real_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_88 : Operation 650 [2/2] (2.32ns)   --->   "%Rx_temp_M_imag_load_5 = load float* %Rx_temp_M_imag_addr_8, align 4" [src/music.cpp:51]   --->   Operation 650 'load' 'Rx_temp_M_imag_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 89 <SV = 36> <Delay = 7.25>
ST_89 : Operation 651 [1/5] (7.25ns)   --->   "%complex_M_real_writ_4 = fsub float %tmp_i_i2, %tmp_i_i7" [src/music.cpp:51]   --->   Operation 651 'fsub' 'complex_M_real_writ_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 652 [1/5] (7.25ns)   --->   "%complex_M_imag_writ_5 = fadd float %tmp_1_i_i5, %tmp_2_i_i8" [src/music.cpp:51]   --->   Operation 652 'fadd' 'complex_M_imag_writ_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 653 [1/2] (2.32ns)   --->   "%Rx_temp_M_real_load_5 = load float* %Rx_temp_M_real_addr_8, align 4" [src/music.cpp:51]   --->   Operation 653 'load' 'Rx_temp_M_real_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_89 : Operation 654 [1/2] (2.32ns)   --->   "%Rx_temp_M_imag_load_5 = load float* %Rx_temp_M_imag_addr_8, align 4" [src/music.cpp:51]   --->   Operation 654 'load' 'Rx_temp_M_imag_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 90 <SV = 37> <Delay = 8.42>
ST_90 : Operation 655 [5/5] (8.42ns)   --->   "%complex_M_real_writ_5 = fsub float %Rx_temp_M_real_load_5, %complex_M_real_writ_4" [src/music.cpp:51]   --->   Operation 655 'fsub' 'complex_M_real_writ_5' <Predicate = true> <Delay = 8.42> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 656 [5/5] (7.25ns)   --->   "%complex_M_imag_writ_6 = fsub float %Rx_temp_M_imag_load_5, %complex_M_imag_writ_5" [src/music.cpp:51]   --->   Operation 656 'fsub' 'complex_M_imag_writ_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 38> <Delay = 7.25>
ST_91 : Operation 657 [4/5] (7.25ns)   --->   "%complex_M_real_writ_5 = fsub float %Rx_temp_M_real_load_5, %complex_M_real_writ_4" [src/music.cpp:51]   --->   Operation 657 'fsub' 'complex_M_real_writ_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 658 [4/5] (7.25ns)   --->   "%complex_M_imag_writ_6 = fsub float %Rx_temp_M_imag_load_5, %complex_M_imag_writ_5" [src/music.cpp:51]   --->   Operation 658 'fsub' 'complex_M_imag_writ_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 39> <Delay = 7.25>
ST_92 : Operation 659 [3/5] (7.25ns)   --->   "%complex_M_real_writ_5 = fsub float %Rx_temp_M_real_load_5, %complex_M_real_writ_4" [src/music.cpp:51]   --->   Operation 659 'fsub' 'complex_M_real_writ_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 660 [3/5] (7.25ns)   --->   "%complex_M_imag_writ_6 = fsub float %Rx_temp_M_imag_load_5, %complex_M_imag_writ_5" [src/music.cpp:51]   --->   Operation 660 'fsub' 'complex_M_imag_writ_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 40> <Delay = 7.25>
ST_93 : Operation 661 [2/5] (7.25ns)   --->   "%complex_M_real_writ_5 = fsub float %Rx_temp_M_real_load_5, %complex_M_real_writ_4" [src/music.cpp:51]   --->   Operation 661 'fsub' 'complex_M_real_writ_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 662 [2/5] (7.25ns)   --->   "%complex_M_imag_writ_6 = fsub float %Rx_temp_M_imag_load_5, %complex_M_imag_writ_5" [src/music.cpp:51]   --->   Operation 662 'fsub' 'complex_M_imag_writ_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 41> <Delay = 7.25>
ST_94 : Operation 663 [1/5] (7.25ns)   --->   "%complex_M_real_writ_5 = fsub float %Rx_temp_M_real_load_5, %complex_M_real_writ_4" [src/music.cpp:51]   --->   Operation 663 'fsub' 'complex_M_real_writ_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 664 [1/5] (7.25ns)   --->   "%complex_M_imag_writ_6 = fsub float %Rx_temp_M_imag_load_5, %complex_M_imag_writ_5" [src/music.cpp:51]   --->   Operation 664 'fsub' 'complex_M_imag_writ_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 42> <Delay = 2.32>
ST_95 : Operation 665 [1/1] (2.32ns)   --->   "store float %complex_M_real_writ_5, float* %Rx_temp_M_real_addr_8, align 4" [src/music.cpp:51]   --->   Operation 665 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_95 : Operation 666 [1/1] (2.32ns)   --->   "store float %complex_M_imag_writ_6, float* %Rx_temp_M_imag_addr_8, align 4" [src/music.cpp:51]   --->   Operation 666 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_95 : Operation 667 [1/1] (0.00ns)   --->   "br label %13" [src/music.cpp:50]   --->   Operation 667 'br' <Predicate = true> <Delay = 0.00>

State 96 <SV = 15> <Delay = 8.12>
ST_96 : Operation 668 [1/1] (0.00ns)   --->   "%p_x_assign = phi float [ 1.000000e+00, %15 ], [ %midsum_1, %20 ]"   --->   Operation 668 'phi' 'p_x_assign' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 669 [1/1] (0.00ns)   --->   "%m_0 = phi i3 [ 2, %15 ], [ %m, %20 ]"   --->   Operation 669 'phi' 'm_0' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 670 [1/1] (0.00ns)   --->   "%sext_ln57 = sext i3 %m_0 to i32" [src/music.cpp:57]   --->   Operation 670 'sext' 'sext_ln57' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 671 [1/1] (0.00ns)   --->   "%tmp_48 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %m_0, i32 2)" [src/music.cpp:57]   --->   Operation 671 'bitselect' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 672 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 672 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 673 [1/1] (0.00ns)   --->   "br i1 %tmp_48, label %21, label %17" [src/music.cpp:57]   --->   Operation 673 'br' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 674 [1/1] (0.00ns)   --->   "%zext_ln64 = zext i3 %m_0 to i6" [src/music.cpp:64]   --->   Operation 674 'zext' 'zext_ln64' <Predicate = (!tmp_48)> <Delay = 0.00>
ST_96 : Operation 675 [1/1] (0.00ns)   --->   "%tmp_61 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %m_0, i2 0)" [src/music.cpp:64]   --->   Operation 675 'bitconcatenate' 'tmp_61' <Predicate = (!tmp_48)> <Delay = 0.00>
ST_96 : Operation 676 [1/1] (0.00ns)   --->   "%sext_ln64 = sext i5 %tmp_61 to i6" [src/music.cpp:64]   --->   Operation 676 'sext' 'sext_ln64' <Predicate = (!tmp_48)> <Delay = 0.00>
ST_96 : Operation 677 [1/1] (1.78ns)   --->   "%add_ln64 = add i6 %sext_ln64, %zext_ln1067" [src/music.cpp:64]   --->   Operation 677 'add' 'add_ln64' <Predicate = (!tmp_48)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 678 [1/1] (0.00ns)   --->   "%zext_ln64_1 = zext i6 %add_ln64 to i64" [src/music.cpp:64]   --->   Operation 678 'zext' 'zext_ln64_1' <Predicate = (!tmp_48)> <Delay = 0.00>
ST_96 : Operation 679 [1/1] (0.00ns)   --->   "%U_M_real_addr_2 = getelementptr [16 x float]* %U_M_real, i64 0, i64 %zext_ln64_1" [src/music.cpp:64]   --->   Operation 679 'getelementptr' 'U_M_real_addr_2' <Predicate = (!tmp_48)> <Delay = 0.00>
ST_96 : Operation 680 [1/1] (0.00ns)   --->   "%U_M_imag_addr_2 = getelementptr [16 x float]* %U_M_imag, i64 0, i64 %zext_ln64_1" [src/music.cpp:64]   --->   Operation 680 'getelementptr' 'U_M_imag_addr_2' <Predicate = (!tmp_48)> <Delay = 0.00>
ST_96 : Operation 681 [1/1] (1.78ns)   --->   "%add_ln62 = add i6 %sext_ln64, %zext_ln64" [src/music.cpp:62]   --->   Operation 681 'add' 'add_ln62' <Predicate = (!tmp_48)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 682 [1/1] (0.00ns)   --->   "%zext_ln62 = zext i6 %add_ln62 to i64" [src/music.cpp:62]   --->   Operation 682 'zext' 'zext_ln62' <Predicate = (!tmp_48)> <Delay = 0.00>
ST_96 : Operation 683 [1/1] (0.00ns)   --->   "%Rx_temp_M_real_addr_5 = getelementptr [16 x float]* %Rx_temp_M_real, i64 0, i64 %zext_ln62" [src/music.cpp:62]   --->   Operation 683 'getelementptr' 'Rx_temp_M_real_addr_5' <Predicate = (!tmp_48)> <Delay = 0.00>
ST_96 : Operation 684 [1/1] (0.00ns)   --->   "%Rx_temp_M_imag_addr_5 = getelementptr [16 x float]* %Rx_temp_M_imag, i64 0, i64 %zext_ln62" [src/music.cpp:62]   --->   Operation 684 'getelementptr' 'Rx_temp_M_imag_addr_5' <Predicate = (!tmp_48)> <Delay = 0.00>
ST_96 : Operation 685 [1/1] (1.76ns)   --->   "br label %18" [src/music.cpp:59]   --->   Operation 685 'br' <Predicate = (!tmp_48)> <Delay = 1.76>
ST_96 : Operation 686 [12/12] (8.12ns)   --->   "%midsum = call float @llvm.sqrt.f32(float %p_x_assign) nounwind" [C:/Xilinx/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:434->src/music.cpp:66]   --->   Operation 686 'fsqrt' 'midsum' <Predicate = (tmp_48)> <Delay = 8.12> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 97 <SV = 16> <Delay = 6.69>
ST_97 : Operation 687 [1/1] (0.00ns)   --->   "%complex_M_imag_read_2 = phi float [ 0.000000e+00, %17 ], [ %sum_M_imag_1, %19 ]"   --->   Operation 687 'phi' 'complex_M_imag_read_2' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 688 [1/1] (0.00ns)   --->   "%complex_M_real_read_2 = phi float [ 0.000000e+00, %17 ], [ %sum_M_real_1, %19 ]"   --->   Operation 688 'phi' 'complex_M_real_read_2' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 689 [1/1] (0.00ns)   --->   "%j23_0_in = phi i32 [ %sext_ln57, %17 ], [ %j_9, %19 ]"   --->   Operation 689 'phi' 'j23_0_in' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 690 [1/1] (2.55ns)   --->   "%j_9 = add nsw i32 %j23_0_in, 1" [src/music.cpp:59]   --->   Operation 690 'add' 'j_9' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 691 [1/1] (2.47ns)   --->   "%icmp_ln59 = icmp eq i32 %j23_0_in, 3" [src/music.cpp:59]   --->   Operation 691 'icmp' 'icmp_ln59' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 692 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 3, i64 0)"   --->   Operation 692 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 693 [1/1] (0.00ns)   --->   "br i1 %icmp_ln59, label %20, label %19" [src/music.cpp:59]   --->   Operation 693 'br' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 694 [1/1] (0.00ns)   --->   "%trunc_ln60 = trunc i32 %j_9 to i6" [src/music.cpp:60]   --->   Operation 694 'trunc' 'trunc_ln60' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_97 : Operation 695 [1/1] (0.00ns)   --->   "%trunc_ln60_1 = trunc i32 %j_9 to i4" [src/music.cpp:60]   --->   Operation 695 'trunc' 'trunc_ln60_1' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_97 : Operation 696 [1/1] (0.00ns)   --->   "%sext_ln60_1_cast = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %trunc_ln60_1, i2 0)" [src/music.cpp:60]   --->   Operation 696 'bitconcatenate' 'sext_ln60_1_cast' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_97 : Operation 697 [1/1] (1.82ns)   --->   "%add_ln60 = add i6 %sext_ln60_1_cast, %zext_ln1067" [src/music.cpp:60]   --->   Operation 697 'add' 'add_ln60' <Predicate = (!icmp_ln59)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 698 [1/1] (0.00ns)   --->   "%sext_ln60 = sext i6 %add_ln60 to i64" [src/music.cpp:60]   --->   Operation 698 'sext' 'sext_ln60' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_97 : Operation 699 [1/1] (0.00ns)   --->   "%U_M_real_addr_3 = getelementptr [16 x float]* %U_M_real, i64 0, i64 %sext_ln60" [src/music.cpp:60]   --->   Operation 699 'getelementptr' 'U_M_real_addr_3' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_97 : Operation 700 [1/1] (0.00ns)   --->   "%U_M_imag_addr_3 = getelementptr [16 x float]* %U_M_imag, i64 0, i64 %sext_ln60" [src/music.cpp:60]   --->   Operation 700 'getelementptr' 'U_M_imag_addr_3' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_97 : Operation 701 [1/1] (1.82ns)   --->   "%add_ln60_1 = add i6 %sext_ln64, %trunc_ln60" [src/music.cpp:60]   --->   Operation 701 'add' 'add_ln60_1' <Predicate = (!icmp_ln59)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 702 [1/1] (0.00ns)   --->   "%sext_ln60_1 = sext i6 %add_ln60_1 to i64" [src/music.cpp:60]   --->   Operation 702 'sext' 'sext_ln60_1' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_97 : Operation 703 [1/1] (0.00ns)   --->   "%Rx_temp_M_real_addr_6 = getelementptr [16 x float]* %Rx_temp_M_real, i64 0, i64 %sext_ln60_1" [src/music.cpp:60]   --->   Operation 703 'getelementptr' 'Rx_temp_M_real_addr_6' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_97 : Operation 704 [1/1] (0.00ns)   --->   "%Rx_temp_M_imag_addr_6 = getelementptr [16 x float]* %Rx_temp_M_imag, i64 0, i64 %sext_ln60_1" [src/music.cpp:60]   --->   Operation 704 'getelementptr' 'Rx_temp_M_imag_addr_6' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_97 : Operation 705 [2/2] (2.32ns)   --->   "%p_r_M_real_15 = load float* %Rx_temp_M_real_addr_6, align 4" [src/music.cpp:60]   --->   Operation 705 'load' 'p_r_M_real_15' <Predicate = (!icmp_ln59)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_97 : Operation 706 [2/2] (2.32ns)   --->   "%p_r_M_imag_14 = load float* %Rx_temp_M_imag_addr_6, align 4" [src/music.cpp:60]   --->   Operation 706 'load' 'p_r_M_imag_14' <Predicate = (!icmp_ln59)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_97 : Operation 707 [2/2] (2.32ns)   --->   "%p_t_real_9 = load float* %U_M_real_addr_3, align 4" [src/music.cpp:60]   --->   Operation 707 'load' 'p_t_real_9' <Predicate = (!icmp_ln59)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_97 : Operation 708 [2/2] (2.32ns)   --->   "%p_t_imag_9 = load float* %U_M_imag_addr_3, align 4" [src/music.cpp:60]   --->   Operation 708 'load' 'p_t_imag_9' <Predicate = (!icmp_ln59)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_97 : Operation 709 [2/2] (2.32ns)   --->   "%p_t_real_8 = load float* %Rx_temp_M_real_addr_5, align 4" [src/music.cpp:62]   --->   Operation 709 'load' 'p_t_real_8' <Predicate = (icmp_ln59)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_97 : Operation 710 [2/2] (2.32ns)   --->   "%p_t_imag_8 = load float* %Rx_temp_M_imag_addr_5, align 4" [src/music.cpp:62]   --->   Operation 710 'load' 'p_t_imag_8' <Predicate = (icmp_ln59)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_97 : Operation 711 [1/1] (1.65ns)   --->   "%m = add i3 %m_0, -1" [src/music.cpp:57]   --->   Operation 711 'add' 'm' <Predicate = (icmp_ln59)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 17> <Delay = 9.19>
ST_98 : Operation 712 [1/2] (2.32ns)   --->   "%p_r_M_real_15 = load float* %Rx_temp_M_real_addr_6, align 4" [src/music.cpp:60]   --->   Operation 712 'load' 'p_r_M_real_15' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_98 : Operation 713 [1/2] (2.32ns)   --->   "%p_r_M_imag_14 = load float* %Rx_temp_M_imag_addr_6, align 4" [src/music.cpp:60]   --->   Operation 713 'load' 'p_r_M_imag_14' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_98 : Operation 714 [1/2] (2.32ns)   --->   "%p_t_real_9 = load float* %U_M_real_addr_3, align 4" [src/music.cpp:60]   --->   Operation 714 'load' 'p_t_real_9' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_98 : Operation 715 [1/2] (2.32ns)   --->   "%p_t_imag_9 = load float* %U_M_imag_addr_3, align 4" [src/music.cpp:60]   --->   Operation 715 'load' 'p_t_imag_9' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_98 : Operation 716 [4/4] (5.70ns)   --->   "%tmp_i_i1 = fmul float %p_r_M_real_15, %p_t_real_9" [src/music.cpp:60]   --->   Operation 716 'fmul' 'tmp_i_i1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 717 [4/4] (5.70ns)   --->   "%tmp_i_i6 = fmul float %p_r_M_imag_14, %p_t_imag_9" [src/music.cpp:60]   --->   Operation 717 'fmul' 'tmp_i_i6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 718 [4/4] (6.87ns)   --->   "%tmp_1_i_i4 = fmul float %p_r_M_imag_14, %p_t_real_9" [src/music.cpp:60]   --->   Operation 718 'fmul' 'tmp_1_i_i4' <Predicate = true> <Delay = 6.87> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 719 [4/4] (6.87ns)   --->   "%tmp_2_i_i7 = fmul float %p_r_M_real_15, %p_t_imag_9" [src/music.cpp:60]   --->   Operation 719 'fmul' 'tmp_2_i_i7' <Predicate = true> <Delay = 6.87> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 18> <Delay = 5.70>
ST_99 : Operation 720 [3/4] (5.70ns)   --->   "%tmp_i_i1 = fmul float %p_r_M_real_15, %p_t_real_9" [src/music.cpp:60]   --->   Operation 720 'fmul' 'tmp_i_i1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 721 [3/4] (5.70ns)   --->   "%tmp_i_i6 = fmul float %p_r_M_imag_14, %p_t_imag_9" [src/music.cpp:60]   --->   Operation 721 'fmul' 'tmp_i_i6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 722 [3/4] (5.70ns)   --->   "%tmp_1_i_i4 = fmul float %p_r_M_imag_14, %p_t_real_9" [src/music.cpp:60]   --->   Operation 722 'fmul' 'tmp_1_i_i4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 723 [3/4] (5.70ns)   --->   "%tmp_2_i_i7 = fmul float %p_r_M_real_15, %p_t_imag_9" [src/music.cpp:60]   --->   Operation 723 'fmul' 'tmp_2_i_i7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 19> <Delay = 5.70>
ST_100 : Operation 724 [2/4] (5.70ns)   --->   "%tmp_i_i1 = fmul float %p_r_M_real_15, %p_t_real_9" [src/music.cpp:60]   --->   Operation 724 'fmul' 'tmp_i_i1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 725 [2/4] (5.70ns)   --->   "%tmp_i_i6 = fmul float %p_r_M_imag_14, %p_t_imag_9" [src/music.cpp:60]   --->   Operation 725 'fmul' 'tmp_i_i6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 726 [2/4] (5.70ns)   --->   "%tmp_1_i_i4 = fmul float %p_r_M_imag_14, %p_t_real_9" [src/music.cpp:60]   --->   Operation 726 'fmul' 'tmp_1_i_i4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 727 [2/4] (5.70ns)   --->   "%tmp_2_i_i7 = fmul float %p_r_M_real_15, %p_t_imag_9" [src/music.cpp:60]   --->   Operation 727 'fmul' 'tmp_2_i_i7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 20> <Delay = 5.70>
ST_101 : Operation 728 [1/4] (5.70ns)   --->   "%tmp_i_i1 = fmul float %p_r_M_real_15, %p_t_real_9" [src/music.cpp:60]   --->   Operation 728 'fmul' 'tmp_i_i1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 729 [1/4] (5.70ns)   --->   "%tmp_i_i6 = fmul float %p_r_M_imag_14, %p_t_imag_9" [src/music.cpp:60]   --->   Operation 729 'fmul' 'tmp_i_i6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 730 [1/4] (5.70ns)   --->   "%tmp_1_i_i4 = fmul float %p_r_M_imag_14, %p_t_real_9" [src/music.cpp:60]   --->   Operation 730 'fmul' 'tmp_1_i_i4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 731 [1/4] (5.70ns)   --->   "%tmp_2_i_i7 = fmul float %p_r_M_real_15, %p_t_imag_9" [src/music.cpp:60]   --->   Operation 731 'fmul' 'tmp_2_i_i7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 21> <Delay = 8.42>
ST_102 : Operation 732 [5/5] (8.42ns)   --->   "%complex_M_real_writ_3 = fsub float %tmp_i_i1, %tmp_i_i6" [src/music.cpp:60]   --->   Operation 732 'fsub' 'complex_M_real_writ_3' <Predicate = true> <Delay = 8.42> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 733 [5/5] (7.25ns)   --->   "%complex_M_imag_writ_4 = fadd float %tmp_1_i_i4, %tmp_2_i_i7" [src/music.cpp:60]   --->   Operation 733 'fadd' 'complex_M_imag_writ_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 22> <Delay = 7.25>
ST_103 : Operation 734 [4/5] (7.25ns)   --->   "%complex_M_real_writ_3 = fsub float %tmp_i_i1, %tmp_i_i6" [src/music.cpp:60]   --->   Operation 734 'fsub' 'complex_M_real_writ_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 735 [4/5] (7.25ns)   --->   "%complex_M_imag_writ_4 = fadd float %tmp_1_i_i4, %tmp_2_i_i7" [src/music.cpp:60]   --->   Operation 735 'fadd' 'complex_M_imag_writ_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 23> <Delay = 7.25>
ST_104 : Operation 736 [3/5] (7.25ns)   --->   "%complex_M_real_writ_3 = fsub float %tmp_i_i1, %tmp_i_i6" [src/music.cpp:60]   --->   Operation 736 'fsub' 'complex_M_real_writ_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 737 [3/5] (7.25ns)   --->   "%complex_M_imag_writ_4 = fadd float %tmp_1_i_i4, %tmp_2_i_i7" [src/music.cpp:60]   --->   Operation 737 'fadd' 'complex_M_imag_writ_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 24> <Delay = 7.25>
ST_105 : Operation 738 [2/5] (7.25ns)   --->   "%complex_M_real_writ_3 = fsub float %tmp_i_i1, %tmp_i_i6" [src/music.cpp:60]   --->   Operation 738 'fsub' 'complex_M_real_writ_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 739 [2/5] (7.25ns)   --->   "%complex_M_imag_writ_4 = fadd float %tmp_1_i_i4, %tmp_2_i_i7" [src/music.cpp:60]   --->   Operation 739 'fadd' 'complex_M_imag_writ_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 25> <Delay = 7.25>
ST_106 : Operation 740 [1/5] (7.25ns)   --->   "%complex_M_real_writ_3 = fsub float %tmp_i_i1, %tmp_i_i6" [src/music.cpp:60]   --->   Operation 740 'fsub' 'complex_M_real_writ_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 741 [1/5] (7.25ns)   --->   "%complex_M_imag_writ_4 = fadd float %tmp_1_i_i4, %tmp_2_i_i7" [src/music.cpp:60]   --->   Operation 741 'fadd' 'complex_M_imag_writ_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 26> <Delay = 8.42>
ST_107 : Operation 742 [5/5] (8.42ns)   --->   "%sum_M_real_1 = fadd float %complex_M_real_read_2, %complex_M_real_writ_3" [src/music.cpp:60]   --->   Operation 742 'fadd' 'sum_M_real_1' <Predicate = true> <Delay = 8.42> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 743 [5/5] (7.25ns)   --->   "%sum_M_imag_1 = fadd float %complex_M_imag_read_2, %complex_M_imag_writ_4" [src/music.cpp:60]   --->   Operation 743 'fadd' 'sum_M_imag_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 27> <Delay = 7.25>
ST_108 : Operation 744 [4/5] (7.25ns)   --->   "%sum_M_real_1 = fadd float %complex_M_real_read_2, %complex_M_real_writ_3" [src/music.cpp:60]   --->   Operation 744 'fadd' 'sum_M_real_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 745 [4/5] (7.25ns)   --->   "%sum_M_imag_1 = fadd float %complex_M_imag_read_2, %complex_M_imag_writ_4" [src/music.cpp:60]   --->   Operation 745 'fadd' 'sum_M_imag_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 28> <Delay = 7.25>
ST_109 : Operation 746 [3/5] (7.25ns)   --->   "%sum_M_real_1 = fadd float %complex_M_real_read_2, %complex_M_real_writ_3" [src/music.cpp:60]   --->   Operation 746 'fadd' 'sum_M_real_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 747 [3/5] (7.25ns)   --->   "%sum_M_imag_1 = fadd float %complex_M_imag_read_2, %complex_M_imag_writ_4" [src/music.cpp:60]   --->   Operation 747 'fadd' 'sum_M_imag_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 29> <Delay = 7.25>
ST_110 : Operation 748 [2/5] (7.25ns)   --->   "%sum_M_real_1 = fadd float %complex_M_real_read_2, %complex_M_real_writ_3" [src/music.cpp:60]   --->   Operation 748 'fadd' 'sum_M_real_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 749 [2/5] (7.25ns)   --->   "%sum_M_imag_1 = fadd float %complex_M_imag_read_2, %complex_M_imag_writ_4" [src/music.cpp:60]   --->   Operation 749 'fadd' 'sum_M_imag_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 30> <Delay = 7.25>
ST_111 : Operation 750 [1/5] (7.25ns)   --->   "%sum_M_real_1 = fadd float %complex_M_real_read_2, %complex_M_real_writ_3" [src/music.cpp:60]   --->   Operation 750 'fadd' 'sum_M_real_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 751 [1/5] (7.25ns)   --->   "%sum_M_imag_1 = fadd float %complex_M_imag_read_2, %complex_M_imag_writ_4" [src/music.cpp:60]   --->   Operation 751 'fadd' 'sum_M_imag_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 752 [1/1] (0.00ns)   --->   "br label %18" [src/music.cpp:59]   --->   Operation 752 'br' <Predicate = true> <Delay = 0.00>

State 112 <SV = 17> <Delay = 9.19>
ST_112 : Operation 753 [1/1] (0.00ns)   --->   "%bitcast_ln444 = bitcast float %complex_M_real_read_2 to i32" [src/music.cpp:62]   --->   Operation 753 'bitcast' 'bitcast_ln444' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 754 [1/1] (0.99ns)   --->   "%xor_ln444 = xor i32 %bitcast_ln444, -2147483648" [src/music.cpp:62]   --->   Operation 754 'xor' 'xor_ln444' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 755 [1/1] (0.00ns)   --->   "%p_r_M_real_14 = bitcast i32 %xor_ln444 to float" [src/music.cpp:62]   --->   Operation 755 'bitcast' 'p_r_M_real_14' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 756 [1/1] (0.00ns)   --->   "%bitcast_ln444_3 = bitcast float %complex_M_imag_read_2 to i32" [src/music.cpp:62]   --->   Operation 756 'bitcast' 'bitcast_ln444_3' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 757 [1/1] (0.99ns)   --->   "%xor_ln444_1 = xor i32 %bitcast_ln444_3, -2147483648" [src/music.cpp:62]   --->   Operation 757 'xor' 'xor_ln444_1' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 758 [1/1] (0.00ns)   --->   "%p_r_M_imag_13 = bitcast i32 %xor_ln444_1 to float" [src/music.cpp:62]   --->   Operation 758 'bitcast' 'p_r_M_imag_13' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 759 [1/2] (2.32ns)   --->   "%p_t_real_8 = load float* %Rx_temp_M_real_addr_5, align 4" [src/music.cpp:62]   --->   Operation 759 'load' 'p_t_real_8' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_112 : Operation 760 [1/2] (2.32ns)   --->   "%p_t_imag_8 = load float* %Rx_temp_M_imag_addr_5, align 4" [src/music.cpp:62]   --->   Operation 760 'load' 'p_t_imag_8' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_112 : Operation 761 [4/4] (5.70ns)   --->   "%tmp_i_i9 = fmul float %p_r_M_real_14, %p_t_real_8" [src/music.cpp:62]   --->   Operation 761 'fmul' 'tmp_i_i9' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 762 [4/4] (5.70ns)   --->   "%tmp_2_i_i6 = fmul float %p_r_M_imag_13, %p_t_imag_8" [src/music.cpp:62]   --->   Operation 762 'fmul' 'tmp_2_i_i6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 763 [4/4] (6.87ns)   --->   "%tmp_4_i_i = fmul float %p_t_real_8, %p_t_real_8" [src/music.cpp:62]   --->   Operation 763 'fmul' 'tmp_4_i_i' <Predicate = true> <Delay = 6.87> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 764 [4/4] (6.87ns)   --->   "%tmp_5_i_i = fmul float %p_t_imag_8, %p_t_imag_8" [src/music.cpp:62]   --->   Operation 764 'fmul' 'tmp_5_i_i' <Predicate = true> <Delay = 6.87> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 765 [4/4] (5.70ns)   --->   "%tmp_7_i_i = fmul float %p_r_M_imag_13, %p_t_real_8" [src/music.cpp:62]   --->   Operation 765 'fmul' 'tmp_7_i_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 766 [4/4] (5.70ns)   --->   "%tmp_8_i_i = fmul float %p_r_M_real_14, %p_t_imag_8" [src/music.cpp:62]   --->   Operation 766 'fmul' 'tmp_8_i_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 18> <Delay = 5.70>
ST_113 : Operation 767 [3/4] (5.70ns)   --->   "%tmp_i_i9 = fmul float %p_r_M_real_14, %p_t_real_8" [src/music.cpp:62]   --->   Operation 767 'fmul' 'tmp_i_i9' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 768 [3/4] (5.70ns)   --->   "%tmp_2_i_i6 = fmul float %p_r_M_imag_13, %p_t_imag_8" [src/music.cpp:62]   --->   Operation 768 'fmul' 'tmp_2_i_i6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 769 [3/4] (5.70ns)   --->   "%tmp_4_i_i = fmul float %p_t_real_8, %p_t_real_8" [src/music.cpp:62]   --->   Operation 769 'fmul' 'tmp_4_i_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 770 [3/4] (5.70ns)   --->   "%tmp_5_i_i = fmul float %p_t_imag_8, %p_t_imag_8" [src/music.cpp:62]   --->   Operation 770 'fmul' 'tmp_5_i_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 771 [3/4] (5.70ns)   --->   "%tmp_7_i_i = fmul float %p_r_M_imag_13, %p_t_real_8" [src/music.cpp:62]   --->   Operation 771 'fmul' 'tmp_7_i_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 772 [3/4] (5.70ns)   --->   "%tmp_8_i_i = fmul float %p_r_M_real_14, %p_t_imag_8" [src/music.cpp:62]   --->   Operation 772 'fmul' 'tmp_8_i_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 19> <Delay = 5.70>
ST_114 : Operation 773 [2/4] (5.70ns)   --->   "%tmp_i_i9 = fmul float %p_r_M_real_14, %p_t_real_8" [src/music.cpp:62]   --->   Operation 773 'fmul' 'tmp_i_i9' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 774 [2/4] (5.70ns)   --->   "%tmp_2_i_i6 = fmul float %p_r_M_imag_13, %p_t_imag_8" [src/music.cpp:62]   --->   Operation 774 'fmul' 'tmp_2_i_i6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 775 [2/4] (5.70ns)   --->   "%tmp_4_i_i = fmul float %p_t_real_8, %p_t_real_8" [src/music.cpp:62]   --->   Operation 775 'fmul' 'tmp_4_i_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 776 [2/4] (5.70ns)   --->   "%tmp_5_i_i = fmul float %p_t_imag_8, %p_t_imag_8" [src/music.cpp:62]   --->   Operation 776 'fmul' 'tmp_5_i_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 777 [2/4] (5.70ns)   --->   "%tmp_7_i_i = fmul float %p_r_M_imag_13, %p_t_real_8" [src/music.cpp:62]   --->   Operation 777 'fmul' 'tmp_7_i_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 778 [2/4] (5.70ns)   --->   "%tmp_8_i_i = fmul float %p_r_M_real_14, %p_t_imag_8" [src/music.cpp:62]   --->   Operation 778 'fmul' 'tmp_8_i_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 20> <Delay = 5.70>
ST_115 : Operation 779 [1/4] (5.70ns)   --->   "%tmp_i_i9 = fmul float %p_r_M_real_14, %p_t_real_8" [src/music.cpp:62]   --->   Operation 779 'fmul' 'tmp_i_i9' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 780 [1/4] (5.70ns)   --->   "%tmp_2_i_i6 = fmul float %p_r_M_imag_13, %p_t_imag_8" [src/music.cpp:62]   --->   Operation 780 'fmul' 'tmp_2_i_i6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 781 [1/4] (5.70ns)   --->   "%tmp_4_i_i = fmul float %p_t_real_8, %p_t_real_8" [src/music.cpp:62]   --->   Operation 781 'fmul' 'tmp_4_i_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 782 [1/4] (5.70ns)   --->   "%tmp_5_i_i = fmul float %p_t_imag_8, %p_t_imag_8" [src/music.cpp:62]   --->   Operation 782 'fmul' 'tmp_5_i_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 783 [1/4] (5.70ns)   --->   "%tmp_7_i_i = fmul float %p_r_M_imag_13, %p_t_real_8" [src/music.cpp:62]   --->   Operation 783 'fmul' 'tmp_7_i_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 784 [1/4] (5.70ns)   --->   "%tmp_8_i_i = fmul float %p_r_M_real_14, %p_t_imag_8" [src/music.cpp:62]   --->   Operation 784 'fmul' 'tmp_8_i_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 21> <Delay = 8.42>
ST_116 : Operation 785 [5/5] (8.42ns)   --->   "%tmp_3_i_i = fadd float %tmp_i_i9, %tmp_2_i_i6" [src/music.cpp:62]   --->   Operation 785 'fadd' 'tmp_3_i_i' <Predicate = true> <Delay = 8.42> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 786 [5/5] (7.25ns)   --->   "%tmp_6_i_i = fadd float %tmp_4_i_i, %tmp_5_i_i" [src/music.cpp:62]   --->   Operation 786 'fadd' 'tmp_6_i_i' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 787 [5/5] (7.25ns)   --->   "%tmp_9_i_i = fsub float %tmp_7_i_i, %tmp_8_i_i" [src/music.cpp:62]   --->   Operation 787 'fsub' 'tmp_9_i_i' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 22> <Delay = 7.25>
ST_117 : Operation 788 [4/5] (7.25ns)   --->   "%tmp_3_i_i = fadd float %tmp_i_i9, %tmp_2_i_i6" [src/music.cpp:62]   --->   Operation 788 'fadd' 'tmp_3_i_i' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 789 [4/5] (7.25ns)   --->   "%tmp_6_i_i = fadd float %tmp_4_i_i, %tmp_5_i_i" [src/music.cpp:62]   --->   Operation 789 'fadd' 'tmp_6_i_i' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 790 [4/5] (7.25ns)   --->   "%tmp_9_i_i = fsub float %tmp_7_i_i, %tmp_8_i_i" [src/music.cpp:62]   --->   Operation 790 'fsub' 'tmp_9_i_i' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 23> <Delay = 7.25>
ST_118 : Operation 791 [3/5] (7.25ns)   --->   "%tmp_3_i_i = fadd float %tmp_i_i9, %tmp_2_i_i6" [src/music.cpp:62]   --->   Operation 791 'fadd' 'tmp_3_i_i' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 792 [3/5] (7.25ns)   --->   "%tmp_6_i_i = fadd float %tmp_4_i_i, %tmp_5_i_i" [src/music.cpp:62]   --->   Operation 792 'fadd' 'tmp_6_i_i' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 793 [3/5] (7.25ns)   --->   "%tmp_9_i_i = fsub float %tmp_7_i_i, %tmp_8_i_i" [src/music.cpp:62]   --->   Operation 793 'fsub' 'tmp_9_i_i' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 24> <Delay = 7.25>
ST_119 : Operation 794 [2/5] (7.25ns)   --->   "%tmp_3_i_i = fadd float %tmp_i_i9, %tmp_2_i_i6" [src/music.cpp:62]   --->   Operation 794 'fadd' 'tmp_3_i_i' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 795 [2/5] (7.25ns)   --->   "%tmp_6_i_i = fadd float %tmp_4_i_i, %tmp_5_i_i" [src/music.cpp:62]   --->   Operation 795 'fadd' 'tmp_6_i_i' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 796 [2/5] (7.25ns)   --->   "%tmp_9_i_i = fsub float %tmp_7_i_i, %tmp_8_i_i" [src/music.cpp:62]   --->   Operation 796 'fsub' 'tmp_9_i_i' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 25> <Delay = 7.25>
ST_120 : Operation 797 [1/5] (7.25ns)   --->   "%tmp_3_i_i = fadd float %tmp_i_i9, %tmp_2_i_i6" [src/music.cpp:62]   --->   Operation 797 'fadd' 'tmp_3_i_i' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 798 [1/5] (7.25ns)   --->   "%tmp_6_i_i = fadd float %tmp_4_i_i, %tmp_5_i_i" [src/music.cpp:62]   --->   Operation 798 'fadd' 'tmp_6_i_i' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 799 [1/5] (7.25ns)   --->   "%tmp_9_i_i = fsub float %tmp_7_i_i, %tmp_8_i_i" [src/music.cpp:62]   --->   Operation 799 'fsub' 'tmp_9_i_i' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 26> <Delay = 6.07>
ST_121 : Operation 800 [16/16] (6.07ns)   --->   "%sum_M_real = fdiv float %tmp_3_i_i, %tmp_6_i_i" [src/music.cpp:62]   --->   Operation 800 'fdiv' 'sum_M_real' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 801 [16/16] (6.07ns)   --->   "%sum_M_imag = fdiv float %tmp_9_i_i, %tmp_6_i_i" [src/music.cpp:62]   --->   Operation 801 'fdiv' 'sum_M_imag' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 27> <Delay = 6.07>
ST_122 : Operation 802 [15/16] (6.07ns)   --->   "%sum_M_real = fdiv float %tmp_3_i_i, %tmp_6_i_i" [src/music.cpp:62]   --->   Operation 802 'fdiv' 'sum_M_real' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 803 [15/16] (6.07ns)   --->   "%sum_M_imag = fdiv float %tmp_9_i_i, %tmp_6_i_i" [src/music.cpp:62]   --->   Operation 803 'fdiv' 'sum_M_imag' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 28> <Delay = 6.07>
ST_123 : Operation 804 [14/16] (6.07ns)   --->   "%sum_M_real = fdiv float %tmp_3_i_i, %tmp_6_i_i" [src/music.cpp:62]   --->   Operation 804 'fdiv' 'sum_M_real' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 805 [14/16] (6.07ns)   --->   "%sum_M_imag = fdiv float %tmp_9_i_i, %tmp_6_i_i" [src/music.cpp:62]   --->   Operation 805 'fdiv' 'sum_M_imag' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 29> <Delay = 6.07>
ST_124 : Operation 806 [13/16] (6.07ns)   --->   "%sum_M_real = fdiv float %tmp_3_i_i, %tmp_6_i_i" [src/music.cpp:62]   --->   Operation 806 'fdiv' 'sum_M_real' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 807 [13/16] (6.07ns)   --->   "%sum_M_imag = fdiv float %tmp_9_i_i, %tmp_6_i_i" [src/music.cpp:62]   --->   Operation 807 'fdiv' 'sum_M_imag' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 30> <Delay = 6.07>
ST_125 : Operation 808 [12/16] (6.07ns)   --->   "%sum_M_real = fdiv float %tmp_3_i_i, %tmp_6_i_i" [src/music.cpp:62]   --->   Operation 808 'fdiv' 'sum_M_real' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 809 [12/16] (6.07ns)   --->   "%sum_M_imag = fdiv float %tmp_9_i_i, %tmp_6_i_i" [src/music.cpp:62]   --->   Operation 809 'fdiv' 'sum_M_imag' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 31> <Delay = 6.07>
ST_126 : Operation 810 [11/16] (6.07ns)   --->   "%sum_M_real = fdiv float %tmp_3_i_i, %tmp_6_i_i" [src/music.cpp:62]   --->   Operation 810 'fdiv' 'sum_M_real' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 811 [11/16] (6.07ns)   --->   "%sum_M_imag = fdiv float %tmp_9_i_i, %tmp_6_i_i" [src/music.cpp:62]   --->   Operation 811 'fdiv' 'sum_M_imag' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 32> <Delay = 6.07>
ST_127 : Operation 812 [10/16] (6.07ns)   --->   "%sum_M_real = fdiv float %tmp_3_i_i, %tmp_6_i_i" [src/music.cpp:62]   --->   Operation 812 'fdiv' 'sum_M_real' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 813 [10/16] (6.07ns)   --->   "%sum_M_imag = fdiv float %tmp_9_i_i, %tmp_6_i_i" [src/music.cpp:62]   --->   Operation 813 'fdiv' 'sum_M_imag' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 33> <Delay = 6.07>
ST_128 : Operation 814 [9/16] (6.07ns)   --->   "%sum_M_real = fdiv float %tmp_3_i_i, %tmp_6_i_i" [src/music.cpp:62]   --->   Operation 814 'fdiv' 'sum_M_real' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 815 [9/16] (6.07ns)   --->   "%sum_M_imag = fdiv float %tmp_9_i_i, %tmp_6_i_i" [src/music.cpp:62]   --->   Operation 815 'fdiv' 'sum_M_imag' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 34> <Delay = 6.07>
ST_129 : Operation 816 [8/16] (6.07ns)   --->   "%sum_M_real = fdiv float %tmp_3_i_i, %tmp_6_i_i" [src/music.cpp:62]   --->   Operation 816 'fdiv' 'sum_M_real' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 817 [8/16] (6.07ns)   --->   "%sum_M_imag = fdiv float %tmp_9_i_i, %tmp_6_i_i" [src/music.cpp:62]   --->   Operation 817 'fdiv' 'sum_M_imag' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 35> <Delay = 6.07>
ST_130 : Operation 818 [7/16] (6.07ns)   --->   "%sum_M_real = fdiv float %tmp_3_i_i, %tmp_6_i_i" [src/music.cpp:62]   --->   Operation 818 'fdiv' 'sum_M_real' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 819 [7/16] (6.07ns)   --->   "%sum_M_imag = fdiv float %tmp_9_i_i, %tmp_6_i_i" [src/music.cpp:62]   --->   Operation 819 'fdiv' 'sum_M_imag' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 36> <Delay = 6.07>
ST_131 : Operation 820 [6/16] (6.07ns)   --->   "%sum_M_real = fdiv float %tmp_3_i_i, %tmp_6_i_i" [src/music.cpp:62]   --->   Operation 820 'fdiv' 'sum_M_real' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 821 [6/16] (6.07ns)   --->   "%sum_M_imag = fdiv float %tmp_9_i_i, %tmp_6_i_i" [src/music.cpp:62]   --->   Operation 821 'fdiv' 'sum_M_imag' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 37> <Delay = 6.07>
ST_132 : Operation 822 [5/16] (6.07ns)   --->   "%sum_M_real = fdiv float %tmp_3_i_i, %tmp_6_i_i" [src/music.cpp:62]   --->   Operation 822 'fdiv' 'sum_M_real' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 823 [5/16] (6.07ns)   --->   "%sum_M_imag = fdiv float %tmp_9_i_i, %tmp_6_i_i" [src/music.cpp:62]   --->   Operation 823 'fdiv' 'sum_M_imag' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 38> <Delay = 6.07>
ST_133 : Operation 824 [4/16] (6.07ns)   --->   "%sum_M_real = fdiv float %tmp_3_i_i, %tmp_6_i_i" [src/music.cpp:62]   --->   Operation 824 'fdiv' 'sum_M_real' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 825 [4/16] (6.07ns)   --->   "%sum_M_imag = fdiv float %tmp_9_i_i, %tmp_6_i_i" [src/music.cpp:62]   --->   Operation 825 'fdiv' 'sum_M_imag' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 39> <Delay = 6.07>
ST_134 : Operation 826 [3/16] (6.07ns)   --->   "%sum_M_real = fdiv float %tmp_3_i_i, %tmp_6_i_i" [src/music.cpp:62]   --->   Operation 826 'fdiv' 'sum_M_real' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 827 [3/16] (6.07ns)   --->   "%sum_M_imag = fdiv float %tmp_9_i_i, %tmp_6_i_i" [src/music.cpp:62]   --->   Operation 827 'fdiv' 'sum_M_imag' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 40> <Delay = 6.07>
ST_135 : Operation 828 [2/16] (6.07ns)   --->   "%sum_M_real = fdiv float %tmp_3_i_i, %tmp_6_i_i" [src/music.cpp:62]   --->   Operation 828 'fdiv' 'sum_M_real' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 829 [2/16] (6.07ns)   --->   "%sum_M_imag = fdiv float %tmp_9_i_i, %tmp_6_i_i" [src/music.cpp:62]   --->   Operation 829 'fdiv' 'sum_M_imag' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 41> <Delay = 8.39>
ST_136 : Operation 830 [1/16] (6.07ns)   --->   "%sum_M_real = fdiv float %tmp_3_i_i, %tmp_6_i_i" [src/music.cpp:62]   --->   Operation 830 'fdiv' 'sum_M_real' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 831 [1/16] (6.07ns)   --->   "%sum_M_imag = fdiv float %tmp_9_i_i, %tmp_6_i_i" [src/music.cpp:62]   --->   Operation 831 'fdiv' 'sum_M_imag' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 832 [1/1] (2.32ns)   --->   "store float %sum_M_real, float* %U_M_real_addr_2, align 4" [src/music.cpp:64]   --->   Operation 832 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_136 : Operation 833 [1/1] (2.32ns)   --->   "store float %sum_M_imag, float* %U_M_imag_addr_2, align 4" [src/music.cpp:64]   --->   Operation 833 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 137 <SV = 42> <Delay = 5.70>
ST_137 : Operation 834 [4/4] (5.70ns)   --->   "%tmp = fmul float %sum_M_real, %sum_M_real" [src/music.cpp:63]   --->   Operation 834 'fmul' 'tmp' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 835 [4/4] (5.70ns)   --->   "%tmp_s = fmul float %sum_M_imag, %sum_M_imag" [src/music.cpp:63]   --->   Operation 835 'fmul' 'tmp_s' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 43> <Delay = 5.70>
ST_138 : Operation 836 [3/4] (5.70ns)   --->   "%tmp = fmul float %sum_M_real, %sum_M_real" [src/music.cpp:63]   --->   Operation 836 'fmul' 'tmp' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 837 [3/4] (5.70ns)   --->   "%tmp_s = fmul float %sum_M_imag, %sum_M_imag" [src/music.cpp:63]   --->   Operation 837 'fmul' 'tmp_s' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 44> <Delay = 5.70>
ST_139 : Operation 838 [2/4] (5.70ns)   --->   "%tmp = fmul float %sum_M_real, %sum_M_real" [src/music.cpp:63]   --->   Operation 838 'fmul' 'tmp' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 839 [2/4] (5.70ns)   --->   "%tmp_s = fmul float %sum_M_imag, %sum_M_imag" [src/music.cpp:63]   --->   Operation 839 'fmul' 'tmp_s' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 45> <Delay = 5.70>
ST_140 : Operation 840 [1/4] (5.70ns)   --->   "%tmp = fmul float %sum_M_real, %sum_M_real" [src/music.cpp:63]   --->   Operation 840 'fmul' 'tmp' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 841 [1/4] (5.70ns)   --->   "%tmp_s = fmul float %sum_M_imag, %sum_M_imag" [src/music.cpp:63]   --->   Operation 841 'fmul' 'tmp_s' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 46> <Delay = 8.42>
ST_141 : Operation 842 [5/5] (8.42ns)   --->   "%tmp_27 = fadd float %tmp, %tmp_s" [src/music.cpp:63]   --->   Operation 842 'fadd' 'tmp_27' <Predicate = true> <Delay = 8.42> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 47> <Delay = 7.25>
ST_142 : Operation 843 [4/5] (7.25ns)   --->   "%tmp_27 = fadd float %tmp, %tmp_s" [src/music.cpp:63]   --->   Operation 843 'fadd' 'tmp_27' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 48> <Delay = 7.25>
ST_143 : Operation 844 [3/5] (7.25ns)   --->   "%tmp_27 = fadd float %tmp, %tmp_s" [src/music.cpp:63]   --->   Operation 844 'fadd' 'tmp_27' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 49> <Delay = 7.25>
ST_144 : Operation 845 [2/5] (7.25ns)   --->   "%tmp_27 = fadd float %tmp, %tmp_s" [src/music.cpp:63]   --->   Operation 845 'fadd' 'tmp_27' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 50> <Delay = 7.25>
ST_145 : Operation 846 [1/5] (7.25ns)   --->   "%tmp_27 = fadd float %tmp, %tmp_s" [src/music.cpp:63]   --->   Operation 846 'fadd' 'tmp_27' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 51> <Delay = 8.42>
ST_146 : Operation 847 [5/5] (8.42ns)   --->   "%midsum_1 = fadd float %p_x_assign, %tmp_27" [src/music.cpp:63]   --->   Operation 847 'fadd' 'midsum_1' <Predicate = true> <Delay = 8.42> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 52> <Delay = 7.25>
ST_147 : Operation 848 [4/5] (7.25ns)   --->   "%midsum_1 = fadd float %p_x_assign, %tmp_27" [src/music.cpp:63]   --->   Operation 848 'fadd' 'midsum_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 53> <Delay = 7.25>
ST_148 : Operation 849 [3/5] (7.25ns)   --->   "%midsum_1 = fadd float %p_x_assign, %tmp_27" [src/music.cpp:63]   --->   Operation 849 'fadd' 'midsum_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 54> <Delay = 7.25>
ST_149 : Operation 850 [2/5] (7.25ns)   --->   "%midsum_1 = fadd float %p_x_assign, %tmp_27" [src/music.cpp:63]   --->   Operation 850 'fadd' 'midsum_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 55> <Delay = 7.25>
ST_150 : Operation 851 [1/5] (7.25ns)   --->   "%midsum_1 = fadd float %p_x_assign, %tmp_27" [src/music.cpp:63]   --->   Operation 851 'fadd' 'midsum_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 852 [1/1] (0.00ns)   --->   "br label %16" [src/music.cpp:57]   --->   Operation 852 'br' <Predicate = true> <Delay = 0.00>

State 151 <SV = 16> <Delay = 8.12>
ST_151 : Operation 853 [11/12] (8.12ns)   --->   "%midsum = call float @llvm.sqrt.f32(float %p_x_assign) nounwind" [C:/Xilinx/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:434->src/music.cpp:66]   --->   Operation 853 'fsqrt' 'midsum' <Predicate = true> <Delay = 8.12> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 152 <SV = 17> <Delay = 8.12>
ST_152 : Operation 854 [10/12] (8.12ns)   --->   "%midsum = call float @llvm.sqrt.f32(float %p_x_assign) nounwind" [C:/Xilinx/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:434->src/music.cpp:66]   --->   Operation 854 'fsqrt' 'midsum' <Predicate = true> <Delay = 8.12> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 153 <SV = 18> <Delay = 8.12>
ST_153 : Operation 855 [9/12] (8.12ns)   --->   "%midsum = call float @llvm.sqrt.f32(float %p_x_assign) nounwind" [C:/Xilinx/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:434->src/music.cpp:66]   --->   Operation 855 'fsqrt' 'midsum' <Predicate = true> <Delay = 8.12> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 154 <SV = 19> <Delay = 8.12>
ST_154 : Operation 856 [8/12] (8.12ns)   --->   "%midsum = call float @llvm.sqrt.f32(float %p_x_assign) nounwind" [C:/Xilinx/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:434->src/music.cpp:66]   --->   Operation 856 'fsqrt' 'midsum' <Predicate = true> <Delay = 8.12> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 155 <SV = 20> <Delay = 8.12>
ST_155 : Operation 857 [7/12] (8.12ns)   --->   "%midsum = call float @llvm.sqrt.f32(float %p_x_assign) nounwind" [C:/Xilinx/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:434->src/music.cpp:66]   --->   Operation 857 'fsqrt' 'midsum' <Predicate = true> <Delay = 8.12> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 156 <SV = 21> <Delay = 8.12>
ST_156 : Operation 858 [6/12] (8.12ns)   --->   "%midsum = call float @llvm.sqrt.f32(float %p_x_assign) nounwind" [C:/Xilinx/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:434->src/music.cpp:66]   --->   Operation 858 'fsqrt' 'midsum' <Predicate = true> <Delay = 8.12> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 157 <SV = 22> <Delay = 8.12>
ST_157 : Operation 859 [5/12] (8.12ns)   --->   "%midsum = call float @llvm.sqrt.f32(float %p_x_assign) nounwind" [C:/Xilinx/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:434->src/music.cpp:66]   --->   Operation 859 'fsqrt' 'midsum' <Predicate = true> <Delay = 8.12> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 158 <SV = 23> <Delay = 8.12>
ST_158 : Operation 860 [4/12] (8.12ns)   --->   "%midsum = call float @llvm.sqrt.f32(float %p_x_assign) nounwind" [C:/Xilinx/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:434->src/music.cpp:66]   --->   Operation 860 'fsqrt' 'midsum' <Predicate = true> <Delay = 8.12> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 159 <SV = 24> <Delay = 8.12>
ST_159 : Operation 861 [3/12] (8.12ns)   --->   "%midsum = call float @llvm.sqrt.f32(float %p_x_assign) nounwind" [C:/Xilinx/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:434->src/music.cpp:66]   --->   Operation 861 'fsqrt' 'midsum' <Predicate = true> <Delay = 8.12> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 160 <SV = 25> <Delay = 8.12>
ST_160 : Operation 862 [2/12] (8.12ns)   --->   "%midsum = call float @llvm.sqrt.f32(float %p_x_assign) nounwind" [C:/Xilinx/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:434->src/music.cpp:66]   --->   Operation 862 'fsqrt' 'midsum' <Predicate = true> <Delay = 8.12> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 161 <SV = 26> <Delay = 8.12>
ST_161 : Operation 863 [1/12] (8.12ns)   --->   "%midsum = call float @llvm.sqrt.f32(float %p_x_assign) nounwind" [C:/Xilinx/Vivado/2019.1/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\cmath:434->src/music.cpp:66]   --->   Operation 863 'fsqrt' 'midsum' <Predicate = true> <Delay = 8.12> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 11> <II = 1> <Delay = 8.12> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 162 <SV = 27> <Delay = 5.70>
ST_162 : Operation 864 [4/4] (5.70ns)   --->   "%tmp_3_i1 = fmul float %midsum, %midsum" [src/music.cpp:68]   --->   Operation 864 'fmul' 'tmp_3_i1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 163 <SV = 28> <Delay = 5.70>
ST_163 : Operation 865 [3/4] (5.70ns)   --->   "%tmp_3_i1 = fmul float %midsum, %midsum" [src/music.cpp:68]   --->   Operation 865 'fmul' 'tmp_3_i1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 164 <SV = 29> <Delay = 5.70>
ST_164 : Operation 866 [2/4] (5.70ns)   --->   "%tmp_3_i1 = fmul float %midsum, %midsum" [src/music.cpp:68]   --->   Operation 866 'fmul' 'tmp_3_i1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 165 <SV = 30> <Delay = 5.70>
ST_165 : Operation 867 [1/4] (5.70ns)   --->   "%tmp_3_i1 = fmul float %midsum, %midsum" [src/music.cpp:68]   --->   Operation 867 'fmul' 'tmp_3_i1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 166 <SV = 31> <Delay = 8.42>
ST_166 : Operation 868 [5/5] (8.42ns)   --->   "%tmp_4_i1 = fadd float %tmp_3_i1, 0.000000e+00" [src/music.cpp:68]   --->   Operation 868 'fadd' 'tmp_4_i1' <Predicate = true> <Delay = 8.42> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 167 <SV = 32> <Delay = 7.25>
ST_167 : Operation 869 [4/5] (7.25ns)   --->   "%tmp_4_i1 = fadd float %tmp_3_i1, 0.000000e+00" [src/music.cpp:68]   --->   Operation 869 'fadd' 'tmp_4_i1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 168 <SV = 33> <Delay = 7.25>
ST_168 : Operation 870 [3/5] (7.25ns)   --->   "%tmp_4_i1 = fadd float %tmp_3_i1, 0.000000e+00" [src/music.cpp:68]   --->   Operation 870 'fadd' 'tmp_4_i1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 169 <SV = 34> <Delay = 7.25>
ST_169 : Operation 871 [2/5] (7.25ns)   --->   "%tmp_4_i1 = fadd float %tmp_3_i1, 0.000000e+00" [src/music.cpp:68]   --->   Operation 871 'fadd' 'tmp_4_i1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 170 <SV = 35> <Delay = 7.25>
ST_170 : Operation 872 [1/5] (7.25ns)   --->   "%tmp_4_i1 = fadd float %tmp_3_i1, 0.000000e+00" [src/music.cpp:68]   --->   Operation 872 'fadd' 'tmp_4_i1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 873 [1/1] (1.76ns)   --->   "br label %22" [src/music.cpp:67]   --->   Operation 873 'br' <Predicate = true> <Delay = 1.76>

State 171 <SV = 36> <Delay = 4.10>
ST_171 : Operation 874 [1/1] (0.00ns)   --->   "%i24_0 = phi i3 [ 0, %21 ], [ %i_14, %23 ]"   --->   Operation 874 'phi' 'i24_0' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 875 [1/1] (1.13ns)   --->   "%icmp_ln67 = icmp eq i3 %i24_0, -4" [src/music.cpp:67]   --->   Operation 875 'icmp' 'icmp_ln67' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 876 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 876 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 877 [1/1] (1.65ns)   --->   "%i_14 = add i3 %i24_0, 1" [src/music.cpp:67]   --->   Operation 877 'add' 'i_14' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 878 [1/1] (0.00ns)   --->   "br i1 %icmp_ln67, label %.preheader7.loopexit, label %23" [src/music.cpp:67]   --->   Operation 878 'br' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 879 [1/1] (0.00ns)   --->   "%tmp_62 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %i24_0, i2 0)" [src/music.cpp:68]   --->   Operation 879 'bitconcatenate' 'tmp_62' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_171 : Operation 880 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i5 %tmp_62 to i6" [src/music.cpp:68]   --->   Operation 880 'zext' 'zext_ln68' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_171 : Operation 881 [1/1] (1.78ns)   --->   "%add_ln68 = add i6 %zext_ln1067, %zext_ln68" [src/music.cpp:68]   --->   Operation 881 'add' 'add_ln68' <Predicate = (!icmp_ln67)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 882 [1/1] (0.00ns)   --->   "%zext_ln68_1 = zext i6 %add_ln68 to i64" [src/music.cpp:68]   --->   Operation 882 'zext' 'zext_ln68_1' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_171 : Operation 883 [1/1] (0.00ns)   --->   "%U_M_real_addr_4 = getelementptr [16 x float]* %U_M_real, i64 0, i64 %zext_ln68_1" [src/music.cpp:68]   --->   Operation 883 'getelementptr' 'U_M_real_addr_4' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_171 : Operation 884 [1/1] (0.00ns)   --->   "%U_M_imag_addr_4 = getelementptr [16 x float]* %U_M_imag, i64 0, i64 %zext_ln68_1" [src/music.cpp:68]   --->   Operation 884 'getelementptr' 'U_M_imag_addr_4' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_171 : Operation 885 [2/2] (2.32ns)   --->   "%U_M_real_load = load float* %U_M_real_addr_4, align 4" [src/music.cpp:68]   --->   Operation 885 'load' 'U_M_real_load' <Predicate = (!icmp_ln67)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_171 : Operation 886 [2/2] (2.32ns)   --->   "%U_M_imag_load = load float* %U_M_imag_addr_4, align 4" [src/music.cpp:68]   --->   Operation 886 'load' 'U_M_imag_load' <Predicate = (!icmp_ln67)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_171 : Operation 887 [1/1] (0.00ns)   --->   "br label %.preheader7"   --->   Operation 887 'br' <Predicate = (icmp_ln67)> <Delay = 0.00>

State 172 <SV = 37> <Delay = 9.19>
ST_172 : Operation 888 [1/2] (2.32ns)   --->   "%U_M_real_load = load float* %U_M_real_addr_4, align 4" [src/music.cpp:68]   --->   Operation 888 'load' 'U_M_real_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_172 : Operation 889 [1/2] (2.32ns)   --->   "%U_M_imag_load = load float* %U_M_imag_addr_4, align 4" [src/music.cpp:68]   --->   Operation 889 'load' 'U_M_imag_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_172 : Operation 890 [4/4] (5.70ns)   --->   "%tmp_i2 = fmul float %U_M_real_load, %midsum" [src/music.cpp:68]   --->   Operation 890 'fmul' 'tmp_i2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 891 [4/4] (5.70ns)   --->   "%tmp_i_113 = fmul float %U_M_imag_load, 0.000000e+00" [src/music.cpp:68]   --->   Operation 891 'fmul' 'tmp_i_113' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 892 [4/4] (6.87ns)   --->   "%tmp_5_i1 = fmul float %U_M_imag_load, %midsum" [src/music.cpp:68]   --->   Operation 892 'fmul' 'tmp_5_i1' <Predicate = true> <Delay = 6.87> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 893 [4/4] (6.87ns)   --->   "%tmp_6_i1 = fmul float %U_M_real_load, 0.000000e+00" [src/music.cpp:68]   --->   Operation 893 'fmul' 'tmp_6_i1' <Predicate = true> <Delay = 6.87> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 173 <SV = 38> <Delay = 5.70>
ST_173 : Operation 894 [3/4] (5.70ns)   --->   "%tmp_i2 = fmul float %U_M_real_load, %midsum" [src/music.cpp:68]   --->   Operation 894 'fmul' 'tmp_i2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 895 [3/4] (5.70ns)   --->   "%tmp_i_113 = fmul float %U_M_imag_load, 0.000000e+00" [src/music.cpp:68]   --->   Operation 895 'fmul' 'tmp_i_113' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 896 [3/4] (5.70ns)   --->   "%tmp_5_i1 = fmul float %U_M_imag_load, %midsum" [src/music.cpp:68]   --->   Operation 896 'fmul' 'tmp_5_i1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 897 [3/4] (5.70ns)   --->   "%tmp_6_i1 = fmul float %U_M_real_load, 0.000000e+00" [src/music.cpp:68]   --->   Operation 897 'fmul' 'tmp_6_i1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 174 <SV = 39> <Delay = 5.70>
ST_174 : Operation 898 [2/4] (5.70ns)   --->   "%tmp_i2 = fmul float %U_M_real_load, %midsum" [src/music.cpp:68]   --->   Operation 898 'fmul' 'tmp_i2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 899 [2/4] (5.70ns)   --->   "%tmp_i_113 = fmul float %U_M_imag_load, 0.000000e+00" [src/music.cpp:68]   --->   Operation 899 'fmul' 'tmp_i_113' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 900 [2/4] (5.70ns)   --->   "%tmp_5_i1 = fmul float %U_M_imag_load, %midsum" [src/music.cpp:68]   --->   Operation 900 'fmul' 'tmp_5_i1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 901 [2/4] (5.70ns)   --->   "%tmp_6_i1 = fmul float %U_M_real_load, 0.000000e+00" [src/music.cpp:68]   --->   Operation 901 'fmul' 'tmp_6_i1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 175 <SV = 40> <Delay = 5.70>
ST_175 : Operation 902 [1/4] (5.70ns)   --->   "%tmp_i2 = fmul float %U_M_real_load, %midsum" [src/music.cpp:68]   --->   Operation 902 'fmul' 'tmp_i2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_175 : Operation 903 [1/4] (5.70ns)   --->   "%tmp_i_113 = fmul float %U_M_imag_load, 0.000000e+00" [src/music.cpp:68]   --->   Operation 903 'fmul' 'tmp_i_113' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_175 : Operation 904 [1/4] (5.70ns)   --->   "%tmp_5_i1 = fmul float %U_M_imag_load, %midsum" [src/music.cpp:68]   --->   Operation 904 'fmul' 'tmp_5_i1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_175 : Operation 905 [1/4] (5.70ns)   --->   "%tmp_6_i1 = fmul float %U_M_real_load, 0.000000e+00" [src/music.cpp:68]   --->   Operation 905 'fmul' 'tmp_6_i1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 176 <SV = 41> <Delay = 8.42>
ST_176 : Operation 906 [5/5] (8.42ns)   --->   "%tmp_2_i1 = fadd float %tmp_i2, %tmp_i_113" [src/music.cpp:68]   --->   Operation 906 'fadd' 'tmp_2_i1' <Predicate = true> <Delay = 8.42> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 907 [5/5] (7.25ns)   --->   "%tmp_7_i1 = fsub float %tmp_5_i1, %tmp_6_i1" [src/music.cpp:68]   --->   Operation 907 'fsub' 'tmp_7_i1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 177 <SV = 42> <Delay = 7.25>
ST_177 : Operation 908 [4/5] (7.25ns)   --->   "%tmp_2_i1 = fadd float %tmp_i2, %tmp_i_113" [src/music.cpp:68]   --->   Operation 908 'fadd' 'tmp_2_i1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 909 [4/5] (7.25ns)   --->   "%tmp_7_i1 = fsub float %tmp_5_i1, %tmp_6_i1" [src/music.cpp:68]   --->   Operation 909 'fsub' 'tmp_7_i1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 178 <SV = 43> <Delay = 7.25>
ST_178 : Operation 910 [3/5] (7.25ns)   --->   "%tmp_2_i1 = fadd float %tmp_i2, %tmp_i_113" [src/music.cpp:68]   --->   Operation 910 'fadd' 'tmp_2_i1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 911 [3/5] (7.25ns)   --->   "%tmp_7_i1 = fsub float %tmp_5_i1, %tmp_6_i1" [src/music.cpp:68]   --->   Operation 911 'fsub' 'tmp_7_i1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 179 <SV = 44> <Delay = 7.25>
ST_179 : Operation 912 [2/5] (7.25ns)   --->   "%tmp_2_i1 = fadd float %tmp_i2, %tmp_i_113" [src/music.cpp:68]   --->   Operation 912 'fadd' 'tmp_2_i1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 913 [2/5] (7.25ns)   --->   "%tmp_7_i1 = fsub float %tmp_5_i1, %tmp_6_i1" [src/music.cpp:68]   --->   Operation 913 'fsub' 'tmp_7_i1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 180 <SV = 45> <Delay = 7.25>
ST_180 : Operation 914 [1/5] (7.25ns)   --->   "%tmp_2_i1 = fadd float %tmp_i2, %tmp_i_113" [src/music.cpp:68]   --->   Operation 914 'fadd' 'tmp_2_i1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 915 [1/5] (7.25ns)   --->   "%tmp_7_i1 = fsub float %tmp_5_i1, %tmp_6_i1" [src/music.cpp:68]   --->   Operation 915 'fsub' 'tmp_7_i1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 181 <SV = 46> <Delay = 6.07>
ST_181 : Operation 916 [16/16] (6.07ns)   --->   "%complex_M_real_writ_2 = fdiv float %tmp_2_i1, %tmp_4_i1" [src/music.cpp:68]   --->   Operation 916 'fdiv' 'complex_M_real_writ_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 917 [16/16] (6.07ns)   --->   "%complex_M_imag_writ_3 = fdiv float %tmp_7_i1, %tmp_4_i1" [src/music.cpp:68]   --->   Operation 917 'fdiv' 'complex_M_imag_writ_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 182 <SV = 47> <Delay = 6.07>
ST_182 : Operation 918 [15/16] (6.07ns)   --->   "%complex_M_real_writ_2 = fdiv float %tmp_2_i1, %tmp_4_i1" [src/music.cpp:68]   --->   Operation 918 'fdiv' 'complex_M_real_writ_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 919 [15/16] (6.07ns)   --->   "%complex_M_imag_writ_3 = fdiv float %tmp_7_i1, %tmp_4_i1" [src/music.cpp:68]   --->   Operation 919 'fdiv' 'complex_M_imag_writ_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 183 <SV = 48> <Delay = 6.07>
ST_183 : Operation 920 [14/16] (6.07ns)   --->   "%complex_M_real_writ_2 = fdiv float %tmp_2_i1, %tmp_4_i1" [src/music.cpp:68]   --->   Operation 920 'fdiv' 'complex_M_real_writ_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_183 : Operation 921 [14/16] (6.07ns)   --->   "%complex_M_imag_writ_3 = fdiv float %tmp_7_i1, %tmp_4_i1" [src/music.cpp:68]   --->   Operation 921 'fdiv' 'complex_M_imag_writ_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 184 <SV = 49> <Delay = 6.07>
ST_184 : Operation 922 [13/16] (6.07ns)   --->   "%complex_M_real_writ_2 = fdiv float %tmp_2_i1, %tmp_4_i1" [src/music.cpp:68]   --->   Operation 922 'fdiv' 'complex_M_real_writ_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 923 [13/16] (6.07ns)   --->   "%complex_M_imag_writ_3 = fdiv float %tmp_7_i1, %tmp_4_i1" [src/music.cpp:68]   --->   Operation 923 'fdiv' 'complex_M_imag_writ_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 185 <SV = 50> <Delay = 6.07>
ST_185 : Operation 924 [12/16] (6.07ns)   --->   "%complex_M_real_writ_2 = fdiv float %tmp_2_i1, %tmp_4_i1" [src/music.cpp:68]   --->   Operation 924 'fdiv' 'complex_M_real_writ_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 925 [12/16] (6.07ns)   --->   "%complex_M_imag_writ_3 = fdiv float %tmp_7_i1, %tmp_4_i1" [src/music.cpp:68]   --->   Operation 925 'fdiv' 'complex_M_imag_writ_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 186 <SV = 51> <Delay = 6.07>
ST_186 : Operation 926 [11/16] (6.07ns)   --->   "%complex_M_real_writ_2 = fdiv float %tmp_2_i1, %tmp_4_i1" [src/music.cpp:68]   --->   Operation 926 'fdiv' 'complex_M_real_writ_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 927 [11/16] (6.07ns)   --->   "%complex_M_imag_writ_3 = fdiv float %tmp_7_i1, %tmp_4_i1" [src/music.cpp:68]   --->   Operation 927 'fdiv' 'complex_M_imag_writ_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 187 <SV = 52> <Delay = 6.07>
ST_187 : Operation 928 [10/16] (6.07ns)   --->   "%complex_M_real_writ_2 = fdiv float %tmp_2_i1, %tmp_4_i1" [src/music.cpp:68]   --->   Operation 928 'fdiv' 'complex_M_real_writ_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 929 [10/16] (6.07ns)   --->   "%complex_M_imag_writ_3 = fdiv float %tmp_7_i1, %tmp_4_i1" [src/music.cpp:68]   --->   Operation 929 'fdiv' 'complex_M_imag_writ_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 188 <SV = 53> <Delay = 6.07>
ST_188 : Operation 930 [9/16] (6.07ns)   --->   "%complex_M_real_writ_2 = fdiv float %tmp_2_i1, %tmp_4_i1" [src/music.cpp:68]   --->   Operation 930 'fdiv' 'complex_M_real_writ_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 931 [9/16] (6.07ns)   --->   "%complex_M_imag_writ_3 = fdiv float %tmp_7_i1, %tmp_4_i1" [src/music.cpp:68]   --->   Operation 931 'fdiv' 'complex_M_imag_writ_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 189 <SV = 54> <Delay = 6.07>
ST_189 : Operation 932 [8/16] (6.07ns)   --->   "%complex_M_real_writ_2 = fdiv float %tmp_2_i1, %tmp_4_i1" [src/music.cpp:68]   --->   Operation 932 'fdiv' 'complex_M_real_writ_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 933 [8/16] (6.07ns)   --->   "%complex_M_imag_writ_3 = fdiv float %tmp_7_i1, %tmp_4_i1" [src/music.cpp:68]   --->   Operation 933 'fdiv' 'complex_M_imag_writ_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 190 <SV = 55> <Delay = 6.07>
ST_190 : Operation 934 [7/16] (6.07ns)   --->   "%complex_M_real_writ_2 = fdiv float %tmp_2_i1, %tmp_4_i1" [src/music.cpp:68]   --->   Operation 934 'fdiv' 'complex_M_real_writ_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 935 [7/16] (6.07ns)   --->   "%complex_M_imag_writ_3 = fdiv float %tmp_7_i1, %tmp_4_i1" [src/music.cpp:68]   --->   Operation 935 'fdiv' 'complex_M_imag_writ_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 191 <SV = 56> <Delay = 6.07>
ST_191 : Operation 936 [6/16] (6.07ns)   --->   "%complex_M_real_writ_2 = fdiv float %tmp_2_i1, %tmp_4_i1" [src/music.cpp:68]   --->   Operation 936 'fdiv' 'complex_M_real_writ_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 937 [6/16] (6.07ns)   --->   "%complex_M_imag_writ_3 = fdiv float %tmp_7_i1, %tmp_4_i1" [src/music.cpp:68]   --->   Operation 937 'fdiv' 'complex_M_imag_writ_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 192 <SV = 57> <Delay = 6.07>
ST_192 : Operation 938 [5/16] (6.07ns)   --->   "%complex_M_real_writ_2 = fdiv float %tmp_2_i1, %tmp_4_i1" [src/music.cpp:68]   --->   Operation 938 'fdiv' 'complex_M_real_writ_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 939 [5/16] (6.07ns)   --->   "%complex_M_imag_writ_3 = fdiv float %tmp_7_i1, %tmp_4_i1" [src/music.cpp:68]   --->   Operation 939 'fdiv' 'complex_M_imag_writ_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 193 <SV = 58> <Delay = 6.07>
ST_193 : Operation 940 [4/16] (6.07ns)   --->   "%complex_M_real_writ_2 = fdiv float %tmp_2_i1, %tmp_4_i1" [src/music.cpp:68]   --->   Operation 940 'fdiv' 'complex_M_real_writ_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 941 [4/16] (6.07ns)   --->   "%complex_M_imag_writ_3 = fdiv float %tmp_7_i1, %tmp_4_i1" [src/music.cpp:68]   --->   Operation 941 'fdiv' 'complex_M_imag_writ_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 194 <SV = 59> <Delay = 6.07>
ST_194 : Operation 942 [3/16] (6.07ns)   --->   "%complex_M_real_writ_2 = fdiv float %tmp_2_i1, %tmp_4_i1" [src/music.cpp:68]   --->   Operation 942 'fdiv' 'complex_M_real_writ_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 943 [3/16] (6.07ns)   --->   "%complex_M_imag_writ_3 = fdiv float %tmp_7_i1, %tmp_4_i1" [src/music.cpp:68]   --->   Operation 943 'fdiv' 'complex_M_imag_writ_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 195 <SV = 60> <Delay = 6.07>
ST_195 : Operation 944 [2/16] (6.07ns)   --->   "%complex_M_real_writ_2 = fdiv float %tmp_2_i1, %tmp_4_i1" [src/music.cpp:68]   --->   Operation 944 'fdiv' 'complex_M_real_writ_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 945 [2/16] (6.07ns)   --->   "%complex_M_imag_writ_3 = fdiv float %tmp_7_i1, %tmp_4_i1" [src/music.cpp:68]   --->   Operation 945 'fdiv' 'complex_M_imag_writ_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 196 <SV = 61> <Delay = 8.39>
ST_196 : Operation 946 [1/16] (6.07ns)   --->   "%complex_M_real_writ_2 = fdiv float %tmp_2_i1, %tmp_4_i1" [src/music.cpp:68]   --->   Operation 946 'fdiv' 'complex_M_real_writ_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 947 [1/16] (6.07ns)   --->   "%complex_M_imag_writ_3 = fdiv float %tmp_7_i1, %tmp_4_i1" [src/music.cpp:68]   --->   Operation 947 'fdiv' 'complex_M_imag_writ_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 948 [1/1] (2.32ns)   --->   "store float %complex_M_real_writ_2, float* %U_M_real_addr_4, align 4" [src/music.cpp:68]   --->   Operation 948 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_196 : Operation 949 [1/1] (2.32ns)   --->   "store float %complex_M_imag_writ_3, float* %U_M_imag_addr_4, align 4" [src/music.cpp:68]   --->   Operation 949 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_196 : Operation 950 [1/1] (0.00ns)   --->   "br label %22" [src/music.cpp:67]   --->   Operation 950 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ Rx_M_real]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Rx_M_imag]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ U_M_real]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ U_M_imag]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ eigval_0_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ eigval_1_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ eigval_2_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ eigval_3_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ CONFIG_BATCH_CNTS]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ CONFIG_SEQUENCE_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ CONFIG_SEQUENCE_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ CONFIG_SEQUENCE_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
eigval_3_read_2       (read             ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
eigval_2_read_2       (read             ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
eigval_1_read_2       (read             ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
eigval_0_read_2       (read             ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
Q_temp_M_real         (alloca           ) [ 00111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Q_temp_M_imag         (alloca           ) [ 00111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
R_temp_M_real         (alloca           ) [ 00111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
R_temp_M_imag         (alloca           ) [ 00111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Rx_temp_M_real        (alloca           ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
Rx_temp_M_imag        (alloca           ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
eig_mat_M_real        (alloca           ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
eig_mat_M_imag        (alloca           ) [ 00111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                (br               ) [ 01110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
phi_ln11              (phi              ) [ 00110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln11              (add              ) [ 01110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                (br               ) [ 00110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
phi_ln11_1            (phi              ) [ 00010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln11_1            (add              ) [ 00110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_53                (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1027           (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Q_temp_M_real_addr    (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Q_temp_M_imag_addr    (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln11            (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln11            (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln11             (icmp             ) [ 00110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln11               (br               ) [ 00110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln11_1           (icmp             ) [ 00110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln11               (br               ) [ 01110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln12               (br               ) [ 00111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
phi_ln12              (phi              ) [ 00001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln12              (add              ) [ 00011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                (br               ) [ 00001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
phi_ln12_1            (phi              ) [ 00000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln12_1            (add              ) [ 00001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_45                (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1027_9         (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
R_temp_M_real_addr    (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
R_temp_M_imag_addr    (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln12            (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln12            (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln12             (icmp             ) [ 00001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln12               (br               ) [ 00001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln12_1           (icmp             ) [ 00001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln12               (br               ) [ 00011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln13               (br               ) [ 00001111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
phi_ln13              (phi              ) [ 00000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln13              (add              ) [ 00000111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                (br               ) [ 00000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
phi_ln13_1            (phi              ) [ 00000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln13_1            (add              ) [ 00000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_46                (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1027_10        (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Rx_temp_M_real_addr   (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Rx_temp_M_imag_addr   (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln13            (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln13            (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln13             (icmp             ) [ 00000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln13               (br               ) [ 00000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln13_1           (icmp             ) [ 00000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln13               (br               ) [ 00000111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln14               (br               ) [ 00000011110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
phi_ln14              (phi              ) [ 00000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln14              (add              ) [ 00000001110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                (br               ) [ 00000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
phi_ln14_1            (phi              ) [ 00000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln14_1            (add              ) [ 00000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_47                (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1027_11        (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
eig_mat_M_real_addr   (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
eig_mat_M_imag_addr   (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln14            (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln14            (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln14             (icmp             ) [ 00000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln14               (br               ) [ 00000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln14_1           (icmp             ) [ 00000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln14               (br               ) [ 00000001110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln19               (br               ) [ 00000000111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_0                   (phi              ) [ 00000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln19             (icmp             ) [ 00000000001110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i                     (add              ) [ 00000000011110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln19               (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_54                (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln20             (zext             ) [ 00000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln20               (br               ) [ 00000000001110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln25               (br               ) [ 00000000001111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
j_0                   (phi              ) [ 00000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln20             (icmp             ) [ 00000000001110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
j                     (add              ) [ 00000000001110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln20               (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln21             (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln21              (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln21_1           (zext             ) [ 00000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Rx_M_real_addr        (getelementptr    ) [ 00000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Rx_M_imag_addr        (getelementptr    ) [ 00000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                (br               ) [ 00000000011110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Rx_temp_M_real_addr_1 (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Rx_temp_M_imag_addr_1 (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
eig_mat_M_real_addr_1 (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
eig_mat_M_imag_addr_1 (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Rx_M_real_load        (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln21            (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Rx_M_imag_load        (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln21            (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln22            (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln22            (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln20               (br               ) [ 00000000001110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i16_0                 (phi              ) [ 00000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln25             (icmp             ) [ 00000000000001111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_10                  (add              ) [ 00000000001001111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln25               (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln38               (br               ) [ 00000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
call_ln717            (call             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln27               (br               ) [ 00000000000001111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i17_0                 (phi              ) [ 00000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln27             (icmp             ) [ 00000000000001111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_11                  (add              ) [ 00000000000001111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln27               (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_56                (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln28             (zext             ) [ 00000000000000001111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln28               (br               ) [ 00000000000001111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                (br               ) [ 00000000001001111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
j18_0                 (phi              ) [ 00000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln28             (icmp             ) [ 00000000000001111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
j_7                   (add              ) [ 00000000000001111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln28               (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln34             (zext             ) [ 00000000000000000111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln34              (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln34_1           (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
eig_mat_M_real_addr_3 (getelementptr    ) [ 00000000000000000111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
eig_mat_M_imag_addr_2 (getelementptr    ) [ 00000000000000000111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln31               (br               ) [ 00000000000001111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                (br               ) [ 00000000000001111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
complex_M_imag_read   (phi              ) [ 00000000000000000111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
complex_M_real_read   (phi              ) [ 00000000000000000111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
k_0                   (phi              ) [ 00000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln31             (icmp             ) [ 00000000000001111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
k                     (add              ) [ 00000000000001111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln31               (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln32             (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_60                (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln32_1           (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln32              (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln32_2           (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Q_temp_M_real_addr_1  (getelementptr    ) [ 00000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Q_temp_M_imag_addr_1  (getelementptr    ) [ 00000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln32_1            (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln32_3           (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
R_temp_M_real_addr_1  (getelementptr    ) [ 00000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
R_temp_M_imag_addr_1  (getelementptr    ) [ 00000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln34            (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln34            (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln28               (br               ) [ 00000000000001111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_r_M_real_13         (load             ) [ 00000000000000000001110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_r_M_imag_12         (load             ) [ 00000000000000000001110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_t_real              (load             ) [ 00000000000000000001110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_t_imag              (load             ) [ 00000000000000000001110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_i_i               (fmul             ) [ 00000000000000000000001111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_i_i_112           (fmul             ) [ 00000000000000000000001111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_1_i_i             (fmul             ) [ 00000000000000000000001111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_i_i             (fmul             ) [ 00000000000000000000001111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
complex_M_real_writ   (fsub             ) [ 00000000000000000000000000011111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
complex_M_imag_writ   (fadd             ) [ 00000000000000000000000000011111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
temp_M_real           (fadd             ) [ 00000000000001111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
temp_M_imag           (fadd             ) [ 00000000000001111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln31               (br               ) [ 00000000000001111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
eigval_0_0            (phi              ) [ 00000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
eigval_1_0            (phi              ) [ 00000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
eigval_2_0            (phi              ) [ 00000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
eigval_3_0            (phi              ) [ 00000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
count_0               (phi              ) [ 00000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln38             (icmp             ) [ 00000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
count                 (add              ) [ 00000000000001000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln38               (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1067           (zext             ) [ 00000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
tmp_55                (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1044           (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln1044            (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1044_1         (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
eig_mat_M_real_addr_2 (getelementptr    ) [ 00000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mrv                   (insertvalue      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mrv_1                 (insertvalue      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mrv_2                 (insertvalue      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mrv_3                 (insertvalue      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln71              (ret              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln1067            (xor              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln1067           (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1067_4         (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_M_real_addr         (getelementptr    ) [ 00000000000000000000000000000000001111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_M_imag_addr         (getelementptr    ) [ 00000000000000000000000000000000001111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
eig_mat_M_real_load   (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln39            (trunc            ) [ 00000000000000000000000000000000001111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln39             (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln39           (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln39_1           (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln39_1         (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln39_2           (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
eigval_3_1            (select           ) [ 00000000000001000000000000000000101111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
eigval_2_1            (select           ) [ 00000000000001000000000000000000101111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
select_ln39_2         (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
eigval_1_1            (select           ) [ 00000000000001000000000000000000101111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
select_ln39_3         (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln39_4         (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
eigval_0_1            (select           ) [ 00000000000001000000000000000000101111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln40               (br               ) [ 00000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
i19_0                 (phi              ) [ 00000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln40             (icmp             ) [ 00000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_12                  (add              ) [ 00000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln40               (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln41             (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_57                (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln41_1           (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln41              (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln41_2           (zext             ) [ 00000000000000000000000000000000000111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Rx_M_real_addr_1      (getelementptr    ) [ 00000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_y_read_assign       (mux              ) [ 00000000000000000000000000000000000111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln43               (br               ) [ 00000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
p_r_M_real            (load             ) [ 00000000000000000000000000000000000011111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Rx_M_imag_addr_1      (getelementptr    ) [ 00000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_r_M_real_12         (fsub             ) [ 00000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Rx_temp_M_real_addr_2 (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Rx_temp_M_imag_addr_2 (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_r_M_imag            (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln41            (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln41            (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln40               (br               ) [ 00000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
j_11                  (phi              ) [ 00000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln43             (zext             ) [ 00000000000000000000000000000000000000000001111111111111111111111111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln43             (icmp             ) [ 00000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_13                  (add              ) [ 00000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln43               (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_59                (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln44_1           (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Rx_temp_M_real_addr_3 (getelementptr    ) [ 00000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Rx_temp_M_imag_addr_3 (getelementptr    ) [ 00000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln56            (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln56            (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln57               (br               ) [ 00000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
mid_M_real            (load             ) [ 00000000000000000000000000000000000000000000111111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mid_M_imag            (load             ) [ 00000000000000000000000000000000000000000000111111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_4_i               (fmul             ) [ 00000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5_i               (fmul             ) [ 00000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_58                (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln44             (zext             ) [ 00000000000000000000000000000000000000000000000000001111111111111111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6_i               (fadd             ) [ 00000000000000000000000000000000000000000000000000001111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln45               (br               ) [ 00000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
j21_0                 (phi              ) [ 00000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln45             (icmp             ) [ 00000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln45               (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln46            (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln46              (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln46             (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Rx_temp_M_real_addr_4 (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Rx_temp_M_imag_addr_4 (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
j_8                   (add              ) [ 00000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln48               (br               ) [ 00000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
Rx_temp_M_real_load   (load             ) [ 00000000000000000000000000000000000000000000000000000011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Rx_temp_M_imag_load   (load             ) [ 00000000000000000000000000000000000000000000000000000011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_i                 (fmul             ) [ 00000000000000000000000000000000000000000000000000000000011111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_i               (fmul             ) [ 00000000000000000000000000000000000000000000000000000000011111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_7_i               (fmul             ) [ 00000000000000000000000000000000000000000000000000000000011111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_8_i               (fmul             ) [ 00000000000000000000000000000000000000000000000000000000011111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3_i               (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000000111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_9_i               (fsub             ) [ 00000000000000000000000000000000000000000000000000000000000000111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
complex_M_real_writ_6 (fdiv             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
complex_M_imag_writ_7 (fdiv             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln46            (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln46            (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln45               (br               ) [ 00000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
j22_0_in              (phi              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
j_10                  (add              ) [ 00000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
icmp_ln48             (icmp             ) [ 00000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln48               (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln49            (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_63                (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln49             (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Rx_temp_M_real_addr_7 (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Rx_temp_M_imag_addr_7 (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                (br               ) [ 00000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
sext_ln49_cast        (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mid_M_real_1          (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mid_M_imag_1          (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln50               (br               ) [ 00000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
q_0                   (phi              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln50             (icmp             ) [ 00000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln50               (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln51            (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln51              (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln51_1            (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln51_1           (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Rx_temp_M_real_addr_9 (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Rx_temp_M_imag_addr_9 (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
q_1                   (add              ) [ 00000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln0                (br               ) [ 00000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
p_t_real_10           (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_t_imag_10           (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_i_i2              (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_i_i7              (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_1_i_i5            (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_i_i8            (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln51             (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Rx_temp_M_real_addr_8 (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Rx_temp_M_imag_addr_8 (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
complex_M_real_writ_4 (fsub             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
complex_M_imag_writ_5 (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Rx_temp_M_real_load_5 (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Rx_temp_M_imag_load_5 (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
complex_M_real_writ_5 (fsub             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
complex_M_imag_writ_6 (fsub             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln51            (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln51            (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln50               (br               ) [ 00000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
p_x_assign            (phi              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000]
m_0                   (phi              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln57             (sext             ) [ 00000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
tmp_48                (bitselect        ) [ 00000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln57               (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln64             (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_61                (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln64             (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln64              (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln64_1           (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_M_real_addr_2       (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000]
U_M_imag_addr_2       (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000]
add_ln62              (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln62             (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Rx_temp_M_real_addr_5 (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Rx_temp_M_imag_addr_5 (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln59               (br               ) [ 00000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
complex_M_imag_read_2 (phi              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
complex_M_real_read_2 (phi              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
j23_0_in              (phi              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
j_9                   (add              ) [ 00000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
icmp_ln59             (icmp             ) [ 00000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln59               (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln60            (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln60_1          (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln60_1_cast      (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln60              (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln60             (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_M_real_addr_3       (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_M_imag_addr_3       (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln60_1            (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln60_1           (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Rx_temp_M_real_addr_6 (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Rx_temp_M_imag_addr_6 (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
m                     (add              ) [ 00000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111110000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
p_r_M_real_15         (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_r_M_imag_14         (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_t_real_9            (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_t_imag_9            (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_i_i1              (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_i_i6              (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_1_i_i4            (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_i_i7            (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
complex_M_real_writ_3 (fsub             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
complex_M_imag_writ_4 (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sum_M_real_1          (fadd             ) [ 00000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
sum_M_imag_1          (fadd             ) [ 00000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln59               (br               ) [ 00000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
bitcast_ln444         (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln444             (xor              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_r_M_real_14         (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln444_3       (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln444_1           (xor              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_r_M_imag_13         (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_t_real_8            (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_t_imag_8            (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_i_i9              (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_i_i6            (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_4_i_i             (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5_i_i             (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_7_i_i             (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_8_i_i             (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3_i_i             (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111000000000000000000000000000000000000000000000000000000000000]
tmp_6_i_i             (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111000000000000000000000000000000000000000000000000000000000000]
tmp_9_i_i             (fsub             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111000000000000000000000000000000000000000000000000000000000000]
sum_M_real            (fdiv             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000]
sum_M_imag            (fdiv             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000]
store_ln64            (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln64            (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp                   (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111000000000000000000000000000000000000000000000000000]
tmp_s                 (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111000000000000000000000000000000000000000000000000000]
tmp_27                (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000]
midsum_1              (fadd             ) [ 00000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln57               (br               ) [ 00000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
midsum                (fsqrt            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111111]
tmp_3_i1              (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000]
tmp_4_i1              (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111]
br_ln67               (br               ) [ 00000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
i24_0                 (phi              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000]
icmp_ln67             (icmp             ) [ 00000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_14                  (add              ) [ 00000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln67               (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_62                (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln68             (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln68              (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln68_1           (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
U_M_real_addr_4       (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111]
U_M_imag_addr_4       (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111]
br_ln0                (br               ) [ 00000000000001000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
U_M_real_load         (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111000000000000000000000]
U_M_imag_load         (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111000000000000000000000]
tmp_i2                (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000]
tmp_i_113             (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000]
tmp_5_i1              (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000]
tmp_6_i1              (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000]
tmp_2_i1              (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111]
tmp_7_i1              (fsub             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111]
complex_M_real_writ_2 (fdiv             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
complex_M_imag_writ_3 (fdiv             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln68            (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln68            (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln67               (br               ) [ 00000000000000000000000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="Rx_M_real">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Rx_M_real"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="Rx_M_imag">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Rx_M_imag"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="U_M_real">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="U_M_real"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="U_M_imag">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="U_M_imag"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="eigval_0_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="eigval_0_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="eigval_1_read">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="eigval_1_read"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="eigval_2_read">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="eigval_2_read"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="eigval_3_read">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="eigval_3_read"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="CONFIG_BATCH_CNTS">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="CONFIG_BATCH_CNTS"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="CONFIG_SEQUENCE_0">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="CONFIG_SEQUENCE_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="CONFIG_SEQUENCE_1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="CONFIG_SEQUENCE_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="CONFIG_SEQUENCE_2">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="CONFIG_SEQUENCE_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="qrf_alt"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4float.i2"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i34.i32.i2"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i3.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.sqrt.f32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1004" name="Q_temp_M_real_alloca_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Q_temp_M_real/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="Q_temp_M_imag_alloca_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Q_temp_M_imag/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="R_temp_M_real_alloca_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="R_temp_M_real/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="R_temp_M_imag_alloca_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="R_temp_M_imag/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="Rx_temp_M_real_alloca_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Rx_temp_M_real/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="Rx_temp_M_imag_alloca_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Rx_temp_M_imag/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="eig_mat_M_real_alloca_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="eig_mat_M_real/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="eig_mat_M_imag_alloca_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="eig_mat_M_imag/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="eigval_3_read_2_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="1" index="2" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="eigval_3_read_2/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="eigval_2_read_2_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="1" index="2" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="eigval_2_read_2/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="eigval_1_read_2_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="1" index="2" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="eigval_1_read_2/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="eigval_0_read_2_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="1" index="2" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="eigval_0_read_2/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="Q_temp_M_real_addr_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="4" slack="0"/>
<pin id="156" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Q_temp_M_real_addr/3 "/>
</bind>
</comp>

<comp id="158" class="1004" name="Q_temp_M_imag_addr_gep_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="4" slack="0"/>
<pin id="162" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Q_temp_M_imag_addr/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_access_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="4" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln11/3 p_t_real/17 "/>
</bind>
</comp>

<comp id="171" class="1004" name="grp_access_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="4" slack="0"/>
<pin id="173" dir="0" index="1" bw="32" slack="0"/>
<pin id="174" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="175" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln11/3 p_t_imag/17 "/>
</bind>
</comp>

<comp id="178" class="1004" name="R_temp_M_real_addr_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="4" slack="0"/>
<pin id="182" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="R_temp_M_real_addr/5 "/>
</bind>
</comp>

<comp id="184" class="1004" name="R_temp_M_imag_addr_gep_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="0" index="2" bw="4" slack="0"/>
<pin id="188" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="R_temp_M_imag_addr/5 "/>
</bind>
</comp>

<comp id="190" class="1004" name="grp_access_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="4" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="0"/>
<pin id="193" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln12/5 p_r_M_real_13/17 "/>
</bind>
</comp>

<comp id="197" class="1004" name="grp_access_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="4" slack="0"/>
<pin id="199" dir="0" index="1" bw="32" slack="0"/>
<pin id="200" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln12/5 p_r_M_imag_12/17 "/>
</bind>
</comp>

<comp id="204" class="1004" name="Rx_temp_M_real_addr_gep_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="4" slack="0"/>
<pin id="208" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Rx_temp_M_real_addr/7 "/>
</bind>
</comp>

<comp id="210" class="1004" name="Rx_temp_M_imag_addr_gep_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="0" index="2" bw="4" slack="0"/>
<pin id="214" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Rx_temp_M_imag_addr/7 "/>
</bind>
</comp>

<comp id="216" class="1004" name="grp_access_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="4" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="0"/>
<pin id="219" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="220" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln13/7 store_ln22/12 store_ln41/41 mid_M_real/42 Rx_temp_M_real_load/52 store_ln46/77 mid_M_real_1/78 p_t_real_10/80 Rx_temp_M_real_load_5/88 store_ln51/95 p_r_M_real_15/97 p_t_real_8/97 "/>
</bind>
</comp>

<comp id="223" class="1004" name="grp_access_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="4" slack="0"/>
<pin id="225" dir="0" index="1" bw="32" slack="0"/>
<pin id="226" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="227" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln13/7 store_ln22/12 store_ln41/41 mid_M_imag/42 Rx_temp_M_imag_load/52 store_ln46/77 mid_M_imag_1/78 p_t_imag_10/80 Rx_temp_M_imag_load_5/88 store_ln51/95 p_r_M_imag_14/97 p_t_imag_8/97 "/>
</bind>
</comp>

<comp id="230" class="1004" name="eig_mat_M_real_addr_gep_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="0" index="2" bw="4" slack="0"/>
<pin id="234" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="eig_mat_M_real_addr/9 "/>
</bind>
</comp>

<comp id="236" class="1004" name="eig_mat_M_imag_addr_gep_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="0" index="2" bw="4" slack="0"/>
<pin id="240" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="eig_mat_M_imag_addr/9 "/>
</bind>
</comp>

<comp id="242" class="1004" name="grp_access_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="4" slack="0"/>
<pin id="244" dir="0" index="1" bw="32" slack="0"/>
<pin id="245" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="246" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln14/9 store_ln21/12 store_ln34/17 eig_mat_M_real_load/32 "/>
</bind>
</comp>

<comp id="249" class="1004" name="grp_access_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="4" slack="0"/>
<pin id="251" dir="0" index="1" bw="32" slack="0"/>
<pin id="252" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="253" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/9 store_ln21/12 store_ln34/17 "/>
</bind>
</comp>

<comp id="256" class="1004" name="Rx_M_real_addr_gep_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="0" index="2" bw="6" slack="0"/>
<pin id="260" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Rx_M_real_addr/11 "/>
</bind>
</comp>

<comp id="263" class="1004" name="Rx_M_imag_addr_gep_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="0"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="0" index="2" bw="6" slack="0"/>
<pin id="267" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Rx_M_imag_addr/11 "/>
</bind>
</comp>

<comp id="270" class="1004" name="grp_access_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="4" slack="0"/>
<pin id="272" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="273" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="274" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Rx_M_real_load/11 p_r_M_real/34 "/>
</bind>
</comp>

<comp id="276" class="1004" name="grp_access_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="4" slack="0"/>
<pin id="278" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="279" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="280" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Rx_M_imag_load/11 p_r_M_imag/40 "/>
</bind>
</comp>

<comp id="282" class="1004" name="Rx_temp_M_real_addr_1_gep_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="0" index="2" bw="6" slack="1"/>
<pin id="286" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Rx_temp_M_real_addr_1/12 "/>
</bind>
</comp>

<comp id="288" class="1004" name="Rx_temp_M_imag_addr_1_gep_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="0" index="2" bw="6" slack="1"/>
<pin id="292" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Rx_temp_M_imag_addr_1/12 "/>
</bind>
</comp>

<comp id="294" class="1004" name="eig_mat_M_real_addr_1_gep_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="296" dir="0" index="1" bw="1" slack="0"/>
<pin id="297" dir="0" index="2" bw="6" slack="1"/>
<pin id="298" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="eig_mat_M_real_addr_1/12 "/>
</bind>
</comp>

<comp id="300" class="1004" name="eig_mat_M_imag_addr_1_gep_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="302" dir="0" index="1" bw="1" slack="0"/>
<pin id="303" dir="0" index="2" bw="6" slack="1"/>
<pin id="304" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="eig_mat_M_imag_addr_1/12 "/>
</bind>
</comp>

<comp id="314" class="1004" name="eig_mat_M_real_addr_3_gep_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="316" dir="0" index="1" bw="1" slack="0"/>
<pin id="317" dir="0" index="2" bw="6" slack="0"/>
<pin id="318" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="eig_mat_M_real_addr_3/16 "/>
</bind>
</comp>

<comp id="320" class="1004" name="eig_mat_M_imag_addr_2_gep_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="0" index="2" bw="6" slack="0"/>
<pin id="324" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="eig_mat_M_imag_addr_2/16 "/>
</bind>
</comp>

<comp id="326" class="1004" name="Q_temp_M_real_addr_1_gep_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="0" index="2" bw="6" slack="0"/>
<pin id="330" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Q_temp_M_real_addr_1/17 "/>
</bind>
</comp>

<comp id="332" class="1004" name="Q_temp_M_imag_addr_1_gep_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="334" dir="0" index="1" bw="1" slack="0"/>
<pin id="335" dir="0" index="2" bw="6" slack="0"/>
<pin id="336" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Q_temp_M_imag_addr_1/17 "/>
</bind>
</comp>

<comp id="338" class="1004" name="R_temp_M_real_addr_1_gep_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="340" dir="0" index="1" bw="1" slack="0"/>
<pin id="341" dir="0" index="2" bw="6" slack="0"/>
<pin id="342" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="R_temp_M_real_addr_1/17 "/>
</bind>
</comp>

<comp id="344" class="1004" name="R_temp_M_imag_addr_1_gep_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="346" dir="0" index="1" bw="1" slack="0"/>
<pin id="347" dir="0" index="2" bw="6" slack="0"/>
<pin id="348" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="R_temp_M_imag_addr_1/17 "/>
</bind>
</comp>

<comp id="354" class="1004" name="eig_mat_M_real_addr_2_gep_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="356" dir="0" index="1" bw="1" slack="0"/>
<pin id="357" dir="0" index="2" bw="6" slack="0"/>
<pin id="358" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="eig_mat_M_real_addr_2/32 "/>
</bind>
</comp>

<comp id="361" class="1004" name="U_M_real_addr_gep_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="32" slack="0"/>
<pin id="363" dir="0" index="1" bw="1" slack="0"/>
<pin id="364" dir="0" index="2" bw="4" slack="0"/>
<pin id="365" dir="1" index="3" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_M_real_addr/33 "/>
</bind>
</comp>

<comp id="368" class="1004" name="U_M_imag_addr_gep_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="0"/>
<pin id="370" dir="0" index="1" bw="1" slack="0"/>
<pin id="371" dir="0" index="2" bw="4" slack="0"/>
<pin id="372" dir="1" index="3" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_M_imag_addr/33 "/>
</bind>
</comp>

<comp id="375" class="1004" name="Rx_M_real_addr_1_gep_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="32" slack="0"/>
<pin id="377" dir="0" index="1" bw="1" slack="0"/>
<pin id="378" dir="0" index="2" bw="6" slack="0"/>
<pin id="379" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Rx_M_real_addr_1/34 "/>
</bind>
</comp>

<comp id="383" class="1004" name="Rx_M_imag_addr_1_gep_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="32" slack="0"/>
<pin id="385" dir="0" index="1" bw="1" slack="0"/>
<pin id="386" dir="0" index="2" bw="6" slack="6"/>
<pin id="387" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Rx_M_imag_addr_1/40 "/>
</bind>
</comp>

<comp id="391" class="1004" name="Rx_temp_M_real_addr_2_gep_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="393" dir="0" index="1" bw="1" slack="0"/>
<pin id="394" dir="0" index="2" bw="6" slack="7"/>
<pin id="395" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Rx_temp_M_real_addr_2/41 "/>
</bind>
</comp>

<comp id="397" class="1004" name="Rx_temp_M_imag_addr_2_gep_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="399" dir="0" index="1" bw="1" slack="0"/>
<pin id="400" dir="0" index="2" bw="6" slack="7"/>
<pin id="401" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Rx_temp_M_imag_addr_2/41 "/>
</bind>
</comp>

<comp id="405" class="1004" name="Rx_temp_M_real_addr_3_gep_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="407" dir="0" index="1" bw="1" slack="0"/>
<pin id="408" dir="0" index="2" bw="4" slack="0"/>
<pin id="409" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Rx_temp_M_real_addr_3/42 "/>
</bind>
</comp>

<comp id="411" class="1004" name="Rx_temp_M_imag_addr_3_gep_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="413" dir="0" index="1" bw="1" slack="0"/>
<pin id="414" dir="0" index="2" bw="4" slack="0"/>
<pin id="415" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Rx_temp_M_imag_addr_3/42 "/>
</bind>
</comp>

<comp id="419" class="1004" name="grp_access_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="4" slack="0"/>
<pin id="421" dir="0" index="1" bw="32" slack="0"/>
<pin id="422" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="423" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="store_ln56/42 p_t_real_9/97 store_ln64/136 U_M_real_load/171 store_ln68/196 "/>
</bind>
</comp>

<comp id="425" class="1004" name="grp_access_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="4" slack="0"/>
<pin id="427" dir="0" index="1" bw="32" slack="0"/>
<pin id="428" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="429" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="store_ln56/42 p_t_imag_9/97 store_ln64/136 U_M_imag_load/171 store_ln68/196 "/>
</bind>
</comp>

<comp id="431" class="1004" name="Rx_temp_M_real_addr_4_gep_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="433" dir="0" index="1" bw="1" slack="0"/>
<pin id="434" dir="0" index="2" bw="6" slack="0"/>
<pin id="435" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Rx_temp_M_real_addr_4/52 "/>
</bind>
</comp>

<comp id="437" class="1004" name="Rx_temp_M_imag_addr_4_gep_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="439" dir="0" index="1" bw="1" slack="0"/>
<pin id="440" dir="0" index="2" bw="6" slack="0"/>
<pin id="441" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Rx_temp_M_imag_addr_4/52 "/>
</bind>
</comp>

<comp id="445" class="1004" name="Rx_temp_M_real_addr_7_gep_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="447" dir="0" index="1" bw="1" slack="0"/>
<pin id="448" dir="0" index="2" bw="34" slack="0"/>
<pin id="449" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Rx_temp_M_real_addr_7/78 "/>
</bind>
</comp>

<comp id="451" class="1004" name="Rx_temp_M_imag_addr_7_gep_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="453" dir="0" index="1" bw="1" slack="0"/>
<pin id="454" dir="0" index="2" bw="34" slack="0"/>
<pin id="455" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Rx_temp_M_imag_addr_7/78 "/>
</bind>
</comp>

<comp id="459" class="1004" name="Rx_temp_M_real_addr_9_gep_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="461" dir="0" index="1" bw="1" slack="0"/>
<pin id="462" dir="0" index="2" bw="6" slack="0"/>
<pin id="463" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Rx_temp_M_real_addr_9/80 "/>
</bind>
</comp>

<comp id="465" class="1004" name="Rx_temp_M_imag_addr_9_gep_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="467" dir="0" index="1" bw="1" slack="0"/>
<pin id="468" dir="0" index="2" bw="6" slack="0"/>
<pin id="469" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Rx_temp_M_imag_addr_9/80 "/>
</bind>
</comp>

<comp id="473" class="1004" name="Rx_temp_M_real_addr_8_gep_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="475" dir="0" index="1" bw="1" slack="0"/>
<pin id="476" dir="0" index="2" bw="6" slack="0"/>
<pin id="477" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Rx_temp_M_real_addr_8/88 "/>
</bind>
</comp>

<comp id="479" class="1004" name="Rx_temp_M_imag_addr_8_gep_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="481" dir="0" index="1" bw="1" slack="0"/>
<pin id="482" dir="0" index="2" bw="6" slack="0"/>
<pin id="483" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Rx_temp_M_imag_addr_8/88 "/>
</bind>
</comp>

<comp id="487" class="1004" name="U_M_real_addr_2_gep_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="32" slack="0"/>
<pin id="489" dir="0" index="1" bw="1" slack="0"/>
<pin id="490" dir="0" index="2" bw="6" slack="0"/>
<pin id="491" dir="1" index="3" bw="4" slack="26"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_M_real_addr_2/96 "/>
</bind>
</comp>

<comp id="494" class="1004" name="U_M_imag_addr_2_gep_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="32" slack="0"/>
<pin id="496" dir="0" index="1" bw="1" slack="0"/>
<pin id="497" dir="0" index="2" bw="6" slack="0"/>
<pin id="498" dir="1" index="3" bw="4" slack="26"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_M_imag_addr_2/96 "/>
</bind>
</comp>

<comp id="501" class="1004" name="Rx_temp_M_real_addr_5_gep_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="503" dir="0" index="1" bw="1" slack="0"/>
<pin id="504" dir="0" index="2" bw="6" slack="0"/>
<pin id="505" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Rx_temp_M_real_addr_5/96 "/>
</bind>
</comp>

<comp id="507" class="1004" name="Rx_temp_M_imag_addr_5_gep_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="509" dir="0" index="1" bw="1" slack="0"/>
<pin id="510" dir="0" index="2" bw="6" slack="0"/>
<pin id="511" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Rx_temp_M_imag_addr_5/96 "/>
</bind>
</comp>

<comp id="513" class="1004" name="U_M_real_addr_3_gep_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="32" slack="0"/>
<pin id="515" dir="0" index="1" bw="1" slack="0"/>
<pin id="516" dir="0" index="2" bw="6" slack="0"/>
<pin id="517" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_M_real_addr_3/97 "/>
</bind>
</comp>

<comp id="520" class="1004" name="U_M_imag_addr_3_gep_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="32" slack="0"/>
<pin id="522" dir="0" index="1" bw="1" slack="0"/>
<pin id="523" dir="0" index="2" bw="6" slack="0"/>
<pin id="524" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_M_imag_addr_3/97 "/>
</bind>
</comp>

<comp id="527" class="1004" name="Rx_temp_M_real_addr_6_gep_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="529" dir="0" index="1" bw="1" slack="0"/>
<pin id="530" dir="0" index="2" bw="6" slack="0"/>
<pin id="531" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Rx_temp_M_real_addr_6/97 "/>
</bind>
</comp>

<comp id="533" class="1004" name="Rx_temp_M_imag_addr_6_gep_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="535" dir="0" index="1" bw="1" slack="0"/>
<pin id="536" dir="0" index="2" bw="6" slack="0"/>
<pin id="537" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Rx_temp_M_imag_addr_6/97 "/>
</bind>
</comp>

<comp id="543" class="1004" name="U_M_real_addr_4_gep_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="32" slack="0"/>
<pin id="545" dir="0" index="1" bw="1" slack="0"/>
<pin id="546" dir="0" index="2" bw="6" slack="0"/>
<pin id="547" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_M_real_addr_4/171 "/>
</bind>
</comp>

<comp id="550" class="1004" name="U_M_imag_addr_4_gep_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="32" slack="0"/>
<pin id="552" dir="0" index="1" bw="1" slack="0"/>
<pin id="553" dir="0" index="2" bw="6" slack="0"/>
<pin id="554" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_M_imag_addr_4/171 "/>
</bind>
</comp>

<comp id="559" class="1005" name="phi_ln11_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="2" slack="1"/>
<pin id="561" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln11 (phireg) "/>
</bind>
</comp>

<comp id="563" class="1004" name="phi_ln11_phi_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="1" slack="1"/>
<pin id="565" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="566" dir="0" index="2" bw="2" slack="0"/>
<pin id="567" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="568" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln11/2 "/>
</bind>
</comp>

<comp id="571" class="1005" name="phi_ln11_1_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="2" slack="1"/>
<pin id="573" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln11_1 (phireg) "/>
</bind>
</comp>

<comp id="575" class="1004" name="phi_ln11_1_phi_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="1" slack="1"/>
<pin id="577" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="578" dir="0" index="2" bw="2" slack="0"/>
<pin id="579" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="580" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln11_1/3 "/>
</bind>
</comp>

<comp id="582" class="1005" name="phi_ln12_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="2" slack="1"/>
<pin id="584" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln12 (phireg) "/>
</bind>
</comp>

<comp id="586" class="1004" name="phi_ln12_phi_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="2" slack="0"/>
<pin id="588" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="589" dir="0" index="2" bw="1" slack="1"/>
<pin id="590" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="591" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln12/4 "/>
</bind>
</comp>

<comp id="594" class="1005" name="phi_ln12_1_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="2" slack="1"/>
<pin id="596" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln12_1 (phireg) "/>
</bind>
</comp>

<comp id="598" class="1004" name="phi_ln12_1_phi_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="1" slack="1"/>
<pin id="600" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="601" dir="0" index="2" bw="2" slack="0"/>
<pin id="602" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="603" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln12_1/5 "/>
</bind>
</comp>

<comp id="605" class="1005" name="phi_ln13_reg_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="2" slack="1"/>
<pin id="607" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln13 (phireg) "/>
</bind>
</comp>

<comp id="609" class="1004" name="phi_ln13_phi_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="2" slack="0"/>
<pin id="611" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="612" dir="0" index="2" bw="1" slack="1"/>
<pin id="613" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="614" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln13/6 "/>
</bind>
</comp>

<comp id="617" class="1005" name="phi_ln13_1_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="2" slack="1"/>
<pin id="619" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln13_1 (phireg) "/>
</bind>
</comp>

<comp id="621" class="1004" name="phi_ln13_1_phi_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="1" slack="1"/>
<pin id="623" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="624" dir="0" index="2" bw="2" slack="0"/>
<pin id="625" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="626" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln13_1/7 "/>
</bind>
</comp>

<comp id="628" class="1005" name="phi_ln14_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="2" slack="1"/>
<pin id="630" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln14 (phireg) "/>
</bind>
</comp>

<comp id="632" class="1004" name="phi_ln14_phi_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="2" slack="0"/>
<pin id="634" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="635" dir="0" index="2" bw="1" slack="1"/>
<pin id="636" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="637" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln14/8 "/>
</bind>
</comp>

<comp id="640" class="1005" name="phi_ln14_1_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="2" slack="1"/>
<pin id="642" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln14_1 (phireg) "/>
</bind>
</comp>

<comp id="644" class="1004" name="phi_ln14_1_phi_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="1" slack="1"/>
<pin id="646" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="647" dir="0" index="2" bw="2" slack="0"/>
<pin id="648" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="649" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln14_1/9 "/>
</bind>
</comp>

<comp id="651" class="1005" name="i_0_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="3" slack="1"/>
<pin id="653" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="655" class="1004" name="i_0_phi_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="3" slack="0"/>
<pin id="657" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="658" dir="0" index="2" bw="1" slack="1"/>
<pin id="659" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="660" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/10 "/>
</bind>
</comp>

<comp id="662" class="1005" name="j_0_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="3" slack="1"/>
<pin id="664" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="666" class="1004" name="j_0_phi_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="3" slack="0"/>
<pin id="668" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="669" dir="0" index="2" bw="1" slack="1"/>
<pin id="670" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="671" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/11 "/>
</bind>
</comp>

<comp id="673" class="1005" name="i16_0_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="5" slack="1"/>
<pin id="675" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i16_0 (phireg) "/>
</bind>
</comp>

<comp id="677" class="1004" name="i16_0_phi_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="5" slack="0"/>
<pin id="679" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="680" dir="0" index="2" bw="1" slack="1"/>
<pin id="681" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="682" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i16_0/13 "/>
</bind>
</comp>

<comp id="684" class="1005" name="i17_0_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="3" slack="1"/>
<pin id="686" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i17_0 (phireg) "/>
</bind>
</comp>

<comp id="688" class="1004" name="i17_0_phi_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="1" slack="1"/>
<pin id="690" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="691" dir="0" index="2" bw="3" slack="0"/>
<pin id="692" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="693" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i17_0/15 "/>
</bind>
</comp>

<comp id="695" class="1005" name="j18_0_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="3" slack="1"/>
<pin id="697" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j18_0 (phireg) "/>
</bind>
</comp>

<comp id="699" class="1004" name="j18_0_phi_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="1" slack="1"/>
<pin id="701" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="702" dir="0" index="2" bw="3" slack="0"/>
<pin id="703" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="704" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j18_0/16 "/>
</bind>
</comp>

<comp id="706" class="1005" name="complex_M_imag_read_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="32" slack="1"/>
<pin id="708" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="complex_M_imag_read (phireg) "/>
</bind>
</comp>

<comp id="710" class="1004" name="complex_M_imag_read_phi_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="32" slack="1"/>
<pin id="712" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="713" dir="0" index="2" bw="32" slack="1"/>
<pin id="714" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="715" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="complex_M_imag_read/17 "/>
</bind>
</comp>

<comp id="719" class="1005" name="complex_M_real_read_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="32" slack="1"/>
<pin id="721" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="complex_M_real_read (phireg) "/>
</bind>
</comp>

<comp id="723" class="1004" name="complex_M_real_read_phi_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="32" slack="1"/>
<pin id="725" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="726" dir="0" index="2" bw="32" slack="1"/>
<pin id="727" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="728" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="complex_M_real_read/17 "/>
</bind>
</comp>

<comp id="732" class="1005" name="k_0_reg_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="3" slack="1"/>
<pin id="734" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="k_0 (phireg) "/>
</bind>
</comp>

<comp id="736" class="1004" name="k_0_phi_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="1" slack="1"/>
<pin id="738" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="739" dir="0" index="2" bw="3" slack="0"/>
<pin id="740" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="741" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_0/17 "/>
</bind>
</comp>

<comp id="743" class="1005" name="eigval_0_0_reg_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="32" slack="1"/>
<pin id="745" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="eigval_0_0 (phireg) "/>
</bind>
</comp>

<comp id="746" class="1004" name="eigval_0_0_phi_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="32" slack="1"/>
<pin id="748" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="749" dir="0" index="2" bw="32" slack="11"/>
<pin id="750" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="751" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="eigval_0_0/32 "/>
</bind>
</comp>

<comp id="753" class="1005" name="eigval_1_0_reg_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="32" slack="1"/>
<pin id="755" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="eigval_1_0 (phireg) "/>
</bind>
</comp>

<comp id="756" class="1004" name="eigval_1_0_phi_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="32" slack="1"/>
<pin id="758" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="759" dir="0" index="2" bw="32" slack="11"/>
<pin id="760" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="761" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="eigval_1_0/32 "/>
</bind>
</comp>

<comp id="763" class="1005" name="eigval_2_0_reg_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="32" slack="1"/>
<pin id="765" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="eigval_2_0 (phireg) "/>
</bind>
</comp>

<comp id="766" class="1004" name="eigval_2_0_phi_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="32" slack="1"/>
<pin id="768" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="769" dir="0" index="2" bw="32" slack="11"/>
<pin id="770" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="771" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="eigval_2_0/32 "/>
</bind>
</comp>

<comp id="773" class="1005" name="eigval_3_0_reg_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="32" slack="1"/>
<pin id="775" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="eigval_3_0 (phireg) "/>
</bind>
</comp>

<comp id="776" class="1004" name="eigval_3_0_phi_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="32" slack="1"/>
<pin id="778" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="779" dir="0" index="2" bw="32" slack="11"/>
<pin id="780" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="781" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="eigval_3_0/32 "/>
</bind>
</comp>

<comp id="783" class="1005" name="count_0_reg_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="3" slack="1"/>
<pin id="785" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="count_0 (phireg) "/>
</bind>
</comp>

<comp id="787" class="1004" name="count_0_phi_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="3" slack="0"/>
<pin id="789" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="790" dir="0" index="2" bw="1" slack="1"/>
<pin id="791" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="792" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="count_0/32 "/>
</bind>
</comp>

<comp id="795" class="1005" name="i19_0_reg_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="3" slack="1"/>
<pin id="797" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i19_0 (phireg) "/>
</bind>
</comp>

<comp id="799" class="1004" name="i19_0_phi_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="1" slack="1"/>
<pin id="801" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="802" dir="0" index="2" bw="3" slack="0"/>
<pin id="803" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="804" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i19_0/34 "/>
</bind>
</comp>

<comp id="806" class="1005" name="j_11_reg_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="2" slack="1"/>
<pin id="808" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j_11 (phireg) "/>
</bind>
</comp>

<comp id="810" class="1004" name="j_11_phi_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="2" slack="0"/>
<pin id="812" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="813" dir="0" index="2" bw="1" slack="1"/>
<pin id="814" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="815" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_11/42 "/>
</bind>
</comp>

<comp id="818" class="1005" name="j21_0_reg_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="820" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="j21_0 (phireg) "/>
</bind>
</comp>

<comp id="821" class="1004" name="j21_0_phi_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="2" slack="10"/>
<pin id="823" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="824" dir="0" index="2" bw="32" slack="0"/>
<pin id="825" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="826" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j21_0/52 "/>
</bind>
</comp>

<comp id="827" class="1005" name="j22_0_in_reg_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="829" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="j22_0_in (phireg) "/>
</bind>
</comp>

<comp id="830" class="1004" name="j22_0_in_phi_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="32" slack="0"/>
<pin id="832" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="833" dir="0" index="2" bw="2" slack="11"/>
<pin id="834" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="835" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j22_0_in/78 "/>
</bind>
</comp>

<comp id="836" class="1005" name="q_0_reg_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="838" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="q_0 (phireg) "/>
</bind>
</comp>

<comp id="839" class="1004" name="q_0_phi_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="2" slack="13"/>
<pin id="841" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="842" dir="0" index="2" bw="32" slack="0"/>
<pin id="843" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="844" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="q_0/80 "/>
</bind>
</comp>

<comp id="845" class="1005" name="p_x_assign_reg_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="32" slack="1"/>
<pin id="847" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_x_assign (phireg) "/>
</bind>
</comp>

<comp id="849" class="1004" name="p_x_assign_phi_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="32" slack="1"/>
<pin id="851" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="852" dir="0" index="2" bw="32" slack="1"/>
<pin id="853" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="854" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_x_assign/96 "/>
</bind>
</comp>

<comp id="857" class="1005" name="m_0_reg_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="3" slack="1"/>
<pin id="859" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="m_0 (phireg) "/>
</bind>
</comp>

<comp id="861" class="1004" name="m_0_phi_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="3" slack="1"/>
<pin id="863" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="864" dir="0" index="2" bw="3" slack="1"/>
<pin id="865" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="866" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="m_0/96 "/>
</bind>
</comp>

<comp id="869" class="1005" name="complex_M_imag_read_2_reg_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="32" slack="1"/>
<pin id="871" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="complex_M_imag_read_2 (phireg) "/>
</bind>
</comp>

<comp id="873" class="1004" name="complex_M_imag_read_2_phi_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="32" slack="1"/>
<pin id="875" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="876" dir="0" index="2" bw="32" slack="1"/>
<pin id="877" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="878" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="complex_M_imag_read_2/97 "/>
</bind>
</comp>

<comp id="881" class="1005" name="complex_M_real_read_2_reg_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="32" slack="1"/>
<pin id="883" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="complex_M_real_read_2 (phireg) "/>
</bind>
</comp>

<comp id="885" class="1004" name="complex_M_real_read_2_phi_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="32" slack="1"/>
<pin id="887" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="888" dir="0" index="2" bw="32" slack="1"/>
<pin id="889" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="890" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="complex_M_real_read_2/97 "/>
</bind>
</comp>

<comp id="893" class="1005" name="j23_0_in_reg_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="895" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="j23_0_in (phireg) "/>
</bind>
</comp>

<comp id="896" class="1004" name="j23_0_in_phi_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="3" slack="1"/>
<pin id="898" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="899" dir="0" index="2" bw="32" slack="0"/>
<pin id="900" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="901" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j23_0_in/97 "/>
</bind>
</comp>

<comp id="902" class="1005" name="i24_0_reg_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="3" slack="1"/>
<pin id="904" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i24_0 (phireg) "/>
</bind>
</comp>

<comp id="906" class="1004" name="i24_0_phi_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="1" slack="1"/>
<pin id="908" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="909" dir="0" index="2" bw="3" slack="0"/>
<pin id="910" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="911" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i24_0/171 "/>
</bind>
</comp>

<comp id="913" class="1004" name="grp_qrf_alt_fu_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="0" slack="0"/>
<pin id="915" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="916" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="917" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="918" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="919" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="920" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="921" dir="0" index="7" bw="2" slack="0"/>
<pin id="922" dir="0" index="8" bw="2" slack="0"/>
<pin id="923" dir="0" index="9" bw="2" slack="0"/>
<pin id="924" dir="0" index="10" bw="2" slack="0"/>
<pin id="925" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln717/13 "/>
</bind>
</comp>

<comp id="931" class="1004" name="grp_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="32" slack="1"/>
<pin id="933" dir="0" index="1" bw="32" slack="0"/>
<pin id="934" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="complex_M_real_writ/22 temp_M_real/27 p_r_M_real_12/36 tmp_6_i/47 tmp_3_i/57 complex_M_real_writ_4/85 complex_M_real_writ_5/90 complex_M_real_writ_3/102 sum_M_real_1/107 tmp_3_i_i/116 tmp_27/141 midsum_1/146 tmp_4_i1/166 tmp_2_i1/176 "/>
</bind>
</comp>

<comp id="935" class="1004" name="grp_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="32" slack="1"/>
<pin id="937" dir="0" index="1" bw="32" slack="1"/>
<pin id="938" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="complex_M_imag_writ/22 temp_M_imag/27 tmp_9_i/57 complex_M_imag_writ_5/85 complex_M_imag_writ_6/90 complex_M_imag_writ_4/102 sum_M_imag_1/107 tmp_6_i_i/116 tmp_7_i1/176 "/>
</bind>
</comp>

<comp id="943" class="1004" name="grp_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="32" slack="1"/>
<pin id="945" dir="0" index="1" bw="32" slack="1"/>
<pin id="946" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="tmp_9_i_i/116 "/>
</bind>
</comp>

<comp id="949" class="1004" name="grp_fu_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="32" slack="0"/>
<pin id="951" dir="0" index="1" bw="32" slack="0"/>
<pin id="952" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_i_i/18 tmp_4_i/43 tmp_i/53 tmp_i_i2/81 tmp_i_i1/98 tmp_i_i9/112 tmp/137 tmp_3_i1/162 tmp_i2/172 "/>
</bind>
</comp>

<comp id="955" class="1004" name="grp_fu_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="32" slack="0"/>
<pin id="957" dir="0" index="1" bw="32" slack="0"/>
<pin id="958" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_i_i_112/18 tmp_5_i/43 tmp_2_i/53 tmp_i_i7/81 tmp_i_i6/98 tmp_2_i_i6/112 tmp_s/137 tmp_i_113/172 "/>
</bind>
</comp>

<comp id="961" class="1004" name="grp_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="32" slack="0"/>
<pin id="963" dir="0" index="1" bw="32" slack="0"/>
<pin id="964" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_1_i_i/18 tmp_7_i/53 tmp_1_i_i5/81 tmp_1_i_i4/98 tmp_4_i_i/112 tmp_5_i1/172 "/>
</bind>
</comp>

<comp id="967" class="1004" name="grp_fu_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="32" slack="0"/>
<pin id="969" dir="0" index="1" bw="32" slack="0"/>
<pin id="970" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_2_i_i/18 tmp_8_i/53 tmp_2_i_i8/81 tmp_2_i_i7/98 tmp_5_i_i/112 tmp_6_i1/172 "/>
</bind>
</comp>

<comp id="987" class="1004" name="grp_fu_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="32" slack="0"/>
<pin id="989" dir="0" index="1" bw="32" slack="0"/>
<pin id="990" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_7_i_i/112 "/>
</bind>
</comp>

<comp id="992" class="1004" name="grp_fu_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="32" slack="0"/>
<pin id="994" dir="0" index="1" bw="32" slack="0"/>
<pin id="995" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_8_i_i/112 "/>
</bind>
</comp>

<comp id="1003" class="1004" name="grp_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="32" slack="1"/>
<pin id="1005" dir="0" index="1" bw="32" slack="1"/>
<pin id="1006" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="complex_M_real_writ_6/62 sum_M_real/121 complex_M_real_writ_2/181 "/>
</bind>
</comp>

<comp id="1008" class="1004" name="grp_fu_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="32" slack="1"/>
<pin id="1010" dir="0" index="1" bw="32" slack="1"/>
<pin id="1011" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="complex_M_imag_writ_7/62 sum_M_imag/121 complex_M_imag_writ_3/181 "/>
</bind>
</comp>

<comp id="1015" class="1004" name="grp_fu_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="32" slack="0"/>
<pin id="1017" dir="0" index="1" bw="32" slack="0"/>
<pin id="1018" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsqrt(503) " fcode="fsqrt"/>
<opset="midsum/96 "/>
</bind>
</comp>

<comp id="1021" class="1005" name="reg_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="32" slack="1"/>
<pin id="1023" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i tmp_4_i tmp_i tmp_i_i2 tmp_i_i1 tmp_i_i9 tmp tmp_3_i1 tmp_i2 "/>
</bind>
</comp>

<comp id="1026" class="1005" name="reg_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="32" slack="1"/>
<pin id="1028" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i_112 tmp_5_i tmp_2_i tmp_i_i7 tmp_i_i6 tmp_2_i_i6 tmp_s tmp_i_113 "/>
</bind>
</comp>

<comp id="1031" class="1005" name="reg_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="32" slack="1"/>
<pin id="1033" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_i_i tmp_7_i tmp_1_i_i5 tmp_1_i_i4 tmp_4_i_i tmp_5_i1 "/>
</bind>
</comp>

<comp id="1036" class="1005" name="reg_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="32" slack="1"/>
<pin id="1038" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_i_i tmp_8_i tmp_2_i_i8 tmp_2_i_i7 tmp_5_i_i tmp_6_i1 "/>
</bind>
</comp>

<comp id="1041" class="1005" name="reg_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="32" slack="1"/>
<pin id="1043" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="complex_M_real_writ p_r_M_real_12 tmp_6_i complex_M_real_writ_4 complex_M_real_writ_5 complex_M_real_writ_3 tmp_3_i_i tmp_27 tmp_4_i1 "/>
</bind>
</comp>

<comp id="1050" class="1005" name="reg_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="32" slack="1"/>
<pin id="1052" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="complex_M_imag_writ tmp_9_i complex_M_imag_writ_5 complex_M_imag_writ_6 complex_M_imag_writ_4 tmp_6_i_i tmp_7_i1 "/>
</bind>
</comp>

<comp id="1059" class="1005" name="reg_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="32" slack="1"/>
<pin id="1061" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_M_real tmp_3_i tmp_2_i1 "/>
</bind>
</comp>

<comp id="1065" class="1005" name="reg_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="32" slack="1"/>
<pin id="1067" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_M_imag sum_M_imag_1 "/>
</bind>
</comp>

<comp id="1071" class="1005" name="reg_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="32" slack="1"/>
<pin id="1073" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mid_M_real mid_M_real_1 p_r_M_real_15 p_t_real_8 "/>
</bind>
</comp>

<comp id="1081" class="1005" name="reg_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="32" slack="1"/>
<pin id="1083" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mid_M_imag mid_M_imag_1 p_r_M_imag_14 p_t_imag_8 "/>
</bind>
</comp>

<comp id="1091" class="1005" name="reg_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="32" slack="1"/>
<pin id="1093" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Rx_temp_M_real_load p_t_real_10 Rx_temp_M_real_load_5 "/>
</bind>
</comp>

<comp id="1100" class="1005" name="reg_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="32" slack="1"/>
<pin id="1102" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Rx_temp_M_imag_load p_t_imag_10 Rx_temp_M_imag_load_5 "/>
</bind>
</comp>

<comp id="1109" class="1005" name="reg_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="32" slack="1"/>
<pin id="1111" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_t_real_9 U_M_real_load "/>
</bind>
</comp>

<comp id="1117" class="1005" name="reg_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="32" slack="1"/>
<pin id="1119" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_t_imag_9 U_M_imag_load "/>
</bind>
</comp>

<comp id="1125" class="1004" name="add_ln11_fu_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="2" slack="0"/>
<pin id="1127" dir="0" index="1" bw="1" slack="0"/>
<pin id="1128" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11/2 "/>
</bind>
</comp>

<comp id="1131" class="1004" name="add_ln11_1_fu_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="2" slack="0"/>
<pin id="1133" dir="0" index="1" bw="1" slack="0"/>
<pin id="1134" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_1/3 "/>
</bind>
</comp>

<comp id="1137" class="1004" name="tmp_53_fu_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="4" slack="0"/>
<pin id="1139" dir="0" index="1" bw="2" slack="1"/>
<pin id="1140" dir="0" index="2" bw="2" slack="0"/>
<pin id="1141" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_53/3 "/>
</bind>
</comp>

<comp id="1145" class="1004" name="zext_ln1027_fu_1145">
<pin_list>
<pin id="1146" dir="0" index="0" bw="4" slack="0"/>
<pin id="1147" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1027/3 "/>
</bind>
</comp>

<comp id="1151" class="1004" name="icmp_ln11_fu_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="2" slack="0"/>
<pin id="1153" dir="0" index="1" bw="2" slack="0"/>
<pin id="1154" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln11/3 "/>
</bind>
</comp>

<comp id="1157" class="1004" name="icmp_ln11_1_fu_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="2" slack="1"/>
<pin id="1159" dir="0" index="1" bw="2" slack="0"/>
<pin id="1160" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln11_1/3 "/>
</bind>
</comp>

<comp id="1163" class="1004" name="add_ln12_fu_1163">
<pin_list>
<pin id="1164" dir="0" index="0" bw="2" slack="0"/>
<pin id="1165" dir="0" index="1" bw="1" slack="0"/>
<pin id="1166" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12/4 "/>
</bind>
</comp>

<comp id="1169" class="1004" name="add_ln12_1_fu_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="2" slack="0"/>
<pin id="1171" dir="0" index="1" bw="1" slack="0"/>
<pin id="1172" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12_1/5 "/>
</bind>
</comp>

<comp id="1175" class="1004" name="tmp_45_fu_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="4" slack="0"/>
<pin id="1177" dir="0" index="1" bw="2" slack="1"/>
<pin id="1178" dir="0" index="2" bw="2" slack="0"/>
<pin id="1179" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_45/5 "/>
</bind>
</comp>

<comp id="1183" class="1004" name="zext_ln1027_9_fu_1183">
<pin_list>
<pin id="1184" dir="0" index="0" bw="4" slack="0"/>
<pin id="1185" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1027_9/5 "/>
</bind>
</comp>

<comp id="1189" class="1004" name="icmp_ln12_fu_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="2" slack="0"/>
<pin id="1191" dir="0" index="1" bw="2" slack="0"/>
<pin id="1192" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12/5 "/>
</bind>
</comp>

<comp id="1195" class="1004" name="icmp_ln12_1_fu_1195">
<pin_list>
<pin id="1196" dir="0" index="0" bw="2" slack="1"/>
<pin id="1197" dir="0" index="1" bw="2" slack="0"/>
<pin id="1198" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12_1/5 "/>
</bind>
</comp>

<comp id="1201" class="1004" name="add_ln13_fu_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="2" slack="0"/>
<pin id="1203" dir="0" index="1" bw="1" slack="0"/>
<pin id="1204" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13/6 "/>
</bind>
</comp>

<comp id="1207" class="1004" name="add_ln13_1_fu_1207">
<pin_list>
<pin id="1208" dir="0" index="0" bw="2" slack="0"/>
<pin id="1209" dir="0" index="1" bw="1" slack="0"/>
<pin id="1210" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_1/7 "/>
</bind>
</comp>

<comp id="1213" class="1004" name="tmp_46_fu_1213">
<pin_list>
<pin id="1214" dir="0" index="0" bw="4" slack="0"/>
<pin id="1215" dir="0" index="1" bw="2" slack="1"/>
<pin id="1216" dir="0" index="2" bw="2" slack="0"/>
<pin id="1217" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_46/7 "/>
</bind>
</comp>

<comp id="1221" class="1004" name="zext_ln1027_10_fu_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="4" slack="0"/>
<pin id="1223" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1027_10/7 "/>
</bind>
</comp>

<comp id="1227" class="1004" name="icmp_ln13_fu_1227">
<pin_list>
<pin id="1228" dir="0" index="0" bw="2" slack="0"/>
<pin id="1229" dir="0" index="1" bw="2" slack="0"/>
<pin id="1230" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/7 "/>
</bind>
</comp>

<comp id="1233" class="1004" name="icmp_ln13_1_fu_1233">
<pin_list>
<pin id="1234" dir="0" index="0" bw="2" slack="1"/>
<pin id="1235" dir="0" index="1" bw="2" slack="0"/>
<pin id="1236" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13_1/7 "/>
</bind>
</comp>

<comp id="1239" class="1004" name="add_ln14_fu_1239">
<pin_list>
<pin id="1240" dir="0" index="0" bw="2" slack="0"/>
<pin id="1241" dir="0" index="1" bw="1" slack="0"/>
<pin id="1242" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14/8 "/>
</bind>
</comp>

<comp id="1245" class="1004" name="add_ln14_1_fu_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="2" slack="0"/>
<pin id="1247" dir="0" index="1" bw="1" slack="0"/>
<pin id="1248" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14_1/9 "/>
</bind>
</comp>

<comp id="1251" class="1004" name="tmp_47_fu_1251">
<pin_list>
<pin id="1252" dir="0" index="0" bw="4" slack="0"/>
<pin id="1253" dir="0" index="1" bw="2" slack="1"/>
<pin id="1254" dir="0" index="2" bw="2" slack="0"/>
<pin id="1255" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_47/9 "/>
</bind>
</comp>

<comp id="1259" class="1004" name="zext_ln1027_11_fu_1259">
<pin_list>
<pin id="1260" dir="0" index="0" bw="4" slack="0"/>
<pin id="1261" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1027_11/9 "/>
</bind>
</comp>

<comp id="1265" class="1004" name="icmp_ln14_fu_1265">
<pin_list>
<pin id="1266" dir="0" index="0" bw="2" slack="0"/>
<pin id="1267" dir="0" index="1" bw="2" slack="0"/>
<pin id="1268" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/9 "/>
</bind>
</comp>

<comp id="1271" class="1004" name="icmp_ln14_1_fu_1271">
<pin_list>
<pin id="1272" dir="0" index="0" bw="2" slack="1"/>
<pin id="1273" dir="0" index="1" bw="2" slack="0"/>
<pin id="1274" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14_1/9 "/>
</bind>
</comp>

<comp id="1277" class="1004" name="icmp_ln19_fu_1277">
<pin_list>
<pin id="1278" dir="0" index="0" bw="3" slack="0"/>
<pin id="1279" dir="0" index="1" bw="3" slack="0"/>
<pin id="1280" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19/10 "/>
</bind>
</comp>

<comp id="1283" class="1004" name="i_fu_1283">
<pin_list>
<pin id="1284" dir="0" index="0" bw="3" slack="0"/>
<pin id="1285" dir="0" index="1" bw="1" slack="0"/>
<pin id="1286" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/10 "/>
</bind>
</comp>

<comp id="1289" class="1004" name="tmp_54_fu_1289">
<pin_list>
<pin id="1290" dir="0" index="0" bw="5" slack="0"/>
<pin id="1291" dir="0" index="1" bw="3" slack="0"/>
<pin id="1292" dir="0" index="2" bw="1" slack="0"/>
<pin id="1293" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_54/10 "/>
</bind>
</comp>

<comp id="1297" class="1004" name="zext_ln20_fu_1297">
<pin_list>
<pin id="1298" dir="0" index="0" bw="5" slack="0"/>
<pin id="1299" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20/10 "/>
</bind>
</comp>

<comp id="1301" class="1004" name="icmp_ln20_fu_1301">
<pin_list>
<pin id="1302" dir="0" index="0" bw="3" slack="0"/>
<pin id="1303" dir="0" index="1" bw="3" slack="0"/>
<pin id="1304" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/11 "/>
</bind>
</comp>

<comp id="1307" class="1004" name="j_fu_1307">
<pin_list>
<pin id="1308" dir="0" index="0" bw="3" slack="0"/>
<pin id="1309" dir="0" index="1" bw="1" slack="0"/>
<pin id="1310" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/11 "/>
</bind>
</comp>

<comp id="1313" class="1004" name="zext_ln21_fu_1313">
<pin_list>
<pin id="1314" dir="0" index="0" bw="3" slack="0"/>
<pin id="1315" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21/11 "/>
</bind>
</comp>

<comp id="1317" class="1004" name="add_ln21_fu_1317">
<pin_list>
<pin id="1318" dir="0" index="0" bw="5" slack="1"/>
<pin id="1319" dir="0" index="1" bw="3" slack="0"/>
<pin id="1320" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21/11 "/>
</bind>
</comp>

<comp id="1322" class="1004" name="zext_ln21_1_fu_1322">
<pin_list>
<pin id="1323" dir="0" index="0" bw="6" slack="0"/>
<pin id="1324" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21_1/11 "/>
</bind>
</comp>

<comp id="1328" class="1004" name="icmp_ln25_fu_1328">
<pin_list>
<pin id="1329" dir="0" index="0" bw="5" slack="0"/>
<pin id="1330" dir="0" index="1" bw="5" slack="0"/>
<pin id="1331" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/13 "/>
</bind>
</comp>

<comp id="1334" class="1004" name="i_10_fu_1334">
<pin_list>
<pin id="1335" dir="0" index="0" bw="5" slack="0"/>
<pin id="1336" dir="0" index="1" bw="1" slack="0"/>
<pin id="1337" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_10/13 "/>
</bind>
</comp>

<comp id="1340" class="1004" name="icmp_ln27_fu_1340">
<pin_list>
<pin id="1341" dir="0" index="0" bw="3" slack="0"/>
<pin id="1342" dir="0" index="1" bw="3" slack="0"/>
<pin id="1343" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27/15 "/>
</bind>
</comp>

<comp id="1346" class="1004" name="i_11_fu_1346">
<pin_list>
<pin id="1347" dir="0" index="0" bw="3" slack="0"/>
<pin id="1348" dir="0" index="1" bw="1" slack="0"/>
<pin id="1349" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_11/15 "/>
</bind>
</comp>

<comp id="1352" class="1004" name="tmp_56_fu_1352">
<pin_list>
<pin id="1353" dir="0" index="0" bw="5" slack="0"/>
<pin id="1354" dir="0" index="1" bw="3" slack="0"/>
<pin id="1355" dir="0" index="2" bw="1" slack="0"/>
<pin id="1356" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_56/15 "/>
</bind>
</comp>

<comp id="1360" class="1004" name="zext_ln28_fu_1360">
<pin_list>
<pin id="1361" dir="0" index="0" bw="5" slack="0"/>
<pin id="1362" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/15 "/>
</bind>
</comp>

<comp id="1364" class="1004" name="icmp_ln28_fu_1364">
<pin_list>
<pin id="1365" dir="0" index="0" bw="3" slack="0"/>
<pin id="1366" dir="0" index="1" bw="3" slack="0"/>
<pin id="1367" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28/16 "/>
</bind>
</comp>

<comp id="1370" class="1004" name="j_7_fu_1370">
<pin_list>
<pin id="1371" dir="0" index="0" bw="3" slack="0"/>
<pin id="1372" dir="0" index="1" bw="1" slack="0"/>
<pin id="1373" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_7/16 "/>
</bind>
</comp>

<comp id="1376" class="1004" name="zext_ln34_fu_1376">
<pin_list>
<pin id="1377" dir="0" index="0" bw="3" slack="0"/>
<pin id="1378" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34/16 "/>
</bind>
</comp>

<comp id="1380" class="1004" name="add_ln34_fu_1380">
<pin_list>
<pin id="1381" dir="0" index="0" bw="5" slack="1"/>
<pin id="1382" dir="0" index="1" bw="3" slack="0"/>
<pin id="1383" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34/16 "/>
</bind>
</comp>

<comp id="1385" class="1004" name="zext_ln34_1_fu_1385">
<pin_list>
<pin id="1386" dir="0" index="0" bw="6" slack="0"/>
<pin id="1387" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_1/16 "/>
</bind>
</comp>

<comp id="1391" class="1004" name="icmp_ln31_fu_1391">
<pin_list>
<pin id="1392" dir="0" index="0" bw="3" slack="0"/>
<pin id="1393" dir="0" index="1" bw="3" slack="0"/>
<pin id="1394" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/17 "/>
</bind>
</comp>

<comp id="1397" class="1004" name="k_fu_1397">
<pin_list>
<pin id="1398" dir="0" index="0" bw="3" slack="0"/>
<pin id="1399" dir="0" index="1" bw="1" slack="0"/>
<pin id="1400" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/17 "/>
</bind>
</comp>

<comp id="1403" class="1004" name="zext_ln32_fu_1403">
<pin_list>
<pin id="1404" dir="0" index="0" bw="3" slack="0"/>
<pin id="1405" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32/17 "/>
</bind>
</comp>

<comp id="1407" class="1004" name="tmp_60_fu_1407">
<pin_list>
<pin id="1408" dir="0" index="0" bw="5" slack="0"/>
<pin id="1409" dir="0" index="1" bw="3" slack="0"/>
<pin id="1410" dir="0" index="2" bw="1" slack="0"/>
<pin id="1411" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_60/17 "/>
</bind>
</comp>

<comp id="1415" class="1004" name="zext_ln32_1_fu_1415">
<pin_list>
<pin id="1416" dir="0" index="0" bw="5" slack="0"/>
<pin id="1417" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32_1/17 "/>
</bind>
</comp>

<comp id="1419" class="1004" name="add_ln32_fu_1419">
<pin_list>
<pin id="1420" dir="0" index="0" bw="3" slack="1"/>
<pin id="1421" dir="0" index="1" bw="5" slack="0"/>
<pin id="1422" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32/17 "/>
</bind>
</comp>

<comp id="1424" class="1004" name="zext_ln32_2_fu_1424">
<pin_list>
<pin id="1425" dir="0" index="0" bw="6" slack="0"/>
<pin id="1426" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32_2/17 "/>
</bind>
</comp>

<comp id="1430" class="1004" name="add_ln32_1_fu_1430">
<pin_list>
<pin id="1431" dir="0" index="0" bw="3" slack="0"/>
<pin id="1432" dir="0" index="1" bw="5" slack="2"/>
<pin id="1433" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32_1/17 "/>
</bind>
</comp>

<comp id="1435" class="1004" name="zext_ln32_3_fu_1435">
<pin_list>
<pin id="1436" dir="0" index="0" bw="6" slack="0"/>
<pin id="1437" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32_3/17 "/>
</bind>
</comp>

<comp id="1441" class="1004" name="icmp_ln38_fu_1441">
<pin_list>
<pin id="1442" dir="0" index="0" bw="3" slack="0"/>
<pin id="1443" dir="0" index="1" bw="3" slack="0"/>
<pin id="1444" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln38/32 "/>
</bind>
</comp>

<comp id="1447" class="1004" name="count_fu_1447">
<pin_list>
<pin id="1448" dir="0" index="0" bw="3" slack="0"/>
<pin id="1449" dir="0" index="1" bw="1" slack="0"/>
<pin id="1450" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="count/32 "/>
</bind>
</comp>

<comp id="1453" class="1004" name="zext_ln1067_fu_1453">
<pin_list>
<pin id="1454" dir="0" index="0" bw="3" slack="0"/>
<pin id="1455" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1067/32 "/>
</bind>
</comp>

<comp id="1457" class="1004" name="tmp_55_fu_1457">
<pin_list>
<pin id="1458" dir="0" index="0" bw="5" slack="0"/>
<pin id="1459" dir="0" index="1" bw="3" slack="0"/>
<pin id="1460" dir="0" index="2" bw="1" slack="0"/>
<pin id="1461" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_55/32 "/>
</bind>
</comp>

<comp id="1465" class="1004" name="zext_ln1044_fu_1465">
<pin_list>
<pin id="1466" dir="0" index="0" bw="5" slack="0"/>
<pin id="1467" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1044/32 "/>
</bind>
</comp>

<comp id="1469" class="1004" name="add_ln1044_fu_1469">
<pin_list>
<pin id="1470" dir="0" index="0" bw="5" slack="0"/>
<pin id="1471" dir="0" index="1" bw="3" slack="0"/>
<pin id="1472" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1044/32 "/>
</bind>
</comp>

<comp id="1475" class="1004" name="zext_ln1044_1_fu_1475">
<pin_list>
<pin id="1476" dir="0" index="0" bw="6" slack="0"/>
<pin id="1477" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1044_1/32 "/>
</bind>
</comp>

<comp id="1480" class="1004" name="mrv_fu_1480">
<pin_list>
<pin id="1481" dir="0" index="0" bw="128" slack="0"/>
<pin id="1482" dir="0" index="1" bw="32" slack="0"/>
<pin id="1483" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/32 "/>
</bind>
</comp>

<comp id="1486" class="1004" name="mrv_1_fu_1486">
<pin_list>
<pin id="1487" dir="0" index="0" bw="128" slack="0"/>
<pin id="1488" dir="0" index="1" bw="32" slack="0"/>
<pin id="1489" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/32 "/>
</bind>
</comp>

<comp id="1492" class="1004" name="mrv_2_fu_1492">
<pin_list>
<pin id="1493" dir="0" index="0" bw="128" slack="0"/>
<pin id="1494" dir="0" index="1" bw="32" slack="0"/>
<pin id="1495" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/32 "/>
</bind>
</comp>

<comp id="1498" class="1004" name="mrv_3_fu_1498">
<pin_list>
<pin id="1499" dir="0" index="0" bw="128" slack="0"/>
<pin id="1500" dir="0" index="1" bw="32" slack="0"/>
<pin id="1501" dir="1" index="2" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/32 "/>
</bind>
</comp>

<comp id="1504" class="1004" name="xor_ln1067_fu_1504">
<pin_list>
<pin id="1505" dir="0" index="0" bw="3" slack="1"/>
<pin id="1506" dir="0" index="1" bw="3" slack="0"/>
<pin id="1507" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1067/33 "/>
</bind>
</comp>

<comp id="1510" class="1004" name="sext_ln1067_fu_1510">
<pin_list>
<pin id="1511" dir="0" index="0" bw="3" slack="0"/>
<pin id="1512" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1067/33 "/>
</bind>
</comp>

<comp id="1514" class="1004" name="zext_ln1067_4_fu_1514">
<pin_list>
<pin id="1515" dir="0" index="0" bw="3" slack="0"/>
<pin id="1516" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1067_4/33 "/>
</bind>
</comp>

<comp id="1520" class="1004" name="trunc_ln39_fu_1520">
<pin_list>
<pin id="1521" dir="0" index="0" bw="3" slack="1"/>
<pin id="1522" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln39/33 "/>
</bind>
</comp>

<comp id="1524" class="1004" name="icmp_ln39_fu_1524">
<pin_list>
<pin id="1525" dir="0" index="0" bw="2" slack="0"/>
<pin id="1526" dir="0" index="1" bw="2" slack="0"/>
<pin id="1527" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln39/33 "/>
</bind>
</comp>

<comp id="1530" class="1004" name="select_ln39_fu_1530">
<pin_list>
<pin id="1531" dir="0" index="0" bw="1" slack="0"/>
<pin id="1532" dir="0" index="1" bw="32" slack="1"/>
<pin id="1533" dir="0" index="2" bw="32" slack="0"/>
<pin id="1534" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln39/33 "/>
</bind>
</comp>

<comp id="1538" class="1004" name="icmp_ln39_1_fu_1538">
<pin_list>
<pin id="1539" dir="0" index="0" bw="2" slack="0"/>
<pin id="1540" dir="0" index="1" bw="2" slack="0"/>
<pin id="1541" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln39_1/33 "/>
</bind>
</comp>

<comp id="1544" class="1004" name="select_ln39_1_fu_1544">
<pin_list>
<pin id="1545" dir="0" index="0" bw="1" slack="0"/>
<pin id="1546" dir="0" index="1" bw="32" slack="1"/>
<pin id="1547" dir="0" index="2" bw="32" slack="0"/>
<pin id="1548" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln39_1/33 "/>
</bind>
</comp>

<comp id="1552" class="1004" name="icmp_ln39_2_fu_1552">
<pin_list>
<pin id="1553" dir="0" index="0" bw="2" slack="0"/>
<pin id="1554" dir="0" index="1" bw="2" slack="0"/>
<pin id="1555" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln39_2/33 "/>
</bind>
</comp>

<comp id="1558" class="1004" name="eigval_3_1_fu_1558">
<pin_list>
<pin id="1559" dir="0" index="0" bw="1" slack="0"/>
<pin id="1560" dir="0" index="1" bw="32" slack="1"/>
<pin id="1561" dir="0" index="2" bw="32" slack="0"/>
<pin id="1562" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="eigval_3_1/33 "/>
</bind>
</comp>

<comp id="1566" class="1004" name="eigval_2_1_fu_1566">
<pin_list>
<pin id="1567" dir="0" index="0" bw="1" slack="0"/>
<pin id="1568" dir="0" index="1" bw="32" slack="0"/>
<pin id="1569" dir="0" index="2" bw="32" slack="1"/>
<pin id="1570" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="eigval_2_1/33 "/>
</bind>
</comp>

<comp id="1574" class="1004" name="select_ln39_2_fu_1574">
<pin_list>
<pin id="1575" dir="0" index="0" bw="1" slack="0"/>
<pin id="1576" dir="0" index="1" bw="32" slack="0"/>
<pin id="1577" dir="0" index="2" bw="32" slack="1"/>
<pin id="1578" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln39_2/33 "/>
</bind>
</comp>

<comp id="1582" class="1004" name="eigval_1_1_fu_1582">
<pin_list>
<pin id="1583" dir="0" index="0" bw="1" slack="0"/>
<pin id="1584" dir="0" index="1" bw="32" slack="1"/>
<pin id="1585" dir="0" index="2" bw="32" slack="0"/>
<pin id="1586" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="eigval_1_1/33 "/>
</bind>
</comp>

<comp id="1590" class="1004" name="select_ln39_3_fu_1590">
<pin_list>
<pin id="1591" dir="0" index="0" bw="1" slack="0"/>
<pin id="1592" dir="0" index="1" bw="32" slack="0"/>
<pin id="1593" dir="0" index="2" bw="32" slack="1"/>
<pin id="1594" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln39_3/33 "/>
</bind>
</comp>

<comp id="1598" class="1004" name="select_ln39_4_fu_1598">
<pin_list>
<pin id="1599" dir="0" index="0" bw="1" slack="0"/>
<pin id="1600" dir="0" index="1" bw="32" slack="1"/>
<pin id="1601" dir="0" index="2" bw="32" slack="0"/>
<pin id="1602" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln39_4/33 "/>
</bind>
</comp>

<comp id="1606" class="1004" name="eigval_0_1_fu_1606">
<pin_list>
<pin id="1607" dir="0" index="0" bw="1" slack="0"/>
<pin id="1608" dir="0" index="1" bw="32" slack="1"/>
<pin id="1609" dir="0" index="2" bw="32" slack="0"/>
<pin id="1610" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="eigval_0_1/33 "/>
</bind>
</comp>

<comp id="1614" class="1004" name="icmp_ln40_fu_1614">
<pin_list>
<pin id="1615" dir="0" index="0" bw="3" slack="0"/>
<pin id="1616" dir="0" index="1" bw="3" slack="0"/>
<pin id="1617" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln40/34 "/>
</bind>
</comp>

<comp id="1620" class="1004" name="i_12_fu_1620">
<pin_list>
<pin id="1621" dir="0" index="0" bw="3" slack="0"/>
<pin id="1622" dir="0" index="1" bw="1" slack="0"/>
<pin id="1623" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_12/34 "/>
</bind>
</comp>

<comp id="1626" class="1004" name="zext_ln41_fu_1626">
<pin_list>
<pin id="1627" dir="0" index="0" bw="3" slack="0"/>
<pin id="1628" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41/34 "/>
</bind>
</comp>

<comp id="1630" class="1004" name="tmp_57_fu_1630">
<pin_list>
<pin id="1631" dir="0" index="0" bw="5" slack="0"/>
<pin id="1632" dir="0" index="1" bw="3" slack="0"/>
<pin id="1633" dir="0" index="2" bw="1" slack="0"/>
<pin id="1634" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_57/34 "/>
</bind>
</comp>

<comp id="1638" class="1004" name="zext_ln41_1_fu_1638">
<pin_list>
<pin id="1639" dir="0" index="0" bw="5" slack="0"/>
<pin id="1640" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41_1/34 "/>
</bind>
</comp>

<comp id="1642" class="1004" name="add_ln41_fu_1642">
<pin_list>
<pin id="1643" dir="0" index="0" bw="3" slack="0"/>
<pin id="1644" dir="0" index="1" bw="5" slack="0"/>
<pin id="1645" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln41/34 "/>
</bind>
</comp>

<comp id="1648" class="1004" name="zext_ln41_2_fu_1648">
<pin_list>
<pin id="1649" dir="0" index="0" bw="6" slack="0"/>
<pin id="1650" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41_2/34 "/>
</bind>
</comp>

<comp id="1653" class="1004" name="p_y_read_assign_fu_1653">
<pin_list>
<pin id="1654" dir="0" index="0" bw="32" slack="0"/>
<pin id="1655" dir="0" index="1" bw="32" slack="1"/>
<pin id="1656" dir="0" index="2" bw="32" slack="1"/>
<pin id="1657" dir="0" index="3" bw="32" slack="1"/>
<pin id="1658" dir="0" index="4" bw="32" slack="1"/>
<pin id="1659" dir="0" index="5" bw="2" slack="1"/>
<pin id="1660" dir="1" index="6" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="p_y_read_assign/34 "/>
</bind>
</comp>

<comp id="1662" class="1004" name="zext_ln43_fu_1662">
<pin_list>
<pin id="1663" dir="0" index="0" bw="2" slack="0"/>
<pin id="1664" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43/42 "/>
</bind>
</comp>

<comp id="1666" class="1004" name="icmp_ln43_fu_1666">
<pin_list>
<pin id="1667" dir="0" index="0" bw="2" slack="0"/>
<pin id="1668" dir="0" index="1" bw="2" slack="0"/>
<pin id="1669" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln43/42 "/>
</bind>
</comp>

<comp id="1672" class="1004" name="i_13_fu_1672">
<pin_list>
<pin id="1673" dir="0" index="0" bw="2" slack="0"/>
<pin id="1674" dir="0" index="1" bw="1" slack="0"/>
<pin id="1675" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_13/42 "/>
</bind>
</comp>

<comp id="1678" class="1004" name="tmp_59_fu_1678">
<pin_list>
<pin id="1679" dir="0" index="0" bw="4" slack="0"/>
<pin id="1680" dir="0" index="1" bw="2" slack="0"/>
<pin id="1681" dir="0" index="2" bw="2" slack="0"/>
<pin id="1682" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_59/42 "/>
</bind>
</comp>

<comp id="1686" class="1004" name="zext_ln44_1_fu_1686">
<pin_list>
<pin id="1687" dir="0" index="0" bw="4" slack="0"/>
<pin id="1688" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_1/42 "/>
</bind>
</comp>

<comp id="1692" class="1004" name="tmp_58_fu_1692">
<pin_list>
<pin id="1693" dir="0" index="0" bw="4" slack="0"/>
<pin id="1694" dir="0" index="1" bw="2" slack="9"/>
<pin id="1695" dir="0" index="2" bw="1" slack="0"/>
<pin id="1696" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_58/51 "/>
</bind>
</comp>

<comp id="1700" class="1004" name="zext_ln44_fu_1700">
<pin_list>
<pin id="1701" dir="0" index="0" bw="4" slack="0"/>
<pin id="1702" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44/51 "/>
</bind>
</comp>

<comp id="1704" class="1004" name="icmp_ln45_fu_1704">
<pin_list>
<pin id="1705" dir="0" index="0" bw="32" slack="0"/>
<pin id="1706" dir="0" index="1" bw="32" slack="0"/>
<pin id="1707" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45/52 "/>
</bind>
</comp>

<comp id="1710" class="1004" name="trunc_ln46_fu_1710">
<pin_list>
<pin id="1711" dir="0" index="0" bw="32" slack="0"/>
<pin id="1712" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln46/52 "/>
</bind>
</comp>

<comp id="1714" class="1004" name="add_ln46_fu_1714">
<pin_list>
<pin id="1715" dir="0" index="0" bw="4" slack="1"/>
<pin id="1716" dir="0" index="1" bw="6" slack="0"/>
<pin id="1717" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46/52 "/>
</bind>
</comp>

<comp id="1719" class="1004" name="sext_ln46_fu_1719">
<pin_list>
<pin id="1720" dir="0" index="0" bw="6" slack="0"/>
<pin id="1721" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln46/52 "/>
</bind>
</comp>

<comp id="1725" class="1004" name="j_8_fu_1725">
<pin_list>
<pin id="1726" dir="0" index="0" bw="1" slack="0"/>
<pin id="1727" dir="0" index="1" bw="32" slack="0"/>
<pin id="1728" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_8/52 "/>
</bind>
</comp>

<comp id="1731" class="1004" name="j_10_fu_1731">
<pin_list>
<pin id="1732" dir="0" index="0" bw="32" slack="0"/>
<pin id="1733" dir="0" index="1" bw="1" slack="0"/>
<pin id="1734" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_10/78 "/>
</bind>
</comp>

<comp id="1737" class="1004" name="icmp_ln48_fu_1737">
<pin_list>
<pin id="1738" dir="0" index="0" bw="32" slack="0"/>
<pin id="1739" dir="0" index="1" bw="32" slack="0"/>
<pin id="1740" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln48/78 "/>
</bind>
</comp>

<comp id="1743" class="1004" name="trunc_ln49_fu_1743">
<pin_list>
<pin id="1744" dir="0" index="0" bw="32" slack="0"/>
<pin id="1745" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln49/78 "/>
</bind>
</comp>

<comp id="1747" class="1004" name="tmp_63_fu_1747">
<pin_list>
<pin id="1748" dir="0" index="0" bw="34" slack="0"/>
<pin id="1749" dir="0" index="1" bw="32" slack="0"/>
<pin id="1750" dir="0" index="2" bw="2" slack="11"/>
<pin id="1751" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_63/78 "/>
</bind>
</comp>

<comp id="1755" class="1004" name="sext_ln49_fu_1755">
<pin_list>
<pin id="1756" dir="0" index="0" bw="34" slack="0"/>
<pin id="1757" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln49/78 "/>
</bind>
</comp>

<comp id="1761" class="1004" name="sext_ln49_cast_fu_1761">
<pin_list>
<pin id="1762" dir="0" index="0" bw="6" slack="0"/>
<pin id="1763" dir="0" index="1" bw="4" slack="1"/>
<pin id="1764" dir="0" index="2" bw="1" slack="0"/>
<pin id="1765" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sext_ln49_cast/79 "/>
</bind>
</comp>

<comp id="1768" class="1004" name="icmp_ln50_fu_1768">
<pin_list>
<pin id="1769" dir="0" index="0" bw="32" slack="0"/>
<pin id="1770" dir="0" index="1" bw="32" slack="0"/>
<pin id="1771" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln50/80 "/>
</bind>
</comp>

<comp id="1774" class="1004" name="trunc_ln51_fu_1774">
<pin_list>
<pin id="1775" dir="0" index="0" bw="32" slack="0"/>
<pin id="1776" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln51/80 "/>
</bind>
</comp>

<comp id="1778" class="1004" name="add_ln51_fu_1778">
<pin_list>
<pin id="1779" dir="0" index="0" bw="6" slack="1"/>
<pin id="1780" dir="0" index="1" bw="6" slack="0"/>
<pin id="1781" dir="1" index="2" bw="6" slack="8"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln51/80 "/>
</bind>
</comp>

<comp id="1783" class="1004" name="add_ln51_1_fu_1783">
<pin_list>
<pin id="1784" dir="0" index="0" bw="4" slack="4"/>
<pin id="1785" dir="0" index="1" bw="6" slack="0"/>
<pin id="1786" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln51_1/80 "/>
</bind>
</comp>

<comp id="1788" class="1004" name="sext_ln51_1_fu_1788">
<pin_list>
<pin id="1789" dir="0" index="0" bw="6" slack="0"/>
<pin id="1790" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln51_1/80 "/>
</bind>
</comp>

<comp id="1794" class="1004" name="q_1_fu_1794">
<pin_list>
<pin id="1795" dir="0" index="0" bw="1" slack="0"/>
<pin id="1796" dir="0" index="1" bw="32" slack="0"/>
<pin id="1797" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="q_1/80 "/>
</bind>
</comp>

<comp id="1800" class="1004" name="sext_ln51_fu_1800">
<pin_list>
<pin id="1801" dir="0" index="0" bw="6" slack="8"/>
<pin id="1802" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln51/88 "/>
</bind>
</comp>

<comp id="1805" class="1004" name="sext_ln57_fu_1805">
<pin_list>
<pin id="1806" dir="0" index="0" bw="3" slack="0"/>
<pin id="1807" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln57/96 "/>
</bind>
</comp>

<comp id="1809" class="1004" name="tmp_48_fu_1809">
<pin_list>
<pin id="1810" dir="0" index="0" bw="1" slack="0"/>
<pin id="1811" dir="0" index="1" bw="3" slack="0"/>
<pin id="1812" dir="0" index="2" bw="3" slack="0"/>
<pin id="1813" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_48/96 "/>
</bind>
</comp>

<comp id="1817" class="1004" name="zext_ln64_fu_1817">
<pin_list>
<pin id="1818" dir="0" index="0" bw="3" slack="0"/>
<pin id="1819" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln64/96 "/>
</bind>
</comp>

<comp id="1821" class="1004" name="tmp_61_fu_1821">
<pin_list>
<pin id="1822" dir="0" index="0" bw="5" slack="0"/>
<pin id="1823" dir="0" index="1" bw="3" slack="0"/>
<pin id="1824" dir="0" index="2" bw="1" slack="0"/>
<pin id="1825" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_61/96 "/>
</bind>
</comp>

<comp id="1829" class="1004" name="sext_ln64_fu_1829">
<pin_list>
<pin id="1830" dir="0" index="0" bw="5" slack="0"/>
<pin id="1831" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln64/96 "/>
</bind>
</comp>

<comp id="1833" class="1004" name="add_ln64_fu_1833">
<pin_list>
<pin id="1834" dir="0" index="0" bw="5" slack="0"/>
<pin id="1835" dir="0" index="1" bw="3" slack="4"/>
<pin id="1836" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln64/96 "/>
</bind>
</comp>

<comp id="1838" class="1004" name="zext_ln64_1_fu_1838">
<pin_list>
<pin id="1839" dir="0" index="0" bw="6" slack="0"/>
<pin id="1840" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln64_1/96 "/>
</bind>
</comp>

<comp id="1844" class="1004" name="add_ln62_fu_1844">
<pin_list>
<pin id="1845" dir="0" index="0" bw="5" slack="0"/>
<pin id="1846" dir="0" index="1" bw="3" slack="0"/>
<pin id="1847" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln62/96 "/>
</bind>
</comp>

<comp id="1850" class="1004" name="zext_ln62_fu_1850">
<pin_list>
<pin id="1851" dir="0" index="0" bw="6" slack="0"/>
<pin id="1852" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln62/96 "/>
</bind>
</comp>

<comp id="1856" class="1004" name="j_9_fu_1856">
<pin_list>
<pin id="1857" dir="0" index="0" bw="32" slack="0"/>
<pin id="1858" dir="0" index="1" bw="1" slack="0"/>
<pin id="1859" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_9/97 "/>
</bind>
</comp>

<comp id="1862" class="1004" name="icmp_ln59_fu_1862">
<pin_list>
<pin id="1863" dir="0" index="0" bw="32" slack="0"/>
<pin id="1864" dir="0" index="1" bw="32" slack="0"/>
<pin id="1865" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln59/97 "/>
</bind>
</comp>

<comp id="1868" class="1004" name="trunc_ln60_fu_1868">
<pin_list>
<pin id="1869" dir="0" index="0" bw="32" slack="0"/>
<pin id="1870" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln60/97 "/>
</bind>
</comp>

<comp id="1872" class="1004" name="trunc_ln60_1_fu_1872">
<pin_list>
<pin id="1873" dir="0" index="0" bw="32" slack="0"/>
<pin id="1874" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln60_1/97 "/>
</bind>
</comp>

<comp id="1876" class="1004" name="sext_ln60_1_cast_fu_1876">
<pin_list>
<pin id="1877" dir="0" index="0" bw="6" slack="0"/>
<pin id="1878" dir="0" index="1" bw="4" slack="0"/>
<pin id="1879" dir="0" index="2" bw="1" slack="0"/>
<pin id="1880" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sext_ln60_1_cast/97 "/>
</bind>
</comp>

<comp id="1884" class="1004" name="add_ln60_fu_1884">
<pin_list>
<pin id="1885" dir="0" index="0" bw="6" slack="0"/>
<pin id="1886" dir="0" index="1" bw="3" slack="5"/>
<pin id="1887" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60/97 "/>
</bind>
</comp>

<comp id="1889" class="1004" name="sext_ln60_fu_1889">
<pin_list>
<pin id="1890" dir="0" index="0" bw="6" slack="0"/>
<pin id="1891" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60/97 "/>
</bind>
</comp>

<comp id="1895" class="1004" name="add_ln60_1_fu_1895">
<pin_list>
<pin id="1896" dir="0" index="0" bw="5" slack="1"/>
<pin id="1897" dir="0" index="1" bw="6" slack="0"/>
<pin id="1898" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60_1/97 "/>
</bind>
</comp>

<comp id="1900" class="1004" name="sext_ln60_1_fu_1900">
<pin_list>
<pin id="1901" dir="0" index="0" bw="6" slack="0"/>
<pin id="1902" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60_1/97 "/>
</bind>
</comp>

<comp id="1906" class="1004" name="m_fu_1906">
<pin_list>
<pin id="1907" dir="0" index="0" bw="3" slack="1"/>
<pin id="1908" dir="0" index="1" bw="1" slack="0"/>
<pin id="1909" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m/97 "/>
</bind>
</comp>

<comp id="1912" class="1004" name="bitcast_ln444_fu_1912">
<pin_list>
<pin id="1913" dir="0" index="0" bw="32" slack="1"/>
<pin id="1914" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln444/112 "/>
</bind>
</comp>

<comp id="1916" class="1004" name="xor_ln444_fu_1916">
<pin_list>
<pin id="1917" dir="0" index="0" bw="32" slack="0"/>
<pin id="1918" dir="0" index="1" bw="32" slack="0"/>
<pin id="1919" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln444/112 "/>
</bind>
</comp>

<comp id="1922" class="1004" name="p_r_M_real_14_fu_1922">
<pin_list>
<pin id="1923" dir="0" index="0" bw="32" slack="0"/>
<pin id="1924" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_r_M_real_14/112 "/>
</bind>
</comp>

<comp id="1928" class="1004" name="bitcast_ln444_3_fu_1928">
<pin_list>
<pin id="1929" dir="0" index="0" bw="32" slack="1"/>
<pin id="1930" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln444_3/112 "/>
</bind>
</comp>

<comp id="1932" class="1004" name="xor_ln444_1_fu_1932">
<pin_list>
<pin id="1933" dir="0" index="0" bw="32" slack="0"/>
<pin id="1934" dir="0" index="1" bw="32" slack="0"/>
<pin id="1935" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln444_1/112 "/>
</bind>
</comp>

<comp id="1938" class="1004" name="p_r_M_imag_13_fu_1938">
<pin_list>
<pin id="1939" dir="0" index="0" bw="32" slack="0"/>
<pin id="1940" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_r_M_imag_13/112 "/>
</bind>
</comp>

<comp id="1944" class="1004" name="icmp_ln67_fu_1944">
<pin_list>
<pin id="1945" dir="0" index="0" bw="3" slack="0"/>
<pin id="1946" dir="0" index="1" bw="3" slack="0"/>
<pin id="1947" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln67/171 "/>
</bind>
</comp>

<comp id="1950" class="1004" name="i_14_fu_1950">
<pin_list>
<pin id="1951" dir="0" index="0" bw="3" slack="0"/>
<pin id="1952" dir="0" index="1" bw="1" slack="0"/>
<pin id="1953" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_14/171 "/>
</bind>
</comp>

<comp id="1956" class="1004" name="tmp_62_fu_1956">
<pin_list>
<pin id="1957" dir="0" index="0" bw="5" slack="0"/>
<pin id="1958" dir="0" index="1" bw="3" slack="0"/>
<pin id="1959" dir="0" index="2" bw="1" slack="0"/>
<pin id="1960" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_62/171 "/>
</bind>
</comp>

<comp id="1964" class="1004" name="zext_ln68_fu_1964">
<pin_list>
<pin id="1965" dir="0" index="0" bw="5" slack="0"/>
<pin id="1966" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68/171 "/>
</bind>
</comp>

<comp id="1968" class="1004" name="add_ln68_fu_1968">
<pin_list>
<pin id="1969" dir="0" index="0" bw="3" slack="25"/>
<pin id="1970" dir="0" index="1" bw="5" slack="0"/>
<pin id="1971" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln68/171 "/>
</bind>
</comp>

<comp id="1973" class="1004" name="zext_ln68_1_fu_1973">
<pin_list>
<pin id="1974" dir="0" index="0" bw="6" slack="0"/>
<pin id="1975" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68_1/171 "/>
</bind>
</comp>

<comp id="1979" class="1005" name="eigval_3_read_2_reg_1979">
<pin_list>
<pin id="1980" dir="0" index="0" bw="32" slack="11"/>
<pin id="1981" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="eigval_3_read_2 "/>
</bind>
</comp>

<comp id="1984" class="1005" name="eigval_2_read_2_reg_1984">
<pin_list>
<pin id="1985" dir="0" index="0" bw="32" slack="11"/>
<pin id="1986" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="eigval_2_read_2 "/>
</bind>
</comp>

<comp id="1989" class="1005" name="eigval_1_read_2_reg_1989">
<pin_list>
<pin id="1990" dir="0" index="0" bw="32" slack="11"/>
<pin id="1991" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="eigval_1_read_2 "/>
</bind>
</comp>

<comp id="1994" class="1005" name="eigval_0_read_2_reg_1994">
<pin_list>
<pin id="1995" dir="0" index="0" bw="32" slack="11"/>
<pin id="1996" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="eigval_0_read_2 "/>
</bind>
</comp>

<comp id="1999" class="1005" name="add_ln11_reg_1999">
<pin_list>
<pin id="2000" dir="0" index="0" bw="2" slack="0"/>
<pin id="2001" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln11 "/>
</bind>
</comp>

<comp id="2004" class="1005" name="add_ln11_1_reg_2004">
<pin_list>
<pin id="2005" dir="0" index="0" bw="2" slack="0"/>
<pin id="2006" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln11_1 "/>
</bind>
</comp>

<comp id="2015" class="1005" name="add_ln12_reg_2015">
<pin_list>
<pin id="2016" dir="0" index="0" bw="2" slack="0"/>
<pin id="2017" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln12 "/>
</bind>
</comp>

<comp id="2020" class="1005" name="add_ln12_1_reg_2020">
<pin_list>
<pin id="2021" dir="0" index="0" bw="2" slack="0"/>
<pin id="2022" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln12_1 "/>
</bind>
</comp>

<comp id="2031" class="1005" name="add_ln13_reg_2031">
<pin_list>
<pin id="2032" dir="0" index="0" bw="2" slack="0"/>
<pin id="2033" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln13 "/>
</bind>
</comp>

<comp id="2036" class="1005" name="add_ln13_1_reg_2036">
<pin_list>
<pin id="2037" dir="0" index="0" bw="2" slack="0"/>
<pin id="2038" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln13_1 "/>
</bind>
</comp>

<comp id="2047" class="1005" name="add_ln14_reg_2047">
<pin_list>
<pin id="2048" dir="0" index="0" bw="2" slack="0"/>
<pin id="2049" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln14 "/>
</bind>
</comp>

<comp id="2052" class="1005" name="add_ln14_1_reg_2052">
<pin_list>
<pin id="2053" dir="0" index="0" bw="2" slack="0"/>
<pin id="2054" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln14_1 "/>
</bind>
</comp>

<comp id="2066" class="1005" name="i_reg_2066">
<pin_list>
<pin id="2067" dir="0" index="0" bw="3" slack="0"/>
<pin id="2068" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="2071" class="1005" name="zext_ln20_reg_2071">
<pin_list>
<pin id="2072" dir="0" index="0" bw="6" slack="1"/>
<pin id="2073" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln20 "/>
</bind>
</comp>

<comp id="2079" class="1005" name="j_reg_2079">
<pin_list>
<pin id="2080" dir="0" index="0" bw="3" slack="0"/>
<pin id="2081" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="2084" class="1005" name="zext_ln21_1_reg_2084">
<pin_list>
<pin id="2085" dir="0" index="0" bw="64" slack="1"/>
<pin id="2086" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln21_1 "/>
</bind>
</comp>

<comp id="2092" class="1005" name="Rx_M_real_addr_reg_2092">
<pin_list>
<pin id="2093" dir="0" index="0" bw="4" slack="1"/>
<pin id="2094" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="Rx_M_real_addr "/>
</bind>
</comp>

<comp id="2097" class="1005" name="Rx_M_imag_addr_reg_2097">
<pin_list>
<pin id="2098" dir="0" index="0" bw="4" slack="1"/>
<pin id="2099" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="Rx_M_imag_addr "/>
</bind>
</comp>

<comp id="2105" class="1005" name="i_10_reg_2105">
<pin_list>
<pin id="2106" dir="0" index="0" bw="5" slack="0"/>
<pin id="2107" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_10 "/>
</bind>
</comp>

<comp id="2113" class="1005" name="i_11_reg_2113">
<pin_list>
<pin id="2114" dir="0" index="0" bw="3" slack="0"/>
<pin id="2115" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_11 "/>
</bind>
</comp>

<comp id="2118" class="1005" name="zext_ln28_reg_2118">
<pin_list>
<pin id="2119" dir="0" index="0" bw="6" slack="1"/>
<pin id="2120" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln28 "/>
</bind>
</comp>

<comp id="2127" class="1005" name="j_7_reg_2127">
<pin_list>
<pin id="2128" dir="0" index="0" bw="3" slack="0"/>
<pin id="2129" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j_7 "/>
</bind>
</comp>

<comp id="2132" class="1005" name="zext_ln34_reg_2132">
<pin_list>
<pin id="2133" dir="0" index="0" bw="6" slack="1"/>
<pin id="2134" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln34 "/>
</bind>
</comp>

<comp id="2137" class="1005" name="eig_mat_M_real_addr_3_reg_2137">
<pin_list>
<pin id="2138" dir="0" index="0" bw="4" slack="1"/>
<pin id="2139" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="eig_mat_M_real_addr_3 "/>
</bind>
</comp>

<comp id="2142" class="1005" name="eig_mat_M_imag_addr_2_reg_2142">
<pin_list>
<pin id="2143" dir="0" index="0" bw="4" slack="1"/>
<pin id="2144" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="eig_mat_M_imag_addr_2 "/>
</bind>
</comp>

<comp id="2150" class="1005" name="k_reg_2150">
<pin_list>
<pin id="2151" dir="0" index="0" bw="3" slack="0"/>
<pin id="2152" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="2155" class="1005" name="Q_temp_M_real_addr_1_reg_2155">
<pin_list>
<pin id="2156" dir="0" index="0" bw="4" slack="1"/>
<pin id="2157" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="Q_temp_M_real_addr_1 "/>
</bind>
</comp>

<comp id="2160" class="1005" name="Q_temp_M_imag_addr_1_reg_2160">
<pin_list>
<pin id="2161" dir="0" index="0" bw="4" slack="1"/>
<pin id="2162" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="Q_temp_M_imag_addr_1 "/>
</bind>
</comp>

<comp id="2165" class="1005" name="R_temp_M_real_addr_1_reg_2165">
<pin_list>
<pin id="2166" dir="0" index="0" bw="4" slack="1"/>
<pin id="2167" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="R_temp_M_real_addr_1 "/>
</bind>
</comp>

<comp id="2170" class="1005" name="R_temp_M_imag_addr_1_reg_2170">
<pin_list>
<pin id="2171" dir="0" index="0" bw="4" slack="1"/>
<pin id="2172" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="R_temp_M_imag_addr_1 "/>
</bind>
</comp>

<comp id="2175" class="1005" name="p_r_M_real_13_reg_2175">
<pin_list>
<pin id="2176" dir="0" index="0" bw="32" slack="1"/>
<pin id="2177" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_real_13 "/>
</bind>
</comp>

<comp id="2181" class="1005" name="p_r_M_imag_12_reg_2181">
<pin_list>
<pin id="2182" dir="0" index="0" bw="32" slack="1"/>
<pin id="2183" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_imag_12 "/>
</bind>
</comp>

<comp id="2187" class="1005" name="p_t_real_reg_2187">
<pin_list>
<pin id="2188" dir="0" index="0" bw="32" slack="1"/>
<pin id="2189" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_t_real "/>
</bind>
</comp>

<comp id="2193" class="1005" name="p_t_imag_reg_2193">
<pin_list>
<pin id="2194" dir="0" index="0" bw="32" slack="1"/>
<pin id="2195" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_t_imag "/>
</bind>
</comp>

<comp id="2202" class="1005" name="count_reg_2202">
<pin_list>
<pin id="2203" dir="0" index="0" bw="3" slack="0"/>
<pin id="2204" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="count "/>
</bind>
</comp>

<comp id="2207" class="1005" name="zext_ln1067_reg_2207">
<pin_list>
<pin id="2208" dir="0" index="0" bw="6" slack="4"/>
<pin id="2209" dir="1" index="1" bw="6" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln1067 "/>
</bind>
</comp>

<comp id="2214" class="1005" name="eig_mat_M_real_addr_2_reg_2214">
<pin_list>
<pin id="2215" dir="0" index="0" bw="4" slack="1"/>
<pin id="2216" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="eig_mat_M_real_addr_2 "/>
</bind>
</comp>

<comp id="2219" class="1005" name="U_M_real_addr_reg_2219">
<pin_list>
<pin id="2220" dir="0" index="0" bw="4" slack="2"/>
<pin id="2221" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="U_M_real_addr "/>
</bind>
</comp>

<comp id="2224" class="1005" name="U_M_imag_addr_reg_2224">
<pin_list>
<pin id="2225" dir="0" index="0" bw="4" slack="2"/>
<pin id="2226" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="U_M_imag_addr "/>
</bind>
</comp>

<comp id="2229" class="1005" name="trunc_ln39_reg_2229">
<pin_list>
<pin id="2230" dir="0" index="0" bw="2" slack="1"/>
<pin id="2231" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln39 "/>
</bind>
</comp>

<comp id="2234" class="1005" name="eigval_3_1_reg_2234">
<pin_list>
<pin id="2235" dir="0" index="0" bw="32" slack="1"/>
<pin id="2236" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="eigval_3_1 "/>
</bind>
</comp>

<comp id="2240" class="1005" name="eigval_2_1_reg_2240">
<pin_list>
<pin id="2241" dir="0" index="0" bw="32" slack="1"/>
<pin id="2242" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="eigval_2_1 "/>
</bind>
</comp>

<comp id="2246" class="1005" name="eigval_1_1_reg_2246">
<pin_list>
<pin id="2247" dir="0" index="0" bw="32" slack="1"/>
<pin id="2248" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="eigval_1_1 "/>
</bind>
</comp>

<comp id="2252" class="1005" name="eigval_0_1_reg_2252">
<pin_list>
<pin id="2253" dir="0" index="0" bw="32" slack="1"/>
<pin id="2254" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="eigval_0_1 "/>
</bind>
</comp>

<comp id="2261" class="1005" name="i_12_reg_2261">
<pin_list>
<pin id="2262" dir="0" index="0" bw="3" slack="0"/>
<pin id="2263" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_12 "/>
</bind>
</comp>

<comp id="2266" class="1005" name="zext_ln41_2_reg_2266">
<pin_list>
<pin id="2267" dir="0" index="0" bw="64" slack="6"/>
<pin id="2268" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opset="zext_ln41_2 "/>
</bind>
</comp>

<comp id="2273" class="1005" name="Rx_M_real_addr_1_reg_2273">
<pin_list>
<pin id="2274" dir="0" index="0" bw="4" slack="1"/>
<pin id="2275" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="Rx_M_real_addr_1 "/>
</bind>
</comp>

<comp id="2278" class="1005" name="p_y_read_assign_reg_2278">
<pin_list>
<pin id="2279" dir="0" index="0" bw="32" slack="2"/>
<pin id="2280" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_y_read_assign "/>
</bind>
</comp>

<comp id="2283" class="1005" name="p_r_M_real_reg_2283">
<pin_list>
<pin id="2284" dir="0" index="0" bw="32" slack="1"/>
<pin id="2285" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_real "/>
</bind>
</comp>

<comp id="2288" class="1005" name="Rx_M_imag_addr_1_reg_2288">
<pin_list>
<pin id="2289" dir="0" index="0" bw="4" slack="1"/>
<pin id="2290" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="Rx_M_imag_addr_1 "/>
</bind>
</comp>

<comp id="2293" class="1005" name="zext_ln43_reg_2293">
<pin_list>
<pin id="2294" dir="0" index="0" bw="32" slack="10"/>
<pin id="2295" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="zext_ln43 "/>
</bind>
</comp>

<comp id="2303" class="1005" name="i_13_reg_2303">
<pin_list>
<pin id="2304" dir="0" index="0" bw="2" slack="0"/>
<pin id="2305" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_13 "/>
</bind>
</comp>

<comp id="2308" class="1005" name="Rx_temp_M_real_addr_3_reg_2308">
<pin_list>
<pin id="2309" dir="0" index="0" bw="4" slack="1"/>
<pin id="2310" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="Rx_temp_M_real_addr_3 "/>
</bind>
</comp>

<comp id="2313" class="1005" name="Rx_temp_M_imag_addr_3_reg_2313">
<pin_list>
<pin id="2314" dir="0" index="0" bw="4" slack="1"/>
<pin id="2315" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="Rx_temp_M_imag_addr_3 "/>
</bind>
</comp>

<comp id="2318" class="1005" name="zext_ln44_reg_2318">
<pin_list>
<pin id="2319" dir="0" index="0" bw="6" slack="1"/>
<pin id="2320" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln44 "/>
</bind>
</comp>

<comp id="2327" class="1005" name="Rx_temp_M_real_addr_4_reg_2327">
<pin_list>
<pin id="2328" dir="0" index="0" bw="4" slack="1"/>
<pin id="2329" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="Rx_temp_M_real_addr_4 "/>
</bind>
</comp>

<comp id="2332" class="1005" name="Rx_temp_M_imag_addr_4_reg_2332">
<pin_list>
<pin id="2333" dir="0" index="0" bw="4" slack="1"/>
<pin id="2334" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="Rx_temp_M_imag_addr_4 "/>
</bind>
</comp>

<comp id="2337" class="1005" name="j_8_reg_2337">
<pin_list>
<pin id="2338" dir="0" index="0" bw="32" slack="0"/>
<pin id="2339" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j_8 "/>
</bind>
</comp>

<comp id="2342" class="1005" name="j_10_reg_2342">
<pin_list>
<pin id="2343" dir="0" index="0" bw="32" slack="0"/>
<pin id="2344" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j_10 "/>
</bind>
</comp>

<comp id="2350" class="1005" name="trunc_ln49_reg_2350">
<pin_list>
<pin id="2351" dir="0" index="0" bw="4" slack="1"/>
<pin id="2352" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln49 "/>
</bind>
</comp>

<comp id="2355" class="1005" name="Rx_temp_M_real_addr_7_reg_2355">
<pin_list>
<pin id="2356" dir="0" index="0" bw="4" slack="1"/>
<pin id="2357" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="Rx_temp_M_real_addr_7 "/>
</bind>
</comp>

<comp id="2360" class="1005" name="Rx_temp_M_imag_addr_7_reg_2360">
<pin_list>
<pin id="2361" dir="0" index="0" bw="4" slack="1"/>
<pin id="2362" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="Rx_temp_M_imag_addr_7 "/>
</bind>
</comp>

<comp id="2365" class="1005" name="sext_ln49_cast_reg_2365">
<pin_list>
<pin id="2366" dir="0" index="0" bw="6" slack="1"/>
<pin id="2367" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln49_cast "/>
</bind>
</comp>

<comp id="2373" class="1005" name="add_ln51_reg_2373">
<pin_list>
<pin id="2374" dir="0" index="0" bw="6" slack="8"/>
<pin id="2375" dir="1" index="1" bw="6" slack="8"/>
</pin_list>
<bind>
<opset="add_ln51 "/>
</bind>
</comp>

<comp id="2378" class="1005" name="Rx_temp_M_real_addr_9_reg_2378">
<pin_list>
<pin id="2379" dir="0" index="0" bw="4" slack="1"/>
<pin id="2380" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="Rx_temp_M_real_addr_9 "/>
</bind>
</comp>

<comp id="2383" class="1005" name="Rx_temp_M_imag_addr_9_reg_2383">
<pin_list>
<pin id="2384" dir="0" index="0" bw="4" slack="1"/>
<pin id="2385" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="Rx_temp_M_imag_addr_9 "/>
</bind>
</comp>

<comp id="2388" class="1005" name="q_1_reg_2388">
<pin_list>
<pin id="2389" dir="0" index="0" bw="32" slack="0"/>
<pin id="2390" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="q_1 "/>
</bind>
</comp>

<comp id="2393" class="1005" name="Rx_temp_M_real_addr_8_reg_2393">
<pin_list>
<pin id="2394" dir="0" index="0" bw="4" slack="1"/>
<pin id="2395" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="Rx_temp_M_real_addr_8 "/>
</bind>
</comp>

<comp id="2398" class="1005" name="Rx_temp_M_imag_addr_8_reg_2398">
<pin_list>
<pin id="2399" dir="0" index="0" bw="4" slack="1"/>
<pin id="2400" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="Rx_temp_M_imag_addr_8 "/>
</bind>
</comp>

<comp id="2403" class="1005" name="sext_ln57_reg_2403">
<pin_list>
<pin id="2404" dir="0" index="0" bw="32" slack="1"/>
<pin id="2405" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln57 "/>
</bind>
</comp>

<comp id="2411" class="1005" name="sext_ln64_reg_2411">
<pin_list>
<pin id="2412" dir="0" index="0" bw="6" slack="1"/>
<pin id="2413" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln64 "/>
</bind>
</comp>

<comp id="2416" class="1005" name="U_M_real_addr_2_reg_2416">
<pin_list>
<pin id="2417" dir="0" index="0" bw="4" slack="26"/>
<pin id="2418" dir="1" index="1" bw="4" slack="26"/>
</pin_list>
<bind>
<opset="U_M_real_addr_2 "/>
</bind>
</comp>

<comp id="2421" class="1005" name="U_M_imag_addr_2_reg_2421">
<pin_list>
<pin id="2422" dir="0" index="0" bw="4" slack="26"/>
<pin id="2423" dir="1" index="1" bw="4" slack="26"/>
</pin_list>
<bind>
<opset="U_M_imag_addr_2 "/>
</bind>
</comp>

<comp id="2426" class="1005" name="Rx_temp_M_real_addr_5_reg_2426">
<pin_list>
<pin id="2427" dir="0" index="0" bw="4" slack="1"/>
<pin id="2428" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="Rx_temp_M_real_addr_5 "/>
</bind>
</comp>

<comp id="2431" class="1005" name="Rx_temp_M_imag_addr_5_reg_2431">
<pin_list>
<pin id="2432" dir="0" index="0" bw="4" slack="1"/>
<pin id="2433" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="Rx_temp_M_imag_addr_5 "/>
</bind>
</comp>

<comp id="2436" class="1005" name="j_9_reg_2436">
<pin_list>
<pin id="2437" dir="0" index="0" bw="32" slack="0"/>
<pin id="2438" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j_9 "/>
</bind>
</comp>

<comp id="2444" class="1005" name="U_M_real_addr_3_reg_2444">
<pin_list>
<pin id="2445" dir="0" index="0" bw="4" slack="1"/>
<pin id="2446" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="U_M_real_addr_3 "/>
</bind>
</comp>

<comp id="2449" class="1005" name="U_M_imag_addr_3_reg_2449">
<pin_list>
<pin id="2450" dir="0" index="0" bw="4" slack="1"/>
<pin id="2451" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="U_M_imag_addr_3 "/>
</bind>
</comp>

<comp id="2454" class="1005" name="Rx_temp_M_real_addr_6_reg_2454">
<pin_list>
<pin id="2455" dir="0" index="0" bw="4" slack="1"/>
<pin id="2456" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="Rx_temp_M_real_addr_6 "/>
</bind>
</comp>

<comp id="2459" class="1005" name="Rx_temp_M_imag_addr_6_reg_2459">
<pin_list>
<pin id="2460" dir="0" index="0" bw="4" slack="1"/>
<pin id="2461" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="Rx_temp_M_imag_addr_6 "/>
</bind>
</comp>

<comp id="2464" class="1005" name="m_reg_2464">
<pin_list>
<pin id="2465" dir="0" index="0" bw="3" slack="1"/>
<pin id="2466" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="m "/>
</bind>
</comp>

<comp id="2469" class="1005" name="sum_M_real_1_reg_2469">
<pin_list>
<pin id="2470" dir="0" index="0" bw="32" slack="1"/>
<pin id="2471" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_M_real_1 "/>
</bind>
</comp>

<comp id="2474" class="1005" name="p_r_M_real_14_reg_2474">
<pin_list>
<pin id="2475" dir="0" index="0" bw="32" slack="1"/>
<pin id="2476" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_real_14 "/>
</bind>
</comp>

<comp id="2480" class="1005" name="p_r_M_imag_13_reg_2480">
<pin_list>
<pin id="2481" dir="0" index="0" bw="32" slack="1"/>
<pin id="2482" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_imag_13 "/>
</bind>
</comp>

<comp id="2486" class="1005" name="tmp_7_i_i_reg_2486">
<pin_list>
<pin id="2487" dir="0" index="0" bw="32" slack="1"/>
<pin id="2488" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7_i_i "/>
</bind>
</comp>

<comp id="2491" class="1005" name="tmp_8_i_i_reg_2491">
<pin_list>
<pin id="2492" dir="0" index="0" bw="32" slack="1"/>
<pin id="2493" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8_i_i "/>
</bind>
</comp>

<comp id="2496" class="1005" name="tmp_9_i_i_reg_2496">
<pin_list>
<pin id="2497" dir="0" index="0" bw="32" slack="1"/>
<pin id="2498" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9_i_i "/>
</bind>
</comp>

<comp id="2501" class="1005" name="sum_M_real_reg_2501">
<pin_list>
<pin id="2502" dir="0" index="0" bw="32" slack="1"/>
<pin id="2503" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_M_real "/>
</bind>
</comp>

<comp id="2507" class="1005" name="sum_M_imag_reg_2507">
<pin_list>
<pin id="2508" dir="0" index="0" bw="32" slack="1"/>
<pin id="2509" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_M_imag "/>
</bind>
</comp>

<comp id="2513" class="1005" name="midsum_1_reg_2513">
<pin_list>
<pin id="2514" dir="0" index="0" bw="32" slack="1"/>
<pin id="2515" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="midsum_1 "/>
</bind>
</comp>

<comp id="2518" class="1005" name="midsum_reg_2518">
<pin_list>
<pin id="2519" dir="0" index="0" bw="32" slack="1"/>
<pin id="2520" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="midsum "/>
</bind>
</comp>

<comp id="2528" class="1005" name="i_14_reg_2528">
<pin_list>
<pin id="2529" dir="0" index="0" bw="3" slack="0"/>
<pin id="2530" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_14 "/>
</bind>
</comp>

<comp id="2533" class="1005" name="U_M_real_addr_4_reg_2533">
<pin_list>
<pin id="2534" dir="0" index="0" bw="4" slack="1"/>
<pin id="2535" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="U_M_real_addr_4 "/>
</bind>
</comp>

<comp id="2538" class="1005" name="U_M_imag_addr_4_reg_2538">
<pin_list>
<pin id="2539" dir="0" index="0" bw="4" slack="1"/>
<pin id="2540" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="U_M_imag_addr_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="99"><net_src comp="26" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="26" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="26" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="26" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="26" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="26" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="26" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="26" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="132"><net_src comp="24" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="14" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="24" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="12" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="24" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="10" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="24" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="8" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="157"><net_src comp="38" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="163"><net_src comp="38" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="169"><net_src comp="40" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="170"><net_src comp="152" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="176"><net_src comp="40" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="177"><net_src comp="158" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="183"><net_src comp="38" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="189"><net_src comp="38" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="195"><net_src comp="40" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="196"><net_src comp="178" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="202"><net_src comp="40" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="203"><net_src comp="184" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="209"><net_src comp="38" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="215"><net_src comp="38" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="221"><net_src comp="40" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="222"><net_src comp="204" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="228"><net_src comp="40" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="229"><net_src comp="210" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="235"><net_src comp="38" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="241"><net_src comp="38" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="247"><net_src comp="40" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="248"><net_src comp="230" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="254"><net_src comp="40" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="255"><net_src comp="236" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="261"><net_src comp="0" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="38" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="268"><net_src comp="2" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="38" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="275"><net_src comp="256" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="281"><net_src comp="263" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="287"><net_src comp="38" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="293"><net_src comp="38" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="299"><net_src comp="38" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="305"><net_src comp="38" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="306"><net_src comp="270" pin="3"/><net_sink comp="242" pin=1"/></net>

<net id="307"><net_src comp="294" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="308"><net_src comp="276" pin="3"/><net_sink comp="249" pin=1"/></net>

<net id="309"><net_src comp="300" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="310"><net_src comp="270" pin="3"/><net_sink comp="216" pin=1"/></net>

<net id="311"><net_src comp="282" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="312"><net_src comp="276" pin="3"/><net_sink comp="223" pin=1"/></net>

<net id="313"><net_src comp="288" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="319"><net_src comp="38" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="325"><net_src comp="38" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="331"><net_src comp="38" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="337"><net_src comp="38" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="343"><net_src comp="38" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="349"><net_src comp="38" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="350"><net_src comp="338" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="351"><net_src comp="344" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="352"><net_src comp="326" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="353"><net_src comp="332" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="359"><net_src comp="38" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="360"><net_src comp="354" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="366"><net_src comp="4" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="367"><net_src comp="38" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="373"><net_src comp="6" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="374"><net_src comp="38" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="380"><net_src comp="0" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="381"><net_src comp="38" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="382"><net_src comp="375" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="388"><net_src comp="2" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="389"><net_src comp="38" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="390"><net_src comp="383" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="396"><net_src comp="38" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="402"><net_src comp="38" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="403"><net_src comp="391" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="404"><net_src comp="397" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="410"><net_src comp="38" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="416"><net_src comp="38" pin="0"/><net_sink comp="411" pin=1"/></net>

<net id="417"><net_src comp="405" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="418"><net_src comp="411" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="424"><net_src comp="70" pin="0"/><net_sink comp="419" pin=1"/></net>

<net id="430"><net_src comp="40" pin="0"/><net_sink comp="425" pin=1"/></net>

<net id="436"><net_src comp="38" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="442"><net_src comp="38" pin="0"/><net_sink comp="437" pin=1"/></net>

<net id="443"><net_src comp="431" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="444"><net_src comp="437" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="450"><net_src comp="38" pin="0"/><net_sink comp="445" pin=1"/></net>

<net id="456"><net_src comp="38" pin="0"/><net_sink comp="451" pin=1"/></net>

<net id="457"><net_src comp="445" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="458"><net_src comp="451" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="464"><net_src comp="38" pin="0"/><net_sink comp="459" pin=1"/></net>

<net id="470"><net_src comp="38" pin="0"/><net_sink comp="465" pin=1"/></net>

<net id="471"><net_src comp="459" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="472"><net_src comp="465" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="478"><net_src comp="38" pin="0"/><net_sink comp="473" pin=1"/></net>

<net id="484"><net_src comp="38" pin="0"/><net_sink comp="479" pin=1"/></net>

<net id="485"><net_src comp="473" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="486"><net_src comp="479" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="492"><net_src comp="4" pin="0"/><net_sink comp="487" pin=0"/></net>

<net id="493"><net_src comp="38" pin="0"/><net_sink comp="487" pin=1"/></net>

<net id="499"><net_src comp="6" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="500"><net_src comp="38" pin="0"/><net_sink comp="494" pin=1"/></net>

<net id="506"><net_src comp="38" pin="0"/><net_sink comp="501" pin=1"/></net>

<net id="512"><net_src comp="38" pin="0"/><net_sink comp="507" pin=1"/></net>

<net id="518"><net_src comp="4" pin="0"/><net_sink comp="513" pin=0"/></net>

<net id="519"><net_src comp="38" pin="0"/><net_sink comp="513" pin=1"/></net>

<net id="525"><net_src comp="6" pin="0"/><net_sink comp="520" pin=0"/></net>

<net id="526"><net_src comp="38" pin="0"/><net_sink comp="520" pin=1"/></net>

<net id="532"><net_src comp="38" pin="0"/><net_sink comp="527" pin=1"/></net>

<net id="538"><net_src comp="38" pin="0"/><net_sink comp="533" pin=1"/></net>

<net id="539"><net_src comp="527" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="540"><net_src comp="533" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="541"><net_src comp="513" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="542"><net_src comp="520" pin="3"/><net_sink comp="425" pin=0"/></net>

<net id="548"><net_src comp="4" pin="0"/><net_sink comp="543" pin=0"/></net>

<net id="549"><net_src comp="38" pin="0"/><net_sink comp="543" pin=1"/></net>

<net id="555"><net_src comp="6" pin="0"/><net_sink comp="550" pin=0"/></net>

<net id="556"><net_src comp="38" pin="0"/><net_sink comp="550" pin=1"/></net>

<net id="557"><net_src comp="543" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="558"><net_src comp="550" pin="3"/><net_sink comp="425" pin=0"/></net>

<net id="562"><net_src comp="28" pin="0"/><net_sink comp="559" pin=0"/></net>

<net id="569"><net_src comp="559" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="570"><net_src comp="563" pin="4"/><net_sink comp="559" pin=0"/></net>

<net id="574"><net_src comp="28" pin="0"/><net_sink comp="571" pin=0"/></net>

<net id="581"><net_src comp="571" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="585"><net_src comp="28" pin="0"/><net_sink comp="582" pin=0"/></net>

<net id="592"><net_src comp="582" pin="1"/><net_sink comp="586" pin=2"/></net>

<net id="593"><net_src comp="586" pin="4"/><net_sink comp="582" pin=0"/></net>

<net id="597"><net_src comp="28" pin="0"/><net_sink comp="594" pin=0"/></net>

<net id="604"><net_src comp="594" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="608"><net_src comp="28" pin="0"/><net_sink comp="605" pin=0"/></net>

<net id="615"><net_src comp="605" pin="1"/><net_sink comp="609" pin=2"/></net>

<net id="616"><net_src comp="609" pin="4"/><net_sink comp="605" pin=0"/></net>

<net id="620"><net_src comp="28" pin="0"/><net_sink comp="617" pin=0"/></net>

<net id="627"><net_src comp="617" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="631"><net_src comp="28" pin="0"/><net_sink comp="628" pin=0"/></net>

<net id="638"><net_src comp="628" pin="1"/><net_sink comp="632" pin=2"/></net>

<net id="639"><net_src comp="632" pin="4"/><net_sink comp="628" pin=0"/></net>

<net id="643"><net_src comp="28" pin="0"/><net_sink comp="640" pin=0"/></net>

<net id="650"><net_src comp="640" pin="1"/><net_sink comp="644" pin=0"/></net>

<net id="654"><net_src comp="44" pin="0"/><net_sink comp="651" pin=0"/></net>

<net id="661"><net_src comp="651" pin="1"/><net_sink comp="655" pin=2"/></net>

<net id="665"><net_src comp="44" pin="0"/><net_sink comp="662" pin=0"/></net>

<net id="672"><net_src comp="662" pin="1"/><net_sink comp="666" pin=2"/></net>

<net id="676"><net_src comp="52" pin="0"/><net_sink comp="673" pin=0"/></net>

<net id="683"><net_src comp="673" pin="1"/><net_sink comp="677" pin=2"/></net>

<net id="687"><net_src comp="44" pin="0"/><net_sink comp="684" pin=0"/></net>

<net id="694"><net_src comp="684" pin="1"/><net_sink comp="688" pin=0"/></net>

<net id="698"><net_src comp="44" pin="0"/><net_sink comp="695" pin=0"/></net>

<net id="705"><net_src comp="695" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="709"><net_src comp="40" pin="0"/><net_sink comp="706" pin=0"/></net>

<net id="716"><net_src comp="706" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="717"><net_src comp="710" pin="4"/><net_sink comp="249" pin=1"/></net>

<net id="718"><net_src comp="710" pin="4"/><net_sink comp="706" pin=0"/></net>

<net id="722"><net_src comp="40" pin="0"/><net_sink comp="719" pin=0"/></net>

<net id="729"><net_src comp="719" pin="1"/><net_sink comp="723" pin=0"/></net>

<net id="730"><net_src comp="723" pin="4"/><net_sink comp="242" pin=1"/></net>

<net id="731"><net_src comp="723" pin="4"/><net_sink comp="719" pin=0"/></net>

<net id="735"><net_src comp="44" pin="0"/><net_sink comp="732" pin=0"/></net>

<net id="742"><net_src comp="732" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="752"><net_src comp="746" pin="4"/><net_sink comp="743" pin=0"/></net>

<net id="762"><net_src comp="756" pin="4"/><net_sink comp="753" pin=0"/></net>

<net id="772"><net_src comp="766" pin="4"/><net_sink comp="763" pin=0"/></net>

<net id="782"><net_src comp="776" pin="4"/><net_sink comp="773" pin=0"/></net>

<net id="786"><net_src comp="44" pin="0"/><net_sink comp="783" pin=0"/></net>

<net id="793"><net_src comp="783" pin="1"/><net_sink comp="787" pin=2"/></net>

<net id="794"><net_src comp="787" pin="4"/><net_sink comp="783" pin=0"/></net>

<net id="798"><net_src comp="44" pin="0"/><net_sink comp="795" pin=0"/></net>

<net id="805"><net_src comp="795" pin="1"/><net_sink comp="799" pin=0"/></net>

<net id="809"><net_src comp="28" pin="0"/><net_sink comp="806" pin=0"/></net>

<net id="816"><net_src comp="806" pin="1"/><net_sink comp="810" pin=2"/></net>

<net id="817"><net_src comp="810" pin="4"/><net_sink comp="806" pin=0"/></net>

<net id="848"><net_src comp="70" pin="0"/><net_sink comp="845" pin=0"/></net>

<net id="855"><net_src comp="845" pin="1"/><net_sink comp="849" pin=0"/></net>

<net id="856"><net_src comp="849" pin="4"/><net_sink comp="845" pin=0"/></net>

<net id="860"><net_src comp="84" pin="0"/><net_sink comp="857" pin=0"/></net>

<net id="867"><net_src comp="857" pin="1"/><net_sink comp="861" pin=0"/></net>

<net id="868"><net_src comp="861" pin="4"/><net_sink comp="857" pin=0"/></net>

<net id="872"><net_src comp="40" pin="0"/><net_sink comp="869" pin=0"/></net>

<net id="879"><net_src comp="869" pin="1"/><net_sink comp="873" pin=0"/></net>

<net id="880"><net_src comp="873" pin="4"/><net_sink comp="869" pin=0"/></net>

<net id="884"><net_src comp="40" pin="0"/><net_sink comp="881" pin=0"/></net>

<net id="891"><net_src comp="881" pin="1"/><net_sink comp="885" pin=0"/></net>

<net id="892"><net_src comp="885" pin="4"/><net_sink comp="881" pin=0"/></net>

<net id="905"><net_src comp="44" pin="0"/><net_sink comp="902" pin=0"/></net>

<net id="912"><net_src comp="902" pin="1"/><net_sink comp="906" pin=0"/></net>

<net id="926"><net_src comp="60" pin="0"/><net_sink comp="913" pin=0"/></net>

<net id="927"><net_src comp="16" pin="0"/><net_sink comp="913" pin=7"/></net>

<net id="928"><net_src comp="18" pin="0"/><net_sink comp="913" pin=8"/></net>

<net id="929"><net_src comp="20" pin="0"/><net_sink comp="913" pin=9"/></net>

<net id="930"><net_src comp="22" pin="0"/><net_sink comp="913" pin=10"/></net>

<net id="939"><net_src comp="719" pin="1"/><net_sink comp="931" pin=0"/></net>

<net id="940"><net_src comp="706" pin="1"/><net_sink comp="935" pin=0"/></net>

<net id="941"><net_src comp="881" pin="1"/><net_sink comp="931" pin=0"/></net>

<net id="942"><net_src comp="869" pin="1"/><net_sink comp="935" pin=0"/></net>

<net id="947"><net_src comp="845" pin="1"/><net_sink comp="931" pin=0"/></net>

<net id="948"><net_src comp="40" pin="0"/><net_sink comp="931" pin=1"/></net>

<net id="953"><net_src comp="190" pin="3"/><net_sink comp="949" pin=0"/></net>

<net id="954"><net_src comp="164" pin="3"/><net_sink comp="949" pin=1"/></net>

<net id="959"><net_src comp="197" pin="3"/><net_sink comp="955" pin=0"/></net>

<net id="960"><net_src comp="171" pin="3"/><net_sink comp="955" pin=1"/></net>

<net id="965"><net_src comp="197" pin="3"/><net_sink comp="961" pin=0"/></net>

<net id="966"><net_src comp="164" pin="3"/><net_sink comp="961" pin=1"/></net>

<net id="971"><net_src comp="190" pin="3"/><net_sink comp="967" pin=0"/></net>

<net id="972"><net_src comp="171" pin="3"/><net_sink comp="967" pin=1"/></net>

<net id="973"><net_src comp="216" pin="3"/><net_sink comp="949" pin=0"/></net>

<net id="974"><net_src comp="216" pin="3"/><net_sink comp="949" pin=1"/></net>

<net id="975"><net_src comp="223" pin="3"/><net_sink comp="955" pin=0"/></net>

<net id="976"><net_src comp="223" pin="3"/><net_sink comp="955" pin=1"/></net>

<net id="977"><net_src comp="223" pin="3"/><net_sink comp="961" pin=0"/></net>

<net id="978"><net_src comp="216" pin="3"/><net_sink comp="967" pin=0"/></net>

<net id="979"><net_src comp="216" pin="3"/><net_sink comp="961" pin=1"/></net>

<net id="980"><net_src comp="223" pin="3"/><net_sink comp="967" pin=1"/></net>

<net id="981"><net_src comp="419" pin="3"/><net_sink comp="949" pin=1"/></net>

<net id="982"><net_src comp="425" pin="3"/><net_sink comp="955" pin=1"/></net>

<net id="983"><net_src comp="419" pin="3"/><net_sink comp="961" pin=1"/></net>

<net id="984"><net_src comp="425" pin="3"/><net_sink comp="967" pin=1"/></net>

<net id="985"><net_src comp="216" pin="3"/><net_sink comp="961" pin=0"/></net>

<net id="986"><net_src comp="223" pin="3"/><net_sink comp="967" pin=0"/></net>

<net id="991"><net_src comp="216" pin="3"/><net_sink comp="987" pin=1"/></net>

<net id="996"><net_src comp="223" pin="3"/><net_sink comp="992" pin=1"/></net>

<net id="997"><net_src comp="419" pin="3"/><net_sink comp="949" pin=0"/></net>

<net id="998"><net_src comp="425" pin="3"/><net_sink comp="955" pin=0"/></net>

<net id="999"><net_src comp="40" pin="0"/><net_sink comp="955" pin=1"/></net>

<net id="1000"><net_src comp="425" pin="3"/><net_sink comp="961" pin=0"/></net>

<net id="1001"><net_src comp="419" pin="3"/><net_sink comp="967" pin=0"/></net>

<net id="1002"><net_src comp="40" pin="0"/><net_sink comp="967" pin=1"/></net>

<net id="1007"><net_src comp="1003" pin="2"/><net_sink comp="216" pin=1"/></net>

<net id="1012"><net_src comp="1008" pin="2"/><net_sink comp="223" pin=1"/></net>

<net id="1013"><net_src comp="1003" pin="2"/><net_sink comp="419" pin=1"/></net>

<net id="1014"><net_src comp="1008" pin="2"/><net_sink comp="425" pin=1"/></net>

<net id="1019"><net_src comp="90" pin="0"/><net_sink comp="1015" pin=0"/></net>

<net id="1020"><net_src comp="849" pin="4"/><net_sink comp="1015" pin=1"/></net>

<net id="1024"><net_src comp="949" pin="2"/><net_sink comp="1021" pin=0"/></net>

<net id="1025"><net_src comp="1021" pin="1"/><net_sink comp="931" pin=0"/></net>

<net id="1029"><net_src comp="955" pin="2"/><net_sink comp="1026" pin=0"/></net>

<net id="1030"><net_src comp="1026" pin="1"/><net_sink comp="931" pin=1"/></net>

<net id="1034"><net_src comp="961" pin="2"/><net_sink comp="1031" pin=0"/></net>

<net id="1035"><net_src comp="1031" pin="1"/><net_sink comp="935" pin=0"/></net>

<net id="1039"><net_src comp="967" pin="2"/><net_sink comp="1036" pin=0"/></net>

<net id="1040"><net_src comp="1036" pin="1"/><net_sink comp="935" pin=1"/></net>

<net id="1044"><net_src comp="931" pin="2"/><net_sink comp="1041" pin=0"/></net>

<net id="1045"><net_src comp="1041" pin="1"/><net_sink comp="931" pin=1"/></net>

<net id="1046"><net_src comp="1041" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="1047"><net_src comp="1041" pin="1"/><net_sink comp="1003" pin=1"/></net>

<net id="1048"><net_src comp="1041" pin="1"/><net_sink comp="1008" pin=1"/></net>

<net id="1049"><net_src comp="1041" pin="1"/><net_sink comp="1003" pin=0"/></net>

<net id="1053"><net_src comp="935" pin="2"/><net_sink comp="1050" pin=0"/></net>

<net id="1054"><net_src comp="1050" pin="1"/><net_sink comp="935" pin=1"/></net>

<net id="1055"><net_src comp="1050" pin="1"/><net_sink comp="1008" pin=0"/></net>

<net id="1056"><net_src comp="1050" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="1057"><net_src comp="1050" pin="1"/><net_sink comp="1003" pin=1"/></net>

<net id="1058"><net_src comp="1050" pin="1"/><net_sink comp="1008" pin=1"/></net>

<net id="1062"><net_src comp="931" pin="2"/><net_sink comp="1059" pin=0"/></net>

<net id="1063"><net_src comp="1059" pin="1"/><net_sink comp="723" pin=2"/></net>

<net id="1064"><net_src comp="1059" pin="1"/><net_sink comp="1003" pin=0"/></net>

<net id="1068"><net_src comp="935" pin="2"/><net_sink comp="1065" pin=0"/></net>

<net id="1069"><net_src comp="1065" pin="1"/><net_sink comp="710" pin=2"/></net>

<net id="1070"><net_src comp="1065" pin="1"/><net_sink comp="873" pin=2"/></net>

<net id="1074"><net_src comp="216" pin="3"/><net_sink comp="1071" pin=0"/></net>

<net id="1075"><net_src comp="1071" pin="1"/><net_sink comp="949" pin=0"/></net>

<net id="1076"><net_src comp="1071" pin="1"/><net_sink comp="949" pin=1"/></net>

<net id="1077"><net_src comp="1071" pin="1"/><net_sink comp="961" pin=1"/></net>

<net id="1078"><net_src comp="1071" pin="1"/><net_sink comp="967" pin=0"/></net>

<net id="1079"><net_src comp="1071" pin="1"/><net_sink comp="961" pin=0"/></net>

<net id="1080"><net_src comp="1071" pin="1"/><net_sink comp="987" pin=1"/></net>

<net id="1084"><net_src comp="223" pin="3"/><net_sink comp="1081" pin=0"/></net>

<net id="1085"><net_src comp="1081" pin="1"/><net_sink comp="955" pin=0"/></net>

<net id="1086"><net_src comp="1081" pin="1"/><net_sink comp="955" pin=1"/></net>

<net id="1087"><net_src comp="1081" pin="1"/><net_sink comp="967" pin=1"/></net>

<net id="1088"><net_src comp="1081" pin="1"/><net_sink comp="961" pin=0"/></net>

<net id="1089"><net_src comp="1081" pin="1"/><net_sink comp="967" pin=0"/></net>

<net id="1090"><net_src comp="1081" pin="1"/><net_sink comp="992" pin=1"/></net>

<net id="1094"><net_src comp="216" pin="3"/><net_sink comp="1091" pin=0"/></net>

<net id="1095"><net_src comp="1091" pin="1"/><net_sink comp="949" pin=0"/></net>

<net id="1096"><net_src comp="1091" pin="1"/><net_sink comp="967" pin=0"/></net>

<net id="1097"><net_src comp="1091" pin="1"/><net_sink comp="949" pin=1"/></net>

<net id="1098"><net_src comp="1091" pin="1"/><net_sink comp="961" pin=1"/></net>

<net id="1099"><net_src comp="1091" pin="1"/><net_sink comp="931" pin=0"/></net>

<net id="1103"><net_src comp="223" pin="3"/><net_sink comp="1100" pin=0"/></net>

<net id="1104"><net_src comp="1100" pin="1"/><net_sink comp="955" pin=0"/></net>

<net id="1105"><net_src comp="1100" pin="1"/><net_sink comp="961" pin=0"/></net>

<net id="1106"><net_src comp="1100" pin="1"/><net_sink comp="955" pin=1"/></net>

<net id="1107"><net_src comp="1100" pin="1"/><net_sink comp="967" pin=1"/></net>

<net id="1108"><net_src comp="1100" pin="1"/><net_sink comp="935" pin=0"/></net>

<net id="1112"><net_src comp="419" pin="3"/><net_sink comp="1109" pin=0"/></net>

<net id="1113"><net_src comp="1109" pin="1"/><net_sink comp="949" pin=1"/></net>

<net id="1114"><net_src comp="1109" pin="1"/><net_sink comp="961" pin=1"/></net>

<net id="1115"><net_src comp="1109" pin="1"/><net_sink comp="949" pin=0"/></net>

<net id="1116"><net_src comp="1109" pin="1"/><net_sink comp="967" pin=0"/></net>

<net id="1120"><net_src comp="425" pin="3"/><net_sink comp="1117" pin=0"/></net>

<net id="1121"><net_src comp="1117" pin="1"/><net_sink comp="955" pin=1"/></net>

<net id="1122"><net_src comp="1117" pin="1"/><net_sink comp="967" pin=1"/></net>

<net id="1123"><net_src comp="1117" pin="1"/><net_sink comp="955" pin=0"/></net>

<net id="1124"><net_src comp="1117" pin="1"/><net_sink comp="961" pin=0"/></net>

<net id="1129"><net_src comp="563" pin="4"/><net_sink comp="1125" pin=0"/></net>

<net id="1130"><net_src comp="30" pin="0"/><net_sink comp="1125" pin=1"/></net>

<net id="1135"><net_src comp="575" pin="4"/><net_sink comp="1131" pin=0"/></net>

<net id="1136"><net_src comp="30" pin="0"/><net_sink comp="1131" pin=1"/></net>

<net id="1142"><net_src comp="36" pin="0"/><net_sink comp="1137" pin=0"/></net>

<net id="1143"><net_src comp="559" pin="1"/><net_sink comp="1137" pin=1"/></net>

<net id="1144"><net_src comp="575" pin="4"/><net_sink comp="1137" pin=2"/></net>

<net id="1148"><net_src comp="1137" pin="3"/><net_sink comp="1145" pin=0"/></net>

<net id="1149"><net_src comp="1145" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="1150"><net_src comp="1145" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="1155"><net_src comp="575" pin="4"/><net_sink comp="1151" pin=0"/></net>

<net id="1156"><net_src comp="42" pin="0"/><net_sink comp="1151" pin=1"/></net>

<net id="1161"><net_src comp="559" pin="1"/><net_sink comp="1157" pin=0"/></net>

<net id="1162"><net_src comp="42" pin="0"/><net_sink comp="1157" pin=1"/></net>

<net id="1167"><net_src comp="586" pin="4"/><net_sink comp="1163" pin=0"/></net>

<net id="1168"><net_src comp="30" pin="0"/><net_sink comp="1163" pin=1"/></net>

<net id="1173"><net_src comp="598" pin="4"/><net_sink comp="1169" pin=0"/></net>

<net id="1174"><net_src comp="30" pin="0"/><net_sink comp="1169" pin=1"/></net>

<net id="1180"><net_src comp="36" pin="0"/><net_sink comp="1175" pin=0"/></net>

<net id="1181"><net_src comp="582" pin="1"/><net_sink comp="1175" pin=1"/></net>

<net id="1182"><net_src comp="598" pin="4"/><net_sink comp="1175" pin=2"/></net>

<net id="1186"><net_src comp="1175" pin="3"/><net_sink comp="1183" pin=0"/></net>

<net id="1187"><net_src comp="1183" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="1188"><net_src comp="1183" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="1193"><net_src comp="598" pin="4"/><net_sink comp="1189" pin=0"/></net>

<net id="1194"><net_src comp="42" pin="0"/><net_sink comp="1189" pin=1"/></net>

<net id="1199"><net_src comp="582" pin="1"/><net_sink comp="1195" pin=0"/></net>

<net id="1200"><net_src comp="42" pin="0"/><net_sink comp="1195" pin=1"/></net>

<net id="1205"><net_src comp="609" pin="4"/><net_sink comp="1201" pin=0"/></net>

<net id="1206"><net_src comp="30" pin="0"/><net_sink comp="1201" pin=1"/></net>

<net id="1211"><net_src comp="621" pin="4"/><net_sink comp="1207" pin=0"/></net>

<net id="1212"><net_src comp="30" pin="0"/><net_sink comp="1207" pin=1"/></net>

<net id="1218"><net_src comp="36" pin="0"/><net_sink comp="1213" pin=0"/></net>

<net id="1219"><net_src comp="605" pin="1"/><net_sink comp="1213" pin=1"/></net>

<net id="1220"><net_src comp="621" pin="4"/><net_sink comp="1213" pin=2"/></net>

<net id="1224"><net_src comp="1213" pin="3"/><net_sink comp="1221" pin=0"/></net>

<net id="1225"><net_src comp="1221" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="1226"><net_src comp="1221" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="1231"><net_src comp="621" pin="4"/><net_sink comp="1227" pin=0"/></net>

<net id="1232"><net_src comp="42" pin="0"/><net_sink comp="1227" pin=1"/></net>

<net id="1237"><net_src comp="605" pin="1"/><net_sink comp="1233" pin=0"/></net>

<net id="1238"><net_src comp="42" pin="0"/><net_sink comp="1233" pin=1"/></net>

<net id="1243"><net_src comp="632" pin="4"/><net_sink comp="1239" pin=0"/></net>

<net id="1244"><net_src comp="30" pin="0"/><net_sink comp="1239" pin=1"/></net>

<net id="1249"><net_src comp="644" pin="4"/><net_sink comp="1245" pin=0"/></net>

<net id="1250"><net_src comp="30" pin="0"/><net_sink comp="1245" pin=1"/></net>

<net id="1256"><net_src comp="36" pin="0"/><net_sink comp="1251" pin=0"/></net>

<net id="1257"><net_src comp="628" pin="1"/><net_sink comp="1251" pin=1"/></net>

<net id="1258"><net_src comp="644" pin="4"/><net_sink comp="1251" pin=2"/></net>

<net id="1262"><net_src comp="1251" pin="3"/><net_sink comp="1259" pin=0"/></net>

<net id="1263"><net_src comp="1259" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="1264"><net_src comp="1259" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="1269"><net_src comp="644" pin="4"/><net_sink comp="1265" pin=0"/></net>

<net id="1270"><net_src comp="42" pin="0"/><net_sink comp="1265" pin=1"/></net>

<net id="1275"><net_src comp="628" pin="1"/><net_sink comp="1271" pin=0"/></net>

<net id="1276"><net_src comp="42" pin="0"/><net_sink comp="1271" pin=1"/></net>

<net id="1281"><net_src comp="655" pin="4"/><net_sink comp="1277" pin=0"/></net>

<net id="1282"><net_src comp="46" pin="0"/><net_sink comp="1277" pin=1"/></net>

<net id="1287"><net_src comp="655" pin="4"/><net_sink comp="1283" pin=0"/></net>

<net id="1288"><net_src comp="48" pin="0"/><net_sink comp="1283" pin=1"/></net>

<net id="1294"><net_src comp="50" pin="0"/><net_sink comp="1289" pin=0"/></net>

<net id="1295"><net_src comp="655" pin="4"/><net_sink comp="1289" pin=1"/></net>

<net id="1296"><net_src comp="28" pin="0"/><net_sink comp="1289" pin=2"/></net>

<net id="1300"><net_src comp="1289" pin="3"/><net_sink comp="1297" pin=0"/></net>

<net id="1305"><net_src comp="666" pin="4"/><net_sink comp="1301" pin=0"/></net>

<net id="1306"><net_src comp="46" pin="0"/><net_sink comp="1301" pin=1"/></net>

<net id="1311"><net_src comp="666" pin="4"/><net_sink comp="1307" pin=0"/></net>

<net id="1312"><net_src comp="48" pin="0"/><net_sink comp="1307" pin=1"/></net>

<net id="1316"><net_src comp="666" pin="4"/><net_sink comp="1313" pin=0"/></net>

<net id="1321"><net_src comp="1313" pin="1"/><net_sink comp="1317" pin=1"/></net>

<net id="1325"><net_src comp="1317" pin="2"/><net_sink comp="1322" pin=0"/></net>

<net id="1326"><net_src comp="1322" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="1327"><net_src comp="1322" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="1332"><net_src comp="677" pin="4"/><net_sink comp="1328" pin=0"/></net>

<net id="1333"><net_src comp="54" pin="0"/><net_sink comp="1328" pin=1"/></net>

<net id="1338"><net_src comp="677" pin="4"/><net_sink comp="1334" pin=0"/></net>

<net id="1339"><net_src comp="58" pin="0"/><net_sink comp="1334" pin=1"/></net>

<net id="1344"><net_src comp="688" pin="4"/><net_sink comp="1340" pin=0"/></net>

<net id="1345"><net_src comp="46" pin="0"/><net_sink comp="1340" pin=1"/></net>

<net id="1350"><net_src comp="688" pin="4"/><net_sink comp="1346" pin=0"/></net>

<net id="1351"><net_src comp="48" pin="0"/><net_sink comp="1346" pin=1"/></net>

<net id="1357"><net_src comp="50" pin="0"/><net_sink comp="1352" pin=0"/></net>

<net id="1358"><net_src comp="688" pin="4"/><net_sink comp="1352" pin=1"/></net>

<net id="1359"><net_src comp="28" pin="0"/><net_sink comp="1352" pin=2"/></net>

<net id="1363"><net_src comp="1352" pin="3"/><net_sink comp="1360" pin=0"/></net>

<net id="1368"><net_src comp="699" pin="4"/><net_sink comp="1364" pin=0"/></net>

<net id="1369"><net_src comp="46" pin="0"/><net_sink comp="1364" pin=1"/></net>

<net id="1374"><net_src comp="699" pin="4"/><net_sink comp="1370" pin=0"/></net>

<net id="1375"><net_src comp="48" pin="0"/><net_sink comp="1370" pin=1"/></net>

<net id="1379"><net_src comp="699" pin="4"/><net_sink comp="1376" pin=0"/></net>

<net id="1384"><net_src comp="1376" pin="1"/><net_sink comp="1380" pin=1"/></net>

<net id="1388"><net_src comp="1380" pin="2"/><net_sink comp="1385" pin=0"/></net>

<net id="1389"><net_src comp="1385" pin="1"/><net_sink comp="314" pin=2"/></net>

<net id="1390"><net_src comp="1385" pin="1"/><net_sink comp="320" pin=2"/></net>

<net id="1395"><net_src comp="736" pin="4"/><net_sink comp="1391" pin=0"/></net>

<net id="1396"><net_src comp="46" pin="0"/><net_sink comp="1391" pin=1"/></net>

<net id="1401"><net_src comp="736" pin="4"/><net_sink comp="1397" pin=0"/></net>

<net id="1402"><net_src comp="48" pin="0"/><net_sink comp="1397" pin=1"/></net>

<net id="1406"><net_src comp="736" pin="4"/><net_sink comp="1403" pin=0"/></net>

<net id="1412"><net_src comp="50" pin="0"/><net_sink comp="1407" pin=0"/></net>

<net id="1413"><net_src comp="736" pin="4"/><net_sink comp="1407" pin=1"/></net>

<net id="1414"><net_src comp="28" pin="0"/><net_sink comp="1407" pin=2"/></net>

<net id="1418"><net_src comp="1407" pin="3"/><net_sink comp="1415" pin=0"/></net>

<net id="1423"><net_src comp="1415" pin="1"/><net_sink comp="1419" pin=1"/></net>

<net id="1427"><net_src comp="1419" pin="2"/><net_sink comp="1424" pin=0"/></net>

<net id="1428"><net_src comp="1424" pin="1"/><net_sink comp="326" pin=2"/></net>

<net id="1429"><net_src comp="1424" pin="1"/><net_sink comp="332" pin=2"/></net>

<net id="1434"><net_src comp="1403" pin="1"/><net_sink comp="1430" pin=0"/></net>

<net id="1438"><net_src comp="1430" pin="2"/><net_sink comp="1435" pin=0"/></net>

<net id="1439"><net_src comp="1435" pin="1"/><net_sink comp="338" pin=2"/></net>

<net id="1440"><net_src comp="1435" pin="1"/><net_sink comp="344" pin=2"/></net>

<net id="1445"><net_src comp="787" pin="4"/><net_sink comp="1441" pin=0"/></net>

<net id="1446"><net_src comp="46" pin="0"/><net_sink comp="1441" pin=1"/></net>

<net id="1451"><net_src comp="787" pin="4"/><net_sink comp="1447" pin=0"/></net>

<net id="1452"><net_src comp="48" pin="0"/><net_sink comp="1447" pin=1"/></net>

<net id="1456"><net_src comp="787" pin="4"/><net_sink comp="1453" pin=0"/></net>

<net id="1462"><net_src comp="50" pin="0"/><net_sink comp="1457" pin=0"/></net>

<net id="1463"><net_src comp="787" pin="4"/><net_sink comp="1457" pin=1"/></net>

<net id="1464"><net_src comp="28" pin="0"/><net_sink comp="1457" pin=2"/></net>

<net id="1468"><net_src comp="1457" pin="3"/><net_sink comp="1465" pin=0"/></net>

<net id="1473"><net_src comp="1465" pin="1"/><net_sink comp="1469" pin=0"/></net>

<net id="1474"><net_src comp="1453" pin="1"/><net_sink comp="1469" pin=1"/></net>

<net id="1478"><net_src comp="1469" pin="2"/><net_sink comp="1475" pin=0"/></net>

<net id="1479"><net_src comp="1475" pin="1"/><net_sink comp="354" pin=2"/></net>

<net id="1484"><net_src comp="62" pin="0"/><net_sink comp="1480" pin=0"/></net>

<net id="1485"><net_src comp="746" pin="4"/><net_sink comp="1480" pin=1"/></net>

<net id="1490"><net_src comp="1480" pin="2"/><net_sink comp="1486" pin=0"/></net>

<net id="1491"><net_src comp="756" pin="4"/><net_sink comp="1486" pin=1"/></net>

<net id="1496"><net_src comp="1486" pin="2"/><net_sink comp="1492" pin=0"/></net>

<net id="1497"><net_src comp="766" pin="4"/><net_sink comp="1492" pin=1"/></net>

<net id="1502"><net_src comp="1492" pin="2"/><net_sink comp="1498" pin=0"/></net>

<net id="1503"><net_src comp="776" pin="4"/><net_sink comp="1498" pin=1"/></net>

<net id="1508"><net_src comp="783" pin="1"/><net_sink comp="1504" pin=0"/></net>

<net id="1509"><net_src comp="46" pin="0"/><net_sink comp="1504" pin=1"/></net>

<net id="1513"><net_src comp="1504" pin="2"/><net_sink comp="1510" pin=0"/></net>

<net id="1517"><net_src comp="1510" pin="1"/><net_sink comp="1514" pin=0"/></net>

<net id="1518"><net_src comp="1514" pin="1"/><net_sink comp="361" pin=2"/></net>

<net id="1519"><net_src comp="1514" pin="1"/><net_sink comp="368" pin=2"/></net>

<net id="1523"><net_src comp="783" pin="1"/><net_sink comp="1520" pin=0"/></net>

<net id="1528"><net_src comp="1520" pin="1"/><net_sink comp="1524" pin=0"/></net>

<net id="1529"><net_src comp="28" pin="0"/><net_sink comp="1524" pin=1"/></net>

<net id="1535"><net_src comp="1524" pin="2"/><net_sink comp="1530" pin=0"/></net>

<net id="1536"><net_src comp="773" pin="1"/><net_sink comp="1530" pin=1"/></net>

<net id="1537"><net_src comp="242" pin="3"/><net_sink comp="1530" pin=2"/></net>

<net id="1542"><net_src comp="1520" pin="1"/><net_sink comp="1538" pin=0"/></net>

<net id="1543"><net_src comp="30" pin="0"/><net_sink comp="1538" pin=1"/></net>

<net id="1549"><net_src comp="1538" pin="2"/><net_sink comp="1544" pin=0"/></net>

<net id="1550"><net_src comp="773" pin="1"/><net_sink comp="1544" pin=1"/></net>

<net id="1551"><net_src comp="1530" pin="3"/><net_sink comp="1544" pin=2"/></net>

<net id="1556"><net_src comp="1520" pin="1"/><net_sink comp="1552" pin=0"/></net>

<net id="1557"><net_src comp="64" pin="0"/><net_sink comp="1552" pin=1"/></net>

<net id="1563"><net_src comp="1552" pin="2"/><net_sink comp="1558" pin=0"/></net>

<net id="1564"><net_src comp="773" pin="1"/><net_sink comp="1558" pin=1"/></net>

<net id="1565"><net_src comp="1544" pin="3"/><net_sink comp="1558" pin=2"/></net>

<net id="1571"><net_src comp="1552" pin="2"/><net_sink comp="1566" pin=0"/></net>

<net id="1572"><net_src comp="242" pin="3"/><net_sink comp="1566" pin=1"/></net>

<net id="1573"><net_src comp="763" pin="1"/><net_sink comp="1566" pin=2"/></net>

<net id="1579"><net_src comp="1538" pin="2"/><net_sink comp="1574" pin=0"/></net>

<net id="1580"><net_src comp="242" pin="3"/><net_sink comp="1574" pin=1"/></net>

<net id="1581"><net_src comp="753" pin="1"/><net_sink comp="1574" pin=2"/></net>

<net id="1587"><net_src comp="1552" pin="2"/><net_sink comp="1582" pin=0"/></net>

<net id="1588"><net_src comp="753" pin="1"/><net_sink comp="1582" pin=1"/></net>

<net id="1589"><net_src comp="1574" pin="3"/><net_sink comp="1582" pin=2"/></net>

<net id="1595"><net_src comp="1524" pin="2"/><net_sink comp="1590" pin=0"/></net>

<net id="1596"><net_src comp="242" pin="3"/><net_sink comp="1590" pin=1"/></net>

<net id="1597"><net_src comp="743" pin="1"/><net_sink comp="1590" pin=2"/></net>

<net id="1603"><net_src comp="1538" pin="2"/><net_sink comp="1598" pin=0"/></net>

<net id="1604"><net_src comp="743" pin="1"/><net_sink comp="1598" pin=1"/></net>

<net id="1605"><net_src comp="1590" pin="3"/><net_sink comp="1598" pin=2"/></net>

<net id="1611"><net_src comp="1552" pin="2"/><net_sink comp="1606" pin=0"/></net>

<net id="1612"><net_src comp="743" pin="1"/><net_sink comp="1606" pin=1"/></net>

<net id="1613"><net_src comp="1598" pin="3"/><net_sink comp="1606" pin=2"/></net>

<net id="1618"><net_src comp="799" pin="4"/><net_sink comp="1614" pin=0"/></net>

<net id="1619"><net_src comp="46" pin="0"/><net_sink comp="1614" pin=1"/></net>

<net id="1624"><net_src comp="799" pin="4"/><net_sink comp="1620" pin=0"/></net>

<net id="1625"><net_src comp="48" pin="0"/><net_sink comp="1620" pin=1"/></net>

<net id="1629"><net_src comp="799" pin="4"/><net_sink comp="1626" pin=0"/></net>

<net id="1635"><net_src comp="50" pin="0"/><net_sink comp="1630" pin=0"/></net>

<net id="1636"><net_src comp="799" pin="4"/><net_sink comp="1630" pin=1"/></net>

<net id="1637"><net_src comp="28" pin="0"/><net_sink comp="1630" pin=2"/></net>

<net id="1641"><net_src comp="1630" pin="3"/><net_sink comp="1638" pin=0"/></net>

<net id="1646"><net_src comp="1626" pin="1"/><net_sink comp="1642" pin=0"/></net>

<net id="1647"><net_src comp="1638" pin="1"/><net_sink comp="1642" pin=1"/></net>

<net id="1651"><net_src comp="1642" pin="2"/><net_sink comp="1648" pin=0"/></net>

<net id="1652"><net_src comp="1648" pin="1"/><net_sink comp="375" pin=2"/></net>

<net id="1661"><net_src comp="66" pin="0"/><net_sink comp="1653" pin=0"/></net>

<net id="1665"><net_src comp="810" pin="4"/><net_sink comp="1662" pin=0"/></net>

<net id="1670"><net_src comp="810" pin="4"/><net_sink comp="1666" pin=0"/></net>

<net id="1671"><net_src comp="42" pin="0"/><net_sink comp="1666" pin=1"/></net>

<net id="1676"><net_src comp="810" pin="4"/><net_sink comp="1672" pin=0"/></net>

<net id="1677"><net_src comp="30" pin="0"/><net_sink comp="1672" pin=1"/></net>

<net id="1683"><net_src comp="36" pin="0"/><net_sink comp="1678" pin=0"/></net>

<net id="1684"><net_src comp="810" pin="4"/><net_sink comp="1678" pin=1"/></net>

<net id="1685"><net_src comp="810" pin="4"/><net_sink comp="1678" pin=2"/></net>

<net id="1689"><net_src comp="1678" pin="3"/><net_sink comp="1686" pin=0"/></net>

<net id="1690"><net_src comp="1686" pin="1"/><net_sink comp="405" pin=2"/></net>

<net id="1691"><net_src comp="1686" pin="1"/><net_sink comp="411" pin=2"/></net>

<net id="1697"><net_src comp="36" pin="0"/><net_sink comp="1692" pin=0"/></net>

<net id="1698"><net_src comp="806" pin="1"/><net_sink comp="1692" pin=1"/></net>

<net id="1699"><net_src comp="28" pin="0"/><net_sink comp="1692" pin=2"/></net>

<net id="1703"><net_src comp="1692" pin="3"/><net_sink comp="1700" pin=0"/></net>

<net id="1708"><net_src comp="821" pin="4"/><net_sink comp="1704" pin=0"/></net>

<net id="1709"><net_src comp="72" pin="0"/><net_sink comp="1704" pin=1"/></net>

<net id="1713"><net_src comp="821" pin="4"/><net_sink comp="1710" pin=0"/></net>

<net id="1718"><net_src comp="1710" pin="1"/><net_sink comp="1714" pin=1"/></net>

<net id="1722"><net_src comp="1714" pin="2"/><net_sink comp="1719" pin=0"/></net>

<net id="1723"><net_src comp="1719" pin="1"/><net_sink comp="431" pin=2"/></net>

<net id="1724"><net_src comp="1719" pin="1"/><net_sink comp="437" pin=2"/></net>

<net id="1729"><net_src comp="76" pin="0"/><net_sink comp="1725" pin=0"/></net>

<net id="1730"><net_src comp="821" pin="4"/><net_sink comp="1725" pin=1"/></net>

<net id="1735"><net_src comp="830" pin="4"/><net_sink comp="1731" pin=0"/></net>

<net id="1736"><net_src comp="76" pin="0"/><net_sink comp="1731" pin=1"/></net>

<net id="1741"><net_src comp="830" pin="4"/><net_sink comp="1737" pin=0"/></net>

<net id="1742"><net_src comp="78" pin="0"/><net_sink comp="1737" pin=1"/></net>

<net id="1746"><net_src comp="1731" pin="2"/><net_sink comp="1743" pin=0"/></net>

<net id="1752"><net_src comp="80" pin="0"/><net_sink comp="1747" pin=0"/></net>

<net id="1753"><net_src comp="1731" pin="2"/><net_sink comp="1747" pin=1"/></net>

<net id="1754"><net_src comp="806" pin="1"/><net_sink comp="1747" pin=2"/></net>

<net id="1758"><net_src comp="1747" pin="3"/><net_sink comp="1755" pin=0"/></net>

<net id="1759"><net_src comp="1755" pin="1"/><net_sink comp="445" pin=2"/></net>

<net id="1760"><net_src comp="1755" pin="1"/><net_sink comp="451" pin=2"/></net>

<net id="1766"><net_src comp="82" pin="0"/><net_sink comp="1761" pin=0"/></net>

<net id="1767"><net_src comp="28" pin="0"/><net_sink comp="1761" pin=2"/></net>

<net id="1772"><net_src comp="839" pin="4"/><net_sink comp="1768" pin=0"/></net>

<net id="1773"><net_src comp="72" pin="0"/><net_sink comp="1768" pin=1"/></net>

<net id="1777"><net_src comp="839" pin="4"/><net_sink comp="1774" pin=0"/></net>

<net id="1782"><net_src comp="1774" pin="1"/><net_sink comp="1778" pin=1"/></net>

<net id="1787"><net_src comp="1774" pin="1"/><net_sink comp="1783" pin=1"/></net>

<net id="1791"><net_src comp="1783" pin="2"/><net_sink comp="1788" pin=0"/></net>

<net id="1792"><net_src comp="1788" pin="1"/><net_sink comp="459" pin=2"/></net>

<net id="1793"><net_src comp="1788" pin="1"/><net_sink comp="465" pin=2"/></net>

<net id="1798"><net_src comp="76" pin="0"/><net_sink comp="1794" pin=0"/></net>

<net id="1799"><net_src comp="839" pin="4"/><net_sink comp="1794" pin=1"/></net>

<net id="1803"><net_src comp="1800" pin="1"/><net_sink comp="473" pin=2"/></net>

<net id="1804"><net_src comp="1800" pin="1"/><net_sink comp="479" pin=2"/></net>

<net id="1808"><net_src comp="861" pin="4"/><net_sink comp="1805" pin=0"/></net>

<net id="1814"><net_src comp="86" pin="0"/><net_sink comp="1809" pin=0"/></net>

<net id="1815"><net_src comp="861" pin="4"/><net_sink comp="1809" pin=1"/></net>

<net id="1816"><net_src comp="88" pin="0"/><net_sink comp="1809" pin=2"/></net>

<net id="1820"><net_src comp="861" pin="4"/><net_sink comp="1817" pin=0"/></net>

<net id="1826"><net_src comp="50" pin="0"/><net_sink comp="1821" pin=0"/></net>

<net id="1827"><net_src comp="861" pin="4"/><net_sink comp="1821" pin=1"/></net>

<net id="1828"><net_src comp="28" pin="0"/><net_sink comp="1821" pin=2"/></net>

<net id="1832"><net_src comp="1821" pin="3"/><net_sink comp="1829" pin=0"/></net>

<net id="1837"><net_src comp="1829" pin="1"/><net_sink comp="1833" pin=0"/></net>

<net id="1841"><net_src comp="1833" pin="2"/><net_sink comp="1838" pin=0"/></net>

<net id="1842"><net_src comp="1838" pin="1"/><net_sink comp="487" pin=2"/></net>

<net id="1843"><net_src comp="1838" pin="1"/><net_sink comp="494" pin=2"/></net>

<net id="1848"><net_src comp="1829" pin="1"/><net_sink comp="1844" pin=0"/></net>

<net id="1849"><net_src comp="1817" pin="1"/><net_sink comp="1844" pin=1"/></net>

<net id="1853"><net_src comp="1844" pin="2"/><net_sink comp="1850" pin=0"/></net>

<net id="1854"><net_src comp="1850" pin="1"/><net_sink comp="501" pin=2"/></net>

<net id="1855"><net_src comp="1850" pin="1"/><net_sink comp="507" pin=2"/></net>

<net id="1860"><net_src comp="896" pin="4"/><net_sink comp="1856" pin=0"/></net>

<net id="1861"><net_src comp="76" pin="0"/><net_sink comp="1856" pin=1"/></net>

<net id="1866"><net_src comp="896" pin="4"/><net_sink comp="1862" pin=0"/></net>

<net id="1867"><net_src comp="78" pin="0"/><net_sink comp="1862" pin=1"/></net>

<net id="1871"><net_src comp="1856" pin="2"/><net_sink comp="1868" pin=0"/></net>

<net id="1875"><net_src comp="1856" pin="2"/><net_sink comp="1872" pin=0"/></net>

<net id="1881"><net_src comp="82" pin="0"/><net_sink comp="1876" pin=0"/></net>

<net id="1882"><net_src comp="1872" pin="1"/><net_sink comp="1876" pin=1"/></net>

<net id="1883"><net_src comp="28" pin="0"/><net_sink comp="1876" pin=2"/></net>

<net id="1888"><net_src comp="1876" pin="3"/><net_sink comp="1884" pin=0"/></net>

<net id="1892"><net_src comp="1884" pin="2"/><net_sink comp="1889" pin=0"/></net>

<net id="1893"><net_src comp="1889" pin="1"/><net_sink comp="513" pin=2"/></net>

<net id="1894"><net_src comp="1889" pin="1"/><net_sink comp="520" pin=2"/></net>

<net id="1899"><net_src comp="1868" pin="1"/><net_sink comp="1895" pin=1"/></net>

<net id="1903"><net_src comp="1895" pin="2"/><net_sink comp="1900" pin=0"/></net>

<net id="1904"><net_src comp="1900" pin="1"/><net_sink comp="527" pin=2"/></net>

<net id="1905"><net_src comp="1900" pin="1"/><net_sink comp="533" pin=2"/></net>

<net id="1910"><net_src comp="857" pin="1"/><net_sink comp="1906" pin=0"/></net>

<net id="1911"><net_src comp="92" pin="0"/><net_sink comp="1906" pin=1"/></net>

<net id="1915"><net_src comp="881" pin="1"/><net_sink comp="1912" pin=0"/></net>

<net id="1920"><net_src comp="1912" pin="1"/><net_sink comp="1916" pin=0"/></net>

<net id="1921"><net_src comp="94" pin="0"/><net_sink comp="1916" pin=1"/></net>

<net id="1925"><net_src comp="1916" pin="2"/><net_sink comp="1922" pin=0"/></net>

<net id="1926"><net_src comp="1922" pin="1"/><net_sink comp="949" pin=0"/></net>

<net id="1927"><net_src comp="1922" pin="1"/><net_sink comp="992" pin=0"/></net>

<net id="1931"><net_src comp="869" pin="1"/><net_sink comp="1928" pin=0"/></net>

<net id="1936"><net_src comp="1928" pin="1"/><net_sink comp="1932" pin=0"/></net>

<net id="1937"><net_src comp="94" pin="0"/><net_sink comp="1932" pin=1"/></net>

<net id="1941"><net_src comp="1932" pin="2"/><net_sink comp="1938" pin=0"/></net>

<net id="1942"><net_src comp="1938" pin="1"/><net_sink comp="955" pin=0"/></net>

<net id="1943"><net_src comp="1938" pin="1"/><net_sink comp="987" pin=0"/></net>

<net id="1948"><net_src comp="906" pin="4"/><net_sink comp="1944" pin=0"/></net>

<net id="1949"><net_src comp="46" pin="0"/><net_sink comp="1944" pin=1"/></net>

<net id="1954"><net_src comp="906" pin="4"/><net_sink comp="1950" pin=0"/></net>

<net id="1955"><net_src comp="48" pin="0"/><net_sink comp="1950" pin=1"/></net>

<net id="1961"><net_src comp="50" pin="0"/><net_sink comp="1956" pin=0"/></net>

<net id="1962"><net_src comp="906" pin="4"/><net_sink comp="1956" pin=1"/></net>

<net id="1963"><net_src comp="28" pin="0"/><net_sink comp="1956" pin=2"/></net>

<net id="1967"><net_src comp="1956" pin="3"/><net_sink comp="1964" pin=0"/></net>

<net id="1972"><net_src comp="1964" pin="1"/><net_sink comp="1968" pin=1"/></net>

<net id="1976"><net_src comp="1968" pin="2"/><net_sink comp="1973" pin=0"/></net>

<net id="1977"><net_src comp="1973" pin="1"/><net_sink comp="543" pin=2"/></net>

<net id="1978"><net_src comp="1973" pin="1"/><net_sink comp="550" pin=2"/></net>

<net id="1982"><net_src comp="128" pin="2"/><net_sink comp="1979" pin=0"/></net>

<net id="1983"><net_src comp="1979" pin="1"/><net_sink comp="776" pin=2"/></net>

<net id="1987"><net_src comp="134" pin="2"/><net_sink comp="1984" pin=0"/></net>

<net id="1988"><net_src comp="1984" pin="1"/><net_sink comp="766" pin=2"/></net>

<net id="1992"><net_src comp="140" pin="2"/><net_sink comp="1989" pin=0"/></net>

<net id="1993"><net_src comp="1989" pin="1"/><net_sink comp="756" pin=2"/></net>

<net id="1997"><net_src comp="146" pin="2"/><net_sink comp="1994" pin=0"/></net>

<net id="1998"><net_src comp="1994" pin="1"/><net_sink comp="746" pin=2"/></net>

<net id="2002"><net_src comp="1125" pin="2"/><net_sink comp="1999" pin=0"/></net>

<net id="2003"><net_src comp="1999" pin="1"/><net_sink comp="563" pin=2"/></net>

<net id="2007"><net_src comp="1131" pin="2"/><net_sink comp="2004" pin=0"/></net>

<net id="2008"><net_src comp="2004" pin="1"/><net_sink comp="575" pin=2"/></net>

<net id="2018"><net_src comp="1163" pin="2"/><net_sink comp="2015" pin=0"/></net>

<net id="2019"><net_src comp="2015" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="2023"><net_src comp="1169" pin="2"/><net_sink comp="2020" pin=0"/></net>

<net id="2024"><net_src comp="2020" pin="1"/><net_sink comp="598" pin=2"/></net>

<net id="2034"><net_src comp="1201" pin="2"/><net_sink comp="2031" pin=0"/></net>

<net id="2035"><net_src comp="2031" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="2039"><net_src comp="1207" pin="2"/><net_sink comp="2036" pin=0"/></net>

<net id="2040"><net_src comp="2036" pin="1"/><net_sink comp="621" pin=2"/></net>

<net id="2050"><net_src comp="1239" pin="2"/><net_sink comp="2047" pin=0"/></net>

<net id="2051"><net_src comp="2047" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="2055"><net_src comp="1245" pin="2"/><net_sink comp="2052" pin=0"/></net>

<net id="2056"><net_src comp="2052" pin="1"/><net_sink comp="644" pin=2"/></net>

<net id="2069"><net_src comp="1283" pin="2"/><net_sink comp="2066" pin=0"/></net>

<net id="2070"><net_src comp="2066" pin="1"/><net_sink comp="655" pin=0"/></net>

<net id="2074"><net_src comp="1297" pin="1"/><net_sink comp="2071" pin=0"/></net>

<net id="2075"><net_src comp="2071" pin="1"/><net_sink comp="1317" pin=0"/></net>

<net id="2082"><net_src comp="1307" pin="2"/><net_sink comp="2079" pin=0"/></net>

<net id="2083"><net_src comp="2079" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="2087"><net_src comp="1322" pin="1"/><net_sink comp="2084" pin=0"/></net>

<net id="2088"><net_src comp="2084" pin="1"/><net_sink comp="282" pin=2"/></net>

<net id="2089"><net_src comp="2084" pin="1"/><net_sink comp="288" pin=2"/></net>

<net id="2090"><net_src comp="2084" pin="1"/><net_sink comp="294" pin=2"/></net>

<net id="2091"><net_src comp="2084" pin="1"/><net_sink comp="300" pin=2"/></net>

<net id="2095"><net_src comp="256" pin="3"/><net_sink comp="2092" pin=0"/></net>

<net id="2096"><net_src comp="2092" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="2100"><net_src comp="263" pin="3"/><net_sink comp="2097" pin=0"/></net>

<net id="2101"><net_src comp="2097" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="2108"><net_src comp="1334" pin="2"/><net_sink comp="2105" pin=0"/></net>

<net id="2109"><net_src comp="2105" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="2116"><net_src comp="1346" pin="2"/><net_sink comp="2113" pin=0"/></net>

<net id="2117"><net_src comp="2113" pin="1"/><net_sink comp="688" pin=2"/></net>

<net id="2121"><net_src comp="1360" pin="1"/><net_sink comp="2118" pin=0"/></net>

<net id="2122"><net_src comp="2118" pin="1"/><net_sink comp="1380" pin=0"/></net>

<net id="2123"><net_src comp="2118" pin="1"/><net_sink comp="1430" pin=1"/></net>

<net id="2130"><net_src comp="1370" pin="2"/><net_sink comp="2127" pin=0"/></net>

<net id="2131"><net_src comp="2127" pin="1"/><net_sink comp="699" pin=2"/></net>

<net id="2135"><net_src comp="1376" pin="1"/><net_sink comp="2132" pin=0"/></net>

<net id="2136"><net_src comp="2132" pin="1"/><net_sink comp="1419" pin=0"/></net>

<net id="2140"><net_src comp="314" pin="3"/><net_sink comp="2137" pin=0"/></net>

<net id="2141"><net_src comp="2137" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="2145"><net_src comp="320" pin="3"/><net_sink comp="2142" pin=0"/></net>

<net id="2146"><net_src comp="2142" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="2153"><net_src comp="1397" pin="2"/><net_sink comp="2150" pin=0"/></net>

<net id="2154"><net_src comp="2150" pin="1"/><net_sink comp="736" pin=2"/></net>

<net id="2158"><net_src comp="326" pin="3"/><net_sink comp="2155" pin=0"/></net>

<net id="2159"><net_src comp="2155" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="2163"><net_src comp="332" pin="3"/><net_sink comp="2160" pin=0"/></net>

<net id="2164"><net_src comp="2160" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="2168"><net_src comp="338" pin="3"/><net_sink comp="2165" pin=0"/></net>

<net id="2169"><net_src comp="2165" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="2173"><net_src comp="344" pin="3"/><net_sink comp="2170" pin=0"/></net>

<net id="2174"><net_src comp="2170" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="2178"><net_src comp="190" pin="3"/><net_sink comp="2175" pin=0"/></net>

<net id="2179"><net_src comp="2175" pin="1"/><net_sink comp="949" pin=0"/></net>

<net id="2180"><net_src comp="2175" pin="1"/><net_sink comp="967" pin=0"/></net>

<net id="2184"><net_src comp="197" pin="3"/><net_sink comp="2181" pin=0"/></net>

<net id="2185"><net_src comp="2181" pin="1"/><net_sink comp="955" pin=0"/></net>

<net id="2186"><net_src comp="2181" pin="1"/><net_sink comp="961" pin=0"/></net>

<net id="2190"><net_src comp="164" pin="3"/><net_sink comp="2187" pin=0"/></net>

<net id="2191"><net_src comp="2187" pin="1"/><net_sink comp="949" pin=1"/></net>

<net id="2192"><net_src comp="2187" pin="1"/><net_sink comp="961" pin=1"/></net>

<net id="2196"><net_src comp="171" pin="3"/><net_sink comp="2193" pin=0"/></net>

<net id="2197"><net_src comp="2193" pin="1"/><net_sink comp="955" pin=1"/></net>

<net id="2198"><net_src comp="2193" pin="1"/><net_sink comp="967" pin=1"/></net>

<net id="2205"><net_src comp="1447" pin="2"/><net_sink comp="2202" pin=0"/></net>

<net id="2206"><net_src comp="2202" pin="1"/><net_sink comp="787" pin=0"/></net>

<net id="2210"><net_src comp="1453" pin="1"/><net_sink comp="2207" pin=0"/></net>

<net id="2211"><net_src comp="2207" pin="1"/><net_sink comp="1833" pin=1"/></net>

<net id="2212"><net_src comp="2207" pin="1"/><net_sink comp="1884" pin=1"/></net>

<net id="2213"><net_src comp="2207" pin="1"/><net_sink comp="1968" pin=0"/></net>

<net id="2217"><net_src comp="354" pin="3"/><net_sink comp="2214" pin=0"/></net>

<net id="2218"><net_src comp="2214" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="2222"><net_src comp="361" pin="3"/><net_sink comp="2219" pin=0"/></net>

<net id="2223"><net_src comp="2219" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="2227"><net_src comp="368" pin="3"/><net_sink comp="2224" pin=0"/></net>

<net id="2228"><net_src comp="2224" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="2232"><net_src comp="1520" pin="1"/><net_sink comp="2229" pin=0"/></net>

<net id="2233"><net_src comp="2229" pin="1"/><net_sink comp="1653" pin=5"/></net>

<net id="2237"><net_src comp="1558" pin="3"/><net_sink comp="2234" pin=0"/></net>

<net id="2238"><net_src comp="2234" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="2239"><net_src comp="2234" pin="1"/><net_sink comp="1653" pin=4"/></net>

<net id="2243"><net_src comp="1566" pin="3"/><net_sink comp="2240" pin=0"/></net>

<net id="2244"><net_src comp="2240" pin="1"/><net_sink comp="766" pin=0"/></net>

<net id="2245"><net_src comp="2240" pin="1"/><net_sink comp="1653" pin=3"/></net>

<net id="2249"><net_src comp="1582" pin="3"/><net_sink comp="2246" pin=0"/></net>

<net id="2250"><net_src comp="2246" pin="1"/><net_sink comp="756" pin=0"/></net>

<net id="2251"><net_src comp="2246" pin="1"/><net_sink comp="1653" pin=2"/></net>

<net id="2255"><net_src comp="1606" pin="3"/><net_sink comp="2252" pin=0"/></net>

<net id="2256"><net_src comp="2252" pin="1"/><net_sink comp="746" pin=0"/></net>

<net id="2257"><net_src comp="2252" pin="1"/><net_sink comp="1653" pin=1"/></net>

<net id="2264"><net_src comp="1620" pin="2"/><net_sink comp="2261" pin=0"/></net>

<net id="2265"><net_src comp="2261" pin="1"/><net_sink comp="799" pin=2"/></net>

<net id="2269"><net_src comp="1648" pin="1"/><net_sink comp="2266" pin=0"/></net>

<net id="2270"><net_src comp="2266" pin="1"/><net_sink comp="383" pin=2"/></net>

<net id="2271"><net_src comp="2266" pin="1"/><net_sink comp="391" pin=2"/></net>

<net id="2272"><net_src comp="2266" pin="1"/><net_sink comp="397" pin=2"/></net>

<net id="2276"><net_src comp="375" pin="3"/><net_sink comp="2273" pin=0"/></net>

<net id="2277"><net_src comp="2273" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="2281"><net_src comp="1653" pin="6"/><net_sink comp="2278" pin=0"/></net>

<net id="2282"><net_src comp="2278" pin="1"/><net_sink comp="931" pin=1"/></net>

<net id="2286"><net_src comp="270" pin="3"/><net_sink comp="2283" pin=0"/></net>

<net id="2287"><net_src comp="2283" pin="1"/><net_sink comp="931" pin=0"/></net>

<net id="2291"><net_src comp="383" pin="3"/><net_sink comp="2288" pin=0"/></net>

<net id="2292"><net_src comp="2288" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="2296"><net_src comp="1662" pin="1"/><net_sink comp="2293" pin=0"/></net>

<net id="2297"><net_src comp="2293" pin="1"/><net_sink comp="821" pin=0"/></net>

<net id="2298"><net_src comp="2293" pin="1"/><net_sink comp="830" pin=2"/></net>

<net id="2299"><net_src comp="2293" pin="1"/><net_sink comp="839" pin=0"/></net>

<net id="2306"><net_src comp="1672" pin="2"/><net_sink comp="2303" pin=0"/></net>

<net id="2307"><net_src comp="2303" pin="1"/><net_sink comp="810" pin=0"/></net>

<net id="2311"><net_src comp="405" pin="3"/><net_sink comp="2308" pin=0"/></net>

<net id="2312"><net_src comp="2308" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="2316"><net_src comp="411" pin="3"/><net_sink comp="2313" pin=0"/></net>

<net id="2317"><net_src comp="2313" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="2321"><net_src comp="1700" pin="1"/><net_sink comp="2318" pin=0"/></net>

<net id="2322"><net_src comp="2318" pin="1"/><net_sink comp="1714" pin=0"/></net>

<net id="2323"><net_src comp="2318" pin="1"/><net_sink comp="1783" pin=0"/></net>

<net id="2330"><net_src comp="431" pin="3"/><net_sink comp="2327" pin=0"/></net>

<net id="2331"><net_src comp="2327" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="2335"><net_src comp="437" pin="3"/><net_sink comp="2332" pin=0"/></net>

<net id="2336"><net_src comp="2332" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="2340"><net_src comp="1725" pin="2"/><net_sink comp="2337" pin=0"/></net>

<net id="2341"><net_src comp="2337" pin="1"/><net_sink comp="821" pin=2"/></net>

<net id="2345"><net_src comp="1731" pin="2"/><net_sink comp="2342" pin=0"/></net>

<net id="2346"><net_src comp="2342" pin="1"/><net_sink comp="830" pin=0"/></net>

<net id="2353"><net_src comp="1743" pin="1"/><net_sink comp="2350" pin=0"/></net>

<net id="2354"><net_src comp="2350" pin="1"/><net_sink comp="1761" pin=1"/></net>

<net id="2358"><net_src comp="445" pin="3"/><net_sink comp="2355" pin=0"/></net>

<net id="2359"><net_src comp="2355" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="2363"><net_src comp="451" pin="3"/><net_sink comp="2360" pin=0"/></net>

<net id="2364"><net_src comp="2360" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="2368"><net_src comp="1761" pin="3"/><net_sink comp="2365" pin=0"/></net>

<net id="2369"><net_src comp="2365" pin="1"/><net_sink comp="1778" pin=0"/></net>

<net id="2376"><net_src comp="1778" pin="2"/><net_sink comp="2373" pin=0"/></net>

<net id="2377"><net_src comp="2373" pin="1"/><net_sink comp="1800" pin=0"/></net>

<net id="2381"><net_src comp="459" pin="3"/><net_sink comp="2378" pin=0"/></net>

<net id="2382"><net_src comp="2378" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="2386"><net_src comp="465" pin="3"/><net_sink comp="2383" pin=0"/></net>

<net id="2387"><net_src comp="2383" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="2391"><net_src comp="1794" pin="2"/><net_sink comp="2388" pin=0"/></net>

<net id="2392"><net_src comp="2388" pin="1"/><net_sink comp="839" pin=2"/></net>

<net id="2396"><net_src comp="473" pin="3"/><net_sink comp="2393" pin=0"/></net>

<net id="2397"><net_src comp="2393" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="2401"><net_src comp="479" pin="3"/><net_sink comp="2398" pin=0"/></net>

<net id="2402"><net_src comp="2398" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="2406"><net_src comp="1805" pin="1"/><net_sink comp="2403" pin=0"/></net>

<net id="2407"><net_src comp="2403" pin="1"/><net_sink comp="896" pin=0"/></net>

<net id="2414"><net_src comp="1829" pin="1"/><net_sink comp="2411" pin=0"/></net>

<net id="2415"><net_src comp="2411" pin="1"/><net_sink comp="1895" pin=0"/></net>

<net id="2419"><net_src comp="487" pin="3"/><net_sink comp="2416" pin=0"/></net>

<net id="2420"><net_src comp="2416" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="2424"><net_src comp="494" pin="3"/><net_sink comp="2421" pin=0"/></net>

<net id="2425"><net_src comp="2421" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="2429"><net_src comp="501" pin="3"/><net_sink comp="2426" pin=0"/></net>

<net id="2430"><net_src comp="2426" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="2434"><net_src comp="507" pin="3"/><net_sink comp="2431" pin=0"/></net>

<net id="2435"><net_src comp="2431" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="2439"><net_src comp="1856" pin="2"/><net_sink comp="2436" pin=0"/></net>

<net id="2440"><net_src comp="2436" pin="1"/><net_sink comp="896" pin=2"/></net>

<net id="2447"><net_src comp="513" pin="3"/><net_sink comp="2444" pin=0"/></net>

<net id="2448"><net_src comp="2444" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="2452"><net_src comp="520" pin="3"/><net_sink comp="2449" pin=0"/></net>

<net id="2453"><net_src comp="2449" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="2457"><net_src comp="527" pin="3"/><net_sink comp="2454" pin=0"/></net>

<net id="2458"><net_src comp="2454" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="2462"><net_src comp="533" pin="3"/><net_sink comp="2459" pin=0"/></net>

<net id="2463"><net_src comp="2459" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="2467"><net_src comp="1906" pin="2"/><net_sink comp="2464" pin=0"/></net>

<net id="2468"><net_src comp="2464" pin="1"/><net_sink comp="861" pin=2"/></net>

<net id="2472"><net_src comp="931" pin="2"/><net_sink comp="2469" pin=0"/></net>

<net id="2473"><net_src comp="2469" pin="1"/><net_sink comp="885" pin=2"/></net>

<net id="2477"><net_src comp="1922" pin="1"/><net_sink comp="2474" pin=0"/></net>

<net id="2478"><net_src comp="2474" pin="1"/><net_sink comp="949" pin=0"/></net>

<net id="2479"><net_src comp="2474" pin="1"/><net_sink comp="992" pin=0"/></net>

<net id="2483"><net_src comp="1938" pin="1"/><net_sink comp="2480" pin=0"/></net>

<net id="2484"><net_src comp="2480" pin="1"/><net_sink comp="955" pin=0"/></net>

<net id="2485"><net_src comp="2480" pin="1"/><net_sink comp="987" pin=0"/></net>

<net id="2489"><net_src comp="987" pin="2"/><net_sink comp="2486" pin=0"/></net>

<net id="2490"><net_src comp="2486" pin="1"/><net_sink comp="943" pin=0"/></net>

<net id="2494"><net_src comp="992" pin="2"/><net_sink comp="2491" pin=0"/></net>

<net id="2495"><net_src comp="2491" pin="1"/><net_sink comp="943" pin=1"/></net>

<net id="2499"><net_src comp="943" pin="2"/><net_sink comp="2496" pin=0"/></net>

<net id="2500"><net_src comp="2496" pin="1"/><net_sink comp="1008" pin=0"/></net>

<net id="2504"><net_src comp="1003" pin="2"/><net_sink comp="2501" pin=0"/></net>

<net id="2505"><net_src comp="2501" pin="1"/><net_sink comp="949" pin=0"/></net>

<net id="2506"><net_src comp="2501" pin="1"/><net_sink comp="949" pin=1"/></net>

<net id="2510"><net_src comp="1008" pin="2"/><net_sink comp="2507" pin=0"/></net>

<net id="2511"><net_src comp="2507" pin="1"/><net_sink comp="955" pin=0"/></net>

<net id="2512"><net_src comp="2507" pin="1"/><net_sink comp="955" pin=1"/></net>

<net id="2516"><net_src comp="931" pin="2"/><net_sink comp="2513" pin=0"/></net>

<net id="2517"><net_src comp="2513" pin="1"/><net_sink comp="849" pin=2"/></net>

<net id="2521"><net_src comp="1015" pin="2"/><net_sink comp="2518" pin=0"/></net>

<net id="2522"><net_src comp="2518" pin="1"/><net_sink comp="949" pin=0"/></net>

<net id="2523"><net_src comp="2518" pin="1"/><net_sink comp="949" pin=1"/></net>

<net id="2524"><net_src comp="2518" pin="1"/><net_sink comp="961" pin=1"/></net>

<net id="2531"><net_src comp="1950" pin="2"/><net_sink comp="2528" pin=0"/></net>

<net id="2532"><net_src comp="2528" pin="1"/><net_sink comp="906" pin=2"/></net>

<net id="2536"><net_src comp="543" pin="3"/><net_sink comp="2533" pin=0"/></net>

<net id="2537"><net_src comp="2533" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="2541"><net_src comp="550" pin="3"/><net_sink comp="2538" pin=0"/></net>

<net id="2542"><net_src comp="2538" pin="1"/><net_sink comp="425" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: U_M_real | {42 136 196 }
	Port: U_M_imag | {42 136 196 }
	Port: CONFIG_BATCH_CNTS | {}
	Port: CONFIG_SEQUENCE_0 | {}
	Port: CONFIG_SEQUENCE_1 | {}
	Port: CONFIG_SEQUENCE_2 | {}
 - Input state : 
	Port: eig_decompose : Rx_M_real | {11 12 34 35 }
	Port: eig_decompose : Rx_M_imag | {11 12 40 41 }
	Port: eig_decompose : U_M_real | {97 98 171 172 }
	Port: eig_decompose : U_M_imag | {97 98 171 172 }
	Port: eig_decompose : eigval_0_read | {1 }
	Port: eig_decompose : eigval_1_read | {1 }
	Port: eig_decompose : eigval_2_read | {1 }
	Port: eig_decompose : eigval_3_read | {1 }
	Port: eig_decompose : CONFIG_BATCH_CNTS | {13 14 }
	Port: eig_decompose : CONFIG_SEQUENCE_0 | {13 14 }
	Port: eig_decompose : CONFIG_SEQUENCE_1 | {13 14 }
	Port: eig_decompose : CONFIG_SEQUENCE_2 | {13 14 }
  - Chain level:
	State 1
	State 2
		add_ln11 : 1
	State 3
		add_ln11_1 : 1
		tmp_53 : 1
		zext_ln1027 : 2
		Q_temp_M_real_addr : 3
		Q_temp_M_imag_addr : 3
		store_ln11 : 4
		store_ln11 : 4
		icmp_ln11 : 1
		br_ln11 : 2
		br_ln11 : 1
	State 4
		add_ln12 : 1
	State 5
		add_ln12_1 : 1
		tmp_45 : 1
		zext_ln1027_9 : 2
		R_temp_M_real_addr : 3
		R_temp_M_imag_addr : 3
		store_ln12 : 4
		store_ln12 : 4
		icmp_ln12 : 1
		br_ln12 : 2
		br_ln12 : 1
	State 6
		add_ln13 : 1
	State 7
		add_ln13_1 : 1
		tmp_46 : 1
		zext_ln1027_10 : 2
		Rx_temp_M_real_addr : 3
		Rx_temp_M_imag_addr : 3
		store_ln13 : 4
		store_ln13 : 4
		icmp_ln13 : 1
		br_ln13 : 2
		br_ln13 : 1
	State 8
		add_ln14 : 1
	State 9
		add_ln14_1 : 1
		tmp_47 : 1
		zext_ln1027_11 : 2
		eig_mat_M_real_addr : 3
		eig_mat_M_imag_addr : 3
		store_ln14 : 4
		store_ln14 : 4
		icmp_ln14 : 1
		br_ln14 : 2
		br_ln14 : 1
	State 10
		icmp_ln19 : 1
		i : 1
		br_ln19 : 2
		tmp_54 : 1
		zext_ln20 : 2
	State 11
		icmp_ln20 : 1
		j : 1
		br_ln20 : 2
		zext_ln21 : 1
		add_ln21 : 2
		zext_ln21_1 : 3
		Rx_M_real_addr : 4
		Rx_M_imag_addr : 4
		Rx_M_real_load : 5
		Rx_M_imag_load : 5
	State 12
		store_ln21 : 1
		store_ln21 : 1
		store_ln22 : 1
		store_ln22 : 1
	State 13
		icmp_ln25 : 1
		i_10 : 1
		br_ln25 : 2
	State 14
	State 15
		icmp_ln27 : 1
		i_11 : 1
		br_ln27 : 2
		tmp_56 : 1
		zext_ln28 : 2
	State 16
		icmp_ln28 : 1
		j_7 : 1
		br_ln28 : 2
		zext_ln34 : 1
		add_ln34 : 2
		zext_ln34_1 : 3
		eig_mat_M_real_addr_3 : 4
		eig_mat_M_imag_addr_2 : 4
	State 17
		icmp_ln31 : 1
		k : 1
		br_ln31 : 2
		zext_ln32 : 1
		tmp_60 : 1
		zext_ln32_1 : 2
		add_ln32 : 3
		zext_ln32_2 : 4
		Q_temp_M_real_addr_1 : 5
		Q_temp_M_imag_addr_1 : 5
		add_ln32_1 : 2
		zext_ln32_3 : 3
		R_temp_M_real_addr_1 : 4
		R_temp_M_imag_addr_1 : 4
		p_r_M_real_13 : 5
		p_r_M_imag_12 : 5
		p_t_real : 6
		p_t_imag : 6
		store_ln34 : 1
		store_ln34 : 1
	State 18
		tmp_i_i : 1
		tmp_i_i_112 : 1
		tmp_1_i_i : 1
		tmp_2_i_i : 1
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
		icmp_ln38 : 1
		count : 1
		br_ln38 : 2
		zext_ln1067 : 1
		tmp_55 : 1
		zext_ln1044 : 2
		add_ln1044 : 3
		zext_ln1044_1 : 4
		eig_mat_M_real_addr_2 : 5
		eig_mat_M_real_load : 6
		mrv : 1
		mrv_1 : 2
		mrv_2 : 3
		mrv_3 : 4
		ret_ln71 : 5
	State 33
		zext_ln1067_4 : 1
		U_M_real_addr : 2
		U_M_imag_addr : 2
		icmp_ln39 : 1
		select_ln39 : 2
		icmp_ln39_1 : 1
		select_ln39_1 : 3
		icmp_ln39_2 : 1
		eigval_3_1 : 4
		eigval_2_1 : 2
		select_ln39_2 : 2
		eigval_1_1 : 3
		select_ln39_3 : 2
		select_ln39_4 : 3
		eigval_0_1 : 4
	State 34
		icmp_ln40 : 1
		i_12 : 1
		br_ln40 : 2
		zext_ln41 : 1
		tmp_57 : 1
		zext_ln41_1 : 2
		add_ln41 : 3
		zext_ln41_2 : 4
		Rx_M_real_addr_1 : 5
		p_r_M_real : 6
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
		p_r_M_imag : 1
	State 41
		store_ln41 : 1
		store_ln41 : 1
	State 42
		zext_ln43 : 1
		icmp_ln43 : 1
		i_13 : 1
		br_ln43 : 2
		tmp_59 : 1
		zext_ln44_1 : 2
		Rx_temp_M_real_addr_3 : 3
		Rx_temp_M_imag_addr_3 : 3
		mid_M_real : 4
		mid_M_imag : 4
	State 43
		tmp_4_i : 1
		tmp_5_i : 1
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
		zext_ln44 : 1
	State 52
		icmp_ln45 : 1
		br_ln45 : 2
		trunc_ln46 : 1
		add_ln46 : 2
		sext_ln46 : 3
		Rx_temp_M_real_addr_4 : 4
		Rx_temp_M_imag_addr_4 : 4
		Rx_temp_M_real_load : 5
		Rx_temp_M_imag_load : 5
		j_8 : 1
	State 53
		tmp_i : 1
		tmp_2_i : 1
		tmp_7_i : 1
		tmp_8_i : 1
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
		store_ln46 : 1
		store_ln46 : 1
	State 78
		j_10 : 1
		icmp_ln48 : 1
		br_ln48 : 2
		trunc_ln49 : 2
		tmp_63 : 2
		sext_ln49 : 3
		Rx_temp_M_real_addr_7 : 4
		Rx_temp_M_imag_addr_7 : 4
		mid_M_real_1 : 5
		mid_M_imag_1 : 5
	State 79
	State 80
		icmp_ln50 : 1
		br_ln50 : 2
		trunc_ln51 : 1
		add_ln51 : 2
		add_ln51_1 : 2
		sext_ln51_1 : 3
		Rx_temp_M_real_addr_9 : 4
		Rx_temp_M_imag_addr_9 : 4
		p_t_real_10 : 5
		p_t_imag_10 : 5
		q_1 : 1
	State 81
		tmp_i_i2 : 1
		tmp_i_i7 : 1
		tmp_1_i_i5 : 1
		tmp_2_i_i8 : 1
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
		Rx_temp_M_real_addr_8 : 1
		Rx_temp_M_imag_addr_8 : 1
		Rx_temp_M_real_load_5 : 2
		Rx_temp_M_imag_load_5 : 2
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
		sext_ln57 : 1
		tmp_48 : 1
		br_ln57 : 2
		zext_ln64 : 1
		tmp_61 : 1
		sext_ln64 : 2
		add_ln64 : 3
		zext_ln64_1 : 4
		U_M_real_addr_2 : 5
		U_M_imag_addr_2 : 5
		add_ln62 : 3
		zext_ln62 : 4
		Rx_temp_M_real_addr_5 : 5
		Rx_temp_M_imag_addr_5 : 5
		midsum : 1
	State 97
		j_9 : 1
		icmp_ln59 : 1
		br_ln59 : 2
		trunc_ln60 : 2
		trunc_ln60_1 : 2
		sext_ln60_1_cast : 3
		add_ln60 : 4
		sext_ln60 : 5
		U_M_real_addr_3 : 6
		U_M_imag_addr_3 : 6
		add_ln60_1 : 3
		sext_ln60_1 : 4
		Rx_temp_M_real_addr_6 : 5
		Rx_temp_M_imag_addr_6 : 5
		p_r_M_real_15 : 6
		p_r_M_imag_14 : 6
		p_t_real_9 : 7
		p_t_imag_9 : 7
	State 98
		tmp_i_i1 : 1
		tmp_i_i6 : 1
		tmp_1_i_i4 : 1
		tmp_2_i_i7 : 1
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
		xor_ln444 : 1
		p_r_M_real_14 : 1
		xor_ln444_1 : 1
		p_r_M_imag_13 : 1
		tmp_i_i9 : 2
		tmp_2_i_i6 : 2
		tmp_4_i_i : 1
		tmp_5_i_i : 1
		tmp_7_i_i : 2
		tmp_8_i_i : 2
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
		store_ln64 : 1
		store_ln64 : 1
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
		icmp_ln67 : 1
		i_14 : 1
		br_ln67 : 2
		tmp_62 : 1
		zext_ln68 : 2
		add_ln68 : 3
		zext_ln68_1 : 4
		U_M_real_addr_4 : 5
		U_M_imag_addr_4 : 5
		U_M_real_load : 6
		U_M_imag_load : 6
	State 172
		tmp_i2 : 1
		tmp_i_113 : 1
		tmp_5_i1 : 1
		tmp_6_i1 : 1
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
		store_ln68 : 1
		store_ln68 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|---------|---------|---------|
| Operation|       Functional Unit       |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |   URAM  |
|----------|-----------------------------|---------|---------|---------|---------|---------|---------|
|   call   |      grp_qrf_alt_fu_913     |    8    |    97   | 164.006 |  18062  |  26499  |    0    |
|----------|-----------------------------|---------|---------|---------|---------|---------|---------|
|   fdiv   |         grp_fu_1003         |    0    |    0    |    0    |   761   |   994   |    0    |
|          |         grp_fu_1008         |    0    |    0    |    0    |   761   |   994   |    0    |
|----------|-----------------------------|---------|---------|---------|---------|---------|---------|
|          |          grp_fu_949         |    0    |    3    |    0    |   143   |   321   |    0    |
|          |          grp_fu_955         |    0    |    3    |    0    |   143   |   321   |    0    |
|   fmul   |          grp_fu_961         |    0    |    3    |    0    |   143   |   321   |    0    |
|          |          grp_fu_967         |    0    |    3    |    0    |   143   |   321   |    0    |
|          |          grp_fu_987         |    0    |    3    |    0    |   143   |   321   |    0    |
|          |          grp_fu_992         |    0    |    3    |    0    |   143   |   321   |    0    |
|----------|-----------------------------|---------|---------|---------|---------|---------|---------|
|          |          grp_fu_931         |    0    |    2    |    0    |   205   |   390   |    0    |
|   fadd   |          grp_fu_935         |    0    |    2    |    0    |   205   |   390   |    0    |
|          |          grp_fu_943         |    0    |    2    |    0    |   205   |   390   |    0    |
|----------|-----------------------------|---------|---------|---------|---------|---------|---------|
|   fsqrt  |         grp_fu_1015         |    0    |    0    |    0    |   405   |   615   |    0    |
|----------|-----------------------------|---------|---------|---------|---------|---------|---------|
|          |       add_ln11_fu_1125      |    0    |    0    |    0    |    0    |    10   |    0    |
|          |      add_ln11_1_fu_1131     |    0    |    0    |    0    |    0    |    10   |    0    |
|          |       add_ln12_fu_1163      |    0    |    0    |    0    |    0    |    10   |    0    |
|          |      add_ln12_1_fu_1169     |    0    |    0    |    0    |    0    |    10   |    0    |
|          |       add_ln13_fu_1201      |    0    |    0    |    0    |    0    |    10   |    0    |
|          |      add_ln13_1_fu_1207     |    0    |    0    |    0    |    0    |    10   |    0    |
|          |       add_ln14_fu_1239      |    0    |    0    |    0    |    0    |    10   |    0    |
|          |      add_ln14_1_fu_1245     |    0    |    0    |    0    |    0    |    10   |    0    |
|          |          i_fu_1283          |    0    |    0    |    0    |    0    |    12   |    0    |
|          |          j_fu_1307          |    0    |    0    |    0    |    0    |    12   |    0    |
|          |       add_ln21_fu_1317      |    0    |    0    |    0    |    0    |    15   |    0    |
|          |         i_10_fu_1334        |    0    |    0    |    0    |    0    |    15   |    0    |
|          |         i_11_fu_1346        |    0    |    0    |    0    |    0    |    12   |    0    |
|          |         j_7_fu_1370         |    0    |    0    |    0    |    0    |    12   |    0    |
|          |       add_ln34_fu_1380      |    0    |    0    |    0    |    0    |    15   |    0    |
|          |          k_fu_1397          |    0    |    0    |    0    |    0    |    12   |    0    |
|          |       add_ln32_fu_1419      |    0    |    0    |    0    |    0    |    15   |    0    |
|          |      add_ln32_1_fu_1430     |    0    |    0    |    0    |    0    |    15   |    0    |
|    add   |        count_fu_1447        |    0    |    0    |    0    |    0    |    12   |    0    |
|          |      add_ln1044_fu_1469     |    0    |    0    |    0    |    0    |    15   |    0    |
|          |         i_12_fu_1620        |    0    |    0    |    0    |    0    |    12   |    0    |
|          |       add_ln41_fu_1642      |    0    |    0    |    0    |    0    |    15   |    0    |
|          |         i_13_fu_1672        |    0    |    0    |    0    |    0    |    10   |    0    |
|          |       add_ln46_fu_1714      |    0    |    0    |    0    |    0    |    15   |    0    |
|          |         j_8_fu_1725         |    0    |    0    |    0    |    0    |    39   |    0    |
|          |         j_10_fu_1731        |    0    |    0    |    0    |    0    |    39   |    0    |
|          |       add_ln51_fu_1778      |    0    |    0    |    0    |    0    |    15   |    0    |
|          |      add_ln51_1_fu_1783     |    0    |    0    |    0    |    0    |    15   |    0    |
|          |         q_1_fu_1794         |    0    |    0    |    0    |    0    |    39   |    0    |
|          |       add_ln64_fu_1833      |    0    |    0    |    0    |    0    |    15   |    0    |
|          |       add_ln62_fu_1844      |    0    |    0    |    0    |    0    |    15   |    0    |
|          |         j_9_fu_1856         |    0    |    0    |    0    |    0    |    39   |    0    |
|          |       add_ln60_fu_1884      |    0    |    0    |    0    |    0    |    15   |    0    |
|          |      add_ln60_1_fu_1895     |    0    |    0    |    0    |    0    |    15   |    0    |
|          |          m_fu_1906          |    0    |    0    |    0    |    0    |    12   |    0    |
|          |         i_14_fu_1950        |    0    |    0    |    0    |    0    |    12   |    0    |
|          |       add_ln68_fu_1968      |    0    |    0    |    0    |    0    |    15   |    0    |
|----------|-----------------------------|---------|---------|---------|---------|---------|---------|
|          |     select_ln39_fu_1530     |    0    |    0    |    0    |    0    |    32   |    0    |
|          |    select_ln39_1_fu_1544    |    0    |    0    |    0    |    0    |    32   |    0    |
|          |      eigval_3_1_fu_1558     |    0    |    0    |    0    |    0    |    32   |    0    |
|          |      eigval_2_1_fu_1566     |    0    |    0    |    0    |    0    |    32   |    0    |
|  select  |    select_ln39_2_fu_1574    |    0    |    0    |    0    |    0    |    32   |    0    |
|          |      eigval_1_1_fu_1582     |    0    |    0    |    0    |    0    |    32   |    0    |
|          |    select_ln39_3_fu_1590    |    0    |    0    |    0    |    0    |    32   |    0    |
|          |    select_ln39_4_fu_1598    |    0    |    0    |    0    |    0    |    32   |    0    |
|          |      eigval_0_1_fu_1606     |    0    |    0    |    0    |    0    |    32   |    0    |
|----------|-----------------------------|---------|---------|---------|---------|---------|---------|
|          |      icmp_ln11_fu_1151      |    0    |    0    |    0    |    0    |    8    |    0    |
|          |     icmp_ln11_1_fu_1157     |    0    |    0    |    0    |    0    |    8    |    0    |
|          |      icmp_ln12_fu_1189      |    0    |    0    |    0    |    0    |    8    |    0    |
|          |     icmp_ln12_1_fu_1195     |    0    |    0    |    0    |    0    |    8    |    0    |
|          |      icmp_ln13_fu_1227      |    0    |    0    |    0    |    0    |    8    |    0    |
|          |     icmp_ln13_1_fu_1233     |    0    |    0    |    0    |    0    |    8    |    0    |
|          |      icmp_ln14_fu_1265      |    0    |    0    |    0    |    0    |    8    |    0    |
|          |     icmp_ln14_1_fu_1271     |    0    |    0    |    0    |    0    |    8    |    0    |
|          |      icmp_ln19_fu_1277      |    0    |    0    |    0    |    0    |    9    |    0    |
|          |      icmp_ln20_fu_1301      |    0    |    0    |    0    |    0    |    9    |    0    |
|          |      icmp_ln25_fu_1328      |    0    |    0    |    0    |    0    |    11   |    0    |
|          |      icmp_ln27_fu_1340      |    0    |    0    |    0    |    0    |    9    |    0    |
|   icmp   |      icmp_ln28_fu_1364      |    0    |    0    |    0    |    0    |    9    |    0    |
|          |      icmp_ln31_fu_1391      |    0    |    0    |    0    |    0    |    9    |    0    |
|          |      icmp_ln38_fu_1441      |    0    |    0    |    0    |    0    |    9    |    0    |
|          |      icmp_ln39_fu_1524      |    0    |    0    |    0    |    0    |    8    |    0    |
|          |     icmp_ln39_1_fu_1538     |    0    |    0    |    0    |    0    |    8    |    0    |
|          |     icmp_ln39_2_fu_1552     |    0    |    0    |    0    |    0    |    8    |    0    |
|          |      icmp_ln40_fu_1614      |    0    |    0    |    0    |    0    |    9    |    0    |
|          |      icmp_ln43_fu_1666      |    0    |    0    |    0    |    0    |    8    |    0    |
|          |      icmp_ln45_fu_1704      |    0    |    0    |    0    |    0    |    18   |    0    |
|          |      icmp_ln48_fu_1737      |    0    |    0    |    0    |    0    |    18   |    0    |
|          |      icmp_ln50_fu_1768      |    0    |    0    |    0    |    0    |    18   |    0    |
|          |      icmp_ln59_fu_1862      |    0    |    0    |    0    |    0    |    18   |    0    |
|          |      icmp_ln67_fu_1944      |    0    |    0    |    0    |    0    |    9    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|---------|---------|
|          |      xor_ln1067_fu_1504     |    0    |    0    |    0    |    0    |    3    |    0    |
|    xor   |      xor_ln444_fu_1916      |    0    |    0    |    0    |    0    |    32   |    0    |
|          |     xor_ln444_1_fu_1932     |    0    |    0    |    0    |    0    |    32   |    0    |
|----------|-----------------------------|---------|---------|---------|---------|---------|---------|
|    mux   |   p_y_read_assign_fu_1653   |    0    |    0    |    0    |    0    |    21   |    0    |
|----------|-----------------------------|---------|---------|---------|---------|---------|---------|
|          | eigval_3_read_2_read_fu_128 |    0    |    0    |    0    |    0    |    0    |    0    |
|   read   | eigval_2_read_2_read_fu_134 |    0    |    0    |    0    |    0    |    0    |    0    |
|          | eigval_1_read_2_read_fu_140 |    0    |    0    |    0    |    0    |    0    |    0    |
|          | eigval_0_read_2_read_fu_146 |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|---------|---------|
|          |        tmp_53_fu_1137       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        tmp_45_fu_1175       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        tmp_46_fu_1213       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        tmp_47_fu_1251       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        tmp_54_fu_1289       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        tmp_56_fu_1352       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        tmp_60_fu_1407       |    0    |    0    |    0    |    0    |    0    |    0    |
|bitconcatenate|        tmp_55_fu_1457       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        tmp_57_fu_1630       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        tmp_59_fu_1678       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        tmp_58_fu_1692       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        tmp_63_fu_1747       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |    sext_ln49_cast_fu_1761   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        tmp_61_fu_1821       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   sext_ln60_1_cast_fu_1876  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        tmp_62_fu_1956       |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|---------|---------|
|          |     zext_ln1027_fu_1145     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |    zext_ln1027_9_fu_1183    |    0    |    0    |    0    |    0    |    0    |    0    |
|          |    zext_ln1027_10_fu_1221   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |    zext_ln1027_11_fu_1259   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln20_fu_1297      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln21_fu_1313      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     zext_ln21_1_fu_1322     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln28_fu_1360      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln34_fu_1376      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     zext_ln34_1_fu_1385     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln32_fu_1403      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     zext_ln32_1_fu_1415     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     zext_ln32_2_fu_1424     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     zext_ln32_3_fu_1435     |    0    |    0    |    0    |    0    |    0    |    0    |
|   zext   |     zext_ln1067_fu_1453     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     zext_ln1044_fu_1465     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |    zext_ln1044_1_fu_1475    |    0    |    0    |    0    |    0    |    0    |    0    |
|          |    zext_ln1067_4_fu_1514    |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln41_fu_1626      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     zext_ln41_1_fu_1638     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     zext_ln41_2_fu_1648     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln43_fu_1662      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     zext_ln44_1_fu_1686     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln44_fu_1700      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln64_fu_1817      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     zext_ln64_1_fu_1838     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln62_fu_1850      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln68_fu_1964      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     zext_ln68_1_fu_1973     |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|---------|---------|
|          |         mrv_fu_1480         |    0    |    0    |    0    |    0    |    0    |    0    |
|insertvalue|        mrv_1_fu_1486        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        mrv_2_fu_1492        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        mrv_3_fu_1498        |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|---------|---------|
|          |     sext_ln1067_fu_1510     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      sext_ln46_fu_1719      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      sext_ln49_fu_1755      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     sext_ln51_1_fu_1788     |    0    |    0    |    0    |    0    |    0    |    0    |
|   sext   |      sext_ln51_fu_1800      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      sext_ln57_fu_1805      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      sext_ln64_fu_1829      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      sext_ln60_fu_1889      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     sext_ln60_1_fu_1900     |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|---------|---------|
|          |      trunc_ln39_fu_1520     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      trunc_ln46_fu_1710     |    0    |    0    |    0    |    0    |    0    |    0    |
|   trunc  |      trunc_ln49_fu_1743     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      trunc_ln51_fu_1774     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      trunc_ln60_fu_1868     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |     trunc_ln60_1_fu_1872    |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|---------|---------|
| bitselect|        tmp_48_fu_1809       |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                             |    8    |   121   | 164.006 |  21462  |  33404  |    0    |
|----------|-----------------------------|---------|---------|---------|---------|---------|---------|

Memories:
+--------------+--------+--------+--------+--------+
|              |  BRAM  |   FF   |   LUT  |  URAM  |
+--------------+--------+--------+--------+--------+
| Q_temp_M_imag|    0   |   64   |    8   |    0   |
| Q_temp_M_real|    0   |   64   |    8   |    0   |
| R_temp_M_imag|    0   |   64   |    8   |    0   |
| R_temp_M_real|    0   |   64   |    8   |    0   |
|Rx_temp_M_imag|    0   |   64   |    8   |    0   |
|Rx_temp_M_real|    0   |   64   |    8   |    0   |
|eig_mat_M_imag|    0   |   64   |    8   |    0   |
|eig_mat_M_real|    0   |   64   |    8   |    0   |
+--------------+--------+--------+--------+--------+
|     Total    |    0   |   512  |   64   |    0   |
+--------------+--------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
| Q_temp_M_imag_addr_1_reg_2160|    4   |
| Q_temp_M_real_addr_1_reg_2155|    4   |
| R_temp_M_imag_addr_1_reg_2170|    4   |
| R_temp_M_real_addr_1_reg_2165|    4   |
|   Rx_M_imag_addr_1_reg_2288  |    4   |
|    Rx_M_imag_addr_reg_2097   |    4   |
|   Rx_M_real_addr_1_reg_2273  |    4   |
|    Rx_M_real_addr_reg_2092   |    4   |
|Rx_temp_M_imag_addr_3_reg_2313|    4   |
|Rx_temp_M_imag_addr_4_reg_2332|    4   |
|Rx_temp_M_imag_addr_5_reg_2431|    4   |
|Rx_temp_M_imag_addr_6_reg_2459|    4   |
|Rx_temp_M_imag_addr_7_reg_2360|    4   |
|Rx_temp_M_imag_addr_8_reg_2398|    4   |
|Rx_temp_M_imag_addr_9_reg_2383|    4   |
|Rx_temp_M_real_addr_3_reg_2308|    4   |
|Rx_temp_M_real_addr_4_reg_2327|    4   |
|Rx_temp_M_real_addr_5_reg_2426|    4   |
|Rx_temp_M_real_addr_6_reg_2454|    4   |
|Rx_temp_M_real_addr_7_reg_2355|    4   |
|Rx_temp_M_real_addr_8_reg_2393|    4   |
|Rx_temp_M_real_addr_9_reg_2378|    4   |
|   U_M_imag_addr_2_reg_2421   |    4   |
|   U_M_imag_addr_3_reg_2449   |    4   |
|   U_M_imag_addr_4_reg_2538   |    4   |
|    U_M_imag_addr_reg_2224    |    4   |
|   U_M_real_addr_2_reg_2416   |    4   |
|   U_M_real_addr_3_reg_2444   |    4   |
|   U_M_real_addr_4_reg_2533   |    4   |
|    U_M_real_addr_reg_2219    |    4   |
|      add_ln11_1_reg_2004     |    2   |
|       add_ln11_reg_1999      |    2   |
|      add_ln12_1_reg_2020     |    2   |
|       add_ln12_reg_2015      |    2   |
|      add_ln13_1_reg_2036     |    2   |
|       add_ln13_reg_2031      |    2   |
|      add_ln14_1_reg_2052     |    2   |
|       add_ln14_reg_2047      |    2   |
|       add_ln51_reg_2373      |    6   |
| complex_M_imag_read_2_reg_869|   32   |
|  complex_M_imag_read_reg_706 |   32   |
| complex_M_real_read_2_reg_881|   32   |
|  complex_M_real_read_reg_719 |   32   |
|        count_0_reg_783       |    3   |
|        count_reg_2202        |    3   |
|eig_mat_M_imag_addr_2_reg_2142|    4   |
|eig_mat_M_real_addr_2_reg_2214|    4   |
|eig_mat_M_real_addr_3_reg_2137|    4   |
|      eigval_0_0_reg_743      |   32   |
|      eigval_0_1_reg_2252     |   32   |
|   eigval_0_read_2_reg_1994   |   32   |
|      eigval_1_0_reg_753      |   32   |
|      eigval_1_1_reg_2246     |   32   |
|   eigval_1_read_2_reg_1989   |   32   |
|      eigval_2_0_reg_763      |   32   |
|      eigval_2_1_reg_2240     |   32   |
|   eigval_2_read_2_reg_1984   |   32   |
|      eigval_3_0_reg_773      |   32   |
|      eigval_3_1_reg_2234     |   32   |
|   eigval_3_read_2_reg_1979   |   32   |
|         i16_0_reg_673        |    5   |
|         i17_0_reg_684        |    3   |
|         i19_0_reg_795        |    3   |
|         i24_0_reg_902        |    3   |
|          i_0_reg_651         |    3   |
|         i_10_reg_2105        |    5   |
|         i_11_reg_2113        |    3   |
|         i_12_reg_2261        |    3   |
|         i_13_reg_2303        |    2   |
|         i_14_reg_2528        |    3   |
|          i_reg_2066          |    3   |
|         j18_0_reg_695        |    3   |
|         j21_0_reg_818        |   32   |
|       j22_0_in_reg_827       |   32   |
|       j23_0_in_reg_893       |   32   |
|          j_0_reg_662         |    3   |
|         j_10_reg_2342        |   32   |
|         j_11_reg_806         |    2   |
|         j_7_reg_2127         |    3   |
|         j_8_reg_2337         |   32   |
|         j_9_reg_2436         |   32   |
|          j_reg_2079          |    3   |
|          k_0_reg_732         |    3   |
|          k_reg_2150          |    3   |
|          m_0_reg_857         |    3   |
|          m_reg_2464          |    3   |
|       midsum_1_reg_2513      |   32   |
|        midsum_reg_2518       |   32   |
|    p_r_M_imag_12_reg_2181    |   32   |
|    p_r_M_imag_13_reg_2480    |   32   |
|    p_r_M_real_13_reg_2175    |   32   |
|    p_r_M_real_14_reg_2474    |   32   |
|      p_r_M_real_reg_2283     |   32   |
|       p_t_imag_reg_2193      |   32   |
|       p_t_real_reg_2187      |   32   |
|      p_x_assign_reg_845      |   32   |
|   p_y_read_assign_reg_2278   |   32   |
|      phi_ln11_1_reg_571      |    2   |
|       phi_ln11_reg_559       |    2   |
|      phi_ln12_1_reg_594      |    2   |
|       phi_ln12_reg_582       |    2   |
|      phi_ln13_1_reg_617      |    2   |
|       phi_ln13_reg_605       |    2   |
|      phi_ln14_1_reg_640      |    2   |
|       phi_ln14_reg_628       |    2   |
|          q_0_reg_836         |   32   |
|         q_1_reg_2388         |   32   |
|           reg_1021           |   32   |
|           reg_1026           |   32   |
|           reg_1031           |   32   |
|           reg_1036           |   32   |
|           reg_1041           |   32   |
|           reg_1050           |   32   |
|           reg_1059           |   32   |
|           reg_1065           |   32   |
|           reg_1071           |   32   |
|           reg_1081           |   32   |
|           reg_1091           |   32   |
|           reg_1100           |   32   |
|           reg_1109           |   32   |
|           reg_1117           |   32   |
|    sext_ln49_cast_reg_2365   |    6   |
|      sext_ln57_reg_2403      |   32   |
|      sext_ln64_reg_2411      |    6   |
|      sum_M_imag_reg_2507     |   32   |
|     sum_M_real_1_reg_2469    |   32   |
|      sum_M_real_reg_2501     |   32   |
|      tmp_7_i_i_reg_2486      |   32   |
|      tmp_8_i_i_reg_2491      |   32   |
|      tmp_9_i_i_reg_2496      |   32   |
|      trunc_ln39_reg_2229     |    2   |
|      trunc_ln49_reg_2350     |    4   |
|     zext_ln1067_reg_2207     |    6   |
|      zext_ln20_reg_2071      |    6   |
|     zext_ln21_1_reg_2084     |   64   |
|      zext_ln28_reg_2118      |    6   |
|      zext_ln34_reg_2132      |    6   |
|     zext_ln41_2_reg_2266     |   64   |
|      zext_ln43_reg_2293      |   32   |
|      zext_ln44_reg_2318      |    6   |
+------------------------------+--------+
|             Total            |  2238  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------|------|------|------|--------||---------||---------|
|              Comp             |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------------|------|------|------|--------||---------||---------|
|       grp_access_fu_164       |  p0  |   3  |   4  |   12   ||    15   |
|       grp_access_fu_171       |  p0  |   3  |   4  |   12   ||    15   |
|       grp_access_fu_190       |  p0  |   3  |   4  |   12   ||    15   |
|       grp_access_fu_197       |  p0  |   3  |   4  |   12   ||    15   |
|       grp_access_fu_216       |  p0  |  16  |   4  |   64   ||    65   |
|       grp_access_fu_216       |  p1  |   4  |  32  |   128  ||    21   |
|       grp_access_fu_223       |  p0  |  16  |   4  |   64   ||    65   |
|       grp_access_fu_223       |  p1  |   4  |  32  |   128  ||    21   |
|       grp_access_fu_242       |  p0  |   5  |   4  |   20   ||    27   |
|       grp_access_fu_242       |  p1  |   3  |  32  |   96   ||    15   |
|       grp_access_fu_249       |  p0  |   3  |   4  |   12   ||    15   |
|       grp_access_fu_249       |  p1  |   3  |  32  |   96   ||    15   |
|       grp_access_fu_270       |  p0  |   4  |   4  |   16   ||    21   |
|       grp_access_fu_276       |  p0  |   4  |   4  |   16   ||    21   |
|       grp_access_fu_419       |  p0  |   6  |   4  |   24   ||    33   |
|       grp_access_fu_419       |  p1  |   2  |  32  |   64   ||    9    |
|       grp_access_fu_425       |  p0  |   6  |   4  |   24   ||    33   |
|       grp_access_fu_425       |  p1  |   2  |  32  |   64   ||    9    |
|        phi_ln11_reg_559       |  p0  |   2  |   2  |    4   ||    9    |
|        phi_ln12_reg_582       |  p0  |   2  |   2  |    4   ||    9    |
|        phi_ln13_reg_605       |  p0  |   2  |   2  |    4   ||    9    |
|        phi_ln14_reg_628       |  p0  |   2  |   2  |    4   ||    9    |
|  complex_M_imag_read_reg_706  |  p0  |   2  |  32  |   64   ||    9    |
|  complex_M_real_read_reg_719  |  p0  |   2  |  32  |   64   ||    9    |
|        count_0_reg_783        |  p0  |   2  |   3  |    6   ||    9    |
|          j_11_reg_806         |  p0  |   2  |   2  |    4   ||    9    |
|       p_x_assign_reg_845      |  p0  |   2  |  32  |   64   ||    9    |
|          m_0_reg_857          |  p0  |   2  |   3  |    6   ||    9    |
| complex_M_imag_read_2_reg_869 |  p0  |   2  |  32  |   64   ||    9    |
| complex_M_real_read_2_reg_881 |  p0  |   2  |  32  |   64   ||    9    |
|           grp_fu_931          |  p0  |   6  |  32  |   192  ||    33   |
|           grp_fu_931          |  p1  |   4  |  32  |   128  ||    21   |
|           grp_fu_935          |  p0  |   4  |  32  |   128  ||    21   |
|           grp_fu_935          |  p1  |   2  |  32  |   64   ||    9    |
|           grp_fu_949          |  p0  |  11  |  32  |   352  ||    50   |
|           grp_fu_949          |  p1  |   9  |  32  |   288  ||    44   |
|           grp_fu_955          |  p0  |  10  |  32  |   320  ||    47   |
|           grp_fu_955          |  p1  |   9  |  32  |   288  ||    44   |
|           grp_fu_961          |  p0  |   9  |  32  |   288  ||    44   |
|           grp_fu_961          |  p1  |   8  |  32  |   256  ||    41   |
|           grp_fu_967          |  p0  |   9  |  32  |   288  ||    44   |
|           grp_fu_967          |  p1  |   8  |  32  |   256  ||    41   |
|           grp_fu_987          |  p0  |   2  |  32  |   64   ||    9    |
|           grp_fu_987          |  p1  |   2  |  32  |   64   ||    9    |
|           grp_fu_992          |  p0  |   2  |  32  |   64   ||    9    |
|           grp_fu_992          |  p1  |   2  |  32  |   64   ||    9    |
|          grp_fu_1003          |  p0  |   2  |  32  |   64   ||    9    |
|          grp_fu_1003          |  p1  |   2  |  32  |   64   ||    9    |
|          grp_fu_1008          |  p0  |   2  |  32  |   64   ||    9    |
|          grp_fu_1008          |  p1  |   2  |  32  |   64   ||    9    |
|-------------------------------|------|------|------|--------||---------||---------|
|             Total             |      |      |      |  4576  ||  92.947 ||   1049  |
|-------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    8   |   121  |   164  |  21462 |  33404 |    0   |
|   Memory  |    0   |    -   |    -   |   512  |   64   |    0   |
|Multiplexer|    -   |    -   |   92   |    -   |  1049  |    -   |
|  Register |    -   |    -   |    -   |  2238  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    8   |   121  |   256  |  24212 |  34517 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
