{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 26 16:46:53 2015 " "Info: Processing started: Sat Dec 26 16:46:53 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EnhanceProcessor -c EnhanceProcessor " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off EnhanceProcessor -c EnhanceProcessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enhanceprocessor.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file enhanceprocessor.v" { { "Info" "ISGN_ENTITY_NAME" "1 EnhanceProcessor " "Info: Found entity 1: EnhanceProcessor" {  } { { "EnhanceProcessor.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/EnhanceProcessor.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc_tb.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file proc_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 proc_tb " "Info: Found entity 1: proc_tb" {  } { { "proc_tb.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/proc_tb.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "insloadforram.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file insloadforram.v" { { "Info" "ISGN_ENTITY_NAME" "1 InsLoadForRam " "Info: Found entity 1: InsLoadForRam" {  } { { "InsLoadForRam.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/InsLoadForRam.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "raminit_tb.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file raminit_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 RamInit_tb " "Info: Found entity 1: RamInit_tb" {  } { { "RamInit_tb.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/RamInit_tb.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "RamError.v " "Warning: Can't analyze file -- file RamError.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "EnhanceProcessor " "Info: Elaborating entity \"EnhanceProcessor\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Sub sub processorcu.v(5) " "Info (10281): Verilog HDL Declaration information at processorcu.v(5): object \"Sub\" differs only in case from object \"sub\" in the same scope" {  } { { "processorcu.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/processorcu.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Halt halt processorcu.v(7) " "Info (10281): Verilog HDL Declaration information at processorcu.v(7): object \"Halt\" differs only in case from object \"halt\" in the same scope" {  } { { "processorcu.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/processorcu.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "processorcu.v 1 1 " "Warning: Using design file processorcu.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 processorCU " "Info: Found entity 1: processorCU" {  } { { "processorcu.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/processorcu.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processorCU processorCU:cu " "Info: Elaborating entity \"processorCU\" for hierarchy \"processorCU:cu\"" {  } { { "EnhanceProcessor.v" "cu" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/EnhanceProcessor.v" 20 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "dp.v 1 1 " "Warning: Using design file dp.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DP " "Info: Found entity 1: DP" {  } { { "dp.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/dp.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RamOut dp.v(28) " "Warning (10236): Verilog HDL Implicit Net warning at dp.v(28): created implicit net for \"RamOut\"" {  } { { "dp.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/dp.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RamAddress dp.v(29) " "Warning (10236): Verilog HDL Implicit Net warning at dp.v(29): created implicit net for \"RamAddress\"" {  } { { "dp.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/dp.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DP DP:dp " "Info: Elaborating entity \"DP\" for hierarchy \"DP:dp\"" {  } { { "EnhanceProcessor.v" "dp" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/EnhanceProcessor.v" 31 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RamOut dp.v(28) " "Warning (10036): Verilog HDL or VHDL warning at dp.v(28): object \"RamOut\" assigned a value but never read" {  } { { "dp.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/dp.v" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RamAddress dp.v(29) " "Warning (10036): Verilog HDL or VHDL warning at dp.v(29): object \"RamAddress\" assigned a value but never read" {  } { { "dp.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/dp.v" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 dp.v(28) " "Warning (10230): Verilog HDL assignment warning at dp.v(28): truncated value with size 8 to match size of target (1)" {  } { { "dp.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/dp.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 1 dp.v(29) " "Warning (10230): Verilog HDL assignment warning at dp.v(29): truncated value with size 5 to match size of target (1)" {  } { { "dp.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/dp.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 dp.v(30) " "Warning (10230): Verilog HDL assignment warning at dp.v(30): truncated value with size 32 to match size of target (8)" {  } { { "dp.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/dp.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "inscycop.v 1 1 " "Warning: Using design file inscycop.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 InsCycOp " "Info: Found entity 1: InsCycOp" {  } { { "inscycop.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/inscycop.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InsCycOp DP:dp\|InsCycOp:insCycOp " "Info: Elaborating entity \"InsCycOp\" for hierarchy \"DP:dp\|InsCycOp:insCycOp\"" {  } { { "dp.v" "insCycOp" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/dp.v" 38 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "register.v 1 1 " "Warning: Using design file register.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Info: Found entity 1: Register" {  } { { "register.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/register.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register DP:dp\|InsCycOp:insCycOp\|Register:reg_IR " "Info: Elaborating entity \"Register\" for hierarchy \"DP:dp\|InsCycOp:insCycOp\|Register:reg_IR\"" {  } { { "inscycop.v" "reg_IR" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/inscycop.v" 23 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register DP:dp\|InsCycOp:insCycOp\|Register:reg_PC " "Info: Elaborating entity \"Register\" for hierarchy \"DP:dp\|InsCycOp:insCycOp\|Register:reg_PC\"" {  } { { "inscycop.v" "reg_PC" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/inscycop.v" 24 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "mux_mod.v 1 1 " "Warning: Using design file mux_mod.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux_mod " "Info: Found entity 1: mux_mod" {  } { { "mux_mod.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/mux_mod.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_mod DP:dp\|InsCycOp:insCycOp\|mux_mod:mux_JMP " "Info: Elaborating entity \"mux_mod\" for hierarchy \"DP:dp\|InsCycOp:insCycOp\|mux_mod:mux_JMP\"" {  } { { "inscycop.v" "mux_JMP" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/inscycop.v" 26 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "increment_module.v 1 1 " "Warning: Using design file increment_module.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Increment_module " "Info: Found entity 1: Increment_module" {  } { { "increment_module.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/increment_module.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Increment_module DP:dp\|InsCycOp:insCycOp\|Increment_module:inc5bit " "Info: Elaborating entity \"Increment_module\" for hierarchy \"DP:dp\|InsCycOp:insCycOp\|Increment_module:inc5bit\"" {  } { { "inscycop.v" "inc5bit" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/inscycop.v" 29 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 increment_module.v(8) " "Warning (10230): Verilog HDL assignment warning at increment_module.v(8): truncated value with size 32 to match size of target (5)" {  } { { "increment_module.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/increment_module.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "inssetop.v 1 1 " "Warning: Using design file inssetop.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 InsSetOp " "Info: Found entity 1: InsSetOp" {  } { { "inssetop.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/inssetop.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Load inssetop.v(22) " "Warning (10236): Verilog HDL Implicit Net warning at inssetop.v(22): created implicit net for \"Load\"" {  } { { "inssetop.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/inssetop.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InsSetOp DP:dp\|InsSetOp:insSetOp " "Info: Elaborating entity \"InsSetOp\" for hierarchy \"DP:dp\|InsSetOp:insSetOp\"" {  } { { "dp.v" "insSetOp" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/dp.v" 41 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Selector inssetop.v(15) " "Warning (10036): Verilog HDL or VHDL warning at inssetop.v(15): object \"Selector\" assigned a value but never read" {  } { { "inssetop.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/inssetop.v" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gnd inssetop.v(16) " "Warning (10036): Verilog HDL or VHDL warning at inssetop.v(16): object \"gnd\" assigned a value but never read" {  } { { "inssetop.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/inssetop.v" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 inssetop.v(20) " "Warning (10230): Verilog HDL assignment warning at inssetop.v(20): truncated value with size 32 to match size of target (1)" {  } { { "inssetop.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/inssetop.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "addsub_mod.v 1 1 " "Warning: Using design file addsub_mod.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 AddSub_mod " "Info: Found entity 1: AddSub_mod" {  } { { "addsub_mod.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/addsub_mod.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AddSub_mod DP:dp\|InsSetOp:insSetOp\|AddSub_mod:AddSub " "Info: Elaborating entity \"AddSub_mod\" for hierarchy \"DP:dp\|InsSetOp:insSetOp\|AddSub_mod:AddSub\"" {  } { { "inssetop.v" "AddSub" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/inssetop.v" 27 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "rammemory.v 1 1 " "Warning: Using design file rammemory.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 RamMemory " "Info: Found entity 1: RamMemory" {  } { { "rammemory.v" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/rammemory.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RamMemory DP:dp\|RamMemory:ram " "Info: Elaborating entity \"RamMemory\" for hierarchy \"DP:dp\|RamMemory:ram\"" {  } { { "dp.v" "ram" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/dp.v" 45 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "DP:dp\|RamMemory:ram\|Memory~0 " "Warning: Inferred dual-clock RAM node \"DP:dp\|RamMemory:ram\|Memory~0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } { { "rammemory.v" "Memory~0" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/rammemory.v" 10 -1 0 } }  } 0 0 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "" 0 -1}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "IOPT_ALTSYNCRAM_INFERRED" "DP:dp\|RamMemory:ram\|Memory~0 " "Info: Inferred altsyncram megafunction from the following design logic: \"DP:dp\|RamMemory:ram\|Memory~0\" " { { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Info: Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Info: Parameter WIDTH_A set to 8" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Info: Parameter WIDTHAD_A set to 5" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Info: Parameter NUMWORDS_A set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Info: Parameter WIDTH_B set to 8" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Info: Parameter WIDTHAD_B set to 5" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Info: Parameter NUMWORDS_B set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Info: Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Info: Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Info: Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Info: Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Info: Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Info: Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Info: Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1}  } { { "rammemory.v" "Memory~0" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/rammemory.v" 10 -1 0 } }  } 0 0 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DP:dp\|RamMemory:ram\|altsyncram:Memory_rtl_0 " "Info: Elaborated megafunction instantiation \"DP:dp\|RamMemory:ram\|altsyncram:Memory_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DP:dp\|RamMemory:ram\|altsyncram:Memory_rtl_0 " "Info: Instantiated megafunction \"DP:dp\|RamMemory:ram\|altsyncram:Memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Info: Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Info: Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Info: Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Info: Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Info: Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Info: Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Info: Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Info: Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Info: Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Info: Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Info: Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Info: Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Info: Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Info: Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ohd1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_ohd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ohd1 " "Info: Found entity 1: altsyncram_ohd1" {  } { { "db/altsyncram_ohd1.tdf" "" { Text "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/db/altsyncram_ohd1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/EnhanceProcessor.map.smsg " "Info: Generated suppressed messages file D:/Liu Yik Cheng BAME2044/newestEP/EnhanceProcess/EnhanceProcessor.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "118 " "Info: Implemented 118 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Info: Implemented 12 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Info: Implemented 34 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "64 " "Info: Implemented 64 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Info: Implemented 8 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "249 " "Info: Peak virtual memory: 249 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 26 16:47:00 2015 " "Info: Processing ended: Sat Dec 26 16:47:00 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
