#include "display_service.h"

#include <Arduino.h>
#include <bb_epaper.h>
#include <string.h>
#include <Wire.h>
#include "structs.h"
#include "od_log.h"
#include "buzzer_control.h"
#include "sensor_sht40.h"
#include "sensor_bq27220.h"
#include "communication.h"
#include "encryption.h"
#include "boot_screen.h"
#include "split_panel.h"
#include "link_owner.h"
#include "session_guard.h"
#include "touch_input.h"
#include "watchdog.h"
#include "uzlib.h"
#if OD_SLOT_STORE_ENABLED
#include <LittleFS.h>   // flash-backed slot store (structs.h gate is ESP32-only)
#endif
#if defined(TARGET_ESP32) && defined(OPENDISPLAY_FASTEPD)
#include "display_fastepd.h"
#endif

// On ESP32-WiFi BUILDS, route this file's streaming-inflate calls to the ROM `tinfl`
// engine (src/od_inflate_tinfl.*) instead of the uzlib bit-serial inflater. uzlib
// (lib/uzlib) is left completely untouched — it is simply not called here, so the
// linker drops it. The od_zlib_stream_* call sites below are unchanged; the macros
// rebind them at compile time. od_zlib_status_t / OD_ZLIB_STATUS_* stay shared
// (from uzlib.h).
//
// This remap is UNCONDITIONAL within such a build — it is not gated per transport, so
// it rebinds EVERY compressed path in this file: direct-write (0x70/0x71), partial
// region (0x76), and PIPE_WRITE (0x80-0x82). PIPE_WRITE is BLE-only, so BLE transfers
// decode through tinfl here too. The WiFi keying of OPENDISPLAY_USE_TINFL selects
// which builds opt in (the LAN wire is what makes software inflate the bottleneck and
// justifies tinfl's ~11 KB of DRAM tables, and that flag is now set only on PSRAM
// envs, so a part without the DRAM budget never opts in); it does NOT restrict the
// engine to LAN traffic. See od_inflate_tinfl.h for the full rationale and RAM cost.
#include "od_inflate_tinfl.h"
#if OPENDISPLAY_USE_TINFL
#define od_zlib_stream_reset  od_inflate_tinfl_reset
#define od_zlib_stream_push   od_inflate_tinfl_push
#define od_zlib_stream_poll   od_inflate_tinfl_poll
#define od_zlib_stream_error  od_inflate_tinfl_error
#endif

#ifdef TARGET_NRF
extern "C" {
#include "nrf_soc.h"
}
#include "nrf.h"
#endif

#ifdef TARGET_ESP32
#include "wifi_service.h"
#include <SPI.h>
#endif

#include "ble_transport.h"
#include "command_queue.h"

extern BBEPDISP bbep;
extern struct GlobalConfig globalConfig;
extern uint8_t msd_payload[16];
extern uint8_t dynamicreturndata[11];
extern uint8_t rebootFlag;
extern uint8_t activeLedInstance;
extern bool connectionRequested;
extern uint8_t mloopcounter;
extern bool displayPowerState;
// EPD panel power state machine — variables DEFINED in main.h TU; enum +
// EPD_KEEPALIVE_MAX_S live in display_service.h.
extern volatile uint8_t pwrmgmState;
extern uint32_t pwrmgmOffDeadlineMs;
extern volatile uint8_t pwrmgmLock;
extern uint32_t directWriteStartTime;
extern uint32_t directWriteCompressedReceived;
extern uint8_t directWriteRefreshMode;
extern uint32_t directWriteTotalBytes;
extern uint16_t directWriteHeight;
extern uint16_t directWriteWidth;
extern uint32_t directWriteDecompressedTotal;
extern uint32_t directWriteBytesWritten;
extern bool directWritePlane2;
extern bool directWriteBitplanes;
extern bool directWriteCompressed;
extern bool directWriteActive;
extern uint8_t decompressionChunk[OPENDISPLAY_DECOMPRESSION_CHUNK_SIZE];
volatile bool epdRefreshInProgress = false;

// The ONE place the refresh bracket is closed, on every path.
//
// Both bracket sites used to assign epdRefreshInProgress = false inline. Routing
// them through a helper is what makes the R4 refresh exclusion implementable: a
// loop-side edge detector cannot see this transition, because loop() does not run
// for the refresh's whole duration -- both edges happen inside the blocking
// handler while wall-clock time passes. The activity clock has to be re-stamped AT
// the transition or a naive millis()-lastStamp accrues the entire refresh and drops
// an actively engaged client the instant loop() resumes.
//
// Re-stamping can only ever DELAY a drop, never cause a spurious one, which is why
// it is safe to apply unconditionally here. A future third refresh path gets the
// exclusion by calling this instead of remembering a second statement.
void endRefresh(void) {
    epdRefreshInProgress = false;
    linkStampRefreshEnd();
}

extern uint32_t displayed_etag;

// 0x76 partial-write error codes come from the canonical opendisplay_protocol.h;
// use OD_ERR_PARTIAL_* directly at the call sites rather than shadowing them here
// (the OD_ERR_PIPE_START_* family reuses the same byte values with DIFFERENT
// meanings, so a local copy is a drift/mix-up hazard). For reference:
//   OD_ERR_PARTIAL_ETAG_MISMATCH  0x01   old_etag != displayed etag
//   OD_ERR_PARTIAL_RECT_OOB       0x03   rectangle out of panel bounds
//   OD_ERR_PARTIAL_RECT_ALIGN     0x04   x / width not a multiple of 8
//   OD_ERR_PARTIAL_FLAGS          0x05   bad / unsupported flags
//   OD_ERR_PARTIAL_STREAM         0x06   stream / length error
//   OD_ERR_PARTIAL_UNSUPPORTED    0x07   partial write unsupported (e.g. not 1bpp)

// TODO(protocol): the canonical header defines no partial-write flag constant;
// the 0x76 path reuses the bit0=compressed convention. Add an OD_PARTIAL_FLAG_*
// (or reuse a shared flag) upstream in opendisplay-protocol, then drop this local.
static const uint8_t PARTIAL_FLAG_COMPRESSED = 0x01u;
static const uint8_t PARTIAL_ALLOWED_FLAGS = PARTIAL_FLAG_COMPRESSED;

struct PartialStreamContext {
    bool active;
    bool compressed;
    uint8_t flags;
    uint32_t new_etag;
    uint16_t x;
    uint16_t y;
    uint16_t width;
    uint16_t height;
    uint32_t expected_stream_size;
    uint32_t plane_size;
    uint32_t bytes_received;
    uint32_t bytes_written;
    uint8_t current_plane;
    uint32_t start_time;
};

void pwrmgm(bool onoff);
String getChipIdHex();
int bbepSetPanelType(BBEPDISP *pBBEP, int iPanel);
void bbepSetRotation(BBEPDISP *pBBEP, int iRotation);
void bbepInitIO(BBEPDISP *pBBEP, uint8_t u8DC, uint8_t u8RST, uint8_t u8BUSY, uint8_t u8CS, uint8_t u8MOSI, uint8_t u8SCK, uint32_t u32Speed);
void bbepWakeUp(BBEPDISP *pBBEP);
void bbepSendCMDSequence(BBEPDISP *pBBEP, const uint8_t *pSeq);
void bbepRefresh(BBEPDISP *pBBEP, int iMode);
void bbepSleep(BBEPDISP *pBBEP, int iMode);
void bbepSetAddrWindow(BBEPDISP *pBBEP, int x, int y, int cx, int cy);
void bbepStartWrite(BBEPDISP *pBBEP, int iPlane);
void bbepWriteData(BBEPDISP *pBBEP, uint8_t *pData, int iLen);
void bbepFill(BBEPDISP *pBBEP, unsigned char ucColor, int iPlane);
void bbepWriteCmd(BBEPDISP *pBBEP, uint8_t cmd);
void bbepCMD2(BBEPDISP *pBBEP, uint8_t cmd1, uint8_t cmd2);
void bbepWaitBusy(BBEPDISP *pBBEP);
bool bbepIsBusy(BBEPDISP *pBBEP);
void flashLed(uint8_t color, uint8_t brightness);
bool waitforrefresh(int timeout);

#ifdef TARGET_NRF
static bool nrfVbusPresent() {
    //ignored for now
    //return (NRF_POWER->USBREGSTATUS & POWER_USBREGSTATUS_VBUSDETECT_Msk) != 0;
    return false;
}
#else
static bool nrfVbusPresent() { return true; }
#endif

static void epdBsPinLowIfNrf() {
#ifdef TARGET_NRF
    pinMode(13, OUTPUT);
    digitalWrite(13, LOW);
#endif
}

// Battery boot: power-cycle the panel rail once. pwrmgm(true) already waits ~900 ms
// per enable; extra delays here are only for rail discharge between off/on.
static void prepareEpdRailForBoot() {
    epdBsPinLowIfNrf();
    pwrmgm(true);
#ifdef TARGET_NRF
    if (!nrfVbusPresent()) {
        delay(50);
        pwrmgm(false);
        delay(50);
        epdBsPinLowIfNrf();
        pwrmgm(true);
    }
#endif
}


// bb_epaper 71f6e70 replaced EP397/EP426 full-init RAM windows with SET_ORIENTATION
// (flip180=0 → 0x11=0x02 on 800-wide) while part inits and our partial helpers still
// use the pre-change windows. Re-apply those so full and partial share one map.
static void epdAlignCustomPartialRamMode(void) {
    uint8_t uc[4];
    if (bbep.type == EP397_800x480 || bbep.type == EP397_800x480_4GRAY) {
        bbepCMD2(&bbep, SSD1608_DATA_MODE, 0x01);
        bbepWriteCmd(&bbep, SSD1608_SET_RAMXPOS);
        uc[0] = 0x00; uc[1] = 0x00; uc[2] = 0x1f; uc[3] = 0x03;
        bbepWriteData(&bbep, uc, 4);
        bbepWriteCmd(&bbep, SSD1608_SET_RAMYPOS);
        uc[0] = 0xdf; uc[1] = 0x01; uc[2] = 0x00; uc[3] = 0x00;
        bbepWriteData(&bbep, uc, 4);
        bbepWriteCmd(&bbep, SSD1608_SET_RAMXCOUNT);
        uc[0] = 0x00; uc[1] = 0x00;
        bbepWriteData(&bbep, uc, 2);
        bbepWriteCmd(&bbep, SSD1608_SET_RAMYCOUNT);
        uc[0] = 0x00; uc[1] = 0x00;
        bbepWriteData(&bbep, uc, 2);
    } else if (bbep.type == EP426_800x480 || bbep.type == EP426_800x480_4GRAY) {
        bbepCMD2(&bbep, SSD1608_DATA_MODE, 0x02);
        bbepWriteCmd(&bbep, SSD1608_SET_RAMXPOS);
        uc[0] = 0x1f; uc[1] = 0x03; uc[2] = 0x00; uc[3] = 0x00;
        bbepWriteData(&bbep, uc, 4);
        bbepWriteCmd(&bbep, SSD1608_SET_RAMYPOS);
        uc[0] = 0x00; uc[1] = 0x00; uc[2] = 0xdf; uc[3] = 0x01;
        bbepWriteData(&bbep, uc, 4);
        bbepWriteCmd(&bbep, SSD1608_SET_RAMXCOUNT);
        uc[0] = 0x1f; uc[1] = 0x03;
        bbepWriteData(&bbep, uc, 2);
        bbepWriteCmd(&bbep, SSD1608_SET_RAMYCOUNT);
        uc[0] = 0x00; uc[1] = 0x00;
        bbepWriteData(&bbep, uc, 2);
    }
}

// Sets bbep.type/native dims/rotation from globalConfig, and re-attaches the
// split-panel framebuffer (the memset below clears bbep.ucScreen).
static void configureBbepPanelGeometry(void) {
    memset(&bbep, 0, sizeof(BBEPDISP));
    int panelType = mapEpd(globalConfig.displays[0].panel_ic_type);
    bbepSetPanelType(&bbep, panelType);
    int rotation = globalConfig.displays[0].rotation * 90;
    // Dual-controller panels keep native orientation: the host bakes rotation into
    // the packed image, and the framebuffer layout bbepWriteImage4bppDual() reads
    // is native-order.
    if (splitPanelUsed()) rotation = 0;
    bbepSetRotation(&bbep, rotation);
    // After the memset above cleared bbep.ucScreen; re-attaches the framebuffer.
    splitPanelConfigureGeometry();
}

static void initBbepPanelSession() {
    const DisplayConfig& d = globalConfig.displays[0];
    if (splitPanelUsed()) {
        splitPanelInitIo();
        delay(200);
        return;
    }
    odWatchdogBreadcrumb(OD_WDT_PHASE_INIT_SEQ);
    // WDT-DEBUG: EPD session stage instrumentation, added alongside the hardware
    // watchdog work -- safe to delete this block if it's no longer needed.
    od_log_debug("[EPD session][WDT] initBbepPanelSession: INIT_SEQ");
    odWatchdogFeed();   // bbepInitIO sends pInitFull internally (~240 s worst case)
    bbepInitIO(&bbep, d.dc_pin, d.reset_pin, d.busy_pin, d.cs_pin, d.data_pin, d.clk_pin, 8000000);
    odWatchdogFeed();   // reload before entering bb_epaper (may block ~240 s)
    bbepWakeUp(&bbep);
    odWatchdogFeed();   // reload before entering bb_epaper (may block ~240 s)
    bbepSendCMDSequence(&bbep, bbep.pInitFull);
    epdAlignCustomPartialRamMode();
    delay(200);
}

// ---------------------------------------------------------------------------
// EPD panel power session (keep-alive) — see the state-machine design.
// pwrmgm() owns the OFF<->(ACTIVE) rail transitions and is the sole rail actuator;
// these helpers own the ACTIVE<->WARM transitions plus the keep-alive timer.
// ---------------------------------------------------------------------------

// Which init sequence is loaded in the controller (partial vs full). Panel-init
// bookkeeping, not power state — stays file-static here (Phase 2a uses it).
static bool epdSessionInitWasPartial = false;
// Phase 2b plane-consistency flag: true after a successful partial refresh leaves
// both controller planes consistent. Cleared on ForceOff / full-frame acquire.
// Not consulted for fill-skip in Phase 1 (full-frame skip is unconditional-safe).
static bool epdPlanesPrepared = false;

static bool epdSessionUsesFastepd(void) {
#if defined(TARGET_ESP32) && defined(OPENDISPLAY_FASTEPD)
    return fastepd_driver_used();
#else
    return false;
#endif
}

// Keep-alive window from config: screen_timeout_seconds, clamped to EPD_KEEPALIVE_MAX_S;
// 0 (also the old-blob/factory default) -> Release powers the panel straight down.
// Forced to 0 on AXP2101 boards regardless of config (PMIC warm idle draw unmeasured) —
// announced on the log whenever the override suppresses a non-zero configured value.
static uint32_t epdKeepAliveWindowMs(void) {
    uint8_t s = globalConfig.power_option.screen_timeout_seconds;
    for (uint8_t i = 0; i < globalConfig.sensor_count; i++) {
        if (globalConfig.sensors[i].sensor_type == OD_SENSOR_TYPE_AXP2101) {
            if (s != 0) {
                od_log_info("[EPD session] AXP2101 present - keep-alive forced off (screen_timeout_seconds ignored)");
            }
            return 0;
        }
    }
    if (s > EPD_KEEPALIVE_MAX_S) s = EPD_KEEPALIVE_MAX_S;
    return (uint32_t)s * 1000;
}

// Session try-lock, now UNCONTENDED on both targets and kept as defence in depth.
//
// It existed because nRF dispatched commands on the Bluefruit write-callback
// task while the keep-alive tick ran on loop(): a transfer could Acquire on one
// task while ForceOff rail-cut on the other. Phase 3 moved nRF dispatch to
// loop(), so every Acquire/Release/ForceOff/tick caller is now that single task
// (see docs/PLAN_BLE_TRANSPORT_ABSTRACTION_2026-07-27.md).
//
// Kept rather than deleted: it is nearly free, it still guards against a future
// caller arriving from an ISR or another task, and the try-lock in the tick is
// what keeps a rail-cut from landing mid-init regardless of who calls it.
static void pwrmgmLockTake(void) {
    // The yield here is now belt-and-braces. It was load-bearing under the old
    // model: this ran on the Bluefruit callback task, which outranks the loop
    // task holding the lock during the tick's ForceOff (SPI ops + delay(50)), so
    // a bare busy-spin starved the lower-priority holder forever on the single
    // core (priority-inversion livelock). With one task there is nothing to spin
    // against, but delay(1) is vTaskDelay and stays correct if that ever changes.
    while (__atomic_exchange_n(&pwrmgmLock, 1, __ATOMIC_ACQUIRE)) { delay(1); }
}
static bool pwrmgmLockTryTake(void) {
    return __atomic_exchange_n(&pwrmgmLock, 1, __ATOMIC_ACQUIRE) == 0;
}
static void pwrmgmLockGive(void) {
    __atomic_store_n(&pwrmgmLock, 0, __ATOMIC_RELEASE);
}

// After controller power-off / deep-sleep, wait before cutting VDD so board boost
// caps and VCOM can bleed. 50 ms was too short on EP42B (panel_ic 2 / SSD16xx):
// refresh looked correct, then the image darkened in over the following minutes.
static const uint16_t EPD_POST_SLEEP_BLEED_MS = 200;

// SSD16xx bbepSleep() only sends deep-sleep; it does not run the analog/HV
// shutdown. Force EOPT discharge frames + the GoodDisplay/GxEPD2 power-off
// sequence (enable clock → disable analog → disable OSC) while SPI is still up.
static void epdSsd16xxPowerOffDischarge(void) {
    if (bbep.chip_type != BBEP_CHIP_SSD16xx) return;
    if (!bbep.is_awake) return;
    bbepCMD2(&bbep, 0x3F, 0x22); // EOPT: TFT discharge frames + sequenced VCOM/HV
    bbepCMD2(&bbep, SSD1608_DISP_CTRL2, 0x83);
    bbepWriteCmd(&bbep, SSD1608_MASTER_ACTIVATE);
    odWatchdogFeed();
    bbepWaitBusy(&bbep);
}

// Lock-held core (callers must hold pwrmgmLock). Split out so Release/Tick can
// power off without re-taking the non-recursive lock.
static void epdSessionForceOffLocked(void) {
    if (pwrmgmState == PWR_OFF) return;   // idempotent
    odWatchdogBreadcrumb(OD_WDT_PHASE_FORCE_OFF);
    // WDT-DEBUG: EPD session stage instrumentation, added alongside the hardware
    // watchdog work -- safe to delete this line if it's no longer needed.
    od_log_debug("[EPD session][WDT] FORCE_OFF: pwrmgmState=%u -> tearing down", (unsigned)pwrmgmState);
    od_log_info("[EPD session] force off");
    if (epdSessionUsesFastepd()) {
#if defined(TARGET_ESP32) && defined(OPENDISPLAY_FASTEPD)
        fastepd_direct_sleep();
        // Rail is about to drop: force the next push to fully re-init the TCON
        // rather than wake() a power-cycled IT8951 (garbled refresh otherwise).
        fastepd_mark_hw_deinitialized();
#endif
    } else {
        odWatchdogFeed();   // reload before entering bb_epaper (may block ~240 s)
        epdSsd16xxPowerOffDischarge();
        bbepSleep(&bbep, 1);
        delay(EPD_POST_SLEEP_BLEED_MS);
    }
    pwrmgm(false);   // -> PWR_OFF, clears deadline
    epdPlanesPrepared = false;
    // Panel work is finished. Without this, a later wedge in BLE/WiFi/command
    // handling would boot reporting breadcrumb=FORCE_OFF and point the next
    // investigation at the panel teardown that had actually already completed.
    // IDLE_OFF (not plain IDLE) so a freeze here is distinguishable at the next
    // boot from a freeze during PWR_WARM keep-alive (see epdSessionRelease).
    odWatchdogBreadcrumb(OD_WDT_PHASE_IDLE_OFF);
    // WDT-DEBUG: EPD session stage instrumentation, added alongside the hardware
    // watchdog work -- safe to delete this line if it's no longer needed.
    od_log_debug("[EPD session][WDT] IDLE_OFF: pwrmgmState=%u", (unsigned)pwrmgmState);
}

// Bring the panel up for a transfer/refresh. Returns true iff it was COLD (rail
// was off) — callers may need to (re)open the address window regardless.
static bool epdSessionAcquire(bool partialInit) {
    // Safe mode: three consecutive watchdog resets say the panel path is what
    // keeps wedging, so refuse to drive it at all. Skipping initDisplay() at boot
    // is NOT sufficient on its own -- a client can connect and push an image, and
    // that reaches here directly.
    //
    // Refusing leaves the session in PWR_OFF, so the transfer fails through the
    // existing refresh-failure path rather than through new error handling. It is
    // reported late and generically; a clean immediate NACK needs a "device in
    // safe mode" code, which must originate in ../opendisplay-protocol and is out
    // of scope for this branch.
    if (odWatchdogInSafeMode()) {
        od_log_warn("[EPD session] acquire REFUSED - watchdog safe mode");
        return false;
    }
    pwrmgmLockTake();
    bool cold;
    if (pwrmgmState == PWR_OFF) {
        odWatchdogBreadcrumb(OD_WDT_PHASE_ACQUIRE_COLD);
        // WDT-DEBUG: EPD session stage instrumentation, added alongside the
        // hardware watchdog work -- safe to delete this line if it's no longer needed.
        od_log_debug("[EPD session][WDT] ACQUIRE_COLD: partialInit=%d", (int)partialInit);
        od_log_info("[EPD session] acquire: COLD bring-up");
        pwrmgm(true);   // -> PWR_ACTIVE (guarded; real transition)
        if (!epdSessionUsesFastepd()) {
            const DisplayConfig& d = globalConfig.displays[0];
            configureBbepPanelGeometry();
            if (splitPanelUsed()) {
                splitPanelInitIo();
                epdSessionInitWasPartial = false;
            } else {
                odWatchdogBreadcrumb(OD_WDT_PHASE_INIT_SEQ);
                // WDT-DEBUG: EPD session stage instrumentation, added alongside the
                // hardware watchdog work -- safe to delete this line if it's no longer needed.
                od_log_debug("[EPD session][WDT] INIT_SEQ (cold): bbepInitIO+bbepWakeUp+CMDSequence");
                odWatchdogFeed();   // bbepInitIO sends pInitFull internally (~240 s worst case)
                bbepInitIO(&bbep, d.dc_pin, d.reset_pin, d.busy_pin, d.cs_pin, d.data_pin, d.clk_pin, 8000000);
                odWatchdogFeed();   // reload before entering bb_epaper (may block ~240 s)
                bbepWakeUp(&bbep);
                const uint8_t* initSeq = partialInit ? (bbep.pInitPart ? bbep.pInitPart : bbep.pInitFull)
                                                     : bbep.pInitFull;
                odWatchdogFeed();   // reload before entering bb_epaper (may block ~240 s)
                bbepSendCMDSequence(&bbep, initSeq);
                epdAlignCustomPartialRamMode();
                epdSessionInitWasPartial = partialInit;
            }
        }
        cold = true;
    } else {
        // WARM re-acquire (or, defensively, an already-ACTIVE re-entry).
        odWatchdogBreadcrumb(OD_WDT_PHASE_ACQUIRE_WARM);
        // WDT-DEBUG: EPD session stage instrumentation, added alongside the
        // hardware watchdog work -- safe to delete this line if it's no longer needed.
        od_log_debug("[EPD session][WDT] ACQUIRE_WARM: pwrmgmState=%u partialInit=%d",
                     (unsigned)pwrmgmState, (int)partialInit);
        od_log_info(pwrmgmState == PWR_ACTIVE ? "[EPD session] acquire: already ACTIVE (defensive)"
                                              : "[EPD session] acquire: WARM re-acquire");
        pwrmgmState = PWR_ACTIVE;
        pwrmgmOffDeadlineMs = 0;   // cancel keep-alive
        // Phase 1: full re-init on warm re-acquire (HW reset => registers identical
        // to cold, safest). Phase 2a will skip bbepWakeUp + resend only on change.
        if (!epdSessionUsesFastepd()) {
            if (splitPanelUsed()) {
                // Nothing to re-send: the controllers keep their state while the
                // rail is warm, and a re-init would cost a full bring-up.
                epdSessionInitWasPartial = false;
            } else {
                odWatchdogBreadcrumb(OD_WDT_PHASE_INIT_SEQ);
                // WDT-DEBUG: EPD session stage instrumentation, added alongside the
                // hardware watchdog work -- safe to delete this line if it's no longer needed.
                od_log_debug("[EPD session][WDT] INIT_SEQ (warm): bbepWakeUp+CMDSequence");
                odWatchdogFeed();   // reload before entering bb_epaper (may block ~240 s)
                bbepWakeUp(&bbep);
                const uint8_t* initSeq = partialInit ? (bbep.pInitPart ? bbep.pInitPart : bbep.pInitFull)
                                                     : bbep.pInitFull;
                odWatchdogFeed();   // reload before entering bb_epaper (may block ~240 s)
                bbepSendCMDSequence(&bbep, initSeq);
                epdAlignCustomPartialRamMode();
                epdSessionInitWasPartial = partialInit;
            }
        }
        cold = false;
    }
    pwrmgmLockGive();
    return cold;
}

// Finish a transfer/refresh. On success (and when keep-alive is enabled) the panel
// stays powered + AWAKE and enters PWR_WARM with an armed deadline; otherwise it is
// powered fully down now.
static void epdSessionRelease(bool refreshSuccess) {
    pwrmgmLockTake();
    if (pwrmgmState == PWR_OFF) { pwrmgmLockGive(); return; }   // nothing to release
    odWatchdogBreadcrumb(OD_WDT_PHASE_RELEASE);
    // WDT-DEBUG: EPD session stage instrumentation, added alongside the hardware
    // watchdog work -- safe to delete this line if it's no longer needed.
    od_log_debug("[EPD session][WDT] RELEASE: refreshSuccess=%d", (int)refreshSuccess);
    uint32_t window = epdKeepAliveWindowMs();
    if (window == 0 || !refreshSuccess) {
        od_log_info(refreshSuccess ? "[EPD session] release: keep-alive disabled, powering off"
                                   : "[EPD session] release: refresh failed, powering off");
        // epdSessionForceOffLocked() stamps OD_WDT_PHASE_IDLE_OFF itself; nothing
        // to add here or the plain-IDLE stamp below would clobber it.
        epdSessionForceOffLocked();
    } else {
        pwrmgmState = PWR_WARM;
        pwrmgmOffDeadlineMs = millis() + window;
        // Controller stays AWAKE (no bbepSleep; is_awake stays 1); rail/SPI stay up.
        od_log_info("[EPD session] release: panel warm-idle, off in %u ms", (unsigned)window);
        // See the note in ForceOffLocked -- IDLE_WARM, not plain IDLE, so a freeze
        // during keep-alive is distinguishable from one during PWR_OFF.
        odWatchdogBreadcrumb(OD_WDT_PHASE_IDLE_WARM);
        // WDT-DEBUG: EPD session stage instrumentation, added alongside the
        // hardware watchdog work -- safe to delete this line if it's no longer needed.
        od_log_debug("[EPD session][WDT] IDLE_WARM: off in %u ms", (unsigned)window);
    }
    pwrmgmLockGive();
}

void epdSessionForceOff(void) {
    pwrmgmLockTake();
    epdSessionForceOffLocked();
    pwrmgmLockGive();
}

void epdSessionTick(void) {
    if (pwrmgmState != PWR_WARM) return;   // fast pre-check (only WARM arms the timer)
    if (!pwrmgmLockTryTake()) return;      // held by a transfer -> skip this pass
    // Re-check under the lock: a transfer may have moved us out of WARM meanwhile.
    if (pwrmgmState == PWR_WARM && (int32_t)(millis() - pwrmgmOffDeadlineMs) >= 0) {
        od_log_info("[EPD session] keep-alive expired — powering panel off");
        epdSessionForceOffLocked();
    }
    pwrmgmLockGive();
}

bool epdSessionIsWarm(void) {
    return pwrmgmState == PWR_WARM;
}

static bool refreshBootScreenFull() {
    if (!writeBootScreenWithQr()) {
        od_log_warn("Boot screen render failed");
        return false;
    }
    odWatchdogBreadcrumb(OD_WDT_PHASE_BOOT_REFRESH);
    // WDT-DEBUG: EPD session stage instrumentation, added alongside the hardware
    // watchdog work -- safe to delete this line if it's no longer needed.
    od_log_debug("[EPD session][WDT] BOOT_REFRESH: entering bbepRefresh(REFRESH_FULL)");
    od_log_info("EPD refresh: FULL (boot)");
    touchSuspendForEpdRefresh();
    // Dual-controller panels hold both chip selects open across the frame; release
    // them before DRF. A false return means the frame was short or faulted, so the
    // panel must not be refreshed with it.
    if (splitPanelUsed() && !splitPanelCloseFrame()) return false;
    odWatchdogFeed();   // reload before entering bb_epaper (may block ~240 s)
    bbepRefresh(&bbep, REFRESH_FULL);
    const bool ok = waitforrefresh(60);
    splitPanelPowerOff();
    return ok;
}

static void cleanup_partial_write_state(void);
static bool panel_skips_bbep_set_addr_window(void);
static void partial_set_addr_window(BBEPDISP *pBBEP, int x, int y, int cx, int cy);
static bool partial_consume_bytes(uint8_t* data, uint32_t len);
static void partial_prepare_panel_ram(void);
static bool partial_write_to_panel(int refreshMode);
static bool partial_write_stream_bytes(uint8_t* data, uint32_t len);
static bool zlib_stream_to_direct_write(const uint8_t* data, uint32_t len, bool final);
static bool zlib_stream_to_partial_write(const uint8_t* data, uint32_t len, bool final);
static uint32_t calc_controller_plane_bytes(uint16_t width, uint16_t height);
static uint32_t parse_be_u32(const uint8_t* data);
static void send_direct_write_nack(uint8_t opcode, uint8_t error, bool cleanupState);
static PartialStreamContext partialCtx = {};

// Direct-write session-setup helpers (shared by legacy 0x70 START and PIPE 0x80 START)
// and the shared END/refresh tail (shared by legacy 0x72 END, PIPE 0x82 END, and
// both auto-complete paths). Declared here; defined below near the direct-write handlers.
static void directWriteComputeGeometry(bool compressed);
static void directWriteActivatePanel(void);
static void directWriteFinishAndRefresh(uint8_t* data, uint16_t len, uint8_t endOpcode);
static bool imageWriteFramesMayStillArrive(void);

// serviceBleTx() comes from command_queue.h. The response ring's only drainer is
// the loop task, which is the same task running these handlers -- so anything
// queued here stays queued until we return. Call it before any multi-second
// blocking work (see the refresh tail).

// PIPE_WRITE (0x0080-0x0082) sliding-window receive state + reorder queue. Declared
// early so the quiet-logging predicates below can consult pipeState.active. The
// reorder array is a file static (not in the struct) so both targets pay it once.
static PipeWriteState pipeState = {};

// The reorder queue is 33 slots x 252 B = 8,316 B on the S3 envs -- the second
// largest app-owned .bss item -- and it is dead memory except during a PIPE
// transfer. Where there is PSRAM to hold it and a WiFi surface creating the
// internal-DRAM pressure, reserve it there at boot instead. Same gate and same
// reasoning as OD_CONFIG_BUFFERS_IN_PSRAM (config_parser.h); written against the
// raw -D flags for the same reason.
//
// Unlike the config buffers this needs NO ODR care: PipeReorderSlot itself is
// unchanged, only this file-static array becomes a pointer, and it is private to
// this translation unit.
//
// Safe to relocate: touched only on the loop task via the BLE command dispatch,
// never from an ISR, and never handed to DMA -- pipeConsumePayload() copies out of
// it into the decompressor or the panel sink. Access is at BLE frame rate.
#if defined(TARGET_ESP32) && defined(OPENDISPLAY_ENABLE_WIFI) && defined(BOARD_HAS_PSRAM)
#define OD_PIPE_REORDER_IN_PSRAM 1
#else
#define OD_PIPE_REORDER_IN_PSRAM 0
#endif

#if OD_PIPE_REORDER_IN_PSRAM
static PipeReorderSlot* pipeReorder = nullptr;
#else
static PipeReorderSlot pipeReorder[PIPE_REORDER_SLOTS];
#endif

// Flash-backed slot storage (LOCAL FORK DIVERGENCE -- see structs.h). Each
// slot is a LittleFS file (SLOT_DIR "/<id>", decimal id, no extension): an
// 8-byte SlotFileHeader followed by the compressed image bytes. Files survive
// deep sleep and power loss, which is the entire point -- the previous
// PSRAM-resident design forced deep sleep off on battery boards because every
// sleep wiped the slots. RAM keeps only:
//   - slotValid[]: one validity flag per slot, rebuilt by ONE directory scan
//     at boot (slotStoreInit) and flipped on each completed write -- the
//     cycle/switch paths must not pay a filesystem walk per button press.
//   - slotStaging: ONE 32KB PSRAM buffer shared by the write path (assembles
//     the incoming compressed stream so the BLE hot path never blocks on
//     flash-block erases mid-transfer) and the switch path (file read-back
//     before decode). Sharing is safe: switches are refused while a transfer
//     is active (transferActive()), both run on the loop task, and a
//     transfer's staging content is flushed to its file before the END ACK
//     that would let the client start anything else.
//   - currentSlotIndex: which slot is on the panel. RTC_DATA_ATTR so it rides
//     through deep sleep alongside the e-ink image it describes (both survive;
//     ordinary statics do not). File-static per this repo's "no cross-file
//     extern" convention (CLAUDE.md) -- device_control.cpp reaches it only
//     through odDisplayCycleSlot()/odDisplayJumpToSlot().
#if OD_SLOT_STORE_ENABLED
static const char SLOT_DIR[] = "/slots";
struct SlotFileHeader {
    uint32_t magic;              // SLOT_FILE_MAGIC
    uint32_t decompressed_size;  // PipeSlotExt hint; 0 = client sent none
} __attribute__((packed));
static const uint32_t SLOT_FILE_MAGIC = 0x3153444FUL;   // "ODS1" little-endian
static bool     slotValid[OD_SLOT_MAX_COUNT];
static uint8_t  slotCount = 0;          // usable slots on THIS board's filesystem (slotStoreInit)
static uint8_t* slotStaging = nullptr;  // 32KB PSRAM, reserved once at boot
static uint32_t slotStagingFill = 0;    // bytes of the in-flight slot transfer assembled so far
static uint32_t slotStagingDecompressedSize = 0;   // PipeSlotExt hint for the in-flight transfer
RTC_DATA_ATTR static uint8_t currentSlotIndex = 0;

static void slotFilePath(uint8_t slot_index, char* out, size_t out_len) {
    snprintf(out, out_len, "%s/%u", SLOT_DIR, (unsigned)slot_index);
}

// Mount, size, and index the slot store. Runs once, from odDisplayReserveBuffers.
// Slot capacity is RUNTIME-derived: min(OD_SLOT_MAX_COUNT, usable FS bytes /
// per-slot footprint), where the footprint pads OD_SLOT_SIZE_BYTES with one
// 4KB LittleFS block of metadata and the reserve keeps the config file
// (config_parser.cpp shares this filesystem) plus allocator slack out of
// reach. So a 1.5MB partition (default_8MB.csv) yields ~39 slots and a 3.4MB
// one (default_16MB.csv) the full 100 -- no per-env budget flag needed.
// The validity index costs ONE directory walk, deliberately not a per-slot
// exists() probe: each exists() re-walks the directory, and 100 of those at
// boot is exactly the kind of boot-time cost FINDINGS.md documents this
// battery device cannot afford.
static void slotStoreInit(void) {
    if (!LittleFS.begin(true)) {   // no-op success if config_parser already mounted it
        od_log_error("ERROR: slot store: LittleFS mount failed -- slot storage disabled");
        slotCount = 0;
        return;
    }
    const uint32_t reserveBytes = 128u * 1024u;
    const uint32_t footprint = OD_SLOT_SIZE_BYTES + 4096u;
    uint32_t total = (uint32_t)LittleFS.totalBytes();
    uint32_t usable = (total > reserveBytes) ? (total - reserveBytes) : 0;
    uint32_t count = usable / footprint;
    if (count > OD_SLOT_MAX_COUNT) count = OD_SLOT_MAX_COUNT;
    slotCount = (uint8_t)count;
    // RTC survivor sanity: a firmware/partition change across a deep sleep can
    // shrink slotCount below what the RTC copy remembers. An out-of-range
    // current slot must not wedge the cycle search's wrap arithmetic.
    if (currentSlotIndex >= OD_SLOT_MAX_COUNT) currentSlotIndex = 0;
    memset(slotValid, 0, sizeof(slotValid));
    if (!LittleFS.exists(SLOT_DIR)) LittleFS.mkdir(SLOT_DIR);
    uint32_t found = 0;
    File dir = LittleFS.open(SLOT_DIR);
    if (dir && dir.isDirectory()) {
        for (File f = dir.openNextFile(); f; f = dir.openNextFile()) {
            if (f.isDirectory()) continue;
            const char* name = f.name();   // basename on arduino-esp32 3.x
            char* end = nullptr;
            long id = strtol(name, &end, 10);
            if (end == name || *end != '\0' || id < 0 || id >= (long)slotCount) continue;
            if (f.size() < sizeof(SlotFileHeader) ||
                f.size() - sizeof(SlotFileHeader) > OD_SLOT_SIZE_BYTES) continue;
            SlotFileHeader hdr;
            if (f.read((uint8_t*)&hdr, sizeof hdr) != sizeof hdr ||
                hdr.magic != SLOT_FILE_MAGIC) continue;
            slotValid[id] = true;
            ++found;
        }
    }
    od_log_info("Slot store: %u/%u slots populated, FS %u/%u KB used, current=%u",
                (unsigned)found, (unsigned)slotCount,
                (unsigned)(LittleFS.usedBytes() / 1024), (unsigned)(total / 1024),
                (unsigned)currentSlotIndex);
}

// Persist the assembled staging buffer as slot_index's file. Write-to-temp +
// atomic rename: a power cut or FS-full failure mid-write can never destroy
// the slot's previous content -- lfs_rename replaces the destination
// atomically, so the file either stays old or becomes fully new. ~32KB costs
// on the order of 100-400 ms of flash I/O; the caller ACKs only after this
// returns, because a slot END ACK's contract is "durably stored", not
// "buffered in RAM".
static bool slotWriteFile(uint8_t slot_index, uint32_t length, uint32_t decompressed_size) {
    char tmpPath[16];
    char path[16];
    snprintf(tmpPath, sizeof tmpPath, "%s/.tmp", SLOT_DIR);
    slotFilePath(slot_index, path, sizeof path);
    File f = LittleFS.open(tmpPath, FILE_WRITE);
    if (!f) {
        od_log_error("ERROR: slot %u: temp file open failed (FS full?)", (unsigned)slot_index);
        return false;
    }
    SlotFileHeader hdr = {SLOT_FILE_MAGIC, decompressed_size};
    bool ok = f.write((const uint8_t*)&hdr, sizeof hdr) == sizeof hdr &&
              f.write(slotStaging, length) == length;
    f.close();
    if (ok) ok = LittleFS.rename(tmpPath, path);
    if (!ok) {
        od_log_error("ERROR: slot %u: file write failed (%u B; FS full?)",
                     (unsigned)slot_index, (unsigned)length);
        LittleFS.remove(tmpPath);
    }
    return ok;
}

// Load slot_index's compressed bytes into slotStaging. Returns the byte count
// loaded (0 = missing/corrupt -- the caller drops the slot's valid bit so the
// cycle search skips it from now on) and the stored decompressed_size hint.
static uint32_t slotReadFile(uint8_t slot_index, uint32_t* decompressed_size_out) {
    char path[16];
    slotFilePath(slot_index, path, sizeof path);
    File f = LittleFS.open(path, FILE_READ);
    if (!f) return 0;
    SlotFileHeader hdr;
    uint32_t length = 0;
    if (f.size() >= sizeof hdr &&
        f.size() - sizeof hdr <= OD_SLOT_SIZE_BYTES &&
        f.read((uint8_t*)&hdr, sizeof hdr) == sizeof hdr &&
        hdr.magic == SLOT_FILE_MAGIC) {
        uint32_t payload = (uint32_t)f.size() - sizeof hdr;
        if (payload > 0 && f.read(slotStaging, payload) == payload) {
            *decompressed_size_out = hdr.decompressed_size;
            length = payload;
        }
    }
    f.close();
    return length;
}
#endif

void odDisplayReserveBuffers(void) {
#if OD_PIPE_REORDER_IN_PSRAM
    if (pipeReorder != nullptr) return;   // idempotent
    // PSRAM only, no internal fallback -- see reserveConfigBuffer() in
    // config_parser.cpp for why a fallback here would serve a case that cannot
    // occur on a board this code runs on.
    pipeReorder = (PipeReorderSlot*)heap_caps_calloc(PIPE_REORDER_SLOTS,
                                                     sizeof(PipeReorderSlot),
                                                     MALLOC_CAP_SPIRAM | MALLOC_CAP_8BIT);
    // No null handling beyond this line, deliberately: a board whose PSRAM
    // allocation fails at boot, with the heap pristine, is defective hardware --
    // and one that cannot hold 8 KB cannot hold FastEPD's 2.6 MB framebuffer
    // either, so the panel is dead regardless. The log line exists to name the
    // fault at boot rather than to enable a degraded mode.
    if (pipeReorder == nullptr) {
        od_log_error("ERROR: PIPE reorder queue PSRAM reservation failed -- defective PSRAM?");
        return;
    }
    od_log_info("PIPE reorder queue: %u slots x %u B reserved in PSRAM, internal free=%u",
                (unsigned)PIPE_REORDER_SLOTS, (unsigned)sizeof(PipeReorderSlot),
                (unsigned)heap_caps_get_free_size(MALLOC_CAP_INTERNAL));
#endif

#if OD_SLOT_STORE_ENABLED
    {
        static bool slotStoreReserved = false;
        if (slotStoreReserved) return;   // idempotent, same as pipeReorder above
        // Slot CONTENT lives in LittleFS files (see the block comment at
        // slotValid[] above); this reserves only the one 32KB staging buffer.
        // Heap allocation justified per CLAUDE.md: one-time boot reservation,
        // PSRAM-only, never freed -- identical lifecycle to pipeReorder above.
        slotStaging = (uint8_t*)heap_caps_malloc(OD_SLOT_SIZE_BYTES,
                                                 MALLOC_CAP_SPIRAM | MALLOC_CAP_8BIT);
        if (slotStaging == nullptr) {
            od_log_error("ERROR: slot staging PSRAM reservation failed (%u B) -- defective PSRAM?",
                         (unsigned)OD_SLOT_SIZE_BYTES);
            return;
        }
        slotStoreReserved = true;
        slotStoreInit();   // mount + runtime capacity + one-pass validity scan
        od_log_info("Slot store: %u B staging reserved in PSRAM, internal free=%u",
                    (unsigned)OD_SLOT_SIZE_BYTES,
                    (unsigned)heap_caps_get_free_size(MALLOC_CAP_INTERNAL));
    }
#endif
}

// Shared by both watchdogs below. Measured from START, not from the last accepted
// frame, so it bounds the whole transfer rather than a stall -- see the residual
// note in docs/PLAN_WORK_GATE_TRANSFER_TERMS_2026-07-29.md before changing that.
static const uint32_t TRANSFER_WATCHDOG_MS = 900000UL;   // 15 min (upload + refresh window)

void checkTransferTimeouts(void) {
    // No "&& startTime > 0" sentinel on either watchdog: each START sets the active
    // flag and its millis() stamp in straight-line setup with no return between, so
    // the flag already implies a valid stamp. Zero is a legitimate stamp -- treating
    // it as "unset" would permanently disable the watchdog for a transfer that began
    // in the ~1 ms window where millis() wraps through zero. Of order one in 10^9
    // transfers, so this is removing a special case from the invariant rather than
    // fixing a live risk.
    // Both branches route through the ONE teardown routine (CONNECTION_POLICY R6's
    // teardown extended to a non-disconnect trigger). This function is cited in the
    // freeze-hardening plan as the very reason a shared routine is needed -- it is
    // where a watchdog once tore down a panel while leaving its pipe session live --
    // so exempting it would have argued for the routine while leaving the original
    // drift source untouched.
    //
    // Three deliberate behaviour changes come with it: crypto is now cleared (it
    // used to survive), the link is now dropped, and teardown is no longer selective
    // (each branch used to clean one transfer half). Dropping follows from clearing:
    // a retained link whose session is gone draws RESP_AUTH_REQUIRED with no event
    // to explain it. The client must restart the transfer either way, since the
    // transfer state is gone regardless.
    //
    // dropLink=true dispatches on the OWNER'S transport inside the abort -- this
    // watchdog is origin-agnostic (both tests below read transfer state, not
    // origin), so a timed-out LAN transfer must lose its socket, not some unrelated
    // BLE handle.
    // Drop the link only when the slot's owner is the transport that OWNS THIS
    // TRANSFER. Under the claim CAS the two agree in every sequence I can construct
    // -- a session that does not hold the slot is refused rather than admitted, and
    // every abort clears transfer state BEFORE releasing -- so this comparison is
    // defensive rather than load-bearing. It is kept because the cost is one test
    // and the failure it guards against (dropping an innocent client's link over
    // another transport's stuck transfer) is invisible from the log.
    const LinkId owner = linkOwnerId();
    const bool lanOwnsTransfer = (transferSessionOrigin() != 0);   // != ORIGIN_BLE
    const bool dropOwnersLink =
        (lanOwnsTransfer && owner.who == OWNER_LAN) ||
        (!lanOwnsTransfer && owner.who == OWNER_BLE);

    if (directWriteActive) {
        uint32_t directWriteDuration = millis() - directWriteStartTime;
        if (directWriteDuration > TRANSFER_WATCHDOG_MS) {
            od_log_error("ERROR: Direct write timeout (%u ms) - aborting session", (unsigned)directWriteDuration);
            abortToKnownState("direct-write transfer watchdog", dropOwnersLink, owner);
            return;   // the abort cleared every branch below
        }
    }

    if (partialCtx.active &&
        (millis() - partialCtx.start_time) > TRANSFER_WATCHDOG_MS) {
        od_log_error("ERROR: Partial write timeout - aborting session");
        abortToKnownState("partial transfer watchdog", dropOwnersLink, owner);
        return;
    }

    // Postcondition over both branches above: a live, non-errored pipe session
    // always has a hardware half. 77c2226 proved that and closed the one path that
    // broke it; this asserts it at runtime rather than resting on the proof, and
    // heals it rather than merely reporting it. Placed last deliberately -- run
    // first it would only inspect entry state, and could leave an inconsistency
    // either watchdog had just created until the next pass.
    //
    // What a recurrence costs: the 0x0081 handler gates on pipeState alone, so
    // frames are accepted into torn-down state, and with the byte counters zeroed by
    // cleanup the uncompressed auto-complete reads 0 >= 0 and drives a full refresh
    // at an unpowered panel.
    //
    // Deliberately NOT a workInFlight term. A transfer whose transport is gone
    // cannot progress, so holding the loop awake for it burns power for work that
    // will never happen -- on nRF a delay(1) gate is below the tickless threshold
    // and spins rather than sleeping. Remove the state; do not idle on it.
    //
    // LOCAL FORK DIVERGENCE (flash-backed slot storage): a slot-target session
    // (pipeState.to_slot) is a THIRD legitimate case with no hardware half at
    // all, by design -- it assembles into the PSRAM staging buffer, touches
    // flash only at END, and never touches the panel (see
    // handlePipeWriteStart's slot-target branch). It has no panel power
    // or watchdog-worthy resource to leak if abandoned mid-transfer (unlike
    // direct-write/partial), so it doesn't need its own timeout here either --
    // a stuck one self-heals on the next 0x0080 START, which unconditionally
    // resets pipeState regardless of session type.
    if (pipeState.active && !pipeState.error && !directWriteActive && !partialCtx.active && !pipeState.to_slot) {
        od_log_error("ERROR: orphaned pipe session (no hardware half) - resetting");
        resetPipeWriteState();
    }
}

// Disconnect hook: a partial session (0x76 or pipe-partial) powers the panel via
// partial_prepare_panel_ram but never sets directWriteActive, so the disconnect
// handlers' cleanupDirectWriteState gate misses it and the panel would stay
// powered until the 15-min watchdog. cleanup_partial_write_state is file-static;
// this wrapper gives the BLE callbacks a safe no-op-when-idle entry point.
void cleanupPartialWriteOnDisconnect(void) {
    if (partialCtx.active) cleanup_partial_write_state();
}

#define AXP2101_SLAVE_ADDRESS 0x34
#define AXP2101_REG_POWER_STATUS 0x00
#define AXP2101_REG_DC_ONOFF_DVM_CTRL 0x80
#define AXP2101_REG_LDO_ONOFF_CTRL0 0x90
#define AXP2101_REG_DC_VOL0_CTRL 0x82
#define AXP2101_REG_LDO_VOL2_CTRL 0x94
#define AXP2101_REG_LDO_VOL3_CTRL 0x95
#define AXP2101_REG_POWER_WAKEUP_CTL 0x26
#define AXP2101_REG_ADC_CHANNEL_CTRL 0x30
#define AXP2101_REG_ADC_DATA_BAT_VOL_H 0x34
#define AXP2101_REG_ADC_DATA_VBUS_VOL_H 0x36
#define AXP2101_REG_ADC_DATA_SYS_VOL_H 0x38
#define AXP2101_REG_BAT_PERCENT_DATA 0xA4
#define AXP2101_REG_PWRON_STATUS 0x20
#define AXP2101_REG_IRQ_ENABLE1 0x40
#define AXP2101_REG_IRQ_ENABLE2 0x41
#define AXP2101_REG_IRQ_ENABLE3 0x42
#define AXP2101_REG_IRQ_ENABLE4 0x43
#define AXP2101_REG_IRQ_STATUS1 0x44
#define AXP2101_REG_IRQ_STATUS2 0x45
#define AXP2101_REG_IRQ_STATUS3 0x46
#define AXP2101_REG_IRQ_STATUS4 0x47
#define AXP2101_REG_LDO_ONOFF_CTRL1 0x91
#define FONT_BASE_WIDTH 8
#define FONT_BASE_HEIGHT 8
#define FONT_SMALL_THRESHOLD 264

extern const uint8_t writelineFont[] PROGMEM;
extern uint8_t staticRowBuffer[BOOT_ROW_BUFFER_SIZE];

int bbepSetPanelType(BBEPDISP *pBBEP, int iPanel);
void bbepSetRotation(BBEPDISP *pBBEP, int iRotation);

int mapEpd(int id){
    switch(id) {
        case 0x0000: return EP_PANEL_UNDEFINED;
        case 0x0001: return EP42_400x300;
        case 0x0002: return EP42B_400x300;
        case 0x0003: return EP213_122x250;
        case 0x0004: return EP213B_122x250;
        case 0x0005: return EP293_128x296;
        case 0x0006: return EP294_128x296;
        case 0x0007: return EP295_128x296;
        case 0x0008: return EP295_128x296_4GRAY;
        case 0x0009: return EP266_152x296;
        case 0x000A: return EP102_80x128;
        case 0x000B: return EP27B_176x264;
        case 0x000C: return EP29R_128x296;
        case 0x000D: return EP122_192x176;
        case 0x000E: return EP154R_152x152;
        case 0x000F: return EP42R_400x300;
        case 0x0010: return EP42R2_400x300;
        case 0x0011: return EP37_240x416;
        case 0x0012: return EP37B_240x416;
        case 0x0013: return EP213_104x212;
        case 0x0014: return EP75_800x480;
        case 0x0015: return EP75_800x480_4GRAY;
        case 0x0016: return EP75_800x480_4GRAY_V2;
        case 0x0017: return EP29_128x296;
        case 0x0018: return EP29_128x296_4GRAY;
        case 0x0019: return EP213R_122x250;
        case 0x001A: return EP154_200x200;
        case 0x001B: return EP154B_200x200;
        case 0x001C: return EP266YR_184x360;
        case 0x001D: return EP29YR_128x296;
        case 0x001E: return EP29YR_168x384;
        case 0x001F: return EP583_648x480;
        case 0x0020: return EP296_128x296;
        case 0x0021: return EP26R_152x296;
        case 0x0022: return EP73_800x480;
        case 0x0023: return EP73_SPECTRA_800x480;
        case 0x0024: return EP74R_640x384;
        case 0x0025: return EP583R_600x448;
        case 0x0026: return EP75R_800x480;
        case 0x0027: return EP426_800x480;
        case 0x0028: return EP426_800x480_4GRAY;
        case 0x0029: return EP29R2_128x296;
        case 0x002A: return EP41_640x400;
        case 0x002B: return EP81_SPECTRA_1024x576;
        case 0x002C: return EP7_960x640;
        case 0x002D: return EP213R2_122x250;
        case 0x002E: return EP29Z_128x296;
        case 0x002F: return EP29Z_128x296_4GRAY;
        case 0x0030: return EP213Z_122x250;
        case 0x0031: return EP213Z_122x250_4GRAY;
        case 0x0032: return EP154Z_152x152;
        case 0x0033: return EP579_792x272;
        case 0x0034: return EP213YR_122x250;
        case 0x0035: return EP37YR_240x416;
        case 0x0036: return EP35YR_184x384;
        case 0x0037: return EP397YR_800x480;
        case 0x0038: return EP154YR_200x200;
        case 0x0039: return EP266YR2_184x360;
        case 0x003A: return EP42YR_400x300;
        case 0x003B: return EP75_800x480_GEN2;
        case 0x003C: return EP75_800x480_4GRAY_GEN2;
        case 0x003D: return EP215YR_160x296;
        case 0x003E: return EP1085_1360x480;
        case 0x003F: return EP31_240x320;
        case 0x0040: return EP75YR_800x480;
        case 0x0041: return EP_PANEL_UNDEFINED;
        case OD_PANEL_IC_EP133A_SPECTRA_1200X1600: return EP133_SPECTRA_1200x1600; // 0x0042, Seeed reTerminal E1004
        case 0x0043: return EP154_200x200_4GRAY;
        case 0x0044: return EP42B_400x300_4GRAY;
        case 0x0045: return EP397_800x480;
        case 0x0046: return EP397_800x480_4GRAY;
        case 0x0047: return EP368_792x528;
        case 0x0048: return EP368_792x528_4GRAY;
        case 0x0049: return EP213ZZ_122x250;
        case 0x004A: return EP40_SPECTRA_400x600;
        case 0x004B: return EP27_176x264;
        case 0x004C: return EP27_176x264_4GRAY;
        default: return EP_PANEL_UNDEFINED;
    }
}

bool fastepd_driver_used(void) {
#if !defined(TARGET_ESP32) || !defined(OPENDISPLAY_FASTEPD)
    return false;
#else
    if (globalConfig.display_count < 1) return false;
    const struct DisplayConfig& d = globalConfig.displays[0];
    // FastEPD IT8951 (SPI) path: E Ink ED103TC2 (Seeed reTerminal).
    const bool it8951 = (d.panel_ic_type == OD_PANEL_IC_ED103TC2_1872X1404 ||
                         d.panel_ic_type == OD_PANEL_IC_ED103TC2_1872X1404_4GRAY);
    // FastEPD native parallel path: Soldered Inkplate 5V2 / 10.
    const bool inkplate = (d.panel_ic_type == OD_PANEL_IC_INKPLATE5V2_1280X720 ||
                           d.panel_ic_type == OD_PANEL_IC_INKPLATE10_1200X825);
    if (!it8951 && !inkplate) return false;
    if (d.display_technology != 0 && d.display_technology != 1) return false;
    return true;
#endif
}

bool waitforrefresh(int timeout){
#if defined(TARGET_ESP32) && defined(OPENDISPLAY_FASTEPD)
    if (fastepd_driver_used()) return fastepd_wait_refresh(timeout);
#endif
    odWatchdogBreadcrumb(OD_WDT_PHASE_REFRESH_WAIT);
    // Poll at 10 ms (was 100 ms) so a ~0.5 s refresh returns up to ~90 ms sooner.
    // BUSY asserts within µs of MASTER_ACTIVATE, so the i==0 "never went busy"
    // error check stays valid at a 10 ms first poll. Loop bound scales x10
    // (timeout*100 iterations of 10 ms); dot cadence every 50 iters keeps ~0.5 s/dot.
    for (size_t i = 0; i < (size_t)(timeout * 100); i++){
        // A refresh legitimately runs for a long time here -- the loop bound is
        // ~126 s, NOT `timeout` seconds, because each iteration costs delay(10)
        // plus bbepIsBusy()'s own delay(10)+delay(1). Feeding per iteration is
        // what keeps that healthy wait from being mistaken for a wedge.
        //
        // This does NOT create a blind spot for a stuck BUSY line: that case keeps
        // iterating, exhausts the bound, returns false, and loop() resumes -- a
        // failed refresh is an error to report, not a hang to reset through.
        odWatchdogFeed();
        delay(10);
        if(i % 50 == 0) od_log_raw(".");
        if(!bbepIsBusy(&bbep)){
            if(i == 0){
                od_log_error("ERROR: Epaper not busy after refresh command - refresh may not have started");
                return false;
            }
            od_log_raw(".\n");
            od_log_info("Refresh took %.2f seconds", (float)i / 100);
//            delay(200);   // EXTRA DELAY HERE IS UNNEEDED AND JUST SLOWS THINGS DOWN
            return true;
        }
    }
    od_log_warn("Refresh timed out");
    return false;
}

#ifdef TARGET_ESP32
static bool s_wire_open_display_ready = false;
static int8_t s_wire_sda_pin = -1;
static int8_t s_wire_scl_pin = -1;
static uint32_t s_wire_clock_hz = 0;

static bool wireBeginForOpenDisplay(int sda, int scl, uint32_t hz) {
    // Do not pinMode() before begin on ESP32 — periman must hand pins to the I2C driver.
    if (Wire.begin(sda, scl, hz)) {
        Wire.setClock(hz);
        s_wire_sda_pin = (int8_t)sda;
        s_wire_scl_pin = (int8_t)scl;
        s_wire_clock_hz = hz;
        s_wire_open_display_ready = true;
        return true;
    }
    if (hz > 100000u && Wire.begin(sda, scl, 100000u)) {
        od_log_info("NOTE: I2C fallback to 100kHz (SDA=GPIO%d SCL=GPIO%d)", sda, scl);
        Wire.setClock(100000u);
        s_wire_sda_pin = (int8_t)sda;
        s_wire_scl_pin = (int8_t)scl;
        s_wire_clock_hz = 100000u;
        s_wire_open_display_ready = true;
        return true;
    }
    od_log_error("ERROR: Wire.begin failed (SDA=GPIO%d SCL=GPIO%d)", sda, scl);
    return false;
}
#endif

static bool i2cDataBusValid(uint8_t bus_id) {
    if (bus_id >= globalConfig.data_bus_count) {
        return false;
    }
    const struct DataBus& bus = globalConfig.data_buses[bus_id];
    return bus.bus_type == 0x01 && bus.pin_1 != 0xFF && bus.pin_2 != 0xFF;
}

bool openDisplayI2cBusConfigured(void) {
    for (uint8_t i = 0; i < globalConfig.data_bus_count; i++) {
        if (i2cDataBusValid(i)) {
            return true;
        }
    }
    return false;
}

void invalidateOpenDisplayWire(void) {
#ifdef TARGET_ESP32
    if (s_wire_open_display_ready) {
        Wire.end();
    }
    s_wire_open_display_ready = false;
#endif
}

bool initOrRestoreWireForBus(uint8_t bus_id) {
#ifdef TARGET_ESP32
    if (bus_id == 0xFF) {
        bus_id = 0;
    }
    if (!i2cDataBusValid(bus_id)) {
        return false;
    }
    const struct DataBus& bus = globalConfig.data_buses[bus_id];
    uint32_t hz = bus.bus_speed_hz ? bus.bus_speed_hz : 100000u;
    int sda = (int)bus.pin_2;
    int scl = (int)bus.pin_1;
    if (s_wire_open_display_ready && s_wire_sda_pin == sda && s_wire_scl_pin == scl) {
        return true;
    }
    if (s_wire_open_display_ready) {
        Wire.end();
        s_wire_open_display_ready = false;
    }
    if (!wireBeginForOpenDisplay(sda, scl, hz)) {
        s_wire_open_display_ready = false;
        return false;
    }
    return true;
#else
    (void)bus_id;
    initOrRestoreWireForOpenDisplay();
    return true;
#endif
}

void initOrRestoreWireForOpenDisplay(void) {
#ifdef TARGET_ESP32
    if (globalConfig.data_bus_count > 0 && i2cDataBusValid(0)) {
        (void)initOrRestoreWireForBus(0);
        return;
    }
    if (!s_wire_open_display_ready) {
        if (Wire.begin()) {
            s_wire_open_display_ready = true;
        }
    }
#else
    if (!openDisplayI2cBusConfigured()) {
        return;
    }
    if (i2cDataBusValid(0)) {
        const struct DataBus& bus = globalConfig.data_buses[0];
        pinMode(bus.pin_1, (bus.pullups & 0x01) ? INPUT_PULLUP : INPUT);
        pinMode(bus.pin_2, (bus.pullups & 0x02) ? INPUT_PULLUP : INPUT);
    }
    Wire.begin();
    if (i2cDataBusValid(0) && globalConfig.data_buses[0].bus_speed_hz > 0) {
        Wire.setClock(globalConfig.data_buses[0].bus_speed_hz);
    }
#endif
}

void initDataBuses(){
    od_log_info("=== Initializing Data Buses ===");
    if(globalConfig.data_bus_count == 0){
        od_log_info("No data buses configured");
        return;
    }
    for(uint8_t i = 0; i < globalConfig.data_bus_count; i++){
        struct DataBus* bus = &globalConfig.data_buses[i];
        if(bus->bus_type == 0x01){ // I2C bus
            od_log_info("Initializing I2C bus %u (instance %u)", i, bus->instance_number);
            if(bus->pin_1 == 0xFF || bus->pin_2 == 0xFF){
                od_log_error("ERROR: Invalid I2C pins for bus %u (SCL=%u, SDA=%u)", i, bus->pin_1, bus->pin_2);
                continue;
            }
            uint32_t busSpeed = (bus->bus_speed_hz > 0) ? bus->bus_speed_hz : 100000;
            if(i == 0){
                #ifdef TARGET_ESP32
                initOrRestoreWireForOpenDisplay();
                #endif
                #ifdef TARGET_NRF
                pinMode(bus->pin_1, INPUT);
                pinMode(bus->pin_2, INPUT);
                if(bus->pullups & 0x01){
                    pinMode(bus->pin_1, INPUT_PULLUP);
                }
                if(bus->pullups & 0x02){
                    pinMode(bus->pin_2, INPUT_PULLUP);
                }
                Wire.begin(); // Uses default I2C pins
                Wire.setClock(busSpeed);
                od_log_info("NOTE: nRF52840 using default I2C pins (config pins: SCL=%u, SDA=%u)", bus->pin_1, bus->pin_2);
                #endif
                od_log_info("I2C bus %u initialized: SCL=pin%u, SDA=pin%u, Speed=%uHz", i, bus->pin_1, bus->pin_2, (unsigned)busSpeed);
            } else {
                od_log_info("I2C bus %u configured (init on demand): SCL=pin%u, SDA=pin%u, Speed=%uHz",
                    i, bus->pin_1, bus->pin_2, (unsigned)busSpeed);
            }
        }
        else if(bus->bus_type == 0x02){
            od_log_info("SPI bus %u detected (not yet implemented)", i);
            od_log_info("  Instance: %u", bus->instance_number);
        }
        else{
            od_log_warn("WARNING: Unknown bus type 0x%02X for bus %u", bus->bus_type, i);
        }
    }
    od_log_info("=== Data Bus Initialization Complete ===");
}

void initio(){
    od_log_info("[initio] >> LEDs"); od_log_flush();
    if(globalConfig.led_count > 0){
        for (uint8_t i = 0; i < globalConfig.led_count; i++) {
            struct LedConfig* led = &globalConfig.leds[i];
            bool invertRed = (led->led_flags & 0x01) != 0;
            bool invertGreen = (led->led_flags & 0x02) != 0;
            bool invertBlue = (led->led_flags & 0x04) != 0;
            bool invertLed4 = (led->led_flags & 0x08) != 0;
                if (led->led_1_r != 0xFF) {
                    pinMode(led->led_1_r, OUTPUT);
                    digitalWrite(led->led_1_r, invertRed ? HIGH : LOW);
                }
                if (led->led_2_g != 0xFF) {
                    pinMode(led->led_2_g, OUTPUT);
                    digitalWrite(led->led_2_g, invertGreen ? HIGH : LOW);
                }
                if (led->led_3_b != 0xFF) {
                    pinMode(led->led_3_b, OUTPUT);
                    digitalWrite(led->led_3_b, invertBlue ? HIGH : LOW);
                }
                if (led->led_4 != 0xFF) {
                    pinMode(led->led_4, OUTPUT);
                    digitalWrite(led->led_4, invertLed4 ? HIGH : LOW);
                }
        }
        for (uint8_t i = 0; i < globalConfig.led_count; i++) {
            if (globalConfig.leds[i].led_type == 0) {
                activeLedInstance = i;
#ifdef TARGET_NRF
                if (nrfVbusPresent())
#endif
                {
                    flashLed(0xE0, 15);
                    flashLed(0x1C, 15);
                    flashLed(0x03, 15);
                    flashLed(0xFF, 15);
                }
            }
        }
    }
    od_log_info("[initio] >> initPassiveBuzzers"); od_log_flush();
    initPassiveBuzzers();
    od_log_info("[initio] >> pwr_pin"); od_log_flush();
    if(globalConfig.system_config.pwr_pin != 0xFF){
    pinMode(globalConfig.system_config.pwr_pin, OUTPUT);
    digitalWrite(globalConfig.system_config.pwr_pin, LOW);
    }
    else{
        od_log_warn("Power pin not set");
    }
    od_log_info("[initio] >> initDataBuses"); od_log_flush();
    initDataBuses();
    od_log_info("[initio] >> initSensors"); od_log_flush();
    initSensors();
    od_log_info("[initio] << done"); od_log_flush();
}

void scanI2CDevices(){
    od_log_info("=== Scanning I2C Bus for Devices ===");
    initOrRestoreWireForOpenDisplay();
    uint8_t deviceCount = 0;
    uint8_t foundDevices[128];
    for(uint8_t address = 0x08; address < 0x78; address++){
        Wire.beginTransmission(address);
        uint8_t error = Wire.endTransmission();
        if(error == 0){
            foundDevices[deviceCount] = address;
            deviceCount++;
            od_log_debug("I2C device found at address 0x%02X (%u)", address, address);
        }
        else if(error == 4){
            od_log_error("ERROR: Unknown error at address 0x%02X", address);
        }
    }
    if(deviceCount == 0){
        od_log_warn("No I2C devices found on bus");
    } else {
        od_log_debug("Found %u I2C device(s)", deviceCount);
        od_log_debug("Device addresses: ");
        char addrList[700];
        int pos = snprintf(addrList, sizeof(addrList), "%s", "");
        if (pos < 0) {
            pos = 0;
            addrList[0] = '\0';
        }
        for(uint8_t i = 0; i < deviceCount && pos < (int)sizeof(addrList); i++){
            int n = snprintf(addrList + pos, sizeof(addrList) - pos, i > 0 ? ", 0x%02X" : "0x%02X", foundDevices[i]);
            if (n < 0) {
                break;
            }
            pos += n;
        }
        od_log_debug("%s", addrList);
    }
    od_log_info("=== I2C Scan Complete ===");
}

void initSensors(){
    od_log_info("=== Initializing Sensors ===");
    if(globalConfig.sensor_count == 0){
        od_log_warn("No sensors configured");
        return;
    }
    for(uint8_t i = 0; i < globalConfig.sensor_count; i++){
        struct SensorData* sensor = &globalConfig.sensors[i];
        od_log_debug("Initializing sensor %u (instance %u)", i, sensor->instance_number);
        od_log_debug("  Type: 0x%04X", sensor->sensor_type);
        od_log_debug("  Bus ID: %u", sensor->bus_id);
        if(sensor->sensor_type == OD_SENSOR_TYPE_AXP2101){
            od_log_debug("  Detected AXP2101 PMIC sensor");
        }
        else if(sensor->sensor_type == OD_SENSOR_TYPE_TEMPERATURE){
            od_log_debug("  Temperature sensor (initialization not implemented)");
        }
        else if(sensor->sensor_type == OD_SENSOR_TYPE_HUMIDITY){
            od_log_debug("  Humidity sensor (initialization not implemented)");
        }
        else if(sensor->sensor_type == OD_SENSOR_TYPE_SHT40){
            od_log_debug("  SHT40 (I2C + MSD slot)");
        }
        else if(sensor->sensor_type == OD_SENSOR_TYPE_BQ27220){
            od_log_debug("  BQ27220 fuel gauge (MSD voltage + optional dynamic SOC/status bytes)");
        }
        else{
            od_log_warn("  Unknown sensor type 0x%04X", sensor->sensor_type);
        }
    }
    initSht40Sensors();
    initBq27220Sensors();
    od_log_info("=== Sensor Initialization Complete ===");
}

void initAXP2101(uint8_t busId){
    pinMode(21, OUTPUT);
    digitalWrite(21, LOW);
    delay(100);
    digitalWrite(21, HIGH);
    od_log_info("=== Initializing AXP2101 PMIC ===");
    if(busId >= globalConfig.data_bus_count){
        od_log_error("ERROR: Invalid bus ID %u (only %u buses configured)", busId, globalConfig.data_bus_count);
        return;
    }
    struct DataBus* bus = &globalConfig.data_buses[busId];
    if(bus->bus_type != 0x01){
        od_log_error("ERROR: Bus %u is not an I2C bus", busId);
        return;
    }
    if(!initOrRestoreWireForBus(busId)){
        od_log_error("ERROR: Failed to (re)init I2C bus %u for AXP2101", busId);
        return;
    }
    Wire.beginTransmission(AXP2101_SLAVE_ADDRESS);
    uint8_t error = Wire.endTransmission();
    if(error != 0){
        od_log_error("ERROR: AXP2101 not found at address 0x%02X (error: %u)", AXP2101_SLAVE_ADDRESS, error);
        return;
    }
    od_log_debug("AXP2101 detected at address 0x%02X", AXP2101_SLAVE_ADDRESS);
    Wire.beginTransmission(AXP2101_SLAVE_ADDRESS);
    Wire.write(AXP2101_REG_POWER_STATUS);
    error = Wire.endTransmission();
    if(error == 0){
        Wire.requestFrom(AXP2101_SLAVE_ADDRESS, (uint8_t)1);
        if(Wire.available()){
            uint8_t status = Wire.read();
            od_log_debug("Power status: 0x%02X", status);
        }
    }
    Wire.beginTransmission(AXP2101_SLAVE_ADDRESS);
    Wire.write(AXP2101_REG_DC_VOL0_CTRL);
    Wire.write(0x12);
    error = Wire.endTransmission();
    if(error == 0){
        od_log_debug("DCDC1 voltage set to 3.3V");
    } else {
        od_log_error("ERROR: Failed to set DCDC1 voltage");
    }
    delay(10);
    Wire.beginTransmission(AXP2101_SLAVE_ADDRESS);
    Wire.write(AXP2101_REG_DC_ONOFF_DVM_CTRL);
    error = Wire.endTransmission();
    uint8_t dcEnable = 0x00;
    if(error == 0){
        Wire.requestFrom(AXP2101_SLAVE_ADDRESS, (uint8_t)1);
        if(Wire.available()){
            dcEnable = Wire.read();
        }
    }
    dcEnable |= 0x01;
    Wire.beginTransmission(AXP2101_SLAVE_ADDRESS);
    Wire.write(AXP2101_REG_DC_ONOFF_DVM_CTRL);
    Wire.write(dcEnable);
    error = Wire.endTransmission();
    if(error == 0){
        od_log_debug("DCDC1 enabled (3.3V)");
    } else {
        od_log_error("ERROR: Failed to enable DCDC1");
    }
    delay(10);
    Wire.beginTransmission(AXP2101_SLAVE_ADDRESS);
    Wire.write(AXP2101_REG_LDO_ONOFF_CTRL0);
    error = Wire.endTransmission();
    uint8_t aldoEnable = 0x00;
    if(error == 0){
        Wire.requestFrom(AXP2101_SLAVE_ADDRESS, (uint8_t)1);
        if(Wire.available()){
            aldoEnable = Wire.read();
        }
    }
    Wire.beginTransmission(AXP2101_SLAVE_ADDRESS);
    Wire.write(AXP2101_REG_LDO_VOL2_CTRL);
    error = Wire.endTransmission();
    uint8_t aldo3VolReg = 0x00;
    if(error == 0){
        Wire.requestFrom(AXP2101_SLAVE_ADDRESS, (uint8_t)1);
        if(Wire.available()){
            aldo3VolReg = Wire.read();
        }
    }
    aldo3VolReg = (aldo3VolReg & 0xE0) | 0x1C;
    Wire.beginTransmission(AXP2101_SLAVE_ADDRESS);
    Wire.write(AXP2101_REG_LDO_VOL2_CTRL);
    Wire.write(aldo3VolReg);
    error = Wire.endTransmission();
    if(error == 0){
        od_log_debug("ALDO3 voltage set to 3.3V");
    }
    Wire.beginTransmission(AXP2101_SLAVE_ADDRESS);
    Wire.write(AXP2101_REG_LDO_VOL3_CTRL);
    error = Wire.endTransmission();
    uint8_t aldo4VolReg = 0x00;
    if(error == 0){
        Wire.requestFrom(AXP2101_SLAVE_ADDRESS, (uint8_t)1);
        if(Wire.available()){
            aldo4VolReg = Wire.read();
        }
    }
    aldo4VolReg = (aldo4VolReg & 0xE0) | 0x1C;
    Wire.beginTransmission(AXP2101_SLAVE_ADDRESS);
    Wire.write(AXP2101_REG_LDO_VOL3_CTRL);
    Wire.write(aldo4VolReg);
    error = Wire.endTransmission();
    if(error == 0){
        od_log_debug("ALDO4 voltage set to 3.3V");
    }
    aldoEnable |= 0x0C;
    Wire.beginTransmission(AXP2101_SLAVE_ADDRESS);
    Wire.write(AXP2101_REG_LDO_ONOFF_CTRL0);
    Wire.write(aldoEnable);
    error = Wire.endTransmission();
    if(error == 0){
        od_log_debug("ALDO3 and ALDO4 enabled (3.3V)");
    }
    Wire.beginTransmission(AXP2101_SLAVE_ADDRESS);
    Wire.write(AXP2101_REG_POWER_WAKEUP_CTL);
    error = Wire.endTransmission();
    if(error == 0){
        Wire.requestFrom(AXP2101_SLAVE_ADDRESS, (uint8_t)1);
        if(Wire.available()){
            uint8_t wakeupCtl = Wire.read();
            od_log_debug("Wakeup control: 0x%02X", wakeupCtl);
            if(wakeupCtl & 0x01){
                od_log_debug("Wakeup already enabled");
            } else {
                Wire.beginTransmission(AXP2101_SLAVE_ADDRESS);
                Wire.write(AXP2101_REG_POWER_WAKEUP_CTL);
                Wire.write(wakeupCtl | 0x01);
                error = Wire.endTransmission();
                if(error == 0){
                    od_log_debug("Wakeup enabled");
                }
            }
        }
    }
    od_log_info("=== AXP2101 PMIC Initialization Complete ===");
}

void readAXP2101Data(){
    od_log_info("=== Reading AXP2101 PMIC Data ===");
    Wire.beginTransmission(AXP2101_SLAVE_ADDRESS);
    uint8_t error = Wire.endTransmission();
    if(error != 0){
        od_log_error("ERROR: AXP2101 not found at address 0x%02X", AXP2101_SLAVE_ADDRESS);
        return;
    }
    Wire.beginTransmission(AXP2101_SLAVE_ADDRESS);
    Wire.write(AXP2101_REG_ADC_CHANNEL_CTRL);
    Wire.write(0xFF);
    error = Wire.endTransmission();
    delay(10);
    Wire.beginTransmission(AXP2101_SLAVE_ADDRESS);
    Wire.write(AXP2101_REG_POWER_STATUS);
    error = Wire.endTransmission();
    if(error == 0){
        Wire.requestFrom(AXP2101_SLAVE_ADDRESS, (uint8_t)2);
        if(Wire.available() >= 2){
            uint8_t status1 = Wire.read();
            uint8_t status2 = Wire.read();
            od_log_debug("Power Status 1: 0x%02X", status1);
            od_log_debug("Power Status 2: 0x%02X", status2);
            bool batteryPresent = (status1 & 0x20) != 0;
            bool charging = (status1 & 0x04) != 0;
            bool vbusPresent = (status1 & 0x08) != 0;
            od_log_debug("Battery Present: %s", batteryPresent ? "Yes" : "No");
            od_log_debug("Charging: %s", charging ? "Yes" : "No");
            od_log_debug("VBUS Present: %s", vbusPresent ? "Yes" : "No");
        }
    }
    Wire.beginTransmission(AXP2101_SLAVE_ADDRESS);
    Wire.write(AXP2101_REG_PWRON_STATUS);
    error = Wire.endTransmission();
    if(error == 0){
        Wire.requestFrom(AXP2101_SLAVE_ADDRESS, (uint8_t)1);
        if(Wire.available()){
            uint8_t pwronStatus = Wire.read();
            od_log_debug("Power On Status: 0x%02X", pwronStatus);
        }
    }
    Wire.beginTransmission(AXP2101_SLAVE_ADDRESS);
    Wire.write(AXP2101_REG_ADC_DATA_BAT_VOL_H);
    error = Wire.endTransmission();
    if(error == 0){
        Wire.requestFrom(AXP2101_SLAVE_ADDRESS, (uint8_t)2);
        if(Wire.available() >= 2){
            uint8_t batVolH = Wire.read();
            uint8_t batVolL = Wire.read();
            uint16_t batVolRaw = ((uint16_t)batVolH << 4) | (batVolL & 0x0F);
            float batVoltage = batVolRaw * 0.5;
            od_log_debug("Battery Voltage: %.1f mV (%.2f V)", batVoltage, batVoltage / 1000.0);
        }
    }
    Wire.beginTransmission(AXP2101_SLAVE_ADDRESS);
    Wire.write(AXP2101_REG_ADC_DATA_VBUS_VOL_H);
    error = Wire.endTransmission();
    if(error == 0){
        Wire.requestFrom(AXP2101_SLAVE_ADDRESS, (uint8_t)2);
        if(Wire.available() >= 2){
            uint8_t vbusVolH = Wire.read();
            uint8_t vbusVolL = Wire.read();
            uint16_t vbusVolRaw = ((uint16_t)vbusVolH << 4) | (vbusVolL & 0x0F);
            float vbusVoltage = vbusVolRaw * 1.7;
            od_log_debug("VBUS Voltage: %.1f mV (%.2f V)", vbusVoltage, vbusVoltage / 1000.0);
        }
    }
    Wire.beginTransmission(AXP2101_SLAVE_ADDRESS);
    Wire.write(AXP2101_REG_ADC_DATA_SYS_VOL_H);
    error = Wire.endTransmission();
    if(error == 0){
        Wire.requestFrom(AXP2101_SLAVE_ADDRESS, (uint8_t)2);
        if(Wire.available() >= 2){
            uint8_t sysVolH = Wire.read();
            uint8_t sysVolL = Wire.read();
            uint16_t sysVolRaw = ((uint16_t)sysVolH << 4) | (sysVolL & 0x0F);
            float sysVoltage = sysVolRaw * 1.4;
            od_log_debug("System Voltage: %.1f mV (%.2f V)", sysVoltage, sysVoltage / 1000.0);
        }
    }
    Wire.beginTransmission(AXP2101_SLAVE_ADDRESS);
    Wire.write(AXP2101_REG_BAT_PERCENT_DATA);
    error = Wire.endTransmission();
    if(error == 0){
        Wire.requestFrom(AXP2101_SLAVE_ADDRESS, (uint8_t)1);
        if(Wire.available()){
            uint8_t batPercent = Wire.read();
            if(batPercent <= 100){
                od_log_debug("Battery Percentage: %u%%", batPercent);
            } else {
                od_log_debug("Battery Percentage: Not available (fuel gauge may be disabled)");
            }
        }
    }
    Wire.beginTransmission(AXP2101_SLAVE_ADDRESS);
    Wire.write(AXP2101_REG_DC_ONOFF_DVM_CTRL);
    error = Wire.endTransmission();
    if(error == 0){
        Wire.requestFrom(AXP2101_SLAVE_ADDRESS, (uint8_t)1);
        if(Wire.available()){
            uint8_t dcEnable = Wire.read();
            od_log_debug("DC Enable Status: 0x%02X", dcEnable);
            od_log_debug("  DCDC1: %s", (dcEnable & 0x01) ? "ON" : "OFF");
            od_log_debug("  DCDC2: %s", (dcEnable & 0x02) ? "ON" : "OFF");
            od_log_debug("  DCDC3: %s", (dcEnable & 0x04) ? "ON" : "OFF");
            od_log_debug("  DCDC4: %s", (dcEnable & 0x08) ? "ON" : "OFF");
            od_log_debug("  DCDC5: %s", (dcEnable & 0x10) ? "ON" : "OFF");
        }
    }
    Wire.beginTransmission(AXP2101_SLAVE_ADDRESS);
    Wire.write(AXP2101_REG_LDO_ONOFF_CTRL0);
    error = Wire.endTransmission();
    if(error == 0){
        Wire.requestFrom(AXP2101_SLAVE_ADDRESS, (uint8_t)1);
        if(Wire.available()){
            uint8_t aldoEnable = Wire.read();
            od_log_debug("ALDO Enable Status: 0x%02X", aldoEnable);
            od_log_debug("  ALDO1: %s", (aldoEnable & 0x01) ? "ON" : "OFF");
            od_log_debug("  ALDO2: %s", (aldoEnable & 0x02) ? "ON" : "OFF");
            od_log_debug("  ALDO3: %s", (aldoEnable & 0x04) ? "ON" : "OFF");
            od_log_debug("  ALDO4: %s", (aldoEnable & 0x08) ? "ON" : "OFF");
        }
    }
    od_log_info("=== AXP2101 Data Read Complete ===");
}

void powerDownAXP2101(){
    od_log_info("=== Powering Down AXP2101 PMIC Rails ===");
    Wire.beginTransmission(AXP2101_SLAVE_ADDRESS);
    uint8_t error = Wire.endTransmission();
    if(error != 0){
        od_log_error("ERROR: AXP2101 not found at address 0x%02X (error: %u)", AXP2101_SLAVE_ADDRESS, error);
        return;
    }
    Wire.beginTransmission(AXP2101_SLAVE_ADDRESS);
    Wire.write(AXP2101_REG_IRQ_ENABLE1);
    Wire.write(0x00);
    error = Wire.endTransmission();
    if(error == 0){
        Wire.beginTransmission(AXP2101_SLAVE_ADDRESS);
        Wire.write(AXP2101_REG_IRQ_ENABLE2);
        Wire.write(0x00);
        error = Wire.endTransmission();
    }
    if(error == 0){
        Wire.beginTransmission(AXP2101_SLAVE_ADDRESS);
        Wire.write(AXP2101_REG_IRQ_ENABLE3);
        Wire.write(0x00);
        error = Wire.endTransmission();
    }
    if(error == 0){
        Wire.beginTransmission(AXP2101_SLAVE_ADDRESS);
        Wire.write(AXP2101_REG_IRQ_ENABLE4);
        Wire.write(0x00);
        error = Wire.endTransmission();
    }
    if(error == 0){
        Wire.beginTransmission(AXP2101_SLAVE_ADDRESS);
        Wire.write(AXP2101_REG_IRQ_STATUS1);
        Wire.write(0xFF);
        error = Wire.endTransmission();
    }
    if(error == 0){
        Wire.beginTransmission(AXP2101_SLAVE_ADDRESS);
        Wire.write(AXP2101_REG_IRQ_STATUS2);
        Wire.write(0xFF);
        error = Wire.endTransmission();
    }
    if(error == 0){
        Wire.beginTransmission(AXP2101_SLAVE_ADDRESS);
        Wire.write(AXP2101_REG_IRQ_STATUS3);
        Wire.write(0xFF);
        error = Wire.endTransmission();
    }
    if(error == 0){
        Wire.beginTransmission(AXP2101_SLAVE_ADDRESS);
        Wire.write(AXP2101_REG_IRQ_STATUS4);
        Wire.write(0xFF);
        error = Wire.endTransmission();
        if(error == 0){
            od_log_debug("All IRQs disabled and status cleared");
        }
    }
    Wire.beginTransmission(AXP2101_SLAVE_ADDRESS);
    Wire.write(AXP2101_REG_DC_ONOFF_DVM_CTRL);
    error = Wire.endTransmission();
    uint8_t dcEnable = 0x00;
    if(error == 0){
        Wire.requestFrom(AXP2101_SLAVE_ADDRESS, (uint8_t)1);
        if(Wire.available()){
            dcEnable = Wire.read();
        }
    }
    dcEnable &= 0x01;
    Wire.beginTransmission(AXP2101_SLAVE_ADDRESS);
    Wire.write(AXP2101_REG_DC_ONOFF_DVM_CTRL);
    Wire.write(dcEnable);
    error = Wire.endTransmission();
    if(error == 0){
        od_log_debug("DC2-5 disabled (DC1 kept enabled)");
    } else {
        od_log_error("ERROR: Failed to disable DC2-5");
    }
    Wire.beginTransmission(AXP2101_SLAVE_ADDRESS);
    Wire.write(AXP2101_REG_LDO_ONOFF_CTRL1);
    Wire.write(0x00);
    error = Wire.endTransmission();
    if(error == 0){
        od_log_debug("BLDO1-2, CPUSLDO, DLDO1-2 disabled");
    } else {
        od_log_error("ERROR: Failed to disable BLDO/CPUSLDO/DLDO rails");
    }
    Wire.beginTransmission(AXP2101_SLAVE_ADDRESS);
    Wire.write(AXP2101_REG_LDO_ONOFF_CTRL0);
    error = Wire.endTransmission();
    uint8_t aldoEnable = 0x00;
    if(error == 0){
        Wire.requestFrom(AXP2101_SLAVE_ADDRESS, (uint8_t)1);
        if(Wire.available()){
            aldoEnable = Wire.read();
        }
    }
    aldoEnable &= ~0x0F;
    Wire.beginTransmission(AXP2101_SLAVE_ADDRESS);
    Wire.write(AXP2101_REG_LDO_ONOFF_CTRL0);
    Wire.write(aldoEnable);
    error = Wire.endTransmission();
    if(error == 0){
        od_log_debug("ALDO1-4 disabled");
    } else {
        od_log_error("ERROR: Failed to disable ALDO rails");
    }
    Wire.beginTransmission(AXP2101_SLAVE_ADDRESS);
    Wire.write(AXP2101_REG_POWER_WAKEUP_CTL);
    error = Wire.endTransmission();
    uint8_t wakeupCtrl = 0x00;
    if(error == 0){
        Wire.requestFrom(AXP2101_SLAVE_ADDRESS, (uint8_t)1);
        if(Wire.available()){
            wakeupCtrl = Wire.read();
        }
    }
    if(!(wakeupCtrl & 0x04)) {
        wakeupCtrl |= 0x04;
    }
    if(wakeupCtrl & 0x08) {
        wakeupCtrl &= ~0x08;
    }
    if(!(wakeupCtrl & 0x10)) {
        wakeupCtrl |= 0x10;
    }
    wakeupCtrl |= 0x80;
    Wire.beginTransmission(AXP2101_SLAVE_ADDRESS);
    Wire.write(AXP2101_REG_POWER_WAKEUP_CTL);
    Wire.write(wakeupCtrl);
    error = Wire.endTransmission();
    if(error == 0){
        od_log_debug("AXP2101 wake-up configured and sleep mode enabled");
    } else {
        od_log_error("ERROR: Failed to configure AXP2101 sleep mode");
    }
    Wire.beginTransmission(AXP2101_SLAVE_ADDRESS);
    Wire.write(AXP2101_REG_ADC_CHANNEL_CTRL);
    Wire.write(0x00);
    error = Wire.endTransmission();
    if(error == 0){
        od_log_debug("All ADC channels disabled");
    } else {
        od_log_error("ERROR: Failed to disable ADC channels");
    }
    od_log_info("=== AXP2101 PMIC Rails Powered Down ===");
}

static void renderChar_4BPP(uint8_t* rowBuffer, const uint8_t* fontData, int fontRow, int charIdx, int startX, int charWidth, int pitch, int fontScale) {
    for (int col = 0; col < charWidth; col += fontScale) {
        uint8_t fontByte;
        int fontCol = col / fontScale;
        if (fontCol == 0 || fontCol > 7) {
            fontByte = 0x00;
        } else {
            fontByte = fontData[fontCol - 1];
        }
        uint8_t pixelBit = (fontByte >> fontRow) & 0x01;
        uint8_t pixelNibble = (pixelBit == 1) ? 0x0 : 0xF;
        for (int s = 0; s < fontScale; s++) {
            int pixelX = startX + charIdx * charWidth + col + s;
            if (pixelX >= globalConfig.displays[0].pixel_width) break;
            int bytePos = pixelX / 2;
            if (bytePos >= pitch) break;
            if ((pixelX % 2) == 0) {
                rowBuffer[bytePos] = (rowBuffer[bytePos] & 0x0F) | (pixelNibble << 4);
            } else {
                rowBuffer[bytePos] = (rowBuffer[bytePos] & 0xF0) | pixelNibble;
            }
        }
    }
}

static void renderChar_2BPP(uint8_t* rowBuffer, const uint8_t* fontData, int fontRow, int charIdx, int startX, int charWidth, int pitch, uint8_t colorScheme, int fontScale) {
    uint8_t whiteCode = (colorScheme == OD_COLOR_SCHEME_GRAY4) ? 0x03 : 0x01;
    int pixelsPerByte = 4;
    for (int col = 0; col < charWidth; col += pixelsPerByte) {
        uint8_t pixelByte = 0;
        for (int p = 0; p < pixelsPerByte; p++) {
            int pixelX = startX + charIdx * charWidth + col + p;
            if (pixelX >= globalConfig.displays[0].pixel_width) break;
            uint8_t fontByte;
            int fontCol = (col + p) / fontScale;
            if (fontCol == 0 || fontCol > 7) {
                fontByte = 0x00;
            } else {
                fontByte = fontData[fontCol - 1];
            }
            uint8_t pixelBit = (fontByte >> fontRow) & 0x01;
            uint8_t pixelValue = (pixelBit == 1) ? 0x00 : whiteCode;
            pixelByte |= (pixelValue << (6 - p * 2));
        }
        int bytePos = (startX + charIdx * charWidth + col) / 4;
        if (bytePos < pitch) {
            rowBuffer[bytePos] = pixelByte;
        }
    }
}

static void renderChar_1BPP(uint8_t* rowBuffer, const uint8_t* fontData, int fontRow, int charIdx, int startX, int charWidth, int pitch, int fontScale) {
    for (int col = 0; col < charWidth; col += fontScale) {
        uint8_t fontByte;
        int fontCol = col / fontScale;
        if (fontCol == 0 || fontCol > 7) {
            fontByte = 0x00;
        } else {
            fontByte = fontData[fontCol - 1];
        }
        uint8_t pixelBit = (fontByte >> fontRow) & 0x01;
        for (int s = 0; s < fontScale; s++) {
            int pixelX = startX + charIdx * charWidth + col + s;
            if (pixelX >= globalConfig.displays[0].pixel_width) break;
            int bytePos = pixelX / 8;
            int bitPos = 7 - (pixelX % 8);
            if (bytePos < pitch) {
                if (pixelBit == 1) {
                    rowBuffer[bytePos] &= ~(1 << bitPos);
                }
            }
        }
    }
}

void initDisplay(){
    od_log_info("=== Initializing Display ===");
    if(globalConfig.display_count > 0){
#if defined(TARGET_ESP32) && defined(OPENDISPLAY_FASTEPD)
    if (fastepd_driver_used()) {
        pwrmgm(true);
        int bitsPerPixel = getBitsPerPixel();
        od_log_info("Display: FastEPD (panel_ic %u, %ux%u, %d bpp)",
                    globalConfig.displays[0].panel_ic_type,
                    globalConfig.displays[0].pixel_width, globalConfig.displays[0].pixel_height,
                    bitsPerPixel);
        fastepd_epaper_begin();
        if (fastepd_init_failed()) {
            od_log_warn("FastEPD init failed — skipping boot refresh");
            fastepd_mark_hw_deinitialized();
            pwrmgm(false);
            return;
        }
        od_log_info("Height: %u", globalConfig.displays[0].pixel_height);
        od_log_info("Width: %u", globalConfig.displays[0].pixel_width);
        if (! (globalConfig.displays[0].transmission_modes & OD_TRANSMISSION_MODE_CLEAR_ON_BOOT)){
            writeBootScreenWithQr();
            od_log_info("EPD refresh: FULL (boot, FastEPD)");
            touchSuspendForEpdRefresh();
            fastepd_full_update();
            waitforrefresh(60);
            epdSessionForceOff();
            touchResumeAfterEpdRefresh();
        } else {
            epdSessionForceOff();
        }
    } else
#endif
    {
        prepareEpdRailForBoot();
        configureBbepPanelGeometry();
        od_log_info("Height: %u", globalConfig.displays[0].pixel_height);
        od_log_info("Width: %u", globalConfig.displays[0].pixel_width);
        initBbepPanelSession();
        if (! (globalConfig.displays[0].transmission_modes & OD_TRANSMISSION_MODE_CLEAR_ON_BOOT)){
            bool bootOk = refreshBootScreenFull();
            if (!bootOk && !nrfVbusPresent()) {
                od_log_warn("Boot refresh failed on battery — re-powering panel and retrying");
                touchResumeAfterEpdRefresh();
                pwrmgm(false);
                delay(200);
                prepareEpdRailForBoot();
                initBbepPanelSession();
                bootOk = refreshBootScreenFull();
            }
            if (!bootOk) {
                od_log_warn("Boot screen refresh did not complete");
            }
            // Boot ends PWR_OFF (no keep-alive at boot). pwrmgm(true) in boot set
            // PWR_ACTIVE, so ForceOff sleeps the controller + cuts the rail cleanly.
            epdSessionForceOff();
            touchResumeAfterEpdRefresh();
        } else {
            // CLEAR_ON_BOOT: initBbepPanelSession left the controller awake —
            // ForceOff sleeps it before the rail cut (raw pwrmgm(false) skipped that).
            epdSessionForceOff();
        }
    }
    }
    else{
        od_log_warn("No display found");
    }
}


int getplane() {
    uint8_t colorScheme = globalConfig.displays[0].color_scheme;
    if (colorScheme == OD_COLOR_SCHEME_MONO || colorScheme == OD_COLOR_SCHEME_GRAY16) return PLANE_0;
    if (colorScheme == OD_COLOR_SCHEME_BWR || colorScheme == OD_COLOR_SCHEME_BWY) return PLANE_0;
    if (colorScheme == OD_COLOR_SCHEME_GRAY4) return PLANE_1;
    return PLANE_1;
}

int getBitsPerPixel() {
#if defined(TARGET_ESP32) && defined(OPENDISPLAY_FASTEPD)
    if (globalConfig.display_count > 0 &&
        globalConfig.displays[0].panel_ic_type == OD_PANEL_IC_ED103TC2_1872X1404_4GRAY) {
        return 4;
    }
#endif
    if (globalConfig.displays[0].color_scheme == OD_COLOR_SCHEME_BWGBRY ||
        globalConfig.displays[0].color_scheme == OD_COLOR_SCHEME_BWGBRY_SPLIT) return 4;
    if (globalConfig.displays[0].color_scheme == OD_COLOR_SCHEME_GRAY16) return 4;
    if (globalConfig.displays[0].color_scheme == OD_COLOR_SCHEME_BWRY) return 2;
    if (globalConfig.displays[0].color_scheme == OD_COLOR_SCHEME_GRAY4) return 2;
    return 1;
}

static float readBatteryVoltageUncached() {
    if (bq27220IsConfigured()) {
        float gaugeV = bq27220BatteryVoltageVolts();
        if (gaugeV >= 0.0f) {
            return gaugeV;
        }
    }
    if (globalConfig.power_option.battery_sense_pin == 0xFF) return -1.0;
    uint8_t sensePin = globalConfig.power_option.battery_sense_pin;
    uint8_t enablePin = globalConfig.power_option.battery_sense_enable_pin;
    uint16_t scalingFactor = globalConfig.power_option.voltage_scaling_factor;
    pinMode(sensePin, INPUT);
    if (enablePin != 0xFF) {
        pinMode(enablePin, OUTPUT);
        digitalWrite(enablePin, HIGH);
        delay(10);
    }
    const int numSamples = 10;
    uint32_t adcSum = 0;
    for (int i = 0; i < numSamples; i++) {
        adcSum += analogRead(sensePin);
        delay(2);
    }
    uint32_t adcAverage = adcSum / numSamples;
    if (enablePin != 0xFF) {
        digitalWrite(enablePin, LOW);
    }
    if (scalingFactor > 0) return (adcAverage * scalingFactor) / (100000.0);
    return -1.0;
}

static constexpr uint32_t kBatteryVoltageTtlMs = 30000u;
float readBatteryVoltage() {
    static uint32_t lastReadMs = 0;
    static float cachedVoltage = -1.0f;
    static bool haveReading = false;
    if (haveReading && (uint32_t)(millis() - lastReadMs) < kBatteryVoltageTtlMs) {
        return cachedVoltage;
    }
    cachedVoltage = readBatteryVoltageUncached();
    lastReadMs = millis();
    haveReading = true;
    return cachedVoltage;
}

float readChipTemperature() {
#ifdef TARGET_ESP32
    return temperatureRead();
#elif defined(TARGET_NRF)
    int32_t tempRaw = 0;
    uint32_t err_code = sd_temp_get(&tempRaw);
    if (err_code == 0) return tempRaw * 0.25f;
    return -999.0;
#else
    return -999.0;
#endif
}

void updatemsdata(){
    // od_log_debug("updatemsdata() called (mloopcounter: %u)", mloopcounter);
    pollSht40SensorsForMsd();
    pollBq27220ForMsd();
    float batteryVoltage = readBatteryVoltage();
    float chipTemperature = readChipTemperature();
    uint16_t batteryVoltage10mv = 0;
    if (batteryVoltage >= 0.0f) {
        uint16_t batteryVoltageMv = (uint16_t)(batteryVoltage * 1000.0f);
        batteryVoltage10mv = batteryVoltageMv / 10;
        if (batteryVoltage10mv > 511) {
            batteryVoltage10mv = 511;
        }
    }
    int16_t tempEncoded = (int16_t)((chipTemperature + 40.0f) * 2.0f);
    if (tempEncoded < 0) tempEncoded = 0;
    else if (tempEncoded > 255) tempEncoded = 255;
    uint8_t temperatureByte = (uint8_t)tempEncoded;
    uint8_t batteryVoltageLowByte = (uint8_t)(batteryVoltage10mv & 0xFF);
    uint8_t statusByte = (((batteryVoltage10mv >> 8) & 0x01) ? OD_MSD_STATUS_BATTERY_VOLTAGE_BIT8 : 0) |
                         (rebootFlag ? OD_MSD_STATUS_REBOOT_FLAG : 0) |
                         (connectionRequested ? OD_MSD_STATUS_CONNECTION_REQUESTED : 0) |
                         (((uint8_t)(mloopcounter << OD_MSD_STATUS_MAIN_LOOP_COUNTER_SHIFT)) & OD_MSD_STATUS_MAIN_LOOP_COUNTER_MASK);
    // Build the 16-byte advertisement via the canonical wire struct (all little-endian),
    // then copy into the global msd_payload[16] that the BLE adv APIs below consume.
    struct MsdAdvertisement m;
    memset(&m, 0, sizeof m);
    m.company_id = 0x2446;
    memcpy(m.dynamic, dynamicreturndata, sizeof m.dynamic);
    m.chip_temperature = temperatureByte;
    m.battery_voltage_low = batteryVoltageLowByte;
    m.status = statusByte;
    memcpy(msd_payload, &m, sizeof m);
    // Skip the (relatively expensive) advertisement rebuild when nothing changed;
    // the loop counter still advances so successive advertisements stay
    // distinguishable. Both targets used to keep their own copy of this check
    // inside their own #ifdef -- it is transport-independent, so it lives once
    // here and only the push below is platform-specific.
    static uint8_t prev_msd_payload[16] = {0xFF};
    if (memcmp(prev_msd_payload, msd_payload, 16) == 0) {
        mloopcounter++;
        mloopcounter &= 0x0F;
        return;
    }
    memcpy(prev_msd_payload, msd_payload, 16);
    // The only record of what actually reaches the air. Without it, "the button
    // event is logged but the host never sees it" cannot be split into a firmware
    // publish failure vs a host-side one without a BLE sniffer.
    {
        char line[96];
        od_log_hex_line(line, sizeof(line), "MSD publish: ", msd_payload, 16);
        od_log_debug("%s", line);
    }
    ble.setManufacturerData(msd_payload, 16);
#ifdef OPENDISPLAY_HAS_WIFI
    // (Implies TARGET_ESP32; the enclosing target guard is gone with the split.)
    opendisplay_mdns_update_msd_txt();
#endif
    mloopcounter++;
    mloopcounter &= 0x0F;
}

// --- Quiet image-write logging ---------------------------------------------
// An image push arrives as a 0x70 start, many 0x71 data frames, and a 0x72 end.
// Logging every frame + its ack floods the UART (~1 MB of text for a 1.3 MB
// image) and, once the TX buffer fills, throttles the transfer itself. Instead
// we log the first frame in full, a 5%-step percentage meter thereafter, and
// the final frame + chunk total at completion. imageWriteLogQuiet{Cmd,Ack}()
// let communication.cpp suppress the per-frame command/ack spam accordingly.
static uint32_t imgLogTotalBytes;    // expected payload for this stream
static uint32_t imgLogChunks;        // 0x71 frames seen this stream
static uint8_t  imgLogLastStep;      // last 5% step printed (pct/5)
static uint16_t imgLogLastLen;       // length of most recent frame
static uint8_t  imgLogLastHead[16];  // first bytes of most recent frame
static uint8_t  imgLogLastHeadLen;   // valid bytes in imgLogLastHead
static uint32_t imgLogStartMs;       // millis() at stream start (for throughput)

// Builds a space-separated "%02X" hex dump of up to sizeof(imgLogLastHead) bytes into buf.
static void imgLogHex(char* buf, size_t bufSize, const uint8_t* data, uint8_t n) {
    int pos = 0;
    buf[0] = '\0';
    for (uint8_t i = 0; i < n && pos < (int)bufSize; i++) {
        int written = snprintf(buf + pos, bufSize - pos, i > 0 ? " %02X" : "%02X", data[i]);
        if (written < 0) {
            break;
        }
        pos += written;
    }
}

static void imageWriteLogReset(void) {
    imgLogTotalBytes = 0;
    imgLogChunks = 0;
    imgLogLastStep = 0;
    imgLogLastLen = 0;
    imgLogLastHeadLen = 0;
    imgLogStartMs = 0;
}

static void imageWriteLogStart(uint32_t totalBytes) {
    imgLogTotalBytes = totalBytes;
    imgLogStartMs = millis();
    // Whether the sender compressed is decided per transfer (START header flag), not
    // by config, so the transmission_modes dump at boot does not answer it. State the
    // active mode here: without it a slow push is ambiguous between "sent raw" and
    // "compressed but the link is the bottleneck".
    od_log_debug("DW start: %u bytes expected, %s", (unsigned)totalBytes,
                 directWriteCompressed ? "zlib streaming" : "raw (uncompressed)");
}

static void imageWriteLogChunk(const uint8_t* data, uint16_t len) {
    imgLogChunks++;
    imgLogLastLen = len;
    imgLogLastHeadLen = (len < sizeof(imgLogLastHead)) ? (uint8_t)len : (uint8_t)sizeof(imgLogLastHead);
    memcpy(imgLogLastHead, data, imgLogLastHeadLen);
    if (imgLogChunks == 1) {
        char hex[64];
        imgLogHex(hex, sizeof(hex), imgLogLastHead, imgLogLastHeadLen);
        od_log_debug("DW frame 1: %u bytes: %s", len, hex);
        if (len > 0 && imgLogTotalBytes > 0) {
            uint32_t est = (imgLogTotalBytes + len - 1) / len;
            od_log_debug("DW expecting ~%u chunks", (unsigned)est);
        }
    }
}

static void imageWriteLogProgress(uint32_t written, uint32_t total) {
    if (total == 0) return;
    uint32_t pct = (uint64_t)written * 100u / total;
    if (pct >= 100) return;                 // completion summary covers 100%
    uint8_t step = (uint8_t)(pct / 5u);
    if (step <= imgLogLastStep) return;
    imgLogLastStep = step;
    od_log_debug("DW %u%% (%u chunks, %u/%u bytes)", (unsigned)pct, (unsigned)imgLogChunks, (unsigned)written, (unsigned)total);
}

static void imageWriteLogFinish(uint32_t written, uint32_t total) {
    char hex[64];
    imgLogHex(hex, sizeof(hex), imgLogLastHead, imgLogLastHeadLen);
    od_log_debug("DW final frame %u: %u bytes: %s", (unsigned)imgLogChunks, imgLogLastLen, hex);
    uint32_t elapsedMs = millis() - imgLogStartMs;   // unsigned wrap-safe over one stream
    char mode[48] = " raw";
    if (directWriteCompressed) {
        // On-wire bytes vs bytes handed to the panel: the ratio is the only direct
        // evidence the stream actually inflated, and it makes a mis-sized or
        // already-compressed payload obvious.
        if (directWriteCompressedReceived > 0 && written > 0) {
            snprintf(mode, sizeof(mode), " zlib %u B on wire (%.2fx)",
                     (unsigned)directWriteCompressedReceived,
                     (float)written / (float)directWriteCompressedReceived);
        } else {
            snprintf(mode, sizeof(mode), " zlib %u B on wire", (unsigned)directWriteCompressedReceived);
        }
    }
    if (elapsedMs > 0) {
        float rate = (float)written / 1.024f / (float)elapsedMs;  // bytes/ms /1.024 = KB/s
        od_log_info("DW complete: %u chunks, %u/%u bytes,%s, %.2f s, %.1f KB/s",
                    (unsigned)imgLogChunks, (unsigned)written, (unsigned)total, mode, elapsedMs / 1000.0f, rate);
    } else {
        od_log_info("DW complete: %u chunks, %u/%u bytes,%s, %.2f s, n/a KB/s",
                    (unsigned)imgLogChunks, (unsigned)written, (unsigned)total, mode, elapsedMs / 1000.0f);
    }
}

bool imageWriteLogQuietCmd(void) {
    return imageWriteFramesMayStillArrive() && imgLogChunks >= 1;
}

bool imageWriteLogQuietAck(void) {
    return imageWriteFramesMayStillArrive() && imgLogChunks >= 2;
}

// True when this raw frame is a mid-stream image-write data chunk (command
// header 0x0071, unencrypted) whose per-frame BLE-receive/queue logging should
// be suppressed. Lets the receive callback and queue drain in the other files
// silence their spam without duplicating the stream-state check.
bool imageWriteLogQuietFrame(const uint8_t* data, uint16_t len) {
    return len >= 2 && data[0] == 0x00 &&
           (data[1] == 0x71 || data[1] == 0x81) && imageWriteLogQuietCmd();
}
// ---------------------------------------------------------------------------

// Consume one compressed direct-write payload into the panel controller. Returns
// false on overflow guard or decompress/write failure; the CALLER owns cleanup and
// ACK/NACK emission (legacy 0x71 caller keeps its byte-identical acks; PIPE reuses
// the bool core without acking per frame). Does NOT advance directWriteCompressedReceived.
bool handleDirectWriteCompressedData(uint8_t* data, uint16_t len) {
    if (len > UINT32_MAX - directWriteCompressedReceived) {
        return false;
    }
    if (!zlib_stream_to_direct_write(data, len, false)) {
        return false;
    }
    return true;
}

// True when the active display uses the bb_epaper 4-gray scheme (two 1-bit
// controller planes). The FastEPD IT8951 path has its own 4bpp handling.
static inline bool directWriteIsGray4(void) {
    return (globalConfig.displays[0].color_scheme == OD_COLOR_SCHEME_GRAY4)
#if defined(TARGET_ESP32) && defined(OPENDISPLAY_FASTEPD)
        && !fastepd_driver_used()
#endif
        ;
}

// Two-plane uploads (4-gray and BWR/BWY) arrive as two pre-split, row-padded 1-bit
// controller planes concatenated (plane0 then plane1). 4-gray is already gray-coded
// host-side (py-opendisplay applies the panel's gray LUT, matching bbepSetPixel4Gray:
// plane0 <- stored bit0, plane1 <- stored bit1); BWR/BWY send plane0 = BW (palette
// index 1) then plane1 = accent (index 2). Both share the identical byte layout, so
// stream the bytes to the panel, switching from PLANE_0 to PLANE_1 at the single-plane
// boundary - no on-device de-interleave or 2bpp frame buffer. directWriteBytesWritten
// is the running total across both planes, so the compressed and uncompressed paths
// share this one plane-split implementation.
static void streamGray4Bytes(const uint8_t* buf, uint32_t len) {
    // Panel data path. Repeats are filtered inside odWatchdogBreadcrumb(), so a
    // per-call stamp here costs one comparison.
    odWatchdogBreadcrumb(OD_WDT_PHASE_STREAM);
    const uint32_t planeBytes = (((uint32_t)directWriteWidth + 7u) / 8u) * directWriteHeight;
    uint32_t off = 0;
    while (off < len && directWriteBytesWritten < 2u * planeBytes) {
        if (directWriteBytesWritten == 0u) {
            bbepSetAddrWindow(&bbep, 0, 0, directWriteWidth, directWriteHeight);
            bbepStartWrite(&bbep, PLANE_0);
        } else if (directWriteBytesWritten == planeBytes) {
            bbepSetAddrWindow(&bbep, 0, 0, directWriteWidth, directWriteHeight);
            bbepStartWrite(&bbep, PLANE_1);
        }
        const uint32_t limit = (directWriteBytesWritten < planeBytes) ? planeBytes : 2u * planeBytes;
        uint32_t take = len - off;
        if (directWriteBytesWritten + take > limit) take = limit - directWriteBytesWritten;
        bbepWriteData(&bbep, (uint8_t*)(buf + off), (int)take);
        off += take;
        directWriteBytesWritten += take;
    }
}

static void directWriteSinkBytes(uint8_t* data, uint32_t len) {
    // Panel data path. Repeats are filtered inside odWatchdogBreadcrumb(), so a
    // per-call stamp here costs one comparison.
    odWatchdogBreadcrumb(OD_WDT_PHASE_STREAM);
    if (splitPanelUsed()) {
        splitPanelSinkBytes(data, len);
    } else {
        bbepWriteData(&bbep, data, (int)len);
    }
    directWriteBytesWritten += len;
}

static bool directWriteTouchSuspended = false;

void cleanupDirectWriteState(bool refreshDisplay) {
    directWriteActive = false;
    directWriteCompressed = false;
    directWriteBitplanes = false;
    directWritePlane2 = false;
    directWriteBytesWritten = 0;
    directWriteCompressedReceived = 0;
    directWriteDecompressedTotal = 0;
    directWriteWidth = 0;
    directWriteHeight = 0;
    directWriteTotalBytes = 0;
    directWriteRefreshMode = 0;
    directWriteStartTime = 0;
    // Release the dual-controller chip selects before anything else touches the
    // panel. An aborted transfer (disconnect, timeout, decompress failure) reaches
    // here with cs_mode still CMD_CS_NONE, and leaving it there means every
    // subsequent bb_epaper write -- including the power-down below -- silently
    // reaches no controller at all. Idempotent when no frame was open; the return
    // value is the completeness verdict, which only the refresh path cares about.
    if (splitPanelUsed()) (void)splitPanelCloseFrame();
    // Panel power acts only while a transfer/refresh is actually in flight
    // (PWR_ACTIVE). refreshDisplay==true is a terminal teardown (disconnect,
    // 15-min timeout, mid-stream error) -> power fully off. refreshDisplay==false
    // is the post-refresh path from directWriteFinishAndRefresh -> release to WARM
    // so keep-alive holds the rail for the next push.
    if (pwrmgmState == PWR_ACTIVE) {
        if (refreshDisplay) epdSessionForceOff();
        else                epdSessionRelease(true);
    }
    if (directWriteTouchSuspended) {
        touchResumeAfterEpdRefresh();
        directWriteTouchSuspended = false;
    }
}

// Computes the panel geometry and total controller byte count for a direct-write
// session and records the compressed flag. Sets directWrite{Compressed,Bitplanes,
// Plane2,Width,Height,TotalBytes}. No panel I/O, no acks. Shared by 0x70 and 0x80.
static void directWriteComputeGeometry(bool compressed) {
    uint8_t colorScheme = globalConfig.displays[0].color_scheme;
    directWriteBitplanes = (colorScheme == OD_COLOR_SCHEME_BWR || colorScheme == OD_COLOR_SCHEME_BWY);
    directWritePlane2 = false;
    directWriteCompressed = compressed;
    directWriteWidth = globalConfig.displays[0].pixel_width;
    directWriteHeight = globalConfig.displays[0].pixel_height;
    if (directWriteBitplanes) directWriteTotalBytes = 2u * (((uint32_t)directWriteWidth + 7u) / 8u) * directWriteHeight;
    else {
        // Panel RAM is row-padded: each row occupies ceil(w / pixelsPerByte) bytes, and the
        // Python sender row-pads every plane (np.packbits(axis=1)). Size FLAT and we under-count
        // on width-not-divisible-by-8 panels (e.g. 122-wide EP213), auto-completing before the
        // bottom rows are written. Size row-padded to match sender + the gray4/bitplane paths.
        uint32_t w = (uint32_t)directWriteWidth;
        uint32_t h = (uint32_t)directWriteHeight;
        int bitsPerPixel = getBitsPerPixel();
        if (bitsPerPixel == 4) directWriteTotalBytes = ((w + 1u) / 2u) * h;       // ceil(w/2) bytes/row
        else if (bitsPerPixel == 2) directWriteTotalBytes = ((w + 3u) / 4u) * h;  // ceil(w/4) bytes/row
        else directWriteTotalBytes = calc_controller_plane_bytes(directWriteWidth, directWriteHeight); // ceil(w/8) bytes/row
    }
    // 4-gray arrives as two concatenated 1bpp planes (plane0 ++ plane1), streamed to
    // PLANE_0/PLANE_1. Both compressed and uncompressed transports feed bytes through
    // streamGray4Bytes as chunks arrive.
    const bool gray4 = directWriteIsGray4();
    if (gray4) directWriteTotalBytes = 2u * (((uint32_t)directWriteWidth + 7u) / 8u) * directWriteHeight;
}

// Powers/initializes the panel, opens the full address window, and (compressed)
// resets the zlib streamer. directWriteDecompressedTotal must already be set for
// compressed. Shared by 0x70 and 0x80. No header parsing, no inline data, no acks.
static void directWriteActivatePanel(void) {
    directWriteActive = true;
    directWriteBytesWritten = 0;
    directWriteStartTime = millis();
    imageWriteLogStart(directWriteTotalBytes);
    // Full-frame write: acquire the session with the FULL init sequence. A warm
    // re-acquire skips the ~900 ms rail bring-up + bbepInitIO (replaces the old
    // force power-cycle, which under keep-alive would fire on every push). A
    // full-frame direct write does not preserve partial plane consistency.
    epdSessionAcquire(false);
    epdPlanesPrepared = false;
#if defined(TARGET_ESP32) && defined(OPENDISPLAY_FASTEPD)
    if (fastepd_driver_used()) {
        fastepd_direct_write_reset();
    } else
#endif
    if (splitPanelUsed()) {
        if (!splitPanelBeginFrame()) {
            od_log_error("ERROR: split panel frame open failed");
        }
    } else {
        bbepSetAddrWindow(&bbep, 0, 0, globalConfig.displays[0].pixel_width, globalConfig.displays[0].pixel_height);
        bbepStartWrite(&bbep, directWriteBitplanes ? PLANE_0 : getplane());
    }
    if (directWriteCompressed) {
        od_zlib_stream_reset(directWriteDecompressedTotal);
    }
}

// ------------------------------------------------------- session ownership ---
// Transfer state (directWriteActive, the zlib window, pipeState, partialCtx, panel
// power) is a single global set, while g_commandOrigin is per-FRAME. Without an
// owner recorded at START, a frame from the other transport joins the in-flight
// session -- feeding a BLE chunk into a LAN transfer's zlib stream corrupts it
// silently, and its ack goes back to the injector rather than the owning client.
// The same gap lets a BLE disconnect tear down a live LAN transfer (see
// transferSessionOrigin() use in main.cpp's serviceBleDisconnectCleanup).
static uint8_t sessionOrigin = 0;   // ORIGIN_BLE

uint8_t transferSessionOrigin(void) { return sessionOrigin; }

// True when the frame being dispatched belongs to the transport that opened the
// session. Logs once per rejected frame: silent discard is what made this class of
// corruption invisible in the first place.
static bool frameOwnsSession(const char* what) {
    if (commandOrigin() == sessionOrigin) return true;
    od_log_warn("WARNING: %s frame from origin %d dropped; session owned by origin %d",
                what, (int)commandOrigin(), (int)sessionOrigin);
    return false;
}

void handleDirectWriteStart(uint8_t* data, uint16_t len) {
    sessionOrigin = commandOrigin();
    if (partialCtx.active) cleanup_partial_write_state();
    if (directWriteActive) {
        cleanupDirectWriteState(false);
    }
    resetPipeWriteState();
    imageWriteLogReset();
    touchSuspendForEpdRefresh();
    directWriteTouchSuspended = true;
#if defined(TARGET_ESP32) && defined(OPENDISPLAY_FASTEPD)
    if (fastepd_driver_used()) {
        fastepd_prepare_hardware();
    }
#endif
    bool compressed = (len >= 4);
    directWriteComputeGeometry(compressed);
    if (compressed) {
        memcpy(&directWriteDecompressedTotal, data, 4);
        if (directWriteDecompressedTotal != directWriteTotalBytes) {
            cleanupDirectWriteState(false);
            uint8_t errorResponse[] = {RESP_NACK, RESP_DIRECT_WRITE_START_ACK};
            sendResponse(errorResponse, sizeof(errorResponse));
            return;
        }
    }
    directWriteActivatePanel();
    if (compressed && len > 4) {
        uint32_t compressedDataLen = len - 4;
        if (!zlib_stream_to_direct_write(data + 4, compressedDataLen, false)) {
            cleanupDirectWriteState(false);
            uint8_t errorResponse[] = {RESP_NACK, RESP_DIRECT_WRITE_START_ACK};
            sendResponse(errorResponse, sizeof(errorResponse));
            return;
        }
        directWriteCompressedReceived = compressedDataLen;
    }
    uint8_t ackResponse[] = {RESP_ACK, RESP_DIRECT_WRITE_START_ACK};
    sendResponse(ackResponse, sizeof(ackResponse));
}

void handlePartialWriteStart(uint8_t* data, uint16_t len) {
    sessionOrigin = commandOrigin();
    if (directWriteActive) cleanupDirectWriteState(false);
    if (partialCtx.active) cleanup_partial_write_state();
    resetPipeWriteState();
    imageWriteLogReset();

    if (len < sizeof(struct PartialWriteStartHeader)) {
        send_direct_write_nack(0x76, OD_ERR_PARTIAL_STREAM, false);
        return;
    }

    // Layout is struct PartialWriteStartHeader (17 B). It is ALL big-endian, unlike
    // the little-endian PipePartialExt twin, so we parse by hand (the shifts ARE the
    // byte-swap) rather than overlaying the struct on this LE MCU.
    uint8_t flags     = data[0];
    uint32_t oldEtag  = parse_be_u32(data + 1);
    uint32_t newEtag  = parse_be_u32(data + 5);
    uint16_t rectX    = ((uint16_t)data[9]  << 8) | data[10];
    uint16_t rectY    = ((uint16_t)data[11] << 8) | data[12];
    uint16_t rectW    = ((uint16_t)data[13] << 8) | data[14];
    uint16_t rectH    = ((uint16_t)data[15] << 8) | data[16];

    if ((flags & ~PARTIAL_ALLOWED_FLAGS) != 0) {
        send_direct_write_nack(0x76, OD_ERR_PARTIAL_FLAGS, false);
        return;
    }

    if (oldEtag == 0 || oldEtag != displayed_etag || newEtag == 0) {
        send_direct_write_nack(0x76, OD_ERR_PARTIAL_ETAG_MISMATCH, false);
        return;
    }

    uint16_t dispW = globalConfig.displays[0].pixel_width;
    uint16_t dispH = globalConfig.displays[0].pixel_height;
    if (getBitsPerPixel() != 1) {
        // bb_epaper partial refresh support is effectively non-existent for
        // 2bpp+ panels, and physical panels may not support that mode either.
        // This protocol uses two 1bpp controller planes as old/new image memory.
        //
        // Dual-controller panels need no clause of their own: they are
        // bwgbry_split, which getBitsPerPixel() reports as 4, so they are already
        // excluded here on bpp alone.
        send_direct_write_nack(0x76, OD_ERR_PARTIAL_UNSUPPORTED, false);
        return;
    }

    if (rectW == 0 || rectH == 0 ||
        (uint32_t)rectX + rectW > dispW ||
        (uint32_t)rectY + rectH > dispH) {
        send_direct_write_nack(0x76, OD_ERR_PARTIAL_RECT_OOB, false);
        return;
    }

    if ((rectX & 7u) != 0 || (rectW & 7u) != 0) {
        send_direct_write_nack(0x76, OD_ERR_PARTIAL_RECT_ALIGN, false);
        return;
    }

    uint32_t planeBytes = calc_controller_plane_bytes(rectW, rectH);
    uint32_t expectedLogicalSize = planeBytes * 2u;

    // TODO(protocol): 0x76 (partial-write) has no RESP_* mirror in the canonical
    // header, so the opcode-echo byte in these frames — and in the send_direct_write_nack(0x76, ...)
    // calls below — stays a raw literal. Add RESP_PARTIAL_WRITE_START upstream in
    // opendisplay-protocol, then replace the raw 0x76 here.
    if (expectedLogicalSize == 0) {
        uint8_t errResponse[] = {RESP_NACK, 0x76};
        sendResponse(errResponse, sizeof(errResponse));
        return;
    }

    memset(&partialCtx, 0, sizeof(partialCtx));
    partialCtx.active = true;
    partialCtx.compressed = (flags & PARTIAL_FLAG_COMPRESSED) != 0;
    partialCtx.flags = flags;
    partialCtx.new_etag = newEtag;
    partialCtx.x = rectX;
    partialCtx.y = rectY;
    partialCtx.width = rectW;
    partialCtx.height = rectH;
    partialCtx.expected_stream_size = expectedLogicalSize;
    partialCtx.plane_size = planeBytes;
    partialCtx.current_plane = 0xFF;
    partialCtx.start_time = millis();
    imageWriteLogStart(expectedLogicalSize);

    partial_prepare_panel_ram();
    if (partialCtx.compressed) od_zlib_stream_reset(expectedLogicalSize);

    // Process optional initial stream bytes before ACK
    if (len > 17) {
        uint16_t initLen = len - 17;
        if (!partial_consume_bytes(data + 17, (uint32_t)initLen)) {
            send_direct_write_nack(0x76, OD_ERR_PARTIAL_STREAM, true);
            return;
        }
    }

    uint8_t ackResponse[] = {RESP_ACK, 0x76};
    sendResponse(ackResponse, sizeof(ackResponse));
}

void handleDirectWriteData(uint8_t* data, uint16_t len) {
    // A pipe transfer (0x0080-0x0082) owns the panel session — and a pipe-partial
    // one owns partialCtx. A stray legacy 0x71 must not feed that context out of
    // band from the sliding-window seq accounting. Silent-discard mirrors how the
    // pipe path treats frames after a fatal error.
    if (pipeState.active) return;
    if (partialCtx.active) {
        if (len == 0) return;
        if (!frameOwnsSession("0x0071 (partial)")) return;
        imageWriteLogChunk(data, len);
        if (!partial_consume_bytes(data, (uint32_t)len)) {
            send_direct_write_nack(RESP_DIRECT_WRITE_DATA_ACK, OD_ERR_PARTIAL_STREAM, true);
            return;
        }
        imageWriteLogProgress(partialCtx.bytes_received, partialCtx.expected_stream_size);
        uint8_t ackResponse[] = {RESP_ACK, RESP_DIRECT_WRITE_DATA_ACK};
        sendResponse(ackResponse, sizeof(ackResponse));
        return;
    }
    if (!directWriteActive || len == 0) return;
    if (!frameOwnsSession("0x0071")) return;
    imageWriteLogChunk(data, len);
    if (directWriteCompressed) {
        if (!handleDirectWriteCompressedData(data, len)) {
            cleanupDirectWriteState(true);
            uint8_t errorResponse[] = {RESP_NACK, RESP_DIRECT_WRITE_DATA_ACK};
            sendResponse(errorResponse, sizeof(errorResponse));
        } else {
            directWriteCompressedReceived += len;
            imageWriteLogProgress(directWriteBytesWritten, directWriteTotalBytes);
            uint8_t ackResponse[] = {RESP_ACK, RESP_DIRECT_WRITE_DATA_ACK};
            sendResponse(ackResponse, sizeof(ackResponse));
        }
        return;
    }
    uint32_t remainingBytes = (directWriteBytesWritten < directWriteTotalBytes) ? (directWriteTotalBytes - directWriteBytesWritten) : 0;
    uint16_t bytesToWrite = (len > remainingBytes) ? remainingBytes : len;
    if (bytesToWrite > 0) {
#if defined(TARGET_ESP32) && defined(OPENDISPLAY_FASTEPD)
        if (fastepd_driver_used()) {
            fastepd_direct_write_chunk(data, bytesToWrite);
            directWriteBytesWritten += bytesToWrite;
        } else
#endif
        if (directWriteIsGray4() || directWriteBitplanes) {
            streamGray4Bytes(data, bytesToWrite);  // advances directWriteBytesWritten, splits planes
        } else {
            directWriteSinkBytes(data, bytesToWrite);
        }
    }
    imageWriteLogProgress(directWriteBytesWritten, directWriteTotalBytes);
    if (directWriteBytesWritten >= directWriteTotalBytes) {
        handleDirectWriteEnd(nullptr, 0);
    } else {
        uint8_t ackResponse[] = {RESP_ACK, RESP_DIRECT_WRITE_DATA_ACK};
        sendResponse(ackResponse, sizeof(ackResponse));
    }
}

void handleDirectWriteEnd(uint8_t* data, uint16_t len) {
    // Same guard as handleDirectWriteData: a stray legacy 0x72 mid-pipe must not
    // finalize/refresh a pipe-owned session (partial would commit new_etag==0 and
    // leave pipeState zombied; full-frame would refresh with pipeState still active).
    if (pipeState.active) return;
    if ((directWriteActive || partialCtx.active) && !frameOwnsSession("0x0072")) return;
    if (partialCtx.active) {
        if (data != nullptr && len > 1) {
            send_direct_write_nack(RESP_DIRECT_WRITE_END_ACK, OD_ERR_PARTIAL_STREAM, true);
            return;
        }
        if (partialCtx.compressed) {
            if (partialCtx.bytes_received == 0 || !zlib_stream_to_partial_write(nullptr, 0, true)) {
                send_direct_write_nack(RESP_DIRECT_WRITE_END_ACK, OD_ERR_PARTIAL_STREAM, true);
                return;
            }
        } else if (partialCtx.bytes_written != partialCtx.expected_stream_size) {
            send_direct_write_nack(RESP_DIRECT_WRITE_END_ACK, OD_ERR_PARTIAL_STREAM, true);
            return;
        }
        imageWriteLogFinish(partialCtx.bytes_received, partialCtx.expected_stream_size);
        uint8_t ackResponse[] = {RESP_ACK, RESP_DIRECT_WRITE_END_ACK};
        sendResponse(ackResponse, sizeof(ackResponse));
        int refreshMode = REFRESH_PARTIAL;
        if (data != nullptr && len >= 1 && data[0] == REFRESH_FULL) refreshMode = REFRESH_FULL;
        else if (data != nullptr && len >= 1 && data[0] == REFRESH_FAST) refreshMode = REFRESH_FAST;
        bool refreshSuccess = partial_write_to_panel(refreshMode);
        if (refreshSuccess) {
            displayed_etag = partialCtx.new_etag;
            uint8_t validatedResponse[] = {RESP_ACK, RESP_DIRECT_WRITE_REFRESH_SUCCESS};
            sendResponse(validatedResponse, sizeof(validatedResponse));
        } else {
            displayed_etag = 0;
            uint8_t timeoutResponse[] = {RESP_ACK, RESP_DIRECT_WRITE_REFRESH_TIMEOUT};
            sendResponse(timeoutResponse, sizeof(timeoutResponse));
        }
        cleanup_partial_write_state();
        return;
    }
    if (!directWriteActive) return;
    directWriteFinishAndRefresh(data, len, 0x72);
}

// Shared finalize+refresh tail for a full-frame direct-write session. Emits the
// END success ack {0x00,endOpcode} (0x72 legacy / 0x82 PIPE) or a NACK
// {0xFF,endOpcode} on compressed-flush/completeness failure, then refreshes the
// panel and emits {0x00,0x73}/{0x00,0x74}. Caller guarantees directWriteActive.
static void directWriteFinishAndRefresh(uint8_t* data, uint16_t len, uint8_t endOpcode) {
    directWriteStartTime = 0;
    if (directWriteCompressed && !zlib_stream_to_direct_write(nullptr, 0, true)) {
        cleanupDirectWriteState(true);
        uint8_t errorResponse[] = {0xFF, endOpcode};
        sendResponse(errorResponse, sizeof(errorResponse));
        return;
    }
    const bool gray4 = directWriteIsGray4();
    if (gray4 || directWriteBitplanes) {
        // Both planes must be present before refresh. Compressed and uncompressed
        // paths stream live as chunks, so confirm the full two-plane payload
        // arrived before refreshing stale RAM or committing an etag.
        if (directWriteBytesWritten != directWriteTotalBytes) {
            cleanupDirectWriteState(false);
            uint8_t errorResponse[] = {0xFF, endOpcode};
            sendResponse(errorResponse, sizeof(errorResponse));
            return;
        }
    }
    imageWriteLogFinish(directWriteBytesWritten, directWriteTotalBytes);
    int refreshMode = REFRESH_FULL;
    if (data != nullptr && len >= 1 && data[0] == 1) refreshMode = REFRESH_FAST;
    // No dual-controller override here: the Spectra6 panel table entries carry a
    // NULL pInitFast, and bbepRefresh() falls back to pInitFull when that is unset,
    // so FAST and FULL emit an identical sequence for them. The forced FULL this
    // replaces was guarding against fork behaviour that no longer exists.
    const char* modeName = (refreshMode == REFRESH_FAST) ? "FAST" : "FULL";
    if (data != nullptr && len > 0) {
        od_log_info("EPD refresh: %s (mode=%d, end payload 0x%02X)", modeName, refreshMode, data[0]);
    } else {
        od_log_info("EPD refresh: %s (mode=%d, end payload none (auto))", modeName, refreshMode);
    }
    uint8_t ackResponse[] = {0x00, endOpcode};
    sendResponse(ackResponse, sizeof(ackResponse));
    // Push the END ack — and the final tail ACK the auto-complete path queued just
    // before calling us — onto the air BEFORE the blocking refresh below. bbepRefresh
    // + waitforrefresh occupy the loop task for seconds on a big panel, and the loop
    // task is the response ring's only drainer, so without this the client sits in its
    // tail-flush probe loop and aborts the (already complete) transfer on PTO.
    //
    // Portable as of Phase 3: nRF used to notify() inline from the BLE callback
    // task and so never needed this, but it now shares the ring and the loop task.
    serviceBleTx();
    delay(20);
    epdRefreshInProgress = true;
    bool refreshSuccess = false;
    uint32_t newEtag = 0;
    bool hasNewEtag = data != nullptr && len >= 5;
    if (hasNewEtag) newEtag = parse_be_u32(data + 1);
#if defined(TARGET_ESP32) && defined(OPENDISPLAY_FASTEPD)
    if (fastepd_driver_used()) {
        fastepd_direct_refresh(refreshMode);
        refreshSuccess = waitforrefresh(60);
        // No sleep here: cleanupDirectWriteState releases the session (warm or ForceOff).
    } else
#endif
    {
        // Dual-controller panels hold both chip selects open across the frame;
        // release them before DRF. A false return means the frame was short or
        // faulted, so skip the refresh rather than commit it to the glass.
        if (splitPanelUsed() && !splitPanelCloseFrame()) refreshMode = -1;
        if (refreshMode >= 0) {
            odWatchdogFeed();   // reload before entering bb_epaper (may block ~240 s)
            bbepRefresh(&bbep, refreshMode);
            refreshSuccess = waitforrefresh(60);
            splitPanelPowerOff();
        }
        // No bbepSleep here: cleanupDirectWriteState(false) releases the session,
        // keeping the controller awake + rail up when keep-alive holds it warm.
    }
    endRefresh();
    cleanupDirectWriteState(false);
    // Request rather than re-arm inline: main.cpp owns the deferral policy and
    // runs it later in this same loop() pass (the refresh above is reached from
    // the command drain), so the radio comes back up on the same pass as before.
    // No target guard needed -- the request is a no-op where the stack re-arms
    // advertising itself.
    requestAdvertisingRestart();
    if (refreshSuccess) {
        // A successful refresh changed the panel image. Commit the new etag
        // when the client supplied a valid one; otherwise clear the stale etag
        // (etag-less full upload / auto-complete) so a later partial update
        // gets a clean ETAG mismatch and falls back to a full upload instead
        // of diffing against the wrong, now-outdated base image.
        if (hasNewEtag && newEtag != 0) displayed_etag = newEtag;
        else displayed_etag = 0;
        uint8_t refreshResponse[] = {RESP_ACK, RESP_DIRECT_WRITE_REFRESH_SUCCESS};
        sendResponse(refreshResponse, sizeof(refreshResponse));
    } else {
        if (hasNewEtag) displayed_etag = 0;
        uint8_t timeoutResponse[] = {RESP_ACK, RESP_DIRECT_WRITE_REFRESH_TIMEOUT};
        sendResponse(timeoutResponse, sizeof(timeoutResponse));
    }
}

// LOCAL FORK DIVERGENCE (flash-backed slot storage, not upstream -- see
// structs.h / opendisplay_protocol.h PIPE_FLAG_SLOT_TARGET). Reads a stored
// slot's file into the staging buffer, decodes it to the panel controller and
// refreshes, with NO BLE traffic at all -- this is the function a local
// button press drives. Deliberately reuses directWriteComputeGeometry/
// directWriteActivatePanel/zlib_stream_to_direct_write verbatim (the same
// proven decode+panel-write path the BLE direct-write/PIPE_WRITE handlers
// use) rather than a parallel reimplementation, since transferActive() below
// guarantees no live BLE session is touching that state while we run. What is
// NOT reused is directWriteFinishAndRefresh -- it unconditionally calls
// sendResponse() to answer a BLE command, which would emit confusing
// unsolicited bytes to whatever's connected; the refresh-trigger tail here is
// copied from it with every sendResponse() call stripped, not reinvented.
bool odDisplaySwitchToSlot(uint8_t slot_index) {
#if OD_SLOT_STORE_ENABLED
    if (slot_index >= slotCount || !slotValid[slot_index] || slotStaging == nullptr) return false;
    // Never race a live BLE transfer for the shared directWrite*/pipeState
    // globals this reuses (the staging buffer included -- an active slot
    // transfer is assembling into it). A switch request arriving mid-transfer
    // is simply dropped -- a button press racing an active push is a
    // user-timing edge case, not a protocol guarantee.
    if (transferActive()) return false;

    // Flash read-back first (~tens of ms for 32KB): the panel stays untouched
    // until the bytes are known present and well-formed.
    uint32_t decompressedHint = 0;
    uint32_t length = slotReadFile(slot_index, &decompressedHint);
    if (length == 0) {
        od_log_error("ERROR: slot %u file missing/corrupt -- dropping from index", (unsigned)slot_index);
        slotValid[slot_index] = false;
        return false;
    }

    directWriteComputeGeometry(true);   // slots are always compressed at rest
    // Cross-check the client's optional hint (if it supplied one) against the
    // panel's real, firmware-computed frame size before touching hardware --
    // cheap and catches a stale/wrong slot early. directWriteTotalBytes (just
    // computed above) is the value that actually governs completion below,
    // not this hint.
    if (decompressedHint != 0 && decompressedHint != directWriteTotalBytes) {
        od_log_error("ERROR: slot %u decompressed_size hint (%u) != panel frame size (%u), refusing switch",
                     (unsigned)slot_index, (unsigned)decompressedHint, (unsigned)directWriteTotalBytes);
        return false;
    }
    directWriteDecompressedTotal = directWriteTotalBytes;

    touchSuspendForEpdRefresh();
    directWriteTouchSuspended = true;
#if defined(TARGET_ESP32) && defined(OPENDISPLAY_FASTEPD)
    if (fastepd_driver_used()) {
        fastepd_prepare_hardware();
    }
#endif
    directWriteActivatePanel();   // epdSessionAcquire, bbepSetAddrWindow/StartWrite, od_zlib_stream_reset

    // The whole compressed buffer is now resident in the PSRAM staging area --
    // one push with final=true, unlike the multi-call BLE-streaming case.
    if (!zlib_stream_to_direct_write(slotStaging, length, true)) {
        cleanupDirectWriteState(true);   // fatal teardown, same as a BLE decode failure
        return false;
    }

    imageWriteLogFinish(directWriteBytesWritten, directWriteTotalBytes);

    // Refresh-trigger tail, copied from directWriteFinishAndRefresh with every
    // sendResponse() call removed -- see the function comment above.
    odWatchdogFeed();   // reload before entering bb_epaper (may block ~240 s)
    epdRefreshInProgress = true;
    bool refreshSuccess = false;
#if defined(TARGET_ESP32) && defined(OPENDISPLAY_FASTEPD)
    if (fastepd_driver_used()) {
        fastepd_direct_refresh(REFRESH_FULL);
        refreshSuccess = waitforrefresh(60);
    } else
#endif
    {
        if (splitPanelUsed() && !splitPanelCloseFrame()) {
            refreshSuccess = false;
        } else {
            bbepRefresh(&bbep, REFRESH_FULL);
            refreshSuccess = waitforrefresh(60);
            splitPanelPowerOff();
        }
    }
    endRefresh();
    cleanupDirectWriteState(false);
    requestAdvertisingRestart();

    // A switch is never partial-aware -- clear displayed_etag so a later
    // partial-region request gets a clean ETAG mismatch and falls back to
    // full, matching the pattern every other non-partial-aware panel write
    // in this file already follows.
    displayed_etag = 0;

    if (!refreshSuccess) {
        od_log_error("ERROR: slot %u switch refresh timed out", (unsigned)slot_index);
    }
    return refreshSuccess;
#else
    (void)slot_index;
    return false;
#endif
}

// currentSlotIndex lives with the other slot-store globals at the top of this
// file (RTC_DATA_ATTR -- it must survive deep sleep alongside the e-ink image
// it describes).
#if OD_SLOT_STORE_ENABLED
bool odDisplayCycleSlot(int8_t direction) {
    if (direction == 0 || slotCount == 0) return false;   // slotCount guard also keeps the % below defined
    // Search using a local candidate only -- currentSlotIndex must track what
    // is actually ON THE PANEL, so it's committed only once
    // odDisplaySwitchToSlot() confirms success below, never speculatively
    // during the search (a failed switch, e.g. a BLE transfer is active,
    // must leave currentSlotIndex exactly as it was).
    int32_t candidate = currentSlotIndex;
    for (uint32_t step = 0; step < slotCount; ++step) {
        // Signed arithmetic in an int32_t, then wrap into [0, slotCount)
        // -- slotCount is small (<=100) so this never overflows.
        candidate += (direction > 0 ? 1 : -1);
        candidate = ((candidate % (int32_t)slotCount) + (int32_t)slotCount) % (int32_t)slotCount;
        if (candidate == currentSlotIndex) break;   // full cycle, nothing else populated
        // Slot 0 is the reserved index/home page (KEY3 jumps there directly,
        // see odDisplayJumpToSlot) -- KEY1/KEY2 cycling never lands on it,
        // valid or not, so it stays a distinct "home" rather than one more
        // stop in the rotation.
        if (candidate == 0) continue;
        if (slotValid[candidate]) {
            if (!odDisplaySwitchToSlot((uint8_t)candidate)) return false;
            currentSlotIndex = (uint8_t)candidate;
            return true;
        }
    }
    return false;   // no other populated slot to switch to
}

bool odDisplayJumpToSlot(uint8_t slot_index) {
    if (!odDisplaySwitchToSlot(slot_index)) return false;
    currentSlotIndex = slot_index;
    return true;
}
#else
bool odDisplayCycleSlot(int8_t) { return false; }
bool odDisplayJumpToSlot(uint8_t) { return false; }
#endif

// CMD_SLOT_SWITCH (0x0084) -- LOCAL FORK DIVERGENCE, not upstream (see
// opendisplay_protocol.h). Thin BLE wrapper around odDisplayJumpToSlot(): the
// server-driven equivalent of a KEY3-style button press. odDisplayJumpToSlot
// already covers every failure mode (out of range, unpopulated, slot storage
// disabled, transfer active, refresh timeout) with a single bool, so this
// handler collapses them to one NACK code -- see the opcode's doc block for
// why a client shouldn't try to infer a specific cause from it.
void handleSlotSwitch(uint8_t* data, uint16_t len) {
    if (len < 1) {
        uint8_t nack[] = {RESP_NACK, (uint8_t)(CMD_SLOT_SWITCH & 0xFF), OD_ERR_SLOT_SWITCH_BAD_LENGTH, 0x00};
        sendResponse(nack, sizeof(nack));
        return;
    }
    uint8_t slot_id = data[0];
    if (!odDisplayJumpToSlot(slot_id)) {
        uint8_t nack[] = {RESP_NACK, (uint8_t)(CMD_SLOT_SWITCH & 0xFF), OD_ERR_SLOT_SWITCH_FAILED, 0x00};
        sendResponse(nack, sizeof(nack));
        return;
    }
    uint8_t ack[] = {RESP_ACK, (uint8_t)(CMD_SLOT_SWITCH & 0xFF)};
    sendResponse(ack, sizeof(ack));
}

// ===========================================================================
// PIPE_WRITE (0x0080-0x0082): sliding-window image transfer with QUIC-style SACK.
// Reuses the direct-write session machinery (directWriteComputeGeometry /
// directWriteActivatePanel / pipeConsumePayload -> bbepWriteData / zlib) so the
// legacy 0x70/0x71/0x72 path is untouched. Out-of-order frames are held in a
// 33-slot reorder queue while the controller stream pauses at a hole.
//
// PARTIAL-REGION mode (PIPE_FLAG_PARTIAL, flags bit1): a single-rectangle partial
// update rides the same sliding window. The 0x0080 START gains a 12-byte LE
// extension appended after total_size (payload len 22 instead of 10):
//   [old_etag:4 LE][x:2][y:2][w:2][h:2]   (LE, unlike 0x76's big-endian layout).
// total_size is the decompressed logical stream size = plane_size*2 where
// plane_size = calc_controller_plane_bytes(w,h) (old plane then new plane, the
// same stream 0x76 uses). Geometry/etag are validated exactly like the 0x76
// handler; the ACK sets response flags bit1 to confirm partial acceptance. DATA
// (0x0081) is routed to partialCtx (two 1bpp controller planes) instead of the
// full-frame writer, and partial transfers NEVER auto-complete — the explicit
// 0x0082 END carries the refresh selector (0->FULL,1->FAST,2/absent->PARTIAL) and
// new_etag [refresh:1][new_etag:4 BE], driving partial_write_to_panel().
// START NACK codes: 0x01 len/ver, 0x02 unknown flag, 0x03 size mismatch,
// 0x05 ETAG_MISMATCH (partial), 0x06 PARTIAL_UNSUPPORTED (partial, bpp!=1/E1004),
// 0x07 RECT_INVALID (partial, zero/OOB/misaligned rect). Any partial START NACK
// at the geometry/etag stages clears displayed_etag (parity with 0x76).
// ===========================================================================

static inline uint8_t pipeSlot(uint8_t seq) { return (uint8_t)(seq % PIPE_REORDER_SLOTS); }

void resetPipeWriteState(void) {
    pipeState = PipeWriteState{};
    for (int i = 0; i < PIPE_REORDER_SLOTS; ++i) pipeReorder[i].occupied = false;
}

bool pipeWriteActive(void) { return pipeState.active; }

// Two predicates, because the callers ask two different questions of the same three
// flags. The flags live in three different places (directWriteActive is a global;
// pipeState/partialCtx are file-static here), so every caller that just meant "a
// transfer is in flight" used to spell the disjunction out itself -- and drifted:
// the WiFi roam gate checked direct+pipe but not partial, so a BLE-origin partial
// write with no LAN client attached could be interrupted by a full-channel scan.
// Add a fourth transfer type to BOTH of these, not to each caller.
//
// Callers wanting ONE specific transfer keep testing that flag directly (the
// direct-write watchdog and its teardown, the 0x0072 session-ownership check).
//
// transferActive() -- "is viable work in flight?" Excludes a fatally NACKed pipe,
// whose panel sendPipeNack() has already released: touch I2C polling and a
// full-channel WiFi scan are safe again the moment that happens, and suspending
// them until the client next says something is protecting nothing.
//
// imageWriteFramesMayStillArrive() -- "would logging this frame spam?" Keeps the
// errored pipe, because frames keep arriving after a fatal NACK: a compliant client
// may already have a full window in flight, one that ignores the NACK streams until
// END. At ~90 frames/s and two lines each (bleRxQueuePush() arrival plus the
// dispatch banner) un-suppressing those would evict the NACK itself from the log
// ring -- losing exactly the line worth keeping.
//
// The split also keeps the new pipeState.error read off the logging path, which
// imageWriteLogQuietFrame() reaches from bleRxQueuePush() on the stack callback
// task. That predicate is read cross-task; it keeps precisely the field reads it
// has always made.
bool transferActive(void) {
    return directWriteActive || partialCtx.active ||
           (pipeState.active && !pipeState.error);
}

static bool imageWriteFramesMayStillArrive(void) {
    return directWriteActive || partialCtx.active || pipeState.active;
}

// A chunk c is "received" for ACK purposes if it was accepted in-order (lies just
// below expected_seq within the mask window) or is currently held in the reorder
// queue. The accepted-prefix depth is bounded by received_count (chunks actually
// streamed this transfer, i.e. expected_seq advances): a plain mod-256 distance
// test would wrap during the first 32 chunks and assert phantom "received" bits
// for seqs 224-255 that predate the transfer (e.g. expected_seq=8 claiming seq
// 250). Never marks an in-range unreceived chunk; highest_seen=0 with only chunk
// 0 accepted yields mask=0.
static bool pipeChunkReceived(uint8_t c) {
    uint8_t below = (uint8_t)(pipeState.expected_seq - 1 - c);   // distance below expected
    uint32_t acceptedDepth = (pipeState.received_count < PIPE_ACK_MASK_BITS)
                           ? pipeState.received_count : PIPE_ACK_MASK_BITS;
    if (below < acceptedDepth) return true;                      // accepted (in-order prefix)
    return pipeReorder[pipeSlot(c)].occupied && pipeReorder[pipeSlot(c)].seq == c;
}

// Fills out[0]=highest_seen, out[1..4]=32-bit ack_mask LE. Mask bit i (LSB first)
// = chunk (highest_seen - 1 - i) received. highest_seen implicitly acked.
static void pipeBuildAckPayload(uint8_t* out) {
    uint8_t hs = pipeState.has_received ? pipeState.highest_seen
                                        : (uint8_t)(pipeState.expected_seq - 1);
    uint32_t mask = 0;
    for (uint8_t i = 0; i < PIPE_ACK_MASK_BITS; ++i) {
        if (pipeChunkReceived((uint8_t)(hs - 1 - i))) mask |= (1u << i);
    }
    out[0] = hs;
    out[1] = (uint8_t)(mask & 0xFF);
    out[2] = (uint8_t)((mask >> 8) & 0xFF);
    out[3] = (uint8_t)((mask >> 16) & 0xFF);
    out[4] = (uint8_t)((mask >> 24) & 0xFF);
}

// TODO(protocol): the canonical opendisplay_protocol.h defines no RESP_* mirror
// for the pipe-write opcodes, so the response opcode-echo byte in the helpers
// below (0x80 / 0x81 / 0x82) stays a raw literal. It also defines no data-phase
// pipe error namespace (only OD_ERR_PIPE_START_* for the 0x80 START), so the
// sendPipeNack() error codes (0x03 over-size/overflow, 0x04 out-of-window) are
// raw too. Add RESP_PIPE_WRITE_{START,DATA,END} + an OD_ERR_PIPE_DATA_* set
// upstream in opendisplay-protocol, then replace those literals here.

// {0x00,0x81, highest_seen, ack_mask LE(4)} via sendResponse (auto-encrypts when
// authenticated). Resets both cadence counters.
static void sendPipeAck(void) {
    uint8_t r[7] = {RESP_ACK, 0x81, 0, 0, 0, 0, 0};
    pipeBuildAckPayload(r + 2);
    sendResponse(r, sizeof(r));
    pipeState.frames_since_ack = 0;
    pipeState.ooo_acks_since_gap = 0;
}

// {0xFF,0x81, err, highest_seen, ack_mask LE(4)}. All 0x81 NACKs are FATAL: the
// payload is built from pipeState + reorder queue BEFORE any teardown, the error
// flag makes subsequent 0x0081 frames silently discard until the next 0x0080 /
// disconnect (pipeState and the reorder queue are deliberately NOT reset so the
// reported ACK position stays consistent), and the panel hardware is released the
// same way the legacy mid-stream {0xFF,0x71} failure does (cleanupDirectWriteState
// with refreshDisplay=true: sleep a powered controller cleanly, cut power, resume
// touch) instead of leaving the panel powered until the next transfer.
static void sendPipeNack(uint8_t err) {
    uint8_t r[8] = {RESP_NACK, 0x81, err, 0, 0, 0, 0, 0};
    pipeBuildAckPayload(r + 3);
    // The only record that this session died and why. Everything below is
    // observable from the client or a sniffer but nothing was observable from the
    // device, so a failed upload could not be told apart from a stall or a link
    // drop without one. Logged BEFORE the send so the line survives whatever the
    // response path does, and at ERROR because this is always terminal.
    //
    // Cannot flood: pipeState.error is set immediately below and makes every
    // later 0x0081 frame discard, so at most one of these per session.
    //
    // err 0x04 (out of window on both sides) deserves particular suspicion. A
    // conforming client cannot produce it -- it only transmits seq within W of
    // its own base, and the device's expected_seq is provably within W of that
    // base too -- so seeing 0x04 means either a non-conforming peer or that the
    // client's window rule has drifted from what this firmware assumes.
    od_log_error("ERROR: PIPE NACK err=0x%02X (expected=%u highest_seen=%u queued=%u W=%u%s) - session fatal",
                 (unsigned)err, (unsigned)pipeState.expected_seq, (unsigned)r[3],
                 (unsigned)pipeState.queued_count, (unsigned)pipeState.window,
                 pipeState.partial ? " partial" : "");
    sendResponse(r, sizeof(r));
    pipeState.error = true;
    // Partial transfers own partialCtx, not the full-frame direct-write session:
    // clear the negotiated etag (any partial NACK invalidates it, parity with
    // send_direct_write_nack) and power the panel down via the partial cleanup.
    if (pipeState.partial) {
        displayed_etag = 0;
        cleanup_partial_write_state();
    } else {
        cleanupDirectWriteState(true);
    }
}

// {0xFF,0x80, err, 0x00}. Caller owns any session teardown.
static void sendPipeStartNack(uint8_t err) {
    uint8_t r[4] = {RESP_NACK, 0x80, err, 0x00};
    sendResponse(r, sizeof(r));
}

// Advance highest_seen only for a genuinely newer seq (forward distance small and
// nonzero) so duplicates/late frames never move it backward.
static void pipeUpdateHighestSeen(uint8_t seq) {
    if (!pipeState.has_received) {
        pipeState.has_received = true;
        pipeState.highest_seen = seq;
        return;
    }
    uint8_t fwd = (uint8_t)(seq - pipeState.highest_seen);
    if (fwd != 0 && fwd <= PIPE_ACK_MASK_BITS) pipeState.highest_seen = seq;
}

// Feed one DATA payload to the panel controller through the SAME machinery the
// legacy 0x71 path uses. Returns false on any write/decompress/overflow failure.
static bool pipeConsumePayload(uint8_t* data, uint16_t len) {
    if (len == 0) return true;
    imageWriteLogChunk(data, len);
    // Slot-target transfers store the compressed bytes as-is (no zlib/gray4
    // handling on the write path at all -- decompression only happens later,
    // at switch time, in odDisplaySwitchToSlot) -- a plain bounds-checked
    // memcpy into the PSRAM staging buffer, nothing else. The flash write
    // happens once, at END (slotWriteFile), never per-frame: a per-frame
    // LittleFS append would stall the BLE window on 4KB block erases
    // mid-transfer. Simpler than the partial/direct-write branches below
    // because there's no panel state to drive here at all.
    if (pipeState.to_slot) {
#if OD_SLOT_STORE_ENABLED
        uint32_t remaining = (slotStagingFill < pipeState.total_size) ? (pipeState.total_size - slotStagingFill) : 0;
        uint16_t toWrite = (len > remaining) ? (uint16_t)remaining : len;
        if (toWrite > 0 && slotStaging != nullptr) {
            memcpy(slotStaging + slotStagingFill, data, toWrite);
            slotStagingFill += toWrite;
        }
        imageWriteLogProgress(slotStagingFill, pipeState.total_size);
#endif
        return true;
    }
    // Partial transfers stream into the two 1bpp controller planes via partialCtx;
    // partial_consume_bytes handles zlib-vs-raw and plane-at-a-time sub-window
    // addressing itself, so the full-frame directWrite* writers below are skipped.
    if (pipeState.partial) {
        if (!partial_consume_bytes(data, (uint32_t)len)) return false;
        imageWriteLogProgress(partialCtx.bytes_received, partialCtx.expected_stream_size);
        return true;
    }
    if (directWriteCompressed) {
        if (!handleDirectWriteCompressedData(data, len)) return false;
        directWriteCompressedReceived += len;
        imageWriteLogProgress(directWriteBytesWritten, directWriteTotalBytes);
        return true;
    }
    uint32_t remaining = (directWriteBytesWritten < directWriteTotalBytes)
                       ? (directWriteTotalBytes - directWriteBytesWritten) : 0;
    uint16_t toWrite = (len > remaining) ? (uint16_t)remaining : len;
    if (toWrite > 0) {
#if defined(TARGET_ESP32) && defined(OPENDISPLAY_FASTEPD)
        if (fastepd_driver_used()) {
            fastepd_direct_write_chunk(data, toWrite);
            directWriteBytesWritten += toWrite;
        } else
#endif
        if (directWriteIsGray4() || directWriteBitplanes) {
            streamGray4Bytes(data, toWrite);  // advances directWriteBytesWritten, splits planes
        } else {
            directWriteSinkBytes(data, toWrite);
        }
    }
    imageWriteLogProgress(directWriteBytesWritten, directWriteTotalBytes);
    return true;
}

void handlePipeWriteStart(uint8_t* data, uint16_t len) {
    sessionOrigin = commandOrigin();
    // A new START aborts any in-flight transfer of any family and resets pipe state
    // (mirrors legacy START). Reset happens up-front so even a malformed START is safe.
    if (partialCtx.active) cleanup_partial_write_state();
    if (directWriteActive) cleanupDirectWriteState(false);
    resetPipeWriteState();

    // Fixed 10-byte payload (opcode already stripped by the dispatcher):
    // ver(1)+flags(1)+req_w(1)+req_n(1)+client_max_frame(2)+total_size(4).
    // Tolerate trailing bytes (future fields).
    if (len < sizeof(struct PipeStartRequest)) { sendPipeStartNack(OD_ERR_PIPE_START_BAD_HEADER); return; }
    struct PipeStartRequest req;
    memcpy(&req, data, sizeof req);   // canonical 10-byte LE header (byte-identical to the old shifts)
    uint8_t  ver              = req.version;
    uint8_t  flags            = req.flags;
    uint8_t  req_w            = req.req_window;
    uint8_t  req_n            = req.req_ack_every;
    uint16_t client_max_frame = req.client_max_frame;
    uint32_t total_size       = req.total_size;

    if (ver != PIPE_VERSION) { sendPipeStartNack(OD_ERR_PIPE_START_BAD_HEADER); return; }
    // Defined flags: bit0 zlib compression, bit1 partial-region refresh, bit2
    // slot-target (LOCAL FORK DIVERGENCE, not upstream -- see CHANGELOG). Any
    // other bit unsupported.
    if ((flags & ~(PIPE_FLAG_COMPRESSED | PIPE_FLAG_PARTIAL | PIPE_FLAG_SLOT_TARGET)) != 0) { sendPipeStartNack(OD_ERR_PIPE_START_UNKNOWN_FLAG); return; }

    bool compressed = (flags & PIPE_FLAG_COMPRESSED) != 0;
    bool partial    = (flags & PIPE_FLAG_PARTIAL) != 0;
    bool slotTarget = (flags & PIPE_FLAG_SLOT_TARGET) != 0;
    // Mutually exclusive: slot-target never needs partial-region semantics.
    if (partial && slotTarget) { sendPipeStartNack(OD_ERR_PIPE_START_UNKNOWN_FLAG); return; }

    // Partial START appends a 12-byte LE extension after total_size (payload len 22 vs 10):
    // [old_etag:4][x:2][y:2][w:2][h:2]. LE, unlike 0x76's big-endian layout.
    if (partial && len < sizeof(struct PipeStartRequest) + sizeof(struct PipePartialExt)) {
        sendPipeStartNack(OD_ERR_PIPE_START_BAD_HEADER); return;
    }
    uint32_t old_etag = 0;
    uint16_t rectX = 0, rectY = 0, rectW = 0, rectH = 0;
    uint32_t planeBytes = 0;
    if (partial) {
        struct PipePartialExt ext;
        memcpy(&ext, data + sizeof(struct PipeStartRequest), sizeof ext);  // 12-byte LE extension
        old_etag = ext.old_etag;
        rectX = ext.x;
        rectY = ext.y;
        rectW = ext.w;
        rectH = ext.h;

        // Partial validations (plan 1.2, order 5-7). All precede any hardware touch; any
        // failure clears displayed_etag for parity with send_direct_write_nack. These are
        // the same checks the 0x76 handler runs (bpp, etag, bounds, alignment).
        uint16_t dispW = globalConfig.displays[0].pixel_width;
        uint16_t dispH = globalConfig.displays[0].pixel_height;
        // 5: partial uses two 1bpp planes (old+new). FastEPD IT8951 accepts that stream
        // and applies a row-band update; 2bpp+ remains unsupported. Dual-controller
        // panels are bwgbry_split (4 bpp), so this excludes them without a clause of
        // their own.
        if (getBitsPerPixel() != 1) {
            displayed_etag = 0; sendPipeStartNack(OD_ERR_PIPE_START_PARTIAL_UNSUPPORTED); return;
        }
        // 6: etag gate — nonzero and must match what is currently on the panel.
        if (old_etag == 0 || old_etag != displayed_etag) {
            displayed_etag = 0; sendPipeStartNack(OD_ERR_PIPE_START_ETAG_MISMATCH); return;
        }
        // 7: rectangle must be non-empty, in-bounds, and x/width byte-aligned (1bpp packing).
        if (rectW == 0 || rectH == 0 ||
            (uint32_t)rectX + rectW > dispW || (uint32_t)rectY + rectH > dispH ||
            (rectX & 7u) != 0 || (rectW & 7u) != 0) {
            displayed_etag = 0; sendPipeStartNack(OD_ERR_PIPE_START_RECT_INVALID); return;
        }
    }

    // Slot-target START appends a 6-byte LE PipeSlotExt after total_size (payload
    // len 16 vs 10): [slot_id:1][reserved:1][decompressed_size:4]. Pure config
    // validation, no panel I/O -- this path never touches the panel at all.
    uint8_t  slotId = 0;
    uint32_t slotDecompressedSize = 0;
    if (slotTarget) {
        if (len < sizeof(struct PipeStartRequest) + sizeof(struct PipeSlotExt)) {
            sendPipeStartNack(OD_ERR_PIPE_START_BAD_HEADER); return;
        }
        struct PipeSlotExt ext;
        memcpy(&ext, data + sizeof(struct PipeStartRequest), sizeof ext);
        slotId = ext.slot_id;
        slotDecompressedSize = ext.decompressed_size;
    }

    // total_size validation (plan 1.2, order 8). Pure config/geometry math (no panel I/O),
    // so a NACK here needs no teardown. Partial: plane_size*2 (flat old+new planes, like
    // 0x76). Slot-target: total_size is the COMPRESSED byte total being stored, must fit
    // this board's OD_SLOT_SIZE_BYTES (compile-time, per-board -- see structs.h). Full:
    // directWriteComputeGeometry's decompressed panel byte total.
    if (partial) {
        planeBytes = calc_controller_plane_bytes(rectW, rectH);
        if (planeBytes == 0 || total_size != planeBytes * 2u) {
            // Plan 1.2: every partial-request NACK at steps 5-8 clears the etag
            // (parity with send_direct_write_nack).
            displayed_etag = 0; sendPipeStartNack(OD_ERR_PIPE_START_SIZE_MISMATCH); return;
        }
    } else if (slotTarget) {
#if OD_SLOT_STORE_ENABLED
        // Capacity is runtime-derived (slotStoreInit): slotCount is 0 when the
        // filesystem failed to mount, which NACKs every slot-target request
        // exactly like a board with no slot support at all.
        if (slotId >= slotCount || slotStaging == nullptr) { sendPipeStartNack(OD_ERR_PIPE_START_SLOT_INVALID); return; }
        if (total_size == 0 || total_size > OD_SLOT_SIZE_BYTES) { sendPipeStartNack(OD_ERR_PIPE_START_SLOT_TOO_LARGE); return; }
        // Slots are compressed-at-rest: the switch path always zlib-decodes
        // (odDisplaySwitchToSlot), so an uncompressed slot payload could only
        // ever garbage-decode later. Refuse it up front as an unsupported flag
        // combination -- the same NACK the partial+slot combination gets, and
        // the same NACK a slot-target request draws from firmware that
        // predates the flag entirely.
        if (!compressed) { sendPipeStartNack(OD_ERR_PIPE_START_UNKNOWN_FLAG); return; }
#else
        // No PSRAM staging on this board -- no slot support at all.
        sendPipeStartNack(OD_ERR_PIPE_START_SLOT_INVALID); return;
#endif
    } else {
        directWriteComputeGeometry(compressed);
        if (total_size != directWriteTotalBytes) { sendPipeStartNack(OD_ERR_PIPE_START_SIZE_MISMATCH); return; }
    }

    // Effective values (min-rule, plan 1.1). Floors at 1; N <= W; frame <= 244.
    uint8_t w_eff = req_w > PIPE_MAX_W ? PIPE_MAX_W : req_w;
    if (w_eff == 0) w_eff = 1;
    if (isEncryptionEnabled() && isAuthenticated() && w_eff > 32) w_eff = 32;  // defensive (mask width)
    uint8_t n_eff = req_n > PIPE_MAX_N ? PIPE_MAX_N : req_n;
    if (n_eff == 0) n_eff = 1;
    if (n_eff > w_eff) n_eff = w_eff;
    uint16_t frame_eff = client_max_frame < PIPE_MAX_FRAME ? client_max_frame : PIPE_MAX_FRAME;

    pipeState.active = true;
    pipeState.error = false;
    pipeState.compressed = compressed;
    pipeState.gap_open = false;
    pipeState.window = w_eff;
    pipeState.ack_every = n_eff;
    pipeState.max_frame = frame_eff;
    pipeState.expected_seq = 0;
    pipeState.has_received = false;
    pipeState.highest_seen = 0;
    pipeState.received_count = 0;
    pipeState.frames_since_ack = 0;
    pipeState.ooo_acks_since_gap = 0;
    pipeState.total_size = total_size;
    pipeState.queued_count = 0;
    pipeState.queue_high_water = 0;
    pipeState.partial = partial;
    pipeState.to_slot = slotTarget;
    pipeState.target_slot = slotId;

    // Stage the transfer in RAM only -- the slot's existing FILE (if any)
    // stays valid and untouched until handlePipeWriteEnd atomically replaces
    // it (slotWriteFile), so an aborted or failed transfer can no longer
    // destroy the previous content the way the PSRAM-resident design did
    // (which had to reuse the slot's only buffer as the landing zone).
#if OD_SLOT_STORE_ENABLED
    if (slotTarget) {
        slotStagingFill = 0;
        slotStagingDecompressedSize = slotDecompressedSize;
    }
#else
    (void)slotDecompressedSize;   // parsed above; unreachable here (slot STARTs NACK on this board)
#endif

    // Partial transfers own partialCtx (two 1bpp planes); init it exactly as the 0x76
    // START does, but new_etag stays 0 — it rides the 0x0082 END. Bookkeeping only; the
    // panel RAM prep (partial_prepare_panel_ram) waits until after the ACK, below.
    if (partial) {
        memset(&partialCtx, 0, sizeof(partialCtx));
        partialCtx.active = true;
        partialCtx.compressed = compressed;
        partialCtx.flags = flags;
        partialCtx.new_etag = 0;
        partialCtx.x = rectX;
        partialCtx.y = rectY;
        partialCtx.width = rectW;
        partialCtx.height = rectH;
        partialCtx.expected_stream_size = total_size;
        partialCtx.plane_size = planeBytes;
        partialCtx.current_plane = 0xFF;
        partialCtx.start_time = millis();
    }

    // Respond BEFORE panel bring-up: slow panels (Spectra/ACeP-class init can take
    // seconds) must not starve the client's 0x0080 START wait. Clients gate pipe
    // attempts on the config pipe bit and wait a normal command timeout (30 s,
    // sized for the ESP32 response-queue flush landing after bring-up), but
    // responding first keeps the wait short on nRF and any direct-notify path.
    // Ordering is safe on both targets: on ESP32 this handler runs in the main-loop
    // queue drain, so 0x0081 frames arriving during bring-up park in the 33-slot
    // ingest ring until we return; on nRF the Bluefruit write callback dispatches
    // commands sequentially from its callback task, so activation below completes
    // before any queued 0x0081 write is handed to the dispatcher.
    // Device maxima; flags bit0 SET (selective repeat), bit1 = partial accepted (plan 1.2).
    // TODO(protocol): 0x80 has no RESP_* mirror (see sendPipeAck), and the START
    // response-flags bit0 "selective repeat" has no canonical constant (distinct from
    // the request-side PIPE_FLAG_*). Add RESP_PIPE_WRITE_START + a response-flag
    // constant upstream, then replace the raw 0x80 / 0x01 here.
    uint8_t resp[8] = {RESP_ACK, 0x80, PIPE_VERSION, PIPE_MAX_W, PIPE_MAX_N,
                       (uint8_t)(PIPE_MAX_FRAME & 0xFF), (uint8_t)((PIPE_MAX_FRAME >> 8) & 0xFF),
                       (uint8_t)(0x01 | (partial ? PIPE_FLAG_PARTIAL : 0))};
    sendResponse(resp, sizeof(resp));

    if (slotTarget) {
        // This path never touches the panel controller at all: no touch-suspend,
        // no directWriteActivatePanel, nothing. Bytes assemble in the PSRAM
        // staging buffer via pipeConsumePayload's to_slot branch;
        // CMD_PIPE_WRITE_END persists the slot's file and ACKs -- no refresh,
        // no wait. That's the whole point: finishing a slot upload never
        // blocks on panel bring-up or a refresh cycle.
        imageWriteLogReset();
        imageWriteLogStart(total_size);
        return;
    }

    if (partial) {
        // Partial bring-up (0x76 parity): white-fill both controller planes and reset the
        // zlib stream if compressed. Deliberately NOT the full-frame path — do not suspend
        // touch, set directWriteActive, or call directWriteActivatePanel (partial_write_to_panel
        // powers the panel down on the 0x0082 END; partial_prepare_panel_ram brought it up).
        imageWriteLogReset();
        imageWriteLogStart(total_size);
        partial_prepare_panel_ram();
        if (compressed) od_zlib_stream_reset(total_size);
        return;
    }

    // Bring up the full-frame session exactly like legacy START (touch suspend, panel prep).
    imageWriteLogReset();
    touchSuspendForEpdRefresh();
    directWriteTouchSuspended = true;
#if defined(TARGET_ESP32) && defined(OPENDISPLAY_FASTEPD)
    if (fastepd_driver_used()) {
        fastepd_prepare_hardware();
    }
#endif
    directWriteDecompressedTotal = total_size;   // compressed zlib reset + overflow guard
    directWriteActivatePanel();
}

void handlePipeWriteData(uint8_t* data, uint16_t len) {
    if (!pipeState.active || pipeState.error) return;   // silent discard
    if (len < 1) return;
    if (!frameOwnsSession("0x0081")) return;
    uint8_t  seq     = data[0];
    uint8_t* payload = data + 1;
    uint16_t plen    = (uint16_t)(len - 1);
    if (plen > PIPE_REORDER_SLOT_SIZE) { sendPipeNack(0x03); return; }  // over-size frame (impossible <=244)

    const uint8_t W   = pipeState.window;
    uint8_t fwd  = (uint8_t)(seq - pipeState.expected_seq);   // 0 in-order; 1..W-1 ahead
    uint8_t back = (uint8_t)(pipeState.expected_seq - seq);   // >=1 below expected

    if (fwd == 0) {
        // In-order accept -> stream to controller, then drain contiguous successors.
        // Count every accepted frame (trigger + drained) toward the ACK cadence so a
        // post-gap drain refunds tokens promptly instead of waiting for fresh frames.
        if (!pipeConsumePayload(payload, plen)) { sendPipeNack(pipeState.compressed ? 0x02 : 0x03); return; }
        pipeState.expected_seq++;
        pipeState.received_count++;
        pipeState.frames_since_ack++;
        pipeUpdateHighestSeen(seq);
        while (pipeReorder[pipeSlot(pipeState.expected_seq)].occupied &&
               pipeReorder[pipeSlot(pipeState.expected_seq)].seq == pipeState.expected_seq) {
            PipeReorderSlot& s = pipeReorder[pipeSlot(pipeState.expected_seq)];
            if (!pipeConsumePayload(s.data, s.len)) { sendPipeNack(pipeState.compressed ? 0x02 : 0x03); return; }
            s.occupied = false;
            if (pipeState.queued_count > 0) pipeState.queued_count--;
            pipeState.expected_seq++;
            pipeState.received_count++;
            if (pipeState.frames_since_ack < 0xFF) pipeState.frames_since_ack++;
        }
        if (pipeState.queued_count == 0) pipeState.gap_open = false;
        // Auto-complete (uncompressed FULL-FRAME only, mirrors legacy handleDirectWriteData
        // auto-finish). The shared helper emits the single unsolicited {0x00,0x82} END ack then
        // refreshes with a FULL waveform. MUST be gated on !partial: a partial transfer never
        // touches directWrite* (both are 0), so 0>=0 would false-fire a FULL refresh on the very
        // first frame — partial transfers complete only on the explicit 0x0082 END (plan 1.5).
        // Same gate on !to_slot for the identical reason: a slot-target transfer streams into
        // the staging buffer, leaves directWrite* untouched, and completes only on the explicit
        // END (which persists the file) — never mid-stream, and never with a panel refresh.
        // (Slot STARTs currently require PIPE_FLAG_COMPRESSED so this arm is unreachable for
        // them today; the gate keeps that a validation choice rather than a refresh hazard.)
        if (!pipeState.partial && !pipeState.to_slot && !pipeState.compressed && directWriteBytesWritten >= directWriteTotalBytes) {
            sendPipeAck();                                   // final tail flush ({0x00,0x81})
            directWriteFinishAndRefresh(nullptr, 0, 0x82);   // {0x00,0x82} + FULL refresh, no etag
            resetPipeWriteState();
            return;
        }
        if (pipeState.frames_since_ack >= pipeState.ack_every) sendPipeAck();
        return;
    }

    if (fwd < W) {
        // Ahead within the window -> PAUSE POINT: hold in the reorder queue, nothing
        // reaches the controller past the hole.
        PipeReorderSlot& s = pipeReorder[pipeSlot(seq)];
        bool duplicate = (s.occupied && s.seq == seq);
        s.occupied = true;
        s.seq = seq;
        s.len = plen;
        memcpy(s.data, payload, plen);
        if (!duplicate) {
            pipeState.queued_count++;
            if (pipeState.queued_count > pipeState.queue_high_water)
                pipeState.queue_high_water = pipeState.queued_count;
        }
        if (pipeState.queued_count >= PIPE_REORDER_SLOTS) { sendPipeNack(0x03); return; }  // overflow guard
        pipeUpdateHighestSeen(seq);
        // Gap ACK: immediately when the gap first opens (fast-retransmit), then
        // rate-limited to one per ack_every subsequent out-of-order arrivals.
        if (!pipeState.gap_open) {
            pipeState.gap_open = true;
            sendPipeAck();                                   // resets ooo_acks_since_gap to 0
        } else if (++pipeState.ooo_acks_since_gap >= pipeState.ack_every) {
            sendPipeAck();
        }
        return;
    }

    // fwd >= W: either a duplicate of an already-accepted chunk (seq just below
    // expected) or a genuinely out-of-window frame.
    if (back <= W) {
        // Duplicate/below-expected -> discard, ACK so the sender learns our position
        // (rate-limited the same way as out-of-order arrivals).
        if (!pipeState.gap_open) {
            sendPipeAck();
        } else if (++pipeState.ooo_acks_since_gap >= pipeState.ack_every) {
            sendPipeAck();
        }
        return;
    }

    // Out of window on both sides -> protocol violation.
    sendPipeNack(0x04);
}

void handlePipeWriteEnd(uint8_t* data, uint16_t len) {
    if (pipeState.active && !frameOwnsSession("0x0082")) return;
    if (!pipeState.active) {
        uint8_t n[2] = {RESP_NACK, 0x82};   // no active pipe transfer
        sendResponse(n, sizeof(n));
        return;
    }
    if (pipeState.error) {
        uint8_t n[2] = {RESP_NACK, 0x82};   // a fatal error already NACKed this transfer
        sendResponse(n, sizeof(n));
        // sendPipeNack already released the panel hardware at NACK time; this
        // re-run is a defensive no-op (partialCtx / directWriteActive already down).
        if (pipeState.partial) cleanup_partial_write_state();
        else cleanupDirectWriteState(false);
        resetPipeWriteState();
        return;
    }
    // Tail-flush ACK precedes the END result (plan 1.3c / 1.5).
    sendPipeAck();

    // Slot-target transfers: a completed write is persisted to the slot's
    // LittleFS file (write-temp + atomic rename, slotWriteFile) and THEN
    // ACKed -- a slot END ACK's contract is "durably stored", so it must not
    // go out before the flash write succeeds. The ~100-400 ms of flash I/O
    // sits comfortably inside the client's END-ACK wait, unlike a panel
    // refresh. No panel refresh UNLESS this slot happens to be the one
    // currently on screen (target_slot == currentSlotIndex) -- pushing to any
    // other slot stays silent until a button (or CMD_SLOT_SWITCH) selects it.
    // This only keeps the already-selected slot live rather than showing
    // stale data while a fresh version sits in flash unseen.
    if (pipeState.to_slot) {
#if OD_SLOT_STORE_ENABLED
        bool incompleteSlot = (pipeState.queued_count > 0) || (slotStagingFill != pipeState.total_size);
        if (incompleteSlot ||
            !slotWriteFile(pipeState.target_slot, slotStagingFill, slotStagingDecompressedSize)) {
            uint8_t n[2] = {RESP_NACK, 0x82};
            sendResponse(n, sizeof(n));
            // The slot's previous file -- and its valid bit -- are deliberately
            // untouched: only a successful atomic replace changes either, so a
            // failed push can never take down the content a button press was
            // still able to show a moment ago.
            resetPipeWriteState();
            return;
        }
        imageWriteLogFinish(slotStagingFill, pipeState.total_size);
        slotValid[pipeState.target_slot] = true;
        uint8_t ackResponse[] = {RESP_ACK, 0x82};
        sendResponse(ackResponse, sizeof(ackResponse));
        // ACK goes out before the (potentially ~2s) refresh below, same
        // reasoning as every other END handler in this file: don't make the
        // client's tail-flush probe sit through a blocking panel refresh.
        //
        // reset BEFORE the switch attempt, not after: odDisplaySwitchToSlot()
        // guards on transferActive(), which is still true while pipeState.active
        // holds -- calling it first would make this transfer see itself as "a
        // transfer in progress" and refuse to run. Capture target_slot first
        // since reset zeroes it. The switch re-reads the file it just wrote
        // (~tens of ms) rather than trusting the staging buffer -- deliberate:
        // it exercises the exact read path a post-sleep button press will use.
        uint8_t targetSlot = pipeState.target_slot;
        resetPipeWriteState();
        if (targetSlot == currentSlotIndex) {
            odDisplaySwitchToSlot(targetSlot);
        }
        return;
#else
        resetPipeWriteState();
        return;
#endif
    }

    // Partial transfers never auto-complete (plan 1.5): the 0x0082 END alone carries the
    // refresh mode + new_etag. Completeness mirrors the 0x76 partial branch.
    if (pipeState.partial) {
        bool incomplete = (pipeState.queued_count > 0);
        if (partialCtx.compressed) {
            if (partialCtx.bytes_received == 0 || !zlib_stream_to_partial_write(nullptr, 0, true)) incomplete = true;
        } else if (partialCtx.bytes_written != partialCtx.expected_stream_size) {
            incomplete = true;
        }
        if (incomplete) {
            uint8_t n[2] = {RESP_NACK, 0x82};
            sendResponse(n, sizeof(n));
            displayed_etag = 0;
            cleanup_partial_write_state();
            resetPipeWriteState();
            return;
        }
        imageWriteLogFinish(partialCtx.bytes_received, partialCtx.expected_stream_size);
        uint8_t ackResponse[] = {RESP_ACK, 0x82};
        sendResponse(ackResponse, sizeof(ackResponse));
        // Refresh selector rides the END tail (plan 1.4): 0->FULL, 1->FAST, 2/absent->PARTIAL.
        int refreshMode = REFRESH_PARTIAL;
        if (data != nullptr && len >= 1 && data[0] == REFRESH_FULL) refreshMode = REFRESH_FULL;
        else if (data != nullptr && len >= 1 && data[0] == REFRESH_FAST) refreshMode = REFRESH_FAST;
        // new_etag rides the END tail [refresh:1][new_etag:4 BE]; absent => 0.
        uint32_t newEtag = (len >= 5) ? parse_be_u32(data + 1) : 0;
        bool refreshSuccess = partial_write_to_panel(refreshMode);
        if (refreshSuccess) {
            displayed_etag = newEtag;
            uint8_t validatedResponse[] = {RESP_ACK, RESP_DIRECT_WRITE_REFRESH_SUCCESS};
            sendResponse(validatedResponse, sizeof(validatedResponse));
        } else {
            displayed_etag = 0;
            uint8_t timeoutResponse[] = {RESP_ACK, RESP_DIRECT_WRITE_REFRESH_TIMEOUT};
            sendResponse(timeoutResponse, sizeof(timeoutResponse));
        }
        cleanup_partial_write_state();
        resetPipeWriteState();
        return;
    }

    // The client must not send END before every chunk is acked; a hole or short
    // byte count here is a protocol violation.
    bool incomplete = (pipeState.queued_count > 0);
    if (!pipeState.compressed && directWriteBytesWritten < directWriteTotalBytes) incomplete = true;
    if (incomplete) {
        uint8_t n[2] = {RESP_NACK, 0x82};
        sendResponse(n, sizeof(n));
        // Mid-stream abort with the panel powered: use the legacy mid-stream
        // variant (refreshDisplay=true → sleep the controller cleanly, cut power,
        // resume touch), matching the legacy {0xFF,0x71}/zlib-flush failure paths.
        cleanupDirectWriteState(true);
        resetPipeWriteState();
        return;
    }
    // Shared END/refresh flow emits {0x00,0x82} then {0x00,0x73}/{0x00,0x74}.
    // Compressed incompleteness surfaces as a zlib-flush NACK {0xFF,0x82} inside.
    directWriteFinishAndRefresh(data, len, 0x82);
    resetPipeWriteState();
}

static void cleanup_partial_write_state(void) {
    // Tear the panel down only when a transfer/refresh is actually in flight
    // (PWR_ACTIVE) — i.e. on error / NACK / disconnect-mid-stream / watchdog. After
    // a successful refresh, epdSessionRelease already moved to PWR_WARM, so
    // post-success cleanups become bookkeeping-only and leave keep-alive running.
    bool teardown = partialCtx.active && pwrmgmState == PWR_ACTIVE;
    memset(&partialCtx, 0, sizeof(partialCtx));
    if (teardown) epdSessionForceOff();
}

static bool panel_skips_bbep_set_addr_window(void) {
    return bbep.type == EP397_800x480 || bbep.type == EP397_800x480_4GRAY ||
           bbep.type == EP426_800x480 || bbep.type == EP426_800x480_4GRAY;
}

static bool panel_uses_pixel_ram_x(BBEPDISP *pBBEP) {
    return pBBEP->type == EP397_800x480 || pBBEP->type == EP397_800x480_4GRAY ||
           pBBEP->type == EP426_800x480 || pBBEP->type == EP426_800x480_4GRAY;
}

static bool panel_uses_ep397_y_decrement(BBEPDISP *pBBEP) {
    return pBBEP->type == EP397_800x480 || pBBEP->type == EP397_800x480_4GRAY;
}

static bool panel_uses_ep426_x_decrement(BBEPDISP *pBBEP) {
    return pBBEP->type == EP426_800x480 || pBBEP->type == EP426_800x480_4GRAY;
}

static bool panel_skips_reinit_on_partial_refresh(BBEPDISP *pBBEP) {
    return panel_uses_ep397_y_decrement(pBBEP) || panel_uses_ep426_x_decrement(pBBEP);
}

static void partial_set_ep397_ram_y(BBEPDISP *pBBEP, int ty, int cy) {
    uint8_t uc[4];
    int yLast = ty + cy - 1;
    int ramYStart = (pBBEP->native_height - 1) - ty;
    int ramYEnd = (pBBEP->native_height - 1) - yLast;

    bbepWriteCmd(pBBEP, SSD1608_SET_RAMYPOS);
    uc[0] = (uint8_t)(ramYStart & 0xff);
    uc[1] = (uint8_t)(ramYStart >> 8);
    uc[2] = (uint8_t)(ramYEnd & 0xff);
    uc[3] = (uint8_t)(ramYEnd >> 8);
    bbepWriteData(pBBEP, uc, 4);

    bbepWriteCmd(pBBEP, SSD1608_SET_RAMYCOUNT);
    uc[0] = (uint8_t)(ramYStart & 0xff);
    uc[1] = (uint8_t)(ramYStart >> 8);
    bbepWriteData(pBBEP, uc, 2);
}

static void partial_set_ep426_ram_y(BBEPDISP *pBBEP, int ty, int cy) {
    uint8_t uc[4];
    int yLast = ty + cy - 1;

    // Match epd426_init_* 0x45 wire order: Y start in bytes 0-1, Y end in bytes 2-3.
    bbepWriteCmd(pBBEP, SSD1608_SET_RAMYPOS);
    uc[0] = (uint8_t)ty;
    uc[1] = (uint8_t)(ty >> 8);
    uc[2] = (uint8_t)yLast;
    uc[3] = (uint8_t)(yLast >> 8);
    bbepWriteData(pBBEP, uc, 4);

    bbepWriteCmd(pBBEP, SSD1608_SET_RAMYCOUNT);
    uc[0] = (uint8_t)ty;
    uc[1] = (uint8_t)(ty >> 8);
    bbepWriteData(pBBEP, uc, 2);
}

static void partial_set_pixel_ram_x(BBEPDISP *pBBEP, int x, int cx) {
    uint8_t uc[4];
    int px0 = x;
    int px1 = x + cx - 1;
    if (panel_uses_ep426_x_decrement(pBBEP)) {
        px0 = (pBBEP->native_width - 1) - x;
        px1 = (pBBEP->native_width - 1) - (x + cx - 1);
    }

    bbepWriteCmd(pBBEP, SSD1608_SET_RAMXPOS);
    uc[0] = (uint8_t)(px0 & 0xff);
    uc[1] = (uint8_t)((px0 >> 8) & 0xff);
    uc[2] = (uint8_t)(px1 & 0xff);
    uc[3] = (uint8_t)(px1 >> 8);
    bbepWriteData(pBBEP, uc, 4);

    bbepWriteCmd(pBBEP, SSD1608_SET_RAMXCOUNT);
    uc[0] = (uint8_t)(px0 & 0xff);
    uc[1] = (uint8_t)(px0 >> 8);
    bbepWriteData(pBBEP, uc, 2);
}

static void partial_set_addr_window(BBEPDISP *pBBEP, int x, int y, int cx, int cy) {
    if (!panel_skips_bbep_set_addr_window()) {
        bbepSetAddrWindow(pBBEP, x, y, cx, cy);
        return;
    }
    if (!pBBEP) return;

    uint8_t uc[4];
    int ty = y;
    cx = (cx + 7) & 0xfff8;

    if (panel_uses_pixel_ram_x(pBBEP)) {
        partial_set_pixel_ram_x(pBBEP, x, cx);
    } else {
        int tx = x / 8;
        bbepWriteCmd(pBBEP, SSD1608_SET_RAMXPOS);
        uc[0] = (uint8_t)tx;
        uc[1] = (uint8_t)(tx + ((cx - 1) >> 3));
        bbepWriteData(pBBEP, uc, 2);
        bbepCMD2(pBBEP, SSD1608_SET_RAMXCOUNT, (uint8_t)tx);
    }

    if (panel_uses_ep426_x_decrement(pBBEP)) {
        partial_set_ep426_ram_y(pBBEP, ty, cy);
    } else if (panel_uses_ep397_y_decrement(pBBEP)) {
        partial_set_ep397_ram_y(pBBEP, ty, cy);
    } else {
        bbepWriteCmd(pBBEP, SSD1608_SET_RAMYPOS);
        uc[0] = (uint8_t)ty;
        uc[1] = (uint8_t)(ty >> 8);
        uc[2] = (uint8_t)(ty + cy - 1);
        uc[3] = (uint8_t)((ty + cy - 1) >> 8);
        bbepWriteData(pBBEP, uc, 4);
        uc[0] = (uint8_t)ty;
        uc[1] = (uint8_t)(ty >> 8);
        bbepWriteCmd(pBBEP, SSD1608_SET_RAMYCOUNT);
        bbepWriteData(pBBEP, uc, 2);
    }
    bbepWaitBusy(pBBEP);
}

static bool partial_consume_bytes(uint8_t* data, uint32_t len) {
    // Per-frame, but repeats are filtered inside odWatchdogBreadcrumb().
    odWatchdogBreadcrumb(OD_WDT_PHASE_STREAM);
    if (partialCtx.compressed) {
        if (len > UINT32_MAX - partialCtx.bytes_received) return false;
    } else {
        if (partialCtx.bytes_received > partialCtx.expected_stream_size ||
            len > partialCtx.expected_stream_size - partialCtx.bytes_received) {
            return false;
        }
    }
    partialCtx.bytes_received += len;
    if (partialCtx.compressed) return zlib_stream_to_partial_write(data, len, false);
    return partial_write_stream_bytes(data, len);
}

static bool zlib_stream_to_direct_write(const uint8_t* data, uint32_t len, bool final) {
    od_zlib_status_t status = od_zlib_stream_push(data, len, final);
    if (status == OD_ZLIB_STATUS_ERROR) {
        const char* zlibErr = od_zlib_stream_error();
        od_log_error("zlib stream error: %s", zlibErr);
        return false;
    }

    for (;;) {
        size_t bytesOut = 0;
        status = od_zlib_stream_poll(decompressionChunk, OPENDISPLAY_DECOMPRESSION_CHUNK_SIZE, &bytesOut);
        if (bytesOut > 0) {
#if defined(TARGET_ESP32) && defined(OPENDISPLAY_FASTEPD)
            if (fastepd_driver_used()) {
                fastepd_direct_write_chunk(decompressionChunk, (uint32_t)bytesOut);
                directWriteBytesWritten += (uint32_t)bytesOut;
            } else
#endif
            if (directWriteIsGray4() || directWriteBitplanes) {
                uint32_t before = directWriteBytesWritten;
                streamGray4Bytes(decompressionChunk, (uint32_t)bytesOut);
                if (directWriteBytesWritten - before != (uint32_t)bytesOut) {
                    return false;
                }
            } else
            {
                directWriteSinkBytes(decompressionChunk, (uint32_t)bytesOut);
            }
            if (directWriteBytesWritten > directWriteDecompressedTotal) {
                return false;
            }
        }
        if (status == OD_ZLIB_STATUS_OUTPUT_READY) continue;
        if (status == OD_ZLIB_STATUS_NEEDS_INPUT) return !final;
        if (status == OD_ZLIB_STATUS_DONE) {
            if (directWriteBytesWritten != directWriteDecompressedTotal) {
                return false;
            }
            return true;
        }
        const char* zlibErr = od_zlib_stream_error();
        od_log_error("zlib stream error: %s", zlibErr);
        return false;
    }
}

static bool zlib_stream_to_partial_write(const uint8_t* data, uint32_t len, bool final) {
    od_zlib_status_t status = od_zlib_stream_push(data, len, final);
    if (status == OD_ZLIB_STATUS_ERROR) {
        const char* zlibErr = od_zlib_stream_error();
        od_log_error("partial zlib stream error: %s", zlibErr);
        return false;
    }

    for (;;) {
        size_t bytesOut = 0;
        status = od_zlib_stream_poll(decompressionChunk, OPENDISPLAY_DECOMPRESSION_CHUNK_SIZE, &bytesOut);
        if (bytesOut > 0 && !partial_write_stream_bytes(decompressionChunk, (uint32_t)bytesOut)) return false;
        if (status == OD_ZLIB_STATUS_OUTPUT_READY) continue;
        if (status == OD_ZLIB_STATUS_NEEDS_INPUT) return !final;
        if (status == OD_ZLIB_STATUS_DONE) return partialCtx.bytes_written == partialCtx.expected_stream_size;
        const char* zlibErr = od_zlib_stream_error();
        od_log_error("partial zlib stream error: %s", zlibErr);
        return false;
    }
}

static bool partial_write_stream_bytes(uint8_t* data, uint32_t len) {
#if defined(TARGET_ESP32) && defined(OPENDISPLAY_FASTEPD)
    if (fastepd_driver_used()) {
        if (partialCtx.bytes_written > partialCtx.expected_stream_size ||
            len > partialCtx.expected_stream_size - partialCtx.bytes_written) {
            return false;
        }
        if (!fastepd_partial_write_chunk(data, len)) return false;
        partialCtx.bytes_written += len;
        return true;
    }
#endif
    uint32_t offset = 0;
    while (offset < len) {
        if (partialCtx.bytes_written >= partialCtx.expected_stream_size) return false;

        uint8_t targetPlane = partialCtx.bytes_written < partialCtx.plane_size ? PLANE_1 : PLANE_0;
        if (partialCtx.current_plane != targetPlane) {
            if (targetPlane == PLANE_0 && partialCtx.bytes_written != partialCtx.plane_size) return false;
            partial_set_addr_window(&bbep, partialCtx.x, partialCtx.y, partialCtx.width, partialCtx.height);
            bbepStartWrite(&bbep, targetPlane);
            partialCtx.current_plane = targetPlane;
        }

        uint32_t planeEnd = targetPlane == PLANE_1 ? partialCtx.plane_size : partialCtx.expected_stream_size;
        uint32_t chunk = planeEnd - partialCtx.bytes_written;
        if (chunk > len - offset) chunk = len - offset;
        bbepWriteData(&bbep, data + offset, (int)chunk);
        partialCtx.bytes_written += chunk;
        offset += chunk;
    }
    return true;
}

static bool partial_trigger_refresh(int refreshMode) {
    if (refreshMode < 0 || refreshMode > 3) refreshMode = REFRESH_PARTIAL;
    if (panel_skips_reinit_on_partial_refresh(&bbep)) {
        if (panel_uses_ep397_y_decrement(&bbep)) {
            static const uint8_t u8CMDz3[4] = {0xf7, 0xd7, 0xff, 0};
            bbepCMD2(&bbep, SSD1608_DISP_CTRL2, u8CMDz3[refreshMode]);
        } else {
            static const uint8_t u8CMD[4] = {0xf7, 0xc7, 0xff, 0xc0};
            bbepCMD2(&bbep, SSD1608_DISP_CTRL2, u8CMD[refreshMode]);
        }
        bbepWriteCmd(&bbep, SSD1608_MASTER_ACTIVATE);
        return waitforrefresh(60);
    }
    odWatchdogFeed();   // reload before entering bb_epaper (may block ~240 s)
    bbepRefresh(&bbep, refreshMode);
    return waitforrefresh(60);
}

static void partial_prepare_panel_ram(void) {
    // Delta in ms since function entry, to profile where prep wall-clock goes.
    uint32_t t0 = millis();
    od_log_debug("[+%ums] EPD partial start: acquire panel session", (unsigned)(millis() - t0));
    // Acquire subsumes pwrmgm(true) + bbepInitIO + bbepWakeUp + init-seq resend.
    // Warm re-acquire skips the ~900 ms rail bring-up + bbepInitIO (Phase 1).
    bool cold = epdSessionAcquire(true);
    od_log_debug("[+%ums] after epdSessionAcquire (%s)", (unsigned)(millis() - t0), cold ? "cold" : "warm");
#if defined(TARGET_ESP32) && defined(OPENDISPLAY_FASTEPD)
    if (fastepd_driver_used()) {
        fastepd_partial_prepare(partialCtx.x, partialCtx.y, partialCtx.width, partialCtx.height);
        od_log_debug("[+%ums] FastEPD partial prepare done", (unsigned)(millis() - t0));
        return;
    }
#endif
    // The two white fills guarantee PLANE_0 == PLANE_1 OUTSIDE the rect so uninit
    // controller RAM can't flash noise during MASTER_ACTIVATE. A full-frame rect's
    // enforced plane_size*2 stream overwrites 100% of both planes, so there is no
    // "outside the rect" to protect — provably safe to skip even on a cold panel
    // (Phase 1 skip condition 1). Sub-rects still fill.
    bool fullFrame = partialCtx.x == 0 && partialCtx.y == 0 &&
                     partialCtx.width  == globalConfig.displays[0].pixel_width &&
                     partialCtx.height == globalConfig.displays[0].pixel_height;
    if (!fullFrame) {
        odWatchdogBreadcrumb(OD_WDT_PHASE_FILL);
        odWatchdogFeed();   // reload before entering bb_epaper (may block ~240 s)
        bbepFill(&bbep, BBEP_WHITE, PLANE_1);
        odWatchdogFeed();   // reload before entering bb_epaper (may block ~240 s)
        bbepFill(&bbep, BBEP_WHITE, PLANE_0);
        od_log_debug("[+%ums] after fills (ran: sub-rect)", (unsigned)(millis() - t0));
    } else {
        od_log_debug("[+%ums] fills skipped (full-frame rect)", (unsigned)(millis() - t0));
    }
}

static bool partial_write_to_panel(int refreshMode) {
    od_log_info("EPD refresh: PARTIAL (raw rect %u,%u %ux%u)",
                partialCtx.x, partialCtx.y, partialCtx.width, partialCtx.height);

    if (partialCtx.bytes_written != partialCtx.expected_stream_size) return false;
    epdRefreshInProgress = true;
    bool refreshSuccess = false;
#if defined(TARGET_ESP32) && defined(OPENDISPLAY_FASTEPD)
    if (fastepd_driver_used()) {
        refreshSuccess = fastepd_partial_refresh(refreshMode);
    } else
#endif
    {
        refreshSuccess = partial_trigger_refresh(refreshMode);
    }
    endRefresh();
    // A successful partial refresh leaves both controller planes consistent.
    if (refreshSuccess) epdPlanesPrepared = true;
    // Release keeps the panel warm (rail/SPI up, controller awake) on success;
    // powers it fully down on failure or on AXP2101 (window 0) boards.
    epdSessionRelease(refreshSuccess);
    return refreshSuccess;
}

static uint32_t calc_controller_plane_bytes(uint16_t width, uint16_t height) {
    return ((uint32_t)(width + 7u) / 8u) * height;
}

static uint32_t parse_be_u32(const uint8_t* data) {
    return ((uint32_t)data[0] << 24) | ((uint32_t)data[1] << 16) |
           ((uint32_t)data[2] << 8)  |  (uint32_t)data[3];
}

static void send_direct_write_nack(uint8_t opcode, uint8_t error, bool cleanupState) {
    displayed_etag = 0;
    if (cleanupState) {
        if (partialCtx.active) cleanup_partial_write_state();
        else cleanupDirectWriteState(false);
    }
    uint8_t errResponse[] = {RESP_NACK, opcode, error, 0x00};
    sendResponse(errResponse, sizeof(errResponse));
}
