ğŸ§  System_Verilog-MultiCycle_CPU_AMBA_BUS-25-10-13 ~ 25-10-24

[HARMAN] ì„¸ë¯¸ì½˜ì•„ì¹´ë°ë¯¸ â€“ ì‹œìŠ¤í…œë°˜ë„ì²´ ì„¤ê³„/ê²€ì¦ ì—”ì§€ë‹ˆì–´(2ê¸°)
êµìœ¡ ê¸°ê°„: 2025.10.13 ~ 2025.10.24

<í”„ë¡œì íŠ¸ ê°œìš”>

ë³¸ ì €ì¥ì†ŒëŠ” Multi-Cycle RISC-V CPU ì„¤ê³„ ë° AMBA (APB) ë²„ìŠ¤ ì ìš© ê³¼ì •ê¹Œì§€ì˜
í•™ìŠµ ë° êµ¬í˜„ ê²°ê³¼ë¥¼ í¬í•¨í•œ SystemVerilog ê¸°ë°˜ í”„ë¡œì íŠ¸ íŒŒì¼ ëª¨ìŒì…ë‹ˆë‹¤.

ëŒ€ìƒ ë³´ë“œ: Basys 3

íŒŒì¼ êµ¬ì„±: Design Source Files / Simulation Files / XDC Constraints

ì£¼ìš” ë‚´ìš©: RV32I ëª…ë ¹ì–´ì…‹ ê¸°ë°˜ ë©€í‹°ì‚¬ì´í´ CPU, APB ë²„ìŠ¤ ì—°ê²°, GPO / GPI / GPIO / UART ì£¼ë³€ì¥ì¹˜ í†µí•©

ğŸ—“ï¸ ì¼ìë³„ ì§„í–‰ ë‚´ì—­
ë‚ ì§œ	ì§„í–‰ ë‚´ìš©
25-10-13	R-type, I-type ëª…ë ¹ì–´ ì™„ì„± (RV32I ê¸°ë³¸ ì½”ì–´)
25-10-14	S-type (Store) ëª…ë ¹ì–´ ì¶”ê°€
25-10-15	L-type (Load), B-type (Branch), U-type (LUI/AUIPC), J-type (JAL) ì¶”ê°€
25-10-16	JL-type (JALR) ì¶”ê°€
25-10-17	Multi Cycle êµ¬ì¡° ì ìš© (ì œì–´ FSM ë„ì…)
25-10-21	AMBA BUS Testbench ì‘ì„±
25-10-22	SystemVerilog Class ê¸°ë°˜ ê²€ì¦ í™˜ê²½ êµ¬í˜„
25-10-23	GPO Peripheral (APB ì—°ê²°) í†µí•©
25-10-24	GPI / GPIO Peripheral ì¶”ê°€ ë° ì „ì²´ MCU ì™„ì„±
âš™ï¸ ì£¼ìš” ê¸°ìˆ  êµ¬ì„±

CPU Core: RV32I Multi-Cycle Processor (Control Unit + Datapath)

Bus Interface: AMBA APB Master / Decoder / Mux

Memory: ROM (Instruction), RAM (Data)

Peripherals: GPO, GPI, GPIO (ì…ì¶œë ¥ ë ˆì§€ìŠ¤í„° ê¸°ë°˜), UART ì¶”ê°€ í™•ì¥ ê°€ëŠ¥

Simulation: Vivado Simulator + SystemVerilog Testbench (Class Driver / Monitor / Scoreboard)

Board: Basys 3 (Artix-7 FPGA)

ğŸ“‚ Repository Structure (ì˜ˆì‹œ)
System_Verilog-MultiCycle_CPU_AMBA_BUS/
 â”œâ”€â”€ src/                # Design Source Files (.sv)
 â”œâ”€â”€ sim/                # Testbench & Class Verification Files
 â”œâ”€â”€ constraints/        # XDC (Basys3 pin assignments)
 â”œâ”€â”€ doc/                # Block diagrams / slides / notes
 â””â”€â”€ README.md

<ê²°ê³¼ ìš”ì•½>

RV32I ëª…ë ¹ì–´ì…‹ ì „ íƒ€ì… ì™„ì„±

Multi-Cycle êµ¬ì¡° FSM êµ¬í˜„ (FETCH â†’ DECODE â†’ EXEC â†’ MEM â†’ WB)

AMBA APB ë²„ìŠ¤ í†µí•© ë° GPO/GPI/GPIO ì£¼ë³€ì¥ì¹˜ ì—°ë™

Testbench Class ê¸°ë°˜ ìë™ ê²€ì¦ í™˜ê²½ êµ¬ì„±

Vivado Simulation PASS / Board ì—°ë™ ì™„ë£Œ
