FIRRTL version 1.2.0
circuit VendingMachine :
  module VendingMachine :
    input clock : Clock
    input reset : UInt<1>
    input io_price : UInt<5> @[\\src\\main\\scala\\VendingMachine.scala 5:14]
    input io_coin2 : UInt<1> @[\\src\\main\\scala\\VendingMachine.scala 5:14]
    input io_coin5 : UInt<1> @[\\src\\main\\scala\\VendingMachine.scala 5:14]
    input io_buy : UInt<1> @[\\src\\main\\scala\\VendingMachine.scala 5:14]
    output io_releaseCan : UInt<1> @[\\src\\main\\scala\\VendingMachine.scala 5:14]
    output io_alarm : UInt<1> @[\\src\\main\\scala\\VendingMachine.scala 5:14]
    output io_seg : UInt<7> @[\\src\\main\\scala\\VendingMachine.scala 5:14]
    output io_an : UInt<4> @[\\src\\main\\scala\\VendingMachine.scala 5:14]

    reg stateReg : UInt<3>, clock with :
      reset => (UInt<1>("h0"), stateReg) @[\\src\\main\\scala\\VendingMachine.scala 30:25]
    reg boughtReg : UInt<1>, clock with :
      reset => (UInt<1>("h0"), boughtReg) @[\\src\\main\\scala\\VendingMachine.scala 31:26]
    node _T = asUInt(UInt<1>("h0")) @[\\src\\main\\scala\\VendingMachine.scala 33:20]
    node _T_1 = asUInt(stateReg) @[\\src\\main\\scala\\VendingMachine.scala 33:20]
    node _T_2 = eq(_T, _T_1) @[\\src\\main\\scala\\VendingMachine.scala 33:20]
    node _GEN_0 = mux(io_buy, UInt<3>("h5"), stateReg) @[\\src\\main\\scala\\VendingMachine.scala 39:26 40:18 30:25]
    node _GEN_1 = mux(io_coin5, UInt<2>("h3"), _GEN_0) @[\\src\\main\\scala\\VendingMachine.scala 37:28 38:18]
    node _GEN_2 = mux(io_coin2, UInt<1>("h1"), _GEN_1) @[\\src\\main\\scala\\VendingMachine.scala 35:22 36:18]
    node _T_3 = asUInt(UInt<1>("h1")) @[\\src\\main\\scala\\VendingMachine.scala 33:20]
    node _T_4 = asUInt(stateReg) @[\\src\\main\\scala\\VendingMachine.scala 33:20]
    node _T_5 = eq(_T_3, _T_4) @[\\src\\main\\scala\\VendingMachine.scala 33:20]
    node _T_6 = eq(io_coin2, UInt<1>("h0")) @[\\src\\main\\scala\\VendingMachine.scala 47:18]
    node _GEN_3 = mux(_T_6, UInt<1>("h0"), stateReg) @[\\src\\main\\scala\\VendingMachine.scala 47:29 48:18 30:25]
    node _GEN_4 = mux(io_coin2, UInt<2>("h2"), _GEN_3) @[\\src\\main\\scala\\VendingMachine.scala 45:22 46:18]
    node _T_7 = asUInt(UInt<2>("h2")) @[\\src\\main\\scala\\VendingMachine.scala 33:20]
    node _T_8 = asUInt(stateReg) @[\\src\\main\\scala\\VendingMachine.scala 33:20]
    node _T_9 = eq(_T_7, _T_8) @[\\src\\main\\scala\\VendingMachine.scala 33:20]
    node _T_10 = eq(io_coin2, UInt<1>("h0")) @[\\src\\main\\scala\\VendingMachine.scala 53:12]
    node _GEN_5 = mux(_T_10, UInt<1>("h0"), stateReg) @[\\src\\main\\scala\\VendingMachine.scala 53:23 54:18 30:25]
    node _T_11 = asUInt(UInt<2>("h3")) @[\\src\\main\\scala\\VendingMachine.scala 33:20]
    node _T_12 = asUInt(stateReg) @[\\src\\main\\scala\\VendingMachine.scala 33:20]
    node _T_13 = eq(_T_11, _T_12) @[\\src\\main\\scala\\VendingMachine.scala 33:20]
    node _T_14 = eq(io_coin5, UInt<1>("h0")) @[\\src\\main\\scala\\VendingMachine.scala 61:18]
    node _GEN_6 = mux(_T_14, UInt<1>("h0"), stateReg) @[\\src\\main\\scala\\VendingMachine.scala 61:29 62:18 30:25]
    node _GEN_7 = mux(io_coin5, UInt<3>("h4"), _GEN_6) @[\\src\\main\\scala\\VendingMachine.scala 59:22 60:18]
    node _T_15 = asUInt(UInt<3>("h4")) @[\\src\\main\\scala\\VendingMachine.scala 33:20]
    node _T_16 = asUInt(stateReg) @[\\src\\main\\scala\\VendingMachine.scala 33:20]
    node _T_17 = eq(_T_15, _T_16) @[\\src\\main\\scala\\VendingMachine.scala 33:20]
    node _T_18 = eq(io_coin5, UInt<1>("h0")) @[\\src\\main\\scala\\VendingMachine.scala 67:12]
    node _GEN_8 = mux(_T_18, UInt<1>("h0"), stateReg) @[\\src\\main\\scala\\VendingMachine.scala 67:23 68:18 30:25]
    node _T_19 = asUInt(UInt<3>("h5")) @[\\src\\main\\scala\\VendingMachine.scala 33:20]
    node _T_20 = asUInt(stateReg) @[\\src\\main\\scala\\VendingMachine.scala 33:20]
    node _T_21 = eq(_T_19, _T_20) @[\\src\\main\\scala\\VendingMachine.scala 33:20]
    node _GEN_9 = mux(io_buy, UInt<3>("h6"), stateReg) @[\\src\\main\\scala\\VendingMachine.scala 73:20 74:18 30:25]
    node _T_22 = asUInt(UInt<3>("h6")) @[\\src\\main\\scala\\VendingMachine.scala 33:20]
    node _T_23 = asUInt(stateReg) @[\\src\\main\\scala\\VendingMachine.scala 33:20]
    node _T_24 = eq(_T_22, _T_23) @[\\src\\main\\scala\\VendingMachine.scala 33:20]
    node _T_25 = eq(io_buy, UInt<1>("h0")) @[\\src\\main\\scala\\VendingMachine.scala 79:12]
    node _GEN_10 = mux(_T_25, UInt<1>("h0"), boughtReg) @[\\src\\main\\scala\\VendingMachine.scala 79:21 80:19 31:26]
    node _GEN_11 = mux(_T_25, UInt<1>("h0"), stateReg) @[\\src\\main\\scala\\VendingMachine.scala 79:21 81:18 30:25]
    node _GEN_12 = mux(_T_24, _GEN_10, boughtReg) @[\\src\\main\\scala\\VendingMachine.scala 33:20 31:26]
    node _GEN_13 = mux(_T_24, _GEN_11, stateReg) @[\\src\\main\\scala\\VendingMachine.scala 33:20 30:25]
    node _GEN_14 = mux(_T_21, _GEN_9, _GEN_13) @[\\src\\main\\scala\\VendingMachine.scala 33:20]
    node _GEN_15 = mux(_T_21, boughtReg, _GEN_12) @[\\src\\main\\scala\\VendingMachine.scala 33:20 31:26]
    node _GEN_16 = mux(_T_17, _GEN_8, _GEN_14) @[\\src\\main\\scala\\VendingMachine.scala 33:20]
    node _GEN_17 = mux(_T_17, boughtReg, _GEN_15) @[\\src\\main\\scala\\VendingMachine.scala 33:20 31:26]
    node _GEN_18 = mux(_T_13, _GEN_7, _GEN_16) @[\\src\\main\\scala\\VendingMachine.scala 33:20]
    node _GEN_19 = mux(_T_13, boughtReg, _GEN_17) @[\\src\\main\\scala\\VendingMachine.scala 33:20 31:26]
    node _GEN_20 = mux(_T_9, _GEN_5, _GEN_18) @[\\src\\main\\scala\\VendingMachine.scala 33:20]
    node _GEN_21 = mux(_T_9, boughtReg, _GEN_19) @[\\src\\main\\scala\\VendingMachine.scala 33:20 31:26]
    node _GEN_22 = mux(_T_5, _GEN_4, _GEN_20) @[\\src\\main\\scala\\VendingMachine.scala 33:20]
    node _GEN_23 = mux(_T_5, boughtReg, _GEN_21) @[\\src\\main\\scala\\VendingMachine.scala 33:20 31:26]
    node _GEN_24 = mux(_T_2, _GEN_2, _GEN_22) @[\\src\\main\\scala\\VendingMachine.scala 33:20]
    node _GEN_25 = mux(_T_2, boughtReg, _GEN_23) @[\\src\\main\\scala\\VendingMachine.scala 33:20 31:26]
    node _T_26 = asUInt(UInt<1>("h1")) @[\\src\\main\\scala\\VendingMachine.scala 87:20]
    node _T_27 = asUInt(stateReg) @[\\src\\main\\scala\\VendingMachine.scala 87:20]
    node _T_28 = eq(_T_26, _T_27) @[\\src\\main\\scala\\VendingMachine.scala 87:20]
    node _T_29 = asUInt(UInt<2>("h2")) @[\\src\\main\\scala\\VendingMachine.scala 87:20]
    node _T_30 = asUInt(stateReg) @[\\src\\main\\scala\\VendingMachine.scala 87:20]
    node _T_31 = eq(_T_29, _T_30) @[\\src\\main\\scala\\VendingMachine.scala 87:20]
    node _T_32 = asUInt(UInt<2>("h3")) @[\\src\\main\\scala\\VendingMachine.scala 87:20]
    node _T_33 = asUInt(stateReg) @[\\src\\main\\scala\\VendingMachine.scala 87:20]
    node _T_34 = eq(_T_32, _T_33) @[\\src\\main\\scala\\VendingMachine.scala 87:20]
    node _T_35 = asUInt(UInt<3>("h4")) @[\\src\\main\\scala\\VendingMachine.scala 87:20]
    node _T_36 = asUInt(stateReg) @[\\src\\main\\scala\\VendingMachine.scala 87:20]
    node _T_37 = eq(_T_35, _T_36) @[\\src\\main\\scala\\VendingMachine.scala 87:20]
    node _GEN_26 = mux(_T_37, UInt<1>("h0"), UInt<4>("h0")) @[\\src\\main\\scala\\VendingMachine.scala 87:20 86:30 91:32]
    node _GEN_27 = mux(_T_34, UInt<3>("h5"), _GEN_26) @[\\src\\main\\scala\\VendingMachine.scala 87:20 90:28]
    node _GEN_28 = mux(_T_31, UInt<1>("h0"), _GEN_27) @[\\src\\main\\scala\\VendingMachine.scala 87:20 89:32]
    node _GEN_29 = mux(_T_28, UInt<2>("h2"), _GEN_28) @[\\src\\main\\scala\\VendingMachine.scala 87:20 88:28]
    reg sumReg : UInt<6>, clock with :
      reset => (UInt<1>("h0"), sumReg) @[\\src\\main\\scala\\VendingMachine.scala 94:23]
    node _sumReg_T = eq(stateReg, UInt<3>("h5")) @[\\src\\main\\scala\\VendingMachine.scala 95:44]
    node _sumReg_T_1 = and(io_releaseCan, _sumReg_T) @[\\src\\main\\scala\\VendingMachine.scala 95:31]
    node _sumReg_T_2 = sub(sumReg, io_price) @[\\src\\main\\scala\\VendingMachine.scala 95:63]
    node _sumReg_T_3 = tail(_sumReg_T_2, 1) @[\\src\\main\\scala\\VendingMachine.scala 95:63]
    node coinValue = _GEN_29 @[\\src\\main\\scala\\VendingMachine.scala 86:30]
    node _sumReg_T_4 = add(sumReg, coinValue) @[\\src\\main\\scala\\VendingMachine.scala 95:82]
    node _sumReg_T_5 = tail(_sumReg_T_4, 1) @[\\src\\main\\scala\\VendingMachine.scala 95:82]
    node _sumReg_T_6 = mux(_sumReg_T_1, _sumReg_T_3, _sumReg_T_5) @[\\src\\main\\scala\\VendingMachine.scala 95:16]
    node _T_38 = eq(stateReg, UInt<3>("h5")) @[\\src\\main\\scala\\VendingMachine.scala 97:35]
    node _T_39 = and(io_releaseCan, _T_38) @[\\src\\main\\scala\\VendingMachine.scala 97:22]
    node _GEN_30 = mux(_T_39, UInt<1>("h1"), _GEN_25) @[\\src\\main\\scala\\VendingMachine.scala 97:47 98:15]
    node sumGreaterThanPrice = geq(sumReg, io_price) @[\\src\\main\\scala\\VendingMachine.scala 101:36]
    node _io_releaseCan_T = or(sumGreaterThanPrice, boughtReg) @[\\src\\main\\scala\\VendingMachine.scala 103:50]
    node _io_releaseCan_T_1 = and(io_buy, _io_releaseCan_T) @[\\src\\main\\scala\\VendingMachine.scala 103:27]
    node _io_alarm_T = not(boughtReg) @[\\src\\main\\scala\\VendingMachine.scala 104:15]
    node _io_alarm_T_1 = xor(io_buy, io_releaseCan) @[\\src\\main\\scala\\VendingMachine.scala 104:36]
    node _io_alarm_T_2 = and(_io_alarm_T, _io_alarm_T_1) @[\\src\\main\\scala\\VendingMachine.scala 104:26]
    node secondPriceDigit = div(io_price, UInt<4>("ha")) @[\\src\\main\\scala\\VendingMachine.scala 106:35]
    node _firstPriceDigit_T = mul(secondPriceDigit, UInt<4>("ha")) @[\\src\\main\\scala\\VendingMachine.scala 107:54]
    node _firstPriceDigit_T_1 = sub(io_price, _firstPriceDigit_T) @[\\src\\main\\scala\\VendingMachine.scala 107:34]
    node firstPriceDigit = tail(_firstPriceDigit_T_1, 1) @[\\src\\main\\scala\\VendingMachine.scala 107:34]
    node secondSumDigit = div(sumReg, UInt<4>("ha")) @[\\src\\main\\scala\\VendingMachine.scala 109:31]
    node _firstSumDigit_T = mul(secondSumDigit, UInt<4>("ha")) @[\\src\\main\\scala\\VendingMachine.scala 110:48]
    node _firstSumDigit_T_1 = sub(sumReg, _firstSumDigit_T) @[\\src\\main\\scala\\VendingMachine.scala 110:30]
    node firstSumDigit = tail(_firstSumDigit_T_1, 1) @[\\src\\main\\scala\\VendingMachine.scala 110:30]
    reg cntReg : UInt<50>, clock with :
      reset => (UInt<1>("h0"), cntReg) @[\\src\\main\\scala\\VendingMachine.scala 112:24]
    reg segReg : UInt<8>, clock with :
      reset => (UInt<1>("h0"), segReg) @[\\src\\main\\scala\\VendingMachine.scala 113:24]
    node _cntReg_T = add(cntReg, UInt<1>("h1")) @[\\src\\main\\scala\\VendingMachine.scala 114:20]
    node _cntReg_T_1 = tail(_cntReg_T, 1) @[\\src\\main\\scala\\VendingMachine.scala 114:20]
    node _T_40 = eq(cntReg, UInt<5>("h14")) @[\\src\\main\\scala\\VendingMachine.scala 115:15]
    node _T_41 = eq(segReg, UInt<2>("h3")) @[\\src\\main\\scala\\VendingMachine.scala 117:17]
    node _segReg_T = add(segReg, UInt<1>("h1")) @[\\src\\main\\scala\\VendingMachine.scala 120:24]
    node _segReg_T_1 = tail(_segReg_T, 1) @[\\src\\main\\scala\\VendingMachine.scala 120:24]
    node _GEN_31 = mux(_T_41, UInt<1>("h0"), _segReg_T_1) @[\\src\\main\\scala\\VendingMachine.scala 117:26 118:14 120:14]
    node _GEN_32 = mux(_T_40, UInt<1>("h0"), _cntReg_T_1) @[\\src\\main\\scala\\VendingMachine.scala 114:10 115:29 116:12]
    node _GEN_33 = mux(_T_40, _GEN_31, segReg) @[\\src\\main\\scala\\VendingMachine.scala 113:24 115:29]
    reg muxOut1 : UInt<4>, clock with :
      reset => (UInt<1>("h0"), muxOut1) @[\\src\\main\\scala\\VendingMachine.scala 125:25]
    node _muxOut1_T = bits(segReg, 1, 0)
    node _GEN_42 = mux(io_alarm, UInt<4>("ha"), secondSumDigit) @[\\src\\main\\scala\\VendingMachine.scala 127:19 128:10 134:10]
    node m_0 = pad(_GEN_42, 8) @[\\src\\main\\scala\\VendingMachine.scala 124:15]
    node _GEN_34 = validif(eq(UInt<1>("h0"), _muxOut1_T), m_0) @[\\src\\main\\scala\\VendingMachine.scala 132:{13,13}]
    node _GEN_43 = mux(io_alarm, UInt<4>("hb"), firstSumDigit) @[\\src\\main\\scala\\VendingMachine.scala 127:19 129:10 135:10]
    node m_1 = bits(_GEN_43, 7, 0) @[\\src\\main\\scala\\VendingMachine.scala 124:15]
    node _GEN_35 = mux(eq(UInt<1>("h1"), _muxOut1_T), m_1, _GEN_34) @[\\src\\main\\scala\\VendingMachine.scala 132:{13,13}]
    node _GEN_44 = mux(io_alarm, UInt<4>("hc"), secondPriceDigit) @[\\src\\main\\scala\\VendingMachine.scala 127:19 130:10 136:10]
    node m_2 = pad(_GEN_44, 8) @[\\src\\main\\scala\\VendingMachine.scala 124:15]
    node _GEN_36 = mux(eq(UInt<2>("h2"), _muxOut1_T), m_2, _GEN_35) @[\\src\\main\\scala\\VendingMachine.scala 132:{13,13}]
    node _GEN_45 = mux(io_alarm, UInt<4>("hd"), firstPriceDigit) @[\\src\\main\\scala\\VendingMachine.scala 127:19 131:10 137:10]
    node m_3 = bits(_GEN_45, 7, 0) @[\\src\\main\\scala\\VendingMachine.scala 124:15]
    node _GEN_37 = mux(eq(UInt<2>("h3"), _muxOut1_T), m_3, _GEN_36) @[\\src\\main\\scala\\VendingMachine.scala 132:{13,13}]
    node _muxOut1_T_1 = bits(segReg, 1, 0)
    node _GEN_38 = validif(eq(UInt<1>("h0"), _muxOut1_T_1), m_0) @[\\src\\main\\scala\\VendingMachine.scala 138:{13,13}]
    node _GEN_39 = mux(eq(UInt<1>("h1"), _muxOut1_T_1), m_1, _GEN_38) @[\\src\\main\\scala\\VendingMachine.scala 138:{13,13}]
    node _GEN_40 = mux(eq(UInt<2>("h2"), _muxOut1_T_1), m_2, _GEN_39) @[\\src\\main\\scala\\VendingMachine.scala 138:{13,13}]
    node _GEN_41 = mux(eq(UInt<2>("h3"), _muxOut1_T_1), m_3, _GEN_40) @[\\src\\main\\scala\\VendingMachine.scala 138:{13,13}]
    node _m_muxOut1_T = _GEN_37 @[\\src\\main\\scala\\VendingMachine.scala 132:13]
    node _m_muxOut1_T_1 = _GEN_41 @[\\src\\main\\scala\\VendingMachine.scala 138:13]
    node _GEN_46 = mux(io_alarm, _m_muxOut1_T, _m_muxOut1_T_1) @[\\src\\main\\scala\\VendingMachine.scala 127:19 132:13 138:13]
    node _io_an_T = bits(segReg, 1, 0)
    node g_0 = UInt<8>("h8") @[\\src\\main\\scala\\VendingMachine.scala 141:15 142:8]
    node _GEN_47 = validif(eq(UInt<1>("h0"), _io_an_T), g_0) @[\\src\\main\\scala\\VendingMachine.scala 146:{12,12}]
    node g_1 = UInt<8>("h4") @[\\src\\main\\scala\\VendingMachine.scala 141:15 143:8]
    node _GEN_48 = mux(eq(UInt<1>("h1"), _io_an_T), g_1, _GEN_47) @[\\src\\main\\scala\\VendingMachine.scala 146:{12,12}]
    node g_2 = UInt<8>("h2") @[\\src\\main\\scala\\VendingMachine.scala 141:15 144:8]
    node _GEN_49 = mux(eq(UInt<2>("h2"), _io_an_T), g_2, _GEN_48) @[\\src\\main\\scala\\VendingMachine.scala 146:{12,12}]
    node g_3 = UInt<8>("h1") @[\\src\\main\\scala\\VendingMachine.scala 141:15 145:8]
    node _GEN_50 = mux(eq(UInt<2>("h3"), _io_an_T), g_3, _GEN_49) @[\\src\\main\\scala\\VendingMachine.scala 146:{12,12}]
    node _g_io_an_T = _GEN_50 @[\\src\\main\\scala\\VendingMachine.scala 146:12]
    node _io_an_T_1 = not(_g_io_an_T) @[\\src\\main\\scala\\VendingMachine.scala 146:12]
    node _T_42 = eq(UInt<1>("h0"), muxOut1) @[\\src\\main\\scala\\VendingMachine.scala 148:19]
    node _T_43 = eq(UInt<1>("h1"), muxOut1) @[\\src\\main\\scala\\VendingMachine.scala 148:19]
    node _T_44 = eq(UInt<2>("h2"), muxOut1) @[\\src\\main\\scala\\VendingMachine.scala 148:19]
    node _T_45 = eq(UInt<2>("h3"), muxOut1) @[\\src\\main\\scala\\VendingMachine.scala 148:19]
    node _T_46 = eq(UInt<3>("h4"), muxOut1) @[\\src\\main\\scala\\VendingMachine.scala 148:19]
    node _T_47 = eq(UInt<3>("h5"), muxOut1) @[\\src\\main\\scala\\VendingMachine.scala 148:19]
    node _T_48 = eq(UInt<3>("h6"), muxOut1) @[\\src\\main\\scala\\VendingMachine.scala 148:19]
    node _T_49 = eq(UInt<3>("h7"), muxOut1) @[\\src\\main\\scala\\VendingMachine.scala 148:19]
    node _T_50 = eq(UInt<4>("h8"), muxOut1) @[\\src\\main\\scala\\VendingMachine.scala 148:19]
    node _T_51 = eq(UInt<4>("h9"), muxOut1) @[\\src\\main\\scala\\VendingMachine.scala 148:19]
    node _T_52 = eq(UInt<4>("ha"), muxOut1) @[\\src\\main\\scala\\VendingMachine.scala 148:19]
    node _T_53 = eq(UInt<4>("hb"), muxOut1) @[\\src\\main\\scala\\VendingMachine.scala 148:19]
    node _T_54 = eq(UInt<4>("hc"), muxOut1) @[\\src\\main\\scala\\VendingMachine.scala 148:19]
    node _T_55 = eq(UInt<4>("hd"), muxOut1) @[\\src\\main\\scala\\VendingMachine.scala 148:19]
    node _GEN_51 = mux(_T_55, UInt<6>("h38"), UInt<7>("h7f")) @[\\src\\main\\scala\\VendingMachine.scala 148:19 163:29 19:10]
    node _GEN_52 = mux(_T_54, UInt<5>("h1f"), _GEN_51) @[\\src\\main\\scala\\VendingMachine.scala 148:19 162:29]
    node _GEN_53 = mux(_T_53, UInt<7>("h79"), _GEN_52) @[\\src\\main\\scala\\VendingMachine.scala 148:19 161:29]
    node _GEN_54 = mux(_T_52, UInt<7>("h71"), _GEN_53) @[\\src\\main\\scala\\VendingMachine.scala 148:19 160:29]
    node _GEN_55 = mux(_T_51, UInt<7>("h67"), _GEN_54) @[\\src\\main\\scala\\VendingMachine.scala 148:19 158:29]
    node _GEN_56 = mux(_T_50, UInt<7>("h7f"), _GEN_55) @[\\src\\main\\scala\\VendingMachine.scala 148:19 157:29]
    node _GEN_57 = mux(_T_49, UInt<3>("h7"), _GEN_56) @[\\src\\main\\scala\\VendingMachine.scala 148:19 156:29]
    node _GEN_58 = mux(_T_48, UInt<7>("h7d"), _GEN_57) @[\\src\\main\\scala\\VendingMachine.scala 148:19 155:29]
    node _GEN_59 = mux(_T_47, UInt<7>("h6d"), _GEN_58) @[\\src\\main\\scala\\VendingMachine.scala 148:19 154:29]
    node _GEN_60 = mux(_T_46, UInt<7>("h66"), _GEN_59) @[\\src\\main\\scala\\VendingMachine.scala 148:19 153:29]
    node _GEN_61 = mux(_T_45, UInt<7>("h4f"), _GEN_60) @[\\src\\main\\scala\\VendingMachine.scala 148:19 152:29]
    node _GEN_62 = mux(_T_44, UInt<7>("h5b"), _GEN_61) @[\\src\\main\\scala\\VendingMachine.scala 148:19 151:29]
    node _GEN_63 = mux(_T_43, UInt<3>("h6"), _GEN_62) @[\\src\\main\\scala\\VendingMachine.scala 148:19 150:29]
    node _GEN_64 = mux(_T_42, UInt<6>("h3f"), _GEN_63) @[\\src\\main\\scala\\VendingMachine.scala 148:19 149:29]
    node sevSeg = _GEN_64 @[\\src\\main\\scala\\VendingMachine.scala 16:27]
    node _io_seg_T = not(sevSeg) @[\\src\\main\\scala\\VendingMachine.scala 166:13]
    io_releaseCan <= _io_releaseCan_T_1 @[\\src\\main\\scala\\VendingMachine.scala 103:17]
    io_alarm <= _io_alarm_T_2 @[\\src\\main\\scala\\VendingMachine.scala 104:12]
    io_seg <= _io_seg_T @[\\src\\main\\scala\\VendingMachine.scala 166:10]
    io_an <= bits(_io_an_T_1, 3, 0) @[\\src\\main\\scala\\VendingMachine.scala 146:9]
    stateReg <= mux(reset, UInt<1>("h0"), _GEN_24) @[\\src\\main\\scala\\VendingMachine.scala 30:{25,25}]
    boughtReg <= mux(reset, UInt<1>("h0"), _GEN_30) @[\\src\\main\\scala\\VendingMachine.scala 31:{26,26}]
    sumReg <= mux(reset, UInt<6>("h0"), _sumReg_T_6) @[\\src\\main\\scala\\VendingMachine.scala 94:{23,23} 95:10]
    cntReg <= mux(reset, UInt<50>("h0"), _GEN_32) @[\\src\\main\\scala\\VendingMachine.scala 112:{24,24}]
    segReg <= mux(reset, UInt<8>("h0"), _GEN_33) @[\\src\\main\\scala\\VendingMachine.scala 113:{24,24}]
    muxOut1 <= bits(mux(reset, UInt<4>("h0"), _GEN_46), 3, 0) @[\\src\\main\\scala\\VendingMachine.scala 125:{25,25}]
