union V_1 F_1 ( union V_1 V_2 )\r\n{\r\nstruct V_3 V_4 ;\r\nunion V_1 V_5 , V_6 , V_7 ;\r\nunsigned V_8 , V_9 ;\r\nV_10 ;\r\nV_11 ;\r\nF_2 () ;\r\nV_12 ;\r\nswitch ( V_13 ) {\r\ncase V_14 :\r\nreturn F_3 ( V_2 ) ;\r\ncase V_15 :\r\nreturn V_2 ;\r\ncase V_16 :\r\nreturn V_2 ;\r\ncase V_17 :\r\nif ( V_18 ) {\r\nF_4 ( V_19 ) ;\r\nreturn F_5 () ;\r\n}\r\nreturn V_2 ;\r\ncase V_20 :\r\nV_21 ;\r\ncase V_22 :\r\nif ( V_18 ) {\r\nF_4 ( V_19 ) ;\r\nreturn F_5 () ;\r\n}\r\nbreak;\r\n}\r\nV_4 = V_23 ;\r\nV_23 . V_24 &= ~ V_25 ;\r\nV_23 . V_26 &= ~ V_25 ;\r\nV_23 . V_27 = V_28 ;\r\nV_8 = 0 ;\r\nif ( V_29 > 512 ) {\r\nV_29 -= 512 ;\r\nV_8 += 256 ;\r\n} else if ( V_29 < - 512 ) {\r\nV_29 += 512 ;\r\nV_8 -= 256 ;\r\n}\r\nV_5 = V_2 = F_6 ( 0 , V_29 + V_30 , V_31 & ~ V_32 ) ;\r\nV_9 = V_5 . V_33 >> 32 ;\r\nV_9 = ( V_9 >> 1 ) + 0x1ff80000 ;\r\nV_9 = V_9 - V_34 [ ( V_9 >> 15 ) & 31 ] ;\r\nV_5 . V_33 = ( ( V_35 ) V_9 << 32 ) | ( V_5 . V_33 & 0xffffffff ) ;\r\nV_7 = F_7 ( V_2 , V_5 ) ;\r\nV_5 = F_8 ( V_5 , V_7 ) ;\r\nV_5 . V_33 -= 0x0010000600000000LL ;\r\nV_5 . V_33 &= 0xffffffff00000000LL ;\r\nV_6 = V_7 = F_9 ( V_5 , V_5 ) ;\r\nV_7 . V_36 += 0x001 ;\r\nV_7 = F_8 ( V_7 , V_6 ) ;\r\nV_6 = F_9 ( F_10 ( V_2 , V_6 ) , V_5 ) ;\r\nV_7 = F_7 ( V_6 , F_8 ( V_7 , V_2 ) ) ;\r\nV_7 . V_36 += 0x001 ;\r\nV_5 = F_8 ( V_5 , V_7 ) ;\r\nV_23 . V_27 = V_37 ;\r\nV_23 . V_26 &= ~ V_25 ;\r\nV_7 = F_7 ( V_2 , V_5 ) ;\r\nif ( V_23 . V_26 & V_25 || V_7 . V_33 != V_5 . V_33 ) {\r\nif ( ! ( V_23 . V_26 & V_25 ) )\r\nV_7 . V_33 -= 1 ;\r\nV_4 . V_38 |= V_25 ;\r\nV_4 . V_26 |= V_25 ;\r\nswitch ( V_4 . V_27 ) {\r\ncase V_39 :\r\nV_5 . V_33 += 1 ;\r\ncase V_28 :\r\nV_7 . V_33 += 1 ;\r\nbreak;\r\n}\r\nV_5 = F_8 ( V_5 , V_7 ) ;\r\nV_8 -= 1 ;\r\n}\r\nV_5 . V_36 += V_8 ;\r\nV_23 = V_4 ;\r\nreturn V_5 ;\r\n}
