

================================================================
== Vitis HLS Report for 'recip_fixed_32_10_s'
================================================================
* Date:           Wed Jul 31 17:00:51 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Deit_cpp
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.915 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       49|       49|  0.490 us|  0.490 us|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 50


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 50
* Pipeline : 1
  Pipeline-0 : II = 1, D = 50, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.48>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specpipeline_ln440 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_24" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:440]   --->   Operation 51 'specpipeline' 'specpipeline_ln440' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%x_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %x"   --->   Operation 52 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.99ns)   --->   "%icmp_ln1653 = icmp_eq  i32 %x_read, i32 0"   --->   Operation 53 'icmp' 'icmp_ln1653' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.42ns)   --->   "%br_ln441 = br i1 %icmp_ln1653, void %_ZNK13ap_fixed_baseILi32ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi10ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit, void %return" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:441]   --->   Operation 54 'br' 'br_ln441' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln1303 = sext i32 %x_read"   --->   Operation 55 'sext' 'sext_ln1303' <Predicate = (!icmp_ln1653)> <Delay = 0.00>
ST_1 : Operation 56 [50/50] (1.48ns)   --->   "%sdiv_ln1303 = sdiv i46 17592186044416, i46 %sext_ln1303"   --->   Operation 56 'sdiv' 'sdiv_ln1303' <Predicate = (!icmp_ln1653)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 1.48>
ST_2 : Operation 57 [49/50] (1.48ns)   --->   "%sdiv_ln1303 = sdiv i46 17592186044416, i46 %sext_ln1303"   --->   Operation 57 'sdiv' 'sdiv_ln1303' <Predicate = (!icmp_ln1653)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.48>
ST_3 : Operation 58 [48/50] (1.48ns)   --->   "%sdiv_ln1303 = sdiv i46 17592186044416, i46 %sext_ln1303"   --->   Operation 58 'sdiv' 'sdiv_ln1303' <Predicate = (!icmp_ln1653)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.48>
ST_4 : Operation 59 [47/50] (1.48ns)   --->   "%sdiv_ln1303 = sdiv i46 17592186044416, i46 %sext_ln1303"   --->   Operation 59 'sdiv' 'sdiv_ln1303' <Predicate = (!icmp_ln1653)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.48>
ST_5 : Operation 60 [46/50] (1.48ns)   --->   "%sdiv_ln1303 = sdiv i46 17592186044416, i46 %sext_ln1303"   --->   Operation 60 'sdiv' 'sdiv_ln1303' <Predicate = (!icmp_ln1653)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.48>
ST_6 : Operation 61 [45/50] (1.48ns)   --->   "%sdiv_ln1303 = sdiv i46 17592186044416, i46 %sext_ln1303"   --->   Operation 61 'sdiv' 'sdiv_ln1303' <Predicate = (!icmp_ln1653)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.48>
ST_7 : Operation 62 [44/50] (1.48ns)   --->   "%sdiv_ln1303 = sdiv i46 17592186044416, i46 %sext_ln1303"   --->   Operation 62 'sdiv' 'sdiv_ln1303' <Predicate = (!icmp_ln1653)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.48>
ST_8 : Operation 63 [43/50] (1.48ns)   --->   "%sdiv_ln1303 = sdiv i46 17592186044416, i46 %sext_ln1303"   --->   Operation 63 'sdiv' 'sdiv_ln1303' <Predicate = (!icmp_ln1653)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.48>
ST_9 : Operation 64 [42/50] (1.48ns)   --->   "%sdiv_ln1303 = sdiv i46 17592186044416, i46 %sext_ln1303"   --->   Operation 64 'sdiv' 'sdiv_ln1303' <Predicate = (!icmp_ln1653)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.48>
ST_10 : Operation 65 [41/50] (1.48ns)   --->   "%sdiv_ln1303 = sdiv i46 17592186044416, i46 %sext_ln1303"   --->   Operation 65 'sdiv' 'sdiv_ln1303' <Predicate = (!icmp_ln1653)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.48>
ST_11 : Operation 66 [40/50] (1.48ns)   --->   "%sdiv_ln1303 = sdiv i46 17592186044416, i46 %sext_ln1303"   --->   Operation 66 'sdiv' 'sdiv_ln1303' <Predicate = (!icmp_ln1653)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.48>
ST_12 : Operation 67 [39/50] (1.48ns)   --->   "%sdiv_ln1303 = sdiv i46 17592186044416, i46 %sext_ln1303"   --->   Operation 67 'sdiv' 'sdiv_ln1303' <Predicate = (!icmp_ln1653)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.48>
ST_13 : Operation 68 [38/50] (1.48ns)   --->   "%sdiv_ln1303 = sdiv i46 17592186044416, i46 %sext_ln1303"   --->   Operation 68 'sdiv' 'sdiv_ln1303' <Predicate = (!icmp_ln1653)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.48>
ST_14 : Operation 69 [37/50] (1.48ns)   --->   "%sdiv_ln1303 = sdiv i46 17592186044416, i46 %sext_ln1303"   --->   Operation 69 'sdiv' 'sdiv_ln1303' <Predicate = (!icmp_ln1653)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.48>
ST_15 : Operation 70 [36/50] (1.48ns)   --->   "%sdiv_ln1303 = sdiv i46 17592186044416, i46 %sext_ln1303"   --->   Operation 70 'sdiv' 'sdiv_ln1303' <Predicate = (!icmp_ln1653)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.48>
ST_16 : Operation 71 [35/50] (1.48ns)   --->   "%sdiv_ln1303 = sdiv i46 17592186044416, i46 %sext_ln1303"   --->   Operation 71 'sdiv' 'sdiv_ln1303' <Predicate = (!icmp_ln1653)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.48>
ST_17 : Operation 72 [34/50] (1.48ns)   --->   "%sdiv_ln1303 = sdiv i46 17592186044416, i46 %sext_ln1303"   --->   Operation 72 'sdiv' 'sdiv_ln1303' <Predicate = (!icmp_ln1653)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.48>
ST_18 : Operation 73 [33/50] (1.48ns)   --->   "%sdiv_ln1303 = sdiv i46 17592186044416, i46 %sext_ln1303"   --->   Operation 73 'sdiv' 'sdiv_ln1303' <Predicate = (!icmp_ln1653)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.48>
ST_19 : Operation 74 [32/50] (1.48ns)   --->   "%sdiv_ln1303 = sdiv i46 17592186044416, i46 %sext_ln1303"   --->   Operation 74 'sdiv' 'sdiv_ln1303' <Predicate = (!icmp_ln1653)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.48>
ST_20 : Operation 75 [31/50] (1.48ns)   --->   "%sdiv_ln1303 = sdiv i46 17592186044416, i46 %sext_ln1303"   --->   Operation 75 'sdiv' 'sdiv_ln1303' <Predicate = (!icmp_ln1653)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 1.48>
ST_21 : Operation 76 [30/50] (1.48ns)   --->   "%sdiv_ln1303 = sdiv i46 17592186044416, i46 %sext_ln1303"   --->   Operation 76 'sdiv' 'sdiv_ln1303' <Predicate = (!icmp_ln1653)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 1.48>
ST_22 : Operation 77 [29/50] (1.48ns)   --->   "%sdiv_ln1303 = sdiv i46 17592186044416, i46 %sext_ln1303"   --->   Operation 77 'sdiv' 'sdiv_ln1303' <Predicate = (!icmp_ln1653)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 1.48>
ST_23 : Operation 78 [28/50] (1.48ns)   --->   "%sdiv_ln1303 = sdiv i46 17592186044416, i46 %sext_ln1303"   --->   Operation 78 'sdiv' 'sdiv_ln1303' <Predicate = (!icmp_ln1653)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 1.48>
ST_24 : Operation 79 [27/50] (1.48ns)   --->   "%sdiv_ln1303 = sdiv i46 17592186044416, i46 %sext_ln1303"   --->   Operation 79 'sdiv' 'sdiv_ln1303' <Predicate = (!icmp_ln1653)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 1.48>
ST_25 : Operation 80 [26/50] (1.48ns)   --->   "%sdiv_ln1303 = sdiv i46 17592186044416, i46 %sext_ln1303"   --->   Operation 80 'sdiv' 'sdiv_ln1303' <Predicate = (!icmp_ln1653)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 1.48>
ST_26 : Operation 81 [25/50] (1.48ns)   --->   "%sdiv_ln1303 = sdiv i46 17592186044416, i46 %sext_ln1303"   --->   Operation 81 'sdiv' 'sdiv_ln1303' <Predicate = (!icmp_ln1653)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 1.48>
ST_27 : Operation 82 [24/50] (1.48ns)   --->   "%sdiv_ln1303 = sdiv i46 17592186044416, i46 %sext_ln1303"   --->   Operation 82 'sdiv' 'sdiv_ln1303' <Predicate = (!icmp_ln1653)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 1.48>
ST_28 : Operation 83 [23/50] (1.48ns)   --->   "%sdiv_ln1303 = sdiv i46 17592186044416, i46 %sext_ln1303"   --->   Operation 83 'sdiv' 'sdiv_ln1303' <Predicate = (!icmp_ln1653)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 1.48>
ST_29 : Operation 84 [22/50] (1.48ns)   --->   "%sdiv_ln1303 = sdiv i46 17592186044416, i46 %sext_ln1303"   --->   Operation 84 'sdiv' 'sdiv_ln1303' <Predicate = (!icmp_ln1653)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 1.48>
ST_30 : Operation 85 [21/50] (1.48ns)   --->   "%sdiv_ln1303 = sdiv i46 17592186044416, i46 %sext_ln1303"   --->   Operation 85 'sdiv' 'sdiv_ln1303' <Predicate = (!icmp_ln1653)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 1.48>
ST_31 : Operation 86 [20/50] (1.48ns)   --->   "%sdiv_ln1303 = sdiv i46 17592186044416, i46 %sext_ln1303"   --->   Operation 86 'sdiv' 'sdiv_ln1303' <Predicate = (!icmp_ln1653)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 1.48>
ST_32 : Operation 87 [19/50] (1.48ns)   --->   "%sdiv_ln1303 = sdiv i46 17592186044416, i46 %sext_ln1303"   --->   Operation 87 'sdiv' 'sdiv_ln1303' <Predicate = (!icmp_ln1653)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 1.48>
ST_33 : Operation 88 [18/50] (1.48ns)   --->   "%sdiv_ln1303 = sdiv i46 17592186044416, i46 %sext_ln1303"   --->   Operation 88 'sdiv' 'sdiv_ln1303' <Predicate = (!icmp_ln1653)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 1.48>
ST_34 : Operation 89 [17/50] (1.48ns)   --->   "%sdiv_ln1303 = sdiv i46 17592186044416, i46 %sext_ln1303"   --->   Operation 89 'sdiv' 'sdiv_ln1303' <Predicate = (!icmp_ln1653)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 1.48>
ST_35 : Operation 90 [16/50] (1.48ns)   --->   "%sdiv_ln1303 = sdiv i46 17592186044416, i46 %sext_ln1303"   --->   Operation 90 'sdiv' 'sdiv_ln1303' <Predicate = (!icmp_ln1653)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 1.48>
ST_36 : Operation 91 [15/50] (1.48ns)   --->   "%sdiv_ln1303 = sdiv i46 17592186044416, i46 %sext_ln1303"   --->   Operation 91 'sdiv' 'sdiv_ln1303' <Predicate = (!icmp_ln1653)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 1.48>
ST_37 : Operation 92 [14/50] (1.48ns)   --->   "%sdiv_ln1303 = sdiv i46 17592186044416, i46 %sext_ln1303"   --->   Operation 92 'sdiv' 'sdiv_ln1303' <Predicate = (!icmp_ln1653)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 1.48>
ST_38 : Operation 93 [13/50] (1.48ns)   --->   "%sdiv_ln1303 = sdiv i46 17592186044416, i46 %sext_ln1303"   --->   Operation 93 'sdiv' 'sdiv_ln1303' <Predicate = (!icmp_ln1653)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 1.48>
ST_39 : Operation 94 [12/50] (1.48ns)   --->   "%sdiv_ln1303 = sdiv i46 17592186044416, i46 %sext_ln1303"   --->   Operation 94 'sdiv' 'sdiv_ln1303' <Predicate = (!icmp_ln1653)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 1.48>
ST_40 : Operation 95 [11/50] (1.48ns)   --->   "%sdiv_ln1303 = sdiv i46 17592186044416, i46 %sext_ln1303"   --->   Operation 95 'sdiv' 'sdiv_ln1303' <Predicate = (!icmp_ln1653)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 1.48>
ST_41 : Operation 96 [10/50] (1.48ns)   --->   "%sdiv_ln1303 = sdiv i46 17592186044416, i46 %sext_ln1303"   --->   Operation 96 'sdiv' 'sdiv_ln1303' <Predicate = (!icmp_ln1653)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 1.48>
ST_42 : Operation 97 [9/50] (1.48ns)   --->   "%sdiv_ln1303 = sdiv i46 17592186044416, i46 %sext_ln1303"   --->   Operation 97 'sdiv' 'sdiv_ln1303' <Predicate = (!icmp_ln1653)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 1.48>
ST_43 : Operation 98 [8/50] (1.48ns)   --->   "%sdiv_ln1303 = sdiv i46 17592186044416, i46 %sext_ln1303"   --->   Operation 98 'sdiv' 'sdiv_ln1303' <Predicate = (!icmp_ln1653)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 1.48>
ST_44 : Operation 99 [7/50] (1.48ns)   --->   "%sdiv_ln1303 = sdiv i46 17592186044416, i46 %sext_ln1303"   --->   Operation 99 'sdiv' 'sdiv_ln1303' <Predicate = (!icmp_ln1653)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 1.48>
ST_45 : Operation 100 [6/50] (1.48ns)   --->   "%sdiv_ln1303 = sdiv i46 17592186044416, i46 %sext_ln1303"   --->   Operation 100 'sdiv' 'sdiv_ln1303' <Predicate = (!icmp_ln1653)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 1.48>
ST_46 : Operation 101 [5/50] (1.48ns)   --->   "%sdiv_ln1303 = sdiv i46 17592186044416, i46 %sext_ln1303"   --->   Operation 101 'sdiv' 'sdiv_ln1303' <Predicate = (!icmp_ln1653)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 1.48>
ST_47 : Operation 102 [4/50] (1.48ns)   --->   "%sdiv_ln1303 = sdiv i46 17592186044416, i46 %sext_ln1303"   --->   Operation 102 'sdiv' 'sdiv_ln1303' <Predicate = (!icmp_ln1653)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 1.48>
ST_48 : Operation 103 [3/50] (1.48ns)   --->   "%sdiv_ln1303 = sdiv i46 17592186044416, i46 %sext_ln1303"   --->   Operation 103 'sdiv' 'sdiv_ln1303' <Predicate = (!icmp_ln1653)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 1.48>
ST_49 : Operation 104 [2/50] (1.48ns)   --->   "%sdiv_ln1303 = sdiv i46 17592186044416, i46 %sext_ln1303"   --->   Operation 104 'sdiv' 'sdiv_ln1303' <Predicate = (!icmp_ln1653)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 1.91>
ST_50 : Operation 105 [1/50] (1.48ns)   --->   "%sdiv_ln1303 = sdiv i46 17592186044416, i46 %sext_ln1303"   --->   Operation 105 'sdiv' 'sdiv_ln1303' <Predicate = (!icmp_ln1653)> <Delay = 1.48> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 49> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln813 = trunc i32 %sdiv_ln1303"   --->   Operation 106 'trunc' 'trunc_ln813' <Predicate = (!icmp_ln1653)> <Delay = 0.00>
ST_50 : Operation 107 [1/1] (0.42ns)   --->   "%br_ln0 = br void %return"   --->   Operation 107 'br' 'br_ln0' <Predicate = (!icmp_ln1653)> <Delay = 0.42>
ST_50 : Operation 108 [1/1] (0.00ns)   --->   "%agg_result_0 = phi i32 %trunc_ln813, void %_ZNK13ap_fixed_baseILi32ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi32ELi10ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit, i32 0, void %entry"   --->   Operation 108 'phi' 'agg_result_0' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 109 [1/1] (0.00ns)   --->   "%ret_ln444 = ret i32 %agg_result_0" [E:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/hls_sqrt_apfixed.h:444]   --->   Operation 109 'ret' 'ret_ln444' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 1
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specpipeline_ln440 (specpipeline) [ 000000000000000000000000000000000000000000000000000]
x_read             (read        ) [ 000000000000000000000000000000000000000000000000000]
icmp_ln1653        (icmp        ) [ 011111111111111111111111111111111111111111111111111]
br_ln441           (br          ) [ 011111111111111111111111111111111111111111111111111]
sext_ln1303        (sext        ) [ 011111111111111111111111111111111111111111111111111]
sdiv_ln1303        (sdiv        ) [ 000000000000000000000000000000000000000000000000000]
trunc_ln813        (trunc       ) [ 000000000000000000000000000000000000000000000000000]
br_ln0             (br          ) [ 000000000000000000000000000000000000000000000000000]
agg_result_0       (phi         ) [ 011111111111111111111111111111111111111111111111111]
ret_ln444          (ret         ) [ 000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1004" name="x_read_read_fu_14">
<pin_list>
<pin id="15" dir="0" index="0" bw="32" slack="0"/>
<pin id="16" dir="0" index="1" bw="32" slack="0"/>
<pin id="17" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="20" class="1005" name="agg_result_0_reg_20">
<pin_list>
<pin id="21" dir="0" index="0" bw="32" slack="49"/>
<pin id="22" dir="1" index="1" bw="32" slack="49"/>
</pin_list>
<bind>
<opset="agg_result_0 (phireg) "/>
</bind>
</comp>

<comp id="24" class="1004" name="agg_result_0_phi_fu_24">
<pin_list>
<pin id="25" dir="0" index="0" bw="32" slack="0"/>
<pin id="26" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="27" dir="0" index="2" bw="1" slack="49"/>
<pin id="28" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="29" dir="1" index="4" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_0/50 "/>
</bind>
</comp>

<comp id="31" class="1004" name="icmp_ln1653_fu_31">
<pin_list>
<pin id="32" dir="0" index="0" bw="32" slack="0"/>
<pin id="33" dir="0" index="1" bw="1" slack="0"/>
<pin id="34" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1653/1 "/>
</bind>
</comp>

<comp id="37" class="1004" name="sext_ln1303_fu_37">
<pin_list>
<pin id="38" dir="0" index="0" bw="32" slack="0"/>
<pin id="39" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1303/1 "/>
</bind>
</comp>

<comp id="41" class="1004" name="grp_fu_41">
<pin_list>
<pin id="42" dir="0" index="0" bw="46" slack="0"/>
<pin id="43" dir="0" index="1" bw="32" slack="0"/>
<pin id="44" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sdiv(15) " fcode="sdiv"/>
<opset="sdiv_ln1303/1 "/>
</bind>
</comp>

<comp id="47" class="1004" name="trunc_ln813_fu_47">
<pin_list>
<pin id="48" dir="0" index="0" bw="32" slack="0"/>
<pin id="49" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln813/50 "/>
</bind>
</comp>

<comp id="52" class="1005" name="icmp_ln1653_reg_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="1"/>
<pin id="54" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1653 "/>
</bind>
</comp>

<comp id="56" class="1005" name="sext_ln1303_reg_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="46" slack="1"/>
<pin id="58" dir="1" index="1" bw="46" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1303 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="18"><net_src comp="10" pin="0"/><net_sink comp="14" pin=0"/></net>

<net id="19"><net_src comp="0" pin="0"/><net_sink comp="14" pin=1"/></net>

<net id="23"><net_src comp="6" pin="0"/><net_sink comp="20" pin=0"/></net>

<net id="30"><net_src comp="20" pin="1"/><net_sink comp="24" pin=2"/></net>

<net id="35"><net_src comp="14" pin="2"/><net_sink comp="31" pin=0"/></net>

<net id="36"><net_src comp="6" pin="0"/><net_sink comp="31" pin=1"/></net>

<net id="40"><net_src comp="14" pin="2"/><net_sink comp="37" pin=0"/></net>

<net id="45"><net_src comp="12" pin="0"/><net_sink comp="41" pin=0"/></net>

<net id="46"><net_src comp="37" pin="1"/><net_sink comp="41" pin=1"/></net>

<net id="50"><net_src comp="41" pin="2"/><net_sink comp="47" pin=0"/></net>

<net id="51"><net_src comp="47" pin="1"/><net_sink comp="24" pin=0"/></net>

<net id="55"><net_src comp="31" pin="2"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="37" pin="1"/><net_sink comp="56" pin=0"/></net>

<net id="60"><net_src comp="56" pin="1"/><net_sink comp="41" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: recip_fixed<32, 10> : x | {1 }
  - Chain level:
	State 1
		br_ln441 : 1
		sdiv_ln1303 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
		trunc_ln813 : 1
		agg_result_0 : 2
		ret_ln444 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|
| Operation|  Functional Unit  |    FF   |   LUT   |
|----------|-------------------|---------|---------|
|   sdiv   |     grp_fu_41     |   4613  |   3525  |
|----------|-------------------|---------|---------|
|   icmp   | icmp_ln1653_fu_31 |    0    |    20   |
|----------|-------------------|---------|---------|
|   read   | x_read_read_fu_14 |    0    |    0    |
|----------|-------------------|---------|---------|
|   sext   | sext_ln1303_fu_37 |    0    |    0    |
|----------|-------------------|---------|---------|
|   trunc  | trunc_ln813_fu_47 |    0    |    0    |
|----------|-------------------|---------|---------|
|   Total  |                   |   4613  |   3545  |
|----------|-------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|agg_result_0_reg_20|   32   |
| icmp_ln1653_reg_52|    1   |
| sext_ln1303_reg_56|   46   |
+-------------------+--------+
|       Total       |   79   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|-----------|------|------|------|--------||---------||---------|
|    Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------|------|------|------|--------||---------||---------|
| grp_fu_41 |  p1  |   2  |  32  |   64   ||    9    |
|-----------|------|------|------|--------||---------||---------|
|   Total   |      |      |      |   64   ||  0.427  ||    9    |
|-----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |  4613  |  3545  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   79   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |  4692  |  3554  |
+-----------+--------+--------+--------+
