Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Mar 14 18:18:55 2024
| Host         : PLMaple running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file uart_top_control_sets_placed.rpt
| Design       : uart_top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    28 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              27 |            8 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              16 |            5 |
| Yes          | No                    | No                     |              16 |            2 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               1 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------+----------------------------+-------------------------------------------+------------------+----------------+--------------+
|            Clock Signal            |        Enable Signal       |              Set/Reset Signal             | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------+----------------------------+-------------------------------------------+------------------+----------------+--------------+
|  uart_clk_div1/clk_uart            | uart_tx1/txd_i_1_n_0       | uart_tx1/FSM_onehot_tx_cur_st_reg_n_0_[1] |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                     |                            |                                           |                1 |              1 |         1.00 |
|  uart_rx1/rx_nxt_st_reg[1]_i_2_n_0 |                            |                                           |                1 |              2 |         2.00 |
|  uart_tx1/tx_nxt_st                |                            |                                           |                1 |              4 |         4.00 |
|  uart_clk_div1/clk_uart            | uart_rx1/data_i[7]_i_1_n_0 |                                           |                1 |              8 |         8.00 |
|  uart_clk_div1/clk_uart            | uart_tx1/data_o_tmp        |                                           |                1 |              8 |         8.00 |
|  uart_rx1/rx_ne                    |                            |                                           |                2 |              8 |         4.00 |
|  uart_clk_div1/clk_uart            |                            |                                           |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG                     |                            | uart_clk_div1/p_0_in                      |                5 |             16 |         3.20 |
+------------------------------------+----------------------------+-------------------------------------------+------------------+----------------+--------------+


