# CMAKE generated file: DO NOT EDIT!
# Generated by "Unix Makefiles" Generator, CMake Version 3.24

libsrc/scugic/src/CMakeFiles/scugic.dir/xscugic.c.obj
 C:/Verilog/Zynq_AXI_7Segment_Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/scugic/src/xscugic.c
 C:/Verilog/Zynq_AXI_7Segment_Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/xil_types.h
 C:/Verilog/Zynq_AXI_7Segment_Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/bspconfig.h
 C:/Verilog/Zynq_AXI_7Segment_Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/xmem_config.h
 C:/Verilog/Zynq_AXI_7Segment_Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/xparameters_ps.h
 C:/Verilog/Zynq_AXI_7Segment_Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/xil_assert.h
 C:/Verilog/Zynq_AXI_7Segment_Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/xil_types.h
 C:/Verilog/Zynq_AXI_7Segment_Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/scugic/src/xscugic.h
 C:/Verilog/Zynq_AXI_7Segment_Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/xstatus.h
 C:/Verilog/Zynq_AXI_7Segment_Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/xil_assert.h
 C:/Verilog/Zynq_AXI_7Segment_Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/xil_io.h
 C:/Verilog/Zynq_AXI_7Segment_Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/xil_printf.h
 C:/Verilog/Zynq_AXI_7Segment_Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/xstatus.h
 C:/Verilog/Zynq_AXI_7Segment_Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/xpseudo_asm.h
 C:/Verilog/Zynq_AXI_7Segment_Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/xreg_cortexa9.h
 C:/Verilog/Zynq_AXI_7Segment_Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/xpseudo_asm_gcc.h
 C:/Verilog/Zynq_AXI_7Segment_Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/scugic/src/xscugic_hw.h
 C:/Verilog/Zynq_AXI_7Segment_Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/xil_exception.h
 C:/Verilog/Zynq_AXI_7Segment_Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/bspconfig.h
 C:/Verilog/Zynq_AXI_7Segment_Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/xil_spinlock.h
 C:/Verilog/Zynq_AXI_7Segment_Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/xplatform_info.h

libsrc/scugic/src/CMakeFiles/scugic.dir/xscugic_g.c.obj
 C:/Verilog/Zynq_AXI_7Segment_Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/scugic/src/xscugic_g.c
 C:/Verilog/Zynq_AXI_7Segment_Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/scugic/src/xscugic.h
 C:/Verilog/Zynq_AXI_7Segment_Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/xstatus.h
 C:/Verilog/Zynq_AXI_7Segment_Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/xil_types.h
 C:/Verilog/Zynq_AXI_7Segment_Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/bspconfig.h
 C:/Verilog/Zynq_AXI_7Segment_Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/xmem_config.h
 C:/Verilog/Zynq_AXI_7Segment_Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/xparameters_ps.h
 C:/Verilog/Zynq_AXI_7Segment_Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/xil_assert.h
 C:/Verilog/Zynq_AXI_7Segment_Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/xil_io.h
 C:/Verilog/Zynq_AXI_7Segment_Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/xil_printf.h
 C:/Verilog/Zynq_AXI_7Segment_Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/xstatus.h
 C:/Verilog/Zynq_AXI_7Segment_Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/xpseudo_asm.h
 C:/Verilog/Zynq_AXI_7Segment_Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/xreg_cortexa9.h
 C:/Verilog/Zynq_AXI_7Segment_Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/xpseudo_asm_gcc.h
 C:/Verilog/Zynq_AXI_7Segment_Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/scugic/src/xscugic_hw.h
 C:/Verilog/Zynq_AXI_7Segment_Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/xil_types.h
 C:/Verilog/Zynq_AXI_7Segment_Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/xil_assert.h
 C:/Verilog/Zynq_AXI_7Segment_Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/xil_exception.h
 C:/Verilog/Zynq_AXI_7Segment_Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/bspconfig.h
 C:/Verilog/Zynq_AXI_7Segment_Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/xil_spinlock.h

libsrc/scugic/src/CMakeFiles/scugic.dir/xscugic_hw.c.obj
 C:/Verilog/Zynq_AXI_7Segment_Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/scugic/src/xscugic_hw.c
 C:/Verilog/Zynq_AXI_7Segment_Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/xil_types.h
 C:/Verilog/Zynq_AXI_7Segment_Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/bspconfig.h
 C:/Verilog/Zynq_AXI_7Segment_Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/xmem_config.h
 C:/Verilog/Zynq_AXI_7Segment_Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/xparameters_ps.h
 C:/Verilog/Zynq_AXI_7Segment_Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/xil_assert.h
 C:/Verilog/Zynq_AXI_7Segment_Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/xil_types.h
 C:/Verilog/Zynq_AXI_7Segment_Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/scugic/src/xscugic.h
 C:/Verilog/Zynq_AXI_7Segment_Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/xstatus.h
 C:/Verilog/Zynq_AXI_7Segment_Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/xil_assert.h
 C:/Verilog/Zynq_AXI_7Segment_Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/xil_io.h
 C:/Verilog/Zynq_AXI_7Segment_Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/xil_printf.h
 C:/Verilog/Zynq_AXI_7Segment_Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/xstatus.h
 C:/Verilog/Zynq_AXI_7Segment_Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/xpseudo_asm.h
 C:/Verilog/Zynq_AXI_7Segment_Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/xreg_cortexa9.h
 C:/Verilog/Zynq_AXI_7Segment_Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/xpseudo_asm_gcc.h
 C:/Verilog/Zynq_AXI_7Segment_Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/scugic/src/xscugic_hw.h
 C:/Verilog/Zynq_AXI_7Segment_Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/xil_exception.h
 C:/Verilog/Zynq_AXI_7Segment_Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/bspconfig.h
 C:/Verilog/Zynq_AXI_7Segment_Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/xil_spinlock.h

libsrc/scugic/src/CMakeFiles/scugic.dir/xscugic_intr.c.obj
 C:/Verilog/Zynq_AXI_7Segment_Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/scugic/src/xscugic_intr.c
 C:/Verilog/Zynq_AXI_7Segment_Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/xil_types.h
 C:/Verilog/Zynq_AXI_7Segment_Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/bspconfig.h
 C:/Verilog/Zynq_AXI_7Segment_Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/xmem_config.h
 C:/Verilog/Zynq_AXI_7Segment_Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/xparameters_ps.h
 C:/Verilog/Zynq_AXI_7Segment_Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/xil_assert.h
 C:/Verilog/Zynq_AXI_7Segment_Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/xil_types.h
 C:/Verilog/Zynq_AXI_7Segment_Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/scugic/src/xscugic.h
 C:/Verilog/Zynq_AXI_7Segment_Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/xstatus.h
 C:/Verilog/Zynq_AXI_7Segment_Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/xil_assert.h
 C:/Verilog/Zynq_AXI_7Segment_Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/xil_io.h
 C:/Verilog/Zynq_AXI_7Segment_Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/xil_printf.h
 C:/Verilog/Zynq_AXI_7Segment_Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/xstatus.h
 C:/Verilog/Zynq_AXI_7Segment_Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/xpseudo_asm.h
 C:/Verilog/Zynq_AXI_7Segment_Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/xreg_cortexa9.h
 C:/Verilog/Zynq_AXI_7Segment_Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/xpseudo_asm_gcc.h
 C:/Verilog/Zynq_AXI_7Segment_Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/scugic/src/xscugic_hw.h
 C:/Verilog/Zynq_AXI_7Segment_Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/xil_exception.h
 C:/Verilog/Zynq_AXI_7Segment_Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/bspconfig.h
 C:/Verilog/Zynq_AXI_7Segment_Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/xil_spinlock.h

libsrc/scugic/src/CMakeFiles/scugic.dir/xscugic_selftest.c.obj
 C:/Verilog/Zynq_AXI_7Segment_Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/scugic/src/xscugic_selftest.c
 C:/Verilog/Zynq_AXI_7Segment_Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/xil_types.h
 C:/Verilog/Zynq_AXI_7Segment_Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/bspconfig.h
 C:/Verilog/Zynq_AXI_7Segment_Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/xmem_config.h
 C:/Verilog/Zynq_AXI_7Segment_Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/xparameters_ps.h
 C:/Verilog/Zynq_AXI_7Segment_Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/xil_assert.h
 C:/Verilog/Zynq_AXI_7Segment_Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/xil_types.h
 C:/Verilog/Zynq_AXI_7Segment_Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/scugic/src/xscugic.h
 C:/Verilog/Zynq_AXI_7Segment_Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/xstatus.h
 C:/Verilog/Zynq_AXI_7Segment_Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/xil_assert.h
 C:/Verilog/Zynq_AXI_7Segment_Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/xil_io.h
 C:/Verilog/Zynq_AXI_7Segment_Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/xil_printf.h
 C:/Verilog/Zynq_AXI_7Segment_Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/xstatus.h
 C:/Verilog/Zynq_AXI_7Segment_Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/xpseudo_asm.h
 C:/Verilog/Zynq_AXI_7Segment_Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/xreg_cortexa9.h
 C:/Verilog/Zynq_AXI_7Segment_Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/xpseudo_asm_gcc.h
 C:/Verilog/Zynq_AXI_7Segment_Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/scugic/src/xscugic_hw.h
 C:/Verilog/Zynq_AXI_7Segment_Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/xil_exception.h
 C:/Verilog/Zynq_AXI_7Segment_Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/bspconfig.h
 C:/Verilog/Zynq_AXI_7Segment_Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/xil_spinlock.h

libsrc/scugic/src/CMakeFiles/scugic.dir/xscugic_sinit.c.obj
 C:/Verilog/Zynq_AXI_7Segment_Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/scugic/src/xscugic_sinit.c
 C:/Verilog/Zynq_AXI_7Segment_Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/xil_types.h
 C:/Verilog/Zynq_AXI_7Segment_Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/bspconfig.h
 C:/Verilog/Zynq_AXI_7Segment_Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/xmem_config.h
 C:/Verilog/Zynq_AXI_7Segment_Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/xparameters_ps.h
 C:/Verilog/Zynq_AXI_7Segment_Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/xil_assert.h
 C:/Verilog/Zynq_AXI_7Segment_Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/xil_types.h
 C:/Verilog/Zynq_AXI_7Segment_Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/scugic/src/xscugic.h
 C:/Verilog/Zynq_AXI_7Segment_Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/xstatus.h
 C:/Verilog/Zynq_AXI_7Segment_Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/xil_assert.h
 C:/Verilog/Zynq_AXI_7Segment_Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/xil_io.h
 C:/Verilog/Zynq_AXI_7Segment_Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/xil_printf.h
 C:/Verilog/Zynq_AXI_7Segment_Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/xstatus.h
 C:/Verilog/Zynq_AXI_7Segment_Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/xpseudo_asm.h
 C:/Verilog/Zynq_AXI_7Segment_Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/xreg_cortexa9.h
 C:/Verilog/Zynq_AXI_7Segment_Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/xpseudo_asm_gcc.h
 C:/Verilog/Zynq_AXI_7Segment_Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/scugic/src/xscugic_hw.h
 C:/Verilog/Zynq_AXI_7Segment_Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/xil_exception.h
 C:/Verilog/Zynq_AXI_7Segment_Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/bspconfig.h
 C:/Verilog/Zynq_AXI_7Segment_Vitis/platform/zynq_fsbl/zynq_fsbl_bsp/libsrc/build_configs/gen_bsp/include/xil_spinlock.h

