Running: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o D:/CENG/2-2/CENG232/lab3/lab3_part2/testbench_queue_isim_beh.exe -prj D:/CENG/2-2/CENG232/lab3/lab3_part2/testbench_queue_beh.prj work.testbench_queue work.glbl 
ISim M.81d (signature 0xcb73ee62)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file \"D:/CENG/2-2/CENG232/lab3/lab3_part2/lab3_2.v\" into library work
Analyzing Verilog file \"D:/CENG/2-2/CENG232/lab3/lab3_part2/testbench_queue.v\" into library work
Analyzing Verilog file \"C:/Xilinx/12.4/ISE_DS/ISE//verilog/src/glbl.v\" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 148636 KB
Fuse CPU Usage: 61 ms
Compiling module QueueCounter
Compiling module testbench_queue
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable D:/CENG/2-2/CENG232/lab3/lab3_part2/testbench_queue_isim_beh.exe
Fuse Memory Usage: 154112 KB
Fuse CPU Usage: 93 ms
