
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  85471                       # Simulator instruction rate (inst/s)
host_mem_usage                              201494816                       # Number of bytes of host memory used
host_op_rate                                    95216                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 61191.62                       # Real time elapsed on the host
host_tick_rate                               17500119                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  5230121237                       # Number of instructions simulated
sim_ops                                    5826431307                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.070861                       # Number of seconds simulated
sim_ticks                                1070860687724                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   148                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1540316                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       3080499                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     81.400971                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits       251985955                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups    309561363                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            4                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect      4925824                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted    433173571                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits     16633828                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     16637260                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         3432                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups       512171592                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS        21436438                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          106                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads         933472776                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        920290409                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      4924495                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches          482549901                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events     202034045                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls     21918197                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts    131141311                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts   3230121236                       # Number of instructions committed
system.switch_cpus.commit.committedOps     3598484715                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples   2548993936                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.411727                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.467303                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   1501189712     58.89%     58.89% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    389594103     15.28%     74.18% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    239947608      9.41%     83.59% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     57795263      2.27%     85.86% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     34056910      1.34%     87.19% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     18019017      0.71%     87.90% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     31486424      1.24%     89.14% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     74870854      2.94%     92.07% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    202034045      7.93%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   2548993936                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls     19566391                       # Number of function calls committed.
system.switch_cpus.commit.int_insts        3078714836                       # Number of committed integer instructions.
system.switch_cpus.commit.loads             763203428                       # Number of loads committed
system.switch_cpus.commit.membars            24353135                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu   2187719043     60.80%     60.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult    126658047      3.52%     64.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv      2435233      0.07%     64.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd     40497865      1.13%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp     26788906      0.74%     66.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt     11024584      0.31%     66.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult     36530007      1.02%     67.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc     43960551      1.22%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv      6151317      0.17%     68.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc     42932562      1.19%     70.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     70.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     70.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     70.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      2435234      0.07%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    763203428     21.21%     91.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    308147938      8.56%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   3598484715                       # Class of committed instruction
system.switch_cpus.commit.refs             1071351366                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts         322550523                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts          3230121236                       # Number of Instructions Simulated
system.switch_cpus.committedOps            3598484715                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.795020                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.795020                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles    1816150721                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchMispred          1348                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.BranchResolved    245344481                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts     3780135274                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles        148915112                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles         470554198                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        4960051                       # Number of cycles decode is squashing
system.switch_cpus.decode.SquashedInsts          4779                       # Number of squashed instructions handled by decode
system.switch_cpus.decode.UnblockCycles     127430158                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.fetch.Branches           512171592                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines         269846527                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles            2290667441                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        880240                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           23                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts             3479340601                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.SquashCycles         9922760                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.199443                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles    272381398                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches    290056221                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.354877                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples   2568010244                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.508183                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.842958                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       1815750081     70.71%     70.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        176111777      6.86%     77.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         37567948      1.46%     79.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         61001237      2.38%     81.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         55252100      2.15%     83.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         26071988      1.02%     84.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         32424974      1.26%     85.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         17780562      0.69%     86.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        346049577     13.48%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   2568010244                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                     997                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts      5594503                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches        491785072                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.439311                       # Inst execution rate
system.switch_cpus.iew.exec_refs           1125351795                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores          311664574                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles       198151028                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     786606721                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts     21995962                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts      2040737                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts    313813439                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   3729529648                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     813687221                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      7844151                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    3696167098                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents       10195960                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      86253084                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        4960051                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles     100182384                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked      1635885                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads     30735411                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          411                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation        48137                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads     28270728                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads     23403292                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      5665494                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents        48137                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect      1716131                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect      3878372                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        3612660605                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            3660385080                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.682453                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers        2465471635                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.425377                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             3662149418                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       4128681591                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      2663335587                       # number of integer regfile writes
system.switch_cpus.ipc                       1.257830                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.257830                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass          160      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    2222813133     60.01%     60.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult    126668363      3.42%     63.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv       2435233      0.07%     63.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd     42912584      1.16%     64.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp     26789839      0.72%     65.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt     12014109      0.32%     65.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult     37758300      1.02%     66.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc     43960565      1.19%     67.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv      7365516      0.20%     68.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc     51842212      1.40%     69.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     69.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     69.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     69.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      2435234      0.07%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            3      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     69.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    815139263     22.01%     91.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    311876736      8.42%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     3704011250                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            64416463                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.017391                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        12200088     18.94%     18.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     18.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     18.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     18.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     18.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt           100      0.00%     18.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult      4741058      7.36%     26.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc      3064709      4.76%     31.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv            12      0.00%     31.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc      1174384      1.82%     32.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     32.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     32.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     32.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     32.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     32.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     32.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     32.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     32.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     32.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     32.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     32.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     32.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     32.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     32.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     32.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     32.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     32.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     32.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     32.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     32.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     32.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     32.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     32.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     32.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     32.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     32.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     32.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     32.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     32.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     32.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     32.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     32.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     32.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     32.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     32.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     32.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       27146613     42.14%     75.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      16089499     24.98%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     3375807915                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   9271795523                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   3310539543                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   3400420797                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         3707533685                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        3704011250                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded     21995963                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined    131044892                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        79441                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        77766                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined    241442754                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   2568010244                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.442366                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.020821                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   1268733077     49.41%     49.41% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    480474071     18.71%     68.12% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    240251893      9.36%     77.47% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    173256593      6.75%     84.22% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    124697529      4.86%     89.07% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     66683521      2.60%     91.67% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6    139924406      5.45%     97.12% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     40403775      1.57%     98.69% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     33585379      1.31%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   2568010244                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.442366                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses      392619638                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads    768733124                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses    349845537                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes    460201802                       # Number of vector instruction queue writes
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads     67422725                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     17880726                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    786606721                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    313813439                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads      4352972179                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      252625431                       # number of misc regfile writes
system.switch_cpus.numCycles               2568011241                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       457335315                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps    4010218144                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents      269975568                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles        200552875                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents       32801926                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         70308                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups    6635667127                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts     3753952533                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands   4206675085                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles         541705597                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       18125035                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        4960051                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles     377285959                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps        196456893                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups   4153710194                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles    986170443                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts     29992599                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts         766873106                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts     21995964                       # count of temporary serializing insts renamed
system.switch_cpus.rename.vec_rename_lookups    527164676                       # Number of vector rename lookups
system.switch_cpus.rob.rob_reads           6076583993                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          7478268753                       # The number of ROB writes
system.switch_cpus.timesIdled                      10                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads        432624791                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes       281030788                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests          248                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           14                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      9637138                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          471                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     19274276                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            485                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1495787                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       559743                       # Transaction distribution
system.membus.trans_dist::CleanEvict           980437                       # Transaction distribution
system.membus.trans_dist::ReadExReq             44532                       # Transaction distribution
system.membus.trans_dist::ReadExResp            44532                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1495787                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      2309976                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      2310842                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      4620818                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4620818                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    134423040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    134384896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    268807936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               268807936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1540319                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1540319    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1540319                       # Request fanout histogram
system.membus.reqLayer0.occupancy          4478407709                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          4474425664                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy        14496566736                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           9504274                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3972553                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           37                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         7205033                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           132864                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          132864                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            37                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      9504237                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          111                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     28911303                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              28911414                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         9472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1670388608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1670398080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1540485                       # Total snoops (count)
system.tol2bus.snoopTraffic                  71647104                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         11177623                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000067                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.008326                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               11176890     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    719      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     14      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           11177623                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        13730001888                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       20093355585                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             77145                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.inst         2176                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data     98561024                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total          98563200                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst         2176                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         2176                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     35859840                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       35859840                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data       770008                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             770025                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       280155                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            280155                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.inst         2032                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data     92039072                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             92041104                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst         2032                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total            2032                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      33486933                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            33486933                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      33486933                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst         2032                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data     92039072                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           125528037                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples    560310.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples        34.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   1538975.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000553695910                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        31743                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        31743                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            2856282                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState            528917                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                     770025                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    280155                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  1540050                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                  560310                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                  1041                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0            96301                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1           101204                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           102037                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           101809                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4            99281                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           100317                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6           105691                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7            97219                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8            94215                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9            92961                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10           94451                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11           90367                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12           88830                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13           88319                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14           92441                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15           93566                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            33476                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            34296                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            36362                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            34508                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            33748                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            38176                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6            43582                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7            40948                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8            36872                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9            33204                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10           35848                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11           31870                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12           31011                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           27958                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           34538                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15           33898                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.01                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.20                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 27416775994                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                7695045000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat            56273194744                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    17814.57                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               36564.57                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 1017962                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 262108                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                66.14                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               46.78                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              1540050                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6              560310                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                 767172                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                 767317                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                   2308                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                   2134                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                     43                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                     35                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 25725                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 25775                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 31737                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 31752                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 31747                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 31749                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 31750                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 31751                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 31758                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 31759                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 31756                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 31779                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 31801                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 32090                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 32062                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 31744                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 31743                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 31743                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                    69                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     5                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples       819228                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   164.001738                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   139.464217                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   139.441564                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        58163      7.10%      7.10% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255       678760     82.85%     89.95% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383        21879      2.67%     92.62% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511         9645      1.18%     93.80% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        11609      1.42%     95.22% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767        14011      1.71%     96.93% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895        24905      3.04%     99.97% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023          215      0.03%     99.99% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151           41      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total       819228                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        31743                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     48.483414                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    46.003926                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    15.655999                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8-15            46      0.14%      0.14% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-23          683      2.15%      2.30% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-31         3034      9.56%     11.85% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-39         5588     17.60%     29.46% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-47         6722     21.18%     50.63% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-55         6028     18.99%     69.62% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-63         4268     13.45%     83.07% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-71         2668      8.41%     91.48% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-79         1421      4.48%     95.95% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-87          728      2.29%     98.25% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-95          303      0.95%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-103          151      0.48%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::104-111           63      0.20%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::112-119           23      0.07%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::120-127           11      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::128-135            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::136-143            4      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        31743                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        31743                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.650978                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.630753                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.829148                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16            5968     18.80%     18.80% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17              47      0.15%     18.95% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           25253     79.55%     98.50% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19              49      0.15%     98.66% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20             424      1.34%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        31743                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM              98496576                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                  66624                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               35858880                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys               98563200                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            35859840                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                       91.98                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       33.49                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                    92.04                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    33.49                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.98                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.72                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.26                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1070859081213                       # Total gap between requests
system.mem_ctrls0.avgGap                   1019690.99                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst         2176                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data     98494400                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     35858880                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 2032.010349193839                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 91976856.680899679661                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 33486036.429457712919                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst           34                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      1540016                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks       560310                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst      1539450                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data  56271655294                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 24826967149955                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     45277.94                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     36539.66                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  44309341.53                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   60.98                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          2692915260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          1431303225                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         5248971000                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        1384338780                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    276163036350                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    178652043360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      550105276455                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       513.703867                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 461627383238                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 573474984486                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          3156415500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          1677667035                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy         5739553260                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        1540401120                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    308523617280                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    151400868960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      556571191635                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       519.741922                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 390521504428                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 644580863296                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.inst         2432                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data     98595200                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total          98597632                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst         2432                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         2432                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     35787264                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       35787264                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data       770275                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             770294                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       279588                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            279588                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.inst         2271                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data     92070987                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total             92073258                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst         2271                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total            2271                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      33419159                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            33419159                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      33419159                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst         2271                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data     92070987                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           125492417                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples    559176.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples        38.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   1539573.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000584081862                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        31667                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        31667                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            2856678                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState            527874                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                     770294                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    279588                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  1540588                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                  559176                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                   977                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0            97045                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           102105                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           102832                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           101628                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4            99380                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           100376                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6           104606                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7            97912                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8            93679                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9            93047                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10           93723                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11           90448                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12           89182                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           88298                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14           91871                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15           93479                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            34144                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            34030                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            36094                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            34340                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            33508                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            38414                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            43053                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            41120                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8            36838                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9            33264                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10           35220                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11           31572                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12           31506                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           27948                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           33928                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           34166                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.01                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.20                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 27467189588                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                7698055000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat            56334895838                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    17840.34                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               36590.34                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 1018145                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 261629                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                66.13                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               46.79                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              1540588                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6              559176                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                 767613                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                 767718                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                   2188                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                   2029                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                     32                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                     31                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 25760                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 25807                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 31677                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 31686                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 31678                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 31675                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 31672                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 31677                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 31681                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 31678                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 31678                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 31706                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 31728                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 32010                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 31982                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 31669                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 31667                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 31667                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                    58                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     5                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples       818981                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   164.009001                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   139.459461                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   139.480942                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        58164      7.10%      7.10% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       678571     82.86%     89.96% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383        21835      2.67%     92.62% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511         9614      1.17%     93.80% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        11527      1.41%     95.21% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767        14097      1.72%     96.93% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895        24960      3.05%     99.97% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023          174      0.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151           39      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total       818981                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        31667                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     48.617204                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    46.189343                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    15.485551                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-15            35      0.11%      0.11% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-23          677      2.14%      2.25% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-31         2857      9.02%     11.27% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-39         5633     17.79%     29.06% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-47         6768     21.37%     50.43% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-55         5944     18.77%     69.20% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-63         4347     13.73%     82.93% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-71         2703      8.54%     91.46% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-79         1480      4.67%     96.14% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-87          687      2.17%     98.31% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-95          325      1.03%     99.33% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-103          131      0.41%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::104-111           49      0.15%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::112-119           15      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::120-127            9      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::128-135            4      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::136-143            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::144-151            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        31667                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        31667                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.657025                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.637041                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.824144                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16            5860     18.51%     18.51% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17              39      0.12%     18.63% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           25295     79.88%     98.51% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19              50      0.16%     98.66% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20             422      1.33%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        31667                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM              98535104                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                  62528                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               35785280                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys               98597632                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            35787264                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                       92.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       33.42                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                    92.07                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    33.42                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.98                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.72                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.26                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1070858982384                       # Total gap between requests
system.mem_ctrls1.avgGap                   1019980.32                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst         2432                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data     98532672                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     35785280                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 2271.070390275468                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 92012596.157041370869                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 33417306.667646743357                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst           38                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      1540550                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks       559176                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst      2708228                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data  56332187610                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 24841141352962                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     71269.16                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     36566.28                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  44424548.54                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   60.98                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          2685661020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          1427458890                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         5238810780                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        1380387240                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    276197648460                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    178622237760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      550084872630                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       513.684813                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 461550349430                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 573552018294                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          3161870460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          1680574005                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy         5754011760                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        1538349660                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    308732237280                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    151225339200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      556625050845                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       519.792217                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 390061153686                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 645041214038                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data      8096818                       # number of demand (read+write) hits
system.l2.demand_hits::total                  8096819                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst            1                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data      8096818                       # number of overall hits
system.l2.overall_hits::total                 8096819                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           36                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      1540283                       # number of demand (read+write) misses
system.l2.demand_misses::total                1540319                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           36                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      1540283                       # number of overall misses
system.l2.overall_misses::total               1540319                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      3971091                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 135061195920                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     135065167011                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      3971091                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 135061195920                       # number of overall miss cycles
system.l2.overall_miss_latency::total    135065167011                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           37                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      9637101                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              9637138                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           37                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      9637101                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             9637138                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.972973                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.159828                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.159832                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.972973                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.159828                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.159832                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 110308.083333                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 87685.961554                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87686.490273                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 110308.083333                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 87685.961554                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87686.490273                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              559743                       # number of writebacks
system.l2.writebacks::total                    559743                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      1540283                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1540319                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      1540283                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1540319                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      3663358                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 121886786611                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 121890449969                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      3663358                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 121886786611                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 121890449969                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.972973                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.159828                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.159832                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.972973                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.159828                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.159832                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 101759.944444                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 79132.722111                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79133.250949                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 101759.944444                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 79132.722111                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79133.250949                       # average overall mshr miss latency
system.l2.replacements                        1540485                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      3412810                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3412810                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      3412810                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3412810                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           37                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               37                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           37                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           37                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          180                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           180                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        88332                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 88332                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        44532                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               44532                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   4104718233                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4104718233                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       132864                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            132864                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.335170                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.335170                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 92174.576327                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 92174.576327                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        44532                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          44532                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   3723963152                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3723963152                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.335170                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.335170                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 83624.430791                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 83624.430791                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst           36                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               36                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      3971091                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      3971091                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           37                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             37                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.972973                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.972973                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 110308.083333                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 110308.083333                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           36                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           36                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      3663358                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      3663358                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.972973                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.972973                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 101759.944444                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 101759.944444                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      8008486                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           8008486                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      1495751                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1495751                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 130956477687                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 130956477687                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      9504237                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       9504237                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.157377                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.157377                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 87552.325011                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87552.325011                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      1495751                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1495751                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 118162823459                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 118162823459                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.157377                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.157377                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 78998.993455                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78998.993455                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                        16384                       # Cycle average of tags in use
system.l2.tags.total_refs                    27078718                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1556869                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     17.393061                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       1.950016                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1208.824122                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.289702                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data 15172.936161                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000119                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.073781                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000018                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.926083                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          110                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1299                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        10073                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         4892                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 309924933                       # Number of tag accesses
system.l2.tags.data_accesses                309924933                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    929139312276                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   1070860687724                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2000204364                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    269846474                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2270050838                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2000204364                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    269846474                       # number of overall hits
system.cpu.icache.overall_hits::total      2270050838                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          874                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           53                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            927                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          874                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           53                       # number of overall misses
system.cpu.icache.overall_misses::total           927                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      5083230                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      5083230                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      5083230                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      5083230                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   2000205238                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    269846527                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2270051765                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2000205238                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    269846527                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2270051765                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst        95910                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  5483.527508                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst        95910                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  5483.527508                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          515                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   128.750000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          287                       # number of writebacks
system.cpu.icache.writebacks::total               287                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           16                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           16                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           37                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           37                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      4027386                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      4027386                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      4027386                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      4027386                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 108848.270270                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 108848.270270                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 108848.270270                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 108848.270270                       # average overall mshr miss latency
system.cpu.icache.replacements                    287                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2000204364                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    269846474                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2270050838                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          874                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           53                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           927                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      5083230                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      5083230                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   2000205238                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    269846527                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2270051765                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst        95910                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  5483.527508                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           16                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           37                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      4027386                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      4027386                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 108848.270270                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 108848.270270                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.933967                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2270051749                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               911                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          2491824.093304                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   604.514096                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    19.419871                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.968773                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.031122                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999894                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses       88532019746                       # Number of tag accesses
system.cpu.icache.tags.data_accesses      88532019746                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    633374888                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    966336066                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1599710954                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    633374888                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    966336066                       # number of overall hits
system.cpu.dcache.overall_hits::total      1599710954                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      6166984                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     55655280                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       61822264                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      6166984                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     55655280                       # number of overall misses
system.cpu.dcache.overall_misses::total      61822264                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 1705787082422                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1705787082422                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 1705787082422                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1705787082422                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    639541872                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data   1021991346                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1661533218                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    639541872                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data   1021991346                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1661533218                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.009643                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.054458                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.037208                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.009643                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.054458                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.037208                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 30649.151032                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 27591.792536                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 30649.151032                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 27591.792536                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        68541                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets    105622032                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              4111                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets         1633622                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    16.672586                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    64.655123                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      5914640                       # number of writebacks
system.cpu.dcache.writebacks::total           5914640                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data     46018282                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     46018282                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data     46018282                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     46018282                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      9636998                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      9636998                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      9636998                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      9636998                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 219247201721                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 219247201721                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 219247201721                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 219247201721                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.009430                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005800                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.009430                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005800                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 22750.570429                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 22750.570429                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 22750.570429                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 22750.570429                       # average overall mshr miss latency
system.cpu.dcache.replacements               15803902                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    453489005                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    680110942                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total      1133599947                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      5828631                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     55509903                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      61338534                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 1699900870296                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 1699900870296                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    459317636                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    735620845                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total   1194938481                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.012690                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.075460                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.051332                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 30623.380306                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 27713.425141                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data     45891937                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     45891937                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      9617966                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      9617966                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 218990822616                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 218990822616                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.013075                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008049                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 22768.932913                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 22768.932913                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    179885883                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    286225124                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      466111007                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       338353                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       145377                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       483730                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   5886212126                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5886212126                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    180224236                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    286370501                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    466594737                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001877                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000508                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001037                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 40489.294221                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 12168.383449                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data       126345                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       126345                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        19032                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        19032                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    256379105                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    256379105                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000066                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000041                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 13470.949191                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 13470.949191                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     13495618                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     21918005                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     35413623                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           73                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data          251                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          324                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data      9141474                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      9141474                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     13495691                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     21918256                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     35413947                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000005                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000011                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000009                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 36420.215139                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 28214.425926                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.switch_cpus.data          148                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          148                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data          103                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          103                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data      1056678                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      1056678                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000005                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 10259.009709                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10259.009709                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     13495691                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     21918049                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     35413740                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     13495691                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     21918049                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     35413740                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999312                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1686342475                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          15804158                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            106.702456                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   135.150551                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   120.848760                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.527932                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.472065                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          101                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          101                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           39                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       55451353118                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      55451353118                       # Number of data accesses

---------- End Simulation Statistics   ----------
