

================================================================
== Vitis HLS Report for 'hwmm_layer1'
================================================================
* Date:           Mon Nov 18 06:18:32 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        nn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.466 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3409|     3409|  34.090 us|  34.090 us|  3409|  3409|     none|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- col     |     3408|     3408|       213|          -|          -|    16|        no|
        | + prod   |       51|       51|         3|          1|          1|    50|       yes|
        | + prod   |       51|       51|         3|          1|          1|    50|       yes|
        | + prod   |       51|       51|         3|          1|          1|    50|       yes|
        | + prod   |       51|       51|         3|          1|          1|    50|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 1, depth = 3
  * Pipeline-3: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 4
  Pipeline-0 : II = 1, D = 3, States = { 3 4 5 }
  Pipeline-1 : II = 1, D = 3, States = { 7 8 9 }
  Pipeline-2 : II = 1, D = 3, States = { 11 12 13 }
  Pipeline-3 : II = 1, D = 3, States = { 15 16 17 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 6 4 
4 --> 5 
5 --> 3 
6 --> 7 
7 --> 10 8 
8 --> 9 
9 --> 7 
10 --> 11 
11 --> 14 12 
12 --> 13 
13 --> 11 
14 --> 15 
15 --> 16 
16 --> 18 17 
17 --> 15 
18 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 19 [1/1] (0.48ns)   --->   "%br_ln21 = br void" [nn.cpp:21]   --->   Operation 19 'br' 'br_ln21' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 0.48>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%j = phi i7 %add_ln21, void, i7 0, void" [nn.cpp:21]   --->   Operation 20 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %j, i32 6" [nn.cpp:21]   --->   Operation 21 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 22 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %tmp, void %.split, void" [nn.cpp:21]   --->   Operation 23 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i7 %j" [nn.cpp:21]   --->   Operation 24 'zext' 'zext_ln21' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln21_1 = zext i7 %j" [nn.cpp:21]   --->   Operation 25 'zext' 'zext_ln21_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln21 = trunc i7 %j" [nn.cpp:21]   --->   Operation 26 'trunc' 'trunc_ln21' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln21 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [nn.cpp:21]   --->   Operation 27 'specloopname' 'specloopname_ln21' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.48ns)   --->   "%br_ln25 = br void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i" [nn.cpp:25]   --->   Operation 28 'br' 'br_ln25' <Predicate = (!tmp)> <Delay = 0.48>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%ret_ln32 = ret" [nn.cpp:32]   --->   Operation 29 'ret' 'ret_ln32' <Predicate = (tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.35>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%k = phi i7 %add_ln25, void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, i7 0, void %.split" [nn.cpp:25]   --->   Operation 30 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%sum_V_41 = phi i32 %sum_V, void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, i32 0, void %.split"   --->   Operation 31 'phi' 'sum_V_41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 32 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.86ns)   --->   "%icmp_ln25 = icmp_ult  i7 %k, i7 100" [nn.cpp:25]   --->   Operation 33 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%empty_50 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 50, i64 50, i64 50"   --->   Operation 34 'speclooptripcount' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %icmp_ln25, void, void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split" [nn.cpp:25]   --->   Operation 35 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.89ns)   --->   "%add_ln25 = add i7 %k, i7 2" [nn.cpp:25]   --->   Operation 36 'add' 'add_ln25' <Predicate = (icmp_ln25)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%k_cast3 = zext i7 %k" [nn.cpp:25]   --->   Operation 37 'zext' 'k_cast3' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_s = partselect i6 @_ssdm_op_PartSelect.i6.i7.i32.i32, i7 %k, i32 1, i32 6"   --->   Operation 38 'partselect' 'tmp_s' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_43 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i7, i6 %tmp_s, i7 %j"   --->   Operation 39 'bitconcatenate' 'tmp_43' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i13 %tmp_43"   --->   Operation 40 'zext' 'zext_ln1118' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%weights_layer1_weights_V_addr = getelementptr i10 %weights_layer1_weights_V, i64 0, i64 %zext_ln1118"   --->   Operation 41 'getelementptr' 'weights_layer1_weights_V_addr' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%input_addr = getelementptr i32 %input_r, i64 0, i64 %k_cast3"   --->   Operation 42 'getelementptr' 'input_addr' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 43 [2/2] (1.35ns)   --->   "%r_V = load i7 %input_addr"   --->   Operation 43 'load' 'r_V' <Predicate = (icmp_ln25)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 44 [2/2] (1.35ns)   --->   "%weights_layer1_weights_V_load = load i13 %weights_layer1_weights_V_addr"   --->   Operation 44 'load' 'weights_layer1_weights_V_load' <Predicate = (icmp_ln25)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 6400> <ROM>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%or_ln25 = or i7 %k, i7 1" [nn.cpp:25]   --->   Operation 45 'or' 'or_ln25' <Predicate = (icmp_ln25)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.23>
ST_4 : Operation 46 [1/2] (1.35ns)   --->   "%r_V = load i7 %input_addr"   --->   Operation 46 'load' 'r_V' <Predicate = (icmp_ln25)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i32 %r_V"   --->   Operation 47 'sext' 'sext_ln1192' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 48 [1/2] (1.35ns)   --->   "%weights_layer1_weights_V_load = load i13 %weights_layer1_weights_V_addr"   --->   Operation 48 'load' 'weights_layer1_weights_V_load' <Predicate = (icmp_ln25)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 6400> <ROM>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln1192_46 = sext i10 %weights_layer1_weights_V_load"   --->   Operation 49 'sext' 'sext_ln1192_46' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (3.88ns)   --->   "%mul_ln1192 = mul i40 %sext_ln1192_46, i40 %sext_ln1192"   --->   Operation 50 'mul' 'mul_ln1192' <Predicate = (icmp_ln25)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i7 %or_ln25" [nn.cpp:23]   --->   Operation 51 'zext' 'zext_ln23' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_44 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %or_ln25, i6 0"   --->   Operation 52 'bitconcatenate' 'tmp_44' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.97ns)   --->   "%add_ln1118 = add i13 %tmp_44, i13 %zext_ln21_1"   --->   Operation 53 'add' 'add_ln1118' <Predicate = (icmp_ln25)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln1118_37 = zext i13 %add_ln1118"   --->   Operation 54 'zext' 'zext_ln1118_37' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%weights_layer1_weights_V_addr_1 = getelementptr i10 %weights_layer1_weights_V, i64 0, i64 %zext_ln1118_37"   --->   Operation 55 'getelementptr' 'weights_layer1_weights_V_addr_1' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%input_addr_1 = getelementptr i32 %input_r, i64 0, i64 %zext_ln23"   --->   Operation 56 'getelementptr' 'input_addr_1' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 57 [2/2] (1.35ns)   --->   "%r_V_22 = load i7 %input_addr_1"   --->   Operation 57 'load' 'r_V_22' <Predicate = (icmp_ln25)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 58 [2/2] (1.35ns)   --->   "%weights_layer1_weights_V_load_1 = load i13 %weights_layer1_weights_V_addr_1"   --->   Operation 58 'load' 'weights_layer1_weights_V_load_1' <Predicate = (icmp_ln25)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 6400> <ROM>

State 5 <SV = 4> <Delay = 6.46>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%specloopname_ln23 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [nn.cpp:23]   --->   Operation 59 'specloopname' 'specloopname_ln23' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%lhs_34 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %sum_V_41, i8 0"   --->   Operation 60 'bitconcatenate' 'lhs_34' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (1.23ns)   --->   "%ret_V = add i40 %lhs_34, i40 %mul_ln1192"   --->   Operation 61 'add' 'ret_V' <Predicate = (icmp_ln25)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/2] (1.35ns)   --->   "%r_V_22 = load i7 %input_addr_1"   --->   Operation 62 'load' 'r_V_22' <Predicate = (icmp_ln25)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln1192_47 = sext i32 %r_V_22"   --->   Operation 63 'sext' 'sext_ln1192_47' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 64 [1/2] (1.35ns)   --->   "%weights_layer1_weights_V_load_1 = load i13 %weights_layer1_weights_V_addr_1"   --->   Operation 64 'load' 'weights_layer1_weights_V_load_1' <Predicate = (icmp_ln25)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 6400> <ROM>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln1192_48 = sext i10 %weights_layer1_weights_V_load_1"   --->   Operation 65 'sext' 'sext_ln1192_48' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (3.88ns)   --->   "%mul_ln1192_22 = mul i40 %sext_ln1192_48, i40 %sext_ln1192_47"   --->   Operation 66 'mul' 'mul_ln1192_22' <Predicate = (icmp_ln25)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_45 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V, i32 8, i32 39"   --->   Operation 67 'partselect' 'tmp_45' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%lhs_35 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_45, i8 0"   --->   Operation 68 'bitconcatenate' 'lhs_35' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (1.23ns)   --->   "%ret_V_25 = add i40 %lhs_35, i40 %mul_ln1192_22"   --->   Operation 69 'add' 'ret_V_25' <Predicate = (icmp_ln25)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%sum_V = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_25, i32 8, i32 39"   --->   Operation 70 'partselect' 'sum_V' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i"   --->   Operation 71 'br' 'br_ln0' <Predicate = (icmp_ln25)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 1.35>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%output_0_addr = getelementptr i32 %output_0, i64 0, i64 %zext_ln21" [nn.cpp:29]   --->   Operation 72 'getelementptr' 'output_0_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (1.35ns)   --->   "%store_ln29 = store i32 %sum_V_41, i6 %output_0_addr" [nn.cpp:29]   --->   Operation 73 'store' 'store_ln29' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%or_ln21 = or i6 %trunc_ln21, i6 1" [nn.cpp:21]   --->   Operation 74 'or' 'or_ln21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i6 %or_ln21" [nn.cpp:25]   --->   Operation 75 'zext' 'zext_ln25' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.48ns)   --->   "%br_ln25 = br void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1" [nn.cpp:25]   --->   Operation 76 'br' 'br_ln25' <Predicate = true> <Delay = 0.48>

State 7 <SV = 4> <Delay = 1.35>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%k_10 = phi i7 %add_ln25_1, void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.split, i7 0, void" [nn.cpp:25]   --->   Operation 77 'phi' 'k_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%sum_V_42 = phi i32 %sum_V_36, void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.split, i32 0, void"   --->   Operation 78 'phi' 'sum_V_42' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 79 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (0.86ns)   --->   "%icmp_ln25_1 = icmp_ult  i7 %k_10, i7 100" [nn.cpp:25]   --->   Operation 80 'icmp' 'icmp_ln25_1' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%empty_51 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 50, i64 50, i64 50"   --->   Operation 81 'speclooptripcount' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %icmp_ln25_1, void, void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1.split" [nn.cpp:25]   --->   Operation 82 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.89ns)   --->   "%add_ln25_1 = add i7 %k_10, i7 2" [nn.cpp:25]   --->   Operation 83 'add' 'add_ln25_1' <Predicate = (icmp_ln25_1)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%k_10_cast4 = zext i7 %k_10" [nn.cpp:25]   --->   Operation 84 'zext' 'k_10_cast4' <Predicate = (icmp_ln25_1)> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_46 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %k_10, i6 %or_ln21"   --->   Operation 85 'bitconcatenate' 'tmp_46' <Predicate = (icmp_ln25_1)> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln1118_31 = zext i13 %tmp_46"   --->   Operation 86 'zext' 'zext_ln1118_31' <Predicate = (icmp_ln25_1)> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%weights_layer1_weights_V_addr_2 = getelementptr i10 %weights_layer1_weights_V, i64 0, i64 %zext_ln1118_31"   --->   Operation 87 'getelementptr' 'weights_layer1_weights_V_addr_2' <Predicate = (icmp_ln25_1)> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%input_addr_2 = getelementptr i32 %input_r, i64 0, i64 %k_10_cast4"   --->   Operation 88 'getelementptr' 'input_addr_2' <Predicate = (icmp_ln25_1)> <Delay = 0.00>
ST_7 : Operation 89 [2/2] (1.35ns)   --->   "%r_V_23 = load i7 %input_addr_2"   --->   Operation 89 'load' 'r_V_23' <Predicate = (icmp_ln25_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_7 : Operation 90 [2/2] (1.35ns)   --->   "%weights_layer1_weights_V_load_2 = load i13 %weights_layer1_weights_V_addr_2"   --->   Operation 90 'load' 'weights_layer1_weights_V_load_2' <Predicate = (icmp_ln25_1)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 6400> <ROM>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%or_ln25_1 = or i7 %k_10, i7 1" [nn.cpp:25]   --->   Operation 91 'or' 'or_ln25_1' <Predicate = (icmp_ln25_1)> <Delay = 0.00>

State 8 <SV = 5> <Delay = 5.23>
ST_8 : Operation 92 [1/2] (1.35ns)   --->   "%r_V_23 = load i7 %input_addr_2"   --->   Operation 92 'load' 'r_V_23' <Predicate = (icmp_ln25_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln1192_49 = sext i32 %r_V_23"   --->   Operation 93 'sext' 'sext_ln1192_49' <Predicate = (icmp_ln25_1)> <Delay = 0.00>
ST_8 : Operation 94 [1/2] (1.35ns)   --->   "%weights_layer1_weights_V_load_2 = load i13 %weights_layer1_weights_V_addr_2"   --->   Operation 94 'load' 'weights_layer1_weights_V_load_2' <Predicate = (icmp_ln25_1)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 6400> <ROM>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln1192_50 = sext i10 %weights_layer1_weights_V_load_2"   --->   Operation 95 'sext' 'sext_ln1192_50' <Predicate = (icmp_ln25_1)> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (3.88ns)   --->   "%mul_ln1192_23 = mul i40 %sext_ln1192_50, i40 %sext_ln1192_49"   --->   Operation 96 'mul' 'mul_ln1192_23' <Predicate = (icmp_ln25_1)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln23_1 = zext i7 %or_ln25_1" [nn.cpp:23]   --->   Operation 97 'zext' 'zext_ln23_1' <Predicate = (icmp_ln25_1)> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_47 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %or_ln25_1, i6 %or_ln21"   --->   Operation 98 'bitconcatenate' 'tmp_47' <Predicate = (icmp_ln25_1)> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln1118_32 = zext i13 %tmp_47"   --->   Operation 99 'zext' 'zext_ln1118_32' <Predicate = (icmp_ln25_1)> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%weights_layer1_weights_V_addr_3 = getelementptr i10 %weights_layer1_weights_V, i64 0, i64 %zext_ln1118_32"   --->   Operation 100 'getelementptr' 'weights_layer1_weights_V_addr_3' <Predicate = (icmp_ln25_1)> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%input_addr_3 = getelementptr i32 %input_r, i64 0, i64 %zext_ln23_1"   --->   Operation 101 'getelementptr' 'input_addr_3' <Predicate = (icmp_ln25_1)> <Delay = 0.00>
ST_8 : Operation 102 [2/2] (1.35ns)   --->   "%r_V_24 = load i7 %input_addr_3"   --->   Operation 102 'load' 'r_V_24' <Predicate = (icmp_ln25_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_8 : Operation 103 [2/2] (1.35ns)   --->   "%weights_layer1_weights_V_load_3 = load i13 %weights_layer1_weights_V_addr_3"   --->   Operation 103 'load' 'weights_layer1_weights_V_load_3' <Predicate = (icmp_ln25_1)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 6400> <ROM>

State 9 <SV = 6> <Delay = 6.46>
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "%specloopname_ln23 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [nn.cpp:23]   --->   Operation 104 'specloopname' 'specloopname_ln23' <Predicate = (icmp_ln25_1)> <Delay = 0.00>
ST_9 : Operation 105 [1/1] (0.00ns)   --->   "%lhs_37 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %sum_V_42, i8 0"   --->   Operation 105 'bitconcatenate' 'lhs_37' <Predicate = (icmp_ln25_1)> <Delay = 0.00>
ST_9 : Operation 106 [1/1] (1.23ns)   --->   "%ret_V_26 = add i40 %lhs_37, i40 %mul_ln1192_23"   --->   Operation 106 'add' 'ret_V_26' <Predicate = (icmp_ln25_1)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 107 [1/2] (1.35ns)   --->   "%r_V_24 = load i7 %input_addr_3"   --->   Operation 107 'load' 'r_V_24' <Predicate = (icmp_ln25_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln1192_51 = sext i32 %r_V_24"   --->   Operation 108 'sext' 'sext_ln1192_51' <Predicate = (icmp_ln25_1)> <Delay = 0.00>
ST_9 : Operation 109 [1/2] (1.35ns)   --->   "%weights_layer1_weights_V_load_3 = load i13 %weights_layer1_weights_V_addr_3"   --->   Operation 109 'load' 'weights_layer1_weights_V_load_3' <Predicate = (icmp_ln25_1)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 6400> <ROM>
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln1192_52 = sext i10 %weights_layer1_weights_V_load_3"   --->   Operation 110 'sext' 'sext_ln1192_52' <Predicate = (icmp_ln25_1)> <Delay = 0.00>
ST_9 : Operation 111 [1/1] (3.88ns)   --->   "%mul_ln1192_24 = mul i40 %sext_ln1192_52, i40 %sext_ln1192_51"   --->   Operation 111 'mul' 'mul_ln1192_24' <Predicate = (icmp_ln25_1)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_48 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_26, i32 8, i32 39"   --->   Operation 112 'partselect' 'tmp_48' <Predicate = (icmp_ln25_1)> <Delay = 0.00>
ST_9 : Operation 113 [1/1] (0.00ns)   --->   "%lhs_38 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_48, i8 0"   --->   Operation 113 'bitconcatenate' 'lhs_38' <Predicate = (icmp_ln25_1)> <Delay = 0.00>
ST_9 : Operation 114 [1/1] (1.23ns)   --->   "%ret_V_27 = add i40 %lhs_38, i40 %mul_ln1192_24"   --->   Operation 114 'add' 'ret_V_27' <Predicate = (icmp_ln25_1)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 115 [1/1] (0.00ns)   --->   "%sum_V_36 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_27, i32 8, i32 39"   --->   Operation 115 'partselect' 'sum_V_36' <Predicate = (icmp_ln25_1)> <Delay = 0.00>
ST_9 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.1"   --->   Operation 116 'br' 'br_ln0' <Predicate = (icmp_ln25_1)> <Delay = 0.00>

State 10 <SV = 5> <Delay = 1.35>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "%output_0_addr_10 = getelementptr i32 %output_0, i64 0, i64 %zext_ln25" [nn.cpp:29]   --->   Operation 117 'getelementptr' 'output_0_addr_10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 118 [1/1] (1.35ns)   --->   "%store_ln29 = store i32 %sum_V_42, i6 %output_0_addr_10" [nn.cpp:29]   --->   Operation 118 'store' 'store_ln29' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "%or_ln21_1 = or i6 %trunc_ln21, i6 2" [nn.cpp:21]   --->   Operation 119 'or' 'or_ln21_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln25_1 = zext i6 %or_ln21_1" [nn.cpp:25]   --->   Operation 120 'zext' 'zext_ln25_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 121 [1/1] (0.48ns)   --->   "%br_ln25 = br void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2" [nn.cpp:25]   --->   Operation 121 'br' 'br_ln25' <Predicate = true> <Delay = 0.48>

State 11 <SV = 6> <Delay = 1.35>
ST_11 : Operation 122 [1/1] (0.00ns)   --->   "%k_11 = phi i7 %add_ln25_2, void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.split, i7 0, void" [nn.cpp:25]   --->   Operation 122 'phi' 'k_11' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 123 [1/1] (0.00ns)   --->   "%sum_V_43 = phi i32 %sum_V_38, void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.split, i32 0, void"   --->   Operation 123 'phi' 'sum_V_43' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 124 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 124 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 125 [1/1] (0.86ns)   --->   "%icmp_ln25_2 = icmp_ult  i7 %k_11, i7 100" [nn.cpp:25]   --->   Operation 125 'icmp' 'icmp_ln25_2' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 126 [1/1] (0.00ns)   --->   "%empty_52 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 50, i64 50, i64 50"   --->   Operation 126 'speclooptripcount' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %icmp_ln25_2, void, void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2.split" [nn.cpp:25]   --->   Operation 127 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 128 [1/1] (0.89ns)   --->   "%add_ln25_2 = add i7 %k_11, i7 2" [nn.cpp:25]   --->   Operation 128 'add' 'add_ln25_2' <Predicate = (icmp_ln25_2)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 129 [1/1] (0.00ns)   --->   "%k_11_cast5 = zext i7 %k_11" [nn.cpp:25]   --->   Operation 129 'zext' 'k_11_cast5' <Predicate = (icmp_ln25_2)> <Delay = 0.00>
ST_11 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_49 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %k_11, i6 %or_ln21_1"   --->   Operation 130 'bitconcatenate' 'tmp_49' <Predicate = (icmp_ln25_2)> <Delay = 0.00>
ST_11 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln1118_33 = zext i13 %tmp_49"   --->   Operation 131 'zext' 'zext_ln1118_33' <Predicate = (icmp_ln25_2)> <Delay = 0.00>
ST_11 : Operation 132 [1/1] (0.00ns)   --->   "%weights_layer1_weights_V_addr_4 = getelementptr i10 %weights_layer1_weights_V, i64 0, i64 %zext_ln1118_33"   --->   Operation 132 'getelementptr' 'weights_layer1_weights_V_addr_4' <Predicate = (icmp_ln25_2)> <Delay = 0.00>
ST_11 : Operation 133 [1/1] (0.00ns)   --->   "%input_addr_4 = getelementptr i32 %input_r, i64 0, i64 %k_11_cast5"   --->   Operation 133 'getelementptr' 'input_addr_4' <Predicate = (icmp_ln25_2)> <Delay = 0.00>
ST_11 : Operation 134 [2/2] (1.35ns)   --->   "%r_V_25 = load i7 %input_addr_4"   --->   Operation 134 'load' 'r_V_25' <Predicate = (icmp_ln25_2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_11 : Operation 135 [2/2] (1.35ns)   --->   "%weights_layer1_weights_V_load_4 = load i13 %weights_layer1_weights_V_addr_4"   --->   Operation 135 'load' 'weights_layer1_weights_V_load_4' <Predicate = (icmp_ln25_2)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 6400> <ROM>
ST_11 : Operation 136 [1/1] (0.00ns)   --->   "%or_ln25_2 = or i7 %k_11, i7 1" [nn.cpp:25]   --->   Operation 136 'or' 'or_ln25_2' <Predicate = (icmp_ln25_2)> <Delay = 0.00>

State 12 <SV = 7> <Delay = 5.23>
ST_12 : Operation 137 [1/2] (1.35ns)   --->   "%r_V_25 = load i7 %input_addr_4"   --->   Operation 137 'load' 'r_V_25' <Predicate = (icmp_ln25_2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_12 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln1192_53 = sext i32 %r_V_25"   --->   Operation 138 'sext' 'sext_ln1192_53' <Predicate = (icmp_ln25_2)> <Delay = 0.00>
ST_12 : Operation 139 [1/2] (1.35ns)   --->   "%weights_layer1_weights_V_load_4 = load i13 %weights_layer1_weights_V_addr_4"   --->   Operation 139 'load' 'weights_layer1_weights_V_load_4' <Predicate = (icmp_ln25_2)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 6400> <ROM>
ST_12 : Operation 140 [1/1] (0.00ns)   --->   "%sext_ln1192_54 = sext i10 %weights_layer1_weights_V_load_4"   --->   Operation 140 'sext' 'sext_ln1192_54' <Predicate = (icmp_ln25_2)> <Delay = 0.00>
ST_12 : Operation 141 [1/1] (3.88ns)   --->   "%mul_ln1192_25 = mul i40 %sext_ln1192_54, i40 %sext_ln1192_53"   --->   Operation 141 'mul' 'mul_ln1192_25' <Predicate = (icmp_ln25_2)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln23_2 = zext i7 %or_ln25_2" [nn.cpp:23]   --->   Operation 142 'zext' 'zext_ln23_2' <Predicate = (icmp_ln25_2)> <Delay = 0.00>
ST_12 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_50 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %or_ln25_2, i6 %or_ln21_1"   --->   Operation 143 'bitconcatenate' 'tmp_50' <Predicate = (icmp_ln25_2)> <Delay = 0.00>
ST_12 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln1118_34 = zext i13 %tmp_50"   --->   Operation 144 'zext' 'zext_ln1118_34' <Predicate = (icmp_ln25_2)> <Delay = 0.00>
ST_12 : Operation 145 [1/1] (0.00ns)   --->   "%weights_layer1_weights_V_addr_5 = getelementptr i10 %weights_layer1_weights_V, i64 0, i64 %zext_ln1118_34"   --->   Operation 145 'getelementptr' 'weights_layer1_weights_V_addr_5' <Predicate = (icmp_ln25_2)> <Delay = 0.00>
ST_12 : Operation 146 [1/1] (0.00ns)   --->   "%input_addr_5 = getelementptr i32 %input_r, i64 0, i64 %zext_ln23_2"   --->   Operation 146 'getelementptr' 'input_addr_5' <Predicate = (icmp_ln25_2)> <Delay = 0.00>
ST_12 : Operation 147 [2/2] (1.35ns)   --->   "%r_V_26 = load i7 %input_addr_5"   --->   Operation 147 'load' 'r_V_26' <Predicate = (icmp_ln25_2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_12 : Operation 148 [2/2] (1.35ns)   --->   "%weights_layer1_weights_V_load_5 = load i13 %weights_layer1_weights_V_addr_5"   --->   Operation 148 'load' 'weights_layer1_weights_V_load_5' <Predicate = (icmp_ln25_2)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 6400> <ROM>

State 13 <SV = 8> <Delay = 6.46>
ST_13 : Operation 149 [1/1] (0.00ns)   --->   "%specloopname_ln23 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [nn.cpp:23]   --->   Operation 149 'specloopname' 'specloopname_ln23' <Predicate = (icmp_ln25_2)> <Delay = 0.00>
ST_13 : Operation 150 [1/1] (0.00ns)   --->   "%lhs_40 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %sum_V_43, i8 0"   --->   Operation 150 'bitconcatenate' 'lhs_40' <Predicate = (icmp_ln25_2)> <Delay = 0.00>
ST_13 : Operation 151 [1/1] (1.23ns)   --->   "%ret_V_28 = add i40 %lhs_40, i40 %mul_ln1192_25"   --->   Operation 151 'add' 'ret_V_28' <Predicate = (icmp_ln25_2)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 152 [1/2] (1.35ns)   --->   "%r_V_26 = load i7 %input_addr_5"   --->   Operation 152 'load' 'r_V_26' <Predicate = (icmp_ln25_2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_13 : Operation 153 [1/1] (0.00ns)   --->   "%sext_ln1192_55 = sext i32 %r_V_26"   --->   Operation 153 'sext' 'sext_ln1192_55' <Predicate = (icmp_ln25_2)> <Delay = 0.00>
ST_13 : Operation 154 [1/2] (1.35ns)   --->   "%weights_layer1_weights_V_load_5 = load i13 %weights_layer1_weights_V_addr_5"   --->   Operation 154 'load' 'weights_layer1_weights_V_load_5' <Predicate = (icmp_ln25_2)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 6400> <ROM>
ST_13 : Operation 155 [1/1] (0.00ns)   --->   "%sext_ln1192_56 = sext i10 %weights_layer1_weights_V_load_5"   --->   Operation 155 'sext' 'sext_ln1192_56' <Predicate = (icmp_ln25_2)> <Delay = 0.00>
ST_13 : Operation 156 [1/1] (3.88ns)   --->   "%mul_ln1192_26 = mul i40 %sext_ln1192_56, i40 %sext_ln1192_55"   --->   Operation 156 'mul' 'mul_ln1192_26' <Predicate = (icmp_ln25_2)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_51 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_28, i32 8, i32 39"   --->   Operation 157 'partselect' 'tmp_51' <Predicate = (icmp_ln25_2)> <Delay = 0.00>
ST_13 : Operation 158 [1/1] (0.00ns)   --->   "%lhs_41 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_51, i8 0"   --->   Operation 158 'bitconcatenate' 'lhs_41' <Predicate = (icmp_ln25_2)> <Delay = 0.00>
ST_13 : Operation 159 [1/1] (1.23ns)   --->   "%ret_V_29 = add i40 %lhs_41, i40 %mul_ln1192_26"   --->   Operation 159 'add' 'ret_V_29' <Predicate = (icmp_ln25_2)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 160 [1/1] (0.00ns)   --->   "%sum_V_38 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_29, i32 8, i32 39"   --->   Operation 160 'partselect' 'sum_V_38' <Predicate = (icmp_ln25_2)> <Delay = 0.00>
ST_13 : Operation 161 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.2"   --->   Operation 161 'br' 'br_ln0' <Predicate = (icmp_ln25_2)> <Delay = 0.00>

State 14 <SV = 7> <Delay = 1.35>
ST_14 : Operation 162 [1/1] (0.00ns)   --->   "%output_0_addr_11 = getelementptr i32 %output_0, i64 0, i64 %zext_ln25_1" [nn.cpp:29]   --->   Operation 162 'getelementptr' 'output_0_addr_11' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 163 [1/1] (1.35ns)   --->   "%store_ln29 = store i32 %sum_V_43, i6 %output_0_addr_11" [nn.cpp:29]   --->   Operation 163 'store' 'store_ln29' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_14 : Operation 164 [1/1] (0.00ns)   --->   "%or_ln21_2 = or i6 %trunc_ln21, i6 3" [nn.cpp:21]   --->   Operation 164 'or' 'or_ln21_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln25_2 = zext i6 %or_ln21_2" [nn.cpp:25]   --->   Operation 165 'zext' 'zext_ln25_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 166 [1/1] (0.48ns)   --->   "%br_ln25 = br void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3" [nn.cpp:25]   --->   Operation 166 'br' 'br_ln25' <Predicate = true> <Delay = 0.48>

State 15 <SV = 8> <Delay = 1.35>
ST_15 : Operation 167 [1/1] (0.00ns)   --->   "%k_12 = phi i7 %add_ln25_3, void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.split, i7 0, void" [nn.cpp:25]   --->   Operation 167 'phi' 'k_12' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 168 [1/1] (0.86ns)   --->   "%icmp_ln25_3 = icmp_ult  i7 %k_12, i7 100" [nn.cpp:25]   --->   Operation 168 'icmp' 'icmp_ln25_3' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 169 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %icmp_ln25_3, void, void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.split" [nn.cpp:25]   --->   Operation 169 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 170 [1/1] (0.89ns)   --->   "%add_ln25_3 = add i7 %k_12, i7 2" [nn.cpp:25]   --->   Operation 170 'add' 'add_ln25_3' <Predicate = (icmp_ln25_3)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 171 [1/1] (0.00ns)   --->   "%k_12_cast6 = zext i7 %k_12" [nn.cpp:25]   --->   Operation 171 'zext' 'k_12_cast6' <Predicate = (icmp_ln25_3)> <Delay = 0.00>
ST_15 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_52 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %k_12, i6 %or_ln21_2"   --->   Operation 172 'bitconcatenate' 'tmp_52' <Predicate = (icmp_ln25_3)> <Delay = 0.00>
ST_15 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln1118_35 = zext i13 %tmp_52"   --->   Operation 173 'zext' 'zext_ln1118_35' <Predicate = (icmp_ln25_3)> <Delay = 0.00>
ST_15 : Operation 174 [1/1] (0.00ns)   --->   "%weights_layer1_weights_V_addr_6 = getelementptr i10 %weights_layer1_weights_V, i64 0, i64 %zext_ln1118_35"   --->   Operation 174 'getelementptr' 'weights_layer1_weights_V_addr_6' <Predicate = (icmp_ln25_3)> <Delay = 0.00>
ST_15 : Operation 175 [1/1] (0.00ns)   --->   "%input_addr_6 = getelementptr i32 %input_r, i64 0, i64 %k_12_cast6"   --->   Operation 175 'getelementptr' 'input_addr_6' <Predicate = (icmp_ln25_3)> <Delay = 0.00>
ST_15 : Operation 176 [2/2] (1.35ns)   --->   "%r_V_27 = load i7 %input_addr_6"   --->   Operation 176 'load' 'r_V_27' <Predicate = (icmp_ln25_3)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_15 : Operation 177 [2/2] (1.35ns)   --->   "%weights_layer1_weights_V_load_6 = load i13 %weights_layer1_weights_V_addr_6"   --->   Operation 177 'load' 'weights_layer1_weights_V_load_6' <Predicate = (icmp_ln25_3)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 6400> <ROM>
ST_15 : Operation 178 [1/1] (0.00ns)   --->   "%or_ln25_3 = or i7 %k_12, i7 1" [nn.cpp:25]   --->   Operation 178 'or' 'or_ln25_3' <Predicate = (icmp_ln25_3)> <Delay = 0.00>

State 16 <SV = 9> <Delay = 5.23>
ST_16 : Operation 179 [1/1] (0.00ns)   --->   "%sum_V_44 = phi i32 %sum_V_40, void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3.split, i32 0, void"   --->   Operation 179 'phi' 'sum_V_44' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 180 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 180 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 181 [1/1] (0.00ns)   --->   "%empty_53 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 50, i64 50, i64 50"   --->   Operation 181 'speclooptripcount' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 182 [1/2] (1.35ns)   --->   "%r_V_27 = load i7 %input_addr_6"   --->   Operation 182 'load' 'r_V_27' <Predicate = (icmp_ln25_3)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_16 : Operation 183 [1/1] (0.00ns)   --->   "%sext_ln1192_57 = sext i32 %r_V_27"   --->   Operation 183 'sext' 'sext_ln1192_57' <Predicate = (icmp_ln25_3)> <Delay = 0.00>
ST_16 : Operation 184 [1/2] (1.35ns)   --->   "%weights_layer1_weights_V_load_6 = load i13 %weights_layer1_weights_V_addr_6"   --->   Operation 184 'load' 'weights_layer1_weights_V_load_6' <Predicate = (icmp_ln25_3)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 6400> <ROM>
ST_16 : Operation 185 [1/1] (0.00ns)   --->   "%sext_ln1192_58 = sext i10 %weights_layer1_weights_V_load_6"   --->   Operation 185 'sext' 'sext_ln1192_58' <Predicate = (icmp_ln25_3)> <Delay = 0.00>
ST_16 : Operation 186 [1/1] (3.88ns)   --->   "%mul_ln1192_27 = mul i40 %sext_ln1192_58, i40 %sext_ln1192_57"   --->   Operation 186 'mul' 'mul_ln1192_27' <Predicate = (icmp_ln25_3)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln23_3 = zext i7 %or_ln25_3" [nn.cpp:23]   --->   Operation 187 'zext' 'zext_ln23_3' <Predicate = (icmp_ln25_3)> <Delay = 0.00>
ST_16 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_53 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %or_ln25_3, i6 %or_ln21_2"   --->   Operation 188 'bitconcatenate' 'tmp_53' <Predicate = (icmp_ln25_3)> <Delay = 0.00>
ST_16 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln1118_36 = zext i13 %tmp_53"   --->   Operation 189 'zext' 'zext_ln1118_36' <Predicate = (icmp_ln25_3)> <Delay = 0.00>
ST_16 : Operation 190 [1/1] (0.00ns)   --->   "%weights_layer1_weights_V_addr_7 = getelementptr i10 %weights_layer1_weights_V, i64 0, i64 %zext_ln1118_36"   --->   Operation 190 'getelementptr' 'weights_layer1_weights_V_addr_7' <Predicate = (icmp_ln25_3)> <Delay = 0.00>
ST_16 : Operation 191 [1/1] (0.00ns)   --->   "%input_addr_7 = getelementptr i32 %input_r, i64 0, i64 %zext_ln23_3"   --->   Operation 191 'getelementptr' 'input_addr_7' <Predicate = (icmp_ln25_3)> <Delay = 0.00>
ST_16 : Operation 192 [2/2] (1.35ns)   --->   "%r_V_28 = load i7 %input_addr_7"   --->   Operation 192 'load' 'r_V_28' <Predicate = (icmp_ln25_3)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_16 : Operation 193 [2/2] (1.35ns)   --->   "%weights_layer1_weights_V_load_7 = load i13 %weights_layer1_weights_V_addr_7"   --->   Operation 193 'load' 'weights_layer1_weights_V_load_7' <Predicate = (icmp_ln25_3)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 6400> <ROM>

State 17 <SV = 10> <Delay = 6.46>
ST_17 : Operation 194 [1/1] (0.00ns)   --->   "%specloopname_ln23 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [nn.cpp:23]   --->   Operation 194 'specloopname' 'specloopname_ln23' <Predicate = (icmp_ln25_3)> <Delay = 0.00>
ST_17 : Operation 195 [1/1] (0.00ns)   --->   "%lhs_43 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %sum_V_44, i8 0"   --->   Operation 195 'bitconcatenate' 'lhs_43' <Predicate = (icmp_ln25_3)> <Delay = 0.00>
ST_17 : Operation 196 [1/1] (1.23ns)   --->   "%ret_V_30 = add i40 %lhs_43, i40 %mul_ln1192_27"   --->   Operation 196 'add' 'ret_V_30' <Predicate = (icmp_ln25_3)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 197 [1/2] (1.35ns)   --->   "%r_V_28 = load i7 %input_addr_7"   --->   Operation 197 'load' 'r_V_28' <Predicate = (icmp_ln25_3)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_17 : Operation 198 [1/1] (0.00ns)   --->   "%sext_ln1192_59 = sext i32 %r_V_28"   --->   Operation 198 'sext' 'sext_ln1192_59' <Predicate = (icmp_ln25_3)> <Delay = 0.00>
ST_17 : Operation 199 [1/2] (1.35ns)   --->   "%weights_layer1_weights_V_load_7 = load i13 %weights_layer1_weights_V_addr_7"   --->   Operation 199 'load' 'weights_layer1_weights_V_load_7' <Predicate = (icmp_ln25_3)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 6400> <ROM>
ST_17 : Operation 200 [1/1] (0.00ns)   --->   "%sext_ln1192_60 = sext i10 %weights_layer1_weights_V_load_7"   --->   Operation 200 'sext' 'sext_ln1192_60' <Predicate = (icmp_ln25_3)> <Delay = 0.00>
ST_17 : Operation 201 [1/1] (3.88ns)   --->   "%mul_ln1192_28 = mul i40 %sext_ln1192_60, i40 %sext_ln1192_59"   --->   Operation 201 'mul' 'mul_ln1192_28' <Predicate = (icmp_ln25_3)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_54 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_30, i32 8, i32 39"   --->   Operation 202 'partselect' 'tmp_54' <Predicate = (icmp_ln25_3)> <Delay = 0.00>
ST_17 : Operation 203 [1/1] (0.00ns)   --->   "%lhs_44 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_54, i8 0"   --->   Operation 203 'bitconcatenate' 'lhs_44' <Predicate = (icmp_ln25_3)> <Delay = 0.00>
ST_17 : Operation 204 [1/1] (1.23ns)   --->   "%ret_V_31 = add i40 %lhs_44, i40 %mul_ln1192_28"   --->   Operation 204 'add' 'ret_V_31' <Predicate = (icmp_ln25_3)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 205 [1/1] (0.00ns)   --->   "%sum_V_40 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_31, i32 8, i32 39"   --->   Operation 205 'partselect' 'sum_V_40' <Predicate = (icmp_ln25_3)> <Delay = 0.00>
ST_17 : Operation 206 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.3"   --->   Operation 206 'br' 'br_ln0' <Predicate = (icmp_ln25_3)> <Delay = 0.00>

State 18 <SV = 10> <Delay = 1.35>
ST_18 : Operation 207 [1/1] (0.89ns)   --->   "%add_ln21 = add i7 %j, i7 4" [nn.cpp:21]   --->   Operation 207 'add' 'add_ln21' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 208 [1/1] (0.00ns)   --->   "%output_0_addr_12 = getelementptr i32 %output_0, i64 0, i64 %zext_ln25_2" [nn.cpp:29]   --->   Operation 208 'getelementptr' 'output_0_addr_12' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 209 [1/1] (1.35ns)   --->   "%store_ln29 = store i32 %sum_V_44, i6 %output_0_addr_12" [nn.cpp:29]   --->   Operation 209 'store' 'store_ln29' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_18 : Operation 210 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 210 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j', nn.cpp:21) with incoming values : ('add_ln21', nn.cpp:21) [7]  (0.489 ns)

 <State 2>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('k', nn.cpp:25) with incoming values : ('add_ln25', nn.cpp:25) [18]  (0.489 ns)

 <State 3>: 1.35ns
The critical path consists of the following:
	'phi' operation ('k', nn.cpp:25) with incoming values : ('add_ln25', nn.cpp:25) [18]  (0 ns)
	'getelementptr' operation ('input_addr') [32]  (0 ns)
	'load' operation ('r.V') on array 'input_r' [33]  (1.35 ns)

 <State 4>: 5.23ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'input_r' [33]  (1.35 ns)
	'mul' operation ('mul_ln1192') [37]  (3.88 ns)

 <State 5>: 6.47ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'input_r' [47]  (1.35 ns)
	'mul' operation ('mul_ln1192_22') [51]  (3.88 ns)
	'add' operation ('ret.V') [54]  (1.23 ns)

 <State 6>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('output_0_addr', nn.cpp:29) [58]  (0 ns)
	'store' operation ('store_ln29', nn.cpp:29) of variable 'sum.V' on array 'output_0' [59]  (1.35 ns)

 <State 7>: 1.35ns
The critical path consists of the following:
	'phi' operation ('k', nn.cpp:25) with incoming values : ('add_ln25_1', nn.cpp:25) [64]  (0 ns)
	'getelementptr' operation ('input_addr_2') [77]  (0 ns)
	'load' operation ('r.V') on array 'input_r' [78]  (1.35 ns)

 <State 8>: 5.23ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'input_r' [78]  (1.35 ns)
	'mul' operation ('mul_ln1192_23') [82]  (3.88 ns)

 <State 9>: 6.47ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'input_r' [91]  (1.35 ns)
	'mul' operation ('mul_ln1192_24') [95]  (3.88 ns)
	'add' operation ('ret.V') [98]  (1.23 ns)

 <State 10>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('output_0_addr_10', nn.cpp:29) [102]  (0 ns)
	'store' operation ('store_ln29', nn.cpp:29) of variable 'sum.V' on array 'output_0' [103]  (1.35 ns)

 <State 11>: 1.35ns
The critical path consists of the following:
	'phi' operation ('k', nn.cpp:25) with incoming values : ('add_ln25_2', nn.cpp:25) [108]  (0 ns)
	'getelementptr' operation ('input_addr_4') [121]  (0 ns)
	'load' operation ('r.V') on array 'input_r' [122]  (1.35 ns)

 <State 12>: 5.23ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'input_r' [122]  (1.35 ns)
	'mul' operation ('mul_ln1192_25') [126]  (3.88 ns)

 <State 13>: 6.47ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'input_r' [135]  (1.35 ns)
	'mul' operation ('mul_ln1192_26') [139]  (3.88 ns)
	'add' operation ('ret.V') [142]  (1.23 ns)

 <State 14>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('output_0_addr_11', nn.cpp:29) [146]  (0 ns)
	'store' operation ('store_ln29', nn.cpp:29) of variable 'sum.V' on array 'output_0' [147]  (1.35 ns)

 <State 15>: 1.35ns
The critical path consists of the following:
	'phi' operation ('k', nn.cpp:25) with incoming values : ('add_ln25_3', nn.cpp:25) [152]  (0 ns)
	'getelementptr' operation ('input_addr_6') [165]  (0 ns)
	'load' operation ('r.V') on array 'input_r' [166]  (1.35 ns)

 <State 16>: 5.23ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'input_r' [166]  (1.35 ns)
	'mul' operation ('mul_ln1192_27') [170]  (3.88 ns)

 <State 17>: 6.47ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'input_r' [179]  (1.35 ns)
	'mul' operation ('mul_ln1192_28') [183]  (3.88 ns)
	'add' operation ('ret.V') [186]  (1.23 ns)

 <State 18>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('output_0_addr_12', nn.cpp:29) [191]  (0 ns)
	'store' operation ('store_ln29', nn.cpp:29) of variable 'sum.V' on array 'output_0' [192]  (1.35 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
