PPA Report for pipelined_adder_axi_lite.v (Module: pipelined_adder_axi_lite)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 26
FF Count: 65
IO Count: 64
Cell Count: 209

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 734.75 MHz
Reg-to-Reg Critical Path Delay: 1.102 ns

POWER METRICS:
-------------
Total Power Consumption: 0.463 W
