================================================================
== Vivado RTL Synthesis Results
================================================================
+ General Information:
    * Date:            Tue Feb 04 14:34:44 EST 2025
    * Version:         2024.2 (Build 5238294 on Nov  8 2024)
    * Project:         fir1
    * Solution:        hls (Vitis Kernel Flow Target)
    * Product family:  zynquplusRFSOC
    * Target device:   xczu48dr-ffvg1517-2-e


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * RTL Synthesis target clock:  5 ns
    * C-Synthesis target clock:    5 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== RTL Synthesis Resource Summary
================================================================
LUT:              778
FF:               704
DSP:              30
BRAM:             0
URAM:             0
SRL:              0


================================================================
== RTL Synthesis Timing Summary
================================================================
* Timing was met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 5.000       |
| Post-Synthesis | 2.510       |
+----------------+-------------+


================================================================
== RTL Synthesis Resources
================================================================
+-------------------------------------------+-----+-----+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                                      | LUT | FF  | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+-------------------------------------------+-----+-----+-----+------+------+-----+--------+------+---------+----------+--------+
| inst                                      | 778 | 704 | 30  |      |      |     |        |      |         |          |        |
|   (inst)                                  | 1   | 45  |     |      |      |     |        |      |         |          |        |
|   control_s_axi_U                         | 25  | 28  |     |      |      |     |        |      |         |          |        |
|   grp_fir_Pipeline_1_fu_116               | 6   | 6   |     |      |      |     |        |      |         |          |        |
|     (grp_fir_Pipeline_1_fu_116)           |     | 4   |     |      |      |     |        |      |         |          |        |
|   grp_fir_Pipeline_read_a_fu_129          | 22  | 11  |     |      |      |     |        |      |         |          |        |
|     (grp_fir_Pipeline_read_a_fu_129)      | 11  | 9   |     |      |      |     |        |      |         |          |        |
|   grp_fir_Pipeline_sample_loop_fu_145     | 593 | 439 | 30  |      |      |     |        |      |         |          |        |
|     (grp_fir_Pipeline_sample_loop_fu_145) | 148 | 437 | 10  |      |      |     |        |      |         |          |        |
|     mul_32s_32s_32_1_1_U21                | 30  |     | 2   |      |      |     |        |      |         |          |        |
|     mul_32s_32s_32_1_1_U22                | 30  |     | 2   |      |      |     |        |      |         |          |        |
|     mul_32s_32s_32_1_1_U23                | 27  |     | 2   |      |      |     |        |      |         |          |        |
|     mul_32s_32s_32_1_1_U24                | 56  |     | 2   |      |      |     |        |      |         |          |        |
|     mul_32s_32s_32_1_1_U25                | 29  |     | 2   |      |      |     |        |      |         |          |        |
|     mul_32s_32s_32_1_1_U26                | 15  |     | 2   |      |      |     |        |      |         |          |        |
|     mul_32s_32s_32_1_1_U27                | 15  |     | 2   |      |      |     |        |      |         |          |        |
|     mul_32s_32s_32_1_1_U28                | 16  |     | 2   |      |      |     |        |      |         |          |        |
|     mul_32s_32s_32_1_1_U29                | 40  |     | 2   |      |      |     |        |      |         |          |        |
|     mul_32s_32s_32_1_1_U30                | 45  |     | 2   |      |      |     |        |      |         |          |        |
|   regslice_both_a_U                       | 38  | 37  |     |      |      |     |        |      |         |          |        |
|   regslice_both_in_r_U                    | 54  | 69  |     |      |      |     |        |      |         |          |        |
|   regslice_both_out_r_U                   | 39  | 69  |     |      |      |     |        |      |         |          |        |
+-------------------------------------------+-----+-----+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== RTL Synthesis Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 0.18%  | OK     |
| FD                                                        | 50%       | 0.08%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.00%  | OK     |
| CARRY8                                                    | 25%       | 0.07%  | OK     |
| MUXF7                                                     | 15%       | 0.00%  | OK     |
| DSP                                                       | 80%       | 0.70%  | OK     |
| RAMB/FIFO                                                 | 80%       | 0.00%  | OK     |
| URAM                                                      | 80%       | 0.00%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 0.70%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 7974      | 17     | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 0.94   | OK     |
| Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.300ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.208ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== RTL Synthesis Timing Paths
================================================================
* Timing was met
+-------+-------+--------------------------------------------------------------------------------+-----------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN                                                                 | ENDPOINT PIN                            | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                                                                                |                                         |              |            |                |          DELAY |        DELAY |
+-------+-------+--------------------------------------------------------------------------------+-----------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 2.490 | grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_7_reg_641_reg/DSP_OUTPUT_INST/CLK | out_r_TDATA_reg_reg[31]/D               |            9 |          5 |          2.460 |          1.207 |        1.253 |
| Path2 | 2.490 | grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_7_reg_641_reg/DSP_OUTPUT_INST/CLK | regslice_both_out_r_U/data_p2_reg[31]/D |            9 |          5 |          2.460 |          1.207 |        1.253 |
| Path3 | 2.504 | grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_7_reg_641_reg/DSP_OUTPUT_INST/CLK | out_r_TDATA_reg_reg[30]/D               |            9 |          5 |          2.446 |          1.193 |        1.253 |
| Path4 | 2.504 | grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_7_reg_641_reg/DSP_OUTPUT_INST/CLK | regslice_both_out_r_U/data_p2_reg[30]/D |            9 |          5 |          2.446 |          1.193 |        1.253 |
| Path5 | 2.515 | grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_7_reg_641_reg/DSP_OUTPUT_INST/CLK | out_r_TDATA_reg_reg[28]/D               |            9 |          5 |          2.435 |          1.137 |        1.298 |
+-------+-------+--------------------------------------------------------------------------------+-----------------------------------------+--------------+------------+----------------+----------------+--------------+

    +-------------------------------------------------------------------------------------------+------------------------+
    | Path1 Cells                                                                               | Primitive Type         |
    +-------------------------------------------------------------------------------------------+------------------------+
    | grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_7_reg_641_reg/DSP_OUTPUT_INST                | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U28/tmp_product_carry_i_7__8       | CLB.LUT.LUT2           |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U28/tmp_product_carry              | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U22/out_r_TDATA__0_carry__1_i_11   | CLB.LUT.LUT6           |
    | grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA__0_carry__1                               | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA__0_carry__2                               | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/out_r_TDATA__284_carry__2_i_19 | CLB.LUT.LUT3           |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/out_r_TDATA__284_carry__2_i_4  | CLB.LUT.LUT5           |
    | grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA__284_carry__2                             | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U24/out_r_TDATA_reg[31]_i_1        | CLB.LUT.LUT3           |
    | out_r_TDATA_reg_reg[31]                                                                   | REGISTER.SDR.FDRE      |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_7_reg_641_reg/DSP_OUTPUT_INST                | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U28/tmp_product_carry_i_7__8       | CLB.LUT.LUT2           |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U28/tmp_product_carry              | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U22/out_r_TDATA__0_carry__1_i_11   | CLB.LUT.LUT6           |
    | grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA__0_carry__1                               | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA__0_carry__2                               | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/out_r_TDATA__284_carry__2_i_19 | CLB.LUT.LUT3           |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/out_r_TDATA__284_carry__2_i_4  | CLB.LUT.LUT5           |
    | grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA__284_carry__2                             | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U24/out_r_TDATA_reg[31]_i_1        | CLB.LUT.LUT3           |
    | regslice_both_out_r_U/data_p2_reg[31]                                                     | REGISTER.SDR.FDRE      |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_7_reg_641_reg/DSP_OUTPUT_INST                | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U28/tmp_product_carry_i_7__8       | CLB.LUT.LUT2           |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U28/tmp_product_carry              | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U22/out_r_TDATA__0_carry__1_i_11   | CLB.LUT.LUT6           |
    | grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA__0_carry__1                               | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA__0_carry__2                               | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/out_r_TDATA__284_carry__2_i_19 | CLB.LUT.LUT3           |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/out_r_TDATA__284_carry__2_i_4  | CLB.LUT.LUT5           |
    | grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA__284_carry__2                             | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U24/out_r_TDATA_reg[30]_i_1        | CLB.LUT.LUT3           |
    | out_r_TDATA_reg_reg[30]                                                                   | REGISTER.SDR.FDRE      |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_7_reg_641_reg/DSP_OUTPUT_INST                | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U28/tmp_product_carry_i_7__8       | CLB.LUT.LUT2           |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U28/tmp_product_carry              | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U22/out_r_TDATA__0_carry__1_i_11   | CLB.LUT.LUT6           |
    | grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA__0_carry__1                               | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA__0_carry__2                               | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/out_r_TDATA__284_carry__2_i_19 | CLB.LUT.LUT3           |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/out_r_TDATA__284_carry__2_i_4  | CLB.LUT.LUT5           |
    | grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA__284_carry__2                             | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U24/out_r_TDATA_reg[30]_i_1        | CLB.LUT.LUT3           |
    | regslice_both_out_r_U/data_p2_reg[30]                                                     | REGISTER.SDR.FDRE      |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_7_reg_641_reg/DSP_OUTPUT_INST                | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U28/tmp_product_carry_i_7__8       | CLB.LUT.LUT2           |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U28/tmp_product_carry              | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U22/out_r_TDATA__0_carry__1_i_11   | CLB.LUT.LUT6           |
    | grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA__0_carry__1                               | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA__0_carry__2                               | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/out_r_TDATA__284_carry__2_i_19 | CLB.LUT.LUT3           |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/out_r_TDATA__284_carry__2_i_4  | CLB.LUT.LUT5           |
    | grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA__284_carry__2                             | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U24/out_r_TDATA_reg[28]_i_1        | CLB.LUT.LUT3           |
    | out_r_TDATA_reg_reg[28]                                                                   | REGISTER.SDR.FDRE      |
    +-------------------------------------------------------------------------------------------+------------------------+

    +-------------------------------------------------------------------------------------------+------------------------+
    | Path2 Cells                                                                               | Primitive Type         |
    +-------------------------------------------------------------------------------------------+------------------------+
    | grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_7_reg_641_reg/DSP_OUTPUT_INST                | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U28/tmp_product_carry_i_7__8       | CLB.LUT.LUT2           |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U28/tmp_product_carry              | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U22/out_r_TDATA__0_carry__1_i_11   | CLB.LUT.LUT6           |
    | grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA__0_carry__1                               | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA__0_carry__2                               | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/out_r_TDATA__284_carry__2_i_19 | CLB.LUT.LUT3           |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/out_r_TDATA__284_carry__2_i_4  | CLB.LUT.LUT5           |
    | grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA__284_carry__2                             | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U24/out_r_TDATA_reg[31]_i_1        | CLB.LUT.LUT3           |
    | out_r_TDATA_reg_reg[31]                                                                   | REGISTER.SDR.FDRE      |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_7_reg_641_reg/DSP_OUTPUT_INST                | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U28/tmp_product_carry_i_7__8       | CLB.LUT.LUT2           |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U28/tmp_product_carry              | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U22/out_r_TDATA__0_carry__1_i_11   | CLB.LUT.LUT6           |
    | grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA__0_carry__1                               | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA__0_carry__2                               | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/out_r_TDATA__284_carry__2_i_19 | CLB.LUT.LUT3           |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/out_r_TDATA__284_carry__2_i_4  | CLB.LUT.LUT5           |
    | grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA__284_carry__2                             | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U24/out_r_TDATA_reg[31]_i_1        | CLB.LUT.LUT3           |
    | regslice_both_out_r_U/data_p2_reg[31]                                                     | REGISTER.SDR.FDRE      |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_7_reg_641_reg/DSP_OUTPUT_INST                | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U28/tmp_product_carry_i_7__8       | CLB.LUT.LUT2           |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U28/tmp_product_carry              | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U22/out_r_TDATA__0_carry__1_i_11   | CLB.LUT.LUT6           |
    | grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA__0_carry__1                               | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA__0_carry__2                               | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/out_r_TDATA__284_carry__2_i_19 | CLB.LUT.LUT3           |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/out_r_TDATA__284_carry__2_i_4  | CLB.LUT.LUT5           |
    | grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA__284_carry__2                             | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U24/out_r_TDATA_reg[30]_i_1        | CLB.LUT.LUT3           |
    | out_r_TDATA_reg_reg[30]                                                                   | REGISTER.SDR.FDRE      |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_7_reg_641_reg/DSP_OUTPUT_INST                | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U28/tmp_product_carry_i_7__8       | CLB.LUT.LUT2           |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U28/tmp_product_carry              | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U22/out_r_TDATA__0_carry__1_i_11   | CLB.LUT.LUT6           |
    | grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA__0_carry__1                               | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA__0_carry__2                               | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/out_r_TDATA__284_carry__2_i_19 | CLB.LUT.LUT3           |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/out_r_TDATA__284_carry__2_i_4  | CLB.LUT.LUT5           |
    | grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA__284_carry__2                             | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U24/out_r_TDATA_reg[30]_i_1        | CLB.LUT.LUT3           |
    | regslice_both_out_r_U/data_p2_reg[30]                                                     | REGISTER.SDR.FDRE      |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_7_reg_641_reg/DSP_OUTPUT_INST                | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U28/tmp_product_carry_i_7__8       | CLB.LUT.LUT2           |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U28/tmp_product_carry              | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U22/out_r_TDATA__0_carry__1_i_11   | CLB.LUT.LUT6           |
    | grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA__0_carry__1                               | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA__0_carry__2                               | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/out_r_TDATA__284_carry__2_i_19 | CLB.LUT.LUT3           |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/out_r_TDATA__284_carry__2_i_4  | CLB.LUT.LUT5           |
    | grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA__284_carry__2                             | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U24/out_r_TDATA_reg[28]_i_1        | CLB.LUT.LUT3           |
    | out_r_TDATA_reg_reg[28]                                                                   | REGISTER.SDR.FDRE      |
    +-------------------------------------------------------------------------------------------+------------------------+

    +-------------------------------------------------------------------------------------------+------------------------+
    | Path3 Cells                                                                               | Primitive Type         |
    +-------------------------------------------------------------------------------------------+------------------------+
    | grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_7_reg_641_reg/DSP_OUTPUT_INST                | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U28/tmp_product_carry_i_7__8       | CLB.LUT.LUT2           |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U28/tmp_product_carry              | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U22/out_r_TDATA__0_carry__1_i_11   | CLB.LUT.LUT6           |
    | grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA__0_carry__1                               | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA__0_carry__2                               | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/out_r_TDATA__284_carry__2_i_19 | CLB.LUT.LUT3           |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/out_r_TDATA__284_carry__2_i_4  | CLB.LUT.LUT5           |
    | grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA__284_carry__2                             | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U24/out_r_TDATA_reg[31]_i_1        | CLB.LUT.LUT3           |
    | out_r_TDATA_reg_reg[31]                                                                   | REGISTER.SDR.FDRE      |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_7_reg_641_reg/DSP_OUTPUT_INST                | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U28/tmp_product_carry_i_7__8       | CLB.LUT.LUT2           |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U28/tmp_product_carry              | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U22/out_r_TDATA__0_carry__1_i_11   | CLB.LUT.LUT6           |
    | grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA__0_carry__1                               | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA__0_carry__2                               | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/out_r_TDATA__284_carry__2_i_19 | CLB.LUT.LUT3           |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/out_r_TDATA__284_carry__2_i_4  | CLB.LUT.LUT5           |
    | grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA__284_carry__2                             | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U24/out_r_TDATA_reg[31]_i_1        | CLB.LUT.LUT3           |
    | regslice_both_out_r_U/data_p2_reg[31]                                                     | REGISTER.SDR.FDRE      |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_7_reg_641_reg/DSP_OUTPUT_INST                | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U28/tmp_product_carry_i_7__8       | CLB.LUT.LUT2           |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U28/tmp_product_carry              | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U22/out_r_TDATA__0_carry__1_i_11   | CLB.LUT.LUT6           |
    | grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA__0_carry__1                               | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA__0_carry__2                               | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/out_r_TDATA__284_carry__2_i_19 | CLB.LUT.LUT3           |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/out_r_TDATA__284_carry__2_i_4  | CLB.LUT.LUT5           |
    | grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA__284_carry__2                             | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U24/out_r_TDATA_reg[30]_i_1        | CLB.LUT.LUT3           |
    | out_r_TDATA_reg_reg[30]                                                                   | REGISTER.SDR.FDRE      |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_7_reg_641_reg/DSP_OUTPUT_INST                | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U28/tmp_product_carry_i_7__8       | CLB.LUT.LUT2           |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U28/tmp_product_carry              | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U22/out_r_TDATA__0_carry__1_i_11   | CLB.LUT.LUT6           |
    | grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA__0_carry__1                               | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA__0_carry__2                               | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/out_r_TDATA__284_carry__2_i_19 | CLB.LUT.LUT3           |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/out_r_TDATA__284_carry__2_i_4  | CLB.LUT.LUT5           |
    | grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA__284_carry__2                             | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U24/out_r_TDATA_reg[30]_i_1        | CLB.LUT.LUT3           |
    | regslice_both_out_r_U/data_p2_reg[30]                                                     | REGISTER.SDR.FDRE      |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_7_reg_641_reg/DSP_OUTPUT_INST                | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U28/tmp_product_carry_i_7__8       | CLB.LUT.LUT2           |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U28/tmp_product_carry              | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U22/out_r_TDATA__0_carry__1_i_11   | CLB.LUT.LUT6           |
    | grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA__0_carry__1                               | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA__0_carry__2                               | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/out_r_TDATA__284_carry__2_i_19 | CLB.LUT.LUT3           |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/out_r_TDATA__284_carry__2_i_4  | CLB.LUT.LUT5           |
    | grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA__284_carry__2                             | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U24/out_r_TDATA_reg[28]_i_1        | CLB.LUT.LUT3           |
    | out_r_TDATA_reg_reg[28]                                                                   | REGISTER.SDR.FDRE      |
    +-------------------------------------------------------------------------------------------+------------------------+

    +-------------------------------------------------------------------------------------------+------------------------+
    | Path4 Cells                                                                               | Primitive Type         |
    +-------------------------------------------------------------------------------------------+------------------------+
    | grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_7_reg_641_reg/DSP_OUTPUT_INST                | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U28/tmp_product_carry_i_7__8       | CLB.LUT.LUT2           |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U28/tmp_product_carry              | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U22/out_r_TDATA__0_carry__1_i_11   | CLB.LUT.LUT6           |
    | grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA__0_carry__1                               | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA__0_carry__2                               | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/out_r_TDATA__284_carry__2_i_19 | CLB.LUT.LUT3           |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/out_r_TDATA__284_carry__2_i_4  | CLB.LUT.LUT5           |
    | grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA__284_carry__2                             | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U24/out_r_TDATA_reg[31]_i_1        | CLB.LUT.LUT3           |
    | out_r_TDATA_reg_reg[31]                                                                   | REGISTER.SDR.FDRE      |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_7_reg_641_reg/DSP_OUTPUT_INST                | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U28/tmp_product_carry_i_7__8       | CLB.LUT.LUT2           |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U28/tmp_product_carry              | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U22/out_r_TDATA__0_carry__1_i_11   | CLB.LUT.LUT6           |
    | grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA__0_carry__1                               | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA__0_carry__2                               | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/out_r_TDATA__284_carry__2_i_19 | CLB.LUT.LUT3           |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/out_r_TDATA__284_carry__2_i_4  | CLB.LUT.LUT5           |
    | grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA__284_carry__2                             | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U24/out_r_TDATA_reg[31]_i_1        | CLB.LUT.LUT3           |
    | regslice_both_out_r_U/data_p2_reg[31]                                                     | REGISTER.SDR.FDRE      |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_7_reg_641_reg/DSP_OUTPUT_INST                | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U28/tmp_product_carry_i_7__8       | CLB.LUT.LUT2           |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U28/tmp_product_carry              | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U22/out_r_TDATA__0_carry__1_i_11   | CLB.LUT.LUT6           |
    | grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA__0_carry__1                               | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA__0_carry__2                               | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/out_r_TDATA__284_carry__2_i_19 | CLB.LUT.LUT3           |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/out_r_TDATA__284_carry__2_i_4  | CLB.LUT.LUT5           |
    | grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA__284_carry__2                             | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U24/out_r_TDATA_reg[30]_i_1        | CLB.LUT.LUT3           |
    | out_r_TDATA_reg_reg[30]                                                                   | REGISTER.SDR.FDRE      |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_7_reg_641_reg/DSP_OUTPUT_INST                | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U28/tmp_product_carry_i_7__8       | CLB.LUT.LUT2           |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U28/tmp_product_carry              | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U22/out_r_TDATA__0_carry__1_i_11   | CLB.LUT.LUT6           |
    | grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA__0_carry__1                               | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA__0_carry__2                               | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/out_r_TDATA__284_carry__2_i_19 | CLB.LUT.LUT3           |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/out_r_TDATA__284_carry__2_i_4  | CLB.LUT.LUT5           |
    | grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA__284_carry__2                             | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U24/out_r_TDATA_reg[30]_i_1        | CLB.LUT.LUT3           |
    | regslice_both_out_r_U/data_p2_reg[30]                                                     | REGISTER.SDR.FDRE      |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_7_reg_641_reg/DSP_OUTPUT_INST                | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U28/tmp_product_carry_i_7__8       | CLB.LUT.LUT2           |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U28/tmp_product_carry              | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U22/out_r_TDATA__0_carry__1_i_11   | CLB.LUT.LUT6           |
    | grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA__0_carry__1                               | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA__0_carry__2                               | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/out_r_TDATA__284_carry__2_i_19 | CLB.LUT.LUT3           |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/out_r_TDATA__284_carry__2_i_4  | CLB.LUT.LUT5           |
    | grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA__284_carry__2                             | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U24/out_r_TDATA_reg[28]_i_1        | CLB.LUT.LUT3           |
    | out_r_TDATA_reg_reg[28]                                                                   | REGISTER.SDR.FDRE      |
    +-------------------------------------------------------------------------------------------+------------------------+

    +-------------------------------------------------------------------------------------------+------------------------+
    | Path5 Cells                                                                               | Primitive Type         |
    +-------------------------------------------------------------------------------------------+------------------------+
    | grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_7_reg_641_reg/DSP_OUTPUT_INST                | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U28/tmp_product_carry_i_7__8       | CLB.LUT.LUT2           |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U28/tmp_product_carry              | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U22/out_r_TDATA__0_carry__1_i_11   | CLB.LUT.LUT6           |
    | grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA__0_carry__1                               | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA__0_carry__2                               | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/out_r_TDATA__284_carry__2_i_19 | CLB.LUT.LUT3           |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/out_r_TDATA__284_carry__2_i_4  | CLB.LUT.LUT5           |
    | grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA__284_carry__2                             | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U24/out_r_TDATA_reg[31]_i_1        | CLB.LUT.LUT3           |
    | out_r_TDATA_reg_reg[31]                                                                   | REGISTER.SDR.FDRE      |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_7_reg_641_reg/DSP_OUTPUT_INST                | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U28/tmp_product_carry_i_7__8       | CLB.LUT.LUT2           |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U28/tmp_product_carry              | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U22/out_r_TDATA__0_carry__1_i_11   | CLB.LUT.LUT6           |
    | grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA__0_carry__1                               | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA__0_carry__2                               | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/out_r_TDATA__284_carry__2_i_19 | CLB.LUT.LUT3           |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/out_r_TDATA__284_carry__2_i_4  | CLB.LUT.LUT5           |
    | grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA__284_carry__2                             | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U24/out_r_TDATA_reg[31]_i_1        | CLB.LUT.LUT3           |
    | regslice_both_out_r_U/data_p2_reg[31]                                                     | REGISTER.SDR.FDRE      |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_7_reg_641_reg/DSP_OUTPUT_INST                | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U28/tmp_product_carry_i_7__8       | CLB.LUT.LUT2           |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U28/tmp_product_carry              | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U22/out_r_TDATA__0_carry__1_i_11   | CLB.LUT.LUT6           |
    | grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA__0_carry__1                               | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA__0_carry__2                               | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/out_r_TDATA__284_carry__2_i_19 | CLB.LUT.LUT3           |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/out_r_TDATA__284_carry__2_i_4  | CLB.LUT.LUT5           |
    | grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA__284_carry__2                             | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U24/out_r_TDATA_reg[30]_i_1        | CLB.LUT.LUT3           |
    | out_r_TDATA_reg_reg[30]                                                                   | REGISTER.SDR.FDRE      |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_7_reg_641_reg/DSP_OUTPUT_INST                | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U28/tmp_product_carry_i_7__8       | CLB.LUT.LUT2           |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U28/tmp_product_carry              | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U22/out_r_TDATA__0_carry__1_i_11   | CLB.LUT.LUT6           |
    | grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA__0_carry__1                               | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA__0_carry__2                               | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/out_r_TDATA__284_carry__2_i_19 | CLB.LUT.LUT3           |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/out_r_TDATA__284_carry__2_i_4  | CLB.LUT.LUT5           |
    | grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA__284_carry__2                             | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U24/out_r_TDATA_reg[30]_i_1        | CLB.LUT.LUT3           |
    | regslice_both_out_r_U/data_p2_reg[30]                                                     | REGISTER.SDR.FDRE      |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_ln25_7_reg_641_reg/DSP_OUTPUT_INST                | ARITHMETIC.DSP.DSP48E2 |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U28/tmp_product_carry_i_7__8       | CLB.LUT.LUT2           |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U28/tmp_product_carry              | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U22/out_r_TDATA__0_carry__1_i_11   | CLB.LUT.LUT6           |
    | grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA__0_carry__1                               | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA__0_carry__2                               | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/out_r_TDATA__284_carry__2_i_19 | CLB.LUT.LUT3           |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U30/out_r_TDATA__284_carry__2_i_4  | CLB.LUT.LUT5           |
    | grp_fir_Pipeline_sample_loop_fu_145/out_r_TDATA__284_carry__2                             | CLB.CARRY.CARRY8       |
    | grp_fir_Pipeline_sample_loop_fu_145/mul_32s_32s_32_1_1_U24/out_r_TDATA_reg[28]_i_1        | CLB.LUT.LUT3           |
    | out_r_TDATA_reg_reg[28]                                                                   | REGISTER.SDR.FDRE      |
    +-------------------------------------------------------------------------------------------+------------------------+


================================================================
== RTL Synthesis Vivado Reports
================================================================
+--------------------------+------------------------------------------------------------+
| Report Type              | Report Location                                            |
+--------------------------+------------------------------------------------------------+
| design_analysis          | impl/verilog/report/fir_design_analysis_synth.rpt          |
| failfast                 | impl/verilog/report/fir_failfast_synth.rpt                 |
| power                    | impl/verilog/report/fir_power_synth.rpt                    |
| timing                   | impl/verilog/report/fir_timing_synth.rpt                   |
| timing_paths             | impl/verilog/report/fir_timing_paths_synth.rpt             |
| utilization              | impl/verilog/report/fir_utilization_synth.rpt              |
| utilization_hierarchical | impl/verilog/report/fir_utilization_hierarchical_synth.rpt |
+--------------------------+------------------------------------------------------------+


