/**
 *
 * @file ADC_RegisterDefines_ADCSPC.h
 * @copyright
 * @verbatim InDeviceMex 2020 @endverbatim
 *
 * @par Responsibility
 * @verbatim InDeviceMex Developers @endverbatim
 *
 * @version
 * @verbatim 1.0 @endverbatim
 *
 * @date
 * @verbatim 14 nov. 2020 @endverbatim
 *
 * @author
 * @verbatim vyldram @endverbatim
 *
 * @par Change History
 * @verbatim
 * Date           Author     Version     Description
 * 14 nov. 2020     vyldram    1.0         initial Version@endverbatim
 */
#ifndef XDRIVER_MCU_ADC_PERIPHERAL_REGISTER_REGISTERDEFINES_XHEADER_ADC_REGISTERDEFINES_ADCSPC_H_
#define XDRIVER_MCU_ADC_PERIPHERAL_REGISTER_REGISTERDEFINES_XHEADER_ADC_REGISTERDEFINES_ADCSPC_H_

#include <xUtils/Standard/Standard.h>

/******************************************************************************************
************************************ 10 ADCSSPRI *********************************************
******************************************************************************************/
/*--------*/
#define ADC_ADCSPC_R_PHASE_MASK    ((uint32_t) 0x0000000FU)
#define ADC_ADCSPC_R_PHASE_BIT    ((uint32_t) 0U)
#define ADC_ADCSPC_R_PHASE_0    ((uint32_t) 0x00000000U)
#define ADC_ADCSPC_R_PHASE_22_5    ((uint32_t) 0x00000001U)
#define ADC_ADCSPC_R_PHASE_45    ((uint32_t) 0x00000002U)
#define ADC_ADCSPC_R_PHASE_67_5    ((uint32_t) 0x00000003U)
#define ADC_ADCSPC_R_PHASE_90    ((uint32_t) 0x00000004U)
#define ADC_ADCSPC_R_PHASE_112_5    ((uint32_t) 0x00000005U)
#define ADC_ADCSPC_R_PHASE_135    ((uint32_t) 0x00000006U)
#define ADC_ADCSPC_R_PHASE_157_5    ((uint32_t) 0x00000007U)
#define ADC_ADCSPC_R_PHASE_180    ((uint32_t) 0x00000008U)
#define ADC_ADCSPC_R_PHASE_202_5    ((uint32_t) 0x00000009U)
#define ADC_ADCSPC_R_PHASE_225    ((uint32_t) 0x0000000AU)
#define ADC_ADCSPC_R_PHASE_247_5    ((uint32_t) 0x0000000BU)
#define ADC_ADCSPC_R_PHASE_270    ((uint32_t) 0x0000000CU)
#define ADC_ADCSPC_R_PHASE_292_5    ((uint32_t) 0x0000000DU)
#define ADC_ADCSPC_R_PHASE_315    ((uint32_t) 0x0000000EU)
#define ADC_ADCSPC_R_PHASE_337_5    ((uint32_t) 0x0000000FU)

#define ADC_ADCSPC_PHASE_MASK    ((uint32_t) 0x0000000FU)
#define ADC_ADCSPC_PHASE_0    ((uint32_t) 0x00000000U)
#define ADC_ADCSPC_PHASE_22_5    ((uint32_t) 0x00000001U)
#define ADC_ADCSPC_PHASE_45    ((uint32_t) 0x00000002U)
#define ADC_ADCSPC_PHASE_67_5    ((uint32_t) 0x00000003U)
#define ADC_ADCSPC_PHASE_90    ((uint32_t) 0x00000004U)
#define ADC_ADCSPC_PHASE_112_5    ((uint32_t) 0x00000005U)
#define ADC_ADCSPC_PHASE_135    ((uint32_t) 0x00000006U)
#define ADC_ADCSPC_PHASE_157_5    ((uint32_t) 0x00000007U)
#define ADC_ADCSPC_PHASE_180    ((uint32_t) 0x00000008U)
#define ADC_ADCSPC_PHASE_202_5    ((uint32_t) 0x00000009U)
#define ADC_ADCSPC_PHASE_225    ((uint32_t) 0x0000000AU)
#define ADC_ADCSPC_PHASE_247_5    ((uint32_t) 0x0000000BU)
#define ADC_ADCSPC_PHASE_270    ((uint32_t) 0x0000000CU)
#define ADC_ADCSPC_PHASE_292_5    ((uint32_t) 0x0000000DU)
#define ADC_ADCSPC_PHASE_315    ((uint32_t) 0x0000000EU)
#define ADC_ADCSPC_PHASE_337_5    ((uint32_t) 0x0000000FU)
/*--------*/

#endif /* XDRIVER_MCU_ADC_PERIPHERAL_REGISTER_REGISTERDEFINES_XHEADER_ADC_REGISTERDEFINES_ADCSPC_H_ */
