Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Reading design: EstadosMM.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "EstadosMM.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "EstadosMM"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : EstadosMM
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\Anselmo-PC\Documents\Vhdl\EstadosMMM\EstadosMM.vhd" into library work
Parsing entity <EstadosMM>.
Parsing architecture <EstadosMMArq> of entity <estadosmm>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <EstadosMM> (architecture <EstadosMMArq>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <EstadosMM>.
    Related source file is "C:\Users\Anselmo-PC\Documents\Vhdl\EstadosMMM\EstadosMM.vhd".
    Found 3-bit register for signal <tEstadoActual>.
    Found 26-bit register for signal <cnt>.
    Found 1-bit register for signal <ledM>.
    Found 19-bit register for signal <cntM>.
    Found 1-bit register for signal <edoPresente>.
    Found 1-bit register for signal <led>.
    Found finite state machine <FSM_0> for signal <tEstadoActual>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 9                                              |
    | Inputs             | 1                                              |
    | Outputs            | 10                                             |
    | Clock              | led (rising_edge)                              |
    | Reset              | sResetH (positive)                             |
    | Reset type         | asynchronous                                   |
    | Reset State        | e0                                             |
    | Power Up State     | e0                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 26-bit adder for signal <cnt[0]_GND_5_o_add_4_OUT> created at line 41.
    Found 19-bit adder for signal <cntM[0]_GND_5_o_add_11_OUT> created at line 57.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  48 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <EstadosMM> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 19-bit adder                                          : 1
 26-bit adder                                          : 1
# Registers                                            : 5
 1-bit register                                        : 3
 19-bit register                                       : 1
 26-bit register                                       : 1
# Multiplexers                                         : 2
 8-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <EstadosMM>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
The following registers are absorbed into counter <cntM>: 1 register on signal <cntM>.
Unit <EstadosMM> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 19-bit up counter                                     : 1
 26-bit up counter                                     : 1
# Registers                                            : 3
 Flip-Flops                                            : 3
# Multiplexers                                         : 2
 8-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <tEstadoActual[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 e0    | 000
 e1    | 001
 e2    | 010
 e3    | 011
 e4    | 100
-------------------

Optimizing unit <EstadosMM> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block EstadosMM, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 51
 Flip-Flops                                            : 51

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : EstadosMM.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 210
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 43
#      LUT2                        : 30
#      LUT3                        : 5
#      LUT4                        : 5
#      LUT5                        : 19
#      LUT6                        : 15
#      MUXCY                       : 43
#      VCC                         : 1
#      XORCY                       : 45
# FlipFlops/Latches                : 51
#      FD                          : 48
#      FDC                         : 3
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 21
#      IBUF                        : 2
#      OBUF                        : 19

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              51  out of  18224     0%  
 Number of Slice LUTs:                  120  out of   9112     1%  
    Number used as Logic:               120  out of   9112     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    120
   Number with an unused Flip Flop:      69  out of    120    57%  
   Number with an unused LUT:             0  out of    120     0%  
   Number of fully used LUT-FF pairs:    51  out of    120    42%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                          22
 Number of bonded IOBs:                  22  out of    232     9%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-----------------------------+-------+
Clock Signal                       | Clock buffer(FF name)       | Load  |
-----------------------------------+-----------------------------+-------+
ledM_OBUF                          | NONE(edoPresente)           | 1     |
led_OBUF                           | NONE(tEstadoActual_FSM_FFd3)| 3     |
clk                                | BUFGP                       | 47    |
-----------------------------------+-----------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.065ns (Maximum Frequency: 246.018MHz)
   Minimum input arrival time before clock: 2.458ns
   Maximum output required time after clock: 4.924ns
   Maximum combinational path delay: 5.260ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'ledM_OBUF'
  Clock period: 2.207ns (frequency: 453.145MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.207ns (Levels of Logic = 1)
  Source:            edoPresente (FF)
  Destination:       edoPresente (FF)
  Source Clock:      ledM_OBUF rising
  Destination Clock: ledM_OBUF rising

  Data Path: edoPresente to edoPresente
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               8   0.447   0.802  edoPresente (edoPresente)
     INV:I->O              3   0.206   0.650  ds<1>1_INV_0 (ds_1_OBUF)
     FD:D                      0.102          edoPresente
    ----------------------------------------
    Total                      2.207ns (0.755ns logic, 1.452ns route)
                                       (34.2% logic, 65.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'led_OBUF'
  Clock period: 1.839ns (frequency: 543.789MHz)
  Total number of paths / destination ports: 7 / 3
-------------------------------------------------------------------------
Delay:               1.839ns (Levels of Logic = 1)
  Source:            tEstadoActual_FSM_FFd3 (FF)
  Destination:       tEstadoActual_FSM_FFd3 (FF)
  Source Clock:      led_OBUF rising
  Destination Clock: led_OBUF rising

  Data Path: tEstadoActual_FSM_FFd3 to tEstadoActual_FSM_FFd3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             10   0.447   1.085  tEstadoActual_FSM_FFd3 (tEstadoActual_FSM_FFd3)
     LUT3:I0->O            1   0.205   0.000  tEstadoActual_FSM_FFd3-In1 (tEstadoActual_FSM_FFd3-In)
     FDC:D                     0.102          tEstadoActual_FSM_FFd3
    ----------------------------------------
    Total                      1.839ns (0.754ns logic, 1.085ns route)
                                       (41.0% logic, 59.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.065ns (frequency: 246.018MHz)
  Total number of paths / destination ports: 1670 / 47
-------------------------------------------------------------------------
Delay:               4.065ns (Levels of Logic = 3)
  Source:            cntM_13 (FF)
  Destination:       ledM (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: cntM_13 to ledM
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.981  cntM_13 (cntM_13)
     LUT6:I0->O           21   0.203   1.342  GND_5_o_GND_5_o_equal_11_o<0>2 (GND_5_o_GND_5_o_equal_11_o<0>1)
     LUT4:I1->O            1   0.205   0.580  GND_5_o_GND_5_o_equal_11_o<0>4 (GND_5_o_GND_5_o_equal_11_o)
     LUT6:I5->O            1   0.205   0.000  ledM_rstpot (ledM_rstpot)
     FD:D                      0.102          ledM
    ----------------------------------------
    Total                      4.065ns (1.162ns logic, 2.903ns route)
                                       (28.6% logic, 71.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'led_OBUF'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              2.458ns (Levels of Logic = 2)
  Source:            sEntrada (PAD)
  Destination:       tEstadoActual_FSM_FFd1 (FF)
  Destination Clock: led_OBUF rising

  Data Path: sEntrada to tEstadoActual_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.222   0.931  sEntrada_IBUF (sEntrada_IBUF)
     LUT4:I0->O            1   0.203   0.000  tEstadoActual_FSM_FFd1-In1 (tEstadoActual_FSM_FFd1-In)
     FDC:D                     0.102          tEstadoActual_FSM_FFd1
    ----------------------------------------
    Total                      2.458ns (1.527ns logic, 0.931ns route)
                                       (62.1% logic, 37.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ledM_OBUF'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              4.887ns (Levels of Logic = 2)
  Source:            edoPresente (FF)
  Destination:       dis0<3> (PAD)
  Source Clock:      ledM_OBUF rising

  Data Path: edoPresente to dis0<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               8   0.447   1.050  edoPresente (edoPresente)
     LUT4:I0->O            2   0.203   0.616  dis0<3>1 (dis0_3_OBUF)
     OBUF:I->O                 2.571          dis0_3_OBUF (dis0<3>)
    ----------------------------------------
    Total                      4.887ns (3.221ns logic, 1.666ns route)
                                       (65.9% logic, 34.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'led_OBUF'
  Total number of paths / destination ports: 22 / 9
-------------------------------------------------------------------------
Offset:              4.924ns (Levels of Logic = 2)
  Source:            tEstadoActual_FSM_FFd3 (FF)
  Destination:       dis0<3> (PAD)
  Source Clock:      led_OBUF rising

  Data Path: tEstadoActual_FSM_FFd3 to dis0<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             10   0.447   1.085  tEstadoActual_FSM_FFd3 (tEstadoActual_FSM_FFd3)
     LUT4:I1->O            2   0.205   0.616  dis0<3>1 (dis0_3_OBUF)
     OBUF:I->O                 2.571          dis0_3_OBUF (dis0<3>)
    ----------------------------------------
    Total                      4.924ns (3.223ns logic, 1.701ns route)
                                       (65.5% logic, 34.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              3.732ns (Levels of Logic = 1)
  Source:            led (FF)
  Destination:       led (PAD)
  Source Clock:      clk rising

  Data Path: led to led
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.447   0.714  led (led_OBUF)
     OBUF:I->O                 2.571          led_OBUF (led)
    ----------------------------------------
    Total                      3.732ns (3.018ns logic, 0.714ns route)
                                       (80.9% logic, 19.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               5.260ns (Levels of Logic = 3)
  Source:            sEntrada (PAD)
  Destination:       sSalida1 (PAD)

  Data Path: sEntrada to sSalida1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.222   0.684  sEntrada_IBUF (sEntrada_IBUF)
     LUT3:I2->O            1   0.205   0.579  sSalida11 (sSalida1_OBUF)
     OBUF:I->O                 2.571          sSalida1_OBUF (sSalida1)
    ----------------------------------------
    Total                      5.260ns (3.998ns logic, 1.262ns route)
                                       (76.0% logic, 24.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.065|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ledM_OBUF
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ledM_OBUF      |    2.207|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock led_OBUF
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
led_OBUF       |    1.839|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 3.29 secs
 
--> 

Total memory usage is 296352 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    1 (   0 filtered)

