vendor_name = ModelSim
source_file = 1, D:/Projects/IITB_RISC_Multicycle/test.VHDL
source_file = 1, D:/Projects/IITB_RISC_Multicycle/se.VHDL
source_file = 1, D:/Projects/IITB_RISC_Multicycle/rf.VHDL
source_file = 1, D:/Projects/IITB_RISC_Multicycle/reg_16.VHDL
source_file = 1, D:/Projects/IITB_RISC_Multicycle/mux_3.VHDL
source_file = 1, D:/Projects/IITB_RISC_Multicycle/mux_2.VHDL
source_file = 1, D:/Projects/IITB_RISC_Multicycle/mux_1.VHDL
source_file = 1, D:/Projects/IITB_RISC_Multicycle/mem.VHDL
source_file = 1, D:/Projects/IITB_RISC_Multicycle/ls.VHDL
source_file = 1, D:/Projects/IITB_RISC_Multicycle/fsm.VHDL
source_file = 1, D:/Projects/IITB_RISC_Multicycle/DUT.VHDL
source_file = 1, D:/Projects/IITB_RISC_Multicycle/demux_3.VHDL
source_file = 1, D:/Projects/IITB_RISC_Multicycle/data_path.VHDL
source_file = 1, D:/Projects/IITB_RISC_Multicycle/check_reg.VHDL
source_file = 1, D:/Projects/IITB_RISC_Multicycle/check.VHDL
source_file = 1, D:/Projects/IITB_RISC_Multicycle/ccr.VHDL
source_file = 1, D:/Projects/IITB_RISC_Multicycle/alu.VHDL
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, D:/Projects/IITB_RISC_Multicycle/db/DUT.cbx.xml
design_name = DUT
instance = comp, \reset~I\, reset, DUT, 1
instance = comp, \clk~I\, clk, DUT, 1
