vhdl work "C:\Users\Michele\Documents\TesinaASE\VHDL\Display\edge_triggered_d_n.vhd"
