vhdl xil_defaultlib  \
"../../../bd/Zynq7/ip/Zynq7_axi_dma_0_0/sim/Zynq7_axi_dma_0_0.vhd" \
"../../../bd/Zynq7/ip/Zynq7_axi_smc_0/bd_0/ip/ip_1/sim/bd_31d9_psr_aclk_0.vhd" \
"../../../bd/Zynq7/ip/Zynq7_rst_ps7_0_100M_0/sim/Zynq7_rst_ps7_0_100M_0.vhd" \

nosort
