<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: arch/x86/system.cc Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_ea9599923402ca8ab47fc3e495999dea.html">arch</a></li><li class="navelem"><a class="el" href="dir_c21774f8bc9f0de15163573e5f5fa2b5.html">x86</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">system.cc</div>  </div>
</div><!--header-->
<div class="contents">
<a href="arch_2x86_2system_8cc.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2007 The Hewlett-Packard Development Company</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * Copyright (c) 2018 TU Dresden</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * The license below extends only to copyright in the software and shall</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * not be construed as granting a license to any other intellectual</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * property including but not limited to intellectual property relating</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * to a hardware implementation of the functionality of the software</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * licensed hereunder.  You may use the software subject to the license</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * terms below provided that you ensure that this notice is replicated</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * unmodified and in its entirety in all distributions of the software,</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * modified or unmodified, in source code or in binary form.</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions are</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * met: redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * documentation and/or other materials provided with the distribution;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * neither the name of the copyright holders nor the names of its</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * contributors may be used to endorse or promote products derived from</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> * Authors: Gabe Black</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment"> *          Maximilian Stein</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="arch_2x86_2system_8hh.html">arch/x86/system.hh</a>&quot;</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="intelmp_8hh.html">arch/x86/bios/intelmp.hh</a>&quot;</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="smbios_8hh.html">arch/x86/bios/smbios.hh</a>&quot;</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="x86_2isa__traits_8hh.html">arch/x86/isa_traits.hh</a>&quot;</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="object__file_8hh.html">base/loader/object_file.hh</a>&quot;</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="cpu_2thread__context_8hh.html">cpu/thread_context.hh</a>&quot;</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#include &quot;params/X86System.hh&quot;</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespaceX86ISA.html">X86ISA</a>;</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;</div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="classX86System.html#afc6e97d2ed972b74b554451ae04179a0">   53</a></span>&#160;<a class="code" href="classX86System.html#afc6e97d2ed972b74b554451ae04179a0">X86System::X86System</a>(<a class="code" href="classX86System.html#a3c2844c450507194abd4385df0e1aebd">Params</a> *<a class="code" href="namespaceX86ISA.html#a46f7df8299e6ae64913f3c80fd5a6854">p</a>) :</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;    <a class="code" href="classSystem.html">System</a>(p), smbiosTable(p-&gt;smbios_table),</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;    mpFloatingPointer(p-&gt;intel_mp_pointer),</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;    mpConfigTable(p-&gt;intel_mp_table),</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;    rsdp(p-&gt;acpi_description_table_pointer)</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;{</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;}</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="namespaceX86ISA.html#a9511cfb57ca1af32cb4ce16e7a15ee99">   62</a></span>&#160;<a class="code" href="namespaceX86ISA.html#a9511cfb57ca1af32cb4ce16e7a15ee99">X86ISA::installSegDesc</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <a class="code" href="namespaceX86ISA.html#adcf3309de68236e70dea4c9e105e4682">SegmentRegIndex</a> <a class="code" href="namespaceX86ISA.html#a5bc8a695e4619ccf733d545021fe664e">seg</a>,</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;        SegDescriptor desc, <span class="keywordtype">bool</span> longmode)</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;{</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;    <span class="keywordtype">bool</span> honorBase = !longmode || seg == <a class="code" href="namespaceX86ISA.html#adcf3309de68236e70dea4c9e105e4682a4bc5f6023125cc809da4a11abb94053e">SEGMENT_REG_FS</a> ||</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;                                  seg == <a class="code" href="namespaceX86ISA.html#adcf3309de68236e70dea4c9e105e4682a36eca17e44d76f310a507bb0cfea9a6d">SEGMENT_REG_GS</a> ||</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;                                  seg == <a class="code" href="namespaceX86ISA.html#adcf3309de68236e70dea4c9e105e4682a2e563f335a9d535b5f9f6681afacbc64">SEGMENT_REG_TSL</a> ||</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;                                  seg == <a class="code" href="namespaceX86ISA.html#adcf3309de68236e70dea4c9e105e4682a8a8d2ce816e568531efa9e3f79e15749">SYS_SEGMENT_REG_TR</a>;</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;    SegAttr <a class="code" href="namespaceArmISA.html#a0ff9290207eddeb5cf7bfc3fa0c9cd14">attr</a> = 0;</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;    attr.dpl = desc.dpl;</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;    attr.unusable = 0;</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;    attr.defaultSize = desc.d;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;    attr.longMode = desc.l;</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;    attr.avl = desc.avl;</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;    attr.granularity = desc.g;</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;    attr.present = desc.p;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;    attr.system = desc.s;</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;    attr.type = desc.type;</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;    <span class="keywordflow">if</span> (desc.s) {</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;        <span class="keywordflow">if</span> (desc.type.codeOrData) {</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;            <span class="comment">// Code segment</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;            attr.expandDown = 0;</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;            attr.readable = desc.type.r;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;            attr.writable = 0;</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;            <span class="comment">// Data segment</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;            attr.expandDown = desc.type.e;</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;            attr.readable = 1;</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;            attr.writable = desc.type.w;</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;        }</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;        attr.readable = 1;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;        attr.writable = 1;</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;        attr.expandDown = 0;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;    }</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;    tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#a310d36d3d8ec55a84d807cb7e1edf7d6">MISCREG_SEG_BASE</a>(seg), desc.base);</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;    tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#a48969e78833727c474e77163559d3cc0">MISCREG_SEG_EFF_BASE</a>(seg), honorBase ? desc.base : 0);</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;    tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af93c7fd7ac0d329975952ac0c2a97f98">MISCREG_SEG_LIMIT</a>(seg), desc.limit);</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;    tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#abb8ec3742a54286da349c98a1a9c9755">MISCREG_SEG_ATTR</a>(seg), (<a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a>)attr);</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;}</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="classX86System.html#ae3c3008e48f8121a0db0bfe803e114ea">  106</a></span>&#160;<a class="code" href="classX86System.html#ae3c3008e48f8121a0db0bfe803e114ea">X86System::initState</a>()</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;{</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;    <a class="code" href="classSystem.html#aceb5970f0ed5d6905d03ff8723fe1dc6">System::initState</a>();</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="classSystem.html#ae35704171009f15c7b5490621fe3dda1">kernel</a>)</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;        <a class="code" href="logging_8hh.html#acad519418dbfdd70c1208711e609c80e">fatal</a>(<span class="stringliteral">&quot;No kernel to load.\n&quot;</span>);</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classSystem.html#ae35704171009f15c7b5490621fe3dda1">kernel</a>-&gt;<a class="code" href="classObjectFile.html#a587b88cf92bb375a7097969c1444b4ed">getArch</a>() == <a class="code" href="classObjectFile.html#a5c57c217ce8e0a3192475d048657b38fa901cf541eb60da55f9769ab484f4020b">ObjectFile::I386</a>)</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;        <a class="code" href="logging_8hh.html#acad519418dbfdd70c1208711e609c80e">fatal</a>(<span class="stringliteral">&quot;Loading a 32 bit x86 kernel is not supported.\n&quot;</span>);</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;    <a class="code" href="classThreadContext.html">ThreadContext</a> *tc = <a class="code" href="classSystem.html#aeed43dde330823c7fdee0ff1de6692a0">threadContexts</a>[0];</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;    <span class="comment">// This is the boot strap processor (BSP). Initialize it to look like</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;    <span class="comment">// the boot loader has just turned control over to the 64 bit OS. We</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;    <span class="comment">// won&#39;t actually set up real mode or legacy protected mode descriptor</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;    <span class="comment">// tables because we aren&#39;t executing any code that would require</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;    <span class="comment">// them. We do, however toggle the control bits in the correct order</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;    <span class="comment">// while allowing consistency checks and the underlying mechansims</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;    <span class="comment">// just to be safe.</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">int</span> NumPDTs = 4;</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;    <span class="keyword">const</span> <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> PageMapLevel4 = 0x70000;</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;    <span class="keyword">const</span> <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> PageDirPtrTable = 0x71000;</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;    <span class="keyword">const</span> <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> PageDirTable[NumPDTs] =</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;        {0x72000, 0x73000, 0x74000, 0x75000};</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;    <span class="keyword">const</span> <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> GDTBase = 0x76000;</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">int</span> PML4Bits = 9;</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">int</span> PDPTBits = 9;</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">int</span> PDTBits = 9;</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;    <span class="comment">/*</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment">     * Set up the gdt.</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment">     */</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;    uint8_t numGDTEntries = 0;</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;    <span class="comment">// Place holder at selector 0</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;    uint64_t nullDescriptor = 0;</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;    <a class="code" href="classSystem.html#aaa1beaff32cd6384df02c2f5fbb4a0ea">physProxy</a>.<a class="code" href="classPortProxy.html#aebea47cfdc5ac3bdd4f81411e8d6232a">writeBlob</a>(GDTBase + numGDTEntries * 8, &amp;nullDescriptor, 8);</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;    numGDTEntries++;</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;    SegDescriptor initDesc = 0;</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;    initDesc.type.codeOrData = 0; <span class="comment">// code or data type</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;    initDesc.type.c = 0;          <span class="comment">// conforming</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;    initDesc.type.r = 1;          <span class="comment">// readable</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;    initDesc.dpl = 0;             <span class="comment">// privilege</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;    initDesc.p = 1;               <span class="comment">// present</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;    initDesc.l = 1;               <span class="comment">// longmode - 64 bit</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;    initDesc.d = 0;               <span class="comment">// operand size</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;    initDesc.g = 1;               <span class="comment">// granularity</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;    initDesc.s = 1;               <span class="comment">// system segment</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;    initDesc.limit = 0xFFFFFFFF;</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;    initDesc.base = 0;</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;    <span class="comment">// 64 bit code segment</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;    SegDescriptor csDesc = initDesc;</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;    csDesc.type.codeOrData = 1;</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;    csDesc.dpl = 0;</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;    <span class="comment">// Because we&#39;re dealing with a pointer and I don&#39;t think it&#39;s</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;    <span class="comment">// guaranteed that there isn&#39;t anything in a nonvirtual class between</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;    <span class="comment">// it&#39;s beginning in memory and it&#39;s actual data, we&#39;ll use an</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;    <span class="comment">// intermediary.</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;    uint64_t csDescVal = csDesc;</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;    <a class="code" href="classSystem.html#aaa1beaff32cd6384df02c2f5fbb4a0ea">physProxy</a>.<a class="code" href="classPortProxy.html#aebea47cfdc5ac3bdd4f81411e8d6232a">writeBlob</a>(GDTBase + numGDTEntries * 8, (&amp;csDescVal), 8);</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;    numGDTEntries++;</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;    SegSelector cs = 0;</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;    cs.si = numGDTEntries - 1;</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;    tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa8232de826765d81b6db037ff1699b613">MISCREG_CS</a>, (<a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a>)cs);</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;    <span class="comment">// 32 bit data segment</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;    SegDescriptor dsDesc = initDesc;</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;    uint64_t dsDescVal = dsDesc;</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;    <a class="code" href="classSystem.html#aaa1beaff32cd6384df02c2f5fbb4a0ea">physProxy</a>.<a class="code" href="classPortProxy.html#aebea47cfdc5ac3bdd4f81411e8d6232a">writeBlob</a>(GDTBase + numGDTEntries * 8, (&amp;dsDescVal), 8);</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;    numGDTEntries++;</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;    SegSelector <a class="code" href="namespaceMipsISA.html#af759a62a7aa431017a1a62fc14f4e14b">ds</a> = 0;</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;    ds.si = numGDTEntries - 1;</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;    tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa1f7851b8028b79dc54adf44fa21b8717">MISCREG_DS</a>, (<a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a>)ds);</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;    tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa995609a84476eb8f6746d9885f16612f">MISCREG_ES</a>, (<a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a>)ds);</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;    tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fae62b80312f6803c6e9881ba580856992">MISCREG_FS</a>, (<a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a>)ds);</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;    tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fab00d47d54de25b737c41c5347afa18fe">MISCREG_GS</a>, (<a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a>)ds);</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;    tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa8dd245c281a3325d44f4d261db7ffa58">MISCREG_SS</a>, (<a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a>)ds);</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;    tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa8ee8ddf98a2f47f37d6d3c7a91a68ae7">MISCREG_TSL</a>, 0);</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;    tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa812fd46cf5265bea5b246cc85d194cd4">MISCREG_TSG_BASE</a>, GDTBase);</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;    tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faa40e081dbe0f5654718fc41ad0dd049f">MISCREG_TSG_LIMIT</a>, 8 * numGDTEntries - 1);</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;    SegDescriptor tssDesc = initDesc;</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;    uint64_t tssDescVal = tssDesc;</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;    <a class="code" href="classSystem.html#aaa1beaff32cd6384df02c2f5fbb4a0ea">physProxy</a>.<a class="code" href="classPortProxy.html#aebea47cfdc5ac3bdd4f81411e8d6232a">writeBlob</a>(GDTBase + numGDTEntries * 8, (&amp;tssDescVal), 8);</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;    numGDTEntries++;</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;    SegSelector tss = 0;</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;    tss.si = numGDTEntries - 1;</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;    tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa597abff17cc7b64d3383d946754173ed">MISCREG_TR</a>, (<a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a>)tss);</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;    <a class="code" href="namespaceX86ISA.html#a9511cfb57ca1af32cb4ce16e7a15ee99">installSegDesc</a>(tc, <a class="code" href="namespaceX86ISA.html#adcf3309de68236e70dea4c9e105e4682a8a8d2ce816e568531efa9e3f79e15749">SYS_SEGMENT_REG_TR</a>, tssDesc, <span class="keyword">true</span>);</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;    <span class="comment">/*</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="comment">     * Identity map the first 4GB of memory. In order to map this region</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="comment">     * of memory in long mode, there needs to be one actual page map level</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="comment">     * 4 entry which points to one page directory pointer table which</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="comment">     * points to 4 different page directory tables which are full of two</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="comment">     * megabyte pages. All of the other entries in valid tables are set</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="comment">     * to indicate that they don&#39;t pertain to anything valid and will</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="comment">     * cause a fault if used.</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="comment">     */</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;    <span class="comment">// Put valid values in all of the various table entries which indicate</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;    <span class="comment">// that those entries don&#39;t point to further tables or pages. Then</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;    <span class="comment">// set the values of those entries which are needed.</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;    <span class="comment">// Page Map Level 4</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;    <span class="comment">// read/write, user, not present</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;    uint64_t pml4e = htole&lt;uint64_t&gt;(0x6);</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a19e4a68ca5c93c6136351d804b432b09">offset</a> = 0; <a class="code" href="namespaceArmISA.html#a19e4a68ca5c93c6136351d804b432b09">offset</a> &lt; (1 &lt;&lt; PML4Bits) * 8; <a class="code" href="namespaceArmISA.html#a19e4a68ca5c93c6136351d804b432b09">offset</a> += 8) {</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;        <a class="code" href="classSystem.html#aaa1beaff32cd6384df02c2f5fbb4a0ea">physProxy</a>.<a class="code" href="classPortProxy.html#aebea47cfdc5ac3bdd4f81411e8d6232a">writeBlob</a>(PageMapLevel4 + offset, (&amp;pml4e), 8);</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;    }</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;    <span class="comment">// Point to the only PDPT</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;    pml4e = htole&lt;uint64_t&gt;(0x7 | PageDirPtrTable);</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;    <a class="code" href="classSystem.html#aaa1beaff32cd6384df02c2f5fbb4a0ea">physProxy</a>.<a class="code" href="classPortProxy.html#aebea47cfdc5ac3bdd4f81411e8d6232a">writeBlob</a>(PageMapLevel4, (&amp;pml4e), 8);</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;    <span class="comment">// Page Directory Pointer Table</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;    <span class="comment">// read/write, user, not present</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;    uint64_t pdpe = htole&lt;uint64_t&gt;(0x6);</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> offset = 0; offset &lt; (1 &lt;&lt; PDPTBits) * 8; offset += 8)</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;        <a class="code" href="classSystem.html#aaa1beaff32cd6384df02c2f5fbb4a0ea">physProxy</a>.<a class="code" href="classPortProxy.html#aebea47cfdc5ac3bdd4f81411e8d6232a">writeBlob</a>(PageDirPtrTable + offset, &amp;pdpe, 8);</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;    <span class="comment">// Point to the PDTs</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> table = 0; table &lt; NumPDTs; table++) {</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;        pdpe = htole&lt;uint64_t&gt;(0x7 | PageDirTable[table]);</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;        <a class="code" href="classSystem.html#aaa1beaff32cd6384df02c2f5fbb4a0ea">physProxy</a>.<a class="code" href="classPortProxy.html#aebea47cfdc5ac3bdd4f81411e8d6232a">writeBlob</a>(PageDirPtrTable + table * 8, &amp;pdpe, 8);</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;    }</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;    <span class="comment">// Page Directory Tables</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;    <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceX86ISA.html#aa3826b335948154c40c1b6a32cbd10f5">base</a> = 0;</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;    <span class="keyword">const</span> <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> pageSize = 2 &lt;&lt; 20;</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> table = 0; table &lt; NumPDTs; table++) {</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">int</span> offset = 0; offset &lt; (1 &lt;&lt; PDTBits) * 8; offset += 8) {</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;            <span class="comment">// read/write, user, present, 4MB</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;            uint64_t pdte = <a class="code" href="byteswap_8hh.html#a0056d1406080babcaeff852a5d6023b2">htole</a>(0x87 | base);</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;            <a class="code" href="classSystem.html#aaa1beaff32cd6384df02c2f5fbb4a0ea">physProxy</a>.<a class="code" href="classPortProxy.html#aebea47cfdc5ac3bdd4f81411e8d6232a">writeBlob</a>(PageDirTable[table] + offset, &amp;pdte, 8);</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;            base += pageSize;</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;        }</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;    }</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;    <span class="comment">/*</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="comment">     * Transition from real mode all the way up to Long mode</span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="comment">     */</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;    CR0 cr0 = tc-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faa2602148c68da24e5e13446f6d165f1e">MISCREG_CR0</a>);</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;    <span class="comment">// Turn off paging.</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;    cr0.pg = 0;</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;    tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faa2602148c68da24e5e13446f6d165f1e">MISCREG_CR0</a>, cr0);</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;    <span class="comment">// Turn on protected mode.</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;    cr0.pe = 1;</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;    tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faa2602148c68da24e5e13446f6d165f1e">MISCREG_CR0</a>, cr0);</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;    CR4 cr4 = tc-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa8e093dd535184ca05e4635d7777354c7">MISCREG_CR4</a>);</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;    <span class="comment">// Turn on pae.</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;    cr4.pae = 1;</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;    tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa8e093dd535184ca05e4635d7777354c7">MISCREG_CR4</a>, cr4);</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;    <span class="comment">// Point to the page tables.</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;    tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa0fdd22dcd1166df277f7303e999ec14e">MISCREG_CR3</a>, PageMapLevel4);</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;    Efer efer = tc-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fae1275bdf418a5469280923ab4e55aca3">MISCREG_EFER</a>);</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;    <span class="comment">// Enable long mode.</span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;    efer.lme = 1;</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;    tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fae1275bdf418a5469280923ab4e55aca3">MISCREG_EFER</a>, efer);</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;    <span class="comment">// Start using longmode segments.</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;    <a class="code" href="namespaceX86ISA.html#a9511cfb57ca1af32cb4ce16e7a15ee99">installSegDesc</a>(tc, <a class="code" href="namespaceX86ISA.html#adcf3309de68236e70dea4c9e105e4682a2a6f5ba1bac6e96104d1d526eac9ce51">SEGMENT_REG_CS</a>, csDesc, <span class="keyword">true</span>);</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;    <a class="code" href="namespaceX86ISA.html#a9511cfb57ca1af32cb4ce16e7a15ee99">installSegDesc</a>(tc, <a class="code" href="namespaceX86ISA.html#adcf3309de68236e70dea4c9e105e4682a87bcdc0b65d98b32655bcdb4b3c0da56">SEGMENT_REG_DS</a>, dsDesc, <span class="keyword">true</span>);</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;    <a class="code" href="namespaceX86ISA.html#a9511cfb57ca1af32cb4ce16e7a15ee99">installSegDesc</a>(tc, <a class="code" href="namespaceX86ISA.html#adcf3309de68236e70dea4c9e105e4682aec9a81ccadce521fcfa555f3ee13e300">SEGMENT_REG_ES</a>, dsDesc, <span class="keyword">true</span>);</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;    <a class="code" href="namespaceX86ISA.html#a9511cfb57ca1af32cb4ce16e7a15ee99">installSegDesc</a>(tc, <a class="code" href="namespaceX86ISA.html#adcf3309de68236e70dea4c9e105e4682a4bc5f6023125cc809da4a11abb94053e">SEGMENT_REG_FS</a>, dsDesc, <span class="keyword">true</span>);</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;    <a class="code" href="namespaceX86ISA.html#a9511cfb57ca1af32cb4ce16e7a15ee99">installSegDesc</a>(tc, <a class="code" href="namespaceX86ISA.html#adcf3309de68236e70dea4c9e105e4682a36eca17e44d76f310a507bb0cfea9a6d">SEGMENT_REG_GS</a>, dsDesc, <span class="keyword">true</span>);</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;    <a class="code" href="namespaceX86ISA.html#a9511cfb57ca1af32cb4ce16e7a15ee99">installSegDesc</a>(tc, <a class="code" href="namespaceX86ISA.html#adcf3309de68236e70dea4c9e105e4682a08306ec4ab016be4899b8aab786245d8">SEGMENT_REG_SS</a>, dsDesc, <span class="keyword">true</span>);</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;    <span class="comment">// Activate long mode.</span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;    cr0.pg = 1;</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;    tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faa2602148c68da24e5e13446f6d165f1e">MISCREG_CR0</a>, cr0);</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;    tc-&gt;<a class="code" href="classThreadContext.html#ae23e31fe8b229b8fa7c246539a530a4b">pcState</a>(tc-&gt;<a class="code" href="classThreadContext.html#a119dd28f703f77bafb74788f8110300c">getSystemPtr</a>()-&gt;<a class="code" href="classSystem.html#aa235315c10b08555718afbc2b41e2a15">kernelEntry</a>);</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;    <span class="comment">// We should now be in long mode. Yay!</span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;    <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> ebdaPos = 0xF0000;</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;    <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> fixed, table;</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;    <span class="comment">// Write out the SMBios/DMI table.</span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;    <a class="code" href="classX86System.html#abc66c2e4225cef0106c042a261cf4cb6">writeOutSMBiosTable</a>(ebdaPos, fixed, table);</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;    ebdaPos += (fixed + table);</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;    ebdaPos = <a class="code" href="intmath_8hh.html#a84e5d209b4349b90d17e58d290630f2a">roundUp</a>(ebdaPos, 16);</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;    <span class="comment">// Write out the Intel MP Specification configuration table.</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;    <a class="code" href="classX86System.html#a8e3043118edda31546803e8bfcc44c18">writeOutMPTable</a>(ebdaPos, fixed, table);</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;    ebdaPos += (fixed + table);</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;}</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="classX86System.html#abc66c2e4225cef0106c042a261cf4cb6">  313</a></span>&#160;<a class="code" href="classX86System.html#abc66c2e4225cef0106c042a261cf4cb6">X86System::writeOutSMBiosTable</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="nop_8cc.html#a610d5ccd0b17d01574eb9ec1d91d5bda">header</a>,</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;        <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> &amp;headerSize, <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> &amp;structSize, <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> table)</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;{</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;    <span class="comment">// If the table location isn&#39;t specified, just put it after the header.</span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;    <span class="comment">// The header size as of the 2.5 SMBios specification is 0x1F bytes.</span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;    <span class="keywordflow">if</span> (!table)</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;        table = header + 0x1F;</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;    <a class="code" href="classX86System.html#a90cc704f7188ff52210bddbf885783f5">smbiosTable</a>-&gt;<a class="code" href="classX86ISA_1_1SMBios_1_1SMBiosTable.html#a00ad4fc053952c77be31b51ca3bc9463">setTableAddr</a>(table);</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;    <a class="code" href="classX86System.html#a90cc704f7188ff52210bddbf885783f5">smbiosTable</a>-&gt;<a class="code" href="classX86ISA_1_1SMBios_1_1SMBiosTable.html#ac11c72c230bd353d0fd029d77fa67bed">writeOut</a>(<a class="code" href="classSystem.html#aaa1beaff32cd6384df02c2f5fbb4a0ea">physProxy</a>, header, headerSize, structSize);</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;    <span class="comment">// Do some bounds checking to make sure we at least didn&#39;t step on</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;    <span class="comment">// ourselves.</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;    assert(header &gt; table || header + headerSize &lt;= table);</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;    assert(table &gt; header || table + structSize &lt;= header);</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;}</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="classX86System.html#a8e3043118edda31546803e8bfcc44c18">  331</a></span>&#160;<a class="code" href="classX86System.html#a8e3043118edda31546803e8bfcc44c18">X86System::writeOutMPTable</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceArmISA.html#a34f1e0260a3bfa397bda36736e2caa41">fp</a>,</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;        <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> &amp;fpSize, <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> &amp;tableSize, <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> table)</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;{</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;    <span class="comment">// If the table location isn&#39;t specified and it exists, just put</span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;    <span class="comment">// it after the floating pointer. The fp size as of the 1.4 Intel MP</span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;    <span class="comment">// specification is 0x10 bytes.</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classX86System.html#a08d1555b5c4a1d8b66e0ac0876eb9a8a">mpConfigTable</a>) {</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;        <span class="keywordflow">if</span> (!table)</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;            table = fp + 0x10;</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;        <a class="code" href="classX86System.html#afa26c762e1e36305169a3cd4670df2bd">mpFloatingPointer</a>-&gt;<a class="code" href="classX86ISA_1_1IntelMP_1_1FloatingPointer.html#a27dab77c16c01da11cf743e36ab9c850">setTableAddr</a>(table);</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;    }</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;    fpSize = <a class="code" href="classX86System.html#afa26c762e1e36305169a3cd4670df2bd">mpFloatingPointer</a>-&gt;<a class="code" href="classX86ISA_1_1IntelMP_1_1FloatingPointer.html#a845b131241c31076c4ea62f9f08d5cb9">writeOut</a>(<a class="code" href="classSystem.html#aaa1beaff32cd6384df02c2f5fbb4a0ea">physProxy</a>, fp);</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classX86System.html#a08d1555b5c4a1d8b66e0ac0876eb9a8a">mpConfigTable</a>)</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;        tableSize = <a class="code" href="classX86System.html#a08d1555b5c4a1d8b66e0ac0876eb9a8a">mpConfigTable</a>-&gt;<a class="code" href="classX86ISA_1_1IntelMP_1_1ConfigTable.html#a28a57295f3ce350a62903d9aa221c5bf">writeOut</a>(<a class="code" href="classSystem.html#aaa1beaff32cd6384df02c2f5fbb4a0ea">physProxy</a>, table);</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;        tableSize = 0;</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;    <span class="comment">// Do some bounds checking to make sure we at least didn&#39;t step on</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;    <span class="comment">// ourselves and the fp structure was the size we thought it was.</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;    assert(fp &gt; table || fp + fpSize &lt;= table);</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;    assert(table &gt; fp || table + tableSize &lt;= fp);</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;    assert(fpSize == 0x10);</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;}</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;</div><div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="classX86System.html#a8beb12774c4df8480c91502fa60cd007">  357</a></span>&#160;<a class="code" href="classX86System.html#a8beb12774c4df8480c91502fa60cd007">X86System::~X86System</a>()</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;{</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;    <span class="keyword">delete</span> <a class="code" href="classX86System.html#a90cc704f7188ff52210bddbf885783f5">smbiosTable</a>;</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;}</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<a class="code" href="classX86System.html">X86System</a> *</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;X86SystemParams::create()</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;{</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">new</span> <a class="code" href="classX86System.html#afc6e97d2ed972b74b554451ae04179a0">X86System</a>(<span class="keyword">this</span>);</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;}</div><div class="ttc" id="classX86System_html"><div class="ttname"><a href="classX86System.html">X86System</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2system_8hh_source.html#l00077">system.hh:77</a></div></div>
<div class="ttc" id="classThreadContext_html_a23a64a50403b3a89e3ea71d4899a4363"><div class="ttname"><a href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">ThreadContext::setMiscReg</a></div><div class="ttdeci">virtual void setMiscReg(RegIndex misc_reg, RegVal val)=0</div></div>
<div class="ttc" id="namespaceX86ISA_html_adcf3309de68236e70dea4c9e105e4682a36eca17e44d76f310a507bb0cfea9a6d"><div class="ttname"><a href="namespaceX86ISA.html#adcf3309de68236e70dea4c9e105e4682a36eca17e44d76f310a507bb0cfea9a6d">X86ISA::SEGMENT_REG_GS</a></div><div class="ttdef"><b>Definition:</b> <a href="segment_8hh_source.html#l00052">segment.hh:52</a></div></div>
<div class="ttc" id="nop_8cc_html_a610d5ccd0b17d01574eb9ec1d91d5bda"><div class="ttname"><a href="nop_8cc.html#a610d5ccd0b17d01574eb9ec1d91d5bda">header</a></div><div class="ttdeci">output header</div><div class="ttdef"><b>Definition:</b> <a href="nop_8cc_source.html#l00039">nop.cc:39</a></div></div>
<div class="ttc" id="classThreadContext_html_a119dd28f703f77bafb74788f8110300c"><div class="ttname"><a href="classThreadContext.html#a119dd28f703f77bafb74788f8110300c">ThreadContext::getSystemPtr</a></div><div class="ttdeci">virtual System * getSystemPtr()=0</div></div>
<div class="ttc" id="namespaceX86ISA_html_a9511cfb57ca1af32cb4ce16e7a15ee99"><div class="ttname"><a href="namespaceX86ISA.html#a9511cfb57ca1af32cb4ce16e7a15ee99">X86ISA::installSegDesc</a></div><div class="ttdeci">void installSegDesc(ThreadContext *tc, SegmentRegIndex seg, SegDescriptor desc, bool longmode)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2system_8cc_source.html#l00062">system.cc:62</a></div></div>
<div class="ttc" id="classObjectFile_html_a587b88cf92bb375a7097969c1444b4ed"><div class="ttname"><a href="classObjectFile.html#a587b88cf92bb375a7097969c1444b4ed">ObjectFile::getArch</a></div><div class="ttdeci">Arch getArch() const</div><div class="ttdef"><b>Definition:</b> <a href="object__file_8hh_source.html#l00124">object_file.hh:124</a></div></div>
<div class="ttc" id="logging_8hh_html_acad519418dbfdd70c1208711e609c80e"><div class="ttname"><a href="logging_8hh.html#acad519418dbfdd70c1208711e609c80e">fatal</a></div><div class="ttdeci">#define fatal(...)</div><div class="ttdoc">This implements a cprintf based fatal() function. </div><div class="ttdef"><b>Definition:</b> <a href="logging_8hh_source.html#l00175">logging.hh:175</a></div></div>
<div class="ttc" id="classX86System_html_a3c2844c450507194abd4385df0e1aebd"><div class="ttname"><a href="classX86System.html#a3c2844c450507194abd4385df0e1aebd">X86System::Params</a></div><div class="ttdeci">X86SystemParams Params</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2system_8hh_source.html#l00080">system.hh:80</a></div></div>
<div class="ttc" id="classX86System_html_a8beb12774c4df8480c91502fa60cd007"><div class="ttname"><a href="classX86System.html#a8beb12774c4df8480c91502fa60cd007">X86System::~X86System</a></div><div class="ttdeci">~X86System()</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2system_8cc_source.html#l00357">system.cc:357</a></div></div>
<div class="ttc" id="classX86ISA_1_1SMBios_1_1SMBiosTable_html_ac11c72c230bd353d0fd029d77fa67bed"><div class="ttname"><a href="classX86ISA_1_1SMBios_1_1SMBiosTable.html#ac11c72c230bd353d0fd029d77fa67bed">X86ISA::SMBios::SMBiosTable::writeOut</a></div><div class="ttdeci">void writeOut(PortProxy &amp;proxy, Addr addr, Addr &amp;headerSize, Addr &amp;structSize)</div><div class="ttdef"><b>Definition:</b> <a href="smbios_8cc_source.html#l00217">smbios.cc:217</a></div></div>
<div class="ttc" id="classThreadContext_html_ae23e31fe8b229b8fa7c246539a530a4b"><div class="ttname"><a href="classThreadContext.html#ae23e31fe8b229b8fa7c246539a530a4b">ThreadContext::pcState</a></div><div class="ttdeci">virtual TheISA::PCState pcState() const =0</div></div>
<div class="ttc" id="classX86ISA_1_1IntelMP_1_1ConfigTable_html_a28a57295f3ce350a62903d9aa221c5bf"><div class="ttname"><a href="classX86ISA_1_1IntelMP_1_1ConfigTable.html#a28a57295f3ce350a62903d9aa221c5bf">X86ISA::IntelMP::ConfigTable::writeOut</a></div><div class="ttdeci">Addr writeOut(PortProxy &amp;proxy, Addr addr)</div><div class="ttdef"><b>Definition:</b> <a href="intelmp_8cc_source.html#l00193">intelmp.cc:193</a></div></div>
<div class="ttc" id="smbios_8hh_html"><div class="ttname"><a href="smbios_8hh.html">smbios.hh</a></div></div>
<div class="ttc" id="classX86System_html_a08d1555b5c4a1d8b66e0ac0876eb9a8a"><div class="ttname"><a href="classX86System.html#a08d1555b5c4a1d8b66e0ac0876eb9a8a">X86System::mpConfigTable</a></div><div class="ttdeci">X86ISA::IntelMP::ConfigTable * mpConfigTable</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2system_8hh_source.html#l00095">system.hh:95</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa812fd46cf5265bea5b246cc85d194cd4"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa812fd46cf5265bea5b246cc85d194cd4">X86ISA::MISCREG_TSG_BASE</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00322">misc.hh:322</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_adcf3309de68236e70dea4c9e105e4682a4bc5f6023125cc809da4a11abb94053e"><div class="ttname"><a href="namespaceX86ISA.html#adcf3309de68236e70dea4c9e105e4682a4bc5f6023125cc809da4a11abb94053e">X86ISA::SEGMENT_REG_FS</a></div><div class="ttdef"><b>Definition:</b> <a href="segment_8hh_source.html#l00051">segment.hh:51</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa8232de826765d81b6db037ff1699b613"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa8232de826765d81b6db037ff1699b613">X86ISA::MISCREG_CS</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00299">misc.hh:299</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa8ee8ddf98a2f47f37d6d3c7a91a68ae7"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa8ee8ddf98a2f47f37d6d3c7a91a68ae7">X86ISA::MISCREG_TSL</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00305">misc.hh:305</a></div></div>
<div class="ttc" id="intelmp_8hh_html"><div class="ttname"><a href="intelmp_8hh.html">intelmp.hh</a></div></div>
<div class="ttc" id="base_2types_8hh_html_ae921129ca7cdba02e1a26b763caafb78"><div class="ttname"><a href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a></div><div class="ttdeci">uint64_t RegVal</div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00168">types.hh:168</a></div></div>
<div class="ttc" id="classX86System_html_afc6e97d2ed972b74b554451ae04179a0"><div class="ttname"><a href="classX86System.html#afc6e97d2ed972b74b554451ae04179a0">X86System::X86System</a></div><div class="ttdeci">X86System(Params *p)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2system_8cc_source.html#l00053">system.cc:53</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_adcf3309de68236e70dea4c9e105e4682"><div class="ttname"><a href="namespaceX86ISA.html#adcf3309de68236e70dea4c9e105e4682">X86ISA::SegmentRegIndex</a></div><div class="ttdeci">SegmentRegIndex</div><div class="ttdef"><b>Definition:</b> <a href="segment_8hh_source.html#l00045">segment.hh:45</a></div></div>
<div class="ttc" id="classSystem_html"><div class="ttname"><a href="classSystem.html">System</a></div><div class="ttdef"><b>Definition:</b> <a href="sim_2system_8hh_source.html#l00077">system.hh:77</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fae62b80312f6803c6e9881ba580856992"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fae62b80312f6803c6e9881ba580856992">X86ISA::MISCREG_FS</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00302">misc.hh:302</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a19e4a68ca5c93c6136351d804b432b09"><div class="ttname"><a href="namespaceArmISA.html#a19e4a68ca5c93c6136351d804b432b09">ArmISA::offset</a></div><div class="ttdeci">Bitfield&lt; 23, 0 &gt; offset</div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2types_8hh_source.html#l00154">types.hh:154</a></div></div>
<div class="ttc" id="classObjectFile_html_a5c57c217ce8e0a3192475d048657b38fa901cf541eb60da55f9769ab484f4020b"><div class="ttname"><a href="classObjectFile.html#a5c57c217ce8e0a3192475d048657b38fa901cf541eb60da55f9769ab484f4020b">ObjectFile::I386</a></div><div class="ttdef"><b>Definition:</b> <a href="object__file_8hh_source.html#l00056">object_file.hh:56</a></div></div>
<div class="ttc" id="object__file_8hh_html"><div class="ttname"><a href="object__file_8hh.html">object_file.hh</a></div></div>
<div class="ttc" id="intmath_8hh_html_a84e5d209b4349b90d17e58d290630f2a"><div class="ttname"><a href="intmath_8hh.html#a84e5d209b4349b90d17e58d290630f2a">roundUp</a></div><div class="ttdeci">T roundUp(const T &amp;val, const U &amp;align)</div><div class="ttdoc">This function is used to align addresses in memory. </div><div class="ttdef"><b>Definition:</b> <a href="intmath_8hh_source.html#l00168">intmath.hh:168</a></div></div>
<div class="ttc" id="classThreadContext_html"><div class="ttname"><a href="classThreadContext.html">ThreadContext</a></div><div class="ttdoc">ThreadContext is the external interface to all thread state for anything outside of the CPU...</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2thread__context_8hh_source.html#l00092">thread_context.hh:92</a></div></div>
<div class="ttc" id="arch_2x86_2system_8hh_html"><div class="ttname"><a href="arch_2x86_2system_8hh.html">system.hh</a></div></div>
<div class="ttc" id="classSystem_html_aaa1beaff32cd6384df02c2f5fbb4a0ea"><div class="ttname"><a href="classSystem.html#aaa1beaff32cd6384df02c2f5fbb4a0ea">System::physProxy</a></div><div class="ttdeci">PortProxy physProxy</div><div class="ttdoc">Port to physical memory used for writing object files into ram at boot. </div><div class="ttdef"><b>Definition:</b> <a href="sim_2system_8hh_source.html#l00215">system.hh:215</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa8e093dd535184ca05e4635d7777354c7"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa8e093dd535184ca05e4635d7777354c7">X86ISA::MISCREG_CR4</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00111">misc.hh:111</a></div></div>
<div class="ttc" id="classSystem_html_aceb5970f0ed5d6905d03ff8723fe1dc6"><div class="ttname"><a href="classSystem.html#aceb5970f0ed5d6905d03ff8723fe1dc6">System::initState</a></div><div class="ttdeci">void initState() override</div><div class="ttdoc">initState() is called on each SimObject when not restoring from a checkpoint. </div><div class="ttdef"><b>Definition:</b> <a href="sim_2system_8cc_source.html#l00331">system.cc:331</a></div></div>
<div class="ttc" id="byteswap_8hh_html_a0056d1406080babcaeff852a5d6023b2"><div class="ttname"><a href="byteswap_8hh.html#a0056d1406080babcaeff852a5d6023b2">htole</a></div><div class="ttdeci">T htole(T value)</div><div class="ttdef"><b>Definition:</b> <a href="byteswap_8hh_source.html#l00144">byteswap.hh:144</a></div></div>
<div class="ttc" id="classX86System_html_abc66c2e4225cef0106c042a261cf4cb6"><div class="ttname"><a href="classX86System.html#abc66c2e4225cef0106c042a261cf4cb6">X86System::writeOutSMBiosTable</a></div><div class="ttdeci">void writeOutSMBiosTable(Addr header, Addr &amp;headerSize, Addr &amp;tableSize, Addr table=0)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2system_8cc_source.html#l00313">system.cc:313</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa597abff17cc7b64d3383d946754173ed"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa597abff17cc7b64d3383d946754173ed">X86ISA::MISCREG_TR</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00309">misc.hh:309</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_adcf3309de68236e70dea4c9e105e4682a8a8d2ce816e568531efa9e3f79e15749"><div class="ttname"><a href="namespaceX86ISA.html#adcf3309de68236e70dea4c9e105e4682a8a8d2ce816e568531efa9e3f79e15749">X86ISA::SYS_SEGMENT_REG_TR</a></div><div class="ttdef"><b>Definition:</b> <a href="segment_8hh_source.html#l00061">segment.hh:61</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fae1275bdf418a5469280923ab4e55aca3"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fae1275bdf418a5469280923ab4e55aca3">X86ISA::MISCREG_EFER</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00247">misc.hh:247</a></div></div>
<div class="ttc" id="classX86ISA_1_1IntelMP_1_1FloatingPointer_html_a27dab77c16c01da11cf743e36ab9c850"><div class="ttname"><a href="classX86ISA_1_1IntelMP_1_1FloatingPointer.html#a27dab77c16c01da11cf743e36ab9c850">X86ISA::IntelMP::FloatingPointer::setTableAddr</a></div><div class="ttdeci">void setTableAddr(Addr addr)</div><div class="ttdef"><b>Definition:</b> <a href="intelmp_8hh_source.html#l00109">intelmp.hh:109</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_abb8ec3742a54286da349c98a1a9c9755"><div class="ttname"><a href="namespaceX86ISA.html#abb8ec3742a54286da349c98a1a9c9755">X86ISA::MISCREG_SEG_ATTR</a></div><div class="ttdeci">static MiscRegIndex MISCREG_SEG_ATTR(int index)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00535">misc.hh:535</a></div></div>
<div class="ttc" id="classX86System_html_ae3c3008e48f8121a0db0bfe803e114ea"><div class="ttname"><a href="classX86System.html#ae3c3008e48f8121a0db0bfe803e114ea">X86System::initState</a></div><div class="ttdeci">void initState()</div><div class="ttdoc">Serialization stuff. </div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2system_8cc_source.html#l00106">system.cc:106</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af93c7fd7ac0d329975952ac0c2a97f98"><div class="ttname"><a href="namespaceX86ISA.html#af93c7fd7ac0d329975952ac0c2a97f98">X86ISA::MISCREG_SEG_LIMIT</a></div><div class="ttdeci">static MiscRegIndex MISCREG_SEG_LIMIT(int index)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00528">misc.hh:528</a></div></div>
<div class="ttc" id="classPortProxy_html_aebea47cfdc5ac3bdd4f81411e8d6232a"><div class="ttname"><a href="classPortProxy.html#aebea47cfdc5ac3bdd4f81411e8d6232a">PortProxy::writeBlob</a></div><div class="ttdeci">void writeBlob(Addr addr, const void *p, int size) const</div><div class="ttdoc">Same as tryWriteBlob, but insists on success. </div><div class="ttdef"><b>Definition:</b> <a href="port__proxy_8hh_source.html#l00189">port_proxy.hh:189</a></div></div>
<div class="ttc" id="x86_2isa__traits_8hh_html"><div class="ttname"><a href="x86_2isa__traits_8hh.html">isa_traits.hh</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa995609a84476eb8f6746d9885f16612f"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa995609a84476eb8f6746d9885f16612f">X86ISA::MISCREG_ES</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00298">misc.hh:298</a></div></div>
<div class="ttc" id="classX86ISA_1_1IntelMP_1_1FloatingPointer_html_a845b131241c31076c4ea62f9f08d5cb9"><div class="ttname"><a href="classX86ISA_1_1IntelMP_1_1FloatingPointer.html#a845b131241c31076c4ea62f9f08d5cb9">X86ISA::IntelMP::FloatingPointer::writeOut</a></div><div class="ttdeci">Addr writeOut(PortProxy &amp;proxy, Addr addr)</div><div class="ttdef"><b>Definition:</b> <a href="intelmp_8cc_source.html#l00111">intelmp.cc:111</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_aa3826b335948154c40c1b6a32cbd10f5"><div class="ttname"><a href="namespaceX86ISA.html#aa3826b335948154c40c1b6a32cbd10f5">X86ISA::base</a></div><div class="ttdeci">Bitfield&lt; 51, 12 &gt; base</div><div class="ttdef"><b>Definition:</b> <a href="x86_2pagetable_8hh_source.html#l00142">pagetable.hh:142</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_adcf3309de68236e70dea4c9e105e4682a2a6f5ba1bac6e96104d1d526eac9ce51"><div class="ttname"><a href="namespaceX86ISA.html#adcf3309de68236e70dea4c9e105e4682a2a6f5ba1bac6e96104d1d526eac9ce51">X86ISA::SEGMENT_REG_CS</a></div><div class="ttdef"><b>Definition:</b> <a href="segment_8hh_source.html#l00048">segment.hh:48</a></div></div>
<div class="ttc" id="classSystem_html_aeed43dde330823c7fdee0ff1de6692a0"><div class="ttname"><a href="classSystem.html#aeed43dde330823c7fdee0ff1de6692a0">System::threadContexts</a></div><div class="ttdeci">std::vector&lt; ThreadContext * &gt; threadContexts</div><div class="ttdef"><b>Definition:</b> <a href="sim_2system_8hh_source.html#l00190">system.hh:190</a></div></div>
<div class="ttc" id="classSystem_html_aa235315c10b08555718afbc2b41e2a15"><div class="ttname"><a href="classSystem.html#aa235315c10b08555718afbc2b41e2a15">System::kernelEntry</a></div><div class="ttdeci">Addr kernelEntry</div><div class="ttdoc">Entry point in the kernel to start at. </div><div class="ttdef"><b>Definition:</b> <a href="sim_2system_8hh_source.html#l00234">system.hh:234</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_adcf3309de68236e70dea4c9e105e4682a08306ec4ab016be4899b8aab786245d8"><div class="ttname"><a href="namespaceX86ISA.html#adcf3309de68236e70dea4c9e105e4682a08306ec4ab016be4899b8aab786245d8">X86ISA::SEGMENT_REG_SS</a></div><div class="ttdef"><b>Definition:</b> <a href="segment_8hh_source.html#l00049">segment.hh:49</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a5bc8a695e4619ccf733d545021fe664e"><div class="ttname"><a href="namespaceX86ISA.html#a5bc8a695e4619ccf733d545021fe664e">X86ISA::seg</a></div><div class="ttdeci">Bitfield&lt; 2, 0 &gt; seg</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00084">types.hh:84</a></div></div>
<div class="ttc" id="base_2types_8hh_html_af1bb03d6a4ee096394a6749f0a169232"><div class="ttname"><a href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a></div><div class="ttdeci">uint64_t Addr</div><div class="ttdoc">Address type This will probably be moved somewhere else in the near future. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00142">types.hh:142</a></div></div>
<div class="ttc" id="classX86System_html_a90cc704f7188ff52210bddbf885783f5"><div class="ttname"><a href="classX86System.html#a90cc704f7188ff52210bddbf885783f5">X86System::smbiosTable</a></div><div class="ttdeci">X86ISA::SMBios::SMBiosTable * smbiosTable</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2system_8hh_source.html#l00093">system.hh:93</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_adcf3309de68236e70dea4c9e105e4682a2e563f335a9d535b5f9f6681afacbc64"><div class="ttname"><a href="namespaceX86ISA.html#adcf3309de68236e70dea4c9e105e4682a2e563f335a9d535b5f9f6681afacbc64">X86ISA::SEGMENT_REG_TSL</a></div><div class="ttdef"><b>Definition:</b> <a href="segment_8hh_source.html#l00054">segment.hh:54</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa8dd245c281a3325d44f4d261db7ffa58"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa8dd245c281a3325d44f4d261db7ffa58">X86ISA::MISCREG_SS</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00300">misc.hh:300</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa1f7851b8028b79dc54adf44fa21b8717"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa1f7851b8028b79dc54adf44fa21b8717">X86ISA::MISCREG_DS</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00301">misc.hh:301</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799faa40e081dbe0f5654718fc41ad0dd049f"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faa40e081dbe0f5654718fc41ad0dd049f">X86ISA::MISCREG_TSG_LIMIT</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00356">misc.hh:356</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_adcf3309de68236e70dea4c9e105e4682a87bcdc0b65d98b32655bcdb4b3c0da56"><div class="ttname"><a href="namespaceX86ISA.html#adcf3309de68236e70dea4c9e105e4682a87bcdc0b65d98b32655bcdb4b3c0da56">X86ISA::SEGMENT_REG_DS</a></div><div class="ttdef"><b>Definition:</b> <a href="segment_8hh_source.html#l00050">segment.hh:50</a></div></div>
<div class="ttc" id="classSystem_html_ae35704171009f15c7b5490621fe3dda1"><div class="ttname"><a href="classSystem.html#ae35704171009f15c7b5490621fe3dda1">System::kernel</a></div><div class="ttdeci">ObjectFile * kernel</div><div class="ttdoc">Object pointer for the kernel code. </div><div class="ttdef"><b>Definition:</b> <a href="sim_2system_8hh_source.html#l00221">system.hh:221</a></div></div>
<div class="ttc" id="classX86ISA_1_1SMBios_1_1SMBiosTable_html_a00ad4fc053952c77be31b51ca3bc9463"><div class="ttname"><a href="classX86ISA_1_1SMBios_1_1SMBiosTable.html#a00ad4fc053952c77be31b51ca3bc9463">X86ISA::SMBios::SMBiosTable::setTableAddr</a></div><div class="ttdeci">void setTableAddr(Addr addr)</div><div class="ttdef"><b>Definition:</b> <a href="smbios_8hh_source.html#l00221">smbios.hh:221</a></div></div>
<div class="ttc" id="cpu_2thread__context_8hh_html"><div class="ttname"><a href="cpu_2thread__context_8hh.html">thread_context.hh</a></div></div>
<div class="ttc" id="classThreadContext_html_aca903e46048a5e7a9cce0f8be315660d"><div class="ttname"><a href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">ThreadContext::readMiscRegNoEffect</a></div><div class="ttdeci">virtual RegVal readMiscRegNoEffect(RegIndex misc_reg) const =0</div></div>
<div class="ttc" id="namespaceX86ISA_html_a310d36d3d8ec55a84d807cb7e1edf7d6"><div class="ttname"><a href="namespaceX86ISA.html#a310d36d3d8ec55a84d807cb7e1edf7d6">X86ISA::MISCREG_SEG_BASE</a></div><div class="ttdeci">static MiscRegIndex MISCREG_SEG_BASE(int index)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00514">misc.hh:514</a></div></div>
<div class="ttc" id="namespaceX86ISA_html"><div class="ttname"><a href="namespaceX86ISA.html">X86ISA</a></div><div class="ttdoc">This is exposed globally, independent of the ISA. </div><div class="ttdef"><b>Definition:</b> <a href="acpi_8hh_source.html#l00057">acpi.hh:57</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_adcf3309de68236e70dea4c9e105e4682aec9a81ccadce521fcfa555f3ee13e300"><div class="ttname"><a href="namespaceX86ISA.html#adcf3309de68236e70dea4c9e105e4682aec9a81ccadce521fcfa555f3ee13e300">X86ISA::SEGMENT_REG_ES</a></div><div class="ttdef"><b>Definition:</b> <a href="segment_8hh_source.html#l00047">segment.hh:47</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a48969e78833727c474e77163559d3cc0"><div class="ttname"><a href="namespaceX86ISA.html#a48969e78833727c474e77163559d3cc0">X86ISA::MISCREG_SEG_EFF_BASE</a></div><div class="ttdeci">static MiscRegIndex MISCREG_SEG_EFF_BASE(int index)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00521">misc.hh:521</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fab00d47d54de25b737c41c5347afa18fe"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fab00d47d54de25b737c41c5347afa18fe">X86ISA::MISCREG_GS</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00303">misc.hh:303</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a46f7df8299e6ae64913f3c80fd5a6854"><div class="ttname"><a href="namespaceX86ISA.html#a46f7df8299e6ae64913f3c80fd5a6854">X86ISA::p</a></div><div class="ttdeci">Bitfield&lt; 0 &gt; p</div><div class="ttdef"><b>Definition:</b> <a href="x86_2pagetable_8hh_source.html#l00152">pagetable.hh:152</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa0fdd22dcd1166df277f7303e999ec14e"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa0fdd22dcd1166df277f7303e999ec14e">X86ISA::MISCREG_CR3</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00110">misc.hh:110</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a0ff9290207eddeb5cf7bfc3fa0c9cd14"><div class="ttname"><a href="namespaceArmISA.html#a0ff9290207eddeb5cf7bfc3fa0c9cd14">ArmISA::attr</a></div><div class="ttdeci">attr</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00625">miscregs_types.hh:625</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a34f1e0260a3bfa397bda36736e2caa41"><div class="ttname"><a href="namespaceArmISA.html#a34f1e0260a3bfa397bda36736e2caa41">ArmISA::fp</a></div><div class="ttdeci">Bitfield&lt; 19, 16 &gt; fp</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00175">miscregs_types.hh:175</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_af759a62a7aa431017a1a62fc14f4e14b"><div class="ttname"><a href="namespaceMipsISA.html#af759a62a7aa431017a1a62fc14f4e14b">MipsISA::ds</a></div><div class="ttdeci">Bitfield&lt; 15, 13 &gt; ds</div><div class="ttdef"><b>Definition:</b> <a href="mips_2pra__constants_8hh_source.html#l00237">pra_constants.hh:237</a></div></div>
<div class="ttc" id="classX86System_html_afa26c762e1e36305169a3cd4670df2bd"><div class="ttname"><a href="classX86System.html#afa26c762e1e36305169a3cd4670df2bd">X86System::mpFloatingPointer</a></div><div class="ttdeci">X86ISA::IntelMP::FloatingPointer * mpFloatingPointer</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2system_8hh_source.html#l00094">system.hh:94</a></div></div>
<div class="ttc" id="classX86System_html_a8e3043118edda31546803e8bfcc44c18"><div class="ttname"><a href="classX86System.html#a8e3043118edda31546803e8bfcc44c18">X86System::writeOutMPTable</a></div><div class="ttdeci">void writeOutMPTable(Addr fp, Addr &amp;fpSize, Addr &amp;tableSize, Addr table=0)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2system_8cc_source.html#l00331">system.cc:331</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799faa2602148c68da24e5e13446f6d165f1e"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faa2602148c68da24e5e13446f6d165f1e">X86ISA::MISCREG_CR0</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00107">misc.hh:107</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:04 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
