
Lab6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007634  080001e8  080001e8  000101e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000a80  08007820  08007820  00017820  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080082a0  080082a0  000201dc  2**0
                  CONTENTS
  4 .ARM          00000000  080082a0  080082a0  000201dc  2**0
                  CONTENTS
  5 .preinit_array 00000000  080082a0  080082a0  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080082a0  080082a0  000182a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080082a4  080082a4  000182a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  080082a8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000134  200001dc  08008484  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000310  08008484  00020310  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a7e8  00000000  00000000  00020205  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001df5  00000000  00000000  0002a9ed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ad0  00000000  00000000  0002c7e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000009f0  00000000  00000000  0002d2b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001af37  00000000  00000000  0002dca8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ce71  00000000  00000000  00048bdf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009b13e  00000000  00000000  00055a50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000f0b8e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003e08  00000000  00000000  000f0be0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e8 <__do_global_dtors_aux>:
 80001e8:	b510      	push	{r4, lr}
 80001ea:	4c05      	ldr	r4, [pc, #20]	; (8000200 <__do_global_dtors_aux+0x18>)
 80001ec:	7823      	ldrb	r3, [r4, #0]
 80001ee:	b933      	cbnz	r3, 80001fe <__do_global_dtors_aux+0x16>
 80001f0:	4b04      	ldr	r3, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x1c>)
 80001f2:	b113      	cbz	r3, 80001fa <__do_global_dtors_aux+0x12>
 80001f4:	4804      	ldr	r0, [pc, #16]	; (8000208 <__do_global_dtors_aux+0x20>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	2301      	movs	r3, #1
 80001fc:	7023      	strb	r3, [r4, #0]
 80001fe:	bd10      	pop	{r4, pc}
 8000200:	200001dc 	.word	0x200001dc
 8000204:	00000000 	.word	0x00000000
 8000208:	08007804 	.word	0x08007804

0800020c <frame_dummy>:
 800020c:	b508      	push	{r3, lr}
 800020e:	4b03      	ldr	r3, [pc, #12]	; (800021c <frame_dummy+0x10>)
 8000210:	b11b      	cbz	r3, 800021a <frame_dummy+0xe>
 8000212:	4903      	ldr	r1, [pc, #12]	; (8000220 <frame_dummy+0x14>)
 8000214:	4803      	ldr	r0, [pc, #12]	; (8000224 <frame_dummy+0x18>)
 8000216:	f3af 8000 	nop.w
 800021a:	bd08      	pop	{r3, pc}
 800021c:	00000000 	.word	0x00000000
 8000220:	200001e0 	.word	0x200001e0
 8000224:	08007804 	.word	0x08007804

08000228 <strlen>:
 8000228:	4603      	mov	r3, r0
 800022a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022e:	2a00      	cmp	r2, #0
 8000230:	d1fb      	bne.n	800022a <strlen+0x2>
 8000232:	1a18      	subs	r0, r3, r0
 8000234:	3801      	subs	r0, #1
 8000236:	4770      	bx	lr

08000238 <__aeabi_drsub>:
 8000238:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800023c:	e002      	b.n	8000244 <__adddf3>
 800023e:	bf00      	nop

08000240 <__aeabi_dsub>:
 8000240:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000244 <__adddf3>:
 8000244:	b530      	push	{r4, r5, lr}
 8000246:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800024a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800024e:	ea94 0f05 	teq	r4, r5
 8000252:	bf08      	it	eq
 8000254:	ea90 0f02 	teqeq	r0, r2
 8000258:	bf1f      	itttt	ne
 800025a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800025e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000262:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000266:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800026a:	f000 80e2 	beq.w	8000432 <__adddf3+0x1ee>
 800026e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000272:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000276:	bfb8      	it	lt
 8000278:	426d      	neglt	r5, r5
 800027a:	dd0c      	ble.n	8000296 <__adddf3+0x52>
 800027c:	442c      	add	r4, r5
 800027e:	ea80 0202 	eor.w	r2, r0, r2
 8000282:	ea81 0303 	eor.w	r3, r1, r3
 8000286:	ea82 0000 	eor.w	r0, r2, r0
 800028a:	ea83 0101 	eor.w	r1, r3, r1
 800028e:	ea80 0202 	eor.w	r2, r0, r2
 8000292:	ea81 0303 	eor.w	r3, r1, r3
 8000296:	2d36      	cmp	r5, #54	; 0x36
 8000298:	bf88      	it	hi
 800029a:	bd30      	pophi	{r4, r5, pc}
 800029c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002a0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002a4:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002a8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002ac:	d002      	beq.n	80002b4 <__adddf3+0x70>
 80002ae:	4240      	negs	r0, r0
 80002b0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002b4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002b8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002bc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002c0:	d002      	beq.n	80002c8 <__adddf3+0x84>
 80002c2:	4252      	negs	r2, r2
 80002c4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c8:	ea94 0f05 	teq	r4, r5
 80002cc:	f000 80a7 	beq.w	800041e <__adddf3+0x1da>
 80002d0:	f1a4 0401 	sub.w	r4, r4, #1
 80002d4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d8:	db0d      	blt.n	80002f6 <__adddf3+0xb2>
 80002da:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002de:	fa22 f205 	lsr.w	r2, r2, r5
 80002e2:	1880      	adds	r0, r0, r2
 80002e4:	f141 0100 	adc.w	r1, r1, #0
 80002e8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002ec:	1880      	adds	r0, r0, r2
 80002ee:	fa43 f305 	asr.w	r3, r3, r5
 80002f2:	4159      	adcs	r1, r3
 80002f4:	e00e      	b.n	8000314 <__adddf3+0xd0>
 80002f6:	f1a5 0520 	sub.w	r5, r5, #32
 80002fa:	f10e 0e20 	add.w	lr, lr, #32
 80002fe:	2a01      	cmp	r2, #1
 8000300:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000304:	bf28      	it	cs
 8000306:	f04c 0c02 	orrcs.w	ip, ip, #2
 800030a:	fa43 f305 	asr.w	r3, r3, r5
 800030e:	18c0      	adds	r0, r0, r3
 8000310:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000314:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000318:	d507      	bpl.n	800032a <__adddf3+0xe6>
 800031a:	f04f 0e00 	mov.w	lr, #0
 800031e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000322:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000326:	eb6e 0101 	sbc.w	r1, lr, r1
 800032a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800032e:	d31b      	bcc.n	8000368 <__adddf3+0x124>
 8000330:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000334:	d30c      	bcc.n	8000350 <__adddf3+0x10c>
 8000336:	0849      	lsrs	r1, r1, #1
 8000338:	ea5f 0030 	movs.w	r0, r0, rrx
 800033c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000340:	f104 0401 	add.w	r4, r4, #1
 8000344:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000348:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800034c:	f080 809a 	bcs.w	8000484 <__adddf3+0x240>
 8000350:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000354:	bf08      	it	eq
 8000356:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800035a:	f150 0000 	adcs.w	r0, r0, #0
 800035e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000362:	ea41 0105 	orr.w	r1, r1, r5
 8000366:	bd30      	pop	{r4, r5, pc}
 8000368:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800036c:	4140      	adcs	r0, r0
 800036e:	eb41 0101 	adc.w	r1, r1, r1
 8000372:	3c01      	subs	r4, #1
 8000374:	bf28      	it	cs
 8000376:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800037a:	d2e9      	bcs.n	8000350 <__adddf3+0x10c>
 800037c:	f091 0f00 	teq	r1, #0
 8000380:	bf04      	itt	eq
 8000382:	4601      	moveq	r1, r0
 8000384:	2000      	moveq	r0, #0
 8000386:	fab1 f381 	clz	r3, r1
 800038a:	bf08      	it	eq
 800038c:	3320      	addeq	r3, #32
 800038e:	f1a3 030b 	sub.w	r3, r3, #11
 8000392:	f1b3 0220 	subs.w	r2, r3, #32
 8000396:	da0c      	bge.n	80003b2 <__adddf3+0x16e>
 8000398:	320c      	adds	r2, #12
 800039a:	dd08      	ble.n	80003ae <__adddf3+0x16a>
 800039c:	f102 0c14 	add.w	ip, r2, #20
 80003a0:	f1c2 020c 	rsb	r2, r2, #12
 80003a4:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a8:	fa21 f102 	lsr.w	r1, r1, r2
 80003ac:	e00c      	b.n	80003c8 <__adddf3+0x184>
 80003ae:	f102 0214 	add.w	r2, r2, #20
 80003b2:	bfd8      	it	le
 80003b4:	f1c2 0c20 	rsble	ip, r2, #32
 80003b8:	fa01 f102 	lsl.w	r1, r1, r2
 80003bc:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003c0:	bfdc      	itt	le
 80003c2:	ea41 010c 	orrle.w	r1, r1, ip
 80003c6:	4090      	lslle	r0, r2
 80003c8:	1ae4      	subs	r4, r4, r3
 80003ca:	bfa2      	ittt	ge
 80003cc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003d0:	4329      	orrge	r1, r5
 80003d2:	bd30      	popge	{r4, r5, pc}
 80003d4:	ea6f 0404 	mvn.w	r4, r4
 80003d8:	3c1f      	subs	r4, #31
 80003da:	da1c      	bge.n	8000416 <__adddf3+0x1d2>
 80003dc:	340c      	adds	r4, #12
 80003de:	dc0e      	bgt.n	80003fe <__adddf3+0x1ba>
 80003e0:	f104 0414 	add.w	r4, r4, #20
 80003e4:	f1c4 0220 	rsb	r2, r4, #32
 80003e8:	fa20 f004 	lsr.w	r0, r0, r4
 80003ec:	fa01 f302 	lsl.w	r3, r1, r2
 80003f0:	ea40 0003 	orr.w	r0, r0, r3
 80003f4:	fa21 f304 	lsr.w	r3, r1, r4
 80003f8:	ea45 0103 	orr.w	r1, r5, r3
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f1c4 040c 	rsb	r4, r4, #12
 8000402:	f1c4 0220 	rsb	r2, r4, #32
 8000406:	fa20 f002 	lsr.w	r0, r0, r2
 800040a:	fa01 f304 	lsl.w	r3, r1, r4
 800040e:	ea40 0003 	orr.w	r0, r0, r3
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	fa21 f004 	lsr.w	r0, r1, r4
 800041a:	4629      	mov	r1, r5
 800041c:	bd30      	pop	{r4, r5, pc}
 800041e:	f094 0f00 	teq	r4, #0
 8000422:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000426:	bf06      	itte	eq
 8000428:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800042c:	3401      	addeq	r4, #1
 800042e:	3d01      	subne	r5, #1
 8000430:	e74e      	b.n	80002d0 <__adddf3+0x8c>
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf18      	it	ne
 8000438:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800043c:	d029      	beq.n	8000492 <__adddf3+0x24e>
 800043e:	ea94 0f05 	teq	r4, r5
 8000442:	bf08      	it	eq
 8000444:	ea90 0f02 	teqeq	r0, r2
 8000448:	d005      	beq.n	8000456 <__adddf3+0x212>
 800044a:	ea54 0c00 	orrs.w	ip, r4, r0
 800044e:	bf04      	itt	eq
 8000450:	4619      	moveq	r1, r3
 8000452:	4610      	moveq	r0, r2
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	ea91 0f03 	teq	r1, r3
 800045a:	bf1e      	ittt	ne
 800045c:	2100      	movne	r1, #0
 800045e:	2000      	movne	r0, #0
 8000460:	bd30      	popne	{r4, r5, pc}
 8000462:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000466:	d105      	bne.n	8000474 <__adddf3+0x230>
 8000468:	0040      	lsls	r0, r0, #1
 800046a:	4149      	adcs	r1, r1
 800046c:	bf28      	it	cs
 800046e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000472:	bd30      	pop	{r4, r5, pc}
 8000474:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000478:	bf3c      	itt	cc
 800047a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800047e:	bd30      	popcc	{r4, r5, pc}
 8000480:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000484:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000488:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800048c:	f04f 0000 	mov.w	r0, #0
 8000490:	bd30      	pop	{r4, r5, pc}
 8000492:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000496:	bf1a      	itte	ne
 8000498:	4619      	movne	r1, r3
 800049a:	4610      	movne	r0, r2
 800049c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004a0:	bf1c      	itt	ne
 80004a2:	460b      	movne	r3, r1
 80004a4:	4602      	movne	r2, r0
 80004a6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004aa:	bf06      	itte	eq
 80004ac:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004b0:	ea91 0f03 	teqeq	r1, r3
 80004b4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004b8:	bd30      	pop	{r4, r5, pc}
 80004ba:	bf00      	nop

080004bc <__aeabi_ui2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004d0:	f04f 0500 	mov.w	r5, #0
 80004d4:	f04f 0100 	mov.w	r1, #0
 80004d8:	e750      	b.n	800037c <__adddf3+0x138>
 80004da:	bf00      	nop

080004dc <__aeabi_i2d>:
 80004dc:	f090 0f00 	teq	r0, #0
 80004e0:	bf04      	itt	eq
 80004e2:	2100      	moveq	r1, #0
 80004e4:	4770      	bxeq	lr
 80004e6:	b530      	push	{r4, r5, lr}
 80004e8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004ec:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004f0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004f4:	bf48      	it	mi
 80004f6:	4240      	negmi	r0, r0
 80004f8:	f04f 0100 	mov.w	r1, #0
 80004fc:	e73e      	b.n	800037c <__adddf3+0x138>
 80004fe:	bf00      	nop

08000500 <__aeabi_f2d>:
 8000500:	0042      	lsls	r2, r0, #1
 8000502:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000506:	ea4f 0131 	mov.w	r1, r1, rrx
 800050a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800050e:	bf1f      	itttt	ne
 8000510:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000514:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000518:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 800051c:	4770      	bxne	lr
 800051e:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000522:	bf08      	it	eq
 8000524:	4770      	bxeq	lr
 8000526:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800052a:	bf04      	itt	eq
 800052c:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000530:	4770      	bxeq	lr
 8000532:	b530      	push	{r4, r5, lr}
 8000534:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800053c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000540:	e71c      	b.n	800037c <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_ul2d>:
 8000544:	ea50 0201 	orrs.w	r2, r0, r1
 8000548:	bf08      	it	eq
 800054a:	4770      	bxeq	lr
 800054c:	b530      	push	{r4, r5, lr}
 800054e:	f04f 0500 	mov.w	r5, #0
 8000552:	e00a      	b.n	800056a <__aeabi_l2d+0x16>

08000554 <__aeabi_l2d>:
 8000554:	ea50 0201 	orrs.w	r2, r0, r1
 8000558:	bf08      	it	eq
 800055a:	4770      	bxeq	lr
 800055c:	b530      	push	{r4, r5, lr}
 800055e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000562:	d502      	bpl.n	800056a <__aeabi_l2d+0x16>
 8000564:	4240      	negs	r0, r0
 8000566:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800056a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800056e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000572:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000576:	f43f aed8 	beq.w	800032a <__adddf3+0xe6>
 800057a:	f04f 0203 	mov.w	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800058a:	bf18      	it	ne
 800058c:	3203      	addne	r2, #3
 800058e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000592:	f1c2 0320 	rsb	r3, r2, #32
 8000596:	fa00 fc03 	lsl.w	ip, r0, r3
 800059a:	fa20 f002 	lsr.w	r0, r0, r2
 800059e:	fa01 fe03 	lsl.w	lr, r1, r3
 80005a2:	ea40 000e 	orr.w	r0, r0, lr
 80005a6:	fa21 f102 	lsr.w	r1, r1, r2
 80005aa:	4414      	add	r4, r2
 80005ac:	e6bd      	b.n	800032a <__adddf3+0xe6>
 80005ae:	bf00      	nop

080005b0 <__aeabi_dmul>:
 80005b0:	b570      	push	{r4, r5, r6, lr}
 80005b2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005b6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005ba:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005be:	bf1d      	ittte	ne
 80005c0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005c4:	ea94 0f0c 	teqne	r4, ip
 80005c8:	ea95 0f0c 	teqne	r5, ip
 80005cc:	f000 f8de 	bleq	800078c <__aeabi_dmul+0x1dc>
 80005d0:	442c      	add	r4, r5
 80005d2:	ea81 0603 	eor.w	r6, r1, r3
 80005d6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005da:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005de:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005e2:	bf18      	it	ne
 80005e4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005ec:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005f0:	d038      	beq.n	8000664 <__aeabi_dmul+0xb4>
 80005f2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005f6:	f04f 0500 	mov.w	r5, #0
 80005fa:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005fe:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000602:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000606:	f04f 0600 	mov.w	r6, #0
 800060a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800060e:	f09c 0f00 	teq	ip, #0
 8000612:	bf18      	it	ne
 8000614:	f04e 0e01 	orrne.w	lr, lr, #1
 8000618:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800061c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000620:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000624:	d204      	bcs.n	8000630 <__aeabi_dmul+0x80>
 8000626:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800062a:	416d      	adcs	r5, r5
 800062c:	eb46 0606 	adc.w	r6, r6, r6
 8000630:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000634:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000638:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800063c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000640:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000644:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000648:	bf88      	it	hi
 800064a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800064e:	d81e      	bhi.n	800068e <__aeabi_dmul+0xde>
 8000650:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000654:	bf08      	it	eq
 8000656:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800065a:	f150 0000 	adcs.w	r0, r0, #0
 800065e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000668:	ea46 0101 	orr.w	r1, r6, r1
 800066c:	ea40 0002 	orr.w	r0, r0, r2
 8000670:	ea81 0103 	eor.w	r1, r1, r3
 8000674:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000678:	bfc2      	ittt	gt
 800067a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800067e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000682:	bd70      	popgt	{r4, r5, r6, pc}
 8000684:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000688:	f04f 0e00 	mov.w	lr, #0
 800068c:	3c01      	subs	r4, #1
 800068e:	f300 80ab 	bgt.w	80007e8 <__aeabi_dmul+0x238>
 8000692:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000696:	bfde      	ittt	le
 8000698:	2000      	movle	r0, #0
 800069a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800069e:	bd70      	pople	{r4, r5, r6, pc}
 80006a0:	f1c4 0400 	rsb	r4, r4, #0
 80006a4:	3c20      	subs	r4, #32
 80006a6:	da35      	bge.n	8000714 <__aeabi_dmul+0x164>
 80006a8:	340c      	adds	r4, #12
 80006aa:	dc1b      	bgt.n	80006e4 <__aeabi_dmul+0x134>
 80006ac:	f104 0414 	add.w	r4, r4, #20
 80006b0:	f1c4 0520 	rsb	r5, r4, #32
 80006b4:	fa00 f305 	lsl.w	r3, r0, r5
 80006b8:	fa20 f004 	lsr.w	r0, r0, r4
 80006bc:	fa01 f205 	lsl.w	r2, r1, r5
 80006c0:	ea40 0002 	orr.w	r0, r0, r2
 80006c4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006c8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006cc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006d0:	fa21 f604 	lsr.w	r6, r1, r4
 80006d4:	eb42 0106 	adc.w	r1, r2, r6
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f1c4 040c 	rsb	r4, r4, #12
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f304 	lsl.w	r3, r0, r4
 80006f0:	fa20 f005 	lsr.w	r0, r0, r5
 80006f4:	fa01 f204 	lsl.w	r2, r1, r4
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000700:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000704:	f141 0100 	adc.w	r1, r1, #0
 8000708:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800070c:	bf08      	it	eq
 800070e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000712:	bd70      	pop	{r4, r5, r6, pc}
 8000714:	f1c4 0520 	rsb	r5, r4, #32
 8000718:	fa00 f205 	lsl.w	r2, r0, r5
 800071c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000720:	fa20 f304 	lsr.w	r3, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea43 0302 	orr.w	r3, r3, r2
 800072c:	fa21 f004 	lsr.w	r0, r1, r4
 8000730:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000734:	fa21 f204 	lsr.w	r2, r1, r4
 8000738:	ea20 0002 	bic.w	r0, r0, r2
 800073c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f094 0f00 	teq	r4, #0
 8000750:	d10f      	bne.n	8000772 <__aeabi_dmul+0x1c2>
 8000752:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000756:	0040      	lsls	r0, r0, #1
 8000758:	eb41 0101 	adc.w	r1, r1, r1
 800075c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000760:	bf08      	it	eq
 8000762:	3c01      	subeq	r4, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1a6>
 8000766:	ea41 0106 	orr.w	r1, r1, r6
 800076a:	f095 0f00 	teq	r5, #0
 800076e:	bf18      	it	ne
 8000770:	4770      	bxne	lr
 8000772:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000776:	0052      	lsls	r2, r2, #1
 8000778:	eb43 0303 	adc.w	r3, r3, r3
 800077c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000780:	bf08      	it	eq
 8000782:	3d01      	subeq	r5, #1
 8000784:	d0f7      	beq.n	8000776 <__aeabi_dmul+0x1c6>
 8000786:	ea43 0306 	orr.w	r3, r3, r6
 800078a:	4770      	bx	lr
 800078c:	ea94 0f0c 	teq	r4, ip
 8000790:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000794:	bf18      	it	ne
 8000796:	ea95 0f0c 	teqne	r5, ip
 800079a:	d00c      	beq.n	80007b6 <__aeabi_dmul+0x206>
 800079c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007a0:	bf18      	it	ne
 80007a2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a6:	d1d1      	bne.n	800074c <__aeabi_dmul+0x19c>
 80007a8:	ea81 0103 	eor.w	r1, r1, r3
 80007ac:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007b0:	f04f 0000 	mov.w	r0, #0
 80007b4:	bd70      	pop	{r4, r5, r6, pc}
 80007b6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007ba:	bf06      	itte	eq
 80007bc:	4610      	moveq	r0, r2
 80007be:	4619      	moveq	r1, r3
 80007c0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007c4:	d019      	beq.n	80007fa <__aeabi_dmul+0x24a>
 80007c6:	ea94 0f0c 	teq	r4, ip
 80007ca:	d102      	bne.n	80007d2 <__aeabi_dmul+0x222>
 80007cc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007d0:	d113      	bne.n	80007fa <__aeabi_dmul+0x24a>
 80007d2:	ea95 0f0c 	teq	r5, ip
 80007d6:	d105      	bne.n	80007e4 <__aeabi_dmul+0x234>
 80007d8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007dc:	bf1c      	itt	ne
 80007de:	4610      	movne	r0, r2
 80007e0:	4619      	movne	r1, r3
 80007e2:	d10a      	bne.n	80007fa <__aeabi_dmul+0x24a>
 80007e4:	ea81 0103 	eor.w	r1, r1, r3
 80007e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ec:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007f4:	f04f 0000 	mov.w	r0, #0
 80007f8:	bd70      	pop	{r4, r5, r6, pc}
 80007fa:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007fe:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000802:	bd70      	pop	{r4, r5, r6, pc}

08000804 <__aeabi_ddiv>:
 8000804:	b570      	push	{r4, r5, r6, lr}
 8000806:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800080a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800080e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000812:	bf1d      	ittte	ne
 8000814:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000818:	ea94 0f0c 	teqne	r4, ip
 800081c:	ea95 0f0c 	teqne	r5, ip
 8000820:	f000 f8a7 	bleq	8000972 <__aeabi_ddiv+0x16e>
 8000824:	eba4 0405 	sub.w	r4, r4, r5
 8000828:	ea81 0e03 	eor.w	lr, r1, r3
 800082c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000830:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000834:	f000 8088 	beq.w	8000948 <__aeabi_ddiv+0x144>
 8000838:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800083c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000840:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000844:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000848:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800084c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000850:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000854:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000858:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800085c:	429d      	cmp	r5, r3
 800085e:	bf08      	it	eq
 8000860:	4296      	cmpeq	r6, r2
 8000862:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000866:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800086a:	d202      	bcs.n	8000872 <__aeabi_ddiv+0x6e>
 800086c:	085b      	lsrs	r3, r3, #1
 800086e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000872:	1ab6      	subs	r6, r6, r2
 8000874:	eb65 0503 	sbc.w	r5, r5, r3
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000882:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 000c 	orrcs.w	r0, r0, ip
 8000898:	085b      	lsrs	r3, r3, #1
 800089a:	ea4f 0232 	mov.w	r2, r2, rrx
 800089e:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a6:	bf22      	ittt	cs
 80008a8:	1ab6      	subcs	r6, r6, r2
 80008aa:	4675      	movcs	r5, lr
 80008ac:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008be:	bf22      	ittt	cs
 80008c0:	1ab6      	subcs	r6, r6, r2
 80008c2:	4675      	movcs	r5, lr
 80008c4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c8:	085b      	lsrs	r3, r3, #1
 80008ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008e0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008e4:	d018      	beq.n	8000918 <__aeabi_ddiv+0x114>
 80008e6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ea:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ee:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008f2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008f6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008fa:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008fe:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000902:	d1c0      	bne.n	8000886 <__aeabi_ddiv+0x82>
 8000904:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000908:	d10b      	bne.n	8000922 <__aeabi_ddiv+0x11e>
 800090a:	ea41 0100 	orr.w	r1, r1, r0
 800090e:	f04f 0000 	mov.w	r0, #0
 8000912:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000916:	e7b6      	b.n	8000886 <__aeabi_ddiv+0x82>
 8000918:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800091c:	bf04      	itt	eq
 800091e:	4301      	orreq	r1, r0
 8000920:	2000      	moveq	r0, #0
 8000922:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000926:	bf88      	it	hi
 8000928:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800092c:	f63f aeaf 	bhi.w	800068e <__aeabi_dmul+0xde>
 8000930:	ebb5 0c03 	subs.w	ip, r5, r3
 8000934:	bf04      	itt	eq
 8000936:	ebb6 0c02 	subseq.w	ip, r6, r2
 800093a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800093e:	f150 0000 	adcs.w	r0, r0, #0
 8000942:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000946:	bd70      	pop	{r4, r5, r6, pc}
 8000948:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800094c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000950:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000954:	bfc2      	ittt	gt
 8000956:	ebd4 050c 	rsbsgt	r5, r4, ip
 800095a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800095e:	bd70      	popgt	{r4, r5, r6, pc}
 8000960:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000964:	f04f 0e00 	mov.w	lr, #0
 8000968:	3c01      	subs	r4, #1
 800096a:	e690      	b.n	800068e <__aeabi_dmul+0xde>
 800096c:	ea45 0e06 	orr.w	lr, r5, r6
 8000970:	e68d      	b.n	800068e <__aeabi_dmul+0xde>
 8000972:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000976:	ea94 0f0c 	teq	r4, ip
 800097a:	bf08      	it	eq
 800097c:	ea95 0f0c 	teqeq	r5, ip
 8000980:	f43f af3b 	beq.w	80007fa <__aeabi_dmul+0x24a>
 8000984:	ea94 0f0c 	teq	r4, ip
 8000988:	d10a      	bne.n	80009a0 <__aeabi_ddiv+0x19c>
 800098a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800098e:	f47f af34 	bne.w	80007fa <__aeabi_dmul+0x24a>
 8000992:	ea95 0f0c 	teq	r5, ip
 8000996:	f47f af25 	bne.w	80007e4 <__aeabi_dmul+0x234>
 800099a:	4610      	mov	r0, r2
 800099c:	4619      	mov	r1, r3
 800099e:	e72c      	b.n	80007fa <__aeabi_dmul+0x24a>
 80009a0:	ea95 0f0c 	teq	r5, ip
 80009a4:	d106      	bne.n	80009b4 <__aeabi_ddiv+0x1b0>
 80009a6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009aa:	f43f aefd 	beq.w	80007a8 <__aeabi_dmul+0x1f8>
 80009ae:	4610      	mov	r0, r2
 80009b0:	4619      	mov	r1, r3
 80009b2:	e722      	b.n	80007fa <__aeabi_dmul+0x24a>
 80009b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b8:	bf18      	it	ne
 80009ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009be:	f47f aec5 	bne.w	800074c <__aeabi_dmul+0x19c>
 80009c2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009c6:	f47f af0d 	bne.w	80007e4 <__aeabi_dmul+0x234>
 80009ca:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ce:	f47f aeeb 	bne.w	80007a8 <__aeabi_dmul+0x1f8>
 80009d2:	e712      	b.n	80007fa <__aeabi_dmul+0x24a>

080009d4 <__gedf2>:
 80009d4:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 80009d8:	e006      	b.n	80009e8 <__cmpdf2+0x4>
 80009da:	bf00      	nop

080009dc <__ledf2>:
 80009dc:	f04f 0c01 	mov.w	ip, #1
 80009e0:	e002      	b.n	80009e8 <__cmpdf2+0x4>
 80009e2:	bf00      	nop

080009e4 <__cmpdf2>:
 80009e4:	f04f 0c01 	mov.w	ip, #1
 80009e8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009ec:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009f0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f8:	bf18      	it	ne
 80009fa:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009fe:	d01b      	beq.n	8000a38 <__cmpdf2+0x54>
 8000a00:	b001      	add	sp, #4
 8000a02:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a06:	bf0c      	ite	eq
 8000a08:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a0c:	ea91 0f03 	teqne	r1, r3
 8000a10:	bf02      	ittt	eq
 8000a12:	ea90 0f02 	teqeq	r0, r2
 8000a16:	2000      	moveq	r0, #0
 8000a18:	4770      	bxeq	lr
 8000a1a:	f110 0f00 	cmn.w	r0, #0
 8000a1e:	ea91 0f03 	teq	r1, r3
 8000a22:	bf58      	it	pl
 8000a24:	4299      	cmppl	r1, r3
 8000a26:	bf08      	it	eq
 8000a28:	4290      	cmpeq	r0, r2
 8000a2a:	bf2c      	ite	cs
 8000a2c:	17d8      	asrcs	r0, r3, #31
 8000a2e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a32:	f040 0001 	orr.w	r0, r0, #1
 8000a36:	4770      	bx	lr
 8000a38:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a3c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a40:	d102      	bne.n	8000a48 <__cmpdf2+0x64>
 8000a42:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a46:	d107      	bne.n	8000a58 <__cmpdf2+0x74>
 8000a48:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a4c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a50:	d1d6      	bne.n	8000a00 <__cmpdf2+0x1c>
 8000a52:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a56:	d0d3      	beq.n	8000a00 <__cmpdf2+0x1c>
 8000a58:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a5c:	4770      	bx	lr
 8000a5e:	bf00      	nop

08000a60 <__aeabi_cdrcmple>:
 8000a60:	4684      	mov	ip, r0
 8000a62:	4610      	mov	r0, r2
 8000a64:	4662      	mov	r2, ip
 8000a66:	468c      	mov	ip, r1
 8000a68:	4619      	mov	r1, r3
 8000a6a:	4663      	mov	r3, ip
 8000a6c:	e000      	b.n	8000a70 <__aeabi_cdcmpeq>
 8000a6e:	bf00      	nop

08000a70 <__aeabi_cdcmpeq>:
 8000a70:	b501      	push	{r0, lr}
 8000a72:	f7ff ffb7 	bl	80009e4 <__cmpdf2>
 8000a76:	2800      	cmp	r0, #0
 8000a78:	bf48      	it	mi
 8000a7a:	f110 0f00 	cmnmi.w	r0, #0
 8000a7e:	bd01      	pop	{r0, pc}

08000a80 <__aeabi_dcmpeq>:
 8000a80:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a84:	f7ff fff4 	bl	8000a70 <__aeabi_cdcmpeq>
 8000a88:	bf0c      	ite	eq
 8000a8a:	2001      	moveq	r0, #1
 8000a8c:	2000      	movne	r0, #0
 8000a8e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a92:	bf00      	nop

08000a94 <__aeabi_dcmplt>:
 8000a94:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a98:	f7ff ffea 	bl	8000a70 <__aeabi_cdcmpeq>
 8000a9c:	bf34      	ite	cc
 8000a9e:	2001      	movcc	r0, #1
 8000aa0:	2000      	movcs	r0, #0
 8000aa2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_dcmple>:
 8000aa8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aac:	f7ff ffe0 	bl	8000a70 <__aeabi_cdcmpeq>
 8000ab0:	bf94      	ite	ls
 8000ab2:	2001      	movls	r0, #1
 8000ab4:	2000      	movhi	r0, #0
 8000ab6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aba:	bf00      	nop

08000abc <__aeabi_dcmpge>:
 8000abc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac0:	f7ff ffce 	bl	8000a60 <__aeabi_cdrcmple>
 8000ac4:	bf94      	ite	ls
 8000ac6:	2001      	movls	r0, #1
 8000ac8:	2000      	movhi	r0, #0
 8000aca:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ace:	bf00      	nop

08000ad0 <__aeabi_dcmpgt>:
 8000ad0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad4:	f7ff ffc4 	bl	8000a60 <__aeabi_cdrcmple>
 8000ad8:	bf34      	ite	cc
 8000ada:	2001      	movcc	r0, #1
 8000adc:	2000      	movcs	r0, #0
 8000ade:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae2:	bf00      	nop

08000ae4 <__aeabi_dcmpun>:
 8000ae4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aec:	d102      	bne.n	8000af4 <__aeabi_dcmpun+0x10>
 8000aee:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000af2:	d10a      	bne.n	8000b0a <__aeabi_dcmpun+0x26>
 8000af4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000afc:	d102      	bne.n	8000b04 <__aeabi_dcmpun+0x20>
 8000afe:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b02:	d102      	bne.n	8000b0a <__aeabi_dcmpun+0x26>
 8000b04:	f04f 0000 	mov.w	r0, #0
 8000b08:	4770      	bx	lr
 8000b0a:	f04f 0001 	mov.w	r0, #1
 8000b0e:	4770      	bx	lr

08000b10 <__aeabi_d2iz>:
 8000b10:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b14:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b18:	d215      	bcs.n	8000b46 <__aeabi_d2iz+0x36>
 8000b1a:	d511      	bpl.n	8000b40 <__aeabi_d2iz+0x30>
 8000b1c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b20:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b24:	d912      	bls.n	8000b4c <__aeabi_d2iz+0x3c>
 8000b26:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b2e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b32:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b36:	fa23 f002 	lsr.w	r0, r3, r2
 8000b3a:	bf18      	it	ne
 8000b3c:	4240      	negne	r0, r0
 8000b3e:	4770      	bx	lr
 8000b40:	f04f 0000 	mov.w	r0, #0
 8000b44:	4770      	bx	lr
 8000b46:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b4a:	d105      	bne.n	8000b58 <__aeabi_d2iz+0x48>
 8000b4c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b50:	bf08      	it	eq
 8000b52:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b56:	4770      	bx	lr
 8000b58:	f04f 0000 	mov.w	r0, #0
 8000b5c:	4770      	bx	lr
 8000b5e:	bf00      	nop

08000b60 <Delay>:
void		LCD_FillColor           ( uint32_t ulAmout_Point, uint16_t usColor );
uint16_t	LCD_Read_PixelData      ( void );



void Delay ( __IO uint32_t nCount ){  for ( ; nCount != 0; nCount -- );}
 8000b60:	b480      	push	{r7}
 8000b62:	b083      	sub	sp, #12
 8000b64:	af00      	add	r7, sp, #0
 8000b66:	6078      	str	r0, [r7, #4]
 8000b68:	e002      	b.n	8000b70 <Delay+0x10>
 8000b6a:	687b      	ldr	r3, [r7, #4]
 8000b6c:	3b01      	subs	r3, #1
 8000b6e:	607b      	str	r3, [r7, #4]
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	2b00      	cmp	r3, #0
 8000b74:	d1f9      	bne.n	8000b6a <Delay+0xa>
 8000b76:	bf00      	nop
 8000b78:	bf00      	nop
 8000b7a:	370c      	adds	r7, #12
 8000b7c:	46bd      	mov	sp, r7
 8000b7e:	bc80      	pop	{r7}
 8000b80:	4770      	bx	lr

08000b82 <LCD_INIT>:

void LCD_INIT ( void )
{
 8000b82:	b580      	push	{r7, lr}
 8000b84:	b082      	sub	sp, #8
 8000b86:	af02      	add	r7, sp, #8
	LCD_BackLed_Control(ENABLE);      
 8000b88:	2001      	movs	r0, #1
 8000b8a:	f000 f829 	bl	8000be0 <LCD_BackLed_Control>
	LCD_Rst();
 8000b8e:	f000 f80f 	bl	8000bb0 <LCD_Rst>
	LCD_REG_Config();
 8000b92:	f000 f85f 	bl	8000c54 <LCD_REG_Config>
	LCD_Clear (0, 0, 240, 320, BACKGROUND);
 8000b96:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000b9a:	9300      	str	r3, [sp, #0]
 8000b9c:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8000ba0:	22f0      	movs	r2, #240	; 0xf0
 8000ba2:	2100      	movs	r1, #0
 8000ba4:	2000      	movs	r0, #0
 8000ba6:	f000 f9e6 	bl	8000f76 <LCD_Clear>
}
 8000baa:	bf00      	nop
 8000bac:	46bd      	mov	sp, r7
 8000bae:	bd80      	pop	{r7, pc}

08000bb0 <LCD_Rst>:



void LCD_Rst ( void )
{			
 8000bb0:	b580      	push	{r7, lr}
 8000bb2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LCD_RST_PORT,LCD_RST_PIN,GPIO_PIN_RESET);
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	2102      	movs	r1, #2
 8000bb8:	4807      	ldr	r0, [pc, #28]	; (8000bd8 <LCD_Rst+0x28>)
 8000bba:	f001 febd 	bl	8002938 <HAL_GPIO_WritePin>
	Delay ( 0xAFFf<<2 ); 					   
 8000bbe:	4807      	ldr	r0, [pc, #28]	; (8000bdc <LCD_Rst+0x2c>)
 8000bc0:	f7ff ffce 	bl	8000b60 <Delay>
	HAL_GPIO_WritePin(LCD_RST_PORT,LCD_RST_PIN,GPIO_PIN_SET);
 8000bc4:	2201      	movs	r2, #1
 8000bc6:	2102      	movs	r1, #2
 8000bc8:	4803      	ldr	r0, [pc, #12]	; (8000bd8 <LCD_Rst+0x28>)
 8000bca:	f001 feb5 	bl	8002938 <HAL_GPIO_WritePin>
	Delay ( 0xAFFf<<2 ); 	
 8000bce:	4803      	ldr	r0, [pc, #12]	; (8000bdc <LCD_Rst+0x2c>)
 8000bd0:	f7ff ffc6 	bl	8000b60 <Delay>
}
 8000bd4:	bf00      	nop
 8000bd6:	bd80      	pop	{r7, pc}
 8000bd8:	40011800 	.word	0x40011800
 8000bdc:	0002bffc 	.word	0x0002bffc

08000be0 <LCD_BackLed_Control>:


void LCD_BackLed_Control ( FunctionalState enumState )
{
 8000be0:	b580      	push	{r7, lr}
 8000be2:	b082      	sub	sp, #8
 8000be4:	af00      	add	r7, sp, #0
 8000be6:	4603      	mov	r3, r0
 8000be8:	71fb      	strb	r3, [r7, #7]
	if ( enumState )
 8000bea:	79fb      	ldrb	r3, [r7, #7]
 8000bec:	2b00      	cmp	r3, #0
 8000bee:	d006      	beq.n	8000bfe <LCD_BackLed_Control+0x1e>
		HAL_GPIO_WritePin(LCD_BK_PORT,LCD_BK_PIN,GPIO_PIN_RESET);	
 8000bf0:	2200      	movs	r2, #0
 8000bf2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000bf6:	4807      	ldr	r0, [pc, #28]	; (8000c14 <LCD_BackLed_Control+0x34>)
 8000bf8:	f001 fe9e 	bl	8002938 <HAL_GPIO_WritePin>
	else
		HAL_GPIO_WritePin(LCD_BK_PORT,LCD_BK_PIN,GPIO_PIN_SET);			
}
 8000bfc:	e005      	b.n	8000c0a <LCD_BackLed_Control+0x2a>
		HAL_GPIO_WritePin(LCD_BK_PORT,LCD_BK_PIN,GPIO_PIN_SET);			
 8000bfe:	2201      	movs	r2, #1
 8000c00:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000c04:	4803      	ldr	r0, [pc, #12]	; (8000c14 <LCD_BackLed_Control+0x34>)
 8000c06:	f001 fe97 	bl	8002938 <HAL_GPIO_WritePin>
}
 8000c0a:	bf00      	nop
 8000c0c:	3708      	adds	r7, #8
 8000c0e:	46bd      	mov	sp, r7
 8000c10:	bd80      	pop	{r7, pc}
 8000c12:	bf00      	nop
 8000c14:	40011400 	.word	0x40011400

08000c18 <LCD_Write_Cmd>:




void LCD_Write_Cmd ( uint16_t usCmd )
{
 8000c18:	b480      	push	{r7}
 8000c1a:	b083      	sub	sp, #12
 8000c1c:	af00      	add	r7, sp, #0
 8000c1e:	4603      	mov	r3, r0
 8000c20:	80fb      	strh	r3, [r7, #6]
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_CMD ) = usCmd;
 8000c22:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8000c26:	88fb      	ldrh	r3, [r7, #6]
 8000c28:	8013      	strh	r3, [r2, #0]
}
 8000c2a:	bf00      	nop
 8000c2c:	370c      	adds	r7, #12
 8000c2e:	46bd      	mov	sp, r7
 8000c30:	bc80      	pop	{r7}
 8000c32:	4770      	bx	lr

08000c34 <LCD_Write_Data>:




void LCD_Write_Data ( uint16_t usData )
{
 8000c34:	b480      	push	{r7}
 8000c36:	b083      	sub	sp, #12
 8000c38:	af00      	add	r7, sp, #0
 8000c3a:	4603      	mov	r3, r0
 8000c3c:	80fb      	strh	r3, [r7, #6]
	* ( __IO uint16_t * ) ( FSMC_Addr_LCD_DATA ) = usData;
 8000c3e:	4a04      	ldr	r2, [pc, #16]	; (8000c50 <LCD_Write_Data+0x1c>)
 8000c40:	88fb      	ldrh	r3, [r7, #6]
 8000c42:	8013      	strh	r3, [r2, #0]
}
 8000c44:	bf00      	nop
 8000c46:	370c      	adds	r7, #12
 8000c48:	46bd      	mov	sp, r7
 8000c4a:	bc80      	pop	{r7}
 8000c4c:	4770      	bx	lr
 8000c4e:	bf00      	nop
 8000c50:	60020000 	.word	0x60020000

08000c54 <LCD_REG_Config>:
	return ( * ( __IO uint16_t * ) ( FSMC_Addr_LCD_DATA ) );	
}


void LCD_REG_Config ( void )
{
 8000c54:	b580      	push	{r7, lr}
 8000c56:	af00      	add	r7, sp, #0
	/*  Power control B (CFh)  */
	DEBUG_DELAY  ();
	LCD_Write_Cmd ( 0xCF  );
 8000c58:	20cf      	movs	r0, #207	; 0xcf
 8000c5a:	f7ff ffdd 	bl	8000c18 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00  );
 8000c5e:	2000      	movs	r0, #0
 8000c60:	f7ff ffe8 	bl	8000c34 <LCD_Write_Data>
	LCD_Write_Data ( 0x81  );
 8000c64:	2081      	movs	r0, #129	; 0x81
 8000c66:	f7ff ffe5 	bl	8000c34 <LCD_Write_Data>
	LCD_Write_Data ( 0x30  );
 8000c6a:	2030      	movs	r0, #48	; 0x30
 8000c6c:	f7ff ffe2 	bl	8000c34 <LCD_Write_Data>
	
	/*  Power on sequence control (EDh) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xED );
 8000c70:	20ed      	movs	r0, #237	; 0xed
 8000c72:	f7ff ffd1 	bl	8000c18 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x64 );
 8000c76:	2064      	movs	r0, #100	; 0x64
 8000c78:	f7ff ffdc 	bl	8000c34 <LCD_Write_Data>
	LCD_Write_Data ( 0x03 );
 8000c7c:	2003      	movs	r0, #3
 8000c7e:	f7ff ffd9 	bl	8000c34 <LCD_Write_Data>
	LCD_Write_Data ( 0x12 );
 8000c82:	2012      	movs	r0, #18
 8000c84:	f7ff ffd6 	bl	8000c34 <LCD_Write_Data>
	LCD_Write_Data ( 0x81 );
 8000c88:	2081      	movs	r0, #129	; 0x81
 8000c8a:	f7ff ffd3 	bl	8000c34 <LCD_Write_Data>
	
	/*  Driver timing control A (E8h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xE8 );
 8000c8e:	20e8      	movs	r0, #232	; 0xe8
 8000c90:	f7ff ffc2 	bl	8000c18 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x85 );
 8000c94:	2085      	movs	r0, #133	; 0x85
 8000c96:	f7ff ffcd 	bl	8000c34 <LCD_Write_Data>
	LCD_Write_Data ( 0x10 );
 8000c9a:	2010      	movs	r0, #16
 8000c9c:	f7ff ffca 	bl	8000c34 <LCD_Write_Data>
	LCD_Write_Data ( 0x78 );
 8000ca0:	2078      	movs	r0, #120	; 0x78
 8000ca2:	f7ff ffc7 	bl	8000c34 <LCD_Write_Data>
	
	/*  Power control A (CBh) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xCB );
 8000ca6:	20cb      	movs	r0, #203	; 0xcb
 8000ca8:	f7ff ffb6 	bl	8000c18 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x39 );
 8000cac:	2039      	movs	r0, #57	; 0x39
 8000cae:	f7ff ffc1 	bl	8000c34 <LCD_Write_Data>
	LCD_Write_Data ( 0x2C );
 8000cb2:	202c      	movs	r0, #44	; 0x2c
 8000cb4:	f7ff ffbe 	bl	8000c34 <LCD_Write_Data>
	LCD_Write_Data ( 0x00 );
 8000cb8:	2000      	movs	r0, #0
 8000cba:	f7ff ffbb 	bl	8000c34 <LCD_Write_Data>
	LCD_Write_Data ( 0x34 );
 8000cbe:	2034      	movs	r0, #52	; 0x34
 8000cc0:	f7ff ffb8 	bl	8000c34 <LCD_Write_Data>
	LCD_Write_Data ( 0x02 );
 8000cc4:	2002      	movs	r0, #2
 8000cc6:	f7ff ffb5 	bl	8000c34 <LCD_Write_Data>
	
	/* Pump ratio control (F7h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xF7 );
 8000cca:	20f7      	movs	r0, #247	; 0xf7
 8000ccc:	f7ff ffa4 	bl	8000c18 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x20 );
 8000cd0:	2020      	movs	r0, #32
 8000cd2:	f7ff ffaf 	bl	8000c34 <LCD_Write_Data>
	
	/* Driver timing control B */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xEA );
 8000cd6:	20ea      	movs	r0, #234	; 0xea
 8000cd8:	f7ff ff9e 	bl	8000c18 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00 );
 8000cdc:	2000      	movs	r0, #0
 8000cde:	f7ff ffa9 	bl	8000c34 <LCD_Write_Data>
	LCD_Write_Data ( 0x00 );
 8000ce2:	2000      	movs	r0, #0
 8000ce4:	f7ff ffa6 	bl	8000c34 <LCD_Write_Data>
	
	/* Frame Rate Control (In Normal Mode/Full Colors) (B1h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xB1 );
 8000ce8:	20b1      	movs	r0, #177	; 0xb1
 8000cea:	f7ff ff95 	bl	8000c18 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00 );
 8000cee:	2000      	movs	r0, #0
 8000cf0:	f7ff ffa0 	bl	8000c34 <LCD_Write_Data>
	LCD_Write_Data ( 0x1B );
 8000cf4:	201b      	movs	r0, #27
 8000cf6:	f7ff ff9d 	bl	8000c34 <LCD_Write_Data>
	
	/*  Display Function Control (B6h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xB6 );
 8000cfa:	20b6      	movs	r0, #182	; 0xb6
 8000cfc:	f7ff ff8c 	bl	8000c18 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x0A );
 8000d00:	200a      	movs	r0, #10
 8000d02:	f7ff ff97 	bl	8000c34 <LCD_Write_Data>
	LCD_Write_Data ( 0xA2 );
 8000d06:	20a2      	movs	r0, #162	; 0xa2
 8000d08:	f7ff ff94 	bl	8000c34 <LCD_Write_Data>
	
	/* Power Control 1 (C0h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xC0 );
 8000d0c:	20c0      	movs	r0, #192	; 0xc0
 8000d0e:	f7ff ff83 	bl	8000c18 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x35 );
 8000d12:	2035      	movs	r0, #53	; 0x35
 8000d14:	f7ff ff8e 	bl	8000c34 <LCD_Write_Data>
	
	/* Power Control 2 (C1h) */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0xC1 );
 8000d18:	20c1      	movs	r0, #193	; 0xc1
 8000d1a:	f7ff ff7d 	bl	8000c18 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x11 );
 8000d1e:	2011      	movs	r0, #17
 8000d20:	f7ff ff88 	bl	8000c34 <LCD_Write_Data>
	
	/* VCOM Control 1 (C5h) */
	LCD_Write_Cmd ( 0xC5 );
 8000d24:	20c5      	movs	r0, #197	; 0xc5
 8000d26:	f7ff ff77 	bl	8000c18 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x45 );
 8000d2a:	2045      	movs	r0, #69	; 0x45
 8000d2c:	f7ff ff82 	bl	8000c34 <LCD_Write_Data>
	LCD_Write_Data ( 0x45 );
 8000d30:	2045      	movs	r0, #69	; 0x45
 8000d32:	f7ff ff7f 	bl	8000c34 <LCD_Write_Data>
	
	/*  VCOM Control 2 (C7h)  */
	LCD_Write_Cmd ( 0xC7 );
 8000d36:	20c7      	movs	r0, #199	; 0xc7
 8000d38:	f7ff ff6e 	bl	8000c18 <LCD_Write_Cmd>
	LCD_Write_Data ( 0xA2 );
 8000d3c:	20a2      	movs	r0, #162	; 0xa2
 8000d3e:	f7ff ff79 	bl	8000c34 <LCD_Write_Data>
	
	/* Enable 3G (F2h) */
	LCD_Write_Cmd ( 0xF2 );
 8000d42:	20f2      	movs	r0, #242	; 0xf2
 8000d44:	f7ff ff68 	bl	8000c18 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00 );
 8000d48:	2000      	movs	r0, #0
 8000d4a:	f7ff ff73 	bl	8000c34 <LCD_Write_Data>
	
	/* Gamma Set (26h) */
	LCD_Write_Cmd ( 0x26 );
 8000d4e:	2026      	movs	r0, #38	; 0x26
 8000d50:	f7ff ff62 	bl	8000c18 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x01 );
 8000d54:	2001      	movs	r0, #1
 8000d56:	f7ff ff6d 	bl	8000c34 <LCD_Write_Data>
	DEBUG_DELAY ();
	
	/* Positive Gamma Correction */
	LCD_Write_Cmd ( 0xE0 ); //Set Gamma
 8000d5a:	20e0      	movs	r0, #224	; 0xe0
 8000d5c:	f7ff ff5c 	bl	8000c18 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x0F );
 8000d60:	200f      	movs	r0, #15
 8000d62:	f7ff ff67 	bl	8000c34 <LCD_Write_Data>
	LCD_Write_Data ( 0x26 );
 8000d66:	2026      	movs	r0, #38	; 0x26
 8000d68:	f7ff ff64 	bl	8000c34 <LCD_Write_Data>
	LCD_Write_Data ( 0x24 );
 8000d6c:	2024      	movs	r0, #36	; 0x24
 8000d6e:	f7ff ff61 	bl	8000c34 <LCD_Write_Data>
	LCD_Write_Data ( 0x0B );
 8000d72:	200b      	movs	r0, #11
 8000d74:	f7ff ff5e 	bl	8000c34 <LCD_Write_Data>
	LCD_Write_Data ( 0x0E );
 8000d78:	200e      	movs	r0, #14
 8000d7a:	f7ff ff5b 	bl	8000c34 <LCD_Write_Data>
	LCD_Write_Data ( 0x09 );
 8000d7e:	2009      	movs	r0, #9
 8000d80:	f7ff ff58 	bl	8000c34 <LCD_Write_Data>
	LCD_Write_Data ( 0x54 );
 8000d84:	2054      	movs	r0, #84	; 0x54
 8000d86:	f7ff ff55 	bl	8000c34 <LCD_Write_Data>
	LCD_Write_Data ( 0xA8 );
 8000d8a:	20a8      	movs	r0, #168	; 0xa8
 8000d8c:	f7ff ff52 	bl	8000c34 <LCD_Write_Data>
	LCD_Write_Data ( 0x46 );
 8000d90:	2046      	movs	r0, #70	; 0x46
 8000d92:	f7ff ff4f 	bl	8000c34 <LCD_Write_Data>
	LCD_Write_Data ( 0x0C );
 8000d96:	200c      	movs	r0, #12
 8000d98:	f7ff ff4c 	bl	8000c34 <LCD_Write_Data>
	LCD_Write_Data ( 0x17 );
 8000d9c:	2017      	movs	r0, #23
 8000d9e:	f7ff ff49 	bl	8000c34 <LCD_Write_Data>
	LCD_Write_Data ( 0x09 );
 8000da2:	2009      	movs	r0, #9
 8000da4:	f7ff ff46 	bl	8000c34 <LCD_Write_Data>
	LCD_Write_Data ( 0x0F );
 8000da8:	200f      	movs	r0, #15
 8000daa:	f7ff ff43 	bl	8000c34 <LCD_Write_Data>
	LCD_Write_Data ( 0x07 );
 8000dae:	2007      	movs	r0, #7
 8000db0:	f7ff ff40 	bl	8000c34 <LCD_Write_Data>
	LCD_Write_Data ( 0x00 );
 8000db4:	2000      	movs	r0, #0
 8000db6:	f7ff ff3d 	bl	8000c34 <LCD_Write_Data>
	
	/* Negative Gamma Correction (E1h) */
	LCD_Write_Cmd ( 0XE1 ); //Set Gamma
 8000dba:	20e1      	movs	r0, #225	; 0xe1
 8000dbc:	f7ff ff2c 	bl	8000c18 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00 );
 8000dc0:	2000      	movs	r0, #0
 8000dc2:	f7ff ff37 	bl	8000c34 <LCD_Write_Data>
	LCD_Write_Data ( 0x19 );
 8000dc6:	2019      	movs	r0, #25
 8000dc8:	f7ff ff34 	bl	8000c34 <LCD_Write_Data>
	LCD_Write_Data ( 0x1B );
 8000dcc:	201b      	movs	r0, #27
 8000dce:	f7ff ff31 	bl	8000c34 <LCD_Write_Data>
	LCD_Write_Data ( 0x04 );
 8000dd2:	2004      	movs	r0, #4
 8000dd4:	f7ff ff2e 	bl	8000c34 <LCD_Write_Data>
	LCD_Write_Data ( 0x10 );
 8000dd8:	2010      	movs	r0, #16
 8000dda:	f7ff ff2b 	bl	8000c34 <LCD_Write_Data>
	LCD_Write_Data ( 0x07 );
 8000dde:	2007      	movs	r0, #7
 8000de0:	f7ff ff28 	bl	8000c34 <LCD_Write_Data>
	LCD_Write_Data ( 0x2A );
 8000de4:	202a      	movs	r0, #42	; 0x2a
 8000de6:	f7ff ff25 	bl	8000c34 <LCD_Write_Data>
	LCD_Write_Data ( 0x47 );
 8000dea:	2047      	movs	r0, #71	; 0x47
 8000dec:	f7ff ff22 	bl	8000c34 <LCD_Write_Data>
	LCD_Write_Data ( 0x39 );
 8000df0:	2039      	movs	r0, #57	; 0x39
 8000df2:	f7ff ff1f 	bl	8000c34 <LCD_Write_Data>
	LCD_Write_Data ( 0x03 );
 8000df6:	2003      	movs	r0, #3
 8000df8:	f7ff ff1c 	bl	8000c34 <LCD_Write_Data>
	LCD_Write_Data ( 0x06 );
 8000dfc:	2006      	movs	r0, #6
 8000dfe:	f7ff ff19 	bl	8000c34 <LCD_Write_Data>
	LCD_Write_Data ( 0x06 );
 8000e02:	2006      	movs	r0, #6
 8000e04:	f7ff ff16 	bl	8000c34 <LCD_Write_Data>
	LCD_Write_Data ( 0x30 );
 8000e08:	2030      	movs	r0, #48	; 0x30
 8000e0a:	f7ff ff13 	bl	8000c34 <LCD_Write_Data>
	LCD_Write_Data ( 0x38 );
 8000e0e:	2038      	movs	r0, #56	; 0x38
 8000e10:	f7ff ff10 	bl	8000c34 <LCD_Write_Data>
	LCD_Write_Data ( 0x0F );
 8000e14:	200f      	movs	r0, #15
 8000e16:	f7ff ff0d 	bl	8000c34 <LCD_Write_Data>
	
	/* memory access control set */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0x36 ); 	
 8000e1a:	2036      	movs	r0, #54	; 0x36
 8000e1c:	f7ff fefc 	bl	8000c18 <LCD_Write_Cmd>
	LCD_Write_Data ( 0xC8 );  // Version 1
 8000e20:	20c8      	movs	r0, #200	; 0xc8
 8000e22:	f7ff ff07 	bl	8000c34 <LCD_Write_Data>
	/* display inversion */
//	LCD_Write_Cmd ( 0x21 );   // Version 2
	DEBUG_DELAY ();
	
	/* column address control set */
	LCD_Write_Cmd ( CMD_Set_COLUMN ); 
 8000e26:	202a      	movs	r0, #42	; 0x2a
 8000e28:	f7ff fef6 	bl	8000c18 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00 );
 8000e2c:	2000      	movs	r0, #0
 8000e2e:	f7ff ff01 	bl	8000c34 <LCD_Write_Data>
	LCD_Write_Data ( 0x00 );
 8000e32:	2000      	movs	r0, #0
 8000e34:	f7ff fefe 	bl	8000c34 <LCD_Write_Data>
	LCD_Write_Data ( 0x00 );
 8000e38:	2000      	movs	r0, #0
 8000e3a:	f7ff fefb 	bl	8000c34 <LCD_Write_Data>
	LCD_Write_Data ( 0xEF );
 8000e3e:	20ef      	movs	r0, #239	; 0xef
 8000e40:	f7ff fef8 	bl	8000c34 <LCD_Write_Data>
	
	/* page address control set */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( CMD_Set_PAGE ); 
 8000e44:	202b      	movs	r0, #43	; 0x2b
 8000e46:	f7ff fee7 	bl	8000c18 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x00 );
 8000e4a:	2000      	movs	r0, #0
 8000e4c:	f7ff fef2 	bl	8000c34 <LCD_Write_Data>
	LCD_Write_Data ( 0x00 );
 8000e50:	2000      	movs	r0, #0
 8000e52:	f7ff feef 	bl	8000c34 <LCD_Write_Data>
	LCD_Write_Data ( 0x01 );
 8000e56:	2001      	movs	r0, #1
 8000e58:	f7ff feec 	bl	8000c34 <LCD_Write_Data>
	LCD_Write_Data ( 0x3F );
 8000e5c:	203f      	movs	r0, #63	; 0x3f
 8000e5e:	f7ff fee9 	bl	8000c34 <LCD_Write_Data>
	
	/*  Pixel Format Set (3Ah)  */
	DEBUG_DELAY ();
	LCD_Write_Cmd ( 0x3a ); 
 8000e62:	203a      	movs	r0, #58	; 0x3a
 8000e64:	f7ff fed8 	bl	8000c18 <LCD_Write_Cmd>
	LCD_Write_Data ( 0x55 );
 8000e68:	2055      	movs	r0, #85	; 0x55
 8000e6a:	f7ff fee3 	bl	8000c34 <LCD_Write_Data>
	
	/* Sleep Out (11h)  */
	LCD_Write_Cmd ( 0x11 );	
 8000e6e:	2011      	movs	r0, #17
 8000e70:	f7ff fed2 	bl	8000c18 <LCD_Write_Cmd>
	Delay ( 0xAFFf<<2 );
 8000e74:	4803      	ldr	r0, [pc, #12]	; (8000e84 <LCD_REG_Config+0x230>)
 8000e76:	f7ff fe73 	bl	8000b60 <Delay>
	DEBUG_DELAY ();
	
	/* Display ON (29h) */
	LCD_Write_Cmd ( 0x29 ); 
 8000e7a:	2029      	movs	r0, #41	; 0x29
 8000e7c:	f7ff fecc 	bl	8000c18 <LCD_Write_Cmd>
	
	
}
 8000e80:	bf00      	nop
 8000e82:	bd80      	pop	{r7, pc}
 8000e84:	0002bffc 	.word	0x0002bffc

08000e88 <LCD_OpenWindow>:



void LCD_OpenWindow ( uint16_t usCOLUMN, uint16_t usPAGE, uint16_t usWidth, uint16_t usHeight )
{	
 8000e88:	b590      	push	{r4, r7, lr}
 8000e8a:	b083      	sub	sp, #12
 8000e8c:	af00      	add	r7, sp, #0
 8000e8e:	4604      	mov	r4, r0
 8000e90:	4608      	mov	r0, r1
 8000e92:	4611      	mov	r1, r2
 8000e94:	461a      	mov	r2, r3
 8000e96:	4623      	mov	r3, r4
 8000e98:	80fb      	strh	r3, [r7, #6]
 8000e9a:	4603      	mov	r3, r0
 8000e9c:	80bb      	strh	r3, [r7, #4]
 8000e9e:	460b      	mov	r3, r1
 8000ea0:	807b      	strh	r3, [r7, #2]
 8000ea2:	4613      	mov	r3, r2
 8000ea4:	803b      	strh	r3, [r7, #0]
	LCD_Write_Cmd ( CMD_Set_COLUMN ); 				
 8000ea6:	202a      	movs	r0, #42	; 0x2a
 8000ea8:	f7ff feb6 	bl	8000c18 <LCD_Write_Cmd>
	LCD_Write_Data ( usCOLUMN >> 8  );
 8000eac:	88fb      	ldrh	r3, [r7, #6]
 8000eae:	0a1b      	lsrs	r3, r3, #8
 8000eb0:	b29b      	uxth	r3, r3
 8000eb2:	4618      	mov	r0, r3
 8000eb4:	f7ff febe 	bl	8000c34 <LCD_Write_Data>
	LCD_Write_Data ( usCOLUMN & 0xff  );
 8000eb8:	88fb      	ldrh	r3, [r7, #6]
 8000eba:	b2db      	uxtb	r3, r3
 8000ebc:	b29b      	uxth	r3, r3
 8000ebe:	4618      	mov	r0, r3
 8000ec0:	f7ff feb8 	bl	8000c34 <LCD_Write_Data>
	LCD_Write_Data ( ( usCOLUMN + usWidth - 1 ) >> 8  );
 8000ec4:	88fa      	ldrh	r2, [r7, #6]
 8000ec6:	887b      	ldrh	r3, [r7, #2]
 8000ec8:	4413      	add	r3, r2
 8000eca:	3b01      	subs	r3, #1
 8000ecc:	121b      	asrs	r3, r3, #8
 8000ece:	b29b      	uxth	r3, r3
 8000ed0:	4618      	mov	r0, r3
 8000ed2:	f7ff feaf 	bl	8000c34 <LCD_Write_Data>
	LCD_Write_Data ( ( usCOLUMN + usWidth - 1 ) & 0xff  );
 8000ed6:	88fa      	ldrh	r2, [r7, #6]
 8000ed8:	887b      	ldrh	r3, [r7, #2]
 8000eda:	4413      	add	r3, r2
 8000edc:	b29b      	uxth	r3, r3
 8000ede:	3b01      	subs	r3, #1
 8000ee0:	b29b      	uxth	r3, r3
 8000ee2:	b2db      	uxtb	r3, r3
 8000ee4:	b29b      	uxth	r3, r3
 8000ee6:	4618      	mov	r0, r3
 8000ee8:	f7ff fea4 	bl	8000c34 <LCD_Write_Data>

	LCD_Write_Cmd ( CMD_Set_PAGE ); 			     
 8000eec:	202b      	movs	r0, #43	; 0x2b
 8000eee:	f7ff fe93 	bl	8000c18 <LCD_Write_Cmd>
	LCD_Write_Data ( usPAGE >> 8  );
 8000ef2:	88bb      	ldrh	r3, [r7, #4]
 8000ef4:	0a1b      	lsrs	r3, r3, #8
 8000ef6:	b29b      	uxth	r3, r3
 8000ef8:	4618      	mov	r0, r3
 8000efa:	f7ff fe9b 	bl	8000c34 <LCD_Write_Data>
	LCD_Write_Data ( usPAGE & 0xff  );
 8000efe:	88bb      	ldrh	r3, [r7, #4]
 8000f00:	b2db      	uxtb	r3, r3
 8000f02:	b29b      	uxth	r3, r3
 8000f04:	4618      	mov	r0, r3
 8000f06:	f7ff fe95 	bl	8000c34 <LCD_Write_Data>
	LCD_Write_Data ( ( usPAGE + usHeight - 1 ) >> 8 );
 8000f0a:	88ba      	ldrh	r2, [r7, #4]
 8000f0c:	883b      	ldrh	r3, [r7, #0]
 8000f0e:	4413      	add	r3, r2
 8000f10:	3b01      	subs	r3, #1
 8000f12:	121b      	asrs	r3, r3, #8
 8000f14:	b29b      	uxth	r3, r3
 8000f16:	4618      	mov	r0, r3
 8000f18:	f7ff fe8c 	bl	8000c34 <LCD_Write_Data>
	LCD_Write_Data ( ( usPAGE + usHeight - 1) & 0xff );
 8000f1c:	88ba      	ldrh	r2, [r7, #4]
 8000f1e:	883b      	ldrh	r3, [r7, #0]
 8000f20:	4413      	add	r3, r2
 8000f22:	b29b      	uxth	r3, r3
 8000f24:	3b01      	subs	r3, #1
 8000f26:	b29b      	uxth	r3, r3
 8000f28:	b2db      	uxtb	r3, r3
 8000f2a:	b29b      	uxth	r3, r3
 8000f2c:	4618      	mov	r0, r3
 8000f2e:	f7ff fe81 	bl	8000c34 <LCD_Write_Data>
	
}
 8000f32:	bf00      	nop
 8000f34:	370c      	adds	r7, #12
 8000f36:	46bd      	mov	sp, r7
 8000f38:	bd90      	pop	{r4, r7, pc}

08000f3a <LCD_FillColor>:


void LCD_FillColor ( uint32_t usPoint, uint16_t usColor )
{
 8000f3a:	b580      	push	{r7, lr}
 8000f3c:	b084      	sub	sp, #16
 8000f3e:	af00      	add	r7, sp, #0
 8000f40:	6078      	str	r0, [r7, #4]
 8000f42:	460b      	mov	r3, r1
 8000f44:	807b      	strh	r3, [r7, #2]
	uint32_t i = 0;
 8000f46:	2300      	movs	r3, #0
 8000f48:	60fb      	str	r3, [r7, #12]
	
	/* memory write */
	LCD_Write_Cmd ( CMD_SetPixel );	
 8000f4a:	202c      	movs	r0, #44	; 0x2c
 8000f4c:	f7ff fe64 	bl	8000c18 <LCD_Write_Cmd>
		
	for ( i = 0; i < usPoint; i ++ )
 8000f50:	2300      	movs	r3, #0
 8000f52:	60fb      	str	r3, [r7, #12]
 8000f54:	e006      	b.n	8000f64 <LCD_FillColor+0x2a>
		LCD_Write_Data ( usColor );
 8000f56:	887b      	ldrh	r3, [r7, #2]
 8000f58:	4618      	mov	r0, r3
 8000f5a:	f7ff fe6b 	bl	8000c34 <LCD_Write_Data>
	for ( i = 0; i < usPoint; i ++ )
 8000f5e:	68fb      	ldr	r3, [r7, #12]
 8000f60:	3301      	adds	r3, #1
 8000f62:	60fb      	str	r3, [r7, #12]
 8000f64:	68fa      	ldr	r2, [r7, #12]
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	429a      	cmp	r2, r3
 8000f6a:	d3f4      	bcc.n	8000f56 <LCD_FillColor+0x1c>
		
}
 8000f6c:	bf00      	nop
 8000f6e:	bf00      	nop
 8000f70:	3710      	adds	r7, #16
 8000f72:	46bd      	mov	sp, r7
 8000f74:	bd80      	pop	{r7, pc}

08000f76 <LCD_Clear>:




void LCD_Clear ( uint16_t usCOLUMN, uint16_t usPAGE, uint16_t usWidth, uint16_t usHeight, uint16_t usColor )
{
 8000f76:	b590      	push	{r4, r7, lr}
 8000f78:	b083      	sub	sp, #12
 8000f7a:	af00      	add	r7, sp, #0
 8000f7c:	4604      	mov	r4, r0
 8000f7e:	4608      	mov	r0, r1
 8000f80:	4611      	mov	r1, r2
 8000f82:	461a      	mov	r2, r3
 8000f84:	4623      	mov	r3, r4
 8000f86:	80fb      	strh	r3, [r7, #6]
 8000f88:	4603      	mov	r3, r0
 8000f8a:	80bb      	strh	r3, [r7, #4]
 8000f8c:	460b      	mov	r3, r1
 8000f8e:	807b      	strh	r3, [r7, #2]
 8000f90:	4613      	mov	r3, r2
 8000f92:	803b      	strh	r3, [r7, #0]
	LCD_OpenWindow ( usCOLUMN, usPAGE, usWidth, usHeight );
 8000f94:	883b      	ldrh	r3, [r7, #0]
 8000f96:	887a      	ldrh	r2, [r7, #2]
 8000f98:	88b9      	ldrh	r1, [r7, #4]
 8000f9a:	88f8      	ldrh	r0, [r7, #6]
 8000f9c:	f7ff ff74 	bl	8000e88 <LCD_OpenWindow>
	LCD_FillColor ( usWidth * usHeight, usColor );		
 8000fa0:	887b      	ldrh	r3, [r7, #2]
 8000fa2:	883a      	ldrh	r2, [r7, #0]
 8000fa4:	fb02 f303 	mul.w	r3, r2, r3
 8000fa8:	461a      	mov	r2, r3
 8000faa:	8b3b      	ldrh	r3, [r7, #24]
 8000fac:	4619      	mov	r1, r3
 8000fae:	4610      	mov	r0, r2
 8000fb0:	f7ff ffc3 	bl	8000f3a <LCD_FillColor>
	
}
 8000fb4:	bf00      	nop
 8000fb6:	370c      	adds	r7, #12
 8000fb8:	46bd      	mov	sp, r7
 8000fba:	bd90      	pop	{r4, r7, pc}

08000fbc <LCD_DrawChar>:
	
}   


void LCD_DrawChar ( uint16_t usC, uint16_t usP, const char cChar )
{
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	b084      	sub	sp, #16
 8000fc0:	af00      	add	r7, sp, #0
 8000fc2:	4603      	mov	r3, r0
 8000fc4:	80fb      	strh	r3, [r7, #6]
 8000fc6:	460b      	mov	r3, r1
 8000fc8:	80bb      	strh	r3, [r7, #4]
 8000fca:	4613      	mov	r3, r2
 8000fcc:	70fb      	strb	r3, [r7, #3]
	uint8_t ucTemp, ucRelativePositon, ucPage, ucColumn;

	
	ucRelativePositon = cChar - ' ';
 8000fce:	78fb      	ldrb	r3, [r7, #3]
 8000fd0:	3b20      	subs	r3, #32
 8000fd2:	733b      	strb	r3, [r7, #12]
	
	LCD_OpenWindow ( usC, usP, WIDTH_EN_CHAR, HEIGHT_EN_CHAR );
 8000fd4:	88b9      	ldrh	r1, [r7, #4]
 8000fd6:	88f8      	ldrh	r0, [r7, #6]
 8000fd8:	2310      	movs	r3, #16
 8000fda:	2208      	movs	r2, #8
 8000fdc:	f7ff ff54 	bl	8000e88 <LCD_OpenWindow>
	
	LCD_Write_Cmd ( CMD_SetPixel );	
 8000fe0:	202c      	movs	r0, #44	; 0x2c
 8000fe2:	f7ff fe19 	bl	8000c18 <LCD_Write_Cmd>
	
	for ( ucPage = 0; ucPage < HEIGHT_EN_CHAR; ucPage ++ )
 8000fe6:	2300      	movs	r3, #0
 8000fe8:	73bb      	strb	r3, [r7, #14]
 8000fea:	e023      	b.n	8001034 <LCD_DrawChar+0x78>
	{
		ucTemp = ucAscii_1608 [ ucRelativePositon ] [ ucPage ];
 8000fec:	7b3a      	ldrb	r2, [r7, #12]
 8000fee:	7bbb      	ldrb	r3, [r7, #14]
 8000ff0:	4914      	ldr	r1, [pc, #80]	; (8001044 <LCD_DrawChar+0x88>)
 8000ff2:	0112      	lsls	r2, r2, #4
 8000ff4:	440a      	add	r2, r1
 8000ff6:	4413      	add	r3, r2
 8000ff8:	781b      	ldrb	r3, [r3, #0]
 8000ffa:	73fb      	strb	r3, [r7, #15]
		
		for ( ucColumn = 0; ucColumn < WIDTH_EN_CHAR; ucColumn ++ )
 8000ffc:	2300      	movs	r3, #0
 8000ffe:	737b      	strb	r3, [r7, #13]
 8001000:	e012      	b.n	8001028 <LCD_DrawChar+0x6c>
		{
			if ( ucTemp & 0x01 )
 8001002:	7bfb      	ldrb	r3, [r7, #15]
 8001004:	f003 0301 	and.w	r3, r3, #1
 8001008:	2b00      	cmp	r3, #0
 800100a:	d003      	beq.n	8001014 <LCD_DrawChar+0x58>
				LCD_Write_Data ( 0x001F );
 800100c:	201f      	movs	r0, #31
 800100e:	f7ff fe11 	bl	8000c34 <LCD_Write_Data>
 8001012:	e003      	b.n	800101c <LCD_DrawChar+0x60>
			
			else
				LCD_Write_Data (  0xFFFF );								
 8001014:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8001018:	f7ff fe0c 	bl	8000c34 <LCD_Write_Data>
			
			ucTemp >>= 1;		
 800101c:	7bfb      	ldrb	r3, [r7, #15]
 800101e:	085b      	lsrs	r3, r3, #1
 8001020:	73fb      	strb	r3, [r7, #15]
		for ( ucColumn = 0; ucColumn < WIDTH_EN_CHAR; ucColumn ++ )
 8001022:	7b7b      	ldrb	r3, [r7, #13]
 8001024:	3301      	adds	r3, #1
 8001026:	737b      	strb	r3, [r7, #13]
 8001028:	7b7b      	ldrb	r3, [r7, #13]
 800102a:	2b07      	cmp	r3, #7
 800102c:	d9e9      	bls.n	8001002 <LCD_DrawChar+0x46>
	for ( ucPage = 0; ucPage < HEIGHT_EN_CHAR; ucPage ++ )
 800102e:	7bbb      	ldrb	r3, [r7, #14]
 8001030:	3301      	adds	r3, #1
 8001032:	73bb      	strb	r3, [r7, #14]
 8001034:	7bbb      	ldrb	r3, [r7, #14]
 8001036:	2b0f      	cmp	r3, #15
 8001038:	d9d8      	bls.n	8000fec <LCD_DrawChar+0x30>
			
		}
		
	}
	
}
 800103a:	bf00      	nop
 800103c:	bf00      	nop
 800103e:	3710      	adds	r7, #16
 8001040:	46bd      	mov	sp, r7
 8001042:	bd80      	pop	{r7, pc}
 8001044:	08007848 	.word	0x08007848

08001048 <LCD_DrawString>:




void LCD_DrawString ( uint16_t usC, uint16_t usP, const char * pStr )
{
 8001048:	b580      	push	{r7, lr}
 800104a:	b082      	sub	sp, #8
 800104c:	af00      	add	r7, sp, #0
 800104e:	4603      	mov	r3, r0
 8001050:	603a      	str	r2, [r7, #0]
 8001052:	80fb      	strh	r3, [r7, #6]
 8001054:	460b      	mov	r3, r1
 8001056:	80bb      	strh	r3, [r7, #4]
	while ( * pStr != '\0' )
 8001058:	e01c      	b.n	8001094 <LCD_DrawString+0x4c>
	{
		if ( ( usC - LCD_DispWindow_Start_COLUMN + WIDTH_EN_CHAR ) > LCD_DispWindow_COLUMN )
 800105a:	88fb      	ldrh	r3, [r7, #6]
 800105c:	2be8      	cmp	r3, #232	; 0xe8
 800105e:	d904      	bls.n	800106a <LCD_DrawString+0x22>
		{
			usC = LCD_DispWindow_Start_COLUMN;
 8001060:	2300      	movs	r3, #0
 8001062:	80fb      	strh	r3, [r7, #6]
			usP += HEIGHT_EN_CHAR;
 8001064:	88bb      	ldrh	r3, [r7, #4]
 8001066:	3310      	adds	r3, #16
 8001068:	80bb      	strh	r3, [r7, #4]
		}
		
		if ( ( usP - LCD_DispWindow_Start_PAGE + HEIGHT_EN_CHAR ) > LCD_DispWindow_PAGE )
 800106a:	88bb      	ldrh	r3, [r7, #4]
 800106c:	f5b3 7f98 	cmp.w	r3, #304	; 0x130
 8001070:	d903      	bls.n	800107a <LCD_DrawString+0x32>
		{
			usC = LCD_DispWindow_Start_COLUMN;
 8001072:	2300      	movs	r3, #0
 8001074:	80fb      	strh	r3, [r7, #6]
			usP = LCD_DispWindow_Start_PAGE;
 8001076:	2300      	movs	r3, #0
 8001078:	80bb      	strh	r3, [r7, #4]
		}
		
		LCD_DrawChar ( usC, usP, * pStr );
 800107a:	683b      	ldr	r3, [r7, #0]
 800107c:	781a      	ldrb	r2, [r3, #0]
 800107e:	88b9      	ldrh	r1, [r7, #4]
 8001080:	88fb      	ldrh	r3, [r7, #6]
 8001082:	4618      	mov	r0, r3
 8001084:	f7ff ff9a 	bl	8000fbc <LCD_DrawChar>
		
		pStr ++;
 8001088:	683b      	ldr	r3, [r7, #0]
 800108a:	3301      	adds	r3, #1
 800108c:	603b      	str	r3, [r7, #0]
		
		usC += WIDTH_EN_CHAR;
 800108e:	88fb      	ldrh	r3, [r7, #6]
 8001090:	3308      	adds	r3, #8
 8001092:	80fb      	strh	r3, [r7, #6]
	while ( * pStr != '\0' )
 8001094:	683b      	ldr	r3, [r7, #0]
 8001096:	781b      	ldrb	r3, [r3, #0]
 8001098:	2b00      	cmp	r3, #0
 800109a:	d1de      	bne.n	800105a <LCD_DrawString+0x12>
		
	}
	
}
 800109c:	bf00      	nop
 800109e:	bf00      	nop
 80010a0:	3708      	adds	r7, #8
 80010a2:	46bd      	mov	sp, r7
 80010a4:	bd80      	pop	{r7, pc}
	...

080010a8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80010a8:	b5b0      	push	{r4, r5, r7, lr}
 80010aa:	b08e      	sub	sp, #56	; 0x38
 80010ac:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80010ae:	f000 ff21 	bl	8001ef4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80010b2:	f000 facf 	bl	8001654 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80010b6:	f000 fbd5 	bl	8001864 <MX_GPIO_Init>
  MX_ADC1_Init();
 80010ba:	f000 fb29 	bl	8001710 <MX_ADC1_Init>
  MX_FSMC_Init();
 80010be:	f000 fc75 	bl	80019ac <MX_FSMC_Init>
  MX_ADC2_Init();
 80010c2:	f000 fb63 	bl	800178c <MX_ADC2_Init>
  MX_I2C2_Init();
 80010c6:	f000 fb9f 	bl	8001808 <MX_I2C2_Init>
  /* USER CODE BEGIN 2 */
  // initialize lcd
  LCD_INIT();
 80010ca:	f7ff fd5a 	bl	8000b82 <LCD_INIT>
  // initialize hmc device
  uint8_t cra = 0x70;
 80010ce:	2370      	movs	r3, #112	; 0x70
 80010d0:	74bb      	strb	r3, [r7, #18]
  uint8_t crb = 0x20;
 80010d2:	2320      	movs	r3, #32
 80010d4:	747b      	strb	r3, [r7, #17]
  uint8_t device_address = 0x1E<<1; // target must be shifted to left for hal i2c parameter, will be 0x3c
 80010d6:	233c      	movs	r3, #60	; 0x3c
 80010d8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  // 1. Write CRA (00) – send 0x3C 0x00 0x70 (8-average, 15 Hz default or any other rate, normal measurement
  HAL_I2C_Mem_Write(&hi2c2,device_address,0x00,1,&cra,1,100);
 80010dc:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80010e0:	b299      	uxth	r1, r3
 80010e2:	2364      	movs	r3, #100	; 0x64
 80010e4:	9302      	str	r3, [sp, #8]
 80010e6:	2301      	movs	r3, #1
 80010e8:	9301      	str	r3, [sp, #4]
 80010ea:	f107 0312 	add.w	r3, r7, #18
 80010ee:	9300      	str	r3, [sp, #0]
 80010f0:	2301      	movs	r3, #1
 80010f2:	2200      	movs	r2, #0
 80010f4:	48b2      	ldr	r0, [pc, #712]	; (80013c0 <main+0x318>)
 80010f6:	f001 fd7b 	bl	8002bf0 <HAL_I2C_Mem_Write>
  // 2. Write CRB (01) – send 0x3C 0x01 0xA0 (Gain=5, or any other desired gain)
  HAL_I2C_Mem_Write(&hi2c2,device_address,0x01,1,&crb,1,100);
 80010fa:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80010fe:	b299      	uxth	r1, r3
 8001100:	2364      	movs	r3, #100	; 0x64
 8001102:	9302      	str	r3, [sp, #8]
 8001104:	2301      	movs	r3, #1
 8001106:	9301      	str	r3, [sp, #4]
 8001108:	f107 0311 	add.w	r3, r7, #17
 800110c:	9300      	str	r3, [sp, #0]
 800110e:	2301      	movs	r3, #1
 8001110:	2201      	movs	r2, #1
 8001112:	48ab      	ldr	r0, [pc, #684]	; (80013c0 <main+0x318>)
 8001114:	f001 fd6c 	bl	8002bf0 <HAL_I2C_Mem_Write>
  LCD_DrawString(5, 30, "Angle: ");
 8001118:	4aaa      	ldr	r2, [pc, #680]	; (80013c4 <main+0x31c>)
 800111a:	211e      	movs	r1, #30
 800111c:	2005      	movs	r0, #5
 800111e:	f7ff ff93 	bl	8001048 <LCD_DrawString>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  // single measurement mode is  0x01
	  uint8_t mode = 0x01;
 8001122:	2301      	movs	r3, #1
 8001124:	743b      	strb	r3, [r7, #16]
	  HAL_I2C_Mem_Write(&hi2c2,device_address,0x02,1,&mode,1,100);
 8001126:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800112a:	b299      	uxth	r1, r3
 800112c:	2364      	movs	r3, #100	; 0x64
 800112e:	9302      	str	r3, [sp, #8]
 8001130:	2301      	movs	r3, #1
 8001132:	9301      	str	r3, [sp, #4]
 8001134:	f107 0310 	add.w	r3, r7, #16
 8001138:	9300      	str	r3, [sp, #0]
 800113a:	2301      	movs	r3, #1
 800113c:	2202      	movs	r2, #2
 800113e:	48a0      	ldr	r0, [pc, #640]	; (80013c0 <main+0x318>)
 8001140:	f001 fd56 	bl	8002bf0 <HAL_I2C_Mem_Write>
	  // wait at least 6 ms
	  HAL_Delay(30);
 8001144:	201e      	movs	r0, #30
 8001146:	f000 ff37 	bl	8001fb8 <HAL_Delay>
	  // initialize variables
	  double initial_angle=0;
 800114a:	f04f 0200 	mov.w	r2, #0
 800114e:	f04f 0300 	mov.w	r3, #0
 8001152:	e9c7 2306 	strd	r2, r3, [r7, #24]
	  int final_angle;
	  // make sure to use signed as it returns 2s complement
	  int16_t x=0;
 8001156:	2300      	movs	r3, #0
 8001158:	82fb      	strh	r3, [r7, #22]
	  int16_t y=0;
 800115a:	2300      	movs	r3, #0
 800115c:	82bb      	strh	r3, [r7, #20]
//	  int16_t z=0;
//	  uint8_t x_lsb=0;
//	  uint8_t x_msb=0;
//	  uint8_t y_lsb=0;
//	  uint8_t y_msb=0;
	  uint8_t data[6]={0}; //buffer for data, [0] is x msb, [1] is x lsb, [4] is y msb, [5] is y lsb
 800115e:	2300      	movs	r3, #0
 8001160:	60bb      	str	r3, [r7, #8]
 8001162:	2300      	movs	r3, #0
 8001164:	81bb      	strh	r3, [r7, #12]

	  // read starting from memory register 0x03, read next 6 bytes and store into data buffer
	  // 0x03 - X MSB, 0x04 X LSB, 0x05 Z MSB, 0x06 Z LSB, 0x07 Y MSB, 0x08 Y LSB.
	  HAL_I2C_Mem_Read(&hi2c2, device_address,0x03,1,data,6,100);
 8001166:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800116a:	b299      	uxth	r1, r3
 800116c:	2364      	movs	r3, #100	; 0x64
 800116e:	9302      	str	r3, [sp, #8]
 8001170:	2306      	movs	r3, #6
 8001172:	9301      	str	r3, [sp, #4]
 8001174:	f107 0308 	add.w	r3, r7, #8
 8001178:	9300      	str	r3, [sp, #0]
 800117a:	2301      	movs	r3, #1
 800117c:	2203      	movs	r2, #3
 800117e:	4890      	ldr	r0, [pc, #576]	; (80013c0 <main+0x318>)
 8001180:	f001 fe30 	bl	8002de4 <HAL_I2C_Mem_Read>
//	  HAL_I2C_Mem_Read(&hi2c2, device_address,0x04,1,&x_lsb,1,100);
//	  HAL_I2C_Mem_Read(&hi2c2, device_address,0x07,1,&y_msb,1,100);
//	  HAL_I2C_Mem_Read(&hi2c2, device_address,0x08,1,&y_lsb,1,100);

	  // get x and y msb and lsb and combine them to create 16 bit integer, so shift msb by 8 bits to left
	  x = (data[0]<<8 | data[1]);
 8001184:	7a3b      	ldrb	r3, [r7, #8]
 8001186:	021b      	lsls	r3, r3, #8
 8001188:	b21a      	sxth	r2, r3
 800118a:	7a7b      	ldrb	r3, [r7, #9]
 800118c:	b21b      	sxth	r3, r3
 800118e:	4313      	orrs	r3, r2
 8001190:	82fb      	strh	r3, [r7, #22]
	  y = (data[4]<<8|data[5]);
 8001192:	7b3b      	ldrb	r3, [r7, #12]
 8001194:	021b      	lsls	r3, r3, #8
 8001196:	b21a      	sxth	r2, r3
 8001198:	7b7b      	ldrb	r3, [r7, #13]
 800119a:	b21b      	sxth	r3, r3
 800119c:	4313      	orrs	r3, r2
 800119e:	82bb      	strh	r3, [r7, #20]
	  y+=500; // was getting weird large negative value, might change in a different environment
 80011a0:	8abb      	ldrh	r3, [r7, #20]
 80011a2:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 80011a6:	b29b      	uxth	r3, r3
 80011a8:	82bb      	strh	r3, [r7, #20]
//	  z = (data[2]<<8|data[3]);

	  // convert from x and y values to angle
	  initial_angle = atan2(y,x);
 80011aa:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80011ae:	4618      	mov	r0, r3
 80011b0:	f7ff f994 	bl	80004dc <__aeabi_i2d>
 80011b4:	4604      	mov	r4, r0
 80011b6:	460d      	mov	r5, r1
 80011b8:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80011bc:	4618      	mov	r0, r3
 80011be:	f7ff f98d 	bl	80004dc <__aeabi_i2d>
 80011c2:	4602      	mov	r2, r0
 80011c4:	460b      	mov	r3, r1
 80011c6:	4620      	mov	r0, r4
 80011c8:	4629      	mov	r1, r5
 80011ca:	f006 f8b7 	bl	800733c <atan2>
 80011ce:	e9c7 0106 	strd	r0, r1, [r7, #24]
	  initial_angle = (initial_angle*180)/3.14159;
 80011d2:	f04f 0200 	mov.w	r2, #0
 80011d6:	4b7c      	ldr	r3, [pc, #496]	; (80013c8 <main+0x320>)
 80011d8:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80011dc:	f7ff f9e8 	bl	80005b0 <__aeabi_dmul>
 80011e0:	4602      	mov	r2, r0
 80011e2:	460b      	mov	r3, r1
 80011e4:	4610      	mov	r0, r2
 80011e6:	4619      	mov	r1, r3
 80011e8:	a373      	add	r3, pc, #460	; (adr r3, 80013b8 <main+0x310>)
 80011ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011ee:	f7ff fb09 	bl	8000804 <__aeabi_ddiv>
 80011f2:	4602      	mov	r2, r0
 80011f4:	460b      	mov	r3, r1
 80011f6:	e9c7 2306 	strd	r2, r3, [r7, #24]
	  if(initial_angle>0)
 80011fa:	f04f 0200 	mov.w	r2, #0
 80011fe:	f04f 0300 	mov.w	r3, #0
 8001202:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001206:	f7ff fc63 	bl	8000ad0 <__aeabi_dcmpgt>
 800120a:	4603      	mov	r3, r0
 800120c:	2b00      	cmp	r3, #0
 800120e:	d006      	beq.n	800121e <main+0x176>
	  {
		  final_angle = (int)initial_angle;
 8001210:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001214:	f7ff fc7c 	bl	8000b10 <__aeabi_d2iz>
 8001218:	4603      	mov	r3, r0
 800121a:	627b      	str	r3, [r7, #36]	; 0x24
 800121c:	e00e      	b.n	800123c <main+0x194>
	  }
	  else
	  {
		  final_angle = (int)(initial_angle+360); // if negative add 360
 800121e:	f04f 0200 	mov.w	r2, #0
 8001222:	4b6a      	ldr	r3, [pc, #424]	; (80013cc <main+0x324>)
 8001224:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001228:	f7ff f80c 	bl	8000244 <__adddf3>
 800122c:	4602      	mov	r2, r0
 800122e:	460b      	mov	r3, r1
 8001230:	4610      	mov	r0, r2
 8001232:	4619      	mov	r1, r3
 8001234:	f7ff fc6c 	bl	8000b10 <__aeabi_d2iz>
 8001238:	4603      	mov	r3, r0
 800123a:	627b      	str	r3, [r7, #36]	; 0x24
	  }

	  // print to lcd
	  char str[4];
	  	if(final_angle<10)
 800123c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800123e:	2b09      	cmp	r3, #9
 8001240:	dc06      	bgt.n	8001250 <main+0x1a8>
	  	{
	  		sprintf(str, "00%d", final_angle);
 8001242:	1d3b      	adds	r3, r7, #4
 8001244:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001246:	4962      	ldr	r1, [pc, #392]	; (80013d0 <main+0x328>)
 8001248:	4618      	mov	r0, r3
 800124a:	f003 fe0d 	bl	8004e68 <siprintf>
 800124e:	e019      	b.n	8001284 <main+0x1dc>
	  	}
	  	else if(final_angle>=10 && final_angle<100)
 8001250:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001252:	2b09      	cmp	r3, #9
 8001254:	dd09      	ble.n	800126a <main+0x1c2>
 8001256:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001258:	2b63      	cmp	r3, #99	; 0x63
 800125a:	dc06      	bgt.n	800126a <main+0x1c2>
	  	{
	  		sprintf(str, "0%d", final_angle);
 800125c:	1d3b      	adds	r3, r7, #4
 800125e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001260:	495c      	ldr	r1, [pc, #368]	; (80013d4 <main+0x32c>)
 8001262:	4618      	mov	r0, r3
 8001264:	f003 fe00 	bl	8004e68 <siprintf>
 8001268:	e00c      	b.n	8001284 <main+0x1dc>
	  	}
	  	else if(final_angle>=100 && final_angle<1000)
 800126a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800126c:	2b63      	cmp	r3, #99	; 0x63
 800126e:	dd09      	ble.n	8001284 <main+0x1dc>
 8001270:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001272:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001276:	da05      	bge.n	8001284 <main+0x1dc>
	  	{
	  		sprintf(str, "%d", final_angle);
 8001278:	1d3b      	adds	r3, r7, #4
 800127a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800127c:	4956      	ldr	r1, [pc, #344]	; (80013d8 <main+0x330>)
 800127e:	4618      	mov	r0, r3
 8001280:	f003 fdf2 	bl	8004e68 <siprintf>
	  	}
	  	LCD_DrawString(50,30,str);
 8001284:	1d3b      	adds	r3, r7, #4
 8001286:	461a      	mov	r2, r3
 8001288:	211e      	movs	r1, #30
 800128a:	2032      	movs	r0, #50	; 0x32
 800128c:	f7ff fedc 	bl	8001048 <LCD_DrawString>
	  	HAL_Delay(20);
 8001290:	2014      	movs	r0, #20
 8001292:	f000 fe91 	bl	8001fb8 <HAL_Delay>

	  	// display last digit of angle to 7 segment led
	  	uint8_t last_digit = final_angle%10;
 8001296:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001298:	4b50      	ldr	r3, [pc, #320]	; (80013dc <main+0x334>)
 800129a:	fb83 1302 	smull	r1, r3, r3, r2
 800129e:	1099      	asrs	r1, r3, #2
 80012a0:	17d3      	asrs	r3, r2, #31
 80012a2:	1ac9      	subs	r1, r1, r3
 80012a4:	460b      	mov	r3, r1
 80012a6:	009b      	lsls	r3, r3, #2
 80012a8:	440b      	add	r3, r1
 80012aa:	005b      	lsls	r3, r3, #1
 80012ac:	1ad1      	subs	r1, r2, r3
 80012ae:	460b      	mov	r3, r1
 80012b0:	74fb      	strb	r3, [r7, #19]
	  	if(last_digit == 0)
 80012b2:	7cfb      	ldrb	r3, [r7, #19]
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	d127      	bne.n	8001308 <main+0x260>
	  	{
	  		//turn off pin set g, which is PB14
			HAL_GPIO_WritePin(GPIOB,GPIO_PIN_12,GPIO_PIN_RESET);
 80012b8:	2200      	movs	r2, #0
 80012ba:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80012be:	4848      	ldr	r0, [pc, #288]	; (80013e0 <main+0x338>)
 80012c0:	f001 fb3a 	bl	8002938 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB,GPIO_PIN_13,GPIO_PIN_RESET);
 80012c4:	2200      	movs	r2, #0
 80012c6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80012ca:	4845      	ldr	r0, [pc, #276]	; (80013e0 <main+0x338>)
 80012cc:	f001 fb34 	bl	8002938 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB,GPIO_PIN_14,GPIO_PIN_SET);
 80012d0:	2201      	movs	r2, #1
 80012d2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80012d6:	4842      	ldr	r0, [pc, #264]	; (80013e0 <main+0x338>)
 80012d8:	f001 fb2e 	bl	8002938 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB,GPIO_PIN_15,GPIO_PIN_RESET);
 80012dc:	2200      	movs	r2, #0
 80012de:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80012e2:	483f      	ldr	r0, [pc, #252]	; (80013e0 <main+0x338>)
 80012e4:	f001 fb28 	bl	8002938 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA,GPIO_PIN_4,GPIO_PIN_RESET);
 80012e8:	2200      	movs	r2, #0
 80012ea:	2110      	movs	r1, #16
 80012ec:	483d      	ldr	r0, [pc, #244]	; (80013e4 <main+0x33c>)
 80012ee:	f001 fb23 	bl	8002938 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOE,GPIO_PIN_5,GPIO_PIN_RESET);
 80012f2:	2200      	movs	r2, #0
 80012f4:	2120      	movs	r1, #32
 80012f6:	483c      	ldr	r0, [pc, #240]	; (80013e8 <main+0x340>)
 80012f8:	f001 fb1e 	bl	8002938 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOE,GPIO_PIN_6,GPIO_PIN_RESET);
 80012fc:	2200      	movs	r2, #0
 80012fe:	2140      	movs	r1, #64	; 0x40
 8001300:	4839      	ldr	r0, [pc, #228]	; (80013e8 <main+0x340>)
 8001302:	f001 fb19 	bl	8002938 <HAL_GPIO_WritePin>
 8001306:	e70c      	b.n	8001122 <main+0x7a>
	  	}
	  	else if(last_digit==1)
 8001308:	7cfb      	ldrb	r3, [r7, #19]
 800130a:	2b01      	cmp	r3, #1
 800130c:	d127      	bne.n	800135e <main+0x2b6>
	  	{
	  		// turn off a,f,g,e,d corresponding to b13,b12,b14,a4,e5
			HAL_GPIO_WritePin(GPIOB,GPIO_PIN_12,GPIO_PIN_SET);
 800130e:	2201      	movs	r2, #1
 8001310:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001314:	4832      	ldr	r0, [pc, #200]	; (80013e0 <main+0x338>)
 8001316:	f001 fb0f 	bl	8002938 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB,GPIO_PIN_13,GPIO_PIN_SET);
 800131a:	2201      	movs	r2, #1
 800131c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001320:	482f      	ldr	r0, [pc, #188]	; (80013e0 <main+0x338>)
 8001322:	f001 fb09 	bl	8002938 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB,GPIO_PIN_14,GPIO_PIN_SET);
 8001326:	2201      	movs	r2, #1
 8001328:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800132c:	482c      	ldr	r0, [pc, #176]	; (80013e0 <main+0x338>)
 800132e:	f001 fb03 	bl	8002938 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB,GPIO_PIN_15,GPIO_PIN_RESET);
 8001332:	2200      	movs	r2, #0
 8001334:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001338:	4829      	ldr	r0, [pc, #164]	; (80013e0 <main+0x338>)
 800133a:	f001 fafd 	bl	8002938 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA,GPIO_PIN_4,GPIO_PIN_SET);
 800133e:	2201      	movs	r2, #1
 8001340:	2110      	movs	r1, #16
 8001342:	4828      	ldr	r0, [pc, #160]	; (80013e4 <main+0x33c>)
 8001344:	f001 faf8 	bl	8002938 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOE,GPIO_PIN_5,GPIO_PIN_SET);
 8001348:	2201      	movs	r2, #1
 800134a:	2120      	movs	r1, #32
 800134c:	4826      	ldr	r0, [pc, #152]	; (80013e8 <main+0x340>)
 800134e:	f001 faf3 	bl	8002938 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOE,GPIO_PIN_6,GPIO_PIN_RESET);
 8001352:	2200      	movs	r2, #0
 8001354:	2140      	movs	r1, #64	; 0x40
 8001356:	4824      	ldr	r0, [pc, #144]	; (80013e8 <main+0x340>)
 8001358:	f001 faee 	bl	8002938 <HAL_GPIO_WritePin>
 800135c:	e6e1      	b.n	8001122 <main+0x7a>
	  	}
	  	else if(last_digit==2)
 800135e:	7cfb      	ldrb	r3, [r7, #19]
 8001360:	2b02      	cmp	r3, #2
 8001362:	d143      	bne.n	80013ec <main+0x344>
	  	{
	  		// turn off f,c, corresponding to b12 and e6
			HAL_GPIO_WritePin(GPIOB,GPIO_PIN_12,GPIO_PIN_SET);
 8001364:	2201      	movs	r2, #1
 8001366:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800136a:	481d      	ldr	r0, [pc, #116]	; (80013e0 <main+0x338>)
 800136c:	f001 fae4 	bl	8002938 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB,GPIO_PIN_13,GPIO_PIN_RESET);
 8001370:	2200      	movs	r2, #0
 8001372:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001376:	481a      	ldr	r0, [pc, #104]	; (80013e0 <main+0x338>)
 8001378:	f001 fade 	bl	8002938 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB,GPIO_PIN_14,GPIO_PIN_RESET);
 800137c:	2200      	movs	r2, #0
 800137e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001382:	4817      	ldr	r0, [pc, #92]	; (80013e0 <main+0x338>)
 8001384:	f001 fad8 	bl	8002938 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB,GPIO_PIN_15,GPIO_PIN_RESET);
 8001388:	2200      	movs	r2, #0
 800138a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800138e:	4814      	ldr	r0, [pc, #80]	; (80013e0 <main+0x338>)
 8001390:	f001 fad2 	bl	8002938 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA,GPIO_PIN_4,GPIO_PIN_RESET);
 8001394:	2200      	movs	r2, #0
 8001396:	2110      	movs	r1, #16
 8001398:	4812      	ldr	r0, [pc, #72]	; (80013e4 <main+0x33c>)
 800139a:	f001 facd 	bl	8002938 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOE,GPIO_PIN_5,GPIO_PIN_RESET);
 800139e:	2200      	movs	r2, #0
 80013a0:	2120      	movs	r1, #32
 80013a2:	4811      	ldr	r0, [pc, #68]	; (80013e8 <main+0x340>)
 80013a4:	f001 fac8 	bl	8002938 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOE,GPIO_PIN_6,GPIO_PIN_SET);
 80013a8:	2201      	movs	r2, #1
 80013aa:	2140      	movs	r1, #64	; 0x40
 80013ac:	480e      	ldr	r0, [pc, #56]	; (80013e8 <main+0x340>)
 80013ae:	f001 fac3 	bl	8002938 <HAL_GPIO_WritePin>
 80013b2:	e6b6      	b.n	8001122 <main+0x7a>
 80013b4:	f3af 8000 	nop.w
 80013b8:	f01b866e 	.word	0xf01b866e
 80013bc:	400921f9 	.word	0x400921f9
 80013c0:	20000258 	.word	0x20000258
 80013c4:	08007820 	.word	0x08007820
 80013c8:	40668000 	.word	0x40668000
 80013cc:	40768000 	.word	0x40768000
 80013d0:	08007828 	.word	0x08007828
 80013d4:	08007830 	.word	0x08007830
 80013d8:	08007834 	.word	0x08007834
 80013dc:	66666667 	.word	0x66666667
 80013e0:	40010c00 	.word	0x40010c00
 80013e4:	40010800 	.word	0x40010800
 80013e8:	40011800 	.word	0x40011800
	  	}
	  	else if(last_digit==3)
 80013ec:	7cfb      	ldrb	r3, [r7, #19]
 80013ee:	2b03      	cmp	r3, #3
 80013f0:	d127      	bne.n	8001442 <main+0x39a>
	  	{
	  		// turn off e,f, corresponding to a4, b12
			HAL_GPIO_WritePin(GPIOB,GPIO_PIN_12,GPIO_PIN_SET);
 80013f2:	2201      	movs	r2, #1
 80013f4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80013f8:	4893      	ldr	r0, [pc, #588]	; (8001648 <main+0x5a0>)
 80013fa:	f001 fa9d 	bl	8002938 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB,GPIO_PIN_13,GPIO_PIN_RESET);
 80013fe:	2200      	movs	r2, #0
 8001400:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001404:	4890      	ldr	r0, [pc, #576]	; (8001648 <main+0x5a0>)
 8001406:	f001 fa97 	bl	8002938 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB,GPIO_PIN_14,GPIO_PIN_RESET);
 800140a:	2200      	movs	r2, #0
 800140c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001410:	488d      	ldr	r0, [pc, #564]	; (8001648 <main+0x5a0>)
 8001412:	f001 fa91 	bl	8002938 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB,GPIO_PIN_15,GPIO_PIN_RESET);
 8001416:	2200      	movs	r2, #0
 8001418:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800141c:	488a      	ldr	r0, [pc, #552]	; (8001648 <main+0x5a0>)
 800141e:	f001 fa8b 	bl	8002938 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA,GPIO_PIN_4,GPIO_PIN_SET);
 8001422:	2201      	movs	r2, #1
 8001424:	2110      	movs	r1, #16
 8001426:	4889      	ldr	r0, [pc, #548]	; (800164c <main+0x5a4>)
 8001428:	f001 fa86 	bl	8002938 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOE,GPIO_PIN_5,GPIO_PIN_RESET);
 800142c:	2200      	movs	r2, #0
 800142e:	2120      	movs	r1, #32
 8001430:	4887      	ldr	r0, [pc, #540]	; (8001650 <main+0x5a8>)
 8001432:	f001 fa81 	bl	8002938 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOE,GPIO_PIN_6,GPIO_PIN_RESET);
 8001436:	2200      	movs	r2, #0
 8001438:	2140      	movs	r1, #64	; 0x40
 800143a:	4885      	ldr	r0, [pc, #532]	; (8001650 <main+0x5a8>)
 800143c:	f001 fa7c 	bl	8002938 <HAL_GPIO_WritePin>
 8001440:	e66f      	b.n	8001122 <main+0x7a>
	  	}
	  	else if(last_digit==4)
 8001442:	7cfb      	ldrb	r3, [r7, #19]
 8001444:	2b04      	cmp	r3, #4
 8001446:	d127      	bne.n	8001498 <main+0x3f0>
	  	{
	  		// turn off a,d,e, corresponding to b13, e5, a4
			HAL_GPIO_WritePin(GPIOB,GPIO_PIN_12,GPIO_PIN_RESET);
 8001448:	2200      	movs	r2, #0
 800144a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800144e:	487e      	ldr	r0, [pc, #504]	; (8001648 <main+0x5a0>)
 8001450:	f001 fa72 	bl	8002938 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB,GPIO_PIN_13,GPIO_PIN_SET);
 8001454:	2201      	movs	r2, #1
 8001456:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800145a:	487b      	ldr	r0, [pc, #492]	; (8001648 <main+0x5a0>)
 800145c:	f001 fa6c 	bl	8002938 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB,GPIO_PIN_14,GPIO_PIN_RESET);
 8001460:	2200      	movs	r2, #0
 8001462:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001466:	4878      	ldr	r0, [pc, #480]	; (8001648 <main+0x5a0>)
 8001468:	f001 fa66 	bl	8002938 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB,GPIO_PIN_15,GPIO_PIN_RESET);
 800146c:	2200      	movs	r2, #0
 800146e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001472:	4875      	ldr	r0, [pc, #468]	; (8001648 <main+0x5a0>)
 8001474:	f001 fa60 	bl	8002938 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA,GPIO_PIN_4,GPIO_PIN_SET);
 8001478:	2201      	movs	r2, #1
 800147a:	2110      	movs	r1, #16
 800147c:	4873      	ldr	r0, [pc, #460]	; (800164c <main+0x5a4>)
 800147e:	f001 fa5b 	bl	8002938 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOE,GPIO_PIN_5,GPIO_PIN_SET);
 8001482:	2201      	movs	r2, #1
 8001484:	2120      	movs	r1, #32
 8001486:	4872      	ldr	r0, [pc, #456]	; (8001650 <main+0x5a8>)
 8001488:	f001 fa56 	bl	8002938 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOE,GPIO_PIN_6,GPIO_PIN_RESET);
 800148c:	2200      	movs	r2, #0
 800148e:	2140      	movs	r1, #64	; 0x40
 8001490:	486f      	ldr	r0, [pc, #444]	; (8001650 <main+0x5a8>)
 8001492:	f001 fa51 	bl	8002938 <HAL_GPIO_WritePin>
 8001496:	e644      	b.n	8001122 <main+0x7a>
	  	}
	  	else if(last_digit==5)
 8001498:	7cfb      	ldrb	r3, [r7, #19]
 800149a:	2b05      	cmp	r3, #5
 800149c:	d127      	bne.n	80014ee <main+0x446>
	  	{
	  		// turn off b,e, corresponding to a4, b15
			HAL_GPIO_WritePin(GPIOB,GPIO_PIN_12,GPIO_PIN_RESET);
 800149e:	2200      	movs	r2, #0
 80014a0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80014a4:	4868      	ldr	r0, [pc, #416]	; (8001648 <main+0x5a0>)
 80014a6:	f001 fa47 	bl	8002938 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB,GPIO_PIN_13,GPIO_PIN_RESET);
 80014aa:	2200      	movs	r2, #0
 80014ac:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80014b0:	4865      	ldr	r0, [pc, #404]	; (8001648 <main+0x5a0>)
 80014b2:	f001 fa41 	bl	8002938 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB,GPIO_PIN_14,GPIO_PIN_RESET);
 80014b6:	2200      	movs	r2, #0
 80014b8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80014bc:	4862      	ldr	r0, [pc, #392]	; (8001648 <main+0x5a0>)
 80014be:	f001 fa3b 	bl	8002938 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB,GPIO_PIN_15,GPIO_PIN_SET);
 80014c2:	2201      	movs	r2, #1
 80014c4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80014c8:	485f      	ldr	r0, [pc, #380]	; (8001648 <main+0x5a0>)
 80014ca:	f001 fa35 	bl	8002938 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA,GPIO_PIN_4,GPIO_PIN_SET);
 80014ce:	2201      	movs	r2, #1
 80014d0:	2110      	movs	r1, #16
 80014d2:	485e      	ldr	r0, [pc, #376]	; (800164c <main+0x5a4>)
 80014d4:	f001 fa30 	bl	8002938 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOE,GPIO_PIN_5,GPIO_PIN_RESET);
 80014d8:	2200      	movs	r2, #0
 80014da:	2120      	movs	r1, #32
 80014dc:	485c      	ldr	r0, [pc, #368]	; (8001650 <main+0x5a8>)
 80014de:	f001 fa2b 	bl	8002938 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOE,GPIO_PIN_6,GPIO_PIN_RESET);
 80014e2:	2200      	movs	r2, #0
 80014e4:	2140      	movs	r1, #64	; 0x40
 80014e6:	485a      	ldr	r0, [pc, #360]	; (8001650 <main+0x5a8>)
 80014e8:	f001 fa26 	bl	8002938 <HAL_GPIO_WritePin>
 80014ec:	e619      	b.n	8001122 <main+0x7a>
	  	}
	  	else if(last_digit==6)
 80014ee:	7cfb      	ldrb	r3, [r7, #19]
 80014f0:	2b06      	cmp	r3, #6
 80014f2:	d127      	bne.n	8001544 <main+0x49c>
	  	{
	  		// turn off b, corresponding to b15
			HAL_GPIO_WritePin(GPIOB,GPIO_PIN_12,GPIO_PIN_RESET);
 80014f4:	2200      	movs	r2, #0
 80014f6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80014fa:	4853      	ldr	r0, [pc, #332]	; (8001648 <main+0x5a0>)
 80014fc:	f001 fa1c 	bl	8002938 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB,GPIO_PIN_13,GPIO_PIN_RESET);
 8001500:	2200      	movs	r2, #0
 8001502:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001506:	4850      	ldr	r0, [pc, #320]	; (8001648 <main+0x5a0>)
 8001508:	f001 fa16 	bl	8002938 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB,GPIO_PIN_14,GPIO_PIN_RESET);
 800150c:	2200      	movs	r2, #0
 800150e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001512:	484d      	ldr	r0, [pc, #308]	; (8001648 <main+0x5a0>)
 8001514:	f001 fa10 	bl	8002938 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB,GPIO_PIN_15,GPIO_PIN_SET);
 8001518:	2201      	movs	r2, #1
 800151a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800151e:	484a      	ldr	r0, [pc, #296]	; (8001648 <main+0x5a0>)
 8001520:	f001 fa0a 	bl	8002938 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA,GPIO_PIN_4,GPIO_PIN_RESET);
 8001524:	2200      	movs	r2, #0
 8001526:	2110      	movs	r1, #16
 8001528:	4848      	ldr	r0, [pc, #288]	; (800164c <main+0x5a4>)
 800152a:	f001 fa05 	bl	8002938 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOE,GPIO_PIN_5,GPIO_PIN_RESET);
 800152e:	2200      	movs	r2, #0
 8001530:	2120      	movs	r1, #32
 8001532:	4847      	ldr	r0, [pc, #284]	; (8001650 <main+0x5a8>)
 8001534:	f001 fa00 	bl	8002938 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOE,GPIO_PIN_6,GPIO_PIN_RESET);
 8001538:	2200      	movs	r2, #0
 800153a:	2140      	movs	r1, #64	; 0x40
 800153c:	4844      	ldr	r0, [pc, #272]	; (8001650 <main+0x5a8>)
 800153e:	f001 f9fb 	bl	8002938 <HAL_GPIO_WritePin>
 8001542:	e5ee      	b.n	8001122 <main+0x7a>
	  	}
	  	else if(last_digit==7)
 8001544:	7cfb      	ldrb	r3, [r7, #19]
 8001546:	2b07      	cmp	r3, #7
 8001548:	d127      	bne.n	800159a <main+0x4f2>
	  	{
	  		// turn off d,e,f,g, corresponding to e5,a4,b12,b14
			HAL_GPIO_WritePin(GPIOB,GPIO_PIN_12,GPIO_PIN_SET);
 800154a:	2201      	movs	r2, #1
 800154c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001550:	483d      	ldr	r0, [pc, #244]	; (8001648 <main+0x5a0>)
 8001552:	f001 f9f1 	bl	8002938 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB,GPIO_PIN_13,GPIO_PIN_RESET);
 8001556:	2200      	movs	r2, #0
 8001558:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800155c:	483a      	ldr	r0, [pc, #232]	; (8001648 <main+0x5a0>)
 800155e:	f001 f9eb 	bl	8002938 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB,GPIO_PIN_14,GPIO_PIN_SET);
 8001562:	2201      	movs	r2, #1
 8001564:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001568:	4837      	ldr	r0, [pc, #220]	; (8001648 <main+0x5a0>)
 800156a:	f001 f9e5 	bl	8002938 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB,GPIO_PIN_15,GPIO_PIN_RESET);
 800156e:	2200      	movs	r2, #0
 8001570:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001574:	4834      	ldr	r0, [pc, #208]	; (8001648 <main+0x5a0>)
 8001576:	f001 f9df 	bl	8002938 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA,GPIO_PIN_4,GPIO_PIN_SET);
 800157a:	2201      	movs	r2, #1
 800157c:	2110      	movs	r1, #16
 800157e:	4833      	ldr	r0, [pc, #204]	; (800164c <main+0x5a4>)
 8001580:	f001 f9da 	bl	8002938 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOE,GPIO_PIN_5,GPIO_PIN_SET);
 8001584:	2201      	movs	r2, #1
 8001586:	2120      	movs	r1, #32
 8001588:	4831      	ldr	r0, [pc, #196]	; (8001650 <main+0x5a8>)
 800158a:	f001 f9d5 	bl	8002938 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOE,GPIO_PIN_6,GPIO_PIN_RESET);
 800158e:	2200      	movs	r2, #0
 8001590:	2140      	movs	r1, #64	; 0x40
 8001592:	482f      	ldr	r0, [pc, #188]	; (8001650 <main+0x5a8>)
 8001594:	f001 f9d0 	bl	8002938 <HAL_GPIO_WritePin>
 8001598:	e5c3      	b.n	8001122 <main+0x7a>
	  	}
	  	else if(last_digit==8)
 800159a:	7cfb      	ldrb	r3, [r7, #19]
 800159c:	2b08      	cmp	r3, #8
 800159e:	d127      	bne.n	80015f0 <main+0x548>
	  	{
	  		// turn off e,f, corresponding to a4, b12
			HAL_GPIO_WritePin(GPIOB,GPIO_PIN_12,GPIO_PIN_RESET);
 80015a0:	2200      	movs	r2, #0
 80015a2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80015a6:	4828      	ldr	r0, [pc, #160]	; (8001648 <main+0x5a0>)
 80015a8:	f001 f9c6 	bl	8002938 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB,GPIO_PIN_13,GPIO_PIN_RESET);
 80015ac:	2200      	movs	r2, #0
 80015ae:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80015b2:	4825      	ldr	r0, [pc, #148]	; (8001648 <main+0x5a0>)
 80015b4:	f001 f9c0 	bl	8002938 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB,GPIO_PIN_14,GPIO_PIN_RESET);
 80015b8:	2200      	movs	r2, #0
 80015ba:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80015be:	4822      	ldr	r0, [pc, #136]	; (8001648 <main+0x5a0>)
 80015c0:	f001 f9ba 	bl	8002938 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB,GPIO_PIN_15,GPIO_PIN_RESET);
 80015c4:	2200      	movs	r2, #0
 80015c6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80015ca:	481f      	ldr	r0, [pc, #124]	; (8001648 <main+0x5a0>)
 80015cc:	f001 f9b4 	bl	8002938 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA,GPIO_PIN_4,GPIO_PIN_RESET);
 80015d0:	2200      	movs	r2, #0
 80015d2:	2110      	movs	r1, #16
 80015d4:	481d      	ldr	r0, [pc, #116]	; (800164c <main+0x5a4>)
 80015d6:	f001 f9af 	bl	8002938 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOE,GPIO_PIN_5,GPIO_PIN_RESET);
 80015da:	2200      	movs	r2, #0
 80015dc:	2120      	movs	r1, #32
 80015de:	481c      	ldr	r0, [pc, #112]	; (8001650 <main+0x5a8>)
 80015e0:	f001 f9aa 	bl	8002938 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOE,GPIO_PIN_6,GPIO_PIN_RESET);
 80015e4:	2200      	movs	r2, #0
 80015e6:	2140      	movs	r1, #64	; 0x40
 80015e8:	4819      	ldr	r0, [pc, #100]	; (8001650 <main+0x5a8>)
 80015ea:	f001 f9a5 	bl	8002938 <HAL_GPIO_WritePin>
 80015ee:	e598      	b.n	8001122 <main+0x7a>
	  	}
	  	else if(last_digit==9)
 80015f0:	7cfb      	ldrb	r3, [r7, #19]
 80015f2:	2b09      	cmp	r3, #9
 80015f4:	f47f ad95 	bne.w	8001122 <main+0x7a>
	  	{
	  		// turn off e, corresponding to a4
			HAL_GPIO_WritePin(GPIOB,GPIO_PIN_12,GPIO_PIN_RESET);
 80015f8:	2200      	movs	r2, #0
 80015fa:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80015fe:	4812      	ldr	r0, [pc, #72]	; (8001648 <main+0x5a0>)
 8001600:	f001 f99a 	bl	8002938 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB,GPIO_PIN_13,GPIO_PIN_RESET);
 8001604:	2200      	movs	r2, #0
 8001606:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800160a:	480f      	ldr	r0, [pc, #60]	; (8001648 <main+0x5a0>)
 800160c:	f001 f994 	bl	8002938 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB,GPIO_PIN_14,GPIO_PIN_RESET);
 8001610:	2200      	movs	r2, #0
 8001612:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001616:	480c      	ldr	r0, [pc, #48]	; (8001648 <main+0x5a0>)
 8001618:	f001 f98e 	bl	8002938 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB,GPIO_PIN_15,GPIO_PIN_RESET);
 800161c:	2200      	movs	r2, #0
 800161e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001622:	4809      	ldr	r0, [pc, #36]	; (8001648 <main+0x5a0>)
 8001624:	f001 f988 	bl	8002938 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA,GPIO_PIN_4,GPIO_PIN_SET);
 8001628:	2201      	movs	r2, #1
 800162a:	2110      	movs	r1, #16
 800162c:	4807      	ldr	r0, [pc, #28]	; (800164c <main+0x5a4>)
 800162e:	f001 f983 	bl	8002938 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOE,GPIO_PIN_5,GPIO_PIN_RESET);
 8001632:	2200      	movs	r2, #0
 8001634:	2120      	movs	r1, #32
 8001636:	4806      	ldr	r0, [pc, #24]	; (8001650 <main+0x5a8>)
 8001638:	f001 f97e 	bl	8002938 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOE,GPIO_PIN_6,GPIO_PIN_RESET);
 800163c:	2200      	movs	r2, #0
 800163e:	2140      	movs	r1, #64	; 0x40
 8001640:	4803      	ldr	r0, [pc, #12]	; (8001650 <main+0x5a8>)
 8001642:	f001 f979 	bl	8002938 <HAL_GPIO_WritePin>
  {
 8001646:	e56c      	b.n	8001122 <main+0x7a>
 8001648:	40010c00 	.word	0x40010c00
 800164c:	40010800 	.word	0x40010800
 8001650:	40011800 	.word	0x40011800

08001654 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001654:	b580      	push	{r7, lr}
 8001656:	b096      	sub	sp, #88	; 0x58
 8001658:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800165a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800165e:	2228      	movs	r2, #40	; 0x28
 8001660:	2100      	movs	r1, #0
 8001662:	4618      	mov	r0, r3
 8001664:	f002 ff98 	bl	8004598 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001668:	f107 031c 	add.w	r3, r7, #28
 800166c:	2200      	movs	r2, #0
 800166e:	601a      	str	r2, [r3, #0]
 8001670:	605a      	str	r2, [r3, #4]
 8001672:	609a      	str	r2, [r3, #8]
 8001674:	60da      	str	r2, [r3, #12]
 8001676:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001678:	1d3b      	adds	r3, r7, #4
 800167a:	2200      	movs	r2, #0
 800167c:	601a      	str	r2, [r3, #0]
 800167e:	605a      	str	r2, [r3, #4]
 8001680:	609a      	str	r2, [r3, #8]
 8001682:	60da      	str	r2, [r3, #12]
 8001684:	611a      	str	r2, [r3, #16]
 8001686:	615a      	str	r2, [r3, #20]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001688:	2301      	movs	r3, #1
 800168a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800168c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001690:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001692:	2300      	movs	r3, #0
 8001694:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001696:	2301      	movs	r3, #1
 8001698:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800169a:	2302      	movs	r3, #2
 800169c:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800169e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80016a2:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80016a4:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80016a8:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80016aa:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80016ae:	4618      	mov	r0, r3
 80016b0:	f002 f95a 	bl	8003968 <HAL_RCC_OscConfig>
 80016b4:	4603      	mov	r3, r0
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	d001      	beq.n	80016be <SystemClock_Config+0x6a>
  {
    Error_Handler();
 80016ba:	f000 f9db 	bl	8001a74 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80016be:	230f      	movs	r3, #15
 80016c0:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80016c2:	2302      	movs	r3, #2
 80016c4:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80016c6:	2300      	movs	r3, #0
 80016c8:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80016ca:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80016ce:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80016d0:	2300      	movs	r3, #0
 80016d2:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80016d4:	f107 031c 	add.w	r3, r7, #28
 80016d8:	2102      	movs	r1, #2
 80016da:	4618      	mov	r0, r3
 80016dc:	f002 fbc6 	bl	8003e6c <HAL_RCC_ClockConfig>
 80016e0:	4603      	mov	r3, r0
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d001      	beq.n	80016ea <SystemClock_Config+0x96>
  {
    Error_Handler();
 80016e6:	f000 f9c5 	bl	8001a74 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80016ea:	2302      	movs	r3, #2
 80016ec:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 80016ee:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80016f2:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80016f4:	1d3b      	adds	r3, r7, #4
 80016f6:	4618      	mov	r0, r3
 80016f8:	f002 fd3c 	bl	8004174 <HAL_RCCEx_PeriphCLKConfig>
 80016fc:	4603      	mov	r3, r0
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d001      	beq.n	8001706 <SystemClock_Config+0xb2>
  {
    Error_Handler();
 8001702:	f000 f9b7 	bl	8001a74 <Error_Handler>
  }
}
 8001706:	bf00      	nop
 8001708:	3758      	adds	r7, #88	; 0x58
 800170a:	46bd      	mov	sp, r7
 800170c:	bd80      	pop	{r7, pc}
	...

08001710 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001710:	b580      	push	{r7, lr}
 8001712:	b084      	sub	sp, #16
 8001714:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001716:	1d3b      	adds	r3, r7, #4
 8001718:	2200      	movs	r2, #0
 800171a:	601a      	str	r2, [r3, #0]
 800171c:	605a      	str	r2, [r3, #4]
 800171e:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001720:	4b18      	ldr	r3, [pc, #96]	; (8001784 <MX_ADC1_Init+0x74>)
 8001722:	4a19      	ldr	r2, [pc, #100]	; (8001788 <MX_ADC1_Init+0x78>)
 8001724:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001726:	4b17      	ldr	r3, [pc, #92]	; (8001784 <MX_ADC1_Init+0x74>)
 8001728:	2200      	movs	r2, #0
 800172a:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800172c:	4b15      	ldr	r3, [pc, #84]	; (8001784 <MX_ADC1_Init+0x74>)
 800172e:	2200      	movs	r2, #0
 8001730:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001732:	4b14      	ldr	r3, [pc, #80]	; (8001784 <MX_ADC1_Init+0x74>)
 8001734:	2200      	movs	r2, #0
 8001736:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001738:	4b12      	ldr	r3, [pc, #72]	; (8001784 <MX_ADC1_Init+0x74>)
 800173a:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 800173e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001740:	4b10      	ldr	r3, [pc, #64]	; (8001784 <MX_ADC1_Init+0x74>)
 8001742:	2200      	movs	r2, #0
 8001744:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8001746:	4b0f      	ldr	r3, [pc, #60]	; (8001784 <MX_ADC1_Init+0x74>)
 8001748:	2201      	movs	r2, #1
 800174a:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800174c:	480d      	ldr	r0, [pc, #52]	; (8001784 <MX_ADC1_Init+0x74>)
 800174e:	f000 fc57 	bl	8002000 <HAL_ADC_Init>
 8001752:	4603      	mov	r3, r0
 8001754:	2b00      	cmp	r3, #0
 8001756:	d001      	beq.n	800175c <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8001758:	f000 f98c 	bl	8001a74 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_15;
 800175c:	230f      	movs	r3, #15
 800175e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001760:	2301      	movs	r3, #1
 8001762:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_55CYCLES_5;
 8001764:	2305      	movs	r3, #5
 8001766:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001768:	1d3b      	adds	r3, r7, #4
 800176a:	4619      	mov	r1, r3
 800176c:	4805      	ldr	r0, [pc, #20]	; (8001784 <MX_ADC1_Init+0x74>)
 800176e:	f000 fd31 	bl	80021d4 <HAL_ADC_ConfigChannel>
 8001772:	4603      	mov	r3, r0
 8001774:	2b00      	cmp	r3, #0
 8001776:	d001      	beq.n	800177c <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8001778:	f000 f97c 	bl	8001a74 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800177c:	bf00      	nop
 800177e:	3710      	adds	r7, #16
 8001780:	46bd      	mov	sp, r7
 8001782:	bd80      	pop	{r7, pc}
 8001784:	200001f8 	.word	0x200001f8
 8001788:	40012400 	.word	0x40012400

0800178c <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 800178c:	b580      	push	{r7, lr}
 800178e:	b084      	sub	sp, #16
 8001790:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001792:	1d3b      	adds	r3, r7, #4
 8001794:	2200      	movs	r2, #0
 8001796:	601a      	str	r2, [r3, #0]
 8001798:	605a      	str	r2, [r3, #4]
 800179a:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 800179c:	4b18      	ldr	r3, [pc, #96]	; (8001800 <MX_ADC2_Init+0x74>)
 800179e:	4a19      	ldr	r2, [pc, #100]	; (8001804 <MX_ADC2_Init+0x78>)
 80017a0:	601a      	str	r2, [r3, #0]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80017a2:	4b17      	ldr	r3, [pc, #92]	; (8001800 <MX_ADC2_Init+0x74>)
 80017a4:	2200      	movs	r2, #0
 80017a6:	609a      	str	r2, [r3, #8]
  hadc2.Init.ContinuousConvMode = ENABLE;
 80017a8:	4b15      	ldr	r3, [pc, #84]	; (8001800 <MX_ADC2_Init+0x74>)
 80017aa:	2201      	movs	r2, #1
 80017ac:	731a      	strb	r2, [r3, #12]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80017ae:	4b14      	ldr	r3, [pc, #80]	; (8001800 <MX_ADC2_Init+0x74>)
 80017b0:	2200      	movs	r2, #0
 80017b2:	751a      	strb	r2, [r3, #20]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80017b4:	4b12      	ldr	r3, [pc, #72]	; (8001800 <MX_ADC2_Init+0x74>)
 80017b6:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 80017ba:	61da      	str	r2, [r3, #28]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80017bc:	4b10      	ldr	r3, [pc, #64]	; (8001800 <MX_ADC2_Init+0x74>)
 80017be:	2200      	movs	r2, #0
 80017c0:	605a      	str	r2, [r3, #4]
  hadc2.Init.NbrOfConversion = 1;
 80017c2:	4b0f      	ldr	r3, [pc, #60]	; (8001800 <MX_ADC2_Init+0x74>)
 80017c4:	2201      	movs	r2, #1
 80017c6:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80017c8:	480d      	ldr	r0, [pc, #52]	; (8001800 <MX_ADC2_Init+0x74>)
 80017ca:	f000 fc19 	bl	8002000 <HAL_ADC_Init>
 80017ce:	4603      	mov	r3, r0
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d001      	beq.n	80017d8 <MX_ADC2_Init+0x4c>
  {
    Error_Handler();
 80017d4:	f000 f94e 	bl	8001a74 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_15;
 80017d8:	230f      	movs	r3, #15
 80017da:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80017dc:	2301      	movs	r3, #1
 80017de:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_55CYCLES_5;
 80017e0:	2305      	movs	r3, #5
 80017e2:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80017e4:	1d3b      	adds	r3, r7, #4
 80017e6:	4619      	mov	r1, r3
 80017e8:	4805      	ldr	r0, [pc, #20]	; (8001800 <MX_ADC2_Init+0x74>)
 80017ea:	f000 fcf3 	bl	80021d4 <HAL_ADC_ConfigChannel>
 80017ee:	4603      	mov	r3, r0
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d001      	beq.n	80017f8 <MX_ADC2_Init+0x6c>
  {
    Error_Handler();
 80017f4:	f000 f93e 	bl	8001a74 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 80017f8:	bf00      	nop
 80017fa:	3710      	adds	r7, #16
 80017fc:	46bd      	mov	sp, r7
 80017fe:	bd80      	pop	{r7, pc}
 8001800:	20000228 	.word	0x20000228
 8001804:	40012800 	.word	0x40012800

08001808 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001808:	b580      	push	{r7, lr}
 800180a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 800180c:	4b12      	ldr	r3, [pc, #72]	; (8001858 <MX_I2C2_Init+0x50>)
 800180e:	4a13      	ldr	r2, [pc, #76]	; (800185c <MX_I2C2_Init+0x54>)
 8001810:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8001812:	4b11      	ldr	r3, [pc, #68]	; (8001858 <MX_I2C2_Init+0x50>)
 8001814:	4a12      	ldr	r2, [pc, #72]	; (8001860 <MX_I2C2_Init+0x58>)
 8001816:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001818:	4b0f      	ldr	r3, [pc, #60]	; (8001858 <MX_I2C2_Init+0x50>)
 800181a:	2200      	movs	r2, #0
 800181c:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 800181e:	4b0e      	ldr	r3, [pc, #56]	; (8001858 <MX_I2C2_Init+0x50>)
 8001820:	2200      	movs	r2, #0
 8001822:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001824:	4b0c      	ldr	r3, [pc, #48]	; (8001858 <MX_I2C2_Init+0x50>)
 8001826:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800182a:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800182c:	4b0a      	ldr	r3, [pc, #40]	; (8001858 <MX_I2C2_Init+0x50>)
 800182e:	2200      	movs	r2, #0
 8001830:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8001832:	4b09      	ldr	r3, [pc, #36]	; (8001858 <MX_I2C2_Init+0x50>)
 8001834:	2200      	movs	r2, #0
 8001836:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001838:	4b07      	ldr	r3, [pc, #28]	; (8001858 <MX_I2C2_Init+0x50>)
 800183a:	2200      	movs	r2, #0
 800183c:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800183e:	4b06      	ldr	r3, [pc, #24]	; (8001858 <MX_I2C2_Init+0x50>)
 8001840:	2200      	movs	r2, #0
 8001842:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001844:	4804      	ldr	r0, [pc, #16]	; (8001858 <MX_I2C2_Init+0x50>)
 8001846:	f001 f88f 	bl	8002968 <HAL_I2C_Init>
 800184a:	4603      	mov	r3, r0
 800184c:	2b00      	cmp	r3, #0
 800184e:	d001      	beq.n	8001854 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001850:	f000 f910 	bl	8001a74 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001854:	bf00      	nop
 8001856:	bd80      	pop	{r7, pc}
 8001858:	20000258 	.word	0x20000258
 800185c:	40005800 	.word	0x40005800
 8001860:	000186a0 	.word	0x000186a0

08001864 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001864:	b580      	push	{r7, lr}
 8001866:	b08a      	sub	sp, #40	; 0x28
 8001868:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800186a:	f107 0318 	add.w	r3, r7, #24
 800186e:	2200      	movs	r2, #0
 8001870:	601a      	str	r2, [r3, #0]
 8001872:	605a      	str	r2, [r3, #4]
 8001874:	609a      	str	r2, [r3, #8]
 8001876:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001878:	4b47      	ldr	r3, [pc, #284]	; (8001998 <MX_GPIO_Init+0x134>)
 800187a:	699b      	ldr	r3, [r3, #24]
 800187c:	4a46      	ldr	r2, [pc, #280]	; (8001998 <MX_GPIO_Init+0x134>)
 800187e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001882:	6193      	str	r3, [r2, #24]
 8001884:	4b44      	ldr	r3, [pc, #272]	; (8001998 <MX_GPIO_Init+0x134>)
 8001886:	699b      	ldr	r3, [r3, #24]
 8001888:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800188c:	617b      	str	r3, [r7, #20]
 800188e:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001890:	4b41      	ldr	r3, [pc, #260]	; (8001998 <MX_GPIO_Init+0x134>)
 8001892:	699b      	ldr	r3, [r3, #24]
 8001894:	4a40      	ldr	r2, [pc, #256]	; (8001998 <MX_GPIO_Init+0x134>)
 8001896:	f043 0310 	orr.w	r3, r3, #16
 800189a:	6193      	str	r3, [r2, #24]
 800189c:	4b3e      	ldr	r3, [pc, #248]	; (8001998 <MX_GPIO_Init+0x134>)
 800189e:	699b      	ldr	r3, [r3, #24]
 80018a0:	f003 0310 	and.w	r3, r3, #16
 80018a4:	613b      	str	r3, [r7, #16]
 80018a6:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80018a8:	4b3b      	ldr	r3, [pc, #236]	; (8001998 <MX_GPIO_Init+0x134>)
 80018aa:	699b      	ldr	r3, [r3, #24]
 80018ac:	4a3a      	ldr	r2, [pc, #232]	; (8001998 <MX_GPIO_Init+0x134>)
 80018ae:	f043 0304 	orr.w	r3, r3, #4
 80018b2:	6193      	str	r3, [r2, #24]
 80018b4:	4b38      	ldr	r3, [pc, #224]	; (8001998 <MX_GPIO_Init+0x134>)
 80018b6:	699b      	ldr	r3, [r3, #24]
 80018b8:	f003 0304 	and.w	r3, r3, #4
 80018bc:	60fb      	str	r3, [r7, #12]
 80018be:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80018c0:	4b35      	ldr	r3, [pc, #212]	; (8001998 <MX_GPIO_Init+0x134>)
 80018c2:	699b      	ldr	r3, [r3, #24]
 80018c4:	4a34      	ldr	r2, [pc, #208]	; (8001998 <MX_GPIO_Init+0x134>)
 80018c6:	f043 0308 	orr.w	r3, r3, #8
 80018ca:	6193      	str	r3, [r2, #24]
 80018cc:	4b32      	ldr	r3, [pc, #200]	; (8001998 <MX_GPIO_Init+0x134>)
 80018ce:	699b      	ldr	r3, [r3, #24]
 80018d0:	f003 0308 	and.w	r3, r3, #8
 80018d4:	60bb      	str	r3, [r7, #8]
 80018d6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80018d8:	4b2f      	ldr	r3, [pc, #188]	; (8001998 <MX_GPIO_Init+0x134>)
 80018da:	699b      	ldr	r3, [r3, #24]
 80018dc:	4a2e      	ldr	r2, [pc, #184]	; (8001998 <MX_GPIO_Init+0x134>)
 80018de:	f043 0320 	orr.w	r3, r3, #32
 80018e2:	6193      	str	r3, [r2, #24]
 80018e4:	4b2c      	ldr	r3, [pc, #176]	; (8001998 <MX_GPIO_Init+0x134>)
 80018e6:	699b      	ldr	r3, [r3, #24]
 80018e8:	f003 0320 	and.w	r3, r3, #32
 80018ec:	607b      	str	r3, [r7, #4]
 80018ee:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_1, GPIO_PIN_RESET);
 80018f0:	2200      	movs	r2, #0
 80018f2:	2162      	movs	r1, #98	; 0x62
 80018f4:	4829      	ldr	r0, [pc, #164]	; (800199c <MX_GPIO_Init+0x138>)
 80018f6:	f001 f81f 	bl	8002938 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 80018fa:	2200      	movs	r2, #0
 80018fc:	2110      	movs	r1, #16
 80018fe:	4828      	ldr	r0, [pc, #160]	; (80019a0 <MX_GPIO_Init+0x13c>)
 8001900:	f001 f81a 	bl	8002938 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 8001904:	2200      	movs	r2, #0
 8001906:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 800190a:	4826      	ldr	r0, [pc, #152]	; (80019a4 <MX_GPIO_Init+0x140>)
 800190c:	f001 f814 	bl	8002938 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, GPIO_PIN_RESET);
 8001910:	2200      	movs	r2, #0
 8001912:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001916:	4824      	ldr	r0, [pc, #144]	; (80019a8 <MX_GPIO_Init+0x144>)
 8001918:	f001 f80e 	bl	8002938 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE5 PE6 PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_1;
 800191c:	2362      	movs	r3, #98	; 0x62
 800191e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001920:	2301      	movs	r3, #1
 8001922:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001924:	2300      	movs	r3, #0
 8001926:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001928:	2303      	movs	r3, #3
 800192a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800192c:	f107 0318 	add.w	r3, r7, #24
 8001930:	4619      	mov	r1, r3
 8001932:	481a      	ldr	r0, [pc, #104]	; (800199c <MX_GPIO_Init+0x138>)
 8001934:	f000 fe6c 	bl	8002610 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001938:	2310      	movs	r3, #16
 800193a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800193c:	2301      	movs	r3, #1
 800193e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001940:	2300      	movs	r3, #0
 8001942:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001944:	2303      	movs	r3, #3
 8001946:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001948:	f107 0318 	add.w	r3, r7, #24
 800194c:	4619      	mov	r1, r3
 800194e:	4814      	ldr	r0, [pc, #80]	; (80019a0 <MX_GPIO_Init+0x13c>)
 8001950:	f000 fe5e 	bl	8002610 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB13 PB14 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8001954:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8001958:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800195a:	2301      	movs	r3, #1
 800195c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800195e:	2300      	movs	r3, #0
 8001960:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001962:	2303      	movs	r3, #3
 8001964:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001966:	f107 0318 	add.w	r3, r7, #24
 800196a:	4619      	mov	r1, r3
 800196c:	480d      	ldr	r0, [pc, #52]	; (80019a4 <MX_GPIO_Init+0x140>)
 800196e:	f000 fe4f 	bl	8002610 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001972:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001976:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001978:	2301      	movs	r3, #1
 800197a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800197c:	2300      	movs	r3, #0
 800197e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001980:	2303      	movs	r3, #3
 8001982:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001984:	f107 0318 	add.w	r3, r7, #24
 8001988:	4619      	mov	r1, r3
 800198a:	4807      	ldr	r0, [pc, #28]	; (80019a8 <MX_GPIO_Init+0x144>)
 800198c:	f000 fe40 	bl	8002610 <HAL_GPIO_Init>

}
 8001990:	bf00      	nop
 8001992:	3728      	adds	r7, #40	; 0x28
 8001994:	46bd      	mov	sp, r7
 8001996:	bd80      	pop	{r7, pc}
 8001998:	40021000 	.word	0x40021000
 800199c:	40011800 	.word	0x40011800
 80019a0:	40010800 	.word	0x40010800
 80019a4:	40010c00 	.word	0x40010c00
 80019a8:	40011400 	.word	0x40011400

080019ac <MX_FSMC_Init>:

/* FSMC initialization function */
static void MX_FSMC_Init(void)
{
 80019ac:	b580      	push	{r7, lr}
 80019ae:	b088      	sub	sp, #32
 80019b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 80019b2:	1d3b      	adds	r3, r7, #4
 80019b4:	2200      	movs	r2, #0
 80019b6:	601a      	str	r2, [r3, #0]
 80019b8:	605a      	str	r2, [r3, #4]
 80019ba:	609a      	str	r2, [r3, #8]
 80019bc:	60da      	str	r2, [r3, #12]
 80019be:	611a      	str	r2, [r3, #16]
 80019c0:	615a      	str	r2, [r3, #20]
 80019c2:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FSMC_NORSRAM_DEVICE;
 80019c4:	4b28      	ldr	r3, [pc, #160]	; (8001a68 <MX_FSMC_Init+0xbc>)
 80019c6:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 80019ca:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 80019cc:	4b26      	ldr	r3, [pc, #152]	; (8001a68 <MX_FSMC_Init+0xbc>)
 80019ce:	4a27      	ldr	r2, [pc, #156]	; (8001a6c <MX_FSMC_Init+0xc0>)
 80019d0:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FSMC_NORSRAM_BANK1;
 80019d2:	4b25      	ldr	r3, [pc, #148]	; (8001a68 <MX_FSMC_Init+0xbc>)
 80019d4:	2200      	movs	r2, #0
 80019d6:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 80019d8:	4b23      	ldr	r3, [pc, #140]	; (8001a68 <MX_FSMC_Init+0xbc>)
 80019da:	2200      	movs	r2, #0
 80019dc:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 80019de:	4b22      	ldr	r3, [pc, #136]	; (8001a68 <MX_FSMC_Init+0xbc>)
 80019e0:	2200      	movs	r2, #0
 80019e2:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 80019e4:	4b20      	ldr	r3, [pc, #128]	; (8001a68 <MX_FSMC_Init+0xbc>)
 80019e6:	2210      	movs	r2, #16
 80019e8:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 80019ea:	4b1f      	ldr	r3, [pc, #124]	; (8001a68 <MX_FSMC_Init+0xbc>)
 80019ec:	2200      	movs	r2, #0
 80019ee:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 80019f0:	4b1d      	ldr	r3, [pc, #116]	; (8001a68 <MX_FSMC_Init+0xbc>)
 80019f2:	2200      	movs	r2, #0
 80019f4:	61da      	str	r2, [r3, #28]
  hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 80019f6:	4b1c      	ldr	r3, [pc, #112]	; (8001a68 <MX_FSMC_Init+0xbc>)
 80019f8:	2200      	movs	r2, #0
 80019fa:	621a      	str	r2, [r3, #32]
  hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 80019fc:	4b1a      	ldr	r3, [pc, #104]	; (8001a68 <MX_FSMC_Init+0xbc>)
 80019fe:	2200      	movs	r2, #0
 8001a00:	625a      	str	r2, [r3, #36]	; 0x24
  hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 8001a02:	4b19      	ldr	r3, [pc, #100]	; (8001a68 <MX_FSMC_Init+0xbc>)
 8001a04:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001a08:	629a      	str	r2, [r3, #40]	; 0x28
  hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 8001a0a:	4b17      	ldr	r3, [pc, #92]	; (8001a68 <MX_FSMC_Init+0xbc>)
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_DISABLE;
 8001a10:	4b15      	ldr	r3, [pc, #84]	; (8001a68 <MX_FSMC_Init+0xbc>)
 8001a12:	2200      	movs	r2, #0
 8001a14:	631a      	str	r2, [r3, #48]	; 0x30
  hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 8001a16:	4b14      	ldr	r3, [pc, #80]	; (8001a68 <MX_FSMC_Init+0xbc>)
 8001a18:	2200      	movs	r2, #0
 8001a1a:	635a      	str	r2, [r3, #52]	; 0x34
  hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 8001a1c:	4b12      	ldr	r3, [pc, #72]	; (8001a68 <MX_FSMC_Init+0xbc>)
 8001a1e:	2200      	movs	r2, #0
 8001a20:	639a      	str	r2, [r3, #56]	; 0x38
  /* Timing */
  Timing.AddressSetupTime = 15;
 8001a22:	230f      	movs	r3, #15
 8001a24:	607b      	str	r3, [r7, #4]
  Timing.AddressHoldTime = 15;
 8001a26:	230f      	movs	r3, #15
 8001a28:	60bb      	str	r3, [r7, #8]
  Timing.DataSetupTime = 255;
 8001a2a:	23ff      	movs	r3, #255	; 0xff
 8001a2c:	60fb      	str	r3, [r7, #12]
  Timing.BusTurnAroundDuration = 15;
 8001a2e:	230f      	movs	r3, #15
 8001a30:	613b      	str	r3, [r7, #16]
  Timing.CLKDivision = 16;
 8001a32:	2310      	movs	r3, #16
 8001a34:	617b      	str	r3, [r7, #20]
  Timing.DataLatency = 17;
 8001a36:	2311      	movs	r3, #17
 8001a38:	61bb      	str	r3, [r7, #24]
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	61fb      	str	r3, [r7, #28]
  /* ExtTiming */

  if (HAL_SRAM_Init(&hsram1, &Timing, NULL) != HAL_OK)
 8001a3e:	1d3b      	adds	r3, r7, #4
 8001a40:	2200      	movs	r2, #0
 8001a42:	4619      	mov	r1, r3
 8001a44:	4808      	ldr	r0, [pc, #32]	; (8001a68 <MX_FSMC_Init+0xbc>)
 8001a46:	f002 fc4b 	bl	80042e0 <HAL_SRAM_Init>
 8001a4a:	4603      	mov	r3, r0
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d001      	beq.n	8001a54 <MX_FSMC_Init+0xa8>
  {
    Error_Handler( );
 8001a50:	f000 f810 	bl	8001a74 <Error_Handler>
  }

  /** Disconnect NADV
  */

  __HAL_AFIO_FSMCNADV_DISCONNECTED();
 8001a54:	4b06      	ldr	r3, [pc, #24]	; (8001a70 <MX_FSMC_Init+0xc4>)
 8001a56:	69db      	ldr	r3, [r3, #28]
 8001a58:	4a05      	ldr	r2, [pc, #20]	; (8001a70 <MX_FSMC_Init+0xc4>)
 8001a5a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001a5e:	61d3      	str	r3, [r2, #28]

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 8001a60:	bf00      	nop
 8001a62:	3720      	adds	r7, #32
 8001a64:	46bd      	mov	sp, r7
 8001a66:	bd80      	pop	{r7, pc}
 8001a68:	200002ac 	.word	0x200002ac
 8001a6c:	a0000104 	.word	0xa0000104
 8001a70:	40010000 	.word	0x40010000

08001a74 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001a74:	b480      	push	{r7}
 8001a76:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001a78:	b672      	cpsid	i
}
 8001a7a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001a7c:	e7fe      	b.n	8001a7c <Error_Handler+0x8>
	...

08001a80 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a80:	b480      	push	{r7}
 8001a82:	b085      	sub	sp, #20
 8001a84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001a86:	4b15      	ldr	r3, [pc, #84]	; (8001adc <HAL_MspInit+0x5c>)
 8001a88:	699b      	ldr	r3, [r3, #24]
 8001a8a:	4a14      	ldr	r2, [pc, #80]	; (8001adc <HAL_MspInit+0x5c>)
 8001a8c:	f043 0301 	orr.w	r3, r3, #1
 8001a90:	6193      	str	r3, [r2, #24]
 8001a92:	4b12      	ldr	r3, [pc, #72]	; (8001adc <HAL_MspInit+0x5c>)
 8001a94:	699b      	ldr	r3, [r3, #24]
 8001a96:	f003 0301 	and.w	r3, r3, #1
 8001a9a:	60bb      	str	r3, [r7, #8]
 8001a9c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a9e:	4b0f      	ldr	r3, [pc, #60]	; (8001adc <HAL_MspInit+0x5c>)
 8001aa0:	69db      	ldr	r3, [r3, #28]
 8001aa2:	4a0e      	ldr	r2, [pc, #56]	; (8001adc <HAL_MspInit+0x5c>)
 8001aa4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001aa8:	61d3      	str	r3, [r2, #28]
 8001aaa:	4b0c      	ldr	r3, [pc, #48]	; (8001adc <HAL_MspInit+0x5c>)
 8001aac:	69db      	ldr	r3, [r3, #28]
 8001aae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ab2:	607b      	str	r3, [r7, #4]
 8001ab4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001ab6:	4b0a      	ldr	r3, [pc, #40]	; (8001ae0 <HAL_MspInit+0x60>)
 8001ab8:	685b      	ldr	r3, [r3, #4]
 8001aba:	60fb      	str	r3, [r7, #12]
 8001abc:	68fb      	ldr	r3, [r7, #12]
 8001abe:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001ac2:	60fb      	str	r3, [r7, #12]
 8001ac4:	68fb      	ldr	r3, [r7, #12]
 8001ac6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001aca:	60fb      	str	r3, [r7, #12]
 8001acc:	4a04      	ldr	r2, [pc, #16]	; (8001ae0 <HAL_MspInit+0x60>)
 8001ace:	68fb      	ldr	r3, [r7, #12]
 8001ad0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001ad2:	bf00      	nop
 8001ad4:	3714      	adds	r7, #20
 8001ad6:	46bd      	mov	sp, r7
 8001ad8:	bc80      	pop	{r7}
 8001ada:	4770      	bx	lr
 8001adc:	40021000 	.word	0x40021000
 8001ae0:	40010000 	.word	0x40010000

08001ae4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	b08a      	sub	sp, #40	; 0x28
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001aec:	f107 0318 	add.w	r3, r7, #24
 8001af0:	2200      	movs	r2, #0
 8001af2:	601a      	str	r2, [r3, #0]
 8001af4:	605a      	str	r2, [r3, #4]
 8001af6:	609a      	str	r2, [r3, #8]
 8001af8:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	4a28      	ldr	r2, [pc, #160]	; (8001ba0 <HAL_ADC_MspInit+0xbc>)
 8001b00:	4293      	cmp	r3, r2
 8001b02:	d122      	bne.n	8001b4a <HAL_ADC_MspInit+0x66>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001b04:	4b27      	ldr	r3, [pc, #156]	; (8001ba4 <HAL_ADC_MspInit+0xc0>)
 8001b06:	699b      	ldr	r3, [r3, #24]
 8001b08:	4a26      	ldr	r2, [pc, #152]	; (8001ba4 <HAL_ADC_MspInit+0xc0>)
 8001b0a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001b0e:	6193      	str	r3, [r2, #24]
 8001b10:	4b24      	ldr	r3, [pc, #144]	; (8001ba4 <HAL_ADC_MspInit+0xc0>)
 8001b12:	699b      	ldr	r3, [r3, #24]
 8001b14:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001b18:	617b      	str	r3, [r7, #20]
 8001b1a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b1c:	4b21      	ldr	r3, [pc, #132]	; (8001ba4 <HAL_ADC_MspInit+0xc0>)
 8001b1e:	699b      	ldr	r3, [r3, #24]
 8001b20:	4a20      	ldr	r2, [pc, #128]	; (8001ba4 <HAL_ADC_MspInit+0xc0>)
 8001b22:	f043 0310 	orr.w	r3, r3, #16
 8001b26:	6193      	str	r3, [r2, #24]
 8001b28:	4b1e      	ldr	r3, [pc, #120]	; (8001ba4 <HAL_ADC_MspInit+0xc0>)
 8001b2a:	699b      	ldr	r3, [r3, #24]
 8001b2c:	f003 0310 	and.w	r3, r3, #16
 8001b30:	613b      	str	r3, [r7, #16]
 8001b32:	693b      	ldr	r3, [r7, #16]
    /**ADC1 GPIO Configuration
    PC5     ------> ADC1_IN15
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001b34:	2320      	movs	r3, #32
 8001b36:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001b38:	2303      	movs	r3, #3
 8001b3a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b3c:	f107 0318 	add.w	r3, r7, #24
 8001b40:	4619      	mov	r1, r3
 8001b42:	4819      	ldr	r0, [pc, #100]	; (8001ba8 <HAL_ADC_MspInit+0xc4>)
 8001b44:	f000 fd64 	bl	8002610 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8001b48:	e026      	b.n	8001b98 <HAL_ADC_MspInit+0xb4>
  else if(hadc->Instance==ADC2)
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	4a17      	ldr	r2, [pc, #92]	; (8001bac <HAL_ADC_MspInit+0xc8>)
 8001b50:	4293      	cmp	r3, r2
 8001b52:	d121      	bne.n	8001b98 <HAL_ADC_MspInit+0xb4>
    __HAL_RCC_ADC2_CLK_ENABLE();
 8001b54:	4b13      	ldr	r3, [pc, #76]	; (8001ba4 <HAL_ADC_MspInit+0xc0>)
 8001b56:	699b      	ldr	r3, [r3, #24]
 8001b58:	4a12      	ldr	r2, [pc, #72]	; (8001ba4 <HAL_ADC_MspInit+0xc0>)
 8001b5a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001b5e:	6193      	str	r3, [r2, #24]
 8001b60:	4b10      	ldr	r3, [pc, #64]	; (8001ba4 <HAL_ADC_MspInit+0xc0>)
 8001b62:	699b      	ldr	r3, [r3, #24]
 8001b64:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001b68:	60fb      	str	r3, [r7, #12]
 8001b6a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b6c:	4b0d      	ldr	r3, [pc, #52]	; (8001ba4 <HAL_ADC_MspInit+0xc0>)
 8001b6e:	699b      	ldr	r3, [r3, #24]
 8001b70:	4a0c      	ldr	r2, [pc, #48]	; (8001ba4 <HAL_ADC_MspInit+0xc0>)
 8001b72:	f043 0310 	orr.w	r3, r3, #16
 8001b76:	6193      	str	r3, [r2, #24]
 8001b78:	4b0a      	ldr	r3, [pc, #40]	; (8001ba4 <HAL_ADC_MspInit+0xc0>)
 8001b7a:	699b      	ldr	r3, [r3, #24]
 8001b7c:	f003 0310 	and.w	r3, r3, #16
 8001b80:	60bb      	str	r3, [r7, #8]
 8001b82:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001b84:	2320      	movs	r3, #32
 8001b86:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001b88:	2303      	movs	r3, #3
 8001b8a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b8c:	f107 0318 	add.w	r3, r7, #24
 8001b90:	4619      	mov	r1, r3
 8001b92:	4805      	ldr	r0, [pc, #20]	; (8001ba8 <HAL_ADC_MspInit+0xc4>)
 8001b94:	f000 fd3c 	bl	8002610 <HAL_GPIO_Init>
}
 8001b98:	bf00      	nop
 8001b9a:	3728      	adds	r7, #40	; 0x28
 8001b9c:	46bd      	mov	sp, r7
 8001b9e:	bd80      	pop	{r7, pc}
 8001ba0:	40012400 	.word	0x40012400
 8001ba4:	40021000 	.word	0x40021000
 8001ba8:	40011000 	.word	0x40011000
 8001bac:	40012800 	.word	0x40012800

08001bb0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	b088      	sub	sp, #32
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bb8:	f107 0310 	add.w	r3, r7, #16
 8001bbc:	2200      	movs	r2, #0
 8001bbe:	601a      	str	r2, [r3, #0]
 8001bc0:	605a      	str	r2, [r3, #4]
 8001bc2:	609a      	str	r2, [r3, #8]
 8001bc4:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C2)
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	4a16      	ldr	r2, [pc, #88]	; (8001c24 <HAL_I2C_MspInit+0x74>)
 8001bcc:	4293      	cmp	r3, r2
 8001bce:	d124      	bne.n	8001c1a <HAL_I2C_MspInit+0x6a>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bd0:	4b15      	ldr	r3, [pc, #84]	; (8001c28 <HAL_I2C_MspInit+0x78>)
 8001bd2:	699b      	ldr	r3, [r3, #24]
 8001bd4:	4a14      	ldr	r2, [pc, #80]	; (8001c28 <HAL_I2C_MspInit+0x78>)
 8001bd6:	f043 0308 	orr.w	r3, r3, #8
 8001bda:	6193      	str	r3, [r2, #24]
 8001bdc:	4b12      	ldr	r3, [pc, #72]	; (8001c28 <HAL_I2C_MspInit+0x78>)
 8001bde:	699b      	ldr	r3, [r3, #24]
 8001be0:	f003 0308 	and.w	r3, r3, #8
 8001be4:	60fb      	str	r3, [r7, #12]
 8001be6:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001be8:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001bec:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001bee:	2312      	movs	r3, #18
 8001bf0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001bf2:	2303      	movs	r3, #3
 8001bf4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001bf6:	f107 0310 	add.w	r3, r7, #16
 8001bfa:	4619      	mov	r1, r3
 8001bfc:	480b      	ldr	r0, [pc, #44]	; (8001c2c <HAL_I2C_MspInit+0x7c>)
 8001bfe:	f000 fd07 	bl	8002610 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001c02:	4b09      	ldr	r3, [pc, #36]	; (8001c28 <HAL_I2C_MspInit+0x78>)
 8001c04:	69db      	ldr	r3, [r3, #28]
 8001c06:	4a08      	ldr	r2, [pc, #32]	; (8001c28 <HAL_I2C_MspInit+0x78>)
 8001c08:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001c0c:	61d3      	str	r3, [r2, #28]
 8001c0e:	4b06      	ldr	r3, [pc, #24]	; (8001c28 <HAL_I2C_MspInit+0x78>)
 8001c10:	69db      	ldr	r3, [r3, #28]
 8001c12:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001c16:	60bb      	str	r3, [r7, #8]
 8001c18:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8001c1a:	bf00      	nop
 8001c1c:	3720      	adds	r7, #32
 8001c1e:	46bd      	mov	sp, r7
 8001c20:	bd80      	pop	{r7, pc}
 8001c22:	bf00      	nop
 8001c24:	40005800 	.word	0x40005800
 8001c28:	40021000 	.word	0x40021000
 8001c2c:	40010c00 	.word	0x40010c00

08001c30 <HAL_FSMC_MspInit>:

}

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 8001c30:	b580      	push	{r7, lr}
 8001c32:	b086      	sub	sp, #24
 8001c34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 8001c36:	f107 0308 	add.w	r3, r7, #8
 8001c3a:	2200      	movs	r2, #0
 8001c3c:	601a      	str	r2, [r3, #0]
 8001c3e:	605a      	str	r2, [r3, #4]
 8001c40:	609a      	str	r2, [r3, #8]
 8001c42:	60da      	str	r2, [r3, #12]
  if (FSMC_Initialized) {
 8001c44:	4b18      	ldr	r3, [pc, #96]	; (8001ca8 <HAL_FSMC_MspInit+0x78>)
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d129      	bne.n	8001ca0 <HAL_FSMC_MspInit+0x70>
    return;
  }
  FSMC_Initialized = 1;
 8001c4c:	4b16      	ldr	r3, [pc, #88]	; (8001ca8 <HAL_FSMC_MspInit+0x78>)
 8001c4e:	2201      	movs	r2, #1
 8001c50:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 8001c52:	4b16      	ldr	r3, [pc, #88]	; (8001cac <HAL_FSMC_MspInit+0x7c>)
 8001c54:	695b      	ldr	r3, [r3, #20]
 8001c56:	4a15      	ldr	r2, [pc, #84]	; (8001cac <HAL_FSMC_MspInit+0x7c>)
 8001c58:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c5c:	6153      	str	r3, [r2, #20]
 8001c5e:	4b13      	ldr	r3, [pc, #76]	; (8001cac <HAL_FSMC_MspInit+0x7c>)
 8001c60:	695b      	ldr	r3, [r3, #20]
 8001c62:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c66:	607b      	str	r3, [r7, #4]
 8001c68:	687b      	ldr	r3, [r7, #4]
  PD1   ------> FSMC_D3
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PD7   ------> FSMC_NE1
  */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 8001c6a:	f64f 7380 	movw	r3, #65408	; 0xff80
 8001c6e:	60bb      	str	r3, [r7, #8]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c70:	2302      	movs	r3, #2
 8001c72:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001c74:	2303      	movs	r3, #3
 8001c76:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001c78:	f107 0308 	add.w	r3, r7, #8
 8001c7c:	4619      	mov	r1, r3
 8001c7e:	480c      	ldr	r0, [pc, #48]	; (8001cb0 <HAL_FSMC_MspInit+0x80>)
 8001c80:	f000 fcc6 	bl	8002610 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8001c84:	f64c 73b3 	movw	r3, #53171	; 0xcfb3
 8001c88:	60bb      	str	r3, [r7, #8]
                          |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c8a:	2302      	movs	r3, #2
 8001c8c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001c8e:	2303      	movs	r3, #3
 8001c90:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001c92:	f107 0308 	add.w	r3, r7, #8
 8001c96:	4619      	mov	r1, r3
 8001c98:	4806      	ldr	r0, [pc, #24]	; (8001cb4 <HAL_FSMC_MspInit+0x84>)
 8001c9a:	f000 fcb9 	bl	8002610 <HAL_GPIO_Init>
 8001c9e:	e000      	b.n	8001ca2 <HAL_FSMC_MspInit+0x72>
    return;
 8001ca0:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 8001ca2:	3718      	adds	r7, #24
 8001ca4:	46bd      	mov	sp, r7
 8001ca6:	bd80      	pop	{r7, pc}
 8001ca8:	200002f4 	.word	0x200002f4
 8001cac:	40021000 	.word	0x40021000
 8001cb0:	40011800 	.word	0x40011800
 8001cb4:	40011400 	.word	0x40011400

08001cb8 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* hsram){
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	b082      	sub	sp, #8
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 8001cc0:	f7ff ffb6 	bl	8001c30 <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 8001cc4:	bf00      	nop
 8001cc6:	3708      	adds	r7, #8
 8001cc8:	46bd      	mov	sp, r7
 8001cca:	bd80      	pop	{r7, pc}

08001ccc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ccc:	b480      	push	{r7}
 8001cce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001cd0:	e7fe      	b.n	8001cd0 <NMI_Handler+0x4>

08001cd2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001cd2:	b480      	push	{r7}
 8001cd4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001cd6:	e7fe      	b.n	8001cd6 <HardFault_Handler+0x4>

08001cd8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001cd8:	b480      	push	{r7}
 8001cda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001cdc:	e7fe      	b.n	8001cdc <MemManage_Handler+0x4>

08001cde <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001cde:	b480      	push	{r7}
 8001ce0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001ce2:	e7fe      	b.n	8001ce2 <BusFault_Handler+0x4>

08001ce4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ce4:	b480      	push	{r7}
 8001ce6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ce8:	e7fe      	b.n	8001ce8 <UsageFault_Handler+0x4>

08001cea <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001cea:	b480      	push	{r7}
 8001cec:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001cee:	bf00      	nop
 8001cf0:	46bd      	mov	sp, r7
 8001cf2:	bc80      	pop	{r7}
 8001cf4:	4770      	bx	lr

08001cf6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001cf6:	b480      	push	{r7}
 8001cf8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001cfa:	bf00      	nop
 8001cfc:	46bd      	mov	sp, r7
 8001cfe:	bc80      	pop	{r7}
 8001d00:	4770      	bx	lr

08001d02 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001d02:	b480      	push	{r7}
 8001d04:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001d06:	bf00      	nop
 8001d08:	46bd      	mov	sp, r7
 8001d0a:	bc80      	pop	{r7}
 8001d0c:	4770      	bx	lr

08001d0e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001d0e:	b580      	push	{r7, lr}
 8001d10:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001d12:	f000 f935 	bl	8001f80 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001d16:	bf00      	nop
 8001d18:	bd80      	pop	{r7, pc}

08001d1a <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001d1a:	b480      	push	{r7}
 8001d1c:	af00      	add	r7, sp, #0
  return 1;
 8001d1e:	2301      	movs	r3, #1
}
 8001d20:	4618      	mov	r0, r3
 8001d22:	46bd      	mov	sp, r7
 8001d24:	bc80      	pop	{r7}
 8001d26:	4770      	bx	lr

08001d28 <_kill>:

int _kill(int pid, int sig)
{
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	b082      	sub	sp, #8
 8001d2c:	af00      	add	r7, sp, #0
 8001d2e:	6078      	str	r0, [r7, #4]
 8001d30:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001d32:	f002 fbf9 	bl	8004528 <__errno>
 8001d36:	4603      	mov	r3, r0
 8001d38:	2216      	movs	r2, #22
 8001d3a:	601a      	str	r2, [r3, #0]
  return -1;
 8001d3c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001d40:	4618      	mov	r0, r3
 8001d42:	3708      	adds	r7, #8
 8001d44:	46bd      	mov	sp, r7
 8001d46:	bd80      	pop	{r7, pc}

08001d48 <_exit>:

void _exit (int status)
{
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	b082      	sub	sp, #8
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001d50:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001d54:	6878      	ldr	r0, [r7, #4]
 8001d56:	f7ff ffe7 	bl	8001d28 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001d5a:	e7fe      	b.n	8001d5a <_exit+0x12>

08001d5c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	b086      	sub	sp, #24
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	60f8      	str	r0, [r7, #12]
 8001d64:	60b9      	str	r1, [r7, #8]
 8001d66:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d68:	2300      	movs	r3, #0
 8001d6a:	617b      	str	r3, [r7, #20]
 8001d6c:	e00a      	b.n	8001d84 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001d6e:	f3af 8000 	nop.w
 8001d72:	4601      	mov	r1, r0
 8001d74:	68bb      	ldr	r3, [r7, #8]
 8001d76:	1c5a      	adds	r2, r3, #1
 8001d78:	60ba      	str	r2, [r7, #8]
 8001d7a:	b2ca      	uxtb	r2, r1
 8001d7c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d7e:	697b      	ldr	r3, [r7, #20]
 8001d80:	3301      	adds	r3, #1
 8001d82:	617b      	str	r3, [r7, #20]
 8001d84:	697a      	ldr	r2, [r7, #20]
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	429a      	cmp	r2, r3
 8001d8a:	dbf0      	blt.n	8001d6e <_read+0x12>
  }

  return len;
 8001d8c:	687b      	ldr	r3, [r7, #4]
}
 8001d8e:	4618      	mov	r0, r3
 8001d90:	3718      	adds	r7, #24
 8001d92:	46bd      	mov	sp, r7
 8001d94:	bd80      	pop	{r7, pc}

08001d96 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001d96:	b580      	push	{r7, lr}
 8001d98:	b086      	sub	sp, #24
 8001d9a:	af00      	add	r7, sp, #0
 8001d9c:	60f8      	str	r0, [r7, #12]
 8001d9e:	60b9      	str	r1, [r7, #8]
 8001da0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001da2:	2300      	movs	r3, #0
 8001da4:	617b      	str	r3, [r7, #20]
 8001da6:	e009      	b.n	8001dbc <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001da8:	68bb      	ldr	r3, [r7, #8]
 8001daa:	1c5a      	adds	r2, r3, #1
 8001dac:	60ba      	str	r2, [r7, #8]
 8001dae:	781b      	ldrb	r3, [r3, #0]
 8001db0:	4618      	mov	r0, r3
 8001db2:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001db6:	697b      	ldr	r3, [r7, #20]
 8001db8:	3301      	adds	r3, #1
 8001dba:	617b      	str	r3, [r7, #20]
 8001dbc:	697a      	ldr	r2, [r7, #20]
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	429a      	cmp	r2, r3
 8001dc2:	dbf1      	blt.n	8001da8 <_write+0x12>
  }
  return len;
 8001dc4:	687b      	ldr	r3, [r7, #4]
}
 8001dc6:	4618      	mov	r0, r3
 8001dc8:	3718      	adds	r7, #24
 8001dca:	46bd      	mov	sp, r7
 8001dcc:	bd80      	pop	{r7, pc}

08001dce <_close>:

int _close(int file)
{
 8001dce:	b480      	push	{r7}
 8001dd0:	b083      	sub	sp, #12
 8001dd2:	af00      	add	r7, sp, #0
 8001dd4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001dd6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001dda:	4618      	mov	r0, r3
 8001ddc:	370c      	adds	r7, #12
 8001dde:	46bd      	mov	sp, r7
 8001de0:	bc80      	pop	{r7}
 8001de2:	4770      	bx	lr

08001de4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001de4:	b480      	push	{r7}
 8001de6:	b083      	sub	sp, #12
 8001de8:	af00      	add	r7, sp, #0
 8001dea:	6078      	str	r0, [r7, #4]
 8001dec:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001dee:	683b      	ldr	r3, [r7, #0]
 8001df0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001df4:	605a      	str	r2, [r3, #4]
  return 0;
 8001df6:	2300      	movs	r3, #0
}
 8001df8:	4618      	mov	r0, r3
 8001dfa:	370c      	adds	r7, #12
 8001dfc:	46bd      	mov	sp, r7
 8001dfe:	bc80      	pop	{r7}
 8001e00:	4770      	bx	lr

08001e02 <_isatty>:

int _isatty(int file)
{
 8001e02:	b480      	push	{r7}
 8001e04:	b083      	sub	sp, #12
 8001e06:	af00      	add	r7, sp, #0
 8001e08:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001e0a:	2301      	movs	r3, #1
}
 8001e0c:	4618      	mov	r0, r3
 8001e0e:	370c      	adds	r7, #12
 8001e10:	46bd      	mov	sp, r7
 8001e12:	bc80      	pop	{r7}
 8001e14:	4770      	bx	lr

08001e16 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001e16:	b480      	push	{r7}
 8001e18:	b085      	sub	sp, #20
 8001e1a:	af00      	add	r7, sp, #0
 8001e1c:	60f8      	str	r0, [r7, #12]
 8001e1e:	60b9      	str	r1, [r7, #8]
 8001e20:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001e22:	2300      	movs	r3, #0
}
 8001e24:	4618      	mov	r0, r3
 8001e26:	3714      	adds	r7, #20
 8001e28:	46bd      	mov	sp, r7
 8001e2a:	bc80      	pop	{r7}
 8001e2c:	4770      	bx	lr
	...

08001e30 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001e30:	b580      	push	{r7, lr}
 8001e32:	b086      	sub	sp, #24
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001e38:	4a14      	ldr	r2, [pc, #80]	; (8001e8c <_sbrk+0x5c>)
 8001e3a:	4b15      	ldr	r3, [pc, #84]	; (8001e90 <_sbrk+0x60>)
 8001e3c:	1ad3      	subs	r3, r2, r3
 8001e3e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001e40:	697b      	ldr	r3, [r7, #20]
 8001e42:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001e44:	4b13      	ldr	r3, [pc, #76]	; (8001e94 <_sbrk+0x64>)
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d102      	bne.n	8001e52 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001e4c:	4b11      	ldr	r3, [pc, #68]	; (8001e94 <_sbrk+0x64>)
 8001e4e:	4a12      	ldr	r2, [pc, #72]	; (8001e98 <_sbrk+0x68>)
 8001e50:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001e52:	4b10      	ldr	r3, [pc, #64]	; (8001e94 <_sbrk+0x64>)
 8001e54:	681a      	ldr	r2, [r3, #0]
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	4413      	add	r3, r2
 8001e5a:	693a      	ldr	r2, [r7, #16]
 8001e5c:	429a      	cmp	r2, r3
 8001e5e:	d207      	bcs.n	8001e70 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001e60:	f002 fb62 	bl	8004528 <__errno>
 8001e64:	4603      	mov	r3, r0
 8001e66:	220c      	movs	r2, #12
 8001e68:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001e6a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001e6e:	e009      	b.n	8001e84 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001e70:	4b08      	ldr	r3, [pc, #32]	; (8001e94 <_sbrk+0x64>)
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001e76:	4b07      	ldr	r3, [pc, #28]	; (8001e94 <_sbrk+0x64>)
 8001e78:	681a      	ldr	r2, [r3, #0]
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	4413      	add	r3, r2
 8001e7e:	4a05      	ldr	r2, [pc, #20]	; (8001e94 <_sbrk+0x64>)
 8001e80:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001e82:	68fb      	ldr	r3, [r7, #12]
}
 8001e84:	4618      	mov	r0, r3
 8001e86:	3718      	adds	r7, #24
 8001e88:	46bd      	mov	sp, r7
 8001e8a:	bd80      	pop	{r7, pc}
 8001e8c:	20010000 	.word	0x20010000
 8001e90:	00000400 	.word	0x00000400
 8001e94:	200002f8 	.word	0x200002f8
 8001e98:	20000310 	.word	0x20000310

08001e9c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001e9c:	b480      	push	{r7}
 8001e9e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001ea0:	bf00      	nop
 8001ea2:	46bd      	mov	sp, r7
 8001ea4:	bc80      	pop	{r7}
 8001ea6:	4770      	bx	lr

08001ea8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001ea8:	480c      	ldr	r0, [pc, #48]	; (8001edc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001eaa:	490d      	ldr	r1, [pc, #52]	; (8001ee0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001eac:	4a0d      	ldr	r2, [pc, #52]	; (8001ee4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001eae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001eb0:	e002      	b.n	8001eb8 <LoopCopyDataInit>

08001eb2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001eb2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001eb4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001eb6:	3304      	adds	r3, #4

08001eb8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001eb8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001eba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001ebc:	d3f9      	bcc.n	8001eb2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001ebe:	4a0a      	ldr	r2, [pc, #40]	; (8001ee8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001ec0:	4c0a      	ldr	r4, [pc, #40]	; (8001eec <LoopFillZerobss+0x22>)
  movs r3, #0
 8001ec2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001ec4:	e001      	b.n	8001eca <LoopFillZerobss>

08001ec6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001ec6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001ec8:	3204      	adds	r2, #4

08001eca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001eca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001ecc:	d3fb      	bcc.n	8001ec6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001ece:	f7ff ffe5 	bl	8001e9c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001ed2:	f002 fb2f 	bl	8004534 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001ed6:	f7ff f8e7 	bl	80010a8 <main>
  bx lr
 8001eda:	4770      	bx	lr
  ldr r0, =_sdata
 8001edc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001ee0:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8001ee4:	080082a8 	.word	0x080082a8
  ldr r2, =_sbss
 8001ee8:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8001eec:	20000310 	.word	0x20000310

08001ef0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001ef0:	e7fe      	b.n	8001ef0 <ADC1_2_IRQHandler>
	...

08001ef4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ef4:	b580      	push	{r7, lr}
 8001ef6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001ef8:	4b08      	ldr	r3, [pc, #32]	; (8001f1c <HAL_Init+0x28>)
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	4a07      	ldr	r2, [pc, #28]	; (8001f1c <HAL_Init+0x28>)
 8001efe:	f043 0310 	orr.w	r3, r3, #16
 8001f02:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001f04:	2003      	movs	r0, #3
 8001f06:	f000 fb4f 	bl	80025a8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001f0a:	200f      	movs	r0, #15
 8001f0c:	f000 f808 	bl	8001f20 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001f10:	f7ff fdb6 	bl	8001a80 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001f14:	2300      	movs	r3, #0
}
 8001f16:	4618      	mov	r0, r3
 8001f18:	bd80      	pop	{r7, pc}
 8001f1a:	bf00      	nop
 8001f1c:	40022000 	.word	0x40022000

08001f20 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001f20:	b580      	push	{r7, lr}
 8001f22:	b082      	sub	sp, #8
 8001f24:	af00      	add	r7, sp, #0
 8001f26:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001f28:	4b12      	ldr	r3, [pc, #72]	; (8001f74 <HAL_InitTick+0x54>)
 8001f2a:	681a      	ldr	r2, [r3, #0]
 8001f2c:	4b12      	ldr	r3, [pc, #72]	; (8001f78 <HAL_InitTick+0x58>)
 8001f2e:	781b      	ldrb	r3, [r3, #0]
 8001f30:	4619      	mov	r1, r3
 8001f32:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001f36:	fbb3 f3f1 	udiv	r3, r3, r1
 8001f3a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f3e:	4618      	mov	r0, r3
 8001f40:	f000 fb59 	bl	80025f6 <HAL_SYSTICK_Config>
 8001f44:	4603      	mov	r3, r0
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d001      	beq.n	8001f4e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001f4a:	2301      	movs	r3, #1
 8001f4c:	e00e      	b.n	8001f6c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	2b0f      	cmp	r3, #15
 8001f52:	d80a      	bhi.n	8001f6a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001f54:	2200      	movs	r2, #0
 8001f56:	6879      	ldr	r1, [r7, #4]
 8001f58:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001f5c:	f000 fb2f 	bl	80025be <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001f60:	4a06      	ldr	r2, [pc, #24]	; (8001f7c <HAL_InitTick+0x5c>)
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001f66:	2300      	movs	r3, #0
 8001f68:	e000      	b.n	8001f6c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001f6a:	2301      	movs	r3, #1
}
 8001f6c:	4618      	mov	r0, r3
 8001f6e:	3708      	adds	r7, #8
 8001f70:	46bd      	mov	sp, r7
 8001f72:	bd80      	pop	{r7, pc}
 8001f74:	20000000 	.word	0x20000000
 8001f78:	20000008 	.word	0x20000008
 8001f7c:	20000004 	.word	0x20000004

08001f80 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001f80:	b480      	push	{r7}
 8001f82:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001f84:	4b05      	ldr	r3, [pc, #20]	; (8001f9c <HAL_IncTick+0x1c>)
 8001f86:	781b      	ldrb	r3, [r3, #0]
 8001f88:	461a      	mov	r2, r3
 8001f8a:	4b05      	ldr	r3, [pc, #20]	; (8001fa0 <HAL_IncTick+0x20>)
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	4413      	add	r3, r2
 8001f90:	4a03      	ldr	r2, [pc, #12]	; (8001fa0 <HAL_IncTick+0x20>)
 8001f92:	6013      	str	r3, [r2, #0]
}
 8001f94:	bf00      	nop
 8001f96:	46bd      	mov	sp, r7
 8001f98:	bc80      	pop	{r7}
 8001f9a:	4770      	bx	lr
 8001f9c:	20000008 	.word	0x20000008
 8001fa0:	200002fc 	.word	0x200002fc

08001fa4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001fa4:	b480      	push	{r7}
 8001fa6:	af00      	add	r7, sp, #0
  return uwTick;
 8001fa8:	4b02      	ldr	r3, [pc, #8]	; (8001fb4 <HAL_GetTick+0x10>)
 8001faa:	681b      	ldr	r3, [r3, #0]
}
 8001fac:	4618      	mov	r0, r3
 8001fae:	46bd      	mov	sp, r7
 8001fb0:	bc80      	pop	{r7}
 8001fb2:	4770      	bx	lr
 8001fb4:	200002fc 	.word	0x200002fc

08001fb8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001fb8:	b580      	push	{r7, lr}
 8001fba:	b084      	sub	sp, #16
 8001fbc:	af00      	add	r7, sp, #0
 8001fbe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001fc0:	f7ff fff0 	bl	8001fa4 <HAL_GetTick>
 8001fc4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001fca:	68fb      	ldr	r3, [r7, #12]
 8001fcc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001fd0:	d005      	beq.n	8001fde <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001fd2:	4b0a      	ldr	r3, [pc, #40]	; (8001ffc <HAL_Delay+0x44>)
 8001fd4:	781b      	ldrb	r3, [r3, #0]
 8001fd6:	461a      	mov	r2, r3
 8001fd8:	68fb      	ldr	r3, [r7, #12]
 8001fda:	4413      	add	r3, r2
 8001fdc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001fde:	bf00      	nop
 8001fe0:	f7ff ffe0 	bl	8001fa4 <HAL_GetTick>
 8001fe4:	4602      	mov	r2, r0
 8001fe6:	68bb      	ldr	r3, [r7, #8]
 8001fe8:	1ad3      	subs	r3, r2, r3
 8001fea:	68fa      	ldr	r2, [r7, #12]
 8001fec:	429a      	cmp	r2, r3
 8001fee:	d8f7      	bhi.n	8001fe0 <HAL_Delay+0x28>
  {
  }
}
 8001ff0:	bf00      	nop
 8001ff2:	bf00      	nop
 8001ff4:	3710      	adds	r7, #16
 8001ff6:	46bd      	mov	sp, r7
 8001ff8:	bd80      	pop	{r7, pc}
 8001ffa:	bf00      	nop
 8001ffc:	20000008 	.word	0x20000008

08002000 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002000:	b580      	push	{r7, lr}
 8002002:	b086      	sub	sp, #24
 8002004:	af00      	add	r7, sp, #0
 8002006:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002008:	2300      	movs	r3, #0
 800200a:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 800200c:	2300      	movs	r3, #0
 800200e:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8002010:	2300      	movs	r3, #0
 8002012:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8002014:	2300      	movs	r3, #0
 8002016:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	2b00      	cmp	r3, #0
 800201c:	d101      	bne.n	8002022 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 800201e:	2301      	movs	r3, #1
 8002020:	e0ce      	b.n	80021c0 <HAL_ADC_Init+0x1c0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	689b      	ldr	r3, [r3, #8]
 8002026:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800202c:	2b00      	cmp	r3, #0
 800202e:	d109      	bne.n	8002044 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	2200      	movs	r2, #0
 8002034:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	2200      	movs	r2, #0
 800203a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800203e:	6878      	ldr	r0, [r7, #4]
 8002040:	f7ff fd50 	bl	8001ae4 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002044:	6878      	ldr	r0, [r7, #4]
 8002046:	f000 f9bd 	bl	80023c4 <ADC_ConversionStop_Disable>
 800204a:	4603      	mov	r3, r0
 800204c:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002052:	f003 0310 	and.w	r3, r3, #16
 8002056:	2b00      	cmp	r3, #0
 8002058:	f040 80a9 	bne.w	80021ae <HAL_ADC_Init+0x1ae>
 800205c:	7dfb      	ldrb	r3, [r7, #23]
 800205e:	2b00      	cmp	r3, #0
 8002060:	f040 80a5 	bne.w	80021ae <HAL_ADC_Init+0x1ae>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002068:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800206c:	f023 0302 	bic.w	r3, r3, #2
 8002070:	f043 0202 	orr.w	r2, r3, #2
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	4951      	ldr	r1, [pc, #324]	; (80021c8 <HAL_ADC_Init+0x1c8>)
 8002082:	428b      	cmp	r3, r1
 8002084:	d10a      	bne.n	800209c <HAL_ADC_Init+0x9c>
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	69db      	ldr	r3, [r3, #28]
 800208a:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 800208e:	d002      	beq.n	8002096 <HAL_ADC_Init+0x96>
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	69db      	ldr	r3, [r3, #28]
 8002094:	e004      	b.n	80020a0 <HAL_ADC_Init+0xa0>
 8002096:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800209a:	e001      	b.n	80020a0 <HAL_ADC_Init+0xa0>
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80020a0:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	7b1b      	ldrb	r3, [r3, #12]
 80020a6:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80020a8:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80020aa:	68ba      	ldr	r2, [r7, #8]
 80020ac:	4313      	orrs	r3, r2
 80020ae:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	689b      	ldr	r3, [r3, #8]
 80020b4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80020b8:	d003      	beq.n	80020c2 <HAL_ADC_Init+0xc2>
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	689b      	ldr	r3, [r3, #8]
 80020be:	2b01      	cmp	r3, #1
 80020c0:	d102      	bne.n	80020c8 <HAL_ADC_Init+0xc8>
 80020c2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80020c6:	e000      	b.n	80020ca <HAL_ADC_Init+0xca>
 80020c8:	2300      	movs	r3, #0
 80020ca:	693a      	ldr	r2, [r7, #16]
 80020cc:	4313      	orrs	r3, r2
 80020ce:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	7d1b      	ldrb	r3, [r3, #20]
 80020d4:	2b01      	cmp	r3, #1
 80020d6:	d119      	bne.n	800210c <HAL_ADC_Init+0x10c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	7b1b      	ldrb	r3, [r3, #12]
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d109      	bne.n	80020f4 <HAL_ADC_Init+0xf4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	699b      	ldr	r3, [r3, #24]
 80020e4:	3b01      	subs	r3, #1
 80020e6:	035a      	lsls	r2, r3, #13
 80020e8:	693b      	ldr	r3, [r7, #16]
 80020ea:	4313      	orrs	r3, r2
 80020ec:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80020f0:	613b      	str	r3, [r7, #16]
 80020f2:	e00b      	b.n	800210c <HAL_ADC_Init+0x10c>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020f8:	f043 0220 	orr.w	r2, r3, #32
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002104:	f043 0201 	orr.w	r2, r3, #1
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	685b      	ldr	r3, [r3, #4]
 8002112:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	693a      	ldr	r2, [r7, #16]
 800211c:	430a      	orrs	r2, r1
 800211e:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	689a      	ldr	r2, [r3, #8]
 8002126:	4b29      	ldr	r3, [pc, #164]	; (80021cc <HAL_ADC_Init+0x1cc>)
 8002128:	4013      	ands	r3, r2
 800212a:	687a      	ldr	r2, [r7, #4]
 800212c:	6812      	ldr	r2, [r2, #0]
 800212e:	68b9      	ldr	r1, [r7, #8]
 8002130:	430b      	orrs	r3, r1
 8002132:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	689b      	ldr	r3, [r3, #8]
 8002138:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800213c:	d003      	beq.n	8002146 <HAL_ADC_Init+0x146>
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	689b      	ldr	r3, [r3, #8]
 8002142:	2b01      	cmp	r3, #1
 8002144:	d104      	bne.n	8002150 <HAL_ADC_Init+0x150>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	691b      	ldr	r3, [r3, #16]
 800214a:	3b01      	subs	r3, #1
 800214c:	051b      	lsls	r3, r3, #20
 800214e:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002156:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	68fa      	ldr	r2, [r7, #12]
 8002160:	430a      	orrs	r2, r1
 8002162:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	689a      	ldr	r2, [r3, #8]
 800216a:	4b19      	ldr	r3, [pc, #100]	; (80021d0 <HAL_ADC_Init+0x1d0>)
 800216c:	4013      	ands	r3, r2
 800216e:	68ba      	ldr	r2, [r7, #8]
 8002170:	429a      	cmp	r2, r3
 8002172:	d10b      	bne.n	800218c <HAL_ADC_Init+0x18c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	2200      	movs	r2, #0
 8002178:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800217e:	f023 0303 	bic.w	r3, r3, #3
 8002182:	f043 0201 	orr.w	r2, r3, #1
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800218a:	e018      	b.n	80021be <HAL_ADC_Init+0x1be>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002190:	f023 0312 	bic.w	r3, r3, #18
 8002194:	f043 0210 	orr.w	r2, r3, #16
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021a0:	f043 0201 	orr.w	r2, r3, #1
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 80021a8:	2301      	movs	r3, #1
 80021aa:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80021ac:	e007      	b.n	80021be <HAL_ADC_Init+0x1be>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021b2:	f043 0210 	orr.w	r2, r3, #16
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 80021ba:	2301      	movs	r3, #1
 80021bc:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80021be:	7dfb      	ldrb	r3, [r7, #23]
}
 80021c0:	4618      	mov	r0, r3
 80021c2:	3718      	adds	r7, #24
 80021c4:	46bd      	mov	sp, r7
 80021c6:	bd80      	pop	{r7, pc}
 80021c8:	40013c00 	.word	0x40013c00
 80021cc:	ffe1f7fd 	.word	0xffe1f7fd
 80021d0:	ff1f0efe 	.word	0xff1f0efe

080021d4 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 80021d4:	b480      	push	{r7}
 80021d6:	b085      	sub	sp, #20
 80021d8:	af00      	add	r7, sp, #0
 80021da:	6078      	str	r0, [r7, #4]
 80021dc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80021de:	2300      	movs	r3, #0
 80021e0:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 80021e2:	2300      	movs	r3, #0
 80021e4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80021ec:	2b01      	cmp	r3, #1
 80021ee:	d101      	bne.n	80021f4 <HAL_ADC_ConfigChannel+0x20>
 80021f0:	2302      	movs	r3, #2
 80021f2:	e0dc      	b.n	80023ae <HAL_ADC_ConfigChannel+0x1da>
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	2201      	movs	r2, #1
 80021f8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80021fc:	683b      	ldr	r3, [r7, #0]
 80021fe:	685b      	ldr	r3, [r3, #4]
 8002200:	2b06      	cmp	r3, #6
 8002202:	d81c      	bhi.n	800223e <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800220a:	683b      	ldr	r3, [r7, #0]
 800220c:	685a      	ldr	r2, [r3, #4]
 800220e:	4613      	mov	r3, r2
 8002210:	009b      	lsls	r3, r3, #2
 8002212:	4413      	add	r3, r2
 8002214:	3b05      	subs	r3, #5
 8002216:	221f      	movs	r2, #31
 8002218:	fa02 f303 	lsl.w	r3, r2, r3
 800221c:	43db      	mvns	r3, r3
 800221e:	4019      	ands	r1, r3
 8002220:	683b      	ldr	r3, [r7, #0]
 8002222:	6818      	ldr	r0, [r3, #0]
 8002224:	683b      	ldr	r3, [r7, #0]
 8002226:	685a      	ldr	r2, [r3, #4]
 8002228:	4613      	mov	r3, r2
 800222a:	009b      	lsls	r3, r3, #2
 800222c:	4413      	add	r3, r2
 800222e:	3b05      	subs	r3, #5
 8002230:	fa00 f203 	lsl.w	r2, r0, r3
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	430a      	orrs	r2, r1
 800223a:	635a      	str	r2, [r3, #52]	; 0x34
 800223c:	e03c      	b.n	80022b8 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800223e:	683b      	ldr	r3, [r7, #0]
 8002240:	685b      	ldr	r3, [r3, #4]
 8002242:	2b0c      	cmp	r3, #12
 8002244:	d81c      	bhi.n	8002280 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800224c:	683b      	ldr	r3, [r7, #0]
 800224e:	685a      	ldr	r2, [r3, #4]
 8002250:	4613      	mov	r3, r2
 8002252:	009b      	lsls	r3, r3, #2
 8002254:	4413      	add	r3, r2
 8002256:	3b23      	subs	r3, #35	; 0x23
 8002258:	221f      	movs	r2, #31
 800225a:	fa02 f303 	lsl.w	r3, r2, r3
 800225e:	43db      	mvns	r3, r3
 8002260:	4019      	ands	r1, r3
 8002262:	683b      	ldr	r3, [r7, #0]
 8002264:	6818      	ldr	r0, [r3, #0]
 8002266:	683b      	ldr	r3, [r7, #0]
 8002268:	685a      	ldr	r2, [r3, #4]
 800226a:	4613      	mov	r3, r2
 800226c:	009b      	lsls	r3, r3, #2
 800226e:	4413      	add	r3, r2
 8002270:	3b23      	subs	r3, #35	; 0x23
 8002272:	fa00 f203 	lsl.w	r2, r0, r3
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	430a      	orrs	r2, r1
 800227c:	631a      	str	r2, [r3, #48]	; 0x30
 800227e:	e01b      	b.n	80022b8 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002286:	683b      	ldr	r3, [r7, #0]
 8002288:	685a      	ldr	r2, [r3, #4]
 800228a:	4613      	mov	r3, r2
 800228c:	009b      	lsls	r3, r3, #2
 800228e:	4413      	add	r3, r2
 8002290:	3b41      	subs	r3, #65	; 0x41
 8002292:	221f      	movs	r2, #31
 8002294:	fa02 f303 	lsl.w	r3, r2, r3
 8002298:	43db      	mvns	r3, r3
 800229a:	4019      	ands	r1, r3
 800229c:	683b      	ldr	r3, [r7, #0]
 800229e:	6818      	ldr	r0, [r3, #0]
 80022a0:	683b      	ldr	r3, [r7, #0]
 80022a2:	685a      	ldr	r2, [r3, #4]
 80022a4:	4613      	mov	r3, r2
 80022a6:	009b      	lsls	r3, r3, #2
 80022a8:	4413      	add	r3, r2
 80022aa:	3b41      	subs	r3, #65	; 0x41
 80022ac:	fa00 f203 	lsl.w	r2, r0, r3
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	430a      	orrs	r2, r1
 80022b6:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80022b8:	683b      	ldr	r3, [r7, #0]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	2b09      	cmp	r3, #9
 80022be:	d91c      	bls.n	80022fa <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	68d9      	ldr	r1, [r3, #12]
 80022c6:	683b      	ldr	r3, [r7, #0]
 80022c8:	681a      	ldr	r2, [r3, #0]
 80022ca:	4613      	mov	r3, r2
 80022cc:	005b      	lsls	r3, r3, #1
 80022ce:	4413      	add	r3, r2
 80022d0:	3b1e      	subs	r3, #30
 80022d2:	2207      	movs	r2, #7
 80022d4:	fa02 f303 	lsl.w	r3, r2, r3
 80022d8:	43db      	mvns	r3, r3
 80022da:	4019      	ands	r1, r3
 80022dc:	683b      	ldr	r3, [r7, #0]
 80022de:	6898      	ldr	r0, [r3, #8]
 80022e0:	683b      	ldr	r3, [r7, #0]
 80022e2:	681a      	ldr	r2, [r3, #0]
 80022e4:	4613      	mov	r3, r2
 80022e6:	005b      	lsls	r3, r3, #1
 80022e8:	4413      	add	r3, r2
 80022ea:	3b1e      	subs	r3, #30
 80022ec:	fa00 f203 	lsl.w	r2, r0, r3
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	430a      	orrs	r2, r1
 80022f6:	60da      	str	r2, [r3, #12]
 80022f8:	e019      	b.n	800232e <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	6919      	ldr	r1, [r3, #16]
 8002300:	683b      	ldr	r3, [r7, #0]
 8002302:	681a      	ldr	r2, [r3, #0]
 8002304:	4613      	mov	r3, r2
 8002306:	005b      	lsls	r3, r3, #1
 8002308:	4413      	add	r3, r2
 800230a:	2207      	movs	r2, #7
 800230c:	fa02 f303 	lsl.w	r3, r2, r3
 8002310:	43db      	mvns	r3, r3
 8002312:	4019      	ands	r1, r3
 8002314:	683b      	ldr	r3, [r7, #0]
 8002316:	6898      	ldr	r0, [r3, #8]
 8002318:	683b      	ldr	r3, [r7, #0]
 800231a:	681a      	ldr	r2, [r3, #0]
 800231c:	4613      	mov	r3, r2
 800231e:	005b      	lsls	r3, r3, #1
 8002320:	4413      	add	r3, r2
 8002322:	fa00 f203 	lsl.w	r2, r0, r3
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	430a      	orrs	r2, r1
 800232c:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800232e:	683b      	ldr	r3, [r7, #0]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	2b10      	cmp	r3, #16
 8002334:	d003      	beq.n	800233e <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8002336:	683b      	ldr	r3, [r7, #0]
 8002338:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800233a:	2b11      	cmp	r3, #17
 800233c:	d132      	bne.n	80023a4 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	4a1d      	ldr	r2, [pc, #116]	; (80023b8 <HAL_ADC_ConfigChannel+0x1e4>)
 8002344:	4293      	cmp	r3, r2
 8002346:	d125      	bne.n	8002394 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	689b      	ldr	r3, [r3, #8]
 800234e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002352:	2b00      	cmp	r3, #0
 8002354:	d126      	bne.n	80023a4 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	689a      	ldr	r2, [r3, #8]
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8002364:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002366:	683b      	ldr	r3, [r7, #0]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	2b10      	cmp	r3, #16
 800236c:	d11a      	bne.n	80023a4 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800236e:	4b13      	ldr	r3, [pc, #76]	; (80023bc <HAL_ADC_ConfigChannel+0x1e8>)
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	4a13      	ldr	r2, [pc, #76]	; (80023c0 <HAL_ADC_ConfigChannel+0x1ec>)
 8002374:	fba2 2303 	umull	r2, r3, r2, r3
 8002378:	0c9a      	lsrs	r2, r3, #18
 800237a:	4613      	mov	r3, r2
 800237c:	009b      	lsls	r3, r3, #2
 800237e:	4413      	add	r3, r2
 8002380:	005b      	lsls	r3, r3, #1
 8002382:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002384:	e002      	b.n	800238c <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8002386:	68bb      	ldr	r3, [r7, #8]
 8002388:	3b01      	subs	r3, #1
 800238a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800238c:	68bb      	ldr	r3, [r7, #8]
 800238e:	2b00      	cmp	r3, #0
 8002390:	d1f9      	bne.n	8002386 <HAL_ADC_ConfigChannel+0x1b2>
 8002392:	e007      	b.n	80023a4 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002398:	f043 0220 	orr.w	r2, r3, #32
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 80023a0:	2301      	movs	r3, #1
 80023a2:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	2200      	movs	r2, #0
 80023a8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80023ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80023ae:	4618      	mov	r0, r3
 80023b0:	3714      	adds	r7, #20
 80023b2:	46bd      	mov	sp, r7
 80023b4:	bc80      	pop	{r7}
 80023b6:	4770      	bx	lr
 80023b8:	40012400 	.word	0x40012400
 80023bc:	20000000 	.word	0x20000000
 80023c0:	431bde83 	.word	0x431bde83

080023c4 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80023c4:	b580      	push	{r7, lr}
 80023c6:	b084      	sub	sp, #16
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80023cc:	2300      	movs	r3, #0
 80023ce:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	689b      	ldr	r3, [r3, #8]
 80023d6:	f003 0301 	and.w	r3, r3, #1
 80023da:	2b01      	cmp	r3, #1
 80023dc:	d12e      	bne.n	800243c <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	689a      	ldr	r2, [r3, #8]
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	f022 0201 	bic.w	r2, r2, #1
 80023ec:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 80023ee:	f7ff fdd9 	bl	8001fa4 <HAL_GetTick>
 80023f2:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 80023f4:	e01b      	b.n	800242e <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80023f6:	f7ff fdd5 	bl	8001fa4 <HAL_GetTick>
 80023fa:	4602      	mov	r2, r0
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	1ad3      	subs	r3, r2, r3
 8002400:	2b02      	cmp	r3, #2
 8002402:	d914      	bls.n	800242e <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	689b      	ldr	r3, [r3, #8]
 800240a:	f003 0301 	and.w	r3, r3, #1
 800240e:	2b01      	cmp	r3, #1
 8002410:	d10d      	bne.n	800242e <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002416:	f043 0210 	orr.w	r2, r3, #16
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002422:	f043 0201 	orr.w	r2, r3, #1
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 800242a:	2301      	movs	r3, #1
 800242c:	e007      	b.n	800243e <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	689b      	ldr	r3, [r3, #8]
 8002434:	f003 0301 	and.w	r3, r3, #1
 8002438:	2b01      	cmp	r3, #1
 800243a:	d0dc      	beq.n	80023f6 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 800243c:	2300      	movs	r3, #0
}
 800243e:	4618      	mov	r0, r3
 8002440:	3710      	adds	r7, #16
 8002442:	46bd      	mov	sp, r7
 8002444:	bd80      	pop	{r7, pc}
	...

08002448 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002448:	b480      	push	{r7}
 800244a:	b085      	sub	sp, #20
 800244c:	af00      	add	r7, sp, #0
 800244e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	f003 0307 	and.w	r3, r3, #7
 8002456:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002458:	4b0c      	ldr	r3, [pc, #48]	; (800248c <__NVIC_SetPriorityGrouping+0x44>)
 800245a:	68db      	ldr	r3, [r3, #12]
 800245c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800245e:	68ba      	ldr	r2, [r7, #8]
 8002460:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002464:	4013      	ands	r3, r2
 8002466:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800246c:	68bb      	ldr	r3, [r7, #8]
 800246e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002470:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002474:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002478:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800247a:	4a04      	ldr	r2, [pc, #16]	; (800248c <__NVIC_SetPriorityGrouping+0x44>)
 800247c:	68bb      	ldr	r3, [r7, #8]
 800247e:	60d3      	str	r3, [r2, #12]
}
 8002480:	bf00      	nop
 8002482:	3714      	adds	r7, #20
 8002484:	46bd      	mov	sp, r7
 8002486:	bc80      	pop	{r7}
 8002488:	4770      	bx	lr
 800248a:	bf00      	nop
 800248c:	e000ed00 	.word	0xe000ed00

08002490 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002490:	b480      	push	{r7}
 8002492:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002494:	4b04      	ldr	r3, [pc, #16]	; (80024a8 <__NVIC_GetPriorityGrouping+0x18>)
 8002496:	68db      	ldr	r3, [r3, #12]
 8002498:	0a1b      	lsrs	r3, r3, #8
 800249a:	f003 0307 	and.w	r3, r3, #7
}
 800249e:	4618      	mov	r0, r3
 80024a0:	46bd      	mov	sp, r7
 80024a2:	bc80      	pop	{r7}
 80024a4:	4770      	bx	lr
 80024a6:	bf00      	nop
 80024a8:	e000ed00 	.word	0xe000ed00

080024ac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80024ac:	b480      	push	{r7}
 80024ae:	b083      	sub	sp, #12
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	4603      	mov	r3, r0
 80024b4:	6039      	str	r1, [r7, #0]
 80024b6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80024b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024bc:	2b00      	cmp	r3, #0
 80024be:	db0a      	blt.n	80024d6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024c0:	683b      	ldr	r3, [r7, #0]
 80024c2:	b2da      	uxtb	r2, r3
 80024c4:	490c      	ldr	r1, [pc, #48]	; (80024f8 <__NVIC_SetPriority+0x4c>)
 80024c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024ca:	0112      	lsls	r2, r2, #4
 80024cc:	b2d2      	uxtb	r2, r2
 80024ce:	440b      	add	r3, r1
 80024d0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80024d4:	e00a      	b.n	80024ec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024d6:	683b      	ldr	r3, [r7, #0]
 80024d8:	b2da      	uxtb	r2, r3
 80024da:	4908      	ldr	r1, [pc, #32]	; (80024fc <__NVIC_SetPriority+0x50>)
 80024dc:	79fb      	ldrb	r3, [r7, #7]
 80024de:	f003 030f 	and.w	r3, r3, #15
 80024e2:	3b04      	subs	r3, #4
 80024e4:	0112      	lsls	r2, r2, #4
 80024e6:	b2d2      	uxtb	r2, r2
 80024e8:	440b      	add	r3, r1
 80024ea:	761a      	strb	r2, [r3, #24]
}
 80024ec:	bf00      	nop
 80024ee:	370c      	adds	r7, #12
 80024f0:	46bd      	mov	sp, r7
 80024f2:	bc80      	pop	{r7}
 80024f4:	4770      	bx	lr
 80024f6:	bf00      	nop
 80024f8:	e000e100 	.word	0xe000e100
 80024fc:	e000ed00 	.word	0xe000ed00

08002500 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002500:	b480      	push	{r7}
 8002502:	b089      	sub	sp, #36	; 0x24
 8002504:	af00      	add	r7, sp, #0
 8002506:	60f8      	str	r0, [r7, #12]
 8002508:	60b9      	str	r1, [r7, #8]
 800250a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	f003 0307 	and.w	r3, r3, #7
 8002512:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002514:	69fb      	ldr	r3, [r7, #28]
 8002516:	f1c3 0307 	rsb	r3, r3, #7
 800251a:	2b04      	cmp	r3, #4
 800251c:	bf28      	it	cs
 800251e:	2304      	movcs	r3, #4
 8002520:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002522:	69fb      	ldr	r3, [r7, #28]
 8002524:	3304      	adds	r3, #4
 8002526:	2b06      	cmp	r3, #6
 8002528:	d902      	bls.n	8002530 <NVIC_EncodePriority+0x30>
 800252a:	69fb      	ldr	r3, [r7, #28]
 800252c:	3b03      	subs	r3, #3
 800252e:	e000      	b.n	8002532 <NVIC_EncodePriority+0x32>
 8002530:	2300      	movs	r3, #0
 8002532:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002534:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002538:	69bb      	ldr	r3, [r7, #24]
 800253a:	fa02 f303 	lsl.w	r3, r2, r3
 800253e:	43da      	mvns	r2, r3
 8002540:	68bb      	ldr	r3, [r7, #8]
 8002542:	401a      	ands	r2, r3
 8002544:	697b      	ldr	r3, [r7, #20]
 8002546:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002548:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800254c:	697b      	ldr	r3, [r7, #20]
 800254e:	fa01 f303 	lsl.w	r3, r1, r3
 8002552:	43d9      	mvns	r1, r3
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002558:	4313      	orrs	r3, r2
         );
}
 800255a:	4618      	mov	r0, r3
 800255c:	3724      	adds	r7, #36	; 0x24
 800255e:	46bd      	mov	sp, r7
 8002560:	bc80      	pop	{r7}
 8002562:	4770      	bx	lr

08002564 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002564:	b580      	push	{r7, lr}
 8002566:	b082      	sub	sp, #8
 8002568:	af00      	add	r7, sp, #0
 800256a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	3b01      	subs	r3, #1
 8002570:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002574:	d301      	bcc.n	800257a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002576:	2301      	movs	r3, #1
 8002578:	e00f      	b.n	800259a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800257a:	4a0a      	ldr	r2, [pc, #40]	; (80025a4 <SysTick_Config+0x40>)
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	3b01      	subs	r3, #1
 8002580:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002582:	210f      	movs	r1, #15
 8002584:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002588:	f7ff ff90 	bl	80024ac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800258c:	4b05      	ldr	r3, [pc, #20]	; (80025a4 <SysTick_Config+0x40>)
 800258e:	2200      	movs	r2, #0
 8002590:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002592:	4b04      	ldr	r3, [pc, #16]	; (80025a4 <SysTick_Config+0x40>)
 8002594:	2207      	movs	r2, #7
 8002596:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002598:	2300      	movs	r3, #0
}
 800259a:	4618      	mov	r0, r3
 800259c:	3708      	adds	r7, #8
 800259e:	46bd      	mov	sp, r7
 80025a0:	bd80      	pop	{r7, pc}
 80025a2:	bf00      	nop
 80025a4:	e000e010 	.word	0xe000e010

080025a8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80025a8:	b580      	push	{r7, lr}
 80025aa:	b082      	sub	sp, #8
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80025b0:	6878      	ldr	r0, [r7, #4]
 80025b2:	f7ff ff49 	bl	8002448 <__NVIC_SetPriorityGrouping>
}
 80025b6:	bf00      	nop
 80025b8:	3708      	adds	r7, #8
 80025ba:	46bd      	mov	sp, r7
 80025bc:	bd80      	pop	{r7, pc}

080025be <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80025be:	b580      	push	{r7, lr}
 80025c0:	b086      	sub	sp, #24
 80025c2:	af00      	add	r7, sp, #0
 80025c4:	4603      	mov	r3, r0
 80025c6:	60b9      	str	r1, [r7, #8]
 80025c8:	607a      	str	r2, [r7, #4]
 80025ca:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80025cc:	2300      	movs	r3, #0
 80025ce:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80025d0:	f7ff ff5e 	bl	8002490 <__NVIC_GetPriorityGrouping>
 80025d4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80025d6:	687a      	ldr	r2, [r7, #4]
 80025d8:	68b9      	ldr	r1, [r7, #8]
 80025da:	6978      	ldr	r0, [r7, #20]
 80025dc:	f7ff ff90 	bl	8002500 <NVIC_EncodePriority>
 80025e0:	4602      	mov	r2, r0
 80025e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80025e6:	4611      	mov	r1, r2
 80025e8:	4618      	mov	r0, r3
 80025ea:	f7ff ff5f 	bl	80024ac <__NVIC_SetPriority>
}
 80025ee:	bf00      	nop
 80025f0:	3718      	adds	r7, #24
 80025f2:	46bd      	mov	sp, r7
 80025f4:	bd80      	pop	{r7, pc}

080025f6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80025f6:	b580      	push	{r7, lr}
 80025f8:	b082      	sub	sp, #8
 80025fa:	af00      	add	r7, sp, #0
 80025fc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80025fe:	6878      	ldr	r0, [r7, #4]
 8002600:	f7ff ffb0 	bl	8002564 <SysTick_Config>
 8002604:	4603      	mov	r3, r0
}
 8002606:	4618      	mov	r0, r3
 8002608:	3708      	adds	r7, #8
 800260a:	46bd      	mov	sp, r7
 800260c:	bd80      	pop	{r7, pc}
	...

08002610 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002610:	b480      	push	{r7}
 8002612:	b08b      	sub	sp, #44	; 0x2c
 8002614:	af00      	add	r7, sp, #0
 8002616:	6078      	str	r0, [r7, #4]
 8002618:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800261a:	2300      	movs	r3, #0
 800261c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800261e:	2300      	movs	r3, #0
 8002620:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002622:	e179      	b.n	8002918 <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002624:	2201      	movs	r2, #1
 8002626:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002628:	fa02 f303 	lsl.w	r3, r2, r3
 800262c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800262e:	683b      	ldr	r3, [r7, #0]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	69fa      	ldr	r2, [r7, #28]
 8002634:	4013      	ands	r3, r2
 8002636:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002638:	69ba      	ldr	r2, [r7, #24]
 800263a:	69fb      	ldr	r3, [r7, #28]
 800263c:	429a      	cmp	r2, r3
 800263e:	f040 8168 	bne.w	8002912 <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002642:	683b      	ldr	r3, [r7, #0]
 8002644:	685b      	ldr	r3, [r3, #4]
 8002646:	4a96      	ldr	r2, [pc, #600]	; (80028a0 <HAL_GPIO_Init+0x290>)
 8002648:	4293      	cmp	r3, r2
 800264a:	d05e      	beq.n	800270a <HAL_GPIO_Init+0xfa>
 800264c:	4a94      	ldr	r2, [pc, #592]	; (80028a0 <HAL_GPIO_Init+0x290>)
 800264e:	4293      	cmp	r3, r2
 8002650:	d875      	bhi.n	800273e <HAL_GPIO_Init+0x12e>
 8002652:	4a94      	ldr	r2, [pc, #592]	; (80028a4 <HAL_GPIO_Init+0x294>)
 8002654:	4293      	cmp	r3, r2
 8002656:	d058      	beq.n	800270a <HAL_GPIO_Init+0xfa>
 8002658:	4a92      	ldr	r2, [pc, #584]	; (80028a4 <HAL_GPIO_Init+0x294>)
 800265a:	4293      	cmp	r3, r2
 800265c:	d86f      	bhi.n	800273e <HAL_GPIO_Init+0x12e>
 800265e:	4a92      	ldr	r2, [pc, #584]	; (80028a8 <HAL_GPIO_Init+0x298>)
 8002660:	4293      	cmp	r3, r2
 8002662:	d052      	beq.n	800270a <HAL_GPIO_Init+0xfa>
 8002664:	4a90      	ldr	r2, [pc, #576]	; (80028a8 <HAL_GPIO_Init+0x298>)
 8002666:	4293      	cmp	r3, r2
 8002668:	d869      	bhi.n	800273e <HAL_GPIO_Init+0x12e>
 800266a:	4a90      	ldr	r2, [pc, #576]	; (80028ac <HAL_GPIO_Init+0x29c>)
 800266c:	4293      	cmp	r3, r2
 800266e:	d04c      	beq.n	800270a <HAL_GPIO_Init+0xfa>
 8002670:	4a8e      	ldr	r2, [pc, #568]	; (80028ac <HAL_GPIO_Init+0x29c>)
 8002672:	4293      	cmp	r3, r2
 8002674:	d863      	bhi.n	800273e <HAL_GPIO_Init+0x12e>
 8002676:	4a8e      	ldr	r2, [pc, #568]	; (80028b0 <HAL_GPIO_Init+0x2a0>)
 8002678:	4293      	cmp	r3, r2
 800267a:	d046      	beq.n	800270a <HAL_GPIO_Init+0xfa>
 800267c:	4a8c      	ldr	r2, [pc, #560]	; (80028b0 <HAL_GPIO_Init+0x2a0>)
 800267e:	4293      	cmp	r3, r2
 8002680:	d85d      	bhi.n	800273e <HAL_GPIO_Init+0x12e>
 8002682:	2b12      	cmp	r3, #18
 8002684:	d82a      	bhi.n	80026dc <HAL_GPIO_Init+0xcc>
 8002686:	2b12      	cmp	r3, #18
 8002688:	d859      	bhi.n	800273e <HAL_GPIO_Init+0x12e>
 800268a:	a201      	add	r2, pc, #4	; (adr r2, 8002690 <HAL_GPIO_Init+0x80>)
 800268c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002690:	0800270b 	.word	0x0800270b
 8002694:	080026e5 	.word	0x080026e5
 8002698:	080026f7 	.word	0x080026f7
 800269c:	08002739 	.word	0x08002739
 80026a0:	0800273f 	.word	0x0800273f
 80026a4:	0800273f 	.word	0x0800273f
 80026a8:	0800273f 	.word	0x0800273f
 80026ac:	0800273f 	.word	0x0800273f
 80026b0:	0800273f 	.word	0x0800273f
 80026b4:	0800273f 	.word	0x0800273f
 80026b8:	0800273f 	.word	0x0800273f
 80026bc:	0800273f 	.word	0x0800273f
 80026c0:	0800273f 	.word	0x0800273f
 80026c4:	0800273f 	.word	0x0800273f
 80026c8:	0800273f 	.word	0x0800273f
 80026cc:	0800273f 	.word	0x0800273f
 80026d0:	0800273f 	.word	0x0800273f
 80026d4:	080026ed 	.word	0x080026ed
 80026d8:	08002701 	.word	0x08002701
 80026dc:	4a75      	ldr	r2, [pc, #468]	; (80028b4 <HAL_GPIO_Init+0x2a4>)
 80026de:	4293      	cmp	r3, r2
 80026e0:	d013      	beq.n	800270a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80026e2:	e02c      	b.n	800273e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80026e4:	683b      	ldr	r3, [r7, #0]
 80026e6:	68db      	ldr	r3, [r3, #12]
 80026e8:	623b      	str	r3, [r7, #32]
          break;
 80026ea:	e029      	b.n	8002740 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80026ec:	683b      	ldr	r3, [r7, #0]
 80026ee:	68db      	ldr	r3, [r3, #12]
 80026f0:	3304      	adds	r3, #4
 80026f2:	623b      	str	r3, [r7, #32]
          break;
 80026f4:	e024      	b.n	8002740 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80026f6:	683b      	ldr	r3, [r7, #0]
 80026f8:	68db      	ldr	r3, [r3, #12]
 80026fa:	3308      	adds	r3, #8
 80026fc:	623b      	str	r3, [r7, #32]
          break;
 80026fe:	e01f      	b.n	8002740 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002700:	683b      	ldr	r3, [r7, #0]
 8002702:	68db      	ldr	r3, [r3, #12]
 8002704:	330c      	adds	r3, #12
 8002706:	623b      	str	r3, [r7, #32]
          break;
 8002708:	e01a      	b.n	8002740 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800270a:	683b      	ldr	r3, [r7, #0]
 800270c:	689b      	ldr	r3, [r3, #8]
 800270e:	2b00      	cmp	r3, #0
 8002710:	d102      	bne.n	8002718 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002712:	2304      	movs	r3, #4
 8002714:	623b      	str	r3, [r7, #32]
          break;
 8002716:	e013      	b.n	8002740 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002718:	683b      	ldr	r3, [r7, #0]
 800271a:	689b      	ldr	r3, [r3, #8]
 800271c:	2b01      	cmp	r3, #1
 800271e:	d105      	bne.n	800272c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002720:	2308      	movs	r3, #8
 8002722:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	69fa      	ldr	r2, [r7, #28]
 8002728:	611a      	str	r2, [r3, #16]
          break;
 800272a:	e009      	b.n	8002740 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800272c:	2308      	movs	r3, #8
 800272e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	69fa      	ldr	r2, [r7, #28]
 8002734:	615a      	str	r2, [r3, #20]
          break;
 8002736:	e003      	b.n	8002740 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002738:	2300      	movs	r3, #0
 800273a:	623b      	str	r3, [r7, #32]
          break;
 800273c:	e000      	b.n	8002740 <HAL_GPIO_Init+0x130>
          break;
 800273e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002740:	69bb      	ldr	r3, [r7, #24]
 8002742:	2bff      	cmp	r3, #255	; 0xff
 8002744:	d801      	bhi.n	800274a <HAL_GPIO_Init+0x13a>
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	e001      	b.n	800274e <HAL_GPIO_Init+0x13e>
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	3304      	adds	r3, #4
 800274e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002750:	69bb      	ldr	r3, [r7, #24]
 8002752:	2bff      	cmp	r3, #255	; 0xff
 8002754:	d802      	bhi.n	800275c <HAL_GPIO_Init+0x14c>
 8002756:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002758:	009b      	lsls	r3, r3, #2
 800275a:	e002      	b.n	8002762 <HAL_GPIO_Init+0x152>
 800275c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800275e:	3b08      	subs	r3, #8
 8002760:	009b      	lsls	r3, r3, #2
 8002762:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002764:	697b      	ldr	r3, [r7, #20]
 8002766:	681a      	ldr	r2, [r3, #0]
 8002768:	210f      	movs	r1, #15
 800276a:	693b      	ldr	r3, [r7, #16]
 800276c:	fa01 f303 	lsl.w	r3, r1, r3
 8002770:	43db      	mvns	r3, r3
 8002772:	401a      	ands	r2, r3
 8002774:	6a39      	ldr	r1, [r7, #32]
 8002776:	693b      	ldr	r3, [r7, #16]
 8002778:	fa01 f303 	lsl.w	r3, r1, r3
 800277c:	431a      	orrs	r2, r3
 800277e:	697b      	ldr	r3, [r7, #20]
 8002780:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002782:	683b      	ldr	r3, [r7, #0]
 8002784:	685b      	ldr	r3, [r3, #4]
 8002786:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800278a:	2b00      	cmp	r3, #0
 800278c:	f000 80c1 	beq.w	8002912 <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002790:	4b49      	ldr	r3, [pc, #292]	; (80028b8 <HAL_GPIO_Init+0x2a8>)
 8002792:	699b      	ldr	r3, [r3, #24]
 8002794:	4a48      	ldr	r2, [pc, #288]	; (80028b8 <HAL_GPIO_Init+0x2a8>)
 8002796:	f043 0301 	orr.w	r3, r3, #1
 800279a:	6193      	str	r3, [r2, #24]
 800279c:	4b46      	ldr	r3, [pc, #280]	; (80028b8 <HAL_GPIO_Init+0x2a8>)
 800279e:	699b      	ldr	r3, [r3, #24]
 80027a0:	f003 0301 	and.w	r3, r3, #1
 80027a4:	60bb      	str	r3, [r7, #8]
 80027a6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80027a8:	4a44      	ldr	r2, [pc, #272]	; (80028bc <HAL_GPIO_Init+0x2ac>)
 80027aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027ac:	089b      	lsrs	r3, r3, #2
 80027ae:	3302      	adds	r3, #2
 80027b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80027b4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80027b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027b8:	f003 0303 	and.w	r3, r3, #3
 80027bc:	009b      	lsls	r3, r3, #2
 80027be:	220f      	movs	r2, #15
 80027c0:	fa02 f303 	lsl.w	r3, r2, r3
 80027c4:	43db      	mvns	r3, r3
 80027c6:	68fa      	ldr	r2, [r7, #12]
 80027c8:	4013      	ands	r3, r2
 80027ca:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	4a3c      	ldr	r2, [pc, #240]	; (80028c0 <HAL_GPIO_Init+0x2b0>)
 80027d0:	4293      	cmp	r3, r2
 80027d2:	d01f      	beq.n	8002814 <HAL_GPIO_Init+0x204>
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	4a3b      	ldr	r2, [pc, #236]	; (80028c4 <HAL_GPIO_Init+0x2b4>)
 80027d8:	4293      	cmp	r3, r2
 80027da:	d019      	beq.n	8002810 <HAL_GPIO_Init+0x200>
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	4a3a      	ldr	r2, [pc, #232]	; (80028c8 <HAL_GPIO_Init+0x2b8>)
 80027e0:	4293      	cmp	r3, r2
 80027e2:	d013      	beq.n	800280c <HAL_GPIO_Init+0x1fc>
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	4a39      	ldr	r2, [pc, #228]	; (80028cc <HAL_GPIO_Init+0x2bc>)
 80027e8:	4293      	cmp	r3, r2
 80027ea:	d00d      	beq.n	8002808 <HAL_GPIO_Init+0x1f8>
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	4a38      	ldr	r2, [pc, #224]	; (80028d0 <HAL_GPIO_Init+0x2c0>)
 80027f0:	4293      	cmp	r3, r2
 80027f2:	d007      	beq.n	8002804 <HAL_GPIO_Init+0x1f4>
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	4a37      	ldr	r2, [pc, #220]	; (80028d4 <HAL_GPIO_Init+0x2c4>)
 80027f8:	4293      	cmp	r3, r2
 80027fa:	d101      	bne.n	8002800 <HAL_GPIO_Init+0x1f0>
 80027fc:	2305      	movs	r3, #5
 80027fe:	e00a      	b.n	8002816 <HAL_GPIO_Init+0x206>
 8002800:	2306      	movs	r3, #6
 8002802:	e008      	b.n	8002816 <HAL_GPIO_Init+0x206>
 8002804:	2304      	movs	r3, #4
 8002806:	e006      	b.n	8002816 <HAL_GPIO_Init+0x206>
 8002808:	2303      	movs	r3, #3
 800280a:	e004      	b.n	8002816 <HAL_GPIO_Init+0x206>
 800280c:	2302      	movs	r3, #2
 800280e:	e002      	b.n	8002816 <HAL_GPIO_Init+0x206>
 8002810:	2301      	movs	r3, #1
 8002812:	e000      	b.n	8002816 <HAL_GPIO_Init+0x206>
 8002814:	2300      	movs	r3, #0
 8002816:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002818:	f002 0203 	and.w	r2, r2, #3
 800281c:	0092      	lsls	r2, r2, #2
 800281e:	4093      	lsls	r3, r2
 8002820:	68fa      	ldr	r2, [r7, #12]
 8002822:	4313      	orrs	r3, r2
 8002824:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002826:	4925      	ldr	r1, [pc, #148]	; (80028bc <HAL_GPIO_Init+0x2ac>)
 8002828:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800282a:	089b      	lsrs	r3, r3, #2
 800282c:	3302      	adds	r3, #2
 800282e:	68fa      	ldr	r2, [r7, #12]
 8002830:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002834:	683b      	ldr	r3, [r7, #0]
 8002836:	685b      	ldr	r3, [r3, #4]
 8002838:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800283c:	2b00      	cmp	r3, #0
 800283e:	d006      	beq.n	800284e <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002840:	4b25      	ldr	r3, [pc, #148]	; (80028d8 <HAL_GPIO_Init+0x2c8>)
 8002842:	681a      	ldr	r2, [r3, #0]
 8002844:	4924      	ldr	r1, [pc, #144]	; (80028d8 <HAL_GPIO_Init+0x2c8>)
 8002846:	69bb      	ldr	r3, [r7, #24]
 8002848:	4313      	orrs	r3, r2
 800284a:	600b      	str	r3, [r1, #0]
 800284c:	e006      	b.n	800285c <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800284e:	4b22      	ldr	r3, [pc, #136]	; (80028d8 <HAL_GPIO_Init+0x2c8>)
 8002850:	681a      	ldr	r2, [r3, #0]
 8002852:	69bb      	ldr	r3, [r7, #24]
 8002854:	43db      	mvns	r3, r3
 8002856:	4920      	ldr	r1, [pc, #128]	; (80028d8 <HAL_GPIO_Init+0x2c8>)
 8002858:	4013      	ands	r3, r2
 800285a:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800285c:	683b      	ldr	r3, [r7, #0]
 800285e:	685b      	ldr	r3, [r3, #4]
 8002860:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002864:	2b00      	cmp	r3, #0
 8002866:	d006      	beq.n	8002876 <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002868:	4b1b      	ldr	r3, [pc, #108]	; (80028d8 <HAL_GPIO_Init+0x2c8>)
 800286a:	685a      	ldr	r2, [r3, #4]
 800286c:	491a      	ldr	r1, [pc, #104]	; (80028d8 <HAL_GPIO_Init+0x2c8>)
 800286e:	69bb      	ldr	r3, [r7, #24]
 8002870:	4313      	orrs	r3, r2
 8002872:	604b      	str	r3, [r1, #4]
 8002874:	e006      	b.n	8002884 <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002876:	4b18      	ldr	r3, [pc, #96]	; (80028d8 <HAL_GPIO_Init+0x2c8>)
 8002878:	685a      	ldr	r2, [r3, #4]
 800287a:	69bb      	ldr	r3, [r7, #24]
 800287c:	43db      	mvns	r3, r3
 800287e:	4916      	ldr	r1, [pc, #88]	; (80028d8 <HAL_GPIO_Init+0x2c8>)
 8002880:	4013      	ands	r3, r2
 8002882:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002884:	683b      	ldr	r3, [r7, #0]
 8002886:	685b      	ldr	r3, [r3, #4]
 8002888:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800288c:	2b00      	cmp	r3, #0
 800288e:	d025      	beq.n	80028dc <HAL_GPIO_Init+0x2cc>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002890:	4b11      	ldr	r3, [pc, #68]	; (80028d8 <HAL_GPIO_Init+0x2c8>)
 8002892:	689a      	ldr	r2, [r3, #8]
 8002894:	4910      	ldr	r1, [pc, #64]	; (80028d8 <HAL_GPIO_Init+0x2c8>)
 8002896:	69bb      	ldr	r3, [r7, #24]
 8002898:	4313      	orrs	r3, r2
 800289a:	608b      	str	r3, [r1, #8]
 800289c:	e025      	b.n	80028ea <HAL_GPIO_Init+0x2da>
 800289e:	bf00      	nop
 80028a0:	10320000 	.word	0x10320000
 80028a4:	10310000 	.word	0x10310000
 80028a8:	10220000 	.word	0x10220000
 80028ac:	10210000 	.word	0x10210000
 80028b0:	10120000 	.word	0x10120000
 80028b4:	10110000 	.word	0x10110000
 80028b8:	40021000 	.word	0x40021000
 80028bc:	40010000 	.word	0x40010000
 80028c0:	40010800 	.word	0x40010800
 80028c4:	40010c00 	.word	0x40010c00
 80028c8:	40011000 	.word	0x40011000
 80028cc:	40011400 	.word	0x40011400
 80028d0:	40011800 	.word	0x40011800
 80028d4:	40011c00 	.word	0x40011c00
 80028d8:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80028dc:	4b15      	ldr	r3, [pc, #84]	; (8002934 <HAL_GPIO_Init+0x324>)
 80028de:	689a      	ldr	r2, [r3, #8]
 80028e0:	69bb      	ldr	r3, [r7, #24]
 80028e2:	43db      	mvns	r3, r3
 80028e4:	4913      	ldr	r1, [pc, #76]	; (8002934 <HAL_GPIO_Init+0x324>)
 80028e6:	4013      	ands	r3, r2
 80028e8:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80028ea:	683b      	ldr	r3, [r7, #0]
 80028ec:	685b      	ldr	r3, [r3, #4]
 80028ee:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d006      	beq.n	8002904 <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80028f6:	4b0f      	ldr	r3, [pc, #60]	; (8002934 <HAL_GPIO_Init+0x324>)
 80028f8:	68da      	ldr	r2, [r3, #12]
 80028fa:	490e      	ldr	r1, [pc, #56]	; (8002934 <HAL_GPIO_Init+0x324>)
 80028fc:	69bb      	ldr	r3, [r7, #24]
 80028fe:	4313      	orrs	r3, r2
 8002900:	60cb      	str	r3, [r1, #12]
 8002902:	e006      	b.n	8002912 <HAL_GPIO_Init+0x302>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002904:	4b0b      	ldr	r3, [pc, #44]	; (8002934 <HAL_GPIO_Init+0x324>)
 8002906:	68da      	ldr	r2, [r3, #12]
 8002908:	69bb      	ldr	r3, [r7, #24]
 800290a:	43db      	mvns	r3, r3
 800290c:	4909      	ldr	r1, [pc, #36]	; (8002934 <HAL_GPIO_Init+0x324>)
 800290e:	4013      	ands	r3, r2
 8002910:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8002912:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002914:	3301      	adds	r3, #1
 8002916:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002918:	683b      	ldr	r3, [r7, #0]
 800291a:	681a      	ldr	r2, [r3, #0]
 800291c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800291e:	fa22 f303 	lsr.w	r3, r2, r3
 8002922:	2b00      	cmp	r3, #0
 8002924:	f47f ae7e 	bne.w	8002624 <HAL_GPIO_Init+0x14>
  }
}
 8002928:	bf00      	nop
 800292a:	bf00      	nop
 800292c:	372c      	adds	r7, #44	; 0x2c
 800292e:	46bd      	mov	sp, r7
 8002930:	bc80      	pop	{r7}
 8002932:	4770      	bx	lr
 8002934:	40010400 	.word	0x40010400

08002938 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002938:	b480      	push	{r7}
 800293a:	b083      	sub	sp, #12
 800293c:	af00      	add	r7, sp, #0
 800293e:	6078      	str	r0, [r7, #4]
 8002940:	460b      	mov	r3, r1
 8002942:	807b      	strh	r3, [r7, #2]
 8002944:	4613      	mov	r3, r2
 8002946:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002948:	787b      	ldrb	r3, [r7, #1]
 800294a:	2b00      	cmp	r3, #0
 800294c:	d003      	beq.n	8002956 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800294e:	887a      	ldrh	r2, [r7, #2]
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002954:	e003      	b.n	800295e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002956:	887b      	ldrh	r3, [r7, #2]
 8002958:	041a      	lsls	r2, r3, #16
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	611a      	str	r2, [r3, #16]
}
 800295e:	bf00      	nop
 8002960:	370c      	adds	r7, #12
 8002962:	46bd      	mov	sp, r7
 8002964:	bc80      	pop	{r7}
 8002966:	4770      	bx	lr

08002968 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002968:	b580      	push	{r7, lr}
 800296a:	b084      	sub	sp, #16
 800296c:	af00      	add	r7, sp, #0
 800296e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	2b00      	cmp	r3, #0
 8002974:	d101      	bne.n	800297a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002976:	2301      	movs	r3, #1
 8002978:	e12b      	b.n	8002bd2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002980:	b2db      	uxtb	r3, r3
 8002982:	2b00      	cmp	r3, #0
 8002984:	d106      	bne.n	8002994 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	2200      	movs	r2, #0
 800298a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800298e:	6878      	ldr	r0, [r7, #4]
 8002990:	f7ff f90e 	bl	8001bb0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	2224      	movs	r2, #36	; 0x24
 8002998:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	681a      	ldr	r2, [r3, #0]
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	f022 0201 	bic.w	r2, r2, #1
 80029aa:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	681a      	ldr	r2, [r3, #0]
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80029ba:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	681a      	ldr	r2, [r3, #0]
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80029ca:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80029cc:	f001 fba0 	bl	8004110 <HAL_RCC_GetPCLK1Freq>
 80029d0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	685b      	ldr	r3, [r3, #4]
 80029d6:	4a81      	ldr	r2, [pc, #516]	; (8002bdc <HAL_I2C_Init+0x274>)
 80029d8:	4293      	cmp	r3, r2
 80029da:	d807      	bhi.n	80029ec <HAL_I2C_Init+0x84>
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	4a80      	ldr	r2, [pc, #512]	; (8002be0 <HAL_I2C_Init+0x278>)
 80029e0:	4293      	cmp	r3, r2
 80029e2:	bf94      	ite	ls
 80029e4:	2301      	movls	r3, #1
 80029e6:	2300      	movhi	r3, #0
 80029e8:	b2db      	uxtb	r3, r3
 80029ea:	e006      	b.n	80029fa <HAL_I2C_Init+0x92>
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	4a7d      	ldr	r2, [pc, #500]	; (8002be4 <HAL_I2C_Init+0x27c>)
 80029f0:	4293      	cmp	r3, r2
 80029f2:	bf94      	ite	ls
 80029f4:	2301      	movls	r3, #1
 80029f6:	2300      	movhi	r3, #0
 80029f8:	b2db      	uxtb	r3, r3
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d001      	beq.n	8002a02 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80029fe:	2301      	movs	r3, #1
 8002a00:	e0e7      	b.n	8002bd2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	4a78      	ldr	r2, [pc, #480]	; (8002be8 <HAL_I2C_Init+0x280>)
 8002a06:	fba2 2303 	umull	r2, r3, r2, r3
 8002a0a:	0c9b      	lsrs	r3, r3, #18
 8002a0c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	685b      	ldr	r3, [r3, #4]
 8002a14:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	68ba      	ldr	r2, [r7, #8]
 8002a1e:	430a      	orrs	r2, r1
 8002a20:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	6a1b      	ldr	r3, [r3, #32]
 8002a28:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	685b      	ldr	r3, [r3, #4]
 8002a30:	4a6a      	ldr	r2, [pc, #424]	; (8002bdc <HAL_I2C_Init+0x274>)
 8002a32:	4293      	cmp	r3, r2
 8002a34:	d802      	bhi.n	8002a3c <HAL_I2C_Init+0xd4>
 8002a36:	68bb      	ldr	r3, [r7, #8]
 8002a38:	3301      	adds	r3, #1
 8002a3a:	e009      	b.n	8002a50 <HAL_I2C_Init+0xe8>
 8002a3c:	68bb      	ldr	r3, [r7, #8]
 8002a3e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002a42:	fb02 f303 	mul.w	r3, r2, r3
 8002a46:	4a69      	ldr	r2, [pc, #420]	; (8002bec <HAL_I2C_Init+0x284>)
 8002a48:	fba2 2303 	umull	r2, r3, r2, r3
 8002a4c:	099b      	lsrs	r3, r3, #6
 8002a4e:	3301      	adds	r3, #1
 8002a50:	687a      	ldr	r2, [r7, #4]
 8002a52:	6812      	ldr	r2, [r2, #0]
 8002a54:	430b      	orrs	r3, r1
 8002a56:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	69db      	ldr	r3, [r3, #28]
 8002a5e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002a62:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	685b      	ldr	r3, [r3, #4]
 8002a6a:	495c      	ldr	r1, [pc, #368]	; (8002bdc <HAL_I2C_Init+0x274>)
 8002a6c:	428b      	cmp	r3, r1
 8002a6e:	d819      	bhi.n	8002aa4 <HAL_I2C_Init+0x13c>
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	1e59      	subs	r1, r3, #1
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	685b      	ldr	r3, [r3, #4]
 8002a78:	005b      	lsls	r3, r3, #1
 8002a7a:	fbb1 f3f3 	udiv	r3, r1, r3
 8002a7e:	1c59      	adds	r1, r3, #1
 8002a80:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002a84:	400b      	ands	r3, r1
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d00a      	beq.n	8002aa0 <HAL_I2C_Init+0x138>
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	1e59      	subs	r1, r3, #1
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	685b      	ldr	r3, [r3, #4]
 8002a92:	005b      	lsls	r3, r3, #1
 8002a94:	fbb1 f3f3 	udiv	r3, r1, r3
 8002a98:	3301      	adds	r3, #1
 8002a9a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002a9e:	e051      	b.n	8002b44 <HAL_I2C_Init+0x1dc>
 8002aa0:	2304      	movs	r3, #4
 8002aa2:	e04f      	b.n	8002b44 <HAL_I2C_Init+0x1dc>
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	689b      	ldr	r3, [r3, #8]
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d111      	bne.n	8002ad0 <HAL_I2C_Init+0x168>
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	1e58      	subs	r0, r3, #1
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	6859      	ldr	r1, [r3, #4]
 8002ab4:	460b      	mov	r3, r1
 8002ab6:	005b      	lsls	r3, r3, #1
 8002ab8:	440b      	add	r3, r1
 8002aba:	fbb0 f3f3 	udiv	r3, r0, r3
 8002abe:	3301      	adds	r3, #1
 8002ac0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	bf0c      	ite	eq
 8002ac8:	2301      	moveq	r3, #1
 8002aca:	2300      	movne	r3, #0
 8002acc:	b2db      	uxtb	r3, r3
 8002ace:	e012      	b.n	8002af6 <HAL_I2C_Init+0x18e>
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	1e58      	subs	r0, r3, #1
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	6859      	ldr	r1, [r3, #4]
 8002ad8:	460b      	mov	r3, r1
 8002ada:	009b      	lsls	r3, r3, #2
 8002adc:	440b      	add	r3, r1
 8002ade:	0099      	lsls	r1, r3, #2
 8002ae0:	440b      	add	r3, r1
 8002ae2:	fbb0 f3f3 	udiv	r3, r0, r3
 8002ae6:	3301      	adds	r3, #1
 8002ae8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	bf0c      	ite	eq
 8002af0:	2301      	moveq	r3, #1
 8002af2:	2300      	movne	r3, #0
 8002af4:	b2db      	uxtb	r3, r3
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d001      	beq.n	8002afe <HAL_I2C_Init+0x196>
 8002afa:	2301      	movs	r3, #1
 8002afc:	e022      	b.n	8002b44 <HAL_I2C_Init+0x1dc>
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	689b      	ldr	r3, [r3, #8]
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d10e      	bne.n	8002b24 <HAL_I2C_Init+0x1bc>
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	1e58      	subs	r0, r3, #1
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	6859      	ldr	r1, [r3, #4]
 8002b0e:	460b      	mov	r3, r1
 8002b10:	005b      	lsls	r3, r3, #1
 8002b12:	440b      	add	r3, r1
 8002b14:	fbb0 f3f3 	udiv	r3, r0, r3
 8002b18:	3301      	adds	r3, #1
 8002b1a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002b1e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002b22:	e00f      	b.n	8002b44 <HAL_I2C_Init+0x1dc>
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	1e58      	subs	r0, r3, #1
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	6859      	ldr	r1, [r3, #4]
 8002b2c:	460b      	mov	r3, r1
 8002b2e:	009b      	lsls	r3, r3, #2
 8002b30:	440b      	add	r3, r1
 8002b32:	0099      	lsls	r1, r3, #2
 8002b34:	440b      	add	r3, r1
 8002b36:	fbb0 f3f3 	udiv	r3, r0, r3
 8002b3a:	3301      	adds	r3, #1
 8002b3c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002b40:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002b44:	6879      	ldr	r1, [r7, #4]
 8002b46:	6809      	ldr	r1, [r1, #0]
 8002b48:	4313      	orrs	r3, r2
 8002b4a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	69da      	ldr	r2, [r3, #28]
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	6a1b      	ldr	r3, [r3, #32]
 8002b5e:	431a      	orrs	r2, r3
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	430a      	orrs	r2, r1
 8002b66:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	689b      	ldr	r3, [r3, #8]
 8002b6e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002b72:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002b76:	687a      	ldr	r2, [r7, #4]
 8002b78:	6911      	ldr	r1, [r2, #16]
 8002b7a:	687a      	ldr	r2, [r7, #4]
 8002b7c:	68d2      	ldr	r2, [r2, #12]
 8002b7e:	4311      	orrs	r1, r2
 8002b80:	687a      	ldr	r2, [r7, #4]
 8002b82:	6812      	ldr	r2, [r2, #0]
 8002b84:	430b      	orrs	r3, r1
 8002b86:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	68db      	ldr	r3, [r3, #12]
 8002b8e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	695a      	ldr	r2, [r3, #20]
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	699b      	ldr	r3, [r3, #24]
 8002b9a:	431a      	orrs	r2, r3
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	430a      	orrs	r2, r1
 8002ba2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	681a      	ldr	r2, [r3, #0]
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	f042 0201 	orr.w	r2, r2, #1
 8002bb2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	2200      	movs	r2, #0
 8002bb8:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	2220      	movs	r2, #32
 8002bbe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	2200      	movs	r2, #0
 8002bc6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	2200      	movs	r2, #0
 8002bcc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002bd0:	2300      	movs	r3, #0
}
 8002bd2:	4618      	mov	r0, r3
 8002bd4:	3710      	adds	r7, #16
 8002bd6:	46bd      	mov	sp, r7
 8002bd8:	bd80      	pop	{r7, pc}
 8002bda:	bf00      	nop
 8002bdc:	000186a0 	.word	0x000186a0
 8002be0:	001e847f 	.word	0x001e847f
 8002be4:	003d08ff 	.word	0x003d08ff
 8002be8:	431bde83 	.word	0x431bde83
 8002bec:	10624dd3 	.word	0x10624dd3

08002bf0 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002bf0:	b580      	push	{r7, lr}
 8002bf2:	b088      	sub	sp, #32
 8002bf4:	af02      	add	r7, sp, #8
 8002bf6:	60f8      	str	r0, [r7, #12]
 8002bf8:	4608      	mov	r0, r1
 8002bfa:	4611      	mov	r1, r2
 8002bfc:	461a      	mov	r2, r3
 8002bfe:	4603      	mov	r3, r0
 8002c00:	817b      	strh	r3, [r7, #10]
 8002c02:	460b      	mov	r3, r1
 8002c04:	813b      	strh	r3, [r7, #8]
 8002c06:	4613      	mov	r3, r2
 8002c08:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002c0a:	f7ff f9cb 	bl	8001fa4 <HAL_GetTick>
 8002c0e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002c16:	b2db      	uxtb	r3, r3
 8002c18:	2b20      	cmp	r3, #32
 8002c1a:	f040 80d9 	bne.w	8002dd0 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002c1e:	697b      	ldr	r3, [r7, #20]
 8002c20:	9300      	str	r3, [sp, #0]
 8002c22:	2319      	movs	r3, #25
 8002c24:	2201      	movs	r2, #1
 8002c26:	496d      	ldr	r1, [pc, #436]	; (8002ddc <HAL_I2C_Mem_Write+0x1ec>)
 8002c28:	68f8      	ldr	r0, [r7, #12]
 8002c2a:	f000 fcc1 	bl	80035b0 <I2C_WaitOnFlagUntilTimeout>
 8002c2e:	4603      	mov	r3, r0
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d001      	beq.n	8002c38 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8002c34:	2302      	movs	r3, #2
 8002c36:	e0cc      	b.n	8002dd2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002c3e:	2b01      	cmp	r3, #1
 8002c40:	d101      	bne.n	8002c46 <HAL_I2C_Mem_Write+0x56>
 8002c42:	2302      	movs	r3, #2
 8002c44:	e0c5      	b.n	8002dd2 <HAL_I2C_Mem_Write+0x1e2>
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	2201      	movs	r2, #1
 8002c4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	f003 0301 	and.w	r3, r3, #1
 8002c58:	2b01      	cmp	r3, #1
 8002c5a:	d007      	beq.n	8002c6c <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	681a      	ldr	r2, [r3, #0]
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	f042 0201 	orr.w	r2, r2, #1
 8002c6a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	681a      	ldr	r2, [r3, #0]
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002c7a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	2221      	movs	r2, #33	; 0x21
 8002c80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	2240      	movs	r2, #64	; 0x40
 8002c88:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	2200      	movs	r2, #0
 8002c90:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	6a3a      	ldr	r2, [r7, #32]
 8002c96:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002c9c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ca2:	b29a      	uxth	r2, r3
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	4a4d      	ldr	r2, [pc, #308]	; (8002de0 <HAL_I2C_Mem_Write+0x1f0>)
 8002cac:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002cae:	88f8      	ldrh	r0, [r7, #6]
 8002cb0:	893a      	ldrh	r2, [r7, #8]
 8002cb2:	8979      	ldrh	r1, [r7, #10]
 8002cb4:	697b      	ldr	r3, [r7, #20]
 8002cb6:	9301      	str	r3, [sp, #4]
 8002cb8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002cba:	9300      	str	r3, [sp, #0]
 8002cbc:	4603      	mov	r3, r0
 8002cbe:	68f8      	ldr	r0, [r7, #12]
 8002cc0:	f000 faf8 	bl	80032b4 <I2C_RequestMemoryWrite>
 8002cc4:	4603      	mov	r3, r0
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d052      	beq.n	8002d70 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8002cca:	2301      	movs	r3, #1
 8002ccc:	e081      	b.n	8002dd2 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002cce:	697a      	ldr	r2, [r7, #20]
 8002cd0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002cd2:	68f8      	ldr	r0, [r7, #12]
 8002cd4:	f000 fd42 	bl	800375c <I2C_WaitOnTXEFlagUntilTimeout>
 8002cd8:	4603      	mov	r3, r0
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d00d      	beq.n	8002cfa <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ce2:	2b04      	cmp	r3, #4
 8002ce4:	d107      	bne.n	8002cf6 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	681a      	ldr	r2, [r3, #0]
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002cf4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002cf6:	2301      	movs	r3, #1
 8002cf8:	e06b      	b.n	8002dd2 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cfe:	781a      	ldrb	r2, [r3, #0]
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d0a:	1c5a      	adds	r2, r3, #1
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d14:	3b01      	subs	r3, #1
 8002d16:	b29a      	uxth	r2, r3
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d20:	b29b      	uxth	r3, r3
 8002d22:	3b01      	subs	r3, #1
 8002d24:	b29a      	uxth	r2, r3
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	695b      	ldr	r3, [r3, #20]
 8002d30:	f003 0304 	and.w	r3, r3, #4
 8002d34:	2b04      	cmp	r3, #4
 8002d36:	d11b      	bne.n	8002d70 <HAL_I2C_Mem_Write+0x180>
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d017      	beq.n	8002d70 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d44:	781a      	ldrb	r2, [r3, #0]
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d50:	1c5a      	adds	r2, r3, #1
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d5a:	3b01      	subs	r3, #1
 8002d5c:	b29a      	uxth	r2, r3
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d66:	b29b      	uxth	r3, r3
 8002d68:	3b01      	subs	r3, #1
 8002d6a:	b29a      	uxth	r2, r3
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d1aa      	bne.n	8002cce <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002d78:	697a      	ldr	r2, [r7, #20]
 8002d7a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002d7c:	68f8      	ldr	r0, [r7, #12]
 8002d7e:	f000 fd2e 	bl	80037de <I2C_WaitOnBTFFlagUntilTimeout>
 8002d82:	4603      	mov	r3, r0
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d00d      	beq.n	8002da4 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d8c:	2b04      	cmp	r3, #4
 8002d8e:	d107      	bne.n	8002da0 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	681a      	ldr	r2, [r3, #0]
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002d9e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002da0:	2301      	movs	r3, #1
 8002da2:	e016      	b.n	8002dd2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	681a      	ldr	r2, [r3, #0]
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002db2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	2220      	movs	r2, #32
 8002db8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	2200      	movs	r2, #0
 8002dc0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	2200      	movs	r2, #0
 8002dc8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002dcc:	2300      	movs	r3, #0
 8002dce:	e000      	b.n	8002dd2 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8002dd0:	2302      	movs	r3, #2
  }
}
 8002dd2:	4618      	mov	r0, r3
 8002dd4:	3718      	adds	r7, #24
 8002dd6:	46bd      	mov	sp, r7
 8002dd8:	bd80      	pop	{r7, pc}
 8002dda:	bf00      	nop
 8002ddc:	00100002 	.word	0x00100002
 8002de0:	ffff0000 	.word	0xffff0000

08002de4 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002de4:	b580      	push	{r7, lr}
 8002de6:	b08c      	sub	sp, #48	; 0x30
 8002de8:	af02      	add	r7, sp, #8
 8002dea:	60f8      	str	r0, [r7, #12]
 8002dec:	4608      	mov	r0, r1
 8002dee:	4611      	mov	r1, r2
 8002df0:	461a      	mov	r2, r3
 8002df2:	4603      	mov	r3, r0
 8002df4:	817b      	strh	r3, [r7, #10]
 8002df6:	460b      	mov	r3, r1
 8002df8:	813b      	strh	r3, [r7, #8]
 8002dfa:	4613      	mov	r3, r2
 8002dfc:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 8002dfe:	2300      	movs	r3, #0
 8002e00:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002e02:	f7ff f8cf 	bl	8001fa4 <HAL_GetTick>
 8002e06:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002e0e:	b2db      	uxtb	r3, r3
 8002e10:	2b20      	cmp	r3, #32
 8002e12:	f040 8244 	bne.w	800329e <HAL_I2C_Mem_Read+0x4ba>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002e16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e18:	9300      	str	r3, [sp, #0]
 8002e1a:	2319      	movs	r3, #25
 8002e1c:	2201      	movs	r2, #1
 8002e1e:	4982      	ldr	r1, [pc, #520]	; (8003028 <HAL_I2C_Mem_Read+0x244>)
 8002e20:	68f8      	ldr	r0, [r7, #12]
 8002e22:	f000 fbc5 	bl	80035b0 <I2C_WaitOnFlagUntilTimeout>
 8002e26:	4603      	mov	r3, r0
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d001      	beq.n	8002e30 <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 8002e2c:	2302      	movs	r3, #2
 8002e2e:	e237      	b.n	80032a0 <HAL_I2C_Mem_Read+0x4bc>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002e36:	2b01      	cmp	r3, #1
 8002e38:	d101      	bne.n	8002e3e <HAL_I2C_Mem_Read+0x5a>
 8002e3a:	2302      	movs	r3, #2
 8002e3c:	e230      	b.n	80032a0 <HAL_I2C_Mem_Read+0x4bc>
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	2201      	movs	r2, #1
 8002e42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	f003 0301 	and.w	r3, r3, #1
 8002e50:	2b01      	cmp	r3, #1
 8002e52:	d007      	beq.n	8002e64 <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	681a      	ldr	r2, [r3, #0]
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	f042 0201 	orr.w	r2, r2, #1
 8002e62:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	681a      	ldr	r2, [r3, #0]
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002e72:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	2222      	movs	r2, #34	; 0x22
 8002e78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	2240      	movs	r2, #64	; 0x40
 8002e80:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	2200      	movs	r2, #0
 8002e88:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002e8e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8002e94:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e9a:	b29a      	uxth	r2, r3
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	4a62      	ldr	r2, [pc, #392]	; (800302c <HAL_I2C_Mem_Read+0x248>)
 8002ea4:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002ea6:	88f8      	ldrh	r0, [r7, #6]
 8002ea8:	893a      	ldrh	r2, [r7, #8]
 8002eaa:	8979      	ldrh	r1, [r7, #10]
 8002eac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002eae:	9301      	str	r3, [sp, #4]
 8002eb0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002eb2:	9300      	str	r3, [sp, #0]
 8002eb4:	4603      	mov	r3, r0
 8002eb6:	68f8      	ldr	r0, [r7, #12]
 8002eb8:	f000 fa92 	bl	80033e0 <I2C_RequestMemoryRead>
 8002ebc:	4603      	mov	r3, r0
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d001      	beq.n	8002ec6 <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 8002ec2:	2301      	movs	r3, #1
 8002ec4:	e1ec      	b.n	80032a0 <HAL_I2C_Mem_Read+0x4bc>
    }

    if (hi2c->XferSize == 0U)
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d113      	bne.n	8002ef6 <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002ece:	2300      	movs	r3, #0
 8002ed0:	61fb      	str	r3, [r7, #28]
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	695b      	ldr	r3, [r3, #20]
 8002ed8:	61fb      	str	r3, [r7, #28]
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	699b      	ldr	r3, [r3, #24]
 8002ee0:	61fb      	str	r3, [r7, #28]
 8002ee2:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	681a      	ldr	r2, [r3, #0]
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002ef2:	601a      	str	r2, [r3, #0]
 8002ef4:	e1c0      	b.n	8003278 <HAL_I2C_Mem_Read+0x494>
    }
    else if (hi2c->XferSize == 1U)
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002efa:	2b01      	cmp	r3, #1
 8002efc:	d11e      	bne.n	8002f3c <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	681a      	ldr	r2, [r3, #0]
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002f0c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002f0e:	b672      	cpsid	i
}
 8002f10:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002f12:	2300      	movs	r3, #0
 8002f14:	61bb      	str	r3, [r7, #24]
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	695b      	ldr	r3, [r3, #20]
 8002f1c:	61bb      	str	r3, [r7, #24]
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	699b      	ldr	r3, [r3, #24]
 8002f24:	61bb      	str	r3, [r7, #24]
 8002f26:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	681a      	ldr	r2, [r3, #0]
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002f36:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8002f38:	b662      	cpsie	i
}
 8002f3a:	e035      	b.n	8002fa8 <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f40:	2b02      	cmp	r3, #2
 8002f42:	d11e      	bne.n	8002f82 <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	681a      	ldr	r2, [r3, #0]
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002f52:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002f54:	b672      	cpsid	i
}
 8002f56:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002f58:	2300      	movs	r3, #0
 8002f5a:	617b      	str	r3, [r7, #20]
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	695b      	ldr	r3, [r3, #20]
 8002f62:	617b      	str	r3, [r7, #20]
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	699b      	ldr	r3, [r3, #24]
 8002f6a:	617b      	str	r3, [r7, #20]
 8002f6c:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	681a      	ldr	r2, [r3, #0]
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002f7c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8002f7e:	b662      	cpsie	i
}
 8002f80:	e012      	b.n	8002fa8 <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	681a      	ldr	r2, [r3, #0]
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002f90:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002f92:	2300      	movs	r3, #0
 8002f94:	613b      	str	r3, [r7, #16]
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	695b      	ldr	r3, [r3, #20]
 8002f9c:	613b      	str	r3, [r7, #16]
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	699b      	ldr	r3, [r3, #24]
 8002fa4:	613b      	str	r3, [r7, #16]
 8002fa6:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8002fa8:	e166      	b.n	8003278 <HAL_I2C_Mem_Read+0x494>
    {
      if (hi2c->XferSize <= 3U)
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002fae:	2b03      	cmp	r3, #3
 8002fb0:	f200 811f 	bhi.w	80031f2 <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002fb8:	2b01      	cmp	r3, #1
 8002fba:	d123      	bne.n	8003004 <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002fbc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002fbe:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8002fc0:	68f8      	ldr	r0, [r7, #12]
 8002fc2:	f000 fc4d 	bl	8003860 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002fc6:	4603      	mov	r3, r0
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d001      	beq.n	8002fd0 <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 8002fcc:	2301      	movs	r3, #1
 8002fce:	e167      	b.n	80032a0 <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	691a      	ldr	r2, [r3, #16]
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fda:	b2d2      	uxtb	r2, r2
 8002fdc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fe2:	1c5a      	adds	r2, r3, #1
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002fec:	3b01      	subs	r3, #1
 8002fee:	b29a      	uxth	r2, r3
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ff8:	b29b      	uxth	r3, r3
 8002ffa:	3b01      	subs	r3, #1
 8002ffc:	b29a      	uxth	r2, r3
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003002:	e139      	b.n	8003278 <HAL_I2C_Mem_Read+0x494>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003008:	2b02      	cmp	r3, #2
 800300a:	d152      	bne.n	80030b2 <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800300c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800300e:	9300      	str	r3, [sp, #0]
 8003010:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003012:	2200      	movs	r2, #0
 8003014:	4906      	ldr	r1, [pc, #24]	; (8003030 <HAL_I2C_Mem_Read+0x24c>)
 8003016:	68f8      	ldr	r0, [r7, #12]
 8003018:	f000 faca 	bl	80035b0 <I2C_WaitOnFlagUntilTimeout>
 800301c:	4603      	mov	r3, r0
 800301e:	2b00      	cmp	r3, #0
 8003020:	d008      	beq.n	8003034 <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 8003022:	2301      	movs	r3, #1
 8003024:	e13c      	b.n	80032a0 <HAL_I2C_Mem_Read+0x4bc>
 8003026:	bf00      	nop
 8003028:	00100002 	.word	0x00100002
 800302c:	ffff0000 	.word	0xffff0000
 8003030:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8003034:	b672      	cpsid	i
}
 8003036:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	681a      	ldr	r2, [r3, #0]
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003046:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	691a      	ldr	r2, [r3, #16]
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003052:	b2d2      	uxtb	r2, r2
 8003054:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800305a:	1c5a      	adds	r2, r3, #1
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003064:	3b01      	subs	r3, #1
 8003066:	b29a      	uxth	r2, r3
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003070:	b29b      	uxth	r3, r3
 8003072:	3b01      	subs	r3, #1
 8003074:	b29a      	uxth	r2, r3
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 800307a:	b662      	cpsie	i
}
 800307c:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	691a      	ldr	r2, [r3, #16]
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003088:	b2d2      	uxtb	r2, r2
 800308a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003090:	1c5a      	adds	r2, r3, #1
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800309a:	3b01      	subs	r3, #1
 800309c:	b29a      	uxth	r2, r3
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80030a6:	b29b      	uxth	r3, r3
 80030a8:	3b01      	subs	r3, #1
 80030aa:	b29a      	uxth	r2, r3
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	855a      	strh	r2, [r3, #42]	; 0x2a
 80030b0:	e0e2      	b.n	8003278 <HAL_I2C_Mem_Read+0x494>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80030b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030b4:	9300      	str	r3, [sp, #0]
 80030b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80030b8:	2200      	movs	r2, #0
 80030ba:	497b      	ldr	r1, [pc, #492]	; (80032a8 <HAL_I2C_Mem_Read+0x4c4>)
 80030bc:	68f8      	ldr	r0, [r7, #12]
 80030be:	f000 fa77 	bl	80035b0 <I2C_WaitOnFlagUntilTimeout>
 80030c2:	4603      	mov	r3, r0
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d001      	beq.n	80030cc <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 80030c8:	2301      	movs	r3, #1
 80030ca:	e0e9      	b.n	80032a0 <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	681a      	ldr	r2, [r3, #0]
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80030da:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80030dc:	b672      	cpsid	i
}
 80030de:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	691a      	ldr	r2, [r3, #16]
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030ea:	b2d2      	uxtb	r2, r2
 80030ec:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030f2:	1c5a      	adds	r2, r3, #1
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80030fc:	3b01      	subs	r3, #1
 80030fe:	b29a      	uxth	r2, r3
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003108:	b29b      	uxth	r3, r3
 800310a:	3b01      	subs	r3, #1
 800310c:	b29a      	uxth	r2, r3
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8003112:	4b66      	ldr	r3, [pc, #408]	; (80032ac <HAL_I2C_Mem_Read+0x4c8>)
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	08db      	lsrs	r3, r3, #3
 8003118:	4a65      	ldr	r2, [pc, #404]	; (80032b0 <HAL_I2C_Mem_Read+0x4cc>)
 800311a:	fba2 2303 	umull	r2, r3, r2, r3
 800311e:	0a1a      	lsrs	r2, r3, #8
 8003120:	4613      	mov	r3, r2
 8003122:	009b      	lsls	r3, r3, #2
 8003124:	4413      	add	r3, r2
 8003126:	00da      	lsls	r2, r3, #3
 8003128:	1ad3      	subs	r3, r2, r3
 800312a:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 800312c:	6a3b      	ldr	r3, [r7, #32]
 800312e:	3b01      	subs	r3, #1
 8003130:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8003132:	6a3b      	ldr	r3, [r7, #32]
 8003134:	2b00      	cmp	r3, #0
 8003136:	d118      	bne.n	800316a <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	2200      	movs	r2, #0
 800313c:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	2220      	movs	r2, #32
 8003142:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	2200      	movs	r2, #0
 800314a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003152:	f043 0220 	orr.w	r2, r3, #32
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 800315a:	b662      	cpsie	i
}
 800315c:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	2200      	movs	r2, #0
 8003162:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 8003166:	2301      	movs	r3, #1
 8003168:	e09a      	b.n	80032a0 <HAL_I2C_Mem_Read+0x4bc>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	695b      	ldr	r3, [r3, #20]
 8003170:	f003 0304 	and.w	r3, r3, #4
 8003174:	2b04      	cmp	r3, #4
 8003176:	d1d9      	bne.n	800312c <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	681a      	ldr	r2, [r3, #0]
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003186:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	691a      	ldr	r2, [r3, #16]
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003192:	b2d2      	uxtb	r2, r2
 8003194:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800319a:	1c5a      	adds	r2, r3, #1
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80031a4:	3b01      	subs	r3, #1
 80031a6:	b29a      	uxth	r2, r3
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80031b0:	b29b      	uxth	r3, r3
 80031b2:	3b01      	subs	r3, #1
 80031b4:	b29a      	uxth	r2, r3
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80031ba:	b662      	cpsie	i
}
 80031bc:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	691a      	ldr	r2, [r3, #16]
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031c8:	b2d2      	uxtb	r2, r2
 80031ca:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031d0:	1c5a      	adds	r2, r3, #1
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80031da:	3b01      	subs	r3, #1
 80031dc:	b29a      	uxth	r2, r3
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80031e6:	b29b      	uxth	r3, r3
 80031e8:	3b01      	subs	r3, #1
 80031ea:	b29a      	uxth	r2, r3
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	855a      	strh	r2, [r3, #42]	; 0x2a
 80031f0:	e042      	b.n	8003278 <HAL_I2C_Mem_Read+0x494>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80031f2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80031f4:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80031f6:	68f8      	ldr	r0, [r7, #12]
 80031f8:	f000 fb32 	bl	8003860 <I2C_WaitOnRXNEFlagUntilTimeout>
 80031fc:	4603      	mov	r3, r0
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d001      	beq.n	8003206 <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 8003202:	2301      	movs	r3, #1
 8003204:	e04c      	b.n	80032a0 <HAL_I2C_Mem_Read+0x4bc>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	691a      	ldr	r2, [r3, #16]
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003210:	b2d2      	uxtb	r2, r2
 8003212:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003218:	1c5a      	adds	r2, r3, #1
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003222:	3b01      	subs	r3, #1
 8003224:	b29a      	uxth	r2, r3
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800322e:	b29b      	uxth	r3, r3
 8003230:	3b01      	subs	r3, #1
 8003232:	b29a      	uxth	r2, r3
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	695b      	ldr	r3, [r3, #20]
 800323e:	f003 0304 	and.w	r3, r3, #4
 8003242:	2b04      	cmp	r3, #4
 8003244:	d118      	bne.n	8003278 <HAL_I2C_Mem_Read+0x494>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	691a      	ldr	r2, [r3, #16]
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003250:	b2d2      	uxtb	r2, r2
 8003252:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003258:	1c5a      	adds	r2, r3, #1
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003262:	3b01      	subs	r3, #1
 8003264:	b29a      	uxth	r2, r3
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800326e:	b29b      	uxth	r3, r3
 8003270:	3b01      	subs	r3, #1
 8003272:	b29a      	uxth	r2, r3
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800327c:	2b00      	cmp	r3, #0
 800327e:	f47f ae94 	bne.w	8002faa <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	2220      	movs	r2, #32
 8003286:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	2200      	movs	r2, #0
 800328e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	2200      	movs	r2, #0
 8003296:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800329a:	2300      	movs	r3, #0
 800329c:	e000      	b.n	80032a0 <HAL_I2C_Mem_Read+0x4bc>
  }
  else
  {
    return HAL_BUSY;
 800329e:	2302      	movs	r3, #2
  }
}
 80032a0:	4618      	mov	r0, r3
 80032a2:	3728      	adds	r7, #40	; 0x28
 80032a4:	46bd      	mov	sp, r7
 80032a6:	bd80      	pop	{r7, pc}
 80032a8:	00010004 	.word	0x00010004
 80032ac:	20000000 	.word	0x20000000
 80032b0:	14f8b589 	.word	0x14f8b589

080032b4 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80032b4:	b580      	push	{r7, lr}
 80032b6:	b088      	sub	sp, #32
 80032b8:	af02      	add	r7, sp, #8
 80032ba:	60f8      	str	r0, [r7, #12]
 80032bc:	4608      	mov	r0, r1
 80032be:	4611      	mov	r1, r2
 80032c0:	461a      	mov	r2, r3
 80032c2:	4603      	mov	r3, r0
 80032c4:	817b      	strh	r3, [r7, #10]
 80032c6:	460b      	mov	r3, r1
 80032c8:	813b      	strh	r3, [r7, #8]
 80032ca:	4613      	mov	r3, r2
 80032cc:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	681a      	ldr	r2, [r3, #0]
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80032dc:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80032de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032e0:	9300      	str	r3, [sp, #0]
 80032e2:	6a3b      	ldr	r3, [r7, #32]
 80032e4:	2200      	movs	r2, #0
 80032e6:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80032ea:	68f8      	ldr	r0, [r7, #12]
 80032ec:	f000 f960 	bl	80035b0 <I2C_WaitOnFlagUntilTimeout>
 80032f0:	4603      	mov	r3, r0
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d00d      	beq.n	8003312 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003300:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003304:	d103      	bne.n	800330e <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	f44f 7200 	mov.w	r2, #512	; 0x200
 800330c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800330e:	2303      	movs	r3, #3
 8003310:	e05f      	b.n	80033d2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003312:	897b      	ldrh	r3, [r7, #10]
 8003314:	b2db      	uxtb	r3, r3
 8003316:	461a      	mov	r2, r3
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003320:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003322:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003324:	6a3a      	ldr	r2, [r7, #32]
 8003326:	492d      	ldr	r1, [pc, #180]	; (80033dc <I2C_RequestMemoryWrite+0x128>)
 8003328:	68f8      	ldr	r0, [r7, #12]
 800332a:	f000 f998 	bl	800365e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800332e:	4603      	mov	r3, r0
 8003330:	2b00      	cmp	r3, #0
 8003332:	d001      	beq.n	8003338 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8003334:	2301      	movs	r3, #1
 8003336:	e04c      	b.n	80033d2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003338:	2300      	movs	r3, #0
 800333a:	617b      	str	r3, [r7, #20]
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	695b      	ldr	r3, [r3, #20]
 8003342:	617b      	str	r3, [r7, #20]
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	699b      	ldr	r3, [r3, #24]
 800334a:	617b      	str	r3, [r7, #20]
 800334c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800334e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003350:	6a39      	ldr	r1, [r7, #32]
 8003352:	68f8      	ldr	r0, [r7, #12]
 8003354:	f000 fa02 	bl	800375c <I2C_WaitOnTXEFlagUntilTimeout>
 8003358:	4603      	mov	r3, r0
 800335a:	2b00      	cmp	r3, #0
 800335c:	d00d      	beq.n	800337a <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003362:	2b04      	cmp	r3, #4
 8003364:	d107      	bne.n	8003376 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	681a      	ldr	r2, [r3, #0]
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003374:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003376:	2301      	movs	r3, #1
 8003378:	e02b      	b.n	80033d2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800337a:	88fb      	ldrh	r3, [r7, #6]
 800337c:	2b01      	cmp	r3, #1
 800337e:	d105      	bne.n	800338c <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003380:	893b      	ldrh	r3, [r7, #8]
 8003382:	b2da      	uxtb	r2, r3
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	611a      	str	r2, [r3, #16]
 800338a:	e021      	b.n	80033d0 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800338c:	893b      	ldrh	r3, [r7, #8]
 800338e:	0a1b      	lsrs	r3, r3, #8
 8003390:	b29b      	uxth	r3, r3
 8003392:	b2da      	uxtb	r2, r3
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800339a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800339c:	6a39      	ldr	r1, [r7, #32]
 800339e:	68f8      	ldr	r0, [r7, #12]
 80033a0:	f000 f9dc 	bl	800375c <I2C_WaitOnTXEFlagUntilTimeout>
 80033a4:	4603      	mov	r3, r0
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d00d      	beq.n	80033c6 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033ae:	2b04      	cmp	r3, #4
 80033b0:	d107      	bne.n	80033c2 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	681a      	ldr	r2, [r3, #0]
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80033c0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80033c2:	2301      	movs	r3, #1
 80033c4:	e005      	b.n	80033d2 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80033c6:	893b      	ldrh	r3, [r7, #8]
 80033c8:	b2da      	uxtb	r2, r3
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80033d0:	2300      	movs	r3, #0
}
 80033d2:	4618      	mov	r0, r3
 80033d4:	3718      	adds	r7, #24
 80033d6:	46bd      	mov	sp, r7
 80033d8:	bd80      	pop	{r7, pc}
 80033da:	bf00      	nop
 80033dc:	00010002 	.word	0x00010002

080033e0 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80033e0:	b580      	push	{r7, lr}
 80033e2:	b088      	sub	sp, #32
 80033e4:	af02      	add	r7, sp, #8
 80033e6:	60f8      	str	r0, [r7, #12]
 80033e8:	4608      	mov	r0, r1
 80033ea:	4611      	mov	r1, r2
 80033ec:	461a      	mov	r2, r3
 80033ee:	4603      	mov	r3, r0
 80033f0:	817b      	strh	r3, [r7, #10]
 80033f2:	460b      	mov	r3, r1
 80033f4:	813b      	strh	r3, [r7, #8]
 80033f6:	4613      	mov	r3, r2
 80033f8:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	681a      	ldr	r2, [r3, #0]
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003408:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	681a      	ldr	r2, [r3, #0]
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003418:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800341a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800341c:	9300      	str	r3, [sp, #0]
 800341e:	6a3b      	ldr	r3, [r7, #32]
 8003420:	2200      	movs	r2, #0
 8003422:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003426:	68f8      	ldr	r0, [r7, #12]
 8003428:	f000 f8c2 	bl	80035b0 <I2C_WaitOnFlagUntilTimeout>
 800342c:	4603      	mov	r3, r0
 800342e:	2b00      	cmp	r3, #0
 8003430:	d00d      	beq.n	800344e <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800343c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003440:	d103      	bne.n	800344a <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003448:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800344a:	2303      	movs	r3, #3
 800344c:	e0aa      	b.n	80035a4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800344e:	897b      	ldrh	r3, [r7, #10]
 8003450:	b2db      	uxtb	r3, r3
 8003452:	461a      	mov	r2, r3
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800345c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800345e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003460:	6a3a      	ldr	r2, [r7, #32]
 8003462:	4952      	ldr	r1, [pc, #328]	; (80035ac <I2C_RequestMemoryRead+0x1cc>)
 8003464:	68f8      	ldr	r0, [r7, #12]
 8003466:	f000 f8fa 	bl	800365e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800346a:	4603      	mov	r3, r0
 800346c:	2b00      	cmp	r3, #0
 800346e:	d001      	beq.n	8003474 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8003470:	2301      	movs	r3, #1
 8003472:	e097      	b.n	80035a4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003474:	2300      	movs	r3, #0
 8003476:	617b      	str	r3, [r7, #20]
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	695b      	ldr	r3, [r3, #20]
 800347e:	617b      	str	r3, [r7, #20]
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	699b      	ldr	r3, [r3, #24]
 8003486:	617b      	str	r3, [r7, #20]
 8003488:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800348a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800348c:	6a39      	ldr	r1, [r7, #32]
 800348e:	68f8      	ldr	r0, [r7, #12]
 8003490:	f000 f964 	bl	800375c <I2C_WaitOnTXEFlagUntilTimeout>
 8003494:	4603      	mov	r3, r0
 8003496:	2b00      	cmp	r3, #0
 8003498:	d00d      	beq.n	80034b6 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800349e:	2b04      	cmp	r3, #4
 80034a0:	d107      	bne.n	80034b2 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	681a      	ldr	r2, [r3, #0]
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80034b0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80034b2:	2301      	movs	r3, #1
 80034b4:	e076      	b.n	80035a4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80034b6:	88fb      	ldrh	r3, [r7, #6]
 80034b8:	2b01      	cmp	r3, #1
 80034ba:	d105      	bne.n	80034c8 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80034bc:	893b      	ldrh	r3, [r7, #8]
 80034be:	b2da      	uxtb	r2, r3
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	611a      	str	r2, [r3, #16]
 80034c6:	e021      	b.n	800350c <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80034c8:	893b      	ldrh	r3, [r7, #8]
 80034ca:	0a1b      	lsrs	r3, r3, #8
 80034cc:	b29b      	uxth	r3, r3
 80034ce:	b2da      	uxtb	r2, r3
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80034d6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80034d8:	6a39      	ldr	r1, [r7, #32]
 80034da:	68f8      	ldr	r0, [r7, #12]
 80034dc:	f000 f93e 	bl	800375c <I2C_WaitOnTXEFlagUntilTimeout>
 80034e0:	4603      	mov	r3, r0
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d00d      	beq.n	8003502 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034ea:	2b04      	cmp	r3, #4
 80034ec:	d107      	bne.n	80034fe <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	681a      	ldr	r2, [r3, #0]
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80034fc:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80034fe:	2301      	movs	r3, #1
 8003500:	e050      	b.n	80035a4 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003502:	893b      	ldrh	r3, [r7, #8]
 8003504:	b2da      	uxtb	r2, r3
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800350c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800350e:	6a39      	ldr	r1, [r7, #32]
 8003510:	68f8      	ldr	r0, [r7, #12]
 8003512:	f000 f923 	bl	800375c <I2C_WaitOnTXEFlagUntilTimeout>
 8003516:	4603      	mov	r3, r0
 8003518:	2b00      	cmp	r3, #0
 800351a:	d00d      	beq.n	8003538 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003520:	2b04      	cmp	r3, #4
 8003522:	d107      	bne.n	8003534 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	681a      	ldr	r2, [r3, #0]
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003532:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003534:	2301      	movs	r3, #1
 8003536:	e035      	b.n	80035a4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	681a      	ldr	r2, [r3, #0]
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003546:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003548:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800354a:	9300      	str	r3, [sp, #0]
 800354c:	6a3b      	ldr	r3, [r7, #32]
 800354e:	2200      	movs	r2, #0
 8003550:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003554:	68f8      	ldr	r0, [r7, #12]
 8003556:	f000 f82b 	bl	80035b0 <I2C_WaitOnFlagUntilTimeout>
 800355a:	4603      	mov	r3, r0
 800355c:	2b00      	cmp	r3, #0
 800355e:	d00d      	beq.n	800357c <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800356a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800356e:	d103      	bne.n	8003578 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003576:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003578:	2303      	movs	r3, #3
 800357a:	e013      	b.n	80035a4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800357c:	897b      	ldrh	r3, [r7, #10]
 800357e:	b2db      	uxtb	r3, r3
 8003580:	f043 0301 	orr.w	r3, r3, #1
 8003584:	b2da      	uxtb	r2, r3
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800358c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800358e:	6a3a      	ldr	r2, [r7, #32]
 8003590:	4906      	ldr	r1, [pc, #24]	; (80035ac <I2C_RequestMemoryRead+0x1cc>)
 8003592:	68f8      	ldr	r0, [r7, #12]
 8003594:	f000 f863 	bl	800365e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003598:	4603      	mov	r3, r0
 800359a:	2b00      	cmp	r3, #0
 800359c:	d001      	beq.n	80035a2 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800359e:	2301      	movs	r3, #1
 80035a0:	e000      	b.n	80035a4 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80035a2:	2300      	movs	r3, #0
}
 80035a4:	4618      	mov	r0, r3
 80035a6:	3718      	adds	r7, #24
 80035a8:	46bd      	mov	sp, r7
 80035aa:	bd80      	pop	{r7, pc}
 80035ac:	00010002 	.word	0x00010002

080035b0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80035b0:	b580      	push	{r7, lr}
 80035b2:	b084      	sub	sp, #16
 80035b4:	af00      	add	r7, sp, #0
 80035b6:	60f8      	str	r0, [r7, #12]
 80035b8:	60b9      	str	r1, [r7, #8]
 80035ba:	603b      	str	r3, [r7, #0]
 80035bc:	4613      	mov	r3, r2
 80035be:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80035c0:	e025      	b.n	800360e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80035c2:	683b      	ldr	r3, [r7, #0]
 80035c4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80035c8:	d021      	beq.n	800360e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80035ca:	f7fe fceb 	bl	8001fa4 <HAL_GetTick>
 80035ce:	4602      	mov	r2, r0
 80035d0:	69bb      	ldr	r3, [r7, #24]
 80035d2:	1ad3      	subs	r3, r2, r3
 80035d4:	683a      	ldr	r2, [r7, #0]
 80035d6:	429a      	cmp	r2, r3
 80035d8:	d302      	bcc.n	80035e0 <I2C_WaitOnFlagUntilTimeout+0x30>
 80035da:	683b      	ldr	r3, [r7, #0]
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d116      	bne.n	800360e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	2200      	movs	r2, #0
 80035e4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	2220      	movs	r2, #32
 80035ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	2200      	movs	r2, #0
 80035f2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035fa:	f043 0220 	orr.w	r2, r3, #32
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	2200      	movs	r2, #0
 8003606:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800360a:	2301      	movs	r3, #1
 800360c:	e023      	b.n	8003656 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800360e:	68bb      	ldr	r3, [r7, #8]
 8003610:	0c1b      	lsrs	r3, r3, #16
 8003612:	b2db      	uxtb	r3, r3
 8003614:	2b01      	cmp	r3, #1
 8003616:	d10d      	bne.n	8003634 <I2C_WaitOnFlagUntilTimeout+0x84>
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	695b      	ldr	r3, [r3, #20]
 800361e:	43da      	mvns	r2, r3
 8003620:	68bb      	ldr	r3, [r7, #8]
 8003622:	4013      	ands	r3, r2
 8003624:	b29b      	uxth	r3, r3
 8003626:	2b00      	cmp	r3, #0
 8003628:	bf0c      	ite	eq
 800362a:	2301      	moveq	r3, #1
 800362c:	2300      	movne	r3, #0
 800362e:	b2db      	uxtb	r3, r3
 8003630:	461a      	mov	r2, r3
 8003632:	e00c      	b.n	800364e <I2C_WaitOnFlagUntilTimeout+0x9e>
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	699b      	ldr	r3, [r3, #24]
 800363a:	43da      	mvns	r2, r3
 800363c:	68bb      	ldr	r3, [r7, #8]
 800363e:	4013      	ands	r3, r2
 8003640:	b29b      	uxth	r3, r3
 8003642:	2b00      	cmp	r3, #0
 8003644:	bf0c      	ite	eq
 8003646:	2301      	moveq	r3, #1
 8003648:	2300      	movne	r3, #0
 800364a:	b2db      	uxtb	r3, r3
 800364c:	461a      	mov	r2, r3
 800364e:	79fb      	ldrb	r3, [r7, #7]
 8003650:	429a      	cmp	r2, r3
 8003652:	d0b6      	beq.n	80035c2 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003654:	2300      	movs	r3, #0
}
 8003656:	4618      	mov	r0, r3
 8003658:	3710      	adds	r7, #16
 800365a:	46bd      	mov	sp, r7
 800365c:	bd80      	pop	{r7, pc}

0800365e <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800365e:	b580      	push	{r7, lr}
 8003660:	b084      	sub	sp, #16
 8003662:	af00      	add	r7, sp, #0
 8003664:	60f8      	str	r0, [r7, #12]
 8003666:	60b9      	str	r1, [r7, #8]
 8003668:	607a      	str	r2, [r7, #4]
 800366a:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800366c:	e051      	b.n	8003712 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	695b      	ldr	r3, [r3, #20]
 8003674:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003678:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800367c:	d123      	bne.n	80036c6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	681a      	ldr	r2, [r3, #0]
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800368c:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003696:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	2200      	movs	r2, #0
 800369c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	2220      	movs	r2, #32
 80036a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	2200      	movs	r2, #0
 80036aa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036b2:	f043 0204 	orr.w	r2, r3, #4
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	2200      	movs	r2, #0
 80036be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80036c2:	2301      	movs	r3, #1
 80036c4:	e046      	b.n	8003754 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80036cc:	d021      	beq.n	8003712 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80036ce:	f7fe fc69 	bl	8001fa4 <HAL_GetTick>
 80036d2:	4602      	mov	r2, r0
 80036d4:	683b      	ldr	r3, [r7, #0]
 80036d6:	1ad3      	subs	r3, r2, r3
 80036d8:	687a      	ldr	r2, [r7, #4]
 80036da:	429a      	cmp	r2, r3
 80036dc:	d302      	bcc.n	80036e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d116      	bne.n	8003712 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	2200      	movs	r2, #0
 80036e8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	2220      	movs	r2, #32
 80036ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	2200      	movs	r2, #0
 80036f6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036fe:	f043 0220 	orr.w	r2, r3, #32
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	2200      	movs	r2, #0
 800370a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800370e:	2301      	movs	r3, #1
 8003710:	e020      	b.n	8003754 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003712:	68bb      	ldr	r3, [r7, #8]
 8003714:	0c1b      	lsrs	r3, r3, #16
 8003716:	b2db      	uxtb	r3, r3
 8003718:	2b01      	cmp	r3, #1
 800371a:	d10c      	bne.n	8003736 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	695b      	ldr	r3, [r3, #20]
 8003722:	43da      	mvns	r2, r3
 8003724:	68bb      	ldr	r3, [r7, #8]
 8003726:	4013      	ands	r3, r2
 8003728:	b29b      	uxth	r3, r3
 800372a:	2b00      	cmp	r3, #0
 800372c:	bf14      	ite	ne
 800372e:	2301      	movne	r3, #1
 8003730:	2300      	moveq	r3, #0
 8003732:	b2db      	uxtb	r3, r3
 8003734:	e00b      	b.n	800374e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	699b      	ldr	r3, [r3, #24]
 800373c:	43da      	mvns	r2, r3
 800373e:	68bb      	ldr	r3, [r7, #8]
 8003740:	4013      	ands	r3, r2
 8003742:	b29b      	uxth	r3, r3
 8003744:	2b00      	cmp	r3, #0
 8003746:	bf14      	ite	ne
 8003748:	2301      	movne	r3, #1
 800374a:	2300      	moveq	r3, #0
 800374c:	b2db      	uxtb	r3, r3
 800374e:	2b00      	cmp	r3, #0
 8003750:	d18d      	bne.n	800366e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8003752:	2300      	movs	r3, #0
}
 8003754:	4618      	mov	r0, r3
 8003756:	3710      	adds	r7, #16
 8003758:	46bd      	mov	sp, r7
 800375a:	bd80      	pop	{r7, pc}

0800375c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800375c:	b580      	push	{r7, lr}
 800375e:	b084      	sub	sp, #16
 8003760:	af00      	add	r7, sp, #0
 8003762:	60f8      	str	r0, [r7, #12]
 8003764:	60b9      	str	r1, [r7, #8]
 8003766:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003768:	e02d      	b.n	80037c6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800376a:	68f8      	ldr	r0, [r7, #12]
 800376c:	f000 f8ce 	bl	800390c <I2C_IsAcknowledgeFailed>
 8003770:	4603      	mov	r3, r0
 8003772:	2b00      	cmp	r3, #0
 8003774:	d001      	beq.n	800377a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003776:	2301      	movs	r3, #1
 8003778:	e02d      	b.n	80037d6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800377a:	68bb      	ldr	r3, [r7, #8]
 800377c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003780:	d021      	beq.n	80037c6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003782:	f7fe fc0f 	bl	8001fa4 <HAL_GetTick>
 8003786:	4602      	mov	r2, r0
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	1ad3      	subs	r3, r2, r3
 800378c:	68ba      	ldr	r2, [r7, #8]
 800378e:	429a      	cmp	r2, r3
 8003790:	d302      	bcc.n	8003798 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003792:	68bb      	ldr	r3, [r7, #8]
 8003794:	2b00      	cmp	r3, #0
 8003796:	d116      	bne.n	80037c6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	2200      	movs	r2, #0
 800379c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	2220      	movs	r2, #32
 80037a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	2200      	movs	r2, #0
 80037aa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037b2:	f043 0220 	orr.w	r2, r3, #32
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	2200      	movs	r2, #0
 80037be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80037c2:	2301      	movs	r3, #1
 80037c4:	e007      	b.n	80037d6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	695b      	ldr	r3, [r3, #20]
 80037cc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80037d0:	2b80      	cmp	r3, #128	; 0x80
 80037d2:	d1ca      	bne.n	800376a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80037d4:	2300      	movs	r3, #0
}
 80037d6:	4618      	mov	r0, r3
 80037d8:	3710      	adds	r7, #16
 80037da:	46bd      	mov	sp, r7
 80037dc:	bd80      	pop	{r7, pc}

080037de <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80037de:	b580      	push	{r7, lr}
 80037e0:	b084      	sub	sp, #16
 80037e2:	af00      	add	r7, sp, #0
 80037e4:	60f8      	str	r0, [r7, #12]
 80037e6:	60b9      	str	r1, [r7, #8]
 80037e8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80037ea:	e02d      	b.n	8003848 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80037ec:	68f8      	ldr	r0, [r7, #12]
 80037ee:	f000 f88d 	bl	800390c <I2C_IsAcknowledgeFailed>
 80037f2:	4603      	mov	r3, r0
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d001      	beq.n	80037fc <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80037f8:	2301      	movs	r3, #1
 80037fa:	e02d      	b.n	8003858 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80037fc:	68bb      	ldr	r3, [r7, #8]
 80037fe:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003802:	d021      	beq.n	8003848 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003804:	f7fe fbce 	bl	8001fa4 <HAL_GetTick>
 8003808:	4602      	mov	r2, r0
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	1ad3      	subs	r3, r2, r3
 800380e:	68ba      	ldr	r2, [r7, #8]
 8003810:	429a      	cmp	r2, r3
 8003812:	d302      	bcc.n	800381a <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003814:	68bb      	ldr	r3, [r7, #8]
 8003816:	2b00      	cmp	r3, #0
 8003818:	d116      	bne.n	8003848 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	2200      	movs	r2, #0
 800381e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	2220      	movs	r2, #32
 8003824:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	2200      	movs	r2, #0
 800382c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003834:	f043 0220 	orr.w	r2, r3, #32
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	2200      	movs	r2, #0
 8003840:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003844:	2301      	movs	r3, #1
 8003846:	e007      	b.n	8003858 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	695b      	ldr	r3, [r3, #20]
 800384e:	f003 0304 	and.w	r3, r3, #4
 8003852:	2b04      	cmp	r3, #4
 8003854:	d1ca      	bne.n	80037ec <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003856:	2300      	movs	r3, #0
}
 8003858:	4618      	mov	r0, r3
 800385a:	3710      	adds	r7, #16
 800385c:	46bd      	mov	sp, r7
 800385e:	bd80      	pop	{r7, pc}

08003860 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003860:	b580      	push	{r7, lr}
 8003862:	b084      	sub	sp, #16
 8003864:	af00      	add	r7, sp, #0
 8003866:	60f8      	str	r0, [r7, #12]
 8003868:	60b9      	str	r1, [r7, #8]
 800386a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800386c:	e042      	b.n	80038f4 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	695b      	ldr	r3, [r3, #20]
 8003874:	f003 0310 	and.w	r3, r3, #16
 8003878:	2b10      	cmp	r3, #16
 800387a:	d119      	bne.n	80038b0 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	f06f 0210 	mvn.w	r2, #16
 8003884:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	2200      	movs	r2, #0
 800388a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	2220      	movs	r2, #32
 8003890:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	2200      	movs	r2, #0
 8003898:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	2200      	movs	r2, #0
 80038a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80038ac:	2301      	movs	r3, #1
 80038ae:	e029      	b.n	8003904 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80038b0:	f7fe fb78 	bl	8001fa4 <HAL_GetTick>
 80038b4:	4602      	mov	r2, r0
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	1ad3      	subs	r3, r2, r3
 80038ba:	68ba      	ldr	r2, [r7, #8]
 80038bc:	429a      	cmp	r2, r3
 80038be:	d302      	bcc.n	80038c6 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80038c0:	68bb      	ldr	r3, [r7, #8]
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d116      	bne.n	80038f4 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	2200      	movs	r2, #0
 80038ca:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	2220      	movs	r2, #32
 80038d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	2200      	movs	r2, #0
 80038d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038e0:	f043 0220 	orr.w	r2, r3, #32
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	2200      	movs	r2, #0
 80038ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80038f0:	2301      	movs	r3, #1
 80038f2:	e007      	b.n	8003904 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	695b      	ldr	r3, [r3, #20]
 80038fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80038fe:	2b40      	cmp	r3, #64	; 0x40
 8003900:	d1b5      	bne.n	800386e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8003902:	2300      	movs	r3, #0
}
 8003904:	4618      	mov	r0, r3
 8003906:	3710      	adds	r7, #16
 8003908:	46bd      	mov	sp, r7
 800390a:	bd80      	pop	{r7, pc}

0800390c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800390c:	b480      	push	{r7}
 800390e:	b083      	sub	sp, #12
 8003910:	af00      	add	r7, sp, #0
 8003912:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	695b      	ldr	r3, [r3, #20]
 800391a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800391e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003922:	d11b      	bne.n	800395c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800392c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	2200      	movs	r2, #0
 8003932:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	2220      	movs	r2, #32
 8003938:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	2200      	movs	r2, #0
 8003940:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003948:	f043 0204 	orr.w	r2, r3, #4
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	2200      	movs	r2, #0
 8003954:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003958:	2301      	movs	r3, #1
 800395a:	e000      	b.n	800395e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800395c:	2300      	movs	r3, #0
}
 800395e:	4618      	mov	r0, r3
 8003960:	370c      	adds	r7, #12
 8003962:	46bd      	mov	sp, r7
 8003964:	bc80      	pop	{r7}
 8003966:	4770      	bx	lr

08003968 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003968:	b580      	push	{r7, lr}
 800396a:	b086      	sub	sp, #24
 800396c:	af00      	add	r7, sp, #0
 800396e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	2b00      	cmp	r3, #0
 8003974:	d101      	bne.n	800397a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003976:	2301      	movs	r3, #1
 8003978:	e272      	b.n	8003e60 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	f003 0301 	and.w	r3, r3, #1
 8003982:	2b00      	cmp	r3, #0
 8003984:	f000 8087 	beq.w	8003a96 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003988:	4b92      	ldr	r3, [pc, #584]	; (8003bd4 <HAL_RCC_OscConfig+0x26c>)
 800398a:	685b      	ldr	r3, [r3, #4]
 800398c:	f003 030c 	and.w	r3, r3, #12
 8003990:	2b04      	cmp	r3, #4
 8003992:	d00c      	beq.n	80039ae <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003994:	4b8f      	ldr	r3, [pc, #572]	; (8003bd4 <HAL_RCC_OscConfig+0x26c>)
 8003996:	685b      	ldr	r3, [r3, #4]
 8003998:	f003 030c 	and.w	r3, r3, #12
 800399c:	2b08      	cmp	r3, #8
 800399e:	d112      	bne.n	80039c6 <HAL_RCC_OscConfig+0x5e>
 80039a0:	4b8c      	ldr	r3, [pc, #560]	; (8003bd4 <HAL_RCC_OscConfig+0x26c>)
 80039a2:	685b      	ldr	r3, [r3, #4]
 80039a4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80039a8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80039ac:	d10b      	bne.n	80039c6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80039ae:	4b89      	ldr	r3, [pc, #548]	; (8003bd4 <HAL_RCC_OscConfig+0x26c>)
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d06c      	beq.n	8003a94 <HAL_RCC_OscConfig+0x12c>
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	685b      	ldr	r3, [r3, #4]
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d168      	bne.n	8003a94 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80039c2:	2301      	movs	r3, #1
 80039c4:	e24c      	b.n	8003e60 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	685b      	ldr	r3, [r3, #4]
 80039ca:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80039ce:	d106      	bne.n	80039de <HAL_RCC_OscConfig+0x76>
 80039d0:	4b80      	ldr	r3, [pc, #512]	; (8003bd4 <HAL_RCC_OscConfig+0x26c>)
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	4a7f      	ldr	r2, [pc, #508]	; (8003bd4 <HAL_RCC_OscConfig+0x26c>)
 80039d6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80039da:	6013      	str	r3, [r2, #0]
 80039dc:	e02e      	b.n	8003a3c <HAL_RCC_OscConfig+0xd4>
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	685b      	ldr	r3, [r3, #4]
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d10c      	bne.n	8003a00 <HAL_RCC_OscConfig+0x98>
 80039e6:	4b7b      	ldr	r3, [pc, #492]	; (8003bd4 <HAL_RCC_OscConfig+0x26c>)
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	4a7a      	ldr	r2, [pc, #488]	; (8003bd4 <HAL_RCC_OscConfig+0x26c>)
 80039ec:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80039f0:	6013      	str	r3, [r2, #0]
 80039f2:	4b78      	ldr	r3, [pc, #480]	; (8003bd4 <HAL_RCC_OscConfig+0x26c>)
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	4a77      	ldr	r2, [pc, #476]	; (8003bd4 <HAL_RCC_OscConfig+0x26c>)
 80039f8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80039fc:	6013      	str	r3, [r2, #0]
 80039fe:	e01d      	b.n	8003a3c <HAL_RCC_OscConfig+0xd4>
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	685b      	ldr	r3, [r3, #4]
 8003a04:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003a08:	d10c      	bne.n	8003a24 <HAL_RCC_OscConfig+0xbc>
 8003a0a:	4b72      	ldr	r3, [pc, #456]	; (8003bd4 <HAL_RCC_OscConfig+0x26c>)
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	4a71      	ldr	r2, [pc, #452]	; (8003bd4 <HAL_RCC_OscConfig+0x26c>)
 8003a10:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003a14:	6013      	str	r3, [r2, #0]
 8003a16:	4b6f      	ldr	r3, [pc, #444]	; (8003bd4 <HAL_RCC_OscConfig+0x26c>)
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	4a6e      	ldr	r2, [pc, #440]	; (8003bd4 <HAL_RCC_OscConfig+0x26c>)
 8003a1c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003a20:	6013      	str	r3, [r2, #0]
 8003a22:	e00b      	b.n	8003a3c <HAL_RCC_OscConfig+0xd4>
 8003a24:	4b6b      	ldr	r3, [pc, #428]	; (8003bd4 <HAL_RCC_OscConfig+0x26c>)
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	4a6a      	ldr	r2, [pc, #424]	; (8003bd4 <HAL_RCC_OscConfig+0x26c>)
 8003a2a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003a2e:	6013      	str	r3, [r2, #0]
 8003a30:	4b68      	ldr	r3, [pc, #416]	; (8003bd4 <HAL_RCC_OscConfig+0x26c>)
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	4a67      	ldr	r2, [pc, #412]	; (8003bd4 <HAL_RCC_OscConfig+0x26c>)
 8003a36:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003a3a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	685b      	ldr	r3, [r3, #4]
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d013      	beq.n	8003a6c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a44:	f7fe faae 	bl	8001fa4 <HAL_GetTick>
 8003a48:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a4a:	e008      	b.n	8003a5e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003a4c:	f7fe faaa 	bl	8001fa4 <HAL_GetTick>
 8003a50:	4602      	mov	r2, r0
 8003a52:	693b      	ldr	r3, [r7, #16]
 8003a54:	1ad3      	subs	r3, r2, r3
 8003a56:	2b64      	cmp	r3, #100	; 0x64
 8003a58:	d901      	bls.n	8003a5e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003a5a:	2303      	movs	r3, #3
 8003a5c:	e200      	b.n	8003e60 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a5e:	4b5d      	ldr	r3, [pc, #372]	; (8003bd4 <HAL_RCC_OscConfig+0x26c>)
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d0f0      	beq.n	8003a4c <HAL_RCC_OscConfig+0xe4>
 8003a6a:	e014      	b.n	8003a96 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a6c:	f7fe fa9a 	bl	8001fa4 <HAL_GetTick>
 8003a70:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003a72:	e008      	b.n	8003a86 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003a74:	f7fe fa96 	bl	8001fa4 <HAL_GetTick>
 8003a78:	4602      	mov	r2, r0
 8003a7a:	693b      	ldr	r3, [r7, #16]
 8003a7c:	1ad3      	subs	r3, r2, r3
 8003a7e:	2b64      	cmp	r3, #100	; 0x64
 8003a80:	d901      	bls.n	8003a86 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003a82:	2303      	movs	r3, #3
 8003a84:	e1ec      	b.n	8003e60 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003a86:	4b53      	ldr	r3, [pc, #332]	; (8003bd4 <HAL_RCC_OscConfig+0x26c>)
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d1f0      	bne.n	8003a74 <HAL_RCC_OscConfig+0x10c>
 8003a92:	e000      	b.n	8003a96 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a94:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	f003 0302 	and.w	r3, r3, #2
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d063      	beq.n	8003b6a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003aa2:	4b4c      	ldr	r3, [pc, #304]	; (8003bd4 <HAL_RCC_OscConfig+0x26c>)
 8003aa4:	685b      	ldr	r3, [r3, #4]
 8003aa6:	f003 030c 	and.w	r3, r3, #12
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d00b      	beq.n	8003ac6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003aae:	4b49      	ldr	r3, [pc, #292]	; (8003bd4 <HAL_RCC_OscConfig+0x26c>)
 8003ab0:	685b      	ldr	r3, [r3, #4]
 8003ab2:	f003 030c 	and.w	r3, r3, #12
 8003ab6:	2b08      	cmp	r3, #8
 8003ab8:	d11c      	bne.n	8003af4 <HAL_RCC_OscConfig+0x18c>
 8003aba:	4b46      	ldr	r3, [pc, #280]	; (8003bd4 <HAL_RCC_OscConfig+0x26c>)
 8003abc:	685b      	ldr	r3, [r3, #4]
 8003abe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d116      	bne.n	8003af4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003ac6:	4b43      	ldr	r3, [pc, #268]	; (8003bd4 <HAL_RCC_OscConfig+0x26c>)
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	f003 0302 	and.w	r3, r3, #2
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d005      	beq.n	8003ade <HAL_RCC_OscConfig+0x176>
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	691b      	ldr	r3, [r3, #16]
 8003ad6:	2b01      	cmp	r3, #1
 8003ad8:	d001      	beq.n	8003ade <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003ada:	2301      	movs	r3, #1
 8003adc:	e1c0      	b.n	8003e60 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ade:	4b3d      	ldr	r3, [pc, #244]	; (8003bd4 <HAL_RCC_OscConfig+0x26c>)
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	695b      	ldr	r3, [r3, #20]
 8003aea:	00db      	lsls	r3, r3, #3
 8003aec:	4939      	ldr	r1, [pc, #228]	; (8003bd4 <HAL_RCC_OscConfig+0x26c>)
 8003aee:	4313      	orrs	r3, r2
 8003af0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003af2:	e03a      	b.n	8003b6a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	691b      	ldr	r3, [r3, #16]
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d020      	beq.n	8003b3e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003afc:	4b36      	ldr	r3, [pc, #216]	; (8003bd8 <HAL_RCC_OscConfig+0x270>)
 8003afe:	2201      	movs	r2, #1
 8003b00:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b02:	f7fe fa4f 	bl	8001fa4 <HAL_GetTick>
 8003b06:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b08:	e008      	b.n	8003b1c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003b0a:	f7fe fa4b 	bl	8001fa4 <HAL_GetTick>
 8003b0e:	4602      	mov	r2, r0
 8003b10:	693b      	ldr	r3, [r7, #16]
 8003b12:	1ad3      	subs	r3, r2, r3
 8003b14:	2b02      	cmp	r3, #2
 8003b16:	d901      	bls.n	8003b1c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003b18:	2303      	movs	r3, #3
 8003b1a:	e1a1      	b.n	8003e60 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b1c:	4b2d      	ldr	r3, [pc, #180]	; (8003bd4 <HAL_RCC_OscConfig+0x26c>)
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	f003 0302 	and.w	r3, r3, #2
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d0f0      	beq.n	8003b0a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b28:	4b2a      	ldr	r3, [pc, #168]	; (8003bd4 <HAL_RCC_OscConfig+0x26c>)
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	695b      	ldr	r3, [r3, #20]
 8003b34:	00db      	lsls	r3, r3, #3
 8003b36:	4927      	ldr	r1, [pc, #156]	; (8003bd4 <HAL_RCC_OscConfig+0x26c>)
 8003b38:	4313      	orrs	r3, r2
 8003b3a:	600b      	str	r3, [r1, #0]
 8003b3c:	e015      	b.n	8003b6a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003b3e:	4b26      	ldr	r3, [pc, #152]	; (8003bd8 <HAL_RCC_OscConfig+0x270>)
 8003b40:	2200      	movs	r2, #0
 8003b42:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b44:	f7fe fa2e 	bl	8001fa4 <HAL_GetTick>
 8003b48:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003b4a:	e008      	b.n	8003b5e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003b4c:	f7fe fa2a 	bl	8001fa4 <HAL_GetTick>
 8003b50:	4602      	mov	r2, r0
 8003b52:	693b      	ldr	r3, [r7, #16]
 8003b54:	1ad3      	subs	r3, r2, r3
 8003b56:	2b02      	cmp	r3, #2
 8003b58:	d901      	bls.n	8003b5e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003b5a:	2303      	movs	r3, #3
 8003b5c:	e180      	b.n	8003e60 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003b5e:	4b1d      	ldr	r3, [pc, #116]	; (8003bd4 <HAL_RCC_OscConfig+0x26c>)
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	f003 0302 	and.w	r3, r3, #2
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d1f0      	bne.n	8003b4c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	f003 0308 	and.w	r3, r3, #8
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d03a      	beq.n	8003bec <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	699b      	ldr	r3, [r3, #24]
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d019      	beq.n	8003bb2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003b7e:	4b17      	ldr	r3, [pc, #92]	; (8003bdc <HAL_RCC_OscConfig+0x274>)
 8003b80:	2201      	movs	r2, #1
 8003b82:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003b84:	f7fe fa0e 	bl	8001fa4 <HAL_GetTick>
 8003b88:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003b8a:	e008      	b.n	8003b9e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003b8c:	f7fe fa0a 	bl	8001fa4 <HAL_GetTick>
 8003b90:	4602      	mov	r2, r0
 8003b92:	693b      	ldr	r3, [r7, #16]
 8003b94:	1ad3      	subs	r3, r2, r3
 8003b96:	2b02      	cmp	r3, #2
 8003b98:	d901      	bls.n	8003b9e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003b9a:	2303      	movs	r3, #3
 8003b9c:	e160      	b.n	8003e60 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003b9e:	4b0d      	ldr	r3, [pc, #52]	; (8003bd4 <HAL_RCC_OscConfig+0x26c>)
 8003ba0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ba2:	f003 0302 	and.w	r3, r3, #2
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d0f0      	beq.n	8003b8c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003baa:	2001      	movs	r0, #1
 8003bac:	f000 fac4 	bl	8004138 <RCC_Delay>
 8003bb0:	e01c      	b.n	8003bec <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003bb2:	4b0a      	ldr	r3, [pc, #40]	; (8003bdc <HAL_RCC_OscConfig+0x274>)
 8003bb4:	2200      	movs	r2, #0
 8003bb6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003bb8:	f7fe f9f4 	bl	8001fa4 <HAL_GetTick>
 8003bbc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003bbe:	e00f      	b.n	8003be0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003bc0:	f7fe f9f0 	bl	8001fa4 <HAL_GetTick>
 8003bc4:	4602      	mov	r2, r0
 8003bc6:	693b      	ldr	r3, [r7, #16]
 8003bc8:	1ad3      	subs	r3, r2, r3
 8003bca:	2b02      	cmp	r3, #2
 8003bcc:	d908      	bls.n	8003be0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003bce:	2303      	movs	r3, #3
 8003bd0:	e146      	b.n	8003e60 <HAL_RCC_OscConfig+0x4f8>
 8003bd2:	bf00      	nop
 8003bd4:	40021000 	.word	0x40021000
 8003bd8:	42420000 	.word	0x42420000
 8003bdc:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003be0:	4b92      	ldr	r3, [pc, #584]	; (8003e2c <HAL_RCC_OscConfig+0x4c4>)
 8003be2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003be4:	f003 0302 	and.w	r3, r3, #2
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d1e9      	bne.n	8003bc0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	f003 0304 	and.w	r3, r3, #4
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	f000 80a6 	beq.w	8003d46 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003bfa:	2300      	movs	r3, #0
 8003bfc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003bfe:	4b8b      	ldr	r3, [pc, #556]	; (8003e2c <HAL_RCC_OscConfig+0x4c4>)
 8003c00:	69db      	ldr	r3, [r3, #28]
 8003c02:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d10d      	bne.n	8003c26 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003c0a:	4b88      	ldr	r3, [pc, #544]	; (8003e2c <HAL_RCC_OscConfig+0x4c4>)
 8003c0c:	69db      	ldr	r3, [r3, #28]
 8003c0e:	4a87      	ldr	r2, [pc, #540]	; (8003e2c <HAL_RCC_OscConfig+0x4c4>)
 8003c10:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003c14:	61d3      	str	r3, [r2, #28]
 8003c16:	4b85      	ldr	r3, [pc, #532]	; (8003e2c <HAL_RCC_OscConfig+0x4c4>)
 8003c18:	69db      	ldr	r3, [r3, #28]
 8003c1a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c1e:	60bb      	str	r3, [r7, #8]
 8003c20:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003c22:	2301      	movs	r3, #1
 8003c24:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c26:	4b82      	ldr	r3, [pc, #520]	; (8003e30 <HAL_RCC_OscConfig+0x4c8>)
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d118      	bne.n	8003c64 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003c32:	4b7f      	ldr	r3, [pc, #508]	; (8003e30 <HAL_RCC_OscConfig+0x4c8>)
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	4a7e      	ldr	r2, [pc, #504]	; (8003e30 <HAL_RCC_OscConfig+0x4c8>)
 8003c38:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003c3c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003c3e:	f7fe f9b1 	bl	8001fa4 <HAL_GetTick>
 8003c42:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c44:	e008      	b.n	8003c58 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003c46:	f7fe f9ad 	bl	8001fa4 <HAL_GetTick>
 8003c4a:	4602      	mov	r2, r0
 8003c4c:	693b      	ldr	r3, [r7, #16]
 8003c4e:	1ad3      	subs	r3, r2, r3
 8003c50:	2b64      	cmp	r3, #100	; 0x64
 8003c52:	d901      	bls.n	8003c58 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003c54:	2303      	movs	r3, #3
 8003c56:	e103      	b.n	8003e60 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c58:	4b75      	ldr	r3, [pc, #468]	; (8003e30 <HAL_RCC_OscConfig+0x4c8>)
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d0f0      	beq.n	8003c46 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	68db      	ldr	r3, [r3, #12]
 8003c68:	2b01      	cmp	r3, #1
 8003c6a:	d106      	bne.n	8003c7a <HAL_RCC_OscConfig+0x312>
 8003c6c:	4b6f      	ldr	r3, [pc, #444]	; (8003e2c <HAL_RCC_OscConfig+0x4c4>)
 8003c6e:	6a1b      	ldr	r3, [r3, #32]
 8003c70:	4a6e      	ldr	r2, [pc, #440]	; (8003e2c <HAL_RCC_OscConfig+0x4c4>)
 8003c72:	f043 0301 	orr.w	r3, r3, #1
 8003c76:	6213      	str	r3, [r2, #32]
 8003c78:	e02d      	b.n	8003cd6 <HAL_RCC_OscConfig+0x36e>
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	68db      	ldr	r3, [r3, #12]
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d10c      	bne.n	8003c9c <HAL_RCC_OscConfig+0x334>
 8003c82:	4b6a      	ldr	r3, [pc, #424]	; (8003e2c <HAL_RCC_OscConfig+0x4c4>)
 8003c84:	6a1b      	ldr	r3, [r3, #32]
 8003c86:	4a69      	ldr	r2, [pc, #420]	; (8003e2c <HAL_RCC_OscConfig+0x4c4>)
 8003c88:	f023 0301 	bic.w	r3, r3, #1
 8003c8c:	6213      	str	r3, [r2, #32]
 8003c8e:	4b67      	ldr	r3, [pc, #412]	; (8003e2c <HAL_RCC_OscConfig+0x4c4>)
 8003c90:	6a1b      	ldr	r3, [r3, #32]
 8003c92:	4a66      	ldr	r2, [pc, #408]	; (8003e2c <HAL_RCC_OscConfig+0x4c4>)
 8003c94:	f023 0304 	bic.w	r3, r3, #4
 8003c98:	6213      	str	r3, [r2, #32]
 8003c9a:	e01c      	b.n	8003cd6 <HAL_RCC_OscConfig+0x36e>
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	68db      	ldr	r3, [r3, #12]
 8003ca0:	2b05      	cmp	r3, #5
 8003ca2:	d10c      	bne.n	8003cbe <HAL_RCC_OscConfig+0x356>
 8003ca4:	4b61      	ldr	r3, [pc, #388]	; (8003e2c <HAL_RCC_OscConfig+0x4c4>)
 8003ca6:	6a1b      	ldr	r3, [r3, #32]
 8003ca8:	4a60      	ldr	r2, [pc, #384]	; (8003e2c <HAL_RCC_OscConfig+0x4c4>)
 8003caa:	f043 0304 	orr.w	r3, r3, #4
 8003cae:	6213      	str	r3, [r2, #32]
 8003cb0:	4b5e      	ldr	r3, [pc, #376]	; (8003e2c <HAL_RCC_OscConfig+0x4c4>)
 8003cb2:	6a1b      	ldr	r3, [r3, #32]
 8003cb4:	4a5d      	ldr	r2, [pc, #372]	; (8003e2c <HAL_RCC_OscConfig+0x4c4>)
 8003cb6:	f043 0301 	orr.w	r3, r3, #1
 8003cba:	6213      	str	r3, [r2, #32]
 8003cbc:	e00b      	b.n	8003cd6 <HAL_RCC_OscConfig+0x36e>
 8003cbe:	4b5b      	ldr	r3, [pc, #364]	; (8003e2c <HAL_RCC_OscConfig+0x4c4>)
 8003cc0:	6a1b      	ldr	r3, [r3, #32]
 8003cc2:	4a5a      	ldr	r2, [pc, #360]	; (8003e2c <HAL_RCC_OscConfig+0x4c4>)
 8003cc4:	f023 0301 	bic.w	r3, r3, #1
 8003cc8:	6213      	str	r3, [r2, #32]
 8003cca:	4b58      	ldr	r3, [pc, #352]	; (8003e2c <HAL_RCC_OscConfig+0x4c4>)
 8003ccc:	6a1b      	ldr	r3, [r3, #32]
 8003cce:	4a57      	ldr	r2, [pc, #348]	; (8003e2c <HAL_RCC_OscConfig+0x4c4>)
 8003cd0:	f023 0304 	bic.w	r3, r3, #4
 8003cd4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	68db      	ldr	r3, [r3, #12]
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d015      	beq.n	8003d0a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003cde:	f7fe f961 	bl	8001fa4 <HAL_GetTick>
 8003ce2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ce4:	e00a      	b.n	8003cfc <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003ce6:	f7fe f95d 	bl	8001fa4 <HAL_GetTick>
 8003cea:	4602      	mov	r2, r0
 8003cec:	693b      	ldr	r3, [r7, #16]
 8003cee:	1ad3      	subs	r3, r2, r3
 8003cf0:	f241 3288 	movw	r2, #5000	; 0x1388
 8003cf4:	4293      	cmp	r3, r2
 8003cf6:	d901      	bls.n	8003cfc <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003cf8:	2303      	movs	r3, #3
 8003cfa:	e0b1      	b.n	8003e60 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003cfc:	4b4b      	ldr	r3, [pc, #300]	; (8003e2c <HAL_RCC_OscConfig+0x4c4>)
 8003cfe:	6a1b      	ldr	r3, [r3, #32]
 8003d00:	f003 0302 	and.w	r3, r3, #2
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d0ee      	beq.n	8003ce6 <HAL_RCC_OscConfig+0x37e>
 8003d08:	e014      	b.n	8003d34 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d0a:	f7fe f94b 	bl	8001fa4 <HAL_GetTick>
 8003d0e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003d10:	e00a      	b.n	8003d28 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d12:	f7fe f947 	bl	8001fa4 <HAL_GetTick>
 8003d16:	4602      	mov	r2, r0
 8003d18:	693b      	ldr	r3, [r7, #16]
 8003d1a:	1ad3      	subs	r3, r2, r3
 8003d1c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003d20:	4293      	cmp	r3, r2
 8003d22:	d901      	bls.n	8003d28 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003d24:	2303      	movs	r3, #3
 8003d26:	e09b      	b.n	8003e60 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003d28:	4b40      	ldr	r3, [pc, #256]	; (8003e2c <HAL_RCC_OscConfig+0x4c4>)
 8003d2a:	6a1b      	ldr	r3, [r3, #32]
 8003d2c:	f003 0302 	and.w	r3, r3, #2
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d1ee      	bne.n	8003d12 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003d34:	7dfb      	ldrb	r3, [r7, #23]
 8003d36:	2b01      	cmp	r3, #1
 8003d38:	d105      	bne.n	8003d46 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003d3a:	4b3c      	ldr	r3, [pc, #240]	; (8003e2c <HAL_RCC_OscConfig+0x4c4>)
 8003d3c:	69db      	ldr	r3, [r3, #28]
 8003d3e:	4a3b      	ldr	r2, [pc, #236]	; (8003e2c <HAL_RCC_OscConfig+0x4c4>)
 8003d40:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003d44:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	69db      	ldr	r3, [r3, #28]
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	f000 8087 	beq.w	8003e5e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003d50:	4b36      	ldr	r3, [pc, #216]	; (8003e2c <HAL_RCC_OscConfig+0x4c4>)
 8003d52:	685b      	ldr	r3, [r3, #4]
 8003d54:	f003 030c 	and.w	r3, r3, #12
 8003d58:	2b08      	cmp	r3, #8
 8003d5a:	d061      	beq.n	8003e20 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	69db      	ldr	r3, [r3, #28]
 8003d60:	2b02      	cmp	r3, #2
 8003d62:	d146      	bne.n	8003df2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d64:	4b33      	ldr	r3, [pc, #204]	; (8003e34 <HAL_RCC_OscConfig+0x4cc>)
 8003d66:	2200      	movs	r2, #0
 8003d68:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d6a:	f7fe f91b 	bl	8001fa4 <HAL_GetTick>
 8003d6e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003d70:	e008      	b.n	8003d84 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d72:	f7fe f917 	bl	8001fa4 <HAL_GetTick>
 8003d76:	4602      	mov	r2, r0
 8003d78:	693b      	ldr	r3, [r7, #16]
 8003d7a:	1ad3      	subs	r3, r2, r3
 8003d7c:	2b02      	cmp	r3, #2
 8003d7e:	d901      	bls.n	8003d84 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003d80:	2303      	movs	r3, #3
 8003d82:	e06d      	b.n	8003e60 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003d84:	4b29      	ldr	r3, [pc, #164]	; (8003e2c <HAL_RCC_OscConfig+0x4c4>)
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d1f0      	bne.n	8003d72 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	6a1b      	ldr	r3, [r3, #32]
 8003d94:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003d98:	d108      	bne.n	8003dac <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003d9a:	4b24      	ldr	r3, [pc, #144]	; (8003e2c <HAL_RCC_OscConfig+0x4c4>)
 8003d9c:	685b      	ldr	r3, [r3, #4]
 8003d9e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	689b      	ldr	r3, [r3, #8]
 8003da6:	4921      	ldr	r1, [pc, #132]	; (8003e2c <HAL_RCC_OscConfig+0x4c4>)
 8003da8:	4313      	orrs	r3, r2
 8003daa:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003dac:	4b1f      	ldr	r3, [pc, #124]	; (8003e2c <HAL_RCC_OscConfig+0x4c4>)
 8003dae:	685b      	ldr	r3, [r3, #4]
 8003db0:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	6a19      	ldr	r1, [r3, #32]
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dbc:	430b      	orrs	r3, r1
 8003dbe:	491b      	ldr	r1, [pc, #108]	; (8003e2c <HAL_RCC_OscConfig+0x4c4>)
 8003dc0:	4313      	orrs	r3, r2
 8003dc2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003dc4:	4b1b      	ldr	r3, [pc, #108]	; (8003e34 <HAL_RCC_OscConfig+0x4cc>)
 8003dc6:	2201      	movs	r2, #1
 8003dc8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003dca:	f7fe f8eb 	bl	8001fa4 <HAL_GetTick>
 8003dce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003dd0:	e008      	b.n	8003de4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003dd2:	f7fe f8e7 	bl	8001fa4 <HAL_GetTick>
 8003dd6:	4602      	mov	r2, r0
 8003dd8:	693b      	ldr	r3, [r7, #16]
 8003dda:	1ad3      	subs	r3, r2, r3
 8003ddc:	2b02      	cmp	r3, #2
 8003dde:	d901      	bls.n	8003de4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003de0:	2303      	movs	r3, #3
 8003de2:	e03d      	b.n	8003e60 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003de4:	4b11      	ldr	r3, [pc, #68]	; (8003e2c <HAL_RCC_OscConfig+0x4c4>)
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d0f0      	beq.n	8003dd2 <HAL_RCC_OscConfig+0x46a>
 8003df0:	e035      	b.n	8003e5e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003df2:	4b10      	ldr	r3, [pc, #64]	; (8003e34 <HAL_RCC_OscConfig+0x4cc>)
 8003df4:	2200      	movs	r2, #0
 8003df6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003df8:	f7fe f8d4 	bl	8001fa4 <HAL_GetTick>
 8003dfc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003dfe:	e008      	b.n	8003e12 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e00:	f7fe f8d0 	bl	8001fa4 <HAL_GetTick>
 8003e04:	4602      	mov	r2, r0
 8003e06:	693b      	ldr	r3, [r7, #16]
 8003e08:	1ad3      	subs	r3, r2, r3
 8003e0a:	2b02      	cmp	r3, #2
 8003e0c:	d901      	bls.n	8003e12 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003e0e:	2303      	movs	r3, #3
 8003e10:	e026      	b.n	8003e60 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003e12:	4b06      	ldr	r3, [pc, #24]	; (8003e2c <HAL_RCC_OscConfig+0x4c4>)
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d1f0      	bne.n	8003e00 <HAL_RCC_OscConfig+0x498>
 8003e1e:	e01e      	b.n	8003e5e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	69db      	ldr	r3, [r3, #28]
 8003e24:	2b01      	cmp	r3, #1
 8003e26:	d107      	bne.n	8003e38 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003e28:	2301      	movs	r3, #1
 8003e2a:	e019      	b.n	8003e60 <HAL_RCC_OscConfig+0x4f8>
 8003e2c:	40021000 	.word	0x40021000
 8003e30:	40007000 	.word	0x40007000
 8003e34:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003e38:	4b0b      	ldr	r3, [pc, #44]	; (8003e68 <HAL_RCC_OscConfig+0x500>)
 8003e3a:	685b      	ldr	r3, [r3, #4]
 8003e3c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	6a1b      	ldr	r3, [r3, #32]
 8003e48:	429a      	cmp	r2, r3
 8003e4a:	d106      	bne.n	8003e5a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e56:	429a      	cmp	r2, r3
 8003e58:	d001      	beq.n	8003e5e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8003e5a:	2301      	movs	r3, #1
 8003e5c:	e000      	b.n	8003e60 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003e5e:	2300      	movs	r3, #0
}
 8003e60:	4618      	mov	r0, r3
 8003e62:	3718      	adds	r7, #24
 8003e64:	46bd      	mov	sp, r7
 8003e66:	bd80      	pop	{r7, pc}
 8003e68:	40021000 	.word	0x40021000

08003e6c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003e6c:	b580      	push	{r7, lr}
 8003e6e:	b084      	sub	sp, #16
 8003e70:	af00      	add	r7, sp, #0
 8003e72:	6078      	str	r0, [r7, #4]
 8003e74:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d101      	bne.n	8003e80 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003e7c:	2301      	movs	r3, #1
 8003e7e:	e0d0      	b.n	8004022 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003e80:	4b6a      	ldr	r3, [pc, #424]	; (800402c <HAL_RCC_ClockConfig+0x1c0>)
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	f003 0307 	and.w	r3, r3, #7
 8003e88:	683a      	ldr	r2, [r7, #0]
 8003e8a:	429a      	cmp	r2, r3
 8003e8c:	d910      	bls.n	8003eb0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e8e:	4b67      	ldr	r3, [pc, #412]	; (800402c <HAL_RCC_ClockConfig+0x1c0>)
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	f023 0207 	bic.w	r2, r3, #7
 8003e96:	4965      	ldr	r1, [pc, #404]	; (800402c <HAL_RCC_ClockConfig+0x1c0>)
 8003e98:	683b      	ldr	r3, [r7, #0]
 8003e9a:	4313      	orrs	r3, r2
 8003e9c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e9e:	4b63      	ldr	r3, [pc, #396]	; (800402c <HAL_RCC_ClockConfig+0x1c0>)
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	f003 0307 	and.w	r3, r3, #7
 8003ea6:	683a      	ldr	r2, [r7, #0]
 8003ea8:	429a      	cmp	r2, r3
 8003eaa:	d001      	beq.n	8003eb0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003eac:	2301      	movs	r3, #1
 8003eae:	e0b8      	b.n	8004022 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	f003 0302 	and.w	r3, r3, #2
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d020      	beq.n	8003efe <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	f003 0304 	and.w	r3, r3, #4
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d005      	beq.n	8003ed4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003ec8:	4b59      	ldr	r3, [pc, #356]	; (8004030 <HAL_RCC_ClockConfig+0x1c4>)
 8003eca:	685b      	ldr	r3, [r3, #4]
 8003ecc:	4a58      	ldr	r2, [pc, #352]	; (8004030 <HAL_RCC_ClockConfig+0x1c4>)
 8003ece:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003ed2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	f003 0308 	and.w	r3, r3, #8
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d005      	beq.n	8003eec <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003ee0:	4b53      	ldr	r3, [pc, #332]	; (8004030 <HAL_RCC_ClockConfig+0x1c4>)
 8003ee2:	685b      	ldr	r3, [r3, #4]
 8003ee4:	4a52      	ldr	r2, [pc, #328]	; (8004030 <HAL_RCC_ClockConfig+0x1c4>)
 8003ee6:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8003eea:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003eec:	4b50      	ldr	r3, [pc, #320]	; (8004030 <HAL_RCC_ClockConfig+0x1c4>)
 8003eee:	685b      	ldr	r3, [r3, #4]
 8003ef0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	689b      	ldr	r3, [r3, #8]
 8003ef8:	494d      	ldr	r1, [pc, #308]	; (8004030 <HAL_RCC_ClockConfig+0x1c4>)
 8003efa:	4313      	orrs	r3, r2
 8003efc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	f003 0301 	and.w	r3, r3, #1
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d040      	beq.n	8003f8c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	685b      	ldr	r3, [r3, #4]
 8003f0e:	2b01      	cmp	r3, #1
 8003f10:	d107      	bne.n	8003f22 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f12:	4b47      	ldr	r3, [pc, #284]	; (8004030 <HAL_RCC_ClockConfig+0x1c4>)
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d115      	bne.n	8003f4a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003f1e:	2301      	movs	r3, #1
 8003f20:	e07f      	b.n	8004022 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	685b      	ldr	r3, [r3, #4]
 8003f26:	2b02      	cmp	r3, #2
 8003f28:	d107      	bne.n	8003f3a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003f2a:	4b41      	ldr	r3, [pc, #260]	; (8004030 <HAL_RCC_ClockConfig+0x1c4>)
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d109      	bne.n	8003f4a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003f36:	2301      	movs	r3, #1
 8003f38:	e073      	b.n	8004022 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f3a:	4b3d      	ldr	r3, [pc, #244]	; (8004030 <HAL_RCC_ClockConfig+0x1c4>)
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	f003 0302 	and.w	r3, r3, #2
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d101      	bne.n	8003f4a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003f46:	2301      	movs	r3, #1
 8003f48:	e06b      	b.n	8004022 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003f4a:	4b39      	ldr	r3, [pc, #228]	; (8004030 <HAL_RCC_ClockConfig+0x1c4>)
 8003f4c:	685b      	ldr	r3, [r3, #4]
 8003f4e:	f023 0203 	bic.w	r2, r3, #3
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	685b      	ldr	r3, [r3, #4]
 8003f56:	4936      	ldr	r1, [pc, #216]	; (8004030 <HAL_RCC_ClockConfig+0x1c4>)
 8003f58:	4313      	orrs	r3, r2
 8003f5a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003f5c:	f7fe f822 	bl	8001fa4 <HAL_GetTick>
 8003f60:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f62:	e00a      	b.n	8003f7a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003f64:	f7fe f81e 	bl	8001fa4 <HAL_GetTick>
 8003f68:	4602      	mov	r2, r0
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	1ad3      	subs	r3, r2, r3
 8003f6e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f72:	4293      	cmp	r3, r2
 8003f74:	d901      	bls.n	8003f7a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003f76:	2303      	movs	r3, #3
 8003f78:	e053      	b.n	8004022 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f7a:	4b2d      	ldr	r3, [pc, #180]	; (8004030 <HAL_RCC_ClockConfig+0x1c4>)
 8003f7c:	685b      	ldr	r3, [r3, #4]
 8003f7e:	f003 020c 	and.w	r2, r3, #12
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	685b      	ldr	r3, [r3, #4]
 8003f86:	009b      	lsls	r3, r3, #2
 8003f88:	429a      	cmp	r2, r3
 8003f8a:	d1eb      	bne.n	8003f64 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003f8c:	4b27      	ldr	r3, [pc, #156]	; (800402c <HAL_RCC_ClockConfig+0x1c0>)
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	f003 0307 	and.w	r3, r3, #7
 8003f94:	683a      	ldr	r2, [r7, #0]
 8003f96:	429a      	cmp	r2, r3
 8003f98:	d210      	bcs.n	8003fbc <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f9a:	4b24      	ldr	r3, [pc, #144]	; (800402c <HAL_RCC_ClockConfig+0x1c0>)
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	f023 0207 	bic.w	r2, r3, #7
 8003fa2:	4922      	ldr	r1, [pc, #136]	; (800402c <HAL_RCC_ClockConfig+0x1c0>)
 8003fa4:	683b      	ldr	r3, [r7, #0]
 8003fa6:	4313      	orrs	r3, r2
 8003fa8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003faa:	4b20      	ldr	r3, [pc, #128]	; (800402c <HAL_RCC_ClockConfig+0x1c0>)
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	f003 0307 	and.w	r3, r3, #7
 8003fb2:	683a      	ldr	r2, [r7, #0]
 8003fb4:	429a      	cmp	r2, r3
 8003fb6:	d001      	beq.n	8003fbc <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003fb8:	2301      	movs	r3, #1
 8003fba:	e032      	b.n	8004022 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	f003 0304 	and.w	r3, r3, #4
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d008      	beq.n	8003fda <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003fc8:	4b19      	ldr	r3, [pc, #100]	; (8004030 <HAL_RCC_ClockConfig+0x1c4>)
 8003fca:	685b      	ldr	r3, [r3, #4]
 8003fcc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	68db      	ldr	r3, [r3, #12]
 8003fd4:	4916      	ldr	r1, [pc, #88]	; (8004030 <HAL_RCC_ClockConfig+0x1c4>)
 8003fd6:	4313      	orrs	r3, r2
 8003fd8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	f003 0308 	and.w	r3, r3, #8
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d009      	beq.n	8003ffa <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003fe6:	4b12      	ldr	r3, [pc, #72]	; (8004030 <HAL_RCC_ClockConfig+0x1c4>)
 8003fe8:	685b      	ldr	r3, [r3, #4]
 8003fea:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	691b      	ldr	r3, [r3, #16]
 8003ff2:	00db      	lsls	r3, r3, #3
 8003ff4:	490e      	ldr	r1, [pc, #56]	; (8004030 <HAL_RCC_ClockConfig+0x1c4>)
 8003ff6:	4313      	orrs	r3, r2
 8003ff8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003ffa:	f000 f821 	bl	8004040 <HAL_RCC_GetSysClockFreq>
 8003ffe:	4602      	mov	r2, r0
 8004000:	4b0b      	ldr	r3, [pc, #44]	; (8004030 <HAL_RCC_ClockConfig+0x1c4>)
 8004002:	685b      	ldr	r3, [r3, #4]
 8004004:	091b      	lsrs	r3, r3, #4
 8004006:	f003 030f 	and.w	r3, r3, #15
 800400a:	490a      	ldr	r1, [pc, #40]	; (8004034 <HAL_RCC_ClockConfig+0x1c8>)
 800400c:	5ccb      	ldrb	r3, [r1, r3]
 800400e:	fa22 f303 	lsr.w	r3, r2, r3
 8004012:	4a09      	ldr	r2, [pc, #36]	; (8004038 <HAL_RCC_ClockConfig+0x1cc>)
 8004014:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004016:	4b09      	ldr	r3, [pc, #36]	; (800403c <HAL_RCC_ClockConfig+0x1d0>)
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	4618      	mov	r0, r3
 800401c:	f7fd ff80 	bl	8001f20 <HAL_InitTick>

  return HAL_OK;
 8004020:	2300      	movs	r3, #0
}
 8004022:	4618      	mov	r0, r3
 8004024:	3710      	adds	r7, #16
 8004026:	46bd      	mov	sp, r7
 8004028:	bd80      	pop	{r7, pc}
 800402a:	bf00      	nop
 800402c:	40022000 	.word	0x40022000
 8004030:	40021000 	.word	0x40021000
 8004034:	08007e38 	.word	0x08007e38
 8004038:	20000000 	.word	0x20000000
 800403c:	20000004 	.word	0x20000004

08004040 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004040:	b490      	push	{r4, r7}
 8004042:	b08a      	sub	sp, #40	; 0x28
 8004044:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8004046:	4b29      	ldr	r3, [pc, #164]	; (80040ec <HAL_RCC_GetSysClockFreq+0xac>)
 8004048:	1d3c      	adds	r4, r7, #4
 800404a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800404c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8004050:	f240 2301 	movw	r3, #513	; 0x201
 8004054:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004056:	2300      	movs	r3, #0
 8004058:	61fb      	str	r3, [r7, #28]
 800405a:	2300      	movs	r3, #0
 800405c:	61bb      	str	r3, [r7, #24]
 800405e:	2300      	movs	r3, #0
 8004060:	627b      	str	r3, [r7, #36]	; 0x24
 8004062:	2300      	movs	r3, #0
 8004064:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8004066:	2300      	movs	r3, #0
 8004068:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800406a:	4b21      	ldr	r3, [pc, #132]	; (80040f0 <HAL_RCC_GetSysClockFreq+0xb0>)
 800406c:	685b      	ldr	r3, [r3, #4]
 800406e:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004070:	69fb      	ldr	r3, [r7, #28]
 8004072:	f003 030c 	and.w	r3, r3, #12
 8004076:	2b04      	cmp	r3, #4
 8004078:	d002      	beq.n	8004080 <HAL_RCC_GetSysClockFreq+0x40>
 800407a:	2b08      	cmp	r3, #8
 800407c:	d003      	beq.n	8004086 <HAL_RCC_GetSysClockFreq+0x46>
 800407e:	e02b      	b.n	80040d8 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004080:	4b1c      	ldr	r3, [pc, #112]	; (80040f4 <HAL_RCC_GetSysClockFreq+0xb4>)
 8004082:	623b      	str	r3, [r7, #32]
      break;
 8004084:	e02b      	b.n	80040de <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004086:	69fb      	ldr	r3, [r7, #28]
 8004088:	0c9b      	lsrs	r3, r3, #18
 800408a:	f003 030f 	and.w	r3, r3, #15
 800408e:	3328      	adds	r3, #40	; 0x28
 8004090:	443b      	add	r3, r7
 8004092:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8004096:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004098:	69fb      	ldr	r3, [r7, #28]
 800409a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d012      	beq.n	80040c8 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80040a2:	4b13      	ldr	r3, [pc, #76]	; (80040f0 <HAL_RCC_GetSysClockFreq+0xb0>)
 80040a4:	685b      	ldr	r3, [r3, #4]
 80040a6:	0c5b      	lsrs	r3, r3, #17
 80040a8:	f003 0301 	and.w	r3, r3, #1
 80040ac:	3328      	adds	r3, #40	; 0x28
 80040ae:	443b      	add	r3, r7
 80040b0:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80040b4:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80040b6:	697b      	ldr	r3, [r7, #20]
 80040b8:	4a0e      	ldr	r2, [pc, #56]	; (80040f4 <HAL_RCC_GetSysClockFreq+0xb4>)
 80040ba:	fb03 f202 	mul.w	r2, r3, r2
 80040be:	69bb      	ldr	r3, [r7, #24]
 80040c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80040c4:	627b      	str	r3, [r7, #36]	; 0x24
 80040c6:	e004      	b.n	80040d2 <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80040c8:	697b      	ldr	r3, [r7, #20]
 80040ca:	4a0b      	ldr	r2, [pc, #44]	; (80040f8 <HAL_RCC_GetSysClockFreq+0xb8>)
 80040cc:	fb02 f303 	mul.w	r3, r2, r3
 80040d0:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80040d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040d4:	623b      	str	r3, [r7, #32]
      break;
 80040d6:	e002      	b.n	80040de <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80040d8:	4b06      	ldr	r3, [pc, #24]	; (80040f4 <HAL_RCC_GetSysClockFreq+0xb4>)
 80040da:	623b      	str	r3, [r7, #32]
      break;
 80040dc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80040de:	6a3b      	ldr	r3, [r7, #32]
}
 80040e0:	4618      	mov	r0, r3
 80040e2:	3728      	adds	r7, #40	; 0x28
 80040e4:	46bd      	mov	sp, r7
 80040e6:	bc90      	pop	{r4, r7}
 80040e8:	4770      	bx	lr
 80040ea:	bf00      	nop
 80040ec:	08007838 	.word	0x08007838
 80040f0:	40021000 	.word	0x40021000
 80040f4:	007a1200 	.word	0x007a1200
 80040f8:	003d0900 	.word	0x003d0900

080040fc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80040fc:	b480      	push	{r7}
 80040fe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004100:	4b02      	ldr	r3, [pc, #8]	; (800410c <HAL_RCC_GetHCLKFreq+0x10>)
 8004102:	681b      	ldr	r3, [r3, #0]
}
 8004104:	4618      	mov	r0, r3
 8004106:	46bd      	mov	sp, r7
 8004108:	bc80      	pop	{r7}
 800410a:	4770      	bx	lr
 800410c:	20000000 	.word	0x20000000

08004110 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004110:	b580      	push	{r7, lr}
 8004112:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004114:	f7ff fff2 	bl	80040fc <HAL_RCC_GetHCLKFreq>
 8004118:	4602      	mov	r2, r0
 800411a:	4b05      	ldr	r3, [pc, #20]	; (8004130 <HAL_RCC_GetPCLK1Freq+0x20>)
 800411c:	685b      	ldr	r3, [r3, #4]
 800411e:	0a1b      	lsrs	r3, r3, #8
 8004120:	f003 0307 	and.w	r3, r3, #7
 8004124:	4903      	ldr	r1, [pc, #12]	; (8004134 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004126:	5ccb      	ldrb	r3, [r1, r3]
 8004128:	fa22 f303 	lsr.w	r3, r2, r3
}
 800412c:	4618      	mov	r0, r3
 800412e:	bd80      	pop	{r7, pc}
 8004130:	40021000 	.word	0x40021000
 8004134:	08007e48 	.word	0x08007e48

08004138 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004138:	b480      	push	{r7}
 800413a:	b085      	sub	sp, #20
 800413c:	af00      	add	r7, sp, #0
 800413e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004140:	4b0a      	ldr	r3, [pc, #40]	; (800416c <RCC_Delay+0x34>)
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	4a0a      	ldr	r2, [pc, #40]	; (8004170 <RCC_Delay+0x38>)
 8004146:	fba2 2303 	umull	r2, r3, r2, r3
 800414a:	0a5b      	lsrs	r3, r3, #9
 800414c:	687a      	ldr	r2, [r7, #4]
 800414e:	fb02 f303 	mul.w	r3, r2, r3
 8004152:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004154:	bf00      	nop
  }
  while (Delay --);
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	1e5a      	subs	r2, r3, #1
 800415a:	60fa      	str	r2, [r7, #12]
 800415c:	2b00      	cmp	r3, #0
 800415e:	d1f9      	bne.n	8004154 <RCC_Delay+0x1c>
}
 8004160:	bf00      	nop
 8004162:	bf00      	nop
 8004164:	3714      	adds	r7, #20
 8004166:	46bd      	mov	sp, r7
 8004168:	bc80      	pop	{r7}
 800416a:	4770      	bx	lr
 800416c:	20000000 	.word	0x20000000
 8004170:	10624dd3 	.word	0x10624dd3

08004174 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004174:	b580      	push	{r7, lr}
 8004176:	b086      	sub	sp, #24
 8004178:	af00      	add	r7, sp, #0
 800417a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 800417c:	2300      	movs	r3, #0
 800417e:	613b      	str	r3, [r7, #16]
 8004180:	2300      	movs	r3, #0
 8004182:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	f003 0301 	and.w	r3, r3, #1
 800418c:	2b00      	cmp	r3, #0
 800418e:	d07d      	beq.n	800428c <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8004190:	2300      	movs	r3, #0
 8004192:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004194:	4b4f      	ldr	r3, [pc, #316]	; (80042d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004196:	69db      	ldr	r3, [r3, #28]
 8004198:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800419c:	2b00      	cmp	r3, #0
 800419e:	d10d      	bne.n	80041bc <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80041a0:	4b4c      	ldr	r3, [pc, #304]	; (80042d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80041a2:	69db      	ldr	r3, [r3, #28]
 80041a4:	4a4b      	ldr	r2, [pc, #300]	; (80042d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80041a6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80041aa:	61d3      	str	r3, [r2, #28]
 80041ac:	4b49      	ldr	r3, [pc, #292]	; (80042d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80041ae:	69db      	ldr	r3, [r3, #28]
 80041b0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80041b4:	60bb      	str	r3, [r7, #8]
 80041b6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80041b8:	2301      	movs	r3, #1
 80041ba:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80041bc:	4b46      	ldr	r3, [pc, #280]	; (80042d8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d118      	bne.n	80041fa <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80041c8:	4b43      	ldr	r3, [pc, #268]	; (80042d8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	4a42      	ldr	r2, [pc, #264]	; (80042d8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80041ce:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80041d2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80041d4:	f7fd fee6 	bl	8001fa4 <HAL_GetTick>
 80041d8:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80041da:	e008      	b.n	80041ee <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80041dc:	f7fd fee2 	bl	8001fa4 <HAL_GetTick>
 80041e0:	4602      	mov	r2, r0
 80041e2:	693b      	ldr	r3, [r7, #16]
 80041e4:	1ad3      	subs	r3, r2, r3
 80041e6:	2b64      	cmp	r3, #100	; 0x64
 80041e8:	d901      	bls.n	80041ee <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 80041ea:	2303      	movs	r3, #3
 80041ec:	e06d      	b.n	80042ca <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80041ee:	4b3a      	ldr	r3, [pc, #232]	; (80042d8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d0f0      	beq.n	80041dc <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80041fa:	4b36      	ldr	r3, [pc, #216]	; (80042d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80041fc:	6a1b      	ldr	r3, [r3, #32]
 80041fe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004202:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	2b00      	cmp	r3, #0
 8004208:	d02e      	beq.n	8004268 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	685b      	ldr	r3, [r3, #4]
 800420e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004212:	68fa      	ldr	r2, [r7, #12]
 8004214:	429a      	cmp	r2, r3
 8004216:	d027      	beq.n	8004268 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004218:	4b2e      	ldr	r3, [pc, #184]	; (80042d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800421a:	6a1b      	ldr	r3, [r3, #32]
 800421c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004220:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004222:	4b2e      	ldr	r3, [pc, #184]	; (80042dc <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004224:	2201      	movs	r2, #1
 8004226:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004228:	4b2c      	ldr	r3, [pc, #176]	; (80042dc <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800422a:	2200      	movs	r2, #0
 800422c:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800422e:	4a29      	ldr	r2, [pc, #164]	; (80042d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	f003 0301 	and.w	r3, r3, #1
 800423a:	2b00      	cmp	r3, #0
 800423c:	d014      	beq.n	8004268 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800423e:	f7fd feb1 	bl	8001fa4 <HAL_GetTick>
 8004242:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004244:	e00a      	b.n	800425c <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004246:	f7fd fead 	bl	8001fa4 <HAL_GetTick>
 800424a:	4602      	mov	r2, r0
 800424c:	693b      	ldr	r3, [r7, #16]
 800424e:	1ad3      	subs	r3, r2, r3
 8004250:	f241 3288 	movw	r2, #5000	; 0x1388
 8004254:	4293      	cmp	r3, r2
 8004256:	d901      	bls.n	800425c <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8004258:	2303      	movs	r3, #3
 800425a:	e036      	b.n	80042ca <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800425c:	4b1d      	ldr	r3, [pc, #116]	; (80042d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800425e:	6a1b      	ldr	r3, [r3, #32]
 8004260:	f003 0302 	and.w	r3, r3, #2
 8004264:	2b00      	cmp	r3, #0
 8004266:	d0ee      	beq.n	8004246 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004268:	4b1a      	ldr	r3, [pc, #104]	; (80042d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800426a:	6a1b      	ldr	r3, [r3, #32]
 800426c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	685b      	ldr	r3, [r3, #4]
 8004274:	4917      	ldr	r1, [pc, #92]	; (80042d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004276:	4313      	orrs	r3, r2
 8004278:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800427a:	7dfb      	ldrb	r3, [r7, #23]
 800427c:	2b01      	cmp	r3, #1
 800427e:	d105      	bne.n	800428c <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004280:	4b14      	ldr	r3, [pc, #80]	; (80042d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004282:	69db      	ldr	r3, [r3, #28]
 8004284:	4a13      	ldr	r2, [pc, #76]	; (80042d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004286:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800428a:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	f003 0302 	and.w	r3, r3, #2
 8004294:	2b00      	cmp	r3, #0
 8004296:	d008      	beq.n	80042aa <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004298:	4b0e      	ldr	r3, [pc, #56]	; (80042d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800429a:	685b      	ldr	r3, [r3, #4]
 800429c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	689b      	ldr	r3, [r3, #8]
 80042a4:	490b      	ldr	r1, [pc, #44]	; (80042d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80042a6:	4313      	orrs	r3, r2
 80042a8:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	f003 0310 	and.w	r3, r3, #16
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d008      	beq.n	80042c8 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80042b6:	4b07      	ldr	r3, [pc, #28]	; (80042d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80042b8:	685b      	ldr	r3, [r3, #4]
 80042ba:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	695b      	ldr	r3, [r3, #20]
 80042c2:	4904      	ldr	r1, [pc, #16]	; (80042d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80042c4:	4313      	orrs	r3, r2
 80042c6:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80042c8:	2300      	movs	r3, #0
}
 80042ca:	4618      	mov	r0, r3
 80042cc:	3718      	adds	r7, #24
 80042ce:	46bd      	mov	sp, r7
 80042d0:	bd80      	pop	{r7, pc}
 80042d2:	bf00      	nop
 80042d4:	40021000 	.word	0x40021000
 80042d8:	40007000 	.word	0x40007000
 80042dc:	42420440 	.word	0x42420440

080042e0 <HAL_SRAM_Init>:
  * @param  ExtTiming Pointer to SRAM extended mode timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FSMC_NORSRAM_TimingTypeDef *Timing,
                                FSMC_NORSRAM_TimingTypeDef *ExtTiming)
{
 80042e0:	b580      	push	{r7, lr}
 80042e2:	b084      	sub	sp, #16
 80042e4:	af00      	add	r7, sp, #0
 80042e6:	60f8      	str	r0, [r7, #12]
 80042e8:	60b9      	str	r1, [r7, #8]
 80042ea:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if ((hsram == NULL) || (hsram->Init.BurstAccessMode == FSMC_BURST_ACCESS_MODE_ENABLE))
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d004      	beq.n	80042fc <HAL_SRAM_Init+0x1c>
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	699b      	ldr	r3, [r3, #24]
 80042f6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80042fa:	d101      	bne.n	8004300 <HAL_SRAM_Init+0x20>
  {
    return HAL_ERROR;
 80042fc:	2301      	movs	r3, #1
 80042fe:	e038      	b.n	8004372 <HAL_SRAM_Init+0x92>
  }

  if (hsram->State == HAL_SRAM_STATE_RESET)
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004306:	b2db      	uxtb	r3, r3
 8004308:	2b00      	cmp	r3, #0
 800430a:	d106      	bne.n	800431a <HAL_SRAM_Init+0x3a>
  {
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	2200      	movs	r2, #0
 8004310:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 8004314:	68f8      	ldr	r0, [r7, #12]
 8004316:	f7fd fccf 	bl	8001cb8 <HAL_SRAM_MspInit>
#endif /* USE_HAL_SRAM_REGISTER_CALLBACKS */
  }

  /* Initialize SRAM control Interface */
  (void)FSMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	681a      	ldr	r2, [r3, #0]
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	3308      	adds	r3, #8
 8004322:	4619      	mov	r1, r3
 8004324:	4610      	mov	r0, r2
 8004326:	f000 f829 	bl	800437c <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  (void)FSMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank);
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	6818      	ldr	r0, [r3, #0]
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	689b      	ldr	r3, [r3, #8]
 8004332:	461a      	mov	r2, r3
 8004334:	68b9      	ldr	r1, [r7, #8]
 8004336:	f000 f88b 	bl	8004450 <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  (void)FSMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	6858      	ldr	r0, [r3, #4]
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	689a      	ldr	r2, [r3, #8]
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004346:	6879      	ldr	r1, [r7, #4]
 8004348:	f000 f8b6 	bl	80044b8 <FSMC_NORSRAM_Extended_Timing_Init>
                                         hsram->Init.ExtendedMode);

  /* Enable the NORSRAM device */
  __FSMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank);
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	68fa      	ldr	r2, [r7, #12]
 8004352:	6892      	ldr	r2, [r2, #8]
 8004354:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	68fa      	ldr	r2, [r7, #12]
 800435e:	6892      	ldr	r2, [r2, #8]
 8004360:	f041 0101 	orr.w	r1, r1, #1
 8004364:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Initialize the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_READY;
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	2201      	movs	r2, #1
 800436c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 8004370:	2300      	movs	r3, #0
}
 8004372:	4618      	mov	r0, r3
 8004374:	3710      	adds	r7, #16
 8004376:	46bd      	mov	sp, r7
 8004378:	bd80      	pop	{r7, pc}
	...

0800437c <FSMC_NORSRAM_Init>:
  * @param  Init Pointer to NORSRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device,
                                    FSMC_NORSRAM_InitTypeDef *Init)
{
 800437c:	b480      	push	{r7}
 800437e:	b087      	sub	sp, #28
 8004380:	af00      	add	r7, sp, #0
 8004382:	6078      	str	r0, [r7, #4]
 8004384:	6039      	str	r1, [r7, #0]
  assert_param(IS_FSMC_ASYNWAIT(Init->AsynchronousWait));
  assert_param(IS_FSMC_WRITE_BURST(Init->WriteBurst));
  assert_param(IS_FSMC_PAGESIZE(Init->PageSize));

  /* Disable NORSRAM Device */
  __FSMC_NORSRAM_DISABLE(Device, Init->NSBank);
 8004386:	683b      	ldr	r3, [r7, #0]
 8004388:	681a      	ldr	r2, [r3, #0]
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004390:	683a      	ldr	r2, [r7, #0]
 8004392:	6812      	ldr	r2, [r2, #0]
 8004394:	f023 0101 	bic.w	r1, r3, #1
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Set NORSRAM device control parameters */
  if (Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 800439e:	683b      	ldr	r3, [r7, #0]
 80043a0:	689b      	ldr	r3, [r3, #8]
 80043a2:	2b08      	cmp	r3, #8
 80043a4:	d102      	bne.n	80043ac <FSMC_NORSRAM_Init+0x30>
  {
    flashaccess = FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 80043a6:	2340      	movs	r3, #64	; 0x40
 80043a8:	617b      	str	r3, [r7, #20]
 80043aa:	e001      	b.n	80043b0 <FSMC_NORSRAM_Init+0x34>
  }
  else
  {
    flashaccess = FSMC_NORSRAM_FLASH_ACCESS_DISABLE;
 80043ac:	2300      	movs	r3, #0
 80043ae:	617b      	str	r3, [r7, #20]
  }

  btcr_reg = (flashaccess                   | \
              Init->DataAddressMux          | \
 80043b0:	683b      	ldr	r3, [r7, #0]
 80043b2:	685a      	ldr	r2, [r3, #4]
  btcr_reg = (flashaccess                   | \
 80043b4:	697b      	ldr	r3, [r7, #20]
 80043b6:	431a      	orrs	r2, r3
              Init->MemoryType              | \
 80043b8:	683b      	ldr	r3, [r7, #0]
 80043ba:	689b      	ldr	r3, [r3, #8]
              Init->DataAddressMux          | \
 80043bc:	431a      	orrs	r2, r3
              Init->MemoryDataWidth         | \
 80043be:	683b      	ldr	r3, [r7, #0]
 80043c0:	68db      	ldr	r3, [r3, #12]
              Init->MemoryType              | \
 80043c2:	431a      	orrs	r2, r3
              Init->BurstAccessMode         | \
 80043c4:	683b      	ldr	r3, [r7, #0]
 80043c6:	691b      	ldr	r3, [r3, #16]
              Init->MemoryDataWidth         | \
 80043c8:	431a      	orrs	r2, r3
              Init->WaitSignalPolarity      | \
 80043ca:	683b      	ldr	r3, [r7, #0]
 80043cc:	695b      	ldr	r3, [r3, #20]
              Init->BurstAccessMode         | \
 80043ce:	431a      	orrs	r2, r3
              Init->WaitSignalActive        | \
 80043d0:	683b      	ldr	r3, [r7, #0]
 80043d2:	69db      	ldr	r3, [r3, #28]
              Init->WaitSignalPolarity      | \
 80043d4:	431a      	orrs	r2, r3
              Init->WriteOperation          | \
 80043d6:	683b      	ldr	r3, [r7, #0]
 80043d8:	6a1b      	ldr	r3, [r3, #32]
              Init->WaitSignalActive        | \
 80043da:	431a      	orrs	r2, r3
              Init->WaitSignal              | \
 80043dc:	683b      	ldr	r3, [r7, #0]
 80043de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
              Init->WriteOperation          | \
 80043e0:	431a      	orrs	r2, r3
              Init->ExtendedMode            | \
 80043e2:	683b      	ldr	r3, [r7, #0]
 80043e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
              Init->WaitSignal              | \
 80043e6:	431a      	orrs	r2, r3
              Init->AsynchronousWait        | \
 80043e8:	683b      	ldr	r3, [r7, #0]
 80043ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
              Init->ExtendedMode            | \
 80043ec:	431a      	orrs	r2, r3
              Init->WriteBurst);
 80043ee:	683b      	ldr	r3, [r7, #0]
 80043f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  btcr_reg = (flashaccess                   | \
 80043f2:	4313      	orrs	r3, r2
 80043f4:	613b      	str	r3, [r7, #16]

  btcr_reg |= Init->WrapMode;
 80043f6:	683b      	ldr	r3, [r7, #0]
 80043f8:	699b      	ldr	r3, [r3, #24]
 80043fa:	693a      	ldr	r2, [r7, #16]
 80043fc:	4313      	orrs	r3, r2
 80043fe:	613b      	str	r3, [r7, #16]
  btcr_reg |= Init->PageSize;
 8004400:	683b      	ldr	r3, [r7, #0]
 8004402:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004404:	693a      	ldr	r2, [r7, #16]
 8004406:	4313      	orrs	r3, r2
 8004408:	613b      	str	r3, [r7, #16]

  mask = (FSMC_BCRx_MBKEN                |
 800440a:	4b10      	ldr	r3, [pc, #64]	; (800444c <FSMC_NORSRAM_Init+0xd0>)
 800440c:	60fb      	str	r3, [r7, #12]
          FSMC_BCRx_WAITEN               |
          FSMC_BCRx_EXTMOD               |
          FSMC_BCRx_ASYNCWAIT            |
          FSMC_BCRx_CBURSTRW);

  mask |= FSMC_BCRx_WRAPMOD;
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004414:	60fb      	str	r3, [r7, #12]
  mask |= 0x00070000U; /* CPSIZE to be defined in CMSIS file */
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
 800441c:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 800441e:	683b      	ldr	r3, [r7, #0]
 8004420:	681a      	ldr	r2, [r3, #0]
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	43db      	mvns	r3, r3
 800442c:	ea02 0103 	and.w	r1, r2, r3
 8004430:	683b      	ldr	r3, [r7, #0]
 8004432:	681a      	ldr	r2, [r3, #0]
 8004434:	693b      	ldr	r3, [r7, #16]
 8004436:	4319      	orrs	r1, r3
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]


  return HAL_OK;
 800443e:	2300      	movs	r3, #0
}
 8004440:	4618      	mov	r0, r3
 8004442:	371c      	adds	r7, #28
 8004444:	46bd      	mov	sp, r7
 8004446:	bc80      	pop	{r7}
 8004448:	4770      	bx	lr
 800444a:	bf00      	nop
 800444c:	0008fb7f 	.word	0x0008fb7f

08004450 <FSMC_NORSRAM_Timing_Init>:
  * @param  Bank NORSRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device,
                                          FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8004450:	b480      	push	{r7}
 8004452:	b085      	sub	sp, #20
 8004454:	af00      	add	r7, sp, #0
 8004456:	60f8      	str	r0, [r7, #12]
 8004458:	60b9      	str	r1, [r7, #8]
 800445a:	607a      	str	r2, [r7, #4]
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));

  /* Set FSMC_NORSRAM device timing parameters */
  MODIFY_REG(Device->BTCR[Bank + 1U], BTR_CLEAR_MASK, (Timing->AddressSetupTime                                  |
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	1c5a      	adds	r2, r3, #1
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004466:	f003 4140 	and.w	r1, r3, #3221225472	; 0xc0000000
 800446a:	68bb      	ldr	r3, [r7, #8]
 800446c:	681a      	ldr	r2, [r3, #0]
 800446e:	68bb      	ldr	r3, [r7, #8]
 8004470:	685b      	ldr	r3, [r3, #4]
 8004472:	011b      	lsls	r3, r3, #4
 8004474:	431a      	orrs	r2, r3
 8004476:	68bb      	ldr	r3, [r7, #8]
 8004478:	689b      	ldr	r3, [r3, #8]
 800447a:	021b      	lsls	r3, r3, #8
 800447c:	431a      	orrs	r2, r3
 800447e:	68bb      	ldr	r3, [r7, #8]
 8004480:	68db      	ldr	r3, [r3, #12]
 8004482:	041b      	lsls	r3, r3, #16
 8004484:	431a      	orrs	r2, r3
 8004486:	68bb      	ldr	r3, [r7, #8]
 8004488:	691b      	ldr	r3, [r3, #16]
 800448a:	3b01      	subs	r3, #1
 800448c:	051b      	lsls	r3, r3, #20
 800448e:	431a      	orrs	r2, r3
 8004490:	68bb      	ldr	r3, [r7, #8]
 8004492:	695b      	ldr	r3, [r3, #20]
 8004494:	3b02      	subs	r3, #2
 8004496:	061b      	lsls	r3, r3, #24
 8004498:	431a      	orrs	r2, r3
 800449a:	68bb      	ldr	r3, [r7, #8]
 800449c:	699b      	ldr	r3, [r3, #24]
 800449e:	4313      	orrs	r3, r2
 80044a0:	687a      	ldr	r2, [r7, #4]
 80044a2:	3201      	adds	r2, #1
 80044a4:	4319      	orrs	r1, r3
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                                                       ((Timing->BusTurnAroundDuration)  << FSMC_BTRx_BUSTURN_Pos) |
                                                       (((Timing->CLKDivision) - 1U)     << FSMC_BTRx_CLKDIV_Pos)  |
                                                       (((Timing->DataLatency) - 2U)     << FSMC_BTRx_DATLAT_Pos)  |
                                                       (Timing->AccessMode)));

  return HAL_OK;
 80044ac:	2300      	movs	r3, #0
}
 80044ae:	4618      	mov	r0, r3
 80044b0:	3714      	adds	r7, #20
 80044b2:	46bd      	mov	sp, r7
 80044b4:	bc80      	pop	{r7}
 80044b6:	4770      	bx	lr

080044b8 <FSMC_NORSRAM_Extended_Timing_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device,
                                                   FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank,
                                                   uint32_t ExtendedMode)
{
 80044b8:	b480      	push	{r7}
 80044ba:	b085      	sub	sp, #20
 80044bc:	af00      	add	r7, sp, #0
 80044be:	60f8      	str	r0, [r7, #12]
 80044c0:	60b9      	str	r1, [r7, #8]
 80044c2:	607a      	str	r2, [r7, #4]
 80044c4:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if (ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 80044c6:	683b      	ldr	r3, [r7, #0]
 80044c8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80044cc:	d11d      	bne.n	800450a <FSMC_NORSRAM_Extended_Timing_Init+0x52>
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));

    /* Set NORSRAM device timing register for write configuration, if extended mode is used */
#if defined(FSMC_BWTRx_BUSTURN)
    MODIFY_REG(Device->BWTR[Bank], BWTR_CLEAR_MASK, (Timing->AddressSetupTime                                    |
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	687a      	ldr	r2, [r7, #4]
 80044d2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80044d6:	4b13      	ldr	r3, [pc, #76]	; (8004524 <FSMC_NORSRAM_Extended_Timing_Init+0x6c>)
 80044d8:	4013      	ands	r3, r2
 80044da:	68ba      	ldr	r2, [r7, #8]
 80044dc:	6811      	ldr	r1, [r2, #0]
 80044de:	68ba      	ldr	r2, [r7, #8]
 80044e0:	6852      	ldr	r2, [r2, #4]
 80044e2:	0112      	lsls	r2, r2, #4
 80044e4:	4311      	orrs	r1, r2
 80044e6:	68ba      	ldr	r2, [r7, #8]
 80044e8:	6892      	ldr	r2, [r2, #8]
 80044ea:	0212      	lsls	r2, r2, #8
 80044ec:	4311      	orrs	r1, r2
 80044ee:	68ba      	ldr	r2, [r7, #8]
 80044f0:	6992      	ldr	r2, [r2, #24]
 80044f2:	4311      	orrs	r1, r2
 80044f4:	68ba      	ldr	r2, [r7, #8]
 80044f6:	68d2      	ldr	r2, [r2, #12]
 80044f8:	0412      	lsls	r2, r2, #16
 80044fa:	430a      	orrs	r2, r1
 80044fc:	ea43 0102 	orr.w	r1, r3, r2
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	687a      	ldr	r2, [r7, #4]
 8004504:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8004508:	e005      	b.n	8004516 <FSMC_NORSRAM_Extended_Timing_Init+0x5e>
                                                     (((Timing->DataLatency) - 2U)     << FSMC_BWTRx_DATLAT_Pos)));
#endif /* FSMC_BWTRx_BUSTURN */
  }
  else
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	687a      	ldr	r2, [r7, #4]
 800450e:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 8004512:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  return HAL_OK;
 8004516:	2300      	movs	r3, #0
}
 8004518:	4618      	mov	r0, r3
 800451a:	3714      	adds	r7, #20
 800451c:	46bd      	mov	sp, r7
 800451e:	bc80      	pop	{r7}
 8004520:	4770      	bx	lr
 8004522:	bf00      	nop
 8004524:	cff00000 	.word	0xcff00000

08004528 <__errno>:
 8004528:	4b01      	ldr	r3, [pc, #4]	; (8004530 <__errno+0x8>)
 800452a:	6818      	ldr	r0, [r3, #0]
 800452c:	4770      	bx	lr
 800452e:	bf00      	nop
 8004530:	2000000c 	.word	0x2000000c

08004534 <__libc_init_array>:
 8004534:	b570      	push	{r4, r5, r6, lr}
 8004536:	2600      	movs	r6, #0
 8004538:	4d0c      	ldr	r5, [pc, #48]	; (800456c <__libc_init_array+0x38>)
 800453a:	4c0d      	ldr	r4, [pc, #52]	; (8004570 <__libc_init_array+0x3c>)
 800453c:	1b64      	subs	r4, r4, r5
 800453e:	10a4      	asrs	r4, r4, #2
 8004540:	42a6      	cmp	r6, r4
 8004542:	d109      	bne.n	8004558 <__libc_init_array+0x24>
 8004544:	f003 f95e 	bl	8007804 <_init>
 8004548:	2600      	movs	r6, #0
 800454a:	4d0a      	ldr	r5, [pc, #40]	; (8004574 <__libc_init_array+0x40>)
 800454c:	4c0a      	ldr	r4, [pc, #40]	; (8004578 <__libc_init_array+0x44>)
 800454e:	1b64      	subs	r4, r4, r5
 8004550:	10a4      	asrs	r4, r4, #2
 8004552:	42a6      	cmp	r6, r4
 8004554:	d105      	bne.n	8004562 <__libc_init_array+0x2e>
 8004556:	bd70      	pop	{r4, r5, r6, pc}
 8004558:	f855 3b04 	ldr.w	r3, [r5], #4
 800455c:	4798      	blx	r3
 800455e:	3601      	adds	r6, #1
 8004560:	e7ee      	b.n	8004540 <__libc_init_array+0xc>
 8004562:	f855 3b04 	ldr.w	r3, [r5], #4
 8004566:	4798      	blx	r3
 8004568:	3601      	adds	r6, #1
 800456a:	e7f2      	b.n	8004552 <__libc_init_array+0x1e>
 800456c:	080082a0 	.word	0x080082a0
 8004570:	080082a0 	.word	0x080082a0
 8004574:	080082a0 	.word	0x080082a0
 8004578:	080082a4 	.word	0x080082a4

0800457c <memcpy>:
 800457c:	440a      	add	r2, r1
 800457e:	4291      	cmp	r1, r2
 8004580:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8004584:	d100      	bne.n	8004588 <memcpy+0xc>
 8004586:	4770      	bx	lr
 8004588:	b510      	push	{r4, lr}
 800458a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800458e:	4291      	cmp	r1, r2
 8004590:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004594:	d1f9      	bne.n	800458a <memcpy+0xe>
 8004596:	bd10      	pop	{r4, pc}

08004598 <memset>:
 8004598:	4603      	mov	r3, r0
 800459a:	4402      	add	r2, r0
 800459c:	4293      	cmp	r3, r2
 800459e:	d100      	bne.n	80045a2 <memset+0xa>
 80045a0:	4770      	bx	lr
 80045a2:	f803 1b01 	strb.w	r1, [r3], #1
 80045a6:	e7f9      	b.n	800459c <memset+0x4>

080045a8 <__cvt>:
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80045ae:	461f      	mov	r7, r3
 80045b0:	bfbb      	ittet	lt
 80045b2:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 80045b6:	461f      	movlt	r7, r3
 80045b8:	2300      	movge	r3, #0
 80045ba:	232d      	movlt	r3, #45	; 0x2d
 80045bc:	b088      	sub	sp, #32
 80045be:	4614      	mov	r4, r2
 80045c0:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80045c2:	9d10      	ldr	r5, [sp, #64]	; 0x40
 80045c4:	7013      	strb	r3, [r2, #0]
 80045c6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80045c8:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 80045cc:	f023 0820 	bic.w	r8, r3, #32
 80045d0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80045d4:	d005      	beq.n	80045e2 <__cvt+0x3a>
 80045d6:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80045da:	d100      	bne.n	80045de <__cvt+0x36>
 80045dc:	3501      	adds	r5, #1
 80045de:	2302      	movs	r3, #2
 80045e0:	e000      	b.n	80045e4 <__cvt+0x3c>
 80045e2:	2303      	movs	r3, #3
 80045e4:	aa07      	add	r2, sp, #28
 80045e6:	9204      	str	r2, [sp, #16]
 80045e8:	aa06      	add	r2, sp, #24
 80045ea:	e9cd a202 	strd	sl, r2, [sp, #8]
 80045ee:	e9cd 3500 	strd	r3, r5, [sp]
 80045f2:	4622      	mov	r2, r4
 80045f4:	463b      	mov	r3, r7
 80045f6:	f000 fce3 	bl	8004fc0 <_dtoa_r>
 80045fa:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80045fe:	4606      	mov	r6, r0
 8004600:	d102      	bne.n	8004608 <__cvt+0x60>
 8004602:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8004604:	07db      	lsls	r3, r3, #31
 8004606:	d522      	bpl.n	800464e <__cvt+0xa6>
 8004608:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800460c:	eb06 0905 	add.w	r9, r6, r5
 8004610:	d110      	bne.n	8004634 <__cvt+0x8c>
 8004612:	7833      	ldrb	r3, [r6, #0]
 8004614:	2b30      	cmp	r3, #48	; 0x30
 8004616:	d10a      	bne.n	800462e <__cvt+0x86>
 8004618:	2200      	movs	r2, #0
 800461a:	2300      	movs	r3, #0
 800461c:	4620      	mov	r0, r4
 800461e:	4639      	mov	r1, r7
 8004620:	f7fc fa2e 	bl	8000a80 <__aeabi_dcmpeq>
 8004624:	b918      	cbnz	r0, 800462e <__cvt+0x86>
 8004626:	f1c5 0501 	rsb	r5, r5, #1
 800462a:	f8ca 5000 	str.w	r5, [sl]
 800462e:	f8da 3000 	ldr.w	r3, [sl]
 8004632:	4499      	add	r9, r3
 8004634:	2200      	movs	r2, #0
 8004636:	2300      	movs	r3, #0
 8004638:	4620      	mov	r0, r4
 800463a:	4639      	mov	r1, r7
 800463c:	f7fc fa20 	bl	8000a80 <__aeabi_dcmpeq>
 8004640:	b108      	cbz	r0, 8004646 <__cvt+0x9e>
 8004642:	f8cd 901c 	str.w	r9, [sp, #28]
 8004646:	2230      	movs	r2, #48	; 0x30
 8004648:	9b07      	ldr	r3, [sp, #28]
 800464a:	454b      	cmp	r3, r9
 800464c:	d307      	bcc.n	800465e <__cvt+0xb6>
 800464e:	4630      	mov	r0, r6
 8004650:	9b07      	ldr	r3, [sp, #28]
 8004652:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8004654:	1b9b      	subs	r3, r3, r6
 8004656:	6013      	str	r3, [r2, #0]
 8004658:	b008      	add	sp, #32
 800465a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800465e:	1c59      	adds	r1, r3, #1
 8004660:	9107      	str	r1, [sp, #28]
 8004662:	701a      	strb	r2, [r3, #0]
 8004664:	e7f0      	b.n	8004648 <__cvt+0xa0>

08004666 <__exponent>:
 8004666:	4603      	mov	r3, r0
 8004668:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800466a:	2900      	cmp	r1, #0
 800466c:	f803 2b02 	strb.w	r2, [r3], #2
 8004670:	bfb6      	itet	lt
 8004672:	222d      	movlt	r2, #45	; 0x2d
 8004674:	222b      	movge	r2, #43	; 0x2b
 8004676:	4249      	neglt	r1, r1
 8004678:	2909      	cmp	r1, #9
 800467a:	7042      	strb	r2, [r0, #1]
 800467c:	dd2b      	ble.n	80046d6 <__exponent+0x70>
 800467e:	f10d 0407 	add.w	r4, sp, #7
 8004682:	46a4      	mov	ip, r4
 8004684:	270a      	movs	r7, #10
 8004686:	fb91 f6f7 	sdiv	r6, r1, r7
 800468a:	460a      	mov	r2, r1
 800468c:	46a6      	mov	lr, r4
 800468e:	fb07 1516 	mls	r5, r7, r6, r1
 8004692:	2a63      	cmp	r2, #99	; 0x63
 8004694:	f105 0530 	add.w	r5, r5, #48	; 0x30
 8004698:	4631      	mov	r1, r6
 800469a:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 800469e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80046a2:	dcf0      	bgt.n	8004686 <__exponent+0x20>
 80046a4:	3130      	adds	r1, #48	; 0x30
 80046a6:	f1ae 0502 	sub.w	r5, lr, #2
 80046aa:	f804 1c01 	strb.w	r1, [r4, #-1]
 80046ae:	4629      	mov	r1, r5
 80046b0:	1c44      	adds	r4, r0, #1
 80046b2:	4561      	cmp	r1, ip
 80046b4:	d30a      	bcc.n	80046cc <__exponent+0x66>
 80046b6:	f10d 0209 	add.w	r2, sp, #9
 80046ba:	eba2 020e 	sub.w	r2, r2, lr
 80046be:	4565      	cmp	r5, ip
 80046c0:	bf88      	it	hi
 80046c2:	2200      	movhi	r2, #0
 80046c4:	4413      	add	r3, r2
 80046c6:	1a18      	subs	r0, r3, r0
 80046c8:	b003      	add	sp, #12
 80046ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80046cc:	f811 2b01 	ldrb.w	r2, [r1], #1
 80046d0:	f804 2f01 	strb.w	r2, [r4, #1]!
 80046d4:	e7ed      	b.n	80046b2 <__exponent+0x4c>
 80046d6:	2330      	movs	r3, #48	; 0x30
 80046d8:	3130      	adds	r1, #48	; 0x30
 80046da:	7083      	strb	r3, [r0, #2]
 80046dc:	70c1      	strb	r1, [r0, #3]
 80046de:	1d03      	adds	r3, r0, #4
 80046e0:	e7f1      	b.n	80046c6 <__exponent+0x60>
	...

080046e4 <_printf_float>:
 80046e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80046e8:	b091      	sub	sp, #68	; 0x44
 80046ea:	460c      	mov	r4, r1
 80046ec:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 80046f0:	4616      	mov	r6, r2
 80046f2:	461f      	mov	r7, r3
 80046f4:	4605      	mov	r5, r0
 80046f6:	f001 fa51 	bl	8005b9c <_localeconv_r>
 80046fa:	6803      	ldr	r3, [r0, #0]
 80046fc:	4618      	mov	r0, r3
 80046fe:	9309      	str	r3, [sp, #36]	; 0x24
 8004700:	f7fb fd92 	bl	8000228 <strlen>
 8004704:	2300      	movs	r3, #0
 8004706:	930e      	str	r3, [sp, #56]	; 0x38
 8004708:	f8d8 3000 	ldr.w	r3, [r8]
 800470c:	900a      	str	r0, [sp, #40]	; 0x28
 800470e:	3307      	adds	r3, #7
 8004710:	f023 0307 	bic.w	r3, r3, #7
 8004714:	f103 0208 	add.w	r2, r3, #8
 8004718:	f894 9018 	ldrb.w	r9, [r4, #24]
 800471c:	f8d4 b000 	ldr.w	fp, [r4]
 8004720:	f8c8 2000 	str.w	r2, [r8]
 8004724:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004728:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800472c:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 8004730:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 8004734:	930b      	str	r3, [sp, #44]	; 0x2c
 8004736:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800473a:	4640      	mov	r0, r8
 800473c:	4b9c      	ldr	r3, [pc, #624]	; (80049b0 <_printf_float+0x2cc>)
 800473e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004740:	f7fc f9d0 	bl	8000ae4 <__aeabi_dcmpun>
 8004744:	bb70      	cbnz	r0, 80047a4 <_printf_float+0xc0>
 8004746:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800474a:	4640      	mov	r0, r8
 800474c:	4b98      	ldr	r3, [pc, #608]	; (80049b0 <_printf_float+0x2cc>)
 800474e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004750:	f7fc f9aa 	bl	8000aa8 <__aeabi_dcmple>
 8004754:	bb30      	cbnz	r0, 80047a4 <_printf_float+0xc0>
 8004756:	2200      	movs	r2, #0
 8004758:	2300      	movs	r3, #0
 800475a:	4640      	mov	r0, r8
 800475c:	4651      	mov	r1, sl
 800475e:	f7fc f999 	bl	8000a94 <__aeabi_dcmplt>
 8004762:	b110      	cbz	r0, 800476a <_printf_float+0x86>
 8004764:	232d      	movs	r3, #45	; 0x2d
 8004766:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800476a:	4b92      	ldr	r3, [pc, #584]	; (80049b4 <_printf_float+0x2d0>)
 800476c:	4892      	ldr	r0, [pc, #584]	; (80049b8 <_printf_float+0x2d4>)
 800476e:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8004772:	bf94      	ite	ls
 8004774:	4698      	movls	r8, r3
 8004776:	4680      	movhi	r8, r0
 8004778:	2303      	movs	r3, #3
 800477a:	f04f 0a00 	mov.w	sl, #0
 800477e:	6123      	str	r3, [r4, #16]
 8004780:	f02b 0304 	bic.w	r3, fp, #4
 8004784:	6023      	str	r3, [r4, #0]
 8004786:	4633      	mov	r3, r6
 8004788:	4621      	mov	r1, r4
 800478a:	4628      	mov	r0, r5
 800478c:	9700      	str	r7, [sp, #0]
 800478e:	aa0f      	add	r2, sp, #60	; 0x3c
 8004790:	f000 f9d4 	bl	8004b3c <_printf_common>
 8004794:	3001      	adds	r0, #1
 8004796:	f040 8090 	bne.w	80048ba <_printf_float+0x1d6>
 800479a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800479e:	b011      	add	sp, #68	; 0x44
 80047a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80047a4:	4642      	mov	r2, r8
 80047a6:	4653      	mov	r3, sl
 80047a8:	4640      	mov	r0, r8
 80047aa:	4651      	mov	r1, sl
 80047ac:	f7fc f99a 	bl	8000ae4 <__aeabi_dcmpun>
 80047b0:	b148      	cbz	r0, 80047c6 <_printf_float+0xe2>
 80047b2:	f1ba 0f00 	cmp.w	sl, #0
 80047b6:	bfb8      	it	lt
 80047b8:	232d      	movlt	r3, #45	; 0x2d
 80047ba:	4880      	ldr	r0, [pc, #512]	; (80049bc <_printf_float+0x2d8>)
 80047bc:	bfb8      	it	lt
 80047be:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80047c2:	4b7f      	ldr	r3, [pc, #508]	; (80049c0 <_printf_float+0x2dc>)
 80047c4:	e7d3      	b.n	800476e <_printf_float+0x8a>
 80047c6:	6863      	ldr	r3, [r4, #4]
 80047c8:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 80047cc:	1c5a      	adds	r2, r3, #1
 80047ce:	d142      	bne.n	8004856 <_printf_float+0x172>
 80047d0:	2306      	movs	r3, #6
 80047d2:	6063      	str	r3, [r4, #4]
 80047d4:	2200      	movs	r2, #0
 80047d6:	9206      	str	r2, [sp, #24]
 80047d8:	aa0e      	add	r2, sp, #56	; 0x38
 80047da:	e9cd 9204 	strd	r9, r2, [sp, #16]
 80047de:	aa0d      	add	r2, sp, #52	; 0x34
 80047e0:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 80047e4:	9203      	str	r2, [sp, #12]
 80047e6:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 80047ea:	e9cd 3201 	strd	r3, r2, [sp, #4]
 80047ee:	6023      	str	r3, [r4, #0]
 80047f0:	6863      	ldr	r3, [r4, #4]
 80047f2:	4642      	mov	r2, r8
 80047f4:	9300      	str	r3, [sp, #0]
 80047f6:	4628      	mov	r0, r5
 80047f8:	4653      	mov	r3, sl
 80047fa:	910b      	str	r1, [sp, #44]	; 0x2c
 80047fc:	f7ff fed4 	bl	80045a8 <__cvt>
 8004800:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004802:	4680      	mov	r8, r0
 8004804:	2947      	cmp	r1, #71	; 0x47
 8004806:	990d      	ldr	r1, [sp, #52]	; 0x34
 8004808:	d108      	bne.n	800481c <_printf_float+0x138>
 800480a:	1cc8      	adds	r0, r1, #3
 800480c:	db02      	blt.n	8004814 <_printf_float+0x130>
 800480e:	6863      	ldr	r3, [r4, #4]
 8004810:	4299      	cmp	r1, r3
 8004812:	dd40      	ble.n	8004896 <_printf_float+0x1b2>
 8004814:	f1a9 0902 	sub.w	r9, r9, #2
 8004818:	fa5f f989 	uxtb.w	r9, r9
 800481c:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8004820:	d81f      	bhi.n	8004862 <_printf_float+0x17e>
 8004822:	464a      	mov	r2, r9
 8004824:	3901      	subs	r1, #1
 8004826:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800482a:	910d      	str	r1, [sp, #52]	; 0x34
 800482c:	f7ff ff1b 	bl	8004666 <__exponent>
 8004830:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004832:	4682      	mov	sl, r0
 8004834:	1813      	adds	r3, r2, r0
 8004836:	2a01      	cmp	r2, #1
 8004838:	6123      	str	r3, [r4, #16]
 800483a:	dc02      	bgt.n	8004842 <_printf_float+0x15e>
 800483c:	6822      	ldr	r2, [r4, #0]
 800483e:	07d2      	lsls	r2, r2, #31
 8004840:	d501      	bpl.n	8004846 <_printf_float+0x162>
 8004842:	3301      	adds	r3, #1
 8004844:	6123      	str	r3, [r4, #16]
 8004846:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800484a:	2b00      	cmp	r3, #0
 800484c:	d09b      	beq.n	8004786 <_printf_float+0xa2>
 800484e:	232d      	movs	r3, #45	; 0x2d
 8004850:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004854:	e797      	b.n	8004786 <_printf_float+0xa2>
 8004856:	2947      	cmp	r1, #71	; 0x47
 8004858:	d1bc      	bne.n	80047d4 <_printf_float+0xf0>
 800485a:	2b00      	cmp	r3, #0
 800485c:	d1ba      	bne.n	80047d4 <_printf_float+0xf0>
 800485e:	2301      	movs	r3, #1
 8004860:	e7b7      	b.n	80047d2 <_printf_float+0xee>
 8004862:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8004866:	d118      	bne.n	800489a <_printf_float+0x1b6>
 8004868:	2900      	cmp	r1, #0
 800486a:	6863      	ldr	r3, [r4, #4]
 800486c:	dd0b      	ble.n	8004886 <_printf_float+0x1a2>
 800486e:	6121      	str	r1, [r4, #16]
 8004870:	b913      	cbnz	r3, 8004878 <_printf_float+0x194>
 8004872:	6822      	ldr	r2, [r4, #0]
 8004874:	07d0      	lsls	r0, r2, #31
 8004876:	d502      	bpl.n	800487e <_printf_float+0x19a>
 8004878:	3301      	adds	r3, #1
 800487a:	440b      	add	r3, r1
 800487c:	6123      	str	r3, [r4, #16]
 800487e:	f04f 0a00 	mov.w	sl, #0
 8004882:	65a1      	str	r1, [r4, #88]	; 0x58
 8004884:	e7df      	b.n	8004846 <_printf_float+0x162>
 8004886:	b913      	cbnz	r3, 800488e <_printf_float+0x1aa>
 8004888:	6822      	ldr	r2, [r4, #0]
 800488a:	07d2      	lsls	r2, r2, #31
 800488c:	d501      	bpl.n	8004892 <_printf_float+0x1ae>
 800488e:	3302      	adds	r3, #2
 8004890:	e7f4      	b.n	800487c <_printf_float+0x198>
 8004892:	2301      	movs	r3, #1
 8004894:	e7f2      	b.n	800487c <_printf_float+0x198>
 8004896:	f04f 0967 	mov.w	r9, #103	; 0x67
 800489a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800489c:	4299      	cmp	r1, r3
 800489e:	db05      	blt.n	80048ac <_printf_float+0x1c8>
 80048a0:	6823      	ldr	r3, [r4, #0]
 80048a2:	6121      	str	r1, [r4, #16]
 80048a4:	07d8      	lsls	r0, r3, #31
 80048a6:	d5ea      	bpl.n	800487e <_printf_float+0x19a>
 80048a8:	1c4b      	adds	r3, r1, #1
 80048aa:	e7e7      	b.n	800487c <_printf_float+0x198>
 80048ac:	2900      	cmp	r1, #0
 80048ae:	bfcc      	ite	gt
 80048b0:	2201      	movgt	r2, #1
 80048b2:	f1c1 0202 	rsble	r2, r1, #2
 80048b6:	4413      	add	r3, r2
 80048b8:	e7e0      	b.n	800487c <_printf_float+0x198>
 80048ba:	6823      	ldr	r3, [r4, #0]
 80048bc:	055a      	lsls	r2, r3, #21
 80048be:	d407      	bmi.n	80048d0 <_printf_float+0x1ec>
 80048c0:	6923      	ldr	r3, [r4, #16]
 80048c2:	4642      	mov	r2, r8
 80048c4:	4631      	mov	r1, r6
 80048c6:	4628      	mov	r0, r5
 80048c8:	47b8      	blx	r7
 80048ca:	3001      	adds	r0, #1
 80048cc:	d12b      	bne.n	8004926 <_printf_float+0x242>
 80048ce:	e764      	b.n	800479a <_printf_float+0xb6>
 80048d0:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80048d4:	f240 80dd 	bls.w	8004a92 <_printf_float+0x3ae>
 80048d8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80048dc:	2200      	movs	r2, #0
 80048de:	2300      	movs	r3, #0
 80048e0:	f7fc f8ce 	bl	8000a80 <__aeabi_dcmpeq>
 80048e4:	2800      	cmp	r0, #0
 80048e6:	d033      	beq.n	8004950 <_printf_float+0x26c>
 80048e8:	2301      	movs	r3, #1
 80048ea:	4631      	mov	r1, r6
 80048ec:	4628      	mov	r0, r5
 80048ee:	4a35      	ldr	r2, [pc, #212]	; (80049c4 <_printf_float+0x2e0>)
 80048f0:	47b8      	blx	r7
 80048f2:	3001      	adds	r0, #1
 80048f4:	f43f af51 	beq.w	800479a <_printf_float+0xb6>
 80048f8:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80048fc:	429a      	cmp	r2, r3
 80048fe:	db02      	blt.n	8004906 <_printf_float+0x222>
 8004900:	6823      	ldr	r3, [r4, #0]
 8004902:	07d8      	lsls	r0, r3, #31
 8004904:	d50f      	bpl.n	8004926 <_printf_float+0x242>
 8004906:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800490a:	4631      	mov	r1, r6
 800490c:	4628      	mov	r0, r5
 800490e:	47b8      	blx	r7
 8004910:	3001      	adds	r0, #1
 8004912:	f43f af42 	beq.w	800479a <_printf_float+0xb6>
 8004916:	f04f 0800 	mov.w	r8, #0
 800491a:	f104 091a 	add.w	r9, r4, #26
 800491e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004920:	3b01      	subs	r3, #1
 8004922:	4543      	cmp	r3, r8
 8004924:	dc09      	bgt.n	800493a <_printf_float+0x256>
 8004926:	6823      	ldr	r3, [r4, #0]
 8004928:	079b      	lsls	r3, r3, #30
 800492a:	f100 8102 	bmi.w	8004b32 <_printf_float+0x44e>
 800492e:	68e0      	ldr	r0, [r4, #12]
 8004930:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004932:	4298      	cmp	r0, r3
 8004934:	bfb8      	it	lt
 8004936:	4618      	movlt	r0, r3
 8004938:	e731      	b.n	800479e <_printf_float+0xba>
 800493a:	2301      	movs	r3, #1
 800493c:	464a      	mov	r2, r9
 800493e:	4631      	mov	r1, r6
 8004940:	4628      	mov	r0, r5
 8004942:	47b8      	blx	r7
 8004944:	3001      	adds	r0, #1
 8004946:	f43f af28 	beq.w	800479a <_printf_float+0xb6>
 800494a:	f108 0801 	add.w	r8, r8, #1
 800494e:	e7e6      	b.n	800491e <_printf_float+0x23a>
 8004950:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004952:	2b00      	cmp	r3, #0
 8004954:	dc38      	bgt.n	80049c8 <_printf_float+0x2e4>
 8004956:	2301      	movs	r3, #1
 8004958:	4631      	mov	r1, r6
 800495a:	4628      	mov	r0, r5
 800495c:	4a19      	ldr	r2, [pc, #100]	; (80049c4 <_printf_float+0x2e0>)
 800495e:	47b8      	blx	r7
 8004960:	3001      	adds	r0, #1
 8004962:	f43f af1a 	beq.w	800479a <_printf_float+0xb6>
 8004966:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800496a:	4313      	orrs	r3, r2
 800496c:	d102      	bne.n	8004974 <_printf_float+0x290>
 800496e:	6823      	ldr	r3, [r4, #0]
 8004970:	07d9      	lsls	r1, r3, #31
 8004972:	d5d8      	bpl.n	8004926 <_printf_float+0x242>
 8004974:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004978:	4631      	mov	r1, r6
 800497a:	4628      	mov	r0, r5
 800497c:	47b8      	blx	r7
 800497e:	3001      	adds	r0, #1
 8004980:	f43f af0b 	beq.w	800479a <_printf_float+0xb6>
 8004984:	f04f 0900 	mov.w	r9, #0
 8004988:	f104 0a1a 	add.w	sl, r4, #26
 800498c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800498e:	425b      	negs	r3, r3
 8004990:	454b      	cmp	r3, r9
 8004992:	dc01      	bgt.n	8004998 <_printf_float+0x2b4>
 8004994:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004996:	e794      	b.n	80048c2 <_printf_float+0x1de>
 8004998:	2301      	movs	r3, #1
 800499a:	4652      	mov	r2, sl
 800499c:	4631      	mov	r1, r6
 800499e:	4628      	mov	r0, r5
 80049a0:	47b8      	blx	r7
 80049a2:	3001      	adds	r0, #1
 80049a4:	f43f aef9 	beq.w	800479a <_printf_float+0xb6>
 80049a8:	f109 0901 	add.w	r9, r9, #1
 80049ac:	e7ee      	b.n	800498c <_printf_float+0x2a8>
 80049ae:	bf00      	nop
 80049b0:	7fefffff 	.word	0x7fefffff
 80049b4:	08007e54 	.word	0x08007e54
 80049b8:	08007e58 	.word	0x08007e58
 80049bc:	08007e60 	.word	0x08007e60
 80049c0:	08007e5c 	.word	0x08007e5c
 80049c4:	08007e64 	.word	0x08007e64
 80049c8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80049ca:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80049cc:	429a      	cmp	r2, r3
 80049ce:	bfa8      	it	ge
 80049d0:	461a      	movge	r2, r3
 80049d2:	2a00      	cmp	r2, #0
 80049d4:	4691      	mov	r9, r2
 80049d6:	dc37      	bgt.n	8004a48 <_printf_float+0x364>
 80049d8:	f04f 0b00 	mov.w	fp, #0
 80049dc:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80049e0:	f104 021a 	add.w	r2, r4, #26
 80049e4:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 80049e8:	ebaa 0309 	sub.w	r3, sl, r9
 80049ec:	455b      	cmp	r3, fp
 80049ee:	dc33      	bgt.n	8004a58 <_printf_float+0x374>
 80049f0:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80049f4:	429a      	cmp	r2, r3
 80049f6:	db3b      	blt.n	8004a70 <_printf_float+0x38c>
 80049f8:	6823      	ldr	r3, [r4, #0]
 80049fa:	07da      	lsls	r2, r3, #31
 80049fc:	d438      	bmi.n	8004a70 <_printf_float+0x38c>
 80049fe:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004a00:	990d      	ldr	r1, [sp, #52]	; 0x34
 8004a02:	eba3 020a 	sub.w	r2, r3, sl
 8004a06:	eba3 0901 	sub.w	r9, r3, r1
 8004a0a:	4591      	cmp	r9, r2
 8004a0c:	bfa8      	it	ge
 8004a0e:	4691      	movge	r9, r2
 8004a10:	f1b9 0f00 	cmp.w	r9, #0
 8004a14:	dc34      	bgt.n	8004a80 <_printf_float+0x39c>
 8004a16:	f04f 0800 	mov.w	r8, #0
 8004a1a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004a1e:	f104 0a1a 	add.w	sl, r4, #26
 8004a22:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8004a26:	1a9b      	subs	r3, r3, r2
 8004a28:	eba3 0309 	sub.w	r3, r3, r9
 8004a2c:	4543      	cmp	r3, r8
 8004a2e:	f77f af7a 	ble.w	8004926 <_printf_float+0x242>
 8004a32:	2301      	movs	r3, #1
 8004a34:	4652      	mov	r2, sl
 8004a36:	4631      	mov	r1, r6
 8004a38:	4628      	mov	r0, r5
 8004a3a:	47b8      	blx	r7
 8004a3c:	3001      	adds	r0, #1
 8004a3e:	f43f aeac 	beq.w	800479a <_printf_float+0xb6>
 8004a42:	f108 0801 	add.w	r8, r8, #1
 8004a46:	e7ec      	b.n	8004a22 <_printf_float+0x33e>
 8004a48:	4613      	mov	r3, r2
 8004a4a:	4631      	mov	r1, r6
 8004a4c:	4642      	mov	r2, r8
 8004a4e:	4628      	mov	r0, r5
 8004a50:	47b8      	blx	r7
 8004a52:	3001      	adds	r0, #1
 8004a54:	d1c0      	bne.n	80049d8 <_printf_float+0x2f4>
 8004a56:	e6a0      	b.n	800479a <_printf_float+0xb6>
 8004a58:	2301      	movs	r3, #1
 8004a5a:	4631      	mov	r1, r6
 8004a5c:	4628      	mov	r0, r5
 8004a5e:	920b      	str	r2, [sp, #44]	; 0x2c
 8004a60:	47b8      	blx	r7
 8004a62:	3001      	adds	r0, #1
 8004a64:	f43f ae99 	beq.w	800479a <_printf_float+0xb6>
 8004a68:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004a6a:	f10b 0b01 	add.w	fp, fp, #1
 8004a6e:	e7b9      	b.n	80049e4 <_printf_float+0x300>
 8004a70:	4631      	mov	r1, r6
 8004a72:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004a76:	4628      	mov	r0, r5
 8004a78:	47b8      	blx	r7
 8004a7a:	3001      	adds	r0, #1
 8004a7c:	d1bf      	bne.n	80049fe <_printf_float+0x31a>
 8004a7e:	e68c      	b.n	800479a <_printf_float+0xb6>
 8004a80:	464b      	mov	r3, r9
 8004a82:	4631      	mov	r1, r6
 8004a84:	4628      	mov	r0, r5
 8004a86:	eb08 020a 	add.w	r2, r8, sl
 8004a8a:	47b8      	blx	r7
 8004a8c:	3001      	adds	r0, #1
 8004a8e:	d1c2      	bne.n	8004a16 <_printf_float+0x332>
 8004a90:	e683      	b.n	800479a <_printf_float+0xb6>
 8004a92:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004a94:	2a01      	cmp	r2, #1
 8004a96:	dc01      	bgt.n	8004a9c <_printf_float+0x3b8>
 8004a98:	07db      	lsls	r3, r3, #31
 8004a9a:	d537      	bpl.n	8004b0c <_printf_float+0x428>
 8004a9c:	2301      	movs	r3, #1
 8004a9e:	4642      	mov	r2, r8
 8004aa0:	4631      	mov	r1, r6
 8004aa2:	4628      	mov	r0, r5
 8004aa4:	47b8      	blx	r7
 8004aa6:	3001      	adds	r0, #1
 8004aa8:	f43f ae77 	beq.w	800479a <_printf_float+0xb6>
 8004aac:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004ab0:	4631      	mov	r1, r6
 8004ab2:	4628      	mov	r0, r5
 8004ab4:	47b8      	blx	r7
 8004ab6:	3001      	adds	r0, #1
 8004ab8:	f43f ae6f 	beq.w	800479a <_printf_float+0xb6>
 8004abc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004ac0:	2200      	movs	r2, #0
 8004ac2:	2300      	movs	r3, #0
 8004ac4:	f7fb ffdc 	bl	8000a80 <__aeabi_dcmpeq>
 8004ac8:	b9d8      	cbnz	r0, 8004b02 <_printf_float+0x41e>
 8004aca:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004acc:	f108 0201 	add.w	r2, r8, #1
 8004ad0:	3b01      	subs	r3, #1
 8004ad2:	4631      	mov	r1, r6
 8004ad4:	4628      	mov	r0, r5
 8004ad6:	47b8      	blx	r7
 8004ad8:	3001      	adds	r0, #1
 8004ada:	d10e      	bne.n	8004afa <_printf_float+0x416>
 8004adc:	e65d      	b.n	800479a <_printf_float+0xb6>
 8004ade:	2301      	movs	r3, #1
 8004ae0:	464a      	mov	r2, r9
 8004ae2:	4631      	mov	r1, r6
 8004ae4:	4628      	mov	r0, r5
 8004ae6:	47b8      	blx	r7
 8004ae8:	3001      	adds	r0, #1
 8004aea:	f43f ae56 	beq.w	800479a <_printf_float+0xb6>
 8004aee:	f108 0801 	add.w	r8, r8, #1
 8004af2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004af4:	3b01      	subs	r3, #1
 8004af6:	4543      	cmp	r3, r8
 8004af8:	dcf1      	bgt.n	8004ade <_printf_float+0x3fa>
 8004afa:	4653      	mov	r3, sl
 8004afc:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8004b00:	e6e0      	b.n	80048c4 <_printf_float+0x1e0>
 8004b02:	f04f 0800 	mov.w	r8, #0
 8004b06:	f104 091a 	add.w	r9, r4, #26
 8004b0a:	e7f2      	b.n	8004af2 <_printf_float+0x40e>
 8004b0c:	2301      	movs	r3, #1
 8004b0e:	4642      	mov	r2, r8
 8004b10:	e7df      	b.n	8004ad2 <_printf_float+0x3ee>
 8004b12:	2301      	movs	r3, #1
 8004b14:	464a      	mov	r2, r9
 8004b16:	4631      	mov	r1, r6
 8004b18:	4628      	mov	r0, r5
 8004b1a:	47b8      	blx	r7
 8004b1c:	3001      	adds	r0, #1
 8004b1e:	f43f ae3c 	beq.w	800479a <_printf_float+0xb6>
 8004b22:	f108 0801 	add.w	r8, r8, #1
 8004b26:	68e3      	ldr	r3, [r4, #12]
 8004b28:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8004b2a:	1a5b      	subs	r3, r3, r1
 8004b2c:	4543      	cmp	r3, r8
 8004b2e:	dcf0      	bgt.n	8004b12 <_printf_float+0x42e>
 8004b30:	e6fd      	b.n	800492e <_printf_float+0x24a>
 8004b32:	f04f 0800 	mov.w	r8, #0
 8004b36:	f104 0919 	add.w	r9, r4, #25
 8004b3a:	e7f4      	b.n	8004b26 <_printf_float+0x442>

08004b3c <_printf_common>:
 8004b3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004b40:	4616      	mov	r6, r2
 8004b42:	4699      	mov	r9, r3
 8004b44:	688a      	ldr	r2, [r1, #8]
 8004b46:	690b      	ldr	r3, [r1, #16]
 8004b48:	4607      	mov	r7, r0
 8004b4a:	4293      	cmp	r3, r2
 8004b4c:	bfb8      	it	lt
 8004b4e:	4613      	movlt	r3, r2
 8004b50:	6033      	str	r3, [r6, #0]
 8004b52:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004b56:	460c      	mov	r4, r1
 8004b58:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004b5c:	b10a      	cbz	r2, 8004b62 <_printf_common+0x26>
 8004b5e:	3301      	adds	r3, #1
 8004b60:	6033      	str	r3, [r6, #0]
 8004b62:	6823      	ldr	r3, [r4, #0]
 8004b64:	0699      	lsls	r1, r3, #26
 8004b66:	bf42      	ittt	mi
 8004b68:	6833      	ldrmi	r3, [r6, #0]
 8004b6a:	3302      	addmi	r3, #2
 8004b6c:	6033      	strmi	r3, [r6, #0]
 8004b6e:	6825      	ldr	r5, [r4, #0]
 8004b70:	f015 0506 	ands.w	r5, r5, #6
 8004b74:	d106      	bne.n	8004b84 <_printf_common+0x48>
 8004b76:	f104 0a19 	add.w	sl, r4, #25
 8004b7a:	68e3      	ldr	r3, [r4, #12]
 8004b7c:	6832      	ldr	r2, [r6, #0]
 8004b7e:	1a9b      	subs	r3, r3, r2
 8004b80:	42ab      	cmp	r3, r5
 8004b82:	dc28      	bgt.n	8004bd6 <_printf_common+0x9a>
 8004b84:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004b88:	1e13      	subs	r3, r2, #0
 8004b8a:	6822      	ldr	r2, [r4, #0]
 8004b8c:	bf18      	it	ne
 8004b8e:	2301      	movne	r3, #1
 8004b90:	0692      	lsls	r2, r2, #26
 8004b92:	d42d      	bmi.n	8004bf0 <_printf_common+0xb4>
 8004b94:	4649      	mov	r1, r9
 8004b96:	4638      	mov	r0, r7
 8004b98:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004b9c:	47c0      	blx	r8
 8004b9e:	3001      	adds	r0, #1
 8004ba0:	d020      	beq.n	8004be4 <_printf_common+0xa8>
 8004ba2:	6823      	ldr	r3, [r4, #0]
 8004ba4:	68e5      	ldr	r5, [r4, #12]
 8004ba6:	f003 0306 	and.w	r3, r3, #6
 8004baa:	2b04      	cmp	r3, #4
 8004bac:	bf18      	it	ne
 8004bae:	2500      	movne	r5, #0
 8004bb0:	6832      	ldr	r2, [r6, #0]
 8004bb2:	f04f 0600 	mov.w	r6, #0
 8004bb6:	68a3      	ldr	r3, [r4, #8]
 8004bb8:	bf08      	it	eq
 8004bba:	1aad      	subeq	r5, r5, r2
 8004bbc:	6922      	ldr	r2, [r4, #16]
 8004bbe:	bf08      	it	eq
 8004bc0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004bc4:	4293      	cmp	r3, r2
 8004bc6:	bfc4      	itt	gt
 8004bc8:	1a9b      	subgt	r3, r3, r2
 8004bca:	18ed      	addgt	r5, r5, r3
 8004bcc:	341a      	adds	r4, #26
 8004bce:	42b5      	cmp	r5, r6
 8004bd0:	d11a      	bne.n	8004c08 <_printf_common+0xcc>
 8004bd2:	2000      	movs	r0, #0
 8004bd4:	e008      	b.n	8004be8 <_printf_common+0xac>
 8004bd6:	2301      	movs	r3, #1
 8004bd8:	4652      	mov	r2, sl
 8004bda:	4649      	mov	r1, r9
 8004bdc:	4638      	mov	r0, r7
 8004bde:	47c0      	blx	r8
 8004be0:	3001      	adds	r0, #1
 8004be2:	d103      	bne.n	8004bec <_printf_common+0xb0>
 8004be4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004be8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004bec:	3501      	adds	r5, #1
 8004bee:	e7c4      	b.n	8004b7a <_printf_common+0x3e>
 8004bf0:	2030      	movs	r0, #48	; 0x30
 8004bf2:	18e1      	adds	r1, r4, r3
 8004bf4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004bf8:	1c5a      	adds	r2, r3, #1
 8004bfa:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004bfe:	4422      	add	r2, r4
 8004c00:	3302      	adds	r3, #2
 8004c02:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004c06:	e7c5      	b.n	8004b94 <_printf_common+0x58>
 8004c08:	2301      	movs	r3, #1
 8004c0a:	4622      	mov	r2, r4
 8004c0c:	4649      	mov	r1, r9
 8004c0e:	4638      	mov	r0, r7
 8004c10:	47c0      	blx	r8
 8004c12:	3001      	adds	r0, #1
 8004c14:	d0e6      	beq.n	8004be4 <_printf_common+0xa8>
 8004c16:	3601      	adds	r6, #1
 8004c18:	e7d9      	b.n	8004bce <_printf_common+0x92>
	...

08004c1c <_printf_i>:
 8004c1c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004c20:	7e0f      	ldrb	r7, [r1, #24]
 8004c22:	4691      	mov	r9, r2
 8004c24:	2f78      	cmp	r7, #120	; 0x78
 8004c26:	4680      	mov	r8, r0
 8004c28:	460c      	mov	r4, r1
 8004c2a:	469a      	mov	sl, r3
 8004c2c:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004c2e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8004c32:	d807      	bhi.n	8004c44 <_printf_i+0x28>
 8004c34:	2f62      	cmp	r7, #98	; 0x62
 8004c36:	d80a      	bhi.n	8004c4e <_printf_i+0x32>
 8004c38:	2f00      	cmp	r7, #0
 8004c3a:	f000 80d9 	beq.w	8004df0 <_printf_i+0x1d4>
 8004c3e:	2f58      	cmp	r7, #88	; 0x58
 8004c40:	f000 80a4 	beq.w	8004d8c <_printf_i+0x170>
 8004c44:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004c48:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004c4c:	e03a      	b.n	8004cc4 <_printf_i+0xa8>
 8004c4e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004c52:	2b15      	cmp	r3, #21
 8004c54:	d8f6      	bhi.n	8004c44 <_printf_i+0x28>
 8004c56:	a101      	add	r1, pc, #4	; (adr r1, 8004c5c <_printf_i+0x40>)
 8004c58:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004c5c:	08004cb5 	.word	0x08004cb5
 8004c60:	08004cc9 	.word	0x08004cc9
 8004c64:	08004c45 	.word	0x08004c45
 8004c68:	08004c45 	.word	0x08004c45
 8004c6c:	08004c45 	.word	0x08004c45
 8004c70:	08004c45 	.word	0x08004c45
 8004c74:	08004cc9 	.word	0x08004cc9
 8004c78:	08004c45 	.word	0x08004c45
 8004c7c:	08004c45 	.word	0x08004c45
 8004c80:	08004c45 	.word	0x08004c45
 8004c84:	08004c45 	.word	0x08004c45
 8004c88:	08004dd7 	.word	0x08004dd7
 8004c8c:	08004cf9 	.word	0x08004cf9
 8004c90:	08004db9 	.word	0x08004db9
 8004c94:	08004c45 	.word	0x08004c45
 8004c98:	08004c45 	.word	0x08004c45
 8004c9c:	08004df9 	.word	0x08004df9
 8004ca0:	08004c45 	.word	0x08004c45
 8004ca4:	08004cf9 	.word	0x08004cf9
 8004ca8:	08004c45 	.word	0x08004c45
 8004cac:	08004c45 	.word	0x08004c45
 8004cb0:	08004dc1 	.word	0x08004dc1
 8004cb4:	682b      	ldr	r3, [r5, #0]
 8004cb6:	1d1a      	adds	r2, r3, #4
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	602a      	str	r2, [r5, #0]
 8004cbc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004cc0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004cc4:	2301      	movs	r3, #1
 8004cc6:	e0a4      	b.n	8004e12 <_printf_i+0x1f6>
 8004cc8:	6820      	ldr	r0, [r4, #0]
 8004cca:	6829      	ldr	r1, [r5, #0]
 8004ccc:	0606      	lsls	r6, r0, #24
 8004cce:	f101 0304 	add.w	r3, r1, #4
 8004cd2:	d50a      	bpl.n	8004cea <_printf_i+0xce>
 8004cd4:	680e      	ldr	r6, [r1, #0]
 8004cd6:	602b      	str	r3, [r5, #0]
 8004cd8:	2e00      	cmp	r6, #0
 8004cda:	da03      	bge.n	8004ce4 <_printf_i+0xc8>
 8004cdc:	232d      	movs	r3, #45	; 0x2d
 8004cde:	4276      	negs	r6, r6
 8004ce0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004ce4:	230a      	movs	r3, #10
 8004ce6:	485e      	ldr	r0, [pc, #376]	; (8004e60 <_printf_i+0x244>)
 8004ce8:	e019      	b.n	8004d1e <_printf_i+0x102>
 8004cea:	680e      	ldr	r6, [r1, #0]
 8004cec:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004cf0:	602b      	str	r3, [r5, #0]
 8004cf2:	bf18      	it	ne
 8004cf4:	b236      	sxthne	r6, r6
 8004cf6:	e7ef      	b.n	8004cd8 <_printf_i+0xbc>
 8004cf8:	682b      	ldr	r3, [r5, #0]
 8004cfa:	6820      	ldr	r0, [r4, #0]
 8004cfc:	1d19      	adds	r1, r3, #4
 8004cfe:	6029      	str	r1, [r5, #0]
 8004d00:	0601      	lsls	r1, r0, #24
 8004d02:	d501      	bpl.n	8004d08 <_printf_i+0xec>
 8004d04:	681e      	ldr	r6, [r3, #0]
 8004d06:	e002      	b.n	8004d0e <_printf_i+0xf2>
 8004d08:	0646      	lsls	r6, r0, #25
 8004d0a:	d5fb      	bpl.n	8004d04 <_printf_i+0xe8>
 8004d0c:	881e      	ldrh	r6, [r3, #0]
 8004d0e:	2f6f      	cmp	r7, #111	; 0x6f
 8004d10:	bf0c      	ite	eq
 8004d12:	2308      	moveq	r3, #8
 8004d14:	230a      	movne	r3, #10
 8004d16:	4852      	ldr	r0, [pc, #328]	; (8004e60 <_printf_i+0x244>)
 8004d18:	2100      	movs	r1, #0
 8004d1a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004d1e:	6865      	ldr	r5, [r4, #4]
 8004d20:	2d00      	cmp	r5, #0
 8004d22:	bfa8      	it	ge
 8004d24:	6821      	ldrge	r1, [r4, #0]
 8004d26:	60a5      	str	r5, [r4, #8]
 8004d28:	bfa4      	itt	ge
 8004d2a:	f021 0104 	bicge.w	r1, r1, #4
 8004d2e:	6021      	strge	r1, [r4, #0]
 8004d30:	b90e      	cbnz	r6, 8004d36 <_printf_i+0x11a>
 8004d32:	2d00      	cmp	r5, #0
 8004d34:	d04d      	beq.n	8004dd2 <_printf_i+0x1b6>
 8004d36:	4615      	mov	r5, r2
 8004d38:	fbb6 f1f3 	udiv	r1, r6, r3
 8004d3c:	fb03 6711 	mls	r7, r3, r1, r6
 8004d40:	5dc7      	ldrb	r7, [r0, r7]
 8004d42:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004d46:	4637      	mov	r7, r6
 8004d48:	42bb      	cmp	r3, r7
 8004d4a:	460e      	mov	r6, r1
 8004d4c:	d9f4      	bls.n	8004d38 <_printf_i+0x11c>
 8004d4e:	2b08      	cmp	r3, #8
 8004d50:	d10b      	bne.n	8004d6a <_printf_i+0x14e>
 8004d52:	6823      	ldr	r3, [r4, #0]
 8004d54:	07de      	lsls	r6, r3, #31
 8004d56:	d508      	bpl.n	8004d6a <_printf_i+0x14e>
 8004d58:	6923      	ldr	r3, [r4, #16]
 8004d5a:	6861      	ldr	r1, [r4, #4]
 8004d5c:	4299      	cmp	r1, r3
 8004d5e:	bfde      	ittt	le
 8004d60:	2330      	movle	r3, #48	; 0x30
 8004d62:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004d66:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8004d6a:	1b52      	subs	r2, r2, r5
 8004d6c:	6122      	str	r2, [r4, #16]
 8004d6e:	464b      	mov	r3, r9
 8004d70:	4621      	mov	r1, r4
 8004d72:	4640      	mov	r0, r8
 8004d74:	f8cd a000 	str.w	sl, [sp]
 8004d78:	aa03      	add	r2, sp, #12
 8004d7a:	f7ff fedf 	bl	8004b3c <_printf_common>
 8004d7e:	3001      	adds	r0, #1
 8004d80:	d14c      	bne.n	8004e1c <_printf_i+0x200>
 8004d82:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004d86:	b004      	add	sp, #16
 8004d88:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004d8c:	4834      	ldr	r0, [pc, #208]	; (8004e60 <_printf_i+0x244>)
 8004d8e:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8004d92:	6829      	ldr	r1, [r5, #0]
 8004d94:	6823      	ldr	r3, [r4, #0]
 8004d96:	f851 6b04 	ldr.w	r6, [r1], #4
 8004d9a:	6029      	str	r1, [r5, #0]
 8004d9c:	061d      	lsls	r5, r3, #24
 8004d9e:	d514      	bpl.n	8004dca <_printf_i+0x1ae>
 8004da0:	07df      	lsls	r7, r3, #31
 8004da2:	bf44      	itt	mi
 8004da4:	f043 0320 	orrmi.w	r3, r3, #32
 8004da8:	6023      	strmi	r3, [r4, #0]
 8004daa:	b91e      	cbnz	r6, 8004db4 <_printf_i+0x198>
 8004dac:	6823      	ldr	r3, [r4, #0]
 8004dae:	f023 0320 	bic.w	r3, r3, #32
 8004db2:	6023      	str	r3, [r4, #0]
 8004db4:	2310      	movs	r3, #16
 8004db6:	e7af      	b.n	8004d18 <_printf_i+0xfc>
 8004db8:	6823      	ldr	r3, [r4, #0]
 8004dba:	f043 0320 	orr.w	r3, r3, #32
 8004dbe:	6023      	str	r3, [r4, #0]
 8004dc0:	2378      	movs	r3, #120	; 0x78
 8004dc2:	4828      	ldr	r0, [pc, #160]	; (8004e64 <_printf_i+0x248>)
 8004dc4:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004dc8:	e7e3      	b.n	8004d92 <_printf_i+0x176>
 8004dca:	0659      	lsls	r1, r3, #25
 8004dcc:	bf48      	it	mi
 8004dce:	b2b6      	uxthmi	r6, r6
 8004dd0:	e7e6      	b.n	8004da0 <_printf_i+0x184>
 8004dd2:	4615      	mov	r5, r2
 8004dd4:	e7bb      	b.n	8004d4e <_printf_i+0x132>
 8004dd6:	682b      	ldr	r3, [r5, #0]
 8004dd8:	6826      	ldr	r6, [r4, #0]
 8004dda:	1d18      	adds	r0, r3, #4
 8004ddc:	6961      	ldr	r1, [r4, #20]
 8004dde:	6028      	str	r0, [r5, #0]
 8004de0:	0635      	lsls	r5, r6, #24
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	d501      	bpl.n	8004dea <_printf_i+0x1ce>
 8004de6:	6019      	str	r1, [r3, #0]
 8004de8:	e002      	b.n	8004df0 <_printf_i+0x1d4>
 8004dea:	0670      	lsls	r0, r6, #25
 8004dec:	d5fb      	bpl.n	8004de6 <_printf_i+0x1ca>
 8004dee:	8019      	strh	r1, [r3, #0]
 8004df0:	2300      	movs	r3, #0
 8004df2:	4615      	mov	r5, r2
 8004df4:	6123      	str	r3, [r4, #16]
 8004df6:	e7ba      	b.n	8004d6e <_printf_i+0x152>
 8004df8:	682b      	ldr	r3, [r5, #0]
 8004dfa:	2100      	movs	r1, #0
 8004dfc:	1d1a      	adds	r2, r3, #4
 8004dfe:	602a      	str	r2, [r5, #0]
 8004e00:	681d      	ldr	r5, [r3, #0]
 8004e02:	6862      	ldr	r2, [r4, #4]
 8004e04:	4628      	mov	r0, r5
 8004e06:	f000 fed5 	bl	8005bb4 <memchr>
 8004e0a:	b108      	cbz	r0, 8004e10 <_printf_i+0x1f4>
 8004e0c:	1b40      	subs	r0, r0, r5
 8004e0e:	6060      	str	r0, [r4, #4]
 8004e10:	6863      	ldr	r3, [r4, #4]
 8004e12:	6123      	str	r3, [r4, #16]
 8004e14:	2300      	movs	r3, #0
 8004e16:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004e1a:	e7a8      	b.n	8004d6e <_printf_i+0x152>
 8004e1c:	462a      	mov	r2, r5
 8004e1e:	4649      	mov	r1, r9
 8004e20:	4640      	mov	r0, r8
 8004e22:	6923      	ldr	r3, [r4, #16]
 8004e24:	47d0      	blx	sl
 8004e26:	3001      	adds	r0, #1
 8004e28:	d0ab      	beq.n	8004d82 <_printf_i+0x166>
 8004e2a:	6823      	ldr	r3, [r4, #0]
 8004e2c:	079b      	lsls	r3, r3, #30
 8004e2e:	d413      	bmi.n	8004e58 <_printf_i+0x23c>
 8004e30:	68e0      	ldr	r0, [r4, #12]
 8004e32:	9b03      	ldr	r3, [sp, #12]
 8004e34:	4298      	cmp	r0, r3
 8004e36:	bfb8      	it	lt
 8004e38:	4618      	movlt	r0, r3
 8004e3a:	e7a4      	b.n	8004d86 <_printf_i+0x16a>
 8004e3c:	2301      	movs	r3, #1
 8004e3e:	4632      	mov	r2, r6
 8004e40:	4649      	mov	r1, r9
 8004e42:	4640      	mov	r0, r8
 8004e44:	47d0      	blx	sl
 8004e46:	3001      	adds	r0, #1
 8004e48:	d09b      	beq.n	8004d82 <_printf_i+0x166>
 8004e4a:	3501      	adds	r5, #1
 8004e4c:	68e3      	ldr	r3, [r4, #12]
 8004e4e:	9903      	ldr	r1, [sp, #12]
 8004e50:	1a5b      	subs	r3, r3, r1
 8004e52:	42ab      	cmp	r3, r5
 8004e54:	dcf2      	bgt.n	8004e3c <_printf_i+0x220>
 8004e56:	e7eb      	b.n	8004e30 <_printf_i+0x214>
 8004e58:	2500      	movs	r5, #0
 8004e5a:	f104 0619 	add.w	r6, r4, #25
 8004e5e:	e7f5      	b.n	8004e4c <_printf_i+0x230>
 8004e60:	08007e66 	.word	0x08007e66
 8004e64:	08007e77 	.word	0x08007e77

08004e68 <siprintf>:
 8004e68:	b40e      	push	{r1, r2, r3}
 8004e6a:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004e6e:	b500      	push	{lr}
 8004e70:	b09c      	sub	sp, #112	; 0x70
 8004e72:	ab1d      	add	r3, sp, #116	; 0x74
 8004e74:	9002      	str	r0, [sp, #8]
 8004e76:	9006      	str	r0, [sp, #24]
 8004e78:	9107      	str	r1, [sp, #28]
 8004e7a:	9104      	str	r1, [sp, #16]
 8004e7c:	4808      	ldr	r0, [pc, #32]	; (8004ea0 <siprintf+0x38>)
 8004e7e:	4909      	ldr	r1, [pc, #36]	; (8004ea4 <siprintf+0x3c>)
 8004e80:	f853 2b04 	ldr.w	r2, [r3], #4
 8004e84:	9105      	str	r1, [sp, #20]
 8004e86:	6800      	ldr	r0, [r0, #0]
 8004e88:	a902      	add	r1, sp, #8
 8004e8a:	9301      	str	r3, [sp, #4]
 8004e8c:	f001 fb6e 	bl	800656c <_svfiprintf_r>
 8004e90:	2200      	movs	r2, #0
 8004e92:	9b02      	ldr	r3, [sp, #8]
 8004e94:	701a      	strb	r2, [r3, #0]
 8004e96:	b01c      	add	sp, #112	; 0x70
 8004e98:	f85d eb04 	ldr.w	lr, [sp], #4
 8004e9c:	b003      	add	sp, #12
 8004e9e:	4770      	bx	lr
 8004ea0:	2000000c 	.word	0x2000000c
 8004ea4:	ffff0208 	.word	0xffff0208

08004ea8 <quorem>:
 8004ea8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004eac:	6903      	ldr	r3, [r0, #16]
 8004eae:	690c      	ldr	r4, [r1, #16]
 8004eb0:	4607      	mov	r7, r0
 8004eb2:	42a3      	cmp	r3, r4
 8004eb4:	f2c0 8082 	blt.w	8004fbc <quorem+0x114>
 8004eb8:	3c01      	subs	r4, #1
 8004eba:	f100 0514 	add.w	r5, r0, #20
 8004ebe:	f101 0814 	add.w	r8, r1, #20
 8004ec2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004ec6:	9301      	str	r3, [sp, #4]
 8004ec8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8004ecc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004ed0:	3301      	adds	r3, #1
 8004ed2:	429a      	cmp	r2, r3
 8004ed4:	fbb2 f6f3 	udiv	r6, r2, r3
 8004ed8:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8004edc:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8004ee0:	d331      	bcc.n	8004f46 <quorem+0x9e>
 8004ee2:	f04f 0e00 	mov.w	lr, #0
 8004ee6:	4640      	mov	r0, r8
 8004ee8:	46ac      	mov	ip, r5
 8004eea:	46f2      	mov	sl, lr
 8004eec:	f850 2b04 	ldr.w	r2, [r0], #4
 8004ef0:	b293      	uxth	r3, r2
 8004ef2:	fb06 e303 	mla	r3, r6, r3, lr
 8004ef6:	0c12      	lsrs	r2, r2, #16
 8004ef8:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8004efc:	b29b      	uxth	r3, r3
 8004efe:	fb06 e202 	mla	r2, r6, r2, lr
 8004f02:	ebaa 0303 	sub.w	r3, sl, r3
 8004f06:	f8dc a000 	ldr.w	sl, [ip]
 8004f0a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8004f0e:	fa1f fa8a 	uxth.w	sl, sl
 8004f12:	4453      	add	r3, sl
 8004f14:	f8dc a000 	ldr.w	sl, [ip]
 8004f18:	b292      	uxth	r2, r2
 8004f1a:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8004f1e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004f22:	b29b      	uxth	r3, r3
 8004f24:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004f28:	4581      	cmp	r9, r0
 8004f2a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8004f2e:	f84c 3b04 	str.w	r3, [ip], #4
 8004f32:	d2db      	bcs.n	8004eec <quorem+0x44>
 8004f34:	f855 300b 	ldr.w	r3, [r5, fp]
 8004f38:	b92b      	cbnz	r3, 8004f46 <quorem+0x9e>
 8004f3a:	9b01      	ldr	r3, [sp, #4]
 8004f3c:	3b04      	subs	r3, #4
 8004f3e:	429d      	cmp	r5, r3
 8004f40:	461a      	mov	r2, r3
 8004f42:	d32f      	bcc.n	8004fa4 <quorem+0xfc>
 8004f44:	613c      	str	r4, [r7, #16]
 8004f46:	4638      	mov	r0, r7
 8004f48:	f001 f8c0 	bl	80060cc <__mcmp>
 8004f4c:	2800      	cmp	r0, #0
 8004f4e:	db25      	blt.n	8004f9c <quorem+0xf4>
 8004f50:	4628      	mov	r0, r5
 8004f52:	f04f 0c00 	mov.w	ip, #0
 8004f56:	3601      	adds	r6, #1
 8004f58:	f858 1b04 	ldr.w	r1, [r8], #4
 8004f5c:	f8d0 e000 	ldr.w	lr, [r0]
 8004f60:	b28b      	uxth	r3, r1
 8004f62:	ebac 0303 	sub.w	r3, ip, r3
 8004f66:	fa1f f28e 	uxth.w	r2, lr
 8004f6a:	4413      	add	r3, r2
 8004f6c:	0c0a      	lsrs	r2, r1, #16
 8004f6e:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8004f72:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004f76:	b29b      	uxth	r3, r3
 8004f78:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004f7c:	45c1      	cmp	r9, r8
 8004f7e:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8004f82:	f840 3b04 	str.w	r3, [r0], #4
 8004f86:	d2e7      	bcs.n	8004f58 <quorem+0xb0>
 8004f88:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004f8c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004f90:	b922      	cbnz	r2, 8004f9c <quorem+0xf4>
 8004f92:	3b04      	subs	r3, #4
 8004f94:	429d      	cmp	r5, r3
 8004f96:	461a      	mov	r2, r3
 8004f98:	d30a      	bcc.n	8004fb0 <quorem+0x108>
 8004f9a:	613c      	str	r4, [r7, #16]
 8004f9c:	4630      	mov	r0, r6
 8004f9e:	b003      	add	sp, #12
 8004fa0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004fa4:	6812      	ldr	r2, [r2, #0]
 8004fa6:	3b04      	subs	r3, #4
 8004fa8:	2a00      	cmp	r2, #0
 8004faa:	d1cb      	bne.n	8004f44 <quorem+0x9c>
 8004fac:	3c01      	subs	r4, #1
 8004fae:	e7c6      	b.n	8004f3e <quorem+0x96>
 8004fb0:	6812      	ldr	r2, [r2, #0]
 8004fb2:	3b04      	subs	r3, #4
 8004fb4:	2a00      	cmp	r2, #0
 8004fb6:	d1f0      	bne.n	8004f9a <quorem+0xf2>
 8004fb8:	3c01      	subs	r4, #1
 8004fba:	e7eb      	b.n	8004f94 <quorem+0xec>
 8004fbc:	2000      	movs	r0, #0
 8004fbe:	e7ee      	b.n	8004f9e <quorem+0xf6>

08004fc0 <_dtoa_r>:
 8004fc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004fc4:	4616      	mov	r6, r2
 8004fc6:	461f      	mov	r7, r3
 8004fc8:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8004fca:	b099      	sub	sp, #100	; 0x64
 8004fcc:	4605      	mov	r5, r0
 8004fce:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8004fd2:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 8004fd6:	b974      	cbnz	r4, 8004ff6 <_dtoa_r+0x36>
 8004fd8:	2010      	movs	r0, #16
 8004fda:	f000 fde3 	bl	8005ba4 <malloc>
 8004fde:	4602      	mov	r2, r0
 8004fe0:	6268      	str	r0, [r5, #36]	; 0x24
 8004fe2:	b920      	cbnz	r0, 8004fee <_dtoa_r+0x2e>
 8004fe4:	21ea      	movs	r1, #234	; 0xea
 8004fe6:	4ba8      	ldr	r3, [pc, #672]	; (8005288 <_dtoa_r+0x2c8>)
 8004fe8:	48a8      	ldr	r0, [pc, #672]	; (800528c <_dtoa_r+0x2cc>)
 8004fea:	f001 fbcf 	bl	800678c <__assert_func>
 8004fee:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8004ff2:	6004      	str	r4, [r0, #0]
 8004ff4:	60c4      	str	r4, [r0, #12]
 8004ff6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8004ff8:	6819      	ldr	r1, [r3, #0]
 8004ffa:	b151      	cbz	r1, 8005012 <_dtoa_r+0x52>
 8004ffc:	685a      	ldr	r2, [r3, #4]
 8004ffe:	2301      	movs	r3, #1
 8005000:	4093      	lsls	r3, r2
 8005002:	604a      	str	r2, [r1, #4]
 8005004:	608b      	str	r3, [r1, #8]
 8005006:	4628      	mov	r0, r5
 8005008:	f000 fe22 	bl	8005c50 <_Bfree>
 800500c:	2200      	movs	r2, #0
 800500e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8005010:	601a      	str	r2, [r3, #0]
 8005012:	1e3b      	subs	r3, r7, #0
 8005014:	bfaf      	iteee	ge
 8005016:	2300      	movge	r3, #0
 8005018:	2201      	movlt	r2, #1
 800501a:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800501e:	9305      	strlt	r3, [sp, #20]
 8005020:	bfa8      	it	ge
 8005022:	f8c8 3000 	strge.w	r3, [r8]
 8005026:	f8dd 9014 	ldr.w	r9, [sp, #20]
 800502a:	4b99      	ldr	r3, [pc, #612]	; (8005290 <_dtoa_r+0x2d0>)
 800502c:	bfb8      	it	lt
 800502e:	f8c8 2000 	strlt.w	r2, [r8]
 8005032:	ea33 0309 	bics.w	r3, r3, r9
 8005036:	d119      	bne.n	800506c <_dtoa_r+0xac>
 8005038:	f242 730f 	movw	r3, #9999	; 0x270f
 800503c:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800503e:	6013      	str	r3, [r2, #0]
 8005040:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005044:	4333      	orrs	r3, r6
 8005046:	f000 857f 	beq.w	8005b48 <_dtoa_r+0xb88>
 800504a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800504c:	b953      	cbnz	r3, 8005064 <_dtoa_r+0xa4>
 800504e:	4b91      	ldr	r3, [pc, #580]	; (8005294 <_dtoa_r+0x2d4>)
 8005050:	e022      	b.n	8005098 <_dtoa_r+0xd8>
 8005052:	4b91      	ldr	r3, [pc, #580]	; (8005298 <_dtoa_r+0x2d8>)
 8005054:	9303      	str	r3, [sp, #12]
 8005056:	3308      	adds	r3, #8
 8005058:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800505a:	6013      	str	r3, [r2, #0]
 800505c:	9803      	ldr	r0, [sp, #12]
 800505e:	b019      	add	sp, #100	; 0x64
 8005060:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005064:	4b8b      	ldr	r3, [pc, #556]	; (8005294 <_dtoa_r+0x2d4>)
 8005066:	9303      	str	r3, [sp, #12]
 8005068:	3303      	adds	r3, #3
 800506a:	e7f5      	b.n	8005058 <_dtoa_r+0x98>
 800506c:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8005070:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 8005074:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005078:	2200      	movs	r2, #0
 800507a:	2300      	movs	r3, #0
 800507c:	f7fb fd00 	bl	8000a80 <__aeabi_dcmpeq>
 8005080:	4680      	mov	r8, r0
 8005082:	b158      	cbz	r0, 800509c <_dtoa_r+0xdc>
 8005084:	2301      	movs	r3, #1
 8005086:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8005088:	6013      	str	r3, [r2, #0]
 800508a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800508c:	2b00      	cmp	r3, #0
 800508e:	f000 8558 	beq.w	8005b42 <_dtoa_r+0xb82>
 8005092:	4882      	ldr	r0, [pc, #520]	; (800529c <_dtoa_r+0x2dc>)
 8005094:	6018      	str	r0, [r3, #0]
 8005096:	1e43      	subs	r3, r0, #1
 8005098:	9303      	str	r3, [sp, #12]
 800509a:	e7df      	b.n	800505c <_dtoa_r+0x9c>
 800509c:	ab16      	add	r3, sp, #88	; 0x58
 800509e:	9301      	str	r3, [sp, #4]
 80050a0:	ab17      	add	r3, sp, #92	; 0x5c
 80050a2:	9300      	str	r3, [sp, #0]
 80050a4:	4628      	mov	r0, r5
 80050a6:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80050aa:	f001 f8b7 	bl	800621c <__d2b>
 80050ae:	f3c9 540a 	ubfx	r4, r9, #20, #11
 80050b2:	4683      	mov	fp, r0
 80050b4:	2c00      	cmp	r4, #0
 80050b6:	d07f      	beq.n	80051b8 <_dtoa_r+0x1f8>
 80050b8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80050bc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80050be:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 80050c2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80050c6:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 80050ca:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 80050ce:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 80050d2:	2200      	movs	r2, #0
 80050d4:	4b72      	ldr	r3, [pc, #456]	; (80052a0 <_dtoa_r+0x2e0>)
 80050d6:	f7fb f8b3 	bl	8000240 <__aeabi_dsub>
 80050da:	a365      	add	r3, pc, #404	; (adr r3, 8005270 <_dtoa_r+0x2b0>)
 80050dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050e0:	f7fb fa66 	bl	80005b0 <__aeabi_dmul>
 80050e4:	a364      	add	r3, pc, #400	; (adr r3, 8005278 <_dtoa_r+0x2b8>)
 80050e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050ea:	f7fb f8ab 	bl	8000244 <__adddf3>
 80050ee:	4606      	mov	r6, r0
 80050f0:	4620      	mov	r0, r4
 80050f2:	460f      	mov	r7, r1
 80050f4:	f7fb f9f2 	bl	80004dc <__aeabi_i2d>
 80050f8:	a361      	add	r3, pc, #388	; (adr r3, 8005280 <_dtoa_r+0x2c0>)
 80050fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050fe:	f7fb fa57 	bl	80005b0 <__aeabi_dmul>
 8005102:	4602      	mov	r2, r0
 8005104:	460b      	mov	r3, r1
 8005106:	4630      	mov	r0, r6
 8005108:	4639      	mov	r1, r7
 800510a:	f7fb f89b 	bl	8000244 <__adddf3>
 800510e:	4606      	mov	r6, r0
 8005110:	460f      	mov	r7, r1
 8005112:	f7fb fcfd 	bl	8000b10 <__aeabi_d2iz>
 8005116:	2200      	movs	r2, #0
 8005118:	4682      	mov	sl, r0
 800511a:	2300      	movs	r3, #0
 800511c:	4630      	mov	r0, r6
 800511e:	4639      	mov	r1, r7
 8005120:	f7fb fcb8 	bl	8000a94 <__aeabi_dcmplt>
 8005124:	b148      	cbz	r0, 800513a <_dtoa_r+0x17a>
 8005126:	4650      	mov	r0, sl
 8005128:	f7fb f9d8 	bl	80004dc <__aeabi_i2d>
 800512c:	4632      	mov	r2, r6
 800512e:	463b      	mov	r3, r7
 8005130:	f7fb fca6 	bl	8000a80 <__aeabi_dcmpeq>
 8005134:	b908      	cbnz	r0, 800513a <_dtoa_r+0x17a>
 8005136:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800513a:	f1ba 0f16 	cmp.w	sl, #22
 800513e:	d858      	bhi.n	80051f2 <_dtoa_r+0x232>
 8005140:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005144:	4b57      	ldr	r3, [pc, #348]	; (80052a4 <_dtoa_r+0x2e4>)
 8005146:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800514a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800514e:	f7fb fca1 	bl	8000a94 <__aeabi_dcmplt>
 8005152:	2800      	cmp	r0, #0
 8005154:	d04f      	beq.n	80051f6 <_dtoa_r+0x236>
 8005156:	2300      	movs	r3, #0
 8005158:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800515c:	930f      	str	r3, [sp, #60]	; 0x3c
 800515e:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8005160:	1b1c      	subs	r4, r3, r4
 8005162:	1e63      	subs	r3, r4, #1
 8005164:	9309      	str	r3, [sp, #36]	; 0x24
 8005166:	bf49      	itett	mi
 8005168:	f1c4 0301 	rsbmi	r3, r4, #1
 800516c:	2300      	movpl	r3, #0
 800516e:	9306      	strmi	r3, [sp, #24]
 8005170:	2300      	movmi	r3, #0
 8005172:	bf54      	ite	pl
 8005174:	9306      	strpl	r3, [sp, #24]
 8005176:	9309      	strmi	r3, [sp, #36]	; 0x24
 8005178:	f1ba 0f00 	cmp.w	sl, #0
 800517c:	db3d      	blt.n	80051fa <_dtoa_r+0x23a>
 800517e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005180:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8005184:	4453      	add	r3, sl
 8005186:	9309      	str	r3, [sp, #36]	; 0x24
 8005188:	2300      	movs	r3, #0
 800518a:	930a      	str	r3, [sp, #40]	; 0x28
 800518c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800518e:	2b09      	cmp	r3, #9
 8005190:	f200 808c 	bhi.w	80052ac <_dtoa_r+0x2ec>
 8005194:	2b05      	cmp	r3, #5
 8005196:	bfc4      	itt	gt
 8005198:	3b04      	subgt	r3, #4
 800519a:	9322      	strgt	r3, [sp, #136]	; 0x88
 800519c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800519e:	bfc8      	it	gt
 80051a0:	2400      	movgt	r4, #0
 80051a2:	f1a3 0302 	sub.w	r3, r3, #2
 80051a6:	bfd8      	it	le
 80051a8:	2401      	movle	r4, #1
 80051aa:	2b03      	cmp	r3, #3
 80051ac:	f200 808a 	bhi.w	80052c4 <_dtoa_r+0x304>
 80051b0:	e8df f003 	tbb	[pc, r3]
 80051b4:	5b4d4f2d 	.word	0x5b4d4f2d
 80051b8:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 80051bc:	441c      	add	r4, r3
 80051be:	f204 4332 	addw	r3, r4, #1074	; 0x432
 80051c2:	2b20      	cmp	r3, #32
 80051c4:	bfc3      	ittte	gt
 80051c6:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80051ca:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 80051ce:	fa09 f303 	lslgt.w	r3, r9, r3
 80051d2:	f1c3 0320 	rsble	r3, r3, #32
 80051d6:	bfc6      	itte	gt
 80051d8:	fa26 f000 	lsrgt.w	r0, r6, r0
 80051dc:	4318      	orrgt	r0, r3
 80051de:	fa06 f003 	lslle.w	r0, r6, r3
 80051e2:	f7fb f96b 	bl	80004bc <__aeabi_ui2d>
 80051e6:	2301      	movs	r3, #1
 80051e8:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 80051ec:	3c01      	subs	r4, #1
 80051ee:	9313      	str	r3, [sp, #76]	; 0x4c
 80051f0:	e76f      	b.n	80050d2 <_dtoa_r+0x112>
 80051f2:	2301      	movs	r3, #1
 80051f4:	e7b2      	b.n	800515c <_dtoa_r+0x19c>
 80051f6:	900f      	str	r0, [sp, #60]	; 0x3c
 80051f8:	e7b1      	b.n	800515e <_dtoa_r+0x19e>
 80051fa:	9b06      	ldr	r3, [sp, #24]
 80051fc:	eba3 030a 	sub.w	r3, r3, sl
 8005200:	9306      	str	r3, [sp, #24]
 8005202:	f1ca 0300 	rsb	r3, sl, #0
 8005206:	930a      	str	r3, [sp, #40]	; 0x28
 8005208:	2300      	movs	r3, #0
 800520a:	930e      	str	r3, [sp, #56]	; 0x38
 800520c:	e7be      	b.n	800518c <_dtoa_r+0x1cc>
 800520e:	2300      	movs	r3, #0
 8005210:	930b      	str	r3, [sp, #44]	; 0x2c
 8005212:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005214:	2b00      	cmp	r3, #0
 8005216:	dc58      	bgt.n	80052ca <_dtoa_r+0x30a>
 8005218:	f04f 0901 	mov.w	r9, #1
 800521c:	464b      	mov	r3, r9
 800521e:	f8cd 9020 	str.w	r9, [sp, #32]
 8005222:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
 8005226:	2200      	movs	r2, #0
 8005228:	6a68      	ldr	r0, [r5, #36]	; 0x24
 800522a:	6042      	str	r2, [r0, #4]
 800522c:	2204      	movs	r2, #4
 800522e:	f102 0614 	add.w	r6, r2, #20
 8005232:	429e      	cmp	r6, r3
 8005234:	6841      	ldr	r1, [r0, #4]
 8005236:	d94e      	bls.n	80052d6 <_dtoa_r+0x316>
 8005238:	4628      	mov	r0, r5
 800523a:	f000 fcc9 	bl	8005bd0 <_Balloc>
 800523e:	9003      	str	r0, [sp, #12]
 8005240:	2800      	cmp	r0, #0
 8005242:	d14c      	bne.n	80052de <_dtoa_r+0x31e>
 8005244:	4602      	mov	r2, r0
 8005246:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800524a:	4b17      	ldr	r3, [pc, #92]	; (80052a8 <_dtoa_r+0x2e8>)
 800524c:	e6cc      	b.n	8004fe8 <_dtoa_r+0x28>
 800524e:	2301      	movs	r3, #1
 8005250:	e7de      	b.n	8005210 <_dtoa_r+0x250>
 8005252:	2300      	movs	r3, #0
 8005254:	930b      	str	r3, [sp, #44]	; 0x2c
 8005256:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005258:	eb0a 0903 	add.w	r9, sl, r3
 800525c:	f109 0301 	add.w	r3, r9, #1
 8005260:	2b01      	cmp	r3, #1
 8005262:	9308      	str	r3, [sp, #32]
 8005264:	bfb8      	it	lt
 8005266:	2301      	movlt	r3, #1
 8005268:	e7dd      	b.n	8005226 <_dtoa_r+0x266>
 800526a:	2301      	movs	r3, #1
 800526c:	e7f2      	b.n	8005254 <_dtoa_r+0x294>
 800526e:	bf00      	nop
 8005270:	636f4361 	.word	0x636f4361
 8005274:	3fd287a7 	.word	0x3fd287a7
 8005278:	8b60c8b3 	.word	0x8b60c8b3
 800527c:	3fc68a28 	.word	0x3fc68a28
 8005280:	509f79fb 	.word	0x509f79fb
 8005284:	3fd34413 	.word	0x3fd34413
 8005288:	08007e95 	.word	0x08007e95
 800528c:	08007eac 	.word	0x08007eac
 8005290:	7ff00000 	.word	0x7ff00000
 8005294:	08007e91 	.word	0x08007e91
 8005298:	08007e88 	.word	0x08007e88
 800529c:	08007e65 	.word	0x08007e65
 80052a0:	3ff80000 	.word	0x3ff80000
 80052a4:	08007fa0 	.word	0x08007fa0
 80052a8:	08007f07 	.word	0x08007f07
 80052ac:	2401      	movs	r4, #1
 80052ae:	2300      	movs	r3, #0
 80052b0:	940b      	str	r4, [sp, #44]	; 0x2c
 80052b2:	9322      	str	r3, [sp, #136]	; 0x88
 80052b4:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
 80052b8:	2200      	movs	r2, #0
 80052ba:	2312      	movs	r3, #18
 80052bc:	f8cd 9020 	str.w	r9, [sp, #32]
 80052c0:	9223      	str	r2, [sp, #140]	; 0x8c
 80052c2:	e7b0      	b.n	8005226 <_dtoa_r+0x266>
 80052c4:	2301      	movs	r3, #1
 80052c6:	930b      	str	r3, [sp, #44]	; 0x2c
 80052c8:	e7f4      	b.n	80052b4 <_dtoa_r+0x2f4>
 80052ca:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
 80052ce:	464b      	mov	r3, r9
 80052d0:	f8cd 9020 	str.w	r9, [sp, #32]
 80052d4:	e7a7      	b.n	8005226 <_dtoa_r+0x266>
 80052d6:	3101      	adds	r1, #1
 80052d8:	6041      	str	r1, [r0, #4]
 80052da:	0052      	lsls	r2, r2, #1
 80052dc:	e7a7      	b.n	800522e <_dtoa_r+0x26e>
 80052de:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80052e0:	9a03      	ldr	r2, [sp, #12]
 80052e2:	601a      	str	r2, [r3, #0]
 80052e4:	9b08      	ldr	r3, [sp, #32]
 80052e6:	2b0e      	cmp	r3, #14
 80052e8:	f200 80a8 	bhi.w	800543c <_dtoa_r+0x47c>
 80052ec:	2c00      	cmp	r4, #0
 80052ee:	f000 80a5 	beq.w	800543c <_dtoa_r+0x47c>
 80052f2:	f1ba 0f00 	cmp.w	sl, #0
 80052f6:	dd34      	ble.n	8005362 <_dtoa_r+0x3a2>
 80052f8:	4a9a      	ldr	r2, [pc, #616]	; (8005564 <_dtoa_r+0x5a4>)
 80052fa:	f00a 030f 	and.w	r3, sl, #15
 80052fe:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8005302:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8005306:	e9d3 3400 	ldrd	r3, r4, [r3]
 800530a:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800530e:	ea4f 142a 	mov.w	r4, sl, asr #4
 8005312:	d016      	beq.n	8005342 <_dtoa_r+0x382>
 8005314:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005318:	4b93      	ldr	r3, [pc, #588]	; (8005568 <_dtoa_r+0x5a8>)
 800531a:	2703      	movs	r7, #3
 800531c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005320:	f7fb fa70 	bl	8000804 <__aeabi_ddiv>
 8005324:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005328:	f004 040f 	and.w	r4, r4, #15
 800532c:	4e8e      	ldr	r6, [pc, #568]	; (8005568 <_dtoa_r+0x5a8>)
 800532e:	b954      	cbnz	r4, 8005346 <_dtoa_r+0x386>
 8005330:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8005334:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005338:	f7fb fa64 	bl	8000804 <__aeabi_ddiv>
 800533c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005340:	e029      	b.n	8005396 <_dtoa_r+0x3d6>
 8005342:	2702      	movs	r7, #2
 8005344:	e7f2      	b.n	800532c <_dtoa_r+0x36c>
 8005346:	07e1      	lsls	r1, r4, #31
 8005348:	d508      	bpl.n	800535c <_dtoa_r+0x39c>
 800534a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800534e:	e9d6 2300 	ldrd	r2, r3, [r6]
 8005352:	f7fb f92d 	bl	80005b0 <__aeabi_dmul>
 8005356:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800535a:	3701      	adds	r7, #1
 800535c:	1064      	asrs	r4, r4, #1
 800535e:	3608      	adds	r6, #8
 8005360:	e7e5      	b.n	800532e <_dtoa_r+0x36e>
 8005362:	f000 80a5 	beq.w	80054b0 <_dtoa_r+0x4f0>
 8005366:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800536a:	f1ca 0400 	rsb	r4, sl, #0
 800536e:	4b7d      	ldr	r3, [pc, #500]	; (8005564 <_dtoa_r+0x5a4>)
 8005370:	f004 020f 	and.w	r2, r4, #15
 8005374:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005378:	e9d3 2300 	ldrd	r2, r3, [r3]
 800537c:	f7fb f918 	bl	80005b0 <__aeabi_dmul>
 8005380:	2702      	movs	r7, #2
 8005382:	2300      	movs	r3, #0
 8005384:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005388:	4e77      	ldr	r6, [pc, #476]	; (8005568 <_dtoa_r+0x5a8>)
 800538a:	1124      	asrs	r4, r4, #4
 800538c:	2c00      	cmp	r4, #0
 800538e:	f040 8084 	bne.w	800549a <_dtoa_r+0x4da>
 8005392:	2b00      	cmp	r3, #0
 8005394:	d1d2      	bne.n	800533c <_dtoa_r+0x37c>
 8005396:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005398:	2b00      	cmp	r3, #0
 800539a:	f000 808b 	beq.w	80054b4 <_dtoa_r+0x4f4>
 800539e:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 80053a2:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 80053a6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80053aa:	2200      	movs	r2, #0
 80053ac:	4b6f      	ldr	r3, [pc, #444]	; (800556c <_dtoa_r+0x5ac>)
 80053ae:	f7fb fb71 	bl	8000a94 <__aeabi_dcmplt>
 80053b2:	2800      	cmp	r0, #0
 80053b4:	d07e      	beq.n	80054b4 <_dtoa_r+0x4f4>
 80053b6:	9b08      	ldr	r3, [sp, #32]
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	d07b      	beq.n	80054b4 <_dtoa_r+0x4f4>
 80053bc:	f1b9 0f00 	cmp.w	r9, #0
 80053c0:	dd38      	ble.n	8005434 <_dtoa_r+0x474>
 80053c2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80053c6:	2200      	movs	r2, #0
 80053c8:	4b69      	ldr	r3, [pc, #420]	; (8005570 <_dtoa_r+0x5b0>)
 80053ca:	f7fb f8f1 	bl	80005b0 <__aeabi_dmul>
 80053ce:	464c      	mov	r4, r9
 80053d0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80053d4:	f10a 38ff 	add.w	r8, sl, #4294967295	; 0xffffffff
 80053d8:	3701      	adds	r7, #1
 80053da:	4638      	mov	r0, r7
 80053dc:	f7fb f87e 	bl	80004dc <__aeabi_i2d>
 80053e0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80053e4:	f7fb f8e4 	bl	80005b0 <__aeabi_dmul>
 80053e8:	2200      	movs	r2, #0
 80053ea:	4b62      	ldr	r3, [pc, #392]	; (8005574 <_dtoa_r+0x5b4>)
 80053ec:	f7fa ff2a 	bl	8000244 <__adddf3>
 80053f0:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 80053f4:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80053f8:	9611      	str	r6, [sp, #68]	; 0x44
 80053fa:	2c00      	cmp	r4, #0
 80053fc:	d15d      	bne.n	80054ba <_dtoa_r+0x4fa>
 80053fe:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005402:	2200      	movs	r2, #0
 8005404:	4b5c      	ldr	r3, [pc, #368]	; (8005578 <_dtoa_r+0x5b8>)
 8005406:	f7fa ff1b 	bl	8000240 <__aeabi_dsub>
 800540a:	4602      	mov	r2, r0
 800540c:	460b      	mov	r3, r1
 800540e:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8005412:	4633      	mov	r3, r6
 8005414:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8005416:	f7fb fb5b 	bl	8000ad0 <__aeabi_dcmpgt>
 800541a:	2800      	cmp	r0, #0
 800541c:	f040 829c 	bne.w	8005958 <_dtoa_r+0x998>
 8005420:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005424:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8005426:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800542a:	f7fb fb33 	bl	8000a94 <__aeabi_dcmplt>
 800542e:	2800      	cmp	r0, #0
 8005430:	f040 8290 	bne.w	8005954 <_dtoa_r+0x994>
 8005434:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8005438:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800543c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800543e:	2b00      	cmp	r3, #0
 8005440:	f2c0 8152 	blt.w	80056e8 <_dtoa_r+0x728>
 8005444:	f1ba 0f0e 	cmp.w	sl, #14
 8005448:	f300 814e 	bgt.w	80056e8 <_dtoa_r+0x728>
 800544c:	4b45      	ldr	r3, [pc, #276]	; (8005564 <_dtoa_r+0x5a4>)
 800544e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8005452:	e9d3 3400 	ldrd	r3, r4, [r3]
 8005456:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800545a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800545c:	2b00      	cmp	r3, #0
 800545e:	f280 80db 	bge.w	8005618 <_dtoa_r+0x658>
 8005462:	9b08      	ldr	r3, [sp, #32]
 8005464:	2b00      	cmp	r3, #0
 8005466:	f300 80d7 	bgt.w	8005618 <_dtoa_r+0x658>
 800546a:	f040 8272 	bne.w	8005952 <_dtoa_r+0x992>
 800546e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005472:	2200      	movs	r2, #0
 8005474:	4b40      	ldr	r3, [pc, #256]	; (8005578 <_dtoa_r+0x5b8>)
 8005476:	f7fb f89b 	bl	80005b0 <__aeabi_dmul>
 800547a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800547e:	f7fb fb1d 	bl	8000abc <__aeabi_dcmpge>
 8005482:	9c08      	ldr	r4, [sp, #32]
 8005484:	4626      	mov	r6, r4
 8005486:	2800      	cmp	r0, #0
 8005488:	f040 8248 	bne.w	800591c <_dtoa_r+0x95c>
 800548c:	2331      	movs	r3, #49	; 0x31
 800548e:	9f03      	ldr	r7, [sp, #12]
 8005490:	f10a 0a01 	add.w	sl, sl, #1
 8005494:	f807 3b01 	strb.w	r3, [r7], #1
 8005498:	e244      	b.n	8005924 <_dtoa_r+0x964>
 800549a:	07e2      	lsls	r2, r4, #31
 800549c:	d505      	bpl.n	80054aa <_dtoa_r+0x4ea>
 800549e:	e9d6 2300 	ldrd	r2, r3, [r6]
 80054a2:	f7fb f885 	bl	80005b0 <__aeabi_dmul>
 80054a6:	2301      	movs	r3, #1
 80054a8:	3701      	adds	r7, #1
 80054aa:	1064      	asrs	r4, r4, #1
 80054ac:	3608      	adds	r6, #8
 80054ae:	e76d      	b.n	800538c <_dtoa_r+0x3cc>
 80054b0:	2702      	movs	r7, #2
 80054b2:	e770      	b.n	8005396 <_dtoa_r+0x3d6>
 80054b4:	46d0      	mov	r8, sl
 80054b6:	9c08      	ldr	r4, [sp, #32]
 80054b8:	e78f      	b.n	80053da <_dtoa_r+0x41a>
 80054ba:	9903      	ldr	r1, [sp, #12]
 80054bc:	4b29      	ldr	r3, [pc, #164]	; (8005564 <_dtoa_r+0x5a4>)
 80054be:	4421      	add	r1, r4
 80054c0:	9112      	str	r1, [sp, #72]	; 0x48
 80054c2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80054c4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80054c8:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 80054cc:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80054d0:	2900      	cmp	r1, #0
 80054d2:	d055      	beq.n	8005580 <_dtoa_r+0x5c0>
 80054d4:	2000      	movs	r0, #0
 80054d6:	4929      	ldr	r1, [pc, #164]	; (800557c <_dtoa_r+0x5bc>)
 80054d8:	f7fb f994 	bl	8000804 <__aeabi_ddiv>
 80054dc:	463b      	mov	r3, r7
 80054de:	4632      	mov	r2, r6
 80054e0:	f7fa feae 	bl	8000240 <__aeabi_dsub>
 80054e4:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80054e8:	9f03      	ldr	r7, [sp, #12]
 80054ea:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80054ee:	f7fb fb0f 	bl	8000b10 <__aeabi_d2iz>
 80054f2:	4604      	mov	r4, r0
 80054f4:	f7fa fff2 	bl	80004dc <__aeabi_i2d>
 80054f8:	4602      	mov	r2, r0
 80054fa:	460b      	mov	r3, r1
 80054fc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005500:	f7fa fe9e 	bl	8000240 <__aeabi_dsub>
 8005504:	4602      	mov	r2, r0
 8005506:	460b      	mov	r3, r1
 8005508:	3430      	adds	r4, #48	; 0x30
 800550a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800550e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8005512:	f807 4b01 	strb.w	r4, [r7], #1
 8005516:	f7fb fabd 	bl	8000a94 <__aeabi_dcmplt>
 800551a:	2800      	cmp	r0, #0
 800551c:	d174      	bne.n	8005608 <_dtoa_r+0x648>
 800551e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005522:	2000      	movs	r0, #0
 8005524:	4911      	ldr	r1, [pc, #68]	; (800556c <_dtoa_r+0x5ac>)
 8005526:	f7fa fe8b 	bl	8000240 <__aeabi_dsub>
 800552a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800552e:	f7fb fab1 	bl	8000a94 <__aeabi_dcmplt>
 8005532:	2800      	cmp	r0, #0
 8005534:	f040 80b7 	bne.w	80056a6 <_dtoa_r+0x6e6>
 8005538:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800553a:	429f      	cmp	r7, r3
 800553c:	f43f af7a 	beq.w	8005434 <_dtoa_r+0x474>
 8005540:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005544:	2200      	movs	r2, #0
 8005546:	4b0a      	ldr	r3, [pc, #40]	; (8005570 <_dtoa_r+0x5b0>)
 8005548:	f7fb f832 	bl	80005b0 <__aeabi_dmul>
 800554c:	2200      	movs	r2, #0
 800554e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8005552:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005556:	4b06      	ldr	r3, [pc, #24]	; (8005570 <_dtoa_r+0x5b0>)
 8005558:	f7fb f82a 	bl	80005b0 <__aeabi_dmul>
 800555c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005560:	e7c3      	b.n	80054ea <_dtoa_r+0x52a>
 8005562:	bf00      	nop
 8005564:	08007fa0 	.word	0x08007fa0
 8005568:	08007f78 	.word	0x08007f78
 800556c:	3ff00000 	.word	0x3ff00000
 8005570:	40240000 	.word	0x40240000
 8005574:	401c0000 	.word	0x401c0000
 8005578:	40140000 	.word	0x40140000
 800557c:	3fe00000 	.word	0x3fe00000
 8005580:	4630      	mov	r0, r6
 8005582:	4639      	mov	r1, r7
 8005584:	f7fb f814 	bl	80005b0 <__aeabi_dmul>
 8005588:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800558a:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800558e:	9c03      	ldr	r4, [sp, #12]
 8005590:	9314      	str	r3, [sp, #80]	; 0x50
 8005592:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005596:	f7fb fabb 	bl	8000b10 <__aeabi_d2iz>
 800559a:	9015      	str	r0, [sp, #84]	; 0x54
 800559c:	f7fa ff9e 	bl	80004dc <__aeabi_i2d>
 80055a0:	4602      	mov	r2, r0
 80055a2:	460b      	mov	r3, r1
 80055a4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80055a8:	f7fa fe4a 	bl	8000240 <__aeabi_dsub>
 80055ac:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80055ae:	4606      	mov	r6, r0
 80055b0:	3330      	adds	r3, #48	; 0x30
 80055b2:	f804 3b01 	strb.w	r3, [r4], #1
 80055b6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80055b8:	460f      	mov	r7, r1
 80055ba:	429c      	cmp	r4, r3
 80055bc:	f04f 0200 	mov.w	r2, #0
 80055c0:	d124      	bne.n	800560c <_dtoa_r+0x64c>
 80055c2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80055c6:	4bb0      	ldr	r3, [pc, #704]	; (8005888 <_dtoa_r+0x8c8>)
 80055c8:	f7fa fe3c 	bl	8000244 <__adddf3>
 80055cc:	4602      	mov	r2, r0
 80055ce:	460b      	mov	r3, r1
 80055d0:	4630      	mov	r0, r6
 80055d2:	4639      	mov	r1, r7
 80055d4:	f7fb fa7c 	bl	8000ad0 <__aeabi_dcmpgt>
 80055d8:	2800      	cmp	r0, #0
 80055da:	d163      	bne.n	80056a4 <_dtoa_r+0x6e4>
 80055dc:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80055e0:	2000      	movs	r0, #0
 80055e2:	49a9      	ldr	r1, [pc, #676]	; (8005888 <_dtoa_r+0x8c8>)
 80055e4:	f7fa fe2c 	bl	8000240 <__aeabi_dsub>
 80055e8:	4602      	mov	r2, r0
 80055ea:	460b      	mov	r3, r1
 80055ec:	4630      	mov	r0, r6
 80055ee:	4639      	mov	r1, r7
 80055f0:	f7fb fa50 	bl	8000a94 <__aeabi_dcmplt>
 80055f4:	2800      	cmp	r0, #0
 80055f6:	f43f af1d 	beq.w	8005434 <_dtoa_r+0x474>
 80055fa:	9f14      	ldr	r7, [sp, #80]	; 0x50
 80055fc:	1e7b      	subs	r3, r7, #1
 80055fe:	9314      	str	r3, [sp, #80]	; 0x50
 8005600:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 8005604:	2b30      	cmp	r3, #48	; 0x30
 8005606:	d0f8      	beq.n	80055fa <_dtoa_r+0x63a>
 8005608:	46c2      	mov	sl, r8
 800560a:	e03b      	b.n	8005684 <_dtoa_r+0x6c4>
 800560c:	4b9f      	ldr	r3, [pc, #636]	; (800588c <_dtoa_r+0x8cc>)
 800560e:	f7fa ffcf 	bl	80005b0 <__aeabi_dmul>
 8005612:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005616:	e7bc      	b.n	8005592 <_dtoa_r+0x5d2>
 8005618:	9f03      	ldr	r7, [sp, #12]
 800561a:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 800561e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005622:	4640      	mov	r0, r8
 8005624:	4649      	mov	r1, r9
 8005626:	f7fb f8ed 	bl	8000804 <__aeabi_ddiv>
 800562a:	f7fb fa71 	bl	8000b10 <__aeabi_d2iz>
 800562e:	4604      	mov	r4, r0
 8005630:	f7fa ff54 	bl	80004dc <__aeabi_i2d>
 8005634:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005638:	f7fa ffba 	bl	80005b0 <__aeabi_dmul>
 800563c:	4602      	mov	r2, r0
 800563e:	460b      	mov	r3, r1
 8005640:	4640      	mov	r0, r8
 8005642:	4649      	mov	r1, r9
 8005644:	f7fa fdfc 	bl	8000240 <__aeabi_dsub>
 8005648:	f104 0630 	add.w	r6, r4, #48	; 0x30
 800564c:	f807 6b01 	strb.w	r6, [r7], #1
 8005650:	9e03      	ldr	r6, [sp, #12]
 8005652:	f8dd c020 	ldr.w	ip, [sp, #32]
 8005656:	1bbe      	subs	r6, r7, r6
 8005658:	45b4      	cmp	ip, r6
 800565a:	4602      	mov	r2, r0
 800565c:	460b      	mov	r3, r1
 800565e:	d136      	bne.n	80056ce <_dtoa_r+0x70e>
 8005660:	f7fa fdf0 	bl	8000244 <__adddf3>
 8005664:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005668:	4680      	mov	r8, r0
 800566a:	4689      	mov	r9, r1
 800566c:	f7fb fa30 	bl	8000ad0 <__aeabi_dcmpgt>
 8005670:	bb58      	cbnz	r0, 80056ca <_dtoa_r+0x70a>
 8005672:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005676:	4640      	mov	r0, r8
 8005678:	4649      	mov	r1, r9
 800567a:	f7fb fa01 	bl	8000a80 <__aeabi_dcmpeq>
 800567e:	b108      	cbz	r0, 8005684 <_dtoa_r+0x6c4>
 8005680:	07e1      	lsls	r1, r4, #31
 8005682:	d422      	bmi.n	80056ca <_dtoa_r+0x70a>
 8005684:	4628      	mov	r0, r5
 8005686:	4659      	mov	r1, fp
 8005688:	f000 fae2 	bl	8005c50 <_Bfree>
 800568c:	2300      	movs	r3, #0
 800568e:	703b      	strb	r3, [r7, #0]
 8005690:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8005692:	f10a 0001 	add.w	r0, sl, #1
 8005696:	6018      	str	r0, [r3, #0]
 8005698:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800569a:	2b00      	cmp	r3, #0
 800569c:	f43f acde 	beq.w	800505c <_dtoa_r+0x9c>
 80056a0:	601f      	str	r7, [r3, #0]
 80056a2:	e4db      	b.n	800505c <_dtoa_r+0x9c>
 80056a4:	4627      	mov	r7, r4
 80056a6:	463b      	mov	r3, r7
 80056a8:	461f      	mov	r7, r3
 80056aa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80056ae:	2a39      	cmp	r2, #57	; 0x39
 80056b0:	d107      	bne.n	80056c2 <_dtoa_r+0x702>
 80056b2:	9a03      	ldr	r2, [sp, #12]
 80056b4:	429a      	cmp	r2, r3
 80056b6:	d1f7      	bne.n	80056a8 <_dtoa_r+0x6e8>
 80056b8:	2230      	movs	r2, #48	; 0x30
 80056ba:	9903      	ldr	r1, [sp, #12]
 80056bc:	f108 0801 	add.w	r8, r8, #1
 80056c0:	700a      	strb	r2, [r1, #0]
 80056c2:	781a      	ldrb	r2, [r3, #0]
 80056c4:	3201      	adds	r2, #1
 80056c6:	701a      	strb	r2, [r3, #0]
 80056c8:	e79e      	b.n	8005608 <_dtoa_r+0x648>
 80056ca:	46d0      	mov	r8, sl
 80056cc:	e7eb      	b.n	80056a6 <_dtoa_r+0x6e6>
 80056ce:	2200      	movs	r2, #0
 80056d0:	4b6e      	ldr	r3, [pc, #440]	; (800588c <_dtoa_r+0x8cc>)
 80056d2:	f7fa ff6d 	bl	80005b0 <__aeabi_dmul>
 80056d6:	2200      	movs	r2, #0
 80056d8:	2300      	movs	r3, #0
 80056da:	4680      	mov	r8, r0
 80056dc:	4689      	mov	r9, r1
 80056de:	f7fb f9cf 	bl	8000a80 <__aeabi_dcmpeq>
 80056e2:	2800      	cmp	r0, #0
 80056e4:	d09b      	beq.n	800561e <_dtoa_r+0x65e>
 80056e6:	e7cd      	b.n	8005684 <_dtoa_r+0x6c4>
 80056e8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80056ea:	2a00      	cmp	r2, #0
 80056ec:	f000 80d0 	beq.w	8005890 <_dtoa_r+0x8d0>
 80056f0:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80056f2:	2a01      	cmp	r2, #1
 80056f4:	f300 80ae 	bgt.w	8005854 <_dtoa_r+0x894>
 80056f8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80056fa:	2a00      	cmp	r2, #0
 80056fc:	f000 80a6 	beq.w	800584c <_dtoa_r+0x88c>
 8005700:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8005704:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8005706:	9f06      	ldr	r7, [sp, #24]
 8005708:	9a06      	ldr	r2, [sp, #24]
 800570a:	2101      	movs	r1, #1
 800570c:	441a      	add	r2, r3
 800570e:	9206      	str	r2, [sp, #24]
 8005710:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005712:	4628      	mov	r0, r5
 8005714:	441a      	add	r2, r3
 8005716:	9209      	str	r2, [sp, #36]	; 0x24
 8005718:	f000 fb50 	bl	8005dbc <__i2b>
 800571c:	4606      	mov	r6, r0
 800571e:	2f00      	cmp	r7, #0
 8005720:	dd0c      	ble.n	800573c <_dtoa_r+0x77c>
 8005722:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005724:	2b00      	cmp	r3, #0
 8005726:	dd09      	ble.n	800573c <_dtoa_r+0x77c>
 8005728:	42bb      	cmp	r3, r7
 800572a:	bfa8      	it	ge
 800572c:	463b      	movge	r3, r7
 800572e:	9a06      	ldr	r2, [sp, #24]
 8005730:	1aff      	subs	r7, r7, r3
 8005732:	1ad2      	subs	r2, r2, r3
 8005734:	9206      	str	r2, [sp, #24]
 8005736:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005738:	1ad3      	subs	r3, r2, r3
 800573a:	9309      	str	r3, [sp, #36]	; 0x24
 800573c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800573e:	b1f3      	cbz	r3, 800577e <_dtoa_r+0x7be>
 8005740:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005742:	2b00      	cmp	r3, #0
 8005744:	f000 80a8 	beq.w	8005898 <_dtoa_r+0x8d8>
 8005748:	2c00      	cmp	r4, #0
 800574a:	dd10      	ble.n	800576e <_dtoa_r+0x7ae>
 800574c:	4631      	mov	r1, r6
 800574e:	4622      	mov	r2, r4
 8005750:	4628      	mov	r0, r5
 8005752:	f000 fbf1 	bl	8005f38 <__pow5mult>
 8005756:	465a      	mov	r2, fp
 8005758:	4601      	mov	r1, r0
 800575a:	4606      	mov	r6, r0
 800575c:	4628      	mov	r0, r5
 800575e:	f000 fb43 	bl	8005de8 <__multiply>
 8005762:	4680      	mov	r8, r0
 8005764:	4659      	mov	r1, fp
 8005766:	4628      	mov	r0, r5
 8005768:	f000 fa72 	bl	8005c50 <_Bfree>
 800576c:	46c3      	mov	fp, r8
 800576e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005770:	1b1a      	subs	r2, r3, r4
 8005772:	d004      	beq.n	800577e <_dtoa_r+0x7be>
 8005774:	4659      	mov	r1, fp
 8005776:	4628      	mov	r0, r5
 8005778:	f000 fbde 	bl	8005f38 <__pow5mult>
 800577c:	4683      	mov	fp, r0
 800577e:	2101      	movs	r1, #1
 8005780:	4628      	mov	r0, r5
 8005782:	f000 fb1b 	bl	8005dbc <__i2b>
 8005786:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005788:	4604      	mov	r4, r0
 800578a:	2b00      	cmp	r3, #0
 800578c:	f340 8086 	ble.w	800589c <_dtoa_r+0x8dc>
 8005790:	461a      	mov	r2, r3
 8005792:	4601      	mov	r1, r0
 8005794:	4628      	mov	r0, r5
 8005796:	f000 fbcf 	bl	8005f38 <__pow5mult>
 800579a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800579c:	4604      	mov	r4, r0
 800579e:	2b01      	cmp	r3, #1
 80057a0:	dd7f      	ble.n	80058a2 <_dtoa_r+0x8e2>
 80057a2:	f04f 0800 	mov.w	r8, #0
 80057a6:	6923      	ldr	r3, [r4, #16]
 80057a8:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80057ac:	6918      	ldr	r0, [r3, #16]
 80057ae:	f000 fab7 	bl	8005d20 <__hi0bits>
 80057b2:	f1c0 0020 	rsb	r0, r0, #32
 80057b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80057b8:	4418      	add	r0, r3
 80057ba:	f010 001f 	ands.w	r0, r0, #31
 80057be:	f000 8092 	beq.w	80058e6 <_dtoa_r+0x926>
 80057c2:	f1c0 0320 	rsb	r3, r0, #32
 80057c6:	2b04      	cmp	r3, #4
 80057c8:	f340 808a 	ble.w	80058e0 <_dtoa_r+0x920>
 80057cc:	f1c0 001c 	rsb	r0, r0, #28
 80057d0:	9b06      	ldr	r3, [sp, #24]
 80057d2:	4407      	add	r7, r0
 80057d4:	4403      	add	r3, r0
 80057d6:	9306      	str	r3, [sp, #24]
 80057d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80057da:	4403      	add	r3, r0
 80057dc:	9309      	str	r3, [sp, #36]	; 0x24
 80057de:	9b06      	ldr	r3, [sp, #24]
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	dd05      	ble.n	80057f0 <_dtoa_r+0x830>
 80057e4:	4659      	mov	r1, fp
 80057e6:	461a      	mov	r2, r3
 80057e8:	4628      	mov	r0, r5
 80057ea:	f000 fbff 	bl	8005fec <__lshift>
 80057ee:	4683      	mov	fp, r0
 80057f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	dd05      	ble.n	8005802 <_dtoa_r+0x842>
 80057f6:	4621      	mov	r1, r4
 80057f8:	461a      	mov	r2, r3
 80057fa:	4628      	mov	r0, r5
 80057fc:	f000 fbf6 	bl	8005fec <__lshift>
 8005800:	4604      	mov	r4, r0
 8005802:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005804:	2b00      	cmp	r3, #0
 8005806:	d070      	beq.n	80058ea <_dtoa_r+0x92a>
 8005808:	4621      	mov	r1, r4
 800580a:	4658      	mov	r0, fp
 800580c:	f000 fc5e 	bl	80060cc <__mcmp>
 8005810:	2800      	cmp	r0, #0
 8005812:	da6a      	bge.n	80058ea <_dtoa_r+0x92a>
 8005814:	2300      	movs	r3, #0
 8005816:	4659      	mov	r1, fp
 8005818:	220a      	movs	r2, #10
 800581a:	4628      	mov	r0, r5
 800581c:	f000 fa3a 	bl	8005c94 <__multadd>
 8005820:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005822:	4683      	mov	fp, r0
 8005824:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8005828:	2b00      	cmp	r3, #0
 800582a:	f000 8194 	beq.w	8005b56 <_dtoa_r+0xb96>
 800582e:	4631      	mov	r1, r6
 8005830:	2300      	movs	r3, #0
 8005832:	220a      	movs	r2, #10
 8005834:	4628      	mov	r0, r5
 8005836:	f000 fa2d 	bl	8005c94 <__multadd>
 800583a:	f1b9 0f00 	cmp.w	r9, #0
 800583e:	4606      	mov	r6, r0
 8005840:	f300 8093 	bgt.w	800596a <_dtoa_r+0x9aa>
 8005844:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005846:	2b02      	cmp	r3, #2
 8005848:	dc57      	bgt.n	80058fa <_dtoa_r+0x93a>
 800584a:	e08e      	b.n	800596a <_dtoa_r+0x9aa>
 800584c:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800584e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8005852:	e757      	b.n	8005704 <_dtoa_r+0x744>
 8005854:	9b08      	ldr	r3, [sp, #32]
 8005856:	1e5c      	subs	r4, r3, #1
 8005858:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800585a:	42a3      	cmp	r3, r4
 800585c:	bfb7      	itett	lt
 800585e:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8005860:	1b1c      	subge	r4, r3, r4
 8005862:	1ae2      	sublt	r2, r4, r3
 8005864:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8005866:	bfbe      	ittt	lt
 8005868:	940a      	strlt	r4, [sp, #40]	; 0x28
 800586a:	189b      	addlt	r3, r3, r2
 800586c:	930e      	strlt	r3, [sp, #56]	; 0x38
 800586e:	9b08      	ldr	r3, [sp, #32]
 8005870:	bfb8      	it	lt
 8005872:	2400      	movlt	r4, #0
 8005874:	2b00      	cmp	r3, #0
 8005876:	bfbb      	ittet	lt
 8005878:	9b06      	ldrlt	r3, [sp, #24]
 800587a:	9a08      	ldrlt	r2, [sp, #32]
 800587c:	9f06      	ldrge	r7, [sp, #24]
 800587e:	1a9f      	sublt	r7, r3, r2
 8005880:	bfac      	ite	ge
 8005882:	9b08      	ldrge	r3, [sp, #32]
 8005884:	2300      	movlt	r3, #0
 8005886:	e73f      	b.n	8005708 <_dtoa_r+0x748>
 8005888:	3fe00000 	.word	0x3fe00000
 800588c:	40240000 	.word	0x40240000
 8005890:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8005892:	9f06      	ldr	r7, [sp, #24]
 8005894:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8005896:	e742      	b.n	800571e <_dtoa_r+0x75e>
 8005898:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800589a:	e76b      	b.n	8005774 <_dtoa_r+0x7b4>
 800589c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800589e:	2b01      	cmp	r3, #1
 80058a0:	dc19      	bgt.n	80058d6 <_dtoa_r+0x916>
 80058a2:	9b04      	ldr	r3, [sp, #16]
 80058a4:	b9bb      	cbnz	r3, 80058d6 <_dtoa_r+0x916>
 80058a6:	9b05      	ldr	r3, [sp, #20]
 80058a8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80058ac:	b99b      	cbnz	r3, 80058d6 <_dtoa_r+0x916>
 80058ae:	9b05      	ldr	r3, [sp, #20]
 80058b0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80058b4:	0d1b      	lsrs	r3, r3, #20
 80058b6:	051b      	lsls	r3, r3, #20
 80058b8:	b183      	cbz	r3, 80058dc <_dtoa_r+0x91c>
 80058ba:	f04f 0801 	mov.w	r8, #1
 80058be:	9b06      	ldr	r3, [sp, #24]
 80058c0:	3301      	adds	r3, #1
 80058c2:	9306      	str	r3, [sp, #24]
 80058c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80058c6:	3301      	adds	r3, #1
 80058c8:	9309      	str	r3, [sp, #36]	; 0x24
 80058ca:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	f47f af6a 	bne.w	80057a6 <_dtoa_r+0x7e6>
 80058d2:	2001      	movs	r0, #1
 80058d4:	e76f      	b.n	80057b6 <_dtoa_r+0x7f6>
 80058d6:	f04f 0800 	mov.w	r8, #0
 80058da:	e7f6      	b.n	80058ca <_dtoa_r+0x90a>
 80058dc:	4698      	mov	r8, r3
 80058de:	e7f4      	b.n	80058ca <_dtoa_r+0x90a>
 80058e0:	f43f af7d 	beq.w	80057de <_dtoa_r+0x81e>
 80058e4:	4618      	mov	r0, r3
 80058e6:	301c      	adds	r0, #28
 80058e8:	e772      	b.n	80057d0 <_dtoa_r+0x810>
 80058ea:	9b08      	ldr	r3, [sp, #32]
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	dc36      	bgt.n	800595e <_dtoa_r+0x99e>
 80058f0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80058f2:	2b02      	cmp	r3, #2
 80058f4:	dd33      	ble.n	800595e <_dtoa_r+0x99e>
 80058f6:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80058fa:	f1b9 0f00 	cmp.w	r9, #0
 80058fe:	d10d      	bne.n	800591c <_dtoa_r+0x95c>
 8005900:	4621      	mov	r1, r4
 8005902:	464b      	mov	r3, r9
 8005904:	2205      	movs	r2, #5
 8005906:	4628      	mov	r0, r5
 8005908:	f000 f9c4 	bl	8005c94 <__multadd>
 800590c:	4601      	mov	r1, r0
 800590e:	4604      	mov	r4, r0
 8005910:	4658      	mov	r0, fp
 8005912:	f000 fbdb 	bl	80060cc <__mcmp>
 8005916:	2800      	cmp	r0, #0
 8005918:	f73f adb8 	bgt.w	800548c <_dtoa_r+0x4cc>
 800591c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800591e:	9f03      	ldr	r7, [sp, #12]
 8005920:	ea6f 0a03 	mvn.w	sl, r3
 8005924:	f04f 0800 	mov.w	r8, #0
 8005928:	4621      	mov	r1, r4
 800592a:	4628      	mov	r0, r5
 800592c:	f000 f990 	bl	8005c50 <_Bfree>
 8005930:	2e00      	cmp	r6, #0
 8005932:	f43f aea7 	beq.w	8005684 <_dtoa_r+0x6c4>
 8005936:	f1b8 0f00 	cmp.w	r8, #0
 800593a:	d005      	beq.n	8005948 <_dtoa_r+0x988>
 800593c:	45b0      	cmp	r8, r6
 800593e:	d003      	beq.n	8005948 <_dtoa_r+0x988>
 8005940:	4641      	mov	r1, r8
 8005942:	4628      	mov	r0, r5
 8005944:	f000 f984 	bl	8005c50 <_Bfree>
 8005948:	4631      	mov	r1, r6
 800594a:	4628      	mov	r0, r5
 800594c:	f000 f980 	bl	8005c50 <_Bfree>
 8005950:	e698      	b.n	8005684 <_dtoa_r+0x6c4>
 8005952:	2400      	movs	r4, #0
 8005954:	4626      	mov	r6, r4
 8005956:	e7e1      	b.n	800591c <_dtoa_r+0x95c>
 8005958:	46c2      	mov	sl, r8
 800595a:	4626      	mov	r6, r4
 800595c:	e596      	b.n	800548c <_dtoa_r+0x4cc>
 800595e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005960:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005964:	2b00      	cmp	r3, #0
 8005966:	f000 80fd 	beq.w	8005b64 <_dtoa_r+0xba4>
 800596a:	2f00      	cmp	r7, #0
 800596c:	dd05      	ble.n	800597a <_dtoa_r+0x9ba>
 800596e:	4631      	mov	r1, r6
 8005970:	463a      	mov	r2, r7
 8005972:	4628      	mov	r0, r5
 8005974:	f000 fb3a 	bl	8005fec <__lshift>
 8005978:	4606      	mov	r6, r0
 800597a:	f1b8 0f00 	cmp.w	r8, #0
 800597e:	d05c      	beq.n	8005a3a <_dtoa_r+0xa7a>
 8005980:	4628      	mov	r0, r5
 8005982:	6871      	ldr	r1, [r6, #4]
 8005984:	f000 f924 	bl	8005bd0 <_Balloc>
 8005988:	4607      	mov	r7, r0
 800598a:	b928      	cbnz	r0, 8005998 <_dtoa_r+0x9d8>
 800598c:	4602      	mov	r2, r0
 800598e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8005992:	4b7f      	ldr	r3, [pc, #508]	; (8005b90 <_dtoa_r+0xbd0>)
 8005994:	f7ff bb28 	b.w	8004fe8 <_dtoa_r+0x28>
 8005998:	6932      	ldr	r2, [r6, #16]
 800599a:	f106 010c 	add.w	r1, r6, #12
 800599e:	3202      	adds	r2, #2
 80059a0:	0092      	lsls	r2, r2, #2
 80059a2:	300c      	adds	r0, #12
 80059a4:	f7fe fdea 	bl	800457c <memcpy>
 80059a8:	2201      	movs	r2, #1
 80059aa:	4639      	mov	r1, r7
 80059ac:	4628      	mov	r0, r5
 80059ae:	f000 fb1d 	bl	8005fec <__lshift>
 80059b2:	46b0      	mov	r8, r6
 80059b4:	4606      	mov	r6, r0
 80059b6:	9b03      	ldr	r3, [sp, #12]
 80059b8:	3301      	adds	r3, #1
 80059ba:	9308      	str	r3, [sp, #32]
 80059bc:	9b03      	ldr	r3, [sp, #12]
 80059be:	444b      	add	r3, r9
 80059c0:	930a      	str	r3, [sp, #40]	; 0x28
 80059c2:	9b04      	ldr	r3, [sp, #16]
 80059c4:	f003 0301 	and.w	r3, r3, #1
 80059c8:	9309      	str	r3, [sp, #36]	; 0x24
 80059ca:	9b08      	ldr	r3, [sp, #32]
 80059cc:	4621      	mov	r1, r4
 80059ce:	3b01      	subs	r3, #1
 80059d0:	4658      	mov	r0, fp
 80059d2:	9304      	str	r3, [sp, #16]
 80059d4:	f7ff fa68 	bl	8004ea8 <quorem>
 80059d8:	4603      	mov	r3, r0
 80059da:	4641      	mov	r1, r8
 80059dc:	3330      	adds	r3, #48	; 0x30
 80059de:	9006      	str	r0, [sp, #24]
 80059e0:	4658      	mov	r0, fp
 80059e2:	930b      	str	r3, [sp, #44]	; 0x2c
 80059e4:	f000 fb72 	bl	80060cc <__mcmp>
 80059e8:	4632      	mov	r2, r6
 80059ea:	4681      	mov	r9, r0
 80059ec:	4621      	mov	r1, r4
 80059ee:	4628      	mov	r0, r5
 80059f0:	f000 fb88 	bl	8006104 <__mdiff>
 80059f4:	68c2      	ldr	r2, [r0, #12]
 80059f6:	4607      	mov	r7, r0
 80059f8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80059fa:	bb02      	cbnz	r2, 8005a3e <_dtoa_r+0xa7e>
 80059fc:	4601      	mov	r1, r0
 80059fe:	4658      	mov	r0, fp
 8005a00:	f000 fb64 	bl	80060cc <__mcmp>
 8005a04:	4602      	mov	r2, r0
 8005a06:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005a08:	4639      	mov	r1, r7
 8005a0a:	4628      	mov	r0, r5
 8005a0c:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 8005a10:	f000 f91e 	bl	8005c50 <_Bfree>
 8005a14:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005a16:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005a18:	9f08      	ldr	r7, [sp, #32]
 8005a1a:	ea43 0102 	orr.w	r1, r3, r2
 8005a1e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005a20:	430b      	orrs	r3, r1
 8005a22:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005a24:	d10d      	bne.n	8005a42 <_dtoa_r+0xa82>
 8005a26:	2b39      	cmp	r3, #57	; 0x39
 8005a28:	d029      	beq.n	8005a7e <_dtoa_r+0xabe>
 8005a2a:	f1b9 0f00 	cmp.w	r9, #0
 8005a2e:	dd01      	ble.n	8005a34 <_dtoa_r+0xa74>
 8005a30:	9b06      	ldr	r3, [sp, #24]
 8005a32:	3331      	adds	r3, #49	; 0x31
 8005a34:	9a04      	ldr	r2, [sp, #16]
 8005a36:	7013      	strb	r3, [r2, #0]
 8005a38:	e776      	b.n	8005928 <_dtoa_r+0x968>
 8005a3a:	4630      	mov	r0, r6
 8005a3c:	e7b9      	b.n	80059b2 <_dtoa_r+0x9f2>
 8005a3e:	2201      	movs	r2, #1
 8005a40:	e7e2      	b.n	8005a08 <_dtoa_r+0xa48>
 8005a42:	f1b9 0f00 	cmp.w	r9, #0
 8005a46:	db06      	blt.n	8005a56 <_dtoa_r+0xa96>
 8005a48:	9922      	ldr	r1, [sp, #136]	; 0x88
 8005a4a:	ea41 0909 	orr.w	r9, r1, r9
 8005a4e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005a50:	ea59 0101 	orrs.w	r1, r9, r1
 8005a54:	d120      	bne.n	8005a98 <_dtoa_r+0xad8>
 8005a56:	2a00      	cmp	r2, #0
 8005a58:	ddec      	ble.n	8005a34 <_dtoa_r+0xa74>
 8005a5a:	4659      	mov	r1, fp
 8005a5c:	2201      	movs	r2, #1
 8005a5e:	4628      	mov	r0, r5
 8005a60:	9308      	str	r3, [sp, #32]
 8005a62:	f000 fac3 	bl	8005fec <__lshift>
 8005a66:	4621      	mov	r1, r4
 8005a68:	4683      	mov	fp, r0
 8005a6a:	f000 fb2f 	bl	80060cc <__mcmp>
 8005a6e:	2800      	cmp	r0, #0
 8005a70:	9b08      	ldr	r3, [sp, #32]
 8005a72:	dc02      	bgt.n	8005a7a <_dtoa_r+0xaba>
 8005a74:	d1de      	bne.n	8005a34 <_dtoa_r+0xa74>
 8005a76:	07da      	lsls	r2, r3, #31
 8005a78:	d5dc      	bpl.n	8005a34 <_dtoa_r+0xa74>
 8005a7a:	2b39      	cmp	r3, #57	; 0x39
 8005a7c:	d1d8      	bne.n	8005a30 <_dtoa_r+0xa70>
 8005a7e:	2339      	movs	r3, #57	; 0x39
 8005a80:	9a04      	ldr	r2, [sp, #16]
 8005a82:	7013      	strb	r3, [r2, #0]
 8005a84:	463b      	mov	r3, r7
 8005a86:	461f      	mov	r7, r3
 8005a88:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 8005a8c:	3b01      	subs	r3, #1
 8005a8e:	2a39      	cmp	r2, #57	; 0x39
 8005a90:	d050      	beq.n	8005b34 <_dtoa_r+0xb74>
 8005a92:	3201      	adds	r2, #1
 8005a94:	701a      	strb	r2, [r3, #0]
 8005a96:	e747      	b.n	8005928 <_dtoa_r+0x968>
 8005a98:	2a00      	cmp	r2, #0
 8005a9a:	dd03      	ble.n	8005aa4 <_dtoa_r+0xae4>
 8005a9c:	2b39      	cmp	r3, #57	; 0x39
 8005a9e:	d0ee      	beq.n	8005a7e <_dtoa_r+0xabe>
 8005aa0:	3301      	adds	r3, #1
 8005aa2:	e7c7      	b.n	8005a34 <_dtoa_r+0xa74>
 8005aa4:	9a08      	ldr	r2, [sp, #32]
 8005aa6:	990a      	ldr	r1, [sp, #40]	; 0x28
 8005aa8:	f802 3c01 	strb.w	r3, [r2, #-1]
 8005aac:	428a      	cmp	r2, r1
 8005aae:	d02a      	beq.n	8005b06 <_dtoa_r+0xb46>
 8005ab0:	4659      	mov	r1, fp
 8005ab2:	2300      	movs	r3, #0
 8005ab4:	220a      	movs	r2, #10
 8005ab6:	4628      	mov	r0, r5
 8005ab8:	f000 f8ec 	bl	8005c94 <__multadd>
 8005abc:	45b0      	cmp	r8, r6
 8005abe:	4683      	mov	fp, r0
 8005ac0:	f04f 0300 	mov.w	r3, #0
 8005ac4:	f04f 020a 	mov.w	r2, #10
 8005ac8:	4641      	mov	r1, r8
 8005aca:	4628      	mov	r0, r5
 8005acc:	d107      	bne.n	8005ade <_dtoa_r+0xb1e>
 8005ace:	f000 f8e1 	bl	8005c94 <__multadd>
 8005ad2:	4680      	mov	r8, r0
 8005ad4:	4606      	mov	r6, r0
 8005ad6:	9b08      	ldr	r3, [sp, #32]
 8005ad8:	3301      	adds	r3, #1
 8005ada:	9308      	str	r3, [sp, #32]
 8005adc:	e775      	b.n	80059ca <_dtoa_r+0xa0a>
 8005ade:	f000 f8d9 	bl	8005c94 <__multadd>
 8005ae2:	4631      	mov	r1, r6
 8005ae4:	4680      	mov	r8, r0
 8005ae6:	2300      	movs	r3, #0
 8005ae8:	220a      	movs	r2, #10
 8005aea:	4628      	mov	r0, r5
 8005aec:	f000 f8d2 	bl	8005c94 <__multadd>
 8005af0:	4606      	mov	r6, r0
 8005af2:	e7f0      	b.n	8005ad6 <_dtoa_r+0xb16>
 8005af4:	f1b9 0f00 	cmp.w	r9, #0
 8005af8:	bfcc      	ite	gt
 8005afa:	464f      	movgt	r7, r9
 8005afc:	2701      	movle	r7, #1
 8005afe:	f04f 0800 	mov.w	r8, #0
 8005b02:	9a03      	ldr	r2, [sp, #12]
 8005b04:	4417      	add	r7, r2
 8005b06:	4659      	mov	r1, fp
 8005b08:	2201      	movs	r2, #1
 8005b0a:	4628      	mov	r0, r5
 8005b0c:	9308      	str	r3, [sp, #32]
 8005b0e:	f000 fa6d 	bl	8005fec <__lshift>
 8005b12:	4621      	mov	r1, r4
 8005b14:	4683      	mov	fp, r0
 8005b16:	f000 fad9 	bl	80060cc <__mcmp>
 8005b1a:	2800      	cmp	r0, #0
 8005b1c:	dcb2      	bgt.n	8005a84 <_dtoa_r+0xac4>
 8005b1e:	d102      	bne.n	8005b26 <_dtoa_r+0xb66>
 8005b20:	9b08      	ldr	r3, [sp, #32]
 8005b22:	07db      	lsls	r3, r3, #31
 8005b24:	d4ae      	bmi.n	8005a84 <_dtoa_r+0xac4>
 8005b26:	463b      	mov	r3, r7
 8005b28:	461f      	mov	r7, r3
 8005b2a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005b2e:	2a30      	cmp	r2, #48	; 0x30
 8005b30:	d0fa      	beq.n	8005b28 <_dtoa_r+0xb68>
 8005b32:	e6f9      	b.n	8005928 <_dtoa_r+0x968>
 8005b34:	9a03      	ldr	r2, [sp, #12]
 8005b36:	429a      	cmp	r2, r3
 8005b38:	d1a5      	bne.n	8005a86 <_dtoa_r+0xac6>
 8005b3a:	2331      	movs	r3, #49	; 0x31
 8005b3c:	f10a 0a01 	add.w	sl, sl, #1
 8005b40:	e779      	b.n	8005a36 <_dtoa_r+0xa76>
 8005b42:	4b14      	ldr	r3, [pc, #80]	; (8005b94 <_dtoa_r+0xbd4>)
 8005b44:	f7ff baa8 	b.w	8005098 <_dtoa_r+0xd8>
 8005b48:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	f47f aa81 	bne.w	8005052 <_dtoa_r+0x92>
 8005b50:	4b11      	ldr	r3, [pc, #68]	; (8005b98 <_dtoa_r+0xbd8>)
 8005b52:	f7ff baa1 	b.w	8005098 <_dtoa_r+0xd8>
 8005b56:	f1b9 0f00 	cmp.w	r9, #0
 8005b5a:	dc03      	bgt.n	8005b64 <_dtoa_r+0xba4>
 8005b5c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005b5e:	2b02      	cmp	r3, #2
 8005b60:	f73f aecb 	bgt.w	80058fa <_dtoa_r+0x93a>
 8005b64:	9f03      	ldr	r7, [sp, #12]
 8005b66:	4621      	mov	r1, r4
 8005b68:	4658      	mov	r0, fp
 8005b6a:	f7ff f99d 	bl	8004ea8 <quorem>
 8005b6e:	9a03      	ldr	r2, [sp, #12]
 8005b70:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8005b74:	f807 3b01 	strb.w	r3, [r7], #1
 8005b78:	1aba      	subs	r2, r7, r2
 8005b7a:	4591      	cmp	r9, r2
 8005b7c:	ddba      	ble.n	8005af4 <_dtoa_r+0xb34>
 8005b7e:	4659      	mov	r1, fp
 8005b80:	2300      	movs	r3, #0
 8005b82:	220a      	movs	r2, #10
 8005b84:	4628      	mov	r0, r5
 8005b86:	f000 f885 	bl	8005c94 <__multadd>
 8005b8a:	4683      	mov	fp, r0
 8005b8c:	e7eb      	b.n	8005b66 <_dtoa_r+0xba6>
 8005b8e:	bf00      	nop
 8005b90:	08007f07 	.word	0x08007f07
 8005b94:	08007e64 	.word	0x08007e64
 8005b98:	08007e88 	.word	0x08007e88

08005b9c <_localeconv_r>:
 8005b9c:	4800      	ldr	r0, [pc, #0]	; (8005ba0 <_localeconv_r+0x4>)
 8005b9e:	4770      	bx	lr
 8005ba0:	20000160 	.word	0x20000160

08005ba4 <malloc>:
 8005ba4:	4b02      	ldr	r3, [pc, #8]	; (8005bb0 <malloc+0xc>)
 8005ba6:	4601      	mov	r1, r0
 8005ba8:	6818      	ldr	r0, [r3, #0]
 8005baa:	f000 bc0f 	b.w	80063cc <_malloc_r>
 8005bae:	bf00      	nop
 8005bb0:	2000000c 	.word	0x2000000c

08005bb4 <memchr>:
 8005bb4:	4603      	mov	r3, r0
 8005bb6:	b510      	push	{r4, lr}
 8005bb8:	b2c9      	uxtb	r1, r1
 8005bba:	4402      	add	r2, r0
 8005bbc:	4293      	cmp	r3, r2
 8005bbe:	4618      	mov	r0, r3
 8005bc0:	d101      	bne.n	8005bc6 <memchr+0x12>
 8005bc2:	2000      	movs	r0, #0
 8005bc4:	e003      	b.n	8005bce <memchr+0x1a>
 8005bc6:	7804      	ldrb	r4, [r0, #0]
 8005bc8:	3301      	adds	r3, #1
 8005bca:	428c      	cmp	r4, r1
 8005bcc:	d1f6      	bne.n	8005bbc <memchr+0x8>
 8005bce:	bd10      	pop	{r4, pc}

08005bd0 <_Balloc>:
 8005bd0:	b570      	push	{r4, r5, r6, lr}
 8005bd2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8005bd4:	4604      	mov	r4, r0
 8005bd6:	460d      	mov	r5, r1
 8005bd8:	b976      	cbnz	r6, 8005bf8 <_Balloc+0x28>
 8005bda:	2010      	movs	r0, #16
 8005bdc:	f7ff ffe2 	bl	8005ba4 <malloc>
 8005be0:	4602      	mov	r2, r0
 8005be2:	6260      	str	r0, [r4, #36]	; 0x24
 8005be4:	b920      	cbnz	r0, 8005bf0 <_Balloc+0x20>
 8005be6:	2166      	movs	r1, #102	; 0x66
 8005be8:	4b17      	ldr	r3, [pc, #92]	; (8005c48 <_Balloc+0x78>)
 8005bea:	4818      	ldr	r0, [pc, #96]	; (8005c4c <_Balloc+0x7c>)
 8005bec:	f000 fdce 	bl	800678c <__assert_func>
 8005bf0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005bf4:	6006      	str	r6, [r0, #0]
 8005bf6:	60c6      	str	r6, [r0, #12]
 8005bf8:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8005bfa:	68f3      	ldr	r3, [r6, #12]
 8005bfc:	b183      	cbz	r3, 8005c20 <_Balloc+0x50>
 8005bfe:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005c00:	68db      	ldr	r3, [r3, #12]
 8005c02:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8005c06:	b9b8      	cbnz	r0, 8005c38 <_Balloc+0x68>
 8005c08:	2101      	movs	r1, #1
 8005c0a:	fa01 f605 	lsl.w	r6, r1, r5
 8005c0e:	1d72      	adds	r2, r6, #5
 8005c10:	4620      	mov	r0, r4
 8005c12:	0092      	lsls	r2, r2, #2
 8005c14:	f000 fb5e 	bl	80062d4 <_calloc_r>
 8005c18:	b160      	cbz	r0, 8005c34 <_Balloc+0x64>
 8005c1a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8005c1e:	e00e      	b.n	8005c3e <_Balloc+0x6e>
 8005c20:	2221      	movs	r2, #33	; 0x21
 8005c22:	2104      	movs	r1, #4
 8005c24:	4620      	mov	r0, r4
 8005c26:	f000 fb55 	bl	80062d4 <_calloc_r>
 8005c2a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005c2c:	60f0      	str	r0, [r6, #12]
 8005c2e:	68db      	ldr	r3, [r3, #12]
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d1e4      	bne.n	8005bfe <_Balloc+0x2e>
 8005c34:	2000      	movs	r0, #0
 8005c36:	bd70      	pop	{r4, r5, r6, pc}
 8005c38:	6802      	ldr	r2, [r0, #0]
 8005c3a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8005c3e:	2300      	movs	r3, #0
 8005c40:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8005c44:	e7f7      	b.n	8005c36 <_Balloc+0x66>
 8005c46:	bf00      	nop
 8005c48:	08007e95 	.word	0x08007e95
 8005c4c:	08007f18 	.word	0x08007f18

08005c50 <_Bfree>:
 8005c50:	b570      	push	{r4, r5, r6, lr}
 8005c52:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8005c54:	4605      	mov	r5, r0
 8005c56:	460c      	mov	r4, r1
 8005c58:	b976      	cbnz	r6, 8005c78 <_Bfree+0x28>
 8005c5a:	2010      	movs	r0, #16
 8005c5c:	f7ff ffa2 	bl	8005ba4 <malloc>
 8005c60:	4602      	mov	r2, r0
 8005c62:	6268      	str	r0, [r5, #36]	; 0x24
 8005c64:	b920      	cbnz	r0, 8005c70 <_Bfree+0x20>
 8005c66:	218a      	movs	r1, #138	; 0x8a
 8005c68:	4b08      	ldr	r3, [pc, #32]	; (8005c8c <_Bfree+0x3c>)
 8005c6a:	4809      	ldr	r0, [pc, #36]	; (8005c90 <_Bfree+0x40>)
 8005c6c:	f000 fd8e 	bl	800678c <__assert_func>
 8005c70:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005c74:	6006      	str	r6, [r0, #0]
 8005c76:	60c6      	str	r6, [r0, #12]
 8005c78:	b13c      	cbz	r4, 8005c8a <_Bfree+0x3a>
 8005c7a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8005c7c:	6862      	ldr	r2, [r4, #4]
 8005c7e:	68db      	ldr	r3, [r3, #12]
 8005c80:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005c84:	6021      	str	r1, [r4, #0]
 8005c86:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8005c8a:	bd70      	pop	{r4, r5, r6, pc}
 8005c8c:	08007e95 	.word	0x08007e95
 8005c90:	08007f18 	.word	0x08007f18

08005c94 <__multadd>:
 8005c94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005c98:	4607      	mov	r7, r0
 8005c9a:	460c      	mov	r4, r1
 8005c9c:	461e      	mov	r6, r3
 8005c9e:	2000      	movs	r0, #0
 8005ca0:	690d      	ldr	r5, [r1, #16]
 8005ca2:	f101 0c14 	add.w	ip, r1, #20
 8005ca6:	f8dc 3000 	ldr.w	r3, [ip]
 8005caa:	3001      	adds	r0, #1
 8005cac:	b299      	uxth	r1, r3
 8005cae:	fb02 6101 	mla	r1, r2, r1, r6
 8005cb2:	0c1e      	lsrs	r6, r3, #16
 8005cb4:	0c0b      	lsrs	r3, r1, #16
 8005cb6:	fb02 3306 	mla	r3, r2, r6, r3
 8005cba:	b289      	uxth	r1, r1
 8005cbc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8005cc0:	4285      	cmp	r5, r0
 8005cc2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8005cc6:	f84c 1b04 	str.w	r1, [ip], #4
 8005cca:	dcec      	bgt.n	8005ca6 <__multadd+0x12>
 8005ccc:	b30e      	cbz	r6, 8005d12 <__multadd+0x7e>
 8005cce:	68a3      	ldr	r3, [r4, #8]
 8005cd0:	42ab      	cmp	r3, r5
 8005cd2:	dc19      	bgt.n	8005d08 <__multadd+0x74>
 8005cd4:	6861      	ldr	r1, [r4, #4]
 8005cd6:	4638      	mov	r0, r7
 8005cd8:	3101      	adds	r1, #1
 8005cda:	f7ff ff79 	bl	8005bd0 <_Balloc>
 8005cde:	4680      	mov	r8, r0
 8005ce0:	b928      	cbnz	r0, 8005cee <__multadd+0x5a>
 8005ce2:	4602      	mov	r2, r0
 8005ce4:	21b5      	movs	r1, #181	; 0xb5
 8005ce6:	4b0c      	ldr	r3, [pc, #48]	; (8005d18 <__multadd+0x84>)
 8005ce8:	480c      	ldr	r0, [pc, #48]	; (8005d1c <__multadd+0x88>)
 8005cea:	f000 fd4f 	bl	800678c <__assert_func>
 8005cee:	6922      	ldr	r2, [r4, #16]
 8005cf0:	f104 010c 	add.w	r1, r4, #12
 8005cf4:	3202      	adds	r2, #2
 8005cf6:	0092      	lsls	r2, r2, #2
 8005cf8:	300c      	adds	r0, #12
 8005cfa:	f7fe fc3f 	bl	800457c <memcpy>
 8005cfe:	4621      	mov	r1, r4
 8005d00:	4638      	mov	r0, r7
 8005d02:	f7ff ffa5 	bl	8005c50 <_Bfree>
 8005d06:	4644      	mov	r4, r8
 8005d08:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8005d0c:	3501      	adds	r5, #1
 8005d0e:	615e      	str	r6, [r3, #20]
 8005d10:	6125      	str	r5, [r4, #16]
 8005d12:	4620      	mov	r0, r4
 8005d14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005d18:	08007f07 	.word	0x08007f07
 8005d1c:	08007f18 	.word	0x08007f18

08005d20 <__hi0bits>:
 8005d20:	0c02      	lsrs	r2, r0, #16
 8005d22:	0412      	lsls	r2, r2, #16
 8005d24:	4603      	mov	r3, r0
 8005d26:	b9ca      	cbnz	r2, 8005d5c <__hi0bits+0x3c>
 8005d28:	0403      	lsls	r3, r0, #16
 8005d2a:	2010      	movs	r0, #16
 8005d2c:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8005d30:	bf04      	itt	eq
 8005d32:	021b      	lsleq	r3, r3, #8
 8005d34:	3008      	addeq	r0, #8
 8005d36:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8005d3a:	bf04      	itt	eq
 8005d3c:	011b      	lsleq	r3, r3, #4
 8005d3e:	3004      	addeq	r0, #4
 8005d40:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8005d44:	bf04      	itt	eq
 8005d46:	009b      	lsleq	r3, r3, #2
 8005d48:	3002      	addeq	r0, #2
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	db05      	blt.n	8005d5a <__hi0bits+0x3a>
 8005d4e:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8005d52:	f100 0001 	add.w	r0, r0, #1
 8005d56:	bf08      	it	eq
 8005d58:	2020      	moveq	r0, #32
 8005d5a:	4770      	bx	lr
 8005d5c:	2000      	movs	r0, #0
 8005d5e:	e7e5      	b.n	8005d2c <__hi0bits+0xc>

08005d60 <__lo0bits>:
 8005d60:	6803      	ldr	r3, [r0, #0]
 8005d62:	4602      	mov	r2, r0
 8005d64:	f013 0007 	ands.w	r0, r3, #7
 8005d68:	d00b      	beq.n	8005d82 <__lo0bits+0x22>
 8005d6a:	07d9      	lsls	r1, r3, #31
 8005d6c:	d421      	bmi.n	8005db2 <__lo0bits+0x52>
 8005d6e:	0798      	lsls	r0, r3, #30
 8005d70:	bf49      	itett	mi
 8005d72:	085b      	lsrmi	r3, r3, #1
 8005d74:	089b      	lsrpl	r3, r3, #2
 8005d76:	2001      	movmi	r0, #1
 8005d78:	6013      	strmi	r3, [r2, #0]
 8005d7a:	bf5c      	itt	pl
 8005d7c:	2002      	movpl	r0, #2
 8005d7e:	6013      	strpl	r3, [r2, #0]
 8005d80:	4770      	bx	lr
 8005d82:	b299      	uxth	r1, r3
 8005d84:	b909      	cbnz	r1, 8005d8a <__lo0bits+0x2a>
 8005d86:	2010      	movs	r0, #16
 8005d88:	0c1b      	lsrs	r3, r3, #16
 8005d8a:	b2d9      	uxtb	r1, r3
 8005d8c:	b909      	cbnz	r1, 8005d92 <__lo0bits+0x32>
 8005d8e:	3008      	adds	r0, #8
 8005d90:	0a1b      	lsrs	r3, r3, #8
 8005d92:	0719      	lsls	r1, r3, #28
 8005d94:	bf04      	itt	eq
 8005d96:	091b      	lsreq	r3, r3, #4
 8005d98:	3004      	addeq	r0, #4
 8005d9a:	0799      	lsls	r1, r3, #30
 8005d9c:	bf04      	itt	eq
 8005d9e:	089b      	lsreq	r3, r3, #2
 8005da0:	3002      	addeq	r0, #2
 8005da2:	07d9      	lsls	r1, r3, #31
 8005da4:	d403      	bmi.n	8005dae <__lo0bits+0x4e>
 8005da6:	085b      	lsrs	r3, r3, #1
 8005da8:	f100 0001 	add.w	r0, r0, #1
 8005dac:	d003      	beq.n	8005db6 <__lo0bits+0x56>
 8005dae:	6013      	str	r3, [r2, #0]
 8005db0:	4770      	bx	lr
 8005db2:	2000      	movs	r0, #0
 8005db4:	4770      	bx	lr
 8005db6:	2020      	movs	r0, #32
 8005db8:	4770      	bx	lr
	...

08005dbc <__i2b>:
 8005dbc:	b510      	push	{r4, lr}
 8005dbe:	460c      	mov	r4, r1
 8005dc0:	2101      	movs	r1, #1
 8005dc2:	f7ff ff05 	bl	8005bd0 <_Balloc>
 8005dc6:	4602      	mov	r2, r0
 8005dc8:	b928      	cbnz	r0, 8005dd6 <__i2b+0x1a>
 8005dca:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8005dce:	4b04      	ldr	r3, [pc, #16]	; (8005de0 <__i2b+0x24>)
 8005dd0:	4804      	ldr	r0, [pc, #16]	; (8005de4 <__i2b+0x28>)
 8005dd2:	f000 fcdb 	bl	800678c <__assert_func>
 8005dd6:	2301      	movs	r3, #1
 8005dd8:	6144      	str	r4, [r0, #20]
 8005dda:	6103      	str	r3, [r0, #16]
 8005ddc:	bd10      	pop	{r4, pc}
 8005dde:	bf00      	nop
 8005de0:	08007f07 	.word	0x08007f07
 8005de4:	08007f18 	.word	0x08007f18

08005de8 <__multiply>:
 8005de8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005dec:	4691      	mov	r9, r2
 8005dee:	690a      	ldr	r2, [r1, #16]
 8005df0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8005df4:	460c      	mov	r4, r1
 8005df6:	429a      	cmp	r2, r3
 8005df8:	bfbe      	ittt	lt
 8005dfa:	460b      	movlt	r3, r1
 8005dfc:	464c      	movlt	r4, r9
 8005dfe:	4699      	movlt	r9, r3
 8005e00:	6927      	ldr	r7, [r4, #16]
 8005e02:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8005e06:	68a3      	ldr	r3, [r4, #8]
 8005e08:	6861      	ldr	r1, [r4, #4]
 8005e0a:	eb07 060a 	add.w	r6, r7, sl
 8005e0e:	42b3      	cmp	r3, r6
 8005e10:	b085      	sub	sp, #20
 8005e12:	bfb8      	it	lt
 8005e14:	3101      	addlt	r1, #1
 8005e16:	f7ff fedb 	bl	8005bd0 <_Balloc>
 8005e1a:	b930      	cbnz	r0, 8005e2a <__multiply+0x42>
 8005e1c:	4602      	mov	r2, r0
 8005e1e:	f240 115d 	movw	r1, #349	; 0x15d
 8005e22:	4b43      	ldr	r3, [pc, #268]	; (8005f30 <__multiply+0x148>)
 8005e24:	4843      	ldr	r0, [pc, #268]	; (8005f34 <__multiply+0x14c>)
 8005e26:	f000 fcb1 	bl	800678c <__assert_func>
 8005e2a:	f100 0514 	add.w	r5, r0, #20
 8005e2e:	462b      	mov	r3, r5
 8005e30:	2200      	movs	r2, #0
 8005e32:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8005e36:	4543      	cmp	r3, r8
 8005e38:	d321      	bcc.n	8005e7e <__multiply+0x96>
 8005e3a:	f104 0314 	add.w	r3, r4, #20
 8005e3e:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8005e42:	f109 0314 	add.w	r3, r9, #20
 8005e46:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8005e4a:	9202      	str	r2, [sp, #8]
 8005e4c:	1b3a      	subs	r2, r7, r4
 8005e4e:	3a15      	subs	r2, #21
 8005e50:	f022 0203 	bic.w	r2, r2, #3
 8005e54:	3204      	adds	r2, #4
 8005e56:	f104 0115 	add.w	r1, r4, #21
 8005e5a:	428f      	cmp	r7, r1
 8005e5c:	bf38      	it	cc
 8005e5e:	2204      	movcc	r2, #4
 8005e60:	9201      	str	r2, [sp, #4]
 8005e62:	9a02      	ldr	r2, [sp, #8]
 8005e64:	9303      	str	r3, [sp, #12]
 8005e66:	429a      	cmp	r2, r3
 8005e68:	d80c      	bhi.n	8005e84 <__multiply+0x9c>
 8005e6a:	2e00      	cmp	r6, #0
 8005e6c:	dd03      	ble.n	8005e76 <__multiply+0x8e>
 8005e6e:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	d059      	beq.n	8005f2a <__multiply+0x142>
 8005e76:	6106      	str	r6, [r0, #16]
 8005e78:	b005      	add	sp, #20
 8005e7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005e7e:	f843 2b04 	str.w	r2, [r3], #4
 8005e82:	e7d8      	b.n	8005e36 <__multiply+0x4e>
 8005e84:	f8b3 a000 	ldrh.w	sl, [r3]
 8005e88:	f1ba 0f00 	cmp.w	sl, #0
 8005e8c:	d023      	beq.n	8005ed6 <__multiply+0xee>
 8005e8e:	46a9      	mov	r9, r5
 8005e90:	f04f 0c00 	mov.w	ip, #0
 8005e94:	f104 0e14 	add.w	lr, r4, #20
 8005e98:	f85e 2b04 	ldr.w	r2, [lr], #4
 8005e9c:	f8d9 1000 	ldr.w	r1, [r9]
 8005ea0:	fa1f fb82 	uxth.w	fp, r2
 8005ea4:	b289      	uxth	r1, r1
 8005ea6:	fb0a 110b 	mla	r1, sl, fp, r1
 8005eaa:	4461      	add	r1, ip
 8005eac:	f8d9 c000 	ldr.w	ip, [r9]
 8005eb0:	0c12      	lsrs	r2, r2, #16
 8005eb2:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8005eb6:	fb0a c202 	mla	r2, sl, r2, ip
 8005eba:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8005ebe:	b289      	uxth	r1, r1
 8005ec0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8005ec4:	4577      	cmp	r7, lr
 8005ec6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8005eca:	f849 1b04 	str.w	r1, [r9], #4
 8005ece:	d8e3      	bhi.n	8005e98 <__multiply+0xb0>
 8005ed0:	9a01      	ldr	r2, [sp, #4]
 8005ed2:	f845 c002 	str.w	ip, [r5, r2]
 8005ed6:	9a03      	ldr	r2, [sp, #12]
 8005ed8:	3304      	adds	r3, #4
 8005eda:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8005ede:	f1b9 0f00 	cmp.w	r9, #0
 8005ee2:	d020      	beq.n	8005f26 <__multiply+0x13e>
 8005ee4:	46ae      	mov	lr, r5
 8005ee6:	f04f 0a00 	mov.w	sl, #0
 8005eea:	6829      	ldr	r1, [r5, #0]
 8005eec:	f104 0c14 	add.w	ip, r4, #20
 8005ef0:	f8bc b000 	ldrh.w	fp, [ip]
 8005ef4:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8005ef8:	b289      	uxth	r1, r1
 8005efa:	fb09 220b 	mla	r2, r9, fp, r2
 8005efe:	4492      	add	sl, r2
 8005f00:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8005f04:	f84e 1b04 	str.w	r1, [lr], #4
 8005f08:	f85c 2b04 	ldr.w	r2, [ip], #4
 8005f0c:	f8be 1000 	ldrh.w	r1, [lr]
 8005f10:	0c12      	lsrs	r2, r2, #16
 8005f12:	fb09 1102 	mla	r1, r9, r2, r1
 8005f16:	4567      	cmp	r7, ip
 8005f18:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8005f1c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8005f20:	d8e6      	bhi.n	8005ef0 <__multiply+0x108>
 8005f22:	9a01      	ldr	r2, [sp, #4]
 8005f24:	50a9      	str	r1, [r5, r2]
 8005f26:	3504      	adds	r5, #4
 8005f28:	e79b      	b.n	8005e62 <__multiply+0x7a>
 8005f2a:	3e01      	subs	r6, #1
 8005f2c:	e79d      	b.n	8005e6a <__multiply+0x82>
 8005f2e:	bf00      	nop
 8005f30:	08007f07 	.word	0x08007f07
 8005f34:	08007f18 	.word	0x08007f18

08005f38 <__pow5mult>:
 8005f38:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005f3c:	4615      	mov	r5, r2
 8005f3e:	f012 0203 	ands.w	r2, r2, #3
 8005f42:	4606      	mov	r6, r0
 8005f44:	460f      	mov	r7, r1
 8005f46:	d007      	beq.n	8005f58 <__pow5mult+0x20>
 8005f48:	4c25      	ldr	r4, [pc, #148]	; (8005fe0 <__pow5mult+0xa8>)
 8005f4a:	3a01      	subs	r2, #1
 8005f4c:	2300      	movs	r3, #0
 8005f4e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8005f52:	f7ff fe9f 	bl	8005c94 <__multadd>
 8005f56:	4607      	mov	r7, r0
 8005f58:	10ad      	asrs	r5, r5, #2
 8005f5a:	d03d      	beq.n	8005fd8 <__pow5mult+0xa0>
 8005f5c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8005f5e:	b97c      	cbnz	r4, 8005f80 <__pow5mult+0x48>
 8005f60:	2010      	movs	r0, #16
 8005f62:	f7ff fe1f 	bl	8005ba4 <malloc>
 8005f66:	4602      	mov	r2, r0
 8005f68:	6270      	str	r0, [r6, #36]	; 0x24
 8005f6a:	b928      	cbnz	r0, 8005f78 <__pow5mult+0x40>
 8005f6c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8005f70:	4b1c      	ldr	r3, [pc, #112]	; (8005fe4 <__pow5mult+0xac>)
 8005f72:	481d      	ldr	r0, [pc, #116]	; (8005fe8 <__pow5mult+0xb0>)
 8005f74:	f000 fc0a 	bl	800678c <__assert_func>
 8005f78:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005f7c:	6004      	str	r4, [r0, #0]
 8005f7e:	60c4      	str	r4, [r0, #12]
 8005f80:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8005f84:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005f88:	b94c      	cbnz	r4, 8005f9e <__pow5mult+0x66>
 8005f8a:	f240 2171 	movw	r1, #625	; 0x271
 8005f8e:	4630      	mov	r0, r6
 8005f90:	f7ff ff14 	bl	8005dbc <__i2b>
 8005f94:	2300      	movs	r3, #0
 8005f96:	4604      	mov	r4, r0
 8005f98:	f8c8 0008 	str.w	r0, [r8, #8]
 8005f9c:	6003      	str	r3, [r0, #0]
 8005f9e:	f04f 0900 	mov.w	r9, #0
 8005fa2:	07eb      	lsls	r3, r5, #31
 8005fa4:	d50a      	bpl.n	8005fbc <__pow5mult+0x84>
 8005fa6:	4639      	mov	r1, r7
 8005fa8:	4622      	mov	r2, r4
 8005faa:	4630      	mov	r0, r6
 8005fac:	f7ff ff1c 	bl	8005de8 <__multiply>
 8005fb0:	4680      	mov	r8, r0
 8005fb2:	4639      	mov	r1, r7
 8005fb4:	4630      	mov	r0, r6
 8005fb6:	f7ff fe4b 	bl	8005c50 <_Bfree>
 8005fba:	4647      	mov	r7, r8
 8005fbc:	106d      	asrs	r5, r5, #1
 8005fbe:	d00b      	beq.n	8005fd8 <__pow5mult+0xa0>
 8005fc0:	6820      	ldr	r0, [r4, #0]
 8005fc2:	b938      	cbnz	r0, 8005fd4 <__pow5mult+0x9c>
 8005fc4:	4622      	mov	r2, r4
 8005fc6:	4621      	mov	r1, r4
 8005fc8:	4630      	mov	r0, r6
 8005fca:	f7ff ff0d 	bl	8005de8 <__multiply>
 8005fce:	6020      	str	r0, [r4, #0]
 8005fd0:	f8c0 9000 	str.w	r9, [r0]
 8005fd4:	4604      	mov	r4, r0
 8005fd6:	e7e4      	b.n	8005fa2 <__pow5mult+0x6a>
 8005fd8:	4638      	mov	r0, r7
 8005fda:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005fde:	bf00      	nop
 8005fe0:	08008068 	.word	0x08008068
 8005fe4:	08007e95 	.word	0x08007e95
 8005fe8:	08007f18 	.word	0x08007f18

08005fec <__lshift>:
 8005fec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005ff0:	460c      	mov	r4, r1
 8005ff2:	4607      	mov	r7, r0
 8005ff4:	4691      	mov	r9, r2
 8005ff6:	6923      	ldr	r3, [r4, #16]
 8005ff8:	6849      	ldr	r1, [r1, #4]
 8005ffa:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8005ffe:	68a3      	ldr	r3, [r4, #8]
 8006000:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006004:	f108 0601 	add.w	r6, r8, #1
 8006008:	42b3      	cmp	r3, r6
 800600a:	db0b      	blt.n	8006024 <__lshift+0x38>
 800600c:	4638      	mov	r0, r7
 800600e:	f7ff fddf 	bl	8005bd0 <_Balloc>
 8006012:	4605      	mov	r5, r0
 8006014:	b948      	cbnz	r0, 800602a <__lshift+0x3e>
 8006016:	4602      	mov	r2, r0
 8006018:	f240 11d9 	movw	r1, #473	; 0x1d9
 800601c:	4b29      	ldr	r3, [pc, #164]	; (80060c4 <__lshift+0xd8>)
 800601e:	482a      	ldr	r0, [pc, #168]	; (80060c8 <__lshift+0xdc>)
 8006020:	f000 fbb4 	bl	800678c <__assert_func>
 8006024:	3101      	adds	r1, #1
 8006026:	005b      	lsls	r3, r3, #1
 8006028:	e7ee      	b.n	8006008 <__lshift+0x1c>
 800602a:	2300      	movs	r3, #0
 800602c:	f100 0114 	add.w	r1, r0, #20
 8006030:	f100 0210 	add.w	r2, r0, #16
 8006034:	4618      	mov	r0, r3
 8006036:	4553      	cmp	r3, sl
 8006038:	db37      	blt.n	80060aa <__lshift+0xbe>
 800603a:	6920      	ldr	r0, [r4, #16]
 800603c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006040:	f104 0314 	add.w	r3, r4, #20
 8006044:	f019 091f 	ands.w	r9, r9, #31
 8006048:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800604c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8006050:	d02f      	beq.n	80060b2 <__lshift+0xc6>
 8006052:	468a      	mov	sl, r1
 8006054:	f04f 0c00 	mov.w	ip, #0
 8006058:	f1c9 0e20 	rsb	lr, r9, #32
 800605c:	681a      	ldr	r2, [r3, #0]
 800605e:	fa02 f209 	lsl.w	r2, r2, r9
 8006062:	ea42 020c 	orr.w	r2, r2, ip
 8006066:	f84a 2b04 	str.w	r2, [sl], #4
 800606a:	f853 2b04 	ldr.w	r2, [r3], #4
 800606e:	4298      	cmp	r0, r3
 8006070:	fa22 fc0e 	lsr.w	ip, r2, lr
 8006074:	d8f2      	bhi.n	800605c <__lshift+0x70>
 8006076:	1b03      	subs	r3, r0, r4
 8006078:	3b15      	subs	r3, #21
 800607a:	f023 0303 	bic.w	r3, r3, #3
 800607e:	3304      	adds	r3, #4
 8006080:	f104 0215 	add.w	r2, r4, #21
 8006084:	4290      	cmp	r0, r2
 8006086:	bf38      	it	cc
 8006088:	2304      	movcc	r3, #4
 800608a:	f841 c003 	str.w	ip, [r1, r3]
 800608e:	f1bc 0f00 	cmp.w	ip, #0
 8006092:	d001      	beq.n	8006098 <__lshift+0xac>
 8006094:	f108 0602 	add.w	r6, r8, #2
 8006098:	3e01      	subs	r6, #1
 800609a:	4638      	mov	r0, r7
 800609c:	4621      	mov	r1, r4
 800609e:	612e      	str	r6, [r5, #16]
 80060a0:	f7ff fdd6 	bl	8005c50 <_Bfree>
 80060a4:	4628      	mov	r0, r5
 80060a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80060aa:	f842 0f04 	str.w	r0, [r2, #4]!
 80060ae:	3301      	adds	r3, #1
 80060b0:	e7c1      	b.n	8006036 <__lshift+0x4a>
 80060b2:	3904      	subs	r1, #4
 80060b4:	f853 2b04 	ldr.w	r2, [r3], #4
 80060b8:	4298      	cmp	r0, r3
 80060ba:	f841 2f04 	str.w	r2, [r1, #4]!
 80060be:	d8f9      	bhi.n	80060b4 <__lshift+0xc8>
 80060c0:	e7ea      	b.n	8006098 <__lshift+0xac>
 80060c2:	bf00      	nop
 80060c4:	08007f07 	.word	0x08007f07
 80060c8:	08007f18 	.word	0x08007f18

080060cc <__mcmp>:
 80060cc:	4603      	mov	r3, r0
 80060ce:	690a      	ldr	r2, [r1, #16]
 80060d0:	6900      	ldr	r0, [r0, #16]
 80060d2:	b530      	push	{r4, r5, lr}
 80060d4:	1a80      	subs	r0, r0, r2
 80060d6:	d10d      	bne.n	80060f4 <__mcmp+0x28>
 80060d8:	3314      	adds	r3, #20
 80060da:	3114      	adds	r1, #20
 80060dc:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80060e0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80060e4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80060e8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80060ec:	4295      	cmp	r5, r2
 80060ee:	d002      	beq.n	80060f6 <__mcmp+0x2a>
 80060f0:	d304      	bcc.n	80060fc <__mcmp+0x30>
 80060f2:	2001      	movs	r0, #1
 80060f4:	bd30      	pop	{r4, r5, pc}
 80060f6:	42a3      	cmp	r3, r4
 80060f8:	d3f4      	bcc.n	80060e4 <__mcmp+0x18>
 80060fa:	e7fb      	b.n	80060f4 <__mcmp+0x28>
 80060fc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006100:	e7f8      	b.n	80060f4 <__mcmp+0x28>
	...

08006104 <__mdiff>:
 8006104:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006108:	460d      	mov	r5, r1
 800610a:	4607      	mov	r7, r0
 800610c:	4611      	mov	r1, r2
 800610e:	4628      	mov	r0, r5
 8006110:	4614      	mov	r4, r2
 8006112:	f7ff ffdb 	bl	80060cc <__mcmp>
 8006116:	1e06      	subs	r6, r0, #0
 8006118:	d111      	bne.n	800613e <__mdiff+0x3a>
 800611a:	4631      	mov	r1, r6
 800611c:	4638      	mov	r0, r7
 800611e:	f7ff fd57 	bl	8005bd0 <_Balloc>
 8006122:	4602      	mov	r2, r0
 8006124:	b928      	cbnz	r0, 8006132 <__mdiff+0x2e>
 8006126:	f240 2132 	movw	r1, #562	; 0x232
 800612a:	4b3a      	ldr	r3, [pc, #232]	; (8006214 <__mdiff+0x110>)
 800612c:	483a      	ldr	r0, [pc, #232]	; (8006218 <__mdiff+0x114>)
 800612e:	f000 fb2d 	bl	800678c <__assert_func>
 8006132:	2301      	movs	r3, #1
 8006134:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8006138:	4610      	mov	r0, r2
 800613a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800613e:	bfa4      	itt	ge
 8006140:	4623      	movge	r3, r4
 8006142:	462c      	movge	r4, r5
 8006144:	4638      	mov	r0, r7
 8006146:	6861      	ldr	r1, [r4, #4]
 8006148:	bfa6      	itte	ge
 800614a:	461d      	movge	r5, r3
 800614c:	2600      	movge	r6, #0
 800614e:	2601      	movlt	r6, #1
 8006150:	f7ff fd3e 	bl	8005bd0 <_Balloc>
 8006154:	4602      	mov	r2, r0
 8006156:	b918      	cbnz	r0, 8006160 <__mdiff+0x5c>
 8006158:	f44f 7110 	mov.w	r1, #576	; 0x240
 800615c:	4b2d      	ldr	r3, [pc, #180]	; (8006214 <__mdiff+0x110>)
 800615e:	e7e5      	b.n	800612c <__mdiff+0x28>
 8006160:	f102 0814 	add.w	r8, r2, #20
 8006164:	46c2      	mov	sl, r8
 8006166:	f04f 0c00 	mov.w	ip, #0
 800616a:	6927      	ldr	r7, [r4, #16]
 800616c:	60c6      	str	r6, [r0, #12]
 800616e:	692e      	ldr	r6, [r5, #16]
 8006170:	f104 0014 	add.w	r0, r4, #20
 8006174:	f105 0914 	add.w	r9, r5, #20
 8006178:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 800617c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8006180:	3410      	adds	r4, #16
 8006182:	f854 bf04 	ldr.w	fp, [r4, #4]!
 8006186:	f859 3b04 	ldr.w	r3, [r9], #4
 800618a:	fa1f f18b 	uxth.w	r1, fp
 800618e:	448c      	add	ip, r1
 8006190:	b299      	uxth	r1, r3
 8006192:	0c1b      	lsrs	r3, r3, #16
 8006194:	ebac 0101 	sub.w	r1, ip, r1
 8006198:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800619c:	eb03 4321 	add.w	r3, r3, r1, asr #16
 80061a0:	b289      	uxth	r1, r1
 80061a2:	ea4f 4c23 	mov.w	ip, r3, asr #16
 80061a6:	454e      	cmp	r6, r9
 80061a8:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80061ac:	f84a 3b04 	str.w	r3, [sl], #4
 80061b0:	d8e7      	bhi.n	8006182 <__mdiff+0x7e>
 80061b2:	1b73      	subs	r3, r6, r5
 80061b4:	3b15      	subs	r3, #21
 80061b6:	f023 0303 	bic.w	r3, r3, #3
 80061ba:	3515      	adds	r5, #21
 80061bc:	3304      	adds	r3, #4
 80061be:	42ae      	cmp	r6, r5
 80061c0:	bf38      	it	cc
 80061c2:	2304      	movcc	r3, #4
 80061c4:	4418      	add	r0, r3
 80061c6:	4443      	add	r3, r8
 80061c8:	461e      	mov	r6, r3
 80061ca:	4605      	mov	r5, r0
 80061cc:	4575      	cmp	r5, lr
 80061ce:	d30e      	bcc.n	80061ee <__mdiff+0xea>
 80061d0:	f10e 0103 	add.w	r1, lr, #3
 80061d4:	1a09      	subs	r1, r1, r0
 80061d6:	f021 0103 	bic.w	r1, r1, #3
 80061da:	3803      	subs	r0, #3
 80061dc:	4586      	cmp	lr, r0
 80061de:	bf38      	it	cc
 80061e0:	2100      	movcc	r1, #0
 80061e2:	4419      	add	r1, r3
 80061e4:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 80061e8:	b18b      	cbz	r3, 800620e <__mdiff+0x10a>
 80061ea:	6117      	str	r7, [r2, #16]
 80061ec:	e7a4      	b.n	8006138 <__mdiff+0x34>
 80061ee:	f855 8b04 	ldr.w	r8, [r5], #4
 80061f2:	fa1f f188 	uxth.w	r1, r8
 80061f6:	4461      	add	r1, ip
 80061f8:	140c      	asrs	r4, r1, #16
 80061fa:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80061fe:	b289      	uxth	r1, r1
 8006200:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8006204:	ea4f 4c24 	mov.w	ip, r4, asr #16
 8006208:	f846 1b04 	str.w	r1, [r6], #4
 800620c:	e7de      	b.n	80061cc <__mdiff+0xc8>
 800620e:	3f01      	subs	r7, #1
 8006210:	e7e8      	b.n	80061e4 <__mdiff+0xe0>
 8006212:	bf00      	nop
 8006214:	08007f07 	.word	0x08007f07
 8006218:	08007f18 	.word	0x08007f18

0800621c <__d2b>:
 800621c:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8006220:	2101      	movs	r1, #1
 8006222:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 8006226:	4690      	mov	r8, r2
 8006228:	461d      	mov	r5, r3
 800622a:	f7ff fcd1 	bl	8005bd0 <_Balloc>
 800622e:	4604      	mov	r4, r0
 8006230:	b930      	cbnz	r0, 8006240 <__d2b+0x24>
 8006232:	4602      	mov	r2, r0
 8006234:	f240 310a 	movw	r1, #778	; 0x30a
 8006238:	4b24      	ldr	r3, [pc, #144]	; (80062cc <__d2b+0xb0>)
 800623a:	4825      	ldr	r0, [pc, #148]	; (80062d0 <__d2b+0xb4>)
 800623c:	f000 faa6 	bl	800678c <__assert_func>
 8006240:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8006244:	f3c5 550a 	ubfx	r5, r5, #20, #11
 8006248:	bb2d      	cbnz	r5, 8006296 <__d2b+0x7a>
 800624a:	9301      	str	r3, [sp, #4]
 800624c:	f1b8 0300 	subs.w	r3, r8, #0
 8006250:	d026      	beq.n	80062a0 <__d2b+0x84>
 8006252:	4668      	mov	r0, sp
 8006254:	9300      	str	r3, [sp, #0]
 8006256:	f7ff fd83 	bl	8005d60 <__lo0bits>
 800625a:	9900      	ldr	r1, [sp, #0]
 800625c:	b1f0      	cbz	r0, 800629c <__d2b+0x80>
 800625e:	9a01      	ldr	r2, [sp, #4]
 8006260:	f1c0 0320 	rsb	r3, r0, #32
 8006264:	fa02 f303 	lsl.w	r3, r2, r3
 8006268:	430b      	orrs	r3, r1
 800626a:	40c2      	lsrs	r2, r0
 800626c:	6163      	str	r3, [r4, #20]
 800626e:	9201      	str	r2, [sp, #4]
 8006270:	9b01      	ldr	r3, [sp, #4]
 8006272:	2b00      	cmp	r3, #0
 8006274:	bf14      	ite	ne
 8006276:	2102      	movne	r1, #2
 8006278:	2101      	moveq	r1, #1
 800627a:	61a3      	str	r3, [r4, #24]
 800627c:	6121      	str	r1, [r4, #16]
 800627e:	b1c5      	cbz	r5, 80062b2 <__d2b+0x96>
 8006280:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8006284:	4405      	add	r5, r0
 8006286:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800628a:	603d      	str	r5, [r7, #0]
 800628c:	6030      	str	r0, [r6, #0]
 800628e:	4620      	mov	r0, r4
 8006290:	b002      	add	sp, #8
 8006292:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006296:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800629a:	e7d6      	b.n	800624a <__d2b+0x2e>
 800629c:	6161      	str	r1, [r4, #20]
 800629e:	e7e7      	b.n	8006270 <__d2b+0x54>
 80062a0:	a801      	add	r0, sp, #4
 80062a2:	f7ff fd5d 	bl	8005d60 <__lo0bits>
 80062a6:	2101      	movs	r1, #1
 80062a8:	9b01      	ldr	r3, [sp, #4]
 80062aa:	6121      	str	r1, [r4, #16]
 80062ac:	6163      	str	r3, [r4, #20]
 80062ae:	3020      	adds	r0, #32
 80062b0:	e7e5      	b.n	800627e <__d2b+0x62>
 80062b2:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 80062b6:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80062ba:	6038      	str	r0, [r7, #0]
 80062bc:	6918      	ldr	r0, [r3, #16]
 80062be:	f7ff fd2f 	bl	8005d20 <__hi0bits>
 80062c2:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 80062c6:	6031      	str	r1, [r6, #0]
 80062c8:	e7e1      	b.n	800628e <__d2b+0x72>
 80062ca:	bf00      	nop
 80062cc:	08007f07 	.word	0x08007f07
 80062d0:	08007f18 	.word	0x08007f18

080062d4 <_calloc_r>:
 80062d4:	b570      	push	{r4, r5, r6, lr}
 80062d6:	fba1 5402 	umull	r5, r4, r1, r2
 80062da:	b934      	cbnz	r4, 80062ea <_calloc_r+0x16>
 80062dc:	4629      	mov	r1, r5
 80062de:	f000 f875 	bl	80063cc <_malloc_r>
 80062e2:	4606      	mov	r6, r0
 80062e4:	b928      	cbnz	r0, 80062f2 <_calloc_r+0x1e>
 80062e6:	4630      	mov	r0, r6
 80062e8:	bd70      	pop	{r4, r5, r6, pc}
 80062ea:	220c      	movs	r2, #12
 80062ec:	2600      	movs	r6, #0
 80062ee:	6002      	str	r2, [r0, #0]
 80062f0:	e7f9      	b.n	80062e6 <_calloc_r+0x12>
 80062f2:	462a      	mov	r2, r5
 80062f4:	4621      	mov	r1, r4
 80062f6:	f7fe f94f 	bl	8004598 <memset>
 80062fa:	e7f4      	b.n	80062e6 <_calloc_r+0x12>

080062fc <_free_r>:
 80062fc:	b538      	push	{r3, r4, r5, lr}
 80062fe:	4605      	mov	r5, r0
 8006300:	2900      	cmp	r1, #0
 8006302:	d040      	beq.n	8006386 <_free_r+0x8a>
 8006304:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006308:	1f0c      	subs	r4, r1, #4
 800630a:	2b00      	cmp	r3, #0
 800630c:	bfb8      	it	lt
 800630e:	18e4      	addlt	r4, r4, r3
 8006310:	f000 fa98 	bl	8006844 <__malloc_lock>
 8006314:	4a1c      	ldr	r2, [pc, #112]	; (8006388 <_free_r+0x8c>)
 8006316:	6813      	ldr	r3, [r2, #0]
 8006318:	b933      	cbnz	r3, 8006328 <_free_r+0x2c>
 800631a:	6063      	str	r3, [r4, #4]
 800631c:	6014      	str	r4, [r2, #0]
 800631e:	4628      	mov	r0, r5
 8006320:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006324:	f000 ba94 	b.w	8006850 <__malloc_unlock>
 8006328:	42a3      	cmp	r3, r4
 800632a:	d908      	bls.n	800633e <_free_r+0x42>
 800632c:	6820      	ldr	r0, [r4, #0]
 800632e:	1821      	adds	r1, r4, r0
 8006330:	428b      	cmp	r3, r1
 8006332:	bf01      	itttt	eq
 8006334:	6819      	ldreq	r1, [r3, #0]
 8006336:	685b      	ldreq	r3, [r3, #4]
 8006338:	1809      	addeq	r1, r1, r0
 800633a:	6021      	streq	r1, [r4, #0]
 800633c:	e7ed      	b.n	800631a <_free_r+0x1e>
 800633e:	461a      	mov	r2, r3
 8006340:	685b      	ldr	r3, [r3, #4]
 8006342:	b10b      	cbz	r3, 8006348 <_free_r+0x4c>
 8006344:	42a3      	cmp	r3, r4
 8006346:	d9fa      	bls.n	800633e <_free_r+0x42>
 8006348:	6811      	ldr	r1, [r2, #0]
 800634a:	1850      	adds	r0, r2, r1
 800634c:	42a0      	cmp	r0, r4
 800634e:	d10b      	bne.n	8006368 <_free_r+0x6c>
 8006350:	6820      	ldr	r0, [r4, #0]
 8006352:	4401      	add	r1, r0
 8006354:	1850      	adds	r0, r2, r1
 8006356:	4283      	cmp	r3, r0
 8006358:	6011      	str	r1, [r2, #0]
 800635a:	d1e0      	bne.n	800631e <_free_r+0x22>
 800635c:	6818      	ldr	r0, [r3, #0]
 800635e:	685b      	ldr	r3, [r3, #4]
 8006360:	4401      	add	r1, r0
 8006362:	6011      	str	r1, [r2, #0]
 8006364:	6053      	str	r3, [r2, #4]
 8006366:	e7da      	b.n	800631e <_free_r+0x22>
 8006368:	d902      	bls.n	8006370 <_free_r+0x74>
 800636a:	230c      	movs	r3, #12
 800636c:	602b      	str	r3, [r5, #0]
 800636e:	e7d6      	b.n	800631e <_free_r+0x22>
 8006370:	6820      	ldr	r0, [r4, #0]
 8006372:	1821      	adds	r1, r4, r0
 8006374:	428b      	cmp	r3, r1
 8006376:	bf01      	itttt	eq
 8006378:	6819      	ldreq	r1, [r3, #0]
 800637a:	685b      	ldreq	r3, [r3, #4]
 800637c:	1809      	addeq	r1, r1, r0
 800637e:	6021      	streq	r1, [r4, #0]
 8006380:	6063      	str	r3, [r4, #4]
 8006382:	6054      	str	r4, [r2, #4]
 8006384:	e7cb      	b.n	800631e <_free_r+0x22>
 8006386:	bd38      	pop	{r3, r4, r5, pc}
 8006388:	20000300 	.word	0x20000300

0800638c <sbrk_aligned>:
 800638c:	b570      	push	{r4, r5, r6, lr}
 800638e:	4e0e      	ldr	r6, [pc, #56]	; (80063c8 <sbrk_aligned+0x3c>)
 8006390:	460c      	mov	r4, r1
 8006392:	6831      	ldr	r1, [r6, #0]
 8006394:	4605      	mov	r5, r0
 8006396:	b911      	cbnz	r1, 800639e <sbrk_aligned+0x12>
 8006398:	f000 f9e8 	bl	800676c <_sbrk_r>
 800639c:	6030      	str	r0, [r6, #0]
 800639e:	4621      	mov	r1, r4
 80063a0:	4628      	mov	r0, r5
 80063a2:	f000 f9e3 	bl	800676c <_sbrk_r>
 80063a6:	1c43      	adds	r3, r0, #1
 80063a8:	d00a      	beq.n	80063c0 <sbrk_aligned+0x34>
 80063aa:	1cc4      	adds	r4, r0, #3
 80063ac:	f024 0403 	bic.w	r4, r4, #3
 80063b0:	42a0      	cmp	r0, r4
 80063b2:	d007      	beq.n	80063c4 <sbrk_aligned+0x38>
 80063b4:	1a21      	subs	r1, r4, r0
 80063b6:	4628      	mov	r0, r5
 80063b8:	f000 f9d8 	bl	800676c <_sbrk_r>
 80063bc:	3001      	adds	r0, #1
 80063be:	d101      	bne.n	80063c4 <sbrk_aligned+0x38>
 80063c0:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 80063c4:	4620      	mov	r0, r4
 80063c6:	bd70      	pop	{r4, r5, r6, pc}
 80063c8:	20000304 	.word	0x20000304

080063cc <_malloc_r>:
 80063cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80063d0:	1ccd      	adds	r5, r1, #3
 80063d2:	f025 0503 	bic.w	r5, r5, #3
 80063d6:	3508      	adds	r5, #8
 80063d8:	2d0c      	cmp	r5, #12
 80063da:	bf38      	it	cc
 80063dc:	250c      	movcc	r5, #12
 80063de:	2d00      	cmp	r5, #0
 80063e0:	4607      	mov	r7, r0
 80063e2:	db01      	blt.n	80063e8 <_malloc_r+0x1c>
 80063e4:	42a9      	cmp	r1, r5
 80063e6:	d905      	bls.n	80063f4 <_malloc_r+0x28>
 80063e8:	230c      	movs	r3, #12
 80063ea:	2600      	movs	r6, #0
 80063ec:	603b      	str	r3, [r7, #0]
 80063ee:	4630      	mov	r0, r6
 80063f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80063f4:	4e2e      	ldr	r6, [pc, #184]	; (80064b0 <_malloc_r+0xe4>)
 80063f6:	f000 fa25 	bl	8006844 <__malloc_lock>
 80063fa:	6833      	ldr	r3, [r6, #0]
 80063fc:	461c      	mov	r4, r3
 80063fe:	bb34      	cbnz	r4, 800644e <_malloc_r+0x82>
 8006400:	4629      	mov	r1, r5
 8006402:	4638      	mov	r0, r7
 8006404:	f7ff ffc2 	bl	800638c <sbrk_aligned>
 8006408:	1c43      	adds	r3, r0, #1
 800640a:	4604      	mov	r4, r0
 800640c:	d14d      	bne.n	80064aa <_malloc_r+0xde>
 800640e:	6834      	ldr	r4, [r6, #0]
 8006410:	4626      	mov	r6, r4
 8006412:	2e00      	cmp	r6, #0
 8006414:	d140      	bne.n	8006498 <_malloc_r+0xcc>
 8006416:	6823      	ldr	r3, [r4, #0]
 8006418:	4631      	mov	r1, r6
 800641a:	4638      	mov	r0, r7
 800641c:	eb04 0803 	add.w	r8, r4, r3
 8006420:	f000 f9a4 	bl	800676c <_sbrk_r>
 8006424:	4580      	cmp	r8, r0
 8006426:	d13a      	bne.n	800649e <_malloc_r+0xd2>
 8006428:	6821      	ldr	r1, [r4, #0]
 800642a:	3503      	adds	r5, #3
 800642c:	1a6d      	subs	r5, r5, r1
 800642e:	f025 0503 	bic.w	r5, r5, #3
 8006432:	3508      	adds	r5, #8
 8006434:	2d0c      	cmp	r5, #12
 8006436:	bf38      	it	cc
 8006438:	250c      	movcc	r5, #12
 800643a:	4638      	mov	r0, r7
 800643c:	4629      	mov	r1, r5
 800643e:	f7ff ffa5 	bl	800638c <sbrk_aligned>
 8006442:	3001      	adds	r0, #1
 8006444:	d02b      	beq.n	800649e <_malloc_r+0xd2>
 8006446:	6823      	ldr	r3, [r4, #0]
 8006448:	442b      	add	r3, r5
 800644a:	6023      	str	r3, [r4, #0]
 800644c:	e00e      	b.n	800646c <_malloc_r+0xa0>
 800644e:	6822      	ldr	r2, [r4, #0]
 8006450:	1b52      	subs	r2, r2, r5
 8006452:	d41e      	bmi.n	8006492 <_malloc_r+0xc6>
 8006454:	2a0b      	cmp	r2, #11
 8006456:	d916      	bls.n	8006486 <_malloc_r+0xba>
 8006458:	1961      	adds	r1, r4, r5
 800645a:	42a3      	cmp	r3, r4
 800645c:	6025      	str	r5, [r4, #0]
 800645e:	bf18      	it	ne
 8006460:	6059      	strne	r1, [r3, #4]
 8006462:	6863      	ldr	r3, [r4, #4]
 8006464:	bf08      	it	eq
 8006466:	6031      	streq	r1, [r6, #0]
 8006468:	5162      	str	r2, [r4, r5]
 800646a:	604b      	str	r3, [r1, #4]
 800646c:	4638      	mov	r0, r7
 800646e:	f104 060b 	add.w	r6, r4, #11
 8006472:	f000 f9ed 	bl	8006850 <__malloc_unlock>
 8006476:	f026 0607 	bic.w	r6, r6, #7
 800647a:	1d23      	adds	r3, r4, #4
 800647c:	1af2      	subs	r2, r6, r3
 800647e:	d0b6      	beq.n	80063ee <_malloc_r+0x22>
 8006480:	1b9b      	subs	r3, r3, r6
 8006482:	50a3      	str	r3, [r4, r2]
 8006484:	e7b3      	b.n	80063ee <_malloc_r+0x22>
 8006486:	6862      	ldr	r2, [r4, #4]
 8006488:	42a3      	cmp	r3, r4
 800648a:	bf0c      	ite	eq
 800648c:	6032      	streq	r2, [r6, #0]
 800648e:	605a      	strne	r2, [r3, #4]
 8006490:	e7ec      	b.n	800646c <_malloc_r+0xa0>
 8006492:	4623      	mov	r3, r4
 8006494:	6864      	ldr	r4, [r4, #4]
 8006496:	e7b2      	b.n	80063fe <_malloc_r+0x32>
 8006498:	4634      	mov	r4, r6
 800649a:	6876      	ldr	r6, [r6, #4]
 800649c:	e7b9      	b.n	8006412 <_malloc_r+0x46>
 800649e:	230c      	movs	r3, #12
 80064a0:	4638      	mov	r0, r7
 80064a2:	603b      	str	r3, [r7, #0]
 80064a4:	f000 f9d4 	bl	8006850 <__malloc_unlock>
 80064a8:	e7a1      	b.n	80063ee <_malloc_r+0x22>
 80064aa:	6025      	str	r5, [r4, #0]
 80064ac:	e7de      	b.n	800646c <_malloc_r+0xa0>
 80064ae:	bf00      	nop
 80064b0:	20000300 	.word	0x20000300

080064b4 <__ssputs_r>:
 80064b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80064b8:	688e      	ldr	r6, [r1, #8]
 80064ba:	4682      	mov	sl, r0
 80064bc:	429e      	cmp	r6, r3
 80064be:	460c      	mov	r4, r1
 80064c0:	4690      	mov	r8, r2
 80064c2:	461f      	mov	r7, r3
 80064c4:	d838      	bhi.n	8006538 <__ssputs_r+0x84>
 80064c6:	898a      	ldrh	r2, [r1, #12]
 80064c8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80064cc:	d032      	beq.n	8006534 <__ssputs_r+0x80>
 80064ce:	6825      	ldr	r5, [r4, #0]
 80064d0:	6909      	ldr	r1, [r1, #16]
 80064d2:	3301      	adds	r3, #1
 80064d4:	eba5 0901 	sub.w	r9, r5, r1
 80064d8:	6965      	ldr	r5, [r4, #20]
 80064da:	444b      	add	r3, r9
 80064dc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80064e0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80064e4:	106d      	asrs	r5, r5, #1
 80064e6:	429d      	cmp	r5, r3
 80064e8:	bf38      	it	cc
 80064ea:	461d      	movcc	r5, r3
 80064ec:	0553      	lsls	r3, r2, #21
 80064ee:	d531      	bpl.n	8006554 <__ssputs_r+0xa0>
 80064f0:	4629      	mov	r1, r5
 80064f2:	f7ff ff6b 	bl	80063cc <_malloc_r>
 80064f6:	4606      	mov	r6, r0
 80064f8:	b950      	cbnz	r0, 8006510 <__ssputs_r+0x5c>
 80064fa:	230c      	movs	r3, #12
 80064fc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006500:	f8ca 3000 	str.w	r3, [sl]
 8006504:	89a3      	ldrh	r3, [r4, #12]
 8006506:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800650a:	81a3      	strh	r3, [r4, #12]
 800650c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006510:	464a      	mov	r2, r9
 8006512:	6921      	ldr	r1, [r4, #16]
 8006514:	f7fe f832 	bl	800457c <memcpy>
 8006518:	89a3      	ldrh	r3, [r4, #12]
 800651a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800651e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006522:	81a3      	strh	r3, [r4, #12]
 8006524:	6126      	str	r6, [r4, #16]
 8006526:	444e      	add	r6, r9
 8006528:	6026      	str	r6, [r4, #0]
 800652a:	463e      	mov	r6, r7
 800652c:	6165      	str	r5, [r4, #20]
 800652e:	eba5 0509 	sub.w	r5, r5, r9
 8006532:	60a5      	str	r5, [r4, #8]
 8006534:	42be      	cmp	r6, r7
 8006536:	d900      	bls.n	800653a <__ssputs_r+0x86>
 8006538:	463e      	mov	r6, r7
 800653a:	4632      	mov	r2, r6
 800653c:	4641      	mov	r1, r8
 800653e:	6820      	ldr	r0, [r4, #0]
 8006540:	f000 f966 	bl	8006810 <memmove>
 8006544:	68a3      	ldr	r3, [r4, #8]
 8006546:	2000      	movs	r0, #0
 8006548:	1b9b      	subs	r3, r3, r6
 800654a:	60a3      	str	r3, [r4, #8]
 800654c:	6823      	ldr	r3, [r4, #0]
 800654e:	4433      	add	r3, r6
 8006550:	6023      	str	r3, [r4, #0]
 8006552:	e7db      	b.n	800650c <__ssputs_r+0x58>
 8006554:	462a      	mov	r2, r5
 8006556:	f000 f981 	bl	800685c <_realloc_r>
 800655a:	4606      	mov	r6, r0
 800655c:	2800      	cmp	r0, #0
 800655e:	d1e1      	bne.n	8006524 <__ssputs_r+0x70>
 8006560:	4650      	mov	r0, sl
 8006562:	6921      	ldr	r1, [r4, #16]
 8006564:	f7ff feca 	bl	80062fc <_free_r>
 8006568:	e7c7      	b.n	80064fa <__ssputs_r+0x46>
	...

0800656c <_svfiprintf_r>:
 800656c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006570:	4698      	mov	r8, r3
 8006572:	898b      	ldrh	r3, [r1, #12]
 8006574:	4607      	mov	r7, r0
 8006576:	061b      	lsls	r3, r3, #24
 8006578:	460d      	mov	r5, r1
 800657a:	4614      	mov	r4, r2
 800657c:	b09d      	sub	sp, #116	; 0x74
 800657e:	d50e      	bpl.n	800659e <_svfiprintf_r+0x32>
 8006580:	690b      	ldr	r3, [r1, #16]
 8006582:	b963      	cbnz	r3, 800659e <_svfiprintf_r+0x32>
 8006584:	2140      	movs	r1, #64	; 0x40
 8006586:	f7ff ff21 	bl	80063cc <_malloc_r>
 800658a:	6028      	str	r0, [r5, #0]
 800658c:	6128      	str	r0, [r5, #16]
 800658e:	b920      	cbnz	r0, 800659a <_svfiprintf_r+0x2e>
 8006590:	230c      	movs	r3, #12
 8006592:	603b      	str	r3, [r7, #0]
 8006594:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006598:	e0d1      	b.n	800673e <_svfiprintf_r+0x1d2>
 800659a:	2340      	movs	r3, #64	; 0x40
 800659c:	616b      	str	r3, [r5, #20]
 800659e:	2300      	movs	r3, #0
 80065a0:	9309      	str	r3, [sp, #36]	; 0x24
 80065a2:	2320      	movs	r3, #32
 80065a4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80065a8:	2330      	movs	r3, #48	; 0x30
 80065aa:	f04f 0901 	mov.w	r9, #1
 80065ae:	f8cd 800c 	str.w	r8, [sp, #12]
 80065b2:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8006758 <_svfiprintf_r+0x1ec>
 80065b6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80065ba:	4623      	mov	r3, r4
 80065bc:	469a      	mov	sl, r3
 80065be:	f813 2b01 	ldrb.w	r2, [r3], #1
 80065c2:	b10a      	cbz	r2, 80065c8 <_svfiprintf_r+0x5c>
 80065c4:	2a25      	cmp	r2, #37	; 0x25
 80065c6:	d1f9      	bne.n	80065bc <_svfiprintf_r+0x50>
 80065c8:	ebba 0b04 	subs.w	fp, sl, r4
 80065cc:	d00b      	beq.n	80065e6 <_svfiprintf_r+0x7a>
 80065ce:	465b      	mov	r3, fp
 80065d0:	4622      	mov	r2, r4
 80065d2:	4629      	mov	r1, r5
 80065d4:	4638      	mov	r0, r7
 80065d6:	f7ff ff6d 	bl	80064b4 <__ssputs_r>
 80065da:	3001      	adds	r0, #1
 80065dc:	f000 80aa 	beq.w	8006734 <_svfiprintf_r+0x1c8>
 80065e0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80065e2:	445a      	add	r2, fp
 80065e4:	9209      	str	r2, [sp, #36]	; 0x24
 80065e6:	f89a 3000 	ldrb.w	r3, [sl]
 80065ea:	2b00      	cmp	r3, #0
 80065ec:	f000 80a2 	beq.w	8006734 <_svfiprintf_r+0x1c8>
 80065f0:	2300      	movs	r3, #0
 80065f2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80065f6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80065fa:	f10a 0a01 	add.w	sl, sl, #1
 80065fe:	9304      	str	r3, [sp, #16]
 8006600:	9307      	str	r3, [sp, #28]
 8006602:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006606:	931a      	str	r3, [sp, #104]	; 0x68
 8006608:	4654      	mov	r4, sl
 800660a:	2205      	movs	r2, #5
 800660c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006610:	4851      	ldr	r0, [pc, #324]	; (8006758 <_svfiprintf_r+0x1ec>)
 8006612:	f7ff facf 	bl	8005bb4 <memchr>
 8006616:	9a04      	ldr	r2, [sp, #16]
 8006618:	b9d8      	cbnz	r0, 8006652 <_svfiprintf_r+0xe6>
 800661a:	06d0      	lsls	r0, r2, #27
 800661c:	bf44      	itt	mi
 800661e:	2320      	movmi	r3, #32
 8006620:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006624:	0711      	lsls	r1, r2, #28
 8006626:	bf44      	itt	mi
 8006628:	232b      	movmi	r3, #43	; 0x2b
 800662a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800662e:	f89a 3000 	ldrb.w	r3, [sl]
 8006632:	2b2a      	cmp	r3, #42	; 0x2a
 8006634:	d015      	beq.n	8006662 <_svfiprintf_r+0xf6>
 8006636:	4654      	mov	r4, sl
 8006638:	2000      	movs	r0, #0
 800663a:	f04f 0c0a 	mov.w	ip, #10
 800663e:	9a07      	ldr	r2, [sp, #28]
 8006640:	4621      	mov	r1, r4
 8006642:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006646:	3b30      	subs	r3, #48	; 0x30
 8006648:	2b09      	cmp	r3, #9
 800664a:	d94e      	bls.n	80066ea <_svfiprintf_r+0x17e>
 800664c:	b1b0      	cbz	r0, 800667c <_svfiprintf_r+0x110>
 800664e:	9207      	str	r2, [sp, #28]
 8006650:	e014      	b.n	800667c <_svfiprintf_r+0x110>
 8006652:	eba0 0308 	sub.w	r3, r0, r8
 8006656:	fa09 f303 	lsl.w	r3, r9, r3
 800665a:	4313      	orrs	r3, r2
 800665c:	46a2      	mov	sl, r4
 800665e:	9304      	str	r3, [sp, #16]
 8006660:	e7d2      	b.n	8006608 <_svfiprintf_r+0x9c>
 8006662:	9b03      	ldr	r3, [sp, #12]
 8006664:	1d19      	adds	r1, r3, #4
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	9103      	str	r1, [sp, #12]
 800666a:	2b00      	cmp	r3, #0
 800666c:	bfbb      	ittet	lt
 800666e:	425b      	neglt	r3, r3
 8006670:	f042 0202 	orrlt.w	r2, r2, #2
 8006674:	9307      	strge	r3, [sp, #28]
 8006676:	9307      	strlt	r3, [sp, #28]
 8006678:	bfb8      	it	lt
 800667a:	9204      	strlt	r2, [sp, #16]
 800667c:	7823      	ldrb	r3, [r4, #0]
 800667e:	2b2e      	cmp	r3, #46	; 0x2e
 8006680:	d10c      	bne.n	800669c <_svfiprintf_r+0x130>
 8006682:	7863      	ldrb	r3, [r4, #1]
 8006684:	2b2a      	cmp	r3, #42	; 0x2a
 8006686:	d135      	bne.n	80066f4 <_svfiprintf_r+0x188>
 8006688:	9b03      	ldr	r3, [sp, #12]
 800668a:	3402      	adds	r4, #2
 800668c:	1d1a      	adds	r2, r3, #4
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	9203      	str	r2, [sp, #12]
 8006692:	2b00      	cmp	r3, #0
 8006694:	bfb8      	it	lt
 8006696:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800669a:	9305      	str	r3, [sp, #20]
 800669c:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 800675c <_svfiprintf_r+0x1f0>
 80066a0:	2203      	movs	r2, #3
 80066a2:	4650      	mov	r0, sl
 80066a4:	7821      	ldrb	r1, [r4, #0]
 80066a6:	f7ff fa85 	bl	8005bb4 <memchr>
 80066aa:	b140      	cbz	r0, 80066be <_svfiprintf_r+0x152>
 80066ac:	2340      	movs	r3, #64	; 0x40
 80066ae:	eba0 000a 	sub.w	r0, r0, sl
 80066b2:	fa03 f000 	lsl.w	r0, r3, r0
 80066b6:	9b04      	ldr	r3, [sp, #16]
 80066b8:	3401      	adds	r4, #1
 80066ba:	4303      	orrs	r3, r0
 80066bc:	9304      	str	r3, [sp, #16]
 80066be:	f814 1b01 	ldrb.w	r1, [r4], #1
 80066c2:	2206      	movs	r2, #6
 80066c4:	4826      	ldr	r0, [pc, #152]	; (8006760 <_svfiprintf_r+0x1f4>)
 80066c6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80066ca:	f7ff fa73 	bl	8005bb4 <memchr>
 80066ce:	2800      	cmp	r0, #0
 80066d0:	d038      	beq.n	8006744 <_svfiprintf_r+0x1d8>
 80066d2:	4b24      	ldr	r3, [pc, #144]	; (8006764 <_svfiprintf_r+0x1f8>)
 80066d4:	bb1b      	cbnz	r3, 800671e <_svfiprintf_r+0x1b2>
 80066d6:	9b03      	ldr	r3, [sp, #12]
 80066d8:	3307      	adds	r3, #7
 80066da:	f023 0307 	bic.w	r3, r3, #7
 80066de:	3308      	adds	r3, #8
 80066e0:	9303      	str	r3, [sp, #12]
 80066e2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80066e4:	4433      	add	r3, r6
 80066e6:	9309      	str	r3, [sp, #36]	; 0x24
 80066e8:	e767      	b.n	80065ba <_svfiprintf_r+0x4e>
 80066ea:	460c      	mov	r4, r1
 80066ec:	2001      	movs	r0, #1
 80066ee:	fb0c 3202 	mla	r2, ip, r2, r3
 80066f2:	e7a5      	b.n	8006640 <_svfiprintf_r+0xd4>
 80066f4:	2300      	movs	r3, #0
 80066f6:	f04f 0c0a 	mov.w	ip, #10
 80066fa:	4619      	mov	r1, r3
 80066fc:	3401      	adds	r4, #1
 80066fe:	9305      	str	r3, [sp, #20]
 8006700:	4620      	mov	r0, r4
 8006702:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006706:	3a30      	subs	r2, #48	; 0x30
 8006708:	2a09      	cmp	r2, #9
 800670a:	d903      	bls.n	8006714 <_svfiprintf_r+0x1a8>
 800670c:	2b00      	cmp	r3, #0
 800670e:	d0c5      	beq.n	800669c <_svfiprintf_r+0x130>
 8006710:	9105      	str	r1, [sp, #20]
 8006712:	e7c3      	b.n	800669c <_svfiprintf_r+0x130>
 8006714:	4604      	mov	r4, r0
 8006716:	2301      	movs	r3, #1
 8006718:	fb0c 2101 	mla	r1, ip, r1, r2
 800671c:	e7f0      	b.n	8006700 <_svfiprintf_r+0x194>
 800671e:	ab03      	add	r3, sp, #12
 8006720:	9300      	str	r3, [sp, #0]
 8006722:	462a      	mov	r2, r5
 8006724:	4638      	mov	r0, r7
 8006726:	4b10      	ldr	r3, [pc, #64]	; (8006768 <_svfiprintf_r+0x1fc>)
 8006728:	a904      	add	r1, sp, #16
 800672a:	f7fd ffdb 	bl	80046e4 <_printf_float>
 800672e:	1c42      	adds	r2, r0, #1
 8006730:	4606      	mov	r6, r0
 8006732:	d1d6      	bne.n	80066e2 <_svfiprintf_r+0x176>
 8006734:	89ab      	ldrh	r3, [r5, #12]
 8006736:	065b      	lsls	r3, r3, #25
 8006738:	f53f af2c 	bmi.w	8006594 <_svfiprintf_r+0x28>
 800673c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800673e:	b01d      	add	sp, #116	; 0x74
 8006740:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006744:	ab03      	add	r3, sp, #12
 8006746:	9300      	str	r3, [sp, #0]
 8006748:	462a      	mov	r2, r5
 800674a:	4638      	mov	r0, r7
 800674c:	4b06      	ldr	r3, [pc, #24]	; (8006768 <_svfiprintf_r+0x1fc>)
 800674e:	a904      	add	r1, sp, #16
 8006750:	f7fe fa64 	bl	8004c1c <_printf_i>
 8006754:	e7eb      	b.n	800672e <_svfiprintf_r+0x1c2>
 8006756:	bf00      	nop
 8006758:	08008074 	.word	0x08008074
 800675c:	0800807a 	.word	0x0800807a
 8006760:	0800807e 	.word	0x0800807e
 8006764:	080046e5 	.word	0x080046e5
 8006768:	080064b5 	.word	0x080064b5

0800676c <_sbrk_r>:
 800676c:	b538      	push	{r3, r4, r5, lr}
 800676e:	2300      	movs	r3, #0
 8006770:	4d05      	ldr	r5, [pc, #20]	; (8006788 <_sbrk_r+0x1c>)
 8006772:	4604      	mov	r4, r0
 8006774:	4608      	mov	r0, r1
 8006776:	602b      	str	r3, [r5, #0]
 8006778:	f7fb fb5a 	bl	8001e30 <_sbrk>
 800677c:	1c43      	adds	r3, r0, #1
 800677e:	d102      	bne.n	8006786 <_sbrk_r+0x1a>
 8006780:	682b      	ldr	r3, [r5, #0]
 8006782:	b103      	cbz	r3, 8006786 <_sbrk_r+0x1a>
 8006784:	6023      	str	r3, [r4, #0]
 8006786:	bd38      	pop	{r3, r4, r5, pc}
 8006788:	20000308 	.word	0x20000308

0800678c <__assert_func>:
 800678c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800678e:	4614      	mov	r4, r2
 8006790:	461a      	mov	r2, r3
 8006792:	4b09      	ldr	r3, [pc, #36]	; (80067b8 <__assert_func+0x2c>)
 8006794:	4605      	mov	r5, r0
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	68d8      	ldr	r0, [r3, #12]
 800679a:	b14c      	cbz	r4, 80067b0 <__assert_func+0x24>
 800679c:	4b07      	ldr	r3, [pc, #28]	; (80067bc <__assert_func+0x30>)
 800679e:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80067a2:	9100      	str	r1, [sp, #0]
 80067a4:	462b      	mov	r3, r5
 80067a6:	4906      	ldr	r1, [pc, #24]	; (80067c0 <__assert_func+0x34>)
 80067a8:	f000 f80e 	bl	80067c8 <fiprintf>
 80067ac:	f000 faaa 	bl	8006d04 <abort>
 80067b0:	4b04      	ldr	r3, [pc, #16]	; (80067c4 <__assert_func+0x38>)
 80067b2:	461c      	mov	r4, r3
 80067b4:	e7f3      	b.n	800679e <__assert_func+0x12>
 80067b6:	bf00      	nop
 80067b8:	2000000c 	.word	0x2000000c
 80067bc:	08008085 	.word	0x08008085
 80067c0:	08008092 	.word	0x08008092
 80067c4:	080080c0 	.word	0x080080c0

080067c8 <fiprintf>:
 80067c8:	b40e      	push	{r1, r2, r3}
 80067ca:	b503      	push	{r0, r1, lr}
 80067cc:	4601      	mov	r1, r0
 80067ce:	ab03      	add	r3, sp, #12
 80067d0:	4805      	ldr	r0, [pc, #20]	; (80067e8 <fiprintf+0x20>)
 80067d2:	f853 2b04 	ldr.w	r2, [r3], #4
 80067d6:	6800      	ldr	r0, [r0, #0]
 80067d8:	9301      	str	r3, [sp, #4]
 80067da:	f000 f895 	bl	8006908 <_vfiprintf_r>
 80067de:	b002      	add	sp, #8
 80067e0:	f85d eb04 	ldr.w	lr, [sp], #4
 80067e4:	b003      	add	sp, #12
 80067e6:	4770      	bx	lr
 80067e8:	2000000c 	.word	0x2000000c

080067ec <__ascii_mbtowc>:
 80067ec:	b082      	sub	sp, #8
 80067ee:	b901      	cbnz	r1, 80067f2 <__ascii_mbtowc+0x6>
 80067f0:	a901      	add	r1, sp, #4
 80067f2:	b142      	cbz	r2, 8006806 <__ascii_mbtowc+0x1a>
 80067f4:	b14b      	cbz	r3, 800680a <__ascii_mbtowc+0x1e>
 80067f6:	7813      	ldrb	r3, [r2, #0]
 80067f8:	600b      	str	r3, [r1, #0]
 80067fa:	7812      	ldrb	r2, [r2, #0]
 80067fc:	1e10      	subs	r0, r2, #0
 80067fe:	bf18      	it	ne
 8006800:	2001      	movne	r0, #1
 8006802:	b002      	add	sp, #8
 8006804:	4770      	bx	lr
 8006806:	4610      	mov	r0, r2
 8006808:	e7fb      	b.n	8006802 <__ascii_mbtowc+0x16>
 800680a:	f06f 0001 	mvn.w	r0, #1
 800680e:	e7f8      	b.n	8006802 <__ascii_mbtowc+0x16>

08006810 <memmove>:
 8006810:	4288      	cmp	r0, r1
 8006812:	b510      	push	{r4, lr}
 8006814:	eb01 0402 	add.w	r4, r1, r2
 8006818:	d902      	bls.n	8006820 <memmove+0x10>
 800681a:	4284      	cmp	r4, r0
 800681c:	4623      	mov	r3, r4
 800681e:	d807      	bhi.n	8006830 <memmove+0x20>
 8006820:	1e43      	subs	r3, r0, #1
 8006822:	42a1      	cmp	r1, r4
 8006824:	d008      	beq.n	8006838 <memmove+0x28>
 8006826:	f811 2b01 	ldrb.w	r2, [r1], #1
 800682a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800682e:	e7f8      	b.n	8006822 <memmove+0x12>
 8006830:	4601      	mov	r1, r0
 8006832:	4402      	add	r2, r0
 8006834:	428a      	cmp	r2, r1
 8006836:	d100      	bne.n	800683a <memmove+0x2a>
 8006838:	bd10      	pop	{r4, pc}
 800683a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800683e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006842:	e7f7      	b.n	8006834 <memmove+0x24>

08006844 <__malloc_lock>:
 8006844:	4801      	ldr	r0, [pc, #4]	; (800684c <__malloc_lock+0x8>)
 8006846:	f000 bc19 	b.w	800707c <__retarget_lock_acquire_recursive>
 800684a:	bf00      	nop
 800684c:	2000030c 	.word	0x2000030c

08006850 <__malloc_unlock>:
 8006850:	4801      	ldr	r0, [pc, #4]	; (8006858 <__malloc_unlock+0x8>)
 8006852:	f000 bc14 	b.w	800707e <__retarget_lock_release_recursive>
 8006856:	bf00      	nop
 8006858:	2000030c 	.word	0x2000030c

0800685c <_realloc_r>:
 800685c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006860:	4680      	mov	r8, r0
 8006862:	4614      	mov	r4, r2
 8006864:	460e      	mov	r6, r1
 8006866:	b921      	cbnz	r1, 8006872 <_realloc_r+0x16>
 8006868:	4611      	mov	r1, r2
 800686a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800686e:	f7ff bdad 	b.w	80063cc <_malloc_r>
 8006872:	b92a      	cbnz	r2, 8006880 <_realloc_r+0x24>
 8006874:	f7ff fd42 	bl	80062fc <_free_r>
 8006878:	4625      	mov	r5, r4
 800687a:	4628      	mov	r0, r5
 800687c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006880:	f000 fc64 	bl	800714c <_malloc_usable_size_r>
 8006884:	4284      	cmp	r4, r0
 8006886:	4607      	mov	r7, r0
 8006888:	d802      	bhi.n	8006890 <_realloc_r+0x34>
 800688a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800688e:	d812      	bhi.n	80068b6 <_realloc_r+0x5a>
 8006890:	4621      	mov	r1, r4
 8006892:	4640      	mov	r0, r8
 8006894:	f7ff fd9a 	bl	80063cc <_malloc_r>
 8006898:	4605      	mov	r5, r0
 800689a:	2800      	cmp	r0, #0
 800689c:	d0ed      	beq.n	800687a <_realloc_r+0x1e>
 800689e:	42bc      	cmp	r4, r7
 80068a0:	4622      	mov	r2, r4
 80068a2:	4631      	mov	r1, r6
 80068a4:	bf28      	it	cs
 80068a6:	463a      	movcs	r2, r7
 80068a8:	f7fd fe68 	bl	800457c <memcpy>
 80068ac:	4631      	mov	r1, r6
 80068ae:	4640      	mov	r0, r8
 80068b0:	f7ff fd24 	bl	80062fc <_free_r>
 80068b4:	e7e1      	b.n	800687a <_realloc_r+0x1e>
 80068b6:	4635      	mov	r5, r6
 80068b8:	e7df      	b.n	800687a <_realloc_r+0x1e>

080068ba <__sfputc_r>:
 80068ba:	6893      	ldr	r3, [r2, #8]
 80068bc:	b410      	push	{r4}
 80068be:	3b01      	subs	r3, #1
 80068c0:	2b00      	cmp	r3, #0
 80068c2:	6093      	str	r3, [r2, #8]
 80068c4:	da07      	bge.n	80068d6 <__sfputc_r+0x1c>
 80068c6:	6994      	ldr	r4, [r2, #24]
 80068c8:	42a3      	cmp	r3, r4
 80068ca:	db01      	blt.n	80068d0 <__sfputc_r+0x16>
 80068cc:	290a      	cmp	r1, #10
 80068ce:	d102      	bne.n	80068d6 <__sfputc_r+0x1c>
 80068d0:	bc10      	pop	{r4}
 80068d2:	f000 b949 	b.w	8006b68 <__swbuf_r>
 80068d6:	6813      	ldr	r3, [r2, #0]
 80068d8:	1c58      	adds	r0, r3, #1
 80068da:	6010      	str	r0, [r2, #0]
 80068dc:	7019      	strb	r1, [r3, #0]
 80068de:	4608      	mov	r0, r1
 80068e0:	bc10      	pop	{r4}
 80068e2:	4770      	bx	lr

080068e4 <__sfputs_r>:
 80068e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80068e6:	4606      	mov	r6, r0
 80068e8:	460f      	mov	r7, r1
 80068ea:	4614      	mov	r4, r2
 80068ec:	18d5      	adds	r5, r2, r3
 80068ee:	42ac      	cmp	r4, r5
 80068f0:	d101      	bne.n	80068f6 <__sfputs_r+0x12>
 80068f2:	2000      	movs	r0, #0
 80068f4:	e007      	b.n	8006906 <__sfputs_r+0x22>
 80068f6:	463a      	mov	r2, r7
 80068f8:	4630      	mov	r0, r6
 80068fa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80068fe:	f7ff ffdc 	bl	80068ba <__sfputc_r>
 8006902:	1c43      	adds	r3, r0, #1
 8006904:	d1f3      	bne.n	80068ee <__sfputs_r+0xa>
 8006906:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08006908 <_vfiprintf_r>:
 8006908:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800690c:	460d      	mov	r5, r1
 800690e:	4614      	mov	r4, r2
 8006910:	4698      	mov	r8, r3
 8006912:	4606      	mov	r6, r0
 8006914:	b09d      	sub	sp, #116	; 0x74
 8006916:	b118      	cbz	r0, 8006920 <_vfiprintf_r+0x18>
 8006918:	6983      	ldr	r3, [r0, #24]
 800691a:	b90b      	cbnz	r3, 8006920 <_vfiprintf_r+0x18>
 800691c:	f000 fb10 	bl	8006f40 <__sinit>
 8006920:	4b89      	ldr	r3, [pc, #548]	; (8006b48 <_vfiprintf_r+0x240>)
 8006922:	429d      	cmp	r5, r3
 8006924:	d11b      	bne.n	800695e <_vfiprintf_r+0x56>
 8006926:	6875      	ldr	r5, [r6, #4]
 8006928:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800692a:	07d9      	lsls	r1, r3, #31
 800692c:	d405      	bmi.n	800693a <_vfiprintf_r+0x32>
 800692e:	89ab      	ldrh	r3, [r5, #12]
 8006930:	059a      	lsls	r2, r3, #22
 8006932:	d402      	bmi.n	800693a <_vfiprintf_r+0x32>
 8006934:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006936:	f000 fba1 	bl	800707c <__retarget_lock_acquire_recursive>
 800693a:	89ab      	ldrh	r3, [r5, #12]
 800693c:	071b      	lsls	r3, r3, #28
 800693e:	d501      	bpl.n	8006944 <_vfiprintf_r+0x3c>
 8006940:	692b      	ldr	r3, [r5, #16]
 8006942:	b9eb      	cbnz	r3, 8006980 <_vfiprintf_r+0x78>
 8006944:	4629      	mov	r1, r5
 8006946:	4630      	mov	r0, r6
 8006948:	f000 f96e 	bl	8006c28 <__swsetup_r>
 800694c:	b1c0      	cbz	r0, 8006980 <_vfiprintf_r+0x78>
 800694e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006950:	07dc      	lsls	r4, r3, #31
 8006952:	d50e      	bpl.n	8006972 <_vfiprintf_r+0x6a>
 8006954:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006958:	b01d      	add	sp, #116	; 0x74
 800695a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800695e:	4b7b      	ldr	r3, [pc, #492]	; (8006b4c <_vfiprintf_r+0x244>)
 8006960:	429d      	cmp	r5, r3
 8006962:	d101      	bne.n	8006968 <_vfiprintf_r+0x60>
 8006964:	68b5      	ldr	r5, [r6, #8]
 8006966:	e7df      	b.n	8006928 <_vfiprintf_r+0x20>
 8006968:	4b79      	ldr	r3, [pc, #484]	; (8006b50 <_vfiprintf_r+0x248>)
 800696a:	429d      	cmp	r5, r3
 800696c:	bf08      	it	eq
 800696e:	68f5      	ldreq	r5, [r6, #12]
 8006970:	e7da      	b.n	8006928 <_vfiprintf_r+0x20>
 8006972:	89ab      	ldrh	r3, [r5, #12]
 8006974:	0598      	lsls	r0, r3, #22
 8006976:	d4ed      	bmi.n	8006954 <_vfiprintf_r+0x4c>
 8006978:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800697a:	f000 fb80 	bl	800707e <__retarget_lock_release_recursive>
 800697e:	e7e9      	b.n	8006954 <_vfiprintf_r+0x4c>
 8006980:	2300      	movs	r3, #0
 8006982:	9309      	str	r3, [sp, #36]	; 0x24
 8006984:	2320      	movs	r3, #32
 8006986:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800698a:	2330      	movs	r3, #48	; 0x30
 800698c:	f04f 0901 	mov.w	r9, #1
 8006990:	f8cd 800c 	str.w	r8, [sp, #12]
 8006994:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8006b54 <_vfiprintf_r+0x24c>
 8006998:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800699c:	4623      	mov	r3, r4
 800699e:	469a      	mov	sl, r3
 80069a0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80069a4:	b10a      	cbz	r2, 80069aa <_vfiprintf_r+0xa2>
 80069a6:	2a25      	cmp	r2, #37	; 0x25
 80069a8:	d1f9      	bne.n	800699e <_vfiprintf_r+0x96>
 80069aa:	ebba 0b04 	subs.w	fp, sl, r4
 80069ae:	d00b      	beq.n	80069c8 <_vfiprintf_r+0xc0>
 80069b0:	465b      	mov	r3, fp
 80069b2:	4622      	mov	r2, r4
 80069b4:	4629      	mov	r1, r5
 80069b6:	4630      	mov	r0, r6
 80069b8:	f7ff ff94 	bl	80068e4 <__sfputs_r>
 80069bc:	3001      	adds	r0, #1
 80069be:	f000 80aa 	beq.w	8006b16 <_vfiprintf_r+0x20e>
 80069c2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80069c4:	445a      	add	r2, fp
 80069c6:	9209      	str	r2, [sp, #36]	; 0x24
 80069c8:	f89a 3000 	ldrb.w	r3, [sl]
 80069cc:	2b00      	cmp	r3, #0
 80069ce:	f000 80a2 	beq.w	8006b16 <_vfiprintf_r+0x20e>
 80069d2:	2300      	movs	r3, #0
 80069d4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80069d8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80069dc:	f10a 0a01 	add.w	sl, sl, #1
 80069e0:	9304      	str	r3, [sp, #16]
 80069e2:	9307      	str	r3, [sp, #28]
 80069e4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80069e8:	931a      	str	r3, [sp, #104]	; 0x68
 80069ea:	4654      	mov	r4, sl
 80069ec:	2205      	movs	r2, #5
 80069ee:	f814 1b01 	ldrb.w	r1, [r4], #1
 80069f2:	4858      	ldr	r0, [pc, #352]	; (8006b54 <_vfiprintf_r+0x24c>)
 80069f4:	f7ff f8de 	bl	8005bb4 <memchr>
 80069f8:	9a04      	ldr	r2, [sp, #16]
 80069fa:	b9d8      	cbnz	r0, 8006a34 <_vfiprintf_r+0x12c>
 80069fc:	06d1      	lsls	r1, r2, #27
 80069fe:	bf44      	itt	mi
 8006a00:	2320      	movmi	r3, #32
 8006a02:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006a06:	0713      	lsls	r3, r2, #28
 8006a08:	bf44      	itt	mi
 8006a0a:	232b      	movmi	r3, #43	; 0x2b
 8006a0c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006a10:	f89a 3000 	ldrb.w	r3, [sl]
 8006a14:	2b2a      	cmp	r3, #42	; 0x2a
 8006a16:	d015      	beq.n	8006a44 <_vfiprintf_r+0x13c>
 8006a18:	4654      	mov	r4, sl
 8006a1a:	2000      	movs	r0, #0
 8006a1c:	f04f 0c0a 	mov.w	ip, #10
 8006a20:	9a07      	ldr	r2, [sp, #28]
 8006a22:	4621      	mov	r1, r4
 8006a24:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006a28:	3b30      	subs	r3, #48	; 0x30
 8006a2a:	2b09      	cmp	r3, #9
 8006a2c:	d94e      	bls.n	8006acc <_vfiprintf_r+0x1c4>
 8006a2e:	b1b0      	cbz	r0, 8006a5e <_vfiprintf_r+0x156>
 8006a30:	9207      	str	r2, [sp, #28]
 8006a32:	e014      	b.n	8006a5e <_vfiprintf_r+0x156>
 8006a34:	eba0 0308 	sub.w	r3, r0, r8
 8006a38:	fa09 f303 	lsl.w	r3, r9, r3
 8006a3c:	4313      	orrs	r3, r2
 8006a3e:	46a2      	mov	sl, r4
 8006a40:	9304      	str	r3, [sp, #16]
 8006a42:	e7d2      	b.n	80069ea <_vfiprintf_r+0xe2>
 8006a44:	9b03      	ldr	r3, [sp, #12]
 8006a46:	1d19      	adds	r1, r3, #4
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	9103      	str	r1, [sp, #12]
 8006a4c:	2b00      	cmp	r3, #0
 8006a4e:	bfbb      	ittet	lt
 8006a50:	425b      	neglt	r3, r3
 8006a52:	f042 0202 	orrlt.w	r2, r2, #2
 8006a56:	9307      	strge	r3, [sp, #28]
 8006a58:	9307      	strlt	r3, [sp, #28]
 8006a5a:	bfb8      	it	lt
 8006a5c:	9204      	strlt	r2, [sp, #16]
 8006a5e:	7823      	ldrb	r3, [r4, #0]
 8006a60:	2b2e      	cmp	r3, #46	; 0x2e
 8006a62:	d10c      	bne.n	8006a7e <_vfiprintf_r+0x176>
 8006a64:	7863      	ldrb	r3, [r4, #1]
 8006a66:	2b2a      	cmp	r3, #42	; 0x2a
 8006a68:	d135      	bne.n	8006ad6 <_vfiprintf_r+0x1ce>
 8006a6a:	9b03      	ldr	r3, [sp, #12]
 8006a6c:	3402      	adds	r4, #2
 8006a6e:	1d1a      	adds	r2, r3, #4
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	9203      	str	r2, [sp, #12]
 8006a74:	2b00      	cmp	r3, #0
 8006a76:	bfb8      	it	lt
 8006a78:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8006a7c:	9305      	str	r3, [sp, #20]
 8006a7e:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 8006b58 <_vfiprintf_r+0x250>
 8006a82:	2203      	movs	r2, #3
 8006a84:	4650      	mov	r0, sl
 8006a86:	7821      	ldrb	r1, [r4, #0]
 8006a88:	f7ff f894 	bl	8005bb4 <memchr>
 8006a8c:	b140      	cbz	r0, 8006aa0 <_vfiprintf_r+0x198>
 8006a8e:	2340      	movs	r3, #64	; 0x40
 8006a90:	eba0 000a 	sub.w	r0, r0, sl
 8006a94:	fa03 f000 	lsl.w	r0, r3, r0
 8006a98:	9b04      	ldr	r3, [sp, #16]
 8006a9a:	3401      	adds	r4, #1
 8006a9c:	4303      	orrs	r3, r0
 8006a9e:	9304      	str	r3, [sp, #16]
 8006aa0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006aa4:	2206      	movs	r2, #6
 8006aa6:	482d      	ldr	r0, [pc, #180]	; (8006b5c <_vfiprintf_r+0x254>)
 8006aa8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006aac:	f7ff f882 	bl	8005bb4 <memchr>
 8006ab0:	2800      	cmp	r0, #0
 8006ab2:	d03f      	beq.n	8006b34 <_vfiprintf_r+0x22c>
 8006ab4:	4b2a      	ldr	r3, [pc, #168]	; (8006b60 <_vfiprintf_r+0x258>)
 8006ab6:	bb1b      	cbnz	r3, 8006b00 <_vfiprintf_r+0x1f8>
 8006ab8:	9b03      	ldr	r3, [sp, #12]
 8006aba:	3307      	adds	r3, #7
 8006abc:	f023 0307 	bic.w	r3, r3, #7
 8006ac0:	3308      	adds	r3, #8
 8006ac2:	9303      	str	r3, [sp, #12]
 8006ac4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006ac6:	443b      	add	r3, r7
 8006ac8:	9309      	str	r3, [sp, #36]	; 0x24
 8006aca:	e767      	b.n	800699c <_vfiprintf_r+0x94>
 8006acc:	460c      	mov	r4, r1
 8006ace:	2001      	movs	r0, #1
 8006ad0:	fb0c 3202 	mla	r2, ip, r2, r3
 8006ad4:	e7a5      	b.n	8006a22 <_vfiprintf_r+0x11a>
 8006ad6:	2300      	movs	r3, #0
 8006ad8:	f04f 0c0a 	mov.w	ip, #10
 8006adc:	4619      	mov	r1, r3
 8006ade:	3401      	adds	r4, #1
 8006ae0:	9305      	str	r3, [sp, #20]
 8006ae2:	4620      	mov	r0, r4
 8006ae4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006ae8:	3a30      	subs	r2, #48	; 0x30
 8006aea:	2a09      	cmp	r2, #9
 8006aec:	d903      	bls.n	8006af6 <_vfiprintf_r+0x1ee>
 8006aee:	2b00      	cmp	r3, #0
 8006af0:	d0c5      	beq.n	8006a7e <_vfiprintf_r+0x176>
 8006af2:	9105      	str	r1, [sp, #20]
 8006af4:	e7c3      	b.n	8006a7e <_vfiprintf_r+0x176>
 8006af6:	4604      	mov	r4, r0
 8006af8:	2301      	movs	r3, #1
 8006afa:	fb0c 2101 	mla	r1, ip, r1, r2
 8006afe:	e7f0      	b.n	8006ae2 <_vfiprintf_r+0x1da>
 8006b00:	ab03      	add	r3, sp, #12
 8006b02:	9300      	str	r3, [sp, #0]
 8006b04:	462a      	mov	r2, r5
 8006b06:	4630      	mov	r0, r6
 8006b08:	4b16      	ldr	r3, [pc, #88]	; (8006b64 <_vfiprintf_r+0x25c>)
 8006b0a:	a904      	add	r1, sp, #16
 8006b0c:	f7fd fdea 	bl	80046e4 <_printf_float>
 8006b10:	4607      	mov	r7, r0
 8006b12:	1c78      	adds	r0, r7, #1
 8006b14:	d1d6      	bne.n	8006ac4 <_vfiprintf_r+0x1bc>
 8006b16:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006b18:	07d9      	lsls	r1, r3, #31
 8006b1a:	d405      	bmi.n	8006b28 <_vfiprintf_r+0x220>
 8006b1c:	89ab      	ldrh	r3, [r5, #12]
 8006b1e:	059a      	lsls	r2, r3, #22
 8006b20:	d402      	bmi.n	8006b28 <_vfiprintf_r+0x220>
 8006b22:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006b24:	f000 faab 	bl	800707e <__retarget_lock_release_recursive>
 8006b28:	89ab      	ldrh	r3, [r5, #12]
 8006b2a:	065b      	lsls	r3, r3, #25
 8006b2c:	f53f af12 	bmi.w	8006954 <_vfiprintf_r+0x4c>
 8006b30:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006b32:	e711      	b.n	8006958 <_vfiprintf_r+0x50>
 8006b34:	ab03      	add	r3, sp, #12
 8006b36:	9300      	str	r3, [sp, #0]
 8006b38:	462a      	mov	r2, r5
 8006b3a:	4630      	mov	r0, r6
 8006b3c:	4b09      	ldr	r3, [pc, #36]	; (8006b64 <_vfiprintf_r+0x25c>)
 8006b3e:	a904      	add	r1, sp, #16
 8006b40:	f7fe f86c 	bl	8004c1c <_printf_i>
 8006b44:	e7e4      	b.n	8006b10 <_vfiprintf_r+0x208>
 8006b46:	bf00      	nop
 8006b48:	080081ec 	.word	0x080081ec
 8006b4c:	0800820c 	.word	0x0800820c
 8006b50:	080081cc 	.word	0x080081cc
 8006b54:	08008074 	.word	0x08008074
 8006b58:	0800807a 	.word	0x0800807a
 8006b5c:	0800807e 	.word	0x0800807e
 8006b60:	080046e5 	.word	0x080046e5
 8006b64:	080068e5 	.word	0x080068e5

08006b68 <__swbuf_r>:
 8006b68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b6a:	460e      	mov	r6, r1
 8006b6c:	4614      	mov	r4, r2
 8006b6e:	4605      	mov	r5, r0
 8006b70:	b118      	cbz	r0, 8006b7a <__swbuf_r+0x12>
 8006b72:	6983      	ldr	r3, [r0, #24]
 8006b74:	b90b      	cbnz	r3, 8006b7a <__swbuf_r+0x12>
 8006b76:	f000 f9e3 	bl	8006f40 <__sinit>
 8006b7a:	4b21      	ldr	r3, [pc, #132]	; (8006c00 <__swbuf_r+0x98>)
 8006b7c:	429c      	cmp	r4, r3
 8006b7e:	d12b      	bne.n	8006bd8 <__swbuf_r+0x70>
 8006b80:	686c      	ldr	r4, [r5, #4]
 8006b82:	69a3      	ldr	r3, [r4, #24]
 8006b84:	60a3      	str	r3, [r4, #8]
 8006b86:	89a3      	ldrh	r3, [r4, #12]
 8006b88:	071a      	lsls	r2, r3, #28
 8006b8a:	d52f      	bpl.n	8006bec <__swbuf_r+0x84>
 8006b8c:	6923      	ldr	r3, [r4, #16]
 8006b8e:	b36b      	cbz	r3, 8006bec <__swbuf_r+0x84>
 8006b90:	6923      	ldr	r3, [r4, #16]
 8006b92:	6820      	ldr	r0, [r4, #0]
 8006b94:	b2f6      	uxtb	r6, r6
 8006b96:	1ac0      	subs	r0, r0, r3
 8006b98:	6963      	ldr	r3, [r4, #20]
 8006b9a:	4637      	mov	r7, r6
 8006b9c:	4283      	cmp	r3, r0
 8006b9e:	dc04      	bgt.n	8006baa <__swbuf_r+0x42>
 8006ba0:	4621      	mov	r1, r4
 8006ba2:	4628      	mov	r0, r5
 8006ba4:	f000 f938 	bl	8006e18 <_fflush_r>
 8006ba8:	bb30      	cbnz	r0, 8006bf8 <__swbuf_r+0x90>
 8006baa:	68a3      	ldr	r3, [r4, #8]
 8006bac:	3001      	adds	r0, #1
 8006bae:	3b01      	subs	r3, #1
 8006bb0:	60a3      	str	r3, [r4, #8]
 8006bb2:	6823      	ldr	r3, [r4, #0]
 8006bb4:	1c5a      	adds	r2, r3, #1
 8006bb6:	6022      	str	r2, [r4, #0]
 8006bb8:	701e      	strb	r6, [r3, #0]
 8006bba:	6963      	ldr	r3, [r4, #20]
 8006bbc:	4283      	cmp	r3, r0
 8006bbe:	d004      	beq.n	8006bca <__swbuf_r+0x62>
 8006bc0:	89a3      	ldrh	r3, [r4, #12]
 8006bc2:	07db      	lsls	r3, r3, #31
 8006bc4:	d506      	bpl.n	8006bd4 <__swbuf_r+0x6c>
 8006bc6:	2e0a      	cmp	r6, #10
 8006bc8:	d104      	bne.n	8006bd4 <__swbuf_r+0x6c>
 8006bca:	4621      	mov	r1, r4
 8006bcc:	4628      	mov	r0, r5
 8006bce:	f000 f923 	bl	8006e18 <_fflush_r>
 8006bd2:	b988      	cbnz	r0, 8006bf8 <__swbuf_r+0x90>
 8006bd4:	4638      	mov	r0, r7
 8006bd6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006bd8:	4b0a      	ldr	r3, [pc, #40]	; (8006c04 <__swbuf_r+0x9c>)
 8006bda:	429c      	cmp	r4, r3
 8006bdc:	d101      	bne.n	8006be2 <__swbuf_r+0x7a>
 8006bde:	68ac      	ldr	r4, [r5, #8]
 8006be0:	e7cf      	b.n	8006b82 <__swbuf_r+0x1a>
 8006be2:	4b09      	ldr	r3, [pc, #36]	; (8006c08 <__swbuf_r+0xa0>)
 8006be4:	429c      	cmp	r4, r3
 8006be6:	bf08      	it	eq
 8006be8:	68ec      	ldreq	r4, [r5, #12]
 8006bea:	e7ca      	b.n	8006b82 <__swbuf_r+0x1a>
 8006bec:	4621      	mov	r1, r4
 8006bee:	4628      	mov	r0, r5
 8006bf0:	f000 f81a 	bl	8006c28 <__swsetup_r>
 8006bf4:	2800      	cmp	r0, #0
 8006bf6:	d0cb      	beq.n	8006b90 <__swbuf_r+0x28>
 8006bf8:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8006bfc:	e7ea      	b.n	8006bd4 <__swbuf_r+0x6c>
 8006bfe:	bf00      	nop
 8006c00:	080081ec 	.word	0x080081ec
 8006c04:	0800820c 	.word	0x0800820c
 8006c08:	080081cc 	.word	0x080081cc

08006c0c <__ascii_wctomb>:
 8006c0c:	4603      	mov	r3, r0
 8006c0e:	4608      	mov	r0, r1
 8006c10:	b141      	cbz	r1, 8006c24 <__ascii_wctomb+0x18>
 8006c12:	2aff      	cmp	r2, #255	; 0xff
 8006c14:	d904      	bls.n	8006c20 <__ascii_wctomb+0x14>
 8006c16:	228a      	movs	r2, #138	; 0x8a
 8006c18:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006c1c:	601a      	str	r2, [r3, #0]
 8006c1e:	4770      	bx	lr
 8006c20:	2001      	movs	r0, #1
 8006c22:	700a      	strb	r2, [r1, #0]
 8006c24:	4770      	bx	lr
	...

08006c28 <__swsetup_r>:
 8006c28:	4b32      	ldr	r3, [pc, #200]	; (8006cf4 <__swsetup_r+0xcc>)
 8006c2a:	b570      	push	{r4, r5, r6, lr}
 8006c2c:	681d      	ldr	r5, [r3, #0]
 8006c2e:	4606      	mov	r6, r0
 8006c30:	460c      	mov	r4, r1
 8006c32:	b125      	cbz	r5, 8006c3e <__swsetup_r+0x16>
 8006c34:	69ab      	ldr	r3, [r5, #24]
 8006c36:	b913      	cbnz	r3, 8006c3e <__swsetup_r+0x16>
 8006c38:	4628      	mov	r0, r5
 8006c3a:	f000 f981 	bl	8006f40 <__sinit>
 8006c3e:	4b2e      	ldr	r3, [pc, #184]	; (8006cf8 <__swsetup_r+0xd0>)
 8006c40:	429c      	cmp	r4, r3
 8006c42:	d10f      	bne.n	8006c64 <__swsetup_r+0x3c>
 8006c44:	686c      	ldr	r4, [r5, #4]
 8006c46:	89a3      	ldrh	r3, [r4, #12]
 8006c48:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006c4c:	0719      	lsls	r1, r3, #28
 8006c4e:	d42c      	bmi.n	8006caa <__swsetup_r+0x82>
 8006c50:	06dd      	lsls	r5, r3, #27
 8006c52:	d411      	bmi.n	8006c78 <__swsetup_r+0x50>
 8006c54:	2309      	movs	r3, #9
 8006c56:	6033      	str	r3, [r6, #0]
 8006c58:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8006c5c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006c60:	81a3      	strh	r3, [r4, #12]
 8006c62:	e03e      	b.n	8006ce2 <__swsetup_r+0xba>
 8006c64:	4b25      	ldr	r3, [pc, #148]	; (8006cfc <__swsetup_r+0xd4>)
 8006c66:	429c      	cmp	r4, r3
 8006c68:	d101      	bne.n	8006c6e <__swsetup_r+0x46>
 8006c6a:	68ac      	ldr	r4, [r5, #8]
 8006c6c:	e7eb      	b.n	8006c46 <__swsetup_r+0x1e>
 8006c6e:	4b24      	ldr	r3, [pc, #144]	; (8006d00 <__swsetup_r+0xd8>)
 8006c70:	429c      	cmp	r4, r3
 8006c72:	bf08      	it	eq
 8006c74:	68ec      	ldreq	r4, [r5, #12]
 8006c76:	e7e6      	b.n	8006c46 <__swsetup_r+0x1e>
 8006c78:	0758      	lsls	r0, r3, #29
 8006c7a:	d512      	bpl.n	8006ca2 <__swsetup_r+0x7a>
 8006c7c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006c7e:	b141      	cbz	r1, 8006c92 <__swsetup_r+0x6a>
 8006c80:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006c84:	4299      	cmp	r1, r3
 8006c86:	d002      	beq.n	8006c8e <__swsetup_r+0x66>
 8006c88:	4630      	mov	r0, r6
 8006c8a:	f7ff fb37 	bl	80062fc <_free_r>
 8006c8e:	2300      	movs	r3, #0
 8006c90:	6363      	str	r3, [r4, #52]	; 0x34
 8006c92:	89a3      	ldrh	r3, [r4, #12]
 8006c94:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006c98:	81a3      	strh	r3, [r4, #12]
 8006c9a:	2300      	movs	r3, #0
 8006c9c:	6063      	str	r3, [r4, #4]
 8006c9e:	6923      	ldr	r3, [r4, #16]
 8006ca0:	6023      	str	r3, [r4, #0]
 8006ca2:	89a3      	ldrh	r3, [r4, #12]
 8006ca4:	f043 0308 	orr.w	r3, r3, #8
 8006ca8:	81a3      	strh	r3, [r4, #12]
 8006caa:	6923      	ldr	r3, [r4, #16]
 8006cac:	b94b      	cbnz	r3, 8006cc2 <__swsetup_r+0x9a>
 8006cae:	89a3      	ldrh	r3, [r4, #12]
 8006cb0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006cb4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006cb8:	d003      	beq.n	8006cc2 <__swsetup_r+0x9a>
 8006cba:	4621      	mov	r1, r4
 8006cbc:	4630      	mov	r0, r6
 8006cbe:	f000 fa05 	bl	80070cc <__smakebuf_r>
 8006cc2:	89a0      	ldrh	r0, [r4, #12]
 8006cc4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006cc8:	f010 0301 	ands.w	r3, r0, #1
 8006ccc:	d00a      	beq.n	8006ce4 <__swsetup_r+0xbc>
 8006cce:	2300      	movs	r3, #0
 8006cd0:	60a3      	str	r3, [r4, #8]
 8006cd2:	6963      	ldr	r3, [r4, #20]
 8006cd4:	425b      	negs	r3, r3
 8006cd6:	61a3      	str	r3, [r4, #24]
 8006cd8:	6923      	ldr	r3, [r4, #16]
 8006cda:	b943      	cbnz	r3, 8006cee <__swsetup_r+0xc6>
 8006cdc:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006ce0:	d1ba      	bne.n	8006c58 <__swsetup_r+0x30>
 8006ce2:	bd70      	pop	{r4, r5, r6, pc}
 8006ce4:	0781      	lsls	r1, r0, #30
 8006ce6:	bf58      	it	pl
 8006ce8:	6963      	ldrpl	r3, [r4, #20]
 8006cea:	60a3      	str	r3, [r4, #8]
 8006cec:	e7f4      	b.n	8006cd8 <__swsetup_r+0xb0>
 8006cee:	2000      	movs	r0, #0
 8006cf0:	e7f7      	b.n	8006ce2 <__swsetup_r+0xba>
 8006cf2:	bf00      	nop
 8006cf4:	2000000c 	.word	0x2000000c
 8006cf8:	080081ec 	.word	0x080081ec
 8006cfc:	0800820c 	.word	0x0800820c
 8006d00:	080081cc 	.word	0x080081cc

08006d04 <abort>:
 8006d04:	2006      	movs	r0, #6
 8006d06:	b508      	push	{r3, lr}
 8006d08:	f000 fa50 	bl	80071ac <raise>
 8006d0c:	2001      	movs	r0, #1
 8006d0e:	f7fb f81b 	bl	8001d48 <_exit>
	...

08006d14 <__sflush_r>:
 8006d14:	898a      	ldrh	r2, [r1, #12]
 8006d16:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006d18:	4605      	mov	r5, r0
 8006d1a:	0710      	lsls	r0, r2, #28
 8006d1c:	460c      	mov	r4, r1
 8006d1e:	d457      	bmi.n	8006dd0 <__sflush_r+0xbc>
 8006d20:	684b      	ldr	r3, [r1, #4]
 8006d22:	2b00      	cmp	r3, #0
 8006d24:	dc04      	bgt.n	8006d30 <__sflush_r+0x1c>
 8006d26:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8006d28:	2b00      	cmp	r3, #0
 8006d2a:	dc01      	bgt.n	8006d30 <__sflush_r+0x1c>
 8006d2c:	2000      	movs	r0, #0
 8006d2e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006d30:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006d32:	2e00      	cmp	r6, #0
 8006d34:	d0fa      	beq.n	8006d2c <__sflush_r+0x18>
 8006d36:	2300      	movs	r3, #0
 8006d38:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006d3c:	682f      	ldr	r7, [r5, #0]
 8006d3e:	602b      	str	r3, [r5, #0]
 8006d40:	d032      	beq.n	8006da8 <__sflush_r+0x94>
 8006d42:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006d44:	89a3      	ldrh	r3, [r4, #12]
 8006d46:	075a      	lsls	r2, r3, #29
 8006d48:	d505      	bpl.n	8006d56 <__sflush_r+0x42>
 8006d4a:	6863      	ldr	r3, [r4, #4]
 8006d4c:	1ac0      	subs	r0, r0, r3
 8006d4e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006d50:	b10b      	cbz	r3, 8006d56 <__sflush_r+0x42>
 8006d52:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006d54:	1ac0      	subs	r0, r0, r3
 8006d56:	2300      	movs	r3, #0
 8006d58:	4602      	mov	r2, r0
 8006d5a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006d5c:	4628      	mov	r0, r5
 8006d5e:	6a21      	ldr	r1, [r4, #32]
 8006d60:	47b0      	blx	r6
 8006d62:	1c43      	adds	r3, r0, #1
 8006d64:	89a3      	ldrh	r3, [r4, #12]
 8006d66:	d106      	bne.n	8006d76 <__sflush_r+0x62>
 8006d68:	6829      	ldr	r1, [r5, #0]
 8006d6a:	291d      	cmp	r1, #29
 8006d6c:	d82c      	bhi.n	8006dc8 <__sflush_r+0xb4>
 8006d6e:	4a29      	ldr	r2, [pc, #164]	; (8006e14 <__sflush_r+0x100>)
 8006d70:	40ca      	lsrs	r2, r1
 8006d72:	07d6      	lsls	r6, r2, #31
 8006d74:	d528      	bpl.n	8006dc8 <__sflush_r+0xb4>
 8006d76:	2200      	movs	r2, #0
 8006d78:	6062      	str	r2, [r4, #4]
 8006d7a:	6922      	ldr	r2, [r4, #16]
 8006d7c:	04d9      	lsls	r1, r3, #19
 8006d7e:	6022      	str	r2, [r4, #0]
 8006d80:	d504      	bpl.n	8006d8c <__sflush_r+0x78>
 8006d82:	1c42      	adds	r2, r0, #1
 8006d84:	d101      	bne.n	8006d8a <__sflush_r+0x76>
 8006d86:	682b      	ldr	r3, [r5, #0]
 8006d88:	b903      	cbnz	r3, 8006d8c <__sflush_r+0x78>
 8006d8a:	6560      	str	r0, [r4, #84]	; 0x54
 8006d8c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006d8e:	602f      	str	r7, [r5, #0]
 8006d90:	2900      	cmp	r1, #0
 8006d92:	d0cb      	beq.n	8006d2c <__sflush_r+0x18>
 8006d94:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006d98:	4299      	cmp	r1, r3
 8006d9a:	d002      	beq.n	8006da2 <__sflush_r+0x8e>
 8006d9c:	4628      	mov	r0, r5
 8006d9e:	f7ff faad 	bl	80062fc <_free_r>
 8006da2:	2000      	movs	r0, #0
 8006da4:	6360      	str	r0, [r4, #52]	; 0x34
 8006da6:	e7c2      	b.n	8006d2e <__sflush_r+0x1a>
 8006da8:	6a21      	ldr	r1, [r4, #32]
 8006daa:	2301      	movs	r3, #1
 8006dac:	4628      	mov	r0, r5
 8006dae:	47b0      	blx	r6
 8006db0:	1c41      	adds	r1, r0, #1
 8006db2:	d1c7      	bne.n	8006d44 <__sflush_r+0x30>
 8006db4:	682b      	ldr	r3, [r5, #0]
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	d0c4      	beq.n	8006d44 <__sflush_r+0x30>
 8006dba:	2b1d      	cmp	r3, #29
 8006dbc:	d001      	beq.n	8006dc2 <__sflush_r+0xae>
 8006dbe:	2b16      	cmp	r3, #22
 8006dc0:	d101      	bne.n	8006dc6 <__sflush_r+0xb2>
 8006dc2:	602f      	str	r7, [r5, #0]
 8006dc4:	e7b2      	b.n	8006d2c <__sflush_r+0x18>
 8006dc6:	89a3      	ldrh	r3, [r4, #12]
 8006dc8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006dcc:	81a3      	strh	r3, [r4, #12]
 8006dce:	e7ae      	b.n	8006d2e <__sflush_r+0x1a>
 8006dd0:	690f      	ldr	r7, [r1, #16]
 8006dd2:	2f00      	cmp	r7, #0
 8006dd4:	d0aa      	beq.n	8006d2c <__sflush_r+0x18>
 8006dd6:	0793      	lsls	r3, r2, #30
 8006dd8:	bf18      	it	ne
 8006dda:	2300      	movne	r3, #0
 8006ddc:	680e      	ldr	r6, [r1, #0]
 8006dde:	bf08      	it	eq
 8006de0:	694b      	ldreq	r3, [r1, #20]
 8006de2:	1bf6      	subs	r6, r6, r7
 8006de4:	600f      	str	r7, [r1, #0]
 8006de6:	608b      	str	r3, [r1, #8]
 8006de8:	2e00      	cmp	r6, #0
 8006dea:	dd9f      	ble.n	8006d2c <__sflush_r+0x18>
 8006dec:	4633      	mov	r3, r6
 8006dee:	463a      	mov	r2, r7
 8006df0:	4628      	mov	r0, r5
 8006df2:	6a21      	ldr	r1, [r4, #32]
 8006df4:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8006df8:	47e0      	blx	ip
 8006dfa:	2800      	cmp	r0, #0
 8006dfc:	dc06      	bgt.n	8006e0c <__sflush_r+0xf8>
 8006dfe:	89a3      	ldrh	r3, [r4, #12]
 8006e00:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006e04:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006e08:	81a3      	strh	r3, [r4, #12]
 8006e0a:	e790      	b.n	8006d2e <__sflush_r+0x1a>
 8006e0c:	4407      	add	r7, r0
 8006e0e:	1a36      	subs	r6, r6, r0
 8006e10:	e7ea      	b.n	8006de8 <__sflush_r+0xd4>
 8006e12:	bf00      	nop
 8006e14:	20400001 	.word	0x20400001

08006e18 <_fflush_r>:
 8006e18:	b538      	push	{r3, r4, r5, lr}
 8006e1a:	690b      	ldr	r3, [r1, #16]
 8006e1c:	4605      	mov	r5, r0
 8006e1e:	460c      	mov	r4, r1
 8006e20:	b913      	cbnz	r3, 8006e28 <_fflush_r+0x10>
 8006e22:	2500      	movs	r5, #0
 8006e24:	4628      	mov	r0, r5
 8006e26:	bd38      	pop	{r3, r4, r5, pc}
 8006e28:	b118      	cbz	r0, 8006e32 <_fflush_r+0x1a>
 8006e2a:	6983      	ldr	r3, [r0, #24]
 8006e2c:	b90b      	cbnz	r3, 8006e32 <_fflush_r+0x1a>
 8006e2e:	f000 f887 	bl	8006f40 <__sinit>
 8006e32:	4b14      	ldr	r3, [pc, #80]	; (8006e84 <_fflush_r+0x6c>)
 8006e34:	429c      	cmp	r4, r3
 8006e36:	d11b      	bne.n	8006e70 <_fflush_r+0x58>
 8006e38:	686c      	ldr	r4, [r5, #4]
 8006e3a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	d0ef      	beq.n	8006e22 <_fflush_r+0xa>
 8006e42:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006e44:	07d0      	lsls	r0, r2, #31
 8006e46:	d404      	bmi.n	8006e52 <_fflush_r+0x3a>
 8006e48:	0599      	lsls	r1, r3, #22
 8006e4a:	d402      	bmi.n	8006e52 <_fflush_r+0x3a>
 8006e4c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006e4e:	f000 f915 	bl	800707c <__retarget_lock_acquire_recursive>
 8006e52:	4628      	mov	r0, r5
 8006e54:	4621      	mov	r1, r4
 8006e56:	f7ff ff5d 	bl	8006d14 <__sflush_r>
 8006e5a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006e5c:	4605      	mov	r5, r0
 8006e5e:	07da      	lsls	r2, r3, #31
 8006e60:	d4e0      	bmi.n	8006e24 <_fflush_r+0xc>
 8006e62:	89a3      	ldrh	r3, [r4, #12]
 8006e64:	059b      	lsls	r3, r3, #22
 8006e66:	d4dd      	bmi.n	8006e24 <_fflush_r+0xc>
 8006e68:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006e6a:	f000 f908 	bl	800707e <__retarget_lock_release_recursive>
 8006e6e:	e7d9      	b.n	8006e24 <_fflush_r+0xc>
 8006e70:	4b05      	ldr	r3, [pc, #20]	; (8006e88 <_fflush_r+0x70>)
 8006e72:	429c      	cmp	r4, r3
 8006e74:	d101      	bne.n	8006e7a <_fflush_r+0x62>
 8006e76:	68ac      	ldr	r4, [r5, #8]
 8006e78:	e7df      	b.n	8006e3a <_fflush_r+0x22>
 8006e7a:	4b04      	ldr	r3, [pc, #16]	; (8006e8c <_fflush_r+0x74>)
 8006e7c:	429c      	cmp	r4, r3
 8006e7e:	bf08      	it	eq
 8006e80:	68ec      	ldreq	r4, [r5, #12]
 8006e82:	e7da      	b.n	8006e3a <_fflush_r+0x22>
 8006e84:	080081ec 	.word	0x080081ec
 8006e88:	0800820c 	.word	0x0800820c
 8006e8c:	080081cc 	.word	0x080081cc

08006e90 <std>:
 8006e90:	2300      	movs	r3, #0
 8006e92:	b510      	push	{r4, lr}
 8006e94:	4604      	mov	r4, r0
 8006e96:	e9c0 3300 	strd	r3, r3, [r0]
 8006e9a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006e9e:	6083      	str	r3, [r0, #8]
 8006ea0:	8181      	strh	r1, [r0, #12]
 8006ea2:	6643      	str	r3, [r0, #100]	; 0x64
 8006ea4:	81c2      	strh	r2, [r0, #14]
 8006ea6:	6183      	str	r3, [r0, #24]
 8006ea8:	4619      	mov	r1, r3
 8006eaa:	2208      	movs	r2, #8
 8006eac:	305c      	adds	r0, #92	; 0x5c
 8006eae:	f7fd fb73 	bl	8004598 <memset>
 8006eb2:	4b05      	ldr	r3, [pc, #20]	; (8006ec8 <std+0x38>)
 8006eb4:	6224      	str	r4, [r4, #32]
 8006eb6:	6263      	str	r3, [r4, #36]	; 0x24
 8006eb8:	4b04      	ldr	r3, [pc, #16]	; (8006ecc <std+0x3c>)
 8006eba:	62a3      	str	r3, [r4, #40]	; 0x28
 8006ebc:	4b04      	ldr	r3, [pc, #16]	; (8006ed0 <std+0x40>)
 8006ebe:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006ec0:	4b04      	ldr	r3, [pc, #16]	; (8006ed4 <std+0x44>)
 8006ec2:	6323      	str	r3, [r4, #48]	; 0x30
 8006ec4:	bd10      	pop	{r4, pc}
 8006ec6:	bf00      	nop
 8006ec8:	080071e5 	.word	0x080071e5
 8006ecc:	08007207 	.word	0x08007207
 8006ed0:	0800723f 	.word	0x0800723f
 8006ed4:	08007263 	.word	0x08007263

08006ed8 <_cleanup_r>:
 8006ed8:	4901      	ldr	r1, [pc, #4]	; (8006ee0 <_cleanup_r+0x8>)
 8006eda:	f000 b8af 	b.w	800703c <_fwalk_reent>
 8006ede:	bf00      	nop
 8006ee0:	08006e19 	.word	0x08006e19

08006ee4 <__sfmoreglue>:
 8006ee4:	2268      	movs	r2, #104	; 0x68
 8006ee6:	b570      	push	{r4, r5, r6, lr}
 8006ee8:	1e4d      	subs	r5, r1, #1
 8006eea:	4355      	muls	r5, r2
 8006eec:	460e      	mov	r6, r1
 8006eee:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8006ef2:	f7ff fa6b 	bl	80063cc <_malloc_r>
 8006ef6:	4604      	mov	r4, r0
 8006ef8:	b140      	cbz	r0, 8006f0c <__sfmoreglue+0x28>
 8006efa:	2100      	movs	r1, #0
 8006efc:	e9c0 1600 	strd	r1, r6, [r0]
 8006f00:	300c      	adds	r0, #12
 8006f02:	60a0      	str	r0, [r4, #8]
 8006f04:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8006f08:	f7fd fb46 	bl	8004598 <memset>
 8006f0c:	4620      	mov	r0, r4
 8006f0e:	bd70      	pop	{r4, r5, r6, pc}

08006f10 <__sfp_lock_acquire>:
 8006f10:	4801      	ldr	r0, [pc, #4]	; (8006f18 <__sfp_lock_acquire+0x8>)
 8006f12:	f000 b8b3 	b.w	800707c <__retarget_lock_acquire_recursive>
 8006f16:	bf00      	nop
 8006f18:	2000030d 	.word	0x2000030d

08006f1c <__sfp_lock_release>:
 8006f1c:	4801      	ldr	r0, [pc, #4]	; (8006f24 <__sfp_lock_release+0x8>)
 8006f1e:	f000 b8ae 	b.w	800707e <__retarget_lock_release_recursive>
 8006f22:	bf00      	nop
 8006f24:	2000030d 	.word	0x2000030d

08006f28 <__sinit_lock_acquire>:
 8006f28:	4801      	ldr	r0, [pc, #4]	; (8006f30 <__sinit_lock_acquire+0x8>)
 8006f2a:	f000 b8a7 	b.w	800707c <__retarget_lock_acquire_recursive>
 8006f2e:	bf00      	nop
 8006f30:	2000030e 	.word	0x2000030e

08006f34 <__sinit_lock_release>:
 8006f34:	4801      	ldr	r0, [pc, #4]	; (8006f3c <__sinit_lock_release+0x8>)
 8006f36:	f000 b8a2 	b.w	800707e <__retarget_lock_release_recursive>
 8006f3a:	bf00      	nop
 8006f3c:	2000030e 	.word	0x2000030e

08006f40 <__sinit>:
 8006f40:	b510      	push	{r4, lr}
 8006f42:	4604      	mov	r4, r0
 8006f44:	f7ff fff0 	bl	8006f28 <__sinit_lock_acquire>
 8006f48:	69a3      	ldr	r3, [r4, #24]
 8006f4a:	b11b      	cbz	r3, 8006f54 <__sinit+0x14>
 8006f4c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006f50:	f7ff bff0 	b.w	8006f34 <__sinit_lock_release>
 8006f54:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8006f58:	6523      	str	r3, [r4, #80]	; 0x50
 8006f5a:	4b13      	ldr	r3, [pc, #76]	; (8006fa8 <__sinit+0x68>)
 8006f5c:	4a13      	ldr	r2, [pc, #76]	; (8006fac <__sinit+0x6c>)
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	62a2      	str	r2, [r4, #40]	; 0x28
 8006f62:	42a3      	cmp	r3, r4
 8006f64:	bf08      	it	eq
 8006f66:	2301      	moveq	r3, #1
 8006f68:	4620      	mov	r0, r4
 8006f6a:	bf08      	it	eq
 8006f6c:	61a3      	streq	r3, [r4, #24]
 8006f6e:	f000 f81f 	bl	8006fb0 <__sfp>
 8006f72:	6060      	str	r0, [r4, #4]
 8006f74:	4620      	mov	r0, r4
 8006f76:	f000 f81b 	bl	8006fb0 <__sfp>
 8006f7a:	60a0      	str	r0, [r4, #8]
 8006f7c:	4620      	mov	r0, r4
 8006f7e:	f000 f817 	bl	8006fb0 <__sfp>
 8006f82:	2200      	movs	r2, #0
 8006f84:	2104      	movs	r1, #4
 8006f86:	60e0      	str	r0, [r4, #12]
 8006f88:	6860      	ldr	r0, [r4, #4]
 8006f8a:	f7ff ff81 	bl	8006e90 <std>
 8006f8e:	2201      	movs	r2, #1
 8006f90:	2109      	movs	r1, #9
 8006f92:	68a0      	ldr	r0, [r4, #8]
 8006f94:	f7ff ff7c 	bl	8006e90 <std>
 8006f98:	2202      	movs	r2, #2
 8006f9a:	2112      	movs	r1, #18
 8006f9c:	68e0      	ldr	r0, [r4, #12]
 8006f9e:	f7ff ff77 	bl	8006e90 <std>
 8006fa2:	2301      	movs	r3, #1
 8006fa4:	61a3      	str	r3, [r4, #24]
 8006fa6:	e7d1      	b.n	8006f4c <__sinit+0xc>
 8006fa8:	08007e50 	.word	0x08007e50
 8006fac:	08006ed9 	.word	0x08006ed9

08006fb0 <__sfp>:
 8006fb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006fb2:	4607      	mov	r7, r0
 8006fb4:	f7ff ffac 	bl	8006f10 <__sfp_lock_acquire>
 8006fb8:	4b1e      	ldr	r3, [pc, #120]	; (8007034 <__sfp+0x84>)
 8006fba:	681e      	ldr	r6, [r3, #0]
 8006fbc:	69b3      	ldr	r3, [r6, #24]
 8006fbe:	b913      	cbnz	r3, 8006fc6 <__sfp+0x16>
 8006fc0:	4630      	mov	r0, r6
 8006fc2:	f7ff ffbd 	bl	8006f40 <__sinit>
 8006fc6:	3648      	adds	r6, #72	; 0x48
 8006fc8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8006fcc:	3b01      	subs	r3, #1
 8006fce:	d503      	bpl.n	8006fd8 <__sfp+0x28>
 8006fd0:	6833      	ldr	r3, [r6, #0]
 8006fd2:	b30b      	cbz	r3, 8007018 <__sfp+0x68>
 8006fd4:	6836      	ldr	r6, [r6, #0]
 8006fd6:	e7f7      	b.n	8006fc8 <__sfp+0x18>
 8006fd8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8006fdc:	b9d5      	cbnz	r5, 8007014 <__sfp+0x64>
 8006fde:	4b16      	ldr	r3, [pc, #88]	; (8007038 <__sfp+0x88>)
 8006fe0:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006fe4:	60e3      	str	r3, [r4, #12]
 8006fe6:	6665      	str	r5, [r4, #100]	; 0x64
 8006fe8:	f000 f847 	bl	800707a <__retarget_lock_init_recursive>
 8006fec:	f7ff ff96 	bl	8006f1c <__sfp_lock_release>
 8006ff0:	2208      	movs	r2, #8
 8006ff2:	4629      	mov	r1, r5
 8006ff4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8006ff8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8006ffc:	6025      	str	r5, [r4, #0]
 8006ffe:	61a5      	str	r5, [r4, #24]
 8007000:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8007004:	f7fd fac8 	bl	8004598 <memset>
 8007008:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800700c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8007010:	4620      	mov	r0, r4
 8007012:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007014:	3468      	adds	r4, #104	; 0x68
 8007016:	e7d9      	b.n	8006fcc <__sfp+0x1c>
 8007018:	2104      	movs	r1, #4
 800701a:	4638      	mov	r0, r7
 800701c:	f7ff ff62 	bl	8006ee4 <__sfmoreglue>
 8007020:	4604      	mov	r4, r0
 8007022:	6030      	str	r0, [r6, #0]
 8007024:	2800      	cmp	r0, #0
 8007026:	d1d5      	bne.n	8006fd4 <__sfp+0x24>
 8007028:	f7ff ff78 	bl	8006f1c <__sfp_lock_release>
 800702c:	230c      	movs	r3, #12
 800702e:	603b      	str	r3, [r7, #0]
 8007030:	e7ee      	b.n	8007010 <__sfp+0x60>
 8007032:	bf00      	nop
 8007034:	08007e50 	.word	0x08007e50
 8007038:	ffff0001 	.word	0xffff0001

0800703c <_fwalk_reent>:
 800703c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007040:	4606      	mov	r6, r0
 8007042:	4688      	mov	r8, r1
 8007044:	2700      	movs	r7, #0
 8007046:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800704a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800704e:	f1b9 0901 	subs.w	r9, r9, #1
 8007052:	d505      	bpl.n	8007060 <_fwalk_reent+0x24>
 8007054:	6824      	ldr	r4, [r4, #0]
 8007056:	2c00      	cmp	r4, #0
 8007058:	d1f7      	bne.n	800704a <_fwalk_reent+0xe>
 800705a:	4638      	mov	r0, r7
 800705c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007060:	89ab      	ldrh	r3, [r5, #12]
 8007062:	2b01      	cmp	r3, #1
 8007064:	d907      	bls.n	8007076 <_fwalk_reent+0x3a>
 8007066:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800706a:	3301      	adds	r3, #1
 800706c:	d003      	beq.n	8007076 <_fwalk_reent+0x3a>
 800706e:	4629      	mov	r1, r5
 8007070:	4630      	mov	r0, r6
 8007072:	47c0      	blx	r8
 8007074:	4307      	orrs	r7, r0
 8007076:	3568      	adds	r5, #104	; 0x68
 8007078:	e7e9      	b.n	800704e <_fwalk_reent+0x12>

0800707a <__retarget_lock_init_recursive>:
 800707a:	4770      	bx	lr

0800707c <__retarget_lock_acquire_recursive>:
 800707c:	4770      	bx	lr

0800707e <__retarget_lock_release_recursive>:
 800707e:	4770      	bx	lr

08007080 <__swhatbuf_r>:
 8007080:	b570      	push	{r4, r5, r6, lr}
 8007082:	460e      	mov	r6, r1
 8007084:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007088:	4614      	mov	r4, r2
 800708a:	2900      	cmp	r1, #0
 800708c:	461d      	mov	r5, r3
 800708e:	b096      	sub	sp, #88	; 0x58
 8007090:	da08      	bge.n	80070a4 <__swhatbuf_r+0x24>
 8007092:	2200      	movs	r2, #0
 8007094:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8007098:	602a      	str	r2, [r5, #0]
 800709a:	061a      	lsls	r2, r3, #24
 800709c:	d410      	bmi.n	80070c0 <__swhatbuf_r+0x40>
 800709e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80070a2:	e00e      	b.n	80070c2 <__swhatbuf_r+0x42>
 80070a4:	466a      	mov	r2, sp
 80070a6:	f000 f903 	bl	80072b0 <_fstat_r>
 80070aa:	2800      	cmp	r0, #0
 80070ac:	dbf1      	blt.n	8007092 <__swhatbuf_r+0x12>
 80070ae:	9a01      	ldr	r2, [sp, #4]
 80070b0:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80070b4:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80070b8:	425a      	negs	r2, r3
 80070ba:	415a      	adcs	r2, r3
 80070bc:	602a      	str	r2, [r5, #0]
 80070be:	e7ee      	b.n	800709e <__swhatbuf_r+0x1e>
 80070c0:	2340      	movs	r3, #64	; 0x40
 80070c2:	2000      	movs	r0, #0
 80070c4:	6023      	str	r3, [r4, #0]
 80070c6:	b016      	add	sp, #88	; 0x58
 80070c8:	bd70      	pop	{r4, r5, r6, pc}
	...

080070cc <__smakebuf_r>:
 80070cc:	898b      	ldrh	r3, [r1, #12]
 80070ce:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80070d0:	079d      	lsls	r5, r3, #30
 80070d2:	4606      	mov	r6, r0
 80070d4:	460c      	mov	r4, r1
 80070d6:	d507      	bpl.n	80070e8 <__smakebuf_r+0x1c>
 80070d8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80070dc:	6023      	str	r3, [r4, #0]
 80070de:	6123      	str	r3, [r4, #16]
 80070e0:	2301      	movs	r3, #1
 80070e2:	6163      	str	r3, [r4, #20]
 80070e4:	b002      	add	sp, #8
 80070e6:	bd70      	pop	{r4, r5, r6, pc}
 80070e8:	466a      	mov	r2, sp
 80070ea:	ab01      	add	r3, sp, #4
 80070ec:	f7ff ffc8 	bl	8007080 <__swhatbuf_r>
 80070f0:	9900      	ldr	r1, [sp, #0]
 80070f2:	4605      	mov	r5, r0
 80070f4:	4630      	mov	r0, r6
 80070f6:	f7ff f969 	bl	80063cc <_malloc_r>
 80070fa:	b948      	cbnz	r0, 8007110 <__smakebuf_r+0x44>
 80070fc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007100:	059a      	lsls	r2, r3, #22
 8007102:	d4ef      	bmi.n	80070e4 <__smakebuf_r+0x18>
 8007104:	f023 0303 	bic.w	r3, r3, #3
 8007108:	f043 0302 	orr.w	r3, r3, #2
 800710c:	81a3      	strh	r3, [r4, #12]
 800710e:	e7e3      	b.n	80070d8 <__smakebuf_r+0xc>
 8007110:	4b0d      	ldr	r3, [pc, #52]	; (8007148 <__smakebuf_r+0x7c>)
 8007112:	62b3      	str	r3, [r6, #40]	; 0x28
 8007114:	89a3      	ldrh	r3, [r4, #12]
 8007116:	6020      	str	r0, [r4, #0]
 8007118:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800711c:	81a3      	strh	r3, [r4, #12]
 800711e:	9b00      	ldr	r3, [sp, #0]
 8007120:	6120      	str	r0, [r4, #16]
 8007122:	6163      	str	r3, [r4, #20]
 8007124:	9b01      	ldr	r3, [sp, #4]
 8007126:	b15b      	cbz	r3, 8007140 <__smakebuf_r+0x74>
 8007128:	4630      	mov	r0, r6
 800712a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800712e:	f000 f8d1 	bl	80072d4 <_isatty_r>
 8007132:	b128      	cbz	r0, 8007140 <__smakebuf_r+0x74>
 8007134:	89a3      	ldrh	r3, [r4, #12]
 8007136:	f023 0303 	bic.w	r3, r3, #3
 800713a:	f043 0301 	orr.w	r3, r3, #1
 800713e:	81a3      	strh	r3, [r4, #12]
 8007140:	89a0      	ldrh	r0, [r4, #12]
 8007142:	4305      	orrs	r5, r0
 8007144:	81a5      	strh	r5, [r4, #12]
 8007146:	e7cd      	b.n	80070e4 <__smakebuf_r+0x18>
 8007148:	08006ed9 	.word	0x08006ed9

0800714c <_malloc_usable_size_r>:
 800714c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007150:	1f18      	subs	r0, r3, #4
 8007152:	2b00      	cmp	r3, #0
 8007154:	bfbc      	itt	lt
 8007156:	580b      	ldrlt	r3, [r1, r0]
 8007158:	18c0      	addlt	r0, r0, r3
 800715a:	4770      	bx	lr

0800715c <_raise_r>:
 800715c:	291f      	cmp	r1, #31
 800715e:	b538      	push	{r3, r4, r5, lr}
 8007160:	4604      	mov	r4, r0
 8007162:	460d      	mov	r5, r1
 8007164:	d904      	bls.n	8007170 <_raise_r+0x14>
 8007166:	2316      	movs	r3, #22
 8007168:	6003      	str	r3, [r0, #0]
 800716a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800716e:	bd38      	pop	{r3, r4, r5, pc}
 8007170:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8007172:	b112      	cbz	r2, 800717a <_raise_r+0x1e>
 8007174:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007178:	b94b      	cbnz	r3, 800718e <_raise_r+0x32>
 800717a:	4620      	mov	r0, r4
 800717c:	f000 f830 	bl	80071e0 <_getpid_r>
 8007180:	462a      	mov	r2, r5
 8007182:	4601      	mov	r1, r0
 8007184:	4620      	mov	r0, r4
 8007186:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800718a:	f000 b817 	b.w	80071bc <_kill_r>
 800718e:	2b01      	cmp	r3, #1
 8007190:	d00a      	beq.n	80071a8 <_raise_r+0x4c>
 8007192:	1c59      	adds	r1, r3, #1
 8007194:	d103      	bne.n	800719e <_raise_r+0x42>
 8007196:	2316      	movs	r3, #22
 8007198:	6003      	str	r3, [r0, #0]
 800719a:	2001      	movs	r0, #1
 800719c:	e7e7      	b.n	800716e <_raise_r+0x12>
 800719e:	2400      	movs	r4, #0
 80071a0:	4628      	mov	r0, r5
 80071a2:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80071a6:	4798      	blx	r3
 80071a8:	2000      	movs	r0, #0
 80071aa:	e7e0      	b.n	800716e <_raise_r+0x12>

080071ac <raise>:
 80071ac:	4b02      	ldr	r3, [pc, #8]	; (80071b8 <raise+0xc>)
 80071ae:	4601      	mov	r1, r0
 80071b0:	6818      	ldr	r0, [r3, #0]
 80071b2:	f7ff bfd3 	b.w	800715c <_raise_r>
 80071b6:	bf00      	nop
 80071b8:	2000000c 	.word	0x2000000c

080071bc <_kill_r>:
 80071bc:	b538      	push	{r3, r4, r5, lr}
 80071be:	2300      	movs	r3, #0
 80071c0:	4d06      	ldr	r5, [pc, #24]	; (80071dc <_kill_r+0x20>)
 80071c2:	4604      	mov	r4, r0
 80071c4:	4608      	mov	r0, r1
 80071c6:	4611      	mov	r1, r2
 80071c8:	602b      	str	r3, [r5, #0]
 80071ca:	f7fa fdad 	bl	8001d28 <_kill>
 80071ce:	1c43      	adds	r3, r0, #1
 80071d0:	d102      	bne.n	80071d8 <_kill_r+0x1c>
 80071d2:	682b      	ldr	r3, [r5, #0]
 80071d4:	b103      	cbz	r3, 80071d8 <_kill_r+0x1c>
 80071d6:	6023      	str	r3, [r4, #0]
 80071d8:	bd38      	pop	{r3, r4, r5, pc}
 80071da:	bf00      	nop
 80071dc:	20000308 	.word	0x20000308

080071e0 <_getpid_r>:
 80071e0:	f7fa bd9b 	b.w	8001d1a <_getpid>

080071e4 <__sread>:
 80071e4:	b510      	push	{r4, lr}
 80071e6:	460c      	mov	r4, r1
 80071e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80071ec:	f000 f894 	bl	8007318 <_read_r>
 80071f0:	2800      	cmp	r0, #0
 80071f2:	bfab      	itete	ge
 80071f4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80071f6:	89a3      	ldrhlt	r3, [r4, #12]
 80071f8:	181b      	addge	r3, r3, r0
 80071fa:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80071fe:	bfac      	ite	ge
 8007200:	6563      	strge	r3, [r4, #84]	; 0x54
 8007202:	81a3      	strhlt	r3, [r4, #12]
 8007204:	bd10      	pop	{r4, pc}

08007206 <__swrite>:
 8007206:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800720a:	461f      	mov	r7, r3
 800720c:	898b      	ldrh	r3, [r1, #12]
 800720e:	4605      	mov	r5, r0
 8007210:	05db      	lsls	r3, r3, #23
 8007212:	460c      	mov	r4, r1
 8007214:	4616      	mov	r6, r2
 8007216:	d505      	bpl.n	8007224 <__swrite+0x1e>
 8007218:	2302      	movs	r3, #2
 800721a:	2200      	movs	r2, #0
 800721c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007220:	f000 f868 	bl	80072f4 <_lseek_r>
 8007224:	89a3      	ldrh	r3, [r4, #12]
 8007226:	4632      	mov	r2, r6
 8007228:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800722c:	81a3      	strh	r3, [r4, #12]
 800722e:	4628      	mov	r0, r5
 8007230:	463b      	mov	r3, r7
 8007232:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007236:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800723a:	f000 b817 	b.w	800726c <_write_r>

0800723e <__sseek>:
 800723e:	b510      	push	{r4, lr}
 8007240:	460c      	mov	r4, r1
 8007242:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007246:	f000 f855 	bl	80072f4 <_lseek_r>
 800724a:	1c43      	adds	r3, r0, #1
 800724c:	89a3      	ldrh	r3, [r4, #12]
 800724e:	bf15      	itete	ne
 8007250:	6560      	strne	r0, [r4, #84]	; 0x54
 8007252:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8007256:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800725a:	81a3      	strheq	r3, [r4, #12]
 800725c:	bf18      	it	ne
 800725e:	81a3      	strhne	r3, [r4, #12]
 8007260:	bd10      	pop	{r4, pc}

08007262 <__sclose>:
 8007262:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007266:	f000 b813 	b.w	8007290 <_close_r>
	...

0800726c <_write_r>:
 800726c:	b538      	push	{r3, r4, r5, lr}
 800726e:	4604      	mov	r4, r0
 8007270:	4608      	mov	r0, r1
 8007272:	4611      	mov	r1, r2
 8007274:	2200      	movs	r2, #0
 8007276:	4d05      	ldr	r5, [pc, #20]	; (800728c <_write_r+0x20>)
 8007278:	602a      	str	r2, [r5, #0]
 800727a:	461a      	mov	r2, r3
 800727c:	f7fa fd8b 	bl	8001d96 <_write>
 8007280:	1c43      	adds	r3, r0, #1
 8007282:	d102      	bne.n	800728a <_write_r+0x1e>
 8007284:	682b      	ldr	r3, [r5, #0]
 8007286:	b103      	cbz	r3, 800728a <_write_r+0x1e>
 8007288:	6023      	str	r3, [r4, #0]
 800728a:	bd38      	pop	{r3, r4, r5, pc}
 800728c:	20000308 	.word	0x20000308

08007290 <_close_r>:
 8007290:	b538      	push	{r3, r4, r5, lr}
 8007292:	2300      	movs	r3, #0
 8007294:	4d05      	ldr	r5, [pc, #20]	; (80072ac <_close_r+0x1c>)
 8007296:	4604      	mov	r4, r0
 8007298:	4608      	mov	r0, r1
 800729a:	602b      	str	r3, [r5, #0]
 800729c:	f7fa fd97 	bl	8001dce <_close>
 80072a0:	1c43      	adds	r3, r0, #1
 80072a2:	d102      	bne.n	80072aa <_close_r+0x1a>
 80072a4:	682b      	ldr	r3, [r5, #0]
 80072a6:	b103      	cbz	r3, 80072aa <_close_r+0x1a>
 80072a8:	6023      	str	r3, [r4, #0]
 80072aa:	bd38      	pop	{r3, r4, r5, pc}
 80072ac:	20000308 	.word	0x20000308

080072b0 <_fstat_r>:
 80072b0:	b538      	push	{r3, r4, r5, lr}
 80072b2:	2300      	movs	r3, #0
 80072b4:	4d06      	ldr	r5, [pc, #24]	; (80072d0 <_fstat_r+0x20>)
 80072b6:	4604      	mov	r4, r0
 80072b8:	4608      	mov	r0, r1
 80072ba:	4611      	mov	r1, r2
 80072bc:	602b      	str	r3, [r5, #0]
 80072be:	f7fa fd91 	bl	8001de4 <_fstat>
 80072c2:	1c43      	adds	r3, r0, #1
 80072c4:	d102      	bne.n	80072cc <_fstat_r+0x1c>
 80072c6:	682b      	ldr	r3, [r5, #0]
 80072c8:	b103      	cbz	r3, 80072cc <_fstat_r+0x1c>
 80072ca:	6023      	str	r3, [r4, #0]
 80072cc:	bd38      	pop	{r3, r4, r5, pc}
 80072ce:	bf00      	nop
 80072d0:	20000308 	.word	0x20000308

080072d4 <_isatty_r>:
 80072d4:	b538      	push	{r3, r4, r5, lr}
 80072d6:	2300      	movs	r3, #0
 80072d8:	4d05      	ldr	r5, [pc, #20]	; (80072f0 <_isatty_r+0x1c>)
 80072da:	4604      	mov	r4, r0
 80072dc:	4608      	mov	r0, r1
 80072de:	602b      	str	r3, [r5, #0]
 80072e0:	f7fa fd8f 	bl	8001e02 <_isatty>
 80072e4:	1c43      	adds	r3, r0, #1
 80072e6:	d102      	bne.n	80072ee <_isatty_r+0x1a>
 80072e8:	682b      	ldr	r3, [r5, #0]
 80072ea:	b103      	cbz	r3, 80072ee <_isatty_r+0x1a>
 80072ec:	6023      	str	r3, [r4, #0]
 80072ee:	bd38      	pop	{r3, r4, r5, pc}
 80072f0:	20000308 	.word	0x20000308

080072f4 <_lseek_r>:
 80072f4:	b538      	push	{r3, r4, r5, lr}
 80072f6:	4604      	mov	r4, r0
 80072f8:	4608      	mov	r0, r1
 80072fa:	4611      	mov	r1, r2
 80072fc:	2200      	movs	r2, #0
 80072fe:	4d05      	ldr	r5, [pc, #20]	; (8007314 <_lseek_r+0x20>)
 8007300:	602a      	str	r2, [r5, #0]
 8007302:	461a      	mov	r2, r3
 8007304:	f7fa fd87 	bl	8001e16 <_lseek>
 8007308:	1c43      	adds	r3, r0, #1
 800730a:	d102      	bne.n	8007312 <_lseek_r+0x1e>
 800730c:	682b      	ldr	r3, [r5, #0]
 800730e:	b103      	cbz	r3, 8007312 <_lseek_r+0x1e>
 8007310:	6023      	str	r3, [r4, #0]
 8007312:	bd38      	pop	{r3, r4, r5, pc}
 8007314:	20000308 	.word	0x20000308

08007318 <_read_r>:
 8007318:	b538      	push	{r3, r4, r5, lr}
 800731a:	4604      	mov	r4, r0
 800731c:	4608      	mov	r0, r1
 800731e:	4611      	mov	r1, r2
 8007320:	2200      	movs	r2, #0
 8007322:	4d05      	ldr	r5, [pc, #20]	; (8007338 <_read_r+0x20>)
 8007324:	602a      	str	r2, [r5, #0]
 8007326:	461a      	mov	r2, r3
 8007328:	f7fa fd18 	bl	8001d5c <_read>
 800732c:	1c43      	adds	r3, r0, #1
 800732e:	d102      	bne.n	8007336 <_read_r+0x1e>
 8007330:	682b      	ldr	r3, [r5, #0]
 8007332:	b103      	cbz	r3, 8007336 <_read_r+0x1e>
 8007334:	6023      	str	r3, [r4, #0]
 8007336:	bd38      	pop	{r3, r4, r5, pc}
 8007338:	20000308 	.word	0x20000308

0800733c <atan2>:
 800733c:	f000 b800 	b.w	8007340 <__ieee754_atan2>

08007340 <__ieee754_atan2>:
 8007340:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007344:	4692      	mov	sl, r2
 8007346:	4699      	mov	r9, r3
 8007348:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800734c:	461f      	mov	r7, r3
 800734e:	f1ca 0300 	rsb	r3, sl, #0
 8007352:	f8df e184 	ldr.w	lr, [pc, #388]	; 80074d8 <__ieee754_atan2+0x198>
 8007356:	ea43 030a 	orr.w	r3, r3, sl
 800735a:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 800735e:	4573      	cmp	r3, lr
 8007360:	4604      	mov	r4, r0
 8007362:	460d      	mov	r5, r1
 8007364:	d808      	bhi.n	8007378 <__ieee754_atan2+0x38>
 8007366:	4246      	negs	r6, r0
 8007368:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800736c:	4306      	orrs	r6, r0
 800736e:	ea43 76d6 	orr.w	r6, r3, r6, lsr #31
 8007372:	4576      	cmp	r6, lr
 8007374:	468c      	mov	ip, r1
 8007376:	d908      	bls.n	800738a <__ieee754_atan2+0x4a>
 8007378:	4652      	mov	r2, sl
 800737a:	464b      	mov	r3, r9
 800737c:	4620      	mov	r0, r4
 800737e:	4629      	mov	r1, r5
 8007380:	f7f8 ff60 	bl	8000244 <__adddf3>
 8007384:	4604      	mov	r4, r0
 8007386:	460d      	mov	r5, r1
 8007388:	e019      	b.n	80073be <__ieee754_atan2+0x7e>
 800738a:	f109 4640 	add.w	r6, r9, #3221225472	; 0xc0000000
 800738e:	f506 1680 	add.w	r6, r6, #1048576	; 0x100000
 8007392:	ea56 060a 	orrs.w	r6, r6, sl
 8007396:	d103      	bne.n	80073a0 <__ieee754_atan2+0x60>
 8007398:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800739c:	f000 b8a4 	b.w	80074e8 <atan>
 80073a0:	17be      	asrs	r6, r7, #30
 80073a2:	f006 0602 	and.w	r6, r6, #2
 80073a6:	ea46 76d1 	orr.w	r6, r6, r1, lsr #31
 80073aa:	ea53 0100 	orrs.w	r1, r3, r0
 80073ae:	d10a      	bne.n	80073c6 <__ieee754_atan2+0x86>
 80073b0:	2e02      	cmp	r6, #2
 80073b2:	d067      	beq.n	8007484 <__ieee754_atan2+0x144>
 80073b4:	2e03      	cmp	r6, #3
 80073b6:	d102      	bne.n	80073be <__ieee754_atan2+0x7e>
 80073b8:	a53b      	add	r5, pc, #236	; (adr r5, 80074a8 <__ieee754_atan2+0x168>)
 80073ba:	e9d5 4500 	ldrd	r4, r5, [r5]
 80073be:	4620      	mov	r0, r4
 80073c0:	4629      	mov	r1, r5
 80073c2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80073c6:	ea52 010a 	orrs.w	r1, r2, sl
 80073ca:	d106      	bne.n	80073da <__ieee754_atan2+0x9a>
 80073cc:	f1bc 0f00 	cmp.w	ip, #0
 80073d0:	da63      	bge.n	800749a <__ieee754_atan2+0x15a>
 80073d2:	a537      	add	r5, pc, #220	; (adr r5, 80074b0 <__ieee754_atan2+0x170>)
 80073d4:	e9d5 4500 	ldrd	r4, r5, [r5]
 80073d8:	e7f1      	b.n	80073be <__ieee754_atan2+0x7e>
 80073da:	4572      	cmp	r2, lr
 80073dc:	d10f      	bne.n	80073fe <__ieee754_atan2+0xbe>
 80073de:	4293      	cmp	r3, r2
 80073e0:	f106 36ff 	add.w	r6, r6, #4294967295	; 0xffffffff
 80073e4:	d107      	bne.n	80073f6 <__ieee754_atan2+0xb6>
 80073e6:	2e02      	cmp	r6, #2
 80073e8:	d850      	bhi.n	800748c <__ieee754_atan2+0x14c>
 80073ea:	4b3c      	ldr	r3, [pc, #240]	; (80074dc <__ieee754_atan2+0x19c>)
 80073ec:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 80073f0:	e9d6 4500 	ldrd	r4, r5, [r6]
 80073f4:	e7e3      	b.n	80073be <__ieee754_atan2+0x7e>
 80073f6:	2e02      	cmp	r6, #2
 80073f8:	d84c      	bhi.n	8007494 <__ieee754_atan2+0x154>
 80073fa:	4b39      	ldr	r3, [pc, #228]	; (80074e0 <__ieee754_atan2+0x1a0>)
 80073fc:	e7f6      	b.n	80073ec <__ieee754_atan2+0xac>
 80073fe:	4573      	cmp	r3, lr
 8007400:	d0e4      	beq.n	80073cc <__ieee754_atan2+0x8c>
 8007402:	1a9b      	subs	r3, r3, r2
 8007404:	f1b3 7f74 	cmp.w	r3, #63963136	; 0x3d00000
 8007408:	ea4f 5223 	mov.w	r2, r3, asr #20
 800740c:	da20      	bge.n	8007450 <__ieee754_atan2+0x110>
 800740e:	2f00      	cmp	r7, #0
 8007410:	da01      	bge.n	8007416 <__ieee754_atan2+0xd6>
 8007412:	323c      	adds	r2, #60	; 0x3c
 8007414:	db20      	blt.n	8007458 <__ieee754_atan2+0x118>
 8007416:	4652      	mov	r2, sl
 8007418:	464b      	mov	r3, r9
 800741a:	4620      	mov	r0, r4
 800741c:	4629      	mov	r1, r5
 800741e:	f7f9 f9f1 	bl	8000804 <__aeabi_ddiv>
 8007422:	f000 f9eb 	bl	80077fc <fabs>
 8007426:	f000 f85f 	bl	80074e8 <atan>
 800742a:	4604      	mov	r4, r0
 800742c:	460d      	mov	r5, r1
 800742e:	2e01      	cmp	r6, #1
 8007430:	d015      	beq.n	800745e <__ieee754_atan2+0x11e>
 8007432:	2e02      	cmp	r6, #2
 8007434:	d017      	beq.n	8007466 <__ieee754_atan2+0x126>
 8007436:	2e00      	cmp	r6, #0
 8007438:	d0c1      	beq.n	80073be <__ieee754_atan2+0x7e>
 800743a:	a31f      	add	r3, pc, #124	; (adr r3, 80074b8 <__ieee754_atan2+0x178>)
 800743c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007440:	4620      	mov	r0, r4
 8007442:	4629      	mov	r1, r5
 8007444:	f7f8 fefc 	bl	8000240 <__aeabi_dsub>
 8007448:	a31d      	add	r3, pc, #116	; (adr r3, 80074c0 <__ieee754_atan2+0x180>)
 800744a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800744e:	e016      	b.n	800747e <__ieee754_atan2+0x13e>
 8007450:	a51d      	add	r5, pc, #116	; (adr r5, 80074c8 <__ieee754_atan2+0x188>)
 8007452:	e9d5 4500 	ldrd	r4, r5, [r5]
 8007456:	e7ea      	b.n	800742e <__ieee754_atan2+0xee>
 8007458:	2400      	movs	r4, #0
 800745a:	2500      	movs	r5, #0
 800745c:	e7e7      	b.n	800742e <__ieee754_atan2+0xee>
 800745e:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8007462:	461d      	mov	r5, r3
 8007464:	e7ab      	b.n	80073be <__ieee754_atan2+0x7e>
 8007466:	a314      	add	r3, pc, #80	; (adr r3, 80074b8 <__ieee754_atan2+0x178>)
 8007468:	e9d3 2300 	ldrd	r2, r3, [r3]
 800746c:	4620      	mov	r0, r4
 800746e:	4629      	mov	r1, r5
 8007470:	f7f8 fee6 	bl	8000240 <__aeabi_dsub>
 8007474:	4602      	mov	r2, r0
 8007476:	460b      	mov	r3, r1
 8007478:	a111      	add	r1, pc, #68	; (adr r1, 80074c0 <__ieee754_atan2+0x180>)
 800747a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800747e:	f7f8 fedf 	bl	8000240 <__aeabi_dsub>
 8007482:	e77f      	b.n	8007384 <__ieee754_atan2+0x44>
 8007484:	a50e      	add	r5, pc, #56	; (adr r5, 80074c0 <__ieee754_atan2+0x180>)
 8007486:	e9d5 4500 	ldrd	r4, r5, [r5]
 800748a:	e798      	b.n	80073be <__ieee754_atan2+0x7e>
 800748c:	a510      	add	r5, pc, #64	; (adr r5, 80074d0 <__ieee754_atan2+0x190>)
 800748e:	e9d5 4500 	ldrd	r4, r5, [r5]
 8007492:	e794      	b.n	80073be <__ieee754_atan2+0x7e>
 8007494:	2400      	movs	r4, #0
 8007496:	2500      	movs	r5, #0
 8007498:	e791      	b.n	80073be <__ieee754_atan2+0x7e>
 800749a:	a50b      	add	r5, pc, #44	; (adr r5, 80074c8 <__ieee754_atan2+0x188>)
 800749c:	e9d5 4500 	ldrd	r4, r5, [r5]
 80074a0:	e78d      	b.n	80073be <__ieee754_atan2+0x7e>
 80074a2:	bf00      	nop
 80074a4:	f3af 8000 	nop.w
 80074a8:	54442d18 	.word	0x54442d18
 80074ac:	c00921fb 	.word	0xc00921fb
 80074b0:	54442d18 	.word	0x54442d18
 80074b4:	bff921fb 	.word	0xbff921fb
 80074b8:	33145c07 	.word	0x33145c07
 80074bc:	3ca1a626 	.word	0x3ca1a626
 80074c0:	54442d18 	.word	0x54442d18
 80074c4:	400921fb 	.word	0x400921fb
 80074c8:	54442d18 	.word	0x54442d18
 80074cc:	3ff921fb 	.word	0x3ff921fb
 80074d0:	54442d18 	.word	0x54442d18
 80074d4:	3fe921fb 	.word	0x3fe921fb
 80074d8:	7ff00000 	.word	0x7ff00000
 80074dc:	08008230 	.word	0x08008230
 80074e0:	08008248 	.word	0x08008248
 80074e4:	00000000 	.word	0x00000000

080074e8 <atan>:
 80074e8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80074ec:	4bb6      	ldr	r3, [pc, #728]	; (80077c8 <atan+0x2e0>)
 80074ee:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 80074f2:	429e      	cmp	r6, r3
 80074f4:	4604      	mov	r4, r0
 80074f6:	460d      	mov	r5, r1
 80074f8:	468b      	mov	fp, r1
 80074fa:	dd17      	ble.n	800752c <atan+0x44>
 80074fc:	4bb3      	ldr	r3, [pc, #716]	; (80077cc <atan+0x2e4>)
 80074fe:	429e      	cmp	r6, r3
 8007500:	dc01      	bgt.n	8007506 <atan+0x1e>
 8007502:	d109      	bne.n	8007518 <atan+0x30>
 8007504:	b140      	cbz	r0, 8007518 <atan+0x30>
 8007506:	4622      	mov	r2, r4
 8007508:	462b      	mov	r3, r5
 800750a:	4620      	mov	r0, r4
 800750c:	4629      	mov	r1, r5
 800750e:	f7f8 fe99 	bl	8000244 <__adddf3>
 8007512:	4604      	mov	r4, r0
 8007514:	460d      	mov	r5, r1
 8007516:	e005      	b.n	8007524 <atan+0x3c>
 8007518:	f1bb 0f00 	cmp.w	fp, #0
 800751c:	4cac      	ldr	r4, [pc, #688]	; (80077d0 <atan+0x2e8>)
 800751e:	f300 8121 	bgt.w	8007764 <atan+0x27c>
 8007522:	4dac      	ldr	r5, [pc, #688]	; (80077d4 <atan+0x2ec>)
 8007524:	4620      	mov	r0, r4
 8007526:	4629      	mov	r1, r5
 8007528:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800752c:	4baa      	ldr	r3, [pc, #680]	; (80077d8 <atan+0x2f0>)
 800752e:	429e      	cmp	r6, r3
 8007530:	dc11      	bgt.n	8007556 <atan+0x6e>
 8007532:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 8007536:	429e      	cmp	r6, r3
 8007538:	dc0a      	bgt.n	8007550 <atan+0x68>
 800753a:	a38b      	add	r3, pc, #556	; (adr r3, 8007768 <atan+0x280>)
 800753c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007540:	f7f8 fe80 	bl	8000244 <__adddf3>
 8007544:	2200      	movs	r2, #0
 8007546:	4ba5      	ldr	r3, [pc, #660]	; (80077dc <atan+0x2f4>)
 8007548:	f7f9 fac2 	bl	8000ad0 <__aeabi_dcmpgt>
 800754c:	2800      	cmp	r0, #0
 800754e:	d1e9      	bne.n	8007524 <atan+0x3c>
 8007550:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 8007554:	e027      	b.n	80075a6 <atan+0xbe>
 8007556:	f000 f951 	bl	80077fc <fabs>
 800755a:	4ba1      	ldr	r3, [pc, #644]	; (80077e0 <atan+0x2f8>)
 800755c:	4604      	mov	r4, r0
 800755e:	429e      	cmp	r6, r3
 8007560:	460d      	mov	r5, r1
 8007562:	f300 80b8 	bgt.w	80076d6 <atan+0x1ee>
 8007566:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 800756a:	429e      	cmp	r6, r3
 800756c:	f300 809c 	bgt.w	80076a8 <atan+0x1c0>
 8007570:	4602      	mov	r2, r0
 8007572:	460b      	mov	r3, r1
 8007574:	f7f8 fe66 	bl	8000244 <__adddf3>
 8007578:	2200      	movs	r2, #0
 800757a:	4b98      	ldr	r3, [pc, #608]	; (80077dc <atan+0x2f4>)
 800757c:	f7f8 fe60 	bl	8000240 <__aeabi_dsub>
 8007580:	2200      	movs	r2, #0
 8007582:	4606      	mov	r6, r0
 8007584:	460f      	mov	r7, r1
 8007586:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800758a:	4620      	mov	r0, r4
 800758c:	4629      	mov	r1, r5
 800758e:	f7f8 fe59 	bl	8000244 <__adddf3>
 8007592:	4602      	mov	r2, r0
 8007594:	460b      	mov	r3, r1
 8007596:	4630      	mov	r0, r6
 8007598:	4639      	mov	r1, r7
 800759a:	f7f9 f933 	bl	8000804 <__aeabi_ddiv>
 800759e:	f04f 0a00 	mov.w	sl, #0
 80075a2:	4604      	mov	r4, r0
 80075a4:	460d      	mov	r5, r1
 80075a6:	4622      	mov	r2, r4
 80075a8:	462b      	mov	r3, r5
 80075aa:	4620      	mov	r0, r4
 80075ac:	4629      	mov	r1, r5
 80075ae:	f7f8 ffff 	bl	80005b0 <__aeabi_dmul>
 80075b2:	4602      	mov	r2, r0
 80075b4:	460b      	mov	r3, r1
 80075b6:	4680      	mov	r8, r0
 80075b8:	4689      	mov	r9, r1
 80075ba:	f7f8 fff9 	bl	80005b0 <__aeabi_dmul>
 80075be:	a36c      	add	r3, pc, #432	; (adr r3, 8007770 <atan+0x288>)
 80075c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075c4:	4606      	mov	r6, r0
 80075c6:	460f      	mov	r7, r1
 80075c8:	f7f8 fff2 	bl	80005b0 <__aeabi_dmul>
 80075cc:	a36a      	add	r3, pc, #424	; (adr r3, 8007778 <atan+0x290>)
 80075ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075d2:	f7f8 fe37 	bl	8000244 <__adddf3>
 80075d6:	4632      	mov	r2, r6
 80075d8:	463b      	mov	r3, r7
 80075da:	f7f8 ffe9 	bl	80005b0 <__aeabi_dmul>
 80075de:	a368      	add	r3, pc, #416	; (adr r3, 8007780 <atan+0x298>)
 80075e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075e4:	f7f8 fe2e 	bl	8000244 <__adddf3>
 80075e8:	4632      	mov	r2, r6
 80075ea:	463b      	mov	r3, r7
 80075ec:	f7f8 ffe0 	bl	80005b0 <__aeabi_dmul>
 80075f0:	a365      	add	r3, pc, #404	; (adr r3, 8007788 <atan+0x2a0>)
 80075f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075f6:	f7f8 fe25 	bl	8000244 <__adddf3>
 80075fa:	4632      	mov	r2, r6
 80075fc:	463b      	mov	r3, r7
 80075fe:	f7f8 ffd7 	bl	80005b0 <__aeabi_dmul>
 8007602:	a363      	add	r3, pc, #396	; (adr r3, 8007790 <atan+0x2a8>)
 8007604:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007608:	f7f8 fe1c 	bl	8000244 <__adddf3>
 800760c:	4632      	mov	r2, r6
 800760e:	463b      	mov	r3, r7
 8007610:	f7f8 ffce 	bl	80005b0 <__aeabi_dmul>
 8007614:	a360      	add	r3, pc, #384	; (adr r3, 8007798 <atan+0x2b0>)
 8007616:	e9d3 2300 	ldrd	r2, r3, [r3]
 800761a:	f7f8 fe13 	bl	8000244 <__adddf3>
 800761e:	4642      	mov	r2, r8
 8007620:	464b      	mov	r3, r9
 8007622:	f7f8 ffc5 	bl	80005b0 <__aeabi_dmul>
 8007626:	a35e      	add	r3, pc, #376	; (adr r3, 80077a0 <atan+0x2b8>)
 8007628:	e9d3 2300 	ldrd	r2, r3, [r3]
 800762c:	4680      	mov	r8, r0
 800762e:	4689      	mov	r9, r1
 8007630:	4630      	mov	r0, r6
 8007632:	4639      	mov	r1, r7
 8007634:	f7f8 ffbc 	bl	80005b0 <__aeabi_dmul>
 8007638:	a35b      	add	r3, pc, #364	; (adr r3, 80077a8 <atan+0x2c0>)
 800763a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800763e:	f7f8 fdff 	bl	8000240 <__aeabi_dsub>
 8007642:	4632      	mov	r2, r6
 8007644:	463b      	mov	r3, r7
 8007646:	f7f8 ffb3 	bl	80005b0 <__aeabi_dmul>
 800764a:	a359      	add	r3, pc, #356	; (adr r3, 80077b0 <atan+0x2c8>)
 800764c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007650:	f7f8 fdf6 	bl	8000240 <__aeabi_dsub>
 8007654:	4632      	mov	r2, r6
 8007656:	463b      	mov	r3, r7
 8007658:	f7f8 ffaa 	bl	80005b0 <__aeabi_dmul>
 800765c:	a356      	add	r3, pc, #344	; (adr r3, 80077b8 <atan+0x2d0>)
 800765e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007662:	f7f8 fded 	bl	8000240 <__aeabi_dsub>
 8007666:	4632      	mov	r2, r6
 8007668:	463b      	mov	r3, r7
 800766a:	f7f8 ffa1 	bl	80005b0 <__aeabi_dmul>
 800766e:	a354      	add	r3, pc, #336	; (adr r3, 80077c0 <atan+0x2d8>)
 8007670:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007674:	f7f8 fde4 	bl	8000240 <__aeabi_dsub>
 8007678:	4632      	mov	r2, r6
 800767a:	463b      	mov	r3, r7
 800767c:	f7f8 ff98 	bl	80005b0 <__aeabi_dmul>
 8007680:	4602      	mov	r2, r0
 8007682:	460b      	mov	r3, r1
 8007684:	4640      	mov	r0, r8
 8007686:	4649      	mov	r1, r9
 8007688:	f7f8 fddc 	bl	8000244 <__adddf3>
 800768c:	4622      	mov	r2, r4
 800768e:	462b      	mov	r3, r5
 8007690:	f7f8 ff8e 	bl	80005b0 <__aeabi_dmul>
 8007694:	f1ba 3fff 	cmp.w	sl, #4294967295	; 0xffffffff
 8007698:	4602      	mov	r2, r0
 800769a:	460b      	mov	r3, r1
 800769c:	d144      	bne.n	8007728 <atan+0x240>
 800769e:	4620      	mov	r0, r4
 80076a0:	4629      	mov	r1, r5
 80076a2:	f7f8 fdcd 	bl	8000240 <__aeabi_dsub>
 80076a6:	e734      	b.n	8007512 <atan+0x2a>
 80076a8:	2200      	movs	r2, #0
 80076aa:	4b4c      	ldr	r3, [pc, #304]	; (80077dc <atan+0x2f4>)
 80076ac:	f7f8 fdc8 	bl	8000240 <__aeabi_dsub>
 80076b0:	2200      	movs	r2, #0
 80076b2:	4606      	mov	r6, r0
 80076b4:	460f      	mov	r7, r1
 80076b6:	4620      	mov	r0, r4
 80076b8:	4629      	mov	r1, r5
 80076ba:	4b48      	ldr	r3, [pc, #288]	; (80077dc <atan+0x2f4>)
 80076bc:	f7f8 fdc2 	bl	8000244 <__adddf3>
 80076c0:	4602      	mov	r2, r0
 80076c2:	460b      	mov	r3, r1
 80076c4:	4630      	mov	r0, r6
 80076c6:	4639      	mov	r1, r7
 80076c8:	f7f9 f89c 	bl	8000804 <__aeabi_ddiv>
 80076cc:	f04f 0a01 	mov.w	sl, #1
 80076d0:	4604      	mov	r4, r0
 80076d2:	460d      	mov	r5, r1
 80076d4:	e767      	b.n	80075a6 <atan+0xbe>
 80076d6:	4b43      	ldr	r3, [pc, #268]	; (80077e4 <atan+0x2fc>)
 80076d8:	429e      	cmp	r6, r3
 80076da:	da1a      	bge.n	8007712 <atan+0x22a>
 80076dc:	2200      	movs	r2, #0
 80076de:	4b42      	ldr	r3, [pc, #264]	; (80077e8 <atan+0x300>)
 80076e0:	f7f8 fdae 	bl	8000240 <__aeabi_dsub>
 80076e4:	2200      	movs	r2, #0
 80076e6:	4606      	mov	r6, r0
 80076e8:	460f      	mov	r7, r1
 80076ea:	4620      	mov	r0, r4
 80076ec:	4629      	mov	r1, r5
 80076ee:	4b3e      	ldr	r3, [pc, #248]	; (80077e8 <atan+0x300>)
 80076f0:	f7f8 ff5e 	bl	80005b0 <__aeabi_dmul>
 80076f4:	2200      	movs	r2, #0
 80076f6:	4b39      	ldr	r3, [pc, #228]	; (80077dc <atan+0x2f4>)
 80076f8:	f7f8 fda4 	bl	8000244 <__adddf3>
 80076fc:	4602      	mov	r2, r0
 80076fe:	460b      	mov	r3, r1
 8007700:	4630      	mov	r0, r6
 8007702:	4639      	mov	r1, r7
 8007704:	f7f9 f87e 	bl	8000804 <__aeabi_ddiv>
 8007708:	f04f 0a02 	mov.w	sl, #2
 800770c:	4604      	mov	r4, r0
 800770e:	460d      	mov	r5, r1
 8007710:	e749      	b.n	80075a6 <atan+0xbe>
 8007712:	4602      	mov	r2, r0
 8007714:	460b      	mov	r3, r1
 8007716:	2000      	movs	r0, #0
 8007718:	4934      	ldr	r1, [pc, #208]	; (80077ec <atan+0x304>)
 800771a:	f7f9 f873 	bl	8000804 <__aeabi_ddiv>
 800771e:	f04f 0a03 	mov.w	sl, #3
 8007722:	4604      	mov	r4, r0
 8007724:	460d      	mov	r5, r1
 8007726:	e73e      	b.n	80075a6 <atan+0xbe>
 8007728:	4b31      	ldr	r3, [pc, #196]	; (80077f0 <atan+0x308>)
 800772a:	4e32      	ldr	r6, [pc, #200]	; (80077f4 <atan+0x30c>)
 800772c:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 8007730:	eb03 0aca 	add.w	sl, r3, sl, lsl #3
 8007734:	e9da 2300 	ldrd	r2, r3, [sl]
 8007738:	f7f8 fd82 	bl	8000240 <__aeabi_dsub>
 800773c:	4622      	mov	r2, r4
 800773e:	462b      	mov	r3, r5
 8007740:	f7f8 fd7e 	bl	8000240 <__aeabi_dsub>
 8007744:	4602      	mov	r2, r0
 8007746:	460b      	mov	r3, r1
 8007748:	e9d6 0100 	ldrd	r0, r1, [r6]
 800774c:	f7f8 fd78 	bl	8000240 <__aeabi_dsub>
 8007750:	f1bb 0f00 	cmp.w	fp, #0
 8007754:	4604      	mov	r4, r0
 8007756:	460d      	mov	r5, r1
 8007758:	f6bf aee4 	bge.w	8007524 <atan+0x3c>
 800775c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007760:	461d      	mov	r5, r3
 8007762:	e6df      	b.n	8007524 <atan+0x3c>
 8007764:	4d24      	ldr	r5, [pc, #144]	; (80077f8 <atan+0x310>)
 8007766:	e6dd      	b.n	8007524 <atan+0x3c>
 8007768:	8800759c 	.word	0x8800759c
 800776c:	7e37e43c 	.word	0x7e37e43c
 8007770:	e322da11 	.word	0xe322da11
 8007774:	3f90ad3a 	.word	0x3f90ad3a
 8007778:	24760deb 	.word	0x24760deb
 800777c:	3fa97b4b 	.word	0x3fa97b4b
 8007780:	a0d03d51 	.word	0xa0d03d51
 8007784:	3fb10d66 	.word	0x3fb10d66
 8007788:	c54c206e 	.word	0xc54c206e
 800778c:	3fb745cd 	.word	0x3fb745cd
 8007790:	920083ff 	.word	0x920083ff
 8007794:	3fc24924 	.word	0x3fc24924
 8007798:	5555550d 	.word	0x5555550d
 800779c:	3fd55555 	.word	0x3fd55555
 80077a0:	2c6a6c2f 	.word	0x2c6a6c2f
 80077a4:	bfa2b444 	.word	0xbfa2b444
 80077a8:	52defd9a 	.word	0x52defd9a
 80077ac:	3fadde2d 	.word	0x3fadde2d
 80077b0:	af749a6d 	.word	0xaf749a6d
 80077b4:	3fb3b0f2 	.word	0x3fb3b0f2
 80077b8:	fe231671 	.word	0xfe231671
 80077bc:	3fbc71c6 	.word	0x3fbc71c6
 80077c0:	9998ebc4 	.word	0x9998ebc4
 80077c4:	3fc99999 	.word	0x3fc99999
 80077c8:	440fffff 	.word	0x440fffff
 80077cc:	7ff00000 	.word	0x7ff00000
 80077d0:	54442d18 	.word	0x54442d18
 80077d4:	bff921fb 	.word	0xbff921fb
 80077d8:	3fdbffff 	.word	0x3fdbffff
 80077dc:	3ff00000 	.word	0x3ff00000
 80077e0:	3ff2ffff 	.word	0x3ff2ffff
 80077e4:	40038000 	.word	0x40038000
 80077e8:	3ff80000 	.word	0x3ff80000
 80077ec:	bff00000 	.word	0xbff00000
 80077f0:	08008280 	.word	0x08008280
 80077f4:	08008260 	.word	0x08008260
 80077f8:	3ff921fb 	.word	0x3ff921fb

080077fc <fabs>:
 80077fc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8007800:	4770      	bx	lr
	...

08007804 <_init>:
 8007804:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007806:	bf00      	nop
 8007808:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800780a:	bc08      	pop	{r3}
 800780c:	469e      	mov	lr, r3
 800780e:	4770      	bx	lr

08007810 <_fini>:
 8007810:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007812:	bf00      	nop
 8007814:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007816:	bc08      	pop	{r3}
 8007818:	469e      	mov	lr, r3
 800781a:	4770      	bx	lr
