(DELAYFILE
(SDFVERSION "OVI 2.1")
(DESIGN "turret_servos")
(DATE "123")
(VENDOR "ProASIC3")
(PROGRAM "Synplify")
(VERSION "mapact, Build 2172R")
(DIVIDER /)
(VOLTAGE 2.500000:2.500000:2.500000)
(PROCESS "TYPICAL")
(TEMPERATURE 70.000000:70.000000:70.000000)
(TIMESCALE 1ns)
(CELL
  (CELLTYPE "turret_servos")
  (INSTANCE)
  (TIMINGCHECK

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/empty_out_RNIC46L/B  CORESPI_0/USPI/URXF/empty_out_RNIC46L/Y  CORESPI_0/USPI/URXF/full_out_RNIQFAC2/B  CORESPI_0/USPI/URXF/full_out_RNIQFAC2/Y  CORESPI_0/USPI/URXF/un1_counter_q_m1/B  CORESPI_0/USPI/URXF/un1_counter_q_m1/Y  CORESPI_0/USPI/URXF/un1_counter_q_m4/B  CORESPI_0/USPI/URXF/un1_counter_q_m4/Y  CORESPI_0/USPI/URXF/un1_counter_q_m7/B  CORESPI_0/USPI/URXF/un1_counter_q_m7/Y  CORESPI_0/USPI/URXF/un1_counter_q_m10/B  CORESPI_0/USPI/URXF/un1_counter_q_m10/Y  CORESPI_0/USPI/URXF/counter_q_RNI88HDS\[0\]/A  CORESPI_0/USPI/URXF/counter_q_RNI88HDS\[0\]/Y  CORESPI_0/USPI/URXF/counter_q_RNIJ473C1\[0\]/C  CORESPI_0/USPI/URXF/counter_q_RNIJ473C1\[0\]/Y  CORESPI_0/USPI/URXF/full_out_RNO/A  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/empty_out_RNIC46L/B  CORESPI_0/USPI/URXF/empty_out_RNIC46L/Y  CORESPI_0/USPI/URXF/full_out_RNIQFAC2/B  CORESPI_0/USPI/URXF/full_out_RNIQFAC2/Y  CORESPI_0/USPI/URXF/un1_counter_q_m1/B  CORESPI_0/USPI/URXF/un1_counter_q_m1/Y  CORESPI_0/USPI/URXF/un1_counter_q_m4/B  CORESPI_0/USPI/URXF/un1_counter_q_m4/Y  CORESPI_0/USPI/URXF/un1_counter_q_m7/B  CORESPI_0/USPI/URXF/un1_counter_q_m7/Y  CORESPI_0/USPI/URXF/un1_counter_q_m10/B  CORESPI_0/USPI/URXF/un1_counter_q_m10/Y  CORESPI_0/USPI/URXF/un1_counter_q_m22/B  CORESPI_0/USPI/URXF/un1_counter_q_m22/Y  CORESPI_0/USPI/URXF/counter_q_RNIJ473C1\[0\]/A  CORESPI_0/USPI/URXF/counter_q_RNIJ473C1\[0\]/Y  CORESPI_0/USPI/URXF/full_out_RNO/A  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/empty_out_RNIC46L/B  CORESPI_0/USPI/URXF/empty_out_RNIC46L/Y  CORESPI_0/USPI/URXF/full_out_RNIQFAC2/B  CORESPI_0/USPI/URXF/full_out_RNIQFAC2/Y  CORESPI_0/USPI/URXF/un1_counter_q_m1/B  CORESPI_0/USPI/URXF/un1_counter_q_m1/Y  CORESPI_0/USPI/URXF/un1_counter_q_m4/B  CORESPI_0/USPI/URXF/un1_counter_q_m4/Y  CORESPI_0/USPI/URXF/un1_counter_q_m7/B  CORESPI_0/USPI/URXF/un1_counter_q_m7/Y  CORESPI_0/USPI/URXF/un1_counter_q_m10/B  CORESPI_0/USPI/URXF/un1_counter_q_m10/Y  CORESPI_0/USPI/URXF/un1_counter_q_m22/B  CORESPI_0/USPI/URXF/un1_counter_q_m22/Y  CORESPI_0/USPI/URXF/counter_q_RNIJ473C1\[0\]/A  CORESPI_0/USPI/URXF/counter_q_RNIJ473C1\[0\]/Y  CORESPI_0/USPI/URXF/empty_out_RNO/S  CORESPI_0/USPI/URXF/empty_out_RNO/Y  CORESPI_0/USPI/URXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[0\]/CLK  BUS_INTERFACE_0/p3/count\[0\]/Q  BUS_INTERFACE_0/p3/count_RNIEA811_0\[2\]/C  BUS_INTERFACE_0/p3/count_RNIEA811_0\[2\]/Y  BUS_INTERFACE_0/p3/count_RNI93EN1\[6\]/C  BUS_INTERFACE_0/p3/count_RNI93EN1\[6\]/Y  BUS_INTERFACE_0/p3/count_RNI5RP33\[4\]/A  BUS_INTERFACE_0/p3/count_RNI5RP33\[4\]/Y  BUS_INTERFACE_0/p3/count_RNIH3NS3\[10\]/B  BUS_INTERFACE_0/p3/count_RNIH3NS3\[10\]/Y  BUS_INTERFACE_0/p3/count_RNIOJ4P7\[15\]/B  BUS_INTERFACE_0/p3/count_RNIOJ4P7\[15\]/Y  BUS_INTERFACE_0/p3/count_RNIQA4QA\[26\]/B  BUS_INTERFACE_0/p3/count_RNIQA4QA\[26\]/Y  BUS_INTERFACE_0/p3/count_RNO\[31\]/A  BUS_INTERFACE_0/p3/count_RNO\[31\]/Y  BUS_INTERFACE_0/p3/count\[31\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/empty_out_RNIC46L/B  CORESPI_0/USPI/URXF/empty_out_RNIC46L/Y  CORESPI_0/USPI/URXF/full_out_RNIQFAC2/B  CORESPI_0/USPI/URXF/full_out_RNIQFAC2/Y  CORESPI_0/USPI/URXF/un1_counter_q_m1/B  CORESPI_0/USPI/URXF/un1_counter_q_m1/Y  CORESPI_0/USPI/URXF/un1_counter_q_m4/B  CORESPI_0/USPI/URXF/un1_counter_q_m4/Y  CORESPI_0/USPI/URXF/un1_counter_q_m7/B  CORESPI_0/USPI/URXF/un1_counter_q_m7/Y  CORESPI_0/USPI/URXF/counter_q_RNIUOTCF\[0\]/A  CORESPI_0/USPI/URXF/counter_q_RNIUOTCF\[0\]/Y  CORESPI_0/USPI/URXF/counter_q_RNI88HDS\[0\]/C  CORESPI_0/USPI/URXF/counter_q_RNI88HDS\[0\]/Y  CORESPI_0/USPI/URXF/counter_q_RNIJ473C1\[0\]/C  CORESPI_0/USPI/URXF/counter_q_RNIJ473C1\[0\]/Y  CORESPI_0/USPI/URXF/full_out_RNO/A  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/empty_out/CLK  CORESPI_0/USPI/URXF/empty_out/Q  CORESPI_0/USPI/URXF/empty_out_RNIC46L/A  CORESPI_0/USPI/URXF/empty_out_RNIC46L/Y  CORESPI_0/USPI/URXF/full_out_RNIQFAC2/B  CORESPI_0/USPI/URXF/full_out_RNIQFAC2/Y  CORESPI_0/USPI/URXF/un1_counter_q_m1/B  CORESPI_0/USPI/URXF/un1_counter_q_m1/Y  CORESPI_0/USPI/URXF/un1_counter_q_m4/B  CORESPI_0/USPI/URXF/un1_counter_q_m4/Y  CORESPI_0/USPI/URXF/un1_counter_q_m7/B  CORESPI_0/USPI/URXF/un1_counter_q_m7/Y  CORESPI_0/USPI/URXF/un1_counter_q_m10/B  CORESPI_0/USPI/URXF/un1_counter_q_m10/Y  CORESPI_0/USPI/URXF/counter_q_RNI88HDS\[0\]/A  CORESPI_0/USPI/URXF/counter_q_RNI88HDS\[0\]/Y  CORESPI_0/USPI/URXF/counter_q_RNIJ473C1\[0\]/C  CORESPI_0/USPI/URXF/counter_q_RNIJ473C1\[0\]/Y  CORESPI_0/USPI/URXF/full_out_RNO/A  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/empty_out_RNIC46L/B  CORESPI_0/USPI/URXF/empty_out_RNIC46L/Y  CORESPI_0/USPI/URXF/full_out_RNIQFAC2/B  CORESPI_0/USPI/URXF/full_out_RNIQFAC2/Y  CORESPI_0/USPI/URXF/un1_counter_q_m1/B  CORESPI_0/USPI/URXF/un1_counter_q_m1/Y  CORESPI_0/USPI/URXF/un1_counter_q_m4/B  CORESPI_0/USPI/URXF/un1_counter_q_m4/Y  CORESPI_0/USPI/URXF/un1_counter_q_m7/B  CORESPI_0/USPI/URXF/un1_counter_q_m7/Y  CORESPI_0/USPI/URXF/un1_counter_q_m10/B  CORESPI_0/USPI/URXF/un1_counter_q_m10/Y  CORESPI_0/USPI/URXF/un1_counter_q_m22/B  CORESPI_0/USPI/URXF/un1_counter_q_m22/Y  CORESPI_0/USPI/URXF/counter_q_RNO\[5\]/A  CORESPI_0/USPI/URXF/counter_q_RNO\[5\]/Y  CORESPI_0/USPI/URXF/counter_q\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/clr_rxfifo/CLK  CORESPI_0/USPI/URF/clr_rxfifo/Q  CORESPI_0/USPI/URXF/full_out_RNIQ4NI/C  CORESPI_0/USPI/URXF/full_out_RNIQ4NI/Y  CORESPI_0/USPI/URXF/full_out_RNIQFAC2/A  CORESPI_0/USPI/URXF/full_out_RNIQFAC2/Y  CORESPI_0/USPI/URXF/un1_counter_q_m1/B  CORESPI_0/USPI/URXF/un1_counter_q_m1/Y  CORESPI_0/USPI/URXF/un1_counter_q_m4/B  CORESPI_0/USPI/URXF/un1_counter_q_m4/Y  CORESPI_0/USPI/URXF/un1_counter_q_m7/B  CORESPI_0/USPI/URXF/un1_counter_q_m7/Y  CORESPI_0/USPI/URXF/un1_counter_q_m10/B  CORESPI_0/USPI/URXF/un1_counter_q_m10/Y  CORESPI_0/USPI/URXF/counter_q_RNI88HDS\[0\]/A  CORESPI_0/USPI/URXF/counter_q_RNI88HDS\[0\]/Y  CORESPI_0/USPI/URXF/counter_q_RNIJ473C1\[0\]/C  CORESPI_0/USPI/URXF/counter_q_RNIJ473C1\[0\]/Y  CORESPI_0/USPI/URXF/full_out_RNO/A  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[7\]/CLK  BUS_INTERFACE_0/p3/count\[7\]/Q  BUS_INTERFACE_0/p3/count_RNI1V5M_0\[8\]/B  BUS_INTERFACE_0/p3/count_RNI1V5M_0\[8\]/Y  BUS_INTERFACE_0/p3/count_RNISNBC1\[4\]/C  BUS_INTERFACE_0/p3/count_RNISNBC1\[4\]/Y  BUS_INTERFACE_0/p3/count_RNI5RP33\[4\]/B  BUS_INTERFACE_0/p3/count_RNI5RP33\[4\]/Y  BUS_INTERFACE_0/p3/count_RNIH3NS3\[10\]/B  BUS_INTERFACE_0/p3/count_RNIH3NS3\[10\]/Y  BUS_INTERFACE_0/p3/count_RNIOJ4P7\[15\]/B  BUS_INTERFACE_0/p3/count_RNIOJ4P7\[15\]/Y  BUS_INTERFACE_0/p3/count_RNIQA4QA\[26\]/B  BUS_INTERFACE_0/p3/count_RNIQA4QA\[26\]/Y  BUS_INTERFACE_0/p3/count_RNO\[31\]/A  BUS_INTERFACE_0/p3/count_RNO\[31\]/Y  BUS_INTERFACE_0/p3/count\[31\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[1\]/CLK  BUS_INTERFACE_0/p3/count\[1\]/Q  BUS_INTERFACE_0/p3/count_RNIEA811_0\[2\]/B  BUS_INTERFACE_0/p3/count_RNIEA811_0\[2\]/Y  BUS_INTERFACE_0/p3/count_RNI93EN1\[6\]/C  BUS_INTERFACE_0/p3/count_RNI93EN1\[6\]/Y  BUS_INTERFACE_0/p3/count_RNI5RP33\[4\]/A  BUS_INTERFACE_0/p3/count_RNI5RP33\[4\]/Y  BUS_INTERFACE_0/p3/count_RNIH3NS3\[10\]/B  BUS_INTERFACE_0/p3/count_RNIH3NS3\[10\]/Y  BUS_INTERFACE_0/p3/count_RNIOJ4P7\[15\]/B  BUS_INTERFACE_0/p3/count_RNIOJ4P7\[15\]/Y  BUS_INTERFACE_0/p3/count_RNIQA4QA\[26\]/B  BUS_INTERFACE_0/p3/count_RNIQA4QA\[26\]/Y  BUS_INTERFACE_0/p3/count_RNO\[31\]/A  BUS_INTERFACE_0/p3/count_RNO\[31\]/Y  BUS_INTERFACE_0/p3/count\[31\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[8\]/CLK  BUS_INTERFACE_0/p3/count\[8\]/Q  BUS_INTERFACE_0/p3/count_RNI1V5M_0\[8\]/A  BUS_INTERFACE_0/p3/count_RNI1V5M_0\[8\]/Y  BUS_INTERFACE_0/p3/count_RNISNBC1\[4\]/C  BUS_INTERFACE_0/p3/count_RNISNBC1\[4\]/Y  BUS_INTERFACE_0/p3/count_RNI5RP33\[4\]/B  BUS_INTERFACE_0/p3/count_RNI5RP33\[4\]/Y  BUS_INTERFACE_0/p3/count_RNIH3NS3\[10\]/B  BUS_INTERFACE_0/p3/count_RNIH3NS3\[10\]/Y  BUS_INTERFACE_0/p3/count_RNIOJ4P7\[15\]/B  BUS_INTERFACE_0/p3/count_RNIOJ4P7\[15\]/Y  BUS_INTERFACE_0/p3/count_RNIQA4QA\[26\]/B  BUS_INTERFACE_0/p3/count_RNIQA4QA\[26\]/Y  BUS_INTERFACE_0/p3/count_RNO\[31\]/A  BUS_INTERFACE_0/p3/count_RNO\[31\]/Y  BUS_INTERFACE_0/p3/count\[31\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/empty_out_RNIC46L/B  CORESPI_0/USPI/URXF/empty_out_RNIC46L/Y  CORESPI_0/USPI/URXF/un1_counter_q_m18_0/B  CORESPI_0/USPI/URXF/un1_counter_q_m18_0/Y  CORESPI_0/USPI/URXF/un1_counter_q_m4/S  CORESPI_0/USPI/URXF/un1_counter_q_m4/Y  CORESPI_0/USPI/URXF/un1_counter_q_m7/B  CORESPI_0/USPI/URXF/un1_counter_q_m7/Y  CORESPI_0/USPI/URXF/un1_counter_q_m10/B  CORESPI_0/USPI/URXF/un1_counter_q_m10/Y  CORESPI_0/USPI/URXF/counter_q_RNI88HDS\[0\]/A  CORESPI_0/USPI/URXF/counter_q_RNI88HDS\[0\]/Y  CORESPI_0/USPI/URXF/counter_q_RNIJ473C1\[0\]/C  CORESPI_0/USPI/URXF/counter_q_RNIJ473C1\[0\]/Y  CORESPI_0/USPI/URXF/full_out_RNO/A  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[0\]/CLK  BUS_INTERFACE_0/p3/count\[0\]/Q  BUS_INTERFACE_0/p3/count_RNIEA811_0\[2\]/C  BUS_INTERFACE_0/p3/count_RNIEA811_0\[2\]/Y  BUS_INTERFACE_0/p3/count_RNI93EN1\[6\]/C  BUS_INTERFACE_0/p3/count_RNI93EN1\[6\]/Y  BUS_INTERFACE_0/p3/count_RNI5RP33\[4\]/A  BUS_INTERFACE_0/p3/count_RNI5RP33\[4\]/Y  BUS_INTERFACE_0/p3/count_RNIH3NS3\[10\]/B  BUS_INTERFACE_0/p3/count_RNIH3NS3\[10\]/Y  BUS_INTERFACE_0/p3/count_RNIOJ4P7\[15\]/B  BUS_INTERFACE_0/p3/count_RNIOJ4P7\[15\]/Y  BUS_INTERFACE_0/p3/count_RNI3TV68\[20\]/A  BUS_INTERFACE_0/p3/count_RNI3TV68\[20\]/Y  BUS_INTERFACE_0/p3/count_RNO_0\[22\]/B  BUS_INTERFACE_0/p3/count_RNO_0\[22\]/Y  BUS_INTERFACE_0/p3/count\[22\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[2\]/CLK  BUS_INTERFACE_0/p3/count\[2\]/Q  BUS_INTERFACE_0/p3/count_RNIEA811_0\[2\]/A  BUS_INTERFACE_0/p3/count_RNIEA811_0\[2\]/Y  BUS_INTERFACE_0/p3/count_RNI93EN1\[6\]/C  BUS_INTERFACE_0/p3/count_RNI93EN1\[6\]/Y  BUS_INTERFACE_0/p3/count_RNI5RP33\[4\]/A  BUS_INTERFACE_0/p3/count_RNI5RP33\[4\]/Y  BUS_INTERFACE_0/p3/count_RNIH3NS3\[10\]/B  BUS_INTERFACE_0/p3/count_RNIH3NS3\[10\]/Y  BUS_INTERFACE_0/p3/count_RNIOJ4P7\[15\]/B  BUS_INTERFACE_0/p3/count_RNIOJ4P7\[15\]/Y  BUS_INTERFACE_0/p3/count_RNIQA4QA\[26\]/B  BUS_INTERFACE_0/p3/count_RNIQA4QA\[26\]/Y  BUS_INTERFACE_0/p3/count_RNO\[31\]/A  BUS_INTERFACE_0/p3/count_RNO\[31\]/Y  BUS_INTERFACE_0/p3/count\[31\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/clr_txfifo/CLK  CORESPI_0/USPI/URF/clr_txfifo/Q  CORESPI_0/USPI/UTXF/full_out_RNI0FPI1_0/B  CORESPI_0/USPI/UTXF/full_out_RNI0FPI1_0/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_1/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_27/A  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_27/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_33/A  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_33/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_21/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_21/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m\[4\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m\[4\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNITMEE\[4\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNITMEE\[4\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNIAK4L4\[4\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNIAK4L4\[4\]/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/B  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/clr_txfifo/CLK  CORESPI_0/USPI/URF/clr_txfifo/Q  CORESPI_0/USPI/UTXF/full_out_RNI0FPI1_0/B  CORESPI_0/USPI/UTXF/full_out_RNI0FPI1_0/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_1/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_27/A  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_27/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_33/A  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_33/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_29/A  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_29/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_26/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_26/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1_RNIDTL64\[5\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_1_RNIDTL64\[5\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNIAK4L4\[4\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNIAK4L4\[4\]/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/B  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIQ4NI/A  CORESPI_0/USPI/URXF/full_out_RNIQ4NI/Y  CORESPI_0/USPI/URXF/full_out_RNIQFAC2/A  CORESPI_0/USPI/URXF/full_out_RNIQFAC2/Y  CORESPI_0/USPI/URXF/un1_counter_q_m1/B  CORESPI_0/USPI/URXF/un1_counter_q_m1/Y  CORESPI_0/USPI/URXF/un1_counter_q_m4/B  CORESPI_0/USPI/URXF/un1_counter_q_m4/Y  CORESPI_0/USPI/URXF/un1_counter_q_m7/B  CORESPI_0/USPI/URXF/un1_counter_q_m7/Y  CORESPI_0/USPI/URXF/un1_counter_q_m10/B  CORESPI_0/USPI/URXF/un1_counter_q_m10/Y  CORESPI_0/USPI/URXF/counter_q_RNI88HDS\[0\]/A  CORESPI_0/USPI/URXF/counter_q_RNI88HDS\[0\]/Y  CORESPI_0/USPI/URXF/counter_q_RNIJ473C1\[0\]/C  CORESPI_0/USPI/URXF/counter_q_RNIJ473C1\[0\]/Y  CORESPI_0/USPI/URXF/full_out_RNO/A  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[0\]/CLK  BUS_INTERFACE_0/p3/count\[0\]/Q  BUS_INTERFACE_0/p3/count_RNIEA811_0\[2\]/C  BUS_INTERFACE_0/p3/count_RNIEA811_0\[2\]/Y  BUS_INTERFACE_0/p3/count_RNI93EN1\[6\]/C  BUS_INTERFACE_0/p3/count_RNI93EN1\[6\]/Y  BUS_INTERFACE_0/p3/count_RNI5RP33\[4\]/A  BUS_INTERFACE_0/p3/count_RNI5RP33\[4\]/Y  BUS_INTERFACE_0/p3/count_RNIH3NS3\[10\]/B  BUS_INTERFACE_0/p3/count_RNIH3NS3\[10\]/Y  BUS_INTERFACE_0/p3/count_RNIOJ4P7\[15\]/B  BUS_INTERFACE_0/p3/count_RNIOJ4P7\[15\]/Y  BUS_INTERFACE_0/p3/count_RNO\[26\]/A  BUS_INTERFACE_0/p3/count_RNO\[26\]/Y  BUS_INTERFACE_0/p3/count\[26\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[0\]/CLK  BUS_INTERFACE_0/p3/count\[0\]/Q  BUS_INTERFACE_0/p3/count_RNIEA811_0\[2\]/C  BUS_INTERFACE_0/p3/count_RNIEA811_0\[2\]/Y  BUS_INTERFACE_0/p3/count_RNI93EN1\[6\]/C  BUS_INTERFACE_0/p3/count_RNI93EN1\[6\]/Y  BUS_INTERFACE_0/p3/count_RNI5RP33\[4\]/A  BUS_INTERFACE_0/p3/count_RNI5RP33\[4\]/Y  BUS_INTERFACE_0/p3/count_RNIH3NS3\[10\]/B  BUS_INTERFACE_0/p3/count_RNIH3NS3\[10\]/Y  BUS_INTERFACE_0/p3/count_RNIOJ4P7\[15\]/B  BUS_INTERFACE_0/p3/count_RNIOJ4P7\[15\]/Y  BUS_INTERFACE_0/p3/count_RNO\[24\]/A  BUS_INTERFACE_0/p3/count_RNO\[24\]/Y  BUS_INTERFACE_0/p3/count\[24\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[0\]/CLK  BUS_INTERFACE_0/p3/count\[0\]/Q  BUS_INTERFACE_0/p3/count_RNIEA811_0\[2\]/C  BUS_INTERFACE_0/p3/count_RNIEA811_0\[2\]/Y  BUS_INTERFACE_0/p3/count_RNI93EN1\[6\]/C  BUS_INTERFACE_0/p3/count_RNI93EN1\[6\]/Y  BUS_INTERFACE_0/p3/count_RNI5RP33\[4\]/A  BUS_INTERFACE_0/p3/count_RNI5RP33\[4\]/Y  BUS_INTERFACE_0/p3/count_RNIH3NS3\[10\]/B  BUS_INTERFACE_0/p3/count_RNIH3NS3\[10\]/Y  BUS_INTERFACE_0/p3/count_RNIOJ4P7\[15\]/B  BUS_INTERFACE_0/p3/count_RNIOJ4P7\[15\]/Y  BUS_INTERFACE_0/p3/count_RNO\[23\]/A  BUS_INTERFACE_0/p3/count_RNO\[23\]/Y  BUS_INTERFACE_0/p3/count\[23\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[0\]/CLK  BUS_INTERFACE_0/p3/count\[0\]/Q  BUS_INTERFACE_0/p3/count_RNIEA811_0\[2\]/C  BUS_INTERFACE_0/p3/count_RNIEA811_0\[2\]/Y  BUS_INTERFACE_0/p3/count_RNI93EN1\[6\]/C  BUS_INTERFACE_0/p3/count_RNI93EN1\[6\]/Y  BUS_INTERFACE_0/p3/count_RNI5RP33\[4\]/A  BUS_INTERFACE_0/p3/count_RNI5RP33\[4\]/Y  BUS_INTERFACE_0/p3/count_RNIH3NS3\[10\]/B  BUS_INTERFACE_0/p3/count_RNIH3NS3\[10\]/Y  BUS_INTERFACE_0/p3/count_RNIOJ4P7\[15\]/B  BUS_INTERFACE_0/p3/count_RNIOJ4P7\[15\]/Y  BUS_INTERFACE_0/p3/count_RNO\[20\]/B  BUS_INTERFACE_0/p3/count_RNO\[20\]/Y  BUS_INTERFACE_0/p3/count\[20\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/clr_txfifo/CLK  CORESPI_0/USPI/URF/clr_txfifo/Q  CORESPI_0/USPI/UTXF/full_out_RNI0FPI1_0/B  CORESPI_0/USPI/UTXF/full_out_RNI0FPI1_0/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_1/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_27/A  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_27/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_23/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_23/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m\[2\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m\[2\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNIRKEE\[2\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNIRKEE\[2\]/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_0/C  CORESPI_0/USPI/UTXF/empty_out_RNO_0/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/A  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[3\]/CLK  BUS_INTERFACE_0/p3/count\[3\]/Q  BUS_INTERFACE_0/p3/count_RNI93EN1\[6\]/B  BUS_INTERFACE_0/p3/count_RNI93EN1\[6\]/Y  BUS_INTERFACE_0/p3/count_RNI5RP33\[4\]/A  BUS_INTERFACE_0/p3/count_RNI5RP33\[4\]/Y  BUS_INTERFACE_0/p3/count_RNIH3NS3\[10\]/B  BUS_INTERFACE_0/p3/count_RNIH3NS3\[10\]/Y  BUS_INTERFACE_0/p3/count_RNIOJ4P7\[15\]/B  BUS_INTERFACE_0/p3/count_RNIOJ4P7\[15\]/Y  BUS_INTERFACE_0/p3/count_RNIQA4QA\[26\]/B  BUS_INTERFACE_0/p3/count_RNIQA4QA\[26\]/Y  BUS_INTERFACE_0/p3/count_RNO\[31\]/A  BUS_INTERFACE_0/p3/count_RNO\[31\]/Y  BUS_INTERFACE_0/p3/count\[31\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI101B\[1\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI101B\[1\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJHHG\[2\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJHHG\[2\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI642M\[3\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI642M\[3\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNISO4C1\[7\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNISO4C1\[7\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIKGLH1\[8\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIKGLH1\[8\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNID96N1\[9\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNID96N1\[9\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIEV5T1\[10\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIEV5T1\[10\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[0\]/CLK  BUS_INTERFACE_0/p3/count\[0\]/Q  BUS_INTERFACE_0/p3/count_RNIEA811_0\[2\]/C  BUS_INTERFACE_0/p3/count_RNIEA811_0\[2\]/Y  BUS_INTERFACE_0/p3/count_RNI93EN1\[6\]/C  BUS_INTERFACE_0/p3/count_RNI93EN1\[6\]/Y  BUS_INTERFACE_0/p3/count_RNI5RP33\[4\]/A  BUS_INTERFACE_0/p3/count_RNI5RP33\[4\]/Y  BUS_INTERFACE_0/p3/count_RNIH3NS3\[10\]/B  BUS_INTERFACE_0/p3/count_RNIH3NS3\[10\]/Y  BUS_INTERFACE_0/p3/count_RNIOJ4P7\[15\]/B  BUS_INTERFACE_0/p3/count_RNIOJ4P7\[15\]/Y  BUS_INTERFACE_0/p3/count_RNO_0\[25\]/B  BUS_INTERFACE_0/p3/count_RNO_0\[25\]/Y  BUS_INTERFACE_0/p3/count\[25\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/empty_out_RNIC46L/B  CORESPI_0/USPI/URXF/empty_out_RNIC46L/Y  CORESPI_0/USPI/URXF/full_out_RNIQFAC2/B  CORESPI_0/USPI/URXF/full_out_RNIQFAC2/Y  CORESPI_0/USPI/URXF/un1_counter_q_m1/B  CORESPI_0/USPI/URXF/un1_counter_q_m1/Y  CORESPI_0/USPI/URXF/un1_counter_q_m4/B  CORESPI_0/USPI/URXF/un1_counter_q_m4/Y  CORESPI_0/USPI/URXF/un1_counter_q_m7/B  CORESPI_0/USPI/URXF/un1_counter_q_m7/Y  CORESPI_0/USPI/URXF/un1_counter_q_m10/B  CORESPI_0/USPI/URXF/un1_counter_q_m10/Y  CORESPI_0/USPI/URXF/counter_q_RNO\[4\]/A  CORESPI_0/USPI/URXF/counter_q_RNO\[4\]/Y  CORESPI_0/USPI/URXF/counter_q\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[5\]/CLK  BUS_INTERFACE_0/p3/count\[5\]/Q  BUS_INTERFACE_0/p3/count_RNISNBC1\[4\]/A  BUS_INTERFACE_0/p3/count_RNISNBC1\[4\]/Y  BUS_INTERFACE_0/p3/count_RNI5RP33\[4\]/B  BUS_INTERFACE_0/p3/count_RNI5RP33\[4\]/Y  BUS_INTERFACE_0/p3/count_RNIH3NS3\[10\]/B  BUS_INTERFACE_0/p3/count_RNIH3NS3\[10\]/Y  BUS_INTERFACE_0/p3/count_RNIOJ4P7\[15\]/B  BUS_INTERFACE_0/p3/count_RNIOJ4P7\[15\]/Y  BUS_INTERFACE_0/p3/count_RNIQA4QA\[26\]/B  BUS_INTERFACE_0/p3/count_RNIQA4QA\[26\]/Y  BUS_INTERFACE_0/p3/count_RNO\[31\]/A  BUS_INTERFACE_0/p3/count_RNO\[31\]/Y  BUS_INTERFACE_0/p3/count\[31\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNIGBN21\[2\]/C  CORESPI_0/USPI/UCC/mtx_bitsel_RNIGBN21\[2\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNIB3SP1\[0\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNIB3SP1\[0\]/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNI0J1I2/B  CORESPI_0/USPI/UCC/spi_clk_tick_RNI0J1I2/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNIFDDC4/B  CORESPI_0/USPI/UCC/spi_clk_tick_RNIFDDC4/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[1\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[1\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/full_out/CLK  CORESPI_0/USPI/UTXF/full_out/Q  CORESPI_0/USPI/UTXF/full_out_RNI0FPI1_0/C  CORESPI_0/USPI/UTXF/full_out_RNI0FPI1_0/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_1/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_27/A  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_27/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_33/A  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_33/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_21/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_21/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m\[4\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m\[4\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNITMEE\[4\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNITMEE\[4\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNIAK4L4\[4\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNIAK4L4\[4\]/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/B  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[4\]/CLK  BUS_INTERFACE_0/p3/count\[4\]/Q  BUS_INTERFACE_0/p3/count_RNISNBC1\[4\]/B  BUS_INTERFACE_0/p3/count_RNISNBC1\[4\]/Y  BUS_INTERFACE_0/p3/count_RNI5RP33\[4\]/B  BUS_INTERFACE_0/p3/count_RNI5RP33\[4\]/Y  BUS_INTERFACE_0/p3/count_RNIH3NS3\[10\]/B  BUS_INTERFACE_0/p3/count_RNIH3NS3\[10\]/Y  BUS_INTERFACE_0/p3/count_RNIOJ4P7\[15\]/B  BUS_INTERFACE_0/p3/count_RNIOJ4P7\[15\]/Y  BUS_INTERFACE_0/p3/count_RNIQA4QA\[26\]/B  BUS_INTERFACE_0/p3/count_RNIQA4QA\[26\]/Y  BUS_INTERFACE_0/p3/count_RNO\[31\]/A  BUS_INTERFACE_0/p3/count_RNO\[31\]/Y  BUS_INTERFACE_0/p3/count\[31\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[6\]/CLK  BUS_INTERFACE_0/p3/count\[6\]/Q  BUS_INTERFACE_0/p3/count_RNI93EN1\[6\]/A  BUS_INTERFACE_0/p3/count_RNI93EN1\[6\]/Y  BUS_INTERFACE_0/p3/count_RNI5RP33\[4\]/A  BUS_INTERFACE_0/p3/count_RNI5RP33\[4\]/Y  BUS_INTERFACE_0/p3/count_RNIH3NS3\[10\]/B  BUS_INTERFACE_0/p3/count_RNIH3NS3\[10\]/Y  BUS_INTERFACE_0/p3/count_RNIOJ4P7\[15\]/B  BUS_INTERFACE_0/p3/count_RNIOJ4P7\[15\]/Y  BUS_INTERFACE_0/p3/count_RNIQA4QA\[26\]/B  BUS_INTERFACE_0/p3/count_RNIQA4QA\[26\]/Y  BUS_INTERFACE_0/p3/count_RNO\[31\]/A  BUS_INTERFACE_0/p3/count_RNO\[31\]/Y  BUS_INTERFACE_0/p3/count\[31\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[0\]/CLK  BUS_INTERFACE_0/p3/count\[0\]/Q  BUS_INTERFACE_0/p3/count_RNIEA811_0\[2\]/C  BUS_INTERFACE_0/p3/count_RNIEA811_0\[2\]/Y  BUS_INTERFACE_0/p3/count_RNI93EN1\[6\]/C  BUS_INTERFACE_0/p3/count_RNI93EN1\[6\]/Y  BUS_INTERFACE_0/p3/count_RNI5RP33\[4\]/A  BUS_INTERFACE_0/p3/count_RNI5RP33\[4\]/Y  BUS_INTERFACE_0/p3/count_RNIH3NS3\[10\]/B  BUS_INTERFACE_0/p3/count_RNIH3NS3\[10\]/Y  BUS_INTERFACE_0/p3/count_RNIOJ4P7\[15\]/B  BUS_INTERFACE_0/p3/count_RNIOJ4P7\[15\]/Y  BUS_INTERFACE_0/p3/count_RNI3TV68\[20\]/A  BUS_INTERFACE_0/p3/count_RNI3TV68\[20\]/Y  BUS_INTERFACE_0/p3/count\[21\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNIGBN21\[2\]/C  CORESPI_0/USPI/UCC/mtx_bitsel_RNIGBN21\[2\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNIB3SP1\[0\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNIB3SP1\[0\]/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNI0J1I2/B  CORESPI_0/USPI/UCC/spi_clk_tick_RNI0J1I2/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNIFDDC4/B  CORESPI_0/USPI/UCC/spi_clk_tick_RNIFDDC4/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[3\]/C  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[3\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNIGBN21\[2\]/C  CORESPI_0/USPI/UCC/mtx_bitsel_RNIGBN21\[2\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNIB3SP1\[0\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNIB3SP1\[0\]/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNI0J1I2/B  CORESPI_0/USPI/UCC/spi_clk_tick_RNI0J1I2/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNIFDDC4/B  CORESPI_0/USPI/UCC/spi_clk_tick_RNIFDDC4/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[2\]/C  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[2\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNIGBN21\[2\]/C  CORESPI_0/USPI/UCC/mtx_bitsel_RNIGBN21\[2\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNIB3SP1\[0\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNIB3SP1\[0\]/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNI0J1I2/B  CORESPI_0/USPI/UCC/spi_clk_tick_RNI0J1I2/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNIFDDC4/B  CORESPI_0/USPI/UCC/spi_clk_tick_RNIFDDC4/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[4\]/C  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[4\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/clr_txfifo/CLK  CORESPI_0/USPI/URF/clr_txfifo/Q  CORESPI_0/USPI/UTXF/full_out_RNI0FPI1_0/B  CORESPI_0/USPI/UTXF/full_out_RNI0FPI1_0/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_1/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_27/A  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_27/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_28/A  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_28/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_22/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_22/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m\[3\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m\[3\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNISLEE\[3\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNISLEE\[3\]/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/C  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/full_out/CLK  CORESPI_0/USPI/URXF/full_out/Q  CORESPI_0/USPI/URXF/full_out_RNIQ4NI/B  CORESPI_0/USPI/URXF/full_out_RNIQ4NI/Y  CORESPI_0/USPI/URXF/full_out_RNIQFAC2/A  CORESPI_0/USPI/URXF/full_out_RNIQFAC2/Y  CORESPI_0/USPI/URXF/un1_counter_q_m1/B  CORESPI_0/USPI/URXF/un1_counter_q_m1/Y  CORESPI_0/USPI/URXF/un1_counter_q_m4/B  CORESPI_0/USPI/URXF/un1_counter_q_m4/Y  CORESPI_0/USPI/URXF/un1_counter_q_m7/B  CORESPI_0/USPI/URXF/un1_counter_q_m7/Y  CORESPI_0/USPI/URXF/un1_counter_q_m10/B  CORESPI_0/USPI/URXF/un1_counter_q_m10/Y  CORESPI_0/USPI/URXF/counter_q_RNI88HDS\[0\]/A  CORESPI_0/USPI/URXF/counter_q_RNI88HDS\[0\]/Y  CORESPI_0/USPI/URXF/counter_q_RNIJ473C1\[0\]/C  CORESPI_0/USPI/URXF/counter_q_RNIJ473C1\[0\]/Y  CORESPI_0/USPI/URXF/full_out_RNO/A  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI101B\[1\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI101B\[1\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJHHG\[2\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJHHG\[2\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI642M\[3\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI642M\[3\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNISO4C1\[7\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNISO4C1\[7\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIKGLH1\[8\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIKGLH1\[8\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNID96N1\[9\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNID96N1\[9\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIEV5T1\[10\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIEV5T1\[10\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/empty_out_RNIC46L/B  CORESPI_0/USPI/URXF/empty_out_RNIC46L/Y  CORESPI_0/USPI/URXF/un1_counter_q_m18_0/B  CORESPI_0/USPI/URXF/un1_counter_q_m18_0/Y  CORESPI_0/USPI/URXF/counter_q_RNIJKC15\[0\]/C  CORESPI_0/USPI/URXF/counter_q_RNIJKC15\[0\]/Y  CORESPI_0/USPI/URXF/counter_q_RNIUOTCF\[0\]/C  CORESPI_0/USPI/URXF/counter_q_RNIUOTCF\[0\]/Y  CORESPI_0/USPI/URXF/counter_q_RNI88HDS\[0\]/C  CORESPI_0/USPI/URXF/counter_q_RNI88HDS\[0\]/Y  CORESPI_0/USPI/URXF/counter_q_RNIJ473C1\[0\]/C  CORESPI_0/USPI/URXF/counter_q_RNIJ473C1\[0\]/Y  CORESPI_0/USPI/URXF/full_out_RNO/A  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[8\]/CLK  BUS_INTERFACE_0/p2/count\[8\]/Q  BUS_INTERFACE_0/p2/count_RNI1FTB\[8\]/B  BUS_INTERFACE_0/p2/count_RNI1FTB\[8\]/Y  BUS_INTERFACE_0/p2/count_RNIEIK01\[10\]/C  BUS_INTERFACE_0/p2/count_RNIEIK01\[10\]/Y  BUS_INTERFACE_0/p2/count_RNIGTB42\[2\]/B  BUS_INTERFACE_0/p2/count_RNIGTB42\[2\]/Y  BUS_INTERFACE_0/p2/count_RNIEK2C3\[15\]/C  BUS_INTERFACE_0/p2/count_RNIEK2C3\[15\]/Y  BUS_INTERFACE_0/p2/count_RNIPKGG3\[21\]/A  BUS_INTERFACE_0/p2/count_RNIPKGG3\[21\]/Y  BUS_INTERFACE_0/p2/count_RNI5MUK3\[22\]/B  BUS_INTERFACE_0/p2/count_RNI5MUK3\[22\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[24\]/B  BUS_INTERFACE_0/p2/count_RNO_0\[24\]/Y  BUS_INTERFACE_0/p2/count\[24\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[9\]/CLK  BUS_INTERFACE_0/p2/count\[9\]/Q  BUS_INTERFACE_0/p2/count_RNI1FTB\[8\]/A  BUS_INTERFACE_0/p2/count_RNI1FTB\[8\]/Y  BUS_INTERFACE_0/p2/count_RNIEIK01\[10\]/C  BUS_INTERFACE_0/p2/count_RNIEIK01\[10\]/Y  BUS_INTERFACE_0/p2/count_RNIGTB42\[2\]/B  BUS_INTERFACE_0/p2/count_RNIGTB42\[2\]/Y  BUS_INTERFACE_0/p2/count_RNIEK2C3\[15\]/C  BUS_INTERFACE_0/p2/count_RNIEK2C3\[15\]/Y  BUS_INTERFACE_0/p2/count_RNIPKGG3\[21\]/A  BUS_INTERFACE_0/p2/count_RNIPKGG3\[21\]/Y  BUS_INTERFACE_0/p2/count_RNI5MUK3\[22\]/B  BUS_INTERFACE_0/p2/count_RNI5MUK3\[22\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[24\]/B  BUS_INTERFACE_0/p2/count_RNO_0\[24\]/Y  BUS_INTERFACE_0/p2/count\[24\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[6\]/CLK  BUS_INTERFACE_0/p2/count\[6\]/Q  BUS_INTERFACE_0/p2/count_RNI7IBA\[10\]/B  BUS_INTERFACE_0/p2/count_RNI7IBA\[10\]/Y  BUS_INTERFACE_0/p2/count_RNIEIK01\[10\]/A  BUS_INTERFACE_0/p2/count_RNIEIK01\[10\]/Y  BUS_INTERFACE_0/p2/count_RNIGTB42\[2\]/B  BUS_INTERFACE_0/p2/count_RNIGTB42\[2\]/Y  BUS_INTERFACE_0/p2/count_RNIEK2C3\[15\]/C  BUS_INTERFACE_0/p2/count_RNIEK2C3\[15\]/Y  BUS_INTERFACE_0/p2/count_RNIPKGG3\[21\]/A  BUS_INTERFACE_0/p2/count_RNIPKGG3\[21\]/Y  BUS_INTERFACE_0/p2/count_RNI5MUK3\[22\]/B  BUS_INTERFACE_0/p2/count_RNI5MUK3\[22\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[24\]/B  BUS_INTERFACE_0/p2/count_RNO_0\[24\]/Y  BUS_INTERFACE_0/p2/count\[24\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[3\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[3\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNIGBN21\[2\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNIGBN21\[2\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNIB3SP1\[0\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNIB3SP1\[0\]/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNI0J1I2/B  CORESPI_0/USPI/UCC/spi_clk_tick_RNI0J1I2/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNIFDDC4/B  CORESPI_0/USPI/UCC/spi_clk_tick_RNIFDDC4/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[1\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[1\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[10\]/CLK  BUS_INTERFACE_0/p2/count\[10\]/Q  BUS_INTERFACE_0/p2/count_RNI7IBA\[10\]/A  BUS_INTERFACE_0/p2/count_RNI7IBA\[10\]/Y  BUS_INTERFACE_0/p2/count_RNIEIK01\[10\]/A  BUS_INTERFACE_0/p2/count_RNIEIK01\[10\]/Y  BUS_INTERFACE_0/p2/count_RNIGTB42\[2\]/B  BUS_INTERFACE_0/p2/count_RNIGTB42\[2\]/Y  BUS_INTERFACE_0/p2/count_RNIEK2C3\[15\]/C  BUS_INTERFACE_0/p2/count_RNIEK2C3\[15\]/Y  BUS_INTERFACE_0/p2/count_RNIPKGG3\[21\]/A  BUS_INTERFACE_0/p2/count_RNIPKGG3\[21\]/Y  BUS_INTERFACE_0/p2/count_RNI5MUK3\[22\]/B  BUS_INTERFACE_0/p2/count_RNI5MUK3\[22\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[24\]/B  BUS_INTERFACE_0/p2/count_RNO_0\[24\]/Y  BUS_INTERFACE_0/p2/count\[24\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[3\]/CLK  BUS_INTERFACE_0/p2/count\[3\]/Q  BUS_INTERFACE_0/p2/count_RNIO5TB\[5\]/B  BUS_INTERFACE_0/p2/count_RNIO5TB\[5\]/Y  BUS_INTERFACE_0/p2/count_RNIHCQN\[2\]/C  BUS_INTERFACE_0/p2/count_RNIHCQN\[2\]/Y  BUS_INTERFACE_0/p2/count_RNIGTB42\[2\]/A  BUS_INTERFACE_0/p2/count_RNIGTB42\[2\]/Y  BUS_INTERFACE_0/p2/count_RNIEK2C3\[15\]/C  BUS_INTERFACE_0/p2/count_RNIEK2C3\[15\]/Y  BUS_INTERFACE_0/p2/count_RNIPKGG3\[21\]/A  BUS_INTERFACE_0/p2/count_RNIPKGG3\[21\]/Y  BUS_INTERFACE_0/p2/count_RNI5MUK3\[22\]/B  BUS_INTERFACE_0/p2/count_RNI5MUK3\[22\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[24\]/B  BUS_INTERFACE_0/p2/count_RNO_0\[24\]/Y  BUS_INTERFACE_0/p2/count\[24\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/empty_out_RNIC46L/B  CORESPI_0/USPI/URXF/empty_out_RNIC46L/Y  CORESPI_0/USPI/URXF/un1_counter_q_m16_0/B  CORESPI_0/USPI/URXF/un1_counter_q_m16_0/Y  CORESPI_0/USPI/URXF/un1_counter_q_m7/S  CORESPI_0/USPI/URXF/un1_counter_q_m7/Y  CORESPI_0/USPI/URXF/un1_counter_q_m10/B  CORESPI_0/USPI/URXF/un1_counter_q_m10/Y  CORESPI_0/USPI/URXF/counter_q_RNI88HDS\[0\]/A  CORESPI_0/USPI/URXF/counter_q_RNI88HDS\[0\]/Y  CORESPI_0/USPI/URXF/counter_q_RNIJ473C1\[0\]/C  CORESPI_0/USPI/URXF/counter_q_RNIJ473C1\[0\]/Y  CORESPI_0/USPI/URXF/full_out_RNO/A  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[12\]/CLK  BUS_INTERFACE_0/p2/count\[12\]/Q  BUS_INTERFACE_0/p2/count_RNI77AD\[31\]/C  BUS_INTERFACE_0/p2/count_RNI77AD\[31\]/Y  BUS_INTERFACE_0/p2/count_RNI094M\[13\]/A  BUS_INTERFACE_0/p2/count_RNI094M\[13\]/Y  BUS_INTERFACE_0/p2/count_RNIURR71\[13\]/C  BUS_INTERFACE_0/p2/count_RNIURR71\[13\]/Y  BUS_INTERFACE_0/p2/count_RNIPOSE3\[1\]/A  BUS_INTERFACE_0/p2/count_RNIPOSE3\[1\]/Y  BUS_INTERFACE_0/p2/count_RNIRS6V3\[0\]/B  BUS_INTERFACE_0/p2/count_RNIRS6V3\[0\]/Y  BUS_INTERFACE_0/p2/count_RNIO74B4\[6\]/B  BUS_INTERFACE_0/p2/count_RNIO74B4\[6\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[3\]/B  BUS_INTERFACE_0/p2/count_RNO_0\[3\]/Y  BUS_INTERFACE_0/p2/count_RNO\[3\]/C  BUS_INTERFACE_0/p2/count_RNO\[3\]/Y  BUS_INTERFACE_0/p2/count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[6\]/CLK  BUS_INTERFACE_0/hit_count\[6\]/Q  BUS_INTERFACE_0/hit_count_RNIDLJV\[11\]/C  BUS_INTERFACE_0/hit_count_RNIDLJV\[11\]/Y  BUS_INTERFACE_0/hit_count_RNIEFBQ1\[4\]/C  BUS_INTERFACE_0/hit_count_RNIEFBQ1\[4\]/Y  BUS_INTERFACE_0/hit_count_RNI0PUN4\[3\]/A  BUS_INTERFACE_0/hit_count_RNI0PUN4\[3\]/Y  BUS_INTERFACE_0/hit_count_RNI5KI56\[16\]/B  BUS_INTERFACE_0/hit_count_RNI5KI56\[16\]/Y  BUS_INTERFACE_0/hit_count_RNIEPQN6\[18\]/B  BUS_INTERFACE_0/hit_count_RNIEPQN6\[18\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[20\]/A  BUS_INTERFACE_0/hit_count_RNO_0\[20\]/Y  BUS_INTERFACE_0/hit_count_RNO\[20\]/B  BUS_INTERFACE_0/hit_count_RNO\[20\]/Y  BUS_INTERFACE_0/hit_count\[20\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[2\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[2\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNIGBN21\[2\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNIGBN21\[2\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNIB3SP1\[0\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNIB3SP1\[0\]/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNI0J1I2/B  CORESPI_0/USPI/UCC/spi_clk_tick_RNI0J1I2/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNIFDDC4/B  CORESPI_0/USPI/UCC/spi_clk_tick_RNIFDDC4/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[1\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[1\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[5\]/CLK  BUS_INTERFACE_0/p2/count\[5\]/Q  BUS_INTERFACE_0/p2/count_RNIO5TB\[5\]/A  BUS_INTERFACE_0/p2/count_RNIO5TB\[5\]/Y  BUS_INTERFACE_0/p2/count_RNIHCQN\[2\]/C  BUS_INTERFACE_0/p2/count_RNIHCQN\[2\]/Y  BUS_INTERFACE_0/p2/count_RNIGTB42\[2\]/A  BUS_INTERFACE_0/p2/count_RNIGTB42\[2\]/Y  BUS_INTERFACE_0/p2/count_RNIEK2C3\[15\]/C  BUS_INTERFACE_0/p2/count_RNIEK2C3\[15\]/Y  BUS_INTERFACE_0/p2/count_RNIPKGG3\[21\]/A  BUS_INTERFACE_0/p2/count_RNIPKGG3\[21\]/Y  BUS_INTERFACE_0/p2/count_RNI5MUK3\[22\]/B  BUS_INTERFACE_0/p2/count_RNI5MUK3\[22\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[24\]/B  BUS_INTERFACE_0/p2/count_RNO_0\[24\]/Y  BUS_INTERFACE_0/p2/count\[24\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI101B\[1\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI101B\[1\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJHHG\[2\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJHHG\[2\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI642M\[3\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI642M\[3\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNISO4C1\[7\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNISO4C1\[7\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJE592_0\[9\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJE592_0\[9\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_1\[12\]/S  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_1\[12\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/C  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI101B\[1\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI101B\[1\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJHHG\[2\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJHHG\[2\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI642M\[3\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI642M\[3\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNISO4C1\[7\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNISO4C1\[7\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJE592_0\[9\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJE592_0\[9\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[5\]/S  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[5\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[5\]/C  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[5\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI101B\[1\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI101B\[1\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJHHG\[2\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJHHG\[2\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI642M\[3\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI642M\[3\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNISO4C1\[7\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNISO4C1\[7\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJE592_0\[9\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJE592_0\[9\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[4\]/S  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[4\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[4\]/C  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[4\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[2\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[2\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNIGBN21\[2\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNIGBN21\[2\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNIB3SP1\[0\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNIB3SP1\[0\]/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNI0J1I2/B  CORESPI_0/USPI/UCC/spi_clk_tick_RNI0J1I2/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNIFDDC4/B  CORESPI_0/USPI/UCC/spi_clk_tick_RNIFDDC4/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[0\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[0\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[4\]/CLK  BUS_INTERFACE_0/p2/count\[4\]/Q  BUS_INTERFACE_0/p2/count_RNI6HBA\[11\]/B  BUS_INTERFACE_0/p2/count_RNI6HBA\[11\]/Y  BUS_INTERFACE_0/p2/count_RNIEIK01\[10\]/B  BUS_INTERFACE_0/p2/count_RNIEIK01\[10\]/Y  BUS_INTERFACE_0/p2/count_RNIGTB42\[2\]/B  BUS_INTERFACE_0/p2/count_RNIGTB42\[2\]/Y  BUS_INTERFACE_0/p2/count_RNIEK2C3\[15\]/C  BUS_INTERFACE_0/p2/count_RNIEK2C3\[15\]/Y  BUS_INTERFACE_0/p2/count_RNIPKGG3\[21\]/A  BUS_INTERFACE_0/p2/count_RNIPKGG3\[21\]/Y  BUS_INTERFACE_0/p2/count_RNI5MUK3\[22\]/B  BUS_INTERFACE_0/p2/count_RNI5MUK3\[22\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[24\]/B  BUS_INTERFACE_0/p2/count_RNO_0\[24\]/Y  BUS_INTERFACE_0/p2/count\[24\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI101B\[1\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI101B\[1\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJHHG\[2\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJHHG\[2\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI642M\[3\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI642M\[3\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNISO4C1\[7\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNISO4C1\[7\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJE592\[9\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJE592\[9\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[3\]/S  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[3\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[3\]/C  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[3\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI101B\[1\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI101B\[1\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJHHG\[2\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJHHG\[2\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI642M\[3\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI642M\[3\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNISO4C1\[7\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNISO4C1\[7\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIKGLH1\[8\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIKGLH1\[8\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNID96N1\[9\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNID96N1\[9\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIEV5T1\[10\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIEV5T1\[10\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[11\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[11\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI101B\[1\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI101B\[1\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJHHG\[2\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJHHG\[2\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI642M\[3\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI642M\[3\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNISO4C1\[7\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNISO4C1\[7\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJE592_0\[9\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJE592_0\[9\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[1\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[1\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI101B\[1\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI101B\[1\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJHHG\[2\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJHHG\[2\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI642M\[3\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI642M\[3\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNISO4C1\[7\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNISO4C1\[7\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJE592_0\[9\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJE592_0\[9\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[2\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[2\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[7\]/CLK  BUS_INTERFACE_0/hit_count\[7\]/Q  BUS_INTERFACE_0/hit_count_RNI81OQ\[9\]/A  BUS_INTERFACE_0/hit_count_RNI81OQ\[9\]/Y  BUS_INTERFACE_0/hit_count_RNIBTFL1\[3\]/C  BUS_INTERFACE_0/hit_count_RNIBTFL1\[3\]/Y  BUS_INTERFACE_0/hit_count_RNI0PUN4\[3\]/B  BUS_INTERFACE_0/hit_count_RNI0PUN4\[3\]/Y  BUS_INTERFACE_0/hit_count_RNI5KI56\[16\]/B  BUS_INTERFACE_0/hit_count_RNI5KI56\[16\]/Y  BUS_INTERFACE_0/hit_count_RNIEPQN6\[18\]/B  BUS_INTERFACE_0/hit_count_RNIEPQN6\[18\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[20\]/A  BUS_INTERFACE_0/hit_count_RNO_0\[20\]/Y  BUS_INTERFACE_0/hit_count_RNO\[20\]/B  BUS_INTERFACE_0/hit_count_RNO\[20\]/Y  BUS_INTERFACE_0/hit_count\[20\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[0\]/CLK  BUS_INTERFACE_0/hit_count\[0\]/Q  BUS_INTERFACE_0/hit_count_RNI7C381\[2\]/B  BUS_INTERFACE_0/hit_count_RNI7C381\[2\]/Y  BUS_INTERFACE_0/hit_count_RNI0PUN4\[3\]/C  BUS_INTERFACE_0/hit_count_RNI0PUN4\[3\]/Y  BUS_INTERFACE_0/hit_count_RNI5KI56\[16\]/B  BUS_INTERFACE_0/hit_count_RNI5KI56\[16\]/Y  BUS_INTERFACE_0/hit_count_RNIEPQN6\[18\]/B  BUS_INTERFACE_0/hit_count_RNIEPQN6\[18\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[20\]/A  BUS_INTERFACE_0/hit_count_RNO_0\[20\]/Y  BUS_INTERFACE_0/hit_count_RNO\[20\]/B  BUS_INTERFACE_0/hit_count_RNO\[20\]/Y  BUS_INTERFACE_0/hit_count\[20\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI101B\[1\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI101B\[1\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJHHG\[2\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJHHG\[2\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI642M\[3\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI642M\[3\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNISO4C1\[7\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNISO4C1\[7\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJE592\[9\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJE592\[9\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[11\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[11\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI101B\[1\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI101B\[1\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJHHG\[2\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJHHG\[2\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI642M\[3\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI642M\[3\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNISO4C1\[7\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNISO4C1\[7\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJE592\[9\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJE592\[9\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[10\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[10\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI101B\[1\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI101B\[1\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJHHG\[2\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJHHG\[2\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI642M\[3\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI642M\[3\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNISO4C1\[7\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNISO4C1\[7\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJE592\[9\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJE592\[9\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[9\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[9\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI101B\[1\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI101B\[1\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJHHG\[2\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJHHG\[2\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI642M\[3\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI642M\[3\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNISO4C1\[7\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNISO4C1\[7\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJE592\[9\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJE592\[9\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[7\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[7\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI101B\[1\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI101B\[1\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJHHG\[2\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJHHG\[2\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI642M\[3\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI642M\[3\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNISO4C1\[7\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNISO4C1\[7\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJE592\[9\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJE592\[9\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[6\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[6\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI101B\[1\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI101B\[1\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJHHG\[2\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJHHG\[2\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI642M\[3\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI642M\[3\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNISO4C1\[7\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNISO4C1\[7\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJE592\[9\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJE592\[9\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[5\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[5\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI101B\[1\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI101B\[1\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJHHG\[2\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJHHG\[2\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI642M\[3\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI642M\[3\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNISO4C1\[7\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNISO4C1\[7\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJE592\[9\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJE592\[9\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[4\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[4\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI101B\[1\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI101B\[1\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJHHG\[2\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJHHG\[2\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI642M\[3\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI642M\[3\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNISO4C1\[7\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNISO4C1\[7\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJE592\[9\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJE592\[9\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[3\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[3\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI101B\[1\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI101B\[1\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJHHG\[2\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJHHG\[2\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI642M\[3\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI642M\[3\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNISO4C1\[7\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNISO4C1\[7\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJE592\[9\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJE592\[9\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[9\]/CLK  BUS_INTERFACE_0/hit_count\[9\]/Q  BUS_INTERFACE_0/hit_count_RNI81OQ\[9\]/B  BUS_INTERFACE_0/hit_count_RNI81OQ\[9\]/Y  BUS_INTERFACE_0/hit_count_RNIBTFL1\[3\]/C  BUS_INTERFACE_0/hit_count_RNIBTFL1\[3\]/Y  BUS_INTERFACE_0/hit_count_RNI0PUN4\[3\]/B  BUS_INTERFACE_0/hit_count_RNI0PUN4\[3\]/Y  BUS_INTERFACE_0/hit_count_RNI5KI56\[16\]/B  BUS_INTERFACE_0/hit_count_RNI5KI56\[16\]/Y  BUS_INTERFACE_0/hit_count_RNIEPQN6\[18\]/B  BUS_INTERFACE_0/hit_count_RNIEPQN6\[18\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[20\]/A  BUS_INTERFACE_0/hit_count_RNO_0\[20\]/Y  BUS_INTERFACE_0/hit_count_RNO\[20\]/B  BUS_INTERFACE_0/hit_count_RNO\[20\]/Y  BUS_INTERFACE_0/hit_count\[20\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/clr_txfifo/CLK  CORESPI_0/USPI/URF/clr_txfifo/Q  CORESPI_0/USPI/UTXF/full_out_RNI0FPI1_0/B  CORESPI_0/USPI/UTXF/full_out_RNI0FPI1_0/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_1/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_27/A  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_27/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_28/A  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_28/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_22/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_22/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m\[3\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m\[3\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNISLEE\[3\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNISLEE\[3\]/Y  CORESPI_0/USPI/UTXF/counter_q\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[21\]/CLK  BUS_INTERFACE_0/p2/count\[21\]/Q  BUS_INTERFACE_0/p2/count_RNIN1S8_0\[21\]/B  BUS_INTERFACE_0/p2/count_RNIN1S8_0\[21\]/Y  BUS_INTERFACE_0/p2/count_RNII6NH\[23\]/A  BUS_INTERFACE_0/p2/count_RNII6NH\[23\]/Y  BUS_INTERFACE_0/p2/count_RNI855L1\[11\]/C  BUS_INTERFACE_0/p2/count_RNI855L1\[11\]/Y  BUS_INTERFACE_0/p2/count_RNIPOSE3\[1\]/B  BUS_INTERFACE_0/p2/count_RNIPOSE3\[1\]/Y  BUS_INTERFACE_0/p2/count_RNIRS6V3\[0\]/B  BUS_INTERFACE_0/p2/count_RNIRS6V3\[0\]/Y  BUS_INTERFACE_0/p2/count_RNIO74B4\[6\]/B  BUS_INTERFACE_0/p2/count_RNIO74B4\[6\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[3\]/B  BUS_INTERFACE_0/p2/count_RNO_0\[3\]/Y  BUS_INTERFACE_0/p2/count_RNO\[3\]/C  BUS_INTERFACE_0/p2/count_RNO\[3\]/Y  BUS_INTERFACE_0/p2/count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[0\]/CLK  BUS_INTERFACE_0/p2/count\[0\]/Q  BUS_INTERFACE_0/p2/count_RNIHUSB\[1\]/B  BUS_INTERFACE_0/p2/count_RNIHUSB\[1\]/Y  BUS_INTERFACE_0/p2/count_RNIGTB42\[2\]/C  BUS_INTERFACE_0/p2/count_RNIGTB42\[2\]/Y  BUS_INTERFACE_0/p2/count_RNIEK2C3\[15\]/C  BUS_INTERFACE_0/p2/count_RNIEK2C3\[15\]/Y  BUS_INTERFACE_0/p2/count_RNIPKGG3\[21\]/A  BUS_INTERFACE_0/p2/count_RNIPKGG3\[21\]/Y  BUS_INTERFACE_0/p2/count_RNI5MUK3\[22\]/B  BUS_INTERFACE_0/p2/count_RNI5MUK3\[22\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[24\]/B  BUS_INTERFACE_0/p2/count_RNO_0\[24\]/Y  BUS_INTERFACE_0/p2/count\[24\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[2\]/CLK  BUS_INTERFACE_0/hit_count\[2\]/Q  BUS_INTERFACE_0/hit_count_RNI7C381\[2\]/C  BUS_INTERFACE_0/hit_count_RNI7C381\[2\]/Y  BUS_INTERFACE_0/hit_count_RNI0PUN4\[3\]/C  BUS_INTERFACE_0/hit_count_RNI0PUN4\[3\]/Y  BUS_INTERFACE_0/hit_count_RNI5KI56\[16\]/B  BUS_INTERFACE_0/hit_count_RNI5KI56\[16\]/Y  BUS_INTERFACE_0/hit_count_RNIEPQN6\[18\]/B  BUS_INTERFACE_0/hit_count_RNIEPQN6\[18\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[20\]/A  BUS_INTERFACE_0/hit_count_RNO_0\[20\]/Y  BUS_INTERFACE_0/hit_count_RNO\[20\]/B  BUS_INTERFACE_0/hit_count_RNO\[20\]/Y  BUS_INTERFACE_0/hit_count\[20\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[1\]/CLK  BUS_INTERFACE_0/hit_count\[1\]/Q  BUS_INTERFACE_0/hit_count_RNI7C381\[2\]/A  BUS_INTERFACE_0/hit_count_RNI7C381\[2\]/Y  BUS_INTERFACE_0/hit_count_RNI0PUN4\[3\]/C  BUS_INTERFACE_0/hit_count_RNI0PUN4\[3\]/Y  BUS_INTERFACE_0/hit_count_RNI5KI56\[16\]/B  BUS_INTERFACE_0/hit_count_RNI5KI56\[16\]/Y  BUS_INTERFACE_0/hit_count_RNIEPQN6\[18\]/B  BUS_INTERFACE_0/hit_count_RNIEPQN6\[18\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[20\]/A  BUS_INTERFACE_0/hit_count_RNO_0\[20\]/Y  BUS_INTERFACE_0/hit_count_RNO\[20\]/B  BUS_INTERFACE_0/hit_count_RNO\[20\]/Y  BUS_INTERFACE_0/hit_count\[20\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[12\]/CLK  BUS_INTERFACE_0/p2/count\[12\]/Q  BUS_INTERFACE_0/p2/count_RNI77AD\[31\]/C  BUS_INTERFACE_0/p2/count_RNI77AD\[31\]/Y  BUS_INTERFACE_0/p2/count_RNI094M\[13\]/A  BUS_INTERFACE_0/p2/count_RNI094M\[13\]/Y  BUS_INTERFACE_0/p2/count_RNIURR71\[13\]/C  BUS_INTERFACE_0/p2/count_RNIURR71\[13\]/Y  BUS_INTERFACE_0/p2/count_RNIPOSE3\[1\]/A  BUS_INTERFACE_0/p2/count_RNIPOSE3\[1\]/Y  BUS_INTERFACE_0/p2/count_RNIRS6V3\[0\]/B  BUS_INTERFACE_0/p2/count_RNIRS6V3\[0\]/Y  BUS_INTERFACE_0/p2/count_RNIO74B4\[6\]/B  BUS_INTERFACE_0/p2/count_RNIO74B4\[6\]/Y  BUS_INTERFACE_0/p2/count_RNO\[5\]/A  BUS_INTERFACE_0/p2/count_RNO\[5\]/Y  BUS_INTERFACE_0/p2/count\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[12\]/CLK  BUS_INTERFACE_0/p2/count\[12\]/Q  BUS_INTERFACE_0/p2/count_RNI77AD\[31\]/C  BUS_INTERFACE_0/p2/count_RNI77AD\[31\]/Y  BUS_INTERFACE_0/p2/count_RNI094M\[13\]/A  BUS_INTERFACE_0/p2/count_RNI094M\[13\]/Y  BUS_INTERFACE_0/p2/count_RNIURR71\[13\]/C  BUS_INTERFACE_0/p2/count_RNIURR71\[13\]/Y  BUS_INTERFACE_0/p2/count_RNIPOSE3\[1\]/A  BUS_INTERFACE_0/p2/count_RNIPOSE3\[1\]/Y  BUS_INTERFACE_0/p2/count_RNIRS6V3\[0\]/B  BUS_INTERFACE_0/p2/count_RNIRS6V3\[0\]/Y  BUS_INTERFACE_0/p2/count_RNIO74B4\[6\]/B  BUS_INTERFACE_0/p2/count_RNIO74B4\[6\]/Y  BUS_INTERFACE_0/p2/count_RNO\[4\]/B  BUS_INTERFACE_0/p2/count_RNO\[4\]/Y  BUS_INTERFACE_0/p2/count\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[11\]/CLK  BUS_INTERFACE_0/hit_count\[11\]/Q  BUS_INTERFACE_0/hit_count_RNIDLJV\[11\]/B  BUS_INTERFACE_0/hit_count_RNIDLJV\[11\]/Y  BUS_INTERFACE_0/hit_count_RNIEFBQ1\[4\]/C  BUS_INTERFACE_0/hit_count_RNIEFBQ1\[4\]/Y  BUS_INTERFACE_0/hit_count_RNI0PUN4\[3\]/A  BUS_INTERFACE_0/hit_count_RNI0PUN4\[3\]/Y  BUS_INTERFACE_0/hit_count_RNI5KI56\[16\]/B  BUS_INTERFACE_0/hit_count_RNI5KI56\[16\]/Y  BUS_INTERFACE_0/hit_count_RNIEPQN6\[18\]/B  BUS_INTERFACE_0/hit_count_RNIEPQN6\[18\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[20\]/A  BUS_INTERFACE_0/hit_count_RNO_0\[20\]/Y  BUS_INTERFACE_0/hit_count_RNO\[20\]/B  BUS_INTERFACE_0/hit_count_RNO\[20\]/Y  BUS_INTERFACE_0/hit_count\[20\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNIGBN21\[2\]/C  CORESPI_0/USPI/UCC/mtx_bitsel_RNIGBN21\[2\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNIB3SP1\[0\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNIB3SP1\[0\]/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNI0J1I2/B  CORESPI_0/USPI/UCC/spi_clk_tick_RNI0J1I2/Y  CORESPI_0/USPI/UCC/mtx_consecutive_RNI693O5/B  CORESPI_0/USPI/UCC/mtx_consecutive_RNI693O5/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNIGBN21\[2\]/C  CORESPI_0/USPI/UCC/mtx_bitsel_RNIGBN21\[2\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNIB3SP1\[0\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNIB3SP1\[0\]/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNI0J1I2/B  CORESPI_0/USPI/UCC/spi_clk_tick_RNI0J1I2/Y  CORESPI_0/USPI/UCC/mtx_consecutive_RNI693O5/B  CORESPI_0/USPI/UCC/mtx_consecutive_RNI693O5/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNIGBN21\[2\]/C  CORESPI_0/USPI/UCC/mtx_bitsel_RNIGBN21\[2\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNIB3SP1\[0\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNIB3SP1\[0\]/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNI0J1I2/B  CORESPI_0/USPI/UCC/spi_clk_tick_RNI0J1I2/Y  CORESPI_0/USPI/UCC/mtx_consecutive_RNI693O5/B  CORESPI_0/USPI/UCC/mtx_consecutive_RNI693O5/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNIGBN21\[2\]/C  CORESPI_0/USPI/UCC/mtx_bitsel_RNIGBN21\[2\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNIB3SP1\[0\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNIB3SP1\[0\]/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNI0J1I2/B  CORESPI_0/USPI/UCC/spi_clk_tick_RNI0J1I2/Y  CORESPI_0/USPI/UCC/mtx_consecutive_RNI693O5/B  CORESPI_0/USPI/UCC/mtx_consecutive_RNI693O5/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNIGBN21\[2\]/C  CORESPI_0/USPI/UCC/mtx_bitsel_RNIGBN21\[2\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNIB3SP1\[0\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNIB3SP1\[0\]/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNI0J1I2/B  CORESPI_0/USPI/UCC/spi_clk_tick_RNI0J1I2/Y  CORESPI_0/USPI/UCC/mtx_consecutive_RNI693O5/B  CORESPI_0/USPI/UCC/mtx_consecutive_RNI693O5/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[22\]/CLK  BUS_INTERFACE_0/p2/count\[22\]/Q  BUS_INTERFACE_0/p2/count_RNIN1S8_0\[21\]/A  BUS_INTERFACE_0/p2/count_RNIN1S8_0\[21\]/Y  BUS_INTERFACE_0/p2/count_RNII6NH\[23\]/A  BUS_INTERFACE_0/p2/count_RNII6NH\[23\]/Y  BUS_INTERFACE_0/p2/count_RNI855L1\[11\]/C  BUS_INTERFACE_0/p2/count_RNI855L1\[11\]/Y  BUS_INTERFACE_0/p2/count_RNIPOSE3\[1\]/B  BUS_INTERFACE_0/p2/count_RNIPOSE3\[1\]/Y  BUS_INTERFACE_0/p2/count_RNIRS6V3\[0\]/B  BUS_INTERFACE_0/p2/count_RNIRS6V3\[0\]/Y  BUS_INTERFACE_0/p2/count_RNIO74B4\[6\]/B  BUS_INTERFACE_0/p2/count_RNIO74B4\[6\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[3\]/B  BUS_INTERFACE_0/p2/count_RNO_0\[3\]/Y  BUS_INTERFACE_0/p2/count_RNO\[3\]/C  BUS_INTERFACE_0/p2/count_RNO\[3\]/Y  BUS_INTERFACE_0/p2/count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[6\]/CLK  BUS_INTERFACE_0/hit_count\[6\]/Q  BUS_INTERFACE_0/hit_count_RNIDLJV\[11\]/C  BUS_INTERFACE_0/hit_count_RNIDLJV\[11\]/Y  BUS_INTERFACE_0/hit_count_RNIEFBQ1\[4\]/C  BUS_INTERFACE_0/hit_count_RNIEFBQ1\[4\]/Y  BUS_INTERFACE_0/hit_count_RNI0PUN4\[3\]/A  BUS_INTERFACE_0/hit_count_RNI0PUN4\[3\]/Y  BUS_INTERFACE_0/hit_count_RNIIQ3A7\[16\]/B  BUS_INTERFACE_0/hit_count_RNIIQ3A7\[16\]/Y  BUS_INTERFACE_0/hit_count_RNIHO8J7\[21\]/A  BUS_INTERFACE_0/hit_count_RNIHO8J7\[21\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[23\]/A  BUS_INTERFACE_0/hit_count_RNO_0\[23\]/Y  BUS_INTERFACE_0/hit_count_RNO\[23\]/B  BUS_INTERFACE_0/hit_count_RNO\[23\]/Y  BUS_INTERFACE_0/hit_count\[23\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[0\]/CLK  BUS_INTERFACE_0/p3/count\[0\]/Q  BUS_INTERFACE_0/p3/count_RNIEA811_0\[2\]/C  BUS_INTERFACE_0/p3/count_RNIEA811_0\[2\]/Y  BUS_INTERFACE_0/p3/count_RNI93EN1\[6\]/C  BUS_INTERFACE_0/p3/count_RNI93EN1\[6\]/Y  BUS_INTERFACE_0/p3/count_RNI5RP33\[4\]/A  BUS_INTERFACE_0/p3/count_RNI5RP33\[4\]/Y  BUS_INTERFACE_0/p3/count_RNIH3NS3\[10\]/B  BUS_INTERFACE_0/p3/count_RNIH3NS3\[10\]/Y  BUS_INTERFACE_0/p3/count_RNICRV7B\[27\]/A  BUS_INTERFACE_0/p3/count_RNICRV7B\[27\]/Y  BUS_INTERFACE_0/p3/count_RNO_0\[29\]/B  BUS_INTERFACE_0/p3/count_RNO_0\[29\]/Y  BUS_INTERFACE_0/p3/count\[29\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[0\]/CLK  BUS_INTERFACE_0/p3/count\[0\]/Q  BUS_INTERFACE_0/p3/count_RNIEA811_0\[2\]/C  BUS_INTERFACE_0/p3/count_RNIEA811_0\[2\]/Y  BUS_INTERFACE_0/p3/count_RNI93EN1\[6\]/C  BUS_INTERFACE_0/p3/count_RNI93EN1\[6\]/Y  BUS_INTERFACE_0/p3/count_RNI5RP33\[4\]/A  BUS_INTERFACE_0/p3/count_RNI5RP33\[4\]/Y  BUS_INTERFACE_0/p3/count_RNIH3NS3\[10\]/B  BUS_INTERFACE_0/p3/count_RNIH3NS3\[10\]/Y  BUS_INTERFACE_0/p3/count_RNI3B0K5\[14\]/A  BUS_INTERFACE_0/p3/count_RNI3B0K5\[14\]/Y  BUS_INTERFACE_0/p3/count_RNO_0\[16\]/B  BUS_INTERFACE_0/p3/count_RNO_0\[16\]/Y  BUS_INTERFACE_0/p3/count\[16\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[10\]/CLK  BUS_INTERFACE_0/hit_count\[10\]/Q  BUS_INTERFACE_0/hit_count_RNIDLJV\[11\]/A  BUS_INTERFACE_0/hit_count_RNIDLJV\[11\]/Y  BUS_INTERFACE_0/hit_count_RNIEFBQ1\[4\]/C  BUS_INTERFACE_0/hit_count_RNIEFBQ1\[4\]/Y  BUS_INTERFACE_0/hit_count_RNI0PUN4\[3\]/A  BUS_INTERFACE_0/hit_count_RNI0PUN4\[3\]/Y  BUS_INTERFACE_0/hit_count_RNI5KI56\[16\]/B  BUS_INTERFACE_0/hit_count_RNI5KI56\[16\]/Y  BUS_INTERFACE_0/hit_count_RNIEPQN6\[18\]/B  BUS_INTERFACE_0/hit_count_RNIEPQN6\[18\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[20\]/A  BUS_INTERFACE_0/hit_count_RNO_0\[20\]/Y  BUS_INTERFACE_0/hit_count_RNO\[20\]/B  BUS_INTERFACE_0/hit_count_RNO\[20\]/Y  BUS_INTERFACE_0/hit_count\[20\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[27\]/CLK  BUS_INTERFACE_0/p2/count\[27\]/Q  BUS_INTERFACE_0/p2/count_RNI2CR8\[18\]/B  BUS_INTERFACE_0/p2/count_RNI2CR8\[18\]/Y  BUS_INTERFACE_0/p2/count_RNI7RMH\[19\]/A  BUS_INTERFACE_0/p2/count_RNI7RMH\[19\]/Y  BUS_INTERFACE_0/p2/count_RNI855L1\[11\]/A  BUS_INTERFACE_0/p2/count_RNI855L1\[11\]/Y  BUS_INTERFACE_0/p2/count_RNIPOSE3\[1\]/B  BUS_INTERFACE_0/p2/count_RNIPOSE3\[1\]/Y  BUS_INTERFACE_0/p2/count_RNIRS6V3\[0\]/B  BUS_INTERFACE_0/p2/count_RNIRS6V3\[0\]/Y  BUS_INTERFACE_0/p2/count_RNIO74B4\[6\]/B  BUS_INTERFACE_0/p2/count_RNIO74B4\[6\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[3\]/B  BUS_INTERFACE_0/p2/count_RNO_0\[3\]/Y  BUS_INTERFACE_0/p2/count_RNO\[3\]/C  BUS_INTERFACE_0/p2/count_RNO\[3\]/Y  BUS_INTERFACE_0/p2/count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/empty_out_RNIC46L/B  CORESPI_0/USPI/URXF/empty_out_RNIC46L/Y  CORESPI_0/USPI/URXF/full_out_RNIQFAC2/B  CORESPI_0/USPI/URXF/full_out_RNIQFAC2/Y  CORESPI_0/USPI/URXF/counter_q_RNIJKC15\[0\]/A  CORESPI_0/USPI/URXF/counter_q_RNIJKC15\[0\]/Y  CORESPI_0/USPI/URXF/counter_q_RNIUOTCF\[0\]/C  CORESPI_0/USPI/URXF/counter_q_RNIUOTCF\[0\]/Y  CORESPI_0/USPI/URXF/counter_q_RNI88HDS\[0\]/C  CORESPI_0/USPI/URXF/counter_q_RNI88HDS\[0\]/Y  CORESPI_0/USPI/URXF/counter_q_RNIJ473C1\[0\]/C  CORESPI_0/USPI/URXF/counter_q_RNIJ473C1\[0\]/Y  CORESPI_0/USPI/URXF/full_out_RNO/A  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/empty_out_RNIC46L/B  CORESPI_0/USPI/URXF/empty_out_RNIC46L/Y  CORESPI_0/USPI/URXF/un1_counter_q_m14_0/B  CORESPI_0/USPI/URXF/un1_counter_q_m14_0/Y  CORESPI_0/USPI/URXF/counter_q_RNIUOTCF\[0\]/B  CORESPI_0/USPI/URXF/counter_q_RNIUOTCF\[0\]/Y  CORESPI_0/USPI/URXF/counter_q_RNI88HDS\[0\]/C  CORESPI_0/USPI/URXF/counter_q_RNI88HDS\[0\]/Y  CORESPI_0/USPI/URXF/counter_q_RNIJ473C1\[0\]/C  CORESPI_0/USPI/URXF/counter_q_RNIJ473C1\[0\]/Y  CORESPI_0/USPI/URXF/full_out_RNO/A  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[11\]/CLK  BUS_INTERFACE_0/p2/count\[11\]/Q  BUS_INTERFACE_0/p2/count_RNI6HBA\[11\]/A  BUS_INTERFACE_0/p2/count_RNI6HBA\[11\]/Y  BUS_INTERFACE_0/p2/count_RNIEIK01\[10\]/B  BUS_INTERFACE_0/p2/count_RNIEIK01\[10\]/Y  BUS_INTERFACE_0/p2/count_RNIGTB42\[2\]/B  BUS_INTERFACE_0/p2/count_RNIGTB42\[2\]/Y  BUS_INTERFACE_0/p2/count_RNIEK2C3\[15\]/C  BUS_INTERFACE_0/p2/count_RNIEK2C3\[15\]/Y  BUS_INTERFACE_0/p2/count_RNIPKGG3\[21\]/A  BUS_INTERFACE_0/p2/count_RNIPKGG3\[21\]/Y  BUS_INTERFACE_0/p2/count_RNI5MUK3\[22\]/B  BUS_INTERFACE_0/p2/count_RNI5MUK3\[22\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[24\]/B  BUS_INTERFACE_0/p2/count_RNO_0\[24\]/Y  BUS_INTERFACE_0/p2/count\[24\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/counter_q\[0\]/CLK  CORESPI_0/USPI/UTXF/counter_q\[0\]/Q  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_1/A  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_27/A  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_27/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_33/A  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_33/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_21/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_21/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m\[4\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m\[4\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNITMEE\[4\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNITMEE\[4\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNIAK4L4\[4\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNIAK4L4\[4\]/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/B  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[23\]/CLK  BUS_INTERFACE_0/p3/count\[23\]/Q  BUS_INTERFACE_0/p3/count_RNIC8J91\[31\]/C  BUS_INTERFACE_0/p3/count_RNIC8J91\[31\]/Y  BUS_INTERFACE_0/p3/count_RNI7U752\[13\]/C  BUS_INTERFACE_0/p3/count_RNI7U752\[13\]/Y  BUS_INTERFACE_0/p3/count_RNIBRKS3\[13\]/C  BUS_INTERFACE_0/p3/count_RNIBRKS3\[13\]/Y  BUS_INTERFACE_0/p3/count_RNIGBUK8\[13\]/B  BUS_INTERFACE_0/p3/count_RNIGBUK8\[13\]/Y  BUS_INTERFACE_0/p3/count_RNIBT95B\[1\]/B  BUS_INTERFACE_0/p3/count_RNIBT95B\[1\]/Y  BUS_INTERFACE_0/p3/count_RNII07UB\[3\]/C  BUS_INTERFACE_0/p3/count_RNII07UB\[3\]/Y  BUS_INTERFACE_0/p3/count_RNO\[0\]/B  BUS_INTERFACE_0/p3/count_RNO\[0\]/Y  BUS_INTERFACE_0/p3/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[21\]/CLK  BUS_INTERFACE_0/p3/count\[21\]/Q  BUS_INTERFACE_0/p3/count_RNIOJLR\[21\]/B  BUS_INTERFACE_0/p3/count_RNIOJLR\[21\]/Y  BUS_INTERFACE_0/p3/count_RNIKBBN1\[22\]/C  BUS_INTERFACE_0/p3/count_RNIKBBN1\[22\]/Y  BUS_INTERFACE_0/p3/count_RNI5G9O4\[19\]/C  BUS_INTERFACE_0/p3/count_RNI5G9O4\[19\]/Y  BUS_INTERFACE_0/p3/count_RNIGBUK8\[13\]/A  BUS_INTERFACE_0/p3/count_RNIGBUK8\[13\]/Y  BUS_INTERFACE_0/p3/count_RNIBT95B\[1\]/B  BUS_INTERFACE_0/p3/count_RNIBT95B\[1\]/Y  BUS_INTERFACE_0/p3/count_RNII07UB\[3\]/C  BUS_INTERFACE_0/p3/count_RNII07UB\[3\]/Y  BUS_INTERFACE_0/p3/count_RNO\[0\]/B  BUS_INTERFACE_0/p3/count_RNO\[0\]/Y  BUS_INTERFACE_0/p3/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[7\]/CLK  BUS_INTERFACE_0/p2/count\[7\]/Q  BUS_INTERFACE_0/p2/count_RNIHCQN\[2\]/A  BUS_INTERFACE_0/p2/count_RNIHCQN\[2\]/Y  BUS_INTERFACE_0/p2/count_RNIGTB42\[2\]/A  BUS_INTERFACE_0/p2/count_RNIGTB42\[2\]/Y  BUS_INTERFACE_0/p2/count_RNIEK2C3\[15\]/C  BUS_INTERFACE_0/p2/count_RNIEK2C3\[15\]/Y  BUS_INTERFACE_0/p2/count_RNIPKGG3\[21\]/A  BUS_INTERFACE_0/p2/count_RNIPKGG3\[21\]/Y  BUS_INTERFACE_0/p2/count_RNI5MUK3\[22\]/B  BUS_INTERFACE_0/p2/count_RNI5MUK3\[22\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[24\]/B  BUS_INTERFACE_0/p2/count_RNO_0\[24\]/Y  BUS_INTERFACE_0/p2/count\[24\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[18\]/CLK  BUS_INTERFACE_0/p2/count\[18\]/Q  BUS_INTERFACE_0/p2/count_RNI2CR8\[18\]/A  BUS_INTERFACE_0/p2/count_RNI2CR8\[18\]/Y  BUS_INTERFACE_0/p2/count_RNI7RMH\[19\]/A  BUS_INTERFACE_0/p2/count_RNI7RMH\[19\]/Y  BUS_INTERFACE_0/p2/count_RNI855L1\[11\]/A  BUS_INTERFACE_0/p2/count_RNI855L1\[11\]/Y  BUS_INTERFACE_0/p2/count_RNIPOSE3\[1\]/B  BUS_INTERFACE_0/p2/count_RNIPOSE3\[1\]/Y  BUS_INTERFACE_0/p2/count_RNIRS6V3\[0\]/B  BUS_INTERFACE_0/p2/count_RNIRS6V3\[0\]/Y  BUS_INTERFACE_0/p2/count_RNIO74B4\[6\]/B  BUS_INTERFACE_0/p2/count_RNIO74B4\[6\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[3\]/B  BUS_INTERFACE_0/p2/count_RNO_0\[3\]/Y  BUS_INTERFACE_0/p2/count_RNO\[3\]/C  BUS_INTERFACE_0/p2/count_RNO\[3\]/Y  BUS_INTERFACE_0/p2/count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[8\]/CLK  BUS_INTERFACE_0/p2/count\[8\]/Q  BUS_INTERFACE_0/p2/count_RNI1FTB\[8\]/B  BUS_INTERFACE_0/p2/count_RNI1FTB\[8\]/Y  BUS_INTERFACE_0/p2/count_RNIEIK01\[10\]/C  BUS_INTERFACE_0/p2/count_RNIEIK01\[10\]/Y  BUS_INTERFACE_0/p2/count_RNIGTB42\[2\]/B  BUS_INTERFACE_0/p2/count_RNIGTB42\[2\]/Y  BUS_INTERFACE_0/p2/count_RNIRSO82\[12\]/A  BUS_INTERFACE_0/p2/count_RNIRSO82\[12\]/Y  BUS_INTERFACE_0/p2/count_RNI7T5D2\[13\]/B  BUS_INTERFACE_0/p2/count_RNI7T5D2\[13\]/Y  BUS_INTERFACE_0/p2/count_RNIKUIH2\[14\]/B  BUS_INTERFACE_0/p2/count_RNIKUIH2\[14\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[16\]/B  BUS_INTERFACE_0/p2/count_RNO_0\[16\]/Y  BUS_INTERFACE_0/p2/count\[16\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/clr_txfifo/CLK  CORESPI_0/USPI/URF/clr_txfifo/Q  CORESPI_0/USPI/UTXF/full_out_RNI0FPI1_0/B  CORESPI_0/USPI/UTXF/full_out_RNI0FPI1_0/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_1/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_27/A  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_27/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_33/A  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_33/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_29/A  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_29/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_26/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_26/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1_RNIDTL64\[5\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_1_RNIDTL64\[5\]/Y  CORESPI_0/USPI/UTXF/counter_q\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/clr_txfifo/CLK  CORESPI_0/USPI/URF/clr_txfifo/Q  CORESPI_0/USPI/UTXF/full_out_RNI0FPI1_0/B  CORESPI_0/USPI/UTXF/full_out_RNI0FPI1_0/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_1/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_27/A  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_27/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_33/A  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_33/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_21/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_21/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m\[4\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m\[4\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNITMEE\[4\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNITMEE\[4\]/Y  CORESPI_0/USPI/UTXF/counter_q\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/Q  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_2\[0\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_2\[0\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNIDMF41\[3\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNIDMF41\[3\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNI6M4L2\[3\]/C  CoreUARTapb_0/uUART/make_RX/receive_count_RNI6M4L2\[3\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNIDAPP2\[3\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNIDAPP2\[3\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNO\[2\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNO\[2\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[4\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[4\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI981B\[4\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI981B\[4\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIMK2M\[7\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIMK2M\[7\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNISO4C1\[7\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNISO4C1\[7\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIKGLH1\[8\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIKGLH1\[8\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNID96N1\[9\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNID96N1\[9\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIEV5T1\[10\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIEV5T1\[10\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[12\]/CLK  BUS_INTERFACE_0/p3/count\[12\]/Q  BUS_INTERFACE_0/p3/count_RNIOJLR\[21\]/A  BUS_INTERFACE_0/p3/count_RNIOJLR\[21\]/Y  BUS_INTERFACE_0/p3/count_RNIKBBN1\[22\]/C  BUS_INTERFACE_0/p3/count_RNIKBBN1\[22\]/Y  BUS_INTERFACE_0/p3/count_RNI5G9O4\[19\]/C  BUS_INTERFACE_0/p3/count_RNI5G9O4\[19\]/Y  BUS_INTERFACE_0/p3/count_RNIGBUK8\[13\]/A  BUS_INTERFACE_0/p3/count_RNIGBUK8\[13\]/Y  BUS_INTERFACE_0/p3/count_RNIBT95B\[1\]/B  BUS_INTERFACE_0/p3/count_RNIBT95B\[1\]/Y  BUS_INTERFACE_0/p3/count_RNII07UB\[3\]/C  BUS_INTERFACE_0/p3/count_RNII07UB\[3\]/Y  BUS_INTERFACE_0/p3/count_RNO\[0\]/B  BUS_INTERFACE_0/p3/count_RNO\[0\]/Y  BUS_INTERFACE_0/p3/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/empty_out_RNIC46L/B  CORESPI_0/USPI/URXF/empty_out_RNIC46L/Y  CORESPI_0/USPI/URXF/full_out_RNIQFAC2/B  CORESPI_0/USPI/URXF/full_out_RNIQFAC2/Y  CORESPI_0/USPI/URXF/un1_counter_q_m1/B  CORESPI_0/USPI/URXF/un1_counter_q_m1/Y  CORESPI_0/USPI/URXF/un1_counter_q_m4/B  CORESPI_0/USPI/URXF/un1_counter_q_m4/Y  CORESPI_0/USPI/URXF/m1/A  CORESPI_0/USPI/URXF/m1/Y  CORESPI_0/USPI/URXF/full_out_RNO/B  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[8\]/CLK  BUS_INTERFACE_0/p2/count\[8\]/Q  BUS_INTERFACE_0/p2/count_RNI1FTB\[8\]/B  BUS_INTERFACE_0/p2/count_RNI1FTB\[8\]/Y  BUS_INTERFACE_0/p2/count_RNIEIK01\[10\]/C  BUS_INTERFACE_0/p2/count_RNIEIK01\[10\]/Y  BUS_INTERFACE_0/p2/count_RNIGTB42\[2\]/B  BUS_INTERFACE_0/p2/count_RNIGTB42\[2\]/Y  BUS_INTERFACE_0/p2/count_RNIEK2C3\[15\]/C  BUS_INTERFACE_0/p2/count_RNIEK2C3\[15\]/Y  BUS_INTERFACE_0/p2/count_RNIPKGG3\[21\]/A  BUS_INTERFACE_0/p2/count_RNIPKGG3\[21\]/Y  BUS_INTERFACE_0/p2/count_RNI5MUK3\[22\]/B  BUS_INTERFACE_0/p2/count_RNI5MUK3\[22\]/Y  BUS_INTERFACE_0/p2/count\[23\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/empty_out_RNIC46L/B  CORESPI_0/USPI/URXF/empty_out_RNIC46L/Y  CORESPI_0/USPI/URXF/full_out_RNIQFAC2/B  CORESPI_0/USPI/URXF/full_out_RNIQFAC2/Y  CORESPI_0/USPI/URXF/un1_counter_q_m1/B  CORESPI_0/USPI/URXF/un1_counter_q_m1/Y  CORESPI_0/USPI/URXF/un1_counter_q_m4/B  CORESPI_0/USPI/URXF/un1_counter_q_m4/Y  CORESPI_0/USPI/URXF/un1_counter_q_m7/B  CORESPI_0/USPI/URXF/un1_counter_q_m7/Y  CORESPI_0/USPI/URXF/counter_q_RNO\[3\]/A  CORESPI_0/USPI/URXF/counter_q_RNO\[3\]/Y  CORESPI_0/USPI/URXF/counter_q\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[23\]/CLK  BUS_INTERFACE_0/p3/count\[23\]/Q  BUS_INTERFACE_0/p3/count_RNIC8J91\[31\]/C  BUS_INTERFACE_0/p3/count_RNIC8J91\[31\]/Y  BUS_INTERFACE_0/p3/count_RNI7U752\[13\]/C  BUS_INTERFACE_0/p3/count_RNI7U752\[13\]/Y  BUS_INTERFACE_0/p3/count_RNIBRKS3\[13\]/C  BUS_INTERFACE_0/p3/count_RNIBRKS3\[13\]/Y  BUS_INTERFACE_0/p3/count_RNIGBUK8\[13\]/B  BUS_INTERFACE_0/p3/count_RNIGBUK8\[13\]/Y  BUS_INTERFACE_0/p3/count_RNIBT95B\[1\]/B  BUS_INTERFACE_0/p3/count_RNIBT95B\[1\]/Y  BUS_INTERFACE_0/p3/count_RNII07UB\[3\]/C  BUS_INTERFACE_0/p3/count_RNII07UB\[3\]/Y  BUS_INTERFACE_0/p3/count_RNO\[6\]/B  BUS_INTERFACE_0/p3/count_RNO\[6\]/Y  BUS_INTERFACE_0/p3/count\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[23\]/CLK  BUS_INTERFACE_0/p3/count\[23\]/Q  BUS_INTERFACE_0/p3/count_RNIC8J91\[31\]/C  BUS_INTERFACE_0/p3/count_RNIC8J91\[31\]/Y  BUS_INTERFACE_0/p3/count_RNI7U752\[13\]/C  BUS_INTERFACE_0/p3/count_RNI7U752\[13\]/Y  BUS_INTERFACE_0/p3/count_RNIBRKS3\[13\]/C  BUS_INTERFACE_0/p3/count_RNIBRKS3\[13\]/Y  BUS_INTERFACE_0/p3/count_RNIGBUK8\[13\]/B  BUS_INTERFACE_0/p3/count_RNIGBUK8\[13\]/Y  BUS_INTERFACE_0/p3/count_RNIBT95B\[1\]/B  BUS_INTERFACE_0/p3/count_RNIBT95B\[1\]/Y  BUS_INTERFACE_0/p3/count_RNII07UB\[3\]/C  BUS_INTERFACE_0/p3/count_RNII07UB\[3\]/Y  BUS_INTERFACE_0/p3/count_RNO\[9\]/B  BUS_INTERFACE_0/p3/count_RNO\[9\]/Y  BUS_INTERFACE_0/p3/count\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[6\]/CLK  BUS_INTERFACE_0/hit_count\[6\]/Q  BUS_INTERFACE_0/hit_count_RNIDLJV\[11\]/C  BUS_INTERFACE_0/hit_count_RNIDLJV\[11\]/Y  BUS_INTERFACE_0/hit_count_RNIEFBQ1\[4\]/C  BUS_INTERFACE_0/hit_count_RNIEFBQ1\[4\]/Y  BUS_INTERFACE_0/hit_count_RNI0PUN4\[3\]/A  BUS_INTERFACE_0/hit_count_RNI0PUN4\[3\]/Y  BUS_INTERFACE_0/hit_count_RNIVL215\[12\]/A  BUS_INTERFACE_0/hit_count_RNIVL215\[12\]/Y  BUS_INTERFACE_0/hit_count_RNIVJ6A5\[13\]/B  BUS_INTERFACE_0/hit_count_RNIVJ6A5\[13\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[15\]/A  BUS_INTERFACE_0/hit_count_RNO_0\[15\]/Y  BUS_INTERFACE_0/hit_count_RNO\[15\]/B  BUS_INTERFACE_0/hit_count_RNO\[15\]/Y  BUS_INTERFACE_0/hit_count\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[20\]/CLK  BUS_INTERFACE_0/p2/count\[20\]/Q  BUS_INTERFACE_0/p2/count_RNIL0T8\[20\]/B  BUS_INTERFACE_0/p2/count_RNIL0T8\[20\]/Y  BUS_INTERFACE_0/p2/count_RNIF3NH\[11\]/A  BUS_INTERFACE_0/p2/count_RNIF3NH\[11\]/Y  BUS_INTERFACE_0/p2/count_RNI855L1\[11\]/B  BUS_INTERFACE_0/p2/count_RNI855L1\[11\]/Y  BUS_INTERFACE_0/p2/count_RNIPOSE3\[1\]/B  BUS_INTERFACE_0/p2/count_RNIPOSE3\[1\]/Y  BUS_INTERFACE_0/p2/count_RNIRS6V3\[0\]/B  BUS_INTERFACE_0/p2/count_RNIRS6V3\[0\]/Y  BUS_INTERFACE_0/p2/count_RNIO74B4\[6\]/B  BUS_INTERFACE_0/p2/count_RNIO74B4\[6\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[3\]/B  BUS_INTERFACE_0/p2/count_RNO_0\[3\]/Y  BUS_INTERFACE_0/p2/count_RNO\[3\]/C  BUS_INTERFACE_0/p2/count_RNO\[3\]/Y  BUS_INTERFACE_0/p2/count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[1\]/CLK  BUS_INTERFACE_0/p2/count\[1\]/Q  BUS_INTERFACE_0/p2/count_RNIHUSB\[1\]/A  BUS_INTERFACE_0/p2/count_RNIHUSB\[1\]/Y  BUS_INTERFACE_0/p2/count_RNIGTB42\[2\]/C  BUS_INTERFACE_0/p2/count_RNIGTB42\[2\]/Y  BUS_INTERFACE_0/p2/count_RNIEK2C3\[15\]/C  BUS_INTERFACE_0/p2/count_RNIEK2C3\[15\]/Y  BUS_INTERFACE_0/p2/count_RNIPKGG3\[21\]/A  BUS_INTERFACE_0/p2/count_RNIPKGG3\[21\]/Y  BUS_INTERFACE_0/p2/count_RNI5MUK3\[22\]/B  BUS_INTERFACE_0/p2/count_RNI5MUK3\[22\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[24\]/B  BUS_INTERFACE_0/p2/count_RNO_0\[24\]/Y  BUS_INTERFACE_0/p2/count\[24\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/empty_out_RNIC46L/B  CORESPI_0/USPI/URXF/empty_out_RNIC46L/Y  CORESPI_0/USPI/URXF/full_out_RNIQFAC2/B  CORESPI_0/USPI/URXF/full_out_RNIQFAC2/Y  CORESPI_0/USPI/URXF/un1_counter_q_m1/B  CORESPI_0/USPI/URXF/un1_counter_q_m1/Y  CORESPI_0/USPI/URXF/un1_counter_q_m4/B  CORESPI_0/USPI/URXF/un1_counter_q_m4/Y  CORESPI_0/USPI/URXF/m1/A  CORESPI_0/USPI/URXF/m1/Y  CORESPI_0/USPI/URXF/empty_out_RNO/B  CORESPI_0/USPI/URXF/empty_out_RNO/Y  CORESPI_0/USPI/URXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/S  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/Y  CORESPI_0/USPI/UTXF/empty_out_RNIDPPD2/B  CORESPI_0/USPI/UTXF/empty_out_RNIDPPD2/Y  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_1/B  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_1/Y  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_10/B  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_10/Y  CORESPI_0/USPI/UTXF/empty_out_RNI7CD97/C  CORESPI_0/USPI/UTXF/empty_out_RNI7CD97/Y  CORESPI_0/USPI/UTXF/rd_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI101B\[1\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI101B\[1\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJHHG\[2\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJHHG\[2\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI642M\[3\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI642M\[3\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNISO4C1\[7\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNISO4C1\[7\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJE592_0\[9\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJE592_0\[9\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[0\]/S  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[0\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[6\]/CLK  BUS_INTERFACE_0/hit_count\[6\]/Q  BUS_INTERFACE_0/hit_count_RNIDLJV\[11\]/C  BUS_INTERFACE_0/hit_count_RNIDLJV\[11\]/Y  BUS_INTERFACE_0/hit_count_RNIEFBQ1\[4\]/C  BUS_INTERFACE_0/hit_count_RNIEFBQ1\[4\]/Y  BUS_INTERFACE_0/hit_count_RNI0PUN4\[3\]/A  BUS_INTERFACE_0/hit_count_RNI0PUN4\[3\]/Y  BUS_INTERFACE_0/hit_count_RNI5KI56\[16\]/B  BUS_INTERFACE_0/hit_count_RNI5KI56\[16\]/Y  BUS_INTERFACE_0/hit_count_RNIEPQN6\[18\]/B  BUS_INTERFACE_0/hit_count_RNIEPQN6\[18\]/Y  BUS_INTERFACE_0/hit_count_RNO\[19\]/B  BUS_INTERFACE_0/hit_count_RNO\[19\]/Y  BUS_INTERFACE_0/hit_count\[19\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[2\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[2\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJHHG\[2\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJHHG\[2\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI642M\[3\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI642M\[3\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNISO4C1\[7\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNISO4C1\[7\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIKGLH1\[8\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIKGLH1\[8\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNID96N1\[9\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNID96N1\[9\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIEV5T1\[10\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIEV5T1\[10\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[5\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[5\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI981B\[4\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI981B\[4\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIMK2M\[7\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIMK2M\[7\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNISO4C1\[7\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNISO4C1\[7\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIKGLH1\[8\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIKGLH1\[8\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNID96N1\[9\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNID96N1\[9\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIEV5T1\[10\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIEV5T1\[10\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/clr_txfifo/CLK  CORESPI_0/USPI/URF/clr_txfifo/Q  CORESPI_0/USPI/UTXF/full_out_RNI0FPI1_0/B  CORESPI_0/USPI/UTXF/full_out_RNI0FPI1_0/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_1/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_24/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_24/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m\[1\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m\[1\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNIQJEE\[1\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNIQJEE\[1\]/Y  CORESPI_0/USPI/UTXF/full_out_RNO_0/B  CORESPI_0/USPI/UTXF/full_out_RNO_0/Y  CORESPI_0/USPI/UTXF/full_out_RNO/A  CORESPI_0/USPI/UTXF/full_out_RNO/Y  CORESPI_0/USPI/UTXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[4\]/CLK  BUS_INTERFACE_0/p2/count\[4\]/Q  BUS_INTERFACE_0/p2/count_RNIKORH\[5\]/B  BUS_INTERFACE_0/p2/count_RNIKORH\[5\]/Y  BUS_INTERFACE_0/p2/count_RNIE9QN\[2\]/B  BUS_INTERFACE_0/p2/count_RNIE9QN\[2\]/Y  BUS_INTERFACE_0/p2/count_RNITSL91\[6\]/B  BUS_INTERFACE_0/p2/count_RNITSL91\[6\]/Y  BUS_INTERFACE_0/p2/count_RNO_1\[9\]/C  BUS_INTERFACE_0/p2/count_RNO_1\[9\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[9\]/A  BUS_INTERFACE_0/p2/count_RNO_0\[9\]/Y  BUS_INTERFACE_0/p2/count_RNO\[9\]/C  BUS_INTERFACE_0/p2/count_RNO\[9\]/Y  BUS_INTERFACE_0/p2/count\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[1\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[1\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNILT18\[2\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNILT18\[2\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNI81ED\[3\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNI81ED\[3\]/Y  CORESPI_0/USPI/UCC/stxs_state_RNIHTLP1/B  CORESPI_0/USPI/UCC/stxs_state_RNIHTLP1/Y  CORESPI_0/USPI/UCC/stxs_state_RNIKVP22/A  CORESPI_0/USPI/UCC/stxs_state_RNIKVP22/Y  CORESPI_0/USPI/UCC/stxs_state_RNIJ37Q2/C  CORESPI_0/USPI/UCC/stxs_state_RNIJ37Q2/Y  CORESPI_0/USPI/UCC/stxs_bitsel\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[1\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[1\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNILT18\[2\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNILT18\[2\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNI81ED\[3\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNI81ED\[3\]/Y  CORESPI_0/USPI/UCC/stxs_state_RNIHTLP1/B  CORESPI_0/USPI/UCC/stxs_state_RNIHTLP1/Y  CORESPI_0/USPI/UCC/stxs_state_RNIKVP22/A  CORESPI_0/USPI/UCC/stxs_state_RNIKVP22/Y  CORESPI_0/USPI/UCC/stxs_state_RNIJ37Q2/C  CORESPI_0/USPI/UCC/stxs_state_RNIJ37Q2/Y  CORESPI_0/USPI/UCC/stxs_bitsel\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[1\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[1\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNILT18\[2\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNILT18\[2\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNI81ED\[3\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNI81ED\[3\]/Y  CORESPI_0/USPI/UCC/stxs_state_RNIHTLP1/B  CORESPI_0/USPI/UCC/stxs_state_RNIHTLP1/Y  CORESPI_0/USPI/UCC/stxs_state_RNIKVP22/A  CORESPI_0/USPI/UCC/stxs_state_RNIKVP22/Y  CORESPI_0/USPI/UCC/stxs_state_RNIJ37Q2/C  CORESPI_0/USPI/UCC/stxs_state_RNIJ37Q2/Y  CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[30\]/CLK  BUS_INTERFACE_0/p2/count\[30\]/Q  BUS_INTERFACE_0/p2/count_RNIL0T8\[20\]/A  BUS_INTERFACE_0/p2/count_RNIL0T8\[20\]/Y  BUS_INTERFACE_0/p2/count_RNIF3NH\[11\]/A  BUS_INTERFACE_0/p2/count_RNIF3NH\[11\]/Y  BUS_INTERFACE_0/p2/count_RNI855L1\[11\]/B  BUS_INTERFACE_0/p2/count_RNI855L1\[11\]/Y  BUS_INTERFACE_0/p2/count_RNIPOSE3\[1\]/B  BUS_INTERFACE_0/p2/count_RNIPOSE3\[1\]/Y  BUS_INTERFACE_0/p2/count_RNIRS6V3\[0\]/B  BUS_INTERFACE_0/p2/count_RNIRS6V3\[0\]/Y  BUS_INTERFACE_0/p2/count_RNIO74B4\[6\]/B  BUS_INTERFACE_0/p2/count_RNIO74B4\[6\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[3\]/B  BUS_INTERFACE_0/p2/count_RNO_0\[3\]/Y  BUS_INTERFACE_0/p2/count_RNO\[3\]/C  BUS_INTERFACE_0/p2/count_RNO\[3\]/Y  BUS_INTERFACE_0/p2/count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[5\]/CLK  BUS_INTERFACE_0/p2/count\[5\]/Q  BUS_INTERFACE_0/p2/count_RNIKORH\[5\]/C  BUS_INTERFACE_0/p2/count_RNIKORH\[5\]/Y  BUS_INTERFACE_0/p2/count_RNIE9QN\[2\]/B  BUS_INTERFACE_0/p2/count_RNIE9QN\[2\]/Y  BUS_INTERFACE_0/p2/count_RNITSL91\[6\]/B  BUS_INTERFACE_0/p2/count_RNITSL91\[6\]/Y  BUS_INTERFACE_0/p2/count_RNO_1\[9\]/C  BUS_INTERFACE_0/p2/count_RNO_1\[9\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[9\]/A  BUS_INTERFACE_0/p2/count_RNO_0\[9\]/Y  BUS_INTERFACE_0/p2/count_RNO\[9\]/C  BUS_INTERFACE_0/p2/count_RNO\[9\]/Y  BUS_INTERFACE_0/p2/count\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNIGBN21\[2\]/C  CORESPI_0/USPI/UCC/mtx_bitsel_RNIGBN21\[2\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNIB3SP1\[0\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNIB3SP1\[0\]/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNI0J1I2/B  CORESPI_0/USPI/UCC/spi_clk_tick_RNI0J1I2/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNISOVN4\[0\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNISOVN4\[0\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[0\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[0\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[2\]/CLK  BUS_INTERFACE_0/p2/count\[2\]/Q  BUS_INTERFACE_0/p2/count_RNIHCQN\[2\]/B  BUS_INTERFACE_0/p2/count_RNIHCQN\[2\]/Y  BUS_INTERFACE_0/p2/count_RNIGTB42\[2\]/A  BUS_INTERFACE_0/p2/count_RNIGTB42\[2\]/Y  BUS_INTERFACE_0/p2/count_RNIEK2C3\[15\]/C  BUS_INTERFACE_0/p2/count_RNIEK2C3\[15\]/Y  BUS_INTERFACE_0/p2/count_RNIPKGG3\[21\]/A  BUS_INTERFACE_0/p2/count_RNIPKGG3\[21\]/Y  BUS_INTERFACE_0/p2/count_RNI5MUK3\[22\]/B  BUS_INTERFACE_0/p2/count_RNI5MUK3\[22\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[24\]/B  BUS_INTERFACE_0/p2/count_RNO_0\[24\]/Y  BUS_INTERFACE_0/p2/count\[24\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[15\]/CLK  BUS_INTERFACE_0/p2/count\[15\]/Q  BUS_INTERFACE_0/p2/count_RNII6NH\[23\]/C  BUS_INTERFACE_0/p2/count_RNII6NH\[23\]/Y  BUS_INTERFACE_0/p2/count_RNI855L1\[11\]/C  BUS_INTERFACE_0/p2/count_RNI855L1\[11\]/Y  BUS_INTERFACE_0/p2/count_RNIPOSE3\[1\]/B  BUS_INTERFACE_0/p2/count_RNIPOSE3\[1\]/Y  BUS_INTERFACE_0/p2/count_RNIRS6V3\[0\]/B  BUS_INTERFACE_0/p2/count_RNIRS6V3\[0\]/Y  BUS_INTERFACE_0/p2/count_RNIO74B4\[6\]/B  BUS_INTERFACE_0/p2/count_RNIO74B4\[6\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[3\]/B  BUS_INTERFACE_0/p2/count_RNO_0\[3\]/Y  BUS_INTERFACE_0/p2/count_RNO\[3\]/C  BUS_INTERFACE_0/p2/count_RNO\[3\]/Y  BUS_INTERFACE_0/p2/count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/empty_out_RNIC46L/B  CORESPI_0/USPI/URXF/empty_out_RNIC46L/Y  CORESPI_0/USPI/URXF/un1_counter_q_m14_0/B  CORESPI_0/USPI/URXF/un1_counter_q_m14_0/Y  CORESPI_0/USPI/URXF/un1_counter_q_m10/S  CORESPI_0/USPI/URXF/un1_counter_q_m10/Y  CORESPI_0/USPI/URXF/counter_q_RNI88HDS\[0\]/A  CORESPI_0/USPI/URXF/counter_q_RNI88HDS\[0\]/Y  CORESPI_0/USPI/URXF/counter_q_RNIJ473C1\[0\]/C  CORESPI_0/USPI/URXF/counter_q_RNIJ473C1\[0\]/Y  CORESPI_0/USPI/URXF/full_out_RNO/A  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[3\]/CLK  BUS_INTERFACE_0/p2/count\[3\]/Q  BUS_INTERFACE_0/p2/count_RNIKORH\[5\]/A  BUS_INTERFACE_0/p2/count_RNIKORH\[5\]/Y  BUS_INTERFACE_0/p2/count_RNIE9QN\[2\]/B  BUS_INTERFACE_0/p2/count_RNIE9QN\[2\]/Y  BUS_INTERFACE_0/p2/count_RNITSL91\[6\]/B  BUS_INTERFACE_0/p2/count_RNITSL91\[6\]/Y  BUS_INTERFACE_0/p2/count_RNO_1\[9\]/C  BUS_INTERFACE_0/p2/count_RNO_1\[9\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[9\]/A  BUS_INTERFACE_0/p2/count_RNO_0\[9\]/Y  BUS_INTERFACE_0/p2/count_RNO\[9\]/C  BUS_INTERFACE_0/p2/count_RNO\[9\]/Y  BUS_INTERFACE_0/p2/count\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_state\[0\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_state\[0\]/Q  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_2\[0\]/A  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_2\[0\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNIDMF41\[3\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNIDMF41\[3\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNI6M4L2\[3\]/C  CoreUARTapb_0/uUART/make_RX/receive_count_RNI6M4L2\[3\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNIDAPP2\[3\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNIDAPP2\[3\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNO\[2\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNO\[2\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[3\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[3\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIH1C5\[2\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNIH1C5\[2\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNIR328\[4\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNIR328\[4\]/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIQVAS/A  CORESPI_0/USPI/UCC/stxs_direct_RNIQVAS/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIT1F51/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNIT1F51/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO_1\[16\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO_1\[16\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[16\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[16\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[16\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[3\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[3\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIH1C5\[2\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNIH1C5\[2\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNIR328\[4\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNIR328\[4\]/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIQVAS/A  CORESPI_0/USPI/UCC/stxs_direct_RNIQVAS/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIT1F51/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNIT1F51/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[22\]/S  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[22\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[22\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[22\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[22\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[3\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[3\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIH1C5\[2\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNIH1C5\[2\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNIR328\[4\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNIR328\[4\]/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIQVAS/A  CORESPI_0/USPI/UCC/stxs_direct_RNIQVAS/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIT1F51/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNIT1F51/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[21\]/S  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[21\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[21\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[21\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[21\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[3\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[3\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIH1C5\[2\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNIH1C5\[2\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNIR328\[4\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNIR328\[4\]/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIQVAS/A  CORESPI_0/USPI/UCC/stxs_direct_RNIQVAS/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIT1F51/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNIT1F51/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[20\]/S  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[20\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[20\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[20\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[20\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[3\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[3\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIH1C5\[2\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNIH1C5\[2\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNIR328\[4\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNIR328\[4\]/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIQVAS/A  CORESPI_0/USPI/UCC/stxs_direct_RNIQVAS/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIT1F51/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNIT1F51/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[19\]/S  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[19\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[19\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[19\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[19\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[3\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[3\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIH1C5\[2\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNIH1C5\[2\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNIR328\[4\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNIR328\[4\]/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIQVAS/A  CORESPI_0/USPI/UCC/stxs_direct_RNIQVAS/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIT1F51/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNIT1F51/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[18\]/S  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[18\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[18\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[18\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[3\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[3\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIH1C5\[2\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNIH1C5\[2\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNIR328\[4\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNIR328\[4\]/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIQVAS/A  CORESPI_0/USPI/UCC/stxs_direct_RNIQVAS/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIT1F51/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNIT1F51/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[9\]/S  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[9\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[9\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[9\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[3\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[3\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIH1C5\[2\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNIH1C5\[2\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNIR328\[4\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNIR328\[4\]/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIQVAS/A  CORESPI_0/USPI/UCC/stxs_direct_RNIQVAS/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIT1F51/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNIT1F51/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[6\]/S  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[6\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[6\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[6\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[3\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[3\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIH1C5\[2\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNIH1C5\[2\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNIR328\[4\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNIR328\[4\]/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIQVAS/A  CORESPI_0/USPI/UCC/stxs_direct_RNIQVAS/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIT1F51/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNIT1F51/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[5\]/S  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[5\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[5\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[5\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[3\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[3\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIH1C5\[2\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNIH1C5\[2\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNIR328\[4\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNIR328\[4\]/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIQVAS/A  CORESPI_0/USPI/UCC/stxs_direct_RNIQVAS/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIT1F51/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNIT1F51/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[4\]/S  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[4\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[4\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[4\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[3\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[3\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIH1C5\[2\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNIH1C5\[2\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNIR328\[4\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNIR328\[4\]/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIQVAS/A  CORESPI_0/USPI/UCC/stxs_direct_RNIQVAS/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIT1F51/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNIT1F51/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[2\]/S  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[2\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[2\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[2\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNILT18\[2\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNILT18\[2\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNI81ED\[3\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNI81ED\[3\]/Y  CORESPI_0/USPI/UCC/stxs_state_RNIHTLP1/B  CORESPI_0/USPI/UCC/stxs_state_RNIHTLP1/Y  CORESPI_0/USPI/UCC/stxs_state_RNIKVP22/A  CORESPI_0/USPI/UCC/stxs_state_RNIKVP22/Y  CORESPI_0/USPI/UCC/stxs_state_RNIJ37Q2/C  CORESPI_0/USPI/UCC/stxs_state_RNIJ37Q2/Y  CORESPI_0/USPI/UCC/stxs_bitsel\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[26\]/CLK  BUS_INTERFACE_0/p2/count\[26\]/Q  BUS_INTERFACE_0/p2/count_RNI77AD\[31\]/A  BUS_INTERFACE_0/p2/count_RNI77AD\[31\]/Y  BUS_INTERFACE_0/p2/count_RNI094M\[13\]/A  BUS_INTERFACE_0/p2/count_RNI094M\[13\]/Y  BUS_INTERFACE_0/p2/count_RNIURR71\[13\]/C  BUS_INTERFACE_0/p2/count_RNIURR71\[13\]/Y  BUS_INTERFACE_0/p2/count_RNIPOSE3\[1\]/A  BUS_INTERFACE_0/p2/count_RNIPOSE3\[1\]/Y  BUS_INTERFACE_0/p2/count_RNIRS6V3\[0\]/B  BUS_INTERFACE_0/p2/count_RNIRS6V3\[0\]/Y  BUS_INTERFACE_0/p2/count_RNIO74B4\[6\]/B  BUS_INTERFACE_0/p2/count_RNIO74B4\[6\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[3\]/B  BUS_INTERFACE_0/p2/count_RNO_0\[3\]/Y  BUS_INTERFACE_0/p2/count_RNO\[3\]/C  BUS_INTERFACE_0/p2/count_RNO\[3\]/Y  BUS_INTERFACE_0/p2/count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[4\]/CLK  BUS_INTERFACE_0/p2/count\[4\]/Q  BUS_INTERFACE_0/p2/count_RNIKORH\[5\]/B  BUS_INTERFACE_0/p2/count_RNIKORH\[5\]/Y  BUS_INTERFACE_0/p2/count_RNIE9QN\[2\]/B  BUS_INTERFACE_0/p2/count_RNIE9QN\[2\]/Y  BUS_INTERFACE_0/p2/count_RNITSL91\[6\]/B  BUS_INTERFACE_0/p2/count_RNITSL91\[6\]/Y  BUS_INTERFACE_0/p2/count_RNIT1IR1\[7\]/B  BUS_INTERFACE_0/p2/count_RNIT1IR1\[7\]/Y  BUS_INTERFACE_0/p2/count_RNO\[11\]/A  BUS_INTERFACE_0/p2/count_RNO\[11\]/Y  BUS_INTERFACE_0/p2/count\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[6\]/CLK  BUS_INTERFACE_0/hit_count\[6\]/Q  BUS_INTERFACE_0/hit_count_RNIDLJV\[11\]/C  BUS_INTERFACE_0/hit_count_RNIDLJV\[11\]/Y  BUS_INTERFACE_0/hit_count_RNIEFBQ1\[4\]/C  BUS_INTERFACE_0/hit_count_RNIEFBQ1\[4\]/Y  BUS_INTERFACE_0/hit_count_RNI0PUN4\[3\]/A  BUS_INTERFACE_0/hit_count_RNI0PUN4\[3\]/Y  BUS_INTERFACE_0/hit_count_RNI5KI56\[16\]/B  BUS_INTERFACE_0/hit_count_RNI5KI56\[16\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[18\]/B  BUS_INTERFACE_0/hit_count_RNO_0\[18\]/Y  BUS_INTERFACE_0/hit_count_RNO\[18\]/B  BUS_INTERFACE_0/hit_count_RNO\[18\]/Y  BUS_INTERFACE_0/hit_count\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIJL9S\[16\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIJL9S\[16\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIMTQL1\[16\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIMTQL1\[16\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_14/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_14/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIF11J\[16\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIF11J\[16\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIMTQL1\[16\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIMTQL1\[16\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_14/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_14/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[9\]/CLK  BUS_INTERFACE_0/p3/count\[9\]/Q  BUS_INTERFACE_0/p3/count_RNIC8TO\[10\]/B  BUS_INTERFACE_0/p3/count_RNIC8TO\[10\]/Y  BUS_INTERFACE_0/p3/count_RNIH3NS3\[10\]/A  BUS_INTERFACE_0/p3/count_RNIH3NS3\[10\]/Y  BUS_INTERFACE_0/p3/count_RNIOJ4P7\[15\]/B  BUS_INTERFACE_0/p3/count_RNIOJ4P7\[15\]/Y  BUS_INTERFACE_0/p3/count_RNIQA4QA\[26\]/B  BUS_INTERFACE_0/p3/count_RNIQA4QA\[26\]/Y  BUS_INTERFACE_0/p3/count_RNO\[31\]/A  BUS_INTERFACE_0/p3/count_RNO\[31\]/Y  BUS_INTERFACE_0/p3/count\[31\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[9\]/CLK  BUS_INTERFACE_0/p3/count\[9\]/Q  BUS_INTERFACE_0/p3/count_RNIC8TO\[10\]/B  BUS_INTERFACE_0/p3/count_RNIC8TO\[10\]/Y  BUS_INTERFACE_0/p3/count_RNIH3NS3\[10\]/A  BUS_INTERFACE_0/p3/count_RNIH3NS3\[10\]/Y  BUS_INTERFACE_0/p3/count_RNIOJ4P7\[15\]/B  BUS_INTERFACE_0/p3/count_RNIOJ4P7\[15\]/Y  BUS_INTERFACE_0/p3/count_RNIQA4QA\[26\]/B  BUS_INTERFACE_0/p3/count_RNIQA4QA\[26\]/Y  BUS_INTERFACE_0/p3/count_RNO\[30\]/A  BUS_INTERFACE_0/p3/count_RNO\[30\]/Y  BUS_INTERFACE_0/p3/count\[30\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI101B\[1\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI101B\[1\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJHHG\[2\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJHHG\[2\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI642M\[3\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI642M\[3\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNISO4C1\[7\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNISO4C1\[7\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIKGLH1\[8\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIKGLH1\[8\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNID96N1\[9\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNID96N1\[9\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[10\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[10\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[8\]/CLK  BUS_INTERFACE_0/hit_count\[8\]/Q  BUS_INTERFACE_0/hit_count_RNIBTFL1\[3\]/B  BUS_INTERFACE_0/hit_count_RNIBTFL1\[3\]/Y  BUS_INTERFACE_0/hit_count_RNI0PUN4\[3\]/B  BUS_INTERFACE_0/hit_count_RNI0PUN4\[3\]/Y  BUS_INTERFACE_0/hit_count_RNI5KI56\[16\]/B  BUS_INTERFACE_0/hit_count_RNI5KI56\[16\]/Y  BUS_INTERFACE_0/hit_count_RNIEPQN6\[18\]/B  BUS_INTERFACE_0/hit_count_RNIEPQN6\[18\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[20\]/A  BUS_INTERFACE_0/hit_count_RNO_0\[20\]/Y  BUS_INTERFACE_0/hit_count_RNO\[20\]/B  BUS_INTERFACE_0/hit_count_RNO\[20\]/Y  BUS_INTERFACE_0/hit_count\[20\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/Q  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_2\[0\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_2\[0\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNIDMF41\[3\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNIDMF41\[3\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNI6M4L2\[3\]/C  CoreUARTapb_0/uUART/make_RX/receive_count_RNI6M4L2\[3\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNO\[0\]/A  CoreUARTapb_0/uUART/make_RX/receive_count_RNO\[0\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[31\]/CLK  BUS_INTERFACE_0/p2/count\[31\]/Q  BUS_INTERFACE_0/p2/count_RNI77AD\[31\]/B  BUS_INTERFACE_0/p2/count_RNI77AD\[31\]/Y  BUS_INTERFACE_0/p2/count_RNI094M\[13\]/A  BUS_INTERFACE_0/p2/count_RNI094M\[13\]/Y  BUS_INTERFACE_0/p2/count_RNIURR71\[13\]/C  BUS_INTERFACE_0/p2/count_RNIURR71\[13\]/Y  BUS_INTERFACE_0/p2/count_RNIPOSE3\[1\]/A  BUS_INTERFACE_0/p2/count_RNIPOSE3\[1\]/Y  BUS_INTERFACE_0/p2/count_RNIRS6V3\[0\]/B  BUS_INTERFACE_0/p2/count_RNIRS6V3\[0\]/Y  BUS_INTERFACE_0/p2/count_RNIO74B4\[6\]/B  BUS_INTERFACE_0/p2/count_RNIO74B4\[6\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[3\]/B  BUS_INTERFACE_0/p2/count_RNO_0\[3\]/Y  BUS_INTERFACE_0/p2/count_RNO\[3\]/C  BUS_INTERFACE_0/p2/count_RNO\[3\]/Y  BUS_INTERFACE_0/p2/count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/Q  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_2\[0\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_2\[0\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNIDMF41\[3\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNIDMF41\[3\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNI6M4L2\[3\]/C  CoreUARTapb_0/uUART/make_RX/receive_count_RNI6M4L2\[3\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNO\[3\]/A  CoreUARTapb_0/uUART/make_RX/receive_count_RNO\[3\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/counter_q\[2\]/CLK  CORESPI_0/USPI/UTXF/counter_q\[2\]/Q  CORESPI_0/USPI/UTXF/un1_counter_q_1_dec_I_10/C  CORESPI_0/USPI/UTXF/un1_counter_q_1_dec_I_10/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1_dec_I_11/B  CORESPI_0/USPI/UTXF/un1_counter_q_1_dec_I_11/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1_dec_I_12/A  CORESPI_0/USPI/UTXF/un1_counter_q_1_dec_I_12/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1\[4\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_1\[4\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m\[4\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m\[4\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNITMEE\[4\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNITMEE\[4\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNIAK4L4\[4\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNIAK4L4\[4\]/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/B  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[25\]/CLK  BUS_INTERFACE_0/p3/count\[25\]/Q  BUS_INTERFACE_0/p3/count_RNI2ULR\[18\]/B  BUS_INTERFACE_0/p3/count_RNI2ULR\[18\]/Y  BUS_INTERFACE_0/p3/count_RNI91CN1\[19\]/C  BUS_INTERFACE_0/p3/count_RNI91CN1\[19\]/Y  BUS_INTERFACE_0/p3/count_RNI5G9O4\[19\]/A  BUS_INTERFACE_0/p3/count_RNI5G9O4\[19\]/Y  BUS_INTERFACE_0/p3/count_RNIGBUK8\[13\]/A  BUS_INTERFACE_0/p3/count_RNIGBUK8\[13\]/Y  BUS_INTERFACE_0/p3/count_RNIBT95B\[1\]/B  BUS_INTERFACE_0/p3/count_RNIBT95B\[1\]/Y  BUS_INTERFACE_0/p3/count_RNII07UB\[3\]/C  BUS_INTERFACE_0/p3/count_RNII07UB\[3\]/Y  BUS_INTERFACE_0/p3/count_RNO\[0\]/B  BUS_INTERFACE_0/p3/count_RNO\[0\]/Y  BUS_INTERFACE_0/p3/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[0\]/CLK  BUS_INTERFACE_0/p3/count\[0\]/Q  BUS_INTERFACE_0/p3/count_RNIEA811_0\[2\]/C  BUS_INTERFACE_0/p3/count_RNIEA811_0\[2\]/Y  BUS_INTERFACE_0/p3/count_RNI93EN1\[6\]/C  BUS_INTERFACE_0/p3/count_RNI93EN1\[6\]/Y  BUS_INTERFACE_0/p3/count_RNI5RP33\[4\]/A  BUS_INTERFACE_0/p3/count_RNI5RP33\[4\]/Y  BUS_INTERFACE_0/p3/count_RNIH3NS3\[10\]/B  BUS_INTERFACE_0/p3/count_RNIH3NS3\[10\]/Y  BUS_INTERFACE_0/p3/count_RNO\[12\]/B  BUS_INTERFACE_0/p3/count_RNO\[12\]/Y  BUS_INTERFACE_0/p3/count\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/clr_txfifo/CLK  CORESPI_0/USPI/URF/clr_txfifo/Q  CORESPI_0/USPI/UTXF/full_out_RNI0FPI1_0/B  CORESPI_0/USPI/UTXF/full_out_RNI0FPI1_0/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_1/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_27/A  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_27/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_23/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_23/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m\[2\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m\[2\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNIRKEE\[2\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNIRKEE\[2\]/Y  CORESPI_0/USPI/UTXF/counter_q\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[4\]/CLK  BUS_INTERFACE_0/hit_count\[4\]/Q  BUS_INTERFACE_0/hit_count_RNIEFBQ1\[4\]/B  BUS_INTERFACE_0/hit_count_RNIEFBQ1\[4\]/Y  BUS_INTERFACE_0/hit_count_RNI0PUN4\[3\]/A  BUS_INTERFACE_0/hit_count_RNI0PUN4\[3\]/Y  BUS_INTERFACE_0/hit_count_RNI5KI56\[16\]/B  BUS_INTERFACE_0/hit_count_RNI5KI56\[16\]/Y  BUS_INTERFACE_0/hit_count_RNIEPQN6\[18\]/B  BUS_INTERFACE_0/hit_count_RNIEPQN6\[18\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[20\]/A  BUS_INTERFACE_0/hit_count_RNO_0\[20\]/Y  BUS_INTERFACE_0/hit_count_RNO\[20\]/B  BUS_INTERFACE_0/hit_count_RNO\[20\]/Y  BUS_INTERFACE_0/hit_count\[20\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[0\]/CLK  BUS_INTERFACE_0/p3/count\[0\]/Q  BUS_INTERFACE_0/p3/count_RNIEA811_0\[2\]/C  BUS_INTERFACE_0/p3/count_RNIEA811_0\[2\]/Y  BUS_INTERFACE_0/p3/count_RNI93EN1\[6\]/C  BUS_INTERFACE_0/p3/count_RNI93EN1\[6\]/Y  BUS_INTERFACE_0/p3/count_RNI5RP33\[4\]/A  BUS_INTERFACE_0/p3/count_RNI5RP33\[4\]/Y  BUS_INTERFACE_0/p3/count_RNIH3NS3\[10\]/B  BUS_INTERFACE_0/p3/count_RNIH3NS3\[10\]/Y  BUS_INTERFACE_0/p3/count_RNO\[14\]/A  BUS_INTERFACE_0/p3/count_RNO\[14\]/Y  BUS_INTERFACE_0/p3/count\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[0\]/CLK  BUS_INTERFACE_0/p3/count\[0\]/Q  BUS_INTERFACE_0/p3/count_RNIEA811_0\[2\]/C  BUS_INTERFACE_0/p3/count_RNIEA811_0\[2\]/Y  BUS_INTERFACE_0/p3/count_RNI93EN1\[6\]/C  BUS_INTERFACE_0/p3/count_RNI93EN1\[6\]/Y  BUS_INTERFACE_0/p3/count_RNI5RP33\[4\]/A  BUS_INTERFACE_0/p3/count_RNI5RP33\[4\]/Y  BUS_INTERFACE_0/p3/count_RNIH3NS3\[10\]/B  BUS_INTERFACE_0/p3/count_RNIH3NS3\[10\]/Y  BUS_INTERFACE_0/p3/count_RNO\[27\]/A  BUS_INTERFACE_0/p3/count_RNO\[27\]/Y  BUS_INTERFACE_0/p3/count\[27\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[0\]/CLK  BUS_INTERFACE_0/p3/count\[0\]/Q  BUS_INTERFACE_0/p3/count_RNIEA811_0\[2\]/C  BUS_INTERFACE_0/p3/count_RNIEA811_0\[2\]/Y  BUS_INTERFACE_0/p3/count_RNI93EN1\[6\]/C  BUS_INTERFACE_0/p3/count_RNI93EN1\[6\]/Y  BUS_INTERFACE_0/p3/count_RNI5RP33\[4\]/A  BUS_INTERFACE_0/p3/count_RNI5RP33\[4\]/Y  BUS_INTERFACE_0/p3/count_RNIH3NS3\[10\]/B  BUS_INTERFACE_0/p3/count_RNIH3NS3\[10\]/Y  BUS_INTERFACE_0/p3/count_RNO\[17\]/A  BUS_INTERFACE_0/p3/count_RNO\[17\]/Y  BUS_INTERFACE_0/p3/count\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/counter_q\[1\]/CLK  CORESPI_0/USPI/UTXF/counter_q\[1\]/Q  CORESPI_0/USPI/UTXF/un1_counter_q_1_dec_I_10/B  CORESPI_0/USPI/UTXF/un1_counter_q_1_dec_I_10/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1_dec_I_11/B  CORESPI_0/USPI/UTXF/un1_counter_q_1_dec_I_11/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1_dec_I_12/A  CORESPI_0/USPI/UTXF/un1_counter_q_1_dec_I_12/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1\[4\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_1\[4\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m\[4\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m\[4\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNITMEE\[4\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNITMEE\[4\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNIAK4L4\[4\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNIAK4L4\[4\]/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/B  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[2\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[2\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNILT18\[2\]/C  CORESPI_0/USPI/UCC/stxs_bitsel_RNILT18\[2\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNI81ED\[3\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNI81ED\[3\]/Y  CORESPI_0/USPI/UCC/stxs_state_RNIHTLP1/B  CORESPI_0/USPI/UCC/stxs_state_RNIHTLP1/Y  CORESPI_0/USPI/UCC/stxs_state_RNIKVP22/A  CORESPI_0/USPI/UCC/stxs_state_RNIKVP22/Y  CORESPI_0/USPI/UCC/stxs_state_RNIJ37Q2/C  CORESPI_0/USPI/UCC/stxs_state_RNIJ37Q2/Y  CORESPI_0/USPI/UCC/stxs_bitsel\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[2\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[2\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIH1C5\[2\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIH1C5\[2\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNIR328\[4\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNIR328\[4\]/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIQVAS/A  CORESPI_0/USPI/UCC/stxs_direct_RNIQVAS/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIT1F51/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNIT1F51/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO_1\[16\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO_1\[16\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[16\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[16\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[16\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[2\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[2\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNILT18\[2\]/C  CORESPI_0/USPI/UCC/stxs_bitsel_RNILT18\[2\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNI81ED\[3\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNI81ED\[3\]/Y  CORESPI_0/USPI/UCC/stxs_state_RNIHTLP1/B  CORESPI_0/USPI/UCC/stxs_state_RNIHTLP1/Y  CORESPI_0/USPI/UCC/stxs_state_RNIKVP22/A  CORESPI_0/USPI/UCC/stxs_state_RNIKVP22/Y  CORESPI_0/USPI/UCC/stxs_state_RNIJ37Q2/C  CORESPI_0/USPI/UCC/stxs_state_RNIJ37Q2/Y  CORESPI_0/USPI/UCC/stxs_bitsel\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[2\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[2\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNILT18\[2\]/C  CORESPI_0/USPI/UCC/stxs_bitsel_RNILT18\[2\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNI81ED\[3\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNI81ED\[3\]/Y  CORESPI_0/USPI/UCC/stxs_state_RNIHTLP1/B  CORESPI_0/USPI/UCC/stxs_state_RNIHTLP1/Y  CORESPI_0/USPI/UCC/stxs_state_RNIKVP22/A  CORESPI_0/USPI/UCC/stxs_state_RNIKVP22/Y  CORESPI_0/USPI/UCC/stxs_state_RNIJ37Q2/C  CORESPI_0/USPI/UCC/stxs_state_RNIJ37Q2/Y  CORESPI_0/USPI/UCC/stxs_bitsel\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[0\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[0\]/Q  CORESPI_0/USPI/UCC/mtx_state_RNINJM1\[1\]/B  CORESPI_0/USPI/UCC/mtx_state_RNINJM1\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNIFQBQ1/A  CORESPI_0/USPI/UCC/spi_clk_tick_RNIFQBQ1/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNIFDDC4/A  CORESPI_0/USPI/UCC/spi_clk_tick_RNIFDDC4/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[1\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[1\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[5\]/CLK  BUS_INTERFACE_0/hit_count\[5\]/Q  BUS_INTERFACE_0/hit_count_RNIEFBQ1\[4\]/A  BUS_INTERFACE_0/hit_count_RNIEFBQ1\[4\]/Y  BUS_INTERFACE_0/hit_count_RNI0PUN4\[3\]/A  BUS_INTERFACE_0/hit_count_RNI0PUN4\[3\]/Y  BUS_INTERFACE_0/hit_count_RNI5KI56\[16\]/B  BUS_INTERFACE_0/hit_count_RNI5KI56\[16\]/Y  BUS_INTERFACE_0/hit_count_RNIEPQN6\[18\]/B  BUS_INTERFACE_0/hit_count_RNIEPQN6\[18\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[20\]/A  BUS_INTERFACE_0/hit_count_RNO_0\[20\]/Y  BUS_INTERFACE_0/hit_count_RNO\[20\]/B  BUS_INTERFACE_0/hit_count_RNO\[20\]/Y  BUS_INTERFACE_0/hit_count\[20\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_state/CLK  CORESPI_0/USPI/UCC/stxs_state/Q  CORESPI_0/USPI/UCC/stxs_direct_RNIIUSE_0/A  CORESPI_0/USPI/UCC/stxs_direct_RNIIUSE_0/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIQVAS/C  CORESPI_0/USPI/UCC/stxs_direct_RNIQVAS/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIT1F51/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNIT1F51/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO_1\[16\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO_1\[16\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[16\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[16\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[16\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIQVAS/B  CORESPI_0/USPI/UCC/stxs_direct_RNIQVAS/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIT1F51/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNIT1F51/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO_1\[16\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO_1\[16\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[16\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[16\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[16\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[3\]/CLK  BUS_INTERFACE_0/hit_count\[3\]/Q  BUS_INTERFACE_0/hit_count_RNIBTFL1\[3\]/A  BUS_INTERFACE_0/hit_count_RNIBTFL1\[3\]/Y  BUS_INTERFACE_0/hit_count_RNI0PUN4\[3\]/B  BUS_INTERFACE_0/hit_count_RNI0PUN4\[3\]/Y  BUS_INTERFACE_0/hit_count_RNI5KI56\[16\]/B  BUS_INTERFACE_0/hit_count_RNI5KI56\[16\]/Y  BUS_INTERFACE_0/hit_count_RNIEPQN6\[18\]/B  BUS_INTERFACE_0/hit_count_RNIEPQN6\[18\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[20\]/A  BUS_INTERFACE_0/hit_count_RNO_0\[20\]/Y  BUS_INTERFACE_0/hit_count_RNO\[20\]/B  BUS_INTERFACE_0/hit_count_RNO\[20\]/Y  BUS_INTERFACE_0/hit_count\[20\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIQVAS/B  CORESPI_0/USPI/UCC/stxs_direct_RNIQVAS/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIT1F51/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNIT1F51/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[12\]/S  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[12\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[12\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[12\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIQVAS/B  CORESPI_0/USPI/UCC/stxs_direct_RNIQVAS/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIT1F51/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNIT1F51/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[28\]/S  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[28\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[28\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[28\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIQVAS/B  CORESPI_0/USPI/UCC/stxs_direct_RNIQVAS/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIT1F51/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNIT1F51/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[8\]/S  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[8\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[8\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[8\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIQVAS/B  CORESPI_0/USPI/UCC/stxs_direct_RNIQVAS/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIT1F51/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNIT1F51/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[17\]/S  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[17\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[17\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[17\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIQVAS/B  CORESPI_0/USPI/UCC/stxs_direct_RNIQVAS/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIT1F51/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNIT1F51/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[1\]/S  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[1\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[1\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[1\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIQVAS/B  CORESPI_0/USPI/UCC/stxs_direct_RNIQVAS/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIT1F51/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNIT1F51/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[29\]/S  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[29\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[29\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[29\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[29\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIQVAS/B  CORESPI_0/USPI/UCC/stxs_direct_RNIQVAS/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIT1F51/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNIT1F51/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[26\]/S  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[26\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[26\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[26\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[26\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIQVAS/B  CORESPI_0/USPI/UCC/stxs_direct_RNIQVAS/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIT1F51/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNIT1F51/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[25\]/S  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[25\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[25\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[25\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[25\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIQVAS/B  CORESPI_0/USPI/UCC/stxs_direct_RNIQVAS/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIT1F51/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNIT1F51/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[24\]/S  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[24\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[24\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[24\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[24\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[14\]/CLK  BUS_INTERFACE_0/hit_count\[14\]/Q  BUS_INTERFACE_0/hit_count_RNI3V7I\[15\]/B  BUS_INTERFACE_0/hit_count_RNI3V7I\[15\]/Y  BUS_INTERFACE_0/hit_count_RNI2QF41\[12\]/C  BUS_INTERFACE_0/hit_count_RNI2QF41\[12\]/Y  BUS_INTERFACE_0/hit_count_RNII15I2\[16\]/C  BUS_INTERFACE_0/hit_count_RNII15I2\[16\]/Y  BUS_INTERFACE_0/hit_count_RNIIQ3A7\[16\]/A  BUS_INTERFACE_0/hit_count_RNIIQ3A7\[16\]/Y  BUS_INTERFACE_0/hit_count_RNIHO8J7\[21\]/A  BUS_INTERFACE_0/hit_count_RNIHO8J7\[21\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[23\]/A  BUS_INTERFACE_0/hit_count_RNO_0\[23\]/Y  BUS_INTERFACE_0/hit_count_RNO\[23\]/B  BUS_INTERFACE_0/hit_count_RNO\[23\]/Y  BUS_INTERFACE_0/hit_count\[23\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[6\]/CLK  BUS_INTERFACE_0/hit_count\[6\]/Q  BUS_INTERFACE_0/hit_count_RNIDLJV\[11\]/C  BUS_INTERFACE_0/hit_count_RNIDLJV\[11\]/Y  BUS_INTERFACE_0/hit_count_RNIEFBQ1\[4\]/C  BUS_INTERFACE_0/hit_count_RNIEFBQ1\[4\]/Y  BUS_INTERFACE_0/hit_count_RNI0PUN4\[3\]/A  BUS_INTERFACE_0/hit_count_RNI0PUN4\[3\]/Y  BUS_INTERFACE_0/hit_count_RNIINI58\[16\]/B  BUS_INTERFACE_0/hit_count_RNIINI58\[16\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[25\]/B  BUS_INTERFACE_0/hit_count_RNO_0\[25\]/Y  BUS_INTERFACE_0/hit_count_RNO\[25\]/B  BUS_INTERFACE_0/hit_count_RNO\[25\]/Y  BUS_INTERFACE_0/hit_count\[25\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[26\]/CLK  BUS_INTERFACE_0/p3/count\[26\]/Q  BUS_INTERFACE_0/p3/count_RNIC8J91\[31\]/A  BUS_INTERFACE_0/p3/count_RNIC8J91\[31\]/Y  BUS_INTERFACE_0/p3/count_RNI7U752\[13\]/C  BUS_INTERFACE_0/p3/count_RNI7U752\[13\]/Y  BUS_INTERFACE_0/p3/count_RNIBRKS3\[13\]/C  BUS_INTERFACE_0/p3/count_RNIBRKS3\[13\]/Y  BUS_INTERFACE_0/p3/count_RNIGBUK8\[13\]/B  BUS_INTERFACE_0/p3/count_RNIGBUK8\[13\]/Y  BUS_INTERFACE_0/p3/count_RNIBT95B\[1\]/B  BUS_INTERFACE_0/p3/count_RNIBT95B\[1\]/Y  BUS_INTERFACE_0/p3/count_RNII07UB\[3\]/C  BUS_INTERFACE_0/p3/count_RNII07UB\[3\]/Y  BUS_INTERFACE_0/p3/count_RNO\[0\]/B  BUS_INTERFACE_0/p3/count_RNO\[0\]/Y  BUS_INTERFACE_0/p3/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[18\]/CLK  BUS_INTERFACE_0/p3/count\[18\]/Q  BUS_INTERFACE_0/p3/count_RNI2ULR\[18\]/A  BUS_INTERFACE_0/p3/count_RNI2ULR\[18\]/Y  BUS_INTERFACE_0/p3/count_RNI91CN1\[19\]/C  BUS_INTERFACE_0/p3/count_RNI91CN1\[19\]/Y  BUS_INTERFACE_0/p3/count_RNI5G9O4\[19\]/A  BUS_INTERFACE_0/p3/count_RNI5G9O4\[19\]/Y  BUS_INTERFACE_0/p3/count_RNIGBUK8\[13\]/A  BUS_INTERFACE_0/p3/count_RNIGBUK8\[13\]/Y  BUS_INTERFACE_0/p3/count_RNIBT95B\[1\]/B  BUS_INTERFACE_0/p3/count_RNIBT95B\[1\]/Y  BUS_INTERFACE_0/p3/count_RNII07UB\[3\]/C  BUS_INTERFACE_0/p3/count_RNII07UB\[3\]/Y  BUS_INTERFACE_0/p3/count_RNO\[0\]/B  BUS_INTERFACE_0/p3/count_RNO\[0\]/Y  BUS_INTERFACE_0/p3/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[13\]/CLK  BUS_INTERFACE_0/p2/count\[13\]/Q  BUS_INTERFACE_0/p2/count_RNI094M\[13\]/C  BUS_INTERFACE_0/p2/count_RNI094M\[13\]/Y  BUS_INTERFACE_0/p2/count_RNIURR71\[13\]/C  BUS_INTERFACE_0/p2/count_RNIURR71\[13\]/Y  BUS_INTERFACE_0/p2/count_RNIPOSE3\[1\]/A  BUS_INTERFACE_0/p2/count_RNIPOSE3\[1\]/Y  BUS_INTERFACE_0/p2/count_RNIRS6V3\[0\]/B  BUS_INTERFACE_0/p2/count_RNIRS6V3\[0\]/Y  BUS_INTERFACE_0/p2/count_RNIO74B4\[6\]/B  BUS_INTERFACE_0/p2/count_RNIO74B4\[6\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[3\]/B  BUS_INTERFACE_0/p2/count_RNO_0\[3\]/Y  BUS_INTERFACE_0/p2/count_RNO\[3\]/C  BUS_INTERFACE_0/p2/count_RNO\[3\]/Y  BUS_INTERFACE_0/p2/count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[6\]/CLK  BUS_INTERFACE_0/hit_count\[6\]/Q  BUS_INTERFACE_0/hit_count_RNIDLJV\[11\]/C  BUS_INTERFACE_0/hit_count_RNIDLJV\[11\]/Y  BUS_INTERFACE_0/hit_count_RNIEFBQ1\[4\]/C  BUS_INTERFACE_0/hit_count_RNIEFBQ1\[4\]/Y  BUS_INTERFACE_0/hit_count_RNI0PUN4\[3\]/A  BUS_INTERFACE_0/hit_count_RNI0PUN4\[3\]/Y  BUS_INTERFACE_0/hit_count_RNIIQ3A7\[16\]/B  BUS_INTERFACE_0/hit_count_RNIIQ3A7\[16\]/Y  BUS_INTERFACE_0/hit_count_RNIHO8J7\[21\]/A  BUS_INTERFACE_0/hit_count_RNIHO8J7\[21\]/Y  BUS_INTERFACE_0/hit_count_RNO\[22\]/B  BUS_INTERFACE_0/hit_count_RNO\[22\]/Y  BUS_INTERFACE_0/hit_count\[22\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[6\]/CLK  BUS_INTERFACE_0/modulator/count\[6\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_116/B  BUS_INTERFACE_0/modulator/pwm6_0_I_116/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_122/C  BUS_INTERFACE_0/modulator/pwm6_0_I_122/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_125/B  BUS_INTERFACE_0/modulator/pwm6_0_I_125/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_126/A  BUS_INTERFACE_0/modulator/pwm6_0_I_126/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_138/C  BUS_INTERFACE_0/modulator/pwm6_0_I_138/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/B  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[29\]/CLK  BUS_INTERFACE_0/p2/count\[29\]/Q  BUS_INTERFACE_0/p2/count_RNI7RMH\[19\]/C  BUS_INTERFACE_0/p2/count_RNI7RMH\[19\]/Y  BUS_INTERFACE_0/p2/count_RNI855L1\[11\]/A  BUS_INTERFACE_0/p2/count_RNI855L1\[11\]/Y  BUS_INTERFACE_0/p2/count_RNIPOSE3\[1\]/B  BUS_INTERFACE_0/p2/count_RNIPOSE3\[1\]/Y  BUS_INTERFACE_0/p2/count_RNIRS6V3\[0\]/B  BUS_INTERFACE_0/p2/count_RNIRS6V3\[0\]/Y  BUS_INTERFACE_0/p2/count_RNIO74B4\[6\]/B  BUS_INTERFACE_0/p2/count_RNIO74B4\[6\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[3\]/B  BUS_INTERFACE_0/p2/count_RNO_0\[3\]/Y  BUS_INTERFACE_0/p2/count_RNO\[3\]/C  BUS_INTERFACE_0/p2/count_RNO\[3\]/Y  BUS_INTERFACE_0/p2/count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[23\]/CLK  BUS_INTERFACE_0/p2/count\[23\]/Q  BUS_INTERFACE_0/p2/count_RNII6NH\[23\]/B  BUS_INTERFACE_0/p2/count_RNII6NH\[23\]/Y  BUS_INTERFACE_0/p2/count_RNI855L1\[11\]/C  BUS_INTERFACE_0/p2/count_RNI855L1\[11\]/Y  BUS_INTERFACE_0/p2/count_RNIPOSE3\[1\]/B  BUS_INTERFACE_0/p2/count_RNIPOSE3\[1\]/Y  BUS_INTERFACE_0/p2/count_RNIRS6V3\[0\]/B  BUS_INTERFACE_0/p2/count_RNIRS6V3\[0\]/Y  BUS_INTERFACE_0/p2/count_RNIO74B4\[6\]/B  BUS_INTERFACE_0/p2/count_RNIO74B4\[6\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[3\]/B  BUS_INTERFACE_0/p2/count_RNO_0\[3\]/Y  BUS_INTERFACE_0/p2/count_RNO\[3\]/C  BUS_INTERFACE_0/p2/count_RNO\[3\]/Y  BUS_INTERFACE_0/p2/count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIHJ9S\[15\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIHJ9S\[15\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIIPQL1\[15\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIIPQL1\[15\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_29/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_29/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_13/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_13/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNINRBS\[27\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNINRBS\[27\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIF19K1\[27\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIF19K1\[27\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_27/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_27/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_12/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_12/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIBHDS\[30\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIBHDS\[30\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNINCCK1\[30\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNINCCK1\[30\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_21/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_21/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_9/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_9/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIFJBS\[23\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIFJBS\[23\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIEPUL1\[23\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIEPUL1\[23\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_28/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_28/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_13/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_13/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIRVBS\[29\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIRVBS\[29\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIN99K1\[29\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIN99K1\[29\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_25/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_25/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_11/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_11/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIDV0J\[15\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIDV0J\[15\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIIPQL1\[15\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIIPQL1\[15\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_29/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_29/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_13/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_13/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[4\]/CLK  BUS_INTERFACE_0/p2/count\[4\]/Q  BUS_INTERFACE_0/p2/count_RNIKORH\[5\]/B  BUS_INTERFACE_0/p2/count_RNIKORH\[5\]/Y  BUS_INTERFACE_0/p2/count_RNIE9QN\[2\]/B  BUS_INTERFACE_0/p2/count_RNIE9QN\[2\]/Y  BUS_INTERFACE_0/p2/count_RNITSL91\[6\]/B  BUS_INTERFACE_0/p2/count_RNITSL91\[6\]/Y  BUS_INTERFACE_0/p2/count_RNIT1IR1\[7\]/B  BUS_INTERFACE_0/p2/count_RNIT1IR1\[7\]/Y  BUS_INTERFACE_0/p2/count_RNO\[9\]/A  BUS_INTERFACE_0/p2/count_RNO\[9\]/Y  BUS_INTERFACE_0/p2/count\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIDJDS\[31\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIDJDS\[31\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIRGCK1\[31\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIRGCK1\[31\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_29/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_29/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_13/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_13/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[0\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[0\]/Q  CORESPI_0/USPI/UCC/mtx_state_RNINJM1\[1\]/B  CORESPI_0/USPI/UCC/mtx_state_RNINJM1\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNIFQBQ1/A  CORESPI_0/USPI/UCC/spi_clk_tick_RNIFQBQ1/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNIRT7K2/C  CORESPI_0/USPI/UCC/spi_clk_tick_RNIRT7K2/Y  CORESPI_0/USPI/UCC/mtx_consecutive_RNI693O5/C  CORESPI_0/USPI/UCC/mtx_consecutive_RNI693O5/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIDF9S\[13\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIDF9S\[13\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIAHQL1\[13\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIAHQL1\[13\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_25/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_25/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_11/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_11/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIBV2J\[23\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIBV2J\[23\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIEPUL1\[23\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIEPUL1\[23\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_28/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_28/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_13/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_13/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIJ73J\[27\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIJ73J\[27\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIF19K1\[27\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIF19K1\[27\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_27/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_27/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_12/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_12/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI7T4J\[30\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI7T4J\[30\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNINCCK1\[30\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNINCCK1\[30\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_21/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_21/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_9/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_9/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNI9B9S\[11\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNI9B9S\[11\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI29QL1\[11\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI29QL1\[11\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_27/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_27/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_12/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_12/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIFH9S\[14\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIFH9S\[14\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIELQL1\[14\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIELQL1\[14\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_21/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_21/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_9/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_9/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIBFBS\[21\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIBFBS\[21\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI6HUL1\[21\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI6HUL1\[21\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_24/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_24/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_11/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_11/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIPTBS\[28\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIPTBS\[28\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIJ59K1\[28\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIJ59K1\[28\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_17/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_17/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_7/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_7/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNILPBS\[26\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNILPBS\[26\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIQ5VL1\[26\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIQ5VL1\[26\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_19/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_19/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_8/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_8/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIJNBS\[25\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIJNBS\[25\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIM1VL1\[25\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIM1VL1\[25\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_23/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_23/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_10/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_10/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIDHBS\[22\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIDHBS\[22\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIALUL1\[22\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIALUL1\[22\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_20/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_20/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_9/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_9/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIPR9S\[19\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIPR9S\[19\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI2ARL1\[19\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI2ARL1\[19\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_26/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_26/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_12/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_12/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNINB3J\[29\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNINB3J\[29\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIN99K1\[29\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIN99K1\[29\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_25/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_25/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_11/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_11/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNIJ9CQ\[7\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNIJ9CQ\[7\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI71Q81\[7\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI71Q81\[7\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_28/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_28/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_13/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_13/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[4\]/CLK  BUS_INTERFACE_0/p2/count\[4\]/Q  BUS_INTERFACE_0/p2/count_RNIKORH\[5\]/B  BUS_INTERFACE_0/p2/count_RNIKORH\[5\]/Y  BUS_INTERFACE_0/p2/count_RNIE9QN\[2\]/B  BUS_INTERFACE_0/p2/count_RNIE9QN\[2\]/Y  BUS_INTERFACE_0/p2/count_RNITSL91\[6\]/B  BUS_INTERFACE_0/p2/count_RNITSL91\[6\]/Y  BUS_INTERFACE_0/p2/count_RNIT1IR1\[7\]/B  BUS_INTERFACE_0/p2/count_RNIT1IR1\[7\]/Y  BUS_INTERFACE_0/p2/count_RNO\[10\]/B  BUS_INTERFACE_0/p2/count_RNO\[10\]/Y  BUS_INTERFACE_0/p2/count\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI9V4J\[31\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI9V4J\[31\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIRGCK1\[31\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIRGCK1\[31\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_29/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_29/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_13/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_13/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIBD9S\[12\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIBD9S\[12\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI6DQL1\[12\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI6DQL1\[12\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_17/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_17/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_7/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_7/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI7R2J\[21\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI7R2J\[21\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI6HUL1\[21\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI6HUL1\[21\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_24/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_24/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_11/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_11/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI9R0J\[13\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI9R0J\[13\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIAHQL1\[13\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIAHQL1\[13\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_25/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_25/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_11/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_11/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI5N0J\[11\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI5N0J\[11\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI29QL1\[11\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI29QL1\[11\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_27/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_27/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_12/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_12/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIBT0J\[14\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIBT0J\[14\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIELQL1\[14\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIELQL1\[14\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_21/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_21/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_9/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_9/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNI799S\[10\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNI799S\[10\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIU4QL1\[10\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIU4QL1\[10\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_19/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_19/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_8/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_8/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIHLBS\[24\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIHLBS\[24\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIITUL1\[24\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIITUL1\[24\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_15/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_15/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNI9DBS\[20\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNI9DBS\[20\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI2DUL1\[20\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI2DUL1\[20\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_16/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_16/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_7/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_7/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNINP9S\[18\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNINP9S\[18\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIU5RL1\[18\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIU5RL1\[18\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_18/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_18/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_8/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_8/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNILN9S\[17\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNILN9S\[17\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIQ1RL1\[17\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIQ1RL1\[17\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_22/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_22/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_10/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_10/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNINDCQ\[9\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNINDCQ\[9\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIF9Q81\[9\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIF9Q81\[9\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_23/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_23/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_10/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_10/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIL93J\[28\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIL93J\[28\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIJ59K1\[28\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIJ59K1\[28\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_17/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_17/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_7/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_7/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIH53J\[26\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIH53J\[26\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIQ5VL1\[26\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIQ5VL1\[26\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_19/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_19/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_8/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_8/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIF33J\[25\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIF33J\[25\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIM1VL1\[25\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIM1VL1\[25\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_23/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_23/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_10/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_10/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI9T2J\[22\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI9T2J\[22\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIALUL1\[22\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIALUL1\[22\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_20/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_20/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_9/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_9/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIL71J\[19\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIL71J\[19\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI2ARL1\[19\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI2ARL1\[19\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_26/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_26/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_12/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_12/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNIH7CQ\[6\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNIH7CQ\[6\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI3TP81\[6\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI3TP81\[6\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_20/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_20/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_9/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_9/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNIF5CQ\[5\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNIF5CQ\[5\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIVOP81\[5\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIVOP81\[5\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_24/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_24/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_11/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_11/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIFPJ9\[7\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIFPJ9\[7\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI71Q81\[7\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI71Q81\[7\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_28/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_28/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_13/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_13/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNIB1CQ\[3\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNIB1CQ\[3\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNINGP81\[3\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNINGP81\[3\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_26/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_26/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_12/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_12/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[6\]/CLK  BUS_INTERFACE_0/hit_count\[6\]/Q  BUS_INTERFACE_0/hit_count_RNIDI381\[2\]/C  BUS_INTERFACE_0/hit_count_RNIDI381\[2\]/Y  BUS_INTERFACE_0/hit_count_RNIBBMC2\[14\]/C  BUS_INTERFACE_0/hit_count_RNIBBMC2\[14\]/Y  BUS_INTERFACE_0/hit_count_RNIN7ML4\[11\]/C  BUS_INTERFACE_0/hit_count_RNIN7ML4\[11\]/Y  BUS_INTERFACE_0/hit_count_RNITE7I8\[11\]/A  BUS_INTERFACE_0/hit_count_RNITE7I8\[11\]/Y  BUS_INTERFACE_0/hit_count_RNO\[14\]/C  BUS_INTERFACE_0/hit_count_RNO\[14\]/Y  BUS_INTERFACE_0/hit_count\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[6\]/CLK  BUS_INTERFACE_0/hit_count\[6\]/Q  BUS_INTERFACE_0/hit_count_RNIDI381\[2\]/C  BUS_INTERFACE_0/hit_count_RNIDI381\[2\]/Y  BUS_INTERFACE_0/hit_count_RNIBBMC2\[14\]/C  BUS_INTERFACE_0/hit_count_RNIBBMC2\[14\]/Y  BUS_INTERFACE_0/hit_count_RNIN7ML4\[11\]/C  BUS_INTERFACE_0/hit_count_RNIN7ML4\[11\]/Y  BUS_INTERFACE_0/hit_count_RNITE7I8_0\[11\]/A  BUS_INTERFACE_0/hit_count_RNITE7I8_0\[11\]/Y  BUS_INTERFACE_0/hit_count_RNO\[1\]/C  BUS_INTERFACE_0/hit_count_RNO\[1\]/Y  BUS_INTERFACE_0/hit_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/counter_q\[0\]/CLK  CORESPI_0/USPI/UTXF/counter_q\[0\]/Q  CORESPI_0/USPI/UTXF/un1_counter_q_1_dec_I_10/A  CORESPI_0/USPI/UTXF/un1_counter_q_1_dec_I_10/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1_dec_I_11/B  CORESPI_0/USPI/UTXF/un1_counter_q_1_dec_I_11/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1_dec_I_12/A  CORESPI_0/USPI/UTXF/un1_counter_q_1_dec_I_12/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1\[4\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_1\[4\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m\[4\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m\[4\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNITMEE\[4\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNITMEE\[4\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNIAK4L4\[4\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNIAK4L4\[4\]/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/B  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/stxs_state_RNIV3DN/A  CORESPI_0/USPI/UCC/stxs_state_RNIV3DN/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO_4\[16\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO_4\[16\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO_2\[16\]/C  CORESPI_0/USPI/UCC/stxs_datareg_RNO_2\[16\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[16\]/C  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[16\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[16\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI7P0J\[12\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI7P0J\[12\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI6DQL1\[12\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI6DQL1\[12\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_17/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_17/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_7/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_7/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNILBCQ\[8\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNILBCQ\[8\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIB5Q81\[8\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIB5Q81\[8\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_15/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_15/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI3L0J\[10\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI3L0J\[10\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIU4QL1\[10\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIU4QL1\[10\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_19/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_19/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_8/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_8/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNID13J\[24\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNID13J\[24\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIITUL1\[24\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIITUL1\[24\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_15/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_15/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI5P2J\[20\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI5P2J\[20\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI2DUL1\[20\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI2DUL1\[20\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_16/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_16/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_7/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_7/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIJ51J\[18\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIJ51J\[18\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIU5RL1\[18\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIU5RL1\[18\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_18/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_18/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_8/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_8/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIH31J\[17\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIH31J\[17\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIQ1RL1\[17\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIQ1RL1\[17\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_22/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_22/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_10/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_10/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIJTJ9\[9\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIJTJ9\[9\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIF9Q81\[9\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIF9Q81\[9\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_23/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_23/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_10/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_10/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNID3CQ\[4\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNID3CQ\[4\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIRKP81\[4\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIRKP81\[4\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_16/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_16/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_7/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_7/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIDNJ9\[6\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIDNJ9\[6\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI3TP81\[6\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI3TP81\[6\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_20/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_20/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_9/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_9/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIBLJ9\[5\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIBLJ9\[5\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIVOP81\[5\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIVOP81\[5\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_24/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_24/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_11/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_11/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI7HJ9\[3\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI7HJ9\[3\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNINGP81\[3\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNINGP81\[3\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_26/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_26/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_12/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_12/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[1\]/CLK  BUS_INTERFACE_0/modulator/count\[1\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_127/B  BUS_INTERFACE_0/modulator/pwm6_0_I_127/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_133/C  BUS_INTERFACE_0/modulator/pwm6_0_I_133/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_136/B  BUS_INTERFACE_0/modulator/pwm6_0_I_136/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_137/A  BUS_INTERFACE_0/modulator/pwm6_0_I_137/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_138/B  BUS_INTERFACE_0/modulator/pwm6_0_I_138/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/B  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNIGBN21\[2\]/C  CORESPI_0/USPI/UCC/mtx_bitsel_RNIGBN21\[2\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNIB3SP1\[0\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNIB3SP1\[0\]/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNI0J1I2/B  CORESPI_0/USPI/UCC/spi_clk_tick_RNI0J1I2/Y  CORESPI_0/USPI/UCC/mtx_consecutive_RNO_0/B  CORESPI_0/USPI/UCC/mtx_consecutive_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_consecutive/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/counter_q\[1\]/CLK  CORESPI_0/USPI/UTXF/counter_q\[1\]/Q  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_27/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_27/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_33/A  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_33/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_21/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_21/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m\[4\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m\[4\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNITMEE\[4\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNITMEE\[4\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNIAK4L4\[4\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNIAK4L4\[4\]/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/B  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[8\]/CLK  BUS_INTERFACE_0/p2/count\[8\]/Q  BUS_INTERFACE_0/p2/count_RNI1FTB\[8\]/B  BUS_INTERFACE_0/p2/count_RNI1FTB\[8\]/Y  BUS_INTERFACE_0/p2/count_RNIEIK01\[10\]/C  BUS_INTERFACE_0/p2/count_RNIEIK01\[10\]/Y  BUS_INTERFACE_0/p2/count_RNIGTB42\[2\]/B  BUS_INTERFACE_0/p2/count_RNIGTB42\[2\]/Y  BUS_INTERFACE_0/p2/count_RNIEK2C3\[15\]/C  BUS_INTERFACE_0/p2/count_RNIEK2C3\[15\]/Y  BUS_INTERFACE_0/p2/count_RNO\[26\]/A  BUS_INTERFACE_0/p2/count_RNO\[26\]/Y  BUS_INTERFACE_0/p2/count\[26\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[8\]/CLK  BUS_INTERFACE_0/p2/count\[8\]/Q  BUS_INTERFACE_0/p2/count_RNI1FTB\[8\]/B  BUS_INTERFACE_0/p2/count_RNI1FTB\[8\]/Y  BUS_INTERFACE_0/p2/count_RNIEIK01\[10\]/C  BUS_INTERFACE_0/p2/count_RNIEIK01\[10\]/Y  BUS_INTERFACE_0/p2/count_RNIGTB42\[2\]/B  BUS_INTERFACE_0/p2/count_RNIGTB42\[2\]/Y  BUS_INTERFACE_0/p2/count_RNIEK2C3\[15\]/C  BUS_INTERFACE_0/p2/count_RNIEK2C3\[15\]/Y  BUS_INTERFACE_0/p2/count_RNO\[31\]/A  BUS_INTERFACE_0/p2/count_RNO\[31\]/Y  BUS_INTERFACE_0/p2/count\[31\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIHRJ9\[8\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIHRJ9\[8\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIB5Q81\[8\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIB5Q81\[8\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_15/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_15/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI9JJ9\[4\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI9JJ9\[4\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIRKP81\[4\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIRKP81\[4\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_16/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_16/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_7/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_7/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[8\]/CLK  BUS_INTERFACE_0/p2/count\[8\]/Q  BUS_INTERFACE_0/p2/count_RNI1FTB\[8\]/B  BUS_INTERFACE_0/p2/count_RNI1FTB\[8\]/Y  BUS_INTERFACE_0/p2/count_RNIEIK01\[10\]/C  BUS_INTERFACE_0/p2/count_RNIEIK01\[10\]/Y  BUS_INTERFACE_0/p2/count_RNIGTB42\[2\]/B  BUS_INTERFACE_0/p2/count_RNIGTB42\[2\]/Y  BUS_INTERFACE_0/p2/count_RNIEK2C3\[15\]/C  BUS_INTERFACE_0/p2/count_RNIEK2C3\[15\]/Y  BUS_INTERFACE_0/p2/count_RNO\[21\]/B  BUS_INTERFACE_0/p2/count_RNO\[21\]/Y  BUS_INTERFACE_0/p2/count\[21\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/counter_q\[2\]/CLK  CORESPI_0/USPI/UTXF/counter_q\[2\]/Q  CORESPI_0/USPI/UTXF/un1_counter_q_1_dec_I_10/C  CORESPI_0/USPI/UTXF/un1_counter_q_1_dec_I_10/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1_dec_I_13/A  CORESPI_0/USPI/UTXF/un1_counter_q_1_dec_I_13/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1_dec_I_14/A  CORESPI_0/USPI/UTXF/un1_counter_q_1_dec_I_14/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1\[5\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_1\[5\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1_RNI22LC\[5\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_1_RNI22LC\[5\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1_RNIDTL64\[5\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_1_RNIDTL64\[5\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNIAK4L4\[4\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNIAK4L4\[4\]/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/B  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_clock_RNIOESC/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_clock_RNIOESC/Y  CoreUARTapb_0/uUART/make_TX/xmit_state_RNIFM7L\[2\]/B  CoreUARTapb_0/uUART/make_TX/xmit_state_RNIFM7L\[2\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO_1\[3\]/A  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO_1\[3\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO\[3\]/C  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO\[3\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_state\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q3/CLK  CORESPI_0/USPI/UCC/clock_rx_q3/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/stxs_state_RNIV3DN/A  CORESPI_0/USPI/UCC/stxs_state_RNIV3DN/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO_4\[16\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO_4\[16\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO_2\[16\]/C  CORESPI_0/USPI/UCC/stxs_datareg_RNO_2\[16\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[16\]/C  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[16\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[16\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[10\]/CLK  BUS_INTERFACE_0/p3/count\[10\]/Q  BUS_INTERFACE_0/p3/count_RNIC8TO\[10\]/A  BUS_INTERFACE_0/p3/count_RNIC8TO\[10\]/Y  BUS_INTERFACE_0/p3/count_RNIH3NS3\[10\]/A  BUS_INTERFACE_0/p3/count_RNIH3NS3\[10\]/Y  BUS_INTERFACE_0/p3/count_RNIOJ4P7\[15\]/B  BUS_INTERFACE_0/p3/count_RNIOJ4P7\[15\]/Y  BUS_INTERFACE_0/p3/count_RNIQA4QA\[26\]/B  BUS_INTERFACE_0/p3/count_RNIQA4QA\[26\]/Y  BUS_INTERFACE_0/p3/count_RNO\[31\]/A  BUS_INTERFACE_0/p3/count_RNO\[31\]/Y  BUS_INTERFACE_0/p3/count\[31\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[12\]/CLK  BUS_INTERFACE_0/p2/count\[12\]/Q  BUS_INTERFACE_0/p2/count_RNI77AD\[31\]/C  BUS_INTERFACE_0/p2/count_RNI77AD\[31\]/Y  BUS_INTERFACE_0/p2/count_RNI094M\[13\]/A  BUS_INTERFACE_0/p2/count_RNI094M\[13\]/Y  BUS_INTERFACE_0/p2/count_RNIURR71\[13\]/C  BUS_INTERFACE_0/p2/count_RNIURR71\[13\]/Y  BUS_INTERFACE_0/p2/count_RNIPOSE3\[1\]/A  BUS_INTERFACE_0/p2/count_RNIPOSE3\[1\]/Y  BUS_INTERFACE_0/p2/count_RNIRS6V3\[0\]/B  BUS_INTERFACE_0/p2/count_RNIRS6V3\[0\]/Y  BUS_INTERFACE_0/p2/count_RNIC00T4\[6\]/B  BUS_INTERFACE_0/p2/count_RNIC00T4\[6\]/Y  BUS_INTERFACE_0/p2/count_RNO\[10\]/C  BUS_INTERFACE_0/p2/count_RNO\[10\]/Y  BUS_INTERFACE_0/p2/count\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[0\]/CLK  BUS_INTERFACE_0/p3/count\[0\]/Q  BUS_INTERFACE_0/p3/count_RNIEA811_0\[2\]/C  BUS_INTERFACE_0/p3/count_RNIEA811_0\[2\]/Y  BUS_INTERFACE_0/p3/count_RNI93EN1\[6\]/C  BUS_INTERFACE_0/p3/count_RNI93EN1\[6\]/Y  BUS_INTERFACE_0/p3/count_RNI5RP33\[4\]/A  BUS_INTERFACE_0/p3/count_RNI5RP33\[4\]/Y  BUS_INTERFACE_0/p3/count_RNIH3NS3\[10\]/B  BUS_INTERFACE_0/p3/count_RNIH3NS3\[10\]/Y  BUS_INTERFACE_0/p3/count_RNO\[11\]/B  BUS_INTERFACE_0/p3/count_RNO\[11\]/Y  BUS_INTERFACE_0/p3/count\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/empty_out/CLK  CORESPI_0/USPI/UTXF/empty_out/Q  CORESPI_0/USPI/UTXF/empty_out_RNIG6AF1/B  CORESPI_0/USPI/UTXF/empty_out_RNIG6AF1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNO\[2\]/S  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNO\[2\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m\[2\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m\[2\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNIRKEE\[2\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNIRKEE\[2\]/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_0/C  CORESPI_0/USPI/UTXF/empty_out_RNO_0/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/A  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[25\]/CLK  BUS_INTERFACE_0/p2/count\[25\]/Q  BUS_INTERFACE_0/p2/count_RNI1CS8\[25\]/B  BUS_INTERFACE_0/p2/count_RNI1CS8\[25\]/Y  BUS_INTERFACE_0/p2/count_RNIURR71\[13\]/B  BUS_INTERFACE_0/p2/count_RNIURR71\[13\]/Y  BUS_INTERFACE_0/p2/count_RNIPOSE3\[1\]/A  BUS_INTERFACE_0/p2/count_RNIPOSE3\[1\]/Y  BUS_INTERFACE_0/p2/count_RNIRS6V3\[0\]/B  BUS_INTERFACE_0/p2/count_RNIRS6V3\[0\]/Y  BUS_INTERFACE_0/p2/count_RNIO74B4\[6\]/B  BUS_INTERFACE_0/p2/count_RNIO74B4\[6\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[3\]/B  BUS_INTERFACE_0/p2/count_RNO_0\[3\]/Y  BUS_INTERFACE_0/p2/count_RNO\[3\]/C  BUS_INTERFACE_0/p2/count_RNO\[3\]/Y  BUS_INTERFACE_0/p2/count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/empty_out/CLK  CORESPI_0/USPI/UTXF/empty_out/Q  CORESPI_0/USPI/UTXF/empty_out_RNIG6AF1/B  CORESPI_0/USPI/UTXF/empty_out_RNIG6AF1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNO\[2\]/S  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNO\[2\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m\[2\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m\[2\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNIRKEE\[2\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNIRKEE\[2\]/Y  CORESPI_0/USPI/UTXF/full_out_RNO_0/A  CORESPI_0/USPI/UTXF/full_out_RNO_0/Y  CORESPI_0/USPI/UTXF/full_out_RNO/A  CORESPI_0/USPI/UTXF/full_out_RNO/Y  CORESPI_0/USPI/UTXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[1\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[1\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIQVAS/B  CORESPI_0/USPI/UCC/stxs_direct_RNIQVAS/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIT1F51/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNIT1F51/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO_1\[16\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO_1\[16\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[16\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[16\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[16\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[17\]/CLK  BUS_INTERFACE_0/p2/count\[17\]/Q  BUS_INTERFACE_0/p2/count_RNIF3NH\[11\]/B  BUS_INTERFACE_0/p2/count_RNIF3NH\[11\]/Y  BUS_INTERFACE_0/p2/count_RNI855L1\[11\]/B  BUS_INTERFACE_0/p2/count_RNI855L1\[11\]/Y  BUS_INTERFACE_0/p2/count_RNIPOSE3\[1\]/B  BUS_INTERFACE_0/p2/count_RNIPOSE3\[1\]/Y  BUS_INTERFACE_0/p2/count_RNIRS6V3\[0\]/B  BUS_INTERFACE_0/p2/count_RNIRS6V3\[0\]/Y  BUS_INTERFACE_0/p2/count_RNIO74B4\[6\]/B  BUS_INTERFACE_0/p2/count_RNIO74B4\[6\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[3\]/B  BUS_INTERFACE_0/p2/count_RNO_0\[3\]/Y  BUS_INTERFACE_0/p2/count_RNO\[3\]/C  BUS_INTERFACE_0/p2/count_RNO\[3\]/Y  BUS_INTERFACE_0/p2/count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[31\]/CLK  BUS_INTERFACE_0/p3/count\[31\]/Q  BUS_INTERFACE_0/p3/count_RNIC8J91\[31\]/B  BUS_INTERFACE_0/p3/count_RNIC8J91\[31\]/Y  BUS_INTERFACE_0/p3/count_RNI7U752\[13\]/C  BUS_INTERFACE_0/p3/count_RNI7U752\[13\]/Y  BUS_INTERFACE_0/p3/count_RNIBRKS3\[13\]/C  BUS_INTERFACE_0/p3/count_RNIBRKS3\[13\]/Y  BUS_INTERFACE_0/p3/count_RNIGBUK8\[13\]/B  BUS_INTERFACE_0/p3/count_RNIGBUK8\[13\]/Y  BUS_INTERFACE_0/p3/count_RNIBT95B\[1\]/B  BUS_INTERFACE_0/p3/count_RNIBT95B\[1\]/Y  BUS_INTERFACE_0/p3/count_RNII07UB\[3\]/C  BUS_INTERFACE_0/p3/count_RNII07UB\[3\]/Y  BUS_INTERFACE_0/p3/count_RNO\[0\]/B  BUS_INTERFACE_0/p3/count_RNO\[0\]/Y  BUS_INTERFACE_0/p3/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/S  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1_0/B  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1_0/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[15\]/B  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[15\]/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[12\]/CLK  BUS_INTERFACE_0/p3/count\[12\]/Q  BUS_INTERFACE_0/p3/count_RNIG8F91\[19\]/C  BUS_INTERFACE_0/p3/count_RNIG8F91\[19\]/Y  BUS_INTERFACE_0/p3/count_RNIAT352\[15\]/C  BUS_INTERFACE_0/p3/count_RNIAT352\[15\]/Y  BUS_INTERFACE_0/p3/count_RNI7GDS3\[15\]/A  BUS_INTERFACE_0/p3/count_RNI7GDS3\[15\]/Y  BUS_INTERFACE_0/p3/count_RNIOJ4P7\[15\]/A  BUS_INTERFACE_0/p3/count_RNIOJ4P7\[15\]/Y  BUS_INTERFACE_0/p3/count_RNIQA4QA\[26\]/B  BUS_INTERFACE_0/p3/count_RNIQA4QA\[26\]/Y  BUS_INTERFACE_0/p3/count_RNO\[31\]/A  BUS_INTERFACE_0/p3/count_RNO\[31\]/Y  BUS_INTERFACE_0/p3/count\[31\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[5\]/CLK  BUS_INTERFACE_0/modulator/count\[5\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_118/B  BUS_INTERFACE_0/modulator/pwm6_0_I_118/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_120/C  BUS_INTERFACE_0/modulator/pwm6_0_I_120/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_125/A  BUS_INTERFACE_0/modulator/pwm6_0_I_125/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_126/A  BUS_INTERFACE_0/modulator/pwm6_0_I_126/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_138/C  BUS_INTERFACE_0/modulator/pwm6_0_I_138/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/B  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNIGBN21\[2\]/C  CORESPI_0/USPI/UCC/mtx_bitsel_RNIGBN21\[2\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNIB3SP1\[0\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNIB3SP1\[0\]/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNI0J1I2/B  CORESPI_0/USPI/UCC/spi_clk_tick_RNI0J1I2/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[5\]/B  CORESPI_0/USPI/UCC/mtx_state_RNO\[5\]/Y  CORESPI_0/USPI/UCC/mtx_state\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_7\[1\]/C  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_7\[1\]/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNI5HAA1\[1\]/A  CORESPI_0/USPI/URXF/wr_pointer_q_RNI5HAA1\[1\]/Y  CORESPI_0/USPI/URXF/un1_wr_pointer_q_I_1/B  CORESPI_0/USPI/URXF/un1_wr_pointer_q_I_1/Y  CORESPI_0/USPI/URXF/un1_wr_pointer_q_I_10/B  CORESPI_0/USPI/URXF/un1_wr_pointer_q_I_10/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNO\[1\]/A  CORESPI_0/USPI/URXF/wr_pointer_q_RNO\[1\]/Y  CORESPI_0/USPI/URXF/wr_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[0\]/CLK  CORESPI_0/USPI/URF/control1\[0\]/Q  CORESPI_0/USPI/UCC/mtx_state_RNI52C8\[4\]/B  CORESPI_0/USPI/UCC/mtx_state_RNI52C8\[4\]/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNILF5O/A  CORESPI_0/USPI/UCC/spi_clk_tick_RNILF5O/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNI0J1I2/A  CORESPI_0/USPI/UCC/spi_clk_tick_RNI0J1I2/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNIFDDC4/B  CORESPI_0/USPI/UCC/spi_clk_tick_RNIFDDC4/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[1\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[1\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/A  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNIFQBQ1/C  CORESPI_0/USPI/UCC/spi_clk_tick_RNIFQBQ1/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNIFDDC4/A  CORESPI_0/USPI/UCC/spi_clk_tick_RNIFDDC4/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[1\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[1\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[11\]/CLK  BUS_INTERFACE_0/modulator/count\[11\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_96/B  BUS_INTERFACE_0/modulator/pwm6_0_I_96/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_102/C  BUS_INTERFACE_0/modulator/pwm6_0_I_102/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_105/B  BUS_INTERFACE_0/modulator/pwm6_0_I_105/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_106/A  BUS_INTERFACE_0/modulator/pwm6_0_I_106/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_107/B  BUS_INTERFACE_0/modulator/pwm6_0_I_107/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/C  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[20\]/CLK  BUS_INTERFACE_0/p3/count\[20\]/Q  BUS_INTERFACE_0/p3/count_RNI83I91\[30\]/C  BUS_INTERFACE_0/p3/count_RNI83I91\[30\]/Y  BUS_INTERFACE_0/p3/count_RNI5G9O4\[19\]/B  BUS_INTERFACE_0/p3/count_RNI5G9O4\[19\]/Y  BUS_INTERFACE_0/p3/count_RNIGBUK8\[13\]/A  BUS_INTERFACE_0/p3/count_RNIGBUK8\[13\]/Y  BUS_INTERFACE_0/p3/count_RNIBT95B\[1\]/B  BUS_INTERFACE_0/p3/count_RNIBT95B\[1\]/Y  BUS_INTERFACE_0/p3/count_RNII07UB\[3\]/C  BUS_INTERFACE_0/p3/count_RNII07UB\[3\]/Y  BUS_INTERFACE_0/p3/count_RNO\[0\]/B  BUS_INTERFACE_0/p3/count_RNO\[0\]/Y  BUS_INTERFACE_0/p3/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[6\]/CLK  BUS_INTERFACE_0/hit_count\[6\]/Q  BUS_INTERFACE_0/hit_count_RNIDLJV\[11\]/C  BUS_INTERFACE_0/hit_count_RNIDLJV\[11\]/Y  BUS_INTERFACE_0/hit_count_RNIEFBQ1\[4\]/C  BUS_INTERFACE_0/hit_count_RNIEFBQ1\[4\]/Y  BUS_INTERFACE_0/hit_count_RNI0PUN4\[3\]/A  BUS_INTERFACE_0/hit_count_RNI0PUN4\[3\]/Y  BUS_INTERFACE_0/hit_count_RNIVL215\[12\]/A  BUS_INTERFACE_0/hit_count_RNIVL215\[12\]/Y  BUS_INTERFACE_0/hit_count_RNIVJ6A5\[13\]/B  BUS_INTERFACE_0/hit_count_RNIVJ6A5\[13\]/Y  BUS_INTERFACE_0/hit_count_RNO\[14\]/B  BUS_INTERFACE_0/hit_count_RNO\[14\]/Y  BUS_INTERFACE_0/hit_count\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[23\]/CLK  BUS_INTERFACE_0/p3/count\[23\]/Q  BUS_INTERFACE_0/p3/count_RNIC8J91\[31\]/C  BUS_INTERFACE_0/p3/count_RNIC8J91\[31\]/Y  BUS_INTERFACE_0/p3/count_RNI7U752\[13\]/C  BUS_INTERFACE_0/p3/count_RNI7U752\[13\]/Y  BUS_INTERFACE_0/p3/count_RNIBRKS3\[13\]/C  BUS_INTERFACE_0/p3/count_RNIBRKS3\[13\]/Y  BUS_INTERFACE_0/p3/count_RNIGBUK8\[13\]/B  BUS_INTERFACE_0/p3/count_RNIGBUK8\[13\]/Y  BUS_INTERFACE_0/p3/count_RNIBT95B\[1\]/B  BUS_INTERFACE_0/p3/count_RNIBT95B\[1\]/Y  BUS_INTERFACE_0/p3/count_RNO_0\[11\]/C  BUS_INTERFACE_0/p3/count_RNO_0\[11\]/Y  BUS_INTERFACE_0/p3/count_RNO\[11\]/C  BUS_INTERFACE_0/p3/count_RNO\[11\]/Y  BUS_INTERFACE_0/p3/count\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[11\]/CLK  BUS_INTERFACE_0/p2/count\[11\]/Q  BUS_INTERFACE_0/p2/count_RNIF3NH\[11\]/C  BUS_INTERFACE_0/p2/count_RNIF3NH\[11\]/Y  BUS_INTERFACE_0/p2/count_RNI855L1\[11\]/B  BUS_INTERFACE_0/p2/count_RNI855L1\[11\]/Y  BUS_INTERFACE_0/p2/count_RNIPOSE3\[1\]/B  BUS_INTERFACE_0/p2/count_RNIPOSE3\[1\]/Y  BUS_INTERFACE_0/p2/count_RNIRS6V3\[0\]/B  BUS_INTERFACE_0/p2/count_RNIRS6V3\[0\]/Y  BUS_INTERFACE_0/p2/count_RNIO74B4\[6\]/B  BUS_INTERFACE_0/p2/count_RNIO74B4\[6\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[3\]/B  BUS_INTERFACE_0/p2/count_RNO_0\[3\]/Y  BUS_INTERFACE_0/p2/count_RNO\[3\]/C  BUS_INTERFACE_0/p2/count_RNO\[3\]/Y  BUS_INTERFACE_0/p2/count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/SYNC3_stxp_strobetx/CLK  CORESPI_0/USPI/UCC/SYNC3_stxp_strobetx/Q  CORESPI_0/USPI/UCC/SYNC3_stxp_strobetx_RNI3G1P/B  CORESPI_0/USPI/UCC/SYNC3_stxp_strobetx_RNI3G1P/Y  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/A  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/Y  CORESPI_0/USPI/UTXF/empty_out_RNIDPPD2/B  CORESPI_0/USPI/UTXF/empty_out_RNIDPPD2/Y  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_1/B  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_1/Y  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_10/B  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_10/Y  CORESPI_0/USPI/UTXF/empty_out_RNI7CD97/C  CORESPI_0/USPI/UTXF/empty_out_RNI7CD97/Y  CORESPI_0/USPI/UTXF/rd_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[4\]/CLK  BUS_INTERFACE_0/hit_count\[4\]/Q  BUS_INTERFACE_0/hit_count_RNIVNNQ_0\[4\]/B  BUS_INTERFACE_0/hit_count_RNIVNNQ_0\[4\]/Y  BUS_INTERFACE_0/hit_count_RNI4MFL1\[5\]/A  BUS_INTERFACE_0/hit_count_RNI4MFL1\[5\]/Y  BUS_INTERFACE_0/hit_count_RNIKQQK3\[25\]/C  BUS_INTERFACE_0/hit_count_RNIKQQK3\[25\]/Y  BUS_INTERFACE_0/hit_count_RNITE7I8\[11\]/B  BUS_INTERFACE_0/hit_count_RNITE7I8\[11\]/Y  BUS_INTERFACE_0/hit_count_RNO\[14\]/C  BUS_INTERFACE_0/hit_count_RNO\[14\]/Y  BUS_INTERFACE_0/hit_count\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/SYNC3_stxp_strobetx/CLK  CORESPI_0/USPI/UCC/SYNC3_stxp_strobetx/Q  CORESPI_0/USPI/UCC/SYNC3_stxp_strobetx_RNI3G1P/B  CORESPI_0/USPI/UCC/SYNC3_stxp_strobetx_RNI3G1P/Y  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/A  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/Y  CORESPI_0/USPI/UTXF/empty_out_RNIDPPD2/B  CORESPI_0/USPI/UTXF/empty_out_RNIDPPD2/Y  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_1/B  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_1/Y  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_10/B  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_10/Y  CORESPI_0/USPI/UTXF/empty_out_RNI7CD97/C  CORESPI_0/USPI/UTXF/empty_out_RNI7CD97/Y  CORESPI_0/USPI/UTXF/rd_pointer_q_0\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[4\]/CLK  BUS_INTERFACE_0/hit_count\[4\]/Q  BUS_INTERFACE_0/hit_count_RNIVNNQ_0\[4\]/B  BUS_INTERFACE_0/hit_count_RNIVNNQ_0\[4\]/Y  BUS_INTERFACE_0/hit_count_RNI4MFL1\[5\]/A  BUS_INTERFACE_0/hit_count_RNI4MFL1\[5\]/Y  BUS_INTERFACE_0/hit_count_RNIKQQK3\[25\]/C  BUS_INTERFACE_0/hit_count_RNIKQQK3\[25\]/Y  BUS_INTERFACE_0/hit_count_RNITE7I8_0\[11\]/B  BUS_INTERFACE_0/hit_count_RNITE7I8_0\[11\]/Y  BUS_INTERFACE_0/hit_count_RNO\[1\]/C  BUS_INTERFACE_0/hit_count_RNO\[1\]/Y  BUS_INTERFACE_0/hit_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[4\]/CLK  BUS_INTERFACE_0/hit_count\[4\]/Q  BUS_INTERFACE_0/hit_count_RNIVNNQ_0\[4\]/B  BUS_INTERFACE_0/hit_count_RNIVNNQ_0\[4\]/Y  BUS_INTERFACE_0/hit_count_RNI4MFL1\[5\]/A  BUS_INTERFACE_0/hit_count_RNI4MFL1\[5\]/Y  BUS_INTERFACE_0/hit_count_RNIKQQK3\[25\]/C  BUS_INTERFACE_0/hit_count_RNIKQQK3\[25\]/Y  BUS_INTERFACE_0/hit_count_RNITE7I8\[11\]/B  BUS_INTERFACE_0/hit_count_RNITE7I8\[11\]/Y  BUS_INTERFACE_0/hit_count_RNO\[16\]/A  BUS_INTERFACE_0/hit_count_RNO\[16\]/Y  BUS_INTERFACE_0/hit_count\[16\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[4\]/CLK  BUS_INTERFACE_0/hit_count\[4\]/Q  BUS_INTERFACE_0/hit_count_RNIVNNQ_0\[4\]/B  BUS_INTERFACE_0/hit_count_RNIVNNQ_0\[4\]/Y  BUS_INTERFACE_0/hit_count_RNI4MFL1\[5\]/A  BUS_INTERFACE_0/hit_count_RNI4MFL1\[5\]/Y  BUS_INTERFACE_0/hit_count_RNIKQQK3\[25\]/C  BUS_INTERFACE_0/hit_count_RNIKQQK3\[25\]/Y  BUS_INTERFACE_0/hit_count_RNITE7I8\[11\]/B  BUS_INTERFACE_0/hit_count_RNITE7I8\[11\]/Y  BUS_INTERFACE_0/hit_count_RNO\[18\]/A  BUS_INTERFACE_0/hit_count_RNO\[18\]/Y  BUS_INTERFACE_0/hit_count\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[14\]/CLK  BUS_INTERFACE_0/p2/count\[14\]/Q  BUS_INTERFACE_0/p2/count_RNI094M\[13\]/B  BUS_INTERFACE_0/p2/count_RNI094M\[13\]/Y  BUS_INTERFACE_0/p2/count_RNIURR71\[13\]/C  BUS_INTERFACE_0/p2/count_RNIURR71\[13\]/Y  BUS_INTERFACE_0/p2/count_RNIPOSE3\[1\]/A  BUS_INTERFACE_0/p2/count_RNIPOSE3\[1\]/Y  BUS_INTERFACE_0/p2/count_RNIRS6V3\[0\]/B  BUS_INTERFACE_0/p2/count_RNIRS6V3\[0\]/Y  BUS_INTERFACE_0/p2/count_RNIO74B4\[6\]/B  BUS_INTERFACE_0/p2/count_RNIO74B4\[6\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[3\]/B  BUS_INTERFACE_0/p2/count_RNO_0\[3\]/Y  BUS_INTERFACE_0/p2/count_RNO\[3\]/C  BUS_INTERFACE_0/p2/count_RNO\[3\]/Y  BUS_INTERFACE_0/p2/count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[14\]/CLK  BUS_INTERFACE_0/p3/count\[14\]/Q  BUS_INTERFACE_0/p3/count_RNIRLKR\[13\]/B  BUS_INTERFACE_0/p3/count_RNIRLKR\[13\]/Y  BUS_INTERFACE_0/p3/count_RNITI9N1\[18\]/C  BUS_INTERFACE_0/p3/count_RNITI9N1\[18\]/Y  BUS_INTERFACE_0/p3/count_RNI7GDS3\[15\]/B  BUS_INTERFACE_0/p3/count_RNI7GDS3\[15\]/Y  BUS_INTERFACE_0/p3/count_RNIOJ4P7\[15\]/A  BUS_INTERFACE_0/p3/count_RNIOJ4P7\[15\]/Y  BUS_INTERFACE_0/p3/count_RNIQA4QA\[26\]/B  BUS_INTERFACE_0/p3/count_RNIQA4QA\[26\]/Y  BUS_INTERFACE_0/p3/count_RNO\[31\]/A  BUS_INTERFACE_0/p3/count_RNO\[31\]/Y  BUS_INTERFACE_0/p3/count\[31\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_tick/CLK  CORESPI_0/USPI/UCC/spi_clk_tick/Q  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/C  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNIFQBQ1/C  CORESPI_0/USPI/UCC/spi_clk_tick_RNIFQBQ1/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNIFDDC4/A  CORESPI_0/USPI/UCC/spi_clk_tick_RNIFDDC4/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[1\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[1\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI101B\[1\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI101B\[1\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJHHG\[2\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJHHG\[2\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI642M\[3\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI642M\[3\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNISO4C1\[7\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNISO4C1\[7\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJE592_0\[9\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJE592_0\[9\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI101B\[1\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI101B\[1\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJHHG\[2\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJHHG\[2\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI642M\[3\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI642M\[3\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIQNIR\[4\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIQNIR\[4\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIFC311\[5\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIFC311\[5\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[7\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[7\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[7\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[7\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNIGBN21\[2\]/C  CORESPI_0/USPI/UCC/mtx_bitsel_RNIGBN21\[2\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNIB3SP1\[0\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNIB3SP1\[0\]/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNI0J1I2/B  CORESPI_0/USPI/UCC/spi_clk_tick_RNI0J1I2/Y  CORESPI_0/USPI/UCC/mtx_alldone_RNO/A  CORESPI_0/USPI/UCC/mtx_alldone_RNO/Y  CORESPI_0/USPI/UCC/mtx_alldone/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[24\]/CLK  BUS_INTERFACE_0/p2/count\[24\]/Q  BUS_INTERFACE_0/p2/count_RNIT6R8\[24\]/B  BUS_INTERFACE_0/p2/count_RNIT6R8\[24\]/Y  BUS_INTERFACE_0/p2/count_RNIURR71\[13\]/A  BUS_INTERFACE_0/p2/count_RNIURR71\[13\]/Y  BUS_INTERFACE_0/p2/count_RNIPOSE3\[1\]/A  BUS_INTERFACE_0/p2/count_RNIPOSE3\[1\]/Y  BUS_INTERFACE_0/p2/count_RNIRS6V3\[0\]/B  BUS_INTERFACE_0/p2/count_RNIRS6V3\[0\]/Y  BUS_INTERFACE_0/p2/count_RNIO74B4\[6\]/B  BUS_INTERFACE_0/p2/count_RNIO74B4\[6\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[3\]/B  BUS_INTERFACE_0/p2/count_RNO_0\[3\]/Y  BUS_INTERFACE_0/p2/count_RNO\[3\]/C  BUS_INTERFACE_0/p2/count_RNO\[3\]/Y  BUS_INTERFACE_0/p2/count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[8\]/CLK  BUS_INTERFACE_0/p2/count\[8\]/Q  BUS_INTERFACE_0/p2/count_RNI1FTB\[8\]/B  BUS_INTERFACE_0/p2/count_RNI1FTB\[8\]/Y  BUS_INTERFACE_0/p2/count_RNIEIK01\[10\]/C  BUS_INTERFACE_0/p2/count_RNIEIK01\[10\]/Y  BUS_INTERFACE_0/p2/count_RNIGTB42\[2\]/B  BUS_INTERFACE_0/p2/count_RNIGTB42\[2\]/Y  BUS_INTERFACE_0/p2/count_RNIRSO82\[12\]/A  BUS_INTERFACE_0/p2/count_RNIRSO82\[12\]/Y  BUS_INTERFACE_0/p2/count_RNI7T5D2\[13\]/B  BUS_INTERFACE_0/p2/count_RNI7T5D2\[13\]/Y  BUS_INTERFACE_0/p2/count_RNIKUIH2\[14\]/B  BUS_INTERFACE_0/p2/count_RNIKUIH2\[14\]/Y  BUS_INTERFACE_0/p2/count\[15\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[0\]/CLK  BUS_INTERFACE_0/modulator/count\[0\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_129/B  BUS_INTERFACE_0/modulator/pwm6_0_I_129/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_131/C  BUS_INTERFACE_0/modulator/pwm6_0_I_131/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_136/A  BUS_INTERFACE_0/modulator/pwm6_0_I_136/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_137/A  BUS_INTERFACE_0/modulator/pwm6_0_I_137/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_138/B  BUS_INTERFACE_0/modulator/pwm6_0_I_138/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/B  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[28\]/CLK  BUS_INTERFACE_0/p2/count\[28\]/Q  BUS_INTERFACE_0/p2/count_RNI1CS8\[25\]/A  BUS_INTERFACE_0/p2/count_RNI1CS8\[25\]/Y  BUS_INTERFACE_0/p2/count_RNIURR71\[13\]/B  BUS_INTERFACE_0/p2/count_RNIURR71\[13\]/Y  BUS_INTERFACE_0/p2/count_RNIPOSE3\[1\]/A  BUS_INTERFACE_0/p2/count_RNIPOSE3\[1\]/Y  BUS_INTERFACE_0/p2/count_RNIRS6V3\[0\]/B  BUS_INTERFACE_0/p2/count_RNIRS6V3\[0\]/Y  BUS_INTERFACE_0/p2/count_RNIO74B4\[6\]/B  BUS_INTERFACE_0/p2/count_RNIO74B4\[6\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[3\]/B  BUS_INTERFACE_0/p2/count_RNO_0\[3\]/Y  BUS_INTERFACE_0/p2/count_RNO\[3\]/C  BUS_INTERFACE_0/p2/count_RNO\[3\]/Y  BUS_INTERFACE_0/p2/count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/Q  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_2\[0\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_2\[0\]/Y  CoreUARTapb_0/uUART/make_RX/samples_RNIC95C\[0\]/A  CoreUARTapb_0/uUART/make_RX/samples_RNIC95C\[0\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNI6M4L2\[3\]/A  CoreUARTapb_0/uUART/make_RX/receive_count_RNI6M4L2\[3\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNIDAPP2\[3\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNIDAPP2\[3\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNO\[2\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNO\[2\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[0\]/CLK  BUS_INTERFACE_0/p3/count\[0\]/Q  BUS_INTERFACE_0/p3/count_RNIEA811_0\[2\]/C  BUS_INTERFACE_0/p3/count_RNIEA811_0\[2\]/Y  BUS_INTERFACE_0/p3/count_RNI93EN1\[6\]/C  BUS_INTERFACE_0/p3/count_RNI93EN1\[6\]/Y  BUS_INTERFACE_0/p3/count_RNI5RP33\[4\]/A  BUS_INTERFACE_0/p3/count_RNI5RP33\[4\]/Y  BUS_INTERFACE_0/p3/count_RNIH3NS3\[10\]/B  BUS_INTERFACE_0/p3/count_RNIH3NS3\[10\]/Y  BUS_INTERFACE_0/p3/count_RNO_0\[13\]/B  BUS_INTERFACE_0/p3/count_RNO_0\[13\]/Y  BUS_INTERFACE_0/p3/count\[13\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[19\]/CLK  BUS_INTERFACE_0/p2/count\[19\]/Q  BUS_INTERFACE_0/p2/count_RNI7RMH\[19\]/B  BUS_INTERFACE_0/p2/count_RNI7RMH\[19\]/Y  BUS_INTERFACE_0/p2/count_RNI855L1\[11\]/A  BUS_INTERFACE_0/p2/count_RNI855L1\[11\]/Y  BUS_INTERFACE_0/p2/count_RNIPOSE3\[1\]/B  BUS_INTERFACE_0/p2/count_RNIPOSE3\[1\]/Y  BUS_INTERFACE_0/p2/count_RNIRS6V3\[0\]/B  BUS_INTERFACE_0/p2/count_RNIRS6V3\[0\]/Y  BUS_INTERFACE_0/p2/count_RNIO74B4\[6\]/B  BUS_INTERFACE_0/p2/count_RNIO74B4\[6\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[3\]/B  BUS_INTERFACE_0/p2/count_RNO_0\[3\]/Y  BUS_INTERFACE_0/p2/count_RNO\[3\]/C  BUS_INTERFACE_0/p2/count_RNO\[3\]/Y  BUS_INTERFACE_0/p2/count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[3\]/CLK  BUS_INTERFACE_0/hit_count\[3\]/Q  BUS_INTERFACE_0/hit_count_RNIVNNQ_0\[4\]/A  BUS_INTERFACE_0/hit_count_RNIVNNQ_0\[4\]/Y  BUS_INTERFACE_0/hit_count_RNI4MFL1\[5\]/A  BUS_INTERFACE_0/hit_count_RNI4MFL1\[5\]/Y  BUS_INTERFACE_0/hit_count_RNIKQQK3\[25\]/C  BUS_INTERFACE_0/hit_count_RNIKQQK3\[25\]/Y  BUS_INTERFACE_0/hit_count_RNITE7I8\[11\]/B  BUS_INTERFACE_0/hit_count_RNITE7I8\[11\]/Y  BUS_INTERFACE_0/hit_count_RNO\[14\]/C  BUS_INTERFACE_0/hit_count_RNO\[14\]/Y  BUS_INTERFACE_0/hit_count\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/SYNC2_stxp_strobetx/CLK  CORESPI_0/USPI/UCC/SYNC2_stxp_strobetx/Q  CORESPI_0/USPI/UCC/SYNC3_stxp_strobetx_RNI3G1P/A  CORESPI_0/USPI/UCC/SYNC3_stxp_strobetx_RNI3G1P/Y  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/A  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/Y  CORESPI_0/USPI/UTXF/empty_out_RNIDPPD2/B  CORESPI_0/USPI/UTXF/empty_out_RNIDPPD2/Y  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_1/B  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_1/Y  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_10/B  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_10/Y  CORESPI_0/USPI/UTXF/empty_out_RNI7CD97/C  CORESPI_0/USPI/UTXF/empty_out_RNI7CD97/Y  CORESPI_0/USPI/UTXF/rd_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/spi_clk_tick_RNILF5O/C  CORESPI_0/USPI/UCC/spi_clk_tick_RNILF5O/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNI0J1I2/A  CORESPI_0/USPI/UCC/spi_clk_tick_RNI0J1I2/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNIFDDC4/B  CORESPI_0/USPI/UCC/spi_clk_tick_RNIFDDC4/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[1\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[1\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/empty_out_RNIC46L/B  CORESPI_0/USPI/URXF/empty_out_RNIC46L/Y  CORESPI_0/USPI/URXF/un1_counter_q_m12_0/B  CORESPI_0/USPI/URXF/un1_counter_q_m12_0/Y  CORESPI_0/USPI/URXF/counter_q_RNI88HDS\[0\]/B  CORESPI_0/USPI/URXF/counter_q_RNI88HDS\[0\]/Y  CORESPI_0/USPI/URXF/counter_q_RNIJ473C1\[0\]/C  CORESPI_0/USPI/URXF/counter_q_RNIJ473C1\[0\]/Y  CORESPI_0/USPI/URXF/full_out_RNO/A  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[0\]/CLK  BUS_INTERFACE_0/p3/count\[0\]/Q  BUS_INTERFACE_0/p3/count_RNIEA811_0\[2\]/C  BUS_INTERFACE_0/p3/count_RNIEA811_0\[2\]/Y  BUS_INTERFACE_0/p3/count_RNI93EN1\[6\]/C  BUS_INTERFACE_0/p3/count_RNI93EN1\[6\]/Y  BUS_INTERFACE_0/p3/count_RNI5RP33\[4\]/A  BUS_INTERFACE_0/p3/count_RNI5RP33\[4\]/Y  BUS_INTERFACE_0/p3/count_RNIH3NS3\[10\]/B  BUS_INTERFACE_0/p3/count_RNIH3NS3\[10\]/Y  BUS_INTERFACE_0/p3/count_RNICRV7B\[27\]/A  BUS_INTERFACE_0/p3/count_RNICRV7B\[27\]/Y  BUS_INTERFACE_0/p3/count\[28\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[0\]/CLK  BUS_INTERFACE_0/p3/count\[0\]/Q  BUS_INTERFACE_0/p3/count_RNIEA811_0\[2\]/C  BUS_INTERFACE_0/p3/count_RNIEA811_0\[2\]/Y  BUS_INTERFACE_0/p3/count_RNI93EN1\[6\]/C  BUS_INTERFACE_0/p3/count_RNI93EN1\[6\]/Y  BUS_INTERFACE_0/p3/count_RNI5RP33\[4\]/A  BUS_INTERFACE_0/p3/count_RNI5RP33\[4\]/Y  BUS_INTERFACE_0/p3/count_RNIH3NS3\[10\]/B  BUS_INTERFACE_0/p3/count_RNIH3NS3\[10\]/Y  BUS_INTERFACE_0/p3/count_RNI3B0K5\[14\]/A  BUS_INTERFACE_0/p3/count_RNI3B0K5\[14\]/Y  BUS_INTERFACE_0/p3/count\[15\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[6\]/CLK  BUS_INTERFACE_0/p1/count\[6\]/Q  BUS_INTERFACE_0/p1/pwm6_0_G_1/B  BUS_INTERFACE_0/p1/pwm6_0_G_1/Y  BUS_INTERFACE_0/p1/pwm6_0_G_0_0/C  BUS_INTERFACE_0/p1/pwm6_0_G_0_0/Y  BUS_INTERFACE_0/p1/pwm6_0_G_3/B  BUS_INTERFACE_0/p1/pwm6_0_G_3/Y  BUS_INTERFACE_0/p1/pwm6_0_G_5/B  BUS_INTERFACE_0/p1/pwm6_0_G_5/Y  BUS_INTERFACE_0/p1/pwm6_0_G_8/A  BUS_INTERFACE_0/p1/pwm6_0_G_8/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/B  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[6\]/CLK  BUS_INTERFACE_0/p/count\[6\]/Q  BUS_INTERFACE_0/p/pwm6_0_G_1/B  BUS_INTERFACE_0/p/pwm6_0_G_1/Y  BUS_INTERFACE_0/p/pwm6_0_G_0_0/C  BUS_INTERFACE_0/p/pwm6_0_G_0_0/Y  BUS_INTERFACE_0/p/pwm6_0_G_3/B  BUS_INTERFACE_0/p/pwm6_0_G_3/Y  BUS_INTERFACE_0/p/pwm6_0_G_5/B  BUS_INTERFACE_0/p/pwm6_0_G_5/Y  BUS_INTERFACE_0/p/pwm6_0_G_8/A  BUS_INTERFACE_0/p/pwm6_0_G_8/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/B  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/empty_out_RNIC46L/B  CORESPI_0/USPI/URXF/empty_out_RNIC46L/Y  CORESPI_0/USPI/URXF/full_out_RNIQFAC2/B  CORESPI_0/USPI/URXF/full_out_RNIQFAC2/Y  CORESPI_0/USPI/URXF/un1_counter_q_m1/B  CORESPI_0/USPI/URXF/un1_counter_q_m1/Y  CORESPI_0/USPI/URXF/un1_counter_q_m4/B  CORESPI_0/USPI/URXF/un1_counter_q_m4/Y  CORESPI_0/USPI/URXF/m1/A  CORESPI_0/USPI/URXF/m1/Y  CORESPI_0/USPI/URXF/counter_q\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/S  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m\[2\]/S  CORESPI_0/USPI/UTXF/un1_counter_q_m\[2\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNIRKEE\[2\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNIRKEE\[2\]/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_0/C  CORESPI_0/USPI/UTXF/empty_out_RNO_0/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/A  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[15\]/CLK  BUS_INTERFACE_0/p3/count\[15\]/Q  BUS_INTERFACE_0/p3/count_RNIKBBN1\[22\]/B  BUS_INTERFACE_0/p3/count_RNIKBBN1\[22\]/Y  BUS_INTERFACE_0/p3/count_RNI5G9O4\[19\]/C  BUS_INTERFACE_0/p3/count_RNI5G9O4\[19\]/Y  BUS_INTERFACE_0/p3/count_RNIGBUK8\[13\]/A  BUS_INTERFACE_0/p3/count_RNIGBUK8\[13\]/Y  BUS_INTERFACE_0/p3/count_RNIBT95B\[1\]/B  BUS_INTERFACE_0/p3/count_RNIBT95B\[1\]/Y  BUS_INTERFACE_0/p3/count_RNII07UB\[3\]/C  BUS_INTERFACE_0/p3/count_RNII07UB\[3\]/Y  BUS_INTERFACE_0/p3/count_RNO\[0\]/B  BUS_INTERFACE_0/p3/count_RNO\[0\]/Y  BUS_INTERFACE_0/p3/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[13\]/CLK  BUS_INTERFACE_0/p3/count\[13\]/Q  BUS_INTERFACE_0/p3/count_RNI7U752\[13\]/B  BUS_INTERFACE_0/p3/count_RNI7U752\[13\]/Y  BUS_INTERFACE_0/p3/count_RNIBRKS3\[13\]/C  BUS_INTERFACE_0/p3/count_RNIBRKS3\[13\]/Y  BUS_INTERFACE_0/p3/count_RNIGBUK8\[13\]/B  BUS_INTERFACE_0/p3/count_RNIGBUK8\[13\]/Y  BUS_INTERFACE_0/p3/count_RNIBT95B\[1\]/B  BUS_INTERFACE_0/p3/count_RNIBT95B\[1\]/Y  BUS_INTERFACE_0/p3/count_RNII07UB\[3\]/C  BUS_INTERFACE_0/p3/count_RNII07UB\[3\]/Y  BUS_INTERFACE_0/p3/count_RNO\[0\]/B  BUS_INTERFACE_0/p3/count_RNO\[0\]/Y  BUS_INTERFACE_0/p3/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[8\]/CLK  BUS_INTERFACE_0/p2/count\[8\]/Q  BUS_INTERFACE_0/p2/count_RNI1FTB\[8\]/B  BUS_INTERFACE_0/p2/count_RNI1FTB\[8\]/Y  BUS_INTERFACE_0/p2/count_RNIEIK01\[10\]/C  BUS_INTERFACE_0/p2/count_RNIEIK01\[10\]/Y  BUS_INTERFACE_0/p2/count_RNIGTB42\[2\]/B  BUS_INTERFACE_0/p2/count_RNIGTB42\[2\]/Y  BUS_INTERFACE_0/p2/count_RNIGC5B4\[27\]/A  BUS_INTERFACE_0/p2/count_RNIGC5B4\[27\]/Y  BUS_INTERFACE_0/p2/count_RNI2KJF4\[28\]/B  BUS_INTERFACE_0/p2/count_RNI2KJF4\[28\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[30\]/B  BUS_INTERFACE_0/p2/count_RNO_0\[30\]/Y  BUS_INTERFACE_0/p2/count\[30\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[16\]/CLK  BUS_INTERFACE_0/p2/count\[16\]/Q  BUS_INTERFACE_0/p2/count_RNIT6R8\[24\]/A  BUS_INTERFACE_0/p2/count_RNIT6R8\[24\]/Y  BUS_INTERFACE_0/p2/count_RNIURR71\[13\]/A  BUS_INTERFACE_0/p2/count_RNIURR71\[13\]/Y  BUS_INTERFACE_0/p2/count_RNIPOSE3\[1\]/A  BUS_INTERFACE_0/p2/count_RNIPOSE3\[1\]/Y  BUS_INTERFACE_0/p2/count_RNIRS6V3\[0\]/B  BUS_INTERFACE_0/p2/count_RNIRS6V3\[0\]/Y  BUS_INTERFACE_0/p2/count_RNIO74B4\[6\]/B  BUS_INTERFACE_0/p2/count_RNIO74B4\[6\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[3\]/B  BUS_INTERFACE_0/p2/count_RNO_0\[3\]/Y  BUS_INTERFACE_0/p2/count_RNO\[3\]/C  BUS_INTERFACE_0/p2/count_RNO\[3\]/Y  BUS_INTERFACE_0/p2/count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[8\]/CLK  BUS_INTERFACE_0/p2/count\[8\]/Q  BUS_INTERFACE_0/p2/count_RNI1FTB\[8\]/B  BUS_INTERFACE_0/p2/count_RNI1FTB\[8\]/Y  BUS_INTERFACE_0/p2/count_RNIEIK01\[10\]/C  BUS_INTERFACE_0/p2/count_RNIEIK01\[10\]/Y  BUS_INTERFACE_0/p2/count_RNIGTB42\[2\]/B  BUS_INTERFACE_0/p2/count_RNIGTB42\[2\]/Y  BUS_INTERFACE_0/p2/count_RNIEK2C3\[15\]/C  BUS_INTERFACE_0/p2/count_RNIEK2C3\[15\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[25\]/C  BUS_INTERFACE_0/p2/count_RNO_0\[25\]/Y  BUS_INTERFACE_0/p2/count\[25\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/S  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/Y  CORESPI_0/USPI/UTXF/empty_out_RNIDPPD2/B  CORESPI_0/USPI/UTXF/empty_out_RNIDPPD2/Y  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_8/B  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_8/Y  CORESPI_0/USPI/UTXF/rd_pointer_q_RNO\[0\]/C  CORESPI_0/USPI/UTXF/rd_pointer_q_RNO\[0\]/Y  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[13\]/CLK  BUS_INTERFACE_0/p3/count\[13\]/Q  BUS_INTERFACE_0/p3/count_RNIRLKR\[13\]/A  BUS_INTERFACE_0/p3/count_RNIRLKR\[13\]/Y  BUS_INTERFACE_0/p3/count_RNITI9N1\[18\]/C  BUS_INTERFACE_0/p3/count_RNITI9N1\[18\]/Y  BUS_INTERFACE_0/p3/count_RNI7GDS3\[15\]/B  BUS_INTERFACE_0/p3/count_RNI7GDS3\[15\]/Y  BUS_INTERFACE_0/p3/count_RNIOJ4P7\[15\]/A  BUS_INTERFACE_0/p3/count_RNIOJ4P7\[15\]/Y  BUS_INTERFACE_0/p3/count_RNIQA4QA\[26\]/B  BUS_INTERFACE_0/p3/count_RNIQA4QA\[26\]/Y  BUS_INTERFACE_0/p3/count_RNO\[31\]/A  BUS_INTERFACE_0/p3/count_RNO\[31\]/Y  BUS_INTERFACE_0/p3/count\[31\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[20\]/CLK  BUS_INTERFACE_0/modulator/count\[20\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_53/B  BUS_INTERFACE_0/modulator/pwm6_0_I_53/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_59/C  BUS_INTERFACE_0/modulator/pwm6_0_I_59/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_62/B  BUS_INTERFACE_0/modulator/pwm6_0_I_62/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_63/A  BUS_INTERFACE_0/modulator/pwm6_0_I_63/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_64/A  BUS_INTERFACE_0/modulator/pwm6_0_I_64/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_65/A  BUS_INTERFACE_0/modulator/pwm6_0_I_65/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/C  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/Q  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_2\[0\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_2\[0\]/Y  CoreUARTapb_0/uUART/make_RX/samples_RNIC95C\[0\]/A  CoreUARTapb_0/uUART/make_RX/samples_RNIC95C\[0\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNI6M4L2\[3\]/A  CoreUARTapb_0/uUART/make_RX/receive_count_RNI6M4L2\[3\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNIDAPP2\[3\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNIDAPP2\[3\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNO\[1\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNO\[1\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[1\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[1\]/Q  CORESPI_0/USPI/UCC/mtx_state_RNINJM1\[1\]/A  CORESPI_0/USPI/UCC/mtx_state_RNINJM1\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNIFQBQ1/A  CORESPI_0/USPI/UCC/spi_clk_tick_RNIFQBQ1/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNIFDDC4/A  CORESPI_0/USPI/UCC/spi_clk_tick_RNIFDDC4/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[1\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[1\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[8\]/CLK  BUS_INTERFACE_0/p2/count\[8\]/Q  BUS_INTERFACE_0/p2/count_RNI1FTB\[8\]/B  BUS_INTERFACE_0/p2/count_RNI1FTB\[8\]/Y  BUS_INTERFACE_0/p2/count_RNIEIK01\[10\]/C  BUS_INTERFACE_0/p2/count_RNIEIK01\[10\]/Y  BUS_INTERFACE_0/p2/count_RNIGTB42\[2\]/B  BUS_INTERFACE_0/p2/count_RNIGTB42\[2\]/Y  BUS_INTERFACE_0/p2/count_RNIEK2C3\[15\]/C  BUS_INTERFACE_0/p2/count_RNIEK2C3\[15\]/Y  BUS_INTERFACE_0/p2/count_RNIPKGG3\[21\]/A  BUS_INTERFACE_0/p2/count_RNIPKGG3\[21\]/Y  BUS_INTERFACE_0/p2/count\[22\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[20\]/CLK  BUS_INTERFACE_0/hit_count\[20\]/Q  BUS_INTERFACE_0/hit_count_RNITQ9I\[20\]/A  BUS_INTERFACE_0/hit_count_RNITQ9I\[20\]/Y  BUS_INTERFACE_0/hit_count_RNIBBMC2\[14\]/B  BUS_INTERFACE_0/hit_count_RNIBBMC2\[14\]/Y  BUS_INTERFACE_0/hit_count_RNIN7ML4\[11\]/C  BUS_INTERFACE_0/hit_count_RNIN7ML4\[11\]/Y  BUS_INTERFACE_0/hit_count_RNITE7I8\[11\]/A  BUS_INTERFACE_0/hit_count_RNITE7I8\[11\]/Y  BUS_INTERFACE_0/hit_count_RNO\[14\]/C  BUS_INTERFACE_0/hit_count_RNO\[14\]/Y  BUS_INTERFACE_0/hit_count\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[20\]/CLK  BUS_INTERFACE_0/hit_count\[20\]/Q  BUS_INTERFACE_0/hit_count_RNITQ9I\[20\]/A  BUS_INTERFACE_0/hit_count_RNITQ9I\[20\]/Y  BUS_INTERFACE_0/hit_count_RNIBBMC2\[14\]/B  BUS_INTERFACE_0/hit_count_RNIBBMC2\[14\]/Y  BUS_INTERFACE_0/hit_count_RNIN7ML4\[11\]/C  BUS_INTERFACE_0/hit_count_RNIN7ML4\[11\]/Y  BUS_INTERFACE_0/hit_count_RNITE7I8\[11\]/A  BUS_INTERFACE_0/hit_count_RNITE7I8\[11\]/Y  BUS_INTERFACE_0/hit_count_RNO\[0\]/A  BUS_INTERFACE_0/hit_count_RNO\[0\]/Y  BUS_INTERFACE_0/hit_count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[10\]/CLK  BUS_INTERFACE_0/modulator/count\[10\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_98/B  BUS_INTERFACE_0/modulator/pwm6_0_I_98/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_100/C  BUS_INTERFACE_0/modulator/pwm6_0_I_100/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_105/A  BUS_INTERFACE_0/modulator/pwm6_0_I_105/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_106/A  BUS_INTERFACE_0/modulator/pwm6_0_I_106/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_107/B  BUS_INTERFACE_0/modulator/pwm6_0_I_107/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/C  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/empty_out/CLK  CORESPI_0/USPI/UTXF/empty_out/Q  CORESPI_0/USPI/UTXF/empty_out_RNIG6AF1/B  CORESPI_0/USPI/UTXF/empty_out_RNIG6AF1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNO\[1\]/S  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNO\[1\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m\[1\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m\[1\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNIQJEE\[1\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNIQJEE\[1\]/Y  CORESPI_0/USPI/UTXF/full_out_RNO_0/B  CORESPI_0/USPI/UTXF/full_out_RNO_0/Y  CORESPI_0/USPI/UTXF/full_out_RNO/A  CORESPI_0/USPI/UTXF/full_out_RNO/Y  CORESPI_0/USPI/UTXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIT1F51/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNIT1F51/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO_1\[16\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO_1\[16\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[16\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[16\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[16\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[14\]/CLK  BUS_INTERFACE_0/hit_count\[14\]/Q  BUS_INTERFACE_0/hit_count_RNI3V7I\[15\]/B  BUS_INTERFACE_0/hit_count_RNI3V7I\[15\]/Y  BUS_INTERFACE_0/hit_count_RNI2QF41\[12\]/C  BUS_INTERFACE_0/hit_count_RNI2QF41\[12\]/Y  BUS_INTERFACE_0/hit_count_RNI5KI56\[16\]/A  BUS_INTERFACE_0/hit_count_RNI5KI56\[16\]/Y  BUS_INTERFACE_0/hit_count_RNIEPQN6\[18\]/B  BUS_INTERFACE_0/hit_count_RNIEPQN6\[18\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[20\]/A  BUS_INTERFACE_0/hit_count_RNO_0\[20\]/Y  BUS_INTERFACE_0/hit_count_RNO\[20\]/B  BUS_INTERFACE_0/hit_count_RNO\[20\]/Y  BUS_INTERFACE_0/hit_count\[20\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNIB3SP1\[0\]/C  CORESPI_0/USPI/UCC/mtx_bitsel_RNIB3SP1\[0\]/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNI0J1I2/B  CORESPI_0/USPI/UCC/spi_clk_tick_RNI0J1I2/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNIFDDC4/B  CORESPI_0/USPI/UCC/spi_clk_tick_RNIFDDC4/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[1\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[1\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/empty_out/CLK  CORESPI_0/USPI/UTXF/empty_out/Q  CORESPI_0/USPI/UTXF/empty_out_RNIG6AF1/B  CORESPI_0/USPI/UTXF/empty_out_RNIG6AF1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNO\[1\]/S  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNO\[1\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m\[1\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m\[1\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNIQJEE\[1\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNIQJEE\[1\]/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_0/A  CORESPI_0/USPI/UTXF/empty_out_RNO_0/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/A  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/counter_q\[0\]/CLK  CORESPI_0/USPI/UTXF/counter_q\[0\]/Q  CORESPI_0/USPI/UTXF/un1_counter_q_1_dec_I_6/B  CORESPI_0/USPI/UTXF/un1_counter_q_1_dec_I_6/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1_dec_I_7/A  CORESPI_0/USPI/UTXF/un1_counter_q_1_dec_I_7/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNO\[2\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNO\[2\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m\[2\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m\[2\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNIRKEE\[2\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNIRKEE\[2\]/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_0/C  CORESPI_0/USPI/UTXF/empty_out_RNO_0/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/A  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[28\]/CLK  BUS_INTERFACE_0/p3/count\[28\]/Q  BUS_INTERFACE_0/p3/count_RNI2VMR\[24\]/B  BUS_INTERFACE_0/p3/count_RNI2VMR\[24\]/Y  BUS_INTERFACE_0/p3/count_RNIBRKS3\[13\]/B  BUS_INTERFACE_0/p3/count_RNIBRKS3\[13\]/Y  BUS_INTERFACE_0/p3/count_RNIGBUK8\[13\]/B  BUS_INTERFACE_0/p3/count_RNIGBUK8\[13\]/Y  BUS_INTERFACE_0/p3/count_RNIBT95B\[1\]/B  BUS_INTERFACE_0/p3/count_RNIBT95B\[1\]/Y  BUS_INTERFACE_0/p3/count_RNII07UB\[3\]/C  BUS_INTERFACE_0/p3/count_RNII07UB\[3\]/Y  BUS_INTERFACE_0/p3/count_RNO\[0\]/B  BUS_INTERFACE_0/p3/count_RNO\[0\]/Y  BUS_INTERFACE_0/p3/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[15\]/CLK  BUS_INTERFACE_0/hit_count\[15\]/Q  BUS_INTERFACE_0/hit_count_RNI3V7I\[15\]/A  BUS_INTERFACE_0/hit_count_RNI3V7I\[15\]/Y  BUS_INTERFACE_0/hit_count_RNI2QF41\[12\]/C  BUS_INTERFACE_0/hit_count_RNI2QF41\[12\]/Y  BUS_INTERFACE_0/hit_count_RNII15I2\[16\]/C  BUS_INTERFACE_0/hit_count_RNII15I2\[16\]/Y  BUS_INTERFACE_0/hit_count_RNIIQ3A7\[16\]/A  BUS_INTERFACE_0/hit_count_RNIIQ3A7\[16\]/Y  BUS_INTERFACE_0/hit_count_RNIHO8J7\[21\]/A  BUS_INTERFACE_0/hit_count_RNIHO8J7\[21\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[23\]/A  BUS_INTERFACE_0/hit_count_RNO_0\[23\]/Y  BUS_INTERFACE_0/hit_count_RNO\[23\]/B  BUS_INTERFACE_0/hit_count_RNO\[23\]/Y  BUS_INTERFACE_0/hit_count\[23\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[12\]/CLK  BUS_INTERFACE_0/hit_count\[12\]/Q  BUS_INTERFACE_0/hit_count_RNIVQ7I\[12\]/A  BUS_INTERFACE_0/hit_count_RNIVQ7I\[12\]/Y  BUS_INTERFACE_0/hit_count_RNIQHF41\[11\]/B  BUS_INTERFACE_0/hit_count_RNIQHF41\[11\]/Y  BUS_INTERFACE_0/hit_count_RNIN7ML4\[11\]/B  BUS_INTERFACE_0/hit_count_RNIN7ML4\[11\]/Y  BUS_INTERFACE_0/hit_count_RNITE7I8\[11\]/A  BUS_INTERFACE_0/hit_count_RNITE7I8\[11\]/Y  BUS_INTERFACE_0/hit_count_RNO\[14\]/C  BUS_INTERFACE_0/hit_count_RNO\[14\]/Y  BUS_INTERFACE_0/hit_count\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[2\]/CLK  BUS_INTERFACE_0/p1/count\[2\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_128/A  BUS_INTERFACE_0/p1/pwm6_0_I_128/Y  BUS_INTERFACE_0/p1/pwm6_0_I_132/C  BUS_INTERFACE_0/p1/pwm6_0_I_132/Y  BUS_INTERFACE_0/p1/pwm6_0_I_136/A  BUS_INTERFACE_0/p1/pwm6_0_I_136/Y  BUS_INTERFACE_0/p1/pwm6_0_I_137/A  BUS_INTERFACE_0/p1/pwm6_0_I_137/Y  BUS_INTERFACE_0/p1/pwm6_0_G_6/A  BUS_INTERFACE_0/p1/pwm6_0_G_6/Y  BUS_INTERFACE_0/p1/pwm6_0_G_8/B  BUS_INTERFACE_0/p1/pwm6_0_G_8/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/B  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[2\]/CLK  BUS_INTERFACE_0/p/count\[2\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_128/A  BUS_INTERFACE_0/p/pwm6_0_I_128/Y  BUS_INTERFACE_0/p/pwm6_0_I_132/C  BUS_INTERFACE_0/p/pwm6_0_I_132/Y  BUS_INTERFACE_0/p/pwm6_0_I_136/A  BUS_INTERFACE_0/p/pwm6_0_I_136/Y  BUS_INTERFACE_0/p/pwm6_0_I_137/A  BUS_INTERFACE_0/p/pwm6_0_I_137/Y  BUS_INTERFACE_0/p/pwm6_0_G_6/A  BUS_INTERFACE_0/p/pwm6_0_G_6/Y  BUS_INTERFACE_0/p/pwm6_0_G_8/B  BUS_INTERFACE_0/p/pwm6_0_G_8/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/B  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[23\]/CLK  BUS_INTERFACE_0/p3/count\[23\]/Q  BUS_INTERFACE_0/p3/count_RNIC8J91\[31\]/C  BUS_INTERFACE_0/p3/count_RNIC8J91\[31\]/Y  BUS_INTERFACE_0/p3/count_RNI7U752\[13\]/C  BUS_INTERFACE_0/p3/count_RNI7U752\[13\]/Y  BUS_INTERFACE_0/p3/count_RNIBRKS3\[13\]/C  BUS_INTERFACE_0/p3/count_RNIBRKS3\[13\]/Y  BUS_INTERFACE_0/p3/count_RNIGBUK8\[13\]/B  BUS_INTERFACE_0/p3/count_RNIGBUK8\[13\]/Y  BUS_INTERFACE_0/p3/count_RNIBT95B\[1\]/B  BUS_INTERFACE_0/p3/count_RNIBT95B\[1\]/Y  BUS_INTERFACE_0/p3/count_RNO_0\[3\]/C  BUS_INTERFACE_0/p3/count_RNO_0\[3\]/Y  BUS_INTERFACE_0/p3/count_RNO\[3\]/C  BUS_INTERFACE_0/p3/count_RNO\[3\]/Y  BUS_INTERFACE_0/p3/count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[1\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[1\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNIB3SP1\[0\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNIB3SP1\[0\]/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNI0J1I2/B  CORESPI_0/USPI/UCC/spi_clk_tick_RNI0J1I2/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNIFDDC4/B  CORESPI_0/USPI/UCC/spi_clk_tick_RNIFDDC4/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[1\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[1\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q_0\[1\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q_0\[1\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIMTQL1\[16\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIMTQL1\[16\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_14/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_14/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[1\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[1\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNILT18\[2\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNILT18\[2\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNI81ED\[3\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNI81ED\[3\]/Y  CORESPI_0/USPI/UCC/stxs_state_RNIHTLP1/B  CORESPI_0/USPI/UCC/stxs_state_RNIHTLP1/Y  CORESPI_0/USPI/UCC/stxs_state_RNIKVP22/A  CORESPI_0/USPI/UCC/stxs_state_RNIKVP22/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNO\[0\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNO\[0\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[1\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[1\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNILT18\[2\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNILT18\[2\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNI81ED\[3\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNI81ED\[3\]/Y  CORESPI_0/USPI/UCC/stxs_state_RNIHTLP1/B  CORESPI_0/USPI/UCC/stxs_state_RNIHTLP1/Y  CORESPI_0/USPI/UCC/stxs_state_RNIKVP22/A  CORESPI_0/USPI/UCC/stxs_state_RNIKVP22/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNO\[4\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNO\[4\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[1\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[1\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNILT18\[2\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNILT18\[2\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNI81ED\[3\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNI81ED\[3\]/Y  CORESPI_0/USPI/UCC/stxs_state_RNIHTLP1/B  CORESPI_0/USPI/UCC/stxs_state_RNIHTLP1/Y  CORESPI_0/USPI/UCC/stxs_state_RNIKVP22/A  CORESPI_0/USPI/UCC/stxs_state_RNIKVP22/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNO\[2\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNO\[2\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[1\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[1\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNILT18\[2\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNILT18\[2\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNI81ED\[3\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNI81ED\[3\]/Y  CORESPI_0/USPI/UCC/stxs_state_RNIHTLP1/B  CORESPI_0/USPI/UCC/stxs_state_RNIHTLP1/Y  CORESPI_0/USPI/UCC/stxs_state_RNIKVP22/A  CORESPI_0/USPI/UCC/stxs_state_RNIKVP22/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNO\[3\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNO\[3\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[1\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[1\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNILT18\[2\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNILT18\[2\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNI81ED\[3\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNI81ED\[3\]/Y  CORESPI_0/USPI/UCC/stxs_state_RNIHTLP1/B  CORESPI_0/USPI/UCC/stxs_state_RNIHTLP1/Y  CORESPI_0/USPI/UCC/stxs_state_RNIKVP22/A  CORESPI_0/USPI/UCC/stxs_state_RNIKVP22/Y  CORESPI_0/USPI/UCC/stxs_pktsel_RNO/B  CORESPI_0/USPI/UCC/stxs_pktsel_RNO/Y  CORESPI_0/USPI/UCC/stxs_pktsel/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[17\]/CLK  BUS_INTERFACE_0/hit_count\[17\]/Q  BUS_INTERFACE_0/hit_count_RNI958I_0\[18\]/B  BUS_INTERFACE_0/hit_count_RNI958I_0\[18\]/Y  BUS_INTERFACE_0/hit_count_RNIIAG41_0\[16\]/B  BUS_INTERFACE_0/hit_count_RNIIAG41_0\[16\]/Y  BUS_INTERFACE_0/hit_count_RNIN7ML4\[11\]/A  BUS_INTERFACE_0/hit_count_RNIN7ML4\[11\]/Y  BUS_INTERFACE_0/hit_count_RNITE7I8\[11\]/A  BUS_INTERFACE_0/hit_count_RNITE7I8\[11\]/Y  BUS_INTERFACE_0/hit_count_RNO\[14\]/C  BUS_INTERFACE_0/hit_count_RNO\[14\]/Y  BUS_INTERFACE_0/hit_count\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[6\]/CLK  BUS_INTERFACE_0/hit_count\[6\]/Q  BUS_INTERFACE_0/hit_count_RNIDLJV\[11\]/C  BUS_INTERFACE_0/hit_count_RNIDLJV\[11\]/Y  BUS_INTERFACE_0/hit_count_RNIEFBQ1\[4\]/C  BUS_INTERFACE_0/hit_count_RNIEFBQ1\[4\]/Y  BUS_INTERFACE_0/hit_count_RNI0PUN4\[3\]/A  BUS_INTERFACE_0/hit_count_RNI0PUN4\[3\]/Y  BUS_INTERFACE_0/hit_count_RNI5KI56\[16\]/B  BUS_INTERFACE_0/hit_count_RNI5KI56\[16\]/Y  BUS_INTERFACE_0/hit_count_RNO\[17\]/B  BUS_INTERFACE_0/hit_count_RNO\[17\]/Y  BUS_INTERFACE_0/hit_count\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[5\]/CLK  BUS_INTERFACE_0/p1/count\[5\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_118/B  BUS_INTERFACE_0/p1/pwm6_0_I_118/Y  BUS_INTERFACE_0/p1/pwm6_0_I_120/C  BUS_INTERFACE_0/p1/pwm6_0_I_120/Y  BUS_INTERFACE_0/p1/pwm6_0_G_3/A  BUS_INTERFACE_0/p1/pwm6_0_G_3/Y  BUS_INTERFACE_0/p1/pwm6_0_G_5/B  BUS_INTERFACE_0/p1/pwm6_0_G_5/Y  BUS_INTERFACE_0/p1/pwm6_0_G_8/A  BUS_INTERFACE_0/p1/pwm6_0_G_8/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/B  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[5\]/CLK  BUS_INTERFACE_0/p/count\[5\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_118/B  BUS_INTERFACE_0/p/pwm6_0_I_118/Y  BUS_INTERFACE_0/p/pwm6_0_I_120/C  BUS_INTERFACE_0/p/pwm6_0_I_120/Y  BUS_INTERFACE_0/p/pwm6_0_G_3/A  BUS_INTERFACE_0/p/pwm6_0_G_3/Y  BUS_INTERFACE_0/p/pwm6_0_G_5/B  BUS_INTERFACE_0/p/pwm6_0_G_5/Y  BUS_INTERFACE_0/p/pwm6_0_G_8/A  BUS_INTERFACE_0/p/pwm6_0_G_8/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/B  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[12\]/CLK  BUS_INTERFACE_0/p2/count\[12\]/Q  BUS_INTERFACE_0/p2/count_RNI77AD\[31\]/C  BUS_INTERFACE_0/p2/count_RNI77AD\[31\]/Y  BUS_INTERFACE_0/p2/count_RNI094M\[13\]/A  BUS_INTERFACE_0/p2/count_RNI094M\[13\]/Y  BUS_INTERFACE_0/p2/count_RNIURR71\[13\]/C  BUS_INTERFACE_0/p2/count_RNIURR71\[13\]/Y  BUS_INTERFACE_0/p2/count_RNIPOSE3\[1\]/A  BUS_INTERFACE_0/p2/count_RNIPOSE3\[1\]/Y  BUS_INTERFACE_0/p2/count_RNIRS6V3\[0\]/B  BUS_INTERFACE_0/p2/count_RNIRS6V3\[0\]/Y  BUS_INTERFACE_0/p2/count_RNO\[6\]/B  BUS_INTERFACE_0/p2/count_RNO\[6\]/Y  BUS_INTERFACE_0/p2/count\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[12\]/CLK  BUS_INTERFACE_0/p2/count\[12\]/Q  BUS_INTERFACE_0/p2/count_RNI77AD\[31\]/C  BUS_INTERFACE_0/p2/count_RNI77AD\[31\]/Y  BUS_INTERFACE_0/p2/count_RNI094M\[13\]/A  BUS_INTERFACE_0/p2/count_RNI094M\[13\]/Y  BUS_INTERFACE_0/p2/count_RNIURR71\[13\]/C  BUS_INTERFACE_0/p2/count_RNIURR71\[13\]/Y  BUS_INTERFACE_0/p2/count_RNIPOSE3\[1\]/A  BUS_INTERFACE_0/p2/count_RNIPOSE3\[1\]/Y  BUS_INTERFACE_0/p2/count_RNIRS6V3\[0\]/B  BUS_INTERFACE_0/p2/count_RNIRS6V3\[0\]/Y  BUS_INTERFACE_0/p2/count_RNO\[7\]/B  BUS_INTERFACE_0/p2/count_RNO\[7\]/Y  BUS_INTERFACE_0/p2/count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[6\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[6\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIMK2M\[7\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIMK2M\[7\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNISO4C1\[7\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNISO4C1\[7\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIKGLH1\[8\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIKGLH1\[8\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNID96N1\[9\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNID96N1\[9\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIEV5T1\[10\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIEV5T1\[10\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[3\]/CLK  BUS_INTERFACE_0/p1/count\[3\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_132/A  BUS_INTERFACE_0/p1/pwm6_0_I_132/Y  BUS_INTERFACE_0/p1/pwm6_0_I_136/A  BUS_INTERFACE_0/p1/pwm6_0_I_136/Y  BUS_INTERFACE_0/p1/pwm6_0_I_137/A  BUS_INTERFACE_0/p1/pwm6_0_I_137/Y  BUS_INTERFACE_0/p1/pwm6_0_G_6/A  BUS_INTERFACE_0/p1/pwm6_0_G_6/Y  BUS_INTERFACE_0/p1/pwm6_0_G_8/B  BUS_INTERFACE_0/p1/pwm6_0_G_8/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/B  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[3\]/CLK  BUS_INTERFACE_0/p/count\[3\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_132/A  BUS_INTERFACE_0/p/pwm6_0_I_132/Y  BUS_INTERFACE_0/p/pwm6_0_I_136/A  BUS_INTERFACE_0/p/pwm6_0_I_136/Y  BUS_INTERFACE_0/p/pwm6_0_I_137/A  BUS_INTERFACE_0/p/pwm6_0_I_137/Y  BUS_INTERFACE_0/p/pwm6_0_G_6/A  BUS_INTERFACE_0/p/pwm6_0_G_6/Y  BUS_INTERFACE_0/p/pwm6_0_G_8/B  BUS_INTERFACE_0/p/pwm6_0_G_8/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/B  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/empty_out/CLK  CORESPI_0/USPI/UTXF/empty_out/Q  CORESPI_0/USPI/UCC/cfg_enable_P1_RNII4B11/C  CORESPI_0/USPI/UCC/cfg_enable_P1_RNII4B11/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNIFQBQ1/B  CORESPI_0/USPI/UCC/spi_clk_tick_RNIFQBQ1/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNIFDDC4/A  CORESPI_0/USPI/UCC/spi_clk_tick_RNIFDDC4/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[1\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[1\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[1\]/CLK  BUS_INTERFACE_0/hit_count\[1\]/Q  BUS_INTERFACE_0/hit_count_RNIDI381\[2\]/B  BUS_INTERFACE_0/hit_count_RNIDI381\[2\]/Y  BUS_INTERFACE_0/hit_count_RNIBBMC2\[14\]/C  BUS_INTERFACE_0/hit_count_RNIBBMC2\[14\]/Y  BUS_INTERFACE_0/hit_count_RNIN7ML4\[11\]/C  BUS_INTERFACE_0/hit_count_RNIN7ML4\[11\]/Y  BUS_INTERFACE_0/hit_count_RNITE7I8\[11\]/A  BUS_INTERFACE_0/hit_count_RNITE7I8\[11\]/Y  BUS_INTERFACE_0/hit_count_RNO\[14\]/C  BUS_INTERFACE_0/hit_count_RNO\[14\]/Y  BUS_INTERFACE_0/hit_count\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/empty_out/CLK  CORESPI_0/USPI/UTXF/empty_out/Q  CORESPI_0/USPI/UTXF/empty_out_RNIG6AF1/B  CORESPI_0/USPI/UTXF/empty_out_RNIG6AF1/Y  CORESPI_0/USPI/UTXF/counter_q_RNIUGKH1\[0\]/A  CORESPI_0/USPI/UTXF/counter_q_RNIUGKH1\[0\]/Y  CORESPI_0/USPI/UTXF/counter_q_RNI8FJK4\[0\]/B  CORESPI_0/USPI/UTXF/counter_q_RNI8FJK4\[0\]/Y  CORESPI_0/USPI/UTXF/counter_q_RNIK8105\[0\]/A  CORESPI_0/USPI/UTXF/counter_q_RNIK8105\[0\]/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_0/B  CORESPI_0/USPI/UTXF/empty_out_RNO_0/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/A  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[3\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[3\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI642M\[3\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI642M\[3\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNISO4C1\[7\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNISO4C1\[7\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIKGLH1\[8\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIKGLH1\[8\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNID96N1\[9\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNID96N1\[9\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIEV5T1\[10\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIEV5T1\[10\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[17\]/CLK  BUS_INTERFACE_0/p3/count\[17\]/Q  BUS_INTERFACE_0/p3/count_RNIG8F91\[19\]/B  BUS_INTERFACE_0/p3/count_RNIG8F91\[19\]/Y  BUS_INTERFACE_0/p3/count_RNIAT352\[15\]/C  BUS_INTERFACE_0/p3/count_RNIAT352\[15\]/Y  BUS_INTERFACE_0/p3/count_RNI7GDS3\[15\]/A  BUS_INTERFACE_0/p3/count_RNI7GDS3\[15\]/Y  BUS_INTERFACE_0/p3/count_RNIOJ4P7\[15\]/A  BUS_INTERFACE_0/p3/count_RNIOJ4P7\[15\]/Y  BUS_INTERFACE_0/p3/count_RNIQA4QA\[26\]/B  BUS_INTERFACE_0/p3/count_RNIQA4QA\[26\]/Y  BUS_INTERFACE_0/p3/count_RNO\[31\]/A  BUS_INTERFACE_0/p3/count_RNO\[31\]/Y  BUS_INTERFACE_0/p3/count\[31\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[14\]/CLK  BUS_INTERFACE_0/p3/count\[14\]/Q  BUS_INTERFACE_0/p3/count_RNI7U752\[13\]/A  BUS_INTERFACE_0/p3/count_RNI7U752\[13\]/Y  BUS_INTERFACE_0/p3/count_RNIBRKS3\[13\]/C  BUS_INTERFACE_0/p3/count_RNIBRKS3\[13\]/Y  BUS_INTERFACE_0/p3/count_RNIGBUK8\[13\]/B  BUS_INTERFACE_0/p3/count_RNIGBUK8\[13\]/Y  BUS_INTERFACE_0/p3/count_RNIBT95B\[1\]/B  BUS_INTERFACE_0/p3/count_RNIBT95B\[1\]/Y  BUS_INTERFACE_0/p3/count_RNII07UB\[3\]/C  BUS_INTERFACE_0/p3/count_RNII07UB\[3\]/Y  BUS_INTERFACE_0/p3/count_RNO\[0\]/B  BUS_INTERFACE_0/p3/count_RNO\[0\]/Y  BUS_INTERFACE_0/p3/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_tick/CLK  CORESPI_0/USPI/UCC/spi_clk_tick/Q  CORESPI_0/USPI/UCC/spi_clk_tick_RNILF5O/B  CORESPI_0/USPI/UCC/spi_clk_tick_RNILF5O/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNI0J1I2/A  CORESPI_0/USPI/UCC/spi_clk_tick_RNI0J1I2/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNIFDDC4/B  CORESPI_0/USPI/UCC/spi_clk_tick_RNIFDDC4/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[1\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[1\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[19\]/CLK  BUS_INTERFACE_0/modulator/count\[19\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_55/B  BUS_INTERFACE_0/modulator/pwm6_0_I_55/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_57/C  BUS_INTERFACE_0/modulator/pwm6_0_I_57/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_62/A  BUS_INTERFACE_0/modulator/pwm6_0_I_62/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_63/A  BUS_INTERFACE_0/modulator/pwm6_0_I_63/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_64/A  BUS_INTERFACE_0/modulator/pwm6_0_I_64/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_65/A  BUS_INTERFACE_0/modulator/pwm6_0_I_65/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/C  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/counter_q\[1\]/CLK  CORESPI_0/USPI/UTXF/counter_q\[1\]/Q  CORESPI_0/USPI/UTXF/un1_counter_q_1_dec_I_6/A  CORESPI_0/USPI/UTXF/un1_counter_q_1_dec_I_6/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1_dec_I_7/A  CORESPI_0/USPI/UTXF/un1_counter_q_1_dec_I_7/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNO\[2\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNO\[2\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m\[2\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m\[2\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNIRKEE\[2\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNIRKEE\[2\]/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_0/C  CORESPI_0/USPI/UTXF/empty_out_RNO_0/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/A  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/counter_q\[3\]/CLK  CORESPI_0/USPI/UTXF/counter_q\[3\]/Q  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_35/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_35/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_33/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_33/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_21/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_21/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m\[4\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m\[4\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNITMEE\[4\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNITMEE\[4\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNIAK4L4\[4\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNIAK4L4\[4\]/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/B  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/S  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m\[1\]/S  CORESPI_0/USPI/UTXF/un1_counter_q_m\[1\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNIQJEE\[1\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNIQJEE\[1\]/Y  CORESPI_0/USPI/UTXF/full_out_RNO_0/B  CORESPI_0/USPI/UTXF/full_out_RNO_0/Y  CORESPI_0/USPI/UTXF/full_out_RNO/A  CORESPI_0/USPI/UTXF/full_out_RNO/Y  CORESPI_0/USPI/UTXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/counter_q\[2\]/CLK  CORESPI_0/USPI/UTXF/counter_q\[2\]/Q  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_35/A  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_35/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_33/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_33/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_21/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_21/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m\[4\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m\[4\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNITMEE\[4\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNITMEE\[4\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNIAK4L4\[4\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNIAK4L4\[4\]/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/B  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/clr_txfifo/CLK  CORESPI_0/USPI/URF/clr_txfifo/Q  CORESPI_0/USPI/UTXF/full_out_RNI0FPI1_0/B  CORESPI_0/USPI/UTXF/full_out_RNI0FPI1_0/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_17/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_17/Y  CORESPI_0/USPI/UTXF/counter_q_RNI8FJK4\[0\]/A  CORESPI_0/USPI/UTXF/counter_q_RNI8FJK4\[0\]/Y  CORESPI_0/USPI/UTXF/counter_q_RNIK8105\[0\]/A  CORESPI_0/USPI/UTXF/counter_q_RNIK8105\[0\]/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_0/B  CORESPI_0/USPI/UTXF/empty_out_RNO_0/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/A  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[13\]/CLK  BUS_INTERFACE_0/p2/count\[13\]/Q  BUS_INTERFACE_0/p2/count_RNIP1Q8\[13\]/B  BUS_INTERFACE_0/p2/count_RNIP1Q8\[13\]/Y  BUS_INTERFACE_0/p2/count_RNI182M\[15\]/C  BUS_INTERFACE_0/p2/count_RNI182M\[15\]/Y  BUS_INTERFACE_0/p2/count_RNIEK2C3\[15\]/B  BUS_INTERFACE_0/p2/count_RNIEK2C3\[15\]/Y  BUS_INTERFACE_0/p2/count_RNIPKGG3\[21\]/A  BUS_INTERFACE_0/p2/count_RNIPKGG3\[21\]/Y  BUS_INTERFACE_0/p2/count_RNI5MUK3\[22\]/B  BUS_INTERFACE_0/p2/count_RNI5MUK3\[22\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[24\]/B  BUS_INTERFACE_0/p2/count_RNO_0\[24\]/Y  BUS_INTERFACE_0/p2/count\[24\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_clock_RNIOESC/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_clock_RNIOESC/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNIE81S\[0\]/B  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNIE81S\[0\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNITUAQ1\[2\]/C  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNITUAQ1\[2\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO\[2\]/A  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO\[2\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[0\]/CLK  BUS_INTERFACE_0/modulator/count\[0\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_10/A  BUS_INTERFACE_0/modulator/un3_count_1_I_10/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_30/A  BUS_INTERFACE_0/modulator/un3_count_1_I_30/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_42/A  BUS_INTERFACE_0/modulator/un3_count_1_I_42/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_43/A  BUS_INTERFACE_0/modulator/un3_count_1_I_43/Y  BUS_INTERFACE_0/modulator/count_RNO\[15\]/C  BUS_INTERFACE_0/modulator/count_RNO\[15\]/Y  BUS_INTERFACE_0/modulator/count\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[14\]/CLK  BUS_INTERFACE_0/p2/count\[14\]/Q  BUS_INTERFACE_0/p2/count_RNIP1Q8\[13\]/A  BUS_INTERFACE_0/p2/count_RNIP1Q8\[13\]/Y  BUS_INTERFACE_0/p2/count_RNI182M\[15\]/C  BUS_INTERFACE_0/p2/count_RNI182M\[15\]/Y  BUS_INTERFACE_0/p2/count_RNIEK2C3\[15\]/B  BUS_INTERFACE_0/p2/count_RNIEK2C3\[15\]/Y  BUS_INTERFACE_0/p2/count_RNIPKGG3\[21\]/A  BUS_INTERFACE_0/p2/count_RNIPKGG3\[21\]/Y  BUS_INTERFACE_0/p2/count_RNI5MUK3\[22\]/B  BUS_INTERFACE_0/p2/count_RNI5MUK3\[22\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[24\]/B  BUS_INTERFACE_0/p2/count_RNO_0\[24\]/Y  BUS_INTERFACE_0/p2/count\[24\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[1\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[1\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNILT18\[2\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNILT18\[2\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNI81ED\[3\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNI81ED\[3\]/Y  CORESPI_0/USPI/UCC/stxs_state_RNIHTLP1/B  CORESPI_0/USPI/UCC/stxs_state_RNIHTLP1/Y  CORESPI_0/USPI/UCC/stxs_state_RNIKVP22/A  CORESPI_0/USPI/UCC/stxs_state_RNIKVP22/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNO\[1\]/C  CORESPI_0/USPI/UCC/stxs_bitsel_RNO\[1\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1_0/B  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1_0/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[15\]/B  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[15\]/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1_0/B  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1_0/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[14\]/B  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[14\]/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1_0/B  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1_0/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[13\]/B  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[13\]/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1_0/B  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1_0/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[12\]/B  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[12\]/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1_0/B  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1_0/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[11\]/B  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[11\]/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1_0/B  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1_0/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[10\]/B  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[10\]/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/clr_txfifo/CLK  CORESPI_0/USPI/URF/clr_txfifo/Q  CORESPI_0/USPI/UTXF/full_out_RNI0FPI1_0/B  CORESPI_0/USPI/UTXF/full_out_RNI0FPI1_0/Y  CORESPI_0/USPI/UTXF/full_out_RNIF3JT1/A  CORESPI_0/USPI/UTXF/full_out_RNIF3JT1/Y  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_1/B  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_1/Y  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_10/B  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_10/Y  CORESPI_0/USPI/UTXF/wr_pointer_q_RNO\[1\]/C  CORESPI_0/USPI/UTXF/wr_pointer_q_RNO\[1\]/Y  CORESPI_0/USPI/UTXF/wr_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[4\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[4\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIR328\[4\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIR328\[4\]/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIQVAS/A  CORESPI_0/USPI/UCC/stxs_direct_RNIQVAS/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIT1F51/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNIT1F51/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO_1\[16\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO_1\[16\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[16\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[16\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[16\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/empty_out/CLK  CORESPI_0/USPI/UTXF/empty_out/Q  CORESPI_0/USPI/UTXF/empty_out_RNIG6AF1/B  CORESPI_0/USPI/UTXF/empty_out_RNIG6AF1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1\[4\]/S  CORESPI_0/USPI/UTXF/un1_counter_q_1\[4\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m\[4\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m\[4\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNITMEE\[4\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNITMEE\[4\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNIAK4L4\[4\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNIAK4L4\[4\]/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/B  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI101B\[1\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI101B\[1\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJHHG\[2\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJHHG\[2\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI642M\[3\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI642M\[3\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNISO4C1\[7\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNISO4C1\[7\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIKGLH1\[8\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIKGLH1\[8\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[9\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[9\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[1\]/CLK  BUS_INTERFACE_0/modulator/count\[1\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_10/B  BUS_INTERFACE_0/modulator/un3_count_1_I_10/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_30/A  BUS_INTERFACE_0/modulator/un3_count_1_I_30/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_42/A  BUS_INTERFACE_0/modulator/un3_count_1_I_42/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_43/A  BUS_INTERFACE_0/modulator/un3_count_1_I_43/Y  BUS_INTERFACE_0/modulator/count_RNO\[15\]/C  BUS_INTERFACE_0/modulator/count_RNO\[15\]/Y  BUS_INTERFACE_0/modulator/count\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[27\]/CLK  BUS_INTERFACE_0/p3/count\[27\]/Q  BUS_INTERFACE_0/p3/count_RNI2ULR\[16\]/B  BUS_INTERFACE_0/p3/count_RNI2ULR\[16\]/Y  BUS_INTERFACE_0/p3/count_RNIBRKS3\[13\]/A  BUS_INTERFACE_0/p3/count_RNIBRKS3\[13\]/Y  BUS_INTERFACE_0/p3/count_RNIGBUK8\[13\]/B  BUS_INTERFACE_0/p3/count_RNIGBUK8\[13\]/Y  BUS_INTERFACE_0/p3/count_RNIBT95B\[1\]/B  BUS_INTERFACE_0/p3/count_RNIBT95B\[1\]/Y  BUS_INTERFACE_0/p3/count_RNII07UB\[3\]/C  BUS_INTERFACE_0/p3/count_RNII07UB\[3\]/Y  BUS_INTERFACE_0/p3/count_RNO\[0\]/B  BUS_INTERFACE_0/p3/count_RNO\[0\]/Y  BUS_INTERFACE_0/p3/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_count\[0\]/CLK  CORESPI_0/USPI/UCC/spi_clk_count\[0\]/Q  CORESPI_0/USPI/UCC/clk_div_val_reg_RNICS2C\[0\]/B  CORESPI_0/USPI/UCC/clk_div_val_reg_RNICS2C\[0\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIQQ5O\[1\]/C  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIQQ5O\[1\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISTBG1\[1\]/C  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISTBG1\[1\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/B  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/C  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[22\]/CLK  BUS_INTERFACE_0/hit_count\[22\]/Q  BUS_INTERFACE_0/hit_count_RNI1U8I\[14\]/B  BUS_INTERFACE_0/hit_count_RNI1U8I\[14\]/Y  BUS_INTERFACE_0/hit_count_RNIBBMC2\[14\]/A  BUS_INTERFACE_0/hit_count_RNIBBMC2\[14\]/Y  BUS_INTERFACE_0/hit_count_RNIN7ML4\[11\]/C  BUS_INTERFACE_0/hit_count_RNIN7ML4\[11\]/Y  BUS_INTERFACE_0/hit_count_RNITE7I8\[11\]/A  BUS_INTERFACE_0/hit_count_RNITE7I8\[11\]/Y  BUS_INTERFACE_0/hit_count_RNO\[14\]/C  BUS_INTERFACE_0/hit_count_RNO\[14\]/Y  BUS_INTERFACE_0/hit_count\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[24\]/CLK  BUS_INTERFACE_0/p3/count\[24\]/Q  BUS_INTERFACE_0/p3/count_RNI2VMR\[24\]/A  BUS_INTERFACE_0/p3/count_RNI2VMR\[24\]/Y  BUS_INTERFACE_0/p3/count_RNIBRKS3\[13\]/B  BUS_INTERFACE_0/p3/count_RNIBRKS3\[13\]/Y  BUS_INTERFACE_0/p3/count_RNIGBUK8\[13\]/B  BUS_INTERFACE_0/p3/count_RNIGBUK8\[13\]/Y  BUS_INTERFACE_0/p3/count_RNIBT95B\[1\]/B  BUS_INTERFACE_0/p3/count_RNIBT95B\[1\]/Y  BUS_INTERFACE_0/p3/count_RNII07UB\[3\]/C  BUS_INTERFACE_0/p3/count_RNII07UB\[3\]/Y  BUS_INTERFACE_0/p3/count_RNO\[0\]/B  BUS_INTERFACE_0/p3/count_RNO\[0\]/Y  BUS_INTERFACE_0/p3/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[4\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[4\]/Q  CORESPI_0/USPI/UCC/mtx_state_RNI52C8\[4\]/A  CORESPI_0/USPI/UCC/mtx_state_RNI52C8\[4\]/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNILF5O/A  CORESPI_0/USPI/UCC/spi_clk_tick_RNILF5O/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNI0J1I2/A  CORESPI_0/USPI/UCC/spi_clk_tick_RNI0J1I2/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNIFDDC4/B  CORESPI_0/USPI/UCC/spi_clk_tick_RNIFDDC4/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[1\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[1\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1_1/B  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1_1/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[6\]/B  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[6\]/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1_1/B  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1_1/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[4\]/B  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[4\]/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1_1/B  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1_1/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[23\]/B  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[23\]/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[23\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1_1/B  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1_1/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[25\]/B  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[25\]/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[25\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1_1/B  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1_1/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[28\]/B  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[28\]/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1_1/B  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1_1/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[24\]/B  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[24\]/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[24\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1_1/B  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1_1/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[30\]/B  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[30\]/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[30\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1_1/B  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1_1/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[29\]/B  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[29\]/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[29\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1_1/B  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1_1/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[27\]/B  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[27\]/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[27\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1_1/B  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1_1/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[26\]/B  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[26\]/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[26\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1_1/B  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1_1/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[22\]/B  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[22\]/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[22\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1_1/B  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1_1/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[21\]/B  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[21\]/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[21\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1_1/B  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1_1/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[20\]/B  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[20\]/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[20\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1_1/B  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1_1/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[19\]/B  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[19\]/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[19\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1_1/B  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1_1/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[18\]/B  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[18\]/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1_1/B  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1_1/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[17\]/B  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[17\]/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1_1/B  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1_1/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[16\]/B  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[16\]/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[16\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1_1/B  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1_1/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[9\]/B  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[9\]/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1_1/B  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1_1/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[8\]/B  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[8\]/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[0\]/CLK  BUS_INTERFACE_0/modulator/count\[0\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_10/A  BUS_INTERFACE_0/modulator/un3_count_1_I_10/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_30/A  BUS_INTERFACE_0/modulator/un3_count_1_I_30/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_45/A  BUS_INTERFACE_0/modulator/un3_count_1_I_45/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_46/A  BUS_INTERFACE_0/modulator/un3_count_1_I_46/Y  BUS_INTERFACE_0/modulator/count_RNO\[16\]/C  BUS_INTERFACE_0/modulator/count_RNO\[16\]/Y  BUS_INTERFACE_0/modulator/count\[16\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[2\]/CLK  BUS_INTERFACE_0/p2/count\[2\]/Q  BUS_INTERFACE_0/p2/count_RNIJNRH\[1\]/C  BUS_INTERFACE_0/p2/count_RNIJNRH\[1\]/Y  BUS_INTERFACE_0/p2/count_RNIPOSE3\[1\]/C  BUS_INTERFACE_0/p2/count_RNIPOSE3\[1\]/Y  BUS_INTERFACE_0/p2/count_RNIRS6V3\[0\]/B  BUS_INTERFACE_0/p2/count_RNIRS6V3\[0\]/Y  BUS_INTERFACE_0/p2/count_RNIO74B4\[6\]/B  BUS_INTERFACE_0/p2/count_RNIO74B4\[6\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[3\]/B  BUS_INTERFACE_0/p2/count_RNO_0\[3\]/Y  BUS_INTERFACE_0/p2/count_RNO\[3\]/C  BUS_INTERFACE_0/p2/count_RNO\[3\]/Y  BUS_INTERFACE_0/p2/count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[7\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[7\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIMK2M\[7\]/C  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIMK2M\[7\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNISO4C1\[7\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNISO4C1\[7\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIKGLH1\[8\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIKGLH1\[8\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNID96N1\[9\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNID96N1\[9\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIEV5T1\[10\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIEV5T1\[10\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[22\]/CLK  BUS_INTERFACE_0/p3/count\[22\]/Q  BUS_INTERFACE_0/p3/count_RNIKBBN1\[22\]/A  BUS_INTERFACE_0/p3/count_RNIKBBN1\[22\]/Y  BUS_INTERFACE_0/p3/count_RNI5G9O4\[19\]/C  BUS_INTERFACE_0/p3/count_RNI5G9O4\[19\]/Y  BUS_INTERFACE_0/p3/count_RNIGBUK8\[13\]/A  BUS_INTERFACE_0/p3/count_RNIGBUK8\[13\]/Y  BUS_INTERFACE_0/p3/count_RNIBT95B\[1\]/B  BUS_INTERFACE_0/p3/count_RNIBT95B\[1\]/Y  BUS_INTERFACE_0/p3/count_RNII07UB\[3\]/C  BUS_INTERFACE_0/p3/count_RNII07UB\[3\]/Y  BUS_INTERFACE_0/p3/count_RNO\[0\]/B  BUS_INTERFACE_0/p3/count_RNO\[0\]/Y  BUS_INTERFACE_0/p3/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[0\]/CLK  BUS_INTERFACE_0/hit_count\[0\]/Q  BUS_INTERFACE_0/hit_count_RNI7C381\[2\]/B  BUS_INTERFACE_0/hit_count_RNI7C381\[2\]/Y  BUS_INTERFACE_0/hit_count_RNI64R22\[4\]/C  BUS_INTERFACE_0/hit_count_RNI64R22\[4\]/Y  BUS_INTERFACE_0/hit_count_RNIN17G2\[5\]/B  BUS_INTERFACE_0/hit_count_RNIN17G2\[5\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[7\]/B  BUS_INTERFACE_0/hit_count_RNO_0\[7\]/Y  BUS_INTERFACE_0/hit_count_RNO\[7\]/C  BUS_INTERFACE_0/hit_count_RNO\[7\]/Y  BUS_INTERFACE_0/hit_count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[14\]/CLK  BUS_INTERFACE_0/hit_count\[14\]/Q  BUS_INTERFACE_0/hit_count_RNI3V7I\[15\]/B  BUS_INTERFACE_0/hit_count_RNI3V7I\[15\]/Y  BUS_INTERFACE_0/hit_count_RNI2QF41\[12\]/C  BUS_INTERFACE_0/hit_count_RNI2QF41\[12\]/Y  BUS_INTERFACE_0/hit_count_RNIIUJD3\[16\]/C  BUS_INTERFACE_0/hit_count_RNIIUJD3\[16\]/Y  BUS_INTERFACE_0/hit_count_RNIINI58\[16\]/A  BUS_INTERFACE_0/hit_count_RNIINI58\[16\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[25\]/B  BUS_INTERFACE_0/hit_count_RNO_0\[25\]/Y  BUS_INTERFACE_0/hit_count_RNO\[25\]/B  BUS_INTERFACE_0/hit_count_RNO\[25\]/Y  BUS_INTERFACE_0/hit_count\[25\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/S  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/Y  CORESPI_0/USPI/UTXF/counter_q_RNI8FJK4\[0\]/S  CORESPI_0/USPI/UTXF/counter_q_RNI8FJK4\[0\]/Y  CORESPI_0/USPI/UTXF/counter_q_RNIK8105\[0\]/A  CORESPI_0/USPI/UTXF/counter_q_RNIK8105\[0\]/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_0/B  CORESPI_0/USPI/UTXF/empty_out_RNO_0/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/A  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_clock_RNIOESC/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_clock_RNIOESC/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNIE81S\[0\]/B  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNIE81S\[0\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO_0\[2\]/B  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO_0\[2\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO\[2\]/B  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO\[2\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_state_tr14_5_3_i_o2/B  CORESPI_0/USPI/UCC/mtx_state_tr14_5_3_i_o2/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/C  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/C  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[2\]/CLK  BUS_INTERFACE_0/modulator/count\[2\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_10/C  BUS_INTERFACE_0/modulator/un3_count_1_I_10/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_30/A  BUS_INTERFACE_0/modulator/un3_count_1_I_30/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_42/A  BUS_INTERFACE_0/modulator/un3_count_1_I_42/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_43/A  BUS_INTERFACE_0/modulator/un3_count_1_I_43/Y  BUS_INTERFACE_0/modulator/count_RNO\[15\]/C  BUS_INTERFACE_0/modulator/count_RNO\[15\]/Y  BUS_INTERFACE_0/modulator/count\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[2\]/CLK  BUS_INTERFACE_0/p1/count\[2\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_10/C  BUS_INTERFACE_0/p1/un3_count_1_I_10/Y  BUS_INTERFACE_0/p1/un3_count_1_I_30/A  BUS_INTERFACE_0/p1/un3_count_1_I_30/Y  BUS_INTERFACE_0/p1/un3_count_1_I_42/A  BUS_INTERFACE_0/p1/un3_count_1_I_42/Y  BUS_INTERFACE_0/p1/un3_count_1_I_43/A  BUS_INTERFACE_0/p1/un3_count_1_I_43/Y  BUS_INTERFACE_0/p1/count_RNO\[15\]/C  BUS_INTERFACE_0/p1/count_RNO\[15\]/Y  BUS_INTERFACE_0/p1/count\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[2\]/CLK  BUS_INTERFACE_0/p/count\[2\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_10/C  BUS_INTERFACE_0/p/un3_count_1_I_10/Y  BUS_INTERFACE_0/p/un3_count_1_I_30/A  BUS_INTERFACE_0/p/un3_count_1_I_30/Y  BUS_INTERFACE_0/p/un3_count_1_I_42/A  BUS_INTERFACE_0/p/un3_count_1_I_42/Y  BUS_INTERFACE_0/p/un3_count_1_I_43/A  BUS_INTERFACE_0/p/un3_count_1_I_43/Y  BUS_INTERFACE_0/p/count_RNO\[15\]/C  BUS_INTERFACE_0/p/count_RNO\[15\]/Y  BUS_INTERFACE_0/p/count\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[0\]/CLK  CORESPI_0/USPI/URF/control1\[0\]/Q  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/B  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNIFQBQ1/C  CORESPI_0/USPI/UCC/spi_clk_tick_RNIFQBQ1/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNIFDDC4/A  CORESPI_0/USPI/UCC/spi_clk_tick_RNIFDDC4/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[1\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[1\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/A  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/Y  CORESPI_0/USPI/UCC/mtx_state_RNIKE5O\[3\]/B  CORESPI_0/USPI/UCC/mtx_state_RNIKE5O\[3\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNI1QN31\[0\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNI1QN31\[0\]/Y  CORESPI_0/USPI/UCC/mtx_consecutive_RNO_1/B  CORESPI_0/USPI/UCC/mtx_consecutive_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_consecutive_RNO_0/C  CORESPI_0/USPI/UCC/mtx_consecutive_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_consecutive/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/S  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1/B  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1/Y  CORESPI_0/USPI/UCC/msrxs_datain\[28\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/S  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1_0/B  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1_0/Y  CORESPI_0/USPI/UCC/msrxs_datain\[30\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/S  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1_0/B  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1_0/Y  CORESPI_0/USPI/UCC/msrxs_datain\[29\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/S  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1_0/B  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1_0/Y  CORESPI_0/USPI/UCC/msrxs_datain\[9\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/S  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1_0/B  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1_0/Y  CORESPI_0/USPI/UCC/msrxs_datain\[8\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/S  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1_0/B  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1_0/Y  CORESPI_0/USPI/UCC/msrxs_datain\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/S  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1_0/B  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1_0/Y  CORESPI_0/USPI/UCC/msrxs_datain\[6\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/S  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1_0/B  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1_0/Y  CORESPI_0/USPI/UCC/msrxs_datain\[5\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/S  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1_0/B  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1_0/Y  CORESPI_0/USPI/UCC/msrxs_datain\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/S  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1_0/B  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1_0/Y  CORESPI_0/USPI/UCC/msrxs_datain\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/S  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1_0/B  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1_0/Y  CORESPI_0/USPI/UCC/msrxs_datain\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/S  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1_0/B  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1_0/Y  CORESPI_0/USPI/UCC/msrxs_datain\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/S  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1_0/B  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1_0/Y  CORESPI_0/USPI/UCC/msrxs_datain\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/S  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1_0/B  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1_0/Y  CORESPI_0/USPI/UCC/msrxs_first/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/S  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1_0/B  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1_0/Y  CORESPI_0/USPI/UCC/msrxs_datain\[31\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/S  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1/B  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1/Y  CORESPI_0/USPI/UCC/msrxs_datain\[27\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/S  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1/B  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1/Y  CORESPI_0/USPI/UCC/msrxs_datain\[26\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/S  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1/B  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1/Y  CORESPI_0/USPI/UCC/msrxs_datain\[25\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/S  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1/B  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1/Y  CORESPI_0/USPI/UCC/msrxs_datain\[24\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/S  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1/B  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1/Y  CORESPI_0/USPI/UCC/msrxs_datain\[23\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/S  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1/B  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1/Y  CORESPI_0/USPI/UCC/msrxs_datain\[22\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/S  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1/B  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1/Y  CORESPI_0/USPI/UCC/msrxs_datain\[21\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/S  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1/B  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1/Y  CORESPI_0/USPI/UCC/msrxs_datain\[20\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/S  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1/B  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1/Y  CORESPI_0/USPI/UCC/msrxs_datain\[19\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/S  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1/B  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1/Y  CORESPI_0/USPI/UCC/msrxs_datain\[18\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/S  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1/B  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1/Y  CORESPI_0/USPI/UCC/msrxs_datain\[17\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/S  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1/B  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1/Y  CORESPI_0/USPI/UCC/msrxs_datain\[16\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/S  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1/B  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1/Y  CORESPI_0/USPI/UCC/msrxs_datain\[15\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/S  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1/B  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1/Y  CORESPI_0/USPI/UCC/msrxs_datain\[14\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/S  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1/B  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1/Y  CORESPI_0/USPI/UCC/msrxs_datain\[13\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/S  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1/B  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1/Y  CORESPI_0/USPI/UCC/msrxs_datain\[12\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/S  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1/B  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1/Y  CORESPI_0/USPI/UCC/msrxs_datain\[11\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/S  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1/B  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1/Y  CORESPI_0/USPI/UCC/msrxs_datain\[10\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[18\]/CLK  BUS_INTERFACE_0/hit_count\[18\]/Q  BUS_INTERFACE_0/hit_count_RNI958I_0\[18\]/A  BUS_INTERFACE_0/hit_count_RNI958I_0\[18\]/Y  BUS_INTERFACE_0/hit_count_RNIIAG41_0\[16\]/B  BUS_INTERFACE_0/hit_count_RNIIAG41_0\[16\]/Y  BUS_INTERFACE_0/hit_count_RNIN7ML4\[11\]/A  BUS_INTERFACE_0/hit_count_RNIN7ML4\[11\]/Y  BUS_INTERFACE_0/hit_count_RNITE7I8\[11\]/A  BUS_INTERFACE_0/hit_count_RNITE7I8\[11\]/Y  BUS_INTERFACE_0/hit_count_RNO\[14\]/C  BUS_INTERFACE_0/hit_count_RNO\[14\]/Y  BUS_INTERFACE_0/hit_count\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIL01O/A  CORESPI_0/USPI/UCC/stxs_direct_RNIL01O/Y  CORESPI_0/USPI/UCC/stxs_state_RNIP3OJ1/A  CORESPI_0/USPI/UCC/stxs_state_RNIP3OJ1/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[8\]/S  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[8\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIL01O/A  CORESPI_0/USPI/UCC/stxs_direct_RNIL01O/Y  CORESPI_0/USPI/UCC/stxs_state_RNIP3OJ1/A  CORESPI_0/USPI/UCC/stxs_state_RNIP3OJ1/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[12\]/S  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[12\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIL01O/A  CORESPI_0/USPI/UCC/stxs_direct_RNIL01O/Y  CORESPI_0/USPI/UCC/stxs_state_RNIP3OJ1/A  CORESPI_0/USPI/UCC/stxs_state_RNIP3OJ1/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[3\]/S  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[3\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIL01O/A  CORESPI_0/USPI/UCC/stxs_direct_RNIL01O/Y  CORESPI_0/USPI/UCC/stxs_state_RNIP3OJ1/A  CORESPI_0/USPI/UCC/stxs_state_RNIP3OJ1/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[7\]/S  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[7\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIL01O/A  CORESPI_0/USPI/UCC/stxs_direct_RNIL01O/Y  CORESPI_0/USPI/UCC/stxs_state_RNIP3OJ1/A  CORESPI_0/USPI/UCC/stxs_state_RNIP3OJ1/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[10\]/S  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[10\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIL01O/A  CORESPI_0/USPI/UCC/stxs_direct_RNIL01O/Y  CORESPI_0/USPI/UCC/stxs_state_RNIP3OJ1/A  CORESPI_0/USPI/UCC/stxs_state_RNIP3OJ1/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[11\]/S  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[11\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIL01O/A  CORESPI_0/USPI/UCC/stxs_direct_RNIL01O/Y  CORESPI_0/USPI/UCC/stxs_state_RNIP3OJ1/A  CORESPI_0/USPI/UCC/stxs_state_RNIP3OJ1/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[14\]/S  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[14\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIL01O/A  CORESPI_0/USPI/UCC/stxs_direct_RNIL01O/Y  CORESPI_0/USPI/UCC/stxs_state_RNIP3OJ1/A  CORESPI_0/USPI/UCC/stxs_state_RNIP3OJ1/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[13\]/S  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[13\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIL01O/A  CORESPI_0/USPI/UCC/stxs_direct_RNIL01O/Y  CORESPI_0/USPI/UCC/stxs_state_RNIP3OJ1/A  CORESPI_0/USPI/UCC/stxs_state_RNIP3OJ1/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[15\]/S  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[15\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIL01O/A  CORESPI_0/USPI/UCC/stxs_direct_RNIL01O/Y  CORESPI_0/USPI/UCC/stxs_state_RNIP3OJ1/A  CORESPI_0/USPI/UCC/stxs_state_RNIP3OJ1/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[17\]/S  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[17\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIL01O/A  CORESPI_0/USPI/UCC/stxs_direct_RNIL01O/Y  CORESPI_0/USPI/UCC/stxs_state_RNIP3OJ1/A  CORESPI_0/USPI/UCC/stxs_state_RNIP3OJ1/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[1\]/S  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[1\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIL01O/A  CORESPI_0/USPI/UCC/stxs_direct_RNIL01O/Y  CORESPI_0/USPI/UCC/stxs_state_RNIP3OJ1/A  CORESPI_0/USPI/UCC/stxs_state_RNIP3OJ1/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[9\]/S  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[9\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIL01O/A  CORESPI_0/USPI/UCC/stxs_direct_RNIL01O/Y  CORESPI_0/USPI/UCC/stxs_state_RNIP3OJ1/A  CORESPI_0/USPI/UCC/stxs_state_RNIP3OJ1/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[6\]/S  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[6\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIL01O/A  CORESPI_0/USPI/UCC/stxs_direct_RNIL01O/Y  CORESPI_0/USPI/UCC/stxs_state_RNIP3OJ1/A  CORESPI_0/USPI/UCC/stxs_state_RNIP3OJ1/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[5\]/S  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[5\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIL01O/A  CORESPI_0/USPI/UCC/stxs_direct_RNIL01O/Y  CORESPI_0/USPI/UCC/stxs_state_RNIP3OJ1/A  CORESPI_0/USPI/UCC/stxs_state_RNIP3OJ1/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[4\]/S  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[4\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIL01O/A  CORESPI_0/USPI/UCC/stxs_direct_RNIL01O/Y  CORESPI_0/USPI/UCC/stxs_state_RNIP3OJ1/A  CORESPI_0/USPI/UCC/stxs_state_RNIP3OJ1/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[2\]/S  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[2\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/counter_q\[0\]/CLK  CORESPI_0/USPI/URXF/counter_q\[0\]/Q  CORESPI_0/USPI/URXF/un1_counter_q_m1/A  CORESPI_0/USPI/URXF/un1_counter_q_m1/Y  CORESPI_0/USPI/URXF/un1_counter_q_m4/B  CORESPI_0/USPI/URXF/un1_counter_q_m4/Y  CORESPI_0/USPI/URXF/un1_counter_q_m7/B  CORESPI_0/USPI/URXF/un1_counter_q_m7/Y  CORESPI_0/USPI/URXF/un1_counter_q_m10/B  CORESPI_0/USPI/URXF/un1_counter_q_m10/Y  CORESPI_0/USPI/URXF/counter_q_RNI88HDS\[0\]/A  CORESPI_0/USPI/URXF/counter_q_RNI88HDS\[0\]/Y  CORESPI_0/USPI/URXF/counter_q_RNIJ473C1\[0\]/C  CORESPI_0/USPI/URXF/counter_q_RNIJ473C1\[0\]/Y  CORESPI_0/USPI/URXF/full_out_RNO/A  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[3\]/CLK  BUS_INTERFACE_0/modulator/count\[3\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_G_2/C  BUS_INTERFACE_0/modulator/un3_count_1_G_2/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_30/B  BUS_INTERFACE_0/modulator/un3_count_1_I_30/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_42/A  BUS_INTERFACE_0/modulator/un3_count_1_I_42/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_43/A  BUS_INTERFACE_0/modulator/un3_count_1_I_43/Y  BUS_INTERFACE_0/modulator/count_RNO\[15\]/C  BUS_INTERFACE_0/modulator/count_RNO\[15\]/Y  BUS_INTERFACE_0/modulator/count\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[3\]/CLK  BUS_INTERFACE_0/p1/count\[3\]/Q  BUS_INTERFACE_0/p1/un3_count_1_G_2/C  BUS_INTERFACE_0/p1/un3_count_1_G_2/Y  BUS_INTERFACE_0/p1/un3_count_1_I_30/B  BUS_INTERFACE_0/p1/un3_count_1_I_30/Y  BUS_INTERFACE_0/p1/un3_count_1_I_42/A  BUS_INTERFACE_0/p1/un3_count_1_I_42/Y  BUS_INTERFACE_0/p1/un3_count_1_I_43/A  BUS_INTERFACE_0/p1/un3_count_1_I_43/Y  BUS_INTERFACE_0/p1/count_RNO\[15\]/C  BUS_INTERFACE_0/p1/count_RNO\[15\]/Y  BUS_INTERFACE_0/p1/count\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[3\]/CLK  BUS_INTERFACE_0/p/count\[3\]/Q  BUS_INTERFACE_0/p/un3_count_1_G_2/C  BUS_INTERFACE_0/p/un3_count_1_G_2/Y  BUS_INTERFACE_0/p/un3_count_1_I_30/B  BUS_INTERFACE_0/p/un3_count_1_I_30/Y  BUS_INTERFACE_0/p/un3_count_1_I_42/A  BUS_INTERFACE_0/p/un3_count_1_I_42/Y  BUS_INTERFACE_0/p/un3_count_1_I_43/A  BUS_INTERFACE_0/p/un3_count_1_I_43/Y  BUS_INTERFACE_0/p/count_RNO\[15\]/C  BUS_INTERFACE_0/p/count_RNO\[15\]/Y  BUS_INTERFACE_0/p/count\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[9\]/CLK  BUS_INTERFACE_0/p1/count\[9\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_33/A  BUS_INTERFACE_0/p1/un3_count_1_I_33/Y  BUS_INTERFACE_0/p1/un3_count_1_I_54/A  BUS_INTERFACE_0/p1/un3_count_1_I_54/Y  BUS_INTERFACE_0/p1/un3_count_1_I_55/B  BUS_INTERFACE_0/p1/un3_count_1_I_55/Y  BUS_INTERFACE_0/p1/un3_count_1_I_56/A  BUS_INTERFACE_0/p1/un3_count_1_I_56/Y  BUS_INTERFACE_0/p1/count_RNO\[19\]/C  BUS_INTERFACE_0/p1/count_RNO\[19\]/Y  BUS_INTERFACE_0/p1/count\[19\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[9\]/CLK  BUS_INTERFACE_0/p/count\[9\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_33/A  BUS_INTERFACE_0/p/un3_count_1_I_33/Y  BUS_INTERFACE_0/p/un3_count_1_I_54/A  BUS_INTERFACE_0/p/un3_count_1_I_54/Y  BUS_INTERFACE_0/p/un3_count_1_I_55/B  BUS_INTERFACE_0/p/un3_count_1_I_55/Y  BUS_INTERFACE_0/p/un3_count_1_I_56/A  BUS_INTERFACE_0/p/un3_count_1_I_56/Y  BUS_INTERFACE_0/p/count_RNO\[19\]/C  BUS_INTERFACE_0/p/count_RNO\[19\]/Y  BUS_INTERFACE_0/p/count\[19\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[4\]/CLK  BUS_INTERFACE_0/p1/count\[4\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_130/B  BUS_INTERFACE_0/p1/pwm6_0_I_130/Y  BUS_INTERFACE_0/p1/pwm6_0_I_135/C  BUS_INTERFACE_0/p1/pwm6_0_I_135/Y  BUS_INTERFACE_0/p1/pwm6_0_I_137/B  BUS_INTERFACE_0/p1/pwm6_0_I_137/Y  BUS_INTERFACE_0/p1/pwm6_0_G_6/A  BUS_INTERFACE_0/p1/pwm6_0_G_6/Y  BUS_INTERFACE_0/p1/pwm6_0_G_8/B  BUS_INTERFACE_0/p1/pwm6_0_G_8/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/B  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[4\]/CLK  BUS_INTERFACE_0/p/count\[4\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_130/B  BUS_INTERFACE_0/p/pwm6_0_I_130/Y  BUS_INTERFACE_0/p/pwm6_0_I_135/C  BUS_INTERFACE_0/p/pwm6_0_I_135/Y  BUS_INTERFACE_0/p/pwm6_0_I_137/B  BUS_INTERFACE_0/p/pwm6_0_I_137/Y  BUS_INTERFACE_0/p/pwm6_0_G_6/A  BUS_INTERFACE_0/p/pwm6_0_G_6/Y  BUS_INTERFACE_0/p/pwm6_0_G_8/B  BUS_INTERFACE_0/p/pwm6_0_G_8/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/B  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q_0\[1\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q_0\[1\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIEPUL1\[23\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIEPUL1\[23\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_28/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_28/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_13/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_13/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[11\]/CLK  BUS_INTERFACE_0/p1/count\[11\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_96/B  BUS_INTERFACE_0/p1/pwm6_0_I_96/Y  BUS_INTERFACE_0/p1/pwm6_0_I_102/C  BUS_INTERFACE_0/p1/pwm6_0_I_102/Y  BUS_INTERFACE_0/p1/pwm6_0_I_105/B  BUS_INTERFACE_0/p1/pwm6_0_I_105/Y  BUS_INTERFACE_0/p1/pwm6_0_I_106/A  BUS_INTERFACE_0/p1/pwm6_0_I_106/Y  BUS_INTERFACE_0/p1/pwm6_0_I_107/B  BUS_INTERFACE_0/p1/pwm6_0_I_107/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/A  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[11\]/CLK  BUS_INTERFACE_0/p/count\[11\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_96/B  BUS_INTERFACE_0/p/pwm6_0_I_96/Y  BUS_INTERFACE_0/p/pwm6_0_I_102/C  BUS_INTERFACE_0/p/pwm6_0_I_102/Y  BUS_INTERFACE_0/p/pwm6_0_I_105/B  BUS_INTERFACE_0/p/pwm6_0_I_105/Y  BUS_INTERFACE_0/p/pwm6_0_I_106/A  BUS_INTERFACE_0/p/pwm6_0_I_106/Y  BUS_INTERFACE_0/p/pwm6_0_I_107/B  BUS_INTERFACE_0/p/pwm6_0_I_107/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/A  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/S  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1/B  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1/Y  CORESPI_0/USPI/UCC/msrxs_strobe/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/empty_out/CLK  CORESPI_0/USPI/UTXF/empty_out/Q  CORESPI_0/USPI/UTXF/empty_out_RNIG6AF1/B  CORESPI_0/USPI/UTXF/empty_out_RNIG6AF1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1\[5\]/S  CORESPI_0/USPI/UTXF/un1_counter_q_1\[5\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1_RNI22LC\[5\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_1_RNI22LC\[5\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1_RNIDTL64\[5\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_1_RNIDTL64\[5\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNIAK4L4\[4\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNIAK4L4\[4\]/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/B  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[0\]/CLK  CORESPI_0/USPI/URF/control1\[0\]/Q  CORESPI_0/USPI/UCC/cfg_enable_P1_RNII4B11/A  CORESPI_0/USPI/UCC/cfg_enable_P1_RNII4B11/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNIFQBQ1/B  CORESPI_0/USPI/UCC/spi_clk_tick_RNIFQBQ1/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNIFDDC4/A  CORESPI_0/USPI/UCC/spi_clk_tick_RNIFDDC4/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[1\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[1\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_state_tr14_5_3_i_o2/B  CORESPI_0/USPI/UCC/mtx_state_tr14_5_3_i_o2/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/C  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[7\]/C  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[7\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_state_tr14_5_3_i_o2/B  CORESPI_0/USPI/UCC/mtx_state_tr14_5_3_i_o2/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/C  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[6\]/C  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[6\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_state_tr14_5_3_i_o2/B  CORESPI_0/USPI/UCC/mtx_state_tr14_5_3_i_o2/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/C  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[5\]/C  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[5\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_state_tr14_5_3_i_o2/B  CORESPI_0/USPI/UCC/mtx_state_tr14_5_3_i_o2/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/C  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[4\]/C  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[4\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_state_tr14_5_3_i_o2/B  CORESPI_0/USPI/UCC/mtx_state_tr14_5_3_i_o2/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/C  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[3\]/C  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[3\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_state_tr14_5_3_i_o2/B  CORESPI_0/USPI/UCC/mtx_state_tr14_5_3_i_o2/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/C  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[2\]/C  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[2\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[23\]/CLK  BUS_INTERFACE_0/hit_count\[23\]/Q  BUS_INTERFACE_0/hit_count_RNI31AI\[23\]/A  BUS_INTERFACE_0/hit_count_RNI31AI\[23\]/Y  BUS_INTERFACE_0/hit_count_RNI83J41\[25\]/B  BUS_INTERFACE_0/hit_count_RNI83J41\[25\]/Y  BUS_INTERFACE_0/hit_count_RNIKQQK3\[25\]/B  BUS_INTERFACE_0/hit_count_RNIKQQK3\[25\]/Y  BUS_INTERFACE_0/hit_count_RNITE7I8\[11\]/B  BUS_INTERFACE_0/hit_count_RNITE7I8\[11\]/Y  BUS_INTERFACE_0/hit_count_RNO\[14\]/C  BUS_INTERFACE_0/hit_count_RNO\[14\]/Y  BUS_INTERFACE_0/hit_count\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q_0\[1\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q_0\[1\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIAHQL1\[13\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIAHQL1\[13\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_25/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_25/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_11/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_11/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q_0\[1\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q_0\[1\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI29QL1\[11\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI29QL1\[11\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_27/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_27/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_12/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_12/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q_0\[1\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q_0\[1\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIELQL1\[14\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIELQL1\[14\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_21/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_21/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_9/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_9/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q_0\[1\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q_0\[1\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI6HUL1\[21\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI6HUL1\[21\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_24/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_24/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_11/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_11/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q_0\[1\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q_0\[1\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIQ5VL1\[26\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIQ5VL1\[26\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_19/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_19/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_8/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_8/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q_0\[1\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q_0\[1\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIM1VL1\[25\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIM1VL1\[25\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_23/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_23/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_10/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_10/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q_0\[1\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q_0\[1\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIALUL1\[22\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIALUL1\[22\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_20/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_20/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_9/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_9/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q_0\[1\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q_0\[1\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI2ARL1\[19\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI2ARL1\[19\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_26/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_26/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_12/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_12/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[18\]/CLK  BUS_INTERFACE_0/p1/count\[18\]/Q  BUS_INTERFACE_0/p1/count_RNI1P0M\[28\]/A  BUS_INTERFACE_0/p1/count_RNI1P0M\[28\]/Y  BUS_INTERFACE_0/p1/count_RNIVF2C1\[25\]/A  BUS_INTERFACE_0/p1/count_RNIVF2C1\[25\]/Y  BUS_INTERFACE_0/p1/count_RNIEE3O2\[12\]/C  BUS_INTERFACE_0/p1/count_RNIEE3O2\[12\]/Y  BUS_INTERFACE_0/p1/count_RNIAS2J3\[6\]/C  BUS_INTERFACE_0/p1/count_RNIAS2J3\[6\]/Y  BUS_INTERFACE_0/p1/count_RNO\[7\]/A  BUS_INTERFACE_0/p1/count_RNO\[7\]/Y  BUS_INTERFACE_0/p1/count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[18\]/CLK  BUS_INTERFACE_0/p/count\[18\]/Q  BUS_INTERFACE_0/p/count_RNIVJ96\[28\]/A  BUS_INTERFACE_0/p/count_RNIVJ96\[28\]/Y  BUS_INTERFACE_0/p/count_RNIR5KC\[25\]/A  BUS_INTERFACE_0/p/count_RNIR5KC\[25\]/Y  BUS_INTERFACE_0/p/count_RNI6Q6P\[12\]/C  BUS_INTERFACE_0/p/count_RNI6Q6P\[12\]/Y  BUS_INTERFACE_0/p/count_RNIQPIH1\[6\]/C  BUS_INTERFACE_0/p/count_RNIQPIH1\[6\]/Y  BUS_INTERFACE_0/p/count_RNO\[7\]/A  BUS_INTERFACE_0/p/count_RNO\[7\]/Y  BUS_INTERFACE_0/p/count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[16\]/CLK  BUS_INTERFACE_0/p3/count\[16\]/Q  BUS_INTERFACE_0/p3/count_RNI2ULR\[16\]/A  BUS_INTERFACE_0/p3/count_RNI2ULR\[16\]/Y  BUS_INTERFACE_0/p3/count_RNIBRKS3\[13\]/A  BUS_INTERFACE_0/p3/count_RNIBRKS3\[13\]/Y  BUS_INTERFACE_0/p3/count_RNIGBUK8\[13\]/B  BUS_INTERFACE_0/p3/count_RNIGBUK8\[13\]/Y  BUS_INTERFACE_0/p3/count_RNIBT95B\[1\]/B  BUS_INTERFACE_0/p3/count_RNIBT95B\[1\]/Y  BUS_INTERFACE_0/p3/count_RNII07UB\[3\]/C  BUS_INTERFACE_0/p3/count_RNII07UB\[3\]/Y  BUS_INTERFACE_0/p3/count_RNO\[0\]/B  BUS_INTERFACE_0/p3/count_RNO\[0\]/Y  BUS_INTERFACE_0/p3/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q_0\[1\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q_0\[1\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIIPQL1\[15\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIIPQL1\[15\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_29/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_29/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_13/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_13/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[21\]/CLK  BUS_INTERFACE_0/hit_count\[21\]/Q  BUS_INTERFACE_0/hit_count_RNITQ9I\[20\]/B  BUS_INTERFACE_0/hit_count_RNITQ9I\[20\]/Y  BUS_INTERFACE_0/hit_count_RNIBBMC2\[14\]/B  BUS_INTERFACE_0/hit_count_RNIBBMC2\[14\]/Y  BUS_INTERFACE_0/hit_count_RNIN7ML4\[11\]/C  BUS_INTERFACE_0/hit_count_RNIN7ML4\[11\]/Y  BUS_INTERFACE_0/hit_count_RNITE7I8\[11\]/A  BUS_INTERFACE_0/hit_count_RNITE7I8\[11\]/Y  BUS_INTERFACE_0/hit_count_RNO\[14\]/C  BUS_INTERFACE_0/hit_count_RNO\[14\]/Y  BUS_INTERFACE_0/hit_count\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[14\]/CLK  BUS_INTERFACE_0/hit_count\[14\]/Q  BUS_INTERFACE_0/hit_count_RNI1U8I\[14\]/A  BUS_INTERFACE_0/hit_count_RNI1U8I\[14\]/Y  BUS_INTERFACE_0/hit_count_RNIBBMC2\[14\]/A  BUS_INTERFACE_0/hit_count_RNIBBMC2\[14\]/Y  BUS_INTERFACE_0/hit_count_RNIN7ML4\[11\]/C  BUS_INTERFACE_0/hit_count_RNIN7ML4\[11\]/Y  BUS_INTERFACE_0/hit_count_RNITE7I8\[11\]/A  BUS_INTERFACE_0/hit_count_RNITE7I8\[11\]/Y  BUS_INTERFACE_0/hit_count_RNO\[14\]/C  BUS_INTERFACE_0/hit_count_RNO\[14\]/Y  BUS_INTERFACE_0/hit_count\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[9\]/CLK  BUS_INTERFACE_0/modulator/count\[9\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_33/A  BUS_INTERFACE_0/modulator/un3_count_1_I_33/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_80/A  BUS_INTERFACE_0/modulator/un3_count_1_I_80/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i/B  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_3/A  BUS_INTERFACE_0/modulator/un3_count_1_G_3/Y  BUS_INTERFACE_0/modulator/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[11\]/CLK  BUS_INTERFACE_0/p1/count\[11\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_33/C  BUS_INTERFACE_0/p1/un3_count_1_I_33/Y  BUS_INTERFACE_0/p1/un3_count_1_I_54/A  BUS_INTERFACE_0/p1/un3_count_1_I_54/Y  BUS_INTERFACE_0/p1/un3_count_1_I_55/B  BUS_INTERFACE_0/p1/un3_count_1_I_55/Y  BUS_INTERFACE_0/p1/un3_count_1_I_56/A  BUS_INTERFACE_0/p1/un3_count_1_I_56/Y  BUS_INTERFACE_0/p1/count_RNO\[19\]/C  BUS_INTERFACE_0/p1/count_RNO\[19\]/Y  BUS_INTERFACE_0/p1/count\[19\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[11\]/CLK  BUS_INTERFACE_0/p/count\[11\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_33/C  BUS_INTERFACE_0/p/un3_count_1_I_33/Y  BUS_INTERFACE_0/p/un3_count_1_I_54/A  BUS_INTERFACE_0/p/un3_count_1_I_54/Y  BUS_INTERFACE_0/p/un3_count_1_I_55/B  BUS_INTERFACE_0/p/un3_count_1_I_55/Y  BUS_INTERFACE_0/p/un3_count_1_I_56/A  BUS_INTERFACE_0/p/un3_count_1_I_56/Y  BUS_INTERFACE_0/p/count_RNO\[19\]/C  BUS_INTERFACE_0/p/count_RNO\[19\]/Y  BUS_INTERFACE_0/p/count\[19\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIL01O/A  CORESPI_0/USPI/UCC/stxs_direct_RNIL01O/Y  CORESPI_0/USPI/UCC/stxs_state_RNIP3OJ1_0/A  CORESPI_0/USPI/UCC/stxs_state_RNIP3OJ1_0/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[28\]/S  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[28\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIL01O/A  CORESPI_0/USPI/UCC/stxs_direct_RNIL01O/Y  CORESPI_0/USPI/UCC/stxs_state_RNIP3OJ1_0/A  CORESPI_0/USPI/UCC/stxs_state_RNIP3OJ1_0/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[23\]/S  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[23\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[23\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIL01O/A  CORESPI_0/USPI/UCC/stxs_direct_RNIL01O/Y  CORESPI_0/USPI/UCC/stxs_state_RNIP3OJ1_0/A  CORESPI_0/USPI/UCC/stxs_state_RNIP3OJ1_0/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[27\]/S  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[27\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[27\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIL01O/A  CORESPI_0/USPI/UCC/stxs_direct_RNIL01O/Y  CORESPI_0/USPI/UCC/stxs_state_RNIP3OJ1_0/A  CORESPI_0/USPI/UCC/stxs_state_RNIP3OJ1_0/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[30\]/S  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[30\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[30\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIL01O/A  CORESPI_0/USPI/UCC/stxs_direct_RNIL01O/Y  CORESPI_0/USPI/UCC/stxs_state_RNIP3OJ1_0/A  CORESPI_0/USPI/UCC/stxs_state_RNIP3OJ1_0/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[31\]/S  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[31\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[31\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIL01O/A  CORESPI_0/USPI/UCC/stxs_direct_RNIL01O/Y  CORESPI_0/USPI/UCC/stxs_state_RNIP3OJ1_0/A  CORESPI_0/USPI/UCC/stxs_state_RNIP3OJ1_0/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[29\]/S  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[29\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[29\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIL01O/A  CORESPI_0/USPI/UCC/stxs_direct_RNIL01O/Y  CORESPI_0/USPI/UCC/stxs_state_RNIP3OJ1_0/A  CORESPI_0/USPI/UCC/stxs_state_RNIP3OJ1_0/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[26\]/S  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[26\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[26\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIL01O/A  CORESPI_0/USPI/UCC/stxs_direct_RNIL01O/Y  CORESPI_0/USPI/UCC/stxs_state_RNIP3OJ1_0/A  CORESPI_0/USPI/UCC/stxs_state_RNIP3OJ1_0/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[25\]/S  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[25\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[25\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIL01O/A  CORESPI_0/USPI/UCC/stxs_direct_RNIL01O/Y  CORESPI_0/USPI/UCC/stxs_state_RNIP3OJ1_0/A  CORESPI_0/USPI/UCC/stxs_state_RNIP3OJ1_0/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[24\]/S  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[24\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[24\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIL01O/A  CORESPI_0/USPI/UCC/stxs_direct_RNIL01O/Y  CORESPI_0/USPI/UCC/stxs_state_RNIP3OJ1_0/A  CORESPI_0/USPI/UCC/stxs_state_RNIP3OJ1_0/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[22\]/S  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[22\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[22\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIL01O/A  CORESPI_0/USPI/UCC/stxs_direct_RNIL01O/Y  CORESPI_0/USPI/UCC/stxs_state_RNIP3OJ1_0/A  CORESPI_0/USPI/UCC/stxs_state_RNIP3OJ1_0/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[21\]/S  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[21\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[21\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIL01O/A  CORESPI_0/USPI/UCC/stxs_direct_RNIL01O/Y  CORESPI_0/USPI/UCC/stxs_state_RNIP3OJ1_0/A  CORESPI_0/USPI/UCC/stxs_state_RNIP3OJ1_0/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[20\]/S  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[20\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[20\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIL01O/A  CORESPI_0/USPI/UCC/stxs_direct_RNIL01O/Y  CORESPI_0/USPI/UCC/stxs_state_RNIP3OJ1_0/A  CORESPI_0/USPI/UCC/stxs_state_RNIP3OJ1_0/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[19\]/S  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[19\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[19\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIL01O/A  CORESPI_0/USPI/UCC/stxs_direct_RNIL01O/Y  CORESPI_0/USPI/UCC/stxs_state_RNIP3OJ1_0/A  CORESPI_0/USPI/UCC/stxs_state_RNIP3OJ1_0/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[18\]/S  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[18\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q_0\[1\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q_0\[1\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI6DQL1\[12\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI6DQL1\[12\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_17/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_17/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_7/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_7/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q_0\[1\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q_0\[1\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIU4QL1\[10\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIU4QL1\[10\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_19/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_19/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_8/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_8/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q_0\[1\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q_0\[1\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIITUL1\[24\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIITUL1\[24\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_15/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_15/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q_0\[1\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q_0\[1\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI2DUL1\[20\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI2DUL1\[20\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_16/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_16/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_7/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_7/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q_0\[1\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q_0\[1\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIU5RL1\[18\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIU5RL1\[18\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_18/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_18/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_8/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_8/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q_0\[1\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q_0\[1\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIQ1RL1\[17\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIQ1RL1\[17\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_22/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_22/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_10/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_10/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[11\]/CLK  BUS_INTERFACE_0/p1/count\[11\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_33/C  BUS_INTERFACE_0/p1/un3_count_1_I_33/Y  BUS_INTERFACE_0/p1/un3_count_1_I_80/A  BUS_INTERFACE_0/p1/un3_count_1_I_80/Y  BUS_INTERFACE_0/p1/un3_count_1_G_0_1_i/B  BUS_INTERFACE_0/p1/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/p1/un3_count_1_G_3/A  BUS_INTERFACE_0/p1/un3_count_1_G_3/Y  BUS_INTERFACE_0/p1/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[11\]/CLK  BUS_INTERFACE_0/p/count\[11\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_33/C  BUS_INTERFACE_0/p/un3_count_1_I_33/Y  BUS_INTERFACE_0/p/un3_count_1_I_80/A  BUS_INTERFACE_0/p/un3_count_1_I_80/Y  BUS_INTERFACE_0/p/un3_count_1_G_0_1_i/B  BUS_INTERFACE_0/p/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/p/un3_count_1_G_3/A  BUS_INTERFACE_0/p/un3_count_1_G_3/Y  BUS_INTERFACE_0/p/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[1\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[1\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIF19K1\[27\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIF19K1\[27\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_27/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_27/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_12/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_12/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[1\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[1\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNINCCK1\[30\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNINCCK1\[30\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_21/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_21/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_9/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_9/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[1\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[1\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIN99K1\[29\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIN99K1\[29\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_25/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_25/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_11/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_11/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/S  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m\[4\]/S  CORESPI_0/USPI/UTXF/un1_counter_q_m\[4\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNITMEE\[4\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNITMEE\[4\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNIAK4L4\[4\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNIAK4L4\[4\]/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/B  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[17\]/CLK  BUS_INTERFACE_0/p3/count\[17\]/Q  BUS_INTERFACE_0/p3/count_RNI83I91\[30\]/A  BUS_INTERFACE_0/p3/count_RNI83I91\[30\]/Y  BUS_INTERFACE_0/p3/count_RNI5G9O4\[19\]/B  BUS_INTERFACE_0/p3/count_RNI5G9O4\[19\]/Y  BUS_INTERFACE_0/p3/count_RNIGBUK8\[13\]/A  BUS_INTERFACE_0/p3/count_RNIGBUK8\[13\]/Y  BUS_INTERFACE_0/p3/count_RNIBT95B\[1\]/B  BUS_INTERFACE_0/p3/count_RNIBT95B\[1\]/Y  BUS_INTERFACE_0/p3/count_RNII07UB\[3\]/C  BUS_INTERFACE_0/p3/count_RNII07UB\[3\]/Y  BUS_INTERFACE_0/p3/count_RNO\[0\]/B  BUS_INTERFACE_0/p3/count_RNO\[0\]/Y  BUS_INTERFACE_0/p3/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[13\]/CLK  BUS_INTERFACE_0/hit_count\[13\]/Q  BUS_INTERFACE_0/hit_count_RNIVQ7I\[12\]/B  BUS_INTERFACE_0/hit_count_RNIVQ7I\[12\]/Y  BUS_INTERFACE_0/hit_count_RNIQHF41\[11\]/B  BUS_INTERFACE_0/hit_count_RNIQHF41\[11\]/Y  BUS_INTERFACE_0/hit_count_RNIN7ML4\[11\]/B  BUS_INTERFACE_0/hit_count_RNIN7ML4\[11\]/Y  BUS_INTERFACE_0/hit_count_RNITE7I8\[11\]/A  BUS_INTERFACE_0/hit_count_RNITE7I8\[11\]/Y  BUS_INTERFACE_0/hit_count_RNO\[14\]/C  BUS_INTERFACE_0/hit_count_RNO\[14\]/Y  BUS_INTERFACE_0/hit_count\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[2\]/CLK  BUS_INTERFACE_0/hit_count\[2\]/Q  BUS_INTERFACE_0/hit_count_RNIDI381\[2\]/A  BUS_INTERFACE_0/hit_count_RNIDI381\[2\]/Y  BUS_INTERFACE_0/hit_count_RNIBBMC2\[14\]/C  BUS_INTERFACE_0/hit_count_RNIBBMC2\[14\]/Y  BUS_INTERFACE_0/hit_count_RNIN7ML4\[11\]/C  BUS_INTERFACE_0/hit_count_RNIN7ML4\[11\]/Y  BUS_INTERFACE_0/hit_count_RNITE7I8\[11\]/A  BUS_INTERFACE_0/hit_count_RNITE7I8\[11\]/Y  BUS_INTERFACE_0/hit_count_RNO\[14\]/C  BUS_INTERFACE_0/hit_count_RNO\[14\]/Y  BUS_INTERFACE_0/hit_count\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[1\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[1\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIRGCK1\[31\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIRGCK1\[31\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_29/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_29/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_13/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_13/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[1\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[1\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIJ59K1\[28\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIJ59K1\[28\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_17/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_17/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_7/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_7/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[1\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[1\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI71Q81\[7\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI71Q81\[7\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_28/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_28/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_13/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_13/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[10\]/CLK  BUS_INTERFACE_0/p1/count\[10\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_33/B  BUS_INTERFACE_0/p1/un3_count_1_I_33/Y  BUS_INTERFACE_0/p1/un3_count_1_I_54/A  BUS_INTERFACE_0/p1/un3_count_1_I_54/Y  BUS_INTERFACE_0/p1/un3_count_1_I_55/B  BUS_INTERFACE_0/p1/un3_count_1_I_55/Y  BUS_INTERFACE_0/p1/un3_count_1_I_56/A  BUS_INTERFACE_0/p1/un3_count_1_I_56/Y  BUS_INTERFACE_0/p1/count_RNO\[19\]/C  BUS_INTERFACE_0/p1/count_RNO\[19\]/Y  BUS_INTERFACE_0/p1/count\[19\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[10\]/CLK  BUS_INTERFACE_0/p/count\[10\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_33/B  BUS_INTERFACE_0/p/un3_count_1_I_33/Y  BUS_INTERFACE_0/p/un3_count_1_I_54/A  BUS_INTERFACE_0/p/un3_count_1_I_54/Y  BUS_INTERFACE_0/p/un3_count_1_I_55/B  BUS_INTERFACE_0/p/un3_count_1_I_55/Y  BUS_INTERFACE_0/p/un3_count_1_I_56/A  BUS_INTERFACE_0/p/un3_count_1_I_56/Y  BUS_INTERFACE_0/p/count_RNO\[19\]/C  BUS_INTERFACE_0/p/count_RNO\[19\]/Y  BUS_INTERFACE_0/p/count\[19\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[11\]/CLK  BUS_INTERFACE_0/modulator/count\[11\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_33/C  BUS_INTERFACE_0/modulator/un3_count_1_I_33/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_80/A  BUS_INTERFACE_0/modulator/un3_count_1_I_80/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i/B  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_3/A  BUS_INTERFACE_0/modulator/un3_count_1_G_3/Y  BUS_INTERFACE_0/modulator/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/counter_q\[1\]/CLK  CORESPI_0/USPI/URXF/counter_q\[1\]/Q  CORESPI_0/USPI/URXF/un1_counter_q_m18_0/C  CORESPI_0/USPI/URXF/un1_counter_q_m18_0/Y  CORESPI_0/USPI/URXF/un1_counter_q_m4/S  CORESPI_0/USPI/URXF/un1_counter_q_m4/Y  CORESPI_0/USPI/URXF/un1_counter_q_m7/B  CORESPI_0/USPI/URXF/un1_counter_q_m7/Y  CORESPI_0/USPI/URXF/un1_counter_q_m10/B  CORESPI_0/USPI/URXF/un1_counter_q_m10/Y  CORESPI_0/USPI/URXF/counter_q_RNI88HDS\[0\]/A  CORESPI_0/USPI/URXF/counter_q_RNI88HDS\[0\]/Y  CORESPI_0/USPI/URXF/counter_q_RNIJ473C1\[0\]/C  CORESPI_0/USPI/URXF/counter_q_RNIJ473C1\[0\]/Y  CORESPI_0/USPI/URXF/full_out_RNO/A  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[1\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[1\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIF9Q81\[9\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIF9Q81\[9\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_23/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_23/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_10/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_10/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[1\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[1\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI3TP81\[6\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI3TP81\[6\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_20/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_20/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_9/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_9/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[1\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[1\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIVOP81\[5\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIVOP81\[5\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_24/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_24/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_11/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_11/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[1\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[1\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNINGP81\[3\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNINGP81\[3\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_26/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_26/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_12/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_12/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[1\]/CLK  BUS_INTERFACE_0/p1/count\[1\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_10/B  BUS_INTERFACE_0/p1/un3_count_1_I_10/Y  BUS_INTERFACE_0/p1/un3_count_1_I_30/A  BUS_INTERFACE_0/p1/un3_count_1_I_30/Y  BUS_INTERFACE_0/p1/un3_count_1_I_42/A  BUS_INTERFACE_0/p1/un3_count_1_I_42/Y  BUS_INTERFACE_0/p1/un3_count_1_I_43/A  BUS_INTERFACE_0/p1/un3_count_1_I_43/Y  BUS_INTERFACE_0/p1/count_RNO\[15\]/C  BUS_INTERFACE_0/p1/count_RNO\[15\]/Y  BUS_INTERFACE_0/p1/count\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[1\]/CLK  BUS_INTERFACE_0/p/count\[1\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_10/B  BUS_INTERFACE_0/p/un3_count_1_I_10/Y  BUS_INTERFACE_0/p/un3_count_1_I_30/A  BUS_INTERFACE_0/p/un3_count_1_I_30/Y  BUS_INTERFACE_0/p/un3_count_1_I_42/A  BUS_INTERFACE_0/p/un3_count_1_I_42/Y  BUS_INTERFACE_0/p/un3_count_1_I_43/A  BUS_INTERFACE_0/p/un3_count_1_I_43/Y  BUS_INTERFACE_0/p/count_RNO\[15\]/C  BUS_INTERFACE_0/p/count_RNO\[15\]/Y  BUS_INTERFACE_0/p/count\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[5\]/CLK  BUS_INTERFACE_0/modulator/count\[5\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_G_2/B  BUS_INTERFACE_0/modulator/un3_count_1_G_2/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_30/B  BUS_INTERFACE_0/modulator/un3_count_1_I_30/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_42/A  BUS_INTERFACE_0/modulator/un3_count_1_I_42/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_43/A  BUS_INTERFACE_0/modulator/un3_count_1_I_43/Y  BUS_INTERFACE_0/modulator/count_RNO\[15\]/C  BUS_INTERFACE_0/modulator/count_RNO\[15\]/Y  BUS_INTERFACE_0/modulator/count\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[5\]/CLK  BUS_INTERFACE_0/p1/count\[5\]/Q  BUS_INTERFACE_0/p1/un3_count_1_G_2/B  BUS_INTERFACE_0/p1/un3_count_1_G_2/Y  BUS_INTERFACE_0/p1/un3_count_1_I_30/B  BUS_INTERFACE_0/p1/un3_count_1_I_30/Y  BUS_INTERFACE_0/p1/un3_count_1_I_42/A  BUS_INTERFACE_0/p1/un3_count_1_I_42/Y  BUS_INTERFACE_0/p1/un3_count_1_I_43/A  BUS_INTERFACE_0/p1/un3_count_1_I_43/Y  BUS_INTERFACE_0/p1/count_RNO\[15\]/C  BUS_INTERFACE_0/p1/count_RNO\[15\]/Y  BUS_INTERFACE_0/p1/count\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[5\]/CLK  BUS_INTERFACE_0/p/count\[5\]/Q  BUS_INTERFACE_0/p/un3_count_1_G_2/B  BUS_INTERFACE_0/p/un3_count_1_G_2/Y  BUS_INTERFACE_0/p/un3_count_1_I_30/B  BUS_INTERFACE_0/p/un3_count_1_I_30/Y  BUS_INTERFACE_0/p/un3_count_1_I_42/A  BUS_INTERFACE_0/p/un3_count_1_I_42/Y  BUS_INTERFACE_0/p/un3_count_1_I_43/A  BUS_INTERFACE_0/p/un3_count_1_I_43/Y  BUS_INTERFACE_0/p/count_RNO\[15\]/C  BUS_INTERFACE_0/p/count_RNO\[15\]/Y  BUS_INTERFACE_0/p/count\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[1\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[1\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIB5Q81\[8\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIB5Q81\[8\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_15/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_15/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[1\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[1\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIRKP81\[4\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIRKP81\[4\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_16/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_16/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_7/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_7/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[10\]/CLK  BUS_INTERFACE_0/modulator/count\[10\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_33/B  BUS_INTERFACE_0/modulator/un3_count_1_I_33/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_80/A  BUS_INTERFACE_0/modulator/un3_count_1_I_80/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i/B  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_3/A  BUS_INTERFACE_0/modulator/un3_count_1_G_3/Y  BUS_INTERFACE_0/modulator/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIL01O/A  CORESPI_0/USPI/UCC/stxs_direct_RNIL01O/Y  CORESPI_0/USPI/UCC/stxs_state_RNIP3OJ1_0/A  CORESPI_0/USPI/UCC/stxs_state_RNIP3OJ1_0/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[0\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[0\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[0\]/CLK  BUS_INTERFACE_0/p1/count\[0\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_10/A  BUS_INTERFACE_0/p1/un3_count_1_I_10/Y  BUS_INTERFACE_0/p1/un3_count_1_I_30/A  BUS_INTERFACE_0/p1/un3_count_1_I_30/Y  BUS_INTERFACE_0/p1/un3_count_1_I_42/A  BUS_INTERFACE_0/p1/un3_count_1_I_42/Y  BUS_INTERFACE_0/p1/un3_count_1_I_43/A  BUS_INTERFACE_0/p1/un3_count_1_I_43/Y  BUS_INTERFACE_0/p1/count_RNO\[15\]/C  BUS_INTERFACE_0/p1/count_RNO\[15\]/Y  BUS_INTERFACE_0/p1/count\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[0\]/CLK  BUS_INTERFACE_0/p/count\[0\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_10/A  BUS_INTERFACE_0/p/un3_count_1_I_10/Y  BUS_INTERFACE_0/p/un3_count_1_I_30/A  BUS_INTERFACE_0/p/un3_count_1_I_30/Y  BUS_INTERFACE_0/p/un3_count_1_I_42/A  BUS_INTERFACE_0/p/un3_count_1_I_42/Y  BUS_INTERFACE_0/p/un3_count_1_I_43/A  BUS_INTERFACE_0/p/un3_count_1_I_43/Y  BUS_INTERFACE_0/p/count_RNO\[15\]/C  BUS_INTERFACE_0/p/count_RNO\[15\]/Y  BUS_INTERFACE_0/p/count\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[8\]/CLK  BUS_INTERFACE_0/p1/count\[8\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_29/C  BUS_INTERFACE_0/p1/un3_count_1_I_29/Y  BUS_INTERFACE_0/p1/un3_count_1_I_30/C  BUS_INTERFACE_0/p1/un3_count_1_I_30/Y  BUS_INTERFACE_0/p1/un3_count_1_I_42/A  BUS_INTERFACE_0/p1/un3_count_1_I_42/Y  BUS_INTERFACE_0/p1/un3_count_1_I_43/A  BUS_INTERFACE_0/p1/un3_count_1_I_43/Y  BUS_INTERFACE_0/p1/count_RNO\[15\]/C  BUS_INTERFACE_0/p1/count_RNO\[15\]/Y  BUS_INTERFACE_0/p1/count\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[8\]/CLK  BUS_INTERFACE_0/p/count\[8\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_29/C  BUS_INTERFACE_0/p/un3_count_1_I_29/Y  BUS_INTERFACE_0/p/un3_count_1_I_30/C  BUS_INTERFACE_0/p/un3_count_1_I_30/Y  BUS_INTERFACE_0/p/un3_count_1_I_42/A  BUS_INTERFACE_0/p/un3_count_1_I_42/Y  BUS_INTERFACE_0/p/un3_count_1_I_43/A  BUS_INTERFACE_0/p/un3_count_1_I_43/Y  BUS_INTERFACE_0/p/count_RNO\[15\]/C  BUS_INTERFACE_0/p/count_RNO\[15\]/Y  BUS_INTERFACE_0/p/count\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[8\]/CLK  BUS_INTERFACE_0/modulator/count\[8\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_29/C  BUS_INTERFACE_0/modulator/un3_count_1_I_29/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_30/C  BUS_INTERFACE_0/modulator/un3_count_1_I_30/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_42/A  BUS_INTERFACE_0/modulator/un3_count_1_I_42/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_43/A  BUS_INTERFACE_0/modulator/un3_count_1_I_43/Y  BUS_INTERFACE_0/modulator/count_RNO\[15\]/C  BUS_INTERFACE_0/modulator/count_RNO\[15\]/Y  BUS_INTERFACE_0/modulator/count\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[6\]/CLK  BUS_INTERFACE_0/hit_count\[6\]/Q  BUS_INTERFACE_0/hit_count_RNIDLJV\[11\]/C  BUS_INTERFACE_0/hit_count_RNIDLJV\[11\]/Y  BUS_INTERFACE_0/hit_count_RNIEFBQ1\[4\]/C  BUS_INTERFACE_0/hit_count_RNIEFBQ1\[4\]/Y  BUS_INTERFACE_0/hit_count_RNI0PUN4\[3\]/A  BUS_INTERFACE_0/hit_count_RNI0PUN4\[3\]/Y  BUS_INTERFACE_0/hit_count_RNIIQ3A7\[16\]/B  BUS_INTERFACE_0/hit_count_RNIIQ3A7\[16\]/Y  BUS_INTERFACE_0/hit_count_RNO\[21\]/B  BUS_INTERFACE_0/hit_count_RNO\[21\]/Y  BUS_INTERFACE_0/hit_count\[21\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[6\]/CLK  BUS_INTERFACE_0/hit_count\[6\]/Q  BUS_INTERFACE_0/hit_count_RNIDLJV\[11\]/C  BUS_INTERFACE_0/hit_count_RNIDLJV\[11\]/Y  BUS_INTERFACE_0/hit_count_RNIEFBQ1\[4\]/C  BUS_INTERFACE_0/hit_count_RNIEFBQ1\[4\]/Y  BUS_INTERFACE_0/hit_count_RNI0PUN4\[3\]/A  BUS_INTERFACE_0/hit_count_RNI0PUN4\[3\]/Y  BUS_INTERFACE_0/hit_count_RNIINI58\[16\]/B  BUS_INTERFACE_0/hit_count_RNIINI58\[16\]/Y  BUS_INTERFACE_0/hit_count_RNO\[24\]/B  BUS_INTERFACE_0/hit_count_RNO\[24\]/Y  BUS_INTERFACE_0/hit_count\[24\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_re_q1/CLK  CORESPI_0/USPI/UCC/mtx_re_q1/Q  CORESPI_0/USPI/UCC/mtx_re_q2_RNILHVH/B  CORESPI_0/USPI/UCC/mtx_re_q2_RNILHVH/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1_0/B  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1_0/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[15\]/B  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[15\]/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[4\]/CLK  BUS_INTERFACE_0/p2/count\[4\]/Q  BUS_INTERFACE_0/p2/count_RNIKORH\[5\]/B  BUS_INTERFACE_0/p2/count_RNIKORH\[5\]/Y  BUS_INTERFACE_0/p2/count_RNIE9QN\[2\]/B  BUS_INTERFACE_0/p2/count_RNIE9QN\[2\]/Y  BUS_INTERFACE_0/p2/count_RNITSL91\[6\]/B  BUS_INTERFACE_0/p2/count_RNITSL91\[6\]/Y  BUS_INTERFACE_0/p2/count_RNO_1\[7\]/A  BUS_INTERFACE_0/p2/count_RNO_1\[7\]/Y  BUS_INTERFACE_0/p2/count_RNO\[7\]/C  BUS_INTERFACE_0/p2/count_RNO\[7\]/Y  BUS_INTERFACE_0/p2/count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_state_tr14_5_3_i_o2/B  CORESPI_0/USPI/UCC/mtx_state_tr14_5_3_i_o2/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/C  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[0\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[0\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[0\]/CLK  BUS_INTERFACE_0/p2/count\[0\]/Q  BUS_INTERFACE_0/p2/count_RNIHUSB\[1\]/B  BUS_INTERFACE_0/p2/count_RNIHUSB\[1\]/Y  BUS_INTERFACE_0/p2/count_RNITSL91\[6\]/C  BUS_INTERFACE_0/p2/count_RNITSL91\[6\]/Y  BUS_INTERFACE_0/p2/count_RNO_1\[9\]/C  BUS_INTERFACE_0/p2/count_RNO_1\[9\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[9\]/A  BUS_INTERFACE_0/p2/count_RNO_0\[9\]/Y  BUS_INTERFACE_0/p2/count_RNO\[9\]/C  BUS_INTERFACE_0/p2/count_RNO\[9\]/Y  BUS_INTERFACE_0/p2/count\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[12\]/CLK  BUS_INTERFACE_0/modulator/count\[12\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_97/A  BUS_INTERFACE_0/modulator/pwm6_0_I_97/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_101/C  BUS_INTERFACE_0/modulator/pwm6_0_I_101/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_105/C  BUS_INTERFACE_0/modulator/pwm6_0_I_105/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_106/A  BUS_INTERFACE_0/modulator/pwm6_0_I_106/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_107/B  BUS_INTERFACE_0/modulator/pwm6_0_I_107/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/C  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[16\]/CLK  BUS_INTERFACE_0/modulator/count\[16\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_86/B  BUS_INTERFACE_0/modulator/pwm6_0_I_86/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_88/B  BUS_INTERFACE_0/modulator/pwm6_0_I_88/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_95/A  BUS_INTERFACE_0/modulator/pwm6_0_I_95/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_107/C  BUS_INTERFACE_0/modulator/pwm6_0_I_107/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/C  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[3\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[3\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIH1C5\[2\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNIH1C5\[2\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNIR328\[4\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNIR328\[4\]/Y  CORESPI_0/USPI/UCC/stxs_state_RNI43NR/A  CORESPI_0/USPI/UCC/stxs_state_RNI43NR/Y  CORESPI_0/USPI/UCC/stxs_state_RNIP3OJ1/B  CORESPI_0/USPI/UCC/stxs_state_RNIP3OJ1/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[8\]/S  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[8\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[12\]/CLK  BUS_INTERFACE_0/hit_count\[12\]/Q  BUS_INTERFACE_0/hit_count_RNI2QF41\[12\]/B  BUS_INTERFACE_0/hit_count_RNI2QF41\[12\]/Y  BUS_INTERFACE_0/hit_count_RNII15I2\[16\]/C  BUS_INTERFACE_0/hit_count_RNII15I2\[16\]/Y  BUS_INTERFACE_0/hit_count_RNIIQ3A7\[16\]/A  BUS_INTERFACE_0/hit_count_RNIIQ3A7\[16\]/Y  BUS_INTERFACE_0/hit_count_RNIHO8J7\[21\]/A  BUS_INTERFACE_0/hit_count_RNIHO8J7\[21\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[23\]/A  BUS_INTERFACE_0/hit_count_RNO_0\[23\]/Y  BUS_INTERFACE_0/hit_count_RNO\[23\]/B  BUS_INTERFACE_0/hit_count_RNO\[23\]/Y  BUS_INTERFACE_0/hit_count\[23\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[13\]/CLK  BUS_INTERFACE_0/p1/count\[13\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_41/B  BUS_INTERFACE_0/p1/un3_count_1_I_41/Y  BUS_INTERFACE_0/p1/un3_count_1_I_54/B  BUS_INTERFACE_0/p1/un3_count_1_I_54/Y  BUS_INTERFACE_0/p1/un3_count_1_I_55/B  BUS_INTERFACE_0/p1/un3_count_1_I_55/Y  BUS_INTERFACE_0/p1/un3_count_1_I_56/A  BUS_INTERFACE_0/p1/un3_count_1_I_56/Y  BUS_INTERFACE_0/p1/count_RNO\[19\]/C  BUS_INTERFACE_0/p1/count_RNO\[19\]/Y  BUS_INTERFACE_0/p1/count\[19\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[13\]/CLK  BUS_INTERFACE_0/p/count\[13\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_41/B  BUS_INTERFACE_0/p/un3_count_1_I_41/Y  BUS_INTERFACE_0/p/un3_count_1_I_54/B  BUS_INTERFACE_0/p/un3_count_1_I_54/Y  BUS_INTERFACE_0/p/un3_count_1_I_55/B  BUS_INTERFACE_0/p/un3_count_1_I_55/Y  BUS_INTERFACE_0/p/un3_count_1_I_56/A  BUS_INTERFACE_0/p/un3_count_1_I_56/Y  BUS_INTERFACE_0/p/count_RNO\[19\]/C  BUS_INTERFACE_0/p/count_RNO\[19\]/Y  BUS_INTERFACE_0/p/count\[19\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[12\]/CLK  BUS_INTERFACE_0/p2/count\[12\]/Q  BUS_INTERFACE_0/p2/count_RNIQ2Q8\[16\]/B  BUS_INTERFACE_0/p2/count_RNIQ2Q8\[16\]/Y  BUS_INTERFACE_0/p2/count_RNITEKH\[18\]/C  BUS_INTERFACE_0/p2/count_RNITEKH\[18\]/Y  BUS_INTERFACE_0/p2/count_RNIEK2C3\[15\]/A  BUS_INTERFACE_0/p2/count_RNIEK2C3\[15\]/Y  BUS_INTERFACE_0/p2/count_RNIPKGG3\[21\]/A  BUS_INTERFACE_0/p2/count_RNIPKGG3\[21\]/Y  BUS_INTERFACE_0/p2/count_RNI5MUK3\[22\]/B  BUS_INTERFACE_0/p2/count_RNI5MUK3\[22\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[24\]/B  BUS_INTERFACE_0/p2/count_RNO_0\[24\]/Y  BUS_INTERFACE_0/p2/count\[24\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[0\]/CLK  BUS_INTERFACE_0/p1/count\[0\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_10/A  BUS_INTERFACE_0/p1/un3_count_1_I_10/Y  BUS_INTERFACE_0/p1/un3_count_1_I_30/A  BUS_INTERFACE_0/p1/un3_count_1_I_30/Y  BUS_INTERFACE_0/p1/un3_count_1_I_48/A  BUS_INTERFACE_0/p1/un3_count_1_I_48/Y  BUS_INTERFACE_0/p1/un3_count_1_I_49/A  BUS_INTERFACE_0/p1/un3_count_1_I_49/Y  BUS_INTERFACE_0/p1/count_RNO\[17\]/C  BUS_INTERFACE_0/p1/count_RNO\[17\]/Y  BUS_INTERFACE_0/p1/count\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[0\]/CLK  BUS_INTERFACE_0/p/count\[0\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_10/A  BUS_INTERFACE_0/p/un3_count_1_I_10/Y  BUS_INTERFACE_0/p/un3_count_1_I_30/A  BUS_INTERFACE_0/p/un3_count_1_I_30/Y  BUS_INTERFACE_0/p/un3_count_1_I_48/A  BUS_INTERFACE_0/p/un3_count_1_I_48/Y  BUS_INTERFACE_0/p/un3_count_1_I_49/A  BUS_INTERFACE_0/p/un3_count_1_I_49/Y  BUS_INTERFACE_0/p/count_RNO\[17\]/C  BUS_INTERFACE_0/p/count_RNO\[17\]/Y  BUS_INTERFACE_0/p/count\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/counter_q\[2\]/CLK  CORESPI_0/USPI/UTXF/counter_q\[2\]/Q  CORESPI_0/USPI/UTXF/un1_counter_q_1_dec_I_7/B  CORESPI_0/USPI/UTXF/un1_counter_q_1_dec_I_7/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNO\[2\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNO\[2\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m\[2\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m\[2\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNIRKEE\[2\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNIRKEE\[2\]/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_0/C  CORESPI_0/USPI/UTXF/empty_out_RNO_0/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/A  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[2\]/CLK  BUS_INTERFACE_0/p1/count\[2\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_10/C  BUS_INTERFACE_0/p1/un3_count_1_I_10/Y  BUS_INTERFACE_0/p1/un3_count_1_I_51/A  BUS_INTERFACE_0/p1/un3_count_1_I_51/Y  BUS_INTERFACE_0/p1/un3_count_1_I_52/A  BUS_INTERFACE_0/p1/un3_count_1_I_52/Y  BUS_INTERFACE_0/p1/un3_count_1_I_53/A  BUS_INTERFACE_0/p1/un3_count_1_I_53/Y  BUS_INTERFACE_0/p1/count_RNO\[18\]/C  BUS_INTERFACE_0/p1/count_RNO\[18\]/Y  BUS_INTERFACE_0/p1/count\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[2\]/CLK  BUS_INTERFACE_0/p/count\[2\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_10/C  BUS_INTERFACE_0/p/un3_count_1_I_10/Y  BUS_INTERFACE_0/p/un3_count_1_I_51/A  BUS_INTERFACE_0/p/un3_count_1_I_51/Y  BUS_INTERFACE_0/p/un3_count_1_I_52/A  BUS_INTERFACE_0/p/un3_count_1_I_52/Y  BUS_INTERFACE_0/p/un3_count_1_I_53/A  BUS_INTERFACE_0/p/un3_count_1_I_53/Y  BUS_INTERFACE_0/p/count_RNO\[18\]/C  BUS_INTERFACE_0/p/count_RNO\[18\]/Y  BUS_INTERFACE_0/p/count\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[13\]/CLK  BUS_INTERFACE_0/p1/count\[13\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_41/B  BUS_INTERFACE_0/p1/un3_count_1_I_41/Y  BUS_INTERFACE_0/p1/un3_count_1_I_80/B  BUS_INTERFACE_0/p1/un3_count_1_I_80/Y  BUS_INTERFACE_0/p1/un3_count_1_G_0_1_i/B  BUS_INTERFACE_0/p1/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/p1/un3_count_1_G_3/A  BUS_INTERFACE_0/p1/un3_count_1_G_3/Y  BUS_INTERFACE_0/p1/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[13\]/CLK  BUS_INTERFACE_0/p/count\[13\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_41/B  BUS_INTERFACE_0/p/un3_count_1_I_41/Y  BUS_INTERFACE_0/p/un3_count_1_I_80/B  BUS_INTERFACE_0/p/un3_count_1_I_80/Y  BUS_INTERFACE_0/p/un3_count_1_G_0_1_i/B  BUS_INTERFACE_0/p/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/p/un3_count_1_G_3/A  BUS_INTERFACE_0/p/un3_count_1_G_3/Y  BUS_INTERFACE_0/p/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNIGBN21\[2\]/C  CORESPI_0/USPI/UCC/mtx_bitsel_RNIGBN21\[2\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNIB3SP1\[0\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNIB3SP1\[0\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO_0\[3\]/B  CORESPI_0/USPI/UCC/mtx_state_RNO_0\[3\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[3\]/A  CORESPI_0/USPI/UCC/mtx_state_RNO\[3\]/Y  CORESPI_0/USPI/UCC/mtx_state\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/cfg_enable_P1_RNIDQUT/C  CORESPI_0/USPI/UCC/cfg_enable_P1_RNIDQUT/Y  CORESPI_0/USPI/UCC/stxs_state_RNIHTLP1/A  CORESPI_0/USPI/UCC/stxs_state_RNIHTLP1/Y  CORESPI_0/USPI/UCC/stxs_state_RNIKVP22/A  CORESPI_0/USPI/UCC/stxs_state_RNIKVP22/Y  CORESPI_0/USPI/UCC/stxs_state_RNIJ37Q2/C  CORESPI_0/USPI/UCC/stxs_state_RNIJ37Q2/Y  CORESPI_0/USPI/UCC/stxs_bitsel\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[10\]/CLK  BUS_INTERFACE_0/p1/count\[10\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_98/B  BUS_INTERFACE_0/p1/pwm6_0_I_98/Y  BUS_INTERFACE_0/p1/pwm6_0_I_100/C  BUS_INTERFACE_0/p1/pwm6_0_I_100/Y  BUS_INTERFACE_0/p1/pwm6_0_I_105/A  BUS_INTERFACE_0/p1/pwm6_0_I_105/Y  BUS_INTERFACE_0/p1/pwm6_0_I_106/A  BUS_INTERFACE_0/p1/pwm6_0_I_106/Y  BUS_INTERFACE_0/p1/pwm6_0_I_107/B  BUS_INTERFACE_0/p1/pwm6_0_I_107/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/A  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[10\]/CLK  BUS_INTERFACE_0/p/count\[10\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_98/B  BUS_INTERFACE_0/p/pwm6_0_I_98/Y  BUS_INTERFACE_0/p/pwm6_0_I_100/C  BUS_INTERFACE_0/p/pwm6_0_I_100/Y  BUS_INTERFACE_0/p/pwm6_0_I_105/A  BUS_INTERFACE_0/p/pwm6_0_I_105/Y  BUS_INTERFACE_0/p/pwm6_0_I_106/A  BUS_INTERFACE_0/p/pwm6_0_I_106/Y  BUS_INTERFACE_0/p/pwm6_0_I_107/B  BUS_INTERFACE_0/p/pwm6_0_I_107/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/A  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[12\]/CLK  BUS_INTERFACE_0/p1/count\[12\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_41/A  BUS_INTERFACE_0/p1/un3_count_1_I_41/Y  BUS_INTERFACE_0/p1/un3_count_1_I_54/B  BUS_INTERFACE_0/p1/un3_count_1_I_54/Y  BUS_INTERFACE_0/p1/un3_count_1_I_55/B  BUS_INTERFACE_0/p1/un3_count_1_I_55/Y  BUS_INTERFACE_0/p1/un3_count_1_I_56/A  BUS_INTERFACE_0/p1/un3_count_1_I_56/Y  BUS_INTERFACE_0/p1/count_RNO\[19\]/C  BUS_INTERFACE_0/p1/count_RNO\[19\]/Y  BUS_INTERFACE_0/p1/count\[19\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[12\]/CLK  BUS_INTERFACE_0/p/count\[12\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_41/A  BUS_INTERFACE_0/p/un3_count_1_I_41/Y  BUS_INTERFACE_0/p/un3_count_1_I_54/B  BUS_INTERFACE_0/p/un3_count_1_I_54/Y  BUS_INTERFACE_0/p/un3_count_1_I_55/B  BUS_INTERFACE_0/p/un3_count_1_I_55/Y  BUS_INTERFACE_0/p/un3_count_1_I_56/A  BUS_INTERFACE_0/p/un3_count_1_I_56/Y  BUS_INTERFACE_0/p/count_RNO\[19\]/C  BUS_INTERFACE_0/p/count_RNO\[19\]/Y  BUS_INTERFACE_0/p/count\[19\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[3\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[3\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIH1C5\[2\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNIH1C5\[2\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNIR328\[4\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNIR328\[4\]/Y  CORESPI_0/USPI/UCC/stxs_state_RNI43NR/A  CORESPI_0/USPI/UCC/stxs_state_RNI43NR/Y  CORESPI_0/USPI/UCC/stxs_state_RNIP3OJ1_0/B  CORESPI_0/USPI/UCC/stxs_state_RNIP3OJ1_0/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[28\]/S  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[28\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/Q  CoreUARTapb_0/uUART/make_RX/receive_count_RNI3H3C\[0\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNI3H3C\[0\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNI0FIJ\[1\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNI0FIJ\[1\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_e2_i_a2/A  CoreUARTapb_0/uUART/make_RX/receive_count_e2_i_a2/Y  CoreUARTapb_0/uUART/make_RX/receive_count_e2_i_0/B  CoreUARTapb_0/uUART/make_RX/receive_count_e2_i_0/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNO\[2\]/A  CoreUARTapb_0/uUART/make_RX/receive_count_RNO\[2\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[1\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[1\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_ra3/A  CORESPI_0/USPI/UTXF/fifo_mem_q_ra3/Y  CORESPI_0/USPI/UTXF/empty_out_RNIDPPD2/C  CORESPI_0/USPI/UTXF/empty_out_RNIDPPD2/Y  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_1/B  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_1/Y  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_10/B  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_10/Y  CORESPI_0/USPI/UTXF/empty_out_RNI7CD97/C  CORESPI_0/USPI/UTXF/empty_out_RNI7CD97/Y  CORESPI_0/USPI/UTXF/rd_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[30\]/CLK  BUS_INTERFACE_0/p3/count\[30\]/Q  BUS_INTERFACE_0/p3/count_RNI83I91\[30\]/B  BUS_INTERFACE_0/p3/count_RNI83I91\[30\]/Y  BUS_INTERFACE_0/p3/count_RNI5G9O4\[19\]/B  BUS_INTERFACE_0/p3/count_RNI5G9O4\[19\]/Y  BUS_INTERFACE_0/p3/count_RNIGBUK8\[13\]/A  BUS_INTERFACE_0/p3/count_RNIGBUK8\[13\]/Y  BUS_INTERFACE_0/p3/count_RNIBT95B\[1\]/B  BUS_INTERFACE_0/p3/count_RNIBT95B\[1\]/Y  BUS_INTERFACE_0/p3/count_RNII07UB\[3\]/C  BUS_INTERFACE_0/p3/count_RNII07UB\[3\]/Y  BUS_INTERFACE_0/p3/count_RNO\[0\]/B  BUS_INTERFACE_0/p3/count_RNO\[0\]/Y  BUS_INTERFACE_0/p3/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[6\]/CLK  BUS_INTERFACE_0/modulator/count\[6\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_120/B  BUS_INTERFACE_0/modulator/pwm6_0_I_120/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_125/A  BUS_INTERFACE_0/modulator/pwm6_0_I_125/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_126/A  BUS_INTERFACE_0/modulator/pwm6_0_I_126/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_138/C  BUS_INTERFACE_0/modulator/pwm6_0_I_138/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/B  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[13\]/CLK  BUS_INTERFACE_0/modulator/count\[13\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_41/B  BUS_INTERFACE_0/modulator/un3_count_1_I_41/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_80/B  BUS_INTERFACE_0/modulator/un3_count_1_I_80/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i/B  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_3/A  BUS_INTERFACE_0/modulator/un3_count_1_G_3/Y  BUS_INTERFACE_0/modulator/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_ra3/B  CORESPI_0/USPI/UTXF/fifo_mem_q_ra3/Y  CORESPI_0/USPI/UTXF/empty_out_RNIDPPD2/C  CORESPI_0/USPI/UTXF/empty_out_RNIDPPD2/Y  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_1/B  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_1/Y  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_10/B  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_10/Y  CORESPI_0/USPI/UTXF/empty_out_RNI7CD97/C  CORESPI_0/USPI/UTXF/empty_out_RNI7CD97/Y  CORESPI_0/USPI/UTXF/rd_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[4\]/CLK  BUS_INTERFACE_0/modulator/count\[4\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_G_2/A  BUS_INTERFACE_0/modulator/un3_count_1_G_2/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_30/B  BUS_INTERFACE_0/modulator/un3_count_1_I_30/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_42/A  BUS_INTERFACE_0/modulator/un3_count_1_I_42/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_43/A  BUS_INTERFACE_0/modulator/un3_count_1_I_43/Y  BUS_INTERFACE_0/modulator/count_RNO\[15\]/C  BUS_INTERFACE_0/modulator/count_RNO\[15\]/Y  BUS_INTERFACE_0/modulator/count\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[4\]/CLK  BUS_INTERFACE_0/p1/count\[4\]/Q  BUS_INTERFACE_0/p1/un3_count_1_G_2/A  BUS_INTERFACE_0/p1/un3_count_1_G_2/Y  BUS_INTERFACE_0/p1/un3_count_1_I_30/B  BUS_INTERFACE_0/p1/un3_count_1_I_30/Y  BUS_INTERFACE_0/p1/un3_count_1_I_42/A  BUS_INTERFACE_0/p1/un3_count_1_I_42/Y  BUS_INTERFACE_0/p1/un3_count_1_I_43/A  BUS_INTERFACE_0/p1/un3_count_1_I_43/Y  BUS_INTERFACE_0/p1/count_RNO\[15\]/C  BUS_INTERFACE_0/p1/count_RNO\[15\]/Y  BUS_INTERFACE_0/p1/count\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[4\]/CLK  BUS_INTERFACE_0/p/count\[4\]/Q  BUS_INTERFACE_0/p/un3_count_1_G_2/A  BUS_INTERFACE_0/p/un3_count_1_G_2/Y  BUS_INTERFACE_0/p/un3_count_1_I_30/B  BUS_INTERFACE_0/p/un3_count_1_I_30/Y  BUS_INTERFACE_0/p/un3_count_1_I_42/A  BUS_INTERFACE_0/p/un3_count_1_I_42/Y  BUS_INTERFACE_0/p/un3_count_1_I_43/A  BUS_INTERFACE_0/p/un3_count_1_I_43/Y  BUS_INTERFACE_0/p/count_RNO\[15\]/C  BUS_INTERFACE_0/p/count_RNO\[15\]/Y  BUS_INTERFACE_0/p/count\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[3\]/CLK  BUS_INTERFACE_0/p1/count\[3\]/Q  BUS_INTERFACE_0/p1/un3_count_1_G_2/C  BUS_INTERFACE_0/p1/un3_count_1_G_2/Y  BUS_INTERFACE_0/p1/un3_count_1_I_51/B  BUS_INTERFACE_0/p1/un3_count_1_I_51/Y  BUS_INTERFACE_0/p1/un3_count_1_I_52/A  BUS_INTERFACE_0/p1/un3_count_1_I_52/Y  BUS_INTERFACE_0/p1/un3_count_1_I_53/A  BUS_INTERFACE_0/p1/un3_count_1_I_53/Y  BUS_INTERFACE_0/p1/count_RNO\[18\]/C  BUS_INTERFACE_0/p1/count_RNO\[18\]/Y  BUS_INTERFACE_0/p1/count\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[3\]/CLK  BUS_INTERFACE_0/p/count\[3\]/Q  BUS_INTERFACE_0/p/un3_count_1_G_2/C  BUS_INTERFACE_0/p/un3_count_1_G_2/Y  BUS_INTERFACE_0/p/un3_count_1_I_51/B  BUS_INTERFACE_0/p/un3_count_1_I_51/Y  BUS_INTERFACE_0/p/un3_count_1_I_52/A  BUS_INTERFACE_0/p/un3_count_1_I_52/Y  BUS_INTERFACE_0/p/un3_count_1_I_53/A  BUS_INTERFACE_0/p/un3_count_1_I_53/Y  BUS_INTERFACE_0/p/count_RNO\[18\]/C  BUS_INTERFACE_0/p/count_RNO\[18\]/Y  BUS_INTERFACE_0/p/count\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[14\]/CLK  BUS_INTERFACE_0/p1/count\[14\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_41/C  BUS_INTERFACE_0/p1/un3_count_1_I_41/Y  BUS_INTERFACE_0/p1/un3_count_1_I_54/B  BUS_INTERFACE_0/p1/un3_count_1_I_54/Y  BUS_INTERFACE_0/p1/un3_count_1_I_55/B  BUS_INTERFACE_0/p1/un3_count_1_I_55/Y  BUS_INTERFACE_0/p1/un3_count_1_I_56/A  BUS_INTERFACE_0/p1/un3_count_1_I_56/Y  BUS_INTERFACE_0/p1/count_RNO\[19\]/C  BUS_INTERFACE_0/p1/count_RNO\[19\]/Y  BUS_INTERFACE_0/p1/count\[19\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[14\]/CLK  BUS_INTERFACE_0/p/count\[14\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_41/C  BUS_INTERFACE_0/p/un3_count_1_I_41/Y  BUS_INTERFACE_0/p/un3_count_1_I_54/B  BUS_INTERFACE_0/p/un3_count_1_I_54/Y  BUS_INTERFACE_0/p/un3_count_1_I_55/B  BUS_INTERFACE_0/p/un3_count_1_I_55/Y  BUS_INTERFACE_0/p/un3_count_1_I_56/A  BUS_INTERFACE_0/p/un3_count_1_I_56/Y  BUS_INTERFACE_0/p/count_RNO\[19\]/C  BUS_INTERFACE_0/p/count_RNO\[19\]/Y  BUS_INTERFACE_0/p/count\[19\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[12\]/CLK  BUS_INTERFACE_0/modulator/count\[12\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_41/A  BUS_INTERFACE_0/modulator/un3_count_1_I_41/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_80/B  BUS_INTERFACE_0/modulator/un3_count_1_I_80/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i/B  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_3/A  BUS_INTERFACE_0/modulator/un3_count_1_G_3/Y  BUS_INTERFACE_0/modulator/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[4\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[4\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNI81ED\[3\]/C  CORESPI_0/USPI/UCC/stxs_bitsel_RNI81ED\[3\]/Y  CORESPI_0/USPI/UCC/stxs_state_RNIHTLP1/B  CORESPI_0/USPI/UCC/stxs_state_RNIHTLP1/Y  CORESPI_0/USPI/UCC/stxs_state_RNIKVP22/A  CORESPI_0/USPI/UCC/stxs_state_RNIKVP22/Y  CORESPI_0/USPI/UCC/stxs_state_RNIJ37Q2/C  CORESPI_0/USPI/UCC/stxs_state_RNIJ37Q2/Y  CORESPI_0/USPI/UCC/stxs_bitsel\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth1\[6\]/CLK  BUS_INTERFACE_0/pulseWidth1\[6\]/Q  BUS_INTERFACE_0/p/pwm6_0_G_1/A  BUS_INTERFACE_0/p/pwm6_0_G_1/Y  BUS_INTERFACE_0/p/pwm6_0_G_0_0/C  BUS_INTERFACE_0/p/pwm6_0_G_0_0/Y  BUS_INTERFACE_0/p/pwm6_0_G_3/B  BUS_INTERFACE_0/p/pwm6_0_G_3/Y  BUS_INTERFACE_0/p/pwm6_0_G_5/B  BUS_INTERFACE_0/p/pwm6_0_G_5/Y  BUS_INTERFACE_0/p/pwm6_0_G_8/A  BUS_INTERFACE_0/p/pwm6_0_G_8/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/B  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth2\[6\]/CLK  BUS_INTERFACE_0/pulseWidth2\[6\]/Q  BUS_INTERFACE_0/p1/pwm6_0_G_1/A  BUS_INTERFACE_0/p1/pwm6_0_G_1/Y  BUS_INTERFACE_0/p1/pwm6_0_G_0_0/C  BUS_INTERFACE_0/p1/pwm6_0_G_0_0/Y  BUS_INTERFACE_0/p1/pwm6_0_G_3/B  BUS_INTERFACE_0/p1/pwm6_0_G_3/Y  BUS_INTERFACE_0/p1/pwm6_0_G_5/B  BUS_INTERFACE_0/p1/pwm6_0_G_5/Y  BUS_INTERFACE_0/p1/pwm6_0_G_8/A  BUS_INTERFACE_0/p1/pwm6_0_G_8/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/B  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/empty_out_RNIC46L/B  CORESPI_0/USPI/URXF/empty_out_RNIC46L/Y  CORESPI_0/USPI/URXF/un1_counter_q_m12_0/B  CORESPI_0/USPI/URXF/un1_counter_q_m12_0/Y  CORESPI_0/USPI/URXF/un1_counter_q_m22/S  CORESPI_0/USPI/URXF/un1_counter_q_m22/Y  CORESPI_0/USPI/URXF/counter_q_RNIJ473C1\[0\]/A  CORESPI_0/USPI/URXF/counter_q_RNIJ473C1\[0\]/Y  CORESPI_0/USPI/URXF/full_out_RNO/A  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[7\]/CLK  BUS_INTERFACE_0/modulator/count\[7\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_117/A  BUS_INTERFACE_0/modulator/pwm6_0_I_117/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_121/C  BUS_INTERFACE_0/modulator/pwm6_0_I_121/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_125/C  BUS_INTERFACE_0/modulator/pwm6_0_I_125/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_126/A  BUS_INTERFACE_0/modulator/pwm6_0_I_126/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_138/C  BUS_INTERFACE_0/modulator/pwm6_0_I_138/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/B  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/clr_txfifo/CLK  CORESPI_0/USPI/URF/clr_txfifo/Q  CORESPI_0/USPI/UTXF/empty_out_RNI8PAM/A  CORESPI_0/USPI/UTXF/empty_out_RNI8PAM/Y  CORESPI_0/USPI/UTXF/empty_out_RNIDPPD2/A  CORESPI_0/USPI/UTXF/empty_out_RNIDPPD2/Y  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_1/B  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_1/Y  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_10/B  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_10/Y  CORESPI_0/USPI/UTXF/empty_out_RNI7CD97/C  CORESPI_0/USPI/UTXF/empty_out_RNI7CD97/Y  CORESPI_0/USPI/UTXF/rd_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[14\]/CLK  BUS_INTERFACE_0/modulator/count\[14\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_41/C  BUS_INTERFACE_0/modulator/un3_count_1_I_41/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_80/B  BUS_INTERFACE_0/modulator/un3_count_1_I_80/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i/B  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_3/A  BUS_INTERFACE_0/modulator/un3_count_1_G_3/Y  BUS_INTERFACE_0/modulator/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[7\]/CLK  BUS_INTERFACE_0/p1/count\[7\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_29/B  BUS_INTERFACE_0/p1/un3_count_1_I_29/Y  BUS_INTERFACE_0/p1/un3_count_1_I_30/C  BUS_INTERFACE_0/p1/un3_count_1_I_30/Y  BUS_INTERFACE_0/p1/un3_count_1_I_42/A  BUS_INTERFACE_0/p1/un3_count_1_I_42/Y  BUS_INTERFACE_0/p1/un3_count_1_I_43/A  BUS_INTERFACE_0/p1/un3_count_1_I_43/Y  BUS_INTERFACE_0/p1/count_RNO\[15\]/C  BUS_INTERFACE_0/p1/count_RNO\[15\]/Y  BUS_INTERFACE_0/p1/count\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[7\]/CLK  BUS_INTERFACE_0/p/count\[7\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_29/B  BUS_INTERFACE_0/p/un3_count_1_I_29/Y  BUS_INTERFACE_0/p/un3_count_1_I_30/C  BUS_INTERFACE_0/p/un3_count_1_I_30/Y  BUS_INTERFACE_0/p/un3_count_1_I_42/A  BUS_INTERFACE_0/p/un3_count_1_I_42/Y  BUS_INTERFACE_0/p/un3_count_1_I_43/A  BUS_INTERFACE_0/p/un3_count_1_I_43/Y  BUS_INTERFACE_0/p/count_RNO\[15\]/C  BUS_INTERFACE_0/p/count_RNO\[15\]/Y  BUS_INTERFACE_0/p/count\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[3\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[3\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIH1C5\[2\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNIH1C5\[2\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNIR328\[4\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNIR328\[4\]/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIQVAS_0/A  CORESPI_0/USPI/UCC/stxs_direct_RNIQVAS_0/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIH61Q3/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNIH61Q3/Y  CORESPI_0/USPI/UCC/stxs_datareg\[31\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[7\]/CLK  BUS_INTERFACE_0/modulator/count\[7\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_29/B  BUS_INTERFACE_0/modulator/un3_count_1_I_29/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_30/C  BUS_INTERFACE_0/modulator/un3_count_1_I_30/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_42/A  BUS_INTERFACE_0/modulator/un3_count_1_I_42/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_43/A  BUS_INTERFACE_0/modulator/un3_count_1_I_43/Y  BUS_INTERFACE_0/modulator/count_RNO\[15\]/C  BUS_INTERFACE_0/modulator/count_RNO\[15\]/Y  BUS_INTERFACE_0/modulator/count\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[3\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[3\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIH1C5\[2\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNIH1C5\[2\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNIR328\[4\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNIR328\[4\]/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIQVAS_0/A  CORESPI_0/USPI/UCC/stxs_direct_RNIQVAS_0/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIH61Q3_0/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNIH61Q3_0/Y  CORESPI_0/USPI/UCC/stxs_datareg\[15\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[3\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[3\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIH1C5\[2\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNIH1C5\[2\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNIR328\[4\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNIR328\[4\]/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIQVAS_0/A  CORESPI_0/USPI/UCC/stxs_direct_RNIQVAS_0/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIH61Q3/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNIH61Q3/Y  CORESPI_0/USPI/UCC/stxs_datareg\[30\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[3\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[3\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIH1C5\[2\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNIH1C5\[2\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNIR328\[4\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNIR328\[4\]/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIQVAS_0/A  CORESPI_0/USPI/UCC/stxs_direct_RNIQVAS_0/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIH61Q3/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNIH61Q3/Y  CORESPI_0/USPI/UCC/stxs_datareg\[29\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[3\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[3\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIH1C5\[2\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNIH1C5\[2\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNIR328\[4\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNIR328\[4\]/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIQVAS_0/A  CORESPI_0/USPI/UCC/stxs_direct_RNIQVAS_0/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIH61Q3/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNIH61Q3/Y  CORESPI_0/USPI/UCC/stxs_datareg\[28\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[3\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[3\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIH1C5\[2\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNIH1C5\[2\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNIR328\[4\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNIR328\[4\]/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIQVAS_0/A  CORESPI_0/USPI/UCC/stxs_direct_RNIQVAS_0/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIH61Q3/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNIH61Q3/Y  CORESPI_0/USPI/UCC/stxs_datareg\[27\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[3\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[3\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIH1C5\[2\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNIH1C5\[2\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNIR328\[4\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNIR328\[4\]/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIQVAS_0/A  CORESPI_0/USPI/UCC/stxs_direct_RNIQVAS_0/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIH61Q3/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNIH61Q3/Y  CORESPI_0/USPI/UCC/stxs_datareg\[26\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[3\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[3\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIH1C5\[2\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNIH1C5\[2\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNIR328\[4\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNIR328\[4\]/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIQVAS_0/A  CORESPI_0/USPI/UCC/stxs_direct_RNIQVAS_0/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIH61Q3/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNIH61Q3/Y  CORESPI_0/USPI/UCC/stxs_datareg\[25\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[3\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[3\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIH1C5\[2\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNIH1C5\[2\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNIR328\[4\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNIR328\[4\]/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIQVAS_0/A  CORESPI_0/USPI/UCC/stxs_direct_RNIQVAS_0/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIH61Q3/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNIH61Q3/Y  CORESPI_0/USPI/UCC/stxs_datareg\[24\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[3\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[3\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIH1C5\[2\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNIH1C5\[2\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNIR328\[4\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNIR328\[4\]/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIQVAS_0/A  CORESPI_0/USPI/UCC/stxs_direct_RNIQVAS_0/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIH61Q3/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNIH61Q3/Y  CORESPI_0/USPI/UCC/stxs_datareg\[23\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[3\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[3\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIH1C5\[2\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNIH1C5\[2\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNIR328\[4\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNIR328\[4\]/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIQVAS_0/A  CORESPI_0/USPI/UCC/stxs_direct_RNIQVAS_0/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIH61Q3/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNIH61Q3/Y  CORESPI_0/USPI/UCC/stxs_datareg\[22\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[3\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[3\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIH1C5\[2\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNIH1C5\[2\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNIR328\[4\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNIR328\[4\]/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIQVAS_0/A  CORESPI_0/USPI/UCC/stxs_direct_RNIQVAS_0/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIH61Q3/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNIH61Q3/Y  CORESPI_0/USPI/UCC/stxs_datareg\[21\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[3\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[3\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIH1C5\[2\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNIH1C5\[2\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNIR328\[4\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNIR328\[4\]/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIQVAS_0/A  CORESPI_0/USPI/UCC/stxs_direct_RNIQVAS_0/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIH61Q3/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNIH61Q3/Y  CORESPI_0/USPI/UCC/stxs_datareg\[20\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[3\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[3\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIH1C5\[2\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNIH1C5\[2\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNIR328\[4\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNIR328\[4\]/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIQVAS_0/A  CORESPI_0/USPI/UCC/stxs_direct_RNIQVAS_0/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIH61Q3/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNIH61Q3/Y  CORESPI_0/USPI/UCC/stxs_datareg\[19\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[3\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[3\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIH1C5\[2\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNIH1C5\[2\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNIR328\[4\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNIR328\[4\]/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIQVAS_0/A  CORESPI_0/USPI/UCC/stxs_direct_RNIQVAS_0/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIH61Q3/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNIH61Q3/Y  CORESPI_0/USPI/UCC/stxs_datareg\[18\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[3\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[3\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIH1C5\[2\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNIH1C5\[2\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNIR328\[4\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNIR328\[4\]/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIQVAS_0/A  CORESPI_0/USPI/UCC/stxs_direct_RNIQVAS_0/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIH61Q3/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNIH61Q3/Y  CORESPI_0/USPI/UCC/stxs_datareg\[17\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[3\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[3\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIH1C5\[2\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNIH1C5\[2\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNIR328\[4\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNIR328\[4\]/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIQVAS_0/A  CORESPI_0/USPI/UCC/stxs_direct_RNIQVAS_0/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIH61Q3/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNIH61Q3/Y  CORESPI_0/USPI/UCC/stxs_datareg\[16\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[3\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[3\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIH1C5\[2\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNIH1C5\[2\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNIR328\[4\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNIR328\[4\]/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIQVAS_0/A  CORESPI_0/USPI/UCC/stxs_direct_RNIQVAS_0/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIH61Q3_0/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNIH61Q3_0/Y  CORESPI_0/USPI/UCC/stxs_datareg\[14\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[3\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[3\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIH1C5\[2\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNIH1C5\[2\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNIR328\[4\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNIR328\[4\]/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIQVAS_0/A  CORESPI_0/USPI/UCC/stxs_direct_RNIQVAS_0/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIH61Q3_0/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNIH61Q3_0/Y  CORESPI_0/USPI/UCC/stxs_datareg\[13\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[3\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[3\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIH1C5\[2\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNIH1C5\[2\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNIR328\[4\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNIR328\[4\]/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIQVAS_0/A  CORESPI_0/USPI/UCC/stxs_direct_RNIQVAS_0/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIH61Q3_0/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNIH61Q3_0/Y  CORESPI_0/USPI/UCC/stxs_datareg\[12\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[3\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[3\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIH1C5\[2\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNIH1C5\[2\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNIR328\[4\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNIR328\[4\]/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIQVAS_0/A  CORESPI_0/USPI/UCC/stxs_direct_RNIQVAS_0/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIH61Q3_0/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNIH61Q3_0/Y  CORESPI_0/USPI/UCC/stxs_datareg\[11\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[3\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[3\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIH1C5\[2\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNIH1C5\[2\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNIR328\[4\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNIR328\[4\]/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIQVAS_0/A  CORESPI_0/USPI/UCC/stxs_direct_RNIQVAS_0/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIH61Q3_0/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNIH61Q3_0/Y  CORESPI_0/USPI/UCC/stxs_datareg\[10\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[3\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[3\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIH1C5\[2\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNIH1C5\[2\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNIR328\[4\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNIR328\[4\]/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIQVAS_0/A  CORESPI_0/USPI/UCC/stxs_direct_RNIQVAS_0/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIH61Q3_0/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNIH61Q3_0/Y  CORESPI_0/USPI/UCC/stxs_datareg\[9\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[3\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[3\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIH1C5\[2\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNIH1C5\[2\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNIR328\[4\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNIR328\[4\]/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIQVAS_0/A  CORESPI_0/USPI/UCC/stxs_direct_RNIQVAS_0/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIH61Q3_0/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNIH61Q3_0/Y  CORESPI_0/USPI/UCC/stxs_datareg\[8\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[3\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[3\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIH1C5\[2\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNIH1C5\[2\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNIR328\[4\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNIR328\[4\]/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIQVAS_0/A  CORESPI_0/USPI/UCC/stxs_direct_RNIQVAS_0/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIH61Q3_0/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNIH61Q3_0/Y  CORESPI_0/USPI/UCC/stxs_datareg\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[3\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[3\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIH1C5\[2\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNIH1C5\[2\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNIR328\[4\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNIR328\[4\]/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIQVAS_0/A  CORESPI_0/USPI/UCC/stxs_direct_RNIQVAS_0/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIH61Q3_0/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNIH61Q3_0/Y  CORESPI_0/USPI/UCC/stxs_datareg\[6\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[3\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[3\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIH1C5\[2\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNIH1C5\[2\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNIR328\[4\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNIR328\[4\]/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIQVAS_0/A  CORESPI_0/USPI/UCC/stxs_direct_RNIQVAS_0/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIH61Q3_0/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNIH61Q3_0/Y  CORESPI_0/USPI/UCC/stxs_datareg\[5\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[3\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[3\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIH1C5\[2\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNIH1C5\[2\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNIR328\[4\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNIR328\[4\]/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIQVAS_0/A  CORESPI_0/USPI/UCC/stxs_direct_RNIQVAS_0/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIH61Q3_0/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNIH61Q3_0/Y  CORESPI_0/USPI/UCC/stxs_datareg\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[3\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[3\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIH1C5\[2\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNIH1C5\[2\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNIR328\[4\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNIR328\[4\]/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIQVAS_0/A  CORESPI_0/USPI/UCC/stxs_direct_RNIQVAS_0/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIH61Q3_0/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNIH61Q3_0/Y  CORESPI_0/USPI/UCC/stxs_datareg\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[3\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[3\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIH1C5\[2\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNIH1C5\[2\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNIR328\[4\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNIR328\[4\]/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIQVAS_0/A  CORESPI_0/USPI/UCC/stxs_direct_RNIQVAS_0/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIH61Q3_0/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNIH61Q3_0/Y  CORESPI_0/USPI/UCC/stxs_datareg\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[3\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[3\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIH1C5\[2\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNIH1C5\[2\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNIR328\[4\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNIR328\[4\]/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIQVAS_0/A  CORESPI_0/USPI/UCC/stxs_direct_RNIQVAS_0/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIH61Q3_0/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNIH61Q3_0/Y  CORESPI_0/USPI/UCC/stxs_datareg\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[3\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[3\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIH1C5\[2\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNIH1C5\[2\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNIR328\[4\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNIR328\[4\]/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIQVAS_0/A  CORESPI_0/USPI/UCC/stxs_direct_RNIQVAS_0/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIH61Q3_0/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNIH61Q3_0/Y  CORESPI_0/USPI/UCC/stxs_datareg\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[29\]/CLK  BUS_INTERFACE_0/p3/count\[29\]/Q  BUS_INTERFACE_0/p3/count_RNI91CN1\[19\]/A  BUS_INTERFACE_0/p3/count_RNI91CN1\[19\]/Y  BUS_INTERFACE_0/p3/count_RNI5G9O4\[19\]/A  BUS_INTERFACE_0/p3/count_RNI5G9O4\[19\]/Y  BUS_INTERFACE_0/p3/count_RNIGBUK8\[13\]/A  BUS_INTERFACE_0/p3/count_RNIGBUK8\[13\]/Y  BUS_INTERFACE_0/p3/count_RNIBT95B\[1\]/B  BUS_INTERFACE_0/p3/count_RNIBT95B\[1\]/Y  BUS_INTERFACE_0/p3/count_RNII07UB\[3\]/C  BUS_INTERFACE_0/p3/count_RNII07UB\[3\]/Y  BUS_INTERFACE_0/p3/count_RNO\[0\]/B  BUS_INTERFACE_0/p3/count_RNO\[0\]/Y  BUS_INTERFACE_0/p3/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[18\]/CLK  BUS_INTERFACE_0/modulator/count\[18\]/Q  BUS_INTERFACE_0/modulator/count_RNIDUGD\[28\]/B  BUS_INTERFACE_0/modulator/count_RNIDUGD\[28\]/Y  BUS_INTERFACE_0/modulator/count_RNINQ2R\[25\]/A  BUS_INTERFACE_0/modulator/count_RNINQ2R\[25\]/Y  BUS_INTERFACE_0/modulator/count_RNIF2IG1\[8\]/C  BUS_INTERFACE_0/modulator/count_RNIF2IG1\[8\]/Y  BUS_INTERFACE_0/modulator/count_RNIA3OA2\[0\]/C  BUS_INTERFACE_0/modulator/count_RNIA3OA2\[0\]/Y  BUS_INTERFACE_0/modulator/count_RNO\[5\]/A  BUS_INTERFACE_0/modulator/count_RNO\[5\]/Y  BUS_INTERFACE_0/modulator/count\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[18\]/CLK  BUS_INTERFACE_0/modulator/count\[18\]/Q  BUS_INTERFACE_0/modulator/count_RNIDUGD\[28\]/B  BUS_INTERFACE_0/modulator/count_RNIDUGD\[28\]/Y  BUS_INTERFACE_0/modulator/count_RNINQ2R\[25\]/A  BUS_INTERFACE_0/modulator/count_RNINQ2R\[25\]/Y  BUS_INTERFACE_0/modulator/count_RNIF2IG1\[8\]/C  BUS_INTERFACE_0/modulator/count_RNIF2IG1\[8\]/Y  BUS_INTERFACE_0/modulator/count_RNIA3OA2\[0\]/C  BUS_INTERFACE_0/modulator/count_RNIA3OA2\[0\]/Y  BUS_INTERFACE_0/modulator/count_RNO\[7\]/A  BUS_INTERFACE_0/modulator/count_RNO\[7\]/Y  BUS_INTERFACE_0/modulator/count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[18\]/CLK  BUS_INTERFACE_0/modulator/count\[18\]/Q  BUS_INTERFACE_0/modulator/count_RNIDUGD\[28\]/B  BUS_INTERFACE_0/modulator/count_RNIDUGD\[28\]/Y  BUS_INTERFACE_0/modulator/count_RNINQ2R\[25\]/A  BUS_INTERFACE_0/modulator/count_RNINQ2R\[25\]/Y  BUS_INTERFACE_0/modulator/count_RNIF2IG1\[8\]/C  BUS_INTERFACE_0/modulator/count_RNIF2IG1\[8\]/Y  BUS_INTERFACE_0/modulator/count_RNIA3OA2\[0\]/C  BUS_INTERFACE_0/modulator/count_RNIA3OA2\[0\]/Y  BUS_INTERFACE_0/modulator/count_RNO\[9\]/A  BUS_INTERFACE_0/modulator/count_RNO\[9\]/Y  BUS_INTERFACE_0/modulator/count\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[18\]/CLK  BUS_INTERFACE_0/modulator/count\[18\]/Q  BUS_INTERFACE_0/modulator/count_RNIDUGD\[28\]/B  BUS_INTERFACE_0/modulator/count_RNIDUGD\[28\]/Y  BUS_INTERFACE_0/modulator/count_RNINQ2R\[25\]/A  BUS_INTERFACE_0/modulator/count_RNINQ2R\[25\]/Y  BUS_INTERFACE_0/modulator/count_RNIF2IG1\[8\]/C  BUS_INTERFACE_0/modulator/count_RNIF2IG1\[8\]/Y  BUS_INTERFACE_0/modulator/count_RNIA3OA2\[0\]/C  BUS_INTERFACE_0/modulator/count_RNIA3OA2\[0\]/Y  BUS_INTERFACE_0/modulator/count_RNO\[10\]/A  BUS_INTERFACE_0/modulator/count_RNO\[10\]/Y  BUS_INTERFACE_0/modulator/count\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[18\]/CLK  BUS_INTERFACE_0/modulator/count\[18\]/Q  BUS_INTERFACE_0/modulator/count_RNIDUGD\[28\]/B  BUS_INTERFACE_0/modulator/count_RNIDUGD\[28\]/Y  BUS_INTERFACE_0/modulator/count_RNINQ2R\[25\]/A  BUS_INTERFACE_0/modulator/count_RNINQ2R\[25\]/Y  BUS_INTERFACE_0/modulator/count_RNIF2IG1\[8\]/C  BUS_INTERFACE_0/modulator/count_RNIF2IG1\[8\]/Y  BUS_INTERFACE_0/modulator/count_RNIA3OA2\[0\]/C  BUS_INTERFACE_0/modulator/count_RNIA3OA2\[0\]/Y  BUS_INTERFACE_0/modulator/count_RNO\[15\]/A  BUS_INTERFACE_0/modulator/count_RNO\[15\]/Y  BUS_INTERFACE_0/modulator/count\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[18\]/CLK  BUS_INTERFACE_0/modulator/count\[18\]/Q  BUS_INTERFACE_0/modulator/count_RNIDUGD\[28\]/B  BUS_INTERFACE_0/modulator/count_RNIDUGD\[28\]/Y  BUS_INTERFACE_0/modulator/count_RNINQ2R\[25\]/A  BUS_INTERFACE_0/modulator/count_RNINQ2R\[25\]/Y  BUS_INTERFACE_0/modulator/count_RNIF2IG1\[8\]/C  BUS_INTERFACE_0/modulator/count_RNIF2IG1\[8\]/Y  BUS_INTERFACE_0/modulator/count_RNIA3OA2\[0\]/C  BUS_INTERFACE_0/modulator/count_RNIA3OA2\[0\]/Y  BUS_INTERFACE_0/modulator/count_RNO\[16\]/A  BUS_INTERFACE_0/modulator/count_RNO\[16\]/Y  BUS_INTERFACE_0/modulator/count\[16\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/full_out/CLK  CORESPI_0/USPI/URXF/full_out/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB/B  CORESPI_0/USPI/URXF/full_out_RNIGLTB/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_7\[1\]/C  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_7\[1\]/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNI5HAA1\[1\]/A  CORESPI_0/USPI/URXF/wr_pointer_q_RNI5HAA1\[1\]/Y  CORESPI_0/USPI/URXF/un1_wr_pointer_q_I_1/B  CORESPI_0/USPI/URXF/un1_wr_pointer_q_I_1/Y  CORESPI_0/USPI/URXF/un1_wr_pointer_q_I_10/B  CORESPI_0/USPI/URXF/un1_wr_pointer_q_I_10/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNO\[1\]/A  CORESPI_0/USPI/URXF/wr_pointer_q_RNO\[1\]/Y  CORESPI_0/USPI/URXF/wr_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[1\]/CLK  BUS_INTERFACE_0/modulator/count\[1\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_131/B  BUS_INTERFACE_0/modulator/pwm6_0_I_131/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_136/A  BUS_INTERFACE_0/modulator/pwm6_0_I_136/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_137/A  BUS_INTERFACE_0/modulator/pwm6_0_I_137/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_138/B  BUS_INTERFACE_0/modulator/pwm6_0_I_138/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/B  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[8\]/CLK  BUS_INTERFACE_0/hit_count\[8\]/Q  BUS_INTERFACE_0/hit_count_RNI4MFL1\[5\]/C  BUS_INTERFACE_0/hit_count_RNI4MFL1\[5\]/Y  BUS_INTERFACE_0/hit_count_RNIKQQK3\[25\]/C  BUS_INTERFACE_0/hit_count_RNIKQQK3\[25\]/Y  BUS_INTERFACE_0/hit_count_RNITE7I8\[11\]/B  BUS_INTERFACE_0/hit_count_RNITE7I8\[11\]/Y  BUS_INTERFACE_0/hit_count_RNO\[14\]/C  BUS_INTERFACE_0/hit_count_RNO\[14\]/Y  BUS_INTERFACE_0/hit_count\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[19\]/CLK  BUS_INTERFACE_0/p3/count\[19\]/Q  BUS_INTERFACE_0/p3/count_RNIG8F91\[19\]/A  BUS_INTERFACE_0/p3/count_RNIG8F91\[19\]/Y  BUS_INTERFACE_0/p3/count_RNIAT352\[15\]/C  BUS_INTERFACE_0/p3/count_RNIAT352\[15\]/Y  BUS_INTERFACE_0/p3/count_RNI7GDS3\[15\]/A  BUS_INTERFACE_0/p3/count_RNI7GDS3\[15\]/Y  BUS_INTERFACE_0/p3/count_RNIOJ4P7\[15\]/A  BUS_INTERFACE_0/p3/count_RNIOJ4P7\[15\]/Y  BUS_INTERFACE_0/p3/count_RNIQA4QA\[26\]/B  BUS_INTERFACE_0/p3/count_RNIQA4QA\[26\]/Y  BUS_INTERFACE_0/p3/count_RNO\[31\]/A  BUS_INTERFACE_0/p3/count_RNO\[31\]/Y  BUS_INTERFACE_0/p3/count\[31\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[6\]/CLK  BUS_INTERFACE_0/modulator/count\[6\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_29/A  BUS_INTERFACE_0/modulator/un3_count_1_I_29/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_30/C  BUS_INTERFACE_0/modulator/un3_count_1_I_30/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_42/A  BUS_INTERFACE_0/modulator/un3_count_1_I_42/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_43/A  BUS_INTERFACE_0/modulator/un3_count_1_I_43/Y  BUS_INTERFACE_0/modulator/count_RNO\[15\]/C  BUS_INTERFACE_0/modulator/count_RNO\[15\]/Y  BUS_INTERFACE_0/modulator/count\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[6\]/CLK  BUS_INTERFACE_0/p1/count\[6\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_29/A  BUS_INTERFACE_0/p1/un3_count_1_I_29/Y  BUS_INTERFACE_0/p1/un3_count_1_I_30/C  BUS_INTERFACE_0/p1/un3_count_1_I_30/Y  BUS_INTERFACE_0/p1/un3_count_1_I_42/A  BUS_INTERFACE_0/p1/un3_count_1_I_42/Y  BUS_INTERFACE_0/p1/un3_count_1_I_43/A  BUS_INTERFACE_0/p1/un3_count_1_I_43/Y  BUS_INTERFACE_0/p1/count_RNO\[15\]/C  BUS_INTERFACE_0/p1/count_RNO\[15\]/Y  BUS_INTERFACE_0/p1/count\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[6\]/CLK  BUS_INTERFACE_0/p/count\[6\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_29/A  BUS_INTERFACE_0/p/un3_count_1_I_29/Y  BUS_INTERFACE_0/p/un3_count_1_I_30/C  BUS_INTERFACE_0/p/un3_count_1_I_30/Y  BUS_INTERFACE_0/p/un3_count_1_I_42/A  BUS_INTERFACE_0/p/un3_count_1_I_42/Y  BUS_INTERFACE_0/p/un3_count_1_I_43/A  BUS_INTERFACE_0/p/un3_count_1_I_43/Y  BUS_INTERFACE_0/p/count_RNO\[15\]/C  BUS_INTERFACE_0/p/count_RNO\[15\]/Y  BUS_INTERFACE_0/p/count\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[21\]/CLK  BUS_INTERFACE_0/modulator/count\[21\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_54/A  BUS_INTERFACE_0/modulator/pwm6_0_I_54/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_58/C  BUS_INTERFACE_0/modulator/pwm6_0_I_58/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_62/C  BUS_INTERFACE_0/modulator/pwm6_0_I_62/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_63/A  BUS_INTERFACE_0/modulator/pwm6_0_I_63/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_64/A  BUS_INTERFACE_0/modulator/pwm6_0_I_64/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_65/A  BUS_INTERFACE_0/modulator/pwm6_0_I_65/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/C  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_re_q2/CLK  CORESPI_0/USPI/UCC/mtx_re_q2/Q  CORESPI_0/USPI/UCC/mtx_re_q2_RNILHVH/A  CORESPI_0/USPI/UCC/mtx_re_q2_RNILHVH/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1_0/B  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1_0/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[15\]/B  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[15\]/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[18\]/CLK  BUS_INTERFACE_0/modulator/count\[18\]/Q  BUS_INTERFACE_0/modulator/count_RNIDUGD\[28\]/B  BUS_INTERFACE_0/modulator/count_RNIDUGD\[28\]/Y  BUS_INTERFACE_0/modulator/count_RNINQ2R\[25\]/A  BUS_INTERFACE_0/modulator/count_RNINQ2R\[25\]/Y  BUS_INTERFACE_0/modulator/count_RNIF2IG1\[8\]/C  BUS_INTERFACE_0/modulator/count_RNIF2IG1\[8\]/Y  BUS_INTERFACE_0/modulator/count_RNIA3OA2\[0\]/C  BUS_INTERFACE_0/modulator/count_RNIA3OA2\[0\]/Y  BUS_INTERFACE_0/modulator/count_RNO\[0\]/A  BUS_INTERFACE_0/modulator/count_RNO\[0\]/Y  BUS_INTERFACE_0/modulator/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[0\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[0\]/Q  CORESPI_0/USPI/UCC/mtx_state_RNINJM1\[1\]/B  CORESPI_0/USPI/UCC/mtx_state_RNINJM1\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNIFQBQ1/A  CORESPI_0/USPI/UCC/spi_clk_tick_RNIFQBQ1/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNISOVN4\[0\]/C  CORESPI_0/USPI/UCC/mtx_bitsel_RNISOVN4\[0\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[0\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[0\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/S  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/Y  CORESPI_0/USPI/UTXF/counter_m1_0_a2/B  CORESPI_0/USPI/UTXF/counter_m1_0_a2/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1_RNIDTL64\[5\]/S  CORESPI_0/USPI/UTXF/un1_counter_q_1_RNIDTL64\[5\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNIAK4L4\[4\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNIAK4L4\[4\]/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/B  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[0\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[0\]/Q  CORESPI_0/USPI/UCC/mtx_state_RNINJM1\[1\]/B  CORESPI_0/USPI/UCC/mtx_state_RNINJM1\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNIFQBQ1/A  CORESPI_0/USPI/UCC/spi_clk_tick_RNIFQBQ1/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNISOVN4\[0\]/C  CORESPI_0/USPI/UCC/mtx_bitsel_RNISOVN4\[0\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[1\]/C  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[1\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/PulseWidth\[6\]/CLK  BUS_INTERFACE_0/PulseWidth\[6\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_116/A  BUS_INTERFACE_0/modulator/pwm6_0_I_116/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_122/C  BUS_INTERFACE_0/modulator/pwm6_0_I_122/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_125/B  BUS_INTERFACE_0/modulator/pwm6_0_I_125/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_126/A  BUS_INTERFACE_0/modulator/pwm6_0_I_126/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_138/C  BUS_INTERFACE_0/modulator/pwm6_0_I_138/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/B  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/PulseWidth\[11\]/CLK  BUS_INTERFACE_0/PulseWidth\[11\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_96/A  BUS_INTERFACE_0/modulator/pwm6_0_I_96/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_102/C  BUS_INTERFACE_0/modulator/pwm6_0_I_102/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_105/B  BUS_INTERFACE_0/modulator/pwm6_0_I_105/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_106/A  BUS_INTERFACE_0/modulator/pwm6_0_I_106/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_107/B  BUS_INTERFACE_0/modulator/pwm6_0_I_107/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/C  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[8\]/CLK  BUS_INTERFACE_0/p2/count\[8\]/Q  BUS_INTERFACE_0/p2/count_RNIJNRH\[1\]/A  BUS_INTERFACE_0/p2/count_RNIJNRH\[1\]/Y  BUS_INTERFACE_0/p2/count_RNIPOSE3\[1\]/C  BUS_INTERFACE_0/p2/count_RNIPOSE3\[1\]/Y  BUS_INTERFACE_0/p2/count_RNIRS6V3\[0\]/B  BUS_INTERFACE_0/p2/count_RNIRS6V3\[0\]/Y  BUS_INTERFACE_0/p2/count_RNIO74B4\[6\]/B  BUS_INTERFACE_0/p2/count_RNIO74B4\[6\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[3\]/B  BUS_INTERFACE_0/p2/count_RNO_0\[3\]/Y  BUS_INTERFACE_0/p2/count_RNO\[3\]/C  BUS_INTERFACE_0/p2/count_RNO\[3\]/Y  BUS_INTERFACE_0/p2/count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[16\]/CLK  BUS_INTERFACE_0/p2/count\[16\]/Q  BUS_INTERFACE_0/p2/count_RNIQ2Q8\[16\]/A  BUS_INTERFACE_0/p2/count_RNIQ2Q8\[16\]/Y  BUS_INTERFACE_0/p2/count_RNITEKH\[18\]/C  BUS_INTERFACE_0/p2/count_RNITEKH\[18\]/Y  BUS_INTERFACE_0/p2/count_RNIEK2C3\[15\]/A  BUS_INTERFACE_0/p2/count_RNIEK2C3\[15\]/Y  BUS_INTERFACE_0/p2/count_RNIPKGG3\[21\]/A  BUS_INTERFACE_0/p2/count_RNIPKGG3\[21\]/Y  BUS_INTERFACE_0/p2/count_RNI5MUK3\[22\]/B  BUS_INTERFACE_0/p2/count_RNI5MUK3\[22\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[24\]/B  BUS_INTERFACE_0/p2/count_RNO_0\[24\]/Y  BUS_INTERFACE_0/p2/count\[24\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_count\[4\]/CLK  CORESPI_0/USPI/UCC/spi_clk_count\[4\]/Q  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIK43C\[4\]/B  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIK43C\[4\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIAB6O\[5\]/C  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIAB6O\[5\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISUCG1\[5\]/C  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISUCG1\[5\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/A  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/C  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[8\]/CLK  BUS_INTERFACE_0/p1/count\[8\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_29/C  BUS_INTERFACE_0/p1/un3_count_1_I_29/Y  BUS_INTERFACE_0/p1/un3_count_1_I_51/C  BUS_INTERFACE_0/p1/un3_count_1_I_51/Y  BUS_INTERFACE_0/p1/un3_count_1_I_52/A  BUS_INTERFACE_0/p1/un3_count_1_I_52/Y  BUS_INTERFACE_0/p1/un3_count_1_I_53/A  BUS_INTERFACE_0/p1/un3_count_1_I_53/Y  BUS_INTERFACE_0/p1/count_RNO\[18\]/C  BUS_INTERFACE_0/p1/count_RNO\[18\]/Y  BUS_INTERFACE_0/p1/count\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[8\]/CLK  BUS_INTERFACE_0/p/count\[8\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_29/C  BUS_INTERFACE_0/p/un3_count_1_I_29/Y  BUS_INTERFACE_0/p/un3_count_1_I_51/C  BUS_INTERFACE_0/p/un3_count_1_I_51/Y  BUS_INTERFACE_0/p/un3_count_1_I_52/A  BUS_INTERFACE_0/p/un3_count_1_I_52/Y  BUS_INTERFACE_0/p/un3_count_1_I_53/A  BUS_INTERFACE_0/p/un3_count_1_I_53/Y  BUS_INTERFACE_0/p/count_RNO\[18\]/C  BUS_INTERFACE_0/p/count_RNO\[18\]/Y  BUS_INTERFACE_0/p/count\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/counter_q\[3\]/CLK  CORESPI_0/USPI/UTXF/counter_q\[3\]/Q  CORESPI_0/USPI/UTXF/un1_counter_q_1_dec_I_13/B  CORESPI_0/USPI/UTXF/un1_counter_q_1_dec_I_13/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1_dec_I_14/A  CORESPI_0/USPI/UTXF/un1_counter_q_1_dec_I_14/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1\[5\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_1\[5\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1_RNI22LC\[5\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_1_RNI22LC\[5\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1_RNIDTL64\[5\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_1_RNIDTL64\[5\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNIAK4L4\[4\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNIAK4L4\[4\]/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/B  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[2\]/CLK  BUS_INTERFACE_0/modulator/count\[2\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_128/A  BUS_INTERFACE_0/modulator/pwm6_0_I_128/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_132/C  BUS_INTERFACE_0/modulator/pwm6_0_I_132/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_136/C  BUS_INTERFACE_0/modulator/pwm6_0_I_136/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_137/A  BUS_INTERFACE_0/modulator/pwm6_0_I_137/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_138/B  BUS_INTERFACE_0/modulator/pwm6_0_I_138/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/B  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[6\]/CLK  BUS_INTERFACE_0/hit_count\[6\]/Q  BUS_INTERFACE_0/hit_count_RNIDLJV\[11\]/C  BUS_INTERFACE_0/hit_count_RNIDLJV\[11\]/Y  BUS_INTERFACE_0/hit_count_RNIEFBQ1\[4\]/C  BUS_INTERFACE_0/hit_count_RNIEFBQ1\[4\]/Y  BUS_INTERFACE_0/hit_count_RNI0PUN4\[3\]/A  BUS_INTERFACE_0/hit_count_RNI0PUN4\[3\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[16\]/B  BUS_INTERFACE_0/hit_count_RNO_0\[16\]/Y  BUS_INTERFACE_0/hit_count_RNO\[16\]/B  BUS_INTERFACE_0/hit_count_RNO\[16\]/Y  BUS_INTERFACE_0/hit_count\[16\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[11\]/CLK  BUS_INTERFACE_0/p3/count\[11\]/Q  BUS_INTERFACE_0/p3/count_RNIAT352\[15\]/A  BUS_INTERFACE_0/p3/count_RNIAT352\[15\]/Y  BUS_INTERFACE_0/p3/count_RNI7GDS3\[15\]/A  BUS_INTERFACE_0/p3/count_RNI7GDS3\[15\]/Y  BUS_INTERFACE_0/p3/count_RNIOJ4P7\[15\]/A  BUS_INTERFACE_0/p3/count_RNIOJ4P7\[15\]/Y  BUS_INTERFACE_0/p3/count_RNIQA4QA\[26\]/B  BUS_INTERFACE_0/p3/count_RNIQA4QA\[26\]/Y  BUS_INTERFACE_0/p3/count_RNO\[31\]/A  BUS_INTERFACE_0/p3/count_RNO\[31\]/Y  BUS_INTERFACE_0/p3/count\[31\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[1\]/CLK  BUS_INTERFACE_0/modulator/count\[1\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_10/B  BUS_INTERFACE_0/modulator/un3_count_1_I_10/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_30/A  BUS_INTERFACE_0/modulator/un3_count_1_I_30/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_34/B  BUS_INTERFACE_0/modulator/un3_count_1_I_34/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_35/A  BUS_INTERFACE_0/modulator/un3_count_1_I_35/Y  BUS_INTERFACE_0/modulator/count\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_state/CLK  CORESPI_0/USPI/UCC/stxs_state/Q  CORESPI_0/USPI/UCC/stxs_direct_RNIIUSE/B  CORESPI_0/USPI/UCC/stxs_direct_RNIIUSE/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIL01O/B  CORESPI_0/USPI/UCC/stxs_direct_RNIL01O/Y  CORESPI_0/USPI/UCC/stxs_state_RNIP3OJ1/A  CORESPI_0/USPI/UCC/stxs_state_RNIP3OJ1/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[8\]/S  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[8\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_7\[1\]/C  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_7\[1\]/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNI5HAA1\[1\]/A  CORESPI_0/USPI/URXF/wr_pointer_q_RNI5HAA1\[1\]/Y  CORESPI_0/USPI/URXF/un1_wr_pointer_q_I_8/B  CORESPI_0/USPI/URXF/un1_wr_pointer_q_I_8/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNO\[0\]/A  CORESPI_0/USPI/URXF/wr_pointer_q_RNO\[0\]/Y  CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/clr_txfifo/CLK  CORESPI_0/USPI/URF/clr_txfifo/Q  CORESPI_0/USPI/UTXF/full_out_RNI0FPI1_0/B  CORESPI_0/USPI/UTXF/full_out_RNI0FPI1_0/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_1/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_24/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_24/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m\[1\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m\[1\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNIQJEE\[1\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNIQJEE\[1\]/Y  CORESPI_0/USPI/UTXF/counter_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/receive_count\[0\]/CLK  CoreUARTapb_0/uUART/make_RX/receive_count\[0\]/Q  CoreUARTapb_0/uUART/make_RX/receive_count_RNINPCM\[1\]/C  CoreUARTapb_0/uUART/make_RX/receive_count_RNINPCM\[1\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNIDMF41\[3\]/C  CoreUARTapb_0/uUART/make_RX/receive_count_RNIDMF41\[3\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNI6M4L2\[3\]/C  CoreUARTapb_0/uUART/make_RX/receive_count_RNI6M4L2\[3\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNIDAPP2\[3\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNIDAPP2\[3\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNO\[2\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNO\[2\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/A  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/Y  CORESPI_0/USPI/UCC/mtx_state_RNIKE5O\[3\]/B  CORESPI_0/USPI/UCC/mtx_state_RNIKE5O\[3\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNI1QN31\[0\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNI1QN31\[0\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNIVH1I2\[1\]/C  CORESPI_0/USPI/UCC/mtx_bitsel_RNIVH1I2\[1\]/Y  CORESPI_0/USPI/UCC/mtx_datahold\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[18\]/CLK  BUS_INTERFACE_0/modulator/count\[18\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_60/A  BUS_INTERFACE_0/modulator/un3_count_1_I_60/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_84/A  BUS_INTERFACE_0/modulator/un3_count_1_I_84/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i/A  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_3/A  BUS_INTERFACE_0/modulator/un3_count_1_G_3/Y  BUS_INTERFACE_0/modulator/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[18\]/CLK  BUS_INTERFACE_0/modulator/count\[18\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_60/A  BUS_INTERFACE_0/modulator/un3_count_1_I_60/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_84/A  BUS_INTERFACE_0/modulator/un3_count_1_I_84/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i/A  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_5/A  BUS_INTERFACE_0/modulator/un3_count_1_G_5/Y  BUS_INTERFACE_0/modulator/count\[29\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[18\]/CLK  BUS_INTERFACE_0/modulator/count\[18\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_60/A  BUS_INTERFACE_0/modulator/un3_count_1_I_60/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_84/A  BUS_INTERFACE_0/modulator/un3_count_1_I_84/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i/A  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_7/A  BUS_INTERFACE_0/modulator/un3_count_1_G_7/Y  BUS_INTERFACE_0/modulator/count\[30\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[18\]/CLK  BUS_INTERFACE_0/modulator/count\[18\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_60/A  BUS_INTERFACE_0/modulator/un3_count_1_I_60/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_84/A  BUS_INTERFACE_0/modulator/un3_count_1_I_84/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i/A  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_9/A  BUS_INTERFACE_0/modulator/un3_count_1_G_9/Y  BUS_INTERFACE_0/modulator/count\[31\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[16\]/CLK  BUS_INTERFACE_0/p1/count\[16\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_50/B  BUS_INTERFACE_0/p1/un3_count_1_I_50/Y  BUS_INTERFACE_0/p1/un3_count_1_I_54/C  BUS_INTERFACE_0/p1/un3_count_1_I_54/Y  BUS_INTERFACE_0/p1/un3_count_1_I_55/B  BUS_INTERFACE_0/p1/un3_count_1_I_55/Y  BUS_INTERFACE_0/p1/un3_count_1_I_56/A  BUS_INTERFACE_0/p1/un3_count_1_I_56/Y  BUS_INTERFACE_0/p1/count_RNO\[19\]/C  BUS_INTERFACE_0/p1/count_RNO\[19\]/Y  BUS_INTERFACE_0/p1/count\[19\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[16\]/CLK  BUS_INTERFACE_0/p/count\[16\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_50/B  BUS_INTERFACE_0/p/un3_count_1_I_50/Y  BUS_INTERFACE_0/p/un3_count_1_I_54/C  BUS_INTERFACE_0/p/un3_count_1_I_54/Y  BUS_INTERFACE_0/p/un3_count_1_I_55/B  BUS_INTERFACE_0/p/un3_count_1_I_55/Y  BUS_INTERFACE_0/p/un3_count_1_I_56/A  BUS_INTERFACE_0/p/un3_count_1_I_56/Y  BUS_INTERFACE_0/p/count_RNO\[19\]/C  BUS_INTERFACE_0/p/count_RNO\[19\]/Y  BUS_INTERFACE_0/p/count\[19\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[8\]/CLK  BUS_INTERFACE_0/modulator/count\[8\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_121/A  BUS_INTERFACE_0/modulator/pwm6_0_I_121/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_125/C  BUS_INTERFACE_0/modulator/pwm6_0_I_125/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_126/A  BUS_INTERFACE_0/modulator/pwm6_0_I_126/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_138/C  BUS_INTERFACE_0/modulator/pwm6_0_I_138/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/B  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[18\]/CLK  BUS_INTERFACE_0/p1/count\[18\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_60/A  BUS_INTERFACE_0/p1/un3_count_1_I_60/Y  BUS_INTERFACE_0/p1/un3_count_1_I_84/A  BUS_INTERFACE_0/p1/un3_count_1_I_84/Y  BUS_INTERFACE_0/p1/un3_count_1_G_0_1_i/A  BUS_INTERFACE_0/p1/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/p1/un3_count_1_G_3/A  BUS_INTERFACE_0/p1/un3_count_1_G_3/Y  BUS_INTERFACE_0/p1/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[18\]/CLK  BUS_INTERFACE_0/p/count\[18\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_60/A  BUS_INTERFACE_0/p/un3_count_1_I_60/Y  BUS_INTERFACE_0/p/un3_count_1_I_84/A  BUS_INTERFACE_0/p/un3_count_1_I_84/Y  BUS_INTERFACE_0/p/un3_count_1_G_0_1_i/A  BUS_INTERFACE_0/p/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/p/un3_count_1_G_3/A  BUS_INTERFACE_0/p/un3_count_1_G_3/Y  BUS_INTERFACE_0/p/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[18\]/CLK  BUS_INTERFACE_0/p1/count\[18\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_60/A  BUS_INTERFACE_0/p1/un3_count_1_I_60/Y  BUS_INTERFACE_0/p1/un3_count_1_I_84/A  BUS_INTERFACE_0/p1/un3_count_1_I_84/Y  BUS_INTERFACE_0/p1/un3_count_1_G_0_1_i/A  BUS_INTERFACE_0/p1/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/p1/un3_count_1_G_5/A  BUS_INTERFACE_0/p1/un3_count_1_G_5/Y  BUS_INTERFACE_0/p1/count\[29\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[18\]/CLK  BUS_INTERFACE_0/p1/count\[18\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_60/A  BUS_INTERFACE_0/p1/un3_count_1_I_60/Y  BUS_INTERFACE_0/p1/un3_count_1_I_84/A  BUS_INTERFACE_0/p1/un3_count_1_I_84/Y  BUS_INTERFACE_0/p1/un3_count_1_G_0_1_i/A  BUS_INTERFACE_0/p1/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/p1/un3_count_1_G_7/A  BUS_INTERFACE_0/p1/un3_count_1_G_7/Y  BUS_INTERFACE_0/p1/count\[30\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[18\]/CLK  BUS_INTERFACE_0/p1/count\[18\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_60/A  BUS_INTERFACE_0/p1/un3_count_1_I_60/Y  BUS_INTERFACE_0/p1/un3_count_1_I_84/A  BUS_INTERFACE_0/p1/un3_count_1_I_84/Y  BUS_INTERFACE_0/p1/un3_count_1_G_0_1_i/A  BUS_INTERFACE_0/p1/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/p1/un3_count_1_G_9/A  BUS_INTERFACE_0/p1/un3_count_1_G_9/Y  BUS_INTERFACE_0/p1/count\[31\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[18\]/CLK  BUS_INTERFACE_0/p/count\[18\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_60/A  BUS_INTERFACE_0/p/un3_count_1_I_60/Y  BUS_INTERFACE_0/p/un3_count_1_I_84/A  BUS_INTERFACE_0/p/un3_count_1_I_84/Y  BUS_INTERFACE_0/p/un3_count_1_G_0_1_i/A  BUS_INTERFACE_0/p/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/p/un3_count_1_G_5/A  BUS_INTERFACE_0/p/un3_count_1_G_5/Y  BUS_INTERFACE_0/p/count\[29\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[18\]/CLK  BUS_INTERFACE_0/p/count\[18\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_60/A  BUS_INTERFACE_0/p/un3_count_1_I_60/Y  BUS_INTERFACE_0/p/un3_count_1_I_84/A  BUS_INTERFACE_0/p/un3_count_1_I_84/Y  BUS_INTERFACE_0/p/un3_count_1_G_0_1_i/A  BUS_INTERFACE_0/p/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/p/un3_count_1_G_7/A  BUS_INTERFACE_0/p/un3_count_1_G_7/Y  BUS_INTERFACE_0/p/count\[30\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[18\]/CLK  BUS_INTERFACE_0/p/count\[18\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_60/A  BUS_INTERFACE_0/p/un3_count_1_I_60/Y  BUS_INTERFACE_0/p/un3_count_1_I_84/A  BUS_INTERFACE_0/p/un3_count_1_I_84/Y  BUS_INTERFACE_0/p/un3_count_1_G_0_1_i/A  BUS_INTERFACE_0/p/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/p/un3_count_1_G_9/A  BUS_INTERFACE_0/p/un3_count_1_G_9/Y  BUS_INTERFACE_0/p/count\[31\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[16\]/CLK  BUS_INTERFACE_0/p1/count\[16\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_50/B  BUS_INTERFACE_0/p1/un3_count_1_I_50/Y  BUS_INTERFACE_0/p1/un3_count_1_I_80/C  BUS_INTERFACE_0/p1/un3_count_1_I_80/Y  BUS_INTERFACE_0/p1/un3_count_1_G_0_1_i/B  BUS_INTERFACE_0/p1/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/p1/un3_count_1_G_3/A  BUS_INTERFACE_0/p1/un3_count_1_G_3/Y  BUS_INTERFACE_0/p1/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[16\]/CLK  BUS_INTERFACE_0/p/count\[16\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_50/B  BUS_INTERFACE_0/p/un3_count_1_I_50/Y  BUS_INTERFACE_0/p/un3_count_1_I_80/C  BUS_INTERFACE_0/p/un3_count_1_I_80/Y  BUS_INTERFACE_0/p/un3_count_1_G_0_1_i/B  BUS_INTERFACE_0/p/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/p/un3_count_1_G_3/A  BUS_INTERFACE_0/p/un3_count_1_G_3/Y  BUS_INTERFACE_0/p/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[11\]/CLK  BUS_INTERFACE_0/modulator/count\[11\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_100/B  BUS_INTERFACE_0/modulator/pwm6_0_I_100/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_105/A  BUS_INTERFACE_0/modulator/pwm6_0_I_105/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_106/A  BUS_INTERFACE_0/modulator/pwm6_0_I_106/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_107/B  BUS_INTERFACE_0/modulator/pwm6_0_I_107/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/C  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[2\]/CLK  BUS_INTERFACE_0/p1/count\[2\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_133/B  BUS_INTERFACE_0/p1/pwm6_0_I_133/Y  BUS_INTERFACE_0/p1/pwm6_0_I_136/B  BUS_INTERFACE_0/p1/pwm6_0_I_136/Y  BUS_INTERFACE_0/p1/pwm6_0_I_137/A  BUS_INTERFACE_0/p1/pwm6_0_I_137/Y  BUS_INTERFACE_0/p1/pwm6_0_G_6/A  BUS_INTERFACE_0/p1/pwm6_0_G_6/Y  BUS_INTERFACE_0/p1/pwm6_0_G_8/B  BUS_INTERFACE_0/p1/pwm6_0_G_8/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/B  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[2\]/CLK  BUS_INTERFACE_0/p/count\[2\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_133/B  BUS_INTERFACE_0/p/pwm6_0_I_133/Y  BUS_INTERFACE_0/p/pwm6_0_I_136/B  BUS_INTERFACE_0/p/pwm6_0_I_136/Y  BUS_INTERFACE_0/p/pwm6_0_I_137/A  BUS_INTERFACE_0/p/pwm6_0_I_137/Y  BUS_INTERFACE_0/p/pwm6_0_G_6/A  BUS_INTERFACE_0/p/pwm6_0_G_6/Y  BUS_INTERFACE_0/p/pwm6_0_G_8/B  BUS_INTERFACE_0/p/pwm6_0_G_8/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/B  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[24\]/CLK  BUS_INTERFACE_0/hit_count\[24\]/Q  BUS_INTERFACE_0/hit_count_RNI31AI\[23\]/B  BUS_INTERFACE_0/hit_count_RNI31AI\[23\]/Y  BUS_INTERFACE_0/hit_count_RNI83J41\[25\]/B  BUS_INTERFACE_0/hit_count_RNI83J41\[25\]/Y  BUS_INTERFACE_0/hit_count_RNIKQQK3\[25\]/B  BUS_INTERFACE_0/hit_count_RNIKQQK3\[25\]/Y  BUS_INTERFACE_0/hit_count_RNITE7I8\[11\]/B  BUS_INTERFACE_0/hit_count_RNITE7I8\[11\]/Y  BUS_INTERFACE_0/hit_count_RNO\[14\]/C  BUS_INTERFACE_0/hit_count_RNO\[14\]/Y  BUS_INTERFACE_0/hit_count\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[3\]/CLK  BUS_INTERFACE_0/modulator/count\[3\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_132/A  BUS_INTERFACE_0/modulator/pwm6_0_I_132/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_136/C  BUS_INTERFACE_0/modulator/pwm6_0_I_136/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_137/A  BUS_INTERFACE_0/modulator/pwm6_0_I_137/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_138/B  BUS_INTERFACE_0/modulator/pwm6_0_I_138/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/B  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[15\]/CLK  BUS_INTERFACE_0/modulator/count\[15\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_85/B  BUS_INTERFACE_0/modulator/pwm6_0_I_85/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_88/A  BUS_INTERFACE_0/modulator/pwm6_0_I_88/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_95/A  BUS_INTERFACE_0/modulator/pwm6_0_I_95/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_107/C  BUS_INTERFACE_0/modulator/pwm6_0_I_107/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/C  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/counter_q\[3\]/CLK  CORESPI_0/USPI/UTXF/counter_q\[3\]/Q  CORESPI_0/USPI/UTXF/un1_counter_q_1_dec_I_11/A  CORESPI_0/USPI/UTXF/un1_counter_q_1_dec_I_11/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1_dec_I_12/A  CORESPI_0/USPI/UTXF/un1_counter_q_1_dec_I_12/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1\[4\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_1\[4\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m\[4\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m\[4\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNITMEE\[4\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNITMEE\[4\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNIAK4L4\[4\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNIAK4L4\[4\]/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/B  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[1\]/CLK  BUS_INTERFACE_0/p2/count\[1\]/Q  BUS_INTERFACE_0/p2/count_RNIJNRH\[1\]/B  BUS_INTERFACE_0/p2/count_RNIJNRH\[1\]/Y  BUS_INTERFACE_0/p2/count_RNIPOSE3\[1\]/C  BUS_INTERFACE_0/p2/count_RNIPOSE3\[1\]/Y  BUS_INTERFACE_0/p2/count_RNIRS6V3\[0\]/B  BUS_INTERFACE_0/p2/count_RNIRS6V3\[0\]/Y  BUS_INTERFACE_0/p2/count_RNIO74B4\[6\]/B  BUS_INTERFACE_0/p2/count_RNIO74B4\[6\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[3\]/B  BUS_INTERFACE_0/p2/count_RNO_0\[3\]/Y  BUS_INTERFACE_0/p2/count_RNO\[3\]/C  BUS_INTERFACE_0/p2/count_RNO\[3\]/Y  BUS_INTERFACE_0/p2/count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[19\]/CLK  BUS_INTERFACE_0/p3/count\[19\]/Q  BUS_INTERFACE_0/p3/count_RNI91CN1\[19\]/B  BUS_INTERFACE_0/p3/count_RNI91CN1\[19\]/Y  BUS_INTERFACE_0/p3/count_RNI5G9O4\[19\]/A  BUS_INTERFACE_0/p3/count_RNI5G9O4\[19\]/Y  BUS_INTERFACE_0/p3/count_RNIGBUK8\[13\]/A  BUS_INTERFACE_0/p3/count_RNIGBUK8\[13\]/Y  BUS_INTERFACE_0/p3/count_RNIBT95B\[1\]/B  BUS_INTERFACE_0/p3/count_RNIBT95B\[1\]/Y  BUS_INTERFACE_0/p3/count_RNII07UB\[3\]/C  BUS_INTERFACE_0/p3/count_RNII07UB\[3\]/Y  BUS_INTERFACE_0/p3/count_RNO\[0\]/B  BUS_INTERFACE_0/p3/count_RNO\[0\]/Y  BUS_INTERFACE_0/p3/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[2\]/CLK  BUS_INTERFACE_0/p1/count\[2\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_10/C  BUS_INTERFACE_0/p1/un3_count_1_I_10/Y  BUS_INTERFACE_0/p1/un3_count_1_I_30/A  BUS_INTERFACE_0/p1/un3_count_1_I_30/Y  BUS_INTERFACE_0/p1/un3_count_1_I_34/B  BUS_INTERFACE_0/p1/un3_count_1_I_34/Y  BUS_INTERFACE_0/p1/un3_count_1_I_35/A  BUS_INTERFACE_0/p1/un3_count_1_I_35/Y  BUS_INTERFACE_0/p1/count\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[2\]/CLK  BUS_INTERFACE_0/p/count\[2\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_10/C  BUS_INTERFACE_0/p/un3_count_1_I_10/Y  BUS_INTERFACE_0/p/un3_count_1_I_30/A  BUS_INTERFACE_0/p/un3_count_1_I_30/Y  BUS_INTERFACE_0/p/un3_count_1_I_34/B  BUS_INTERFACE_0/p/un3_count_1_I_34/Y  BUS_INTERFACE_0/p/un3_count_1_I_35/A  BUS_INTERFACE_0/p/un3_count_1_I_35/Y  BUS_INTERFACE_0/p/count\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[16\]/CLK  BUS_INTERFACE_0/modulator/count\[16\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_50/B  BUS_INTERFACE_0/modulator/un3_count_1_I_50/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_80/C  BUS_INTERFACE_0/modulator/un3_count_1_I_80/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i/B  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_3/A  BUS_INTERFACE_0/modulator/un3_count_1_G_3/Y  BUS_INTERFACE_0/modulator/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[4\]/CLK  BUS_INTERFACE_0/p2/count\[4\]/Q  BUS_INTERFACE_0/p2/count_RNIKORH\[5\]/B  BUS_INTERFACE_0/p2/count_RNIKORH\[5\]/Y  BUS_INTERFACE_0/p2/count_RNIE9QN\[2\]/B  BUS_INTERFACE_0/p2/count_RNIE9QN\[2\]/Y  BUS_INTERFACE_0/p2/count_RNITSL91\[6\]/B  BUS_INTERFACE_0/p2/count_RNITSL91\[6\]/Y  BUS_INTERFACE_0/p2/count_RNO\[8\]/A  BUS_INTERFACE_0/p2/count_RNO\[8\]/Y  BUS_INTERFACE_0/p2/count\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[8\]/CLK  BUS_INTERFACE_0/p1/count\[8\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_29/C  BUS_INTERFACE_0/p1/un3_count_1_I_29/Y  BUS_INTERFACE_0/p1/un3_count_1_G_0_1_i_3/B  BUS_INTERFACE_0/p1/un3_count_1_G_0_1_i_3/Y  BUS_INTERFACE_0/p1/un3_count_1_G_0_1_i/C  BUS_INTERFACE_0/p1/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/p1/un3_count_1_G_3/A  BUS_INTERFACE_0/p1/un3_count_1_G_3/Y  BUS_INTERFACE_0/p1/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[8\]/CLK  BUS_INTERFACE_0/p/count\[8\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_29/C  BUS_INTERFACE_0/p/un3_count_1_I_29/Y  BUS_INTERFACE_0/p/un3_count_1_G_0_1_i_3/B  BUS_INTERFACE_0/p/un3_count_1_G_0_1_i_3/Y  BUS_INTERFACE_0/p/un3_count_1_G_0_1_i/C  BUS_INTERFACE_0/p/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/p/un3_count_1_G_3/A  BUS_INTERFACE_0/p/un3_count_1_G_3/Y  BUS_INTERFACE_0/p/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[8\]/CLK  BUS_INTERFACE_0/modulator/count\[8\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_29/C  BUS_INTERFACE_0/modulator/un3_count_1_I_29/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i_3/B  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i_3/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i/C  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_3/A  BUS_INTERFACE_0/modulator/un3_count_1_G_3/Y  BUS_INTERFACE_0/modulator/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[12\]/CLK  BUS_INTERFACE_0/modulator/count\[12\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_102/A  BUS_INTERFACE_0/modulator/pwm6_0_I_102/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_105/B  BUS_INTERFACE_0/modulator/pwm6_0_I_105/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_106/A  BUS_INTERFACE_0/modulator/pwm6_0_I_106/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_107/B  BUS_INTERFACE_0/modulator/pwm6_0_I_107/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/C  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[17\]/CLK  BUS_INTERFACE_0/p2/count\[17\]/Q  BUS_INTERFACE_0/p2/count_RNIQ3R8\[20\]/B  BUS_INTERFACE_0/p2/count_RNIQ3R8\[20\]/Y  BUS_INTERFACE_0/p2/count_RNI182M\[15\]/A  BUS_INTERFACE_0/p2/count_RNI182M\[15\]/Y  BUS_INTERFACE_0/p2/count_RNIEK2C3\[15\]/B  BUS_INTERFACE_0/p2/count_RNIEK2C3\[15\]/Y  BUS_INTERFACE_0/p2/count_RNIPKGG3\[21\]/A  BUS_INTERFACE_0/p2/count_RNIPKGG3\[21\]/Y  BUS_INTERFACE_0/p2/count_RNI5MUK3\[22\]/B  BUS_INTERFACE_0/p2/count_RNI5MUK3\[22\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[24\]/B  BUS_INTERFACE_0/p2/count_RNO_0\[24\]/Y  BUS_INTERFACE_0/p2/count\[24\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[13\]/CLK  BUS_INTERFACE_0/hit_count\[13\]/Q  BUS_INTERFACE_0/hit_count_RNI2QF41\[12\]/A  BUS_INTERFACE_0/hit_count_RNI2QF41\[12\]/Y  BUS_INTERFACE_0/hit_count_RNII15I2\[16\]/C  BUS_INTERFACE_0/hit_count_RNII15I2\[16\]/Y  BUS_INTERFACE_0/hit_count_RNIIQ3A7\[16\]/A  BUS_INTERFACE_0/hit_count_RNIIQ3A7\[16\]/Y  BUS_INTERFACE_0/hit_count_RNIHO8J7\[21\]/A  BUS_INTERFACE_0/hit_count_RNIHO8J7\[21\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[23\]/A  BUS_INTERFACE_0/hit_count_RNO_0\[23\]/Y  BUS_INTERFACE_0/hit_count_RNO\[23\]/B  BUS_INTERFACE_0/hit_count_RNO\[23\]/Y  BUS_INTERFACE_0/hit_count\[23\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/counter_q\[4\]/CLK  CORESPI_0/USPI/UTXF/counter_q\[4\]/Q  CORESPI_0/USPI/UTXF/un1_counter_q_1_dec_I_13/C  CORESPI_0/USPI/UTXF/un1_counter_q_1_dec_I_13/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1_dec_I_14/A  CORESPI_0/USPI/UTXF/un1_counter_q_1_dec_I_14/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1\[5\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_1\[5\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1_RNI22LC\[5\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_1_RNI22LC\[5\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1_RNIDTL64\[5\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_1_RNIDTL64\[5\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNIAK4L4\[4\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNIAK4L4\[4\]/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/B  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI101B\[1\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI101B\[1\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJHHG\[2\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJHHG\[2\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI642M\[3\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI642M\[3\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIQNIR\[4\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIQNIR\[4\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIFC311\[5\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIFC311\[5\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[6\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[6\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/Q  CoreUARTapb_0/uUART/make_RX/receive_count_RNI3H3C\[0\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNI3H3C\[0\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNI0FIJ\[1\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNI0FIJ\[1\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_e2_i_o3_0/B  CoreUARTapb_0/uUART/make_RX/receive_count_e2_i_o3_0/Y  CoreUARTapb_0/uUART/make_RX/receive_count_e2_i_0/A  CoreUARTapb_0/uUART/make_RX/receive_count_e2_i_0/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNO\[2\]/A  CoreUARTapb_0/uUART/make_RX/receive_count_RNO\[2\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/S  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/Y  CORESPI_0/USPI/UTXF/empty_out_RNIDPPD2/B  CORESPI_0/USPI/UTXF/empty_out_RNIDPPD2/Y  CORESPI_0/USPI/UTXF/empty_out_RNI7CD97/A  CORESPI_0/USPI/UTXF/empty_out_RNI7CD97/Y  CORESPI_0/USPI/UTXF/rd_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[13\]/CLK  BUS_INTERFACE_0/p2/count\[13\]/Q  BUS_INTERFACE_0/p2/count_RNIP1Q8\[13\]/B  BUS_INTERFACE_0/p2/count_RNIP1Q8\[13\]/Y  BUS_INTERFACE_0/p2/count_RNI182M\[15\]/C  BUS_INTERFACE_0/p2/count_RNI182M\[15\]/Y  BUS_INTERFACE_0/p2/count_RNIF8B22\[15\]/B  BUS_INTERFACE_0/p2/count_RNIF8B22\[15\]/Y  BUS_INTERFACE_0/p2/count_RNIGC5B4\[27\]/B  BUS_INTERFACE_0/p2/count_RNIGC5B4\[27\]/Y  BUS_INTERFACE_0/p2/count_RNI2KJF4\[28\]/B  BUS_INTERFACE_0/p2/count_RNI2KJF4\[28\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[30\]/B  BUS_INTERFACE_0/p2/count_RNO_0\[30\]/Y  BUS_INTERFACE_0/p2/count\[30\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/stxs_state_RNIKVP22/B  CORESPI_0/USPI/UCC/stxs_state_RNIKVP22/Y  CORESPI_0/USPI/UCC/stxs_state_RNIJ37Q2/C  CORESPI_0/USPI/UCC/stxs_state_RNIJ37Q2/Y  CORESPI_0/USPI/UCC/stxs_bitsel\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[17\]/CLK  BUS_INTERFACE_0/p1/count\[17\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_50/C  BUS_INTERFACE_0/p1/un3_count_1_I_50/Y  BUS_INTERFACE_0/p1/un3_count_1_I_54/C  BUS_INTERFACE_0/p1/un3_count_1_I_54/Y  BUS_INTERFACE_0/p1/un3_count_1_I_55/B  BUS_INTERFACE_0/p1/un3_count_1_I_55/Y  BUS_INTERFACE_0/p1/un3_count_1_I_56/A  BUS_INTERFACE_0/p1/un3_count_1_I_56/Y  BUS_INTERFACE_0/p1/count_RNO\[19\]/C  BUS_INTERFACE_0/p1/count_RNO\[19\]/Y  BUS_INTERFACE_0/p1/count\[19\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[17\]/CLK  BUS_INTERFACE_0/p/count\[17\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_50/C  BUS_INTERFACE_0/p/un3_count_1_I_50/Y  BUS_INTERFACE_0/p/un3_count_1_I_54/C  BUS_INTERFACE_0/p/un3_count_1_I_54/Y  BUS_INTERFACE_0/p/un3_count_1_I_55/B  BUS_INTERFACE_0/p/un3_count_1_I_55/Y  BUS_INTERFACE_0/p/un3_count_1_I_56/A  BUS_INTERFACE_0/p/un3_count_1_I_56/Y  BUS_INTERFACE_0/p/count_RNO\[19\]/C  BUS_INTERFACE_0/p/count_RNO\[19\]/Y  BUS_INTERFACE_0/p/count\[19\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[10\]/CLK  BUS_INTERFACE_0/hit_count\[10\]/Q  BUS_INTERFACE_0/hit_count_RNIQHF41\[11\]/A  BUS_INTERFACE_0/hit_count_RNIQHF41\[11\]/Y  BUS_INTERFACE_0/hit_count_RNIN7ML4\[11\]/B  BUS_INTERFACE_0/hit_count_RNIN7ML4\[11\]/Y  BUS_INTERFACE_0/hit_count_RNITE7I8\[11\]/A  BUS_INTERFACE_0/hit_count_RNITE7I8\[11\]/Y  BUS_INTERFACE_0/hit_count_RNO\[14\]/C  BUS_INTERFACE_0/hit_count_RNO\[14\]/Y  BUS_INTERFACE_0/hit_count\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[0\]/CLK  CORESPI_0/USPI/URF/control1\[0\]/Q  CORESPI_0/USPI/UCC/cfg_enable_P1_RNIDQUT/A  CORESPI_0/USPI/UCC/cfg_enable_P1_RNIDQUT/Y  CORESPI_0/USPI/UCC/stxs_state_RNIHTLP1/A  CORESPI_0/USPI/UCC/stxs_state_RNIHTLP1/Y  CORESPI_0/USPI/UCC/stxs_state_RNIKVP22/A  CORESPI_0/USPI/UCC/stxs_state_RNIKVP22/Y  CORESPI_0/USPI/UCC/stxs_state_RNIJ37Q2/C  CORESPI_0/USPI/UCC/stxs_state_RNIJ37Q2/Y  CORESPI_0/USPI/UCC/stxs_bitsel\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/PulseWidth\[20\]/CLK  BUS_INTERFACE_0/PulseWidth\[20\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_53/A  BUS_INTERFACE_0/modulator/pwm6_0_I_53/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_59/C  BUS_INTERFACE_0/modulator/pwm6_0_I_59/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_62/B  BUS_INTERFACE_0/modulator/pwm6_0_I_62/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_63/A  BUS_INTERFACE_0/modulator/pwm6_0_I_63/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_64/A  BUS_INTERFACE_0/modulator/pwm6_0_I_64/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_65/A  BUS_INTERFACE_0/modulator/pwm6_0_I_65/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/C  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_fiforead/CLK  CORESPI_0/USPI/UCC/mtx_fiforead/Q  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/B  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/Y  CORESPI_0/USPI/UTXF/empty_out_RNIDPPD2/B  CORESPI_0/USPI/UTXF/empty_out_RNIDPPD2/Y  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_1/B  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_1/Y  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_10/B  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_10/Y  CORESPI_0/USPI/UTXF/empty_out_RNI7CD97/C  CORESPI_0/USPI/UTXF/empty_out_RNI7CD97/Y  CORESPI_0/USPI/UTXF/rd_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth1\[2\]/CLK  BUS_INTERFACE_0/pulseWidth1\[2\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_128/B  BUS_INTERFACE_0/p/pwm6_0_I_128/Y  BUS_INTERFACE_0/p/pwm6_0_I_132/C  BUS_INTERFACE_0/p/pwm6_0_I_132/Y  BUS_INTERFACE_0/p/pwm6_0_I_136/A  BUS_INTERFACE_0/p/pwm6_0_I_136/Y  BUS_INTERFACE_0/p/pwm6_0_I_137/A  BUS_INTERFACE_0/p/pwm6_0_I_137/Y  BUS_INTERFACE_0/p/pwm6_0_G_6/A  BUS_INTERFACE_0/p/pwm6_0_G_6/Y  BUS_INTERFACE_0/p/pwm6_0_G_8/B  BUS_INTERFACE_0/p/pwm6_0_G_8/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/B  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth2\[2\]/CLK  BUS_INTERFACE_0/pulseWidth2\[2\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_128/B  BUS_INTERFACE_0/p1/pwm6_0_I_128/Y  BUS_INTERFACE_0/p1/pwm6_0_I_132/C  BUS_INTERFACE_0/p1/pwm6_0_I_132/Y  BUS_INTERFACE_0/p1/pwm6_0_I_136/A  BUS_INTERFACE_0/p1/pwm6_0_I_136/Y  BUS_INTERFACE_0/p1/pwm6_0_I_137/A  BUS_INTERFACE_0/p1/pwm6_0_I_137/Y  BUS_INTERFACE_0/p1/pwm6_0_G_6/A  BUS_INTERFACE_0/p1/pwm6_0_G_6/Y  BUS_INTERFACE_0/p1/pwm6_0_G_8/B  BUS_INTERFACE_0/p1/pwm6_0_G_8/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/B  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[3\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[3\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNI81ED\[3\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNI81ED\[3\]/Y  CORESPI_0/USPI/UCC/stxs_state_RNIHTLP1/B  CORESPI_0/USPI/UCC/stxs_state_RNIHTLP1/Y  CORESPI_0/USPI/UCC/stxs_state_RNIKVP22/A  CORESPI_0/USPI/UCC/stxs_state_RNIKVP22/Y  CORESPI_0/USPI/UCC/stxs_state_RNIJ37Q2/C  CORESPI_0/USPI/UCC/stxs_state_RNIJ37Q2/Y  CORESPI_0/USPI/UCC/stxs_bitsel\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/counter_q\[1\]/CLK  CORESPI_0/USPI/UTXF/counter_q\[1\]/Q  CORESPI_0/USPI/UTXF/un1_counter_q_1_dec_I_5/B  CORESPI_0/USPI/UTXF/un1_counter_q_1_dec_I_5/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNO\[1\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNO\[1\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m\[1\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m\[1\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNIQJEE\[1\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNIQJEE\[1\]/Y  CORESPI_0/USPI/UTXF/full_out_RNO_0/B  CORESPI_0/USPI/UTXF/full_out_RNO_0/Y  CORESPI_0/USPI/UTXF/full_out_RNO/A  CORESPI_0/USPI/UTXF/full_out_RNO/Y  CORESPI_0/USPI/UTXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[15\]/CLK  BUS_INTERFACE_0/p3/count\[15\]/Q  BUS_INTERFACE_0/p3/count_RNIAT352\[15\]/B  BUS_INTERFACE_0/p3/count_RNIAT352\[15\]/Y  BUS_INTERFACE_0/p3/count_RNI7GDS3\[15\]/A  BUS_INTERFACE_0/p3/count_RNI7GDS3\[15\]/Y  BUS_INTERFACE_0/p3/count_RNIOJ4P7\[15\]/A  BUS_INTERFACE_0/p3/count_RNIOJ4P7\[15\]/Y  BUS_INTERFACE_0/p3/count_RNIQA4QA\[26\]/B  BUS_INTERFACE_0/p3/count_RNIQA4QA\[26\]/Y  BUS_INTERFACE_0/p3/count_RNO\[31\]/A  BUS_INTERFACE_0/p3/count_RNO\[31\]/Y  BUS_INTERFACE_0/p3/count\[31\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_clock_RNIOESC/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_clock_RNIOESC/Y  CoreUARTapb_0/uUART/make_TX/xmit_state_RNIGN7L\[3\]/B  CoreUARTapb_0/uUART/make_TX/xmit_state_RNIGN7L\[3\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_state_RNIVSP41\[3\]/A  CoreUARTapb_0/uUART/make_TX/xmit_state_RNIVSP41\[3\]/Y  CoreUARTapb_0/uUART/make_TX/tx_parity_RNO_0/A  CoreUARTapb_0/uUART/make_TX/tx_parity_RNO_0/Y  CoreUARTapb_0/uUART/make_TX/tx_parity/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[6\]/CLK  BUS_INTERFACE_0/p1/count\[6\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_120/B  BUS_INTERFACE_0/p1/pwm6_0_I_120/Y  BUS_INTERFACE_0/p1/pwm6_0_G_3/A  BUS_INTERFACE_0/p1/pwm6_0_G_3/Y  BUS_INTERFACE_0/p1/pwm6_0_G_5/B  BUS_INTERFACE_0/p1/pwm6_0_G_5/Y  BUS_INTERFACE_0/p1/pwm6_0_G_8/A  BUS_INTERFACE_0/p1/pwm6_0_G_8/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/B  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[6\]/CLK  BUS_INTERFACE_0/p/count\[6\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_120/B  BUS_INTERFACE_0/p/pwm6_0_I_120/Y  BUS_INTERFACE_0/p/pwm6_0_G_3/A  BUS_INTERFACE_0/p/pwm6_0_G_3/Y  BUS_INTERFACE_0/p/pwm6_0_G_5/B  BUS_INTERFACE_0/p/pwm6_0_G_5/Y  BUS_INTERFACE_0/p/pwm6_0_G_8/A  BUS_INTERFACE_0/p/pwm6_0_G_8/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/B  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth1\[11\]/CLK  BUS_INTERFACE_0/pulseWidth1\[11\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_96/A  BUS_INTERFACE_0/p/pwm6_0_I_96/Y  BUS_INTERFACE_0/p/pwm6_0_I_102/C  BUS_INTERFACE_0/p/pwm6_0_I_102/Y  BUS_INTERFACE_0/p/pwm6_0_I_105/B  BUS_INTERFACE_0/p/pwm6_0_I_105/Y  BUS_INTERFACE_0/p/pwm6_0_I_106/A  BUS_INTERFACE_0/p/pwm6_0_I_106/Y  BUS_INTERFACE_0/p/pwm6_0_I_107/B  BUS_INTERFACE_0/p/pwm6_0_I_107/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/A  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth2\[11\]/CLK  BUS_INTERFACE_0/pulseWidth2\[11\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_96/A  BUS_INTERFACE_0/p1/pwm6_0_I_96/Y  BUS_INTERFACE_0/p1/pwm6_0_I_102/C  BUS_INTERFACE_0/p1/pwm6_0_I_102/Y  BUS_INTERFACE_0/p1/pwm6_0_I_105/B  BUS_INTERFACE_0/p1/pwm6_0_I_105/Y  BUS_INTERFACE_0/p1/pwm6_0_I_106/A  BUS_INTERFACE_0/p1/pwm6_0_I_106/Y  BUS_INTERFACE_0/p1/pwm6_0_I_107/B  BUS_INTERFACE_0/p1/pwm6_0_I_107/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/A  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[17\]/CLK  BUS_INTERFACE_0/modulator/count\[17\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_50/C  BUS_INTERFACE_0/modulator/un3_count_1_I_50/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_80/C  BUS_INTERFACE_0/modulator/un3_count_1_I_80/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i/B  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_3/A  BUS_INTERFACE_0/modulator/un3_count_1_G_3/Y  BUS_INTERFACE_0/modulator/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[13\]/CLK  BUS_INTERFACE_0/modulator/count\[13\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_101/A  BUS_INTERFACE_0/modulator/pwm6_0_I_101/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_105/C  BUS_INTERFACE_0/modulator/pwm6_0_I_105/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_106/A  BUS_INTERFACE_0/modulator/pwm6_0_I_106/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_107/B  BUS_INTERFACE_0/modulator/pwm6_0_I_107/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/C  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q3/CLK  CORESPI_0/USPI/UCC/clock_rx_q3/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1_0/B  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1_0/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[15\]/B  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[15\]/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth1\[7\]/CLK  BUS_INTERFACE_0/pulseWidth1\[7\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_111/B  BUS_INTERFACE_0/p/pwm6_0_I_111/Y  BUS_INTERFACE_0/p/pwm6_0_I_113/C  BUS_INTERFACE_0/p/pwm6_0_I_113/Y  BUS_INTERFACE_0/p/pwm6_0_I_115/B  BUS_INTERFACE_0/p/pwm6_0_I_115/Y  BUS_INTERFACE_0/p/pwm6_0_G_6/B  BUS_INTERFACE_0/p/pwm6_0_G_6/Y  BUS_INTERFACE_0/p/pwm6_0_G_8/B  BUS_INTERFACE_0/p/pwm6_0_G_8/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/B  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth2\[7\]/CLK  BUS_INTERFACE_0/pulseWidth2\[7\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_111/B  BUS_INTERFACE_0/p1/pwm6_0_I_111/Y  BUS_INTERFACE_0/p1/pwm6_0_I_113/C  BUS_INTERFACE_0/p1/pwm6_0_I_113/Y  BUS_INTERFACE_0/p1/pwm6_0_I_115/B  BUS_INTERFACE_0/p1/pwm6_0_I_115/Y  BUS_INTERFACE_0/p1/pwm6_0_G_6/B  BUS_INTERFACE_0/p1/pwm6_0_G_6/Y  BUS_INTERFACE_0/p1/pwm6_0_G_8/B  BUS_INTERFACE_0/p1/pwm6_0_G_8/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/B  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[5\]/CLK  BUS_INTERFACE_0/hit_count\[5\]/Q  BUS_INTERFACE_0/hit_count_RNI4MFL1\[5\]/B  BUS_INTERFACE_0/hit_count_RNI4MFL1\[5\]/Y  BUS_INTERFACE_0/hit_count_RNIKQQK3\[25\]/C  BUS_INTERFACE_0/hit_count_RNIKQQK3\[25\]/Y  BUS_INTERFACE_0/hit_count_RNITE7I8\[11\]/B  BUS_INTERFACE_0/hit_count_RNITE7I8\[11\]/Y  BUS_INTERFACE_0/hit_count_RNO\[14\]/C  BUS_INTERFACE_0/hit_count_RNO\[14\]/Y  BUS_INTERFACE_0/hit_count\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[7\]/CLK  BUS_INTERFACE_0/hit_count\[7\]/Q  BUS_INTERFACE_0/hit_count_RNI81OQ\[9\]/A  BUS_INTERFACE_0/hit_count_RNI81OQ\[9\]/Y  BUS_INTERFACE_0/hit_count_RNIKQQK3\[25\]/A  BUS_INTERFACE_0/hit_count_RNIKQQK3\[25\]/Y  BUS_INTERFACE_0/hit_count_RNITE7I8\[11\]/B  BUS_INTERFACE_0/hit_count_RNITE7I8\[11\]/Y  BUS_INTERFACE_0/hit_count_RNO\[14\]/C  BUS_INTERFACE_0/hit_count_RNO\[14\]/Y  BUS_INTERFACE_0/hit_count\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_count\[0\]/CLK  CORESPI_0/USPI/UCC/spi_clk_count\[0\]/Q  CORESPI_0/USPI/UCC/spi_clk_count_RNIVO56\[1\]/B  CORESPI_0/USPI/UCC/spi_clk_count_RNIVO56\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNI0N89\[2\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNI0N89\[2\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNI2MBC\[3\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNI2MBC\[3\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNI5MEF\[4\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNI5MEF\[4\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNI9NHI\[5\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNI9NHI\[5\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO_0\[7\]/B  CORESPI_0/USPI/UCC/spi_clk_count_RNO_0\[7\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[7\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[7\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[1\]/CLK  BUS_INTERFACE_0/modulator/count\[1\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_10/B  BUS_INTERFACE_0/modulator/un3_count_1_I_10/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_30/A  BUS_INTERFACE_0/modulator/un3_count_1_I_30/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_36/A  BUS_INTERFACE_0/modulator/un3_count_1_I_36/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_37/A  BUS_INTERFACE_0/modulator/un3_count_1_I_37/Y  BUS_INTERFACE_0/modulator/count\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[1\]/CLK  BUS_INTERFACE_0/modulator/count\[1\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_10/B  BUS_INTERFACE_0/modulator/un3_count_1_I_10/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_30/A  BUS_INTERFACE_0/modulator/un3_count_1_I_30/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_39/A  BUS_INTERFACE_0/modulator/un3_count_1_I_39/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_40/A  BUS_INTERFACE_0/modulator/un3_count_1_I_40/Y  BUS_INTERFACE_0/modulator/count\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[1\]/CLK  BUS_INTERFACE_0/modulator/count\[1\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_10/B  BUS_INTERFACE_0/modulator/un3_count_1_I_10/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_30/A  BUS_INTERFACE_0/modulator/un3_count_1_I_30/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_31/A  BUS_INTERFACE_0/modulator/un3_count_1_I_31/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_32/A  BUS_INTERFACE_0/modulator/un3_count_1_I_32/Y  BUS_INTERFACE_0/modulator/count\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[1\]/CLK  BUS_INTERFACE_0/modulator/count\[1\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_10/B  BUS_INTERFACE_0/modulator/un3_count_1_I_10/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_30/A  BUS_INTERFACE_0/modulator/un3_count_1_I_30/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_48/A  BUS_INTERFACE_0/modulator/un3_count_1_I_48/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_49/A  BUS_INTERFACE_0/modulator/un3_count_1_I_49/Y  BUS_INTERFACE_0/modulator/count\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[8\]/CLK  BUS_INTERFACE_0/p2/count\[8\]/Q  BUS_INTERFACE_0/p2/count_RNI1FTB\[8\]/B  BUS_INTERFACE_0/p2/count_RNI1FTB\[8\]/Y  BUS_INTERFACE_0/p2/count_RNIEIK01\[10\]/C  BUS_INTERFACE_0/p2/count_RNIEIK01\[10\]/Y  BUS_INTERFACE_0/p2/count_RNIGTB42\[2\]/B  BUS_INTERFACE_0/p2/count_RNIGTB42\[2\]/Y  BUS_INTERFACE_0/p2/count_RNIGC5B4\[27\]/A  BUS_INTERFACE_0/p2/count_RNIGC5B4\[27\]/Y  BUS_INTERFACE_0/p2/count_RNI2KJF4\[28\]/B  BUS_INTERFACE_0/p2/count_RNI2KJF4\[28\]/Y  BUS_INTERFACE_0/p2/count\[29\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/S  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/Y  CORESPI_0/USPI/UTXF/empty_out_RNIDPPD2/B  CORESPI_0/USPI/UTXF/empty_out_RNIDPPD2/Y  CORESPI_0/USPI/UTXF/rd_pointer_q_RNO\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNO\[0\]/Y  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[17\]/CLK  BUS_INTERFACE_0/modulator/count\[17\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_89/B  BUS_INTERFACE_0/modulator/pwm6_0_I_89/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_91/A  BUS_INTERFACE_0/modulator/pwm6_0_I_91/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_95/B  BUS_INTERFACE_0/modulator/pwm6_0_I_95/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_107/C  BUS_INTERFACE_0/modulator/pwm6_0_I_107/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/C  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[9\]/CLK  BUS_INTERFACE_0/modulator/count\[9\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_119/B  BUS_INTERFACE_0/modulator/pwm6_0_I_119/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_124/C  BUS_INTERFACE_0/modulator/pwm6_0_I_124/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_126/B  BUS_INTERFACE_0/modulator/pwm6_0_I_126/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_138/C  BUS_INTERFACE_0/modulator/pwm6_0_I_138/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/B  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[8\]/CLK  BUS_INTERFACE_0/p2/count\[8\]/Q  BUS_INTERFACE_0/p2/count_RNI1FTB\[8\]/B  BUS_INTERFACE_0/p2/count_RNI1FTB\[8\]/Y  BUS_INTERFACE_0/p2/count_RNIEIK01\[10\]/C  BUS_INTERFACE_0/p2/count_RNIEIK01\[10\]/Y  BUS_INTERFACE_0/p2/count_RNIGTB42\[2\]/B  BUS_INTERFACE_0/p2/count_RNIGTB42\[2\]/Y  BUS_INTERFACE_0/p2/count_RNIRSO82\[12\]/A  BUS_INTERFACE_0/p2/count_RNIRSO82\[12\]/Y  BUS_INTERFACE_0/p2/count_RNI7T5D2\[13\]/B  BUS_INTERFACE_0/p2/count_RNI7T5D2\[13\]/Y  BUS_INTERFACE_0/p2/count\[14\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[15\]/CLK  BUS_INTERFACE_0/p1/count\[15\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_50/A  BUS_INTERFACE_0/p1/un3_count_1_I_50/Y  BUS_INTERFACE_0/p1/un3_count_1_I_54/C  BUS_INTERFACE_0/p1/un3_count_1_I_54/Y  BUS_INTERFACE_0/p1/un3_count_1_I_55/B  BUS_INTERFACE_0/p1/un3_count_1_I_55/Y  BUS_INTERFACE_0/p1/un3_count_1_I_56/A  BUS_INTERFACE_0/p1/un3_count_1_I_56/Y  BUS_INTERFACE_0/p1/count_RNO\[19\]/C  BUS_INTERFACE_0/p1/count_RNO\[19\]/Y  BUS_INTERFACE_0/p1/count\[19\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[15\]/CLK  BUS_INTERFACE_0/p/count\[15\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_50/A  BUS_INTERFACE_0/p/un3_count_1_I_50/Y  BUS_INTERFACE_0/p/un3_count_1_I_54/C  BUS_INTERFACE_0/p/un3_count_1_I_54/Y  BUS_INTERFACE_0/p/un3_count_1_I_55/B  BUS_INTERFACE_0/p/un3_count_1_I_55/Y  BUS_INTERFACE_0/p/un3_count_1_I_56/A  BUS_INTERFACE_0/p/un3_count_1_I_56/Y  BUS_INTERFACE_0/p/count_RNO\[19\]/C  BUS_INTERFACE_0/p/count_RNO\[19\]/Y  BUS_INTERFACE_0/p/count\[19\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[22\]/CLK  BUS_INTERFACE_0/p2/count\[22\]/Q  BUS_INTERFACE_0/p2/count_RNIN1S8\[21\]/B  BUS_INTERFACE_0/p2/count_RNIN1S8\[21\]/Y  BUS_INTERFACE_0/p2/count_RNIHHKQ\[26\]/C  BUS_INTERFACE_0/p2/count_RNIHHKQ\[26\]/Y  BUS_INTERFACE_0/p2/count_RNIF8B22\[15\]/C  BUS_INTERFACE_0/p2/count_RNIF8B22\[15\]/Y  BUS_INTERFACE_0/p2/count_RNIGC5B4\[27\]/B  BUS_INTERFACE_0/p2/count_RNIGC5B4\[27\]/Y  BUS_INTERFACE_0/p2/count_RNI2KJF4\[28\]/B  BUS_INTERFACE_0/p2/count_RNI2KJF4\[28\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[30\]/B  BUS_INTERFACE_0/p2/count_RNO_0\[30\]/Y  BUS_INTERFACE_0/p2/count\[30\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[6\]/CLK  BUS_INTERFACE_0/p1/count\[6\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_109/A  BUS_INTERFACE_0/p1/pwm6_0_I_109/Y  BUS_INTERFACE_0/p1/pwm6_0_I_113/B  BUS_INTERFACE_0/p1/pwm6_0_I_113/Y  BUS_INTERFACE_0/p1/pwm6_0_I_115/B  BUS_INTERFACE_0/p1/pwm6_0_I_115/Y  BUS_INTERFACE_0/p1/pwm6_0_G_6/B  BUS_INTERFACE_0/p1/pwm6_0_G_6/Y  BUS_INTERFACE_0/p1/pwm6_0_G_8/B  BUS_INTERFACE_0/p1/pwm6_0_G_8/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/B  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[6\]/CLK  BUS_INTERFACE_0/p/count\[6\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_109/A  BUS_INTERFACE_0/p/pwm6_0_I_109/Y  BUS_INTERFACE_0/p/pwm6_0_I_113/B  BUS_INTERFACE_0/p/pwm6_0_I_113/Y  BUS_INTERFACE_0/p/pwm6_0_I_115/B  BUS_INTERFACE_0/p/pwm6_0_I_115/Y  BUS_INTERFACE_0/p/pwm6_0_G_6/B  BUS_INTERFACE_0/p/pwm6_0_G_6/Y  BUS_INTERFACE_0/p/pwm6_0_G_8/B  BUS_INTERFACE_0/p/pwm6_0_G_8/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/B  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[7\]/CLK  BUS_INTERFACE_0/modulator/count\[7\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_122/A  BUS_INTERFACE_0/modulator/pwm6_0_I_122/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_125/B  BUS_INTERFACE_0/modulator/pwm6_0_I_125/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_126/A  BUS_INTERFACE_0/modulator/pwm6_0_I_126/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_138/C  BUS_INTERFACE_0/modulator/pwm6_0_I_138/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/B  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[16\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[16\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIF11J\[16\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIF11J\[16\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIMTQL1\[16\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIMTQL1\[16\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_14/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_14/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/stxs_state_RNIV3DN/A  CORESPI_0/USPI/UCC/stxs_state_RNIV3DN/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[7\]/S  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[7\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[7\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[7\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/stxs_state_RNIV3DN/A  CORESPI_0/USPI/UCC/stxs_state_RNIV3DN/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[10\]/S  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[10\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[10\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[10\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/stxs_state_RNIV3DN/A  CORESPI_0/USPI/UCC/stxs_state_RNIV3DN/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[11\]/S  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[11\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[11\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[11\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/stxs_state_RNIV3DN/A  CORESPI_0/USPI/UCC/stxs_state_RNIV3DN/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[14\]/S  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[14\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[14\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[14\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/stxs_state_RNIV3DN/A  CORESPI_0/USPI/UCC/stxs_state_RNIV3DN/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[23\]/S  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[23\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[23\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[23\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[23\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/stxs_state_RNIV3DN/A  CORESPI_0/USPI/UCC/stxs_state_RNIV3DN/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[27\]/S  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[27\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[27\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[27\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[27\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/stxs_state_RNIV3DN/A  CORESPI_0/USPI/UCC/stxs_state_RNIV3DN/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[30\]/S  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[30\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[30\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[30\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[30\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/stxs_state_RNIV3DN/A  CORESPI_0/USPI/UCC/stxs_state_RNIV3DN/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[13\]/S  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[13\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[13\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[13\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/stxs_state_RNIV3DN/A  CORESPI_0/USPI/UCC/stxs_state_RNIV3DN/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[3\]/S  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[3\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[3\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[3\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[16\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[16\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIF11J\[16\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIF11J\[16\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIMTQL1\[16\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIMTQL1\[16\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_14/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_14/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[16\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[16\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIJL9S\[16\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIJL9S\[16\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIMTQL1\[16\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIMTQL1\[16\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_14/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_14/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[7\]/CLK  BUS_INTERFACE_0/p1/count\[7\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_117/A  BUS_INTERFACE_0/p1/pwm6_0_I_117/Y  BUS_INTERFACE_0/p1/pwm6_0_I_121/C  BUS_INTERFACE_0/p1/pwm6_0_I_121/Y  BUS_INTERFACE_0/p1/pwm6_0_G_3/C  BUS_INTERFACE_0/p1/pwm6_0_G_3/Y  BUS_INTERFACE_0/p1/pwm6_0_G_5/B  BUS_INTERFACE_0/p1/pwm6_0_G_5/Y  BUS_INTERFACE_0/p1/pwm6_0_G_8/A  BUS_INTERFACE_0/p1/pwm6_0_G_8/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/B  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[7\]/CLK  BUS_INTERFACE_0/p/count\[7\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_117/A  BUS_INTERFACE_0/p/pwm6_0_I_117/Y  BUS_INTERFACE_0/p/pwm6_0_I_121/C  BUS_INTERFACE_0/p/pwm6_0_I_121/Y  BUS_INTERFACE_0/p/pwm6_0_G_3/C  BUS_INTERFACE_0/p/pwm6_0_G_3/Y  BUS_INTERFACE_0/p/pwm6_0_G_5/B  BUS_INTERFACE_0/p/pwm6_0_G_5/Y  BUS_INTERFACE_0/p/pwm6_0_G_8/A  BUS_INTERFACE_0/p/pwm6_0_G_8/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/B  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[21\]/CLK  BUS_INTERFACE_0/p2/count\[21\]/Q  BUS_INTERFACE_0/p2/count_RNIN1S8\[21\]/A  BUS_INTERFACE_0/p2/count_RNIN1S8\[21\]/Y  BUS_INTERFACE_0/p2/count_RNIHHKQ\[26\]/C  BUS_INTERFACE_0/p2/count_RNIHHKQ\[26\]/Y  BUS_INTERFACE_0/p2/count_RNIF8B22\[15\]/C  BUS_INTERFACE_0/p2/count_RNIF8B22\[15\]/Y  BUS_INTERFACE_0/p2/count_RNIGC5B4\[27\]/B  BUS_INTERFACE_0/p2/count_RNIGC5B4\[27\]/Y  BUS_INTERFACE_0/p2/count_RNI2KJF4\[28\]/B  BUS_INTERFACE_0/p2/count_RNI2KJF4\[28\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[30\]/B  BUS_INTERFACE_0/p2/count_RNO_0\[30\]/Y  BUS_INTERFACE_0/p2/count\[30\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[16\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[16\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIJL9S\[16\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIJL9S\[16\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIMTQL1\[16\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIMTQL1\[16\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_14/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_14/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[20\]/CLK  BUS_INTERFACE_0/modulator/count\[20\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_57/B  BUS_INTERFACE_0/modulator/pwm6_0_I_57/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_62/A  BUS_INTERFACE_0/modulator/pwm6_0_I_62/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_63/A  BUS_INTERFACE_0/modulator/pwm6_0_I_63/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_64/A  BUS_INTERFACE_0/modulator/pwm6_0_I_64/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_65/A  BUS_INTERFACE_0/modulator/pwm6_0_I_65/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/C  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[16\]/CLK  BUS_INTERFACE_0/modulator/count\[16\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_87/B  BUS_INTERFACE_0/modulator/pwm6_0_I_87/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_88/C  BUS_INTERFACE_0/modulator/pwm6_0_I_88/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_95/A  BUS_INTERFACE_0/modulator/pwm6_0_I_95/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_107/C  BUS_INTERFACE_0/modulator/pwm6_0_I_107/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/C  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[15\]/CLK  BUS_INTERFACE_0/modulator/count\[15\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_50/A  BUS_INTERFACE_0/modulator/un3_count_1_I_50/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_80/C  BUS_INTERFACE_0/modulator/un3_count_1_I_80/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i/B  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_3/A  BUS_INTERFACE_0/modulator/un3_count_1_G_3/Y  BUS_INTERFACE_0/modulator/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_clock_RNIOESC/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_clock_RNIOESC/Y  CoreUARTapb_0/uUART/make_TX/xmit_state_RNIGN7L\[3\]/B  CoreUARTapb_0/uUART/make_TX/xmit_state_RNIGN7L\[3\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_state_RNIVSP41\[3\]/A  CoreUARTapb_0/uUART/make_TX/xmit_state_RNIVSP41\[3\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO\[4\]/A  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO\[4\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_state\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[8\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[8\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIT6GH\[12\]/C  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIT6GH\[12\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNINL0T\[9\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNINL0T\[9\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJE592_0\[9\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJE592_0\[9\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_1\[12\]/S  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_1\[12\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/C  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[8\]/CLK  BUS_INTERFACE_0/p2/count\[8\]/Q  BUS_INTERFACE_0/p2/count_RNI1FTB\[8\]/B  BUS_INTERFACE_0/p2/count_RNI1FTB\[8\]/Y  BUS_INTERFACE_0/p2/count_RNIEIK01\[10\]/C  BUS_INTERFACE_0/p2/count_RNIEIK01\[10\]/Y  BUS_INTERFACE_0/p2/count_RNIGTB42\[2\]/B  BUS_INTERFACE_0/p2/count_RNIGTB42\[2\]/Y  BUS_INTERFACE_0/p2/count_RNIIE733\[18\]/A  BUS_INTERFACE_0/p2/count_RNIIE733\[18\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[20\]/B  BUS_INTERFACE_0/p2/count_RNO_0\[20\]/Y  BUS_INTERFACE_0/p2/count\[20\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/receive_count\[1\]/CLK  CoreUARTapb_0/uUART/make_RX/receive_count\[1\]/Q  CoreUARTapb_0/uUART/make_RX/receive_count_RNIRSTE\[1\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNIRSTE\[1\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNIQSCM\[3\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNIQSCM\[3\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNITDG21\[3\]/A  CoreUARTapb_0/uUART/make_RX/receive_count_RNITDG21\[3\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNIRUOD1\[0\]/C  CoreUARTapb_0/uUART/make_RX/rx_state_RNIRUOD1\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift\[8\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_state/CLK  CORESPI_0/USPI/UCC/stxs_state/Q  CORESPI_0/USPI/UCC/stxs_state_RNIV3DN/B  CORESPI_0/USPI/UCC/stxs_state_RNIV3DN/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO_4\[16\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO_4\[16\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO_2\[16\]/C  CORESPI_0/USPI/UCC/stxs_datareg_RNO_2\[16\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[16\]/C  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[16\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[16\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[9\]/CLK  BUS_INTERFACE_0/p1/count\[9\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_33/A  BUS_INTERFACE_0/p1/un3_count_1_I_33/Y  BUS_INTERFACE_0/p1/un3_count_1_I_54/A  BUS_INTERFACE_0/p1/un3_count_1_I_54/Y  BUS_INTERFACE_0/p1/un3_count_1_I_61/B  BUS_INTERFACE_0/p1/un3_count_1_I_61/Y  BUS_INTERFACE_0/p1/un3_count_1_I_62/A  BUS_INTERFACE_0/p1/un3_count_1_I_62/Y  BUS_INTERFACE_0/p1/count\[21\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[9\]/CLK  BUS_INTERFACE_0/p1/count\[9\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_33/A  BUS_INTERFACE_0/p1/un3_count_1_I_33/Y  BUS_INTERFACE_0/p1/un3_count_1_I_54/A  BUS_INTERFACE_0/p1/un3_count_1_I_54/Y  BUS_INTERFACE_0/p1/un3_count_1_I_64/B  BUS_INTERFACE_0/p1/un3_count_1_I_64/Y  BUS_INTERFACE_0/p1/un3_count_1_I_65/A  BUS_INTERFACE_0/p1/un3_count_1_I_65/Y  BUS_INTERFACE_0/p1/count\[22\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[9\]/CLK  BUS_INTERFACE_0/p1/count\[9\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_33/A  BUS_INTERFACE_0/p1/un3_count_1_I_33/Y  BUS_INTERFACE_0/p1/un3_count_1_I_54/A  BUS_INTERFACE_0/p1/un3_count_1_I_54/Y  BUS_INTERFACE_0/p1/un3_count_1_I_69/B  BUS_INTERFACE_0/p1/un3_count_1_I_69/Y  BUS_INTERFACE_0/p1/un3_count_1_I_70/A  BUS_INTERFACE_0/p1/un3_count_1_I_70/Y  BUS_INTERFACE_0/p1/count\[23\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[9\]/CLK  BUS_INTERFACE_0/p1/count\[9\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_33/A  BUS_INTERFACE_0/p1/un3_count_1_I_33/Y  BUS_INTERFACE_0/p1/un3_count_1_I_54/A  BUS_INTERFACE_0/p1/un3_count_1_I_54/Y  BUS_INTERFACE_0/p1/un3_count_1_I_73/B  BUS_INTERFACE_0/p1/un3_count_1_I_73/Y  BUS_INTERFACE_0/p1/un3_count_1_I_74/A  BUS_INTERFACE_0/p1/un3_count_1_I_74/Y  BUS_INTERFACE_0/p1/count\[24\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[9\]/CLK  BUS_INTERFACE_0/p1/count\[9\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_33/A  BUS_INTERFACE_0/p1/un3_count_1_I_33/Y  BUS_INTERFACE_0/p1/un3_count_1_I_54/A  BUS_INTERFACE_0/p1/un3_count_1_I_54/Y  BUS_INTERFACE_0/p1/un3_count_1_I_76/B  BUS_INTERFACE_0/p1/un3_count_1_I_76/Y  BUS_INTERFACE_0/p1/un3_count_1_I_77/A  BUS_INTERFACE_0/p1/un3_count_1_I_77/Y  BUS_INTERFACE_0/p1/count\[25\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[9\]/CLK  BUS_INTERFACE_0/p/count\[9\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_33/A  BUS_INTERFACE_0/p/un3_count_1_I_33/Y  BUS_INTERFACE_0/p/un3_count_1_I_54/A  BUS_INTERFACE_0/p/un3_count_1_I_54/Y  BUS_INTERFACE_0/p/un3_count_1_I_61/B  BUS_INTERFACE_0/p/un3_count_1_I_61/Y  BUS_INTERFACE_0/p/un3_count_1_I_62/A  BUS_INTERFACE_0/p/un3_count_1_I_62/Y  BUS_INTERFACE_0/p/count\[21\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[9\]/CLK  BUS_INTERFACE_0/p/count\[9\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_33/A  BUS_INTERFACE_0/p/un3_count_1_I_33/Y  BUS_INTERFACE_0/p/un3_count_1_I_54/A  BUS_INTERFACE_0/p/un3_count_1_I_54/Y  BUS_INTERFACE_0/p/un3_count_1_I_64/B  BUS_INTERFACE_0/p/un3_count_1_I_64/Y  BUS_INTERFACE_0/p/un3_count_1_I_65/A  BUS_INTERFACE_0/p/un3_count_1_I_65/Y  BUS_INTERFACE_0/p/count\[22\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[9\]/CLK  BUS_INTERFACE_0/p/count\[9\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_33/A  BUS_INTERFACE_0/p/un3_count_1_I_33/Y  BUS_INTERFACE_0/p/un3_count_1_I_54/A  BUS_INTERFACE_0/p/un3_count_1_I_54/Y  BUS_INTERFACE_0/p/un3_count_1_I_69/B  BUS_INTERFACE_0/p/un3_count_1_I_69/Y  BUS_INTERFACE_0/p/un3_count_1_I_70/A  BUS_INTERFACE_0/p/un3_count_1_I_70/Y  BUS_INTERFACE_0/p/count\[23\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[9\]/CLK  BUS_INTERFACE_0/p/count\[9\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_33/A  BUS_INTERFACE_0/p/un3_count_1_I_33/Y  BUS_INTERFACE_0/p/un3_count_1_I_54/A  BUS_INTERFACE_0/p/un3_count_1_I_54/Y  BUS_INTERFACE_0/p/un3_count_1_I_73/B  BUS_INTERFACE_0/p/un3_count_1_I_73/Y  BUS_INTERFACE_0/p/un3_count_1_I_74/A  BUS_INTERFACE_0/p/un3_count_1_I_74/Y  BUS_INTERFACE_0/p/count\[24\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[9\]/CLK  BUS_INTERFACE_0/p/count\[9\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_33/A  BUS_INTERFACE_0/p/un3_count_1_I_33/Y  BUS_INTERFACE_0/p/un3_count_1_I_54/A  BUS_INTERFACE_0/p/un3_count_1_I_54/Y  BUS_INTERFACE_0/p/un3_count_1_I_76/B  BUS_INTERFACE_0/p/un3_count_1_I_76/Y  BUS_INTERFACE_0/p/un3_count_1_I_77/A  BUS_INTERFACE_0/p/un3_count_1_I_77/Y  BUS_INTERFACE_0/p/count\[25\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[4\]/CLK  BUS_INTERFACE_0/modulator/count\[4\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_130/B  BUS_INTERFACE_0/modulator/pwm6_0_I_130/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_135/C  BUS_INTERFACE_0/modulator/pwm6_0_I_135/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_137/B  BUS_INTERFACE_0/modulator/pwm6_0_I_137/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_138/B  BUS_INTERFACE_0/modulator/pwm6_0_I_138/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/B  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[2\]/CLK  BUS_INTERFACE_0/p1/count\[2\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_10/C  BUS_INTERFACE_0/p1/un3_count_1_I_10/Y  BUS_INTERFACE_0/p1/un3_count_1_I_30/A  BUS_INTERFACE_0/p1/un3_count_1_I_30/Y  BUS_INTERFACE_0/p1/un3_count_1_I_36/A  BUS_INTERFACE_0/p1/un3_count_1_I_36/Y  BUS_INTERFACE_0/p1/un3_count_1_I_37/A  BUS_INTERFACE_0/p1/un3_count_1_I_37/Y  BUS_INTERFACE_0/p1/count\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[2\]/CLK  BUS_INTERFACE_0/p1/count\[2\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_10/C  BUS_INTERFACE_0/p1/un3_count_1_I_10/Y  BUS_INTERFACE_0/p1/un3_count_1_I_30/A  BUS_INTERFACE_0/p1/un3_count_1_I_30/Y  BUS_INTERFACE_0/p1/un3_count_1_I_39/A  BUS_INTERFACE_0/p1/un3_count_1_I_39/Y  BUS_INTERFACE_0/p1/un3_count_1_I_40/A  BUS_INTERFACE_0/p1/un3_count_1_I_40/Y  BUS_INTERFACE_0/p1/count\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[2\]/CLK  BUS_INTERFACE_0/p1/count\[2\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_10/C  BUS_INTERFACE_0/p1/un3_count_1_I_10/Y  BUS_INTERFACE_0/p1/un3_count_1_I_30/A  BUS_INTERFACE_0/p1/un3_count_1_I_30/Y  BUS_INTERFACE_0/p1/un3_count_1_I_31/A  BUS_INTERFACE_0/p1/un3_count_1_I_31/Y  BUS_INTERFACE_0/p1/un3_count_1_I_32/A  BUS_INTERFACE_0/p1/un3_count_1_I_32/Y  BUS_INTERFACE_0/p1/count\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[2\]/CLK  BUS_INTERFACE_0/p1/count\[2\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_10/C  BUS_INTERFACE_0/p1/un3_count_1_I_10/Y  BUS_INTERFACE_0/p1/un3_count_1_I_30/A  BUS_INTERFACE_0/p1/un3_count_1_I_30/Y  BUS_INTERFACE_0/p1/un3_count_1_I_45/A  BUS_INTERFACE_0/p1/un3_count_1_I_45/Y  BUS_INTERFACE_0/p1/un3_count_1_I_46/A  BUS_INTERFACE_0/p1/un3_count_1_I_46/Y  BUS_INTERFACE_0/p1/count\[16\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[2\]/CLK  BUS_INTERFACE_0/p/count\[2\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_10/C  BUS_INTERFACE_0/p/un3_count_1_I_10/Y  BUS_INTERFACE_0/p/un3_count_1_I_30/A  BUS_INTERFACE_0/p/un3_count_1_I_30/Y  BUS_INTERFACE_0/p/un3_count_1_I_36/A  BUS_INTERFACE_0/p/un3_count_1_I_36/Y  BUS_INTERFACE_0/p/un3_count_1_I_37/A  BUS_INTERFACE_0/p/un3_count_1_I_37/Y  BUS_INTERFACE_0/p/count\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[2\]/CLK  BUS_INTERFACE_0/p/count\[2\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_10/C  BUS_INTERFACE_0/p/un3_count_1_I_10/Y  BUS_INTERFACE_0/p/un3_count_1_I_30/A  BUS_INTERFACE_0/p/un3_count_1_I_30/Y  BUS_INTERFACE_0/p/un3_count_1_I_39/A  BUS_INTERFACE_0/p/un3_count_1_I_39/Y  BUS_INTERFACE_0/p/un3_count_1_I_40/A  BUS_INTERFACE_0/p/un3_count_1_I_40/Y  BUS_INTERFACE_0/p/count\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[2\]/CLK  BUS_INTERFACE_0/p/count\[2\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_10/C  BUS_INTERFACE_0/p/un3_count_1_I_10/Y  BUS_INTERFACE_0/p/un3_count_1_I_30/A  BUS_INTERFACE_0/p/un3_count_1_I_30/Y  BUS_INTERFACE_0/p/un3_count_1_I_31/A  BUS_INTERFACE_0/p/un3_count_1_I_31/Y  BUS_INTERFACE_0/p/un3_count_1_I_32/A  BUS_INTERFACE_0/p/un3_count_1_I_32/Y  BUS_INTERFACE_0/p/count\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[2\]/CLK  BUS_INTERFACE_0/p/count\[2\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_10/C  BUS_INTERFACE_0/p/un3_count_1_I_10/Y  BUS_INTERFACE_0/p/un3_count_1_I_30/A  BUS_INTERFACE_0/p/un3_count_1_I_30/Y  BUS_INTERFACE_0/p/un3_count_1_I_45/A  BUS_INTERFACE_0/p/un3_count_1_I_45/Y  BUS_INTERFACE_0/p/un3_count_1_I_46/A  BUS_INTERFACE_0/p/un3_count_1_I_46/Y  BUS_INTERFACE_0/p/count\[16\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth1\[5\]/CLK  BUS_INTERFACE_0/pulseWidth1\[5\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_118/A  BUS_INTERFACE_0/p/pwm6_0_I_118/Y  BUS_INTERFACE_0/p/pwm6_0_I_120/C  BUS_INTERFACE_0/p/pwm6_0_I_120/Y  BUS_INTERFACE_0/p/pwm6_0_G_3/A  BUS_INTERFACE_0/p/pwm6_0_G_3/Y  BUS_INTERFACE_0/p/pwm6_0_G_5/B  BUS_INTERFACE_0/p/pwm6_0_G_5/Y  BUS_INTERFACE_0/p/pwm6_0_G_8/A  BUS_INTERFACE_0/p/pwm6_0_G_8/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/B  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth2\[5\]/CLK  BUS_INTERFACE_0/pulseWidth2\[5\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_118/A  BUS_INTERFACE_0/p1/pwm6_0_I_118/Y  BUS_INTERFACE_0/p1/pwm6_0_I_120/C  BUS_INTERFACE_0/p1/pwm6_0_I_120/Y  BUS_INTERFACE_0/p1/pwm6_0_G_3/A  BUS_INTERFACE_0/p1/pwm6_0_G_3/Y  BUS_INTERFACE_0/p1/pwm6_0_G_5/B  BUS_INTERFACE_0/p1/pwm6_0_G_5/Y  BUS_INTERFACE_0/p1/pwm6_0_G_8/A  BUS_INTERFACE_0/p1/pwm6_0_G_8/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/B  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[21\]/CLK  BUS_INTERFACE_0/modulator/count\[21\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_59/A  BUS_INTERFACE_0/modulator/pwm6_0_I_59/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_62/B  BUS_INTERFACE_0/modulator/pwm6_0_I_62/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_63/A  BUS_INTERFACE_0/modulator/pwm6_0_I_63/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_64/A  BUS_INTERFACE_0/modulator/pwm6_0_I_64/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_65/A  BUS_INTERFACE_0/modulator/pwm6_0_I_65/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/C  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[9\]/CLK  BUS_INTERFACE_0/p1/count\[9\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_33/A  BUS_INTERFACE_0/p1/un3_count_1_I_33/Y  BUS_INTERFACE_0/p1/un3_count_1_I_44/A  BUS_INTERFACE_0/p1/un3_count_1_I_44/Y  BUS_INTERFACE_0/p1/un3_count_1_I_48/B  BUS_INTERFACE_0/p1/un3_count_1_I_48/Y  BUS_INTERFACE_0/p1/un3_count_1_I_49/A  BUS_INTERFACE_0/p1/un3_count_1_I_49/Y  BUS_INTERFACE_0/p1/count_RNO\[17\]/C  BUS_INTERFACE_0/p1/count_RNO\[17\]/Y  BUS_INTERFACE_0/p1/count\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[9\]/CLK  BUS_INTERFACE_0/p/count\[9\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_33/A  BUS_INTERFACE_0/p/un3_count_1_I_33/Y  BUS_INTERFACE_0/p/un3_count_1_I_44/A  BUS_INTERFACE_0/p/un3_count_1_I_44/Y  BUS_INTERFACE_0/p/un3_count_1_I_48/B  BUS_INTERFACE_0/p/un3_count_1_I_48/Y  BUS_INTERFACE_0/p/un3_count_1_I_49/A  BUS_INTERFACE_0/p/un3_count_1_I_49/Y  BUS_INTERFACE_0/p/count_RNO\[17\]/C  BUS_INTERFACE_0/p/count_RNO\[17\]/Y  BUS_INTERFACE_0/p/count\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[9\]/CLK  BUS_INTERFACE_0/modulator/count\[9\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_33/A  BUS_INTERFACE_0/modulator/un3_count_1_I_33/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_44/A  BUS_INTERFACE_0/modulator/un3_count_1_I_44/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_45/B  BUS_INTERFACE_0/modulator/un3_count_1_I_45/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_46/A  BUS_INTERFACE_0/modulator/un3_count_1_I_46/Y  BUS_INTERFACE_0/modulator/count_RNO\[16\]/C  BUS_INTERFACE_0/modulator/count_RNO\[16\]/Y  BUS_INTERFACE_0/modulator/count\[16\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[9\]/CLK  BUS_INTERFACE_0/p1/count\[9\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_33/A  BUS_INTERFACE_0/p1/un3_count_1_I_33/Y  BUS_INTERFACE_0/p1/un3_count_1_I_44/A  BUS_INTERFACE_0/p1/un3_count_1_I_44/Y  BUS_INTERFACE_0/p1/un3_count_1_I_52/B  BUS_INTERFACE_0/p1/un3_count_1_I_52/Y  BUS_INTERFACE_0/p1/un3_count_1_I_53/A  BUS_INTERFACE_0/p1/un3_count_1_I_53/Y  BUS_INTERFACE_0/p1/count_RNO\[18\]/C  BUS_INTERFACE_0/p1/count_RNO\[18\]/Y  BUS_INTERFACE_0/p1/count\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[9\]/CLK  BUS_INTERFACE_0/p/count\[9\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_33/A  BUS_INTERFACE_0/p/un3_count_1_I_33/Y  BUS_INTERFACE_0/p/un3_count_1_I_44/A  BUS_INTERFACE_0/p/un3_count_1_I_44/Y  BUS_INTERFACE_0/p/un3_count_1_I_52/B  BUS_INTERFACE_0/p/un3_count_1_I_52/Y  BUS_INTERFACE_0/p/un3_count_1_I_53/A  BUS_INTERFACE_0/p/un3_count_1_I_53/Y  BUS_INTERFACE_0/p/count_RNO\[18\]/C  BUS_INTERFACE_0/p/count_RNO\[18\]/Y  BUS_INTERFACE_0/p/count\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/receive_count\[2\]/CLK  CoreUARTapb_0/uUART/make_RX/receive_count\[2\]/Q  CoreUARTapb_0/uUART/make_RX/receive_count_RNIRSTE\[1\]/A  CoreUARTapb_0/uUART/make_RX/receive_count_RNIRSTE\[1\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNIQSCM\[3\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNIQSCM\[3\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNITDG21\[3\]/A  CoreUARTapb_0/uUART/make_RX/receive_count_RNITDG21\[3\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNIRUOD1\[0\]/C  CoreUARTapb_0/uUART/make_RX/rx_state_RNIRUOD1\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift\[8\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/empty_out/CLK  CORESPI_0/USPI/UTXF/empty_out/Q  CORESPI_0/USPI/UTXF/empty_out_RNIG6AF1/B  CORESPI_0/USPI/UTXF/empty_out_RNIG6AF1/Y  CORESPI_0/USPI/UTXF/counter_q_RNIUGKH1\[0\]/A  CORESPI_0/USPI/UTXF/counter_q_RNIUGKH1\[0\]/Y  CORESPI_0/USPI/UTXF/counter_q_RNI8FJK4\[0\]/B  CORESPI_0/USPI/UTXF/counter_q_RNI8FJK4\[0\]/Y  CORESPI_0/USPI/UTXF/full_out_RNO_0/C  CORESPI_0/USPI/UTXF/full_out_RNO_0/Y  CORESPI_0/USPI/UTXF/full_out_RNO/A  CORESPI_0/USPI/UTXF/full_out_RNO/Y  CORESPI_0/USPI/UTXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/empty_out/CLK  CORESPI_0/USPI/UTXF/empty_out/Q  CORESPI_0/USPI/UTXF/empty_out_RNIG6AF1/B  CORESPI_0/USPI/UTXF/empty_out_RNIG6AF1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNO\[3\]/S  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNO\[3\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m\[3\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m\[3\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNISLEE\[3\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNISLEE\[3\]/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/C  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[18\]/CLK  BUS_INTERFACE_0/modulator/count\[18\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_93/A  BUS_INTERFACE_0/modulator/pwm6_0_I_93/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_94/B  BUS_INTERFACE_0/modulator/pwm6_0_I_94/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_95/C  BUS_INTERFACE_0/modulator/pwm6_0_I_95/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_107/C  BUS_INTERFACE_0/modulator/pwm6_0_I_107/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/C  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[19\]/CLK  BUS_INTERFACE_0/hit_count\[19\]/Q  BUS_INTERFACE_0/hit_count_RNIIAG41_0\[16\]/A  BUS_INTERFACE_0/hit_count_RNIIAG41_0\[16\]/Y  BUS_INTERFACE_0/hit_count_RNIN7ML4\[11\]/A  BUS_INTERFACE_0/hit_count_RNIN7ML4\[11\]/Y  BUS_INTERFACE_0/hit_count_RNITE7I8\[11\]/A  BUS_INTERFACE_0/hit_count_RNITE7I8\[11\]/Y  BUS_INTERFACE_0/hit_count_RNO\[14\]/C  BUS_INTERFACE_0/hit_count_RNO\[14\]/Y  BUS_INTERFACE_0/hit_count\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/empty_out/CLK  CORESPI_0/USPI/UTXF/empty_out/Q  CORESPI_0/USPI/UTXF/empty_out_RNIG6AF1/B  CORESPI_0/USPI/UTXF/empty_out_RNIG6AF1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNO\[3\]/S  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNO\[3\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m\[3\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m\[3\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNISLEE\[3\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNISLEE\[3\]/Y  CORESPI_0/USPI/UTXF/full_out_RNO/C  CORESPI_0/USPI/UTXF/full_out_RNO/Y  CORESPI_0/USPI/UTXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[7\]/CLK  BUS_INTERFACE_0/p1/count\[7\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_111/A  BUS_INTERFACE_0/p1/pwm6_0_I_111/Y  BUS_INTERFACE_0/p1/pwm6_0_I_113/C  BUS_INTERFACE_0/p1/pwm6_0_I_113/Y  BUS_INTERFACE_0/p1/pwm6_0_I_115/B  BUS_INTERFACE_0/p1/pwm6_0_I_115/Y  BUS_INTERFACE_0/p1/pwm6_0_G_6/B  BUS_INTERFACE_0/p1/pwm6_0_G_6/Y  BUS_INTERFACE_0/p1/pwm6_0_G_8/B  BUS_INTERFACE_0/p1/pwm6_0_G_8/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/B  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[7\]/CLK  BUS_INTERFACE_0/p/count\[7\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_111/A  BUS_INTERFACE_0/p/pwm6_0_I_111/Y  BUS_INTERFACE_0/p/pwm6_0_I_113/C  BUS_INTERFACE_0/p/pwm6_0_I_113/Y  BUS_INTERFACE_0/p/pwm6_0_I_115/B  BUS_INTERFACE_0/p/pwm6_0_I_115/Y  BUS_INTERFACE_0/p/pwm6_0_G_6/B  BUS_INTERFACE_0/p/pwm6_0_G_6/Y  BUS_INTERFACE_0/p/pwm6_0_G_8/B  BUS_INTERFACE_0/p/pwm6_0_G_8/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/B  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[18\]/CLK  BUS_INTERFACE_0/p3/count\[18\]/Q  BUS_INTERFACE_0/p3/count_RNITI9N1\[18\]/B  BUS_INTERFACE_0/p3/count_RNITI9N1\[18\]/Y  BUS_INTERFACE_0/p3/count_RNI7GDS3\[15\]/B  BUS_INTERFACE_0/p3/count_RNI7GDS3\[15\]/Y  BUS_INTERFACE_0/p3/count_RNIOJ4P7\[15\]/A  BUS_INTERFACE_0/p3/count_RNIOJ4P7\[15\]/Y  BUS_INTERFACE_0/p3/count_RNIQA4QA\[26\]/B  BUS_INTERFACE_0/p3/count_RNIQA4QA\[26\]/Y  BUS_INTERFACE_0/p3/count_RNO\[31\]/A  BUS_INTERFACE_0/p3/count_RNO\[31\]/Y  BUS_INTERFACE_0/p3/count\[31\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[8\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[8\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIT6GH\[12\]/C  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIT6GH\[12\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNINL0T\[9\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNINL0T\[9\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJE592\[9\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJE592\[9\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[3\]/S  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[3\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[3\]/C  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[3\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[20\]/CLK  BUS_INTERFACE_0/modulator/count\[20\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_60/C  BUS_INTERFACE_0/modulator/un3_count_1_I_60/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_84/A  BUS_INTERFACE_0/modulator/un3_count_1_I_84/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i/A  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_3/A  BUS_INTERFACE_0/modulator/un3_count_1_G_3/Y  BUS_INTERFACE_0/modulator/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/Q  CoreUARTapb_0/uUART/make_RX/receive_count_RNI3H3C\[0\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNI3H3C\[0\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNITDG21\[3\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNITDG21\[3\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNIRUOD1\[0\]/C  CoreUARTapb_0/uUART/make_RX/rx_state_RNIRUOD1\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift\[8\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[8\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[8\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIT6GH\[12\]/C  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIT6GH\[12\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNINL0T\[9\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNINL0T\[9\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJE592\[9\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJE592\[9\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[2\]/S  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[2\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[2\]/C  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[2\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[8\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[8\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIT6GH\[12\]/C  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIT6GH\[12\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNINL0T\[9\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNINL0T\[9\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJE592\[9\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJE592\[9\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[1\]/S  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[1\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[1\]/C  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[1\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[2\]/CLK  BUS_INTERFACE_0/modulator/count\[2\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_133/A  BUS_INTERFACE_0/modulator/pwm6_0_I_133/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_136/B  BUS_INTERFACE_0/modulator/pwm6_0_I_136/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_137/A  BUS_INTERFACE_0/modulator/pwm6_0_I_137/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_138/B  BUS_INTERFACE_0/modulator/pwm6_0_I_138/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/B  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[2\]/CLK  BUS_INTERFACE_0/p2/count\[2\]/Q  BUS_INTERFACE_0/p2/count_RNIE9QN\[2\]/A  BUS_INTERFACE_0/p2/count_RNIE9QN\[2\]/Y  BUS_INTERFACE_0/p2/count_RNITSL91\[6\]/B  BUS_INTERFACE_0/p2/count_RNITSL91\[6\]/Y  BUS_INTERFACE_0/p2/count_RNO_1\[9\]/C  BUS_INTERFACE_0/p2/count_RNO_1\[9\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[9\]/A  BUS_INTERFACE_0/p2/count_RNO_0\[9\]/Y  BUS_INTERFACE_0/p2/count_RNO\[9\]/C  BUS_INTERFACE_0/p2/count_RNO\[9\]/Y  BUS_INTERFACE_0/p2/count\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[29\]/CLK  BUS_INTERFACE_0/p1/count\[29\]/Q  BUS_INTERFACE_0/p1/count_RNI1Q1M\[26\]/B  BUS_INTERFACE_0/p1/count_RNI1Q1M\[26\]/Y  BUS_INTERFACE_0/p1/count_RNIN72C1\[22\]/A  BUS_INTERFACE_0/p1/count_RNIN72C1\[22\]/Y  BUS_INTERFACE_0/p1/count_RNIO0HP1\[2\]/C  BUS_INTERFACE_0/p1/count_RNIO0HP1\[2\]/Y  BUS_INTERFACE_0/p1/count_RNI2DD74\[11\]/C  BUS_INTERFACE_0/p1/count_RNI2DD74\[11\]/Y  BUS_INTERFACE_0/p1/count_RNO\[0\]/B  BUS_INTERFACE_0/p1/count_RNO\[0\]/Y  BUS_INTERFACE_0/p1/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[29\]/CLK  BUS_INTERFACE_0/p/count\[29\]/Q  BUS_INTERFACE_0/p/count_RNIVKA6\[26\]/B  BUS_INTERFACE_0/p/count_RNIVKA6\[26\]/Y  BUS_INTERFACE_0/p/count_RNIJTJC\[22\]/A  BUS_INTERFACE_0/p/count_RNIJTJC\[22\]/Y  BUS_INTERFACE_0/p/count_RNIGVOO\[2\]/C  BUS_INTERFACE_0/p/count_RNIGVOO\[2\]/Y  BUS_INTERFACE_0/p/count_RNII8QH1\[11\]/C  BUS_INTERFACE_0/p/count_RNII8QH1\[11\]/Y  BUS_INTERFACE_0/p/count_RNO\[0\]/B  BUS_INTERFACE_0/p/count_RNO\[0\]/Y  BUS_INTERFACE_0/p/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[9\]/CLK  BUS_INTERFACE_0/modulator/count\[9\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_33/A  BUS_INTERFACE_0/modulator/un3_count_1_I_33/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_54/A  BUS_INTERFACE_0/modulator/un3_count_1_I_54/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_55/B  BUS_INTERFACE_0/modulator/un3_count_1_I_55/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_56/A  BUS_INTERFACE_0/modulator/un3_count_1_I_56/Y  BUS_INTERFACE_0/modulator/count\[19\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_wa3/A  CORESPI_0/USPI/UTXF/fifo_mem_q_wa3/Y  CORESPI_0/USPI/UTXF/full_out_RNIF3JT1/B  CORESPI_0/USPI/UTXF/full_out_RNIF3JT1/Y  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_1/B  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_1/Y  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_10/B  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_10/Y  CORESPI_0/USPI/UTXF/wr_pointer_q_RNO\[1\]/C  CORESPI_0/USPI/UTXF/wr_pointer_q_RNO\[1\]/Y  CORESPI_0/USPI/UTXF/wr_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[5\]/CLK  BUS_INTERFACE_0/p1/count\[5\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_108/A  BUS_INTERFACE_0/p1/pwm6_0_I_108/Y  BUS_INTERFACE_0/p1/pwm6_0_I_113/A  BUS_INTERFACE_0/p1/pwm6_0_I_113/Y  BUS_INTERFACE_0/p1/pwm6_0_I_115/B  BUS_INTERFACE_0/p1/pwm6_0_I_115/Y  BUS_INTERFACE_0/p1/pwm6_0_G_6/B  BUS_INTERFACE_0/p1/pwm6_0_G_6/Y  BUS_INTERFACE_0/p1/pwm6_0_G_8/B  BUS_INTERFACE_0/p1/pwm6_0_G_8/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/B  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[5\]/CLK  BUS_INTERFACE_0/p/count\[5\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_108/A  BUS_INTERFACE_0/p/pwm6_0_I_108/Y  BUS_INTERFACE_0/p/pwm6_0_I_113/A  BUS_INTERFACE_0/p/pwm6_0_I_113/Y  BUS_INTERFACE_0/p/pwm6_0_I_115/B  BUS_INTERFACE_0/p/pwm6_0_I_115/Y  BUS_INTERFACE_0/p/pwm6_0_G_6/B  BUS_INTERFACE_0/p/pwm6_0_G_6/Y  BUS_INTERFACE_0/p/pwm6_0_G_8/B  BUS_INTERFACE_0/p/pwm6_0_G_8/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/B  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[0\]/CLK  BUS_INTERFACE_0/p3/count\[0\]/Q  BUS_INTERFACE_0/p3/count_RNIEA811_0\[2\]/C  BUS_INTERFACE_0/p3/count_RNIEA811_0\[2\]/Y  BUS_INTERFACE_0/p3/count_RNI93EN1\[6\]/C  BUS_INTERFACE_0/p3/count_RNI93EN1\[6\]/Y  BUS_INTERFACE_0/p3/count_RNI5RP33\[4\]/A  BUS_INTERFACE_0/p3/count_RNI5RP33\[4\]/Y  BUS_INTERFACE_0/p3/count_RNO_1\[9\]/B  BUS_INTERFACE_0/p3/count_RNO_1\[9\]/Y  BUS_INTERFACE_0/p3/count_RNO\[9\]/C  BUS_INTERFACE_0/p3/count_RNO\[9\]/Y  BUS_INTERFACE_0/p3/count\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[28\]/CLK  BUS_INTERFACE_0/modulator/count\[28\]/Q  BUS_INTERFACE_0/modulator/count_RNIDUGD\[28\]/A  BUS_INTERFACE_0/modulator/count_RNIDUGD\[28\]/Y  BUS_INTERFACE_0/modulator/count_RNINQ2R\[25\]/A  BUS_INTERFACE_0/modulator/count_RNINQ2R\[25\]/Y  BUS_INTERFACE_0/modulator/count_RNIF2IG1\[8\]/C  BUS_INTERFACE_0/modulator/count_RNIF2IG1\[8\]/Y  BUS_INTERFACE_0/modulator/count_RNIA3OA2\[0\]/C  BUS_INTERFACE_0/modulator/count_RNIA3OA2\[0\]/Y  BUS_INTERFACE_0/modulator/count_RNO\[5\]/A  BUS_INTERFACE_0/modulator/count_RNO\[5\]/Y  BUS_INTERFACE_0/modulator/count\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[29\]/CLK  BUS_INTERFACE_0/modulator/count\[29\]/Q  BUS_INTERFACE_0/modulator/count_RNIDVHD\[26\]/B  BUS_INTERFACE_0/modulator/count_RNIDVHD\[26\]/Y  BUS_INTERFACE_0/modulator/count_RNIJM2R\[17\]/A  BUS_INTERFACE_0/modulator/count_RNIJM2R\[17\]/Y  BUS_INTERFACE_0/modulator/count_RNI8KB51\[2\]/C  BUS_INTERFACE_0/modulator/count_RNI8KB51\[2\]/Y  BUS_INTERFACE_0/modulator/count_RNI20SL2\[10\]/C  BUS_INTERFACE_0/modulator/count_RNI20SL2\[10\]/Y  BUS_INTERFACE_0/modulator/count_RNO\[0\]/B  BUS_INTERFACE_0/modulator/count_RNO\[0\]/Y  BUS_INTERFACE_0/modulator/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[19\]/CLK  BUS_INTERFACE_0/modulator/count\[19\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_60/B  BUS_INTERFACE_0/modulator/un3_count_1_I_60/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_84/A  BUS_INTERFACE_0/modulator/un3_count_1_I_84/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i/A  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_3/A  BUS_INTERFACE_0/modulator/un3_count_1_G_3/Y  BUS_INTERFACE_0/modulator/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[22\]/CLK  BUS_INTERFACE_0/modulator/count\[22\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_58/A  BUS_INTERFACE_0/modulator/pwm6_0_I_58/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_62/C  BUS_INTERFACE_0/modulator/pwm6_0_I_62/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_63/A  BUS_INTERFACE_0/modulator/pwm6_0_I_63/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_64/A  BUS_INTERFACE_0/modulator/pwm6_0_I_64/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_65/A  BUS_INTERFACE_0/modulator/pwm6_0_I_65/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/C  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/Q  CoreUARTapb_0/uUART/make_RX/receive_count_RNI3H3C\[0\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNI3H3C\[0\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNI0FIJ\[1\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNI0FIJ\[1\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNO_0\[3\]/A  CoreUARTapb_0/uUART/make_RX/receive_count_RNO_0\[3\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNO\[3\]/C  CoreUARTapb_0/uUART/make_RX/receive_count_RNO\[3\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[16\]/CLK  BUS_INTERFACE_0/p3/count\[16\]/Q  BUS_INTERFACE_0/p3/count_RNITI9N1\[18\]/A  BUS_INTERFACE_0/p3/count_RNITI9N1\[18\]/Y  BUS_INTERFACE_0/p3/count_RNI7GDS3\[15\]/B  BUS_INTERFACE_0/p3/count_RNI7GDS3\[15\]/Y  BUS_INTERFACE_0/p3/count_RNIOJ4P7\[15\]/A  BUS_INTERFACE_0/p3/count_RNIOJ4P7\[15\]/Y  BUS_INTERFACE_0/p3/count_RNIQA4QA\[26\]/B  BUS_INTERFACE_0/p3/count_RNIQA4QA\[26\]/Y  BUS_INTERFACE_0/p3/count_RNO\[31\]/A  BUS_INTERFACE_0/p3/count_RNO\[31\]/Y  BUS_INTERFACE_0/p3/count\[31\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[9\]/CLK  BUS_INTERFACE_0/p1/count\[9\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_119/B  BUS_INTERFACE_0/p1/pwm6_0_I_119/Y  BUS_INTERFACE_0/p1/pwm6_0_I_124/C  BUS_INTERFACE_0/p1/pwm6_0_I_124/Y  BUS_INTERFACE_0/p1/pwm6_0_G_5/A  BUS_INTERFACE_0/p1/pwm6_0_G_5/Y  BUS_INTERFACE_0/p1/pwm6_0_G_8/A  BUS_INTERFACE_0/p1/pwm6_0_G_8/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/B  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[9\]/CLK  BUS_INTERFACE_0/p/count\[9\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_119/B  BUS_INTERFACE_0/p/pwm6_0_I_119/Y  BUS_INTERFACE_0/p/pwm6_0_I_124/C  BUS_INTERFACE_0/p/pwm6_0_I_124/Y  BUS_INTERFACE_0/p/pwm6_0_G_5/A  BUS_INTERFACE_0/p/pwm6_0_G_5/Y  BUS_INTERFACE_0/p/pwm6_0_G_8/A  BUS_INTERFACE_0/p/pwm6_0_G_8/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/B  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[0\]/CLK  BUS_INTERFACE_0/hit_count\[0\]/Q  BUS_INTERFACE_0/hit_count_RNI7C381\[2\]/B  BUS_INTERFACE_0/hit_count_RNI7C381\[2\]/Y  BUS_INTERFACE_0/hit_count_RNI64R22\[4\]/C  BUS_INTERFACE_0/hit_count_RNI64R22\[4\]/Y  BUS_INTERFACE_0/hit_count_RNIN17G2\[5\]/B  BUS_INTERFACE_0/hit_count_RNIN17G2\[5\]/Y  BUS_INTERFACE_0/hit_count_RNO\[6\]/B  BUS_INTERFACE_0/hit_count_RNO\[6\]/Y  BUS_INTERFACE_0/hit_count\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[29\]/CLK  BUS_INTERFACE_0/p1/count\[29\]/Q  BUS_INTERFACE_0/p1/count_RNI1Q1M\[26\]/B  BUS_INTERFACE_0/p1/count_RNI1Q1M\[26\]/Y  BUS_INTERFACE_0/p1/count_RNIN72C1\[22\]/A  BUS_INTERFACE_0/p1/count_RNIN72C1\[22\]/Y  BUS_INTERFACE_0/p1/count_RNIO0HP1\[2\]/C  BUS_INTERFACE_0/p1/count_RNIO0HP1\[2\]/Y  BUS_INTERFACE_0/p1/count_RNI2DD74\[11\]/C  BUS_INTERFACE_0/p1/count_RNI2DD74\[11\]/Y  BUS_INTERFACE_0/p1/count_RNO\[10\]/B  BUS_INTERFACE_0/p1/count_RNO\[10\]/Y  BUS_INTERFACE_0/p1/count\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[29\]/CLK  BUS_INTERFACE_0/p1/count\[29\]/Q  BUS_INTERFACE_0/p1/count_RNI1Q1M\[26\]/B  BUS_INTERFACE_0/p1/count_RNI1Q1M\[26\]/Y  BUS_INTERFACE_0/p1/count_RNIN72C1\[22\]/A  BUS_INTERFACE_0/p1/count_RNIN72C1\[22\]/Y  BUS_INTERFACE_0/p1/count_RNIO0HP1\[2\]/C  BUS_INTERFACE_0/p1/count_RNIO0HP1\[2\]/Y  BUS_INTERFACE_0/p1/count_RNI2DD74\[11\]/C  BUS_INTERFACE_0/p1/count_RNI2DD74\[11\]/Y  BUS_INTERFACE_0/p1/count_RNO\[15\]/B  BUS_INTERFACE_0/p1/count_RNO\[15\]/Y  BUS_INTERFACE_0/p1/count\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[29\]/CLK  BUS_INTERFACE_0/p1/count\[29\]/Q  BUS_INTERFACE_0/p1/count_RNI1Q1M\[26\]/B  BUS_INTERFACE_0/p1/count_RNI1Q1M\[26\]/Y  BUS_INTERFACE_0/p1/count_RNIN72C1\[22\]/A  BUS_INTERFACE_0/p1/count_RNIN72C1\[22\]/Y  BUS_INTERFACE_0/p1/count_RNIO0HP1\[2\]/C  BUS_INTERFACE_0/p1/count_RNIO0HP1\[2\]/Y  BUS_INTERFACE_0/p1/count_RNI2DD74\[11\]/C  BUS_INTERFACE_0/p1/count_RNI2DD74\[11\]/Y  BUS_INTERFACE_0/p1/count_RNO\[17\]/B  BUS_INTERFACE_0/p1/count_RNO\[17\]/Y  BUS_INTERFACE_0/p1/count\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[29\]/CLK  BUS_INTERFACE_0/p1/count\[29\]/Q  BUS_INTERFACE_0/p1/count_RNI1Q1M\[26\]/B  BUS_INTERFACE_0/p1/count_RNI1Q1M\[26\]/Y  BUS_INTERFACE_0/p1/count_RNIN72C1\[22\]/A  BUS_INTERFACE_0/p1/count_RNIN72C1\[22\]/Y  BUS_INTERFACE_0/p1/count_RNIO0HP1\[2\]/C  BUS_INTERFACE_0/p1/count_RNIO0HP1\[2\]/Y  BUS_INTERFACE_0/p1/count_RNI2DD74\[11\]/C  BUS_INTERFACE_0/p1/count_RNI2DD74\[11\]/Y  BUS_INTERFACE_0/p1/count_RNO\[18\]/B  BUS_INTERFACE_0/p1/count_RNO\[18\]/Y  BUS_INTERFACE_0/p1/count\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[29\]/CLK  BUS_INTERFACE_0/p1/count\[29\]/Q  BUS_INTERFACE_0/p1/count_RNI1Q1M\[26\]/B  BUS_INTERFACE_0/p1/count_RNI1Q1M\[26\]/Y  BUS_INTERFACE_0/p1/count_RNIN72C1\[22\]/A  BUS_INTERFACE_0/p1/count_RNIN72C1\[22\]/Y  BUS_INTERFACE_0/p1/count_RNIO0HP1\[2\]/C  BUS_INTERFACE_0/p1/count_RNIO0HP1\[2\]/Y  BUS_INTERFACE_0/p1/count_RNI2DD74\[11\]/C  BUS_INTERFACE_0/p1/count_RNI2DD74\[11\]/Y  BUS_INTERFACE_0/p1/count_RNO\[19\]/B  BUS_INTERFACE_0/p1/count_RNO\[19\]/Y  BUS_INTERFACE_0/p1/count\[19\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[29\]/CLK  BUS_INTERFACE_0/p1/count\[29\]/Q  BUS_INTERFACE_0/p1/count_RNI1Q1M\[26\]/B  BUS_INTERFACE_0/p1/count_RNI1Q1M\[26\]/Y  BUS_INTERFACE_0/p1/count_RNIN72C1\[22\]/A  BUS_INTERFACE_0/p1/count_RNIN72C1\[22\]/Y  BUS_INTERFACE_0/p1/count_RNIO0HP1\[2\]/C  BUS_INTERFACE_0/p1/count_RNIO0HP1\[2\]/Y  BUS_INTERFACE_0/p1/count_RNI2DD74\[11\]/C  BUS_INTERFACE_0/p1/count_RNI2DD74\[11\]/Y  BUS_INTERFACE_0/p1/count_RNO\[20\]/B  BUS_INTERFACE_0/p1/count_RNO\[20\]/Y  BUS_INTERFACE_0/p1/count\[20\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[29\]/CLK  BUS_INTERFACE_0/p1/count\[29\]/Q  BUS_INTERFACE_0/p1/count_RNI1Q1M\[26\]/B  BUS_INTERFACE_0/p1/count_RNI1Q1M\[26\]/Y  BUS_INTERFACE_0/p1/count_RNIN72C1\[22\]/A  BUS_INTERFACE_0/p1/count_RNIN72C1\[22\]/Y  BUS_INTERFACE_0/p1/count_RNIO0HP1\[2\]/C  BUS_INTERFACE_0/p1/count_RNIO0HP1\[2\]/Y  BUS_INTERFACE_0/p1/count_RNI2DD74\[11\]/C  BUS_INTERFACE_0/p1/count_RNI2DD74\[11\]/Y  BUS_INTERFACE_0/p1/count_RNO\[7\]/B  BUS_INTERFACE_0/p1/count_RNO\[7\]/Y  BUS_INTERFACE_0/p1/count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[29\]/CLK  BUS_INTERFACE_0/p/count\[29\]/Q  BUS_INTERFACE_0/p/count_RNIVKA6\[26\]/B  BUS_INTERFACE_0/p/count_RNIVKA6\[26\]/Y  BUS_INTERFACE_0/p/count_RNIJTJC\[22\]/A  BUS_INTERFACE_0/p/count_RNIJTJC\[22\]/Y  BUS_INTERFACE_0/p/count_RNIGVOO\[2\]/C  BUS_INTERFACE_0/p/count_RNIGVOO\[2\]/Y  BUS_INTERFACE_0/p/count_RNII8QH1\[11\]/C  BUS_INTERFACE_0/p/count_RNII8QH1\[11\]/Y  BUS_INTERFACE_0/p/count_RNO\[10\]/B  BUS_INTERFACE_0/p/count_RNO\[10\]/Y  BUS_INTERFACE_0/p/count\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[29\]/CLK  BUS_INTERFACE_0/p/count\[29\]/Q  BUS_INTERFACE_0/p/count_RNIVKA6\[26\]/B  BUS_INTERFACE_0/p/count_RNIVKA6\[26\]/Y  BUS_INTERFACE_0/p/count_RNIJTJC\[22\]/A  BUS_INTERFACE_0/p/count_RNIJTJC\[22\]/Y  BUS_INTERFACE_0/p/count_RNIGVOO\[2\]/C  BUS_INTERFACE_0/p/count_RNIGVOO\[2\]/Y  BUS_INTERFACE_0/p/count_RNII8QH1\[11\]/C  BUS_INTERFACE_0/p/count_RNII8QH1\[11\]/Y  BUS_INTERFACE_0/p/count_RNO\[15\]/B  BUS_INTERFACE_0/p/count_RNO\[15\]/Y  BUS_INTERFACE_0/p/count\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[29\]/CLK  BUS_INTERFACE_0/p/count\[29\]/Q  BUS_INTERFACE_0/p/count_RNIVKA6\[26\]/B  BUS_INTERFACE_0/p/count_RNIVKA6\[26\]/Y  BUS_INTERFACE_0/p/count_RNIJTJC\[22\]/A  BUS_INTERFACE_0/p/count_RNIJTJC\[22\]/Y  BUS_INTERFACE_0/p/count_RNIGVOO\[2\]/C  BUS_INTERFACE_0/p/count_RNIGVOO\[2\]/Y  BUS_INTERFACE_0/p/count_RNII8QH1\[11\]/C  BUS_INTERFACE_0/p/count_RNII8QH1\[11\]/Y  BUS_INTERFACE_0/p/count_RNO\[17\]/B  BUS_INTERFACE_0/p/count_RNO\[17\]/Y  BUS_INTERFACE_0/p/count\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[29\]/CLK  BUS_INTERFACE_0/p/count\[29\]/Q  BUS_INTERFACE_0/p/count_RNIVKA6\[26\]/B  BUS_INTERFACE_0/p/count_RNIVKA6\[26\]/Y  BUS_INTERFACE_0/p/count_RNIJTJC\[22\]/A  BUS_INTERFACE_0/p/count_RNIJTJC\[22\]/Y  BUS_INTERFACE_0/p/count_RNIGVOO\[2\]/C  BUS_INTERFACE_0/p/count_RNIGVOO\[2\]/Y  BUS_INTERFACE_0/p/count_RNII8QH1\[11\]/C  BUS_INTERFACE_0/p/count_RNII8QH1\[11\]/Y  BUS_INTERFACE_0/p/count_RNO\[18\]/B  BUS_INTERFACE_0/p/count_RNO\[18\]/Y  BUS_INTERFACE_0/p/count\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[29\]/CLK  BUS_INTERFACE_0/p/count\[29\]/Q  BUS_INTERFACE_0/p/count_RNIVKA6\[26\]/B  BUS_INTERFACE_0/p/count_RNIVKA6\[26\]/Y  BUS_INTERFACE_0/p/count_RNIJTJC\[22\]/A  BUS_INTERFACE_0/p/count_RNIJTJC\[22\]/Y  BUS_INTERFACE_0/p/count_RNIGVOO\[2\]/C  BUS_INTERFACE_0/p/count_RNIGVOO\[2\]/Y  BUS_INTERFACE_0/p/count_RNII8QH1\[11\]/C  BUS_INTERFACE_0/p/count_RNII8QH1\[11\]/Y  BUS_INTERFACE_0/p/count_RNO\[19\]/B  BUS_INTERFACE_0/p/count_RNO\[19\]/Y  BUS_INTERFACE_0/p/count\[19\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[29\]/CLK  BUS_INTERFACE_0/p/count\[29\]/Q  BUS_INTERFACE_0/p/count_RNIVKA6\[26\]/B  BUS_INTERFACE_0/p/count_RNIVKA6\[26\]/Y  BUS_INTERFACE_0/p/count_RNIJTJC\[22\]/A  BUS_INTERFACE_0/p/count_RNIJTJC\[22\]/Y  BUS_INTERFACE_0/p/count_RNIGVOO\[2\]/C  BUS_INTERFACE_0/p/count_RNIGVOO\[2\]/Y  BUS_INTERFACE_0/p/count_RNII8QH1\[11\]/C  BUS_INTERFACE_0/p/count_RNII8QH1\[11\]/Y  BUS_INTERFACE_0/p/count_RNO\[20\]/B  BUS_INTERFACE_0/p/count_RNO\[20\]/Y  BUS_INTERFACE_0/p/count\[20\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[29\]/CLK  BUS_INTERFACE_0/p/count\[29\]/Q  BUS_INTERFACE_0/p/count_RNIVKA6\[26\]/B  BUS_INTERFACE_0/p/count_RNIVKA6\[26\]/Y  BUS_INTERFACE_0/p/count_RNIJTJC\[22\]/A  BUS_INTERFACE_0/p/count_RNIJTJC\[22\]/Y  BUS_INTERFACE_0/p/count_RNIGVOO\[2\]/C  BUS_INTERFACE_0/p/count_RNIGVOO\[2\]/Y  BUS_INTERFACE_0/p/count_RNII8QH1\[11\]/C  BUS_INTERFACE_0/p/count_RNII8QH1\[11\]/Y  BUS_INTERFACE_0/p/count_RNO\[7\]/B  BUS_INTERFACE_0/p/count_RNO\[7\]/Y  BUS_INTERFACE_0/p/count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/wr_pointer_q\[1\]/CLK  CORESPI_0/USPI/UTXF/wr_pointer_q\[1\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_wa3/B  CORESPI_0/USPI/UTXF/fifo_mem_q_wa3/Y  CORESPI_0/USPI/UTXF/full_out_RNIF3JT1/B  CORESPI_0/USPI/UTXF/full_out_RNIF3JT1/Y  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_1/B  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_1/Y  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_10/B  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_10/Y  CORESPI_0/USPI/UTXF/wr_pointer_q_RNO\[1\]/C  CORESPI_0/USPI/UTXF/wr_pointer_q_RNO\[1\]/Y  CORESPI_0/USPI/UTXF/wr_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[10\]/CLK  BUS_INTERFACE_0/p3/count\[10\]/Q  BUS_INTERFACE_0/p3/count_RNI2TV31\[1\]/C  BUS_INTERFACE_0/p3/count_RNI2TV31\[1\]/Y  BUS_INTERFACE_0/p3/count_RNIRHBG2\[1\]/C  BUS_INTERFACE_0/p3/count_RNIRHBG2\[1\]/Y  BUS_INTERFACE_0/p3/count_RNIBT95B\[1\]/A  BUS_INTERFACE_0/p3/count_RNIBT95B\[1\]/Y  BUS_INTERFACE_0/p3/count_RNII07UB\[3\]/C  BUS_INTERFACE_0/p3/count_RNII07UB\[3\]/Y  BUS_INTERFACE_0/p3/count_RNO\[0\]/B  BUS_INTERFACE_0/p3/count_RNO\[0\]/Y  BUS_INTERFACE_0/p3/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[8\]/CLK  BUS_INTERFACE_0/p1/count\[8\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_110/A  BUS_INTERFACE_0/p1/pwm6_0_I_110/Y  BUS_INTERFACE_0/p1/pwm6_0_I_114/B  BUS_INTERFACE_0/p1/pwm6_0_I_114/Y  BUS_INTERFACE_0/p1/pwm6_0_I_115/A  BUS_INTERFACE_0/p1/pwm6_0_I_115/Y  BUS_INTERFACE_0/p1/pwm6_0_G_6/B  BUS_INTERFACE_0/p1/pwm6_0_G_6/Y  BUS_INTERFACE_0/p1/pwm6_0_G_8/B  BUS_INTERFACE_0/p1/pwm6_0_G_8/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/B  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[8\]/CLK  BUS_INTERFACE_0/p/count\[8\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_110/A  BUS_INTERFACE_0/p/pwm6_0_I_110/Y  BUS_INTERFACE_0/p/pwm6_0_I_114/B  BUS_INTERFACE_0/p/pwm6_0_I_114/Y  BUS_INTERFACE_0/p/pwm6_0_I_115/A  BUS_INTERFACE_0/p/pwm6_0_I_115/Y  BUS_INTERFACE_0/p/pwm6_0_G_6/B  BUS_INTERFACE_0/p/pwm6_0_G_6/Y  BUS_INTERFACE_0/p/pwm6_0_G_8/B  BUS_INTERFACE_0/p/pwm6_0_G_8/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/B  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[29\]/CLK  BUS_INTERFACE_0/modulator/count\[29\]/Q  BUS_INTERFACE_0/modulator/count_RNIDVHD\[26\]/B  BUS_INTERFACE_0/modulator/count_RNIDVHD\[26\]/Y  BUS_INTERFACE_0/modulator/count_RNIJM2R\[17\]/A  BUS_INTERFACE_0/modulator/count_RNIJM2R\[17\]/Y  BUS_INTERFACE_0/modulator/count_RNI8KB51\[2\]/C  BUS_INTERFACE_0/modulator/count_RNI8KB51\[2\]/Y  BUS_INTERFACE_0/modulator/count_RNI20SL2\[10\]/C  BUS_INTERFACE_0/modulator/count_RNI20SL2\[10\]/Y  BUS_INTERFACE_0/modulator/count_RNO\[7\]/B  BUS_INTERFACE_0/modulator/count_RNO\[7\]/Y  BUS_INTERFACE_0/modulator/count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[29\]/CLK  BUS_INTERFACE_0/modulator/count\[29\]/Q  BUS_INTERFACE_0/modulator/count_RNIDVHD\[26\]/B  BUS_INTERFACE_0/modulator/count_RNIDVHD\[26\]/Y  BUS_INTERFACE_0/modulator/count_RNIJM2R\[17\]/A  BUS_INTERFACE_0/modulator/count_RNIJM2R\[17\]/Y  BUS_INTERFACE_0/modulator/count_RNI8KB51\[2\]/C  BUS_INTERFACE_0/modulator/count_RNI8KB51\[2\]/Y  BUS_INTERFACE_0/modulator/count_RNI20SL2\[10\]/C  BUS_INTERFACE_0/modulator/count_RNI20SL2\[10\]/Y  BUS_INTERFACE_0/modulator/count_RNO\[9\]/B  BUS_INTERFACE_0/modulator/count_RNO\[9\]/Y  BUS_INTERFACE_0/modulator/count\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[29\]/CLK  BUS_INTERFACE_0/modulator/count\[29\]/Q  BUS_INTERFACE_0/modulator/count_RNIDVHD\[26\]/B  BUS_INTERFACE_0/modulator/count_RNIDVHD\[26\]/Y  BUS_INTERFACE_0/modulator/count_RNIJM2R\[17\]/A  BUS_INTERFACE_0/modulator/count_RNIJM2R\[17\]/Y  BUS_INTERFACE_0/modulator/count_RNI8KB51\[2\]/C  BUS_INTERFACE_0/modulator/count_RNI8KB51\[2\]/Y  BUS_INTERFACE_0/modulator/count_RNI20SL2\[10\]/C  BUS_INTERFACE_0/modulator/count_RNI20SL2\[10\]/Y  BUS_INTERFACE_0/modulator/count_RNO\[10\]/B  BUS_INTERFACE_0/modulator/count_RNO\[10\]/Y  BUS_INTERFACE_0/modulator/count\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[29\]/CLK  BUS_INTERFACE_0/modulator/count\[29\]/Q  BUS_INTERFACE_0/modulator/count_RNIDVHD\[26\]/B  BUS_INTERFACE_0/modulator/count_RNIDVHD\[26\]/Y  BUS_INTERFACE_0/modulator/count_RNIJM2R\[17\]/A  BUS_INTERFACE_0/modulator/count_RNIJM2R\[17\]/Y  BUS_INTERFACE_0/modulator/count_RNI8KB51\[2\]/C  BUS_INTERFACE_0/modulator/count_RNI8KB51\[2\]/Y  BUS_INTERFACE_0/modulator/count_RNI20SL2\[10\]/C  BUS_INTERFACE_0/modulator/count_RNI20SL2\[10\]/Y  BUS_INTERFACE_0/modulator/count_RNO\[15\]/B  BUS_INTERFACE_0/modulator/count_RNO\[15\]/Y  BUS_INTERFACE_0/modulator/count\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[29\]/CLK  BUS_INTERFACE_0/modulator/count\[29\]/Q  BUS_INTERFACE_0/modulator/count_RNIDVHD\[26\]/B  BUS_INTERFACE_0/modulator/count_RNIDVHD\[26\]/Y  BUS_INTERFACE_0/modulator/count_RNIJM2R\[17\]/A  BUS_INTERFACE_0/modulator/count_RNIJM2R\[17\]/Y  BUS_INTERFACE_0/modulator/count_RNI8KB51\[2\]/C  BUS_INTERFACE_0/modulator/count_RNI8KB51\[2\]/Y  BUS_INTERFACE_0/modulator/count_RNI20SL2\[10\]/C  BUS_INTERFACE_0/modulator/count_RNI20SL2\[10\]/Y  BUS_INTERFACE_0/modulator/count_RNO\[16\]/B  BUS_INTERFACE_0/modulator/count_RNO\[16\]/Y  BUS_INTERFACE_0/modulator/count\[16\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[29\]/CLK  BUS_INTERFACE_0/modulator/count\[29\]/Q  BUS_INTERFACE_0/modulator/count_RNIDVHD\[26\]/B  BUS_INTERFACE_0/modulator/count_RNIDVHD\[26\]/Y  BUS_INTERFACE_0/modulator/count_RNIJM2R\[17\]/A  BUS_INTERFACE_0/modulator/count_RNIJM2R\[17\]/Y  BUS_INTERFACE_0/modulator/count_RNI8KB51\[2\]/C  BUS_INTERFACE_0/modulator/count_RNI8KB51\[2\]/Y  BUS_INTERFACE_0/modulator/count_RNI20SL2\[10\]/C  BUS_INTERFACE_0/modulator/count_RNI20SL2\[10\]/Y  BUS_INTERFACE_0/modulator/count_RNO\[5\]/B  BUS_INTERFACE_0/modulator/count_RNO\[5\]/Y  BUS_INTERFACE_0/modulator/count\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth1\[8\]/CLK  BUS_INTERFACE_0/pulseWidth1\[8\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_110/B  BUS_INTERFACE_0/p/pwm6_0_I_110/Y  BUS_INTERFACE_0/p/pwm6_0_I_114/B  BUS_INTERFACE_0/p/pwm6_0_I_114/Y  BUS_INTERFACE_0/p/pwm6_0_I_115/A  BUS_INTERFACE_0/p/pwm6_0_I_115/Y  BUS_INTERFACE_0/p/pwm6_0_G_6/B  BUS_INTERFACE_0/p/pwm6_0_G_6/Y  BUS_INTERFACE_0/p/pwm6_0_G_8/B  BUS_INTERFACE_0/p/pwm6_0_G_8/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/B  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth2\[8\]/CLK  BUS_INTERFACE_0/pulseWidth2\[8\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_110/B  BUS_INTERFACE_0/p1/pwm6_0_I_110/Y  BUS_INTERFACE_0/p1/pwm6_0_I_114/B  BUS_INTERFACE_0/p1/pwm6_0_I_114/Y  BUS_INTERFACE_0/p1/pwm6_0_I_115/A  BUS_INTERFACE_0/p1/pwm6_0_I_115/Y  BUS_INTERFACE_0/p1/pwm6_0_G_6/B  BUS_INTERFACE_0/p1/pwm6_0_G_6/Y  BUS_INTERFACE_0/p1/pwm6_0_G_8/B  BUS_INTERFACE_0/p1/pwm6_0_G_8/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/B  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIQVAS_0/B  CORESPI_0/USPI/UCC/stxs_direct_RNIQVAS_0/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIH61Q3/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNIH61Q3/Y  CORESPI_0/USPI/UCC/stxs_datareg\[31\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[8\]/CLK  BUS_INTERFACE_0/p1/count\[8\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_121/A  BUS_INTERFACE_0/p1/pwm6_0_I_121/Y  BUS_INTERFACE_0/p1/pwm6_0_G_3/C  BUS_INTERFACE_0/p1/pwm6_0_G_3/Y  BUS_INTERFACE_0/p1/pwm6_0_G_5/B  BUS_INTERFACE_0/p1/pwm6_0_G_5/Y  BUS_INTERFACE_0/p1/pwm6_0_G_8/A  BUS_INTERFACE_0/p1/pwm6_0_G_8/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/B  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[8\]/CLK  BUS_INTERFACE_0/p/count\[8\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_121/A  BUS_INTERFACE_0/p/pwm6_0_I_121/Y  BUS_INTERFACE_0/p/pwm6_0_G_3/C  BUS_INTERFACE_0/p/pwm6_0_G_3/Y  BUS_INTERFACE_0/p/pwm6_0_G_5/B  BUS_INTERFACE_0/p/pwm6_0_G_5/Y  BUS_INTERFACE_0/p/pwm6_0_G_8/A  BUS_INTERFACE_0/p/pwm6_0_G_8/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/B  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[12\]/CLK  BUS_INTERFACE_0/p1/count\[12\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_97/A  BUS_INTERFACE_0/p1/pwm6_0_I_97/Y  BUS_INTERFACE_0/p1/pwm6_0_I_101/C  BUS_INTERFACE_0/p1/pwm6_0_I_101/Y  BUS_INTERFACE_0/p1/pwm6_0_I_105/C  BUS_INTERFACE_0/p1/pwm6_0_I_105/Y  BUS_INTERFACE_0/p1/pwm6_0_I_106/A  BUS_INTERFACE_0/p1/pwm6_0_I_106/Y  BUS_INTERFACE_0/p1/pwm6_0_I_107/B  BUS_INTERFACE_0/p1/pwm6_0_I_107/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/A  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[12\]/CLK  BUS_INTERFACE_0/p/count\[12\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_97/A  BUS_INTERFACE_0/p/pwm6_0_I_97/Y  BUS_INTERFACE_0/p/pwm6_0_I_101/C  BUS_INTERFACE_0/p/pwm6_0_I_101/Y  BUS_INTERFACE_0/p/pwm6_0_I_105/C  BUS_INTERFACE_0/p/pwm6_0_I_105/Y  BUS_INTERFACE_0/p/pwm6_0_I_106/A  BUS_INTERFACE_0/p/pwm6_0_I_106/Y  BUS_INTERFACE_0/p/pwm6_0_I_107/B  BUS_INTERFACE_0/p/pwm6_0_I_107/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/A  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[16\]/CLK  BUS_INTERFACE_0/p1/count\[16\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_86/B  BUS_INTERFACE_0/p1/pwm6_0_I_86/Y  BUS_INTERFACE_0/p1/pwm6_0_I_88/B  BUS_INTERFACE_0/p1/pwm6_0_I_88/Y  BUS_INTERFACE_0/p1/pwm6_0_I_95/A  BUS_INTERFACE_0/p1/pwm6_0_I_95/Y  BUS_INTERFACE_0/p1/pwm6_0_I_107/C  BUS_INTERFACE_0/p1/pwm6_0_I_107/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/A  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[16\]/CLK  BUS_INTERFACE_0/p/count\[16\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_86/B  BUS_INTERFACE_0/p/pwm6_0_I_86/Y  BUS_INTERFACE_0/p/pwm6_0_I_88/B  BUS_INTERFACE_0/p/pwm6_0_I_88/Y  BUS_INTERFACE_0/p/pwm6_0_I_95/A  BUS_INTERFACE_0/p/pwm6_0_I_95/Y  BUS_INTERFACE_0/p/pwm6_0_I_107/C  BUS_INTERFACE_0/p/pwm6_0_I_107/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/A  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/empty_out/CLK  CORESPI_0/USPI/UTXF/empty_out/Q  CORESPI_0/USPI/UTXF/empty_out_RNI8PAM/B  CORESPI_0/USPI/UTXF/empty_out_RNI8PAM/Y  CORESPI_0/USPI/UTXF/empty_out_RNIDPPD2/A  CORESPI_0/USPI/UTXF/empty_out_RNIDPPD2/Y  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_1/B  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_1/Y  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_10/B  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_10/Y  CORESPI_0/USPI/UTXF/empty_out_RNI7CD97/C  CORESPI_0/USPI/UTXF/empty_out_RNI7CD97/Y  CORESPI_0/USPI/UTXF/rd_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/PulseWidth\[5\]/CLK  BUS_INTERFACE_0/PulseWidth\[5\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_118/A  BUS_INTERFACE_0/modulator/pwm6_0_I_118/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_120/C  BUS_INTERFACE_0/modulator/pwm6_0_I_120/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_125/A  BUS_INTERFACE_0/modulator/pwm6_0_I_125/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_126/A  BUS_INTERFACE_0/modulator/pwm6_0_I_126/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_138/C  BUS_INTERFACE_0/modulator/pwm6_0_I_138/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/B  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/PulseWidth\[10\]/CLK  BUS_INTERFACE_0/PulseWidth\[10\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_98/A  BUS_INTERFACE_0/modulator/pwm6_0_I_98/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_100/C  BUS_INTERFACE_0/modulator/pwm6_0_I_100/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_105/A  BUS_INTERFACE_0/modulator/pwm6_0_I_105/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_106/A  BUS_INTERFACE_0/modulator/pwm6_0_I_106/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_107/B  BUS_INTERFACE_0/modulator/pwm6_0_I_107/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/C  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[9\]/CLK  BUS_INTERFACE_0/p1/count\[9\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_112/A  BUS_INTERFACE_0/p1/pwm6_0_I_112/Y  BUS_INTERFACE_0/p1/pwm6_0_I_114/A  BUS_INTERFACE_0/p1/pwm6_0_I_114/Y  BUS_INTERFACE_0/p1/pwm6_0_I_115/A  BUS_INTERFACE_0/p1/pwm6_0_I_115/Y  BUS_INTERFACE_0/p1/pwm6_0_G_6/B  BUS_INTERFACE_0/p1/pwm6_0_G_6/Y  BUS_INTERFACE_0/p1/pwm6_0_G_8/B  BUS_INTERFACE_0/p1/pwm6_0_G_8/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/B  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[9\]/CLK  BUS_INTERFACE_0/p/count\[9\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_112/A  BUS_INTERFACE_0/p/pwm6_0_I_112/Y  BUS_INTERFACE_0/p/pwm6_0_I_114/A  BUS_INTERFACE_0/p/pwm6_0_I_114/Y  BUS_INTERFACE_0/p/pwm6_0_I_115/A  BUS_INTERFACE_0/p/pwm6_0_I_115/Y  BUS_INTERFACE_0/p/pwm6_0_G_6/B  BUS_INTERFACE_0/p/pwm6_0_G_6/Y  BUS_INTERFACE_0/p/pwm6_0_G_8/B  BUS_INTERFACE_0/p/pwm6_0_G_8/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/B  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth1\[6\]/CLK  BUS_INTERFACE_0/pulseWidth1\[6\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_109/B  BUS_INTERFACE_0/p/pwm6_0_I_109/Y  BUS_INTERFACE_0/p/pwm6_0_I_113/B  BUS_INTERFACE_0/p/pwm6_0_I_113/Y  BUS_INTERFACE_0/p/pwm6_0_I_115/B  BUS_INTERFACE_0/p/pwm6_0_I_115/Y  BUS_INTERFACE_0/p/pwm6_0_G_6/B  BUS_INTERFACE_0/p/pwm6_0_G_6/Y  BUS_INTERFACE_0/p/pwm6_0_G_8/B  BUS_INTERFACE_0/p/pwm6_0_G_8/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/B  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth2\[6\]/CLK  BUS_INTERFACE_0/pulseWidth2\[6\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_109/B  BUS_INTERFACE_0/p1/pwm6_0_I_109/Y  BUS_INTERFACE_0/p1/pwm6_0_I_113/B  BUS_INTERFACE_0/p1/pwm6_0_I_113/Y  BUS_INTERFACE_0/p1/pwm6_0_I_115/B  BUS_INTERFACE_0/p1/pwm6_0_I_115/Y  BUS_INTERFACE_0/p1/pwm6_0_G_6/B  BUS_INTERFACE_0/p1/pwm6_0_G_6/Y  BUS_INTERFACE_0/p1/pwm6_0_G_8/B  BUS_INTERFACE_0/p1/pwm6_0_G_8/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/B  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[12\]/CLK  BUS_INTERFACE_0/p3/count\[12\]/Q  BUS_INTERFACE_0/p3/count_RNIG8F91\[19\]/C  BUS_INTERFACE_0/p3/count_RNIG8F91\[19\]/Y  BUS_INTERFACE_0/p3/count_RNIAT352\[15\]/C  BUS_INTERFACE_0/p3/count_RNIAT352\[15\]/Y  BUS_INTERFACE_0/p3/count_RNI7GDS3\[15\]/A  BUS_INTERFACE_0/p3/count_RNI7GDS3\[15\]/Y  BUS_INTERFACE_0/p3/count_RNI97DT6\[15\]/B  BUS_INTERFACE_0/p3/count_RNI97DT6\[15\]/Y  BUS_INTERFACE_0/p3/count_RNICRV7B\[27\]/B  BUS_INTERFACE_0/p3/count_RNICRV7B\[27\]/Y  BUS_INTERFACE_0/p3/count_RNO_0\[29\]/B  BUS_INTERFACE_0/p3/count_RNO_0\[29\]/Y  BUS_INTERFACE_0/p3/count\[29\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[1\]/CLK  BUS_INTERFACE_0/p3/count\[1\]/Q  BUS_INTERFACE_0/p3/count_RNI2TV31\[1\]/B  BUS_INTERFACE_0/p3/count_RNI2TV31\[1\]/Y  BUS_INTERFACE_0/p3/count_RNIRHBG2\[1\]/C  BUS_INTERFACE_0/p3/count_RNIRHBG2\[1\]/Y  BUS_INTERFACE_0/p3/count_RNIBT95B\[1\]/A  BUS_INTERFACE_0/p3/count_RNIBT95B\[1\]/Y  BUS_INTERFACE_0/p3/count_RNII07UB\[3\]/C  BUS_INTERFACE_0/p3/count_RNII07UB\[3\]/Y  BUS_INTERFACE_0/p3/count_RNO\[0\]/B  BUS_INTERFACE_0/p3/count_RNO\[0\]/Y  BUS_INTERFACE_0/p3/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth1\[9\]/CLK  BUS_INTERFACE_0/pulseWidth1\[9\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_112/B  BUS_INTERFACE_0/p/pwm6_0_I_112/Y  BUS_INTERFACE_0/p/pwm6_0_I_114/A  BUS_INTERFACE_0/p/pwm6_0_I_114/Y  BUS_INTERFACE_0/p/pwm6_0_I_115/A  BUS_INTERFACE_0/p/pwm6_0_I_115/Y  BUS_INTERFACE_0/p/pwm6_0_G_6/B  BUS_INTERFACE_0/p/pwm6_0_G_6/Y  BUS_INTERFACE_0/p/pwm6_0_G_8/B  BUS_INTERFACE_0/p/pwm6_0_G_8/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/B  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth2\[9\]/CLK  BUS_INTERFACE_0/pulseWidth2\[9\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_112/B  BUS_INTERFACE_0/p1/pwm6_0_I_112/Y  BUS_INTERFACE_0/p1/pwm6_0_I_114/A  BUS_INTERFACE_0/p1/pwm6_0_I_114/Y  BUS_INTERFACE_0/p1/pwm6_0_I_115/A  BUS_INTERFACE_0/p1/pwm6_0_I_115/Y  BUS_INTERFACE_0/p1/pwm6_0_G_6/B  BUS_INTERFACE_0/p1/pwm6_0_G_6/Y  BUS_INTERFACE_0/p1/pwm6_0_G_8/B  BUS_INTERFACE_0/p1/pwm6_0_G_8/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/B  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/Y  CORESPI_0/USPI/UCC/stxs_state_RNI43NR/C  CORESPI_0/USPI/UCC/stxs_state_RNI43NR/Y  CORESPI_0/USPI/UCC/stxs_state_RNIP3OJ1/B  CORESPI_0/USPI/UCC/stxs_state_RNIP3OJ1/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[8\]/S  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[8\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[0\]/CLK  CORESPI_0/USPI/URF/control1\[0\]/Q  CORESPI_0/USPI/UCC/mtx_state_tr14_5_3_i_o2/A  CORESPI_0/USPI/UCC/mtx_state_tr14_5_3_i_o2/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/C  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/C  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/receive_count\[1\]/CLK  CoreUARTapb_0/uUART/make_RX/receive_count\[1\]/Q  CoreUARTapb_0/uUART/make_RX/receive_count_RNIRSTE\[1\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNIRSTE\[1\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNIDMF41\[0\]/C  CoreUARTapb_0/uUART/make_RX/rx_state_RNIDMF41\[0\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNI6M4L2\[3\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNI6M4L2\[3\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNIDAPP2\[3\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNIDAPP2\[3\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNO\[2\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNO\[2\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[14\]/CLK  BUS_INTERFACE_0/modulator/count\[14\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_99/B  BUS_INTERFACE_0/modulator/pwm6_0_I_99/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_104/C  BUS_INTERFACE_0/modulator/pwm6_0_I_104/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_106/B  BUS_INTERFACE_0/modulator/pwm6_0_I_106/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_107/B  BUS_INTERFACE_0/modulator/pwm6_0_I_107/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/C  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_direct/CLK  CORESPI_0/USPI/UCC/stxs_direct/Q  CORESPI_0/USPI/UCC/stxs_direct_RNIIUSE_0/B  CORESPI_0/USPI/UCC/stxs_direct_RNIIUSE_0/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIQVAS/C  CORESPI_0/USPI/UCC/stxs_direct_RNIQVAS/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIT1F51/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNIT1F51/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO_1\[16\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO_1\[16\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[16\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[16\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[16\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/receive_count\[1\]/CLK  CoreUARTapb_0/uUART/make_RX/receive_count\[1\]/Q  CoreUARTapb_0/uUART/make_RX/receive_count_RNINPCM\[1\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNINPCM\[1\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNIDMF41\[3\]/C  CoreUARTapb_0/uUART/make_RX/receive_count_RNIDMF41\[3\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNI6M4L2\[3\]/C  CoreUARTapb_0/uUART/make_RX/receive_count_RNI6M4L2\[3\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNIDAPP2\[3\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNIDAPP2\[3\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNO\[2\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNO\[2\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[22\]/CLK  BUS_INTERFACE_0/modulator/count\[22\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_71/B  BUS_INTERFACE_0/modulator/un3_count_1_I_71/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_84/B  BUS_INTERFACE_0/modulator/un3_count_1_I_84/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i/A  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_3/A  BUS_INTERFACE_0/modulator/un3_count_1_G_3/Y  BUS_INTERFACE_0/modulator/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[6\]/CLK  BUS_INTERFACE_0/hit_count\[6\]/Q  BUS_INTERFACE_0/hit_count_RNIDLJV\[11\]/C  BUS_INTERFACE_0/hit_count_RNIDLJV\[11\]/Y  BUS_INTERFACE_0/hit_count_RNIEFBQ1\[4\]/C  BUS_INTERFACE_0/hit_count_RNIEFBQ1\[4\]/Y  BUS_INTERFACE_0/hit_count_RNI0PUN4\[3\]/A  BUS_INTERFACE_0/hit_count_RNI0PUN4\[3\]/Y  BUS_INTERFACE_0/hit_count_RNIVL215\[12\]/A  BUS_INTERFACE_0/hit_count_RNIVL215\[12\]/Y  BUS_INTERFACE_0/hit_count_RNO\[13\]/A  BUS_INTERFACE_0/hit_count_RNO\[13\]/Y  BUS_INTERFACE_0/hit_count\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[28\]/CLK  BUS_INTERFACE_0/p1/count\[28\]/Q  BUS_INTERFACE_0/p1/count_RNI1P0M\[28\]/B  BUS_INTERFACE_0/p1/count_RNI1P0M\[28\]/Y  BUS_INTERFACE_0/p1/count_RNIVF2C1\[25\]/A  BUS_INTERFACE_0/p1/count_RNIVF2C1\[25\]/Y  BUS_INTERFACE_0/p1/count_RNIEE3O2\[12\]/C  BUS_INTERFACE_0/p1/count_RNIEE3O2\[12\]/Y  BUS_INTERFACE_0/p1/count_RNIAS2J3\[6\]/C  BUS_INTERFACE_0/p1/count_RNIAS2J3\[6\]/Y  BUS_INTERFACE_0/p1/count_RNO\[7\]/A  BUS_INTERFACE_0/p1/count_RNO\[7\]/Y  BUS_INTERFACE_0/p1/count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[28\]/CLK  BUS_INTERFACE_0/p/count\[28\]/Q  BUS_INTERFACE_0/p/count_RNIVJ96\[28\]/B  BUS_INTERFACE_0/p/count_RNIVJ96\[28\]/Y  BUS_INTERFACE_0/p/count_RNIR5KC\[25\]/A  BUS_INTERFACE_0/p/count_RNIR5KC\[25\]/Y  BUS_INTERFACE_0/p/count_RNI6Q6P\[12\]/C  BUS_INTERFACE_0/p/count_RNI6Q6P\[12\]/Y  BUS_INTERFACE_0/p/count_RNIQPIH1\[6\]/C  BUS_INTERFACE_0/p/count_RNIQPIH1\[6\]/Y  BUS_INTERFACE_0/p/count_RNO\[7\]/A  BUS_INTERFACE_0/p/count_RNO\[7\]/Y  BUS_INTERFACE_0/p/count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[26\]/CLK  BUS_INTERFACE_0/p1/count\[26\]/Q  BUS_INTERFACE_0/p1/count_RNI1Q1M\[26\]/A  BUS_INTERFACE_0/p1/count_RNI1Q1M\[26\]/Y  BUS_INTERFACE_0/p1/count_RNIN72C1\[22\]/A  BUS_INTERFACE_0/p1/count_RNIN72C1\[22\]/Y  BUS_INTERFACE_0/p1/count_RNIO0HP1\[2\]/C  BUS_INTERFACE_0/p1/count_RNIO0HP1\[2\]/Y  BUS_INTERFACE_0/p1/count_RNI2DD74\[11\]/C  BUS_INTERFACE_0/p1/count_RNI2DD74\[11\]/Y  BUS_INTERFACE_0/p1/count_RNO\[0\]/B  BUS_INTERFACE_0/p1/count_RNO\[0\]/Y  BUS_INTERFACE_0/p1/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[26\]/CLK  BUS_INTERFACE_0/p/count\[26\]/Q  BUS_INTERFACE_0/p/count_RNIVKA6\[26\]/A  BUS_INTERFACE_0/p/count_RNIVKA6\[26\]/Y  BUS_INTERFACE_0/p/count_RNIJTJC\[22\]/A  BUS_INTERFACE_0/p/count_RNIJTJC\[22\]/Y  BUS_INTERFACE_0/p/count_RNIGVOO\[2\]/C  BUS_INTERFACE_0/p/count_RNIGVOO\[2\]/Y  BUS_INTERFACE_0/p/count_RNII8QH1\[11\]/C  BUS_INTERFACE_0/p/count_RNII8QH1\[11\]/Y  BUS_INTERFACE_0/p/count_RNO\[0\]/B  BUS_INTERFACE_0/p/count_RNO\[0\]/Y  BUS_INTERFACE_0/p/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[21\]/CLK  BUS_INTERFACE_0/modulator/count\[21\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_71/A  BUS_INTERFACE_0/modulator/un3_count_1_I_71/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_84/B  BUS_INTERFACE_0/modulator/un3_count_1_I_84/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i/A  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_3/A  BUS_INTERFACE_0/modulator/un3_count_1_G_3/Y  BUS_INTERFACE_0/modulator/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/S  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m\[3\]/S  CORESPI_0/USPI/UTXF/un1_counter_q_m\[3\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNISLEE\[3\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNISLEE\[3\]/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/C  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/empty_out_RNIC46L/B  CORESPI_0/USPI/URXF/empty_out_RNIC46L/Y  CORESPI_0/USPI/URXF/un1_counter_q_m16_0/B  CORESPI_0/USPI/URXF/un1_counter_q_m16_0/Y  CORESPI_0/USPI/URXF/m1/B  CORESPI_0/USPI/URXF/m1/Y  CORESPI_0/USPI/URXF/full_out_RNO/B  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[26\]/CLK  BUS_INTERFACE_0/modulator/count\[26\]/Q  BUS_INTERFACE_0/modulator/count_RNIDVHD\[26\]/A  BUS_INTERFACE_0/modulator/count_RNIDVHD\[26\]/Y  BUS_INTERFACE_0/modulator/count_RNIJM2R\[17\]/A  BUS_INTERFACE_0/modulator/count_RNIJM2R\[17\]/Y  BUS_INTERFACE_0/modulator/count_RNI8KB51\[2\]/C  BUS_INTERFACE_0/modulator/count_RNI8KB51\[2\]/Y  BUS_INTERFACE_0/modulator/count_RNI20SL2\[10\]/C  BUS_INTERFACE_0/modulator/count_RNI20SL2\[10\]/Y  BUS_INTERFACE_0/modulator/count_RNO\[0\]/B  BUS_INTERFACE_0/modulator/count_RNO\[0\]/Y  BUS_INTERFACE_0/modulator/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[5\]/CLK  BUS_INTERFACE_0/p3/count\[5\]/Q  BUS_INTERFACE_0/p3/count_RNI2TV31\[1\]/A  BUS_INTERFACE_0/p3/count_RNI2TV31\[1\]/Y  BUS_INTERFACE_0/p3/count_RNIRHBG2\[1\]/C  BUS_INTERFACE_0/p3/count_RNIRHBG2\[1\]/Y  BUS_INTERFACE_0/p3/count_RNIBT95B\[1\]/A  BUS_INTERFACE_0/p3/count_RNIBT95B\[1\]/Y  BUS_INTERFACE_0/p3/count_RNII07UB\[3\]/C  BUS_INTERFACE_0/p3/count_RNII07UB\[3\]/Y  BUS_INTERFACE_0/p3/count_RNO\[0\]/B  BUS_INTERFACE_0/p3/count_RNO\[0\]/Y  BUS_INTERFACE_0/p3/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/clr_txfifo/CLK  CORESPI_0/USPI/URF/clr_txfifo/Q  CORESPI_0/USPI/UTXF/full_out_RNI0FPI1_0/B  CORESPI_0/USPI/UTXF/full_out_RNI0FPI1_0/Y  CORESPI_0/USPI/UTXF/full_out_RNIF3JT1/A  CORESPI_0/USPI/UTXF/full_out_RNIF3JT1/Y  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_8/B  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_8/Y  CORESPI_0/USPI/UTXF/wr_pointer_q_RNO\[0\]/C  CORESPI_0/USPI/UTXF/wr_pointer_q_RNO\[0\]/Y  CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[18\]/CLK  BUS_INTERFACE_0/modulator/count\[18\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_90/B  BUS_INTERFACE_0/modulator/pwm6_0_I_90/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_91/B  BUS_INTERFACE_0/modulator/pwm6_0_I_91/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_95/B  BUS_INTERFACE_0/modulator/pwm6_0_I_95/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_107/C  BUS_INTERFACE_0/modulator/pwm6_0_I_107/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/C  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[19\]/CLK  BUS_INTERFACE_0/p1/count\[19\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_60/B  BUS_INTERFACE_0/p1/un3_count_1_I_60/Y  BUS_INTERFACE_0/p1/un3_count_1_I_84/A  BUS_INTERFACE_0/p1/un3_count_1_I_84/Y  BUS_INTERFACE_0/p1/un3_count_1_G_0_1_i/A  BUS_INTERFACE_0/p1/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/p1/un3_count_1_G_3/A  BUS_INTERFACE_0/p1/un3_count_1_G_3/Y  BUS_INTERFACE_0/p1/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[19\]/CLK  BUS_INTERFACE_0/p/count\[19\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_60/B  BUS_INTERFACE_0/p/un3_count_1_I_60/Y  BUS_INTERFACE_0/p/un3_count_1_I_84/A  BUS_INTERFACE_0/p/un3_count_1_I_84/Y  BUS_INTERFACE_0/p/un3_count_1_G_0_1_i/A  BUS_INTERFACE_0/p/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/p/un3_count_1_G_3/A  BUS_INTERFACE_0/p/un3_count_1_G_3/Y  BUS_INTERFACE_0/p/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[12\]/CLK  BUS_INTERFACE_0/p2/count\[12\]/Q  BUS_INTERFACE_0/p2/count_RNIQ2Q8\[16\]/B  BUS_INTERFACE_0/p2/count_RNIQ2Q8\[16\]/Y  BUS_INTERFACE_0/p2/count_RNITEKH\[18\]/C  BUS_INTERFACE_0/p2/count_RNITEKH\[18\]/Y  BUS_INTERFACE_0/p2/count_RNIF8B22\[15\]/A  BUS_INTERFACE_0/p2/count_RNIF8B22\[15\]/Y  BUS_INTERFACE_0/p2/count_RNIGC5B4\[27\]/B  BUS_INTERFACE_0/p2/count_RNIGC5B4\[27\]/Y  BUS_INTERFACE_0/p2/count_RNI2KJF4\[28\]/B  BUS_INTERFACE_0/p2/count_RNI2KJF4\[28\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[30\]/B  BUS_INTERFACE_0/p2/count_RNO_0\[30\]/Y  BUS_INTERFACE_0/p2/count\[30\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/counter_q\[2\]/CLK  CORESPI_0/USPI/UTXF/counter_q\[2\]/Q  CORESPI_0/USPI/UTXF/un1_counter_q_1_dec_I_8/C  CORESPI_0/USPI/UTXF/un1_counter_q_1_dec_I_8/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1_dec_I_9/A  CORESPI_0/USPI/UTXF/un1_counter_q_1_dec_I_9/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNO\[3\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNO\[3\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m\[3\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m\[3\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNISLEE\[3\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNISLEE\[3\]/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/C  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth1\[3\]/CLK  BUS_INTERFACE_0/pulseWidth1\[3\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_132/B  BUS_INTERFACE_0/p/pwm6_0_I_132/Y  BUS_INTERFACE_0/p/pwm6_0_I_136/A  BUS_INTERFACE_0/p/pwm6_0_I_136/Y  BUS_INTERFACE_0/p/pwm6_0_I_137/A  BUS_INTERFACE_0/p/pwm6_0_I_137/Y  BUS_INTERFACE_0/p/pwm6_0_G_6/A  BUS_INTERFACE_0/p/pwm6_0_G_6/Y  BUS_INTERFACE_0/p/pwm6_0_G_8/B  BUS_INTERFACE_0/p/pwm6_0_G_8/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/B  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth2\[3\]/CLK  BUS_INTERFACE_0/pulseWidth2\[3\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_132/B  BUS_INTERFACE_0/p1/pwm6_0_I_132/Y  BUS_INTERFACE_0/p1/pwm6_0_I_136/A  BUS_INTERFACE_0/p1/pwm6_0_I_136/Y  BUS_INTERFACE_0/p1/pwm6_0_I_137/A  BUS_INTERFACE_0/p1/pwm6_0_I_137/Y  BUS_INTERFACE_0/p1/pwm6_0_G_6/A  BUS_INTERFACE_0/p1/pwm6_0_G_6/Y  BUS_INTERFACE_0/p1/pwm6_0_G_8/B  BUS_INTERFACE_0/p1/pwm6_0_G_8/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/B  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[1\]/CLK  BUS_INTERFACE_0/modulator/count\[1\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_10/B  BUS_INTERFACE_0/modulator/un3_count_1_I_10/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_51/A  BUS_INTERFACE_0/modulator/un3_count_1_I_51/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_52/A  BUS_INTERFACE_0/modulator/un3_count_1_I_52/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_53/A  BUS_INTERFACE_0/modulator/un3_count_1_I_53/Y  BUS_INTERFACE_0/modulator/count\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[12\]/CLK  BUS_INTERFACE_0/p1/count\[12\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_41/A  BUS_INTERFACE_0/p1/un3_count_1_I_41/Y  BUS_INTERFACE_0/p1/un3_count_1_I_44/B  BUS_INTERFACE_0/p1/un3_count_1_I_44/Y  BUS_INTERFACE_0/p1/un3_count_1_I_48/B  BUS_INTERFACE_0/p1/un3_count_1_I_48/Y  BUS_INTERFACE_0/p1/un3_count_1_I_49/A  BUS_INTERFACE_0/p1/un3_count_1_I_49/Y  BUS_INTERFACE_0/p1/count_RNO\[17\]/C  BUS_INTERFACE_0/p1/count_RNO\[17\]/Y  BUS_INTERFACE_0/p1/count\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[12\]/CLK  BUS_INTERFACE_0/p/count\[12\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_41/A  BUS_INTERFACE_0/p/un3_count_1_I_41/Y  BUS_INTERFACE_0/p/un3_count_1_I_44/B  BUS_INTERFACE_0/p/un3_count_1_I_44/Y  BUS_INTERFACE_0/p/un3_count_1_I_48/B  BUS_INTERFACE_0/p/un3_count_1_I_48/Y  BUS_INTERFACE_0/p/un3_count_1_I_49/A  BUS_INTERFACE_0/p/un3_count_1_I_49/Y  BUS_INTERFACE_0/p/count_RNO\[17\]/C  BUS_INTERFACE_0/p/count_RNO\[17\]/Y  BUS_INTERFACE_0/p/count\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[12\]/CLK  BUS_INTERFACE_0/modulator/count\[12\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_41/A  BUS_INTERFACE_0/modulator/un3_count_1_I_41/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_44/B  BUS_INTERFACE_0/modulator/un3_count_1_I_44/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_45/B  BUS_INTERFACE_0/modulator/un3_count_1_I_45/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_46/A  BUS_INTERFACE_0/modulator/un3_count_1_I_46/Y  BUS_INTERFACE_0/modulator/count_RNO\[16\]/C  BUS_INTERFACE_0/modulator/count_RNO\[16\]/Y  BUS_INTERFACE_0/modulator/count\[16\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[23\]/CLK  BUS_INTERFACE_0/modulator/count\[23\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_71/C  BUS_INTERFACE_0/modulator/un3_count_1_I_71/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_84/B  BUS_INTERFACE_0/modulator/un3_count_1_I_84/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i/A  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_3/A  BUS_INTERFACE_0/modulator/un3_count_1_G_3/Y  BUS_INTERFACE_0/modulator/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/PulseWidth\[1\]/CLK  BUS_INTERFACE_0/PulseWidth\[1\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_127/A  BUS_INTERFACE_0/modulator/pwm6_0_I_127/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_133/C  BUS_INTERFACE_0/modulator/pwm6_0_I_133/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_136/B  BUS_INTERFACE_0/modulator/pwm6_0_I_136/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_137/A  BUS_INTERFACE_0/modulator/pwm6_0_I_137/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_138/B  BUS_INTERFACE_0/modulator/pwm6_0_I_138/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/B  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[2\]/CLK  BUS_INTERFACE_0/p1/count\[2\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_10/C  BUS_INTERFACE_0/p1/un3_count_1_I_10/Y  BUS_INTERFACE_0/p1/un3_count_1_I_51/A  BUS_INTERFACE_0/p1/un3_count_1_I_51/Y  BUS_INTERFACE_0/p1/un3_count_1_I_61/A  BUS_INTERFACE_0/p1/un3_count_1_I_61/Y  BUS_INTERFACE_0/p1/un3_count_1_I_62/A  BUS_INTERFACE_0/p1/un3_count_1_I_62/Y  BUS_INTERFACE_0/p1/count\[21\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[2\]/CLK  BUS_INTERFACE_0/p1/count\[2\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_10/C  BUS_INTERFACE_0/p1/un3_count_1_I_10/Y  BUS_INTERFACE_0/p1/un3_count_1_I_51/A  BUS_INTERFACE_0/p1/un3_count_1_I_51/Y  BUS_INTERFACE_0/p1/un3_count_1_I_64/A  BUS_INTERFACE_0/p1/un3_count_1_I_64/Y  BUS_INTERFACE_0/p1/un3_count_1_I_65/A  BUS_INTERFACE_0/p1/un3_count_1_I_65/Y  BUS_INTERFACE_0/p1/count\[22\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[2\]/CLK  BUS_INTERFACE_0/p/count\[2\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_10/C  BUS_INTERFACE_0/p/un3_count_1_I_10/Y  BUS_INTERFACE_0/p/un3_count_1_I_51/A  BUS_INTERFACE_0/p/un3_count_1_I_51/Y  BUS_INTERFACE_0/p/un3_count_1_I_61/A  BUS_INTERFACE_0/p/un3_count_1_I_61/Y  BUS_INTERFACE_0/p/un3_count_1_I_62/A  BUS_INTERFACE_0/p/un3_count_1_I_62/Y  BUS_INTERFACE_0/p/count\[21\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[2\]/CLK  BUS_INTERFACE_0/p/count\[2\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_10/C  BUS_INTERFACE_0/p/un3_count_1_I_10/Y  BUS_INTERFACE_0/p/un3_count_1_I_51/A  BUS_INTERFACE_0/p/un3_count_1_I_51/Y  BUS_INTERFACE_0/p/un3_count_1_I_64/A  BUS_INTERFACE_0/p/un3_count_1_I_64/Y  BUS_INTERFACE_0/p/un3_count_1_I_65/A  BUS_INTERFACE_0/p/un3_count_1_I_65/Y  BUS_INTERFACE_0/p/count\[22\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[1\]/CLK  BUS_INTERFACE_0/modulator/count\[1\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_10/B  BUS_INTERFACE_0/modulator/un3_count_1_I_10/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_24/A  BUS_INTERFACE_0/modulator/un3_count_1_I_24/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_25/B  BUS_INTERFACE_0/modulator/un3_count_1_I_25/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_26/A  BUS_INTERFACE_0/modulator/un3_count_1_I_26/Y  BUS_INTERFACE_0/modulator/count_RNO\[9\]/C  BUS_INTERFACE_0/modulator/count_RNO\[9\]/Y  BUS_INTERFACE_0/modulator/count\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_clock_RNIOESC/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_clock_RNIOESC/Y  CoreUARTapb_0/uUART/make_TX/xmit_state_RNIGN7L_0\[3\]/A  CoreUARTapb_0/uUART/make_TX/xmit_state_RNIGN7L_0\[3\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO\[2\]/C  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO\[2\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[11\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[11\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIT6GH\[12\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIT6GH\[12\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNINL0T\[9\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNINL0T\[9\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJE592_0\[9\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJE592_0\[9\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_1\[12\]/S  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_1\[12\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/C  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[12\]/CLK  BUS_INTERFACE_0/modulator/count\[12\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_41/A  BUS_INTERFACE_0/modulator/un3_count_1_I_41/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_54/B  BUS_INTERFACE_0/modulator/un3_count_1_I_54/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_55/B  BUS_INTERFACE_0/modulator/un3_count_1_I_55/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_56/A  BUS_INTERFACE_0/modulator/un3_count_1_I_56/Y  BUS_INTERFACE_0/modulator/count\[19\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[12\]/CLK  BUS_INTERFACE_0/modulator/count\[12\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_41/A  BUS_INTERFACE_0/modulator/un3_count_1_I_41/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_54/B  BUS_INTERFACE_0/modulator/un3_count_1_I_54/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_73/B  BUS_INTERFACE_0/modulator/un3_count_1_I_73/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_74/A  BUS_INTERFACE_0/modulator/un3_count_1_I_74/Y  BUS_INTERFACE_0/modulator/count\[24\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[12\]/CLK  BUS_INTERFACE_0/modulator/count\[12\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_41/A  BUS_INTERFACE_0/modulator/un3_count_1_I_41/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_54/B  BUS_INTERFACE_0/modulator/un3_count_1_I_54/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_76/B  BUS_INTERFACE_0/modulator/un3_count_1_I_76/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_77/A  BUS_INTERFACE_0/modulator/un3_count_1_I_77/Y  BUS_INTERFACE_0/modulator/count\[25\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[1\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[1\]/Q  CORESPI_0/USPI/URXF/rd_pointer_q_RNI5JDM\[1\]/A  CORESPI_0/USPI/URXF/rd_pointer_q_RNI5JDM\[1\]/Y  CORESPI_0/USPI/URXF/rd_pointer_q_RNITGCG2\[1\]/C  CORESPI_0/USPI/URXF/rd_pointer_q_RNITGCG2\[1\]/Y  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_1/B  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_1/Y  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_10/B  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_10/Y  CORESPI_0/USPI/URXF/rd_pointer_q_RNIVK6N5\[1\]/A  CORESPI_0/USPI/URXF/rd_pointer_q_RNIVK6N5\[1\]/Y  CORESPI_0/USPI/URXF/rd_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth1\[10\]/CLK  BUS_INTERFACE_0/pulseWidth1\[10\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_98/A  BUS_INTERFACE_0/p/pwm6_0_I_98/Y  BUS_INTERFACE_0/p/pwm6_0_I_100/C  BUS_INTERFACE_0/p/pwm6_0_I_100/Y  BUS_INTERFACE_0/p/pwm6_0_I_105/A  BUS_INTERFACE_0/p/pwm6_0_I_105/Y  BUS_INTERFACE_0/p/pwm6_0_I_106/A  BUS_INTERFACE_0/p/pwm6_0_I_106/Y  BUS_INTERFACE_0/p/pwm6_0_I_107/B  BUS_INTERFACE_0/p/pwm6_0_I_107/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/A  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth2\[10\]/CLK  BUS_INTERFACE_0/pulseWidth2\[10\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_98/A  BUS_INTERFACE_0/p1/pwm6_0_I_98/Y  BUS_INTERFACE_0/p1/pwm6_0_I_100/C  BUS_INTERFACE_0/p1/pwm6_0_I_100/Y  BUS_INTERFACE_0/p1/pwm6_0_I_105/A  BUS_INTERFACE_0/p1/pwm6_0_I_105/Y  BUS_INTERFACE_0/p1/pwm6_0_I_106/A  BUS_INTERFACE_0/p1/pwm6_0_I_106/Y  BUS_INTERFACE_0/p1/pwm6_0_I_107/B  BUS_INTERFACE_0/p1/pwm6_0_I_107/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/A  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[20\]/CLK  BUS_INTERFACE_0/p2/count\[20\]/Q  BUS_INTERFACE_0/p2/count_RNIQ3R8\[20\]/A  BUS_INTERFACE_0/p2/count_RNIQ3R8\[20\]/Y  BUS_INTERFACE_0/p2/count_RNI182M\[15\]/A  BUS_INTERFACE_0/p2/count_RNI182M\[15\]/Y  BUS_INTERFACE_0/p2/count_RNIEK2C3\[15\]/B  BUS_INTERFACE_0/p2/count_RNIEK2C3\[15\]/Y  BUS_INTERFACE_0/p2/count_RNIPKGG3\[21\]/A  BUS_INTERFACE_0/p2/count_RNIPKGG3\[21\]/Y  BUS_INTERFACE_0/p2/count_RNI5MUK3\[22\]/B  BUS_INTERFACE_0/p2/count_RNI5MUK3\[22\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[24\]/B  BUS_INTERFACE_0/p2/count_RNO_0\[24\]/Y  BUS_INTERFACE_0/p2/count\[24\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[22\]/CLK  BUS_INTERFACE_0/hit_count\[22\]/Q  BUS_INTERFACE_0/hit_count_RNIVS9I\[21\]/B  BUS_INTERFACE_0/hit_count_RNIVS9I\[21\]/Y  BUS_INTERFACE_0/hit_count_RNIUPJ41\[23\]/C  BUS_INTERFACE_0/hit_count_RNIUPJ41\[23\]/Y  BUS_INTERFACE_0/hit_count_RNIIUJD3\[16\]/B  BUS_INTERFACE_0/hit_count_RNIIUJD3\[16\]/Y  BUS_INTERFACE_0/hit_count_RNIINI58\[16\]/A  BUS_INTERFACE_0/hit_count_RNIINI58\[16\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[25\]/B  BUS_INTERFACE_0/hit_count_RNO_0\[25\]/Y  BUS_INTERFACE_0/hit_count_RNO\[25\]/B  BUS_INTERFACE_0/hit_count_RNO\[25\]/Y  BUS_INTERFACE_0/hit_count\[25\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_0\[1\]/A  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_0\[1\]/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNO\[0\]/B  CORESPI_0/USPI/URXF/wr_pointer_q_RNO\[0\]/Y  CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth1\[7\]/CLK  BUS_INTERFACE_0/pulseWidth1\[7\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_117/B  BUS_INTERFACE_0/p/pwm6_0_I_117/Y  BUS_INTERFACE_0/p/pwm6_0_I_121/C  BUS_INTERFACE_0/p/pwm6_0_I_121/Y  BUS_INTERFACE_0/p/pwm6_0_G_3/C  BUS_INTERFACE_0/p/pwm6_0_G_3/Y  BUS_INTERFACE_0/p/pwm6_0_G_5/B  BUS_INTERFACE_0/p/pwm6_0_G_5/Y  BUS_INTERFACE_0/p/pwm6_0_G_8/A  BUS_INTERFACE_0/p/pwm6_0_G_8/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/B  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth2\[7\]/CLK  BUS_INTERFACE_0/pulseWidth2\[7\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_117/B  BUS_INTERFACE_0/p1/pwm6_0_I_117/Y  BUS_INTERFACE_0/p1/pwm6_0_I_121/C  BUS_INTERFACE_0/p1/pwm6_0_I_121/Y  BUS_INTERFACE_0/p1/pwm6_0_G_3/C  BUS_INTERFACE_0/p1/pwm6_0_G_3/Y  BUS_INTERFACE_0/p1/pwm6_0_G_5/B  BUS_INTERFACE_0/p1/pwm6_0_G_5/Y  BUS_INTERFACE_0/p1/pwm6_0_G_8/A  BUS_INTERFACE_0/p1/pwm6_0_G_8/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/B  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[2\]/CLK  BUS_INTERFACE_0/p3/count\[2\]/Q  BUS_INTERFACE_0/p3/count_RNIOL5M\[2\]/B  BUS_INTERFACE_0/p3/count_RNIOL5M\[2\]/Y  BUS_INTERFACE_0/p3/count_RNIRHBG2\[1\]/B  BUS_INTERFACE_0/p3/count_RNIRHBG2\[1\]/Y  BUS_INTERFACE_0/p3/count_RNIBT95B\[1\]/A  BUS_INTERFACE_0/p3/count_RNIBT95B\[1\]/Y  BUS_INTERFACE_0/p3/count_RNII07UB\[3\]/C  BUS_INTERFACE_0/p3/count_RNII07UB\[3\]/Y  BUS_INTERFACE_0/p3/count_RNO\[0\]/B  BUS_INTERFACE_0/p3/count_RNO\[0\]/Y  BUS_INTERFACE_0/p3/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[7\]/CLK  BUS_INTERFACE_0/p1/count\[7\]/Q  BUS_INTERFACE_0/p1/pwm6_0_G_0_0/A  BUS_INTERFACE_0/p1/pwm6_0_G_0_0/Y  BUS_INTERFACE_0/p1/pwm6_0_G_3/B  BUS_INTERFACE_0/p1/pwm6_0_G_3/Y  BUS_INTERFACE_0/p1/pwm6_0_G_5/B  BUS_INTERFACE_0/p1/pwm6_0_G_5/Y  BUS_INTERFACE_0/p1/pwm6_0_G_8/A  BUS_INTERFACE_0/p1/pwm6_0_G_8/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/B  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[7\]/CLK  BUS_INTERFACE_0/p/count\[7\]/Q  BUS_INTERFACE_0/p/pwm6_0_G_0_0/A  BUS_INTERFACE_0/p/pwm6_0_G_0_0/Y  BUS_INTERFACE_0/p/pwm6_0_G_3/B  BUS_INTERFACE_0/p/pwm6_0_G_3/Y  BUS_INTERFACE_0/p/pwm6_0_G_5/B  BUS_INTERFACE_0/p/pwm6_0_G_5/Y  BUS_INTERFACE_0/p/pwm6_0_G_8/A  BUS_INTERFACE_0/p/pwm6_0_G_8/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/B  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/counter_q\[1\]/CLK  CORESPI_0/USPI/UTXF/counter_q\[1\]/Q  CORESPI_0/USPI/UTXF/un1_counter_q_1_dec_I_8/B  CORESPI_0/USPI/UTXF/un1_counter_q_1_dec_I_8/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1_dec_I_9/A  CORESPI_0/USPI/UTXF/un1_counter_q_1_dec_I_9/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNO\[3\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNO\[3\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m\[3\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m\[3\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNISLEE\[3\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNISLEE\[3\]/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/C  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/A  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/Y  CORESPI_0/USPI/URXF/rd_pointer_q_RNI5JDM\[1\]/B  CORESPI_0/USPI/URXF/rd_pointer_q_RNI5JDM\[1\]/Y  CORESPI_0/USPI/URXF/rd_pointer_q_RNITGCG2\[1\]/C  CORESPI_0/USPI/URXF/rd_pointer_q_RNITGCG2\[1\]/Y  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_1/B  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_1/Y  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_10/B  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_10/Y  CORESPI_0/USPI/URXF/rd_pointer_q_RNIVK6N5\[1\]/A  CORESPI_0/USPI/URXF/rd_pointer_q_RNIVK6N5\[1\]/Y  CORESPI_0/USPI/URXF/rd_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI101B\[1\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI101B\[1\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJHHG\[2\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJHHG\[2\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI642M\[3\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI642M\[3\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNISO4C1\[7\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNISO4C1\[7\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[8\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[8\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/PulseWidth\[0\]/CLK  BUS_INTERFACE_0/PulseWidth\[0\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_129/A  BUS_INTERFACE_0/modulator/pwm6_0_I_129/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_131/C  BUS_INTERFACE_0/modulator/pwm6_0_I_131/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_136/A  BUS_INTERFACE_0/modulator/pwm6_0_I_136/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_137/A  BUS_INTERFACE_0/modulator/pwm6_0_I_137/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_138/B  BUS_INTERFACE_0/modulator/pwm6_0_I_138/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/B  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/PulseWidth\[16\]/CLK  BUS_INTERFACE_0/PulseWidth\[16\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_86/A  BUS_INTERFACE_0/modulator/pwm6_0_I_86/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_88/B  BUS_INTERFACE_0/modulator/pwm6_0_I_88/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_95/A  BUS_INTERFACE_0/modulator/pwm6_0_I_95/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_107/C  BUS_INTERFACE_0/modulator/pwm6_0_I_107/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/C  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[17\]/CLK  BUS_INTERFACE_0/hit_count\[17\]/Q  BUS_INTERFACE_0/hit_count_RNI958I\[18\]/A  BUS_INTERFACE_0/hit_count_RNI958I\[18\]/Y  BUS_INTERFACE_0/hit_count_RNIIAG41\[16\]/C  BUS_INTERFACE_0/hit_count_RNIIAG41\[16\]/Y  BUS_INTERFACE_0/hit_count_RNIIUJD3\[16\]/A  BUS_INTERFACE_0/hit_count_RNIIUJD3\[16\]/Y  BUS_INTERFACE_0/hit_count_RNIINI58\[16\]/A  BUS_INTERFACE_0/hit_count_RNIINI58\[16\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[25\]/B  BUS_INTERFACE_0/hit_count_RNO_0\[25\]/Y  BUS_INTERFACE_0/hit_count_RNO\[25\]/B  BUS_INTERFACE_0/hit_count_RNO\[25\]/Y  BUS_INTERFACE_0/hit_count\[25\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/PulseWidth\[19\]/CLK  BUS_INTERFACE_0/PulseWidth\[19\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_55/A  BUS_INTERFACE_0/modulator/pwm6_0_I_55/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_57/C  BUS_INTERFACE_0/modulator/pwm6_0_I_57/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_62/A  BUS_INTERFACE_0/modulator/pwm6_0_I_62/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_63/A  BUS_INTERFACE_0/modulator/pwm6_0_I_63/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_64/A  BUS_INTERFACE_0/modulator/pwm6_0_I_64/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_65/A  BUS_INTERFACE_0/modulator/pwm6_0_I_65/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/C  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[1\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[1\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNILT18\[2\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNILT18\[2\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNI81ED\[3\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNI81ED\[3\]/Y  CORESPI_0/USPI/UCC/stxs_state_RNI43NR_0/B  CORESPI_0/USPI/UCC/stxs_state_RNI43NR_0/Y  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO\[1\]/C  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO\[1\]/Y  CORESPI_0/USPI/UCC/stxs_bitcnt\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[1\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[1\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNILT18\[2\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNILT18\[2\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNI81ED\[3\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNI81ED\[3\]/Y  CORESPI_0/USPI/UCC/stxs_state_RNI43NR_0/B  CORESPI_0/USPI/UCC/stxs_state_RNI43NR_0/Y  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO\[4\]/B  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO\[4\]/Y  CORESPI_0/USPI/UCC/stxs_bitcnt\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[20\]/CLK  BUS_INTERFACE_0/p1/count\[20\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_60/C  BUS_INTERFACE_0/p1/un3_count_1_I_60/Y  BUS_INTERFACE_0/p1/un3_count_1_I_84/A  BUS_INTERFACE_0/p1/un3_count_1_I_84/Y  BUS_INTERFACE_0/p1/un3_count_1_G_0_1_i/A  BUS_INTERFACE_0/p1/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/p1/un3_count_1_G_3/A  BUS_INTERFACE_0/p1/un3_count_1_G_3/Y  BUS_INTERFACE_0/p1/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[20\]/CLK  BUS_INTERFACE_0/p/count\[20\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_60/C  BUS_INTERFACE_0/p/un3_count_1_I_60/Y  BUS_INTERFACE_0/p/un3_count_1_I_84/A  BUS_INTERFACE_0/p/un3_count_1_I_84/Y  BUS_INTERFACE_0/p/un3_count_1_G_0_1_i/A  BUS_INTERFACE_0/p/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/p/un3_count_1_G_3/A  BUS_INTERFACE_0/p/un3_count_1_G_3/Y  BUS_INTERFACE_0/p/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/receive_count\[2\]/CLK  CoreUARTapb_0/uUART/make_RX/receive_count\[2\]/Q  CoreUARTapb_0/uUART/make_RX/receive_count_RNINPCM\[1\]/A  CoreUARTapb_0/uUART/make_RX/receive_count_RNINPCM\[1\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNIDMF41\[3\]/C  CoreUARTapb_0/uUART/make_RX/receive_count_RNIDMF41\[3\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNI6M4L2\[3\]/C  CoreUARTapb_0/uUART/make_RX/receive_count_RNI6M4L2\[3\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNIDAPP2\[3\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNIDAPP2\[3\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNO\[2\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNO\[2\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_clock_RNIOESC/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_clock_RNIOESC/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNIE81S\[0\]/B  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNIE81S\[0\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO\[1\]/B  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO\[1\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[18\]/CLK  BUS_INTERFACE_0/hit_count\[18\]/Q  BUS_INTERFACE_0/hit_count_RNI958I\[18\]/B  BUS_INTERFACE_0/hit_count_RNI958I\[18\]/Y  BUS_INTERFACE_0/hit_count_RNIIAG41\[16\]/C  BUS_INTERFACE_0/hit_count_RNIIAG41\[16\]/Y  BUS_INTERFACE_0/hit_count_RNIIUJD3\[16\]/A  BUS_INTERFACE_0/hit_count_RNIIUJD3\[16\]/Y  BUS_INTERFACE_0/hit_count_RNIINI58\[16\]/A  BUS_INTERFACE_0/hit_count_RNIINI58\[16\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[25\]/B  BUS_INTERFACE_0/hit_count_RNO_0\[25\]/Y  BUS_INTERFACE_0/hit_count_RNO\[25\]/B  BUS_INTERFACE_0/hit_count_RNO\[25\]/Y  BUS_INTERFACE_0/hit_count\[25\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[17\]/CLK  BUS_INTERFACE_0/hit_count\[17\]/Q  BUS_INTERFACE_0/hit_count_RNI738I\[16\]/A  BUS_INTERFACE_0/hit_count_RNI738I\[16\]/Y  BUS_INTERFACE_0/hit_count_RNII15I2\[16\]/B  BUS_INTERFACE_0/hit_count_RNII15I2\[16\]/Y  BUS_INTERFACE_0/hit_count_RNIIQ3A7\[16\]/A  BUS_INTERFACE_0/hit_count_RNIIQ3A7\[16\]/Y  BUS_INTERFACE_0/hit_count_RNIHO8J7\[21\]/A  BUS_INTERFACE_0/hit_count_RNIHO8J7\[21\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[23\]/A  BUS_INTERFACE_0/hit_count_RNO_0\[23\]/Y  BUS_INTERFACE_0/hit_count_RNO\[23\]/B  BUS_INTERFACE_0/hit_count_RNO\[23\]/Y  BUS_INTERFACE_0/hit_count\[23\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[23\]/CLK  BUS_INTERFACE_0/modulator/count\[23\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_56/B  BUS_INTERFACE_0/modulator/pwm6_0_I_56/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_61/C  BUS_INTERFACE_0/modulator/pwm6_0_I_61/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_63/B  BUS_INTERFACE_0/modulator/pwm6_0_I_63/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_64/A  BUS_INTERFACE_0/modulator/pwm6_0_I_64/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_65/A  BUS_INTERFACE_0/modulator/pwm6_0_I_65/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/C  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/counter_q\[0\]/CLK  CORESPI_0/USPI/UTXF/counter_q\[0\]/Q  CORESPI_0/USPI/UTXF/un1_counter_q_1_dec_I_5/A  CORESPI_0/USPI/UTXF/un1_counter_q_1_dec_I_5/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNO\[1\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNO\[1\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m\[1\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m\[1\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNIQJEE\[1\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNIQJEE\[1\]/Y  CORESPI_0/USPI/UTXF/full_out_RNO_0/B  CORESPI_0/USPI/UTXF/full_out_RNO_0/Y  CORESPI_0/USPI/UTXF/full_out_RNO/A  CORESPI_0/USPI/UTXF/full_out_RNO/Y  CORESPI_0/USPI/UTXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/receive_count\[1\]/CLK  CoreUARTapb_0/uUART/make_RX/receive_count\[1\]/Q  CoreUARTapb_0/uUART/make_RX/receive_count_RNIRSTE\[1\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNIRSTE\[1\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNIQSCM\[3\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNIQSCM\[3\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNITDG21\[3\]/A  CoreUARTapb_0/uUART/make_RX/receive_count_RNITDG21\[3\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNICJ2I1\[3\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNICJ2I1\[3\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNICMFU4\[1\]/A  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNICMFU4\[1\]/Y  CoreUARTapb_0/uUART/make_RX/parity_err/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/receive_count\[1\]/CLK  CoreUARTapb_0/uUART/make_RX/receive_count\[1\]/Q  CoreUARTapb_0/uUART/make_RX/receive_count_RNIRSTE\[1\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNIRSTE\[1\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNIQSCM\[3\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNIQSCM\[3\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNITDG21\[3\]/A  CoreUARTapb_0/uUART/make_RX/receive_count_RNITDG21\[3\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNICJ2I1\[3\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNICJ2I1\[3\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNICMFU4\[1\]/A  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNICMFU4\[1\]/Y  CoreUARTapb_0/uUART/make_RX/parity_err_0/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_state/CLK  CORESPI_0/USPI/UCC/stxs_state/Q  CORESPI_0/USPI/UCC/stxs_state_RNIHTLP1/S  CORESPI_0/USPI/UCC/stxs_state_RNIHTLP1/Y  CORESPI_0/USPI/UCC/stxs_state_RNIKVP22/A  CORESPI_0/USPI/UCC/stxs_state_RNIKVP22/Y  CORESPI_0/USPI/UCC/stxs_state_RNIJ37Q2/C  CORESPI_0/USPI/UCC/stxs_state_RNIJ37Q2/Y  CORESPI_0/USPI/UCC/stxs_bitsel\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[31\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[31\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI9V4J\[31\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI9V4J\[31\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIRGCK1\[31\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIRGCK1\[31\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_29/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_29/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_13/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_13/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[31\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[31\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI9V4J\[31\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI9V4J\[31\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIRGCK1\[31\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIRGCK1\[31\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_29/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_29/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_13/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_13/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[31\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[31\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIDJDS\[31\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIDJDS\[31\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIRGCK1\[31\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIRGCK1\[31\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_29/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_29/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_13/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_13/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[15\]/CLK  BUS_INTERFACE_0/hit_count\[15\]/Q  BUS_INTERFACE_0/hit_count_RNI83J41\[25\]/A  BUS_INTERFACE_0/hit_count_RNI83J41\[25\]/Y  BUS_INTERFACE_0/hit_count_RNIKQQK3\[25\]/B  BUS_INTERFACE_0/hit_count_RNIKQQK3\[25\]/Y  BUS_INTERFACE_0/hit_count_RNITE7I8\[11\]/B  BUS_INTERFACE_0/hit_count_RNITE7I8\[11\]/Y  BUS_INTERFACE_0/hit_count_RNO\[14\]/C  BUS_INTERFACE_0/hit_count_RNO\[14\]/Y  BUS_INTERFACE_0/hit_count\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[11\]/CLK  BUS_INTERFACE_0/hit_count\[11\]/Q  BUS_INTERFACE_0/hit_count_RNIQHF41\[11\]/C  BUS_INTERFACE_0/hit_count_RNIQHF41\[11\]/Y  BUS_INTERFACE_0/hit_count_RNIN7ML4\[11\]/B  BUS_INTERFACE_0/hit_count_RNIN7ML4\[11\]/Y  BUS_INTERFACE_0/hit_count_RNITE7I8\[11\]/A  BUS_INTERFACE_0/hit_count_RNITE7I8\[11\]/Y  BUS_INTERFACE_0/hit_count_RNO\[14\]/C  BUS_INTERFACE_0/hit_count_RNO\[14\]/Y  BUS_INTERFACE_0/hit_count\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[16\]/CLK  BUS_INTERFACE_0/hit_count\[16\]/Q  BUS_INTERFACE_0/hit_count_RNI738I\[16\]/B  BUS_INTERFACE_0/hit_count_RNI738I\[16\]/Y  BUS_INTERFACE_0/hit_count_RNII15I2\[16\]/B  BUS_INTERFACE_0/hit_count_RNII15I2\[16\]/Y  BUS_INTERFACE_0/hit_count_RNIIQ3A7\[16\]/A  BUS_INTERFACE_0/hit_count_RNIIQ3A7\[16\]/Y  BUS_INTERFACE_0/hit_count_RNIHO8J7\[21\]/A  BUS_INTERFACE_0/hit_count_RNIHO8J7\[21\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[23\]/A  BUS_INTERFACE_0/hit_count_RNO_0\[23\]/Y  BUS_INTERFACE_0/hit_count_RNO\[23\]/B  BUS_INTERFACE_0/hit_count_RNO\[23\]/Y  BUS_INTERFACE_0/hit_count\[23\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[17\]/CLK  BUS_INTERFACE_0/modulator/count\[17\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_92/A  BUS_INTERFACE_0/modulator/pwm6_0_I_92/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_94/A  BUS_INTERFACE_0/modulator/pwm6_0_I_94/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_95/C  BUS_INTERFACE_0/modulator/pwm6_0_I_95/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_107/C  BUS_INTERFACE_0/modulator/pwm6_0_I_107/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/C  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[4\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[4\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI9JJ9\[4\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI9JJ9\[4\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIRKP81\[4\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIRKP81\[4\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_16/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_16/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_7/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_7/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[8\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[8\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIHRJ9\[8\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIHRJ9\[8\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIB5Q81\[8\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIB5Q81\[8\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_15/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_15/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[3\]/CLK  BUS_INTERFACE_0/modulator/count\[3\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_G_2/C  BUS_INTERFACE_0/modulator/un3_count_1_G_2/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_51/B  BUS_INTERFACE_0/modulator/un3_count_1_I_51/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_52/A  BUS_INTERFACE_0/modulator/un3_count_1_I_52/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_53/A  BUS_INTERFACE_0/modulator/un3_count_1_I_53/Y  BUS_INTERFACE_0/modulator/count\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[31\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[31\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIDJDS\[31\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIDJDS\[31\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIRGCK1\[31\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIRGCK1\[31\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_29/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_29/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_13/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_13/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[16\]/CLK  BUS_INTERFACE_0/hit_count\[16\]/Q  BUS_INTERFACE_0/hit_count_RNIIAG41_0\[16\]/C  BUS_INTERFACE_0/hit_count_RNIIAG41_0\[16\]/Y  BUS_INTERFACE_0/hit_count_RNIN7ML4\[11\]/A  BUS_INTERFACE_0/hit_count_RNIN7ML4\[11\]/Y  BUS_INTERFACE_0/hit_count_RNITE7I8\[11\]/A  BUS_INTERFACE_0/hit_count_RNITE7I8\[11\]/Y  BUS_INTERFACE_0/hit_count_RNO\[14\]/C  BUS_INTERFACE_0/hit_count_RNO\[14\]/Y  BUS_INTERFACE_0/hit_count\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[3\]/CLK  BUS_INTERFACE_0/modulator/count\[3\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_G_2/C  BUS_INTERFACE_0/modulator/un3_count_1_G_2/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_51/B  BUS_INTERFACE_0/modulator/un3_count_1_I_51/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_64/A  BUS_INTERFACE_0/modulator/un3_count_1_I_64/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_65/A  BUS_INTERFACE_0/modulator/un3_count_1_I_65/Y  BUS_INTERFACE_0/modulator/count\[22\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[3\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[3\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI7HJ9\[3\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI7HJ9\[3\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNINGP81\[3\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNINGP81\[3\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_26/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_26/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_12/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_12/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[5\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[5\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIBLJ9\[5\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIBLJ9\[5\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIVOP81\[5\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIVOP81\[5\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_24/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_24/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_11/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_11/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[6\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[6\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIDNJ9\[6\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIDNJ9\[6\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI3TP81\[6\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI3TP81\[6\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_20/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_20/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_9/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_9/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[9\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[9\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIJTJ9\[9\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIJTJ9\[9\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIF9Q81\[9\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIF9Q81\[9\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_23/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_23/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_10/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_10/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[10\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[10\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI3L0J\[10\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI3L0J\[10\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIU4QL1\[10\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIU4QL1\[10\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_19/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_19/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_8/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_8/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[12\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[12\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI7P0J\[12\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI7P0J\[12\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI6DQL1\[12\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI6DQL1\[12\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_17/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_17/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_7/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_7/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[17\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[17\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIH31J\[17\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIH31J\[17\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIQ1RL1\[17\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIQ1RL1\[17\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_22/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_22/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_10/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_10/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[18\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[18\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIJ51J\[18\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIJ51J\[18\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIU5RL1\[18\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIU5RL1\[18\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_18/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_18/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_8/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_8/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[20\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[20\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI5P2J\[20\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI5P2J\[20\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI2DUL1\[20\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI2DUL1\[20\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_16/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_16/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_7/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_7/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[24\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[24\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNID13J\[24\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNID13J\[24\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIITUL1\[24\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIITUL1\[24\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_15/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_15/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[4\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[4\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI9JJ9\[4\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI9JJ9\[4\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIRKP81\[4\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIRKP81\[4\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_16/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_16/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_7/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_7/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[8\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[8\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIHRJ9\[8\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIHRJ9\[8\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIB5Q81\[8\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIB5Q81\[8\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_15/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_15/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[4\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[4\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNID3CQ\[4\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNID3CQ\[4\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIRKP81\[4\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIRKP81\[4\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_16/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_16/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_7/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_7/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[8\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[8\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNILBCQ\[8\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNILBCQ\[8\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIB5Q81\[8\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIB5Q81\[8\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_15/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_15/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[1\]/CLK  BUS_INTERFACE_0/modulator/count\[1\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_10/B  BUS_INTERFACE_0/modulator/un3_count_1_I_10/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_24/A  BUS_INTERFACE_0/modulator/un3_count_1_I_24/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_27/A  BUS_INTERFACE_0/modulator/un3_count_1_I_27/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_28/A  BUS_INTERFACE_0/modulator/un3_count_1_I_28/Y  BUS_INTERFACE_0/modulator/count_RNO\[10\]/C  BUS_INTERFACE_0/modulator/count_RNO\[10\]/Y  BUS_INTERFACE_0/modulator/count\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[3\]/CLK  BUS_INTERFACE_0/modulator/count\[3\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_G_2/C  BUS_INTERFACE_0/modulator/un3_count_1_G_2/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_24/B  BUS_INTERFACE_0/modulator/un3_count_1_I_24/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_25/B  BUS_INTERFACE_0/modulator/un3_count_1_I_25/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_26/A  BUS_INTERFACE_0/modulator/un3_count_1_I_26/Y  BUS_INTERFACE_0/modulator/count_RNO\[9\]/C  BUS_INTERFACE_0/modulator/count_RNO\[9\]/Y  BUS_INTERFACE_0/modulator/count\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[15\]/CLK  BUS_INTERFACE_0/p2/count\[15\]/Q  BUS_INTERFACE_0/p2/count_RNI182M\[15\]/B  BUS_INTERFACE_0/p2/count_RNI182M\[15\]/Y  BUS_INTERFACE_0/p2/count_RNIEK2C3\[15\]/B  BUS_INTERFACE_0/p2/count_RNIEK2C3\[15\]/Y  BUS_INTERFACE_0/p2/count_RNIPKGG3\[21\]/A  BUS_INTERFACE_0/p2/count_RNIPKGG3\[21\]/Y  BUS_INTERFACE_0/p2/count_RNI5MUK3\[22\]/B  BUS_INTERFACE_0/p2/count_RNI5MUK3\[22\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[24\]/B  BUS_INTERFACE_0/p2/count_RNO_0\[24\]/Y  BUS_INTERFACE_0/p2/count\[24\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[7\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[7\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIFPJ9\[7\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIFPJ9\[7\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI71Q81\[7\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI71Q81\[7\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_28/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_28/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_13/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_13/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[11\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[11\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI5N0J\[11\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI5N0J\[11\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI29QL1\[11\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI29QL1\[11\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_27/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_27/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_12/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_12/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[13\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[13\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI9R0J\[13\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI9R0J\[13\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIAHQL1\[13\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIAHQL1\[13\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_25/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_25/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_11/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_11/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[14\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[14\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIBT0J\[14\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIBT0J\[14\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIELQL1\[14\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIELQL1\[14\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_21/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_21/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_9/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_9/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[19\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[19\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIL71J\[19\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIL71J\[19\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI2ARL1\[19\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI2ARL1\[19\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_26/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_26/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_12/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_12/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[21\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[21\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI7R2J\[21\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI7R2J\[21\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI6HUL1\[21\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI6HUL1\[21\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_24/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_24/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_11/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_11/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[22\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[22\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI9T2J\[22\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI9T2J\[22\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIALUL1\[22\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIALUL1\[22\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_20/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_20/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_9/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_9/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[25\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[25\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIF33J\[25\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIF33J\[25\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIM1VL1\[25\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIM1VL1\[25\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_23/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_23/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_10/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_10/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[26\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[26\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIH53J\[26\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIH53J\[26\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIQ5VL1\[26\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIQ5VL1\[26\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_19/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_19/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_8/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_8/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[28\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[28\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIL93J\[28\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIL93J\[28\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIJ59K1\[28\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIJ59K1\[28\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_17/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_17/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_7/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_7/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[3\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[3\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI7HJ9\[3\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI7HJ9\[3\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNINGP81\[3\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNINGP81\[3\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_26/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_26/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_12/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_12/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[5\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[5\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIBLJ9\[5\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIBLJ9\[5\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIVOP81\[5\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIVOP81\[5\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_24/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_24/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_11/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_11/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[6\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[6\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIDNJ9\[6\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIDNJ9\[6\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI3TP81\[6\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI3TP81\[6\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_20/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_20/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_9/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_9/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[9\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[9\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIJTJ9\[9\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIJTJ9\[9\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIF9Q81\[9\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIF9Q81\[9\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_23/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_23/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_10/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_10/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[10\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[10\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI3L0J\[10\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI3L0J\[10\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIU4QL1\[10\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIU4QL1\[10\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_19/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_19/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_8/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_8/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[12\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[12\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI7P0J\[12\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI7P0J\[12\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI6DQL1\[12\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI6DQL1\[12\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_17/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_17/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_7/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_7/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[17\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[17\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIH31J\[17\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIH31J\[17\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIQ1RL1\[17\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIQ1RL1\[17\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_22/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_22/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_10/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_10/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[18\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[18\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIJ51J\[18\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIJ51J\[18\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIU5RL1\[18\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIU5RL1\[18\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_18/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_18/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_8/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_8/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[20\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[20\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI5P2J\[20\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI5P2J\[20\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI2DUL1\[20\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI2DUL1\[20\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_16/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_16/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_7/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_7/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[24\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[24\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNID13J\[24\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNID13J\[24\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIITUL1\[24\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIITUL1\[24\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_15/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_15/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[3\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[3\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNIB1CQ\[3\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNIB1CQ\[3\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNINGP81\[3\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNINGP81\[3\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_26/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_26/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_12/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_12/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[5\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[5\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNIF5CQ\[5\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNIF5CQ\[5\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIVOP81\[5\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIVOP81\[5\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_24/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_24/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_11/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_11/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[6\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[6\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNIH7CQ\[6\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNIH7CQ\[6\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI3TP81\[6\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI3TP81\[6\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_20/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_20/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_9/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_9/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[9\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[9\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNINDCQ\[9\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNINDCQ\[9\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIF9Q81\[9\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIF9Q81\[9\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_23/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_23/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_10/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_10/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[10\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[10\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNI799S\[10\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNI799S\[10\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIU4QL1\[10\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIU4QL1\[10\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_19/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_19/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_8/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_8/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[12\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[12\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIBD9S\[12\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIBD9S\[12\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI6DQL1\[12\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI6DQL1\[12\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_17/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_17/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_7/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_7/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[17\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[17\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNILN9S\[17\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNILN9S\[17\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIQ1RL1\[17\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIQ1RL1\[17\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_22/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_22/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_10/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_10/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[18\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[18\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNINP9S\[18\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNINP9S\[18\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIU5RL1\[18\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIU5RL1\[18\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_18/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_18/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_8/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_8/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[20\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[20\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNI9DBS\[20\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNI9DBS\[20\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI2DUL1\[20\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI2DUL1\[20\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_16/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_16/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_7/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_7/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[24\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[24\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIHLBS\[24\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIHLBS\[24\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIITUL1\[24\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIITUL1\[24\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_15/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_15/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[4\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[4\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNID3CQ\[4\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNID3CQ\[4\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIRKP81\[4\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIRKP81\[4\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_16/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_16/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_7/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_7/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[8\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[8\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNILBCQ\[8\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNILBCQ\[8\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIB5Q81\[8\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIB5Q81\[8\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_15/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_15/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[23\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[23\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIBV2J\[23\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIBV2J\[23\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIEPUL1\[23\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIEPUL1\[23\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_28/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_28/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_13/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_13/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[27\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[27\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIJ73J\[27\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIJ73J\[27\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIF19K1\[27\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIF19K1\[27\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_27/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_27/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_12/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_12/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[29\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[29\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNINB3J\[29\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNINB3J\[29\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIN99K1\[29\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIN99K1\[29\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_25/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_25/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_11/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_11/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[30\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[30\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI7T4J\[30\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI7T4J\[30\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNINCCK1\[30\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNINCCK1\[30\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_21/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_21/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_9/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_9/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[7\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[7\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIFPJ9\[7\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIFPJ9\[7\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI71Q81\[7\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI71Q81\[7\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_28/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_28/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_13/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_13/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[11\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[11\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI5N0J\[11\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI5N0J\[11\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI29QL1\[11\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI29QL1\[11\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_27/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_27/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_12/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_12/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[13\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[13\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI9R0J\[13\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI9R0J\[13\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIAHQL1\[13\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIAHQL1\[13\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_25/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_25/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_11/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_11/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[14\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[14\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIBT0J\[14\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIBT0J\[14\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIELQL1\[14\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIELQL1\[14\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_21/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_21/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_9/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_9/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[19\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[19\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIL71J\[19\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIL71J\[19\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI2ARL1\[19\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI2ARL1\[19\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_26/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_26/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_12/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_12/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[21\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[21\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI7R2J\[21\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI7R2J\[21\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI6HUL1\[21\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI6HUL1\[21\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_24/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_24/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_11/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_11/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[22\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[22\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI9T2J\[22\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI9T2J\[22\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIALUL1\[22\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIALUL1\[22\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_20/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_20/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_9/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_9/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[25\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[25\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIF33J\[25\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIF33J\[25\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIM1VL1\[25\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIM1VL1\[25\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_23/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_23/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_10/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_10/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[26\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[26\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIH53J\[26\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIH53J\[26\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIQ5VL1\[26\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIQ5VL1\[26\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_19/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_19/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_8/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_8/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[28\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[28\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIL93J\[28\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIL93J\[28\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIJ59K1\[28\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIJ59K1\[28\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_17/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_17/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_7/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_7/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[7\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[7\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNIJ9CQ\[7\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNIJ9CQ\[7\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI71Q81\[7\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI71Q81\[7\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_28/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_28/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_13/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_13/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[11\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[11\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNI9B9S\[11\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNI9B9S\[11\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI29QL1\[11\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI29QL1\[11\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_27/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_27/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_12/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_12/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[13\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[13\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIDF9S\[13\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIDF9S\[13\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIAHQL1\[13\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIAHQL1\[13\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_25/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_25/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_11/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_11/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[14\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[14\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIFH9S\[14\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIFH9S\[14\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIELQL1\[14\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIELQL1\[14\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_21/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_21/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_9/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_9/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[19\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[19\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIPR9S\[19\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIPR9S\[19\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI2ARL1\[19\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI2ARL1\[19\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_26/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_26/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_12/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_12/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[21\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[21\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIBFBS\[21\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIBFBS\[21\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI6HUL1\[21\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI6HUL1\[21\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_24/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_24/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_11/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_11/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[22\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[22\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIDHBS\[22\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIDHBS\[22\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIALUL1\[22\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIALUL1\[22\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_20/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_20/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_9/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_9/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[25\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[25\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIJNBS\[25\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIJNBS\[25\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIM1VL1\[25\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIM1VL1\[25\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_23/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_23/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_10/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_10/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[26\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[26\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNILPBS\[26\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNILPBS\[26\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIQ5VL1\[26\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIQ5VL1\[26\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_19/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_19/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_8/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_8/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[28\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[28\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIPTBS\[28\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIPTBS\[28\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIJ59K1\[28\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIJ59K1\[28\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_17/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_17/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_7/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_7/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[3\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[3\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNIB1CQ\[3\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNIB1CQ\[3\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNINGP81\[3\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNINGP81\[3\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_26/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_26/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_12/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_12/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[5\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[5\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNIF5CQ\[5\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNIF5CQ\[5\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIVOP81\[5\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIVOP81\[5\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_24/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_24/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_11/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_11/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[6\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[6\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNIH7CQ\[6\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNIH7CQ\[6\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI3TP81\[6\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI3TP81\[6\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_20/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_20/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_9/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_9/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[9\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[9\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNINDCQ\[9\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNINDCQ\[9\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIF9Q81\[9\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIF9Q81\[9\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_23/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_23/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_10/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_10/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[10\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[10\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNI799S\[10\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNI799S\[10\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIU4QL1\[10\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIU4QL1\[10\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_19/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_19/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_8/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_8/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[12\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[12\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIBD9S\[12\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIBD9S\[12\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI6DQL1\[12\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI6DQL1\[12\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_17/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_17/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_7/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_7/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[17\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[17\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNILN9S\[17\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNILN9S\[17\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIQ1RL1\[17\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIQ1RL1\[17\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_22/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_22/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_10/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_10/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[18\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[18\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNINP9S\[18\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNINP9S\[18\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIU5RL1\[18\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIU5RL1\[18\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_18/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_18/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_8/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_8/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[20\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[20\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNI9DBS\[20\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNI9DBS\[20\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI2DUL1\[20\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI2DUL1\[20\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_16/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_16/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_7/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_7/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[24\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[24\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIHLBS\[24\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIHLBS\[24\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIITUL1\[24\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIITUL1\[24\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_15/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_15/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[23\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[23\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIBV2J\[23\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIBV2J\[23\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIEPUL1\[23\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIEPUL1\[23\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_28/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_28/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_13/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_13/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[27\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[27\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIJ73J\[27\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIJ73J\[27\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIF19K1\[27\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIF19K1\[27\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_27/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_27/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_12/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_12/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[29\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[29\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNINB3J\[29\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNINB3J\[29\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIN99K1\[29\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIN99K1\[29\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_25/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_25/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_11/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_11/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[30\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[30\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI7T4J\[30\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI7T4J\[30\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNINCCK1\[30\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNINCCK1\[30\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_21/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_21/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_9/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_9/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[23\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[23\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIFJBS\[23\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIFJBS\[23\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIEPUL1\[23\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIEPUL1\[23\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_28/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_28/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_13/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_13/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[27\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[27\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNINRBS\[27\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNINRBS\[27\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIF19K1\[27\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIF19K1\[27\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_27/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_27/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_12/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_12/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[29\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[29\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIRVBS\[29\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIRVBS\[29\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIN99K1\[29\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIN99K1\[29\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_25/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_25/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_11/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_11/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[30\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[30\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIBHDS\[30\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIBHDS\[30\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNINCCK1\[30\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNINCCK1\[30\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_21/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_21/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_9/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_9/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[7\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[7\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNIJ9CQ\[7\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNIJ9CQ\[7\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI71Q81\[7\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI71Q81\[7\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_28/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_28/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_13/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_13/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[11\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[11\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNI9B9S\[11\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNI9B9S\[11\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI29QL1\[11\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI29QL1\[11\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_27/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_27/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_12/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_12/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[13\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[13\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIDF9S\[13\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIDF9S\[13\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIAHQL1\[13\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIAHQL1\[13\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_25/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_25/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_11/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_11/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[14\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[14\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIFH9S\[14\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIFH9S\[14\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIELQL1\[14\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIELQL1\[14\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_21/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_21/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_9/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_9/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[19\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[19\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIPR9S\[19\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIPR9S\[19\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI2ARL1\[19\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI2ARL1\[19\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_26/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_26/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_12/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_12/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[21\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[21\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIBFBS\[21\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIBFBS\[21\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI6HUL1\[21\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI6HUL1\[21\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_24/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_24/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_11/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_11/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[22\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[22\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIDHBS\[22\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIDHBS\[22\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIALUL1\[22\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIALUL1\[22\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_20/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_20/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_9/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_9/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[25\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[25\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIJNBS\[25\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIJNBS\[25\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIM1VL1\[25\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIM1VL1\[25\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_23/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_23/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_10/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_10/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[26\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[26\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNILPBS\[26\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNILPBS\[26\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIQ5VL1\[26\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIQ5VL1\[26\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_19/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_19/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_8/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_8/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[28\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[28\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIPTBS\[28\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIPTBS\[28\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIJ59K1\[28\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIJ59K1\[28\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_17/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_17/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_7/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_7/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/PulseWidth\[7\]/CLK  BUS_INTERFACE_0/PulseWidth\[7\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_117/B  BUS_INTERFACE_0/modulator/pwm6_0_I_117/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_121/C  BUS_INTERFACE_0/modulator/pwm6_0_I_121/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_125/C  BUS_INTERFACE_0/modulator/pwm6_0_I_125/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_126/A  BUS_INTERFACE_0/modulator/pwm6_0_I_126/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_138/C  BUS_INTERFACE_0/modulator/pwm6_0_I_138/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/B  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/PulseWidth\[12\]/CLK  BUS_INTERFACE_0/PulseWidth\[12\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_97/B  BUS_INTERFACE_0/modulator/pwm6_0_I_97/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_101/C  BUS_INTERFACE_0/modulator/pwm6_0_I_101/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_105/C  BUS_INTERFACE_0/modulator/pwm6_0_I_105/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_106/A  BUS_INTERFACE_0/modulator/pwm6_0_I_106/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_107/B  BUS_INTERFACE_0/modulator/pwm6_0_I_107/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/C  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_state/CLK  CORESPI_0/USPI/UCC/stxs_state/Q  CORESPI_0/USPI/UCC/stxs_direct_RNIIUSE/B  CORESPI_0/USPI/UCC/stxs_direct_RNIIUSE/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIQVAS_0/C  CORESPI_0/USPI/UCC/stxs_direct_RNIQVAS_0/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIH61Q3/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNIH61Q3/Y  CORESPI_0/USPI/UCC/stxs_datareg\[31\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[15\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[15\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIDV0J\[15\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIDV0J\[15\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIIPQL1\[15\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIIPQL1\[15\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_29/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_29/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_13/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_13/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[23\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[23\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIFJBS\[23\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIFJBS\[23\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIEPUL1\[23\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIEPUL1\[23\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_28/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_28/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_13/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_13/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[27\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[27\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNINRBS\[27\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNINRBS\[27\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIF19K1\[27\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIF19K1\[27\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_27/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_27/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_12/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_12/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[29\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[29\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIRVBS\[29\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIRVBS\[29\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIN99K1\[29\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIN99K1\[29\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_25/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_25/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_11/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_11/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[30\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[30\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIBHDS\[30\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIBHDS\[30\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNINCCK1\[30\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNINCCK1\[30\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_21/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_21/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_9/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_9/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/A  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/Y  CORESPI_0/USPI/UCC/mtx_state_RNIKE5O\[3\]/B  CORESPI_0/USPI/UCC/mtx_state_RNIKE5O\[3\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNI1QN31\[0\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNI1QN31\[0\]/Y  CORESPI_0/USPI/UCC/mtx_consecutive_RNO/A  CORESPI_0/USPI/UCC/mtx_consecutive_RNO/Y  CORESPI_0/USPI/UCC/mtx_consecutive/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_count\[3\]/CLK  CORESPI_0/USPI/UCC/spi_clk_count\[3\]/Q  CORESPI_0/USPI/UCC/clk_div_val_reg_RNII23C\[3\]/B  CORESPI_0/USPI/UCC/clk_div_val_reg_RNII23C\[3\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISTBG1\[1\]/B  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISTBG1\[1\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/B  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/C  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[15\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[15\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIDV0J\[15\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIDV0J\[15\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIIPQL1\[15\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIIPQL1\[15\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_29/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_29/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_13/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_13/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[15\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[15\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIHJ9S\[15\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIHJ9S\[15\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIIPQL1\[15\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIIPQL1\[15\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_29/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_29/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_13/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_13/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[11\]/CLK  BUS_INTERFACE_0/p1/count\[11\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_100/B  BUS_INTERFACE_0/p1/pwm6_0_I_100/Y  BUS_INTERFACE_0/p1/pwm6_0_I_105/A  BUS_INTERFACE_0/p1/pwm6_0_I_105/Y  BUS_INTERFACE_0/p1/pwm6_0_I_106/A  BUS_INTERFACE_0/p1/pwm6_0_I_106/Y  BUS_INTERFACE_0/p1/pwm6_0_I_107/B  BUS_INTERFACE_0/p1/pwm6_0_I_107/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/A  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[11\]/CLK  BUS_INTERFACE_0/p/count\[11\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_100/B  BUS_INTERFACE_0/p/pwm6_0_I_100/Y  BUS_INTERFACE_0/p/pwm6_0_I_105/A  BUS_INTERFACE_0/p/pwm6_0_I_105/Y  BUS_INTERFACE_0/p/pwm6_0_I_106/A  BUS_INTERFACE_0/p/pwm6_0_I_106/Y  BUS_INTERFACE_0/p/pwm6_0_I_107/B  BUS_INTERFACE_0/p/pwm6_0_I_107/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/A  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/empty_out_RNIC46L/B  CORESPI_0/USPI/URXF/empty_out_RNIC46L/Y  CORESPI_0/USPI/URXF/un1_counter_q_ADD_6x6_fast_I29_Y_0/B  CORESPI_0/USPI/URXF/un1_counter_q_ADD_6x6_fast_I29_Y_0/Y  CORESPI_0/USPI/URXF/counter_q_RNIJ473C1\[0\]/B  CORESPI_0/USPI/URXF/counter_q_RNIJ473C1\[0\]/Y  CORESPI_0/USPI/URXF/full_out_RNO/A  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[15\]/CLK  BUS_INTERFACE_0/p1/count\[15\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_85/B  BUS_INTERFACE_0/p1/pwm6_0_I_85/Y  BUS_INTERFACE_0/p1/pwm6_0_I_88/A  BUS_INTERFACE_0/p1/pwm6_0_I_88/Y  BUS_INTERFACE_0/p1/pwm6_0_I_95/A  BUS_INTERFACE_0/p1/pwm6_0_I_95/Y  BUS_INTERFACE_0/p1/pwm6_0_I_107/C  BUS_INTERFACE_0/p1/pwm6_0_I_107/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/A  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[15\]/CLK  BUS_INTERFACE_0/p/count\[15\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_85/B  BUS_INTERFACE_0/p/pwm6_0_I_85/Y  BUS_INTERFACE_0/p/pwm6_0_I_88/A  BUS_INTERFACE_0/p/pwm6_0_I_88/Y  BUS_INTERFACE_0/p/pwm6_0_I_95/A  BUS_INTERFACE_0/p/pwm6_0_I_95/Y  BUS_INTERFACE_0/p/pwm6_0_I_107/C  BUS_INTERFACE_0/p/pwm6_0_I_107/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/A  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[15\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[15\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIHJ9S\[15\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIHJ9S\[15\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIIPQL1\[15\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIIPQL1\[15\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_29/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_29/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_13/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_13/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/counter_q\[4\]/CLK  CORESPI_0/USPI/UTXF/counter_q\[4\]/Q  CORESPI_0/USPI/UTXF/un1_counter_q_1_dec_I_12/B  CORESPI_0/USPI/UTXF/un1_counter_q_1_dec_I_12/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1\[4\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_1\[4\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m\[4\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m\[4\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNITMEE\[4\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNITMEE\[4\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNIAK4L4\[4\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNIAK4L4\[4\]/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/B  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[3\]/CLK  BUS_INTERFACE_0/hit_count\[3\]/Q  BUS_INTERFACE_0/hit_count_RNIVNNQ\[4\]/B  BUS_INTERFACE_0/hit_count_RNIVNNQ\[4\]/Y  BUS_INTERFACE_0/hit_count_RNI2KFL1\[5\]/C  BUS_INTERFACE_0/hit_count_RNI2KFL1\[5\]/Y  BUS_INTERFACE_0/hit_count_RNO_2\[11\]/B  BUS_INTERFACE_0/hit_count_RNO_2\[11\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[11\]/A  BUS_INTERFACE_0/hit_count_RNO_0\[11\]/Y  BUS_INTERFACE_0/hit_count_RNO\[11\]/A  BUS_INTERFACE_0/hit_count_RNO\[11\]/Y  BUS_INTERFACE_0/hit_count\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/PulseWidth\[18\]/CLK  BUS_INTERFACE_0/PulseWidth\[18\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_93/B  BUS_INTERFACE_0/modulator/pwm6_0_I_93/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_94/B  BUS_INTERFACE_0/modulator/pwm6_0_I_94/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_95/C  BUS_INTERFACE_0/modulator/pwm6_0_I_95/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_107/C  BUS_INTERFACE_0/modulator/pwm6_0_I_107/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/C  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[4\]/CLK  BUS_INTERFACE_0/p3/count\[4\]/Q  BUS_INTERFACE_0/p3/count_RNIOL5M\[2\]/A  BUS_INTERFACE_0/p3/count_RNIOL5M\[2\]/Y  BUS_INTERFACE_0/p3/count_RNIRHBG2\[1\]/B  BUS_INTERFACE_0/p3/count_RNIRHBG2\[1\]/Y  BUS_INTERFACE_0/p3/count_RNIBT95B\[1\]/A  BUS_INTERFACE_0/p3/count_RNIBT95B\[1\]/Y  BUS_INTERFACE_0/p3/count_RNII07UB\[3\]/C  BUS_INTERFACE_0/p3/count_RNII07UB\[3\]/Y  BUS_INTERFACE_0/p3/count_RNO\[0\]/B  BUS_INTERFACE_0/p3/count_RNO\[0\]/Y  BUS_INTERFACE_0/p3/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[12\]/CLK  BUS_INTERFACE_0/p1/count\[12\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_102/A  BUS_INTERFACE_0/p1/pwm6_0_I_102/Y  BUS_INTERFACE_0/p1/pwm6_0_I_105/B  BUS_INTERFACE_0/p1/pwm6_0_I_105/Y  BUS_INTERFACE_0/p1/pwm6_0_I_106/A  BUS_INTERFACE_0/p1/pwm6_0_I_106/Y  BUS_INTERFACE_0/p1/pwm6_0_I_107/B  BUS_INTERFACE_0/p1/pwm6_0_I_107/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/A  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[12\]/CLK  BUS_INTERFACE_0/p/count\[12\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_102/A  BUS_INTERFACE_0/p/pwm6_0_I_102/Y  BUS_INTERFACE_0/p/pwm6_0_I_105/B  BUS_INTERFACE_0/p/pwm6_0_I_105/Y  BUS_INTERFACE_0/p/pwm6_0_I_106/A  BUS_INTERFACE_0/p/pwm6_0_I_106/Y  BUS_INTERFACE_0/p/pwm6_0_I_107/B  BUS_INTERFACE_0/p/pwm6_0_I_107/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/A  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[23\]/CLK  BUS_INTERFACE_0/p2/count\[23\]/Q  BUS_INTERFACE_0/p2/count_RNIR5S8\[24\]/B  BUS_INTERFACE_0/p2/count_RNIR5S8\[24\]/Y  BUS_INTERFACE_0/p2/count_RNIHHKQ\[26\]/A  BUS_INTERFACE_0/p2/count_RNIHHKQ\[26\]/Y  BUS_INTERFACE_0/p2/count_RNIF8B22\[15\]/C  BUS_INTERFACE_0/p2/count_RNIF8B22\[15\]/Y  BUS_INTERFACE_0/p2/count_RNIGC5B4\[27\]/B  BUS_INTERFACE_0/p2/count_RNIGC5B4\[27\]/Y  BUS_INTERFACE_0/p2/count_RNI2KJF4\[28\]/B  BUS_INTERFACE_0/p2/count_RNI2KJF4\[28\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[30\]/B  BUS_INTERFACE_0/p2/count_RNO_0\[30\]/Y  BUS_INTERFACE_0/p2/count\[30\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[21\]/CLK  BUS_INTERFACE_0/p1/count\[21\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_71/A  BUS_INTERFACE_0/p1/un3_count_1_I_71/Y  BUS_INTERFACE_0/p1/un3_count_1_I_84/B  BUS_INTERFACE_0/p1/un3_count_1_I_84/Y  BUS_INTERFACE_0/p1/un3_count_1_G_0_1_i/A  BUS_INTERFACE_0/p1/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/p1/un3_count_1_G_3/A  BUS_INTERFACE_0/p1/un3_count_1_G_3/Y  BUS_INTERFACE_0/p1/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[21\]/CLK  BUS_INTERFACE_0/p/count\[21\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_71/A  BUS_INTERFACE_0/p/un3_count_1_I_71/Y  BUS_INTERFACE_0/p/un3_count_1_I_84/B  BUS_INTERFACE_0/p/un3_count_1_I_84/Y  BUS_INTERFACE_0/p/un3_count_1_G_0_1_i/A  BUS_INTERFACE_0/p/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/p/un3_count_1_G_3/A  BUS_INTERFACE_0/p/un3_count_1_G_3/Y  BUS_INTERFACE_0/p/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_count\[1\]/CLK  CORESPI_0/USPI/UCC/spi_clk_count\[1\]/Q  CORESPI_0/USPI/UCC/spi_clk_count_RNIVO56\[1\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNIVO56\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNI0N89\[2\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNI0N89\[2\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNI2MBC\[3\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNI2MBC\[3\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNI5MEF\[4\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNI5MEF\[4\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNI9NHI\[5\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNI9NHI\[5\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO_0\[7\]/B  CORESPI_0/USPI/UCC/spi_clk_count_RNO_0\[7\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[7\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[7\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[22\]/CLK  BUS_INTERFACE_0/p1/count\[22\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_71/B  BUS_INTERFACE_0/p1/un3_count_1_I_71/Y  BUS_INTERFACE_0/p1/un3_count_1_I_84/B  BUS_INTERFACE_0/p1/un3_count_1_I_84/Y  BUS_INTERFACE_0/p1/un3_count_1_G_0_1_i/A  BUS_INTERFACE_0/p1/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/p1/un3_count_1_G_3/A  BUS_INTERFACE_0/p1/un3_count_1_G_3/Y  BUS_INTERFACE_0/p1/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[22\]/CLK  BUS_INTERFACE_0/p/count\[22\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_71/B  BUS_INTERFACE_0/p/un3_count_1_I_71/Y  BUS_INTERFACE_0/p/un3_count_1_I_84/B  BUS_INTERFACE_0/p/un3_count_1_I_84/Y  BUS_INTERFACE_0/p/un3_count_1_G_0_1_i/A  BUS_INTERFACE_0/p/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/p/un3_count_1_G_3/A  BUS_INTERFACE_0/p/un3_count_1_G_3/Y  BUS_INTERFACE_0/p/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[3\]/CLK  BUS_INTERFACE_0/p1/count\[3\]/Q  BUS_INTERFACE_0/p1/un3_count_1_G_0_1_i_1/C  BUS_INTERFACE_0/p1/un3_count_1_G_0_1_i_1/Y  BUS_INTERFACE_0/p1/un3_count_1_G_0_1_i_3/C  BUS_INTERFACE_0/p1/un3_count_1_G_0_1_i_3/Y  BUS_INTERFACE_0/p1/un3_count_1_G_0_1_i/C  BUS_INTERFACE_0/p1/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/p1/un3_count_1_G_3/A  BUS_INTERFACE_0/p1/un3_count_1_G_3/Y  BUS_INTERFACE_0/p1/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[3\]/CLK  BUS_INTERFACE_0/p/count\[3\]/Q  BUS_INTERFACE_0/p/un3_count_1_G_0_1_i_1/C  BUS_INTERFACE_0/p/un3_count_1_G_0_1_i_1/Y  BUS_INTERFACE_0/p/un3_count_1_G_0_1_i_3/C  BUS_INTERFACE_0/p/un3_count_1_G_0_1_i_3/Y  BUS_INTERFACE_0/p/un3_count_1_G_0_1_i/C  BUS_INTERFACE_0/p/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/p/un3_count_1_G_3/A  BUS_INTERFACE_0/p/un3_count_1_G_3/Y  BUS_INTERFACE_0/p/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[3\]/CLK  BUS_INTERFACE_0/modulator/count\[3\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i_1/C  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i_1/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i_3/C  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i_3/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i/C  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_3/A  BUS_INTERFACE_0/modulator/un3_count_1_G_3/Y  BUS_INTERFACE_0/modulator/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/empty_out_RNIC46L/B  CORESPI_0/USPI/URXF/empty_out_RNIC46L/Y  CORESPI_0/USPI/URXF/full_out_RNIQFAC2/B  CORESPI_0/USPI/URXF/full_out_RNIQFAC2/Y  CORESPI_0/USPI/URXF/un1_counter_q_m1/B  CORESPI_0/USPI/URXF/un1_counter_q_m1/Y  CORESPI_0/USPI/URXF/counter_q_RNO\[1\]/A  CORESPI_0/USPI/URXF/counter_q_RNO\[1\]/Y  CORESPI_0/USPI/URXF/counter_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/S  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/Y  CORESPI_0/USPI/UTXF/empty_out_RNI4U542/A  CORESPI_0/USPI/UTXF/empty_out_RNI4U542/Y  CORESPI_0/USPI/UTXF/empty_out_RNI7CD97/B  CORESPI_0/USPI/UTXF/empty_out_RNI7CD97/Y  CORESPI_0/USPI/UTXF/rd_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIT6GH\[12\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIT6GH\[12\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNINL0T\[9\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNINL0T\[9\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJE592_0\[9\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJE592_0\[9\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_1\[12\]/S  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_1\[12\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/C  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/receive_count\[0\]/CLK  CoreUARTapb_0/uUART/make_RX/receive_count\[0\]/Q  CoreUARTapb_0/uUART/make_RX/receive_count_RNI3H3C\[0\]/A  CoreUARTapb_0/uUART/make_RX/receive_count_RNI3H3C\[0\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNI0FIJ\[1\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNI0FIJ\[1\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_e2_i_a2/A  CoreUARTapb_0/uUART/make_RX/receive_count_e2_i_a2/Y  CoreUARTapb_0/uUART/make_RX/receive_count_e2_i_0/B  CoreUARTapb_0/uUART/make_RX/receive_count_e2_i_0/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNO\[2\]/A  CoreUARTapb_0/uUART/make_RX/receive_count_RNO\[2\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[7\]/CLK  BUS_INTERFACE_0/p3/count\[7\]/Q  BUS_INTERFACE_0/p3/count_RNI1V5M\[8\]/B  BUS_INTERFACE_0/p3/count_RNI1V5M\[8\]/Y  BUS_INTERFACE_0/p3/count_RNIRHBG2\[1\]/A  BUS_INTERFACE_0/p3/count_RNIRHBG2\[1\]/Y  BUS_INTERFACE_0/p3/count_RNIBT95B\[1\]/A  BUS_INTERFACE_0/p3/count_RNIBT95B\[1\]/Y  BUS_INTERFACE_0/p3/count_RNII07UB\[3\]/C  BUS_INTERFACE_0/p3/count_RNII07UB\[3\]/Y  BUS_INTERFACE_0/p3/count_RNO\[0\]/B  BUS_INTERFACE_0/p3/count_RNO\[0\]/Y  BUS_INTERFACE_0/p3/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_7\[1\]/A  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_7\[1\]/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNI5HAA1\[1\]/A  CORESPI_0/USPI/URXF/wr_pointer_q_RNI5HAA1\[1\]/Y  CORESPI_0/USPI/URXF/un1_wr_pointer_q_I_1/B  CORESPI_0/USPI/URXF/un1_wr_pointer_q_I_1/Y  CORESPI_0/USPI/URXF/un1_wr_pointer_q_I_10/B  CORESPI_0/USPI/URXF/un1_wr_pointer_q_I_10/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNO\[1\]/A  CORESPI_0/USPI/URXF/wr_pointer_q_RNO\[1\]/Y  CORESPI_0/USPI/URXF/wr_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[3\]/CLK  BUS_INTERFACE_0/hit_count\[3\]/Q  BUS_INTERFACE_0/hit_count_RNIVNNQ\[4\]/B  BUS_INTERFACE_0/hit_count_RNIVNNQ\[4\]/Y  BUS_INTERFACE_0/hit_count_RNI2KFL1\[5\]/C  BUS_INTERFACE_0/hit_count_RNI2KFL1\[5\]/Y  BUS_INTERFACE_0/hit_count_RNISVUA3\[2\]/A  BUS_INTERFACE_0/hit_count_RNISVUA3\[2\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[9\]/A  BUS_INTERFACE_0/hit_count_RNO_0\[9\]/Y  BUS_INTERFACE_0/hit_count_RNO\[9\]/B  BUS_INTERFACE_0/hit_count_RNO\[9\]/Y  BUS_INTERFACE_0/hit_count\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[19\]/CLK  BUS_INTERFACE_0/hit_count\[19\]/Q  BUS_INTERFACE_0/hit_count_RNI94DR\[20\]/C  BUS_INTERFACE_0/hit_count_RNI94DR\[20\]/Y  BUS_INTERFACE_0/hit_count_RNII15I2\[16\]/A  BUS_INTERFACE_0/hit_count_RNII15I2\[16\]/Y  BUS_INTERFACE_0/hit_count_RNIIQ3A7\[16\]/A  BUS_INTERFACE_0/hit_count_RNIIQ3A7\[16\]/Y  BUS_INTERFACE_0/hit_count_RNIHO8J7\[21\]/A  BUS_INTERFACE_0/hit_count_RNIHO8J7\[21\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[23\]/A  BUS_INTERFACE_0/hit_count_RNO_0\[23\]/Y  BUS_INTERFACE_0/hit_count_RNO\[23\]/B  BUS_INTERFACE_0/hit_count_RNO\[23\]/Y  BUS_INTERFACE_0/hit_count\[23\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[25\]/CLK  BUS_INTERFACE_0/p2/count\[25\]/Q  BUS_INTERFACE_0/p2/count_RNIV9S8\[26\]/B  BUS_INTERFACE_0/p2/count_RNIV9S8\[26\]/Y  BUS_INTERFACE_0/p2/count_RNIHHKQ\[26\]/B  BUS_INTERFACE_0/p2/count_RNIHHKQ\[26\]/Y  BUS_INTERFACE_0/p2/count_RNIF8B22\[15\]/C  BUS_INTERFACE_0/p2/count_RNIF8B22\[15\]/Y  BUS_INTERFACE_0/p2/count_RNIGC5B4\[27\]/B  BUS_INTERFACE_0/p2/count_RNIGC5B4\[27\]/Y  BUS_INTERFACE_0/p2/count_RNI2KJF4\[28\]/B  BUS_INTERFACE_0/p2/count_RNI2KJF4\[28\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[30\]/B  BUS_INTERFACE_0/p2/count_RNO_0\[30\]/Y  BUS_INTERFACE_0/p2/count\[30\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[8\]/CLK  BUS_INTERFACE_0/p1/count\[8\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_29/C  BUS_INTERFACE_0/p1/un3_count_1_I_29/Y  BUS_INTERFACE_0/p1/un3_count_1_G/C  BUS_INTERFACE_0/p1/un3_count_1_G/Y  BUS_INTERFACE_0/p1/un3_count_1_I_69/A  BUS_INTERFACE_0/p1/un3_count_1_I_69/Y  BUS_INTERFACE_0/p1/un3_count_1_I_70/A  BUS_INTERFACE_0/p1/un3_count_1_I_70/Y  BUS_INTERFACE_0/p1/count\[23\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[8\]/CLK  BUS_INTERFACE_0/p/count\[8\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_29/C  BUS_INTERFACE_0/p/un3_count_1_I_29/Y  BUS_INTERFACE_0/p/un3_count_1_G/C  BUS_INTERFACE_0/p/un3_count_1_G/Y  BUS_INTERFACE_0/p/un3_count_1_I_69/A  BUS_INTERFACE_0/p/un3_count_1_I_69/Y  BUS_INTERFACE_0/p/un3_count_1_I_70/A  BUS_INTERFACE_0/p/un3_count_1_I_70/Y  BUS_INTERFACE_0/p/count\[23\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[8\]/CLK  BUS_INTERFACE_0/modulator/count\[8\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_29/C  BUS_INTERFACE_0/modulator/un3_count_1_I_29/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_51/C  BUS_INTERFACE_0/modulator/un3_count_1_I_51/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_52/A  BUS_INTERFACE_0/modulator/un3_count_1_I_52/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_53/A  BUS_INTERFACE_0/modulator/un3_count_1_I_53/Y  BUS_INTERFACE_0/modulator/count\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[8\]/CLK  BUS_INTERFACE_0/modulator/count\[8\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_29/C  BUS_INTERFACE_0/modulator/un3_count_1_I_29/Y  BUS_INTERFACE_0/modulator/un3_count_1_G/C  BUS_INTERFACE_0/modulator/un3_count_1_G/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_69/A  BUS_INTERFACE_0/modulator/un3_count_1_I_69/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_70/A  BUS_INTERFACE_0/modulator/un3_count_1_I_70/Y  BUS_INTERFACE_0/modulator/count\[23\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[8\]/CLK  BUS_INTERFACE_0/modulator/count\[8\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_29/C  BUS_INTERFACE_0/modulator/un3_count_1_I_29/Y  BUS_INTERFACE_0/modulator/un3_count_1_G/C  BUS_INTERFACE_0/modulator/un3_count_1_G/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_85/A  BUS_INTERFACE_0/modulator/un3_count_1_I_85/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_86/A  BUS_INTERFACE_0/modulator/un3_count_1_I_86/Y  BUS_INTERFACE_0/modulator/count\[27\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_clock_RNIOESC/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_clock_RNIOESC/Y  CoreUARTapb_0/uUART/make_TX/xmit_state_RNIGN7L_0\[3\]/A  CoreUARTapb_0/uUART/make_TX/xmit_state_RNIGN7L_0\[3\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO\[3\]/C  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO\[3\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_clock_RNIOESC/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_clock_RNIOESC/Y  CoreUARTapb_0/uUART/make_TX/xmit_state_RNIGN7L_0\[3\]/A  CoreUARTapb_0/uUART/make_TX/xmit_state_RNIGN7L_0\[3\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO\[1\]/C  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO\[1\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[13\]/CLK  BUS_INTERFACE_0/p1/count\[13\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_101/A  BUS_INTERFACE_0/p1/pwm6_0_I_101/Y  BUS_INTERFACE_0/p1/pwm6_0_I_105/C  BUS_INTERFACE_0/p1/pwm6_0_I_105/Y  BUS_INTERFACE_0/p1/pwm6_0_I_106/A  BUS_INTERFACE_0/p1/pwm6_0_I_106/Y  BUS_INTERFACE_0/p1/pwm6_0_I_107/B  BUS_INTERFACE_0/p1/pwm6_0_I_107/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/A  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[13\]/CLK  BUS_INTERFACE_0/p/count\[13\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_101/A  BUS_INTERFACE_0/p/pwm6_0_I_101/Y  BUS_INTERFACE_0/p/pwm6_0_I_105/C  BUS_INTERFACE_0/p/pwm6_0_I_105/Y  BUS_INTERFACE_0/p/pwm6_0_I_106/A  BUS_INTERFACE_0/p/pwm6_0_I_106/Y  BUS_INTERFACE_0/p/pwm6_0_I_107/B  BUS_INTERFACE_0/p/pwm6_0_I_107/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/A  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[23\]/CLK  BUS_INTERFACE_0/p1/count\[23\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_71/C  BUS_INTERFACE_0/p1/un3_count_1_I_71/Y  BUS_INTERFACE_0/p1/un3_count_1_I_84/B  BUS_INTERFACE_0/p1/un3_count_1_I_84/Y  BUS_INTERFACE_0/p1/un3_count_1_G_0_1_i/A  BUS_INTERFACE_0/p1/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/p1/un3_count_1_G_3/A  BUS_INTERFACE_0/p1/un3_count_1_G_3/Y  BUS_INTERFACE_0/p1/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[23\]/CLK  BUS_INTERFACE_0/p/count\[23\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_71/C  BUS_INTERFACE_0/p/un3_count_1_I_71/Y  BUS_INTERFACE_0/p/un3_count_1_I_84/B  BUS_INTERFACE_0/p/un3_count_1_I_84/Y  BUS_INTERFACE_0/p/un3_count_1_G_0_1_i/A  BUS_INTERFACE_0/p/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/p/un3_count_1_G_3/A  BUS_INTERFACE_0/p/un3_count_1_G_3/Y  BUS_INTERFACE_0/p/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[2\]/CLK  BUS_INTERFACE_0/p1/count\[2\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_10/C  BUS_INTERFACE_0/p1/un3_count_1_I_10/Y  BUS_INTERFACE_0/p1/un3_count_1_I_24/A  BUS_INTERFACE_0/p1/un3_count_1_I_24/Y  BUS_INTERFACE_0/p1/un3_count_1_I_27/A  BUS_INTERFACE_0/p1/un3_count_1_I_27/Y  BUS_INTERFACE_0/p1/un3_count_1_I_28/A  BUS_INTERFACE_0/p1/un3_count_1_I_28/Y  BUS_INTERFACE_0/p1/count_RNO\[10\]/C  BUS_INTERFACE_0/p1/count_RNO\[10\]/Y  BUS_INTERFACE_0/p1/count\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[2\]/CLK  BUS_INTERFACE_0/p/count\[2\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_10/C  BUS_INTERFACE_0/p/un3_count_1_I_10/Y  BUS_INTERFACE_0/p/un3_count_1_I_24/A  BUS_INTERFACE_0/p/un3_count_1_I_24/Y  BUS_INTERFACE_0/p/un3_count_1_I_27/A  BUS_INTERFACE_0/p/un3_count_1_I_27/Y  BUS_INTERFACE_0/p/un3_count_1_I_28/A  BUS_INTERFACE_0/p/un3_count_1_I_28/Y  BUS_INTERFACE_0/p/count_RNO\[10\]/C  BUS_INTERFACE_0/p/count_RNO\[10\]/Y  BUS_INTERFACE_0/p/count\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitcnt\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitcnt\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIQ3A41\[4\]/A  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIQ3A41\[4\]/Y  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIDTGS1\[4\]/A  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIDTGS1\[4\]/Y  CORESPI_0/USPI/UCC/stxs_checkorun_1_sqmuxa/A  CORESPI_0/USPI/UCC/stxs_checkorun_1_sqmuxa/Y  CORESPI_0/USPI/UCC/stxs_dataerr_RNO_0/A  CORESPI_0/USPI/UCC/stxs_dataerr_RNO_0/Y  CORESPI_0/USPI/UCC/stxs_dataerr_RNO/C  CORESPI_0/USPI/UCC/stxs_dataerr_RNO/Y  CORESPI_0/USPI/UCC/stxs_dataerr/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/counter_q\[0\]/CLK  CORESPI_0/USPI/UTXF/counter_q\[0\]/Q  CORESPI_0/USPI/UTXF/un1_counter_q_1_dec_I_8/A  CORESPI_0/USPI/UTXF/un1_counter_q_1_dec_I_8/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1_dec_I_9/A  CORESPI_0/USPI/UTXF/un1_counter_q_1_dec_I_9/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNO\[3\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNO\[3\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m\[3\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m\[3\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNISLEE\[3\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNISLEE\[3\]/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/C  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[16\]/CLK  BUS_INTERFACE_0/modulator/count\[16\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_50/B  BUS_INTERFACE_0/modulator/un3_count_1_I_50/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_54/C  BUS_INTERFACE_0/modulator/un3_count_1_I_54/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_55/B  BUS_INTERFACE_0/modulator/un3_count_1_I_55/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_56/A  BUS_INTERFACE_0/modulator/un3_count_1_I_56/Y  BUS_INTERFACE_0/modulator/count\[19\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/PulseWidth\[17\]/CLK  BUS_INTERFACE_0/PulseWidth\[17\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_89/A  BUS_INTERFACE_0/modulator/pwm6_0_I_89/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_91/A  BUS_INTERFACE_0/modulator/pwm6_0_I_91/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_95/B  BUS_INTERFACE_0/modulator/pwm6_0_I_95/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_107/C  BUS_INTERFACE_0/modulator/pwm6_0_I_107/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/C  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/PulseWidth\[17\]/CLK  BUS_INTERFACE_0/PulseWidth\[17\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_80/B  BUS_INTERFACE_0/modulator/pwm6_0_I_80/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_83/C  BUS_INTERFACE_0/modulator/pwm6_0_I_83/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_84/B  BUS_INTERFACE_0/modulator/pwm6_0_I_84/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_107/A  BUS_INTERFACE_0/modulator/pwm6_0_I_107/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/C  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/S  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/Y  CORESPI_0/USPI/UTXF/empty_out_RNI4U542/A  CORESPI_0/USPI/UTXF/empty_out_RNI4U542/Y  CORESPI_0/USPI/UTXF/rd_pointer_q_RNO\[0\]/B  CORESPI_0/USPI/UTXF/rd_pointer_q_RNO\[0\]/Y  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/Q  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6\[0\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNIDMF41\[0\]/A  CoreUARTapb_0/uUART/make_RX/rx_state_RNIDMF41\[0\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNI6M4L2\[3\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNI6M4L2\[3\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNIDAPP2\[3\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNIDAPP2\[3\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNO\[2\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNO\[2\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[3\]/CLK  BUS_INTERFACE_0/p1/count\[3\]/Q  BUS_INTERFACE_0/p1/un3_count_1_G_2/C  BUS_INTERFACE_0/p1/un3_count_1_G_2/Y  BUS_INTERFACE_0/p1/un3_count_1_I_24/B  BUS_INTERFACE_0/p1/un3_count_1_I_24/Y  BUS_INTERFACE_0/p1/un3_count_1_I_27/A  BUS_INTERFACE_0/p1/un3_count_1_I_27/Y  BUS_INTERFACE_0/p1/un3_count_1_I_28/A  BUS_INTERFACE_0/p1/un3_count_1_I_28/Y  BUS_INTERFACE_0/p1/count_RNO\[10\]/C  BUS_INTERFACE_0/p1/count_RNO\[10\]/Y  BUS_INTERFACE_0/p1/count\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[3\]/CLK  BUS_INTERFACE_0/p/count\[3\]/Q  BUS_INTERFACE_0/p/un3_count_1_G_2/C  BUS_INTERFACE_0/p/un3_count_1_G_2/Y  BUS_INTERFACE_0/p/un3_count_1_I_24/B  BUS_INTERFACE_0/p/un3_count_1_I_24/Y  BUS_INTERFACE_0/p/un3_count_1_I_27/A  BUS_INTERFACE_0/p/un3_count_1_I_27/Y  BUS_INTERFACE_0/p/un3_count_1_I_28/A  BUS_INTERFACE_0/p/un3_count_1_I_28/Y  BUS_INTERFACE_0/p/count_RNO\[10\]/C  BUS_INTERFACE_0/p/count_RNO\[10\]/Y  BUS_INTERFACE_0/p/count\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[18\]/CLK  BUS_INTERFACE_0/modulator/count\[18\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_90/B  BUS_INTERFACE_0/modulator/pwm6_0_I_90/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_94/C  BUS_INTERFACE_0/modulator/pwm6_0_I_94/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_95/C  BUS_INTERFACE_0/modulator/pwm6_0_I_95/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_107/C  BUS_INTERFACE_0/modulator/pwm6_0_I_107/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/C  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/cfg_enable_P1/CLK  CORESPI_0/USPI/UCC/cfg_enable_P1/Q  CORESPI_0/USPI/UCC/cfg_enable_P1_RNII4B11/B  CORESPI_0/USPI/UCC/cfg_enable_P1_RNII4B11/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNIFQBQ1/B  CORESPI_0/USPI/UCC/spi_clk_tick_RNIFQBQ1/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNIFDDC4/A  CORESPI_0/USPI/UCC/spi_clk_tick_RNIFDDC4/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[1\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[1\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_clock_RNIOESC/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_clock_RNIOESC/Y  CoreUARTapb_0/uUART/make_TX/xmit_state_RNIFM7L\[2\]/B  CoreUARTapb_0/uUART/make_TX/xmit_state_RNIFM7L\[2\]/Y  CoreUARTapb_0/uUART/make_TX/tx_byte\[6\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_clock_RNIOESC/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_clock_RNIOESC/Y  CoreUARTapb_0/uUART/make_TX/xmit_state_RNIFM7L\[2\]/B  CoreUARTapb_0/uUART/make_TX/xmit_state_RNIFM7L\[2\]/Y  CoreUARTapb_0/uUART/make_TX/tx_byte\[5\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_clock_RNIOESC/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_clock_RNIOESC/Y  CoreUARTapb_0/uUART/make_TX/xmit_state_RNIFM7L\[2\]/B  CoreUARTapb_0/uUART/make_TX/xmit_state_RNIFM7L\[2\]/Y  CoreUARTapb_0/uUART/make_TX/tx_byte\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_clock_RNIOESC/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_clock_RNIOESC/Y  CoreUARTapb_0/uUART/make_TX/xmit_state_RNIFM7L\[2\]/B  CoreUARTapb_0/uUART/make_TX/xmit_state_RNIFM7L\[2\]/Y  CoreUARTapb_0/uUART/make_TX/tx_byte\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_clock_RNIOESC/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_clock_RNIOESC/Y  CoreUARTapb_0/uUART/make_TX/xmit_state_RNIFM7L\[2\]/B  CoreUARTapb_0/uUART/make_TX/xmit_state_RNIFM7L\[2\]/Y  CoreUARTapb_0/uUART/make_TX/tx_byte\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_clock_RNIOESC/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_clock_RNIOESC/Y  CoreUARTapb_0/uUART/make_TX/xmit_state_RNIFM7L\[2\]/B  CoreUARTapb_0/uUART/make_TX/xmit_state_RNIFM7L\[2\]/Y  CoreUARTapb_0/uUART/make_TX/tx_byte\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_clock_RNIOESC/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_clock_RNIOESC/Y  CoreUARTapb_0/uUART/make_TX/xmit_state_RNIFM7L\[2\]/B  CoreUARTapb_0/uUART/make_TX/xmit_state_RNIFM7L\[2\]/Y  CoreUARTapb_0/uUART/make_TX/tx_byte\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_clock_RNIOESC/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_clock_RNIOESC/Y  CoreUARTapb_0/uUART/make_TX/xmit_state_RNIFM7L\[2\]/B  CoreUARTapb_0/uUART/make_TX/xmit_state_RNIFM7L\[2\]/Y  CoreUARTapb_0/uUART/make_TX/tx_byte\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[21\]/CLK  BUS_INTERFACE_0/hit_count\[21\]/Q  BUS_INTERFACE_0/hit_count_RNIVS9I\[21\]/A  BUS_INTERFACE_0/hit_count_RNIVS9I\[21\]/Y  BUS_INTERFACE_0/hit_count_RNIUPJ41\[23\]/C  BUS_INTERFACE_0/hit_count_RNIUPJ41\[23\]/Y  BUS_INTERFACE_0/hit_count_RNIIUJD3\[16\]/B  BUS_INTERFACE_0/hit_count_RNIIUJD3\[16\]/Y  BUS_INTERFACE_0/hit_count_RNIINI58\[16\]/A  BUS_INTERFACE_0/hit_count_RNIINI58\[16\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[25\]/B  BUS_INTERFACE_0/hit_count_RNO_0\[25\]/Y  BUS_INTERFACE_0/hit_count_RNO\[25\]/B  BUS_INTERFACE_0/hit_count_RNO\[25\]/Y  BUS_INTERFACE_0/hit_count\[25\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[10\]/CLK  BUS_INTERFACE_0/p2/count\[10\]/Q  BUS_INTERFACE_0/p2/count_RNI24AG\[0\]/A  BUS_INTERFACE_0/p2/count_RNI24AG\[0\]/Y  BUS_INTERFACE_0/p2/count_RNIRS6V3\[0\]/A  BUS_INTERFACE_0/p2/count_RNIRS6V3\[0\]/Y  BUS_INTERFACE_0/p2/count_RNIO74B4\[6\]/B  BUS_INTERFACE_0/p2/count_RNIO74B4\[6\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[3\]/B  BUS_INTERFACE_0/p2/count_RNO_0\[3\]/Y  BUS_INTERFACE_0/p2/count_RNO\[3\]/C  BUS_INTERFACE_0/p2/count_RNO\[3\]/Y  BUS_INTERFACE_0/p2/count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth1\[4\]/CLK  BUS_INTERFACE_0/pulseWidth1\[4\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_130/A  BUS_INTERFACE_0/p/pwm6_0_I_130/Y  BUS_INTERFACE_0/p/pwm6_0_I_135/C  BUS_INTERFACE_0/p/pwm6_0_I_135/Y  BUS_INTERFACE_0/p/pwm6_0_I_137/B  BUS_INTERFACE_0/p/pwm6_0_I_137/Y  BUS_INTERFACE_0/p/pwm6_0_G_6/A  BUS_INTERFACE_0/p/pwm6_0_G_6/Y  BUS_INTERFACE_0/p/pwm6_0_G_8/B  BUS_INTERFACE_0/p/pwm6_0_G_8/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/B  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth2\[4\]/CLK  BUS_INTERFACE_0/pulseWidth2\[4\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_130/A  BUS_INTERFACE_0/p1/pwm6_0_I_130/Y  BUS_INTERFACE_0/p1/pwm6_0_I_135/C  BUS_INTERFACE_0/p1/pwm6_0_I_135/Y  BUS_INTERFACE_0/p1/pwm6_0_I_137/B  BUS_INTERFACE_0/p1/pwm6_0_I_137/Y  BUS_INTERFACE_0/p1/pwm6_0_G_6/A  BUS_INTERFACE_0/p1/pwm6_0_G_6/Y  BUS_INTERFACE_0/p1/pwm6_0_G_8/B  BUS_INTERFACE_0/p1/pwm6_0_G_8/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/B  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[24\]/CLK  BUS_INTERFACE_0/p2/count\[24\]/Q  BUS_INTERFACE_0/p2/count_RNIR5S8\[24\]/A  BUS_INTERFACE_0/p2/count_RNIR5S8\[24\]/Y  BUS_INTERFACE_0/p2/count_RNIHHKQ\[26\]/A  BUS_INTERFACE_0/p2/count_RNIHHKQ\[26\]/Y  BUS_INTERFACE_0/p2/count_RNIF8B22\[15\]/C  BUS_INTERFACE_0/p2/count_RNIF8B22\[15\]/Y  BUS_INTERFACE_0/p2/count_RNIGC5B4\[27\]/B  BUS_INTERFACE_0/p2/count_RNIGC5B4\[27\]/Y  BUS_INTERFACE_0/p2/count_RNI2KJF4\[28\]/B  BUS_INTERFACE_0/p2/count_RNI2KJF4\[28\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[30\]/B  BUS_INTERFACE_0/p2/count_RNO_0\[30\]/Y  BUS_INTERFACE_0/p2/count\[30\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/PulseWidth\[21\]/CLK  BUS_INTERFACE_0/PulseWidth\[21\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_54/B  BUS_INTERFACE_0/modulator/pwm6_0_I_54/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_58/C  BUS_INTERFACE_0/modulator/pwm6_0_I_58/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_62/C  BUS_INTERFACE_0/modulator/pwm6_0_I_62/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_63/A  BUS_INTERFACE_0/modulator/pwm6_0_I_63/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_64/A  BUS_INTERFACE_0/modulator/pwm6_0_I_64/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_65/A  BUS_INTERFACE_0/modulator/pwm6_0_I_65/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/C  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[5\]/CLK  BUS_INTERFACE_0/modulator/count\[5\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i_1/B  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i_1/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i_3/C  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i_3/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i/C  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_3/A  BUS_INTERFACE_0/modulator/un3_count_1_G_3/Y  BUS_INTERFACE_0/modulator/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[5\]/CLK  BUS_INTERFACE_0/p1/count\[5\]/Q  BUS_INTERFACE_0/p1/un3_count_1_G_0_1_i_1/B  BUS_INTERFACE_0/p1/un3_count_1_G_0_1_i_1/Y  BUS_INTERFACE_0/p1/un3_count_1_G_0_1_i_3/C  BUS_INTERFACE_0/p1/un3_count_1_G_0_1_i_3/Y  BUS_INTERFACE_0/p1/un3_count_1_G_0_1_i/C  BUS_INTERFACE_0/p1/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/p1/un3_count_1_G_3/A  BUS_INTERFACE_0/p1/un3_count_1_G_3/Y  BUS_INTERFACE_0/p1/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[5\]/CLK  BUS_INTERFACE_0/p/count\[5\]/Q  BUS_INTERFACE_0/p/un3_count_1_G_0_1_i_1/B  BUS_INTERFACE_0/p/un3_count_1_G_0_1_i_1/Y  BUS_INTERFACE_0/p/un3_count_1_G_0_1_i_3/C  BUS_INTERFACE_0/p/un3_count_1_G_0_1_i_3/Y  BUS_INTERFACE_0/p/un3_count_1_G_0_1_i/C  BUS_INTERFACE_0/p/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/p/un3_count_1_G_3/A  BUS_INTERFACE_0/p/un3_count_1_G_3/Y  BUS_INTERFACE_0/p/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[16\]/CLK  BUS_INTERFACE_0/modulator/count\[16\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_81/A  BUS_INTERFACE_0/modulator/pwm6_0_I_81/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_83/B  BUS_INTERFACE_0/modulator/pwm6_0_I_83/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_84/B  BUS_INTERFACE_0/modulator/pwm6_0_I_84/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_107/A  BUS_INTERFACE_0/modulator/pwm6_0_I_107/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/C  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[0\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[0\]/Q  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIRKEI\[1\]/B  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIRKEI\[1\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIQ0MR\[2\]/B  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIQ0MR\[2\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIQDT41\[3\]/A  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIQDT41\[3\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNINN142\[3\]/A  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNINN142\[3\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIC0CJ4\[2\]/B  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIC0CJ4\[2\]/Y  CoreUARTapb_0/uUART/make_RX/fifo_write_RNO/A  CoreUARTapb_0/uUART/make_RX/fifo_write_RNO/Y  CoreUARTapb_0/uUART/make_RX/fifo_write/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[16\]/CLK  BUS_INTERFACE_0/p1/count\[16\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_87/B  BUS_INTERFACE_0/p1/pwm6_0_I_87/Y  BUS_INTERFACE_0/p1/pwm6_0_I_88/C  BUS_INTERFACE_0/p1/pwm6_0_I_88/Y  BUS_INTERFACE_0/p1/pwm6_0_I_95/A  BUS_INTERFACE_0/p1/pwm6_0_I_95/Y  BUS_INTERFACE_0/p1/pwm6_0_I_107/C  BUS_INTERFACE_0/p1/pwm6_0_I_107/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/A  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[16\]/CLK  BUS_INTERFACE_0/p/count\[16\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_87/B  BUS_INTERFACE_0/p/pwm6_0_I_87/Y  BUS_INTERFACE_0/p/pwm6_0_I_88/C  BUS_INTERFACE_0/p/pwm6_0_I_88/Y  BUS_INTERFACE_0/p/pwm6_0_I_95/A  BUS_INTERFACE_0/p/pwm6_0_I_95/Y  BUS_INTERFACE_0/p/pwm6_0_I_107/C  BUS_INTERFACE_0/p/pwm6_0_I_107/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/A  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[17\]/CLK  BUS_INTERFACE_0/p1/count\[17\]/Q  BUS_INTERFACE_0/p1/count_RNID7QB\[7\]/B  BUS_INTERFACE_0/p1/count_RNID7QB\[7\]/Y  BUS_INTERFACE_0/p1/count_RNIO0HP1\[2\]/B  BUS_INTERFACE_0/p1/count_RNIO0HP1\[2\]/Y  BUS_INTERFACE_0/p1/count_RNI2DD74\[11\]/C  BUS_INTERFACE_0/p1/count_RNI2DD74\[11\]/Y  BUS_INTERFACE_0/p1/count_RNO\[0\]/B  BUS_INTERFACE_0/p1/count_RNO\[0\]/Y  BUS_INTERFACE_0/p1/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[17\]/CLK  BUS_INTERFACE_0/p/count\[17\]/Q  BUS_INTERFACE_0/p/count_RNIBJ46\[7\]/B  BUS_INTERFACE_0/p/count_RNIBJ46\[7\]/Y  BUS_INTERFACE_0/p/count_RNIGVOO\[2\]/B  BUS_INTERFACE_0/p/count_RNIGVOO\[2\]/Y  BUS_INTERFACE_0/p/count_RNII8QH1\[11\]/C  BUS_INTERFACE_0/p/count_RNII8QH1\[11\]/Y  BUS_INTERFACE_0/p/count_RNO\[0\]/B  BUS_INTERFACE_0/p/count_RNO\[0\]/Y  BUS_INTERFACE_0/p/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth1\[7\]/CLK  BUS_INTERFACE_0/pulseWidth1\[7\]/Q  BUS_INTERFACE_0/p/pwm6_0_G_0_0/B  BUS_INTERFACE_0/p/pwm6_0_G_0_0/Y  BUS_INTERFACE_0/p/pwm6_0_G_3/B  BUS_INTERFACE_0/p/pwm6_0_G_3/Y  BUS_INTERFACE_0/p/pwm6_0_G_5/B  BUS_INTERFACE_0/p/pwm6_0_G_5/Y  BUS_INTERFACE_0/p/pwm6_0_G_8/A  BUS_INTERFACE_0/p/pwm6_0_G_8/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/B  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth2\[7\]/CLK  BUS_INTERFACE_0/pulseWidth2\[7\]/Q  BUS_INTERFACE_0/p1/pwm6_0_G_0_0/B  BUS_INTERFACE_0/p1/pwm6_0_G_0_0/Y  BUS_INTERFACE_0/p1/pwm6_0_G_3/B  BUS_INTERFACE_0/p1/pwm6_0_G_3/Y  BUS_INTERFACE_0/p1/pwm6_0_G_5/B  BUS_INTERFACE_0/p1/pwm6_0_G_5/Y  BUS_INTERFACE_0/p1/pwm6_0_G_8/A  BUS_INTERFACE_0/p1/pwm6_0_G_8/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/B  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/wr_pointer_q\[1\]/CLK  CORESPI_0/USPI/URXF/wr_pointer_q\[1\]/Q  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_7\[1\]/B  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_7\[1\]/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNI5HAA1\[1\]/A  CORESPI_0/USPI/URXF/wr_pointer_q_RNI5HAA1\[1\]/Y  CORESPI_0/USPI/URXF/un1_wr_pointer_q_I_1/B  CORESPI_0/USPI/URXF/un1_wr_pointer_q_I_1/Y  CORESPI_0/USPI/URXF/un1_wr_pointer_q_I_10/B  CORESPI_0/USPI/URXF/un1_wr_pointer_q_I_10/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNO\[1\]/A  CORESPI_0/USPI/URXF/wr_pointer_q_RNO\[1\]/Y  CORESPI_0/USPI/URXF/wr_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[6\]/CLK  BUS_INTERFACE_0/modulator/count\[6\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_109/A  BUS_INTERFACE_0/modulator/pwm6_0_I_109/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_113/B  BUS_INTERFACE_0/modulator/pwm6_0_I_113/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_115/B  BUS_INTERFACE_0/modulator/pwm6_0_I_115/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_138/A  BUS_INTERFACE_0/modulator/pwm6_0_I_138/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/B  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[16\]/CLK  BUS_INTERFACE_0/modulator/count\[16\]/Q  BUS_INTERFACE_0/modulator/count_RNI7NFD\[15\]/B  BUS_INTERFACE_0/modulator/count_RNI7NFD\[15\]/Y  BUS_INTERFACE_0/modulator/count_RNITCFL\[30\]/B  BUS_INTERFACE_0/modulator/count_RNITCFL\[30\]/Y  BUS_INTERFACE_0/modulator/count_RNIA3OA2\[0\]/B  BUS_INTERFACE_0/modulator/count_RNIA3OA2\[0\]/Y  BUS_INTERFACE_0/modulator/count_RNO\[5\]/A  BUS_INTERFACE_0/modulator/count_RNO\[5\]/Y  BUS_INTERFACE_0/modulator/count\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[3\]/CLK  BUS_INTERFACE_0/p1/count\[3\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_135/A  BUS_INTERFACE_0/p1/pwm6_0_I_135/Y  BUS_INTERFACE_0/p1/pwm6_0_I_137/B  BUS_INTERFACE_0/p1/pwm6_0_I_137/Y  BUS_INTERFACE_0/p1/pwm6_0_G_6/A  BUS_INTERFACE_0/p1/pwm6_0_G_6/Y  BUS_INTERFACE_0/p1/pwm6_0_G_8/B  BUS_INTERFACE_0/p1/pwm6_0_G_8/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/B  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[3\]/CLK  BUS_INTERFACE_0/p/count\[3\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_135/A  BUS_INTERFACE_0/p/pwm6_0_I_135/Y  BUS_INTERFACE_0/p/pwm6_0_I_137/B  BUS_INTERFACE_0/p/pwm6_0_I_137/Y  BUS_INTERFACE_0/p/pwm6_0_G_6/A  BUS_INTERFACE_0/p/pwm6_0_G_6/Y  BUS_INTERFACE_0/p/pwm6_0_G_8/B  BUS_INTERFACE_0/p/pwm6_0_G_8/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/B  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth1\[2\]/CLK  BUS_INTERFACE_0/pulseWidth1\[2\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_133/A  BUS_INTERFACE_0/p/pwm6_0_I_133/Y  BUS_INTERFACE_0/p/pwm6_0_I_136/B  BUS_INTERFACE_0/p/pwm6_0_I_136/Y  BUS_INTERFACE_0/p/pwm6_0_I_137/A  BUS_INTERFACE_0/p/pwm6_0_I_137/Y  BUS_INTERFACE_0/p/pwm6_0_G_6/A  BUS_INTERFACE_0/p/pwm6_0_G_6/Y  BUS_INTERFACE_0/p/pwm6_0_G_8/B  BUS_INTERFACE_0/p/pwm6_0_G_8/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/B  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth2\[2\]/CLK  BUS_INTERFACE_0/pulseWidth2\[2\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_133/A  BUS_INTERFACE_0/p1/pwm6_0_I_133/Y  BUS_INTERFACE_0/p1/pwm6_0_I_136/B  BUS_INTERFACE_0/p1/pwm6_0_I_136/Y  BUS_INTERFACE_0/p1/pwm6_0_I_137/A  BUS_INTERFACE_0/p1/pwm6_0_I_137/Y  BUS_INTERFACE_0/p1/pwm6_0_G_6/A  BUS_INTERFACE_0/p1/pwm6_0_G_6/Y  BUS_INTERFACE_0/p1/pwm6_0_G_8/B  BUS_INTERFACE_0/p1/pwm6_0_G_8/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/B  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/receive_count\[3\]/CLK  CoreUARTapb_0/uUART/make_RX/receive_count\[3\]/Q  CoreUARTapb_0/uUART/make_RX/receive_count_RNIDMF41\[3\]/A  CoreUARTapb_0/uUART/make_RX/receive_count_RNIDMF41\[3\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNI6M4L2\[3\]/C  CoreUARTapb_0/uUART/make_RX/receive_count_RNI6M4L2\[3\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNIDAPP2\[3\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNIDAPP2\[3\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNO\[2\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNO\[2\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[0\]/CLK  BUS_INTERFACE_0/p2/count\[0\]/Q  BUS_INTERFACE_0/p2/count_RNI24AG\[0\]/C  BUS_INTERFACE_0/p2/count_RNI24AG\[0\]/Y  BUS_INTERFACE_0/p2/count_RNIRS6V3\[0\]/A  BUS_INTERFACE_0/p2/count_RNIRS6V3\[0\]/Y  BUS_INTERFACE_0/p2/count_RNIO74B4\[6\]/B  BUS_INTERFACE_0/p2/count_RNIO74B4\[6\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[3\]/B  BUS_INTERFACE_0/p2/count_RNO_0\[3\]/Y  BUS_INTERFACE_0/p2/count_RNO\[3\]/C  BUS_INTERFACE_0/p2/count_RNO\[3\]/Y  BUS_INTERFACE_0/p2/count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_state_tr14_5_3_i_o2/B  CORESPI_0/USPI/UCC/mtx_state_tr14_5_3_i_o2/Y  CORESPI_0/USPI/UCC/mtx_state_RNO_0\[5\]/C  CORESPI_0/USPI/UCC/mtx_state_RNO_0\[5\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[5\]/C  CORESPI_0/USPI/UCC/mtx_state_RNO\[5\]/Y  CORESPI_0/USPI/UCC/mtx_state\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[1\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[1\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNILT18\[2\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNILT18\[2\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNI81ED\[3\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNI81ED\[3\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO_3\[16\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO_3\[16\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[16\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[16\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[16\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[16\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[16\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth1\[8\]/CLK  BUS_INTERFACE_0/pulseWidth1\[8\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_121/B  BUS_INTERFACE_0/p/pwm6_0_I_121/Y  BUS_INTERFACE_0/p/pwm6_0_G_3/C  BUS_INTERFACE_0/p/pwm6_0_G_3/Y  BUS_INTERFACE_0/p/pwm6_0_G_5/B  BUS_INTERFACE_0/p/pwm6_0_G_5/Y  BUS_INTERFACE_0/p/pwm6_0_G_8/A  BUS_INTERFACE_0/p/pwm6_0_G_8/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/B  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth2\[8\]/CLK  BUS_INTERFACE_0/pulseWidth2\[8\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_121/B  BUS_INTERFACE_0/p1/pwm6_0_I_121/Y  BUS_INTERFACE_0/p1/pwm6_0_G_3/C  BUS_INTERFACE_0/p1/pwm6_0_G_3/Y  BUS_INTERFACE_0/p1/pwm6_0_G_5/B  BUS_INTERFACE_0/p1/pwm6_0_G_5/Y  BUS_INTERFACE_0/p1/pwm6_0_G_8/A  BUS_INTERFACE_0/p1/pwm6_0_G_8/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/B  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[20\]/CLK  BUS_INTERFACE_0/hit_count\[20\]/Q  BUS_INTERFACE_0/hit_count_RNI94DR\[20\]/B  BUS_INTERFACE_0/hit_count_RNI94DR\[20\]/Y  BUS_INTERFACE_0/hit_count_RNII15I2\[16\]/A  BUS_INTERFACE_0/hit_count_RNII15I2\[16\]/Y  BUS_INTERFACE_0/hit_count_RNIIQ3A7\[16\]/A  BUS_INTERFACE_0/hit_count_RNIIQ3A7\[16\]/Y  BUS_INTERFACE_0/hit_count_RNIHO8J7\[21\]/A  BUS_INTERFACE_0/hit_count_RNIHO8J7\[21\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[23\]/A  BUS_INTERFACE_0/hit_count_RNO_0\[23\]/Y  BUS_INTERFACE_0/hit_count_RNO\[23\]/B  BUS_INTERFACE_0/hit_count_RNO\[23\]/Y  BUS_INTERFACE_0/hit_count\[23\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth1\[5\]/CLK  BUS_INTERFACE_0/pulseWidth1\[5\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_108/B  BUS_INTERFACE_0/p/pwm6_0_I_108/Y  BUS_INTERFACE_0/p/pwm6_0_I_113/A  BUS_INTERFACE_0/p/pwm6_0_I_113/Y  BUS_INTERFACE_0/p/pwm6_0_I_115/B  BUS_INTERFACE_0/p/pwm6_0_I_115/Y  BUS_INTERFACE_0/p/pwm6_0_G_6/B  BUS_INTERFACE_0/p/pwm6_0_G_6/Y  BUS_INTERFACE_0/p/pwm6_0_G_8/B  BUS_INTERFACE_0/p/pwm6_0_G_8/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/B  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth2\[5\]/CLK  BUS_INTERFACE_0/pulseWidth2\[5\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_108/B  BUS_INTERFACE_0/p1/pwm6_0_I_108/Y  BUS_INTERFACE_0/p1/pwm6_0_I_113/A  BUS_INTERFACE_0/p1/pwm6_0_I_113/Y  BUS_INTERFACE_0/p1/pwm6_0_I_115/B  BUS_INTERFACE_0/p1/pwm6_0_I_115/Y  BUS_INTERFACE_0/p1/pwm6_0_G_6/B  BUS_INTERFACE_0/p1/pwm6_0_G_6/Y  BUS_INTERFACE_0/p1/pwm6_0_G_8/B  BUS_INTERFACE_0/p1/pwm6_0_G_8/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/B  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clk_div_val_reg\[0\]/CLK  CORESPI_0/USPI/UCC/clk_div_val_reg\[0\]/Q  CORESPI_0/USPI/UCC/clk_div_val_reg_RNICS2C\[0\]/A  CORESPI_0/USPI/UCC/clk_div_val_reg_RNICS2C\[0\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIQQ5O\[1\]/C  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIQQ5O\[1\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISTBG1\[1\]/C  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISTBG1\[1\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/B  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/C  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[4\]/CLK  BUS_INTERFACE_0/p1/count\[4\]/Q  BUS_INTERFACE_0/p1/un3_count_1_G_0_1_i_1/A  BUS_INTERFACE_0/p1/un3_count_1_G_0_1_i_1/Y  BUS_INTERFACE_0/p1/un3_count_1_G_0_1_i_3/C  BUS_INTERFACE_0/p1/un3_count_1_G_0_1_i_3/Y  BUS_INTERFACE_0/p1/un3_count_1_G_0_1_i/C  BUS_INTERFACE_0/p1/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/p1/un3_count_1_G_3/A  BUS_INTERFACE_0/p1/un3_count_1_G_3/Y  BUS_INTERFACE_0/p1/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[4\]/CLK  BUS_INTERFACE_0/p/count\[4\]/Q  BUS_INTERFACE_0/p/un3_count_1_G_0_1_i_1/A  BUS_INTERFACE_0/p/un3_count_1_G_0_1_i_1/Y  BUS_INTERFACE_0/p/un3_count_1_G_0_1_i_3/C  BUS_INTERFACE_0/p/un3_count_1_G_0_1_i_3/Y  BUS_INTERFACE_0/p/un3_count_1_G_0_1_i/C  BUS_INTERFACE_0/p/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/p/un3_count_1_G_3/A  BUS_INTERFACE_0/p/un3_count_1_G_3/Y  BUS_INTERFACE_0/p/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[4\]/CLK  BUS_INTERFACE_0/modulator/count\[4\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i_1/A  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i_1/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i_3/C  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i_3/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i/C  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_3/A  BUS_INTERFACE_0/modulator/un3_count_1_G_3/Y  BUS_INTERFACE_0/modulator/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[7\]/CLK  BUS_INTERFACE_0/hit_count\[7\]/Q  BUS_INTERFACE_0/hit_count_RNI0PNQ\[1\]/B  BUS_INTERFACE_0/hit_count_RNI0PNQ\[1\]/Y  BUS_INTERFACE_0/hit_count_RNIQBFL1\[2\]/C  BUS_INTERFACE_0/hit_count_RNIQBFL1\[2\]/Y  BUS_INTERFACE_0/hit_count_RNISVUA3\[2\]/B  BUS_INTERFACE_0/hit_count_RNISVUA3\[2\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[9\]/A  BUS_INTERFACE_0/hit_count_RNO_0\[9\]/Y  BUS_INTERFACE_0/hit_count_RNO\[9\]/B  BUS_INTERFACE_0/hit_count_RNO\[9\]/Y  BUS_INTERFACE_0/hit_count\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[17\]/CLK  BUS_INTERFACE_0/modulator/count\[17\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_80/A  BUS_INTERFACE_0/modulator/pwm6_0_I_80/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_83/C  BUS_INTERFACE_0/modulator/pwm6_0_I_83/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_84/B  BUS_INTERFACE_0/modulator/pwm6_0_I_84/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_107/A  BUS_INTERFACE_0/modulator/pwm6_0_I_107/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/C  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/PulseWidth\[7\]/CLK  BUS_INTERFACE_0/PulseWidth\[7\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_122/B  BUS_INTERFACE_0/modulator/pwm6_0_I_122/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_125/B  BUS_INTERFACE_0/modulator/pwm6_0_I_125/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_126/A  BUS_INTERFACE_0/modulator/pwm6_0_I_126/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_138/C  BUS_INTERFACE_0/modulator/pwm6_0_I_138/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/B  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/PulseWidth\[12\]/CLK  BUS_INTERFACE_0/PulseWidth\[12\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_102/B  BUS_INTERFACE_0/modulator/pwm6_0_I_102/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_105/B  BUS_INTERFACE_0/modulator/pwm6_0_I_105/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_106/A  BUS_INTERFACE_0/modulator/pwm6_0_I_106/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_107/B  BUS_INTERFACE_0/modulator/pwm6_0_I_107/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/C  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[4\]/CLK  BUS_INTERFACE_0/hit_count\[4\]/Q  BUS_INTERFACE_0/hit_count_RNIVNNQ\[4\]/A  BUS_INTERFACE_0/hit_count_RNIVNNQ\[4\]/Y  BUS_INTERFACE_0/hit_count_RNI2KFL1\[5\]/C  BUS_INTERFACE_0/hit_count_RNI2KFL1\[5\]/Y  BUS_INTERFACE_0/hit_count_RNO_2\[11\]/B  BUS_INTERFACE_0/hit_count_RNO_2\[11\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[11\]/A  BUS_INTERFACE_0/hit_count_RNO_0\[11\]/Y  BUS_INTERFACE_0/hit_count_RNO\[11\]/A  BUS_INTERFACE_0/hit_count_RNO\[11\]/Y  BUS_INTERFACE_0/hit_count\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitcnt\[1\]/CLK  CORESPI_0/USPI/UCC/stxs_bitcnt\[1\]/Q  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIQ3A41\[4\]/C  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIQ3A41\[4\]/Y  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIDTGS1\[4\]/A  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIDTGS1\[4\]/Y  CORESPI_0/USPI/UCC/stxs_checkorun_1_sqmuxa/A  CORESPI_0/USPI/UCC/stxs_checkorun_1_sqmuxa/Y  CORESPI_0/USPI/UCC/stxs_dataerr_RNO_0/A  CORESPI_0/USPI/UCC/stxs_dataerr_RNO_0/Y  CORESPI_0/USPI/UCC/stxs_dataerr_RNO/C  CORESPI_0/USPI/UCC/stxs_dataerr_RNO/Y  CORESPI_0/USPI/UCC/stxs_dataerr/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[16\]/CLK  BUS_INTERFACE_0/p1/count\[16\]/Q  BUS_INTERFACE_0/p1/count_RNIOEVL\[12\]/B  BUS_INTERFACE_0/p1/count_RNIOEVL\[12\]/Y  BUS_INTERFACE_0/p1/count_RNIEE3O2\[12\]/B  BUS_INTERFACE_0/p1/count_RNIEE3O2\[12\]/Y  BUS_INTERFACE_0/p1/count_RNIAS2J3\[6\]/C  BUS_INTERFACE_0/p1/count_RNIAS2J3\[6\]/Y  BUS_INTERFACE_0/p1/count_RNO\[7\]/A  BUS_INTERFACE_0/p1/count_RNO\[7\]/Y  BUS_INTERFACE_0/p1/count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[16\]/CLK  BUS_INTERFACE_0/p/count\[16\]/Q  BUS_INTERFACE_0/p/count_RNIM986\[12\]/B  BUS_INTERFACE_0/p/count_RNIM986\[12\]/Y  BUS_INTERFACE_0/p/count_RNI6Q6P\[12\]/B  BUS_INTERFACE_0/p/count_RNI6Q6P\[12\]/Y  BUS_INTERFACE_0/p/count_RNIQPIH1\[6\]/C  BUS_INTERFACE_0/p/count_RNIQPIH1\[6\]/Y  BUS_INTERFACE_0/p/count_RNO\[7\]/A  BUS_INTERFACE_0/p/count_RNO\[7\]/Y  BUS_INTERFACE_0/p/count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[13\]/CLK  BUS_INTERFACE_0/p1/count\[13\]/Q  BUS_INTERFACE_0/p1/count_RNIN72C1\[22\]/C  BUS_INTERFACE_0/p1/count_RNIN72C1\[22\]/Y  BUS_INTERFACE_0/p1/count_RNIO0HP1\[2\]/C  BUS_INTERFACE_0/p1/count_RNIO0HP1\[2\]/Y  BUS_INTERFACE_0/p1/count_RNI2DD74\[11\]/C  BUS_INTERFACE_0/p1/count_RNI2DD74\[11\]/Y  BUS_INTERFACE_0/p1/count_RNO\[0\]/B  BUS_INTERFACE_0/p1/count_RNO\[0\]/Y  BUS_INTERFACE_0/p1/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[13\]/CLK  BUS_INTERFACE_0/p/count\[13\]/Q  BUS_INTERFACE_0/p/count_RNIJTJC\[22\]/C  BUS_INTERFACE_0/p/count_RNIJTJC\[22\]/Y  BUS_INTERFACE_0/p/count_RNIGVOO\[2\]/C  BUS_INTERFACE_0/p/count_RNIGVOO\[2\]/Y  BUS_INTERFACE_0/p/count_RNII8QH1\[11\]/C  BUS_INTERFACE_0/p/count_RNII8QH1\[11\]/Y  BUS_INTERFACE_0/p/count_RNO\[0\]/B  BUS_INTERFACE_0/p/count_RNO\[0\]/Y  BUS_INTERFACE_0/p/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[9\]/CLK  BUS_INTERFACE_0/p2/count\[9\]/Q  BUS_INTERFACE_0/p2/count_RNI24AG\[0\]/B  BUS_INTERFACE_0/p2/count_RNI24AG\[0\]/Y  BUS_INTERFACE_0/p2/count_RNIRS6V3\[0\]/A  BUS_INTERFACE_0/p2/count_RNIRS6V3\[0\]/Y  BUS_INTERFACE_0/p2/count_RNIO74B4\[6\]/B  BUS_INTERFACE_0/p2/count_RNIO74B4\[6\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[3\]/B  BUS_INTERFACE_0/p2/count_RNO_0\[3\]/Y  BUS_INTERFACE_0/p2/count_RNO\[3\]/C  BUS_INTERFACE_0/p2/count_RNO\[3\]/Y  BUS_INTERFACE_0/p2/count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[0\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[0\]/Q  CORESPI_0/USPI/UCC/mtx_state_RNINJM1\[1\]/B  CORESPI_0/USPI/UCC/mtx_state_RNINJM1\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNIFQBQ1/A  CORESPI_0/USPI/UCC/spi_clk_tick_RNIFQBQ1/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[2\]/C  CORESPI_0/USPI/UCC/mtx_state_RNO\[2\]/Y  CORESPI_0/USPI/UCC/mtx_state\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[15\]/CLK  BUS_INTERFACE_0/modulator/count\[15\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_82/A  BUS_INTERFACE_0/modulator/pwm6_0_I_82/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_83/A  BUS_INTERFACE_0/modulator/pwm6_0_I_83/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_84/B  BUS_INTERFACE_0/modulator/pwm6_0_I_84/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_107/A  BUS_INTERFACE_0/modulator/pwm6_0_I_107/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/C  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitcnt\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitcnt\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIQ3A41\[4\]/A  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIQ3A41\[4\]/Y  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIDTGS1\[4\]/A  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIDTGS1\[4\]/Y  CORESPI_0/USPI/UCC/stxs_checkorun_0_sqmuxa/B  CORESPI_0/USPI/UCC/stxs_checkorun_0_sqmuxa/Y  CORESPI_0/USPI/UCC/stxs_checkorun_RNO_0/A  CORESPI_0/USPI/UCC/stxs_checkorun_RNO_0/Y  CORESPI_0/USPI/UCC/stxs_checkorun_RNO/C  CORESPI_0/USPI/UCC/stxs_checkorun_RNO/Y  CORESPI_0/USPI/UCC/stxs_checkorun/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth1\[9\]/CLK  BUS_INTERFACE_0/pulseWidth1\[9\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_119/A  BUS_INTERFACE_0/p/pwm6_0_I_119/Y  BUS_INTERFACE_0/p/pwm6_0_I_124/C  BUS_INTERFACE_0/p/pwm6_0_I_124/Y  BUS_INTERFACE_0/p/pwm6_0_G_5/A  BUS_INTERFACE_0/p/pwm6_0_G_5/Y  BUS_INTERFACE_0/p/pwm6_0_G_8/A  BUS_INTERFACE_0/p/pwm6_0_G_8/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/B  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth2\[9\]/CLK  BUS_INTERFACE_0/pulseWidth2\[9\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_119/A  BUS_INTERFACE_0/p1/pwm6_0_I_119/Y  BUS_INTERFACE_0/p1/pwm6_0_I_124/C  BUS_INTERFACE_0/p1/pwm6_0_I_124/Y  BUS_INTERFACE_0/p1/pwm6_0_G_5/A  BUS_INTERFACE_0/p1/pwm6_0_G_5/Y  BUS_INTERFACE_0/p1/pwm6_0_G_8/A  BUS_INTERFACE_0/p1/pwm6_0_G_8/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/B  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[18\]/CLK  BUS_INTERFACE_0/hit_count\[18\]/Q  BUS_INTERFACE_0/hit_count_RNI94DR\[20\]/A  BUS_INTERFACE_0/hit_count_RNI94DR\[20\]/Y  BUS_INTERFACE_0/hit_count_RNII15I2\[16\]/A  BUS_INTERFACE_0/hit_count_RNII15I2\[16\]/Y  BUS_INTERFACE_0/hit_count_RNIIQ3A7\[16\]/A  BUS_INTERFACE_0/hit_count_RNIIQ3A7\[16\]/Y  BUS_INTERFACE_0/hit_count_RNIHO8J7\[21\]/A  BUS_INTERFACE_0/hit_count_RNIHO8J7\[21\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[23\]/A  BUS_INTERFACE_0/hit_count_RNO_0\[23\]/Y  BUS_INTERFACE_0/hit_count_RNO\[23\]/B  BUS_INTERFACE_0/hit_count_RNO\[23\]/Y  BUS_INTERFACE_0/hit_count\[23\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[4\]/CLK  BUS_INTERFACE_0/p2/count\[4\]/Q  BUS_INTERFACE_0/p2/count_RNIKORH\[5\]/B  BUS_INTERFACE_0/p2/count_RNIKORH\[5\]/Y  BUS_INTERFACE_0/p2/count_RNIE9QN\[2\]/B  BUS_INTERFACE_0/p2/count_RNIE9QN\[2\]/Y  BUS_INTERFACE_0/p2/pwm_RNO_0/B  BUS_INTERFACE_0/p2/pwm_RNO_0/Y  BUS_INTERFACE_0/p2/pwm_RNO/B  BUS_INTERFACE_0/p2/pwm_RNO/Y  BUS_INTERFACE_0/p2/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[7\]/CLK  BUS_INTERFACE_0/modulator/count\[7\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_111/A  BUS_INTERFACE_0/modulator/pwm6_0_I_111/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_113/C  BUS_INTERFACE_0/modulator/pwm6_0_I_113/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_115/B  BUS_INTERFACE_0/modulator/pwm6_0_I_115/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_138/A  BUS_INTERFACE_0/modulator/pwm6_0_I_138/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/B  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[7\]/CLK  BUS_INTERFACE_0/modulator/count\[7\]/Q  BUS_INTERFACE_0/modulator/count_RNI3EB2\[2\]/A  BUS_INTERFACE_0/modulator/count_RNI3EB2\[2\]/Y  BUS_INTERFACE_0/modulator/count_RNI8KB51\[2\]/B  BUS_INTERFACE_0/modulator/count_RNI8KB51\[2\]/Y  BUS_INTERFACE_0/modulator/count_RNI20SL2\[10\]/C  BUS_INTERFACE_0/modulator/count_RNI20SL2\[10\]/Y  BUS_INTERFACE_0/modulator/count_RNO\[0\]/B  BUS_INTERFACE_0/modulator/count_RNO\[0\]/Y  BUS_INTERFACE_0/modulator/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[7\]/CLK  BUS_INTERFACE_0/p1/count\[7\]/Q  BUS_INTERFACE_0/p1/count_RNID7QB\[7\]/A  BUS_INTERFACE_0/p1/count_RNID7QB\[7\]/Y  BUS_INTERFACE_0/p1/count_RNIO0HP1\[2\]/B  BUS_INTERFACE_0/p1/count_RNIO0HP1\[2\]/Y  BUS_INTERFACE_0/p1/count_RNI2DD74\[11\]/C  BUS_INTERFACE_0/p1/count_RNI2DD74\[11\]/Y  BUS_INTERFACE_0/p1/count_RNO\[0\]/B  BUS_INTERFACE_0/p1/count_RNO\[0\]/Y  BUS_INTERFACE_0/p1/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[7\]/CLK  BUS_INTERFACE_0/p/count\[7\]/Q  BUS_INTERFACE_0/p/count_RNIBJ46\[7\]/A  BUS_INTERFACE_0/p/count_RNIBJ46\[7\]/Y  BUS_INTERFACE_0/p/count_RNIGVOO\[2\]/B  BUS_INTERFACE_0/p/count_RNIGVOO\[2\]/Y  BUS_INTERFACE_0/p/count_RNII8QH1\[11\]/C  BUS_INTERFACE_0/p/count_RNII8QH1\[11\]/Y  BUS_INTERFACE_0/p/count_RNO\[0\]/B  BUS_INTERFACE_0/p/count_RNO\[0\]/Y  BUS_INTERFACE_0/p/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_count\[2\]/CLK  CORESPI_0/USPI/UCC/spi_clk_count\[2\]/Q  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIG03C\[2\]/B  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIG03C\[2\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISTBG1\[1\]/A  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISTBG1\[1\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/B  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/C  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[8\]/CLK  BUS_INTERFACE_0/modulator/count\[8\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_110/A  BUS_INTERFACE_0/modulator/pwm6_0_I_110/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_114/B  BUS_INTERFACE_0/modulator/pwm6_0_I_114/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_115/A  BUS_INTERFACE_0/modulator/pwm6_0_I_115/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_138/A  BUS_INTERFACE_0/modulator/pwm6_0_I_138/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/B  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[5\]/CLK  BUS_INTERFACE_0/p1/count\[5\]/Q  BUS_INTERFACE_0/p1/count_RNI50RB\[20\]/B  BUS_INTERFACE_0/p1/count_RNI50RB\[20\]/Y  BUS_INTERFACE_0/p1/count_RNIUFQ11\[19\]/C  BUS_INTERFACE_0/p1/count_RNIUFQ11\[19\]/Y  BUS_INTERFACE_0/p1/count_RNI2DD74\[11\]/B  BUS_INTERFACE_0/p1/count_RNI2DD74\[11\]/Y  BUS_INTERFACE_0/p1/count_RNO\[0\]/B  BUS_INTERFACE_0/p1/count_RNO\[0\]/Y  BUS_INTERFACE_0/p1/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[5\]/CLK  BUS_INTERFACE_0/p/count\[5\]/Q  BUS_INTERFACE_0/p/count_RNI3C56\[20\]/B  BUS_INTERFACE_0/p/count_RNI3C56\[20\]/Y  BUS_INTERFACE_0/p/count_RNIQMDC\[19\]/C  BUS_INTERFACE_0/p/count_RNIQMDC\[19\]/Y  BUS_INTERFACE_0/p/count_RNII8QH1\[11\]/B  BUS_INTERFACE_0/p/count_RNII8QH1\[11\]/Y  BUS_INTERFACE_0/p/count_RNO\[0\]/B  BUS_INTERFACE_0/p/count_RNO\[0\]/Y  BUS_INTERFACE_0/p/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/PulseWidth\[17\]/CLK  BUS_INTERFACE_0/PulseWidth\[17\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_92/B  BUS_INTERFACE_0/modulator/pwm6_0_I_92/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_94/A  BUS_INTERFACE_0/modulator/pwm6_0_I_94/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_95/C  BUS_INTERFACE_0/modulator/pwm6_0_I_95/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_107/C  BUS_INTERFACE_0/modulator/pwm6_0_I_107/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/C  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth1\[12\]/CLK  BUS_INTERFACE_0/pulseWidth1\[12\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_97/B  BUS_INTERFACE_0/p/pwm6_0_I_97/Y  BUS_INTERFACE_0/p/pwm6_0_I_101/C  BUS_INTERFACE_0/p/pwm6_0_I_101/Y  BUS_INTERFACE_0/p/pwm6_0_I_105/C  BUS_INTERFACE_0/p/pwm6_0_I_105/Y  BUS_INTERFACE_0/p/pwm6_0_I_106/A  BUS_INTERFACE_0/p/pwm6_0_I_106/Y  BUS_INTERFACE_0/p/pwm6_0_I_107/B  BUS_INTERFACE_0/p/pwm6_0_I_107/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/A  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth2\[12\]/CLK  BUS_INTERFACE_0/pulseWidth2\[12\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_97/B  BUS_INTERFACE_0/p1/pwm6_0_I_97/Y  BUS_INTERFACE_0/p1/pwm6_0_I_101/C  BUS_INTERFACE_0/p1/pwm6_0_I_101/Y  BUS_INTERFACE_0/p1/pwm6_0_I_105/C  BUS_INTERFACE_0/p1/pwm6_0_I_105/Y  BUS_INTERFACE_0/p1/pwm6_0_I_106/A  BUS_INTERFACE_0/p1/pwm6_0_I_106/Y  BUS_INTERFACE_0/p1/pwm6_0_I_107/B  BUS_INTERFACE_0/p1/pwm6_0_I_107/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/A  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[8\]/CLK  BUS_INTERFACE_0/p2/count\[8\]/Q  BUS_INTERFACE_0/p2/count_RNI1FTB\[8\]/B  BUS_INTERFACE_0/p2/count_RNI1FTB\[8\]/Y  BUS_INTERFACE_0/p2/count_RNIEIK01\[10\]/C  BUS_INTERFACE_0/p2/count_RNIEIK01\[10\]/Y  BUS_INTERFACE_0/p2/count_RNIGTB42\[2\]/B  BUS_INTERFACE_0/p2/count_RNIGTB42\[2\]/Y  BUS_INTERFACE_0/p2/count_RNO\[27\]/A  BUS_INTERFACE_0/p2/count_RNO\[27\]/Y  BUS_INTERFACE_0/p2/count\[27\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[8\]/CLK  BUS_INTERFACE_0/p2/count\[8\]/Q  BUS_INTERFACE_0/p2/count_RNI1FTB\[8\]/B  BUS_INTERFACE_0/p2/count_RNI1FTB\[8\]/Y  BUS_INTERFACE_0/p2/count_RNIEIK01\[10\]/C  BUS_INTERFACE_0/p2/count_RNIEIK01\[10\]/Y  BUS_INTERFACE_0/p2/count_RNIGTB42\[2\]/B  BUS_INTERFACE_0/p2/count_RNIGTB42\[2\]/Y  BUS_INTERFACE_0/p2/count_RNO\[18\]/A  BUS_INTERFACE_0/p2/count_RNO\[18\]/Y  BUS_INTERFACE_0/p2/count\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[8\]/CLK  BUS_INTERFACE_0/p2/count\[8\]/Q  BUS_INTERFACE_0/p2/count_RNI1FTB\[8\]/B  BUS_INTERFACE_0/p2/count_RNI1FTB\[8\]/Y  BUS_INTERFACE_0/p2/count_RNIEIK01\[10\]/C  BUS_INTERFACE_0/p2/count_RNIEIK01\[10\]/Y  BUS_INTERFACE_0/p2/count_RNIGTB42\[2\]/B  BUS_INTERFACE_0/p2/count_RNIGTB42\[2\]/Y  BUS_INTERFACE_0/p2/count_RNO\[17\]/A  BUS_INTERFACE_0/p2/count_RNO\[17\]/Y  BUS_INTERFACE_0/p2/count\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_count\[1\]/CLK  CORESPI_0/USPI/UCC/spi_clk_count\[1\]/Q  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIQQ5O\[1\]/A  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIQQ5O\[1\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISTBG1\[1\]/C  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISTBG1\[1\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/B  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/C  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[0\]/CLK  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[0\]/Q  CoreUARTapb_0/uUART/make_TX/tx_byte_RNI7QEL\[6\]/S  CoreUARTapb_0/uUART/make_TX/tx_byte_RNI7QEL\[6\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI1B2Q1\[1\]/B  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI1B2Q1\[1\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNIA1934\[2\]/B  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNIA1934\[2\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI3UDI4\[3\]/A  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI3UDI4\[3\]/Y  CoreUARTapb_0/uUART/make_TX/tx_RNO_2/B  CoreUARTapb_0/uUART/make_TX/tx_RNO_2/Y  CoreUARTapb_0/uUART/make_TX/tx_RNO/C  CoreUARTapb_0/uUART/make_TX/tx_RNO/Y  CoreUARTapb_0/uUART/make_TX/tx/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[12\]/CLK  BUS_INTERFACE_0/p2/count\[12\]/Q  BUS_INTERFACE_0/p2/count_RNI77AD\[31\]/C  BUS_INTERFACE_0/p2/count_RNI77AD\[31\]/Y  BUS_INTERFACE_0/p2/count_RNI094M\[13\]/A  BUS_INTERFACE_0/p2/count_RNI094M\[13\]/Y  BUS_INTERFACE_0/p2/count_RNIURR71\[13\]/C  BUS_INTERFACE_0/p2/count_RNIURR71\[13\]/Y  BUS_INTERFACE_0/p2/count_RNIPOSE3\[1\]/A  BUS_INTERFACE_0/p2/count_RNIPOSE3\[1\]/Y  BUS_INTERFACE_0/p2/count_n1_i_a3_0/A  BUS_INTERFACE_0/p2/count_n1_i_a3_0/Y  BUS_INTERFACE_0/p2/count_RNO\[1\]/C  BUS_INTERFACE_0/p2/count_RNO\[1\]/Y  BUS_INTERFACE_0/p2/count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[8\]/CLK  BUS_INTERFACE_0/p2/count\[8\]/Q  BUS_INTERFACE_0/p2/count_RNI1FTB\[8\]/B  BUS_INTERFACE_0/p2/count_RNI1FTB\[8\]/Y  BUS_INTERFACE_0/p2/count_RNIEIK01\[10\]/C  BUS_INTERFACE_0/p2/count_RNIEIK01\[10\]/Y  BUS_INTERFACE_0/p2/count_RNIGTB42\[2\]/B  BUS_INTERFACE_0/p2/count_RNIGTB42\[2\]/Y  BUS_INTERFACE_0/p2/count_RNO\[12\]/B  BUS_INTERFACE_0/p2/count_RNO\[12\]/Y  BUS_INTERFACE_0/p2/count\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clk_div_val_reg\[4\]/CLK  CORESPI_0/USPI/UCC/clk_div_val_reg\[4\]/Q  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIK43C\[4\]/A  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIK43C\[4\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIAB6O\[5\]/C  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIAB6O\[5\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISUCG1\[5\]/C  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISUCG1\[5\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/A  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/C  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[15\]/CLK  BUS_INTERFACE_0/modulator/count\[15\]/Q  BUS_INTERFACE_0/modulator/count_RNI7NFD\[15\]/A  BUS_INTERFACE_0/modulator/count_RNI7NFD\[15\]/Y  BUS_INTERFACE_0/modulator/count_RNITCFL\[30\]/B  BUS_INTERFACE_0/modulator/count_RNITCFL\[30\]/Y  BUS_INTERFACE_0/modulator/count_RNIA3OA2\[0\]/B  BUS_INTERFACE_0/modulator/count_RNIA3OA2\[0\]/Y  BUS_INTERFACE_0/modulator/count_RNO\[5\]/A  BUS_INTERFACE_0/modulator/count_RNO\[5\]/Y  BUS_INTERFACE_0/modulator/count\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/receive_count\[0\]/CLK  CoreUARTapb_0/uUART/make_RX/receive_count\[0\]/Q  CoreUARTapb_0/uUART/make_RX/receive_count_RNIRSTE\[3\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNIRSTE\[3\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNIDMF41\[0\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNIDMF41\[0\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNI6M4L2\[3\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNI6M4L2\[3\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNIDAPP2\[3\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNIDAPP2\[3\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNO\[2\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNO\[2\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/Q  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_2\[0\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_2\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNIRUOD1\[0\]/A  CoreUARTapb_0/uUART/make_RX/rx_state_RNIRUOD1\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift\[8\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[19\]/CLK  BUS_INTERFACE_0/p2/count\[19\]/Q  BUS_INTERFACE_0/p2/count_RNITEKH\[18\]/B  BUS_INTERFACE_0/p2/count_RNITEKH\[18\]/Y  BUS_INTERFACE_0/p2/count_RNIEK2C3\[15\]/A  BUS_INTERFACE_0/p2/count_RNIEK2C3\[15\]/Y  BUS_INTERFACE_0/p2/count_RNIPKGG3\[21\]/A  BUS_INTERFACE_0/p2/count_RNIPKGG3\[21\]/Y  BUS_INTERFACE_0/p2/count_RNI5MUK3\[22\]/B  BUS_INTERFACE_0/p2/count_RNI5MUK3\[22\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[24\]/B  BUS_INTERFACE_0/p2/count_RNO_0\[24\]/Y  BUS_INTERFACE_0/p2/count\[24\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_state/CLK  CORESPI_0/USPI/UCC/stxs_state/Q  CORESPI_0/USPI/UCC/stxs_state_RNI43NR/B  CORESPI_0/USPI/UCC/stxs_state_RNI43NR/Y  CORESPI_0/USPI/UCC/stxs_state_RNIP3OJ1/B  CORESPI_0/USPI/UCC/stxs_state_RNIP3OJ1/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[8\]/S  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[8\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[8\]/CLK  BUS_INTERFACE_0/p3/count\[8\]/Q  BUS_INTERFACE_0/p3/count_RNI1V5M\[8\]/A  BUS_INTERFACE_0/p3/count_RNI1V5M\[8\]/Y  BUS_INTERFACE_0/p3/count_RNIRHBG2\[1\]/A  BUS_INTERFACE_0/p3/count_RNIRHBG2\[1\]/Y  BUS_INTERFACE_0/p3/count_RNIBT95B\[1\]/A  BUS_INTERFACE_0/p3/count_RNIBT95B\[1\]/Y  BUS_INTERFACE_0/p3/count_RNII07UB\[3\]/C  BUS_INTERFACE_0/p3/count_RNII07UB\[3\]/Y  BUS_INTERFACE_0/p3/count_RNO\[0\]/B  BUS_INTERFACE_0/p3/count_RNO\[0\]/Y  BUS_INTERFACE_0/p3/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[4\]/CLK  BUS_INTERFACE_0/p1/count\[4\]/Q  BUS_INTERFACE_0/p1/count_RNIKHK1\[2\]/B  BUS_INTERFACE_0/p1/count_RNIKHK1\[2\]/Y  BUS_INTERFACE_0/p1/count_RNIO0HP1\[2\]/A  BUS_INTERFACE_0/p1/count_RNIO0HP1\[2\]/Y  BUS_INTERFACE_0/p1/count_RNI2DD74\[11\]/C  BUS_INTERFACE_0/p1/count_RNI2DD74\[11\]/Y  BUS_INTERFACE_0/p1/count_RNO\[0\]/B  BUS_INTERFACE_0/p1/count_RNO\[0\]/Y  BUS_INTERFACE_0/p1/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[4\]/CLK  BUS_INTERFACE_0/p/count\[4\]/Q  BUS_INTERFACE_0/p/count_RNIIE06\[2\]/B  BUS_INTERFACE_0/p/count_RNIIE06\[2\]/Y  BUS_INTERFACE_0/p/count_RNIGVOO\[2\]/A  BUS_INTERFACE_0/p/count_RNIGVOO\[2\]/Y  BUS_INTERFACE_0/p/count_RNII8QH1\[11\]/C  BUS_INTERFACE_0/p/count_RNII8QH1\[11\]/Y  BUS_INTERFACE_0/p/count_RNO\[0\]/B  BUS_INTERFACE_0/p/count_RNO\[0\]/Y  BUS_INTERFACE_0/p/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[0\]/CLK  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[0\]/Q  CoreUARTapb_0/uUART/make_TX/tx_byte_RNI3MEL\[4\]/S  CoreUARTapb_0/uUART/make_TX/tx_byte_RNI3MEL\[4\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI1B2Q1\[1\]/A  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI1B2Q1\[1\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNIA1934\[2\]/B  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNIA1934\[2\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI3UDI4\[3\]/A  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI3UDI4\[3\]/Y  CoreUARTapb_0/uUART/make_TX/tx_RNO_2/B  CoreUARTapb_0/uUART/make_TX/tx_RNO_2/Y  CoreUARTapb_0/uUART/make_TX/tx_RNO/C  CoreUARTapb_0/uUART/make_TX/tx_RNO/Y  CoreUARTapb_0/uUART/make_TX/tx/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[0\]/CLK  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[0\]/Q  CoreUARTapb_0/uUART/make_TX/tx_byte_RNIVHEL\[2\]/S  CoreUARTapb_0/uUART/make_TX/tx_byte_RNIVHEL\[2\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNIHQ1Q1\[1\]/B  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNIHQ1Q1\[1\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNIA1934\[2\]/A  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNIA1934\[2\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI3UDI4\[3\]/A  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI3UDI4\[3\]/Y  CoreUARTapb_0/uUART/make_TX/tx_RNO_2/B  CoreUARTapb_0/uUART/make_TX/tx_RNO_2/Y  CoreUARTapb_0/uUART/make_TX/tx_RNO/C  CoreUARTapb_0/uUART/make_TX/tx_RNO/Y  CoreUARTapb_0/uUART/make_TX/tx/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_state_tr14_5_3_i_o2/B  CORESPI_0/USPI/UCC/mtx_state_tr14_5_3_i_o2/Y  CORESPI_0/USPI/UCC/mtx_first_RNO_2/C  CORESPI_0/USPI/UCC/mtx_first_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_first_RNO_0/C  CORESPI_0/USPI/UCC/mtx_first_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_first/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/PulseWidth\[16\]/CLK  BUS_INTERFACE_0/PulseWidth\[16\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_81/B  BUS_INTERFACE_0/modulator/pwm6_0_I_81/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_83/B  BUS_INTERFACE_0/modulator/pwm6_0_I_83/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_84/B  BUS_INTERFACE_0/modulator/pwm6_0_I_84/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_107/A  BUS_INTERFACE_0/modulator/pwm6_0_I_107/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/C  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/PulseWidth\[15\]/CLK  BUS_INTERFACE_0/PulseWidth\[15\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_85/A  BUS_INTERFACE_0/modulator/pwm6_0_I_85/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_88/A  BUS_INTERFACE_0/modulator/pwm6_0_I_88/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_95/A  BUS_INTERFACE_0/modulator/pwm6_0_I_95/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_107/C  BUS_INTERFACE_0/modulator/pwm6_0_I_107/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/C  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[1\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[1\]/Q  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIRKEI\[1\]/A  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIRKEI\[1\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIQ0MR\[2\]/B  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIQ0MR\[2\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIQDT41\[3\]/A  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIQDT41\[3\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNINN142\[3\]/A  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNINN142\[3\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIC0CJ4\[2\]/B  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIC0CJ4\[2\]/Y  CoreUARTapb_0/uUART/make_RX/fifo_write_RNO/A  CoreUARTapb_0/uUART/make_RX/fifo_write_RNO/Y  CoreUARTapb_0/uUART/make_RX/fifo_write/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/counter_q\[1\]/CLK  CORESPI_0/USPI/URXF/counter_q\[1\]/Q  CORESPI_0/USPI/URXF/un1_counter_q_m4/A  CORESPI_0/USPI/URXF/un1_counter_q_m4/Y  CORESPI_0/USPI/URXF/un1_counter_q_m7/B  CORESPI_0/USPI/URXF/un1_counter_q_m7/Y  CORESPI_0/USPI/URXF/un1_counter_q_m10/B  CORESPI_0/USPI/URXF/un1_counter_q_m10/Y  CORESPI_0/USPI/URXF/counter_q_RNI88HDS\[0\]/A  CORESPI_0/USPI/URXF/counter_q_RNI88HDS\[0\]/Y  CORESPI_0/USPI/URXF/counter_q_RNIJ473C1\[0\]/C  CORESPI_0/USPI/URXF/counter_q_RNIJ473C1\[0\]/Y  CORESPI_0/USPI/URXF/full_out_RNO/A  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[14\]/CLK  BUS_INTERFACE_0/p1/count\[14\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_99/B  BUS_INTERFACE_0/p1/pwm6_0_I_99/Y  BUS_INTERFACE_0/p1/pwm6_0_I_104/C  BUS_INTERFACE_0/p1/pwm6_0_I_104/Y  BUS_INTERFACE_0/p1/pwm6_0_I_106/B  BUS_INTERFACE_0/p1/pwm6_0_I_106/Y  BUS_INTERFACE_0/p1/pwm6_0_I_107/B  BUS_INTERFACE_0/p1/pwm6_0_I_107/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/A  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[14\]/CLK  BUS_INTERFACE_0/p/count\[14\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_99/B  BUS_INTERFACE_0/p/pwm6_0_I_99/Y  BUS_INTERFACE_0/p/pwm6_0_I_104/C  BUS_INTERFACE_0/p/pwm6_0_I_104/Y  BUS_INTERFACE_0/p/pwm6_0_I_106/B  BUS_INTERFACE_0/p/pwm6_0_I_106/Y  BUS_INTERFACE_0/p/pwm6_0_I_107/B  BUS_INTERFACE_0/p/pwm6_0_I_107/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/A  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[5\]/CLK  BUS_INTERFACE_0/modulator/count\[5\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_108/A  BUS_INTERFACE_0/modulator/pwm6_0_I_108/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_113/A  BUS_INTERFACE_0/modulator/pwm6_0_I_113/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_115/B  BUS_INTERFACE_0/modulator/pwm6_0_I_115/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_138/A  BUS_INTERFACE_0/modulator/pwm6_0_I_138/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/B  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[0\]/CLK  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[0\]/Q  CoreUARTapb_0/uUART/make_TX/tx_byte_RNIRDEL\[0\]/S  CoreUARTapb_0/uUART/make_TX/tx_byte_RNIRDEL\[0\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNIHQ1Q1\[1\]/A  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNIHQ1Q1\[1\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNIA1934\[2\]/A  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNIA1934\[2\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI3UDI4\[3\]/A  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI3UDI4\[3\]/Y  CoreUARTapb_0/uUART/make_TX/tx_RNO_2/B  CoreUARTapb_0/uUART/make_TX/tx_RNO_2/Y  CoreUARTapb_0/uUART/make_TX/tx_RNO/C  CoreUARTapb_0/uUART/make_TX/tx_RNO/Y  CoreUARTapb_0/uUART/make_TX/tx/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[9\]/CLK  BUS_INTERFACE_0/modulator/count\[9\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_33/A  BUS_INTERFACE_0/modulator/un3_count_1_I_33/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_80/A  BUS_INTERFACE_0/modulator/un3_count_1_I_80/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_85/B  BUS_INTERFACE_0/modulator/un3_count_1_I_85/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_86/A  BUS_INTERFACE_0/modulator/un3_count_1_I_86/Y  BUS_INTERFACE_0/modulator/count\[27\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[9\]/CLK  BUS_INTERFACE_0/modulator/count\[9\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_33/A  BUS_INTERFACE_0/modulator/un3_count_1_I_33/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_80/A  BUS_INTERFACE_0/modulator/un3_count_1_I_80/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_81/B  BUS_INTERFACE_0/modulator/un3_count_1_I_81/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_82/A  BUS_INTERFACE_0/modulator/un3_count_1_I_82/Y  BUS_INTERFACE_0/modulator/count\[26\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_state_tr14_5_3_i_o2/B  CORESPI_0/USPI/UCC/mtx_state_tr14_5_3_i_o2/Y  CORESPI_0/USPI/UCC/mtx_state_RNO_1\[3\]/C  CORESPI_0/USPI/UCC/mtx_state_RNO_1\[3\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[3\]/C  CORESPI_0/USPI/UCC/mtx_state_RNO\[3\]/Y  CORESPI_0/USPI/UCC/mtx_state\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[9\]/CLK  BUS_INTERFACE_0/p1/count\[9\]/Q  BUS_INTERFACE_0/p1/count_RNIVSK1\[8\]/B  BUS_INTERFACE_0/p1/count_RNIVSK1\[8\]/Y  BUS_INTERFACE_0/p1/count_RNIMH93\[6\]/A  BUS_INTERFACE_0/p1/count_RNIMH93\[6\]/Y  BUS_INTERFACE_0/p1/count_RNIAS2J3\[6\]/A  BUS_INTERFACE_0/p1/count_RNIAS2J3\[6\]/Y  BUS_INTERFACE_0/p1/count_RNO\[7\]/A  BUS_INTERFACE_0/p1/count_RNO\[7\]/Y  BUS_INTERFACE_0/p1/count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[9\]/CLK  BUS_INTERFACE_0/p/count\[9\]/Q  BUS_INTERFACE_0/p/count_RNITP06\[8\]/B  BUS_INTERFACE_0/p/count_RNITP06\[8\]/Y  BUS_INTERFACE_0/p/count_RNIIB1C\[6\]/A  BUS_INTERFACE_0/p/count_RNIIB1C\[6\]/Y  BUS_INTERFACE_0/p/count_RNIQPIH1\[6\]/A  BUS_INTERFACE_0/p/count_RNIQPIH1\[6\]/Y  BUS_INTERFACE_0/p/count_RNO\[7\]/A  BUS_INTERFACE_0/p/count_RNO\[7\]/Y  BUS_INTERFACE_0/p/count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[9\]/CLK  BUS_INTERFACE_0/p1/count\[9\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_33/A  BUS_INTERFACE_0/p1/un3_count_1_I_33/Y  BUS_INTERFACE_0/p1/un3_count_1_I_44/A  BUS_INTERFACE_0/p1/un3_count_1_I_44/Y  BUS_INTERFACE_0/p1/un3_count_1_I_45/B  BUS_INTERFACE_0/p1/un3_count_1_I_45/Y  BUS_INTERFACE_0/p1/un3_count_1_I_46/A  BUS_INTERFACE_0/p1/un3_count_1_I_46/Y  BUS_INTERFACE_0/p1/count\[16\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[9\]/CLK  BUS_INTERFACE_0/p/count\[9\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_33/A  BUS_INTERFACE_0/p/un3_count_1_I_33/Y  BUS_INTERFACE_0/p/un3_count_1_I_44/A  BUS_INTERFACE_0/p/un3_count_1_I_44/Y  BUS_INTERFACE_0/p/un3_count_1_I_45/B  BUS_INTERFACE_0/p/un3_count_1_I_45/Y  BUS_INTERFACE_0/p/un3_count_1_I_46/A  BUS_INTERFACE_0/p/un3_count_1_I_46/Y  BUS_INTERFACE_0/p/count\[16\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[9\]/CLK  BUS_INTERFACE_0/modulator/count\[9\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_33/A  BUS_INTERFACE_0/modulator/un3_count_1_I_33/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_44/A  BUS_INTERFACE_0/modulator/un3_count_1_I_44/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_48/B  BUS_INTERFACE_0/modulator/un3_count_1_I_48/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_49/A  BUS_INTERFACE_0/modulator/un3_count_1_I_49/Y  BUS_INTERFACE_0/modulator/count\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[9\]/CLK  BUS_INTERFACE_0/modulator/count\[9\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_33/A  BUS_INTERFACE_0/modulator/un3_count_1_I_33/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_44/A  BUS_INTERFACE_0/modulator/un3_count_1_I_44/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_52/B  BUS_INTERFACE_0/modulator/un3_count_1_I_52/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_53/A  BUS_INTERFACE_0/modulator/un3_count_1_I_53/Y  BUS_INTERFACE_0/modulator/count\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/PulseWidth\[18\]/CLK  BUS_INTERFACE_0/PulseWidth\[18\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_90/A  BUS_INTERFACE_0/modulator/pwm6_0_I_90/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_91/B  BUS_INTERFACE_0/modulator/pwm6_0_I_91/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_95/B  BUS_INTERFACE_0/modulator/pwm6_0_I_95/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_107/C  BUS_INTERFACE_0/modulator/pwm6_0_I_107/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/C  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/samples\[1\]/CLK  CoreUARTapb_0/uUART/make_RX/samples\[1\]/Q  CoreUARTapb_0/uUART/make_RX/samples_RNILCH5\[0\]/B  CoreUARTapb_0/uUART/make_RX/samples_RNILCH5\[0\]/Y  CoreUARTapb_0/uUART/make_RX/samples_RNIC95C\[0\]/B  CoreUARTapb_0/uUART/make_RX/samples_RNIC95C\[0\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNI6M4L2\[3\]/A  CoreUARTapb_0/uUART/make_RX/receive_count_RNI6M4L2\[3\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNIDAPP2\[3\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNIDAPP2\[3\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNO\[2\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNO\[2\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/Q  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_29/S  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_29/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_13/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_13/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth1\[16\]/CLK  BUS_INTERFACE_0/pulseWidth1\[16\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_86/A  BUS_INTERFACE_0/p/pwm6_0_I_86/Y  BUS_INTERFACE_0/p/pwm6_0_I_88/B  BUS_INTERFACE_0/p/pwm6_0_I_88/Y  BUS_INTERFACE_0/p/pwm6_0_I_95/A  BUS_INTERFACE_0/p/pwm6_0_I_95/Y  BUS_INTERFACE_0/p/pwm6_0_I_107/C  BUS_INTERFACE_0/p/pwm6_0_I_107/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/A  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth2\[16\]/CLK  BUS_INTERFACE_0/pulseWidth2\[16\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_86/A  BUS_INTERFACE_0/p1/pwm6_0_I_86/Y  BUS_INTERFACE_0/p1/pwm6_0_I_88/B  BUS_INTERFACE_0/p1/pwm6_0_I_88/Y  BUS_INTERFACE_0/p1/pwm6_0_I_95/A  BUS_INTERFACE_0/p1/pwm6_0_I_95/Y  BUS_INTERFACE_0/p1/pwm6_0_I_107/C  BUS_INTERFACE_0/p1/pwm6_0_I_107/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/A  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[12\]/CLK  BUS_INTERFACE_0/modulator/count\[12\]/Q  BUS_INTERFACE_0/modulator/count_RNILIT7\[8\]/B  BUS_INTERFACE_0/modulator/count_RNILIT7\[8\]/Y  BUS_INTERFACE_0/modulator/count_RNIF2IG1\[8\]/B  BUS_INTERFACE_0/modulator/count_RNIF2IG1\[8\]/Y  BUS_INTERFACE_0/modulator/count_RNIA3OA2\[0\]/C  BUS_INTERFACE_0/modulator/count_RNIA3OA2\[0\]/Y  BUS_INTERFACE_0/modulator/count_RNO\[5\]/A  BUS_INTERFACE_0/modulator/count_RNO\[5\]/Y  BUS_INTERFACE_0/modulator/count\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_count\[6\]/CLK  CORESPI_0/USPI/UCC/spi_clk_count\[6\]/Q  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIO83C\[6\]/B  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIO83C\[6\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISUCG1\[5\]/A  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISUCG1\[5\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/A  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/C  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[17\]/CLK  BUS_INTERFACE_0/modulator/count\[17\]/Q  BUS_INTERFACE_0/modulator/count_RNIJM2R\[17\]/C  BUS_INTERFACE_0/modulator/count_RNIJM2R\[17\]/Y  BUS_INTERFACE_0/modulator/count_RNI8KB51\[2\]/C  BUS_INTERFACE_0/modulator/count_RNI8KB51\[2\]/Y  BUS_INTERFACE_0/modulator/count_RNI20SL2\[10\]/C  BUS_INTERFACE_0/modulator/count_RNI20SL2\[10\]/Y  BUS_INTERFACE_0/modulator/count_RNO\[0\]/B  BUS_INTERFACE_0/modulator/count_RNO\[0\]/Y  BUS_INTERFACE_0/modulator/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[0\]/CLK  BUS_INTERFACE_0/p3/count\[0\]/Q  BUS_INTERFACE_0/p3/count_RNIEA811\[2\]/A  BUS_INTERFACE_0/p3/count_RNIEA811\[2\]/Y  BUS_INTERFACE_0/p3/count_RNI71EN1\[4\]/C  BUS_INTERFACE_0/p3/count_RNI71EN1\[4\]/Y  BUS_INTERFACE_0/p3/count_RNI4SJD2\[5\]/C  BUS_INTERFACE_0/p3/count_RNI4SJD2\[5\]/Y  BUS_INTERFACE_0/p3/count_RNO_0\[8\]/B  BUS_INTERFACE_0/p3/count_RNO_0\[8\]/Y  BUS_INTERFACE_0/p3/count\[8\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[7\]/CLK  BUS_INTERFACE_0/hit_count\[7\]/Q  BUS_INTERFACE_0/hit_count_RNO_8\[11\]/B  BUS_INTERFACE_0/hit_count_RNO_8\[11\]/Y  BUS_INTERFACE_0/hit_count_RNO_5\[11\]/C  BUS_INTERFACE_0/hit_count_RNO_5\[11\]/Y  BUS_INTERFACE_0/hit_count_RNO_2\[11\]/A  BUS_INTERFACE_0/hit_count_RNO_2\[11\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[11\]/A  BUS_INTERFACE_0/hit_count_RNO_0\[11\]/Y  BUS_INTERFACE_0/hit_count_RNO\[11\]/A  BUS_INTERFACE_0/hit_count_RNO\[11\]/Y  BUS_INTERFACE_0/hit_count\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_clock_RNIOESC/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_clock_RNIOESC/Y  CoreUARTapb_0/uUART/make_TX/xmit_state_RNIGN7L\[3\]/B  CoreUARTapb_0/uUART/make_TX/xmit_state_RNIGN7L\[3\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO\[5\]/B  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO\[5\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_state\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth1\[6\]/CLK  BUS_INTERFACE_0/pulseWidth1\[6\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_120/A  BUS_INTERFACE_0/p/pwm6_0_I_120/Y  BUS_INTERFACE_0/p/pwm6_0_G_3/A  BUS_INTERFACE_0/p/pwm6_0_G_3/Y  BUS_INTERFACE_0/p/pwm6_0_G_5/B  BUS_INTERFACE_0/p/pwm6_0_G_5/Y  BUS_INTERFACE_0/p/pwm6_0_G_8/A  BUS_INTERFACE_0/p/pwm6_0_G_8/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/B  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth2\[6\]/CLK  BUS_INTERFACE_0/pulseWidth2\[6\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_120/A  BUS_INTERFACE_0/p1/pwm6_0_I_120/Y  BUS_INTERFACE_0/p1/pwm6_0_G_3/A  BUS_INTERFACE_0/p1/pwm6_0_G_3/Y  BUS_INTERFACE_0/p1/pwm6_0_G_5/B  BUS_INTERFACE_0/p1/pwm6_0_G_5/Y  BUS_INTERFACE_0/p1/pwm6_0_G_8/A  BUS_INTERFACE_0/p1/pwm6_0_G_8/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/B  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/Q  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_27/S  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_27/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_12/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_12/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/Q  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_28/S  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_28/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_13/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_13/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/Q  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_21/S  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_21/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_9/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_9/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/Q  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_25/S  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_25/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_11/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_11/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_count\[5\]/CLK  CORESPI_0/USPI/UCC/spi_clk_count\[5\]/Q  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIAB6O\[5\]/A  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIAB6O\[5\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISUCG1\[5\]/C  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISUCG1\[5\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/A  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/C  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI101B\[1\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI101B\[1\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJHHG\[2\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJHHG\[2\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI642M\[3\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI642M\[3\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIQNIR\[4\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIQNIR\[4\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[5\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[5\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[12\]/CLK  BUS_INTERFACE_0/p1/count\[12\]/Q  BUS_INTERFACE_0/p1/count_RNIOEVL\[12\]/A  BUS_INTERFACE_0/p1/count_RNIOEVL\[12\]/Y  BUS_INTERFACE_0/p1/count_RNIEE3O2\[12\]/B  BUS_INTERFACE_0/p1/count_RNIEE3O2\[12\]/Y  BUS_INTERFACE_0/p1/count_RNIAS2J3\[6\]/C  BUS_INTERFACE_0/p1/count_RNIAS2J3\[6\]/Y  BUS_INTERFACE_0/p1/count_RNO\[7\]/A  BUS_INTERFACE_0/p1/count_RNO\[7\]/Y  BUS_INTERFACE_0/p1/count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[12\]/CLK  BUS_INTERFACE_0/p/count\[12\]/Q  BUS_INTERFACE_0/p/count_RNIM986\[12\]/A  BUS_INTERFACE_0/p/count_RNIM986\[12\]/Y  BUS_INTERFACE_0/p/count_RNI6Q6P\[12\]/B  BUS_INTERFACE_0/p/count_RNI6Q6P\[12\]/Y  BUS_INTERFACE_0/p/count_RNIQPIH1\[6\]/C  BUS_INTERFACE_0/p/count_RNIQPIH1\[6\]/Y  BUS_INTERFACE_0/p/count_RNO\[7\]/A  BUS_INTERFACE_0/p/count_RNO\[7\]/Y  BUS_INTERFACE_0/p/count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_state\[0\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_state\[0\]/Q  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6\[0\]/A  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNIDMF41\[0\]/A  CoreUARTapb_0/uUART/make_RX/rx_state_RNIDMF41\[0\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNI6M4L2\[3\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNI6M4L2\[3\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNIDAPP2\[3\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNIDAPP2\[3\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNO\[2\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNO\[2\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/PulseWidth\[21\]/CLK  BUS_INTERFACE_0/PulseWidth\[21\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_59/B  BUS_INTERFACE_0/modulator/pwm6_0_I_59/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_62/B  BUS_INTERFACE_0/modulator/pwm6_0_I_62/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_63/A  BUS_INTERFACE_0/modulator/pwm6_0_I_63/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_64/A  BUS_INTERFACE_0/modulator/pwm6_0_I_64/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_65/A  BUS_INTERFACE_0/modulator/pwm6_0_I_65/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/C  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[12\]/CLK  BUS_INTERFACE_0/p3/count\[12\]/Q  BUS_INTERFACE_0/p3/count_RNIG8F91\[19\]/C  BUS_INTERFACE_0/p3/count_RNIG8F91\[19\]/Y  BUS_INTERFACE_0/p3/count_RNIAT352\[15\]/C  BUS_INTERFACE_0/p3/count_RNIAT352\[15\]/Y  BUS_INTERFACE_0/p3/count_RNI7GDS3\[15\]/A  BUS_INTERFACE_0/p3/count_RNI7GDS3\[15\]/Y  BUS_INTERFACE_0/p3/count_RNI97DT6\[15\]/B  BUS_INTERFACE_0/p3/count_RNI97DT6\[15\]/Y  BUS_INTERFACE_0/p3/count_RNO\[27\]/B  BUS_INTERFACE_0/p3/count_RNO\[27\]/Y  BUS_INTERFACE_0/p3/count\[27\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/Q  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_20/S  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_20/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_9/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_9/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/Q  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_17/S  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_17/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_7/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_7/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/Q  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_19/S  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_19/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_8/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_8/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/Q  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_26/S  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_26/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_12/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_12/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/Q  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_24/S  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_24/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_11/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_11/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/Q  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_23/S  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_23/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_10/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_10/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[0\]/CLK  BUS_INTERFACE_0/p3/count\[0\]/Q  BUS_INTERFACE_0/p3/count_RNIEA811_0\[2\]/C  BUS_INTERFACE_0/p3/count_RNIEA811_0\[2\]/Y  BUS_INTERFACE_0/p3/count_RNI93EN1\[6\]/C  BUS_INTERFACE_0/p3/count_RNI93EN1\[6\]/Y  BUS_INTERFACE_0/p3/count_RNI5RP33\[4\]/A  BUS_INTERFACE_0/p3/count_RNI5RP33\[4\]/Y  BUS_INTERFACE_0/p3/count_RNO\[18\]/A  BUS_INTERFACE_0/p3/count_RNO\[18\]/Y  BUS_INTERFACE_0/p3/count\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/counter_q\[2\]/CLK  CORESPI_0/USPI/UTXF/counter_q\[2\]/Q  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNO\[2\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNO\[2\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m\[2\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m\[2\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNIRKEE\[2\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNIRKEE\[2\]/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_0/C  CORESPI_0/USPI/UTXF/empty_out_RNO_0/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/A  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[4\]/CLK  BUS_INTERFACE_0/p1/count\[4\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_134/A  BUS_INTERFACE_0/p1/pwm6_0_I_134/Y  BUS_INTERFACE_0/p1/pwm6_0_I_137/C  BUS_INTERFACE_0/p1/pwm6_0_I_137/Y  BUS_INTERFACE_0/p1/pwm6_0_G_6/A  BUS_INTERFACE_0/p1/pwm6_0_G_6/Y  BUS_INTERFACE_0/p1/pwm6_0_G_8/B  BUS_INTERFACE_0/p1/pwm6_0_G_8/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/B  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[4\]/CLK  BUS_INTERFACE_0/p/count\[4\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_134/A  BUS_INTERFACE_0/p/pwm6_0_I_134/Y  BUS_INTERFACE_0/p/pwm6_0_I_137/C  BUS_INTERFACE_0/p/pwm6_0_I_137/Y  BUS_INTERFACE_0/p/pwm6_0_G_6/A  BUS_INTERFACE_0/p/pwm6_0_G_6/Y  BUS_INTERFACE_0/p/pwm6_0_G_8/B  BUS_INTERFACE_0/p/pwm6_0_G_8/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/B  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[9\]/CLK  BUS_INTERFACE_0/modulator/count\[9\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_112/A  BUS_INTERFACE_0/modulator/pwm6_0_I_112/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_114/A  BUS_INTERFACE_0/modulator/pwm6_0_I_114/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_115/A  BUS_INTERFACE_0/modulator/pwm6_0_I_115/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_138/A  BUS_INTERFACE_0/modulator/pwm6_0_I_138/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/B  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_clock_RNIOESC/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_clock_RNIOESC/Y  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO_0\[0\]/B  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO_0\[0\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO\[0\]/C  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO\[0\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/Q  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_18/S  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_18/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_8/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_8/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/Q  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_22/S  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_22/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_10/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_10/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/Q  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_15/S  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_15/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/Q  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_16/S  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_16/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_7/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_7/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[18\]/CLK  BUS_INTERFACE_0/p2/count\[18\]/Q  BUS_INTERFACE_0/p2/count_RNITEKH\[18\]/A  BUS_INTERFACE_0/p2/count_RNITEKH\[18\]/Y  BUS_INTERFACE_0/p2/count_RNIEK2C3\[15\]/A  BUS_INTERFACE_0/p2/count_RNIEK2C3\[15\]/Y  BUS_INTERFACE_0/p2/count_RNIPKGG3\[21\]/A  BUS_INTERFACE_0/p2/count_RNIPKGG3\[21\]/Y  BUS_INTERFACE_0/p2/count_RNI5MUK3\[22\]/B  BUS_INTERFACE_0/p2/count_RNI5MUK3\[22\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[24\]/B  BUS_INTERFACE_0/p2/count_RNO_0\[24\]/Y  BUS_INTERFACE_0/p2/count\[24\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[11\]/CLK  BUS_INTERFACE_0/p1/count\[11\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_33/C  BUS_INTERFACE_0/p1/un3_count_1_I_33/Y  BUS_INTERFACE_0/p1/un3_count_1_I_80/A  BUS_INTERFACE_0/p1/un3_count_1_I_80/Y  BUS_INTERFACE_0/p1/un3_count_1_I_85/B  BUS_INTERFACE_0/p1/un3_count_1_I_85/Y  BUS_INTERFACE_0/p1/un3_count_1_I_86/A  BUS_INTERFACE_0/p1/un3_count_1_I_86/Y  BUS_INTERFACE_0/p1/count\[27\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[11\]/CLK  BUS_INTERFACE_0/p1/count\[11\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_33/C  BUS_INTERFACE_0/p1/un3_count_1_I_33/Y  BUS_INTERFACE_0/p1/un3_count_1_I_80/A  BUS_INTERFACE_0/p1/un3_count_1_I_80/Y  BUS_INTERFACE_0/p1/un3_count_1_I_81/B  BUS_INTERFACE_0/p1/un3_count_1_I_81/Y  BUS_INTERFACE_0/p1/un3_count_1_I_82/A  BUS_INTERFACE_0/p1/un3_count_1_I_82/Y  BUS_INTERFACE_0/p1/count\[26\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[11\]/CLK  BUS_INTERFACE_0/p/count\[11\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_33/C  BUS_INTERFACE_0/p/un3_count_1_I_33/Y  BUS_INTERFACE_0/p/un3_count_1_I_80/A  BUS_INTERFACE_0/p/un3_count_1_I_80/Y  BUS_INTERFACE_0/p/un3_count_1_I_85/B  BUS_INTERFACE_0/p/un3_count_1_I_85/Y  BUS_INTERFACE_0/p/un3_count_1_I_86/A  BUS_INTERFACE_0/p/un3_count_1_I_86/Y  BUS_INTERFACE_0/p/count\[27\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[11\]/CLK  BUS_INTERFACE_0/p/count\[11\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_33/C  BUS_INTERFACE_0/p/un3_count_1_I_33/Y  BUS_INTERFACE_0/p/un3_count_1_I_80/A  BUS_INTERFACE_0/p/un3_count_1_I_80/Y  BUS_INTERFACE_0/p/un3_count_1_I_81/B  BUS_INTERFACE_0/p/un3_count_1_I_81/Y  BUS_INTERFACE_0/p/un3_count_1_I_82/A  BUS_INTERFACE_0/p/un3_count_1_I_82/Y  BUS_INTERFACE_0/p/count\[26\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[0\]/CLK  BUS_INTERFACE_0/modulator/count\[0\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_67/A  BUS_INTERFACE_0/modulator/un3_count_1_I_67/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i_3/A  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i_3/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i/C  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_3/A  BUS_INTERFACE_0/modulator/un3_count_1_G_3/Y  BUS_INTERFACE_0/modulator/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitcnt\[3\]/CLK  CORESPI_0/USPI/UCC/stxs_bitcnt\[3\]/Q  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIJP6O\[2\]/B  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIJP6O\[2\]/Y  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIDTGS1\[4\]/B  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIDTGS1\[4\]/Y  CORESPI_0/USPI/UCC/stxs_checkorun_1_sqmuxa/A  CORESPI_0/USPI/UCC/stxs_checkorun_1_sqmuxa/Y  CORESPI_0/USPI/UCC/stxs_dataerr_RNO_0/A  CORESPI_0/USPI/UCC/stxs_dataerr_RNO_0/Y  CORESPI_0/USPI/UCC/stxs_dataerr_RNO/C  CORESPI_0/USPI/UCC/stxs_dataerr_RNO/Y  CORESPI_0/USPI/UCC/stxs_dataerr/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/Q  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_14/S  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_14/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/PulseWidth\[6\]/CLK  BUS_INTERFACE_0/PulseWidth\[6\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_120/A  BUS_INTERFACE_0/modulator/pwm6_0_I_120/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_125/A  BUS_INTERFACE_0/modulator/pwm6_0_I_125/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_126/A  BUS_INTERFACE_0/modulator/pwm6_0_I_126/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_138/C  BUS_INTERFACE_0/modulator/pwm6_0_I_138/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/B  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/PulseWidth\[11\]/CLK  BUS_INTERFACE_0/PulseWidth\[11\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_100/A  BUS_INTERFACE_0/modulator/pwm6_0_I_100/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_105/A  BUS_INTERFACE_0/modulator/pwm6_0_I_105/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_106/A  BUS_INTERFACE_0/modulator/pwm6_0_I_106/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_107/B  BUS_INTERFACE_0/modulator/pwm6_0_I_107/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/C  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/PulseWidth\[2\]/CLK  BUS_INTERFACE_0/PulseWidth\[2\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_128/B  BUS_INTERFACE_0/modulator/pwm6_0_I_128/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_132/C  BUS_INTERFACE_0/modulator/pwm6_0_I_132/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_136/C  BUS_INTERFACE_0/modulator/pwm6_0_I_136/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_137/A  BUS_INTERFACE_0/modulator/pwm6_0_I_137/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_138/B  BUS_INTERFACE_0/modulator/pwm6_0_I_138/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/B  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/PulseWidth\[8\]/CLK  BUS_INTERFACE_0/PulseWidth\[8\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_121/B  BUS_INTERFACE_0/modulator/pwm6_0_I_121/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_125/C  BUS_INTERFACE_0/modulator/pwm6_0_I_125/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_126/A  BUS_INTERFACE_0/modulator/pwm6_0_I_126/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_138/C  BUS_INTERFACE_0/modulator/pwm6_0_I_138/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/B  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/PulseWidth\[13\]/CLK  BUS_INTERFACE_0/PulseWidth\[13\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_101/B  BUS_INTERFACE_0/modulator/pwm6_0_I_101/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_105/C  BUS_INTERFACE_0/modulator/pwm6_0_I_105/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_106/A  BUS_INTERFACE_0/modulator/pwm6_0_I_106/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_107/B  BUS_INTERFACE_0/modulator/pwm6_0_I_107/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/C  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/samples\[0\]/CLK  CoreUARTapb_0/uUART/make_RX/samples\[0\]/Q  CoreUARTapb_0/uUART/make_RX/samples_RNILCH5\[0\]/C  CoreUARTapb_0/uUART/make_RX/samples_RNILCH5\[0\]/Y  CoreUARTapb_0/uUART/make_RX/samples_RNIC95C\[0\]/B  CoreUARTapb_0/uUART/make_RX/samples_RNIC95C\[0\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNI6M4L2\[3\]/A  CoreUARTapb_0/uUART/make_RX/receive_count_RNI6M4L2\[3\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNIDAPP2\[3\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNIDAPP2\[3\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNO\[2\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNO\[2\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_1\[1\]/A  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_1\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[15\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_1\[1\]/A  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_1\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[6\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_1\[1\]/A  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_1\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[5\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_1\[1\]/A  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_1\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_1\[1\]/A  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_1\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_1\[1\]/A  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_1\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_1\[1\]/A  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_1\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_1\[1\]/A  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_1\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2__0\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_1\[1\]/A  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_1\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_5\[1\]/A  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_5\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[25\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_5\[1\]/A  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_5\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[19\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_5\[1\]/A  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_5\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[18\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_5\[1\]/A  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_5\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[17\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_5\[1\]/A  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_5\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[16\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_5\[1\]/A  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_5\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[15\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_5\[1\]/A  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_5\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[14\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_5\[1\]/A  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_5\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[13\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_5\[1\]/A  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_5\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[12\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_5\[1\]/A  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_5\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[11\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_5\[1\]/A  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_5\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[10\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_5\[1\]/A  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_5\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0__0\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_2\[1\]/A  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_2\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[26\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/PulseWidth\[16\]/CLK  BUS_INTERFACE_0/PulseWidth\[16\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_87/A  BUS_INTERFACE_0/modulator/pwm6_0_I_87/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_88/C  BUS_INTERFACE_0/modulator/pwm6_0_I_88/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_95/A  BUS_INTERFACE_0/modulator/pwm6_0_I_95/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_107/C  BUS_INTERFACE_0/modulator/pwm6_0_I_107/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/C  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[6\]/CLK  BUS_INTERFACE_0/modulator/count\[6\]/Q  BUS_INTERFACE_0/modulator/count_RNI3EB2\[6\]/B  BUS_INTERFACE_0/modulator/count_RNI3EB2\[6\]/Y  BUS_INTERFACE_0/modulator/count_RNIUJM4\[0\]/A  BUS_INTERFACE_0/modulator/count_RNIUJM4\[0\]/Y  BUS_INTERFACE_0/modulator/count_RNIA3OA2\[0\]/A  BUS_INTERFACE_0/modulator/count_RNIA3OA2\[0\]/Y  BUS_INTERFACE_0/modulator/count_RNO\[5\]/A  BUS_INTERFACE_0/modulator/count_RNO\[5\]/Y  BUS_INTERFACE_0/modulator/count\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/counter_q\[2\]/CLK  CORESPI_0/USPI/UTXF/counter_q\[2\]/Q  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_28/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_28/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_22/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_22/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m\[3\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m\[3\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNISLEE\[3\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNISLEE\[3\]/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/C  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[12\]/CLK  BUS_INTERFACE_0/p1/count\[12\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_73/A  BUS_INTERFACE_0/p1/pwm6_0_I_73/Y  BUS_INTERFACE_0/p1/pwm6_0_I_77/C  BUS_INTERFACE_0/p1/pwm6_0_I_77/Y  BUS_INTERFACE_0/p1/pwm6_0_I_78/C  BUS_INTERFACE_0/p1/pwm6_0_I_78/Y  BUS_INTERFACE_0/p1/pwm6_0_G_8/C  BUS_INTERFACE_0/p1/pwm6_0_G_8/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/B  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[12\]/CLK  BUS_INTERFACE_0/p/count\[12\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_73/A  BUS_INTERFACE_0/p/pwm6_0_I_73/Y  BUS_INTERFACE_0/p/pwm6_0_I_77/C  BUS_INTERFACE_0/p/pwm6_0_I_77/Y  BUS_INTERFACE_0/p/pwm6_0_I_78/C  BUS_INTERFACE_0/p/pwm6_0_I_78/Y  BUS_INTERFACE_0/p/pwm6_0_G_8/C  BUS_INTERFACE_0/p/pwm6_0_G_8/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/B  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[25\]/CLK  BUS_INTERFACE_0/modulator/count\[25\]/Q  BUS_INTERFACE_0/modulator/count_RNINQ2R\[25\]/C  BUS_INTERFACE_0/modulator/count_RNINQ2R\[25\]/Y  BUS_INTERFACE_0/modulator/count_RNIF2IG1\[8\]/C  BUS_INTERFACE_0/modulator/count_RNIF2IG1\[8\]/Y  BUS_INTERFACE_0/modulator/count_RNIA3OA2\[0\]/C  BUS_INTERFACE_0/modulator/count_RNIA3OA2\[0\]/Y  BUS_INTERFACE_0/modulator/count_RNO\[5\]/A  BUS_INTERFACE_0/modulator/count_RNO\[5\]/Y  BUS_INTERFACE_0/modulator/count\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[0\]/CLK  BUS_INTERFACE_0/p3/count\[0\]/Q  BUS_INTERFACE_0/p3/count_RNIEA811\[2\]/A  BUS_INTERFACE_0/p3/count_RNIEA811\[2\]/Y  BUS_INTERFACE_0/p3/count_RNI71EN1\[4\]/C  BUS_INTERFACE_0/p3/count_RNI71EN1\[4\]/Y  BUS_INTERFACE_0/p3/count_RNO_1\[6\]/A  BUS_INTERFACE_0/p3/count_RNO_1\[6\]/Y  BUS_INTERFACE_0/p3/count_RNO\[6\]/C  BUS_INTERFACE_0/p3/count_RNO\[6\]/Y  BUS_INTERFACE_0/p3/count\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[1\]/CLK  BUS_INTERFACE_0/modulator/count\[1\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_67/B  BUS_INTERFACE_0/modulator/un3_count_1_I_67/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i_3/A  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i_3/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i/C  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_3/A  BUS_INTERFACE_0/modulator/un3_count_1_G_3/Y  BUS_INTERFACE_0/modulator/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/WCLK  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/AFULL  CoreUARTapb_0/uUART/make_RX/fifo_write_RNI6P1S/A  CoreUARTapb_0/uUART/make_RX/fifo_write_RNI6P1S/Y  CoreUARTapb_0/uUART/overflow_reg_RNO/A  CoreUARTapb_0/uUART/overflow_reg_RNO/Y  CoreUARTapb_0/uUART/overflow_reg/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[3\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[3\]/Q  CoreUARTapb_0/uUART/make_RX/last_bit_RNI6HVH\[3\]/B  CoreUARTapb_0/uUART/make_RX/last_bit_RNI6HVH\[3\]/Y  CoreUARTapb_0/uUART/make_RX/last_bit_RNI8UU31\[1\]/C  CoreUARTapb_0/uUART/make_RX/last_bit_RNI8UU31\[1\]/Y  CoreUARTapb_0/uUART/make_RX/last_bit_RNICOT72\[1\]/B  CoreUARTapb_0/uUART/make_RX/last_bit_RNICOT72\[1\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNIA96J2\[0\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNIA96J2\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_byte\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[8\]/CLK  BUS_INTERFACE_0/p1/count\[8\]/Q  BUS_INTERFACE_0/p1/count_RNIVSK1\[8\]/A  BUS_INTERFACE_0/p1/count_RNIVSK1\[8\]/Y  BUS_INTERFACE_0/p1/count_RNIMH93\[6\]/A  BUS_INTERFACE_0/p1/count_RNIMH93\[6\]/Y  BUS_INTERFACE_0/p1/count_RNIAS2J3\[6\]/A  BUS_INTERFACE_0/p1/count_RNIAS2J3\[6\]/Y  BUS_INTERFACE_0/p1/count_RNO\[7\]/A  BUS_INTERFACE_0/p1/count_RNO\[7\]/Y  BUS_INTERFACE_0/p1/count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[8\]/CLK  BUS_INTERFACE_0/p/count\[8\]/Q  BUS_INTERFACE_0/p/count_RNITP06\[8\]/A  BUS_INTERFACE_0/p/count_RNITP06\[8\]/Y  BUS_INTERFACE_0/p/count_RNIIB1C\[6\]/A  BUS_INTERFACE_0/p/count_RNIIB1C\[6\]/Y  BUS_INTERFACE_0/p/count_RNIQPIH1\[6\]/A  BUS_INTERFACE_0/p/count_RNIQPIH1\[6\]/Y  BUS_INTERFACE_0/p/count_RNO\[7\]/A  BUS_INTERFACE_0/p/count_RNO\[7\]/Y  BUS_INTERFACE_0/p/count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_6\[1\]/A  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_6\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[31\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_6\[1\]/A  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_6\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[28\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_6\[1\]/A  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_6\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[27\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_6\[1\]/A  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_6\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[26\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_6\[1\]/A  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_6\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[9\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_6\[1\]/A  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_6\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[8\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_6\[1\]/A  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_6\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_6\[1\]/A  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_6\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[6\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_6\[1\]/A  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_6\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[5\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_6\[1\]/A  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_6\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_6\[1\]/A  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_6\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_6\[1\]/A  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_6\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_6\[1\]/A  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_6\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_6\[1\]/A  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_6\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_3\[1\]/A  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_3\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[31\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_4\[1\]/A  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_4\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[31\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_4\[1\]/A  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_4\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[26\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_4\[1\]/A  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_4\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[25\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_4\[1\]/A  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_4\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[24\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_4\[1\]/A  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_4\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[23\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_4\[1\]/A  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_4\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[22\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_4\[1\]/A  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_4\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[21\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_4\[1\]/A  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_4\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[20\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_4\[1\]/A  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_4\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[19\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_4\[1\]/A  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_4\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[18\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_4\[1\]/A  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_4\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[17\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_4\[1\]/A  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_4\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[16\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_6\[1\]/A  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_6\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[30\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_6\[1\]/A  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_6\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[29\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/counter_q\[2\]/CLK  CORESPI_0/USPI/URXF/counter_q\[2\]/Q  CORESPI_0/USPI/URXF/un1_counter_q_m16_0/C  CORESPI_0/USPI/URXF/un1_counter_q_m16_0/Y  CORESPI_0/USPI/URXF/un1_counter_q_m7/S  CORESPI_0/USPI/URXF/un1_counter_q_m7/Y  CORESPI_0/USPI/URXF/un1_counter_q_m10/B  CORESPI_0/USPI/URXF/un1_counter_q_m10/Y  CORESPI_0/USPI/URXF/counter_q_RNI88HDS\[0\]/A  CORESPI_0/USPI/URXF/counter_q_RNI88HDS\[0\]/Y  CORESPI_0/USPI/URXF/counter_q_RNIJ473C1\[0\]/C  CORESPI_0/USPI/URXF/counter_q_RNIJ473C1\[0\]/Y  CORESPI_0/USPI/URXF/full_out_RNO/A  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[25\]/CLK  BUS_INTERFACE_0/p1/count\[25\]/Q  BUS_INTERFACE_0/p1/count_RNIVF2C1\[25\]/C  BUS_INTERFACE_0/p1/count_RNIVF2C1\[25\]/Y  BUS_INTERFACE_0/p1/count_RNIEE3O2\[12\]/C  BUS_INTERFACE_0/p1/count_RNIEE3O2\[12\]/Y  BUS_INTERFACE_0/p1/count_RNIAS2J3\[6\]/C  BUS_INTERFACE_0/p1/count_RNIAS2J3\[6\]/Y  BUS_INTERFACE_0/p1/count_RNO\[7\]/A  BUS_INTERFACE_0/p1/count_RNO\[7\]/Y  BUS_INTERFACE_0/p1/count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[25\]/CLK  BUS_INTERFACE_0/p/count\[25\]/Q  BUS_INTERFACE_0/p/count_RNIR5KC\[25\]/C  BUS_INTERFACE_0/p/count_RNIR5KC\[25\]/Y  BUS_INTERFACE_0/p/count_RNI6Q6P\[12\]/C  BUS_INTERFACE_0/p/count_RNI6Q6P\[12\]/Y  BUS_INTERFACE_0/p/count_RNIQPIH1\[6\]/C  BUS_INTERFACE_0/p/count_RNIQPIH1\[6\]/Y  BUS_INTERFACE_0/p/count_RNO\[7\]/A  BUS_INTERFACE_0/p/count_RNO\[7\]/Y  BUS_INTERFACE_0/p/count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_count\[0\]/CLK  CORESPI_0/USPI/UCC/spi_clk_count\[0\]/Q  CORESPI_0/USPI/UCC/spi_clk_count_RNIVO56\[1\]/B  CORESPI_0/USPI/UCC/spi_clk_count_RNIVO56\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNI0N89\[2\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNI0N89\[2\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNI2MBC\[3\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNI2MBC\[3\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNI5MEF\[4\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNI5MEF\[4\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNI9NHI\[5\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNI9NHI\[5\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[6\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[6\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[26\]/CLK  BUS_INTERFACE_0/p2/count\[26\]/Q  BUS_INTERFACE_0/p2/count_RNIV9S8\[26\]/A  BUS_INTERFACE_0/p2/count_RNIV9S8\[26\]/Y  BUS_INTERFACE_0/p2/count_RNIHHKQ\[26\]/B  BUS_INTERFACE_0/p2/count_RNIHHKQ\[26\]/Y  BUS_INTERFACE_0/p2/count_RNIF8B22\[15\]/C  BUS_INTERFACE_0/p2/count_RNIF8B22\[15\]/Y  BUS_INTERFACE_0/p2/count_RNIGC5B4\[27\]/B  BUS_INTERFACE_0/p2/count_RNIGC5B4\[27\]/Y  BUS_INTERFACE_0/p2/count_RNI2KJF4\[28\]/B  BUS_INTERFACE_0/p2/count_RNI2KJF4\[28\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[30\]/B  BUS_INTERFACE_0/p2/count_RNO_0\[30\]/Y  BUS_INTERFACE_0/p2/count\[30\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[8\]/CLK  BUS_INTERFACE_0/modulator/count\[8\]/Q  BUS_INTERFACE_0/modulator/count_RNILIT7\[8\]/A  BUS_INTERFACE_0/modulator/count_RNILIT7\[8\]/Y  BUS_INTERFACE_0/modulator/count_RNIF2IG1\[8\]/B  BUS_INTERFACE_0/modulator/count_RNIF2IG1\[8\]/Y  BUS_INTERFACE_0/modulator/count_RNIA3OA2\[0\]/C  BUS_INTERFACE_0/modulator/count_RNIA3OA2\[0\]/Y  BUS_INTERFACE_0/modulator/count_RNO\[5\]/A  BUS_INTERFACE_0/modulator/count_RNO\[5\]/Y  BUS_INTERFACE_0/modulator/count\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[20\]/CLK  BUS_INTERFACE_0/p1/count\[20\]/Q  BUS_INTERFACE_0/p1/count_RNI50RB\[20\]/A  BUS_INTERFACE_0/p1/count_RNI50RB\[20\]/Y  BUS_INTERFACE_0/p1/count_RNIUFQ11\[19\]/C  BUS_INTERFACE_0/p1/count_RNIUFQ11\[19\]/Y  BUS_INTERFACE_0/p1/count_RNI2DD74\[11\]/B  BUS_INTERFACE_0/p1/count_RNI2DD74\[11\]/Y  BUS_INTERFACE_0/p1/count_RNO\[0\]/B  BUS_INTERFACE_0/p1/count_RNO\[0\]/Y  BUS_INTERFACE_0/p1/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[20\]/CLK  BUS_INTERFACE_0/p/count\[20\]/Q  BUS_INTERFACE_0/p/count_RNI3C56\[20\]/A  BUS_INTERFACE_0/p/count_RNI3C56\[20\]/Y  BUS_INTERFACE_0/p/count_RNIQMDC\[19\]/C  BUS_INTERFACE_0/p/count_RNIQMDC\[19\]/Y  BUS_INTERFACE_0/p/count_RNII8QH1\[11\]/B  BUS_INTERFACE_0/p/count_RNII8QH1\[11\]/Y  BUS_INTERFACE_0/p/count_RNO\[0\]/B  BUS_INTERFACE_0/p/count_RNO\[0\]/Y  BUS_INTERFACE_0/p/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[1\]/CLK  BUS_INTERFACE_0/p1/count\[1\]/Q  BUS_INTERFACE_0/p1/count_RNIFCK1\[1\]/B  BUS_INTERFACE_0/p1/count_RNIFCK1\[1\]/Y  BUS_INTERFACE_0/p1/count_RNI6SLN\[30\]/B  BUS_INTERFACE_0/p1/count_RNI6SLN\[30\]/Y  BUS_INTERFACE_0/p1/count_RNIAS2J3\[6\]/B  BUS_INTERFACE_0/p1/count_RNIAS2J3\[6\]/Y  BUS_INTERFACE_0/p1/count_RNO\[7\]/A  BUS_INTERFACE_0/p1/count_RNO\[7\]/Y  BUS_INTERFACE_0/p1/count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[1\]/CLK  BUS_INTERFACE_0/p/count\[1\]/Q  BUS_INTERFACE_0/p/count_RNID906\[1\]/B  BUS_INTERFACE_0/p/count_RNID906\[1\]/Y  BUS_INTERFACE_0/p/count_RNI2KAC\[30\]/B  BUS_INTERFACE_0/p/count_RNI2KAC\[30\]/Y  BUS_INTERFACE_0/p/count_RNIQPIH1\[6\]/B  BUS_INTERFACE_0/p/count_RNIQPIH1\[6\]/Y  BUS_INTERFACE_0/p/count_RNO\[7\]/A  BUS_INTERFACE_0/p/count_RNO\[7\]/Y  BUS_INTERFACE_0/p/count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[15\]/CLK  BUS_INTERFACE_0/p1/count\[15\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_70/A  BUS_INTERFACE_0/p1/pwm6_0_I_70/Y  BUS_INTERFACE_0/p1/pwm6_0_I_76/C  BUS_INTERFACE_0/p1/pwm6_0_I_76/Y  BUS_INTERFACE_0/p1/pwm6_0_I_78/B  BUS_INTERFACE_0/p1/pwm6_0_I_78/Y  BUS_INTERFACE_0/p1/pwm6_0_G_8/C  BUS_INTERFACE_0/p1/pwm6_0_G_8/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/B  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[15\]/CLK  BUS_INTERFACE_0/p/count\[15\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_70/A  BUS_INTERFACE_0/p/pwm6_0_I_70/Y  BUS_INTERFACE_0/p/pwm6_0_I_76/C  BUS_INTERFACE_0/p/pwm6_0_I_76/Y  BUS_INTERFACE_0/p/pwm6_0_I_78/B  BUS_INTERFACE_0/p/pwm6_0_I_78/Y  BUS_INTERFACE_0/p/pwm6_0_G_8/C  BUS_INTERFACE_0/p/pwm6_0_G_8/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/B  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/counter_q\[0\]/CLK  CORESPI_0/USPI/UTXF/counter_q\[0\]/Q  CORESPI_0/USPI/UTXF/counter_q_RNIUGKH1\[0\]/B  CORESPI_0/USPI/UTXF/counter_q_RNIUGKH1\[0\]/Y  CORESPI_0/USPI/UTXF/counter_q_RNI8FJK4\[0\]/B  CORESPI_0/USPI/UTXF/counter_q_RNI8FJK4\[0\]/Y  CORESPI_0/USPI/UTXF/counter_q_RNIK8105\[0\]/A  CORESPI_0/USPI/UTXF/counter_q_RNIK8105\[0\]/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_0/B  CORESPI_0/USPI/UTXF/empty_out_RNO_0/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/A  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth1\[15\]/CLK  BUS_INTERFACE_0/pulseWidth1\[15\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_85/A  BUS_INTERFACE_0/p/pwm6_0_I_85/Y  BUS_INTERFACE_0/p/pwm6_0_I_88/A  BUS_INTERFACE_0/p/pwm6_0_I_88/Y  BUS_INTERFACE_0/p/pwm6_0_I_95/A  BUS_INTERFACE_0/p/pwm6_0_I_95/Y  BUS_INTERFACE_0/p/pwm6_0_I_107/C  BUS_INTERFACE_0/p/pwm6_0_I_107/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/A  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth2\[15\]/CLK  BUS_INTERFACE_0/pulseWidth2\[15\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_85/A  BUS_INTERFACE_0/p1/pwm6_0_I_85/Y  BUS_INTERFACE_0/p1/pwm6_0_I_88/A  BUS_INTERFACE_0/p1/pwm6_0_I_88/Y  BUS_INTERFACE_0/p1/pwm6_0_I_95/A  BUS_INTERFACE_0/p1/pwm6_0_I_95/Y  BUS_INTERFACE_0/p1/pwm6_0_I_107/C  BUS_INTERFACE_0/p1/pwm6_0_I_107/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/A  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_clock/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_clock/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_clock_RNIOESC/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_clock_RNIOESC/Y  CoreUARTapb_0/uUART/make_TX/xmit_state_RNIFM7L\[2\]/B  CoreUARTapb_0/uUART/make_TX/xmit_state_RNIFM7L\[2\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO_1\[3\]/A  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO_1\[3\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO\[3\]/C  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO\[3\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_state\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[2\]/CLK  BUS_INTERFACE_0/modulator/count\[2\]/Q  BUS_INTERFACE_0/modulator/count_RNI3EB2\[2\]/B  BUS_INTERFACE_0/modulator/count_RNI3EB2\[2\]/Y  BUS_INTERFACE_0/modulator/count_RNI8KB51\[2\]/B  BUS_INTERFACE_0/modulator/count_RNI8KB51\[2\]/Y  BUS_INTERFACE_0/modulator/count_RNI20SL2\[10\]/C  BUS_INTERFACE_0/modulator/count_RNI20SL2\[10\]/Y  BUS_INTERFACE_0/modulator/count_RNO\[0\]/B  BUS_INTERFACE_0/modulator/count_RNO\[0\]/Y  BUS_INTERFACE_0/modulator/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth1\[17\]/CLK  BUS_INTERFACE_0/pulseWidth1\[17\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_68/B  BUS_INTERFACE_0/p/pwm6_0_I_68/Y  BUS_INTERFACE_0/p/pwm6_0_I_75/A  BUS_INTERFACE_0/p/pwm6_0_I_75/Y  BUS_INTERFACE_0/p/pwm6_0_I_78/A  BUS_INTERFACE_0/p/pwm6_0_I_78/Y  BUS_INTERFACE_0/p/pwm6_0_G_8/C  BUS_INTERFACE_0/p/pwm6_0_G_8/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/B  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth2\[17\]/CLK  BUS_INTERFACE_0/pulseWidth2\[17\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_68/B  BUS_INTERFACE_0/p1/pwm6_0_I_68/Y  BUS_INTERFACE_0/p1/pwm6_0_I_75/A  BUS_INTERFACE_0/p1/pwm6_0_I_75/Y  BUS_INTERFACE_0/p1/pwm6_0_I_78/A  BUS_INTERFACE_0/p1/pwm6_0_I_78/Y  BUS_INTERFACE_0/p1/pwm6_0_G_8/C  BUS_INTERFACE_0/p1/pwm6_0_G_8/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/B  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[3\]/CLK  BUS_INTERFACE_0/modulator/count\[3\]/Q  BUS_INTERFACE_0/modulator/count_RNI3EB2\[6\]/A  BUS_INTERFACE_0/modulator/count_RNI3EB2\[6\]/Y  BUS_INTERFACE_0/modulator/count_RNIUJM4\[0\]/A  BUS_INTERFACE_0/modulator/count_RNIUJM4\[0\]/Y  BUS_INTERFACE_0/modulator/count_RNIA3OA2\[0\]/A  BUS_INTERFACE_0/modulator/count_RNIA3OA2\[0\]/Y  BUS_INTERFACE_0/modulator/count_RNO\[5\]/A  BUS_INTERFACE_0/modulator/count_RNO\[5\]/Y  BUS_INTERFACE_0/modulator/count\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[2\]/CLK  BUS_INTERFACE_0/p1/count\[2\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_67/C  BUS_INTERFACE_0/p1/un3_count_1_I_67/Y  BUS_INTERFACE_0/p1/un3_count_1_G_0_1_i_3/A  BUS_INTERFACE_0/p1/un3_count_1_G_0_1_i_3/Y  BUS_INTERFACE_0/p1/un3_count_1_G_0_1_i/C  BUS_INTERFACE_0/p1/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/p1/un3_count_1_G_3/A  BUS_INTERFACE_0/p1/un3_count_1_G_3/Y  BUS_INTERFACE_0/p1/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[2\]/CLK  BUS_INTERFACE_0/p/count\[2\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_67/C  BUS_INTERFACE_0/p/un3_count_1_I_67/Y  BUS_INTERFACE_0/p/un3_count_1_G_0_1_i_3/A  BUS_INTERFACE_0/p/un3_count_1_G_0_1_i_3/Y  BUS_INTERFACE_0/p/un3_count_1_G_0_1_i/C  BUS_INTERFACE_0/p/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/p/un3_count_1_G_3/A  BUS_INTERFACE_0/p/un3_count_1_G_3/Y  BUS_INTERFACE_0/p/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[2\]/CLK  BUS_INTERFACE_0/modulator/count\[2\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_67/C  BUS_INTERFACE_0/modulator/un3_count_1_I_67/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i_3/A  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i_3/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i/C  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_3/A  BUS_INTERFACE_0/modulator/un3_count_1_G_3/Y  BUS_INTERFACE_0/modulator/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/receive_count\[3\]/CLK  CoreUARTapb_0/uUART/make_RX/receive_count\[3\]/Q  CoreUARTapb_0/uUART/make_RX/receive_count_RNIRSTE\[3\]/A  CoreUARTapb_0/uUART/make_RX/receive_count_RNIRSTE\[3\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNIDMF41\[0\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNIDMF41\[0\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNI6M4L2\[3\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNI6M4L2\[3\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNIDAPP2\[3\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNIDAPP2\[3\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNO\[2\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNO\[2\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[3\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[3\]/Q  CoreUARTapb_0/uUART/make_RX/last_bit_RNI6HVH\[3\]/B  CoreUARTapb_0/uUART/make_RX/last_bit_RNI6HVH\[3\]/Y  CoreUARTapb_0/uUART/make_RX/last_bit_RNI8UU31\[1\]/C  CoreUARTapb_0/uUART/make_RX/last_bit_RNI8UU31\[1\]/Y  CoreUARTapb_0/uUART/make_RX/last_bit_RNICOT72\[1\]/B  CoreUARTapb_0/uUART/make_RX/last_bit_RNICOT72\[1\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNO_1\[0\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNO_1\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNO\[0\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNO\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[0\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[0\]/Q  CORESPI_0/USPI/UCC/mtx_state_RNINJM1\[1\]/B  CORESPI_0/USPI/UCC/mtx_state_RNINJM1\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNIRT7K2/A  CORESPI_0/USPI/UCC/spi_clk_tick_RNIRT7K2/Y  CORESPI_0/USPI/UCC/mtx_consecutive_RNI693O5/C  CORESPI_0/USPI/UCC/mtx_consecutive_RNI693O5/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth1\[14\]/CLK  BUS_INTERFACE_0/pulseWidth1\[14\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_67/B  BUS_INTERFACE_0/p/pwm6_0_I_67/Y  BUS_INTERFACE_0/p/pwm6_0_I_76/B  BUS_INTERFACE_0/p/pwm6_0_I_76/Y  BUS_INTERFACE_0/p/pwm6_0_I_78/B  BUS_INTERFACE_0/p/pwm6_0_I_78/Y  BUS_INTERFACE_0/p/pwm6_0_G_8/C  BUS_INTERFACE_0/p/pwm6_0_G_8/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/B  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth2\[14\]/CLK  BUS_INTERFACE_0/pulseWidth2\[14\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_67/B  BUS_INTERFACE_0/p1/pwm6_0_I_67/Y  BUS_INTERFACE_0/p1/pwm6_0_I_76/B  BUS_INTERFACE_0/p1/pwm6_0_I_76/Y  BUS_INTERFACE_0/p1/pwm6_0_I_78/B  BUS_INTERFACE_0/p1/pwm6_0_I_78/Y  BUS_INTERFACE_0/p1/pwm6_0_G_8/C  BUS_INTERFACE_0/p1/pwm6_0_G_8/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/B  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[4\]/CLK  BUS_INTERFACE_0/p2/count\[4\]/Q  BUS_INTERFACE_0/p2/count_RNIKORH\[5\]/B  BUS_INTERFACE_0/p2/count_RNIKORH\[5\]/Y  BUS_INTERFACE_0/p2/count_RNIE9QN\[2\]/B  BUS_INTERFACE_0/p2/count_RNIE9QN\[2\]/Y  BUS_INTERFACE_0/p2/count_RNO_1\[6\]/B  BUS_INTERFACE_0/p2/count_RNO_1\[6\]/Y  BUS_INTERFACE_0/p2/count_RNO\[6\]/C  BUS_INTERFACE_0/p2/count_RNO\[6\]/Y  BUS_INTERFACE_0/p2/count\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitcnt\[2\]/CLK  CORESPI_0/USPI/UCC/stxs_bitcnt\[2\]/Q  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIJP6O\[2\]/A  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIJP6O\[2\]/Y  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIDTGS1\[4\]/B  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIDTGS1\[4\]/Y  CORESPI_0/USPI/UCC/stxs_checkorun_1_sqmuxa/A  CORESPI_0/USPI/UCC/stxs_checkorun_1_sqmuxa/Y  CORESPI_0/USPI/UCC/stxs_dataerr_RNO_0/A  CORESPI_0/USPI/UCC/stxs_dataerr_RNO_0/Y  CORESPI_0/USPI/UCC/stxs_dataerr_RNO/C  CORESPI_0/USPI/UCC/stxs_dataerr_RNO/Y  CORESPI_0/USPI/UCC/stxs_dataerr/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/counter_q\[2\]/CLK  CORESPI_0/USPI/UTXF/counter_q\[2\]/Q  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_23/A  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_23/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m\[2\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m\[2\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNIRKEE\[2\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNIRKEE\[2\]/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_0/C  CORESPI_0/USPI/UTXF/empty_out_RNO_0/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/A  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_clock_RNIOESC/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_clock_RNIOESC/Y  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO_1\[5\]/S  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO_1\[5\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO\[5\]/C  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO\[5\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_state\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[24\]/CLK  BUS_INTERFACE_0/p1/count\[24\]/Q  BUS_INTERFACE_0/p1/count_RNINF1M\[21\]/B  BUS_INTERFACE_0/p1/count_RNINF1M\[21\]/Y  BUS_INTERFACE_0/p1/count_RNIEE3O2\[12\]/A  BUS_INTERFACE_0/p1/count_RNIEE3O2\[12\]/Y  BUS_INTERFACE_0/p1/count_RNIAS2J3\[6\]/C  BUS_INTERFACE_0/p1/count_RNIAS2J3\[6\]/Y  BUS_INTERFACE_0/p1/count_RNO\[7\]/A  BUS_INTERFACE_0/p1/count_RNO\[7\]/Y  BUS_INTERFACE_0/p1/count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[24\]/CLK  BUS_INTERFACE_0/p/count\[24\]/Q  BUS_INTERFACE_0/p/count_RNILAA6\[21\]/B  BUS_INTERFACE_0/p/count_RNILAA6\[21\]/Y  BUS_INTERFACE_0/p/count_RNI6Q6P\[12\]/A  BUS_INTERFACE_0/p/count_RNI6Q6P\[12\]/Y  BUS_INTERFACE_0/p/count_RNIQPIH1\[6\]/C  BUS_INTERFACE_0/p/count_RNIQPIH1\[6\]/Y  BUS_INTERFACE_0/p/count_RNO\[7\]/A  BUS_INTERFACE_0/p/count_RNO\[7\]/Y  BUS_INTERFACE_0/p/count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clk_div_val_reg\[7\]/CLK  CORESPI_0/USPI/UCC/clk_div_val_reg\[7\]/Q  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIQA3C\[7\]/B  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIQA3C\[7\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISUCG1\[5\]/B  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISUCG1\[5\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/A  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/C  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_0\[1\]/A  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_0\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[30\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_0\[1\]/A  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_0\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[29\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_0\[1\]/A  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_0\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[28\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_0\[1\]/A  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_0\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[9\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_0\[1\]/A  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_0\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[8\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_0\[1\]/A  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_0\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_0\[1\]/A  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_0\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[6\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_0\[1\]/A  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_0\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[5\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_0\[1\]/A  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_0\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_0\[1\]/A  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_0\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_0\[1\]/A  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_0\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_0\[1\]/A  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_0\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_0\[1\]/A  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_0\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3__0\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_0\[1\]/A  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_0\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_0\[1\]/A  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_0\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[31\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[4\]/CLK  BUS_INTERFACE_0/modulator/count\[4\]/Q  BUS_INTERFACE_0/modulator/count_RNIIFT7\[13\]/A  BUS_INTERFACE_0/modulator/count_RNIIFT7\[13\]/Y  BUS_INTERFACE_0/modulator/count_RNI8KB51\[2\]/A  BUS_INTERFACE_0/modulator/count_RNI8KB51\[2\]/Y  BUS_INTERFACE_0/modulator/count_RNI20SL2\[10\]/C  BUS_INTERFACE_0/modulator/count_RNI20SL2\[10\]/Y  BUS_INTERFACE_0/modulator/count_RNO\[0\]/B  BUS_INTERFACE_0/modulator/count_RNO\[0\]/Y  BUS_INTERFACE_0/modulator/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[24\]/CLK  BUS_INTERFACE_0/modulator/count\[24\]/Q  BUS_INTERFACE_0/modulator/count_RNI3LHD\[24\]/B  BUS_INTERFACE_0/modulator/count_RNI3LHD\[24\]/Y  BUS_INTERFACE_0/modulator/count_RNIF2IG1\[8\]/A  BUS_INTERFACE_0/modulator/count_RNIF2IG1\[8\]/Y  BUS_INTERFACE_0/modulator/count_RNIA3OA2\[0\]/C  BUS_INTERFACE_0/modulator/count_RNIA3OA2\[0\]/Y  BUS_INTERFACE_0/modulator/count_RNO\[5\]/A  BUS_INTERFACE_0/modulator/count_RNO\[5\]/Y  BUS_INTERFACE_0/modulator/count\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[13\]/CLK  BUS_INTERFACE_0/modulator/count\[13\]/Q  BUS_INTERFACE_0/modulator/count_RNIIFT7\[13\]/B  BUS_INTERFACE_0/modulator/count_RNIIFT7\[13\]/Y  BUS_INTERFACE_0/modulator/count_RNI8KB51\[2\]/A  BUS_INTERFACE_0/modulator/count_RNI8KB51\[2\]/Y  BUS_INTERFACE_0/modulator/count_RNI20SL2\[10\]/C  BUS_INTERFACE_0/modulator/count_RNI20SL2\[10\]/Y  BUS_INTERFACE_0/modulator/count_RNO\[0\]/B  BUS_INTERFACE_0/modulator/count_RNO\[0\]/Y  BUS_INTERFACE_0/modulator/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth1\[12\]/CLK  BUS_INTERFACE_0/pulseWidth1\[12\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_102/B  BUS_INTERFACE_0/p/pwm6_0_I_102/Y  BUS_INTERFACE_0/p/pwm6_0_I_105/B  BUS_INTERFACE_0/p/pwm6_0_I_105/Y  BUS_INTERFACE_0/p/pwm6_0_I_106/A  BUS_INTERFACE_0/p/pwm6_0_I_106/Y  BUS_INTERFACE_0/p/pwm6_0_I_107/B  BUS_INTERFACE_0/p/pwm6_0_I_107/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/A  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth2\[12\]/CLK  BUS_INTERFACE_0/pulseWidth2\[12\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_102/B  BUS_INTERFACE_0/p1/pwm6_0_I_102/Y  BUS_INTERFACE_0/p1/pwm6_0_I_105/B  BUS_INTERFACE_0/p1/pwm6_0_I_105/Y  BUS_INTERFACE_0/p1/pwm6_0_I_106/A  BUS_INTERFACE_0/p1/pwm6_0_I_106/Y  BUS_INTERFACE_0/p1/pwm6_0_I_107/B  BUS_INTERFACE_0/p1/pwm6_0_I_107/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/A  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[14\]/CLK  BUS_INTERFACE_0/modulator/count\[14\]/Q  BUS_INTERFACE_0/modulator/count_RNI1HFD\[11\]/B  BUS_INTERFACE_0/modulator/count_RNI1HFD\[11\]/Y  BUS_INTERFACE_0/modulator/count_RNIHUCL\[10\]/C  BUS_INTERFACE_0/modulator/count_RNIHUCL\[10\]/Y  BUS_INTERFACE_0/modulator/count_RNI20SL2\[10\]/B  BUS_INTERFACE_0/modulator/count_RNI20SL2\[10\]/Y  BUS_INTERFACE_0/modulator/count_RNO\[0\]/B  BUS_INTERFACE_0/modulator/count_RNO\[0\]/Y  BUS_INTERFACE_0/modulator/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[27\]/CLK  BUS_INTERFACE_0/p1/count\[27\]/Q  BUS_INTERFACE_0/p1/count_RNIVF2C1\[25\]/B  BUS_INTERFACE_0/p1/count_RNIVF2C1\[25\]/Y  BUS_INTERFACE_0/p1/count_RNIEE3O2\[12\]/C  BUS_INTERFACE_0/p1/count_RNIEE3O2\[12\]/Y  BUS_INTERFACE_0/p1/count_RNIAS2J3\[6\]/C  BUS_INTERFACE_0/p1/count_RNIAS2J3\[6\]/Y  BUS_INTERFACE_0/p1/count_RNO\[7\]/A  BUS_INTERFACE_0/p1/count_RNO\[7\]/Y  BUS_INTERFACE_0/p1/count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[27\]/CLK  BUS_INTERFACE_0/p/count\[27\]/Q  BUS_INTERFACE_0/p/count_RNIR5KC\[25\]/B  BUS_INTERFACE_0/p/count_RNIR5KC\[25\]/Y  BUS_INTERFACE_0/p/count_RNI6Q6P\[12\]/C  BUS_INTERFACE_0/p/count_RNI6Q6P\[12\]/Y  BUS_INTERFACE_0/p/count_RNIQPIH1\[6\]/C  BUS_INTERFACE_0/p/count_RNIQPIH1\[6\]/Y  BUS_INTERFACE_0/p/count_RNO\[7\]/A  BUS_INTERFACE_0/p/count_RNO\[7\]/Y  BUS_INTERFACE_0/p/count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31\[1\]/A  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[27\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[8\]/CLK  BUS_INTERFACE_0/p2/count\[8\]/Q  BUS_INTERFACE_0/p2/count_RNI1FTB\[8\]/B  BUS_INTERFACE_0/p2/count_RNI1FTB\[8\]/Y  BUS_INTERFACE_0/p2/count_RNIEIK01\[10\]/C  BUS_INTERFACE_0/p2/count_RNIEIK01\[10\]/Y  BUS_INTERFACE_0/p2/count_RNIGTB42\[2\]/B  BUS_INTERFACE_0/p2/count_RNIGTB42\[2\]/Y  BUS_INTERFACE_0/p2/count_RNIGC5B4\[27\]/A  BUS_INTERFACE_0/p2/count_RNIGC5B4\[27\]/Y  BUS_INTERFACE_0/p2/count\[28\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[8\]/CLK  BUS_INTERFACE_0/p2/count\[8\]/Q  BUS_INTERFACE_0/p2/count_RNI1FTB\[8\]/B  BUS_INTERFACE_0/p2/count_RNI1FTB\[8\]/Y  BUS_INTERFACE_0/p2/count_RNIEIK01\[10\]/C  BUS_INTERFACE_0/p2/count_RNIEIK01\[10\]/Y  BUS_INTERFACE_0/p2/count_RNIGTB42\[2\]/B  BUS_INTERFACE_0/p2/count_RNIGTB42\[2\]/Y  BUS_INTERFACE_0/p2/count_RNIIE733\[18\]/A  BUS_INTERFACE_0/p2/count_RNIIE733\[18\]/Y  BUS_INTERFACE_0/p2/count\[19\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth1\[17\]/CLK  BUS_INTERFACE_0/pulseWidth1\[17\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_80/B  BUS_INTERFACE_0/p/pwm6_0_I_80/Y  BUS_INTERFACE_0/p/pwm6_0_I_83/C  BUS_INTERFACE_0/p/pwm6_0_I_83/Y  BUS_INTERFACE_0/p/pwm6_0_I_84/A  BUS_INTERFACE_0/p/pwm6_0_I_84/Y  BUS_INTERFACE_0/p/pwm6_0_I_107/A  BUS_INTERFACE_0/p/pwm6_0_I_107/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/A  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth2\[17\]/CLK  BUS_INTERFACE_0/pulseWidth2\[17\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_80/B  BUS_INTERFACE_0/p1/pwm6_0_I_80/Y  BUS_INTERFACE_0/p1/pwm6_0_I_83/C  BUS_INTERFACE_0/p1/pwm6_0_I_83/Y  BUS_INTERFACE_0/p1/pwm6_0_I_84/A  BUS_INTERFACE_0/p1/pwm6_0_I_84/Y  BUS_INTERFACE_0/p1/pwm6_0_I_107/A  BUS_INTERFACE_0/p1/pwm6_0_I_107/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/A  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[27\]/CLK  BUS_INTERFACE_0/modulator/count\[27\]/Q  BUS_INTERFACE_0/modulator/count_RNINQ2R\[25\]/B  BUS_INTERFACE_0/modulator/count_RNINQ2R\[25\]/Y  BUS_INTERFACE_0/modulator/count_RNIF2IG1\[8\]/C  BUS_INTERFACE_0/modulator/count_RNIF2IG1\[8\]/Y  BUS_INTERFACE_0/modulator/count_RNIA3OA2\[0\]/C  BUS_INTERFACE_0/modulator/count_RNIA3OA2\[0\]/Y  BUS_INTERFACE_0/modulator/count_RNO\[5\]/A  BUS_INTERFACE_0/modulator/count_RNO\[5\]/Y  BUS_INTERFACE_0/modulator/count\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[22\]/CLK  BUS_INTERFACE_0/modulator/count\[22\]/Q  BUS_INTERFACE_0/modulator/count_RNIJM2R\[17\]/B  BUS_INTERFACE_0/modulator/count_RNIJM2R\[17\]/Y  BUS_INTERFACE_0/modulator/count_RNI8KB51\[2\]/C  BUS_INTERFACE_0/modulator/count_RNI8KB51\[2\]/Y  BUS_INTERFACE_0/modulator/count_RNI20SL2\[10\]/C  BUS_INTERFACE_0/modulator/count_RNI20SL2\[10\]/Y  BUS_INTERFACE_0/modulator/count_RNO\[0\]/B  BUS_INTERFACE_0/modulator/count_RNO\[0\]/Y  BUS_INTERFACE_0/modulator/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/counter_q\[3\]/CLK  CORESPI_0/USPI/UTXF/counter_q\[3\]/Q  CORESPI_0/USPI/UTXF/un1_counter_q_1_dec_I_9/B  CORESPI_0/USPI/UTXF/un1_counter_q_1_dec_I_9/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNO\[3\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNO\[3\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m\[3\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m\[3\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNISLEE\[3\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNISLEE\[3\]/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/C  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/PulseWidth\[7\]/CLK  BUS_INTERFACE_0/PulseWidth\[7\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_111/B  BUS_INTERFACE_0/modulator/pwm6_0_I_111/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_113/C  BUS_INTERFACE_0/modulator/pwm6_0_I_113/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_115/B  BUS_INTERFACE_0/modulator/pwm6_0_I_115/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_138/A  BUS_INTERFACE_0/modulator/pwm6_0_I_138/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/B  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[2\]/CLK  BUS_INTERFACE_0/p1/count\[2\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_10/C  BUS_INTERFACE_0/p1/un3_count_1_I_10/Y  BUS_INTERFACE_0/p1/un3_count_1_I_24/A  BUS_INTERFACE_0/p1/un3_count_1_I_24/Y  BUS_INTERFACE_0/p1/un3_count_1_I_25/B  BUS_INTERFACE_0/p1/un3_count_1_I_25/Y  BUS_INTERFACE_0/p1/un3_count_1_I_26/A  BUS_INTERFACE_0/p1/un3_count_1_I_26/Y  BUS_INTERFACE_0/p1/count\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[2\]/CLK  BUS_INTERFACE_0/p/count\[2\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_10/C  BUS_INTERFACE_0/p/un3_count_1_I_10/Y  BUS_INTERFACE_0/p/un3_count_1_I_24/A  BUS_INTERFACE_0/p/un3_count_1_I_24/Y  BUS_INTERFACE_0/p/un3_count_1_I_25/B  BUS_INTERFACE_0/p/un3_count_1_I_25/Y  BUS_INTERFACE_0/p/un3_count_1_I_26/A  BUS_INTERFACE_0/p/un3_count_1_I_26/Y  BUS_INTERFACE_0/p/count\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[2\]/CLK  BUS_INTERFACE_0/p1/count\[2\]/Q  BUS_INTERFACE_0/p1/count_RNIKHK1\[2\]/A  BUS_INTERFACE_0/p1/count_RNIKHK1\[2\]/Y  BUS_INTERFACE_0/p1/count_RNIO0HP1\[2\]/A  BUS_INTERFACE_0/p1/count_RNIO0HP1\[2\]/Y  BUS_INTERFACE_0/p1/count_RNI2DD74\[11\]/C  BUS_INTERFACE_0/p1/count_RNI2DD74\[11\]/Y  BUS_INTERFACE_0/p1/count_RNO\[0\]/B  BUS_INTERFACE_0/p1/count_RNO\[0\]/Y  BUS_INTERFACE_0/p1/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[2\]/CLK  BUS_INTERFACE_0/p/count\[2\]/Q  BUS_INTERFACE_0/p/count_RNIIE06\[2\]/A  BUS_INTERFACE_0/p/count_RNIIE06\[2\]/Y  BUS_INTERFACE_0/p/count_RNIGVOO\[2\]/A  BUS_INTERFACE_0/p/count_RNIGVOO\[2\]/Y  BUS_INTERFACE_0/p/count_RNII8QH1\[11\]/C  BUS_INTERFACE_0/p/count_RNII8QH1\[11\]/Y  BUS_INTERFACE_0/p/count_RNO\[0\]/B  BUS_INTERFACE_0/p/count_RNO\[0\]/Y  BUS_INTERFACE_0/p/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[21\]/CLK  BUS_INTERFACE_0/modulator/count\[21\]/Q  BUS_INTERFACE_0/modulator/count_RNI3LHD\[24\]/A  BUS_INTERFACE_0/modulator/count_RNI3LHD\[24\]/Y  BUS_INTERFACE_0/modulator/count_RNIF2IG1\[8\]/A  BUS_INTERFACE_0/modulator/count_RNIF2IG1\[8\]/Y  BUS_INTERFACE_0/modulator/count_RNIA3OA2\[0\]/C  BUS_INTERFACE_0/modulator/count_RNIA3OA2\[0\]/Y  BUS_INTERFACE_0/modulator/count_RNO\[5\]/A  BUS_INTERFACE_0/modulator/count_RNO\[5\]/Y  BUS_INTERFACE_0/modulator/count\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNIGBN21\[2\]/C  CORESPI_0/USPI/UCC/mtx_bitsel_RNIGBN21\[2\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNIB3SP1\[0\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNIB3SP1\[0\]/Y  CORESPI_0/USPI/UCC/mtx_first_RNO_0/B  CORESPI_0/USPI/UCC/mtx_first_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_first/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/PulseWidth\[20\]/CLK  BUS_INTERFACE_0/PulseWidth\[20\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_57/A  BUS_INTERFACE_0/modulator/pwm6_0_I_57/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_62/A  BUS_INTERFACE_0/modulator/pwm6_0_I_62/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_63/A  BUS_INTERFACE_0/modulator/pwm6_0_I_63/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_64/A  BUS_INTERFACE_0/modulator/pwm6_0_I_64/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_65/A  BUS_INTERFACE_0/modulator/pwm6_0_I_65/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/C  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/PulseWidth\[22\]/CLK  BUS_INTERFACE_0/PulseWidth\[22\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_58/B  BUS_INTERFACE_0/modulator/pwm6_0_I_58/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_62/C  BUS_INTERFACE_0/modulator/pwm6_0_I_62/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_63/A  BUS_INTERFACE_0/modulator/pwm6_0_I_63/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_64/A  BUS_INTERFACE_0/modulator/pwm6_0_I_64/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_65/A  BUS_INTERFACE_0/modulator/pwm6_0_I_65/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/C  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[20\]/CLK  BUS_INTERFACE_0/p3/count\[20\]/Q  BUS_INTERFACE_0/p3/count_RNIC7I91\[26\]/C  BUS_INTERFACE_0/p3/count_RNIC7I91\[26\]/Y  BUS_INTERFACE_0/p3/count_RNI2NV03\[26\]/C  BUS_INTERFACE_0/p3/count_RNI2NV03\[26\]/Y  BUS_INTERFACE_0/p3/count_RNI97DT6\[15\]/A  BUS_INTERFACE_0/p3/count_RNI97DT6\[15\]/Y  BUS_INTERFACE_0/p3/count_RNICRV7B\[27\]/B  BUS_INTERFACE_0/p3/count_RNICRV7B\[27\]/Y  BUS_INTERFACE_0/p3/count_RNO_0\[29\]/B  BUS_INTERFACE_0/p3/count_RNO_0\[29\]/Y  BUS_INTERFACE_0/p3/count\[29\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/controlReg2\[0\]/CLK  CoreUARTapb_0/controlReg2\[0\]/Q  CoreUARTapb_0/uUART/make_RX/receive_shift.rx_shift_11_i_o3\[6\]/B  CoreUARTapb_0/uUART/make_RX/receive_shift.rx_shift_11_i_o3\[6\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNINN142\[3\]/B  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNINN142\[3\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIC0CJ4\[2\]/B  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIC0CJ4\[2\]/Y  CoreUARTapb_0/uUART/make_RX/fifo_write_RNO/A  CoreUARTapb_0/uUART/make_RX/fifo_write_RNO/Y  CoreUARTapb_0/uUART/make_RX/fifo_write/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[10\]/CLK  BUS_INTERFACE_0/hit_count\[10\]/Q  BUS_INTERFACE_0/hit_count_RNO_8\[11\]/A  BUS_INTERFACE_0/hit_count_RNO_8\[11\]/Y  BUS_INTERFACE_0/hit_count_RNO_5\[11\]/C  BUS_INTERFACE_0/hit_count_RNO_5\[11\]/Y  BUS_INTERFACE_0/hit_count_RNO_2\[11\]/A  BUS_INTERFACE_0/hit_count_RNO_2\[11\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[11\]/A  BUS_INTERFACE_0/hit_count_RNO_0\[11\]/Y  BUS_INTERFACE_0/hit_count_RNO\[11\]/A  BUS_INTERFACE_0/hit_count_RNO\[11\]/Y  BUS_INTERFACE_0/hit_count\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth1\[11\]/CLK  BUS_INTERFACE_0/pulseWidth1\[11\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_100/A  BUS_INTERFACE_0/p/pwm6_0_I_100/Y  BUS_INTERFACE_0/p/pwm6_0_I_105/A  BUS_INTERFACE_0/p/pwm6_0_I_105/Y  BUS_INTERFACE_0/p/pwm6_0_I_106/A  BUS_INTERFACE_0/p/pwm6_0_I_106/Y  BUS_INTERFACE_0/p/pwm6_0_I_107/B  BUS_INTERFACE_0/p/pwm6_0_I_107/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/A  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth2\[11\]/CLK  BUS_INTERFACE_0/pulseWidth2\[11\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_100/A  BUS_INTERFACE_0/p1/pwm6_0_I_100/Y  BUS_INTERFACE_0/p1/pwm6_0_I_105/A  BUS_INTERFACE_0/p1/pwm6_0_I_105/Y  BUS_INTERFACE_0/p1/pwm6_0_I_106/A  BUS_INTERFACE_0/p1/pwm6_0_I_106/Y  BUS_INTERFACE_0/p1/pwm6_0_I_107/B  BUS_INTERFACE_0/p1/pwm6_0_I_107/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/A  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth1\[12\]/CLK  BUS_INTERFACE_0/pulseWidth1\[12\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_73/B  BUS_INTERFACE_0/p/pwm6_0_I_73/Y  BUS_INTERFACE_0/p/pwm6_0_I_77/C  BUS_INTERFACE_0/p/pwm6_0_I_77/Y  BUS_INTERFACE_0/p/pwm6_0_I_78/C  BUS_INTERFACE_0/p/pwm6_0_I_78/Y  BUS_INTERFACE_0/p/pwm6_0_G_8/C  BUS_INTERFACE_0/p/pwm6_0_G_8/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/B  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth2\[12\]/CLK  BUS_INTERFACE_0/pulseWidth2\[12\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_73/B  BUS_INTERFACE_0/p1/pwm6_0_I_73/Y  BUS_INTERFACE_0/p1/pwm6_0_I_77/C  BUS_INTERFACE_0/p1/pwm6_0_I_77/Y  BUS_INTERFACE_0/p1/pwm6_0_I_78/C  BUS_INTERFACE_0/p1/pwm6_0_I_78/Y  BUS_INTERFACE_0/p1/pwm6_0_G_8/C  BUS_INTERFACE_0/p1/pwm6_0_G_8/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/B  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth1\[13\]/CLK  BUS_INTERFACE_0/pulseWidth1\[13\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_101/B  BUS_INTERFACE_0/p/pwm6_0_I_101/Y  BUS_INTERFACE_0/p/pwm6_0_I_105/C  BUS_INTERFACE_0/p/pwm6_0_I_105/Y  BUS_INTERFACE_0/p/pwm6_0_I_106/A  BUS_INTERFACE_0/p/pwm6_0_I_106/Y  BUS_INTERFACE_0/p/pwm6_0_I_107/B  BUS_INTERFACE_0/p/pwm6_0_I_107/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/A  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth2\[13\]/CLK  BUS_INTERFACE_0/pulseWidth2\[13\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_101/B  BUS_INTERFACE_0/p1/pwm6_0_I_101/Y  BUS_INTERFACE_0/p1/pwm6_0_I_105/C  BUS_INTERFACE_0/p1/pwm6_0_I_105/Y  BUS_INTERFACE_0/p1/pwm6_0_I_106/A  BUS_INTERFACE_0/p1/pwm6_0_I_106/Y  BUS_INTERFACE_0/p1/pwm6_0_I_107/B  BUS_INTERFACE_0/p1/pwm6_0_I_107/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/A  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitcnt\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitcnt\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIQ3A41\[4\]/A  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIQ3A41\[4\]/Y  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIDTGS1\[4\]/A  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIDTGS1\[4\]/Y  CORESPI_0/USPI/UCC/stxs_state_RNI5QFT2/A  CORESPI_0/USPI/UCC/stxs_state_RNI5QFT2/Y  CORESPI_0/USPI/UCC/stxs_dataerr_RNO/A  CORESPI_0/USPI/UCC/stxs_dataerr_RNO/Y  CORESPI_0/USPI/UCC/stxs_dataerr/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[10\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[10\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNINL0T\[9\]/C  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNINL0T\[9\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJE592_0\[9\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJE592_0\[9\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_1\[12\]/S  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_1\[12\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/C  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clk_div_val_reg\[1\]/CLK  CORESPI_0/USPI/UCC/clk_div_val_reg\[1\]/Q  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIQQ5O\[1\]/B  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIQQ5O\[1\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISTBG1\[1\]/C  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISTBG1\[1\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/B  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/C  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_clock_RNIOESC/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_clock_RNIOESC/Y  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO_0\[4\]/B  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO_0\[4\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO\[4\]/C  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO\[4\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_state\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[0\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[0\]/Q  CoreUARTapb_0/uUART/make_RX/last_bit_RNI0BVH\[0\]/B  CoreUARTapb_0/uUART/make_RX/last_bit_RNI0BVH\[0\]/Y  CoreUARTapb_0/uUART/make_RX/last_bit_RNI4QU31\[2\]/C  CoreUARTapb_0/uUART/make_RX/last_bit_RNI4QU31\[2\]/Y  CoreUARTapb_0/uUART/make_RX/last_bit_RNICOT72\[1\]/A  CoreUARTapb_0/uUART/make_RX/last_bit_RNICOT72\[1\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNIA96J2\[0\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNIA96J2\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_byte\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[1\]/CLK  BUS_INTERFACE_0/hit_count\[1\]/Q  BUS_INTERFACE_0/hit_count_RNI0PNQ\[1\]/A  BUS_INTERFACE_0/hit_count_RNI0PNQ\[1\]/Y  BUS_INTERFACE_0/hit_count_RNIQBFL1\[2\]/C  BUS_INTERFACE_0/hit_count_RNIQBFL1\[2\]/Y  BUS_INTERFACE_0/hit_count_RNISVUA3\[2\]/B  BUS_INTERFACE_0/hit_count_RNISVUA3\[2\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[9\]/A  BUS_INTERFACE_0/hit_count_RNO_0\[9\]/Y  BUS_INTERFACE_0/hit_count_RNO\[9\]/B  BUS_INTERFACE_0/hit_count_RNO\[9\]/Y  BUS_INTERFACE_0/hit_count\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[16\]/CLK  BUS_INTERFACE_0/p1/count\[16\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_69/A  BUS_INTERFACE_0/p1/pwm6_0_I_69/Y  BUS_INTERFACE_0/p1/pwm6_0_I_75/B  BUS_INTERFACE_0/p1/pwm6_0_I_75/Y  BUS_INTERFACE_0/p1/pwm6_0_I_78/A  BUS_INTERFACE_0/p1/pwm6_0_I_78/Y  BUS_INTERFACE_0/p1/pwm6_0_G_8/C  BUS_INTERFACE_0/p1/pwm6_0_G_8/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/B  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[16\]/CLK  BUS_INTERFACE_0/p/count\[16\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_69/A  BUS_INTERFACE_0/p/pwm6_0_I_69/Y  BUS_INTERFACE_0/p/pwm6_0_I_75/B  BUS_INTERFACE_0/p/pwm6_0_I_75/Y  BUS_INTERFACE_0/p/pwm6_0_I_78/A  BUS_INTERFACE_0/p/pwm6_0_I_78/Y  BUS_INTERFACE_0/p/pwm6_0_G_8/C  BUS_INTERFACE_0/p/pwm6_0_G_8/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/B  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/counter_q\[5\]/CLK  CORESPI_0/USPI/UTXF/counter_q\[5\]/Q  CORESPI_0/USPI/UTXF/un1_counter_q_1_dec_I_14/B  CORESPI_0/USPI/UTXF/un1_counter_q_1_dec_I_14/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1\[5\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_1\[5\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1_RNI22LC\[5\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_1_RNI22LC\[5\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1_RNIDTL64\[5\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_1_RNIDTL64\[5\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNIAK4L4\[4\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNIAK4L4\[4\]/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/B  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[0\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[0\]/Q  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIRKEI\[1\]/B  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIRKEI\[1\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIQ0MR\[2\]/B  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIQ0MR\[2\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIQDT41\[3\]/A  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIQDT41\[3\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNINN142\[3\]/A  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNINN142\[3\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIC0CJ4\[2\]/B  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIC0CJ4\[2\]/Y  CoreUARTapb_0/uUART/make_RX/clear_parity_en_1/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[1\]/CLK  BUS_INTERFACE_0/p3/count\[1\]/Q  BUS_INTERFACE_0/p3/count_RNIEA811\[2\]/B  BUS_INTERFACE_0/p3/count_RNIEA811\[2\]/Y  BUS_INTERFACE_0/p3/count_RNI71EN1\[4\]/C  BUS_INTERFACE_0/p3/count_RNI71EN1\[4\]/Y  BUS_INTERFACE_0/p3/count_RNI4SJD2\[5\]/C  BUS_INTERFACE_0/p3/count_RNI4SJD2\[5\]/Y  BUS_INTERFACE_0/p3/count_RNO_0\[8\]/B  BUS_INTERFACE_0/p3/count_RNO_0\[8\]/Y  BUS_INTERFACE_0/p3/count\[8\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/PulseWidth\[9\]/CLK  BUS_INTERFACE_0/PulseWidth\[9\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_119/A  BUS_INTERFACE_0/modulator/pwm6_0_I_119/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_124/C  BUS_INTERFACE_0/modulator/pwm6_0_I_124/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_126/B  BUS_INTERFACE_0/modulator/pwm6_0_I_126/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_138/C  BUS_INTERFACE_0/modulator/pwm6_0_I_138/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/B  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/PulseWidth\[14\]/CLK  BUS_INTERFACE_0/PulseWidth\[14\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_99/A  BUS_INTERFACE_0/modulator/pwm6_0_I_99/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_104/C  BUS_INTERFACE_0/modulator/pwm6_0_I_104/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_106/B  BUS_INTERFACE_0/modulator/pwm6_0_I_106/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_107/B  BUS_INTERFACE_0/modulator/pwm6_0_I_107/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/C  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/counter_q\[1\]/CLK  CORESPI_0/USPI/UTXF/counter_q\[1\]/Q  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNO\[1\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNO\[1\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m\[1\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m\[1\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNIQJEE\[1\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNIQJEE\[1\]/Y  CORESPI_0/USPI/UTXF/full_out_RNO_0/B  CORESPI_0/USPI/UTXF/full_out_RNO_0/Y  CORESPI_0/USPI/UTXF/full_out_RNO/A  CORESPI_0/USPI/UTXF/full_out_RNO/Y  CORESPI_0/USPI/UTXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[17\]/CLK  BUS_INTERFACE_0/p1/count\[17\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_92/A  BUS_INTERFACE_0/p1/pwm6_0_I_92/Y  BUS_INTERFACE_0/p1/pwm6_0_I_94/A  BUS_INTERFACE_0/p1/pwm6_0_I_94/Y  BUS_INTERFACE_0/p1/pwm6_0_I_95/C  BUS_INTERFACE_0/p1/pwm6_0_I_95/Y  BUS_INTERFACE_0/p1/pwm6_0_I_107/C  BUS_INTERFACE_0/p1/pwm6_0_I_107/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/A  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[17\]/CLK  BUS_INTERFACE_0/p/count\[17\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_92/A  BUS_INTERFACE_0/p/pwm6_0_I_92/Y  BUS_INTERFACE_0/p/pwm6_0_I_94/A  BUS_INTERFACE_0/p/pwm6_0_I_94/Y  BUS_INTERFACE_0/p/pwm6_0_I_95/C  BUS_INTERFACE_0/p/pwm6_0_I_95/Y  BUS_INTERFACE_0/p/pwm6_0_I_107/C  BUS_INTERFACE_0/p/pwm6_0_I_107/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/A  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth1\[11\]/CLK  BUS_INTERFACE_0/pulseWidth1\[11\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_74/B  BUS_INTERFACE_0/p/pwm6_0_I_74/Y  BUS_INTERFACE_0/p/pwm6_0_I_77/B  BUS_INTERFACE_0/p/pwm6_0_I_77/Y  BUS_INTERFACE_0/p/pwm6_0_I_78/C  BUS_INTERFACE_0/p/pwm6_0_I_78/Y  BUS_INTERFACE_0/p/pwm6_0_G_8/C  BUS_INTERFACE_0/p/pwm6_0_G_8/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/B  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth2\[11\]/CLK  BUS_INTERFACE_0/pulseWidth2\[11\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_74/B  BUS_INTERFACE_0/p1/pwm6_0_I_74/Y  BUS_INTERFACE_0/p1/pwm6_0_I_77/B  BUS_INTERFACE_0/p1/pwm6_0_I_77/Y  BUS_INTERFACE_0/p1/pwm6_0_I_78/C  BUS_INTERFACE_0/p1/pwm6_0_I_78/Y  BUS_INTERFACE_0/p1/pwm6_0_G_8/C  BUS_INTERFACE_0/p1/pwm6_0_G_8/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/B  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth1\[15\]/CLK  BUS_INTERFACE_0/pulseWidth1\[15\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_70/B  BUS_INTERFACE_0/p/pwm6_0_I_70/Y  BUS_INTERFACE_0/p/pwm6_0_I_76/C  BUS_INTERFACE_0/p/pwm6_0_I_76/Y  BUS_INTERFACE_0/p/pwm6_0_I_78/B  BUS_INTERFACE_0/p/pwm6_0_I_78/Y  BUS_INTERFACE_0/p/pwm6_0_G_8/C  BUS_INTERFACE_0/p/pwm6_0_G_8/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/B  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth2\[15\]/CLK  BUS_INTERFACE_0/pulseWidth2\[15\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_70/B  BUS_INTERFACE_0/p1/pwm6_0_I_70/Y  BUS_INTERFACE_0/p1/pwm6_0_I_76/C  BUS_INTERFACE_0/p1/pwm6_0_I_76/Y  BUS_INTERFACE_0/p1/pwm6_0_I_78/B  BUS_INTERFACE_0/p1/pwm6_0_I_78/Y  BUS_INTERFACE_0/p1/pwm6_0_G_8/C  BUS_INTERFACE_0/p1/pwm6_0_G_8/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/B  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIJL9S\[16\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIJL9S\[16\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIMTQL1\[16\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIMTQL1\[16\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO_2\[16\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO_2\[16\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[16\]/C  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[16\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[16\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[0\]/CLK  BUS_INTERFACE_0/p2/count\[0\]/Q  BUS_INTERFACE_0/p2/count_RNIHUSB\[1\]/B  BUS_INTERFACE_0/p2/count_RNIHUSB\[1\]/Y  BUS_INTERFACE_0/p2/count_RNIBFRH\[2\]/B  BUS_INTERFACE_0/p2/count_RNIBFRH\[2\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[5\]/A  BUS_INTERFACE_0/p2/count_RNO_0\[5\]/Y  BUS_INTERFACE_0/p2/count_RNO\[5\]/C  BUS_INTERFACE_0/p2/count_RNO\[5\]/Y  BUS_INTERFACE_0/p2/count\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/samples\[2\]/CLK  CoreUARTapb_0/uUART/make_RX/samples\[2\]/Q  CoreUARTapb_0/uUART/make_RX/samples_RNILCH5\[0\]/A  CoreUARTapb_0/uUART/make_RX/samples_RNILCH5\[0\]/Y  CoreUARTapb_0/uUART/make_RX/samples_RNIC95C\[0\]/B  CoreUARTapb_0/uUART/make_RX/samples_RNIC95C\[0\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNI6M4L2\[3\]/A  CoreUARTapb_0/uUART/make_RX/receive_count_RNI6M4L2\[3\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNIDAPP2\[3\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNIDAPP2\[3\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNO\[2\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNO\[2\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/WCLK  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/AFULL  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0_RNO_8/C  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0_RNO_8/Y  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/WEN  	(8.8:8.8:8.8) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[1\]/CLK  BUS_INTERFACE_0/p1/count\[1\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_67/B  BUS_INTERFACE_0/p1/un3_count_1_I_67/Y  BUS_INTERFACE_0/p1/un3_count_1_G_0_1_i_3/A  BUS_INTERFACE_0/p1/un3_count_1_G_0_1_i_3/Y  BUS_INTERFACE_0/p1/un3_count_1_G_0_1_i/C  BUS_INTERFACE_0/p1/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/p1/un3_count_1_G_3/A  BUS_INTERFACE_0/p1/un3_count_1_G_3/Y  BUS_INTERFACE_0/p1/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[1\]/CLK  BUS_INTERFACE_0/p/count\[1\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_67/B  BUS_INTERFACE_0/p/un3_count_1_I_67/Y  BUS_INTERFACE_0/p/un3_count_1_G_0_1_i_3/A  BUS_INTERFACE_0/p/un3_count_1_G_0_1_i_3/Y  BUS_INTERFACE_0/p/un3_count_1_G_0_1_i/C  BUS_INTERFACE_0/p/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/p/un3_count_1_G_3/A  BUS_INTERFACE_0/p/un3_count_1_G_3/Y  BUS_INTERFACE_0/p/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth1\[14\]/CLK  BUS_INTERFACE_0/pulseWidth1\[14\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_99/A  BUS_INTERFACE_0/p/pwm6_0_I_99/Y  BUS_INTERFACE_0/p/pwm6_0_I_104/C  BUS_INTERFACE_0/p/pwm6_0_I_104/Y  BUS_INTERFACE_0/p/pwm6_0_I_106/B  BUS_INTERFACE_0/p/pwm6_0_I_106/Y  BUS_INTERFACE_0/p/pwm6_0_I_107/B  BUS_INTERFACE_0/p/pwm6_0_I_107/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/A  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth2\[14\]/CLK  BUS_INTERFACE_0/pulseWidth2\[14\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_99/A  BUS_INTERFACE_0/p1/pwm6_0_I_99/Y  BUS_INTERFACE_0/p1/pwm6_0_I_104/C  BUS_INTERFACE_0/p1/pwm6_0_I_104/Y  BUS_INTERFACE_0/p1/pwm6_0_I_106/B  BUS_INTERFACE_0/p1/pwm6_0_I_106/Y  BUS_INTERFACE_0/p1/pwm6_0_I_107/B  BUS_INTERFACE_0/p1/pwm6_0_I_107/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/A  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[0\]/CLK  BUS_INTERFACE_0/p1/count\[0\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_67/A  BUS_INTERFACE_0/p1/un3_count_1_I_67/Y  BUS_INTERFACE_0/p1/un3_count_1_G_0_1_i_3/A  BUS_INTERFACE_0/p1/un3_count_1_G_0_1_i_3/Y  BUS_INTERFACE_0/p1/un3_count_1_G_0_1_i/C  BUS_INTERFACE_0/p1/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/p1/un3_count_1_G_3/A  BUS_INTERFACE_0/p1/un3_count_1_G_3/Y  BUS_INTERFACE_0/p1/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[0\]/CLK  BUS_INTERFACE_0/p/count\[0\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_67/A  BUS_INTERFACE_0/p/un3_count_1_I_67/Y  BUS_INTERFACE_0/p/un3_count_1_G_0_1_i_3/A  BUS_INTERFACE_0/p/un3_count_1_G_0_1_i_3/Y  BUS_INTERFACE_0/p/un3_count_1_G_0_1_i/C  BUS_INTERFACE_0/p/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/p/un3_count_1_G_3/A  BUS_INTERFACE_0/p/un3_count_1_G_3/Y  BUS_INTERFACE_0/p/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[18\]/CLK  BUS_INTERFACE_0/modulator/count\[18\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_60/A  BUS_INTERFACE_0/modulator/un3_count_1_I_60/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_84/A  BUS_INTERFACE_0/modulator/un3_count_1_I_84/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_85/C  BUS_INTERFACE_0/modulator/un3_count_1_I_85/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_86/A  BUS_INTERFACE_0/modulator/un3_count_1_I_86/Y  BUS_INTERFACE_0/modulator/count\[27\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitcnt\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitcnt\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIQ3A41\[4\]/A  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIQ3A41\[4\]/Y  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIDTGS1\[4\]/A  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIDTGS1\[4\]/Y  CORESPI_0/USPI/UCC/stxs_state_RNI5QFT2/A  CORESPI_0/USPI/UCC/stxs_state_RNI5QFT2/Y  CORESPI_0/USPI/UCC/stxs_txzeros_RNO/B  CORESPI_0/USPI/UCC/stxs_txzeros_RNO/Y  CORESPI_0/USPI/UCC/stxs_txzeros/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[0\]/CLK  CORESPI_0/USPI/URF/control1\[0\]/Q  CORESPI_0/USPI/UCC/mtx_state_RNI52C8\[4\]/B  CORESPI_0/USPI/UCC/mtx_state_RNI52C8\[4\]/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNILF5O/A  CORESPI_0/USPI/UCC/spi_clk_tick_RNILF5O/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNIRT7K2/B  CORESPI_0/USPI/UCC/spi_clk_tick_RNIRT7K2/Y  CORESPI_0/USPI/UCC/mtx_consecutive_RNI693O5/C  CORESPI_0/USPI/UCC/mtx_consecutive_RNI693O5/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[0\]/CLK  BUS_INTERFACE_0/p1/count\[0\]/Q  BUS_INTERFACE_0/p1/count_RNIFCK1\[1\]/A  BUS_INTERFACE_0/p1/count_RNIFCK1\[1\]/Y  BUS_INTERFACE_0/p1/count_RNI6SLN\[30\]/B  BUS_INTERFACE_0/p1/count_RNI6SLN\[30\]/Y  BUS_INTERFACE_0/p1/count_RNIAS2J3\[6\]/B  BUS_INTERFACE_0/p1/count_RNIAS2J3\[6\]/Y  BUS_INTERFACE_0/p1/count_RNO\[7\]/A  BUS_INTERFACE_0/p1/count_RNO\[7\]/Y  BUS_INTERFACE_0/p1/count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[0\]/CLK  BUS_INTERFACE_0/p/count\[0\]/Q  BUS_INTERFACE_0/p/count_RNID906\[1\]/A  BUS_INTERFACE_0/p/count_RNID906\[1\]/Y  BUS_INTERFACE_0/p/count_RNI2KAC\[30\]/B  BUS_INTERFACE_0/p/count_RNI2KAC\[30\]/Y  BUS_INTERFACE_0/p/count_RNIQPIH1\[6\]/B  BUS_INTERFACE_0/p/count_RNIQPIH1\[6\]/Y  BUS_INTERFACE_0/p/count_RNO\[7\]/A  BUS_INTERFACE_0/p/count_RNO\[7\]/Y  BUS_INTERFACE_0/p/count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[21\]/CLK  BUS_INTERFACE_0/p1/count\[21\]/Q  BUS_INTERFACE_0/p1/count_RNINF1M\[21\]/A  BUS_INTERFACE_0/p1/count_RNINF1M\[21\]/Y  BUS_INTERFACE_0/p1/count_RNIEE3O2\[12\]/A  BUS_INTERFACE_0/p1/count_RNIEE3O2\[12\]/Y  BUS_INTERFACE_0/p1/count_RNIAS2J3\[6\]/C  BUS_INTERFACE_0/p1/count_RNIAS2J3\[6\]/Y  BUS_INTERFACE_0/p1/count_RNO\[7\]/A  BUS_INTERFACE_0/p1/count_RNO\[7\]/Y  BUS_INTERFACE_0/p1/count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[21\]/CLK  BUS_INTERFACE_0/p/count\[21\]/Q  BUS_INTERFACE_0/p/count_RNILAA6\[21\]/A  BUS_INTERFACE_0/p/count_RNILAA6\[21\]/Y  BUS_INTERFACE_0/p/count_RNI6Q6P\[12\]/A  BUS_INTERFACE_0/p/count_RNI6Q6P\[12\]/Y  BUS_INTERFACE_0/p/count_RNIQPIH1\[6\]/C  BUS_INTERFACE_0/p/count_RNIQPIH1\[6\]/Y  BUS_INTERFACE_0/p/count_RNO\[7\]/A  BUS_INTERFACE_0/p/count_RNO\[7\]/Y  BUS_INTERFACE_0/p/count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[6\]/CLK  BUS_INTERFACE_0/hit_count\[6\]/Q  BUS_INTERFACE_0/hit_count_RNIDLJV\[11\]/C  BUS_INTERFACE_0/hit_count_RNIDLJV\[11\]/Y  BUS_INTERFACE_0/hit_count_RNIEFBQ1\[4\]/C  BUS_INTERFACE_0/hit_count_RNIEFBQ1\[4\]/Y  BUS_INTERFACE_0/hit_count_RNI0PUN4\[3\]/A  BUS_INTERFACE_0/hit_count_RNI0PUN4\[3\]/Y  BUS_INTERFACE_0/hit_count_RNO\[12\]/A  BUS_INTERFACE_0/hit_count_RNO\[12\]/Y  BUS_INTERFACE_0/hit_count\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/empty_out/CLK  CORESPI_0/USPI/UTXF/empty_out/Q  CORESPI_0/USPI/UTXF/empty_out_RNIG6AF1/B  CORESPI_0/USPI/UTXF/empty_out_RNIG6AF1/Y  CORESPI_0/USPI/UTXF/counter_q_RNIUGKH1\[0\]/A  CORESPI_0/USPI/UTXF/counter_q_RNIUGKH1\[0\]/Y  CORESPI_0/USPI/UTXF/counter_q_RNI8FJK4\[0\]/B  CORESPI_0/USPI/UTXF/counter_q_RNI8FJK4\[0\]/Y  CORESPI_0/USPI/UTXF/counter_q_RNIK8105\[0\]/A  CORESPI_0/USPI/UTXF/counter_q_RNIK8105\[0\]/Y  CORESPI_0/USPI/UTXF/counter_q\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[2\]/CLK  BUS_INTERFACE_0/p3/count\[2\]/Q  BUS_INTERFACE_0/p3/count_RNIEA811\[2\]/C  BUS_INTERFACE_0/p3/count_RNIEA811\[2\]/Y  BUS_INTERFACE_0/p3/count_RNI71EN1\[4\]/C  BUS_INTERFACE_0/p3/count_RNI71EN1\[4\]/Y  BUS_INTERFACE_0/p3/count_RNI4SJD2\[5\]/C  BUS_INTERFACE_0/p3/count_RNI4SJD2\[5\]/Y  BUS_INTERFACE_0/p3/count_RNO_0\[8\]/B  BUS_INTERFACE_0/p3/count_RNO_0\[8\]/Y  BUS_INTERFACE_0/p3/count\[8\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitcnt\[4\]/CLK  CORESPI_0/USPI/UCC/stxs_bitcnt\[4\]/Q  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIQ3A41\[4\]/B  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIQ3A41\[4\]/Y  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIDTGS1\[4\]/A  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIDTGS1\[4\]/Y  CORESPI_0/USPI/UCC/stxs_checkorun_1_sqmuxa/A  CORESPI_0/USPI/UCC/stxs_checkorun_1_sqmuxa/Y  CORESPI_0/USPI/UCC/stxs_dataerr_RNO_0/A  CORESPI_0/USPI/UCC/stxs_dataerr_RNO_0/Y  CORESPI_0/USPI/UCC/stxs_dataerr_RNO/C  CORESPI_0/USPI/UCC/stxs_dataerr_RNO/Y  CORESPI_0/USPI/UCC/stxs_dataerr/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clk_div_val_reg\[5\]/CLK  CORESPI_0/USPI/UCC/clk_div_val_reg\[5\]/Q  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIAB6O\[5\]/B  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIAB6O\[5\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISUCG1\[5\]/C  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISUCG1\[5\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/A  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/C  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth1\[16\]/CLK  BUS_INTERFACE_0/pulseWidth1\[16\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_69/B  BUS_INTERFACE_0/p/pwm6_0_I_69/Y  BUS_INTERFACE_0/p/pwm6_0_I_75/B  BUS_INTERFACE_0/p/pwm6_0_I_75/Y  BUS_INTERFACE_0/p/pwm6_0_I_78/A  BUS_INTERFACE_0/p/pwm6_0_I_78/Y  BUS_INTERFACE_0/p/pwm6_0_G_8/C  BUS_INTERFACE_0/p/pwm6_0_G_8/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/B  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth2\[16\]/CLK  BUS_INTERFACE_0/pulseWidth2\[16\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_69/B  BUS_INTERFACE_0/p1/pwm6_0_I_69/Y  BUS_INTERFACE_0/p1/pwm6_0_I_75/B  BUS_INTERFACE_0/p1/pwm6_0_I_75/Y  BUS_INTERFACE_0/p1/pwm6_0_I_78/A  BUS_INTERFACE_0/p1/pwm6_0_I_78/Y  BUS_INTERFACE_0/p1/pwm6_0_G_8/C  BUS_INTERFACE_0/p1/pwm6_0_G_8/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/B  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[11\]/CLK  BUS_INTERFACE_0/modulator/count\[11\]/Q  BUS_INTERFACE_0/modulator/count_RNI1HFD\[11\]/A  BUS_INTERFACE_0/modulator/count_RNI1HFD\[11\]/Y  BUS_INTERFACE_0/modulator/count_RNIHUCL\[10\]/C  BUS_INTERFACE_0/modulator/count_RNIHUCL\[10\]/Y  BUS_INTERFACE_0/modulator/count_RNI20SL2\[10\]/B  BUS_INTERFACE_0/modulator/count_RNI20SL2\[10\]/Y  BUS_INTERFACE_0/modulator/count_RNO\[0\]/B  BUS_INTERFACE_0/modulator/count_RNO\[0\]/Y  BUS_INTERFACE_0/modulator/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[17\]/CLK  BUS_INTERFACE_0/p1/count\[17\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_68/A  BUS_INTERFACE_0/p1/pwm6_0_I_68/Y  BUS_INTERFACE_0/p1/pwm6_0_I_75/A  BUS_INTERFACE_0/p1/pwm6_0_I_75/Y  BUS_INTERFACE_0/p1/pwm6_0_I_78/A  BUS_INTERFACE_0/p1/pwm6_0_I_78/Y  BUS_INTERFACE_0/p1/pwm6_0_G_8/C  BUS_INTERFACE_0/p1/pwm6_0_G_8/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/B  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[17\]/CLK  BUS_INTERFACE_0/p/count\[17\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_68/A  BUS_INTERFACE_0/p/pwm6_0_I_68/Y  BUS_INTERFACE_0/p/pwm6_0_I_75/A  BUS_INTERFACE_0/p/pwm6_0_I_75/Y  BUS_INTERFACE_0/p/pwm6_0_I_78/A  BUS_INTERFACE_0/p/pwm6_0_I_78/Y  BUS_INTERFACE_0/p/pwm6_0_G_8/C  BUS_INTERFACE_0/p/pwm6_0_G_8/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/B  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[16\]/CLK  BUS_INTERFACE_0/p1/count\[16\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_81/A  BUS_INTERFACE_0/p1/pwm6_0_I_81/Y  BUS_INTERFACE_0/p1/pwm6_0_I_83/B  BUS_INTERFACE_0/p1/pwm6_0_I_83/Y  BUS_INTERFACE_0/p1/pwm6_0_I_84/A  BUS_INTERFACE_0/p1/pwm6_0_I_84/Y  BUS_INTERFACE_0/p1/pwm6_0_I_107/A  BUS_INTERFACE_0/p1/pwm6_0_I_107/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/A  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[16\]/CLK  BUS_INTERFACE_0/p/count\[16\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_81/A  BUS_INTERFACE_0/p/pwm6_0_I_81/Y  BUS_INTERFACE_0/p/pwm6_0_I_83/B  BUS_INTERFACE_0/p/pwm6_0_I_83/Y  BUS_INTERFACE_0/p/pwm6_0_I_84/A  BUS_INTERFACE_0/p/pwm6_0_I_84/Y  BUS_INTERFACE_0/p/pwm6_0_I_107/A  BUS_INTERFACE_0/p/pwm6_0_I_107/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/A  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[11\]/CLK  BUS_INTERFACE_0/p1/count\[11\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_74/A  BUS_INTERFACE_0/p1/pwm6_0_I_74/Y  BUS_INTERFACE_0/p1/pwm6_0_I_77/B  BUS_INTERFACE_0/p1/pwm6_0_I_77/Y  BUS_INTERFACE_0/p1/pwm6_0_I_78/C  BUS_INTERFACE_0/p1/pwm6_0_I_78/Y  BUS_INTERFACE_0/p1/pwm6_0_G_8/C  BUS_INTERFACE_0/p1/pwm6_0_G_8/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/B  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[11\]/CLK  BUS_INTERFACE_0/p/count\[11\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_74/A  BUS_INTERFACE_0/p/pwm6_0_I_74/Y  BUS_INTERFACE_0/p/pwm6_0_I_77/B  BUS_INTERFACE_0/p/pwm6_0_I_77/Y  BUS_INTERFACE_0/p/pwm6_0_I_78/C  BUS_INTERFACE_0/p/pwm6_0_I_78/Y  BUS_INTERFACE_0/p/pwm6_0_G_8/C  BUS_INTERFACE_0/p/pwm6_0_G_8/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/B  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[25\]/CLK  BUS_INTERFACE_0/modulator/count\[25\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_83/B  BUS_INTERFACE_0/modulator/un3_count_1_I_83/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_84/C  BUS_INTERFACE_0/modulator/un3_count_1_I_84/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i/A  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_3/A  BUS_INTERFACE_0/modulator/un3_count_1_G_3/Y  BUS_INTERFACE_0/modulator/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[22\]/CLK  BUS_INTERFACE_0/p1/count\[22\]/Q  BUS_INTERFACE_0/p1/count_RNIN72C1\[22\]/B  BUS_INTERFACE_0/p1/count_RNIN72C1\[22\]/Y  BUS_INTERFACE_0/p1/count_RNIO0HP1\[2\]/C  BUS_INTERFACE_0/p1/count_RNIO0HP1\[2\]/Y  BUS_INTERFACE_0/p1/count_RNI2DD74\[11\]/C  BUS_INTERFACE_0/p1/count_RNI2DD74\[11\]/Y  BUS_INTERFACE_0/p1/count_RNO\[0\]/B  BUS_INTERFACE_0/p1/count_RNO\[0\]/Y  BUS_INTERFACE_0/p1/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[22\]/CLK  BUS_INTERFACE_0/p/count\[22\]/Q  BUS_INTERFACE_0/p/count_RNIJTJC\[22\]/B  BUS_INTERFACE_0/p/count_RNIJTJC\[22\]/Y  BUS_INTERFACE_0/p/count_RNIGVOO\[2\]/C  BUS_INTERFACE_0/p/count_RNIGVOO\[2\]/Y  BUS_INTERFACE_0/p/count_RNII8QH1\[11\]/C  BUS_INTERFACE_0/p/count_RNII8QH1\[11\]/Y  BUS_INTERFACE_0/p/count_RNO\[0\]/B  BUS_INTERFACE_0/p/count_RNO\[0\]/Y  BUS_INTERFACE_0/p/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[18\]/CLK  BUS_INTERFACE_0/p1/count\[18\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_60/A  BUS_INTERFACE_0/p1/un3_count_1_I_60/Y  BUS_INTERFACE_0/p1/un3_count_1_I_84/A  BUS_INTERFACE_0/p1/un3_count_1_I_84/Y  BUS_INTERFACE_0/p1/un3_count_1_I_85/C  BUS_INTERFACE_0/p1/un3_count_1_I_85/Y  BUS_INTERFACE_0/p1/un3_count_1_I_86/A  BUS_INTERFACE_0/p1/un3_count_1_I_86/Y  BUS_INTERFACE_0/p1/count\[27\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[18\]/CLK  BUS_INTERFACE_0/p/count\[18\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_60/A  BUS_INTERFACE_0/p/un3_count_1_I_60/Y  BUS_INTERFACE_0/p/un3_count_1_I_84/A  BUS_INTERFACE_0/p/un3_count_1_I_84/Y  BUS_INTERFACE_0/p/un3_count_1_I_85/C  BUS_INTERFACE_0/p/un3_count_1_I_85/Y  BUS_INTERFACE_0/p/un3_count_1_I_86/A  BUS_INTERFACE_0/p/un3_count_1_I_86/Y  BUS_INTERFACE_0/p/count\[27\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[25\]/CLK  BUS_INTERFACE_0/hit_count\[25\]/Q  BUS_INTERFACE_0/hit_count_RNI83J41\[25\]/C  BUS_INTERFACE_0/hit_count_RNI83J41\[25\]/Y  BUS_INTERFACE_0/hit_count_RNIKQQK3\[25\]/B  BUS_INTERFACE_0/hit_count_RNIKQQK3\[25\]/Y  BUS_INTERFACE_0/hit_count_RNITE7I8\[11\]/B  BUS_INTERFACE_0/hit_count_RNITE7I8\[11\]/Y  BUS_INTERFACE_0/hit_count_RNO\[14\]/C  BUS_INTERFACE_0/hit_count_RNO\[14\]/Y  BUS_INTERFACE_0/hit_count\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[0\]/CLK  BUS_INTERFACE_0/hit_count\[0\]/Q  BUS_INTERFACE_0/hit_count_RNI7C381\[2\]/B  BUS_INTERFACE_0/hit_count_RNI7C381\[2\]/Y  BUS_INTERFACE_0/hit_count_RNI64R22\[4\]/C  BUS_INTERFACE_0/hit_count_RNI64R22\[4\]/Y  BUS_INTERFACE_0/hit_count_RNO\[5\]/B  BUS_INTERFACE_0/hit_count_RNO\[5\]/Y  BUS_INTERFACE_0/hit_count\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/PulseWidth\[2\]/CLK  BUS_INTERFACE_0/PulseWidth\[2\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_133/B  BUS_INTERFACE_0/modulator/pwm6_0_I_133/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_136/B  BUS_INTERFACE_0/modulator/pwm6_0_I_136/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_137/A  BUS_INTERFACE_0/modulator/pwm6_0_I_137/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_138/B  BUS_INTERFACE_0/modulator/pwm6_0_I_138/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/B  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[0\]/CLK  BUS_INTERFACE_0/p3/count\[0\]/Q  BUS_INTERFACE_0/p3/count_RNIEA811_0\[2\]/C  BUS_INTERFACE_0/p3/count_RNIEA811_0\[2\]/Y  BUS_INTERFACE_0/p3/count_RNI93EN1\[6\]/C  BUS_INTERFACE_0/p3/count_RNI93EN1\[6\]/Y  BUS_INTERFACE_0/p3/count_RNI5RP33\[4\]/A  BUS_INTERFACE_0/p3/count_RNI5RP33\[4\]/Y  BUS_INTERFACE_0/p3/count_RNO_0\[19\]/A  BUS_INTERFACE_0/p3/count_RNO_0\[19\]/Y  BUS_INTERFACE_0/p3/count\[19\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[12\]/CLK  BUS_INTERFACE_0/p2/count\[12\]/Q  BUS_INTERFACE_0/p2/count_RNI77AD\[31\]/C  BUS_INTERFACE_0/p2/count_RNI77AD\[31\]/Y  BUS_INTERFACE_0/p2/count_RNI094M\[13\]/A  BUS_INTERFACE_0/p2/count_RNI094M\[13\]/Y  BUS_INTERFACE_0/p2/count_RNIURR71\[13\]/C  BUS_INTERFACE_0/p2/count_RNIURR71\[13\]/Y  BUS_INTERFACE_0/p2/pwm_RNO_1/A  BUS_INTERFACE_0/p2/pwm_RNO_1/Y  BUS_INTERFACE_0/p2/pwm_RNO/C  BUS_INTERFACE_0/p2/pwm_RNO/Y  BUS_INTERFACE_0/p2/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIH61Q3/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNIH61Q3/Y  CORESPI_0/USPI/UCC/stxs_datareg\[31\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIH61Q3_0/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNIH61Q3_0/Y  CORESPI_0/USPI/UCC/stxs_datareg\[15\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[13\]/CLK  BUS_INTERFACE_0/p1/count\[13\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_72/A  BUS_INTERFACE_0/p1/pwm6_0_I_72/Y  BUS_INTERFACE_0/p1/pwm6_0_I_76/A  BUS_INTERFACE_0/p1/pwm6_0_I_76/Y  BUS_INTERFACE_0/p1/pwm6_0_I_78/B  BUS_INTERFACE_0/p1/pwm6_0_I_78/Y  BUS_INTERFACE_0/p1/pwm6_0_G_8/C  BUS_INTERFACE_0/p1/pwm6_0_G_8/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/B  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[13\]/CLK  BUS_INTERFACE_0/p/count\[13\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_72/A  BUS_INTERFACE_0/p/pwm6_0_I_72/Y  BUS_INTERFACE_0/p/pwm6_0_I_76/A  BUS_INTERFACE_0/p/pwm6_0_I_76/Y  BUS_INTERFACE_0/p/pwm6_0_I_78/B  BUS_INTERFACE_0/p/pwm6_0_I_78/Y  BUS_INTERFACE_0/p/pwm6_0_G_8/C  BUS_INTERFACE_0/p/pwm6_0_G_8/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/B  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[0\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[0\]/Q  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIRKEI\[1\]/B  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIRKEI\[1\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIQ0MR\[2\]/B  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIQ0MR\[2\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIQDT41\[3\]/A  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIQDT41\[3\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIG4V83\[1\]/B  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIG4V83\[1\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNICMFU4\[1\]/B  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNICMFU4\[1\]/Y  CoreUARTapb_0/uUART/make_RX/parity_err/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[24\]/CLK  BUS_INTERFACE_0/modulator/count\[24\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_83/A  BUS_INTERFACE_0/modulator/un3_count_1_I_83/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_84/C  BUS_INTERFACE_0/modulator/un3_count_1_I_84/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i/A  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_3/A  BUS_INTERFACE_0/modulator/un3_count_1_G_3/Y  BUS_INTERFACE_0/modulator/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/controlReg2\[1\]/CLK  CoreUARTapb_0/controlReg2\[1\]/Q  CoreUARTapb_0/uUART/make_RX/receive_shift.rx_shift_11_i_o3\[6\]/A  CoreUARTapb_0/uUART/make_RX/receive_shift.rx_shift_11_i_o3\[6\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNINN142\[3\]/B  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNINN142\[3\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIC0CJ4\[2\]/B  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIC0CJ4\[2\]/Y  CoreUARTapb_0/uUART/make_RX/fifo_write_RNO/A  CoreUARTapb_0/uUART/make_RX/fifo_write_RNO/Y  CoreUARTapb_0/uUART/make_RX/fifo_write/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[14\]/CLK  BUS_INTERFACE_0/p1/count\[14\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_67/A  BUS_INTERFACE_0/p1/pwm6_0_I_67/Y  BUS_INTERFACE_0/p1/pwm6_0_I_76/B  BUS_INTERFACE_0/p1/pwm6_0_I_76/Y  BUS_INTERFACE_0/p1/pwm6_0_I_78/B  BUS_INTERFACE_0/p1/pwm6_0_I_78/Y  BUS_INTERFACE_0/p1/pwm6_0_G_8/C  BUS_INTERFACE_0/p1/pwm6_0_G_8/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/B  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[14\]/CLK  BUS_INTERFACE_0/p/count\[14\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_67/A  BUS_INTERFACE_0/p/pwm6_0_I_67/Y  BUS_INTERFACE_0/p/pwm6_0_I_76/B  BUS_INTERFACE_0/p/pwm6_0_I_76/Y  BUS_INTERFACE_0/p/pwm6_0_I_78/B  BUS_INTERFACE_0/p/pwm6_0_I_78/Y  BUS_INTERFACE_0/p/pwm6_0_G_8/C  BUS_INTERFACE_0/p/pwm6_0_G_8/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/B  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[8\]/CLK  BUS_INTERFACE_0/p2/count\[8\]/Q  BUS_INTERFACE_0/p2/count_RNI1FTB\[8\]/B  BUS_INTERFACE_0/p2/count_RNI1FTB\[8\]/Y  BUS_INTERFACE_0/p2/count_RNIEIK01\[10\]/C  BUS_INTERFACE_0/p2/count_RNIEIK01\[10\]/Y  BUS_INTERFACE_0/p2/count_RNIGTB42\[2\]/B  BUS_INTERFACE_0/p2/count_RNIGTB42\[2\]/Y  BUS_INTERFACE_0/p2/count_RNIRSO82\[12\]/A  BUS_INTERFACE_0/p2/count_RNIRSO82\[12\]/Y  BUS_INTERFACE_0/p2/count\[13\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[18\]/CLK  BUS_INTERFACE_0/modulator/count\[18\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_60/A  BUS_INTERFACE_0/modulator/un3_count_1_I_60/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_72/A  BUS_INTERFACE_0/modulator/un3_count_1_I_72/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_73/C  BUS_INTERFACE_0/modulator/un3_count_1_I_73/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_74/A  BUS_INTERFACE_0/modulator/un3_count_1_I_74/Y  BUS_INTERFACE_0/modulator/count\[24\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[18\]/CLK  BUS_INTERFACE_0/modulator/count\[18\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_60/A  BUS_INTERFACE_0/modulator/un3_count_1_I_60/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_63/A  BUS_INTERFACE_0/modulator/un3_count_1_I_63/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_64/C  BUS_INTERFACE_0/modulator/un3_count_1_I_64/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_65/A  BUS_INTERFACE_0/modulator/un3_count_1_I_65/Y  BUS_INTERFACE_0/modulator/count\[22\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[8\]/CLK  BUS_INTERFACE_0/modulator/count\[8\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_124/A  BUS_INTERFACE_0/modulator/pwm6_0_I_124/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_126/B  BUS_INTERFACE_0/modulator/pwm6_0_I_126/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_138/C  BUS_INTERFACE_0/modulator/pwm6_0_I_138/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/B  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[0\]/CLK  BUS_INTERFACE_0/p3/count\[0\]/Q  BUS_INTERFACE_0/p3/count_RNIEA811_0\[2\]/C  BUS_INTERFACE_0/p3/count_RNIEA811_0\[2\]/Y  BUS_INTERFACE_0/p3/count_RNI93EN1\[6\]/C  BUS_INTERFACE_0/p3/count_RNI93EN1\[6\]/Y  BUS_INTERFACE_0/p3/count_RNI5RP33\[4\]/A  BUS_INTERFACE_0/p3/count_RNI5RP33\[4\]/Y  BUS_INTERFACE_0/p3/count_RNO_0\[10\]/A  BUS_INTERFACE_0/p3/count_RNO_0\[10\]/Y  BUS_INTERFACE_0/p3/count\[10\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[1\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[1\]/Q  CORESPI_0/USPI/URXF/rd_pointer_q_RNI5JDM\[1\]/A  CORESPI_0/USPI/URXF/rd_pointer_q_RNI5JDM\[1\]/Y  CORESPI_0/USPI/URXF/rd_pointer_q_RNITGCG2\[1\]/C  CORESPI_0/USPI/URXF/rd_pointer_q_RNITGCG2\[1\]/Y  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_8/B  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_8/Y  CORESPI_0/USPI/URXF/rd_pointer_q_RNO\[0\]/A  CORESPI_0/USPI/URXF/rd_pointer_q_RNO\[0\]/Y  CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth1\[16\]/CLK  BUS_INTERFACE_0/pulseWidth1\[16\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_81/B  BUS_INTERFACE_0/p/pwm6_0_I_81/Y  BUS_INTERFACE_0/p/pwm6_0_I_83/B  BUS_INTERFACE_0/p/pwm6_0_I_83/Y  BUS_INTERFACE_0/p/pwm6_0_I_84/A  BUS_INTERFACE_0/p/pwm6_0_I_84/Y  BUS_INTERFACE_0/p/pwm6_0_I_107/A  BUS_INTERFACE_0/p/pwm6_0_I_107/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/A  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth2\[16\]/CLK  BUS_INTERFACE_0/pulseWidth2\[16\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_81/B  BUS_INTERFACE_0/p1/pwm6_0_I_81/Y  BUS_INTERFACE_0/p1/pwm6_0_I_83/B  BUS_INTERFACE_0/p1/pwm6_0_I_83/Y  BUS_INTERFACE_0/p1/pwm6_0_I_84/A  BUS_INTERFACE_0/p1/pwm6_0_I_84/Y  BUS_INTERFACE_0/p1/pwm6_0_I_107/A  BUS_INTERFACE_0/p1/pwm6_0_I_107/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/A  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/PulseWidth\[6\]/CLK  BUS_INTERFACE_0/PulseWidth\[6\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_109/B  BUS_INTERFACE_0/modulator/pwm6_0_I_109/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_113/B  BUS_INTERFACE_0/modulator/pwm6_0_I_113/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_115/B  BUS_INTERFACE_0/modulator/pwm6_0_I_115/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_138/A  BUS_INTERFACE_0/modulator/pwm6_0_I_138/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/B  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/empty_out/CLK  CORESPI_0/USPI/UTXF/empty_out/Q  CORESPI_0/USPI/UCC/cfg_enable_P1_RNII4B11/C  CORESPI_0/USPI/UCC/cfg_enable_P1_RNII4B11/Y  CORESPI_0/USPI/UCC/mtx_state_RNIAP131\[0\]/B  CORESPI_0/USPI/UCC/mtx_state_RNIAP131\[0\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNIGRBQ1\[0\]/A  CORESPI_0/USPI/UCC/mtx_state_RNIGRBQ1\[0\]/Y  CORESPI_0/USPI/UCC/mtx_rxbusy_RNO/B  CORESPI_0/USPI/UCC/mtx_rxbusy_RNO/Y  CORESPI_0/USPI/UCC/mtx_rxbusy/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[4\]/CLK  BUS_INTERFACE_0/modulator/count\[4\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_134/A  BUS_INTERFACE_0/modulator/pwm6_0_I_134/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_137/C  BUS_INTERFACE_0/modulator/pwm6_0_I_137/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_138/B  BUS_INTERFACE_0/modulator/pwm6_0_I_138/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/B  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[17\]/CLK  BUS_INTERFACE_0/p1/count\[17\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_80/A  BUS_INTERFACE_0/p1/pwm6_0_I_80/Y  BUS_INTERFACE_0/p1/pwm6_0_I_83/C  BUS_INTERFACE_0/p1/pwm6_0_I_83/Y  BUS_INTERFACE_0/p1/pwm6_0_I_84/A  BUS_INTERFACE_0/p1/pwm6_0_I_84/Y  BUS_INTERFACE_0/p1/pwm6_0_I_107/A  BUS_INTERFACE_0/p1/pwm6_0_I_107/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/A  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[17\]/CLK  BUS_INTERFACE_0/p/count\[17\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_80/A  BUS_INTERFACE_0/p/pwm6_0_I_80/Y  BUS_INTERFACE_0/p/pwm6_0_I_83/C  BUS_INTERFACE_0/p/pwm6_0_I_83/Y  BUS_INTERFACE_0/p/pwm6_0_I_84/A  BUS_INTERFACE_0/p/pwm6_0_I_84/Y  BUS_INTERFACE_0/p/pwm6_0_I_107/A  BUS_INTERFACE_0/p/pwm6_0_I_107/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/A  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[3\]/CLK  BUS_INTERFACE_0/modulator/count\[3\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_135/A  BUS_INTERFACE_0/modulator/pwm6_0_I_135/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_137/B  BUS_INTERFACE_0/modulator/pwm6_0_I_137/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_138/B  BUS_INTERFACE_0/modulator/pwm6_0_I_138/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/B  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/cfg_enable_P1/CLK  CORESPI_0/USPI/UCC/cfg_enable_P1/Q  CORESPI_0/USPI/UCC/cfg_enable_P1_RNIDQUT/B  CORESPI_0/USPI/UCC/cfg_enable_P1_RNIDQUT/Y  CORESPI_0/USPI/UCC/stxs_state_RNIHTLP1/A  CORESPI_0/USPI/UCC/stxs_state_RNIHTLP1/Y  CORESPI_0/USPI/UCC/stxs_state_RNIKVP22/A  CORESPI_0/USPI/UCC/stxs_state_RNIKVP22/Y  CORESPI_0/USPI/UCC/stxs_state_RNIJ37Q2/C  CORESPI_0/USPI/UCC/stxs_state_RNIJ37Q2/Y  CORESPI_0/USPI/UCC/stxs_bitsel\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/controlReg2\[0\]/CLK  CoreUARTapb_0/controlReg2\[0\]/Q  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI4UMU\[0\]/B  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI4UMU\[0\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNICH5C2\[0\]/B  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNICH5C2\[0\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO_0\[3\]/A  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO_0\[3\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO\[3\]/A  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO\[3\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_state\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[4\]/CLK  BUS_INTERFACE_0/p2/count\[4\]/Q  BUS_INTERFACE_0/p2/count_RNIKORH\[5\]/B  BUS_INTERFACE_0/p2/count_RNIKORH\[5\]/Y  BUS_INTERFACE_0/p2/count_RNIH3PT\[6\]/B  BUS_INTERFACE_0/p2/count_RNIH3PT\[6\]/Y  BUS_INTERFACE_0/p2/count_n1_i_a3_0_0/A  BUS_INTERFACE_0/p2/count_n1_i_a3_0_0/Y  BUS_INTERFACE_0/p2/count_n1_i_a3_0/B  BUS_INTERFACE_0/p2/count_n1_i_a3_0/Y  BUS_INTERFACE_0/p2/count_RNO\[1\]/C  BUS_INTERFACE_0/p2/count_RNO\[1\]/Y  BUS_INTERFACE_0/p2/count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[18\]/CLK  BUS_INTERFACE_0/p1/count\[18\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_60/A  BUS_INTERFACE_0/p1/un3_count_1_I_60/Y  BUS_INTERFACE_0/p1/un3_count_1_I_72/A  BUS_INTERFACE_0/p1/un3_count_1_I_72/Y  BUS_INTERFACE_0/p1/un3_count_1_I_73/C  BUS_INTERFACE_0/p1/un3_count_1_I_73/Y  BUS_INTERFACE_0/p1/un3_count_1_I_74/A  BUS_INTERFACE_0/p1/un3_count_1_I_74/Y  BUS_INTERFACE_0/p1/count\[24\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[18\]/CLK  BUS_INTERFACE_0/p1/count\[18\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_60/A  BUS_INTERFACE_0/p1/un3_count_1_I_60/Y  BUS_INTERFACE_0/p1/un3_count_1_I_63/A  BUS_INTERFACE_0/p1/un3_count_1_I_63/Y  BUS_INTERFACE_0/p1/un3_count_1_I_64/C  BUS_INTERFACE_0/p1/un3_count_1_I_64/Y  BUS_INTERFACE_0/p1/un3_count_1_I_65/A  BUS_INTERFACE_0/p1/un3_count_1_I_65/Y  BUS_INTERFACE_0/p1/count\[22\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[18\]/CLK  BUS_INTERFACE_0/p/count\[18\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_60/A  BUS_INTERFACE_0/p/un3_count_1_I_60/Y  BUS_INTERFACE_0/p/un3_count_1_I_72/A  BUS_INTERFACE_0/p/un3_count_1_I_72/Y  BUS_INTERFACE_0/p/un3_count_1_I_73/C  BUS_INTERFACE_0/p/un3_count_1_I_73/Y  BUS_INTERFACE_0/p/un3_count_1_I_74/A  BUS_INTERFACE_0/p/un3_count_1_I_74/Y  BUS_INTERFACE_0/p/count\[24\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[18\]/CLK  BUS_INTERFACE_0/p/count\[18\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_60/A  BUS_INTERFACE_0/p/un3_count_1_I_60/Y  BUS_INTERFACE_0/p/un3_count_1_I_63/A  BUS_INTERFACE_0/p/un3_count_1_I_63/Y  BUS_INTERFACE_0/p/un3_count_1_I_64/C  BUS_INTERFACE_0/p/un3_count_1_I_64/Y  BUS_INTERFACE_0/p/un3_count_1_I_65/A  BUS_INTERFACE_0/p/un3_count_1_I_65/Y  BUS_INTERFACE_0/p/count\[22\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/PulseWidth\[15\]/CLK  BUS_INTERFACE_0/PulseWidth\[15\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_82/B  BUS_INTERFACE_0/modulator/pwm6_0_I_82/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_83/A  BUS_INTERFACE_0/modulator/pwm6_0_I_83/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_84/B  BUS_INTERFACE_0/modulator/pwm6_0_I_84/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_107/A  BUS_INTERFACE_0/modulator/pwm6_0_I_107/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/C  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth1\[13\]/CLK  BUS_INTERFACE_0/pulseWidth1\[13\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_72/B  BUS_INTERFACE_0/p/pwm6_0_I_72/Y  BUS_INTERFACE_0/p/pwm6_0_I_76/A  BUS_INTERFACE_0/p/pwm6_0_I_76/Y  BUS_INTERFACE_0/p/pwm6_0_I_78/B  BUS_INTERFACE_0/p/pwm6_0_I_78/Y  BUS_INTERFACE_0/p/pwm6_0_G_8/C  BUS_INTERFACE_0/p/pwm6_0_G_8/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/B  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth2\[13\]/CLK  BUS_INTERFACE_0/pulseWidth2\[13\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_72/B  BUS_INTERFACE_0/p1/pwm6_0_I_72/Y  BUS_INTERFACE_0/p1/pwm6_0_I_76/A  BUS_INTERFACE_0/p1/pwm6_0_I_76/Y  BUS_INTERFACE_0/p1/pwm6_0_I_78/B  BUS_INTERFACE_0/p1/pwm6_0_I_78/Y  BUS_INTERFACE_0/p1/pwm6_0_G_8/C  BUS_INTERFACE_0/p1/pwm6_0_G_8/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/B  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/PulseWidth\[23\]/CLK  BUS_INTERFACE_0/PulseWidth\[23\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_56/A  BUS_INTERFACE_0/modulator/pwm6_0_I_56/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_61/C  BUS_INTERFACE_0/modulator/pwm6_0_I_61/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_63/B  BUS_INTERFACE_0/modulator/pwm6_0_I_63/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_64/A  BUS_INTERFACE_0/modulator/pwm6_0_I_64/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_65/A  BUS_INTERFACE_0/modulator/pwm6_0_I_65/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/C  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[23\]/CLK  BUS_INTERFACE_0/modulator/count\[23\]/Q  BUS_INTERFACE_0/modulator/count_RNI3MID\[31\]/A  BUS_INTERFACE_0/modulator/count_RNI3MID\[31\]/Y  BUS_INTERFACE_0/modulator/count_RNI9D3R\[19\]/A  BUS_INTERFACE_0/modulator/count_RNI9D3R\[19\]/Y  BUS_INTERFACE_0/modulator/count_RNI20SL2\[10\]/A  BUS_INTERFACE_0/modulator/count_RNI20SL2\[10\]/Y  BUS_INTERFACE_0/modulator/count_RNO\[0\]/B  BUS_INTERFACE_0/modulator/count_RNO\[0\]/Y  BUS_INTERFACE_0/modulator/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[15\]/CLK  BUS_INTERFACE_0/p1/count\[15\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_82/A  BUS_INTERFACE_0/p1/pwm6_0_I_82/Y  BUS_INTERFACE_0/p1/pwm6_0_I_83/A  BUS_INTERFACE_0/p1/pwm6_0_I_83/Y  BUS_INTERFACE_0/p1/pwm6_0_I_84/A  BUS_INTERFACE_0/p1/pwm6_0_I_84/Y  BUS_INTERFACE_0/p1/pwm6_0_I_107/A  BUS_INTERFACE_0/p1/pwm6_0_I_107/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/A  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[15\]/CLK  BUS_INTERFACE_0/p/count\[15\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_82/A  BUS_INTERFACE_0/p/pwm6_0_I_82/Y  BUS_INTERFACE_0/p/pwm6_0_I_83/A  BUS_INTERFACE_0/p/pwm6_0_I_83/Y  BUS_INTERFACE_0/p/pwm6_0_I_84/A  BUS_INTERFACE_0/p/pwm6_0_I_84/Y  BUS_INTERFACE_0/p/pwm6_0_I_107/A  BUS_INTERFACE_0/p/pwm6_0_I_107/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/A  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[18\]/CLK  BUS_INTERFACE_0/modulator/count\[18\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_60/A  BUS_INTERFACE_0/modulator/un3_count_1_I_60/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_66/A  BUS_INTERFACE_0/modulator/un3_count_1_I_66/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_69/C  BUS_INTERFACE_0/modulator/un3_count_1_I_69/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_70/A  BUS_INTERFACE_0/modulator/un3_count_1_I_70/Y  BUS_INTERFACE_0/modulator/count\[23\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[18\]/CLK  BUS_INTERFACE_0/modulator/count\[18\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_60/A  BUS_INTERFACE_0/modulator/un3_count_1_I_60/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_75/A  BUS_INTERFACE_0/modulator/un3_count_1_I_75/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_76/C  BUS_INTERFACE_0/modulator/un3_count_1_I_76/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_77/A  BUS_INTERFACE_0/modulator/un3_count_1_I_77/Y  BUS_INTERFACE_0/modulator/count\[25\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[18\]/CLK  BUS_INTERFACE_0/modulator/count\[18\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_60/A  BUS_INTERFACE_0/modulator/un3_count_1_I_60/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_79/A  BUS_INTERFACE_0/modulator/un3_count_1_I_79/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_81/C  BUS_INTERFACE_0/modulator/un3_count_1_I_81/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_82/A  BUS_INTERFACE_0/modulator/un3_count_1_I_82/Y  BUS_INTERFACE_0/modulator/count\[26\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[10\]/CLK  BUS_INTERFACE_0/p1/count\[10\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_71/A  BUS_INTERFACE_0/p1/pwm6_0_I_71/Y  BUS_INTERFACE_0/p1/pwm6_0_I_77/A  BUS_INTERFACE_0/p1/pwm6_0_I_77/Y  BUS_INTERFACE_0/p1/pwm6_0_I_78/C  BUS_INTERFACE_0/p1/pwm6_0_I_78/Y  BUS_INTERFACE_0/p1/pwm6_0_G_8/C  BUS_INTERFACE_0/p1/pwm6_0_G_8/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/B  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[10\]/CLK  BUS_INTERFACE_0/p/count\[10\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_71/A  BUS_INTERFACE_0/p/pwm6_0_I_71/Y  BUS_INTERFACE_0/p/pwm6_0_I_77/A  BUS_INTERFACE_0/p/pwm6_0_I_77/Y  BUS_INTERFACE_0/p/pwm6_0_I_78/C  BUS_INTERFACE_0/p/pwm6_0_I_78/Y  BUS_INTERFACE_0/p/pwm6_0_G_8/C  BUS_INTERFACE_0/p/pwm6_0_G_8/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/B  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/counter_q\[1\]/CLK  CORESPI_0/USPI/UTXF/counter_q\[1\]/Q  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_24/A  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_24/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m\[1\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m\[1\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNIQJEE\[1\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNIQJEE\[1\]/Y  CORESPI_0/USPI/UTXF/full_out_RNO_0/B  CORESPI_0/USPI/UTXF/full_out_RNO_0/Y  CORESPI_0/USPI/UTXF/full_out_RNO/A  CORESPI_0/USPI/UTXF/full_out_RNO/Y  CORESPI_0/USPI/UTXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_lastbit/CLK  CORESPI_0/USPI/UCC/stxs_lastbit/Q  CORESPI_0/USPI/UCC/mtx_lastbit_RNI34FG/B  CORESPI_0/USPI/UCC/mtx_lastbit_RNI34FG/Y  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1_0/A  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1_0/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[15\]/B  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[15\]/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_count\[2\]/CLK  CORESPI_0/USPI/UCC/spi_clk_count\[2\]/Q  CORESPI_0/USPI/UCC/spi_clk_count_RNI0N89\[2\]/B  CORESPI_0/USPI/UCC/spi_clk_count_RNI0N89\[2\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNI2MBC\[3\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNI2MBC\[3\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNI5MEF\[4\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNI5MEF\[4\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNI9NHI\[5\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNI9NHI\[5\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO_0\[7\]/B  CORESPI_0/USPI/UCC/spi_clk_count_RNO_0\[7\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[7\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[7\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[26\]/CLK  BUS_INTERFACE_0/modulator/count\[26\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_83/C  BUS_INTERFACE_0/modulator/un3_count_1_I_83/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_84/C  BUS_INTERFACE_0/modulator/un3_count_1_I_84/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i/A  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_3/A  BUS_INTERFACE_0/modulator/un3_count_1_G_3/Y  BUS_INTERFACE_0/modulator/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[3\]/CLK  BUS_INTERFACE_0/hit_count\[3\]/Q  BUS_INTERFACE_0/hit_count_RNIVNNQ\[4\]/B  BUS_INTERFACE_0/hit_count_RNIVNNQ\[4\]/Y  BUS_INTERFACE_0/hit_count_RNI2KFL1\[5\]/C  BUS_INTERFACE_0/hit_count_RNI2KFL1\[5\]/Y  BUS_INTERFACE_0/hit_count_RNISVUA3\[2\]/A  BUS_INTERFACE_0/hit_count_RNISVUA3\[2\]/Y  BUS_INTERFACE_0/hit_count_RNO\[8\]/B  BUS_INTERFACE_0/hit_count_RNO\[8\]/Y  BUS_INTERFACE_0/hit_count\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/empty_out_RNIC46L/B  CORESPI_0/USPI/URXF/empty_out_RNIC46L/Y  CORESPI_0/USPI/URXF/un1_counter_q_m14_0/B  CORESPI_0/USPI/URXF/un1_counter_q_m14_0/Y  CORESPI_0/USPI/URXF/counter_q_RNO\[3\]/B  CORESPI_0/USPI/URXF/counter_q_RNO\[3\]/Y  CORESPI_0/USPI/URXF/counter_q\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/empty_out_RNIC46L/B  CORESPI_0/USPI/URXF/empty_out_RNIC46L/Y  CORESPI_0/USPI/URXF/un1_counter_q_m12_0/B  CORESPI_0/USPI/URXF/un1_counter_q_m12_0/Y  CORESPI_0/USPI/URXF/counter_q_RNO\[4\]/B  CORESPI_0/USPI/URXF/counter_q_RNO\[4\]/Y  CORESPI_0/USPI/URXF/counter_q\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/empty_out_RNIC46L/B  CORESPI_0/USPI/URXF/empty_out_RNIC46L/Y  CORESPI_0/USPI/URXF/un1_counter_q_m18_0/B  CORESPI_0/USPI/URXF/un1_counter_q_m18_0/Y  CORESPI_0/USPI/URXF/counter_q_RNO\[1\]/B  CORESPI_0/USPI/URXF/counter_q_RNO\[1\]/Y  CORESPI_0/USPI/URXF/counter_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[18\]/CLK  BUS_INTERFACE_0/p1/count\[18\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_60/A  BUS_INTERFACE_0/p1/un3_count_1_I_60/Y  BUS_INTERFACE_0/p1/un3_count_1_I_66/A  BUS_INTERFACE_0/p1/un3_count_1_I_66/Y  BUS_INTERFACE_0/p1/un3_count_1_I_69/C  BUS_INTERFACE_0/p1/un3_count_1_I_69/Y  BUS_INTERFACE_0/p1/un3_count_1_I_70/A  BUS_INTERFACE_0/p1/un3_count_1_I_70/Y  BUS_INTERFACE_0/p1/count\[23\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[18\]/CLK  BUS_INTERFACE_0/p1/count\[18\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_60/A  BUS_INTERFACE_0/p1/un3_count_1_I_60/Y  BUS_INTERFACE_0/p1/un3_count_1_I_75/A  BUS_INTERFACE_0/p1/un3_count_1_I_75/Y  BUS_INTERFACE_0/p1/un3_count_1_I_76/C  BUS_INTERFACE_0/p1/un3_count_1_I_76/Y  BUS_INTERFACE_0/p1/un3_count_1_I_77/A  BUS_INTERFACE_0/p1/un3_count_1_I_77/Y  BUS_INTERFACE_0/p1/count\[25\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[18\]/CLK  BUS_INTERFACE_0/p1/count\[18\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_60/A  BUS_INTERFACE_0/p1/un3_count_1_I_60/Y  BUS_INTERFACE_0/p1/un3_count_1_I_79/A  BUS_INTERFACE_0/p1/un3_count_1_I_79/Y  BUS_INTERFACE_0/p1/un3_count_1_I_81/C  BUS_INTERFACE_0/p1/un3_count_1_I_81/Y  BUS_INTERFACE_0/p1/un3_count_1_I_82/A  BUS_INTERFACE_0/p1/un3_count_1_I_82/Y  BUS_INTERFACE_0/p1/count\[26\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[18\]/CLK  BUS_INTERFACE_0/p/count\[18\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_60/A  BUS_INTERFACE_0/p/un3_count_1_I_60/Y  BUS_INTERFACE_0/p/un3_count_1_I_66/A  BUS_INTERFACE_0/p/un3_count_1_I_66/Y  BUS_INTERFACE_0/p/un3_count_1_I_69/C  BUS_INTERFACE_0/p/un3_count_1_I_69/Y  BUS_INTERFACE_0/p/un3_count_1_I_70/A  BUS_INTERFACE_0/p/un3_count_1_I_70/Y  BUS_INTERFACE_0/p/count\[23\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[18\]/CLK  BUS_INTERFACE_0/p/count\[18\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_60/A  BUS_INTERFACE_0/p/un3_count_1_I_60/Y  BUS_INTERFACE_0/p/un3_count_1_I_75/A  BUS_INTERFACE_0/p/un3_count_1_I_75/Y  BUS_INTERFACE_0/p/un3_count_1_I_76/C  BUS_INTERFACE_0/p/un3_count_1_I_76/Y  BUS_INTERFACE_0/p/un3_count_1_I_77/A  BUS_INTERFACE_0/p/un3_count_1_I_77/Y  BUS_INTERFACE_0/p/count\[25\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[18\]/CLK  BUS_INTERFACE_0/p/count\[18\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_60/A  BUS_INTERFACE_0/p/un3_count_1_I_60/Y  BUS_INTERFACE_0/p/un3_count_1_I_79/A  BUS_INTERFACE_0/p/un3_count_1_I_79/Y  BUS_INTERFACE_0/p/un3_count_1_I_81/C  BUS_INTERFACE_0/p/un3_count_1_I_81/Y  BUS_INTERFACE_0/p/un3_count_1_I_82/A  BUS_INTERFACE_0/p/un3_count_1_I_82/Y  BUS_INTERFACE_0/p/count\[26\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[23\]/CLK  BUS_INTERFACE_0/p3/count\[23\]/Q  BUS_INTERFACE_0/p3/count_RNIC8J91\[31\]/C  BUS_INTERFACE_0/p3/count_RNIC8J91\[31\]/Y  BUS_INTERFACE_0/p3/count_RNI7U752\[13\]/C  BUS_INTERFACE_0/p3/count_RNI7U752\[13\]/Y  BUS_INTERFACE_0/p3/count_RNIBRKS3\[13\]/C  BUS_INTERFACE_0/p3/count_RNIBRKS3\[13\]/Y  BUS_INTERFACE_0/p3/count_RNIGBUK8\[13\]/B  BUS_INTERFACE_0/p3/count_RNIGBUK8\[13\]/Y  BUS_INTERFACE_0/p3/pwm_RNO/B  BUS_INTERFACE_0/p3/pwm_RNO/Y  BUS_INTERFACE_0/p3/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[9\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[9\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNINL0T\[9\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNINL0T\[9\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJE592_0\[9\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJE592_0\[9\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_1\[12\]/S  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_1\[12\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/C  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitcnt\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitcnt\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIIO6O\[4\]/B  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIIO6O\[4\]/Y  CORESPI_0/USPI/UCC/SYNC1_stxs_txready_RNIK4IK2/B  CORESPI_0/USPI/UCC/SYNC1_stxs_txready_RNIK4IK2/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIH61Q3/C  CORESPI_0/USPI/UCC/clock_rx_q3_RNIH61Q3/Y  CORESPI_0/USPI/UCC/stxs_datareg\[31\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitcnt\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitcnt\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIIO6O\[4\]/B  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIIO6O\[4\]/Y  CORESPI_0/USPI/UCC/SYNC1_stxs_txready_RNIK4IK2/B  CORESPI_0/USPI/UCC/SYNC1_stxs_txready_RNIK4IK2/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIH61Q3_0/C  CORESPI_0/USPI/UCC/clock_rx_q3_RNIH61Q3_0/Y  CORESPI_0/USPI/UCC/stxs_datareg\[15\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[24\]/CLK  BUS_INTERFACE_0/p1/count\[24\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_83/A  BUS_INTERFACE_0/p1/un3_count_1_I_83/Y  BUS_INTERFACE_0/p1/un3_count_1_I_84/C  BUS_INTERFACE_0/p1/un3_count_1_I_84/Y  BUS_INTERFACE_0/p1/un3_count_1_G_0_1_i/A  BUS_INTERFACE_0/p1/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/p1/un3_count_1_G_3/A  BUS_INTERFACE_0/p1/un3_count_1_G_3/Y  BUS_INTERFACE_0/p1/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[24\]/CLK  BUS_INTERFACE_0/p/count\[24\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_83/A  BUS_INTERFACE_0/p/un3_count_1_I_83/Y  BUS_INTERFACE_0/p/un3_count_1_I_84/C  BUS_INTERFACE_0/p/un3_count_1_I_84/Y  BUS_INTERFACE_0/p/un3_count_1_G_0_1_i/A  BUS_INTERFACE_0/p/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/p/un3_count_1_G_3/A  BUS_INTERFACE_0/p/un3_count_1_G_3/Y  BUS_INTERFACE_0/p/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[25\]/CLK  BUS_INTERFACE_0/p1/count\[25\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_83/B  BUS_INTERFACE_0/p1/un3_count_1_I_83/Y  BUS_INTERFACE_0/p1/un3_count_1_I_84/C  BUS_INTERFACE_0/p1/un3_count_1_I_84/Y  BUS_INTERFACE_0/p1/un3_count_1_G_0_1_i/A  BUS_INTERFACE_0/p1/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/p1/un3_count_1_G_3/A  BUS_INTERFACE_0/p1/un3_count_1_G_3/Y  BUS_INTERFACE_0/p1/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[25\]/CLK  BUS_INTERFACE_0/p/count\[25\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_83/B  BUS_INTERFACE_0/p/un3_count_1_I_83/Y  BUS_INTERFACE_0/p/un3_count_1_I_84/C  BUS_INTERFACE_0/p/un3_count_1_I_84/Y  BUS_INTERFACE_0/p/un3_count_1_G_0_1_i/A  BUS_INTERFACE_0/p/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/p/un3_count_1_G_3/A  BUS_INTERFACE_0/p/un3_count_1_G_3/Y  BUS_INTERFACE_0/p/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_lastbit/CLK  CORESPI_0/USPI/UCC/stxs_lastbit/Q  CORESPI_0/USPI/UCC/mtx_lastbit_RNI34FG/B  CORESPI_0/USPI/UCC/mtx_lastbit_RNI34FG/Y  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1_1/A  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1_1/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[6\]/B  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[6\]/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[1\]/CLK  BUS_INTERFACE_0/modulator/count\[1\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_10/B  BUS_INTERFACE_0/modulator/un3_count_1_I_10/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_19/A  BUS_INTERFACE_0/modulator/un3_count_1_I_19/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_20/A  BUS_INTERFACE_0/modulator/un3_count_1_I_20/Y  BUS_INTERFACE_0/modulator/count_RNO\[7\]/C  BUS_INTERFACE_0/modulator/count_RNO\[7\]/Y  BUS_INTERFACE_0/modulator/count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[1\]/CLK  BUS_INTERFACE_0/modulator/count\[1\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_10/B  BUS_INTERFACE_0/modulator/un3_count_1_I_10/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_13/A  BUS_INTERFACE_0/modulator/un3_count_1_I_13/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_14/A  BUS_INTERFACE_0/modulator/un3_count_1_I_14/Y  BUS_INTERFACE_0/modulator/count_RNO\[5\]/C  BUS_INTERFACE_0/modulator/count_RNO\[5\]/Y  BUS_INTERFACE_0/modulator/count\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[13\]/CLK  BUS_INTERFACE_0/modulator/count\[13\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_104/A  BUS_INTERFACE_0/modulator/pwm6_0_I_104/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_106/B  BUS_INTERFACE_0/modulator/pwm6_0_I_106/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_107/B  BUS_INTERFACE_0/modulator/pwm6_0_I_107/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/C  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_direct/CLK  CORESPI_0/USPI/UCC/stxs_direct/Q  CORESPI_0/USPI/UCC/stxs_direct_RNIIUSE/A  CORESPI_0/USPI/UCC/stxs_direct_RNIIUSE/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIL01O/B  CORESPI_0/USPI/UCC/stxs_direct_RNIL01O/Y  CORESPI_0/USPI/UCC/stxs_state_RNIP3OJ1/A  CORESPI_0/USPI/UCC/stxs_state_RNIP3OJ1/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[8\]/S  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[8\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/Q  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_2\[0\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_2\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNO_2\[0\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNO_2\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNO\[0\]/C  CoreUARTapb_0/uUART/make_RX/rx_state_RNO\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[19\]/CLK  BUS_INTERFACE_0/hit_count\[19\]/Q  BUS_INTERFACE_0/hit_count_RNIIAG41\[16\]/B  BUS_INTERFACE_0/hit_count_RNIIAG41\[16\]/Y  BUS_INTERFACE_0/hit_count_RNIIUJD3\[16\]/A  BUS_INTERFACE_0/hit_count_RNIIUJD3\[16\]/Y  BUS_INTERFACE_0/hit_count_RNIINI58\[16\]/A  BUS_INTERFACE_0/hit_count_RNIINI58\[16\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[25\]/B  BUS_INTERFACE_0/hit_count_RNO_0\[25\]/Y  BUS_INTERFACE_0/hit_count_RNO\[25\]/B  BUS_INTERFACE_0/hit_count_RNO\[25\]/Y  BUS_INTERFACE_0/hit_count\[25\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[31\]/CLK  BUS_INTERFACE_0/modulator/count\[31\]/Q  BUS_INTERFACE_0/modulator/count_RNI3MID\[31\]/B  BUS_INTERFACE_0/modulator/count_RNI3MID\[31\]/Y  BUS_INTERFACE_0/modulator/count_RNI9D3R\[19\]/A  BUS_INTERFACE_0/modulator/count_RNI9D3R\[19\]/Y  BUS_INTERFACE_0/modulator/count_RNI20SL2\[10\]/A  BUS_INTERFACE_0/modulator/count_RNI20SL2\[10\]/Y  BUS_INTERFACE_0/modulator/count_RNO\[0\]/B  BUS_INTERFACE_0/modulator/count_RNO\[0\]/Y  BUS_INTERFACE_0/modulator/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[8\]/CLK  BUS_INTERFACE_0/p1/count\[8\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_124/A  BUS_INTERFACE_0/p1/pwm6_0_I_124/Y  BUS_INTERFACE_0/p1/pwm6_0_G_5/A  BUS_INTERFACE_0/p1/pwm6_0_G_5/Y  BUS_INTERFACE_0/p1/pwm6_0_G_8/A  BUS_INTERFACE_0/p1/pwm6_0_G_8/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/B  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[8\]/CLK  BUS_INTERFACE_0/p/count\[8\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_124/A  BUS_INTERFACE_0/p/pwm6_0_I_124/Y  BUS_INTERFACE_0/p/pwm6_0_G_5/A  BUS_INTERFACE_0/p/pwm6_0_G_5/Y  BUS_INTERFACE_0/p/pwm6_0_G_8/A  BUS_INTERFACE_0/p/pwm6_0_G_8/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/B  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth1\[16\]/CLK  BUS_INTERFACE_0/pulseWidth1\[16\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_87/A  BUS_INTERFACE_0/p/pwm6_0_I_87/Y  BUS_INTERFACE_0/p/pwm6_0_I_88/C  BUS_INTERFACE_0/p/pwm6_0_I_88/Y  BUS_INTERFACE_0/p/pwm6_0_I_95/A  BUS_INTERFACE_0/p/pwm6_0_I_95/Y  BUS_INTERFACE_0/p/pwm6_0_I_107/C  BUS_INTERFACE_0/p/pwm6_0_I_107/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/A  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth2\[16\]/CLK  BUS_INTERFACE_0/pulseWidth2\[16\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_87/A  BUS_INTERFACE_0/p1/pwm6_0_I_87/Y  BUS_INTERFACE_0/p1/pwm6_0_I_88/C  BUS_INTERFACE_0/p1/pwm6_0_I_88/Y  BUS_INTERFACE_0/p1/pwm6_0_I_95/A  BUS_INTERFACE_0/p1/pwm6_0_I_95/Y  BUS_INTERFACE_0/p1/pwm6_0_I_107/C  BUS_INTERFACE_0/p1/pwm6_0_I_107/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/A  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/PulseWidth\[8\]/CLK  BUS_INTERFACE_0/PulseWidth\[8\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_110/B  BUS_INTERFACE_0/modulator/pwm6_0_I_110/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_114/B  BUS_INTERFACE_0/modulator/pwm6_0_I_114/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_115/A  BUS_INTERFACE_0/modulator/pwm6_0_I_115/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_138/A  BUS_INTERFACE_0/modulator/pwm6_0_I_138/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/B  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[26\]/CLK  BUS_INTERFACE_0/p1/count\[26\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_83/C  BUS_INTERFACE_0/p1/un3_count_1_I_83/Y  BUS_INTERFACE_0/p1/un3_count_1_I_84/C  BUS_INTERFACE_0/p1/un3_count_1_I_84/Y  BUS_INTERFACE_0/p1/un3_count_1_G_0_1_i/A  BUS_INTERFACE_0/p1/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/p1/un3_count_1_G_3/A  BUS_INTERFACE_0/p1/un3_count_1_G_3/Y  BUS_INTERFACE_0/p1/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[26\]/CLK  BUS_INTERFACE_0/p/count\[26\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_83/C  BUS_INTERFACE_0/p/un3_count_1_I_83/Y  BUS_INTERFACE_0/p/un3_count_1_I_84/C  BUS_INTERFACE_0/p/un3_count_1_I_84/Y  BUS_INTERFACE_0/p/un3_count_1_G_0_1_i/A  BUS_INTERFACE_0/p/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/p/un3_count_1_G_3/A  BUS_INTERFACE_0/p/un3_count_1_G_3/Y  BUS_INTERFACE_0/p/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/counter_q\[4\]/CLK  CORESPI_0/USPI/UTXF/counter_q\[4\]/Q  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_29/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_29/Y  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_26/B  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_26/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1_RNIDTL64\[5\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_1_RNIDTL64\[5\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNIAK4L4\[4\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNIAK4L4\[4\]/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/B  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_count\[0\]/CLK  CORESPI_0/USPI/UCC/spi_clk_count\[0\]/Q  CORESPI_0/USPI/UCC/clk_div_val_reg_RNICS2C\[0\]/B  CORESPI_0/USPI/UCC/clk_div_val_reg_RNICS2C\[0\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIQQ5O\[1\]/C  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIQQ5O\[1\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISTBG1\[1\]/C  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISTBG1\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_next_RNO/B  CORESPI_0/USPI/UCC/spi_clk_next_RNO/Y  CORESPI_0/USPI/UCC/spi_clk_next/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clk_div_val_reg\[3\]/CLK  CORESPI_0/USPI/UCC/clk_div_val_reg\[3\]/Q  CORESPI_0/USPI/UCC/clk_div_val_reg_RNII23C\[3\]/A  CORESPI_0/USPI/UCC/clk_div_val_reg_RNII23C\[3\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISTBG1\[1\]/B  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISTBG1\[1\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/B  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/C  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[9\]/CLK  BUS_INTERFACE_0/modulator/count\[9\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_123/A  BUS_INTERFACE_0/modulator/pwm6_0_I_123/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_126/C  BUS_INTERFACE_0/modulator/pwm6_0_I_126/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_138/C  BUS_INTERFACE_0/modulator/pwm6_0_I_138/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/B  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIJL9S\[16\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIJL9S\[16\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIMTQL1\[16\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIMTQL1\[16\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[16\]/C  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[16\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[16\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[16\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[16\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[21\]/CLK  BUS_INTERFACE_0/p3/count\[21\]/Q  BUS_INTERFACE_0/p3/count_RNIPLMR\[22\]/B  BUS_INTERFACE_0/p3/count_RNIPLMR\[22\]/Y  BUS_INTERFACE_0/p3/count_RNI2NV03\[26\]/A  BUS_INTERFACE_0/p3/count_RNI2NV03\[26\]/Y  BUS_INTERFACE_0/p3/count_RNI97DT6\[15\]/A  BUS_INTERFACE_0/p3/count_RNI97DT6\[15\]/Y  BUS_INTERFACE_0/p3/count_RNICRV7B\[27\]/B  BUS_INTERFACE_0/p3/count_RNICRV7B\[27\]/Y  BUS_INTERFACE_0/p3/count_RNO_0\[29\]/B  BUS_INTERFACE_0/p3/count_RNO_0\[29\]/Y  BUS_INTERFACE_0/p3/count\[29\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[23\]/CLK  BUS_INTERFACE_0/p1/count\[23\]/Q  BUS_INTERFACE_0/p1/count_RNING2M\[31\]/A  BUS_INTERFACE_0/p1/count_RNING2M\[31\]/Y  BUS_INTERFACE_0/p1/count_RNICS1C1\[11\]/A  BUS_INTERFACE_0/p1/count_RNICS1C1\[11\]/Y  BUS_INTERFACE_0/p1/count_RNI2DD74\[11\]/A  BUS_INTERFACE_0/p1/count_RNI2DD74\[11\]/Y  BUS_INTERFACE_0/p1/count_RNO\[0\]/B  BUS_INTERFACE_0/p1/count_RNO\[0\]/Y  BUS_INTERFACE_0/p1/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[23\]/CLK  BUS_INTERFACE_0/p/count\[23\]/Q  BUS_INTERFACE_0/p/count_RNILBB6\[31\]/A  BUS_INTERFACE_0/p/count_RNILBB6\[31\]/Y  BUS_INTERFACE_0/p/count_RNI8IJC\[11\]/A  BUS_INTERFACE_0/p/count_RNI8IJC\[11\]/Y  BUS_INTERFACE_0/p/count_RNII8QH1\[11\]/A  BUS_INTERFACE_0/p/count_RNII8QH1\[11\]/Y  BUS_INTERFACE_0/p/count_RNO\[0\]/B  BUS_INTERFACE_0/p/count_RNO\[0\]/Y  BUS_INTERFACE_0/p/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[12\]/CLK  BUS_INTERFACE_0/modulator/count\[12\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_73/A  BUS_INTERFACE_0/modulator/pwm6_0_I_73/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_77/C  BUS_INTERFACE_0/modulator/pwm6_0_I_77/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_78/C  BUS_INTERFACE_0/modulator/pwm6_0_I_78/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/A  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_count\[7\]/CLK  CORESPI_0/USPI/UCC/spi_clk_count\[7\]/Q  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIQA3C\[7\]/A  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIQA3C\[7\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISUCG1\[5\]/B  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISUCG1\[5\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/A  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/C  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[9\]/CLK  BUS_INTERFACE_0/p1/count\[9\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_33/A  BUS_INTERFACE_0/p1/un3_count_1_I_33/Y  BUS_INTERFACE_0/p1/un3_count_1_I_42/B  BUS_INTERFACE_0/p1/un3_count_1_I_42/Y  BUS_INTERFACE_0/p1/un3_count_1_I_43/A  BUS_INTERFACE_0/p1/un3_count_1_I_43/Y  BUS_INTERFACE_0/p1/count_RNO\[15\]/C  BUS_INTERFACE_0/p1/count_RNO\[15\]/Y  BUS_INTERFACE_0/p1/count\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[9\]/CLK  BUS_INTERFACE_0/p/count\[9\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_33/A  BUS_INTERFACE_0/p/un3_count_1_I_33/Y  BUS_INTERFACE_0/p/un3_count_1_I_42/B  BUS_INTERFACE_0/p/un3_count_1_I_42/Y  BUS_INTERFACE_0/p/un3_count_1_I_43/A  BUS_INTERFACE_0/p/un3_count_1_I_43/Y  BUS_INTERFACE_0/p/count_RNO\[15\]/C  BUS_INTERFACE_0/p/count_RNO\[15\]/Y  BUS_INTERFACE_0/p/count\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[9\]/CLK  BUS_INTERFACE_0/modulator/count\[9\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_33/A  BUS_INTERFACE_0/modulator/un3_count_1_I_33/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_42/B  BUS_INTERFACE_0/modulator/un3_count_1_I_42/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_43/A  BUS_INTERFACE_0/modulator/un3_count_1_I_43/Y  BUS_INTERFACE_0/modulator/count_RNO\[15\]/C  BUS_INTERFACE_0/modulator/count_RNO\[15\]/Y  BUS_INTERFACE_0/modulator/count\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[2\]/CLK  BUS_INTERFACE_0/p1/count\[2\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_10/C  BUS_INTERFACE_0/p1/un3_count_1_I_10/Y  BUS_INTERFACE_0/p1/un3_count_1_I_19/A  BUS_INTERFACE_0/p1/un3_count_1_I_19/Y  BUS_INTERFACE_0/p1/un3_count_1_I_20/A  BUS_INTERFACE_0/p1/un3_count_1_I_20/Y  BUS_INTERFACE_0/p1/count_RNO\[7\]/C  BUS_INTERFACE_0/p1/count_RNO\[7\]/Y  BUS_INTERFACE_0/p1/count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[2\]/CLK  BUS_INTERFACE_0/p/count\[2\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_10/C  BUS_INTERFACE_0/p/un3_count_1_I_10/Y  BUS_INTERFACE_0/p/un3_count_1_I_19/A  BUS_INTERFACE_0/p/un3_count_1_I_19/Y  BUS_INTERFACE_0/p/un3_count_1_I_20/A  BUS_INTERFACE_0/p/un3_count_1_I_20/Y  BUS_INTERFACE_0/p/count_RNO\[7\]/C  BUS_INTERFACE_0/p/count_RNO\[7\]/Y  BUS_INTERFACE_0/p/count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/PulseWidth\[9\]/CLK  BUS_INTERFACE_0/PulseWidth\[9\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_112/B  BUS_INTERFACE_0/modulator/pwm6_0_I_112/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_114/A  BUS_INTERFACE_0/modulator/pwm6_0_I_114/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_115/A  BUS_INTERFACE_0/modulator/pwm6_0_I_115/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_138/A  BUS_INTERFACE_0/modulator/pwm6_0_I_138/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/B  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/counter_q\[0\]/CLK  CORESPI_0/USPI/UTXF/counter_q\[0\]/Q  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_17/A  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_17/Y  CORESPI_0/USPI/UTXF/counter_q_RNI8FJK4\[0\]/A  CORESPI_0/USPI/UTXF/counter_q_RNI8FJK4\[0\]/Y  CORESPI_0/USPI/UTXF/counter_q_RNIK8105\[0\]/A  CORESPI_0/USPI/UTXF/counter_q_RNIK8105\[0\]/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_0/B  CORESPI_0/USPI/UTXF/empty_out_RNO_0/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/A  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/PulseWidth\[1\]/CLK  BUS_INTERFACE_0/PulseWidth\[1\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_131/A  BUS_INTERFACE_0/modulator/pwm6_0_I_131/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_136/A  BUS_INTERFACE_0/modulator/pwm6_0_I_136/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_137/A  BUS_INTERFACE_0/modulator/pwm6_0_I_137/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_138/B  BUS_INTERFACE_0/modulator/pwm6_0_I_138/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/B  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/PulseWidth\[3\]/CLK  BUS_INTERFACE_0/PulseWidth\[3\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_132/B  BUS_INTERFACE_0/modulator/pwm6_0_I_132/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_136/C  BUS_INTERFACE_0/modulator/pwm6_0_I_136/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_137/A  BUS_INTERFACE_0/modulator/pwm6_0_I_137/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_138/B  BUS_INTERFACE_0/modulator/pwm6_0_I_138/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/B  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/full_out/CLK  CORESPI_0/USPI/UTXF/full_out/Q  CORESPI_0/USPI/UTXF/full_out_RNIKLB71/B  CORESPI_0/USPI/UTXF/full_out_RNIKLB71/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe0_0_0/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe0_0_0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[15\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/full_out/CLK  CORESPI_0/USPI/UTXF/full_out/Q  CORESPI_0/USPI/UTXF/full_out_RNIKLB71/B  CORESPI_0/USPI/UTXF/full_out_RNIKLB71/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe0_0_0/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe0_0_0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__0\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/full_out/CLK  CORESPI_0/USPI/UTXF/full_out/Q  CORESPI_0/USPI/UTXF/full_out_RNIKLB71/B  CORESPI_0/USPI/UTXF/full_out_RNIKLB71/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe0_0_0/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe0_0_0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_lastbit/CLK  CORESPI_0/USPI/UCC/mtx_lastbit/Q  CORESPI_0/USPI/UCC/mtx_lastbit_RNI34FG/A  CORESPI_0/USPI/UCC/mtx_lastbit_RNI34FG/Y  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1_0/A  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1_0/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[15\]/B  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[15\]/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/Q  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_2\[0\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_2\[0\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNIDMF41\[3\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNIDMF41\[3\]/Y  CoreUARTapb_0/uUART/make_RX/last_bit\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/Q  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_2\[0\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_2\[0\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNIDMF41\[3\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNIDMF41\[3\]/Y  CoreUARTapb_0/uUART/make_RX/last_bit\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/Q  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_2\[0\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_2\[0\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNIDMF41\[3\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNIDMF41\[3\]/Y  CoreUARTapb_0/uUART/make_RX/last_bit\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/Q  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_2\[0\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_2\[0\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNIDMF41\[3\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNIDMF41\[3\]/Y  CoreUARTapb_0/uUART/make_RX/last_bit\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[1\]/CLK  BUS_INTERFACE_0/modulator/count\[1\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_67/B  BUS_INTERFACE_0/modulator/un3_count_1_I_67/Y  BUS_INTERFACE_0/modulator/un3_count_1_G/B  BUS_INTERFACE_0/modulator/un3_count_1_G/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_69/A  BUS_INTERFACE_0/modulator/un3_count_1_I_69/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_70/A  BUS_INTERFACE_0/modulator/un3_count_1_I_70/Y  BUS_INTERFACE_0/modulator/count\[23\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/empty_out/CLK  CORESPI_0/USPI/URXF/empty_out/Q  CORESPI_0/USPI/URXF/empty_out_RNIEE5J1/B  CORESPI_0/USPI/URXF/empty_out_RNIEE5J1/Y  CORESPI_0/USPI/URXF/rd_pointer_q_RNITGCG2\[1\]/A  CORESPI_0/USPI/URXF/rd_pointer_q_RNITGCG2\[1\]/Y  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_1/B  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_1/Y  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_10/B  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_10/Y  CORESPI_0/USPI/URXF/rd_pointer_q_RNIVK6N5\[1\]/A  CORESPI_0/USPI/URXF/rd_pointer_q_RNIVK6N5\[1\]/Y  CORESPI_0/USPI/URXF/rd_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth1\[15\]/CLK  BUS_INTERFACE_0/pulseWidth1\[15\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_82/B  BUS_INTERFACE_0/p/pwm6_0_I_82/Y  BUS_INTERFACE_0/p/pwm6_0_I_83/A  BUS_INTERFACE_0/p/pwm6_0_I_83/Y  BUS_INTERFACE_0/p/pwm6_0_I_84/A  BUS_INTERFACE_0/p/pwm6_0_I_84/Y  BUS_INTERFACE_0/p/pwm6_0_I_107/A  BUS_INTERFACE_0/p/pwm6_0_I_107/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/A  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth2\[15\]/CLK  BUS_INTERFACE_0/pulseWidth2\[15\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_82/B  BUS_INTERFACE_0/p1/pwm6_0_I_82/Y  BUS_INTERFACE_0/p1/pwm6_0_I_83/A  BUS_INTERFACE_0/p1/pwm6_0_I_83/Y  BUS_INTERFACE_0/p1/pwm6_0_I_84/A  BUS_INTERFACE_0/p1/pwm6_0_I_84/Y  BUS_INTERFACE_0/p1/pwm6_0_I_107/A  BUS_INTERFACE_0/p1/pwm6_0_I_107/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/A  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/full_out/CLK  CORESPI_0/USPI/UTXF/full_out/Q  CORESPI_0/USPI/UTXF/full_out_RNIKLB71/B  CORESPI_0/USPI/UTXF/full_out_RNIKLB71/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[31\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/full_out/CLK  CORESPI_0/USPI/UTXF/full_out/Q  CORESPI_0/USPI/UTXF/full_out_RNIKLB71/B  CORESPI_0/USPI/UTXF/full_out_RNIKLB71/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[31\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/full_out/CLK  CORESPI_0/USPI/UTXF/full_out/Q  CORESPI_0/USPI/UTXF/full_out_RNIKLB71/B  CORESPI_0/USPI/UTXF/full_out_RNIKLB71/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe0/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[31\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/full_out/CLK  CORESPI_0/USPI/UTXF/full_out/Q  CORESPI_0/USPI/UTXF/full_out_RNIKLB71/B  CORESPI_0/USPI/UTXF/full_out_RNIKLB71/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[30\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/full_out/CLK  CORESPI_0/USPI/UTXF/full_out/Q  CORESPI_0/USPI/UTXF/full_out_RNIKLB71/B  CORESPI_0/USPI/UTXF/full_out_RNIKLB71/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[29\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/full_out/CLK  CORESPI_0/USPI/UTXF/full_out/Q  CORESPI_0/USPI/UTXF/full_out_RNIKLB71/B  CORESPI_0/USPI/UTXF/full_out_RNIKLB71/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[28\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/full_out/CLK  CORESPI_0/USPI/UTXF/full_out/Q  CORESPI_0/USPI/UTXF/full_out_RNIKLB71/B  CORESPI_0/USPI/UTXF/full_out_RNIKLB71/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[27\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/full_out/CLK  CORESPI_0/USPI/UTXF/full_out/Q  CORESPI_0/USPI/UTXF/full_out_RNIKLB71/B  CORESPI_0/USPI/UTXF/full_out_RNIKLB71/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[9\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/full_out/CLK  CORESPI_0/USPI/UTXF/full_out/Q  CORESPI_0/USPI/UTXF/full_out_RNIKLB71/B  CORESPI_0/USPI/UTXF/full_out_RNIKLB71/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[8\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/full_out/CLK  CORESPI_0/USPI/UTXF/full_out/Q  CORESPI_0/USPI/UTXF/full_out_RNIKLB71/B  CORESPI_0/USPI/UTXF/full_out_RNIKLB71/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/full_out/CLK  CORESPI_0/USPI/UTXF/full_out/Q  CORESPI_0/USPI/UTXF/full_out_RNIKLB71/B  CORESPI_0/USPI/UTXF/full_out_RNIKLB71/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[6\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/full_out/CLK  CORESPI_0/USPI/UTXF/full_out/Q  CORESPI_0/USPI/UTXF/full_out_RNIKLB71/B  CORESPI_0/USPI/UTXF/full_out_RNIKLB71/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[5\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/full_out/CLK  CORESPI_0/USPI/UTXF/full_out/Q  CORESPI_0/USPI/UTXF/full_out_RNIKLB71/B  CORESPI_0/USPI/UTXF/full_out_RNIKLB71/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/full_out/CLK  CORESPI_0/USPI/UTXF/full_out/Q  CORESPI_0/USPI/UTXF/full_out_RNIKLB71/B  CORESPI_0/USPI/UTXF/full_out_RNIKLB71/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/full_out/CLK  CORESPI_0/USPI/UTXF/full_out/Q  CORESPI_0/USPI/UTXF/full_out_RNIKLB71/B  CORESPI_0/USPI/UTXF/full_out_RNIKLB71/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/full_out/CLK  CORESPI_0/USPI/UTXF/full_out/Q  CORESPI_0/USPI/UTXF/full_out_RNIKLB71/B  CORESPI_0/USPI/UTXF/full_out_RNIKLB71/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/full_out/CLK  CORESPI_0/USPI/UTXF/full_out/Q  CORESPI_0/USPI/UTXF/full_out_RNIKLB71/B  CORESPI_0/USPI/UTXF/full_out_RNIKLB71/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__0\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/full_out/CLK  CORESPI_0/USPI/UTXF/full_out/Q  CORESPI_0/USPI/UTXF/full_out_RNIKLB71/B  CORESPI_0/USPI/UTXF/full_out_RNIKLB71/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/full_out/CLK  CORESPI_0/USPI/UTXF/full_out/Q  CORESPI_0/USPI/UTXF/full_out_RNIKLB71/B  CORESPI_0/USPI/UTXF/full_out_RNIKLB71/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[30\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/full_out/CLK  CORESPI_0/USPI/UTXF/full_out/Q  CORESPI_0/USPI/UTXF/full_out_RNIKLB71/B  CORESPI_0/USPI/UTXF/full_out_RNIKLB71/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[29\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/full_out/CLK  CORESPI_0/USPI/UTXF/full_out/Q  CORESPI_0/USPI/UTXF/full_out_RNIKLB71/B  CORESPI_0/USPI/UTXF/full_out_RNIKLB71/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[28\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/full_out/CLK  CORESPI_0/USPI/UTXF/full_out/Q  CORESPI_0/USPI/UTXF/full_out_RNIKLB71/B  CORESPI_0/USPI/UTXF/full_out_RNIKLB71/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[27\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/full_out/CLK  CORESPI_0/USPI/UTXF/full_out/Q  CORESPI_0/USPI/UTXF/full_out_RNIKLB71/B  CORESPI_0/USPI/UTXF/full_out_RNIKLB71/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[26\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/full_out/CLK  CORESPI_0/USPI/UTXF/full_out/Q  CORESPI_0/USPI/UTXF/full_out_RNIKLB71/B  CORESPI_0/USPI/UTXF/full_out_RNIKLB71/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[25\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/full_out/CLK  CORESPI_0/USPI/UTXF/full_out/Q  CORESPI_0/USPI/UTXF/full_out_RNIKLB71/B  CORESPI_0/USPI/UTXF/full_out_RNIKLB71/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[24\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/full_out/CLK  CORESPI_0/USPI/UTXF/full_out/Q  CORESPI_0/USPI/UTXF/full_out_RNIKLB71/B  CORESPI_0/USPI/UTXF/full_out_RNIKLB71/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[23\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/full_out/CLK  CORESPI_0/USPI/UTXF/full_out/Q  CORESPI_0/USPI/UTXF/full_out_RNIKLB71/B  CORESPI_0/USPI/UTXF/full_out_RNIKLB71/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[22\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/full_out/CLK  CORESPI_0/USPI/UTXF/full_out/Q  CORESPI_0/USPI/UTXF/full_out_RNIKLB71/B  CORESPI_0/USPI/UTXF/full_out_RNIKLB71/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[21\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/full_out/CLK  CORESPI_0/USPI/UTXF/full_out/Q  CORESPI_0/USPI/UTXF/full_out_RNIKLB71/B  CORESPI_0/USPI/UTXF/full_out_RNIKLB71/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[20\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/full_out/CLK  CORESPI_0/USPI/UTXF/full_out/Q  CORESPI_0/USPI/UTXF/full_out_RNIKLB71/B  CORESPI_0/USPI/UTXF/full_out_RNIKLB71/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[19\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/full_out/CLK  CORESPI_0/USPI/UTXF/full_out/Q  CORESPI_0/USPI/UTXF/full_out_RNIKLB71/B  CORESPI_0/USPI/UTXF/full_out_RNIKLB71/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[18\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/full_out/CLK  CORESPI_0/USPI/UTXF/full_out/Q  CORESPI_0/USPI/UTXF/full_out_RNIKLB71/B  CORESPI_0/USPI/UTXF/full_out_RNIKLB71/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[17\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/full_out/CLK  CORESPI_0/USPI/UTXF/full_out/Q  CORESPI_0/USPI/UTXF/full_out_RNIKLB71/B  CORESPI_0/USPI/UTXF/full_out_RNIKLB71/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[16\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/full_out/CLK  CORESPI_0/USPI/UTXF/full_out/Q  CORESPI_0/USPI/UTXF/full_out_RNIKLB71/B  CORESPI_0/USPI/UTXF/full_out_RNIKLB71/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe0/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[30\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/full_out/CLK  CORESPI_0/USPI/UTXF/full_out/Q  CORESPI_0/USPI/UTXF/full_out_RNIKLB71/B  CORESPI_0/USPI/UTXF/full_out_RNIKLB71/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe0/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[29\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/full_out/CLK  CORESPI_0/USPI/UTXF/full_out/Q  CORESPI_0/USPI/UTXF/full_out_RNIKLB71/B  CORESPI_0/USPI/UTXF/full_out_RNIKLB71/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe0/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[28\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/full_out/CLK  CORESPI_0/USPI/UTXF/full_out/Q  CORESPI_0/USPI/UTXF/full_out_RNIKLB71/B  CORESPI_0/USPI/UTXF/full_out_RNIKLB71/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe0/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[27\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/full_out/CLK  CORESPI_0/USPI/UTXF/full_out/Q  CORESPI_0/USPI/UTXF/full_out_RNIKLB71/B  CORESPI_0/USPI/UTXF/full_out_RNIKLB71/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe0/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[26\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/full_out/CLK  CORESPI_0/USPI/UTXF/full_out/Q  CORESPI_0/USPI/UTXF/full_out_RNIKLB71/B  CORESPI_0/USPI/UTXF/full_out_RNIKLB71/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe0/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[25\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/full_out/CLK  CORESPI_0/USPI/UTXF/full_out/Q  CORESPI_0/USPI/UTXF/full_out_RNIKLB71/B  CORESPI_0/USPI/UTXF/full_out_RNIKLB71/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe0/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[24\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/full_out/CLK  CORESPI_0/USPI/UTXF/full_out/Q  CORESPI_0/USPI/UTXF/full_out_RNIKLB71/B  CORESPI_0/USPI/UTXF/full_out_RNIKLB71/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe0/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[23\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/full_out/CLK  CORESPI_0/USPI/UTXF/full_out/Q  CORESPI_0/USPI/UTXF/full_out_RNIKLB71/B  CORESPI_0/USPI/UTXF/full_out_RNIKLB71/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe0/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[22\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/full_out/CLK  CORESPI_0/USPI/UTXF/full_out/Q  CORESPI_0/USPI/UTXF/full_out_RNIKLB71/B  CORESPI_0/USPI/UTXF/full_out_RNIKLB71/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe0/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[21\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/full_out/CLK  CORESPI_0/USPI/UTXF/full_out/Q  CORESPI_0/USPI/UTXF/full_out_RNIKLB71/B  CORESPI_0/USPI/UTXF/full_out_RNIKLB71/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe0/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[20\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/full_out/CLK  CORESPI_0/USPI/UTXF/full_out/Q  CORESPI_0/USPI/UTXF/full_out_RNIKLB71/B  CORESPI_0/USPI/UTXF/full_out_RNIKLB71/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe0/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[19\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/full_out/CLK  CORESPI_0/USPI/UTXF/full_out/Q  CORESPI_0/USPI/UTXF/full_out_RNIKLB71/B  CORESPI_0/USPI/UTXF/full_out_RNIKLB71/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe0/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[18\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/full_out/CLK  CORESPI_0/USPI/UTXF/full_out/Q  CORESPI_0/USPI/UTXF/full_out_RNIKLB71/B  CORESPI_0/USPI/UTXF/full_out_RNIKLB71/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe0/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[17\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/full_out/CLK  CORESPI_0/USPI/UTXF/full_out/Q  CORESPI_0/USPI/UTXF/full_out_RNIKLB71/B  CORESPI_0/USPI/UTXF/full_out_RNIKLB71/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe0/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[16\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/Q  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_2\[0\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_2\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNO_0\[1\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNO_0\[1\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNO\[1\]/A  CoreUARTapb_0/uUART/make_RX/rx_state_RNO\[1\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[3\]/CLK  BUS_INTERFACE_0/modulator/count\[3\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_G_2/C  BUS_INTERFACE_0/modulator/un3_count_1_G_2/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_19/B  BUS_INTERFACE_0/modulator/un3_count_1_I_19/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_20/A  BUS_INTERFACE_0/modulator/un3_count_1_I_20/Y  BUS_INTERFACE_0/modulator/count_RNO\[7\]/C  BUS_INTERFACE_0/modulator/count_RNO\[7\]/Y  BUS_INTERFACE_0/modulator/count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[3\]/CLK  BUS_INTERFACE_0/p1/count\[3\]/Q  BUS_INTERFACE_0/p1/un3_count_1_G_2/C  BUS_INTERFACE_0/p1/un3_count_1_G_2/Y  BUS_INTERFACE_0/p1/un3_count_1_I_19/B  BUS_INTERFACE_0/p1/un3_count_1_I_19/Y  BUS_INTERFACE_0/p1/un3_count_1_I_20/A  BUS_INTERFACE_0/p1/un3_count_1_I_20/Y  BUS_INTERFACE_0/p1/count_RNO\[7\]/C  BUS_INTERFACE_0/p1/count_RNO\[7\]/Y  BUS_INTERFACE_0/p1/count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[3\]/CLK  BUS_INTERFACE_0/p/count\[3\]/Q  BUS_INTERFACE_0/p/un3_count_1_G_2/C  BUS_INTERFACE_0/p/un3_count_1_G_2/Y  BUS_INTERFACE_0/p/un3_count_1_I_19/B  BUS_INTERFACE_0/p/un3_count_1_I_19/Y  BUS_INTERFACE_0/p/un3_count_1_I_20/A  BUS_INTERFACE_0/p/un3_count_1_I_20/Y  BUS_INTERFACE_0/p/count_RNO\[7\]/C  BUS_INTERFACE_0/p/count_RNO\[7\]/Y  BUS_INTERFACE_0/p/count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[15\]/CLK  BUS_INTERFACE_0/modulator/count\[15\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_70/A  BUS_INTERFACE_0/modulator/pwm6_0_I_70/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_76/C  BUS_INTERFACE_0/modulator/pwm6_0_I_76/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_78/B  BUS_INTERFACE_0/modulator/pwm6_0_I_78/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/A  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/clr_txfifo/CLK  CORESPI_0/USPI/URF/clr_txfifo/Q  CORESPI_0/USPI/UTXF/full_out_RNI0FPI1_0/B  CORESPI_0/USPI/UTXF/full_out_RNI0FPI1_0/Y  CORESPI_0/USPI/UTXF/full_out_RNIF3JT1/A  CORESPI_0/USPI/UTXF/full_out_RNIF3JT1/Y  CORESPI_0/USPI/UTXF/wr_pointer_q_RNO\[0\]/A  CORESPI_0/USPI/UTXF/wr_pointer_q_RNO\[0\]/Y  CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/clr_txfifo/CLK  CORESPI_0/USPI/URF/clr_txfifo/Q  CORESPI_0/USPI/UTXF/full_out_RNI0FPI1_0/B  CORESPI_0/USPI/UTXF/full_out_RNI0FPI1_0/Y  CORESPI_0/USPI/UTXF/full_out_RNIF3JT1/A  CORESPI_0/USPI/UTXF/full_out_RNIF3JT1/Y  CORESPI_0/USPI/UTXF/wr_pointer_q_RNO\[1\]/A  CORESPI_0/USPI/UTXF/wr_pointer_q_RNO\[1\]/Y  CORESPI_0/USPI/UTXF/wr_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[7\]/CLK  BUS_INTERFACE_0/p2/count\[7\]/Q  BUS_INTERFACE_0/p2/count_RNITATB\[6\]/B  BUS_INTERFACE_0/p2/count_RNITATB\[6\]/Y  BUS_INTERFACE_0/p2/count_RNIH3PT\[6\]/A  BUS_INTERFACE_0/p2/count_RNIH3PT\[6\]/Y  BUS_INTERFACE_0/p2/count_n1_i_a3_0_0/A  BUS_INTERFACE_0/p2/count_n1_i_a3_0_0/Y  BUS_INTERFACE_0/p2/count_n1_i_a3_0/B  BUS_INTERFACE_0/p2/count_n1_i_a3_0/Y  BUS_INTERFACE_0/p2/count_RNO\[1\]/C  BUS_INTERFACE_0/p2/count_RNO\[1\]/Y  BUS_INTERFACE_0/p2/count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[15\]/CLK  BUS_INTERFACE_0/p1/count\[15\]/Q  BUS_INTERFACE_0/p1/count_RNI6SLN\[30\]/A  BUS_INTERFACE_0/p1/count_RNI6SLN\[30\]/Y  BUS_INTERFACE_0/p1/count_RNIAS2J3\[6\]/B  BUS_INTERFACE_0/p1/count_RNIAS2J3\[6\]/Y  BUS_INTERFACE_0/p1/count_RNO\[7\]/A  BUS_INTERFACE_0/p1/count_RNO\[7\]/Y  BUS_INTERFACE_0/p1/count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[15\]/CLK  BUS_INTERFACE_0/p/count\[15\]/Q  BUS_INTERFACE_0/p/count_RNI2KAC\[30\]/A  BUS_INTERFACE_0/p/count_RNI2KAC\[30\]/Y  BUS_INTERFACE_0/p/count_RNIQPIH1\[6\]/B  BUS_INTERFACE_0/p/count_RNIQPIH1\[6\]/Y  BUS_INTERFACE_0/p/count_RNO\[7\]/A  BUS_INTERFACE_0/p/count_RNO\[7\]/Y  BUS_INTERFACE_0/p/count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/S  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/msrxs_strobe_RNO/C  CORESPI_0/USPI/UCC/msrxs_strobe_RNO/Y  CORESPI_0/USPI/UCC/msrxs_strobe/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[20\]/CLK  BUS_INTERFACE_0/hit_count\[20\]/Q  BUS_INTERFACE_0/hit_count_RNIUPJ41\[23\]/A  BUS_INTERFACE_0/hit_count_RNIUPJ41\[23\]/Y  BUS_INTERFACE_0/hit_count_RNIIUJD3\[16\]/B  BUS_INTERFACE_0/hit_count_RNIIUJD3\[16\]/Y  BUS_INTERFACE_0/hit_count_RNIINI58\[16\]/A  BUS_INTERFACE_0/hit_count_RNIINI58\[16\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[25\]/B  BUS_INTERFACE_0/hit_count_RNO_0\[25\]/Y  BUS_INTERFACE_0/hit_count_RNO\[25\]/B  BUS_INTERFACE_0/hit_count_RNO\[25\]/Y  BUS_INTERFACE_0/hit_count\[25\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[0\]/CLK  BUS_INTERFACE_0/hit_count\[0\]/Q  BUS_INTERFACE_0/hit_count_RNI7C381\[2\]/B  BUS_INTERFACE_0/hit_count_RNI7C381\[2\]/Y  BUS_INTERFACE_0/hit_count_RNI64R22\[4\]/C  BUS_INTERFACE_0/hit_count_RNI64R22\[4\]/Y  BUS_INTERFACE_0/hit_count_RNO\[4\]/A  BUS_INTERFACE_0/hit_count_RNO\[4\]/Y  BUS_INTERFACE_0/hit_count\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[14\]/CLK  BUS_INTERFACE_0/hit_count\[14\]/Q  BUS_INTERFACE_0/hit_count_RNI3V7I\[15\]/B  BUS_INTERFACE_0/hit_count_RNI3V7I\[15\]/Y  BUS_INTERFACE_0/hit_count_RNI2QF41\[12\]/C  BUS_INTERFACE_0/hit_count_RNI2QF41\[12\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[16\]/A  BUS_INTERFACE_0/hit_count_RNO_0\[16\]/Y  BUS_INTERFACE_0/hit_count_RNO\[16\]/B  BUS_INTERFACE_0/hit_count_RNO\[16\]/Y  BUS_INTERFACE_0/hit_count\[16\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/Q  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_2\[0\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_2\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO_0\[6\]/C  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO_0\[6\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO\[6\]/C  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO\[6\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/Q  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_2\[0\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_2\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO_0\[8\]/C  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO_0\[8\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO\[8\]/C  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO\[8\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[0\]/CLK  BUS_INTERFACE_0/hit_count\[0\]/Q  BUS_INTERFACE_0/hit_count_RNI7C381\[2\]/B  BUS_INTERFACE_0/hit_count_RNI7C381\[2\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[11\]/B  BUS_INTERFACE_0/hit_count_RNO_0\[11\]/Y  BUS_INTERFACE_0/hit_count_RNO\[11\]/A  BUS_INTERFACE_0/hit_count_RNO\[11\]/Y  BUS_INTERFACE_0/hit_count\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[21\]/CLK  BUS_INTERFACE_0/modulator/count\[21\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_71/A  BUS_INTERFACE_0/modulator/un3_count_1_I_71/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_72/B  BUS_INTERFACE_0/modulator/un3_count_1_I_72/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_73/C  BUS_INTERFACE_0/modulator/un3_count_1_I_73/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_74/A  BUS_INTERFACE_0/modulator/un3_count_1_I_74/Y  BUS_INTERFACE_0/modulator/count\[24\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[2\]/CLK  BUS_INTERFACE_0/p1/count\[2\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_67/C  BUS_INTERFACE_0/p1/un3_count_1_I_67/Y  BUS_INTERFACE_0/p1/un3_count_1_G/B  BUS_INTERFACE_0/p1/un3_count_1_G/Y  BUS_INTERFACE_0/p1/un3_count_1_I_69/A  BUS_INTERFACE_0/p1/un3_count_1_I_69/Y  BUS_INTERFACE_0/p1/un3_count_1_I_70/A  BUS_INTERFACE_0/p1/un3_count_1_I_70/Y  BUS_INTERFACE_0/p1/count\[23\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[2\]/CLK  BUS_INTERFACE_0/p1/count\[2\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_67/C  BUS_INTERFACE_0/p1/un3_count_1_I_67/Y  BUS_INTERFACE_0/p1/un3_count_1_G/B  BUS_INTERFACE_0/p1/un3_count_1_G/Y  BUS_INTERFACE_0/p1/un3_count_1_I_85/A  BUS_INTERFACE_0/p1/un3_count_1_I_85/Y  BUS_INTERFACE_0/p1/un3_count_1_I_86/A  BUS_INTERFACE_0/p1/un3_count_1_I_86/Y  BUS_INTERFACE_0/p1/count\[27\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[2\]/CLK  BUS_INTERFACE_0/p/count\[2\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_67/C  BUS_INTERFACE_0/p/un3_count_1_I_67/Y  BUS_INTERFACE_0/p/un3_count_1_G/B  BUS_INTERFACE_0/p/un3_count_1_G/Y  BUS_INTERFACE_0/p/un3_count_1_I_69/A  BUS_INTERFACE_0/p/un3_count_1_I_69/Y  BUS_INTERFACE_0/p/un3_count_1_I_70/A  BUS_INTERFACE_0/p/un3_count_1_I_70/Y  BUS_INTERFACE_0/p/count\[23\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[2\]/CLK  BUS_INTERFACE_0/p/count\[2\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_67/C  BUS_INTERFACE_0/p/un3_count_1_I_67/Y  BUS_INTERFACE_0/p/un3_count_1_G/B  BUS_INTERFACE_0/p/un3_count_1_G/Y  BUS_INTERFACE_0/p/un3_count_1_I_76/A  BUS_INTERFACE_0/p/un3_count_1_I_76/Y  BUS_INTERFACE_0/p/un3_count_1_I_77/A  BUS_INTERFACE_0/p/un3_count_1_I_77/Y  BUS_INTERFACE_0/p/count\[25\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[2\]/CLK  BUS_INTERFACE_0/p/count\[2\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_67/C  BUS_INTERFACE_0/p/un3_count_1_I_67/Y  BUS_INTERFACE_0/p/un3_count_1_G/B  BUS_INTERFACE_0/p/un3_count_1_G/Y  BUS_INTERFACE_0/p/un3_count_1_I_81/A  BUS_INTERFACE_0/p/un3_count_1_I_81/Y  BUS_INTERFACE_0/p/un3_count_1_I_82/A  BUS_INTERFACE_0/p/un3_count_1_I_82/Y  BUS_INTERFACE_0/p/count\[26\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[2\]/CLK  BUS_INTERFACE_0/p/count\[2\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_67/C  BUS_INTERFACE_0/p/un3_count_1_I_67/Y  BUS_INTERFACE_0/p/un3_count_1_G/B  BUS_INTERFACE_0/p/un3_count_1_G/Y  BUS_INTERFACE_0/p/un3_count_1_I_85/A  BUS_INTERFACE_0/p/un3_count_1_I_85/Y  BUS_INTERFACE_0/p/un3_count_1_I_86/A  BUS_INTERFACE_0/p/un3_count_1_I_86/Y  BUS_INTERFACE_0/p/count\[27\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[22\]/CLK  BUS_INTERFACE_0/modulator/count\[22\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_61/A  BUS_INTERFACE_0/modulator/pwm6_0_I_61/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_63/B  BUS_INTERFACE_0/modulator/pwm6_0_I_63/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_64/A  BUS_INTERFACE_0/modulator/pwm6_0_I_64/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_65/A  BUS_INTERFACE_0/modulator/pwm6_0_I_65/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/C  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[21\]/CLK  BUS_INTERFACE_0/modulator/count\[21\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_71/A  BUS_INTERFACE_0/modulator/un3_count_1_I_71/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_75/B  BUS_INTERFACE_0/modulator/un3_count_1_I_75/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_76/C  BUS_INTERFACE_0/modulator/un3_count_1_I_76/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_77/A  BUS_INTERFACE_0/modulator/un3_count_1_I_77/Y  BUS_INTERFACE_0/modulator/count\[25\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[21\]/CLK  BUS_INTERFACE_0/modulator/count\[21\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_71/A  BUS_INTERFACE_0/modulator/un3_count_1_I_71/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_79/B  BUS_INTERFACE_0/modulator/un3_count_1_I_79/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_81/C  BUS_INTERFACE_0/modulator/un3_count_1_I_81/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_82/A  BUS_INTERFACE_0/modulator/un3_count_1_I_82/Y  BUS_INTERFACE_0/modulator/count\[26\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[7\]/CLK  BUS_INTERFACE_0/modulator/count\[7\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_21/B  BUS_INTERFACE_0/modulator/un3_count_1_I_21/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_24/C  BUS_INTERFACE_0/modulator/un3_count_1_I_24/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_25/B  BUS_INTERFACE_0/modulator/un3_count_1_I_25/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_26/A  BUS_INTERFACE_0/modulator/un3_count_1_I_26/Y  BUS_INTERFACE_0/modulator/count_RNO\[9\]/C  BUS_INTERFACE_0/modulator/count_RNO\[9\]/Y  BUS_INTERFACE_0/modulator/count\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[6\]/CLK  BUS_INTERFACE_0/modulator/count\[6\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_21/A  BUS_INTERFACE_0/modulator/un3_count_1_I_21/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_24/C  BUS_INTERFACE_0/modulator/un3_count_1_I_24/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_25/B  BUS_INTERFACE_0/modulator/un3_count_1_I_25/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_26/A  BUS_INTERFACE_0/modulator/un3_count_1_I_26/Y  BUS_INTERFACE_0/modulator/count_RNO\[9\]/C  BUS_INTERFACE_0/modulator/count_RNO\[9\]/Y  BUS_INTERFACE_0/modulator/count\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[16\]/CLK  BUS_INTERFACE_0/hit_count\[16\]/Q  BUS_INTERFACE_0/hit_count_RNIIAG41\[16\]/A  BUS_INTERFACE_0/hit_count_RNIIAG41\[16\]/Y  BUS_INTERFACE_0/hit_count_RNIIUJD3\[16\]/A  BUS_INTERFACE_0/hit_count_RNIIUJD3\[16\]/Y  BUS_INTERFACE_0/hit_count_RNIINI58\[16\]/A  BUS_INTERFACE_0/hit_count_RNIINI58\[16\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[25\]/B  BUS_INTERFACE_0/hit_count_RNO_0\[25\]/Y  BUS_INTERFACE_0/hit_count_RNO\[25\]/B  BUS_INTERFACE_0/hit_count_RNO\[25\]/Y  BUS_INTERFACE_0/hit_count\[25\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[18\]/CLK  BUS_INTERFACE_0/modulator/count\[18\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_66/A  BUS_INTERFACE_0/modulator/pwm6_0_I_66/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_75/C  BUS_INTERFACE_0/modulator/pwm6_0_I_75/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_78/A  BUS_INTERFACE_0/modulator/pwm6_0_I_78/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/A  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitcnt\[3\]/CLK  CORESPI_0/USPI/UCC/stxs_bitcnt\[3\]/Q  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIJP6O\[2\]/B  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIJP6O\[2\]/Y  CORESPI_0/USPI/UCC/SYNC1_stxs_txready_RNIK4IK2/C  CORESPI_0/USPI/UCC/SYNC1_stxs_txready_RNIK4IK2/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIH61Q3/C  CORESPI_0/USPI/UCC/clock_rx_q3_RNIH61Q3/Y  CORESPI_0/USPI/UCC/stxs_datareg\[31\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[6\]/CLK  BUS_INTERFACE_0/p2/count\[6\]/Q  BUS_INTERFACE_0/p2/count_RNITSL91\[6\]/A  BUS_INTERFACE_0/p2/count_RNITSL91\[6\]/Y  BUS_INTERFACE_0/p2/count_RNO_1\[9\]/C  BUS_INTERFACE_0/p2/count_RNO_1\[9\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[9\]/A  BUS_INTERFACE_0/p2/count_RNO_0\[9\]/Y  BUS_INTERFACE_0/p2/count_RNO\[9\]/C  BUS_INTERFACE_0/p2/count_RNO\[9\]/Y  BUS_INTERFACE_0/p2/count\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/empty_out_RNIC46L/B  CORESPI_0/USPI/URXF/empty_out_RNIC46L/Y  CORESPI_0/USPI/URXF/full_out_RNIQFAC2/B  CORESPI_0/USPI/URXF/full_out_RNIQFAC2/Y  CORESPI_0/USPI/URXF/counter_q_RNO\[0\]/A  CORESPI_0/USPI/URXF/counter_q_RNO\[0\]/Y  CORESPI_0/USPI/URXF/counter_q\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[17\]/CLK  BUS_INTERFACE_0/p1/count\[17\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_89/B  BUS_INTERFACE_0/p1/pwm6_0_I_89/Y  BUS_INTERFACE_0/p1/pwm6_0_I_95/B  BUS_INTERFACE_0/p1/pwm6_0_I_95/Y  BUS_INTERFACE_0/p1/pwm6_0_I_107/C  BUS_INTERFACE_0/p1/pwm6_0_I_107/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/A  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[17\]/CLK  BUS_INTERFACE_0/p/count\[17\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_89/B  BUS_INTERFACE_0/p/pwm6_0_I_89/Y  BUS_INTERFACE_0/p/pwm6_0_I_95/B  BUS_INTERFACE_0/p/pwm6_0_I_95/Y  BUS_INTERFACE_0/p/pwm6_0_I_107/C  BUS_INTERFACE_0/p/pwm6_0_I_107/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/A  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[5\]/CLK  BUS_INTERFACE_0/hit_count\[5\]/Q  BUS_INTERFACE_0/hit_count_RNI2KFL1\[5\]/B  BUS_INTERFACE_0/hit_count_RNI2KFL1\[5\]/Y  BUS_INTERFACE_0/hit_count_RNO_2\[11\]/B  BUS_INTERFACE_0/hit_count_RNO_2\[11\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[11\]/A  BUS_INTERFACE_0/hit_count_RNO_0\[11\]/Y  BUS_INTERFACE_0/hit_count_RNO\[11\]/A  BUS_INTERFACE_0/hit_count_RNO\[11\]/Y  BUS_INTERFACE_0/hit_count\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_clock_RNIOESC/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_clock_RNIOESC/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO\[0\]/B  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO\[0\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[23\]/CLK  BUS_INTERFACE_0/p3/count\[23\]/Q  BUS_INTERFACE_0/p3/count_RNITPMR\[23\]/B  BUS_INTERFACE_0/p3/count_RNITPMR\[23\]/Y  BUS_INTERFACE_0/p3/count_RNI2NV03\[26\]/B  BUS_INTERFACE_0/p3/count_RNI2NV03\[26\]/Y  BUS_INTERFACE_0/p3/count_RNI97DT6\[15\]/A  BUS_INTERFACE_0/p3/count_RNI97DT6\[15\]/Y  BUS_INTERFACE_0/p3/count_RNICRV7B\[27\]/B  BUS_INTERFACE_0/p3/count_RNICRV7B\[27\]/Y  BUS_INTERFACE_0/p3/count_RNO_0\[29\]/B  BUS_INTERFACE_0/p3/count_RNO_0\[29\]/Y  BUS_INTERFACE_0/p3/count\[29\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_clock_RNIOESC/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_clock_RNIOESC/Y  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO\[3\]/B  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO\[3\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_state\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[3\]/CLK  BUS_INTERFACE_0/p1/count\[3\]/Q  BUS_INTERFACE_0/p1/un3_count_1_G_1/C  BUS_INTERFACE_0/p1/un3_count_1_G_1/Y  BUS_INTERFACE_0/p1/un3_count_1_G/A  BUS_INTERFACE_0/p1/un3_count_1_G/Y  BUS_INTERFACE_0/p1/un3_count_1_I_69/A  BUS_INTERFACE_0/p1/un3_count_1_I_69/Y  BUS_INTERFACE_0/p1/un3_count_1_I_70/A  BUS_INTERFACE_0/p1/un3_count_1_I_70/Y  BUS_INTERFACE_0/p1/count\[23\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[3\]/CLK  BUS_INTERFACE_0/p/count\[3\]/Q  BUS_INTERFACE_0/p/un3_count_1_G_1/C  BUS_INTERFACE_0/p/un3_count_1_G_1/Y  BUS_INTERFACE_0/p/un3_count_1_G/A  BUS_INTERFACE_0/p/un3_count_1_G/Y  BUS_INTERFACE_0/p/un3_count_1_I_69/A  BUS_INTERFACE_0/p/un3_count_1_I_69/Y  BUS_INTERFACE_0/p/un3_count_1_I_70/A  BUS_INTERFACE_0/p/un3_count_1_I_70/Y  BUS_INTERFACE_0/p/count\[23\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[3\]/CLK  BUS_INTERFACE_0/modulator/count\[3\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_G_1/C  BUS_INTERFACE_0/modulator/un3_count_1_G_1/Y  BUS_INTERFACE_0/modulator/un3_count_1_G/A  BUS_INTERFACE_0/modulator/un3_count_1_G/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_69/A  BUS_INTERFACE_0/modulator/un3_count_1_I_69/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_70/A  BUS_INTERFACE_0/modulator/un3_count_1_I_70/Y  BUS_INTERFACE_0/modulator/count\[23\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/PulseWidth\[18\]/CLK  BUS_INTERFACE_0/PulseWidth\[18\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_66/B  BUS_INTERFACE_0/modulator/pwm6_0_I_66/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_75/C  BUS_INTERFACE_0/modulator/pwm6_0_I_75/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_78/A  BUS_INTERFACE_0/modulator/pwm6_0_I_78/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/A  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[6\]/CLK  BUS_INTERFACE_0/hit_count\[6\]/Q  BUS_INTERFACE_0/hit_count_RNIDI381\[2\]/C  BUS_INTERFACE_0/hit_count_RNIDI381\[2\]/Y  BUS_INTERFACE_0/hit_count_RNIBBMC2\[14\]/C  BUS_INTERFACE_0/hit_count_RNIBBMC2\[14\]/Y  BUS_INTERFACE_0/hit_count_RNIN7ML4\[11\]/C  BUS_INTERFACE_0/hit_count_RNIN7ML4\[11\]/Y  BUS_INTERFACE_0/HIT_INT_RNO/B  BUS_INTERFACE_0/HIT_INT_RNO/Y  BUS_INTERFACE_0/HIT_INT/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[25\]/CLK  BUS_INTERFACE_0/p3/count\[25\]/Q  BUS_INTERFACE_0/p3/count_RNIC7I91\[26\]/A  BUS_INTERFACE_0/p3/count_RNIC7I91\[26\]/Y  BUS_INTERFACE_0/p3/count_RNI2NV03\[26\]/C  BUS_INTERFACE_0/p3/count_RNI2NV03\[26\]/Y  BUS_INTERFACE_0/p3/count_RNI97DT6\[15\]/A  BUS_INTERFACE_0/p3/count_RNI97DT6\[15\]/Y  BUS_INTERFACE_0/p3/count_RNICRV7B\[27\]/B  BUS_INTERFACE_0/p3/count_RNICRV7B\[27\]/Y  BUS_INTERFACE_0/p3/count_RNO_0\[29\]/B  BUS_INTERFACE_0/p3/count_RNO_0\[29\]/Y  BUS_INTERFACE_0/p3/count\[29\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[18\]/CLK  BUS_INTERFACE_0/modulator/count\[18\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_79/A  BUS_INTERFACE_0/modulator/pwm6_0_I_79/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_84/A  BUS_INTERFACE_0/modulator/pwm6_0_I_84/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_107/A  BUS_INTERFACE_0/modulator/pwm6_0_I_107/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/C  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/counter_q\[3\]/CLK  CORESPI_0/USPI/URXF/counter_q\[3\]/Q  CORESPI_0/USPI/URXF/un1_counter_q_m14_0/C  CORESPI_0/USPI/URXF/un1_counter_q_m14_0/Y  CORESPI_0/USPI/URXF/counter_q_RNIUOTCF\[0\]/B  CORESPI_0/USPI/URXF/counter_q_RNIUOTCF\[0\]/Y  CORESPI_0/USPI/URXF/counter_q_RNI88HDS\[0\]/C  CORESPI_0/USPI/URXF/counter_q_RNI88HDS\[0\]/Y  CORESPI_0/USPI/URXF/counter_q_RNIJ473C1\[0\]/C  CORESPI_0/USPI/URXF/counter_q_RNIJ473C1\[0\]/Y  CORESPI_0/USPI/URXF/full_out_RNO/A  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[9\]/CLK  BUS_INTERFACE_0/modulator/count\[9\]/Q  BUS_INTERFACE_0/modulator/count_RNITCFL\[30\]/A  BUS_INTERFACE_0/modulator/count_RNITCFL\[30\]/Y  BUS_INTERFACE_0/modulator/count_RNIA3OA2\[0\]/B  BUS_INTERFACE_0/modulator/count_RNIA3OA2\[0\]/Y  BUS_INTERFACE_0/modulator/count_RNO\[5\]/A  BUS_INTERFACE_0/modulator/count_RNO\[5\]/Y  BUS_INTERFACE_0/modulator/count\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[24\]/CLK  BUS_INTERFACE_0/p3/count\[24\]/Q  BUS_INTERFACE_0/p3/count_RNITPMR\[23\]/A  BUS_INTERFACE_0/p3/count_RNITPMR\[23\]/Y  BUS_INTERFACE_0/p3/count_RNI2NV03\[26\]/B  BUS_INTERFACE_0/p3/count_RNI2NV03\[26\]/Y  BUS_INTERFACE_0/p3/count_RNI97DT6\[15\]/A  BUS_INTERFACE_0/p3/count_RNI97DT6\[15\]/Y  BUS_INTERFACE_0/p3/count_RNICRV7B\[27\]/B  BUS_INTERFACE_0/p3/count_RNICRV7B\[27\]/Y  BUS_INTERFACE_0/p3/count_RNO_0\[29\]/B  BUS_INTERFACE_0/p3/count_RNO_0\[29\]/Y  BUS_INTERFACE_0/p3/count\[29\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[22\]/CLK  BUS_INTERFACE_0/p3/count\[22\]/Q  BUS_INTERFACE_0/p3/count_RNIPLMR\[22\]/A  BUS_INTERFACE_0/p3/count_RNIPLMR\[22\]/Y  BUS_INTERFACE_0/p3/count_RNI2NV03\[26\]/A  BUS_INTERFACE_0/p3/count_RNI2NV03\[26\]/Y  BUS_INTERFACE_0/p3/count_RNI97DT6\[15\]/A  BUS_INTERFACE_0/p3/count_RNI97DT6\[15\]/Y  BUS_INTERFACE_0/p3/count_RNICRV7B\[27\]/B  BUS_INTERFACE_0/p3/count_RNICRV7B\[27\]/Y  BUS_INTERFACE_0/p3/count_RNO_0\[29\]/B  BUS_INTERFACE_0/p3/count_RNO_0\[29\]/Y  BUS_INTERFACE_0/p3/count\[29\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[2\]/CLK  BUS_INTERFACE_0/p3/count\[2\]/Q  BUS_INTERFACE_0/p3/count_RNIOL5M\[2\]/B  BUS_INTERFACE_0/p3/count_RNIOL5M\[2\]/Y  BUS_INTERFACE_0/p3/pwm_RNO_3/B  BUS_INTERFACE_0/p3/pwm_RNO_3/Y  BUS_INTERFACE_0/p3/pwm_RNO_1/B  BUS_INTERFACE_0/p3/pwm_RNO_1/Y  BUS_INTERFACE_0/p3/pwm_RNO_0/B  BUS_INTERFACE_0/p3/pwm_RNO_0/Y  BUS_INTERFACE_0/p3/pwm_RNO/A  BUS_INTERFACE_0/p3/pwm_RNO/Y  BUS_INTERFACE_0/p3/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[0\]/CLK  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[0\]/Q  CoreUARTapb_0/uUART/make_TX/tx_byte_RNI7QEL\[6\]/S  CoreUARTapb_0/uUART/make_TX/tx_byte_RNI7QEL\[6\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI1B2Q1\[1\]/B  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI1B2Q1\[1\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNIA1934\[2\]/B  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNIA1934\[2\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI3UDI4\[3\]/A  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI3UDI4\[3\]/Y  CoreUARTapb_0/uUART/make_TX/tx_parity_RNO/B  CoreUARTapb_0/uUART/make_TX/tx_parity_RNO/Y  CoreUARTapb_0/uUART/make_TX/tx_parity/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[4\]/CLK  BUS_INTERFACE_0/p1/count\[4\]/Q  BUS_INTERFACE_0/p1/un3_count_1_G_1/A  BUS_INTERFACE_0/p1/un3_count_1_G_1/Y  BUS_INTERFACE_0/p1/un3_count_1_G/A  BUS_INTERFACE_0/p1/un3_count_1_G/Y  BUS_INTERFACE_0/p1/un3_count_1_I_69/A  BUS_INTERFACE_0/p1/un3_count_1_I_69/Y  BUS_INTERFACE_0/p1/un3_count_1_I_70/A  BUS_INTERFACE_0/p1/un3_count_1_I_70/Y  BUS_INTERFACE_0/p1/count\[23\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[4\]/CLK  BUS_INTERFACE_0/p/count\[4\]/Q  BUS_INTERFACE_0/p/un3_count_1_G_1/A  BUS_INTERFACE_0/p/un3_count_1_G_1/Y  BUS_INTERFACE_0/p/un3_count_1_G/A  BUS_INTERFACE_0/p/un3_count_1_G/Y  BUS_INTERFACE_0/p/un3_count_1_I_69/A  BUS_INTERFACE_0/p/un3_count_1_I_69/Y  BUS_INTERFACE_0/p/un3_count_1_I_70/A  BUS_INTERFACE_0/p/un3_count_1_I_70/Y  BUS_INTERFACE_0/p/count\[23\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[4\]/CLK  BUS_INTERFACE_0/modulator/count\[4\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_G_1/A  BUS_INTERFACE_0/modulator/un3_count_1_G_1/Y  BUS_INTERFACE_0/modulator/un3_count_1_G/A  BUS_INTERFACE_0/modulator/un3_count_1_G/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_69/A  BUS_INTERFACE_0/modulator/un3_count_1_I_69/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_70/A  BUS_INTERFACE_0/modulator/un3_count_1_I_70/Y  BUS_INTERFACE_0/modulator/count\[23\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_state_tr14_5_3_i_o2/B  CORESPI_0/USPI/UCC/mtx_state_tr14_5_3_i_o2/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNO/C  CORESPI_0/USPI/UCC/spi_clk_tick_RNO/Y  CORESPI_0/USPI/UCC/spi_clk_tick/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[1\]/CLK  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[1\]/Q  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI8JED1\[3\]/B  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI8JED1\[3\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNICH5C2\[0\]/A  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNICH5C2\[0\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO_0\[3\]/A  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO_0\[3\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO\[3\]/A  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO\[3\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_state\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/receive_count\[1\]/CLK  CoreUARTapb_0/uUART/make_RX/receive_count\[1\]/Q  CoreUARTapb_0/uUART/make_RX/receive_count_RNIRSTE\[1\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNIRSTE\[1\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNO_5\[0\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNO_5\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNO_0\[0\]/C  CoreUARTapb_0/uUART/make_RX/rx_state_RNO_0\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNO\[0\]/A  CoreUARTapb_0/uUART/make_RX/rx_state_RNO\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[21\]/CLK  BUS_INTERFACE_0/p2/count\[21\]/Q  BUS_INTERFACE_0/p2/count_RNIN1S8_0\[21\]/B  BUS_INTERFACE_0/p2/count_RNIN1S8_0\[21\]/Y  BUS_INTERFACE_0/p2/count_RNII6NH\[23\]/A  BUS_INTERFACE_0/p2/count_RNII6NH\[23\]/Y  BUS_INTERFACE_0/p2/count_RNI855L1\[11\]/C  BUS_INTERFACE_0/p2/count_RNI855L1\[11\]/Y  BUS_INTERFACE_0/p2/pwm_RNO_1/B  BUS_INTERFACE_0/p2/pwm_RNO_1/Y  BUS_INTERFACE_0/p2/pwm_RNO/C  BUS_INTERFACE_0/p2/pwm_RNO/Y  BUS_INTERFACE_0/p2/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/PulseWidth\[17\]/CLK  BUS_INTERFACE_0/PulseWidth\[17\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_68/B  BUS_INTERFACE_0/modulator/pwm6_0_I_68/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_75/B  BUS_INTERFACE_0/modulator/pwm6_0_I_75/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_78/A  BUS_INTERFACE_0/modulator/pwm6_0_I_78/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/A  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/controlReg2\[1\]/CLK  CoreUARTapb_0/controlReg2\[1\]/Q  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIQJB81\[0\]/B  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIQJB81\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNINN142\[2\]/B  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNINN142\[2\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIC0CJ4\[2\]/A  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIC0CJ4\[2\]/Y  CoreUARTapb_0/uUART/make_RX/fifo_write_RNO/A  CoreUARTapb_0/uUART/make_RX/fifo_write_RNO/Y  CoreUARTapb_0/uUART/make_RX/fifo_write/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[21\]/CLK  BUS_INTERFACE_0/modulator/count\[21\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_12/A  BUS_INTERFACE_0/modulator/pwm6_0_I_12/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_17/C  BUS_INTERFACE_0/modulator/pwm6_0_I_17/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_18/A  BUS_INTERFACE_0/modulator/pwm6_0_I_18/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_20/B  BUS_INTERFACE_0/modulator/pwm6_0_I_20/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/A  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/PulseWidth\[18\]/CLK  BUS_INTERFACE_0/PulseWidth\[18\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_79/B  BUS_INTERFACE_0/modulator/pwm6_0_I_79/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_84/A  BUS_INTERFACE_0/modulator/pwm6_0_I_84/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_107/A  BUS_INTERFACE_0/modulator/pwm6_0_I_107/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/C  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/Q  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_2\[0\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_2\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO_0\[7\]/C  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO_0\[7\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO\[7\]/A  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO\[7\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[4\]/CLK  BUS_INTERFACE_0/hit_count\[4\]/Q  BUS_INTERFACE_0/hit_count_RNI64R22\[4\]/B  BUS_INTERFACE_0/hit_count_RNI64R22\[4\]/Y  BUS_INTERFACE_0/hit_count_RNIN17G2\[5\]/B  BUS_INTERFACE_0/hit_count_RNIN17G2\[5\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[7\]/B  BUS_INTERFACE_0/hit_count_RNO_0\[7\]/Y  BUS_INTERFACE_0/hit_count_RNO\[7\]/C  BUS_INTERFACE_0/hit_count_RNO\[7\]/Y  BUS_INTERFACE_0/hit_count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[5\]/CLK  BUS_INTERFACE_0/modulator/count\[5\]/Q  BUS_INTERFACE_0/modulator/count_RNIHUCL\[10\]/B  BUS_INTERFACE_0/modulator/count_RNIHUCL\[10\]/Y  BUS_INTERFACE_0/modulator/count_RNI20SL2\[10\]/B  BUS_INTERFACE_0/modulator/count_RNI20SL2\[10\]/Y  BUS_INTERFACE_0/modulator/count_RNO\[0\]/B  BUS_INTERFACE_0/modulator/count_RNO\[0\]/Y  BUS_INTERFACE_0/modulator/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth1\[10\]/CLK  BUS_INTERFACE_0/pulseWidth1\[10\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_71/B  BUS_INTERFACE_0/p/pwm6_0_I_71/Y  BUS_INTERFACE_0/p/pwm6_0_I_77/A  BUS_INTERFACE_0/p/pwm6_0_I_77/Y  BUS_INTERFACE_0/p/pwm6_0_I_78/C  BUS_INTERFACE_0/p/pwm6_0_I_78/Y  BUS_INTERFACE_0/p/pwm6_0_G_8/C  BUS_INTERFACE_0/p/pwm6_0_G_8/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/B  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth2\[10\]/CLK  BUS_INTERFACE_0/pulseWidth2\[10\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_71/B  BUS_INTERFACE_0/p1/pwm6_0_I_71/Y  BUS_INTERFACE_0/p1/pwm6_0_I_77/A  BUS_INTERFACE_0/p1/pwm6_0_I_77/Y  BUS_INTERFACE_0/p1/pwm6_0_I_78/C  BUS_INTERFACE_0/p1/pwm6_0_I_78/Y  BUS_INTERFACE_0/p1/pwm6_0_G_8/C  BUS_INTERFACE_0/p1/pwm6_0_G_8/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/B  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/counter_q\[4\]/CLK  CORESPI_0/USPI/UTXF/counter_q\[4\]/Q  CORESPI_0/USPI/UTXF/un1_counter_q_1\[4\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_1\[4\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m\[4\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m\[4\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNITMEE\[4\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNITMEE\[4\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNIAK4L4\[4\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNIAK4L4\[4\]/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/B  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[14\]/CLK  BUS_INTERFACE_0/modulator/count\[14\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_103/A  BUS_INTERFACE_0/modulator/pwm6_0_I_103/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_106/C  BUS_INTERFACE_0/modulator/pwm6_0_I_106/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_107/B  BUS_INTERFACE_0/modulator/pwm6_0_I_107/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/C  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[8\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[8\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIKGLH1\[8\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIKGLH1\[8\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNID96N1\[9\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNID96N1\[9\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIEV5T1\[10\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIEV5T1\[10\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth1\[17\]/CLK  BUS_INTERFACE_0/pulseWidth1\[17\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_92/B  BUS_INTERFACE_0/p/pwm6_0_I_92/Y  BUS_INTERFACE_0/p/pwm6_0_I_94/A  BUS_INTERFACE_0/p/pwm6_0_I_94/Y  BUS_INTERFACE_0/p/pwm6_0_I_95/C  BUS_INTERFACE_0/p/pwm6_0_I_95/Y  BUS_INTERFACE_0/p/pwm6_0_I_107/C  BUS_INTERFACE_0/p/pwm6_0_I_107/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/A  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth2\[17\]/CLK  BUS_INTERFACE_0/pulseWidth2\[17\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_92/B  BUS_INTERFACE_0/p1/pwm6_0_I_92/Y  BUS_INTERFACE_0/p1/pwm6_0_I_94/A  BUS_INTERFACE_0/p1/pwm6_0_I_94/Y  BUS_INTERFACE_0/p1/pwm6_0_I_95/C  BUS_INTERFACE_0/p1/pwm6_0_I_95/Y  BUS_INTERFACE_0/p1/pwm6_0_I_107/C  BUS_INTERFACE_0/p1/pwm6_0_I_107/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/A  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[9\]/CLK  BUS_INTERFACE_0/p1/count\[9\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_123/A  BUS_INTERFACE_0/p1/pwm6_0_I_123/Y  BUS_INTERFACE_0/p1/pwm6_0_G_5/C  BUS_INTERFACE_0/p1/pwm6_0_G_5/Y  BUS_INTERFACE_0/p1/pwm6_0_G_8/A  BUS_INTERFACE_0/p1/pwm6_0_G_8/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/B  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[9\]/CLK  BUS_INTERFACE_0/p/count\[9\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_123/A  BUS_INTERFACE_0/p/pwm6_0_I_123/Y  BUS_INTERFACE_0/p/pwm6_0_G_5/C  BUS_INTERFACE_0/p/pwm6_0_G_5/Y  BUS_INTERFACE_0/p/pwm6_0_G_8/A  BUS_INTERFACE_0/p/pwm6_0_G_8/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/B  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/A  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/Y  CORESPI_0/USPI/UCC/mtx_state_RNIKE5O\[3\]/B  CORESPI_0/USPI/UCC/mtx_state_RNIKE5O\[3\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNIVH1I2\[2\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNIVH1I2\[2\]/Y  CORESPI_0/USPI/UCC/mtx_lastframe/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_state_tr14_5_3_i_o2/B  CORESPI_0/USPI/UCC/mtx_state_tr14_5_3_i_o2/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[0\]/C  CORESPI_0/USPI/UCC/mtx_state_RNO\[0\]/Y  CORESPI_0/USPI/UCC/mtx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/PulseWidth\[4\]/CLK  BUS_INTERFACE_0/PulseWidth\[4\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_130/A  BUS_INTERFACE_0/modulator/pwm6_0_I_130/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_135/C  BUS_INTERFACE_0/modulator/pwm6_0_I_135/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_137/B  BUS_INTERFACE_0/modulator/pwm6_0_I_137/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_138/B  BUS_INTERFACE_0/modulator/pwm6_0_I_138/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/B  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[31\]/CLK  BUS_INTERFACE_0/p1/count\[31\]/Q  BUS_INTERFACE_0/p1/count_RNING2M\[31\]/B  BUS_INTERFACE_0/p1/count_RNING2M\[31\]/Y  BUS_INTERFACE_0/p1/count_RNICS1C1\[11\]/A  BUS_INTERFACE_0/p1/count_RNICS1C1\[11\]/Y  BUS_INTERFACE_0/p1/count_RNI2DD74\[11\]/A  BUS_INTERFACE_0/p1/count_RNI2DD74\[11\]/Y  BUS_INTERFACE_0/p1/count_RNO\[0\]/B  BUS_INTERFACE_0/p1/count_RNO\[0\]/Y  BUS_INTERFACE_0/p1/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[31\]/CLK  BUS_INTERFACE_0/p/count\[31\]/Q  BUS_INTERFACE_0/p/count_RNILBB6\[31\]/B  BUS_INTERFACE_0/p/count_RNILBB6\[31\]/Y  BUS_INTERFACE_0/p/count_RNI8IJC\[11\]/A  BUS_INTERFACE_0/p/count_RNI8IJC\[11\]/Y  BUS_INTERFACE_0/p/count_RNII8QH1\[11\]/A  BUS_INTERFACE_0/p/count_RNII8QH1\[11\]/Y  BUS_INTERFACE_0/p/count_RNO\[0\]/B  BUS_INTERFACE_0/p/count_RNO\[0\]/Y  BUS_INTERFACE_0/p/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[3\]/CLK  BUS_INTERFACE_0/hit_count\[3\]/Q  BUS_INTERFACE_0/hit_count_RNI64R22\[4\]/A  BUS_INTERFACE_0/hit_count_RNI64R22\[4\]/Y  BUS_INTERFACE_0/hit_count_RNIN17G2\[5\]/B  BUS_INTERFACE_0/hit_count_RNIN17G2\[5\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[7\]/B  BUS_INTERFACE_0/hit_count_RNO_0\[7\]/Y  BUS_INTERFACE_0/hit_count_RNO\[7\]/C  BUS_INTERFACE_0/hit_count_RNO\[7\]/Y  BUS_INTERFACE_0/hit_count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[4\]/CLK  BUS_INTERFACE_0/p1/count\[4\]/Q  BUS_INTERFACE_0/p1/un3_count_1_G_1/A  BUS_INTERFACE_0/p1/un3_count_1_G_1/Y  BUS_INTERFACE_0/p1/un3_count_1_G/A  BUS_INTERFACE_0/p1/un3_count_1_G/Y  BUS_INTERFACE_0/p1/un3_count_1_I_73/A  BUS_INTERFACE_0/p1/un3_count_1_I_73/Y  BUS_INTERFACE_0/p1/un3_count_1_I_74/A  BUS_INTERFACE_0/p1/un3_count_1_I_74/Y  BUS_INTERFACE_0/p1/count\[24\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[4\]/CLK  BUS_INTERFACE_0/p1/count\[4\]/Q  BUS_INTERFACE_0/p1/un3_count_1_G_1/A  BUS_INTERFACE_0/p1/un3_count_1_G_1/Y  BUS_INTERFACE_0/p1/un3_count_1_G/A  BUS_INTERFACE_0/p1/un3_count_1_G/Y  BUS_INTERFACE_0/p1/un3_count_1_I_76/A  BUS_INTERFACE_0/p1/un3_count_1_I_76/Y  BUS_INTERFACE_0/p1/un3_count_1_I_77/A  BUS_INTERFACE_0/p1/un3_count_1_I_77/Y  BUS_INTERFACE_0/p1/count\[25\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[4\]/CLK  BUS_INTERFACE_0/p1/count\[4\]/Q  BUS_INTERFACE_0/p1/un3_count_1_G_1/A  BUS_INTERFACE_0/p1/un3_count_1_G_1/Y  BUS_INTERFACE_0/p1/un3_count_1_G/A  BUS_INTERFACE_0/p1/un3_count_1_G/Y  BUS_INTERFACE_0/p1/un3_count_1_I_81/A  BUS_INTERFACE_0/p1/un3_count_1_I_81/Y  BUS_INTERFACE_0/p1/un3_count_1_I_82/A  BUS_INTERFACE_0/p1/un3_count_1_I_82/Y  BUS_INTERFACE_0/p1/count\[26\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[4\]/CLK  BUS_INTERFACE_0/p/count\[4\]/Q  BUS_INTERFACE_0/p/un3_count_1_G_1/A  BUS_INTERFACE_0/p/un3_count_1_G_1/Y  BUS_INTERFACE_0/p/un3_count_1_G/A  BUS_INTERFACE_0/p/un3_count_1_G/Y  BUS_INTERFACE_0/p/un3_count_1_I_73/A  BUS_INTERFACE_0/p/un3_count_1_I_73/Y  BUS_INTERFACE_0/p/un3_count_1_I_74/A  BUS_INTERFACE_0/p/un3_count_1_I_74/Y  BUS_INTERFACE_0/p/count\[24\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[4\]/CLK  BUS_INTERFACE_0/modulator/count\[4\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_G_1/A  BUS_INTERFACE_0/modulator/un3_count_1_G_1/Y  BUS_INTERFACE_0/modulator/un3_count_1_G/A  BUS_INTERFACE_0/modulator/un3_count_1_G/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_73/A  BUS_INTERFACE_0/modulator/un3_count_1_I_73/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_74/A  BUS_INTERFACE_0/modulator/un3_count_1_I_74/Y  BUS_INTERFACE_0/modulator/count\[24\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[4\]/CLK  BUS_INTERFACE_0/modulator/count\[4\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_G_1/A  BUS_INTERFACE_0/modulator/un3_count_1_G_1/Y  BUS_INTERFACE_0/modulator/un3_count_1_G/A  BUS_INTERFACE_0/modulator/un3_count_1_G/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_76/A  BUS_INTERFACE_0/modulator/un3_count_1_I_76/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_77/A  BUS_INTERFACE_0/modulator/un3_count_1_I_77/Y  BUS_INTERFACE_0/modulator/count\[25\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[4\]/CLK  BUS_INTERFACE_0/modulator/count\[4\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_G_1/A  BUS_INTERFACE_0/modulator/un3_count_1_G_1/Y  BUS_INTERFACE_0/modulator/un3_count_1_G/A  BUS_INTERFACE_0/modulator/un3_count_1_G/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_81/A  BUS_INTERFACE_0/modulator/un3_count_1_I_81/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_82/A  BUS_INTERFACE_0/modulator/un3_count_1_I_82/Y  BUS_INTERFACE_0/modulator/count\[26\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/clr_rxfifo/CLK  CORESPI_0/USPI/URF/clr_rxfifo/Q  CORESPI_0/USPI/URXF/wr_pointer_q_RNI5HAA1\[1\]/B  CORESPI_0/USPI/URXF/wr_pointer_q_RNI5HAA1\[1\]/Y  CORESPI_0/USPI/URXF/un1_wr_pointer_q_I_1/B  CORESPI_0/USPI/URXF/un1_wr_pointer_q_I_1/Y  CORESPI_0/USPI/URXF/un1_wr_pointer_q_I_10/B  CORESPI_0/USPI/URXF/un1_wr_pointer_q_I_10/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNO\[1\]/A  CORESPI_0/USPI/URXF/wr_pointer_q_RNO\[1\]/Y  CORESPI_0/USPI/URXF/wr_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/controlReg2\[0\]/CLK  CoreUARTapb_0/controlReg2\[0\]/Q  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI4UMU\[0\]/B  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI4UMU\[0\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNICH5C2\[0\]/B  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNICH5C2\[0\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO_0\[5\]/A  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO_0\[5\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO\[5\]/A  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO\[5\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_state\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/clr_rxfifo/CLK  CORESPI_0/USPI/URF/clr_rxfifo/Q  CORESPI_0/USPI/URXF/rd_pointer_q_RNITGCG2\[1\]/B  CORESPI_0/USPI/URXF/rd_pointer_q_RNITGCG2\[1\]/Y  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_1/B  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_1/Y  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_10/B  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_10/Y  CORESPI_0/USPI/URXF/rd_pointer_q_RNIVK6N5\[1\]/A  CORESPI_0/USPI/URXF/rd_pointer_q_RNIVK6N5\[1\]/Y  CORESPI_0/USPI/URXF/rd_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[5\]/CLK  BUS_INTERFACE_0/modulator/count\[5\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_G_1/B  BUS_INTERFACE_0/modulator/un3_count_1_G_1/Y  BUS_INTERFACE_0/modulator/un3_count_1_G/A  BUS_INTERFACE_0/modulator/un3_count_1_G/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_69/A  BUS_INTERFACE_0/modulator/un3_count_1_I_69/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_70/A  BUS_INTERFACE_0/modulator/un3_count_1_I_70/Y  BUS_INTERFACE_0/modulator/count\[23\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[5\]/CLK  BUS_INTERFACE_0/p1/count\[5\]/Q  BUS_INTERFACE_0/p1/un3_count_1_G_1/B  BUS_INTERFACE_0/p1/un3_count_1_G_1/Y  BUS_INTERFACE_0/p1/un3_count_1_G/A  BUS_INTERFACE_0/p1/un3_count_1_G/Y  BUS_INTERFACE_0/p1/un3_count_1_I_69/A  BUS_INTERFACE_0/p1/un3_count_1_I_69/Y  BUS_INTERFACE_0/p1/un3_count_1_I_70/A  BUS_INTERFACE_0/p1/un3_count_1_I_70/Y  BUS_INTERFACE_0/p1/count\[23\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[5\]/CLK  BUS_INTERFACE_0/p/count\[5\]/Q  BUS_INTERFACE_0/p/un3_count_1_G_1/B  BUS_INTERFACE_0/p/un3_count_1_G_1/Y  BUS_INTERFACE_0/p/un3_count_1_G/A  BUS_INTERFACE_0/p/un3_count_1_G/Y  BUS_INTERFACE_0/p/un3_count_1_I_69/A  BUS_INTERFACE_0/p/un3_count_1_I_69/Y  BUS_INTERFACE_0/p/un3_count_1_I_70/A  BUS_INTERFACE_0/p/un3_count_1_I_70/Y  BUS_INTERFACE_0/p/count\[23\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[22\]/CLK  BUS_INTERFACE_0/modulator/count\[22\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_11/A  BUS_INTERFACE_0/modulator/pwm6_0_I_11/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_16/B  BUS_INTERFACE_0/modulator/pwm6_0_I_16/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_18/B  BUS_INTERFACE_0/modulator/pwm6_0_I_18/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_20/B  BUS_INTERFACE_0/modulator/pwm6_0_I_20/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/A  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth1\[3\]/CLK  BUS_INTERFACE_0/pulseWidth1\[3\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_135/B  BUS_INTERFACE_0/p/pwm6_0_I_135/Y  BUS_INTERFACE_0/p/pwm6_0_I_137/B  BUS_INTERFACE_0/p/pwm6_0_I_137/Y  BUS_INTERFACE_0/p/pwm6_0_G_6/A  BUS_INTERFACE_0/p/pwm6_0_G_6/Y  BUS_INTERFACE_0/p/pwm6_0_G_8/B  BUS_INTERFACE_0/p/pwm6_0_G_8/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/B  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth2\[3\]/CLK  BUS_INTERFACE_0/pulseWidth2\[3\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_135/B  BUS_INTERFACE_0/p1/pwm6_0_I_135/Y  BUS_INTERFACE_0/p1/pwm6_0_I_137/B  BUS_INTERFACE_0/p1/pwm6_0_I_137/Y  BUS_INTERFACE_0/p1/pwm6_0_G_6/A  BUS_INTERFACE_0/p1/pwm6_0_G_6/Y  BUS_INTERFACE_0/p1/pwm6_0_G_8/B  BUS_INTERFACE_0/p1/pwm6_0_G_8/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/B  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[3\]/CLK  BUS_INTERFACE_0/p1/count\[3\]/Q  BUS_INTERFACE_0/p1/count_RNIMH93\[6\]/C  BUS_INTERFACE_0/p1/count_RNIMH93\[6\]/Y  BUS_INTERFACE_0/p1/count_RNIAS2J3\[6\]/A  BUS_INTERFACE_0/p1/count_RNIAS2J3\[6\]/Y  BUS_INTERFACE_0/p1/count_RNO\[7\]/A  BUS_INTERFACE_0/p1/count_RNO\[7\]/Y  BUS_INTERFACE_0/p1/count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[3\]/CLK  BUS_INTERFACE_0/p/count\[3\]/Q  BUS_INTERFACE_0/p/count_RNIIB1C\[6\]/C  BUS_INTERFACE_0/p/count_RNIIB1C\[6\]/Y  BUS_INTERFACE_0/p/count_RNIQPIH1\[6\]/A  BUS_INTERFACE_0/p/count_RNIQPIH1\[6\]/Y  BUS_INTERFACE_0/p/count_RNO\[7\]/A  BUS_INTERFACE_0/p/count_RNO\[7\]/Y  BUS_INTERFACE_0/p/count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/A  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/Y  CORESPI_0/USPI/UCC/mtx_state_RNIKE5O\[3\]/B  CORESPI_0/USPI/UCC/mtx_state_RNIKE5O\[3\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNIVH1I2\[2\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNIVH1I2\[2\]/Y  CORESPI_0/USPI/UCC/mtx_fiforead/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[16\]/CLK  BUS_INTERFACE_0/hit_count\[16\]/Q  BUS_INTERFACE_0/hit_count_RNI5KI56\[16\]/C  BUS_INTERFACE_0/hit_count_RNI5KI56\[16\]/Y  BUS_INTERFACE_0/hit_count_RNIEPQN6\[18\]/B  BUS_INTERFACE_0/hit_count_RNIEPQN6\[18\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[20\]/A  BUS_INTERFACE_0/hit_count_RNO_0\[20\]/Y  BUS_INTERFACE_0/hit_count_RNO\[20\]/B  BUS_INTERFACE_0/hit_count_RNO\[20\]/Y  BUS_INTERFACE_0/hit_count\[20\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[11\]/CLK  BUS_INTERFACE_0/modulator/count\[11\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_74/A  BUS_INTERFACE_0/modulator/pwm6_0_I_74/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_77/B  BUS_INTERFACE_0/modulator/pwm6_0_I_77/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_78/C  BUS_INTERFACE_0/modulator/pwm6_0_I_78/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/A  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[3\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[3\]/Q  CORESPI_0/USPI/UCC/mtx_state_RNIKE5O\[3\]/A  CORESPI_0/USPI/UCC/mtx_state_RNIKE5O\[3\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNI1QN31\[0\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNI1QN31\[0\]/Y  CORESPI_0/USPI/UCC/mtx_consecutive_RNO_1/B  CORESPI_0/USPI/UCC/mtx_consecutive_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_consecutive_RNO_0/C  CORESPI_0/USPI/UCC/mtx_consecutive_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_consecutive/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clk_div_val_reg\[2\]/CLK  CORESPI_0/USPI/UCC/clk_div_val_reg\[2\]/Q  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIG03C\[2\]/A  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIG03C\[2\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISTBG1\[1\]/A  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISTBG1\[1\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/B  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/C  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[6\]/CLK  BUS_INTERFACE_0/hit_count\[6\]/Q  BUS_INTERFACE_0/hit_count_RNI2KFL1\[5\]/A  BUS_INTERFACE_0/hit_count_RNI2KFL1\[5\]/Y  BUS_INTERFACE_0/hit_count_RNO_2\[11\]/B  BUS_INTERFACE_0/hit_count_RNO_2\[11\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[11\]/A  BUS_INTERFACE_0/hit_count_RNO_0\[11\]/Y  BUS_INTERFACE_0/hit_count_RNO\[11\]/A  BUS_INTERFACE_0/hit_count_RNO\[11\]/Y  BUS_INTERFACE_0/hit_count\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[7\]/CLK  BUS_INTERFACE_0/p1/count\[7\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_21/B  BUS_INTERFACE_0/p1/un3_count_1_I_21/Y  BUS_INTERFACE_0/p1/un3_count_1_I_24/C  BUS_INTERFACE_0/p1/un3_count_1_I_24/Y  BUS_INTERFACE_0/p1/un3_count_1_I_27/A  BUS_INTERFACE_0/p1/un3_count_1_I_27/Y  BUS_INTERFACE_0/p1/un3_count_1_I_28/A  BUS_INTERFACE_0/p1/un3_count_1_I_28/Y  BUS_INTERFACE_0/p1/count_RNO\[10\]/C  BUS_INTERFACE_0/p1/count_RNO\[10\]/Y  BUS_INTERFACE_0/p1/count\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[7\]/CLK  BUS_INTERFACE_0/p/count\[7\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_21/B  BUS_INTERFACE_0/p/un3_count_1_I_21/Y  BUS_INTERFACE_0/p/un3_count_1_I_24/C  BUS_INTERFACE_0/p/un3_count_1_I_24/Y  BUS_INTERFACE_0/p/un3_count_1_I_27/A  BUS_INTERFACE_0/p/un3_count_1_I_27/Y  BUS_INTERFACE_0/p/un3_count_1_I_28/A  BUS_INTERFACE_0/p/un3_count_1_I_28/Y  BUS_INTERFACE_0/p/count_RNO\[10\]/C  BUS_INTERFACE_0/p/count_RNO\[10\]/Y  BUS_INTERFACE_0/p/count\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[6\]/CLK  BUS_INTERFACE_0/p1/count\[6\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_21/A  BUS_INTERFACE_0/p1/un3_count_1_I_21/Y  BUS_INTERFACE_0/p1/un3_count_1_I_24/C  BUS_INTERFACE_0/p1/un3_count_1_I_24/Y  BUS_INTERFACE_0/p1/un3_count_1_I_27/A  BUS_INTERFACE_0/p1/un3_count_1_I_27/Y  BUS_INTERFACE_0/p1/un3_count_1_I_28/A  BUS_INTERFACE_0/p1/un3_count_1_I_28/Y  BUS_INTERFACE_0/p1/count_RNO\[10\]/C  BUS_INTERFACE_0/p1/count_RNO\[10\]/Y  BUS_INTERFACE_0/p1/count\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[6\]/CLK  BUS_INTERFACE_0/p/count\[6\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_21/A  BUS_INTERFACE_0/p/un3_count_1_I_21/Y  BUS_INTERFACE_0/p/un3_count_1_I_24/C  BUS_INTERFACE_0/p/un3_count_1_I_24/Y  BUS_INTERFACE_0/p/un3_count_1_I_27/A  BUS_INTERFACE_0/p/un3_count_1_I_27/Y  BUS_INTERFACE_0/p/un3_count_1_I_28/A  BUS_INTERFACE_0/p/un3_count_1_I_28/Y  BUS_INTERFACE_0/p/count_RNO\[10\]/C  BUS_INTERFACE_0/p/count_RNO\[10\]/Y  BUS_INTERFACE_0/p/count\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitcnt\[1\]/CLK  CORESPI_0/USPI/UCC/stxs_bitcnt\[1\]/Q  CORESPI_0/USPI/UCC/SYNC1_stxs_txready_RNIFI441/C  CORESPI_0/USPI/UCC/SYNC1_stxs_txready_RNIFI441/Y  CORESPI_0/USPI/UCC/SYNC1_stxs_txready_RNIK4IK2/A  CORESPI_0/USPI/UCC/SYNC1_stxs_txready_RNIK4IK2/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIH61Q3/C  CORESPI_0/USPI/UCC/clock_rx_q3_RNIH61Q3/Y  CORESPI_0/USPI/UCC/stxs_datareg\[31\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[16\]/CLK  BUS_INTERFACE_0/modulator/count\[16\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_69/A  BUS_INTERFACE_0/modulator/pwm6_0_I_69/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_75/A  BUS_INTERFACE_0/modulator/pwm6_0_I_75/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_78/A  BUS_INTERFACE_0/modulator/pwm6_0_I_78/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/A  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[13\]/CLK  BUS_INTERFACE_0/modulator/count\[13\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_72/A  BUS_INTERFACE_0/modulator/pwm6_0_I_72/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_76/A  BUS_INTERFACE_0/modulator/pwm6_0_I_76/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_78/B  BUS_INTERFACE_0/modulator/pwm6_0_I_78/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/A  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[17\]/CLK  BUS_INTERFACE_0/modulator/count\[17\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_68/A  BUS_INTERFACE_0/modulator/pwm6_0_I_68/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_75/B  BUS_INTERFACE_0/modulator/pwm6_0_I_75/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_78/A  BUS_INTERFACE_0/modulator/pwm6_0_I_78/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/A  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[0\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[0\]/Q  CORESPI_0/USPI/UCC/mtx_state_RNINJM1\[1\]/B  CORESPI_0/USPI/UCC/mtx_state_RNINJM1\[1\]/Y  CORESPI_0/USPI/UCC/mtx_first_RNO_2/B  CORESPI_0/USPI/UCC/mtx_first_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_first_RNO_0/C  CORESPI_0/USPI/UCC/mtx_first_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_first/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[22\]/CLK  BUS_INTERFACE_0/p2/count\[22\]/Q  BUS_INTERFACE_0/p2/count_RNIN1S8\[21\]/B  BUS_INTERFACE_0/p2/count_RNIN1S8\[21\]/Y  BUS_INTERFACE_0/p2/count_RNIHHKQ\[26\]/C  BUS_INTERFACE_0/p2/count_RNIHHKQ\[26\]/Y  BUS_INTERFACE_0/p2/count_RNIF8B22\[15\]/C  BUS_INTERFACE_0/p2/count_RNIF8B22\[15\]/Y  BUS_INTERFACE_0/p2/count_RNO\[27\]/B  BUS_INTERFACE_0/p2/count_RNO\[27\]/Y  BUS_INTERFACE_0/p2/count\[27\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[23\]/CLK  BUS_INTERFACE_0/hit_count\[23\]/Q  BUS_INTERFACE_0/hit_count_RNIUPJ41\[23\]/B  BUS_INTERFACE_0/hit_count_RNIUPJ41\[23\]/Y  BUS_INTERFACE_0/hit_count_RNIIUJD3\[16\]/B  BUS_INTERFACE_0/hit_count_RNIIUJD3\[16\]/Y  BUS_INTERFACE_0/hit_count_RNIINI58\[16\]/A  BUS_INTERFACE_0/hit_count_RNIINI58\[16\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[25\]/B  BUS_INTERFACE_0/hit_count_RNO_0\[25\]/Y  BUS_INTERFACE_0/hit_count_RNO\[25\]/B  BUS_INTERFACE_0/hit_count_RNO\[25\]/Y  BUS_INTERFACE_0/hit_count\[25\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[21\]/CLK  BUS_INTERFACE_0/p1/count\[21\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_71/A  BUS_INTERFACE_0/p1/un3_count_1_I_71/Y  BUS_INTERFACE_0/p1/un3_count_1_I_72/B  BUS_INTERFACE_0/p1/un3_count_1_I_72/Y  BUS_INTERFACE_0/p1/un3_count_1_I_73/C  BUS_INTERFACE_0/p1/un3_count_1_I_73/Y  BUS_INTERFACE_0/p1/un3_count_1_I_74/A  BUS_INTERFACE_0/p1/un3_count_1_I_74/Y  BUS_INTERFACE_0/p1/count\[24\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[21\]/CLK  BUS_INTERFACE_0/p/count\[21\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_71/A  BUS_INTERFACE_0/p/un3_count_1_I_71/Y  BUS_INTERFACE_0/p/un3_count_1_I_72/B  BUS_INTERFACE_0/p/un3_count_1_I_72/Y  BUS_INTERFACE_0/p/un3_count_1_I_73/C  BUS_INTERFACE_0/p/un3_count_1_I_73/Y  BUS_INTERFACE_0/p/un3_count_1_I_74/A  BUS_INTERFACE_0/p/un3_count_1_I_74/Y  BUS_INTERFACE_0/p/count\[24\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[14\]/CLK  BUS_INTERFACE_0/modulator/count\[14\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_67/A  BUS_INTERFACE_0/modulator/pwm6_0_I_67/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_76/B  BUS_INTERFACE_0/modulator/pwm6_0_I_76/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_78/B  BUS_INTERFACE_0/modulator/pwm6_0_I_78/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/A  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[8\]/CLK  BUS_INTERFACE_0/hit_count\[8\]/Q  BUS_INTERFACE_0/hit_count_RNO_5\[11\]/B  BUS_INTERFACE_0/hit_count_RNO_5\[11\]/Y  BUS_INTERFACE_0/hit_count_RNO_2\[11\]/A  BUS_INTERFACE_0/hit_count_RNO_2\[11\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[11\]/A  BUS_INTERFACE_0/hit_count_RNO_0\[11\]/Y  BUS_INTERFACE_0/hit_count_RNO\[11\]/A  BUS_INTERFACE_0/hit_count_RNO\[11\]/Y  BUS_INTERFACE_0/hit_count\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[10\]/CLK  BUS_INTERFACE_0/p1/count\[10\]/Q  BUS_INTERFACE_0/p1/count_RNIUFQ11\[19\]/B  BUS_INTERFACE_0/p1/count_RNIUFQ11\[19\]/Y  BUS_INTERFACE_0/p1/count_RNI2DD74\[11\]/B  BUS_INTERFACE_0/p1/count_RNI2DD74\[11\]/Y  BUS_INTERFACE_0/p1/count_RNO\[0\]/B  BUS_INTERFACE_0/p1/count_RNO\[0\]/Y  BUS_INTERFACE_0/p1/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[10\]/CLK  BUS_INTERFACE_0/p/count\[10\]/Q  BUS_INTERFACE_0/p/count_RNIQMDC\[19\]/B  BUS_INTERFACE_0/p/count_RNIQMDC\[19\]/Y  BUS_INTERFACE_0/p/count_RNII8QH1\[11\]/B  BUS_INTERFACE_0/p/count_RNII8QH1\[11\]/Y  BUS_INTERFACE_0/p/count_RNO\[0\]/B  BUS_INTERFACE_0/p/count_RNO\[0\]/Y  BUS_INTERFACE_0/p/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/receive_count\[1\]/CLK  CoreUARTapb_0/uUART/make_RX/receive_count\[1\]/Q  CoreUARTapb_0/uUART/make_RX/receive_count_RNIRSTE\[1\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNIRSTE\[1\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNIQSCM\[3\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNIQSCM\[3\]/Y  CoreUARTapb_0/uUART/make_RX/rx_parity_calc_RNO_0/A  CoreUARTapb_0/uUART/make_RX/rx_parity_calc_RNO_0/Y  CoreUARTapb_0/uUART/make_RX/rx_parity_calc_RNO/B  CoreUARTapb_0/uUART/make_RX/rx_parity_calc_RNO/Y  CoreUARTapb_0/uUART/make_RX/rx_parity_calc/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/empty_out/CLK  CORESPI_0/USPI/UTXF/empty_out/Q  CORESPI_0/USPI/UCC/cfg_enable_P1_RNII4B11/C  CORESPI_0/USPI/UCC/cfg_enable_P1_RNII4B11/Y  CORESPI_0/USPI/UCC/mtx_state_RNO_1\[1\]/B  CORESPI_0/USPI/UCC/mtx_state_RNO_1\[1\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[1\]/C  CORESPI_0/USPI/UCC/mtx_state_RNO\[1\]/Y  CORESPI_0/USPI/UCC/mtx_state\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[23\]/CLK  BUS_INTERFACE_0/modulator/count\[23\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_1/A  BUS_INTERFACE_0/modulator/pwm6_0_I_1/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_16/A  BUS_INTERFACE_0/modulator/pwm6_0_I_16/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_18/B  BUS_INTERFACE_0/modulator/pwm6_0_I_18/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_20/B  BUS_INTERFACE_0/modulator/pwm6_0_I_20/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/A  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[12\]/CLK  BUS_INTERFACE_0/p1/count\[12\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_41/A  BUS_INTERFACE_0/p1/un3_count_1_I_41/Y  BUS_INTERFACE_0/p1/un3_count_1_I_42/C  BUS_INTERFACE_0/p1/un3_count_1_I_42/Y  BUS_INTERFACE_0/p1/un3_count_1_I_43/A  BUS_INTERFACE_0/p1/un3_count_1_I_43/Y  BUS_INTERFACE_0/p1/count_RNO\[15\]/C  BUS_INTERFACE_0/p1/count_RNO\[15\]/Y  BUS_INTERFACE_0/p1/count\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[12\]/CLK  BUS_INTERFACE_0/p/count\[12\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_41/A  BUS_INTERFACE_0/p/un3_count_1_I_41/Y  BUS_INTERFACE_0/p/un3_count_1_I_42/C  BUS_INTERFACE_0/p/un3_count_1_I_42/Y  BUS_INTERFACE_0/p/un3_count_1_I_43/A  BUS_INTERFACE_0/p/un3_count_1_I_43/Y  BUS_INTERFACE_0/p/count_RNO\[15\]/C  BUS_INTERFACE_0/p/count_RNO\[15\]/Y  BUS_INTERFACE_0/p/count\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[12\]/CLK  BUS_INTERFACE_0/modulator/count\[12\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_41/A  BUS_INTERFACE_0/modulator/un3_count_1_I_41/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_42/C  BUS_INTERFACE_0/modulator/un3_count_1_I_42/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_43/A  BUS_INTERFACE_0/modulator/un3_count_1_I_43/Y  BUS_INTERFACE_0/modulator/count_RNO\[15\]/C  BUS_INTERFACE_0/modulator/count_RNO\[15\]/Y  BUS_INTERFACE_0/modulator/count\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/counter_q\[0\]/CLK  CORESPI_0/USPI/URXF/counter_q\[0\]/Q  CORESPI_0/USPI/URXF/counter_q_RNIJKC15\[0\]/B  CORESPI_0/USPI/URXF/counter_q_RNIJKC15\[0\]/Y  CORESPI_0/USPI/URXF/counter_q_RNIUOTCF\[0\]/C  CORESPI_0/USPI/URXF/counter_q_RNIUOTCF\[0\]/Y  CORESPI_0/USPI/URXF/counter_q_RNI88HDS\[0\]/C  CORESPI_0/USPI/URXF/counter_q_RNI88HDS\[0\]/Y  CORESPI_0/USPI/URXF/counter_q_RNIJ473C1\[0\]/C  CORESPI_0/USPI/URXF/counter_q_RNIJ473C1\[0\]/Y  CORESPI_0/USPI/URXF/full_out_RNO/A  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[4\]/CLK  BUS_INTERFACE_0/hit_count\[4\]/Q  BUS_INTERFACE_0/hit_count_RNIVNNQ_0\[4\]/B  BUS_INTERFACE_0/hit_count_RNIVNNQ_0\[4\]/Y  BUS_INTERFACE_0/hit_count_RNI4MFL1\[5\]/A  BUS_INTERFACE_0/hit_count_RNI4MFL1\[5\]/Y  BUS_INTERFACE_0/hit_count_RNIKQQK3\[25\]/C  BUS_INTERFACE_0/hit_count_RNIKQQK3\[25\]/Y  BUS_INTERFACE_0/HIT_INT_RNO/A  BUS_INTERFACE_0/HIT_INT_RNO/Y  BUS_INTERFACE_0/HIT_INT/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/empty_out_RNIC46L/B  CORESPI_0/USPI/URXF/empty_out_RNIC46L/Y  CORESPI_0/USPI/URXF/un1_counter_q_ADD_6x6_fast_I29_Y_0/B  CORESPI_0/USPI/URXF/un1_counter_q_ADD_6x6_fast_I29_Y_0/Y  CORESPI_0/USPI/URXF/counter_q_RNO\[5\]/B  CORESPI_0/USPI/URXF/counter_q_RNO\[5\]/Y  CORESPI_0/USPI/URXF/counter_q\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[21\]/CLK  BUS_INTERFACE_0/p1/count\[21\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_71/A  BUS_INTERFACE_0/p1/un3_count_1_I_71/Y  BUS_INTERFACE_0/p1/un3_count_1_I_75/B  BUS_INTERFACE_0/p1/un3_count_1_I_75/Y  BUS_INTERFACE_0/p1/un3_count_1_I_76/C  BUS_INTERFACE_0/p1/un3_count_1_I_76/Y  BUS_INTERFACE_0/p1/un3_count_1_I_77/A  BUS_INTERFACE_0/p1/un3_count_1_I_77/Y  BUS_INTERFACE_0/p1/count\[25\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[21\]/CLK  BUS_INTERFACE_0/p1/count\[21\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_71/A  BUS_INTERFACE_0/p1/un3_count_1_I_71/Y  BUS_INTERFACE_0/p1/un3_count_1_I_79/B  BUS_INTERFACE_0/p1/un3_count_1_I_79/Y  BUS_INTERFACE_0/p1/un3_count_1_I_81/C  BUS_INTERFACE_0/p1/un3_count_1_I_81/Y  BUS_INTERFACE_0/p1/un3_count_1_I_82/A  BUS_INTERFACE_0/p1/un3_count_1_I_82/Y  BUS_INTERFACE_0/p1/count\[26\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[21\]/CLK  BUS_INTERFACE_0/p/count\[21\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_71/A  BUS_INTERFACE_0/p/un3_count_1_I_71/Y  BUS_INTERFACE_0/p/un3_count_1_I_75/B  BUS_INTERFACE_0/p/un3_count_1_I_75/Y  BUS_INTERFACE_0/p/un3_count_1_I_76/C  BUS_INTERFACE_0/p/un3_count_1_I_76/Y  BUS_INTERFACE_0/p/un3_count_1_I_77/A  BUS_INTERFACE_0/p/un3_count_1_I_77/Y  BUS_INTERFACE_0/p/count\[25\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[21\]/CLK  BUS_INTERFACE_0/p/count\[21\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_71/A  BUS_INTERFACE_0/p/un3_count_1_I_71/Y  BUS_INTERFACE_0/p/un3_count_1_I_79/B  BUS_INTERFACE_0/p/un3_count_1_I_79/Y  BUS_INTERFACE_0/p/un3_count_1_I_81/C  BUS_INTERFACE_0/p/un3_count_1_I_81/Y  BUS_INTERFACE_0/p/un3_count_1_I_82/A  BUS_INTERFACE_0/p/un3_count_1_I_82/Y  BUS_INTERFACE_0/p/count\[26\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/counter_q\[2\]/CLK  CORESPI_0/USPI/URXF/counter_q\[2\]/Q  CORESPI_0/USPI/URXF/un1_counter_q_m7/A  CORESPI_0/USPI/URXF/un1_counter_q_m7/Y  CORESPI_0/USPI/URXF/un1_counter_q_m10/B  CORESPI_0/USPI/URXF/un1_counter_q_m10/Y  CORESPI_0/USPI/URXF/counter_q_RNI88HDS\[0\]/A  CORESPI_0/USPI/URXF/counter_q_RNI88HDS\[0\]/Y  CORESPI_0/USPI/URXF/counter_q_RNIJ473C1\[0\]/C  CORESPI_0/USPI/URXF/counter_q_RNIJ473C1\[0\]/Y  CORESPI_0/USPI/URXF/full_out_RNO/A  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[0\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[0\]/Q  CORESPI_0/USPI/UCC/mtx_state_RNINJM1\[1\]/B  CORESPI_0/USPI/UCC/mtx_state_RNINJM1\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNIFQBQ1/A  CORESPI_0/USPI/UCC/spi_clk_tick_RNIFQBQ1/Y  CORESPI_0/USPI/UCC/mtx_pktsel/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_count\[0\]/CLK  CORESPI_0/USPI/UCC/spi_clk_count\[0\]/Q  CORESPI_0/USPI/UCC/clk_div_val_reg_RNICS2C\[0\]/B  CORESPI_0/USPI/UCC/clk_div_val_reg_RNICS2C\[0\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIQQ5O\[1\]/C  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIQQ5O\[1\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISTBG1\[1\]/C  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISTBG1\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNO/B  CORESPI_0/USPI/UCC/spi_clk_tick_RNO/Y  CORESPI_0/USPI/UCC/spi_clk_tick/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clk_div_val_reg\[6\]/CLK  CORESPI_0/USPI/UCC/clk_div_val_reg\[6\]/Q  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIO83C\[6\]/A  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIO83C\[6\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISUCG1\[5\]/A  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISUCG1\[5\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/A  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/C  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_state_tr14_5_3_i_o2/B  CORESPI_0/USPI/UCC/mtx_state_tr14_5_3_i_o2/Y  CORESPI_0/USPI/UCC/mtx_pktsel_RNO/C  CORESPI_0/USPI/UCC/mtx_pktsel_RNO/Y  CORESPI_0/USPI/UCC/mtx_pktsel/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[10\]/CLK  BUS_INTERFACE_0/modulator/count\[10\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_71/A  BUS_INTERFACE_0/modulator/pwm6_0_I_71/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_77/A  BUS_INTERFACE_0/modulator/pwm6_0_I_77/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_78/C  BUS_INTERFACE_0/modulator/pwm6_0_I_78/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/A  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[23\]/CLK  BUS_INTERFACE_0/modulator/count\[23\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_60/A  BUS_INTERFACE_0/modulator/pwm6_0_I_60/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_63/C  BUS_INTERFACE_0/modulator/pwm6_0_I_63/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_64/A  BUS_INTERFACE_0/modulator/pwm6_0_I_64/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_65/A  BUS_INTERFACE_0/modulator/pwm6_0_I_65/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/C  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth1\[8\]/CLK  BUS_INTERFACE_0/pulseWidth1\[8\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_124/B  BUS_INTERFACE_0/p/pwm6_0_I_124/Y  BUS_INTERFACE_0/p/pwm6_0_G_5/A  BUS_INTERFACE_0/p/pwm6_0_G_5/Y  BUS_INTERFACE_0/p/pwm6_0_G_8/A  BUS_INTERFACE_0/p/pwm6_0_G_8/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/B  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth2\[8\]/CLK  BUS_INTERFACE_0/pulseWidth2\[8\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_124/B  BUS_INTERFACE_0/p1/pwm6_0_I_124/Y  BUS_INTERFACE_0/p1/pwm6_0_G_5/A  BUS_INTERFACE_0/p1/pwm6_0_G_5/Y  BUS_INTERFACE_0/p1/pwm6_0_G_8/A  BUS_INTERFACE_0/p1/pwm6_0_G_8/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/B  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/PulseWidth\[5\]/CLK  BUS_INTERFACE_0/PulseWidth\[5\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_108/B  BUS_INTERFACE_0/modulator/pwm6_0_I_108/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_113/A  BUS_INTERFACE_0/modulator/pwm6_0_I_113/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_115/B  BUS_INTERFACE_0/modulator/pwm6_0_I_115/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_138/A  BUS_INTERFACE_0/modulator/pwm6_0_I_138/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/B  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/counter_q\[4\]/CLK  CORESPI_0/USPI/UTXF/counter_q\[4\]/Q  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_21/A  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_21/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m\[4\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m\[4\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNITMEE\[4\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNITMEE\[4\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNIAK4L4\[4\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNIAK4L4\[4\]/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/B  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[1\]/CLK  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[1\]/Q  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI1B2Q1\[1\]/S  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI1B2Q1\[1\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNIA1934\[2\]/B  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNIA1934\[2\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI3UDI4\[3\]/A  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI3UDI4\[3\]/Y  CoreUARTapb_0/uUART/make_TX/tx_RNO_2/B  CoreUARTapb_0/uUART/make_TX/tx_RNO_2/Y  CoreUARTapb_0/uUART/make_TX/tx_RNO/C  CoreUARTapb_0/uUART/make_TX/tx_RNO/Y  CoreUARTapb_0/uUART/make_TX/tx/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[2\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[2\]/Q  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIQ0MR\[2\]/A  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIQ0MR\[2\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIQDT41\[3\]/A  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIQDT41\[3\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNINN142\[3\]/A  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNINN142\[3\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIC0CJ4\[2\]/B  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIC0CJ4\[2\]/Y  CoreUARTapb_0/uUART/make_RX/fifo_write_RNO/A  CoreUARTapb_0/uUART/make_RX/fifo_write_RNO/Y  CoreUARTapb_0/uUART/make_RX/fifo_write/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_count\[4\]/CLK  CORESPI_0/USPI/UCC/spi_clk_count\[4\]/Q  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIK43C\[4\]/B  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIK43C\[4\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIAB6O\[5\]/C  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIAB6O\[5\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISUCG1\[5\]/C  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISUCG1\[5\]/Y  CORESPI_0/USPI/UCC/spi_clk_next_RNO/A  CORESPI_0/USPI/UCC/spi_clk_next_RNO/Y  CORESPI_0/USPI/UCC/spi_clk_next/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[6\]/CLK  BUS_INTERFACE_0/p2/count\[6\]/Q  BUS_INTERFACE_0/p2/count_RNITATB\[6\]/A  BUS_INTERFACE_0/p2/count_RNITATB\[6\]/Y  BUS_INTERFACE_0/p2/count_RNIH3PT\[6\]/A  BUS_INTERFACE_0/p2/count_RNIH3PT\[6\]/Y  BUS_INTERFACE_0/p2/count_n1_i_a3_0_0/A  BUS_INTERFACE_0/p2/count_n1_i_a3_0_0/Y  BUS_INTERFACE_0/p2/count_n1_i_a3_0/B  BUS_INTERFACE_0/p2/count_n1_i_a3_0/Y  BUS_INTERFACE_0/p2/count_RNO\[1\]/C  BUS_INTERFACE_0/p2/count_RNO\[1\]/Y  BUS_INTERFACE_0/p2/count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[12\]/CLK  BUS_INTERFACE_0/p3/count\[12\]/Q  BUS_INTERFACE_0/p3/count_RNI7VE91\[17\]/C  BUS_INTERFACE_0/p3/count_RNI7VE91\[17\]/Y  BUS_INTERFACE_0/p3/count_RNIK8C22\[9\]/C  BUS_INTERFACE_0/p3/count_RNIK8C22\[9\]/Y  BUS_INTERFACE_0/p3/count_RNIEOLP3\[9\]/C  BUS_INTERFACE_0/p3/count_RNIEOLP3\[9\]/Y  BUS_INTERFACE_0/p3/count_RNO\[18\]/B  BUS_INTERFACE_0/p3/count_RNO\[18\]/Y  BUS_INTERFACE_0/p3/count\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[1\]/CLK  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[1\]/Q  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNIHQ1Q1\[1\]/S  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNIHQ1Q1\[1\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNIA1934\[2\]/A  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNIA1934\[2\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI3UDI4\[3\]/A  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI3UDI4\[3\]/Y  CoreUARTapb_0/uUART/make_TX/tx_RNO_2/B  CoreUARTapb_0/uUART/make_TX/tx_RNO_2/Y  CoreUARTapb_0/uUART/make_TX/tx_RNO/C  CoreUARTapb_0/uUART/make_TX/tx_RNO/Y  CoreUARTapb_0/uUART/make_TX/tx/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/PulseWidth\[12\]/CLK  BUS_INTERFACE_0/PulseWidth\[12\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_73/B  BUS_INTERFACE_0/modulator/pwm6_0_I_73/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_77/C  BUS_INTERFACE_0/modulator/pwm6_0_I_77/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_78/C  BUS_INTERFACE_0/modulator/pwm6_0_I_78/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/A  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[22\]/CLK  BUS_INTERFACE_0/p2/count\[22\]/Q  BUS_INTERFACE_0/p2/count_RNIN1S8\[21\]/B  BUS_INTERFACE_0/p2/count_RNIN1S8\[21\]/Y  BUS_INTERFACE_0/p2/count_RNIHHKQ\[26\]/C  BUS_INTERFACE_0/p2/count_RNIHHKQ\[26\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[31\]/C  BUS_INTERFACE_0/p2/count_RNO_0\[31\]/Y  BUS_INTERFACE_0/p2/count_RNO\[31\]/B  BUS_INTERFACE_0/p2/count_RNO\[31\]/Y  BUS_INTERFACE_0/p2/count\[31\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[0\]/CLK  BUS_INTERFACE_0/p3/count\[0\]/Q  BUS_INTERFACE_0/p3/count_RNIEA811\[2\]/A  BUS_INTERFACE_0/p3/count_RNIEA811\[2\]/Y  BUS_INTERFACE_0/p3/count_RNI71EN1\[4\]/C  BUS_INTERFACE_0/p3/count_RNI71EN1\[4\]/Y  BUS_INTERFACE_0/p3/count_RNI4SJD2\[5\]/C  BUS_INTERFACE_0/p3/count_RNI4SJD2\[5\]/Y  BUS_INTERFACE_0/p3/count\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/receive_count\[3\]/CLK  CoreUARTapb_0/uUART/make_RX/receive_count\[3\]/Q  CoreUARTapb_0/uUART/make_RX/receive_count_RNIQSCM\[3\]/A  CoreUARTapb_0/uUART/make_RX/receive_count_RNIQSCM\[3\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNITDG21\[3\]/A  CoreUARTapb_0/uUART/make_RX/receive_count_RNITDG21\[3\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNIRUOD1\[0\]/C  CoreUARTapb_0/uUART/make_RX/rx_state_RNIRUOD1\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift\[8\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[2\]/CLK  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[2\]/Q  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI8JED1\[3\]/A  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI8JED1\[3\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNICH5C2\[0\]/A  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNICH5C2\[0\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO_0\[3\]/A  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO_0\[3\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO\[3\]/A  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO\[3\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_state\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_clock_RNIOESC/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_clock_RNIOESC/Y  CoreUARTapb_0/uUART/make_TX/xmit_state_RNIU6U51\[0\]/C  CoreUARTapb_0/uUART/make_TX/xmit_state_RNIU6U51\[0\]/Y  CoreUARTapb_0/uUART/make_TX/tx/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_clock_RNIOESC/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_clock_RNIOESC/Y  CoreUARTapb_0/uUART/make_TX/xmit_state_RNIU6U51\[0\]/C  CoreUARTapb_0/uUART/make_TX/xmit_state_RNIU6U51\[0\]/Y  CoreUARTapb_0/uUART/make_TX/fifo_read_en0/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitcnt\[4\]/CLK  CORESPI_0/USPI/UCC/stxs_bitcnt\[4\]/Q  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIIO6O\[4\]/A  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIIO6O\[4\]/Y  CORESPI_0/USPI/UCC/SYNC1_stxs_txready_RNIK4IK2/B  CORESPI_0/USPI/UCC/SYNC1_stxs_txready_RNIK4IK2/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIH61Q3/C  CORESPI_0/USPI/UCC/clock_rx_q3_RNIH61Q3/Y  CORESPI_0/USPI/UCC/stxs_datareg\[31\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/samples\[1\]/CLK  CoreUARTapb_0/uUART/make_RX/samples\[1\]/Q  CoreUARTapb_0/uUART/make_RX/samples_RNILCH5\[0\]/B  CoreUARTapb_0/uUART/make_RX/samples_RNILCH5\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNIC95C\[0\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNIC95C\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNO_2\[0\]/C  CoreUARTapb_0/uUART/make_RX/rx_state_RNO_2\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNO\[0\]/C  CoreUARTapb_0/uUART/make_RX/rx_state_RNO\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[0\]/CLK  BUS_INTERFACE_0/hit_count\[0\]/Q  BUS_INTERFACE_0/hit_count_RNIQBFL1\[2\]/B  BUS_INTERFACE_0/hit_count_RNIQBFL1\[2\]/Y  BUS_INTERFACE_0/hit_count_RNISVUA3\[2\]/B  BUS_INTERFACE_0/hit_count_RNISVUA3\[2\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[9\]/A  BUS_INTERFACE_0/hit_count_RNO_0\[9\]/Y  BUS_INTERFACE_0/hit_count_RNO\[9\]/B  BUS_INTERFACE_0/hit_count_RNO\[9\]/Y  BUS_INTERFACE_0/hit_count\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/controlReg2\[0\]/CLK  CoreUARTapb_0/controlReg2\[0\]/Q  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIQJB81\[0\]/C  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIQJB81\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNINN142\[2\]/B  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNINN142\[2\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIC0CJ4\[2\]/A  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIC0CJ4\[2\]/Y  CoreUARTapb_0/uUART/make_RX/fifo_write_RNO/A  CoreUARTapb_0/uUART/make_RX/fifo_write_RNO/Y  CoreUARTapb_0/uUART/make_RX/fifo_write/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[0\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[0\]/Q  CORESPI_0/USPI/UCC/mtx_state_RNINJM1\[1\]/B  CORESPI_0/USPI/UCC/mtx_state_RNINJM1\[1\]/Y  CORESPI_0/USPI/UCC/mtx_pktsel_RNO_0/B  CORESPI_0/USPI/UCC/mtx_pktsel_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_pktsel_RNO/A  CORESPI_0/USPI/UCC/mtx_pktsel_RNO/Y  CORESPI_0/USPI/UCC/mtx_pktsel/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[18\]/CLK  BUS_INTERFACE_0/p1/count\[18\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_94/B  BUS_INTERFACE_0/p1/pwm6_0_I_94/Y  BUS_INTERFACE_0/p1/pwm6_0_I_95/C  BUS_INTERFACE_0/p1/pwm6_0_I_95/Y  BUS_INTERFACE_0/p1/pwm6_0_I_107/C  BUS_INTERFACE_0/p1/pwm6_0_I_107/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/A  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[18\]/CLK  BUS_INTERFACE_0/p/count\[18\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_94/B  BUS_INTERFACE_0/p/pwm6_0_I_94/Y  BUS_INTERFACE_0/p/pwm6_0_I_95/C  BUS_INTERFACE_0/p/pwm6_0_I_95/Y  BUS_INTERFACE_0/p/pwm6_0_I_107/C  BUS_INTERFACE_0/p/pwm6_0_I_107/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/A  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[20\]/CLK  BUS_INTERFACE_0/p3/count\[20\]/Q  BUS_INTERFACE_0/p3/count_RNIC7I91\[26\]/C  BUS_INTERFACE_0/p3/count_RNIC7I91\[26\]/Y  BUS_INTERFACE_0/p3/count_RNI2NV03\[26\]/C  BUS_INTERFACE_0/p3/count_RNI2NV03\[26\]/Y  BUS_INTERFACE_0/p3/count_RNIQA4QA\[26\]/A  BUS_INTERFACE_0/p3/count_RNIQA4QA\[26\]/Y  BUS_INTERFACE_0/p3/count_RNO\[31\]/A  BUS_INTERFACE_0/p3/count_RNO\[31\]/Y  BUS_INTERFACE_0/p3/count\[31\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth1\[4\]/CLK  BUS_INTERFACE_0/pulseWidth1\[4\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_134/B  BUS_INTERFACE_0/p/pwm6_0_I_134/Y  BUS_INTERFACE_0/p/pwm6_0_I_137/C  BUS_INTERFACE_0/p/pwm6_0_I_137/Y  BUS_INTERFACE_0/p/pwm6_0_G_6/A  BUS_INTERFACE_0/p/pwm6_0_G_6/Y  BUS_INTERFACE_0/p/pwm6_0_G_8/B  BUS_INTERFACE_0/p/pwm6_0_G_8/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/B  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth2\[4\]/CLK  BUS_INTERFACE_0/pulseWidth2\[4\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_134/B  BUS_INTERFACE_0/p1/pwm6_0_I_134/Y  BUS_INTERFACE_0/p1/pwm6_0_I_137/C  BUS_INTERFACE_0/p1/pwm6_0_I_137/Y  BUS_INTERFACE_0/p1/pwm6_0_G_6/A  BUS_INTERFACE_0/p1/pwm6_0_G_6/Y  BUS_INTERFACE_0/p1/pwm6_0_G_8/B  BUS_INTERFACE_0/p1/pwm6_0_G_8/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/B  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/controlReg2\[0\]/CLK  CoreUARTapb_0/controlReg2\[0\]/Q  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIDT021\[2\]/B  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIDT021\[2\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNI8IFK1\[1\]/A  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNI8IFK1\[1\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIG4V83\[1\]/C  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIG4V83\[1\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNICMFU4\[1\]/B  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNICMFU4\[1\]/Y  CoreUARTapb_0/uUART/make_RX/parity_err/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNIGBN21\[2\]/C  CORESPI_0/USPI/UCC/mtx_bitsel_RNIGBN21\[2\]/Y  CORESPI_0/USPI/UCC/mtx_consecutive_RNO_1/A  CORESPI_0/USPI/UCC/mtx_consecutive_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_consecutive_RNO_0/C  CORESPI_0/USPI/UCC/mtx_consecutive_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_consecutive/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[26\]/CLK  BUS_INTERFACE_0/p3/count\[26\]/Q  BUS_INTERFACE_0/p3/count_RNIC7I91\[26\]/B  BUS_INTERFACE_0/p3/count_RNIC7I91\[26\]/Y  BUS_INTERFACE_0/p3/count_RNI2NV03\[26\]/C  BUS_INTERFACE_0/p3/count_RNI2NV03\[26\]/Y  BUS_INTERFACE_0/p3/count_RNI97DT6\[15\]/A  BUS_INTERFACE_0/p3/count_RNI97DT6\[15\]/Y  BUS_INTERFACE_0/p3/count_RNICRV7B\[27\]/B  BUS_INTERFACE_0/p3/count_RNICRV7B\[27\]/Y  BUS_INTERFACE_0/p3/count_RNO_0\[29\]/B  BUS_INTERFACE_0/p3/count_RNO_0\[29\]/Y  BUS_INTERFACE_0/p3/count\[29\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[3\]/CLK  BUS_INTERFACE_0/hit_count\[3\]/Q  BUS_INTERFACE_0/hit_count_RNIVNNQ\[4\]/B  BUS_INTERFACE_0/hit_count_RNIVNNQ\[4\]/Y  BUS_INTERFACE_0/hit_count_RNI2KFL1\[5\]/C  BUS_INTERFACE_0/hit_count_RNI2KFL1\[5\]/Y  BUS_INTERFACE_0/hit_count_RNISVUA3\[2\]/A  BUS_INTERFACE_0/hit_count_RNISVUA3\[2\]/Y  BUS_INTERFACE_0/hit_count_RNO\[7\]/B  BUS_INTERFACE_0/hit_count_RNO\[7\]/Y  BUS_INTERFACE_0/hit_count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[0\]/CLK  BUS_INTERFACE_0/modulator/count\[0\]/Q  BUS_INTERFACE_0/modulator/count_RNIUJM4\[0\]/C  BUS_INTERFACE_0/modulator/count_RNIUJM4\[0\]/Y  BUS_INTERFACE_0/modulator/count_RNIA3OA2\[0\]/A  BUS_INTERFACE_0/modulator/count_RNIA3OA2\[0\]/Y  BUS_INTERFACE_0/modulator/count_RNO\[5\]/A  BUS_INTERFACE_0/modulator/count_RNO\[5\]/Y  BUS_INTERFACE_0/modulator/count\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNIGBN21\[2\]/C  CORESPI_0/USPI/UCC/mtx_bitsel_RNIGBN21\[2\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNIB3SP1\[0\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNIB3SP1\[0\]/Y  CORESPI_0/USPI/UCC/mtx_lastbit/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI1BJ9\[0\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI1BJ9\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIQCFA1\[0\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIQCFA1\[0\]/Y  CORESPI_0/USPI/UTXF/empty_out_RNIMCCL1/A  CORESPI_0/USPI/UTXF/empty_out_RNIMCCL1/Y  CORESPI_0/USPI/UCC/stxp_lastframe_RNO/A  CORESPI_0/USPI/UCC/stxp_lastframe_RNO/Y  CORESPI_0/USPI/UCC/stxp_lastframe/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/A  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/Y  CORESPI_0/USPI/UCC/mtx_state_RNIGRBQ1\[0\]/B  CORESPI_0/USPI/UCC/mtx_state_RNIGRBQ1\[0\]/Y  CORESPI_0/USPI/UCC/mtx_rxbusy_RNO/B  CORESPI_0/USPI/UCC/mtx_rxbusy_RNO/Y  CORESPI_0/USPI/UCC/mtx_rxbusy/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[0\]/CLK  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[0\]/Q  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI4UMU\[0\]/A  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI4UMU\[0\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNICH5C2\[0\]/B  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNICH5C2\[0\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO_0\[3\]/A  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO_0\[3\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO\[3\]/A  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO\[3\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_state\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/PulseWidth\[16\]/CLK  BUS_INTERFACE_0/PulseWidth\[16\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_69/B  BUS_INTERFACE_0/modulator/pwm6_0_I_69/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_75/A  BUS_INTERFACE_0/modulator/pwm6_0_I_75/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_78/A  BUS_INTERFACE_0/modulator/pwm6_0_I_78/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/A  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNI5RBQ\[0\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNI5RBQ\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIQCFA1\[0\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIQCFA1\[0\]/Y  CORESPI_0/USPI/UTXF/empty_out_RNIMCCL1/A  CORESPI_0/USPI/UTXF/empty_out_RNIMCCL1/Y  CORESPI_0/USPI/UCC/stxp_lastframe_RNO/A  CORESPI_0/USPI/UCC/stxp_lastframe_RNO/Y  CORESPI_0/USPI/UCC/stxp_lastframe/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[20\]/CLK  BUS_INTERFACE_0/modulator/count\[20\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_6/A  BUS_INTERFACE_0/modulator/pwm6_0_I_6/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_17/B  BUS_INTERFACE_0/modulator/pwm6_0_I_17/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_18/A  BUS_INTERFACE_0/modulator/pwm6_0_I_18/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_20/B  BUS_INTERFACE_0/modulator/pwm6_0_I_20/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/A  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_count\[0\]/CLK  CORESPI_0/USPI/UCC/spi_clk_count\[0\]/Q  CORESPI_0/USPI/UCC/spi_clk_count_RNIVO56\[1\]/B  CORESPI_0/USPI/UCC/spi_clk_count_RNIVO56\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNI0N89\[2\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNI0N89\[2\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNI2MBC\[3\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNI2MBC\[3\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNI5MEF\[4\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNI5MEF\[4\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[5\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[5\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/WCLK  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/AFULL  CoreUARTapb_0/uUART/make_RX/fifo_write_RNI6P1S/A  CoreUARTapb_0/uUART/make_RX/fifo_write_RNI6P1S/Y  CoreUARTapb_0/uUART/overflow_reg/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_TX/tx_byte\[0\]/CLK  CoreUARTapb_0/uUART/make_TX/tx_byte\[0\]/Q  CoreUARTapb_0/uUART/make_TX/tx_byte_RNIRDEL\[0\]/A  CoreUARTapb_0/uUART/make_TX/tx_byte_RNIRDEL\[0\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNIHQ1Q1\[1\]/A  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNIHQ1Q1\[1\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNIA1934\[2\]/A  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNIA1934\[2\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI3UDI4\[3\]/A  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI3UDI4\[3\]/Y  CoreUARTapb_0/uUART/make_TX/tx_RNO_2/B  CoreUARTapb_0/uUART/make_TX/tx_RNO_2/Y  CoreUARTapb_0/uUART/make_TX/tx_RNO/C  CoreUARTapb_0/uUART/make_TX/tx_RNO/Y  CoreUARTapb_0/uUART/make_TX/tx/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI101B\[1\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI101B\[1\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJHHG\[2\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJHHG\[2\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI642M\[3\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI642M\[3\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[4\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[4\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_TX/tx_byte\[1\]/CLK  CoreUARTapb_0/uUART/make_TX/tx_byte\[1\]/Q  CoreUARTapb_0/uUART/make_TX/tx_byte_RNIRDEL\[0\]/B  CoreUARTapb_0/uUART/make_TX/tx_byte_RNIRDEL\[0\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNIHQ1Q1\[1\]/A  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNIHQ1Q1\[1\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNIA1934\[2\]/A  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNIA1934\[2\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI3UDI4\[3\]/A  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI3UDI4\[3\]/Y  CoreUARTapb_0/uUART/make_TX/tx_RNO_2/B  CoreUARTapb_0/uUART/make_TX/tx_RNO_2/Y  CoreUARTapb_0/uUART/make_TX/tx_RNO/C  CoreUARTapb_0/uUART/make_TX/tx_RNO/Y  CoreUARTapb_0/uUART/make_TX/tx/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_TX/tx_byte\[2\]/CLK  CoreUARTapb_0/uUART/make_TX/tx_byte\[2\]/Q  CoreUARTapb_0/uUART/make_TX/tx_byte_RNIVHEL\[2\]/A  CoreUARTapb_0/uUART/make_TX/tx_byte_RNIVHEL\[2\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNIHQ1Q1\[1\]/B  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNIHQ1Q1\[1\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNIA1934\[2\]/A  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNIA1934\[2\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI3UDI4\[3\]/A  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI3UDI4\[3\]/Y  CoreUARTapb_0/uUART/make_TX/tx_RNO_2/B  CoreUARTapb_0/uUART/make_TX/tx_RNO_2/Y  CoreUARTapb_0/uUART/make_TX/tx_RNO/C  CoreUARTapb_0/uUART/make_TX/tx_RNO/Y  CoreUARTapb_0/uUART/make_TX/tx/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_TX/tx_byte\[4\]/CLK  CoreUARTapb_0/uUART/make_TX/tx_byte\[4\]/Q  CoreUARTapb_0/uUART/make_TX/tx_byte_RNI3MEL\[4\]/A  CoreUARTapb_0/uUART/make_TX/tx_byte_RNI3MEL\[4\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI1B2Q1\[1\]/A  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI1B2Q1\[1\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNIA1934\[2\]/B  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNIA1934\[2\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI3UDI4\[3\]/A  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI3UDI4\[3\]/Y  CoreUARTapb_0/uUART/make_TX/tx_RNO_2/B  CoreUARTapb_0/uUART/make_TX/tx_RNO_2/Y  CoreUARTapb_0/uUART/make_TX/tx_RNO/C  CoreUARTapb_0/uUART/make_TX/tx_RNO/Y  CoreUARTapb_0/uUART/make_TX/tx/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[1\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[1\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNIRN4N\[0\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNIRN4N\[0\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNIA5N21\[2\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNIA5N21\[2\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNO_0\[4\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNO_0\[4\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[4\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[4\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_TX/tx_byte\[3\]/CLK  CoreUARTapb_0/uUART/make_TX/tx_byte\[3\]/Q  CoreUARTapb_0/uUART/make_TX/tx_byte_RNIVHEL\[2\]/B  CoreUARTapb_0/uUART/make_TX/tx_byte_RNIVHEL\[2\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNIHQ1Q1\[1\]/B  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNIHQ1Q1\[1\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNIA1934\[2\]/A  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNIA1934\[2\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI3UDI4\[3\]/A  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI3UDI4\[3\]/Y  CoreUARTapb_0/uUART/make_TX/tx_RNO_2/B  CoreUARTapb_0/uUART/make_TX/tx_RNO_2/Y  CoreUARTapb_0/uUART/make_TX/tx_RNO/C  CoreUARTapb_0/uUART/make_TX/tx_RNO/Y  CoreUARTapb_0/uUART/make_TX/tx/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_TX/tx_byte\[5\]/CLK  CoreUARTapb_0/uUART/make_TX/tx_byte\[5\]/Q  CoreUARTapb_0/uUART/make_TX/tx_byte_RNI3MEL\[4\]/B  CoreUARTapb_0/uUART/make_TX/tx_byte_RNI3MEL\[4\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI1B2Q1\[1\]/A  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI1B2Q1\[1\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNIA1934\[2\]/B  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNIA1934\[2\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI3UDI4\[3\]/A  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI3UDI4\[3\]/Y  CoreUARTapb_0/uUART/make_TX/tx_RNO_2/B  CoreUARTapb_0/uUART/make_TX/tx_RNO_2/Y  CoreUARTapb_0/uUART/make_TX/tx_RNO/C  CoreUARTapb_0/uUART/make_TX/tx_RNO/Y  CoreUARTapb_0/uUART/make_TX/tx/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_TX/tx_byte\[6\]/CLK  CoreUARTapb_0/uUART/make_TX/tx_byte\[6\]/Q  CoreUARTapb_0/uUART/make_TX/tx_byte_RNI7QEL\[6\]/A  CoreUARTapb_0/uUART/make_TX/tx_byte_RNI7QEL\[6\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI1B2Q1\[1\]/B  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI1B2Q1\[1\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNIA1934\[2\]/B  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNIA1934\[2\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI3UDI4\[3\]/A  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI3UDI4\[3\]/Y  CoreUARTapb_0/uUART/make_TX/tx_RNO_2/B  CoreUARTapb_0/uUART/make_TX/tx_RNO_2/Y  CoreUARTapb_0/uUART/make_TX/tx_RNO/C  CoreUARTapb_0/uUART/make_TX/tx_RNO/Y  CoreUARTapb_0/uUART/make_TX/tx/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth1\[17\]/CLK  BUS_INTERFACE_0/pulseWidth1\[17\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_89/A  BUS_INTERFACE_0/p/pwm6_0_I_89/Y  BUS_INTERFACE_0/p/pwm6_0_I_95/B  BUS_INTERFACE_0/p/pwm6_0_I_95/Y  BUS_INTERFACE_0/p/pwm6_0_I_107/C  BUS_INTERFACE_0/p/pwm6_0_I_107/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/A  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth2\[17\]/CLK  BUS_INTERFACE_0/pulseWidth2\[17\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_89/A  BUS_INTERFACE_0/p1/pwm6_0_I_89/Y  BUS_INTERFACE_0/p1/pwm6_0_I_95/B  BUS_INTERFACE_0/p1/pwm6_0_I_95/Y  BUS_INTERFACE_0/p1/pwm6_0_I_107/C  BUS_INTERFACE_0/p1/pwm6_0_I_107/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/A  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_state_tr14_5_3_i_o2/B  CORESPI_0/USPI/UCC/mtx_state_tr14_5_3_i_o2/Y  CORESPI_0/USPI/UCC/mtx_first_RNO/B  CORESPI_0/USPI/UCC/mtx_first_RNO/Y  CORESPI_0/USPI/UCC/mtx_first/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_state_tr14_5_3_i_o2/B  CORESPI_0/USPI/UCC/mtx_state_tr14_5_3_i_o2/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[4\]/B  CORESPI_0/USPI/UCC/mtx_state_RNO\[4\]/Y  CORESPI_0/USPI/UCC/mtx_state\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[6\]/CLK  BUS_INTERFACE_0/hit_count\[6\]/Q  BUS_INTERFACE_0/hit_count_RNO_6\[11\]/B  BUS_INTERFACE_0/hit_count_RNO_6\[11\]/Y  BUS_INTERFACE_0/hit_count_RNO_3\[11\]/C  BUS_INTERFACE_0/hit_count_RNO_3\[11\]/Y  BUS_INTERFACE_0/hit_count_RNO_1\[11\]/A  BUS_INTERFACE_0/hit_count_RNO_1\[11\]/Y  BUS_INTERFACE_0/hit_count_RNO\[11\]/B  BUS_INTERFACE_0/hit_count_RNO\[11\]/Y  BUS_INTERFACE_0/hit_count\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_TX/tx_byte\[7\]/CLK  CoreUARTapb_0/uUART/make_TX/tx_byte\[7\]/Q  CoreUARTapb_0/uUART/make_TX/tx_byte_RNI7QEL\[6\]/B  CoreUARTapb_0/uUART/make_TX/tx_byte_RNI7QEL\[6\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI1B2Q1\[1\]/B  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI1B2Q1\[1\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNIA1934\[2\]/B  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNIA1934\[2\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI3UDI4\[3\]/A  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI3UDI4\[3\]/Y  CoreUARTapb_0/uUART/make_TX/tx_RNO_2/B  CoreUARTapb_0/uUART/make_TX/tx_RNO_2/Y  CoreUARTapb_0/uUART/make_TX/tx_RNO/C  CoreUARTapb_0/uUART/make_TX/tx_RNO/Y  CoreUARTapb_0/uUART/make_TX/tx/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[1\]/CLK  BUS_INTERFACE_0/modulator/count\[1\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_10/B  BUS_INTERFACE_0/modulator/un3_count_1_I_10/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_11/B  BUS_INTERFACE_0/modulator/un3_count_1_I_11/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_12/A  BUS_INTERFACE_0/modulator/un3_count_1_I_12/Y  BUS_INTERFACE_0/modulator/count\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[13\]/CLK  BUS_INTERFACE_0/p1/count\[13\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_104/A  BUS_INTERFACE_0/p1/pwm6_0_I_104/Y  BUS_INTERFACE_0/p1/pwm6_0_I_106/B  BUS_INTERFACE_0/p1/pwm6_0_I_106/Y  BUS_INTERFACE_0/p1/pwm6_0_I_107/B  BUS_INTERFACE_0/p1/pwm6_0_I_107/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/A  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[13\]/CLK  BUS_INTERFACE_0/p/count\[13\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_104/A  BUS_INTERFACE_0/p/pwm6_0_I_104/Y  BUS_INTERFACE_0/p/pwm6_0_I_106/B  BUS_INTERFACE_0/p/pwm6_0_I_106/Y  BUS_INTERFACE_0/p/pwm6_0_I_107/B  BUS_INTERFACE_0/p/pwm6_0_I_107/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/A  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_state_tr14_5_3_i_o2/B  CORESPI_0/USPI/UCC/mtx_state_tr14_5_3_i_o2/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[2\]/A  CORESPI_0/USPI/UCC/mtx_state_RNO\[2\]/Y  CORESPI_0/USPI/UCC/mtx_state\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_state_tr14_5_3_i_o2/B  CORESPI_0/USPI/UCC/mtx_state_tr14_5_3_i_o2/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[1\]/A  CORESPI_0/USPI/UCC/mtx_state_RNO\[1\]/Y  CORESPI_0/USPI/UCC/mtx_state\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_state\[0\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_state\[0\]/Q  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_1\[0\]/A  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_1\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNIUG8B\[0\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNIUG8B\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNIA96J2\[0\]/A  CoreUARTapb_0/uUART/make_RX/rx_state_RNIA96J2\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_byte\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_state\[0\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_state\[0\]/Q  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_1\[0\]/A  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_1\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNIUG8B\[0\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNIUG8B\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNIA96J2\[0\]/A  CoreUARTapb_0/uUART/make_RX/rx_state_RNIA96J2\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_byte\[6\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_state\[0\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_state\[0\]/Q  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_1\[0\]/A  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_1\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNIUG8B\[0\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNIUG8B\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNIA96J2\[0\]/A  CoreUARTapb_0/uUART/make_RX/rx_state_RNIA96J2\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_byte\[5\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_state\[0\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_state\[0\]/Q  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_1\[0\]/A  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_1\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNIUG8B\[0\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNIUG8B\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNIA96J2\[0\]/A  CoreUARTapb_0/uUART/make_RX/rx_state_RNIA96J2\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_byte\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_state\[0\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_state\[0\]/Q  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_1\[0\]/A  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_1\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNIUG8B\[0\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNIUG8B\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNIA96J2\[0\]/A  CoreUARTapb_0/uUART/make_RX/rx_state_RNIA96J2\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_byte\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_state\[0\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_state\[0\]/Q  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_1\[0\]/A  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_1\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNIUG8B\[0\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNIUG8B\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNIA96J2\[0\]/A  CoreUARTapb_0/uUART/make_RX/rx_state_RNIA96J2\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_byte\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_state\[0\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_state\[0\]/Q  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_1\[0\]/A  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_1\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNIUG8B\[0\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNIUG8B\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNIA96J2\[0\]/A  CoreUARTapb_0/uUART/make_RX/rx_state_RNIA96J2\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_byte\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_state\[0\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_state\[0\]/Q  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_1\[0\]/A  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_1\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNIUG8B\[0\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNIUG8B\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNIA96J2\[0\]/A  CoreUARTapb_0/uUART/make_RX/rx_state_RNIA96J2\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_byte\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_wa3/A  CORESPI_0/USPI/UTXF/fifo_mem_q_wa3/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe3_0/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe3_0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[25\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_wa3/A  CORESPI_0/USPI/UTXF/fifo_mem_q_wa3/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe3_0/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe3_0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[11\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_wa3/A  CORESPI_0/USPI/UTXF/fifo_mem_q_wa3/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe3_0/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe3_0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[10\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_wa3/A  CORESPI_0/USPI/UTXF/fifo_mem_q_wa3/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe3_0/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe3_0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__0\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/controlReg2\[0\]/CLK  CoreUARTapb_0/controlReg2\[0\]/Q  CoreUARTapb_0/uUART/make_RX/receive_shift.rx_shift_11_i_o3\[6\]/B  CoreUARTapb_0/uUART/make_RX/receive_shift.rx_shift_11_i_o3\[6\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO_1\[7\]/B  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO_1\[7\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO\[7\]/B  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO\[7\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[11\]/CLK  BUS_INTERFACE_0/p1/count\[11\]/Q  BUS_INTERFACE_0/p1/count_RNICS1C1\[11\]/C  BUS_INTERFACE_0/p1/count_RNICS1C1\[11\]/Y  BUS_INTERFACE_0/p1/count_RNI2DD74\[11\]/A  BUS_INTERFACE_0/p1/count_RNI2DD74\[11\]/Y  BUS_INTERFACE_0/p1/count_RNO\[0\]/B  BUS_INTERFACE_0/p1/count_RNO\[0\]/Y  BUS_INTERFACE_0/p1/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[11\]/CLK  BUS_INTERFACE_0/p/count\[11\]/Q  BUS_INTERFACE_0/p/count_RNI8IJC\[11\]/C  BUS_INTERFACE_0/p/count_RNI8IJC\[11\]/Y  BUS_INTERFACE_0/p/count_RNII8QH1\[11\]/A  BUS_INTERFACE_0/p/count_RNII8QH1\[11\]/Y  BUS_INTERFACE_0/p/count_RNO\[0\]/B  BUS_INTERFACE_0/p/count_RNO\[0\]/Y  BUS_INTERFACE_0/p/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/empty_out/CLK  CORESPI_0/USPI/UTXF/empty_out/Q  CORESPI_0/USPI/UCC/cfg_enable_P1_RNII4B11/C  CORESPI_0/USPI/UCC/cfg_enable_P1_RNII4B11/Y  CORESPI_0/USPI/UCC/mtx_state_RNIAP131\[0\]/B  CORESPI_0/USPI/UCC/mtx_state_RNIAP131\[0\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNIGRBQ1\[0\]/A  CORESPI_0/USPI/UCC/mtx_state_RNIGRBQ1\[0\]/Y  CORESPI_0/USPI/UCC/mtx_busy/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_lastbit/CLK  CORESPI_0/USPI/UCC/stxs_lastbit/Q  CORESPI_0/USPI/UCC/mtx_lastbit_RNI34FG/B  CORESPI_0/USPI/UCC/mtx_lastbit_RNI34FG/Y  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1/A  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1/Y  CORESPI_0/USPI/UCC/msrxs_datain\[28\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[6\]/CLK  BUS_INTERFACE_0/p1/count\[6\]/Q  BUS_INTERFACE_0/p1/count_RNIMH93\[6\]/B  BUS_INTERFACE_0/p1/count_RNIMH93\[6\]/Y  BUS_INTERFACE_0/p1/count_RNIAS2J3\[6\]/A  BUS_INTERFACE_0/p1/count_RNIAS2J3\[6\]/Y  BUS_INTERFACE_0/p1/count_RNO\[7\]/A  BUS_INTERFACE_0/p1/count_RNO\[7\]/Y  BUS_INTERFACE_0/p1/count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[6\]/CLK  BUS_INTERFACE_0/p/count\[6\]/Q  BUS_INTERFACE_0/p/count_RNIIB1C\[6\]/B  BUS_INTERFACE_0/p/count_RNIIB1C\[6\]/Y  BUS_INTERFACE_0/p/count_RNIQPIH1\[6\]/A  BUS_INTERFACE_0/p/count_RNIQPIH1\[6\]/Y  BUS_INTERFACE_0/p/count_RNO\[7\]/A  BUS_INTERFACE_0/p/count_RNO\[7\]/Y  BUS_INTERFACE_0/p/count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_wa3/A  CORESPI_0/USPI/UTXF/fifo_mem_q_wa3/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe3_0/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe3_0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[15\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_wa3/A  CORESPI_0/USPI/UTXF/fifo_mem_q_wa3/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe3_0/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe3_0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[14\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_wa3/A  CORESPI_0/USPI/UTXF/fifo_mem_q_wa3/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe3_0/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe3_0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[13\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_wa3/A  CORESPI_0/USPI/UTXF/fifo_mem_q_wa3/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe3_0/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe3_0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[12\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[19\]/CLK  BUS_INTERFACE_0/modulator/count\[19\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_2/A  BUS_INTERFACE_0/modulator/pwm6_0_I_2/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_17/A  BUS_INTERFACE_0/modulator/pwm6_0_I_17/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_18/A  BUS_INTERFACE_0/modulator/pwm6_0_I_18/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_20/B  BUS_INTERFACE_0/modulator/pwm6_0_I_20/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/A  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/receive_count\[1\]/CLK  CoreUARTapb_0/uUART/make_RX/receive_count\[1\]/Q  CoreUARTapb_0/uUART/make_RX/receive_count_RNIRSTE\[1\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNIRSTE\[1\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNIDMF41\[0\]/C  CoreUARTapb_0/uUART/make_RX/rx_state_RNIDMF41\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNO_0\[1\]/A  CoreUARTapb_0/uUART/make_RX/rx_state_RNO_0\[1\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNO\[1\]/A  CoreUARTapb_0/uUART/make_RX/rx_state_RNO\[1\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[10\]/CLK  BUS_INTERFACE_0/modulator/count\[10\]/Q  BUS_INTERFACE_0/modulator/count_RNIHUCL\[10\]/A  BUS_INTERFACE_0/modulator/count_RNIHUCL\[10\]/Y  BUS_INTERFACE_0/modulator/count_RNI20SL2\[10\]/B  BUS_INTERFACE_0/modulator/count_RNI20SL2\[10\]/Y  BUS_INTERFACE_0/modulator/count_RNO\[0\]/B  BUS_INTERFACE_0/modulator/count_RNO\[0\]/Y  BUS_INTERFACE_0/modulator/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_wa3/A  CORESPI_0/USPI/UTXF/fifo_mem_q_wa3/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe3/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe3/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[31\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_wa3/A  CORESPI_0/USPI/UTXF/fifo_mem_q_wa3/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe3/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe3/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[26\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_wa3/A  CORESPI_0/USPI/UTXF/fifo_mem_q_wa3/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe3/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe3/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[9\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_wa3/A  CORESPI_0/USPI/UTXF/fifo_mem_q_wa3/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe3/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe3/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[8\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_wa3/A  CORESPI_0/USPI/UTXF/fifo_mem_q_wa3/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe3/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe3/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_wa3/A  CORESPI_0/USPI/UTXF/fifo_mem_q_wa3/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe3/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe3/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[6\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_wa3/A  CORESPI_0/USPI/UTXF/fifo_mem_q_wa3/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe3/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe3/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[5\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_wa3/A  CORESPI_0/USPI/UTXF/fifo_mem_q_wa3/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe3/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe3/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_wa3/A  CORESPI_0/USPI/UTXF/fifo_mem_q_wa3/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe3/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe3/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_wa3/A  CORESPI_0/USPI/UTXF/fifo_mem_q_wa3/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe3/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe3/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_wa3/A  CORESPI_0/USPI/UTXF/fifo_mem_q_wa3/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe3/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe3/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_wa3/A  CORESPI_0/USPI/UTXF/fifo_mem_q_wa3/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe3/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe3/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/Q  CoreUARTapb_0/uUART/make_RX/rx_state_RNIUG8B\[0\]/A  CoreUARTapb_0/uUART/make_RX/rx_state_RNIUG8B\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNIA96J2\[0\]/A  CoreUARTapb_0/uUART/make_RX/rx_state_RNIA96J2\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_byte\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[2\]/CLK  BUS_INTERFACE_0/p1/count\[2\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_10/C  BUS_INTERFACE_0/p1/un3_count_1_I_10/Y  BUS_INTERFACE_0/p1/un3_count_1_I_11/B  BUS_INTERFACE_0/p1/un3_count_1_I_11/Y  BUS_INTERFACE_0/p1/un3_count_1_I_12/A  BUS_INTERFACE_0/p1/un3_count_1_I_12/Y  BUS_INTERFACE_0/p1/count\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[2\]/CLK  BUS_INTERFACE_0/p/count\[2\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_10/C  BUS_INTERFACE_0/p/un3_count_1_I_10/Y  BUS_INTERFACE_0/p/un3_count_1_I_11/B  BUS_INTERFACE_0/p/un3_count_1_I_11/Y  BUS_INTERFACE_0/p/un3_count_1_I_12/A  BUS_INTERFACE_0/p/un3_count_1_I_12/Y  BUS_INTERFACE_0/p/count\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[7\]/CLK  BUS_INTERFACE_0/p2/count\[7\]/Q  BUS_INTERFACE_0/p2/count_RNITATB\[6\]/B  BUS_INTERFACE_0/p2/count_RNITATB\[6\]/Y  BUS_INTERFACE_0/p2/count_RNIO74B4\[6\]/A  BUS_INTERFACE_0/p2/count_RNIO74B4\[6\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[3\]/B  BUS_INTERFACE_0/p2/count_RNO_0\[3\]/Y  BUS_INTERFACE_0/p2/count_RNO\[3\]/C  BUS_INTERFACE_0/p2/count_RNO\[3\]/Y  BUS_INTERFACE_0/p2/count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/PulseWidth\[21\]/CLK  BUS_INTERFACE_0/PulseWidth\[21\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_12/B  BUS_INTERFACE_0/modulator/pwm6_0_I_12/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_17/C  BUS_INTERFACE_0/modulator/pwm6_0_I_17/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_18/A  BUS_INTERFACE_0/modulator/pwm6_0_I_18/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_20/B  BUS_INTERFACE_0/modulator/pwm6_0_I_20/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/A  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[0\]/CLK  BUS_INTERFACE_0/hit_count\[0\]/Q  BUS_INTERFACE_0/hit_count_RNI7C381\[2\]/B  BUS_INTERFACE_0/hit_count_RNI7C381\[2\]/Y  BUS_INTERFACE_0/hit_count_RNO_1\[11\]/C  BUS_INTERFACE_0/hit_count_RNO_1\[11\]/Y  BUS_INTERFACE_0/hit_count_RNO\[11\]/B  BUS_INTERFACE_0/hit_count_RNO\[11\]/Y  BUS_INTERFACE_0/hit_count\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/PulseWidth\[11\]/CLK  BUS_INTERFACE_0/PulseWidth\[11\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_74/B  BUS_INTERFACE_0/modulator/pwm6_0_I_74/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_77/B  BUS_INTERFACE_0/modulator/pwm6_0_I_77/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_78/C  BUS_INTERFACE_0/modulator/pwm6_0_I_78/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/A  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/PulseWidth\[15\]/CLK  BUS_INTERFACE_0/PulseWidth\[15\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_70/B  BUS_INTERFACE_0/modulator/pwm6_0_I_70/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_76/C  BUS_INTERFACE_0/modulator/pwm6_0_I_76/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_78/B  BUS_INTERFACE_0/modulator/pwm6_0_I_78/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/A  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[12\]/CLK  BUS_INTERFACE_0/p3/count\[12\]/Q  BUS_INTERFACE_0/p3/count_RNI7VE91\[17\]/C  BUS_INTERFACE_0/p3/count_RNI7VE91\[17\]/Y  BUS_INTERFACE_0/p3/count_RNIK8C22\[9\]/C  BUS_INTERFACE_0/p3/count_RNIK8C22\[9\]/Y  BUS_INTERFACE_0/p3/count_RNIEOLP3\[9\]/C  BUS_INTERFACE_0/p3/count_RNIEOLP3\[9\]/Y  BUS_INTERFACE_0/p3/count_RNO_0\[19\]/B  BUS_INTERFACE_0/p3/count_RNO_0\[19\]/Y  BUS_INTERFACE_0/p3/count\[19\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[19\]/CLK  BUS_INTERFACE_0/p1/count\[19\]/Q  BUS_INTERFACE_0/p1/count_RNIUFQ11\[19\]/A  BUS_INTERFACE_0/p1/count_RNIUFQ11\[19\]/Y  BUS_INTERFACE_0/p1/count_RNI2DD74\[11\]/B  BUS_INTERFACE_0/p1/count_RNI2DD74\[11\]/Y  BUS_INTERFACE_0/p1/count_RNO\[0\]/B  BUS_INTERFACE_0/p1/count_RNO\[0\]/Y  BUS_INTERFACE_0/p1/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[19\]/CLK  BUS_INTERFACE_0/p/count\[19\]/Q  BUS_INTERFACE_0/p/count_RNIQMDC\[19\]/A  BUS_INTERFACE_0/p/count_RNIQMDC\[19\]/Y  BUS_INTERFACE_0/p/count_RNII8QH1\[11\]/B  BUS_INTERFACE_0/p/count_RNII8QH1\[11\]/Y  BUS_INTERFACE_0/p/count_RNO\[0\]/B  BUS_INTERFACE_0/p/count_RNO\[0\]/Y  BUS_INTERFACE_0/p/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[16\]/CLK  BUS_INTERFACE_0/p1/count\[16\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_50/B  BUS_INTERFACE_0/p1/un3_count_1_I_50/Y  BUS_INTERFACE_0/p1/un3_count_1_I_52/C  BUS_INTERFACE_0/p1/un3_count_1_I_52/Y  BUS_INTERFACE_0/p1/un3_count_1_I_53/A  BUS_INTERFACE_0/p1/un3_count_1_I_53/Y  BUS_INTERFACE_0/p1/count_RNO\[18\]/C  BUS_INTERFACE_0/p1/count_RNO\[18\]/Y  BUS_INTERFACE_0/p1/count\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[16\]/CLK  BUS_INTERFACE_0/p/count\[16\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_50/B  BUS_INTERFACE_0/p/un3_count_1_I_50/Y  BUS_INTERFACE_0/p/un3_count_1_I_52/C  BUS_INTERFACE_0/p/un3_count_1_I_52/Y  BUS_INTERFACE_0/p/un3_count_1_I_53/A  BUS_INTERFACE_0/p/un3_count_1_I_53/Y  BUS_INTERFACE_0/p/count_RNO\[18\]/C  BUS_INTERFACE_0/p/count_RNO\[18\]/Y  BUS_INTERFACE_0/p/count\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_clock_RNIOESC/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_clock_RNIOESC/Y  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO\[2\]/A  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO\[2\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_state\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/Q  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_1\[0\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_1\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNIUG8B\[0\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNIUG8B\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNIA96J2\[0\]/A  CoreUARTapb_0/uUART/make_RX/rx_state_RNIA96J2\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_byte\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/parity_err_0/CLK  CoreUARTapb_0/uUART/make_RX/parity_err_0/Q  CoreUARTapb_0/uUART/rx_dout_reg_RNI5OFV\[0\]/S  CoreUARTapb_0/uUART/rx_dout_reg_RNI5OFV\[0\]/Y  CoreUARTapb_0/iPRDATA_RNO_2\[0\]/A  CoreUARTapb_0/iPRDATA_RNO_2\[0\]/Y  CoreUARTapb_0/iPRDATA_RNO_0\[0\]/A  CoreUARTapb_0/iPRDATA_RNO_0\[0\]/Y  CoreUARTapb_0/iPRDATA_RNO\[0\]/A  CoreUARTapb_0/iPRDATA_RNO\[0\]/Y  CoreUARTapb_0/iPRDATA\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/parity_err_0/CLK  CoreUARTapb_0/uUART/make_RX/parity_err_0/Q  CoreUARTapb_0/uUART/rx_dout_reg_RNI7QFV\[1\]/S  CoreUARTapb_0/uUART/rx_dout_reg_RNI7QFV\[1\]/Y  CoreUARTapb_0/iPRDATA_RNO_2\[1\]/A  CoreUARTapb_0/iPRDATA_RNO_2\[1\]/Y  CoreUARTapb_0/iPRDATA_RNO_0\[1\]/A  CoreUARTapb_0/iPRDATA_RNO_0\[1\]/Y  CoreUARTapb_0/iPRDATA_RNO\[1\]/A  CoreUARTapb_0/iPRDATA_RNO\[1\]/Y  CoreUARTapb_0/iPRDATA\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/parity_err_0/CLK  CoreUARTapb_0/uUART/make_RX/parity_err_0/Q  CoreUARTapb_0/uUART/rx_dout_reg_RNI9SFV\[2\]/S  CoreUARTapb_0/uUART/rx_dout_reg_RNI9SFV\[2\]/Y  CoreUARTapb_0/iPRDATA_RNO_2\[2\]/A  CoreUARTapb_0/iPRDATA_RNO_2\[2\]/Y  CoreUARTapb_0/iPRDATA_RNO_0\[2\]/A  CoreUARTapb_0/iPRDATA_RNO_0\[2\]/Y  CoreUARTapb_0/iPRDATA_RNO\[2\]/A  CoreUARTapb_0/iPRDATA_RNO\[2\]/Y  CoreUARTapb_0/iPRDATA\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/parity_err_0/CLK  CoreUARTapb_0/uUART/make_RX/parity_err_0/Q  CoreUARTapb_0/uUART/rx_dout_reg_RNIBUFV\[3\]/S  CoreUARTapb_0/uUART/rx_dout_reg_RNIBUFV\[3\]/Y  CoreUARTapb_0/iPRDATA_RNO_2\[3\]/A  CoreUARTapb_0/iPRDATA_RNO_2\[3\]/Y  CoreUARTapb_0/iPRDATA_RNO_0\[3\]/A  CoreUARTapb_0/iPRDATA_RNO_0\[3\]/Y  CoreUARTapb_0/iPRDATA_RNO\[3\]/A  CoreUARTapb_0/iPRDATA_RNO\[3\]/Y  CoreUARTapb_0/iPRDATA\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/parity_err_0/CLK  CoreUARTapb_0/uUART/make_RX/parity_err_0/Q  CoreUARTapb_0/uUART/rx_dout_reg_RNID0GV\[4\]/S  CoreUARTapb_0/uUART/rx_dout_reg_RNID0GV\[4\]/Y  CoreUARTapb_0/iPRDATA_RNO_2\[4\]/A  CoreUARTapb_0/iPRDATA_RNO_2\[4\]/Y  CoreUARTapb_0/iPRDATA_RNO_0\[4\]/A  CoreUARTapb_0/iPRDATA_RNO_0\[4\]/Y  CoreUARTapb_0/iPRDATA_RNO\[4\]/A  CoreUARTapb_0/iPRDATA_RNO\[4\]/Y  CoreUARTapb_0/iPRDATA\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth1\[9\]/CLK  BUS_INTERFACE_0/pulseWidth1\[9\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_123/B  BUS_INTERFACE_0/p/pwm6_0_I_123/Y  BUS_INTERFACE_0/p/pwm6_0_G_5/C  BUS_INTERFACE_0/p/pwm6_0_G_5/Y  BUS_INTERFACE_0/p/pwm6_0_G_8/A  BUS_INTERFACE_0/p/pwm6_0_G_8/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/B  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth2\[9\]/CLK  BUS_INTERFACE_0/pulseWidth2\[9\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_123/B  BUS_INTERFACE_0/p1/pwm6_0_I_123/Y  BUS_INTERFACE_0/p1/pwm6_0_G_5/C  BUS_INTERFACE_0/p1/pwm6_0_G_5/Y  BUS_INTERFACE_0/p1/pwm6_0_G_8/A  BUS_INTERFACE_0/p1/pwm6_0_G_8/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/B  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/clr_txfifo/CLK  CORESPI_0/USPI/URF/clr_txfifo/Q  CORESPI_0/USPI/UTXF/un1_counter_q_1_RNI22LC\[5\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_1_RNI22LC\[5\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1_RNIDTL64\[5\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_1_RNIDTL64\[5\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNIAK4L4\[4\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNIAK4L4\[4\]/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/B  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/PulseWidth\[14\]/CLK  BUS_INTERFACE_0/PulseWidth\[14\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_67/B  BUS_INTERFACE_0/modulator/pwm6_0_I_67/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_76/B  BUS_INTERFACE_0/modulator/pwm6_0_I_76/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_78/B  BUS_INTERFACE_0/modulator/pwm6_0_I_78/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/A  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/PulseWidth\[23\]/CLK  BUS_INTERFACE_0/PulseWidth\[23\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_1/B  BUS_INTERFACE_0/modulator/pwm6_0_I_1/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_16/A  BUS_INTERFACE_0/modulator/pwm6_0_I_16/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_18/B  BUS_INTERFACE_0/modulator/pwm6_0_I_18/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_20/B  BUS_INTERFACE_0/modulator/pwm6_0_I_20/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/A  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[3\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[3\]/Q  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_13/S  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_13/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[1\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[1\]/Q  CoreUARTapb_0/uUART/make_RX/last_bit_RNI8UU31\[1\]/A  CoreUARTapb_0/uUART/make_RX/last_bit_RNI8UU31\[1\]/Y  CoreUARTapb_0/uUART/make_RX/last_bit_RNICOT72\[1\]/B  CoreUARTapb_0/uUART/make_RX/last_bit_RNICOT72\[1\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNIA96J2\[0\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNIA96J2\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_byte\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[1\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[1\]/Q  CoreUARTapb_0/uUART/make_RX/last_bit_RNI8UU31\[1\]/A  CoreUARTapb_0/uUART/make_RX/last_bit_RNI8UU31\[1\]/Y  CoreUARTapb_0/uUART/make_RX/last_bit_RNICOT72\[1\]/B  CoreUARTapb_0/uUART/make_RX/last_bit_RNICOT72\[1\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNO_1\[1\]/A  CoreUARTapb_0/uUART/make_RX/rx_state_RNO_1\[1\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNO\[1\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNO\[1\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[18\]/CLK  BUS_INTERFACE_0/p1/count\[18\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_75/C  BUS_INTERFACE_0/p1/pwm6_0_I_75/Y  BUS_INTERFACE_0/p1/pwm6_0_I_78/A  BUS_INTERFACE_0/p1/pwm6_0_I_78/Y  BUS_INTERFACE_0/p1/pwm6_0_G_8/C  BUS_INTERFACE_0/p1/pwm6_0_G_8/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/B  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[18\]/CLK  BUS_INTERFACE_0/p/count\[18\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_75/C  BUS_INTERFACE_0/p/pwm6_0_I_75/Y  BUS_INTERFACE_0/p/pwm6_0_I_78/A  BUS_INTERFACE_0/p/pwm6_0_I_78/Y  BUS_INTERFACE_0/p/pwm6_0_G_8/C  BUS_INTERFACE_0/p/pwm6_0_G_8/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/B  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[19\]/CLK  BUS_INTERFACE_0/modulator/count\[19\]/Q  BUS_INTERFACE_0/modulator/count_RNI9D3R\[19\]/C  BUS_INTERFACE_0/modulator/count_RNI9D3R\[19\]/Y  BUS_INTERFACE_0/modulator/count_RNI20SL2\[10\]/A  BUS_INTERFACE_0/modulator/count_RNI20SL2\[10\]/Y  BUS_INTERFACE_0/modulator/count_RNO\[0\]/B  BUS_INTERFACE_0/modulator/count_RNO\[0\]/Y  BUS_INTERFACE_0/modulator/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/controlReg2\[0\]/CLK  CoreUARTapb_0/controlReg2\[0\]/Q  CoreUARTapb_0/uUART/make_RX/receive_shift.rx_shift_11_i_o3\[6\]/B  CoreUARTapb_0/uUART/make_RX/receive_shift.rx_shift_11_i_o3\[6\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO_0\[6\]/B  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO_0\[6\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO\[6\]/C  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO\[6\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[3\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[3\]/Q  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_9/S  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_9/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[3\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[3\]/Q  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_12/S  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_12/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[3\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[3\]/Q  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_11/S  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_11/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[1\]/CLK  BUS_INTERFACE_0/modulator/count\[1\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_10/B  BUS_INTERFACE_0/modulator/un3_count_1_I_10/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_16/A  BUS_INTERFACE_0/modulator/un3_count_1_I_16/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_17/A  BUS_INTERFACE_0/modulator/un3_count_1_I_17/Y  BUS_INTERFACE_0/modulator/count\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[1\]/CLK  BUS_INTERFACE_0/modulator/count\[1\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_10/B  BUS_INTERFACE_0/modulator/un3_count_1_I_10/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_22/A  BUS_INTERFACE_0/modulator/un3_count_1_I_22/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_23/A  BUS_INTERFACE_0/modulator/un3_count_1_I_23/Y  BUS_INTERFACE_0/modulator/count\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO_2\[16\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO_2\[16\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[16\]/C  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[16\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[16\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[1\]/CLK  BUS_INTERFACE_0/modulator/count\[1\]/Q  BUS_INTERFACE_0/modulator/count_RNIUJM4\[0\]/B  BUS_INTERFACE_0/modulator/count_RNIUJM4\[0\]/Y  BUS_INTERFACE_0/modulator/count_RNIA3OA2\[0\]/A  BUS_INTERFACE_0/modulator/count_RNIA3OA2\[0\]/Y  BUS_INTERFACE_0/modulator/count_RNO\[5\]/A  BUS_INTERFACE_0/modulator/count_RNO\[5\]/Y  BUS_INTERFACE_0/modulator/count\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[18\]/CLK  BUS_INTERFACE_0/modulator/count\[18\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_60/A  BUS_INTERFACE_0/modulator/un3_count_1_I_60/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_61/C  BUS_INTERFACE_0/modulator/un3_count_1_I_61/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_62/A  BUS_INTERFACE_0/modulator/un3_count_1_I_62/Y  BUS_INTERFACE_0/modulator/count\[21\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/genblk2.tx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/WCLK  CoreUARTapb_0/uUART/genblk2.tx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/AFULL  CoreUARTapb_0/uUART/genblk2.tx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0_RNIGLQE/A  CoreUARTapb_0/uUART/genblk2.tx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0_RNIGLQE/Y  CoreUARTapb_0/uUART/make_TX/txrdy_int/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[3\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[3\]/Q  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_8/S  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_8/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[3\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[3\]/Q  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_10/S  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_10/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[3\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[3\]/Q  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_7/S  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_7/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[0\]/CLK  BUS_INTERFACE_0/hit_count\[0\]/Q  BUS_INTERFACE_0/hit_count_RNI7C381\[2\]/B  BUS_INTERFACE_0/hit_count_RNI7C381\[2\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[4\]/B  BUS_INTERFACE_0/hit_count_RNO_0\[4\]/Y  BUS_INTERFACE_0/hit_count_RNO\[4\]/C  BUS_INTERFACE_0/hit_count_RNO\[4\]/Y  BUS_INTERFACE_0/hit_count\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/PulseWidth\[22\]/CLK  BUS_INTERFACE_0/PulseWidth\[22\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_11/B  BUS_INTERFACE_0/modulator/pwm6_0_I_11/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_16/B  BUS_INTERFACE_0/modulator/pwm6_0_I_16/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_18/B  BUS_INTERFACE_0/modulator/pwm6_0_I_18/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_20/B  BUS_INTERFACE_0/modulator/pwm6_0_I_20/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/A  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/Q  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6\[0\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNIC95C\[0\]/A  CoreUARTapb_0/uUART/make_RX/rx_state_RNIC95C\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNO_2\[0\]/C  CoreUARTapb_0/uUART/make_RX/rx_state_RNO_2\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNO\[0\]/C  CoreUARTapb_0/uUART/make_RX/rx_state_RNO\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/Q  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_0\[0\]/A  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_0\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNO_5\[0\]/C  CoreUARTapb_0/uUART/make_RX/rx_state_RNO_5\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNO_0\[0\]/C  CoreUARTapb_0/uUART/make_RX/rx_state_RNO_0\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNO\[0\]/A  CoreUARTapb_0/uUART/make_RX/rx_state_RNO\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[3\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[3\]/Q  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/S  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[10\]/CLK  BUS_INTERFACE_0/hit_count\[10\]/Q  BUS_INTERFACE_0/hit_count_RNO_6\[11\]/A  BUS_INTERFACE_0/hit_count_RNO_6\[11\]/Y  BUS_INTERFACE_0/hit_count_RNO_3\[11\]/C  BUS_INTERFACE_0/hit_count_RNO_3\[11\]/Y  BUS_INTERFACE_0/hit_count_RNO_1\[11\]/A  BUS_INTERFACE_0/hit_count_RNO_1\[11\]/Y  BUS_INTERFACE_0/hit_count_RNO\[11\]/B  BUS_INTERFACE_0/hit_count_RNO\[11\]/Y  BUS_INTERFACE_0/hit_count\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[18\]/CLK  BUS_INTERFACE_0/p1/count\[18\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_60/A  BUS_INTERFACE_0/p1/un3_count_1_I_60/Y  BUS_INTERFACE_0/p1/un3_count_1_I_61/C  BUS_INTERFACE_0/p1/un3_count_1_I_61/Y  BUS_INTERFACE_0/p1/un3_count_1_I_62/A  BUS_INTERFACE_0/p1/un3_count_1_I_62/Y  BUS_INTERFACE_0/p1/count\[21\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[18\]/CLK  BUS_INTERFACE_0/p/count\[18\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_60/A  BUS_INTERFACE_0/p/un3_count_1_I_60/Y  BUS_INTERFACE_0/p/un3_count_1_I_61/C  BUS_INTERFACE_0/p/un3_count_1_I_61/Y  BUS_INTERFACE_0/p/un3_count_1_I_62/A  BUS_INTERFACE_0/p/un3_count_1_I_62/Y  BUS_INTERFACE_0/p/count\[21\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[9\]/CLK  BUS_INTERFACE_0/hit_count\[9\]/Q  BUS_INTERFACE_0/hit_count_RNO_5\[11\]/A  BUS_INTERFACE_0/hit_count_RNO_5\[11\]/Y  BUS_INTERFACE_0/hit_count_RNO_2\[11\]/A  BUS_INTERFACE_0/hit_count_RNO_2\[11\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[11\]/A  BUS_INTERFACE_0/hit_count_RNO_0\[11\]/Y  BUS_INTERFACE_0/hit_count_RNO\[11\]/A  BUS_INTERFACE_0/hit_count_RNO\[11\]/Y  BUS_INTERFACE_0/hit_count\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_0\[1\]/C  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_0\[1\]/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNO\[0\]/B  CORESPI_0/USPI/URXF/wr_pointer_q_RNO\[0\]/Y  CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[4\]/CLK  BUS_INTERFACE_0/p2/count\[4\]/Q  BUS_INTERFACE_0/p2/count_RNIKORH\[5\]/B  BUS_INTERFACE_0/p2/count_RNIKORH\[5\]/Y  BUS_INTERFACE_0/p2/count_RNIH3PT\[6\]/B  BUS_INTERFACE_0/p2/count_RNIH3PT\[6\]/Y  BUS_INTERFACE_0/p2/count_RNIC00T4\[6\]/A  BUS_INTERFACE_0/p2/count_RNIC00T4\[6\]/Y  BUS_INTERFACE_0/p2/count_RNO\[10\]/C  BUS_INTERFACE_0/p2/count_RNO\[10\]/Y  BUS_INTERFACE_0/p2/count\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[6\]/CLK  BUS_INTERFACE_0/p3/count\[6\]/Q  BUS_INTERFACE_0/p3/count_RNI1V5M\[6\]/B  BUS_INTERFACE_0/p3/count_RNI1V5M\[6\]/Y  BUS_INTERFACE_0/p3/count_RNO_1\[3\]/B  BUS_INTERFACE_0/p3/count_RNO_1\[3\]/Y  BUS_INTERFACE_0/p3/count_RNO_0\[3\]/B  BUS_INTERFACE_0/p3/count_RNO_0\[3\]/Y  BUS_INTERFACE_0/p3/count_RNO\[3\]/C  BUS_INTERFACE_0/p3/count_RNO\[3\]/Y  BUS_INTERFACE_0/p3/count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/PulseWidth\[9\]/CLK  BUS_INTERFACE_0/PulseWidth\[9\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_123/B  BUS_INTERFACE_0/modulator/pwm6_0_I_123/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_126/C  BUS_INTERFACE_0/modulator/pwm6_0_I_126/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_138/C  BUS_INTERFACE_0/modulator/pwm6_0_I_138/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/B  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/PulseWidth\[14\]/CLK  BUS_INTERFACE_0/PulseWidth\[14\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_103/B  BUS_INTERFACE_0/modulator/pwm6_0_I_103/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_106/C  BUS_INTERFACE_0/modulator/pwm6_0_I_106/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_107/B  BUS_INTERFACE_0/modulator/pwm6_0_I_107/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/C  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/PulseWidth\[13\]/CLK  BUS_INTERFACE_0/PulseWidth\[13\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_72/B  BUS_INTERFACE_0/modulator/pwm6_0_I_72/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_76/A  BUS_INTERFACE_0/modulator/pwm6_0_I_76/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_78/B  BUS_INTERFACE_0/modulator/pwm6_0_I_78/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/A  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[9\]/CLK  BUS_INTERFACE_0/p1/count\[9\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_33/A  BUS_INTERFACE_0/p1/un3_count_1_I_33/Y  BUS_INTERFACE_0/p1/un3_count_1_I_39/B  BUS_INTERFACE_0/p1/un3_count_1_I_39/Y  BUS_INTERFACE_0/p1/un3_count_1_I_40/A  BUS_INTERFACE_0/p1/un3_count_1_I_40/Y  BUS_INTERFACE_0/p1/count\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[9\]/CLK  BUS_INTERFACE_0/p1/count\[9\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_33/A  BUS_INTERFACE_0/p1/un3_count_1_I_33/Y  BUS_INTERFACE_0/p1/un3_count_1_I_36/B  BUS_INTERFACE_0/p1/un3_count_1_I_36/Y  BUS_INTERFACE_0/p1/un3_count_1_I_37/A  BUS_INTERFACE_0/p1/un3_count_1_I_37/Y  BUS_INTERFACE_0/p1/count\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[9\]/CLK  BUS_INTERFACE_0/p/count\[9\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_33/A  BUS_INTERFACE_0/p/un3_count_1_I_33/Y  BUS_INTERFACE_0/p/un3_count_1_I_39/B  BUS_INTERFACE_0/p/un3_count_1_I_39/Y  BUS_INTERFACE_0/p/un3_count_1_I_40/A  BUS_INTERFACE_0/p/un3_count_1_I_40/Y  BUS_INTERFACE_0/p/count\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[9\]/CLK  BUS_INTERFACE_0/p/count\[9\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_33/A  BUS_INTERFACE_0/p/un3_count_1_I_33/Y  BUS_INTERFACE_0/p/un3_count_1_I_36/B  BUS_INTERFACE_0/p/un3_count_1_I_36/Y  BUS_INTERFACE_0/p/un3_count_1_I_37/A  BUS_INTERFACE_0/p/un3_count_1_I_37/Y  BUS_INTERFACE_0/p/count\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[9\]/CLK  BUS_INTERFACE_0/modulator/count\[9\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_33/A  BUS_INTERFACE_0/modulator/un3_count_1_I_33/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_39/B  BUS_INTERFACE_0/modulator/un3_count_1_I_39/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_40/A  BUS_INTERFACE_0/modulator/un3_count_1_I_40/Y  BUS_INTERFACE_0/modulator/count\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[9\]/CLK  BUS_INTERFACE_0/modulator/count\[9\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_33/A  BUS_INTERFACE_0/modulator/un3_count_1_I_33/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_36/B  BUS_INTERFACE_0/modulator/un3_count_1_I_36/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_37/A  BUS_INTERFACE_0/modulator/un3_count_1_I_37/Y  BUS_INTERFACE_0/modulator/count\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[2\]/CLK  BUS_INTERFACE_0/p1/count\[2\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_10/C  BUS_INTERFACE_0/p1/un3_count_1_I_10/Y  BUS_INTERFACE_0/p1/un3_count_1_I_16/A  BUS_INTERFACE_0/p1/un3_count_1_I_16/Y  BUS_INTERFACE_0/p1/un3_count_1_I_17/A  BUS_INTERFACE_0/p1/un3_count_1_I_17/Y  BUS_INTERFACE_0/p1/count\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[2\]/CLK  BUS_INTERFACE_0/p1/count\[2\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_10/C  BUS_INTERFACE_0/p1/un3_count_1_I_10/Y  BUS_INTERFACE_0/p1/un3_count_1_I_13/A  BUS_INTERFACE_0/p1/un3_count_1_I_13/Y  BUS_INTERFACE_0/p1/un3_count_1_I_14/A  BUS_INTERFACE_0/p1/un3_count_1_I_14/Y  BUS_INTERFACE_0/p1/count\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[2\]/CLK  BUS_INTERFACE_0/p1/count\[2\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_10/C  BUS_INTERFACE_0/p1/un3_count_1_I_10/Y  BUS_INTERFACE_0/p1/un3_count_1_I_22/A  BUS_INTERFACE_0/p1/un3_count_1_I_22/Y  BUS_INTERFACE_0/p1/un3_count_1_I_23/A  BUS_INTERFACE_0/p1/un3_count_1_I_23/Y  BUS_INTERFACE_0/p1/count\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[2\]/CLK  BUS_INTERFACE_0/p/count\[2\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_10/C  BUS_INTERFACE_0/p/un3_count_1_I_10/Y  BUS_INTERFACE_0/p/un3_count_1_I_16/A  BUS_INTERFACE_0/p/un3_count_1_I_16/Y  BUS_INTERFACE_0/p/un3_count_1_I_17/A  BUS_INTERFACE_0/p/un3_count_1_I_17/Y  BUS_INTERFACE_0/p/count\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[2\]/CLK  BUS_INTERFACE_0/p/count\[2\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_10/C  BUS_INTERFACE_0/p/un3_count_1_I_10/Y  BUS_INTERFACE_0/p/un3_count_1_I_13/A  BUS_INTERFACE_0/p/un3_count_1_I_13/Y  BUS_INTERFACE_0/p/un3_count_1_I_14/A  BUS_INTERFACE_0/p/un3_count_1_I_14/Y  BUS_INTERFACE_0/p/count\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[2\]/CLK  BUS_INTERFACE_0/p/count\[2\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_10/C  BUS_INTERFACE_0/p/un3_count_1_I_10/Y  BUS_INTERFACE_0/p/un3_count_1_I_22/A  BUS_INTERFACE_0/p/un3_count_1_I_22/Y  BUS_INTERFACE_0/p/un3_count_1_I_23/A  BUS_INTERFACE_0/p/un3_count_1_I_23/Y  BUS_INTERFACE_0/p/count\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[9\]/CLK  BUS_INTERFACE_0/p3/count\[9\]/Q  BUS_INTERFACE_0/p3/count_RNI1V5M\[6\]/A  BUS_INTERFACE_0/p3/count_RNI1V5M\[6\]/Y  BUS_INTERFACE_0/p3/count_RNO_1\[3\]/B  BUS_INTERFACE_0/p3/count_RNO_1\[3\]/Y  BUS_INTERFACE_0/p3/count_RNO_0\[3\]/B  BUS_INTERFACE_0/p3/count_RNO_0\[3\]/Y  BUS_INTERFACE_0/p3/count_RNO\[3\]/C  BUS_INTERFACE_0/p3/count_RNO\[3\]/Y  BUS_INTERFACE_0/p3/count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[13\]/CLK  BUS_INTERFACE_0/p2/count\[13\]/Q  BUS_INTERFACE_0/p2/count_RNIP1Q8\[13\]/B  BUS_INTERFACE_0/p2/count_RNIP1Q8\[13\]/Y  BUS_INTERFACE_0/p2/count_RNIHBEQ\[12\]/A  BUS_INTERFACE_0/p2/count_RNIHBEQ\[12\]/Y  BUS_INTERFACE_0/p2/count_RNIIE733\[18\]/B  BUS_INTERFACE_0/p2/count_RNIIE733\[18\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[20\]/B  BUS_INTERFACE_0/p2/count_RNO_0\[20\]/Y  BUS_INTERFACE_0/p2/count\[20\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/stxs_state_RNIJ37Q2/B  CORESPI_0/USPI/UCC/stxs_state_RNIJ37Q2/Y  CORESPI_0/USPI/UCC/stxs_bitsel\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[17\]/CLK  BUS_INTERFACE_0/p3/count\[17\]/Q  BUS_INTERFACE_0/p3/count_RNI7VE91\[17\]/B  BUS_INTERFACE_0/p3/count_RNI7VE91\[17\]/Y  BUS_INTERFACE_0/p3/count_RNIK8C22\[9\]/C  BUS_INTERFACE_0/p3/count_RNIK8C22\[9\]/Y  BUS_INTERFACE_0/p3/count_RNIEOLP3\[9\]/C  BUS_INTERFACE_0/p3/count_RNIEOLP3\[9\]/Y  BUS_INTERFACE_0/p3/count_RNO\[18\]/B  BUS_INTERFACE_0/p3/count_RNO\[18\]/Y  BUS_INTERFACE_0/p3/count\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[3\]/CLK  BUS_INTERFACE_0/modulator/count\[3\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_G_2/C  BUS_INTERFACE_0/modulator/un3_count_1_G_2/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_22/B  BUS_INTERFACE_0/modulator/un3_count_1_I_22/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_23/A  BUS_INTERFACE_0/modulator/un3_count_1_I_23/Y  BUS_INTERFACE_0/modulator/count\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[3\]/CLK  BUS_INTERFACE_0/p1/count\[3\]/Q  BUS_INTERFACE_0/p1/un3_count_1_G_2/C  BUS_INTERFACE_0/p1/un3_count_1_G_2/Y  BUS_INTERFACE_0/p1/un3_count_1_I_22/B  BUS_INTERFACE_0/p1/un3_count_1_I_22/Y  BUS_INTERFACE_0/p1/un3_count_1_I_23/A  BUS_INTERFACE_0/p1/un3_count_1_I_23/Y  BUS_INTERFACE_0/p1/count\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[3\]/CLK  BUS_INTERFACE_0/p/count\[3\]/Q  BUS_INTERFACE_0/p/un3_count_1_G_2/C  BUS_INTERFACE_0/p/un3_count_1_G_2/Y  BUS_INTERFACE_0/p/un3_count_1_I_22/B  BUS_INTERFACE_0/p/un3_count_1_I_22/Y  BUS_INTERFACE_0/p/un3_count_1_I_23/A  BUS_INTERFACE_0/p/un3_count_1_I_23/Y  BUS_INTERFACE_0/p/count\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/receive_count\[1\]/CLK  CoreUARTapb_0/uUART/make_RX/receive_count\[1\]/Q  CoreUARTapb_0/uUART/make_RX/receive_count_RNIRSTE\[1\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNIRSTE\[1\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNO_3\[0\]/C  CoreUARTapb_0/uUART/make_RX/rx_state_RNO_3\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNO_0\[0\]/A  CoreUARTapb_0/uUART/make_RX/rx_state_RNO_0\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNO\[0\]/A  CoreUARTapb_0/uUART/make_RX/rx_state_RNO\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[14\]/CLK  BUS_INTERFACE_0/p1/count\[14\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_103/A  BUS_INTERFACE_0/p1/pwm6_0_I_103/Y  BUS_INTERFACE_0/p1/pwm6_0_I_106/C  BUS_INTERFACE_0/p1/pwm6_0_I_106/Y  BUS_INTERFACE_0/p1/pwm6_0_I_107/B  BUS_INTERFACE_0/p1/pwm6_0_I_107/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/A  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[14\]/CLK  BUS_INTERFACE_0/p/count\[14\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_103/A  BUS_INTERFACE_0/p/pwm6_0_I_103/Y  BUS_INTERFACE_0/p/pwm6_0_I_106/C  BUS_INTERFACE_0/p/pwm6_0_I_106/Y  BUS_INTERFACE_0/p/pwm6_0_I_107/B  BUS_INTERFACE_0/p/pwm6_0_I_107/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/A  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[14\]/CLK  BUS_INTERFACE_0/p1/count\[14\]/Q  BUS_INTERFACE_0/p1/count_RNICS1C1\[11\]/B  BUS_INTERFACE_0/p1/count_RNICS1C1\[11\]/Y  BUS_INTERFACE_0/p1/count_RNI2DD74\[11\]/A  BUS_INTERFACE_0/p1/count_RNI2DD74\[11\]/Y  BUS_INTERFACE_0/p1/count_RNO\[0\]/B  BUS_INTERFACE_0/p1/count_RNO\[0\]/Y  BUS_INTERFACE_0/p1/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[14\]/CLK  BUS_INTERFACE_0/p/count\[14\]/Q  BUS_INTERFACE_0/p/count_RNI8IJC\[11\]/B  BUS_INTERFACE_0/p/count_RNI8IJC\[11\]/Y  BUS_INTERFACE_0/p/count_RNII8QH1\[11\]/A  BUS_INTERFACE_0/p/count_RNII8QH1\[11\]/Y  BUS_INTERFACE_0/p/count_RNO\[0\]/B  BUS_INTERFACE_0/p/count_RNO\[0\]/Y  BUS_INTERFACE_0/p/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/empty_out/CLK  CORESPI_0/USPI/UTXF/empty_out/Q  CORESPI_0/USPI/UCC/cfg_enable_P1_RNII4B11/C  CORESPI_0/USPI/UCC/cfg_enable_P1_RNII4B11/Y  CORESPI_0/USPI/UCC/mtx_state_RNO_0\[0\]/C  CORESPI_0/USPI/UCC/mtx_state_RNO_0\[0\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[0\]/A  CORESPI_0/USPI/UCC/mtx_state_RNO\[0\]/Y  CORESPI_0/USPI/UCC/mtx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/PulseWidth\[20\]/CLK  BUS_INTERFACE_0/PulseWidth\[20\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_6/B  BUS_INTERFACE_0/modulator/pwm6_0_I_6/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_17/B  BUS_INTERFACE_0/modulator/pwm6_0_I_17/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_18/A  BUS_INTERFACE_0/modulator/pwm6_0_I_18/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_20/B  BUS_INTERFACE_0/modulator/pwm6_0_I_20/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/A  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[27\]/CLK  BUS_INTERFACE_0/modulator/count\[27\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_28/B  BUS_INTERFACE_0/modulator/pwm6_0_I_28/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_30/B  BUS_INTERFACE_0/modulator/pwm6_0_I_30/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_65/B  BUS_INTERFACE_0/modulator/pwm6_0_I_65/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/C  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[3\]/CLK  BUS_INTERFACE_0/hit_count\[3\]/Q  BUS_INTERFACE_0/hit_count_RNO_7\[11\]/B  BUS_INTERFACE_0/hit_count_RNO_7\[11\]/Y  BUS_INTERFACE_0/hit_count_RNO_4\[11\]/C  BUS_INTERFACE_0/hit_count_RNO_4\[11\]/Y  BUS_INTERFACE_0/hit_count_RNO_1\[11\]/B  BUS_INTERFACE_0/hit_count_RNO_1\[11\]/Y  BUS_INTERFACE_0/hit_count_RNO\[11\]/B  BUS_INTERFACE_0/hit_count_RNO\[11\]/Y  BUS_INTERFACE_0/hit_count\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[3\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[3\]/Q  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIDT021\[2\]/A  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIDT021\[2\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNI8IFK1\[1\]/A  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNI8IFK1\[1\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIG4V83\[1\]/C  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIG4V83\[1\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNICMFU4\[1\]/B  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNICMFU4\[1\]/Y  CoreUARTapb_0/uUART/make_RX/parity_err/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_count\[3\]/CLK  CORESPI_0/USPI/UCC/spi_clk_count\[3\]/Q  CORESPI_0/USPI/UCC/spi_clk_count_RNI2MBC\[3\]/B  CORESPI_0/USPI/UCC/spi_clk_count_RNI2MBC\[3\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNI5MEF\[4\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNI5MEF\[4\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNI9NHI\[5\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNI9NHI\[5\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO_0\[7\]/B  CORESPI_0/USPI/UCC/spi_clk_count_RNO_0\[7\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[7\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[7\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[0\]/CLK  BUS_INTERFACE_0/p2/count\[0\]/Q  BUS_INTERFACE_0/p2/count_RNIHUSB\[1\]/B  BUS_INTERFACE_0/p2/count_RNIHUSB\[1\]/Y  BUS_INTERFACE_0/p2/count_RNIBFRH\[2\]/B  BUS_INTERFACE_0/p2/count_RNIBFRH\[2\]/Y  BUS_INTERFACE_0/p2/count_RNO\[3\]/B  BUS_INTERFACE_0/p2/count_RNO\[3\]/Y  BUS_INTERFACE_0/p2/count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[2\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[2\]/Q  CoreUARTapb_0/uUART/make_RX/last_bit_RNI4QU31\[2\]/A  CoreUARTapb_0/uUART/make_RX/last_bit_RNI4QU31\[2\]/Y  CoreUARTapb_0/uUART/make_RX/last_bit_RNICOT72\[1\]/A  CoreUARTapb_0/uUART/make_RX/last_bit_RNICOT72\[1\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNIA96J2\[0\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNIA96J2\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_byte\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/PulseWidth\[8\]/CLK  BUS_INTERFACE_0/PulseWidth\[8\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_124/B  BUS_INTERFACE_0/modulator/pwm6_0_I_124/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_126/B  BUS_INTERFACE_0/modulator/pwm6_0_I_126/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_138/C  BUS_INTERFACE_0/modulator/pwm6_0_I_138/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/B  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/PulseWidth\[13\]/CLK  BUS_INTERFACE_0/PulseWidth\[13\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_104/B  BUS_INTERFACE_0/modulator/pwm6_0_I_104/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_106/B  BUS_INTERFACE_0/modulator/pwm6_0_I_106/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_107/B  BUS_INTERFACE_0/modulator/pwm6_0_I_107/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/C  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[0\]/CLK  BUS_INTERFACE_0/p3/count\[0\]/Q  BUS_INTERFACE_0/p3/count_RNIEA811\[2\]/A  BUS_INTERFACE_0/p3/count_RNIEA811\[2\]/Y  BUS_INTERFACE_0/p3/count_RNI71EN1\[4\]/C  BUS_INTERFACE_0/p3/count_RNI71EN1\[4\]/Y  BUS_INTERFACE_0/p3/count_RNO\[5\]/A  BUS_INTERFACE_0/p3/count_RNO\[5\]/Y  BUS_INTERFACE_0/p3/count\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1_0/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1_0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1_0_0/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1_0_0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[26\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1_0/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1_0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1_0_0/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1_0_0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[25\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1_0/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1_0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1_0_0/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1_0_0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[24\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1_0/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1_0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1_0_0/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1_0_0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[23\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1_0/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1_0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1_0_0/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1_0_0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[22\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1_0/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1_0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1_0_0/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1_0_0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[21\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1_0/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1_0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1_0_0/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1_0_0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[20\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1_0/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1_0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1_0_0/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1_0_0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[19\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1_0/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1_0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1_0_0/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1_0_0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[18\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1_0/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1_0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1_0_0/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1_0_0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[17\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1_0/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1_0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1_0_0/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1_0_0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[16\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1_0/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1_0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1_0_0/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1_0_0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[15\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1_0/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1_0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1_0_0/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1_0_0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[14\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1_0/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1_0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1_0_0/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1_0_0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[13\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1_0/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1_0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1_0_0/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1_0_0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[12\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1_0/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1_0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1_0_0/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1_0_0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[11\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1_0/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1_0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1_0_0/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1_0_0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[10\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/counter_q\[3\]/CLK  CORESPI_0/USPI/UTXF/counter_q\[3\]/Q  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNO\[3\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNO\[3\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m\[3\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m\[3\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNISLEE\[3\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNISLEE\[3\]/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/C  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[10\]/CLK  BUS_INTERFACE_0/p3/count\[10\]/Q  BUS_INTERFACE_0/p3/count_RNI7VE91\[17\]/A  BUS_INTERFACE_0/p3/count_RNI7VE91\[17\]/Y  BUS_INTERFACE_0/p3/count_RNIK8C22\[9\]/C  BUS_INTERFACE_0/p3/count_RNIK8C22\[9\]/Y  BUS_INTERFACE_0/p3/count_RNIEOLP3\[9\]/C  BUS_INTERFACE_0/p3/count_RNIEOLP3\[9\]/Y  BUS_INTERFACE_0/p3/count_RNO\[18\]/B  BUS_INTERFACE_0/p3/count_RNO\[18\]/Y  BUS_INTERFACE_0/p3/count\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/Q  CoreUARTapb_0/uUART/make_RX/receive_count_RNI3H3C\[0\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNI3H3C\[0\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_e1_i_x3/A  CoreUARTapb_0/uUART/make_RX/receive_count_e1_i_x3/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNO\[1\]/A  CoreUARTapb_0/uUART/make_RX/receive_count_RNO\[1\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/clr_txfifo/CLK  CORESPI_0/USPI/URF/clr_txfifo/Q  CORESPI_0/USPI/UTXF/counter_m1_0_a2/A  CORESPI_0/USPI/UTXF/counter_m1_0_a2/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1_RNIDTL64\[5\]/S  CORESPI_0/USPI/UTXF/un1_counter_q_1_RNIDTL64\[5\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNIAK4L4\[4\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNIAK4L4\[4\]/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/B  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/counter_q\[5\]/CLK  CORESPI_0/USPI/UTXF/counter_q\[5\]/Q  CORESPI_0/USPI/UTXF/un1_counter_q_1\[5\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_1\[5\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1_RNI22LC\[5\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_1_RNI22LC\[5\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1_RNIDTL64\[5\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_1_RNIDTL64\[5\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNIAK4L4\[4\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNIAK4L4\[4\]/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/B  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[2\]/CLK  BUS_INTERFACE_0/hit_count\[2\]/Q  BUS_INTERFACE_0/hit_count_RNIQBFL1\[2\]/A  BUS_INTERFACE_0/hit_count_RNIQBFL1\[2\]/Y  BUS_INTERFACE_0/hit_count_RNISVUA3\[2\]/B  BUS_INTERFACE_0/hit_count_RNISVUA3\[2\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[9\]/A  BUS_INTERFACE_0/hit_count_RNO_0\[9\]/Y  BUS_INTERFACE_0/hit_count_RNO\[9\]/B  BUS_INTERFACE_0/hit_count_RNO\[9\]/Y  BUS_INTERFACE_0/hit_count\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/wr_pointer_q\[1\]/CLK  CORESPI_0/USPI/URXF/wr_pointer_q\[1\]/Q  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_0\[1\]/B  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_0\[1\]/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNO\[0\]/B  CORESPI_0/USPI/URXF/wr_pointer_q_RNO\[0\]/Y  CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[4\]/CLK  BUS_INTERFACE_0/p2/count\[4\]/Q  BUS_INTERFACE_0/p2/count_RNIKORH\[5\]/B  BUS_INTERFACE_0/p2/count_RNIKORH\[5\]/Y  BUS_INTERFACE_0/p2/count_RNIH3PT\[6\]/B  BUS_INTERFACE_0/p2/count_RNIH3PT\[6\]/Y  BUS_INTERFACE_0/p2/count_RNIC00T4\[6\]/A  BUS_INTERFACE_0/p2/count_RNIC00T4\[6\]/Y  BUS_INTERFACE_0/p2/count_RNO\[9\]/B  BUS_INTERFACE_0/p2/count_RNO\[9\]/Y  BUS_INTERFACE_0/p2/count\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[9\]/CLK  BUS_INTERFACE_0/p1/count\[9\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_33/A  BUS_INTERFACE_0/p1/un3_count_1_I_33/Y  BUS_INTERFACE_0/p1/un3_count_1_I_34/A  BUS_INTERFACE_0/p1/un3_count_1_I_34/Y  BUS_INTERFACE_0/p1/un3_count_1_I_35/A  BUS_INTERFACE_0/p1/un3_count_1_I_35/Y  BUS_INTERFACE_0/p1/count\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[9\]/CLK  BUS_INTERFACE_0/p/count\[9\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_33/A  BUS_INTERFACE_0/p/un3_count_1_I_33/Y  BUS_INTERFACE_0/p/un3_count_1_I_34/A  BUS_INTERFACE_0/p/un3_count_1_I_34/Y  BUS_INTERFACE_0/p/un3_count_1_I_35/A  BUS_INTERFACE_0/p/un3_count_1_I_35/Y  BUS_INTERFACE_0/p/count\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[9\]/CLK  BUS_INTERFACE_0/modulator/count\[9\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_33/A  BUS_INTERFACE_0/modulator/un3_count_1_I_33/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_34/A  BUS_INTERFACE_0/modulator/un3_count_1_I_34/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_35/A  BUS_INTERFACE_0/modulator/un3_count_1_I_35/Y  BUS_INTERFACE_0/modulator/count\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1_0/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1_0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[31\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/last_bit\[3\]/CLK  CoreUARTapb_0/uUART/make_RX/last_bit\[3\]/Q  CoreUARTapb_0/uUART/make_RX/last_bit_RNI6HVH\[3\]/A  CoreUARTapb_0/uUART/make_RX/last_bit_RNI6HVH\[3\]/Y  CoreUARTapb_0/uUART/make_RX/last_bit_RNI8UU31\[1\]/C  CoreUARTapb_0/uUART/make_RX/last_bit_RNI8UU31\[1\]/Y  CoreUARTapb_0/uUART/make_RX/last_bit_RNICOT72\[1\]/B  CoreUARTapb_0/uUART/make_RX/last_bit_RNICOT72\[1\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNIA96J2\[0\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNIA96J2\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_byte\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[8\]/CLK  BUS_INTERFACE_0/p2/count\[8\]/Q  BUS_INTERFACE_0/p2/count_RNI1FTB\[8\]/B  BUS_INTERFACE_0/p2/count_RNI1FTB\[8\]/Y  BUS_INTERFACE_0/p2/count_RNIT1IR1\[7\]/C  BUS_INTERFACE_0/p2/count_RNIT1IR1\[7\]/Y  BUS_INTERFACE_0/p2/count_RNO\[11\]/A  BUS_INTERFACE_0/p2/count_RNO\[11\]/Y  BUS_INTERFACE_0/p2/count\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[20\]/CLK  BUS_INTERFACE_0/modulator/count\[20\]/Q  BUS_INTERFACE_0/modulator/count_RNI9D3R\[19\]/B  BUS_INTERFACE_0/modulator/count_RNI9D3R\[19\]/Y  BUS_INTERFACE_0/modulator/count_RNI20SL2\[10\]/A  BUS_INTERFACE_0/modulator/count_RNI20SL2\[10\]/Y  BUS_INTERFACE_0/modulator/count_RNO\[0\]/B  BUS_INTERFACE_0/modulator/count_RNO\[0\]/Y  BUS_INTERFACE_0/modulator/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/txfifo_davailable/CLK  CORESPI_0/USPI/UCC/txfifo_davailable/Q  CORESPI_0/USPI/UCC/SYNC1_stxs_txready_RNIFI441/A  CORESPI_0/USPI/UCC/SYNC1_stxs_txready_RNIFI441/Y  CORESPI_0/USPI/UCC/SYNC1_stxs_txready_RNIK4IK2/A  CORESPI_0/USPI/UCC/SYNC1_stxs_txready_RNIK4IK2/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIH61Q3/C  CORESPI_0/USPI/UCC/clock_rx_q3_RNIH61Q3/Y  CORESPI_0/USPI/UCC/stxs_datareg\[31\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/receive_count\[1\]/CLK  CoreUARTapb_0/uUART/make_RX/receive_count\[1\]/Q  CoreUARTapb_0/uUART/make_RX/receive_count_RNI0FIJ\[1\]/A  CoreUARTapb_0/uUART/make_RX/receive_count_RNI0FIJ\[1\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_e2_i_a2/A  CoreUARTapb_0/uUART/make_RX/receive_count_e2_i_a2/Y  CoreUARTapb_0/uUART/make_RX/receive_count_e2_i_0/B  CoreUARTapb_0/uUART/make_RX/receive_count_e2_i_0/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNO\[2\]/A  CoreUARTapb_0/uUART/make_RX/receive_count_RNO\[2\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[12\]/CLK  BUS_INTERFACE_0/p2/count\[12\]/Q  BUS_INTERFACE_0/p2/count_RNIRSO82\[12\]/B  BUS_INTERFACE_0/p2/count_RNIRSO82\[12\]/Y  BUS_INTERFACE_0/p2/count_RNI7T5D2\[13\]/B  BUS_INTERFACE_0/p2/count_RNI7T5D2\[13\]/Y  BUS_INTERFACE_0/p2/count_RNIKUIH2\[14\]/B  BUS_INTERFACE_0/p2/count_RNIKUIH2\[14\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[16\]/B  BUS_INTERFACE_0/p2/count_RNO_0\[16\]/Y  BUS_INTERFACE_0/p2/count\[16\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[27\]/CLK  BUS_INTERFACE_0/p1/count\[27\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_15/B  BUS_INTERFACE_0/p1/pwm6_0_I_15/Y  BUS_INTERFACE_0/p1/pwm6_0_I_18/C  BUS_INTERFACE_0/p1/pwm6_0_I_18/Y  BUS_INTERFACE_0/p1/pwm6_0_I_20/B  BUS_INTERFACE_0/p1/pwm6_0_I_20/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/C  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[27\]/CLK  BUS_INTERFACE_0/p/count\[27\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_15/B  BUS_INTERFACE_0/p/pwm6_0_I_15/Y  BUS_INTERFACE_0/p/pwm6_0_I_18/C  BUS_INTERFACE_0/p/pwm6_0_I_18/Y  BUS_INTERFACE_0/p/pwm6_0_I_20/B  BUS_INTERFACE_0/p/pwm6_0_I_20/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/C  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/clr_txfifo/CLK  CORESPI_0/USPI/URF/clr_txfifo/Q  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNIRKEE\[2\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNIRKEE\[2\]/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_0/C  CORESPI_0/USPI/UTXF/empty_out_RNO_0/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/A  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[3\]/CLK  BUS_INTERFACE_0/hit_count\[3\]/Q  BUS_INTERFACE_0/hit_count_RNIVNNQ\[4\]/B  BUS_INTERFACE_0/hit_count_RNIVNNQ\[4\]/Y  BUS_INTERFACE_0/hit_count_RNO_1\[10\]/C  BUS_INTERFACE_0/hit_count_RNO_1\[10\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[10\]/A  BUS_INTERFACE_0/hit_count_RNO_0\[10\]/Y  BUS_INTERFACE_0/hit_count_RNO\[10\]/A  BUS_INTERFACE_0/hit_count_RNO\[10\]/Y  BUS_INTERFACE_0/hit_count\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/PulseWidth\[23\]/CLK  BUS_INTERFACE_0/PulseWidth\[23\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_60/B  BUS_INTERFACE_0/modulator/pwm6_0_I_60/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_63/C  BUS_INTERFACE_0/modulator/pwm6_0_I_63/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_64/A  BUS_INTERFACE_0/modulator/pwm6_0_I_64/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_65/A  BUS_INTERFACE_0/modulator/pwm6_0_I_65/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/C  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[1\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[1\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNILT18\[2\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNILT18\[2\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNI81ED\[3\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNI81ED\[3\]/Y  CORESPI_0/USPI/UCC/stxs_first_RNO/A  CORESPI_0/USPI/UCC/stxs_first_RNO/Y  CORESPI_0/USPI/UCC/stxs_first/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[30\]/CLK  BUS_INTERFACE_0/p1/count\[30\]/Q  BUS_INTERFACE_0/p1/count_RNI6SLN\[30\]/C  BUS_INTERFACE_0/p1/count_RNI6SLN\[30\]/Y  BUS_INTERFACE_0/p1/count_RNIAS2J3\[6\]/B  BUS_INTERFACE_0/p1/count_RNIAS2J3\[6\]/Y  BUS_INTERFACE_0/p1/count_RNO\[7\]/A  BUS_INTERFACE_0/p1/count_RNO\[7\]/Y  BUS_INTERFACE_0/p1/count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[30\]/CLK  BUS_INTERFACE_0/p/count\[30\]/Q  BUS_INTERFACE_0/p/count_RNI2KAC\[30\]/C  BUS_INTERFACE_0/p/count_RNI2KAC\[30\]/Y  BUS_INTERFACE_0/p/count_RNIQPIH1\[6\]/B  BUS_INTERFACE_0/p/count_RNIQPIH1\[6\]/Y  BUS_INTERFACE_0/p/count_RNO\[7\]/A  BUS_INTERFACE_0/p/count_RNO\[7\]/Y  BUS_INTERFACE_0/p/count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[9\]/CLK  BUS_INTERFACE_0/hit_count\[9\]/Q  BUS_INTERFACE_0/hit_count_RNO_7\[11\]/A  BUS_INTERFACE_0/hit_count_RNO_7\[11\]/Y  BUS_INTERFACE_0/hit_count_RNO_4\[11\]/C  BUS_INTERFACE_0/hit_count_RNO_4\[11\]/Y  BUS_INTERFACE_0/hit_count_RNO_1\[11\]/B  BUS_INTERFACE_0/hit_count_RNO_1\[11\]/Y  BUS_INTERFACE_0/hit_count_RNO\[11\]/B  BUS_INTERFACE_0/hit_count_RNO\[11\]/Y  BUS_INTERFACE_0/hit_count\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_1/A  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_1/Y  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_10/B  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_10/Y  CORESPI_0/USPI/UTXF/empty_out_RNI7CD97/C  CORESPI_0/USPI/UTXF/empty_out_RNI7CD97/Y  CORESPI_0/USPI/UTXF/rd_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[5\]/CLK  BUS_INTERFACE_0/p3/count\[5\]/Q  BUS_INTERFACE_0/p3/pwm_RNO_3/C  BUS_INTERFACE_0/p3/pwm_RNO_3/Y  BUS_INTERFACE_0/p3/pwm_RNO_1/B  BUS_INTERFACE_0/p3/pwm_RNO_1/Y  BUS_INTERFACE_0/p3/pwm_RNO_0/B  BUS_INTERFACE_0/p3/pwm_RNO_0/Y  BUS_INTERFACE_0/p3/pwm_RNO/A  BUS_INTERFACE_0/p3/pwm_RNO/Y  BUS_INTERFACE_0/p3/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[30\]/CLK  BUS_INTERFACE_0/modulator/count\[30\]/Q  BUS_INTERFACE_0/modulator/count_RNITCFL\[30\]/C  BUS_INTERFACE_0/modulator/count_RNITCFL\[30\]/Y  BUS_INTERFACE_0/modulator/count_RNIA3OA2\[0\]/B  BUS_INTERFACE_0/modulator/count_RNIA3OA2\[0\]/Y  BUS_INTERFACE_0/modulator/count_RNO\[5\]/A  BUS_INTERFACE_0/modulator/count_RNO\[5\]/Y  BUS_INTERFACE_0/modulator/count\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[27\]/CLK  BUS_INTERFACE_0/modulator/count\[27\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_15/B  BUS_INTERFACE_0/modulator/pwm6_0_I_15/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_18/C  BUS_INTERFACE_0/modulator/pwm6_0_I_18/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_20/B  BUS_INTERFACE_0/modulator/pwm6_0_I_20/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/A  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[24\]/CLK  BUS_INTERFACE_0/modulator/count\[24\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_45/C  BUS_INTERFACE_0/modulator/pwm6_0_I_45/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_64/B  BUS_INTERFACE_0/modulator/pwm6_0_I_64/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_65/A  BUS_INTERFACE_0/modulator/pwm6_0_I_65/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/C  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth1\[13\]/CLK  BUS_INTERFACE_0/pulseWidth1\[13\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_104/B  BUS_INTERFACE_0/p/pwm6_0_I_104/Y  BUS_INTERFACE_0/p/pwm6_0_I_106/B  BUS_INTERFACE_0/p/pwm6_0_I_106/Y  BUS_INTERFACE_0/p/pwm6_0_I_107/B  BUS_INTERFACE_0/p/pwm6_0_I_107/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/A  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth2\[13\]/CLK  BUS_INTERFACE_0/pulseWidth2\[13\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_104/B  BUS_INTERFACE_0/p1/pwm6_0_I_104/Y  BUS_INTERFACE_0/p1/pwm6_0_I_106/B  BUS_INTERFACE_0/p1/pwm6_0_I_106/Y  BUS_INTERFACE_0/p1/pwm6_0_I_107/B  BUS_INTERFACE_0/p1/pwm6_0_I_107/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/A  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/wr_pointer_q\[1\]/CLK  CORESPI_0/USPI/UTXF/wr_pointer_q\[1\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2_0/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2_0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2_0_0/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2_0_0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[15\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/wr_pointer_q\[1\]/CLK  CORESPI_0/USPI/UTXF/wr_pointer_q\[1\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2_0/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2_0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2_0_0/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2_0_0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[14\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/wr_pointer_q\[1\]/CLK  CORESPI_0/USPI/UTXF/wr_pointer_q\[1\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2_0/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2_0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2_0_0/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2_0_0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[13\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/wr_pointer_q\[1\]/CLK  CORESPI_0/USPI/UTXF/wr_pointer_q\[1\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2_0/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2_0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2_0_0/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2_0_0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[12\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/wr_pointer_q\[1\]/CLK  CORESPI_0/USPI/UTXF/wr_pointer_q\[1\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2_0/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2_0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2_0_0/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2_0_0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[11\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/wr_pointer_q\[1\]/CLK  CORESPI_0/USPI/UTXF/wr_pointer_q\[1\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2_0/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2_0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2_0_0/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2_0_0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[10\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/wr_pointer_q\[1\]/CLK  CORESPI_0/USPI/UTXF/wr_pointer_q\[1\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2_0/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2_0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2_0_0/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2_0_0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[9\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/wr_pointer_q\[1\]/CLK  CORESPI_0/USPI/UTXF/wr_pointer_q\[1\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2_0/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2_0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2_0_0/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2_0_0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[8\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/wr_pointer_q\[1\]/CLK  CORESPI_0/USPI/UTXF/wr_pointer_q\[1\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2_0/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2_0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2_0_0/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2_0_0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/wr_pointer_q\[1\]/CLK  CORESPI_0/USPI/UTXF/wr_pointer_q\[1\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2_0/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2_0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2_0_0/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2_0_0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[6\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/wr_pointer_q\[1\]/CLK  CORESPI_0/USPI/UTXF/wr_pointer_q\[1\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2_0/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2_0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2_0_0/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2_0_0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[5\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/wr_pointer_q\[1\]/CLK  CORESPI_0/USPI/UTXF/wr_pointer_q\[1\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2_0/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2_0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2_0_0/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2_0_0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/wr_pointer_q\[1\]/CLK  CORESPI_0/USPI/UTXF/wr_pointer_q\[1\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2_0/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2_0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2_0_0/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2_0_0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/wr_pointer_q\[1\]/CLK  CORESPI_0/USPI/UTXF/wr_pointer_q\[1\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2_0/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2_0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2_0_0/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2_0_0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/wr_pointer_q\[1\]/CLK  CORESPI_0/USPI/UTXF/wr_pointer_q\[1\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2_0/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2_0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2_0_0/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2_0_0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/wr_pointer_q\[1\]/CLK  CORESPI_0/USPI/UTXF/wr_pointer_q\[1\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2_0/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2_0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2_0_0/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2_0_0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__0\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/wr_pointer_q\[1\]/CLK  CORESPI_0/USPI/UTXF/wr_pointer_q\[1\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2_0/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2_0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2_0_0/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2_0_0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[12\]/CLK  BUS_INTERFACE_0/p2/count\[12\]/Q  BUS_INTERFACE_0/p2/count_RNIP1Q8\[12\]/B  BUS_INTERFACE_0/p2/count_RNIP1Q8\[12\]/Y  BUS_INTERFACE_0/p2/count_RNIHBEQ\[12\]/C  BUS_INTERFACE_0/p2/count_RNIHBEQ\[12\]/Y  BUS_INTERFACE_0/p2/count_RNIIE733\[18\]/B  BUS_INTERFACE_0/p2/count_RNIIE733\[18\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[20\]/B  BUS_INTERFACE_0/p2/count_RNO_0\[20\]/Y  BUS_INTERFACE_0/p2/count\[20\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/PulseWidth\[22\]/CLK  BUS_INTERFACE_0/PulseWidth\[22\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_61/B  BUS_INTERFACE_0/modulator/pwm6_0_I_61/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_63/B  BUS_INTERFACE_0/modulator/pwm6_0_I_63/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_64/A  BUS_INTERFACE_0/modulator/pwm6_0_I_64/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_65/A  BUS_INTERFACE_0/modulator/pwm6_0_I_65/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/C  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_state/CLK  CORESPI_0/USPI/UCC/stxs_state/Q  CORESPI_0/USPI/UCC/stxs_state_RNI43NR_0/A  CORESPI_0/USPI/UCC/stxs_state_RNI43NR_0/Y  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO\[1\]/C  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO\[1\]/Y  CORESPI_0/USPI/UCC/stxs_bitcnt\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[11\]/CLK  BUS_INTERFACE_0/hit_count\[11\]/Q  BUS_INTERFACE_0/hit_count_RNO_6\[11\]/C  BUS_INTERFACE_0/hit_count_RNO_6\[11\]/Y  BUS_INTERFACE_0/hit_count_RNO_3\[11\]/C  BUS_INTERFACE_0/hit_count_RNO_3\[11\]/Y  BUS_INTERFACE_0/hit_count_RNO_1\[11\]/A  BUS_INTERFACE_0/hit_count_RNO_1\[11\]/Y  BUS_INTERFACE_0/hit_count_RNO\[11\]/B  BUS_INTERFACE_0/hit_count_RNO\[11\]/Y  BUS_INTERFACE_0/hit_count\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIHJ9S\[15\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIHJ9S\[15\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIIPQL1\[15\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIIPQL1\[15\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[15\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[15\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_state\[0\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_state\[0\]/Q  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_1\[0\]/A  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_1\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNIUG8B\[0\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNIUG8B\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIC0CJ4\[2\]/C  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIC0CJ4\[2\]/Y  CoreUARTapb_0/uUART/make_RX/fifo_write_RNO/A  CoreUARTapb_0/uUART/make_RX/fifo_write_RNO/Y  CoreUARTapb_0/uUART/make_RX/fifo_write/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/counter_q\[3\]/CLK  CORESPI_0/USPI/UTXF/counter_q\[3\]/Q  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_22/A  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_22/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m\[3\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m\[3\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNISLEE\[3\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNISLEE\[3\]/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/C  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNI9VBQ\[2\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNI9VBQ\[2\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIJCP81\[2\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIJCP81\[2\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[2\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[2\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNI7TBQ\[1\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNI7TBQ\[1\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIF8P81\[1\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIF8P81\[1\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[1\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[1\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNINRBS\[27\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNINRBS\[27\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIF19K1\[27\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIF19K1\[27\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[27\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[27\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[27\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIBHDS\[30\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIBHDS\[30\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNINCCK1\[30\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNINCCK1\[30\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[30\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[30\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[30\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIFJBS\[23\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIFJBS\[23\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIEPUL1\[23\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIEPUL1\[23\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[23\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[23\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[23\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIRVBS\[29\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIRVBS\[29\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIN99K1\[29\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIN99K1\[29\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[29\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[29\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[29\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIDJDS\[31\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIDJDS\[31\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIRGCK1\[31\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIRGCK1\[31\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[31\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[31\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[31\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIDF9S\[13\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIDF9S\[13\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIAHQL1\[13\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIAHQL1\[13\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[13\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[13\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNI9B9S\[11\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNI9B9S\[11\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI29QL1\[11\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI29QL1\[11\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[11\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[11\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIFH9S\[14\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIFH9S\[14\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIELQL1\[14\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIELQL1\[14\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[14\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[14\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIBFBS\[21\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIBFBS\[21\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI6HUL1\[21\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI6HUL1\[21\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[21\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[21\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[21\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIPTBS\[28\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIPTBS\[28\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIJ59K1\[28\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIJ59K1\[28\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[28\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[28\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNILPBS\[26\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNILPBS\[26\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIQ5VL1\[26\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIQ5VL1\[26\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[26\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[26\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[26\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIJNBS\[25\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIJNBS\[25\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIM1VL1\[25\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIM1VL1\[25\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[25\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[25\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[25\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIDHBS\[22\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIDHBS\[22\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIALUL1\[22\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIALUL1\[22\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[22\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[22\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[22\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIPR9S\[19\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIPR9S\[19\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI2ARL1\[19\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI2ARL1\[19\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[19\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[19\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[19\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNIJ9CQ\[7\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNIJ9CQ\[7\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI71Q81\[7\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI71Q81\[7\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[7\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[7\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIBD9S\[12\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIBD9S\[12\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI6DQL1\[12\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI6DQL1\[12\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[12\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[12\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNI799S\[10\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNI799S\[10\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIU4QL1\[10\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIU4QL1\[10\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[10\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[10\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIHLBS\[24\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIHLBS\[24\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIITUL1\[24\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIITUL1\[24\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[24\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[24\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[24\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNI9DBS\[20\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNI9DBS\[20\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI2DUL1\[20\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI2DUL1\[20\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[20\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[20\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[20\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNINP9S\[18\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNINP9S\[18\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIU5RL1\[18\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIU5RL1\[18\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[18\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[18\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNILN9S\[17\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNILN9S\[17\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIQ1RL1\[17\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIQ1RL1\[17\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[17\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[17\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNINDCQ\[9\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNINDCQ\[9\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIF9Q81\[9\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIF9Q81\[9\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[9\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[9\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNIH7CQ\[6\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNIH7CQ\[6\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI3TP81\[6\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI3TP81\[6\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[6\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[6\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNIF5CQ\[5\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNIF5CQ\[5\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIVOP81\[5\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIVOP81\[5\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[5\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[5\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNIB1CQ\[3\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNIB1CQ\[3\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNINGP81\[3\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNINGP81\[3\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[3\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[3\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNILBCQ\[8\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNILBCQ\[8\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIB5Q81\[8\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIB5Q81\[8\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[8\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[8\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNID3CQ\[4\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNID3CQ\[4\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIRKP81\[4\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIRKP81\[4\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[4\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[4\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[15\]/CLK  BUS_INTERFACE_0/p2/count\[15\]/Q  BUS_INTERFACE_0/p2/count_RNIP1Q8\[12\]/A  BUS_INTERFACE_0/p2/count_RNIP1Q8\[12\]/Y  BUS_INTERFACE_0/p2/count_RNIHBEQ\[12\]/C  BUS_INTERFACE_0/p2/count_RNIHBEQ\[12\]/Y  BUS_INTERFACE_0/p2/count_RNIIE733\[18\]/B  BUS_INTERFACE_0/p2/count_RNIIE733\[18\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[20\]/B  BUS_INTERFACE_0/p2/count_RNO_0\[20\]/Y  BUS_INTERFACE_0/p2/count\[20\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitcnt\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitcnt\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIQ3A41\[4\]/A  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIQ3A41\[4\]/Y  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIDTGS1\[4\]/A  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIDTGS1\[4\]/Y  CORESPI_0/USPI/UCC/stxs_state_RNI9VPA2/A  CORESPI_0/USPI/UCC/stxs_state_RNI9VPA2/Y  CORESPI_0/USPI/UCC/stxs_midbit/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitcnt\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitcnt\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIQ3A41\[4\]/A  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIQ3A41\[4\]/Y  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIDTGS1\[4\]/A  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIDTGS1\[4\]/Y  CORESPI_0/USPI/UCC/stxs_state_RNI9VPA2/A  CORESPI_0/USPI/UCC/stxs_state_RNI9VPA2/Y  CORESPI_0/USPI/UCC/stxs_txzeros/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[29\]/CLK  BUS_INTERFACE_0/modulator/count\[29\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_28/C  BUS_INTERFACE_0/modulator/pwm6_0_I_28/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_30/B  BUS_INTERFACE_0/modulator/pwm6_0_I_30/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_65/B  BUS_INTERFACE_0/modulator/pwm6_0_I_65/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/C  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNIRN4N\[0\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNIRN4N\[0\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNIA5N21\[2\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNIA5N21\[2\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNO_0\[4\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNO_0\[4\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[4\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[4\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[21\]/CLK  BUS_INTERFACE_0/p1/count\[21\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_17/C  BUS_INTERFACE_0/p1/pwm6_0_I_17/Y  BUS_INTERFACE_0/p1/pwm6_0_I_18/A  BUS_INTERFACE_0/p1/pwm6_0_I_18/Y  BUS_INTERFACE_0/p1/pwm6_0_I_20/B  BUS_INTERFACE_0/p1/pwm6_0_I_20/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/C  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[21\]/CLK  BUS_INTERFACE_0/p/count\[21\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_17/C  BUS_INTERFACE_0/p/pwm6_0_I_17/Y  BUS_INTERFACE_0/p/pwm6_0_I_18/A  BUS_INTERFACE_0/p/pwm6_0_I_18/Y  BUS_INTERFACE_0/p/pwm6_0_I_20/B  BUS_INTERFACE_0/p/pwm6_0_I_20/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/C  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[25\]/CLK  BUS_INTERFACE_0/p1/count\[25\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_15/C  BUS_INTERFACE_0/p1/pwm6_0_I_15/Y  BUS_INTERFACE_0/p1/pwm6_0_I_18/C  BUS_INTERFACE_0/p1/pwm6_0_I_18/Y  BUS_INTERFACE_0/p1/pwm6_0_I_20/B  BUS_INTERFACE_0/p1/pwm6_0_I_20/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/C  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[25\]/CLK  BUS_INTERFACE_0/p/count\[25\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_15/C  BUS_INTERFACE_0/p/pwm6_0_I_15/Y  BUS_INTERFACE_0/p/pwm6_0_I_18/C  BUS_INTERFACE_0/p/pwm6_0_I_18/Y  BUS_INTERFACE_0/p/pwm6_0_I_20/B  BUS_INTERFACE_0/p/pwm6_0_I_20/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/C  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/wr_pointer_q\[1\]/CLK  CORESPI_0/USPI/UTXF/wr_pointer_q\[1\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2_0/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2_0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[31\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI5FJ9\[2\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI5FJ9\[2\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIJCP81\[2\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIJCP81\[2\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[2\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[2\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI3DJ9\[1\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI3DJ9\[1\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIF8P81\[1\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIF8P81\[1\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[1\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[1\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/last_bit\[0\]/CLK  CoreUARTapb_0/uUART/make_RX/last_bit\[0\]/Q  CoreUARTapb_0/uUART/make_RX/last_bit_RNI0BVH\[0\]/A  CoreUARTapb_0/uUART/make_RX/last_bit_RNI0BVH\[0\]/Y  CoreUARTapb_0/uUART/make_RX/last_bit_RNI4QU31\[2\]/C  CoreUARTapb_0/uUART/make_RX/last_bit_RNI4QU31\[2\]/Y  CoreUARTapb_0/uUART/make_RX/last_bit_RNICOT72\[1\]/A  CoreUARTapb_0/uUART/make_RX/last_bit_RNICOT72\[1\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNIA96J2\[0\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNIA96J2\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_byte\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[25\]/CLK  BUS_INTERFACE_0/modulator/count\[25\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_15/C  BUS_INTERFACE_0/modulator/pwm6_0_I_15/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_18/C  BUS_INTERFACE_0/modulator/pwm6_0_I_18/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_20/B  BUS_INTERFACE_0/modulator/pwm6_0_I_20/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/A  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[3\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[3\]/Q  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIQDT41\[3\]/B  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIQDT41\[3\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNINN142\[3\]/A  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNINN142\[3\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIC0CJ4\[2\]/B  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIC0CJ4\[2\]/Y  CoreUARTapb_0/uUART/make_RX/fifo_write_RNO/A  CoreUARTapb_0/uUART/make_RX/fifo_write_RNO/Y  CoreUARTapb_0/uUART/make_RX/fifo_write/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_state/CLK  CORESPI_0/USPI/UCC/stxs_state/Q  CORESPI_0/USPI/UCC/stxs_checkorun_RNO_1/A  CORESPI_0/USPI/UCC/stxs_checkorun_RNO_1/Y  CORESPI_0/USPI/UCC/stxs_checkorun_RNO_0/B  CORESPI_0/USPI/UCC/stxs_checkorun_RNO_0/Y  CORESPI_0/USPI/UCC/stxs_checkorun_RNO/C  CORESPI_0/USPI/UCC/stxs_checkorun_RNO/Y  CORESPI_0/USPI/UCC/stxs_checkorun/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitcnt\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitcnt\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIQ3A41\[4\]/A  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIQ3A41\[4\]/Y  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIDTGS1\[4\]/A  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIDTGS1\[4\]/Y  CORESPI_0/USPI/UCC/stxs_strobetx_RNO/A  CORESPI_0/USPI/UCC/stxs_strobetx_RNO/Y  CORESPI_0/USPI/UCC/stxs_strobetx/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_count\[4\]/CLK  CORESPI_0/USPI/UCC/spi_clk_count\[4\]/Q  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIK43C\[4\]/B  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIK43C\[4\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIAB6O\[5\]/C  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIAB6O\[5\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISUCG1\[5\]/C  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISUCG1\[5\]/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNO/A  CORESPI_0/USPI/UCC/spi_clk_tick_RNO/Y  CORESPI_0/USPI/UCC/spi_clk_tick/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[12\]/CLK  BUS_INTERFACE_0/hit_count\[12\]/Q  BUS_INTERFACE_0/hit_count_RNIVL215\[12\]/B  BUS_INTERFACE_0/hit_count_RNIVL215\[12\]/Y  BUS_INTERFACE_0/hit_count_RNIVJ6A5\[13\]/B  BUS_INTERFACE_0/hit_count_RNIVJ6A5\[13\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[15\]/A  BUS_INTERFACE_0/hit_count_RNO_0\[15\]/Y  BUS_INTERFACE_0/hit_count_RNO\[15\]/B  BUS_INTERFACE_0/hit_count_RNO\[15\]/Y  BUS_INTERFACE_0/hit_count\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth1\[14\]/CLK  BUS_INTERFACE_0/pulseWidth1\[14\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_103/B  BUS_INTERFACE_0/p/pwm6_0_I_103/Y  BUS_INTERFACE_0/p/pwm6_0_I_106/C  BUS_INTERFACE_0/p/pwm6_0_I_106/Y  BUS_INTERFACE_0/p/pwm6_0_I_107/B  BUS_INTERFACE_0/p/pwm6_0_I_107/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/A  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth2\[14\]/CLK  BUS_INTERFACE_0/pulseWidth2\[14\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_103/B  BUS_INTERFACE_0/p1/pwm6_0_I_103/Y  BUS_INTERFACE_0/p1/pwm6_0_I_106/C  BUS_INTERFACE_0/p1/pwm6_0_I_106/Y  BUS_INTERFACE_0/p1/pwm6_0_I_107/B  BUS_INTERFACE_0/p1/pwm6_0_I_107/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/A  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[3\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[3\]/Q  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIUNEI\[1\]/A  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIUNEI\[1\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNINN142\[2\]/A  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNINN142\[2\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIC0CJ4\[2\]/A  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIC0CJ4\[2\]/Y  CoreUARTapb_0/uUART/make_RX/fifo_write_RNO/A  CoreUARTapb_0/uUART/make_RX/fifo_write_RNO/Y  CoreUARTapb_0/uUART/make_RX/fifo_write/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/Q  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_2\[0\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_2\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNO\[0\]/B  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNO\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__0_RNI3UOD\[0\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__0_RNI3UOD\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__0_RNI72FE1\[0\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__0_RNI72FE1\[0\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[0\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[0\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[22\]/CLK  BUS_INTERFACE_0/p1/count\[22\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_16/C  BUS_INTERFACE_0/p1/pwm6_0_I_16/Y  BUS_INTERFACE_0/p1/pwm6_0_I_18/B  BUS_INTERFACE_0/p1/pwm6_0_I_18/Y  BUS_INTERFACE_0/p1/pwm6_0_I_20/B  BUS_INTERFACE_0/p1/pwm6_0_I_20/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/C  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[22\]/CLK  BUS_INTERFACE_0/p/count\[22\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_16/C  BUS_INTERFACE_0/p/pwm6_0_I_16/Y  BUS_INTERFACE_0/p/pwm6_0_I_18/B  BUS_INTERFACE_0/p/pwm6_0_I_18/Y  BUS_INTERFACE_0/p/pwm6_0_I_20/B  BUS_INTERFACE_0/p/pwm6_0_I_20/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/C  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/S  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[29\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/S  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[28\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/S  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[27\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/S  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[9\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/S  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[8\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/S  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/S  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[6\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/S  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[5\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/S  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/S  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/S  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/S  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/S  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/S  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[30\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_state/CLK  CORESPI_0/USPI/UCC/stxs_state/Q  CORESPI_0/USPI/UCC/stxs_dataerr_RNO_1/A  CORESPI_0/USPI/UCC/stxs_dataerr_RNO_1/Y  CORESPI_0/USPI/UCC/stxs_dataerr_RNO_0/B  CORESPI_0/USPI/UCC/stxs_dataerr_RNO_0/Y  CORESPI_0/USPI/UCC/stxs_dataerr_RNO/C  CORESPI_0/USPI/UCC/stxs_dataerr_RNO/Y  CORESPI_0/USPI/UCC/stxs_dataerr/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__0_RNIV5SR\[0\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__0_RNIV5SR\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__0_RNI72FE1\[0\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__0_RNI72FE1\[0\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[0\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[0\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[0\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[0\]/Q  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIQJB81\[0\]/A  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIQJB81\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNINN142\[2\]/B  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNINN142\[2\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIC0CJ4\[2\]/A  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIC0CJ4\[2\]/Y  CoreUARTapb_0/uUART/make_RX/fifo_write_RNO/A  CoreUARTapb_0/uUART/make_RX/fifo_write_RNO/Y  CoreUARTapb_0/uUART/make_RX/fifo_write/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2_0/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2_0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2_0_0/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2_0_0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[15\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[25\]/CLK  BUS_INTERFACE_0/modulator/count\[25\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_78/B  BUS_INTERFACE_0/modulator/un3_count_1_I_78/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_79/C  BUS_INTERFACE_0/modulator/un3_count_1_I_79/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_81/C  BUS_INTERFACE_0/modulator/un3_count_1_I_81/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_82/A  BUS_INTERFACE_0/modulator/un3_count_1_I_82/Y  BUS_INTERFACE_0/modulator/count\[26\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[0\]/CLK  BUS_INTERFACE_0/p2/count\[0\]/Q  BUS_INTERFACE_0/p2/count_RNIHUSB\[1\]/B  BUS_INTERFACE_0/p2/count_RNIHUSB\[1\]/Y  BUS_INTERFACE_0/p2/count_RNO_1\[6\]/A  BUS_INTERFACE_0/p2/count_RNO_1\[6\]/Y  BUS_INTERFACE_0/p2/count_RNO\[6\]/C  BUS_INTERFACE_0/p2/count_RNO\[6\]/Y  BUS_INTERFACE_0/p2/count\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[24\]/CLK  BUS_INTERFACE_0/modulator/count\[24\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_78/A  BUS_INTERFACE_0/modulator/un3_count_1_I_78/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_79/C  BUS_INTERFACE_0/modulator/un3_count_1_I_79/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_81/C  BUS_INTERFACE_0/modulator/un3_count_1_I_81/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_82/A  BUS_INTERFACE_0/modulator/un3_count_1_I_82/Y  BUS_INTERFACE_0/modulator/count\[26\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/controlReg2\[0\]/CLK  CoreUARTapb_0/controlReg2\[0\]/Q  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI4UMU\[0\]/B  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI4UMU\[0\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNICH5C2\[0\]/B  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNICH5C2\[0\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO\[4\]/B  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO\[4\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_state\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNIGBN21\[2\]/C  CORESPI_0/USPI/UCC/mtx_bitsel_RNIGBN21\[2\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNIVH1I2\[1\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNIVH1I2\[1\]/Y  CORESPI_0/USPI/UCC/mtx_datahold\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/A  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/Y  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_1/A  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_1/Y  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_10/B  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_10/Y  CORESPI_0/USPI/URXF/rd_pointer_q_RNIVK6N5\[1\]/A  CORESPI_0/USPI/URXF/rd_pointer_q_RNIVK6N5\[1\]/Y  CORESPI_0/USPI/URXF/rd_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_lastframe/CLK  CORESPI_0/USPI/UCC/mtx_lastframe/Q  CORESPI_0/USPI/UCC/mtx_consecutive_RNIBOPH/B  CORESPI_0/USPI/UCC/mtx_consecutive_RNIBOPH/Y  CORESPI_0/USPI/UCC/mtx_state_RNO_0\[3\]/A  CORESPI_0/USPI/UCC/mtx_state_RNO_0\[3\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[3\]/A  CORESPI_0/USPI/UCC/mtx_state_RNO\[3\]/Y  CORESPI_0/USPI/UCC/mtx_state\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_awe0_0/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe0_0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe0_0_0/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe0_0_0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[15\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_state\[0\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_state\[0\]/Q  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_0\[0\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_0\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNO_5\[0\]/C  CoreUARTapb_0/uUART/make_RX/rx_state_RNO_5\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNO_0\[0\]/C  CoreUARTapb_0/uUART/make_RX/rx_state_RNO_0\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNO\[0\]/A  CoreUARTapb_0/uUART/make_RX/rx_state_RNO\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[16\]/CLK  BUS_INTERFACE_0/p1/count\[16\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_47/B  BUS_INTERFACE_0/p1/un3_count_1_I_47/Y  BUS_INTERFACE_0/p1/un3_count_1_I_48/C  BUS_INTERFACE_0/p1/un3_count_1_I_48/Y  BUS_INTERFACE_0/p1/un3_count_1_I_49/A  BUS_INTERFACE_0/p1/un3_count_1_I_49/Y  BUS_INTERFACE_0/p1/count_RNO\[17\]/C  BUS_INTERFACE_0/p1/count_RNO\[17\]/Y  BUS_INTERFACE_0/p1/count\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[16\]/CLK  BUS_INTERFACE_0/p/count\[16\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_47/B  BUS_INTERFACE_0/p/un3_count_1_I_47/Y  BUS_INTERFACE_0/p/un3_count_1_I_48/C  BUS_INTERFACE_0/p/un3_count_1_I_48/Y  BUS_INTERFACE_0/p/un3_count_1_I_49/A  BUS_INTERFACE_0/p/un3_count_1_I_49/Y  BUS_INTERFACE_0/p/count_RNO\[17\]/C  BUS_INTERFACE_0/p/count_RNO\[17\]/Y  BUS_INTERFACE_0/p/count\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/Q  CoreUARTapb_0/uUART/make_RX/rx_state_RNIRUOD1\[0\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNIRUOD1\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift\[8\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/Q  CoreUARTapb_0/uUART/make_RX/rx_state_RNIRUOD1\[0\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNIRUOD1\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/Q  CoreUARTapb_0/uUART/make_RX/rx_state_RNIRUOD1\[0\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNIRUOD1\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift\[6\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/Q  CoreUARTapb_0/uUART/make_RX/rx_state_RNIRUOD1\[0\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNIRUOD1\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift\[5\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/Q  CoreUARTapb_0/uUART/make_RX/rx_state_RNIRUOD1\[0\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNIRUOD1\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/Q  CoreUARTapb_0/uUART/make_RX/rx_state_RNIRUOD1\[0\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNIRUOD1\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/Q  CoreUARTapb_0/uUART/make_RX/rx_state_RNIRUOD1\[0\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNIRUOD1\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/Q  CoreUARTapb_0/uUART/make_RX/rx_state_RNIRUOD1\[0\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNIRUOD1\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/Q  CoreUARTapb_0/uUART/make_RX/rx_state_RNIRUOD1\[0\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNIRUOD1\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/Q  CoreUARTapb_0/uUART/make_RX/rx_state_RNIRUOD1\[0\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNIRUOD1\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/Q  CoreUARTapb_0/uUART/make_RX/rx_state_RNIRUOD1\[0\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNIRUOD1\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/Q  CoreUARTapb_0/uUART/make_RX/rx_state_RNIRUOD1\[0\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNIRUOD1\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/Q  CoreUARTapb_0/uUART/make_RX/rx_state_RNIRUOD1\[0\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNIRUOD1\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[9\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[9\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNID96N1\[9\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNID96N1\[9\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIEV5T1\[10\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIEV5T1\[10\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/PulseWidth\[10\]/CLK  BUS_INTERFACE_0/PulseWidth\[10\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_71/B  BUS_INTERFACE_0/modulator/pwm6_0_I_71/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_77/A  BUS_INTERFACE_0/modulator/pwm6_0_I_77/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_78/C  BUS_INTERFACE_0/modulator/pwm6_0_I_78/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/A  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[3\]/CLK  BUS_INTERFACE_0/p3/count\[3\]/Q  BUS_INTERFACE_0/p3/pwm_RNO_3/A  BUS_INTERFACE_0/p3/pwm_RNO_3/Y  BUS_INTERFACE_0/p3/pwm_RNO_1/B  BUS_INTERFACE_0/p3/pwm_RNO_1/Y  BUS_INTERFACE_0/p3/pwm_RNO_0/B  BUS_INTERFACE_0/p3/pwm_RNO_0/Y  BUS_INTERFACE_0/p3/pwm_RNO/A  BUS_INTERFACE_0/p3/pwm_RNO/Y  BUS_INTERFACE_0/p3/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNIC7N21\[0\]/C  CORESPI_0/USPI/UCC/mtx_bitsel_RNIC7N21\[0\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNIB3SP1\[2\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNIB3SP1\[2\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNIVH1I2\[2\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNIVH1I2\[2\]/Y  CORESPI_0/USPI/UCC/mtx_lastframe/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_TX/xmit_state\[2\]/CLK  CoreUARTapb_0/uUART/make_TX/xmit_state\[2\]/Q  CoreUARTapb_0/uUART/make_TX/xmit_state_RNIFM7L\[2\]/A  CoreUARTapb_0/uUART/make_TX/xmit_state_RNIFM7L\[2\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO_1\[3\]/A  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO_1\[3\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO\[3\]/C  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO\[3\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_state\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_awe0_0/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe0_0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe0/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[31\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[3\]/CLK  BUS_INTERFACE_0/p3/count\[3\]/Q  BUS_INTERFACE_0/p3/count_RNI71EN1\[4\]/A  BUS_INTERFACE_0/p3/count_RNI71EN1\[4\]/Y  BUS_INTERFACE_0/p3/count_RNI4SJD2\[5\]/C  BUS_INTERFACE_0/p3/count_RNI4SJD2\[5\]/Y  BUS_INTERFACE_0/p3/count_RNO_0\[8\]/B  BUS_INTERFACE_0/p3/count_RNO_0\[8\]/Y  BUS_INTERFACE_0/p3/count\[8\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/samples\[1\]/CLK  CoreUARTapb_0/uUART/make_RX/samples\[1\]/Q  CoreUARTapb_0/uUART/make_RX/samples_RNILCH5\[0\]/B  CoreUARTapb_0/uUART/make_RX/samples_RNILCH5\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO_2\[7\]/A  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO_2\[7\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO\[7\]/C  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO\[7\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_state/CLK  CORESPI_0/USPI/UCC/stxs_state/Q  CORESPI_0/USPI/UCC/stxs_state_RNI43NR_0/A  CORESPI_0/USPI/UCC/stxs_state_RNI43NR_0/Y  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO\[0\]/B  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO\[0\]/Y  CORESPI_0/USPI/UCC/stxs_bitcnt\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[0\]/CLK  BUS_INTERFACE_0/hit_count\[0\]/Q  BUS_INTERFACE_0/hit_count_RNI7C381\[2\]/B  BUS_INTERFACE_0/hit_count_RNI7C381\[2\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[10\]/C  BUS_INTERFACE_0/hit_count_RNO_0\[10\]/Y  BUS_INTERFACE_0/hit_count_RNO\[10\]/A  BUS_INTERFACE_0/hit_count_RNO\[10\]/Y  BUS_INTERFACE_0/hit_count\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[16\]/CLK  BUS_INTERFACE_0/p2/count\[16\]/Q  BUS_INTERFACE_0/p2/count_RNIV7Q8\[17\]/B  BUS_INTERFACE_0/p2/count_RNIV7Q8\[17\]/Y  BUS_INTERFACE_0/p2/count_RNIHBEQ\[12\]/B  BUS_INTERFACE_0/p2/count_RNIHBEQ\[12\]/Y  BUS_INTERFACE_0/p2/count_RNIIE733\[18\]/B  BUS_INTERFACE_0/p2/count_RNIIE733\[18\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[20\]/B  BUS_INTERFACE_0/p2/count_RNO_0\[20\]/Y  BUS_INTERFACE_0/p2/count\[20\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[23\]/CLK  BUS_INTERFACE_0/p3/count\[23\]/Q  BUS_INTERFACE_0/p3/count_RNITPMR\[23\]/B  BUS_INTERFACE_0/p3/count_RNITPMR\[23\]/Y  BUS_INTERFACE_0/p3/count_RNO_2\[25\]/B  BUS_INTERFACE_0/p3/count_RNO_2\[25\]/Y  BUS_INTERFACE_0/p3/count_RNO_1\[25\]/C  BUS_INTERFACE_0/p3/count_RNO_1\[25\]/Y  BUS_INTERFACE_0/p3/count_RNO_0\[25\]/A  BUS_INTERFACE_0/p3/count_RNO_0\[25\]/Y  BUS_INTERFACE_0/p3/count\[25\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/clr_txfifo/CLK  CORESPI_0/USPI/URF/clr_txfifo/Q  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNIQJEE\[1\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNIQJEE\[1\]/Y  CORESPI_0/USPI/UTXF/full_out_RNO_0/B  CORESPI_0/USPI/UTXF/full_out_RNO_0/Y  CORESPI_0/USPI/UTXF/full_out_RNO/A  CORESPI_0/USPI/UTXF/full_out_RNO/Y  CORESPI_0/USPI/UTXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/Q  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_2\[0\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_2\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO\[1\]/B  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO\[1\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/Q  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_2\[0\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_2\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO\[5\]/B  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO\[5\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/Q  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_2\[0\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_2\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO\[4\]/B  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO\[4\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/Q  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_2\[0\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_2\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO\[3\]/B  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO\[3\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/Q  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_2\[0\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_2\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO\[2\]/B  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO\[2\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/Q  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_2\[0\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_2\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO\[0\]/B  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[24\]/CLK  BUS_INTERFACE_0/p1/count\[24\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_16/A  BUS_INTERFACE_0/p1/pwm6_0_I_16/Y  BUS_INTERFACE_0/p1/pwm6_0_I_18/B  BUS_INTERFACE_0/p1/pwm6_0_I_18/Y  BUS_INTERFACE_0/p1/pwm6_0_I_20/B  BUS_INTERFACE_0/p1/pwm6_0_I_20/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/C  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[24\]/CLK  BUS_INTERFACE_0/p/count\[24\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_16/A  BUS_INTERFACE_0/p/pwm6_0_I_16/Y  BUS_INTERFACE_0/p/pwm6_0_I_18/B  BUS_INTERFACE_0/p/pwm6_0_I_18/Y  BUS_INTERFACE_0/p/pwm6_0_I_20/B  BUS_INTERFACE_0/p/pwm6_0_I_20/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/C  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/samples\[1\]/CLK  CoreUARTapb_0/uUART/make_RX/samples\[1\]/Q  CoreUARTapb_0/uUART/make_RX/samples_RNILCH5\[0\]/B  CoreUARTapb_0/uUART/make_RX/samples_RNILCH5\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_parity_calc_RNO_0/C  CoreUARTapb_0/uUART/make_RX/rx_parity_calc_RNO_0/Y  CoreUARTapb_0/uUART/make_RX/rx_parity_calc_RNO/B  CoreUARTapb_0/uUART/make_RX/rx_parity_calc_RNO/Y  CoreUARTapb_0/uUART/make_RX/rx_parity_calc/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[24\]/CLK  BUS_INTERFACE_0/p1/count\[24\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_78/A  BUS_INTERFACE_0/p1/un3_count_1_I_78/Y  BUS_INTERFACE_0/p1/un3_count_1_I_79/C  BUS_INTERFACE_0/p1/un3_count_1_I_79/Y  BUS_INTERFACE_0/p1/un3_count_1_I_81/C  BUS_INTERFACE_0/p1/un3_count_1_I_81/Y  BUS_INTERFACE_0/p1/un3_count_1_I_82/A  BUS_INTERFACE_0/p1/un3_count_1_I_82/Y  BUS_INTERFACE_0/p1/count\[26\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[24\]/CLK  BUS_INTERFACE_0/p/count\[24\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_78/A  BUS_INTERFACE_0/p/un3_count_1_I_78/Y  BUS_INTERFACE_0/p/un3_count_1_I_79/C  BUS_INTERFACE_0/p/un3_count_1_I_79/Y  BUS_INTERFACE_0/p/un3_count_1_I_81/C  BUS_INTERFACE_0/p/un3_count_1_I_81/Y  BUS_INTERFACE_0/p/un3_count_1_I_82/A  BUS_INTERFACE_0/p/un3_count_1_I_82/Y  BUS_INTERFACE_0/p/count\[26\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21_0/S  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21_0/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[26\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[23\]/CLK  BUS_INTERFACE_0/p1/count\[23\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_16/B  BUS_INTERFACE_0/p1/pwm6_0_I_16/Y  BUS_INTERFACE_0/p1/pwm6_0_I_18/B  BUS_INTERFACE_0/p1/pwm6_0_I_18/Y  BUS_INTERFACE_0/p1/pwm6_0_I_20/B  BUS_INTERFACE_0/p1/pwm6_0_I_20/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/C  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[23\]/CLK  BUS_INTERFACE_0/p/count\[23\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_16/B  BUS_INTERFACE_0/p/pwm6_0_I_16/Y  BUS_INTERFACE_0/p/pwm6_0_I_18/B  BUS_INTERFACE_0/p/pwm6_0_I_18/Y  BUS_INTERFACE_0/p/pwm6_0_I_20/B  BUS_INTERFACE_0/p/pwm6_0_I_20/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/C  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[2\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[2\]/Q  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIDT021\[2\]/C  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIDT021\[2\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNI8IFK1\[1\]/A  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNI8IFK1\[1\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIG4V83\[1\]/C  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIG4V83\[1\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNICMFU4\[1\]/B  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNICMFU4\[1\]/Y  CoreUARTapb_0/uUART/make_RX/parity_err/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[19\]/CLK  BUS_INTERFACE_0/p1/count\[19\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_17/B  BUS_INTERFACE_0/p1/pwm6_0_I_17/Y  BUS_INTERFACE_0/p1/pwm6_0_I_18/A  BUS_INTERFACE_0/p1/pwm6_0_I_18/Y  BUS_INTERFACE_0/p1/pwm6_0_I_20/B  BUS_INTERFACE_0/p1/pwm6_0_I_20/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/C  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[19\]/CLK  BUS_INTERFACE_0/p/count\[19\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_17/B  BUS_INTERFACE_0/p/pwm6_0_I_17/Y  BUS_INTERFACE_0/p/pwm6_0_I_18/A  BUS_INTERFACE_0/p/pwm6_0_I_18/Y  BUS_INTERFACE_0/p/pwm6_0_I_20/B  BUS_INTERFACE_0/p/pwm6_0_I_20/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/C  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[28\]/CLK  BUS_INTERFACE_0/modulator/count\[28\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_14/C  BUS_INTERFACE_0/modulator/pwm6_0_I_14/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_19/A  BUS_INTERFACE_0/modulator/pwm6_0_I_19/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_20/A  BUS_INTERFACE_0/modulator/pwm6_0_I_20/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/A  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q_0\[1\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q_0\[1\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIQCFA1\[0\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIQCFA1\[0\]/Y  CORESPI_0/USPI/UTXF/empty_out_RNIMCCL1/A  CORESPI_0/USPI/UTXF/empty_out_RNIMCCL1/Y  CORESPI_0/USPI/UCC/stxp_lastframe_RNO/A  CORESPI_0/USPI/UCC/stxp_lastframe_RNO/Y  CORESPI_0/USPI/UCC/stxp_lastframe/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/PulseWidth\[4\]/CLK  BUS_INTERFACE_0/PulseWidth\[4\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_134/B  BUS_INTERFACE_0/modulator/pwm6_0_I_134/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_137/C  BUS_INTERFACE_0/modulator/pwm6_0_I_137/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_138/B  BUS_INTERFACE_0/modulator/pwm6_0_I_138/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/B  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/txfifo_davailable/CLK  CORESPI_0/USPI/UCC/txfifo_davailable/Q  CORESPI_0/USPI/UCC/stxs_dataerr_RNISQLI/A  CORESPI_0/USPI/UCC/stxs_dataerr_RNISQLI/Y  CORESPI_0/USPI/UCC/stxs_checkorun_1_sqmuxa/B  CORESPI_0/USPI/UCC/stxs_checkorun_1_sqmuxa/Y  CORESPI_0/USPI/UCC/stxs_dataerr_RNO_0/A  CORESPI_0/USPI/UCC/stxs_dataerr_RNO_0/Y  CORESPI_0/USPI/UCC/stxs_dataerr_RNO/C  CORESPI_0/USPI/UCC/stxs_dataerr_RNO/Y  CORESPI_0/USPI/UCC/stxs_dataerr/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[18\]/CLK  BUS_INTERFACE_0/p1/count\[18\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_57/A  BUS_INTERFACE_0/p1/un3_count_1_I_57/Y  BUS_INTERFACE_0/p1/un3_count_1_I_58/C  BUS_INTERFACE_0/p1/un3_count_1_I_58/Y  BUS_INTERFACE_0/p1/un3_count_1_I_59/A  BUS_INTERFACE_0/p1/un3_count_1_I_59/Y  BUS_INTERFACE_0/p1/count_RNO\[20\]/C  BUS_INTERFACE_0/p1/count_RNO\[20\]/Y  BUS_INTERFACE_0/p1/count\[20\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[18\]/CLK  BUS_INTERFACE_0/p/count\[18\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_57/A  BUS_INTERFACE_0/p/un3_count_1_I_57/Y  BUS_INTERFACE_0/p/un3_count_1_I_58/C  BUS_INTERFACE_0/p/un3_count_1_I_58/Y  BUS_INTERFACE_0/p/un3_count_1_I_59/A  BUS_INTERFACE_0/p/un3_count_1_I_59/Y  BUS_INTERFACE_0/p/count_RNO\[20\]/C  BUS_INTERFACE_0/p/count_RNO\[20\]/Y  BUS_INTERFACE_0/p/count\[20\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[15\]/CLK  BUS_INTERFACE_0/p1/count\[15\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_47/A  BUS_INTERFACE_0/p1/un3_count_1_I_47/Y  BUS_INTERFACE_0/p1/un3_count_1_I_48/C  BUS_INTERFACE_0/p1/un3_count_1_I_48/Y  BUS_INTERFACE_0/p1/un3_count_1_I_49/A  BUS_INTERFACE_0/p1/un3_count_1_I_49/Y  BUS_INTERFACE_0/p1/count_RNO\[17\]/C  BUS_INTERFACE_0/p1/count_RNO\[17\]/Y  BUS_INTERFACE_0/p1/count\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[15\]/CLK  BUS_INTERFACE_0/p/count\[15\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_47/A  BUS_INTERFACE_0/p/un3_count_1_I_47/Y  BUS_INTERFACE_0/p/un3_count_1_I_48/C  BUS_INTERFACE_0/p/un3_count_1_I_48/Y  BUS_INTERFACE_0/p/un3_count_1_I_49/A  BUS_INTERFACE_0/p/un3_count_1_I_49/Y  BUS_INTERFACE_0/p/count_RNO\[17\]/C  BUS_INTERFACE_0/p/count_RNO\[17\]/Y  BUS_INTERFACE_0/p/count\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/wr_pointer_q\[1\]/CLK  CORESPI_0/USPI/UTXF/wr_pointer_q\[1\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1_0/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1_0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1_0_0/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1_0_0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[26\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/Q  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_2\[0\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_2\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNO\[3\]/C  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNO\[3\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/Q  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_2\[0\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_2\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNO\[1\]/C  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNO\[1\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/Q  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_2\[0\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_2\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNO\[2\]/C  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNO\[2\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[25\]/CLK  BUS_INTERFACE_0/p1/count\[25\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_78/B  BUS_INTERFACE_0/p1/un3_count_1_I_78/Y  BUS_INTERFACE_0/p1/un3_count_1_I_79/C  BUS_INTERFACE_0/p1/un3_count_1_I_79/Y  BUS_INTERFACE_0/p1/un3_count_1_I_81/C  BUS_INTERFACE_0/p1/un3_count_1_I_81/Y  BUS_INTERFACE_0/p1/un3_count_1_I_82/A  BUS_INTERFACE_0/p1/un3_count_1_I_82/Y  BUS_INTERFACE_0/p1/count\[26\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[25\]/CLK  BUS_INTERFACE_0/p/count\[25\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_78/B  BUS_INTERFACE_0/p/un3_count_1_I_78/Y  BUS_INTERFACE_0/p/un3_count_1_I_79/C  BUS_INTERFACE_0/p/un3_count_1_I_79/Y  BUS_INTERFACE_0/p/un3_count_1_I_81/C  BUS_INTERFACE_0/p/un3_count_1_I_81/Y  BUS_INTERFACE_0/p/un3_count_1_I_82/A  BUS_INTERFACE_0/p/un3_count_1_I_82/Y  BUS_INTERFACE_0/p/count\[26\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[24\]/CLK  BUS_INTERFACE_0/modulator/count\[24\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_16/C  BUS_INTERFACE_0/modulator/pwm6_0_I_16/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_18/B  BUS_INTERFACE_0/modulator/pwm6_0_I_18/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_20/B  BUS_INTERFACE_0/modulator/pwm6_0_I_20/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/A  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/counter_q\[4\]/CLK  CORESPI_0/USPI/URXF/counter_q\[4\]/Q  CORESPI_0/USPI/URXF/un1_counter_q_m12_0/C  CORESPI_0/USPI/URXF/un1_counter_q_m12_0/Y  CORESPI_0/USPI/URXF/counter_q_RNI88HDS\[0\]/B  CORESPI_0/USPI/URXF/counter_q_RNI88HDS\[0\]/Y  CORESPI_0/USPI/URXF/counter_q_RNIJ473C1\[0\]/C  CORESPI_0/USPI/URXF/counter_q_RNIJ473C1\[0\]/Y  CORESPI_0/USPI/URXF/full_out_RNO/A  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[3\]/CLK  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[3\]/Q  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI8JED1\[3\]/C  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI8JED1\[3\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNICH5C2\[0\]/A  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNICH5C2\[0\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO_0\[3\]/A  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO_0\[3\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO\[3\]/A  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO\[3\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_state\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[6\]/CLK  BUS_INTERFACE_0/p3/count\[6\]/Q  BUS_INTERFACE_0/p3/pwm_RNO_2/B  BUS_INTERFACE_0/p3/pwm_RNO_2/Y  BUS_INTERFACE_0/p3/pwm_RNO_1/A  BUS_INTERFACE_0/p3/pwm_RNO_1/Y  BUS_INTERFACE_0/p3/pwm_RNO_0/B  BUS_INTERFACE_0/p3/pwm_RNO_0/Y  BUS_INTERFACE_0/p3/pwm_RNO/A  BUS_INTERFACE_0/p3/pwm_RNO/Y  BUS_INTERFACE_0/p3/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[26\]/CLK  BUS_INTERFACE_0/modulator/count\[26\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_45/B  BUS_INTERFACE_0/modulator/pwm6_0_I_45/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_64/B  BUS_INTERFACE_0/modulator/pwm6_0_I_64/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_65/A  BUS_INTERFACE_0/modulator/pwm6_0_I_65/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/C  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[1\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[1\]/Q  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIUNEI\[1\]/B  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIUNEI\[1\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNINN142\[2\]/A  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNINN142\[2\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIC0CJ4\[2\]/A  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIC0CJ4\[2\]/Y  CoreUARTapb_0/uUART/make_RX/fifo_write_RNO/A  CoreUARTapb_0/uUART/make_RX/fifo_write_RNO/Y  CoreUARTapb_0/uUART/make_RX/fifo_write/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[4\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[4\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIQNIR\[4\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIQNIR\[4\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIFC311\[5\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIFC311\[5\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[7\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[7\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[7\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[7\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/PulseWidth\[3\]/CLK  BUS_INTERFACE_0/PulseWidth\[3\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_135/B  BUS_INTERFACE_0/modulator/pwm6_0_I_135/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_137/B  BUS_INTERFACE_0/modulator/pwm6_0_I_137/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_138/B  BUS_INTERFACE_0/modulator/pwm6_0_I_138/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/B  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/last_bit\[1\]/CLK  CoreUARTapb_0/uUART/make_RX/last_bit\[1\]/Q  CoreUARTapb_0/uUART/make_RX/last_bit_RNI8UU31\[1\]/B  CoreUARTapb_0/uUART/make_RX/last_bit_RNI8UU31\[1\]/Y  CoreUARTapb_0/uUART/make_RX/last_bit_RNICOT72\[1\]/B  CoreUARTapb_0/uUART/make_RX/last_bit_RNICOT72\[1\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNIA96J2\[0\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNIA96J2\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_byte\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[0\]/CLK  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[0\]/Q  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNIE81S\[0\]/A  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNIE81S\[0\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNITUAQ1\[2\]/C  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNITUAQ1\[2\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO\[2\]/A  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO\[2\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_state/CLK  CORESPI_0/USPI/UCC/stxs_state/Q  CORESPI_0/USPI/UCC/stxs_state_RNI43NR_0/A  CORESPI_0/USPI/UCC/stxs_state_RNI43NR_0/Y  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO\[2\]/B  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO\[2\]/Y  CORESPI_0/USPI/UCC/stxs_bitcnt\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_state/CLK  CORESPI_0/USPI/UCC/stxs_state/Q  CORESPI_0/USPI/UCC/stxs_state_RNI43NR_0/A  CORESPI_0/USPI/UCC/stxs_state_RNI43NR_0/Y  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO\[3\]/B  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO\[3\]/Y  CORESPI_0/USPI/UCC/stxs_bitcnt\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[0\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[0\]/Q  CORESPI_0/USPI/UCC/mtx_state_RNINJM1\[1\]/B  CORESPI_0/USPI/UCC/mtx_state_RNINJM1\[1\]/Y  CORESPI_0/USPI/UCC/mtx_first_RNO/A  CORESPI_0/USPI/UCC/mtx_first_RNO/Y  CORESPI_0/USPI/UCC/mtx_first/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[17\]/CLK  BUS_INTERFACE_0/p2/count\[17\]/Q  BUS_INTERFACE_0/p2/count_RNIV7Q8\[17\]/A  BUS_INTERFACE_0/p2/count_RNIV7Q8\[17\]/Y  BUS_INTERFACE_0/p2/count_RNIHBEQ\[12\]/B  BUS_INTERFACE_0/p2/count_RNIHBEQ\[12\]/Y  BUS_INTERFACE_0/p2/count_RNIIE733\[18\]/B  BUS_INTERFACE_0/p2/count_RNIIE733\[18\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[20\]/B  BUS_INTERFACE_0/p2/count_RNO_0\[20\]/Y  BUS_INTERFACE_0/p2/count\[20\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[1\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[1\]/Q  CORESPI_0/USPI/URXF/rd_pointer_q_RNI5JDM\[1\]/A  CORESPI_0/USPI/URXF/rd_pointer_q_RNI5JDM\[1\]/Y  CORESPI_0/USPI/URXF/rd_pointer_q_RNITGCG2_0\[1\]/B  CORESPI_0/USPI/URXF/rd_pointer_q_RNITGCG2_0\[1\]/Y  CORESPI_0/USPI/URXF/rd_pointer_q_RNIVK6N5\[1\]/B  CORESPI_0/USPI/URXF/rd_pointer_q_RNIVK6N5\[1\]/Y  CORESPI_0/USPI/URXF/rd_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[1\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[1\]/Q  CORESPI_0/USPI/URXF/rd_pointer_q_RNI5JDM\[1\]/A  CORESPI_0/USPI/URXF/rd_pointer_q_RNI5JDM\[1\]/Y  CORESPI_0/USPI/URXF/rd_pointer_q_RNITGCG2_0\[1\]/B  CORESPI_0/USPI/URXF/rd_pointer_q_RNITGCG2_0\[1\]/Y  CORESPI_0/USPI/URXF/rd_pointer_q_RNIVK6N5\[1\]/B  CORESPI_0/USPI/URXF/rd_pointer_q_RNIVK6N5\[1\]/Y  CORESPI_0/USPI/URXF/rd_pointer_q_0\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/WCLK  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/EMPTY  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0_RNIJ92H/B  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0_RNIJ92H/Y  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0_RNO/A  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0_RNO/Y  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/REN  	(8.2:8.2:8.2) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_dataerr/CLK  CORESPI_0/USPI/UCC/stxs_dataerr/Q  CORESPI_0/USPI/UCC/stxs_dataerr_RNISQLI/B  CORESPI_0/USPI/UCC/stxs_dataerr_RNISQLI/Y  CORESPI_0/USPI/UCC/stxs_checkorun_1_sqmuxa/B  CORESPI_0/USPI/UCC/stxs_checkorun_1_sqmuxa/Y  CORESPI_0/USPI/UCC/stxs_dataerr_RNO_0/A  CORESPI_0/USPI/UCC/stxs_dataerr_RNO_0/Y  CORESPI_0/USPI/UCC/stxs_dataerr_RNO/C  CORESPI_0/USPI/UCC/stxs_dataerr_RNO/Y  CORESPI_0/USPI/UCC/stxs_dataerr/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/A  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/Y  CORESPI_0/USPI/UCC/mtx_state_RNIKE5O\[3\]/B  CORESPI_0/USPI/UCC/mtx_state_RNIKE5O\[3\]/Y  CORESPI_0/USPI/UCC/mtx_re/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[28\]/CLK  BUS_INTERFACE_0/modulator/count\[28\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_28/A  BUS_INTERFACE_0/modulator/pwm6_0_I_28/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_30/B  BUS_INTERFACE_0/modulator/pwm6_0_I_30/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_65/B  BUS_INTERFACE_0/modulator/pwm6_0_I_65/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/C  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/txfifo_davailable/CLK  CORESPI_0/USPI/UCC/txfifo_davailable/Q  CORESPI_0/USPI/UCC/stxs_dataerr_RNISQLI/A  CORESPI_0/USPI/UCC/stxs_dataerr_RNISQLI/Y  CORESPI_0/USPI/UCC/stxs_checkorun_0_sqmuxa/A  CORESPI_0/USPI/UCC/stxs_checkorun_0_sqmuxa/Y  CORESPI_0/USPI/UCC/stxs_checkorun_RNO_0/A  CORESPI_0/USPI/UCC/stxs_checkorun_RNO_0/Y  CORESPI_0/USPI/UCC/stxs_checkorun_RNO/C  CORESPI_0/USPI/UCC/stxs_checkorun_RNO/Y  CORESPI_0/USPI/UCC/stxs_checkorun/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/receive_count\[0\]/CLK  CoreUARTapb_0/uUART/make_RX/receive_count\[0\]/Q  CoreUARTapb_0/uUART/make_RX/receive_count_RNIRSTE\[3\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNIRSTE\[3\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNO_3\[0\]/A  CoreUARTapb_0/uUART/make_RX/rx_state_RNO_3\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNO_0\[0\]/A  CoreUARTapb_0/uUART/make_RX/rx_state_RNO_0\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNO\[0\]/A  CoreUARTapb_0/uUART/make_RX/rx_state_RNO\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[4\]/CLK  BUS_INTERFACE_0/p2/count\[4\]/Q  BUS_INTERFACE_0/p2/count_RNIKORH\[5\]/B  BUS_INTERFACE_0/p2/count_RNIKORH\[5\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[7\]/B  BUS_INTERFACE_0/p2/count_RNO_0\[7\]/Y  BUS_INTERFACE_0/p2/count_RNO\[7\]/A  BUS_INTERFACE_0/p2/count_RNO\[7\]/Y  BUS_INTERFACE_0/p2/count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[4\]/CLK  BUS_INTERFACE_0/p2/count\[4\]/Q  BUS_INTERFACE_0/p2/count_RNIKORH\[5\]/B  BUS_INTERFACE_0/p2/count_RNIKORH\[5\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[6\]/B  BUS_INTERFACE_0/p2/count_RNO_0\[6\]/Y  BUS_INTERFACE_0/p2/count_RNO\[6\]/A  BUS_INTERFACE_0/p2/count_RNO\[6\]/Y  BUS_INTERFACE_0/p2/count\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/controlReg2\[0\]/CLK  CoreUARTapb_0/controlReg2\[0\]/Q  CoreUARTapb_0/uUART/make_RX/receive_shift.rx_shift_11_i_o3\[8\]/B  CoreUARTapb_0/uUART/make_RX/receive_shift.rx_shift_11_i_o3\[8\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO_0\[7\]/B  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO_0\[7\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO\[7\]/A  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO\[7\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/PulseWidth\[19\]/CLK  BUS_INTERFACE_0/PulseWidth\[19\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_2/B  BUS_INTERFACE_0/modulator/pwm6_0_I_2/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_17/A  BUS_INTERFACE_0/modulator/pwm6_0_I_17/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_18/A  BUS_INTERFACE_0/modulator/pwm6_0_I_18/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_20/B  BUS_INTERFACE_0/modulator/pwm6_0_I_20/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/A  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_datahold\[0\]/CLK  CORESPI_0/USPI/UCC/mtx_datahold\[0\]/Q  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_14/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_14/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[25\]/CLK  BUS_INTERFACE_0/modulator/count\[25\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_45/A  BUS_INTERFACE_0/modulator/pwm6_0_I_45/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_64/B  BUS_INTERFACE_0/modulator/pwm6_0_I_64/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_65/A  BUS_INTERFACE_0/modulator/pwm6_0_I_65/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/C  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/un1_wr_pointer_q_I_1/A  CORESPI_0/USPI/URXF/un1_wr_pointer_q_I_1/Y  CORESPI_0/USPI/URXF/un1_wr_pointer_q_I_10/B  CORESPI_0/USPI/URXF/un1_wr_pointer_q_I_10/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNO\[1\]/A  CORESPI_0/USPI/URXF/wr_pointer_q_RNO\[1\]/Y  CORESPI_0/USPI/URXF/wr_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[30\]/CLK  BUS_INTERFACE_0/p1/count\[30\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_14/B  BUS_INTERFACE_0/p1/pwm6_0_I_14/Y  BUS_INTERFACE_0/p1/pwm6_0_I_19/A  BUS_INTERFACE_0/p1/pwm6_0_I_19/Y  BUS_INTERFACE_0/p1/pwm6_0_I_20/A  BUS_INTERFACE_0/p1/pwm6_0_I_20/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/C  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[30\]/CLK  BUS_INTERFACE_0/p/count\[30\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_14/B  BUS_INTERFACE_0/p/pwm6_0_I_14/Y  BUS_INTERFACE_0/p/pwm6_0_I_19/A  BUS_INTERFACE_0/p/pwm6_0_I_19/Y  BUS_INTERFACE_0/p/pwm6_0_I_20/A  BUS_INTERFACE_0/p/pwm6_0_I_20/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/C  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_datahold\[1\]/CLK  CORESPI_0/USPI/UCC/mtx_datahold\[1\]/Q  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_22/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_22/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_10/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_10/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_datahold\[2\]/CLK  CORESPI_0/USPI/UCC/mtx_datahold\[2\]/Q  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_18/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_18/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_8/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_8/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[16\]/CLK  BUS_INTERFACE_0/modulator/count\[16\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_50/B  BUS_INTERFACE_0/modulator/un3_count_1_I_50/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_52/C  BUS_INTERFACE_0/modulator/un3_count_1_I_52/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_53/A  BUS_INTERFACE_0/modulator/un3_count_1_I_53/Y  BUS_INTERFACE_0/modulator/count\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_tick/CLK  CORESPI_0/USPI/UCC/spi_clk_tick/Q  CORESPI_0/USPI/UCC/mtx_first_RNO_3/A  CORESPI_0/USPI/UCC/mtx_first_RNO_3/Y  CORESPI_0/USPI/UCC/mtx_first_RNO_2/A  CORESPI_0/USPI/UCC/mtx_first_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_first_RNO_0/C  CORESPI_0/USPI/UCC/mtx_first_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_first/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_tick/CLK  CORESPI_0/USPI/UCC/spi_clk_tick/Q  CORESPI_0/USPI/UCC/mtx_state_RNO_2\[1\]/A  CORESPI_0/USPI/UCC/mtx_state_RNO_2\[1\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO_1\[1\]/C  CORESPI_0/USPI/UCC/mtx_state_RNO_1\[1\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[1\]/C  CORESPI_0/USPI/UCC/mtx_state_RNO\[1\]/Y  CORESPI_0/USPI/UCC/mtx_state\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[1\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[1\]/Q  CORESPI_0/USPI/URXF/rd_pointer_q_RNI5JDM\[1\]/A  CORESPI_0/USPI/URXF/rd_pointer_q_RNI5JDM\[1\]/Y  CORESPI_0/USPI/URXF/rd_pointer_q_RNITGCG2_0\[1\]/B  CORESPI_0/USPI/URXF/rd_pointer_q_RNITGCG2_0\[1\]/Y  CORESPI_0/USPI/URXF/rd_pointer_q_RNO\[0\]/B  CORESPI_0/USPI/URXF/rd_pointer_q_RNO\[0\]/Y  CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[28\]/CLK  BUS_INTERFACE_0/p1/count\[28\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_14/C  BUS_INTERFACE_0/p1/pwm6_0_I_14/Y  BUS_INTERFACE_0/p1/pwm6_0_I_19/A  BUS_INTERFACE_0/p1/pwm6_0_I_19/Y  BUS_INTERFACE_0/p1/pwm6_0_I_20/A  BUS_INTERFACE_0/p1/pwm6_0_I_20/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/C  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[28\]/CLK  BUS_INTERFACE_0/p/count\[28\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_14/C  BUS_INTERFACE_0/p/pwm6_0_I_14/Y  BUS_INTERFACE_0/p/pwm6_0_I_19/A  BUS_INTERFACE_0/p/pwm6_0_I_19/Y  BUS_INTERFACE_0/p/pwm6_0_I_20/A  BUS_INTERFACE_0/p/pwm6_0_I_20/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/C  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_state_tr14_5_3_i_o2/B  CORESPI_0/USPI/UCC/mtx_state_tr14_5_3_i_o2/Y  CORESPI_0/USPI/UCC/spi_clk_next/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNI5RBQ\[0\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNI5RBQ\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIQCFA1\[0\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIQCFA1\[0\]/Y  CORESPI_0/USPI/UTXF/empty_out_RNIMCCL1/A  CORESPI_0/USPI/UTXF/empty_out_RNIMCCL1/Y  CORESPI_0/USPI/UCC/mtx_lastframe/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[11\]/CLK  BUS_INTERFACE_0/p3/count\[11\]/Q  BUS_INTERFACE_0/p3/count_RNIK8C22\[9\]/A  BUS_INTERFACE_0/p3/count_RNIK8C22\[9\]/Y  BUS_INTERFACE_0/p3/count_RNIEOLP3\[9\]/C  BUS_INTERFACE_0/p3/count_RNIEOLP3\[9\]/Y  BUS_INTERFACE_0/p3/count_RNO\[18\]/B  BUS_INTERFACE_0/p3/count_RNO\[18\]/Y  BUS_INTERFACE_0/p3/count\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/clr_txfifo/CLK  CORESPI_0/USPI/URF/clr_txfifo/Q  CORESPI_0/USPI/UTXF/counter_q_RNIK8105\[0\]/B  CORESPI_0/USPI/UTXF/counter_q_RNIK8105\[0\]/Y  CORESPI_0/USPI/UTXF/empty_out_RNO_0/B  CORESPI_0/USPI/UTXF/empty_out_RNO_0/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/A  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[10\]/CLK  BUS_INTERFACE_0/p2/count\[10\]/Q  BUS_INTERFACE_0/p2/count_n1_i_a2_0/A  BUS_INTERFACE_0/p2/count_n1_i_a2_0/Y  BUS_INTERFACE_0/p2/count_n1_i_a3_0_0/B  BUS_INTERFACE_0/p2/count_n1_i_a3_0_0/Y  BUS_INTERFACE_0/p2/count_n1_i_a3_0/B  BUS_INTERFACE_0/p2/count_n1_i_a3_0/Y  BUS_INTERFACE_0/p2/count_RNO\[1\]/C  BUS_INTERFACE_0/p2/count_RNO\[1\]/Y  BUS_INTERFACE_0/p2/count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[11\]/CLK  BUS_INTERFACE_0/p3/count\[11\]/Q  BUS_INTERFACE_0/p3/count_RNI4SE91\[13\]/C  BUS_INTERFACE_0/p3/count_RNI4SE91\[13\]/Y  BUS_INTERFACE_0/p3/count_RNI3B0K5\[14\]/B  BUS_INTERFACE_0/p3/count_RNI3B0K5\[14\]/Y  BUS_INTERFACE_0/p3/count_RNO_0\[16\]/B  BUS_INTERFACE_0/p3/count_RNO_0\[16\]/Y  BUS_INTERFACE_0/p3/count\[16\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[1\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[1\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNILT18\[2\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNILT18\[2\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNO_0\[4\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNO_0\[4\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNO\[4\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNO\[4\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[26\]/CLK  BUS_INTERFACE_0/p1/count\[26\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_15/A  BUS_INTERFACE_0/p1/pwm6_0_I_15/Y  BUS_INTERFACE_0/p1/pwm6_0_I_18/C  BUS_INTERFACE_0/p1/pwm6_0_I_18/Y  BUS_INTERFACE_0/p1/pwm6_0_I_20/B  BUS_INTERFACE_0/p1/pwm6_0_I_20/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/C  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[26\]/CLK  BUS_INTERFACE_0/p/count\[26\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_15/A  BUS_INTERFACE_0/p/pwm6_0_I_15/Y  BUS_INTERFACE_0/p/pwm6_0_I_18/C  BUS_INTERFACE_0/p/pwm6_0_I_18/Y  BUS_INTERFACE_0/p/pwm6_0_I_20/B  BUS_INTERFACE_0/p/pwm6_0_I_20/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/C  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[0\]/CLK  BUS_INTERFACE_0/hit_count\[0\]/Q  BUS_INTERFACE_0/hit_count_RNI7C381\[2\]/B  BUS_INTERFACE_0/hit_count_RNI7C381\[2\]/Y  BUS_INTERFACE_0/hit_count_RNO\[3\]/B  BUS_INTERFACE_0/hit_count_RNO\[3\]/Y  BUS_INTERFACE_0/hit_count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[30\]/CLK  BUS_INTERFACE_0/modulator/count\[30\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_14/B  BUS_INTERFACE_0/modulator/pwm6_0_I_14/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_19/A  BUS_INTERFACE_0/modulator/pwm6_0_I_19/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_20/A  BUS_INTERFACE_0/modulator/pwm6_0_I_20/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/A  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/wr_pointer_q\[1\]/CLK  CORESPI_0/USPI/UTXF/wr_pointer_q\[1\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_awe0_0/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe0_0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe0_0_0/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe0_0_0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[15\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_count\[0\]/CLK  CORESPI_0/USPI/UCC/spi_clk_count\[0\]/Q  CORESPI_0/USPI/UCC/spi_clk_count_RNIVO56\[1\]/B  CORESPI_0/USPI/UCC/spi_clk_count_RNIVO56\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNI0N89\[2\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNI0N89\[2\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNI2MBC\[3\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNI2MBC\[3\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[4\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[4\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[11\]/CLK  BUS_INTERFACE_0/p3/count\[11\]/Q  BUS_INTERFACE_0/p3/count_RNO_2\[17\]/A  BUS_INTERFACE_0/p3/count_RNO_2\[17\]/Y  BUS_INTERFACE_0/p3/count_RNO_0\[17\]/C  BUS_INTERFACE_0/p3/count_RNO_0\[17\]/Y  BUS_INTERFACE_0/p3/count_RNO\[17\]/B  BUS_INTERFACE_0/p3/count_RNO\[17\]/Y  BUS_INTERFACE_0/p3/count\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/parity_err/CLK  CoreUARTapb_0/uUART/make_RX/parity_err/Q  CoreUARTapb_0/iPRDATA_RNO_3\[2\]/A  CoreUARTapb_0/iPRDATA_RNO_3\[2\]/Y  CoreUARTapb_0/iPRDATA_RNO_0\[2\]/B  CoreUARTapb_0/iPRDATA_RNO_0\[2\]/Y  CoreUARTapb_0/iPRDATA_RNO\[2\]/A  CoreUARTapb_0/iPRDATA_RNO\[2\]/Y  CoreUARTapb_0/iPRDATA\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[2\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[2\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNIA5N21\[2\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNIA5N21\[2\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNO_0\[4\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNO_0\[4\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[4\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[4\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[31\]/CLK  BUS_INTERFACE_0/modulator/count\[31\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_29/B  BUS_INTERFACE_0/modulator/pwm6_0_I_29/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_30/A  BUS_INTERFACE_0/modulator/pwm6_0_I_30/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_65/B  BUS_INTERFACE_0/modulator/pwm6_0_I_65/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/C  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[9\]/CLK  BUS_INTERFACE_0/p3/count\[9\]/Q  BUS_INTERFACE_0/p3/count_RNIK8C22\[9\]/B  BUS_INTERFACE_0/p3/count_RNIK8C22\[9\]/Y  BUS_INTERFACE_0/p3/count_RNIEOLP3\[9\]/C  BUS_INTERFACE_0/p3/count_RNIEOLP3\[9\]/Y  BUS_INTERFACE_0/p3/count_RNO\[18\]/B  BUS_INTERFACE_0/p3/count_RNO\[18\]/Y  BUS_INTERFACE_0/p3/count\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/controlReg2\[1\]/CLK  CoreUARTapb_0/controlReg2\[1\]/Q  CoreUARTapb_0/uUART/make_RX/receive_full_indicator.clear_parity_en_8_N_7_i_i_o3/B  CoreUARTapb_0/uUART/make_RX/receive_full_indicator.clear_parity_en_8_N_7_i_i_o3/Y  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO_2\[7\]/B  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO_2\[7\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO\[7\]/C  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO\[7\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/samples\[1\]/CLK  CoreUARTapb_0/uUART/make_RX/samples\[1\]/Q  CoreUARTapb_0/uUART/make_RX/samples_RNILCH5\[0\]/B  CoreUARTapb_0/uUART/make_RX/samples_RNILCH5\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNIC95C\[0\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNIC95C\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNO\[1\]/C  CoreUARTapb_0/uUART/make_RX/rx_state_RNO\[1\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/clr_txfifo/CLK  CORESPI_0/USPI/URF/clr_txfifo/Q  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNITMEE\[4\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNITMEE\[4\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNIAK4L4\[4\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNIAK4L4\[4\]/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/B  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/last_bit\[2\]/CLK  CoreUARTapb_0/uUART/make_RX/last_bit\[2\]/Q  CoreUARTapb_0/uUART/make_RX/last_bit_RNI4QU31\[2\]/B  CoreUARTapb_0/uUART/make_RX/last_bit_RNI4QU31\[2\]/Y  CoreUARTapb_0/uUART/make_RX/last_bit_RNICOT72\[1\]/A  CoreUARTapb_0/uUART/make_RX/last_bit_RNICOT72\[1\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNIA96J2\[0\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNIA96J2\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_byte\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/controlReg2\[0\]/CLK  CoreUARTapb_0/controlReg2\[0\]/Q  CoreUARTapb_0/uUART/make_RX/receive_shift.rx_shift_11_i_o3\[8\]/B  CoreUARTapb_0/uUART/make_RX/receive_shift.rx_shift_11_i_o3\[8\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO_0\[8\]/B  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO_0\[8\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO\[8\]/C  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO\[8\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/controlReg2\[1\]/CLK  CoreUARTapb_0/controlReg2\[1\]/Q  CoreUARTapb_0/uUART/make_RX/receive_shift.rx_shift_11_i_o3\[8\]/A  CoreUARTapb_0/uUART/make_RX/receive_shift.rx_shift_11_i_o3\[8\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO_0\[7\]/B  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO_0\[7\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO\[7\]/A  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO\[7\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[26\]/CLK  BUS_INTERFACE_0/modulator/count\[26\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_15/A  BUS_INTERFACE_0/modulator/pwm6_0_I_15/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_18/C  BUS_INTERFACE_0/modulator/pwm6_0_I_18/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_20/B  BUS_INTERFACE_0/modulator/pwm6_0_I_20/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/A  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31\[1\]/C  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[27\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31\[1\]/C  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[18\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31\[1\]/C  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[17\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31\[1\]/C  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[16\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31\[1\]/C  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[15\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31\[1\]/C  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[14\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31\[1\]/C  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[13\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31\[1\]/C  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[12\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31\[1\]/C  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[11\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31\[1\]/C  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[10\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/SYNC1_stxs_txready/CLK  CORESPI_0/USPI/UCC/SYNC1_stxs_txready/Q  CORESPI_0/USPI/UCC/SYNC1_stxs_txready_RNIFI441/B  CORESPI_0/USPI/UCC/SYNC1_stxs_txready_RNIFI441/Y  CORESPI_0/USPI/UCC/SYNC1_stxs_txready_RNIK4IK2/A  CORESPI_0/USPI/UCC/SYNC1_stxs_txready_RNIK4IK2/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIH61Q3/C  CORESPI_0/USPI/UCC/clock_rx_q3_RNIH61Q3/Y  CORESPI_0/USPI/UCC/stxs_datareg\[31\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNO_0\[2\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNO_0\[2\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNO\[2\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNO\[2\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[30\]/CLK  BUS_INTERFACE_0/modulator/count\[30\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_29/A  BUS_INTERFACE_0/modulator/pwm6_0_I_29/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_30/A  BUS_INTERFACE_0/modulator/pwm6_0_I_30/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_65/B  BUS_INTERFACE_0/modulator/pwm6_0_I_65/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/C  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[12\]/CLK  BUS_INTERFACE_0/p3/count\[12\]/Q  BUS_INTERFACE_0/p3/count_RNO_2\[17\]/B  BUS_INTERFACE_0/p3/count_RNO_2\[17\]/Y  BUS_INTERFACE_0/p3/count_RNO_0\[17\]/C  BUS_INTERFACE_0/p3/count_RNO_0\[17\]/Y  BUS_INTERFACE_0/p3/count_RNO\[17\]/B  BUS_INTERFACE_0/p3/count_RNO\[17\]/Y  BUS_INTERFACE_0/p3/count\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[19\]/CLK  BUS_INTERFACE_0/p1/count\[19\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_57/B  BUS_INTERFACE_0/p1/un3_count_1_I_57/Y  BUS_INTERFACE_0/p1/un3_count_1_I_58/C  BUS_INTERFACE_0/p1/un3_count_1_I_58/Y  BUS_INTERFACE_0/p1/un3_count_1_I_59/A  BUS_INTERFACE_0/p1/un3_count_1_I_59/Y  BUS_INTERFACE_0/p1/count_RNO\[20\]/C  BUS_INTERFACE_0/p1/count_RNO\[20\]/Y  BUS_INTERFACE_0/p1/count\[20\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[19\]/CLK  BUS_INTERFACE_0/p/count\[19\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_57/B  BUS_INTERFACE_0/p/un3_count_1_I_57/Y  BUS_INTERFACE_0/p/un3_count_1_I_58/C  BUS_INTERFACE_0/p/un3_count_1_I_58/Y  BUS_INTERFACE_0/p/un3_count_1_I_59/A  BUS_INTERFACE_0/p/un3_count_1_I_59/Y  BUS_INTERFACE_0/p/count_RNO\[20\]/C  BUS_INTERFACE_0/p/count_RNO\[20\]/Y  BUS_INTERFACE_0/p/count\[20\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[13\]/CLK  BUS_INTERFACE_0/p2/count\[13\]/Q  BUS_INTERFACE_0/p2/count_RNIP1Q8\[13\]/B  BUS_INTERFACE_0/p2/count_RNIP1Q8\[13\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[17\]/C  BUS_INTERFACE_0/p2/count_RNO_0\[17\]/Y  BUS_INTERFACE_0/p2/count_RNO\[17\]/B  BUS_INTERFACE_0/p2/count_RNO\[17\]/Y  BUS_INTERFACE_0/p2/count\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[22\]/CLK  BUS_INTERFACE_0/p2/count\[22\]/Q  BUS_INTERFACE_0/p2/count_RNIN1S8\[21\]/B  BUS_INTERFACE_0/p2/count_RNIN1S8\[21\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[26\]/C  BUS_INTERFACE_0/p2/count_RNO_0\[26\]/Y  BUS_INTERFACE_0/p2/count_RNO\[26\]/B  BUS_INTERFACE_0/p2/count_RNO\[26\]/Y  BUS_INTERFACE_0/p2/count\[26\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/Q  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_0\[0\]/A  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_0\[0\]/Y  CoreUARTapb_0/uUART/make_RX/framing_error_int_RNO_0/B  CoreUARTapb_0/uUART/make_RX/framing_error_int_RNO_0/Y  CoreUARTapb_0/uUART/make_RX/framing_error_int_RNO/A  CoreUARTapb_0/uUART/make_RX/framing_error_int_RNO/Y  CoreUARTapb_0/uUART/make_RX/framing_error_int/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[8\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[8\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIT6GH\[12\]/C  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIT6GH\[12\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNINL0T\[9\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNINL0T\[9\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[8\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[8\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[21\]/CLK  BUS_INTERFACE_0/p3/count\[21\]/Q  BUS_INTERFACE_0/p3/count_RNINJMR\[21\]/B  BUS_INTERFACE_0/p3/count_RNINJMR\[21\]/Y  BUS_INTERFACE_0/p3/count_RNO_0\[26\]/C  BUS_INTERFACE_0/p3/count_RNO_0\[26\]/Y  BUS_INTERFACE_0/p3/count_RNO\[26\]/B  BUS_INTERFACE_0/p3/count_RNO\[26\]/Y  BUS_INTERFACE_0/p3/count\[26\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[9\]/CLK  BUS_INTERFACE_0/p2/count\[9\]/Q  BUS_INTERFACE_0/p2/count_n1_i_a2_0/B  BUS_INTERFACE_0/p2/count_n1_i_a2_0/Y  BUS_INTERFACE_0/p2/count_n1_i_a3_0_0/B  BUS_INTERFACE_0/p2/count_n1_i_a3_0_0/Y  BUS_INTERFACE_0/p2/count_n1_i_a3_0/B  BUS_INTERFACE_0/p2/count_n1_i_a3_0/Y  BUS_INTERFACE_0/p2/count_RNO\[1\]/C  BUS_INTERFACE_0/p2/count_RNO\[1\]/Y  BUS_INTERFACE_0/p2/count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[20\]/CLK  BUS_INTERFACE_0/p3/count\[20\]/Q  BUS_INTERFACE_0/p3/count_RNINJMR\[21\]/A  BUS_INTERFACE_0/p3/count_RNINJMR\[21\]/Y  BUS_INTERFACE_0/p3/count_RNO_0\[26\]/C  BUS_INTERFACE_0/p3/count_RNO_0\[26\]/Y  BUS_INTERFACE_0/p3/count_RNO\[26\]/B  BUS_INTERFACE_0/p3/count_RNO\[26\]/Y  BUS_INTERFACE_0/p3/count\[26\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/controlReg2\[0\]/CLK  CoreUARTapb_0/controlReg2\[0\]/Q  CoreUARTapb_0/uUART/make_RX/receive_shift.rx_shift_11_i_o3\[6\]/B  CoreUARTapb_0/uUART/make_RX/receive_shift.rx_shift_11_i_o3\[6\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO\[6\]/B  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO\[6\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[21\]/CLK  BUS_INTERFACE_0/p3/count\[21\]/Q  BUS_INTERFACE_0/p3/count_RNIPLMR\[22\]/B  BUS_INTERFACE_0/p3/count_RNIPLMR\[22\]/Y  BUS_INTERFACE_0/p3/count_RNO_0\[23\]/B  BUS_INTERFACE_0/p3/count_RNO_0\[23\]/Y  BUS_INTERFACE_0/p3/count_RNO\[23\]/B  BUS_INTERFACE_0/p3/count_RNO\[23\]/Y  BUS_INTERFACE_0/p3/count\[23\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[21\]/CLK  BUS_INTERFACE_0/p3/count\[21\]/Q  BUS_INTERFACE_0/p3/count_RNINJMR\[21\]/B  BUS_INTERFACE_0/p3/count_RNINJMR\[21\]/Y  BUS_INTERFACE_0/p3/count_RNO_0\[24\]/B  BUS_INTERFACE_0/p3/count_RNO_0\[24\]/Y  BUS_INTERFACE_0/p3/count_RNO\[24\]/B  BUS_INTERFACE_0/p3/count_RNO\[24\]/Y  BUS_INTERFACE_0/p3/count\[24\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[4\]/CLK  BUS_INTERFACE_0/p3/count\[4\]/Q  BUS_INTERFACE_0/p3/count_RNI71EN1\[4\]/B  BUS_INTERFACE_0/p3/count_RNI71EN1\[4\]/Y  BUS_INTERFACE_0/p3/count_RNI4SJD2\[5\]/C  BUS_INTERFACE_0/p3/count_RNI4SJD2\[5\]/Y  BUS_INTERFACE_0/p3/count_RNO_0\[8\]/B  BUS_INTERFACE_0/p3/count_RNO_0\[8\]/Y  BUS_INTERFACE_0/p3/count\[8\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_2\[1\]/B  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_2\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[26\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_2\[1\]/B  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_2\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[18\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_2\[1\]/B  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_2\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[17\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_2\[1\]/B  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_2\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[16\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_2\[1\]/B  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_2\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[15\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_2\[1\]/B  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_2\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[14\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_2\[1\]/B  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_2\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[13\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_2\[1\]/B  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_2\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[12\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_2\[1\]/B  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_2\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[11\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_2\[1\]/B  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_2\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[10\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_lastframe/CLK  CORESPI_0/USPI/UCC/mtx_lastframe/Q  CORESPI_0/USPI/UCC/mtx_consecutive_RNIBOPH/B  CORESPI_0/USPI/UCC/mtx_consecutive_RNIBOPH/Y  CORESPI_0/USPI/UCC/mtx_consecutive_RNI693O5/A  CORESPI_0/USPI/UCC/mtx_consecutive_RNI693O5/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIJL9S\[16\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIJL9S\[16\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIMTQL1\[16\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIMTQL1\[16\]/Y  CORESPI_0/USPI/UCC/txfifo_datadelay\[16\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[20\]/CLK  BUS_INTERFACE_0/p1/count\[20\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_17/A  BUS_INTERFACE_0/p1/pwm6_0_I_17/Y  BUS_INTERFACE_0/p1/pwm6_0_I_18/A  BUS_INTERFACE_0/p1/pwm6_0_I_18/Y  BUS_INTERFACE_0/p1/pwm6_0_I_20/B  BUS_INTERFACE_0/p1/pwm6_0_I_20/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/C  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[20\]/CLK  BUS_INTERFACE_0/p/count\[20\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_17/A  BUS_INTERFACE_0/p/pwm6_0_I_17/Y  BUS_INTERFACE_0/p/pwm6_0_I_18/A  BUS_INTERFACE_0/p/pwm6_0_I_18/Y  BUS_INTERFACE_0/p/pwm6_0_I_20/B  BUS_INTERFACE_0/p/pwm6_0_I_20/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/C  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[13\]/CLK  BUS_INTERFACE_0/p2/count\[13\]/Q  BUS_INTERFACE_0/p2/count_RNIP1Q8\[13\]/B  BUS_INTERFACE_0/p2/count_RNIP1Q8\[13\]/Y  BUS_INTERFACE_0/p2/count_RNIHBEQ\[12\]/A  BUS_INTERFACE_0/p2/count_RNIHBEQ\[12\]/Y  BUS_INTERFACE_0/p2/count_RNO\[18\]/B  BUS_INTERFACE_0/p2/count_RNO\[18\]/Y  BUS_INTERFACE_0/p2/count\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[7\]/CLK  BUS_INTERFACE_0/p3/count\[7\]/Q  BUS_INTERFACE_0/p3/pwm_RNO_2/A  BUS_INTERFACE_0/p3/pwm_RNO_2/Y  BUS_INTERFACE_0/p3/pwm_RNO_1/A  BUS_INTERFACE_0/p3/pwm_RNO_1/Y  BUS_INTERFACE_0/p3/pwm_RNO_0/B  BUS_INTERFACE_0/p3/pwm_RNO_0/Y  BUS_INTERFACE_0/p3/pwm_RNO/A  BUS_INTERFACE_0/p3/pwm_RNO/Y  BUS_INTERFACE_0/p3/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNI1QN31\[0\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNI1QN31\[0\]/Y  CORESPI_0/USPI/UCC/mtx_consecutive_RNO_1/B  CORESPI_0/USPI/UCC/mtx_consecutive_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_consecutive_RNO_0/C  CORESPI_0/USPI/UCC/mtx_consecutive_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_consecutive/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/wr_pointer_q\[1\]/CLK  CORESPI_0/USPI/URXF/wr_pointer_q\[1\]/Q  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31\[1\]/B  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[27\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/wr_pointer_q\[1\]/CLK  CORESPI_0/USPI/URXF/wr_pointer_q\[1\]/Q  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31\[1\]/B  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[20\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/wr_pointer_q\[1\]/CLK  CORESPI_0/USPI/URXF/wr_pointer_q\[1\]/Q  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31\[1\]/B  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[19\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/parity_err_0/CLK  CoreUARTapb_0/uUART/make_RX/parity_err_0/Q  CoreUARTapb_0/uUART/rx_dout_reg_RNIF2GV\[5\]/S  CoreUARTapb_0/uUART/rx_dout_reg_RNIF2GV\[5\]/Y  CoreUARTapb_0/iPRDATA_RNO_0\[5\]/A  CoreUARTapb_0/iPRDATA_RNO_0\[5\]/Y  CoreUARTapb_0/iPRDATA_RNO\[5\]/A  CoreUARTapb_0/iPRDATA_RNO\[5\]/Y  CoreUARTapb_0/iPRDATA\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/parity_err_0/CLK  CoreUARTapb_0/uUART/make_RX/parity_err_0/Q  CoreUARTapb_0/uUART/rx_dout_reg_RNIH4GV\[6\]/S  CoreUARTapb_0/uUART/rx_dout_reg_RNIH4GV\[6\]/Y  CoreUARTapb_0/iPRDATA_RNO_0\[6\]/A  CoreUARTapb_0/iPRDATA_RNO_0\[6\]/Y  CoreUARTapb_0/iPRDATA_RNO\[6\]/A  CoreUARTapb_0/iPRDATA_RNO\[6\]/Y  CoreUARTapb_0/iPRDATA\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/parity_err_0/CLK  CoreUARTapb_0/uUART/make_RX/parity_err_0/Q  CoreUARTapb_0/uUART/rx_dout_reg_RNIJ6GV\[7\]/S  CoreUARTapb_0/uUART/rx_dout_reg_RNIJ6GV\[7\]/Y  CoreUARTapb_0/iPRDATA_RNO_0\[7\]/A  CoreUARTapb_0/iPRDATA_RNO_0\[7\]/Y  CoreUARTapb_0/iPRDATA_RNO\[7\]/A  CoreUARTapb_0/iPRDATA_RNO\[7\]/Y  CoreUARTapb_0/iPRDATA\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[2\]/CLK  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[2\]/Q  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNIA1934\[2\]/S  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNIA1934\[2\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI3UDI4\[3\]/A  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI3UDI4\[3\]/Y  CoreUARTapb_0/uUART/make_TX/tx_RNO_2/B  CoreUARTapb_0/uUART/make_TX/tx_RNO_2/Y  CoreUARTapb_0/uUART/make_TX/tx_RNO/C  CoreUARTapb_0/uUART/make_TX/tx_RNO/Y  CoreUARTapb_0/uUART/make_TX/tx/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/controlReg2\[0\]/CLK  CoreUARTapb_0/controlReg2\[0\]/Q  CoreUARTapb_0/uUART/make_RX/receive_shift.rx_shift_11_i_o3\[6\]/B  CoreUARTapb_0/uUART/make_RX/receive_shift.rx_shift_11_i_o3\[6\]/Y  CoreUARTapb_0/uUART/make_RX/N_390_i/A  CoreUARTapb_0/uUART/make_RX/N_390_i/Y  CoreUARTapb_0/uUART/make_RX/last_bit\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/controlReg2\[0\]/CLK  CoreUARTapb_0/controlReg2\[0\]/Q  CoreUARTapb_0/uUART/make_RX/receive_shift.rx_shift_11_i_o3\[6\]/B  CoreUARTapb_0/uUART/make_RX/receive_shift.rx_shift_11_i_o3\[6\]/Y  CoreUARTapb_0/uUART/make_RX/N_390_i/A  CoreUARTapb_0/uUART/make_RX/N_390_i/Y  CoreUARTapb_0/uUART/make_RX/last_bit\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[29\]/CLK  BUS_INTERFACE_0/p1/count\[29\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_14/A  BUS_INTERFACE_0/p1/pwm6_0_I_14/Y  BUS_INTERFACE_0/p1/pwm6_0_I_19/A  BUS_INTERFACE_0/p1/pwm6_0_I_19/Y  BUS_INTERFACE_0/p1/pwm6_0_I_20/A  BUS_INTERFACE_0/p1/pwm6_0_I_20/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/C  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[29\]/CLK  BUS_INTERFACE_0/p/count\[29\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_14/A  BUS_INTERFACE_0/p/pwm6_0_I_14/Y  BUS_INTERFACE_0/p/pwm6_0_I_19/A  BUS_INTERFACE_0/p/pwm6_0_I_19/Y  BUS_INTERFACE_0/p/pwm6_0_I_20/A  BUS_INTERFACE_0/p/pwm6_0_I_20/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/C  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_3\[1\]/B  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_3\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[31\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_3\[1\]/B  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_3\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_3\[1\]/B  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_3\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[6\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_3\[1\]/B  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_3\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[5\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_3\[1\]/B  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_3\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_3\[1\]/B  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_3\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_3\[1\]/B  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_3\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_3\[1\]/B  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_3\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_3\[1\]/B  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_3\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__0\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_3\[1\]/B  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_3\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_5\[1\]/C  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_5\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[25\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/wr_pointer_q\[1\]/CLK  CORESPI_0/USPI/URXF/wr_pointer_q\[1\]/Q  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_1\[1\]/B  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_1\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[15\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/wr_pointer_q\[1\]/CLK  CORESPI_0/USPI/URXF/wr_pointer_q\[1\]/Q  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_1\[1\]/B  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_1\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[13\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/wr_pointer_q\[1\]/CLK  CORESPI_0/USPI/URXF/wr_pointer_q\[1\]/Q  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_1\[1\]/B  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_1\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[12\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/wr_pointer_q\[1\]/CLK  CORESPI_0/USPI/URXF/wr_pointer_q\[1\]/Q  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_1\[1\]/B  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_1\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[11\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/wr_pointer_q\[1\]/CLK  CORESPI_0/USPI/URXF/wr_pointer_q\[1\]/Q  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_1\[1\]/B  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_1\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[10\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/wr_pointer_q\[1\]/CLK  CORESPI_0/USPI/URXF/wr_pointer_q\[1\]/Q  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_1\[1\]/B  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_1\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[9\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/wr_pointer_q\[1\]/CLK  CORESPI_0/USPI/URXF/wr_pointer_q\[1\]/Q  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_1\[1\]/B  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_1\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[8\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/wr_pointer_q\[1\]/CLK  CORESPI_0/USPI/URXF/wr_pointer_q\[1\]/Q  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_1\[1\]/B  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_1\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[5\]/CLK  BUS_INTERFACE_0/hit_count\[5\]/Q  BUS_INTERFACE_0/hit_count_RNIN17G2\[5\]/A  BUS_INTERFACE_0/hit_count_RNIN17G2\[5\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[7\]/B  BUS_INTERFACE_0/hit_count_RNO_0\[7\]/Y  BUS_INTERFACE_0/hit_count_RNO\[7\]/C  BUS_INTERFACE_0/hit_count_RNO\[7\]/Y  BUS_INTERFACE_0/hit_count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[15\]/CLK  BUS_INTERFACE_0/p3/count\[15\]/Q  BUS_INTERFACE_0/p3/count_RNO_1\[17\]/B  BUS_INTERFACE_0/p3/count_RNO_1\[17\]/Y  BUS_INTERFACE_0/p3/count_RNO_0\[17\]/B  BUS_INTERFACE_0/p3/count_RNO_0\[17\]/Y  BUS_INTERFACE_0/p3/count_RNO\[17\]/B  BUS_INTERFACE_0/p3/count_RNO\[17\]/Y  BUS_INTERFACE_0/p3/count\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/txfifo_davailable/CLK  CORESPI_0/USPI/UCC/txfifo_davailable/Q  CORESPI_0/USPI/UCC/stxs_dataerr_RNISQLI/A  CORESPI_0/USPI/UCC/stxs_dataerr_RNISQLI/Y  CORESPI_0/USPI/UCC/stxs_state_RNI5QFT2/B  CORESPI_0/USPI/UCC/stxs_state_RNI5QFT2/Y  CORESPI_0/USPI/UCC/stxs_dataerr_RNO/A  CORESPI_0/USPI/UCC/stxs_dataerr_RNO/Y  CORESPI_0/USPI/UCC/stxs_dataerr/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[5\]/CLK  BUS_INTERFACE_0/hit_count\[5\]/Q  BUS_INTERFACE_0/hit_count_RNO_3\[11\]/A  BUS_INTERFACE_0/hit_count_RNO_3\[11\]/Y  BUS_INTERFACE_0/hit_count_RNO_1\[11\]/A  BUS_INTERFACE_0/hit_count_RNO_1\[11\]/Y  BUS_INTERFACE_0/hit_count_RNO\[11\]/B  BUS_INTERFACE_0/hit_count_RNO\[11\]/Y  BUS_INTERFACE_0/hit_count\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[4\]/CLK  BUS_INTERFACE_0/hit_count\[4\]/Q  BUS_INTERFACE_0/hit_count_RNO_3\[11\]/B  BUS_INTERFACE_0/hit_count_RNO_3\[11\]/Y  BUS_INTERFACE_0/hit_count_RNO_1\[11\]/A  BUS_INTERFACE_0/hit_count_RNO_1\[11\]/Y  BUS_INTERFACE_0/hit_count_RNO\[11\]/B  BUS_INTERFACE_0/hit_count_RNO\[11\]/Y  BUS_INTERFACE_0/hit_count\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[29\]/CLK  BUS_INTERFACE_0/modulator/count\[29\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_14/A  BUS_INTERFACE_0/modulator/pwm6_0_I_14/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_19/A  BUS_INTERFACE_0/modulator/pwm6_0_I_19/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_20/A  BUS_INTERFACE_0/modulator/pwm6_0_I_20/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/A  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_tick/CLK  CORESPI_0/USPI/UCC/spi_clk_tick/Q  CORESPI_0/USPI/UCC/mtx_state_RNI6349\[2\]/A  CORESPI_0/USPI/UCC/mtx_state_RNI6349\[2\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[3\]/B  CORESPI_0/USPI/UCC/mtx_state_RNO\[3\]/Y  CORESPI_0/USPI/UCC/mtx_state\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[2\]/CLK  BUS_INTERFACE_0/p2/count\[2\]/Q  BUS_INTERFACE_0/p2/count_RNIBFRH\[2\]/A  BUS_INTERFACE_0/p2/count_RNIBFRH\[2\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[5\]/A  BUS_INTERFACE_0/p2/count_RNO_0\[5\]/Y  BUS_INTERFACE_0/p2/count_RNO\[5\]/C  BUS_INTERFACE_0/p2/count_RNO\[5\]/Y  BUS_INTERFACE_0/p2/count\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_6\[1\]/C  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_6\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[31\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/wr_pointer_q\[1\]/CLK  CORESPI_0/USPI/URXF/wr_pointer_q\[1\]/Q  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_4\[1\]/B  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_4\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[31\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/wr_pointer_q\[1\]/CLK  CORESPI_0/USPI/URXF/wr_pointer_q\[1\]/Q  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_4\[1\]/B  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_4\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[28\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/wr_pointer_q\[1\]/CLK  CORESPI_0/USPI/URXF/wr_pointer_q\[1\]/Q  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_4\[1\]/B  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_4\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[27\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[1\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[1\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNIRN4N\[0\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNIRN4N\[0\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNIA5N21\[2\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNIA5N21\[2\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[3\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[3\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[28\]/CLK  BUS_INTERFACE_0/modulator/count\[28\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_93/B  BUS_INTERFACE_0/modulator/un3_count_1_I_93/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_96/A  BUS_INTERFACE_0/modulator/un3_count_1_I_96/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_9/B  BUS_INTERFACE_0/modulator/un3_count_1_G_9/Y  BUS_INTERFACE_0/modulator/count\[31\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[8\]/CLK  BUS_INTERFACE_0/hit_count\[8\]/Q  BUS_INTERFACE_0/hit_count_RNO_4\[11\]/A  BUS_INTERFACE_0/hit_count_RNO_4\[11\]/Y  BUS_INTERFACE_0/hit_count_RNO_1\[11\]/B  BUS_INTERFACE_0/hit_count_RNO_1\[11\]/Y  BUS_INTERFACE_0/hit_count_RNO\[11\]/B  BUS_INTERFACE_0/hit_count_RNO\[11\]/Y  BUS_INTERFACE_0/hit_count\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[7\]/CLK  BUS_INTERFACE_0/hit_count\[7\]/Q  BUS_INTERFACE_0/hit_count_RNO_4\[11\]/B  BUS_INTERFACE_0/hit_count_RNO_4\[11\]/Y  BUS_INTERFACE_0/hit_count_RNO_1\[11\]/B  BUS_INTERFACE_0/hit_count_RNO_1\[11\]/Y  BUS_INTERFACE_0/hit_count_RNO\[11\]/B  BUS_INTERFACE_0/hit_count_RNO\[11\]/Y  BUS_INTERFACE_0/hit_count\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[0\]/CLK  BUS_INTERFACE_0/hit_count\[0\]/Q  BUS_INTERFACE_0/hit_count_RNI7C381\[2\]/B  BUS_INTERFACE_0/hit_count_RNI7C381\[2\]/Y  BUS_INTERFACE_0/hit_count_RNO\[2\]/A  BUS_INTERFACE_0/hit_count_RNO\[2\]/Y  BUS_INTERFACE_0/hit_count\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21_0/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21_0/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[26\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21_0/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21_0/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[25\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21_0/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21_0/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[24\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21_0/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21_0/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[23\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21_0/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21_0/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[22\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21_0/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21_0/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[21\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21_0/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21_0/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[20\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21_0/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21_0/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[19\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21_0/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21_0/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[18\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21_0/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21_0/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[17\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21_0/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21_0/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[16\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21_0/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21_0/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[15\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21_0/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21_0/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[14\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21_0/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21_0/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[13\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21_0/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21_0/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[12\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21_0/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21_0/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[11\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21_0/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21_0/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[10\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/receive_count\[0\]/CLK  CoreUARTapb_0/uUART/make_RX/receive_count\[0\]/Q  CoreUARTapb_0/uUART/make_RX/receive_count_RNINPCM\[1\]/C  CoreUARTapb_0/uUART/make_RX/receive_count_RNINPCM\[1\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNO_2\[0\]/A  CoreUARTapb_0/uUART/make_RX/rx_state_RNO_2\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNO\[0\]/C  CoreUARTapb_0/uUART/make_RX/rx_state_RNO\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitcnt\[1\]/CLK  CORESPI_0/USPI/UCC/stxs_bitcnt\[1\]/Q  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIO1A41\[2\]/B  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIO1A41\[2\]/Y  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO_0\[4\]/A  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO_0\[4\]/Y  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO\[4\]/A  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO\[4\]/Y  CORESPI_0/USPI/UCC/stxs_bitcnt\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[18\]/CLK  BUS_INTERFACE_0/p1/count\[18\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_84/B  BUS_INTERFACE_0/p1/pwm6_0_I_84/Y  BUS_INTERFACE_0/p1/pwm6_0_I_107/A  BUS_INTERFACE_0/p1/pwm6_0_I_107/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/A  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[18\]/CLK  BUS_INTERFACE_0/p/count\[18\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_84/B  BUS_INTERFACE_0/p/pwm6_0_I_84/Y  BUS_INTERFACE_0/p/pwm6_0_I_107/A  BUS_INTERFACE_0/p/pwm6_0_I_107/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/A  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[14\]/CLK  BUS_INTERFACE_0/p3/count\[14\]/Q  BUS_INTERFACE_0/p3/count_RNIUOKR\[14\]/B  BUS_INTERFACE_0/p3/count_RNIUOKR\[14\]/Y  BUS_INTERFACE_0/p3/count_RNIEOLP3\[9\]/B  BUS_INTERFACE_0/p3/count_RNIEOLP3\[9\]/Y  BUS_INTERFACE_0/p3/count_RNO\[18\]/B  BUS_INTERFACE_0/p3/count_RNO\[18\]/Y  BUS_INTERFACE_0/p3/count\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/Q  CoreUARTapb_0/uUART/make_RX/framing_error_int_RNI7T3E/B  CoreUARTapb_0/uUART/make_RX/framing_error_int_RNI7T3E/Y  CoreUARTapb_0/uUART/make_RX/framing_error_RNO/C  CoreUARTapb_0/uUART/make_RX/framing_error_RNO/Y  CoreUARTapb_0/uUART/make_RX/framing_error/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/SYNC2_msrxp_pktsel/CLK  CORESPI_0/USPI/UCC/SYNC2_msrxp_pktsel/Q  CORESPI_0/USPI/UCC/rx_cmdsize_RNO_3/B  CORESPI_0/USPI/UCC/rx_cmdsize_RNO_3/Y  CORESPI_0/USPI/UCC/rx_cmdsize_RNO_0/C  CORESPI_0/USPI/UCC/rx_cmdsize_RNO_0/Y  CORESPI_0/USPI/UCC/rx_cmdsize_RNO/A  CORESPI_0/USPI/UCC/rx_cmdsize_RNO/Y  CORESPI_0/USPI/UCC/rx_cmdsize/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_1/A  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_1/Y  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_10/B  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_10/Y  CORESPI_0/USPI/UTXF/wr_pointer_q_RNO\[1\]/C  CORESPI_0/USPI/UTXF/wr_pointer_q_RNO\[1\]/Y  CORESPI_0/USPI/UTXF/wr_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[27\]/CLK  BUS_INTERFACE_0/modulator/count\[27\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_93/A  BUS_INTERFACE_0/modulator/un3_count_1_I_93/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_96/A  BUS_INTERFACE_0/modulator/un3_count_1_I_96/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_9/B  BUS_INTERFACE_0/modulator/un3_count_1_G_9/Y  BUS_INTERFACE_0/modulator/count\[31\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/controlReg2\[1\]/CLK  CoreUARTapb_0/controlReg2\[1\]/Q  CoreUARTapb_0/uUART/make_RX/rx_parity_calc_RNO_1/B  CoreUARTapb_0/uUART/make_RX/rx_parity_calc_RNO_1/Y  CoreUARTapb_0/uUART/make_RX/rx_parity_calc_RNO_0/B  CoreUARTapb_0/uUART/make_RX/rx_parity_calc_RNO_0/Y  CoreUARTapb_0/uUART/make_RX/rx_parity_calc_RNO/B  CoreUARTapb_0/uUART/make_RX/rx_parity_calc_RNO/Y  CoreUARTapb_0/uUART/make_RX/rx_parity_calc/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[18\]/CLK  BUS_INTERFACE_0/hit_count\[18\]/Q  BUS_INTERFACE_0/hit_count_RNIEPQN6\[18\]/C  BUS_INTERFACE_0/hit_count_RNIEPQN6\[18\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[20\]/A  BUS_INTERFACE_0/hit_count_RNO_0\[20\]/Y  BUS_INTERFACE_0/hit_count_RNO\[20\]/B  BUS_INTERFACE_0/hit_count_RNO\[20\]/Y  BUS_INTERFACE_0/hit_count\[20\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[12\]/CLK  BUS_INTERFACE_0/p3/count\[12\]/Q  BUS_INTERFACE_0/p3/count_RNI4SE91\[13\]/A  BUS_INTERFACE_0/p3/count_RNI4SE91\[13\]/Y  BUS_INTERFACE_0/p3/count_RNI3B0K5\[14\]/B  BUS_INTERFACE_0/p3/count_RNI3B0K5\[14\]/Y  BUS_INTERFACE_0/p3/count_RNO_0\[16\]/B  BUS_INTERFACE_0/p3/count_RNO_0\[16\]/Y  BUS_INTERFACE_0/p3/count\[16\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/stxs_txzeros_RNO/A  CORESPI_0/USPI/UCC/stxs_txzeros_RNO/Y  CORESPI_0/USPI/UCC/stxs_txzeros/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[28\]/CLK  BUS_INTERFACE_0/p3/count\[28\]/Q  BUS_INTERFACE_0/p3/count_RNO_1\[31\]/B  BUS_INTERFACE_0/p3/count_RNO_1\[31\]/Y  BUS_INTERFACE_0/p3/count_RNO_0\[31\]/C  BUS_INTERFACE_0/p3/count_RNO_0\[31\]/Y  BUS_INTERFACE_0/p3/count_RNO\[31\]/B  BUS_INTERFACE_0/p3/count_RNO\[31\]/Y  BUS_INTERFACE_0/p3/count\[31\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitcnt\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitcnt\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIO1A41\[2\]/A  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIO1A41\[2\]/Y  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO_0\[4\]/A  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO_0\[4\]/Y  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO\[4\]/A  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO\[4\]/Y  CORESPI_0/USPI/UCC/stxs_bitcnt\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_state/CLK  CORESPI_0/USPI/UCC/stxs_state/Q  CORESPI_0/USPI/UCC/stxs_strobetx_RNO_1/B  CORESPI_0/USPI/UCC/stxs_strobetx_RNO_1/Y  CORESPI_0/USPI/UCC/stxs_strobetx_RNO_0/A  CORESPI_0/USPI/UCC/stxs_strobetx_RNO_0/Y  CORESPI_0/USPI/UCC/stxs_strobetx/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_count\[4\]/CLK  CORESPI_0/USPI/UCC/spi_clk_count\[4\]/Q  CORESPI_0/USPI/UCC/spi_clk_count_RNI5MEF\[4\]/B  CORESPI_0/USPI/UCC/spi_clk_count_RNI5MEF\[4\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNI9NHI\[5\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNI9NHI\[5\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO_0\[7\]/B  CORESPI_0/USPI/UCC/spi_clk_count_RNO_0\[7\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[7\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[7\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/counter_q\[3\]/CLK  CORESPI_0/USPI/URXF/counter_q\[3\]/Q  CORESPI_0/USPI/URXF/un1_counter_q_m10/A  CORESPI_0/USPI/URXF/un1_counter_q_m10/Y  CORESPI_0/USPI/URXF/counter_q_RNI88HDS\[0\]/A  CORESPI_0/USPI/URXF/counter_q_RNI88HDS\[0\]/Y  CORESPI_0/USPI/URXF/counter_q_RNIJ473C1\[0\]/C  CORESPI_0/USPI/URXF/counter_q_RNIJ473C1\[0\]/Y  CORESPI_0/USPI/URXF/full_out_RNO/A  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[17\]/CLK  BUS_INTERFACE_0/hit_count\[17\]/Q  BUS_INTERFACE_0/hit_count_RNIEPQN6\[18\]/A  BUS_INTERFACE_0/hit_count_RNIEPQN6\[18\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[20\]/A  BUS_INTERFACE_0/hit_count_RNO_0\[20\]/Y  BUS_INTERFACE_0/hit_count_RNO\[20\]/B  BUS_INTERFACE_0/hit_count_RNO\[20\]/Y  BUS_INTERFACE_0/hit_count\[20\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/parity_err_0/CLK  CoreUARTapb_0/uUART/make_RX/parity_err_0/Q  CoreUARTapb_0/uUART/make_RX/parity_err_0_RNIOAC91/B  CoreUARTapb_0/uUART/make_RX/parity_err_0_RNIOAC91/Y  CoreUARTapb_0/iPRDATA\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[29\]/CLK  BUS_INTERFACE_0/modulator/count\[29\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_93/C  BUS_INTERFACE_0/modulator/un3_count_1_I_93/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_96/A  BUS_INTERFACE_0/modulator/un3_count_1_I_96/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_9/B  BUS_INTERFACE_0/modulator/un3_count_1_G_9/Y  BUS_INTERFACE_0/modulator/count\[31\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/receive_count\[0\]/CLK  CoreUARTapb_0/uUART/make_RX/receive_count\[0\]/Q  CoreUARTapb_0/uUART/make_RX/rx_state_RNO_5\[0\]/A  CoreUARTapb_0/uUART/make_RX/rx_state_RNO_5\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNO_0\[0\]/C  CoreUARTapb_0/uUART/make_RX/rx_state_RNO_0\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNO\[0\]/A  CoreUARTapb_0/uUART/make_RX/rx_state_RNO\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[22\]/CLK  BUS_INTERFACE_0/p3/count\[22\]/Q  BUS_INTERFACE_0/p3/count_RNIRNMR\[23\]/B  BUS_INTERFACE_0/p3/count_RNIRNMR\[23\]/Y  BUS_INTERFACE_0/p3/count_RNO_0\[24\]/A  BUS_INTERFACE_0/p3/count_RNO_0\[24\]/Y  BUS_INTERFACE_0/p3/count_RNO\[24\]/B  BUS_INTERFACE_0/p3/count_RNO\[24\]/Y  BUS_INTERFACE_0/p3/count\[24\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[15\]/CLK  BUS_INTERFACE_0/p3/count\[15\]/Q  BUS_INTERFACE_0/p3/count_RNISMKR\[13\]/A  BUS_INTERFACE_0/p3/count_RNISMKR\[13\]/Y  BUS_INTERFACE_0/p3/count_RNIEOLP3\[9\]/A  BUS_INTERFACE_0/p3/count_RNIEOLP3\[9\]/Y  BUS_INTERFACE_0/p3/count_RNO\[18\]/B  BUS_INTERFACE_0/p3/count_RNO\[18\]/Y  BUS_INTERFACE_0/p3/count\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[27\]/CLK  BUS_INTERFACE_0/p1/count\[27\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_93/A  BUS_INTERFACE_0/p1/un3_count_1_I_93/Y  BUS_INTERFACE_0/p1/un3_count_1_I_96/A  BUS_INTERFACE_0/p1/un3_count_1_I_96/Y  BUS_INTERFACE_0/p1/un3_count_1_G_9/B  BUS_INTERFACE_0/p1/un3_count_1_G_9/Y  BUS_INTERFACE_0/p1/count\[31\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[27\]/CLK  BUS_INTERFACE_0/p/count\[27\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_93/A  BUS_INTERFACE_0/p/un3_count_1_I_93/Y  BUS_INTERFACE_0/p/un3_count_1_I_96/A  BUS_INTERFACE_0/p/un3_count_1_I_96/Y  BUS_INTERFACE_0/p/un3_count_1_G_9/B  BUS_INTERFACE_0/p/un3_count_1_G_9/Y  BUS_INTERFACE_0/p/count\[31\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[16\]/CLK  BUS_INTERFACE_0/p3/count\[16\]/Q  BUS_INTERFACE_0/p3/count_RNIUOKR\[14\]/A  BUS_INTERFACE_0/p3/count_RNIUOKR\[14\]/Y  BUS_INTERFACE_0/p3/count_RNIEOLP3\[9\]/B  BUS_INTERFACE_0/p3/count_RNIEOLP3\[9\]/Y  BUS_INTERFACE_0/p3/count_RNO\[18\]/B  BUS_INTERFACE_0/p3/count_RNO\[18\]/Y  BUS_INTERFACE_0/p3/count\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_alldone_RNIQ5TR/A  CORESPI_0/USPI/UCC/mtx_alldone_RNIQ5TR/Y  CORESPI_0/USPI/URF/sticky_RNO\[0\]/A  CORESPI_0/USPI/URF/sticky_RNO\[0\]/Y  CORESPI_0/USPI/URF/sticky\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[1\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[1\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIJCP81\[2\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIJCP81\[2\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[2\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[2\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[1\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[1\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIF8P81\[1\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIF8P81\[1\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[1\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[1\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_1\[1\]/C  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_1\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[15\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[14\]/CLK  BUS_INTERFACE_0/p3/count\[14\]/Q  BUS_INTERFACE_0/p3/count_RNIRLKR\[13\]/B  BUS_INTERFACE_0/p3/count_RNIRLKR\[13\]/Y  BUS_INTERFACE_0/p3/count_RNO_0\[17\]/A  BUS_INTERFACE_0/p3/count_RNO_0\[17\]/Y  BUS_INTERFACE_0/p3/count_RNO\[17\]/B  BUS_INTERFACE_0/p3/count_RNO\[17\]/Y  BUS_INTERFACE_0/p3/count\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[13\]/CLK  BUS_INTERFACE_0/p3/count\[13\]/Q  BUS_INTERFACE_0/p3/count_RNISMKR\[13\]/B  BUS_INTERFACE_0/p3/count_RNISMKR\[13\]/Y  BUS_INTERFACE_0/p3/count_RNIEOLP3\[9\]/A  BUS_INTERFACE_0/p3/count_RNIEOLP3\[9\]/Y  BUS_INTERFACE_0/p3/count_RNO\[18\]/B  BUS_INTERFACE_0/p3/count_RNO\[18\]/Y  BUS_INTERFACE_0/p3/count\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[27\]/CLK  BUS_INTERFACE_0/p3/count\[27\]/Q  BUS_INTERFACE_0/p3/count_RNO_1\[31\]/A  BUS_INTERFACE_0/p3/count_RNO_1\[31\]/Y  BUS_INTERFACE_0/p3/count_RNO_0\[31\]/C  BUS_INTERFACE_0/p3/count_RNO_0\[31\]/Y  BUS_INTERFACE_0/p3/count_RNO\[31\]/B  BUS_INTERFACE_0/p3/count_RNO\[31\]/Y  BUS_INTERFACE_0/p3/count\[31\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[22\]/CLK  BUS_INTERFACE_0/p3/count\[22\]/Q  BUS_INTERFACE_0/p3/count_RNIRNMR\[23\]/B  BUS_INTERFACE_0/p3/count_RNIRNMR\[23\]/Y  BUS_INTERFACE_0/p3/count_RNO_0\[26\]/A  BUS_INTERFACE_0/p3/count_RNO_0\[26\]/Y  BUS_INTERFACE_0/p3/count_RNO\[26\]/B  BUS_INTERFACE_0/p3/count_RNO\[26\]/Y  BUS_INTERFACE_0/p3/count\[26\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[16\]/CLK  BUS_INTERFACE_0/modulator/count\[16\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_47/B  BUS_INTERFACE_0/modulator/un3_count_1_I_47/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_48/C  BUS_INTERFACE_0/modulator/un3_count_1_I_48/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_49/A  BUS_INTERFACE_0/modulator/un3_count_1_I_49/Y  BUS_INTERFACE_0/modulator/count\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[21\]/CLK  BUS_INTERFACE_0/modulator/count\[21\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_63/B  BUS_INTERFACE_0/modulator/un3_count_1_I_63/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_64/C  BUS_INTERFACE_0/modulator/un3_count_1_I_64/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_65/A  BUS_INTERFACE_0/modulator/un3_count_1_I_65/Y  BUS_INTERFACE_0/modulator/count\[22\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[4\]/CLK  BUS_INTERFACE_0/p1/count\[4\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_15/B  BUS_INTERFACE_0/p1/un3_count_1_I_15/Y  BUS_INTERFACE_0/p1/un3_count_1_I_16/B  BUS_INTERFACE_0/p1/un3_count_1_I_16/Y  BUS_INTERFACE_0/p1/un3_count_1_I_17/A  BUS_INTERFACE_0/p1/un3_count_1_I_17/Y  BUS_INTERFACE_0/p1/count\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[4\]/CLK  BUS_INTERFACE_0/p/count\[4\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_15/B  BUS_INTERFACE_0/p/un3_count_1_I_15/Y  BUS_INTERFACE_0/p/un3_count_1_I_16/B  BUS_INTERFACE_0/p/un3_count_1_I_16/Y  BUS_INTERFACE_0/p/un3_count_1_I_17/A  BUS_INTERFACE_0/p/un3_count_1_I_17/Y  BUS_INTERFACE_0/p/count\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[4\]/CLK  BUS_INTERFACE_0/modulator/count\[4\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_15/B  BUS_INTERFACE_0/modulator/un3_count_1_I_15/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_16/B  BUS_INTERFACE_0/modulator/un3_count_1_I_16/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_17/A  BUS_INTERFACE_0/modulator/un3_count_1_I_17/Y  BUS_INTERFACE_0/modulator/count\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/stxs_state_RNO/B  CORESPI_0/USPI/UCC/stxs_state_RNO/Y  CORESPI_0/USPI/UCC/stxs_state/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[24\]/CLK  BUS_INTERFACE_0/p3/count\[24\]/Q  BUS_INTERFACE_0/p3/count_RNO_1\[26\]/B  BUS_INTERFACE_0/p3/count_RNO_1\[26\]/Y  BUS_INTERFACE_0/p3/count_RNO_0\[26\]/B  BUS_INTERFACE_0/p3/count_RNO_0\[26\]/Y  BUS_INTERFACE_0/p3/count_RNO\[26\]/B  BUS_INTERFACE_0/p3/count_RNO\[26\]/Y  BUS_INTERFACE_0/p3/count\[26\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[6\]/CLK  BUS_INTERFACE_0/p3/count\[6\]/Q  BUS_INTERFACE_0/p3/count_RNI1V5M\[6\]/B  BUS_INTERFACE_0/p3/count_RNI1V5M\[6\]/Y  BUS_INTERFACE_0/p3/count_RNO_0\[11\]/B  BUS_INTERFACE_0/p3/count_RNO_0\[11\]/Y  BUS_INTERFACE_0/p3/count_RNO\[11\]/C  BUS_INTERFACE_0/p3/count_RNO\[11\]/Y  BUS_INTERFACE_0/p3/count\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[0\]/CLK  BUS_INTERFACE_0/p3/count\[0\]/Q  BUS_INTERFACE_0/p3/count_RNIEA811\[2\]/A  BUS_INTERFACE_0/p3/count_RNIEA811\[2\]/Y  BUS_INTERFACE_0/p3/count_RNO\[4\]/A  BUS_INTERFACE_0/p3/count_RNO\[4\]/Y  BUS_INTERFACE_0/p3/count\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[1\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[1\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__0_RNI72FE1\[0\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__0_RNI72FE1\[0\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[0\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[0\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[21\]/CLK  BUS_INTERFACE_0/modulator/count\[21\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_66/B  BUS_INTERFACE_0/modulator/un3_count_1_I_66/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_69/C  BUS_INTERFACE_0/modulator/un3_count_1_I_69/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_70/A  BUS_INTERFACE_0/modulator/un3_count_1_I_70/Y  BUS_INTERFACE_0/modulator/count\[23\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[1\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[1\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNILT18\[2\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNILT18\[2\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNO_0\[3\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNO_0\[3\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNO\[3\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNO\[3\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[29\]/CLK  BUS_INTERFACE_0/p1/count\[29\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_93/C  BUS_INTERFACE_0/p1/un3_count_1_I_93/Y  BUS_INTERFACE_0/p1/un3_count_1_I_96/A  BUS_INTERFACE_0/p1/un3_count_1_I_96/Y  BUS_INTERFACE_0/p1/un3_count_1_G_9/B  BUS_INTERFACE_0/p1/un3_count_1_G_9/Y  BUS_INTERFACE_0/p1/count\[31\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[29\]/CLK  BUS_INTERFACE_0/p/count\[29\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_93/C  BUS_INTERFACE_0/p/un3_count_1_I_93/Y  BUS_INTERFACE_0/p/un3_count_1_I_96/A  BUS_INTERFACE_0/p/un3_count_1_I_96/Y  BUS_INTERFACE_0/p/un3_count_1_G_9/B  BUS_INTERFACE_0/p/un3_count_1_G_9/Y  BUS_INTERFACE_0/p/count\[31\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[13\]/CLK  BUS_INTERFACE_0/p3/count\[13\]/Q  BUS_INTERFACE_0/p3/count_RNI4SE91\[13\]/B  BUS_INTERFACE_0/p3/count_RNI4SE91\[13\]/Y  BUS_INTERFACE_0/p3/count_RNI3B0K5\[14\]/B  BUS_INTERFACE_0/p3/count_RNI3B0K5\[14\]/Y  BUS_INTERFACE_0/p3/count_RNO_0\[16\]/B  BUS_INTERFACE_0/p3/count_RNO_0\[16\]/Y  BUS_INTERFACE_0/p3/count\[16\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[16\]/CLK  BUS_INTERFACE_0/p3/count\[16\]/Q  BUS_INTERFACE_0/p3/count_RNO_1\[17\]/A  BUS_INTERFACE_0/p3/count_RNO_1\[17\]/Y  BUS_INTERFACE_0/p3/count_RNO_0\[17\]/B  BUS_INTERFACE_0/p3/count_RNO_0\[17\]/Y  BUS_INTERFACE_0/p3/count_RNO\[17\]/B  BUS_INTERFACE_0/p3/count_RNO\[17\]/Y  BUS_INTERFACE_0/p3/count\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_4\[1\]/C  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_4\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[31\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/counter_q\[5\]/CLK  CORESPI_0/USPI/UTXF/counter_q\[5\]/Q  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_26/A  CORESPI_0/USPI/UTXF/un1_counter_q_0_I_26/Y  CORESPI_0/USPI/UTXF/un1_counter_q_1_RNIDTL64\[5\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_1_RNIDTL64\[5\]/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNIAK4L4\[4\]/A  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNIAK4L4\[4\]/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/B  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIHJ9S\[15\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIHJ9S\[15\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIIPQL1\[15\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIIPQL1\[15\]/Y  CORESPI_0/USPI/UCC/txfifo_datadelay\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/controlReg2\[0\]/CLK  CoreUARTapb_0/controlReg2\[0\]/Q  CoreUARTapb_0/uUART/make_RX/receive_shift.rx_shift_11_i_o3\[8\]/B  CoreUARTapb_0/uUART/make_RX/receive_shift.rx_shift_11_i_o3\[8\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO\[8\]/B  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO\[8\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/controlReg2\[0\]/CLK  CoreUARTapb_0/controlReg2\[0\]/Q  CoreUARTapb_0/uUART/make_RX/receive_full_indicator.clear_parity_en_8_N_7_i_i_o3/A  CoreUARTapb_0/uUART/make_RX/receive_full_indicator.clear_parity_en_8_N_7_i_i_o3/Y  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO_2\[7\]/B  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO_2\[7\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO\[7\]/C  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO\[7\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[7\]/CLK  BUS_INTERFACE_0/p2/count\[7\]/Q  BUS_INTERFACE_0/p2/count_RNO_1\[9\]/A  BUS_INTERFACE_0/p2/count_RNO_1\[9\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[9\]/A  BUS_INTERFACE_0/p2/count_RNO_0\[9\]/Y  BUS_INTERFACE_0/p2/count_RNO\[9\]/C  BUS_INTERFACE_0/p2/count_RNO\[9\]/Y  BUS_INTERFACE_0/p2/count\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[7\]/CLK  BUS_INTERFACE_0/modulator/count\[7\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_21/B  BUS_INTERFACE_0/modulator/un3_count_1_I_21/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_22/C  BUS_INTERFACE_0/modulator/un3_count_1_I_22/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_23/A  BUS_INTERFACE_0/modulator/un3_count_1_I_23/Y  BUS_INTERFACE_0/modulator/count\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[7\]/CLK  BUS_INTERFACE_0/p1/count\[7\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_21/B  BUS_INTERFACE_0/p1/un3_count_1_I_21/Y  BUS_INTERFACE_0/p1/un3_count_1_I_22/C  BUS_INTERFACE_0/p1/un3_count_1_I_22/Y  BUS_INTERFACE_0/p1/un3_count_1_I_23/A  BUS_INTERFACE_0/p1/un3_count_1_I_23/Y  BUS_INTERFACE_0/p1/count\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[7\]/CLK  BUS_INTERFACE_0/p/count\[7\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_21/B  BUS_INTERFACE_0/p/un3_count_1_I_21/Y  BUS_INTERFACE_0/p/un3_count_1_I_22/C  BUS_INTERFACE_0/p/un3_count_1_I_22/Y  BUS_INTERFACE_0/p/un3_count_1_I_23/A  BUS_INTERFACE_0/p/un3_count_1_I_23/Y  BUS_INTERFACE_0/p/count\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/wr_pointer_q\[1\]/CLK  CORESPI_0/USPI/URXF/wr_pointer_q\[1\]/Q  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_5\[1\]/B  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_5\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[25\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/wr_pointer_q\[1\]/CLK  CORESPI_0/USPI/URXF/wr_pointer_q\[1\]/Q  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_2\[1\]/C  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_2\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[26\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[3\]/CLK  BUS_INTERFACE_0/p2/count\[3\]/Q  BUS_INTERFACE_0/p2/count_RNIN4TB\[3\]/B  BUS_INTERFACE_0/p2/count_RNIN4TB\[3\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[5\]/B  BUS_INTERFACE_0/p2/count_RNO_0\[5\]/Y  BUS_INTERFACE_0/p2/count_RNO\[5\]/C  BUS_INTERFACE_0/p2/count_RNO\[5\]/Y  BUS_INTERFACE_0/p2/count\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[1\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[1\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNIC7N21\[0\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNIC7N21\[0\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNIB3SP1\[2\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNIB3SP1\[2\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNIVH1I2\[2\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNIVH1I2\[2\]/Y  CORESPI_0/USPI/UCC/mtx_lastframe/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[15\]/CLK  BUS_INTERFACE_0/p2/count\[15\]/Q  BUS_INTERFACE_0/p2/count_RNO_1\[17\]/B  BUS_INTERFACE_0/p2/count_RNO_1\[17\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[17\]/A  BUS_INTERFACE_0/p2/count_RNO_0\[17\]/Y  BUS_INTERFACE_0/p2/count_RNO\[17\]/B  BUS_INTERFACE_0/p2/count_RNO\[17\]/Y  BUS_INTERFACE_0/p2/count\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNIC7N21\[0\]/C  CORESPI_0/USPI/UCC/mtx_bitsel_RNIC7N21\[0\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNIB3SP1\[2\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNIB3SP1\[2\]/Y  CORESPI_0/USPI/UCC/mtx_midbit/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/UCC/rx_cmdsize_RNO_3/A  CORESPI_0/USPI/UCC/rx_cmdsize_RNO_3/Y  CORESPI_0/USPI/UCC/rx_cmdsize_RNO_0/C  CORESPI_0/USPI/UCC/rx_cmdsize_RNO_0/Y  CORESPI_0/USPI/UCC/rx_cmdsize_RNO/A  CORESPI_0/USPI/UCC/rx_cmdsize_RNO/Y  CORESPI_0/USPI/UCC/rx_cmdsize/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNINRBS\[27\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNINRBS\[27\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIF19K1\[27\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIF19K1\[27\]/Y  CORESPI_0/USPI/UCC/txfifo_datadelay\[27\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIBHDS\[30\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIBHDS\[30\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNINCCK1\[30\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNINCCK1\[30\]/Y  CORESPI_0/USPI/UCC/txfifo_datadelay\[30\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIFJBS\[23\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIFJBS\[23\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIEPUL1\[23\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIEPUL1\[23\]/Y  CORESPI_0/USPI/UCC/txfifo_datadelay\[23\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIRVBS\[29\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIRVBS\[29\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIN99K1\[29\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIN99K1\[29\]/Y  CORESPI_0/USPI/UCC/txfifo_datadelay\[29\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIDJDS\[31\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIDJDS\[31\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIRGCK1\[31\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIRGCK1\[31\]/Y  CORESPI_0/USPI/UCC/txfifo_datadelay\[31\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIDF9S\[13\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIDF9S\[13\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIAHQL1\[13\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIAHQL1\[13\]/Y  CORESPI_0/USPI/UCC/txfifo_datadelay\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNI9B9S\[11\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNI9B9S\[11\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI29QL1\[11\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI29QL1\[11\]/Y  CORESPI_0/USPI/UCC/txfifo_datadelay\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIFH9S\[14\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIFH9S\[14\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIELQL1\[14\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIELQL1\[14\]/Y  CORESPI_0/USPI/UCC/txfifo_datadelay\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIBFBS\[21\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIBFBS\[21\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI6HUL1\[21\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI6HUL1\[21\]/Y  CORESPI_0/USPI/UCC/txfifo_datadelay\[21\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIPTBS\[28\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIPTBS\[28\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIJ59K1\[28\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIJ59K1\[28\]/Y  CORESPI_0/USPI/UCC/txfifo_datadelay\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNILPBS\[26\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNILPBS\[26\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIQ5VL1\[26\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIQ5VL1\[26\]/Y  CORESPI_0/USPI/UCC/txfifo_datadelay\[26\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIJNBS\[25\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIJNBS\[25\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIM1VL1\[25\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIM1VL1\[25\]/Y  CORESPI_0/USPI/UCC/txfifo_datadelay\[25\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIDHBS\[22\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIDHBS\[22\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIALUL1\[22\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIALUL1\[22\]/Y  CORESPI_0/USPI/UCC/txfifo_datadelay\[22\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIPR9S\[19\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIPR9S\[19\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI2ARL1\[19\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI2ARL1\[19\]/Y  CORESPI_0/USPI/UCC/txfifo_datadelay\[19\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNIJ9CQ\[7\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNIJ9CQ\[7\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI71Q81\[7\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI71Q81\[7\]/Y  CORESPI_0/USPI/UCC/txfifo_datadelay\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIBD9S\[12\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIBD9S\[12\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI6DQL1\[12\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI6DQL1\[12\]/Y  CORESPI_0/USPI/UCC/txfifo_datadelay\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNI799S\[10\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNI799S\[10\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIU4QL1\[10\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIU4QL1\[10\]/Y  CORESPI_0/USPI/UCC/txfifo_datadelay\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIHLBS\[24\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIHLBS\[24\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIITUL1\[24\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIITUL1\[24\]/Y  CORESPI_0/USPI/UCC/txfifo_datadelay\[24\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNI9DBS\[20\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNI9DBS\[20\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI2DUL1\[20\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI2DUL1\[20\]/Y  CORESPI_0/USPI/UCC/txfifo_datadelay\[20\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNINP9S\[18\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNINP9S\[18\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIU5RL1\[18\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIU5RL1\[18\]/Y  CORESPI_0/USPI/UCC/txfifo_datadelay\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNILN9S\[17\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNILN9S\[17\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIQ1RL1\[17\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIQ1RL1\[17\]/Y  CORESPI_0/USPI/UCC/txfifo_datadelay\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNINDCQ\[9\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNINDCQ\[9\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIF9Q81\[9\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIF9Q81\[9\]/Y  CORESPI_0/USPI/UCC/txfifo_datadelay\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNIH7CQ\[6\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNIH7CQ\[6\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI3TP81\[6\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI3TP81\[6\]/Y  CORESPI_0/USPI/UCC/txfifo_datadelay\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNIF5CQ\[5\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNIF5CQ\[5\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIVOP81\[5\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIVOP81\[5\]/Y  CORESPI_0/USPI/UCC/txfifo_datadelay\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNIB1CQ\[3\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNIB1CQ\[3\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNINGP81\[3\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNINGP81\[3\]/Y  CORESPI_0/USPI/UCC/txfifo_datadelay\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNILBCQ\[8\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNILBCQ\[8\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIB5Q81\[8\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIB5Q81\[8\]/Y  CORESPI_0/USPI/UCC/txfifo_datadelay\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNID3CQ\[4\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNID3CQ\[4\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIRKP81\[4\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIRKP81\[4\]/Y  CORESPI_0/USPI/UCC/txfifo_datadelay\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNI9VBQ\[2\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNI9VBQ\[2\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIJCP81\[2\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIJCP81\[2\]/Y  CORESPI_0/USPI/UCC/mtx_datahold\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNI9VBQ\[2\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNI9VBQ\[2\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIJCP81\[2\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIJCP81\[2\]/Y  CORESPI_0/USPI/UCC/txfifo_datadelay\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNI7TBQ\[1\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNI7TBQ\[1\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIF8P81\[1\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIF8P81\[1\]/Y  CORESPI_0/USPI/UCC/mtx_datahold\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNI7TBQ\[1\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNI7TBQ\[1\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIF8P81\[1\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIF8P81\[1\]/Y  CORESPI_0/USPI/UCC/txfifo_datadelay\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__0_RNI3UOD\[0\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__0_RNI3UOD\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__0_RNI72FE1\[0\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__0_RNI72FE1\[0\]/Y  CORESPI_0/USPI/UCC/mtx_datahold\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__0_RNI3UOD\[0\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__0_RNI3UOD\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__0_RNI72FE1\[0\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__0_RNI72FE1\[0\]/Y  CORESPI_0/USPI/UCC/txfifo_datadelay\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[11\]/CLK  BUS_INTERFACE_0/p3/count\[11\]/Q  BUS_INTERFACE_0/p3/count_RNII07UB\[3\]/A  BUS_INTERFACE_0/p3/count_RNII07UB\[3\]/Y  BUS_INTERFACE_0/p3/count_RNO\[0\]/B  BUS_INTERFACE_0/p3/count_RNO\[0\]/Y  BUS_INTERFACE_0/p3/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[3\]/CLK  BUS_INTERFACE_0/p1/count\[3\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_15/A  BUS_INTERFACE_0/p1/un3_count_1_I_15/Y  BUS_INTERFACE_0/p1/un3_count_1_I_16/B  BUS_INTERFACE_0/p1/un3_count_1_I_16/Y  BUS_INTERFACE_0/p1/un3_count_1_I_17/A  BUS_INTERFACE_0/p1/un3_count_1_I_17/Y  BUS_INTERFACE_0/p1/count\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[3\]/CLK  BUS_INTERFACE_0/p/count\[3\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_15/A  BUS_INTERFACE_0/p/un3_count_1_I_15/Y  BUS_INTERFACE_0/p/un3_count_1_I_16/B  BUS_INTERFACE_0/p/un3_count_1_I_16/Y  BUS_INTERFACE_0/p/un3_count_1_I_17/A  BUS_INTERFACE_0/p/un3_count_1_I_17/Y  BUS_INTERFACE_0/p/count\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[3\]/CLK  BUS_INTERFACE_0/modulator/count\[3\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_15/A  BUS_INTERFACE_0/modulator/un3_count_1_I_15/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_16/B  BUS_INTERFACE_0/modulator/un3_count_1_I_16/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_17/A  BUS_INTERFACE_0/modulator/un3_count_1_I_17/Y  BUS_INTERFACE_0/modulator/count\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_state\[0\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_state\[0\]/Q  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_1\[0\]/A  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_1\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNO_1\[0\]/A  CoreUARTapb_0/uUART/make_RX/rx_state_RNO_1\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNO\[0\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNO\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[18\]/CLK  BUS_INTERFACE_0/modulator/count\[18\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_57/A  BUS_INTERFACE_0/modulator/un3_count_1_I_57/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_58/C  BUS_INTERFACE_0/modulator/un3_count_1_I_58/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_59/A  BUS_INTERFACE_0/modulator/un3_count_1_I_59/Y  BUS_INTERFACE_0/modulator/count\[20\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_frames\[0\]/CLK  CORESPI_0/USPI/UCC/msrxp_frames\[0\]/Q  CORESPI_0/USPI/UCC/tmp_1_CO1/B  CORESPI_0/USPI/UCC/tmp_1_CO1/Y  CORESPI_0/USPI/UCC/rx_cmdsize_RNO_2/B  CORESPI_0/USPI/UCC/rx_cmdsize_RNO_2/Y  CORESPI_0/USPI/UCC/rx_cmdsize_RNO/C  CORESPI_0/USPI/UCC/rx_cmdsize_RNO/Y  CORESPI_0/USPI/UCC/rx_cmdsize/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/wr_pointer_q\[1\]/CLK  CORESPI_0/USPI/URXF/wr_pointer_q\[1\]/Q  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_6\[1\]/B  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_6\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[31\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/wr_pointer_q\[1\]/CLK  CORESPI_0/USPI/URXF/wr_pointer_q\[1\]/Q  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_3\[1\]/C  CORESPI_0/USPI/URXF/wr_pointer_q_RNIR1H31_3\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[31\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/stxs_strobetx_RNO_0/C  CORESPI_0/USPI/UCC/stxs_strobetx_RNO_0/Y  CORESPI_0/USPI/UCC/stxs_strobetx/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[22\]/CLK  BUS_INTERFACE_0/modulator/count\[22\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_66/C  BUS_INTERFACE_0/modulator/un3_count_1_I_66/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_69/C  BUS_INTERFACE_0/modulator/un3_count_1_I_69/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_70/A  BUS_INTERFACE_0/modulator/un3_count_1_I_70/Y  BUS_INTERFACE_0/modulator/count\[23\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/samples\[1\]/CLK  CoreUARTapb_0/uUART/make_RX/samples\[1\]/Q  CoreUARTapb_0/uUART/make_RX/samples_RNILCH5\[0\]/B  CoreUARTapb_0/uUART/make_RX/samples_RNILCH5\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO\[6\]/A  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO\[6\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/samples\[1\]/CLK  CoreUARTapb_0/uUART/make_RX/samples\[1\]/Q  CoreUARTapb_0/uUART/make_RX/samples_RNILCH5\[0\]/B  CoreUARTapb_0/uUART/make_RX/samples_RNILCH5\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO\[8\]/A  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO\[8\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[24\]/CLK  BUS_INTERFACE_0/modulator/count\[24\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_75/C  BUS_INTERFACE_0/modulator/un3_count_1_I_75/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_76/C  BUS_INTERFACE_0/modulator/un3_count_1_I_76/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_77/A  BUS_INTERFACE_0/modulator/un3_count_1_I_77/Y  BUS_INTERFACE_0/modulator/count\[25\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_re_q1/CLK  CORESPI_0/USPI/UCC/mtx_re_q1/Q  CORESPI_0/USPI/UCC/mtx_re_q2_RNILHVH/B  CORESPI_0/USPI/UCC/mtx_re_q2_RNILHVH/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21_0/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21_0/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[26\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[2\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[2\]/Q  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/S  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/samples\[1\]/CLK  CoreUARTapb_0/uUART/make_RX/samples\[1\]/Q  CoreUARTapb_0/uUART/make_RX/samples_RNILCH5\[0\]/B  CoreUARTapb_0/uUART/make_RX/samples_RNILCH5\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_parity_calc_RNIIAL61/A  CoreUARTapb_0/uUART/make_RX/rx_parity_calc_RNIIAL61/Y  CoreUARTapb_0/uUART/make_RX/parity_err/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/samples\[1\]/CLK  CoreUARTapb_0/uUART/make_RX/samples\[1\]/Q  CoreUARTapb_0/uUART/make_RX/samples_RNILCH5\[0\]/B  CoreUARTapb_0/uUART/make_RX/samples_RNILCH5\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_parity_calc_RNIIAL61/A  CoreUARTapb_0/uUART/make_RX/rx_parity_calc_RNIIAL61/Y  CoreUARTapb_0/uUART/make_RX/parity_err_0/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[3\]/CLK  BUS_INTERFACE_0/p3/count\[3\]/Q  BUS_INTERFACE_0/p3/count_RNO_1\[11\]/A  BUS_INTERFACE_0/p3/count_RNO_1\[11\]/Y  BUS_INTERFACE_0/p3/count_RNO_0\[11\]/A  BUS_INTERFACE_0/p3/count_RNO_0\[11\]/Y  BUS_INTERFACE_0/p3/count_RNO\[11\]/C  BUS_INTERFACE_0/p3/count_RNO\[11\]/Y  BUS_INTERFACE_0/p3/count\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[13\]/CLK  BUS_INTERFACE_0/p1/count\[13\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_38/B  BUS_INTERFACE_0/p1/un3_count_1_I_38/Y  BUS_INTERFACE_0/p1/un3_count_1_I_39/C  BUS_INTERFACE_0/p1/un3_count_1_I_39/Y  BUS_INTERFACE_0/p1/un3_count_1_I_40/A  BUS_INTERFACE_0/p1/un3_count_1_I_40/Y  BUS_INTERFACE_0/p1/count\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[13\]/CLK  BUS_INTERFACE_0/p/count\[13\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_38/B  BUS_INTERFACE_0/p/un3_count_1_I_38/Y  BUS_INTERFACE_0/p/un3_count_1_I_39/C  BUS_INTERFACE_0/p/un3_count_1_I_39/Y  BUS_INTERFACE_0/p/un3_count_1_I_40/A  BUS_INTERFACE_0/p/un3_count_1_I_40/Y  BUS_INTERFACE_0/p/count\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[13\]/CLK  BUS_INTERFACE_0/modulator/count\[13\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_38/B  BUS_INTERFACE_0/modulator/un3_count_1_I_38/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_39/C  BUS_INTERFACE_0/modulator/un3_count_1_I_39/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_40/A  BUS_INTERFACE_0/modulator/un3_count_1_I_40/Y  BUS_INTERFACE_0/modulator/count\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[12\]/CLK  BUS_INTERFACE_0/modulator/count\[12\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_38/A  BUS_INTERFACE_0/modulator/un3_count_1_I_38/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_39/C  BUS_INTERFACE_0/modulator/un3_count_1_I_39/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_40/A  BUS_INTERFACE_0/modulator/un3_count_1_I_40/Y  BUS_INTERFACE_0/modulator/count\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[12\]/CLK  BUS_INTERFACE_0/p1/count\[12\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_38/A  BUS_INTERFACE_0/p1/un3_count_1_I_38/Y  BUS_INTERFACE_0/p1/un3_count_1_I_39/C  BUS_INTERFACE_0/p1/un3_count_1_I_39/Y  BUS_INTERFACE_0/p1/un3_count_1_I_40/A  BUS_INTERFACE_0/p1/un3_count_1_I_40/Y  BUS_INTERFACE_0/p1/count\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[12\]/CLK  BUS_INTERFACE_0/p/count\[12\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_38/A  BUS_INTERFACE_0/p/un3_count_1_I_38/Y  BUS_INTERFACE_0/p/un3_count_1_I_39/C  BUS_INTERFACE_0/p/un3_count_1_I_39/Y  BUS_INTERFACE_0/p/un3_count_1_I_40/A  BUS_INTERFACE_0/p/un3_count_1_I_40/Y  BUS_INTERFACE_0/p/count\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[15\]/CLK  BUS_INTERFACE_0/modulator/count\[15\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_47/A  BUS_INTERFACE_0/modulator/un3_count_1_I_47/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_48/C  BUS_INTERFACE_0/modulator/un3_count_1_I_48/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_49/A  BUS_INTERFACE_0/modulator/un3_count_1_I_49/Y  BUS_INTERFACE_0/modulator/count\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[3\]/CLK  BUS_INTERFACE_0/p3/count\[3\]/Q  BUS_INTERFACE_0/p3/count_RNII07UB\[3\]/B  BUS_INTERFACE_0/p3/count_RNII07UB\[3\]/Y  BUS_INTERFACE_0/p3/count_RNO\[0\]/B  BUS_INTERFACE_0/p3/count_RNO\[0\]/Y  BUS_INTERFACE_0/p3/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/clr_rxfifo/CLK  CORESPI_0/USPI/URF/clr_rxfifo/Q  CORESPI_0/USPI/URXF/m1/C  CORESPI_0/USPI/URXF/m1/Y  CORESPI_0/USPI/URXF/full_out_RNO/B  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[28\]/CLK  BUS_INTERFACE_0/p1/count\[28\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_93/B  BUS_INTERFACE_0/p1/un3_count_1_I_93/Y  BUS_INTERFACE_0/p1/un3_count_1_I_96/A  BUS_INTERFACE_0/p1/un3_count_1_I_96/Y  BUS_INTERFACE_0/p1/un3_count_1_G_9/B  BUS_INTERFACE_0/p1/un3_count_1_G_9/Y  BUS_INTERFACE_0/p1/count\[31\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[28\]/CLK  BUS_INTERFACE_0/p/count\[28\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_93/B  BUS_INTERFACE_0/p/un3_count_1_I_93/Y  BUS_INTERFACE_0/p/un3_count_1_I_96/A  BUS_INTERFACE_0/p/un3_count_1_I_96/Y  BUS_INTERFACE_0/p/un3_count_1_G_9/B  BUS_INTERFACE_0/p/un3_count_1_G_9/Y  BUS_INTERFACE_0/p/count\[31\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/receive_count\[0\]/CLK  CoreUARTapb_0/uUART/make_RX/receive_count\[0\]/Q  CoreUARTapb_0/uUART/make_RX/rx_parity_calc_RNO_1/A  CoreUARTapb_0/uUART/make_RX/rx_parity_calc_RNO_1/Y  CoreUARTapb_0/uUART/make_RX/rx_parity_calc_RNO_0/B  CoreUARTapb_0/uUART/make_RX/rx_parity_calc_RNO_0/Y  CoreUARTapb_0/uUART/make_RX/rx_parity_calc_RNO/B  CoreUARTapb_0/uUART/make_RX/rx_parity_calc_RNO/Y  CoreUARTapb_0/uUART/make_RX/rx_parity_calc/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[25\]/CLK  BUS_INTERFACE_0/p3/count\[25\]/Q  BUS_INTERFACE_0/p3/count_RNO_1\[26\]/A  BUS_INTERFACE_0/p3/count_RNO_1\[26\]/Y  BUS_INTERFACE_0/p3/count_RNO_0\[26\]/B  BUS_INTERFACE_0/p3/count_RNO_0\[26\]/Y  BUS_INTERFACE_0/p3/count_RNO\[26\]/B  BUS_INTERFACE_0/p3/count_RNO\[26\]/Y  BUS_INTERFACE_0/p3/count\[26\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[2\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[2\]/Q  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/S  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[2\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[2\]/Q  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/S  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[1\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[1\]/Q  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNI8IFK1\[1\]/C  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNI8IFK1\[1\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIG4V83\[1\]/C  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIG4V83\[1\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNICMFU4\[1\]/B  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNICMFU4\[1\]/Y  CoreUARTapb_0/uUART/make_RX/parity_err/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI101B\[1\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI101B\[1\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJHHG\[2\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJHHG\[2\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[3\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[3\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[0\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[0\]/Q  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIRKEI\[1\]/B  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIRKEI\[1\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIQ0MR\[2\]/B  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIQ0MR\[2\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNO\[3\]/B  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNO\[3\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_state/CLK  CORESPI_0/USPI/UCC/stxs_state/Q  CORESPI_0/USPI/UCC/stxs_state_RNIJ37Q2/A  CORESPI_0/USPI/UCC/stxs_state_RNIJ37Q2/Y  CORESPI_0/USPI/UCC/stxs_bitsel\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/Q  CoreUARTapb_0/uUART/make_RX/receive_count_RNIDAPP2\[3\]/A  CoreUARTapb_0/uUART/make_RX/receive_count_RNIDAPP2\[3\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNO\[2\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNO\[2\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[5\]/CLK  BUS_INTERFACE_0/hit_count\[5\]/Q  BUS_INTERFACE_0/hit_count_RNO_2\[10\]/C  BUS_INTERFACE_0/hit_count_RNO_2\[10\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[10\]/B  BUS_INTERFACE_0/hit_count_RNO_0\[10\]/Y  BUS_INTERFACE_0/hit_count_RNO\[10\]/A  BUS_INTERFACE_0/hit_count_RNO\[10\]/Y  BUS_INTERFACE_0/hit_count\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[2\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[2\]/Q  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/S  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[21\]/CLK  BUS_INTERFACE_0/hit_count\[21\]/Q  BUS_INTERFACE_0/hit_count_RNIHO8J7\[21\]/B  BUS_INTERFACE_0/hit_count_RNIHO8J7\[21\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[23\]/A  BUS_INTERFACE_0/hit_count_RNO_0\[23\]/Y  BUS_INTERFACE_0/hit_count_RNO\[23\]/B  BUS_INTERFACE_0/hit_count_RNO\[23\]/Y  BUS_INTERFACE_0/hit_count\[23\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[13\]/CLK  BUS_INTERFACE_0/hit_count\[13\]/Q  BUS_INTERFACE_0/hit_count_RNIVJ6A5\[13\]/A  BUS_INTERFACE_0/hit_count_RNIVJ6A5\[13\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[15\]/A  BUS_INTERFACE_0/hit_count_RNO_0\[15\]/Y  BUS_INTERFACE_0/hit_count_RNO\[15\]/B  BUS_INTERFACE_0/hit_count_RNO\[15\]/Y  BUS_INTERFACE_0/hit_count\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/empty_out/CLK  CORESPI_0/USPI/UTXF/empty_out/Q  CORESPI_0/USPI/UTXF/empty_out_RNI4U542/B  CORESPI_0/USPI/UTXF/empty_out_RNI4U542/Y  CORESPI_0/USPI/UTXF/empty_out_RNI7CD97/B  CORESPI_0/USPI/UTXF/empty_out_RNI7CD97/Y  CORESPI_0/USPI/UTXF/rd_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[23\]/CLK  BUS_INTERFACE_0/p3/count\[23\]/Q  BUS_INTERFACE_0/p3/count_RNIRNMR\[23\]/A  BUS_INTERFACE_0/p3/count_RNIRNMR\[23\]/Y  BUS_INTERFACE_0/p3/count_RNO_0\[24\]/A  BUS_INTERFACE_0/p3/count_RNO_0\[24\]/Y  BUS_INTERFACE_0/p3/count_RNO\[24\]/B  BUS_INTERFACE_0/p3/count_RNO\[24\]/Y  BUS_INTERFACE_0/p3/count\[24\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[27\]/CLK  BUS_INTERFACE_0/p2/count\[27\]/Q  BUS_INTERFACE_0/p2/count_RNO_2\[31\]/B  BUS_INTERFACE_0/p2/count_RNO_2\[31\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[31\]/B  BUS_INTERFACE_0/p2/count_RNO_0\[31\]/Y  BUS_INTERFACE_0/p2/count_RNO\[31\]/B  BUS_INTERFACE_0/p2/count_RNO\[31\]/Y  BUS_INTERFACE_0/p2/count\[31\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[0\]/CLK  BUS_INTERFACE_0/p2/count\[0\]/Q  BUS_INTERFACE_0/p2/count_RNIHUSB\[1\]/B  BUS_INTERFACE_0/p2/count_RNIHUSB\[1\]/Y  BUS_INTERFACE_0/p2/count_RNO\[2\]/B  BUS_INTERFACE_0/p2/count_RNO\[2\]/Y  BUS_INTERFACE_0/p2/count\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[8\]/CLK  BUS_INTERFACE_0/hit_count\[8\]/Q  BUS_INTERFACE_0/hit_count_RNO_2\[10\]/B  BUS_INTERFACE_0/hit_count_RNO_2\[10\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[10\]/B  BUS_INTERFACE_0/hit_count_RNO_0\[10\]/Y  BUS_INTERFACE_0/hit_count_RNO\[10\]/A  BUS_INTERFACE_0/hit_count_RNO\[10\]/Y  BUS_INTERFACE_0/hit_count\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[4\]/CLK  BUS_INTERFACE_0/p2/count\[4\]/Q  BUS_INTERFACE_0/p2/count_RNIN4TB\[3\]/A  BUS_INTERFACE_0/p2/count_RNIN4TB\[3\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[5\]/B  BUS_INTERFACE_0/p2/count_RNO_0\[5\]/Y  BUS_INTERFACE_0/p2/count_RNO\[5\]/C  BUS_INTERFACE_0/p2/count_RNO\[5\]/Y  BUS_INTERFACE_0/p2/count\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_state/CLK  CORESPI_0/USPI/UCC/stxs_state/Q  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[16\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[16\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[16\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[16\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[16\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[3\]/CLK  BUS_INTERFACE_0/modulator/count\[3\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_13/B  BUS_INTERFACE_0/modulator/un3_count_1_I_13/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_14/A  BUS_INTERFACE_0/modulator/un3_count_1_I_14/Y  BUS_INTERFACE_0/modulator/count_RNO\[5\]/C  BUS_INTERFACE_0/modulator/count_RNO\[5\]/Y  BUS_INTERFACE_0/modulator/count\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[5\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[5\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIFC311\[5\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIFC311\[5\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[7\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[7\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[7\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[7\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[10\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[10\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIEV5T1\[10\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIEV5T1\[10\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[4\]/CLK  BUS_INTERFACE_0/modulator/count\[4\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_13/C  BUS_INTERFACE_0/modulator/un3_count_1_I_13/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_14/A  BUS_INTERFACE_0/modulator/un3_count_1_I_14/Y  BUS_INTERFACE_0/modulator/count_RNO\[5\]/C  BUS_INTERFACE_0/modulator/count_RNO\[5\]/Y  BUS_INTERFACE_0/modulator/count\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[24\]/CLK  BUS_INTERFACE_0/p1/count\[24\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_75/C  BUS_INTERFACE_0/p1/un3_count_1_I_75/Y  BUS_INTERFACE_0/p1/un3_count_1_I_76/C  BUS_INTERFACE_0/p1/un3_count_1_I_76/Y  BUS_INTERFACE_0/p1/un3_count_1_I_77/A  BUS_INTERFACE_0/p1/un3_count_1_I_77/Y  BUS_INTERFACE_0/p1/count\[25\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[24\]/CLK  BUS_INTERFACE_0/p/count\[24\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_75/C  BUS_INTERFACE_0/p/un3_count_1_I_75/Y  BUS_INTERFACE_0/p/un3_count_1_I_76/C  BUS_INTERFACE_0/p/un3_count_1_I_76/Y  BUS_INTERFACE_0/p/un3_count_1_I_77/A  BUS_INTERFACE_0/p/un3_count_1_I_77/Y  BUS_INTERFACE_0/p/count\[25\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_alldone_RNIQ5TR/A  CORESPI_0/USPI/UCC/mtx_alldone_RNIQ5TR/Y  CORESPI_0/USPI/URF/int_raw_RNO\[0\]/C  CORESPI_0/USPI/URF/int_raw_RNO\[0\]/Y  CORESPI_0/USPI/URF/int_raw\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[27\]/CLK  BUS_INTERFACE_0/p2/count\[27\]/Q  BUS_INTERFACE_0/p2/count_RNIGC5B4\[27\]/C  BUS_INTERFACE_0/p2/count_RNIGC5B4\[27\]/Y  BUS_INTERFACE_0/p2/count_RNI2KJF4\[28\]/B  BUS_INTERFACE_0/p2/count_RNI2KJF4\[28\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[30\]/B  BUS_INTERFACE_0/p2/count_RNO_0\[30\]/Y  BUS_INTERFACE_0/p2/count\[30\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[19\]/CLK  BUS_INTERFACE_0/modulator/count\[19\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_57/B  BUS_INTERFACE_0/modulator/un3_count_1_I_57/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_58/C  BUS_INTERFACE_0/modulator/un3_count_1_I_58/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_59/A  BUS_INTERFACE_0/modulator/un3_count_1_I_59/Y  BUS_INTERFACE_0/modulator/count\[20\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[21\]/CLK  BUS_INTERFACE_0/p1/count\[21\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_63/B  BUS_INTERFACE_0/p1/un3_count_1_I_63/Y  BUS_INTERFACE_0/p1/un3_count_1_I_64/C  BUS_INTERFACE_0/p1/un3_count_1_I_64/Y  BUS_INTERFACE_0/p1/un3_count_1_I_65/A  BUS_INTERFACE_0/p1/un3_count_1_I_65/Y  BUS_INTERFACE_0/p1/count\[22\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[21\]/CLK  BUS_INTERFACE_0/p/count\[21\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_63/B  BUS_INTERFACE_0/p/un3_count_1_I_63/Y  BUS_INTERFACE_0/p/un3_count_1_I_64/C  BUS_INTERFACE_0/p/un3_count_1_I_64/Y  BUS_INTERFACE_0/p/un3_count_1_I_65/A  BUS_INTERFACE_0/p/un3_count_1_I_65/Y  BUS_INTERFACE_0/p/count\[22\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[0\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[0\]/Q  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNI8IFK1\[1\]/B  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNI8IFK1\[1\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIG4V83\[1\]/C  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIG4V83\[1\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNICMFU4\[1\]/B  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNICMFU4\[1\]/Y  CoreUARTapb_0/uUART/make_RX/parity_err/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[0\]/CLK  BUS_INTERFACE_0/p3/count\[0\]/Q  BUS_INTERFACE_0/p3/count_RNO_1\[3\]/A  BUS_INTERFACE_0/p3/count_RNO_1\[3\]/Y  BUS_INTERFACE_0/p3/count_RNO_0\[3\]/B  BUS_INTERFACE_0/p3/count_RNO_0\[3\]/Y  BUS_INTERFACE_0/p3/count_RNO\[3\]/C  BUS_INTERFACE_0/p3/count_RNO\[3\]/Y  BUS_INTERFACE_0/p3/count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/rx_state\[1\]/CLK  CoreUARTapb_0/uUART/rx_state\[1\]/Q  CoreUARTapb_0/uUART/rx_state_RNIDNB4\[0\]/B  CoreUARTapb_0/uUART/rx_state_RNIDNB4\[0\]/Y  CoreUARTapb_0/uUART/rx_dout_reg_empty_RNO/C  CoreUARTapb_0/uUART/rx_dout_reg_empty_RNO/Y  CoreUARTapb_0/uUART/rx_dout_reg_empty/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[6\]/CLK  BUS_INTERFACE_0/modulator/count\[6\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_19/C  BUS_INTERFACE_0/modulator/un3_count_1_I_19/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_20/A  BUS_INTERFACE_0/modulator/un3_count_1_I_20/Y  BUS_INTERFACE_0/modulator/count_RNO\[7\]/C  BUS_INTERFACE_0/modulator/count_RNO\[7\]/Y  BUS_INTERFACE_0/modulator/count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[6\]/CLK  BUS_INTERFACE_0/p1/count\[6\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_19/C  BUS_INTERFACE_0/p1/un3_count_1_I_19/Y  BUS_INTERFACE_0/p1/un3_count_1_I_20/A  BUS_INTERFACE_0/p1/un3_count_1_I_20/Y  BUS_INTERFACE_0/p1/count_RNO\[7\]/C  BUS_INTERFACE_0/p1/count_RNO\[7\]/Y  BUS_INTERFACE_0/p1/count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[6\]/CLK  BUS_INTERFACE_0/p/count\[6\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_19/C  BUS_INTERFACE_0/p/un3_count_1_I_19/Y  BUS_INTERFACE_0/p/un3_count_1_I_20/A  BUS_INTERFACE_0/p/un3_count_1_I_20/Y  BUS_INTERFACE_0/p/count_RNO\[7\]/C  BUS_INTERFACE_0/p/count_RNO\[7\]/Y  BUS_INTERFACE_0/p/count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[9\]/CLK  BUS_INTERFACE_0/p1/count\[9\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_27/C  BUS_INTERFACE_0/p1/un3_count_1_I_27/Y  BUS_INTERFACE_0/p1/un3_count_1_I_28/A  BUS_INTERFACE_0/p1/un3_count_1_I_28/Y  BUS_INTERFACE_0/p1/count_RNO\[10\]/C  BUS_INTERFACE_0/p1/count_RNO\[10\]/Y  BUS_INTERFACE_0/p1/count\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[9\]/CLK  BUS_INTERFACE_0/p/count\[9\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_27/C  BUS_INTERFACE_0/p/un3_count_1_I_27/Y  BUS_INTERFACE_0/p/un3_count_1_I_28/A  BUS_INTERFACE_0/p/un3_count_1_I_28/Y  BUS_INTERFACE_0/p/count_RNO\[10\]/C  BUS_INTERFACE_0/p/count_RNO\[10\]/Y  BUS_INTERFACE_0/p/count\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[18\]/CLK  BUS_INTERFACE_0/p1/count\[18\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_55/C  BUS_INTERFACE_0/p1/un3_count_1_I_55/Y  BUS_INTERFACE_0/p1/un3_count_1_I_56/A  BUS_INTERFACE_0/p1/un3_count_1_I_56/Y  BUS_INTERFACE_0/p1/count_RNO\[19\]/C  BUS_INTERFACE_0/p1/count_RNO\[19\]/Y  BUS_INTERFACE_0/p1/count\[19\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[18\]/CLK  BUS_INTERFACE_0/p/count\[18\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_55/C  BUS_INTERFACE_0/p/un3_count_1_I_55/Y  BUS_INTERFACE_0/p/un3_count_1_I_56/A  BUS_INTERFACE_0/p/un3_count_1_I_56/Y  BUS_INTERFACE_0/p/count_RNO\[19\]/C  BUS_INTERFACE_0/p/count_RNO\[19\]/Y  BUS_INTERFACE_0/p/count\[19\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[9\]/CLK  BUS_INTERFACE_0/modulator/count\[9\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_27/C  BUS_INTERFACE_0/modulator/un3_count_1_I_27/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_28/A  BUS_INTERFACE_0/modulator/un3_count_1_I_28/Y  BUS_INTERFACE_0/modulator/count_RNO\[10\]/C  BUS_INTERFACE_0/modulator/count_RNO\[10\]/Y  BUS_INTERFACE_0/modulator/count\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[15\]/CLK  BUS_INTERFACE_0/modulator/count\[15\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_45/C  BUS_INTERFACE_0/modulator/un3_count_1_I_45/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_46/A  BUS_INTERFACE_0/modulator/un3_count_1_I_46/Y  BUS_INTERFACE_0/modulator/count_RNO\[16\]/C  BUS_INTERFACE_0/modulator/count_RNO\[16\]/Y  BUS_INTERFACE_0/modulator/count\[16\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/full_out/CLK  CORESPI_0/USPI/UTXF/full_out/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_awe3_0/C  CORESPI_0/USPI/UTXF/fifo_mem_q_awe3_0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[25\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[21\]/CLK  BUS_INTERFACE_0/p3/count\[21\]/Q  BUS_INTERFACE_0/p3/count_RNO_2\[25\]/A  BUS_INTERFACE_0/p3/count_RNO_2\[25\]/Y  BUS_INTERFACE_0/p3/count_RNO_1\[25\]/C  BUS_INTERFACE_0/p3/count_RNO_1\[25\]/Y  BUS_INTERFACE_0/p3/count_RNO_0\[25\]/A  BUS_INTERFACE_0/p3/count_RNO_0\[25\]/Y  BUS_INTERFACE_0/p3/count\[25\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[21\]/CLK  BUS_INTERFACE_0/p1/count\[21\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_66/B  BUS_INTERFACE_0/p1/un3_count_1_I_66/Y  BUS_INTERFACE_0/p1/un3_count_1_I_69/C  BUS_INTERFACE_0/p1/un3_count_1_I_69/Y  BUS_INTERFACE_0/p1/un3_count_1_I_70/A  BUS_INTERFACE_0/p1/un3_count_1_I_70/Y  BUS_INTERFACE_0/p1/count\[23\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[21\]/CLK  BUS_INTERFACE_0/p/count\[21\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_66/B  BUS_INTERFACE_0/p/un3_count_1_I_66/Y  BUS_INTERFACE_0/p/un3_count_1_I_69/C  BUS_INTERFACE_0/p/un3_count_1_I_69/Y  BUS_INTERFACE_0/p/un3_count_1_I_70/A  BUS_INTERFACE_0/p/un3_count_1_I_70/Y  BUS_INTERFACE_0/p/count\[23\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_TX/xmit_state\[3\]/CLK  CoreUARTapb_0/uUART/make_TX/xmit_state\[3\]/Q  CoreUARTapb_0/uUART/make_TX/xmit_state_RNIGN7L\[3\]/A  CoreUARTapb_0/uUART/make_TX/xmit_state_RNIGN7L\[3\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_state_RNIVSP41\[3\]/A  CoreUARTapb_0/uUART/make_TX/xmit_state_RNIVSP41\[3\]/Y  CoreUARTapb_0/uUART/make_TX/tx_parity_RNO_0/A  CoreUARTapb_0/uUART/make_TX/tx_parity_RNO_0/Y  CoreUARTapb_0/uUART/make_TX/tx_parity/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[0\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[0\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI1BJ9\[0\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI1BJ9\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIQCFA1\[0\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIQCFA1\[0\]/Y  CORESPI_0/USPI/UTXF/empty_out_RNIMCCL1/A  CORESPI_0/USPI/UTXF/empty_out_RNIMCCL1/Y  CORESPI_0/USPI/UCC/stxp_lastframe_RNO/A  CORESPI_0/USPI/UCC/stxp_lastframe_RNO/Y  CORESPI_0/USPI/UCC/stxp_lastframe/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_state/CLK  CORESPI_0/USPI/UCC/stxs_state/Q  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[31\]/S  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[31\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[31\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[31\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[31\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[7\]/CLK  BUS_INTERFACE_0/hit_count\[7\]/Q  BUS_INTERFACE_0/hit_count_RNO_1\[10\]/B  BUS_INTERFACE_0/hit_count_RNO_1\[10\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[10\]/A  BUS_INTERFACE_0/hit_count_RNO_0\[10\]/Y  BUS_INTERFACE_0/hit_count_RNO\[10\]/A  BUS_INTERFACE_0/hit_count_RNO\[10\]/Y  BUS_INTERFACE_0/hit_count\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[0\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[0\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI1BJ9\[0\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI1BJ9\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIQCFA1\[0\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIQCFA1\[0\]/Y  CORESPI_0/USPI/UTXF/empty_out_RNIMCCL1/A  CORESPI_0/USPI/UTXF/empty_out_RNIMCCL1/Y  CORESPI_0/USPI/UCC/stxp_lastframe_RNO/A  CORESPI_0/USPI/UCC/stxp_lastframe_RNO/Y  CORESPI_0/USPI/UCC/stxp_lastframe/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[0\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[0\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNI5RBQ\[0\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNI5RBQ\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIQCFA1\[0\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIQCFA1\[0\]/Y  CORESPI_0/USPI/UTXF/empty_out_RNIMCCL1/A  CORESPI_0/USPI/UTXF/empty_out_RNIMCCL1/Y  CORESPI_0/USPI/UCC/stxp_lastframe_RNO/A  CORESPI_0/USPI/UCC/stxp_lastframe_RNO/Y  CORESPI_0/USPI/UCC/stxp_lastframe/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[0\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[0\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNI5RBQ\[0\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNI5RBQ\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIQCFA1\[0\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIQCFA1\[0\]/Y  CORESPI_0/USPI/UTXF/empty_out_RNIMCCL1/A  CORESPI_0/USPI/UTXF/empty_out_RNIMCCL1/Y  CORESPI_0/USPI/UCC/stxp_lastframe_RNO/A  CORESPI_0/USPI/UCC/stxp_lastframe_RNO/Y  CORESPI_0/USPI/UCC/stxp_lastframe/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[7\]/CLK  BUS_INTERFACE_0/p2/count\[7\]/Q  BUS_INTERFACE_0/p2/count_RNIT1IR1\[7\]/A  BUS_INTERFACE_0/p2/count_RNIT1IR1\[7\]/Y  BUS_INTERFACE_0/p2/count_RNO\[11\]/A  BUS_INTERFACE_0/p2/count_RNO\[11\]/Y  BUS_INTERFACE_0/p2/count\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitcnt\[3\]/CLK  CORESPI_0/USPI/UCC/stxs_bitcnt\[3\]/Q  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIJP6O\[2\]/B  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIJP6O\[2\]/Y  CORESPI_0/USPI/UCC/stxs_strobetx_RNO_1/A  CORESPI_0/USPI/UCC/stxs_strobetx_RNO_1/Y  CORESPI_0/USPI/UCC/stxs_strobetx_RNO_0/A  CORESPI_0/USPI/UCC/stxs_strobetx_RNO_0/Y  CORESPI_0/USPI/UCC/stxs_strobetx/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[8\]/CLK  BUS_INTERFACE_0/p1/count\[8\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_27/B  BUS_INTERFACE_0/p1/un3_count_1_I_27/Y  BUS_INTERFACE_0/p1/un3_count_1_I_28/A  BUS_INTERFACE_0/p1/un3_count_1_I_28/Y  BUS_INTERFACE_0/p1/count_RNO\[10\]/C  BUS_INTERFACE_0/p1/count_RNO\[10\]/Y  BUS_INTERFACE_0/p1/count\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[8\]/CLK  BUS_INTERFACE_0/p/count\[8\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_27/B  BUS_INTERFACE_0/p/un3_count_1_I_27/Y  BUS_INTERFACE_0/p/un3_count_1_I_28/A  BUS_INTERFACE_0/p/un3_count_1_I_28/Y  BUS_INTERFACE_0/p/count_RNO\[10\]/C  BUS_INTERFACE_0/p/count_RNO\[10\]/Y  BUS_INTERFACE_0/p/count\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[8\]/CLK  BUS_INTERFACE_0/modulator/count\[8\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_27/B  BUS_INTERFACE_0/modulator/un3_count_1_I_27/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_28/A  BUS_INTERFACE_0/modulator/un3_count_1_I_28/Y  BUS_INTERFACE_0/modulator/count_RNO\[10\]/C  BUS_INTERFACE_0/modulator/count_RNO\[10\]/Y  BUS_INTERFACE_0/modulator/count\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_state/CLK  CORESPI_0/USPI/UCC/stxs_state/Q  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[15\]/S  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[15\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[15\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[15\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitcnt\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitcnt\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIO1A41\[2\]/A  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIO1A41\[2\]/Y  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO_0\[3\]/A  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO_0\[3\]/Y  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO\[3\]/A  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO\[3\]/Y  CORESPI_0/USPI/UCC/stxs_bitcnt\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/full_out/CLK  CORESPI_0/USPI/UTXF/full_out/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_awe3/C  CORESPI_0/USPI/UTXF/fifo_mem_q_awe3/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[31\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[0\]/CLK  BUS_INTERFACE_0/p3/count\[0\]/Q  BUS_INTERFACE_0/p3/count_RNO_1\[11\]/B  BUS_INTERFACE_0/p3/count_RNO_1\[11\]/Y  BUS_INTERFACE_0/p3/count_RNO_0\[11\]/A  BUS_INTERFACE_0/p3/count_RNO_0\[11\]/Y  BUS_INTERFACE_0/p3/count_RNO\[11\]/C  BUS_INTERFACE_0/p3/count_RNO\[11\]/Y  BUS_INTERFACE_0/p3/count\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[1\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[1\]/Q  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_10/A  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_10/Y  CORESPI_0/USPI/UTXF/empty_out_RNI7CD97/C  CORESPI_0/USPI/UTXF/empty_out_RNI7CD97/Y  CORESPI_0/USPI/UTXF/rd_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[6\]/CLK  BUS_INTERFACE_0/p3/count\[6\]/Q  BUS_INTERFACE_0/p3/count_RNI1V5M\[6\]/B  BUS_INTERFACE_0/p3/count_RNI1V5M\[6\]/Y  BUS_INTERFACE_0/p3/count_RNO\[0\]/A  BUS_INTERFACE_0/p3/count_RNO\[0\]/Y  BUS_INTERFACE_0/p3/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[6\]/CLK  BUS_INTERFACE_0/hit_count\[6\]/Q  BUS_INTERFACE_0/hit_count_RNO_1\[10\]/A  BUS_INTERFACE_0/hit_count_RNO_1\[10\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[10\]/A  BUS_INTERFACE_0/hit_count_RNO_0\[10\]/Y  BUS_INTERFACE_0/hit_count_RNO\[10\]/A  BUS_INTERFACE_0/hit_count_RNO\[10\]/Y  BUS_INTERFACE_0/hit_count\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[8\]/CLK  BUS_INTERFACE_0/p3/count\[8\]/Q  BUS_INTERFACE_0/p3/pwm_RNO_1/C  BUS_INTERFACE_0/p3/pwm_RNO_1/Y  BUS_INTERFACE_0/p3/pwm_RNO_0/B  BUS_INTERFACE_0/p3/pwm_RNO_0/Y  BUS_INTERFACE_0/p3/pwm_RNO/A  BUS_INTERFACE_0/p3/pwm_RNO/Y  BUS_INTERFACE_0/p3/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[29\]/CLK  BUS_INTERFACE_0/p2/count\[29\]/Q  BUS_INTERFACE_0/p2/count_RNO_1\[31\]/B  BUS_INTERFACE_0/p2/count_RNO_1\[31\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[31\]/A  BUS_INTERFACE_0/p2/count_RNO_0\[31\]/Y  BUS_INTERFACE_0/p2/count_RNO\[31\]/B  BUS_INTERFACE_0/p2/count_RNO\[31\]/Y  BUS_INTERFACE_0/p2/count\[31\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[24\]/CLK  BUS_INTERFACE_0/p2/count\[24\]/Q  BUS_INTERFACE_0/p2/count_RNO_1\[26\]/B  BUS_INTERFACE_0/p2/count_RNO_1\[26\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[26\]/A  BUS_INTERFACE_0/p2/count_RNO_0\[26\]/Y  BUS_INTERFACE_0/p2/count_RNO\[26\]/B  BUS_INTERFACE_0/p2/count_RNO\[26\]/Y  BUS_INTERFACE_0/p2/count\[26\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[11\]/CLK  BUS_INTERFACE_0/p3/count\[11\]/Q  BUS_INTERFACE_0/p3/count_RNI4SE91\[13\]/C  BUS_INTERFACE_0/p3/count_RNI4SE91\[13\]/Y  BUS_INTERFACE_0/p3/count_RNO\[14\]/B  BUS_INTERFACE_0/p3/count_RNO\[14\]/Y  BUS_INTERFACE_0/p3/count\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_tick/CLK  CORESPI_0/USPI/UCC/spi_clk_tick/Q  CORESPI_0/USPI/UCC/mtx_state_RNO_0\[1\]/B  CORESPI_0/USPI/UCC/mtx_state_RNO_0\[1\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[1\]/B  CORESPI_0/USPI/UCC/mtx_state_RNO\[1\]/Y  CORESPI_0/USPI/UCC/mtx_state\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/full_out/CLK  CORESPI_0/USPI/UTXF/full_out/Q  CORESPI_0/USPI/UTXF/full_out_RNI0FPI1/B  CORESPI_0/USPI/UTXF/full_out_RNI0FPI1/Y  CORESPI_0/USPI/UTXF/wr_pointer_q_RNO\[0\]/B  CORESPI_0/USPI/UTXF/wr_pointer_q_RNO\[0\]/Y  CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/full_out/CLK  CORESPI_0/USPI/UTXF/full_out/Q  CORESPI_0/USPI/UTXF/full_out_RNI0FPI1/B  CORESPI_0/USPI/UTXF/full_out_RNI0FPI1/Y  CORESPI_0/USPI/UTXF/wr_pointer_q_RNO\[1\]/B  CORESPI_0/USPI/UTXF/wr_pointer_q_RNO\[1\]/Y  CORESPI_0/USPI/UTXF/wr_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[16\]/CLK  BUS_INTERFACE_0/p2/count\[16\]/Q  BUS_INTERFACE_0/p2/count_RNO_1\[17\]/A  BUS_INTERFACE_0/p2/count_RNO_1\[17\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[17\]/A  BUS_INTERFACE_0/p2/count_RNO_0\[17\]/Y  BUS_INTERFACE_0/p2/count_RNO\[17\]/B  BUS_INTERFACE_0/p2/count_RNO\[17\]/Y  BUS_INTERFACE_0/p2/count\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/cfg_enable_P1_RNIDQUT/C  CORESPI_0/USPI/UCC/cfg_enable_P1_RNIDQUT/Y  CORESPI_0/USPI/UCC/stxs_state_RNO/A  CORESPI_0/USPI/UCC/stxs_state_RNO/Y  CORESPI_0/USPI/UCC/stxs_state/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/rx_state\[0\]/CLK  CoreUARTapb_0/uUART/rx_state\[0\]/Q  CoreUARTapb_0/uUART/rx_state_RNIDNB4\[0\]/A  CoreUARTapb_0/uUART/rx_state_RNIDNB4\[0\]/Y  CoreUARTapb_0/uUART/rx_dout_reg_empty_RNO/C  CoreUARTapb_0/uUART/rx_dout_reg_empty_RNO/Y  CoreUARTapb_0/uUART/rx_dout_reg_empty/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[2\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[2\]/Q  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNINN142\[2\]/C  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNINN142\[2\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIC0CJ4\[2\]/A  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIC0CJ4\[2\]/Y  CoreUARTapb_0/uUART/make_RX/fifo_write_RNO/A  CoreUARTapb_0/uUART/make_RX/fifo_write_RNO/Y  CoreUARTapb_0/uUART/make_RX/fifo_write/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/clr_txfifo/CLK  CORESPI_0/USPI/URF/clr_txfifo/Q  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNISLEE\[3\]/B  CORESPI_0/USPI/UTXF/un1_counter_q_m_RNISLEE\[3\]/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/C  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[13\]/CLK  BUS_INTERFACE_0/p2/count\[13\]/Q  BUS_INTERFACE_0/p2/count_RNI7T5D2\[13\]/A  BUS_INTERFACE_0/p2/count_RNI7T5D2\[13\]/Y  BUS_INTERFACE_0/p2/count_RNIKUIH2\[14\]/B  BUS_INTERFACE_0/p2/count_RNIKUIH2\[14\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[16\]/B  BUS_INTERFACE_0/p2/count_RNO_0\[16\]/Y  BUS_INTERFACE_0/p2/count\[16\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[22\]/CLK  BUS_INTERFACE_0/p1/count\[22\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_66/C  BUS_INTERFACE_0/p1/un3_count_1_I_66/Y  BUS_INTERFACE_0/p1/un3_count_1_I_69/C  BUS_INTERFACE_0/p1/un3_count_1_I_69/Y  BUS_INTERFACE_0/p1/un3_count_1_I_70/A  BUS_INTERFACE_0/p1/un3_count_1_I_70/Y  BUS_INTERFACE_0/p1/count\[23\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[22\]/CLK  BUS_INTERFACE_0/p/count\[22\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_66/C  BUS_INTERFACE_0/p/un3_count_1_I_66/Y  BUS_INTERFACE_0/p/un3_count_1_I_69/C  BUS_INTERFACE_0/p/un3_count_1_I_69/Y  BUS_INTERFACE_0/p/un3_count_1_I_70/A  BUS_INTERFACE_0/p/un3_count_1_I_70/Y  BUS_INTERFACE_0/p/count\[23\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/data_rx_q2_RNI6R1S/S  CORESPI_0/USPI/UCC/data_rx_q2_RNI6R1S/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[0\]/A  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[0\]/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[8\]/CLK  BUS_INTERFACE_0/modulator/count\[8\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_25/A  BUS_INTERFACE_0/modulator/un3_count_1_I_25/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_26/A  BUS_INTERFACE_0/modulator/un3_count_1_I_26/Y  BUS_INTERFACE_0/modulator/count_RNO\[9\]/C  BUS_INTERFACE_0/modulator/count_RNO\[9\]/Y  BUS_INTERFACE_0/modulator/count\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/receive_count\[3\]/CLK  CoreUARTapb_0/uUART/make_RX/receive_count\[3\]/Q  CoreUARTapb_0/uUART/make_RX/rx_state_RNO_4\[0\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNO_4\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNO_0\[0\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNO_0\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNO\[0\]/A  CoreUARTapb_0/uUART/make_RX/rx_state_RNO\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[21\]/CLK  BUS_INTERFACE_0/p2/count\[21\]/Q  BUS_INTERFACE_0/p2/count_RNIPKGG3\[21\]/B  BUS_INTERFACE_0/p2/count_RNIPKGG3\[21\]/Y  BUS_INTERFACE_0/p2/count_RNI5MUK3\[22\]/B  BUS_INTERFACE_0/p2/count_RNI5MUK3\[22\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[24\]/B  BUS_INTERFACE_0/p2/count_RNO_0\[24\]/Y  BUS_INTERFACE_0/p2/count\[24\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[1\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[1\]/Q  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_10/A  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_10/Y  CORESPI_0/USPI/URXF/rd_pointer_q_RNIVK6N5\[1\]/A  CORESPI_0/USPI/URXF/rd_pointer_q_RNIVK6N5\[1\]/Y  CORESPI_0/USPI/URXF/rd_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[0\]/CLK  BUS_INTERFACE_0/p3/count\[0\]/Q  BUS_INTERFACE_0/p3/count_RNIEA811\[2\]/A  BUS_INTERFACE_0/p3/count_RNIEA811\[2\]/Y  BUS_INTERFACE_0/p3/count_RNO\[3\]/B  BUS_INTERFACE_0/p3/count_RNO\[3\]/Y  BUS_INTERFACE_0/p3/count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[0\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[0\]/Q  CORESPI_0/USPI/UCC/mtx_state_RNINJM1\[1\]/B  CORESPI_0/USPI/UCC/mtx_state_RNINJM1\[1\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg\[6\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[0\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[0\]/Q  CORESPI_0/USPI/UCC/mtx_state_RNINJM1\[1\]/B  CORESPI_0/USPI/UCC/mtx_state_RNINJM1\[1\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg\[5\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[0\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[0\]/Q  CORESPI_0/USPI/UCC/mtx_state_RNINJM1\[1\]/B  CORESPI_0/USPI/UCC/mtx_state_RNINJM1\[1\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[0\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[0\]/Q  CORESPI_0/USPI/UCC/mtx_state_RNINJM1\[1\]/B  CORESPI_0/USPI/UCC/mtx_state_RNINJM1\[1\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[0\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[0\]/Q  CORESPI_0/USPI/UCC/mtx_state_RNINJM1\[1\]/B  CORESPI_0/USPI/UCC/mtx_state_RNINJM1\[1\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[0\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[0\]/Q  CORESPI_0/USPI/UCC/mtx_state_RNINJM1\[1\]/B  CORESPI_0/USPI/UCC/mtx_state_RNINJM1\[1\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[0\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[0\]/Q  CORESPI_0/USPI/UCC/mtx_state_RNINJM1\[1\]/B  CORESPI_0/USPI/UCC/mtx_state_RNINJM1\[1\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[0\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[0\]/Q  CORESPI_0/USPI/UCC/mtx_state_RNINJM1\[1\]/B  CORESPI_0/USPI/UCC/mtx_state_RNINJM1\[1\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/Q  CoreUARTapb_0/uUART/make_RX/rx_state_RNO_3\[0\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNO_3\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNO_0\[0\]/A  CoreUARTapb_0/uUART/make_RX/rx_state_RNO_0\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNO\[0\]/A  CoreUARTapb_0/uUART/make_RX/rx_state_RNO\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[3\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[3\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNO_0\[4\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNO_0\[4\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[4\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[4\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_consecutive/CLK  CORESPI_0/USPI/UCC/mtx_consecutive/Q  CORESPI_0/USPI/UCC/mtx_consecutive_RNIBOPH/A  CORESPI_0/USPI/UCC/mtx_consecutive_RNIBOPH/Y  CORESPI_0/USPI/UCC/mtx_state_RNO_0\[3\]/A  CORESPI_0/USPI/UCC/mtx_state_RNO_0\[3\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[3\]/A  CORESPI_0/USPI/UCC/mtx_state_RNO\[3\]/Y  CORESPI_0/USPI/UCC/mtx_state\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[8\]/CLK  BUS_INTERFACE_0/p2/count\[8\]/Q  BUS_INTERFACE_0/p2/count_RNO_1\[9\]/B  BUS_INTERFACE_0/p2/count_RNO_1\[9\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[9\]/A  BUS_INTERFACE_0/p2/count_RNO_0\[9\]/Y  BUS_INTERFACE_0/p2/count_RNO\[9\]/C  BUS_INTERFACE_0/p2/count_RNO\[9\]/Y  BUS_INTERFACE_0/p2/count\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_state/CLK  CORESPI_0/USPI/UCC/stxs_state/Q  CORESPI_0/USPI/UCC/stxs_state_RNI5QFT2/C  CORESPI_0/USPI/UCC/stxs_state_RNI5QFT2/Y  CORESPI_0/USPI/UCC/stxs_dataerr_RNO/A  CORESPI_0/USPI/UCC/stxs_dataerr_RNO/Y  CORESPI_0/USPI/UCC/stxs_dataerr/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[0\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[0\]/Q  CORESPI_0/USPI/UCC/mtx_state_RNINJM1\[1\]/B  CORESPI_0/USPI/UCC/mtx_state_RNINJM1\[1\]/Y  CORESPI_0/USPI/UCC/spi_ssel_pos/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_byte\[0\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_byte\[0\]/Q  CoreUARTapb_0/uUART/rx_dout_reg_RNI5OFV\[0\]/B  CoreUARTapb_0/uUART/rx_dout_reg_RNI5OFV\[0\]/Y  CoreUARTapb_0/iPRDATA_RNO_2\[0\]/A  CoreUARTapb_0/iPRDATA_RNO_2\[0\]/Y  CoreUARTapb_0/iPRDATA_RNO_0\[0\]/A  CoreUARTapb_0/iPRDATA_RNO_0\[0\]/Y  CoreUARTapb_0/iPRDATA_RNO\[0\]/A  CoreUARTapb_0/iPRDATA_RNO\[0\]/Y  CoreUARTapb_0/iPRDATA\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_byte\[1\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_byte\[1\]/Q  CoreUARTapb_0/uUART/rx_dout_reg_RNI7QFV\[1\]/B  CoreUARTapb_0/uUART/rx_dout_reg_RNI7QFV\[1\]/Y  CoreUARTapb_0/iPRDATA_RNO_2\[1\]/A  CoreUARTapb_0/iPRDATA_RNO_2\[1\]/Y  CoreUARTapb_0/iPRDATA_RNO_0\[1\]/A  CoreUARTapb_0/iPRDATA_RNO_0\[1\]/Y  CoreUARTapb_0/iPRDATA_RNO\[1\]/A  CoreUARTapb_0/iPRDATA_RNO\[1\]/Y  CoreUARTapb_0/iPRDATA\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_byte\[2\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_byte\[2\]/Q  CoreUARTapb_0/uUART/rx_dout_reg_RNI9SFV\[2\]/B  CoreUARTapb_0/uUART/rx_dout_reg_RNI9SFV\[2\]/Y  CoreUARTapb_0/iPRDATA_RNO_2\[2\]/A  CoreUARTapb_0/iPRDATA_RNO_2\[2\]/Y  CoreUARTapb_0/iPRDATA_RNO_0\[2\]/A  CoreUARTapb_0/iPRDATA_RNO_0\[2\]/Y  CoreUARTapb_0/iPRDATA_RNO\[2\]/A  CoreUARTapb_0/iPRDATA_RNO\[2\]/Y  CoreUARTapb_0/iPRDATA\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_byte\[3\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_byte\[3\]/Q  CoreUARTapb_0/uUART/rx_dout_reg_RNIBUFV\[3\]/B  CoreUARTapb_0/uUART/rx_dout_reg_RNIBUFV\[3\]/Y  CoreUARTapb_0/iPRDATA_RNO_2\[3\]/A  CoreUARTapb_0/iPRDATA_RNO_2\[3\]/Y  CoreUARTapb_0/iPRDATA_RNO_0\[3\]/A  CoreUARTapb_0/iPRDATA_RNO_0\[3\]/Y  CoreUARTapb_0/iPRDATA_RNO\[3\]/A  CoreUARTapb_0/iPRDATA_RNO\[3\]/Y  CoreUARTapb_0/iPRDATA\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_byte\[4\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_byte\[4\]/Q  CoreUARTapb_0/uUART/rx_dout_reg_RNID0GV\[4\]/B  CoreUARTapb_0/uUART/rx_dout_reg_RNID0GV\[4\]/Y  CoreUARTapb_0/iPRDATA_RNO_2\[4\]/A  CoreUARTapb_0/iPRDATA_RNO_2\[4\]/Y  CoreUARTapb_0/iPRDATA_RNO_0\[4\]/A  CoreUARTapb_0/iPRDATA_RNO_0\[4\]/Y  CoreUARTapb_0/iPRDATA_RNO\[4\]/A  CoreUARTapb_0/iPRDATA_RNO\[4\]/Y  CoreUARTapb_0/iPRDATA\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[25\]/CLK  BUS_INTERFACE_0/p2/count\[25\]/Q  BUS_INTERFACE_0/p2/count_RNO_1\[26\]/A  BUS_INTERFACE_0/p2/count_RNO_1\[26\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[26\]/A  BUS_INTERFACE_0/p2/count_RNO_0\[26\]/Y  BUS_INTERFACE_0/p2/count_RNO\[26\]/B  BUS_INTERFACE_0/p2/count_RNO\[26\]/Y  BUS_INTERFACE_0/p2/count\[26\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[28\]/CLK  BUS_INTERFACE_0/p2/count\[28\]/Q  BUS_INTERFACE_0/p2/count_RNO_1\[31\]/A  BUS_INTERFACE_0/p2/count_RNO_1\[31\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[31\]/A  BUS_INTERFACE_0/p2/count_RNO_0\[31\]/Y  BUS_INTERFACE_0/p2/count_RNO\[31\]/B  BUS_INTERFACE_0/p2/count_RNO\[31\]/Y  BUS_INTERFACE_0/p2/count\[31\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitcnt\[2\]/CLK  CORESPI_0/USPI/UCC/stxs_bitcnt\[2\]/Q  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIO1A41\[2\]/C  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIO1A41\[2\]/Y  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO_0\[4\]/A  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO_0\[4\]/Y  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO\[4\]/A  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO\[4\]/Y  CORESPI_0/USPI/UCC/stxs_bitcnt\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_tick/CLK  CORESPI_0/USPI/UCC/spi_clk_tick/Q  CORESPI_0/USPI/UCC/mtx_state_RNO_1\[3\]/B  CORESPI_0/USPI/UCC/mtx_state_RNO_1\[3\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[3\]/C  CORESPI_0/USPI/UCC/mtx_state_RNO\[3\]/Y  CORESPI_0/USPI/UCC/mtx_state\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/samples\[1\]/CLK  CoreUARTapb_0/uUART/make_RX/samples\[1\]/Q  CoreUARTapb_0/uUART/make_RX/samples_RNILCH5\[0\]/B  CoreUARTapb_0/uUART/make_RX/samples_RNILCH5\[0\]/Y  CoreUARTapb_0/uUART/make_RX/framing_error_int_RNO/B  CoreUARTapb_0/uUART/make_RX/framing_error_int_RNO/Y  CoreUARTapb_0/uUART/make_RX/framing_error_int/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_count\[0\]/CLK  CORESPI_0/USPI/UCC/spi_clk_count\[0\]/Q  CORESPI_0/USPI/UCC/spi_clk_count_RNIVO56\[1\]/B  CORESPI_0/USPI/UCC/spi_clk_count_RNIVO56\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNI0N89\[2\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNI0N89\[2\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[3\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[3\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[0\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[0\]/Q  CORESPI_0/USPI/UCC/mtx_state_RNIAP131\[0\]/A  CORESPI_0/USPI/UCC/mtx_state_RNIAP131\[0\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNIGRBQ1\[0\]/A  CORESPI_0/USPI/UCC/mtx_state_RNIGRBQ1\[0\]/Y  CORESPI_0/USPI/UCC/mtx_rxbusy_RNO/B  CORESPI_0/USPI/UCC/mtx_rxbusy_RNO/Y  CORESPI_0/USPI/UCC/mtx_rxbusy/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_8/A  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_8/Y  CORESPI_0/USPI/UTXF/rd_pointer_q_RNO\[0\]/C  CORESPI_0/USPI/UTXF/rd_pointer_q_RNO\[0\]/Y  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/rx_dout_reg\[0\]/CLK  CoreUARTapb_0/uUART/rx_dout_reg\[0\]/Q  CoreUARTapb_0/uUART/rx_dout_reg_RNI5OFV\[0\]/A  CoreUARTapb_0/uUART/rx_dout_reg_RNI5OFV\[0\]/Y  CoreUARTapb_0/iPRDATA_RNO_2\[0\]/A  CoreUARTapb_0/iPRDATA_RNO_2\[0\]/Y  CoreUARTapb_0/iPRDATA_RNO_0\[0\]/A  CoreUARTapb_0/iPRDATA_RNO_0\[0\]/Y  CoreUARTapb_0/iPRDATA_RNO\[0\]/A  CoreUARTapb_0/iPRDATA_RNO\[0\]/Y  CoreUARTapb_0/iPRDATA\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/rx_dout_reg\[1\]/CLK  CoreUARTapb_0/uUART/rx_dout_reg\[1\]/Q  CoreUARTapb_0/uUART/rx_dout_reg_RNI7QFV\[1\]/A  CoreUARTapb_0/uUART/rx_dout_reg_RNI7QFV\[1\]/Y  CoreUARTapb_0/iPRDATA_RNO_2\[1\]/A  CoreUARTapb_0/iPRDATA_RNO_2\[1\]/Y  CoreUARTapb_0/iPRDATA_RNO_0\[1\]/A  CoreUARTapb_0/iPRDATA_RNO_0\[1\]/Y  CoreUARTapb_0/iPRDATA_RNO\[1\]/A  CoreUARTapb_0/iPRDATA_RNO\[1\]/Y  CoreUARTapb_0/iPRDATA\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/rx_dout_reg\[2\]/CLK  CoreUARTapb_0/uUART/rx_dout_reg\[2\]/Q  CoreUARTapb_0/uUART/rx_dout_reg_RNI9SFV\[2\]/A  CoreUARTapb_0/uUART/rx_dout_reg_RNI9SFV\[2\]/Y  CoreUARTapb_0/iPRDATA_RNO_2\[2\]/A  CoreUARTapb_0/iPRDATA_RNO_2\[2\]/Y  CoreUARTapb_0/iPRDATA_RNO_0\[2\]/A  CoreUARTapb_0/iPRDATA_RNO_0\[2\]/Y  CoreUARTapb_0/iPRDATA_RNO\[2\]/A  CoreUARTapb_0/iPRDATA_RNO\[2\]/Y  CoreUARTapb_0/iPRDATA\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/rx_dout_reg\[3\]/CLK  CoreUARTapb_0/uUART/rx_dout_reg\[3\]/Q  CoreUARTapb_0/uUART/rx_dout_reg_RNIBUFV\[3\]/A  CoreUARTapb_0/uUART/rx_dout_reg_RNIBUFV\[3\]/Y  CoreUARTapb_0/iPRDATA_RNO_2\[3\]/A  CoreUARTapb_0/iPRDATA_RNO_2\[3\]/Y  CoreUARTapb_0/iPRDATA_RNO_0\[3\]/A  CoreUARTapb_0/iPRDATA_RNO_0\[3\]/Y  CoreUARTapb_0/iPRDATA_RNO\[3\]/A  CoreUARTapb_0/iPRDATA_RNO\[3\]/Y  CoreUARTapb_0/iPRDATA\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/rx_dout_reg\[4\]/CLK  CoreUARTapb_0/uUART/rx_dout_reg\[4\]/Q  CoreUARTapb_0/uUART/rx_dout_reg_RNID0GV\[4\]/A  CoreUARTapb_0/uUART/rx_dout_reg_RNID0GV\[4\]/Y  CoreUARTapb_0/iPRDATA_RNO_2\[4\]/A  CoreUARTapb_0/iPRDATA_RNO_2\[4\]/Y  CoreUARTapb_0/iPRDATA_RNO_0\[4\]/A  CoreUARTapb_0/iPRDATA_RNO_0\[4\]/Y  CoreUARTapb_0/iPRDATA_RNO\[4\]/A  CoreUARTapb_0/iPRDATA_RNO\[4\]/Y  CoreUARTapb_0/iPRDATA\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_tick/CLK  CORESPI_0/USPI/UCC/spi_clk_tick/Q  CORESPI_0/USPI/UCC/mtx_first_RNO_1/B  CORESPI_0/USPI/UCC/mtx_first_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_first_RNO_0/A  CORESPI_0/USPI/UCC/mtx_first_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_first/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[3\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[3\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNIB3SP1\[2\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNIB3SP1\[2\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNIVH1I2\[2\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNIVH1I2\[2\]/Y  CORESPI_0/USPI/UCC/mtx_lastframe/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/receive_count\[2\]/CLK  CoreUARTapb_0/uUART/make_RX/receive_count\[2\]/Q  CoreUARTapb_0/uUART/make_RX/receive_count_e2_i_o3_0/A  CoreUARTapb_0/uUART/make_RX/receive_count_e2_i_o3_0/Y  CoreUARTapb_0/uUART/make_RX/receive_count_e2_i_0/A  CoreUARTapb_0/uUART/make_RX/receive_count_e2_i_0/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNO\[2\]/A  CoreUARTapb_0/uUART/make_RX/receive_count_RNO\[2\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_tick/CLK  CORESPI_0/USPI/UCC/spi_clk_tick/Q  CORESPI_0/USPI/UCC/mtx_state_RNO_0\[5\]/B  CORESPI_0/USPI/UCC/mtx_state_RNO_0\[5\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[5\]/C  CORESPI_0/USPI/UCC/mtx_state_RNO\[5\]/Y  CORESPI_0/USPI/UCC/mtx_state\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/clr_txfifo/CLK  CORESPI_0/USPI/URF/clr_txfifo/Q  CORESPI_0/USPI/UTXF/empty_out_RNI4U542/C  CORESPI_0/USPI/UTXF/empty_out_RNI4U542/Y  CORESPI_0/USPI/UTXF/empty_out_RNI7CD97/B  CORESPI_0/USPI/UTXF/empty_out_RNI7CD97/Y  CORESPI_0/USPI/UTXF/rd_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/clr_rxfifo/CLK  CORESPI_0/USPI/URF/clr_rxfifo/Q  CORESPI_0/USPI/URXF/rd_pointer_q_RNITGCG2_0\[1\]/C  CORESPI_0/USPI/URXF/rd_pointer_q_RNITGCG2_0\[1\]/Y  CORESPI_0/USPI/URXF/rd_pointer_q_RNIVK6N5\[1\]/B  CORESPI_0/USPI/URXF/rd_pointer_q_RNIVK6N5\[1\]/Y  CORESPI_0/USPI/URXF/rd_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/WCLK  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/EMPTY  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0_RNIJ92H/B  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0_RNIJ92H/Y  CoreUARTapb_0/uUART/rx_state_RNO\[0\]/B  CoreUARTapb_0/uUART/rx_state_RNO\[0\]/Y  CoreUARTapb_0/uUART/rx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_lastframe/CLK  CORESPI_0/USPI/UCC/mtx_lastframe/Q  CORESPI_0/USPI/UCC/mtx_consecutive_RNIBOPH/B  CORESPI_0/USPI/UCC/mtx_consecutive_RNIBOPH/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[5\]/A  CORESPI_0/USPI/UCC/mtx_state_RNO\[5\]/Y  CORESPI_0/USPI/UCC/mtx_state\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[1\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[1\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNIRN4N\[0\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNIRN4N\[0\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[2\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[2\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/A  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/Y  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_8/A  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_8/Y  CORESPI_0/USPI/URXF/rd_pointer_q_RNO\[0\]/A  CORESPI_0/USPI/URXF/rd_pointer_q_RNO\[0\]/Y  CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[9\]/CLK  BUS_INTERFACE_0/hit_count\[9\]/Q  BUS_INTERFACE_0/hit_count_RNO_2\[10\]/A  BUS_INTERFACE_0/hit_count_RNO_2\[10\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[10\]/B  BUS_INTERFACE_0/hit_count_RNO_0\[10\]/Y  BUS_INTERFACE_0/hit_count_RNO\[10\]/A  BUS_INTERFACE_0/hit_count_RNO\[10\]/Y  BUS_INTERFACE_0/hit_count\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/clr_txfifo/CLK  CORESPI_0/USPI/URF/clr_txfifo/Q  CORESPI_0/USPI/UTXF/full_out_RNI0FPI1/C  CORESPI_0/USPI/UTXF/full_out_RNI0FPI1/Y  CORESPI_0/USPI/UTXF/wr_pointer_q_RNO\[0\]/B  CORESPI_0/USPI/UTXF/wr_pointer_q_RNO\[0\]/Y  CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_tick/CLK  CORESPI_0/USPI/UCC/spi_clk_tick/Q  CORESPI_0/USPI/UCC/mtx_state_RNO_0\[4\]/S  CORESPI_0/USPI/UCC/mtx_state_RNO_0\[4\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[4\]/A  CORESPI_0/USPI/UCC/mtx_state_RNO\[4\]/Y  CORESPI_0/USPI/UCC/mtx_state\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/receive_count\[2\]/CLK  CoreUARTapb_0/uUART/make_RX/receive_count\[2\]/Q  CoreUARTapb_0/uUART/make_RX/receive_count_e2_i_a2/B  CoreUARTapb_0/uUART/make_RX/receive_count_e2_i_a2/Y  CoreUARTapb_0/uUART/make_RX/receive_count_e2_i_0/B  CoreUARTapb_0/uUART/make_RX/receive_count_e2_i_0/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNO\[2\]/A  CoreUARTapb_0/uUART/make_RX/receive_count_RNO\[2\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/empty_out/CLK  CORESPI_0/USPI/URXF/empty_out/Q  CORESPI_0/USPI/URXF/empty_out_RNIEE5J1/B  CORESPI_0/USPI/URXF/empty_out_RNIEE5J1/Y  CORESPI_0/USPI/URXF/rd_pointer_q_RNITGCG2_0\[1\]/A  CORESPI_0/USPI/URXF/rd_pointer_q_RNITGCG2_0\[1\]/Y  CORESPI_0/USPI/URXF/rd_pointer_q_RNIVK6N5\[1\]/B  CORESPI_0/USPI/URXF/rd_pointer_q_RNIVK6N5\[1\]/Y  CORESPI_0/USPI/URXF/rd_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNIC7N21\[0\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNIC7N21\[0\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNIB3SP1\[2\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNIB3SP1\[2\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNIVH1I2\[2\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNIVH1I2\[2\]/Y  CORESPI_0/USPI/UCC/mtx_lastframe/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[6\]/CLK  BUS_INTERFACE_0/hit_count\[6\]/Q  BUS_INTERFACE_0/hit_count_RNO_0\[7\]/A  BUS_INTERFACE_0/hit_count_RNO_0\[7\]/Y  BUS_INTERFACE_0/hit_count_RNO\[7\]/C  BUS_INTERFACE_0/hit_count_RNO\[7\]/Y  BUS_INTERFACE_0/hit_count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/controlReg2\[0\]/CLK  CoreUARTapb_0/controlReg2\[0\]/Q  CoreUARTapb_0/uUART/make_RX/receive_shift.rx_shift_11_i_o3\[6\]/B  CoreUARTapb_0/uUART/make_RX/receive_shift.rx_shift_11_i_o3\[6\]/Y  CoreUARTapb_0/uUART/make_RX/last_bit\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_tick/CLK  CORESPI_0/USPI/UCC/spi_clk_tick/Q  CORESPI_0/USPI/UCC/mtx_state_RNO_1\[0\]/B  CORESPI_0/USPI/UCC/mtx_state_RNO_1\[0\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[0\]/B  CORESPI_0/USPI/UCC/mtx_state_RNO\[0\]/Y  CORESPI_0/USPI/UCC/mtx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[8\]/CLK  BUS_INTERFACE_0/p2/count\[8\]/Q  BUS_INTERFACE_0/p2/count_RNI1FTB\[8\]/B  BUS_INTERFACE_0/p2/count_RNI1FTB\[8\]/Y  BUS_INTERFACE_0/p2/pwm_RNO/A  BUS_INTERFACE_0/p2/pwm_RNO/Y  BUS_INTERFACE_0/p2/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[2\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[2\]/Q  CORESPI_0/USPI/UCC/mtx_state_RNIAP131\[0\]/C  CORESPI_0/USPI/UCC/mtx_state_RNIAP131\[0\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNIGRBQ1\[0\]/A  CORESPI_0/USPI/UCC/mtx_state_RNIGRBQ1\[0\]/Y  CORESPI_0/USPI/UCC/mtx_rxbusy_RNO/B  CORESPI_0/USPI/UCC/mtx_rxbusy_RNO/Y  CORESPI_0/USPI/UCC/mtx_rxbusy/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[6\]/CLK  BUS_INTERFACE_0/p2/count\[6\]/Q  BUS_INTERFACE_0/p2/pwm_RNO_0/A  BUS_INTERFACE_0/p2/pwm_RNO_0/Y  BUS_INTERFACE_0/p2/pwm_RNO/B  BUS_INTERFACE_0/p2/pwm_RNO/Y  BUS_INTERFACE_0/p2/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/receive_count\[1\]/CLK  CoreUARTapb_0/uUART/make_RX/receive_count\[1\]/Q  CoreUARTapb_0/uUART/make_RX/receive_count_RNIRSTE\[1\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNIRSTE\[1\]/Y  CoreUARTapb_0/uUART/make_RX/framing_error_int_RNO/C  CoreUARTapb_0/uUART/make_RX/framing_error_int_RNO/Y  CoreUARTapb_0/uUART/make_RX/framing_error_int/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[8\]/CLK  BUS_INTERFACE_0/hit_count\[8\]/Q  BUS_INTERFACE_0/hit_count_RNO_0\[9\]/B  BUS_INTERFACE_0/hit_count_RNO_0\[9\]/Y  BUS_INTERFACE_0/hit_count_RNO\[9\]/B  BUS_INTERFACE_0/hit_count_RNO\[9\]/Y  BUS_INTERFACE_0/hit_count\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_direct/CLK  CORESPI_0/USPI/UCC/stxs_direct/Q  CORESPI_0/USPI/UCC/stxs_datareg_RNO_3\[16\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO_3\[16\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[16\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[16\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[16\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[16\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[16\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[9\]/CLK  BUS_INTERFACE_0/p3/count\[9\]/Q  BUS_INTERFACE_0/p3/count_RNO_0\[6\]/A  BUS_INTERFACE_0/p3/count_RNO_0\[6\]/Y  BUS_INTERFACE_0/p3/count_RNO\[6\]/A  BUS_INTERFACE_0/p3/count_RNO\[6\]/Y  BUS_INTERFACE_0/p3/count\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[27\]/CLK  BUS_INTERFACE_0/modulator/count\[27\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_93/A  BUS_INTERFACE_0/modulator/un3_count_1_I_93/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_7/B  BUS_INTERFACE_0/modulator/un3_count_1_G_7/Y  BUS_INTERFACE_0/modulator/count\[30\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[4\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[4\]/Q  CORESPI_0/USPI/UCC/mtx_first_RNO_3/B  CORESPI_0/USPI/UCC/mtx_first_RNO_3/Y  CORESPI_0/USPI/UCC/mtx_first_RNO_2/A  CORESPI_0/USPI/UCC/mtx_first_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_first_RNO_0/C  CORESPI_0/USPI/UCC/mtx_first_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_first/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_state\[0\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_state\[0\]/Q  CoreUARTapb_0/uUART/make_RX/rx_state_RNO_4\[0\]/A  CoreUARTapb_0/uUART/make_RX/rx_state_RNO_4\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNO_0\[0\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNO_0\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNO\[0\]/A  CoreUARTapb_0/uUART/make_RX/rx_state_RNO\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_tick/CLK  CORESPI_0/USPI/UCC/spi_clk_tick/Q  CORESPI_0/USPI/UCC/mtx_state_RNO_0\[0\]/A  CORESPI_0/USPI/UCC/mtx_state_RNO_0\[0\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[0\]/A  CORESPI_0/USPI/UCC/mtx_state_RNO\[0\]/Y  CORESPI_0/USPI/UCC/mtx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_lastframe/CLK  CORESPI_0/USPI/UCC/mtx_lastframe/Q  CORESPI_0/USPI/UCC/mtx_consecutive_RNIBOPH/B  CORESPI_0/USPI/UCC/mtx_consecutive_RNIBOPH/Y  CORESPI_0/USPI/UCC/mtx_consecutive_RNO_0/A  CORESPI_0/USPI/UCC/mtx_consecutive_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_consecutive/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[30\]/CLK  BUS_INTERFACE_0/p2/count\[30\]/Q  BUS_INTERFACE_0/p2/count_RNO_2\[31\]/A  BUS_INTERFACE_0/p2/count_RNO_2\[31\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[31\]/B  BUS_INTERFACE_0/p2/count_RNO_0\[31\]/Y  BUS_INTERFACE_0/p2/count_RNO\[31\]/B  BUS_INTERFACE_0/p2/count_RNO\[31\]/Y  BUS_INTERFACE_0/p2/count\[31\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_tick/CLK  CORESPI_0/USPI/UCC/spi_clk_tick/Q  CORESPI_0/USPI/UCC/mtx_state_RNO_0\[2\]/B  CORESPI_0/USPI/UCC/mtx_state_RNO_0\[2\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[2\]/B  CORESPI_0/USPI/UCC/mtx_state_RNO\[2\]/Y  CORESPI_0/USPI/UCC/mtx_state\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/controlReg2\[1\]/CLK  CoreUARTapb_0/controlReg2\[1\]/Q  CoreUARTapb_0/uUART/make_RX/receive_count_RNICJ2I1\[3\]/A  CoreUARTapb_0/uUART/make_RX/receive_count_RNICJ2I1\[3\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNICMFU4\[1\]/A  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNICMFU4\[1\]/Y  CoreUARTapb_0/uUART/make_RX/parity_err/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_frames\[1\]/CLK  CORESPI_0/USPI/UCC/msrxp_frames\[1\]/Q  CORESPI_0/USPI/UCC/tmp_1_CO1/A  CORESPI_0/USPI/UCC/tmp_1_CO1/Y  CORESPI_0/USPI/UCC/rx_cmdsize_RNO_2/B  CORESPI_0/USPI/UCC/rx_cmdsize_RNO_2/Y  CORESPI_0/USPI/UCC/rx_cmdsize_RNO/C  CORESPI_0/USPI/UCC/rx_cmdsize_RNO/Y  CORESPI_0/USPI/UCC/rx_cmdsize/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/Q  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_0\[0\]/A  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_0\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_parity_calc_RNO/C  CoreUARTapb_0/uUART/make_RX/rx_parity_calc_RNO/Y  CoreUARTapb_0/uUART/make_RX/rx_parity_calc/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[28\]/CLK  BUS_INTERFACE_0/modulator/count\[28\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_90/B  BUS_INTERFACE_0/modulator/un3_count_1_I_90/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_5/B  BUS_INTERFACE_0/modulator/un3_count_1_G_5/Y  BUS_INTERFACE_0/modulator/count\[29\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[7\]/CLK  BUS_INTERFACE_0/p2/count\[7\]/Q  BUS_INTERFACE_0/p2/count_RNO_0\[6\]/A  BUS_INTERFACE_0/p2/count_RNO_0\[6\]/Y  BUS_INTERFACE_0/p2/count_RNO\[6\]/A  BUS_INTERFACE_0/p2/count_RNO\[6\]/Y  BUS_INTERFACE_0/p2/count\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[20\]/CLK  BUS_INTERFACE_0/p3/count\[20\]/Q  BUS_INTERFACE_0/p3/count_RNO_0\[23\]/A  BUS_INTERFACE_0/p3/count_RNO_0\[23\]/Y  BUS_INTERFACE_0/p3/count_RNO\[23\]/B  BUS_INTERFACE_0/p3/count_RNO\[23\]/Y  BUS_INTERFACE_0/p3/count\[23\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[27\]/CLK  BUS_INTERFACE_0/modulator/count\[27\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_90/A  BUS_INTERFACE_0/modulator/un3_count_1_I_90/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_5/B  BUS_INTERFACE_0/modulator/un3_count_1_G_5/Y  BUS_INTERFACE_0/modulator/count\[29\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_TX/xmit_state\[3\]/CLK  CoreUARTapb_0/uUART/make_TX/xmit_state\[3\]/Q  CoreUARTapb_0/uUART/make_TX/xmit_state_RNIGN7L_0\[3\]/B  CoreUARTapb_0/uUART/make_TX/xmit_state_RNIGN7L_0\[3\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO\[2\]/C  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO\[2\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[0\]/CLK  BUS_INTERFACE_0/p3/count\[0\]/Q  BUS_INTERFACE_0/p3/count_RNO_0\[6\]/B  BUS_INTERFACE_0/p3/count_RNO_0\[6\]/Y  BUS_INTERFACE_0/p3/count_RNO\[6\]/A  BUS_INTERFACE_0/p3/count_RNO\[6\]/Y  BUS_INTERFACE_0/p3/count\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[0\]/CLK  BUS_INTERFACE_0/p3/count\[0\]/Q  BUS_INTERFACE_0/p3/count_RNO_0\[9\]/B  BUS_INTERFACE_0/p3/count_RNO_0\[9\]/Y  BUS_INTERFACE_0/p3/count_RNO\[9\]/A  BUS_INTERFACE_0/p3/count_RNO\[9\]/Y  BUS_INTERFACE_0/p3/count\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_state/CLK  CORESPI_0/USPI/UCC/stxs_state/Q  CORESPI_0/USPI/UCC/stxs_checkorun_RNO/B  CORESPI_0/USPI/UCC/stxs_checkorun_RNO/Y  CORESPI_0/USPI/UCC/stxs_checkorun/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitcnt\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitcnt\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO_0\[2\]/A  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO_0\[2\]/Y  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO\[2\]/A  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO\[2\]/Y  CORESPI_0/USPI/UCC/stxs_bitcnt\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[6\]/CLK  BUS_INTERFACE_0/p3/count\[6\]/Q  BUS_INTERFACE_0/p3/count_RNO_0\[9\]/A  BUS_INTERFACE_0/p3/count_RNO_0\[9\]/Y  BUS_INTERFACE_0/p3/count_RNO\[9\]/A  BUS_INTERFACE_0/p3/count_RNO\[9\]/Y  BUS_INTERFACE_0/p3/count\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[27\]/CLK  BUS_INTERFACE_0/p1/count\[27\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_93/A  BUS_INTERFACE_0/p1/un3_count_1_I_93/Y  BUS_INTERFACE_0/p1/un3_count_1_G_7/B  BUS_INTERFACE_0/p1/un3_count_1_G_7/Y  BUS_INTERFACE_0/p1/count\[30\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[27\]/CLK  BUS_INTERFACE_0/p/count\[27\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_93/A  BUS_INTERFACE_0/p/un3_count_1_I_93/Y  BUS_INTERFACE_0/p/un3_count_1_G_7/B  BUS_INTERFACE_0/p/un3_count_1_G_7/Y  BUS_INTERFACE_0/p/count\[30\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[5\]/CLK  BUS_INTERFACE_0/p2/count\[5\]/Q  BUS_INTERFACE_0/p2/count_RNO_1\[3\]/B  BUS_INTERFACE_0/p2/count_RNO_1\[3\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[3\]/A  BUS_INTERFACE_0/p2/count_RNO_0\[3\]/Y  BUS_INTERFACE_0/p2/count_RNO\[3\]/C  BUS_INTERFACE_0/p2/count_RNO\[3\]/Y  BUS_INTERFACE_0/p2/count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/Q  CoreUARTapb_0/uUART/make_RX/receive_count_RNO\[0\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNO\[0\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/genblk2.tx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/WCLK  CoreUARTapb_0/uUART/genblk2.tx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/EMPTY  CoreUARTapb_0/uUART/make_TX/xmit_state_RNI5R5N\[0\]/B  CoreUARTapb_0/uUART/make_TX/xmit_state_RNI5R5N\[0\]/Y  CoreUARTapb_0/uUART/make_TX/fifo_read_en0_RNO/A  CoreUARTapb_0/uUART/make_TX/fifo_read_en0_RNO/Y  CoreUARTapb_0/uUART/make_TX/fifo_read_en0/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[5\]/CLK  BUS_INTERFACE_0/modulator/count\[5\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_14/B  BUS_INTERFACE_0/modulator/un3_count_1_I_14/Y  BUS_INTERFACE_0/modulator/count_RNO\[5\]/C  BUS_INTERFACE_0/modulator/count_RNO\[5\]/Y  BUS_INTERFACE_0/modulator/count\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[18\]/CLK  BUS_INTERFACE_0/p1/count\[18\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_53/B  BUS_INTERFACE_0/p1/un3_count_1_I_53/Y  BUS_INTERFACE_0/p1/count_RNO\[18\]/C  BUS_INTERFACE_0/p1/count_RNO\[18\]/Y  BUS_INTERFACE_0/p1/count\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[18\]/CLK  BUS_INTERFACE_0/p/count\[18\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_53/B  BUS_INTERFACE_0/p/un3_count_1_I_53/Y  BUS_INTERFACE_0/p/count_RNO\[18\]/C  BUS_INTERFACE_0/p/count_RNO\[18\]/Y  BUS_INTERFACE_0/p/count\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[9\]/CLK  BUS_INTERFACE_0/modulator/count\[9\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_26/B  BUS_INTERFACE_0/modulator/un3_count_1_I_26/Y  BUS_INTERFACE_0/modulator/count_RNO\[9\]/C  BUS_INTERFACE_0/modulator/count_RNO\[9\]/Y  BUS_INTERFACE_0/modulator/count\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[16\]/CLK  BUS_INTERFACE_0/modulator/count\[16\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_46/B  BUS_INTERFACE_0/modulator/un3_count_1_I_46/Y  BUS_INTERFACE_0/modulator/count_RNO\[16\]/C  BUS_INTERFACE_0/modulator/count_RNO\[16\]/Y  BUS_INTERFACE_0/modulator/count\[16\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[15\]/CLK  BUS_INTERFACE_0/modulator/count\[15\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_43/B  BUS_INTERFACE_0/modulator/un3_count_1_I_43/Y  BUS_INTERFACE_0/modulator/count_RNO\[15\]/C  BUS_INTERFACE_0/modulator/count_RNO\[15\]/Y  BUS_INTERFACE_0/modulator/count\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[15\]/CLK  BUS_INTERFACE_0/p1/count\[15\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_43/B  BUS_INTERFACE_0/p1/un3_count_1_I_43/Y  BUS_INTERFACE_0/p1/count_RNO\[15\]/C  BUS_INTERFACE_0/p1/count_RNO\[15\]/Y  BUS_INTERFACE_0/p1/count\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[15\]/CLK  BUS_INTERFACE_0/p/count\[15\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_43/B  BUS_INTERFACE_0/p/un3_count_1_I_43/Y  BUS_INTERFACE_0/p/count_RNO\[15\]/C  BUS_INTERFACE_0/p/count_RNO\[15\]/Y  BUS_INTERFACE_0/p/count\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr_RNO\[0\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr_RNO\[0\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/Q  CoreUARTapb_0/uUART/make_RX/receive_count_RNO\[3\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNO\[3\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[4\]/CLK  BUS_INTERFACE_0/p2/count\[4\]/Q  BUS_INTERFACE_0/p2/count_RNO_1\[3\]/A  BUS_INTERFACE_0/p2/count_RNO_1\[3\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[3\]/A  BUS_INTERFACE_0/p2/count_RNO_0\[3\]/Y  BUS_INTERFACE_0/p2/count_RNO\[3\]/C  BUS_INTERFACE_0/p2/count_RNO\[3\]/Y  BUS_INTERFACE_0/p2/count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[7\]/CLK  BUS_INTERFACE_0/p2/count\[7\]/Q  BUS_INTERFACE_0/p2/count_RNO_1\[7\]/B  BUS_INTERFACE_0/p2/count_RNO_1\[7\]/Y  BUS_INTERFACE_0/p2/count_RNO\[7\]/C  BUS_INTERFACE_0/p2/count_RNO\[7\]/Y  BUS_INTERFACE_0/p2/count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/controlReg2\[1\]/CLK  CoreUARTapb_0/controlReg2\[1\]/Q  CoreUARTapb_0/uUART/make_TX/xmit_state_RNIVSP41\[3\]/B  CoreUARTapb_0/uUART/make_TX/xmit_state_RNIVSP41\[3\]/Y  CoreUARTapb_0/uUART/make_TX/tx_parity_RNO_0/A  CoreUARTapb_0/uUART/make_TX/tx_parity_RNO_0/Y  CoreUARTapb_0/uUART/make_TX/tx_parity/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[19\]/CLK  BUS_INTERFACE_0/hit_count\[19\]/Q  BUS_INTERFACE_0/hit_count_RNO_0\[20\]/B  BUS_INTERFACE_0/hit_count_RNO_0\[20\]/Y  BUS_INTERFACE_0/hit_count_RNO\[20\]/B  BUS_INTERFACE_0/hit_count_RNO\[20\]/Y  BUS_INTERFACE_0/hit_count\[20\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/un1_wr_pointer_q_I_8/A  CORESPI_0/USPI/URXF/un1_wr_pointer_q_I_8/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNO\[0\]/A  CORESPI_0/USPI/URXF/wr_pointer_q_RNO\[0\]/Y  CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_count\[5\]/CLK  CORESPI_0/USPI/UCC/spi_clk_count\[5\]/Q  CORESPI_0/USPI/UCC/spi_clk_count_RNI9NHI\[5\]/B  CORESPI_0/USPI/UCC/spi_clk_count_RNI9NHI\[5\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO_0\[7\]/B  CORESPI_0/USPI/UCC/spi_clk_count_RNO_0\[7\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[7\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[7\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[2\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[2\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNIB3SP1\[2\]/C  CORESPI_0/USPI/UCC/mtx_bitsel_RNIB3SP1\[2\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNIVH1I2\[2\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNIVH1I2\[2\]/Y  CORESPI_0/USPI/UCC/mtx_lastframe/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_frames\[0\]/CLK  CORESPI_0/USPI/UCC/msrxp_frames\[0\]/Q  CORESPI_0/USPI/UCC/tmp_1_CO1/B  CORESPI_0/USPI/UCC/tmp_1_CO1/Y  CORESPI_0/USPI/UCC/msrxp_frames_RNO\[2\]/B  CORESPI_0/USPI/UCC/msrxp_frames_RNO\[2\]/Y  CORESPI_0/USPI/UCC/msrxp_frames\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[31\]/CLK  BUS_INTERFACE_0/modulator/count\[31\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_19/B  BUS_INTERFACE_0/modulator/pwm6_0_I_19/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_20/A  BUS_INTERFACE_0/modulator/pwm6_0_I_20/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/A  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/rx_dout_reg_empty/CLK  CoreUARTapb_0/uUART/rx_dout_reg_empty/Q  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0_RNIJ92H/A  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0_RNIJ92H/Y  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0_RNO/A  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0_RNO/Y  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/REN  	(8.2:8.2:8.2) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitcnt\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitcnt\[0\]/Q  CORESPI_0/USPI/UCC/stxs_strobetx_RNO_2/C  CORESPI_0/USPI/UCC/stxs_strobetx_RNO_2/Y  CORESPI_0/USPI/UCC/stxs_strobetx_RNO_0/B  CORESPI_0/USPI/UCC/stxs_strobetx_RNO_0/Y  CORESPI_0/USPI/UCC/stxs_strobetx/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/controlReg2\[0\]/CLK  CoreUARTapb_0/controlReg2\[0\]/Q  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIG4V83\[1\]/A  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIG4V83\[1\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNICMFU4\[1\]/B  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNICMFU4\[1\]/Y  CoreUARTapb_0/uUART/make_RX/parity_err/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitcnt\[1\]/CLK  CORESPI_0/USPI/UCC/stxs_bitcnt\[1\]/Q  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO_0\[2\]/B  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO_0\[2\]/Y  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO\[2\]/A  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO\[2\]/Y  CORESPI_0/USPI/UCC/stxs_bitcnt\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[7\]/CLK  BUS_INTERFACE_0/p2/count\[7\]/Q  BUS_INTERFACE_0/p2/pwm_RNO_0/C  BUS_INTERFACE_0/p2/pwm_RNO_0/Y  BUS_INTERFACE_0/p2/pwm_RNO/B  BUS_INTERFACE_0/p2/pwm_RNO/Y  BUS_INTERFACE_0/p2/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[27\]/CLK  BUS_INTERFACE_0/p1/count\[27\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_90/A  BUS_INTERFACE_0/p1/un3_count_1_I_90/Y  BUS_INTERFACE_0/p1/un3_count_1_G_5/B  BUS_INTERFACE_0/p1/un3_count_1_G_5/Y  BUS_INTERFACE_0/p1/count\[29\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[27\]/CLK  BUS_INTERFACE_0/p/count\[27\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_90/A  BUS_INTERFACE_0/p/un3_count_1_I_90/Y  BUS_INTERFACE_0/p/un3_count_1_G_5/B  BUS_INTERFACE_0/p/un3_count_1_G_5/Y  BUS_INTERFACE_0/p/count\[29\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/stxs_bitcnt\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/stxs_bitcnt\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/stxs_bitcnt\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/stxs_bitcnt\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/stxs_lastbit/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/stxs_midbit/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/stxs_first/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/stxs_checkorun/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/stxs_dataerr/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/stxs_bitcnt\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[27\]/CLK  BUS_INTERFACE_0/p3/count\[27\]/Q  BUS_INTERFACE_0/p3/count_RNO_0\[30\]/C  BUS_INTERFACE_0/p3/count_RNO_0\[30\]/Y  BUS_INTERFACE_0/p3/count_RNO\[30\]/B  BUS_INTERFACE_0/p3/count_RNO\[30\]/Y  BUS_INTERFACE_0/p3/count\[30\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr\[0\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr\[0\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr_RNI9PVN\[1\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr_RNI9PVN\[1\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr_RNO\[3\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr_RNO\[3\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[17\]/CLK  BUS_INTERFACE_0/hit_count\[17\]/Q  BUS_INTERFACE_0/hit_count_RNO_0\[18\]/A  BUS_INTERFACE_0/hit_count_RNO_0\[18\]/Y  BUS_INTERFACE_0/hit_count_RNO\[18\]/B  BUS_INTERFACE_0/hit_count_RNO\[18\]/Y  BUS_INTERFACE_0/hit_count\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__0\[0\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__0\[0\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__0_RNIV5SR\[0\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__0_RNIV5SR\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__0_RNI72FE1\[0\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__0_RNI72FE1\[0\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[0\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[0\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/rx_state\[1\]/CLK  CoreUARTapb_0/uUART/rx_state\[1\]/Q  CoreUARTapb_0/uUART/rx_state_RNIDNB4\[0\]/B  CoreUARTapb_0/uUART/rx_state_RNIDNB4\[0\]/Y  CoreUARTapb_0/uUART/rx_dout_reg_empty/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[30\]/CLK  BUS_INTERFACE_0/modulator/count\[30\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_96/B  BUS_INTERFACE_0/modulator/un3_count_1_I_96/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_9/B  BUS_INTERFACE_0/modulator/un3_count_1_G_9/Y  BUS_INTERFACE_0/modulator/count\[31\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/parity_err/CLK  CoreUARTapb_0/uUART/make_RX/parity_err/Q  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0_RNO_8/A  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0_RNO_8/Y  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/WEN  	(8.8:8.8:8.8) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__0\[0\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__0\[0\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__0_RNIV5SR\[0\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__0_RNIV5SR\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__0_RNI72FE1\[0\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__0_RNI72FE1\[0\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[0\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[0\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__0\[0\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__0\[0\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__0_RNI3UOD\[0\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__0_RNI3UOD\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__0_RNI72FE1\[0\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__0_RNI72FE1\[0\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[0\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[0\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[4\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[4\]/Q  CORESPI_0/USPI/UCC/mtx_state_RNO_0\[3\]/C  CORESPI_0/USPI/UCC/mtx_state_RNO_0\[3\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[3\]/A  CORESPI_0/USPI/UCC/mtx_state_RNO\[3\]/Y  CORESPI_0/USPI/UCC/mtx_state\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__0\[0\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__0\[0\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__0_RNI3UOD\[0\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__0_RNI3UOD\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__0_RNI72FE1\[0\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__0_RNI72FE1\[0\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[0\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[0\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[7\]/CLK  BUS_INTERFACE_0/modulator/count\[7\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_20/B  BUS_INTERFACE_0/modulator/un3_count_1_I_20/Y  BUS_INTERFACE_0/modulator/count_RNO\[7\]/C  BUS_INTERFACE_0/modulator/count_RNO\[7\]/Y  BUS_INTERFACE_0/modulator/count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[7\]/CLK  BUS_INTERFACE_0/p1/count\[7\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_20/B  BUS_INTERFACE_0/p1/un3_count_1_I_20/Y  BUS_INTERFACE_0/p1/count_RNO\[7\]/C  BUS_INTERFACE_0/p1/count_RNO\[7\]/Y  BUS_INTERFACE_0/p1/count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[7\]/CLK  BUS_INTERFACE_0/p/count\[7\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_20/B  BUS_INTERFACE_0/p/un3_count_1_I_20/Y  BUS_INTERFACE_0/p/count_RNO\[7\]/C  BUS_INTERFACE_0/p/count_RNO\[7\]/Y  BUS_INTERFACE_0/p/count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[17\]/CLK  BUS_INTERFACE_0/p1/count\[17\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_49/B  BUS_INTERFACE_0/p1/un3_count_1_I_49/Y  BUS_INTERFACE_0/p1/count_RNO\[17\]/C  BUS_INTERFACE_0/p1/count_RNO\[17\]/Y  BUS_INTERFACE_0/p1/count\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[17\]/CLK  BUS_INTERFACE_0/p/count\[17\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_49/B  BUS_INTERFACE_0/p/un3_count_1_I_49/Y  BUS_INTERFACE_0/p/count_RNO\[17\]/C  BUS_INTERFACE_0/p/count_RNO\[17\]/Y  BUS_INTERFACE_0/p/count\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/wr_pointer_q\[1\]/CLK  CORESPI_0/USPI/URXF/wr_pointer_q\[1\]/Q  CORESPI_0/USPI/URXF/un1_wr_pointer_q_I_10/A  CORESPI_0/USPI/URXF/un1_wr_pointer_q_I_10/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNO\[1\]/A  CORESPI_0/USPI/URXF/wr_pointer_q_RNO\[1\]/Y  CORESPI_0/USPI/URXF/wr_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[3\]/CLK  BUS_INTERFACE_0/hit_count\[3\]/Q  BUS_INTERFACE_0/hit_count_RNO_0\[4\]/A  BUS_INTERFACE_0/hit_count_RNO_0\[4\]/Y  BUS_INTERFACE_0/hit_count_RNO\[4\]/C  BUS_INTERFACE_0/hit_count_RNO\[4\]/Y  BUS_INTERFACE_0/hit_count\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[2\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[2\]/Q  CORESPI_0/USPI/UCC/mtx_state_RNI6349\[2\]/B  CORESPI_0/USPI/UCC/mtx_state_RNI6349\[2\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[3\]/B  CORESPI_0/USPI/UCC/mtx_state_RNO\[3\]/Y  CORESPI_0/USPI/UCC/mtx_state\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[12\]/CLK  BUS_INTERFACE_0/p2/count\[12\]/Q  BUS_INTERFACE_0/p2/count_RNO_0\[17\]/B  BUS_INTERFACE_0/p2/count_RNO_0\[17\]/Y  BUS_INTERFACE_0/p2/count_RNO\[17\]/B  BUS_INTERFACE_0/p2/count_RNO\[17\]/Y  BUS_INTERFACE_0/p2/count\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[11\]/CLK  BUS_INTERFACE_0/p3/count\[11\]/Q  BUS_INTERFACE_0/p3/count_RNO_0\[3\]/A  BUS_INTERFACE_0/p3/count_RNO_0\[3\]/Y  BUS_INTERFACE_0/p3/count_RNO\[3\]/C  BUS_INTERFACE_0/p3/count_RNO\[3\]/Y  BUS_INTERFACE_0/p3/count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitcnt\[1\]/CLK  CORESPI_0/USPI/UCC/stxs_bitcnt\[1\]/Q  CORESPI_0/USPI/UCC/stxs_strobetx_RNO_2/A  CORESPI_0/USPI/UCC/stxs_strobetx_RNO_2/Y  CORESPI_0/USPI/UCC/stxs_strobetx_RNO_0/B  CORESPI_0/USPI/UCC/stxs_strobetx_RNO_0/Y  CORESPI_0/USPI/UCC/stxs_strobetx/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_TX/xmit_state\[3\]/CLK  CoreUARTapb_0/uUART/make_TX/xmit_state\[3\]/Q  CoreUARTapb_0/uUART/make_TX/tx_RNO_2/A  CoreUARTapb_0/uUART/make_TX/tx_RNO_2/Y  CoreUARTapb_0/uUART/make_TX/tx_RNO/C  CoreUARTapb_0/uUART/make_TX/tx_RNO/Y  CoreUARTapb_0/uUART/make_TX/tx/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[0\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[0\]/Q  CORESPI_0/USPI/UCC/mtx_state_RNO_1\[1\]/A  CORESPI_0/USPI/UCC/mtx_state_RNO_1\[1\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[1\]/C  CORESPI_0/USPI/UCC/mtx_state_RNO\[1\]/Y  CORESPI_0/USPI/UCC/mtx_state\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[14\]/CLK  BUS_INTERFACE_0/hit_count\[14\]/Q  BUS_INTERFACE_0/hit_count_RNO_0\[15\]/B  BUS_INTERFACE_0/hit_count_RNO_0\[15\]/Y  BUS_INTERFACE_0/hit_count_RNO\[15\]/B  BUS_INTERFACE_0/hit_count_RNO\[15\]/Y  BUS_INTERFACE_0/hit_count\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[22\]/CLK  BUS_INTERFACE_0/hit_count\[22\]/Q  BUS_INTERFACE_0/hit_count_RNO_0\[23\]/B  BUS_INTERFACE_0/hit_count_RNO_0\[23\]/Y  BUS_INTERFACE_0/hit_count_RNO\[23\]/B  BUS_INTERFACE_0/hit_count_RNO\[23\]/Y  BUS_INTERFACE_0/hit_count\[23\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/rx_state\[0\]/CLK  CoreUARTapb_0/uUART/rx_state\[0\]/Q  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0_RNO/C  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0_RNO/Y  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/REN  	(8.2:8.2:8.2) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[1\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[1\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI3DJ9\[1\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI3DJ9\[1\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIF8P81\[1\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIF8P81\[1\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[1\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[1\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[2\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[2\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI5FJ9\[2\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI5FJ9\[2\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIJCP81\[2\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIJCP81\[2\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[2\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[2\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[6\]/CLK  BUS_INTERFACE_0/p3/count\[6\]/Q  BUS_INTERFACE_0/p3/count_RNI4SJD2\[5\]/B  BUS_INTERFACE_0/p3/count_RNI4SJD2\[5\]/Y  BUS_INTERFACE_0/p3/count_RNO_0\[8\]/B  BUS_INTERFACE_0/p3/count_RNO_0\[8\]/Y  BUS_INTERFACE_0/p3/count\[8\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[20\]/CLK  BUS_INTERFACE_0/p3/count\[20\]/Q  BUS_INTERFACE_0/p3/count_RNI3TV68\[20\]/B  BUS_INTERFACE_0/p3/count_RNI3TV68\[20\]/Y  BUS_INTERFACE_0/p3/count_RNO_0\[22\]/B  BUS_INTERFACE_0/p3/count_RNO_0\[22\]/Y  BUS_INTERFACE_0/p3/count\[22\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[1\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[1\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI3DJ9\[1\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI3DJ9\[1\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIF8P81\[1\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIF8P81\[1\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[1\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[1\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[2\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[2\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI5FJ9\[2\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI5FJ9\[2\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIJCP81\[2\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIJCP81\[2\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[2\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[2\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[1\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[1\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNI7TBQ\[1\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNI7TBQ\[1\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIF8P81\[1\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIF8P81\[1\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[1\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[1\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[2\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[2\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNI9VBQ\[2\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNI9VBQ\[2\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIJCP81\[2\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIJCP81\[2\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[2\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[2\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[1\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[1\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNI7TBQ\[1\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNI7TBQ\[1\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIF8P81\[1\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIF8P81\[1\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[1\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[1\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[2\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[2\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNI9VBQ\[2\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNI9VBQ\[2\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIJCP81\[2\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIJCP81\[2\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[2\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[2\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_TX/xmit_state\[3\]/CLK  CoreUARTapb_0/uUART/make_TX/xmit_state\[3\]/Q  CoreUARTapb_0/uUART/make_TX/tx_RNO_1/C  CoreUARTapb_0/uUART/make_TX/tx_RNO_1/Y  CoreUARTapb_0/uUART/make_TX/tx_RNO/B  CoreUARTapb_0/uUART/make_TX/tx_RNO/Y  CoreUARTapb_0/uUART/make_TX/tx/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[6\]/CLK  BUS_INTERFACE_0/p2/count\[6\]/Q  BUS_INTERFACE_0/p2/count_RNO_0\[7\]/A  BUS_INTERFACE_0/p2/count_RNO_0\[7\]/Y  BUS_INTERFACE_0/p2/count_RNO\[7\]/A  BUS_INTERFACE_0/p2/count_RNO\[7\]/Y  BUS_INTERFACE_0/p2/count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[3\]/CLK  BUS_INTERFACE_0/p1/count\[3\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_13/B  BUS_INTERFACE_0/p1/un3_count_1_I_13/Y  BUS_INTERFACE_0/p1/un3_count_1_I_14/A  BUS_INTERFACE_0/p1/un3_count_1_I_14/Y  BUS_INTERFACE_0/p1/count\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[3\]/CLK  BUS_INTERFACE_0/p/count\[3\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_13/B  BUS_INTERFACE_0/p/un3_count_1_I_13/Y  BUS_INTERFACE_0/p/un3_count_1_I_14/A  BUS_INTERFACE_0/p/un3_count_1_I_14/Y  BUS_INTERFACE_0/p/count\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[4\]/CLK  BUS_INTERFACE_0/p1/count\[4\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_13/C  BUS_INTERFACE_0/p1/un3_count_1_I_13/Y  BUS_INTERFACE_0/p1/un3_count_1_I_14/A  BUS_INTERFACE_0/p1/un3_count_1_I_14/Y  BUS_INTERFACE_0/p1/count\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[4\]/CLK  BUS_INTERFACE_0/p/count\[4\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_13/C  BUS_INTERFACE_0/p/un3_count_1_I_13/Y  BUS_INTERFACE_0/p/un3_count_1_I_14/A  BUS_INTERFACE_0/p/un3_count_1_I_14/Y  BUS_INTERFACE_0/p/count\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[18\]/CLK  BUS_INTERFACE_0/modulator/count\[18\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_55/C  BUS_INTERFACE_0/modulator/un3_count_1_I_55/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_56/A  BUS_INTERFACE_0/modulator/un3_count_1_I_56/Y  BUS_INTERFACE_0/modulator/count\[19\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/counter_q\[5\]/CLK  CORESPI_0/USPI/URXF/counter_q\[5\]/Q  CORESPI_0/USPI/URXF/un1_counter_q_ADD_6x6_fast_I29_Y_0/C  CORESPI_0/USPI/URXF/un1_counter_q_ADD_6x6_fast_I29_Y_0/Y  CORESPI_0/USPI/URXF/counter_q_RNIJ473C1\[0\]/B  CORESPI_0/USPI/URXF/counter_q_RNIJ473C1\[0\]/Y  CORESPI_0/USPI/URXF/full_out_RNO/A  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[5\]/CLK  BUS_INTERFACE_0/p3/count\[5\]/Q  BUS_INTERFACE_0/p3/count_RNO_1\[6\]/B  BUS_INTERFACE_0/p3/count_RNO_1\[6\]/Y  BUS_INTERFACE_0/p3/count_RNO\[6\]/C  BUS_INTERFACE_0/p3/count_RNO\[6\]/Y  BUS_INTERFACE_0/p3/count\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_tick/CLK  CORESPI_0/USPI/UCC/spi_clk_tick/Q  CORESPI_0/USPI/UCC/mtx_state_RNI6349\[2\]/A  CORESPI_0/USPI/UCC/mtx_state_RNI6349\[2\]/Y  CORESPI_0/USPI/UCC/mtx_rxbusy/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_tick/CLK  CORESPI_0/USPI/UCC/spi_clk_tick/Q  CORESPI_0/USPI/UCC/mtx_state_RNI6349\[2\]/A  CORESPI_0/USPI/UCC/mtx_state_RNI6349\[2\]/Y  CORESPI_0/USPI/UCC/mtx_busy/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[30\]/CLK  BUS_INTERFACE_0/p1/count\[30\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_96/B  BUS_INTERFACE_0/p1/un3_count_1_I_96/Y  BUS_INTERFACE_0/p1/un3_count_1_G_9/B  BUS_INTERFACE_0/p1/un3_count_1_G_9/Y  BUS_INTERFACE_0/p1/count\[31\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[30\]/CLK  BUS_INTERFACE_0/p/count\[30\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_96/B  BUS_INTERFACE_0/p/un3_count_1_I_96/Y  BUS_INTERFACE_0/p/un3_count_1_G_9/B  BUS_INTERFACE_0/p/un3_count_1_G_9/Y  BUS_INTERFACE_0/p/count\[31\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/rx_state\[1\]/CLK  CoreUARTapb_0/uUART/rx_state\[1\]/Q  CoreUARTapb_0/uUART/rx_state_RNIDNB4\[0\]/B  CoreUARTapb_0/uUART/rx_state_RNIDNB4\[0\]/Y  CoreUARTapb_0/uUART/rx_dout_reg\[6\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/rx_state\[1\]/CLK  CoreUARTapb_0/uUART/rx_state\[1\]/Q  CoreUARTapb_0/uUART/rx_state_RNIDNB4\[0\]/B  CoreUARTapb_0/uUART/rx_state_RNIDNB4\[0\]/Y  CoreUARTapb_0/uUART/rx_dout_reg\[5\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/rx_state\[1\]/CLK  CoreUARTapb_0/uUART/rx_state\[1\]/Q  CoreUARTapb_0/uUART/rx_state_RNIDNB4\[0\]/B  CoreUARTapb_0/uUART/rx_state_RNIDNB4\[0\]/Y  CoreUARTapb_0/uUART/rx_dout_reg\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/rx_state\[1\]/CLK  CoreUARTapb_0/uUART/rx_state\[1\]/Q  CoreUARTapb_0/uUART/rx_state_RNIDNB4\[0\]/B  CoreUARTapb_0/uUART/rx_state_RNIDNB4\[0\]/Y  CoreUARTapb_0/uUART/rx_dout_reg\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/rx_state\[1\]/CLK  CoreUARTapb_0/uUART/rx_state\[1\]/Q  CoreUARTapb_0/uUART/rx_state_RNIDNB4\[0\]/B  CoreUARTapb_0/uUART/rx_state_RNIDNB4\[0\]/Y  CoreUARTapb_0/uUART/rx_dout_reg\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/rx_state\[1\]/CLK  CoreUARTapb_0/uUART/rx_state\[1\]/Q  CoreUARTapb_0/uUART/rx_state_RNIDNB4\[0\]/B  CoreUARTapb_0/uUART/rx_state_RNIDNB4\[0\]/Y  CoreUARTapb_0/uUART/rx_dout_reg\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/rx_state\[1\]/CLK  CoreUARTapb_0/uUART/rx_state\[1\]/Q  CoreUARTapb_0/uUART/rx_state_RNIDNB4\[0\]/B  CoreUARTapb_0/uUART/rx_state_RNIDNB4\[0\]/Y  CoreUARTapb_0/uUART/rx_dout_reg\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/rx_state\[1\]/CLK  CoreUARTapb_0/uUART/rx_state\[1\]/Q  CoreUARTapb_0/uUART/rx_state_RNIDNB4\[0\]/B  CoreUARTapb_0/uUART/rx_state_RNIDNB4\[0\]/Y  CoreUARTapb_0/uUART/rx_dout_reg\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[3\]/CLK  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[3\]/Q  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI3UDI4\[3\]/B  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI3UDI4\[3\]/Y  CoreUARTapb_0/uUART/make_TX/tx_RNO_2/B  CoreUARTapb_0/uUART/make_TX/tx_RNO_2/Y  CoreUARTapb_0/uUART/make_TX/tx_RNO/C  CoreUARTapb_0/uUART/make_TX/tx_RNO/Y  CoreUARTapb_0/uUART/make_TX/tx/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/receive_count\[2\]/CLK  CoreUARTapb_0/uUART/make_RX/receive_count\[2\]/Q  CoreUARTapb_0/uUART/make_RX/receive_count_RNO_0\[3\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNO_0\[3\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNO\[3\]/C  CoreUARTapb_0/uUART/make_RX/receive_count_RNO\[3\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[5\]/CLK  BUS_INTERFACE_0/modulator/count\[5\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_16/C  BUS_INTERFACE_0/modulator/un3_count_1_I_16/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_17/A  BUS_INTERFACE_0/modulator/un3_count_1_I_17/Y  BUS_INTERFACE_0/modulator/count\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[5\]/CLK  BUS_INTERFACE_0/p1/count\[5\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_16/C  BUS_INTERFACE_0/p1/un3_count_1_I_16/Y  BUS_INTERFACE_0/p1/un3_count_1_I_17/A  BUS_INTERFACE_0/p1/un3_count_1_I_17/Y  BUS_INTERFACE_0/p1/count\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[5\]/CLK  BUS_INTERFACE_0/p/count\[5\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_16/C  BUS_INTERFACE_0/p/un3_count_1_I_16/Y  BUS_INTERFACE_0/p/un3_count_1_I_17/A  BUS_INTERFACE_0/p/un3_count_1_I_17/Y  BUS_INTERFACE_0/p/count\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[12\]/CLK  BUS_INTERFACE_0/modulator/count\[12\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_36/C  BUS_INTERFACE_0/modulator/un3_count_1_I_36/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_37/A  BUS_INTERFACE_0/modulator/un3_count_1_I_37/Y  BUS_INTERFACE_0/modulator/count\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[12\]/CLK  BUS_INTERFACE_0/p1/count\[12\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_36/C  BUS_INTERFACE_0/p1/un3_count_1_I_36/Y  BUS_INTERFACE_0/p1/un3_count_1_I_37/A  BUS_INTERFACE_0/p1/un3_count_1_I_37/Y  BUS_INTERFACE_0/p1/count\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[12\]/CLK  BUS_INTERFACE_0/p/count\[12\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_36/C  BUS_INTERFACE_0/p/un3_count_1_I_36/Y  BUS_INTERFACE_0/p/un3_count_1_I_37/A  BUS_INTERFACE_0/p/un3_count_1_I_37/Y  BUS_INTERFACE_0/p/count\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[15\]/CLK  BUS_INTERFACE_0/p1/count\[15\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_45/C  BUS_INTERFACE_0/p1/un3_count_1_I_45/Y  BUS_INTERFACE_0/p1/un3_count_1_I_46/A  BUS_INTERFACE_0/p1/un3_count_1_I_46/Y  BUS_INTERFACE_0/p1/count\[16\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[15\]/CLK  BUS_INTERFACE_0/p/count\[15\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_45/C  BUS_INTERFACE_0/p/un3_count_1_I_45/Y  BUS_INTERFACE_0/p/un3_count_1_I_46/A  BUS_INTERFACE_0/p/un3_count_1_I_46/Y  BUS_INTERFACE_0/p/count\[16\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_lastbit/CLK  CORESPI_0/USPI/UCC/stxs_lastbit/Q  CORESPI_0/USPI/UCC/mtx_lastbit_RNI34FG/B  CORESPI_0/USPI/UCC/mtx_lastbit_RNI34FG/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[1\]/B  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[1\]/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_lastbit/CLK  CORESPI_0/USPI/UCC/stxs_lastbit/Q  CORESPI_0/USPI/UCC/mtx_lastbit_RNI34FG/B  CORESPI_0/USPI/UCC/mtx_lastbit_RNI34FG/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[2\]/B  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[2\]/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_lastbit/CLK  CORESPI_0/USPI/UCC/stxs_lastbit/Q  CORESPI_0/USPI/UCC/mtx_lastbit_RNI34FG/B  CORESPI_0/USPI/UCC/mtx_lastbit_RNI34FG/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[3\]/B  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[3\]/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_lastbit/CLK  CORESPI_0/USPI/UCC/stxs_lastbit/Q  CORESPI_0/USPI/UCC/mtx_lastbit_RNI34FG/B  CORESPI_0/USPI/UCC/mtx_lastbit_RNI34FG/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[0\]/B  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[0\]/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_lastbit/CLK  CORESPI_0/USPI/UCC/stxs_lastbit/Q  CORESPI_0/USPI/UCC/mtx_lastbit_RNI34FG/B  CORESPI_0/USPI/UCC/mtx_lastbit_RNI34FG/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[5\]/B  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[5\]/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_lastbit/CLK  CORESPI_0/USPI/UCC/stxs_lastbit/Q  CORESPI_0/USPI/UCC/mtx_lastbit_RNI34FG/B  CORESPI_0/USPI/UCC/mtx_lastbit_RNI34FG/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[7\]/B  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[7\]/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[29\]/CLK  BUS_INTERFACE_0/p3/count\[29\]/Q  BUS_INTERFACE_0/p3/count_RNO_0\[30\]/B  BUS_INTERFACE_0/p3/count_RNO_0\[30\]/Y  BUS_INTERFACE_0/p3/count_RNO\[30\]/B  BUS_INTERFACE_0/p3/count_RNO\[30\]/Y  BUS_INTERFACE_0/p3/count\[30\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/controlReg2\[0\]/CLK  CoreUARTapb_0/controlReg2\[0\]/Q  CoreUARTapb_0/iPRDATA_RNO_1\[0\]/B  CoreUARTapb_0/iPRDATA_RNO_1\[0\]/Y  CoreUARTapb_0/iPRDATA_RNO\[0\]/B  CoreUARTapb_0/iPRDATA_RNO\[0\]/Y  CoreUARTapb_0/iPRDATA\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/controlReg2\[1\]/CLK  CoreUARTapb_0/controlReg2\[1\]/Q  CoreUARTapb_0/iPRDATA_RNO_1\[1\]/B  CoreUARTapb_0/iPRDATA_RNO_1\[1\]/Y  CoreUARTapb_0/iPRDATA_RNO\[1\]/B  CoreUARTapb_0/iPRDATA_RNO\[1\]/Y  CoreUARTapb_0/iPRDATA\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[10\]/CLK  BUS_INTERFACE_0/modulator/count\[10\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_28/B  BUS_INTERFACE_0/modulator/un3_count_1_I_28/Y  BUS_INTERFACE_0/modulator/count_RNO\[10\]/C  BUS_INTERFACE_0/modulator/count_RNO\[10\]/Y  BUS_INTERFACE_0/modulator/count\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[10\]/CLK  BUS_INTERFACE_0/p1/count\[10\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_28/B  BUS_INTERFACE_0/p1/un3_count_1_I_28/Y  BUS_INTERFACE_0/p1/count_RNO\[10\]/C  BUS_INTERFACE_0/p1/count_RNO\[10\]/Y  BUS_INTERFACE_0/p1/count\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[10\]/CLK  BUS_INTERFACE_0/p/count\[10\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_28/B  BUS_INTERFACE_0/p/un3_count_1_I_28/Y  BUS_INTERFACE_0/p/count_RNO\[10\]/C  BUS_INTERFACE_0/p/count_RNO\[10\]/Y  BUS_INTERFACE_0/p/count\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_state/CLK  CORESPI_0/USPI/UCC/stxs_state/Q  CORESPI_0/USPI/UCC/stxs_state_RNO/C  CORESPI_0/USPI/UCC/stxs_state_RNO/Y  CORESPI_0/USPI/UCC/stxs_state/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[0\]/CLK  BUS_INTERFACE_0/modulator/count\[0\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_6/B  BUS_INTERFACE_0/modulator/un3_count_1_I_6/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_7/A  BUS_INTERFACE_0/modulator/un3_count_1_I_7/Y  BUS_INTERFACE_0/modulator/count\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[1\]/CLK  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[1\]/Q  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO_0\[2\]/A  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO_0\[2\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO\[2\]/B  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO\[2\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_state/CLK  CORESPI_0/USPI/UCC/stxs_state/Q  CORESPI_0/USPI/UCC/stxs_state_RNI9VPA2/B  CORESPI_0/USPI/UCC/stxs_state_RNI9VPA2/Y  CORESPI_0/USPI/UCC/stxs_midbit/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[1\]/CLK  BUS_INTERFACE_0/modulator/count\[1\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_8/B  BUS_INTERFACE_0/modulator/un3_count_1_I_8/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_9/A  BUS_INTERFACE_0/modulator/un3_count_1_I_9/Y  BUS_INTERFACE_0/modulator/count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[9\]/CLK  BUS_INTERFACE_0/p1/count\[9\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_31/B  BUS_INTERFACE_0/p1/un3_count_1_I_31/Y  BUS_INTERFACE_0/p1/un3_count_1_I_32/A  BUS_INTERFACE_0/p1/un3_count_1_I_32/Y  BUS_INTERFACE_0/p1/count\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[9\]/CLK  BUS_INTERFACE_0/p/count\[9\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_31/B  BUS_INTERFACE_0/p/un3_count_1_I_31/Y  BUS_INTERFACE_0/p/un3_count_1_I_32/A  BUS_INTERFACE_0/p/un3_count_1_I_32/Y  BUS_INTERFACE_0/p/count\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[9\]/CLK  BUS_INTERFACE_0/modulator/count\[9\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_31/B  BUS_INTERFACE_0/modulator/un3_count_1_I_31/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_32/A  BUS_INTERFACE_0/modulator/un3_count_1_I_32/Y  BUS_INTERFACE_0/modulator/count\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[5\]/CLK  BUS_INTERFACE_0/p3/count\[5\]/Q  BUS_INTERFACE_0/p3/count_RNI4SJD2\[5\]/A  BUS_INTERFACE_0/p3/count_RNI4SJD2\[5\]/Y  BUS_INTERFACE_0/p3/count_RNO_0\[8\]/B  BUS_INTERFACE_0/p3/count_RNO_0\[8\]/Y  BUS_INTERFACE_0/p3/count\[8\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[14\]/CLK  BUS_INTERFACE_0/p3/count\[14\]/Q  BUS_INTERFACE_0/p3/count_RNI3B0K5\[14\]/C  BUS_INTERFACE_0/p3/count_RNI3B0K5\[14\]/Y  BUS_INTERFACE_0/p3/count_RNO_0\[16\]/B  BUS_INTERFACE_0/p3/count_RNO_0\[16\]/Y  BUS_INTERFACE_0/p3/count\[16\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[27\]/CLK  BUS_INTERFACE_0/p3/count\[27\]/Q  BUS_INTERFACE_0/p3/count_RNICRV7B\[27\]/C  BUS_INTERFACE_0/p3/count_RNICRV7B\[27\]/Y  BUS_INTERFACE_0/p3/count_RNO_0\[29\]/B  BUS_INTERFACE_0/p3/count_RNO_0\[29\]/Y  BUS_INTERFACE_0/p3/count\[29\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[3\]/CLK  BUS_INTERFACE_0/p2/count\[3\]/Q  BUS_INTERFACE_0/p2/count_RNIO5TB\[5\]/B  BUS_INTERFACE_0/p2/count_RNIO5TB\[5\]/Y  BUS_INTERFACE_0/p2/count_RNO\[4\]/A  BUS_INTERFACE_0/p2/count_RNO\[4\]/Y  BUS_INTERFACE_0/p2/count\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_state/CLK  CORESPI_0/USPI/UCC/stxs_state/Q  CORESPI_0/USPI/UCC/stxs_first_RNO/C  CORESPI_0/USPI/UCC/stxs_first_RNO/Y  CORESPI_0/USPI/UCC/stxs_first/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[28\]/CLK  BUS_INTERFACE_0/p1/count\[28\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_90/B  BUS_INTERFACE_0/p1/un3_count_1_I_90/Y  BUS_INTERFACE_0/p1/un3_count_1_G_5/B  BUS_INTERFACE_0/p1/un3_count_1_G_5/Y  BUS_INTERFACE_0/p1/count\[29\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[28\]/CLK  BUS_INTERFACE_0/p/count\[28\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_90/B  BUS_INTERFACE_0/p/un3_count_1_I_90/Y  BUS_INTERFACE_0/p/un3_count_1_G_5/B  BUS_INTERFACE_0/p/un3_count_1_G_5/Y  BUS_INTERFACE_0/p/count\[29\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/stxs_direct/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[3\]/CLK  BUS_INTERFACE_0/p2/count\[3\]/Q  BUS_INTERFACE_0/p2/count_RNIN4TB\[3\]/B  BUS_INTERFACE_0/p2/count_RNIN4TB\[3\]/Y  BUS_INTERFACE_0/p2/count_RNO\[5\]/B  BUS_INTERFACE_0/p2/count_RNO\[5\]/Y  BUS_INTERFACE_0/p2/count\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[28\]/CLK  BUS_INTERFACE_0/p3/count\[28\]/Q  BUS_INTERFACE_0/p3/count_RNO_0\[30\]/A  BUS_INTERFACE_0/p3/count_RNO_0\[30\]/Y  BUS_INTERFACE_0/p3/count_RNO\[30\]/B  BUS_INTERFACE_0/p3/count_RNO\[30\]/Y  BUS_INTERFACE_0/p3/count\[30\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[3\]/CLK  BUS_INTERFACE_0/p1/count\[3\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_11/A  BUS_INTERFACE_0/p1/un3_count_1_I_11/Y  BUS_INTERFACE_0/p1/un3_count_1_I_12/A  BUS_INTERFACE_0/p1/un3_count_1_I_12/Y  BUS_INTERFACE_0/p1/count\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[3\]/CLK  BUS_INTERFACE_0/p/count\[3\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_11/A  BUS_INTERFACE_0/p/un3_count_1_I_11/Y  BUS_INTERFACE_0/p/un3_count_1_I_12/A  BUS_INTERFACE_0/p/un3_count_1_I_12/Y  BUS_INTERFACE_0/p/count\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[3\]/CLK  BUS_INTERFACE_0/modulator/count\[3\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_11/A  BUS_INTERFACE_0/modulator/un3_count_1_I_11/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_12/A  BUS_INTERFACE_0/modulator/un3_count_1_I_12/Y  BUS_INTERFACE_0/modulator/count\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/txfifo_davailable/CLK  CORESPI_0/USPI/UCC/txfifo_davailable/Q  CORESPI_0/USPI/UCC/stxs_dataerr_RNISQLI/A  CORESPI_0/USPI/UCC/stxs_dataerr_RNISQLI/Y  CORESPI_0/USPI/UCC/stxs_strobetx_RNO/B  CORESPI_0/USPI/UCC/stxs_strobetx_RNO/Y  CORESPI_0/USPI/UCC/stxs_strobetx/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[1\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[1\]/Q  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/S  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[23\]/CLK  BUS_INTERFACE_0/p2/count\[23\]/Q  BUS_INTERFACE_0/p2/count_RNO_0\[26\]/B  BUS_INTERFACE_0/p2/count_RNO_0\[26\]/Y  BUS_INTERFACE_0/p2/count_RNO\[26\]/B  BUS_INTERFACE_0/p2/count_RNO\[26\]/Y  BUS_INTERFACE_0/p2/count\[26\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_state/CLK  CORESPI_0/USPI/UCC/stxs_state/Q  CORESPI_0/USPI/UCC/stxs_strobetx_RNO/C  CORESPI_0/USPI/UCC/stxs_strobetx_RNO/Y  CORESPI_0/USPI/UCC/stxs_strobetx/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/Q  CoreUARTapb_0/uUART/make_RX/framing_error_int_RNI7T3E/B  CoreUARTapb_0/uUART/make_RX/framing_error_int_RNI7T3E/Y  CoreUARTapb_0/uUART/make_RX/framing_error/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[31\]/CLK  BUS_INTERFACE_0/p1/count\[31\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_19/B  BUS_INTERFACE_0/p1/pwm6_0_I_19/Y  BUS_INTERFACE_0/p1/pwm6_0_I_20/A  BUS_INTERFACE_0/p1/pwm6_0_I_20/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/C  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[31\]/CLK  BUS_INTERFACE_0/p/count\[31\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_19/B  BUS_INTERFACE_0/p/pwm6_0_I_19/Y  BUS_INTERFACE_0/p/pwm6_0_I_20/A  BUS_INTERFACE_0/p/pwm6_0_I_20/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/C  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[1\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[1\]/Q  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/S  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/receive_count\[0\]/CLK  CoreUARTapb_0/uUART/make_RX/receive_count\[0\]/Q  CoreUARTapb_0/uUART/make_RX/framing_error_int_RNO_0/C  CoreUARTapb_0/uUART/make_RX/framing_error_int_RNO_0/Y  CoreUARTapb_0/uUART/make_RX/framing_error_int_RNO/A  CoreUARTapb_0/uUART/make_RX/framing_error_int_RNO/Y  CoreUARTapb_0/uUART/make_RX/framing_error_int/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[1\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[1\]/Q  CORESPI_0/USPI/UCC/mtx_consecutive_RNO_1/C  CORESPI_0/USPI/UCC/mtx_consecutive_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_consecutive_RNO_0/C  CORESPI_0/USPI/UCC/mtx_consecutive_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_consecutive/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[22\]/CLK  BUS_INTERFACE_0/p2/count\[22\]/Q  BUS_INTERFACE_0/p2/count_RNIN1S8\[21\]/B  BUS_INTERFACE_0/p2/count_RNIN1S8\[21\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[25\]/A  BUS_INTERFACE_0/p2/count_RNO_0\[25\]/Y  BUS_INTERFACE_0/p2/count\[25\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/receive_count\[3\]/CLK  CoreUARTapb_0/uUART/make_RX/receive_count\[3\]/Q  CoreUARTapb_0/uUART/make_RX/framing_error_int_RNO_0/A  CoreUARTapb_0/uUART/make_RX/framing_error_int_RNO_0/Y  CoreUARTapb_0/uUART/make_RX/framing_error_int_RNO/A  CoreUARTapb_0/uUART/make_RX/framing_error_int_RNO/Y  CoreUARTapb_0/uUART/make_RX/framing_error_int/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[2\]/CLK  BUS_INTERFACE_0/p1/count\[2\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_8/C  BUS_INTERFACE_0/p1/un3_count_1_I_8/Y  BUS_INTERFACE_0/p1/un3_count_1_I_9/A  BUS_INTERFACE_0/p1/un3_count_1_I_9/Y  BUS_INTERFACE_0/p1/count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[2\]/CLK  BUS_INTERFACE_0/p/count\[2\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_8/C  BUS_INTERFACE_0/p/un3_count_1_I_8/Y  BUS_INTERFACE_0/p/un3_count_1_I_9/A  BUS_INTERFACE_0/p/un3_count_1_I_9/Y  BUS_INTERFACE_0/p/count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[2\]/CLK  BUS_INTERFACE_0/modulator/count\[2\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_8/C  BUS_INTERFACE_0/modulator/un3_count_1_I_8/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_9/A  BUS_INTERFACE_0/modulator/un3_count_1_I_9/Y  BUS_INTERFACE_0/modulator/count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[5\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[5\]/Q  CORESPI_0/USPI/UCC/mtx_state_RNO_2\[1\]/B  CORESPI_0/USPI/UCC/mtx_state_RNO_2\[1\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO_1\[1\]/C  CORESPI_0/USPI/UCC/mtx_state_RNO_1\[1\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[1\]/C  CORESPI_0/USPI/UCC/mtx_state_RNO\[1\]/Y  CORESPI_0/USPI/UCC/mtx_state\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[3\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[3\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNO_0\[4\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNO_0\[4\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNO\[4\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNO\[4\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[4\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[4\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[1\]/CLK  BUS_INTERFACE_0/modulator/count\[1\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_6/A  BUS_INTERFACE_0/modulator/un3_count_1_I_6/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_7/A  BUS_INTERFACE_0/modulator/un3_count_1_I_7/Y  BUS_INTERFACE_0/modulator/count\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[8\]/CLK  BUS_INTERFACE_0/p1/count\[8\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_25/A  BUS_INTERFACE_0/p1/un3_count_1_I_25/Y  BUS_INTERFACE_0/p1/un3_count_1_I_26/A  BUS_INTERFACE_0/p1/un3_count_1_I_26/Y  BUS_INTERFACE_0/p1/count\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[8\]/CLK  BUS_INTERFACE_0/p/count\[8\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_25/A  BUS_INTERFACE_0/p/un3_count_1_I_25/Y  BUS_INTERFACE_0/p/un3_count_1_I_26/A  BUS_INTERFACE_0/p/un3_count_1_I_26/Y  BUS_INTERFACE_0/p/count\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_lastbit/CLK  CORESPI_0/USPI/UCC/stxs_lastbit/Q  CORESPI_0/USPI/UCC/mtx_lastbit_RNI34FG/B  CORESPI_0/USPI/UCC/mtx_lastbit_RNI34FG/Y  CORESPI_0/USPI/UCC/msrxs_strobe_RNO/A  CORESPI_0/USPI/UCC/msrxs_strobe_RNO/Y  CORESPI_0/USPI/UCC/msrxs_strobe/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/empty_out/CLK  CORESPI_0/USPI/UTXF/empty_out/Q  CORESPI_0/USPI/UTXF/empty_out_RNIMCCL1/B  CORESPI_0/USPI/UTXF/empty_out_RNIMCCL1/Y  CORESPI_0/USPI/UCC/stxp_lastframe_RNO/A  CORESPI_0/USPI/UCC/stxp_lastframe_RNO/Y  CORESPI_0/USPI/UCC/stxp_lastframe/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[7\]/CLK  BUS_INTERFACE_0/hit_count\[7\]/Q  BUS_INTERFACE_0/hit_count_RNO_0\[7\]/C  BUS_INTERFACE_0/hit_count_RNO_0\[7\]/Y  BUS_INTERFACE_0/hit_count_RNO\[7\]/C  BUS_INTERFACE_0/hit_count_RNO\[7\]/Y  BUS_INTERFACE_0/hit_count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[3\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[3\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNO_0\[3\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNO_0\[3\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNO\[3\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNO\[3\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[29\]/CLK  BUS_INTERFACE_0/p3/count\[29\]/Q  BUS_INTERFACE_0/p3/count_RNO_0\[31\]/A  BUS_INTERFACE_0/p3/count_RNO_0\[31\]/Y  BUS_INTERFACE_0/p3/count_RNO\[31\]/B  BUS_INTERFACE_0/p3/count_RNO\[31\]/Y  BUS_INTERFACE_0/p3/count\[31\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[1\]/CLK  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[1\]/Q  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNITUAQ1\[2\]/A  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNITUAQ1\[2\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO\[2\]/A  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO\[2\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[3\]/CLK  BUS_INTERFACE_0/p2/count\[3\]/Q  BUS_INTERFACE_0/p2/count_RNO_0\[4\]/B  BUS_INTERFACE_0/p2/count_RNO_0\[4\]/Y  BUS_INTERFACE_0/p2/count_RNO\[4\]/C  BUS_INTERFACE_0/p2/count_RNO\[4\]/Y  BUS_INTERFACE_0/p2/count\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[19\]/CLK  BUS_INTERFACE_0/p1/count\[19\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_56/B  BUS_INTERFACE_0/p1/un3_count_1_I_56/Y  BUS_INTERFACE_0/p1/count_RNO\[19\]/C  BUS_INTERFACE_0/p1/count_RNO\[19\]/Y  BUS_INTERFACE_0/p1/count\[19\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[19\]/CLK  BUS_INTERFACE_0/p/count\[19\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_56/B  BUS_INTERFACE_0/p/un3_count_1_I_56/Y  BUS_INTERFACE_0/p/count_RNO\[19\]/C  BUS_INTERFACE_0/p/count_RNO\[19\]/Y  BUS_INTERFACE_0/p/count\[19\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/rx_state\[1\]/CLK  CoreUARTapb_0/uUART/rx_state\[1\]/Q  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0_RNO/B  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0_RNO/Y  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/REN  	(8.2:8.2:8.2) )

    (PATHCONSTRAINT CoreUARTapb_0/controlReg2\[1\]/CLK  CoreUARTapb_0/controlReg2\[1\]/Q  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO_0\[5\]/B  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO_0\[5\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO\[5\]/A  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO\[5\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_state\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[0\]/CLK  BUS_INTERFACE_0/modulator/count\[0\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_8/A  BUS_INTERFACE_0/modulator/un3_count_1_I_8/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_9/A  BUS_INTERFACE_0/modulator/un3_count_1_I_9/Y  BUS_INTERFACE_0/modulator/count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[0\]/CLK  BUS_INTERFACE_0/hit_count\[0\]/Q  BUS_INTERFACE_0/hit_count_RNO_0\[2\]/A  BUS_INTERFACE_0/hit_count_RNO_0\[2\]/Y  BUS_INTERFACE_0/hit_count_RNO\[2\]/C  BUS_INTERFACE_0/hit_count_RNO\[2\]/Y  BUS_INTERFACE_0/hit_count\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_8/A  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_8/Y  CORESPI_0/USPI/UTXF/wr_pointer_q_RNO\[0\]/C  CORESPI_0/USPI/UTXF/wr_pointer_q_RNO\[0\]/Y  CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[9\]/CLK  BUS_INTERFACE_0/p3/count\[9\]/Q  BUS_INTERFACE_0/p3/pwm_RNO_0/A  BUS_INTERFACE_0/p3/pwm_RNO_0/Y  BUS_INTERFACE_0/p3/pwm_RNO/A  BUS_INTERFACE_0/p3/pwm_RNO/Y  BUS_INTERFACE_0/p3/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[10\]/CLK  BUS_INTERFACE_0/p3/count\[10\]/Q  BUS_INTERFACE_0/p3/pwm_RNO_0/C  BUS_INTERFACE_0/p3/pwm_RNO_0/Y  BUS_INTERFACE_0/p3/pwm_RNO/A  BUS_INTERFACE_0/p3/pwm_RNO/Y  BUS_INTERFACE_0/p3/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[20\]/CLK  BUS_INTERFACE_0/p3/count\[20\]/Q  BUS_INTERFACE_0/p3/count_RNO_1\[25\]/A  BUS_INTERFACE_0/p3/count_RNO_1\[25\]/Y  BUS_INTERFACE_0/p3/count_RNO_0\[25\]/A  BUS_INTERFACE_0/p3/count_RNO_0\[25\]/Y  BUS_INTERFACE_0/p3/count\[25\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[11\]/CLK  BUS_INTERFACE_0/hit_count\[11\]/Q  BUS_INTERFACE_0/hit_count_RNO_0\[11\]/C  BUS_INTERFACE_0/hit_count_RNO_0\[11\]/Y  BUS_INTERFACE_0/hit_count_RNO\[11\]/A  BUS_INTERFACE_0/hit_count_RNO\[11\]/Y  BUS_INTERFACE_0/hit_count\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[4\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[4\]/Q  CORESPI_0/USPI/UCC/stxs_lastbit_RNO_0/C  CORESPI_0/USPI/UCC/stxs_lastbit_RNO_0/Y  CORESPI_0/USPI/UCC/stxs_lastbit_RNO/C  CORESPI_0/USPI/UCC/stxs_lastbit_RNO/Y  CORESPI_0/USPI/UCC/stxs_lastbit/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[0\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[0\]/Q  CORESPI_0/USPI/UCC/mtx_state_RNO_1\[0\]/A  CORESPI_0/USPI/UCC/mtx_state_RNO_1\[0\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[0\]/B  CORESPI_0/USPI/UCC/mtx_state_RNO\[0\]/Y  CORESPI_0/USPI/UCC/mtx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_checkorun/CLK  CORESPI_0/USPI/UCC/stxs_checkorun/Q  CORESPI_0/USPI/UCC/stxs_dataerr_RNO_1/B  CORESPI_0/USPI/UCC/stxs_dataerr_RNO_1/Y  CORESPI_0/USPI/UCC/stxs_dataerr_RNO_0/B  CORESPI_0/USPI/UCC/stxs_dataerr_RNO_0/Y  CORESPI_0/USPI/UCC/stxs_dataerr_RNO/C  CORESPI_0/USPI/UCC/stxs_dataerr_RNO/Y  CORESPI_0/USPI/UCC/stxs_dataerr/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI101B\[1\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI101B\[1\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[2\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[2\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[10\]/CLK  BUS_INTERFACE_0/modulator/count\[10\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_31/C  BUS_INTERFACE_0/modulator/un3_count_1_I_31/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_32/A  BUS_INTERFACE_0/modulator/un3_count_1_I_32/Y  BUS_INTERFACE_0/modulator/count\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[10\]/CLK  BUS_INTERFACE_0/p1/count\[10\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_31/C  BUS_INTERFACE_0/p1/un3_count_1_I_31/Y  BUS_INTERFACE_0/p1/un3_count_1_I_32/A  BUS_INTERFACE_0/p1/un3_count_1_I_32/Y  BUS_INTERFACE_0/p1/count\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[10\]/CLK  BUS_INTERFACE_0/p/count\[10\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_31/C  BUS_INTERFACE_0/p/un3_count_1_I_31/Y  BUS_INTERFACE_0/p/un3_count_1_I_32/A  BUS_INTERFACE_0/p/un3_count_1_I_32/Y  BUS_INTERFACE_0/p/count\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[0\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[0\]/Q  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIRKEI\[1\]/B  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIRKEI\[1\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNO\[2\]/B  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNO\[2\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/txfifo_datadelay\[15\]/CLK  CORESPI_0/USPI/UCC/txfifo_datadelay\[15\]/Q  CORESPI_0/USPI/UCC/stxs_datareg_RNO_4\[16\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO_4\[16\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO_2\[16\]/C  CORESPI_0/USPI/UCC/stxs_datareg_RNO_2\[16\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[16\]/C  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[16\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[16\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_TX/xmit_state\[4\]/CLK  CoreUARTapb_0/uUART/make_TX/xmit_state\[4\]/Q  CoreUARTapb_0/uUART/make_TX/tx_RNO_1/B  CoreUARTapb_0/uUART/make_TX/tx_RNO_1/Y  CoreUARTapb_0/uUART/make_TX/tx_RNO/B  CoreUARTapb_0/uUART/make_TX/tx_RNO/Y  CoreUARTapb_0/uUART/make_TX/tx/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/data_rx_q2_RNI6R1S/S  CORESPI_0/USPI/UCC/data_rx_q2_RNI6R1S/Y  CORESPI_0/USPI/UCC/msrxs_datain\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/stxp_lastframe_RNO_0/B  CORESPI_0/USPI/UCC/stxp_lastframe_RNO_0/Y  CORESPI_0/USPI/UCC/stxp_lastframe/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/stxs_lastbit_RNO_0/A  CORESPI_0/USPI/UCC/stxs_lastbit_RNO_0/Y  CORESPI_0/USPI/UCC/stxs_lastbit_RNO/C  CORESPI_0/USPI/UCC/stxs_lastbit_RNO/Y  CORESPI_0/USPI/UCC/stxs_lastbit/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_state/CLK  CORESPI_0/USPI/UCC/stxs_state/Q  CORESPI_0/USPI/UCC/stxs_direct_RNO/A  CORESPI_0/USPI/UCC/stxs_direct_RNO/Y  CORESPI_0/USPI/UCC/stxs_direct/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr\[0\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr\[0\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr_RNI9PVN\[1\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr_RNI9PVN\[1\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_clock_RNO/C  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_clock_RNO/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_clock/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[4\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[4\]/Q  CORESPI_0/USPI/UCC/mtx_state_RNO_0\[4\]/A  CORESPI_0/USPI/UCC/mtx_state_RNO_0\[4\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[4\]/A  CORESPI_0/USPI/UCC/mtx_state_RNO\[4\]/Y  CORESPI_0/USPI/UCC/mtx_state\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/receive_count\[1\]/CLK  CoreUARTapb_0/uUART/make_RX/receive_count\[1\]/Q  CoreUARTapb_0/uUART/make_RX/receive_count_e1_i_x3/B  CoreUARTapb_0/uUART/make_RX/receive_count_e1_i_x3/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNO\[1\]/A  CoreUARTapb_0/uUART/make_RX/receive_count_RNO\[1\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[20\]/CLK  BUS_INTERFACE_0/p1/count\[20\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_59/B  BUS_INTERFACE_0/p1/un3_count_1_I_59/Y  BUS_INTERFACE_0/p1/count_RNO\[20\]/C  BUS_INTERFACE_0/p1/count_RNO\[20\]/Y  BUS_INTERFACE_0/p1/count\[20\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[20\]/CLK  BUS_INTERFACE_0/p/count\[20\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_59/B  BUS_INTERFACE_0/p/un3_count_1_I_59/Y  BUS_INTERFACE_0/p/count_RNO\[20\]/C  BUS_INTERFACE_0/p/count_RNO\[20\]/Y  BUS_INTERFACE_0/p/count\[20\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[2\]/CLK  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[2\]/Q  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNITUAQ1\[2\]/B  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNITUAQ1\[2\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO\[2\]/A  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO\[2\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[1\]/CLK  BUS_INTERFACE_0/p1/count\[1\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_8/B  BUS_INTERFACE_0/p1/un3_count_1_I_8/Y  BUS_INTERFACE_0/p1/un3_count_1_I_9/A  BUS_INTERFACE_0/p1/un3_count_1_I_9/Y  BUS_INTERFACE_0/p1/count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[1\]/CLK  BUS_INTERFACE_0/p/count\[1\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_8/B  BUS_INTERFACE_0/p/un3_count_1_I_8/Y  BUS_INTERFACE_0/p/un3_count_1_I_9/A  BUS_INTERFACE_0/p/un3_count_1_I_9/Y  BUS_INTERFACE_0/p/count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_state/CLK  CORESPI_0/USPI/UCC/stxs_state/Q  CORESPI_0/USPI/UCC/stxs_lastbit_RNO/A  CORESPI_0/USPI/UCC/stxs_lastbit_RNO/Y  CORESPI_0/USPI/UCC/stxs_lastbit/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control2\[3\]/CLK  CORESPI_0/USPI/URF/control2\[3\]/Q  CORESPI_0/USPI/UCC/rx_cmdsize_RNO_2/C  CORESPI_0/USPI/UCC/rx_cmdsize_RNO_2/Y  CORESPI_0/USPI/UCC/rx_cmdsize_RNO/C  CORESPI_0/USPI/UCC/rx_cmdsize_RNO/Y  CORESPI_0/USPI/UCC/rx_cmdsize/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/int_raw\[2\]/CLK  CORESPI_0/USPI/URF/int_raw\[2\]/Q  CORESPI_0/USPI/URF/int_raw_RNO_0\[2\]/C  CORESPI_0/USPI/URF/int_raw_RNO_0\[2\]/Y  CORESPI_0/USPI/URF/int_raw_RNO\[2\]/C  CORESPI_0/USPI/URF/int_raw_RNO\[2\]/Y  CORESPI_0/USPI/URF/int_raw\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/int_raw\[3\]/CLK  CORESPI_0/USPI/URF/int_raw\[3\]/Q  CORESPI_0/USPI/URF/int_raw_RNO_0\[3\]/C  CORESPI_0/USPI/URF/int_raw_RNO_0\[3\]/Y  CORESPI_0/USPI/URF/int_raw_RNO\[3\]/C  CORESPI_0/USPI/URF/int_raw_RNO\[3\]/Y  CORESPI_0/USPI/URF/int_raw\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[3\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[3\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[3\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[3\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[23\]/CLK  BUS_INTERFACE_0/p2/count\[23\]/Q  BUS_INTERFACE_0/p2/count_RNIR5S8\[24\]/B  BUS_INTERFACE_0/p2/count_RNIR5S8\[24\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[25\]/B  BUS_INTERFACE_0/p2/count_RNO_0\[25\]/Y  BUS_INTERFACE_0/p2/count\[25\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNISOVN4\[0\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNISOVN4\[0\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[0\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[0\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[0\]/CLK  BUS_INTERFACE_0/p1/count\[0\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_6/B  BUS_INTERFACE_0/p1/un3_count_1_I_6/Y  BUS_INTERFACE_0/p1/un3_count_1_I_7/A  BUS_INTERFACE_0/p1/un3_count_1_I_7/Y  BUS_INTERFACE_0/p1/count\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[0\]/CLK  BUS_INTERFACE_0/p/count\[0\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_6/B  BUS_INTERFACE_0/p/un3_count_1_I_6/Y  BUS_INTERFACE_0/p/un3_count_1_I_7/A  BUS_INTERFACE_0/p/un3_count_1_I_7/Y  BUS_INTERFACE_0/p/count\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/parity_err/CLK  CoreUARTapb_0/uUART/make_RX/parity_err/Q  CoreUARTapb_0/uUART/rx_dout_reg_empty_RNO/B  CoreUARTapb_0/uUART/rx_dout_reg_empty_RNO/Y  CoreUARTapb_0/uUART/rx_dout_reg_empty/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_TX/xmit_state\[2\]/CLK  CoreUARTapb_0/uUART/make_TX/xmit_state\[2\]/Q  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO_0\[3\]/B  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO_0\[3\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO\[3\]/A  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO\[3\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_state\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[1\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[1\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNIVH1I2\[1\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNIVH1I2\[1\]/Y  CORESPI_0/USPI/UCC/mtx_datahold\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_TX/xmit_state\[4\]/CLK  CoreUARTapb_0/uUART/make_TX/xmit_state\[4\]/Q  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO_0\[4\]/A  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO_0\[4\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO\[4\]/C  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO\[4\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_state\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[18\]/CLK  BUS_INTERFACE_0/p2/count\[18\]/Q  BUS_INTERFACE_0/p2/count_RNIIE733\[18\]/C  BUS_INTERFACE_0/p2/count_RNIIE733\[18\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[20\]/B  BUS_INTERFACE_0/p2/count_RNO_0\[20\]/Y  BUS_INTERFACE_0/p2/count\[20\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[22\]/CLK  BUS_INTERFACE_0/p3/count\[22\]/Q  BUS_INTERFACE_0/p3/count_RNO_1\[25\]/B  BUS_INTERFACE_0/p3/count_RNO_1\[25\]/Y  BUS_INTERFACE_0/p3/count_RNO_0\[25\]/A  BUS_INTERFACE_0/p3/count_RNO_0\[25\]/Y  BUS_INTERFACE_0/p3/count\[25\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/controlReg2\[2\]/CLK  CoreUARTapb_0/controlReg2\[2\]/Q  CoreUARTapb_0/uUART/make_RX/rx_parity_calc_RNIDVLT/B  CoreUARTapb_0/uUART/make_RX/rx_parity_calc_RNIDVLT/Y  CoreUARTapb_0/uUART/make_RX/rx_parity_calc_RNIIAL61/B  CoreUARTapb_0/uUART/make_RX/rx_parity_calc_RNIIAL61/Y  CoreUARTapb_0/uUART/make_RX/parity_err/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control2\[1\]/CLK  CORESPI_0/USPI/URF/control2\[1\]/Q  CORESPI_0/USPI/UCC/rx_cmdsize_RNO_0/B  CORESPI_0/USPI/UCC/rx_cmdsize_RNO_0/Y  CORESPI_0/USPI/UCC/rx_cmdsize_RNO/A  CORESPI_0/USPI/UCC/rx_cmdsize_RNO/Y  CORESPI_0/USPI/UCC/rx_cmdsize/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/msrxs_first_RNO/A  CORESPI_0/USPI/UCC/msrxs_first_RNO/Y  CORESPI_0/USPI/UCC/msrxs_first/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/UCLKMUX1/clkout/S  CORESPI_0/USPI/UCC/UCLKMUX1/clkout/Y  CORESPI_0/USPI/UCC/clock_rx_q1/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[1\]/CLK  BUS_INTERFACE_0/hit_count\[1\]/Q  BUS_INTERFACE_0/hit_count_RNO_0\[2\]/B  BUS_INTERFACE_0/hit_count_RNO_0\[2\]/Y  BUS_INTERFACE_0/hit_count_RNO\[2\]/C  BUS_INTERFACE_0/hit_count_RNO\[2\]/Y  BUS_INTERFACE_0/hit_count\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth1\[9\]/CLK  BUS_INTERFACE_0/pulseWidth1\[9\]/Q  BUS_INTERFACE_0/pulseWidth1_RNO_0\[9\]/A  BUS_INTERFACE_0/pulseWidth1_RNO_0\[9\]/Y  BUS_INTERFACE_0/pulseWidth1_RNO\[9\]/B  BUS_INTERFACE_0/pulseWidth1_RNO\[9\]/Y  BUS_INTERFACE_0/pulseWidth1\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth2\[9\]/CLK  BUS_INTERFACE_0/pulseWidth2\[9\]/Q  BUS_INTERFACE_0/pulseWidth2_RNO_0\[9\]/A  BUS_INTERFACE_0/pulseWidth2_RNO_0\[9\]/Y  BUS_INTERFACE_0/pulseWidth2_RNO\[9\]/B  BUS_INTERFACE_0/pulseWidth2_RNO\[9\]/Y  BUS_INTERFACE_0/pulseWidth2\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth1\[14\]/CLK  BUS_INTERFACE_0/pulseWidth1\[14\]/Q  BUS_INTERFACE_0/pulseWidth1_RNO_0\[14\]/A  BUS_INTERFACE_0/pulseWidth1_RNO_0\[14\]/Y  BUS_INTERFACE_0/pulseWidth1_RNO\[14\]/B  BUS_INTERFACE_0/pulseWidth1_RNO\[14\]/Y  BUS_INTERFACE_0/pulseWidth1\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth2\[14\]/CLK  BUS_INTERFACE_0/pulseWidth2\[14\]/Q  BUS_INTERFACE_0/pulseWidth2_RNO_0\[14\]/A  BUS_INTERFACE_0/pulseWidth2_RNO_0\[14\]/Y  BUS_INTERFACE_0/pulseWidth2_RNO\[14\]/B  BUS_INTERFACE_0/pulseWidth2_RNO\[14\]/Y  BUS_INTERFACE_0/pulseWidth2\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/Q  CoreUARTapb_0/uUART/make_RX/rx_state_RNO_1\[1\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNO_1\[1\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNO\[1\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNO\[1\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/wr_pointer_q\[1\]/CLK  CORESPI_0/USPI/UTXF/wr_pointer_q\[1\]/Q  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_10/A  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_10/Y  CORESPI_0/USPI/UTXF/wr_pointer_q_RNO\[1\]/C  CORESPI_0/USPI/UTXF/wr_pointer_q_RNO\[1\]/Y  CORESPI_0/USPI/UTXF/wr_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/receive_count\[3\]/CLK  CoreUARTapb_0/uUART/make_RX/receive_count\[3\]/Q  CoreUARTapb_0/uUART/make_RX/receive_count_RNO_0\[3\]/C  CoreUARTapb_0/uUART/make_RX/receive_count_RNO_0\[3\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNO\[3\]/C  CoreUARTapb_0/uUART/make_RX/receive_count_RNO\[3\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/clr_rxfifo/CLK  CORESPI_0/USPI/URF/clr_rxfifo/Q  CORESPI_0/USPI/URXF/wr_pointer_q_RNO\[1\]/C  CORESPI_0/USPI/URXF/wr_pointer_q_RNO\[1\]/Y  CORESPI_0/USPI/URXF/wr_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/clr_rxfifo/CLK  CORESPI_0/USPI/URF/clr_rxfifo/Q  CORESPI_0/USPI/URXF/wr_pointer_q_RNO\[0\]/C  CORESPI_0/USPI/URXF/wr_pointer_q_RNO\[0\]/Y  CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_TX/xmit_state\[5\]/CLK  CoreUARTapb_0/uUART/make_TX/xmit_state\[5\]/Q  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO_1\[5\]/A  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO_1\[5\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO\[5\]/C  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO\[5\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_state\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_tick/CLK  CORESPI_0/USPI/UCC/spi_clk_tick/Q  CORESPI_0/USPI/UCC/mtx_pktsel_RNO/B  CORESPI_0/USPI/UCC/mtx_pktsel_RNO/Y  CORESPI_0/USPI/UCC/mtx_pktsel/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[1\]/CLK  BUS_INTERFACE_0/p1/count\[1\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_6/A  BUS_INTERFACE_0/p1/un3_count_1_I_6/Y  BUS_INTERFACE_0/p1/un3_count_1_I_7/A  BUS_INTERFACE_0/p1/un3_count_1_I_7/Y  BUS_INTERFACE_0/p1/count\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[1\]/CLK  BUS_INTERFACE_0/p/count\[1\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_6/A  BUS_INTERFACE_0/p/un3_count_1_I_6/Y  BUS_INTERFACE_0/p/un3_count_1_I_7/A  BUS_INTERFACE_0/p/un3_count_1_I_7/Y  BUS_INTERFACE_0/p/count\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_frames\[0\]/CLK  CORESPI_0/USPI/UCC/msrxp_frames\[0\]/Q  CORESPI_0/USPI/UCC/rx_cmdsize_RNO_0/A  CORESPI_0/USPI/UCC/rx_cmdsize_RNO_0/Y  CORESPI_0/USPI/UCC/rx_cmdsize_RNO/A  CORESPI_0/USPI/UCC/rx_cmdsize_RNO/Y  CORESPI_0/USPI/UCC/rx_cmdsize/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_TX/xmit_state\[4\]/CLK  CoreUARTapb_0/uUART/make_TX/xmit_state\[4\]/Q  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO_1\[5\]/B  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO_1\[5\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO\[5\]/C  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO\[5\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_state\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[10\]/CLK  BUS_INTERFACE_0/p2/count\[10\]/Q  BUS_INTERFACE_0/p2/pwm_RNO_1/C  BUS_INTERFACE_0/p2/pwm_RNO_1/Y  BUS_INTERFACE_0/p2/pwm_RNO/C  BUS_INTERFACE_0/p2/pwm_RNO/Y  BUS_INTERFACE_0/p2/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_TX/xmit_state\[4\]/CLK  CoreUARTapb_0/uUART/make_TX/xmit_state\[4\]/Q  CoreUARTapb_0/uUART/make_TX/tx_RNO_0/C  CoreUARTapb_0/uUART/make_TX/tx_RNO_0/Y  CoreUARTapb_0/uUART/make_TX/tx_RNO/A  CoreUARTapb_0/uUART/make_TX/tx_RNO/Y  CoreUARTapb_0/uUART/make_TX/tx/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[3\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[3\]/Q  CORESPI_0/USPI/UCC/mtx_state_RNO_0\[4\]/B  CORESPI_0/USPI/UCC/mtx_state_RNO_0\[4\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[4\]/A  CORESPI_0/USPI/UCC/mtx_state_RNO\[4\]/Y  CORESPI_0/USPI/UCC/mtx_state\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[9\]/CLK  BUS_INTERFACE_0/p3/count\[9\]/Q  BUS_INTERFACE_0/p3/count_RNO_1\[9\]/A  BUS_INTERFACE_0/p3/count_RNO_1\[9\]/Y  BUS_INTERFACE_0/p3/count_RNO\[9\]/C  BUS_INTERFACE_0/p3/count_RNO\[9\]/Y  BUS_INTERFACE_0/p3/count\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth1\[17\]/CLK  BUS_INTERFACE_0/pulseWidth1\[17\]/Q  BUS_INTERFACE_0/pulseWidth1_RNO_0\[17\]/A  BUS_INTERFACE_0/pulseWidth1_RNO_0\[17\]/Y  BUS_INTERFACE_0/pulseWidth1_RNO\[17\]/A  BUS_INTERFACE_0/pulseWidth1_RNO\[17\]/Y  BUS_INTERFACE_0/pulseWidth1\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth2\[17\]/CLK  BUS_INTERFACE_0/pulseWidth2\[17\]/Q  BUS_INTERFACE_0/pulseWidth2_RNO_0\[17\]/A  BUS_INTERFACE_0/pulseWidth2_RNO_0\[17\]/Y  BUS_INTERFACE_0/pulseWidth2_RNO\[17\]/A  BUS_INTERFACE_0/pulseWidth2_RNO\[17\]/Y  BUS_INTERFACE_0/pulseWidth2\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr\[0\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr\[0\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr_RNI9PVN\[1\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr_RNI9PVN\[1\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr_RNO\[2\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr_RNO\[2\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_byte\[5\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_byte\[5\]/Q  CoreUARTapb_0/uUART/rx_dout_reg_RNIF2GV\[5\]/B  CoreUARTapb_0/uUART/rx_dout_reg_RNIF2GV\[5\]/Y  CoreUARTapb_0/iPRDATA_RNO_0\[5\]/A  CoreUARTapb_0/iPRDATA_RNO_0\[5\]/Y  CoreUARTapb_0/iPRDATA_RNO\[5\]/A  CoreUARTapb_0/iPRDATA_RNO\[5\]/Y  CoreUARTapb_0/iPRDATA\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_byte\[6\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_byte\[6\]/Q  CoreUARTapb_0/uUART/rx_dout_reg_RNIH4GV\[6\]/B  CoreUARTapb_0/uUART/rx_dout_reg_RNIH4GV\[6\]/Y  CoreUARTapb_0/iPRDATA_RNO_0\[6\]/A  CoreUARTapb_0/iPRDATA_RNO_0\[6\]/Y  CoreUARTapb_0/iPRDATA_RNO\[6\]/A  CoreUARTapb_0/iPRDATA_RNO\[6\]/Y  CoreUARTapb_0/iPRDATA\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_byte\[7\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_byte\[7\]/Q  CoreUARTapb_0/uUART/rx_dout_reg_RNIJ6GV\[7\]/B  CoreUARTapb_0/uUART/rx_dout_reg_RNIJ6GV\[7\]/Y  CoreUARTapb_0/iPRDATA_RNO_0\[7\]/A  CoreUARTapb_0/iPRDATA_RNO_0\[7\]/Y  CoreUARTapb_0/iPRDATA_RNO\[7\]/A  CoreUARTapb_0/iPRDATA_RNO\[7\]/Y  CoreUARTapb_0/iPRDATA\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/stxp_lastframe_RNO/B  CORESPI_0/USPI/UCC/stxp_lastframe_RNO/Y  CORESPI_0/USPI/UCC/stxp_lastframe/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/stx_async_reset_ok_RNO/B  CORESPI_0/USPI/UCC/stx_async_reset_ok_RNO/Y  CORESPI_0/USPI/UCC/stx_async_reset_ok/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/genblk1.RXRDY/CLK  CoreUARTapb_0/uUART/genblk1.RXRDY/Q  CoreUARTapb_0/iPRDATA_RNO_3\[1\]/A  CoreUARTapb_0/iPRDATA_RNO_3\[1\]/Y  CoreUARTapb_0/iPRDATA_RNO_0\[1\]/B  CoreUARTapb_0/iPRDATA_RNO_0\[1\]/Y  CoreUARTapb_0/iPRDATA_RNO\[1\]/A  CoreUARTapb_0/iPRDATA_RNO\[1\]/Y  CoreUARTapb_0/iPRDATA\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/overflow_reg/CLK  CoreUARTapb_0/uUART/overflow_reg/Q  CoreUARTapb_0/iPRDATA_RNO_3\[3\]/A  CoreUARTapb_0/iPRDATA_RNO_3\[3\]/Y  CoreUARTapb_0/iPRDATA_RNO_0\[3\]/B  CoreUARTapb_0/iPRDATA_RNO_0\[3\]/Y  CoreUARTapb_0/iPRDATA_RNO\[3\]/A  CoreUARTapb_0/iPRDATA_RNO\[3\]/Y  CoreUARTapb_0/iPRDATA\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/framing_error/CLK  CoreUARTapb_0/uUART/make_RX/framing_error/Q  CoreUARTapb_0/iPRDATA_RNO_3\[4\]/A  CoreUARTapb_0/iPRDATA_RNO_3\[4\]/Y  CoreUARTapb_0/iPRDATA_RNO_0\[4\]/B  CoreUARTapb_0/iPRDATA_RNO_0\[4\]/Y  CoreUARTapb_0/iPRDATA_RNO\[4\]/A  CoreUARTapb_0/iPRDATA_RNO\[4\]/Y  CoreUARTapb_0/iPRDATA\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_TX/txrdy_int/CLK  CoreUARTapb_0/uUART/make_TX/txrdy_int/Q  CoreUARTapb_0/iPRDATA_RNO_3\[0\]/A  CoreUARTapb_0/iPRDATA_RNO_3\[0\]/Y  CoreUARTapb_0/iPRDATA_RNO_0\[0\]/B  CoreUARTapb_0/iPRDATA_RNO_0\[0\]/Y  CoreUARTapb_0/iPRDATA_RNO\[0\]/A  CoreUARTapb_0/iPRDATA_RNO\[0\]/Y  CoreUARTapb_0/iPRDATA\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/counter_q\[4\]/CLK  CORESPI_0/USPI/URXF/counter_q\[4\]/Q  CORESPI_0/USPI/URXF/un1_counter_q_m22/A  CORESPI_0/USPI/URXF/un1_counter_q_m22/Y  CORESPI_0/USPI/URXF/counter_q_RNIJ473C1\[0\]/A  CORESPI_0/USPI/URXF/counter_q_RNIJ473C1\[0\]/Y  CORESPI_0/USPI/URXF/full_out_RNO/A  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[30\]/CLK  BUS_INTERFACE_0/p3/count\[30\]/Q  BUS_INTERFACE_0/p3/count_RNO_0\[31\]/B  BUS_INTERFACE_0/p3/count_RNO_0\[31\]/Y  BUS_INTERFACE_0/p3/count_RNO\[31\]/B  BUS_INTERFACE_0/p3/count_RNO\[31\]/Y  BUS_INTERFACE_0/p3/count\[31\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[3\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[3\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIH1C5\[2\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNIH1C5\[2\]/Y  CORESPI_0/USPI/UCC/stxs_lastbit_RNO/B  CORESPI_0/USPI/UCC/stxs_lastbit_RNO/Y  CORESPI_0/USPI/UCC/stxs_lastbit/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_TX/xmit_state\[5\]/CLK  CoreUARTapb_0/uUART/make_TX/xmit_state\[5\]/Q  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO_0\[0\]/A  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO_0\[0\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO\[0\]/C  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO\[0\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_count\[0\]/CLK  CORESPI_0/USPI/UCC/spi_clk_count\[0\]/Q  CORESPI_0/USPI/UCC/spi_clk_count_RNIVO56\[1\]/B  CORESPI_0/USPI/UCC/spi_clk_count_RNIVO56\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[2\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[2\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr\[1\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr\[1\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr_RNI9PVN\[1\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr_RNI9PVN\[1\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr_RNO\[3\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr_RNO\[3\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[1\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[1\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[1\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[1\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_TX/xmit_state\[3\]/CLK  CoreUARTapb_0/uUART/make_TX/xmit_state\[3\]/Q  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO_1\[3\]/B  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO_1\[3\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO\[3\]/C  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO\[3\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_state\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[6\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[6\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[7\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[7\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[7\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[7\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[11\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[11\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitcnt\[4\]/CLK  CORESPI_0/USPI/UCC/stxs_bitcnt\[4\]/Q  CORESPI_0/USPI/UCC/stxs_strobetx_RNO_2/B  CORESPI_0/USPI/UCC/stxs_strobetx_RNO_2/Y  CORESPI_0/USPI/UCC/stxs_strobetx_RNO_0/B  CORESPI_0/USPI/UCC/stxs_strobetx_RNO_0/Y  CORESPI_0/USPI/UCC/stxs_strobetx/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[18\]/CLK  BUS_INTERFACE_0/hit_count\[18\]/Q  BUS_INTERFACE_0/hit_count_RNO_0\[18\]/C  BUS_INTERFACE_0/hit_count_RNO_0\[18\]/Y  BUS_INTERFACE_0/hit_count_RNO\[18\]/B  BUS_INTERFACE_0/hit_count_RNO\[18\]/Y  BUS_INTERFACE_0/hit_count\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[16\]/CLK  BUS_INTERFACE_0/hit_count\[16\]/Q  BUS_INTERFACE_0/hit_count_RNO_0\[16\]/C  BUS_INTERFACE_0/hit_count_RNO_0\[16\]/Y  BUS_INTERFACE_0/hit_count_RNO\[16\]/B  BUS_INTERFACE_0/hit_count_RNO\[16\]/Y  BUS_INTERFACE_0/hit_count\[16\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[22\]/CLK  BUS_INTERFACE_0/p2/count\[22\]/Q  BUS_INTERFACE_0/p2/count_RNI5MUK3\[22\]/A  BUS_INTERFACE_0/p2/count_RNI5MUK3\[22\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[24\]/B  BUS_INTERFACE_0/p2/count_RNO_0\[24\]/Y  BUS_INTERFACE_0/p2/count\[24\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[14\]/CLK  BUS_INTERFACE_0/p2/count\[14\]/Q  BUS_INTERFACE_0/p2/count_RNIKUIH2\[14\]/A  BUS_INTERFACE_0/p2/count_RNIKUIH2\[14\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[16\]/B  BUS_INTERFACE_0/p2/count_RNO_0\[16\]/Y  BUS_INTERFACE_0/p2/count\[16\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[28\]/CLK  BUS_INTERFACE_0/p2/count\[28\]/Q  BUS_INTERFACE_0/p2/count_RNI2KJF4\[28\]/A  BUS_INTERFACE_0/p2/count_RNI2KJF4\[28\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[30\]/B  BUS_INTERFACE_0/p2/count_RNO_0\[30\]/Y  BUS_INTERFACE_0/p2/count\[30\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/rx_dout_reg\[5\]/CLK  CoreUARTapb_0/uUART/rx_dout_reg\[5\]/Q  CoreUARTapb_0/uUART/rx_dout_reg_RNIF2GV\[5\]/A  CoreUARTapb_0/uUART/rx_dout_reg_RNIF2GV\[5\]/Y  CoreUARTapb_0/iPRDATA_RNO_0\[5\]/A  CoreUARTapb_0/iPRDATA_RNO_0\[5\]/Y  CoreUARTapb_0/iPRDATA_RNO\[5\]/A  CoreUARTapb_0/iPRDATA_RNO\[5\]/Y  CoreUARTapb_0/iPRDATA\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/rx_dout_reg\[6\]/CLK  CoreUARTapb_0/uUART/rx_dout_reg\[6\]/Q  CoreUARTapb_0/uUART/rx_dout_reg_RNIH4GV\[6\]/A  CoreUARTapb_0/uUART/rx_dout_reg_RNIH4GV\[6\]/Y  CoreUARTapb_0/iPRDATA_RNO_0\[6\]/A  CoreUARTapb_0/iPRDATA_RNO_0\[6\]/Y  CoreUARTapb_0/iPRDATA_RNO\[6\]/A  CoreUARTapb_0/iPRDATA_RNO\[6\]/Y  CoreUARTapb_0/iPRDATA\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/rx_dout_reg\[7\]/CLK  CoreUARTapb_0/uUART/rx_dout_reg\[7\]/Q  CoreUARTapb_0/uUART/rx_dout_reg_RNIJ6GV\[7\]/A  CoreUARTapb_0/uUART/rx_dout_reg_RNIJ6GV\[7\]/Y  CoreUARTapb_0/iPRDATA_RNO_0\[7\]/A  CoreUARTapb_0/iPRDATA_RNO_0\[7\]/Y  CoreUARTapb_0/iPRDATA_RNO\[7\]/A  CoreUARTapb_0/iPRDATA_RNO\[7\]/Y  CoreUARTapb_0/iPRDATA\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[4\]/CLK  BUS_INTERFACE_0/hit_count\[4\]/Q  BUS_INTERFACE_0/hit_count_RNO_0\[4\]/C  BUS_INTERFACE_0/hit_count_RNO_0\[4\]/Y  BUS_INTERFACE_0/hit_count_RNO\[4\]/C  BUS_INTERFACE_0/hit_count_RNO\[4\]/Y  BUS_INTERFACE_0/hit_count\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[1\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[1\]/Q  CORESPI_0/USPI/UCC/stxs_lastbit_RNO_0/B  CORESPI_0/USPI/UCC/stxs_lastbit_RNO_0/Y  CORESPI_0/USPI/UCC/stxs_lastbit_RNO/C  CORESPI_0/USPI/UCC/stxs_lastbit_RNO/Y  CORESPI_0/USPI/UCC/stxs_lastbit/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[11\]/CLK  BUS_INTERFACE_0/p3/count\[11\]/Q  BUS_INTERFACE_0/p3/count_RNO\[12\]/A  BUS_INTERFACE_0/p3/count_RNO\[12\]/Y  BUS_INTERFACE_0/p3/count\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/clr_rxfifo/CLK  CORESPI_0/USPI/URF/clr_rxfifo/Q  CORESPI_0/USPI/URXF/empty_out_RNO/A  CORESPI_0/USPI/URXF/empty_out_RNO/Y  CORESPI_0/USPI/URXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[4\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[4\]/Q  CORESPI_0/USPI/UCC/mtx_first_RNO_1/A  CORESPI_0/USPI/UCC/mtx_first_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_first_RNO_0/A  CORESPI_0/USPI/UCC/mtx_first_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_first/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[3\]/CLK  BUS_INTERFACE_0/p1/count\[3\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_9/B  BUS_INTERFACE_0/p1/un3_count_1_I_9/Y  BUS_INTERFACE_0/p1/count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[3\]/CLK  BUS_INTERFACE_0/p/count\[3\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_9/B  BUS_INTERFACE_0/p/un3_count_1_I_9/Y  BUS_INTERFACE_0/p/count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[3\]/CLK  BUS_INTERFACE_0/modulator/count\[3\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_9/B  BUS_INTERFACE_0/modulator/un3_count_1_I_9/Y  BUS_INTERFACE_0/modulator/count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[0\]/CLK  BUS_INTERFACE_0/p1/count\[0\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_8/A  BUS_INTERFACE_0/p1/un3_count_1_I_8/Y  BUS_INTERFACE_0/p1/un3_count_1_I_9/A  BUS_INTERFACE_0/p1/un3_count_1_I_9/Y  BUS_INTERFACE_0/p1/count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[0\]/CLK  BUS_INTERFACE_0/p/count\[0\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_8/A  BUS_INTERFACE_0/p/un3_count_1_I_8/Y  BUS_INTERFACE_0/p/un3_count_1_I_9/A  BUS_INTERFACE_0/p/un3_count_1_I_9/Y  BUS_INTERFACE_0/p/count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_TX/xmit_state\[2\]/CLK  CoreUARTapb_0/uUART/make_TX/xmit_state\[2\]/Q  CoreUARTapb_0/uUART/make_TX/tx_RNO_1/A  CoreUARTapb_0/uUART/make_TX/tx_RNO_1/Y  CoreUARTapb_0/uUART/make_TX/tx_RNO/B  CoreUARTapb_0/uUART/make_TX/tx_RNO/Y  CoreUARTapb_0/uUART/make_TX/tx/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth1\[7\]/CLK  BUS_INTERFACE_0/pulseWidth1\[7\]/Q  BUS_INTERFACE_0/pulseWidth1_RNO_0\[7\]/A  BUS_INTERFACE_0/pulseWidth1_RNO_0\[7\]/Y  BUS_INTERFACE_0/pulseWidth1_RNO\[7\]/A  BUS_INTERFACE_0/pulseWidth1_RNO\[7\]/Y  BUS_INTERFACE_0/pulseWidth1\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth2\[7\]/CLK  BUS_INTERFACE_0/pulseWidth2\[7\]/Q  BUS_INTERFACE_0/pulseWidth2_RNO_0\[7\]/A  BUS_INTERFACE_0/pulseWidth2_RNO_0\[7\]/Y  BUS_INTERFACE_0/pulseWidth2_RNO\[7\]/A  BUS_INTERFACE_0/pulseWidth2_RNO\[7\]/Y  BUS_INTERFACE_0/pulseWidth2\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth1\[8\]/CLK  BUS_INTERFACE_0/pulseWidth1\[8\]/Q  BUS_INTERFACE_0/pulseWidth1_RNO_0\[8\]/A  BUS_INTERFACE_0/pulseWidth1_RNO_0\[8\]/Y  BUS_INTERFACE_0/pulseWidth1_RNO\[8\]/A  BUS_INTERFACE_0/pulseWidth1_RNO\[8\]/Y  BUS_INTERFACE_0/pulseWidth1\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth2\[8\]/CLK  BUS_INTERFACE_0/pulseWidth2\[8\]/Q  BUS_INTERFACE_0/pulseWidth2_RNO_0\[8\]/A  BUS_INTERFACE_0/pulseWidth2_RNO_0\[8\]/Y  BUS_INTERFACE_0/pulseWidth2_RNO\[8\]/A  BUS_INTERFACE_0/pulseWidth2_RNO\[8\]/Y  BUS_INTERFACE_0/pulseWidth2\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[6\]/CLK  BUS_INTERFACE_0/p3/count\[6\]/Q  BUS_INTERFACE_0/p3/count_RNO_1\[6\]/C  BUS_INTERFACE_0/p3/count_RNO_1\[6\]/Y  BUS_INTERFACE_0/p3/count_RNO\[6\]/C  BUS_INTERFACE_0/p3/count_RNO\[6\]/Y  BUS_INTERFACE_0/p3/count\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/UCC/msrxp_strobe_RNIMEIF/B  CORESPI_0/USPI/UCC/msrxp_strobe_RNIMEIF/Y  CORESPI_0/USPI/UCC/msrxp_frames\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/UCC/msrxp_strobe_RNIMEIF/B  CORESPI_0/USPI/UCC/msrxp_strobe_RNIMEIF/Y  CORESPI_0/USPI/UCC/msrxp_frames\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/UCC/msrxp_strobe_RNIMEIF/B  CORESPI_0/USPI/UCC/msrxp_strobe_RNIMEIF/Y  CORESPI_0/USPI/UCC/msrxp_frames\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/SYNC2_msrxp_pktsel/CLK  CORESPI_0/USPI/UCC/SYNC2_msrxp_pktsel/Q  CORESPI_0/USPI/UCC/msrxp_strobe_RNIMEIF/A  CORESPI_0/USPI/UCC/msrxp_strobe_RNIMEIF/Y  CORESPI_0/USPI/UCC/msrxp_frames\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitcnt\[3\]/CLK  CORESPI_0/USPI/UCC/stxs_bitcnt\[3\]/Q  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO_0\[4\]/B  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO_0\[4\]/Y  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO\[4\]/A  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO\[4\]/Y  CORESPI_0/USPI/UCC/stxs_bitcnt\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[0\]/CLK  BUS_INTERFACE_0/p3/count\[0\]/Q  BUS_INTERFACE_0/p3/count_RNO\[2\]/A  BUS_INTERFACE_0/p3/count_RNO\[2\]/Y  BUS_INTERFACE_0/p3/count\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth1\[6\]/CLK  BUS_INTERFACE_0/pulseWidth1\[6\]/Q  BUS_INTERFACE_0/pulseWidth1_RNO_0\[6\]/A  BUS_INTERFACE_0/pulseWidth1_RNO_0\[6\]/Y  BUS_INTERFACE_0/pulseWidth1_RNO\[6\]/B  BUS_INTERFACE_0/pulseWidth1_RNO\[6\]/Y  BUS_INTERFACE_0/pulseWidth1\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth2\[6\]/CLK  BUS_INTERFACE_0/pulseWidth2\[6\]/Q  BUS_INTERFACE_0/pulseWidth2_RNO_0\[6\]/A  BUS_INTERFACE_0/pulseWidth2_RNO_0\[6\]/Y  BUS_INTERFACE_0/pulseWidth2_RNO\[6\]/B  BUS_INTERFACE_0/pulseWidth2_RNO\[6\]/Y  BUS_INTERFACE_0/pulseWidth2\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth1\[11\]/CLK  BUS_INTERFACE_0/pulseWidth1\[11\]/Q  BUS_INTERFACE_0/pulseWidth1_RNO_0\[11\]/A  BUS_INTERFACE_0/pulseWidth1_RNO_0\[11\]/Y  BUS_INTERFACE_0/pulseWidth1_RNO\[11\]/B  BUS_INTERFACE_0/pulseWidth1_RNO\[11\]/Y  BUS_INTERFACE_0/pulseWidth1\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth2\[11\]/CLK  BUS_INTERFACE_0/pulseWidth2\[11\]/Q  BUS_INTERFACE_0/pulseWidth2_RNO_0\[11\]/A  BUS_INTERFACE_0/pulseWidth2_RNO_0\[11\]/Y  BUS_INTERFACE_0/pulseWidth2_RNO\[11\]/B  BUS_INTERFACE_0/pulseWidth2_RNO\[11\]/Y  BUS_INTERFACE_0/pulseWidth2\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth1\[15\]/CLK  BUS_INTERFACE_0/pulseWidth1\[15\]/Q  BUS_INTERFACE_0/pulseWidth1_RNO_0\[15\]/A  BUS_INTERFACE_0/pulseWidth1_RNO_0\[15\]/Y  BUS_INTERFACE_0/pulseWidth1_RNO\[15\]/B  BUS_INTERFACE_0/pulseWidth1_RNO\[15\]/Y  BUS_INTERFACE_0/pulseWidth1\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth2\[15\]/CLK  BUS_INTERFACE_0/pulseWidth2\[15\]/Q  BUS_INTERFACE_0/pulseWidth2_RNO_0\[15\]/A  BUS_INTERFACE_0/pulseWidth2_RNO_0\[15\]/Y  BUS_INTERFACE_0/pulseWidth2_RNO\[15\]/B  BUS_INTERFACE_0/pulseWidth2_RNO\[15\]/Y  BUS_INTERFACE_0/pulseWidth2\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth1\[13\]/CLK  BUS_INTERFACE_0/pulseWidth1\[13\]/Q  BUS_INTERFACE_0/pulseWidth1_RNO_0\[13\]/A  BUS_INTERFACE_0/pulseWidth1_RNO_0\[13\]/Y  BUS_INTERFACE_0/pulseWidth1_RNO\[13\]/B  BUS_INTERFACE_0/pulseWidth1_RNO\[13\]/Y  BUS_INTERFACE_0/pulseWidth1\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth2\[13\]/CLK  BUS_INTERFACE_0/pulseWidth2\[13\]/Q  BUS_INTERFACE_0/pulseWidth2_RNO_0\[13\]/A  BUS_INTERFACE_0/pulseWidth2_RNO_0\[13\]/Y  BUS_INTERFACE_0/pulseWidth2_RNO\[13\]/B  BUS_INTERFACE_0/pulseWidth2_RNO\[13\]/Y  BUS_INTERFACE_0/pulseWidth2\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[2\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[2\]/Q  CORESPI_0/USPI/UCC/mtx_state_RNO_0\[2\]/A  CORESPI_0/USPI/UCC/mtx_state_RNO_0\[2\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[2\]/B  CORESPI_0/USPI/UCC/mtx_state_RNO\[2\]/Y  CORESPI_0/USPI/UCC/mtx_state\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[4\]/CLK  BUS_INTERFACE_0/p1/count\[4\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_12/B  BUS_INTERFACE_0/p1/un3_count_1_I_12/Y  BUS_INTERFACE_0/p1/count\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[4\]/CLK  BUS_INTERFACE_0/p/count\[4\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_12/B  BUS_INTERFACE_0/p/un3_count_1_I_12/Y  BUS_INTERFACE_0/p/count\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[4\]/CLK  BUS_INTERFACE_0/modulator/count\[4\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_12/B  BUS_INTERFACE_0/modulator/un3_count_1_I_12/Y  BUS_INTERFACE_0/modulator/count\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[18\]/CLK  BUS_INTERFACE_0/modulator/count\[18\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_53/B  BUS_INTERFACE_0/modulator/un3_count_1_I_53/Y  BUS_INTERFACE_0/modulator/count\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control2\[2\]/CLK  CORESPI_0/USPI/URF/control2\[2\]/Q  CORESPI_0/USPI/UCC/rx_cmdsize_RNO_1/C  CORESPI_0/USPI/UCC/rx_cmdsize_RNO_1/Y  CORESPI_0/USPI/UCC/rx_cmdsize_RNO/B  CORESPI_0/USPI/UCC/rx_cmdsize_RNO/Y  CORESPI_0/USPI/UCC/rx_cmdsize/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/controlReg2\[1\]/CLK  CoreUARTapb_0/controlReg2\[1\]/Q  CoreUARTapb_0/uUART/make_RX/receive_full_indicator.clear_parity_en_8_N_7_i_i_o3/B  CoreUARTapb_0/uUART/make_RX/receive_full_indicator.clear_parity_en_8_N_7_i_i_o3/Y  CoreUARTapb_0/uUART/make_RX/last_bit\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[6\]/CLK  BUS_INTERFACE_0/p2/count\[6\]/Q  BUS_INTERFACE_0/p2/count_RNO_1\[6\]/C  BUS_INTERFACE_0/p2/count_RNO_1\[6\]/Y  BUS_INTERFACE_0/p2/count_RNO\[6\]/C  BUS_INTERFACE_0/p2/count_RNO\[6\]/Y  BUS_INTERFACE_0/p2/count\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitcnt\[3\]/CLK  CORESPI_0/USPI/UCC/stxs_bitcnt\[3\]/Q  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO_0\[3\]/B  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO_0\[3\]/Y  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO\[3\]/A  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO\[3\]/Y  CORESPI_0/USPI/UCC/stxs_bitcnt\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[6\]/CLK  BUS_INTERFACE_0/modulator/count\[6\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_17/B  BUS_INTERFACE_0/modulator/un3_count_1_I_17/Y  BUS_INTERFACE_0/modulator/count\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[1\]/CLK  BUS_INTERFACE_0/modulator/count\[1\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_5/B  BUS_INTERFACE_0/modulator/un3_count_1_I_5/Y  BUS_INTERFACE_0/modulator/count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[6\]/CLK  BUS_INTERFACE_0/p1/count\[6\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_17/B  BUS_INTERFACE_0/p1/un3_count_1_I_17/Y  BUS_INTERFACE_0/p1/count\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[6\]/CLK  BUS_INTERFACE_0/p/count\[6\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_17/B  BUS_INTERFACE_0/p/un3_count_1_I_17/Y  BUS_INTERFACE_0/p/count\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[5\]/CLK  BUS_INTERFACE_0/p1/count\[5\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_14/B  BUS_INTERFACE_0/p1/un3_count_1_I_14/Y  BUS_INTERFACE_0/p1/count\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[5\]/CLK  BUS_INTERFACE_0/p/count\[5\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_14/B  BUS_INTERFACE_0/p/un3_count_1_I_14/Y  BUS_INTERFACE_0/p/count\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[9\]/CLK  BUS_INTERFACE_0/p1/count\[9\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_26/B  BUS_INTERFACE_0/p1/un3_count_1_I_26/Y  BUS_INTERFACE_0/p1/count\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[9\]/CLK  BUS_INTERFACE_0/p/count\[9\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_26/B  BUS_INTERFACE_0/p/un3_count_1_I_26/Y  BUS_INTERFACE_0/p/count\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[8\]/CLK  BUS_INTERFACE_0/p1/count\[8\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_23/B  BUS_INTERFACE_0/p1/un3_count_1_I_23/Y  BUS_INTERFACE_0/p1/count\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[8\]/CLK  BUS_INTERFACE_0/p/count\[8\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_23/B  BUS_INTERFACE_0/p/un3_count_1_I_23/Y  BUS_INTERFACE_0/p/count\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[8\]/CLK  BUS_INTERFACE_0/modulator/count\[8\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_23/B  BUS_INTERFACE_0/modulator/un3_count_1_I_23/Y  BUS_INTERFACE_0/modulator/count\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[12\]/CLK  BUS_INTERFACE_0/modulator/count\[12\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_35/B  BUS_INTERFACE_0/modulator/un3_count_1_I_35/Y  BUS_INTERFACE_0/modulator/count\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[12\]/CLK  BUS_INTERFACE_0/p1/count\[12\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_35/B  BUS_INTERFACE_0/p1/un3_count_1_I_35/Y  BUS_INTERFACE_0/p1/count\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[12\]/CLK  BUS_INTERFACE_0/p/count\[12\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_35/B  BUS_INTERFACE_0/p/un3_count_1_I_35/Y  BUS_INTERFACE_0/p/count\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[21\]/CLK  BUS_INTERFACE_0/modulator/count\[21\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_62/B  BUS_INTERFACE_0/modulator/un3_count_1_I_62/Y  BUS_INTERFACE_0/modulator/count\[21\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[16\]/CLK  BUS_INTERFACE_0/p1/count\[16\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_46/B  BUS_INTERFACE_0/p1/un3_count_1_I_46/Y  BUS_INTERFACE_0/p1/count\[16\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[16\]/CLK  BUS_INTERFACE_0/p/count\[16\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_46/B  BUS_INTERFACE_0/p/un3_count_1_I_46/Y  BUS_INTERFACE_0/p/count\[16\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth1\[16\]/CLK  BUS_INTERFACE_0/pulseWidth1\[16\]/Q  BUS_INTERFACE_0/pulseWidth1_RNO_0\[16\]/A  BUS_INTERFACE_0/pulseWidth1_RNO_0\[16\]/Y  BUS_INTERFACE_0/pulseWidth1_RNO\[16\]/A  BUS_INTERFACE_0/pulseWidth1_RNO\[16\]/Y  BUS_INTERFACE_0/pulseWidth1\[16\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth2\[16\]/CLK  BUS_INTERFACE_0/pulseWidth2\[16\]/Q  BUS_INTERFACE_0/pulseWidth2_RNO_0\[16\]/A  BUS_INTERFACE_0/pulseWidth2_RNO_0\[16\]/Y  BUS_INTERFACE_0/pulseWidth2_RNO\[16\]/A  BUS_INTERFACE_0/pulseWidth2_RNO\[16\]/Y  BUS_INTERFACE_0/pulseWidth2\[16\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[2\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[2\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNO_0\[2\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNO_0\[2\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNO\[2\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNO\[2\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_checkorun/CLK  CORESPI_0/USPI/UCC/stxs_checkorun/Q  CORESPI_0/USPI/UCC/stxs_checkorun_RNO_1/B  CORESPI_0/USPI/UCC/stxs_checkorun_RNO_1/Y  CORESPI_0/USPI/UCC/stxs_checkorun_RNO_0/B  CORESPI_0/USPI/UCC/stxs_checkorun_RNO_0/Y  CORESPI_0/USPI/UCC/stxs_checkorun_RNO/C  CORESPI_0/USPI/UCC/stxs_checkorun_RNO/Y  CORESPI_0/USPI/UCC/stxs_checkorun/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/genblk2.tx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/WCLK  CoreUARTapb_0/uUART/genblk2.tx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/EMPTY  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO\[0\]/A  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO\[0\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[11\]/CLK  BUS_INTERFACE_0/p3/count\[11\]/Q  BUS_INTERFACE_0/p3/count_RNO\[11\]/A  BUS_INTERFACE_0/p3/count_RNO\[11\]/Y  BUS_INTERFACE_0/p3/count\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/clr_rxfifo/CLK  CORESPI_0/USPI/URF/clr_rxfifo/Q  CORESPI_0/USPI/URXF/counter_q_RNO\[1\]/C  CORESPI_0/USPI/URXF/counter_q_RNO\[1\]/Y  CORESPI_0/USPI/URXF/counter_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/clr_rxfifo/CLK  CORESPI_0/USPI/URF/clr_rxfifo/Q  CORESPI_0/USPI/URXF/counter_q_RNO\[0\]/C  CORESPI_0/USPI/URXF/counter_q_RNO\[0\]/Y  CORESPI_0/USPI/URXF/counter_q\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/clr_rxfifo/CLK  CORESPI_0/USPI/URF/clr_rxfifo/Q  CORESPI_0/USPI/URXF/counter_q_RNO\[4\]/C  CORESPI_0/USPI/URXF/counter_q_RNO\[4\]/Y  CORESPI_0/USPI/URXF/counter_q\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/clr_rxfifo/CLK  CORESPI_0/USPI/URF/clr_rxfifo/Q  CORESPI_0/USPI/URXF/counter_q_RNO\[5\]/C  CORESPI_0/USPI/URXF/counter_q_RNO\[5\]/Y  CORESPI_0/USPI/URXF/counter_q\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/clr_rxfifo/CLK  CORESPI_0/USPI/URF/clr_rxfifo/Q  CORESPI_0/USPI/URXF/counter_q_RNO\[3\]/C  CORESPI_0/USPI/URXF/counter_q_RNO\[3\]/Y  CORESPI_0/USPI/URXF/counter_q\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/genblk2.tx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/WCLK  CoreUARTapb_0/uUART/genblk2.tx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/EMPTY  CoreUARTapb_0/uUART/make_TX/xmit_state_RNI5R5N\[0\]/B  CoreUARTapb_0/uUART/make_TX/xmit_state_RNI5R5N\[0\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_state\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitcnt\[4\]/CLK  CORESPI_0/USPI/UCC/stxs_bitcnt\[4\]/Q  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO_0\[4\]/C  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO_0\[4\]/Y  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO\[4\]/A  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO\[4\]/Y  CORESPI_0/USPI/UCC/stxs_bitcnt\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[24\]/CLK  BUS_INTERFACE_0/hit_count\[24\]/Q  BUS_INTERFACE_0/hit_count_RNO_0\[25\]/A  BUS_INTERFACE_0/hit_count_RNO_0\[25\]/Y  BUS_INTERFACE_0/hit_count_RNO\[25\]/B  BUS_INTERFACE_0/hit_count_RNO\[25\]/Y  BUS_INTERFACE_0/hit_count\[25\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[3\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[3\]/Q  CORESPI_0/USPI/UCC/mtx_state_RNO_1\[3\]/A  CORESPI_0/USPI/UCC/mtx_state_RNO_1\[3\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[3\]/C  CORESPI_0/USPI/UCC/mtx_state_RNO\[3\]/Y  CORESPI_0/USPI/UCC/mtx_state\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[3\]/CLK  BUS_INTERFACE_0/p3/count\[3\]/Q  BUS_INTERFACE_0/p3/count_RNO\[4\]/B  BUS_INTERFACE_0/p3/count_RNO\[4\]/Y  BUS_INTERFACE_0/p3/count\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[27\]/CLK  BUS_INTERFACE_0/modulator/count\[27\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_G_3/B  BUS_INTERFACE_0/modulator/un3_count_1_G_3/Y  BUS_INTERFACE_0/modulator/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[4\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[4\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNO_0\[4\]/C  CORESPI_0/USPI/UCC/stxs_bitsel_RNO_0\[4\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNO\[4\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNO\[4\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_frames\[0\]/CLK  CORESPI_0/USPI/UCC/msrxp_frames\[0\]/Q  CORESPI_0/USPI/UCC/rx_cmdsize_RNO_1/A  CORESPI_0/USPI/UCC/rx_cmdsize_RNO_1/Y  CORESPI_0/USPI/UCC/rx_cmdsize_RNO/B  CORESPI_0/USPI/UCC/rx_cmdsize_RNO/Y  CORESPI_0/USPI/UCC/rx_cmdsize/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth1\[12\]/CLK  BUS_INTERFACE_0/pulseWidth1\[12\]/Q  BUS_INTERFACE_0/pulseWidth1_RNO_0\[12\]/A  BUS_INTERFACE_0/pulseWidth1_RNO_0\[12\]/Y  BUS_INTERFACE_0/pulseWidth1_RNO\[12\]/A  BUS_INTERFACE_0/pulseWidth1_RNO\[12\]/Y  BUS_INTERFACE_0/pulseWidth1\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth2\[12\]/CLK  BUS_INTERFACE_0/pulseWidth2\[12\]/Q  BUS_INTERFACE_0/pulseWidth2_RNO_0\[12\]/A  BUS_INTERFACE_0/pulseWidth2_RNO_0\[12\]/Y  BUS_INTERFACE_0/pulseWidth2_RNO\[12\]/A  BUS_INTERFACE_0/pulseWidth2_RNO\[12\]/Y  BUS_INTERFACE_0/pulseWidth2\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[2\]/CLK  BUS_INTERFACE_0/p1/count\[2\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_7/B  BUS_INTERFACE_0/p1/un3_count_1_I_7/Y  BUS_INTERFACE_0/p1/count\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[2\]/CLK  BUS_INTERFACE_0/p/count\[2\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_7/B  BUS_INTERFACE_0/p/un3_count_1_I_7/Y  BUS_INTERFACE_0/p/count\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[2\]/CLK  BUS_INTERFACE_0/modulator/count\[2\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_7/B  BUS_INTERFACE_0/modulator/un3_count_1_I_7/Y  BUS_INTERFACE_0/modulator/count\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[13\]/CLK  BUS_INTERFACE_0/p1/count\[13\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_37/B  BUS_INTERFACE_0/p1/un3_count_1_I_37/Y  BUS_INTERFACE_0/p1/count\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[13\]/CLK  BUS_INTERFACE_0/p/count\[13\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_37/B  BUS_INTERFACE_0/p/un3_count_1_I_37/Y  BUS_INTERFACE_0/p/count\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[13\]/CLK  BUS_INTERFACE_0/modulator/count\[13\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_37/B  BUS_INTERFACE_0/modulator/un3_count_1_I_37/Y  BUS_INTERFACE_0/modulator/count\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[17\]/CLK  BUS_INTERFACE_0/modulator/count\[17\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_49/B  BUS_INTERFACE_0/modulator/un3_count_1_I_49/Y  BUS_INTERFACE_0/modulator/count\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[22\]/CLK  BUS_INTERFACE_0/modulator/count\[22\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_65/B  BUS_INTERFACE_0/modulator/un3_count_1_I_65/Y  BUS_INTERFACE_0/modulator/count\[22\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[24\]/CLK  BUS_INTERFACE_0/modulator/count\[24\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_74/B  BUS_INTERFACE_0/modulator/un3_count_1_I_74/Y  BUS_INTERFACE_0/modulator/count\[24\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[27\]/CLK  BUS_INTERFACE_0/modulator/count\[27\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_86/B  BUS_INTERFACE_0/modulator/un3_count_1_I_86/Y  BUS_INTERFACE_0/modulator/count\[27\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[4\]/CLK  BUS_INTERFACE_0/p2/count\[4\]/Q  BUS_INTERFACE_0/p2/count_RNO_0\[4\]/C  BUS_INTERFACE_0/p2/count_RNO_0\[4\]/Y  BUS_INTERFACE_0/p2/count_RNO\[4\]/C  BUS_INTERFACE_0/p2/count_RNO\[4\]/Y  BUS_INTERFACE_0/p2/count\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[7\]/CLK  BUS_INTERFACE_0/p2/count\[7\]/Q  BUS_INTERFACE_0/p2/count_RNO\[8\]/B  BUS_INTERFACE_0/p2/count_RNO\[8\]/Y  BUS_INTERFACE_0/p2/count\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[5\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[5\]/Q  CORESPI_0/USPI/UCC/mtx_state_RNO_0\[5\]/A  CORESPI_0/USPI/UCC/mtx_state_RNO_0\[5\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[5\]/C  CORESPI_0/USPI/UCC/mtx_state_RNO\[5\]/Y  CORESPI_0/USPI/UCC/mtx_state\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[9\]/CLK  BUS_INTERFACE_0/p2/count\[9\]/Q  BUS_INTERFACE_0/p2/count_RNO_0\[9\]/B  BUS_INTERFACE_0/p2/count_RNO_0\[9\]/Y  BUS_INTERFACE_0/p2/count_RNO\[9\]/C  BUS_INTERFACE_0/p2/count_RNO\[9\]/Y  BUS_INTERFACE_0/p2/count\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[11\]/CLK  BUS_INTERFACE_0/p3/count\[11\]/Q  BUS_INTERFACE_0/p3/pwm_RNO/C  BUS_INTERFACE_0/p3/pwm_RNO/Y  BUS_INTERFACE_0/p3/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[2\]/CLK  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[2\]/Q  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO_0\[2\]/C  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO_0\[2\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO\[2\]/B  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO\[2\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/freq\[1\]/CLK  BUS_INTERFACE_0/freq\[1\]/Q  BUS_INTERFACE_0/freq_RNO_0\[1\]/B  BUS_INTERFACE_0/freq_RNO_0\[1\]/Y  BUS_INTERFACE_0/freq_RNO\[1\]/A  BUS_INTERFACE_0/freq_RNO\[1\]/Y  BUS_INTERFACE_0/freq\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[27\]/CLK  BUS_INTERFACE_0/p1/count\[27\]/Q  BUS_INTERFACE_0/p1/un3_count_1_G_3/B  BUS_INTERFACE_0/p1/un3_count_1_G_3/Y  BUS_INTERFACE_0/p1/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[27\]/CLK  BUS_INTERFACE_0/p/count\[27\]/Q  BUS_INTERFACE_0/p/un3_count_1_G_3/B  BUS_INTERFACE_0/p/un3_count_1_G_3/Y  BUS_INTERFACE_0/p/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[3\]/CLK  BUS_INTERFACE_0/p3/count\[3\]/Q  BUS_INTERFACE_0/p3/count_RNO\[3\]/A  BUS_INTERFACE_0/p3/count_RNO\[3\]/Y  BUS_INTERFACE_0/p3/count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_TX/xmit_state\[3\]/CLK  CoreUARTapb_0/uUART/make_TX/xmit_state\[3\]/Q  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO\[0\]/A  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO\[0\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/freq\[3\]/CLK  BUS_INTERFACE_0/freq\[3\]/Q  BUS_INTERFACE_0/freq_RNO_0\[3\]/B  BUS_INTERFACE_0/freq_RNO_0\[3\]/Y  BUS_INTERFACE_0/freq_RNO\[3\]/A  BUS_INTERFACE_0/freq_RNO\[3\]/Y  BUS_INTERFACE_0/freq\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[5\]/CLK  BUS_INTERFACE_0/p3/count\[5\]/Q  BUS_INTERFACE_0/p3/count_RNO\[5\]/B  BUS_INTERFACE_0/p3/count_RNO\[5\]/Y  BUS_INTERFACE_0/p3/count\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[11\]/CLK  BUS_INTERFACE_0/modulator/count\[11\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_32/B  BUS_INTERFACE_0/modulator/un3_count_1_I_32/Y  BUS_INTERFACE_0/modulator/count\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[20\]/CLK  BUS_INTERFACE_0/modulator/count\[20\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_59/B  BUS_INTERFACE_0/modulator/un3_count_1_I_59/Y  BUS_INTERFACE_0/modulator/count\[20\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[19\]/CLK  BUS_INTERFACE_0/modulator/count\[19\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_56/B  BUS_INTERFACE_0/modulator/un3_count_1_I_56/Y  BUS_INTERFACE_0/modulator/count\[19\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[11\]/CLK  BUS_INTERFACE_0/p1/count\[11\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_32/B  BUS_INTERFACE_0/p1/un3_count_1_I_32/Y  BUS_INTERFACE_0/p1/count\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[11\]/CLK  BUS_INTERFACE_0/p/count\[11\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_32/B  BUS_INTERFACE_0/p/un3_count_1_I_32/Y  BUS_INTERFACE_0/p/count\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[1\]/CLK  BUS_INTERFACE_0/p1/count\[1\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_5/B  BUS_INTERFACE_0/p1/un3_count_1_I_5/Y  BUS_INTERFACE_0/p1/count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[1\]/CLK  BUS_INTERFACE_0/p/count\[1\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_5/B  BUS_INTERFACE_0/p/un3_count_1_I_5/Y  BUS_INTERFACE_0/p/count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[14\]/CLK  BUS_INTERFACE_0/p1/count\[14\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_40/B  BUS_INTERFACE_0/p1/un3_count_1_I_40/Y  BUS_INTERFACE_0/p1/count\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[14\]/CLK  BUS_INTERFACE_0/p/count\[14\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_40/B  BUS_INTERFACE_0/p/un3_count_1_I_40/Y  BUS_INTERFACE_0/p/count\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[14\]/CLK  BUS_INTERFACE_0/modulator/count\[14\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_40/B  BUS_INTERFACE_0/modulator/un3_count_1_I_40/Y  BUS_INTERFACE_0/modulator/count\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[23\]/CLK  BUS_INTERFACE_0/modulator/count\[23\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_70/B  BUS_INTERFACE_0/modulator/un3_count_1_I_70/Y  BUS_INTERFACE_0/modulator/count\[23\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[21\]/CLK  BUS_INTERFACE_0/p1/count\[21\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_62/B  BUS_INTERFACE_0/p1/un3_count_1_I_62/Y  BUS_INTERFACE_0/p1/count\[21\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[21\]/CLK  BUS_INTERFACE_0/p/count\[21\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_62/B  BUS_INTERFACE_0/p/un3_count_1_I_62/Y  BUS_INTERFACE_0/p/count\[21\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[25\]/CLK  BUS_INTERFACE_0/modulator/count\[25\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_77/B  BUS_INTERFACE_0/modulator/un3_count_1_I_77/Y  BUS_INTERFACE_0/modulator/count\[25\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[24\]/CLK  BUS_INTERFACE_0/p1/count\[24\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_74/B  BUS_INTERFACE_0/p1/un3_count_1_I_74/Y  BUS_INTERFACE_0/p1/count\[24\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[24\]/CLK  BUS_INTERFACE_0/p/count\[24\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_74/B  BUS_INTERFACE_0/p/un3_count_1_I_74/Y  BUS_INTERFACE_0/p/count\[24\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[27\]/CLK  BUS_INTERFACE_0/p1/count\[27\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_86/B  BUS_INTERFACE_0/p1/un3_count_1_I_86/Y  BUS_INTERFACE_0/p1/count\[27\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[27\]/CLK  BUS_INTERFACE_0/p/count\[27\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_86/B  BUS_INTERFACE_0/p/un3_count_1_I_86/Y  BUS_INTERFACE_0/p/count\[27\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[5\]/CLK  BUS_INTERFACE_0/p2/count\[5\]/Q  BUS_INTERFACE_0/p2/count_RNO_0\[5\]/C  BUS_INTERFACE_0/p2/count_RNO_0\[5\]/Y  BUS_INTERFACE_0/p2/count_RNO\[5\]/C  BUS_INTERFACE_0/p2/count_RNO\[5\]/Y  BUS_INTERFACE_0/p2/count\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_TX/xmit_state\[0\]/CLK  CoreUARTapb_0/uUART/make_TX/xmit_state\[0\]/Q  CoreUARTapb_0/uUART/make_TX/xmit_state_RNI5R5N\[0\]/A  CoreUARTapb_0/uUART/make_TX/xmit_state_RNI5R5N\[0\]/Y  CoreUARTapb_0/uUART/make_TX/fifo_read_en0_RNO/A  CoreUARTapb_0/uUART/make_TX/fifo_read_en0_RNO/Y  CoreUARTapb_0/uUART/make_TX/fifo_read_en0/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[1\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[1\]/Q  CORESPI_0/USPI/UCC/mtx_state_RNO_0\[1\]/A  CORESPI_0/USPI/UCC/mtx_state_RNO_0\[1\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[1\]/B  CORESPI_0/USPI/UCC/mtx_state_RNO\[1\]/Y  CORESPI_0/USPI/UCC/mtx_state\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[2\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[2\]/Q  CORESPI_0/USPI/UCC/mtx_rxbusy_RNO_0/B  CORESPI_0/USPI/UCC/mtx_rxbusy_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_rxbusy_RNO/A  CORESPI_0/USPI/UCC/mtx_rxbusy_RNO/Y  CORESPI_0/USPI/UCC/mtx_rxbusy/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[11\]/CLK  BUS_INTERFACE_0/p3/count\[11\]/Q  BUS_INTERFACE_0/p3/count_RNO_0\[13\]/A  BUS_INTERFACE_0/p3/count_RNO_0\[13\]/Y  BUS_INTERFACE_0/p3/count\[13\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[10\]/CLK  BUS_INTERFACE_0/hit_count\[10\]/Q  BUS_INTERFACE_0/hit_count_RNO\[10\]/B  BUS_INTERFACE_0/hit_count_RNO\[10\]/Y  BUS_INTERFACE_0/hit_count\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[0\]/CLK  CORESPI_0/USPI/URF/control1\[0\]/Q  CORESPI_0/USPI/UCC/stx_async_reset_ok_RNO/A  CORESPI_0/USPI/UCC/stx_async_reset_ok_RNO/Y  CORESPI_0/USPI/UCC/stx_async_reset_ok/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[2\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[2\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[2\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[2\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[1\]/CLK  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[1\]/Q  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO\[1\]/A  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO\[1\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[2\]/CLK  BUS_INTERFACE_0/hit_count\[2\]/Q  BUS_INTERFACE_0/hit_count_RNO_0\[2\]/C  BUS_INTERFACE_0/hit_count_RNO_0\[2\]/Y  BUS_INTERFACE_0/hit_count_RNO\[2\]/C  BUS_INTERFACE_0/hit_count_RNO\[2\]/Y  BUS_INTERFACE_0/hit_count\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[12\]/CLK  BUS_INTERFACE_0/p3/count\[12\]/Q  BUS_INTERFACE_0/p3/count_RNO_0\[13\]/C  BUS_INTERFACE_0/p3/count_RNO_0\[13\]/Y  BUS_INTERFACE_0/p3/count\[13\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/controlReg2\[0\]/CLK  CoreUARTapb_0/controlReg2\[0\]/Q  CoreUARTapb_0/uUART/make_RX/rx_byte_RNO\[7\]/B  CoreUARTapb_0/uUART/make_RX/rx_byte_RNO\[7\]/Y  CoreUARTapb_0/uUART/make_RX/rx_byte\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[1\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[1\]/Q  CORESPI_0/USPI/UCC/mtx_state_RNO_0\[0\]/B  CORESPI_0/USPI/UCC/mtx_state_RNO_0\[0\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[0\]/A  CORESPI_0/USPI/UCC/mtx_state_RNO\[0\]/Y  CORESPI_0/USPI/UCC/mtx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[1\]/CLK  BUS_INTERFACE_0/p3/count\[1\]/Q  BUS_INTERFACE_0/p3/count_RNO\[2\]/B  BUS_INTERFACE_0/p3/count_RNO\[2\]/Y  BUS_INTERFACE_0/p3/count\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_shift\[7\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_shift\[7\]/Q  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO_1\[7\]/A  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO_1\[7\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO\[7\]/B  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO\[7\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_frames\[1\]/CLK  CORESPI_0/USPI/UCC/msrxp_frames\[1\]/Q  CORESPI_0/USPI/UCC/rx_cmdsize_RNO_1/B  CORESPI_0/USPI/UCC/rx_cmdsize_RNO_1/Y  CORESPI_0/USPI/UCC/rx_cmdsize_RNO/B  CORESPI_0/USPI/UCC/rx_cmdsize_RNO/Y  CORESPI_0/USPI/UCC/rx_cmdsize/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[10\]/CLK  BUS_INTERFACE_0/p2/count\[10\]/Q  BUS_INTERFACE_0/p2/count_RNO\[11\]/B  BUS_INTERFACE_0/p2/count_RNO\[11\]/Y  BUS_INTERFACE_0/p2/count\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth1\[5\]/CLK  BUS_INTERFACE_0/pulseWidth1\[5\]/Q  BUS_INTERFACE_0/pulseWidth1_RNO_0\[5\]/A  BUS_INTERFACE_0/pulseWidth1_RNO_0\[5\]/Y  BUS_INTERFACE_0/pulseWidth1_RNO\[5\]/B  BUS_INTERFACE_0/pulseWidth1_RNO\[5\]/Y  BUS_INTERFACE_0/pulseWidth1\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth2\[5\]/CLK  BUS_INTERFACE_0/pulseWidth2\[5\]/Q  BUS_INTERFACE_0/pulseWidth2_RNO_0\[5\]/A  BUS_INTERFACE_0/pulseWidth2_RNO_0\[5\]/Y  BUS_INTERFACE_0/pulseWidth2_RNO\[5\]/B  BUS_INTERFACE_0/pulseWidth2_RNO\[5\]/Y  BUS_INTERFACE_0/pulseWidth2\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/controlReg2\[2\]/CLK  CoreUARTapb_0/controlReg2\[2\]/Q  CoreUARTapb_0/iPRDATA_RNO_1\[2\]/B  CoreUARTapb_0/iPRDATA_RNO_1\[2\]/Y  CoreUARTapb_0/iPRDATA_RNO\[2\]/B  CoreUARTapb_0/iPRDATA_RNO\[2\]/Y  CoreUARTapb_0/iPRDATA\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_TX/tx_parity/CLK  CoreUARTapb_0/uUART/make_TX/tx_parity/Q  CoreUARTapb_0/uUART/make_TX/tx_RNO_0/B  CoreUARTapb_0/uUART/make_TX/tx_RNO_0/Y  CoreUARTapb_0/uUART/make_TX/tx_RNO/A  CoreUARTapb_0/uUART/make_TX/tx_RNO/Y  CoreUARTapb_0/uUART/make_TX/tx/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[1\]/CLK  BUS_INTERFACE_0/p3/count\[1\]/Q  BUS_INTERFACE_0/p3/count_RNO\[1\]/B  BUS_INTERFACE_0/p3/count_RNO\[1\]/Y  BUS_INTERFACE_0/p3/count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[26\]/CLK  BUS_INTERFACE_0/modulator/count\[26\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_82/B  BUS_INTERFACE_0/modulator/un3_count_1_I_82/Y  BUS_INTERFACE_0/modulator/count\[26\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[22\]/CLK  BUS_INTERFACE_0/p1/count\[22\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_65/B  BUS_INTERFACE_0/p1/un3_count_1_I_65/Y  BUS_INTERFACE_0/p1/count\[22\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[22\]/CLK  BUS_INTERFACE_0/p/count\[22\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_65/B  BUS_INTERFACE_0/p/un3_count_1_I_65/Y  BUS_INTERFACE_0/p/count\[22\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[25\]/CLK  BUS_INTERFACE_0/p1/count\[25\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_77/B  BUS_INTERFACE_0/p1/un3_count_1_I_77/Y  BUS_INTERFACE_0/p1/count\[25\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[25\]/CLK  BUS_INTERFACE_0/p/count\[25\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_77/B  BUS_INTERFACE_0/p/un3_count_1_I_77/Y  BUS_INTERFACE_0/p/count\[25\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[12\]/CLK  BUS_INTERFACE_0/hit_count\[12\]/Q  BUS_INTERFACE_0/hit_count_RNO\[12\]/B  BUS_INTERFACE_0/hit_count_RNO\[12\]/Y  BUS_INTERFACE_0/hit_count\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_count\[0\]/CLK  CORESPI_0/USPI/UCC/spi_clk_count\[0\]/Q  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/B  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/SYNC2_msrxp_pktsel/CLK  CORESPI_0/USPI/UCC/SYNC2_msrxp_pktsel/Q  CORESPI_0/USPI/UCC/msrxp_frames_RNO\[1\]/C  CORESPI_0/USPI/UCC/msrxp_frames_RNO\[1\]/Y  CORESPI_0/USPI/UCC/msrxp_frames\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/SYNC2_msrxp_pktsel/CLK  CORESPI_0/USPI/UCC/SYNC2_msrxp_pktsel/Q  CORESPI_0/USPI/UCC/msrxp_frames_RNO\[2\]/C  CORESPI_0/USPI/UCC/msrxp_frames_RNO\[2\]/Y  CORESPI_0/USPI/UCC/msrxp_frames\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[4\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[4\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[4\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[4\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[4\]/C  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[4\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[5\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[5\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[5\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[5\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[5\]/C  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[5\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[6\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[6\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[6\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[6\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[6\]/C  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[6\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[8\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[8\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[8\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[8\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[8\]/C  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[8\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[11\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[11\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[11\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[11\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[11\]/C  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[11\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[10\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[10\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[10\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[10\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[10\]/C  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[10\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[9\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[9\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[9\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[9\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[9\]/C  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[9\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[0\]/CLK  BUS_INTERFACE_0/p3/count\[0\]/Q  BUS_INTERFACE_0/p3/count_RNO\[0\]/C  BUS_INTERFACE_0/p3/count_RNO\[0\]/Y  BUS_INTERFACE_0/p3/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitcnt\[1\]/CLK  CORESPI_0/USPI/UCC/stxs_bitcnt\[1\]/Q  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO\[1\]/A  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO\[1\]/Y  CORESPI_0/USPI/UCC/stxs_bitcnt\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[5\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[5\]/Q  CORESPI_0/USPI/UCC/mtx_pktsel_RNO_0/A  CORESPI_0/USPI/UCC/mtx_pktsel_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_pktsel_RNO/A  CORESPI_0/USPI/UCC/mtx_pktsel_RNO/Y  CORESPI_0/USPI/UCC/mtx_pktsel/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_lastframe/CLK  CORESPI_0/USPI/UCC/mtx_lastframe/Q  CORESPI_0/USPI/UCC/msrxp_alldone_RNO/A  CORESPI_0/USPI/UCC/msrxp_alldone_RNO/Y  CORESPI_0/USPI/UCC/msrxp_alldone/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[0\]/CLK  BUS_INTERFACE_0/modulator/count\[0\]/Q  BUS_INTERFACE_0/modulator/count_RNO\[0\]/C  BUS_INTERFACE_0/modulator/count_RNO\[0\]/Y  BUS_INTERFACE_0/modulator/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/WCLK  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/RD0  CoreUARTapb_0/uUART/genblk3.rx_fifo/DO\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/WCLK  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/RD1  CoreUARTapb_0/uUART/genblk3.rx_fifo/DO\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/WCLK  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/RD2  CoreUARTapb_0/uUART/genblk3.rx_fifo/DO\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/WCLK  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/RD3  CoreUARTapb_0/uUART/genblk3.rx_fifo/DO\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/WCLK  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/RD4  CoreUARTapb_0/uUART/genblk3.rx_fifo/DO\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/WCLK  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/RD5  CoreUARTapb_0/uUART/genblk3.rx_fifo/DO\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/WCLK  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/RD6  CoreUARTapb_0/uUART/genblk3.rx_fifo/DO\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/WCLK  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/RD7  CoreUARTapb_0/uUART/genblk3.rx_fifo/DO\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/genblk2.tx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/WCLK  CoreUARTapb_0/uUART/genblk2.tx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/RD0  CoreUARTapb_0/uUART/genblk2.tx_fifo/DO\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/genblk2.tx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/WCLK  CoreUARTapb_0/uUART/genblk2.tx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/RD1  CoreUARTapb_0/uUART/genblk2.tx_fifo/DO\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/genblk2.tx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/WCLK  CoreUARTapb_0/uUART/genblk2.tx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/RD2  CoreUARTapb_0/uUART/genblk2.tx_fifo/DO\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/genblk2.tx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/WCLK  CoreUARTapb_0/uUART/genblk2.tx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/RD3  CoreUARTapb_0/uUART/genblk2.tx_fifo/DO\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/genblk2.tx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/WCLK  CoreUARTapb_0/uUART/genblk2.tx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/RD4  CoreUARTapb_0/uUART/genblk2.tx_fifo/DO\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/genblk2.tx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/WCLK  CoreUARTapb_0/uUART/genblk2.tx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/RD5  CoreUARTapb_0/uUART/genblk2.tx_fifo/DO\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/genblk2.tx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/WCLK  CoreUARTapb_0/uUART/genblk2.tx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/RD6  CoreUARTapb_0/uUART/genblk2.tx_fifo/DO\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/genblk2.tx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/WCLK  CoreUARTapb_0/uUART/genblk2.tx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/RD7  CoreUARTapb_0/uUART/genblk2.tx_fifo/DO\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/full_out/CLK  CORESPI_0/USPI/UTXF/full_out/Q  CORESPI_0/USPI/URF/int_raw_RNO\[7\]/C  CORESPI_0/USPI/URF/int_raw_RNO\[7\]/Y  CORESPI_0/USPI/URF/int_raw\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[0\]/CLK  BUS_INTERFACE_0/p3/count\[0\]/Q  BUS_INTERFACE_0/p3/count_RNO\[1\]/A  BUS_INTERFACE_0/p3/count_RNO\[1\]/Y  BUS_INTERFACE_0/p3/count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/empty_out/CLK  CORESPI_0/USPI/UTXF/empty_out/Q  CORESPI_0/USPI/UTXF/empty_out_RNISVSA/A  CORESPI_0/USPI/UTXF/empty_out_RNISVSA/Y  CORESPI_0/USPI/UCC/txfifo_davailable/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[1\]/CLK  BUS_INTERFACE_0/hit_count\[1\]/Q  BUS_INTERFACE_0/hit_count_RNO\[1\]/B  BUS_INTERFACE_0/hit_count_RNO\[1\]/Y  BUS_INTERFACE_0/hit_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/parity_err/CLK  CoreUARTapb_0/uUART/make_RX/parity_err/Q  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0_RNO_7/B  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0_RNO_7/Y  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/WD7  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/parity_err/CLK  CoreUARTapb_0/uUART/make_RX/parity_err/Q  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0_RNO_6/B  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0_RNO_6/Y  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/WD6  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/parity_err/CLK  CoreUARTapb_0/uUART/make_RX/parity_err/Q  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0_RNO_5/B  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0_RNO_5/Y  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/WD5  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/parity_err/CLK  CoreUARTapb_0/uUART/make_RX/parity_err/Q  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0_RNO_4/B  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0_RNO_4/Y  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/WD4  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/parity_err/CLK  CoreUARTapb_0/uUART/make_RX/parity_err/Q  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0_RNO_2/B  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0_RNO_2/Y  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/WD2  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/parity_err/CLK  CoreUARTapb_0/uUART/make_RX/parity_err/Q  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0_RNO_1/B  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0_RNO_1/Y  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/WD1  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/parity_err/CLK  CoreUARTapb_0/uUART/make_RX/parity_err/Q  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0_RNO_0/B  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0_RNO_0/Y  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/WD0  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/parity_err/CLK  CoreUARTapb_0/uUART/make_RX/parity_err/Q  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0_RNO_3/B  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0_RNO_3/Y  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/WD3  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitcnt\[2\]/CLK  CORESPI_0/USPI/UCC/stxs_bitcnt\[2\]/Q  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO_0\[2\]/C  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO_0\[2\]/Y  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO\[2\]/A  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO\[2\]/Y  CORESPI_0/USPI/UCC/stxs_bitcnt\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/empty_out/CLK  CORESPI_0/USPI/UTXF/empty_out/Q  CORESPI_0/USPI/UCC/mtx_consecutive_RNO/B  CORESPI_0/USPI/UCC/mtx_consecutive_RNO/Y  CORESPI_0/USPI/UCC/mtx_consecutive/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[0\]/CLK  BUS_INTERFACE_0/modulator/count\[0\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_5/A  BUS_INTERFACE_0/modulator/un3_count_1_I_5/Y  BUS_INTERFACE_0/modulator/count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[10\]/CLK  BUS_INTERFACE_0/p2/count\[10\]/Q  BUS_INTERFACE_0/p2/count_RNO\[10\]/A  BUS_INTERFACE_0/p2/count_RNO\[10\]/Y  BUS_INTERFACE_0/p2/count\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_count\[6\]/CLK  CORESPI_0/USPI/UCC/spi_clk_count\[6\]/Q  CORESPI_0/USPI/UCC/spi_clk_count_RNO_0\[7\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNO_0\[7\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[7\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[7\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[26\]/CLK  BUS_INTERFACE_0/p1/count\[26\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_82/B  BUS_INTERFACE_0/p1/un3_count_1_I_82/Y  BUS_INTERFACE_0/p1/count\[26\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[26\]/CLK  BUS_INTERFACE_0/p/count\[26\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_82/B  BUS_INTERFACE_0/p/un3_count_1_I_82/Y  BUS_INTERFACE_0/p/count\[26\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[23\]/CLK  BUS_INTERFACE_0/p1/count\[23\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_70/B  BUS_INTERFACE_0/p1/un3_count_1_I_70/Y  BUS_INTERFACE_0/p1/count\[23\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[23\]/CLK  BUS_INTERFACE_0/p/count\[23\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_70/B  BUS_INTERFACE_0/p/un3_count_1_I_70/Y  BUS_INTERFACE_0/p/count\[23\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitcnt\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitcnt\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO\[1\]/B  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO\[1\]/Y  CORESPI_0/USPI/UCC/stxs_bitcnt\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/rx_state\[1\]/CLK  CoreUARTapb_0/uUART/rx_state\[1\]/Q  CoreUARTapb_0/uUART/rx_state_RNO\[1\]/B  CoreUARTapb_0/uUART/rx_state_RNO\[1\]/Y  CoreUARTapb_0/uUART/rx_state\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/SYNC2_msrxp_pktsel/CLK  CORESPI_0/USPI/UCC/SYNC2_msrxp_pktsel/Q  CORESPI_0/USPI/UCC/msrxp_frames_RNO\[0\]/A  CORESPI_0/USPI/UCC/msrxp_frames_RNO\[0\]/Y  CORESPI_0/USPI/UCC/msrxp_frames\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_alldone/CLK  CORESPI_0/USPI/UCC/mtx_alldone/Q  CORESPI_0/USPI/UCC/mtx_alldone_RNIQ5TR/C  CORESPI_0/USPI/UCC/mtx_alldone_RNIQ5TR/Y  CORESPI_0/USPI/URF/sticky_RNO\[0\]/A  CORESPI_0/USPI/URF/sticky_RNO\[0\]/Y  CORESPI_0/USPI/URF/sticky\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/Q  CoreUARTapb_0/uUART/make_RX/samples\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/Q  CoreUARTapb_0/uUART/make_RX/samples\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/Q  CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/Q  CoreUARTapb_0/uUART/make_RX/rx_state\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/Q  CoreUARTapb_0/uUART/make_RX/framing_error_int/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/Q  CoreUARTapb_0/uUART/make_RX/rx_parity_calc/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/Q  CoreUARTapb_0/uUART/make_RX/samples\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_clock/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/SYNC2_msrxp_strobe/CLK  CORESPI_0/USPI/UCC/SYNC2_msrxp_strobe/Q  CORESPI_0/USPI/UCC/SYNC3_msrxp_strobe_RNI1LDN/A  CORESPI_0/USPI/UCC/SYNC3_msrxp_strobe_RNI1LDN/Y  CORESPI_0/USPI/UCC/msrxp_alldone_RNO/C  CORESPI_0/USPI/UCC/msrxp_alldone_RNO/Y  CORESPI_0/USPI/UCC/msrxp_alldone/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth1\[2\]/CLK  BUS_INTERFACE_0/pulseWidth1\[2\]/Q  BUS_INTERFACE_0/pulseWidth1_RNO_0\[2\]/A  BUS_INTERFACE_0/pulseWidth1_RNO_0\[2\]/Y  BUS_INTERFACE_0/pulseWidth1_RNO\[2\]/A  BUS_INTERFACE_0/pulseWidth1_RNO\[2\]/Y  BUS_INTERFACE_0/pulseWidth1\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth2\[2\]/CLK  BUS_INTERFACE_0/pulseWidth2\[2\]/Q  BUS_INTERFACE_0/pulseWidth2_RNO_0\[2\]/A  BUS_INTERFACE_0/pulseWidth2_RNO_0\[2\]/Y  BUS_INTERFACE_0/pulseWidth2_RNO\[2\]/A  BUS_INTERFACE_0/pulseWidth2_RNO\[2\]/Y  BUS_INTERFACE_0/pulseWidth2\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth1\[3\]/CLK  BUS_INTERFACE_0/pulseWidth1\[3\]/Q  BUS_INTERFACE_0/pulseWidth1_RNO_0\[3\]/A  BUS_INTERFACE_0/pulseWidth1_RNO_0\[3\]/Y  BUS_INTERFACE_0/pulseWidth1_RNO\[3\]/A  BUS_INTERFACE_0/pulseWidth1_RNO\[3\]/Y  BUS_INTERFACE_0/pulseWidth1\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth2\[3\]/CLK  BUS_INTERFACE_0/pulseWidth2\[3\]/Q  BUS_INTERFACE_0/pulseWidth2_RNO_0\[3\]/A  BUS_INTERFACE_0/pulseWidth2_RNO_0\[3\]/Y  BUS_INTERFACE_0/pulseWidth2_RNO\[3\]/A  BUS_INTERFACE_0/pulseWidth2_RNO\[3\]/Y  BUS_INTERFACE_0/pulseWidth2\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth1\[10\]/CLK  BUS_INTERFACE_0/pulseWidth1\[10\]/Q  BUS_INTERFACE_0/pulseWidth1_RNO_0\[10\]/A  BUS_INTERFACE_0/pulseWidth1_RNO_0\[10\]/Y  BUS_INTERFACE_0/pulseWidth1_RNO\[10\]/A  BUS_INTERFACE_0/pulseWidth1_RNO\[10\]/Y  BUS_INTERFACE_0/pulseWidth1\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth2\[10\]/CLK  BUS_INTERFACE_0/pulseWidth2\[10\]/Q  BUS_INTERFACE_0/pulseWidth2_RNO_0\[10\]/A  BUS_INTERFACE_0/pulseWidth2_RNO_0\[10\]/Y  BUS_INTERFACE_0/pulseWidth2_RNO\[10\]/A  BUS_INTERFACE_0/pulseWidth2_RNO\[10\]/Y  BUS_INTERFACE_0/pulseWidth2\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth1\[4\]/CLK  BUS_INTERFACE_0/pulseWidth1\[4\]/Q  BUS_INTERFACE_0/pulseWidth1_RNO_0\[4\]/A  BUS_INTERFACE_0/pulseWidth1_RNO_0\[4\]/Y  BUS_INTERFACE_0/pulseWidth1_RNO\[4\]/A  BUS_INTERFACE_0/pulseWidth1_RNO\[4\]/Y  BUS_INTERFACE_0/pulseWidth1\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth2\[4\]/CLK  BUS_INTERFACE_0/pulseWidth2\[4\]/Q  BUS_INTERFACE_0/pulseWidth2_RNO_0\[4\]/A  BUS_INTERFACE_0/pulseWidth2_RNO_0\[4\]/Y  BUS_INTERFACE_0/pulseWidth2_RNO\[4\]/A  BUS_INTERFACE_0/pulseWidth2_RNO\[4\]/Y  BUS_INTERFACE_0/pulseWidth2\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/rx_state\[1\]/CLK  CoreUARTapb_0/uUART/rx_state\[1\]/Q  CoreUARTapb_0/uUART/rx_state_RNO\[0\]/A  CoreUARTapb_0/uUART/rx_state_RNO\[0\]/Y  CoreUARTapb_0/uUART/rx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_alldone/CLK  CORESPI_0/USPI/UCC/msrxp_alldone/Q  CORESPI_0/USPI/UCC/mtx_alldone_RNIQ5TR/B  CORESPI_0/USPI/UCC/mtx_alldone_RNIQ5TR/Y  CORESPI_0/USPI/URF/sticky_RNO\[0\]/A  CORESPI_0/USPI/URF/sticky_RNO\[0\]/Y  CORESPI_0/USPI/URF/sticky\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/receive_count\[0\]/CLK  CoreUARTapb_0/uUART/make_RX/receive_count\[0\]/Q  CoreUARTapb_0/uUART/make_RX/receive_count_RNO\[0\]/C  CoreUARTapb_0/uUART/make_RX/receive_count_RNO\[0\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[0\]/CLK  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[0\]/Q  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO\[0\]/C  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO\[0\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[3\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[3\]/Q  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNO\[3\]/A  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNO\[3\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_shift\[7\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_shift\[7\]/Q  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO_0\[6\]/A  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO_0\[6\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO\[6\]/C  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO\[6\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/controlReg2\[2\]/CLK  CoreUARTapb_0/controlReg2\[2\]/Q  CoreUARTapb_0/uUART/make_TX/tx_RNO_0/A  CoreUARTapb_0/uUART/make_TX/tx_RNO_0/Y  CoreUARTapb_0/uUART/make_TX/tx_RNO/A  CoreUARTapb_0/uUART/make_TX/tx_RNO/Y  CoreUARTapb_0/uUART/make_TX/tx/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URF/int_raw_RNO\[2\]/B  CORESPI_0/USPI/URF/int_raw_RNO\[2\]/Y  CORESPI_0/USPI/URF/int_raw\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[9\]/CLK  BUS_INTERFACE_0/p3/count\[9\]/Q  BUS_INTERFACE_0/p3/count_RNO_0\[10\]/B  BUS_INTERFACE_0/p3/count_RNO_0\[10\]/Y  BUS_INTERFACE_0/p3/count\[10\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/framing_error_int/CLK  CoreUARTapb_0/uUART/make_RX/framing_error_int/Q  CoreUARTapb_0/uUART/make_RX/framing_error_int_RNI7T3E/A  CoreUARTapb_0/uUART/make_RX/framing_error_int_RNI7T3E/Y  CoreUARTapb_0/uUART/make_RX/framing_error_RNO/C  CoreUARTapb_0/uUART/make_RX/framing_error_RNO/Y  CoreUARTapb_0/uUART/make_RX/framing_error/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNO\[1\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNO\[1\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitcnt\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitcnt\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO\[0\]/A  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO\[0\]/Y  CORESPI_0/USPI/UCC/stxs_bitcnt\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[21\]/CLK  BUS_INTERFACE_0/p3/count\[21\]/Q  BUS_INTERFACE_0/p3/count_RNO_0\[22\]/A  BUS_INTERFACE_0/p3/count_RNO_0\[22\]/Y  BUS_INTERFACE_0/p3/count\[22\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[15\]/CLK  BUS_INTERFACE_0/p3/count\[15\]/Q  BUS_INTERFACE_0/p3/count_RNO_0\[16\]/A  BUS_INTERFACE_0/p3/count_RNO_0\[16\]/Y  BUS_INTERFACE_0/p3/count\[16\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[0\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[0\]/Q  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNO\[1\]/A  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNO\[1\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[12\]/CLK  BUS_INTERFACE_0/p3/count\[12\]/Q  BUS_INTERFACE_0/p3/count_RNO\[12\]/C  BUS_INTERFACE_0/p3/count_RNO\[12\]/Y  BUS_INTERFACE_0/p3/count\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[20\]/CLK  BUS_INTERFACE_0/p3/count\[20\]/Q  BUS_INTERFACE_0/p3/count_RNO\[20\]/A  BUS_INTERFACE_0/p3/count_RNO\[20\]/Y  BUS_INTERFACE_0/p3/count\[20\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[6\]/CLK  BUS_INTERFACE_0/hit_count\[6\]/Q  BUS_INTERFACE_0/hit_count_RNO\[6\]/A  BUS_INTERFACE_0/hit_count_RNO\[6\]/Y  BUS_INTERFACE_0/hit_count\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[8\]/CLK  BUS_INTERFACE_0/hit_count\[8\]/Q  BUS_INTERFACE_0/hit_count_RNO\[8\]/A  BUS_INTERFACE_0/hit_count_RNO\[8\]/Y  BUS_INTERFACE_0/hit_count\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[5\]/CLK  BUS_INTERFACE_0/hit_count\[5\]/Q  BUS_INTERFACE_0/hit_count_RNO\[5\]/A  BUS_INTERFACE_0/hit_count_RNO\[5\]/Y  BUS_INTERFACE_0/hit_count\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[3\]/CLK  BUS_INTERFACE_0/hit_count\[3\]/Q  BUS_INTERFACE_0/hit_count_RNO\[3\]/A  BUS_INTERFACE_0/hit_count_RNO\[3\]/Y  BUS_INTERFACE_0/hit_count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[3\]/CLK  BUS_INTERFACE_0/p2/count\[3\]/Q  BUS_INTERFACE_0/p2/count_RNO\[3\]/A  BUS_INTERFACE_0/p2/count_RNO\[3\]/Y  BUS_INTERFACE_0/p2/count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_TX/xmit_state\[6\]/CLK  CoreUARTapb_0/uUART/make_TX/xmit_state\[6\]/Q  CoreUARTapb_0/uUART/make_TX/xmit_state_RNIHIMG\[1\]/B  CoreUARTapb_0/uUART/make_TX/xmit_state_RNIHIMG\[1\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_state_RNIU6U51\[0\]/A  CoreUARTapb_0/uUART/make_TX/xmit_state_RNIU6U51\[0\]/Y  CoreUARTapb_0/uUART/make_TX/tx/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[13\]/CLK  BUS_INTERFACE_0/hit_count\[13\]/Q  BUS_INTERFACE_0/hit_count_RNO\[13\]/B  BUS_INTERFACE_0/hit_count_RNO\[13\]/Y  BUS_INTERFACE_0/hit_count\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_midbit/CLK  CORESPI_0/USPI/UCC/mtx_midbit/Q  CORESPI_0/USPI/UCC/msrxs_strobe_RNO_0/A  CORESPI_0/USPI/UCC/msrxs_strobe_RNO_0/Y  CORESPI_0/USPI/UCC/msrxs_strobe_RNO/B  CORESPI_0/USPI/UCC/msrxs_strobe_RNO/Y  CORESPI_0/USPI/UCC/msrxs_strobe/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/SYNC2_msrxp_pktsel/CLK  CORESPI_0/USPI/UCC/SYNC2_msrxp_pktsel/Q  CORESPI_0/USPI/UCC/msrxp_pktend_RNO/B  CORESPI_0/USPI/UCC/msrxp_pktend_RNO/Y  CORESPI_0/USPI/UCC/msrxp_pktend/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[21\]/CLK  BUS_INTERFACE_0/p3/count\[21\]/Q  BUS_INTERFACE_0/p3/count_RNO\[21\]/A  BUS_INTERFACE_0/p3/count_RNO\[21\]/Y  BUS_INTERFACE_0/p3/count\[21\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[15\]/CLK  BUS_INTERFACE_0/p3/count\[15\]/Q  BUS_INTERFACE_0/p3/count_RNO\[15\]/A  BUS_INTERFACE_0/p3/count_RNO\[15\]/Y  BUS_INTERFACE_0/p3/count\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_parity_calc/CLK  CoreUARTapb_0/uUART/make_RX/rx_parity_calc/Q  CoreUARTapb_0/uUART/make_RX/rx_parity_calc_RNIDVLT/A  CoreUARTapb_0/uUART/make_RX/rx_parity_calc_RNIDVLT/Y  CoreUARTapb_0/uUART/make_RX/rx_parity_calc_RNIIAL61/B  CoreUARTapb_0/uUART/make_RX/rx_parity_calc_RNIIAL61/Y  CoreUARTapb_0/uUART/make_RX/parity_err/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[18\]/CLK  BUS_INTERFACE_0/p3/count\[18\]/Q  BUS_INTERFACE_0/p3/count_RNO_0\[19\]/C  BUS_INTERFACE_0/p3/count_RNO_0\[19\]/Y  BUS_INTERFACE_0/p3/count\[19\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/empty_out/CLK  CORESPI_0/USPI/URXF/empty_out/Q  CORESPI_0/USPI/URF/int_raw_RNO\[6\]/C  CORESPI_0/USPI/URF/int_raw_RNO\[6\]/Y  CORESPI_0/USPI/URF/int_raw\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[2\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[2\]/Q  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNO\[2\]/A  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNO\[2\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_busy/CLK  CORESPI_0/USPI/UCC/mtx_busy/Q  CORESPI_0/USPI/UCC/mtx_rxbusy_RNO_0/A  CORESPI_0/USPI/UCC/mtx_rxbusy_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_rxbusy_RNO/A  CORESPI_0/USPI/UCC/mtx_rxbusy_RNO/Y  CORESPI_0/USPI/UCC/mtx_rxbusy/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[28\]/CLK  BUS_INTERFACE_0/modulator/count\[28\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_G_3/C  BUS_INTERFACE_0/modulator/un3_count_1_G_3/Y  BUS_INTERFACE_0/modulator/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[17\]/CLK  BUS_INTERFACE_0/hit_count\[17\]/Q  BUS_INTERFACE_0/hit_count_RNO\[17\]/A  BUS_INTERFACE_0/hit_count_RNO\[17\]/Y  BUS_INTERFACE_0/hit_count\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_TX/xmit_state\[5\]/CLK  CoreUARTapb_0/uUART/make_TX/xmit_state\[5\]/Q  CoreUARTapb_0/uUART/make_TX/tx_parity_RNO_0/B  CoreUARTapb_0/uUART/make_TX/tx_parity_RNO_0/Y  CoreUARTapb_0/uUART/make_TX/tx_parity/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_lastframe/CLK  CORESPI_0/USPI/UCC/mtx_lastframe/Q  CORESPI_0/USPI/UCC/mtx_consecutive_RNO/C  CORESPI_0/USPI/UCC/mtx_consecutive_RNO/Y  CORESPI_0/USPI/UCC/mtx_consecutive/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[0\]/CLK  BUS_INTERFACE_0/p1/count\[0\]/Q  BUS_INTERFACE_0/p1/count_RNO\[0\]/C  BUS_INTERFACE_0/p1/count_RNO\[0\]/Y  BUS_INTERFACE_0/p1/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[0\]/CLK  BUS_INTERFACE_0/p/count\[0\]/Q  BUS_INTERFACE_0/p/count_RNO\[0\]/C  BUS_INTERFACE_0/p/count_RNO\[0\]/Y  BUS_INTERFACE_0/p/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[7\]/CLK  BUS_INTERFACE_0/p3/count\[7\]/Q  BUS_INTERFACE_0/p3/count_RNO_0\[8\]/A  BUS_INTERFACE_0/p3/count_RNO_0\[8\]/Y  BUS_INTERFACE_0/p3/count\[8\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[28\]/CLK  BUS_INTERFACE_0/p3/count\[28\]/Q  BUS_INTERFACE_0/p3/count_RNO_0\[29\]/A  BUS_INTERFACE_0/p3/count_RNO_0\[29\]/Y  BUS_INTERFACE_0/p3/count\[29\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/data_rx_q2/CLK  CORESPI_0/USPI/UCC/data_rx_q2/Q  CORESPI_0/USPI/UCC/data_rx_q2_RNI6R1S/A  CORESPI_0/USPI/UCC/data_rx_q2_RNI6R1S/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[0\]/A  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[0\]/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[15\]/CLK  BUS_INTERFACE_0/p2/count\[15\]/Q  BUS_INTERFACE_0/p2/count_RNO_0\[16\]/A  BUS_INTERFACE_0/p2/count_RNO_0\[16\]/Y  BUS_INTERFACE_0/p2/count\[16\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_frames\[2\]/CLK  CORESPI_0/USPI/UCC/msrxp_frames\[2\]/Q  CORESPI_0/USPI/UCC/rx_cmdsize_RNO_2/A  CORESPI_0/USPI/UCC/rx_cmdsize_RNO_2/Y  CORESPI_0/USPI/UCC/rx_cmdsize_RNO/C  CORESPI_0/USPI/UCC/rx_cmdsize_RNO/Y  CORESPI_0/USPI/UCC/rx_cmdsize/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[0\]/CLK  BUS_INTERFACE_0/p1/count\[0\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_5/A  BUS_INTERFACE_0/p1/un3_count_1_I_5/Y  BUS_INTERFACE_0/p1/count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[0\]/CLK  BUS_INTERFACE_0/p/count\[0\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_5/A  BUS_INTERFACE_0/p/un3_count_1_I_5/Y  BUS_INTERFACE_0/p/count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[0\]/CLK  BUS_INTERFACE_0/p2/count\[0\]/Q  BUS_INTERFACE_0/p2/count_RNO\[1\]/A  BUS_INTERFACE_0/p2/count_RNO\[1\]/Y  BUS_INTERFACE_0/p2/count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_lastframe/CLK  CORESPI_0/USPI/UCC/mtx_lastframe/Q  CORESPI_0/USPI/UCC/mtx_alldone_RNO/B  CORESPI_0/USPI/UCC/mtx_alldone_RNO/Y  CORESPI_0/USPI/UCC/mtx_alldone/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[1\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[1\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/rx_alldone/CLK  CORESPI_0/USPI/UCC/rx_alldone/Q  CORESPI_0/USPI/URF/sticky_RNO_0\[1\]/A  CORESPI_0/USPI/URF/sticky_RNO_0\[1\]/Y  CORESPI_0/USPI/URF/sticky_RNO\[1\]/A  CORESPI_0/USPI/URF/sticky_RNO\[1\]/Y  CORESPI_0/USPI/URF/sticky\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_TX/xmit_state\[1\]/CLK  CoreUARTapb_0/uUART/make_TX/xmit_state\[1\]/Q  CoreUARTapb_0/uUART/make_TX/xmit_state_RNIHIMG\[1\]/A  CoreUARTapb_0/uUART/make_TX/xmit_state_RNIHIMG\[1\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_state_RNIU6U51\[0\]/A  CoreUARTapb_0/uUART/make_TX/xmit_state_RNIU6U51\[0\]/Y  CoreUARTapb_0/uUART/make_TX/tx/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/MOTOR\[0\]/CLK  BUS_INTERFACE_0/MOTOR\[0\]/Q  BUS_INTERFACE_0/MOTOR_RNO_0\[0\]/A  BUS_INTERFACE_0/MOTOR_RNO_0\[0\]/Y  BUS_INTERFACE_0/MOTOR_RNO\[0\]/A  BUS_INTERFACE_0/MOTOR_RNO\[0\]/Y  BUS_INTERFACE_0/MOTOR\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/MOTOR\[1\]/CLK  BUS_INTERFACE_0/MOTOR\[1\]/Q  BUS_INTERFACE_0/MOTOR_RNO_0\[1\]/A  BUS_INTERFACE_0/MOTOR_RNO_0\[1\]/Y  BUS_INTERFACE_0/MOTOR_RNO\[1\]/A  BUS_INTERFACE_0/MOTOR_RNO\[1\]/Y  BUS_INTERFACE_0/MOTOR\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/MOTOR\[2\]/CLK  BUS_INTERFACE_0/MOTOR\[2\]/Q  BUS_INTERFACE_0/MOTOR_RNO_0\[2\]/A  BUS_INTERFACE_0/MOTOR_RNO_0\[2\]/Y  BUS_INTERFACE_0/MOTOR_RNO\[2\]/A  BUS_INTERFACE_0/MOTOR_RNO\[2\]/Y  BUS_INTERFACE_0/MOTOR\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/MOTOR\[3\]/CLK  BUS_INTERFACE_0/MOTOR\[3\]/Q  BUS_INTERFACE_0/MOTOR_RNO_0\[3\]/A  BUS_INTERFACE_0/MOTOR_RNO_0\[3\]/Y  BUS_INTERFACE_0/MOTOR_RNO\[3\]/A  BUS_INTERFACE_0/MOTOR_RNO\[3\]/Y  BUS_INTERFACE_0/MOTOR\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hits\[0\]/CLK  BUS_INTERFACE_0/hits\[0\]/Q  BUS_INTERFACE_0/hits_RNO_0\[0\]/A  BUS_INTERFACE_0/hits_RNO_0\[0\]/Y  BUS_INTERFACE_0/hits_RNO\[0\]/A  BUS_INTERFACE_0/hits_RNO\[0\]/Y  BUS_INTERFACE_0/hits\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hits\[1\]/CLK  BUS_INTERFACE_0/hits\[1\]/Q  BUS_INTERFACE_0/hits_RNO_0\[1\]/A  BUS_INTERFACE_0/hits_RNO_0\[1\]/Y  BUS_INTERFACE_0/hits_RNO\[1\]/A  BUS_INTERFACE_0/hits_RNO\[1\]/Y  BUS_INTERFACE_0/hits\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hits\[2\]/CLK  BUS_INTERFACE_0/hits\[2\]/Q  BUS_INTERFACE_0/hits_RNO_0\[2\]/A  BUS_INTERFACE_0/hits_RNO_0\[2\]/Y  BUS_INTERFACE_0/hits_RNO\[2\]/A  BUS_INTERFACE_0/hits_RNO\[2\]/Y  BUS_INTERFACE_0/hits\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hits\[3\]/CLK  BUS_INTERFACE_0/hits\[3\]/Q  BUS_INTERFACE_0/hits_RNO_0\[3\]/A  BUS_INTERFACE_0/hits_RNO_0\[3\]/Y  BUS_INTERFACE_0/hits_RNO\[3\]/A  BUS_INTERFACE_0/hits_RNO\[3\]/Y  BUS_INTERFACE_0/hits\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_count\[4\]/CLK  CORESPI_0/USPI/UCC/spi_clk_count\[4\]/Q  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[4\]/B  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[4\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_count\[3\]/CLK  CORESPI_0/USPI/UCC/spi_clk_count\[3\]/Q  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[3\]/B  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[3\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_count\[2\]/CLK  CORESPI_0/USPI/UCC/spi_clk_count\[2\]/Q  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[2\]/B  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[2\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_count\[6\]/CLK  CORESPI_0/USPI/UCC/spi_clk_count\[6\]/Q  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[6\]/B  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[6\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_count\[5\]/CLK  CORESPI_0/USPI/UCC/spi_clk_count\[5\]/Q  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[5\]/B  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[5\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_TX/xmit_state\[2\]/CLK  CoreUARTapb_0/uUART/make_TX/xmit_state\[2\]/Q  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO\[2\]/B  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO\[2\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_state\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/controlReg1\[0\]/CLK  CoreUARTapb_0/controlReg1\[0\]/Q  CoreUARTapb_0/iPRDATA_RNO_1\[0\]/A  CoreUARTapb_0/iPRDATA_RNO_1\[0\]/Y  CoreUARTapb_0/iPRDATA_RNO\[0\]/B  CoreUARTapb_0/iPRDATA_RNO\[0\]/Y  CoreUARTapb_0/iPRDATA\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/controlReg1\[1\]/CLK  CoreUARTapb_0/controlReg1\[1\]/Q  CoreUARTapb_0/iPRDATA_RNO_1\[1\]/A  CoreUARTapb_0/iPRDATA_RNO_1\[1\]/Y  CoreUARTapb_0/iPRDATA_RNO\[1\]/B  CoreUARTapb_0/iPRDATA_RNO\[1\]/Y  CoreUARTapb_0/iPRDATA\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/controlReg1\[2\]/CLK  CoreUARTapb_0/controlReg1\[2\]/Q  CoreUARTapb_0/iPRDATA_RNO_1\[2\]/A  CoreUARTapb_0/iPRDATA_RNO_1\[2\]/Y  CoreUARTapb_0/iPRDATA_RNO\[2\]/B  CoreUARTapb_0/iPRDATA_RNO\[2\]/Y  CoreUARTapb_0/iPRDATA\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/controlReg1\[3\]/CLK  CoreUARTapb_0/controlReg1\[3\]/Q  CoreUARTapb_0/iPRDATA_RNO_1\[3\]/A  CoreUARTapb_0/iPRDATA_RNO_1\[3\]/Y  CoreUARTapb_0/iPRDATA_RNO\[3\]/B  CoreUARTapb_0/iPRDATA_RNO\[3\]/Y  CoreUARTapb_0/iPRDATA\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/controlReg1\[4\]/CLK  CoreUARTapb_0/controlReg1\[4\]/Q  CoreUARTapb_0/iPRDATA_RNO_1\[4\]/A  CoreUARTapb_0/iPRDATA_RNO_1\[4\]/Y  CoreUARTapb_0/iPRDATA_RNO\[4\]/B  CoreUARTapb_0/iPRDATA_RNO\[4\]/Y  CoreUARTapb_0/iPRDATA\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/controlReg1\[5\]/CLK  CoreUARTapb_0/controlReg1\[5\]/Q  CoreUARTapb_0/iPRDATA_RNO_1\[5\]/A  CoreUARTapb_0/iPRDATA_RNO_1\[5\]/Y  CoreUARTapb_0/iPRDATA_RNO\[5\]/B  CoreUARTapb_0/iPRDATA_RNO\[5\]/Y  CoreUARTapb_0/iPRDATA\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/controlReg1\[6\]/CLK  CoreUARTapb_0/controlReg1\[6\]/Q  CoreUARTapb_0/iPRDATA_RNO_1\[6\]/A  CoreUARTapb_0/iPRDATA_RNO_1\[6\]/Y  CoreUARTapb_0/iPRDATA_RNO\[6\]/B  CoreUARTapb_0/iPRDATA_RNO\[6\]/Y  CoreUARTapb_0/iPRDATA\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/controlReg1\[7\]/CLK  CoreUARTapb_0/controlReg1\[7\]/Q  CoreUARTapb_0/iPRDATA_RNO_1\[7\]/A  CoreUARTapb_0/iPRDATA_RNO_1\[7\]/Y  CoreUARTapb_0/iPRDATA_RNO\[7\]/B  CoreUARTapb_0/iPRDATA_RNO\[7\]/Y  CoreUARTapb_0/iPRDATA\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/controlReg2\[3\]/CLK  CoreUARTapb_0/controlReg2\[3\]/Q  CoreUARTapb_0/iPRDATA_RNO_1\[3\]/B  CoreUARTapb_0/iPRDATA_RNO_1\[3\]/Y  CoreUARTapb_0/iPRDATA_RNO\[3\]/B  CoreUARTapb_0/iPRDATA_RNO\[3\]/Y  CoreUARTapb_0/iPRDATA\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/controlReg2\[4\]/CLK  CoreUARTapb_0/controlReg2\[4\]/Q  CoreUARTapb_0/iPRDATA_RNO_1\[4\]/B  CoreUARTapb_0/iPRDATA_RNO_1\[4\]/Y  CoreUARTapb_0/iPRDATA_RNO\[4\]/B  CoreUARTapb_0/iPRDATA_RNO\[4\]/Y  CoreUARTapb_0/iPRDATA\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/controlReg2\[5\]/CLK  CoreUARTapb_0/controlReg2\[5\]/Q  CoreUARTapb_0/iPRDATA_RNO_1\[5\]/B  CoreUARTapb_0/iPRDATA_RNO_1\[5\]/Y  CoreUARTapb_0/iPRDATA_RNO\[5\]/B  CoreUARTapb_0/iPRDATA_RNO\[5\]/Y  CoreUARTapb_0/iPRDATA\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/controlReg2\[6\]/CLK  CoreUARTapb_0/controlReg2\[6\]/Q  CoreUARTapb_0/iPRDATA_RNO_1\[6\]/B  CoreUARTapb_0/iPRDATA_RNO_1\[6\]/Y  CoreUARTapb_0/iPRDATA_RNO\[6\]/B  CoreUARTapb_0/iPRDATA_RNO\[6\]/Y  CoreUARTapb_0/iPRDATA\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/controlReg2\[7\]/CLK  CoreUARTapb_0/controlReg2\[7\]/Q  CoreUARTapb_0/iPRDATA_RNO_1\[7\]/B  CoreUARTapb_0/iPRDATA_RNO_1\[7\]/Y  CoreUARTapb_0/iPRDATA_RNO\[7\]/B  CoreUARTapb_0/iPRDATA_RNO\[7\]/Y  CoreUARTapb_0/iPRDATA\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/txfifo_datadelay\[14\]/CLK  CORESPI_0/USPI/UCC/txfifo_datadelay\[14\]/Q  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[15\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[15\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[15\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[15\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_datareg\[14\]/CLK  CORESPI_0/USPI/UCC/stxs_datareg\[14\]/Q  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[15\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[15\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[15\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[15\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[7\]/CLK  BUS_INTERFACE_0/p3/count\[7\]/Q  BUS_INTERFACE_0/p3/count_RNO\[7\]/A  BUS_INTERFACE_0/p3/count_RNO\[7\]/Y  BUS_INTERFACE_0/p3/count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[10\]/CLK  BUS_INTERFACE_0/p3/count\[10\]/Q  BUS_INTERFACE_0/p3/count_RNO\[10\]/A  BUS_INTERFACE_0/p3/count_RNO\[10\]/Y  BUS_INTERFACE_0/p3/count\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[13\]/CLK  BUS_INTERFACE_0/p3/count\[13\]/Q  BUS_INTERFACE_0/p3/count_RNO\[13\]/A  BUS_INTERFACE_0/p3/count_RNO\[13\]/Y  BUS_INTERFACE_0/p3/count\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[28\]/CLK  BUS_INTERFACE_0/p3/count\[28\]/Q  BUS_INTERFACE_0/p3/count_RNO\[28\]/A  BUS_INTERFACE_0/p3/count_RNO\[28\]/Y  BUS_INTERFACE_0/p3/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[22\]/CLK  BUS_INTERFACE_0/p3/count\[22\]/Q  BUS_INTERFACE_0/p3/count_RNO\[22\]/A  BUS_INTERFACE_0/p3/count_RNO\[22\]/Y  BUS_INTERFACE_0/p3/count\[22\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[16\]/CLK  BUS_INTERFACE_0/p3/count\[16\]/Q  BUS_INTERFACE_0/p3/count_RNO\[16\]/A  BUS_INTERFACE_0/p3/count_RNO\[16\]/Y  BUS_INTERFACE_0/p3/count\[16\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/SYNC3_msrxp_strobe/CLK  CORESPI_0/USPI/UCC/SYNC3_msrxp_strobe/Q  CORESPI_0/USPI/UCC/SYNC3_msrxp_strobe_RNI1LDN/B  CORESPI_0/USPI/UCC/SYNC3_msrxp_strobe_RNI1LDN/Y  CORESPI_0/USPI/UCC/msrxp_alldone_RNO/C  CORESPI_0/USPI/UCC/msrxp_alldone_RNO/Y  CORESPI_0/USPI/UCC/msrxp_alldone/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[1\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[1\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNO\[1\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNO\[1\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[1\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[1\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[1\]/C  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[1\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[2\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[2\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[2\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[2\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[2\]/C  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[2\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[15\]/CLK  BUS_INTERFACE_0/p2/count\[15\]/Q  BUS_INTERFACE_0/p2/count_RNO\[15\]/A  BUS_INTERFACE_0/p2/count_RNO\[15\]/Y  BUS_INTERFACE_0/p2/count\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[3\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[3\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[3\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[3\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[3\]/C  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[3\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[7\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[7\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_1\[7\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_1\[7\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[7\]/C  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[7\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_1\[12\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_1\[12\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/C  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[0\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[0\]/Q  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNO\[0\]/A  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNO\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[14\]/CLK  BUS_INTERFACE_0/p3/count\[14\]/Q  BUS_INTERFACE_0/p3/count_RNO\[14\]/C  BUS_INTERFACE_0/p3/count_RNO\[14\]/Y  BUS_INTERFACE_0/p3/count\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[27\]/CLK  BUS_INTERFACE_0/p3/count\[27\]/Q  BUS_INTERFACE_0/p3/count_RNO\[27\]/C  BUS_INTERFACE_0/p3/count_RNO\[27\]/Y  BUS_INTERFACE_0/p3/count\[27\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[29\]/CLK  BUS_INTERFACE_0/modulator/count\[29\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_G_5/C  BUS_INTERFACE_0/modulator/un3_count_1_G_5/Y  BUS_INTERFACE_0/modulator/count\[29\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[30\]/CLK  BUS_INTERFACE_0/modulator/count\[30\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_G_7/C  BUS_INTERFACE_0/modulator/un3_count_1_G_7/Y  BUS_INTERFACE_0/modulator/count\[30\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/controlReg1\[1\]/CLK  CoreUARTapb_0/controlReg1\[1\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[1\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[1\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[1\]/C  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[1\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/controlReg1\[2\]/CLK  CoreUARTapb_0/controlReg1\[2\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[2\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[2\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[2\]/C  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[2\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/controlReg1\[3\]/CLK  CoreUARTapb_0/controlReg1\[3\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[3\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[3\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[3\]/C  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[3\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/controlReg1\[4\]/CLK  CoreUARTapb_0/controlReg1\[4\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[4\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[4\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[4\]/C  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[4\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/controlReg1\[5\]/CLK  CoreUARTapb_0/controlReg1\[5\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[5\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[5\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[5\]/C  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[5\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/controlReg1\[6\]/CLK  CoreUARTapb_0/controlReg1\[6\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[6\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[6\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[6\]/C  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[6\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/controlReg1\[7\]/CLK  CoreUARTapb_0/controlReg1\[7\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_1\[7\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_1\[7\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[7\]/C  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[7\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/controlReg2\[3\]/CLK  CoreUARTapb_0/controlReg2\[3\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[8\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[8\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[8\]/C  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[8\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/controlReg2\[4\]/CLK  CoreUARTapb_0/controlReg2\[4\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[9\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[9\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[9\]/C  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[9\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/controlReg2\[5\]/CLK  CoreUARTapb_0/controlReg2\[5\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[10\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[10\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[10\]/C  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[10\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/controlReg2\[6\]/CLK  CoreUARTapb_0/controlReg2\[6\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[11\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[11\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[11\]/C  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[11\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/controlReg2\[7\]/CLK  CoreUARTapb_0/controlReg2\[7\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_1\[12\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_1\[12\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/C  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[0\]/CLK  BUS_INTERFACE_0/hit_count\[0\]/Q  BUS_INTERFACE_0/hit_count_RNO\[1\]/A  BUS_INTERFACE_0/hit_count_RNO\[1\]/Y  BUS_INTERFACE_0/hit_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[9\]/CLK  BUS_INTERFACE_0/hit_count\[9\]/Q  BUS_INTERFACE_0/hit_count_RNO\[9\]/A  BUS_INTERFACE_0/hit_count_RNO\[9\]/Y  BUS_INTERFACE_0/hit_count\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[19\]/CLK  BUS_INTERFACE_0/hit_count\[19\]/Q  BUS_INTERFACE_0/hit_count_RNO\[19\]/A  BUS_INTERFACE_0/hit_count_RNO\[19\]/Y  BUS_INTERFACE_0/hit_count\[19\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_frames\[0\]/CLK  CORESPI_0/USPI/UCC/msrxp_frames\[0\]/Q  CORESPI_0/USPI/UCC/msrxp_frames_RNO\[1\]/A  CORESPI_0/USPI/UCC/msrxp_frames_RNO\[1\]/Y  CORESPI_0/USPI/UCC/msrxp_frames\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_datareg\[2\]/CLK  CORESPI_0/USPI/UCC/stxs_datareg\[2\]/Q  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[3\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[3\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[3\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[3\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_datareg\[6\]/CLK  CORESPI_0/USPI/UCC/stxs_datareg\[6\]/Q  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[7\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[7\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[7\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[7\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_datareg\[9\]/CLK  CORESPI_0/USPI/UCC/stxs_datareg\[9\]/Q  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[10\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[10\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[10\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[10\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_datareg\[10\]/CLK  CORESPI_0/USPI/UCC/stxs_datareg\[10\]/Q  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[11\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[11\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[11\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[11\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_datareg\[12\]/CLK  CORESPI_0/USPI/UCC/stxs_datareg\[12\]/Q  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[13\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[13\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[13\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[13\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_datareg\[13\]/CLK  CORESPI_0/USPI/UCC/stxs_datareg\[13\]/Q  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[14\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[14\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[14\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[14\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_datareg\[22\]/CLK  CORESPI_0/USPI/UCC/stxs_datareg\[22\]/Q  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[23\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[23\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[23\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[23\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[23\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_datareg\[26\]/CLK  CORESPI_0/USPI/UCC/stxs_datareg\[26\]/Q  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[27\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[27\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[27\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[27\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[27\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_datareg\[29\]/CLK  CORESPI_0/USPI/UCC/stxs_datareg\[29\]/Q  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[30\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[30\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[30\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[30\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[30\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/txfifo_datadelay\[0\]/CLK  CORESPI_0/USPI/UCC/txfifo_datadelay\[0\]/Q  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[1\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[1\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[1\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[1\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/txfifo_datadelay\[1\]/CLK  CORESPI_0/USPI/UCC/txfifo_datadelay\[1\]/Q  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[2\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[2\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[2\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[2\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/txfifo_datadelay\[3\]/CLK  CORESPI_0/USPI/UCC/txfifo_datadelay\[3\]/Q  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[4\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[4\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[4\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[4\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/txfifo_datadelay\[4\]/CLK  CORESPI_0/USPI/UCC/txfifo_datadelay\[4\]/Q  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[5\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[5\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[5\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[5\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/txfifo_datadelay\[5\]/CLK  CORESPI_0/USPI/UCC/txfifo_datadelay\[5\]/Q  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[6\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[6\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[6\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[6\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/txfifo_datadelay\[7\]/CLK  CORESPI_0/USPI/UCC/txfifo_datadelay\[7\]/Q  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[8\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[8\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[8\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[8\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/txfifo_datadelay\[8\]/CLK  CORESPI_0/USPI/UCC/txfifo_datadelay\[8\]/Q  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[9\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[9\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[9\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[9\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/txfifo_datadelay\[11\]/CLK  CORESPI_0/USPI/UCC/txfifo_datadelay\[11\]/Q  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[12\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[12\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[12\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[12\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/txfifo_datadelay\[16\]/CLK  CORESPI_0/USPI/UCC/txfifo_datadelay\[16\]/Q  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[17\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[17\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[17\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[17\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/txfifo_datadelay\[17\]/CLK  CORESPI_0/USPI/UCC/txfifo_datadelay\[17\]/Q  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[18\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[18\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[18\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[18\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/txfifo_datadelay\[18\]/CLK  CORESPI_0/USPI/UCC/txfifo_datadelay\[18\]/Q  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[19\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[19\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[19\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[19\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[19\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/txfifo_datadelay\[19\]/CLK  CORESPI_0/USPI/UCC/txfifo_datadelay\[19\]/Q  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[20\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[20\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[20\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[20\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[20\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/txfifo_datadelay\[20\]/CLK  CORESPI_0/USPI/UCC/txfifo_datadelay\[20\]/Q  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[21\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[21\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[21\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[21\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[21\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/txfifo_datadelay\[21\]/CLK  CORESPI_0/USPI/UCC/txfifo_datadelay\[21\]/Q  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[22\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[22\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[22\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[22\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[22\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/txfifo_datadelay\[23\]/CLK  CORESPI_0/USPI/UCC/txfifo_datadelay\[23\]/Q  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[24\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[24\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[24\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[24\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[24\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/txfifo_datadelay\[24\]/CLK  CORESPI_0/USPI/UCC/txfifo_datadelay\[24\]/Q  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[25\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[25\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[25\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[25\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[25\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/txfifo_datadelay\[25\]/CLK  CORESPI_0/USPI/UCC/txfifo_datadelay\[25\]/Q  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[26\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[26\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[26\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[26\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[26\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/txfifo_datadelay\[27\]/CLK  CORESPI_0/USPI/UCC/txfifo_datadelay\[27\]/Q  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[28\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[28\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[28\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[28\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/txfifo_datadelay\[28\]/CLK  CORESPI_0/USPI/UCC/txfifo_datadelay\[28\]/Q  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[29\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[29\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[29\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[29\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[29\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/txfifo_datadelay\[30\]/CLK  CORESPI_0/USPI/UCC/txfifo_datadelay\[30\]/Q  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[31\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[31\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[31\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[31\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[31\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_frames\[1\]/CLK  CORESPI_0/USPI/UCC/msrxp_frames\[1\]/Q  CORESPI_0/USPI/UCC/msrxp_frames_RNO\[1\]/B  CORESPI_0/USPI/UCC/msrxp_frames_RNO\[1\]/Y  CORESPI_0/USPI/UCC/msrxp_frames\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[12\]/CLK  BUS_INTERFACE_0/p2/count\[12\]/Q  BUS_INTERFACE_0/p2/count_RNO\[12\]/A  BUS_INTERFACE_0/p2/count_RNO\[12\]/Y  BUS_INTERFACE_0/p2/count\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_datareg\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_datareg\[0\]/Q  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[1\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[1\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[1\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[1\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_datareg\[1\]/CLK  CORESPI_0/USPI/UCC/stxs_datareg\[1\]/Q  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[2\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[2\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[2\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[2\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_datareg\[3\]/CLK  CORESPI_0/USPI/UCC/stxs_datareg\[3\]/Q  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[4\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[4\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[4\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[4\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_datareg\[4\]/CLK  CORESPI_0/USPI/UCC/stxs_datareg\[4\]/Q  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[5\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[5\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[5\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[5\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_datareg\[5\]/CLK  CORESPI_0/USPI/UCC/stxs_datareg\[5\]/Q  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[6\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[6\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[6\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[6\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_datareg\[7\]/CLK  CORESPI_0/USPI/UCC/stxs_datareg\[7\]/Q  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[8\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[8\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[8\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[8\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_datareg\[8\]/CLK  CORESPI_0/USPI/UCC/stxs_datareg\[8\]/Q  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[9\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[9\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[9\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[9\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_datareg\[11\]/CLK  CORESPI_0/USPI/UCC/stxs_datareg\[11\]/Q  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[12\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[12\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[12\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[12\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_datareg\[16\]/CLK  CORESPI_0/USPI/UCC/stxs_datareg\[16\]/Q  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[17\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[17\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[17\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[17\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_datareg\[17\]/CLK  CORESPI_0/USPI/UCC/stxs_datareg\[17\]/Q  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[18\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[18\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[18\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[18\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_datareg\[18\]/CLK  CORESPI_0/USPI/UCC/stxs_datareg\[18\]/Q  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[19\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[19\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[19\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[19\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[19\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_datareg\[19\]/CLK  CORESPI_0/USPI/UCC/stxs_datareg\[19\]/Q  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[20\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[20\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[20\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[20\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[20\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_datareg\[20\]/CLK  CORESPI_0/USPI/UCC/stxs_datareg\[20\]/Q  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[21\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[21\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[21\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[21\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[21\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_datareg\[21\]/CLK  CORESPI_0/USPI/UCC/stxs_datareg\[21\]/Q  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[22\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[22\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[22\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[22\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[22\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_datareg\[23\]/CLK  CORESPI_0/USPI/UCC/stxs_datareg\[23\]/Q  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[24\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[24\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[24\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[24\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[24\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_datareg\[24\]/CLK  CORESPI_0/USPI/UCC/stxs_datareg\[24\]/Q  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[25\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[25\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[25\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[25\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[25\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_datareg\[25\]/CLK  CORESPI_0/USPI/UCC/stxs_datareg\[25\]/Q  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[26\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[26\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[26\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[26\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[26\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_datareg\[27\]/CLK  CORESPI_0/USPI/UCC/stxs_datareg\[27\]/Q  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[28\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[28\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[28\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[28\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_datareg\[28\]/CLK  CORESPI_0/USPI/UCC/stxs_datareg\[28\]/Q  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[29\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[29\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[29\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[29\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[29\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_datareg\[30\]/CLK  CORESPI_0/USPI/UCC/stxs_datareg\[30\]/Q  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[31\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[31\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[31\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[31\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[31\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/txfifo_datadelay\[2\]/CLK  CORESPI_0/USPI/UCC/txfifo_datadelay\[2\]/Q  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[3\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[3\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[3\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[3\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/txfifo_datadelay\[6\]/CLK  CORESPI_0/USPI/UCC/txfifo_datadelay\[6\]/Q  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[7\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[7\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[7\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[7\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/txfifo_datadelay\[9\]/CLK  CORESPI_0/USPI/UCC/txfifo_datadelay\[9\]/Q  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[10\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[10\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[10\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[10\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/txfifo_datadelay\[10\]/CLK  CORESPI_0/USPI/UCC/txfifo_datadelay\[10\]/Q  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[11\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[11\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[11\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[11\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/txfifo_datadelay\[12\]/CLK  CORESPI_0/USPI/UCC/txfifo_datadelay\[12\]/Q  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[13\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[13\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[13\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[13\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/txfifo_datadelay\[13\]/CLK  CORESPI_0/USPI/UCC/txfifo_datadelay\[13\]/Q  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[14\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[14\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[14\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[14\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/txfifo_datadelay\[22\]/CLK  CORESPI_0/USPI/UCC/txfifo_datadelay\[22\]/Q  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[23\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[23\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[23\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[23\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[23\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/txfifo_datadelay\[26\]/CLK  CORESPI_0/USPI/UCC/txfifo_datadelay\[26\]/Q  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[27\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[27\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[27\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[27\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[27\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/txfifo_datadelay\[29\]/CLK  CORESPI_0/USPI/UCC/txfifo_datadelay\[29\]/Q  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[30\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[30\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[30\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[30\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[30\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr\[2\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr\[2\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr_RNO\[3\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr_RNO\[3\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/S  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNO\[0\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNO\[0\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr\[0\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr\[0\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr_RNO\[1\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr_RNO\[1\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr\[2\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr\[2\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr_RNO\[2\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr_RNO\[2\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/SYNC3_stxp_strobetx/CLK  CORESPI_0/USPI/UCC/SYNC3_stxp_strobetx/Q  CORESPI_0/USPI/UCC/SYNC3_stxp_strobetx_RNI3G1P/B  CORESPI_0/USPI/UCC/SYNC3_stxp_strobetx_RNI3G1P/Y  CORESPI_0/USPI/UCC/stxp_lastframe_RNO_0/A  CORESPI_0/USPI/UCC/stxp_lastframe_RNO_0/Y  CORESPI_0/USPI/UCC/stxp_lastframe/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[23\]/CLK  BUS_INTERFACE_0/p2/count\[23\]/Q  BUS_INTERFACE_0/p2/count_RNO_0\[24\]/A  BUS_INTERFACE_0/p2/count_RNO_0\[24\]/Y  BUS_INTERFACE_0/p2/count\[24\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/fifo_write/CLK  CoreUARTapb_0/uUART/make_RX/fifo_write/Q  CoreUARTapb_0/uUART/make_RX/fifo_write_RNI6P1S/B  CoreUARTapb_0/uUART/make_RX/fifo_write_RNI6P1S/Y  CoreUARTapb_0/uUART/overflow_reg_RNO/A  CoreUARTapb_0/uUART/overflow_reg_RNO/Y  CoreUARTapb_0/uUART/overflow_reg/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/fifo_write/CLK  CoreUARTapb_0/uUART/make_RX/fifo_write/Q  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0_RNO_8/B  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0_RNO_8/Y  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/WEN  	(8.8:8.8:8.8) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[1\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[1\]/Q  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNO\[1\]/B  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNO\[1\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/rx_state\[0\]/CLK  CoreUARTapb_0/uUART/rx_state\[0\]/Q  CoreUARTapb_0/uUART/rx_state_RNO\[0\]/C  CoreUARTapb_0/uUART/rx_state_RNO\[0\]/Y  CoreUARTapb_0/uUART/rx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[8\]/CLK  BUS_INTERFACE_0/p3/count\[8\]/Q  BUS_INTERFACE_0/p3/count_RNO\[8\]/A  BUS_INTERFACE_0/p3/count_RNO\[8\]/Y  BUS_INTERFACE_0/p3/count\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[25\]/CLK  BUS_INTERFACE_0/p3/count\[25\]/Q  BUS_INTERFACE_0/p3/count_RNO\[25\]/A  BUS_INTERFACE_0/p3/count_RNO\[25\]/Y  BUS_INTERFACE_0/p3/count\[25\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[29\]/CLK  BUS_INTERFACE_0/p3/count\[29\]/Q  BUS_INTERFACE_0/p3/count_RNO\[29\]/A  BUS_INTERFACE_0/p3/count_RNO\[29\]/Y  BUS_INTERFACE_0/p3/count\[29\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[3\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[3\]/Q  CORESPI_0/USPI/UCC/spi_clk_out_RNO/A  CORESPI_0/USPI/UCC/spi_clk_out_RNO/Y  CORESPI_0/USPI/UCC/spi_clk_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[0\]/CLK  BUS_INTERFACE_0/hit_count\[0\]/Q  BUS_INTERFACE_0/hit_count_RNO\[0\]/B  BUS_INTERFACE_0/hit_count_RNO\[0\]/Y  BUS_INTERFACE_0/hit_count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_frames\[0\]/CLK  CORESPI_0/USPI/UCC/msrxp_frames\[0\]/Q  CORESPI_0/USPI/UCC/msrxp_frames_RNO\[0\]/B  CORESPI_0/USPI/UCC/msrxp_frames_RNO\[0\]/Y  CORESPI_0/USPI/UCC/msrxp_frames\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_TX/xmit_state\[5\]/CLK  CoreUARTapb_0/uUART/make_TX/xmit_state\[5\]/Q  CoreUARTapb_0/uUART/make_TX/tx_parity_RNO/C  CoreUARTapb_0/uUART/make_TX/tx_parity_RNO/Y  CoreUARTapb_0/uUART/make_TX/tx_parity/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[2\]/CLK  BUS_INTERFACE_0/p3/count\[2\]/Q  BUS_INTERFACE_0/p3/count_RNO\[2\]/C  BUS_INTERFACE_0/p3/count_RNO\[2\]/Y  BUS_INTERFACE_0/p3/count\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[4\]/CLK  BUS_INTERFACE_0/p3/count\[4\]/Q  BUS_INTERFACE_0/p3/count_RNO\[4\]/C  BUS_INTERFACE_0/p3/count_RNO\[4\]/Y  BUS_INTERFACE_0/p3/count\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[23\]/CLK  BUS_INTERFACE_0/p3/count\[23\]/Q  BUS_INTERFACE_0/p3/count_RNO\[23\]/C  BUS_INTERFACE_0/p3/count_RNO\[23\]/Y  BUS_INTERFACE_0/p3/count\[23\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[18\]/CLK  BUS_INTERFACE_0/p3/count\[18\]/Q  BUS_INTERFACE_0/p3/count_RNO\[18\]/C  BUS_INTERFACE_0/p3/count_RNO\[18\]/Y  BUS_INTERFACE_0/p3/count\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[17\]/CLK  BUS_INTERFACE_0/p3/count\[17\]/Q  BUS_INTERFACE_0/p3/count_RNO\[17\]/C  BUS_INTERFACE_0/p3/count_RNO\[17\]/Y  BUS_INTERFACE_0/p3/count\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[24\]/CLK  BUS_INTERFACE_0/p3/count\[24\]/Q  BUS_INTERFACE_0/p3/count_RNO\[24\]/C  BUS_INTERFACE_0/p3/count_RNO\[24\]/Y  BUS_INTERFACE_0/p3/count\[24\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[29\]/CLK  BUS_INTERFACE_0/p1/count\[29\]/Q  BUS_INTERFACE_0/p1/un3_count_1_G_5/C  BUS_INTERFACE_0/p1/un3_count_1_G_5/Y  BUS_INTERFACE_0/p1/count\[29\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[29\]/CLK  BUS_INTERFACE_0/p/count\[29\]/Q  BUS_INTERFACE_0/p/un3_count_1_G_5/C  BUS_INTERFACE_0/p/un3_count_1_G_5/Y  BUS_INTERFACE_0/p/count\[29\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[31\]/CLK  BUS_INTERFACE_0/modulator/count\[31\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_G_9/C  BUS_INTERFACE_0/modulator/un3_count_1_G_9/Y  BUS_INTERFACE_0/modulator/count\[31\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[30\]/CLK  BUS_INTERFACE_0/p1/count\[30\]/Q  BUS_INTERFACE_0/p1/un3_count_1_G_7/C  BUS_INTERFACE_0/p1/un3_count_1_G_7/Y  BUS_INTERFACE_0/p1/count\[30\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[30\]/CLK  BUS_INTERFACE_0/p/count\[30\]/Q  BUS_INTERFACE_0/p/un3_count_1_G_7/C  BUS_INTERFACE_0/p/un3_count_1_G_7/Y  BUS_INTERFACE_0/p/count\[30\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/rx_state\[0\]/CLK  CoreUARTapb_0/uUART/rx_state\[0\]/Q  CoreUARTapb_0/uUART/rx_state_RNO\[1\]/A  CoreUARTapb_0/uUART/rx_state_RNO\[1\]/Y  CoreUARTapb_0/uUART/rx_state\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[14\]/CLK  BUS_INTERFACE_0/hit_count\[14\]/Q  BUS_INTERFACE_0/hit_count_RNO\[14\]/A  BUS_INTERFACE_0/hit_count_RNO\[14\]/Y  BUS_INTERFACE_0/hit_count\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[20\]/CLK  BUS_INTERFACE_0/hit_count\[20\]/Q  BUS_INTERFACE_0/hit_count_RNO\[20\]/A  BUS_INTERFACE_0/hit_count_RNO\[20\]/Y  BUS_INTERFACE_0/hit_count\[20\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[22\]/CLK  BUS_INTERFACE_0/hit_count\[22\]/Q  BUS_INTERFACE_0/hit_count_RNO\[22\]/A  BUS_INTERFACE_0/hit_count_RNO\[22\]/Y  BUS_INTERFACE_0/hit_count\[22\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_datareg\[15\]/CLK  CORESPI_0/USPI/UCC/stxs_datareg\[15\]/Q  CORESPI_0/USPI/UCC/stxs_datareg_RNO_1\[16\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO_1\[16\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[16\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[16\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[16\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_shift\[8\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_shift\[8\]/Q  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO_0\[8\]/A  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO_0\[8\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO\[8\]/C  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO\[8\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[29\]/CLK  BUS_INTERFACE_0/p2/count\[29\]/Q  BUS_INTERFACE_0/p2/count_RNO_0\[30\]/A  BUS_INTERFACE_0/p2/count_RNO_0\[30\]/Y  BUS_INTERFACE_0/p2/count\[30\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[19\]/CLK  BUS_INTERFACE_0/p2/count\[19\]/Q  BUS_INTERFACE_0/p2/count_RNO_0\[20\]/A  BUS_INTERFACE_0/p2/count_RNO_0\[20\]/Y  BUS_INTERFACE_0/p2/count\[20\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[23\]/CLK  BUS_INTERFACE_0/p2/count\[23\]/Q  BUS_INTERFACE_0/p2/count_RNO\[23\]/A  BUS_INTERFACE_0/p2/count_RNO\[23\]/Y  BUS_INTERFACE_0/p2/count\[23\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[16\]/CLK  BUS_INTERFACE_0/p2/count\[16\]/Q  BUS_INTERFACE_0/p2/count_RNO\[16\]/A  BUS_INTERFACE_0/p2/count_RNO\[16\]/Y  BUS_INTERFACE_0/p2/count\[16\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[2\]/CLK  BUS_INTERFACE_0/p2/count\[2\]/Q  BUS_INTERFACE_0/p2/count_RNO\[2\]/A  BUS_INTERFACE_0/p2/count_RNO\[2\]/Y  BUS_INTERFACE_0/p2/count\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[28\]/CLK  BUS_INTERFACE_0/p1/count\[28\]/Q  BUS_INTERFACE_0/p1/un3_count_1_G_3/C  BUS_INTERFACE_0/p1/un3_count_1_G_3/Y  BUS_INTERFACE_0/p1/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[28\]/CLK  BUS_INTERFACE_0/p/count\[28\]/Q  BUS_INTERFACE_0/p/un3_count_1_G_3/C  BUS_INTERFACE_0/p/un3_count_1_G_3/Y  BUS_INTERFACE_0/p/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_count\[0\]/CLK  CORESPI_0/USPI/UCC/spi_clk_count\[0\]/Q  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[0\]/B  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[0\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/freq\[5\]/CLK  BUS_INTERFACE_0/freq\[5\]/Q  BUS_INTERFACE_0/freq_RNO\[5\]/B  BUS_INTERFACE_0/freq_RNO\[5\]/Y  BUS_INTERFACE_0/freq\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_midbit/CLK  CORESPI_0/USPI/UCC/stxs_midbit/Q  CORESPI_0/USPI/UCC/msrxs_strobe_RNO_0/B  CORESPI_0/USPI/UCC/msrxs_strobe_RNO_0/Y  CORESPI_0/USPI/UCC/msrxs_strobe_RNO/B  CORESPI_0/USPI/UCC/msrxs_strobe_RNO/Y  CORESPI_0/USPI/UCC/msrxs_strobe/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[0\]/CLK  BUS_INTERFACE_0/p2/count\[0\]/Q  BUS_INTERFACE_0/p2/count_RNO\[0\]/A  BUS_INTERFACE_0/p2/count_RNO\[0\]/Y  BUS_INTERFACE_0/p2/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[22\]/CLK  BUS_INTERFACE_0/p2/count\[22\]/Q  BUS_INTERFACE_0/p2/count_RNO\[22\]/A  BUS_INTERFACE_0/p2/count_RNO\[22\]/Y  BUS_INTERFACE_0/p2/count\[22\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[13\]/CLK  BUS_INTERFACE_0/p2/count\[13\]/Q  BUS_INTERFACE_0/p2/count_RNO\[13\]/A  BUS_INTERFACE_0/p2/count_RNO\[13\]/Y  BUS_INTERFACE_0/p2/count\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[29\]/CLK  BUS_INTERFACE_0/p2/count\[29\]/Q  BUS_INTERFACE_0/p2/count_RNO\[29\]/A  BUS_INTERFACE_0/p2/count_RNO\[29\]/Y  BUS_INTERFACE_0/p2/count\[29\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[25\]/CLK  BUS_INTERFACE_0/p2/count\[25\]/Q  BUS_INTERFACE_0/p2/count_RNO\[25\]/A  BUS_INTERFACE_0/p2/count_RNO\[25\]/Y  BUS_INTERFACE_0/p2/count\[25\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[14\]/CLK  BUS_INTERFACE_0/p2/count\[14\]/Q  BUS_INTERFACE_0/p2/count_RNO\[14\]/A  BUS_INTERFACE_0/p2/count_RNO\[14\]/Y  BUS_INTERFACE_0/p2/count\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[24\]/CLK  BUS_INTERFACE_0/p2/count\[24\]/Q  BUS_INTERFACE_0/p2/count_RNO\[24\]/A  BUS_INTERFACE_0/p2/count_RNO\[24\]/Y  BUS_INTERFACE_0/p2/count\[24\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[28\]/CLK  BUS_INTERFACE_0/p2/count\[28\]/Q  BUS_INTERFACE_0/p2/count_RNO\[28\]/A  BUS_INTERFACE_0/p2/count_RNO\[28\]/Y  BUS_INTERFACE_0/p2/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[19\]/CLK  BUS_INTERFACE_0/p2/count\[19\]/Q  BUS_INTERFACE_0/p2/count_RNO\[19\]/A  BUS_INTERFACE_0/p2/count_RNO\[19\]/Y  BUS_INTERFACE_0/p2/count\[19\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[8\]/CLK  BUS_INTERFACE_0/p2/count\[8\]/Q  BUS_INTERFACE_0/p2/count_RNO\[8\]/C  BUS_INTERFACE_0/p2/count_RNO\[8\]/Y  BUS_INTERFACE_0/p2/count\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[21\]/CLK  BUS_INTERFACE_0/p2/count\[21\]/Q  BUS_INTERFACE_0/p2/count_RNO\[21\]/A  BUS_INTERFACE_0/p2/count_RNO\[21\]/Y  BUS_INTERFACE_0/p2/count\[21\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[27\]/CLK  BUS_INTERFACE_0/p2/count\[27\]/Q  BUS_INTERFACE_0/p2/count_RNO\[27\]/C  BUS_INTERFACE_0/p2/count_RNO\[27\]/Y  BUS_INTERFACE_0/p2/count\[27\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[18\]/CLK  BUS_INTERFACE_0/p2/count\[18\]/Q  BUS_INTERFACE_0/p2/count_RNO\[18\]/C  BUS_INTERFACE_0/p2/count_RNO\[18\]/Y  BUS_INTERFACE_0/p2/count\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[17\]/CLK  BUS_INTERFACE_0/p2/count\[17\]/Q  BUS_INTERFACE_0/p2/count_RNO\[17\]/C  BUS_INTERFACE_0/p2/count_RNO\[17\]/Y  BUS_INTERFACE_0/p2/count\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/sticky\[1\]/CLK  CORESPI_0/USPI/URF/sticky\[1\]/Q  CORESPI_0/USPI/URF/sticky_RNO_0\[1\]/B  CORESPI_0/USPI/URF/sticky_RNO_0\[1\]/Y  CORESPI_0/USPI/URF/sticky_RNO\[1\]/A  CORESPI_0/USPI/URF/sticky_RNO\[1\]/Y  CORESPI_0/USPI/URF/sticky\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_shift\[8\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_shift\[8\]/Q  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO_0\[7\]/A  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO_0\[7\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO\[7\]/A  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO\[7\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[21\]/CLK  BUS_INTERFACE_0/hit_count\[21\]/Q  BUS_INTERFACE_0/hit_count_RNO\[21\]/A  BUS_INTERFACE_0/hit_count_RNO\[21\]/Y  BUS_INTERFACE_0/hit_count\[21\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[3\]/CLK  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[3\]/Q  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO\[3\]/A  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO\[3\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/counter_q\[0\]/CLK  CORESPI_0/USPI/URXF/counter_q\[0\]/Q  CORESPI_0/USPI/URXF/counter_q_RNO\[0\]/B  CORESPI_0/USPI/URXF/counter_q_RNO\[0\]/Y  CORESPI_0/USPI/URXF/counter_q\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/int_raw\[0\]/CLK  CORESPI_0/USPI/URF/int_raw\[0\]/Q  CORESPI_0/USPI/URF/int_raw_RNO\[0\]/B  CORESPI_0/USPI/URF/int_raw_RNO\[0\]/Y  CORESPI_0/USPI/URF/int_raw\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/int_raw\[4\]/CLK  CORESPI_0/USPI/URF/int_raw\[4\]/Q  CORESPI_0/USPI/URF/int_raw_RNO\[4\]/B  CORESPI_0/USPI/URF/int_raw_RNO\[4\]/Y  CORESPI_0/USPI/URF/int_raw\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/int_raw\[5\]/CLK  CORESPI_0/USPI/URF/int_raw\[5\]/Q  CORESPI_0/USPI/URF/int_raw_RNO\[5\]/B  CORESPI_0/USPI/URF/int_raw_RNO\[5\]/Y  CORESPI_0/USPI/URF/int_raw\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_TX/xmit_state\[0\]/CLK  CoreUARTapb_0/uUART/make_TX/xmit_state\[0\]/Q  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO\[0\]/B  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO\[0\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/int_raw\[6\]/CLK  CORESPI_0/USPI/URF/int_raw\[6\]/Q  CORESPI_0/USPI/URF/int_raw_RNO\[6\]/B  CORESPI_0/USPI/URF/int_raw_RNO\[6\]/Y  CORESPI_0/USPI/URF/int_raw\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/int_raw\[7\]/CLK  CORESPI_0/USPI/URF/int_raw\[7\]/Q  CORESPI_0/USPI/URF/int_raw_RNO\[7\]/B  CORESPI_0/USPI/URF/int_raw_RNO\[7\]/Y  CORESPI_0/USPI/URF/int_raw\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control2\[4\]/CLK  CORESPI_0/USPI/URF/control2\[4\]/Q  CORESPI_0/USPI/URF/control2_RNO\[4\]/B  CORESPI_0/USPI/URF/control2_RNO\[4\]/Y  CORESPI_0/USPI/URF/control2\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control2\[5\]/CLK  CORESPI_0/USPI/URF/control2\[5\]/Q  CORESPI_0/USPI/URF/control2_RNO\[5\]/B  CORESPI_0/USPI/URF/control2_RNO\[5\]/Y  CORESPI_0/USPI/URF/control2\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control2\[6\]/CLK  CORESPI_0/USPI/URF/control2\[6\]/Q  CORESPI_0/USPI/URF/control2_RNO\[6\]/B  CORESPI_0/USPI/URF/control2_RNO\[6\]/Y  CORESPI_0/USPI/URF/control2\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control2\[7\]/CLK  CORESPI_0/USPI/URF/control2\[7\]/Q  CORESPI_0/USPI/URF/control2_RNO\[7\]/B  CORESPI_0/USPI/URF/control2_RNO\[7\]/Y  CORESPI_0/USPI/URF/control2\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control2\[3\]/CLK  CORESPI_0/USPI/URF/control2\[3\]/Q  CORESPI_0/USPI/URF/control2_RNO\[3\]/B  CORESPI_0/USPI/URF/control2_RNO\[3\]/Y  CORESPI_0/USPI/URF/control2\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control2\[1\]/CLK  CORESPI_0/USPI/URF/control2\[1\]/Q  CORESPI_0/USPI/URF/control2_RNO\[1\]/B  CORESPI_0/USPI/URF/control2_RNO\[1\]/Y  CORESPI_0/USPI/URF/control2\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control2\[2\]/CLK  CORESPI_0/USPI/URF/control2\[2\]/Q  CORESPI_0/USPI/URF/control2_RNO\[2\]/B  CORESPI_0/USPI/URF/control2_RNO\[2\]/Y  CORESPI_0/USPI/URF/control2\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_count\[7\]/CLK  CORESPI_0/USPI/UCC/spi_clk_count\[7\]/Q  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[7\]/B  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[7\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[0\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[0\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_dataerr/CLK  CORESPI_0/USPI/UCC/stxs_dataerr/Q  CORESPI_0/USPI/UCC/stxs_dataerr_RNO/B  CORESPI_0/USPI/UCC/stxs_dataerr_RNO/Y  CORESPI_0/USPI/UCC/stxs_dataerr/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/clear_parity_reg/CLK  CoreUARTapb_0/uUART/clear_parity_reg/Q  CoreUARTapb_0/uUART/make_RX/framing_error_RNO/A  CoreUARTapb_0/uUART/make_RX/framing_error_RNO/Y  CoreUARTapb_0/uUART/make_RX/framing_error/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/clear_parity_reg/CLK  CoreUARTapb_0/uUART/clear_parity_reg/Q  CoreUARTapb_0/uUART/make_RX/rx_parity_calc_RNIIAL61/C  CoreUARTapb_0/uUART/make_RX/rx_parity_calc_RNIIAL61/Y  CoreUARTapb_0/uUART/make_RX/parity_err/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[0\]/CLK  CORESPI_0/USPI/URF/control1\[0\]/Q  CORESPI_0/USPI/UCC/cfg_enable_P1/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/full_out/CLK  CORESPI_0/USPI/URXF/full_out/Q  CORESPI_0/USPI/URF/int_raw_RNO\[2\]/A  CORESPI_0/USPI/URF/int_raw_RNO\[2\]/Y  CORESPI_0/USPI/URF/int_raw\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[6\]/CLK  CORESPI_0/USPI/URF/control1\[6\]/Q  CORESPI_0/USPI/UCC/stxs_checkorun_RNO/A  CORESPI_0/USPI/UCC/stxs_checkorun_RNO/Y  CORESPI_0/USPI/UCC/stxs_checkorun/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[19\]/CLK  BUS_INTERFACE_0/p3/count\[19\]/Q  BUS_INTERFACE_0/p3/count_RNO\[19\]/A  BUS_INTERFACE_0/p3/count_RNO\[19\]/Y  BUS_INTERFACE_0/p3/count\[19\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[1\]/CLK  BUS_INTERFACE_0/p2/count\[1\]/Q  BUS_INTERFACE_0/p2/count_RNO\[1\]/B  BUS_INTERFACE_0/p2/count_RNO\[1\]/Y  BUS_INTERFACE_0/p2/count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[26\]/CLK  BUS_INTERFACE_0/p3/count\[26\]/Q  BUS_INTERFACE_0/p3/count_RNO\[26\]/C  BUS_INTERFACE_0/p3/count_RNO\[26\]/Y  BUS_INTERFACE_0/p3/count\[26\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[30\]/CLK  BUS_INTERFACE_0/p3/count\[30\]/Q  BUS_INTERFACE_0/p3/count_RNO\[30\]/C  BUS_INTERFACE_0/p3/count_RNO\[30\]/Y  BUS_INTERFACE_0/p3/count\[30\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[31\]/CLK  BUS_INTERFACE_0/p1/count\[31\]/Q  BUS_INTERFACE_0/p1/un3_count_1_G_9/C  BUS_INTERFACE_0/p1/un3_count_1_G_9/Y  BUS_INTERFACE_0/p1/count\[31\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[31\]/CLK  BUS_INTERFACE_0/p/count\[31\]/Q  BUS_INTERFACE_0/p/un3_count_1_G_9/C  BUS_INTERFACE_0/p/un3_count_1_G_9/Y  BUS_INTERFACE_0/p/count\[31\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr\[0\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr\[0\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr_RNO\[0\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr_RNO\[0\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/clear_parity_reg/CLK  CoreUARTapb_0/uUART/clear_parity_reg/Q  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNICMFU4\[1\]/C  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNICMFU4\[1\]/Y  CoreUARTapb_0/uUART/make_RX/parity_err/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[15\]/CLK  BUS_INTERFACE_0/hit_count\[15\]/Q  BUS_INTERFACE_0/hit_count_RNO\[15\]/A  BUS_INTERFACE_0/hit_count_RNO\[15\]/Y  BUS_INTERFACE_0/hit_count\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[23\]/CLK  BUS_INTERFACE_0/hit_count\[23\]/Q  BUS_INTERFACE_0/hit_count_RNO\[23\]/A  BUS_INTERFACE_0/hit_count_RNO\[23\]/Y  BUS_INTERFACE_0/hit_count\[23\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_count\[1\]/CLK  CORESPI_0/USPI/UCC/spi_clk_count\[1\]/Q  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_shift\[7\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_shift\[7\]/Q  CoreUARTapb_0/uUART/make_RX/rx_byte_RNO\[7\]/A  CoreUARTapb_0/uUART/make_RX/rx_byte_RNO\[7\]/Y  CoreUARTapb_0/uUART/make_RX/rx_byte\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_TX/xmit_state\[0\]/CLK  CoreUARTapb_0/uUART/make_TX/xmit_state\[0\]/Q  CoreUARTapb_0/uUART/make_TX/xmit_state_RNIU6U51\[0\]/B  CoreUARTapb_0/uUART/make_TX/xmit_state_RNIU6U51\[0\]/Y  CoreUARTapb_0/uUART/make_TX/tx/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/SYNC2_msrxp_pktsel/CLK  CORESPI_0/USPI/UCC/SYNC2_msrxp_pktsel/Q  CORESPI_0/USPI/UCC/SYNC3_msrxp_pktsel/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr\[2\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr\[2\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_clock_RNO/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_clock_RNO/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_clock/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/sticky\[0\]/CLK  CORESPI_0/USPI/URF/sticky\[0\]/Q  CORESPI_0/USPI/URF/sticky_RNO\[0\]/B  CORESPI_0/USPI/URF/sticky_RNO\[0\]/Y  CORESPI_0/USPI/URF/sticky\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_TX/fifo_read_en0/CLK  CoreUARTapb_0/uUART/make_TX/fifo_read_en0/QN  CoreUARTapb_0/uUART/genblk2.tx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/REN  	(8.2:8.2:8.2) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_TX/tx_parity/CLK  CoreUARTapb_0/uUART/make_TX/tx_parity/Q  CoreUARTapb_0/uUART/make_TX/tx_parity_RNO/A  CoreUARTapb_0/uUART/make_TX/tx_parity_RNO/Y  CoreUARTapb_0/uUART/make_TX/tx_parity/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_parity_calc/CLK  CoreUARTapb_0/uUART/make_RX/rx_parity_calc/Q  CoreUARTapb_0/uUART/make_RX/rx_parity_calc_RNO/A  CoreUARTapb_0/uUART/make_RX/rx_parity_calc_RNO/Y  CoreUARTapb_0/uUART/make_RX/rx_parity_calc/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[20\]/CLK  BUS_INTERFACE_0/p2/count\[20\]/Q  BUS_INTERFACE_0/p2/count_RNO\[20\]/A  BUS_INTERFACE_0/p2/count_RNO\[20\]/Y  BUS_INTERFACE_0/p2/count\[20\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[30\]/CLK  BUS_INTERFACE_0/p2/count\[30\]/Q  BUS_INTERFACE_0/p2/count_RNO\[30\]/A  BUS_INTERFACE_0/p2/count_RNO\[30\]/Y  BUS_INTERFACE_0/p2/count\[30\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/txfifo_davailable/CLK  CORESPI_0/USPI/UCC/txfifo_davailable/Q  CORESPI_0/USPI/UCC/SYNC1_stxs_txready_RNO/A  CORESPI_0/USPI/UCC/SYNC1_stxs_txready_RNO/Y  CORESPI_0/USPI/UCC/SYNC1_stxs_txready/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[11\]/CLK  BUS_INTERFACE_0/p2/count\[11\]/Q  BUS_INTERFACE_0/p2/count_RNO\[11\]/C  BUS_INTERFACE_0/p2/count_RNO\[11\]/Y  BUS_INTERFACE_0/p2/count\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[26\]/CLK  BUS_INTERFACE_0/p2/count\[26\]/Q  BUS_INTERFACE_0/p2/count_RNO\[26\]/C  BUS_INTERFACE_0/p2/count_RNO\[26\]/Y  BUS_INTERFACE_0/p2/count\[26\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[24\]/CLK  BUS_INTERFACE_0/hit_count\[24\]/Q  BUS_INTERFACE_0/hit_count_RNO\[24\]/A  BUS_INTERFACE_0/hit_count_RNO\[24\]/Y  BUS_INTERFACE_0/hit_count\[24\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/SYNC2_msrxp_strobe/CLK  CORESPI_0/USPI/UCC/SYNC2_msrxp_strobe/Q  CORESPI_0/USPI/UCC/SYNC3_msrxp_strobe_RNI1LDN/A  CORESPI_0/USPI/UCC/SYNC3_msrxp_strobe_RNI1LDN/Y  CORESPI_0/USPI/UCC/msrxp_strobe/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxp_lastframe/CLK  CORESPI_0/USPI/UCC/stxp_lastframe/Q  CORESPI_0/USPI/UCC/msrxp_alldone_RNO/B  CORESPI_0/USPI/UCC/msrxp_alldone_RNO/Y  CORESPI_0/USPI/UCC/msrxp_alldone/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_TX/xmit_state\[1\]/CLK  CoreUARTapb_0/uUART/make_TX/xmit_state\[1\]/Q  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO\[2\]/C  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO\[2\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_state\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/controlReg1\[0\]/CLK  CoreUARTapb_0/controlReg1\[0\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[0\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[0\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/rx_alldone/CLK  CORESPI_0/USPI/UCC/rx_alldone/Q  CORESPI_0/USPI/URF/int_raw_RNO\[1\]/C  CORESPI_0/USPI/URF/int_raw_RNO\[1\]/Y  CORESPI_0/USPI/URF/int_raw\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/int_raw\[1\]/CLK  CORESPI_0/USPI/URF/int_raw\[1\]/Q  CORESPI_0/USPI/URF/int_raw_RNO\[1\]/B  CORESPI_0/USPI/URF/int_raw_RNO\[1\]/Y  CORESPI_0/USPI/URF/int_raw\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_pktsel/CLK  CORESPI_0/USPI/UCC/mtx_pktsel/Q  CORESPI_0/USPI/UCC/SYNC1_msrxp_pktsel_RNO/B  CORESPI_0/USPI/UCC/SYNC1_msrxp_pktsel_RNO/Y  CORESPI_0/USPI/UCC/SYNC1_msrxp_pktsel/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_out/CLK  CORESPI_0/USPI/UCC/spi_clk_out/Q  CORESPI_0/USPI/UCC/UCLKMUX1/clkout/B  CORESPI_0/USPI/UCC/UCLKMUX1/clkout/Y  CORESPI_0/USPI/UCC/clock_rx_q1/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_pktend/CLK  CORESPI_0/USPI/UCC/msrxp_pktend/Q  CORESPI_0/USPI/URF/int_raw_RNO\[5\]/C  CORESPI_0/USPI/URF/int_raw_RNO\[5\]/Y  CORESPI_0/USPI/URF/int_raw\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/rx_cmdsize/CLK  CORESPI_0/USPI/UCC/rx_cmdsize/Q  CORESPI_0/USPI/URF/int_raw_RNO\[4\]/C  CORESPI_0/USPI/URF/int_raw_RNO\[4\]/Y  CORESPI_0/USPI/URF/int_raw\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/SYNC3_msrxp_pktsel/CLK  CORESPI_0/USPI/UCC/SYNC3_msrxp_pktsel/Q  CORESPI_0/USPI/UCC/msrxp_pktend_RNO/A  CORESPI_0/USPI/UCC/msrxp_pktend_RNO/Y  CORESPI_0/USPI/UCC/msrxp_pktend/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_shift\[1\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_shift\[1\]/Q  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO\[0\]/A  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_shift\[2\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_shift\[2\]/Q  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO\[1\]/A  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO\[1\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_shift\[3\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_shift\[3\]/Q  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO\[2\]/A  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO\[2\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_shift\[4\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_shift\[4\]/Q  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO\[3\]/A  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO\[3\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_shift\[5\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_shift\[5\]/Q  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO\[4\]/A  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO\[4\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_shift\[6\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_shift\[6\]/Q  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO\[5\]/A  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO\[5\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_shiftreg\[0\]/CLK  CORESPI_0/USPI/UCC/msrxs_shiftreg\[0\]/Q  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[1\]/A  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[1\]/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_shiftreg\[1\]/CLK  CORESPI_0/USPI/UCC/msrxs_shiftreg\[1\]/Q  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[2\]/A  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[2\]/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_shiftreg\[2\]/CLK  CORESPI_0/USPI/UCC/msrxs_shiftreg\[2\]/Q  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[3\]/A  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[3\]/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_shiftreg\[3\]/CLK  CORESPI_0/USPI/UCC/msrxs_shiftreg\[3\]/Q  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[4\]/A  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[4\]/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_shiftreg\[4\]/CLK  CORESPI_0/USPI/UCC/msrxs_shiftreg\[4\]/Q  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[5\]/A  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[5\]/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_shiftreg\[5\]/CLK  CORESPI_0/USPI/UCC/msrxs_shiftreg\[5\]/Q  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[6\]/A  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[6\]/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_shiftreg\[6\]/CLK  CORESPI_0/USPI/UCC/msrxs_shiftreg\[6\]/Q  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[7\]/A  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[7\]/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_shiftreg\[7\]/CLK  CORESPI_0/USPI/UCC/msrxs_shiftreg\[7\]/Q  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[8\]/A  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[8\]/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_shiftreg\[8\]/CLK  CORESPI_0/USPI/UCC/msrxs_shiftreg\[8\]/Q  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[9\]/A  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[9\]/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_shiftreg\[9\]/CLK  CORESPI_0/USPI/UCC/msrxs_shiftreg\[9\]/Q  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[10\]/A  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[10\]/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_shiftreg\[10\]/CLK  CORESPI_0/USPI/UCC/msrxs_shiftreg\[10\]/Q  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[11\]/A  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[11\]/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_shiftreg\[11\]/CLK  CORESPI_0/USPI/UCC/msrxs_shiftreg\[11\]/Q  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[12\]/A  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[12\]/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_shiftreg\[12\]/CLK  CORESPI_0/USPI/UCC/msrxs_shiftreg\[12\]/Q  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[13\]/A  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[13\]/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_shiftreg\[13\]/CLK  CORESPI_0/USPI/UCC/msrxs_shiftreg\[13\]/Q  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[14\]/A  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[14\]/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_shiftreg\[14\]/CLK  CORESPI_0/USPI/UCC/msrxs_shiftreg\[14\]/Q  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[15\]/A  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[15\]/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_shiftreg\[15\]/CLK  CORESPI_0/USPI/UCC/msrxs_shiftreg\[15\]/Q  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[16\]/A  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[16\]/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[16\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_shiftreg\[16\]/CLK  CORESPI_0/USPI/UCC/msrxs_shiftreg\[16\]/Q  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[17\]/A  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[17\]/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_shiftreg\[17\]/CLK  CORESPI_0/USPI/UCC/msrxs_shiftreg\[17\]/Q  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[18\]/A  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[18\]/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_shiftreg\[18\]/CLK  CORESPI_0/USPI/UCC/msrxs_shiftreg\[18\]/Q  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[19\]/A  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[19\]/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[19\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_shiftreg\[19\]/CLK  CORESPI_0/USPI/UCC/msrxs_shiftreg\[19\]/Q  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[20\]/A  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[20\]/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[20\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_shiftreg\[20\]/CLK  CORESPI_0/USPI/UCC/msrxs_shiftreg\[20\]/Q  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[21\]/A  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[21\]/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[21\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_shiftreg\[21\]/CLK  CORESPI_0/USPI/UCC/msrxs_shiftreg\[21\]/Q  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[22\]/A  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[22\]/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[22\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_shiftreg\[22\]/CLK  CORESPI_0/USPI/UCC/msrxs_shiftreg\[22\]/Q  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[23\]/A  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[23\]/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[23\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_shiftreg\[23\]/CLK  CORESPI_0/USPI/UCC/msrxs_shiftreg\[23\]/Q  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[24\]/A  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[24\]/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[24\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_shiftreg\[24\]/CLK  CORESPI_0/USPI/UCC/msrxs_shiftreg\[24\]/Q  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[25\]/A  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[25\]/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[25\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_shiftreg\[25\]/CLK  CORESPI_0/USPI/UCC/msrxs_shiftreg\[25\]/Q  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[26\]/A  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[26\]/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[26\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_shiftreg\[26\]/CLK  CORESPI_0/USPI/UCC/msrxs_shiftreg\[26\]/Q  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[27\]/A  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[27\]/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[27\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_shiftreg\[27\]/CLK  CORESPI_0/USPI/UCC/msrxs_shiftreg\[27\]/Q  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[28\]/A  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[28\]/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_shiftreg\[28\]/CLK  CORESPI_0/USPI/UCC/msrxs_shiftreg\[28\]/Q  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[29\]/A  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[29\]/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[29\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_shiftreg\[29\]/CLK  CORESPI_0/USPI/UCC/msrxs_shiftreg\[29\]/Q  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[30\]/A  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[30\]/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[30\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr\[3\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr\[3\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_clock_RNO/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_clock_RNO/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_clock/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/SYNC3_stxp_dataerr/CLK  CORESPI_0/USPI/UCC/SYNC3_stxp_dataerr/Q  CORESPI_0/USPI/URF/int_raw_RNO\[3\]/B  CORESPI_0/USPI/URF/int_raw_RNO\[3\]/Y  CORESPI_0/USPI/URF/int_raw\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_first/CLK  CORESPI_0/USPI/UCC/stxs_first/Q  CORESPI_0/USPI/UCC/msrxs_first_RNO/B  CORESPI_0/USPI/UCC/msrxs_first_RNO/Y  CORESPI_0/USPI/UCC/msrxs_first/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_first/CLK  CORESPI_0/USPI/UCC/stxs_first/Q  CORESPI_0/USPI/UCC/stxs_first_RNO/B  CORESPI_0/USPI/UCC/stxs_first_RNO/Y  CORESPI_0/USPI/UCC/stxs_first/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_pktsel/CLK  CORESPI_0/USPI/UCC/stxs_pktsel/Q  CORESPI_0/USPI/UCC/SYNC1_msrxp_pktsel_RNO/A  CORESPI_0/USPI/UCC/SYNC1_msrxp_pktsel_RNO/Y  CORESPI_0/USPI/UCC/SYNC1_msrxp_pktsel/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_pktsel/CLK  CORESPI_0/USPI/UCC/stxs_pktsel/Q  CORESPI_0/USPI/UCC/stxs_pktsel_RNO/A  CORESPI_0/USPI/UCC/stxs_pktsel_RNO/Y  CORESPI_0/USPI/UCC/stxs_pktsel/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/SYNC2_stxp_dataerr/CLK  CORESPI_0/USPI/UCC/SYNC2_stxp_dataerr/Q  CORESPI_0/USPI/URF/int_raw_RNO\[3\]/A  CORESPI_0/USPI/URF/int_raw_RNO\[3\]/Y  CORESPI_0/USPI/URF/int_raw\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_firstrx/CLK  CORESPI_0/USPI/UCC/mtx_firstrx/Q  CORESPI_0/USPI/UCC/msrxs_first_RNO/C  CORESPI_0/USPI/UCC/msrxs_first_RNO/Y  CORESPI_0/USPI/UCC/msrxs_first/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_first/CLK  CORESPI_0/USPI/UCC/msrxs_first/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[0\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[0\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3__0\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[1\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[1\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[2\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[2\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[3\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[3\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[4\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[4\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[5\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[5\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[6\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[6\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[7\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[7\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[8\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[8\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[9\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[9\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[10\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[10\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[11\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[11\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[12\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[12\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[13\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[13\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[14\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[14\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[15\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[15\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[16\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[16\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[16\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[17\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[17\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[18\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[18\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[19\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[19\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[19\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[20\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[20\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[20\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[21\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[21\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[21\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[22\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[22\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[22\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[23\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[23\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[23\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[24\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[24\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[24\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[25\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[25\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[25\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[26\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[26\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[26\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[27\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[27\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[27\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[28\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[28\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[29\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[29\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[29\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[30\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[30\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[30\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[31\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[31\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[31\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_first/CLK  CORESPI_0/USPI/UCC/msrxs_first/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_first/CLK  CORESPI_0/USPI/UCC/msrxs_first/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_first/CLK  CORESPI_0/USPI/UCC/msrxs_first/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[0\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[0\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2__0\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[0\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[0\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__0\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[0\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[0\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0__0\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[1\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[1\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[1\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[1\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[1\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[1\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[2\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[2\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[2\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[2\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[2\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[2\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[3\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[3\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[3\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[3\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[3\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[3\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[4\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[4\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[4\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[4\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[4\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[4\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[5\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[5\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[5\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[5\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[5\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[5\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[6\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[6\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[6\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[6\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[6\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[6\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[7\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[7\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[7\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[7\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[7\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[7\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[8\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[8\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[8\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[8\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[8\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[8\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[9\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[9\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[9\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[9\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[9\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[9\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[10\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[10\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[10\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[10\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[10\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[10\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[11\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[11\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[11\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[11\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[11\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[11\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[12\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[12\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[12\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[12\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[12\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[12\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[13\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[13\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[13\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[13\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[13\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[13\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[14\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[14\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[14\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[14\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[14\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[14\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[15\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[15\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[15\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[15\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[15\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[15\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[16\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[16\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[16\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[16\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[16\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[16\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[16\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[16\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[16\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[17\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[17\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[17\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[17\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[17\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[17\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[18\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[18\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[18\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[18\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[18\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[18\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[19\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[19\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[19\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[19\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[19\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[19\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[19\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[19\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[19\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[20\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[20\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[20\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[20\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[20\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[20\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[20\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[20\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[20\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[21\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[21\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[21\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[21\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[21\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[21\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[21\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[21\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[21\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[22\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[22\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[22\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[22\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[22\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[22\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[22\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[22\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[22\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[23\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[23\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[23\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[23\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[23\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[23\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[23\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[23\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[23\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[24\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[24\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[24\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[24\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[24\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[24\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[24\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[24\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[24\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[25\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[25\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[25\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[25\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[25\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[25\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[25\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[25\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[25\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[26\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[26\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[26\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[26\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[26\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[26\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[26\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[26\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[26\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[27\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[27\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[27\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[27\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[27\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[27\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[27\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[27\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[27\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[28\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[28\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[28\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[28\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[28\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[28\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[29\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[29\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[29\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[29\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[29\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[29\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[29\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[29\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[29\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[30\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[30\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[30\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[30\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[30\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[30\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[30\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[30\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[30\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[31\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[31\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[31\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[31\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[31\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[31\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[31\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[31\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[31\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/SYNC2_stxp_strobetx/CLK  CORESPI_0/USPI/UCC/SYNC2_stxp_strobetx/Q  CORESPI_0/USPI/UCC/SYNC3_stxp_strobetx_RNO/A  CORESPI_0/USPI/UCC/SYNC3_stxp_strobetx_RNO/Y  CORESPI_0/USPI/UCC/SYNC3_stxp_strobetx/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_re_q1/CLK  CORESPI_0/USPI/UCC/mtx_re_q1/Q  CORESPI_0/USPI/UCC/mtx_re_q2_RNO/A  CORESPI_0/USPI/UCC/mtx_re_q2_RNO/Y  CORESPI_0/USPI/UCC/mtx_re_q2/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/rx_dout_reg_empty/CLK  CoreUARTapb_0/uUART/rx_dout_reg_empty/Q  CoreUARTapb_0/uUART/genblk1.RXRDY_RNO/A  CoreUARTapb_0/uUART/genblk1.RXRDY_RNO/Y  CoreUARTapb_0/uUART/genblk1.RXRDY/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/SYNC2_stxp_dataerr/CLK  CORESPI_0/USPI/UCC/SYNC2_stxp_dataerr/Q  CORESPI_0/USPI/UCC/SYNC3_stxp_dataerr_RNO/A  CORESPI_0/USPI/UCC/SYNC3_stxp_dataerr_RNO/Y  CORESPI_0/USPI/UCC/SYNC3_stxp_dataerr/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[31\]/CLK  BUS_INTERFACE_0/p3/count\[31\]/Q  BUS_INTERFACE_0/p3/count_RNO\[31\]/C  BUS_INTERFACE_0/p3/count_RNO\[31\]/Y  BUS_INTERFACE_0/p3/count\[31\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr\[1\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr\[1\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr_RNO\[1\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr_RNO\[1\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr\[3\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr\[3\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr_RNO\[3\]/C  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr_RNO\[3\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[25\]/CLK  BUS_INTERFACE_0/hit_count\[25\]/Q  BUS_INTERFACE_0/hit_count_RNO\[25\]/A  BUS_INTERFACE_0/hit_count_RNO\[25\]/Y  BUS_INTERFACE_0/hit_count\[25\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_frames\[2\]/CLK  CORESPI_0/USPI/UCC/msrxp_frames\[2\]/Q  CORESPI_0/USPI/UCC/msrxp_frames_RNO\[2\]/A  CORESPI_0/USPI/UCC/msrxp_frames_RNO\[2\]/Y  CORESPI_0/USPI/UCC/msrxp_frames\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_next/CLK  CORESPI_0/USPI/UCC/spi_clk_next/Q  CORESPI_0/USPI/UCC/spi_clk_next_RNO/C  CORESPI_0/USPI/UCC/spi_clk_next_RNO/Y  CORESPI_0/USPI/UCC/spi_clk_next/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_alldone/CLK  CORESPI_0/USPI/UCC/msrxp_alldone/Q  CORESPI_0/USPI/UCC/rx_alldone_RNO/A  CORESPI_0/USPI/UCC/rx_alldone_RNO/Y  CORESPI_0/USPI/UCC/rx_alldone/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[31\]/CLK  BUS_INTERFACE_0/p2/count\[31\]/Q  BUS_INTERFACE_0/p2/count_RNO\[31\]/C  BUS_INTERFACE_0/p2/count_RNO\[31\]/Y  BUS_INTERFACE_0/p2/count\[31\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/fifo_write_tx/CLK  CoreUARTapb_0/uUART/fifo_write_tx/Q  CoreUARTapb_0/uUART/genblk2.tx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/WEN  	(8.8:8.8:8.8) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_byte\[0\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_byte\[0\]/Q  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0_RNO_0/A  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0_RNO_0/Y  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/WD0  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_byte\[1\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_byte\[1\]/Q  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0_RNO_1/A  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0_RNO_1/Y  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/WD1  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_byte\[2\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_byte\[2\]/Q  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0_RNO_2/A  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0_RNO_2/Y  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/WD2  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_byte\[3\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_byte\[3\]/Q  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0_RNO_3/A  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0_RNO_3/Y  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/WD3  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_byte\[4\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_byte\[4\]/Q  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0_RNO_4/A  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0_RNO_4/Y  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/WD4  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_byte\[5\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_byte\[5\]/Q  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0_RNO_5/A  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0_RNO_5/Y  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/WD5  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_byte\[6\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_byte\[6\]/Q  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0_RNO_6/A  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0_RNO_6/Y  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/WD6  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_byte\[7\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_byte\[7\]/Q  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0_RNO_7/A  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0_RNO_7/Y  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/WD7  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_dataerr/CLK  CORESPI_0/USPI/UCC/stxs_dataerr/Q  CORESPI_0/USPI/UCC/SYNC1_stxp_dataerr/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3/D  	(9.5:9.5:9.5) )

  )
)
)
