INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ayang/Desktop/Sem 6/Embedded Systems/Labs/Lab2/Question_1/Question_1.srcs/sim_1/new/q1_structural_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'q1_structural_tb'
