
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys-Verific 0.0.13
 Yosys 0.16+65 (git sha1 051517d61, gcc 9.1.0 -fPIC -Os)


-- Executing script file `yosys.ys' --
echo on

yosys> plugin -i synth-rs

yosys> read -verific

yosys> read -incdir .

yosys> verific -vlog-incdir .

1. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific Mar22_SW_Release, released at Fri Apr  1 00:31:54 2022.

yosys> verilog_defaults -add -I.

yosys> read -vlog2k DMA_DEFINE.vh DMA_FIX_DEFINE.vh dma.v dma_ahbdec.v dma_ahbmst.v dma_ahbmux.v dma_ahbslv.v dma_chrf.v dma_chsel.v dma_ctlrf.v dma_engine.v dma_fifo.v dma_rrarb.v wrapper_dma.v

yosys> verific -vlog2k DMA_DEFINE.vh DMA_FIX_DEFINE.vh dma.v dma_ahbdec.v dma_ahbmst.v dma_ahbmux.v dma_ahbslv.v dma_chrf.v dma_chsel.v dma_ctlrf.v dma_engine.v dma_fifo.v dma_rrarb.v wrapper_dma.v

2. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific Mar22_SW_Release, released at Fri Apr  1 00:31:54 2022.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'DMA_DEFINE.vh'
VERIFIC-INFO [VERI-1328] DMA_DEFINE.vh:90: analyzing included file 'DMA_FIX_DEFINE.vh'
VERIFIC-INFO [VERI-2320] DMA_DEFINE.vh:90: back to file 'DMA_DEFINE.vh'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'DMA_FIX_DEFINE.vh'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'dma.v'
VERIFIC-INFO [VERI-1328] dma.v:38: analyzing included file 'DMA_DEFINE.vh'
VERIFIC-INFO [VERI-1328] DMA_DEFINE.vh:90: analyzing included file 'DMA_FIX_DEFINE.vh'
VERIFIC-INFO [VERI-2320] DMA_DEFINE.vh:90: back to file 'DMA_DEFINE.vh'
VERIFIC-INFO [VERI-2320] dma.v:38: back to file 'dma.v'
VERIFIC-INFO [VERI-2561] dma.v:689: undeclared symbol 'de_err_notify', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:691: undeclared symbol 'st_llp0t3', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:693: undeclared symbol 'dst_m', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:694: undeclared symbol 'src_m', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:695: undeclared symbol 'dst_a', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:696: undeclared symbol 'src_a', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:697: undeclared symbol 'dst_e', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:698: undeclared symbol 'src_e', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:699: undeclared symbol 'dst_wid_wd', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:700: undeclared symbol 'src_wid_wd', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:701: undeclared symbol 'dst_wid_hw', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:702: undeclared symbol 'src_wid_hw', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:703: undeclared symbol 'dst_wid_bt', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:704: undeclared symbol 'src_wid_bt', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:706: undeclared symbol 'bst_eq0', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:707: undeclared symbol 'bst_eq1', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:708: undeclared symbol 'bst_eq2', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:709: undeclared symbol 'tsz_eq0', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:710: undeclared symbol 'tsz_eq1', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:711: undeclared symbol 'tsz_eq2', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:712: undeclared symbol 'cv8t32', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:713: undeclared symbol 'cv8t16', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:714: undeclared symbol 'cv16t32', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:715: undeclared symbol 'cvtp2', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:716: undeclared symbol 'pack_en', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:717: undeclared symbol 'pack_end', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:718: undeclared symbol 'unpack_en', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:719: undeclared symbol 'upk_cnteq0', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:720: undeclared symbol 'upk_cnteq1', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:732: undeclared symbol 'm0_cp', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:733: undeclared symbol 'm0_tr_sq', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:734: undeclared symbol 'm0_rp_err', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:736: undeclared symbol 'm0_rp_rty', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:740: undeclared symbol 'm0_dma_err_ok', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:743: undeclared symbol 'm0_is_dst', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:744: undeclared symbol 'm0_is_src', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:746: undeclared symbol 'm0_is_llp', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:748: undeclared symbol 'm0_arb_src', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:749: undeclared symbol 'm0_arb_dst', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:762: undeclared symbol 'm1_cp', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:763: undeclared symbol 'm1_tr_sq', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:764: undeclared symbol 'm1_rp_err', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:765: undeclared symbol 'm1_rp_rty', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:768: undeclared symbol 'm1_dtp', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:769: undeclared symbol 'm1_dma_had_a_rty', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:771: undeclared symbol 'm1_dma_err_ok', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:774: undeclared symbol 'm1_is_dst', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:775: undeclared symbol 'm1_is_src', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:777: undeclared symbol 'm1_is_llp', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:779: undeclared symbol 'm1_arb_src', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:780: undeclared symbol 'm1_arb_dst', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:783: undeclared symbol 'm1_src2br', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:785: undeclared symbol 'm0_m1_same', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:794: undeclared symbol 'm1_arb_br', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:798: undeclared symbol 'slv_br_req', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:801: undeclared symbol 'slv_brst_cmd', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:802: undeclared symbol 'slv_brst_mscd', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:805: undeclared symbol 'br_req_qf', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:811: undeclared symbol 'ff_eq1', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:812: undeclared symbol 'ff_eq2', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:813: undeclared symbol 'ff_2ltfl', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:814: undeclared symbol 'ff_1ltfl', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:815: undeclared symbol 'ff_part_wd', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:819: undeclared symbol 'ff_wr', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:822: undeclared symbol 'de_ff_push', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:823: undeclared symbol 'de_ff_pop', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:824: undeclared symbol 'de_ff_ahead', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:825: undeclared symbol 'de_ff_flush', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:826: undeclared symbol 'de_ff_clear', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:827: undeclared symbol 'de_ff_ini', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:833: undeclared symbol 'arb_req', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:840: undeclared symbol 'arb_chllpen', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:844: undeclared symbol 'de_ack', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:845: undeclared symbol 'de_tc_st', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:849: undeclared symbol 'rf_cherr', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:850: undeclared symbol 'arb_chabt', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:852: undeclared symbol 'arb_abt_any', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:863: undeclared symbol 'de_llpen', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:865: undeclared symbol 'de_busy', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:866: undeclared symbol 'de_sad_we', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:867: undeclared symbol 'de_dad_we', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:868: undeclared symbol 'de_tsz_we', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:870: undeclared symbol 'de_llp_we', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:871: undeclared symbol 'de_csr_we', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:872: undeclared symbol 'de_llpen_we', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:874: undeclared symbol 'de_en_clr', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:876: undeclared symbol 'de_abt_on_idle', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:877: undeclared symbol 'de_err_st', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:903: undeclared symbol 'slv_wr_d1', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:936: undeclared symbol 'ff_geth', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:938: undeclared symbol 'ff_q_full', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:939: undeclared symbol 'ff_empty', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:1152: undeclared symbol 'h1req', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:1223: undeclared symbol 'slv_rf_req', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:1288: undeclared symbol 'c0llpen', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:1290: undeclared symbol 'c0abt', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:1310: undeclared symbol 'c1llpen', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:1312: undeclared symbol 'c1abt', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:1333: undeclared symbol 'c2llpen', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:1336: undeclared symbol 'c2abt', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:1358: undeclared symbol 'c3llpen', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:1361: undeclared symbol 'c3abt', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:1383: undeclared symbol 'c4llpen', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:1386: undeclared symbol 'c4abt', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:1408: undeclared symbol 'c5llpen', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:1411: undeclared symbol 'c5abt', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:1433: undeclared symbol 'c6llpen', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:1436: undeclared symbol 'c6abt', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:1458: undeclared symbol 'c7llpen', assumed default net type 'wire'
VERIFIC-INFO [VERI-2561] dma.v:1461: undeclared symbol 'c7abt', assumed default net type 'wire'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'dma_ahbdec.v'
VERIFIC-INFO [VERI-1328] dma_ahbdec.v:38: analyzing included file 'DMA_DEFINE.vh'
VERIFIC-INFO [VERI-1328] DMA_DEFINE.vh:90: analyzing included file 'DMA_FIX_DEFINE.vh'
VERIFIC-INFO [VERI-2320] DMA_DEFINE.vh:90: back to file 'DMA_DEFINE.vh'
VERIFIC-INFO [VERI-2320] dma_ahbdec.v:38: back to file 'dma_ahbdec.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'dma_ahbmst.v'
VERIFIC-INFO [VERI-1328] dma_ahbmst.v:39: analyzing included file 'DMA_DEFINE.vh'
VERIFIC-INFO [VERI-1328] DMA_DEFINE.vh:90: analyzing included file 'DMA_FIX_DEFINE.vh'
VERIFIC-INFO [VERI-2320] DMA_DEFINE.vh:90: back to file 'DMA_DEFINE.vh'
VERIFIC-INFO [VERI-2320] dma_ahbmst.v:39: back to file 'dma_ahbmst.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'dma_ahbmux.v'
VERIFIC-INFO [VERI-1328] dma_ahbmux.v:39: analyzing included file 'DMA_DEFINE.vh'
VERIFIC-INFO [VERI-1328] DMA_DEFINE.vh:90: analyzing included file 'DMA_FIX_DEFINE.vh'
VERIFIC-INFO [VERI-2320] DMA_DEFINE.vh:90: back to file 'DMA_DEFINE.vh'
VERIFIC-INFO [VERI-2320] dma_ahbmux.v:39: back to file 'dma_ahbmux.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'dma_ahbslv.v'
VERIFIC-INFO [VERI-1328] dma_ahbslv.v:40: analyzing included file 'DMA_DEFINE.vh'
VERIFIC-INFO [VERI-1328] DMA_DEFINE.vh:90: analyzing included file 'DMA_FIX_DEFINE.vh'
VERIFIC-INFO [VERI-2320] DMA_DEFINE.vh:90: back to file 'DMA_DEFINE.vh'
VERIFIC-INFO [VERI-2320] dma_ahbslv.v:40: back to file 'dma_ahbslv.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'dma_chrf.v'
VERIFIC-INFO [VERI-1328] dma_chrf.v:39: analyzing included file 'DMA_DEFINE.vh'
VERIFIC-INFO [VERI-1328] DMA_DEFINE.vh:90: analyzing included file 'DMA_FIX_DEFINE.vh'
VERIFIC-INFO [VERI-2320] DMA_DEFINE.vh:90: back to file 'DMA_DEFINE.vh'
VERIFIC-INFO [VERI-2320] dma_chrf.v:39: back to file 'dma_chrf.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'dma_chsel.v'
VERIFIC-INFO [VERI-1328] dma_chsel.v:41: analyzing included file 'DMA_DEFINE.vh'
VERIFIC-INFO [VERI-1328] DMA_DEFINE.vh:90: analyzing included file 'DMA_FIX_DEFINE.vh'
VERIFIC-INFO [VERI-2320] DMA_DEFINE.vh:90: back to file 'DMA_DEFINE.vh'
VERIFIC-INFO [VERI-2320] dma_chsel.v:41: back to file 'dma_chsel.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'dma_ctlrf.v'
VERIFIC-INFO [VERI-1328] dma_ctlrf.v:41: analyzing included file 'DMA_DEFINE.vh'
VERIFIC-INFO [VERI-1328] DMA_DEFINE.vh:90: analyzing included file 'DMA_FIX_DEFINE.vh'
VERIFIC-INFO [VERI-2320] DMA_DEFINE.vh:90: back to file 'DMA_DEFINE.vh'
VERIFIC-INFO [VERI-2320] dma_ctlrf.v:41: back to file 'dma_ctlrf.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'dma_engine.v'
VERIFIC-INFO [VERI-1328] dma_engine.v:39: analyzing included file 'DMA_DEFINE.vh'
VERIFIC-INFO [VERI-1328] DMA_DEFINE.vh:90: analyzing included file 'DMA_FIX_DEFINE.vh'
VERIFIC-INFO [VERI-2320] DMA_DEFINE.vh:90: back to file 'DMA_DEFINE.vh'
VERIFIC-INFO [VERI-2320] dma_engine.v:39: back to file 'dma_engine.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'dma_fifo.v'
VERIFIC-INFO [VERI-1328] dma_fifo.v:44: analyzing included file 'DMA_DEFINE.vh'
VERIFIC-INFO [VERI-1328] DMA_DEFINE.vh:90: analyzing included file 'DMA_FIX_DEFINE.vh'
VERIFIC-INFO [VERI-2320] DMA_DEFINE.vh:90: back to file 'DMA_DEFINE.vh'
VERIFIC-INFO [VERI-2320] dma_fifo.v:44: back to file 'dma_fifo.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'dma_rrarb.v'
VERIFIC-INFO [VERI-1328] dma_rrarb.v:40: analyzing included file 'DMA_DEFINE.vh'
VERIFIC-INFO [VERI-1328] DMA_DEFINE.vh:90: analyzing included file 'DMA_FIX_DEFINE.vh'
VERIFIC-INFO [VERI-2320] DMA_DEFINE.vh:90: back to file 'DMA_DEFINE.vh'
VERIFIC-INFO [VERI-2320] dma_rrarb.v:40: back to file 'dma_rrarb.v'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'wrapper_dma.v'
VERIFIC-INFO [VERI-1328] wrapper_dma.v:3: analyzing included file 'DMA_DEFINE.vh'
VERIFIC-INFO [VERI-1328] DMA_DEFINE.vh:90: analyzing included file 'DMA_FIX_DEFINE.vh'
VERIFIC-INFO [VERI-2320] DMA_DEFINE.vh:90: back to file 'DMA_DEFINE.vh'
VERIFIC-INFO [VERI-2320] wrapper_dma.v:3: back to file 'wrapper_dma.v'

yosys> synth_rs -top wrapper_dma -tech genesis -goal area -de -no_dsp -no_bram -verilog synthesized.v

3. Executing synth_rs pass: v0.2.41

yosys> read_verilog -lib -specify -nomem2reg +/rapidsilicon/common/cells_sim.v +/rapidsilicon/genesis/cells_sim.v

3.1. Executing Verilog-2005 frontend: /home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

3.2. Executing Verilog-2005 frontend: /home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v
Parsing Verilog input from `/home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\dffsre'.
Generating RTLIL representation for module `\dffnsre'.
Generating RTLIL representation for module `\latchsre'.
Generating RTLIL representation for module `\latchnsre'.
Generating RTLIL representation for module `\io_scff'.
Generating RTLIL representation for module `\scff'.
Generating RTLIL representation for module `\sh_dff'.
Generating RTLIL representation for module `\adder_carry'.
Generating RTLIL representation for module `\sdffr'.
Generating RTLIL representation for module `\sdffs'.
Successfully finished Verilog frontend.

yosys> hierarchy -check -top wrapper_dma

3.3. Executing HIERARCHY pass (managing design hierarchy).
VERIFIC-INFO [VERI-1018] wrapper_dma.v:5: compiling module 'wrapper_dma'
VERIFIC-INFO [VERI-1018] dma.v:40: compiling module 'dma'
VERIFIC-INFO [VERI-1018] dma_engine.v:41: compiling module 'dma_engine'
VERIFIC-WARNING [VERI-1209] dma_engine.v:1379: expression size 32 truncated to fit in target size 12
VERIFIC-WARNING [VERI-1209] dma_engine.v:1522: expression size 32 truncated to fit in target size 9
VERIFIC-WARNING [VERI-1209] dma_engine.v:1630: expression size 32 truncated to fit in target size 2
VERIFIC-INFO [VERI-1018] dma_ahbmst.v:41: compiling module 'dma_ahbmst(THIS_IS_M1=0)'
VERIFIC-WARNING [VERI-1209] dma_ahbmst.v:414: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dma_ahbmst.v:464: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dma_ahbmst.v:519: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dma_ahbmst.v:635: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dma_ahbmst.v:660: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dma_ahbmst.v:799: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dma_ahbmst.v:1096: expression size 17 truncated to fit in target size 16
VERIFIC-WARNING [VERI-1209] dma_ahbmst.v:1097: expression size 32 truncated to fit in target size 16
VERIFIC-INFO [VERI-1018] dma_ahbmst.v:41: compiling module 'dma_ahbmst'
VERIFIC-WARNING [VERI-1209] dma_ahbmst.v:414: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dma_ahbmst.v:464: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dma_ahbmst.v:519: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dma_ahbmst.v:635: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dma_ahbmst.v:660: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dma_ahbmst.v:799: expression size 32 truncated to fit in target size 1
VERIFIC-WARNING [VERI-1209] dma_ahbmst.v:1096: expression size 17 truncated to fit in target size 16
VERIFIC-WARNING [VERI-1209] dma_ahbmst.v:1097: expression size 32 truncated to fit in target size 16
VERIFIC-INFO [VERI-1018] dma_fifo.v:48: compiling module 'dma_fifo'
VERIFIC-WARNING [VERI-1209] dma_fifo.v:419: expression size 4 truncated to fit in target size 3
VERIFIC-WARNING [VERI-1209] dma_fifo.v:427: expression size 4 truncated to fit in target size 3
VERIFIC-WARNING [VERI-1209] dma_fifo.v:438: expression size 5 truncated to fit in target size 4
VERIFIC-WARNING [VERI-1209] dma_fifo.v:440: expression size 32 truncated to fit in target size 4
VERIFIC-INFO [VERI-1018] dma_fifo.v:458: compiling module 'ff_ram'
VERIFIC-INFO [VERI-2571] dma_fifo.v:479: extracting RAM for identifier 'ram_dt'
VERIFIC-INFO [VERI-1018] dma_ctlrf.v:43: compiling module 'dma_ctlrf'
VERIFIC-INFO [VERI-1018] dma_chrf.v:41: compiling module 'dma_chrf'
VERIFIC-WARNING [VERI-1209] dma_chrf.v:279: expression size 5 truncated to fit in target size 4
VERIFIC-INFO [VERI-1018] dma_chrf.v:41: compiling module 'dma_chrf(CH_NO=1)'
VERIFIC-WARNING [VERI-1209] dma_chrf.v:279: expression size 5 truncated to fit in target size 4
VERIFIC-INFO [VERI-1018] dma_chrf.v:41: compiling module 'dma_chrf(CH_NO=2)'
VERIFIC-WARNING [VERI-1209] dma_chrf.v:279: expression size 5 truncated to fit in target size 4
VERIFIC-INFO [VERI-1018] dma_chrf.v:41: compiling module 'dma_chrf(CH_NO=3)'
VERIFIC-WARNING [VERI-1209] dma_chrf.v:279: expression size 5 truncated to fit in target size 4
VERIFIC-INFO [VERI-1018] dma_chrf.v:41: compiling module 'dma_chrf(CH_NO=4)'
VERIFIC-WARNING [VERI-1209] dma_chrf.v:279: expression size 5 truncated to fit in target size 4
VERIFIC-INFO [VERI-1018] dma_chrf.v:41: compiling module 'dma_chrf(CH_NO=5)'
VERIFIC-WARNING [VERI-1209] dma_chrf.v:279: expression size 5 truncated to fit in target size 4
VERIFIC-INFO [VERI-1018] dma_chrf.v:41: compiling module 'dma_chrf(CH_NO=6)'
VERIFIC-WARNING [VERI-1209] dma_chrf.v:279: expression size 5 truncated to fit in target size 4
VERIFIC-INFO [VERI-1018] dma_chrf.v:41: compiling module 'dma_chrf(CH_NO=7)'
VERIFIC-WARNING [VERI-1209] dma_chrf.v:279: expression size 5 truncated to fit in target size 4
VERIFIC-INFO [VERI-1018] dma_chsel.v:43: compiling module 'dma_chsel'
VERIFIC-WARNING [VERI-2580] dma_chsel.v:858: latch inferred for net 'arb_ch_sel[2]'
VERIFIC-INFO [VERI-1018] dma_rrarb.v:42: compiling module 'dma_rrarb'
VERIFIC-INFO [VERI-1018] dma_ahbslv.v:42: compiling module 'dma_ahbslv'
VERIFIC-INFO [VERI-1018] dma_ahbdec.v:43: compiling module 'dma_ahbdec'
VERIFIC-INFO [VERI-1018] dma_ahbmux.v:44: compiling module 'dma_ahbmux'
VERIFIC-INFO [VERI-1018] wrapper_dma.v:604: compiling module 'mux_2x1_32in'
VERIFIC-INFO [VERI-1018] wrapper_dma.v:612: compiling module 'mux_2x1_4in'
VERIFIC-INFO [VERI-1018] wrapper_dma.v:621: compiling module 'mux_2x1_3in'
VERIFIC-INFO [VERI-1018] wrapper_dma.v:630: compiling module 'mux_2x1_2in'
VERIFIC-INFO [VERI-1018] wrapper_dma.v:639: compiling module 'mux_2x1_8in'
Importing module wrapper_dma.
Importing module dma.
Importing module dma_ahbdec.
Importing module dma_ahbmst.
Importing module dma_ahbmst(THIS_IS_M1=0).
Importing module dma_ahbmux.
Importing module dma_ahbslv.
Importing module dma_chsel.
Importing module dma_ctlrf.
Importing module dma_chrf.
Importing module dma_chrf(CH_NO=1).
Importing module dma_chrf(CH_NO=2).
Importing module dma_chrf(CH_NO=3).
Importing module dma_chrf(CH_NO=4).
Importing module dma_chrf(CH_NO=5).
Importing module dma_chrf(CH_NO=6).
Importing module dma_chrf(CH_NO=7).
Importing module dma_engine.
Importing module dma_fifo.
Importing module dma_rrarb.
Importing module ff_ram.
Importing module mux_2x1_2in.
Importing module mux_2x1_32in.
Importing module mux_2x1_3in.
Importing module mux_2x1_4in.
Importing module mux_2x1_8in.

3.3.1. Analyzing design hierarchy..
Top module:  \wrapper_dma
Used module:     \mux_2x1_32in
Used module:     \mux_2x1_8in
Used module:     \mux_2x1_2in
Used module:     \mux_2x1_3in
Used module:     \mux_2x1_4in
Used module:     \dma
Used module:         \dma_ahbmux
Used module:         \dma_ahbdec
Used module:         \dma_ahbslv
Used module:         \dma_chsel
Used module:             \dma_rrarb
Used module:         \dma_ctlrf
Used module:             \dma_chrf(CH_NO=7)
Used module:             \dma_chrf(CH_NO=6)
Used module:             \dma_chrf(CH_NO=5)
Used module:             \dma_chrf(CH_NO=4)
Used module:             \dma_chrf(CH_NO=3)
Used module:             \dma_chrf(CH_NO=2)
Used module:             \dma_chrf(CH_NO=1)
Used module:             \dma_chrf
Used module:         \dma_fifo
Used module:             \ff_ram
Used module:         \dma_ahbmst
Used module:         \dma_ahbmst(THIS_IS_M1=0)
Used module:         \dma_engine

3.3.2. Analyzing design hierarchy..
Top module:  \wrapper_dma
Used module:     \mux_2x1_32in
Used module:     \mux_2x1_8in
Used module:     \mux_2x1_2in
Used module:     \mux_2x1_3in
Used module:     \mux_2x1_4in
Used module:     \dma
Used module:         \dma_ahbmux
Used module:         \dma_ahbdec
Used module:         \dma_ahbslv
Used module:         \dma_chsel
Used module:             \dma_rrarb
Used module:         \dma_ctlrf
Used module:             \dma_chrf(CH_NO=7)
Used module:             \dma_chrf(CH_NO=6)
Used module:             \dma_chrf(CH_NO=5)
Used module:             \dma_chrf(CH_NO=4)
Used module:             \dma_chrf(CH_NO=3)
Used module:             \dma_chrf(CH_NO=2)
Used module:             \dma_chrf(CH_NO=1)
Used module:             \dma_chrf
Used module:         \dma_fifo
Used module:             \ff_ram
Used module:         \dma_ahbmst
Used module:         \dma_ahbmst(THIS_IS_M1=0)
Used module:         \dma_engine
Removed 0 unused modules.

yosys> proc

3.4. Executing PROC pass (convert processes to netlists).

yosys> proc_clean

3.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> proc_rmdead

3.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

yosys> proc_prune

3.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

yosys> proc_init

3.4.4. Executing PROC_INIT pass (extract init attributes).

yosys> proc_arst

3.4.5. Executing PROC_ARST pass (detect async resets in processes).

yosys> proc_mux

3.4.6. Executing PROC_MUX pass (convert decision trees to multiplexers).

yosys> proc_dlatch

3.4.7. Executing PROC_DLATCH pass (convert process syncs to latches).

yosys> proc_dff

3.4.8. Executing PROC_DFF pass (convert process syncs to FFs).

yosys> proc_memwr

3.4.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

yosys> proc_clean

3.4.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> opt_expr -keepdc

3.4.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module mux_2x1_8in.
Optimizing module mux_2x1_4in.
Optimizing module mux_2x1_3in.
Optimizing module mux_2x1_32in.
Optimizing module mux_2x1_2in.
Optimizing module ff_ram.
Optimizing module dma_rrarb.
<suppressed ~2 debug messages>
Optimizing module dma_fifo.
<suppressed ~16 debug messages>
Optimizing module dma_engine.
<suppressed ~27 debug messages>
Optimizing module dma_chrf(CH_NO=7).
<suppressed ~34 debug messages>
Optimizing module dma_chrf(CH_NO=6).
<suppressed ~34 debug messages>
Optimizing module dma_chrf(CH_NO=5).
<suppressed ~34 debug messages>
Optimizing module dma_chrf(CH_NO=4).
<suppressed ~34 debug messages>
Optimizing module dma_chrf(CH_NO=3).
<suppressed ~34 debug messages>
Optimizing module dma_chrf(CH_NO=2).
<suppressed ~34 debug messages>
Optimizing module dma_chrf(CH_NO=1).
<suppressed ~34 debug messages>
Optimizing module dma_chrf.
<suppressed ~35 debug messages>
Optimizing module dma_ctlrf.
<suppressed ~32 debug messages>
Optimizing module dma_chsel.
<suppressed ~30 debug messages>
Optimizing module dma_ahbslv.
<suppressed ~20 debug messages>
Optimizing module dma_ahbmux.
<suppressed ~7 debug messages>
Optimizing module dma_ahbmst(THIS_IS_M1=0).
<suppressed ~23 debug messages>
Optimizing module dma_ahbmst.
<suppressed ~23 debug messages>
Optimizing module dma_ahbdec.
<suppressed ~16 debug messages>
Optimizing module dma.
Optimizing module wrapper_dma.

yosys> flatten

3.5. Executing FLATTEN pass (flatten design).
Deleting now unused module mux_2x1_8in.
Deleting now unused module mux_2x1_4in.
Deleting now unused module mux_2x1_3in.
Deleting now unused module mux_2x1_32in.
Deleting now unused module mux_2x1_2in.
Deleting now unused module ff_ram.
Deleting now unused module dma_rrarb.
Deleting now unused module dma_fifo.
Deleting now unused module dma_engine.
Deleting now unused module dma_chrf(CH_NO=7).
Deleting now unused module dma_chrf(CH_NO=6).
Deleting now unused module dma_chrf(CH_NO=5).
Deleting now unused module dma_chrf(CH_NO=4).
Deleting now unused module dma_chrf(CH_NO=3).
Deleting now unused module dma_chrf(CH_NO=2).
Deleting now unused module dma_chrf(CH_NO=1).
Deleting now unused module dma_chrf.
Deleting now unused module dma_ctlrf.
Deleting now unused module dma_chsel.
Deleting now unused module dma_ahbslv.
Deleting now unused module dma_ahbmux.
Deleting now unused module dma_ahbmst(THIS_IS_M1=0).
Deleting now unused module dma_ahbmst.
Deleting now unused module dma_ahbdec.
Deleting now unused module dma.
<suppressed ~32 debug messages>

yosys> tribuf -logic

3.6. Executing TRIBUF pass.

yosys> deminout

3.7. Executing DEMINOUT pass (demote inout ports to input or output).

yosys> opt_expr

3.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.
<suppressed ~4 debug messages>

yosys> opt_clean

3.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper_dma..
Removed 67 unused cells and 12969 unused wires.
<suppressed ~1678 debug messages>

yosys> check

3.10. Executing CHECK pass (checking for obvious problems).
Checking module wrapper_dma...
Found and reported 0 problems.

yosys> opt -nodffe -nosdff

3.11. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.
<suppressed ~17 debug messages>

yosys> opt_merge -nomux

3.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
<suppressed ~282 debug messages>
Removed a total of 94 cells.

yosys> opt_muxtree

3.11.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wrapper_dma..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $flatten\inst_wrapper.\de.$verific$i150$dma_engine.v:858$19255: \inst_wrapper.de.st_ed1s -> 1'1
      Replacing known input bits on port B of cell $flatten\inst_wrapper.\m1_mux.$verific$i65$dma_ahbmux.v:359$9857: \inst_wrapper.m1_mux.hrdy_df -> 1'1
  Analyzing evaluation results.
    dead port 5/7 on $pmux $flatten\inst_wrapper.\ahb_mst0.$verific$select_342$dma_ahbmst.v:978$9575.
Removed 1 multiplexer ports.
<suppressed ~531 debug messages>

yosys> opt_reduce

3.11.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wrapper_dma.
    New input vector for $reduce_or cell $flatten\inst_wrapper.\ahb_mst0.$verific$reduce_nor_341$dma_ahbmst.v:978$9573: { \inst_wrapper.ahb_mst0.mx_cmd_st [1] $flatten\inst_wrapper.\ahb_mst0.$verific$n2952$9139 $flatten\inst_wrapper.\ahb_mst0.$verific$n2951$9138 $flatten\inst_wrapper.\ahb_mst0.$verific$n2949$9136 }
    New input vector for $reduce_or cell $flatten\inst_wrapper.\ahb_mst0.$verific$reduce_nor_339$dma_ahbmst.v:975$9569: { \inst_wrapper.ahb_mst0.mx_cmd_st [1] $flatten\inst_wrapper.\ahb_mst0.$verific$n2950$9137 \inst_wrapper.ahb_mst0.ad_sel_llp }
    New input vector for $reduce_or cell $flatten\inst_wrapper.\ahb_mst0.$verific$reduce_nor_337$dma_ahbmst.v:972$9565: { \inst_wrapper.ahb_mst0.mx_cmd_st [1] $flatten\inst_wrapper.\ahb_mst0.$verific$n2948$9135 }
    New ctrl vector for $pmux cell $flatten\inst_wrapper.\ahb_mst0.$verific$select_400$dma_ahbmst.v:1033$9623: { $flatten\inst_wrapper.\ahb_mst0.$verific$n3165$9169 $flatten\inst_wrapper.\ahb_mst0.$verific$n3166$9170 $flatten\inst_wrapper.\ahb_mst0.$verific$n3167$9171 $flatten\inst_wrapper.\ahb_mst0.$verific$n3168$9172 $flatten\inst_wrapper.\ahb_mst0.$verific$n3169$9173 $flatten\inst_wrapper.\ahb_mst0.$verific$n3170$9174 }
    New ctrl vector for $pmux cell $flatten\inst_wrapper.\ahb_mst1.$verific$select_418$dma_ahbmst.v:1033$8923: { $flatten\inst_wrapper.\ahb_mst1.$verific$n3603$8430 $flatten\inst_wrapper.\ahb_mst1.$verific$n3604$8431 $flatten\inst_wrapper.\ahb_mst1.$verific$n3605$8432 $flatten\inst_wrapper.\ahb_mst1.$verific$n3606$8433 $flatten\inst_wrapper.\ahb_mst1.$verific$n3607$8434 $flatten\inst_wrapper.\ahb_mst1.$verific$n3608$8435 }
    New ctrl vector for $pmux cell $flatten\inst_wrapper.\ch_sel.$verific$Select_268$dma_chsel.v:858$10628: $auto$opt_reduce.cc:134:opt_pmux$20231
    New ctrl vector for $pmux cell $flatten\inst_wrapper.\de.$verific$select_221$dma_engine.v:1010$19316: { $flatten\inst_wrapper.\de.$verific$n621$18857 $flatten\inst_wrapper.\de.$verific$n622$18858 $flatten\inst_wrapper.\de.$verific$n623$18859 $flatten\inst_wrapper.\de.$verific$n624$18860 $flatten\inst_wrapper.\de.$verific$n625$18861 $flatten\inst_wrapper.\de.$verific$n627$18863 $flatten\inst_wrapper.\de.$verific$n628$18864 $flatten\inst_wrapper.\de.$verific$n629$18865 $flatten\inst_wrapper.\de.$verific$n630$18866 $flatten\inst_wrapper.\de.$verific$n631$18867 $auto$opt_reduce.cc:134:opt_pmux$20233 }
    New ctrl vector for $pmux cell $flatten\inst_wrapper.\de.$verific$select_634$dma_engine.v:1602$19620: { $flatten\inst_wrapper.\de.$verific$n1730$19030 $flatten\inst_wrapper.\de.$verific$n1731$19031 }
    New ctrl vector for $pmux cell $flatten\inst_wrapper.\m1_decoder.$verific$select_14$dma_ahbdec.v:215$8060: { $flatten\inst_wrapper.\m1_decoder.$verific$n15$7903 $flatten\inst_wrapper.\m1_decoder.$verific$n16$7904 $flatten\inst_wrapper.\m1_decoder.$verific$n17$7905 $flatten\inst_wrapper.\m1_decoder.$verific$n18$7906 }
    New ctrl vector for $pmux cell $flatten\inst_wrapper.\m1_decoder.$verific$select_20$dma_ahbdec.v:226$8068: { $flatten\inst_wrapper.\m1_decoder.$verific$n25$7908 $flatten\inst_wrapper.\m1_decoder.$verific$n26$7909 $flatten\inst_wrapper.\m1_decoder.$verific$n27$7910 $flatten\inst_wrapper.\m1_decoder.$verific$n28$7911 }
    New ctrl vector for $pmux cell $flatten\inst_wrapper.\m1_decoder.$verific$select_26$dma_ahbdec.v:237$8076: { $flatten\inst_wrapper.\m1_decoder.$verific$n35$7913 $flatten\inst_wrapper.\m1_decoder.$verific$n36$7914 $flatten\inst_wrapper.\m1_decoder.$verific$n37$7915 $flatten\inst_wrapper.\m1_decoder.$verific$n38$7916 }
    New ctrl vector for $pmux cell $flatten\inst_wrapper.\m1_decoder.$verific$select_32$dma_ahbdec.v:248$8084: { $flatten\inst_wrapper.\m1_decoder.$verific$n45$7918 $flatten\inst_wrapper.\m1_decoder.$verific$n46$7919 $flatten\inst_wrapper.\m1_decoder.$verific$n47$7920 $flatten\inst_wrapper.\m1_decoder.$verific$n48$7921 }
    New ctrl vector for $pmux cell $flatten\inst_wrapper.\m1_decoder.$verific$select_38$dma_ahbdec.v:259$8092: { $flatten\inst_wrapper.\m1_decoder.$verific$n55$7923 $flatten\inst_wrapper.\m1_decoder.$verific$n56$7924 $flatten\inst_wrapper.\m1_decoder.$verific$n57$7925 $flatten\inst_wrapper.\m1_decoder.$verific$n58$7926 }
    New ctrl vector for $pmux cell $flatten\inst_wrapper.\m1_decoder.$verific$select_44$dma_ahbdec.v:270$8100: { $flatten\inst_wrapper.\m1_decoder.$verific$n65$7928 $flatten\inst_wrapper.\m1_decoder.$verific$n66$7929 $flatten\inst_wrapper.\m1_decoder.$verific$n67$7930 $flatten\inst_wrapper.\m1_decoder.$verific$n68$7931 }
    New ctrl vector for $pmux cell $flatten\inst_wrapper.\m1_decoder.$verific$select_50$dma_ahbdec.v:281$8108: { $flatten\inst_wrapper.\m1_decoder.$verific$n75$7933 $flatten\inst_wrapper.\m1_decoder.$verific$n76$7934 $flatten\inst_wrapper.\m1_decoder.$verific$n77$7935 $flatten\inst_wrapper.\m1_decoder.$verific$n78$7936 }
    New ctrl vector for $pmux cell $flatten\inst_wrapper.\m1_decoder.$verific$select_56$dma_ahbdec.v:292$8116: { $flatten\inst_wrapper.\m1_decoder.$verific$n85$7938 $flatten\inst_wrapper.\m1_decoder.$verific$n86$7939 $flatten\inst_wrapper.\m1_decoder.$verific$n87$7940 $flatten\inst_wrapper.\m1_decoder.$verific$n88$7941 }
    New ctrl vector for $pmux cell $flatten\inst_wrapper.\m1_decoder.$verific$select_62$dma_ahbdec.v:302$8124: { $flatten\inst_wrapper.\m1_decoder.$verific$n95$7943 $flatten\inst_wrapper.\m1_decoder.$verific$n96$7944 $flatten\inst_wrapper.\m1_decoder.$verific$n97$7945 $flatten\inst_wrapper.\m1_decoder.$verific$n98$7946 }
    New ctrl vector for $pmux cell $flatten\inst_wrapper.\m1_decoder.$verific$select_68$dma_ahbdec.v:313$8132: { $flatten\inst_wrapper.\m1_decoder.$verific$n105$7948 $flatten\inst_wrapper.\m1_decoder.$verific$n106$7949 $flatten\inst_wrapper.\m1_decoder.$verific$n107$7950 $flatten\inst_wrapper.\m1_decoder.$verific$n108$7951 }
    New ctrl vector for $pmux cell $flatten\inst_wrapper.\m1_decoder.$verific$select_74$dma_ahbdec.v:324$8140: { $flatten\inst_wrapper.\m1_decoder.$verific$n115$7953 $flatten\inst_wrapper.\m1_decoder.$verific$n116$7954 $flatten\inst_wrapper.\m1_decoder.$verific$n117$7955 $flatten\inst_wrapper.\m1_decoder.$verific$n118$7956 }
    New ctrl vector for $pmux cell $flatten\inst_wrapper.\m1_decoder.$verific$select_8$dma_ahbdec.v:205$8052: { $flatten\inst_wrapper.\m1_decoder.$verific$n5$7898 $flatten\inst_wrapper.\m1_decoder.$verific$n6$7899 $flatten\inst_wrapper.\m1_decoder.$verific$n7$7900 $flatten\inst_wrapper.\m1_decoder.$verific$n8$7901 }
    New ctrl vector for $pmux cell $flatten\inst_wrapper.\m1_decoder.$verific$select_80$dma_ahbdec.v:335$8148: { $flatten\inst_wrapper.\m1_decoder.$verific$n125$7958 $flatten\inst_wrapper.\m1_decoder.$verific$n126$7959 $flatten\inst_wrapper.\m1_decoder.$verific$n127$7960 $flatten\inst_wrapper.\m1_decoder.$verific$n128$7961 }
    New ctrl vector for $pmux cell $flatten\inst_wrapper.\m1_decoder.$verific$select_86$dma_ahbdec.v:346$8156: { $flatten\inst_wrapper.\m1_decoder.$verific$n135$7963 $flatten\inst_wrapper.\m1_decoder.$verific$n136$7964 $flatten\inst_wrapper.\m1_decoder.$verific$n137$7965 $flatten\inst_wrapper.\m1_decoder.$verific$n138$7966 }
    New ctrl vector for $pmux cell $flatten\inst_wrapper.\m1_decoder.$verific$select_92$dma_ahbdec.v:357$8164: { $flatten\inst_wrapper.\m1_decoder.$verific$n145$7968 $flatten\inst_wrapper.\m1_decoder.$verific$n146$7969 $flatten\inst_wrapper.\m1_decoder.$verific$n147$7970 $flatten\inst_wrapper.\m1_decoder.$verific$n148$7971 }
    New ctrl vector for $pmux cell $flatten\inst_wrapper.\m1_decoder.$verific$select_98$dma_ahbdec.v:368$8172: { $flatten\inst_wrapper.\m1_decoder.$verific$n155$7973 $flatten\inst_wrapper.\m1_decoder.$verific$n156$7974 $flatten\inst_wrapper.\m1_decoder.$verific$n157$7975 $flatten\inst_wrapper.\m1_decoder.$verific$n158$7976 }
    New ctrl vector for $pmux cell $flatten\inst_wrapper.\m1_mux.$verific$select_14$dma_ahbmux.v:282$9819: { $flatten\inst_wrapper.\m1_mux.$verific$n7$9715 $flatten\inst_wrapper.\m1_mux.$verific$n8$9716 $flatten\inst_wrapper.\m1_mux.$verific$n9$9717 $flatten\inst_wrapper.\m1_mux.$verific$n10$9718 $flatten\inst_wrapper.\m1_mux.$verific$n11$9719 $flatten\inst_wrapper.\m1_mux.$verific$n12$9720 $flatten\inst_wrapper.\m1_mux.$verific$n13$9721 }
    New ctrl vector for $pmux cell $flatten\inst_wrapper.\m1_mux.$verific$select_24$dma_ahbmux.v:309$9831: { $flatten\inst_wrapper.\m1_mux.$verific$n20$9724 $flatten\inst_wrapper.\m1_mux.$verific$n21$9725 $flatten\inst_wrapper.\m1_mux.$verific$n22$9726 $flatten\inst_wrapper.\m1_mux.$verific$n23$9727 $flatten\inst_wrapper.\m1_mux.$verific$n24$9728 $flatten\inst_wrapper.\m1_mux.$verific$n25$9729 $flatten\inst_wrapper.\m1_mux.$verific$n26$9730 }
  Optimizing cells in module \wrapper_dma.
Performed a total of 28 changes.

yosys> opt_merge

3.11.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

yosys> opt_dff -nodffe -nosdff

3.11.6. Executing OPT_DFF pass (perform DFF optimizations).
Changing const-value async load to async reset on $flatten\inst_wrapper.\m1_mux.$verific$mux_no_reg$dma_ahbmux.v:325$9843 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\m1_mux.$verific$hrp_df_reg$dma_ahbmux.v:369$9863 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\m1_mux.$verific$hrmxnof_reg$dma_ahbmux.v:341$9851 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\m1_mux.$verific$hrdy_df_reg$dma_ahbmux.v:359$9859 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\dma_fifo.$verific$ram_wrq_reg$dma_fifo.v:356$19929 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\dma_fifo.$verific$ram_wr_reg$dma_fifo.v:322$19917 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\dma_fifo.$verific$part_wd_reg$dma_fifo.v:387$19948 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\dma_fifo.$verific$ff_fram_wado_reg$dma_fifo.v:419$19958 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\dma_fifo.$verific$ff_fram_radx_reg$dma_fifo.v:427$19963 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\dma_fifo.$verific$ff_cnv_q_vld_reg$dma_fifo.v:313$19912 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\dma_fifo.$verific$ff_cnt_reg$dma_fifo.v:440$19977 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\dma_fifo.$verific$cnv_bt3_reg$dma_fifo.v:302$19902 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\dma_fifo.$verific$cnv_bt2_reg$dma_fifo.v:296$19899 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\dma_fifo.$verific$cnv_bt1_reg$dma_fifo.v:290$19896 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\dma_fifo.$verific$cnv_bt0_reg$dma_fifo.v:284$19893 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\dma_fifo.$verific$cbe_reg$dma_fifo.v:271$19880 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\de.$verific$upk_cnt1_reg$dma_engine.v:1638$19635 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\de.$verific$upk_cnt0_reg$dma_engine.v:1630$19630 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\de.$verific$tsz_cnt_reg$dma_engine.v:1537$19579 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\de.$verific$st_rd_msk_reg$dma_engine.v:1500$19562 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\de.$verific$st_ed1s_reg$dma_engine.v:858$19257 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\de.$verific$m1_is_llp_reg$dma_engine.v:1096$19393 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\de.$verific$m1_arb_st_reg$dma_engine.v:1269$19456 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\de.$verific$m0_is_llp_reg$dma_engine.v:1081$19389 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\de.$verific$m0_arb_st_reg$dma_engine.v:1122$19410 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\de.$verific$de_st_reg$dma_engine.v:911$19289 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\de.$verific$de_mllp_reg$dma_engine.v:653$19156 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\de.$verific$de_ff_flush_d1_reg$dma_engine.v:1364$19488 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\de.$verific$de_err_notify_reg$dma_engine.v:1473$19548 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\de.$verific$bst_cnt_reg$dma_engine.v:1522$19572 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$swidth_reg$dma_chrf.v:411$18603 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$src_sz_reg$dma_chrf.v:352$18580 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$src_sel_reg$dma_chrf.v:463$18640 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$sad_ctl1_reg$dma_chrf.v:463$18636 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$sad_ctl0_reg$dma_chrf.v:463$18637 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$prot3_reg$dma_chrf.v:343$18574 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$prot2_reg$dma_chrf.v:343$18575 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$prot1_reg$dma_chrf.v:343$18576 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$mode_reg$dma_chrf.v:431$18611 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$int_tc_msk_reg$dma_chrf.v:306$18559 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$int_tc1_msk_reg$dma_chrf.v:500$18658 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$int_err_msk_reg$dma_chrf.v:500$18657 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$int_abt_msk_reg$dma_chrf.v:500$18656 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$dwidth_reg$dma_chrf.v:422$18608 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$dst_sel_reg$dma_chrf.v:463$18641 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$dreqmode_reg$dma_chrf.v:326$18567 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$dad_ctl1_reg$dma_chrf.v:463$18638 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$dad_ctl0_reg$dma_chrf.v:463$18639 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$chtsz_reg$dma_chrf.v:644$18740 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$chsad_reg$dma_chrf.v:540$18672 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$chpri_reg$dma_chrf.v:316$18564 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$chllpen_reg$dma_chrf.v:239$18516 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$chllp_reg$dma_chrf.v:621$18721 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$chllp_on_reg$dma_chrf.v:267$18528 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$chllp_cnt_reg$dma_chrf.v:279$18543 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$chdad_reg$dma_chrf.v:580$18698 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$chabt_reg$dma_chrf.v:390$18593 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$ch_en_reg$dma_chrf.v:480$18650 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$autold_reg$dma_chrf.v:400$18597 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$swidth_reg$dma_chrf.v:411$18152 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$src_sz_reg$dma_chrf.v:352$18129 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$src_sel_reg$dma_chrf.v:463$18189 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$sad_ctl1_reg$dma_chrf.v:463$18185 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$sad_ctl0_reg$dma_chrf.v:463$18186 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$prot3_reg$dma_chrf.v:343$18123 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$prot2_reg$dma_chrf.v:343$18124 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$prot1_reg$dma_chrf.v:343$18125 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$mode_reg$dma_chrf.v:431$18160 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$int_tc_msk_reg$dma_chrf.v:306$18108 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$int_tc1_msk_reg$dma_chrf.v:500$18207 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$int_err_msk_reg$dma_chrf.v:500$18206 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$int_abt_msk_reg$dma_chrf.v:500$18205 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$dwidth_reg$dma_chrf.v:422$18157 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$dst_sel_reg$dma_chrf.v:463$18190 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$dreqmode_reg$dma_chrf.v:326$18116 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$dad_ctl1_reg$dma_chrf.v:463$18187 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$dad_ctl0_reg$dma_chrf.v:463$18188 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$chtsz_reg$dma_chrf.v:644$18289 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$chsad_reg$dma_chrf.v:540$18221 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$chpri_reg$dma_chrf.v:316$18113 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$chllpen_reg$dma_chrf.v:239$18065 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$chllp_reg$dma_chrf.v:621$18270 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$chllp_on_reg$dma_chrf.v:267$18077 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$chllp_cnt_reg$dma_chrf.v:279$18092 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$chdad_reg$dma_chrf.v:580$18247 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$chabt_reg$dma_chrf.v:390$18142 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$ch_en_reg$dma_chrf.v:480$18199 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$autold_reg$dma_chrf.v:400$18146 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$swidth_reg$dma_chrf.v:411$17701 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$src_sz_reg$dma_chrf.v:352$17678 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$src_sel_reg$dma_chrf.v:463$17738 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$sad_ctl1_reg$dma_chrf.v:463$17734 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$sad_ctl0_reg$dma_chrf.v:463$17735 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$prot3_reg$dma_chrf.v:343$17672 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$prot2_reg$dma_chrf.v:343$17673 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$prot1_reg$dma_chrf.v:343$17674 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$mode_reg$dma_chrf.v:431$17709 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$int_tc_msk_reg$dma_chrf.v:306$17657 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$int_tc1_msk_reg$dma_chrf.v:500$17756 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$int_err_msk_reg$dma_chrf.v:500$17755 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$int_abt_msk_reg$dma_chrf.v:500$17754 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$dwidth_reg$dma_chrf.v:422$17706 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$dst_sel_reg$dma_chrf.v:463$17739 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$dreqmode_reg$dma_chrf.v:326$17665 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$dad_ctl1_reg$dma_chrf.v:463$17736 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$dad_ctl0_reg$dma_chrf.v:463$17737 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$chtsz_reg$dma_chrf.v:644$17838 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$chsad_reg$dma_chrf.v:540$17770 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$chpri_reg$dma_chrf.v:316$17662 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$chllpen_reg$dma_chrf.v:239$17614 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$chllp_reg$dma_chrf.v:621$17819 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$chllp_on_reg$dma_chrf.v:267$17626 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$chllp_cnt_reg$dma_chrf.v:279$17641 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$chdad_reg$dma_chrf.v:580$17796 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$chabt_reg$dma_chrf.v:390$17691 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$ch_en_reg$dma_chrf.v:480$17748 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$autold_reg$dma_chrf.v:400$17695 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$swidth_reg$dma_chrf.v:411$17250 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$src_sz_reg$dma_chrf.v:352$17227 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$src_sel_reg$dma_chrf.v:463$17287 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$sad_ctl1_reg$dma_chrf.v:463$17283 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$sad_ctl0_reg$dma_chrf.v:463$17284 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$prot3_reg$dma_chrf.v:343$17221 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$prot2_reg$dma_chrf.v:343$17222 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$prot1_reg$dma_chrf.v:343$17223 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$mode_reg$dma_chrf.v:431$17258 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$int_tc_msk_reg$dma_chrf.v:306$17206 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$int_tc1_msk_reg$dma_chrf.v:500$17305 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$int_err_msk_reg$dma_chrf.v:500$17304 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$int_abt_msk_reg$dma_chrf.v:500$17303 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$dwidth_reg$dma_chrf.v:422$17255 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$dst_sel_reg$dma_chrf.v:463$17288 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$dreqmode_reg$dma_chrf.v:326$17214 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$dad_ctl1_reg$dma_chrf.v:463$17285 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$dad_ctl0_reg$dma_chrf.v:463$17286 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$chtsz_reg$dma_chrf.v:644$17387 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$chsad_reg$dma_chrf.v:540$17319 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$chpri_reg$dma_chrf.v:316$17211 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$chllpen_reg$dma_chrf.v:239$17163 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$chllp_reg$dma_chrf.v:621$17368 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$chllp_on_reg$dma_chrf.v:267$17175 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$chllp_cnt_reg$dma_chrf.v:279$17190 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$chdad_reg$dma_chrf.v:580$17345 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$chabt_reg$dma_chrf.v:390$17240 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$ch_en_reg$dma_chrf.v:480$17297 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$autold_reg$dma_chrf.v:400$17244 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$swidth_reg$dma_chrf.v:411$16799 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$src_sz_reg$dma_chrf.v:352$16776 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$src_sel_reg$dma_chrf.v:463$16836 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$sad_ctl1_reg$dma_chrf.v:463$16832 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$sad_ctl0_reg$dma_chrf.v:463$16833 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$prot3_reg$dma_chrf.v:343$16770 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$prot2_reg$dma_chrf.v:343$16771 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$prot1_reg$dma_chrf.v:343$16772 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$mode_reg$dma_chrf.v:431$16807 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$int_tc_msk_reg$dma_chrf.v:306$16755 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$int_tc1_msk_reg$dma_chrf.v:500$16854 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$int_err_msk_reg$dma_chrf.v:500$16853 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$int_abt_msk_reg$dma_chrf.v:500$16852 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$dwidth_reg$dma_chrf.v:422$16804 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$dst_sel_reg$dma_chrf.v:463$16837 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$dreqmode_reg$dma_chrf.v:326$16763 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$dad_ctl1_reg$dma_chrf.v:463$16834 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$dad_ctl0_reg$dma_chrf.v:463$16835 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$chtsz_reg$dma_chrf.v:644$16936 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$chsad_reg$dma_chrf.v:540$16868 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$chpri_reg$dma_chrf.v:316$16760 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$chllpen_reg$dma_chrf.v:239$16712 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$chllp_reg$dma_chrf.v:621$16917 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$chllp_on_reg$dma_chrf.v:267$16724 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$chllp_cnt_reg$dma_chrf.v:279$16739 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$chdad_reg$dma_chrf.v:580$16894 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$chabt_reg$dma_chrf.v:390$16789 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$ch_en_reg$dma_chrf.v:480$16846 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$autold_reg$dma_chrf.v:400$16793 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$swidth_reg$dma_chrf.v:411$16348 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$src_sz_reg$dma_chrf.v:352$16325 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$src_sel_reg$dma_chrf.v:463$16385 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$sad_ctl1_reg$dma_chrf.v:463$16381 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$sad_ctl0_reg$dma_chrf.v:463$16382 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$prot3_reg$dma_chrf.v:343$16319 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$prot2_reg$dma_chrf.v:343$16320 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$prot1_reg$dma_chrf.v:343$16321 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$mode_reg$dma_chrf.v:431$16356 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$int_tc_msk_reg$dma_chrf.v:306$16304 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$int_tc1_msk_reg$dma_chrf.v:500$16403 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$int_err_msk_reg$dma_chrf.v:500$16402 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$int_abt_msk_reg$dma_chrf.v:500$16401 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_mst0.$verific$hwriteo_reg$dma_ahbmst.v:671$9470 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$dwidth_reg$dma_chrf.v:422$16353 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$dst_sel_reg$dma_chrf.v:463$16386 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$dreqmode_reg$dma_chrf.v:326$16312 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$dad_ctl1_reg$dma_chrf.v:463$16383 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$dad_ctl0_reg$dma_chrf.v:463$16384 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$chtsz_reg$dma_chrf.v:644$16485 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$chsad_reg$dma_chrf.v:540$16417 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$chpri_reg$dma_chrf.v:316$16309 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$chllpen_reg$dma_chrf.v:239$16261 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$chllp_reg$dma_chrf.v:621$16466 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$chllp_on_reg$dma_chrf.v:267$16273 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$chllp_cnt_reg$dma_chrf.v:279$16288 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$chdad_reg$dma_chrf.v:580$16443 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$chabt_reg$dma_chrf.v:390$16338 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$ch_en_reg$dma_chrf.v:480$16395 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$autold_reg$dma_chrf.v:400$16342 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$swidth_reg$dma_chrf.v:411$15897 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$src_sz_reg$dma_chrf.v:352$15874 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$src_sel_reg$dma_chrf.v:463$15934 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$sad_ctl1_reg$dma_chrf.v:463$15930 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$sad_ctl0_reg$dma_chrf.v:463$15931 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$prot3_reg$dma_chrf.v:343$15868 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$prot2_reg$dma_chrf.v:343$15869 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$prot1_reg$dma_chrf.v:343$15870 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$mode_reg$dma_chrf.v:431$15905 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$int_tc_msk_reg$dma_chrf.v:306$15853 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$int_tc1_msk_reg$dma_chrf.v:500$15952 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$int_err_msk_reg$dma_chrf.v:500$15951 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$int_abt_msk_reg$dma_chrf.v:500$15950 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_mst0.$verific$hwdatao_reg$dma_ahbmst.v:893$9528 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_mst0.$verific$hsizeo_reg$dma_ahbmst.v:726$9489 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_mst0.$verific$hreqo_reg$dma_ahbmst.v:1174$9690 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$dwidth_reg$dma_chrf.v:422$15902 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$dst_sel_reg$dma_chrf.v:463$15935 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$dreqmode_reg$dma_chrf.v:326$15861 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$dad_ctl1_reg$dma_chrf.v:463$15932 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$dad_ctl0_reg$dma_chrf.v:463$15933 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$chtsz_reg$dma_chrf.v:644$16034 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$chsad_reg$dma_chrf.v:540$15966 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$chpri_reg$dma_chrf.v:316$15858 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$chllpen_reg$dma_chrf.v:239$15810 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$chllp_reg$dma_chrf.v:621$16015 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$chllp_on_reg$dma_chrf.v:267$15822 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$chllp_cnt_reg$dma_chrf.v:279$15837 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$chdad_reg$dma_chrf.v:580$15992 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$chabt_reg$dma_chrf.v:390$15887 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$ch_en_reg$dma_chrf.v:480$15944 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$autold_reg$dma_chrf.v:400$15891 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$swidth_reg$dma_chrf.v:411$15446 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$src_sz_reg$dma_chrf.v:352$15423 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$src_sel_reg$dma_chrf.v:463$15483 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$sad_ctl1_reg$dma_chrf.v:463$15479 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$sad_ctl0_reg$dma_chrf.v:463$15480 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$prot3_reg$dma_chrf.v:343$15417 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$prot2_reg$dma_chrf.v:343$15418 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$prot1_reg$dma_chrf.v:343$15419 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$mode_reg$dma_chrf.v:431$15454 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$int_tc_msk_reg$dma_chrf.v:306$15402 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$int_tc1_msk_reg$dma_chrf.v:500$15501 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$int_err_msk_reg$dma_chrf.v:500$15500 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$int_abt_msk_reg$dma_chrf.v:500$15499 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_mst0.$verific$hproto_reg$dma_ahbmst.v:783$9494 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$dwidth_reg$dma_chrf.v:422$15451 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$dst_sel_reg$dma_chrf.v:463$15484 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$dreqmode_reg$dma_chrf.v:326$15410 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$dad_ctl1_reg$dma_chrf.v:463$15481 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$dad_ctl0_reg$dma_chrf.v:463$15482 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$chtsz_reg$dma_chrf.v:644$15583 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$chsad_reg$dma_chrf.v:540$15515 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$chpri_reg$dma_chrf.v:316$15407 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$chllpen_reg$dma_chrf.v:239$15359 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$chllp_reg$dma_chrf.v:621$15564 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$chllp_on_reg$dma_chrf.v:267$15371 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$chllp_cnt_reg$dma_chrf.v:279$15386 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$chdad_reg$dma_chrf.v:580$15541 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$chabt_reg$dma_chrf.v:390$15436 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$ch_en_reg$dma_chrf.v:480$15493 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$autold_reg$dma_chrf.v:400$15440 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.$verific$tc_reg$dma_ctlrf.v:1902$12007 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.$verific$sync_reg$dma_ctlrf.v:2281$12027 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.$verific$rf_sel_d1_reg$dma_ctlrf.v:1475$11554 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.$verific$m1end_reg$dma_ctlrf.v:2257$12014 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.$verific$m0end_reg$dma_ctlrf.v:2263$12017 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.$verific$err_reg$dma_ctlrf.v:2224$11547 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_mst0.$verific$hbursto_reg$dma_ahbmst.v:811$9506 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_mst0.$verific$haddro_reg$dma_ahbmst.v:987$9579 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.$verific$dmaint_tc_reg$dma_ctlrf.v:1721$11905 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.$verific$dmaint_reg$dma_ctlrf.v:1715$11903 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.$verific$dmaint_err_reg$dma_ctlrf.v:1727$11907 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.$verific$dmacen_reg$dma_ctlrf.v:2269$12020 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.$verific$c7dmabs_reg$dma_ctlrf.v:2420$12083 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.$verific$c7brbs_reg$dma_ctlrf.v:2557$12139 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.$verific$c6dmabs_reg$dma_ctlrf.v:2403$12076 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.$verific$c6brbs_reg$dma_ctlrf.v:2540$12132 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.$verific$c5dmabs_reg$dma_ctlrf.v:2386$12069 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.$verific$c5brbs_reg$dma_ctlrf.v:2523$12125 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.$verific$c4dmabs_reg$dma_ctlrf.v:2369$12062 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.$verific$c4brbs_reg$dma_ctlrf.v:2506$12118 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.$verific$c3dmabs_reg$dma_ctlrf.v:2352$12055 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.$verific$c3brbs_reg$dma_ctlrf.v:2489$12111 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.$verific$c2dmabs_reg$dma_ctlrf.v:2335$12048 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.$verific$c2brbs_reg$dma_ctlrf.v:2472$12104 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.$verific$c1dmabs_reg$dma_ctlrf.v:2318$12041 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.$verific$c1brbs_reg$dma_ctlrf.v:2455$12097 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.$verific$c0dmabs_reg$dma_ctlrf.v:2302$12033 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.$verific$c0brbs_reg$dma_ctlrf.v:2439$12090 ($aldff) from module wrapper_dma.
Removing never-active async load on $flatten\inst_wrapper.\ctl_rf.$verific$be_d1_reg$dma_ctlrf.v:1469$11550 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ctl_rf.$verific$abt_reg$dma_ctlrf.v:2233$12004 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ch_sel.\dma_rrarb3.$verific$state_reg$dma_rrarb.v:74$20139 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ch_sel.\dma_rrarb2.$verific$state_reg$dma_rrarb.v:74$20139 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ch_sel.\dma_rrarb1.$verific$state_reg$dma_rrarb.v:74$20139 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ch_sel.\dma_rrarb0.$verific$state_reg$dma_rrarb.v:74$20139 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ch_sel.$verific$vld_req_any_d1_reg$dma_chsel.v:868$10633 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ch_sel.$verific$fix_pri_sel_reg$dma_chsel.v:848$10612 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ch_sel.$verific$dma_tc_reg$dma_chsel.v:1243$10745 ($aldff) from module wrapper_dma.
Removing never-active async load on $flatten\inst_wrapper.\ch_sel.$verific$dma_reqd2_reg$dma_chsel.v:485$10486 ($aldff) from module wrapper_dma.
Removing never-active async load on $flatten\inst_wrapper.\ch_sel.$verific$dma_reqd1_reg$dma_chsel.v:459$10483 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ch_sel.$verific$dma_ack_reg$dma_chsel.v:1085$10698 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ch_sel.$verific$de_stup_d1_reg$dma_chsel.v:905$10648 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ch_sel.$verific$arb_req_reg$dma_chsel.v:890$10646 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ch_sel.$verific$arb_chcsr_reg_reg$dma_chsel.v:1310$10751 ($aldff) from module wrapper_dma.
Removing never-active CLR on $flatten\inst_wrapper.\ch_sel.$verific$arb_ch_sel_reg$dma_chsel.v:858$10613 ($dlatchsr) from module wrapper_dma.
Removing never-active ARST on $flatten\inst_wrapper.\ch_sel.$verific$arb_ch_sel_reg$dma_chsel.v:858$10613 ($dlatchsr) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_slv.$verific$slv_wr_d1o_reg$dma_ahbslv.v:274$10038 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_slv.$verific$slv_sz_d1o_reg$dma_ahbslv.v:268$10033 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_slv.$verific$slv_pt_d1o_reg$dma_ahbslv.v:268$10034 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_slv.$verific$slv_br_req_reg$dma_ahbslv.v:366$10103 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_slv.$verific$slv_ad_d1o_reg$dma_ahbslv.v:268$10032 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_slv.$verific$hresp_br_reg$dma_ahbslv.v:448$10153 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_slv.$verific$hreadyout_reg_reg$dma_ahbslv.v:315$10067 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_slv.$verific$hreadyout_br_reg$dma_ahbslv.v:435$10146 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_slv.$verific$hrdata_reg_reg$dma_ahbslv.v:346$10093 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_slv.$verific$hrdata_br_reg$dma_ahbslv.v:492$10188 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_slv.$verific$br_st_reg$dma_ahbslv.v:407$10124 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_mst1.$verific$mx_dtp_reg$dma_ahbmst.v:596$8731 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_mst1.$verific$mx_dt_st_reg$dma_ahbmst.v:607$8740 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_mst1.$verific$mx_dma_had_a_rty_reg$dma_ahbmst.v:1209$9005 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_mst1.$verific$mx_cmd_st_reg$dma_ahbmst.v:586$8726 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_mst1.$verific$mx_ad1t0x_reg$dma_ahbmst.v:1111$8950 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_mst1.$verific$m0_m1_diff_tx_reg$dma_ahbmst.v:926$8842 ($aldff) from module wrapper_dma.
Removing never-active async load on $flatten\inst_wrapper.\ahb_mst1.$verific$inc_selx_reg$dma_ahbmst.v:1045$8927 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_mst1.$verific$hwriteo_reg$dma_ahbmst.v:671$8769 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_mst1.$verific$hwdatao_reg$dma_ahbmst.v:893$8828 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_mst1.$verific$hsizeo_reg$dma_ahbmst.v:726$8788 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_mst1.$verific$hproto_reg$dma_ahbmst.v:783$8794 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_mst1.$verific$hbursto_reg$dma_ahbmst.v:811$8806 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_mst1.$verific$haddro_reg$dma_ahbmst.v:987$8879 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_mst1.$verific$adin_is_neg_reg$dma_ahbmst.v:1094$8938 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_mst1.$verific$add_cfx_reg$dma_ahbmst.v:1088$8935 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_mst0.$verific$mx_dtp_reg$dma_ahbmst.v:596$9446 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_mst0.$verific$mx_dt_st_reg$dma_ahbmst.v:607$9455 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_mst0.$verific$mx_dma_had_a_rty_reg$dma_ahbmst.v:1209$9702 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_mst0.$verific$mx_cmd_st_reg$dma_ahbmst.v:586$9441 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_mst0.$verific$mx_ad1t0x_reg$dma_ahbmst.v:1111$9650 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_mst0.$verific$m0_m1_diff_tx_reg$dma_ahbmst.v:926$9542 ($aldff) from module wrapper_dma.
Removing never-active async load on $flatten\inst_wrapper.\ahb_mst0.$verific$inc_selx_reg$dma_ahbmst.v:1045$9627 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_mst0.$verific$adin_is_neg_reg$dma_ahbmst.v:1094$9638 ($aldff) from module wrapper_dma.
Changing const-value async load to async reset on $flatten\inst_wrapper.\ahb_mst0.$verific$add_cfx_reg$dma_ahbmst.v:1088$9635 ($aldff) from module wrapper_dma.

yosys> opt_clean

3.11.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper_dma..
Removed 14 unused cells and 109 unused wires.
<suppressed ~18 debug messages>

yosys> opt_expr

3.11.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.

3.11.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.11.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wrapper_dma..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~531 debug messages>

yosys> opt_reduce

3.11.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wrapper_dma.
Performed a total of 0 changes.

yosys> opt_merge

3.11.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.11.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.11.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper_dma..

yosys> opt_expr

3.11.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.

3.11.16. Finished OPT passes. (There is nothing left to do.)

yosys> fsm -encoding binary

3.12. Executing FSM pass (extract and optimize FSM).

yosys> fsm_detect

3.12.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking wrapper_dma.inst_wrapper.ahb_mst0.inc_selx as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking wrapper_dma.inst_wrapper.ahb_mst1.inc_selx as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking wrapper_dma.inst_wrapper.m1_mux.mux_no as FSM state register:
    Users of register don't seem to benefit from recoding.

yosys> fsm_extract

3.12.2. Executing FSM_EXTRACT pass (extracting FSM from design).

yosys> fsm_opt

3.12.3. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> opt_clean

3.12.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper_dma..

yosys> fsm_opt

3.12.5. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> fsm_recode -encoding binary

3.12.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

yosys> fsm_info

3.12.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

yosys> fsm_map

3.12.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

yosys> opt -sat

3.13. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.

yosys> opt_merge -nomux

3.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wrapper_dma..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~531 debug messages>

yosys> opt_reduce

3.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wrapper_dma.
Performed a total of 0 changes.

yosys> opt_merge

3.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.13.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $flatten\inst_wrapper.\m1_mux.$verific$mux_no_reg$dma_ahbmux.v:325$9843 ($adff) from module wrapper_dma (D = \inst_wrapper.m1_mux.mux_noi, Q = \inst_wrapper.m1_mux.mux_no).
Adding EN signal on $flatten\inst_wrapper.\m1_mux.$verific$hrp_df_reg$dma_ahbmux.v:369$9863 ($adff) from module wrapper_dma (D = { 1'0 \inst_wrapper.m1_mux.df_cmd }, Q = \inst_wrapper.m1_mux.hrp_df).
Adding EN signal on $flatten\inst_wrapper.\m1_mux.$verific$hrmxnof_reg$dma_ahbmux.v:341$9851 ($adff) from module wrapper_dma (D = \inst_wrapper.m1_mux.hsel_df, Q = \inst_wrapper.m1_mux.hrmxnof).
Adding EN signal on $flatten\inst_wrapper.\dma_fifo.$verific$part_wd_reg$dma_fifo.v:387$19948 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\dma_fifo.$verific$n539$19759, Q = \inst_wrapper.dma_fifo.part_wd).
Adding EN signal on $flatten\inst_wrapper.\dma_fifo.$verific$ff_fram_wado_reg$dma_fifo.v:419$19958 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\dma_fifo.$verific$n601$19785, Q = \inst_wrapper.dma_fifo.ff_fram_wado).
Adding EN signal on $flatten\inst_wrapper.\dma_fifo.$verific$ff_fram_radx_reg$dma_fifo.v:427$19963 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\dma_fifo.$verific$n633$19789, Q = \inst_wrapper.dma_fifo.ff_fram_radx).
Adding EN signal on $flatten\inst_wrapper.\dma_fifo.$verific$ff_cnv_q_vld_reg$dma_fifo.v:313$19912 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\dma_fifo.$verific$n483$19734, Q = \inst_wrapper.dma_fifo.ff_cnv_q_vld).
Adding EN signal on $flatten\inst_wrapper.\dma_fifo.$verific$ff_cnt_reg$dma_fifo.v:440$19977 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\dma_fifo.$verific$n699$19797, Q = \inst_wrapper.dma_fifo.ff_cnt).
Adding EN signal on $flatten\inst_wrapper.\dma_fifo.$verific$cnv_bt3_reg$dma_fifo.v:302$19902 ($adff) from module wrapper_dma (D = \inst_wrapper.dma_fifo.cb3i, Q = \inst_wrapper.dma_fifo.cnv_bt3).
Adding EN signal on $flatten\inst_wrapper.\dma_fifo.$verific$cnv_bt2_reg$dma_fifo.v:296$19899 ($adff) from module wrapper_dma (D = \inst_wrapper.dma_fifo.cb2i, Q = \inst_wrapper.dma_fifo.cnv_bt2).
Adding EN signal on $flatten\inst_wrapper.\dma_fifo.$verific$cnv_bt1_reg$dma_fifo.v:290$19896 ($adff) from module wrapper_dma (D = \inst_wrapper.dma_fifo.cb1i, Q = \inst_wrapper.dma_fifo.cnv_bt1).
Adding EN signal on $flatten\inst_wrapper.\dma_fifo.$verific$cnv_bt0_reg$dma_fifo.v:284$19893 ($adff) from module wrapper_dma (D = \inst_wrapper.dma_fifo.cb0i, Q = \inst_wrapper.dma_fifo.cnv_bt0).
Adding EN signal on $flatten\inst_wrapper.\dma_fifo.$verific$cbe_reg$dma_fifo.v:271$19880 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\dma_fifo.$verific$n291$19771, Q = \inst_wrapper.dma_fifo.cbe).
Adding EN signal on $flatten\inst_wrapper.\de.$verific$upk_cnt1_reg$dma_engine.v:1638$19635 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\de.$verific$n1788$19114, Q = \inst_wrapper.de.upk_cnt1).
Adding EN signal on $flatten\inst_wrapper.\de.$verific$upk_cnt0_reg$dma_engine.v:1630$19630 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\de.$verific$n1767$19111, Q = \inst_wrapper.de.upk_cnt0).
Adding EN signal on $flatten\inst_wrapper.\de.$verific$tsz_cnt_reg$dma_engine.v:1537$19579 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\de.$verific$n1632$19104, Q = \inst_wrapper.de.tsz_cnt).
Adding EN signal on $flatten\inst_wrapper.\de.$verific$st_rd_msk_reg$dma_engine.v:1500$19562 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\de.$verific$n1488$19011, Q = \inst_wrapper.de.st_rd_msk).
Adding EN signal on $flatten\inst_wrapper.\de.$verific$m1_is_llp_reg$dma_engine.v:1096$19393 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\de.$verific$n760$18920, Q = \inst_wrapper.de.m1_is_llp).
Adding EN signal on $flatten\inst_wrapper.\de.$verific$m0_is_llp_reg$dma_engine.v:1081$19389 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\de.$verific$n750$18917, Q = \inst_wrapper.de.m0_is_llp).
Adding EN signal on $flatten\inst_wrapper.\de.$verific$m0_arb_st_reg$dma_engine.v:1122$19410 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\de.$verific$n783$18932, Q = \inst_wrapper.de.m0_arb_st).
Adding EN signal on $flatten\inst_wrapper.\de.$verific$de_mllp_reg$dma_engine.v:653$19156 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\de.$verific$n217$19058, Q = \inst_wrapper.de.de_mllp).
Adding EN signal on $flatten\inst_wrapper.\de.$verific$de_err_notify_reg$dma_engine.v:1473$19548 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\de.$verific$n1468$19000, Q = \inst_wrapper.de.de_err_notify).
Adding EN signal on $flatten\inst_wrapper.\de.$verific$bst_cnt_reg$dma_engine.v:1522$19572 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\de.$verific$n1556$19099, Q = \inst_wrapper.de.bst_cnt).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$swidth_reg$dma_chrf.v:411$18603 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$n231$18440, Q = \inst_wrapper.ctl_rf.c7_rf.swidth).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$src_sz_reg$dma_chrf.v:352$18580 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [2:0], Q = \inst_wrapper.ctl_rf.c7_rf.src_sz).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$src_sel_reg$dma_chrf.v:463$18640 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$n308$18394, Q = \inst_wrapper.ctl_rf.c7_rf.src_sel).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$sad_ctl1_reg$dma_chrf.v:463$18636 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$n304$18390, Q = \inst_wrapper.ctl_rf.c7_rf.sad_ctl1).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$sad_ctl0_reg$dma_chrf.v:463$18637 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$n305$18391, Q = \inst_wrapper.ctl_rf.c7_rf.sad_ctl0).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$prot3_reg$dma_chrf.v:343$18574 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [5], Q = \inst_wrapper.ctl_rf.c7_rf.prot3).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$prot2_reg$dma_chrf.v:343$18575 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [4], Q = \inst_wrapper.ctl_rf.c7_rf.prot2).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$prot1_reg$dma_chrf.v:343$18576 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [3], Q = \inst_wrapper.ctl_rf.c7_rf.prot1).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$mode_reg$dma_chrf.v:431$18611 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [7], Q = \inst_wrapper.ctl_rf.c7_rf.mode).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$int_tc_msk_reg$dma_chrf.v:306$18559 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$n114$18346, Q = \inst_wrapper.ctl_rf.c7_rf.int_tc_msk).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$int_tc1_msk_reg$dma_chrf.v:500$18658 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [0], Q = \inst_wrapper.ctl_rf.c7_rf.int_tc1_msk).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$int_err_msk_reg$dma_chrf.v:500$18657 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [1], Q = \inst_wrapper.ctl_rf.c7_rf.int_err_msk).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$int_abt_msk_reg$dma_chrf.v:500$18656 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [2], Q = \inst_wrapper.ctl_rf.c7_rf.int_abt_msk).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$dwidth_reg$dma_chrf.v:422$18608 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$n261$18444, Q = \inst_wrapper.ctl_rf.c7_rf.dwidth).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$dst_sel_reg$dma_chrf.v:463$18641 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$n309$18395, Q = \inst_wrapper.ctl_rf.c7_rf.dst_sel).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$dreqmode_reg$dma_chrf.v:326$18567 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb3 [0], Q = \inst_wrapper.ctl_rf.c7_rf.dreqmode).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$dad_ctl1_reg$dma_chrf.v:463$18638 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$n306$18392, Q = \inst_wrapper.ctl_rf.c7_rf.dad_ctl1).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$dad_ctl0_reg$dma_chrf.v:463$18639 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$n307$18393, Q = \inst_wrapper.ctl_rf.c7_rf.dad_ctl0).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$chtsz_reg$dma_chrf.v:644$18740 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$n1216$18489, Q = \inst_wrapper.ctl_rf.c7_rf.chtsz [11:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$chtsz_reg$dma_chrf.v:644$18740 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$n1218$18491, Q = \inst_wrapper.ctl_rf.c7_rf.chtsz [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$chsad_reg$dma_chrf.v:540$18672 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$n1189$18465, Q = \inst_wrapper.ctl_rf.c7_rf.chsad [31:24]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$chsad_reg$dma_chrf.v:540$18672 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$n1191$18467, Q = \inst_wrapper.ctl_rf.c7_rf.chsad [23:16]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$chsad_reg$dma_chrf.v:540$18672 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$n1193$18469, Q = \inst_wrapper.ctl_rf.c7_rf.chsad [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$chsad_reg$dma_chrf.v:540$18672 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$n1195$18471, Q = \inst_wrapper.ctl_rf.c7_rf.chsad [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$chpri_reg$dma_chrf.v:316$18564 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [7:6], Q = \inst_wrapper.ctl_rf.c7_rf.chpri).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$chllpen_reg$dma_chrf.v:239$18516 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$n28$18319, Q = \inst_wrapper.ctl_rf.c7_rf.chllpen).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$chllp_reg$dma_chrf.v:621$18721 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$n1207$18481, Q = \inst_wrapper.ctl_rf.c7_rf.chllp [31:24]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$chllp_reg$dma_chrf.v:621$18721 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$n1209$18483, Q = \inst_wrapper.ctl_rf.c7_rf.chllp [23:16]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$chllp_reg$dma_chrf.v:621$18721 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$n1211$18485, Q = \inst_wrapper.ctl_rf.c7_rf.chllp [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$chllp_reg$dma_chrf.v:621$18721 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$n1213$18487, Q = \inst_wrapper.ctl_rf.c7_rf.chllp [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$chllp_on_reg$dma_chrf.v:267$18528 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$n45$18328, Q = \inst_wrapper.ctl_rf.c7_rf.chllp_on).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$chllp_cnt_reg$dma_chrf.v:279$18543 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$n86$18429, Q = \inst_wrapper.ctl_rf.c7_rf.chllp_cnt).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$chdad_reg$dma_chrf.v:580$18698 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$n1198$18473, Q = \inst_wrapper.ctl_rf.c7_rf.chdad [31:24]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$chdad_reg$dma_chrf.v:580$18698 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$n1200$18475, Q = \inst_wrapper.ctl_rf.c7_rf.chdad [23:16]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$chdad_reg$dma_chrf.v:580$18698 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$n1202$18477, Q = \inst_wrapper.ctl_rf.c7_rf.chdad [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$chdad_reg$dma_chrf.v:580$18698 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$n1204$18479, Q = \inst_wrapper.ctl_rf.c7_rf.chdad [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$chabt_reg$dma_chrf.v:390$18593 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$n198$18365, Q = \inst_wrapper.ctl_rf.c7_rf.chabt).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$ch_en_reg$dma_chrf.v:480$18650 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$n334$18401, Q = \inst_wrapper.ctl_rf.c7_rf.ch_en).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$autold_reg$dma_chrf.v:400$18597 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb1 [6], Q = \inst_wrapper.ctl_rf.c7_rf.autold).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$swidth_reg$dma_chrf.v:411$18152 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n231$17989, Q = \inst_wrapper.ctl_rf.c6_rf.swidth).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$src_sz_reg$dma_chrf.v:352$18129 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [2:0], Q = \inst_wrapper.ctl_rf.c6_rf.src_sz).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$src_sel_reg$dma_chrf.v:463$18189 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n308$17943, Q = \inst_wrapper.ctl_rf.c6_rf.src_sel).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$sad_ctl1_reg$dma_chrf.v:463$18185 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n304$17939, Q = \inst_wrapper.ctl_rf.c6_rf.sad_ctl1).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$sad_ctl0_reg$dma_chrf.v:463$18186 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n305$17940, Q = \inst_wrapper.ctl_rf.c6_rf.sad_ctl0).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$prot3_reg$dma_chrf.v:343$18123 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [5], Q = \inst_wrapper.ctl_rf.c6_rf.prot3).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$prot2_reg$dma_chrf.v:343$18124 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [4], Q = \inst_wrapper.ctl_rf.c6_rf.prot2).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$prot1_reg$dma_chrf.v:343$18125 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [3], Q = \inst_wrapper.ctl_rf.c6_rf.prot1).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$mode_reg$dma_chrf.v:431$18160 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [7], Q = \inst_wrapper.ctl_rf.c6_rf.mode).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$int_tc_msk_reg$dma_chrf.v:306$18108 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n114$17895, Q = \inst_wrapper.ctl_rf.c6_rf.int_tc_msk).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$int_tc1_msk_reg$dma_chrf.v:500$18207 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [0], Q = \inst_wrapper.ctl_rf.c6_rf.int_tc1_msk).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$int_err_msk_reg$dma_chrf.v:500$18206 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [1], Q = \inst_wrapper.ctl_rf.c6_rf.int_err_msk).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$int_abt_msk_reg$dma_chrf.v:500$18205 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [2], Q = \inst_wrapper.ctl_rf.c6_rf.int_abt_msk).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$dwidth_reg$dma_chrf.v:422$18157 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n261$17993, Q = \inst_wrapper.ctl_rf.c6_rf.dwidth).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$dst_sel_reg$dma_chrf.v:463$18190 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n309$17944, Q = \inst_wrapper.ctl_rf.c6_rf.dst_sel).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$dreqmode_reg$dma_chrf.v:326$18116 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb3 [0], Q = \inst_wrapper.ctl_rf.c6_rf.dreqmode).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$dad_ctl1_reg$dma_chrf.v:463$18187 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n306$17941, Q = \inst_wrapper.ctl_rf.c6_rf.dad_ctl1).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$dad_ctl0_reg$dma_chrf.v:463$18188 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n307$17942, Q = \inst_wrapper.ctl_rf.c6_rf.dad_ctl0).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$chtsz_reg$dma_chrf.v:644$18289 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n1216$18038, Q = \inst_wrapper.ctl_rf.c6_rf.chtsz [11:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$chtsz_reg$dma_chrf.v:644$18289 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n1218$18040, Q = \inst_wrapper.ctl_rf.c6_rf.chtsz [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$chsad_reg$dma_chrf.v:540$18221 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n1189$18014, Q = \inst_wrapper.ctl_rf.c6_rf.chsad [31:24]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$chsad_reg$dma_chrf.v:540$18221 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n1191$18016, Q = \inst_wrapper.ctl_rf.c6_rf.chsad [23:16]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$chsad_reg$dma_chrf.v:540$18221 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n1193$18018, Q = \inst_wrapper.ctl_rf.c6_rf.chsad [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$chsad_reg$dma_chrf.v:540$18221 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n1195$18020, Q = \inst_wrapper.ctl_rf.c6_rf.chsad [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$chpri_reg$dma_chrf.v:316$18113 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [7:6], Q = \inst_wrapper.ctl_rf.c6_rf.chpri).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$chllpen_reg$dma_chrf.v:239$18065 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n28$17868, Q = \inst_wrapper.ctl_rf.c6_rf.chllpen).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$chllp_reg$dma_chrf.v:621$18270 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n1207$18030, Q = \inst_wrapper.ctl_rf.c6_rf.chllp [31:24]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$chllp_reg$dma_chrf.v:621$18270 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n1209$18032, Q = \inst_wrapper.ctl_rf.c6_rf.chllp [23:16]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$chllp_reg$dma_chrf.v:621$18270 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n1211$18034, Q = \inst_wrapper.ctl_rf.c6_rf.chllp [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$chllp_reg$dma_chrf.v:621$18270 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n1213$18036, Q = \inst_wrapper.ctl_rf.c6_rf.chllp [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$chllp_on_reg$dma_chrf.v:267$18077 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n45$17877, Q = \inst_wrapper.ctl_rf.c6_rf.chllp_on).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$chllp_cnt_reg$dma_chrf.v:279$18092 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n86$17978, Q = \inst_wrapper.ctl_rf.c6_rf.chllp_cnt).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$chdad_reg$dma_chrf.v:580$18247 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n1198$18022, Q = \inst_wrapper.ctl_rf.c6_rf.chdad [31:24]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$chdad_reg$dma_chrf.v:580$18247 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n1200$18024, Q = \inst_wrapper.ctl_rf.c6_rf.chdad [23:16]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$chdad_reg$dma_chrf.v:580$18247 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n1202$18026, Q = \inst_wrapper.ctl_rf.c6_rf.chdad [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$chdad_reg$dma_chrf.v:580$18247 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n1204$18028, Q = \inst_wrapper.ctl_rf.c6_rf.chdad [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$chabt_reg$dma_chrf.v:390$18142 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n198$17914, Q = \inst_wrapper.ctl_rf.c6_rf.chabt).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$ch_en_reg$dma_chrf.v:480$18199 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n334$17950, Q = \inst_wrapper.ctl_rf.c6_rf.ch_en).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$autold_reg$dma_chrf.v:400$18146 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb1 [6], Q = \inst_wrapper.ctl_rf.c6_rf.autold).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$swidth_reg$dma_chrf.v:411$17701 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$n231$17538, Q = \inst_wrapper.ctl_rf.c5_rf.swidth).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$src_sz_reg$dma_chrf.v:352$17678 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [2:0], Q = \inst_wrapper.ctl_rf.c5_rf.src_sz).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$src_sel_reg$dma_chrf.v:463$17738 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$n308$17492, Q = \inst_wrapper.ctl_rf.c5_rf.src_sel).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$sad_ctl1_reg$dma_chrf.v:463$17734 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$n304$17488, Q = \inst_wrapper.ctl_rf.c5_rf.sad_ctl1).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$sad_ctl0_reg$dma_chrf.v:463$17735 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$n305$17489, Q = \inst_wrapper.ctl_rf.c5_rf.sad_ctl0).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$prot3_reg$dma_chrf.v:343$17672 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [5], Q = \inst_wrapper.ctl_rf.c5_rf.prot3).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$prot2_reg$dma_chrf.v:343$17673 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [4], Q = \inst_wrapper.ctl_rf.c5_rf.prot2).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$prot1_reg$dma_chrf.v:343$17674 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [3], Q = \inst_wrapper.ctl_rf.c5_rf.prot1).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$mode_reg$dma_chrf.v:431$17709 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [7], Q = \inst_wrapper.ctl_rf.c5_rf.mode).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$int_tc_msk_reg$dma_chrf.v:306$17657 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$n114$17444, Q = \inst_wrapper.ctl_rf.c5_rf.int_tc_msk).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$int_tc1_msk_reg$dma_chrf.v:500$17756 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [0], Q = \inst_wrapper.ctl_rf.c5_rf.int_tc1_msk).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$int_err_msk_reg$dma_chrf.v:500$17755 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [1], Q = \inst_wrapper.ctl_rf.c5_rf.int_err_msk).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$int_abt_msk_reg$dma_chrf.v:500$17754 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [2], Q = \inst_wrapper.ctl_rf.c5_rf.int_abt_msk).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$dwidth_reg$dma_chrf.v:422$17706 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$n261$17542, Q = \inst_wrapper.ctl_rf.c5_rf.dwidth).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$dst_sel_reg$dma_chrf.v:463$17739 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$n309$17493, Q = \inst_wrapper.ctl_rf.c5_rf.dst_sel).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$dreqmode_reg$dma_chrf.v:326$17665 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb3 [0], Q = \inst_wrapper.ctl_rf.c5_rf.dreqmode).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$dad_ctl1_reg$dma_chrf.v:463$17736 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$n306$17490, Q = \inst_wrapper.ctl_rf.c5_rf.dad_ctl1).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$dad_ctl0_reg$dma_chrf.v:463$17737 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$n307$17491, Q = \inst_wrapper.ctl_rf.c5_rf.dad_ctl0).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$chtsz_reg$dma_chrf.v:644$17838 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$n1216$17587, Q = \inst_wrapper.ctl_rf.c5_rf.chtsz [11:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$chtsz_reg$dma_chrf.v:644$17838 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$n1218$17589, Q = \inst_wrapper.ctl_rf.c5_rf.chtsz [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$chsad_reg$dma_chrf.v:540$17770 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$n1189$17563, Q = \inst_wrapper.ctl_rf.c5_rf.chsad [31:24]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$chsad_reg$dma_chrf.v:540$17770 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$n1191$17565, Q = \inst_wrapper.ctl_rf.c5_rf.chsad [23:16]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$chsad_reg$dma_chrf.v:540$17770 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$n1193$17567, Q = \inst_wrapper.ctl_rf.c5_rf.chsad [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$chsad_reg$dma_chrf.v:540$17770 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$n1195$17569, Q = \inst_wrapper.ctl_rf.c5_rf.chsad [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$chpri_reg$dma_chrf.v:316$17662 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [7:6], Q = \inst_wrapper.ctl_rf.c5_rf.chpri).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$chllpen_reg$dma_chrf.v:239$17614 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$n28$17417, Q = \inst_wrapper.ctl_rf.c5_rf.chllpen).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$chllp_reg$dma_chrf.v:621$17819 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$n1207$17579, Q = \inst_wrapper.ctl_rf.c5_rf.chllp [31:24]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$chllp_reg$dma_chrf.v:621$17819 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$n1209$17581, Q = \inst_wrapper.ctl_rf.c5_rf.chllp [23:16]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$chllp_reg$dma_chrf.v:621$17819 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$n1211$17583, Q = \inst_wrapper.ctl_rf.c5_rf.chllp [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$chllp_reg$dma_chrf.v:621$17819 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$n1213$17585, Q = \inst_wrapper.ctl_rf.c5_rf.chllp [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$chllp_on_reg$dma_chrf.v:267$17626 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$n45$17426, Q = \inst_wrapper.ctl_rf.c5_rf.chllp_on).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$chllp_cnt_reg$dma_chrf.v:279$17641 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$n86$17527, Q = \inst_wrapper.ctl_rf.c5_rf.chllp_cnt).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$chdad_reg$dma_chrf.v:580$17796 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$n1198$17571, Q = \inst_wrapper.ctl_rf.c5_rf.chdad [31:24]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$chdad_reg$dma_chrf.v:580$17796 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$n1200$17573, Q = \inst_wrapper.ctl_rf.c5_rf.chdad [23:16]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$chdad_reg$dma_chrf.v:580$17796 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$n1202$17575, Q = \inst_wrapper.ctl_rf.c5_rf.chdad [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$chdad_reg$dma_chrf.v:580$17796 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$n1204$17577, Q = \inst_wrapper.ctl_rf.c5_rf.chdad [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$chabt_reg$dma_chrf.v:390$17691 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$n198$17463, Q = \inst_wrapper.ctl_rf.c5_rf.chabt).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$ch_en_reg$dma_chrf.v:480$17748 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$n334$17499, Q = \inst_wrapper.ctl_rf.c5_rf.ch_en).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$autold_reg$dma_chrf.v:400$17695 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb1 [6], Q = \inst_wrapper.ctl_rf.c5_rf.autold).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$swidth_reg$dma_chrf.v:411$17250 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$n231$17087, Q = \inst_wrapper.ctl_rf.c4_rf.swidth).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$src_sz_reg$dma_chrf.v:352$17227 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [2:0], Q = \inst_wrapper.ctl_rf.c4_rf.src_sz).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$src_sel_reg$dma_chrf.v:463$17287 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$n308$17041, Q = \inst_wrapper.ctl_rf.c4_rf.src_sel).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$sad_ctl1_reg$dma_chrf.v:463$17283 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$n304$17037, Q = \inst_wrapper.ctl_rf.c4_rf.sad_ctl1).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$sad_ctl0_reg$dma_chrf.v:463$17284 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$n305$17038, Q = \inst_wrapper.ctl_rf.c4_rf.sad_ctl0).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$prot3_reg$dma_chrf.v:343$17221 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [5], Q = \inst_wrapper.ctl_rf.c4_rf.prot3).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$prot2_reg$dma_chrf.v:343$17222 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [4], Q = \inst_wrapper.ctl_rf.c4_rf.prot2).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$prot1_reg$dma_chrf.v:343$17223 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [3], Q = \inst_wrapper.ctl_rf.c4_rf.prot1).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$mode_reg$dma_chrf.v:431$17258 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [7], Q = \inst_wrapper.ctl_rf.c4_rf.mode).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$int_tc_msk_reg$dma_chrf.v:306$17206 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$n114$16993, Q = \inst_wrapper.ctl_rf.c4_rf.int_tc_msk).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$int_tc1_msk_reg$dma_chrf.v:500$17305 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [0], Q = \inst_wrapper.ctl_rf.c4_rf.int_tc1_msk).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$int_err_msk_reg$dma_chrf.v:500$17304 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [1], Q = \inst_wrapper.ctl_rf.c4_rf.int_err_msk).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$int_abt_msk_reg$dma_chrf.v:500$17303 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [2], Q = \inst_wrapper.ctl_rf.c4_rf.int_abt_msk).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$dwidth_reg$dma_chrf.v:422$17255 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$n261$17091, Q = \inst_wrapper.ctl_rf.c4_rf.dwidth).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$dst_sel_reg$dma_chrf.v:463$17288 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$n309$17042, Q = \inst_wrapper.ctl_rf.c4_rf.dst_sel).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$dreqmode_reg$dma_chrf.v:326$17214 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb3 [0], Q = \inst_wrapper.ctl_rf.c4_rf.dreqmode).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$dad_ctl1_reg$dma_chrf.v:463$17285 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$n306$17039, Q = \inst_wrapper.ctl_rf.c4_rf.dad_ctl1).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$dad_ctl0_reg$dma_chrf.v:463$17286 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$n307$17040, Q = \inst_wrapper.ctl_rf.c4_rf.dad_ctl0).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$chtsz_reg$dma_chrf.v:644$17387 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$n1216$17136, Q = \inst_wrapper.ctl_rf.c4_rf.chtsz [11:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$chtsz_reg$dma_chrf.v:644$17387 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$n1218$17138, Q = \inst_wrapper.ctl_rf.c4_rf.chtsz [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$chsad_reg$dma_chrf.v:540$17319 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$n1189$17112, Q = \inst_wrapper.ctl_rf.c4_rf.chsad [31:24]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$chsad_reg$dma_chrf.v:540$17319 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$n1191$17114, Q = \inst_wrapper.ctl_rf.c4_rf.chsad [23:16]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$chsad_reg$dma_chrf.v:540$17319 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$n1193$17116, Q = \inst_wrapper.ctl_rf.c4_rf.chsad [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$chsad_reg$dma_chrf.v:540$17319 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$n1195$17118, Q = \inst_wrapper.ctl_rf.c4_rf.chsad [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$chpri_reg$dma_chrf.v:316$17211 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [7:6], Q = \inst_wrapper.ctl_rf.c4_rf.chpri).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$chllpen_reg$dma_chrf.v:239$17163 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$n28$16966, Q = \inst_wrapper.ctl_rf.c4_rf.chllpen).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$chllp_reg$dma_chrf.v:621$17368 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$n1207$17128, Q = \inst_wrapper.ctl_rf.c4_rf.chllp [31:24]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$chllp_reg$dma_chrf.v:621$17368 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$n1209$17130, Q = \inst_wrapper.ctl_rf.c4_rf.chllp [23:16]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$chllp_reg$dma_chrf.v:621$17368 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$n1211$17132, Q = \inst_wrapper.ctl_rf.c4_rf.chllp [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$chllp_reg$dma_chrf.v:621$17368 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$n1213$17134, Q = \inst_wrapper.ctl_rf.c4_rf.chllp [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$chllp_on_reg$dma_chrf.v:267$17175 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$n45$16975, Q = \inst_wrapper.ctl_rf.c4_rf.chllp_on).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$chllp_cnt_reg$dma_chrf.v:279$17190 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$n86$17076, Q = \inst_wrapper.ctl_rf.c4_rf.chllp_cnt).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$chdad_reg$dma_chrf.v:580$17345 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$n1198$17120, Q = \inst_wrapper.ctl_rf.c4_rf.chdad [31:24]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$chdad_reg$dma_chrf.v:580$17345 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$n1200$17122, Q = \inst_wrapper.ctl_rf.c4_rf.chdad [23:16]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$chdad_reg$dma_chrf.v:580$17345 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$n1202$17124, Q = \inst_wrapper.ctl_rf.c4_rf.chdad [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$chdad_reg$dma_chrf.v:580$17345 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$n1204$17126, Q = \inst_wrapper.ctl_rf.c4_rf.chdad [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$chabt_reg$dma_chrf.v:390$17240 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$n198$17012, Q = \inst_wrapper.ctl_rf.c4_rf.chabt).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$ch_en_reg$dma_chrf.v:480$17297 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$n334$17048, Q = \inst_wrapper.ctl_rf.c4_rf.ch_en).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$autold_reg$dma_chrf.v:400$17244 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb1 [6], Q = \inst_wrapper.ctl_rf.c4_rf.autold).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$swidth_reg$dma_chrf.v:411$16799 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$n231$16636, Q = \inst_wrapper.ctl_rf.c3_rf.swidth).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$src_sz_reg$dma_chrf.v:352$16776 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [2:0], Q = \inst_wrapper.ctl_rf.c3_rf.src_sz).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$src_sel_reg$dma_chrf.v:463$16836 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$n308$16590, Q = \inst_wrapper.ctl_rf.c3_rf.src_sel).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$sad_ctl1_reg$dma_chrf.v:463$16832 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$n304$16586, Q = \inst_wrapper.ctl_rf.c3_rf.sad_ctl1).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$sad_ctl0_reg$dma_chrf.v:463$16833 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$n305$16587, Q = \inst_wrapper.ctl_rf.c3_rf.sad_ctl0).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$prot3_reg$dma_chrf.v:343$16770 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [5], Q = \inst_wrapper.ctl_rf.c3_rf.prot3).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$prot2_reg$dma_chrf.v:343$16771 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [4], Q = \inst_wrapper.ctl_rf.c3_rf.prot2).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$prot1_reg$dma_chrf.v:343$16772 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [3], Q = \inst_wrapper.ctl_rf.c3_rf.prot1).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$mode_reg$dma_chrf.v:431$16807 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [7], Q = \inst_wrapper.ctl_rf.c3_rf.mode).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$int_tc_msk_reg$dma_chrf.v:306$16755 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$n114$16542, Q = \inst_wrapper.ctl_rf.c3_rf.int_tc_msk).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$int_tc1_msk_reg$dma_chrf.v:500$16854 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [0], Q = \inst_wrapper.ctl_rf.c3_rf.int_tc1_msk).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$int_err_msk_reg$dma_chrf.v:500$16853 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [1], Q = \inst_wrapper.ctl_rf.c3_rf.int_err_msk).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$int_abt_msk_reg$dma_chrf.v:500$16852 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [2], Q = \inst_wrapper.ctl_rf.c3_rf.int_abt_msk).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$dwidth_reg$dma_chrf.v:422$16804 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$n261$16640, Q = \inst_wrapper.ctl_rf.c3_rf.dwidth).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$dst_sel_reg$dma_chrf.v:463$16837 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$n309$16591, Q = \inst_wrapper.ctl_rf.c3_rf.dst_sel).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$dreqmode_reg$dma_chrf.v:326$16763 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb3 [0], Q = \inst_wrapper.ctl_rf.c3_rf.dreqmode).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$dad_ctl1_reg$dma_chrf.v:463$16834 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$n306$16588, Q = \inst_wrapper.ctl_rf.c3_rf.dad_ctl1).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$dad_ctl0_reg$dma_chrf.v:463$16835 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$n307$16589, Q = \inst_wrapper.ctl_rf.c3_rf.dad_ctl0).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$chtsz_reg$dma_chrf.v:644$16936 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$n1216$16685, Q = \inst_wrapper.ctl_rf.c3_rf.chtsz [11:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$chtsz_reg$dma_chrf.v:644$16936 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$n1218$16687, Q = \inst_wrapper.ctl_rf.c3_rf.chtsz [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$chsad_reg$dma_chrf.v:540$16868 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$n1189$16661, Q = \inst_wrapper.ctl_rf.c3_rf.chsad [31:24]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$chsad_reg$dma_chrf.v:540$16868 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$n1191$16663, Q = \inst_wrapper.ctl_rf.c3_rf.chsad [23:16]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$chsad_reg$dma_chrf.v:540$16868 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$n1193$16665, Q = \inst_wrapper.ctl_rf.c3_rf.chsad [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$chsad_reg$dma_chrf.v:540$16868 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$n1195$16667, Q = \inst_wrapper.ctl_rf.c3_rf.chsad [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$chpri_reg$dma_chrf.v:316$16760 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [7:6], Q = \inst_wrapper.ctl_rf.c3_rf.chpri).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$chllpen_reg$dma_chrf.v:239$16712 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$n28$16515, Q = \inst_wrapper.ctl_rf.c3_rf.chllpen).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$chllp_reg$dma_chrf.v:621$16917 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$n1207$16677, Q = \inst_wrapper.ctl_rf.c3_rf.chllp [31:24]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$chllp_reg$dma_chrf.v:621$16917 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$n1209$16679, Q = \inst_wrapper.ctl_rf.c3_rf.chllp [23:16]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$chllp_reg$dma_chrf.v:621$16917 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$n1211$16681, Q = \inst_wrapper.ctl_rf.c3_rf.chllp [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$chllp_reg$dma_chrf.v:621$16917 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$n1213$16683, Q = \inst_wrapper.ctl_rf.c3_rf.chllp [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$chllp_on_reg$dma_chrf.v:267$16724 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$n45$16524, Q = \inst_wrapper.ctl_rf.c3_rf.chllp_on).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$chllp_cnt_reg$dma_chrf.v:279$16739 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$n86$16625, Q = \inst_wrapper.ctl_rf.c3_rf.chllp_cnt).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$chdad_reg$dma_chrf.v:580$16894 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$n1198$16669, Q = \inst_wrapper.ctl_rf.c3_rf.chdad [31:24]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$chdad_reg$dma_chrf.v:580$16894 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$n1200$16671, Q = \inst_wrapper.ctl_rf.c3_rf.chdad [23:16]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$chdad_reg$dma_chrf.v:580$16894 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$n1202$16673, Q = \inst_wrapper.ctl_rf.c3_rf.chdad [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$chdad_reg$dma_chrf.v:580$16894 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$n1204$16675, Q = \inst_wrapper.ctl_rf.c3_rf.chdad [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$chabt_reg$dma_chrf.v:390$16789 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$n198$16561, Q = \inst_wrapper.ctl_rf.c3_rf.chabt).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$ch_en_reg$dma_chrf.v:480$16846 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$n334$16597, Q = \inst_wrapper.ctl_rf.c3_rf.ch_en).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$autold_reg$dma_chrf.v:400$16793 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb1 [6], Q = \inst_wrapper.ctl_rf.c3_rf.autold).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$swidth_reg$dma_chrf.v:411$16348 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$n231$16185, Q = \inst_wrapper.ctl_rf.c2_rf.swidth).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$src_sz_reg$dma_chrf.v:352$16325 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [2:0], Q = \inst_wrapper.ctl_rf.c2_rf.src_sz).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$src_sel_reg$dma_chrf.v:463$16385 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$n308$16139, Q = \inst_wrapper.ctl_rf.c2_rf.src_sel).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$sad_ctl1_reg$dma_chrf.v:463$16381 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$n304$16135, Q = \inst_wrapper.ctl_rf.c2_rf.sad_ctl1).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$sad_ctl0_reg$dma_chrf.v:463$16382 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$n305$16136, Q = \inst_wrapper.ctl_rf.c2_rf.sad_ctl0).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$prot3_reg$dma_chrf.v:343$16319 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [5], Q = \inst_wrapper.ctl_rf.c2_rf.prot3).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$prot2_reg$dma_chrf.v:343$16320 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [4], Q = \inst_wrapper.ctl_rf.c2_rf.prot2).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$prot1_reg$dma_chrf.v:343$16321 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [3], Q = \inst_wrapper.ctl_rf.c2_rf.prot1).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$mode_reg$dma_chrf.v:431$16356 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [7], Q = \inst_wrapper.ctl_rf.c2_rf.mode).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$int_tc_msk_reg$dma_chrf.v:306$16304 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$n114$16091, Q = \inst_wrapper.ctl_rf.c2_rf.int_tc_msk).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$int_tc1_msk_reg$dma_chrf.v:500$16403 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [0], Q = \inst_wrapper.ctl_rf.c2_rf.int_tc1_msk).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$int_err_msk_reg$dma_chrf.v:500$16402 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [1], Q = \inst_wrapper.ctl_rf.c2_rf.int_err_msk).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$int_abt_msk_reg$dma_chrf.v:500$16401 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [2], Q = \inst_wrapper.ctl_rf.c2_rf.int_abt_msk).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$dwidth_reg$dma_chrf.v:422$16353 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$n261$16189, Q = \inst_wrapper.ctl_rf.c2_rf.dwidth).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$dst_sel_reg$dma_chrf.v:463$16386 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$n309$16140, Q = \inst_wrapper.ctl_rf.c2_rf.dst_sel).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$dreqmode_reg$dma_chrf.v:326$16312 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb3 [0], Q = \inst_wrapper.ctl_rf.c2_rf.dreqmode).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$dad_ctl1_reg$dma_chrf.v:463$16383 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$n306$16137, Q = \inst_wrapper.ctl_rf.c2_rf.dad_ctl1).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$dad_ctl0_reg$dma_chrf.v:463$16384 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$n307$16138, Q = \inst_wrapper.ctl_rf.c2_rf.dad_ctl0).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$chtsz_reg$dma_chrf.v:644$16485 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$n1216$16234, Q = \inst_wrapper.ctl_rf.c2_rf.chtsz [11:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$chtsz_reg$dma_chrf.v:644$16485 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$n1218$16236, Q = \inst_wrapper.ctl_rf.c2_rf.chtsz [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$chsad_reg$dma_chrf.v:540$16417 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$n1189$16210, Q = \inst_wrapper.ctl_rf.c2_rf.chsad [31:24]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$chsad_reg$dma_chrf.v:540$16417 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$n1191$16212, Q = \inst_wrapper.ctl_rf.c2_rf.chsad [23:16]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$chsad_reg$dma_chrf.v:540$16417 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$n1193$16214, Q = \inst_wrapper.ctl_rf.c2_rf.chsad [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$chsad_reg$dma_chrf.v:540$16417 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$n1195$16216, Q = \inst_wrapper.ctl_rf.c2_rf.chsad [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$chpri_reg$dma_chrf.v:316$16309 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [7:6], Q = \inst_wrapper.ctl_rf.c2_rf.chpri).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$chllpen_reg$dma_chrf.v:239$16261 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$n28$16064, Q = \inst_wrapper.ctl_rf.c2_rf.chllpen).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$chllp_reg$dma_chrf.v:621$16466 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$n1207$16226, Q = \inst_wrapper.ctl_rf.c2_rf.chllp [31:24]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$chllp_reg$dma_chrf.v:621$16466 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$n1209$16228, Q = \inst_wrapper.ctl_rf.c2_rf.chllp [23:16]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$chllp_reg$dma_chrf.v:621$16466 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$n1211$16230, Q = \inst_wrapper.ctl_rf.c2_rf.chllp [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$chllp_reg$dma_chrf.v:621$16466 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$n1213$16232, Q = \inst_wrapper.ctl_rf.c2_rf.chllp [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$chllp_on_reg$dma_chrf.v:267$16273 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$n45$16073, Q = \inst_wrapper.ctl_rf.c2_rf.chllp_on).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$chllp_cnt_reg$dma_chrf.v:279$16288 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$n86$16174, Q = \inst_wrapper.ctl_rf.c2_rf.chllp_cnt).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$chdad_reg$dma_chrf.v:580$16443 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$n1198$16218, Q = \inst_wrapper.ctl_rf.c2_rf.chdad [31:24]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$chdad_reg$dma_chrf.v:580$16443 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$n1200$16220, Q = \inst_wrapper.ctl_rf.c2_rf.chdad [23:16]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$chdad_reg$dma_chrf.v:580$16443 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$n1202$16222, Q = \inst_wrapper.ctl_rf.c2_rf.chdad [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$chdad_reg$dma_chrf.v:580$16443 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$n1204$16224, Q = \inst_wrapper.ctl_rf.c2_rf.chdad [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$chabt_reg$dma_chrf.v:390$16338 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$n198$16110, Q = \inst_wrapper.ctl_rf.c2_rf.chabt).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$ch_en_reg$dma_chrf.v:480$16395 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$n334$16146, Q = \inst_wrapper.ctl_rf.c2_rf.ch_en).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$autold_reg$dma_chrf.v:400$16342 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb1 [6], Q = \inst_wrapper.ctl_rf.c2_rf.autold).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$swidth_reg$dma_chrf.v:411$15897 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$n231$15734, Q = \inst_wrapper.ctl_rf.c1_rf.swidth).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$src_sz_reg$dma_chrf.v:352$15874 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [2:0], Q = \inst_wrapper.ctl_rf.c1_rf.src_sz).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$src_sel_reg$dma_chrf.v:463$15934 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$n308$15688, Q = \inst_wrapper.ctl_rf.c1_rf.src_sel).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$sad_ctl1_reg$dma_chrf.v:463$15930 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$n304$15684, Q = \inst_wrapper.ctl_rf.c1_rf.sad_ctl1).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$sad_ctl0_reg$dma_chrf.v:463$15931 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$n305$15685, Q = \inst_wrapper.ctl_rf.c1_rf.sad_ctl0).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$prot3_reg$dma_chrf.v:343$15868 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [5], Q = \inst_wrapper.ctl_rf.c1_rf.prot3).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$prot2_reg$dma_chrf.v:343$15869 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [4], Q = \inst_wrapper.ctl_rf.c1_rf.prot2).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$prot1_reg$dma_chrf.v:343$15870 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [3], Q = \inst_wrapper.ctl_rf.c1_rf.prot1).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$mode_reg$dma_chrf.v:431$15905 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [7], Q = \inst_wrapper.ctl_rf.c1_rf.mode).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$int_tc_msk_reg$dma_chrf.v:306$15853 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$n114$15640, Q = \inst_wrapper.ctl_rf.c1_rf.int_tc_msk).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$int_tc1_msk_reg$dma_chrf.v:500$15952 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [0], Q = \inst_wrapper.ctl_rf.c1_rf.int_tc1_msk).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$int_err_msk_reg$dma_chrf.v:500$15951 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [1], Q = \inst_wrapper.ctl_rf.c1_rf.int_err_msk).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$int_abt_msk_reg$dma_chrf.v:500$15950 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [2], Q = \inst_wrapper.ctl_rf.c1_rf.int_abt_msk).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$dwidth_reg$dma_chrf.v:422$15902 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$n261$15738, Q = \inst_wrapper.ctl_rf.c1_rf.dwidth).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$dst_sel_reg$dma_chrf.v:463$15935 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$n309$15689, Q = \inst_wrapper.ctl_rf.c1_rf.dst_sel).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$dreqmode_reg$dma_chrf.v:326$15861 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb3 [0], Q = \inst_wrapper.ctl_rf.c1_rf.dreqmode).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$dad_ctl1_reg$dma_chrf.v:463$15932 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$n306$15686, Q = \inst_wrapper.ctl_rf.c1_rf.dad_ctl1).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$dad_ctl0_reg$dma_chrf.v:463$15933 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$n307$15687, Q = \inst_wrapper.ctl_rf.c1_rf.dad_ctl0).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$chtsz_reg$dma_chrf.v:644$16034 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$n1216$15783, Q = \inst_wrapper.ctl_rf.c1_rf.chtsz [11:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$chtsz_reg$dma_chrf.v:644$16034 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$n1218$15785, Q = \inst_wrapper.ctl_rf.c1_rf.chtsz [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$chsad_reg$dma_chrf.v:540$15966 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$n1189$15759, Q = \inst_wrapper.ctl_rf.c1_rf.chsad [31:24]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$chsad_reg$dma_chrf.v:540$15966 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$n1191$15761, Q = \inst_wrapper.ctl_rf.c1_rf.chsad [23:16]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$chsad_reg$dma_chrf.v:540$15966 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$n1193$15763, Q = \inst_wrapper.ctl_rf.c1_rf.chsad [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$chsad_reg$dma_chrf.v:540$15966 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$n1195$15765, Q = \inst_wrapper.ctl_rf.c1_rf.chsad [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$chpri_reg$dma_chrf.v:316$15858 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [7:6], Q = \inst_wrapper.ctl_rf.c1_rf.chpri).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$chllpen_reg$dma_chrf.v:239$15810 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$n28$15613, Q = \inst_wrapper.ctl_rf.c1_rf.chllpen).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$chllp_reg$dma_chrf.v:621$16015 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$n1207$15775, Q = \inst_wrapper.ctl_rf.c1_rf.chllp [31:24]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$chllp_reg$dma_chrf.v:621$16015 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$n1209$15777, Q = \inst_wrapper.ctl_rf.c1_rf.chllp [23:16]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$chllp_reg$dma_chrf.v:621$16015 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$n1211$15779, Q = \inst_wrapper.ctl_rf.c1_rf.chllp [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$chllp_reg$dma_chrf.v:621$16015 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$n1213$15781, Q = \inst_wrapper.ctl_rf.c1_rf.chllp [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$chllp_on_reg$dma_chrf.v:267$15822 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$n45$15622, Q = \inst_wrapper.ctl_rf.c1_rf.chllp_on).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$chllp_cnt_reg$dma_chrf.v:279$15837 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$n86$15723, Q = \inst_wrapper.ctl_rf.c1_rf.chllp_cnt).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$chdad_reg$dma_chrf.v:580$15992 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$n1198$15767, Q = \inst_wrapper.ctl_rf.c1_rf.chdad [31:24]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$chdad_reg$dma_chrf.v:580$15992 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$n1200$15769, Q = \inst_wrapper.ctl_rf.c1_rf.chdad [23:16]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$chdad_reg$dma_chrf.v:580$15992 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$n1202$15771, Q = \inst_wrapper.ctl_rf.c1_rf.chdad [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$chdad_reg$dma_chrf.v:580$15992 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$n1204$15773, Q = \inst_wrapper.ctl_rf.c1_rf.chdad [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$chabt_reg$dma_chrf.v:390$15887 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$n198$15659, Q = \inst_wrapper.ctl_rf.c1_rf.chabt).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$ch_en_reg$dma_chrf.v:480$15944 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$n334$15695, Q = \inst_wrapper.ctl_rf.c1_rf.ch_en).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$autold_reg$dma_chrf.v:400$15891 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb1 [6], Q = \inst_wrapper.ctl_rf.c1_rf.autold).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$swidth_reg$dma_chrf.v:411$15446 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$n231$15283, Q = \inst_wrapper.ctl_rf.c0_rf.swidth).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$src_sz_reg$dma_chrf.v:352$15423 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [2:0], Q = \inst_wrapper.ctl_rf.c0_rf.src_sz).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$src_sel_reg$dma_chrf.v:463$15483 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$n308$15237, Q = \inst_wrapper.ctl_rf.c0_rf.src_sel).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$sad_ctl1_reg$dma_chrf.v:463$15479 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$n304$15233, Q = \inst_wrapper.ctl_rf.c0_rf.sad_ctl1).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$sad_ctl0_reg$dma_chrf.v:463$15480 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$n305$15234, Q = \inst_wrapper.ctl_rf.c0_rf.sad_ctl0).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$prot3_reg$dma_chrf.v:343$15417 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [5], Q = \inst_wrapper.ctl_rf.c0_rf.prot3).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$prot2_reg$dma_chrf.v:343$15418 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [4], Q = \inst_wrapper.ctl_rf.c0_rf.prot2).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$prot1_reg$dma_chrf.v:343$15419 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [3], Q = \inst_wrapper.ctl_rf.c0_rf.prot1).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$mode_reg$dma_chrf.v:431$15454 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [7], Q = \inst_wrapper.ctl_rf.c0_rf.mode).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$int_tc_msk_reg$dma_chrf.v:306$15402 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$n114$15189, Q = \inst_wrapper.ctl_rf.c0_rf.int_tc_msk).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$int_tc1_msk_reg$dma_chrf.v:500$15501 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [0], Q = \inst_wrapper.ctl_rf.c0_rf.int_tc1_msk).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$int_err_msk_reg$dma_chrf.v:500$15500 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [1], Q = \inst_wrapper.ctl_rf.c0_rf.int_err_msk).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$int_abt_msk_reg$dma_chrf.v:500$15499 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [2], Q = \inst_wrapper.ctl_rf.c0_rf.int_abt_msk).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$dwidth_reg$dma_chrf.v:422$15451 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$n261$15287, Q = \inst_wrapper.ctl_rf.c0_rf.dwidth).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$dst_sel_reg$dma_chrf.v:463$15484 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$n309$15238, Q = \inst_wrapper.ctl_rf.c0_rf.dst_sel).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$dreqmode_reg$dma_chrf.v:326$15410 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb3 [0], Q = \inst_wrapper.ctl_rf.c0_rf.dreqmode).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$dad_ctl1_reg$dma_chrf.v:463$15481 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$n306$15235, Q = \inst_wrapper.ctl_rf.c0_rf.dad_ctl1).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$dad_ctl0_reg$dma_chrf.v:463$15482 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$n307$15236, Q = \inst_wrapper.ctl_rf.c0_rf.dad_ctl0).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$chtsz_reg$dma_chrf.v:644$15583 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$n1216$15332, Q = \inst_wrapper.ctl_rf.c0_rf.chtsz [11:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$chtsz_reg$dma_chrf.v:644$15583 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$n1218$15334, Q = \inst_wrapper.ctl_rf.c0_rf.chtsz [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$chsad_reg$dma_chrf.v:540$15515 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$n1189$15308, Q = \inst_wrapper.ctl_rf.c0_rf.chsad [31:24]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$chsad_reg$dma_chrf.v:540$15515 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$n1191$15310, Q = \inst_wrapper.ctl_rf.c0_rf.chsad [23:16]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$chsad_reg$dma_chrf.v:540$15515 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$n1193$15312, Q = \inst_wrapper.ctl_rf.c0_rf.chsad [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$chsad_reg$dma_chrf.v:540$15515 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$n1195$15314, Q = \inst_wrapper.ctl_rf.c0_rf.chsad [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$chpri_reg$dma_chrf.v:316$15407 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2 [7:6], Q = \inst_wrapper.ctl_rf.c0_rf.chpri).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$chllpen_reg$dma_chrf.v:239$15359 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$n28$15162, Q = \inst_wrapper.ctl_rf.c0_rf.chllpen).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$chllp_reg$dma_chrf.v:621$15564 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$n1207$15324, Q = \inst_wrapper.ctl_rf.c0_rf.chllp [31:24]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$chllp_reg$dma_chrf.v:621$15564 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$n1209$15326, Q = \inst_wrapper.ctl_rf.c0_rf.chllp [23:16]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$chllp_reg$dma_chrf.v:621$15564 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$n1211$15328, Q = \inst_wrapper.ctl_rf.c0_rf.chllp [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$chllp_reg$dma_chrf.v:621$15564 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$n1213$15330, Q = \inst_wrapper.ctl_rf.c0_rf.chllp [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$chllp_on_reg$dma_chrf.v:267$15371 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$n45$15171, Q = \inst_wrapper.ctl_rf.c0_rf.chllp_on).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$chllp_cnt_reg$dma_chrf.v:279$15386 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$n86$15272, Q = \inst_wrapper.ctl_rf.c0_rf.chllp_cnt).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$chdad_reg$dma_chrf.v:580$15541 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$n1198$15316, Q = \inst_wrapper.ctl_rf.c0_rf.chdad [31:24]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$chdad_reg$dma_chrf.v:580$15541 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$n1200$15318, Q = \inst_wrapper.ctl_rf.c0_rf.chdad [23:16]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$chdad_reg$dma_chrf.v:580$15541 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$n1202$15320, Q = \inst_wrapper.ctl_rf.c0_rf.chdad [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$chdad_reg$dma_chrf.v:580$15541 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$n1204$15322, Q = \inst_wrapper.ctl_rf.c0_rf.chdad [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$chabt_reg$dma_chrf.v:390$15436 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$n198$15208, Q = \inst_wrapper.ctl_rf.c0_rf.chabt).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$ch_en_reg$dma_chrf.v:480$15493 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$n334$15244, Q = \inst_wrapper.ctl_rf.c0_rf.ch_en).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$autold_reg$dma_chrf.v:400$15440 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb1 [6], Q = \inst_wrapper.ctl_rf.c0_rf.autold).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$tc_reg$dma_ctlrf.v:1902$12007 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.$verific$n3755$11243, Q = \inst_wrapper.ctl_rf.tc [0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$tc_reg$dma_ctlrf.v:1902$12007 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.$verific$n3764$11245, Q = \inst_wrapper.ctl_rf.tc [1]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$tc_reg$dma_ctlrf.v:1902$12007 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.$verific$n3773$11247, Q = \inst_wrapper.ctl_rf.tc [2]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$tc_reg$dma_ctlrf.v:1902$12007 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.$verific$n3782$11249, Q = \inst_wrapper.ctl_rf.tc [3]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$tc_reg$dma_ctlrf.v:1902$12007 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.$verific$n3791$11251, Q = \inst_wrapper.ctl_rf.tc [4]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$tc_reg$dma_ctlrf.v:1902$12007 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.$verific$n3800$11253, Q = \inst_wrapper.ctl_rf.tc [5]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$tc_reg$dma_ctlrf.v:1902$12007 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.$verific$n3809$11255, Q = \inst_wrapper.ctl_rf.tc [6]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$tc_reg$dma_ctlrf.v:1902$12007 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.$verific$n3818$11257, Q = \inst_wrapper.ctl_rf.tc [7]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$sync_reg$dma_ctlrf.v:2281$12027 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0, Q = \inst_wrapper.ctl_rf.sync).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$m1end_reg$dma_ctlrf.v:2257$12014 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [2], Q = \inst_wrapper.ctl_rf.m1end).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$m0end_reg$dma_ctlrf.v:2263$12017 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [1], Q = \inst_wrapper.ctl_rf.m0end).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$err_reg$dma_ctlrf.v:2224$11547 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.$verific$n3923$11267, Q = \inst_wrapper.ctl_rf.err [0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$err_reg$dma_ctlrf.v:2224$11547 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.$verific$n3941$11271, Q = \inst_wrapper.ctl_rf.err [1]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$err_reg$dma_ctlrf.v:2224$11547 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.$verific$n3959$11275, Q = \inst_wrapper.ctl_rf.err [2]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$err_reg$dma_ctlrf.v:2224$11547 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.$verific$n3977$11279, Q = \inst_wrapper.ctl_rf.err [3]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$err_reg$dma_ctlrf.v:2224$11547 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.$verific$n3995$11283, Q = \inst_wrapper.ctl_rf.err [4]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$err_reg$dma_ctlrf.v:2224$11547 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.$verific$n4013$11287, Q = \inst_wrapper.ctl_rf.err [5]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$err_reg$dma_ctlrf.v:2224$11547 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.$verific$n4031$11291, Q = \inst_wrapper.ctl_rf.err [6]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$err_reg$dma_ctlrf.v:2224$11547 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.$verific$n4049$11295, Q = \inst_wrapper.ctl_rf.err [7]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$dmacen_reg$dma_ctlrf.v:2269$12020 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb0 [0], Q = \inst_wrapper.ctl_rf.dmacen).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$c7dmabs_reg$dma_ctlrf.v:2420$12083 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2, Q = \inst_wrapper.ctl_rf.c7dmabs [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$c7dmabs_reg$dma_ctlrf.v:2420$12083 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb3, Q = \inst_wrapper.ctl_rf.c7dmabs [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$c7brbs_reg$dma_ctlrf.v:2557$12139 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2, Q = \inst_wrapper.ctl_rf.c7brbs [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$c7brbs_reg$dma_ctlrf.v:2557$12139 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb3, Q = \inst_wrapper.ctl_rf.c7brbs [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$c6dmabs_reg$dma_ctlrf.v:2403$12076 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2, Q = \inst_wrapper.ctl_rf.c6dmabs [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$c6dmabs_reg$dma_ctlrf.v:2403$12076 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb3, Q = \inst_wrapper.ctl_rf.c6dmabs [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$c6brbs_reg$dma_ctlrf.v:2540$12132 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2, Q = \inst_wrapper.ctl_rf.c6brbs [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$c6brbs_reg$dma_ctlrf.v:2540$12132 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb3, Q = \inst_wrapper.ctl_rf.c6brbs [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$c5dmabs_reg$dma_ctlrf.v:2386$12069 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2, Q = \inst_wrapper.ctl_rf.c5dmabs [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$c5dmabs_reg$dma_ctlrf.v:2386$12069 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb3, Q = \inst_wrapper.ctl_rf.c5dmabs [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$c5brbs_reg$dma_ctlrf.v:2523$12125 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2, Q = \inst_wrapper.ctl_rf.c5brbs [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$c5brbs_reg$dma_ctlrf.v:2523$12125 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb3, Q = \inst_wrapper.ctl_rf.c5brbs [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$c4dmabs_reg$dma_ctlrf.v:2369$12062 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2, Q = \inst_wrapper.ctl_rf.c4dmabs [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$c4dmabs_reg$dma_ctlrf.v:2369$12062 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb3, Q = \inst_wrapper.ctl_rf.c4dmabs [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$c4brbs_reg$dma_ctlrf.v:2506$12118 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2, Q = \inst_wrapper.ctl_rf.c4brbs [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$c4brbs_reg$dma_ctlrf.v:2506$12118 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb3, Q = \inst_wrapper.ctl_rf.c4brbs [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$c3dmabs_reg$dma_ctlrf.v:2352$12055 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2, Q = \inst_wrapper.ctl_rf.c3dmabs [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$c3dmabs_reg$dma_ctlrf.v:2352$12055 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb3, Q = \inst_wrapper.ctl_rf.c3dmabs [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$c3brbs_reg$dma_ctlrf.v:2489$12111 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2, Q = \inst_wrapper.ctl_rf.c3brbs [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$c3brbs_reg$dma_ctlrf.v:2489$12111 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb3, Q = \inst_wrapper.ctl_rf.c3brbs [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$c2dmabs_reg$dma_ctlrf.v:2335$12048 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2, Q = \inst_wrapper.ctl_rf.c2dmabs [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$c2dmabs_reg$dma_ctlrf.v:2335$12048 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb3, Q = \inst_wrapper.ctl_rf.c2dmabs [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$c2brbs_reg$dma_ctlrf.v:2472$12104 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2, Q = \inst_wrapper.ctl_rf.c2brbs [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$c2brbs_reg$dma_ctlrf.v:2472$12104 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb3, Q = \inst_wrapper.ctl_rf.c2brbs [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$c1dmabs_reg$dma_ctlrf.v:2318$12041 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2, Q = \inst_wrapper.ctl_rf.c1dmabs [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$c1dmabs_reg$dma_ctlrf.v:2318$12041 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb3, Q = \inst_wrapper.ctl_rf.c1dmabs [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$c1brbs_reg$dma_ctlrf.v:2455$12097 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2, Q = \inst_wrapper.ctl_rf.c1brbs [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$c1brbs_reg$dma_ctlrf.v:2455$12097 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb3, Q = \inst_wrapper.ctl_rf.c1brbs [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$c0dmabs_reg$dma_ctlrf.v:2302$12033 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2, Q = \inst_wrapper.ctl_rf.c0dmabs [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$c0dmabs_reg$dma_ctlrf.v:2302$12033 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb3, Q = \inst_wrapper.ctl_rf.c0dmabs [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$c0brbs_reg$dma_ctlrf.v:2439$12090 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb2, Q = \inst_wrapper.ctl_rf.c0brbs [7:0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$c0brbs_reg$dma_ctlrf.v:2439$12090 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_slv.s_rgdtb3, Q = \inst_wrapper.ctl_rf.c0brbs [15:8]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$abt_reg$dma_ctlrf.v:2233$12004 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.$verific$n3932$11269, Q = \inst_wrapper.ctl_rf.abt [0]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$abt_reg$dma_ctlrf.v:2233$12004 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.$verific$n3950$11273, Q = \inst_wrapper.ctl_rf.abt [1]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$abt_reg$dma_ctlrf.v:2233$12004 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.$verific$n3968$11277, Q = \inst_wrapper.ctl_rf.abt [2]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$abt_reg$dma_ctlrf.v:2233$12004 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.$verific$n3986$11281, Q = \inst_wrapper.ctl_rf.abt [3]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$abt_reg$dma_ctlrf.v:2233$12004 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.$verific$n4004$11285, Q = \inst_wrapper.ctl_rf.abt [4]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$abt_reg$dma_ctlrf.v:2233$12004 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.$verific$n4022$11289, Q = \inst_wrapper.ctl_rf.abt [5]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$abt_reg$dma_ctlrf.v:2233$12004 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.$verific$n4040$11293, Q = \inst_wrapper.ctl_rf.abt [6]).
Adding EN signal on $flatten\inst_wrapper.\ctl_rf.$verific$abt_reg$dma_ctlrf.v:2233$12004 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ctl_rf.$verific$n4058$11297, Q = \inst_wrapper.ctl_rf.abt [7]).
Adding EN signal on $flatten\inst_wrapper.\ch_sel.$verific$fix_pri_sel_reg$dma_chsel.v:848$10612 ($adff) from module wrapper_dma (D = { 1'0 \inst_wrapper.ch_sel.fix_pri_sx }, Q = \inst_wrapper.ch_sel.fix_pri_sel).
Adding EN signal on $flatten\inst_wrapper.\ch_sel.$verific$arb_req_reg$dma_chsel.v:890$10646 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ch_sel.$verific$n500$10269, Q = \inst_wrapper.ch_sel.arb_req).
Adding EN signal on $flatten\inst_wrapper.\ahb_slv.$verific$slv_wr_d1o_reg$dma_ahbslv.v:274$10038 ($adff) from module wrapper_dma (D = \hwrite, Q = \inst_wrapper.ahb_slv.slv_wr_d1o).
Adding EN signal on $flatten\inst_wrapper.\ahb_slv.$verific$slv_sz_d1o_reg$dma_ahbslv.v:268$10033 ($adff) from module wrapper_dma (D = \hsize, Q = \inst_wrapper.ahb_slv.slv_sz_d1o).
Adding EN signal on $flatten\inst_wrapper.\ahb_slv.$verific$slv_pt_d1o_reg$dma_ahbslv.v:268$10034 ($adff) from module wrapper_dma (D = \hprot, Q = \inst_wrapper.ahb_slv.slv_pt_d1o).
Adding EN signal on $flatten\inst_wrapper.\ahb_slv.$verific$slv_br_req_reg$dma_ahbslv.v:366$10103 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ahb_slv.$verific$n661$9922, Q = \inst_wrapper.ahb_slv.slv_br_req).
Adding EN signal on $flatten\inst_wrapper.\ahb_slv.$verific$slv_ad_d1o_reg$dma_ahbslv.v:268$10032 ($adff) from module wrapper_dma (D = \haddr, Q = \inst_wrapper.ahb_slv.slv_ad_d1o).
Adding EN signal on $flatten\inst_wrapper.\ahb_slv.$verific$hresp_br_reg$dma_ahbslv.v:448$10153 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ahb_slv.$verific$n758$9989, Q = \inst_wrapper.ahb_slv.hresp_br).
Adding EN signal on $flatten\inst_wrapper.\ahb_slv.$verific$hreadyout_br_reg$dma_ahbslv.v:435$10146 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ahb_slv.$verific$n735$9948, Q = \inst_wrapper.ahb_slv.hreadyout_br).
Adding EN signal on $flatten\inst_wrapper.\ahb_slv.$verific$hrdata_reg_reg$dma_ahbslv.v:346$10093 ($adff) from module wrapper_dma (D = { \inst_wrapper.ahb_slv.hrdtgb3 \inst_wrapper.ahb_slv.hrdtgb2 \inst_wrapper.ahb_slv.hrdtgb1 \inst_wrapper.ahb_slv.hrdtgb0 }, Q = \inst_wrapper.ahb_slv.hrdata_reg).
Adding EN signal on $flatten\inst_wrapper.\ahb_slv.$verific$hrdata_br_reg$dma_ahbslv.v:492$10188 ($adff) from module wrapper_dma (D = { \inst_wrapper.ahb_slv.h1rdtib3 \inst_wrapper.ahb_slv.h1rdtib2 \inst_wrapper.ahb_slv.h1rdtib1 \inst_wrapper.ahb_slv.h1rdtib0 }, Q = \inst_wrapper.ahb_slv.hrdata_br).
Adding EN signal on $flatten\inst_wrapper.\ahb_mst1.$verific$mx_dtp_reg$dma_ahbmst.v:596$8731 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_mst1.mx_cmd_st [1], Q = \inst_wrapper.ahb_mst1.mx_dtp).
Adding EN signal on $flatten\inst_wrapper.\ahb_mst1.$verific$mx_dma_had_a_rty_reg$dma_ahbmst.v:1209$9005 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ahb_mst1.$verific$n4101$8471, Q = \inst_wrapper.ahb_mst1.mx_dma_had_a_rty).
Adding EN signal on $flatten\inst_wrapper.\ahb_mst1.$verific$mx_ad1t0x_reg$dma_ahbmst.v:1111$8950 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_mst1.haddro [1:0], Q = \inst_wrapper.ahb_mst1.mx_ad1t0x).
Adding EN signal on $flatten\inst_wrapper.\ahb_mst1.$verific$m0_m1_diff_tx_reg$dma_ahbmst.v:926$8842 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ahb_mst1.$verific$n3100$8351, Q = \inst_wrapper.ahb_mst1.m0_m1_diff_tx).
Adding SRST signal on $flatten\inst_wrapper.\ahb_mst1.$verific$inc_selx_reg$dma_ahbmst.v:1045$8927 ($dff) from module wrapper_dma (D = \inst_wrapper.ahb_mst1.inc_sel, Q = \inst_wrapper.ahb_mst1.inc_selx, rval = 3'011).
Adding EN signal on $flatten\inst_wrapper.\ahb_mst1.$verific$hwriteo_reg$dma_ahbmst.v:671$8769 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ahb_mst1.$verific$n2380$8328, Q = \inst_wrapper.ahb_mst1.hwriteo).
Adding EN signal on $flatten\inst_wrapper.\ahb_mst1.$verific$hwdatao_reg$dma_ahbmst.v:893$8828 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_mst1.mux_wdt, Q = \inst_wrapper.ahb_mst1.hwdatao).
Adding EN signal on $flatten\inst_wrapper.\ahb_mst1.$verific$hsizeo_reg$dma_ahbmst.v:726$8788 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_mst1.hsizeq [1:0], Q = \inst_wrapper.ahb_mst1.hsizeo [1:0]).
Adding EN signal on $flatten\inst_wrapper.\ahb_mst1.$verific$hsizeo_reg$dma_ahbmst.v:726$8788 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_mst1.hsizeq [2], Q = \inst_wrapper.ahb_mst1.hsizeo [2]).
Adding EN signal on $flatten\inst_wrapper.\ahb_mst1.$verific$hproto_reg$dma_ahbmst.v:783$8794 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_mst1.mux_prot, Q = \inst_wrapper.ahb_mst1.hproto).
Adding EN signal on $flatten\inst_wrapper.\ahb_mst1.$verific$hbursto_reg$dma_ahbmst.v:811$8806 ($adff) from module wrapper_dma (D = { 2'00 \inst_wrapper.ahb_mst1.mux_bst [0] }, Q = \inst_wrapper.ahb_mst1.hbursto).
Adding EN signal on $flatten\inst_wrapper.\ahb_mst1.$verific$haddro_reg$dma_ahbmst.v:987$8879 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_mst1.mux_ad [31:16], Q = \inst_wrapper.ahb_mst1.haddro [31:16]).
Adding EN signal on $flatten\inst_wrapper.\ahb_mst1.$verific$haddro_reg$dma_ahbmst.v:987$8879 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_mst1.mux_ad [15:0], Q = \inst_wrapper.ahb_mst1.haddro [15:0]).
Adding EN signal on $flatten\inst_wrapper.\ahb_mst1.$verific$adin_is_neg_reg$dma_ahbmst.v:1094$8938 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_mst1.ad_addin2 [16], Q = \inst_wrapper.ahb_mst1.adin_is_neg).
Adding EN signal on $flatten\inst_wrapper.\ahb_mst0.$verific$mx_dtp_reg$dma_ahbmst.v:596$9446 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_mst0.mx_cmd_st [1], Q = \inst_wrapper.ahb_mst0.mx_dtp).
Adding EN signal on $flatten\inst_wrapper.\ahb_mst0.$verific$mx_dma_had_a_rty_reg$dma_ahbmst.v:1209$9702 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ahb_mst0.$verific$n3659$9208, Q = \inst_wrapper.ahb_mst0.mx_dma_had_a_rty).
Adding EN signal on $flatten\inst_wrapper.\ahb_mst0.$verific$mx_ad1t0x_reg$dma_ahbmst.v:1111$9650 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_mst0.haddro [1:0], Q = \inst_wrapper.ahb_mst0.mx_ad1t0x).
Adding EN signal on $flatten\inst_wrapper.\ahb_mst0.$verific$m0_m1_diff_tx_reg$dma_ahbmst.v:926$9542 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ahb_mst0.$verific$n2662$9090, Q = \inst_wrapper.ahb_mst0.m0_m1_diff_tx).
Adding SRST signal on $flatten\inst_wrapper.\ahb_mst0.$verific$inc_selx_reg$dma_ahbmst.v:1045$9627 ($dff) from module wrapper_dma (D = \inst_wrapper.ahb_mst0.inc_sel, Q = \inst_wrapper.ahb_mst0.inc_selx, rval = 3'011).
Adding EN signal on $flatten\inst_wrapper.\ahb_mst0.$verific$hwriteo_reg$dma_ahbmst.v:671$9470 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ahb_mst0.$verific$n1980$9067, Q = \inst_wrapper.ahb_mst0.hwriteo).
Adding EN signal on $flatten\inst_wrapper.\ahb_mst0.$verific$hwdatao_reg$dma_ahbmst.v:893$9528 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_mst0.mux_wdt, Q = \inst_wrapper.ahb_mst0.hwdatao).
Adding EN signal on $flatten\inst_wrapper.\ahb_mst0.$verific$hsizeo_reg$dma_ahbmst.v:726$9489 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_mst0.hsizep [1:0], Q = \inst_wrapper.ahb_mst0.hsizeo [1:0]).
Adding EN signal on $flatten\inst_wrapper.\ahb_mst0.$verific$hsizeo_reg$dma_ahbmst.v:726$9489 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_mst0.hsizep [2], Q = \inst_wrapper.ahb_mst0.hsizeo [2]).
Adding EN signal on $flatten\inst_wrapper.\ahb_mst0.$verific$hreqo_reg$dma_ahbmst.v:1174$9690 ($adff) from module wrapper_dma (D = $flatten\inst_wrapper.\ahb_mst0.$verific$n3638$9200, Q = \inst_wrapper.ahb_mst0.hreqo).
Adding EN signal on $flatten\inst_wrapper.\ahb_mst0.$verific$hproto_reg$dma_ahbmst.v:783$9494 ($adff) from module wrapper_dma (D = { \inst_wrapper.ch_sel.arb_chcsr_reg [20:18] 1'0 }, Q = \inst_wrapper.ahb_mst0.hproto).
Adding EN signal on $flatten\inst_wrapper.\ahb_mst0.$verific$hbursto_reg$dma_ahbmst.v:811$9506 ($adff) from module wrapper_dma (D = { 2'00 \inst_wrapper.ahb_mst0.mux_bst [0] }, Q = \inst_wrapper.ahb_mst0.hbursto).
Adding EN signal on $flatten\inst_wrapper.\ahb_mst0.$verific$haddro_reg$dma_ahbmst.v:987$9579 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_mst0.mux_ad [15:0], Q = \inst_wrapper.ahb_mst0.haddro [15:0]).
Adding EN signal on $flatten\inst_wrapper.\ahb_mst0.$verific$haddro_reg$dma_ahbmst.v:987$9579 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_mst0.mux_ad [31:16], Q = \inst_wrapper.ahb_mst0.haddro [31:16]).
Adding EN signal on $flatten\inst_wrapper.\ahb_mst0.$verific$adin_is_neg_reg$dma_ahbmst.v:1094$9638 ($adff) from module wrapper_dma (D = \inst_wrapper.ahb_mst0.ad_addin2 [16], Q = \inst_wrapper.ahb_mst0.adin_is_neg).
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$21233 ($adffe) from module wrapper_dma.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$21233 ($adffe) from module wrapper_dma.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$21232 ($adffe) from module wrapper_dma.
Setting constant 0-bit at position 0 on $flatten\inst_wrapper.\ahb_mst0.$verific$mx_dt_st_reg$dma_ahbmst.v:607$9455 ($adff) from module wrapper_dma.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$21196 ($adffe) from module wrapper_dma.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$21196 ($adffe) from module wrapper_dma.
Setting constant 0-bit at position 0 on $flatten\inst_wrapper.\ahb_mst1.$verific$mx_dt_st_reg$dma_ahbmst.v:607$8740 ($adff) from module wrapper_dma.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$21157 ($adffe) from module wrapper_dma.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$20235 ($adffe) from module wrapper_dma.

yosys> opt_clean

3.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper_dma..
Removed 166 unused cells and 166 unused wires.
<suppressed ~173 debug messages>

yosys> opt_expr

3.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.
<suppressed ~829 debug messages>

3.13.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.13.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wrapper_dma..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\inst_wrapper.\ahb_mst0.$verific$mux_429$dma_ahbmst.v:1099$9644.
    dead port 2/2 on $mux $flatten\inst_wrapper.\ahb_mst0.$verific$mux_429$dma_ahbmst.v:1099$9644.
    dead port 1/2 on $mux $flatten\inst_wrapper.\ahb_mst0.$verific$mux_430$dma_ahbmst.v:1100$9645.
    dead port 2/2 on $mux $flatten\inst_wrapper.\ahb_mst0.$verific$mux_430$dma_ahbmst.v:1100$9645.
    dead port 1/2 on $mux $flatten\inst_wrapper.\ahb_mst1.$verific$mux_447$dma_ahbmst.v:1099$8944.
    dead port 2/2 on $mux $flatten\inst_wrapper.\ahb_mst1.$verific$mux_447$dma_ahbmst.v:1099$8944.
    dead port 1/2 on $mux $flatten\inst_wrapper.\ahb_mst1.$verific$mux_448$dma_ahbmst.v:1100$8945.
    dead port 2/2 on $mux $flatten\inst_wrapper.\ahb_mst1.$verific$mux_448$dma_ahbmst.v:1100$8945.
    dead port 1/2 on $mux $flatten\inst_wrapper.\de.$verific$mux_27$dma_engine.v:645$19148.
    dead port 2/2 on $mux $flatten\inst_wrapper.\de.$verific$mux_27$dma_engine.v:645$19148.
    dead port 1/2 on $mux $flatten\inst_wrapper.\de.$verific$mux_461$dma_engine.v:1375$19495.
    dead port 2/2 on $mux $flatten\inst_wrapper.\de.$verific$mux_461$dma_engine.v:1375$19495.
    dead port 1/2 on $mux $flatten\inst_wrapper.\de.$verific$mux_463$dma_engine.v:1376$19497.
    dead port 2/2 on $mux $flatten\inst_wrapper.\de.$verific$mux_463$dma_engine.v:1376$19497.
    dead port 1/2 on $mux $flatten\inst_wrapper.\de.$verific$mux_467$dma_engine.v:1382$19502.
    dead port 2/2 on $mux $flatten\inst_wrapper.\de.$verific$mux_467$dma_engine.v:1382$19502.
    dead port 1/2 on $mux $flatten\inst_wrapper.\de.$verific$mux_470$dma_engine.v:1393$19505.
    dead port 2/2 on $mux $flatten\inst_wrapper.\de.$verific$mux_470$dma_engine.v:1393$19505.
    dead port 1/2 on $mux $flatten\inst_wrapper.\de.$verific$mux_472$dma_engine.v:1398$19507.
    dead port 2/2 on $mux $flatten\inst_wrapper.\de.$verific$mux_472$dma_engine.v:1398$19507.
    dead port 1/2 on $mux $flatten\inst_wrapper.\de.$verific$mux_475$dma_engine.v:1408$19510.
    dead port 2/2 on $mux $flatten\inst_wrapper.\de.$verific$mux_475$dma_engine.v:1408$19510.
Removed 22 multiplexer ports.
<suppressed ~387 debug messages>

yosys> opt_reduce

3.13.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wrapper_dma.
Performed a total of 0 changes.

yosys> opt_merge

3.13.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
<suppressed ~33 debug messages>
Removed a total of 11 cells.

yosys> opt_dff -sat

3.13.13. Executing OPT_DFF pass (perform DFF optimizations).
Handling never-active EN on $auto$ff.cc:262:slice$20253 ($adffe) from module wrapper_dma (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$20255 ($adffe) from module wrapper_dma (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$20254 ($adffe) from module wrapper_dma (removing D path).
Handling never-active EN on $auto$ff.cc:262:slice$20252 ($adffe) from module wrapper_dma (removing D path).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$20252 ($dlatch) from module wrapper_dma.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$20252 ($dlatch) from module wrapper_dma.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$20252 ($dlatch) from module wrapper_dma.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$20252 ($dlatch) from module wrapper_dma.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$20252 ($dlatch) from module wrapper_dma.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$20252 ($dlatch) from module wrapper_dma.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$20252 ($dlatch) from module wrapper_dma.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$20252 ($dlatch) from module wrapper_dma.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$21211 ($adffe) from module wrapper_dma.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$21177 ($adffe) from module wrapper_dma.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$20283 ($adffe) from module wrapper_dma.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$20254 ($dlatch) from module wrapper_dma.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$20254 ($dlatch) from module wrapper_dma.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$20254 ($dlatch) from module wrapper_dma.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$20254 ($dlatch) from module wrapper_dma.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$20254 ($dlatch) from module wrapper_dma.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$20254 ($dlatch) from module wrapper_dma.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$20254 ($dlatch) from module wrapper_dma.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$20254 ($dlatch) from module wrapper_dma.
Setting constant 0-bit at position 3 on $flatten\inst_wrapper.\de.$verific$de_st_reg$dma_engine.v:911$19289 ($adff) from module wrapper_dma.
Setting constant 0-bit at position 4 on $flatten\inst_wrapper.\de.$verific$de_st_reg$dma_engine.v:911$19289 ($adff) from module wrapper_dma.
Setting constant 0-bit at position 7 on $flatten\inst_wrapper.\de.$verific$de_st_reg$dma_engine.v:911$19289 ($adff) from module wrapper_dma.
Setting constant 0-bit at position 8 on $flatten\inst_wrapper.\de.$verific$de_st_reg$dma_engine.v:911$19289 ($adff) from module wrapper_dma.
Setting constant 0-bit at position 9 on $flatten\inst_wrapper.\de.$verific$de_st_reg$dma_engine.v:911$19289 ($adff) from module wrapper_dma.
Setting constant 0-bit at position 10 on $flatten\inst_wrapper.\de.$verific$de_st_reg$dma_engine.v:911$19289 ($adff) from module wrapper_dma.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$20255 ($dlatch) from module wrapper_dma.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$20255 ($dlatch) from module wrapper_dma.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$20255 ($dlatch) from module wrapper_dma.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$20255 ($dlatch) from module wrapper_dma.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$20255 ($dlatch) from module wrapper_dma.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$20255 ($dlatch) from module wrapper_dma.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$20255 ($dlatch) from module wrapper_dma.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$20255 ($dlatch) from module wrapper_dma.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$20253 ($dlatch) from module wrapper_dma.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$20253 ($dlatch) from module wrapper_dma.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$20253 ($dlatch) from module wrapper_dma.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$20253 ($dlatch) from module wrapper_dma.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$20253 ($dlatch) from module wrapper_dma.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$20253 ($dlatch) from module wrapper_dma.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$20253 ($dlatch) from module wrapper_dma.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$20253 ($dlatch) from module wrapper_dma.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$20286 ($adffe) from module wrapper_dma.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$20246 ($adffe) from module wrapper_dma.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$20237 ($adffe) from module wrapper_dma.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$20243 ($adffe) from module wrapper_dma.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$20243 ($adffe) from module wrapper_dma.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$20243 ($adffe) from module wrapper_dma.
Setting constant 1-bit at position 0 on $flatten\inst_wrapper.\de.$verific$st_ed1s_reg$dma_engine.v:858$19257 ($adff) from module wrapper_dma.
Setting constant 0-bit at position 0 on $flatten\inst_wrapper.\dma_fifo.$verific$ram_wr_reg$dma_fifo.v:322$19917 ($adff) from module wrapper_dma.

yosys> opt_clean

3.13.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper_dma..
Removed 112 unused cells and 690 unused wires.
<suppressed ~240 debug messages>

yosys> opt_expr

3.13.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.
<suppressed ~67 debug messages>

3.13.16. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.13.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wrapper_dma..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\inst_wrapper.\de.$verific$mux_200$dma_engine.v:972$19300.
    dead port 2/2 on $mux $flatten\inst_wrapper.\de.$verific$mux_200$dma_engine.v:972$19300.
    dead port 2/12 on $pmux $flatten\inst_wrapper.\de.$verific$select_221$dma_engine.v:1010$19316.
    dead port 3/12 on $pmux $flatten\inst_wrapper.\de.$verific$select_221$dma_engine.v:1010$19316.
    dead port 4/12 on $pmux $flatten\inst_wrapper.\de.$verific$select_221$dma_engine.v:1010$19316.
    dead port 5/12 on $pmux $flatten\inst_wrapper.\de.$verific$select_221$dma_engine.v:1010$19316.
    dead port 7/12 on $pmux $flatten\inst_wrapper.\de.$verific$select_221$dma_engine.v:1010$19316.
    dead port 8/12 on $pmux $flatten\inst_wrapper.\de.$verific$select_221$dma_engine.v:1010$19316.
Removed 8 multiplexer ports.
<suppressed ~368 debug messages>

yosys> opt_reduce

3.13.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wrapper_dma.
    New input vector for $reduce_or cell $flatten\inst_wrapper.\de.$verific$reduce_nor_220$dma_engine.v:1010$19314: { $flatten\inst_wrapper.\de.$verific$n627$18863 $flatten\inst_wrapper.\de.$verific$n626$18862 $flatten\inst_wrapper.\de.$verific$n623$18859 $flatten\inst_wrapper.\de.$verific$n622$18858 $flatten\inst_wrapper.\de.$verific$n621$18857 }
  Optimizing cells in module \wrapper_dma.
Performed a total of 1 changes.

yosys> opt_merge

3.13.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

yosys> opt_dff -sat

3.13.20. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$21076 ($adffe) from module wrapper_dma.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$21079 ($adffe) from module wrapper_dma.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$21082 ($adffe) from module wrapper_dma.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$21085 ($adffe) from module wrapper_dma.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$21088 ($adffe) from module wrapper_dma.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$21091 ($adffe) from module wrapper_dma.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$21094 ($adffe) from module wrapper_dma.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$21097 ($adffe) from module wrapper_dma.
Setting constant 0-bit at position 0 on $flatten\inst_wrapper.\dma_fifo.$verific$ram_wrq_reg$dma_fifo.v:356$19929 ($adff) from module wrapper_dma.

yosys> opt_clean

3.13.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper_dma..
Removed 37 unused cells and 98 unused wires.
<suppressed ~47 debug messages>

yosys> opt_expr

3.13.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.
<suppressed ~9 debug messages>

3.13.23. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.13.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wrapper_dma..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~359 debug messages>

yosys> opt_reduce

3.13.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wrapper_dma.
Performed a total of 0 changes.

yosys> opt_merge

3.13.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
<suppressed ~24 debug messages>
Removed a total of 8 cells.

yosys> opt_dff -sat

3.13.27. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.13.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper_dma..
Removed 4 unused cells and 18 unused wires.
<suppressed ~6 debug messages>

yosys> opt_expr

3.13.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.

3.13.30. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.13.31. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wrapper_dma..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~359 debug messages>

yosys> opt_reduce

3.13.32. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wrapper_dma.
Performed a total of 0 changes.

yosys> opt_merge

3.13.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.13.34. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$20240 ($adffe) from module wrapper_dma.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$20240 ($adffe) from module wrapper_dma.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$20240 ($adffe) from module wrapper_dma.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$20249 ($adffe) from module wrapper_dma.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$20249 ($adffe) from module wrapper_dma.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$20249 ($adffe) from module wrapper_dma.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$20249 ($adffe) from module wrapper_dma.
Setting constant 0-bit at position 0 on $flatten\inst_wrapper.\ctl_rf.$verific$dmaint_err_reg$dma_ctlrf.v:1727$11907 ($adff) from module wrapper_dma.

yosys> opt_clean

3.13.35. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper_dma..
Removed 2 unused cells and 2 unused wires.
<suppressed ~3 debug messages>

yosys> opt_expr

3.13.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.
<suppressed ~10 debug messages>

3.13.37. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.13.38. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wrapper_dma..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~356 debug messages>

yosys> opt_reduce

3.13.39. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wrapper_dma.
Performed a total of 0 changes.

yosys> opt_merge

3.13.40. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.13.41. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.13.42. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper_dma..
Removed 8 unused cells and 17 unused wires.
<suppressed ~22 debug messages>

yosys> opt_expr

3.13.43. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.

3.13.44. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.13.45. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wrapper_dma..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~356 debug messages>

yosys> opt_reduce

3.13.46. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wrapper_dma.
Performed a total of 0 changes.

yosys> opt_merge

3.13.47. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
Removed a total of 0 cells.

yosys> opt_dff -sat

3.13.48. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.13.49. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper_dma..

yosys> opt_expr

3.13.50. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.

3.13.51. Finished OPT passes. (There is nothing left to do.)

yosys> wreduce -keepdc

3.14. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$auto$opt_dff.cc:195:make_patterns_logic$21192 ($ne).
Removed top 2 bits (of 3) from mux cell wrapper_dma.$flatten\inst5.$verific$mux_3$wrapper_dma.v:626$20222 ($mux).
Removed top 6 bits (of 8) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_mux.$verific$equal_6$dma_ahbmux.v:261$9809 ($eq).
Removed top 5 bits (of 8) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_mux.$verific$equal_7$dma_ahbmux.v:264$9810 ($eq).
Removed top 4 bits (of 8) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_mux.$verific$equal_8$dma_ahbmux.v:267$9811 ($eq).
Removed top 3 bits (of 8) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_mux.$verific$equal_9$dma_ahbmux.v:270$9812 ($eq).
Removed top 2 bits (of 8) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_mux.$verific$equal_10$dma_ahbmux.v:273$9813 ($eq).
Removed top 1 bits (of 8) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_mux.$verific$equal_11$dma_ahbmux.v:276$9814 ($eq).
Removed top 6 bits (of 8) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_mux.$verific$equal_16$dma_ahbmux.v:288$9821 ($eq).
Removed top 5 bits (of 8) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_mux.$verific$equal_17$dma_ahbmux.v:291$9822 ($eq).
Removed top 4 bits (of 8) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_mux.$verific$equal_18$dma_ahbmux.v:294$9823 ($eq).
Removed top 3 bits (of 8) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_mux.$verific$equal_19$dma_ahbmux.v:297$9824 ($eq).
Removed top 2 bits (of 8) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_mux.$verific$equal_20$dma_ahbmux.v:300$9825 ($eq).
Removed top 1 bits (of 8) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_mux.$verific$equal_21$dma_ahbmux.v:303$9826 ($eq).
Removed top 3 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_4$dma_ahbdec.v:201$8046 ($eq).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_5$dma_ahbdec.v:202$8047 ($eq).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_6$dma_ahbdec.v:203$8048 ($eq).
Removed top 3 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_10$dma_ahbdec.v:211$8054 ($eq).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_11$dma_ahbdec.v:212$8055 ($eq).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_12$dma_ahbdec.v:213$8056 ($eq).
Removed top 3 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_16$dma_ahbdec.v:222$8062 ($eq).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_17$dma_ahbdec.v:223$8063 ($eq).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_18$dma_ahbdec.v:224$8064 ($eq).
Removed top 3 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_22$dma_ahbdec.v:233$8070 ($eq).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_23$dma_ahbdec.v:234$8071 ($eq).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_24$dma_ahbdec.v:235$8072 ($eq).
Removed top 3 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_28$dma_ahbdec.v:244$8078 ($eq).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_29$dma_ahbdec.v:245$8079 ($eq).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_30$dma_ahbdec.v:246$8080 ($eq).
Removed top 3 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_34$dma_ahbdec.v:255$8086 ($eq).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_35$dma_ahbdec.v:256$8087 ($eq).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_36$dma_ahbdec.v:257$8088 ($eq).
Removed top 3 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_40$dma_ahbdec.v:266$8094 ($eq).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_41$dma_ahbdec.v:267$8095 ($eq).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_42$dma_ahbdec.v:268$8096 ($eq).
Removed top 3 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_46$dma_ahbdec.v:277$8102 ($eq).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_47$dma_ahbdec.v:278$8103 ($eq).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_48$dma_ahbdec.v:279$8104 ($eq).
Removed top 3 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_52$dma_ahbdec.v:288$8110 ($eq).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_53$dma_ahbdec.v:289$8111 ($eq).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_54$dma_ahbdec.v:290$8112 ($eq).
Removed top 3 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_58$dma_ahbdec.v:298$8118 ($eq).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_59$dma_ahbdec.v:299$8119 ($eq).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_60$dma_ahbdec.v:300$8120 ($eq).
Removed top 3 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_64$dma_ahbdec.v:309$8126 ($eq).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_65$dma_ahbdec.v:310$8127 ($eq).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_66$dma_ahbdec.v:311$8128 ($eq).
Removed top 3 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_70$dma_ahbdec.v:320$8134 ($eq).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_71$dma_ahbdec.v:321$8135 ($eq).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_72$dma_ahbdec.v:322$8136 ($eq).
Removed top 3 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_76$dma_ahbdec.v:331$8142 ($eq).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_77$dma_ahbdec.v:332$8143 ($eq).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_78$dma_ahbdec.v:333$8144 ($eq).
Removed top 3 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_82$dma_ahbdec.v:342$8150 ($eq).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_83$dma_ahbdec.v:343$8151 ($eq).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_84$dma_ahbdec.v:344$8152 ($eq).
Removed top 3 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_88$dma_ahbdec.v:353$8158 ($eq).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_89$dma_ahbdec.v:354$8159 ($eq).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_90$dma_ahbdec.v:355$8160 ($eq).
Removed top 3 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_94$dma_ahbdec.v:364$8166 ($eq).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_95$dma_ahbdec.v:365$8167 ($eq).
Removed top 2 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\m1_decoder.$verific$equal_96$dma_ahbdec.v:366$8168 ($eq).
Removed top 2 bits (of 3) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_slv.$verific$equal_37$dma_ahbslv.v:279$10039 ($eq).
Removed top 2 bits (of 3) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_slv.$verific$equal_74$dma_ahbslv.v:324$10071 ($eq).
Removed top 2 bits (of 3) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_slv.$verific$equal_131$dma_ahbslv.v:394$10115 ($eq).
Removed top 1 bits (of 3) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_slv.$verific$equal_132$dma_ahbslv.v:396$10116 ($eq).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_slv.$verific$equal_148$dma_ahbslv.v:417$10131 ($eq).
Removed top 2 bits (of 3) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ch_sel.$verific$equal_64$dma_chsel.v:519$10497 ($eq).
Removed top 1 bits (of 3) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ch_sel.$verific$equal_71$dma_chsel.v:522$10498 ($eq).
Removed top 1 bits (of 3) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ch_sel.$verific$equal_78$dma_chsel.v:525$10499 ($eq).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ch_sel.$verific$equal_176$dma_chsel.v:657$10519 ($eq).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ch_sel.$verific$equal_184$dma_chsel.v:675$10529 ($eq).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ch_sel.$verific$equal_192$dma_chsel.v:696$10539 ($eq).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ch_sel.$verific$equal_200$dma_chsel.v:716$10549 ($eq).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ch_sel.$verific$equal_208$dma_chsel.v:736$10559 ($eq).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ch_sel.$verific$equal_216$dma_chsel.v:756$10569 ($eq).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ch_sel.$verific$equal_224$dma_chsel.v:776$10579 ($eq).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ch_sel.$verific$equal_232$dma_chsel.v:796$10589 ($eq).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ch_sel.$verific$equal_262$dma_chsel.v:855$10621 ($eq).
Removed top 4 bits (of 25) from FF cell wrapper_dma.$flatten\inst_wrapper.\ch_sel.$verific$arb_chcsr_reg_reg$dma_chsel.v:1310$10751 ($adff).
Removed top 1 bits (of 3) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.$verific$equal_12$dma_ctlrf.v:984$11482 ($eq).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.$verific$equal_225$dma_ctlrf.v:1292$11516 ($eq).
Removed top 5 bits (of 7) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.$verific$equal_391$dma_ctlrf.v:1477$11555 ($eq).
Removed top 4 bits (of 7) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.$verific$equal_394$dma_ctlrf.v:1478$11558 ($eq).
Removed top 3 bits (of 7) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.$verific$equal_397$dma_ctlrf.v:1479$11561 ($eq).
Removed top 3 bits (of 7) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.$verific$equal_400$dma_ctlrf.v:1480$11564 ($eq).
Removed top 2 bits (of 7) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.$verific$equal_403$dma_ctlrf.v:1485$11567 ($eq).
Removed top 1 bits (of 7) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.$verific$equal_406$dma_ctlrf.v:1486$11570 ($eq).
Removed top 2 bits (of 7) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.$verific$equal_413$dma_ctlrf.v:1491$11577 ($eq).
Removed top 1 bits (of 7) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.$verific$equal_416$dma_ctlrf.v:1492$11580 ($eq).
Removed top 2 bits (of 7) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.$verific$equal_423$dma_ctlrf.v:1498$11587 ($eq).
Removed top 1 bits (of 7) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.$verific$equal_426$dma_ctlrf.v:1499$11590 ($eq).
Removed top 2 bits (of 7) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.$verific$equal_433$dma_ctlrf.v:1505$11597 ($eq).
Removed top 1 bits (of 7) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.$verific$equal_436$dma_ctlrf.v:1506$11600 ($eq).
Removed top 2 bits (of 7) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.$verific$equal_443$dma_ctlrf.v:1512$11607 ($eq).
Removed top 1 bits (of 7) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.$verific$equal_446$dma_ctlrf.v:1513$11610 ($eq).
Removed top 2 bits (of 7) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.$verific$equal_453$dma_ctlrf.v:1519$11617 ($eq).
Removed top 1 bits (of 7) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.$verific$equal_456$dma_ctlrf.v:1520$11620 ($eq).
Removed top 2 bits (of 7) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.$verific$equal_463$dma_ctlrf.v:1526$11627 ($eq).
Removed top 1 bits (of 7) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.$verific$equal_466$dma_ctlrf.v:1527$11630 ($eq).
Removed top 2 bits (of 7) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.$verific$equal_473$dma_ctlrf.v:1533$11637 ($eq).
Removed top 1 bits (of 7) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.$verific$equal_476$dma_ctlrf.v:1534$11640 ($eq).
Removed top 7 bits (of 8) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.$verific$and_1982$dma_ctlrf.v:1786$11925 ($and).
Removed top 2 bits (of 3) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.$verific$not_equal_974$dma_ctlrf.v:1975$11960 ($ne).
Removed top 1 bits (of 3) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.$verific$not_equal_986$dma_ctlrf.v:1992$11961 ($ne).
Removed top 1 bits (of 3) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.$verific$not_equal_998$dma_ctlrf.v:2009$11962 ($ne).
Removed top 3 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$add_61$dma_chrf.v:279$15382 ($add).
Removed top 3 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$add_61$dma_chrf.v:279$15833 ($add).
Removed top 3 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$add_61$dma_chrf.v:279$16284 ($add).
Removed top 3 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$add_61$dma_chrf.v:279$16735 ($add).
Removed top 3 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$add_61$dma_chrf.v:279$17186 ($add).
Removed top 3 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$add_61$dma_chrf.v:279$17637 ($add).
Removed top 3 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$add_61$dma_chrf.v:279$18088 ($add).
Removed top 3 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$add_61$dma_chrf.v:279$18539 ($add).
Removed top 2 bits (of 3) from port B of cell wrapper_dma.$flatten\inst_wrapper.\dma_fifo.$verific$equal_70$dma_fifo.v:251$19842 ($eq).
Removed top 1 bits (of 3) from port B of cell wrapper_dma.$flatten\inst_wrapper.\dma_fifo.$verific$equal_71$dma_fifo.v:252$19843 ($eq).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$equal_21$dma_ahbmst.v:378$8619 ($eq).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_545$dma_ahbmst.v:415$8641 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_547$dma_ahbmst.v:416$8643 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_553$dma_ahbmst.v:420$8649 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_553$dma_ahbmst.v:420$8649 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_553$dma_ahbmst.v:420$8649 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$or_554$dma_ahbmst.v:422$8650 ($or).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$or_554$dma_ahbmst.v:422$8650 ($or).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$or_554$dma_ahbmst.v:422$8650 ($or).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_558$dma_ahbmst.v:464$8655 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_558$dma_ahbmst.v:464$8655 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_558$dma_ahbmst.v:464$8655 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_561$dma_ahbmst.v:465$8670 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_562$dma_ahbmst.v:466$8671 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_562$dma_ahbmst.v:466$8671 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_562$dma_ahbmst.v:466$8671 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_566$dma_ahbmst.v:467$8675 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$or_568$dma_ahbmst.v:471$8677 ($or).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_569$dma_ahbmst.v:476$8678 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_569$dma_ahbmst.v:476$8678 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_569$dma_ahbmst.v:476$8678 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$or_570$dma_ahbmst.v:476$8679 ($or).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$or_570$dma_ahbmst.v:476$8679 ($or).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$or_570$dma_ahbmst.v:476$8679 ($or).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_576$dma_ahbmst.v:520$8693 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_579$dma_ahbmst.v:520$8696 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_583$dma_ahbmst.v:523$8698 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$or_585$dma_ahbmst.v:526$8700 ($or).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$or_585$dma_ahbmst.v:526$8700 ($or).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$or_585$dma_ahbmst.v:526$8700 ($or).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_586$dma_ahbmst.v:526$8701 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_586$dma_ahbmst.v:526$8701 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_586$dma_ahbmst.v:526$8701 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$or_587$dma_ahbmst.v:526$8702 ($or).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_588$dma_ahbmst.v:526$8703 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$or_590$dma_ahbmst.v:534$8705 ($or).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$or_592$dma_ahbmst.v:539$8707 ($or).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$or_592$dma_ahbmst.v:539$8707 ($or).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$or_592$dma_ahbmst.v:539$8707 ($or).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_598$dma_ahbmst.v:625$8719 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_598$dma_ahbmst.v:625$8719 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_598$dma_ahbmst.v:625$8719 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$inv_599$dma_ahbmst.v:626$8742 ($not).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_600$dma_ahbmst.v:626$8743 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_600$dma_ahbmst.v:626$8743 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_600$dma_ahbmst.v:626$8743 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_605$dma_ahbmst.v:644$8749 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_605$dma_ahbmst.v:644$8749 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_605$dma_ahbmst.v:644$8749 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_606$dma_ahbmst.v:645$8751 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_606$dma_ahbmst.v:645$8751 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_606$dma_ahbmst.v:645$8751 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_607$dma_ahbmst.v:651$8753 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_607$dma_ahbmst.v:651$8753 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_607$dma_ahbmst.v:651$8753 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_608$dma_ahbmst.v:652$8754 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_608$dma_ahbmst.v:652$8754 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_608$dma_ahbmst.v:652$8754 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$inv_610$dma_ahbmst.v:660$8757 ($not).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$inv_610$dma_ahbmst.v:660$8757 ($not).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$inv_613$dma_ahbmst.v:793$8761 ($not).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$inv_613$dma_ahbmst.v:793$8761 ($not).
Removed top 2 bits (of 3) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$equal_195$dma_ahbmst.v:710$8776 ($eq).
Removed top 1 bits (of 3) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$equal_196$dma_ahbmst.v:711$8777 ($eq).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_614$dma_ahbmst.v:793$8795 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_614$dma_ahbmst.v:793$8795 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_614$dma_ahbmst.v:793$8795 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_615$dma_ahbmst.v:794$8796 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_615$dma_ahbmst.v:794$8796 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_615$dma_ahbmst.v:794$8796 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$or_616$dma_ahbmst.v:794$8797 ($or).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$or_616$dma_ahbmst.v:794$8797 ($or).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$or_616$dma_ahbmst.v:794$8797 ($or).
Removed top 4 bits (of 5) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$equal_358$dma_ahbmst.v:976$8871 ($eq).
Removed top 1 bits (of 7) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$equal_411$dma_ahbmst.v:1026$8914 ($eq).
Removed top 2 bits (of 7) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$equal_412$dma_ahbmst.v:1027$8915 ($eq).
Removed top 3 bits (of 7) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$equal_413$dma_ahbmst.v:1028$8916 ($eq).
Removed top 4 bits (of 7) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$equal_414$dma_ahbmst.v:1029$8917 ($eq).
Removed top 5 bits (of 7) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$equal_415$dma_ahbmst.v:1030$8918 ($eq).
Removed top 6 bits (of 7) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$equal_416$dma_ahbmst.v:1031$8919 ($eq).
Removed top 1 bits (of 17) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$add_425$dma_ahbmst.v:1078$8929 ($add).
Removed top 1 bits (of 17) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$add_425$dma_ahbmst.v:1078$8929 ($add).
Removed top 1 bits (of 17) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$add_425$dma_ahbmst.v:1078$8929 ($add).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_543$dma_ahbmst.v:414$8995 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_543$dma_ahbmst.v:414$8995 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_543$dma_ahbmst.v:414$8995 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$equal_21$dma_ahbmst.v:378$9340 ($eq).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_522$dma_ahbmst.v:415$9360 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$inv_523$dma_ahbmst.v:416$9361 ($not).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_524$dma_ahbmst.v:416$9362 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$inv_525$dma_ahbmst.v:416$9363 ($not).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_529$dma_ahbmst.v:416$9367 ($or).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_529$dma_ahbmst.v:416$9367 ($or).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_529$dma_ahbmst.v:416$9367 ($or).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_530$dma_ahbmst.v:420$9369 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_530$dma_ahbmst.v:420$9369 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_530$dma_ahbmst.v:420$9369 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_533$dma_ahbmst.v:464$9373 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_533$dma_ahbmst.v:464$9373 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_533$dma_ahbmst.v:464$9373 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_534$dma_ahbmst.v:465$9386 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_534$dma_ahbmst.v:465$9386 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_534$dma_ahbmst.v:465$9386 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_535$dma_ahbmst.v:465$9387 ($or).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_535$dma_ahbmst.v:465$9387 ($or).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_535$dma_ahbmst.v:465$9387 ($or).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_536$dma_ahbmst.v:465$9388 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_536$dma_ahbmst.v:465$9388 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_536$dma_ahbmst.v:465$9388 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_537$dma_ahbmst.v:466$9389 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_537$dma_ahbmst.v:466$9389 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_537$dma_ahbmst.v:466$9389 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_540$dma_ahbmst.v:467$9392 ($or).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_540$dma_ahbmst.v:467$9392 ($or).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_540$dma_ahbmst.v:467$9392 ($or).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_541$dma_ahbmst.v:467$9393 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_541$dma_ahbmst.v:467$9393 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_541$dma_ahbmst.v:467$9393 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_542$dma_ahbmst.v:467$9394 ($or).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_542$dma_ahbmst.v:467$9394 ($or).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_542$dma_ahbmst.v:467$9394 ($or).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_543$dma_ahbmst.v:476$9395 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_543$dma_ahbmst.v:476$9395 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_543$dma_ahbmst.v:476$9395 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_544$dma_ahbmst.v:476$9396 ($or).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_544$dma_ahbmst.v:476$9396 ($or).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_544$dma_ahbmst.v:476$9396 ($or).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$inv_549$dma_ahbmst.v:520$9409 ($not).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_551$dma_ahbmst.v:520$9411 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_551$dma_ahbmst.v:520$9411 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_551$dma_ahbmst.v:520$9411 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_552$dma_ahbmst.v:520$9412 ($or).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_553$dma_ahbmst.v:520$9413 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$inv_556$dma_ahbmst.v:523$9414 ($not).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_558$dma_ahbmst.v:523$9416 ($or).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_559$dma_ahbmst.v:526$9417 ($or).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_559$dma_ahbmst.v:526$9417 ($or).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_559$dma_ahbmst.v:526$9417 ($or).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_560$dma_ahbmst.v:526$9418 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_560$dma_ahbmst.v:526$9418 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_560$dma_ahbmst.v:526$9418 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_561$dma_ahbmst.v:526$9419 ($or).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_562$dma_ahbmst.v:526$9420 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_565$dma_ahbmst.v:539$9423 ($or).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_565$dma_ahbmst.v:539$9423 ($or).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_565$dma_ahbmst.v:539$9423 ($or).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$inv_571$dma_ahbmst.v:626$9435 ($not).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_572$dma_ahbmst.v:626$9456 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_572$dma_ahbmst.v:626$9456 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_572$dma_ahbmst.v:626$9456 ($and).
Removed top 2 bits (of 3) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$equal_179$dma_ahbmst.v:710$9477 ($eq).
Removed top 1 bits (of 3) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$equal_180$dma_ahbmst.v:711$9478 ($eq).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_579$dma_ahbmst.v:793$9495 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_579$dma_ahbmst.v:793$9495 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_579$dma_ahbmst.v:793$9495 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_580$dma_ahbmst.v:794$9497 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_580$dma_ahbmst.v:794$9497 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_580$dma_ahbmst.v:794$9497 ($and).
Removed top 3 bits (of 4) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$equal_340$dma_ahbmst.v:976$9571 ($eq).
Removed top 1 bits (of 7) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$equal_393$dma_ahbmst.v:1026$9614 ($eq).
Removed top 2 bits (of 7) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$equal_394$dma_ahbmst.v:1027$9615 ($eq).
Removed top 3 bits (of 7) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$equal_395$dma_ahbmst.v:1028$9616 ($eq).
Removed top 4 bits (of 7) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$equal_396$dma_ahbmst.v:1029$9617 ($eq).
Removed top 5 bits (of 7) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$equal_397$dma_ahbmst.v:1030$9618 ($eq).
Removed top 6 bits (of 7) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$equal_398$dma_ahbmst.v:1031$9619 ($eq).
Removed top 1 bits (of 17) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$add_407$dma_ahbmst.v:1078$9629 ($add).
Removed top 1 bits (of 17) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$add_407$dma_ahbmst.v:1078$9629 ($add).
Removed top 1 bits (of 17) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$add_407$dma_ahbmst.v:1078$9629 ($add).
Removed top 4 bits (of 5) from port B of cell wrapper_dma.$flatten\inst_wrapper.\de.$verific$equal_209$dma_engine.v:924$19302 ($eq).
Removed top 3 bits (of 5) from port B of cell wrapper_dma.$flatten\inst_wrapper.\de.$verific$equal_210$dma_engine.v:941$19303 ($eq).
Removed top 2 bits (of 5) from port B of cell wrapper_dma.$flatten\inst_wrapper.\de.$verific$equal_211$dma_engine.v:952$19304 ($eq).
Removed top 1 bits (of 5) from port B of cell wrapper_dma.$flatten\inst_wrapper.\de.$verific$equal_214$dma_engine.v:973$19307 ($eq).
Removed top 4 bits (of 11) from mux cell wrapper_dma.$flatten\inst_wrapper.\de.$verific$select_221$dma_engine.v:1010$19316 ($pmux).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\de.$verific$equal_400$dma_engine.v:1224$19447 ($eq).
Removed top 7 bits (of 8) from port B of cell wrapper_dma.$flatten\inst_wrapper.\de.$verific$equal_696$dma_engine.v:1670$19671 ($eq).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\de.$verific$equal_580$dma_engine.v:1568$19591 ($eq).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\de.$verific$equal_631$dma_engine.v:1599$19615 ($eq).
Removed top 1 bits (of 3) from port A of cell wrapper_dma.$flatten\inst_wrapper.\de.$verific$sub_643$dma_engine.v:1630$19624 ($sub).
Removed top 2 bits (of 3) from port B of cell wrapper_dma.$flatten\inst_wrapper.\de.$verific$sub_643$dma_engine.v:1630$19624 ($sub).
Removed top 1 bits (of 3) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\de.$verific$sub_643$dma_engine.v:1630$19624 ($sub).
Removed top 1 bits (of 3) from port B of cell wrapper_dma.$flatten\inst_wrapper.\de.$verific$equal_658$dma_engine.v:1643$19636 ($eq).
Removed top 2 bits (of 3) from port B of cell wrapper_dma.$flatten\inst_wrapper.\de.$verific$equal_660$dma_engine.v:1644$19638 ($eq).
Removed top 1 bits (of 3) from port B of cell wrapper_dma.$flatten\inst_wrapper.\de.$verific$equal_664$dma_engine.v:1646$19642 ($eq).
Removed top 2 bits (of 3) from port B of cell wrapper_dma.$flatten\inst_wrapper.\de.$verific$equal_666$dma_engine.v:1647$19644 ($eq).
Removed top 11 bits (of 12) from port B of cell wrapper_dma.$flatten\inst_wrapper.\de.$verific$equal_690$dma_engine.v:1667$19665 ($eq).
Removed top 10 bits (of 12) from port B of cell wrapper_dma.$flatten\inst_wrapper.\de.$verific$equal_692$dma_engine.v:1668$19667 ($eq).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$or_552$dma_ahbmst.v:416$8648 ($or).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$or_552$dma_ahbmst.v:416$8648 ($or).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$or_552$dma_ahbmst.v:416$8648 ($or).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$or_568$dma_ahbmst.v:471$8677 ($or).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$or_568$dma_ahbmst.v:471$8677 ($or).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$or_590$dma_ahbmst.v:534$8705 ($or).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$or_590$dma_ahbmst.v:534$8705 ($or).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$inv_599$dma_ahbmst.v:626$8742 ($not).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_522$dma_ahbmst.v:415$9360 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_522$dma_ahbmst.v:415$9360 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_528$dma_ahbmst.v:416$9366 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_528$dma_ahbmst.v:416$9366 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_528$dma_ahbmst.v:416$9366 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_563$dma_ahbmst.v:526$9421 ($or).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_563$dma_ahbmst.v:526$9421 ($or).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_563$dma_ahbmst.v:526$9421 ($or).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$inv_571$dma_ahbmst.v:626$9435 ($not).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_545$dma_ahbmst.v:415$8641 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_545$dma_ahbmst.v:415$8641 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_551$dma_ahbmst.v:416$8647 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_551$dma_ahbmst.v:416$8647 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_551$dma_ahbmst.v:416$8647 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$or_567$dma_ahbmst.v:467$8676 ($or).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$or_567$dma_ahbmst.v:467$8676 ($or).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$or_567$dma_ahbmst.v:467$8676 ($or).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$or_589$dma_ahbmst.v:526$8704 ($or).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$or_589$dma_ahbmst.v:526$8704 ($or).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$or_589$dma_ahbmst.v:526$8704 ($or).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_526$dma_ahbmst.v:416$9364 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_526$dma_ahbmst.v:416$9364 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_526$dma_ahbmst.v:416$9364 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_553$dma_ahbmst.v:520$9413 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_553$dma_ahbmst.v:520$9413 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_562$dma_ahbmst.v:526$9420 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_562$dma_ahbmst.v:526$9420 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_549$dma_ahbmst.v:416$8645 ($and).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_549$dma_ahbmst.v:416$8645 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_549$dma_ahbmst.v:416$8645 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_561$dma_ahbmst.v:465$8670 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_561$dma_ahbmst.v:465$8670 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_566$dma_ahbmst.v:467$8675 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_566$dma_ahbmst.v:467$8675 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_579$dma_ahbmst.v:520$8696 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_579$dma_ahbmst.v:520$8696 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_588$dma_ahbmst.v:526$8703 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_588$dma_ahbmst.v:526$8703 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_524$dma_ahbmst.v:416$9362 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$and_524$dma_ahbmst.v:416$9362 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$inv_525$dma_ahbmst.v:416$9363 ($not).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_552$dma_ahbmst.v:520$9412 ($or).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_552$dma_ahbmst.v:520$9412 ($or).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_561$dma_ahbmst.v:526$9419 ($or).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_561$dma_ahbmst.v:526$9419 ($or).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_547$dma_ahbmst.v:416$8643 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_547$dma_ahbmst.v:416$8643 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_576$dma_ahbmst.v:520$8693 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_576$dma_ahbmst.v:520$8693 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$or_587$dma_ahbmst.v:526$8702 ($or).
Removed top 1 bits (of 2) from port A of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$or_587$dma_ahbmst.v:526$8702 ($or).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$inv_523$dma_ahbmst.v:416$9361 ($not).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_558$dma_ahbmst.v:523$9416 ($or).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$or_558$dma_ahbmst.v:523$9416 ($or).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_583$dma_ahbmst.v:523$8698 ($and).
Removed top 1 bits (of 2) from port B of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$and_583$dma_ahbmst.v:523$8698 ($and).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$inv_549$dma_ahbmst.v:520$9409 ($not).
Removed top 1 bits (of 2) from port Y of cell wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$inv_556$dma_ahbmst.v:523$9414 ($not).
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$n1020$9242.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$n1086$9244.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$n109$9216.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$n1383$9251.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$n1416$9252.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$n1449$9253.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$n1515$9255.
Removed top 1 bits (of 2) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$n1660$9259.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$n1705$9263.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$n1738$9264.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$n1838$9267.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$n2128$9281.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$n583$9230.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst0.$verific$n76$9215.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$n110$8479.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$n1252$8512.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$n1450$8516.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$n1483$8517.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$n1516$8518.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$n1582$8520.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$n1648$8522.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$n176$8481.
Removed top 1 bits (of 2) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$n1826$8527.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$n1905$8532.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$n2172$8540.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$n2238$8542.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$n2304$8544.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$n2500$8558.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$n2566$8560.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$n308$8485.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$n374$8487.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$n440$8489.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$n551$8492.
Removed top 31 bits (of 32) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_mst1.$verific$n650$8495.
Removed top 1 bits (of 2) from wire wrapper_dma.$flatten\inst_wrapper.\ahb_slv.$verific$n674$9979.
Removed top 1 bits (of 3) from wire wrapper_dma.$flatten\inst_wrapper.\de.$verific$n1754$19107.
Removed top 6 bits (of 7) from wire wrapper_dma.$flatten\inst_wrapper.\de.$verific$n464$19061.
Removed top 1 bits (of 3) from wire wrapper_dma.$flatten\inst_wrapper.\de.$verific$n488$19064.
Removed top 2 bits (of 3) from wire wrapper_dma.h0burst.
Removed top 2 bits (of 3) from wire wrapper_dma.h1burst.

yosys> peepopt

3.15. Executing PEEPOPT pass (run peephole optimizers).

yosys> pmuxtree

3.16. Executing PMUXTREE pass.

yosys> opt_clean

3.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper_dma..
Removed 90 unused cells and 195 unused wires.
<suppressed ~93 debug messages>

yosys> alumacc

3.18. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module wrapper_dma:
  creating $macc model for $flatten\inst_wrapper.\ahb_mst0.$verific$add_407$dma_ahbmst.v:1078$9629 ($add).
  creating $macc model for $flatten\inst_wrapper.\ahb_mst1.$verific$add_425$dma_ahbmst.v:1078$8929 ($add).
  creating $macc model for $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$add_61$dma_chrf.v:279$15382 ($add).
  creating $macc model for $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$add_61$dma_chrf.v:279$15833 ($add).
  creating $macc model for $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$add_61$dma_chrf.v:279$16284 ($add).
  creating $macc model for $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$add_61$dma_chrf.v:279$16735 ($add).
  creating $macc model for $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$add_61$dma_chrf.v:279$17186 ($add).
  creating $macc model for $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$add_61$dma_chrf.v:279$17637 ($add).
  creating $macc model for $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$add_61$dma_chrf.v:279$18088 ($add).
  creating $macc model for $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$add_61$dma_chrf.v:279$18539 ($add).
  creating $macc model for $flatten\inst_wrapper.\de.$verific$sub_643$dma_engine.v:1630$19624 ($sub).
  creating $alu model for $macc $flatten\inst_wrapper.\de.$verific$sub_643$dma_engine.v:1630$19624.
  creating $alu model for $macc $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$add_61$dma_chrf.v:279$18539.
  creating $alu model for $macc $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$add_61$dma_chrf.v:279$18088.
  creating $alu model for $macc $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$add_61$dma_chrf.v:279$17637.
  creating $alu model for $macc $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$add_61$dma_chrf.v:279$17186.
  creating $alu model for $macc $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$add_61$dma_chrf.v:279$16735.
  creating $alu model for $macc $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$add_61$dma_chrf.v:279$16284.
  creating $alu model for $macc $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$add_61$dma_chrf.v:279$15833.
  creating $alu model for $macc $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$add_61$dma_chrf.v:279$15382.
  creating $alu model for $macc $flatten\inst_wrapper.\ahb_mst1.$verific$add_425$dma_ahbmst.v:1078$8929.
  creating $alu model for $macc $flatten\inst_wrapper.\ahb_mst0.$verific$add_407$dma_ahbmst.v:1078$9629.
  creating $alu cell for $flatten\inst_wrapper.\ahb_mst0.$verific$add_407$dma_ahbmst.v:1078$9629: $auto$alumacc.cc:485:replace_alu$21946
  creating $alu cell for $flatten\inst_wrapper.\ahb_mst1.$verific$add_425$dma_ahbmst.v:1078$8929: $auto$alumacc.cc:485:replace_alu$21949
  creating $alu cell for $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$add_61$dma_chrf.v:279$15382: $auto$alumacc.cc:485:replace_alu$21952
  creating $alu cell for $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$add_61$dma_chrf.v:279$15833: $auto$alumacc.cc:485:replace_alu$21955
  creating $alu cell for $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$add_61$dma_chrf.v:279$16284: $auto$alumacc.cc:485:replace_alu$21958
  creating $alu cell for $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$add_61$dma_chrf.v:279$16735: $auto$alumacc.cc:485:replace_alu$21961
  creating $alu cell for $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$add_61$dma_chrf.v:279$17186: $auto$alumacc.cc:485:replace_alu$21964
  creating $alu cell for $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$add_61$dma_chrf.v:279$17637: $auto$alumacc.cc:485:replace_alu$21967
  creating $alu cell for $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$add_61$dma_chrf.v:279$18088: $auto$alumacc.cc:485:replace_alu$21970
  creating $alu cell for $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$add_61$dma_chrf.v:279$18539: $auto$alumacc.cc:485:replace_alu$21973
  creating $alu cell for $flatten\inst_wrapper.\de.$verific$sub_643$dma_engine.v:1630$19624: $auto$alumacc.cc:485:replace_alu$21976
  created 11 $alu and 0 $macc cells.

yosys> opt

3.19. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.
<suppressed ~70 debug messages>

yosys> opt_merge -nomux

3.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
<suppressed ~45 debug messages>
Removed a total of 15 cells.

yosys> opt_muxtree

3.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wrapper_dma..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~356 debug messages>

yosys> opt_reduce

3.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wrapper_dma.
    New input vector for $reduce_or cell $auto$pmuxtree.cc:37:or_generator$21648: { $flatten\inst_wrapper.\de.$verific$n632$18868 $flatten\inst_wrapper.\de.$verific$n627$18863 $flatten\inst_wrapper.\de.$verific$n626$18862 $flatten\inst_wrapper.\de.$verific$n623$18859 }
  Optimizing cells in module \wrapper_dma.
Performed a total of 1 changes.

yosys> opt_merge

3.19.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
Removed a total of 0 cells.

yosys> opt_dff

3.19.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.19.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper_dma..
Removed 39 unused cells and 111 unused wires.
<suppressed ~80 debug messages>

yosys> opt_expr

3.19.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.

3.19.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.19.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wrapper_dma..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~354 debug messages>

yosys> opt_reduce

3.19.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wrapper_dma.
Performed a total of 0 changes.

yosys> opt_merge

3.19.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
Removed a total of 0 cells.

yosys> opt_dff

3.19.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.19.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper_dma..

yosys> opt_expr

3.19.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.

3.19.16. Finished OPT passes. (There is nothing left to do.)

yosys> memory -nomap

3.20. Executing MEMORY pass.

yosys> opt_mem

3.20.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

yosys> opt_mem_priority

3.20.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

yosys> opt_mem_feedback

3.20.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

yosys> memory_dff

3.20.4. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

yosys> opt_clean

3.20.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper_dma..

yosys> memory_share

3.20.6. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

yosys> opt_mem_widen

3.20.7. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

yosys> opt_clean

3.20.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper_dma..

yosys> memory_collect

3.20.9. Executing MEMORY_COLLECT pass (generating $mem cells).

yosys> opt_clean

3.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper_dma..

yosys> stat

3.22. Printing statistics.

=== wrapper_dma ===

   Number of wires:               4202
   Number of wire bits:          21916
   Number of public wires:        2405
   Number of public wire bits:   15567
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2977
     $adff                          19
     $adffe                        406
     $alu                           11
     $and                          803
     $bmux                          85
     $dff                            3
     $dlatch                         1
     $eq                           246
     $logic_not                     37
     $mux                          813
     $ne                             8
     $not                          169
     $or                           234
     $reduce_and                     8
     $reduce_bool                   69
     $reduce_or                     61
     $sdff                           2
     $xor                            2


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/arith_map.v

3.23. Executing TECHMAP pass (map to technology primitives).

3.23.1. Executing Verilog-2005 frontend: /home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.23.2. Executing Verilog-2005 frontend: /home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v
Parsing Verilog input from `/home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

3.23.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $bmux.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $or.
Using template $paramod$74cb0f2a7154d4568d6639654473aff08a0b108d\_80_rs_alu for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $dlatch.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_90_alu for cells of type $alu.
Using template $paramod$ba698a254f9a5947e85cbe7beae6b161eefc5386\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
No more expansions possible.
<suppressed ~3668 debug messages>

yosys> stat

3.24. Printing statistics.

=== wrapper_dma ===

   Number of wires:               6180
   Number of wire bits:          44081
   Number of public wires:        2405
   Number of public wire bits:   15567
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              19334
     $_AND_                       1097
     $_DFFE_PN0P_                 1702
     $_DFFE_PN1P_                   47
     $_DFF_PN0_                     66
     $_DFF_PN1_                      4
     $_DFF_P_                       20
     $_DLATCH_P_                     3
     $_MUX_                      12281
     $_NOT_                        578
     $_OR_                        2085
     $_SDFF_PP0_                     2
     $_SDFF_PP1_                     4
     $_XOR_                       1413
     adder_carry                    32


yosys> opt

3.25. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.25.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.
<suppressed ~5055 debug messages>

yosys> opt_merge -nomux

3.25.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
<suppressed ~6348 debug messages>
Removed a total of 2116 cells.

yosys> opt_muxtree

3.25.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wrapper_dma..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.25.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wrapper_dma.
Performed a total of 0 changes.

yosys> opt_merge

3.25.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
Removed a total of 0 cells.

yosys> opt_dff

3.25.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.25.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper_dma..
Removed 215 unused cells and 1767 unused wires.
<suppressed ~245 debug messages>

yosys> opt_expr

3.25.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.

3.25.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.25.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wrapper_dma..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.25.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wrapper_dma.
Performed a total of 0 changes.

yosys> opt_merge

3.25.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
Removed a total of 0 cells.

yosys> opt_dff

3.25.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:262:slice$43001 ($_DFF_PN0_) from module wrapper_dma (D = $auto$simplemap.cc:309:simplemap_bmux$43009 [0], Q = \inst_wrapper.de.m1_arb_st [0]).
Adding EN signal on $auto$ff.cc:262:slice$41989 ($_DFF_PN0_) from module wrapper_dma (D = \inst_wrapper.ahb_mst0.mx_cmd_ns [1], Q = \inst_wrapper.ahb_mst0.mx_cmd_st [1]).
Adding EN signal on $auto$ff.cc:262:slice$41988 ($_DFF_PN0_) from module wrapper_dma (D = \inst_wrapper.ahb_mst0.mx_cmd_ns [0], Q = \inst_wrapper.ahb_mst0.mx_cmd_st [0]).
Adding EN signal on $auto$ff.cc:262:slice$41329 ($_DFF_PN0_) from module wrapper_dma (D = \inst_wrapper.ahb_mst1.mx_cmd_ns [1], Q = \inst_wrapper.ahb_mst1.mx_cmd_st [1]).
Adding EN signal on $auto$ff.cc:262:slice$41328 ($_DFF_PN0_) from module wrapper_dma (D = \inst_wrapper.ahb_mst1.mx_cmd_ns [0], Q = \inst_wrapper.ahb_mst1.mx_cmd_st [0]).
Adding EN signal on $auto$ff.cc:262:slice$34227 ($_DFF_PN0_) from module wrapper_dma (D = \inst_wrapper.ch_sel.dma_rrarb0.next_state [2], Q = \inst_wrapper.ch_sel.dma_rrarb0.state [2]).
Adding EN signal on $auto$ff.cc:262:slice$34226 ($_DFF_PN0_) from module wrapper_dma (D = \inst_wrapper.ch_sel.dma_rrarb0.next_state [1], Q = \inst_wrapper.ch_sel.dma_rrarb0.state [1]).
Adding EN signal on $auto$ff.cc:262:slice$34225 ($_DFF_PN0_) from module wrapper_dma (D = \inst_wrapper.ch_sel.dma_rrarb0.next_state [0], Q = \inst_wrapper.ch_sel.dma_rrarb0.state [0]).
Adding EN signal on $auto$ff.cc:262:slice$34008 ($_DFF_PN0_) from module wrapper_dma (D = \inst_wrapper.ch_sel.dma_rrarb1.next_state [2], Q = \inst_wrapper.ch_sel.dma_rrarb1.state [2]).
Adding EN signal on $auto$ff.cc:262:slice$34007 ($_DFF_PN0_) from module wrapper_dma (D = \inst_wrapper.ch_sel.dma_rrarb1.next_state [1], Q = \inst_wrapper.ch_sel.dma_rrarb1.state [1]).
Adding EN signal on $auto$ff.cc:262:slice$34006 ($_DFF_PN0_) from module wrapper_dma (D = \inst_wrapper.ch_sel.dma_rrarb1.next_state [0], Q = \inst_wrapper.ch_sel.dma_rrarb1.state [0]).
Adding EN signal on $auto$ff.cc:262:slice$33789 ($_DFF_PN0_) from module wrapper_dma (D = \inst_wrapper.ch_sel.dma_rrarb2.next_state [2], Q = \inst_wrapper.ch_sel.dma_rrarb2.state [2]).
Adding EN signal on $auto$ff.cc:262:slice$33788 ($_DFF_PN0_) from module wrapper_dma (D = \inst_wrapper.ch_sel.dma_rrarb2.next_state [1], Q = \inst_wrapper.ch_sel.dma_rrarb2.state [1]).
Adding EN signal on $auto$ff.cc:262:slice$33787 ($_DFF_PN0_) from module wrapper_dma (D = \inst_wrapper.ch_sel.dma_rrarb2.next_state [0], Q = \inst_wrapper.ch_sel.dma_rrarb2.state [0]).
Adding EN signal on $auto$ff.cc:262:slice$33570 ($_DFF_PN0_) from module wrapper_dma (D = \inst_wrapper.ch_sel.dma_rrarb3.next_state [2], Q = \inst_wrapper.ch_sel.dma_rrarb3.state [2]).
Adding EN signal on $auto$ff.cc:262:slice$33569 ($_DFF_PN0_) from module wrapper_dma (D = \inst_wrapper.ch_sel.dma_rrarb3.next_state [1], Q = \inst_wrapper.ch_sel.dma_rrarb3.state [1]).
Adding EN signal on $auto$ff.cc:262:slice$33568 ($_DFF_PN0_) from module wrapper_dma (D = \inst_wrapper.ch_sel.dma_rrarb3.next_state [0], Q = \inst_wrapper.ch_sel.dma_rrarb3.state [0]).

yosys> opt_clean

3.25.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper_dma..
Removed 1 unused cells and 208 unused wires.
<suppressed ~2 debug messages>

yosys> opt_expr

3.25.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.
<suppressed ~1448 debug messages>

3.25.16. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.25.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wrapper_dma..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.25.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wrapper_dma.
Performed a total of 0 changes.

yosys> opt_merge

3.25.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
<suppressed ~4749 debug messages>
Removed a total of 1583 cells.

yosys> opt_dff

3.25.20. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.25.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper_dma..
Removed 0 unused cells and 1015 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.25.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.

3.25.23. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.25.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wrapper_dma..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.25.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wrapper_dma.
Performed a total of 0 changes.

yosys> opt_merge

3.25.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
Removed a total of 0 cells.

yosys> opt_dff

3.25.27. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.25.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper_dma..

yosys> opt_expr

3.25.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.

3.25.30. Finished OPT passes. (There is nothing left to do.)

yosys> opt -fast -full

3.26. Executing OPT pass (performing simple optimizations).

yosys> opt_expr -full

3.26.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.
<suppressed ~2656 debug messages>

yosys> opt_merge

3.26.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
<suppressed ~483 debug messages>
Removed a total of 161 cells.

yosys> opt_dff

3.26.3. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.26.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper_dma..
Removed 0 unused cells and 362 unused wires.
<suppressed ~1 debug messages>

3.26.5. Finished fast OPT passes.

yosys> memory_map

3.27. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

yosys> opt -full

3.28. Executing OPT pass (performing simple optimizations).

yosys> opt_expr -full

3.28.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.
<suppressed ~70 debug messages>

yosys> opt_merge -nomux

3.28.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
<suppressed ~24 debug messages>
Removed a total of 8 cells.

yosys> opt_muxtree

3.28.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wrapper_dma..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce -full

3.28.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wrapper_dma.
Performed a total of 0 changes.

yosys> opt_merge

3.28.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
Removed a total of 0 cells.

yosys> opt_share

3.28.6. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$26736 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$42305
        $auto$simplemap.cc:86:simplemap_bitop$42303

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$26737 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$42304
        $auto$simplemap.cc:86:simplemap_bitop$42300

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$26980 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$41544
        $auto$simplemap.cc:86:simplemap_bitop$41542

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:278:simplemap_mux$26981 in front of them:
        $auto$simplemap.cc:86:simplemap_bitop$41543
        $auto$simplemap.cc:86:simplemap_bitop$41539

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28774 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23274
        $auto$simplemap.cc:312:simplemap_bmux$23782

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28775 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23275
        $auto$simplemap.cc:312:simplemap_bmux$23783

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28776 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23276
        $auto$simplemap.cc:312:simplemap_bmux$23784

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28777 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23277
        $auto$simplemap.cc:312:simplemap_bmux$23785

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28778 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23278
        $auto$simplemap.cc:312:simplemap_bmux$23786

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28779 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23279
        $auto$simplemap.cc:312:simplemap_bmux$23787

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28780 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23280
        $auto$simplemap.cc:312:simplemap_bmux$23788

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28781 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23281
        $auto$simplemap.cc:312:simplemap_bmux$23789

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28782 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23282
        $auto$simplemap.cc:312:simplemap_bmux$23790

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28783 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23283
        $auto$simplemap.cc:312:simplemap_bmux$23791

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28784 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23284
        $auto$simplemap.cc:312:simplemap_bmux$23792

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28785 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23285
        $auto$simplemap.cc:312:simplemap_bmux$23793

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28786 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23286
        $auto$simplemap.cc:312:simplemap_bmux$23794

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28787 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23287
        $auto$simplemap.cc:312:simplemap_bmux$23795

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28788 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23288
        $auto$simplemap.cc:312:simplemap_bmux$23796

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28789 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23289
        $auto$simplemap.cc:312:simplemap_bmux$23797

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28790 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23290
        $auto$simplemap.cc:312:simplemap_bmux$23798

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28791 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23291
        $auto$simplemap.cc:312:simplemap_bmux$23799

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28792 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23292
        $auto$simplemap.cc:312:simplemap_bmux$23800

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28793 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23293
        $auto$simplemap.cc:312:simplemap_bmux$23801

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28794 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23294
        $auto$simplemap.cc:312:simplemap_bmux$23802

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28795 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23295
        $auto$simplemap.cc:312:simplemap_bmux$23803

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28796 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23296
        $auto$simplemap.cc:312:simplemap_bmux$23804

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28797 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23297
        $auto$simplemap.cc:312:simplemap_bmux$23805

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28798 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23298
        $auto$simplemap.cc:312:simplemap_bmux$23806

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28799 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23299
        $auto$simplemap.cc:312:simplemap_bmux$23807

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28800 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23300
        $auto$simplemap.cc:312:simplemap_bmux$23808

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28801 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23301
        $auto$simplemap.cc:312:simplemap_bmux$23809

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28802 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23302
        $auto$simplemap.cc:312:simplemap_bmux$23810

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28803 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23303
        $auto$simplemap.cc:312:simplemap_bmux$23811

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28804 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23304
        $auto$simplemap.cc:312:simplemap_bmux$23812

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28805 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23305
        $auto$simplemap.cc:312:simplemap_bmux$23813

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28806 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22258
        $auto$simplemap.cc:312:simplemap_bmux$22766

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28807 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22259
        $auto$simplemap.cc:312:simplemap_bmux$22767

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28808 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22260
        $auto$simplemap.cc:312:simplemap_bmux$22768

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28809 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22261
        $auto$simplemap.cc:312:simplemap_bmux$22769

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28810 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22262
        $auto$simplemap.cc:312:simplemap_bmux$22770

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28811 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22263
        $auto$simplemap.cc:312:simplemap_bmux$22771

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28812 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22264
        $auto$simplemap.cc:312:simplemap_bmux$22772

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28813 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22265
        $auto$simplemap.cc:312:simplemap_bmux$22773

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28814 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22266
        $auto$simplemap.cc:312:simplemap_bmux$22774

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28815 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22267
        $auto$simplemap.cc:312:simplemap_bmux$22775

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28816 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22268
        $auto$simplemap.cc:312:simplemap_bmux$22776

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28817 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22269
        $auto$simplemap.cc:312:simplemap_bmux$22777

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28818 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22270
        $auto$simplemap.cc:312:simplemap_bmux$22778

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28819 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22271
        $auto$simplemap.cc:312:simplemap_bmux$22779

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28820 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22272
        $auto$simplemap.cc:312:simplemap_bmux$22780

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28821 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22273
        $auto$simplemap.cc:312:simplemap_bmux$22781

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28822 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22274
        $auto$simplemap.cc:312:simplemap_bmux$22782

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28823 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22275
        $auto$simplemap.cc:312:simplemap_bmux$22783

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28824 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22276
        $auto$simplemap.cc:312:simplemap_bmux$22784

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28825 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22277
        $auto$simplemap.cc:312:simplemap_bmux$22785

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28826 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22278
        $auto$simplemap.cc:312:simplemap_bmux$22786

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28827 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22279
        $auto$simplemap.cc:312:simplemap_bmux$22787

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28828 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22280
        $auto$simplemap.cc:312:simplemap_bmux$22788

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28829 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22281
        $auto$simplemap.cc:312:simplemap_bmux$22789

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28830 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22282
        $auto$simplemap.cc:312:simplemap_bmux$22790

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28831 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22283
        $auto$simplemap.cc:312:simplemap_bmux$22791

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28832 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22284
        $auto$simplemap.cc:312:simplemap_bmux$22792

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28833 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22285
        $auto$simplemap.cc:312:simplemap_bmux$22793

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28834 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22286
        $auto$simplemap.cc:312:simplemap_bmux$22794

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28835 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22287
        $auto$simplemap.cc:312:simplemap_bmux$22795

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28836 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22288
        $auto$simplemap.cc:312:simplemap_bmux$22796

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28837 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22289
        $auto$simplemap.cc:312:simplemap_bmux$22797

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28902 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23528
        $auto$simplemap.cc:312:simplemap_bmux$24036

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28903 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23529
        $auto$simplemap.cc:312:simplemap_bmux$24037

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28904 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23530
        $auto$simplemap.cc:312:simplemap_bmux$24038

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28905 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23531
        $auto$simplemap.cc:312:simplemap_bmux$24039

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28906 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23532
        $auto$simplemap.cc:312:simplemap_bmux$24040

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28907 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23533
        $auto$simplemap.cc:312:simplemap_bmux$24041

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28908 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23534
        $auto$simplemap.cc:312:simplemap_bmux$24042

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28909 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23535
        $auto$simplemap.cc:312:simplemap_bmux$24043

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28910 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23536
        $auto$simplemap.cc:312:simplemap_bmux$24044

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28911 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23537
        $auto$simplemap.cc:312:simplemap_bmux$24045

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28912 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23538
        $auto$simplemap.cc:312:simplemap_bmux$24046

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28913 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23539
        $auto$simplemap.cc:312:simplemap_bmux$24047

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28914 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23540
        $auto$simplemap.cc:312:simplemap_bmux$24048

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28915 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23541
        $auto$simplemap.cc:312:simplemap_bmux$24049

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28916 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23542
        $auto$simplemap.cc:312:simplemap_bmux$24050

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28917 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23543
        $auto$simplemap.cc:312:simplemap_bmux$24051

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28918 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23544
        $auto$simplemap.cc:312:simplemap_bmux$24052

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28919 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23545
        $auto$simplemap.cc:312:simplemap_bmux$24053

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28920 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23546
        $auto$simplemap.cc:312:simplemap_bmux$24054

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28921 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23547
        $auto$simplemap.cc:312:simplemap_bmux$24055

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28922 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23548
        $auto$simplemap.cc:312:simplemap_bmux$24056

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28923 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23549
        $auto$simplemap.cc:312:simplemap_bmux$24057

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28924 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23550
        $auto$simplemap.cc:312:simplemap_bmux$24058

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28925 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23551
        $auto$simplemap.cc:312:simplemap_bmux$24059

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28926 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23552
        $auto$simplemap.cc:312:simplemap_bmux$24060

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28927 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23553
        $auto$simplemap.cc:312:simplemap_bmux$24061

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28928 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23554
        $auto$simplemap.cc:312:simplemap_bmux$24062

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28929 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23555
        $auto$simplemap.cc:312:simplemap_bmux$24063

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28930 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23556
        $auto$simplemap.cc:312:simplemap_bmux$24064

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28931 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23557
        $auto$simplemap.cc:312:simplemap_bmux$24065

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28932 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23558
        $auto$simplemap.cc:312:simplemap_bmux$24066

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28933 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23559
        $auto$simplemap.cc:312:simplemap_bmux$24067

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28934 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22512
        $auto$simplemap.cc:312:simplemap_bmux$23020

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28935 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22513
        $auto$simplemap.cc:312:simplemap_bmux$23021

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28936 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22514
        $auto$simplemap.cc:312:simplemap_bmux$23022

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28937 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22515
        $auto$simplemap.cc:312:simplemap_bmux$23023

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28938 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22516
        $auto$simplemap.cc:312:simplemap_bmux$23024

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28939 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22517
        $auto$simplemap.cc:312:simplemap_bmux$23025

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28940 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22518
        $auto$simplemap.cc:312:simplemap_bmux$23026

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28941 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22519
        $auto$simplemap.cc:312:simplemap_bmux$23027

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28942 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22520
        $auto$simplemap.cc:312:simplemap_bmux$23028

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28943 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22521
        $auto$simplemap.cc:312:simplemap_bmux$23029

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28944 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22522
        $auto$simplemap.cc:312:simplemap_bmux$23030

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28945 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22523
        $auto$simplemap.cc:312:simplemap_bmux$23031

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28946 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22524
        $auto$simplemap.cc:312:simplemap_bmux$23032

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28947 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22525
        $auto$simplemap.cc:312:simplemap_bmux$23033

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28948 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22526
        $auto$simplemap.cc:312:simplemap_bmux$23034

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28949 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22527
        $auto$simplemap.cc:312:simplemap_bmux$23035

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28950 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22528
        $auto$simplemap.cc:312:simplemap_bmux$23036

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28951 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22529
        $auto$simplemap.cc:312:simplemap_bmux$23037

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28952 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22530
        $auto$simplemap.cc:312:simplemap_bmux$23038

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28953 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22531
        $auto$simplemap.cc:312:simplemap_bmux$23039

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28954 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22532
        $auto$simplemap.cc:312:simplemap_bmux$23040

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28955 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22533
        $auto$simplemap.cc:312:simplemap_bmux$23041

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28956 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22534
        $auto$simplemap.cc:312:simplemap_bmux$23042

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28957 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22535
        $auto$simplemap.cc:312:simplemap_bmux$23043

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28958 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22536
        $auto$simplemap.cc:312:simplemap_bmux$23044

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28959 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22537
        $auto$simplemap.cc:312:simplemap_bmux$23045

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28960 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22538
        $auto$simplemap.cc:312:simplemap_bmux$23046

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28961 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22539
        $auto$simplemap.cc:312:simplemap_bmux$23047

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28962 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22540
        $auto$simplemap.cc:312:simplemap_bmux$23048

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28963 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22541
        $auto$simplemap.cc:312:simplemap_bmux$23049

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28964 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22542
        $auto$simplemap.cc:312:simplemap_bmux$23050

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28965 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22543
        $auto$simplemap.cc:312:simplemap_bmux$23051

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29198 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23321
        $auto$simplemap.cc:312:simplemap_bmux$23829

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29199 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23322
        $auto$simplemap.cc:312:simplemap_bmux$23830

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29200 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22305
        $auto$simplemap.cc:312:simplemap_bmux$22813

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29201 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22306
        $auto$simplemap.cc:312:simplemap_bmux$22814

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29206 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23575
        $auto$simplemap.cc:312:simplemap_bmux$24083

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29207 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23576
        $auto$simplemap.cc:312:simplemap_bmux$24084

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29208 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22559
        $auto$simplemap.cc:312:simplemap_bmux$23067

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29209 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22560
        $auto$simplemap.cc:312:simplemap_bmux$23068

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29232 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23332
        $auto$simplemap.cc:312:simplemap_bmux$23840

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29233 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22316
        $auto$simplemap.cc:312:simplemap_bmux$22824

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29236 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$23586
        $auto$simplemap.cc:312:simplemap_bmux$24094

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29237 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22570
        $auto$simplemap.cc:312:simplemap_bmux$23078

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$34820 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$34723
        $auto$simplemap.cc:312:simplemap_bmux$34691

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$34821 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$34724
        $auto$simplemap.cc:312:simplemap_bmux$34692

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$34822 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$34725
        $auto$simplemap.cc:312:simplemap_bmux$34693

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$34823 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$34726
        $auto$simplemap.cc:312:simplemap_bmux$34694

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$34824 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$34727
        $auto$simplemap.cc:312:simplemap_bmux$34695

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$34825 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$34728
        $auto$simplemap.cc:312:simplemap_bmux$34696

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$34826 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$34729
        $auto$simplemap.cc:312:simplemap_bmux$34697

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$34827 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$34730
        $auto$simplemap.cc:312:simplemap_bmux$34698


yosys> opt_dff

3.28.7. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.28.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper_dma..
Removed 0 unused cells and 8 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr -full

3.28.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.
<suppressed ~383 debug messages>

3.28.10. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.28.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wrapper_dma..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~152 debug messages>

yosys> opt_reduce -full

3.28.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wrapper_dma.
Performed a total of 0 changes.

yosys> opt_merge

3.28.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
Removed a total of 0 cells.

yosys> opt_share

3.28.14. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$28999 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22258
        $auto$simplemap.cc:312:simplemap_bmux$23274

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29000 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22259
        $auto$simplemap.cc:312:simplemap_bmux$23275

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29001 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22260
        $auto$simplemap.cc:312:simplemap_bmux$23276

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29002 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22261
        $auto$simplemap.cc:312:simplemap_bmux$23277

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29003 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22262
        $auto$simplemap.cc:312:simplemap_bmux$23278

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29004 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22263
        $auto$simplemap.cc:312:simplemap_bmux$23279

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29005 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22264
        $auto$simplemap.cc:312:simplemap_bmux$23280

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29006 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22265
        $auto$simplemap.cc:312:simplemap_bmux$23281

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29007 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22266
        $auto$simplemap.cc:312:simplemap_bmux$23282

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29008 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22267
        $auto$simplemap.cc:312:simplemap_bmux$23283

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29009 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22268
        $auto$simplemap.cc:312:simplemap_bmux$23284

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29010 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22269
        $auto$simplemap.cc:312:simplemap_bmux$23285

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29011 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22270
        $auto$simplemap.cc:312:simplemap_bmux$23286

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29012 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22271
        $auto$simplemap.cc:312:simplemap_bmux$23287

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29013 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22272
        $auto$simplemap.cc:312:simplemap_bmux$23288

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29014 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22273
        $auto$simplemap.cc:312:simplemap_bmux$23289

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29015 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22274
        $auto$simplemap.cc:312:simplemap_bmux$23290

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29016 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22275
        $auto$simplemap.cc:312:simplemap_bmux$23291

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29017 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22276
        $auto$simplemap.cc:312:simplemap_bmux$23292

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29018 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22277
        $auto$simplemap.cc:312:simplemap_bmux$23293

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29019 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22278
        $auto$simplemap.cc:312:simplemap_bmux$23294

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29020 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22279
        $auto$simplemap.cc:312:simplemap_bmux$23295

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29021 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22280
        $auto$simplemap.cc:312:simplemap_bmux$23296

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29022 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22281
        $auto$simplemap.cc:312:simplemap_bmux$23297

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29023 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22282
        $auto$simplemap.cc:312:simplemap_bmux$23298

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29024 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22283
        $auto$simplemap.cc:312:simplemap_bmux$23299

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29025 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22284
        $auto$simplemap.cc:312:simplemap_bmux$23300

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29026 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22285
        $auto$simplemap.cc:312:simplemap_bmux$23301

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29027 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22286
        $auto$simplemap.cc:312:simplemap_bmux$23302

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29028 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22287
        $auto$simplemap.cc:312:simplemap_bmux$23303

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29029 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22288
        $auto$simplemap.cc:312:simplemap_bmux$23304

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29030 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22289
        $auto$simplemap.cc:312:simplemap_bmux$23305

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29063 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22512
        $auto$simplemap.cc:312:simplemap_bmux$23528

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29064 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22513
        $auto$simplemap.cc:312:simplemap_bmux$23529

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29065 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22514
        $auto$simplemap.cc:312:simplemap_bmux$23530

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29066 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22515
        $auto$simplemap.cc:312:simplemap_bmux$23531

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29067 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22516
        $auto$simplemap.cc:312:simplemap_bmux$23532

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29068 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22517
        $auto$simplemap.cc:312:simplemap_bmux$23533

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29069 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22518
        $auto$simplemap.cc:312:simplemap_bmux$23534

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29070 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22519
        $auto$simplemap.cc:312:simplemap_bmux$23535

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29071 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22520
        $auto$simplemap.cc:312:simplemap_bmux$23536

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29072 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22521
        $auto$simplemap.cc:312:simplemap_bmux$23537

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29073 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22522
        $auto$simplemap.cc:312:simplemap_bmux$23538

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29074 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22523
        $auto$simplemap.cc:312:simplemap_bmux$23539

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29075 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22524
        $auto$simplemap.cc:312:simplemap_bmux$23540

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29076 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22525
        $auto$simplemap.cc:312:simplemap_bmux$23541

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29077 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22526
        $auto$simplemap.cc:312:simplemap_bmux$23542

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29078 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22527
        $auto$simplemap.cc:312:simplemap_bmux$23543

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29079 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22528
        $auto$simplemap.cc:312:simplemap_bmux$23544

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29080 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22529
        $auto$simplemap.cc:312:simplemap_bmux$23545

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29081 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22530
        $auto$simplemap.cc:312:simplemap_bmux$23546

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29082 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22531
        $auto$simplemap.cc:312:simplemap_bmux$23547

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29083 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22532
        $auto$simplemap.cc:312:simplemap_bmux$23548

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29084 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22533
        $auto$simplemap.cc:312:simplemap_bmux$23549

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29085 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22534
        $auto$simplemap.cc:312:simplemap_bmux$23550

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29086 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22535
        $auto$simplemap.cc:312:simplemap_bmux$23551

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29087 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22536
        $auto$simplemap.cc:312:simplemap_bmux$23552

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29088 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22537
        $auto$simplemap.cc:312:simplemap_bmux$23553

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29089 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22538
        $auto$simplemap.cc:312:simplemap_bmux$23554

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29090 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22539
        $auto$simplemap.cc:312:simplemap_bmux$23555

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29091 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22540
        $auto$simplemap.cc:312:simplemap_bmux$23556

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29092 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22541
        $auto$simplemap.cc:312:simplemap_bmux$23557

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29093 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22542
        $auto$simplemap.cc:312:simplemap_bmux$23558

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29094 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22543
        $auto$simplemap.cc:312:simplemap_bmux$23559

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29213 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22305
        $auto$simplemap.cc:312:simplemap_bmux$23321

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29214 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22306
        $auto$simplemap.cc:312:simplemap_bmux$23322

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29217 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22559
        $auto$simplemap.cc:312:simplemap_bmux$23575

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29218 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22560
        $auto$simplemap.cc:312:simplemap_bmux$23576

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29240 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22316
        $auto$simplemap.cc:312:simplemap_bmux$23332

    Found cells that share an operand and can be merged by moving the $_MUX_ $auto$simplemap.cc:312:simplemap_bmux$29242 in front of them:
        $auto$simplemap.cc:312:simplemap_bmux$22570
        $auto$simplemap.cc:312:simplemap_bmux$23586


yosys> opt_dff

3.28.15. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.28.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper_dma..
Removed 0 unused cells and 140 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr -full

3.28.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.
<suppressed ~70 debug messages>

3.28.18. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.28.19. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wrapper_dma..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~82 debug messages>

yosys> opt_reduce -full

3.28.20. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wrapper_dma.
Performed a total of 0 changes.

yosys> opt_merge

3.28.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
Removed a total of 0 cells.

yosys> opt_share

3.28.22. Executing OPT_SHARE pass.

yosys> opt_dff

3.28.23. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.28.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper_dma..

yosys> opt_expr -full

3.28.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.

3.28.26. Finished OPT passes. (There is nothing left to do.)

yosys> abc -dff

3.29. Executing ABC pass (technology mapping using ABC).

3.29.1. Summary of detected clock domains:
  209 cells in clk=\HCLK, en=$auto$opt_dff.cc:219:make_patterns_logic$48424, arst=!\HRSTn, srst={ }
  190 cells in clk=\HCLK, en=$auto$opt_dff.cc:219:make_patterns_logic$47302, arst=!\HRSTn, srst={ }
  193 cells in clk=\HCLK, en=$auto$opt_dff.cc:219:make_patterns_logic$46180, arst=!\HRSTn, srst={ }
  193 cells in clk=\HCLK, en=$auto$opt_dff.cc:219:make_patterns_logic$45058, arst=!\HRSTn, srst={ }
  32 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$44686, arst=!\HRSTn, srst={ }
  83 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$44666, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=!\inst_wrapper.de.m1_arb_st [1], arst=!\HRSTn, srst={ }
  4 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$20269, arst=!\HRSTn, srst={ }
  43 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c6_rf.chllp_b0we, arst=!\HRSTn, srst={ }
  185 cells in clk=\HCLK, en=\inst_wrapper.de.de_mllp_we, arst=!\HRSTn, srst={ }
  22 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$20272, arst=!\HRSTn, srst={ }
  42 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$20278, arst=!\HRSTn, srst={ }
  41 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c6_rf.chdad_b2we, arst=!\HRSTn, srst={ }
  29 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c6_rf.chllp_b2we, arst=!\HRSTn, srst={ }
  39 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c6_rf.chllp_b1we, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c5_rf.chdad_b2we, arst=!\HRSTn, srst={ }
  10 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21182, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21220, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c5_rf.chdad_b1we, arst=!\HRSTn, srst={ }
  23 cells in clk=\HCLK, en=\inst_wrapper.ahb_mst0.mx_idle2ns, arst=!\HRSTn, srst={ }
  181 cells in clk=\HCLK, en=$auto$opt_dff.cc:219:make_patterns_logic$21237, arst=!\HRSTn, srst={ }
  9 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21230, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c5_rf.chdad_b0we, arst=!\HRSTn, srst={ }
  64 cells in clk=\HCLK, en=\inst_wrapper.ahb_mst0.mx_cmd, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=\h0readyin, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21186, arst=!\HRSTn, srst={ }
  151 cells in clk=\HCLK, en={ }, arst={ }, srst=\inst_wrapper.de.de_st [6]
  29 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c5_rf.chllp_b1we, arst=!\HRSTn, srst={ }
  27 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c5_rf.chllp_b0we, arst=!\HRSTn, srst={ }
  26 cells in clk=\HCLK, en=\inst_wrapper.ahb_mst1.mx_idle2ns, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c5_rf.chsad_b1we, arst=!\HRSTn, srst={ }
  378 cells in clk=\HCLK, en=$auto$opt_dff.cc:219:make_patterns_logic$21202, arst=!\HRSTn, srst={ }
  128 cells in clk=\HCLK, en=\inst_wrapper.ahb_mst1.mx_cmd, arst=!\HRSTn, srst={ }
  112 cells in clk=\HCLK, en=\inst_wrapper.ch_sel.dma_rrarb0.next_ch, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c5_rf.chsad_b0we, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c5_rf.chsad_b2we, arst=!\HRSTn, srst={ }
  29 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c5_rf.chllp_b2we, arst=!\HRSTn, srst={ }
  89 cells in clk=\HCLK, en=\inst_wrapper.de.ld_upk_cnt0, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c6_rf.chsad_b1we, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c6_rf.chsad_b0we, arst=!\HRSTn, srst={ }
  45 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c7_rf.chllp_b3we, arst=!\HRSTn, srst={ }
  23 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$20363, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c7_rf.chdad_b3we, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$20345, arst=!\HRSTn, srst={ }
  10 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$20381, arst=!\HRSTn, srst={ }
  13 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c7_rf.chtsz_b1we, arst=!\HRSTn, srst={ }
  30 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c7_rf.chcsr_b0we_qf, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$20307, arst=!\HRSTn, srst={ }
  28 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$20290, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c7_rf.chcfg_b0we, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=$flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$n149$18349, arst=!\HRSTn, srst={ }
  13 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$20378, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$20360, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c7_rf.chsad_b3we, arst=!\HRSTn, srst={ }
  21 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c6_rf.chllp_b3we, arst=!\HRSTn, srst={ }
  23 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$20458, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c6_rf.chdad_b3we, arst=!\HRSTn, srst={ }
  5 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$20440, arst=!\HRSTn, srst={ }
  10 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$20476, arst=!\HRSTn, srst={ }
  9 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c6_rf.chtsz_b1we, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c6_rf.chcsr_b0we_qf, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$20402, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$20385, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c6_rf.chcfg_b0we, arst=!\HRSTn, srst={ }
  18 cells in clk=\HCLK, en=$flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n149$17898, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$20473, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$20455, arst=!\HRSTn, srst={ }
  9 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c6_rf.chsad_b3we, arst=!\HRSTn, srst={ }
  29 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c5_rf.chllp_b3we, arst=!\HRSTn, srst={ }
  23 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$20553, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c5_rf.chdad_b3we, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$20535, arst=!\HRSTn, srst={ }
  10 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$20571, arst=!\HRSTn, srst={ }
  13 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c5_rf.chtsz_b1we, arst=!\HRSTn, srst={ }
  30 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c5_rf.chcsr_b0we_qf, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$20497, arst=!\HRSTn, srst={ }
  22 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$20480, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c5_rf.chcfg_b0we, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=$flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$n149$17447, arst=!\HRSTn, srst={ }
  13 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$20568, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$20550, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c5_rf.chsad_b3we, arst=!\HRSTn, srst={ }
  21 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c4_rf.chllp_b3we, arst=!\HRSTn, srst={ }
  23 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$20648, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c4_rf.chdad_b3we, arst=!\HRSTn, srst={ }
  5 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$20630, arst=!\HRSTn, srst={ }
  10 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$20666, arst=!\HRSTn, srst={ }
  9 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c4_rf.chtsz_b1we, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c4_rf.chcsr_b0we_qf, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$20592, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$20575, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c4_rf.chcfg_b0we, arst=!\HRSTn, srst={ }
  18 cells in clk=\HCLK, en=$flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$n149$16996, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$20663, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$20645, arst=!\HRSTn, srst={ }
  9 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c4_rf.chsad_b3we, arst=!\HRSTn, srst={ }
  29 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c3_rf.chllp_b3we, arst=!\HRSTn, srst={ }
  23 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$20743, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c3_rf.chdad_b3we, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$20725, arst=!\HRSTn, srst={ }
  10 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$20761, arst=!\HRSTn, srst={ }
  13 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c3_rf.chtsz_b1we, arst=!\HRSTn, srst={ }
  30 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c3_rf.chcsr_b0we_qf, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$20687, arst=!\HRSTn, srst={ }
  22 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$20670, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c3_rf.chcfg_b0we, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=$flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$n149$16545, arst=!\HRSTn, srst={ }
  13 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$20758, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$20740, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c3_rf.chsad_b3we, arst=!\HRSTn, srst={ }
  21 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c2_rf.chllp_b3we, arst=!\HRSTn, srst={ }
  23 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$20838, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c2_rf.chdad_b3we, arst=!\HRSTn, srst={ }
  5 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$20820, arst=!\HRSTn, srst={ }
  10 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$20856, arst=!\HRSTn, srst={ }
  9 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c2_rf.chtsz_b1we, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c2_rf.chcsr_b0we_qf, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$20782, arst=!\HRSTn, srst={ }
  15 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$20765, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c2_rf.chcfg_b0we, arst=!\HRSTn, srst={ }
  18 cells in clk=\HCLK, en=$flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$n149$16094, arst=!\HRSTn, srst={ }
  12 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$20853, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$20835, arst=!\HRSTn, srst={ }
  9 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c2_rf.chsad_b3we, arst=!\HRSTn, srst={ }
  29 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c1_rf.chllp_b3we, arst=!\HRSTn, srst={ }
  23 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$20933, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c1_rf.chdad_b3we, arst=!\HRSTn, srst={ }
  6 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$20915, arst=!\HRSTn, srst={ }
  10 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$20951, arst=!\HRSTn, srst={ }
  13 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c1_rf.chtsz_b1we, arst=!\HRSTn, srst={ }
  30 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c1_rf.chcsr_b0we_qf, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$20877, arst=!\HRSTn, srst={ }
  21 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$20860, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c1_rf.chcfg_b0we, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=$flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$n149$15643, arst=!\HRSTn, srst={ }
  13 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$20948, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$20930, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c1_rf.chsad_b3we, arst=!\HRSTn, srst={ }
  21 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c0_rf.chllp_b3we, arst=!\HRSTn, srst={ }
  23 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21028, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c0_rf.chdad_b3we, arst=!\HRSTn, srst={ }
  35 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21010, arst=!\HRSTn, srst={ }
  10 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21046, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21050, arst=!\HRSTn, srst={ }
  9 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c0_rf.chtsz_b1we, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c0_rf.chcsr_b0we_qf, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$20972, arst=!\HRSTn, srst={ }
  15 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$20955, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c0_rf.chcfg_b0we, arst=!\HRSTn, srst={ }
  18 cells in clk=\HCLK, en=$flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$n149$15192, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21043, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21025, arst=!\HRSTn, srst={ }
  9 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c0_rf.chsad_b3we, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c6_rf.chdad_b1we, arst=!\HRSTn, srst={ }
  17 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c6_rf.chdad_b0we, arst=!\HRSTn, srst={ }
  45 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c6dbs_b2we, arst=!\HRSTn, srst={ }
  45 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c5dbs_b2we, arst=!\HRSTn, srst={ }
  37 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c4dbs_b2we, arst=!\HRSTn, srst={ }
  45 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c3dbs_b2we, arst=!\HRSTn, srst={ }
  37 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c2dbs_b2we, arst=!\HRSTn, srst={ }
  45 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c1dbs_b2we, arst=!\HRSTn, srst={ }
  37 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c0dbs_b2we, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21134, arst=!\HRSTn, srst={ }
  45 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c7bbs_b2we, arst=!\HRSTn, srst={ }
  37 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c6bbs_b2we, arst=!\HRSTn, srst={ }
  45 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c5bbs_b2we, arst=!\HRSTn, srst={ }
  37 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c4bbs_b2we, arst=!\HRSTn, srst={ }
  45 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c3bbs_b2we, arst=!\HRSTn, srst={ }
  37 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c2bbs_b2we, arst=!\HRSTn, srst={ }
  45 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c1bbs_b2we, arst=!\HRSTn, srst={ }
  37 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c0bbs_b2we, arst=!\HRSTn, srst={ }
  37 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c7dbs_b2we, arst=!\HRSTn, srst={ }
  39 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.sync_b0we, arst=!\HRSTn, srst={ }
  25 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.csr_b0we, arst=!\HRSTn, srst={ }
  9 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21159, arst=!\HRSTn, srst={ }
  155 cells in clk=\HCLK, en={ }, arst={ }, srst={ }
  17 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21172, arst=!\HRSTn, srst={ }
  1265 cells in clk=\HCLK, en=\inst_wrapper.ahb_slv.hrdt_we, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c5_rf.chtsz_b0we, arst=!\HRSTn, srst={ }
  98 cells in clk=\HCLK, en=\inst_wrapper.ahb_slv.br_st [2], arst=!\HRSTn, srst={ }
  21 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21165, arst=!\HRSTn, srst={ }
  141 cells in clk=\HCLK, en=\inst_wrapper.ahb_slv.ad_d1_we, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21169, arst=!\HRSTn, srst={ }
  158 cells in clk=\HCLK, en=\inst_wrapper.ahb_mst1.hreadyini, arst=!\HRSTn, srst={ }
  856 cells in clk=\HCLK, en={ }, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c6_rf.chsad_b2we, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c6_rf.chtsz_b0we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c4_rf.chtsz_b0we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c4_rf.chsad_b2we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c4_rf.chsad_b1we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c4_rf.chsad_b0we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c4_rf.chllp_b2we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c4_rf.chllp_b1we, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c4_rf.chllp_b0we, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c4_rf.chdad_b2we, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c4_rf.chdad_b1we, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c4_rf.chdad_b0we, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c3_rf.chtsz_b0we, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c3_rf.chsad_b2we, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c3_rf.chsad_b1we, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c3_rf.chsad_b0we, arst=!\HRSTn, srst={ }
  28 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c3_rf.chllp_b2we, arst=!\HRSTn, srst={ }
  28 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c3_rf.chllp_b1we, arst=!\HRSTn, srst={ }
  26 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c3_rf.chllp_b0we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c3_rf.chdad_b2we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c3_rf.chdad_b1we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c3_rf.chdad_b0we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c2_rf.chtsz_b0we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c2_rf.chsad_b2we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c2_rf.chsad_b1we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c2_rf.chsad_b0we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c2_rf.chllp_b2we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c2_rf.chllp_b1we, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c2_rf.chllp_b0we, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c2_rf.chdad_b2we, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c2_rf.chdad_b1we, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c2_rf.chdad_b0we, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c1_rf.chtsz_b0we, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c1_rf.chsad_b2we, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c1_rf.chsad_b1we, arst=!\HRSTn, srst={ }
  24 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c1_rf.chsad_b0we, arst=!\HRSTn, srst={ }
  28 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c1_rf.chllp_b2we, arst=!\HRSTn, srst={ }
  28 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c1_rf.chllp_b1we, arst=!\HRSTn, srst={ }
  26 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c1_rf.chllp_b0we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c1_rf.chdad_b2we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c1_rf.chdad_b1we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c1_rf.chdad_b0we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c0_rf.chtsz_b0we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c0_rf.chsad_b2we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c0_rf.chsad_b1we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c0_rf.chsad_b0we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c0_rf.chllp_b2we, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c0_rf.chllp_b1we, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c0_rf.chllp_b0we, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c0_rf.chdad_b2we, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c0_rf.chdad_b1we, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c0_rf.chdad_b0we, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21053, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21056, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21059, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21062, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21065, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21068, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21071, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c7dbs_b3we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c7bbs_b3we, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c6dbs_b3we, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c6bbs_b3we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c5dbs_b3we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c5bbs_b3we, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c4dbs_b3we, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c4bbs_b3we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c3dbs_b3we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c3bbs_b3we, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c2dbs_b3we, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c2bbs_b3we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c1dbs_b3we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c1bbs_b3we, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c0dbs_b3we, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c0bbs_b3we, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21137, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21140, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21143, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21146, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21149, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21152, arst=!\HRSTn, srst={ }
  7 cells in clk=\HCLK, en=$auto$opt_dff.cc:194:make_patterns_logic$21155, arst=!\HRSTn, srst={ }
  3 cells in clk=\HCLK, en=$auto$opt_dff.cc:219:make_patterns_logic$21193, arst=!\HRSTn, srst={ }
  153 cells in clk=\HCLK, en=$auto$opt_dff.cc:219:make_patterns_logic$21207, arst=!\HRSTn, srst={ }
  5 cells in clk=\HCLK, en=$auto$opt_dff.cc:219:make_patterns_logic$21227, arst=!\HRSTn, srst={ }
  57 cells in clk=\HCLK, en=$auto$opt_dff.cc:219:make_patterns_logic$21244, arst=!\HRSTn, srst={ }
  20 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c7_rf.chllp_b1we, arst=!\HRSTn, srst={ }
  19 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c7_rf.chllp_b0we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c7_rf.chdad_b1we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c7_rf.chdad_b2we, arst=!\HRSTn, srst={ }
  1541 cells in clk=\HCLK, en=\inst_wrapper.m1_mux.mux_no_we, arst=!\HRSTn, srst={ }
  16 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c7_rf.chdad_b0we, arst=!\HRSTn, srst={ }
  21 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c7_rf.chllp_b2we, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c7_rf.chsad_b0we, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c7_rf.chsad_b1we, arst=!\HRSTn, srst={ }
  23 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c7_rf.chtsz_b0we, arst=!\HRSTn, srst={ }
  8 cells in clk=\HCLK, en=\inst_wrapper.ctl_rf.c7_rf.chsad_b2we, arst=!\HRSTn, srst={ }

3.29.2. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:219:make_patterns_logic$48424, asynchronously reset by !\HRSTn
Extracted 209 gates and 246 wires to a netlist network with 36 inputs and 8 outputs.

3.29.2.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.2.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        3
ABC RESULTS:               NOT cells:        2
ABC RESULTS:               MUX cells:        5
ABC RESULTS:               NOR cells:        5
ABC RESULTS:            ANDNOT cells:       12
ABC RESULTS:             ORNOT cells:       22
ABC RESULTS:              NAND cells:       47
ABC RESULTS:                OR cells:       12
ABC RESULTS:               AND cells:       50
ABC RESULTS:        internal signals:      202
ABC RESULTS:           input signals:       36
ABC RESULTS:          output signals:        8
Removing temp directory.

3.29.3. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:219:make_patterns_logic$47302, asynchronously reset by !\HRSTn
Extracted 190 gates and 209 wires to a netlist network with 18 inputs and 12 outputs.

3.29.3.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.3.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        3
ABC RESULTS:               NOT cells:        8
ABC RESULTS:               NOR cells:        3
ABC RESULTS:            ANDNOT cells:        9
ABC RESULTS:                OR cells:        6
ABC RESULTS:             ORNOT cells:       26
ABC RESULTS:              NAND cells:       43
ABC RESULTS:               AND cells:       50
ABC RESULTS:               BUF cells:        3
ABC RESULTS:        internal signals:      179
ABC RESULTS:           input signals:       18
ABC RESULTS:          output signals:       12
Removing temp directory.

3.29.4. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:219:make_patterns_logic$46180, asynchronously reset by !\HRSTn
Extracted 193 gates and 216 wires to a netlist network with 22 inputs and 12 outputs.

3.29.4.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.4.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        3
ABC RESULTS:               NOT cells:        8
ABC RESULTS:               MUX cells:        4
ABC RESULTS:                OR cells:        7
ABC RESULTS:               NOR cells:        2
ABC RESULTS:            ANDNOT cells:        8
ABC RESULTS:             ORNOT cells:       29
ABC RESULTS:              NAND cells:       43
ABC RESULTS:               AND cells:       49
ABC RESULTS:        internal signals:      182
ABC RESULTS:           input signals:       22
ABC RESULTS:          output signals:       12
Removing temp directory.

3.29.5. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:219:make_patterns_logic$45058, asynchronously reset by !\HRSTn
Extracted 193 gates and 213 wires to a netlist network with 19 inputs and 12 outputs.

3.29.5.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.5.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        3
ABC RESULTS:               NOT cells:        8
ABC RESULTS:               MUX cells:        1
ABC RESULTS:                OR cells:        6
ABC RESULTS:            ANDNOT cells:       11
ABC RESULTS:             ORNOT cells:       25
ABC RESULTS:               NOR cells:        4
ABC RESULTS:              NAND cells:       40
ABC RESULTS:               AND cells:       51
ABC RESULTS:        internal signals:      182
ABC RESULTS:           input signals:       19
ABC RESULTS:          output signals:       12
Removing temp directory.

3.29.6. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$44686, asynchronously reset by !\HRSTn
Extracted 32 gates and 51 wires to a netlist network with 18 inputs and 11 outputs.

3.29.6.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.6.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               MUX cells:        3
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               AND cells:        8
ABC RESULTS:                OR cells:        3
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:       22
ABC RESULTS:           input signals:       18
ABC RESULTS:          output signals:       11
Removing temp directory.

3.29.7. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$44666, asynchronously reset by !\HRSTn
Extracted 67 gates and 106 wires to a netlist network with 38 inputs and 27 outputs.

3.29.7.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.7.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               XOR cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               NOT cells:        2
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:            ANDNOT cells:        4
ABC RESULTS:              NAND cells:        6
ABC RESULTS:               AND cells:       30
ABC RESULTS:                OR cells:        5
ABC RESULTS:               ONE cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:       41
ABC RESULTS:           input signals:       38
ABC RESULTS:          output signals:       27
Removing temp directory.

3.29.8. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by !\inst_wrapper.de.m1_arb_st [1], asynchronously reset by !\HRSTn
Extracted 6 gates and 11 wires to a netlist network with 4 inputs and 2 outputs.

3.29.8.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.8.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               MUX cells:        1
ABC RESULTS:        internal signals:        5
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        2
Removing temp directory.

3.29.9. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$20269, asynchronously reset by !\HRSTn
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.29.9.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.9.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        2
ABC RESULTS:          output signals:        3
Removing temp directory.

3.29.10. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c6_rf.chllp_b0we, asynchronously reset by !\HRSTn
Extracted 43 gates and 81 wires to a netlist network with 37 inputs and 27 outputs.

3.29.10.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.10.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               AND cells:        1
ABC RESULTS:                OR cells:        3
ABC RESULTS:            ANDNOT cells:        8
ABC RESULTS:               MUX cells:       31
ABC RESULTS:        internal signals:       17
ABC RESULTS:           input signals:       37
ABC RESULTS:          output signals:       27
Removing temp directory.

3.29.11. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.de.de_mllp_we, asynchronously reset by !\HRSTn
Extracted 185 gates and 360 wires to a netlist network with 174 inputs and 93 outputs.

3.29.11.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.11.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       30
ABC RESULTS:               AND cells:        2
ABC RESULTS:            ANDNOT cells:       16
ABC RESULTS:               MUX cells:      167
ABC RESULTS:        internal signals:       93
ABC RESULTS:           input signals:      174
ABC RESULTS:          output signals:       93
Removing temp directory.

3.29.12. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$20272, asynchronously reset by !\HRSTn
Extracted 22 gates and 34 wires to a netlist network with 12 inputs and 12 outputs.

3.29.12.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.12.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:                OR cells:        3
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               MUX cells:        3
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        6
ABC RESULTS:        internal signals:       10
ABC RESULTS:           input signals:       12
ABC RESULTS:          output signals:       12
Removing temp directory.

3.29.13. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$20278, asynchronously reset by !\HRSTn
Extracted 42 gates and 84 wires to a netlist network with 41 inputs and 40 outputs.

3.29.13.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.13.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        7
ABC RESULTS:            ANDNOT cells:       32
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:       41
ABC RESULTS:          output signals:       40
Removing temp directory.

3.29.14. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c6_rf.chdad_b2we, asynchronously reset by !\HRSTn
Extracted 41 gates and 87 wires to a netlist network with 46 inputs and 25 outputs.

3.29.14.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.14.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       40
ABC RESULTS:        internal signals:       16
ABC RESULTS:           input signals:       46
ABC RESULTS:          output signals:       25
Removing temp directory.

3.29.15. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c6_rf.chllp_b2we, asynchronously reset by !\HRSTn
Extracted 29 gates and 50 wires to a netlist network with 20 inputs and 21 outputs.

3.29.15.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.15.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               AND cells:        1
ABC RESULTS:                OR cells:        4
ABC RESULTS:               MUX cells:        8
ABC RESULTS:            ANDNOT cells:        8
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:        9
ABC RESULTS:           input signals:       20
ABC RESULTS:          output signals:       21
Removing temp directory.

3.29.16. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c6_rf.chllp_b1we, asynchronously reset by !\HRSTn
Extracted 39 gates and 72 wires to a netlist network with 32 inputs and 26 outputs.

3.29.16.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.16.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               AND cells:        1
ABC RESULTS:                OR cells:        4
ABC RESULTS:            ANDNOT cells:        8
ABC RESULTS:               BUF cells:        3
ABC RESULTS:               MUX cells:       23
ABC RESULTS:        internal signals:       14
ABC RESULTS:           input signals:       32
ABC RESULTS:          output signals:       26
Removing temp directory.

3.29.17. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c5_rf.chdad_b2we, asynchronously reset by !\HRSTn
Extracted 25 gates and 53 wires to a netlist network with 28 inputs and 17 outputs.

3.29.17.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.17.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:        8
ABC RESULTS:           input signals:       28
ABC RESULTS:          output signals:       17
Removing temp directory.

3.29.18. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21182, asynchronously reset by !\HRSTn
Extracted 10 gates and 18 wires to a netlist network with 8 inputs and 7 outputs.

3.29.18.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.18.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               AND cells:        4
ABC RESULTS:               NOT cells:        2
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:        8
ABC RESULTS:          output signals:        7
Removing temp directory.

3.29.19. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21220, asynchronously reset by !\HRSTn
Extracted 6 gates and 11 wires to a netlist network with 5 inputs and 2 outputs.

3.29.19.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.19.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:                OR cells:        2
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:        5
ABC RESULTS:          output signals:        2
Removing temp directory.

3.29.20. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c5_rf.chdad_b1we, asynchronously reset by !\HRSTn
Extracted 25 gates and 53 wires to a netlist network with 28 inputs and 17 outputs.

3.29.20.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.20.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:        8
ABC RESULTS:           input signals:       28
ABC RESULTS:          output signals:       17
Removing temp directory.

3.29.21. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ahb_mst0.mx_idle2ns, asynchronously reset by !\HRSTn
Extracted 23 gates and 44 wires to a netlist network with 21 inputs and 10 outputs.

3.29.21.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.21.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        3
ABC RESULTS:               NOT cells:        5
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        8
ABC RESULTS:               BUF cells:        1
ABC RESULTS:               MUX cells:       10
ABC RESULTS:        internal signals:       13
ABC RESULTS:           input signals:       21
ABC RESULTS:          output signals:       10
Removing temp directory.

3.29.22. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:219:make_patterns_logic$21237, asynchronously reset by !\HRSTn
Extracted 179 gates and 343 wires to a netlist network with 164 inputs and 68 outputs.

3.29.22.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.22.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       16
ABC RESULTS:               XOR cells:       16
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:       11
ABC RESULTS:               NOR cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        6
ABC RESULTS:               MUX cells:      128
ABC RESULTS:        internal signals:      111
ABC RESULTS:           input signals:      164
ABC RESULTS:          output signals:       68
Removing temp directory.

3.29.23. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21230, asynchronously reset by !\HRSTn
Extracted 9 gates and 15 wires to a netlist network with 6 inputs and 3 outputs.

3.29.23.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.23.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:                OR cells:        2
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        6
ABC RESULTS:           input signals:        6
ABC RESULTS:          output signals:        3
Removing temp directory.

3.29.24. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c5_rf.chdad_b0we, asynchronously reset by !\HRSTn
Extracted 25 gates and 53 wires to a netlist network with 28 inputs and 17 outputs.

3.29.24.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.24.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:        8
ABC RESULTS:           input signals:       28
ABC RESULTS:          output signals:       17
Removing temp directory.

3.29.25. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$51276$inst_wrapper.ahb_mst0.mx_cmd, asynchronously reset by !\HRSTn
Extracted 64 gates and 129 wires to a netlist network with 65 inputs and 32 outputs.

3.29.25.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.25.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       32
ABC RESULTS:               MUX cells:       32
ABC RESULTS:               BUF cells:       32
ABC RESULTS:        internal signals:       32
ABC RESULTS:           input signals:       65
ABC RESULTS:          output signals:       32
Removing temp directory.

3.29.26. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \h0readyin, asynchronously reset by !\HRSTn
Extracted 8 gates and 16 wires to a netlist network with 8 inputs and 4 outputs.

3.29.26.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.26.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        4
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               MUX cells:        3
ABC RESULTS:               BUF cells:        4
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:        8
ABC RESULTS:          output signals:        4
Removing temp directory.

3.29.27. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21186, asynchronously reset by !\HRSTn
Extracted 8 gates and 15 wires to a netlist network with 7 inputs and 2 outputs.

3.29.27.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.27.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:                OR cells:        4
ABC RESULTS:               AND cells:        3
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        6
ABC RESULTS:           input signals:        7
ABC RESULTS:          output signals:        2
Removing temp directory.

3.29.28. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, synchronously reset by \inst_wrapper.de.de_st [6]
Extracted 151 gates and 175 wires to a netlist network with 22 inputs and 8 outputs.

3.29.28.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.28.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        6
ABC RESULTS:               MUX cells:        2
ABC RESULTS:                OR cells:        6
ABC RESULTS:             ORNOT cells:       16
ABC RESULTS:            ANDNOT cells:       16
ABC RESULTS:               NOR cells:        5
ABC RESULTS:               AND cells:       40
ABC RESULTS:              NAND cells:       18
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:      145
ABC RESULTS:           input signals:       22
ABC RESULTS:          output signals:        8
Removing temp directory.

3.29.29. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c5_rf.chllp_b1we, asynchronously reset by !\HRSTn
Extracted 29 gates and 50 wires to a netlist network with 20 inputs and 21 outputs.

3.29.29.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.29.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               AND cells:        1
ABC RESULTS:                OR cells:        4
ABC RESULTS:               MUX cells:        8
ABC RESULTS:            ANDNOT cells:        8
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:        9
ABC RESULTS:           input signals:       20
ABC RESULTS:          output signals:       21
Removing temp directory.

3.29.30. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c5_rf.chllp_b0we, asynchronously reset by !\HRSTn
Extracted 27 gates and 47 wires to a netlist network with 19 inputs and 19 outputs.

3.29.30.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.30.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               AND cells:        1
ABC RESULTS:                OR cells:        3
ABC RESULTS:               MUX cells:        7
ABC RESULTS:            ANDNOT cells:        8
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:        9
ABC RESULTS:           input signals:       19
ABC RESULTS:          output signals:       19
Removing temp directory.

3.29.31. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ahb_mst1.mx_idle2ns, asynchronously reset by !\HRSTn
Extracted 26 gates and 46 wires to a netlist network with 20 inputs and 12 outputs.

3.29.31.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.31.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        3
ABC RESULTS:               NOR cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:            ANDNOT cells:        3
ABC RESULTS:               NOT cells:        5
ABC RESULTS:               AND cells:        7
ABC RESULTS:               MUX cells:        2
ABC RESULTS:               BUF cells:        4
ABC RESULTS:        internal signals:       14
ABC RESULTS:           input signals:       20
ABC RESULTS:          output signals:       12
Removing temp directory.

3.29.32. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c5_rf.chsad_b1we, asynchronously reset by !\HRSTn
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 17 outputs.

3.29.32.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.32.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       19
ABC RESULTS:          output signals:       17
Removing temp directory.

3.29.33. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:219:make_patterns_logic$21202, asynchronously reset by !\HRSTn
Extracted 378 gates and 741 wires to a netlist network with 363 inputs and 245 outputs.

3.29.33.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.33.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       16
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               XOR cells:      128
ABC RESULTS:               NOR cells:        2
ABC RESULTS:                OR cells:       65
ABC RESULTS:               MUX cells:      128
ABC RESULTS:            ANDNOT cells:       18
ABC RESULTS:              NAND cells:       49
ABC RESULTS:        internal signals:      133
ABC RESULTS:           input signals:      363
ABC RESULTS:          output signals:      245
Removing temp directory.

3.29.34. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$51250$inst_wrapper.ahb_mst1.mx_cmd, asynchronously reset by !\HRSTn
Extracted 128 gates and 163 wires to a netlist network with 35 inputs and 64 outputs.

3.29.34.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.34.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       32
ABC RESULTS:               MUX cells:       64
ABC RESULTS:               AND cells:       32
ABC RESULTS:               BUF cells:       32
ABC RESULTS:        internal signals:       64
ABC RESULTS:           input signals:       35
ABC RESULTS:          output signals:       64
Removing temp directory.

3.29.35. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ch_sel.dma_rrarb0.next_ch, asynchronously reset by !\HRSTn
Extracted 112 gates and 147 wires to a netlist network with 34 inputs and 6 outputs.

3.29.35.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.35.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        2
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:            ANDNOT cells:        8
ABC RESULTS:               NOR cells:        8
ABC RESULTS:               AND cells:       20
ABC RESULTS:              NAND cells:       28
ABC RESULTS:        internal signals:      107
ABC RESULTS:           input signals:       34
ABC RESULTS:          output signals:        6
Removing temp directory.

3.29.36. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c5_rf.chsad_b0we, asynchronously reset by !\HRSTn
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 17 outputs.

3.29.36.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.36.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       19
ABC RESULTS:          output signals:       17
Removing temp directory.

3.29.37. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c5_rf.chsad_b2we, asynchronously reset by !\HRSTn
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 17 outputs.

3.29.37.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.37.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       19
ABC RESULTS:          output signals:       17
Removing temp directory.

3.29.38. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c5_rf.chllp_b2we, asynchronously reset by !\HRSTn
Extracted 29 gates and 50 wires to a netlist network with 20 inputs and 21 outputs.

3.29.38.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.38.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               AND cells:        1
ABC RESULTS:                OR cells:        4
ABC RESULTS:               MUX cells:        8
ABC RESULTS:            ANDNOT cells:        8
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:        9
ABC RESULTS:           input signals:       20
ABC RESULTS:          output signals:       21
Removing temp directory.

3.29.39. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.de.ld_upk_cnt0, asynchronously reset by !\HRSTn
Extracted 88 gates and 149 wires to a netlist network with 60 inputs and 27 outputs.

3.29.39.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.39.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       12
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               NOR cells:        2
ABC RESULTS:              NAND cells:        1
ABC RESULTS:             ORNOT cells:        3
ABC RESULTS:            ANDNOT cells:        3
ABC RESULTS:                OR cells:        8
ABC RESULTS:               AND cells:        4
ABC RESULTS:               BUF cells:        8
ABC RESULTS:               MUX cells:       39
ABC RESULTS:        internal signals:       62
ABC RESULTS:           input signals:       60
ABC RESULTS:          output signals:       27
Removing temp directory.

3.29.40. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c6_rf.chsad_b1we, asynchronously reset by !\HRSTn
Extracted 25 gates and 53 wires to a netlist network with 28 inputs and 17 outputs.

3.29.40.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.40.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:        8
ABC RESULTS:           input signals:       28
ABC RESULTS:          output signals:       17
Removing temp directory.

3.29.41. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c6_rf.chsad_b0we, asynchronously reset by !\HRSTn
Extracted 25 gates and 53 wires to a netlist network with 28 inputs and 17 outputs.

3.29.41.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.41.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:        8
ABC RESULTS:           input signals:       28
ABC RESULTS:          output signals:       17
Removing temp directory.

3.29.42. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c7_rf.chllp_b3we, asynchronously reset by !\HRSTn
Extracted 45 gates and 84 wires to a netlist network with 38 inputs and 29 outputs.

3.29.42.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.42.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               AND cells:        1
ABC RESULTS:                OR cells:        4
ABC RESULTS:            ANDNOT cells:        8
ABC RESULTS:               MUX cells:       32
ABC RESULTS:        internal signals:       17
ABC RESULTS:           input signals:       38
ABC RESULTS:          output signals:       29
Removing temp directory.

3.29.43. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$20363, asynchronously reset by !\HRSTn
Extracted 23 gates and 35 wires to a netlist network with 11 inputs and 5 outputs.

3.29.43.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.43.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        4
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               MUX cells:        4
ABC RESULTS:               XOR cells:        1
ABC RESULTS:              NAND cells:        4
ABC RESULTS:                OR cells:        1
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               AND cells:        8
ABC RESULTS:        internal signals:       19
ABC RESULTS:           input signals:       11
ABC RESULTS:          output signals:        5
Removing temp directory.

3.29.44. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c7_rf.chdad_b3we, asynchronously reset by !\HRSTn
Extracted 25 gates and 53 wires to a netlist network with 28 inputs and 17 outputs.

3.29.44.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.44.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:        8
ABC RESULTS:           input signals:       28
ABC RESULTS:          output signals:       17
Removing temp directory.

3.29.45. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$20345, asynchronously reset by !\HRSTn
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 2 outputs.

3.29.45.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.45.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               MUX cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:        7
ABC RESULTS:          output signals:        2
Removing temp directory.

3.29.46. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$20381, asynchronously reset by !\HRSTn
Extracted 10 gates and 18 wires to a netlist network with 8 inputs and 7 outputs.

3.29.46.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.46.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               AND cells:        5
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:        8
ABC RESULTS:          output signals:        7
Removing temp directory.

3.29.47. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c7_rf.chtsz_b1we, asynchronously reset by !\HRSTn
Extracted 13 gates and 29 wires to a netlist network with 16 inputs and 9 outputs.

3.29.47.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.47.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        4
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:        4
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       16
ABC RESULTS:          output signals:        9
Removing temp directory.

3.29.48. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c7_rf.chcsr_b0we_qf, asynchronously reset by !\HRSTn
Extracted 30 gates and 55 wires to a netlist network with 24 inputs and 18 outputs.

3.29.48.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.48.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        7
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               AND cells:        6
ABC RESULTS:            ANDNOT cells:        6
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:        7
ABC RESULTS:        internal signals:       13
ABC RESULTS:           input signals:       24
ABC RESULTS:          output signals:       18
Removing temp directory.

3.29.49. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$20307, asynchronously reset by !\HRSTn
Extracted 7 gates and 13 wires to a netlist network with 5 inputs and 5 outputs.

3.29.49.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.49.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:            ANDNOT cells:        3
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:        5
ABC RESULTS:          output signals:        5
Removing temp directory.

3.29.50. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$20290, asynchronously reset by !\HRSTn
Extracted 28 gates and 56 wires to a netlist network with 27 inputs and 18 outputs.

3.29.50.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.50.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        7
ABC RESULTS:               NOT cells:        4
ABC RESULTS:            ANDNOT cells:        4
ABC RESULTS:               NOR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               BUF cells:        3
ABC RESULTS:               MUX cells:       15
ABC RESULTS:        internal signals:       11
ABC RESULTS:           input signals:       27
ABC RESULTS:          output signals:       18
Removing temp directory.

3.29.51. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c7_rf.chcfg_b0we, asynchronously reset by !\HRSTn
Extracted 7 gates and 14 wires to a netlist network with 7 inputs and 6 outputs.

3.29.51.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.51.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        3
ABC RESULTS:               NOT cells:        6
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        7
ABC RESULTS:          output signals:        6
Removing temp directory.

3.29.52. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $flatten\inst_wrapper.\ctl_rf.\c7_rf.$verific$n149$18349, asynchronously reset by !\HRSTn
Extracted 24 gates and 43 wires to a netlist network with 18 inputs and 20 outputs.

3.29.52.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.52.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               NOT cells:        2
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:        6
ABC RESULTS:                OR cells:        1
ABC RESULTS:            ANDNOT cells:        4
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:               BUF cells:       12
ABC RESULTS:        internal signals:        5
ABC RESULTS:           input signals:       18
ABC RESULTS:          output signals:       20
Removing temp directory.

3.29.53. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$20378, asynchronously reset by !\HRSTn
Extracted 13 gates and 25 wires to a netlist network with 11 inputs and 12 outputs.

3.29.53.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.53.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        3
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:               AND cells:        5
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:       11
ABC RESULTS:          output signals:       12
Removing temp directory.

3.29.54. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$20360, asynchronously reset by !\HRSTn
Extracted 19 gates and 36 wires to a netlist network with 17 inputs and 3 outputs.

3.29.54.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.54.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               NOR cells:        7
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               AND cells:        7
ABC RESULTS:                OR cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:       16
ABC RESULTS:           input signals:       17
ABC RESULTS:          output signals:        3
Removing temp directory.

3.29.55. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c7_rf.chsad_b3we, asynchronously reset by !\HRSTn
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 17 outputs.

3.29.55.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.55.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       19
ABC RESULTS:          output signals:       17
Removing temp directory.

3.29.56. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c6_rf.chllp_b3we, asynchronously reset by !\HRSTn
Extracted 21 gates and 33 wires to a netlist network with 11 inputs and 21 outputs.

3.29.56.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.56.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               AND cells:        1
ABC RESULTS:                OR cells:        4
ABC RESULTS:            ANDNOT cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:       11
ABC RESULTS:          output signals:       21
Removing temp directory.

3.29.57. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$20458, asynchronously reset by !\HRSTn
Extracted 23 gates and 35 wires to a netlist network with 11 inputs and 5 outputs.

3.29.57.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.57.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        4
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               MUX cells:        4
ABC RESULTS:               XOR cells:        1
ABC RESULTS:              NAND cells:        4
ABC RESULTS:                OR cells:        1
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               AND cells:        8
ABC RESULTS:        internal signals:       19
ABC RESULTS:           input signals:       11
ABC RESULTS:          output signals:        5
Removing temp directory.

3.29.58. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c6_rf.chdad_b3we, asynchronously reset by !\HRSTn
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 17 outputs.

3.29.58.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.58.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       19
ABC RESULTS:          output signals:       17
Removing temp directory.

3.29.59. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$20440, asynchronously reset by !\HRSTn
Extracted 5 gates and 10 wires to a netlist network with 5 inputs and 2 outputs.

3.29.59.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.59.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:              NAND cells:        2
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:        5
ABC RESULTS:          output signals:        2
Removing temp directory.

3.29.60. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$20476, asynchronously reset by !\HRSTn
Extracted 10 gates and 18 wires to a netlist network with 8 inputs and 7 outputs.

3.29.60.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.60.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               AND cells:        5
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:        8
ABC RESULTS:          output signals:        7
Removing temp directory.

3.29.61. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c6_rf.chtsz_b1we, asynchronously reset by !\HRSTn
Extracted 9 gates and 20 wires to a netlist network with 11 inputs and 9 outputs.

3.29.61.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.61.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        4
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:        4
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       11
ABC RESULTS:          output signals:        9
Removing temp directory.

3.29.62. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c6_rf.chcsr_b0we_qf, asynchronously reset by !\HRSTn
Extracted 24 gates and 42 wires to a netlist network with 17 inputs and 18 outputs.

3.29.62.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.62.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        7
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               AND cells:        6
ABC RESULTS:               MUX cells:        2
ABC RESULTS:            ANDNOT cells:        6
ABC RESULTS:               BUF cells:       13
ABC RESULTS:        internal signals:        7
ABC RESULTS:           input signals:       17
ABC RESULTS:          output signals:       18
Removing temp directory.

3.29.63. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$20402, asynchronously reset by !\HRSTn
Extracted 7 gates and 13 wires to a netlist network with 5 inputs and 5 outputs.

3.29.63.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.63.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:            ANDNOT cells:        3
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:        5
ABC RESULTS:          output signals:        5
Removing temp directory.

3.29.64. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$20385, asynchronously reset by !\HRSTn
Extracted 16 gates and 29 wires to a netlist network with 12 inputs and 15 outputs.

3.29.64.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.64.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        7
ABC RESULTS:               NOT cells:        4
ABC RESULTS:            ANDNOT cells:        4
ABC RESULTS:               NOR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               BUF cells:        9
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:       12
ABC RESULTS:          output signals:       15
Removing temp directory.

3.29.65. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c6_rf.chcfg_b0we, asynchronously reset by !\HRSTn
Extracted 7 gates and 14 wires to a netlist network with 7 inputs and 6 outputs.

3.29.65.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.65.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        3
ABC RESULTS:               NOT cells:        6
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        7
ABC RESULTS:          output signals:        6
Removing temp directory.

3.29.66. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $flatten\inst_wrapper.\ctl_rf.\c6_rf.$verific$n149$17898, asynchronously reset by !\HRSTn
Extracted 18 gates and 30 wires to a netlist network with 11 inputs and 16 outputs.

3.29.66.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.66.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               NOT cells:        2
ABC RESULTS:               AND cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:            ANDNOT cells:        4
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:               BUF cells:       14
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:       11
ABC RESULTS:          output signals:       16
Removing temp directory.

3.29.67. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$20473, asynchronously reset by !\HRSTn
Extracted 12 gates and 22 wires to a netlist network with 9 inputs and 11 outputs.

3.29.67.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.67.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        3
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               BUF cells:        1
ABC RESULTS:               AND cells:        5
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        9
ABC RESULTS:          output signals:       11
Removing temp directory.

3.29.68. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$20455, asynchronously reset by !\HRSTn
Extracted 19 gates and 36 wires to a netlist network with 17 inputs and 3 outputs.

3.29.68.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.68.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               NOR cells:        7
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               AND cells:        7
ABC RESULTS:                OR cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:       16
ABC RESULTS:           input signals:       17
ABC RESULTS:          output signals:        3
Removing temp directory.

3.29.69. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c6_rf.chsad_b3we, asynchronously reset by !\HRSTn
Extracted 9 gates and 19 wires to a netlist network with 10 inputs and 9 outputs.

3.29.69.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.69.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               AND cells:        1
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       10
ABC RESULTS:          output signals:        9
Removing temp directory.

3.29.70. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c5_rf.chllp_b3we, asynchronously reset by !\HRSTn
Extracted 29 gates and 50 wires to a netlist network with 20 inputs and 21 outputs.

3.29.70.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.70.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               AND cells:        1
ABC RESULTS:                OR cells:        4
ABC RESULTS:               MUX cells:        8
ABC RESULTS:            ANDNOT cells:        8
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:        9
ABC RESULTS:           input signals:       20
ABC RESULTS:          output signals:       21
Removing temp directory.

3.29.71. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$20553, asynchronously reset by !\HRSTn
Extracted 23 gates and 35 wires to a netlist network with 11 inputs and 5 outputs.

3.29.71.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.71.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        4
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               MUX cells:        4
ABC RESULTS:               XOR cells:        1
ABC RESULTS:              NAND cells:        4
ABC RESULTS:                OR cells:        1
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               AND cells:        8
ABC RESULTS:        internal signals:       19
ABC RESULTS:           input signals:       11
ABC RESULTS:          output signals:        5
Removing temp directory.

3.29.72. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c5_rf.chdad_b3we, asynchronously reset by !\HRSTn
Extracted 25 gates and 53 wires to a netlist network with 28 inputs and 17 outputs.

3.29.72.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.72.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:        8
ABC RESULTS:           input signals:       28
ABC RESULTS:          output signals:       17
Removing temp directory.

3.29.73. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$20535, asynchronously reset by !\HRSTn
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 2 outputs.

3.29.73.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.73.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               MUX cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:        7
ABC RESULTS:          output signals:        2
Removing temp directory.

3.29.74. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$20571, asynchronously reset by !\HRSTn
Extracted 10 gates and 18 wires to a netlist network with 8 inputs and 7 outputs.

3.29.74.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.74.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               AND cells:        5
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:        8
ABC RESULTS:          output signals:        7
Removing temp directory.

3.29.75. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c5_rf.chtsz_b1we, asynchronously reset by !\HRSTn
Extracted 13 gates and 29 wires to a netlist network with 16 inputs and 9 outputs.

3.29.75.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.75.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        4
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:        4
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       16
ABC RESULTS:          output signals:        9
Removing temp directory.

3.29.76. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c5_rf.chcsr_b0we_qf, asynchronously reset by !\HRSTn
Extracted 30 gates and 55 wires to a netlist network with 24 inputs and 18 outputs.

3.29.76.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.76.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        7
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               AND cells:        6
ABC RESULTS:            ANDNOT cells:        6
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:        7
ABC RESULTS:        internal signals:       13
ABC RESULTS:           input signals:       24
ABC RESULTS:          output signals:       18
Removing temp directory.

3.29.77. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$20497, asynchronously reset by !\HRSTn
Extracted 7 gates and 13 wires to a netlist network with 5 inputs and 5 outputs.

3.29.77.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.77.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:            ANDNOT cells:        3
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:        5
ABC RESULTS:          output signals:        5
Removing temp directory.

3.29.78. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$20480, asynchronously reset by !\HRSTn
Extracted 22 gates and 42 wires to a netlist network with 19 inputs and 15 outputs.

3.29.78.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.78.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        7
ABC RESULTS:               NOT cells:        4
ABC RESULTS:            ANDNOT cells:        4
ABC RESULTS:               NOR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:        7
ABC RESULTS:               BUF cells:        5
ABC RESULTS:        internal signals:        8
ABC RESULTS:           input signals:       19
ABC RESULTS:          output signals:       15
Removing temp directory.

3.29.79. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c5_rf.chcfg_b0we, asynchronously reset by !\HRSTn
Extracted 7 gates and 14 wires to a netlist network with 7 inputs and 6 outputs.

3.29.79.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.79.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        3
ABC RESULTS:               NOT cells:        6
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        7
ABC RESULTS:          output signals:        6
Removing temp directory.

3.29.80. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $flatten\inst_wrapper.\ctl_rf.\c5_rf.$verific$n149$17447, asynchronously reset by !\HRSTn
Extracted 24 gates and 43 wires to a netlist network with 18 inputs and 20 outputs.

3.29.80.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.80.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               NOT cells:        2
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:        6
ABC RESULTS:                OR cells:        1
ABC RESULTS:            ANDNOT cells:        4
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:               BUF cells:       12
ABC RESULTS:        internal signals:        5
ABC RESULTS:           input signals:       18
ABC RESULTS:          output signals:       20
Removing temp directory.

3.29.81. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$20568, asynchronously reset by !\HRSTn
Extracted 13 gates and 25 wires to a netlist network with 11 inputs and 12 outputs.

3.29.81.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.81.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        3
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:               AND cells:        5
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:       11
ABC RESULTS:          output signals:       12
Removing temp directory.

3.29.82. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$20550, asynchronously reset by !\HRSTn
Extracted 19 gates and 36 wires to a netlist network with 17 inputs and 3 outputs.

3.29.82.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.82.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               NOR cells:        7
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               AND cells:        7
ABC RESULTS:                OR cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:       16
ABC RESULTS:           input signals:       17
ABC RESULTS:          output signals:        3
Removing temp directory.

3.29.83. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c5_rf.chsad_b3we, asynchronously reset by !\HRSTn
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 17 outputs.

3.29.83.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.83.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       19
ABC RESULTS:          output signals:       17
Removing temp directory.

3.29.84. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c4_rf.chllp_b3we, asynchronously reset by !\HRSTn
Extracted 21 gates and 33 wires to a netlist network with 11 inputs and 21 outputs.

3.29.84.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.84.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               AND cells:        1
ABC RESULTS:                OR cells:        4
ABC RESULTS:            ANDNOT cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:       11
ABC RESULTS:          output signals:       21
Removing temp directory.

3.29.85. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$20648, asynchronously reset by !\HRSTn
Extracted 23 gates and 35 wires to a netlist network with 11 inputs and 5 outputs.

3.29.85.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.85.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        4
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               MUX cells:        4
ABC RESULTS:               XOR cells:        1
ABC RESULTS:              NAND cells:        4
ABC RESULTS:                OR cells:        1
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               AND cells:        8
ABC RESULTS:        internal signals:       19
ABC RESULTS:           input signals:       11
ABC RESULTS:          output signals:        5
Removing temp directory.

3.29.86. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c4_rf.chdad_b3we, asynchronously reset by !\HRSTn
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 17 outputs.

3.29.86.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.86.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       19
ABC RESULTS:          output signals:       17
Removing temp directory.

3.29.87. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$20630, asynchronously reset by !\HRSTn
Extracted 5 gates and 10 wires to a netlist network with 5 inputs and 2 outputs.

3.29.87.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.87.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:              NAND cells:        2
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:        5
ABC RESULTS:          output signals:        2
Removing temp directory.

3.29.88. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$20666, asynchronously reset by !\HRSTn
Extracted 10 gates and 18 wires to a netlist network with 8 inputs and 7 outputs.

3.29.88.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.88.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               AND cells:        5
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:        8
ABC RESULTS:          output signals:        7
Removing temp directory.

3.29.89. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c4_rf.chtsz_b1we, asynchronously reset by !\HRSTn
Extracted 9 gates and 20 wires to a netlist network with 11 inputs and 9 outputs.

3.29.89.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.89.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        4
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:        4
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       11
ABC RESULTS:          output signals:        9
Removing temp directory.

3.29.90. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c4_rf.chcsr_b0we_qf, asynchronously reset by !\HRSTn
Extracted 24 gates and 42 wires to a netlist network with 17 inputs and 18 outputs.

3.29.90.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.90.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        7
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               AND cells:        6
ABC RESULTS:               MUX cells:        2
ABC RESULTS:            ANDNOT cells:        6
ABC RESULTS:               BUF cells:       13
ABC RESULTS:        internal signals:        7
ABC RESULTS:           input signals:       17
ABC RESULTS:          output signals:       18
Removing temp directory.

3.29.91. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$20592, asynchronously reset by !\HRSTn
Extracted 7 gates and 13 wires to a netlist network with 5 inputs and 5 outputs.

3.29.91.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.91.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:            ANDNOT cells:        3
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:        5
ABC RESULTS:          output signals:        5
Removing temp directory.

3.29.92. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$20575, asynchronously reset by !\HRSTn
Extracted 16 gates and 29 wires to a netlist network with 12 inputs and 15 outputs.

3.29.92.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.92.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        7
ABC RESULTS:               NOT cells:        4
ABC RESULTS:            ANDNOT cells:        4
ABC RESULTS:               NOR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               BUF cells:        9
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:       12
ABC RESULTS:          output signals:       15
Removing temp directory.

3.29.93. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c4_rf.chcfg_b0we, asynchronously reset by !\HRSTn
Extracted 7 gates and 14 wires to a netlist network with 7 inputs and 6 outputs.

3.29.93.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.93.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        3
ABC RESULTS:               NOT cells:        6
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        7
ABC RESULTS:          output signals:        6
Removing temp directory.

3.29.94. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $flatten\inst_wrapper.\ctl_rf.\c4_rf.$verific$n149$16996, asynchronously reset by !\HRSTn
Extracted 18 gates and 30 wires to a netlist network with 11 inputs and 16 outputs.

3.29.94.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.94.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               NOT cells:        2
ABC RESULTS:               AND cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:            ANDNOT cells:        4
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:               BUF cells:       14
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:       11
ABC RESULTS:          output signals:       16
Removing temp directory.

3.29.95. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$20663, asynchronously reset by !\HRSTn
Extracted 12 gates and 22 wires to a netlist network with 9 inputs and 11 outputs.

3.29.95.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.95.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        3
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               BUF cells:        1
ABC RESULTS:               AND cells:        5
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        9
ABC RESULTS:          output signals:       11
Removing temp directory.

3.29.96. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$20645, asynchronously reset by !\HRSTn
Extracted 19 gates and 36 wires to a netlist network with 17 inputs and 3 outputs.

3.29.96.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.96.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               NOR cells:        7
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               AND cells:        7
ABC RESULTS:                OR cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:       16
ABC RESULTS:           input signals:       17
ABC RESULTS:          output signals:        3
Removing temp directory.

3.29.97. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c4_rf.chsad_b3we, asynchronously reset by !\HRSTn
Extracted 9 gates and 19 wires to a netlist network with 10 inputs and 9 outputs.

3.29.97.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.97.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               AND cells:        1
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       10
ABC RESULTS:          output signals:        9
Removing temp directory.

3.29.98. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c3_rf.chllp_b3we, asynchronously reset by !\HRSTn
Extracted 29 gates and 50 wires to a netlist network with 20 inputs and 21 outputs.

3.29.98.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.98.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               AND cells:        1
ABC RESULTS:                OR cells:        4
ABC RESULTS:               MUX cells:        8
ABC RESULTS:            ANDNOT cells:        8
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:        9
ABC RESULTS:           input signals:       20
ABC RESULTS:          output signals:       21
Removing temp directory.

3.29.99. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$20743, asynchronously reset by !\HRSTn
Extracted 23 gates and 35 wires to a netlist network with 11 inputs and 5 outputs.

3.29.99.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.99.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        4
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               MUX cells:        4
ABC RESULTS:               XOR cells:        1
ABC RESULTS:              NAND cells:        4
ABC RESULTS:                OR cells:        1
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               AND cells:        8
ABC RESULTS:        internal signals:       19
ABC RESULTS:           input signals:       11
ABC RESULTS:          output signals:        5
Removing temp directory.

3.29.100. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c3_rf.chdad_b3we, asynchronously reset by !\HRSTn
Extracted 25 gates and 53 wires to a netlist network with 28 inputs and 17 outputs.

3.29.100.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.100.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:        8
ABC RESULTS:           input signals:       28
ABC RESULTS:          output signals:       17
Removing temp directory.

3.29.101. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$20725, asynchronously reset by !\HRSTn
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 2 outputs.

3.29.101.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.101.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               MUX cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:        7
ABC RESULTS:          output signals:        2
Removing temp directory.

3.29.102. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$20761, asynchronously reset by !\HRSTn
Extracted 10 gates and 18 wires to a netlist network with 8 inputs and 7 outputs.

3.29.102.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.102.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               AND cells:        5
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:        8
ABC RESULTS:          output signals:        7
Removing temp directory.

3.29.103. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c3_rf.chtsz_b1we, asynchronously reset by !\HRSTn
Extracted 13 gates and 29 wires to a netlist network with 16 inputs and 9 outputs.

3.29.103.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.103.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        4
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:        4
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       16
ABC RESULTS:          output signals:        9
Removing temp directory.

3.29.104. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c3_rf.chcsr_b0we_qf, asynchronously reset by !\HRSTn
Extracted 30 gates and 55 wires to a netlist network with 24 inputs and 18 outputs.

3.29.104.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.104.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        7
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               AND cells:        6
ABC RESULTS:            ANDNOT cells:        6
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:        7
ABC RESULTS:        internal signals:       13
ABC RESULTS:           input signals:       24
ABC RESULTS:          output signals:       18
Removing temp directory.

3.29.105. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$20687, asynchronously reset by !\HRSTn
Extracted 7 gates and 13 wires to a netlist network with 5 inputs and 5 outputs.

3.29.105.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.105.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:            ANDNOT cells:        3
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:        5
ABC RESULTS:          output signals:        5
Removing temp directory.

3.29.106. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$20670, asynchronously reset by !\HRSTn
Extracted 22 gates and 42 wires to a netlist network with 19 inputs and 15 outputs.

3.29.106.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.106.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        7
ABC RESULTS:               NOT cells:        4
ABC RESULTS:            ANDNOT cells:        4
ABC RESULTS:               NOR cells:        2
ABC RESULTS:               AND cells:        2
ABC RESULTS:               MUX cells:        7
ABC RESULTS:               BUF cells:        5
ABC RESULTS:        internal signals:        8
ABC RESULTS:           input signals:       19
ABC RESULTS:          output signals:       15
Removing temp directory.

3.29.107. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c3_rf.chcfg_b0we, asynchronously reset by !\HRSTn
Extracted 7 gates and 14 wires to a netlist network with 7 inputs and 6 outputs.

3.29.107.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.107.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        3
ABC RESULTS:               NOT cells:        6
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        7
ABC RESULTS:          output signals:        6
Removing temp directory.

3.29.108. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $flatten\inst_wrapper.\ctl_rf.\c3_rf.$verific$n149$16545, asynchronously reset by !\HRSTn
Extracted 24 gates and 43 wires to a netlist network with 18 inputs and 20 outputs.

3.29.108.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.108.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               NOT cells:        2
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:        6
ABC RESULTS:                OR cells:        1
ABC RESULTS:            ANDNOT cells:        4
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:               BUF cells:       12
ABC RESULTS:        internal signals:        5
ABC RESULTS:           input signals:       18
ABC RESULTS:          output signals:       20
Removing temp directory.

3.29.109. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$20758, asynchronously reset by !\HRSTn
Extracted 13 gates and 25 wires to a netlist network with 11 inputs and 12 outputs.

3.29.109.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.109.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        3
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:               AND cells:        5
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:       11
ABC RESULTS:          output signals:       12
Removing temp directory.

3.29.110. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$20740, asynchronously reset by !\HRSTn
Extracted 19 gates and 36 wires to a netlist network with 17 inputs and 3 outputs.

3.29.110.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.110.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               NOR cells:        7
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               AND cells:        7
ABC RESULTS:                OR cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:       16
ABC RESULTS:           input signals:       17
ABC RESULTS:          output signals:        3
Removing temp directory.

3.29.111. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c3_rf.chsad_b3we, asynchronously reset by !\HRSTn
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 17 outputs.

3.29.111.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.111.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       19
ABC RESULTS:          output signals:       17
Removing temp directory.

3.29.112. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c2_rf.chllp_b3we, asynchronously reset by !\HRSTn
Extracted 21 gates and 33 wires to a netlist network with 11 inputs and 21 outputs.

3.29.112.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.112.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               AND cells:        1
ABC RESULTS:                OR cells:        4
ABC RESULTS:            ANDNOT cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:       11
ABC RESULTS:          output signals:       21
Removing temp directory.

3.29.113. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$20838, asynchronously reset by !\HRSTn
Extracted 23 gates and 35 wires to a netlist network with 11 inputs and 5 outputs.

3.29.113.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.113.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        4
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               MUX cells:        4
ABC RESULTS:               XOR cells:        1
ABC RESULTS:              NAND cells:        4
ABC RESULTS:                OR cells:        1
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               AND cells:        8
ABC RESULTS:        internal signals:       19
ABC RESULTS:           input signals:       11
ABC RESULTS:          output signals:        5
Removing temp directory.

3.29.114. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c2_rf.chdad_b3we, asynchronously reset by !\HRSTn
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 17 outputs.

3.29.114.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.114.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       19
ABC RESULTS:          output signals:       17
Removing temp directory.

3.29.115. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$20820, asynchronously reset by !\HRSTn
Extracted 5 gates and 10 wires to a netlist network with 5 inputs and 2 outputs.

3.29.115.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.115.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:              NAND cells:        2
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:        5
ABC RESULTS:          output signals:        2
Removing temp directory.

3.29.116. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$20856, asynchronously reset by !\HRSTn
Extracted 10 gates and 18 wires to a netlist network with 8 inputs and 7 outputs.

3.29.116.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.116.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               AND cells:        5
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:        8
ABC RESULTS:          output signals:        7
Removing temp directory.

3.29.117. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c2_rf.chtsz_b1we, asynchronously reset by !\HRSTn
Extracted 9 gates and 20 wires to a netlist network with 11 inputs and 9 outputs.

3.29.117.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.117.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        4
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:        4
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       11
ABC RESULTS:          output signals:        9
Removing temp directory.

3.29.118. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c2_rf.chcsr_b0we_qf, asynchronously reset by !\HRSTn
Extracted 24 gates and 42 wires to a netlist network with 17 inputs and 18 outputs.

3.29.118.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.118.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        7
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               AND cells:        6
ABC RESULTS:               MUX cells:        2
ABC RESULTS:            ANDNOT cells:        6
ABC RESULTS:               BUF cells:       13
ABC RESULTS:        internal signals:        7
ABC RESULTS:           input signals:       17
ABC RESULTS:          output signals:       18
Removing temp directory.

3.29.119. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$20782, asynchronously reset by !\HRSTn
Extracted 7 gates and 13 wires to a netlist network with 5 inputs and 5 outputs.

3.29.119.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.119.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:            ANDNOT cells:        3
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:        5
ABC RESULTS:          output signals:        5
Removing temp directory.

3.29.120. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$20765, asynchronously reset by !\HRSTn
Extracted 15 gates and 27 wires to a netlist network with 11 inputs and 14 outputs.

3.29.120.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.120.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        7
ABC RESULTS:               NOT cells:        4
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:        4
ABC RESULTS:               NOR cells:        2
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               BUF cells:        9
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:       11
ABC RESULTS:          output signals:       14
Removing temp directory.

3.29.121. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c2_rf.chcfg_b0we, asynchronously reset by !\HRSTn
Extracted 7 gates and 14 wires to a netlist network with 7 inputs and 6 outputs.

3.29.121.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.121.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        3
ABC RESULTS:               NOT cells:        6
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        7
ABC RESULTS:          output signals:        6
Removing temp directory.

3.29.122. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $flatten\inst_wrapper.\ctl_rf.\c2_rf.$verific$n149$16094, asynchronously reset by !\HRSTn
Extracted 18 gates and 30 wires to a netlist network with 11 inputs and 16 outputs.

3.29.122.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.122.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               NOT cells:        2
ABC RESULTS:               AND cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:            ANDNOT cells:        4
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:               BUF cells:       14
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:       11
ABC RESULTS:          output signals:       16
Removing temp directory.

3.29.123. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$20853, asynchronously reset by !\HRSTn
Extracted 12 gates and 22 wires to a netlist network with 9 inputs and 11 outputs.

3.29.123.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.123.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        3
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               BUF cells:        1
ABC RESULTS:               AND cells:        5
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        9
ABC RESULTS:          output signals:       11
Removing temp directory.

3.29.124. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$20835, asynchronously reset by !\HRSTn
Extracted 19 gates and 36 wires to a netlist network with 17 inputs and 3 outputs.

3.29.124.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.124.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               NOR cells:        7
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               AND cells:        7
ABC RESULTS:                OR cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:       16
ABC RESULTS:           input signals:       17
ABC RESULTS:          output signals:        3
Removing temp directory.

3.29.125. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c2_rf.chsad_b3we, asynchronously reset by !\HRSTn
Extracted 9 gates and 19 wires to a netlist network with 10 inputs and 9 outputs.

3.29.125.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.125.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               AND cells:        1
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       10
ABC RESULTS:          output signals:        9
Removing temp directory.

3.29.126. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c1_rf.chllp_b3we, asynchronously reset by !\HRSTn
Extracted 29 gates and 50 wires to a netlist network with 20 inputs and 21 outputs.

3.29.126.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.126.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               AND cells:        1
ABC RESULTS:                OR cells:        4
ABC RESULTS:               MUX cells:        8
ABC RESULTS:            ANDNOT cells:        8
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:        9
ABC RESULTS:           input signals:       20
ABC RESULTS:          output signals:       21
Removing temp directory.

3.29.127. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$20933, asynchronously reset by !\HRSTn
Extracted 23 gates and 35 wires to a netlist network with 11 inputs and 5 outputs.

3.29.127.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.127.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        4
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               MUX cells:        4
ABC RESULTS:               XOR cells:        1
ABC RESULTS:              NAND cells:        4
ABC RESULTS:                OR cells:        1
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               AND cells:        8
ABC RESULTS:        internal signals:       19
ABC RESULTS:           input signals:       11
ABC RESULTS:          output signals:        5
Removing temp directory.

3.29.128. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c1_rf.chdad_b3we, asynchronously reset by !\HRSTn
Extracted 25 gates and 53 wires to a netlist network with 28 inputs and 17 outputs.

3.29.128.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.128.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:        8
ABC RESULTS:           input signals:       28
ABC RESULTS:          output signals:       17
Removing temp directory.

3.29.129. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$20915, asynchronously reset by !\HRSTn
Extracted 6 gates and 13 wires to a netlist network with 7 inputs and 2 outputs.

3.29.129.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.129.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               MUX cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:        7
ABC RESULTS:          output signals:        2
Removing temp directory.

3.29.130. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$20951, asynchronously reset by !\HRSTn
Extracted 10 gates and 18 wires to a netlist network with 8 inputs and 7 outputs.

3.29.130.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.130.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               AND cells:        5
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:        8
ABC RESULTS:          output signals:        7
Removing temp directory.

3.29.131. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c1_rf.chtsz_b1we, asynchronously reset by !\HRSTn
Extracted 13 gates and 29 wires to a netlist network with 16 inputs and 9 outputs.

3.29.131.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.131.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        4
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:        4
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       16
ABC RESULTS:          output signals:        9
Removing temp directory.

3.29.132. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c1_rf.chcsr_b0we_qf, asynchronously reset by !\HRSTn
Extracted 30 gates and 55 wires to a netlist network with 24 inputs and 18 outputs.

3.29.132.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.132.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        7
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               AND cells:        6
ABC RESULTS:            ANDNOT cells:        6
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:        7
ABC RESULTS:        internal signals:       13
ABC RESULTS:           input signals:       24
ABC RESULTS:          output signals:       18
Removing temp directory.

3.29.133. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$20877, asynchronously reset by !\HRSTn
Extracted 7 gates and 13 wires to a netlist network with 5 inputs and 5 outputs.

3.29.133.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.133.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:            ANDNOT cells:        3
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:        5
ABC RESULTS:          output signals:        5
Removing temp directory.

3.29.134. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$20860, asynchronously reset by !\HRSTn
Extracted 21 gates and 40 wires to a netlist network with 18 inputs and 14 outputs.

3.29.134.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.134.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        7
ABC RESULTS:               NOT cells:        4
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:        4
ABC RESULTS:               NOR cells:        2
ABC RESULTS:               MUX cells:        7
ABC RESULTS:               BUF cells:        5
ABC RESULTS:        internal signals:        8
ABC RESULTS:           input signals:       18
ABC RESULTS:          output signals:       14
Removing temp directory.

3.29.135. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c1_rf.chcfg_b0we, asynchronously reset by !\HRSTn
Extracted 7 gates and 14 wires to a netlist network with 7 inputs and 6 outputs.

3.29.135.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.135.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        3
ABC RESULTS:               NOT cells:        6
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        7
ABC RESULTS:          output signals:        6
Removing temp directory.

3.29.136. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $flatten\inst_wrapper.\ctl_rf.\c1_rf.$verific$n149$15643, asynchronously reset by !\HRSTn
Extracted 24 gates and 43 wires to a netlist network with 18 inputs and 20 outputs.

3.29.136.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.136.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               NOT cells:        2
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:        6
ABC RESULTS:                OR cells:        1
ABC RESULTS:            ANDNOT cells:        4
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:               BUF cells:       12
ABC RESULTS:        internal signals:        5
ABC RESULTS:           input signals:       18
ABC RESULTS:          output signals:       20
Removing temp directory.

3.29.137. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$20948, asynchronously reset by !\HRSTn
Extracted 13 gates and 24 wires to a netlist network with 10 inputs and 12 outputs.

3.29.137.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.137.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        2
ABC RESULTS:                OR cells:        3
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:               AND cells:        5
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:       10
ABC RESULTS:          output signals:       12
Removing temp directory.

3.29.138. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$20930, asynchronously reset by !\HRSTn
Extracted 19 gates and 36 wires to a netlist network with 17 inputs and 3 outputs.

3.29.138.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.138.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               NOR cells:        7
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               AND cells:        7
ABC RESULTS:                OR cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:       16
ABC RESULTS:           input signals:       17
ABC RESULTS:          output signals:        3
Removing temp directory.

3.29.139. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c1_rf.chsad_b3we, asynchronously reset by !\HRSTn
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 17 outputs.

3.29.139.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.139.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       19
ABC RESULTS:          output signals:       17
Removing temp directory.

3.29.140. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c0_rf.chllp_b3we, asynchronously reset by !\HRSTn
Extracted 21 gates and 33 wires to a netlist network with 11 inputs and 21 outputs.

3.29.140.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.140.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               AND cells:        1
ABC RESULTS:                OR cells:        4
ABC RESULTS:            ANDNOT cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:       11
ABC RESULTS:          output signals:       21
Removing temp directory.

3.29.141. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21028, asynchronously reset by !\HRSTn
Extracted 23 gates and 35 wires to a netlist network with 11 inputs and 5 outputs.

3.29.141.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.141.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        4
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               MUX cells:        4
ABC RESULTS:               XOR cells:        1
ABC RESULTS:              NAND cells:        4
ABC RESULTS:                OR cells:        1
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:               AND cells:        8
ABC RESULTS:        internal signals:       19
ABC RESULTS:           input signals:       11
ABC RESULTS:          output signals:        5
Removing temp directory.

3.29.142. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c0_rf.chdad_b3we, asynchronously reset by !\HRSTn
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 17 outputs.

3.29.142.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.142.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       19
ABC RESULTS:          output signals:       17
Removing temp directory.

3.29.143. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21010, asynchronously reset by !\HRSTn
Extracted 35 gates and 70 wires to a netlist network with 35 inputs and 3 outputs.

3.29.143.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.143.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               NOR cells:       15
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               AND cells:       16
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:       32
ABC RESULTS:           input signals:       35
ABC RESULTS:          output signals:        3
Removing temp directory.

3.29.144. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21046, asynchronously reset by !\HRSTn
Extracted 10 gates and 18 wires to a netlist network with 8 inputs and 7 outputs.

3.29.144.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.144.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               AND cells:        5
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:        8
ABC RESULTS:          output signals:        7
Removing temp directory.

3.29.145. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21050, asynchronously reset by !\HRSTn
Extracted 8 gates and 17 wires to a netlist network with 9 inputs and 4 outputs.

3.29.145.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.145.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        5
ABC RESULTS:               MUX cells:        1
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:        9
ABC RESULTS:          output signals:        4
Removing temp directory.

3.29.146. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c0_rf.chtsz_b1we, asynchronously reset by !\HRSTn
Extracted 9 gates and 20 wires to a netlist network with 11 inputs and 9 outputs.

3.29.146.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.146.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        4
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:        4
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       11
ABC RESULTS:          output signals:        9
Removing temp directory.

3.29.147. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c0_rf.chcsr_b0we_qf, asynchronously reset by !\HRSTn
Extracted 24 gates and 42 wires to a netlist network with 17 inputs and 18 outputs.

3.29.147.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.147.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        7
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               AND cells:        6
ABC RESULTS:               MUX cells:        2
ABC RESULTS:            ANDNOT cells:        6
ABC RESULTS:               BUF cells:       13
ABC RESULTS:        internal signals:        7
ABC RESULTS:           input signals:       17
ABC RESULTS:          output signals:       18
Removing temp directory.

3.29.148. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$20972, asynchronously reset by !\HRSTn
Extracted 7 gates and 13 wires to a netlist network with 5 inputs and 5 outputs.

3.29.148.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.148.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:               NOT cells:        2
ABC RESULTS:            ANDNOT cells:        3
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:        5
ABC RESULTS:          output signals:        5
Removing temp directory.

3.29.149. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$20955, asynchronously reset by !\HRSTn
Extracted 15 gates and 27 wires to a netlist network with 11 inputs and 14 outputs.

3.29.149.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.149.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        7
ABC RESULTS:               NOT cells:        4
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:        4
ABC RESULTS:               NOR cells:        2
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               BUF cells:        9
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:       11
ABC RESULTS:          output signals:       14
Removing temp directory.

3.29.150. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c0_rf.chcfg_b0we, asynchronously reset by !\HRSTn
Extracted 7 gates and 14 wires to a netlist network with 7 inputs and 6 outputs.

3.29.150.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.150.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        3
ABC RESULTS:               NOT cells:        6
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        7
ABC RESULTS:          output signals:        6
Removing temp directory.

3.29.151. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $flatten\inst_wrapper.\ctl_rf.\c0_rf.$verific$n149$15192, asynchronously reset by !\HRSTn
Extracted 18 gates and 30 wires to a netlist network with 11 inputs and 16 outputs.

3.29.151.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.151.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               NOT cells:        2
ABC RESULTS:               AND cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:            ANDNOT cells:        4
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:               BUF cells:       14
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:       11
ABC RESULTS:          output signals:       16
Removing temp directory.

3.29.152. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21043, asynchronously reset by !\HRSTn
Extracted 17 gates and 31 wires to a netlist network with 13 inputs and 14 outputs.

3.29.152.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.152.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               NOT cells:        3
ABC RESULTS:                OR cells:        6
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               BUF cells:        1
ABC RESULTS:               AND cells:        5
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:       13
ABC RESULTS:          output signals:       14
Removing temp directory.

3.29.153. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21025, asynchronously reset by !\HRSTn
Extracted 19 gates and 36 wires to a netlist network with 17 inputs and 3 outputs.

3.29.153.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.153.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               NOR cells:        7
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               AND cells:        7
ABC RESULTS:                OR cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:       16
ABC RESULTS:           input signals:       17
ABC RESULTS:          output signals:        3
Removing temp directory.

3.29.154. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c0_rf.chsad_b3we, asynchronously reset by !\HRSTn
Extracted 9 gates and 19 wires to a netlist network with 10 inputs and 9 outputs.

3.29.154.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.154.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               AND cells:        1
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       10
ABC RESULTS:          output signals:        9
Removing temp directory.

3.29.155. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c6_rf.chdad_b1we, asynchronously reset by !\HRSTn
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 17 outputs.

3.29.155.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.155.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       19
ABC RESULTS:          output signals:       17
Removing temp directory.

3.29.156. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c6_rf.chdad_b0we, asynchronously reset by !\HRSTn
Extracted 17 gates and 36 wires to a netlist network with 19 inputs and 17 outputs.

3.29.156.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.156.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       19
ABC RESULTS:          output signals:       17
Removing temp directory.

3.29.157. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c6dbs_b2we, asynchronously reset by !\HRSTn
Extracted 45 gates and 65 wires to a netlist network with 19 inputs and 17 outputs.

3.29.157.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.157.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               AND cells:        2
ABC RESULTS:                OR cells:        8
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       29
ABC RESULTS:           input signals:       19
ABC RESULTS:          output signals:       17
Removing temp directory.

3.29.158. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c5dbs_b2we, asynchronously reset by !\HRSTn
Extracted 45 gates and 65 wires to a netlist network with 19 inputs and 17 outputs.

3.29.158.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.158.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               AND cells:        2
ABC RESULTS:                OR cells:        8
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       29
ABC RESULTS:           input signals:       19
ABC RESULTS:          output signals:       17
Removing temp directory.

3.29.159. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c4dbs_b2we, asynchronously reset by !\HRSTn
Extracted 37 gates and 48 wires to a netlist network with 10 inputs and 17 outputs.

3.29.159.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.159.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               AND cells:        2
ABC RESULTS:                OR cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:       21
ABC RESULTS:           input signals:       10
ABC RESULTS:          output signals:       17
Removing temp directory.

3.29.160. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c3dbs_b2we, asynchronously reset by !\HRSTn
Extracted 45 gates and 65 wires to a netlist network with 19 inputs and 17 outputs.

3.29.160.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.160.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               AND cells:        2
ABC RESULTS:                OR cells:        8
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       29
ABC RESULTS:           input signals:       19
ABC RESULTS:          output signals:       17
Removing temp directory.

3.29.161. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c2dbs_b2we, asynchronously reset by !\HRSTn
Extracted 37 gates and 48 wires to a netlist network with 10 inputs and 17 outputs.

3.29.161.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.161.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               AND cells:        2
ABC RESULTS:                OR cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:       21
ABC RESULTS:           input signals:       10
ABC RESULTS:          output signals:       17
Removing temp directory.

3.29.162. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c1dbs_b2we, asynchronously reset by !\HRSTn
Extracted 45 gates and 65 wires to a netlist network with 19 inputs and 17 outputs.

3.29.162.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.162.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               AND cells:        2
ABC RESULTS:                OR cells:        8
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       29
ABC RESULTS:           input signals:       19
ABC RESULTS:          output signals:       17
Removing temp directory.

3.29.163. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c0dbs_b2we, asynchronously reset by !\HRSTn
Extracted 37 gates and 48 wires to a netlist network with 10 inputs and 17 outputs.

3.29.163.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.163.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               AND cells:        2
ABC RESULTS:                OR cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:       21
ABC RESULTS:           input signals:       10
ABC RESULTS:          output signals:       17
Removing temp directory.

3.29.164. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21134, asynchronously reset by !\HRSTn
Extracted 8 gates and 17 wires to a netlist network with 8 inputs and 4 outputs.

3.29.164.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.164.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        4
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:        internal signals:        5
ABC RESULTS:           input signals:        8
ABC RESULTS:          output signals:        4
Removing temp directory.

3.29.165. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c7bbs_b2we, asynchronously reset by !\HRSTn
Extracted 45 gates and 65 wires to a netlist network with 19 inputs and 17 outputs.

3.29.165.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.165.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               AND cells:        2
ABC RESULTS:                OR cells:        8
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       29
ABC RESULTS:           input signals:       19
ABC RESULTS:          output signals:       17
Removing temp directory.

3.29.166. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c6bbs_b2we, asynchronously reset by !\HRSTn
Extracted 37 gates and 48 wires to a netlist network with 10 inputs and 17 outputs.

3.29.166.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.166.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               AND cells:        2
ABC RESULTS:                OR cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:       21
ABC RESULTS:           input signals:       10
ABC RESULTS:          output signals:       17
Removing temp directory.

3.29.167. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c5bbs_b2we, asynchronously reset by !\HRSTn
Extracted 45 gates and 65 wires to a netlist network with 19 inputs and 17 outputs.

3.29.167.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.167.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               AND cells:        2
ABC RESULTS:                OR cells:        8
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       29
ABC RESULTS:           input signals:       19
ABC RESULTS:          output signals:       17
Removing temp directory.

3.29.168. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c4bbs_b2we, asynchronously reset by !\HRSTn
Extracted 37 gates and 48 wires to a netlist network with 10 inputs and 17 outputs.

3.29.168.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.168.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               AND cells:        2
ABC RESULTS:                OR cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:       21
ABC RESULTS:           input signals:       10
ABC RESULTS:          output signals:       17
Removing temp directory.

3.29.169. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c3bbs_b2we, asynchronously reset by !\HRSTn
Extracted 45 gates and 65 wires to a netlist network with 19 inputs and 17 outputs.

3.29.169.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.169.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               AND cells:        2
ABC RESULTS:                OR cells:        8
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       29
ABC RESULTS:           input signals:       19
ABC RESULTS:          output signals:       17
Removing temp directory.

3.29.170. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c2bbs_b2we, asynchronously reset by !\HRSTn
Extracted 37 gates and 48 wires to a netlist network with 10 inputs and 17 outputs.

3.29.170.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.170.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               AND cells:        2
ABC RESULTS:                OR cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:       21
ABC RESULTS:           input signals:       10
ABC RESULTS:          output signals:       17
Removing temp directory.

3.29.171. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c1bbs_b2we, asynchronously reset by !\HRSTn
Extracted 45 gates and 65 wires to a netlist network with 19 inputs and 17 outputs.

3.29.171.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.171.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               AND cells:        2
ABC RESULTS:                OR cells:        8
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       29
ABC RESULTS:           input signals:       19
ABC RESULTS:          output signals:       17
Removing temp directory.

3.29.172. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c0bbs_b2we, asynchronously reset by !\HRSTn
Extracted 37 gates and 48 wires to a netlist network with 10 inputs and 17 outputs.

3.29.172.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.172.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               AND cells:        2
ABC RESULTS:                OR cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:       21
ABC RESULTS:           input signals:       10
ABC RESULTS:          output signals:       17
Removing temp directory.

3.29.173. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.c7dbs_b2we, asynchronously reset by !\HRSTn
Extracted 37 gates and 48 wires to a netlist network with 10 inputs and 17 outputs.

3.29.173.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.173.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               AND cells:        2
ABC RESULTS:                OR cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:       21
ABC RESULTS:           input signals:       10
ABC RESULTS:          output signals:       17
Removing temp directory.

3.29.174. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.sync_b0we, asynchronously reset by !\HRSTn
Extracted 39 gates and 77 wires to a netlist network with 37 inputs and 25 outputs.

3.29.174.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.174.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               NOR cells:        1
ABC RESULTS:              NAND cells:       15
ABC RESULTS:               AND cells:       10
ABC RESULTS:               MUX cells:       11
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:       15
ABC RESULTS:           input signals:       37
ABC RESULTS:          output signals:       25
Removing temp directory.

3.29.175. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ctl_rf.csr_b0we, asynchronously reset by !\HRSTn
Extracted 25 gates and 41 wires to a netlist network with 16 inputs and 17 outputs.

3.29.175.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.175.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        3
ABC RESULTS:               NOT cells:        2
ABC RESULTS:               XOR cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:            ANDNOT cells:        3
ABC RESULTS:               AND cells:        8
ABC RESULTS:               MUX cells:        3
ABC RESULTS:               BUF cells:        4
ABC RESULTS:        internal signals:        8
ABC RESULTS:           input signals:       16
ABC RESULTS:          output signals:       17
Removing temp directory.

3.29.176. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21159, asynchronously reset by !\HRSTn
Extracted 9 gates and 13 wires to a netlist network with 4 inputs and 3 outputs.

3.29.176.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.176.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:              NAND cells:        2
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        6
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        3
Removing temp directory.

3.29.177. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK
Extracted 155 gates and 230 wires to a netlist network with 75 inputs and 133 outputs.

3.29.177.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: 20 registers in this network have don't-care init values.
ABC: The don't-care are assumed to be 0. The result may not verify.
ABC: Use command "print_latch" to see the init values of registers.
ABC: Use command "zero" to convert or "init" to change the values.
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.177.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       20
ABC RESULTS:               NOT cells:        1
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               AND cells:      115
ABC RESULTS:                OR cells:        4
ABC RESULTS:              NAND cells:        7
ABC RESULTS:               BUF cells:       36
ABC RESULTS:        internal signals:       22
ABC RESULTS:           input signals:       75
ABC RESULTS:          output signals:      133
Removing temp directory.

3.29.178. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21172, asynchronously reset by !\HRSTn
Extracted 17 gates and 26 wires to a netlist network with 8 inputs and 5 outputs.

3.29.178.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.178.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:               NOR cells:        2
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               NOT cells:        3
ABC RESULTS:        internal signals:       13
ABC RESULTS:           input signals:        8
ABC RESULTS:          output signals:        5
Removing temp directory.

3.29.179. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ahb_slv.hrdt_we, asynchronously reset by !\HRSTn
Extracted 1257 gates and 2191 wires to a netlist network with 933 inputs and 33 outputs.

3.29.179.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.179.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       32
ABC RESULTS:               NOT cells:        7
ABC RESULTS:            ANDNOT cells:       60
ABC RESULTS:                OR cells:      229
ABC RESULTS:             ORNOT cells:      136
ABC RESULTS:               NOR cells:       48
ABC RESULTS:              NAND cells:      392
ABC RESULTS:               AND cells:      292
ABC RESULTS:               MUX cells:      530
ABC RESULTS:        internal signals:     1225
ABC RESULTS:           input signals:      933
ABC RESULTS:          output signals:       33
Removing temp directory.

3.29.180. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56822$inst_wrapper.ctl_rf.c5_rf.chtsz_b0we, asynchronously reset by !\HRSTn
Extracted 24 gates and 50 wires to a netlist network with 26 inputs and 16 outputs.

3.29.180.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.180.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:        8
ABC RESULTS:           input signals:       26
ABC RESULTS:          output signals:       16
Removing temp directory.

3.29.181. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ahb_slv.br_st [2], asynchronously reset by !\HRSTn
Extracted 98 gates and 133 wires to a netlist network with 35 inputs and 34 outputs.

3.29.181.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.181.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       32
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       64
ABC RESULTS:               BUF cells:       32
ABC RESULTS:        internal signals:       64
ABC RESULTS:           input signals:       35
ABC RESULTS:          output signals:       34
Removing temp directory.

3.29.182. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21165, asynchronously reset by !\HRSTn
Extracted 21 gates and 37 wires to a netlist network with 16 inputs and 9 outputs.

3.29.182.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.182.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:                OR cells:        3
ABC RESULTS:               NOR cells:        4
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               BUF cells:        1
ABC RESULTS:               AND cells:        8
ABC RESULTS:        internal signals:       12
ABC RESULTS:           input signals:       16
ABC RESULTS:          output signals:        9
Removing temp directory.

3.29.183. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ahb_slv.ad_d1_we, asynchronously reset by !\HRSTn
Extracted 141 gates and 250 wires to a netlist network with 109 inputs and 134 outputs.

3.29.183.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.183.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       40
ABC RESULTS:               NOT cells:        8
ABC RESULTS:               XOR cells:        7
ABC RESULTS:               AND cells:       68
ABC RESULTS:             ORNOT cells:        7
ABC RESULTS:                OR cells:       10
ABC RESULTS:               BUF cells:       78
ABC RESULTS:        internal signals:        7
ABC RESULTS:           input signals:      109
ABC RESULTS:          output signals:      134
Removing temp directory.

3.29.184. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21169, asynchronously reset by !\HRSTn
Extracted 8 gates and 12 wires to a netlist network with 3 inputs and 4 outputs.

3.29.184.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.184.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        2
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        5
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        4
Removing temp directory.

3.29.185. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.ahb_mst1.hreadyini, asynchronously reset by !\HRSTn
Extracted 158 gates and 298 wires to a netlist network with 139 inputs and 24 outputs.

3.29.185.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.185.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        7
ABC RESULTS:             ORNOT cells:       14
ABC RESULTS:               NOR cells:       32
ABC RESULTS:              XNOR cells:       25
ABC RESULTS:               NOT cells:       15
ABC RESULTS:              NAND cells:        9
ABC RESULTS:               MUX cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:       64
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:               BUF cells:        9
ABC RESULTS:        internal signals:      135
ABC RESULTS:           input signals:      139
ABC RESULTS:          output signals:       24
Removing temp directory.

3.29.186. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, asynchronously reset by !\HRSTn
Extracted 855 gates and 1155 wires to a netlist network with 298 inputs and 281 outputs.

3.29.186.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.186.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       50
ABC RESULTS:               XOR cells:        1
ABC RESULTS:               NOT cells:       31
ABC RESULTS:               MUX cells:       73
ABC RESULTS:               NOR cells:       52
ABC RESULTS:             ORNOT cells:       20
ABC RESULTS:            ANDNOT cells:       33
ABC RESULTS:                OR cells:       47
ABC RESULTS:               AND cells:      199
ABC RESULTS:              NAND cells:       98
ABC RESULTS:               BUF cells:       18
ABC RESULTS:        internal signals:      576
ABC RESULTS:           input signals:      298
ABC RESULTS:          output signals:      281
Removing temp directory.

3.29.187. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56822$inst_wrapper.ctl_rf.c6_rf.chsad_b2we, asynchronously reset by !\HRSTn
Extracted 16 gates and 33 wires to a netlist network with 17 inputs and 16 outputs.

3.29.187.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.187.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       17
ABC RESULTS:          output signals:       16
Removing temp directory.

3.29.188. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56822$inst_wrapper.ctl_rf.c6_rf.chtsz_b0we, asynchronously reset by !\HRSTn
Extracted 24 gates and 50 wires to a netlist network with 26 inputs and 16 outputs.

3.29.188.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.188.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:        8
ABC RESULTS:           input signals:       26
ABC RESULTS:          output signals:       16
Removing temp directory.

3.29.189. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56822$inst_wrapper.ctl_rf.c4_rf.chtsz_b0we, asynchronously reset by !\HRSTn
Extracted 16 gates and 33 wires to a netlist network with 17 inputs and 16 outputs.

3.29.189.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.189.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       17
ABC RESULTS:          output signals:       16
Removing temp directory.

3.29.190. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56822$inst_wrapper.ctl_rf.c4_rf.chsad_b2we, asynchronously reset by !\HRSTn
Extracted 16 gates and 33 wires to a netlist network with 17 inputs and 16 outputs.

3.29.190.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.190.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       17
ABC RESULTS:          output signals:       16
Removing temp directory.

3.29.191. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56822$inst_wrapper.ctl_rf.c4_rf.chsad_b1we, asynchronously reset by !\HRSTn
Extracted 16 gates and 33 wires to a netlist network with 17 inputs and 16 outputs.

3.29.191.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.191.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       17
ABC RESULTS:          output signals:       16
Removing temp directory.

3.29.192. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56822$inst_wrapper.ctl_rf.c4_rf.chsad_b0we, asynchronously reset by !\HRSTn
Extracted 16 gates and 33 wires to a netlist network with 17 inputs and 16 outputs.

3.29.192.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.192.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       17
ABC RESULTS:          output signals:       16
Removing temp directory.

3.29.193. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56822$inst_wrapper.ctl_rf.c4_rf.chllp_b2we, asynchronously reset by !\HRSTn
Extracted 20 gates and 30 wires to a netlist network with 9 inputs and 20 outputs.

3.29.193.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.193.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        4
ABC RESULTS:            ANDNOT cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        9
ABC RESULTS:          output signals:       20
Removing temp directory.

3.29.194. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56822$inst_wrapper.ctl_rf.c4_rf.chllp_b1we, asynchronously reset by !\HRSTn
Extracted 20 gates and 30 wires to a netlist network with 9 inputs and 20 outputs.

3.29.194.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.194.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        4
ABC RESULTS:            ANDNOT cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        9
ABC RESULTS:          output signals:       20
Removing temp directory.

3.29.195. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56822$inst_wrapper.ctl_rf.c4_rf.chllp_b0we, asynchronously reset by !\HRSTn
Extracted 19 gates and 29 wires to a netlist network with 9 inputs and 18 outputs.

3.29.195.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.195.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        3
ABC RESULTS:            ANDNOT cells:        8
ABC RESULTS:               BUF cells:       15
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        9
ABC RESULTS:          output signals:       18
Removing temp directory.

3.29.196. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56822$inst_wrapper.ctl_rf.c4_rf.chdad_b2we, asynchronously reset by !\HRSTn
Extracted 8 gates and 16 wires to a netlist network with 8 inputs and 8 outputs.

3.29.196.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.196.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:        8
ABC RESULTS:          output signals:        8
Removing temp directory.

3.29.197. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56822$inst_wrapper.ctl_rf.c4_rf.chdad_b1we, asynchronously reset by !\HRSTn
Extracted 8 gates and 16 wires to a netlist network with 8 inputs and 8 outputs.

3.29.197.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.197.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:        8
ABC RESULTS:          output signals:        8
Removing temp directory.

3.29.198. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56822$inst_wrapper.ctl_rf.c4_rf.chdad_b0we, asynchronously reset by !\HRSTn
Extracted 8 gates and 16 wires to a netlist network with 8 inputs and 8 outputs.

3.29.198.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.198.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:        8
ABC RESULTS:          output signals:        8
Removing temp directory.

3.29.199. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56822$inst_wrapper.ctl_rf.c3_rf.chtsz_b0we, asynchronously reset by !\HRSTn
Extracted 24 gates and 50 wires to a netlist network with 26 inputs and 16 outputs.

3.29.199.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.199.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:        8
ABC RESULTS:           input signals:       26
ABC RESULTS:          output signals:       16
Removing temp directory.

3.29.200. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56822$inst_wrapper.ctl_rf.c3_rf.chsad_b2we, asynchronously reset by !\HRSTn
Extracted 24 gates and 50 wires to a netlist network with 26 inputs and 16 outputs.

3.29.200.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.200.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:        8
ABC RESULTS:           input signals:       26
ABC RESULTS:          output signals:       16
Removing temp directory.

3.29.201. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56822$inst_wrapper.ctl_rf.c3_rf.chsad_b1we, asynchronously reset by !\HRSTn
Extracted 24 gates and 50 wires to a netlist network with 26 inputs and 16 outputs.

3.29.201.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.201.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:        8
ABC RESULTS:           input signals:       26
ABC RESULTS:          output signals:       16
Removing temp directory.

3.29.202. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56822$inst_wrapper.ctl_rf.c3_rf.chsad_b0we, asynchronously reset by !\HRSTn
Extracted 24 gates and 50 wires to a netlist network with 26 inputs and 16 outputs.

3.29.202.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.202.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:        8
ABC RESULTS:           input signals:       26
ABC RESULTS:          output signals:       16
Removing temp directory.

3.29.203. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56822$inst_wrapper.ctl_rf.c3_rf.chllp_b2we, asynchronously reset by !\HRSTn
Extracted 28 gates and 47 wires to a netlist network with 18 inputs and 20 outputs.

3.29.203.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.203.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        4
ABC RESULTS:               MUX cells:        8
ABC RESULTS:            ANDNOT cells:        8
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:        9
ABC RESULTS:           input signals:       18
ABC RESULTS:          output signals:       20
Removing temp directory.

3.29.204. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56822$inst_wrapper.ctl_rf.c3_rf.chllp_b1we, asynchronously reset by !\HRSTn
Extracted 28 gates and 47 wires to a netlist network with 18 inputs and 20 outputs.

3.29.204.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.204.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        4
ABC RESULTS:               MUX cells:        8
ABC RESULTS:            ANDNOT cells:        8
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:        9
ABC RESULTS:           input signals:       18
ABC RESULTS:          output signals:       20
Removing temp directory.

3.29.205. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56822$inst_wrapper.ctl_rf.c3_rf.chllp_b0we, asynchronously reset by !\HRSTn
Extracted 26 gates and 44 wires to a netlist network with 17 inputs and 18 outputs.

3.29.205.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.205.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        3
ABC RESULTS:               MUX cells:        7
ABC RESULTS:            ANDNOT cells:        8
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:        9
ABC RESULTS:           input signals:       17
ABC RESULTS:          output signals:       18
Removing temp directory.

3.29.206. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56822$inst_wrapper.ctl_rf.c3_rf.chdad_b2we, asynchronously reset by !\HRSTn
Extracted 16 gates and 33 wires to a netlist network with 17 inputs and 16 outputs.

3.29.206.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.206.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       17
ABC RESULTS:          output signals:       16
Removing temp directory.

3.29.207. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56822$inst_wrapper.ctl_rf.c3_rf.chdad_b1we, asynchronously reset by !\HRSTn
Extracted 16 gates and 33 wires to a netlist network with 17 inputs and 16 outputs.

3.29.207.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.207.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       17
ABC RESULTS:          output signals:       16
Removing temp directory.

3.29.208. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56822$inst_wrapper.ctl_rf.c3_rf.chdad_b0we, asynchronously reset by !\HRSTn
Extracted 16 gates and 33 wires to a netlist network with 17 inputs and 16 outputs.

3.29.208.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.208.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       17
ABC RESULTS:          output signals:       16
Removing temp directory.

3.29.209. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56822$inst_wrapper.ctl_rf.c2_rf.chtsz_b0we, asynchronously reset by !\HRSTn
Extracted 16 gates and 33 wires to a netlist network with 17 inputs and 16 outputs.

3.29.209.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.209.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       17
ABC RESULTS:          output signals:       16
Removing temp directory.

3.29.210. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56822$inst_wrapper.ctl_rf.c2_rf.chsad_b2we, asynchronously reset by !\HRSTn
Extracted 16 gates and 33 wires to a netlist network with 17 inputs and 16 outputs.

3.29.210.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.210.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       17
ABC RESULTS:          output signals:       16
Removing temp directory.

3.29.211. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56822$inst_wrapper.ctl_rf.c2_rf.chsad_b1we, asynchronously reset by !\HRSTn
Extracted 16 gates and 33 wires to a netlist network with 17 inputs and 16 outputs.

3.29.211.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.211.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       17
ABC RESULTS:          output signals:       16
Removing temp directory.

3.29.212. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56822$inst_wrapper.ctl_rf.c2_rf.chsad_b0we, asynchronously reset by !\HRSTn
Extracted 16 gates and 33 wires to a netlist network with 17 inputs and 16 outputs.

3.29.212.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.212.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       17
ABC RESULTS:          output signals:       16
Removing temp directory.

3.29.213. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56822$inst_wrapper.ctl_rf.c2_rf.chllp_b2we, asynchronously reset by !\HRSTn
Extracted 20 gates and 30 wires to a netlist network with 9 inputs and 20 outputs.

3.29.213.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.213.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        4
ABC RESULTS:            ANDNOT cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        9
ABC RESULTS:          output signals:       20
Removing temp directory.

3.29.214. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56822$inst_wrapper.ctl_rf.c2_rf.chllp_b1we, asynchronously reset by !\HRSTn
Extracted 20 gates and 30 wires to a netlist network with 9 inputs and 20 outputs.

3.29.214.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.214.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        4
ABC RESULTS:            ANDNOT cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        9
ABC RESULTS:          output signals:       20
Removing temp directory.

3.29.215. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56822$inst_wrapper.ctl_rf.c2_rf.chllp_b0we, asynchronously reset by !\HRSTn
Extracted 19 gates and 29 wires to a netlist network with 9 inputs and 18 outputs.

3.29.215.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.215.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        3
ABC RESULTS:            ANDNOT cells:        8
ABC RESULTS:               BUF cells:       15
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        9
ABC RESULTS:          output signals:       18
Removing temp directory.

3.29.216. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56822$inst_wrapper.ctl_rf.c2_rf.chdad_b2we, asynchronously reset by !\HRSTn
Extracted 8 gates and 16 wires to a netlist network with 8 inputs and 8 outputs.

3.29.216.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.216.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:        8
ABC RESULTS:          output signals:        8
Removing temp directory.

3.29.217. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56822$inst_wrapper.ctl_rf.c2_rf.chdad_b1we, asynchronously reset by !\HRSTn
Extracted 8 gates and 16 wires to a netlist network with 8 inputs and 8 outputs.

3.29.217.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.217.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:        8
ABC RESULTS:          output signals:        8
Removing temp directory.

3.29.218. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56822$inst_wrapper.ctl_rf.c2_rf.chdad_b0we, asynchronously reset by !\HRSTn
Extracted 8 gates and 16 wires to a netlist network with 8 inputs and 8 outputs.

3.29.218.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.218.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:        8
ABC RESULTS:          output signals:        8
Removing temp directory.

3.29.219. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56822$inst_wrapper.ctl_rf.c1_rf.chtsz_b0we, asynchronously reset by !\HRSTn
Extracted 24 gates and 50 wires to a netlist network with 26 inputs and 16 outputs.

3.29.219.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.219.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:        8
ABC RESULTS:           input signals:       26
ABC RESULTS:          output signals:       16
Removing temp directory.

3.29.220. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56822$inst_wrapper.ctl_rf.c1_rf.chsad_b2we, asynchronously reset by !\HRSTn
Extracted 24 gates and 50 wires to a netlist network with 26 inputs and 16 outputs.

3.29.220.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.220.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:        8
ABC RESULTS:           input signals:       26
ABC RESULTS:          output signals:       16
Removing temp directory.

3.29.221. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56822$inst_wrapper.ctl_rf.c1_rf.chsad_b1we, asynchronously reset by !\HRSTn
Extracted 24 gates and 50 wires to a netlist network with 26 inputs and 16 outputs.

3.29.221.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.221.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:        8
ABC RESULTS:           input signals:       26
ABC RESULTS:          output signals:       16
Removing temp directory.

3.29.222. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56822$inst_wrapper.ctl_rf.c1_rf.chsad_b0we, asynchronously reset by !\HRSTn
Extracted 24 gates and 50 wires to a netlist network with 26 inputs and 16 outputs.

3.29.222.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.222.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               MUX cells:       16
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:        8
ABC RESULTS:           input signals:       26
ABC RESULTS:          output signals:       16
Removing temp directory.

3.29.223. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56822$inst_wrapper.ctl_rf.c1_rf.chllp_b2we, asynchronously reset by !\HRSTn
Extracted 28 gates and 47 wires to a netlist network with 18 inputs and 20 outputs.

3.29.223.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.223.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        4
ABC RESULTS:               MUX cells:        8
ABC RESULTS:            ANDNOT cells:        8
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:        9
ABC RESULTS:           input signals:       18
ABC RESULTS:          output signals:       20
Removing temp directory.

3.29.224. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56822$inst_wrapper.ctl_rf.c1_rf.chllp_b1we, asynchronously reset by !\HRSTn
Extracted 28 gates and 47 wires to a netlist network with 18 inputs and 20 outputs.

3.29.224.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.224.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        4
ABC RESULTS:               MUX cells:        8
ABC RESULTS:            ANDNOT cells:        8
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:        9
ABC RESULTS:           input signals:       18
ABC RESULTS:          output signals:       20
Removing temp directory.

3.29.225. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56822$inst_wrapper.ctl_rf.c1_rf.chllp_b0we, asynchronously reset by !\HRSTn
Extracted 26 gates and 44 wires to a netlist network with 17 inputs and 18 outputs.

3.29.225.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.225.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        3
ABC RESULTS:               MUX cells:        7
ABC RESULTS:            ANDNOT cells:        8
ABC RESULTS:               BUF cells:        8
ABC RESULTS:        internal signals:        9
ABC RESULTS:           input signals:       17
ABC RESULTS:          output signals:       18
Removing temp directory.

3.29.226. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56822$inst_wrapper.ctl_rf.c1_rf.chdad_b2we, asynchronously reset by !\HRSTn
Extracted 16 gates and 33 wires to a netlist network with 17 inputs and 16 outputs.

3.29.226.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.226.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       17
ABC RESULTS:          output signals:       16
Removing temp directory.

3.29.227. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56822$inst_wrapper.ctl_rf.c1_rf.chdad_b1we, asynchronously reset by !\HRSTn
Extracted 16 gates and 33 wires to a netlist network with 17 inputs and 16 outputs.

3.29.227.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.227.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       17
ABC RESULTS:          output signals:       16
Removing temp directory.

3.29.228. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56822$inst_wrapper.ctl_rf.c1_rf.chdad_b0we, asynchronously reset by !\HRSTn
Extracted 19 gates and 40 wires to a netlist network with 21 inputs and 18 outputs.

3.29.228.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.228.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               MUX cells:        9
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:       21
ABC RESULTS:          output signals:       18
Removing temp directory.

3.29.229. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56822$inst_wrapper.ctl_rf.c0_rf.chtsz_b0we, asynchronously reset by !\HRSTn
Extracted 16 gates and 33 wires to a netlist network with 17 inputs and 16 outputs.

3.29.229.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.229.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       17
ABC RESULTS:          output signals:       16
Removing temp directory.

3.29.230. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56822$inst_wrapper.ctl_rf.c0_rf.chsad_b2we, asynchronously reset by !\HRSTn
Extracted 16 gates and 33 wires to a netlist network with 17 inputs and 16 outputs.

3.29.230.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.230.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       17
ABC RESULTS:          output signals:       16
Removing temp directory.

3.29.231. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56822$inst_wrapper.ctl_rf.c0_rf.chsad_b1we, asynchronously reset by !\HRSTn
Extracted 16 gates and 33 wires to a netlist network with 17 inputs and 16 outputs.

3.29.231.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.231.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       17
ABC RESULTS:          output signals:       16
Removing temp directory.

3.29.232. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56822$inst_wrapper.ctl_rf.c0_rf.chsad_b0we, asynchronously reset by !\HRSTn
Extracted 16 gates and 33 wires to a netlist network with 17 inputs and 16 outputs.

3.29.232.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.232.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       17
ABC RESULTS:          output signals:       16
Removing temp directory.

3.29.233. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56822$inst_wrapper.ctl_rf.c0_rf.chllp_b2we, asynchronously reset by !\HRSTn
Extracted 20 gates and 30 wires to a netlist network with 9 inputs and 20 outputs.

3.29.233.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.233.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        4
ABC RESULTS:            ANDNOT cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        9
ABC RESULTS:          output signals:       20
Removing temp directory.

3.29.234. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56822$inst_wrapper.ctl_rf.c0_rf.chllp_b1we, asynchronously reset by !\HRSTn
Extracted 20 gates and 30 wires to a netlist network with 9 inputs and 20 outputs.

3.29.234.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.234.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        4
ABC RESULTS:            ANDNOT cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        9
ABC RESULTS:          output signals:       20
Removing temp directory.

3.29.235. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56822$inst_wrapper.ctl_rf.c0_rf.chllp_b0we, asynchronously reset by !\HRSTn
Extracted 19 gates and 29 wires to a netlist network with 9 inputs and 18 outputs.

3.29.235.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.235.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        3
ABC RESULTS:            ANDNOT cells:        8
ABC RESULTS:               BUF cells:       15
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        9
ABC RESULTS:          output signals:       18
Removing temp directory.

3.29.236. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56822$inst_wrapper.ctl_rf.c0_rf.chdad_b2we, asynchronously reset by !\HRSTn
Extracted 8 gates and 16 wires to a netlist network with 8 inputs and 8 outputs.

3.29.236.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.236.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:        8
ABC RESULTS:          output signals:        8
Removing temp directory.

3.29.237. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56822$inst_wrapper.ctl_rf.c0_rf.chdad_b1we, asynchronously reset by !\HRSTn
Extracted 8 gates and 16 wires to a netlist network with 8 inputs and 8 outputs.

3.29.237.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.237.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:        8
ABC RESULTS:          output signals:        8
Removing temp directory.

3.29.238. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56822$inst_wrapper.ctl_rf.c0_rf.chdad_b0we, asynchronously reset by !\HRSTn
Extracted 8 gates and 16 wires to a netlist network with 8 inputs and 8 outputs.

3.29.238.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.238.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:        8
ABC RESULTS:          output signals:        8
Removing temp directory.

3.29.239. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21053, asynchronously reset by !\HRSTn
Extracted 7 gates and 15 wires to a netlist network with 8 inputs and 3 outputs.

3.29.239.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.239.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        4
ABC RESULTS:               MUX cells:        1
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:        8
ABC RESULTS:          output signals:        3
Removing temp directory.

3.29.240. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21056, asynchronously reset by !\HRSTn
Extracted 7 gates and 15 wires to a netlist network with 8 inputs and 3 outputs.

3.29.240.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.240.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        4
ABC RESULTS:               MUX cells:        1
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:        8
ABC RESULTS:          output signals:        3
Removing temp directory.

3.29.241. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21059, asynchronously reset by !\HRSTn
Extracted 7 gates and 15 wires to a netlist network with 8 inputs and 3 outputs.

3.29.241.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.241.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        4
ABC RESULTS:               MUX cells:        1
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:        8
ABC RESULTS:          output signals:        3
Removing temp directory.

3.29.242. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21062, asynchronously reset by !\HRSTn
Extracted 7 gates and 15 wires to a netlist network with 8 inputs and 3 outputs.

3.29.242.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.242.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        4
ABC RESULTS:               MUX cells:        1
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:        8
ABC RESULTS:          output signals:        3
Removing temp directory.

3.29.243. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21065, asynchronously reset by !\HRSTn
Extracted 7 gates and 15 wires to a netlist network with 8 inputs and 3 outputs.

3.29.243.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.243.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        4
ABC RESULTS:               MUX cells:        1
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:        8
ABC RESULTS:          output signals:        3
Removing temp directory.

3.29.244. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21068, asynchronously reset by !\HRSTn
Extracted 7 gates and 15 wires to a netlist network with 8 inputs and 3 outputs.

3.29.244.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.244.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        4
ABC RESULTS:               MUX cells:        1
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:        8
ABC RESULTS:          output signals:        3
Removing temp directory.

3.29.245. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21071, asynchronously reset by !\HRSTn
Extracted 7 gates and 15 wires to a netlist network with 8 inputs and 3 outputs.

3.29.245.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.245.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               AND cells:        4
ABC RESULTS:               MUX cells:        1
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:        8
ABC RESULTS:          output signals:        3
Removing temp directory.

3.29.246. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56822$inst_wrapper.ctl_rf.c7dbs_b3we, asynchronously reset by !\HRSTn
Extracted 16 gates and 33 wires to a netlist network with 17 inputs and 16 outputs.

3.29.246.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.246.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       17
ABC RESULTS:          output signals:       16
Removing temp directory.

3.29.247. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56822$inst_wrapper.ctl_rf.c7bbs_b3we, asynchronously reset by !\HRSTn
Extracted 16 gates and 33 wires to a netlist network with 17 inputs and 16 outputs.

3.29.247.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.247.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       17
ABC RESULTS:          output signals:       16
Removing temp directory.

3.29.248. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56822$inst_wrapper.ctl_rf.c6dbs_b3we, asynchronously reset by !\HRSTn
Extracted 8 gates and 16 wires to a netlist network with 8 inputs and 8 outputs.

3.29.248.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.248.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:        8
ABC RESULTS:          output signals:        8
Removing temp directory.

3.29.249. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56822$inst_wrapper.ctl_rf.c6bbs_b3we, asynchronously reset by !\HRSTn
Extracted 8 gates and 16 wires to a netlist network with 8 inputs and 8 outputs.

3.29.249.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.249.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:        8
ABC RESULTS:          output signals:        8
Removing temp directory.

3.29.250. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56822$inst_wrapper.ctl_rf.c5dbs_b3we, asynchronously reset by !\HRSTn
Extracted 16 gates and 33 wires to a netlist network with 17 inputs and 16 outputs.

3.29.250.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.250.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       17
ABC RESULTS:          output signals:       16
Removing temp directory.

3.29.251. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56822$inst_wrapper.ctl_rf.c5bbs_b3we, asynchronously reset by !\HRSTn
Extracted 16 gates and 33 wires to a netlist network with 17 inputs and 16 outputs.

3.29.251.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.251.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       17
ABC RESULTS:          output signals:       16
Removing temp directory.

3.29.252. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56822$inst_wrapper.ctl_rf.c4dbs_b3we, asynchronously reset by !\HRSTn
Extracted 8 gates and 16 wires to a netlist network with 8 inputs and 8 outputs.

3.29.252.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.252.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:        8
ABC RESULTS:          output signals:        8
Removing temp directory.

3.29.253. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56822$inst_wrapper.ctl_rf.c4bbs_b3we, asynchronously reset by !\HRSTn
Extracted 8 gates and 16 wires to a netlist network with 8 inputs and 8 outputs.

3.29.253.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.253.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:        8
ABC RESULTS:          output signals:        8
Removing temp directory.

3.29.254. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56822$inst_wrapper.ctl_rf.c3dbs_b3we, asynchronously reset by !\HRSTn
Extracted 16 gates and 33 wires to a netlist network with 17 inputs and 16 outputs.

3.29.254.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.254.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       17
ABC RESULTS:          output signals:       16
Removing temp directory.

3.29.255. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56822$inst_wrapper.ctl_rf.c3bbs_b3we, asynchronously reset by !\HRSTn
Extracted 16 gates and 33 wires to a netlist network with 17 inputs and 16 outputs.

3.29.255.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.255.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       17
ABC RESULTS:          output signals:       16
Removing temp directory.

3.29.256. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56822$inst_wrapper.ctl_rf.c2dbs_b3we, asynchronously reset by !\HRSTn
Extracted 8 gates and 16 wires to a netlist network with 8 inputs and 8 outputs.

3.29.256.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.256.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:        8
ABC RESULTS:          output signals:        8
Removing temp directory.

3.29.257. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56822$inst_wrapper.ctl_rf.c2bbs_b3we, asynchronously reset by !\HRSTn
Extracted 8 gates and 16 wires to a netlist network with 8 inputs and 8 outputs.

3.29.257.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.257.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:        8
ABC RESULTS:          output signals:        8
Removing temp directory.

3.29.258. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56822$inst_wrapper.ctl_rf.c1dbs_b3we, asynchronously reset by !\HRSTn
Extracted 16 gates and 33 wires to a netlist network with 17 inputs and 16 outputs.

3.29.258.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.258.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       17
ABC RESULTS:          output signals:       16
Removing temp directory.

3.29.259. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56822$inst_wrapper.ctl_rf.c1bbs_b3we, asynchronously reset by !\HRSTn
Extracted 16 gates and 33 wires to a netlist network with 17 inputs and 16 outputs.

3.29.259.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.259.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       17
ABC RESULTS:          output signals:       16
Removing temp directory.

3.29.260. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56822$inst_wrapper.ctl_rf.c0dbs_b3we, asynchronously reset by !\HRSTn
Extracted 8 gates and 16 wires to a netlist network with 8 inputs and 8 outputs.

3.29.260.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.260.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:        8
ABC RESULTS:          output signals:        8
Removing temp directory.

3.29.261. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56822$inst_wrapper.ctl_rf.c0bbs_b3we, asynchronously reset by !\HRSTn
Extracted 8 gates and 16 wires to a netlist network with 8 inputs and 8 outputs.

3.29.261.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.261.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:        8
ABC RESULTS:          output signals:        8
Removing temp directory.

3.29.262. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21137, asynchronously reset by !\HRSTn
Extracted 7 gates and 15 wires to a netlist network with 7 inputs and 3 outputs.

3.29.262.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.262.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        3
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:        internal signals:        5
ABC RESULTS:           input signals:        7
ABC RESULTS:          output signals:        3
Removing temp directory.

3.29.263. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21140, asynchronously reset by !\HRSTn
Extracted 7 gates and 15 wires to a netlist network with 7 inputs and 3 outputs.

3.29.263.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.263.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        3
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:        internal signals:        5
ABC RESULTS:           input signals:        7
ABC RESULTS:          output signals:        3
Removing temp directory.

3.29.264. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21143, asynchronously reset by !\HRSTn
Extracted 7 gates and 15 wires to a netlist network with 7 inputs and 3 outputs.

3.29.264.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.264.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        3
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:        internal signals:        5
ABC RESULTS:           input signals:        7
ABC RESULTS:          output signals:        3
Removing temp directory.

3.29.265. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21146, asynchronously reset by !\HRSTn
Extracted 7 gates and 15 wires to a netlist network with 7 inputs and 3 outputs.

3.29.265.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.265.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        3
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:        internal signals:        5
ABC RESULTS:           input signals:        7
ABC RESULTS:          output signals:        3
Removing temp directory.

3.29.266. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21149, asynchronously reset by !\HRSTn
Extracted 7 gates and 15 wires to a netlist network with 7 inputs and 3 outputs.

3.29.266.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.266.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        3
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:        internal signals:        5
ABC RESULTS:           input signals:        7
ABC RESULTS:          output signals:        3
Removing temp directory.

3.29.267. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21152, asynchronously reset by !\HRSTn
Extracted 7 gates and 15 wires to a netlist network with 7 inputs and 3 outputs.

3.29.267.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.267.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        3
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:        internal signals:        5
ABC RESULTS:           input signals:        7
ABC RESULTS:          output signals:        3
Removing temp directory.

3.29.268. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:194:make_patterns_logic$21155, asynchronously reset by !\HRSTn
Extracted 7 gates and 15 wires to a netlist network with 7 inputs and 3 outputs.

3.29.268.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.268.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:                OR cells:        2
ABC RESULTS:               AND cells:        3
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:        internal signals:        5
ABC RESULTS:           input signals:        7
ABC RESULTS:          output signals:        3
Removing temp directory.

3.29.269. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:219:make_patterns_logic$21193, asynchronously reset by !\HRSTn
Extracted 3 gates and 8 wires to a netlist network with 5 inputs and 2 outputs.

3.29.269.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.269.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               BUF cells:        1
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        5
ABC RESULTS:          output signals:        2
Removing temp directory.

3.29.270. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:219:make_patterns_logic$21207, asynchronously reset by !\HRSTn
Extracted 135 gates and 232 wires to a netlist network with 97 inputs and 42 outputs.

3.29.270.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.270.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       16
ABC RESULTS:                OR cells:        4
ABC RESULTS:               XOR cells:       14
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:               AND cells:       11
ABC RESULTS:              XNOR cells:        2
ABC RESULTS:              NAND cells:       49
ABC RESULTS:               MUX cells:       41
ABC RESULTS:            ANDNOT cells:       12
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:       93
ABC RESULTS:           input signals:       97
ABC RESULTS:          output signals:       42
Removing temp directory.

3.29.271. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:219:make_patterns_logic$21227, asynchronously reset by !\HRSTn
Extracted 5 gates and 10 wires to a netlist network with 5 inputs and 3 outputs.

3.29.271.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.271.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        1
ABC RESULTS:               NOR cells:        1
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               AND cells:        1
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        5
ABC RESULTS:          output signals:        3
Removing temp directory.

3.29.272. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $auto$opt_dff.cc:219:make_patterns_logic$21244, asynchronously reset by !\HRSTn
Extracted 57 gates and 112 wires to a netlist network with 55 inputs and 19 outputs.

3.29.272.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.272.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:       16
ABC RESULTS:               AND cells:        2
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:              NAND cells:        2
ABC RESULTS:               MUX cells:       32
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:       38
ABC RESULTS:           input signals:       55
ABC RESULTS:          output signals:       19
Removing temp directory.

3.29.273. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56822$inst_wrapper.ctl_rf.c7_rf.chllp_b1we, asynchronously reset by !\HRSTn
Extracted 20 gates and 30 wires to a netlist network with 9 inputs and 20 outputs.

3.29.273.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.273.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        4
ABC RESULTS:            ANDNOT cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:        9
ABC RESULTS:          output signals:       20
Removing temp directory.

3.29.274. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56822$inst_wrapper.ctl_rf.c7_rf.chllp_b0we, asynchronously reset by !\HRSTn
Extracted 19 gates and 29 wires to a netlist network with 9 inputs and 18 outputs.

3.29.274.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.274.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:                OR cells:        3
ABC RESULTS:            ANDNOT cells:        8
ABC RESULTS:               BUF cells:       15
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        9
ABC RESULTS:          output signals:       18
Removing temp directory.

3.29.275. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56822$inst_wrapper.ctl_rf.c7_rf.chdad_b1we, asynchronously reset by !\HRSTn
Extracted 16 gates and 33 wires to a netlist network with 17 inputs and 16 outputs.

3.29.275.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.275.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       17
ABC RESULTS:          output signals:       16
Removing temp directory.

3.29.276. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56822$inst_wrapper.ctl_rf.c7_rf.chdad_b2we, asynchronously reset by !\HRSTn
Extracted 16 gates and 33 wires to a netlist network with 17 inputs and 16 outputs.

3.29.276.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.276.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       17
ABC RESULTS:          output signals:       16
Removing temp directory.

3.29.277. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by \inst_wrapper.m1_mux.mux_no_we, asynchronously reset by !\HRSTn
Extracted 1331 gates and 1620 wires to a netlist network with 288 inputs and 327 outputs.

3.29.277.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.277.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        4
ABC RESULTS:               NOT cells:        5
ABC RESULTS:                OR cells:      100
ABC RESULTS:               MUX cells:       79
ABC RESULTS:            ANDNOT cells:      217
ABC RESULTS:               NOR cells:       44
ABC RESULTS:              XNOR cells:       27
ABC RESULTS:             ORNOT cells:       14
ABC RESULTS:               AND cells:      479
ABC RESULTS:              NAND cells:      479
ABC RESULTS:               BUF cells:        2
ABC RESULTS:        internal signals:     1005
ABC RESULTS:           input signals:      288
ABC RESULTS:          output signals:      327
Removing temp directory.

3.29.278. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56822$inst_wrapper.ctl_rf.c7_rf.chdad_b0we, asynchronously reset by !\HRSTn
Extracted 16 gates and 33 wires to a netlist network with 17 inputs and 16 outputs.

3.29.278.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.278.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       17
ABC RESULTS:          output signals:       16
Removing temp directory.

3.29.279. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56822$inst_wrapper.ctl_rf.c7_rf.chllp_b2we, asynchronously reset by !\HRSTn
Extracted 21 gates and 32 wires to a netlist network with 10 inputs and 21 outputs.

3.29.279.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.279.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               NOR cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:                OR cells:        4
ABC RESULTS:               AND cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        1
ABC RESULTS:           input signals:       10
ABC RESULTS:          output signals:       21
Removing temp directory.

3.29.280. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56822$inst_wrapper.ctl_rf.c7_rf.chsad_b0we, asynchronously reset by !\HRSTn
Extracted 8 gates and 16 wires to a netlist network with 8 inputs and 8 outputs.

3.29.280.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.280.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:        8
ABC RESULTS:          output signals:        8
Removing temp directory.

3.29.281. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56822$inst_wrapper.ctl_rf.c7_rf.chsad_b1we, asynchronously reset by !\HRSTn
Extracted 8 gates and 16 wires to a netlist network with 8 inputs and 8 outputs.

3.29.281.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.281.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:        8
ABC RESULTS:          output signals:        8
Removing temp directory.

3.29.282. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56822$inst_wrapper.ctl_rf.c7_rf.chtsz_b0we, asynchronously reset by !\HRSTn
Extracted 23 gates and 42 wires to a netlist network with 19 inputs and 17 outputs.

3.29.282.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.282.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:            ANDNOT cells:        1
ABC RESULTS:                OR cells:        1
ABC RESULTS:               MUX cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        6
ABC RESULTS:           input signals:       19
ABC RESULTS:          output signals:       17
Removing temp directory.

3.29.283. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \HCLK, enabled by $abc$56822$inst_wrapper.ctl_rf.c7_rf.chsad_b2we, asynchronously reset by !\HRSTn
Extracted 8 gates and 16 wires to a netlist network with 8 inputs and 8 outputs.

3.29.283.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.29.283.2. Re-integrating ABC results.
ABC RESULTS:               DFF cells:        8
ABC RESULTS:               BUF cells:       16
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:        8
ABC RESULTS:          output signals:        8
Removing temp directory.

yosys> abc -script abc_tmp.scr

3.30. Executing ABC pass (technology mapping using ABC).

3.30.1. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Extracted 9053 gates and 11130 wires to a netlist network with 2077 inputs and 1268 outputs.

3.30.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + source /home/users/aram/Workspace/yosys_verific_rs/result_10-05-2022T23-40-15/Golden_synth_rs_ade.json/wrapper_dma/abc_tmp.scr 
ABC:   #Luts =  3100  Max Lvl =  11  Avg Lvl =   2.50  [   0.61 sec. at Pass 0]
ABC:   #Luts =  2792  Max Lvl =  11  Avg Lvl =   2.57  [  27.44 sec. at Pass 1]
ABC:   #Luts =  2768  Max Lvl =  10  Avg Lvl =   2.45  [   7.11 sec. at Pass 2]
ABC:   #Luts =  2719  Max Lvl =   9  Avg Lvl =   2.45  [  19.33 sec. at Pass 3]
ABC:   #Luts =  2715  Max Lvl =   9  Avg Lvl =   2.51  [   7.40 sec. at Pass 4]
ABC:   #Luts =  2711  Max Lvl =   8  Avg Lvl =   2.46  [  36.00 sec. at Pass 5]
ABC:   #Luts =  2711  Max Lvl =   8  Avg Lvl =   2.46  [  11.79 sec. at Pass 6]
ABC:   #Luts =  2696  Max Lvl =   8  Avg Lvl =   2.42  [  48.53 sec. at Pass 7]
ABC:   #Luts =  2696  Max Lvl =   8  Avg Lvl =   2.42  [  10.00 sec. at Pass 8]
ABC:   #Luts =  2691  Max Lvl =  10  Avg Lvl =   2.43  [  45.28 sec. at Pass 9]
ABC:   #Luts =  2691  Max Lvl =  10  Avg Lvl =   2.43  [   9.07 sec. at Pass 10]
ABC:   #Luts =  2687  Max Lvl =  10  Avg Lvl =   2.44  [  41.98 sec. at Pass 11]
ABC:   #Luts =  2687  Max Lvl =  10  Avg Lvl =   2.44  [   9.28 sec. at Pass 12]
ABC:   #Luts =  2684  Max Lvl =   9  Avg Lvl =   2.41  [  39.29 sec. at Pass 13]
ABC:   #Luts =  2684  Max Lvl =   9  Avg Lvl =   2.41  [   9.62 sec. at Pass 14]
ABC:   #Luts =  2683  Max Lvl =   9  Avg Lvl =   2.42  [  35.83 sec. at Pass 15]
ABC: + write_blif <abc-temp-dir>/output.blif 

3.30.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:     2678
ABC RESULTS:        internal signals:     7785
ABC RESULTS:           input signals:     2077
ABC RESULTS:          output signals:     1268
Removing temp directory.

yosys> opt

3.31. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.31.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.

yosys> opt_merge -nomux

3.31.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.31.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wrapper_dma..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~82 debug messages>

yosys> opt_reduce

3.31.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wrapper_dma.
Performed a total of 0 changes.

yosys> opt_merge

3.31.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
Removed a total of 0 cells.

yosys> opt_dff

3.31.6. Executing OPT_DFF pass (perform DFF optimizations).
Handling never-active EN on $abc$52524$auto$blifparse.cc:362:parse_blif$52540 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$51930$auto$blifparse.cc:362:parse_blif$51937 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$51930$auto$blifparse.cc:362:parse_blif$51934 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$51930$auto$blifparse.cc:362:parse_blif$51933 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$51930$auto$blifparse.cc:362:parse_blif$51936 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$62420$auto$blifparse.cc:362:parse_blif$62429 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$62420$auto$blifparse.cc:362:parse_blif$62431 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$62420$auto$blifparse.cc:362:parse_blif$62432 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$62420$auto$blifparse.cc:362:parse_blif$62434 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$62420$auto$blifparse.cc:362:parse_blif$62435 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$62245$auto$blifparse.cc:362:parse_blif$62250 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$51930$auto$blifparse.cc:362:parse_blif$51938 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$51930$auto$blifparse.cc:362:parse_blif$51939 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$52524$auto$blifparse.cc:362:parse_blif$52538 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$51930$auto$blifparse.cc:362:parse_blif$51942 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$51930$auto$blifparse.cc:362:parse_blif$51944 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$51930$auto$blifparse.cc:362:parse_blif$51946 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$52524$auto$blifparse.cc:362:parse_blif$52528 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$62420$auto$blifparse.cc:362:parse_blif$62426 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$62420$auto$blifparse.cc:362:parse_blif$62427 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$62420$auto$blifparse.cc:362:parse_blif$62421 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$62420$auto$blifparse.cc:362:parse_blif$62422 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$52524$auto$blifparse.cc:362:parse_blif$52526 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$51930$auto$blifparse.cc:362:parse_blif$51940 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$62245$auto$blifparse.cc:362:parse_blif$62248 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$62245$auto$blifparse.cc:362:parse_blif$62249 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$52524$auto$blifparse.cc:362:parse_blif$52529 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling always-active async load on $auto$ff.cc:262:slice$32015 ($_DLATCH_P_) from module wrapper_dma (changing to combinatorial circuit).
Handling always-active async load on $auto$ff.cc:262:slice$32013 ($_DLATCH_P_) from module wrapper_dma (changing to combinatorial circuit).
Handling always-active async load on $auto$ff.cc:262:slice$32014 ($_DLATCH_P_) from module wrapper_dma (changing to combinatorial circuit).
Handling never-active EN on $abc$62420$auto$blifparse.cc:362:parse_blif$62430 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$62420$auto$blifparse.cc:362:parse_blif$62433 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$62420$auto$blifparse.cc:362:parse_blif$62436 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$62420$auto$blifparse.cc:362:parse_blif$62425 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$62420$auto$blifparse.cc:362:parse_blif$62424 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$62420$auto$blifparse.cc:362:parse_blif$62423 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$62420$auto$blifparse.cc:362:parse_blif$62428 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$62245$auto$blifparse.cc:362:parse_blif$62252 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$62245$auto$blifparse.cc:362:parse_blif$62253 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$62245$auto$blifparse.cc:362:parse_blif$62251 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$62245$auto$blifparse.cc:362:parse_blif$62256 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$62245$auto$blifparse.cc:362:parse_blif$62257 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$62245$auto$blifparse.cc:362:parse_blif$62254 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$62245$auto$blifparse.cc:362:parse_blif$62255 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$52524$auto$blifparse.cc:362:parse_blif$52531 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$62245$auto$blifparse.cc:362:parse_blif$62260 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$62245$auto$blifparse.cc:362:parse_blif$62261 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$62245$auto$blifparse.cc:362:parse_blif$62258 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$62245$auto$blifparse.cc:362:parse_blif$62259 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$62245$auto$blifparse.cc:362:parse_blif$62246 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$52524$auto$blifparse.cc:362:parse_blif$52533 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$52524$auto$blifparse.cc:362:parse_blif$52525 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$51930$auto$blifparse.cc:362:parse_blif$51935 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$52524$auto$blifparse.cc:362:parse_blif$52539 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Removing always-active EN on $abc$51250$auto$blifparse.cc:362:parse_blif$51252 ($_DFFE_PN0P_) from module wrapper_dma.
Removing always-active EN on $abc$51250$auto$blifparse.cc:362:parse_blif$51251 ($_DFFE_PN0P_) from module wrapper_dma.
Removing always-active EN on $abc$51276$auto$blifparse.cc:362:parse_blif$51277 ($_DFFE_PN0P_) from module wrapper_dma.
Handling never-active EN on $abc$51930$auto$blifparse.cc:362:parse_blif$51931 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$62245$auto$blifparse.cc:362:parse_blif$62247 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$51930$auto$blifparse.cc:362:parse_blif$51932 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$52524$auto$blifparse.cc:362:parse_blif$52537 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Removing always-active EN on $abc$51276$auto$blifparse.cc:362:parse_blif$51278 ($_DFFE_PN0P_) from module wrapper_dma.
Handling never-active EN on $abc$52524$auto$blifparse.cc:362:parse_blif$52532 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$52524$auto$blifparse.cc:362:parse_blif$52530 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$52524$auto$blifparse.cc:362:parse_blif$52536 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$51930$auto$blifparse.cc:362:parse_blif$51941 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$51930$auto$blifparse.cc:362:parse_blif$51943 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$51930$auto$blifparse.cc:362:parse_blif$51945 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$52524$auto$blifparse.cc:362:parse_blif$52527 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$52524$auto$blifparse.cc:362:parse_blif$52535 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Handling never-active EN on $abc$52524$auto$blifparse.cc:362:parse_blif$52534 ($_DFFE_PN0P_) from module wrapper_dma (removing D path).
Setting constant 0-bit at position 0 on $abc$52524$auto$blifparse.cc:362:parse_blif$52534 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$52524$auto$blifparse.cc:362:parse_blif$52535 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$52524$auto$blifparse.cc:362:parse_blif$52527 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$51930$auto$blifparse.cc:362:parse_blif$51945 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$51930$auto$blifparse.cc:362:parse_blif$51943 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$51930$auto$blifparse.cc:362:parse_blif$51941 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$52524$auto$blifparse.cc:362:parse_blif$52536 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$52524$auto$blifparse.cc:362:parse_blif$52530 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$52524$auto$blifparse.cc:362:parse_blif$52532 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$52524$auto$blifparse.cc:362:parse_blif$52537 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$51930$auto$blifparse.cc:362:parse_blif$51932 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$62245$auto$blifparse.cc:362:parse_blif$62247 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$51930$auto$blifparse.cc:362:parse_blif$51931 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$52524$auto$blifparse.cc:362:parse_blif$52539 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$51930$auto$blifparse.cc:362:parse_blif$51935 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$52524$auto$blifparse.cc:362:parse_blif$52525 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$52524$auto$blifparse.cc:362:parse_blif$52533 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$62245$auto$blifparse.cc:362:parse_blif$62246 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$62245$auto$blifparse.cc:362:parse_blif$62259 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$62245$auto$blifparse.cc:362:parse_blif$62258 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$62245$auto$blifparse.cc:362:parse_blif$62261 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$62245$auto$blifparse.cc:362:parse_blif$62260 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$52524$auto$blifparse.cc:362:parse_blif$52531 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$62245$auto$blifparse.cc:362:parse_blif$62255 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$62245$auto$blifparse.cc:362:parse_blif$62254 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$62245$auto$blifparse.cc:362:parse_blif$62257 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$62245$auto$blifparse.cc:362:parse_blif$62256 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$62245$auto$blifparse.cc:362:parse_blif$62251 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$62245$auto$blifparse.cc:362:parse_blif$62253 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$62245$auto$blifparse.cc:362:parse_blif$62252 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$62420$auto$blifparse.cc:362:parse_blif$62428 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$62420$auto$blifparse.cc:362:parse_blif$62423 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$62420$auto$blifparse.cc:362:parse_blif$62424 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$62420$auto$blifparse.cc:362:parse_blif$62425 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$62420$auto$blifparse.cc:362:parse_blif$62436 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$62420$auto$blifparse.cc:362:parse_blif$62433 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$62420$auto$blifparse.cc:362:parse_blif$62430 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$52524$auto$blifparse.cc:362:parse_blif$52529 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$62245$auto$blifparse.cc:362:parse_blif$62249 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$62245$auto$blifparse.cc:362:parse_blif$62248 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$51930$auto$blifparse.cc:362:parse_blif$51940 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$52524$auto$blifparse.cc:362:parse_blif$52526 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$62420$auto$blifparse.cc:362:parse_blif$62422 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$62420$auto$blifparse.cc:362:parse_blif$62421 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$62420$auto$blifparse.cc:362:parse_blif$62427 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$62420$auto$blifparse.cc:362:parse_blif$62426 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$52524$auto$blifparse.cc:362:parse_blif$52528 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$51930$auto$blifparse.cc:362:parse_blif$51946 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$51930$auto$blifparse.cc:362:parse_blif$51944 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$51930$auto$blifparse.cc:362:parse_blif$51942 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$52524$auto$blifparse.cc:362:parse_blif$52538 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$51930$auto$blifparse.cc:362:parse_blif$51939 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$51930$auto$blifparse.cc:362:parse_blif$51938 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$62245$auto$blifparse.cc:362:parse_blif$62250 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$62420$auto$blifparse.cc:362:parse_blif$62435 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$62420$auto$blifparse.cc:362:parse_blif$62434 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$62420$auto$blifparse.cc:362:parse_blif$62432 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$62420$auto$blifparse.cc:362:parse_blif$62431 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$62420$auto$blifparse.cc:362:parse_blif$62429 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$51930$auto$blifparse.cc:362:parse_blif$51936 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$51930$auto$blifparse.cc:362:parse_blif$51933 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$51930$auto$blifparse.cc:362:parse_blif$51934 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$51930$auto$blifparse.cc:362:parse_blif$51937 ($_DLATCH_N_) from module wrapper_dma.
Setting constant 0-bit at position 0 on $abc$52524$auto$blifparse.cc:362:parse_blif$52540 ($_DLATCH_N_) from module wrapper_dma.

yosys> opt_clean

3.31.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper_dma..
Removed 460 unused cells and 25461 unused wires.
<suppressed ~1244 debug messages>

yosys> opt_expr

3.31.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.

3.31.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.31.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wrapper_dma..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~78 debug messages>

yosys> opt_reduce

3.31.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wrapper_dma.
Performed a total of 0 changes.

yosys> opt_merge

3.31.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
<suppressed ~93 debug messages>
Removed a total of 31 cells.

yosys> opt_dff

3.31.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.31.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper_dma..

yosys> opt_expr

3.31.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.

3.31.16. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.31.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wrapper_dma..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~78 debug messages>

yosys> opt_reduce

3.31.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wrapper_dma.
Performed a total of 0 changes.

yosys> opt_merge

3.31.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
Removed a total of 0 cells.

yosys> opt_dff

3.31.20. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.31.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper_dma..

yosys> opt_expr

3.31.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.

3.31.23. Finished OPT passes. (There is nothing left to do.)

yosys> stat

3.32. Printing statistics.

=== wrapper_dma ===

   Number of wires:               4393
   Number of wire bits:          15124
   Number of public wires:        1593
   Number of public wire bits:   12324
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               4142
     $_DFFE_PN0N_                    1
     $_DFFE_PN0P_                 1632
     $_DFF_PN0_                     54
     $_DFF_P_                       20
     $lut                         2217
     $mux                          218


yosys> shregmap -minlen 8 -maxlen 20

3.33. Executing SHREGMAP pass (map shift registers).
Converted 0 dff cells into 0 shift registers.

yosys> dfflegalize -cell $_DFF_?_ 0 -cell $_DFF_???_ 0 -cell $_DFFE_????_ 0 -cell $_DFFSR_???_ 0 -cell $_DFFSRE_????_ 0 -cell $_DLATCHSR_PPP_ 0

3.34. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

yosys> stat

3.35. Printing statistics.

=== wrapper_dma ===

   Number of wires:               4393
   Number of wire bits:          15124
   Number of public wires:        1593
   Number of public wire bits:   12324
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               4142
     $_DFFE_PN0N_                    1
     $_DFFE_PN0P_                 1632
     $_DFF_PN0_                     54
     $_DFF_P_                       20
     $lut                         2217
     $mux                          218


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/ffs_map.v

3.36. Executing TECHMAP pass (map to technology primitives).

3.36.1. Executing Verilog-2005 frontend: /home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.36.2. Executing Verilog-2005 frontend: /home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v
Parsing Verilog input from `/home/users/aram/Workspace/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFFSR_PPP_'.
Generating RTLIL representation for module `\$_DFFSR_PNP_'.
Generating RTLIL representation for module `\$_DFFSR_PNN_'.
Generating RTLIL representation for module `\$_DFFSR_PPN_'.
Generating RTLIL representation for module `\$_DFFSR_NPP_'.
Generating RTLIL representation for module `\$_DFFSR_NNP_'.
Generating RTLIL representation for module `\$_DFFSR_NNN_'.
Generating RTLIL representation for module `\$_DFFSR_NPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNN_'.
Generating RTLIL representation for module `\$_DLATCHSR_PPP_'.
Generating RTLIL representation for module `\$_DLATCHSR_NPP_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNN_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Successfully finished Verilog frontend.

3.36.3. Continuing TECHMAP pass.
Using template \$_DFFE_PN0P_ for cells of type $_DFFE_PN0P_.
Using extmapper simplemap for cells of type $lut.
Using template \$_DFF_PN0_ for cells of type $_DFF_PN0_.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
Using extmapper simplemap for cells of type $mux.
Using template \$_DFFE_PN0N_ for cells of type $_DFFE_PN0N_.
Using extmapper simplemap for cells of type $logic_not.
No more expansions possible.
<suppressed ~4279 debug messages>

yosys> opt_expr -mux_undef

3.37. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.
<suppressed ~55766 debug messages>

yosys> simplemap

3.38. Executing SIMPLEMAP pass (map simple cells to gate primitives).

yosys> opt_expr

3.39. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.

yosys> opt_merge

3.40. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
<suppressed ~26412 debug messages>
Removed a total of 8804 cells.

yosys> opt_dff -nodffe -nosdff

3.41. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.42. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper_dma..
Removed 23 unused cells and 13414 unused wires.
<suppressed ~24 debug messages>

yosys> opt -nodffe -nosdff

3.43. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.43.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.
<suppressed ~2806 debug messages>

yosys> opt_merge -nomux

3.43.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

yosys> opt_muxtree

3.43.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wrapper_dma..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.43.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wrapper_dma.
Performed a total of 0 changes.

yosys> opt_merge

3.43.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.43.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.43.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper_dma..
Removed 0 unused cells and 439 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.43.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.

3.43.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.43.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wrapper_dma..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.43.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wrapper_dma.
Performed a total of 0 changes.

yosys> opt_merge

3.43.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
Removed a total of 0 cells.

yosys> opt_dff -nodffe -nosdff

3.43.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.43.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper_dma..

yosys> opt_expr

3.43.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.

3.43.16. Finished OPT passes. (There is nothing left to do.)

yosys> abc -script abc_tmp.scr

3.44. Executing ABC pass (technology mapping using ABC).

3.44.1. Extracting gate netlist of module `\wrapper_dma' to `<abc-temp-dir>/input.blif'..
Extracted 8322 gates and 10161 wires to a netlist network with 1837 inputs and 728 outputs.

3.44.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + source /home/users/aram/Workspace/yosys_verific_rs/result_10-05-2022T23-40-15/Golden_synth_rs_ade.json/wrapper_dma/abc_tmp.scr 
ABC:   #Luts =  1945  Max Lvl =  10  Avg Lvl =   3.36  [   0.30 sec. at Pass 0]
ABC:   #Luts =  1810  Max Lvl =  11  Avg Lvl =   3.30  [  20.96 sec. at Pass 1]
ABC:   #Luts =  1796  Max Lvl =  10  Avg Lvl =   3.37  [   3.41 sec. at Pass 2]
ABC:   #Luts =  1762  Max Lvl =  11  Avg Lvl =   3.27  [  22.19 sec. at Pass 3]
ABC:   #Luts =  1762  Max Lvl =  11  Avg Lvl =   3.27  [   5.82 sec. at Pass 4]
ABC:   #Luts =  1748  Max Lvl =  10  Avg Lvl =   3.12  [  30.57 sec. at Pass 5]
ABC:   #Luts =  1748  Max Lvl =  10  Avg Lvl =   3.12  [   6.60 sec. at Pass 6]
ABC:   #Luts =  1742  Max Lvl =   9  Avg Lvl =   3.13  [  44.36 sec. at Pass 7]
ABC:   #Luts =  1742  Max Lvl =   9  Avg Lvl =   3.13  [   7.10 sec. at Pass 8]
ABC:   #Luts =  1741  Max Lvl =   9  Avg Lvl =   3.13  [  27.52 sec. at Pass 9]
ABC:   #Luts =  1741  Max Lvl =   9  Avg Lvl =   3.13  [   5.44 sec. at Pass 10]
ABC:   #Luts =  1741  Max Lvl =   9  Avg Lvl =   3.13  [  29.02 sec. at Pass 11]
ABC:   #Luts =  1741  Max Lvl =   9  Avg Lvl =   3.13  [   5.87 sec. at Pass 12]
ABC: + write_blif <abc-temp-dir>/output.blif 

3.44.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:     1741
ABC RESULTS:        internal signals:     7596
ABC RESULTS:           input signals:     1837
ABC RESULTS:          output signals:      728
Removing temp directory.

yosys> opt

3.45. Executing OPT pass (performing simple optimizations).

yosys> opt_expr

3.45.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.

yosys> opt_merge -nomux

3.45.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.45.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wrapper_dma..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.45.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wrapper_dma.
Performed a total of 0 changes.

yosys> opt_merge

3.45.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
Removed a total of 0 cells.

yosys> opt_dff

3.45.6. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.45.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper_dma..
Removed 0 unused cells and 8794 unused wires.
<suppressed ~14 debug messages>

yosys> opt_expr

3.45.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.

3.45.9. Rerunning OPT passes. (Maybe there is more to do..)

yosys> opt_muxtree

3.45.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wrapper_dma..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.45.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wrapper_dma.
Performed a total of 0 changes.

yosys> opt_merge

3.45.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_dma'.
Removed a total of 0 cells.

yosys> opt_dff

3.45.13. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.45.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper_dma..

yosys> opt_expr

3.45.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_dma.

3.45.16. Finished OPT passes. (There is nothing left to do.)

yosys> hierarchy -check

3.46. Executing HIERARCHY pass (managing design hierarchy).

3.46.1. Analyzing design hierarchy..
Top module:  \wrapper_dma

3.46.2. Analyzing design hierarchy..
Top module:  \wrapper_dma
Removed 0 unused modules.

yosys> stat

3.47. Printing statistics.

=== wrapper_dma ===

   Number of wires:               3699
   Number of wire bits:          14401
   Number of public wires:        1580
   Number of public wire bits:   12282
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               3448
     $lut                         1741
     dffsre                       1707


yosys> opt_clean -purge

3.48. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper_dma..
Removed 0 unused cells and 1201 unused wires.
<suppressed ~1201 debug messages>

yosys> write_verilog -noattr -nohex synthesized.v

3.49. Executing Verilog backend.

yosys> bmuxmap

3.49.1. Executing BMUXMAP pass.

yosys> demuxmap

3.49.2. Executing DEMUXMAP pass.

yosys> clean_zerowidth
Dumping module `\wrapper_dma'.

Warnings: 17 unique messages, 32 total
End of script. Logfile hash: 3d2a855cf1, CPU: user 122.01s system 2.76s, MEM: 181.39 MB peak
Yosys 0.16+65 (git sha1 051517d61, gcc 9.1.0 -fPIC -Os)
Time spent: 97% 3x abc (3517 sec), 1% 29x opt_dff (45 sec), ...
real 894.84
user 3440.18
sys 184.99
