
Simon-Debug.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000037a4  08000140  08000140  00010140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000170  080038e4  080038e4  000138e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08003a54  08003a54  00013a54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08003a5c  08003a5c  00013a5c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08003a60  08003a60  00013a60  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000070  20000004  08003a64  00020004  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000444  20000074  08003ad4  00020074  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  200004b8  08003ad4  000204b8  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001993f  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00003660  00000000  00000000  000399e3  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00009268  00000000  00000000  0003d043  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00000ef8  00000000  00000000  000462b0  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00001930  00000000  00000000  000471a8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   00007f0b  00000000  00000000  00048ad8  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00006814  00000000  00000000  000509e3  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  000571f7  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00002eb8  00000000  00000000  00057274  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	; (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	; (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	; (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	20000074 	.word	0x20000074
 800015c:	00000000 	.word	0x00000000
 8000160:	080038cc 	.word	0x080038cc

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	; (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	; (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	; (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	20000078 	.word	0x20000078
 800017c:	080038cc 	.word	0x080038cc

08000180 <memchr>:
 8000180:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000184:	2a10      	cmp	r2, #16
 8000186:	db2b      	blt.n	80001e0 <memchr+0x60>
 8000188:	f010 0f07 	tst.w	r0, #7
 800018c:	d008      	beq.n	80001a0 <memchr+0x20>
 800018e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000192:	3a01      	subs	r2, #1
 8000194:	428b      	cmp	r3, r1
 8000196:	d02d      	beq.n	80001f4 <memchr+0x74>
 8000198:	f010 0f07 	tst.w	r0, #7
 800019c:	b342      	cbz	r2, 80001f0 <memchr+0x70>
 800019e:	d1f6      	bne.n	800018e <memchr+0xe>
 80001a0:	b4f0      	push	{r4, r5, r6, r7}
 80001a2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001a6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001aa:	f022 0407 	bic.w	r4, r2, #7
 80001ae:	f07f 0700 	mvns.w	r7, #0
 80001b2:	2300      	movs	r3, #0
 80001b4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80001b8:	3c08      	subs	r4, #8
 80001ba:	ea85 0501 	eor.w	r5, r5, r1
 80001be:	ea86 0601 	eor.w	r6, r6, r1
 80001c2:	fa85 f547 	uadd8	r5, r5, r7
 80001c6:	faa3 f587 	sel	r5, r3, r7
 80001ca:	fa86 f647 	uadd8	r6, r6, r7
 80001ce:	faa5 f687 	sel	r6, r5, r7
 80001d2:	b98e      	cbnz	r6, 80001f8 <memchr+0x78>
 80001d4:	d1ee      	bne.n	80001b4 <memchr+0x34>
 80001d6:	bcf0      	pop	{r4, r5, r6, r7}
 80001d8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001dc:	f002 0207 	and.w	r2, r2, #7
 80001e0:	b132      	cbz	r2, 80001f0 <memchr+0x70>
 80001e2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e6:	3a01      	subs	r2, #1
 80001e8:	ea83 0301 	eor.w	r3, r3, r1
 80001ec:	b113      	cbz	r3, 80001f4 <memchr+0x74>
 80001ee:	d1f8      	bne.n	80001e2 <memchr+0x62>
 80001f0:	2000      	movs	r0, #0
 80001f2:	4770      	bx	lr
 80001f4:	3801      	subs	r0, #1
 80001f6:	4770      	bx	lr
 80001f8:	2d00      	cmp	r5, #0
 80001fa:	bf06      	itte	eq
 80001fc:	4635      	moveq	r5, r6
 80001fe:	3803      	subeq	r0, #3
 8000200:	3807      	subne	r0, #7
 8000202:	f015 0f01 	tst.w	r5, #1
 8000206:	d107      	bne.n	8000218 <memchr+0x98>
 8000208:	3001      	adds	r0, #1
 800020a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800020e:	bf02      	ittt	eq
 8000210:	3001      	addeq	r0, #1
 8000212:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000216:	3001      	addeq	r0, #1
 8000218:	bcf0      	pop	{r4, r5, r6, r7}
 800021a:	3801      	subs	r0, #1
 800021c:	4770      	bx	lr
 800021e:	bf00      	nop

08000220 <__aeabi_uldivmod>:
 8000220:	b953      	cbnz	r3, 8000238 <__aeabi_uldivmod+0x18>
 8000222:	b94a      	cbnz	r2, 8000238 <__aeabi_uldivmod+0x18>
 8000224:	2900      	cmp	r1, #0
 8000226:	bf08      	it	eq
 8000228:	2800      	cmpeq	r0, #0
 800022a:	bf1c      	itt	ne
 800022c:	f04f 31ff 	movne.w	r1, #4294967295
 8000230:	f04f 30ff 	movne.w	r0, #4294967295
 8000234:	f000 b97a 	b.w	800052c <__aeabi_idiv0>
 8000238:	f1ad 0c08 	sub.w	ip, sp, #8
 800023c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000240:	f000 f806 	bl	8000250 <__udivmoddi4>
 8000244:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000248:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800024c:	b004      	add	sp, #16
 800024e:	4770      	bx	lr

08000250 <__udivmoddi4>:
 8000250:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000254:	468c      	mov	ip, r1
 8000256:	460d      	mov	r5, r1
 8000258:	4604      	mov	r4, r0
 800025a:	9e08      	ldr	r6, [sp, #32]
 800025c:	2b00      	cmp	r3, #0
 800025e:	d151      	bne.n	8000304 <__udivmoddi4+0xb4>
 8000260:	428a      	cmp	r2, r1
 8000262:	4617      	mov	r7, r2
 8000264:	d96d      	bls.n	8000342 <__udivmoddi4+0xf2>
 8000266:	fab2 fe82 	clz	lr, r2
 800026a:	f1be 0f00 	cmp.w	lr, #0
 800026e:	d00b      	beq.n	8000288 <__udivmoddi4+0x38>
 8000270:	f1ce 0c20 	rsb	ip, lr, #32
 8000274:	fa01 f50e 	lsl.w	r5, r1, lr
 8000278:	fa20 fc0c 	lsr.w	ip, r0, ip
 800027c:	fa02 f70e 	lsl.w	r7, r2, lr
 8000280:	ea4c 0c05 	orr.w	ip, ip, r5
 8000284:	fa00 f40e 	lsl.w	r4, r0, lr
 8000288:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 800028c:	0c25      	lsrs	r5, r4, #16
 800028e:	fbbc f8fa 	udiv	r8, ip, sl
 8000292:	fa1f f987 	uxth.w	r9, r7
 8000296:	fb0a cc18 	mls	ip, sl, r8, ip
 800029a:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 800029e:	fb08 f309 	mul.w	r3, r8, r9
 80002a2:	42ab      	cmp	r3, r5
 80002a4:	d90a      	bls.n	80002bc <__udivmoddi4+0x6c>
 80002a6:	19ed      	adds	r5, r5, r7
 80002a8:	f108 32ff 	add.w	r2, r8, #4294967295
 80002ac:	f080 8123 	bcs.w	80004f6 <__udivmoddi4+0x2a6>
 80002b0:	42ab      	cmp	r3, r5
 80002b2:	f240 8120 	bls.w	80004f6 <__udivmoddi4+0x2a6>
 80002b6:	f1a8 0802 	sub.w	r8, r8, #2
 80002ba:	443d      	add	r5, r7
 80002bc:	1aed      	subs	r5, r5, r3
 80002be:	b2a4      	uxth	r4, r4
 80002c0:	fbb5 f0fa 	udiv	r0, r5, sl
 80002c4:	fb0a 5510 	mls	r5, sl, r0, r5
 80002c8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80002cc:	fb00 f909 	mul.w	r9, r0, r9
 80002d0:	45a1      	cmp	r9, r4
 80002d2:	d909      	bls.n	80002e8 <__udivmoddi4+0x98>
 80002d4:	19e4      	adds	r4, r4, r7
 80002d6:	f100 33ff 	add.w	r3, r0, #4294967295
 80002da:	f080 810a 	bcs.w	80004f2 <__udivmoddi4+0x2a2>
 80002de:	45a1      	cmp	r9, r4
 80002e0:	f240 8107 	bls.w	80004f2 <__udivmoddi4+0x2a2>
 80002e4:	3802      	subs	r0, #2
 80002e6:	443c      	add	r4, r7
 80002e8:	eba4 0409 	sub.w	r4, r4, r9
 80002ec:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80002f0:	2100      	movs	r1, #0
 80002f2:	2e00      	cmp	r6, #0
 80002f4:	d061      	beq.n	80003ba <__udivmoddi4+0x16a>
 80002f6:	fa24 f40e 	lsr.w	r4, r4, lr
 80002fa:	2300      	movs	r3, #0
 80002fc:	6034      	str	r4, [r6, #0]
 80002fe:	6073      	str	r3, [r6, #4]
 8000300:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000304:	428b      	cmp	r3, r1
 8000306:	d907      	bls.n	8000318 <__udivmoddi4+0xc8>
 8000308:	2e00      	cmp	r6, #0
 800030a:	d054      	beq.n	80003b6 <__udivmoddi4+0x166>
 800030c:	2100      	movs	r1, #0
 800030e:	e886 0021 	stmia.w	r6, {r0, r5}
 8000312:	4608      	mov	r0, r1
 8000314:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000318:	fab3 f183 	clz	r1, r3
 800031c:	2900      	cmp	r1, #0
 800031e:	f040 808e 	bne.w	800043e <__udivmoddi4+0x1ee>
 8000322:	42ab      	cmp	r3, r5
 8000324:	d302      	bcc.n	800032c <__udivmoddi4+0xdc>
 8000326:	4282      	cmp	r2, r0
 8000328:	f200 80fa 	bhi.w	8000520 <__udivmoddi4+0x2d0>
 800032c:	1a84      	subs	r4, r0, r2
 800032e:	eb65 0503 	sbc.w	r5, r5, r3
 8000332:	2001      	movs	r0, #1
 8000334:	46ac      	mov	ip, r5
 8000336:	2e00      	cmp	r6, #0
 8000338:	d03f      	beq.n	80003ba <__udivmoddi4+0x16a>
 800033a:	e886 1010 	stmia.w	r6, {r4, ip}
 800033e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000342:	b912      	cbnz	r2, 800034a <__udivmoddi4+0xfa>
 8000344:	2701      	movs	r7, #1
 8000346:	fbb7 f7f2 	udiv	r7, r7, r2
 800034a:	fab7 fe87 	clz	lr, r7
 800034e:	f1be 0f00 	cmp.w	lr, #0
 8000352:	d134      	bne.n	80003be <__udivmoddi4+0x16e>
 8000354:	1beb      	subs	r3, r5, r7
 8000356:	0c3a      	lsrs	r2, r7, #16
 8000358:	fa1f fc87 	uxth.w	ip, r7
 800035c:	2101      	movs	r1, #1
 800035e:	fbb3 f8f2 	udiv	r8, r3, r2
 8000362:	0c25      	lsrs	r5, r4, #16
 8000364:	fb02 3318 	mls	r3, r2, r8, r3
 8000368:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 800036c:	fb0c f308 	mul.w	r3, ip, r8
 8000370:	42ab      	cmp	r3, r5
 8000372:	d907      	bls.n	8000384 <__udivmoddi4+0x134>
 8000374:	19ed      	adds	r5, r5, r7
 8000376:	f108 30ff 	add.w	r0, r8, #4294967295
 800037a:	d202      	bcs.n	8000382 <__udivmoddi4+0x132>
 800037c:	42ab      	cmp	r3, r5
 800037e:	f200 80d1 	bhi.w	8000524 <__udivmoddi4+0x2d4>
 8000382:	4680      	mov	r8, r0
 8000384:	1aed      	subs	r5, r5, r3
 8000386:	b2a3      	uxth	r3, r4
 8000388:	fbb5 f0f2 	udiv	r0, r5, r2
 800038c:	fb02 5510 	mls	r5, r2, r0, r5
 8000390:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000394:	fb0c fc00 	mul.w	ip, ip, r0
 8000398:	45a4      	cmp	ip, r4
 800039a:	d907      	bls.n	80003ac <__udivmoddi4+0x15c>
 800039c:	19e4      	adds	r4, r4, r7
 800039e:	f100 33ff 	add.w	r3, r0, #4294967295
 80003a2:	d202      	bcs.n	80003aa <__udivmoddi4+0x15a>
 80003a4:	45a4      	cmp	ip, r4
 80003a6:	f200 80b8 	bhi.w	800051a <__udivmoddi4+0x2ca>
 80003aa:	4618      	mov	r0, r3
 80003ac:	eba4 040c 	sub.w	r4, r4, ip
 80003b0:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80003b4:	e79d      	b.n	80002f2 <__udivmoddi4+0xa2>
 80003b6:	4631      	mov	r1, r6
 80003b8:	4630      	mov	r0, r6
 80003ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003be:	f1ce 0420 	rsb	r4, lr, #32
 80003c2:	fa05 f30e 	lsl.w	r3, r5, lr
 80003c6:	fa07 f70e 	lsl.w	r7, r7, lr
 80003ca:	fa20 f804 	lsr.w	r8, r0, r4
 80003ce:	0c3a      	lsrs	r2, r7, #16
 80003d0:	fa25 f404 	lsr.w	r4, r5, r4
 80003d4:	ea48 0803 	orr.w	r8, r8, r3
 80003d8:	fbb4 f1f2 	udiv	r1, r4, r2
 80003dc:	ea4f 4518 	mov.w	r5, r8, lsr #16
 80003e0:	fb02 4411 	mls	r4, r2, r1, r4
 80003e4:	fa1f fc87 	uxth.w	ip, r7
 80003e8:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 80003ec:	fb01 f30c 	mul.w	r3, r1, ip
 80003f0:	42ab      	cmp	r3, r5
 80003f2:	fa00 f40e 	lsl.w	r4, r0, lr
 80003f6:	d909      	bls.n	800040c <__udivmoddi4+0x1bc>
 80003f8:	19ed      	adds	r5, r5, r7
 80003fa:	f101 30ff 	add.w	r0, r1, #4294967295
 80003fe:	f080 808a 	bcs.w	8000516 <__udivmoddi4+0x2c6>
 8000402:	42ab      	cmp	r3, r5
 8000404:	f240 8087 	bls.w	8000516 <__udivmoddi4+0x2c6>
 8000408:	3902      	subs	r1, #2
 800040a:	443d      	add	r5, r7
 800040c:	1aeb      	subs	r3, r5, r3
 800040e:	fa1f f588 	uxth.w	r5, r8
 8000412:	fbb3 f0f2 	udiv	r0, r3, r2
 8000416:	fb02 3310 	mls	r3, r2, r0, r3
 800041a:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 800041e:	fb00 f30c 	mul.w	r3, r0, ip
 8000422:	42ab      	cmp	r3, r5
 8000424:	d907      	bls.n	8000436 <__udivmoddi4+0x1e6>
 8000426:	19ed      	adds	r5, r5, r7
 8000428:	f100 38ff 	add.w	r8, r0, #4294967295
 800042c:	d26f      	bcs.n	800050e <__udivmoddi4+0x2be>
 800042e:	42ab      	cmp	r3, r5
 8000430:	d96d      	bls.n	800050e <__udivmoddi4+0x2be>
 8000432:	3802      	subs	r0, #2
 8000434:	443d      	add	r5, r7
 8000436:	1aeb      	subs	r3, r5, r3
 8000438:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800043c:	e78f      	b.n	800035e <__udivmoddi4+0x10e>
 800043e:	f1c1 0720 	rsb	r7, r1, #32
 8000442:	fa22 f807 	lsr.w	r8, r2, r7
 8000446:	408b      	lsls	r3, r1
 8000448:	fa05 f401 	lsl.w	r4, r5, r1
 800044c:	ea48 0303 	orr.w	r3, r8, r3
 8000450:	fa20 fe07 	lsr.w	lr, r0, r7
 8000454:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000458:	40fd      	lsrs	r5, r7
 800045a:	ea4e 0e04 	orr.w	lr, lr, r4
 800045e:	fbb5 f9fc 	udiv	r9, r5, ip
 8000462:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000466:	fb0c 5519 	mls	r5, ip, r9, r5
 800046a:	fa1f f883 	uxth.w	r8, r3
 800046e:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000472:	fb09 f408 	mul.w	r4, r9, r8
 8000476:	42ac      	cmp	r4, r5
 8000478:	fa02 f201 	lsl.w	r2, r2, r1
 800047c:	fa00 fa01 	lsl.w	sl, r0, r1
 8000480:	d908      	bls.n	8000494 <__udivmoddi4+0x244>
 8000482:	18ed      	adds	r5, r5, r3
 8000484:	f109 30ff 	add.w	r0, r9, #4294967295
 8000488:	d243      	bcs.n	8000512 <__udivmoddi4+0x2c2>
 800048a:	42ac      	cmp	r4, r5
 800048c:	d941      	bls.n	8000512 <__udivmoddi4+0x2c2>
 800048e:	f1a9 0902 	sub.w	r9, r9, #2
 8000492:	441d      	add	r5, r3
 8000494:	1b2d      	subs	r5, r5, r4
 8000496:	fa1f fe8e 	uxth.w	lr, lr
 800049a:	fbb5 f0fc 	udiv	r0, r5, ip
 800049e:	fb0c 5510 	mls	r5, ip, r0, r5
 80004a2:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 80004a6:	fb00 f808 	mul.w	r8, r0, r8
 80004aa:	45a0      	cmp	r8, r4
 80004ac:	d907      	bls.n	80004be <__udivmoddi4+0x26e>
 80004ae:	18e4      	adds	r4, r4, r3
 80004b0:	f100 35ff 	add.w	r5, r0, #4294967295
 80004b4:	d229      	bcs.n	800050a <__udivmoddi4+0x2ba>
 80004b6:	45a0      	cmp	r8, r4
 80004b8:	d927      	bls.n	800050a <__udivmoddi4+0x2ba>
 80004ba:	3802      	subs	r0, #2
 80004bc:	441c      	add	r4, r3
 80004be:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004c2:	eba4 0408 	sub.w	r4, r4, r8
 80004c6:	fba0 8902 	umull	r8, r9, r0, r2
 80004ca:	454c      	cmp	r4, r9
 80004cc:	46c6      	mov	lr, r8
 80004ce:	464d      	mov	r5, r9
 80004d0:	d315      	bcc.n	80004fe <__udivmoddi4+0x2ae>
 80004d2:	d012      	beq.n	80004fa <__udivmoddi4+0x2aa>
 80004d4:	b156      	cbz	r6, 80004ec <__udivmoddi4+0x29c>
 80004d6:	ebba 030e 	subs.w	r3, sl, lr
 80004da:	eb64 0405 	sbc.w	r4, r4, r5
 80004de:	fa04 f707 	lsl.w	r7, r4, r7
 80004e2:	40cb      	lsrs	r3, r1
 80004e4:	431f      	orrs	r7, r3
 80004e6:	40cc      	lsrs	r4, r1
 80004e8:	6037      	str	r7, [r6, #0]
 80004ea:	6074      	str	r4, [r6, #4]
 80004ec:	2100      	movs	r1, #0
 80004ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004f2:	4618      	mov	r0, r3
 80004f4:	e6f8      	b.n	80002e8 <__udivmoddi4+0x98>
 80004f6:	4690      	mov	r8, r2
 80004f8:	e6e0      	b.n	80002bc <__udivmoddi4+0x6c>
 80004fa:	45c2      	cmp	sl, r8
 80004fc:	d2ea      	bcs.n	80004d4 <__udivmoddi4+0x284>
 80004fe:	ebb8 0e02 	subs.w	lr, r8, r2
 8000502:	eb69 0503 	sbc.w	r5, r9, r3
 8000506:	3801      	subs	r0, #1
 8000508:	e7e4      	b.n	80004d4 <__udivmoddi4+0x284>
 800050a:	4628      	mov	r0, r5
 800050c:	e7d7      	b.n	80004be <__udivmoddi4+0x26e>
 800050e:	4640      	mov	r0, r8
 8000510:	e791      	b.n	8000436 <__udivmoddi4+0x1e6>
 8000512:	4681      	mov	r9, r0
 8000514:	e7be      	b.n	8000494 <__udivmoddi4+0x244>
 8000516:	4601      	mov	r1, r0
 8000518:	e778      	b.n	800040c <__udivmoddi4+0x1bc>
 800051a:	3802      	subs	r0, #2
 800051c:	443c      	add	r4, r7
 800051e:	e745      	b.n	80003ac <__udivmoddi4+0x15c>
 8000520:	4608      	mov	r0, r1
 8000522:	e708      	b.n	8000336 <__udivmoddi4+0xe6>
 8000524:	f1a8 0802 	sub.w	r8, r8, #2
 8000528:	443d      	add	r5, r7
 800052a:	e72b      	b.n	8000384 <__udivmoddi4+0x134>

0800052c <__aeabi_idiv0>:
 800052c:	4770      	bx	lr
 800052e:	bf00      	nop

08000530 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000530:	b538      	push	{r3, r4, r5, lr}
  HAL_StatusTypeDef  status = HAL_OK;

  if (uwTickFreq != 0U)
 8000532:	4c10      	ldr	r4, [pc, #64]	; (8000574 <HAL_InitTick+0x44>)
 8000534:	6823      	ldr	r3, [r4, #0]
{
 8000536:	4605      	mov	r5, r0
  if (uwTickFreq != 0U)
 8000538:	b90b      	cbnz	r3, 800053e <HAL_InitTick+0xe>
      status = HAL_ERROR;
    }
  }
  else
  {
    status = HAL_ERROR;
 800053a:	2001      	movs	r0, #1
 800053c:	bd38      	pop	{r3, r4, r5, pc}
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/ (1000U /uwTickFreq)) == 0U)
 800053e:	f000 fe99 	bl	8001274 <HAL_RCC_GetHCLKFreq>
 8000542:	6822      	ldr	r2, [r4, #0]
 8000544:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000548:	fbb3 f3f2 	udiv	r3, r3, r2
 800054c:	fbb0 f0f3 	udiv	r0, r0, r3
 8000550:	f000 f888 	bl	8000664 <HAL_SYSTICK_Config>
 8000554:	4604      	mov	r4, r0
 8000556:	2800      	cmp	r0, #0
 8000558:	d1ef      	bne.n	800053a <HAL_InitTick+0xa>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800055a:	2d0f      	cmp	r5, #15
 800055c:	d8ed      	bhi.n	800053a <HAL_InitTick+0xa>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800055e:	4602      	mov	r2, r0
 8000560:	4629      	mov	r1, r5
 8000562:	f04f 30ff 	mov.w	r0, #4294967295
 8000566:	f000 f849 	bl	80005fc <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800056a:	4b03      	ldr	r3, [pc, #12]	; (8000578 <HAL_InitTick+0x48>)
 800056c:	4620      	mov	r0, r4
 800056e:	601d      	str	r5, [r3, #0]
  }

  /* Return function status */
  return status;
}
 8000570:	bd38      	pop	{r3, r4, r5, pc}
 8000572:	bf00      	nop
 8000574:	20000004 	.word	0x20000004
 8000578:	20000008 	.word	0x20000008

0800057c <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800057c:	4a09      	ldr	r2, [pc, #36]	; (80005a4 <HAL_Init+0x28>)
 800057e:	6813      	ldr	r3, [r2, #0]
 8000580:	f443 7380 	orr.w	r3, r3, #256	; 0x100
{
 8000584:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000586:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000588:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800058a:	f000 f825 	bl	80005d8 <HAL_NVIC_SetPriorityGrouping>
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800058e:	2000      	movs	r0, #0
 8000590:	f7ff ffce 	bl	8000530 <HAL_InitTick>
 8000594:	4604      	mov	r4, r0
 8000596:	b918      	cbnz	r0, 80005a0 <HAL_Init+0x24>
    HAL_MspInit();
 8000598:	f002 f8aa 	bl	80026f0 <HAL_MspInit>
}
 800059c:	4620      	mov	r0, r4
 800059e:	bd10      	pop	{r4, pc}
    status = HAL_ERROR;
 80005a0:	2401      	movs	r4, #1
 80005a2:	e7fb      	b.n	800059c <HAL_Init+0x20>
 80005a4:	58004000 	.word	0x58004000

080005a8 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 80005a8:	4a03      	ldr	r2, [pc, #12]	; (80005b8 <HAL_IncTick+0x10>)
 80005aa:	4904      	ldr	r1, [pc, #16]	; (80005bc <HAL_IncTick+0x14>)
 80005ac:	6813      	ldr	r3, [r2, #0]
 80005ae:	6809      	ldr	r1, [r1, #0]
 80005b0:	440b      	add	r3, r1
 80005b2:	6013      	str	r3, [r2, #0]
 80005b4:	4770      	bx	lr
 80005b6:	bf00      	nop
 80005b8:	2000009c 	.word	0x2000009c
 80005bc:	20000004 	.word	0x20000004

080005c0 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80005c0:	4b01      	ldr	r3, [pc, #4]	; (80005c8 <HAL_GetTick+0x8>)
 80005c2:	6818      	ldr	r0, [r3, #0]
}
 80005c4:	4770      	bx	lr
 80005c6:	bf00      	nop
 80005c8:	2000009c 	.word	0x2000009c

080005cc <HAL_GetTickPrio>:
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
  return uwTickPrio;
}
 80005cc:	4b01      	ldr	r3, [pc, #4]	; (80005d4 <HAL_GetTickPrio+0x8>)
 80005ce:	6818      	ldr	r0, [r3, #0]
 80005d0:	4770      	bx	lr
 80005d2:	bf00      	nop
 80005d4:	20000008 	.word	0x20000008

080005d8 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80005d8:	4a07      	ldr	r2, [pc, #28]	; (80005f8 <HAL_NVIC_SetPriorityGrouping+0x20>)
 80005da:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80005dc:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80005e0:	041b      	lsls	r3, r3, #16
 80005e2:	0c1b      	lsrs	r3, r3, #16
 80005e4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80005e8:	0200      	lsls	r0, r0, #8
 80005ea:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80005ee:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 80005f2:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 80005f4:	60d3      	str	r3, [r2, #12]
 80005f6:	4770      	bx	lr
 80005f8:	e000ed00 	.word	0xe000ed00

080005fc <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80005fc:	4b17      	ldr	r3, [pc, #92]	; (800065c <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80005fe:	b530      	push	{r4, r5, lr}
 8000600:	68dc      	ldr	r4, [r3, #12]
 8000602:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000606:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800060a:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800060c:	2b04      	cmp	r3, #4
 800060e:	bf28      	it	cs
 8000610:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000612:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000614:	f04f 0501 	mov.w	r5, #1
 8000618:	fa05 f303 	lsl.w	r3, r5, r3
 800061c:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000620:	bf8c      	ite	hi
 8000622:	3c03      	subhi	r4, #3
 8000624:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000626:	4019      	ands	r1, r3
 8000628:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800062a:	fa05 f404 	lsl.w	r4, r5, r4
 800062e:	3c01      	subs	r4, #1
 8000630:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 8000632:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000634:	ea42 0201 	orr.w	r2, r2, r1
 8000638:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800063c:	bfaf      	iteee	ge
 800063e:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000642:	f000 000f 	andlt.w	r0, r0, #15
 8000646:	4b06      	ldrlt	r3, [pc, #24]	; (8000660 <HAL_NVIC_SetPriority+0x64>)
 8000648:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800064a:	bfa5      	ittet	ge
 800064c:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
 8000650:	b2d2      	uxtbge	r2, r2
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000652:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000654:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 8000658:	bd30      	pop	{r4, r5, pc}
 800065a:	bf00      	nop
 800065c:	e000ed00 	.word	0xe000ed00
 8000660:	e000ed14 	.word	0xe000ed14

08000664 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000664:	3801      	subs	r0, #1
 8000666:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800066a:	d20a      	bcs.n	8000682 <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800066c:	4b06      	ldr	r3, [pc, #24]	; (8000688 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800066e:	4a07      	ldr	r2, [pc, #28]	; (800068c <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000670:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000672:	21f0      	movs	r1, #240	; 0xf0
 8000674:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000678:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800067a:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800067c:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800067e:	601a      	str	r2, [r3, #0]
 8000680:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000682:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000684:	4770      	bx	lr
 8000686:	bf00      	nop
 8000688:	e000e010 	.word	0xe000e010
 800068c:	e000ed00 	.word	0xe000ed00

08000690 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000690:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
        SYSCFG->EXTICR[position >> 2u] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8000694:	4a55      	ldr	r2, [pc, #340]	; (80007ec <HAL_GPIO_Init+0x15c>)
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000696:	f8d1 8000 	ldr.w	r8, [r1]
  uint32_t position = 0x00u;
 800069a:	2300      	movs	r3, #0
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800069c:	f04f 090f 	mov.w	r9, #15
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80006a0:	fa38 f403 	lsrs.w	r4, r8, r3
 80006a4:	d101      	bne.n	80006aa <HAL_GPIO_Init+0x1a>
      }
    }
    
    position++;
  }
}
 80006a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80006aa:	2401      	movs	r4, #1
 80006ac:	fa04 fa03 	lsl.w	sl, r4, r3
    if (iocurrent != 0x00u)
 80006b0:	ea18 050a 	ands.w	r5, r8, sl
 80006b4:	f000 808f 	beq.w	80007d6 <HAL_GPIO_Init+0x146>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80006b8:	684c      	ldr	r4, [r1, #4]
 80006ba:	f024 0b10 	bic.w	fp, r4, #16
 80006be:	f1bb 0f02 	cmp.w	fp, #2
 80006c2:	d111      	bne.n	80006e8 <HAL_GPIO_Init+0x58>
        temp = GPIOx->AFR[position >> 3u];
 80006c4:	08df      	lsrs	r7, r3, #3
 80006c6:	eb00 0787 	add.w	r7, r0, r7, lsl #2
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80006ca:	f003 0e07 	and.w	lr, r3, #7
        temp = GPIOx->AFR[position >> 3u];
 80006ce:	6a3e      	ldr	r6, [r7, #32]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80006d0:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 80006d4:	fa09 fc0e 	lsl.w	ip, r9, lr
 80006d8:	ea26 0c0c 	bic.w	ip, r6, ip
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80006dc:	690e      	ldr	r6, [r1, #16]
 80006de:	fa06 f60e 	lsl.w	r6, r6, lr
 80006e2:	ea46 060c 	orr.w	r6, r6, ip
        GPIOx->AFR[position >> 3u] = temp;
 80006e6:	623e      	str	r6, [r7, #32]
 80006e8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80006ec:	2703      	movs	r7, #3
      temp = GPIOx->MODER;
 80006ee:	6806      	ldr	r6, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80006f0:	fa07 f70c 	lsl.w	r7, r7, ip
 80006f4:	43ff      	mvns	r7, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80006f6:	f004 0e03 	and.w	lr, r4, #3
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80006fa:	403e      	ands	r6, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80006fc:	fa0e fe0c 	lsl.w	lr, lr, ip
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000700:	f10b 3bff 	add.w	fp, fp, #4294967295
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000704:	ea4e 0606 	orr.w	r6, lr, r6
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000708:	f1bb 0f01 	cmp.w	fp, #1
      GPIOx->MODER = temp;
 800070c:	6006      	str	r6, [r0, #0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800070e:	d811      	bhi.n	8000734 <HAL_GPIO_Init+0xa4>
        temp = GPIOx->OSPEEDR;
 8000710:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000712:	ea06 0b07 	and.w	fp, r6, r7
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000716:	68ce      	ldr	r6, [r1, #12]
 8000718:	fa06 fe0c 	lsl.w	lr, r6, ip
 800071c:	ea4e 060b 	orr.w	r6, lr, fp
        GPIOx->OSPEEDR = temp;
 8000720:	6086      	str	r6, [r0, #8]
        temp = GPIOx->OTYPER;
 8000722:	6846      	ldr	r6, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000724:	ea26 0a0a 	bic.w	sl, r6, sl
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8000728:	f3c4 1600 	ubfx	r6, r4, #4, #1
 800072c:	409e      	lsls	r6, r3
 800072e:	ea46 060a 	orr.w	r6, r6, sl
        GPIOx->OTYPER = temp;
 8000732:	6046      	str	r6, [r0, #4]
      temp = GPIOx->PUPDR;
 8000734:	68c6      	ldr	r6, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8000736:	4037      	ands	r7, r6
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000738:	688e      	ldr	r6, [r1, #8]
 800073a:	fa06 f60c 	lsl.w	r6, r6, ip
 800073e:	4337      	orrs	r7, r6
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000740:	00e6      	lsls	r6, r4, #3
      GPIOx->PUPDR = temp;
 8000742:	60c7      	str	r7, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000744:	d547      	bpl.n	80007d6 <HAL_GPIO_Init+0x146>
 8000746:	f023 0703 	bic.w	r7, r3, #3
 800074a:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 800074e:	f507 3780 	add.w	r7, r7, #65536	; 0x10000
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000752:	f003 0e03 	and.w	lr, r3, #3
        temp = SYSCFG->EXTICR[position >> 2u];
 8000756:	68be      	ldr	r6, [r7, #8]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000758:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 800075c:	fa09 fc0e 	lsl.w	ip, r9, lr
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000760:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000764:	ea26 0c0c 	bic.w	ip, r6, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000768:	d037      	beq.n	80007da <HAL_GPIO_Init+0x14a>
 800076a:	4e21      	ldr	r6, [pc, #132]	; (80007f0 <HAL_GPIO_Init+0x160>)
 800076c:	42b0      	cmp	r0, r6
 800076e:	d036      	beq.n	80007de <HAL_GPIO_Init+0x14e>
 8000770:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8000774:	42b0      	cmp	r0, r6
 8000776:	d034      	beq.n	80007e2 <HAL_GPIO_Init+0x152>
 8000778:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 800077c:	42b0      	cmp	r0, r6
 800077e:	d032      	beq.n	80007e6 <HAL_GPIO_Init+0x156>
 8000780:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8000784:	42b0      	cmp	r0, r6
 8000786:	bf14      	ite	ne
 8000788:	2607      	movne	r6, #7
 800078a:	2604      	moveq	r6, #4
 800078c:	fa06 f60e 	lsl.w	r6, r6, lr
 8000790:	ea46 060c 	orr.w	r6, r6, ip
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000794:	60be      	str	r6, [r7, #8]
        temp = EXTI->IMR1;
 8000796:	f8d2 6080 	ldr.w	r6, [r2, #128]	; 0x80
        temp &= ~(iocurrent);
 800079a:	43ef      	mvns	r7, r5
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800079c:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        temp &= ~(iocurrent);
 80007a0:	bf0c      	ite	eq
 80007a2:	403e      	andeq	r6, r7
          temp |= iocurrent;
 80007a4:	432e      	orrne	r6, r5
        EXTI->IMR1 = temp;
 80007a6:	f8c2 6080 	str.w	r6, [r2, #128]	; 0x80
        temp = EXTI->EMR1;
 80007aa:	f8d2 6084 	ldr.w	r6, [r2, #132]	; 0x84
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80007ae:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        temp &= ~(iocurrent);
 80007b2:	bf0c      	ite	eq
 80007b4:	403e      	andeq	r6, r7
          temp |= iocurrent;
 80007b6:	432e      	orrne	r6, r5
        EXTI->EMR1 = temp;
 80007b8:	f8c2 6084 	str.w	r6, [r2, #132]	; 0x84
        temp = EXTI->RTSR1;
 80007bc:	6816      	ldr	r6, [r2, #0]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80007be:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        temp &= ~(iocurrent);
 80007c2:	bf0c      	ite	eq
 80007c4:	403e      	andeq	r6, r7
          temp |= iocurrent;
 80007c6:	432e      	orrne	r6, r5
        EXTI->RTSR1 = temp;
 80007c8:	6016      	str	r6, [r2, #0]
        temp = EXTI->FTSR1;
 80007ca:	6856      	ldr	r6, [r2, #4]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80007cc:	02a4      	lsls	r4, r4, #10
        temp &= ~(iocurrent);
 80007ce:	bf54      	ite	pl
 80007d0:	403e      	andpl	r6, r7
          temp |= iocurrent;
 80007d2:	432e      	orrmi	r6, r5
        EXTI->FTSR1 = temp;
 80007d4:	6056      	str	r6, [r2, #4]
    position++;
 80007d6:	3301      	adds	r3, #1
 80007d8:	e762      	b.n	80006a0 <HAL_GPIO_Init+0x10>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80007da:	2600      	movs	r6, #0
 80007dc:	e7d6      	b.n	800078c <HAL_GPIO_Init+0xfc>
 80007de:	2601      	movs	r6, #1
 80007e0:	e7d4      	b.n	800078c <HAL_GPIO_Init+0xfc>
 80007e2:	2602      	movs	r6, #2
 80007e4:	e7d2      	b.n	800078c <HAL_GPIO_Init+0xfc>
 80007e6:	2603      	movs	r6, #3
 80007e8:	e7d0      	b.n	800078c <HAL_GPIO_Init+0xfc>
 80007ea:	bf00      	nop
 80007ec:	58000800 	.word	0x58000800
 80007f0:	48000400 	.word	0x48000400

080007f4 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80007f4:	b10a      	cbz	r2, 80007fa <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80007f6:	6181      	str	r1, [r0, #24]
 80007f8:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80007fa:	6281      	str	r1, [r0, #40]	; 0x28
 80007fc:	4770      	bx	lr

080007fe <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80007fe:	b570      	push	{r4, r5, r6, lr}
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8000800:	4604      	mov	r4, r0
{
 8000802:	b086      	sub	sp, #24
  if (hpcd == NULL)
 8000804:	2800      	cmp	r0, #0
 8000806:	d057      	beq.n	80008b8 <HAL_PCD_Init+0xba>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8000808:	f890 3229 	ldrb.w	r3, [r0, #553]	; 0x229
 800080c:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8000810:	b91b      	cbnz	r3, 800081a <HAL_PCD_Init+0x1c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8000812:	f880 2228 	strb.w	r2, [r0, #552]	; 0x228

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8000816:	f001 fff9 	bl	800280c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800081a:	2303      	movs	r3, #3
 800081c:	f884 3229 	strb.w	r3, [r4, #553]	; 0x229

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8000820:	6820      	ldr	r0, [r4, #0]
 8000822:	f001 fde7 	bl	80023f4 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8000826:	2200      	movs	r2, #0
 8000828:	6860      	ldr	r0, [r4, #4]
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800082a:	2601      	movs	r6, #1
    hpcd->IN_ep[i].num = i;
    hpcd->IN_ep[i].tx_fifo_num = i;
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800082c:	4615      	mov	r5, r2
 800082e:	b2d3      	uxtb	r3, r2
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8000830:	4298      	cmp	r0, r3
 8000832:	f102 0201 	add.w	r2, r2, #1
 8000836:	d820      	bhi.n	800087a <HAL_PCD_Init+0x7c>
 8000838:	2200      	movs	r2, #0
    hpcd->IN_ep[i].xfer_len = 0U;
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800083a:	4611      	mov	r1, r2
 800083c:	b2d3      	uxtb	r3, r2
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800083e:	4298      	cmp	r0, r3
 8000840:	f102 0201 	add.w	r2, r2, #1
 8000844:	d828      	bhi.n	8000898 <HAL_PCD_Init+0x9a>
    hpcd->OUT_ep[i].xfer_buff = 0U;
    hpcd->OUT_ep[i].xfer_len = 0U;
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8000846:	f104 0610 	add.w	r6, r4, #16
 800084a:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800084c:	466d      	mov	r5, sp
 800084e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000850:	6833      	ldr	r3, [r6, #0]
 8000852:	602b      	str	r3, [r5, #0]
 8000854:	1d23      	adds	r3, r4, #4
 8000856:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000858:	6820      	ldr	r0, [r4, #0]
 800085a:	f001 fdd5 	bl	8002408 <USB_DevInit>

  hpcd->USB_Address = 0U;
 800085e:	2500      	movs	r5, #0
  hpcd->State = HAL_PCD_STATE_READY;
 8000860:	2301      	movs	r3, #1
  hpcd->USB_Address = 0U;
 8000862:	f884 5024 	strb.w	r5, [r4, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 8000866:	f884 3229 	strb.w	r3, [r4, #553]	; 0x229
  
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800086a:	69e3      	ldr	r3, [r4, #28]
 800086c:	2b01      	cmp	r3, #1
 800086e:	d102      	bne.n	8000876 <HAL_PCD_Init+0x78>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8000870:	4620      	mov	r0, r4
 8000872:	f000 f824 	bl	80008be <HAL_PCDEx_ActivateLPM>
  }
  
  return HAL_OK;
 8000876:	4628      	mov	r0, r5
 8000878:	e01f      	b.n	80008ba <HAL_PCD_Init+0xbc>
    hpcd->IN_ep[i].is_in = 1U;
 800087a:	eb04 1143 	add.w	r1, r4, r3, lsl #5
    hpcd->IN_ep[i].num = i;
 800087e:	f881 3028 	strb.w	r3, [r1, #40]	; 0x28
    hpcd->IN_ep[i].tx_fifo_num = i;
 8000882:	86cb      	strh	r3, [r1, #54]	; 0x36
    hpcd->IN_ep[i].xfer_len = 0U;
 8000884:	3302      	adds	r3, #2
 8000886:	015b      	lsls	r3, r3, #5
    hpcd->IN_ep[i].is_in = 1U;
 8000888:	f881 6029 	strb.w	r6, [r1, #41]	; 0x29
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800088c:	f881 502b 	strb.w	r5, [r1, #43]	; 0x2b
    hpcd->IN_ep[i].maxpacket = 0U;
 8000890:	638d      	str	r5, [r1, #56]	; 0x38
    hpcd->IN_ep[i].xfer_buff = 0U;
 8000892:	63cd      	str	r5, [r1, #60]	; 0x3c
    hpcd->IN_ep[i].xfer_len = 0U;
 8000894:	50e5      	str	r5, [r4, r3]
 8000896:	e7ca      	b.n	800082e <HAL_PCD_Init+0x30>
    hpcd->OUT_ep[i].is_in = 0U;
 8000898:	eb04 1543 	add.w	r5, r4, r3, lsl #5
    hpcd->OUT_ep[i].num = i;
 800089c:	f885 3128 	strb.w	r3, [r5, #296]	; 0x128
    hpcd->OUT_ep[i].xfer_len = 0U;
 80008a0:	330a      	adds	r3, #10
 80008a2:	015b      	lsls	r3, r3, #5
    hpcd->OUT_ep[i].is_in = 0U;
 80008a4:	f885 1129 	strb.w	r1, [r5, #297]	; 0x129
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80008a8:	f885 112b 	strb.w	r1, [r5, #299]	; 0x12b
    hpcd->OUT_ep[i].maxpacket = 0U;
 80008ac:	f8c5 1138 	str.w	r1, [r5, #312]	; 0x138
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80008b0:	f8c5 113c 	str.w	r1, [r5, #316]	; 0x13c
    hpcd->OUT_ep[i].xfer_len = 0U;
 80008b4:	50e1      	str	r1, [r4, r3]
 80008b6:	e7c1      	b.n	800083c <HAL_PCD_Init+0x3e>
    return HAL_ERROR;
 80008b8:	2001      	movs	r0, #1
}
 80008ba:	b006      	add	sp, #24
 80008bc:	bd70      	pop	{r4, r5, r6, pc}

080008be <HAL_PCDEx_ActivateLPM>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{

  USB_TypeDef *USBx = hpcd->Instance;
 80008be:	6802      	ldr	r2, [r0, #0]
{
 80008c0:	4603      	mov	r3, r0
  hpcd->lpm_active = 1U;
 80008c2:	2101      	movs	r1, #1
 80008c4:	f8c0 1268 	str.w	r1, [r0, #616]	; 0x268
  hpcd->LPM_State = LPM_L0;
 80008c8:	2000      	movs	r0, #0
 80008ca:	f883 0260 	strb.w	r0, [r3, #608]	; 0x260

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 80008ce:	f8b2 3054 	ldrh.w	r3, [r2, #84]	; 0x54
 80008d2:	b29b      	uxth	r3, r3
 80008d4:	430b      	orrs	r3, r1
 80008d6:	f8a2 3054 	strh.w	r3, [r2, #84]	; 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 80008da:	f8b2 3054 	ldrh.w	r3, [r2, #84]	; 0x54
 80008de:	b29b      	uxth	r3, r3
 80008e0:	f043 0302 	orr.w	r3, r3, #2
 80008e4:	f8a2 3054 	strh.w	r3, [r2, #84]	; 0x54

  return HAL_OK;
}
 80008e8:	4770      	bx	lr
	...

080008ec <HAL_PWR_EnableBkUpAccess>:
  *         back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80008ec:	4a02      	ldr	r2, [pc, #8]	; (80008f8 <HAL_PWR_EnableBkUpAccess+0xc>)
 80008ee:	6813      	ldr	r3, [r2, #0]
 80008f0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80008f4:	6013      	str	r3, [r2, #0]
 80008f6:	4770      	bx	lr
 80008f8:	58000400 	.word	0x58000400

080008fc <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2)
  */  
uint32_t HAL_PWREx_GetVoltageRange(void)
{
  return  (PWR->CR1 & PWR_CR1_VOS);
 80008fc:	4b02      	ldr	r3, [pc, #8]	; (8000908 <HAL_PWREx_GetVoltageRange+0xc>)
 80008fe:	6818      	ldr	r0, [r3, #0]
}
 8000900:	f400 60c0 	and.w	r0, r0, #1536	; 0x600
 8000904:	4770      	bx	lr
 8000906:	bf00      	nop
 8000908:	58000400 	.word	0x58000400

0800090c <LL_RCC_HSE_IsReady>:
  * @rmtoll CR           HSERDY        LL_RCC_HSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)
{
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 800090c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000910:	6818      	ldr	r0, [r3, #0]
}
 8000912:	f3c0 4040 	ubfx	r0, r0, #17, #1
 8000916:	4770      	bx	lr

08000918 <LL_RCC_HSI_IsReady>:
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8000918:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800091c:	6818      	ldr	r0, [r3, #0]
}
 800091e:	f3c0 2080 	ubfx	r0, r0, #10, #1
 8000922:	4770      	bx	lr

08000924 <LL_RCC_LSI1_IsReady>:
  * @rmtoll CSR          LSI1RDY        LL_RCC_LSI1_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSI1_IsReady(void)
{
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 8000924:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000928:	f8d3 0094 	ldr.w	r0, [r3, #148]	; 0x94
}
 800092c:	f3c0 0040 	ubfx	r0, r0, #1, #1
 8000930:	4770      	bx	lr

08000932 <LL_RCC_MSI_IsReady>:
  * @rmtoll CR           MSIRDY        LL_RCC_MSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_IsReady(void)
{
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8000932:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000936:	6818      	ldr	r0, [r3, #0]
}
 8000938:	f3c0 0040 	ubfx	r0, r0, #1, #1
 800093c:	4770      	bx	lr

0800093e <LL_RCC_MSI_SetRange>:
  *         @arg @ref LL_RCC_MSIRANGE_11
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_SetRange(uint32_t Range)
{
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 800093e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8000942:	6813      	ldr	r3, [r2, #0]
 8000944:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8000948:	4318      	orrs	r0, r3
 800094a:	6010      	str	r0, [r2, #0]
 800094c:	4770      	bx	lr

0800094e <LL_RCC_MSI_GetRange>:
  *         @arg @ref LL_RCC_MSIRANGE_10
  *         @arg @ref LL_RCC_MSIRANGE_11
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_GetRange(void)
{
  uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 800094e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000952:	6818      	ldr	r0, [r3, #0]
 8000954:	f000 00f0 	and.w	r0, r0, #240	; 0xf0
  if(msiRange > LL_RCC_MSIRANGE_11)
  {
    msiRange = LL_RCC_MSIRANGE_11;
  }
  return msiRange;
}
 8000958:	28b0      	cmp	r0, #176	; 0xb0
 800095a:	bf28      	it	cs
 800095c:	20b0      	movcs	r0, #176	; 0xb0
 800095e:	4770      	bx	lr

08000960 <LL_RCC_MSI_SetCalibTrimming>:
  * @param  Value Between Min_Data = 0 and Max_Data = 255
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_SetCalibTrimming(uint32_t Value)
{
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8000960:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8000964:	6853      	ldr	r3, [r2, #4]
 8000966:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800096a:	ea43 2000 	orr.w	r0, r3, r0, lsl #8
 800096e:	6050      	str	r0, [r2, #4]
 8000970:	4770      	bx	lr

08000972 <LL_RCC_PLL_IsReady>:
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8000972:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000976:	6818      	ldr	r0, [r3, #0]
}
 8000978:	f3c0 6040 	ubfx	r0, r0, #25, #1
 800097c:	4770      	bx	lr
	...

08000980 <RCC_SetFlashLatencyFromMSIRange>:

  /* Check the parameters */
  assert_param(IS_RCC_MSI_CLOCK_RANGE(MSI_Range));
  
  /* MSI frequency range in Hz */
  if(MSI_Range > RCC_MSIRANGE_11)
 8000980:	28b0      	cmp	r0, #176	; 0xb0
 8000982:	4b32      	ldr	r3, [pc, #200]	; (8000a4c <RCC_SetFlashLatencyFromMSIRange+0xcc>)
  else
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(MSI_Range);
  }
  
  flash_clksrcfreq = __LL_RCC_CALC_HCLK4_FREQ(msifreq, LL_RCC_GetAHB4Prescaler());
 8000984:	4a32      	ldr	r2, [pc, #200]	; (8000a50 <RCC_SetFlashLatencyFromMSIRange+0xd0>)
    msifreq = __LL_RCC_CALC_MSI_FREQ(MSI_Range);
 8000986:	bf98      	it	ls
 8000988:	0900      	lsrls	r0, r0, #4
{
 800098a:	b5f0      	push	{r4, r5, r6, r7, lr}
    msifreq = __LL_RCC_CALC_MSI_FREQ(RCC_MSIRANGE_11);
 800098c:	bf8c      	ite	hi
 800098e:	6add      	ldrhi	r5, [r3, #44]	; 0x2c
    msifreq = __LL_RCC_CALC_MSI_FREQ(MSI_Range);
 8000990:	f853 5020 	ldrls.w	r5, [r3, r0, lsl #2]
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range1 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS1[] = {18UL, 36UL, 54UL, 64UL};
 8000994:	4c2f      	ldr	r4, [pc, #188]	; (8000a54 <RCC_SetFlashLatencyFromMSIRange+0xd4>)
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 8000996:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
{
 800099a:	b08d      	sub	sp, #52	; 0x34
 800099c:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
  flash_clksrcfreq = __LL_RCC_CALC_HCLK4_FREQ(msifreq, LL_RCC_GetAHB4Prescaler());
 80009a0:	f003 030f 	and.w	r3, r3, #15
  const uint32_t FLASH_CLK_SRC_RANGE_VOS1[] = {18UL, 36UL, 54UL, 64UL};
 80009a4:	ae04      	add	r6, sp, #16
  flash_clksrcfreq = __LL_RCC_CALC_HCLK4_FREQ(msifreq, LL_RCC_GetAHB4Prescaler());
 80009a6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80009aa:	fbb5 f5f3 	udiv	r5, r5, r3
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 80009ae:	4b2a      	ldr	r3, [pc, #168]	; (8000a58 <RCC_SetFlashLatencyFromMSIRange+0xd8>)
 80009b0:	fbb5 f5f3 	udiv	r5, r5, r3
 80009b4:	f7ff ffa2 	bl	80008fc <HAL_PWREx_GetVoltageRange>
 80009b8:	4607      	mov	r7, r0
  const uint32_t FLASH_CLK_SRC_RANGE_VOS1[] = {18UL, 36UL, 54UL, 64UL};
 80009ba:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80009be:	e886 000f 	stmia.w	r6, {r0, r1, r2, r3}
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range2 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS2[] = {6UL, 12UL, 16UL};
 80009c2:	f104 0210 	add.w	r2, r4, #16
 80009c6:	ca07      	ldmia	r2, {r0, r1, r2}
 80009c8:	ab01      	add	r3, sp, #4
  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2, FLASH_LATENCY_3};
 80009ca:	341c      	adds	r4, #28
  const uint32_t FLASH_CLK_SRC_RANGE_VOS2[] = {6UL, 12UL, 16UL};
 80009cc:	e883 0007 	stmia.w	r3, {r0, r1, r2}
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2, FLASH_LATENCY_3};
 80009d0:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
  uint32_t tickstart;

  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 80009d4:	f5b7 7f00 	cmp.w	r7, #512	; 0x200
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2, FLASH_LATENCY_3};
 80009d8:	ac0c      	add	r4, sp, #48	; 0x30
 80009da:	e904 000f 	stmdb	r4, {r0, r1, r2, r3}
  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 80009de:	d11f      	bne.n	8000a20 <RCC_SetFlashLatencyFromMSIRange+0xa0>
 80009e0:	2300      	movs	r3, #0
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 80009e2:	f856 2023 	ldr.w	r2, [r6, r3, lsl #2]
 80009e6:	4295      	cmp	r5, r2
 80009e8:	d815      	bhi.n	8000a16 <RCC_SetFlashLatencyFromMSIRange+0x96>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
      {
        latency = FLASH_LATENCY_RANGE[index];
 80009ea:	aa0c      	add	r2, sp, #48	; 0x30
 80009ec:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80009f0:	f853 4c10 	ldr.w	r4, [r3, #-16]
        break;
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80009f4:	4d19      	ldr	r5, [pc, #100]	; (8000a5c <RCC_SetFlashLatencyFromMSIRange+0xdc>)
 80009f6:	682b      	ldr	r3, [r5, #0]
 80009f8:	f023 0307 	bic.w	r3, r3, #7
 80009fc:	4323      	orrs	r3, r4
 80009fe:	602b      	str	r3, [r5, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8000a00:	f7ff fdde 	bl	80005c0 <HAL_GetTick>
 8000a04:	4606      	mov	r6, r0

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8000a06:	682b      	ldr	r3, [r5, #0]
 8000a08:	f003 0307 	and.w	r3, r3, #7
 8000a0c:	429c      	cmp	r4, r3
 8000a0e:	d116      	bne.n	8000a3e <RCC_SetFlashLatencyFromMSIRange+0xbe>
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
    {
      return HAL_TIMEOUT;
    }
  }
  return HAL_OK;
 8000a10:	2000      	movs	r0, #0
}
 8000a12:	b00d      	add	sp, #52	; 0x34
 8000a14:	bdf0      	pop	{r4, r5, r6, r7, pc}
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8000a16:	3301      	adds	r3, #1
 8000a18:	2b04      	cmp	r3, #4
 8000a1a:	d1e2      	bne.n	80009e2 <RCC_SetFlashLatencyFromMSIRange+0x62>
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 8000a1c:	2400      	movs	r4, #0
 8000a1e:	e7e9      	b.n	80009f4 <RCC_SetFlashLatencyFromMSIRange+0x74>
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 8000a20:	9b01      	ldr	r3, [sp, #4]
 8000a22:	429d      	cmp	r5, r3
 8000a24:	d907      	bls.n	8000a36 <RCC_SetFlashLatencyFromMSIRange+0xb6>
 8000a26:	9b02      	ldr	r3, [sp, #8]
 8000a28:	429d      	cmp	r5, r3
 8000a2a:	d906      	bls.n	8000a3a <RCC_SetFlashLatencyFromMSIRange+0xba>
 8000a2c:	9b03      	ldr	r3, [sp, #12]
 8000a2e:	429d      	cmp	r5, r3
 8000a30:	d8f4      	bhi.n	8000a1c <RCC_SetFlashLatencyFromMSIRange+0x9c>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8000a32:	2302      	movs	r3, #2
 8000a34:	e7d9      	b.n	80009ea <RCC_SetFlashLatencyFromMSIRange+0x6a>
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 8000a36:	2300      	movs	r3, #0
 8000a38:	e7d7      	b.n	80009ea <RCC_SetFlashLatencyFromMSIRange+0x6a>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8000a3a:	2301      	movs	r3, #1
 8000a3c:	e7d5      	b.n	80009ea <RCC_SetFlashLatencyFromMSIRange+0x6a>
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8000a3e:	f7ff fdbf 	bl	80005c0 <HAL_GetTick>
 8000a42:	1b80      	subs	r0, r0, r6
 8000a44:	2802      	cmp	r0, #2
 8000a46:	d9de      	bls.n	8000a06 <RCC_SetFlashLatencyFromMSIRange+0x86>
      return HAL_TIMEOUT;
 8000a48:	2003      	movs	r0, #3
 8000a4a:	e7e2      	b.n	8000a12 <RCC_SetFlashLatencyFromMSIRange+0x92>
 8000a4c:	0800397c 	.word	0x0800397c
 8000a50:	0800391c 	.word	0x0800391c
 8000a54:	080038e4 	.word	0x080038e4
 8000a58:	000f4240 	.word	0x000f4240
 8000a5c:	58004000 	.word	0x58004000

08000a60 <HAL_RCC_OscConfig>:
{
 8000a60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(RCC_OscInitStruct == NULL)
 8000a62:	4604      	mov	r4, r0
 8000a64:	b908      	cbnz	r0, 8000a6a <HAL_RCC_OscConfig+0xa>
        return HAL_ERROR;
 8000a66:	2001      	movs	r0, #1
 8000a68:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8000a6a:	6803      	ldr	r3, [r0, #0]
 8000a6c:	069d      	lsls	r5, r3, #26
 8000a6e:	d529      	bpl.n	8000ac4 <HAL_RCC_OscConfig+0x64>
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8000a70:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8000a74:	6893      	ldr	r3, [r2, #8]
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8000a76:	68d2      	ldr	r2, [r2, #12]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8000a78:	f013 030c 	ands.w	r3, r3, #12
 8000a7c:	d005      	beq.n	8000a8a <HAL_RCC_OscConfig+0x2a>
 8000a7e:	2b0c      	cmp	r3, #12
 8000a80:	d145      	bne.n	8000b0e <HAL_RCC_OscConfig+0xae>
 8000a82:	f002 0303 	and.w	r3, r2, #3
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_MSI)))
 8000a86:	2b01      	cmp	r3, #1
 8000a88:	d141      	bne.n	8000b0e <HAL_RCC_OscConfig+0xae>
      if ((LL_RCC_MSI_IsReady() != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000a8a:	f7ff ff52 	bl	8000932 <LL_RCC_MSI_IsReady>
 8000a8e:	b110      	cbz	r0, 8000a96 <HAL_RCC_OscConfig+0x36>
 8000a90:	69e3      	ldr	r3, [r4, #28]
 8000a92:	2b00      	cmp	r3, #0
 8000a94:	d0e7      	beq.n	8000a66 <HAL_RCC_OscConfig+0x6>
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8000a96:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8000a98:	f7ff ff59 	bl	800094e <LL_RCC_MSI_GetRange>
 8000a9c:	4282      	cmp	r2, r0
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000a9e:	6a60      	ldr	r0, [r4, #36]	; 0x24
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8000aa0:	d92a      	bls.n	8000af8 <HAL_RCC_OscConfig+0x98>
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000aa2:	f7ff ff6d 	bl	8000980 <RCC_SetFlashLatencyFromMSIRange>
 8000aa6:	2800      	cmp	r0, #0
 8000aa8:	d1dd      	bne.n	8000a66 <HAL_RCC_OscConfig+0x6>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000aaa:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8000aac:	f7ff ff47 	bl	800093e <LL_RCC_MSI_SetRange>
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000ab0:	6a20      	ldr	r0, [r4, #32]
 8000ab2:	f7ff ff55 	bl	8000960 <LL_RCC_MSI_SetCalibTrimming>
        SystemCoreClockUpdate();  
 8000ab6:	f001 ff65 	bl	8002984 <SystemCoreClockUpdate>
        if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000aba:	2000      	movs	r0, #0
 8000abc:	f7ff fd38 	bl	8000530 <HAL_InitTick>
 8000ac0:	2800      	cmp	r0, #0
 8000ac2:	d1d0      	bne.n	8000a66 <HAL_RCC_OscConfig+0x6>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000ac4:	6823      	ldr	r3, [r4, #0]
 8000ac6:	07d8      	lsls	r0, r3, #31
 8000ac8:	d44e      	bmi.n	8000b68 <HAL_RCC_OscConfig+0x108>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000aca:	6823      	ldr	r3, [r4, #0]
 8000acc:	0799      	lsls	r1, r3, #30
 8000ace:	f100 8098 	bmi.w	8000c02 <HAL_RCC_OscConfig+0x1a2>
  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 8000ad2:	6823      	ldr	r3, [r4, #0]
 8000ad4:	f013 0f18 	tst.w	r3, #24
 8000ad8:	f040 80d9 	bne.w	8000c8e <HAL_RCC_OscConfig+0x22e>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000adc:	6823      	ldr	r3, [r4, #0]
 8000ade:	075a      	lsls	r2, r3, #29
 8000ae0:	f100 8165 	bmi.w	8000dae <HAL_RCC_OscConfig+0x34e>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8000ae4:	6823      	ldr	r3, [r4, #0]
 8000ae6:	065a      	lsls	r2, r3, #25
 8000ae8:	f100 81b7 	bmi.w	8000e5a <HAL_RCC_OscConfig+0x3fa>
  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8000aec:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8000aee:	2900      	cmp	r1, #0
 8000af0:	f040 81df 	bne.w	8000eb2 <HAL_RCC_OscConfig+0x452>
  return HAL_OK;
 8000af4:	2000      	movs	r0, #0
 8000af6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000af8:	f7ff ff21 	bl	800093e <LL_RCC_MSI_SetRange>
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000afc:	6a20      	ldr	r0, [r4, #32]
 8000afe:	f7ff ff2f 	bl	8000960 <LL_RCC_MSI_SetCalibTrimming>
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000b02:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8000b04:	f7ff ff3c 	bl	8000980 <RCC_SetFlashLatencyFromMSIRange>
 8000b08:	2800      	cmp	r0, #0
 8000b0a:	d0d4      	beq.n	8000ab6 <HAL_RCC_OscConfig+0x56>
 8000b0c:	e7ab      	b.n	8000a66 <HAL_RCC_OscConfig+0x6>
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8000b0e:	69e2      	ldr	r2, [r4, #28]
 8000b10:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000b14:	b1ba      	cbz	r2, 8000b46 <HAL_RCC_OscConfig+0xe6>
  SET_BIT(RCC->CR, RCC_CR_MSION);
 8000b16:	681a      	ldr	r2, [r3, #0]
 8000b18:	f042 0201 	orr.w	r2, r2, #1
 8000b1c:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000b1e:	f7ff fd4f 	bl	80005c0 <HAL_GetTick>
 8000b22:	4605      	mov	r5, r0
        while (LL_RCC_MSI_IsReady() == 0U)
 8000b24:	f7ff ff05 	bl	8000932 <LL_RCC_MSI_IsReady>
 8000b28:	b130      	cbz	r0, 8000b38 <HAL_RCC_OscConfig+0xd8>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000b2a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8000b2c:	f7ff ff07 	bl	800093e <LL_RCC_MSI_SetRange>
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000b30:	6a20      	ldr	r0, [r4, #32]
 8000b32:	f7ff ff15 	bl	8000960 <LL_RCC_MSI_SetCalibTrimming>
 8000b36:	e7c5      	b.n	8000ac4 <HAL_RCC_OscConfig+0x64>
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000b38:	f7ff fd42 	bl	80005c0 <HAL_GetTick>
 8000b3c:	1b40      	subs	r0, r0, r5
 8000b3e:	2802      	cmp	r0, #2
 8000b40:	d9f0      	bls.n	8000b24 <HAL_RCC_OscConfig+0xc4>
            return HAL_TIMEOUT;
 8000b42:	2003      	movs	r0, #3
 8000b44:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 8000b46:	681a      	ldr	r2, [r3, #0]
 8000b48:	f022 0201 	bic.w	r2, r2, #1
 8000b4c:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000b4e:	f7ff fd37 	bl	80005c0 <HAL_GetTick>
 8000b52:	4605      	mov	r5, r0
        while (LL_RCC_MSI_IsReady() != 0U)
 8000b54:	f7ff feed 	bl	8000932 <LL_RCC_MSI_IsReady>
 8000b58:	2800      	cmp	r0, #0
 8000b5a:	d0b3      	beq.n	8000ac4 <HAL_RCC_OscConfig+0x64>
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000b5c:	f7ff fd30 	bl	80005c0 <HAL_GetTick>
 8000b60:	1b40      	subs	r0, r0, r5
 8000b62:	2802      	cmp	r0, #2
 8000b64:	d9f6      	bls.n	8000b54 <HAL_RCC_OscConfig+0xf4>
 8000b66:	e7ec      	b.n	8000b42 <HAL_RCC_OscConfig+0xe2>
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8000b68:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8000b6c:	6893      	ldr	r3, [r2, #8]
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8000b6e:	68d2      	ldr	r2, [r2, #12]
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8000b70:	f003 030c 	and.w	r3, r3, #12
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8000b74:	2b08      	cmp	r3, #8
 8000b76:	d005      	beq.n	8000b84 <HAL_RCC_OscConfig+0x124>
 8000b78:	2b0c      	cmp	r3, #12
 8000b7a:	d10b      	bne.n	8000b94 <HAL_RCC_OscConfig+0x134>
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8000b7c:	f002 0303 	and.w	r3, r2, #3
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSE)))
 8000b80:	2b03      	cmp	r3, #3
 8000b82:	d107      	bne.n	8000b94 <HAL_RCC_OscConfig+0x134>
      if ((LL_RCC_HSE_IsReady() != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000b84:	f7ff fec2 	bl	800090c <LL_RCC_HSE_IsReady>
 8000b88:	2800      	cmp	r0, #0
 8000b8a:	d09e      	beq.n	8000aca <HAL_RCC_OscConfig+0x6a>
 8000b8c:	6863      	ldr	r3, [r4, #4]
 8000b8e:	2b00      	cmp	r3, #0
 8000b90:	d19b      	bne.n	8000aca <HAL_RCC_OscConfig+0x6a>
 8000b92:	e768      	b.n	8000a66 <HAL_RCC_OscConfig+0x6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000b94:	6862      	ldr	r2, [r4, #4]
 8000b96:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8000b9a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000b9e:	d110      	bne.n	8000bc2 <HAL_RCC_OscConfig+0x162>
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8000ba0:	681a      	ldr	r2, [r3, #0]
 8000ba2:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8000ba6:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000ba8:	f7ff fd0a 	bl	80005c0 <HAL_GetTick>
 8000bac:	4605      	mov	r5, r0
        while (LL_RCC_HSE_IsReady() == 0U)
 8000bae:	f7ff fead 	bl	800090c <LL_RCC_HSE_IsReady>
 8000bb2:	2800      	cmp	r0, #0
 8000bb4:	d189      	bne.n	8000aca <HAL_RCC_OscConfig+0x6a>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000bb6:	f7ff fd03 	bl	80005c0 <HAL_GetTick>
 8000bba:	1b40      	subs	r0, r0, r5
 8000bbc:	2864      	cmp	r0, #100	; 0x64
 8000bbe:	d9f6      	bls.n	8000bae <HAL_RCC_OscConfig+0x14e>
 8000bc0:	e7bf      	b.n	8000b42 <HAL_RCC_OscConfig+0xe2>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000bc2:	f5b2 2fa0 	cmp.w	r2, #327680	; 0x50000
 8000bc6:	d104      	bne.n	8000bd2 <HAL_RCC_OscConfig+0x172>
  SET_BIT(RCC->CR, RCC_CR_HSEBYP);
 8000bc8:	681a      	ldr	r2, [r3, #0]
 8000bca:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8000bce:	601a      	str	r2, [r3, #0]
 8000bd0:	e7e6      	b.n	8000ba0 <HAL_RCC_OscConfig+0x140>
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 8000bd2:	6819      	ldr	r1, [r3, #0]
 8000bd4:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
 8000bd8:	6019      	str	r1, [r3, #0]
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP);
 8000bda:	6819      	ldr	r1, [r3, #0]
 8000bdc:	f421 2180 	bic.w	r1, r1, #262144	; 0x40000
 8000be0:	6019      	str	r1, [r3, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000be2:	2a00      	cmp	r2, #0
 8000be4:	d1e0      	bne.n	8000ba8 <HAL_RCC_OscConfig+0x148>
        tickstart = HAL_GetTick();
 8000be6:	f7ff fceb 	bl	80005c0 <HAL_GetTick>
 8000bea:	4605      	mov	r5, r0
        while (LL_RCC_HSE_IsReady() != 0U)
 8000bec:	f7ff fe8e 	bl	800090c <LL_RCC_HSE_IsReady>
 8000bf0:	2800      	cmp	r0, #0
 8000bf2:	f43f af6a 	beq.w	8000aca <HAL_RCC_OscConfig+0x6a>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000bf6:	f7ff fce3 	bl	80005c0 <HAL_GetTick>
 8000bfa:	1b40      	subs	r0, r0, r5
 8000bfc:	2864      	cmp	r0, #100	; 0x64
 8000bfe:	d9f5      	bls.n	8000bec <HAL_RCC_OscConfig+0x18c>
 8000c00:	e79f      	b.n	8000b42 <HAL_RCC_OscConfig+0xe2>
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8000c02:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8000c06:	6893      	ldr	r3, [r2, #8]
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8000c08:	68d2      	ldr	r2, [r2, #12]
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8000c0a:	f003 030c 	and.w	r3, r3, #12
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8000c0e:	2b04      	cmp	r3, #4
 8000c10:	d005      	beq.n	8000c1e <HAL_RCC_OscConfig+0x1be>
 8000c12:	2b0c      	cmp	r3, #12
 8000c14:	d114      	bne.n	8000c40 <HAL_RCC_OscConfig+0x1e0>
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8000c16:	f002 0303 	and.w	r3, r2, #3
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSI)))
 8000c1a:	2b02      	cmp	r3, #2
 8000c1c:	d110      	bne.n	8000c40 <HAL_RCC_OscConfig+0x1e0>
      if ((LL_RCC_HSI_IsReady() != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000c1e:	f7ff fe7b 	bl	8000918 <LL_RCC_HSI_IsReady>
 8000c22:	b118      	cbz	r0, 8000c2c <HAL_RCC_OscConfig+0x1cc>
 8000c24:	68e3      	ldr	r3, [r4, #12]
 8000c26:	2b00      	cmp	r3, #0
 8000c28:	f43f af1d 	beq.w	8000a66 <HAL_RCC_OscConfig+0x6>
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8000c2c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8000c30:	6921      	ldr	r1, [r4, #16]
 8000c32:	6853      	ldr	r3, [r2, #4]
 8000c34:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8000c38:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8000c3c:	6053      	str	r3, [r2, #4]
 8000c3e:	e748      	b.n	8000ad2 <HAL_RCC_OscConfig+0x72>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000c40:	68e2      	ldr	r2, [r4, #12]
 8000c42:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000c46:	b182      	cbz	r2, 8000c6a <HAL_RCC_OscConfig+0x20a>
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8000c48:	681a      	ldr	r2, [r3, #0]
 8000c4a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000c4e:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000c50:	f7ff fcb6 	bl	80005c0 <HAL_GetTick>
 8000c54:	4605      	mov	r5, r0
        while (LL_RCC_HSI_IsReady() == 0U)
 8000c56:	f7ff fe5f 	bl	8000918 <LL_RCC_HSI_IsReady>
 8000c5a:	2800      	cmp	r0, #0
 8000c5c:	d1e6      	bne.n	8000c2c <HAL_RCC_OscConfig+0x1cc>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000c5e:	f7ff fcaf 	bl	80005c0 <HAL_GetTick>
 8000c62:	1b40      	subs	r0, r0, r5
 8000c64:	2802      	cmp	r0, #2
 8000c66:	d9f6      	bls.n	8000c56 <HAL_RCC_OscConfig+0x1f6>
 8000c68:	e76b      	b.n	8000b42 <HAL_RCC_OscConfig+0xe2>
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 8000c6a:	681a      	ldr	r2, [r3, #0]
 8000c6c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8000c70:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000c72:	f7ff fca5 	bl	80005c0 <HAL_GetTick>
 8000c76:	4605      	mov	r5, r0
        while (LL_RCC_HSI_IsReady() != 0U)
 8000c78:	f7ff fe4e 	bl	8000918 <LL_RCC_HSI_IsReady>
 8000c7c:	2800      	cmp	r0, #0
 8000c7e:	f43f af28 	beq.w	8000ad2 <HAL_RCC_OscConfig+0x72>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000c82:	f7ff fc9d 	bl	80005c0 <HAL_GetTick>
 8000c86:	1b40      	subs	r0, r0, r5
 8000c88:	2802      	cmp	r0, #2
 8000c8a:	d9f5      	bls.n	8000c78 <HAL_RCC_OscConfig+0x218>
 8000c8c:	e759      	b.n	8000b42 <HAL_RCC_OscConfig+0xe2>
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000c8e:	6962      	ldr	r2, [r4, #20]
 8000c90:	f04f 45b0 	mov.w	r5, #1476395008	; 0x58000000
 8000c94:	2a00      	cmp	r2, #0
 8000c96:	d06b      	beq.n	8000d70 <HAL_RCC_OscConfig+0x310>
      if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2)
 8000c98:	06db      	lsls	r3, r3, #27
 8000c9a:	d543      	bpl.n	8000d24 <HAL_RCC_OscConfig+0x2c4>
        if (LL_RCC_LSI1_IsReady() == 0U)
 8000c9c:	f7ff fe42 	bl	8000924 <LL_RCC_LSI1_IsReady>
 8000ca0:	b310      	cbz	r0, 8000ce8 <HAL_RCC_OscConfig+0x288>
  SET_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8000ca2:	f04f 45b0 	mov.w	r5, #1476395008	; 0x58000000
 8000ca6:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 8000caa:	f043 0304 	orr.w	r3, r3, #4
 8000cae:	f8c5 3094 	str.w	r3, [r5, #148]	; 0x94
        tickstart = HAL_GetTick();
 8000cb2:	f7ff fc85 	bl	80005c0 <HAL_GetTick>
 8000cb6:	4606      	mov	r6, r0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 8000cb8:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 8000cbc:	071f      	lsls	r7, r3, #28
 8000cbe:	f140 8178 	bpl.w	8000fb2 <HAL_RCC_OscConfig+0x552>
  MODIFY_REG(RCC->CSR, RCC_CSR_LSI2TRIM, Value << RCC_CSR_LSI2TRIM_Pos);
 8000cc2:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 8000cc6:	69a2      	ldr	r2, [r4, #24]
 8000cc8:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8000ccc:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8000cd0:	f8c5 3094 	str.w	r3, [r5, #148]	; 0x94
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8000cd4:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 8000cd8:	f023 0301 	bic.w	r3, r3, #1
 8000cdc:	f8c5 3094 	str.w	r3, [r5, #148]	; 0x94
        tickstart = HAL_GetTick();
 8000ce0:	f7ff fc6e 	bl	80005c0 <HAL_GetTick>
 8000ce4:	4605      	mov	r5, r0
        while (LL_RCC_LSI1_IsReady() != 0U)
 8000ce6:	e018      	b.n	8000d1a <HAL_RCC_OscConfig+0x2ba>
  SET_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8000ce8:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 8000cec:	f043 0301 	orr.w	r3, r3, #1
 8000cf0:	f8c5 3094 	str.w	r3, [r5, #148]	; 0x94
          tickstart = HAL_GetTick();
 8000cf4:	f7ff fc64 	bl	80005c0 <HAL_GetTick>
 8000cf8:	4605      	mov	r5, r0
          while(LL_RCC_LSI1_IsReady() == 0U)
 8000cfa:	f7ff fe13 	bl	8000924 <LL_RCC_LSI1_IsReady>
 8000cfe:	2800      	cmp	r0, #0
 8000d00:	d1cf      	bne.n	8000ca2 <HAL_RCC_OscConfig+0x242>
            if((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8000d02:	f7ff fc5d 	bl	80005c0 <HAL_GetTick>
 8000d06:	1b40      	subs	r0, r0, r5
 8000d08:	2802      	cmp	r0, #2
 8000d0a:	d9f6      	bls.n	8000cfa <HAL_RCC_OscConfig+0x29a>
 8000d0c:	e719      	b.n	8000b42 <HAL_RCC_OscConfig+0xe2>
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8000d0e:	f7ff fc57 	bl	80005c0 <HAL_GetTick>
 8000d12:	1b40      	subs	r0, r0, r5
 8000d14:	2802      	cmp	r0, #2
 8000d16:	f63f af14 	bhi.w	8000b42 <HAL_RCC_OscConfig+0xe2>
        while (LL_RCC_LSI1_IsReady() != 0U)
 8000d1a:	f7ff fe03 	bl	8000924 <LL_RCC_LSI1_IsReady>
 8000d1e:	2800      	cmp	r0, #0
 8000d20:	d1f5      	bne.n	8000d0e <HAL_RCC_OscConfig+0x2ae>
 8000d22:	e6db      	b.n	8000adc <HAL_RCC_OscConfig+0x7c>
 8000d24:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 8000d28:	f043 0301 	orr.w	r3, r3, #1
 8000d2c:	f8c5 3094 	str.w	r3, [r5, #148]	; 0x94
        tickstart = HAL_GetTick();
 8000d30:	f7ff fc46 	bl	80005c0 <HAL_GetTick>
 8000d34:	4606      	mov	r6, r0
        while (LL_RCC_LSI1_IsReady() == 0U)
 8000d36:	f7ff fdf5 	bl	8000924 <LL_RCC_LSI1_IsReady>
 8000d3a:	b198      	cbz	r0, 8000d64 <HAL_RCC_OscConfig+0x304>
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8000d3c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 8000d40:	461d      	mov	r5, r3
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8000d42:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 8000d46:	f022 0204 	bic.w	r2, r2, #4
 8000d4a:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 8000d4e:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 8000d52:	0718      	lsls	r0, r3, #28
 8000d54:	f57f aec2 	bpl.w	8000adc <HAL_RCC_OscConfig+0x7c>
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8000d58:	f7ff fc32 	bl	80005c0 <HAL_GetTick>
 8000d5c:	1b80      	subs	r0, r0, r6
 8000d5e:	2803      	cmp	r0, #3
 8000d60:	d9f5      	bls.n	8000d4e <HAL_RCC_OscConfig+0x2ee>
 8000d62:	e6ee      	b.n	8000b42 <HAL_RCC_OscConfig+0xe2>
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8000d64:	f7ff fc2c 	bl	80005c0 <HAL_GetTick>
 8000d68:	1b80      	subs	r0, r0, r6
 8000d6a:	2802      	cmp	r0, #2
 8000d6c:	d9e3      	bls.n	8000d36 <HAL_RCC_OscConfig+0x2d6>
 8000d6e:	e6e8      	b.n	8000b42 <HAL_RCC_OscConfig+0xe2>
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8000d70:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 8000d74:	f023 0304 	bic.w	r3, r3, #4
 8000d78:	f8c5 3094 	str.w	r3, [r5, #148]	; 0x94
      tickstart = HAL_GetTick();
 8000d7c:	f7ff fc20 	bl	80005c0 <HAL_GetTick>
 8000d80:	4606      	mov	r6, r0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 8000d82:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 8000d86:	0719      	lsls	r1, r3, #28
 8000d88:	f140 811a 	bpl.w	8000fc0 <HAL_RCC_OscConfig+0x560>
        if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8000d8c:	f7ff fc18 	bl	80005c0 <HAL_GetTick>
 8000d90:	1b80      	subs	r0, r0, r6
 8000d92:	2803      	cmp	r0, #3
 8000d94:	d9f5      	bls.n	8000d82 <HAL_RCC_OscConfig+0x322>
 8000d96:	e6d4      	b.n	8000b42 <HAL_RCC_OscConfig+0xe2>
        if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8000d98:	f7ff fc12 	bl	80005c0 <HAL_GetTick>
 8000d9c:	1b40      	subs	r0, r0, r5
 8000d9e:	2802      	cmp	r0, #2
 8000da0:	f63f aecf 	bhi.w	8000b42 <HAL_RCC_OscConfig+0xe2>
      while (LL_RCC_LSI1_IsReady() != 0U)
 8000da4:	f7ff fdbe 	bl	8000924 <LL_RCC_LSI1_IsReady>
 8000da8:	2800      	cmp	r0, #0
 8000daa:	d1f5      	bne.n	8000d98 <HAL_RCC_OscConfig+0x338>
 8000dac:	e696      	b.n	8000adc <HAL_RCC_OscConfig+0x7c>
    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000dae:	4d89      	ldr	r5, [pc, #548]	; (8000fd4 <HAL_RCC_OscConfig+0x574>)
 8000db0:	682b      	ldr	r3, [r5, #0]
 8000db2:	05db      	lsls	r3, r3, #23
 8000db4:	d51c      	bpl.n	8000df0 <HAL_RCC_OscConfig+0x390>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000db6:	68a3      	ldr	r3, [r4, #8]
 8000db8:	2b01      	cmp	r3, #1
 8000dba:	f04f 45b0 	mov.w	r5, #1476395008	; 0x58000000
 8000dbe:	d125      	bne.n	8000e0c <HAL_RCC_OscConfig+0x3ac>
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8000dc0:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
 8000dc4:	f043 0301 	orr.w	r3, r3, #1
 8000dc8:	f8c5 3090 	str.w	r3, [r5, #144]	; 0x90
      tickstart = HAL_GetTick();
 8000dcc:	f7ff fbf8 	bl	80005c0 <HAL_GetTick>
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8000dd0:	f04f 47b0 	mov.w	r7, #1476395008	; 0x58000000
 8000dd4:	4606      	mov	r6, r0
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000dd6:	f241 3588 	movw	r5, #5000	; 0x1388
 8000dda:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8000dde:	0798      	lsls	r0, r3, #30
 8000de0:	f53f ae80 	bmi.w	8000ae4 <HAL_RCC_OscConfig+0x84>
 8000de4:	f7ff fbec 	bl	80005c0 <HAL_GetTick>
 8000de8:	1b80      	subs	r0, r0, r6
 8000dea:	42a8      	cmp	r0, r5
 8000dec:	d9f5      	bls.n	8000dda <HAL_RCC_OscConfig+0x37a>
 8000dee:	e6a8      	b.n	8000b42 <HAL_RCC_OscConfig+0xe2>
      HAL_PWR_EnableBkUpAccess();
 8000df0:	f7ff fd7c 	bl	80008ec <HAL_PWR_EnableBkUpAccess>
      tickstart = HAL_GetTick();
 8000df4:	f7ff fbe4 	bl	80005c0 <HAL_GetTick>
 8000df8:	4606      	mov	r6, r0
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000dfa:	682b      	ldr	r3, [r5, #0]
 8000dfc:	05df      	lsls	r7, r3, #23
 8000dfe:	d4da      	bmi.n	8000db6 <HAL_RCC_OscConfig+0x356>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000e00:	f7ff fbde 	bl	80005c0 <HAL_GetTick>
 8000e04:	1b80      	subs	r0, r0, r6
 8000e06:	2802      	cmp	r0, #2
 8000e08:	d9f7      	bls.n	8000dfa <HAL_RCC_OscConfig+0x39a>
 8000e0a:	e69a      	b.n	8000b42 <HAL_RCC_OscConfig+0xe2>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000e0c:	2b05      	cmp	r3, #5
 8000e0e:	d106      	bne.n	8000e1e <HAL_RCC_OscConfig+0x3be>
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8000e10:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
 8000e14:	f043 0304 	orr.w	r3, r3, #4
 8000e18:	f8c5 3090 	str.w	r3, [r5, #144]	; 0x90
 8000e1c:	e7d0      	b.n	8000dc0 <HAL_RCC_OscConfig+0x360>
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8000e1e:	f8d5 2090 	ldr.w	r2, [r5, #144]	; 0x90
 8000e22:	f022 0201 	bic.w	r2, r2, #1
 8000e26:	f8c5 2090 	str.w	r2, [r5, #144]	; 0x90
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8000e2a:	f8d5 2090 	ldr.w	r2, [r5, #144]	; 0x90
 8000e2e:	f022 0204 	bic.w	r2, r2, #4
 8000e32:	f8c5 2090 	str.w	r2, [r5, #144]	; 0x90
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000e36:	2b00      	cmp	r3, #0
 8000e38:	d1c8      	bne.n	8000dcc <HAL_RCC_OscConfig+0x36c>
      tickstart = HAL_GetTick();
 8000e3a:	f7ff fbc1 	bl	80005c0 <HAL_GetTick>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000e3e:	f241 3688 	movw	r6, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8000e42:	4607      	mov	r7, r0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8000e44:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
 8000e48:	0799      	lsls	r1, r3, #30
 8000e4a:	f57f ae4b 	bpl.w	8000ae4 <HAL_RCC_OscConfig+0x84>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000e4e:	f7ff fbb7 	bl	80005c0 <HAL_GetTick>
 8000e52:	1bc0      	subs	r0, r0, r7
 8000e54:	42b0      	cmp	r0, r6
 8000e56:	d9f5      	bls.n	8000e44 <HAL_RCC_OscConfig+0x3e4>
 8000e58:	e673      	b.n	8000b42 <HAL_RCC_OscConfig+0xe2>
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8000e5a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000e5c:	f04f 45b0 	mov.w	r5, #1476395008	; 0x58000000
 8000e60:	b19b      	cbz	r3, 8000e8a <HAL_RCC_OscConfig+0x42a>
  SET_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 8000e62:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
 8000e66:	f043 0301 	orr.w	r3, r3, #1
 8000e6a:	f8c5 3098 	str.w	r3, [r5, #152]	; 0x98
      tickstart = HAL_GetTick();
 8000e6e:	f7ff fba7 	bl	80005c0 <HAL_GetTick>
 8000e72:	4606      	mov	r6, r0
  return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == (RCC_CRRCR_HSI48RDY)) ? 1UL : 0UL);
 8000e74:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
 8000e78:	079a      	lsls	r2, r3, #30
 8000e7a:	f53f ae37 	bmi.w	8000aec <HAL_RCC_OscConfig+0x8c>
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8000e7e:	f7ff fb9f 	bl	80005c0 <HAL_GetTick>
 8000e82:	1b80      	subs	r0, r0, r6
 8000e84:	2802      	cmp	r0, #2
 8000e86:	d9f5      	bls.n	8000e74 <HAL_RCC_OscConfig+0x414>
 8000e88:	e65b      	b.n	8000b42 <HAL_RCC_OscConfig+0xe2>
  CLEAR_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 8000e8a:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
 8000e8e:	f023 0301 	bic.w	r3, r3, #1
 8000e92:	f8c5 3098 	str.w	r3, [r5, #152]	; 0x98
      tickstart = HAL_GetTick();
 8000e96:	f7ff fb93 	bl	80005c0 <HAL_GetTick>
 8000e9a:	4606      	mov	r6, r0
  return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == (RCC_CRRCR_HSI48RDY)) ? 1UL : 0UL);
 8000e9c:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
 8000ea0:	079b      	lsls	r3, r3, #30
 8000ea2:	f57f ae23 	bpl.w	8000aec <HAL_RCC_OscConfig+0x8c>
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8000ea6:	f7ff fb8b 	bl	80005c0 <HAL_GetTick>
 8000eaa:	1b80      	subs	r0, r0, r6
 8000eac:	2802      	cmp	r0, #2
 8000eae:	d9f5      	bls.n	8000e9c <HAL_RCC_OscConfig+0x43c>
 8000eb0:	e647      	b.n	8000b42 <HAL_RCC_OscConfig+0xe2>
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8000eb2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000eb6:	689a      	ldr	r2, [r3, #8]
 8000eb8:	f002 020c 	and.w	r2, r2, #12
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000ebc:	2a0c      	cmp	r2, #12
 8000ebe:	d052      	beq.n	8000f66 <HAL_RCC_OscConfig+0x506>
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8000ec0:	681a      	ldr	r2, [r3, #0]
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8000ec2:	2902      	cmp	r1, #2
 8000ec4:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8000ec8:	601a      	str	r2, [r3, #0]
 8000eca:	d134      	bne.n	8000f36 <HAL_RCC_OscConfig+0x4d6>
        tickstart = HAL_GetTick();
 8000ecc:	f7ff fb78 	bl	80005c0 <HAL_GetTick>
 8000ed0:	4605      	mov	r5, r0
        while (LL_RCC_PLL_IsReady() != 0U)
 8000ed2:	f7ff fd4e 	bl	8000972 <LL_RCC_PLL_IsReady>
 8000ed6:	bb40      	cbnz	r0, 8000f2a <HAL_RCC_OscConfig+0x4ca>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000ed8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8000edc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8000ede:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8000ee0:	68d0      	ldr	r0, [r2, #12]
 8000ee2:	430b      	orrs	r3, r1
 8000ee4:	493c      	ldr	r1, [pc, #240]	; (8000fd8 <HAL_RCC_OscConfig+0x578>)
 8000ee6:	4001      	ands	r1, r0
 8000ee8:	430b      	orrs	r3, r1
 8000eea:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8000eec:	430b      	orrs	r3, r1
 8000eee:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8000ef0:	430b      	orrs	r3, r1
 8000ef2:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8000ef4:	430b      	orrs	r3, r1
 8000ef6:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8000ef8:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8000efc:	60d3      	str	r3, [r2, #12]
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8000efe:	6813      	ldr	r3, [r2, #0]
 8000f00:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000f04:	6013      	str	r3, [r2, #0]
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8000f06:	68d3      	ldr	r3, [r2, #12]
 8000f08:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f0c:	60d3      	str	r3, [r2, #12]
        tickstart = HAL_GetTick();
 8000f0e:	f7ff fb57 	bl	80005c0 <HAL_GetTick>
 8000f12:	4604      	mov	r4, r0
        while (LL_RCC_PLL_IsReady() == 0U)
 8000f14:	f7ff fd2d 	bl	8000972 <LL_RCC_PLL_IsReady>
 8000f18:	2800      	cmp	r0, #0
 8000f1a:	f47f adeb 	bne.w	8000af4 <HAL_RCC_OscConfig+0x94>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000f1e:	f7ff fb4f 	bl	80005c0 <HAL_GetTick>
 8000f22:	1b00      	subs	r0, r0, r4
 8000f24:	2802      	cmp	r0, #2
 8000f26:	d9f5      	bls.n	8000f14 <HAL_RCC_OscConfig+0x4b4>
 8000f28:	e60b      	b.n	8000b42 <HAL_RCC_OscConfig+0xe2>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000f2a:	f7ff fb49 	bl	80005c0 <HAL_GetTick>
 8000f2e:	1b40      	subs	r0, r0, r5
 8000f30:	2802      	cmp	r0, #2
 8000f32:	d9ce      	bls.n	8000ed2 <HAL_RCC_OscConfig+0x472>
 8000f34:	e605      	b.n	8000b42 <HAL_RCC_OscConfig+0xe2>
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PLLSOURCE_NONE);
 8000f36:	68da      	ldr	r2, [r3, #12]
 8000f38:	f022 0203 	bic.w	r2, r2, #3
 8000f3c:	60da      	str	r2, [r3, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_USBCLK | RCC_PLL_SAI1CLK);
 8000f3e:	68da      	ldr	r2, [r3, #12]
 8000f40:	f022 5288 	bic.w	r2, r2, #285212672	; 0x11000000
 8000f44:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8000f48:	60da      	str	r2, [r3, #12]
        tickstart = HAL_GetTick();
 8000f4a:	f7ff fb39 	bl	80005c0 <HAL_GetTick>
 8000f4e:	4604      	mov	r4, r0
        while (LL_RCC_PLL_IsReady() != 0U)
 8000f50:	f7ff fd0f 	bl	8000972 <LL_RCC_PLL_IsReady>
 8000f54:	2800      	cmp	r0, #0
 8000f56:	f43f adcd 	beq.w	8000af4 <HAL_RCC_OscConfig+0x94>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000f5a:	f7ff fb31 	bl	80005c0 <HAL_GetTick>
 8000f5e:	1b00      	subs	r0, r0, r4
 8000f60:	2802      	cmp	r0, #2
 8000f62:	d9f5      	bls.n	8000f50 <HAL_RCC_OscConfig+0x4f0>
 8000f64:	e5ed      	b.n	8000b42 <HAL_RCC_OscConfig+0xe2>
      uint32_t pllcfgr = RCC->PLLCFGR;
 8000f66:	68d8      	ldr	r0, [r3, #12]
      if((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000f68:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8000f6a:	f000 0203 	and.w	r2, r0, #3
 8000f6e:	429a      	cmp	r2, r3
 8000f70:	f47f ad79 	bne.w	8000a66 <HAL_RCC_OscConfig+0x6>
 8000f74:	6b62      	ldr	r2, [r4, #52]	; 0x34
         (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8000f76:	f000 0370 	and.w	r3, r0, #112	; 0x70
      if((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000f7a:	4293      	cmp	r3, r2
 8000f7c:	f47f ad73 	bne.w	8000a66 <HAL_RCC_OscConfig+0x6>
         (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8000f80:	6ba2      	ldr	r2, [r4, #56]	; 0x38
         ((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8000f82:	f3c0 2306 	ubfx	r3, r0, #8, #7
         (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8000f86:	4293      	cmp	r3, r2
 8000f88:	f47f ad6d 	bne.w	8000a66 <HAL_RCC_OscConfig+0x6>
         ((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8000f8c:	6be2      	ldr	r2, [r4, #60]	; 0x3c
         (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8000f8e:	f400 1378 	and.w	r3, r0, #4063232	; 0x3e0000
         ((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8000f92:	4293      	cmp	r3, r2
 8000f94:	f47f ad67 	bne.w	8000a66 <HAL_RCC_OscConfig+0x6>
         (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8000f98:	6c22      	ldr	r2, [r4, #64]	; 0x40
         (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8000f9a:	f000 6360 	and.w	r3, r0, #234881024	; 0xe000000
         (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8000f9e:	4293      	cmp	r3, r2
 8000fa0:	f47f ad61 	bne.w	8000a66 <HAL_RCC_OscConfig+0x6>
         (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8000fa4:	6c63      	ldr	r3, [r4, #68]	; 0x44
         (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8000fa6:	f000 4060 	and.w	r0, r0, #3758096384	; 0xe0000000
    return HAL_ERROR;
 8000faa:	1ac0      	subs	r0, r0, r3
 8000fac:	bf18      	it	ne
 8000fae:	2001      	movne	r0, #1
 8000fb0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8000fb2:	f7ff fb05 	bl	80005c0 <HAL_GetTick>
 8000fb6:	1b80      	subs	r0, r0, r6
 8000fb8:	2803      	cmp	r0, #3
 8000fba:	f67f ae7d 	bls.w	8000cb8 <HAL_RCC_OscConfig+0x258>
 8000fbe:	e5c0      	b.n	8000b42 <HAL_RCC_OscConfig+0xe2>
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8000fc0:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 8000fc4:	f023 0301 	bic.w	r3, r3, #1
 8000fc8:	f8c5 3094 	str.w	r3, [r5, #148]	; 0x94
      tickstart = HAL_GetTick();
 8000fcc:	f7ff faf8 	bl	80005c0 <HAL_GetTick>
 8000fd0:	4605      	mov	r5, r0
      while (LL_RCC_LSI1_IsReady() != 0U)
 8000fd2:	e6e7      	b.n	8000da4 <HAL_RCC_OscConfig+0x344>
 8000fd4:	58000400 	.word	0x58000400
 8000fd8:	11c1808c 	.word	0x11c1808c

08000fdc <HAL_RCC_ClockConfig>:
{
 8000fdc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000fe0:	460d      	mov	r5, r1
  if(RCC_ClkInitStruct == NULL)
 8000fe2:	4604      	mov	r4, r0
 8000fe4:	b910      	cbnz	r0, 8000fec <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8000fe6:	2001      	movs	r0, #1
 8000fe8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8000fec:	4e79      	ldr	r6, [pc, #484]	; (80011d4 <HAL_RCC_ClockConfig+0x1f8>)
 8000fee:	6833      	ldr	r3, [r6, #0]
 8000ff0:	f003 0307 	and.w	r3, r3, #7
 8000ff4:	428b      	cmp	r3, r1
 8000ff6:	d372      	bcc.n	80010de <HAL_RCC_ClockConfig+0x102>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000ff8:	6823      	ldr	r3, [r4, #0]
 8000ffa:	0799      	lsls	r1, r3, #30
 8000ffc:	d50e      	bpl.n	800101c <HAL_RCC_ClockConfig+0x40>
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8000ffe:	f04f 46b0 	mov.w	r6, #1476395008	; 0x58000000
 8001002:	68a2      	ldr	r2, [r4, #8]
 8001004:	68b3      	ldr	r3, [r6, #8]
 8001006:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800100a:	4313      	orrs	r3, r2
 800100c:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 800100e:	f7ff fad7 	bl	80005c0 <HAL_GetTick>
 8001012:	4607      	mov	r7, r0
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 8001014:	68b3      	ldr	r3, [r6, #8]
 8001016:	03db      	lsls	r3, r3, #15
 8001018:	f140 80b8 	bpl.w	800118c <HAL_RCC_ClockConfig+0x1b0>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 800101c:	6823      	ldr	r3, [r4, #0]
 800101e:	069a      	lsls	r2, r3, #26
 8001020:	d511      	bpl.n	8001046 <HAL_RCC_ClockConfig+0x6a>
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 8001022:	f04f 46b0 	mov.w	r6, #1476395008	; 0x58000000
 8001026:	6962      	ldr	r2, [r4, #20]
 8001028:	f8d6 3108 	ldr.w	r3, [r6, #264]	; 0x108
 800102c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001030:	4313      	orrs	r3, r2
 8001032:	f8c6 3108 	str.w	r3, [r6, #264]	; 0x108
    tickstart = HAL_GetTick();
 8001036:	f7ff fac3 	bl	80005c0 <HAL_GetTick>
 800103a:	4607      	mov	r7, r0
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 800103c:	f8d6 3108 	ldr.w	r3, [r6, #264]	; 0x108
 8001040:	0399      	lsls	r1, r3, #14
 8001042:	f140 80aa 	bpl.w	800119a <HAL_RCC_ClockConfig+0x1be>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK4) == RCC_CLOCKTYPE_HCLK4)
 8001046:	6823      	ldr	r3, [r4, #0]
 8001048:	0658      	lsls	r0, r3, #25
 800104a:	d512      	bpl.n	8001072 <HAL_RCC_ClockConfig+0x96>
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 800104c:	f04f 46b0 	mov.w	r6, #1476395008	; 0x58000000
 8001050:	69a2      	ldr	r2, [r4, #24]
 8001052:	f8d6 3108 	ldr.w	r3, [r6, #264]	; 0x108
 8001056:	f023 030f 	bic.w	r3, r3, #15
 800105a:	ea43 1312 	orr.w	r3, r3, r2, lsr #4
 800105e:	f8c6 3108 	str.w	r3, [r6, #264]	; 0x108
    tickstart = HAL_GetTick();
 8001062:	f7ff faad 	bl	80005c0 <HAL_GetTick>
 8001066:	4607      	mov	r7, r0
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 8001068:	f8d6 3108 	ldr.w	r3, [r6, #264]	; 0x108
 800106c:	03db      	lsls	r3, r3, #15
 800106e:	f140 809b 	bpl.w	80011a8 <HAL_RCC_ClockConfig+0x1cc>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001072:	6823      	ldr	r3, [r4, #0]
 8001074:	075a      	lsls	r2, r3, #29
 8001076:	d50e      	bpl.n	8001096 <HAL_RCC_ClockConfig+0xba>
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8001078:	f04f 46b0 	mov.w	r6, #1476395008	; 0x58000000
 800107c:	68e2      	ldr	r2, [r4, #12]
 800107e:	68b3      	ldr	r3, [r6, #8]
 8001080:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001084:	4313      	orrs	r3, r2
 8001086:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8001088:	f7ff fa9a 	bl	80005c0 <HAL_GetTick>
 800108c:	4607      	mov	r7, r0
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 800108e:	68b3      	ldr	r3, [r6, #8]
 8001090:	0399      	lsls	r1, r3, #14
 8001092:	f140 8090 	bpl.w	80011b6 <HAL_RCC_ClockConfig+0x1da>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001096:	6823      	ldr	r3, [r4, #0]
 8001098:	0718      	lsls	r0, r3, #28
 800109a:	d50f      	bpl.n	80010bc <HAL_RCC_ClockConfig+0xe0>
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 800109c:	f04f 46b0 	mov.w	r6, #1476395008	; 0x58000000
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 80010a0:	6922      	ldr	r2, [r4, #16]
 80010a2:	68b3      	ldr	r3, [r6, #8]
 80010a4:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 80010a8:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 80010ac:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 80010ae:	f7ff fa87 	bl	80005c0 <HAL_GetTick>
 80010b2:	4607      	mov	r7, r0
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 80010b4:	68b3      	ldr	r3, [r6, #8]
 80010b6:	035b      	lsls	r3, r3, #13
 80010b8:	f140 8084 	bpl.w	80011c4 <HAL_RCC_ClockConfig+0x1e8>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80010bc:	6823      	ldr	r3, [r4, #0]
 80010be:	07da      	lsls	r2, r3, #31
 80010c0:	d423      	bmi.n	800110a <HAL_RCC_ClockConfig+0x12e>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80010c2:	4c44      	ldr	r4, [pc, #272]	; (80011d4 <HAL_RCC_ClockConfig+0x1f8>)
 80010c4:	6823      	ldr	r3, [r4, #0]
 80010c6:	f003 0307 	and.w	r3, r3, #7
 80010ca:	429d      	cmp	r5, r3
 80010cc:	d34b      	bcc.n	8001166 <HAL_RCC_ClockConfig+0x18a>
  SystemCoreClockUpdate();
 80010ce:	f001 fc59 	bl	8002984 <SystemCoreClockUpdate>
  return HAL_InitTick (HAL_GetTickPrio());
 80010d2:	f7ff fa7b 	bl	80005cc <HAL_GetTickPrio>
}
 80010d6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  return HAL_InitTick (HAL_GetTickPrio());
 80010da:	f7ff ba29 	b.w	8000530 <HAL_InitTick>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80010de:	6833      	ldr	r3, [r6, #0]
 80010e0:	f023 0307 	bic.w	r3, r3, #7
 80010e4:	430b      	orrs	r3, r1
 80010e6:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 80010e8:	f7ff fa6a 	bl	80005c0 <HAL_GetTick>
 80010ec:	4607      	mov	r7, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80010ee:	6833      	ldr	r3, [r6, #0]
 80010f0:	f003 0307 	and.w	r3, r3, #7
 80010f4:	429d      	cmp	r5, r3
 80010f6:	f43f af7f 	beq.w	8000ff8 <HAL_RCC_ClockConfig+0x1c>
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 80010fa:	f7ff fa61 	bl	80005c0 <HAL_GetTick>
 80010fe:	1bc0      	subs	r0, r0, r7
 8001100:	2802      	cmp	r0, #2
 8001102:	d9f4      	bls.n	80010ee <HAL_RCC_ClockConfig+0x112>
        return HAL_TIMEOUT;
 8001104:	2003      	movs	r0, #3
 8001106:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800110a:	6863      	ldr	r3, [r4, #4]
 800110c:	2b02      	cmp	r3, #2
 800110e:	d11e      	bne.n	800114e <HAL_RCC_ClockConfig+0x172>
      if (LL_RCC_HSE_IsReady() == 0U)
 8001110:	f7ff fbfc 	bl	800090c <LL_RCC_HSE_IsReady>
      if (LL_RCC_HSI_IsReady() == 0U)
 8001114:	2800      	cmp	r0, #0
 8001116:	f43f af66 	beq.w	8000fe6 <HAL_RCC_ClockConfig+0xa>
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 800111a:	f04f 46b0 	mov.w	r6, #1476395008	; 0x58000000
 800111e:	6862      	ldr	r2, [r4, #4]
 8001120:	68b3      	ldr	r3, [r6, #8]
 8001122:	f023 0303 	bic.w	r3, r3, #3
 8001126:	4313      	orrs	r3, r2
 8001128:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 800112a:	f7ff fa49 	bl	80005c0 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800112e:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8001132:	4607      	mov	r7, r0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8001134:	68b3      	ldr	r3, [r6, #8]
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001136:	6862      	ldr	r2, [r4, #4]
 8001138:	f003 030c 	and.w	r3, r3, #12
 800113c:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8001140:	d0bf      	beq.n	80010c2 <HAL_RCC_ClockConfig+0xe6>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001142:	f7ff fa3d 	bl	80005c0 <HAL_GetTick>
 8001146:	1bc0      	subs	r0, r0, r7
 8001148:	4540      	cmp	r0, r8
 800114a:	d9f3      	bls.n	8001134 <HAL_RCC_ClockConfig+0x158>
 800114c:	e7da      	b.n	8001104 <HAL_RCC_ClockConfig+0x128>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800114e:	2b03      	cmp	r3, #3
 8001150:	d102      	bne.n	8001158 <HAL_RCC_ClockConfig+0x17c>
      if (LL_RCC_PLL_IsReady() == 0U)
 8001152:	f7ff fc0e 	bl	8000972 <LL_RCC_PLL_IsReady>
 8001156:	e7dd      	b.n	8001114 <HAL_RCC_ClockConfig+0x138>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001158:	b913      	cbnz	r3, 8001160 <HAL_RCC_ClockConfig+0x184>
      if (LL_RCC_MSI_IsReady() == 0U)
 800115a:	f7ff fbea 	bl	8000932 <LL_RCC_MSI_IsReady>
 800115e:	e7d9      	b.n	8001114 <HAL_RCC_ClockConfig+0x138>
      if (LL_RCC_HSI_IsReady() == 0U)
 8001160:	f7ff fbda 	bl	8000918 <LL_RCC_HSI_IsReady>
 8001164:	e7d6      	b.n	8001114 <HAL_RCC_ClockConfig+0x138>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001166:	6823      	ldr	r3, [r4, #0]
 8001168:	f023 0307 	bic.w	r3, r3, #7
 800116c:	432b      	orrs	r3, r5
 800116e:	6023      	str	r3, [r4, #0]
    tickstart = HAL_GetTick();
 8001170:	f7ff fa26 	bl	80005c0 <HAL_GetTick>
 8001174:	4606      	mov	r6, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001176:	6823      	ldr	r3, [r4, #0]
 8001178:	f003 0307 	and.w	r3, r3, #7
 800117c:	429d      	cmp	r5, r3
 800117e:	d0a6      	beq.n	80010ce <HAL_RCC_ClockConfig+0xf2>
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8001180:	f7ff fa1e 	bl	80005c0 <HAL_GetTick>
 8001184:	1b80      	subs	r0, r0, r6
 8001186:	2802      	cmp	r0, #2
 8001188:	d9f5      	bls.n	8001176 <HAL_RCC_ClockConfig+0x19a>
 800118a:	e7bb      	b.n	8001104 <HAL_RCC_ClockConfig+0x128>
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800118c:	f7ff fa18 	bl	80005c0 <HAL_GetTick>
 8001190:	1bc0      	subs	r0, r0, r7
 8001192:	2802      	cmp	r0, #2
 8001194:	f67f af3e 	bls.w	8001014 <HAL_RCC_ClockConfig+0x38>
 8001198:	e7b4      	b.n	8001104 <HAL_RCC_ClockConfig+0x128>
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800119a:	f7ff fa11 	bl	80005c0 <HAL_GetTick>
 800119e:	1bc0      	subs	r0, r0, r7
 80011a0:	2802      	cmp	r0, #2
 80011a2:	f67f af4b 	bls.w	800103c <HAL_RCC_ClockConfig+0x60>
 80011a6:	e7ad      	b.n	8001104 <HAL_RCC_ClockConfig+0x128>
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80011a8:	f7ff fa0a 	bl	80005c0 <HAL_GetTick>
 80011ac:	1bc0      	subs	r0, r0, r7
 80011ae:	2802      	cmp	r0, #2
 80011b0:	f67f af5a 	bls.w	8001068 <HAL_RCC_ClockConfig+0x8c>
 80011b4:	e7a6      	b.n	8001104 <HAL_RCC_ClockConfig+0x128>
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80011b6:	f7ff fa03 	bl	80005c0 <HAL_GetTick>
 80011ba:	1bc0      	subs	r0, r0, r7
 80011bc:	2802      	cmp	r0, #2
 80011be:	f67f af66 	bls.w	800108e <HAL_RCC_ClockConfig+0xb2>
 80011c2:	e79f      	b.n	8001104 <HAL_RCC_ClockConfig+0x128>
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80011c4:	f7ff f9fc 	bl	80005c0 <HAL_GetTick>
 80011c8:	1bc0      	subs	r0, r0, r7
 80011ca:	2802      	cmp	r0, #2
 80011cc:	f67f af72 	bls.w	80010b4 <HAL_RCC_ClockConfig+0xd8>
 80011d0:	e798      	b.n	8001104 <HAL_RCC_ClockConfig+0x128>
 80011d2:	bf00      	nop
 80011d4:	58004000 	.word	0x58004000

080011d8 <HAL_RCC_GetSysClockFreq>:
 80011d8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
{
 80011dc:	b508      	push	{r3, lr}
 80011de:	6893      	ldr	r3, [r2, #8]
  if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI)
 80011e0:	f013 030c 	ands.w	r3, r3, #12
 80011e4:	d107      	bne.n	80011f6 <HAL_RCC_GetSysClockFreq+0x1e>
    sysclockfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 80011e6:	f7ff fbb2 	bl	800094e <LL_RCC_MSI_GetRange>
 80011ea:	4b1f      	ldr	r3, [pc, #124]	; (8001268 <HAL_RCC_GetSysClockFreq+0x90>)
 80011ec:	f3c0 1003 	ubfx	r0, r0, #4, #4
 80011f0:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 80011f4:	bd08      	pop	{r3, pc}
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 80011f6:	2b04      	cmp	r3, #4
 80011f8:	d033      	beq.n	8001262 <HAL_RCC_GetSysClockFreq+0x8a>
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE)
 80011fa:	2b08      	cmp	r3, #8
 80011fc:	d107      	bne.n	800120e <HAL_RCC_GetSysClockFreq+0x36>
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 80011fe:	6813      	ldr	r3, [r2, #0]
       sysclockfreq = HSE_VALUE;
 8001200:	481a      	ldr	r0, [pc, #104]	; (800126c <HAL_RCC_GetSysClockFreq+0x94>)
 8001202:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8001206:	4b1a      	ldr	r3, [pc, #104]	; (8001270 <HAL_RCC_GetSysClockFreq+0x98>)
 8001208:	bf08      	it	eq
 800120a:	4618      	moveq	r0, r3
 800120c:	bd08      	pop	{r3, pc}
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 800120e:	68d3      	ldr	r3, [r2, #12]
 8001210:	f003 0303 	and.w	r3, r3, #3
    switch (pllsource)
 8001214:	2b02      	cmp	r3, #2
 8001216:	d022      	beq.n	800125e <HAL_RCC_GetSysClockFreq+0x86>
 8001218:	2b03      	cmp	r3, #3
 800121a:	d118      	bne.n	800124e <HAL_RCC_GetSysClockFreq+0x76>
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 800121c:	6813      	ldr	r3, [r2, #0]
        pllinputfreq = HSE_VALUE;
 800121e:	4814      	ldr	r0, [pc, #80]	; (8001270 <HAL_RCC_GetSysClockFreq+0x98>)
 8001220:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8001224:	4b11      	ldr	r3, [pc, #68]	; (800126c <HAL_RCC_GetSysClockFreq+0x94>)
 8001226:	bf08      	it	eq
 8001228:	4603      	moveq	r3, r0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 800122a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800122e:	68d0      	ldr	r0, [r2, #12]
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8001230:	68d1      	ldr	r1, [r2, #12]
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8001232:	68d2      	ldr	r2, [r2, #12]
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8001234:	f3c0 2006 	ubfx	r0, r0, #8, #7
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(), LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
 8001238:	4358      	muls	r0, r3
 800123a:	f3c1 1302 	ubfx	r3, r1, #4, #3
 800123e:	3301      	adds	r3, #1
 8001240:	fbb0 f0f3 	udiv	r0, r0, r3
 8001244:	0f53      	lsrs	r3, r2, #29
 8001246:	3301      	adds	r3, #1
 8001248:	fbb0 f0f3 	udiv	r0, r0, r3
 800124c:	bd08      	pop	{r3, pc}
        pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 800124e:	f7ff fb7e 	bl	800094e <LL_RCC_MSI_GetRange>
 8001252:	4b05      	ldr	r3, [pc, #20]	; (8001268 <HAL_RCC_GetSysClockFreq+0x90>)
 8001254:	f3c0 1003 	ubfx	r0, r0, #4, #4
 8001258:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 800125c:	e7e5      	b.n	800122a <HAL_RCC_GetSysClockFreq+0x52>
        pllinputfreq = HSI_VALUE;
 800125e:	4b03      	ldr	r3, [pc, #12]	; (800126c <HAL_RCC_GetSysClockFreq+0x94>)
 8001260:	e7e3      	b.n	800122a <HAL_RCC_GetSysClockFreq+0x52>
    sysclockfreq = HSI_VALUE;
 8001262:	4802      	ldr	r0, [pc, #8]	; (800126c <HAL_RCC_GetSysClockFreq+0x94>)
}
 8001264:	bd08      	pop	{r3, pc}
 8001266:	bf00      	nop
 8001268:	0800397c 	.word	0x0800397c
 800126c:	00f42400 	.word	0x00f42400
 8001270:	01e84800 	.word	0x01e84800

08001274 <HAL_RCC_GetHCLKFreq>:
{
 8001274:	b508      	push	{r3, lr}
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 8001276:	f7ff ffaf 	bl	80011d8 <HAL_RCC_GetSysClockFreq>
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 800127a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800127e:	4a04      	ldr	r2, [pc, #16]	; (8001290 <HAL_RCC_GetHCLKFreq+0x1c>)
 8001280:	689b      	ldr	r3, [r3, #8]
 8001282:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8001286:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 800128a:	fbb0 f0f3 	udiv	r0, r0, r3
 800128e:	bd08      	pop	{r3, pc}
 8001290:	0800391c 	.word	0x0800391c

08001294 <HAL_RCC_GetPCLK1Freq>:
{
 8001294:	b508      	push	{r3, lr}
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8001296:	f7ff ffed 	bl	8001274 <HAL_RCC_GetHCLKFreq>
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 800129a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800129e:	4a05      	ldr	r2, [pc, #20]	; (80012b4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80012a0:	689b      	ldr	r3, [r3, #8]
 80012a2:	f3c3 2302 	ubfx	r3, r3, #8, #3
 80012a6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80012aa:	f003 031f 	and.w	r3, r3, #31
}
 80012ae:	40d8      	lsrs	r0, r3
 80012b0:	bd08      	pop	{r3, pc}
 80012b2:	bf00      	nop
 80012b4:	0800395c 	.word	0x0800395c

080012b8 <HAL_RCC_GetPCLK2Freq>:
{
 80012b8:	b508      	push	{r3, lr}
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 80012ba:	f7ff ffdb 	bl	8001274 <HAL_RCC_GetHCLKFreq>
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 80012be:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80012c2:	4a05      	ldr	r2, [pc, #20]	; (80012d8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80012c4:	689b      	ldr	r3, [r3, #8]
 80012c6:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 80012ca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80012ce:	f003 031f 	and.w	r3, r3, #31
}
 80012d2:	40d8      	lsrs	r0, r3
 80012d4:	bd08      	pop	{r3, pc}
 80012d6:	bf00      	nop
 80012d8:	0800395c 	.word	0x0800395c

080012dc <LL_RCC_LSE_IsReady>:
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 80012dc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80012e0:	f8d3 0090 	ldr.w	r0, [r3, #144]	; 0x90
}
 80012e4:	f3c0 0040 	ubfx	r0, r0, #1, #1
 80012e8:	4770      	bx	lr

080012ea <LL_RCC_SetI2CClockSource>:
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 80012ea:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80012ee:	0902      	lsrs	r2, r0, #4
 80012f0:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 80012f4:	f402 227f 	and.w	r2, r2, #1044480	; 0xff000
 80012f8:	0100      	lsls	r0, r0, #4
 80012fa:	ea23 0302 	bic.w	r3, r3, r2
 80012fe:	f400 207f 	and.w	r0, r0, #1044480	; 0xff000
 8001302:	4318      	orrs	r0, r3
 8001304:	f8c1 0088 	str.w	r0, [r1, #136]	; 0x88
 8001308:	4770      	bx	lr

0800130a <LL_RCC_PLLSAI1_Enable>:
  SET_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 800130a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800130e:	6813      	ldr	r3, [r2, #0]
 8001310:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001314:	6013      	str	r3, [r2, #0]
 8001316:	4770      	bx	lr

08001318 <LL_RCC_PLLSAI1_Disable>:
  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 8001318:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800131c:	6813      	ldr	r3, [r2, #0]
 800131e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8001322:	6013      	str	r3, [r2, #0]
 8001324:	4770      	bx	lr

08001326 <LL_RCC_PLLSAI1_IsReady>:
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 8001326:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800132a:	6818      	ldr	r0, [r3, #0]
}
 800132c:	f3c0 60c0 	ubfx	r0, r0, #27, #1
 8001330:	4770      	bx	lr

08001332 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001332:	b5f8      	push	{r3, r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8001334:	6805      	ldr	r5, [r0, #0]
 8001336:	f015 0540 	ands.w	r5, r5, #64	; 0x40
{
 800133a:	4604      	mov	r4, r0
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800133c:	d043      	beq.n	80013c6 <HAL_RCCEx_PeriphCLKConfig+0x94>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch (PeriphClkInit->Sai1ClockSelection)
 800133e:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8001340:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001344:	d015      	beq.n	8001372 <HAL_RCCEx_PeriphCLKConfig+0x40>
 8001346:	d802      	bhi.n	800134e <HAL_RCCEx_PeriphCLKConfig+0x1c>
 8001348:	b1d3      	cbz	r3, 8001380 <HAL_RCCEx_PeriphCLKConfig+0x4e>
      case RCC_SAI1CLKSOURCE_HSI:

        break;

      default:
        ret = HAL_ERROR;
 800134a:	2501      	movs	r5, #1
 800134c:	e03b      	b.n	80013c6 <HAL_RCCEx_PeriphCLKConfig+0x94>
    switch (PeriphClkInit->Sai1ClockSelection)
 800134e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8001352:	d002      	beq.n	800135a <HAL_RCCEx_PeriphCLKConfig+0x28>
 8001354:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8001358:	d1f7      	bne.n	800134a <HAL_RCCEx_PeriphCLKConfig+0x18>
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_SAI1SEL, SAIxSource);
 800135a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800135e:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8001360:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8001364:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8001368:	430b      	orrs	r3, r1
 800136a:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
 800136e:	2500      	movs	r5, #0
 8001370:	e029      	b.n	80013c6 <HAL_RCCEx_PeriphCLKConfig+0x94>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI1CLK);
 8001372:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001376:	68d3      	ldr	r3, [r2, #12]
 8001378:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800137c:	60d3      	str	r3, [r2, #12]
        break;
 800137e:	e7ec      	b.n	800135a <HAL_RCCEx_PeriphCLKConfig+0x28>
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLP_VALUE(PLLSAI1->PLLP));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 8001380:	f7ff ffca 	bl	8001318 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8001384:	f7ff f91c 	bl	80005c0 <HAL_GetTick>
 8001388:	4605      	mov	r5, r0

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800138a:	f7ff ffcc 	bl	8001326 <LL_RCC_PLLSAI1_IsReady>
 800138e:	b9a0      	cbnz	r0, 80013ba <HAL_RCCEx_PeriphCLKConfig+0x88>
  }

  if (status == HAL_OK)
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8001390:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001394:	6861      	ldr	r1, [r4, #4]
 8001396:	6913      	ldr	r3, [r2, #16]
 8001398:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800139c:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80013a0:	6113      	str	r3, [r2, #16]

    /* Configure the PLLSAI1 Division factor P */
    __HAL_RCC_PLLSAI1_DIVP_CONFIG(PLLSAI1->PLLP);
 80013a2:	6913      	ldr	r3, [r2, #16]
 80013a4:	68a1      	ldr	r1, [r4, #8]
 80013a6:	f423 1378 	bic.w	r3, r3, #4063232	; 0x3e0000
 80013aa:	430b      	orrs	r3, r1
 80013ac:	6113      	str	r3, [r2, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 80013ae:	f7ff ffac 	bl	800130a <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80013b2:	f7ff f905 	bl	80005c0 <HAL_GetTick>
 80013b6:	4605      	mov	r5, r0
 80013b8:	e0ba      	b.n	8001530 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80013ba:	f7ff f901 	bl	80005c0 <HAL_GetTick>
 80013be:	1b40      	subs	r0, r0, r5
 80013c0:	2802      	cmp	r0, #2
 80013c2:	d9e2      	bls.n	800138a <HAL_RCCEx_PeriphCLKConfig+0x58>
      status = HAL_TIMEOUT;
 80013c4:	2503      	movs	r5, #3
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80013c6:	6823      	ldr	r3, [r4, #0]
 80013c8:	051a      	lsls	r2, r3, #20
 80013ca:	d515      	bpl.n	80013f8 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 80013cc:	f04f 46b0 	mov.w	r6, #1476395008	; 0x58000000
    if(rtcclocksource != PeriphClkInit->RTCClockSelection)
 80013d0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80013d2:	f8d6 7090 	ldr.w	r7, [r6, #144]	; 0x90
 80013d6:	f407 7740 	and.w	r7, r7, #768	; 0x300
 80013da:	42bb      	cmp	r3, r7
 80013dc:	d00c      	beq.n	80013f8 <HAL_RCCEx_PeriphCLKConfig+0xc6>
      HAL_PWR_EnableBkUpAccess();
 80013de:	f7ff fa85 	bl	80008ec <HAL_PWR_EnableBkUpAccess>
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 80013e2:	f8d6 3090 	ldr.w	r3, [r6, #144]	; 0x90
      if(rtcclocksource == RCC_RTCCLKSOURCE_NONE)
 80013e6:	2f00      	cmp	r7, #0
 80013e8:	f040 80ad 	bne.w	8001546 <HAL_RCCEx_PeriphCLKConfig+0x214>
 80013ec:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80013ee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80013f2:	4313      	orrs	r3, r2
 80013f4:	f8c6 3090 	str.w	r3, [r6, #144]	; 0x90
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80013f8:	6823      	ldr	r3, [r4, #0]
 80013fa:	07df      	lsls	r7, r3, #31
 80013fc:	d509      	bpl.n	8001412 <HAL_RCCEx_PeriphCLKConfig+0xe0>
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_USART1SEL, USARTxSource);
 80013fe:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001402:	69a0      	ldr	r0, [r4, #24]
 8001404:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8001408:	f022 0203 	bic.w	r2, r2, #3
 800140c:	4302      	orrs	r2, r0
 800140e:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8001412:	079e      	lsls	r6, r3, #30
 8001414:	d509      	bpl.n	800142a <HAL_RCCEx_PeriphCLKConfig+0xf8>
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 8001416:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800141a:	69e0      	ldr	r0, [r4, #28]
 800141c:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8001420:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8001424:	4302      	orrs	r2, r0
 8001426:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800142a:	06d8      	lsls	r0, r3, #27
 800142c:	d50c      	bpl.n	8001448 <HAL_RCCEx_PeriphCLKConfig+0x116>
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800142e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 8001430:	f04f 40b0 	mov.w	r0, #1476395008	; 0x58000000
 8001434:	0c31      	lsrs	r1, r6, #16
 8001436:	f8d0 2088 	ldr.w	r2, [r0, #136]	; 0x88
 800143a:	0409      	lsls	r1, r1, #16
 800143c:	ea22 0201 	bic.w	r2, r2, r1
 8001440:	ea42 4206 	orr.w	r2, r2, r6, lsl #16
 8001444:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8001448:	0699      	lsls	r1, r3, #26
 800144a:	d50c      	bpl.n	8001466 <HAL_RCCEx_PeriphCLKConfig+0x134>
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800144c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800144e:	f04f 40b0 	mov.w	r0, #1476395008	; 0x58000000
 8001452:	0c31      	lsrs	r1, r6, #16
 8001454:	f8d0 2088 	ldr.w	r2, [r0, #136]	; 0x88
 8001458:	0409      	lsls	r1, r1, #16
 800145a:	ea22 0201 	bic.w	r2, r2, r1
 800145e:	ea42 4206 	orr.w	r2, r2, r6, lsl #16
 8001462:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001466:	075a      	lsls	r2, r3, #29
 8001468:	d502      	bpl.n	8001470 <HAL_RCCEx_PeriphCLKConfig+0x13e>
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800146a:	6a20      	ldr	r0, [r4, #32]
 800146c:	f7ff ff3d 	bl	80012ea <LL_RCC_SetI2CClockSource>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8001470:	6823      	ldr	r3, [r4, #0]
 8001472:	071b      	lsls	r3, r3, #28
 8001474:	d502      	bpl.n	800147c <HAL_RCCEx_PeriphCLKConfig+0x14a>
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8001476:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8001478:	f7ff ff37 	bl	80012ea <LL_RCC_SetI2CClockSource>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800147c:	6823      	ldr	r3, [r4, #0]
 800147e:	05df      	lsls	r7, r3, #23
 8001480:	d510      	bpl.n	80014a4 <HAL_RCCEx_PeriphCLKConfig+0x172>
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, CLK48xSource);
 8001482:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001486:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8001488:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800148c:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8001490:	430b      	orrs	r3, r1
    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8001492:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
 8001496:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
 800149a:	d17d      	bne.n	8001598 <HAL_RCCEx_PeriphCLKConfig+0x266>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_USBCLK);
 800149c:	68d3      	ldr	r3, [r2, #12]
 800149e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80014a2:	60d3      	str	r3, [r2, #12]
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80014a4:	6822      	ldr	r2, [r4, #0]
 80014a6:	0596      	lsls	r6, r2, #22
 80014a8:	d509      	bpl.n	80014be <HAL_RCCEx_PeriphCLKConfig+0x18c>
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 80014aa:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80014ae:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 80014b0:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 80014b4:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 80014b8:	4303      	orrs	r3, r0
 80014ba:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80014be:	0550      	lsls	r0, r2, #21
 80014c0:	d511      	bpl.n	80014e6 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 80014c2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80014c6:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 80014c8:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80014cc:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 80014d0:	430b      	orrs	r3, r1
    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 80014d2:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
 80014d6:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
 80014da:	f040 8094 	bne.w	8001606 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80014de:	68d3      	ldr	r3, [r2, #12]
 80014e0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80014e4:	60d3      	str	r3, [r2, #12]
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RFWAKEUP) == RCC_PERIPHCLK_RFWAKEUP)
 80014e6:	6822      	ldr	r2, [r4, #0]
 80014e8:	04d1      	lsls	r1, r2, #19
 80014ea:	d509      	bpl.n	8001500 <HAL_RCCEx_PeriphCLKConfig+0x1ce>
  MODIFY_REG(RCC->CSR, RCC_CSR_RFWKPSEL, Source);
 80014ec:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80014f0:	6c60      	ldr	r0, [r4, #68]	; 0x44
 80014f2:	f8d1 3094 	ldr.w	r3, [r1, #148]	; 0x94
 80014f6:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80014fa:	4303      	orrs	r3, r0
 80014fc:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SMPS) == RCC_PERIPHCLK_SMPS)
 8001500:	0493      	lsls	r3, r2, #18
 8001502:	d50d      	bpl.n	8001520 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSDIV, Prescaler);
 8001504:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001508:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 800150a:	6a53      	ldr	r3, [r2, #36]	; 0x24
 800150c:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8001510:	430b      	orrs	r3, r1
 8001512:	6253      	str	r3, [r2, #36]	; 0x24
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSSEL, SMPSSource);
 8001514:	6a53      	ldr	r3, [r2, #36]	; 0x24
 8001516:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8001518:	f023 0303 	bic.w	r3, r3, #3
 800151c:	430b      	orrs	r3, r1
 800151e:	6253      	str	r3, [r2, #36]	; 0x24
}
 8001520:	4628      	mov	r0, r5
 8001522:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8001524:	f7ff f84c 	bl	80005c0 <HAL_GetTick>
 8001528:	1b40      	subs	r0, r0, r5
 800152a:	2802      	cmp	r0, #2
 800152c:	f63f af4a 	bhi.w	80013c4 <HAL_RCCEx_PeriphCLKConfig+0x92>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8001530:	f7ff fef9 	bl	8001326 <LL_RCC_PLLSAI1_IsReady>
 8001534:	2801      	cmp	r0, #1
 8001536:	d1f5      	bne.n	8001524 <HAL_RCCEx_PeriphCLKConfig+0x1f2>
    }

    if (status == HAL_OK)
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8001538:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800153c:	6961      	ldr	r1, [r4, #20]
 800153e:	6913      	ldr	r3, [r2, #16]
 8001540:	430b      	orrs	r3, r1
 8001542:	6113      	str	r3, [r2, #16]
 8001544:	e709      	b.n	800135a <HAL_RCCEx_PeriphCLKConfig+0x28>
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8001546:	f8d6 2090 	ldr.w	r2, [r6, #144]	; 0x90
 800154a:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800154e:	f8c6 2090 	str.w	r2, [r6, #144]	; 0x90
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8001552:	f8d6 2090 	ldr.w	r2, [r6, #144]	; 0x90
 8001556:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800155a:	f8c6 2090 	str.w	r2, [r6, #144]	; 0x90
        MODIFY_REG(bdcr, RCC_BDCR_RTCSEL, PeriphClkInit->RTCClockSelection);
 800155e:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8001560:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001564:	4313      	orrs	r3, r2
        LL_RCC_WriteReg(BDCR, bdcr);
 8001566:	f8c6 3090 	str.w	r3, [r6, #144]	; 0x90
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSEON) == (RCC_BDCR_LSEON)) ? 1UL : 0UL);
 800156a:	f8d6 3090 	ldr.w	r3, [r6, #144]	; 0x90
 800156e:	07db      	lsls	r3, r3, #31
 8001570:	f57f af42 	bpl.w	80013f8 <HAL_RCCEx_PeriphCLKConfig+0xc6>
          tickstart = HAL_GetTick();
 8001574:	f7ff f824 	bl	80005c0 <HAL_GetTick>
            if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001578:	f241 3688 	movw	r6, #5000	; 0x1388
          tickstart = HAL_GetTick();
 800157c:	4607      	mov	r7, r0
          while (LL_RCC_LSE_IsReady() != 1U)
 800157e:	e004      	b.n	800158a <HAL_RCCEx_PeriphCLKConfig+0x258>
            if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001580:	f7ff f81e 	bl	80005c0 <HAL_GetTick>
 8001584:	1bc0      	subs	r0, r0, r7
 8001586:	42b0      	cmp	r0, r6
 8001588:	d804      	bhi.n	8001594 <HAL_RCCEx_PeriphCLKConfig+0x262>
          while (LL_RCC_LSE_IsReady() != 1U)
 800158a:	f7ff fea7 	bl	80012dc <LL_RCC_LSE_IsReady>
 800158e:	2801      	cmp	r0, #1
 8001590:	d1f6      	bne.n	8001580 <HAL_RCCEx_PeriphCLKConfig+0x24e>
 8001592:	e731      	b.n	80013f8 <HAL_RCCEx_PeriphCLKConfig+0xc6>
              ret = HAL_TIMEOUT;
 8001594:	2503      	movs	r5, #3
 8001596:	e72f      	b.n	80013f8 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8001598:	f1b1 6f80 	cmp.w	r1, #67108864	; 0x4000000
 800159c:	d182      	bne.n	80014a4 <HAL_RCCEx_PeriphCLKConfig+0x172>
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLQ_VALUE(PLLSAI1->PLLQ));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 800159e:	f7ff febb 	bl	8001318 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80015a2:	f7ff f80d 	bl	80005c0 <HAL_GetTick>
 80015a6:	4606      	mov	r6, r0

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 80015a8:	f7ff febd 	bl	8001326 <LL_RCC_PLLSAI1_IsReady>
 80015ac:	b9a0      	cbnz	r0, 80015d8 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
  }

  if (status == HAL_OK)
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 80015ae:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80015b2:	6861      	ldr	r1, [r4, #4]
 80015b4:	6913      	ldr	r3, [r2, #16]
 80015b6:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80015ba:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80015be:	6113      	str	r3, [r2, #16]
    /* Configure the PLLSAI1 Division factor Q */
    __HAL_RCC_PLLSAI1_DIVQ_CONFIG(PLLSAI1->PLLQ);
 80015c0:	6913      	ldr	r3, [r2, #16]
 80015c2:	68e1      	ldr	r1, [r4, #12]
 80015c4:	f023 6360 	bic.w	r3, r3, #234881024	; 0xe000000
 80015c8:	430b      	orrs	r3, r1
 80015ca:	6113      	str	r3, [r2, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 80015cc:	f7ff fe9d 	bl	800130a <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80015d0:	f7fe fff6 	bl	80005c0 <HAL_GetTick>
 80015d4:	4606      	mov	r6, r0
 80015d6:	e00b      	b.n	80015f0 <HAL_RCCEx_PeriphCLKConfig+0x2be>
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80015d8:	f7fe fff2 	bl	80005c0 <HAL_GetTick>
 80015dc:	1b80      	subs	r0, r0, r6
 80015de:	2802      	cmp	r0, #2
 80015e0:	d9e2      	bls.n	80015a8 <HAL_RCCEx_PeriphCLKConfig+0x276>
              ret = HAL_TIMEOUT;
 80015e2:	2503      	movs	r5, #3
 80015e4:	e75e      	b.n	80014a4 <HAL_RCCEx_PeriphCLKConfig+0x172>

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80015e6:	f7fe ffeb 	bl	80005c0 <HAL_GetTick>
 80015ea:	1b80      	subs	r0, r0, r6
 80015ec:	2802      	cmp	r0, #2
 80015ee:	d8f8      	bhi.n	80015e2 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 80015f0:	f7ff fe99 	bl	8001326 <LL_RCC_PLLSAI1_IsReady>
 80015f4:	2801      	cmp	r0, #1
 80015f6:	d1f6      	bne.n	80015e6 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
    }

    if (status == HAL_OK)
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 80015f8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80015fc:	6961      	ldr	r1, [r4, #20]
 80015fe:	6913      	ldr	r3, [r2, #16]
 8001600:	430b      	orrs	r3, r1
 8001602:	6113      	str	r3, [r2, #16]
 8001604:	e74e      	b.n	80014a4 <HAL_RCCEx_PeriphCLKConfig+0x172>
    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8001606:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
 800160a:	f47f af6c 	bne.w	80014e6 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLR_VALUE(PLLSAI1->PLLR));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 800160e:	f7ff fe83 	bl	8001318 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8001612:	f7fe ffd5 	bl	80005c0 <HAL_GetTick>
 8001616:	4606      	mov	r6, r0

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8001618:	f7ff fe85 	bl	8001326 <LL_RCC_PLLSAI1_IsReady>
 800161c:	b9a0      	cbnz	r0, 8001648 <HAL_RCCEx_PeriphCLKConfig+0x316>
  }

  if (status == HAL_OK)
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 800161e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001622:	6861      	ldr	r1, [r4, #4]
 8001624:	6913      	ldr	r3, [r2, #16]
 8001626:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800162a:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800162e:	6113      	str	r3, [r2, #16]
    /* Configure the PLLSAI1 Division factor R */
    __HAL_RCC_PLLSAI1_DIVR_CONFIG(PLLSAI1->PLLR);
 8001630:	6913      	ldr	r3, [r2, #16]
 8001632:	6921      	ldr	r1, [r4, #16]
 8001634:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
 8001638:	430b      	orrs	r3, r1
 800163a:	6113      	str	r3, [r2, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 800163c:	f7ff fe65 	bl	800130a <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001640:	f7fe ffbe 	bl	80005c0 <HAL_GetTick>
 8001644:	4606      	mov	r6, r0
 8001646:	e00b      	b.n	8001660 <HAL_RCCEx_PeriphCLKConfig+0x32e>
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8001648:	f7fe ffba 	bl	80005c0 <HAL_GetTick>
 800164c:	1b80      	subs	r0, r0, r6
 800164e:	2802      	cmp	r0, #2
 8001650:	d9e2      	bls.n	8001618 <HAL_RCCEx_PeriphCLKConfig+0x2e6>
              ret = HAL_TIMEOUT;
 8001652:	2503      	movs	r5, #3
 8001654:	e747      	b.n	80014e6 <HAL_RCCEx_PeriphCLKConfig+0x1b4>

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8001656:	f7fe ffb3 	bl	80005c0 <HAL_GetTick>
 800165a:	1b80      	subs	r0, r0, r6
 800165c:	2802      	cmp	r0, #2
 800165e:	d8f8      	bhi.n	8001652 <HAL_RCCEx_PeriphCLKConfig+0x320>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8001660:	f7ff fe61 	bl	8001326 <LL_RCC_PLLSAI1_IsReady>
 8001664:	2801      	cmp	r0, #1
 8001666:	d1f6      	bne.n	8001656 <HAL_RCCEx_PeriphCLKConfig+0x324>
    }

    if (status == HAL_OK)
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8001668:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800166c:	6961      	ldr	r1, [r4, #20]
 800166e:	6913      	ldr	r3, [r2, #16]
 8001670:	430b      	orrs	r3, r1
 8001672:	6113      	str	r3, [r2, #16]
 8001674:	e737      	b.n	80014e6 <HAL_RCCEx_PeriphCLKConfig+0x1b4>

08001676 <HAL_RCCEx_EnableMSIPLLMode>:
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN);
 8001676:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800167a:	6813      	ldr	r3, [r2, #0]
 800167c:	f043 0304 	orr.w	r3, r3, #4
 8001680:	6013      	str	r3, [r2, #0]
 8001682:	4770      	bx	lr

08001684 <HAL_RTC_WaitForSynchro>:
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
  uint32_t tickstart;

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8001684:	6802      	ldr	r2, [r0, #0]
{
 8001686:	b538      	push	{r3, r4, r5, lr}
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8001688:	68d3      	ldr	r3, [r2, #12]
 800168a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800168e:	60d3      	str	r3, [r2, #12]
{
 8001690:	4604      	mov	r4, r0

  tickstart = HAL_GetTick();
 8001692:	f7fe ff95 	bl	80005c0 <HAL_GetTick>
 8001696:	4605      	mov	r5, r0

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8001698:	6823      	ldr	r3, [r4, #0]
 800169a:	68db      	ldr	r3, [r3, #12]
 800169c:	069b      	lsls	r3, r3, #26
 800169e:	d501      	bpl.n	80016a4 <HAL_RTC_WaitForSynchro+0x20>
    {
      return HAL_TIMEOUT;
    }
  }

  return HAL_OK;
 80016a0:	2000      	movs	r0, #0
 80016a2:	bd38      	pop	{r3, r4, r5, pc}
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80016a4:	f7fe ff8c 	bl	80005c0 <HAL_GetTick>
 80016a8:	1b40      	subs	r0, r0, r5
 80016aa:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 80016ae:	d9f3      	bls.n	8001698 <HAL_RTC_WaitForSynchro+0x14>
      return HAL_TIMEOUT;
 80016b0:	2003      	movs	r0, #3
}
 80016b2:	bd38      	pop	{r3, r4, r5, pc}

080016b4 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 80016b4:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart;

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 80016b6:	6803      	ldr	r3, [r0, #0]
 80016b8:	68da      	ldr	r2, [r3, #12]
 80016ba:	0652      	lsls	r2, r2, #25
{
 80016bc:	4604      	mov	r4, r0
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 80016be:	d501      	bpl.n	80016c4 <RTC_EnterInitMode+0x10>
        return HAL_TIMEOUT;
      }
    }
  }

  return HAL_OK;
 80016c0:	2000      	movs	r0, #0
 80016c2:	bd38      	pop	{r3, r4, r5, pc}
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 80016c4:	f04f 32ff 	mov.w	r2, #4294967295
 80016c8:	60da      	str	r2, [r3, #12]
    tickstart = HAL_GetTick();
 80016ca:	f7fe ff79 	bl	80005c0 <HAL_GetTick>
 80016ce:	4605      	mov	r5, r0
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 80016d0:	6823      	ldr	r3, [r4, #0]
 80016d2:	68db      	ldr	r3, [r3, #12]
 80016d4:	065b      	lsls	r3, r3, #25
 80016d6:	d4f3      	bmi.n	80016c0 <RTC_EnterInitMode+0xc>
      if((HAL_GetTick()  - tickstart ) > RTC_TIMEOUT_VALUE)
 80016d8:	f7fe ff72 	bl	80005c0 <HAL_GetTick>
 80016dc:	1b40      	subs	r0, r0, r5
 80016de:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 80016e2:	d9f5      	bls.n	80016d0 <RTC_EnterInitMode+0x1c>
        return HAL_TIMEOUT;
 80016e4:	2003      	movs	r0, #3
}
 80016e6:	bd38      	pop	{r3, r4, r5, pc}

080016e8 <HAL_RTC_Init>:
{
 80016e8:	b538      	push	{r3, r4, r5, lr}
  if(hrtc == NULL)
 80016ea:	4604      	mov	r4, r0
 80016ec:	b1d8      	cbz	r0, 8001726 <HAL_RTC_Init+0x3e>
  if(hrtc->State == HAL_RTC_STATE_RESET)
 80016ee:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
 80016f2:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80016f6:	b91b      	cbnz	r3, 8001700 <HAL_RTC_Init+0x18>
    hrtc->Lock = HAL_UNLOCKED;
 80016f8:	f880 2020 	strb.w	r2, [r0, #32]
    HAL_RTC_MspInit(hrtc);
 80016fc:	f001 f84a 	bl	8002794 <HAL_RTC_MspInit>
  hrtc->State = HAL_RTC_STATE_BUSY;
 8001700:	2302      	movs	r3, #2
 8001702:	f884 3021 	strb.w	r3, [r4, #33]	; 0x21
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8001706:	6823      	ldr	r3, [r4, #0]
 8001708:	22ca      	movs	r2, #202	; 0xca
 800170a:	625a      	str	r2, [r3, #36]	; 0x24
 800170c:	2253      	movs	r2, #83	; 0x53
 800170e:	625a      	str	r2, [r3, #36]	; 0x24
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8001710:	4620      	mov	r0, r4
 8001712:	f7ff ffcf 	bl	80016b4 <RTC_EnterInitMode>
 8001716:	6823      	ldr	r3, [r4, #0]
 8001718:	4605      	mov	r5, r0
 800171a:	b130      	cbz	r0, 800172a <HAL_RTC_Init+0x42>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800171c:	22ff      	movs	r2, #255	; 0xff
 800171e:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_ERROR;
 8001720:	2304      	movs	r3, #4
 8001722:	f884 3021 	strb.w	r3, [r4, #33]	; 0x21
     return HAL_ERROR;
 8001726:	2501      	movs	r5, #1
 8001728:	e038      	b.n	800179c <HAL_RTC_Init+0xb4>
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800172a:	689a      	ldr	r2, [r3, #8]
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800172c:	6920      	ldr	r0, [r4, #16]
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800172e:	f422 02e0 	bic.w	r2, r2, #7340032	; 0x700000
 8001732:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001736:	609a      	str	r2, [r3, #8]
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8001738:	6862      	ldr	r2, [r4, #4]
 800173a:	6899      	ldr	r1, [r3, #8]
 800173c:	4302      	orrs	r2, r0
 800173e:	69a0      	ldr	r0, [r4, #24]
 8001740:	4302      	orrs	r2, r0
 8001742:	430a      	orrs	r2, r1
 8001744:	609a      	str	r2, [r3, #8]
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8001746:	68e2      	ldr	r2, [r4, #12]
 8001748:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 800174a:	691a      	ldr	r2, [r3, #16]
 800174c:	68a1      	ldr	r1, [r4, #8]
    hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 800174e:	6960      	ldr	r0, [r4, #20]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8001750:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8001754:	611a      	str	r2, [r3, #16]
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 8001756:	68da      	ldr	r2, [r3, #12]
 8001758:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800175c:	60da      	str	r2, [r3, #12]
    hrtc->Instance->OR &= (uint32_t)~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 800175e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001760:	f022 0203 	bic.w	r2, r2, #3
 8001764:	64da      	str	r2, [r3, #76]	; 0x4c
    hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8001766:	69e2      	ldr	r2, [r4, #28]
 8001768:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 800176a:	4302      	orrs	r2, r0
 800176c:	430a      	orrs	r2, r1
 800176e:	64da      	str	r2, [r3, #76]	; 0x4c
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 8001770:	689b      	ldr	r3, [r3, #8]
 8001772:	069b      	lsls	r3, r3, #26
 8001774:	d40c      	bmi.n	8001790 <HAL_RTC_Init+0xa8>
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8001776:	4620      	mov	r0, r4
 8001778:	f7ff ff84 	bl	8001684 <HAL_RTC_WaitForSynchro>
 800177c:	b140      	cbz	r0, 8001790 <HAL_RTC_Init+0xa8>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800177e:	6823      	ldr	r3, [r4, #0]
 8001780:	22ff      	movs	r2, #255	; 0xff
 8001782:	625a      	str	r2, [r3, #36]	; 0x24
        hrtc->State = HAL_RTC_STATE_ERROR;
 8001784:	2304      	movs	r3, #4
 8001786:	f884 3021 	strb.w	r3, [r4, #33]	; 0x21
        __HAL_UNLOCK(hrtc);
 800178a:	f884 5020 	strb.w	r5, [r4, #32]
 800178e:	e7ca      	b.n	8001726 <HAL_RTC_Init+0x3e>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8001790:	6823      	ldr	r3, [r4, #0]
 8001792:	22ff      	movs	r2, #255	; 0xff
 8001794:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_READY;
 8001796:	2301      	movs	r3, #1
 8001798:	f884 3021 	strb.w	r3, [r4, #33]	; 0x21
}
 800179c:	4628      	mov	r0, r5
 800179e:	bd38      	pop	{r3, r4, r5, pc}

080017a0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80017a0:	b570      	push	{r4, r5, r6, lr}
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80017a2:	4604      	mov	r4, r0
 80017a4:	2800      	cmp	r0, #0
 80017a6:	d04a      	beq.n	800183e <HAL_SPI_Init+0x9e>
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80017a8:	2300      	movs	r3, #0
 80017aa:	6283      	str	r3, [r0, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80017ac:	f890 305d 	ldrb.w	r3, [r0, #93]	; 0x5d
 80017b0:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80017b4:	b91b      	cbnz	r3, 80017be <HAL_SPI_Init+0x1e>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80017b6:	f880 205c 	strb.w	r2, [r0, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80017ba:	f000 fffb 	bl	80027b4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80017be:	2302      	movs	r3, #2

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80017c0:	6821      	ldr	r1, [r4, #0]
  hspi->State = HAL_SPI_STATE_BUSY;
 80017c2:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  __HAL_SPI_DISABLE(hspi);
 80017c6:	680b      	ldr	r3, [r1, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80017c8:	68e2      	ldr	r2, [r4, #12]
  __HAL_SPI_DISABLE(hspi);
 80017ca:	f023 0340 	bic.w	r3, r3, #64	; 0x40
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80017ce:	f5b2 6fe0 	cmp.w	r2, #1792	; 0x700
  __HAL_SPI_DISABLE(hspi);
 80017d2:	600b      	str	r3, [r1, #0]
 80017d4:	f04f 0300 	mov.w	r3, #0
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80017d8:	d92e      	bls.n	8001838 <HAL_SPI_Init+0x98>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80017da:	4618      	mov	r0, r3
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80017dc:	f5b2 6f70 	cmp.w	r2, #3840	; 0xf00
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80017e0:	bf18      	it	ne
 80017e2:	62a3      	strne	r3, [r4, #40]	; 0x28
  }

  /* Align the CRC Length on the data size */
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 80017e4:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80017e6:	b92b      	cbnz	r3, 80017f4 <HAL_SPI_Init+0x54>
  {
    /* CRC Length aligned on the data size : value set by default */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80017e8:	f5b2 6fe0 	cmp.w	r2, #1792	; 0x700
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 80017ec:	bf8c      	ite	hi
 80017ee:	2302      	movhi	r3, #2
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 80017f0:	2301      	movls	r3, #1
 80017f2:	6323      	str	r3, [r4, #48]	; 0x30
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 80017f4:	68a6      	ldr	r6, [r4, #8]
 80017f6:	6863      	ldr	r3, [r4, #4]
 80017f8:	69a5      	ldr	r5, [r4, #24]
 80017fa:	4333      	orrs	r3, r6
 80017fc:	6926      	ldr	r6, [r4, #16]
 80017fe:	4333      	orrs	r3, r6
 8001800:	6966      	ldr	r6, [r4, #20]
 8001802:	4333      	orrs	r3, r6
 8001804:	69e6      	ldr	r6, [r4, #28]
 8001806:	4333      	orrs	r3, r6
 8001808:	6a26      	ldr	r6, [r4, #32]
 800180a:	4333      	orrs	r3, r6
 800180c:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800180e:	4333      	orrs	r3, r6
 8001810:	f405 7600 	and.w	r6, r5, #512	; 0x200
 8001814:	4333      	orrs	r3, r6
 8001816:	600b      	str	r3, [r1, #0]
    hspi->Instance->CR1 |= SPI_CR1_CRCL;
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 8001818:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800181a:	431a      	orrs	r2, r3
 800181c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800181e:	0c2d      	lsrs	r5, r5, #16
 8001820:	431a      	orrs	r2, r3
 8001822:	f005 0504 	and.w	r5, r5, #4
 8001826:	432a      	orrs	r2, r5
 8001828:	4302      	orrs	r2, r0
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
  hspi->State     = HAL_SPI_STATE_READY;
 800182a:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800182c:	2000      	movs	r0, #0
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 800182e:	604a      	str	r2, [r1, #4]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001830:	6620      	str	r0, [r4, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8001832:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d

  return HAL_OK;
 8001836:	bd70      	pop	{r4, r5, r6, pc}
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8001838:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800183c:	e7d0      	b.n	80017e0 <HAL_SPI_Init+0x40>
    return HAL_ERROR;
 800183e:	2001      	movs	r0, #1
}
 8001840:	bd70      	pop	{r4, r5, r6, pc}
 8001842:	0000      	movs	r0, r0
 8001844:	0000      	movs	r0, r0
	...

08001848 <UART_SetConfig>:
  uint32_t lpuart_ker_ck_pres         = 0x00000000U;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 8001848:	6802      	ldr	r2, [r0, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800184a:	69c1      	ldr	r1, [r0, #28]
 800184c:	6883      	ldr	r3, [r0, #8]
{
 800184e:	e92d 48f0 	stmdb	sp!, {r4, r5, r6, r7, fp, lr}
 8001852:	4604      	mov	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001854:	6900      	ldr	r0, [r0, #16]
  tmpreg |= (uint32_t)huart->FifoMode;
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8001856:	6815      	ldr	r5, [r2, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001858:	4303      	orrs	r3, r0
 800185a:	6960      	ldr	r0, [r4, #20]
 800185c:	4303      	orrs	r3, r0
  tmpreg |= (uint32_t)huart->FifoMode;
 800185e:	6e60      	ldr	r0, [r4, #100]	; 0x64
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001860:	430b      	orrs	r3, r1
  tmpreg |= (uint32_t)huart->FifoMode;
 8001862:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8001864:	48ac      	ldr	r0, [pc, #688]	; (8001b18 <UART_SetConfig+0x2d0>)
 8001866:	4028      	ands	r0, r5
 8001868:	4303      	orrs	r3, r0
 800186a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800186c:	6853      	ldr	r3, [r2, #4]
 800186e:	68e0      	ldr	r0, [r4, #12]
 8001870:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001874:	4303      	orrs	r3, r0
 8001876:	6053      	str	r3, [r2, #4]
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8001878:	4ba8      	ldr	r3, [pc, #672]	; (8001b1c <UART_SetConfig+0x2d4>)
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800187a:	69a0      	ldr	r0, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800187c:	429a      	cmp	r2, r3
  {
    tmpreg |= huart->Init.OneBitSampling;
 800187e:	bf1c      	itt	ne
 8001880:	6a23      	ldrne	r3, [r4, #32]
 8001882:	4318      	orrne	r0, r3
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8001884:	6893      	ldr	r3, [r2, #8]
 8001886:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 800188a:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 800188e:	4303      	orrs	r3, r0
 8001890:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8001892:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
 8001894:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001896:	f020 000f 	bic.w	r0, r0, #15
 800189a:	4318      	orrs	r0, r3
 800189c:	62d0      	str	r0, [r2, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800189e:	48a0      	ldr	r0, [pc, #640]	; (8001b20 <UART_SetConfig+0x2d8>)
 80018a0:	4282      	cmp	r2, r0
 80018a2:	d11a      	bne.n	80018da <UART_SetConfig+0x92>
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx));
 80018a4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80018a8:	489e      	ldr	r0, [pc, #632]	; (8001b24 <UART_SetConfig+0x2dc>)
 80018aa:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 80018ae:	f002 0203 	and.w	r2, r2, #3
        }
      } /*   if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (lpuart_ker_ck_pres != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80018b2:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 80018b6:	5c82      	ldrb	r2, [r0, r2]
 80018b8:	f102 32ff 	add.w	r2, r2, #4294967295
 80018bc:	f000 8220 	beq.w	8001d00 <UART_SetConfig+0x4b8>
      ret = HAL_ERROR;
    }
  }
  else
  {
    switch (clocksource)
 80018c0:	2a07      	cmp	r2, #7
 80018c2:	f200 83e7 	bhi.w	8002094 <UART_SetConfig+0x84c>
 80018c6:	e8df f012 	tbh	[pc, r2, lsl #1]
 80018ca:	0327      	.short	0x0327
 80018cc:	03e50349 	.word	0x03e50349
 80018d0:	03e5038c 	.word	0x03e5038c
 80018d4:	03e503e5 	.word	0x03e503e5
 80018d8:	03a5      	.short	0x03a5
  UART_GETCLOCKSOURCE(huart, clocksource);
 80018da:	4890      	ldr	r0, [pc, #576]	; (8001b1c <UART_SetConfig+0x2d4>)
 80018dc:	4282      	cmp	r2, r0
 80018de:	f040 83d5 	bne.w	800208c <UART_SetConfig+0x844>
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 80018e2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80018e6:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 80018ea:	f402 6240 	and.w	r2, r2, #3072	; 0xc00
 80018ee:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 80018f2:	f000 8094 	beq.w	8001a1e <UART_SetConfig+0x1d6>
 80018f6:	d80c      	bhi.n	8001912 <UART_SetConfig+0xca>
 80018f8:	b3ca      	cbz	r2, 800196e <UART_SetConfig+0x126>
        ret = HAL_ERROR;
 80018fa:	2201      	movs	r2, #1
      ret = HAL_ERROR;
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80018fc:	2301      	movs	r3, #1
 80018fe:	f8a4 306a 	strh.w	r3, [r4, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8001902:	f8a4 3068 	strh.w	r3, [r4, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8001906:	2300      	movs	r3, #0
 8001908:	66e3      	str	r3, [r4, #108]	; 0x6c
  huart->TxISR = NULL;
 800190a:	6723      	str	r3, [r4, #112]	; 0x70

  return ret;
}
 800190c:	4610      	mov	r0, r2
 800190e:	e8bd 88f0 	ldmia.w	sp!, {r4, r5, r6, r7, fp, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001912:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 8001916:	d064      	beq.n	80019e2 <UART_SetConfig+0x19a>
 8001918:	f5b2 6f40 	cmp.w	r2, #3072	; 0xc00
 800191c:	d1ed      	bne.n	80018fa <UART_SetConfig+0xb2>
        lpuart_ker_ck_pres = ((uint32_t)LSE_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 800191e:	2b00      	cmp	r3, #0
 8001920:	f000 80e1 	beq.w	8001ae6 <UART_SetConfig+0x29e>
 8001924:	2b01      	cmp	r3, #1
 8001926:	f000 80e1 	beq.w	8001aec <UART_SetConfig+0x2a4>
 800192a:	2b02      	cmp	r3, #2
 800192c:	f000 80e1 	beq.w	8001af2 <UART_SetConfig+0x2aa>
 8001930:	2b03      	cmp	r3, #3
 8001932:	f000 80e1 	beq.w	8001af8 <UART_SetConfig+0x2b0>
 8001936:	2b04      	cmp	r3, #4
 8001938:	f000 80e1 	beq.w	8001afe <UART_SetConfig+0x2b6>
 800193c:	2b05      	cmp	r3, #5
 800193e:	f000 80e1 	beq.w	8001b04 <UART_SetConfig+0x2bc>
 8001942:	2b06      	cmp	r3, #6
 8001944:	f000 80e1 	beq.w	8001b0a <UART_SetConfig+0x2c2>
 8001948:	2b07      	cmp	r3, #7
 800194a:	f000 80e1 	beq.w	8001b10 <UART_SetConfig+0x2c8>
 800194e:	2b08      	cmp	r3, #8
 8001950:	f000 8100 	beq.w	8001b54 <UART_SetConfig+0x30c>
 8001954:	2b09      	cmp	r3, #9
 8001956:	f000 8100 	beq.w	8001b5a <UART_SetConfig+0x312>
 800195a:	2b0a      	cmp	r3, #10
 800195c:	f000 8100 	beq.w	8001b60 <UART_SetConfig+0x318>
 8001960:	2b0b      	cmp	r3, #11
 8001962:	bf14      	ite	ne
 8001964:	f44f 4000 	movne.w	r0, #32768	; 0x8000
 8001968:	2080      	moveq	r0, #128	; 0x80
 800196a:	2308      	movs	r3, #8
 800196c:	e093      	b.n	8001a96 <UART_SetConfig+0x24e>
        lpuart_ker_ck_pres = (HAL_RCC_GetPCLK1Freq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 800196e:	f7ff fc91 	bl	8001294 <HAL_RCC_GetPCLK1Freq>
 8001972:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001974:	b1fb      	cbz	r3, 80019b6 <UART_SetConfig+0x16e>
 8001976:	2b01      	cmp	r3, #1
 8001978:	d01f      	beq.n	80019ba <UART_SetConfig+0x172>
 800197a:	2b02      	cmp	r3, #2
 800197c:	d01f      	beq.n	80019be <UART_SetConfig+0x176>
 800197e:	2b03      	cmp	r3, #3
 8001980:	d01f      	beq.n	80019c2 <UART_SetConfig+0x17a>
 8001982:	2b04      	cmp	r3, #4
 8001984:	d01f      	beq.n	80019c6 <UART_SetConfig+0x17e>
 8001986:	2b05      	cmp	r3, #5
 8001988:	d01f      	beq.n	80019ca <UART_SetConfig+0x182>
 800198a:	2b06      	cmp	r3, #6
 800198c:	d01f      	beq.n	80019ce <UART_SetConfig+0x186>
 800198e:	2b07      	cmp	r3, #7
 8001990:	d01f      	beq.n	80019d2 <UART_SetConfig+0x18a>
 8001992:	2b08      	cmp	r3, #8
 8001994:	d01f      	beq.n	80019d6 <UART_SetConfig+0x18e>
 8001996:	2b09      	cmp	r3, #9
 8001998:	d01f      	beq.n	80019da <UART_SetConfig+0x192>
 800199a:	2b0a      	cmp	r3, #10
 800199c:	d01f      	beq.n	80019de <UART_SetConfig+0x196>
 800199e:	2b0b      	cmp	r3, #11
 80019a0:	bf14      	ite	ne
 80019a2:	2301      	movne	r3, #1
 80019a4:	f44f 7380 	moveq.w	r3, #256	; 0x100
 80019a8:	fbb0 f0f3 	udiv	r0, r0, r3
        break;
 80019ac:	2300      	movs	r3, #0
    if (lpuart_ker_ck_pres != 0U)
 80019ae:	2800      	cmp	r0, #0
 80019b0:	d171      	bne.n	8001a96 <UART_SetConfig+0x24e>
 80019b2:	4602      	mov	r2, r0
 80019b4:	e7a2      	b.n	80018fc <UART_SetConfig+0xb4>
        lpuart_ker_ck_pres = (HAL_RCC_GetPCLK1Freq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 80019b6:	2301      	movs	r3, #1
 80019b8:	e7f6      	b.n	80019a8 <UART_SetConfig+0x160>
 80019ba:	2302      	movs	r3, #2
 80019bc:	e7f4      	b.n	80019a8 <UART_SetConfig+0x160>
 80019be:	2304      	movs	r3, #4
 80019c0:	e7f2      	b.n	80019a8 <UART_SetConfig+0x160>
 80019c2:	2306      	movs	r3, #6
 80019c4:	e7f0      	b.n	80019a8 <UART_SetConfig+0x160>
 80019c6:	2308      	movs	r3, #8
 80019c8:	e7ee      	b.n	80019a8 <UART_SetConfig+0x160>
 80019ca:	230a      	movs	r3, #10
 80019cc:	e7ec      	b.n	80019a8 <UART_SetConfig+0x160>
 80019ce:	230c      	movs	r3, #12
 80019d0:	e7ea      	b.n	80019a8 <UART_SetConfig+0x160>
 80019d2:	2310      	movs	r3, #16
 80019d4:	e7e8      	b.n	80019a8 <UART_SetConfig+0x160>
 80019d6:	2320      	movs	r3, #32
 80019d8:	e7e6      	b.n	80019a8 <UART_SetConfig+0x160>
 80019da:	2340      	movs	r3, #64	; 0x40
 80019dc:	e7e4      	b.n	80019a8 <UART_SetConfig+0x160>
 80019de:	2380      	movs	r3, #128	; 0x80
 80019e0:	e7e2      	b.n	80019a8 <UART_SetConfig+0x160>
        lpuart_ker_ck_pres = ((uint32_t)HSI_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d052      	beq.n	8001a8c <UART_SetConfig+0x244>
 80019e6:	2b01      	cmp	r3, #1
 80019e8:	d052      	beq.n	8001a90 <UART_SetConfig+0x248>
 80019ea:	2b02      	cmp	r3, #2
 80019ec:	d052      	beq.n	8001a94 <UART_SetConfig+0x24c>
 80019ee:	2b03      	cmp	r3, #3
 80019f0:	d069      	beq.n	8001ac6 <UART_SetConfig+0x27e>
 80019f2:	2b04      	cmp	r3, #4
 80019f4:	d069      	beq.n	8001aca <UART_SetConfig+0x282>
 80019f6:	2b05      	cmp	r3, #5
 80019f8:	d069      	beq.n	8001ace <UART_SetConfig+0x286>
 80019fa:	2b06      	cmp	r3, #6
 80019fc:	d069      	beq.n	8001ad2 <UART_SetConfig+0x28a>
 80019fe:	2b07      	cmp	r3, #7
 8001a00:	d069      	beq.n	8001ad6 <UART_SetConfig+0x28e>
 8001a02:	2b08      	cmp	r3, #8
 8001a04:	d069      	beq.n	8001ada <UART_SetConfig+0x292>
 8001a06:	2b09      	cmp	r3, #9
 8001a08:	d069      	beq.n	8001ade <UART_SetConfig+0x296>
 8001a0a:	2b0a      	cmp	r3, #10
 8001a0c:	d069      	beq.n	8001ae2 <UART_SetConfig+0x29a>
 8001a0e:	4846      	ldr	r0, [pc, #280]	; (8001b28 <UART_SetConfig+0x2e0>)
 8001a10:	f24f 4224 	movw	r2, #62500	; 0xf424
 8001a14:	2b0b      	cmp	r3, #11
 8001a16:	bf08      	it	eq
 8001a18:	4610      	moveq	r0, r2
 8001a1a:	2302      	movs	r3, #2
 8001a1c:	e03b      	b.n	8001a96 <UART_SetConfig+0x24e>
        lpuart_ker_ck_pres = (HAL_RCC_GetSysClockFreq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 8001a1e:	f7ff fbdb 	bl	80011d8 <HAL_RCC_GetSysClockFreq>
 8001a22:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001a24:	b1e3      	cbz	r3, 8001a60 <UART_SetConfig+0x218>
 8001a26:	2b01      	cmp	r3, #1
 8001a28:	d01c      	beq.n	8001a64 <UART_SetConfig+0x21c>
 8001a2a:	2b02      	cmp	r3, #2
 8001a2c:	d01c      	beq.n	8001a68 <UART_SetConfig+0x220>
 8001a2e:	2b03      	cmp	r3, #3
 8001a30:	d01c      	beq.n	8001a6c <UART_SetConfig+0x224>
 8001a32:	2b04      	cmp	r3, #4
 8001a34:	d01c      	beq.n	8001a70 <UART_SetConfig+0x228>
 8001a36:	2b05      	cmp	r3, #5
 8001a38:	d01c      	beq.n	8001a74 <UART_SetConfig+0x22c>
 8001a3a:	2b06      	cmp	r3, #6
 8001a3c:	d01c      	beq.n	8001a78 <UART_SetConfig+0x230>
 8001a3e:	2b07      	cmp	r3, #7
 8001a40:	d01c      	beq.n	8001a7c <UART_SetConfig+0x234>
 8001a42:	2b08      	cmp	r3, #8
 8001a44:	d01c      	beq.n	8001a80 <UART_SetConfig+0x238>
 8001a46:	2b09      	cmp	r3, #9
 8001a48:	d01c      	beq.n	8001a84 <UART_SetConfig+0x23c>
 8001a4a:	2b0a      	cmp	r3, #10
 8001a4c:	d01c      	beq.n	8001a88 <UART_SetConfig+0x240>
 8001a4e:	2b0b      	cmp	r3, #11
 8001a50:	bf14      	ite	ne
 8001a52:	2301      	movne	r3, #1
 8001a54:	f44f 7380 	moveq.w	r3, #256	; 0x100
 8001a58:	fbb0 f0f3 	udiv	r0, r0, r3
        break;
 8001a5c:	2304      	movs	r3, #4
 8001a5e:	e7a6      	b.n	80019ae <UART_SetConfig+0x166>
        lpuart_ker_ck_pres = (HAL_RCC_GetSysClockFreq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 8001a60:	2301      	movs	r3, #1
 8001a62:	e7f9      	b.n	8001a58 <UART_SetConfig+0x210>
 8001a64:	2302      	movs	r3, #2
 8001a66:	e7f7      	b.n	8001a58 <UART_SetConfig+0x210>
 8001a68:	2304      	movs	r3, #4
 8001a6a:	e7f5      	b.n	8001a58 <UART_SetConfig+0x210>
 8001a6c:	2306      	movs	r3, #6
 8001a6e:	e7f3      	b.n	8001a58 <UART_SetConfig+0x210>
 8001a70:	2308      	movs	r3, #8
 8001a72:	e7f1      	b.n	8001a58 <UART_SetConfig+0x210>
 8001a74:	230a      	movs	r3, #10
 8001a76:	e7ef      	b.n	8001a58 <UART_SetConfig+0x210>
 8001a78:	230c      	movs	r3, #12
 8001a7a:	e7ed      	b.n	8001a58 <UART_SetConfig+0x210>
 8001a7c:	2310      	movs	r3, #16
 8001a7e:	e7eb      	b.n	8001a58 <UART_SetConfig+0x210>
 8001a80:	2320      	movs	r3, #32
 8001a82:	e7e9      	b.n	8001a58 <UART_SetConfig+0x210>
 8001a84:	2340      	movs	r3, #64	; 0x40
 8001a86:	e7e7      	b.n	8001a58 <UART_SetConfig+0x210>
 8001a88:	2380      	movs	r3, #128	; 0x80
 8001a8a:	e7e5      	b.n	8001a58 <UART_SetConfig+0x210>
        lpuart_ker_ck_pres = ((uint32_t)HSI_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 8001a8c:	4826      	ldr	r0, [pc, #152]	; (8001b28 <UART_SetConfig+0x2e0>)
 8001a8e:	e7c4      	b.n	8001a1a <UART_SetConfig+0x1d2>
 8001a90:	4826      	ldr	r0, [pc, #152]	; (8001b2c <UART_SetConfig+0x2e4>)
 8001a92:	e7c2      	b.n	8001a1a <UART_SetConfig+0x1d2>
 8001a94:	4826      	ldr	r0, [pc, #152]	; (8001b30 <UART_SetConfig+0x2e8>)
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8001a96:	6862      	ldr	r2, [r4, #4]
 8001a98:	eb02 0142 	add.w	r1, r2, r2, lsl #1
 8001a9c:	4281      	cmp	r1, r0
 8001a9e:	f63f af2c 	bhi.w	80018fa <UART_SetConfig+0xb2>
 8001aa2:	ebb0 3f02 	cmp.w	r0, r2, lsl #12
 8001aa6:	f63f af28 	bhi.w	80018fa <UART_SetConfig+0xb2>
        switch (clocksource)
 8001aaa:	2b08      	cmp	r3, #8
 8001aac:	f200 8125 	bhi.w	8001cfa <UART_SetConfig+0x4b2>
 8001ab0:	e8df f013 	tbh	[pc, r3, lsl #1]
 8001ab4:	01230059 	.word	0x01230059
 8001ab8:	01230095 	.word	0x01230095
 8001abc:	012300d1 	.word	0x012300d1
 8001ac0:	01230123 	.word	0x01230123
 8001ac4:	00ea      	.short	0x00ea
        lpuart_ker_ck_pres = ((uint32_t)HSI_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 8001ac6:	481b      	ldr	r0, [pc, #108]	; (8001b34 <UART_SetConfig+0x2ec>)
 8001ac8:	e7a7      	b.n	8001a1a <UART_SetConfig+0x1d2>
 8001aca:	481b      	ldr	r0, [pc, #108]	; (8001b38 <UART_SetConfig+0x2f0>)
 8001acc:	e7a5      	b.n	8001a1a <UART_SetConfig+0x1d2>
 8001ace:	481b      	ldr	r0, [pc, #108]	; (8001b3c <UART_SetConfig+0x2f4>)
 8001ad0:	e7a3      	b.n	8001a1a <UART_SetConfig+0x1d2>
 8001ad2:	481b      	ldr	r0, [pc, #108]	; (8001b40 <UART_SetConfig+0x2f8>)
 8001ad4:	e7a1      	b.n	8001a1a <UART_SetConfig+0x1d2>
 8001ad6:	481b      	ldr	r0, [pc, #108]	; (8001b44 <UART_SetConfig+0x2fc>)
 8001ad8:	e79f      	b.n	8001a1a <UART_SetConfig+0x1d2>
 8001ada:	481b      	ldr	r0, [pc, #108]	; (8001b48 <UART_SetConfig+0x300>)
 8001adc:	e79d      	b.n	8001a1a <UART_SetConfig+0x1d2>
 8001ade:	481b      	ldr	r0, [pc, #108]	; (8001b4c <UART_SetConfig+0x304>)
 8001ae0:	e79b      	b.n	8001a1a <UART_SetConfig+0x1d2>
 8001ae2:	481b      	ldr	r0, [pc, #108]	; (8001b50 <UART_SetConfig+0x308>)
 8001ae4:	e799      	b.n	8001a1a <UART_SetConfig+0x1d2>
        lpuart_ker_ck_pres = ((uint32_t)LSE_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 8001ae6:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8001aea:	e73e      	b.n	800196a <UART_SetConfig+0x122>
 8001aec:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8001af0:	e73b      	b.n	800196a <UART_SetConfig+0x122>
 8001af2:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001af6:	e738      	b.n	800196a <UART_SetConfig+0x122>
 8001af8:	f241 5055 	movw	r0, #5461	; 0x1555
 8001afc:	e735      	b.n	800196a <UART_SetConfig+0x122>
 8001afe:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8001b02:	e732      	b.n	800196a <UART_SetConfig+0x122>
 8001b04:	f640 40cc 	movw	r0, #3276	; 0xccc
 8001b08:	e72f      	b.n	800196a <UART_SetConfig+0x122>
 8001b0a:	f640 20aa 	movw	r0, #2730	; 0xaaa
 8001b0e:	e72c      	b.n	800196a <UART_SetConfig+0x122>
 8001b10:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8001b14:	e729      	b.n	800196a <UART_SetConfig+0x122>
 8001b16:	bf00      	nop
 8001b18:	cfff69f3 	.word	0xcfff69f3
 8001b1c:	40008000 	.word	0x40008000
 8001b20:	40013800 	.word	0x40013800
 8001b24:	08003910 	.word	0x08003910
 8001b28:	00f42400 	.word	0x00f42400
 8001b2c:	007a1200 	.word	0x007a1200
 8001b30:	003d0900 	.word	0x003d0900
 8001b34:	0028b0aa 	.word	0x0028b0aa
 8001b38:	001e8480 	.word	0x001e8480
 8001b3c:	00186a00 	.word	0x00186a00
 8001b40:	00145855 	.word	0x00145855
 8001b44:	000f4240 	.word	0x000f4240
 8001b48:	0007a120 	.word	0x0007a120
 8001b4c:	0003d090 	.word	0x0003d090
 8001b50:	0001e848 	.word	0x0001e848
 8001b54:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8001b58:	e79d      	b.n	8001a96 <UART_SetConfig+0x24e>
 8001b5a:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001b5e:	e704      	b.n	800196a <UART_SetConfig+0x122>
 8001b60:	f44f 7080 	mov.w	r0, #256	; 0x100
 8001b64:	e701      	b.n	800196a <UART_SetConfig+0x122>
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8001b66:	f7ff fb95 	bl	8001294 <HAL_RCC_GetPCLK1Freq>
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8001b6a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	f000 8089 	beq.w	8001c84 <UART_SetConfig+0x43c>
 8001b72:	2b01      	cmp	r3, #1
 8001b74:	d072      	beq.n	8001c5c <UART_SetConfig+0x414>
 8001b76:	2b02      	cmp	r3, #2
 8001b78:	d072      	beq.n	8001c60 <UART_SetConfig+0x418>
 8001b7a:	2b03      	cmp	r3, #3
 8001b7c:	d072      	beq.n	8001c64 <UART_SetConfig+0x41c>
 8001b7e:	2b04      	cmp	r3, #4
 8001b80:	d072      	beq.n	8001c68 <UART_SetConfig+0x420>
 8001b82:	2b05      	cmp	r3, #5
 8001b84:	d072      	beq.n	8001c6c <UART_SetConfig+0x424>
 8001b86:	2b06      	cmp	r3, #6
 8001b88:	d072      	beq.n	8001c70 <UART_SetConfig+0x428>
 8001b8a:	2b07      	cmp	r3, #7
 8001b8c:	d072      	beq.n	8001c74 <UART_SetConfig+0x42c>
 8001b8e:	2b08      	cmp	r3, #8
 8001b90:	d072      	beq.n	8001c78 <UART_SetConfig+0x430>
 8001b92:	2b09      	cmp	r3, #9
 8001b94:	d072      	beq.n	8001c7c <UART_SetConfig+0x434>
 8001b96:	2b0a      	cmp	r3, #10
 8001b98:	d072      	beq.n	8001c80 <UART_SetConfig+0x438>
 8001b9a:	2b0b      	cmp	r3, #11
 8001b9c:	d172      	bne.n	8001c84 <UART_SetConfig+0x43c>
 8001b9e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001ba2:	2300      	movs	r3, #0
 8001ba4:	2100      	movs	r1, #0
 8001ba6:	f7fe fb3b 	bl	8000220 <__aeabi_uldivmod>
 8001baa:	6865      	ldr	r5, [r4, #4]
 8001bac:	020f      	lsls	r7, r1, #8
 8001bae:	ea47 6710 	orr.w	r7, r7, r0, lsr #24
 8001bb2:	0206      	lsls	r6, r0, #8
 8001bb4:	0868      	lsrs	r0, r5, #1
 8001bb6:	eb16 0b00 	adds.w	fp, r6, r0
 8001bba:	f147 0c00 	adc.w	ip, r7, #0
 8001bbe:	462a      	mov	r2, r5
 8001bc0:	2300      	movs	r3, #0
 8001bc2:	4658      	mov	r0, fp
 8001bc4:	4661      	mov	r1, ip
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8001bc6:	f7fe fb2b 	bl	8000220 <__aeabi_uldivmod>
            break;
 8001bca:	2200      	movs	r2, #0
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8001bcc:	4b9a      	ldr	r3, [pc, #616]	; (8001e38 <UART_SetConfig+0x5f0>)
 8001bce:	f5a0 7140 	sub.w	r1, r0, #768	; 0x300
 8001bd2:	4299      	cmp	r1, r3
 8001bd4:	f63f ae91 	bhi.w	80018fa <UART_SetConfig+0xb2>
          huart->Instance->BRR = usartdiv;
 8001bd8:	6823      	ldr	r3, [r4, #0]
 8001bda:	60d8      	str	r0, [r3, #12]
 8001bdc:	e68e      	b.n	80018fc <UART_SetConfig+0xb4>
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8001bde:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d036      	beq.n	8001c52 <UART_SetConfig+0x40a>
 8001be4:	2b01      	cmp	r3, #1
 8001be6:	d016      	beq.n	8001c16 <UART_SetConfig+0x3ce>
 8001be8:	2b02      	cmp	r3, #2
 8001bea:	d016      	beq.n	8001c1a <UART_SetConfig+0x3d2>
 8001bec:	2b03      	cmp	r3, #3
 8001bee:	d016      	beq.n	8001c1e <UART_SetConfig+0x3d6>
 8001bf0:	2b04      	cmp	r3, #4
 8001bf2:	d01e      	beq.n	8001c32 <UART_SetConfig+0x3ea>
 8001bf4:	2b05      	cmp	r3, #5
 8001bf6:	d01e      	beq.n	8001c36 <UART_SetConfig+0x3ee>
 8001bf8:	2b06      	cmp	r3, #6
 8001bfa:	d01e      	beq.n	8001c3a <UART_SetConfig+0x3f2>
 8001bfc:	2b07      	cmp	r3, #7
 8001bfe:	d020      	beq.n	8001c42 <UART_SetConfig+0x3fa>
 8001c00:	2b08      	cmp	r3, #8
 8001c02:	d020      	beq.n	8001c46 <UART_SetConfig+0x3fe>
 8001c04:	2b09      	cmp	r3, #9
 8001c06:	d020      	beq.n	8001c4a <UART_SetConfig+0x402>
 8001c08:	2b0a      	cmp	r3, #10
 8001c0a:	d020      	beq.n	8001c4e <UART_SetConfig+0x406>
 8001c0c:	2b0b      	cmp	r3, #11
 8001c0e:	d120      	bne.n	8001c52 <UART_SetConfig+0x40a>
 8001c10:	488a      	ldr	r0, [pc, #552]	; (8001e3c <UART_SetConfig+0x5f4>)
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8001c12:	2100      	movs	r1, #0
 8001c14:	e006      	b.n	8001c24 <UART_SetConfig+0x3dc>
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8001c16:	488a      	ldr	r0, [pc, #552]	; (8001e40 <UART_SetConfig+0x5f8>)
 8001c18:	e7fb      	b.n	8001c12 <UART_SetConfig+0x3ca>
 8001c1a:	488a      	ldr	r0, [pc, #552]	; (8001e44 <UART_SetConfig+0x5fc>)
 8001c1c:	e7f9      	b.n	8001c12 <UART_SetConfig+0x3ca>
 8001c1e:	a182      	add	r1, pc, #520	; (adr r1, 8001e28 <UART_SetConfig+0x5e0>)
 8001c20:	e9d1 0100 	ldrd	r0, r1, [r1]
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8001c24:	0855      	lsrs	r5, r2, #1
 8001c26:	1940      	adds	r0, r0, r5
 8001c28:	f04f 0300 	mov.w	r3, #0
 8001c2c:	f141 0100 	adc.w	r1, r1, #0
 8001c30:	e7c9      	b.n	8001bc6 <UART_SetConfig+0x37e>
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8001c32:	4885      	ldr	r0, [pc, #532]	; (8001e48 <UART_SetConfig+0x600>)
 8001c34:	e7ed      	b.n	8001c12 <UART_SetConfig+0x3ca>
 8001c36:	4885      	ldr	r0, [pc, #532]	; (8001e4c <UART_SetConfig+0x604>)
 8001c38:	e7eb      	b.n	8001c12 <UART_SetConfig+0x3ca>
 8001c3a:	a17d      	add	r1, pc, #500	; (adr r1, 8001e30 <UART_SetConfig+0x5e8>)
 8001c3c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001c40:	e7f0      	b.n	8001c24 <UART_SetConfig+0x3dc>
 8001c42:	4883      	ldr	r0, [pc, #524]	; (8001e50 <UART_SetConfig+0x608>)
 8001c44:	e7e5      	b.n	8001c12 <UART_SetConfig+0x3ca>
 8001c46:	4883      	ldr	r0, [pc, #524]	; (8001e54 <UART_SetConfig+0x60c>)
 8001c48:	e7e3      	b.n	8001c12 <UART_SetConfig+0x3ca>
 8001c4a:	4883      	ldr	r0, [pc, #524]	; (8001e58 <UART_SetConfig+0x610>)
 8001c4c:	e7e1      	b.n	8001c12 <UART_SetConfig+0x3ca>
 8001c4e:	4883      	ldr	r0, [pc, #524]	; (8001e5c <UART_SetConfig+0x614>)
 8001c50:	e7df      	b.n	8001c12 <UART_SetConfig+0x3ca>
 8001c52:	4883      	ldr	r0, [pc, #524]	; (8001e60 <UART_SetConfig+0x618>)
 8001c54:	e7dd      	b.n	8001c12 <UART_SetConfig+0x3ca>
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8001c56:	f7ff fabf 	bl	80011d8 <HAL_RCC_GetSysClockFreq>
 8001c5a:	e786      	b.n	8001b6a <UART_SetConfig+0x322>
 8001c5c:	2202      	movs	r2, #2
 8001c5e:	e7a0      	b.n	8001ba2 <UART_SetConfig+0x35a>
 8001c60:	2204      	movs	r2, #4
 8001c62:	e79e      	b.n	8001ba2 <UART_SetConfig+0x35a>
 8001c64:	2206      	movs	r2, #6
 8001c66:	e79c      	b.n	8001ba2 <UART_SetConfig+0x35a>
 8001c68:	2208      	movs	r2, #8
 8001c6a:	e79a      	b.n	8001ba2 <UART_SetConfig+0x35a>
 8001c6c:	220a      	movs	r2, #10
 8001c6e:	e798      	b.n	8001ba2 <UART_SetConfig+0x35a>
 8001c70:	220c      	movs	r2, #12
 8001c72:	e796      	b.n	8001ba2 <UART_SetConfig+0x35a>
 8001c74:	2210      	movs	r2, #16
 8001c76:	e794      	b.n	8001ba2 <UART_SetConfig+0x35a>
 8001c78:	2220      	movs	r2, #32
 8001c7a:	e792      	b.n	8001ba2 <UART_SetConfig+0x35a>
 8001c7c:	2240      	movs	r2, #64	; 0x40
 8001c7e:	e790      	b.n	8001ba2 <UART_SetConfig+0x35a>
 8001c80:	2280      	movs	r2, #128	; 0x80
 8001c82:	e78e      	b.n	8001ba2 <UART_SetConfig+0x35a>
 8001c84:	2201      	movs	r2, #1
 8001c86:	e78c      	b.n	8001ba2 <UART_SetConfig+0x35a>
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8001c88:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001c8a:	b39b      	cbz	r3, 8001cf4 <UART_SetConfig+0x4ac>
 8001c8c:	2b01      	cmp	r3, #1
 8001c8e:	d016      	beq.n	8001cbe <UART_SetConfig+0x476>
 8001c90:	2b02      	cmp	r3, #2
 8001c92:	d017      	beq.n	8001cc4 <UART_SetConfig+0x47c>
 8001c94:	2b03      	cmp	r3, #3
 8001c96:	d018      	beq.n	8001cca <UART_SetConfig+0x482>
 8001c98:	2b04      	cmp	r3, #4
 8001c9a:	d018      	beq.n	8001cce <UART_SetConfig+0x486>
 8001c9c:	2b05      	cmp	r3, #5
 8001c9e:	d019      	beq.n	8001cd4 <UART_SetConfig+0x48c>
 8001ca0:	2b06      	cmp	r3, #6
 8001ca2:	d019      	beq.n	8001cd8 <UART_SetConfig+0x490>
 8001ca4:	2b07      	cmp	r3, #7
 8001ca6:	d019      	beq.n	8001cdc <UART_SetConfig+0x494>
 8001ca8:	2b08      	cmp	r3, #8
 8001caa:	d01a      	beq.n	8001ce2 <UART_SetConfig+0x49a>
 8001cac:	2b09      	cmp	r3, #9
 8001cae:	d01b      	beq.n	8001ce8 <UART_SetConfig+0x4a0>
 8001cb0:	2b0a      	cmp	r3, #10
 8001cb2:	d01c      	beq.n	8001cee <UART_SetConfig+0x4a6>
 8001cb4:	2b0b      	cmp	r3, #11
 8001cb6:	d11d      	bne.n	8001cf4 <UART_SetConfig+0x4ac>
 8001cb8:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8001cbc:	e7a9      	b.n	8001c12 <UART_SetConfig+0x3ca>
 8001cbe:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 8001cc2:	e7a6      	b.n	8001c12 <UART_SetConfig+0x3ca>
 8001cc4:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8001cc8:	e7a3      	b.n	8001c12 <UART_SetConfig+0x3ca>
 8001cca:	4866      	ldr	r0, [pc, #408]	; (8001e64 <UART_SetConfig+0x61c>)
 8001ccc:	e7a1      	b.n	8001c12 <UART_SetConfig+0x3ca>
 8001cce:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8001cd2:	e79e      	b.n	8001c12 <UART_SetConfig+0x3ca>
 8001cd4:	4864      	ldr	r0, [pc, #400]	; (8001e68 <UART_SetConfig+0x620>)
 8001cd6:	e79c      	b.n	8001c12 <UART_SetConfig+0x3ca>
 8001cd8:	4864      	ldr	r0, [pc, #400]	; (8001e6c <UART_SetConfig+0x624>)
 8001cda:	e79a      	b.n	8001c12 <UART_SetConfig+0x3ca>
 8001cdc:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8001ce0:	e797      	b.n	8001c12 <UART_SetConfig+0x3ca>
 8001ce2:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8001ce6:	e794      	b.n	8001c12 <UART_SetConfig+0x3ca>
 8001ce8:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8001cec:	e791      	b.n	8001c12 <UART_SetConfig+0x3ca>
 8001cee:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8001cf2:	e78e      	b.n	8001c12 <UART_SetConfig+0x3ca>
 8001cf4:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 8001cf8:	e78b      	b.n	8001c12 <UART_SetConfig+0x3ca>
            ret = HAL_ERROR;
 8001cfa:	2201      	movs	r2, #1
  uint32_t usartdiv                   = 0x00000000U;
 8001cfc:	2000      	movs	r0, #0
 8001cfe:	e765      	b.n	8001bcc <UART_SetConfig+0x384>
    switch (clocksource)
 8001d00:	2a07      	cmp	r2, #7
 8001d02:	f200 8106 	bhi.w	8001f12 <UART_SetConfig+0x6ca>
 8001d06:	e8df f012 	tbh	[pc, r2, lsl #1]
 8001d0a:	0008      	.short	0x0008
 8001d0c:	0104003f 	.word	0x0104003f
 8001d10:	01040076 	.word	0x01040076
 8001d14:	01040104 	.word	0x01040104
 8001d18:	00c7      	.short	0x00c7
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8001d1a:	f7ff facd 	bl	80012b8 <HAL_RCC_GetPCLK2Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8001d1e:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8001d20:	2900      	cmp	r1, #0
 8001d22:	d06b      	beq.n	8001dfc <UART_SetConfig+0x5b4>
 8001d24:	2901      	cmp	r1, #1
 8001d26:	d06b      	beq.n	8001e00 <UART_SetConfig+0x5b8>
 8001d28:	2902      	cmp	r1, #2
 8001d2a:	d06b      	beq.n	8001e04 <UART_SetConfig+0x5bc>
 8001d2c:	2903      	cmp	r1, #3
 8001d2e:	d06b      	beq.n	8001e08 <UART_SetConfig+0x5c0>
 8001d30:	2904      	cmp	r1, #4
 8001d32:	d06b      	beq.n	8001e0c <UART_SetConfig+0x5c4>
 8001d34:	2905      	cmp	r1, #5
 8001d36:	d06b      	beq.n	8001e10 <UART_SetConfig+0x5c8>
 8001d38:	2906      	cmp	r1, #6
 8001d3a:	d06b      	beq.n	8001e14 <UART_SetConfig+0x5cc>
 8001d3c:	2907      	cmp	r1, #7
 8001d3e:	d06b      	beq.n	8001e18 <UART_SetConfig+0x5d0>
 8001d40:	2908      	cmp	r1, #8
 8001d42:	d06b      	beq.n	8001e1c <UART_SetConfig+0x5d4>
 8001d44:	2909      	cmp	r1, #9
 8001d46:	d06b      	beq.n	8001e20 <UART_SetConfig+0x5d8>
 8001d48:	290a      	cmp	r1, #10
 8001d4a:	d06b      	beq.n	8001e24 <UART_SetConfig+0x5dc>
 8001d4c:	290b      	cmp	r1, #11
 8001d4e:	bf14      	ite	ne
 8001d50:	2201      	movne	r2, #1
 8001d52:	f44f 7280 	moveq.w	r2, #256	; 0x100
 8001d56:	6861      	ldr	r1, [r4, #4]
 8001d58:	fbb0 f2f2 	udiv	r2, r0, r2
 8001d5c:	084b      	lsrs	r3, r1, #1
 8001d5e:	eb03 0342 	add.w	r3, r3, r2, lsl #1
 8001d62:	fbb3 f3f1 	udiv	r3, r3, r1
 8001d66:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8001d68:	2200      	movs	r2, #0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8001d6a:	f1a3 0010 	sub.w	r0, r3, #16
 8001d6e:	f64f 71ef 	movw	r1, #65519	; 0xffef
 8001d72:	4288      	cmp	r0, r1
 8001d74:	f63f adc1 	bhi.w	80018fa <UART_SetConfig+0xb2>
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8001d78:	f023 010f 	bic.w	r1, r3, #15
      huart->Instance->BRR = brrtemp;
 8001d7c:	6820      	ldr	r0, [r4, #0]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8001d7e:	f3c3 0342 	ubfx	r3, r3, #1, #3
      huart->Instance->BRR = brrtemp;
 8001d82:	430b      	orrs	r3, r1
 8001d84:	60c3      	str	r3, [r0, #12]
 8001d86:	e5b9      	b.n	80018fc <UART_SetConfig+0xb4>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8001d88:	b1fb      	cbz	r3, 8001dca <UART_SetConfig+0x582>
 8001d8a:	2b01      	cmp	r3, #1
 8001d8c:	d01f      	beq.n	8001dce <UART_SetConfig+0x586>
 8001d8e:	2b02      	cmp	r3, #2
 8001d90:	d01f      	beq.n	8001dd2 <UART_SetConfig+0x58a>
 8001d92:	2b03      	cmp	r3, #3
 8001d94:	d01f      	beq.n	8001dd6 <UART_SetConfig+0x58e>
 8001d96:	2b04      	cmp	r3, #4
 8001d98:	d01f      	beq.n	8001dda <UART_SetConfig+0x592>
 8001d9a:	2b05      	cmp	r3, #5
 8001d9c:	d01f      	beq.n	8001dde <UART_SetConfig+0x596>
 8001d9e:	2b06      	cmp	r3, #6
 8001da0:	d01f      	beq.n	8001de2 <UART_SetConfig+0x59a>
 8001da2:	2b07      	cmp	r3, #7
 8001da4:	d01f      	beq.n	8001de6 <UART_SetConfig+0x59e>
 8001da6:	2b08      	cmp	r3, #8
 8001da8:	d01f      	beq.n	8001dea <UART_SetConfig+0x5a2>
 8001daa:	2b09      	cmp	r3, #9
 8001dac:	d01f      	beq.n	8001dee <UART_SetConfig+0x5a6>
 8001dae:	2b0a      	cmp	r3, #10
 8001db0:	d01f      	beq.n	8001df2 <UART_SetConfig+0x5aa>
 8001db2:	492f      	ldr	r1, [pc, #188]	; (8001e70 <UART_SetConfig+0x628>)
 8001db4:	4a29      	ldr	r2, [pc, #164]	; (8001e5c <UART_SetConfig+0x614>)
 8001db6:	2b0b      	cmp	r3, #11
 8001db8:	bf14      	ite	ne
 8001dba:	4613      	movne	r3, r2
 8001dbc:	460b      	moveq	r3, r1
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8001dbe:	6862      	ldr	r2, [r4, #4]
 8001dc0:	eb03 0352 	add.w	r3, r3, r2, lsr #1
 8001dc4:	fbb3 f3f2 	udiv	r3, r3, r2
 8001dc8:	e7cd      	b.n	8001d66 <UART_SetConfig+0x51e>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8001dca:	4b24      	ldr	r3, [pc, #144]	; (8001e5c <UART_SetConfig+0x614>)
 8001dcc:	e7f7      	b.n	8001dbe <UART_SetConfig+0x576>
 8001dce:	4b1b      	ldr	r3, [pc, #108]	; (8001e3c <UART_SetConfig+0x5f4>)
 8001dd0:	e7f5      	b.n	8001dbe <UART_SetConfig+0x576>
 8001dd2:	4b28      	ldr	r3, [pc, #160]	; (8001e74 <UART_SetConfig+0x62c>)
 8001dd4:	e7f3      	b.n	8001dbe <UART_SetConfig+0x576>
 8001dd6:	4b28      	ldr	r3, [pc, #160]	; (8001e78 <UART_SetConfig+0x630>)
 8001dd8:	e7f1      	b.n	8001dbe <UART_SetConfig+0x576>
 8001dda:	4b28      	ldr	r3, [pc, #160]	; (8001e7c <UART_SetConfig+0x634>)
 8001ddc:	e7ef      	b.n	8001dbe <UART_SetConfig+0x576>
 8001dde:	4b28      	ldr	r3, [pc, #160]	; (8001e80 <UART_SetConfig+0x638>)
 8001de0:	e7ed      	b.n	8001dbe <UART_SetConfig+0x576>
 8001de2:	4b28      	ldr	r3, [pc, #160]	; (8001e84 <UART_SetConfig+0x63c>)
 8001de4:	e7eb      	b.n	8001dbe <UART_SetConfig+0x576>
 8001de6:	4b28      	ldr	r3, [pc, #160]	; (8001e88 <UART_SetConfig+0x640>)
 8001de8:	e7e9      	b.n	8001dbe <UART_SetConfig+0x576>
 8001dea:	4b28      	ldr	r3, [pc, #160]	; (8001e8c <UART_SetConfig+0x644>)
 8001dec:	e7e7      	b.n	8001dbe <UART_SetConfig+0x576>
 8001dee:	4b28      	ldr	r3, [pc, #160]	; (8001e90 <UART_SetConfig+0x648>)
 8001df0:	e7e5      	b.n	8001dbe <UART_SetConfig+0x576>
 8001df2:	4b28      	ldr	r3, [pc, #160]	; (8001e94 <UART_SetConfig+0x64c>)
 8001df4:	e7e3      	b.n	8001dbe <UART_SetConfig+0x576>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8001df6:	f7ff f9ef 	bl	80011d8 <HAL_RCC_GetSysClockFreq>
 8001dfa:	e790      	b.n	8001d1e <UART_SetConfig+0x4d6>
 8001dfc:	2201      	movs	r2, #1
 8001dfe:	e7aa      	b.n	8001d56 <UART_SetConfig+0x50e>
 8001e00:	2202      	movs	r2, #2
 8001e02:	e7a8      	b.n	8001d56 <UART_SetConfig+0x50e>
 8001e04:	2204      	movs	r2, #4
 8001e06:	e7a6      	b.n	8001d56 <UART_SetConfig+0x50e>
 8001e08:	2206      	movs	r2, #6
 8001e0a:	e7a4      	b.n	8001d56 <UART_SetConfig+0x50e>
 8001e0c:	2208      	movs	r2, #8
 8001e0e:	e7a2      	b.n	8001d56 <UART_SetConfig+0x50e>
 8001e10:	220a      	movs	r2, #10
 8001e12:	e7a0      	b.n	8001d56 <UART_SetConfig+0x50e>
 8001e14:	220c      	movs	r2, #12
 8001e16:	e79e      	b.n	8001d56 <UART_SetConfig+0x50e>
 8001e18:	2210      	movs	r2, #16
 8001e1a:	e79c      	b.n	8001d56 <UART_SetConfig+0x50e>
 8001e1c:	2220      	movs	r2, #32
 8001e1e:	e79a      	b.n	8001d56 <UART_SetConfig+0x50e>
 8001e20:	2240      	movs	r2, #64	; 0x40
 8001e22:	e798      	b.n	8001d56 <UART_SetConfig+0x50e>
 8001e24:	2280      	movs	r2, #128	; 0x80
 8001e26:	e796      	b.n	8001d56 <UART_SetConfig+0x50e>
 8001e28:	28b0aa00 	.word	0x28b0aa00
 8001e2c:	00000000 	.word	0x00000000
 8001e30:	14585500 	.word	0x14585500
 8001e34:	00000000 	.word	0x00000000
 8001e38:	000ffcff 	.word	0x000ffcff
 8001e3c:	00f42400 	.word	0x00f42400
 8001e40:	7a120000 	.word	0x7a120000
 8001e44:	3d090000 	.word	0x3d090000
 8001e48:	1e848000 	.word	0x1e848000
 8001e4c:	186a0000 	.word	0x186a0000
 8001e50:	0f424000 	.word	0x0f424000
 8001e54:	07a12000 	.word	0x07a12000
 8001e58:	03d09000 	.word	0x03d09000
 8001e5c:	01e84800 	.word	0x01e84800
 8001e60:	f4240000 	.word	0xf4240000
 8001e64:	00155500 	.word	0x00155500
 8001e68:	000ccc00 	.word	0x000ccc00
 8001e6c:	000aaa00 	.word	0x000aaa00
 8001e70:	0001e848 	.word	0x0001e848
 8001e74:	007a1200 	.word	0x007a1200
 8001e78:	00516154 	.word	0x00516154
 8001e7c:	003d0900 	.word	0x003d0900
 8001e80:	0030d400 	.word	0x0030d400
 8001e84:	0028b0aa 	.word	0x0028b0aa
 8001e88:	001e8480 	.word	0x001e8480
 8001e8c:	000f4240 	.word	0x000f4240
 8001e90:	0007a120 	.word	0x0007a120
 8001e94:	0003d090 	.word	0x0003d090
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8001e98:	b1d3      	cbz	r3, 8001ed0 <UART_SetConfig+0x688>
 8001e9a:	2b01      	cmp	r3, #1
 8001e9c:	d01b      	beq.n	8001ed6 <UART_SetConfig+0x68e>
 8001e9e:	2b02      	cmp	r3, #2
 8001ea0:	d01c      	beq.n	8001edc <UART_SetConfig+0x694>
 8001ea2:	2b03      	cmp	r3, #3
 8001ea4:	d01d      	beq.n	8001ee2 <UART_SetConfig+0x69a>
 8001ea6:	2b04      	cmp	r3, #4
 8001ea8:	d01e      	beq.n	8001ee8 <UART_SetConfig+0x6a0>
 8001eaa:	2b05      	cmp	r3, #5
 8001eac:	d01f      	beq.n	8001eee <UART_SetConfig+0x6a6>
 8001eae:	2b06      	cmp	r3, #6
 8001eb0:	d020      	beq.n	8001ef4 <UART_SetConfig+0x6ac>
 8001eb2:	2b07      	cmp	r3, #7
 8001eb4:	d021      	beq.n	8001efa <UART_SetConfig+0x6b2>
 8001eb6:	2b08      	cmp	r3, #8
 8001eb8:	d022      	beq.n	8001f00 <UART_SetConfig+0x6b8>
 8001eba:	2b09      	cmp	r3, #9
 8001ebc:	d023      	beq.n	8001f06 <UART_SetConfig+0x6be>
 8001ebe:	2b0a      	cmp	r3, #10
 8001ec0:	d024      	beq.n	8001f0c <UART_SetConfig+0x6c4>
 8001ec2:	2b0b      	cmp	r3, #11
 8001ec4:	bf14      	ite	ne
 8001ec6:	f44f 3380 	movne.w	r3, #65536	; 0x10000
 8001eca:	f44f 7380 	moveq.w	r3, #256	; 0x100
 8001ece:	e776      	b.n	8001dbe <UART_SetConfig+0x576>
 8001ed0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001ed4:	e773      	b.n	8001dbe <UART_SetConfig+0x576>
 8001ed6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001eda:	e770      	b.n	8001dbe <UART_SetConfig+0x576>
 8001edc:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001ee0:	e76d      	b.n	8001dbe <UART_SetConfig+0x576>
 8001ee2:	f642 23aa 	movw	r3, #10922	; 0x2aaa
 8001ee6:	e76a      	b.n	8001dbe <UART_SetConfig+0x576>
 8001ee8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001eec:	e767      	b.n	8001dbe <UART_SetConfig+0x576>
 8001eee:	f641 1398 	movw	r3, #6552	; 0x1998
 8001ef2:	e764      	b.n	8001dbe <UART_SetConfig+0x576>
 8001ef4:	f241 5354 	movw	r3, #5460	; 0x1554
 8001ef8:	e761      	b.n	8001dbe <UART_SetConfig+0x576>
 8001efa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001efe:	e75e      	b.n	8001dbe <UART_SetConfig+0x576>
 8001f00:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001f04:	e75b      	b.n	8001dbe <UART_SetConfig+0x576>
 8001f06:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001f0a:	e758      	b.n	8001dbe <UART_SetConfig+0x576>
 8001f0c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001f10:	e755      	b.n	8001dbe <UART_SetConfig+0x576>
        ret = HAL_ERROR;
 8001f12:	2201      	movs	r2, #1
  uint32_t usartdiv                   = 0x00000000U;
 8001f14:	2300      	movs	r3, #0
 8001f16:	e728      	b.n	8001d6a <UART_SetConfig+0x522>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8001f18:	f7ff f9ce 	bl	80012b8 <HAL_RCC_GetPCLK2Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8001f1c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d062      	beq.n	8001fe8 <UART_SetConfig+0x7a0>
 8001f22:	2b01      	cmp	r3, #1
 8001f24:	d062      	beq.n	8001fec <UART_SetConfig+0x7a4>
 8001f26:	2b02      	cmp	r3, #2
 8001f28:	d062      	beq.n	8001ff0 <UART_SetConfig+0x7a8>
 8001f2a:	2b03      	cmp	r3, #3
 8001f2c:	d062      	beq.n	8001ff4 <UART_SetConfig+0x7ac>
 8001f2e:	2b04      	cmp	r3, #4
 8001f30:	d062      	beq.n	8001ff8 <UART_SetConfig+0x7b0>
 8001f32:	2b05      	cmp	r3, #5
 8001f34:	d062      	beq.n	8001ffc <UART_SetConfig+0x7b4>
 8001f36:	2b06      	cmp	r3, #6
 8001f38:	d062      	beq.n	8002000 <UART_SetConfig+0x7b8>
 8001f3a:	2b07      	cmp	r3, #7
 8001f3c:	d062      	beq.n	8002004 <UART_SetConfig+0x7bc>
 8001f3e:	2b08      	cmp	r3, #8
 8001f40:	d062      	beq.n	8002008 <UART_SetConfig+0x7c0>
 8001f42:	2b09      	cmp	r3, #9
 8001f44:	d062      	beq.n	800200c <UART_SetConfig+0x7c4>
 8001f46:	2b0a      	cmp	r3, #10
 8001f48:	d062      	beq.n	8002010 <UART_SetConfig+0x7c8>
 8001f4a:	2b0b      	cmp	r3, #11
 8001f4c:	bf14      	ite	ne
 8001f4e:	2301      	movne	r3, #1
 8001f50:	f44f 7380 	moveq.w	r3, #256	; 0x100
 8001f54:	6862      	ldr	r2, [r4, #4]
 8001f56:	fbb0 f3f3 	udiv	r3, r0, r3
 8001f5a:	e01c      	b.n	8001f96 <UART_SetConfig+0x74e>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8001f5c:	b35b      	cbz	r3, 8001fb6 <UART_SetConfig+0x76e>
 8001f5e:	2b01      	cmp	r3, #1
 8001f60:	d02b      	beq.n	8001fba <UART_SetConfig+0x772>
 8001f62:	2b02      	cmp	r3, #2
 8001f64:	d02b      	beq.n	8001fbe <UART_SetConfig+0x776>
 8001f66:	2b03      	cmp	r3, #3
 8001f68:	d02b      	beq.n	8001fc2 <UART_SetConfig+0x77a>
 8001f6a:	2b04      	cmp	r3, #4
 8001f6c:	d02b      	beq.n	8001fc6 <UART_SetConfig+0x77e>
 8001f6e:	2b05      	cmp	r3, #5
 8001f70:	d02b      	beq.n	8001fca <UART_SetConfig+0x782>
 8001f72:	2b06      	cmp	r3, #6
 8001f74:	d02b      	beq.n	8001fce <UART_SetConfig+0x786>
 8001f76:	2b07      	cmp	r3, #7
 8001f78:	d02b      	beq.n	8001fd2 <UART_SetConfig+0x78a>
 8001f7a:	2b08      	cmp	r3, #8
 8001f7c:	d02b      	beq.n	8001fd6 <UART_SetConfig+0x78e>
 8001f7e:	2b09      	cmp	r3, #9
 8001f80:	d02b      	beq.n	8001fda <UART_SetConfig+0x792>
 8001f82:	2b0a      	cmp	r3, #10
 8001f84:	d02b      	beq.n	8001fde <UART_SetConfig+0x796>
 8001f86:	4a45      	ldr	r2, [pc, #276]	; (800209c <UART_SetConfig+0x854>)
 8001f88:	f24f 4124 	movw	r1, #62500	; 0xf424
 8001f8c:	2b0b      	cmp	r3, #11
 8001f8e:	bf14      	ite	ne
 8001f90:	4613      	movne	r3, r2
 8001f92:	460b      	moveq	r3, r1
 8001f94:	6862      	ldr	r2, [r4, #4]
 8001f96:	eb03 0352 	add.w	r3, r3, r2, lsr #1
 8001f9a:	fbb3 f3f2 	udiv	r3, r3, r2
  HAL_StatusTypeDef ret               = HAL_OK;
 8001f9e:	2200      	movs	r2, #0
 8001fa0:	b29b      	uxth	r3, r3
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8001fa2:	f1a3 0010 	sub.w	r0, r3, #16
 8001fa6:	f64f 71ef 	movw	r1, #65519	; 0xffef
 8001faa:	4288      	cmp	r0, r1
 8001fac:	f63f aca5 	bhi.w	80018fa <UART_SetConfig+0xb2>
      huart->Instance->BRR = usartdiv;
 8001fb0:	6821      	ldr	r1, [r4, #0]
 8001fb2:	60cb      	str	r3, [r1, #12]
 8001fb4:	e4a2      	b.n	80018fc <UART_SetConfig+0xb4>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8001fb6:	4b39      	ldr	r3, [pc, #228]	; (800209c <UART_SetConfig+0x854>)
 8001fb8:	e7ec      	b.n	8001f94 <UART_SetConfig+0x74c>
 8001fba:	4b39      	ldr	r3, [pc, #228]	; (80020a0 <UART_SetConfig+0x858>)
 8001fbc:	e7ea      	b.n	8001f94 <UART_SetConfig+0x74c>
 8001fbe:	4b39      	ldr	r3, [pc, #228]	; (80020a4 <UART_SetConfig+0x85c>)
 8001fc0:	e7e8      	b.n	8001f94 <UART_SetConfig+0x74c>
 8001fc2:	4b39      	ldr	r3, [pc, #228]	; (80020a8 <UART_SetConfig+0x860>)
 8001fc4:	e7e6      	b.n	8001f94 <UART_SetConfig+0x74c>
 8001fc6:	4b39      	ldr	r3, [pc, #228]	; (80020ac <UART_SetConfig+0x864>)
 8001fc8:	e7e4      	b.n	8001f94 <UART_SetConfig+0x74c>
 8001fca:	4b39      	ldr	r3, [pc, #228]	; (80020b0 <UART_SetConfig+0x868>)
 8001fcc:	e7e2      	b.n	8001f94 <UART_SetConfig+0x74c>
 8001fce:	4b39      	ldr	r3, [pc, #228]	; (80020b4 <UART_SetConfig+0x86c>)
 8001fd0:	e7e0      	b.n	8001f94 <UART_SetConfig+0x74c>
 8001fd2:	4b39      	ldr	r3, [pc, #228]	; (80020b8 <UART_SetConfig+0x870>)
 8001fd4:	e7de      	b.n	8001f94 <UART_SetConfig+0x74c>
 8001fd6:	4b39      	ldr	r3, [pc, #228]	; (80020bc <UART_SetConfig+0x874>)
 8001fd8:	e7dc      	b.n	8001f94 <UART_SetConfig+0x74c>
 8001fda:	4b39      	ldr	r3, [pc, #228]	; (80020c0 <UART_SetConfig+0x878>)
 8001fdc:	e7da      	b.n	8001f94 <UART_SetConfig+0x74c>
 8001fde:	4b39      	ldr	r3, [pc, #228]	; (80020c4 <UART_SetConfig+0x87c>)
 8001fe0:	e7d8      	b.n	8001f94 <UART_SetConfig+0x74c>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8001fe2:	f7ff f8f9 	bl	80011d8 <HAL_RCC_GetSysClockFreq>
 8001fe6:	e799      	b.n	8001f1c <UART_SetConfig+0x6d4>
 8001fe8:	2301      	movs	r3, #1
 8001fea:	e7b3      	b.n	8001f54 <UART_SetConfig+0x70c>
 8001fec:	2302      	movs	r3, #2
 8001fee:	e7b1      	b.n	8001f54 <UART_SetConfig+0x70c>
 8001ff0:	2304      	movs	r3, #4
 8001ff2:	e7af      	b.n	8001f54 <UART_SetConfig+0x70c>
 8001ff4:	2306      	movs	r3, #6
 8001ff6:	e7ad      	b.n	8001f54 <UART_SetConfig+0x70c>
 8001ff8:	2308      	movs	r3, #8
 8001ffa:	e7ab      	b.n	8001f54 <UART_SetConfig+0x70c>
 8001ffc:	230a      	movs	r3, #10
 8001ffe:	e7a9      	b.n	8001f54 <UART_SetConfig+0x70c>
 8002000:	230c      	movs	r3, #12
 8002002:	e7a7      	b.n	8001f54 <UART_SetConfig+0x70c>
 8002004:	2310      	movs	r3, #16
 8002006:	e7a5      	b.n	8001f54 <UART_SetConfig+0x70c>
 8002008:	2320      	movs	r3, #32
 800200a:	e7a3      	b.n	8001f54 <UART_SetConfig+0x70c>
 800200c:	2340      	movs	r3, #64	; 0x40
 800200e:	e7a1      	b.n	8001f54 <UART_SetConfig+0x70c>
 8002010:	2380      	movs	r3, #128	; 0x80
 8002012:	e79f      	b.n	8001f54 <UART_SetConfig+0x70c>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002014:	b1cb      	cbz	r3, 800204a <UART_SetConfig+0x802>
 8002016:	2b01      	cmp	r3, #1
 8002018:	d01a      	beq.n	8002050 <UART_SetConfig+0x808>
 800201a:	2b02      	cmp	r3, #2
 800201c:	d01b      	beq.n	8002056 <UART_SetConfig+0x80e>
 800201e:	2b03      	cmp	r3, #3
 8002020:	d01c      	beq.n	800205c <UART_SetConfig+0x814>
 8002022:	2b04      	cmp	r3, #4
 8002024:	d01d      	beq.n	8002062 <UART_SetConfig+0x81a>
 8002026:	2b05      	cmp	r3, #5
 8002028:	d01e      	beq.n	8002068 <UART_SetConfig+0x820>
 800202a:	2b06      	cmp	r3, #6
 800202c:	d01f      	beq.n	800206e <UART_SetConfig+0x826>
 800202e:	2b07      	cmp	r3, #7
 8002030:	d020      	beq.n	8002074 <UART_SetConfig+0x82c>
 8002032:	2b08      	cmp	r3, #8
 8002034:	d021      	beq.n	800207a <UART_SetConfig+0x832>
 8002036:	2b09      	cmp	r3, #9
 8002038:	d022      	beq.n	8002080 <UART_SetConfig+0x838>
 800203a:	2b0a      	cmp	r3, #10
 800203c:	d023      	beq.n	8002086 <UART_SetConfig+0x83e>
 800203e:	2b0b      	cmp	r3, #11
 8002040:	bf14      	ite	ne
 8002042:	f44f 4300 	movne.w	r3, #32768	; 0x8000
 8002046:	2380      	moveq	r3, #128	; 0x80
 8002048:	e7a4      	b.n	8001f94 <UART_SetConfig+0x74c>
 800204a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800204e:	e7a1      	b.n	8001f94 <UART_SetConfig+0x74c>
 8002050:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002054:	e79e      	b.n	8001f94 <UART_SetConfig+0x74c>
 8002056:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800205a:	e79b      	b.n	8001f94 <UART_SetConfig+0x74c>
 800205c:	f241 5355 	movw	r3, #5461	; 0x1555
 8002060:	e798      	b.n	8001f94 <UART_SetConfig+0x74c>
 8002062:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002066:	e795      	b.n	8001f94 <UART_SetConfig+0x74c>
 8002068:	f640 43cc 	movw	r3, #3276	; 0xccc
 800206c:	e792      	b.n	8001f94 <UART_SetConfig+0x74c>
 800206e:	f640 23aa 	movw	r3, #2730	; 0xaaa
 8002072:	e78f      	b.n	8001f94 <UART_SetConfig+0x74c>
 8002074:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002078:	e78c      	b.n	8001f94 <UART_SetConfig+0x74c>
 800207a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800207e:	e789      	b.n	8001f94 <UART_SetConfig+0x74c>
 8002080:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002084:	e786      	b.n	8001f94 <UART_SetConfig+0x74c>
 8002086:	f44f 7380 	mov.w	r3, #256	; 0x100
 800208a:	e783      	b.n	8001f94 <UART_SetConfig+0x74c>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800208c:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8002090:	f43f af3f 	beq.w	8001f12 <UART_SetConfig+0x6ca>
        ret = HAL_ERROR;
 8002094:	2201      	movs	r2, #1
  uint32_t usartdiv                   = 0x00000000U;
 8002096:	2300      	movs	r3, #0
 8002098:	e783      	b.n	8001fa2 <UART_SetConfig+0x75a>
 800209a:	bf00      	nop
 800209c:	00f42400 	.word	0x00f42400
 80020a0:	007a1200 	.word	0x007a1200
 80020a4:	003d0900 	.word	0x003d0900
 80020a8:	0028b0aa 	.word	0x0028b0aa
 80020ac:	001e8480 	.word	0x001e8480
 80020b0:	00186a00 	.word	0x00186a00
 80020b4:	00145855 	.word	0x00145855
 80020b8:	000f4240 	.word	0x000f4240
 80020bc:	0007a120 	.word	0x0007a120
 80020c0:	0003d090 	.word	0x0003d090
 80020c4:	0001e848 	.word	0x0001e848

080020c8 <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80020c8:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80020ca:	07da      	lsls	r2, r3, #31
{
 80020cc:	b510      	push	{r4, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80020ce:	d506      	bpl.n	80020de <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80020d0:	6801      	ldr	r1, [r0, #0]
 80020d2:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 80020d4:	684a      	ldr	r2, [r1, #4]
 80020d6:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 80020da:	4322      	orrs	r2, r4
 80020dc:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80020de:	079c      	lsls	r4, r3, #30
 80020e0:	d506      	bpl.n	80020f0 <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80020e2:	6801      	ldr	r1, [r0, #0]
 80020e4:	6b04      	ldr	r4, [r0, #48]	; 0x30
 80020e6:	684a      	ldr	r2, [r1, #4]
 80020e8:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80020ec:	4322      	orrs	r2, r4
 80020ee:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80020f0:	0759      	lsls	r1, r3, #29
 80020f2:	d506      	bpl.n	8002102 <UART_AdvFeatureConfig+0x3a>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80020f4:	6801      	ldr	r1, [r0, #0]
 80020f6:	6b44      	ldr	r4, [r0, #52]	; 0x34
 80020f8:	684a      	ldr	r2, [r1, #4]
 80020fa:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80020fe:	4322      	orrs	r2, r4
 8002100:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002102:	071a      	lsls	r2, r3, #28
 8002104:	d506      	bpl.n	8002114 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002106:	6801      	ldr	r1, [r0, #0]
 8002108:	6b84      	ldr	r4, [r0, #56]	; 0x38
 800210a:	684a      	ldr	r2, [r1, #4]
 800210c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002110:	4322      	orrs	r2, r4
 8002112:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002114:	06dc      	lsls	r4, r3, #27
 8002116:	d506      	bpl.n	8002126 <UART_AdvFeatureConfig+0x5e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002118:	6801      	ldr	r1, [r0, #0]
 800211a:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 800211c:	688a      	ldr	r2, [r1, #8]
 800211e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002122:	4322      	orrs	r2, r4
 8002124:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002126:	0699      	lsls	r1, r3, #26
 8002128:	d506      	bpl.n	8002138 <UART_AdvFeatureConfig+0x70>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800212a:	6801      	ldr	r1, [r0, #0]
 800212c:	6c04      	ldr	r4, [r0, #64]	; 0x40
 800212e:	688a      	ldr	r2, [r1, #8]
 8002130:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002134:	4322      	orrs	r2, r4
 8002136:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002138:	065a      	lsls	r2, r3, #25
 800213a:	d50f      	bpl.n	800215c <UART_AdvFeatureConfig+0x94>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800213c:	6801      	ldr	r1, [r0, #0]
 800213e:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8002140:	684a      	ldr	r2, [r1, #4]
 8002142:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8002146:	4322      	orrs	r2, r4
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002148:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800214c:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800214e:	d105      	bne.n	800215c <UART_AdvFeatureConfig+0x94>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002150:	684a      	ldr	r2, [r1, #4]
 8002152:	6c84      	ldr	r4, [r0, #72]	; 0x48
 8002154:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 8002158:	4322      	orrs	r2, r4
 800215a:	604a      	str	r2, [r1, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800215c:	061b      	lsls	r3, r3, #24
 800215e:	d506      	bpl.n	800216e <UART_AdvFeatureConfig+0xa6>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002160:	6802      	ldr	r2, [r0, #0]
 8002162:	6cc1      	ldr	r1, [r0, #76]	; 0x4c
 8002164:	6853      	ldr	r3, [r2, #4]
 8002166:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 800216a:	430b      	orrs	r3, r1
 800216c:	6053      	str	r3, [r2, #4]
 800216e:	bd10      	pop	{r4, pc}

08002170 <UART_WaitOnFlagUntilTimeout>:
  * @param Tickstart Tick start value
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8002170:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002174:	9d06      	ldr	r5, [sp, #24]
 8002176:	4604      	mov	r4, r0
 8002178:	460f      	mov	r7, r1
 800217a:	4616      	mov	r6, r2
 800217c:	4698      	mov	r8, r3
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800217e:	6821      	ldr	r1, [r4, #0]
 8002180:	69ca      	ldr	r2, [r1, #28]
 8002182:	ea37 0302 	bics.w	r3, r7, r2
 8002186:	bf0c      	ite	eq
 8002188:	2201      	moveq	r2, #1
 800218a:	2200      	movne	r2, #0
 800218c:	42b2      	cmp	r2, r6
 800218e:	d002      	beq.n	8002196 <UART_WaitOnFlagUntilTimeout+0x26>

        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 8002190:	2000      	movs	r0, #0
}
 8002192:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (Timeout != HAL_MAX_DELAY)
 8002196:	1c6b      	adds	r3, r5, #1
 8002198:	d0f2      	beq.n	8002180 <UART_WaitOnFlagUntilTimeout+0x10>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800219a:	f7fe fa11 	bl	80005c0 <HAL_GetTick>
 800219e:	eba0 0008 	sub.w	r0, r0, r8
 80021a2:	4285      	cmp	r5, r0
 80021a4:	d301      	bcc.n	80021aa <UART_WaitOnFlagUntilTimeout+0x3a>
 80021a6:	2d00      	cmp	r5, #0
 80021a8:	d1e9      	bne.n	800217e <UART_WaitOnFlagUntilTimeout+0xe>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 80021aa:	6823      	ldr	r3, [r4, #0]
 80021ac:	681a      	ldr	r2, [r3, #0]
 80021ae:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80021b2:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80021b4:	689a      	ldr	r2, [r3, #8]
 80021b6:	f022 0201 	bic.w	r2, r2, #1
 80021ba:	609a      	str	r2, [r3, #8]
        huart->gState = HAL_UART_STATE_READY;
 80021bc:	2320      	movs	r3, #32
 80021be:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
        huart->RxState = HAL_UART_STATE_READY;
 80021c2:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
        __HAL_UNLOCK(huart);
 80021c6:	2300      	movs	r3, #0
 80021c8:	f884 307c 	strb.w	r3, [r4, #124]	; 0x7c
 80021cc:	2003      	movs	r0, #3
 80021ce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080021d2 <UART_CheckIdleState>:
{
 80021d2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80021d4:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80021d6:	2600      	movs	r6, #0
 80021d8:	f8c0 6088 	str.w	r6, [r0, #136]	; 0x88
  tickstart = HAL_GetTick();
 80021dc:	f7fe f9f0 	bl	80005c0 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80021e0:	6823      	ldr	r3, [r4, #0]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	071a      	lsls	r2, r3, #28
  tickstart = HAL_GetTick();
 80021e6:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80021e8:	d417      	bmi.n	800221a <UART_CheckIdleState+0x48>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80021ea:	6823      	ldr	r3, [r4, #0]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	075b      	lsls	r3, r3, #29
 80021f0:	d50a      	bpl.n	8002208 <UART_CheckIdleState+0x36>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80021f2:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80021f6:	9300      	str	r3, [sp, #0]
 80021f8:	2200      	movs	r2, #0
 80021fa:	462b      	mov	r3, r5
 80021fc:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8002200:	4620      	mov	r0, r4
 8002202:	f7ff ffb5 	bl	8002170 <UART_WaitOnFlagUntilTimeout>
 8002206:	b9a0      	cbnz	r0, 8002232 <UART_CheckIdleState+0x60>
  huart->gState = HAL_UART_STATE_READY;
 8002208:	2320      	movs	r3, #32
  __HAL_UNLOCK(huart);
 800220a:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 800220c:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
  __HAL_UNLOCK(huart);
 8002210:	f884 007c 	strb.w	r0, [r4, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8002214:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
  return HAL_OK;
 8002218:	e00c      	b.n	8002234 <UART_CheckIdleState+0x62>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800221a:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800221e:	9300      	str	r3, [sp, #0]
 8002220:	4632      	mov	r2, r6
 8002222:	4603      	mov	r3, r0
 8002224:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8002228:	4620      	mov	r0, r4
 800222a:	f7ff ffa1 	bl	8002170 <UART_WaitOnFlagUntilTimeout>
 800222e:	2800      	cmp	r0, #0
 8002230:	d0db      	beq.n	80021ea <UART_CheckIdleState+0x18>
      return HAL_TIMEOUT;
 8002232:	2003      	movs	r0, #3
}
 8002234:	b002      	add	sp, #8
 8002236:	bd70      	pop	{r4, r5, r6, pc}

08002238 <HAL_UART_Init>:
{
 8002238:	b510      	push	{r4, lr}
  if (huart == NULL)
 800223a:	4604      	mov	r4, r0
 800223c:	b350      	cbz	r0, 8002294 <HAL_UART_Init+0x5c>
  if (huart->gState == HAL_UART_STATE_RESET)
 800223e:	f8d0 3080 	ldr.w	r3, [r0, #128]	; 0x80
 8002242:	b91b      	cbnz	r3, 800224c <HAL_UART_Init+0x14>
    huart->Lock = HAL_UNLOCKED;
 8002244:	f880 307c 	strb.w	r3, [r0, #124]	; 0x7c
    HAL_UART_MspInit(huart);
 8002248:	f000 fa54 	bl	80026f4 <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 800224c:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 800224e:	2324      	movs	r3, #36	; 0x24
 8002250:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
  __HAL_UART_DISABLE(huart);
 8002254:	6813      	ldr	r3, [r2, #0]
 8002256:	f023 0301 	bic.w	r3, r3, #1
 800225a:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 800225c:	4620      	mov	r0, r4
 800225e:	f7ff faf3 	bl	8001848 <UART_SetConfig>
 8002262:	2801      	cmp	r0, #1
 8002264:	d016      	beq.n	8002294 <HAL_UART_Init+0x5c>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002266:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8002268:	b113      	cbz	r3, 8002270 <HAL_UART_Init+0x38>
    UART_AdvFeatureConfig(huart);
 800226a:	4620      	mov	r0, r4
 800226c:	f7ff ff2c 	bl	80020c8 <UART_AdvFeatureConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002270:	6823      	ldr	r3, [r4, #0]
 8002272:	685a      	ldr	r2, [r3, #4]
 8002274:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002278:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800227a:	689a      	ldr	r2, [r3, #8]
 800227c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002280:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8002282:	681a      	ldr	r2, [r3, #0]
 8002284:	f042 0201 	orr.w	r2, r2, #1
  return (UART_CheckIdleState(huart));
 8002288:	4620      	mov	r0, r4
  __HAL_UART_ENABLE(huart);
 800228a:	601a      	str	r2, [r3, #0]
}
 800228c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  return (UART_CheckIdleState(huart));
 8002290:	f7ff bf9f 	b.w	80021d2 <UART_CheckIdleState>
}
 8002294:	2001      	movs	r0, #1
 8002296:	bd10      	pop	{r4, pc}

08002298 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8002298:	b51f      	push	{r0, r1, r2, r3, r4, lr}
  uint8_t rx_fifo_depth;
  uint8_t tx_fifo_depth;
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
 800229a:	2203      	movs	r2, #3
 800229c:	f88d 2003 	strb.w	r2, [sp, #3]
 80022a0:	2207      	movs	r2, #7
 80022a2:	f88d 2004 	strb.w	r2, [sp, #4]
 80022a6:	2200      	movs	r2, #0
 80022a8:	f88d 2006 	strb.w	r2, [sp, #6]
 80022ac:	f88d 2007 	strb.w	r2, [sp, #7]
  uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};
 80022b0:	2208      	movs	r2, #8
 80022b2:	f88d 2008 	strb.w	r2, [sp, #8]
 80022b6:	f88d 200c 	strb.w	r2, [sp, #12]

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80022ba:	6e42      	ldr	r2, [r0, #100]	; 0x64
  uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
 80022bc:	2301      	movs	r3, #1
  uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};
 80022be:	2104      	movs	r1, #4
 80022c0:	2402      	movs	r4, #2
  uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
 80022c2:	f88d 3000 	strb.w	r3, [sp]
 80022c6:	f88d 3001 	strb.w	r3, [sp, #1]
 80022ca:	f88d 3002 	strb.w	r3, [sp, #2]
 80022ce:	f88d 3005 	strb.w	r3, [sp, #5]
  uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};
 80022d2:	f88d 1009 	strb.w	r1, [sp, #9]
 80022d6:	f88d 400a 	strb.w	r4, [sp, #10]
 80022da:	f88d 100b 	strb.w	r1, [sp, #11]
 80022de:	f88d 300d 	strb.w	r3, [sp, #13]
 80022e2:	f88d 300e 	strb.w	r3, [sp, #14]
 80022e6:	f88d 300f 	strb.w	r3, [sp, #15]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80022ea:	b92a      	cbnz	r2, 80022f8 <UARTEx_SetNbDataToProcess+0x60>
  {
    huart->NbTxDataToProcess = 1U;
 80022ec:	f8a0 306a 	strh.w	r3, [r0, #106]	; 0x6a
    rx_fifo_depth = RX_FIFO_DEPTH;
    tx_fifo_depth = TX_FIFO_DEPTH;
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
 80022f0:	f8a0 3068 	strh.w	r3, [r0, #104]	; 0x68
  }
}
 80022f4:	b004      	add	sp, #16
 80022f6:	bd10      	pop	{r4, pc}
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80022f8:	6802      	ldr	r2, [r0, #0]
 80022fa:	6893      	ldr	r3, [r2, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80022fc:	6891      	ldr	r1, [r2, #8]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
 80022fe:	aa04      	add	r2, sp, #16
 8002300:	eb02 7151 	add.w	r1, r2, r1, lsr #29
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
 8002304:	f3c3 6342 	ubfx	r3, r3, #25, #3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
 8002308:	f811 2c10 	ldrb.w	r2, [r1, #-16]
 800230c:	f811 1c08 	ldrb.w	r1, [r1, #-8]
 8002310:	00d2      	lsls	r2, r2, #3
 8002312:	fb92 f2f1 	sdiv	r2, r2, r1
 8002316:	f8a0 206a 	strh.w	r2, [r0, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
 800231a:	aa04      	add	r2, sp, #16
 800231c:	4413      	add	r3, r2
 800231e:	f813 2c10 	ldrb.w	r2, [r3, #-16]
 8002322:	f813 3c08 	ldrb.w	r3, [r3, #-8]
 8002326:	00d2      	lsls	r2, r2, #3
 8002328:	fb92 f3f3 	sdiv	r3, r2, r3
 800232c:	e7e0      	b.n	80022f0 <UARTEx_SetNbDataToProcess+0x58>

0800232e <HAL_UARTEx_DisableFifoMode>:
  __HAL_LOCK(huart);
 800232e:	f890 307c 	ldrb.w	r3, [r0, #124]	; 0x7c
 8002332:	2b01      	cmp	r3, #1
 8002334:	d014      	beq.n	8002360 <HAL_UARTEx_DisableFifoMode+0x32>
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8002336:	6802      	ldr	r2, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8002338:	2324      	movs	r3, #36	; 0x24
 800233a:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800233e:	6811      	ldr	r1, [r2, #0]
  __HAL_UART_DISABLE(huart);
 8002340:	6813      	ldr	r3, [r2, #0]
 8002342:	f023 0301 	bic.w	r3, r3, #1
 8002346:	6013      	str	r3, [r2, #0]
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8002348:	f021 5100 	bic.w	r1, r1, #536870912	; 0x20000000
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800234c:	2300      	movs	r3, #0
 800234e:	6643      	str	r3, [r0, #100]	; 0x64
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8002350:	6011      	str	r1, [r2, #0]
  huart->gState = HAL_UART_STATE_READY;
 8002352:	2220      	movs	r2, #32
 8002354:	f8c0 2080 	str.w	r2, [r0, #128]	; 0x80
  __HAL_UNLOCK(huart);
 8002358:	f880 307c 	strb.w	r3, [r0, #124]	; 0x7c
  return HAL_OK;
 800235c:	4618      	mov	r0, r3
 800235e:	4770      	bx	lr
  __HAL_LOCK(huart);
 8002360:	2002      	movs	r0, #2
}
 8002362:	4770      	bx	lr

08002364 <HAL_UARTEx_SetTxFifoThreshold>:
{
 8002364:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(huart);
 8002366:	f890 307c 	ldrb.w	r3, [r0, #124]	; 0x7c
 800236a:	2b01      	cmp	r3, #1
{
 800236c:	4604      	mov	r4, r0
  __HAL_LOCK(huart);
 800236e:	d01b      	beq.n	80023a8 <HAL_UARTEx_SetTxFifoThreshold+0x44>
 8002370:	2301      	movs	r3, #1
 8002372:	f880 307c 	strb.w	r3, [r0, #124]	; 0x7c
  huart->gState = HAL_UART_STATE_BUSY;
 8002376:	2324      	movs	r3, #36	; 0x24
 8002378:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800237c:	6803      	ldr	r3, [r0, #0]
 800237e:	681d      	ldr	r5, [r3, #0]
  __HAL_UART_DISABLE(huart);
 8002380:	681a      	ldr	r2, [r3, #0]
 8002382:	f022 0201 	bic.w	r2, r2, #1
 8002386:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8002388:	689a      	ldr	r2, [r3, #8]
 800238a:	f022 4260 	bic.w	r2, r2, #3758096384	; 0xe0000000
 800238e:	4311      	orrs	r1, r2
 8002390:	6099      	str	r1, [r3, #8]
  UARTEx_SetNbDataToProcess(huart);
 8002392:	f7ff ff81 	bl	8002298 <UARTEx_SetNbDataToProcess>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8002396:	6803      	ldr	r3, [r0, #0]
 8002398:	601d      	str	r5, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 800239a:	2320      	movs	r3, #32
 800239c:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80
  __HAL_UNLOCK(huart);
 80023a0:	2000      	movs	r0, #0
 80023a2:	f884 007c 	strb.w	r0, [r4, #124]	; 0x7c
  return HAL_OK;
 80023a6:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(huart);
 80023a8:	2002      	movs	r0, #2
}
 80023aa:	bd38      	pop	{r3, r4, r5, pc}

080023ac <HAL_UARTEx_SetRxFifoThreshold>:
{
 80023ac:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(huart);
 80023ae:	f890 307c 	ldrb.w	r3, [r0, #124]	; 0x7c
 80023b2:	2b01      	cmp	r3, #1
{
 80023b4:	4604      	mov	r4, r0
  __HAL_LOCK(huart);
 80023b6:	d01b      	beq.n	80023f0 <HAL_UARTEx_SetRxFifoThreshold+0x44>
 80023b8:	2301      	movs	r3, #1
 80023ba:	f880 307c 	strb.w	r3, [r0, #124]	; 0x7c
  huart->gState = HAL_UART_STATE_BUSY;
 80023be:	2324      	movs	r3, #36	; 0x24
 80023c0:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80023c4:	6803      	ldr	r3, [r0, #0]
 80023c6:	681d      	ldr	r5, [r3, #0]
  __HAL_UART_DISABLE(huart);
 80023c8:	681a      	ldr	r2, [r3, #0]
 80023ca:	f022 0201 	bic.w	r2, r2, #1
 80023ce:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80023d0:	689a      	ldr	r2, [r3, #8]
 80023d2:	f022 6260 	bic.w	r2, r2, #234881024	; 0xe000000
 80023d6:	4311      	orrs	r1, r2
 80023d8:	6099      	str	r1, [r3, #8]
  UARTEx_SetNbDataToProcess(huart);
 80023da:	f7ff ff5d 	bl	8002298 <UARTEx_SetNbDataToProcess>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80023de:	6803      	ldr	r3, [r0, #0]
 80023e0:	601d      	str	r5, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 80023e2:	2320      	movs	r3, #32
 80023e4:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80
  __HAL_UNLOCK(huart);
 80023e8:	2000      	movs	r0, #0
 80023ea:	f884 007c 	strb.w	r0, [r4, #124]	; 0x7c
  return HAL_OK;
 80023ee:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(huart);
 80023f0:	2002      	movs	r0, #2
}
 80023f2:	bd38      	pop	{r3, r4, r5, pc}

080023f4 <USB_DisableGlobalInt>:
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= ~winterruptmask;
 80023f4:	f8b0 3040 	ldrh.w	r3, [r0, #64]	; 0x40
 80023f8:	f423 537e 	bic.w	r3, r3, #16256	; 0x3f80
 80023fc:	045b      	lsls	r3, r3, #17
 80023fe:	0c5b      	lsrs	r3, r3, #17
 8002400:	f8a0 3040 	strh.w	r3, [r0, #64]	; 0x40

  return HAL_OK;
}
 8002404:	2000      	movs	r0, #0
 8002406:	4770      	bx	lr

08002408 <USB_DevInit>:
  * @param  cfg  : pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8002408:	b084      	sub	sp, #16
 800240a:	b510      	push	{r4, lr}
 800240c:	ac03      	add	r4, sp, #12
 800240e:	e884 000e 	stmia.w	r4, {r1, r2, r3}
  /* Init Device */
  /*CNTR_FRES = 1*/
  USBx->CNTR = USB_CNTR_FRES;

  /*CNTR_FRES = 0*/
  USBx->CNTR = 0;
 8002412:	2200      	movs	r2, #0
  USBx->CNTR = USB_CNTR_FRES;
 8002414:	2301      	movs	r3, #1
 8002416:	f8a0 3040 	strh.w	r3, [r0, #64]	; 0x40
  USBx->CNTR = 0;
 800241a:	f8a0 2040 	strh.w	r2, [r0, #64]	; 0x40

  /*Clear pending interrupts*/
  USBx->ISTR = 0;
 800241e:	f8a0 2044 	strh.w	r2, [r0, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8002422:	f8a0 2050 	strh.w	r2, [r0, #80]	; 0x50
  USBx->CNTR |= winterruptmask;
 8002426:	f8b0 3040 	ldrh.w	r3, [r0, #64]	; 0x40

  /* Enable USB Device Interrupt mask */
  (void)USB_EnableGlobalInt(USBx);

  return HAL_OK;
}
 800242a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  USBx->CNTR |= winterruptmask;
 800242e:	b29b      	uxth	r3, r3
 8002430:	f443 433f 	orr.w	r3, r3, #48896	; 0xbf00
 8002434:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002438:	f8a0 3040 	strh.w	r3, [r0, #64]	; 0x40
}
 800243c:	b004      	add	sp, #16
 800243e:	4610      	mov	r0, r2
 8002440:	4770      	bx	lr

08002442 <LL_AHB2_GRP1_EnableClock>:
  * @retval None
*/
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8002442:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
{
 8002446:	b082      	sub	sp, #8
  SET_BIT(RCC->AHB2ENR, Periphs);
 8002448:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800244a:	4302      	orrs	r2, r0
 800244c:	64da      	str	r2, [r3, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800244e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002450:	4018      	ands	r0, r3
 8002452:	9001      	str	r0, [sp, #4]
  (void)tmpreg;
 8002454:	9b01      	ldr	r3, [sp, #4]
}
 8002456:	b002      	add	sp, #8
 8002458:	4770      	bx	lr
	...

0800245c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800245c:	b570      	push	{r4, r5, r6, lr}
 800245e:	b0ae      	sub	sp, #184	; 0xb8
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002460:	2248      	movs	r2, #72	; 0x48
 8002462:	2100      	movs	r1, #0
 8002464:	a808      	add	r0, sp, #32
 8002466:	f000 fb31 	bl	8002acc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800246a:	221c      	movs	r2, #28
 800246c:	2100      	movs	r1, #0
 800246e:	a801      	add	r0, sp, #4
 8002470:	f000 fb2c 	bl	8002acc <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002474:	2100      	movs	r1, #0
 8002476:	2250      	movs	r2, #80	; 0x50
 8002478:	a81a      	add	r0, sp, #104	; 0x68
 800247a:	f000 fb27 	bl	8002acc <memset>

  /** Macro to configure the PLL multiplication factor 
  */
  __HAL_RCC_PLL_PLLM_CONFIG(RCC_PLLM_DIV1);
 800247e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI1
                              |RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE
                              |RCC_OSCILLATORTYPE_MSI;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8002482:	2501      	movs	r5, #1
  __HAL_RCC_PLL_PLLM_CONFIG(RCC_PLLM_DIV1);
 8002484:	68da      	ldr	r2, [r3, #12]
 8002486:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800248a:	60da      	str	r2, [r3, #12]
  __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_MSI);
 800248c:	68da      	ldr	r2, [r3, #12]
 800248e:	f022 0203 	bic.w	r2, r2, #3
 8002492:	f042 0201 	orr.w	r2, r2, #1
 8002496:	60da      	str	r2, [r3, #12]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 8002498:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 800249c:	f022 0218 	bic.w	r2, r2, #24
 80024a0:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80024a4:	4a27      	ldr	r2, [pc, #156]	; (8002544 <SystemClock_Config+0xe8>)
 80024a6:	6813      	ldr	r3, [r2, #0]
 80024a8:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80024ac:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80024b0:	6013      	str	r3, [r2, #0]
 80024b2:	6813      	ldr	r3, [r2, #0]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80024b4:	950a      	str	r5, [sp, #40]	; 0x28
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80024b6:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80024ba:	9300      	str	r3, [sp, #0]
 80024bc:	9b00      	ldr	r3, [sp, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80024be:	950f      	str	r5, [sp, #60]	; 0x3c
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI1
 80024c0:	232f      	movs	r3, #47	; 0x2f
 80024c2:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80024c4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80024c8:	9309      	str	r3, [sp, #36]	; 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80024ca:	f44f 7380 	mov.w	r3, #256	; 0x100
 80024ce:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80024d0:	2340      	movs	r3, #64	; 0x40
 80024d2:	930c      	str	r3, [sp, #48]	; 0x30
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80024d4:	2360      	movs	r3, #96	; 0x60
 80024d6:	9311      	str	r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80024d8:	a808      	add	r0, sp, #32
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80024da:	2305      	movs	r3, #5
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK4|RCC_CLOCKTYPE_HCLK2
                              |RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80024dc:	2400      	movs	r4, #0
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80024de:	930d      	str	r3, [sp, #52]	; 0x34
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 80024e0:	2602      	movs	r6, #2
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80024e2:	f7fe fabd 	bl	8000a60 <HAL_RCC_OscConfig>
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
  RCC_ClkInitStruct.AHBCLK2Divider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.AHBCLK4Divider = RCC_SYSCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80024e6:	4629      	mov	r1, r5
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK4|RCC_CLOCKTYPE_HCLK2
 80024e8:	236f      	movs	r3, #111	; 0x6f
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80024ea:	a801      	add	r0, sp, #4
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK4|RCC_CLOCKTYPE_HCLK2
 80024ec:	9301      	str	r3, [sp, #4]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 80024ee:	9602      	str	r6, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80024f0:	9403      	str	r4, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80024f2:	9404      	str	r4, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80024f4:	9405      	str	r4, [sp, #20]
  RCC_ClkInitStruct.AHBCLK2Divider = RCC_SYSCLK_DIV1;
 80024f6:	9406      	str	r4, [sp, #24]
  RCC_ClkInitStruct.AHBCLK4Divider = RCC_SYSCLK_DIV1;
 80024f8:	9407      	str	r4, [sp, #28]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80024fa:	f7fe fd6f 	bl	8000fdc <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
  /** Initializes the peripherals clocks 
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SMPS|RCC_PERIPHCLK_RTC
 80024fe:	f642 1303 	movw	r3, #10499	; 0x2903
 8002502:	931a      	str	r3, [sp, #104]	; 0x68
                              |RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_LPUART1
                              |RCC_PERIPHCLK_USB;
  PeriphClkInitStruct.PLLSAI1.PLLN = 24;
 8002504:	2318      	movs	r3, #24
 8002506:	931b      	str	r3, [sp, #108]	; 0x6c
  PeriphClkInitStruct.PLLSAI1.PLLP = RCC_PLLP_DIV2;
 8002508:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800250c:	931c      	str	r3, [sp, #112]	; 0x70
  PeriphClkInitStruct.PLLSAI1.PLLQ = RCC_PLLQ_DIV2;
 800250e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002512:	931d      	str	r3, [sp, #116]	; 0x74
  PeriphClkInitStruct.PLLSAI1.PLLR = RCC_PLLR_DIV2;
 8002514:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8002518:	931e      	str	r3, [sp, #120]	; 0x78
  PeriphClkInitStruct.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_USBCLK;
 800251a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800251e:	931f      	str	r3, [sp, #124]	; 0x7c
  PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
  PeriphClkInitStruct.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
  PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 8002520:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8002524:	9327      	str	r3, [sp, #156]	; 0x9c
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8002526:	f44f 7300 	mov.w	r3, #512	; 0x200
 800252a:	932a      	str	r3, [sp, #168]	; 0xa8
  PeriphClkInitStruct.SmpsClockSelection = RCC_SMPSCLKSOURCE_HSE;
  PeriphClkInitStruct.SmpsDivSelection = RCC_SMPSCLKDIV_RANGE1;

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800252c:	a81a      	add	r0, sp, #104	; 0x68
  PeriphClkInitStruct.SmpsDivSelection = RCC_SMPSCLKDIV_RANGE1;
 800252e:	2310      	movs	r3, #16
 8002530:	932d      	str	r3, [sp, #180]	; 0xb4
  PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002532:	9420      	str	r4, [sp, #128]	; 0x80
  PeriphClkInitStruct.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8002534:	9421      	str	r4, [sp, #132]	; 0x84
  PeriphClkInitStruct.SmpsClockSelection = RCC_SMPSCLKSOURCE_HSE;
 8002536:	962c      	str	r6, [sp, #176]	; 0xb0
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002538:	f7fe fefb 	bl	8001332 <HAL_RCCEx_PeriphCLKConfig>
  {
    Error_Handler();
  }
  /** Enable MSI Auto calibration 
  */
  HAL_RCCEx_EnableMSIPLLMode();
 800253c:	f7ff f89b 	bl	8001676 <HAL_RCCEx_EnableMSIPLLMode>
}
 8002540:	b02e      	add	sp, #184	; 0xb8
 8002542:	bd70      	pop	{r4, r5, r6, pc}
 8002544:	58000400 	.word	0x58000400

08002548 <main>:
{
 8002548:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
  HAL_Init();
 800254a:	f7fe f817 	bl	800057c <HAL_Init>
  SystemClock_Config();
 800254e:	f7ff ff85 	bl	800245c <SystemClock_Config>
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002552:	2214      	movs	r2, #20
 8002554:	2100      	movs	r1, #0
 8002556:	a801      	add	r0, sp, #4
 8002558:	f000 fab8 	bl	8002acc <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800255c:	2004      	movs	r0, #4
 800255e:	f7ff ff70 	bl	8002442 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002562:	2001      	movs	r0, #1
 8002564:	f7ff ff6d 	bl	8002442 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002568:	2002      	movs	r0, #2
 800256a:	f7ff ff6a 	bl	8002442 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800256e:	2008      	movs	r0, #8
 8002570:	f7ff ff67 	bl	8002442 <LL_AHB2_GRP1_EnableClock>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD2_Pin|LD3_Pin|LD1_Pin, GPIO_PIN_RESET);
 8002574:	2200      	movs	r2, #0
 8002576:	2123      	movs	r1, #35	; 0x23
 8002578:	4849      	ldr	r0, [pc, #292]	; (80026a0 <main+0x158>)
  hlpuart1.Instance = LPUART1;
 800257a:	4d4a      	ldr	r5, [pc, #296]	; (80026a4 <main+0x15c>)

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800257c:	2400      	movs	r4, #0
  HAL_GPIO_WritePin(GPIOB, LD2_Pin|LD3_Pin|LD1_Pin, GPIO_PIN_RESET);
 800257e:	f7fe f939 	bl	80007f4 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = B1_Pin;
 8002582:	2310      	movs	r3, #16
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8002584:	a901      	add	r1, sp, #4
 8002586:	4848      	ldr	r0, [pc, #288]	; (80026a8 <main+0x160>)
  GPIO_InitStruct.Pin = B1_Pin;
 8002588:	9301      	str	r3, [sp, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800258a:	9402      	str	r4, [sp, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800258c:	9403      	str	r4, [sp, #12]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800258e:	f7fe f87f 	bl	8000690 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin LD3_Pin LD1_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|LD3_Pin|LD1_Pin;
 8002592:	2323      	movs	r3, #35	; 0x23
 8002594:	9301      	str	r3, [sp, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002596:	a901      	add	r1, sp, #4
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002598:	2301      	movs	r3, #1
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800259a:	4841      	ldr	r0, [pc, #260]	; (80026a0 <main+0x158>)
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800259c:	9302      	str	r3, [sp, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800259e:	9403      	str	r4, [sp, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025a0:	9404      	str	r4, [sp, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80025a2:	f7fe f875 	bl	8000690 <HAL_GPIO_Init>

  /*Configure GPIO pins : B2_Pin B3_Pin */
  GPIO_InitStruct.Pin = B2_Pin|B3_Pin;
 80025a6:	2303      	movs	r3, #3
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80025a8:	a901      	add	r1, sp, #4
 80025aa:	4840      	ldr	r0, [pc, #256]	; (80026ac <main+0x164>)
  GPIO_InitStruct.Pin = B2_Pin|B3_Pin;
 80025ac:	9301      	str	r3, [sp, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80025ae:	9402      	str	r4, [sp, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025b0:	9403      	str	r4, [sp, #12]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80025b2:	f7fe f86d 	bl	8000690 <HAL_GPIO_Init>
  hlpuart1.Init.BaudRate = 9600;
 80025b6:	4a3e      	ldr	r2, [pc, #248]	; (80026b0 <main+0x168>)
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 80025b8:	60ac      	str	r4, [r5, #8]
  hlpuart1.Init.BaudRate = 9600;
 80025ba:	f44f 5316 	mov.w	r3, #9600	; 0x2580
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 80025be:	260c      	movs	r6, #12
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 80025c0:	4628      	mov	r0, r5
  hlpuart1.Init.BaudRate = 9600;
 80025c2:	e885 000c 	stmia.w	r5, {r2, r3}
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 80025c6:	60ec      	str	r4, [r5, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 80025c8:	612c      	str	r4, [r5, #16]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80025ca:	61ac      	str	r4, [r5, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80025cc:	622c      	str	r4, [r5, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80025ce:	626c      	str	r4, [r5, #36]	; 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80025d0:	62ac      	str	r4, [r5, #40]	; 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 80025d2:	666c      	str	r4, [r5, #100]	; 0x64
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 80025d4:	616e      	str	r6, [r5, #20]
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 80025d6:	f7ff fe2f 	bl	8002238 <HAL_UART_Init>
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80025da:	4621      	mov	r1, r4
 80025dc:	4628      	mov	r0, r5
 80025de:	f7ff fec1 	bl	8002364 <HAL_UARTEx_SetTxFifoThreshold>
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80025e2:	4621      	mov	r1, r4
 80025e4:	4628      	mov	r0, r5
 80025e6:	f7ff fee1 	bl	80023ac <HAL_UARTEx_SetRxFifoThreshold>
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 80025ea:	4628      	mov	r0, r5
  huart1.Instance = USART1;
 80025ec:	4d31      	ldr	r5, [pc, #196]	; (80026b4 <main+0x16c>)
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 80025ee:	f7ff fe9e 	bl	800232e <HAL_UARTEx_DisableFifoMode>
  huart1.Init.BaudRate = 115200;
 80025f2:	4931      	ldr	r1, [pc, #196]	; (80026b8 <main+0x170>)
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80025f4:	60ac      	str	r4, [r5, #8]
  huart1.Init.BaudRate = 115200;
 80025f6:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80025fa:	4628      	mov	r0, r5
  huart1.Init.BaudRate = 115200;
 80025fc:	e885 000a 	stmia.w	r5, {r1, r3}
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002600:	60ec      	str	r4, [r5, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002602:	612c      	str	r4, [r5, #16]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002604:	61ac      	str	r4, [r5, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002606:	61ec      	str	r4, [r5, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002608:	622c      	str	r4, [r5, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800260a:	626c      	str	r4, [r5, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800260c:	62ac      	str	r4, [r5, #40]	; 0x28
  huart1.Init.Mode = UART_MODE_TX_RX;
 800260e:	616e      	str	r6, [r5, #20]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002610:	f7ff fe12 	bl	8002238 <HAL_UART_Init>
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002614:	4621      	mov	r1, r4
 8002616:	4628      	mov	r0, r5
 8002618:	f7ff fea4 	bl	8002364 <HAL_UARTEx_SetTxFifoThreshold>
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800261c:	4621      	mov	r1, r4
 800261e:	4628      	mov	r0, r5
 8002620:	f7ff fec4 	bl	80023ac <HAL_UARTEx_SetRxFifoThreshold>
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8002624:	4628      	mov	r0, r5
 8002626:	f7ff fe82 	bl	800232e <HAL_UARTEx_DisableFifoMode>
  hrtc.Instance = RTC;
 800262a:	4824      	ldr	r0, [pc, #144]	; (80026bc <main+0x174>)
 800262c:	4b24      	ldr	r3, [pc, #144]	; (80026c0 <main+0x178>)
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 800262e:	6104      	str	r4, [r0, #16]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8002630:	e880 0018 	stmia.w	r0, {r3, r4}
  hrtc.Init.AsynchPrediv = 127;
 8002634:	237f      	movs	r3, #127	; 0x7f
 8002636:	6083      	str	r3, [r0, #8]
  hrtc.Init.SynchPrediv = 255;
 8002638:	23ff      	movs	r3, #255	; 0xff
 800263a:	60c3      	str	r3, [r0, #12]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 800263c:	6144      	str	r4, [r0, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800263e:	6184      	str	r4, [r0, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8002640:	61c4      	str	r4, [r0, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8002642:	f7ff f851 	bl	80016e8 <HAL_RTC_Init>
  hspi1.Instance = SPI1;
 8002646:	481f      	ldr	r0, [pc, #124]	; (80026c4 <main+0x17c>)
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002648:	4b1f      	ldr	r3, [pc, #124]	; (80026c8 <main+0x180>)
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800264a:	6084      	str	r4, [r0, #8]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800264c:	f44f 7582 	mov.w	r5, #260	; 0x104
 8002650:	e880 0028 	stmia.w	r0, {r3, r5}
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002654:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8002658:	60c3      	str	r3, [r0, #12]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800265a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800265e:	6183      	str	r3, [r0, #24]
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002660:	2508      	movs	r5, #8
  hspi1.Init.CRCPolynomial = 7;
 8002662:	2307      	movs	r3, #7
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002664:	6104      	str	r4, [r0, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002666:	6144      	str	r4, [r0, #20]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002668:	61c4      	str	r4, [r0, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800266a:	6204      	str	r4, [r0, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800266c:	6244      	str	r4, [r0, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800266e:	6284      	str	r4, [r0, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8002670:	62c3      	str	r3, [r0, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002672:	6304      	str	r4, [r0, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002674:	6345      	str	r5, [r0, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002676:	f7ff f893 	bl	80017a0 <HAL_SPI_Init>
  hpcd_USB_FS.Instance = USB;
 800267a:	4814      	ldr	r0, [pc, #80]	; (80026cc <main+0x184>)
 800267c:	4b14      	ldr	r3, [pc, #80]	; (80026d0 <main+0x188>)
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 800267e:	6144      	str	r4, [r0, #20]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8002680:	e880 0028 	stmia.w	r0, {r3, r5}
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8002684:	2302      	movs	r3, #2
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8002686:	6184      	str	r4, [r0, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8002688:	61c4      	str	r4, [r0, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800268a:	6204      	str	r4, [r0, #32]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800268c:	6083      	str	r3, [r0, #8]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800268e:	6103      	str	r3, [r0, #16]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8002690:	f7fe f8b5 	bl	80007fe <HAL_PCD_Init>
	  printf("Test");
 8002694:	4c0f      	ldr	r4, [pc, #60]	; (80026d4 <main+0x18c>)
 8002696:	4620      	mov	r0, r4
 8002698:	f000 fa20 	bl	8002adc <iprintf>
 800269c:	e7fb      	b.n	8002696 <main+0x14e>
 800269e:	bf00      	nop
 80026a0:	48000400 	.word	0x48000400
 80026a4:	200000a0 	.word	0x200000a0
 80026a8:	48000800 	.word	0x48000800
 80026ac:	48000c00 	.word	0x48000c00
 80026b0:	40008000 	.word	0x40008000
 80026b4:	2000012c 	.word	0x2000012c
 80026b8:	40013800 	.word	0x40013800
 80026bc:	200001b8 	.word	0x200001b8
 80026c0:	40002800 	.word	0x40002800
 80026c4:	200001dc 	.word	0x200001dc
 80026c8:	40013000 	.word	0x40013000
 80026cc:	20000240 	.word	0x20000240
 80026d0:	40006800 	.word	0x40006800
 80026d4:	08003914 	.word	0x08003914

080026d8 <LL_AHB2_GRP1_EnableClock>:
  SET_BIT(RCC->AHB2ENR, Periphs);
 80026d8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
{
 80026dc:	b082      	sub	sp, #8
  SET_BIT(RCC->AHB2ENR, Periphs);
 80026de:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80026e0:	4302      	orrs	r2, r0
 80026e2:	64da      	str	r2, [r3, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80026e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80026e6:	4018      	ands	r0, r3
 80026e8:	9001      	str	r0, [sp, #4]
  (void)tmpreg;
 80026ea:	9b01      	ldr	r3, [sp, #4]
}
 80026ec:	b002      	add	sp, #8
 80026ee:	4770      	bx	lr

080026f0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80026f0:	4770      	bx	lr
	...

080026f4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80026f4:	b510      	push	{r4, lr}
 80026f6:	4604      	mov	r4, r0
 80026f8:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026fa:	2214      	movs	r2, #20
 80026fc:	2100      	movs	r1, #0
 80026fe:	a803      	add	r0, sp, #12
 8002700:	f000 f9e4 	bl	8002acc <memset>
  if(huart->Instance==LPUART1)
 8002704:	6823      	ldr	r3, [r4, #0]
 8002706:	4a1f      	ldr	r2, [pc, #124]	; (8002784 <HAL_UART_MspInit+0x90>)
 8002708:	4293      	cmp	r3, r2
 800270a:	d11c      	bne.n	8002746 <HAL_UART_MspInit+0x52>
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP2_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR2, Periphs);
 800270c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000

  /* USER CODE END LPUART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002710:	2004      	movs	r0, #4
 8002712:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002714:	f042 0201 	orr.w	r2, r2, #1
 8002718:	65da      	str	r2, [r3, #92]	; 0x5c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR2, Periphs);
 800271a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800271c:	f003 0301 	and.w	r3, r3, #1
 8002720:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 8002722:	9b01      	ldr	r3, [sp, #4]
 8002724:	f7ff ffd8 	bl	80026d8 <LL_AHB2_GRP1_EnableClock>
    /**LPUART1 GPIO Configuration    
    PC0     ------> LPUART1_RX
    PC1     ------> LPUART1_TX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002728:	2303      	movs	r3, #3
 800272a:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800272c:	2302      	movs	r3, #2
 800272e:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002730:	2300      	movs	r3, #0
 8002732:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002734:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002736:	4814      	ldr	r0, [pc, #80]	; (8002788 <HAL_UART_MspInit+0x94>)
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8002738:	2308      	movs	r3, #8
 800273a:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800273c:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800273e:	f7fd ffa7 	bl	8000690 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8002742:	b008      	add	sp, #32
 8002744:	bd10      	pop	{r4, pc}
  else if(huart->Instance==USART1)
 8002746:	4a11      	ldr	r2, [pc, #68]	; (800278c <HAL_UART_MspInit+0x98>)
 8002748:	4293      	cmp	r3, r2
 800274a:	d1fa      	bne.n	8002742 <HAL_UART_MspInit+0x4e>
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 800274c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002750:	2002      	movs	r0, #2
 8002752:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002754:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002758:	661a      	str	r2, [r3, #96]	; 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 800275a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800275c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002760:	9302      	str	r3, [sp, #8]
  (void)tmpreg;
 8002762:	9b02      	ldr	r3, [sp, #8]
 8002764:	f7ff ffb8 	bl	80026d8 <LL_AHB2_GRP1_EnableClock>
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8002768:	23c0      	movs	r3, #192	; 0xc0
 800276a:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800276c:	2302      	movs	r3, #2
 800276e:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002770:	2301      	movs	r3, #1
 8002772:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002774:	2300      	movs	r3, #0
 8002776:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002778:	2307      	movs	r3, #7
 800277a:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800277c:	a903      	add	r1, sp, #12
 800277e:	4804      	ldr	r0, [pc, #16]	; (8002790 <HAL_UART_MspInit+0x9c>)
 8002780:	e7dd      	b.n	800273e <HAL_UART_MspInit+0x4a>
 8002782:	bf00      	nop
 8002784:	40008000 	.word	0x40008000
 8002788:	48000800 	.word	0x48000800
 800278c:	40013800 	.word	0x40013800
 8002790:	48000400 	.word	0x48000400

08002794 <HAL_RTC_MspInit>:
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
  if(hrtc->Instance==RTC)
 8002794:	6802      	ldr	r2, [r0, #0]
 8002796:	4b06      	ldr	r3, [pc, #24]	; (80027b0 <HAL_RTC_MspInit+0x1c>)
 8002798:	429a      	cmp	r2, r3
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 800279a:	bf01      	itttt	eq
 800279c:	f04f 42b0 	moveq.w	r2, #1476395008	; 0x58000000
 80027a0:	f8d2 3090 	ldreq.w	r3, [r2, #144]	; 0x90
 80027a4:	f443 4300 	orreq.w	r3, r3, #32768	; 0x8000
 80027a8:	f8c2 3090 	streq.w	r3, [r2, #144]	; 0x90
 80027ac:	4770      	bx	lr
 80027ae:	bf00      	nop
 80027b0:	40002800 	.word	0x40002800

080027b4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80027b4:	b510      	push	{r4, lr}
 80027b6:	4604      	mov	r4, r0
 80027b8:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027ba:	2214      	movs	r2, #20
 80027bc:	2100      	movs	r1, #0
 80027be:	a801      	add	r0, sp, #4
 80027c0:	f000 f984 	bl	8002acc <memset>
  if(hspi->Instance==SPI1)
 80027c4:	6822      	ldr	r2, [r4, #0]
 80027c6:	4b10      	ldr	r3, [pc, #64]	; (8002808 <HAL_SPI_MspInit+0x54>)
 80027c8:	429a      	cmp	r2, r3
 80027ca:	d11b      	bne.n	8002804 <HAL_SPI_MspInit+0x50>
  SET_BIT(RCC->APB2ENR, Periphs);
 80027cc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80027d0:	2001      	movs	r0, #1
 80027d2:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80027d4:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80027d8:	661a      	str	r2, [r3, #96]	; 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80027da:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80027dc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80027e0:	9300      	str	r3, [sp, #0]
  (void)tmpreg;
 80027e2:	9b00      	ldr	r3, [sp, #0]
 80027e4:	f7ff ff78 	bl	80026d8 <LL_AHB2_GRP1_EnableClock>
    /**SPI1 GPIO Configuration    
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80027e8:	23e0      	movs	r3, #224	; 0xe0
 80027ea:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027ec:	2302      	movs	r3, #2
 80027ee:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027f0:	2300      	movs	r3, #0
 80027f2:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027f4:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027f6:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80027f8:	2305      	movs	r3, #5
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027fa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80027fe:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002800:	f7fd ff46 	bl	8000690 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8002804:	b006      	add	sp, #24
 8002806:	bd10      	pop	{r4, pc}
 8002808:	40013000 	.word	0x40013000

0800280c <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 800280c:	b510      	push	{r4, lr}
 800280e:	4604      	mov	r4, r0
 8002810:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002812:	2214      	movs	r2, #20
 8002814:	2100      	movs	r1, #0
 8002816:	a801      	add	r0, sp, #4
 8002818:	f000 f958 	bl	8002acc <memset>
  if(hpcd->Instance==USB)
 800281c:	6822      	ldr	r2, [r4, #0]
 800281e:	4b11      	ldr	r3, [pc, #68]	; (8002864 <HAL_PCD_MspInit+0x58>)
 8002820:	429a      	cmp	r2, r3
 8002822:	d11c      	bne.n	800285e <HAL_PCD_MspInit+0x52>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002824:	2001      	movs	r0, #1
 8002826:	f7ff ff57 	bl	80026d8 <LL_AHB2_GRP1_EnableClock>
    /**USB GPIO Configuration    
    PA11     ------> USB_DM
    PA12     ------> USB_DP 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800282a:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800282e:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002830:	2302      	movs	r3, #2
 8002832:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002834:	2300      	movs	r3, #0
 8002836:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002838:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF10_USB;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800283a:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Alternate = GPIO_AF10_USB;
 800283c:	230a      	movs	r3, #10
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800283e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Alternate = GPIO_AF10_USB;
 8002842:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002844:	f7fd ff24 	bl	8000690 <HAL_GPIO_Init>
  SET_BIT(RCC->APB1ENR1, Periphs);
 8002848:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800284c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800284e:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8002852:	659a      	str	r2, [r3, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8002854:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002856:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800285a:	9300      	str	r3, [sp, #0]
  (void)tmpreg;
 800285c:	9b00      	ldr	r3, [sp, #0]
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }

}
 800285e:	b006      	add	sp, #24
 8002860:	bd10      	pop	{r4, pc}
 8002862:	bf00      	nop
 8002864:	40006800 	.word	0x40006800

08002868 <NMI_Handler>:
 8002868:	4770      	bx	lr

0800286a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800286a:	e7fe      	b.n	800286a <HardFault_Handler>

0800286c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800286c:	e7fe      	b.n	800286c <MemManage_Handler>

0800286e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800286e:	e7fe      	b.n	800286e <BusFault_Handler>

08002870 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002870:	e7fe      	b.n	8002870 <UsageFault_Handler>

08002872 <SVC_Handler>:
 8002872:	4770      	bx	lr

08002874 <DebugMon_Handler>:
 8002874:	4770      	bx	lr

08002876 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002876:	4770      	bx	lr

08002878 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002878:	f7fd be96 	b.w	80005a8 <HAL_IncTick>

0800287c <_write>:
{
	while (1) {}		/* Make sure we hang here */
}

int _write(int32_t file, uint8_t *ptr, int32_t len)
{
 800287c:	b510      	push	{r4, lr}
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800287e:	2300      	movs	r3, #0
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8002880:	f04f 4460 	mov.w	r4, #3758096384	; 0xe0000000
 8002884:	4293      	cmp	r3, r2
 8002886:	db01      	blt.n	800288c <_write+0x10>
	{
	   ITM_SendChar( *ptr++ );
	}

	return len;
}
 8002888:	4610      	mov	r0, r2
 800288a:	bd10      	pop	{r4, pc}
 800288c:	f8d4 0e80 	ldr.w	r0, [r4, #3712]	; 0xe80
 8002890:	07c0      	lsls	r0, r0, #31
 8002892:	d503      	bpl.n	800289c <_write+0x20>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8002894:	f8d4 0e00 	ldr.w	r0, [r4, #3584]	; 0xe00
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8002898:	07c0      	lsls	r0, r0, #31
 800289a:	d402      	bmi.n	80028a2 <_write+0x26>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800289c:	3301      	adds	r3, #1
 800289e:	e7f1      	b.n	8002884 <_write+0x8>
  \brief   No Operation
  \details No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 80028a0:	bf00      	nop
  {
    while (ITM->PORT[0U].u32 == 0UL)
 80028a2:	6820      	ldr	r0, [r4, #0]
 80028a4:	2800      	cmp	r0, #0
 80028a6:	d0fb      	beq.n	80028a0 <_write+0x24>
	   ITM_SendChar( *ptr++ );
 80028a8:	5cc8      	ldrb	r0, [r1, r3]
    {
      __NOP();
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80028aa:	7020      	strb	r0, [r4, #0]
 80028ac:	e7f6      	b.n	800289c <_write+0x20>
	...

080028b0 <_sbrk>:
{
	extern char   end; /* Set by linker.  */
	static char * heap_end;
	char *        prev_heap_end;

	if (heap_end == 0) {
 80028b0:	4b04      	ldr	r3, [pc, #16]	; (80028c4 <_sbrk+0x14>)
 80028b2:	6819      	ldr	r1, [r3, #0]
{
 80028b4:	4602      	mov	r2, r0
	if (heap_end == 0) {
 80028b6:	b909      	cbnz	r1, 80028bc <_sbrk+0xc>
		heap_end = & end;
 80028b8:	4903      	ldr	r1, [pc, #12]	; (80028c8 <_sbrk+0x18>)
 80028ba:	6019      	str	r1, [r3, #0]
	}

	prev_heap_end = heap_end;
 80028bc:	6818      	ldr	r0, [r3, #0]
	heap_end += incr;
 80028be:	4402      	add	r2, r0
 80028c0:	601a      	str	r2, [r3, #0]

	return (void *) prev_heap_end;
}
 80028c2:	4770      	bx	lr
 80028c4:	20000090 	.word	0x20000090
 80028c8:	200004b8 	.word	0x200004b8

080028cc <_close>:

int _close(int32_t file)
{
	errno = ENOSYS;
 80028cc:	4b02      	ldr	r3, [pc, #8]	; (80028d8 <_close+0xc>)
 80028ce:	2258      	movs	r2, #88	; 0x58
 80028d0:	601a      	str	r2, [r3, #0]
	return -1;
}
 80028d2:	f04f 30ff 	mov.w	r0, #4294967295
 80028d6:	4770      	bx	lr
 80028d8:	200004b4 	.word	0x200004b4

080028dc <_fstat>:


int _fstat(int32_t file, struct stat *st)
{
	errno = ENOSYS;
 80028dc:	4b02      	ldr	r3, [pc, #8]	; (80028e8 <_fstat+0xc>)
 80028de:	2258      	movs	r2, #88	; 0x58
 80028e0:	601a      	str	r2, [r3, #0]
	return -1;
}
 80028e2:	f04f 30ff 	mov.w	r0, #4294967295
 80028e6:	4770      	bx	lr
 80028e8:	200004b4 	.word	0x200004b4

080028ec <_isatty>:

int _isatty(int32_t file)
{
	errno = ENOSYS;
 80028ec:	4b02      	ldr	r3, [pc, #8]	; (80028f8 <_isatty+0xc>)
 80028ee:	2258      	movs	r2, #88	; 0x58
 80028f0:	601a      	str	r2, [r3, #0]
	return 0;
}
 80028f2:	2000      	movs	r0, #0
 80028f4:	4770      	bx	lr
 80028f6:	bf00      	nop
 80028f8:	200004b4 	.word	0x200004b4

080028fc <_lseek>:

int _lseek(int32_t file, int32_t ptr, int32_t dir)
{
	errno = ENOSYS;
 80028fc:	4b02      	ldr	r3, [pc, #8]	; (8002908 <_lseek+0xc>)
 80028fe:	2258      	movs	r2, #88	; 0x58
 8002900:	601a      	str	r2, [r3, #0]
	return -1;
}
 8002902:	f04f 30ff 	mov.w	r0, #4294967295
 8002906:	4770      	bx	lr
 8002908:	200004b4 	.word	0x200004b4

0800290c <_read>:

int _read(int32_t file, uint8_t *ptr, int32_t len)
{
	errno = ENOSYS;
 800290c:	4b02      	ldr	r3, [pc, #8]	; (8002918 <_read+0xc>)
 800290e:	2258      	movs	r2, #88	; 0x58
 8002910:	601a      	str	r2, [r3, #0]
	return -1;
}
 8002912:	f04f 30ff 	mov.w	r0, #4294967295
 8002916:	4770      	bx	lr
 8002918:	200004b4 	.word	0x200004b4

0800291c <SystemInit>:
  /* Configure the Vector Table location add offset address ------------------*/
#if defined(VECT_TAB_SRAM) && defined(VECT_TAB_BASE_ADDRESS)  
  /* program in SRAMx */
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;  /* Vector Table Relocation in Internal SRAMx for CPU1 */
#else    /* program in FLASH */
  SCB->VTOR = VECT_TAB_OFFSET;              /* Vector Table Relocation in Internal FLASH */
 800291c:	4b17      	ldr	r3, [pc, #92]	; (800297c <SystemInit+0x60>)
 800291e:	2100      	movs	r1, #0
 8002920:	6099      	str	r1, [r3, #8]
#endif

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10UL*2UL))|(3UL << (11UL*2UL)));  /* set CP10 and CP11 Full Access */
 8002922:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8002926:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 800292a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  #endif
  
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 800292e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000

  /* Reset CFGR register */
  RCC->CFGR = 0x00070000U;

  /* Reset PLLSAI1ON, PLLON, HSECSSON, HSEON, HSION, and MSIPLLON bits */
  RCC->CR &= (uint32_t)0xFAF6FEFBU;
 8002932:	f46f 7c82 	mvn.w	ip, #260	; 0x104
  RCC->CR |= RCC_CR_MSION;
 8002936:	681a      	ldr	r2, [r3, #0]
 8002938:	f042 0201 	orr.w	r2, r2, #1
 800293c:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00070000U;
 800293e:	f44f 22e0 	mov.w	r2, #458752	; 0x70000
 8002942:	609a      	str	r2, [r3, #8]
  RCC->CR &= (uint32_t)0xFAF6FEFBU;
 8002944:	6818      	ldr	r0, [r3, #0]
 8002946:	f1a2 62a2 	sub.w	r2, r2, #84934656	; 0x5100000
 800294a:	4462      	add	r2, ip
 800294c:	4002      	ands	r2, r0
 800294e:	601a      	str	r2, [r3, #0]

  /*!< Reset LSI1 and LSI2 bits */
  RCC->CSR &= (uint32_t)0xFFFFFFFAU;
 8002950:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 8002954:	f022 0205 	bic.w	r2, r2, #5
 8002958:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  
  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 800295c:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8002960:	f022 0201 	bic.w	r2, r2, #1
 8002964:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
    
  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x22041000U;
 8002968:	4a05      	ldr	r2, [pc, #20]	; (8002980 <SystemInit+0x64>)
 800296a:	60da      	str	r2, [r3, #12]

  /* Reset PLLSAI1CFGR register */
  RCC->PLLSAI1CFGR = 0x22041000U;
 800296c:	611a      	str	r2, [r3, #16]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800296e:	681a      	ldr	r2, [r3, #0]
 8002970:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002974:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8002976:	6199      	str	r1, [r3, #24]
 8002978:	4770      	bx	lr
 800297a:	bf00      	nop
 800297c:	e000ed00 	.word	0xe000ed00
 8002980:	22041000 	.word	0x22041000

08002984 <SystemCoreClockUpdate>:
  uint32_t tmp, msirange, pllvco, pllr, pllsource , pllm;

  /* Get MSI Range frequency--------------------------------------------------*/

  /*MSI frequency range in Hz*/
  msirange = MSIRangeTable[(RCC->CR & RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos];
 8002984:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002988:	4924      	ldr	r1, [pc, #144]	; (8002a1c <SystemCoreClockUpdate+0x98>)
 800298a:	6813      	ldr	r3, [r2, #0]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800298c:	6890      	ldr	r0, [r2, #8]
  msirange = MSIRangeTable[(RCC->CR & RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos];
 800298e:	f3c3 1303 	ubfx	r3, r3, #4, #4
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002992:	f000 000c 	and.w	r0, r0, #12
{
 8002996:	b510      	push	{r4, lr}
  msirange = MSIRangeTable[(RCC->CR & RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos];
 8002998:	f851 4023 	ldr.w	r4, [r1, r3, lsl #2]
 800299c:	4611      	mov	r1, r2
 800299e:	4a20      	ldr	r2, [pc, #128]	; (8002a20 <SystemCoreClockUpdate+0x9c>)
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80029a0:	280c      	cmp	r0, #12
 80029a2:	d839      	bhi.n	8002a18 <SystemCoreClockUpdate+0x94>
 80029a4:	e8df f000 	tbb	[pc, r0]
 80029a8:	38383838 	.word	0x38383838
 80029ac:	38383807 	.word	0x38383807
 80029b0:	38383816 	.word	0x38383816
 80029b4:	18          	.byte	0x18
 80029b5:	00          	.byte	0x00
      SystemCoreClock = msirange;
      break;

    case 0x04:  /* HSI used as system clock source */
      /* HSI used as system clock source */
        SystemCoreClock = HSI_VALUE;
 80029b6:	4b1b      	ldr	r3, [pc, #108]	; (8002a24 <SystemCoreClockUpdate+0xa0>)
      }
      
      pllvco = pllvco * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
      pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1UL);
      
      SystemCoreClock = pllvco/pllr;
 80029b8:	6013      	str	r3, [r2, #0]
      break;
  }
  
  /* Compute HCLK clock frequency --------------------------------------------*/
  /* Get HCLK1 prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 80029ba:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
  /* HCLK clock frequency */
  SystemCoreClock = SystemCoreClock / tmp;
 80029be:	481a      	ldr	r0, [pc, #104]	; (8002a28 <SystemCoreClockUpdate+0xa4>)
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 80029c0:	6899      	ldr	r1, [r3, #8]
  SystemCoreClock = SystemCoreClock / tmp;
 80029c2:	6813      	ldr	r3, [r2, #0]
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 80029c4:	f3c1 1103 	ubfx	r1, r1, #4, #4
  SystemCoreClock = SystemCoreClock / tmp;
 80029c8:	f850 1021 	ldr.w	r1, [r0, r1, lsl #2]
 80029cc:	fbb3 f3f1 	udiv	r3, r3, r1
 80029d0:	6013      	str	r3, [r2, #0]
 80029d2:	bd10      	pop	{r4, pc}
      SystemCoreClock = HSE_VALUE;
 80029d4:	4b15      	ldr	r3, [pc, #84]	; (8002a2c <SystemCoreClockUpdate+0xa8>)
 80029d6:	e7ef      	b.n	80029b8 <SystemCoreClockUpdate+0x34>
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 80029d8:	68c8      	ldr	r0, [r1, #12]
      pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1UL ;
 80029da:	68cb      	ldr	r3, [r1, #12]
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 80029dc:	f000 0003 	and.w	r0, r0, #3
      pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1UL ;
 80029e0:	f3c3 1302 	ubfx	r3, r3, #4, #3
      if(pllsource == 0x02UL) /* HSI used as PLL clock source */
 80029e4:	2802      	cmp	r0, #2
      pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1UL ;
 80029e6:	f103 0301 	add.w	r3, r3, #1
      if(pllsource == 0x02UL) /* HSI used as PLL clock source */
 80029ea:	d10e      	bne.n	8002a0a <SystemCoreClockUpdate+0x86>
        pllvco = (HSI_VALUE / pllm);
 80029ec:	490d      	ldr	r1, [pc, #52]	; (8002a24 <SystemCoreClockUpdate+0xa0>)
        pllvco = (HSE_VALUE / pllm);
 80029ee:	fbb1 f3f3 	udiv	r3, r1, r3
      pllvco = pllvco * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80029f2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80029f6:	68c8      	ldr	r0, [r1, #12]
      pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1UL);
 80029f8:	68c9      	ldr	r1, [r1, #12]
      pllvco = pllvco * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80029fa:	f3c0 2006 	ubfx	r0, r0, #8, #7
      pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1UL);
 80029fe:	0f49      	lsrs	r1, r1, #29
      pllvco = pllvco * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002a00:	4343      	muls	r3, r0
      pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1UL);
 8002a02:	3101      	adds	r1, #1
      SystemCoreClock = pllvco/pllr;
 8002a04:	fbb3 f3f1 	udiv	r3, r3, r1
 8002a08:	e7d6      	b.n	80029b8 <SystemCoreClockUpdate+0x34>
      else if(pllsource == 0x03UL) /* HSE used as PLL clock source */
 8002a0a:	2803      	cmp	r0, #3
 8002a0c:	d101      	bne.n	8002a12 <SystemCoreClockUpdate+0x8e>
        pllvco = (HSE_VALUE / pllm);
 8002a0e:	4907      	ldr	r1, [pc, #28]	; (8002a2c <SystemCoreClockUpdate+0xa8>)
 8002a10:	e7ed      	b.n	80029ee <SystemCoreClockUpdate+0x6a>
        pllvco = (msirange / pllm);
 8002a12:	fbb4 f3f3 	udiv	r3, r4, r3
 8002a16:	e7ec      	b.n	80029f2 <SystemCoreClockUpdate+0x6e>
      SystemCoreClock = msirange;
 8002a18:	6014      	str	r4, [r2, #0]
      break;
 8002a1a:	e7ce      	b.n	80029ba <SystemCoreClockUpdate+0x36>
 8002a1c:	0800397c 	.word	0x0800397c
 8002a20:	2000000c 	.word	0x2000000c
 8002a24:	00f42400 	.word	0x00f42400
 8002a28:	0800391c 	.word	0x0800391c
 8002a2c:	01e84800 	.word	0x01e84800

08002a30 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002a30:	480d      	ldr	r0, [pc, #52]	; (8002a68 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002a32:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002a34:	480d      	ldr	r0, [pc, #52]	; (8002a6c <LoopForever+0x6>)
  ldr r1, =_edata
 8002a36:	490e      	ldr	r1, [pc, #56]	; (8002a70 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002a38:	4a0e      	ldr	r2, [pc, #56]	; (8002a74 <LoopForever+0xe>)
  movs r3, #0
 8002a3a:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8002a3c:	e002      	b.n	8002a44 <LoopCopyDataInit>

08002a3e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002a3e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002a40:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002a42:	3304      	adds	r3, #4

08002a44 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002a44:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002a46:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002a48:	d3f9      	bcc.n	8002a3e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002a4a:	4a0b      	ldr	r2, [pc, #44]	; (8002a78 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002a4c:	4c0b      	ldr	r4, [pc, #44]	; (8002a7c <LoopForever+0x16>)
  movs r3, #0
 8002a4e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002a50:	e001      	b.n	8002a56 <LoopFillZerobss>

08002a52 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002a52:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002a54:	3204      	adds	r2, #4

08002a56 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002a56:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002a58:	d3fb      	bcc.n	8002a52 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8002a5a:	f7ff ff5f 	bl	800291c <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8002a5e:	f000 f811 	bl	8002a84 <__libc_init_array>
/* Call the application s entry point.*/
	bl	main
 8002a62:	f7ff fd71 	bl	8002548 <main>

08002a66 <LoopForever>:

LoopForever:
  b LoopForever
 8002a66:	e7fe      	b.n	8002a66 <LoopForever>
  ldr   r0, =_estack
 8002a68:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8002a6c:	20000004 	.word	0x20000004
  ldr r1, =_edata
 8002a70:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8002a74:	08003a64 	.word	0x08003a64
  ldr r2, =_sbss
 8002a78:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8002a7c:	200004b8 	.word	0x200004b8

08002a80 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002a80:	e7fe      	b.n	8002a80 <ADC1_IRQHandler>
	...

08002a84 <__libc_init_array>:
 8002a84:	b570      	push	{r4, r5, r6, lr}
 8002a86:	4e0d      	ldr	r6, [pc, #52]	; (8002abc <__libc_init_array+0x38>)
 8002a88:	4c0d      	ldr	r4, [pc, #52]	; (8002ac0 <__libc_init_array+0x3c>)
 8002a8a:	1ba4      	subs	r4, r4, r6
 8002a8c:	10a4      	asrs	r4, r4, #2
 8002a8e:	2500      	movs	r5, #0
 8002a90:	42a5      	cmp	r5, r4
 8002a92:	d109      	bne.n	8002aa8 <__libc_init_array+0x24>
 8002a94:	4e0b      	ldr	r6, [pc, #44]	; (8002ac4 <__libc_init_array+0x40>)
 8002a96:	4c0c      	ldr	r4, [pc, #48]	; (8002ac8 <__libc_init_array+0x44>)
 8002a98:	f000 ff18 	bl	80038cc <_init>
 8002a9c:	1ba4      	subs	r4, r4, r6
 8002a9e:	10a4      	asrs	r4, r4, #2
 8002aa0:	2500      	movs	r5, #0
 8002aa2:	42a5      	cmp	r5, r4
 8002aa4:	d105      	bne.n	8002ab2 <__libc_init_array+0x2e>
 8002aa6:	bd70      	pop	{r4, r5, r6, pc}
 8002aa8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002aac:	4798      	blx	r3
 8002aae:	3501      	adds	r5, #1
 8002ab0:	e7ee      	b.n	8002a90 <__libc_init_array+0xc>
 8002ab2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002ab6:	4798      	blx	r3
 8002ab8:	3501      	adds	r5, #1
 8002aba:	e7f2      	b.n	8002aa2 <__libc_init_array+0x1e>
 8002abc:	08003a5c 	.word	0x08003a5c
 8002ac0:	08003a5c 	.word	0x08003a5c
 8002ac4:	08003a5c 	.word	0x08003a5c
 8002ac8:	08003a60 	.word	0x08003a60

08002acc <memset>:
 8002acc:	4402      	add	r2, r0
 8002ace:	4603      	mov	r3, r0
 8002ad0:	4293      	cmp	r3, r2
 8002ad2:	d100      	bne.n	8002ad6 <memset+0xa>
 8002ad4:	4770      	bx	lr
 8002ad6:	f803 1b01 	strb.w	r1, [r3], #1
 8002ada:	e7f9      	b.n	8002ad0 <memset+0x4>

08002adc <iprintf>:
 8002adc:	b40f      	push	{r0, r1, r2, r3}
 8002ade:	4b0a      	ldr	r3, [pc, #40]	; (8002b08 <iprintf+0x2c>)
 8002ae0:	b513      	push	{r0, r1, r4, lr}
 8002ae2:	681c      	ldr	r4, [r3, #0]
 8002ae4:	b124      	cbz	r4, 8002af0 <iprintf+0x14>
 8002ae6:	69a3      	ldr	r3, [r4, #24]
 8002ae8:	b913      	cbnz	r3, 8002af0 <iprintf+0x14>
 8002aea:	4620      	mov	r0, r4
 8002aec:	f000 f84e 	bl	8002b8c <__sinit>
 8002af0:	ab05      	add	r3, sp, #20
 8002af2:	9a04      	ldr	r2, [sp, #16]
 8002af4:	68a1      	ldr	r1, [r4, #8]
 8002af6:	9301      	str	r3, [sp, #4]
 8002af8:	4620      	mov	r0, r4
 8002afa:	f000 f9a7 	bl	8002e4c <_vfiprintf_r>
 8002afe:	b002      	add	sp, #8
 8002b00:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002b04:	b004      	add	sp, #16
 8002b06:	4770      	bx	lr
 8002b08:	20000010 	.word	0x20000010

08002b0c <_cleanup_r>:
 8002b0c:	4901      	ldr	r1, [pc, #4]	; (8002b14 <_cleanup_r+0x8>)
 8002b0e:	f000 b8a9 	b.w	8002c64 <_fwalk_reent>
 8002b12:	bf00      	nop
 8002b14:	08003721 	.word	0x08003721

08002b18 <std.isra.0>:
 8002b18:	2300      	movs	r3, #0
 8002b1a:	b510      	push	{r4, lr}
 8002b1c:	4604      	mov	r4, r0
 8002b1e:	6003      	str	r3, [r0, #0]
 8002b20:	6043      	str	r3, [r0, #4]
 8002b22:	6083      	str	r3, [r0, #8]
 8002b24:	8181      	strh	r1, [r0, #12]
 8002b26:	6643      	str	r3, [r0, #100]	; 0x64
 8002b28:	81c2      	strh	r2, [r0, #14]
 8002b2a:	6103      	str	r3, [r0, #16]
 8002b2c:	6143      	str	r3, [r0, #20]
 8002b2e:	6183      	str	r3, [r0, #24]
 8002b30:	4619      	mov	r1, r3
 8002b32:	2208      	movs	r2, #8
 8002b34:	305c      	adds	r0, #92	; 0x5c
 8002b36:	f7ff ffc9 	bl	8002acc <memset>
 8002b3a:	4b05      	ldr	r3, [pc, #20]	; (8002b50 <std.isra.0+0x38>)
 8002b3c:	6263      	str	r3, [r4, #36]	; 0x24
 8002b3e:	4b05      	ldr	r3, [pc, #20]	; (8002b54 <std.isra.0+0x3c>)
 8002b40:	62a3      	str	r3, [r4, #40]	; 0x28
 8002b42:	4b05      	ldr	r3, [pc, #20]	; (8002b58 <std.isra.0+0x40>)
 8002b44:	62e3      	str	r3, [r4, #44]	; 0x2c
 8002b46:	4b05      	ldr	r3, [pc, #20]	; (8002b5c <std.isra.0+0x44>)
 8002b48:	6224      	str	r4, [r4, #32]
 8002b4a:	6323      	str	r3, [r4, #48]	; 0x30
 8002b4c:	bd10      	pop	{r4, pc}
 8002b4e:	bf00      	nop
 8002b50:	080033c5 	.word	0x080033c5
 8002b54:	080033e7 	.word	0x080033e7
 8002b58:	0800341f 	.word	0x0800341f
 8002b5c:	08003443 	.word	0x08003443

08002b60 <__sfmoreglue>:
 8002b60:	b570      	push	{r4, r5, r6, lr}
 8002b62:	1e4a      	subs	r2, r1, #1
 8002b64:	2568      	movs	r5, #104	; 0x68
 8002b66:	4355      	muls	r5, r2
 8002b68:	460e      	mov	r6, r1
 8002b6a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8002b6e:	f000 f8e5 	bl	8002d3c <_malloc_r>
 8002b72:	4604      	mov	r4, r0
 8002b74:	b140      	cbz	r0, 8002b88 <__sfmoreglue+0x28>
 8002b76:	2100      	movs	r1, #0
 8002b78:	e880 0042 	stmia.w	r0, {r1, r6}
 8002b7c:	300c      	adds	r0, #12
 8002b7e:	60a0      	str	r0, [r4, #8]
 8002b80:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8002b84:	f7ff ffa2 	bl	8002acc <memset>
 8002b88:	4620      	mov	r0, r4
 8002b8a:	bd70      	pop	{r4, r5, r6, pc}

08002b8c <__sinit>:
 8002b8c:	6983      	ldr	r3, [r0, #24]
 8002b8e:	b510      	push	{r4, lr}
 8002b90:	4604      	mov	r4, r0
 8002b92:	bb33      	cbnz	r3, 8002be2 <__sinit+0x56>
 8002b94:	6483      	str	r3, [r0, #72]	; 0x48
 8002b96:	64c3      	str	r3, [r0, #76]	; 0x4c
 8002b98:	6503      	str	r3, [r0, #80]	; 0x50
 8002b9a:	4b12      	ldr	r3, [pc, #72]	; (8002be4 <__sinit+0x58>)
 8002b9c:	4a12      	ldr	r2, [pc, #72]	; (8002be8 <__sinit+0x5c>)
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	6282      	str	r2, [r0, #40]	; 0x28
 8002ba2:	4298      	cmp	r0, r3
 8002ba4:	bf04      	itt	eq
 8002ba6:	2301      	moveq	r3, #1
 8002ba8:	6183      	streq	r3, [r0, #24]
 8002baa:	f000 f81f 	bl	8002bec <__sfp>
 8002bae:	6060      	str	r0, [r4, #4]
 8002bb0:	4620      	mov	r0, r4
 8002bb2:	f000 f81b 	bl	8002bec <__sfp>
 8002bb6:	60a0      	str	r0, [r4, #8]
 8002bb8:	4620      	mov	r0, r4
 8002bba:	f000 f817 	bl	8002bec <__sfp>
 8002bbe:	2200      	movs	r2, #0
 8002bc0:	60e0      	str	r0, [r4, #12]
 8002bc2:	2104      	movs	r1, #4
 8002bc4:	6860      	ldr	r0, [r4, #4]
 8002bc6:	f7ff ffa7 	bl	8002b18 <std.isra.0>
 8002bca:	2201      	movs	r2, #1
 8002bcc:	2109      	movs	r1, #9
 8002bce:	68a0      	ldr	r0, [r4, #8]
 8002bd0:	f7ff ffa2 	bl	8002b18 <std.isra.0>
 8002bd4:	2202      	movs	r2, #2
 8002bd6:	2112      	movs	r1, #18
 8002bd8:	68e0      	ldr	r0, [r4, #12]
 8002bda:	f7ff ff9d 	bl	8002b18 <std.isra.0>
 8002bde:	2301      	movs	r3, #1
 8002be0:	61a3      	str	r3, [r4, #24]
 8002be2:	bd10      	pop	{r4, pc}
 8002be4:	08003a1c 	.word	0x08003a1c
 8002be8:	08002b0d 	.word	0x08002b0d

08002bec <__sfp>:
 8002bec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002bee:	4b1c      	ldr	r3, [pc, #112]	; (8002c60 <__sfp+0x74>)
 8002bf0:	681e      	ldr	r6, [r3, #0]
 8002bf2:	69b3      	ldr	r3, [r6, #24]
 8002bf4:	4607      	mov	r7, r0
 8002bf6:	b913      	cbnz	r3, 8002bfe <__sfp+0x12>
 8002bf8:	4630      	mov	r0, r6
 8002bfa:	f7ff ffc7 	bl	8002b8c <__sinit>
 8002bfe:	3648      	adds	r6, #72	; 0x48
 8002c00:	68b4      	ldr	r4, [r6, #8]
 8002c02:	6873      	ldr	r3, [r6, #4]
 8002c04:	3b01      	subs	r3, #1
 8002c06:	d503      	bpl.n	8002c10 <__sfp+0x24>
 8002c08:	6833      	ldr	r3, [r6, #0]
 8002c0a:	b133      	cbz	r3, 8002c1a <__sfp+0x2e>
 8002c0c:	6836      	ldr	r6, [r6, #0]
 8002c0e:	e7f7      	b.n	8002c00 <__sfp+0x14>
 8002c10:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8002c14:	b16d      	cbz	r5, 8002c32 <__sfp+0x46>
 8002c16:	3468      	adds	r4, #104	; 0x68
 8002c18:	e7f4      	b.n	8002c04 <__sfp+0x18>
 8002c1a:	2104      	movs	r1, #4
 8002c1c:	4638      	mov	r0, r7
 8002c1e:	f7ff ff9f 	bl	8002b60 <__sfmoreglue>
 8002c22:	6030      	str	r0, [r6, #0]
 8002c24:	2800      	cmp	r0, #0
 8002c26:	d1f1      	bne.n	8002c0c <__sfp+0x20>
 8002c28:	230c      	movs	r3, #12
 8002c2a:	603b      	str	r3, [r7, #0]
 8002c2c:	4604      	mov	r4, r0
 8002c2e:	4620      	mov	r0, r4
 8002c30:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002c32:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002c36:	81e3      	strh	r3, [r4, #14]
 8002c38:	2301      	movs	r3, #1
 8002c3a:	81a3      	strh	r3, [r4, #12]
 8002c3c:	6665      	str	r5, [r4, #100]	; 0x64
 8002c3e:	6025      	str	r5, [r4, #0]
 8002c40:	60a5      	str	r5, [r4, #8]
 8002c42:	6065      	str	r5, [r4, #4]
 8002c44:	6125      	str	r5, [r4, #16]
 8002c46:	6165      	str	r5, [r4, #20]
 8002c48:	61a5      	str	r5, [r4, #24]
 8002c4a:	2208      	movs	r2, #8
 8002c4c:	4629      	mov	r1, r5
 8002c4e:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8002c52:	f7ff ff3b 	bl	8002acc <memset>
 8002c56:	6365      	str	r5, [r4, #52]	; 0x34
 8002c58:	63a5      	str	r5, [r4, #56]	; 0x38
 8002c5a:	64a5      	str	r5, [r4, #72]	; 0x48
 8002c5c:	64e5      	str	r5, [r4, #76]	; 0x4c
 8002c5e:	e7e6      	b.n	8002c2e <__sfp+0x42>
 8002c60:	08003a1c 	.word	0x08003a1c

08002c64 <_fwalk_reent>:
 8002c64:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002c68:	4680      	mov	r8, r0
 8002c6a:	4689      	mov	r9, r1
 8002c6c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8002c70:	2600      	movs	r6, #0
 8002c72:	b914      	cbnz	r4, 8002c7a <_fwalk_reent+0x16>
 8002c74:	4630      	mov	r0, r6
 8002c76:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002c7a:	68a5      	ldr	r5, [r4, #8]
 8002c7c:	6867      	ldr	r7, [r4, #4]
 8002c7e:	3f01      	subs	r7, #1
 8002c80:	d501      	bpl.n	8002c86 <_fwalk_reent+0x22>
 8002c82:	6824      	ldr	r4, [r4, #0]
 8002c84:	e7f5      	b.n	8002c72 <_fwalk_reent+0xe>
 8002c86:	89ab      	ldrh	r3, [r5, #12]
 8002c88:	2b01      	cmp	r3, #1
 8002c8a:	d907      	bls.n	8002c9c <_fwalk_reent+0x38>
 8002c8c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002c90:	3301      	adds	r3, #1
 8002c92:	d003      	beq.n	8002c9c <_fwalk_reent+0x38>
 8002c94:	4629      	mov	r1, r5
 8002c96:	4640      	mov	r0, r8
 8002c98:	47c8      	blx	r9
 8002c9a:	4306      	orrs	r6, r0
 8002c9c:	3568      	adds	r5, #104	; 0x68
 8002c9e:	e7ee      	b.n	8002c7e <_fwalk_reent+0x1a>

08002ca0 <_free_r>:
 8002ca0:	b538      	push	{r3, r4, r5, lr}
 8002ca2:	4605      	mov	r5, r0
 8002ca4:	2900      	cmp	r1, #0
 8002ca6:	d045      	beq.n	8002d34 <_free_r+0x94>
 8002ca8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002cac:	1f0c      	subs	r4, r1, #4
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	bfb8      	it	lt
 8002cb2:	18e4      	addlt	r4, r4, r3
 8002cb4:	f000 fdd4 	bl	8003860 <__malloc_lock>
 8002cb8:	4a1f      	ldr	r2, [pc, #124]	; (8002d38 <_free_r+0x98>)
 8002cba:	6813      	ldr	r3, [r2, #0]
 8002cbc:	4610      	mov	r0, r2
 8002cbe:	b933      	cbnz	r3, 8002cce <_free_r+0x2e>
 8002cc0:	6063      	str	r3, [r4, #4]
 8002cc2:	6014      	str	r4, [r2, #0]
 8002cc4:	4628      	mov	r0, r5
 8002cc6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002cca:	f000 bdca 	b.w	8003862 <__malloc_unlock>
 8002cce:	42a3      	cmp	r3, r4
 8002cd0:	d90c      	bls.n	8002cec <_free_r+0x4c>
 8002cd2:	6821      	ldr	r1, [r4, #0]
 8002cd4:	1862      	adds	r2, r4, r1
 8002cd6:	4293      	cmp	r3, r2
 8002cd8:	bf04      	itt	eq
 8002cda:	681a      	ldreq	r2, [r3, #0]
 8002cdc:	685b      	ldreq	r3, [r3, #4]
 8002cde:	6063      	str	r3, [r4, #4]
 8002ce0:	bf04      	itt	eq
 8002ce2:	1852      	addeq	r2, r2, r1
 8002ce4:	6022      	streq	r2, [r4, #0]
 8002ce6:	6004      	str	r4, [r0, #0]
 8002ce8:	e7ec      	b.n	8002cc4 <_free_r+0x24>
 8002cea:	4613      	mov	r3, r2
 8002cec:	685a      	ldr	r2, [r3, #4]
 8002cee:	b10a      	cbz	r2, 8002cf4 <_free_r+0x54>
 8002cf0:	42a2      	cmp	r2, r4
 8002cf2:	d9fa      	bls.n	8002cea <_free_r+0x4a>
 8002cf4:	6819      	ldr	r1, [r3, #0]
 8002cf6:	1858      	adds	r0, r3, r1
 8002cf8:	42a0      	cmp	r0, r4
 8002cfa:	d10b      	bne.n	8002d14 <_free_r+0x74>
 8002cfc:	6820      	ldr	r0, [r4, #0]
 8002cfe:	4401      	add	r1, r0
 8002d00:	1858      	adds	r0, r3, r1
 8002d02:	4282      	cmp	r2, r0
 8002d04:	6019      	str	r1, [r3, #0]
 8002d06:	d1dd      	bne.n	8002cc4 <_free_r+0x24>
 8002d08:	6810      	ldr	r0, [r2, #0]
 8002d0a:	6852      	ldr	r2, [r2, #4]
 8002d0c:	605a      	str	r2, [r3, #4]
 8002d0e:	4401      	add	r1, r0
 8002d10:	6019      	str	r1, [r3, #0]
 8002d12:	e7d7      	b.n	8002cc4 <_free_r+0x24>
 8002d14:	d902      	bls.n	8002d1c <_free_r+0x7c>
 8002d16:	230c      	movs	r3, #12
 8002d18:	602b      	str	r3, [r5, #0]
 8002d1a:	e7d3      	b.n	8002cc4 <_free_r+0x24>
 8002d1c:	6820      	ldr	r0, [r4, #0]
 8002d1e:	1821      	adds	r1, r4, r0
 8002d20:	428a      	cmp	r2, r1
 8002d22:	bf04      	itt	eq
 8002d24:	6811      	ldreq	r1, [r2, #0]
 8002d26:	6852      	ldreq	r2, [r2, #4]
 8002d28:	6062      	str	r2, [r4, #4]
 8002d2a:	bf04      	itt	eq
 8002d2c:	1809      	addeq	r1, r1, r0
 8002d2e:	6021      	streq	r1, [r4, #0]
 8002d30:	605c      	str	r4, [r3, #4]
 8002d32:	e7c7      	b.n	8002cc4 <_free_r+0x24>
 8002d34:	bd38      	pop	{r3, r4, r5, pc}
 8002d36:	bf00      	nop
 8002d38:	20000094 	.word	0x20000094

08002d3c <_malloc_r>:
 8002d3c:	b570      	push	{r4, r5, r6, lr}
 8002d3e:	1ccd      	adds	r5, r1, #3
 8002d40:	f025 0503 	bic.w	r5, r5, #3
 8002d44:	3508      	adds	r5, #8
 8002d46:	2d0c      	cmp	r5, #12
 8002d48:	bf38      	it	cc
 8002d4a:	250c      	movcc	r5, #12
 8002d4c:	2d00      	cmp	r5, #0
 8002d4e:	4606      	mov	r6, r0
 8002d50:	db01      	blt.n	8002d56 <_malloc_r+0x1a>
 8002d52:	42a9      	cmp	r1, r5
 8002d54:	d903      	bls.n	8002d5e <_malloc_r+0x22>
 8002d56:	230c      	movs	r3, #12
 8002d58:	6033      	str	r3, [r6, #0]
 8002d5a:	2000      	movs	r0, #0
 8002d5c:	bd70      	pop	{r4, r5, r6, pc}
 8002d5e:	f000 fd7f 	bl	8003860 <__malloc_lock>
 8002d62:	4a23      	ldr	r2, [pc, #140]	; (8002df0 <_malloc_r+0xb4>)
 8002d64:	6814      	ldr	r4, [r2, #0]
 8002d66:	4621      	mov	r1, r4
 8002d68:	b991      	cbnz	r1, 8002d90 <_malloc_r+0x54>
 8002d6a:	4c22      	ldr	r4, [pc, #136]	; (8002df4 <_malloc_r+0xb8>)
 8002d6c:	6823      	ldr	r3, [r4, #0]
 8002d6e:	b91b      	cbnz	r3, 8002d78 <_malloc_r+0x3c>
 8002d70:	4630      	mov	r0, r6
 8002d72:	f000 fb17 	bl	80033a4 <_sbrk_r>
 8002d76:	6020      	str	r0, [r4, #0]
 8002d78:	4629      	mov	r1, r5
 8002d7a:	4630      	mov	r0, r6
 8002d7c:	f000 fb12 	bl	80033a4 <_sbrk_r>
 8002d80:	1c43      	adds	r3, r0, #1
 8002d82:	d126      	bne.n	8002dd2 <_malloc_r+0x96>
 8002d84:	230c      	movs	r3, #12
 8002d86:	6033      	str	r3, [r6, #0]
 8002d88:	4630      	mov	r0, r6
 8002d8a:	f000 fd6a 	bl	8003862 <__malloc_unlock>
 8002d8e:	e7e4      	b.n	8002d5a <_malloc_r+0x1e>
 8002d90:	680b      	ldr	r3, [r1, #0]
 8002d92:	1b5b      	subs	r3, r3, r5
 8002d94:	d41a      	bmi.n	8002dcc <_malloc_r+0x90>
 8002d96:	2b0b      	cmp	r3, #11
 8002d98:	d90f      	bls.n	8002dba <_malloc_r+0x7e>
 8002d9a:	600b      	str	r3, [r1, #0]
 8002d9c:	50cd      	str	r5, [r1, r3]
 8002d9e:	18cc      	adds	r4, r1, r3
 8002da0:	4630      	mov	r0, r6
 8002da2:	f000 fd5e 	bl	8003862 <__malloc_unlock>
 8002da6:	f104 000b 	add.w	r0, r4, #11
 8002daa:	1d23      	adds	r3, r4, #4
 8002dac:	f020 0007 	bic.w	r0, r0, #7
 8002db0:	1ac3      	subs	r3, r0, r3
 8002db2:	d01b      	beq.n	8002dec <_malloc_r+0xb0>
 8002db4:	425a      	negs	r2, r3
 8002db6:	50e2      	str	r2, [r4, r3]
 8002db8:	bd70      	pop	{r4, r5, r6, pc}
 8002dba:	428c      	cmp	r4, r1
 8002dbc:	bf0d      	iteet	eq
 8002dbe:	6863      	ldreq	r3, [r4, #4]
 8002dc0:	684b      	ldrne	r3, [r1, #4]
 8002dc2:	6063      	strne	r3, [r4, #4]
 8002dc4:	6013      	streq	r3, [r2, #0]
 8002dc6:	bf18      	it	ne
 8002dc8:	460c      	movne	r4, r1
 8002dca:	e7e9      	b.n	8002da0 <_malloc_r+0x64>
 8002dcc:	460c      	mov	r4, r1
 8002dce:	6849      	ldr	r1, [r1, #4]
 8002dd0:	e7ca      	b.n	8002d68 <_malloc_r+0x2c>
 8002dd2:	1cc4      	adds	r4, r0, #3
 8002dd4:	f024 0403 	bic.w	r4, r4, #3
 8002dd8:	42a0      	cmp	r0, r4
 8002dda:	d005      	beq.n	8002de8 <_malloc_r+0xac>
 8002ddc:	1a21      	subs	r1, r4, r0
 8002dde:	4630      	mov	r0, r6
 8002de0:	f000 fae0 	bl	80033a4 <_sbrk_r>
 8002de4:	3001      	adds	r0, #1
 8002de6:	d0cd      	beq.n	8002d84 <_malloc_r+0x48>
 8002de8:	6025      	str	r5, [r4, #0]
 8002dea:	e7d9      	b.n	8002da0 <_malloc_r+0x64>
 8002dec:	bd70      	pop	{r4, r5, r6, pc}
 8002dee:	bf00      	nop
 8002df0:	20000094 	.word	0x20000094
 8002df4:	20000098 	.word	0x20000098

08002df8 <__sfputc_r>:
 8002df8:	6893      	ldr	r3, [r2, #8]
 8002dfa:	3b01      	subs	r3, #1
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	b410      	push	{r4}
 8002e00:	6093      	str	r3, [r2, #8]
 8002e02:	da09      	bge.n	8002e18 <__sfputc_r+0x20>
 8002e04:	6994      	ldr	r4, [r2, #24]
 8002e06:	42a3      	cmp	r3, r4
 8002e08:	db02      	blt.n	8002e10 <__sfputc_r+0x18>
 8002e0a:	b2cb      	uxtb	r3, r1
 8002e0c:	2b0a      	cmp	r3, #10
 8002e0e:	d103      	bne.n	8002e18 <__sfputc_r+0x20>
 8002e10:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002e14:	f000 bb1a 	b.w	800344c <__swbuf_r>
 8002e18:	6813      	ldr	r3, [r2, #0]
 8002e1a:	1c58      	adds	r0, r3, #1
 8002e1c:	6010      	str	r0, [r2, #0]
 8002e1e:	7019      	strb	r1, [r3, #0]
 8002e20:	b2c8      	uxtb	r0, r1
 8002e22:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002e26:	4770      	bx	lr

08002e28 <__sfputs_r>:
 8002e28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002e2a:	4606      	mov	r6, r0
 8002e2c:	460f      	mov	r7, r1
 8002e2e:	4614      	mov	r4, r2
 8002e30:	18d5      	adds	r5, r2, r3
 8002e32:	42ac      	cmp	r4, r5
 8002e34:	d101      	bne.n	8002e3a <__sfputs_r+0x12>
 8002e36:	2000      	movs	r0, #0
 8002e38:	e007      	b.n	8002e4a <__sfputs_r+0x22>
 8002e3a:	463a      	mov	r2, r7
 8002e3c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002e40:	4630      	mov	r0, r6
 8002e42:	f7ff ffd9 	bl	8002df8 <__sfputc_r>
 8002e46:	1c43      	adds	r3, r0, #1
 8002e48:	d1f3      	bne.n	8002e32 <__sfputs_r+0xa>
 8002e4a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08002e4c <_vfiprintf_r>:
 8002e4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002e50:	b09d      	sub	sp, #116	; 0x74
 8002e52:	460c      	mov	r4, r1
 8002e54:	4617      	mov	r7, r2
 8002e56:	9303      	str	r3, [sp, #12]
 8002e58:	4606      	mov	r6, r0
 8002e5a:	b118      	cbz	r0, 8002e64 <_vfiprintf_r+0x18>
 8002e5c:	6983      	ldr	r3, [r0, #24]
 8002e5e:	b90b      	cbnz	r3, 8002e64 <_vfiprintf_r+0x18>
 8002e60:	f7ff fe94 	bl	8002b8c <__sinit>
 8002e64:	4b7c      	ldr	r3, [pc, #496]	; (8003058 <_vfiprintf_r+0x20c>)
 8002e66:	429c      	cmp	r4, r3
 8002e68:	d157      	bne.n	8002f1a <_vfiprintf_r+0xce>
 8002e6a:	6874      	ldr	r4, [r6, #4]
 8002e6c:	89a3      	ldrh	r3, [r4, #12]
 8002e6e:	0718      	lsls	r0, r3, #28
 8002e70:	d55d      	bpl.n	8002f2e <_vfiprintf_r+0xe2>
 8002e72:	6923      	ldr	r3, [r4, #16]
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d05a      	beq.n	8002f2e <_vfiprintf_r+0xe2>
 8002e78:	2300      	movs	r3, #0
 8002e7a:	9309      	str	r3, [sp, #36]	; 0x24
 8002e7c:	2320      	movs	r3, #32
 8002e7e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002e82:	2330      	movs	r3, #48	; 0x30
 8002e84:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002e88:	f04f 0b01 	mov.w	fp, #1
 8002e8c:	46b8      	mov	r8, r7
 8002e8e:	4645      	mov	r5, r8
 8002e90:	f815 3b01 	ldrb.w	r3, [r5], #1
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d155      	bne.n	8002f44 <_vfiprintf_r+0xf8>
 8002e98:	ebb8 0a07 	subs.w	sl, r8, r7
 8002e9c:	d00b      	beq.n	8002eb6 <_vfiprintf_r+0x6a>
 8002e9e:	4653      	mov	r3, sl
 8002ea0:	463a      	mov	r2, r7
 8002ea2:	4621      	mov	r1, r4
 8002ea4:	4630      	mov	r0, r6
 8002ea6:	f7ff ffbf 	bl	8002e28 <__sfputs_r>
 8002eaa:	3001      	adds	r0, #1
 8002eac:	f000 80c4 	beq.w	8003038 <_vfiprintf_r+0x1ec>
 8002eb0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002eb2:	4453      	add	r3, sl
 8002eb4:	9309      	str	r3, [sp, #36]	; 0x24
 8002eb6:	f898 3000 	ldrb.w	r3, [r8]
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	f000 80bc 	beq.w	8003038 <_vfiprintf_r+0x1ec>
 8002ec0:	2300      	movs	r3, #0
 8002ec2:	f04f 32ff 	mov.w	r2, #4294967295
 8002ec6:	9304      	str	r3, [sp, #16]
 8002ec8:	9307      	str	r3, [sp, #28]
 8002eca:	9205      	str	r2, [sp, #20]
 8002ecc:	9306      	str	r3, [sp, #24]
 8002ece:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002ed2:	931a      	str	r3, [sp, #104]	; 0x68
 8002ed4:	2205      	movs	r2, #5
 8002ed6:	7829      	ldrb	r1, [r5, #0]
 8002ed8:	4860      	ldr	r0, [pc, #384]	; (800305c <_vfiprintf_r+0x210>)
 8002eda:	f7fd f951 	bl	8000180 <memchr>
 8002ede:	f105 0801 	add.w	r8, r5, #1
 8002ee2:	9b04      	ldr	r3, [sp, #16]
 8002ee4:	2800      	cmp	r0, #0
 8002ee6:	d131      	bne.n	8002f4c <_vfiprintf_r+0x100>
 8002ee8:	06d9      	lsls	r1, r3, #27
 8002eea:	bf44      	itt	mi
 8002eec:	2220      	movmi	r2, #32
 8002eee:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8002ef2:	071a      	lsls	r2, r3, #28
 8002ef4:	bf44      	itt	mi
 8002ef6:	222b      	movmi	r2, #43	; 0x2b
 8002ef8:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8002efc:	782a      	ldrb	r2, [r5, #0]
 8002efe:	2a2a      	cmp	r2, #42	; 0x2a
 8002f00:	d02c      	beq.n	8002f5c <_vfiprintf_r+0x110>
 8002f02:	9a07      	ldr	r2, [sp, #28]
 8002f04:	2100      	movs	r1, #0
 8002f06:	200a      	movs	r0, #10
 8002f08:	46a8      	mov	r8, r5
 8002f0a:	3501      	adds	r5, #1
 8002f0c:	f898 3000 	ldrb.w	r3, [r8]
 8002f10:	3b30      	subs	r3, #48	; 0x30
 8002f12:	2b09      	cmp	r3, #9
 8002f14:	d96d      	bls.n	8002ff2 <_vfiprintf_r+0x1a6>
 8002f16:	b371      	cbz	r1, 8002f76 <_vfiprintf_r+0x12a>
 8002f18:	e026      	b.n	8002f68 <_vfiprintf_r+0x11c>
 8002f1a:	4b51      	ldr	r3, [pc, #324]	; (8003060 <_vfiprintf_r+0x214>)
 8002f1c:	429c      	cmp	r4, r3
 8002f1e:	d101      	bne.n	8002f24 <_vfiprintf_r+0xd8>
 8002f20:	68b4      	ldr	r4, [r6, #8]
 8002f22:	e7a3      	b.n	8002e6c <_vfiprintf_r+0x20>
 8002f24:	4b4f      	ldr	r3, [pc, #316]	; (8003064 <_vfiprintf_r+0x218>)
 8002f26:	429c      	cmp	r4, r3
 8002f28:	bf08      	it	eq
 8002f2a:	68f4      	ldreq	r4, [r6, #12]
 8002f2c:	e79e      	b.n	8002e6c <_vfiprintf_r+0x20>
 8002f2e:	4621      	mov	r1, r4
 8002f30:	4630      	mov	r0, r6
 8002f32:	f000 faef 	bl	8003514 <__swsetup_r>
 8002f36:	2800      	cmp	r0, #0
 8002f38:	d09e      	beq.n	8002e78 <_vfiprintf_r+0x2c>
 8002f3a:	f04f 30ff 	mov.w	r0, #4294967295
 8002f3e:	b01d      	add	sp, #116	; 0x74
 8002f40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002f44:	2b25      	cmp	r3, #37	; 0x25
 8002f46:	d0a7      	beq.n	8002e98 <_vfiprintf_r+0x4c>
 8002f48:	46a8      	mov	r8, r5
 8002f4a:	e7a0      	b.n	8002e8e <_vfiprintf_r+0x42>
 8002f4c:	4a43      	ldr	r2, [pc, #268]	; (800305c <_vfiprintf_r+0x210>)
 8002f4e:	1a80      	subs	r0, r0, r2
 8002f50:	fa0b f000 	lsl.w	r0, fp, r0
 8002f54:	4318      	orrs	r0, r3
 8002f56:	9004      	str	r0, [sp, #16]
 8002f58:	4645      	mov	r5, r8
 8002f5a:	e7bb      	b.n	8002ed4 <_vfiprintf_r+0x88>
 8002f5c:	9a03      	ldr	r2, [sp, #12]
 8002f5e:	1d11      	adds	r1, r2, #4
 8002f60:	6812      	ldr	r2, [r2, #0]
 8002f62:	9103      	str	r1, [sp, #12]
 8002f64:	2a00      	cmp	r2, #0
 8002f66:	db01      	blt.n	8002f6c <_vfiprintf_r+0x120>
 8002f68:	9207      	str	r2, [sp, #28]
 8002f6a:	e004      	b.n	8002f76 <_vfiprintf_r+0x12a>
 8002f6c:	4252      	negs	r2, r2
 8002f6e:	f043 0302 	orr.w	r3, r3, #2
 8002f72:	9207      	str	r2, [sp, #28]
 8002f74:	9304      	str	r3, [sp, #16]
 8002f76:	f898 3000 	ldrb.w	r3, [r8]
 8002f7a:	2b2e      	cmp	r3, #46	; 0x2e
 8002f7c:	d110      	bne.n	8002fa0 <_vfiprintf_r+0x154>
 8002f7e:	f898 3001 	ldrb.w	r3, [r8, #1]
 8002f82:	2b2a      	cmp	r3, #42	; 0x2a
 8002f84:	f108 0101 	add.w	r1, r8, #1
 8002f88:	d137      	bne.n	8002ffa <_vfiprintf_r+0x1ae>
 8002f8a:	9b03      	ldr	r3, [sp, #12]
 8002f8c:	1d1a      	adds	r2, r3, #4
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	9203      	str	r2, [sp, #12]
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	bfb8      	it	lt
 8002f96:	f04f 33ff 	movlt.w	r3, #4294967295
 8002f9a:	f108 0802 	add.w	r8, r8, #2
 8002f9e:	9305      	str	r3, [sp, #20]
 8002fa0:	4d31      	ldr	r5, [pc, #196]	; (8003068 <_vfiprintf_r+0x21c>)
 8002fa2:	f898 1000 	ldrb.w	r1, [r8]
 8002fa6:	2203      	movs	r2, #3
 8002fa8:	4628      	mov	r0, r5
 8002faa:	f7fd f8e9 	bl	8000180 <memchr>
 8002fae:	b140      	cbz	r0, 8002fc2 <_vfiprintf_r+0x176>
 8002fb0:	2340      	movs	r3, #64	; 0x40
 8002fb2:	1b40      	subs	r0, r0, r5
 8002fb4:	fa03 f000 	lsl.w	r0, r3, r0
 8002fb8:	9b04      	ldr	r3, [sp, #16]
 8002fba:	4303      	orrs	r3, r0
 8002fbc:	9304      	str	r3, [sp, #16]
 8002fbe:	f108 0801 	add.w	r8, r8, #1
 8002fc2:	f898 1000 	ldrb.w	r1, [r8]
 8002fc6:	4829      	ldr	r0, [pc, #164]	; (800306c <_vfiprintf_r+0x220>)
 8002fc8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002fcc:	2206      	movs	r2, #6
 8002fce:	f108 0701 	add.w	r7, r8, #1
 8002fd2:	f7fd f8d5 	bl	8000180 <memchr>
 8002fd6:	2800      	cmp	r0, #0
 8002fd8:	d034      	beq.n	8003044 <_vfiprintf_r+0x1f8>
 8002fda:	4b25      	ldr	r3, [pc, #148]	; (8003070 <_vfiprintf_r+0x224>)
 8002fdc:	bb03      	cbnz	r3, 8003020 <_vfiprintf_r+0x1d4>
 8002fde:	9b03      	ldr	r3, [sp, #12]
 8002fe0:	3307      	adds	r3, #7
 8002fe2:	f023 0307 	bic.w	r3, r3, #7
 8002fe6:	3308      	adds	r3, #8
 8002fe8:	9303      	str	r3, [sp, #12]
 8002fea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002fec:	444b      	add	r3, r9
 8002fee:	9309      	str	r3, [sp, #36]	; 0x24
 8002ff0:	e74c      	b.n	8002e8c <_vfiprintf_r+0x40>
 8002ff2:	fb00 3202 	mla	r2, r0, r2, r3
 8002ff6:	2101      	movs	r1, #1
 8002ff8:	e786      	b.n	8002f08 <_vfiprintf_r+0xbc>
 8002ffa:	2300      	movs	r3, #0
 8002ffc:	9305      	str	r3, [sp, #20]
 8002ffe:	4618      	mov	r0, r3
 8003000:	250a      	movs	r5, #10
 8003002:	4688      	mov	r8, r1
 8003004:	3101      	adds	r1, #1
 8003006:	f898 2000 	ldrb.w	r2, [r8]
 800300a:	3a30      	subs	r2, #48	; 0x30
 800300c:	2a09      	cmp	r2, #9
 800300e:	d903      	bls.n	8003018 <_vfiprintf_r+0x1cc>
 8003010:	2b00      	cmp	r3, #0
 8003012:	d0c5      	beq.n	8002fa0 <_vfiprintf_r+0x154>
 8003014:	9005      	str	r0, [sp, #20]
 8003016:	e7c3      	b.n	8002fa0 <_vfiprintf_r+0x154>
 8003018:	fb05 2000 	mla	r0, r5, r0, r2
 800301c:	2301      	movs	r3, #1
 800301e:	e7f0      	b.n	8003002 <_vfiprintf_r+0x1b6>
 8003020:	ab03      	add	r3, sp, #12
 8003022:	9300      	str	r3, [sp, #0]
 8003024:	4622      	mov	r2, r4
 8003026:	4b13      	ldr	r3, [pc, #76]	; (8003074 <_vfiprintf_r+0x228>)
 8003028:	a904      	add	r1, sp, #16
 800302a:	4630      	mov	r0, r6
 800302c:	f3af 8000 	nop.w
 8003030:	f1b0 3fff 	cmp.w	r0, #4294967295
 8003034:	4681      	mov	r9, r0
 8003036:	d1d8      	bne.n	8002fea <_vfiprintf_r+0x19e>
 8003038:	89a3      	ldrh	r3, [r4, #12]
 800303a:	065b      	lsls	r3, r3, #25
 800303c:	f53f af7d 	bmi.w	8002f3a <_vfiprintf_r+0xee>
 8003040:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003042:	e77c      	b.n	8002f3e <_vfiprintf_r+0xf2>
 8003044:	ab03      	add	r3, sp, #12
 8003046:	9300      	str	r3, [sp, #0]
 8003048:	4622      	mov	r2, r4
 800304a:	4b0a      	ldr	r3, [pc, #40]	; (8003074 <_vfiprintf_r+0x228>)
 800304c:	a904      	add	r1, sp, #16
 800304e:	4630      	mov	r0, r6
 8003050:	f000 f888 	bl	8003164 <_printf_i>
 8003054:	e7ec      	b.n	8003030 <_vfiprintf_r+0x1e4>
 8003056:	bf00      	nop
 8003058:	080039dc 	.word	0x080039dc
 800305c:	08003a20 	.word	0x08003a20
 8003060:	080039fc 	.word	0x080039fc
 8003064:	080039bc 	.word	0x080039bc
 8003068:	08003a26 	.word	0x08003a26
 800306c:	08003a2a 	.word	0x08003a2a
 8003070:	00000000 	.word	0x00000000
 8003074:	08002e29 	.word	0x08002e29

08003078 <_printf_common>:
 8003078:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800307c:	4691      	mov	r9, r2
 800307e:	461f      	mov	r7, r3
 8003080:	688a      	ldr	r2, [r1, #8]
 8003082:	690b      	ldr	r3, [r1, #16]
 8003084:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003088:	4293      	cmp	r3, r2
 800308a:	bfb8      	it	lt
 800308c:	4613      	movlt	r3, r2
 800308e:	f8c9 3000 	str.w	r3, [r9]
 8003092:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003096:	4606      	mov	r6, r0
 8003098:	460c      	mov	r4, r1
 800309a:	b112      	cbz	r2, 80030a2 <_printf_common+0x2a>
 800309c:	3301      	adds	r3, #1
 800309e:	f8c9 3000 	str.w	r3, [r9]
 80030a2:	6823      	ldr	r3, [r4, #0]
 80030a4:	0699      	lsls	r1, r3, #26
 80030a6:	bf42      	ittt	mi
 80030a8:	f8d9 3000 	ldrmi.w	r3, [r9]
 80030ac:	3302      	addmi	r3, #2
 80030ae:	f8c9 3000 	strmi.w	r3, [r9]
 80030b2:	6825      	ldr	r5, [r4, #0]
 80030b4:	f015 0506 	ands.w	r5, r5, #6
 80030b8:	d107      	bne.n	80030ca <_printf_common+0x52>
 80030ba:	f104 0a19 	add.w	sl, r4, #25
 80030be:	68e3      	ldr	r3, [r4, #12]
 80030c0:	f8d9 2000 	ldr.w	r2, [r9]
 80030c4:	1a9b      	subs	r3, r3, r2
 80030c6:	429d      	cmp	r5, r3
 80030c8:	db29      	blt.n	800311e <_printf_common+0xa6>
 80030ca:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80030ce:	6822      	ldr	r2, [r4, #0]
 80030d0:	3300      	adds	r3, #0
 80030d2:	bf18      	it	ne
 80030d4:	2301      	movne	r3, #1
 80030d6:	0692      	lsls	r2, r2, #26
 80030d8:	d42e      	bmi.n	8003138 <_printf_common+0xc0>
 80030da:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80030de:	4639      	mov	r1, r7
 80030e0:	4630      	mov	r0, r6
 80030e2:	47c0      	blx	r8
 80030e4:	3001      	adds	r0, #1
 80030e6:	d021      	beq.n	800312c <_printf_common+0xb4>
 80030e8:	6823      	ldr	r3, [r4, #0]
 80030ea:	68e5      	ldr	r5, [r4, #12]
 80030ec:	f8d9 2000 	ldr.w	r2, [r9]
 80030f0:	f003 0306 	and.w	r3, r3, #6
 80030f4:	2b04      	cmp	r3, #4
 80030f6:	bf08      	it	eq
 80030f8:	1aad      	subeq	r5, r5, r2
 80030fa:	68a3      	ldr	r3, [r4, #8]
 80030fc:	6922      	ldr	r2, [r4, #16]
 80030fe:	bf0c      	ite	eq
 8003100:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003104:	2500      	movne	r5, #0
 8003106:	4293      	cmp	r3, r2
 8003108:	bfc4      	itt	gt
 800310a:	1a9b      	subgt	r3, r3, r2
 800310c:	18ed      	addgt	r5, r5, r3
 800310e:	f04f 0900 	mov.w	r9, #0
 8003112:	341a      	adds	r4, #26
 8003114:	454d      	cmp	r5, r9
 8003116:	d11b      	bne.n	8003150 <_printf_common+0xd8>
 8003118:	2000      	movs	r0, #0
 800311a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800311e:	2301      	movs	r3, #1
 8003120:	4652      	mov	r2, sl
 8003122:	4639      	mov	r1, r7
 8003124:	4630      	mov	r0, r6
 8003126:	47c0      	blx	r8
 8003128:	3001      	adds	r0, #1
 800312a:	d103      	bne.n	8003134 <_printf_common+0xbc>
 800312c:	f04f 30ff 	mov.w	r0, #4294967295
 8003130:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003134:	3501      	adds	r5, #1
 8003136:	e7c2      	b.n	80030be <_printf_common+0x46>
 8003138:	18e1      	adds	r1, r4, r3
 800313a:	1c5a      	adds	r2, r3, #1
 800313c:	2030      	movs	r0, #48	; 0x30
 800313e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003142:	4422      	add	r2, r4
 8003144:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003148:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800314c:	3302      	adds	r3, #2
 800314e:	e7c4      	b.n	80030da <_printf_common+0x62>
 8003150:	2301      	movs	r3, #1
 8003152:	4622      	mov	r2, r4
 8003154:	4639      	mov	r1, r7
 8003156:	4630      	mov	r0, r6
 8003158:	47c0      	blx	r8
 800315a:	3001      	adds	r0, #1
 800315c:	d0e6      	beq.n	800312c <_printf_common+0xb4>
 800315e:	f109 0901 	add.w	r9, r9, #1
 8003162:	e7d7      	b.n	8003114 <_printf_common+0x9c>

08003164 <_printf_i>:
 8003164:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003168:	4617      	mov	r7, r2
 800316a:	7e0a      	ldrb	r2, [r1, #24]
 800316c:	b085      	sub	sp, #20
 800316e:	2a6e      	cmp	r2, #110	; 0x6e
 8003170:	4698      	mov	r8, r3
 8003172:	4606      	mov	r6, r0
 8003174:	460c      	mov	r4, r1
 8003176:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8003178:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 800317c:	f000 80bc 	beq.w	80032f8 <_printf_i+0x194>
 8003180:	d81a      	bhi.n	80031b8 <_printf_i+0x54>
 8003182:	2a63      	cmp	r2, #99	; 0x63
 8003184:	d02e      	beq.n	80031e4 <_printf_i+0x80>
 8003186:	d80a      	bhi.n	800319e <_printf_i+0x3a>
 8003188:	2a00      	cmp	r2, #0
 800318a:	f000 80c8 	beq.w	800331e <_printf_i+0x1ba>
 800318e:	2a58      	cmp	r2, #88	; 0x58
 8003190:	f000 808a 	beq.w	80032a8 <_printf_i+0x144>
 8003194:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003198:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 800319c:	e02a      	b.n	80031f4 <_printf_i+0x90>
 800319e:	2a64      	cmp	r2, #100	; 0x64
 80031a0:	d001      	beq.n	80031a6 <_printf_i+0x42>
 80031a2:	2a69      	cmp	r2, #105	; 0x69
 80031a4:	d1f6      	bne.n	8003194 <_printf_i+0x30>
 80031a6:	6821      	ldr	r1, [r4, #0]
 80031a8:	681a      	ldr	r2, [r3, #0]
 80031aa:	f011 0f80 	tst.w	r1, #128	; 0x80
 80031ae:	d023      	beq.n	80031f8 <_printf_i+0x94>
 80031b0:	1d11      	adds	r1, r2, #4
 80031b2:	6019      	str	r1, [r3, #0]
 80031b4:	6813      	ldr	r3, [r2, #0]
 80031b6:	e027      	b.n	8003208 <_printf_i+0xa4>
 80031b8:	2a73      	cmp	r2, #115	; 0x73
 80031ba:	f000 80b4 	beq.w	8003326 <_printf_i+0x1c2>
 80031be:	d808      	bhi.n	80031d2 <_printf_i+0x6e>
 80031c0:	2a6f      	cmp	r2, #111	; 0x6f
 80031c2:	d02a      	beq.n	800321a <_printf_i+0xb6>
 80031c4:	2a70      	cmp	r2, #112	; 0x70
 80031c6:	d1e5      	bne.n	8003194 <_printf_i+0x30>
 80031c8:	680a      	ldr	r2, [r1, #0]
 80031ca:	f042 0220 	orr.w	r2, r2, #32
 80031ce:	600a      	str	r2, [r1, #0]
 80031d0:	e003      	b.n	80031da <_printf_i+0x76>
 80031d2:	2a75      	cmp	r2, #117	; 0x75
 80031d4:	d021      	beq.n	800321a <_printf_i+0xb6>
 80031d6:	2a78      	cmp	r2, #120	; 0x78
 80031d8:	d1dc      	bne.n	8003194 <_printf_i+0x30>
 80031da:	2278      	movs	r2, #120	; 0x78
 80031dc:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 80031e0:	496e      	ldr	r1, [pc, #440]	; (800339c <_printf_i+0x238>)
 80031e2:	e064      	b.n	80032ae <_printf_i+0x14a>
 80031e4:	681a      	ldr	r2, [r3, #0]
 80031e6:	f101 0542 	add.w	r5, r1, #66	; 0x42
 80031ea:	1d11      	adds	r1, r2, #4
 80031ec:	6019      	str	r1, [r3, #0]
 80031ee:	6813      	ldr	r3, [r2, #0]
 80031f0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80031f4:	2301      	movs	r3, #1
 80031f6:	e0a3      	b.n	8003340 <_printf_i+0x1dc>
 80031f8:	f011 0f40 	tst.w	r1, #64	; 0x40
 80031fc:	f102 0104 	add.w	r1, r2, #4
 8003200:	6019      	str	r1, [r3, #0]
 8003202:	d0d7      	beq.n	80031b4 <_printf_i+0x50>
 8003204:	f9b2 3000 	ldrsh.w	r3, [r2]
 8003208:	2b00      	cmp	r3, #0
 800320a:	da03      	bge.n	8003214 <_printf_i+0xb0>
 800320c:	222d      	movs	r2, #45	; 0x2d
 800320e:	425b      	negs	r3, r3
 8003210:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8003214:	4962      	ldr	r1, [pc, #392]	; (80033a0 <_printf_i+0x23c>)
 8003216:	220a      	movs	r2, #10
 8003218:	e017      	b.n	800324a <_printf_i+0xe6>
 800321a:	6820      	ldr	r0, [r4, #0]
 800321c:	6819      	ldr	r1, [r3, #0]
 800321e:	f010 0f80 	tst.w	r0, #128	; 0x80
 8003222:	d003      	beq.n	800322c <_printf_i+0xc8>
 8003224:	1d08      	adds	r0, r1, #4
 8003226:	6018      	str	r0, [r3, #0]
 8003228:	680b      	ldr	r3, [r1, #0]
 800322a:	e006      	b.n	800323a <_printf_i+0xd6>
 800322c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003230:	f101 0004 	add.w	r0, r1, #4
 8003234:	6018      	str	r0, [r3, #0]
 8003236:	d0f7      	beq.n	8003228 <_printf_i+0xc4>
 8003238:	880b      	ldrh	r3, [r1, #0]
 800323a:	4959      	ldr	r1, [pc, #356]	; (80033a0 <_printf_i+0x23c>)
 800323c:	2a6f      	cmp	r2, #111	; 0x6f
 800323e:	bf14      	ite	ne
 8003240:	220a      	movne	r2, #10
 8003242:	2208      	moveq	r2, #8
 8003244:	2000      	movs	r0, #0
 8003246:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 800324a:	6865      	ldr	r5, [r4, #4]
 800324c:	60a5      	str	r5, [r4, #8]
 800324e:	2d00      	cmp	r5, #0
 8003250:	f2c0 809c 	blt.w	800338c <_printf_i+0x228>
 8003254:	6820      	ldr	r0, [r4, #0]
 8003256:	f020 0004 	bic.w	r0, r0, #4
 800325a:	6020      	str	r0, [r4, #0]
 800325c:	2b00      	cmp	r3, #0
 800325e:	d13f      	bne.n	80032e0 <_printf_i+0x17c>
 8003260:	2d00      	cmp	r5, #0
 8003262:	f040 8095 	bne.w	8003390 <_printf_i+0x22c>
 8003266:	4675      	mov	r5, lr
 8003268:	2a08      	cmp	r2, #8
 800326a:	d10b      	bne.n	8003284 <_printf_i+0x120>
 800326c:	6823      	ldr	r3, [r4, #0]
 800326e:	07da      	lsls	r2, r3, #31
 8003270:	d508      	bpl.n	8003284 <_printf_i+0x120>
 8003272:	6923      	ldr	r3, [r4, #16]
 8003274:	6862      	ldr	r2, [r4, #4]
 8003276:	429a      	cmp	r2, r3
 8003278:	bfde      	ittt	le
 800327a:	2330      	movle	r3, #48	; 0x30
 800327c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003280:	f105 35ff 	addle.w	r5, r5, #4294967295
 8003284:	ebae 0305 	sub.w	r3, lr, r5
 8003288:	6123      	str	r3, [r4, #16]
 800328a:	f8cd 8000 	str.w	r8, [sp]
 800328e:	463b      	mov	r3, r7
 8003290:	aa03      	add	r2, sp, #12
 8003292:	4621      	mov	r1, r4
 8003294:	4630      	mov	r0, r6
 8003296:	f7ff feef 	bl	8003078 <_printf_common>
 800329a:	3001      	adds	r0, #1
 800329c:	d155      	bne.n	800334a <_printf_i+0x1e6>
 800329e:	f04f 30ff 	mov.w	r0, #4294967295
 80032a2:	b005      	add	sp, #20
 80032a4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80032a8:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 80032ac:	493c      	ldr	r1, [pc, #240]	; (80033a0 <_printf_i+0x23c>)
 80032ae:	6822      	ldr	r2, [r4, #0]
 80032b0:	6818      	ldr	r0, [r3, #0]
 80032b2:	f012 0f80 	tst.w	r2, #128	; 0x80
 80032b6:	f100 0504 	add.w	r5, r0, #4
 80032ba:	601d      	str	r5, [r3, #0]
 80032bc:	d001      	beq.n	80032c2 <_printf_i+0x15e>
 80032be:	6803      	ldr	r3, [r0, #0]
 80032c0:	e002      	b.n	80032c8 <_printf_i+0x164>
 80032c2:	0655      	lsls	r5, r2, #25
 80032c4:	d5fb      	bpl.n	80032be <_printf_i+0x15a>
 80032c6:	8803      	ldrh	r3, [r0, #0]
 80032c8:	07d0      	lsls	r0, r2, #31
 80032ca:	bf44      	itt	mi
 80032cc:	f042 0220 	orrmi.w	r2, r2, #32
 80032d0:	6022      	strmi	r2, [r4, #0]
 80032d2:	b91b      	cbnz	r3, 80032dc <_printf_i+0x178>
 80032d4:	6822      	ldr	r2, [r4, #0]
 80032d6:	f022 0220 	bic.w	r2, r2, #32
 80032da:	6022      	str	r2, [r4, #0]
 80032dc:	2210      	movs	r2, #16
 80032de:	e7b1      	b.n	8003244 <_printf_i+0xe0>
 80032e0:	4675      	mov	r5, lr
 80032e2:	fbb3 f0f2 	udiv	r0, r3, r2
 80032e6:	fb02 3310 	mls	r3, r2, r0, r3
 80032ea:	5ccb      	ldrb	r3, [r1, r3]
 80032ec:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80032f0:	4603      	mov	r3, r0
 80032f2:	2800      	cmp	r0, #0
 80032f4:	d1f5      	bne.n	80032e2 <_printf_i+0x17e>
 80032f6:	e7b7      	b.n	8003268 <_printf_i+0x104>
 80032f8:	6808      	ldr	r0, [r1, #0]
 80032fa:	681a      	ldr	r2, [r3, #0]
 80032fc:	6949      	ldr	r1, [r1, #20]
 80032fe:	f010 0f80 	tst.w	r0, #128	; 0x80
 8003302:	d004      	beq.n	800330e <_printf_i+0x1aa>
 8003304:	1d10      	adds	r0, r2, #4
 8003306:	6018      	str	r0, [r3, #0]
 8003308:	6813      	ldr	r3, [r2, #0]
 800330a:	6019      	str	r1, [r3, #0]
 800330c:	e007      	b.n	800331e <_printf_i+0x1ba>
 800330e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003312:	f102 0004 	add.w	r0, r2, #4
 8003316:	6018      	str	r0, [r3, #0]
 8003318:	6813      	ldr	r3, [r2, #0]
 800331a:	d0f6      	beq.n	800330a <_printf_i+0x1a6>
 800331c:	8019      	strh	r1, [r3, #0]
 800331e:	2300      	movs	r3, #0
 8003320:	6123      	str	r3, [r4, #16]
 8003322:	4675      	mov	r5, lr
 8003324:	e7b1      	b.n	800328a <_printf_i+0x126>
 8003326:	681a      	ldr	r2, [r3, #0]
 8003328:	1d11      	adds	r1, r2, #4
 800332a:	6019      	str	r1, [r3, #0]
 800332c:	6815      	ldr	r5, [r2, #0]
 800332e:	6862      	ldr	r2, [r4, #4]
 8003330:	2100      	movs	r1, #0
 8003332:	4628      	mov	r0, r5
 8003334:	f7fc ff24 	bl	8000180 <memchr>
 8003338:	b108      	cbz	r0, 800333e <_printf_i+0x1da>
 800333a:	1b40      	subs	r0, r0, r5
 800333c:	6060      	str	r0, [r4, #4]
 800333e:	6863      	ldr	r3, [r4, #4]
 8003340:	6123      	str	r3, [r4, #16]
 8003342:	2300      	movs	r3, #0
 8003344:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003348:	e79f      	b.n	800328a <_printf_i+0x126>
 800334a:	6923      	ldr	r3, [r4, #16]
 800334c:	462a      	mov	r2, r5
 800334e:	4639      	mov	r1, r7
 8003350:	4630      	mov	r0, r6
 8003352:	47c0      	blx	r8
 8003354:	3001      	adds	r0, #1
 8003356:	d0a2      	beq.n	800329e <_printf_i+0x13a>
 8003358:	6823      	ldr	r3, [r4, #0]
 800335a:	079b      	lsls	r3, r3, #30
 800335c:	d507      	bpl.n	800336e <_printf_i+0x20a>
 800335e:	2500      	movs	r5, #0
 8003360:	f104 0919 	add.w	r9, r4, #25
 8003364:	68e3      	ldr	r3, [r4, #12]
 8003366:	9a03      	ldr	r2, [sp, #12]
 8003368:	1a9b      	subs	r3, r3, r2
 800336a:	429d      	cmp	r5, r3
 800336c:	db05      	blt.n	800337a <_printf_i+0x216>
 800336e:	68e0      	ldr	r0, [r4, #12]
 8003370:	9b03      	ldr	r3, [sp, #12]
 8003372:	4298      	cmp	r0, r3
 8003374:	bfb8      	it	lt
 8003376:	4618      	movlt	r0, r3
 8003378:	e793      	b.n	80032a2 <_printf_i+0x13e>
 800337a:	2301      	movs	r3, #1
 800337c:	464a      	mov	r2, r9
 800337e:	4639      	mov	r1, r7
 8003380:	4630      	mov	r0, r6
 8003382:	47c0      	blx	r8
 8003384:	3001      	adds	r0, #1
 8003386:	d08a      	beq.n	800329e <_printf_i+0x13a>
 8003388:	3501      	adds	r5, #1
 800338a:	e7eb      	b.n	8003364 <_printf_i+0x200>
 800338c:	2b00      	cmp	r3, #0
 800338e:	d1a7      	bne.n	80032e0 <_printf_i+0x17c>
 8003390:	780b      	ldrb	r3, [r1, #0]
 8003392:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003396:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800339a:	e765      	b.n	8003268 <_printf_i+0x104>
 800339c:	08003a42 	.word	0x08003a42
 80033a0:	08003a31 	.word	0x08003a31

080033a4 <_sbrk_r>:
 80033a4:	b538      	push	{r3, r4, r5, lr}
 80033a6:	4c06      	ldr	r4, [pc, #24]	; (80033c0 <_sbrk_r+0x1c>)
 80033a8:	2300      	movs	r3, #0
 80033aa:	4605      	mov	r5, r0
 80033ac:	4608      	mov	r0, r1
 80033ae:	6023      	str	r3, [r4, #0]
 80033b0:	f7ff fa7e 	bl	80028b0 <_sbrk>
 80033b4:	1c43      	adds	r3, r0, #1
 80033b6:	d102      	bne.n	80033be <_sbrk_r+0x1a>
 80033b8:	6823      	ldr	r3, [r4, #0]
 80033ba:	b103      	cbz	r3, 80033be <_sbrk_r+0x1a>
 80033bc:	602b      	str	r3, [r5, #0]
 80033be:	bd38      	pop	{r3, r4, r5, pc}
 80033c0:	200004b4 	.word	0x200004b4

080033c4 <__sread>:
 80033c4:	b510      	push	{r4, lr}
 80033c6:	460c      	mov	r4, r1
 80033c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80033cc:	f000 fa4a 	bl	8003864 <_read_r>
 80033d0:	2800      	cmp	r0, #0
 80033d2:	bfab      	itete	ge
 80033d4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80033d6:	89a3      	ldrhlt	r3, [r4, #12]
 80033d8:	181b      	addge	r3, r3, r0
 80033da:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80033de:	bfac      	ite	ge
 80033e0:	6563      	strge	r3, [r4, #84]	; 0x54
 80033e2:	81a3      	strhlt	r3, [r4, #12]
 80033e4:	bd10      	pop	{r4, pc}

080033e6 <__swrite>:
 80033e6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80033ea:	461f      	mov	r7, r3
 80033ec:	898b      	ldrh	r3, [r1, #12]
 80033ee:	05db      	lsls	r3, r3, #23
 80033f0:	4605      	mov	r5, r0
 80033f2:	460c      	mov	r4, r1
 80033f4:	4616      	mov	r6, r2
 80033f6:	d505      	bpl.n	8003404 <__swrite+0x1e>
 80033f8:	2302      	movs	r3, #2
 80033fa:	2200      	movs	r2, #0
 80033fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003400:	f000 f9b8 	bl	8003774 <_lseek_r>
 8003404:	89a3      	ldrh	r3, [r4, #12]
 8003406:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800340a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800340e:	81a3      	strh	r3, [r4, #12]
 8003410:	4632      	mov	r2, r6
 8003412:	463b      	mov	r3, r7
 8003414:	4628      	mov	r0, r5
 8003416:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800341a:	f000 b869 	b.w	80034f0 <_write_r>

0800341e <__sseek>:
 800341e:	b510      	push	{r4, lr}
 8003420:	460c      	mov	r4, r1
 8003422:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003426:	f000 f9a5 	bl	8003774 <_lseek_r>
 800342a:	1c43      	adds	r3, r0, #1
 800342c:	89a3      	ldrh	r3, [r4, #12]
 800342e:	bf15      	itete	ne
 8003430:	6560      	strne	r0, [r4, #84]	; 0x54
 8003432:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8003436:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800343a:	81a3      	strheq	r3, [r4, #12]
 800343c:	bf18      	it	ne
 800343e:	81a3      	strhne	r3, [r4, #12]
 8003440:	bd10      	pop	{r4, pc}

08003442 <__sclose>:
 8003442:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003446:	f000 b8d3 	b.w	80035f0 <_close_r>
	...

0800344c <__swbuf_r>:
 800344c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800344e:	460e      	mov	r6, r1
 8003450:	4614      	mov	r4, r2
 8003452:	4605      	mov	r5, r0
 8003454:	b118      	cbz	r0, 800345e <__swbuf_r+0x12>
 8003456:	6983      	ldr	r3, [r0, #24]
 8003458:	b90b      	cbnz	r3, 800345e <__swbuf_r+0x12>
 800345a:	f7ff fb97 	bl	8002b8c <__sinit>
 800345e:	4b21      	ldr	r3, [pc, #132]	; (80034e4 <__swbuf_r+0x98>)
 8003460:	429c      	cmp	r4, r3
 8003462:	d12a      	bne.n	80034ba <__swbuf_r+0x6e>
 8003464:	686c      	ldr	r4, [r5, #4]
 8003466:	69a3      	ldr	r3, [r4, #24]
 8003468:	60a3      	str	r3, [r4, #8]
 800346a:	89a3      	ldrh	r3, [r4, #12]
 800346c:	071a      	lsls	r2, r3, #28
 800346e:	d52e      	bpl.n	80034ce <__swbuf_r+0x82>
 8003470:	6923      	ldr	r3, [r4, #16]
 8003472:	b363      	cbz	r3, 80034ce <__swbuf_r+0x82>
 8003474:	6923      	ldr	r3, [r4, #16]
 8003476:	6820      	ldr	r0, [r4, #0]
 8003478:	1ac0      	subs	r0, r0, r3
 800347a:	6963      	ldr	r3, [r4, #20]
 800347c:	b2f6      	uxtb	r6, r6
 800347e:	4298      	cmp	r0, r3
 8003480:	4637      	mov	r7, r6
 8003482:	db04      	blt.n	800348e <__swbuf_r+0x42>
 8003484:	4621      	mov	r1, r4
 8003486:	4628      	mov	r0, r5
 8003488:	f000 f94a 	bl	8003720 <_fflush_r>
 800348c:	bb28      	cbnz	r0, 80034da <__swbuf_r+0x8e>
 800348e:	68a3      	ldr	r3, [r4, #8]
 8003490:	3b01      	subs	r3, #1
 8003492:	60a3      	str	r3, [r4, #8]
 8003494:	6823      	ldr	r3, [r4, #0]
 8003496:	1c5a      	adds	r2, r3, #1
 8003498:	6022      	str	r2, [r4, #0]
 800349a:	701e      	strb	r6, [r3, #0]
 800349c:	6963      	ldr	r3, [r4, #20]
 800349e:	3001      	adds	r0, #1
 80034a0:	4298      	cmp	r0, r3
 80034a2:	d004      	beq.n	80034ae <__swbuf_r+0x62>
 80034a4:	89a3      	ldrh	r3, [r4, #12]
 80034a6:	07db      	lsls	r3, r3, #31
 80034a8:	d519      	bpl.n	80034de <__swbuf_r+0x92>
 80034aa:	2e0a      	cmp	r6, #10
 80034ac:	d117      	bne.n	80034de <__swbuf_r+0x92>
 80034ae:	4621      	mov	r1, r4
 80034b0:	4628      	mov	r0, r5
 80034b2:	f000 f935 	bl	8003720 <_fflush_r>
 80034b6:	b190      	cbz	r0, 80034de <__swbuf_r+0x92>
 80034b8:	e00f      	b.n	80034da <__swbuf_r+0x8e>
 80034ba:	4b0b      	ldr	r3, [pc, #44]	; (80034e8 <__swbuf_r+0x9c>)
 80034bc:	429c      	cmp	r4, r3
 80034be:	d101      	bne.n	80034c4 <__swbuf_r+0x78>
 80034c0:	68ac      	ldr	r4, [r5, #8]
 80034c2:	e7d0      	b.n	8003466 <__swbuf_r+0x1a>
 80034c4:	4b09      	ldr	r3, [pc, #36]	; (80034ec <__swbuf_r+0xa0>)
 80034c6:	429c      	cmp	r4, r3
 80034c8:	bf08      	it	eq
 80034ca:	68ec      	ldreq	r4, [r5, #12]
 80034cc:	e7cb      	b.n	8003466 <__swbuf_r+0x1a>
 80034ce:	4621      	mov	r1, r4
 80034d0:	4628      	mov	r0, r5
 80034d2:	f000 f81f 	bl	8003514 <__swsetup_r>
 80034d6:	2800      	cmp	r0, #0
 80034d8:	d0cc      	beq.n	8003474 <__swbuf_r+0x28>
 80034da:	f04f 37ff 	mov.w	r7, #4294967295
 80034de:	4638      	mov	r0, r7
 80034e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80034e2:	bf00      	nop
 80034e4:	080039dc 	.word	0x080039dc
 80034e8:	080039fc 	.word	0x080039fc
 80034ec:	080039bc 	.word	0x080039bc

080034f0 <_write_r>:
 80034f0:	b538      	push	{r3, r4, r5, lr}
 80034f2:	4c07      	ldr	r4, [pc, #28]	; (8003510 <_write_r+0x20>)
 80034f4:	4605      	mov	r5, r0
 80034f6:	4608      	mov	r0, r1
 80034f8:	4611      	mov	r1, r2
 80034fa:	2200      	movs	r2, #0
 80034fc:	6022      	str	r2, [r4, #0]
 80034fe:	461a      	mov	r2, r3
 8003500:	f7ff f9bc 	bl	800287c <_write>
 8003504:	1c43      	adds	r3, r0, #1
 8003506:	d102      	bne.n	800350e <_write_r+0x1e>
 8003508:	6823      	ldr	r3, [r4, #0]
 800350a:	b103      	cbz	r3, 800350e <_write_r+0x1e>
 800350c:	602b      	str	r3, [r5, #0]
 800350e:	bd38      	pop	{r3, r4, r5, pc}
 8003510:	200004b4 	.word	0x200004b4

08003514 <__swsetup_r>:
 8003514:	4b32      	ldr	r3, [pc, #200]	; (80035e0 <__swsetup_r+0xcc>)
 8003516:	b570      	push	{r4, r5, r6, lr}
 8003518:	681d      	ldr	r5, [r3, #0]
 800351a:	4606      	mov	r6, r0
 800351c:	460c      	mov	r4, r1
 800351e:	b125      	cbz	r5, 800352a <__swsetup_r+0x16>
 8003520:	69ab      	ldr	r3, [r5, #24]
 8003522:	b913      	cbnz	r3, 800352a <__swsetup_r+0x16>
 8003524:	4628      	mov	r0, r5
 8003526:	f7ff fb31 	bl	8002b8c <__sinit>
 800352a:	4b2e      	ldr	r3, [pc, #184]	; (80035e4 <__swsetup_r+0xd0>)
 800352c:	429c      	cmp	r4, r3
 800352e:	d10f      	bne.n	8003550 <__swsetup_r+0x3c>
 8003530:	686c      	ldr	r4, [r5, #4]
 8003532:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003536:	b29a      	uxth	r2, r3
 8003538:	0715      	lsls	r5, r2, #28
 800353a:	d42c      	bmi.n	8003596 <__swsetup_r+0x82>
 800353c:	06d0      	lsls	r0, r2, #27
 800353e:	d411      	bmi.n	8003564 <__swsetup_r+0x50>
 8003540:	2209      	movs	r2, #9
 8003542:	6032      	str	r2, [r6, #0]
 8003544:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003548:	81a3      	strh	r3, [r4, #12]
 800354a:	f04f 30ff 	mov.w	r0, #4294967295
 800354e:	bd70      	pop	{r4, r5, r6, pc}
 8003550:	4b25      	ldr	r3, [pc, #148]	; (80035e8 <__swsetup_r+0xd4>)
 8003552:	429c      	cmp	r4, r3
 8003554:	d101      	bne.n	800355a <__swsetup_r+0x46>
 8003556:	68ac      	ldr	r4, [r5, #8]
 8003558:	e7eb      	b.n	8003532 <__swsetup_r+0x1e>
 800355a:	4b24      	ldr	r3, [pc, #144]	; (80035ec <__swsetup_r+0xd8>)
 800355c:	429c      	cmp	r4, r3
 800355e:	bf08      	it	eq
 8003560:	68ec      	ldreq	r4, [r5, #12]
 8003562:	e7e6      	b.n	8003532 <__swsetup_r+0x1e>
 8003564:	0751      	lsls	r1, r2, #29
 8003566:	d512      	bpl.n	800358e <__swsetup_r+0x7a>
 8003568:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800356a:	b141      	cbz	r1, 800357e <__swsetup_r+0x6a>
 800356c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003570:	4299      	cmp	r1, r3
 8003572:	d002      	beq.n	800357a <__swsetup_r+0x66>
 8003574:	4630      	mov	r0, r6
 8003576:	f7ff fb93 	bl	8002ca0 <_free_r>
 800357a:	2300      	movs	r3, #0
 800357c:	6363      	str	r3, [r4, #52]	; 0x34
 800357e:	89a3      	ldrh	r3, [r4, #12]
 8003580:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8003584:	81a3      	strh	r3, [r4, #12]
 8003586:	2300      	movs	r3, #0
 8003588:	6063      	str	r3, [r4, #4]
 800358a:	6923      	ldr	r3, [r4, #16]
 800358c:	6023      	str	r3, [r4, #0]
 800358e:	89a3      	ldrh	r3, [r4, #12]
 8003590:	f043 0308 	orr.w	r3, r3, #8
 8003594:	81a3      	strh	r3, [r4, #12]
 8003596:	6923      	ldr	r3, [r4, #16]
 8003598:	b94b      	cbnz	r3, 80035ae <__swsetup_r+0x9a>
 800359a:	89a3      	ldrh	r3, [r4, #12]
 800359c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80035a0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80035a4:	d003      	beq.n	80035ae <__swsetup_r+0x9a>
 80035a6:	4621      	mov	r1, r4
 80035a8:	4630      	mov	r0, r6
 80035aa:	f000 f919 	bl	80037e0 <__smakebuf_r>
 80035ae:	89a2      	ldrh	r2, [r4, #12]
 80035b0:	f012 0301 	ands.w	r3, r2, #1
 80035b4:	d00c      	beq.n	80035d0 <__swsetup_r+0xbc>
 80035b6:	2300      	movs	r3, #0
 80035b8:	60a3      	str	r3, [r4, #8]
 80035ba:	6963      	ldr	r3, [r4, #20]
 80035bc:	425b      	negs	r3, r3
 80035be:	61a3      	str	r3, [r4, #24]
 80035c0:	6923      	ldr	r3, [r4, #16]
 80035c2:	b953      	cbnz	r3, 80035da <__swsetup_r+0xc6>
 80035c4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80035c8:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 80035cc:	d1ba      	bne.n	8003544 <__swsetup_r+0x30>
 80035ce:	bd70      	pop	{r4, r5, r6, pc}
 80035d0:	0792      	lsls	r2, r2, #30
 80035d2:	bf58      	it	pl
 80035d4:	6963      	ldrpl	r3, [r4, #20]
 80035d6:	60a3      	str	r3, [r4, #8]
 80035d8:	e7f2      	b.n	80035c0 <__swsetup_r+0xac>
 80035da:	2000      	movs	r0, #0
 80035dc:	e7f7      	b.n	80035ce <__swsetup_r+0xba>
 80035de:	bf00      	nop
 80035e0:	20000010 	.word	0x20000010
 80035e4:	080039dc 	.word	0x080039dc
 80035e8:	080039fc 	.word	0x080039fc
 80035ec:	080039bc 	.word	0x080039bc

080035f0 <_close_r>:
 80035f0:	b538      	push	{r3, r4, r5, lr}
 80035f2:	4c06      	ldr	r4, [pc, #24]	; (800360c <_close_r+0x1c>)
 80035f4:	2300      	movs	r3, #0
 80035f6:	4605      	mov	r5, r0
 80035f8:	4608      	mov	r0, r1
 80035fa:	6023      	str	r3, [r4, #0]
 80035fc:	f7ff f966 	bl	80028cc <_close>
 8003600:	1c43      	adds	r3, r0, #1
 8003602:	d102      	bne.n	800360a <_close_r+0x1a>
 8003604:	6823      	ldr	r3, [r4, #0]
 8003606:	b103      	cbz	r3, 800360a <_close_r+0x1a>
 8003608:	602b      	str	r3, [r5, #0]
 800360a:	bd38      	pop	{r3, r4, r5, pc}
 800360c:	200004b4 	.word	0x200004b4

08003610 <__sflush_r>:
 8003610:	898a      	ldrh	r2, [r1, #12]
 8003612:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003616:	4605      	mov	r5, r0
 8003618:	0710      	lsls	r0, r2, #28
 800361a:	460c      	mov	r4, r1
 800361c:	d45a      	bmi.n	80036d4 <__sflush_r+0xc4>
 800361e:	684b      	ldr	r3, [r1, #4]
 8003620:	2b00      	cmp	r3, #0
 8003622:	dc05      	bgt.n	8003630 <__sflush_r+0x20>
 8003624:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8003626:	2b00      	cmp	r3, #0
 8003628:	dc02      	bgt.n	8003630 <__sflush_r+0x20>
 800362a:	2000      	movs	r0, #0
 800362c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003630:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003632:	2e00      	cmp	r6, #0
 8003634:	d0f9      	beq.n	800362a <__sflush_r+0x1a>
 8003636:	2300      	movs	r3, #0
 8003638:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800363c:	682f      	ldr	r7, [r5, #0]
 800363e:	602b      	str	r3, [r5, #0]
 8003640:	d033      	beq.n	80036aa <__sflush_r+0x9a>
 8003642:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8003644:	89a3      	ldrh	r3, [r4, #12]
 8003646:	075a      	lsls	r2, r3, #29
 8003648:	d505      	bpl.n	8003656 <__sflush_r+0x46>
 800364a:	6863      	ldr	r3, [r4, #4]
 800364c:	1ac0      	subs	r0, r0, r3
 800364e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003650:	b10b      	cbz	r3, 8003656 <__sflush_r+0x46>
 8003652:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003654:	1ac0      	subs	r0, r0, r3
 8003656:	2300      	movs	r3, #0
 8003658:	4602      	mov	r2, r0
 800365a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800365c:	6a21      	ldr	r1, [r4, #32]
 800365e:	4628      	mov	r0, r5
 8003660:	47b0      	blx	r6
 8003662:	1c43      	adds	r3, r0, #1
 8003664:	89a3      	ldrh	r3, [r4, #12]
 8003666:	d106      	bne.n	8003676 <__sflush_r+0x66>
 8003668:	6829      	ldr	r1, [r5, #0]
 800366a:	291d      	cmp	r1, #29
 800366c:	d84b      	bhi.n	8003706 <__sflush_r+0xf6>
 800366e:	4a2b      	ldr	r2, [pc, #172]	; (800371c <__sflush_r+0x10c>)
 8003670:	40ca      	lsrs	r2, r1
 8003672:	07d6      	lsls	r6, r2, #31
 8003674:	d547      	bpl.n	8003706 <__sflush_r+0xf6>
 8003676:	2200      	movs	r2, #0
 8003678:	6062      	str	r2, [r4, #4]
 800367a:	04d9      	lsls	r1, r3, #19
 800367c:	6922      	ldr	r2, [r4, #16]
 800367e:	6022      	str	r2, [r4, #0]
 8003680:	d504      	bpl.n	800368c <__sflush_r+0x7c>
 8003682:	1c42      	adds	r2, r0, #1
 8003684:	d101      	bne.n	800368a <__sflush_r+0x7a>
 8003686:	682b      	ldr	r3, [r5, #0]
 8003688:	b903      	cbnz	r3, 800368c <__sflush_r+0x7c>
 800368a:	6560      	str	r0, [r4, #84]	; 0x54
 800368c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800368e:	602f      	str	r7, [r5, #0]
 8003690:	2900      	cmp	r1, #0
 8003692:	d0ca      	beq.n	800362a <__sflush_r+0x1a>
 8003694:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003698:	4299      	cmp	r1, r3
 800369a:	d002      	beq.n	80036a2 <__sflush_r+0x92>
 800369c:	4628      	mov	r0, r5
 800369e:	f7ff faff 	bl	8002ca0 <_free_r>
 80036a2:	2000      	movs	r0, #0
 80036a4:	6360      	str	r0, [r4, #52]	; 0x34
 80036a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80036aa:	6a21      	ldr	r1, [r4, #32]
 80036ac:	2301      	movs	r3, #1
 80036ae:	4628      	mov	r0, r5
 80036b0:	47b0      	blx	r6
 80036b2:	1c41      	adds	r1, r0, #1
 80036b4:	d1c6      	bne.n	8003644 <__sflush_r+0x34>
 80036b6:	682b      	ldr	r3, [r5, #0]
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d0c3      	beq.n	8003644 <__sflush_r+0x34>
 80036bc:	2b1d      	cmp	r3, #29
 80036be:	d001      	beq.n	80036c4 <__sflush_r+0xb4>
 80036c0:	2b16      	cmp	r3, #22
 80036c2:	d101      	bne.n	80036c8 <__sflush_r+0xb8>
 80036c4:	602f      	str	r7, [r5, #0]
 80036c6:	e7b0      	b.n	800362a <__sflush_r+0x1a>
 80036c8:	89a3      	ldrh	r3, [r4, #12]
 80036ca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80036ce:	81a3      	strh	r3, [r4, #12]
 80036d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80036d4:	690f      	ldr	r7, [r1, #16]
 80036d6:	2f00      	cmp	r7, #0
 80036d8:	d0a7      	beq.n	800362a <__sflush_r+0x1a>
 80036da:	0793      	lsls	r3, r2, #30
 80036dc:	680e      	ldr	r6, [r1, #0]
 80036de:	bf08      	it	eq
 80036e0:	694b      	ldreq	r3, [r1, #20]
 80036e2:	600f      	str	r7, [r1, #0]
 80036e4:	bf18      	it	ne
 80036e6:	2300      	movne	r3, #0
 80036e8:	eba6 0807 	sub.w	r8, r6, r7
 80036ec:	608b      	str	r3, [r1, #8]
 80036ee:	f1b8 0f00 	cmp.w	r8, #0
 80036f2:	dd9a      	ble.n	800362a <__sflush_r+0x1a>
 80036f4:	4643      	mov	r3, r8
 80036f6:	463a      	mov	r2, r7
 80036f8:	6a21      	ldr	r1, [r4, #32]
 80036fa:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80036fc:	4628      	mov	r0, r5
 80036fe:	47b0      	blx	r6
 8003700:	2800      	cmp	r0, #0
 8003702:	dc07      	bgt.n	8003714 <__sflush_r+0x104>
 8003704:	89a3      	ldrh	r3, [r4, #12]
 8003706:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800370a:	81a3      	strh	r3, [r4, #12]
 800370c:	f04f 30ff 	mov.w	r0, #4294967295
 8003710:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003714:	4407      	add	r7, r0
 8003716:	eba8 0800 	sub.w	r8, r8, r0
 800371a:	e7e8      	b.n	80036ee <__sflush_r+0xde>
 800371c:	20400001 	.word	0x20400001

08003720 <_fflush_r>:
 8003720:	b538      	push	{r3, r4, r5, lr}
 8003722:	690b      	ldr	r3, [r1, #16]
 8003724:	4605      	mov	r5, r0
 8003726:	460c      	mov	r4, r1
 8003728:	b1db      	cbz	r3, 8003762 <_fflush_r+0x42>
 800372a:	b118      	cbz	r0, 8003734 <_fflush_r+0x14>
 800372c:	6983      	ldr	r3, [r0, #24]
 800372e:	b90b      	cbnz	r3, 8003734 <_fflush_r+0x14>
 8003730:	f7ff fa2c 	bl	8002b8c <__sinit>
 8003734:	4b0c      	ldr	r3, [pc, #48]	; (8003768 <_fflush_r+0x48>)
 8003736:	429c      	cmp	r4, r3
 8003738:	d109      	bne.n	800374e <_fflush_r+0x2e>
 800373a:	686c      	ldr	r4, [r5, #4]
 800373c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003740:	b17b      	cbz	r3, 8003762 <_fflush_r+0x42>
 8003742:	4621      	mov	r1, r4
 8003744:	4628      	mov	r0, r5
 8003746:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800374a:	f7ff bf61 	b.w	8003610 <__sflush_r>
 800374e:	4b07      	ldr	r3, [pc, #28]	; (800376c <_fflush_r+0x4c>)
 8003750:	429c      	cmp	r4, r3
 8003752:	d101      	bne.n	8003758 <_fflush_r+0x38>
 8003754:	68ac      	ldr	r4, [r5, #8]
 8003756:	e7f1      	b.n	800373c <_fflush_r+0x1c>
 8003758:	4b05      	ldr	r3, [pc, #20]	; (8003770 <_fflush_r+0x50>)
 800375a:	429c      	cmp	r4, r3
 800375c:	bf08      	it	eq
 800375e:	68ec      	ldreq	r4, [r5, #12]
 8003760:	e7ec      	b.n	800373c <_fflush_r+0x1c>
 8003762:	2000      	movs	r0, #0
 8003764:	bd38      	pop	{r3, r4, r5, pc}
 8003766:	bf00      	nop
 8003768:	080039dc 	.word	0x080039dc
 800376c:	080039fc 	.word	0x080039fc
 8003770:	080039bc 	.word	0x080039bc

08003774 <_lseek_r>:
 8003774:	b538      	push	{r3, r4, r5, lr}
 8003776:	4c07      	ldr	r4, [pc, #28]	; (8003794 <_lseek_r+0x20>)
 8003778:	4605      	mov	r5, r0
 800377a:	4608      	mov	r0, r1
 800377c:	4611      	mov	r1, r2
 800377e:	2200      	movs	r2, #0
 8003780:	6022      	str	r2, [r4, #0]
 8003782:	461a      	mov	r2, r3
 8003784:	f7ff f8ba 	bl	80028fc <_lseek>
 8003788:	1c43      	adds	r3, r0, #1
 800378a:	d102      	bne.n	8003792 <_lseek_r+0x1e>
 800378c:	6823      	ldr	r3, [r4, #0]
 800378e:	b103      	cbz	r3, 8003792 <_lseek_r+0x1e>
 8003790:	602b      	str	r3, [r5, #0]
 8003792:	bd38      	pop	{r3, r4, r5, pc}
 8003794:	200004b4 	.word	0x200004b4

08003798 <__swhatbuf_r>:
 8003798:	b570      	push	{r4, r5, r6, lr}
 800379a:	460e      	mov	r6, r1
 800379c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80037a0:	2900      	cmp	r1, #0
 80037a2:	b090      	sub	sp, #64	; 0x40
 80037a4:	4614      	mov	r4, r2
 80037a6:	461d      	mov	r5, r3
 80037a8:	da07      	bge.n	80037ba <__swhatbuf_r+0x22>
 80037aa:	2300      	movs	r3, #0
 80037ac:	602b      	str	r3, [r5, #0]
 80037ae:	89b3      	ldrh	r3, [r6, #12]
 80037b0:	061a      	lsls	r2, r3, #24
 80037b2:	d410      	bmi.n	80037d6 <__swhatbuf_r+0x3e>
 80037b4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80037b8:	e00e      	b.n	80037d8 <__swhatbuf_r+0x40>
 80037ba:	aa01      	add	r2, sp, #4
 80037bc:	f000 f864 	bl	8003888 <_fstat_r>
 80037c0:	2800      	cmp	r0, #0
 80037c2:	dbf2      	blt.n	80037aa <__swhatbuf_r+0x12>
 80037c4:	9a02      	ldr	r2, [sp, #8]
 80037c6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80037ca:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80037ce:	425a      	negs	r2, r3
 80037d0:	415a      	adcs	r2, r3
 80037d2:	602a      	str	r2, [r5, #0]
 80037d4:	e7ee      	b.n	80037b4 <__swhatbuf_r+0x1c>
 80037d6:	2340      	movs	r3, #64	; 0x40
 80037d8:	2000      	movs	r0, #0
 80037da:	6023      	str	r3, [r4, #0]
 80037dc:	b010      	add	sp, #64	; 0x40
 80037de:	bd70      	pop	{r4, r5, r6, pc}

080037e0 <__smakebuf_r>:
 80037e0:	898b      	ldrh	r3, [r1, #12]
 80037e2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80037e4:	079d      	lsls	r5, r3, #30
 80037e6:	4606      	mov	r6, r0
 80037e8:	460c      	mov	r4, r1
 80037ea:	d507      	bpl.n	80037fc <__smakebuf_r+0x1c>
 80037ec:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80037f0:	6023      	str	r3, [r4, #0]
 80037f2:	6123      	str	r3, [r4, #16]
 80037f4:	2301      	movs	r3, #1
 80037f6:	6163      	str	r3, [r4, #20]
 80037f8:	b002      	add	sp, #8
 80037fa:	bd70      	pop	{r4, r5, r6, pc}
 80037fc:	ab01      	add	r3, sp, #4
 80037fe:	466a      	mov	r2, sp
 8003800:	f7ff ffca 	bl	8003798 <__swhatbuf_r>
 8003804:	9900      	ldr	r1, [sp, #0]
 8003806:	4605      	mov	r5, r0
 8003808:	4630      	mov	r0, r6
 800380a:	f7ff fa97 	bl	8002d3c <_malloc_r>
 800380e:	b948      	cbnz	r0, 8003824 <__smakebuf_r+0x44>
 8003810:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003814:	059a      	lsls	r2, r3, #22
 8003816:	d4ef      	bmi.n	80037f8 <__smakebuf_r+0x18>
 8003818:	f023 0303 	bic.w	r3, r3, #3
 800381c:	f043 0302 	orr.w	r3, r3, #2
 8003820:	81a3      	strh	r3, [r4, #12]
 8003822:	e7e3      	b.n	80037ec <__smakebuf_r+0xc>
 8003824:	4b0d      	ldr	r3, [pc, #52]	; (800385c <__smakebuf_r+0x7c>)
 8003826:	62b3      	str	r3, [r6, #40]	; 0x28
 8003828:	89a3      	ldrh	r3, [r4, #12]
 800382a:	6020      	str	r0, [r4, #0]
 800382c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003830:	81a3      	strh	r3, [r4, #12]
 8003832:	9b00      	ldr	r3, [sp, #0]
 8003834:	6163      	str	r3, [r4, #20]
 8003836:	9b01      	ldr	r3, [sp, #4]
 8003838:	6120      	str	r0, [r4, #16]
 800383a:	b15b      	cbz	r3, 8003854 <__smakebuf_r+0x74>
 800383c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003840:	4630      	mov	r0, r6
 8003842:	f000 f833 	bl	80038ac <_isatty_r>
 8003846:	b128      	cbz	r0, 8003854 <__smakebuf_r+0x74>
 8003848:	89a3      	ldrh	r3, [r4, #12]
 800384a:	f023 0303 	bic.w	r3, r3, #3
 800384e:	f043 0301 	orr.w	r3, r3, #1
 8003852:	81a3      	strh	r3, [r4, #12]
 8003854:	89a3      	ldrh	r3, [r4, #12]
 8003856:	431d      	orrs	r5, r3
 8003858:	81a5      	strh	r5, [r4, #12]
 800385a:	e7cd      	b.n	80037f8 <__smakebuf_r+0x18>
 800385c:	08002b0d 	.word	0x08002b0d

08003860 <__malloc_lock>:
 8003860:	4770      	bx	lr

08003862 <__malloc_unlock>:
 8003862:	4770      	bx	lr

08003864 <_read_r>:
 8003864:	b538      	push	{r3, r4, r5, lr}
 8003866:	4c07      	ldr	r4, [pc, #28]	; (8003884 <_read_r+0x20>)
 8003868:	4605      	mov	r5, r0
 800386a:	4608      	mov	r0, r1
 800386c:	4611      	mov	r1, r2
 800386e:	2200      	movs	r2, #0
 8003870:	6022      	str	r2, [r4, #0]
 8003872:	461a      	mov	r2, r3
 8003874:	f7ff f84a 	bl	800290c <_read>
 8003878:	1c43      	adds	r3, r0, #1
 800387a:	d102      	bne.n	8003882 <_read_r+0x1e>
 800387c:	6823      	ldr	r3, [r4, #0]
 800387e:	b103      	cbz	r3, 8003882 <_read_r+0x1e>
 8003880:	602b      	str	r3, [r5, #0]
 8003882:	bd38      	pop	{r3, r4, r5, pc}
 8003884:	200004b4 	.word	0x200004b4

08003888 <_fstat_r>:
 8003888:	b538      	push	{r3, r4, r5, lr}
 800388a:	4c07      	ldr	r4, [pc, #28]	; (80038a8 <_fstat_r+0x20>)
 800388c:	2300      	movs	r3, #0
 800388e:	4605      	mov	r5, r0
 8003890:	4608      	mov	r0, r1
 8003892:	4611      	mov	r1, r2
 8003894:	6023      	str	r3, [r4, #0]
 8003896:	f7ff f821 	bl	80028dc <_fstat>
 800389a:	1c43      	adds	r3, r0, #1
 800389c:	d102      	bne.n	80038a4 <_fstat_r+0x1c>
 800389e:	6823      	ldr	r3, [r4, #0]
 80038a0:	b103      	cbz	r3, 80038a4 <_fstat_r+0x1c>
 80038a2:	602b      	str	r3, [r5, #0]
 80038a4:	bd38      	pop	{r3, r4, r5, pc}
 80038a6:	bf00      	nop
 80038a8:	200004b4 	.word	0x200004b4

080038ac <_isatty_r>:
 80038ac:	b538      	push	{r3, r4, r5, lr}
 80038ae:	4c06      	ldr	r4, [pc, #24]	; (80038c8 <_isatty_r+0x1c>)
 80038b0:	2300      	movs	r3, #0
 80038b2:	4605      	mov	r5, r0
 80038b4:	4608      	mov	r0, r1
 80038b6:	6023      	str	r3, [r4, #0]
 80038b8:	f7ff f818 	bl	80028ec <_isatty>
 80038bc:	1c43      	adds	r3, r0, #1
 80038be:	d102      	bne.n	80038c6 <_isatty_r+0x1a>
 80038c0:	6823      	ldr	r3, [r4, #0]
 80038c2:	b103      	cbz	r3, 80038c6 <_isatty_r+0x1a>
 80038c4:	602b      	str	r3, [r5, #0]
 80038c6:	bd38      	pop	{r3, r4, r5, pc}
 80038c8:	200004b4 	.word	0x200004b4

080038cc <_init>:
 80038cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80038ce:	bf00      	nop
 80038d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80038d2:	bc08      	pop	{r3}
 80038d4:	469e      	mov	lr, r3
 80038d6:	4770      	bx	lr

080038d8 <_fini>:
 80038d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80038da:	bf00      	nop
 80038dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80038de:	bc08      	pop	{r3}
 80038e0:	469e      	mov	lr, r3
 80038e2:	4770      	bx	lr
