#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1fb3310 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1f82320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1f896b0 .functor NOT 1, L_0x1fdf590, C4<0>, C4<0>, C4<0>;
L_0x1fdf370 .functor XOR 2, L_0x1fdf210, L_0x1fdf2d0, C4<00>, C4<00>;
L_0x1fdf480 .functor XOR 2, L_0x1fdf370, L_0x1fdf3e0, C4<00>, C4<00>;
v0x1fdbc70_0 .net *"_ivl_10", 1 0, L_0x1fdf3e0;  1 drivers
v0x1fdbd70_0 .net *"_ivl_12", 1 0, L_0x1fdf480;  1 drivers
v0x1fdbe50_0 .net *"_ivl_2", 1 0, L_0x1fdf150;  1 drivers
v0x1fdbf10_0 .net *"_ivl_4", 1 0, L_0x1fdf210;  1 drivers
v0x1fdbff0_0 .net *"_ivl_6", 1 0, L_0x1fdf2d0;  1 drivers
v0x1fdc120_0 .net *"_ivl_8", 1 0, L_0x1fdf370;  1 drivers
v0x1fdc200_0 .net "a", 0 0, v0x1fd9b70_0;  1 drivers
v0x1fdc2a0_0 .net "b", 0 0, v0x1fd9c10_0;  1 drivers
v0x1fdc340_0 .net "c", 0 0, v0x1fd9cb0_0;  1 drivers
v0x1fdc3e0_0 .var "clk", 0 0;
v0x1fdc480_0 .net "d", 0 0, v0x1fd9df0_0;  1 drivers
v0x1fdc520_0 .net "out_pos_dut", 0 0, L_0x1fdefc0;  1 drivers
v0x1fdc5c0_0 .net "out_pos_ref", 0 0, L_0x1fddc00;  1 drivers
v0x1fdc660_0 .net "out_sop_dut", 0 0, L_0x1fde470;  1 drivers
v0x1fdc700_0 .net "out_sop_ref", 0 0, L_0x1fb4820;  1 drivers
v0x1fdc7a0_0 .var/2u "stats1", 223 0;
v0x1fdc840_0 .var/2u "strobe", 0 0;
v0x1fdc9f0_0 .net "tb_match", 0 0, L_0x1fdf590;  1 drivers
v0x1fdcac0_0 .net "tb_mismatch", 0 0, L_0x1f896b0;  1 drivers
v0x1fdcb60_0 .net "wavedrom_enable", 0 0, v0x1fda0c0_0;  1 drivers
v0x1fdcc30_0 .net "wavedrom_title", 511 0, v0x1fda160_0;  1 drivers
L_0x1fdf150 .concat [ 1 1 0 0], L_0x1fddc00, L_0x1fb4820;
L_0x1fdf210 .concat [ 1 1 0 0], L_0x1fddc00, L_0x1fb4820;
L_0x1fdf2d0 .concat [ 1 1 0 0], L_0x1fdefc0, L_0x1fde470;
L_0x1fdf3e0 .concat [ 1 1 0 0], L_0x1fddc00, L_0x1fb4820;
L_0x1fdf590 .cmp/eeq 2, L_0x1fdf150, L_0x1fdf480;
S_0x1f863e0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1f82320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1f89a90 .functor AND 1, v0x1fd9cb0_0, v0x1fd9df0_0, C4<1>, C4<1>;
L_0x1f89e70 .functor NOT 1, v0x1fd9b70_0, C4<0>, C4<0>, C4<0>;
L_0x1f8a250 .functor NOT 1, v0x1fd9c10_0, C4<0>, C4<0>, C4<0>;
L_0x1f8a4d0 .functor AND 1, L_0x1f89e70, L_0x1f8a250, C4<1>, C4<1>;
L_0x1fa11b0 .functor AND 1, L_0x1f8a4d0, v0x1fd9cb0_0, C4<1>, C4<1>;
L_0x1fb4820 .functor OR 1, L_0x1f89a90, L_0x1fa11b0, C4<0>, C4<0>;
L_0x1fdd080 .functor NOT 1, v0x1fd9c10_0, C4<0>, C4<0>, C4<0>;
L_0x1fdd0f0 .functor OR 1, L_0x1fdd080, v0x1fd9df0_0, C4<0>, C4<0>;
L_0x1fdd200 .functor AND 1, v0x1fd9cb0_0, L_0x1fdd0f0, C4<1>, C4<1>;
L_0x1fdd2c0 .functor NOT 1, v0x1fd9b70_0, C4<0>, C4<0>, C4<0>;
L_0x1fdd390 .functor OR 1, L_0x1fdd2c0, v0x1fd9c10_0, C4<0>, C4<0>;
L_0x1fdd400 .functor AND 1, L_0x1fdd200, L_0x1fdd390, C4<1>, C4<1>;
L_0x1fdd580 .functor NOT 1, v0x1fd9c10_0, C4<0>, C4<0>, C4<0>;
L_0x1fdd5f0 .functor OR 1, L_0x1fdd580, v0x1fd9df0_0, C4<0>, C4<0>;
L_0x1fdd510 .functor AND 1, v0x1fd9cb0_0, L_0x1fdd5f0, C4<1>, C4<1>;
L_0x1fdd780 .functor NOT 1, v0x1fd9b70_0, C4<0>, C4<0>, C4<0>;
L_0x1fdd880 .functor OR 1, L_0x1fdd780, v0x1fd9df0_0, C4<0>, C4<0>;
L_0x1fdd940 .functor AND 1, L_0x1fdd510, L_0x1fdd880, C4<1>, C4<1>;
L_0x1fddaf0 .functor XNOR 1, L_0x1fdd400, L_0x1fdd940, C4<0>, C4<0>;
v0x1f88fe0_0 .net *"_ivl_0", 0 0, L_0x1f89a90;  1 drivers
v0x1f893e0_0 .net *"_ivl_12", 0 0, L_0x1fdd080;  1 drivers
v0x1f897c0_0 .net *"_ivl_14", 0 0, L_0x1fdd0f0;  1 drivers
v0x1f89ba0_0 .net *"_ivl_16", 0 0, L_0x1fdd200;  1 drivers
v0x1f89f80_0 .net *"_ivl_18", 0 0, L_0x1fdd2c0;  1 drivers
v0x1f8a360_0 .net *"_ivl_2", 0 0, L_0x1f89e70;  1 drivers
v0x1f8a5e0_0 .net *"_ivl_20", 0 0, L_0x1fdd390;  1 drivers
v0x1fd80e0_0 .net *"_ivl_24", 0 0, L_0x1fdd580;  1 drivers
v0x1fd81c0_0 .net *"_ivl_26", 0 0, L_0x1fdd5f0;  1 drivers
v0x1fd82a0_0 .net *"_ivl_28", 0 0, L_0x1fdd510;  1 drivers
v0x1fd8380_0 .net *"_ivl_30", 0 0, L_0x1fdd780;  1 drivers
v0x1fd8460_0 .net *"_ivl_32", 0 0, L_0x1fdd880;  1 drivers
v0x1fd8540_0 .net *"_ivl_36", 0 0, L_0x1fddaf0;  1 drivers
L_0x7f9680b58018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1fd8600_0 .net *"_ivl_38", 0 0, L_0x7f9680b58018;  1 drivers
v0x1fd86e0_0 .net *"_ivl_4", 0 0, L_0x1f8a250;  1 drivers
v0x1fd87c0_0 .net *"_ivl_6", 0 0, L_0x1f8a4d0;  1 drivers
v0x1fd88a0_0 .net *"_ivl_8", 0 0, L_0x1fa11b0;  1 drivers
v0x1fd8980_0 .net "a", 0 0, v0x1fd9b70_0;  alias, 1 drivers
v0x1fd8a40_0 .net "b", 0 0, v0x1fd9c10_0;  alias, 1 drivers
v0x1fd8b00_0 .net "c", 0 0, v0x1fd9cb0_0;  alias, 1 drivers
v0x1fd8bc0_0 .net "d", 0 0, v0x1fd9df0_0;  alias, 1 drivers
v0x1fd8c80_0 .net "out_pos", 0 0, L_0x1fddc00;  alias, 1 drivers
v0x1fd8d40_0 .net "out_sop", 0 0, L_0x1fb4820;  alias, 1 drivers
v0x1fd8e00_0 .net "pos0", 0 0, L_0x1fdd400;  1 drivers
v0x1fd8ec0_0 .net "pos1", 0 0, L_0x1fdd940;  1 drivers
L_0x1fddc00 .functor MUXZ 1, L_0x7f9680b58018, L_0x1fdd400, L_0x1fddaf0, C4<>;
S_0x1fd9040 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1f82320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1fd9b70_0 .var "a", 0 0;
v0x1fd9c10_0 .var "b", 0 0;
v0x1fd9cb0_0 .var "c", 0 0;
v0x1fd9d50_0 .net "clk", 0 0, v0x1fdc3e0_0;  1 drivers
v0x1fd9df0_0 .var "d", 0 0;
v0x1fd9ee0_0 .var/2u "fail", 0 0;
v0x1fd9f80_0 .var/2u "fail1", 0 0;
v0x1fda020_0 .net "tb_match", 0 0, L_0x1fdf590;  alias, 1 drivers
v0x1fda0c0_0 .var "wavedrom_enable", 0 0;
v0x1fda160_0 .var "wavedrom_title", 511 0;
E_0x1f94d40/0 .event negedge, v0x1fd9d50_0;
E_0x1f94d40/1 .event posedge, v0x1fd9d50_0;
E_0x1f94d40 .event/or E_0x1f94d40/0, E_0x1f94d40/1;
S_0x1fd9370 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1fd9040;
 .timescale -12 -12;
v0x1fd95b0_0 .var/2s "i", 31 0;
E_0x1f94be0 .event posedge, v0x1fd9d50_0;
S_0x1fd96b0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1fd9040;
 .timescale -12 -12;
v0x1fd98b0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1fd9990 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1fd9040;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1fda340 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1f82320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1fdddb0 .functor AND 1, v0x1fd9cb0_0, v0x1fd9df0_0, C4<1>, C4<1>;
L_0x1fde060 .functor NOT 1, v0x1fd9b70_0, C4<0>, C4<0>, C4<0>;
L_0x1fde0f0 .functor NOT 1, v0x1fd9c10_0, C4<0>, C4<0>, C4<0>;
L_0x1fde270 .functor AND 1, L_0x1fde060, L_0x1fde0f0, C4<1>, C4<1>;
L_0x1fde3b0 .functor AND 1, L_0x1fde270, v0x1fd9cb0_0, C4<1>, C4<1>;
L_0x1fde470 .functor OR 1, L_0x1fdddb0, L_0x1fde3b0, C4<0>, C4<0>;
L_0x1fde610 .functor NOT 1, v0x1fd9c10_0, C4<0>, C4<0>, C4<0>;
L_0x1fde680 .functor OR 1, L_0x1fde610, v0x1fd9df0_0, C4<0>, C4<0>;
L_0x1fde790 .functor AND 1, v0x1fd9cb0_0, L_0x1fde680, C4<1>, C4<1>;
L_0x1fde850 .functor NOT 1, v0x1fd9b70_0, C4<0>, C4<0>, C4<0>;
L_0x1fdea30 .functor OR 1, L_0x1fde850, v0x1fd9c10_0, C4<0>, C4<0>;
L_0x1fdeaa0 .functor AND 1, L_0x1fde790, L_0x1fdea30, C4<1>, C4<1>;
L_0x1fdec20 .functor NOT 1, v0x1fd9b70_0, C4<0>, C4<0>, C4<0>;
L_0x1fdec90 .functor OR 1, L_0x1fdec20, v0x1fd9df0_0, C4<0>, C4<0>;
L_0x1fdebb0 .functor AND 1, v0x1fd9cb0_0, L_0x1fdec90, C4<1>, C4<1>;
L_0x1fdee20 .functor XNOR 1, L_0x1fdeaa0, L_0x1fdebb0, C4<0>, C4<0>;
v0x1fda500_0 .net *"_ivl_0", 0 0, L_0x1fdddb0;  1 drivers
v0x1fda5e0_0 .net *"_ivl_12", 0 0, L_0x1fde610;  1 drivers
v0x1fda6c0_0 .net *"_ivl_14", 0 0, L_0x1fde680;  1 drivers
v0x1fda7b0_0 .net *"_ivl_16", 0 0, L_0x1fde790;  1 drivers
v0x1fda890_0 .net *"_ivl_18", 0 0, L_0x1fde850;  1 drivers
v0x1fda9c0_0 .net *"_ivl_2", 0 0, L_0x1fde060;  1 drivers
v0x1fdaaa0_0 .net *"_ivl_20", 0 0, L_0x1fdea30;  1 drivers
v0x1fdab80_0 .net *"_ivl_24", 0 0, L_0x1fdec20;  1 drivers
v0x1fdac60_0 .net *"_ivl_26", 0 0, L_0x1fdec90;  1 drivers
v0x1fdadd0_0 .net *"_ivl_30", 0 0, L_0x1fdee20;  1 drivers
L_0x7f9680b58060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1fdae90_0 .net *"_ivl_32", 0 0, L_0x7f9680b58060;  1 drivers
v0x1fdaf70_0 .net *"_ivl_4", 0 0, L_0x1fde0f0;  1 drivers
v0x1fdb050_0 .net *"_ivl_6", 0 0, L_0x1fde270;  1 drivers
v0x1fdb130_0 .net *"_ivl_8", 0 0, L_0x1fde3b0;  1 drivers
v0x1fdb210_0 .net "a", 0 0, v0x1fd9b70_0;  alias, 1 drivers
v0x1fdb2b0_0 .net "b", 0 0, v0x1fd9c10_0;  alias, 1 drivers
v0x1fdb3a0_0 .net "c", 0 0, v0x1fd9cb0_0;  alias, 1 drivers
v0x1fdb5a0_0 .net "d", 0 0, v0x1fd9df0_0;  alias, 1 drivers
v0x1fdb690_0 .net "out_pos", 0 0, L_0x1fdefc0;  alias, 1 drivers
v0x1fdb750_0 .net "out_sop", 0 0, L_0x1fde470;  alias, 1 drivers
v0x1fdb810_0 .net "pos0", 0 0, L_0x1fdeaa0;  1 drivers
v0x1fdb8d0_0 .net "pos1", 0 0, L_0x1fdebb0;  1 drivers
L_0x1fdefc0 .functor MUXZ 1, L_0x7f9680b58060, L_0x1fdeaa0, L_0x1fdee20, C4<>;
S_0x1fdba50 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1f82320;
 .timescale -12 -12;
E_0x1f7e9f0 .event anyedge, v0x1fdc840_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1fdc840_0;
    %nor/r;
    %assign/vec4 v0x1fdc840_0, 0;
    %wait E_0x1f7e9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1fd9040;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fd9ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fd9f80_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1fd9040;
T_4 ;
    %wait E_0x1f94d40;
    %load/vec4 v0x1fda020_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1fd9ee0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1fd9040;
T_5 ;
    %wait E_0x1f94be0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1fd9df0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fd9cb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fd9c10_0, 0;
    %assign/vec4 v0x1fd9b70_0, 0;
    %wait E_0x1f94be0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1fd9df0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fd9cb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fd9c10_0, 0;
    %assign/vec4 v0x1fd9b70_0, 0;
    %wait E_0x1f94be0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1fd9df0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fd9cb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fd9c10_0, 0;
    %assign/vec4 v0x1fd9b70_0, 0;
    %wait E_0x1f94be0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1fd9df0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fd9cb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fd9c10_0, 0;
    %assign/vec4 v0x1fd9b70_0, 0;
    %wait E_0x1f94be0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1fd9df0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fd9cb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fd9c10_0, 0;
    %assign/vec4 v0x1fd9b70_0, 0;
    %wait E_0x1f94be0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1fd9df0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fd9cb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fd9c10_0, 0;
    %assign/vec4 v0x1fd9b70_0, 0;
    %wait E_0x1f94be0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1fd9df0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fd9cb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fd9c10_0, 0;
    %assign/vec4 v0x1fd9b70_0, 0;
    %wait E_0x1f94be0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1fd9df0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fd9cb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fd9c10_0, 0;
    %assign/vec4 v0x1fd9b70_0, 0;
    %wait E_0x1f94be0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1fd9df0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fd9cb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fd9c10_0, 0;
    %assign/vec4 v0x1fd9b70_0, 0;
    %wait E_0x1f94be0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1fd9df0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fd9cb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fd9c10_0, 0;
    %assign/vec4 v0x1fd9b70_0, 0;
    %wait E_0x1f94be0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1fd9df0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fd9cb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fd9c10_0, 0;
    %assign/vec4 v0x1fd9b70_0, 0;
    %wait E_0x1f94be0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1fd9df0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fd9cb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fd9c10_0, 0;
    %assign/vec4 v0x1fd9b70_0, 0;
    %wait E_0x1f94be0;
    %load/vec4 v0x1fd9ee0_0;
    %store/vec4 v0x1fd9f80_0, 0, 1;
    %fork t_1, S_0x1fd9370;
    %jmp t_0;
    .scope S_0x1fd9370;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1fd95b0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1fd95b0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1f94be0;
    %load/vec4 v0x1fd95b0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1fd9df0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fd9cb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fd9c10_0, 0;
    %assign/vec4 v0x1fd9b70_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1fd95b0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1fd95b0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1fd9040;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f94d40;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1fd9df0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fd9cb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fd9c10_0, 0;
    %assign/vec4 v0x1fd9b70_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1fd9ee0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1fd9f80_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1f82320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fdc3e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fdc840_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1f82320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1fdc3e0_0;
    %inv;
    %store/vec4 v0x1fdc3e0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1f82320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1fd9d50_0, v0x1fdcac0_0, v0x1fdc200_0, v0x1fdc2a0_0, v0x1fdc340_0, v0x1fdc480_0, v0x1fdc700_0, v0x1fdc660_0, v0x1fdc5c0_0, v0x1fdc520_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1f82320;
T_9 ;
    %load/vec4 v0x1fdc7a0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1fdc7a0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1fdc7a0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1fdc7a0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1fdc7a0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1fdc7a0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1fdc7a0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1fdc7a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1fdc7a0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1fdc7a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1f82320;
T_10 ;
    %wait E_0x1f94d40;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1fdc7a0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fdc7a0_0, 4, 32;
    %load/vec4 v0x1fdc9f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1fdc7a0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fdc7a0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1fdc7a0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fdc7a0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1fdc700_0;
    %load/vec4 v0x1fdc700_0;
    %load/vec4 v0x1fdc660_0;
    %xor;
    %load/vec4 v0x1fdc700_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1fdc7a0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fdc7a0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1fdc7a0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fdc7a0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1fdc5c0_0;
    %load/vec4 v0x1fdc5c0_0;
    %load/vec4 v0x1fdc520_0;
    %xor;
    %load/vec4 v0x1fdc5c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1fdc7a0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fdc7a0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1fdc7a0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fdc7a0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/can5_depth1/machine/ece241_2013_q2/iter1/response2/top_module.sv";
