-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition"

-- DATE "12/10/2018 22:56:31"

-- 
-- Device: Altera EP4CGX22CF19C6 Package FBGA324
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIV;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIV.CYCLONEIV_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	mips_multi IS
    PORT (
	clk : IN std_logic;
	clk_rom : IN std_logic;
	rst : IN std_logic;
	debug : IN std_logic_vector(1 DOWNTO 0);
	data : OUT std_logic_vector(31 DOWNTO 0);
	led_clk : OUT std_logic;
	primeiro_7seg : OUT std_logic_vector(7 DOWNTO 0);
	segundo_7seg : OUT std_logic_vector(7 DOWNTO 0);
	terceiro_7seg : OUT std_logic_vector(7 DOWNTO 0);
	quarto_7seg : OUT std_logic_vector(7 DOWNTO 0);
	quinto_7seg : OUT std_logic_vector(7 DOWNTO 0);
	sexto_7seg : OUT std_logic_vector(7 DOWNTO 0);
	setimo_7seg : OUT std_logic_vector(7 DOWNTO 0);
	oitavo_7seg : OUT std_logic_vector(7 DOWNTO 0)
	);
END mips_multi;

-- Design Ports Information
-- data[0]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data[1]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data[2]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data[3]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data[4]	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data[5]	=>  Location: PIN_N17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data[6]	=>  Location: PIN_V15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data[7]	=>  Location: PIN_T11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data[8]	=>  Location: PIN_U12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data[9]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data[10]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data[11]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data[12]	=>  Location: PIN_L16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data[13]	=>  Location: PIN_K16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data[14]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data[15]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data[16]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data[17]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data[18]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data[19]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data[20]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data[21]	=>  Location: PIN_L18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data[22]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data[23]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data[24]	=>  Location: PIN_K15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data[25]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data[26]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data[27]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data[28]	=>  Location: PIN_M18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data[29]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data[30]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- data[31]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- led_clk	=>  Location: PIN_P10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- primeiro_7seg[0]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- primeiro_7seg[1]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- primeiro_7seg[2]	=>  Location: PIN_T16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- primeiro_7seg[3]	=>  Location: PIN_M17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- primeiro_7seg[4]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- primeiro_7seg[5]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- primeiro_7seg[6]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- primeiro_7seg[7]	=>  Location: PIN_T17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- segundo_7seg[0]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- segundo_7seg[1]	=>  Location: PIN_N18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- segundo_7seg[2]	=>  Location: PIN_L15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- segundo_7seg[3]	=>  Location: PIN_U9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- segundo_7seg[4]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- segundo_7seg[5]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- segundo_7seg[6]	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- segundo_7seg[7]	=>  Location: PIN_N5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- terceiro_7seg[0]	=>  Location: PIN_U16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- terceiro_7seg[1]	=>  Location: PIN_T18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- terceiro_7seg[2]	=>  Location: PIN_R15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- terceiro_7seg[3]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- terceiro_7seg[4]	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- terceiro_7seg[5]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- terceiro_7seg[6]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- terceiro_7seg[7]	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- quarto_7seg[0]	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- quarto_7seg[1]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- quarto_7seg[2]	=>  Location: PIN_V8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- quarto_7seg[3]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- quarto_7seg[4]	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- quarto_7seg[5]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- quarto_7seg[6]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- quarto_7seg[7]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- quinto_7seg[0]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- quinto_7seg[1]	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- quinto_7seg[2]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- quinto_7seg[3]	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- quinto_7seg[4]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- quinto_7seg[5]	=>  Location: PIN_P16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- quinto_7seg[6]	=>  Location: PIN_R17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- quinto_7seg[7]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sexto_7seg[0]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sexto_7seg[1]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sexto_7seg[2]	=>  Location: PIN_V5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sexto_7seg[3]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sexto_7seg[4]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sexto_7seg[5]	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sexto_7seg[6]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- sexto_7seg[7]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- setimo_7seg[0]	=>  Location: PIN_R8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- setimo_7seg[1]	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- setimo_7seg[2]	=>  Location: PIN_V7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- setimo_7seg[3]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- setimo_7seg[4]	=>  Location: PIN_U18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- setimo_7seg[5]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- setimo_7seg[6]	=>  Location: PIN_U10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- setimo_7seg[7]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- oitavo_7seg[0]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- oitavo_7seg[1]	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- oitavo_7seg[2]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- oitavo_7seg[3]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- oitavo_7seg[4]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- oitavo_7seg[5]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- oitavo_7seg[6]	=>  Location: PIN_P15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- oitavo_7seg[7]	=>  Location: PIN_R14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- debug[1]	=>  Location: PIN_H18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- debug[0]	=>  Location: PIN_J18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clk	=>  Location: PIN_M10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rst	=>  Location: PIN_V12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clk_rom	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF mips_multi IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_clk : std_logic;
SIGNAL ww_clk_rom : std_logic;
SIGNAL ww_rst : std_logic;
SIGNAL ww_debug : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_data : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_led_clk : std_logic;
SIGNAL ww_primeiro_7seg : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_segundo_7seg : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_terceiro_7seg : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_quarto_7seg : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_quinto_7seg : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_sexto_7seg : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_setimo_7seg : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_oitavo_7seg : std_logic_vector(7 DOWNTO 0);
SIGNAL \mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \mem|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \mem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \mem|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \mem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \bcoreg|breg32_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \bcoreg|breg32_rtl_1|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bcoreg|breg32_rtl_1|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bcoreg|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \bcoreg|breg32_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \bcoreg|breg32_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bcoreg|breg32_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \bcoreg|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \rst~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \clk_rom~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \clk~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \alu|tmp[1]~2_combout\ : std_logic;
SIGNAL \alu|tmp[4]~8_combout\ : std_logic;
SIGNAL \alu|tmp[5]~10_combout\ : std_logic;
SIGNAL \alu|tmp[6]~12_combout\ : std_logic;
SIGNAL \alu|tmp[7]~14_combout\ : std_logic;
SIGNAL \alu|tmp[14]~28_combout\ : std_logic;
SIGNAL \alu|tmp[15]~30_combout\ : std_logic;
SIGNAL \alu|tmp[16]~32_combout\ : std_logic;
SIGNAL \alu|tmp[30]~60_combout\ : std_logic;
SIGNAL \alu|Add1~2_combout\ : std_logic;
SIGNAL \alu|Add1~8_combout\ : std_logic;
SIGNAL \alu|Add1~14_combout\ : std_logic;
SIGNAL \pc|sr_out[23]~4_combout\ : std_logic;
SIGNAL \pc|sr_out[22]~5_combout\ : std_logic;
SIGNAL \pc|sr_out[10]~17_combout\ : std_logic;
SIGNAL \pc|sr_out[9]~18_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_1|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_1|auto_generated|ram_block1a18\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_1|auto_generated|ram_block1a17\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_1|auto_generated|ram_block1a15\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_1|auto_generated|ram_block1a14\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_1|auto_generated|ram_block1a13\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_1|auto_generated|ram_block1a12\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_1|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_1|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_0|auto_generated|ram_block1a28\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_0|auto_generated|ram_block1a27\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_0|auto_generated|ram_block1a26\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_0|auto_generated|ram_block1a25\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_0|auto_generated|ram_block1a24\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_0|auto_generated|ram_block1a21\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_0|auto_generated|ram_block1a20\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_0|auto_generated|ram_block1a17\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_0|auto_generated|ram_block1a15\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_0|auto_generated|ram_block1a14\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_0|auto_generated|ram_block1a13\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_0|auto_generated|ram_block1a12\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_0|auto_generated|ram_block1a11\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_0|auto_generated|ram_block1a10\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_0|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_0|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \actr|alu_ctr~5_combout\ : std_logic;
SIGNAL \actr|alu_ctr[2]~9_combout\ : std_logic;
SIGNAL \actr|alu_ctr~10_combout\ : std_logic;
SIGNAL \actr|shift_ctr~0_combout\ : std_logic;
SIGNAL \mux_ulaA_shift|m_out[21]~10_combout\ : std_logic;
SIGNAL \mux_ulaB|m_out[14]~36_combout\ : std_logic;
SIGNAL \mux_ulaB|m_out[12]~40_combout\ : std_logic;
SIGNAL \mux_ulaA_shift|m_out[4]~27_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~10_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~13_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~22_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~26_combout\ : std_logic;
SIGNAL \alu|Mux30~3_combout\ : std_logic;
SIGNAL \alu|Mux30~6_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~33_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~25_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~27_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~38_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~39_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~40_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~30_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~42_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~22_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~44_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~48_combout\ : std_logic;
SIGNAL \alu|Mux29~2_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~53_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~55_combout\ : std_logic;
SIGNAL \alu|a32~2_combout\ : std_logic;
SIGNAL \alu|Mux28~11_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~56_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~76_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~61_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~62_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~66_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~71_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~72_combout\ : std_logic;
SIGNAL \alu|Mux25~6_combout\ : std_logic;
SIGNAL \alu|a32~6_combout\ : std_logic;
SIGNAL \alu|Mux23~6_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~46_combout\ : std_logic;
SIGNAL \alu|Mux22~6_combout\ : std_logic;
SIGNAL \alu|Mux21~2_combout\ : std_logic;
SIGNAL \alu|Mux21~6_combout\ : std_logic;
SIGNAL \alu|Mux20~6_combout\ : std_logic;
SIGNAL \alu|a32~11_combout\ : std_logic;
SIGNAL \alu|Mux19~2_combout\ : std_logic;
SIGNAL \alu|Mux19~6_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~83_combout\ : std_logic;
SIGNAL \alu|Mux19~10_combout\ : std_logic;
SIGNAL \alu|a32~12_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~89_combout\ : std_logic;
SIGNAL \alu|Mux18~9_combout\ : std_logic;
SIGNAL \alu|Mux17~2_combout\ : std_logic;
SIGNAL \alu|Mux17~6_combout\ : std_logic;
SIGNAL \alu|Mux17~9_combout\ : std_logic;
SIGNAL \alu|Mux16~2_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~69_combout\ : std_logic;
SIGNAL \alu|Mux15~0_combout\ : std_logic;
SIGNAL \alu|a32~14_combout\ : std_logic;
SIGNAL \alu|a32~15_combout\ : std_logic;
SIGNAL \alu|Mux13~1_combout\ : std_logic;
SIGNAL \alu|Mux12~0_combout\ : std_logic;
SIGNAL \alu|a32~16_combout\ : std_logic;
SIGNAL \alu|Mux11~0_combout\ : std_logic;
SIGNAL \alu|Mux10~0_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~96_combout\ : std_logic;
SIGNAL \alu|a32~17_combout\ : std_logic;
SIGNAL \alu|Mux10~4_combout\ : std_logic;
SIGNAL \alu|a32~18_combout\ : std_logic;
SIGNAL \alu|a32~19_combout\ : std_logic;
SIGNAL \alu|Mux8~1_combout\ : std_logic;
SIGNAL \alu|Mux8~4_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~111_combout\ : std_logic;
SIGNAL \alu|a32~21_combout\ : std_logic;
SIGNAL \alu|Mux6~4_combout\ : std_logic;
SIGNAL \alu|Mux5~2_combout\ : std_logic;
SIGNAL \alu|Mux5~3_combout\ : std_logic;
SIGNAL \alu|a32~22_combout\ : std_logic;
SIGNAL \alu|Mux5~5_combout\ : std_logic;
SIGNAL \alu|a32~23_combout\ : std_logic;
SIGNAL \alu|Mux4~11_combout\ : std_logic;
SIGNAL \alu|Mux3~0_combout\ : std_logic;
SIGNAL \alu|Mux3~1_combout\ : std_logic;
SIGNAL \alu|Mux3~5_combout\ : std_logic;
SIGNAL \alu|Mux3~7_combout\ : std_logic;
SIGNAL \alu|Mux1~4_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~122_combout\ : std_logic;
SIGNAL \alu|Mux1~8_combout\ : std_logic;
SIGNAL \alu|Mux0~1_combout\ : std_logic;
SIGNAL \alu|Mux0~2_combout\ : std_logic;
SIGNAL \alu|Mux0~3_combout\ : std_logic;
SIGNAL \bcoreg|breg32~39_combout\ : std_logic;
SIGNAL \bcoreg|regA[31]~52_combout\ : std_logic;
SIGNAL \mux_pc|Equal1~0_combout\ : std_logic;
SIGNAL \alu|Equal0~1_combout\ : std_logic;
SIGNAL \alu|Equal0~5_combout\ : std_logic;
SIGNAL \alu|Equal0~8_combout\ : std_logic;
SIGNAL \ctr_mips|Equal2~0_combout\ : std_logic;
SIGNAL \ctr_mips|Mux7~0_combout\ : std_logic;
SIGNAL \bcoreg|breg32~42_combout\ : std_logic;
SIGNAL \ctr_mips|Mux0~0_combout\ : std_logic;
SIGNAL \ctr_mips|Mux0~1_combout\ : std_logic;
SIGNAL \ctr_mips|Selector1~0_combout\ : std_logic;
SIGNAL \ctr_mips|pstate.stregbyte_st~q\ : std_logic;
SIGNAL \bcoreg|regA[26]~58_combout\ : std_logic;
SIGNAL \bcoreg|regA[25]~59_combout\ : std_logic;
SIGNAL \bcoreg|regA[24]~60_combout\ : std_logic;
SIGNAL \bcoreg|regB[22]~59_combout\ : std_logic;
SIGNAL \bcoreg|regA[21]~63_combout\ : std_logic;
SIGNAL \bcoreg|regA[20]~64_combout\ : std_logic;
SIGNAL \bcoreg|regB[19]~63_combout\ : std_logic;
SIGNAL \bcoreg|regA[18]~66_combout\ : std_logic;
SIGNAL \bcoreg|regA[17]~68_combout\ : std_logic;
SIGNAL \bcoreg|regA[17]~69_combout\ : std_logic;
SIGNAL \bcoreg|regA[16]~70_combout\ : std_logic;
SIGNAL \bcoreg|regA[15]~72_combout\ : std_logic;
SIGNAL \bcoreg|regA[14]~73_combout\ : std_logic;
SIGNAL \bcoreg|regA[13]~74_combout\ : std_logic;
SIGNAL \bcoreg|regB[12]~72_combout\ : std_logic;
SIGNAL \bcoreg|regA[12]~75_combout\ : std_logic;
SIGNAL \bcoreg|regB[11]~73_combout\ : std_logic;
SIGNAL \bcoreg|regA[11]~76_combout\ : std_logic;
SIGNAL \bcoreg|regB[9]~76_combout\ : std_logic;
SIGNAL \bcoreg|regB[7]~79_combout\ : std_logic;
SIGNAL \bcoreg|regA[7]~80_combout\ : std_logic;
SIGNAL \bcoreg|regA[6]~81_combout\ : std_logic;
SIGNAL \bcoreg|regA[4]~84_combout\ : std_logic;
SIGNAL \bcoreg|regA[3]~85_combout\ : std_logic;
SIGNAL \bcoreg|regB[1]~86_combout\ : std_logic;
SIGNAL \bcoreg|regB[0]~87_combout\ : std_logic;
SIGNAL \ctr_mips|Selector2~1_combout\ : std_logic;
SIGNAL \ctr_mips|nstate.writemem_st~1_combout\ : std_logic;
SIGNAL \ctr_mips|nstate.stregbyte_st~0_combout\ : std_logic;
SIGNAL \mux_ulaB|m_out[25]~71_combout\ : std_logic;
SIGNAL \bcoreg|regA[25]~95_combout\ : std_logic;
SIGNAL \bcoreg|regA[24]~96_combout\ : std_logic;
SIGNAL \bcoreg|regA[21]~99_combout\ : std_logic;
SIGNAL \bcoreg|regA[20]~100_combout\ : std_logic;
SIGNAL \bcoreg|regA[15]~102_combout\ : std_logic;
SIGNAL \bcoreg|regA[14]~103_combout\ : std_logic;
SIGNAL \bcoreg|regA[13]~104_combout\ : std_logic;
SIGNAL \bcoreg|regA[12]~105_combout\ : std_logic;
SIGNAL \bcoreg|regA[11]~106_combout\ : std_logic;
SIGNAL \bcoreg|regA[7]~110_combout\ : std_logic;
SIGNAL \bcoreg|regA[4]~112_combout\ : std_logic;
SIGNAL \rdm|sr_out[5]~feeder_combout\ : std_logic;
SIGNAL \rdm|sr_out[14]~feeder_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_0_bypass[2]~feeder_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_0_bypass[6]~feeder_combout\ : std_logic;
SIGNAL \rdm|sr_out[27]~feeder_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_0_bypass[5]~feeder_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_0_bypass[7]~feeder_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_0_bypass[19]~feeder_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_0_bypass[74]~feeder_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_0_bypass[70]~feeder_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_0_bypass[64]~feeder_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_1_bypass[64]~feeder_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_0_bypass[62]~feeder_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_1_bypass[62]~feeder_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_0_bypass[60]~feeder_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_0_bypass[58]~feeder_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_1_bypass[56]~feeder_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_0_bypass[54]~feeder_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_0_bypass[52]~feeder_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_1_bypass[52]~feeder_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_1_bypass[50]~feeder_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_0_bypass[48]~feeder_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_0_bypass[46]~feeder_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_0_bypass[44]~feeder_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_0_bypass[42]~feeder_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_0_bypass[40]~feeder_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_0_bypass[38]~feeder_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_1_bypass[36]~feeder_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_0_bypass[36]~feeder_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_1_bypass[34]~feeder_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_0_bypass[34]~feeder_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_1_bypass[32]~feeder_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_1_bypass[30]~feeder_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_0_bypass[30]~feeder_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_0_bypass[28]~feeder_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_1_bypass[26]~feeder_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_0_bypass[26]~feeder_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_0_bypass[24]~feeder_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_1_bypass[22]~feeder_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_0_bypass[20]~feeder_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_0_bypass[18]~feeder_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_0_bypass[16]~feeder_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_1_bypass[14]~feeder_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_1_bypass[12]~feeder_combout\ : std_logic;
SIGNAL \data[0]~output_o\ : std_logic;
SIGNAL \data[1]~output_o\ : std_logic;
SIGNAL \data[2]~output_o\ : std_logic;
SIGNAL \data[3]~output_o\ : std_logic;
SIGNAL \data[4]~output_o\ : std_logic;
SIGNAL \data[5]~output_o\ : std_logic;
SIGNAL \data[6]~output_o\ : std_logic;
SIGNAL \data[7]~output_o\ : std_logic;
SIGNAL \data[8]~output_o\ : std_logic;
SIGNAL \data[9]~output_o\ : std_logic;
SIGNAL \data[10]~output_o\ : std_logic;
SIGNAL \data[11]~output_o\ : std_logic;
SIGNAL \data[12]~output_o\ : std_logic;
SIGNAL \data[13]~output_o\ : std_logic;
SIGNAL \data[14]~output_o\ : std_logic;
SIGNAL \data[15]~output_o\ : std_logic;
SIGNAL \data[16]~output_o\ : std_logic;
SIGNAL \data[17]~output_o\ : std_logic;
SIGNAL \data[18]~output_o\ : std_logic;
SIGNAL \data[19]~output_o\ : std_logic;
SIGNAL \data[20]~output_o\ : std_logic;
SIGNAL \data[21]~output_o\ : std_logic;
SIGNAL \data[22]~output_o\ : std_logic;
SIGNAL \data[23]~output_o\ : std_logic;
SIGNAL \data[24]~output_o\ : std_logic;
SIGNAL \data[25]~output_o\ : std_logic;
SIGNAL \data[26]~output_o\ : std_logic;
SIGNAL \data[27]~output_o\ : std_logic;
SIGNAL \data[28]~output_o\ : std_logic;
SIGNAL \data[29]~output_o\ : std_logic;
SIGNAL \data[30]~output_o\ : std_logic;
SIGNAL \data[31]~output_o\ : std_logic;
SIGNAL \led_clk~output_o\ : std_logic;
SIGNAL \primeiro_7seg[0]~output_o\ : std_logic;
SIGNAL \primeiro_7seg[1]~output_o\ : std_logic;
SIGNAL \primeiro_7seg[2]~output_o\ : std_logic;
SIGNAL \primeiro_7seg[3]~output_o\ : std_logic;
SIGNAL \primeiro_7seg[4]~output_o\ : std_logic;
SIGNAL \primeiro_7seg[5]~output_o\ : std_logic;
SIGNAL \primeiro_7seg[6]~output_o\ : std_logic;
SIGNAL \primeiro_7seg[7]~output_o\ : std_logic;
SIGNAL \segundo_7seg[0]~output_o\ : std_logic;
SIGNAL \segundo_7seg[1]~output_o\ : std_logic;
SIGNAL \segundo_7seg[2]~output_o\ : std_logic;
SIGNAL \segundo_7seg[3]~output_o\ : std_logic;
SIGNAL \segundo_7seg[4]~output_o\ : std_logic;
SIGNAL \segundo_7seg[5]~output_o\ : std_logic;
SIGNAL \segundo_7seg[6]~output_o\ : std_logic;
SIGNAL \segundo_7seg[7]~output_o\ : std_logic;
SIGNAL \terceiro_7seg[0]~output_o\ : std_logic;
SIGNAL \terceiro_7seg[1]~output_o\ : std_logic;
SIGNAL \terceiro_7seg[2]~output_o\ : std_logic;
SIGNAL \terceiro_7seg[3]~output_o\ : std_logic;
SIGNAL \terceiro_7seg[4]~output_o\ : std_logic;
SIGNAL \terceiro_7seg[5]~output_o\ : std_logic;
SIGNAL \terceiro_7seg[6]~output_o\ : std_logic;
SIGNAL \terceiro_7seg[7]~output_o\ : std_logic;
SIGNAL \quarto_7seg[0]~output_o\ : std_logic;
SIGNAL \quarto_7seg[1]~output_o\ : std_logic;
SIGNAL \quarto_7seg[2]~output_o\ : std_logic;
SIGNAL \quarto_7seg[3]~output_o\ : std_logic;
SIGNAL \quarto_7seg[4]~output_o\ : std_logic;
SIGNAL \quarto_7seg[5]~output_o\ : std_logic;
SIGNAL \quarto_7seg[6]~output_o\ : std_logic;
SIGNAL \quarto_7seg[7]~output_o\ : std_logic;
SIGNAL \quinto_7seg[0]~output_o\ : std_logic;
SIGNAL \quinto_7seg[1]~output_o\ : std_logic;
SIGNAL \quinto_7seg[2]~output_o\ : std_logic;
SIGNAL \quinto_7seg[3]~output_o\ : std_logic;
SIGNAL \quinto_7seg[4]~output_o\ : std_logic;
SIGNAL \quinto_7seg[5]~output_o\ : std_logic;
SIGNAL \quinto_7seg[6]~output_o\ : std_logic;
SIGNAL \quinto_7seg[7]~output_o\ : std_logic;
SIGNAL \sexto_7seg[0]~output_o\ : std_logic;
SIGNAL \sexto_7seg[1]~output_o\ : std_logic;
SIGNAL \sexto_7seg[2]~output_o\ : std_logic;
SIGNAL \sexto_7seg[3]~output_o\ : std_logic;
SIGNAL \sexto_7seg[4]~output_o\ : std_logic;
SIGNAL \sexto_7seg[5]~output_o\ : std_logic;
SIGNAL \sexto_7seg[6]~output_o\ : std_logic;
SIGNAL \sexto_7seg[7]~output_o\ : std_logic;
SIGNAL \setimo_7seg[0]~output_o\ : std_logic;
SIGNAL \setimo_7seg[1]~output_o\ : std_logic;
SIGNAL \setimo_7seg[2]~output_o\ : std_logic;
SIGNAL \setimo_7seg[3]~output_o\ : std_logic;
SIGNAL \setimo_7seg[4]~output_o\ : std_logic;
SIGNAL \setimo_7seg[5]~output_o\ : std_logic;
SIGNAL \setimo_7seg[6]~output_o\ : std_logic;
SIGNAL \setimo_7seg[7]~output_o\ : std_logic;
SIGNAL \oitavo_7seg[0]~output_o\ : std_logic;
SIGNAL \oitavo_7seg[1]~output_o\ : std_logic;
SIGNAL \oitavo_7seg[2]~output_o\ : std_logic;
SIGNAL \oitavo_7seg[3]~output_o\ : std_logic;
SIGNAL \oitavo_7seg[4]~output_o\ : std_logic;
SIGNAL \oitavo_7seg[5]~output_o\ : std_logic;
SIGNAL \oitavo_7seg[6]~output_o\ : std_logic;
SIGNAL \oitavo_7seg[7]~output_o\ : std_logic;
SIGNAL \clk_rom~input_o\ : std_logic;
SIGNAL \clk_rom~inputclkctrl_outclk\ : std_logic;
SIGNAL \pc|sr_out[5]~22_combout\ : std_logic;
SIGNAL \bcoreg|regB[1]~110_combout\ : std_logic;
SIGNAL \ctr_mips|pstate.fetch_st~_wirecell_combout\ : std_logic;
SIGNAL \clk~input_o\ : std_logic;
SIGNAL \clk~inputclkctrl_outclk\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_1_bypass[44]~feeder_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_1_bypass[46]~feeder_combout\ : std_logic;
SIGNAL \breg_data_mux|m_out[17]~14_combout\ : std_logic;
SIGNAL \ctr_mips|Selector2~0_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_1_bypass[48]~feeder_combout\ : std_logic;
SIGNAL \actr|Equal5~1_combout\ : std_logic;
SIGNAL \rst~input_o\ : std_logic;
SIGNAL \rst~inputclkctrl_outclk\ : std_logic;
SIGNAL \ctr_mips|pstate.writereg_st~q\ : std_logic;
SIGNAL \mux_reg_add|m_out[1]~1_combout\ : std_logic;
SIGNAL \bcoreg|breg32~41_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_1_bypass[18]~feeder_combout\ : std_logic;
SIGNAL \bcoreg|regB[3]~83_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_1_bypass[20]~feeder_combout\ : std_logic;
SIGNAL \breg_data_mux|m_out[4]~27_combout\ : std_logic;
SIGNAL \breg_data_mux|m_out[5]~26_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_1_bypass[24]~feeder_combout\ : std_logic;
SIGNAL \bcoreg|regB[7]~105_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_1_bypass[28]~feeder_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_0_bypass[22]~feeder_combout\ : std_logic;
SIGNAL \mux_reg_add|m_out[4]~4_combout\ : std_logic;
SIGNAL \ctr_mips|WideOr0~0_combout\ : std_logic;
SIGNAL \mux_ulaB|m_out[31]~28_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_1_bypass[58]~feeder_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_1_bypass[60]~feeder_combout\ : std_logic;
SIGNAL \pc|sr_out[24]~3_combout\ : std_logic;
SIGNAL \~QUARTUS_CREATED_GND~I_combout\ : std_logic;
SIGNAL \rdm|sr_out[9]~feeder_combout\ : std_logic;
SIGNAL \ir|sr_out[25]~feeder_combout\ : std_logic;
SIGNAL \bcoreg|breg32~40_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_0_bypass[1]~feeder_combout\ : std_logic;
SIGNAL \bcoreg|breg32~38_combout\ : std_logic;
SIGNAL \bcoreg|breg32~45_combout\ : std_logic;
SIGNAL \rdm|sr_out[2]~feeder_combout\ : std_logic;
SIGNAL \breg_data_mux|m_out[2]~29_combout\ : std_logic;
SIGNAL \regULA|sr_out[3]~feeder_combout\ : std_logic;
SIGNAL \breg_data_mux|m_out[3]~28_combout\ : std_logic;
SIGNAL \rdm|sr_out[7]~feeder_combout\ : std_logic;
SIGNAL \breg_data_mux|m_out[7]~24_combout\ : std_logic;
SIGNAL \breg_data_mux|m_out[10]~21_combout\ : std_logic;
SIGNAL \rdm|sr_out[11]~feeder_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_0_bypass[14]~feeder_combout\ : std_logic;
SIGNAL \mux_ulaB|m_out[17]~31_combout\ : std_logic;
SIGNAL \mux_ulaB|m_out[17]~32_combout\ : std_logic;
SIGNAL \mux_ulaB|m_out[16]~33_combout\ : std_logic;
SIGNAL \mux_ulaB|m_out[16]~79_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~27_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~28_combout\ : std_logic;
SIGNAL \alu|Mux19~9_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_1_bypass[33]~feeder_combout\ : std_logic;
SIGNAL \mux_ulaB|Equal2~0_combout\ : std_logic;
SIGNAL \alu|Mux18~10_combout\ : std_logic;
SIGNAL \mux_ulaB|m_out[0]~65_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_0_bypass[11]~feeder_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_0_bypass[12]~feeder_combout\ : std_logic;
SIGNAL \actr|alu_ctr~0_combout\ : std_logic;
SIGNAL \actr|alu_ctr~3_combout\ : std_logic;
SIGNAL \mux_ulaA_shift|m_out[1]~37_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~35_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~41_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~38_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~34_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~39_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~68_combout\ : std_logic;
SIGNAL \alu|Mux17~10_combout\ : std_logic;
SIGNAL \pc|sr_out[14]~13_combout\ : std_logic;
SIGNAL \rdm|sr_out[21]~feeder_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_1_bypass[74]~feeder_combout\ : std_logic;
SIGNAL \rdm|sr_out[31]~feeder_combout\ : std_logic;
SIGNAL \breg_data_mux|m_out[31]~0_combout\ : std_logic;
SIGNAL \mux_ulaB|m_out[15]~34_combout\ : std_logic;
SIGNAL \mux_ulaB|m_out[15]~35_combout\ : std_logic;
SIGNAL \alu|Mux16~7_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_1_bypass[68]~feeder_combout\ : std_logic;
SIGNAL \bcoreg|regB[28]~51_combout\ : std_logic;
SIGNAL \alu|Mux2~0_combout\ : std_logic;
SIGNAL \alu|Mux31~17_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~118_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~119_combout\ : std_logic;
SIGNAL \alu|Mux3~2_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~108_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~107_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~109_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~92_combout\ : std_logic;
SIGNAL \mux_ulaB|m_out[18]~78_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~91_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~93_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~75_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~76_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~94_combout\ : std_logic;
SIGNAL \alu|Mux3~3_combout\ : std_logic;
SIGNAL \alu|Mux3~4_combout\ : std_logic;
SIGNAL \alu|Mux3~6_combout\ : std_logic;
SIGNAL \alu|Mux28~4_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_1_bypass[70]~feeder_combout\ : std_logic;
SIGNAL \mux_ulaB|m_out[29]~67_combout\ : std_logic;
SIGNAL \mux_ulaA_shift|m_out[4]~28_combout\ : std_logic;
SIGNAL \alu|Mux2~1_combout\ : std_logic;
SIGNAL \alu|Mux2~2_combout\ : std_logic;
SIGNAL \alu|Mux2~7_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~120_combout\ : std_logic;
SIGNAL \alu|Mux2~3_combout\ : std_logic;
SIGNAL \alu|Mux2~4_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~110_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~112_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~95_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~97_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~80_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~81_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~98_combout\ : std_logic;
SIGNAL \alu|Mux2~5_combout\ : std_logic;
SIGNAL \alu|Mux2~6_combout\ : std_logic;
SIGNAL \alu|Mux2~8_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_1_bypass[72]~feeder_combout\ : std_logic;
SIGNAL \breg_data_mux|m_out[30]~1_combout\ : std_logic;
SIGNAL \alu|Mux28~8_combout\ : std_logic;
SIGNAL \alu|Mux28~2_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~80_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~81_combout\ : std_logic;
SIGNAL \alu|Mux28~6_combout\ : std_logic;
SIGNAL \mux_ulaB|m_out[27]~69_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_0_bypass[66]~feeder_combout\ : std_logic;
SIGNAL \bcoreg|regA[27]~57_combout\ : std_logic;
SIGNAL \bcoreg|regA[27]~93_combout\ : std_logic;
SIGNAL \pc|sr_out[27]~0_combout\ : std_logic;
SIGNAL \ctr_mips|nstate.jump_ex_st~0_combout\ : std_logic;
SIGNAL \ctr_mips|pstate.jump_ex_st~q\ : std_logic;
SIGNAL \pc|sr_out[0]~49_combout\ : std_logic;
SIGNAL \pc|sr_out~44_combout\ : std_logic;
SIGNAL \pc|sr_out[28]~42_combout\ : std_logic;
SIGNAL \pc|sr_out[28]~45_combout\ : std_logic;
SIGNAL \ctr_mips|WideOr1~0_combout\ : std_logic;
SIGNAL \ctr_mips|WideOr1~combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_0_bypass[73]~feeder_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_0|auto_generated|ram_block1a31\ : std_logic;
SIGNAL \bcoreg|Equal0~1_combout\ : std_logic;
SIGNAL \bcoreg|regA[31]~53_combout\ : std_logic;
SIGNAL \mux_ulaA_shift|m_out[31]~0_combout\ : std_logic;
SIGNAL \alu|Mux0~0_combout\ : std_logic;
SIGNAL \alu|Mux0~7_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~89_combout\ : std_logic;
SIGNAL \alu|Mux0~8_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_1_bypass[38]~feeder_combout\ : std_logic;
SIGNAL \bcoreg|regB[13]~71_combout\ : std_logic;
SIGNAL \bcoreg|regB[13]~101_combout\ : std_logic;
SIGNAL \mux_ulaB|m_out[13]~38_combout\ : std_logic;
SIGNAL \mux_ulaB|m_out[13]~39_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~70_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~71_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~72_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~124_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~88_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~87_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~89_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~104_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~103_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~105_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~106_combout\ : std_logic;
SIGNAL \alu|Mux0~4_combout\ : std_logic;
SIGNAL \alu|Mux0~5_combout\ : std_logic;
SIGNAL \alu|Mux0~6_combout\ : std_logic;
SIGNAL \alu|Mux0~9_combout\ : std_logic;
SIGNAL \alu|Mux0~10_combout\ : std_logic;
SIGNAL \mux_ulaB|m_out[30]~66_combout\ : std_logic;
SIGNAL \mux_ulaB|m_out[28]~68_combout\ : std_logic;
SIGNAL \mux_ulaB|m_out[26]~70_combout\ : std_logic;
SIGNAL \alu|Mux4~4_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~43_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~47_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~94_combout\ : std_logic;
SIGNAL \bcoreg|regB[12]~102_combout\ : std_logic;
SIGNAL \mux_ulaB|m_out[10]~44_combout\ : std_logic;
SIGNAL \mux_ulaB|m_out[10]~45_combout\ : std_logic;
SIGNAL \mux_ulaB|m_out[12]~41_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~56_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~60_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~61_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~82_combout\ : std_logic;
SIGNAL \alu|Mux6~2_combout\ : std_logic;
SIGNAL \alu|Mux6~3_combout\ : std_logic;
SIGNAL \alu|Mux6~8_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~73_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~32_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~16_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~41_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~43_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~78_combout\ : std_logic;
SIGNAL \alu|Mux9~6_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_0|auto_generated|ram_block1a23\ : std_logic;
SIGNAL \bcoreg|regA[23]~61_combout\ : std_logic;
SIGNAL \bcoreg|regA[23]~97_combout\ : std_logic;
SIGNAL \mux_ulaA_shift|m_out[23]~8_combout\ : std_logic;
SIGNAL \mux_ulaB|m_out[22]~74_combout\ : std_logic;
SIGNAL \mux_ulaB|m_out[21]~75_combout\ : std_logic;
SIGNAL \pc|sr_out[20]~7_combout\ : std_logic;
SIGNAL \mux_ulaA_shift|m_out[20]~11_combout\ : std_logic;
SIGNAL \mux_ulaB|m_out[19]~77_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_0|auto_generated|ram_block1a18\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_0_bypass[47]~feeder_combout\ : std_logic;
SIGNAL \bcoreg|regA[18]~67_combout\ : std_logic;
SIGNAL \mux_ulaA_shift|m_out[18]~13_combout\ : std_logic;
SIGNAL \alu|Mux14~2_combout\ : std_logic;
SIGNAL \alu|Mux9~4_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~83_combout\ : std_logic;
SIGNAL \alu|Mux9~5_combout\ : std_logic;
SIGNAL \alu|Mux9~17_combout\ : std_logic;
SIGNAL \alu|Mux14~3_combout\ : std_logic;
SIGNAL \alu|Mux14~4_combout\ : std_logic;
SIGNAL \alu|Mux14~5_combout\ : std_logic;
SIGNAL \alu|Mux9~7_combout\ : std_logic;
SIGNAL \pc|sr_out[13]~14_combout\ : std_logic;
SIGNAL \mux_ulaA_shift|m_out[13]~18_combout\ : std_logic;
SIGNAL \pc|sr_out[11]~16_combout\ : std_logic;
SIGNAL \mux_ulaA_shift|m_out[11]~20_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_0|auto_generated|ram_block1a9\ : std_logic;
SIGNAL \bcoreg|regA[9]~78_combout\ : std_logic;
SIGNAL \bcoreg|regA[9]~108_combout\ : std_logic;
SIGNAL \mux_ulaA_shift|m_out[9]~22_combout\ : std_logic;
SIGNAL \mux_ulaB|m_out[8]~48_combout\ : std_logic;
SIGNAL \mux_ulaB|m_out[8]~49_combout\ : std_logic;
SIGNAL \mux_ulaA_shift|m_out[7]~24_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_0_bypass[23]~feeder_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_0|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \bcoreg|regA[6]~82_combout\ : std_logic;
SIGNAL \mux_ulaA_shift|m_out[6]~25_combout\ : std_logic;
SIGNAL \mux_ulaB|m_out[5]~54_combout\ : std_logic;
SIGNAL \mux_ulaB|m_out[5]~55_combout\ : std_logic;
SIGNAL \mux_ulaB|m_out[4]~56_combout\ : std_logic;
SIGNAL \mux_ulaB|m_out[4]~57_combout\ : std_logic;
SIGNAL \mux_ulaB|m_out[3]~58_combout\ : std_logic;
SIGNAL \mux_ulaB|m_out[3]~59_combout\ : std_logic;
SIGNAL \mux_ulaB|m_out[2]~60_combout\ : std_logic;
SIGNAL \mux_ulaB|m_out[2]~61_combout\ : std_logic;
SIGNAL \mux_ulaB|m_out[1]~62_combout\ : std_logic;
SIGNAL \mux_ulaB|m_out[0]~63_combout\ : std_logic;
SIGNAL \alu|tmp[0]~1\ : std_logic;
SIGNAL \alu|tmp[1]~3\ : std_logic;
SIGNAL \alu|tmp[2]~5\ : std_logic;
SIGNAL \alu|tmp[3]~7\ : std_logic;
SIGNAL \alu|tmp[4]~9\ : std_logic;
SIGNAL \alu|tmp[5]~11\ : std_logic;
SIGNAL \alu|tmp[6]~13\ : std_logic;
SIGNAL \alu|tmp[7]~15\ : std_logic;
SIGNAL \alu|tmp[8]~17\ : std_logic;
SIGNAL \alu|tmp[9]~19\ : std_logic;
SIGNAL \alu|tmp[10]~21\ : std_logic;
SIGNAL \alu|tmp[11]~23\ : std_logic;
SIGNAL \alu|tmp[12]~25\ : std_logic;
SIGNAL \alu|tmp[13]~27\ : std_logic;
SIGNAL \alu|tmp[14]~29\ : std_logic;
SIGNAL \alu|tmp[15]~31\ : std_logic;
SIGNAL \alu|tmp[16]~33\ : std_logic;
SIGNAL \alu|tmp[17]~34_combout\ : std_logic;
SIGNAL \alu|Mux14~6_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_0|auto_generated|ram_block1a16\ : std_logic;
SIGNAL \bcoreg|regA[16]~71_combout\ : std_logic;
SIGNAL \mux_ulaA_shift|m_out[16]~15_combout\ : std_logic;
SIGNAL \mux_ulaB|m_out[14]~37_combout\ : std_logic;
SIGNAL \pc|sr_out[12]~15_combout\ : std_logic;
SIGNAL \mux_ulaA_shift|m_out[12]~19_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_0_bypass[32]~feeder_combout\ : std_logic;
SIGNAL \bcoreg|regA[10]~77_combout\ : std_logic;
SIGNAL \bcoreg|regA[10]~107_combout\ : std_logic;
SIGNAL \mux_ulaA_shift|m_out[10]~21_combout\ : std_logic;
SIGNAL \mux_ulaB|m_out[9]~46_combout\ : std_logic;
SIGNAL \mux_ulaB|m_out[9]~47_combout\ : std_logic;
SIGNAL \mux_ulaB|m_out[6]~52_combout\ : std_logic;
SIGNAL \mux_ulaB|m_out[6]~53_combout\ : std_logic;
SIGNAL \alu|Add1~1\ : std_logic;
SIGNAL \alu|Add1~3\ : std_logic;
SIGNAL \alu|Add1~5\ : std_logic;
SIGNAL \alu|Add1~7\ : std_logic;
SIGNAL \alu|Add1~9\ : std_logic;
SIGNAL \alu|Add1~11\ : std_logic;
SIGNAL \alu|Add1~13\ : std_logic;
SIGNAL \alu|Add1~15\ : std_logic;
SIGNAL \alu|Add1~17\ : std_logic;
SIGNAL \alu|Add1~19\ : std_logic;
SIGNAL \alu|Add1~21\ : std_logic;
SIGNAL \alu|Add1~23\ : std_logic;
SIGNAL \alu|Add1~25\ : std_logic;
SIGNAL \alu|Add1~27\ : std_logic;
SIGNAL \alu|Add1~29\ : std_logic;
SIGNAL \alu|Add1~31\ : std_logic;
SIGNAL \alu|Add1~33\ : std_logic;
SIGNAL \alu|Add1~34_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~31_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~33_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~35_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~36_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~29_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~37_combout\ : std_logic;
SIGNAL \alu|Mux14~7_combout\ : std_logic;
SIGNAL \alu|Mux14~8_combout\ : std_logic;
SIGNAL \alu|Mux14~9_combout\ : std_logic;
SIGNAL \alu|Mux14~11_combout\ : std_logic;
SIGNAL \pc|sr_out[17]~10_combout\ : std_logic;
SIGNAL \mux_ulaA_shift|m_out[17]~14_combout\ : std_logic;
SIGNAL \alu|Add1~35\ : std_logic;
SIGNAL \alu|Add1~37\ : std_logic;
SIGNAL \alu|Add1~39\ : std_logic;
SIGNAL \alu|Add1~41\ : std_logic;
SIGNAL \alu|Add1~43\ : std_logic;
SIGNAL \alu|Add1~45\ : std_logic;
SIGNAL \alu|Add1~47\ : std_logic;
SIGNAL \alu|Add1~49\ : std_logic;
SIGNAL \alu|Add1~50_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~87_combout\ : std_logic;
SIGNAL \alu|Mux6~5_combout\ : std_logic;
SIGNAL \mux_ulaB|m_out[24]~72_combout\ : std_logic;
SIGNAL \mux_ulaB|m_out[20]~76_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_0_bypass[50]~feeder_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_0|auto_generated|ram_block1a19\ : std_logic;
SIGNAL \bcoreg|regA[19]~65_combout\ : std_logic;
SIGNAL \bcoreg|regA[19]~101_combout\ : std_logic;
SIGNAL \mux_ulaA_shift|m_out[19]~12_combout\ : std_logic;
SIGNAL \alu|tmp[17]~35\ : std_logic;
SIGNAL \alu|tmp[18]~37\ : std_logic;
SIGNAL \alu|tmp[19]~39\ : std_logic;
SIGNAL \alu|tmp[20]~41\ : std_logic;
SIGNAL \alu|tmp[21]~43\ : std_logic;
SIGNAL \alu|tmp[22]~45\ : std_logic;
SIGNAL \alu|tmp[23]~47\ : std_logic;
SIGNAL \alu|tmp[24]~49\ : std_logic;
SIGNAL \alu|tmp[25]~50_combout\ : std_logic;
SIGNAL \alu|Mux6~6_combout\ : std_logic;
SIGNAL \alu|Mux6~7_combout\ : std_logic;
SIGNAL \alu|Mux6~10_combout\ : std_logic;
SIGNAL \alu|Mux6~9_combout\ : std_logic;
SIGNAL \alu|Mux6~combout\ : std_logic;
SIGNAL \pc|sr_out[25]~2_combout\ : std_logic;
SIGNAL \mux_ulaA_shift|m_out[25]~6_combout\ : std_logic;
SIGNAL \alu|Add1~51\ : std_logic;
SIGNAL \alu|Add1~53\ : std_logic;
SIGNAL \alu|Add1~55\ : std_logic;
SIGNAL \alu|Add1~57\ : std_logic;
SIGNAL \alu|Add1~59\ : std_logic;
SIGNAL \alu|Add1~61\ : std_logic;
SIGNAL \alu|Add1~62_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_0|auto_generated|ram_block1a29\ : std_logic;
SIGNAL \bcoreg|regA[29]~55_combout\ : std_logic;
SIGNAL \bcoreg|regA[29]~91_combout\ : std_logic;
SIGNAL \mux_ulaA_shift|m_out[29]~2_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_0_bypass[68]~feeder_combout\ : std_logic;
SIGNAL \bcoreg|regA[28]~56_combout\ : std_logic;
SIGNAL \bcoreg|regA[28]~92_combout\ : std_logic;
SIGNAL \mux_ulaA_shift|m_out[28]~3_combout\ : std_logic;
SIGNAL \bcoreg|regA[26]~94_combout\ : std_logic;
SIGNAL \pc|sr_out[26]~1_combout\ : std_logic;
SIGNAL \mux_ulaA_shift|m_out[26]~5_combout\ : std_logic;
SIGNAL \alu|tmp[25]~51\ : std_logic;
SIGNAL \alu|tmp[26]~53\ : std_logic;
SIGNAL \alu|tmp[27]~55\ : std_logic;
SIGNAL \alu|tmp[28]~57\ : std_logic;
SIGNAL \alu|tmp[29]~59\ : std_logic;
SIGNAL \alu|tmp[30]~61\ : std_logic;
SIGNAL \alu|tmp[31]~62_combout\ : std_logic;
SIGNAL \alu|Mux0~11_combout\ : std_logic;
SIGNAL \alu|Mux0~12_combout\ : std_logic;
SIGNAL \alu|Equal0~0_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_0|auto_generated|ram_block1a30\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_0_bypass[72]~feeder_combout\ : std_logic;
SIGNAL \bcoreg|regA[30]~54_combout\ : std_logic;
SIGNAL \bcoreg|regA[30]~90_combout\ : std_logic;
SIGNAL \pc|sr_out~46_combout\ : std_logic;
SIGNAL \mux_ulaA_shift|m_out[30]~1_combout\ : std_logic;
SIGNAL \alu|Mux1~12_combout\ : std_logic;
SIGNAL \alu|Mux16~1_combout\ : std_logic;
SIGNAL \alu|Mux1~10_combout\ : std_logic;
SIGNAL \alu|Mux1~11_combout\ : std_logic;
SIGNAL \alu|Mux1~13_combout\ : std_logic;
SIGNAL \alu|Add1~60_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~20_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~21_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~32_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~29_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~33_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~64_combout\ : std_logic;
SIGNAL \mux_ulaB|m_out[7]~50_combout\ : std_logic;
SIGNAL \mux_ulaB|m_out[7]~51_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~44_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~48_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~49_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~65_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~66_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~67_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~68_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~113_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~114_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~115_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~121_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~123_combout\ : std_logic;
SIGNAL \alu|Mux1~15_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~100_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~99_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~101_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~84_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~85_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~102_combout\ : std_logic;
SIGNAL \alu|Mux1~5_combout\ : std_logic;
SIGNAL \alu|Mux1~6_combout\ : std_logic;
SIGNAL \alu|Mux1~17_combout\ : std_logic;
SIGNAL \alu|Mux1~18_combout\ : std_logic;
SIGNAL \actr|alu_ctr[3]~17_combout\ : std_logic;
SIGNAL \alu|Mux30~16_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~50_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~90_combout\ : std_logic;
SIGNAL \alu|Mux1~16_combout\ : std_logic;
SIGNAL \alu|Mux1~7_combout\ : std_logic;
SIGNAL \alu|Mux1~9_combout\ : std_logic;
SIGNAL \alu|Mux1~14_combout\ : std_logic;
SIGNAL \alu|Mux21~10_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~19_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~58_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~59_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~18_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~56_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~57_combout\ : std_logic;
SIGNAL \alu|Mux21~9_combout\ : std_logic;
SIGNAL \alu|a32~9_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~50_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~51_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~79_combout\ : std_logic;
SIGNAL \alu|Mux28~7_combout\ : std_logic;
SIGNAL \alu|tmp[10]~20_combout\ : std_logic;
SIGNAL \alu|Mux28~5_combout\ : std_logic;
SIGNAL \alu|Add1~20_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~49_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~47_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~51_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~92_combout\ : std_logic;
SIGNAL \alu|Mux21~3_combout\ : std_logic;
SIGNAL \alu|Mux21~4_combout\ : std_logic;
SIGNAL \alu|Mux21~5_combout\ : std_logic;
SIGNAL \alu|Mux21~12_combout\ : std_logic;
SIGNAL \alu|Mux21~7_combout\ : std_logic;
SIGNAL \alu|Mux21~8_combout\ : std_logic;
SIGNAL \alu|Mux21~11_combout\ : std_logic;
SIGNAL \alu|Equal0~6_combout\ : std_logic;
SIGNAL \alu|Equal0~7_combout\ : std_logic;
SIGNAL \alu|Equal0~9_combout\ : std_logic;
SIGNAL \alu|Equal0~10_combout\ : std_logic;
SIGNAL \alu|Equal0~11_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~65_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~83_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~74_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~90_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~84_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~85_combout\ : std_logic;
SIGNAL \alu|Add1~46_combout\ : std_logic;
SIGNAL \alu|Mux8~5_combout\ : std_logic;
SIGNAL \alu|tmp[23]~46_combout\ : std_logic;
SIGNAL \alu|Mux8~6_combout\ : std_logic;
SIGNAL \alu|Mux8~7_combout\ : std_logic;
SIGNAL \alu|Mux8~2_combout\ : std_logic;
SIGNAL \mux_ulaB|m_out[23]~73_combout\ : std_logic;
SIGNAL \alu|Mux8~0_combout\ : std_logic;
SIGNAL \alu|Mux8~3_combout\ : std_logic;
SIGNAL \alu|Mux8~8_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~67_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~69_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~70_combout\ : std_logic;
SIGNAL \alu|tmp[22]~44_combout\ : std_logic;
SIGNAL \alu|Mux9~12_combout\ : std_logic;
SIGNAL \alu|Add1~44_combout\ : std_logic;
SIGNAL \alu|Mux9~13_combout\ : std_logic;
SIGNAL \alu|Mux9~14_combout\ : std_logic;
SIGNAL \alu|Mux9~15_combout\ : std_logic;
SIGNAL \alu|Mux10~1_combout\ : std_logic;
SIGNAL \alu|Mux10~2_combout\ : std_logic;
SIGNAL \alu|Mux10~3_combout\ : std_logic;
SIGNAL \alu|Equal0~2_combout\ : std_logic;
SIGNAL \alu|Equal0~3_combout\ : std_logic;
SIGNAL \alu|Mux31~15_combout\ : std_logic;
SIGNAL \alu|Add1~0_combout\ : std_logic;
SIGNAL \alu|Mux31~4_combout\ : std_logic;
SIGNAL \alu|Mux31~5_combout\ : std_logic;
SIGNAL \alu|Mux31~6_combout\ : std_logic;
SIGNAL \alu|tmp[0]~0_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~13_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~14_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~15_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~11_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~10_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~12_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~15_combout\ : std_logic;
SIGNAL \mux_ulaB|m_out[1]~64_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~12_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~13_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~14_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~16_combout\ : std_logic;
SIGNAL \alu|Mux30~2_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~23_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~17_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~24_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~25_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~29_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~30_combout\ : std_logic;
SIGNAL \alu|Mux31~7_combout\ : std_logic;
SIGNAL \alu|Mux31~8_combout\ : std_logic;
SIGNAL \alu|Mux31~9_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~17_combout\ : std_logic;
SIGNAL \alu|Mux31~10_combout\ : std_logic;
SIGNAL \alu|Mux31~11_combout\ : std_logic;
SIGNAL \alu|Mux31~12_combout\ : std_logic;
SIGNAL \alu|Mux31~13_combout\ : std_logic;
SIGNAL \alu|Mux31~14_combout\ : std_logic;
SIGNAL \alu|Mux31~16_combout\ : std_logic;
SIGNAL \alu|Equal0~4_combout\ : std_logic;
SIGNAL \alu|Equal0~12_combout\ : std_logic;
SIGNAL \pc|sr_out[0]~43_combout\ : std_logic;
SIGNAL \mux_ulaA_shift|m_out[27]~4_combout\ : std_logic;
SIGNAL \alu|Mux4~7_combout\ : std_logic;
SIGNAL \alu|Add1~54_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~67_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~68_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~69_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~93_combout\ : std_logic;
SIGNAL \alu|Mux4~8_combout\ : std_logic;
SIGNAL \alu|tmp[27]~54_combout\ : std_logic;
SIGNAL \alu|Mux4~9_combout\ : std_logic;
SIGNAL \alu|Mux4~10_combout\ : std_logic;
SIGNAL \alu|Mux4~14_combout\ : std_logic;
SIGNAL \alu|Mux4~12_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~116_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~117_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~128_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~90_combout\ : std_logic;
SIGNAL \alu|Mux4~5_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~23_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~35_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~53_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~36_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~37_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~54_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~55_combout\ : std_logic;
SIGNAL \alu|Mux4~6_combout\ : std_logic;
SIGNAL \alu|Mux4~combout\ : std_logic;
SIGNAL \breg_data_mux|m_out[27]~4_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_1|auto_generated|ram_block1a30\ : std_logic;
SIGNAL \bcoreg|regB[30]~49_combout\ : std_logic;
SIGNAL \bcoreg|regB[30]~89_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~61_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~84_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~92_combout\ : std_logic;
SIGNAL \alu|tmp[29]~58_combout\ : std_logic;
SIGNAL \alu|Mux2~9_combout\ : std_logic;
SIGNAL \alu|Add1~58_combout\ : std_logic;
SIGNAL \alu|Mux2~10_combout\ : std_logic;
SIGNAL \alu|Mux2~11_combout\ : std_logic;
SIGNAL \alu|Mux2~12_combout\ : std_logic;
SIGNAL \alu|Mux2~13_combout\ : std_logic;
SIGNAL \rdm|sr_out[29]~feeder_combout\ : std_logic;
SIGNAL \breg_data_mux|m_out[29]~2_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_1|auto_generated|ram_block1a29\ : std_logic;
SIGNAL \bcoreg|regB[29]~50_combout\ : std_logic;
SIGNAL \bcoreg|regB[29]~90_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~19_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~20_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~82_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~91_combout\ : std_logic;
SIGNAL \alu|Add1~56_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~91_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~88_combout\ : std_logic;
SIGNAL \alu|Mux3~8_combout\ : std_logic;
SIGNAL \alu|tmp[28]~56_combout\ : std_logic;
SIGNAL \alu|Mux3~9_combout\ : std_logic;
SIGNAL \alu|Mux3~10_combout\ : std_logic;
SIGNAL \alu|Mux3~11_combout\ : std_logic;
SIGNAL \rdm|sr_out[28]~feeder_combout\ : std_logic;
SIGNAL \breg_data_mux|m_out[28]~3_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_1|auto_generated|ram_block1a28\ : std_logic;
SIGNAL \bcoreg|regB[28]~52_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~60_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~62_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~87_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~72_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~73_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~42_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~64_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~75_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~76_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~88_combout\ : std_logic;
SIGNAL \alu|Mux16~9_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~73_combout\ : std_logic;
SIGNAL \alu|Mux16~11_combout\ : std_logic;
SIGNAL \alu|Mux16~12_combout\ : std_logic;
SIGNAL \alu|Mux16~3_combout\ : std_logic;
SIGNAL \alu|Add1~30_combout\ : std_logic;
SIGNAL \alu|Mux30~8_combout\ : std_logic;
SIGNAL \alu|Mux16~4_combout\ : std_logic;
SIGNAL \alu|Mux16~5_combout\ : std_logic;
SIGNAL \alu|Mux16~6_combout\ : std_logic;
SIGNAL \alu|Mux16~10_combout\ : std_logic;
SIGNAL \pc|sr_out[15]~12_combout\ : std_logic;
SIGNAL \mux_ulaA_shift|m_out[15]~16_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~11_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~8_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~9_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~12_combout\ : std_logic;
SIGNAL \alu|Mux4~13_combout\ : std_logic;
SIGNAL \alu|Mux5~9_combout\ : std_logic;
SIGNAL \alu|tmp[26]~52_combout\ : std_logic;
SIGNAL \alu|Add1~52_combout\ : std_logic;
SIGNAL \alu|Mux5~6_combout\ : std_logic;
SIGNAL \alu|Mux5~7_combout\ : std_logic;
SIGNAL \alu|Mux5~8_combout\ : std_logic;
SIGNAL \alu|Mux5~11_combout\ : std_logic;
SIGNAL \alu|Mux5~10_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~86_combout\ : std_logic;
SIGNAL \alu|Mux5~4_combout\ : std_logic;
SIGNAL \alu|Mux5~combout\ : std_logic;
SIGNAL \breg_data_mux|m_out[26]~5_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_1|auto_generated|ram_block1a31\ : std_logic;
SIGNAL \bcoreg|regB[31]~48_combout\ : std_logic;
SIGNAL \bcoreg|regB[31]~88_combout\ : std_logic;
SIGNAL \mux_ulaB|m_out[31]~29_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~36_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~63_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~64_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~65_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~78_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~79_combout\ : std_logic;
SIGNAL \alu|Add1~42_combout\ : std_logic;
SIGNAL \alu|Mux10~5_combout\ : std_logic;
SIGNAL \alu|tmp[21]~42_combout\ : std_logic;
SIGNAL \alu|Mux10~6_combout\ : std_logic;
SIGNAL \alu|Mux10~7_combout\ : std_logic;
SIGNAL \alu|Mux10~8_combout\ : std_logic;
SIGNAL \breg_data_mux|m_out[21]~10_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_1|auto_generated|ram_block1a10\ : std_logic;
SIGNAL \bcoreg|regB[10]~75_combout\ : std_logic;
SIGNAL \bcoreg|regB[10]~103_combout\ : std_logic;
SIGNAL \mux_ulaA_shift|m_out[14]~17_combout\ : std_logic;
SIGNAL \alu|a32~13_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~85_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~86_combout\ : std_logic;
SIGNAL \alu|Add1~28_combout\ : std_logic;
SIGNAL \alu|Mux17~3_combout\ : std_logic;
SIGNAL \alu|Mux17~4_combout\ : std_logic;
SIGNAL \alu|Mux17~5_combout\ : std_logic;
SIGNAL \alu|Mux17~12_combout\ : std_logic;
SIGNAL \alu|Mux17~7_combout\ : std_logic;
SIGNAL \alu|Mux17~8_combout\ : std_logic;
SIGNAL \alu|Mux17~11_combout\ : std_logic;
SIGNAL \breg_data_mux|m_out[14]~17_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_0|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \bcoreg|regA[0]~89_combout\ : std_logic;
SIGNAL \bcoreg|regA[0]~115_combout\ : std_logic;
SIGNAL \pc|sr_out~51_combout\ : std_logic;
SIGNAL \mux_ulaA_shift|m_out[0]~35_combout\ : std_logic;
SIGNAL \mux_ulaA_shift|m_out[0]~36_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~18_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~26_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~30_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~31_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~45_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~62_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~63_combout\ : std_logic;
SIGNAL \alu|Mux18~6_combout\ : std_logic;
SIGNAL \alu|tmp[13]~26_combout\ : std_logic;
SIGNAL \alu|Mux18~2_combout\ : std_logic;
SIGNAL \alu|Add1~26_combout\ : std_logic;
SIGNAL \alu|Mux18~3_combout\ : std_logic;
SIGNAL \alu|Mux18~4_combout\ : std_logic;
SIGNAL \alu|Mux18~5_combout\ : std_logic;
SIGNAL \alu|Mux18~12_combout\ : std_logic;
SIGNAL \alu|Mux18~7_combout\ : std_logic;
SIGNAL \alu|Mux18~8_combout\ : std_logic;
SIGNAL \alu|Mux18~11_combout\ : std_logic;
SIGNAL \breg_data_mux|m_out[13]~18_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_1|auto_generated|ram_block1a11\ : std_logic;
SIGNAL \bcoreg|Equal1~1_combout\ : std_logic;
SIGNAL \bcoreg|regB[11]~74_combout\ : std_logic;
SIGNAL \mux_ulaB|m_out[11]~42_combout\ : std_logic;
SIGNAL \mux_ulaB|m_out[11]~43_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~52_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~57_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~39_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~40_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~58_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~25_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~27_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~28_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~59_combout\ : std_logic;
SIGNAL \alu|tmp[12]~24_combout\ : std_logic;
SIGNAL \alu|Add1~24_combout\ : std_logic;
SIGNAL \alu|Mux19~3_combout\ : std_logic;
SIGNAL \alu|Mux19~4_combout\ : std_logic;
SIGNAL \alu|Mux19~5_combout\ : std_logic;
SIGNAL \alu|Mux19~12_combout\ : std_logic;
SIGNAL \alu|Mux19~7_combout\ : std_logic;
SIGNAL \alu|Mux19~8_combout\ : std_logic;
SIGNAL \alu|Mux19~11_combout\ : std_logic;
SIGNAL \breg_data_mux|m_out[12]~19_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_0|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \bcoreg|regA[1]~88_combout\ : std_logic;
SIGNAL \bcoreg|regA[1]~114_combout\ : std_logic;
SIGNAL \mux_ulaA_shift|m_out[1]~33_combout\ : std_logic;
SIGNAL \mux_ulaA_shift|m_out[1]~38_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~40_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~17_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~63_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~53_combout\ : std_logic;
SIGNAL \alu|Mux20~10_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~74_combout\ : std_logic;
SIGNAL \alu|Mux20~9_combout\ : std_logic;
SIGNAL \alu|a32~10_combout\ : std_logic;
SIGNAL \alu|tmp[11]~22_combout\ : std_logic;
SIGNAL \alu|Add1~22_combout\ : std_logic;
SIGNAL \alu|Mux20~2_combout\ : std_logic;
SIGNAL \alu|Mux20~3_combout\ : std_logic;
SIGNAL \alu|Mux20~4_combout\ : std_logic;
SIGNAL \alu|Mux20~5_combout\ : std_logic;
SIGNAL \alu|Mux20~12_combout\ : std_logic;
SIGNAL \alu|Mux20~7_combout\ : std_logic;
SIGNAL \alu|Mux20~8_combout\ : std_logic;
SIGNAL \alu|Mux20~11_combout\ : std_logic;
SIGNAL \breg_data_mux|m_out[11]~20_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_0|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \bcoreg|regA[2]~87_combout\ : std_logic;
SIGNAL \bcoreg|regA[2]~113_combout\ : std_logic;
SIGNAL \mux_ulaA_shift|m_out[2]~31_combout\ : std_logic;
SIGNAL \mux_ulaA_shift|m_out[2]~32_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~37_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~31_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~32_combout\ : std_logic;
SIGNAL \alu|Mux22~9_combout\ : std_logic;
SIGNAL \alu|Mux22~10_combout\ : std_logic;
SIGNAL \alu|a32~8_combout\ : std_logic;
SIGNAL \alu|tmp[9]~18_combout\ : std_logic;
SIGNAL \alu|Mux22~2_combout\ : std_logic;
SIGNAL \alu|Add1~18_combout\ : std_logic;
SIGNAL \alu|Mux22~3_combout\ : std_logic;
SIGNAL \alu|Mux22~4_combout\ : std_logic;
SIGNAL \alu|Mux22~5_combout\ : std_logic;
SIGNAL \alu|Mux22~12_combout\ : std_logic;
SIGNAL \alu|Mux22~7_combout\ : std_logic;
SIGNAL \alu|Mux22~8_combout\ : std_logic;
SIGNAL \alu|Mux22~11_combout\ : std_logic;
SIGNAL \breg_data_mux|m_out[9]~22_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_1|auto_generated|ram_block1a9\ : std_logic;
SIGNAL \bcoreg|regB[9]~77_combout\ : std_logic;
SIGNAL \actr|alu_ctr~1_combout\ : std_logic;
SIGNAL \actr|alu_ctr~13_combout\ : std_logic;
SIGNAL \actr|alu_ctr[1]~14_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~23_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~34_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~24_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~20_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~21_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~22_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~28_combout\ : std_logic;
SIGNAL \alu|Mux30~7_combout\ : std_logic;
SIGNAL \alu|Mux30~9_combout\ : std_logic;
SIGNAL \alu|a32~0_combout\ : std_logic;
SIGNAL \alu|Mux30~4_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~19_combout\ : std_logic;
SIGNAL \alu|Mux30~5_combout\ : std_logic;
SIGNAL \alu|Mux30~10_combout\ : std_logic;
SIGNAL \alu|Mux30~11_combout\ : std_logic;
SIGNAL \alu|Mux30~12_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~44_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~45_combout\ : std_logic;
SIGNAL \alu|Mux30~13_combout\ : std_logic;
SIGNAL \alu|Mux30~14_combout\ : std_logic;
SIGNAL \alu|Mux30~15_combout\ : std_logic;
SIGNAL \breg_data_mux|m_out[1]~30_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_1|auto_generated|ram_block1a27\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_1_bypass[66]~feeder_combout\ : std_logic;
SIGNAL \bcoreg|regB[27]~53_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_1_bypass[65]~feeder_combout\ : std_logic;
SIGNAL \bcoreg|regB[27]~54_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_1|auto_generated|ram_block1a26\ : std_logic;
SIGNAL \bcoreg|regB[26]~55_combout\ : std_logic;
SIGNAL \bcoreg|regB[26]~91_combout\ : std_logic;
SIGNAL \breg_data_mux|m_out[25]~6_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_1|auto_generated|ram_block1a25\ : std_logic;
SIGNAL \bcoreg|regB[25]~56_combout\ : std_logic;
SIGNAL \bcoreg|regB[25]~92_combout\ : std_logic;
SIGNAL \mux_ulaA_shift|m_out[24]~7_combout\ : std_logic;
SIGNAL \alu|a32~20_combout\ : std_logic;
SIGNAL \alu|Mux7~8_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~18_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~21_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~77_combout\ : std_logic;
SIGNAL \alu|Mux7~4_combout\ : std_logic;
SIGNAL \alu|Add1~48_combout\ : std_logic;
SIGNAL \alu|Mux7~5_combout\ : std_logic;
SIGNAL \alu|tmp[24]~48_combout\ : std_logic;
SIGNAL \alu|Mux7~6_combout\ : std_logic;
SIGNAL \alu|Mux7~7_combout\ : std_logic;
SIGNAL \alu|Mux7~10_combout\ : std_logic;
SIGNAL \alu|Mux7~9_combout\ : std_logic;
SIGNAL \alu|Mux7~2_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~41_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~42_combout\ : std_logic;
SIGNAL \alu|Mux7~3_combout\ : std_logic;
SIGNAL \alu|Mux7~combout\ : std_logic;
SIGNAL \breg_data_mux|m_out[24]~7_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_1|auto_generated|ram_block1a24\ : std_logic;
SIGNAL \bcoreg|regB[24]~57_combout\ : std_logic;
SIGNAL \bcoreg|regB[24]~93_combout\ : std_logic;
SIGNAL \rdm|sr_out[23]~feeder_combout\ : std_logic;
SIGNAL \breg_data_mux|m_out[23]~8_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_1|auto_generated|ram_block1a23\ : std_logic;
SIGNAL \bcoreg|regB[23]~58_combout\ : std_logic;
SIGNAL \bcoreg|regB[23]~94_combout\ : std_logic;
SIGNAL \bcoreg|Equal0~0_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_0_bypass[56]~feeder_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_0|auto_generated|ram_block1a22\ : std_logic;
SIGNAL \bcoreg|regA[22]~62_combout\ : std_logic;
SIGNAL \bcoreg|regA[22]~98_combout\ : std_logic;
SIGNAL \mux_ulaA_shift|m_out[22]~9_combout\ : std_logic;
SIGNAL \alu|Mux9~10_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~34_combout\ : std_logic;
SIGNAL \alu|Mux9~8_combout\ : std_logic;
SIGNAL \alu|Mux9~9_combout\ : std_logic;
SIGNAL \alu|Mux9~11_combout\ : std_logic;
SIGNAL \alu|Mux9~16_combout\ : std_logic;
SIGNAL \breg_data_mux|m_out[22]~9_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_1_bypass[55]~feeder_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_1|auto_generated|ram_block1a22\ : std_logic;
SIGNAL \bcoreg|regB[22]~60_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_1|auto_generated|ram_block1a21\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_1_bypass[54]~feeder_combout\ : std_logic;
SIGNAL \bcoreg|regB[21]~61_combout\ : std_logic;
SIGNAL \bcoreg|regB[21]~95_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_0|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \bcoreg|regA[5]~83_combout\ : std_logic;
SIGNAL \bcoreg|regA[5]~111_combout\ : std_logic;
SIGNAL \mux_ulaA_shift|m_out[5]~26_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_0|auto_generated|ram_block1a8\ : std_logic;
SIGNAL \bcoreg|regA[8]~79_combout\ : std_logic;
SIGNAL \bcoreg|regA[8]~109_combout\ : std_logic;
SIGNAL \mux_ulaA_shift|m_out[8]~23_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~14_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~15_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~16_combout\ : std_logic;
SIGNAL \alu|Mux16~0_combout\ : std_logic;
SIGNAL \alu|Mux28~10_combout\ : std_logic;
SIGNAL \alu|a32~7_combout\ : std_logic;
SIGNAL \alu|tmp[8]~16_combout\ : std_logic;
SIGNAL \alu|Mux23~2_combout\ : std_logic;
SIGNAL \alu|Add1~16_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~86_combout\ : std_logic;
SIGNAL \alu|Mux23~3_combout\ : std_logic;
SIGNAL \alu|Mux23~4_combout\ : std_logic;
SIGNAL \alu|Mux23~5_combout\ : std_logic;
SIGNAL \alu|Mux23~11_combout\ : std_logic;
SIGNAL \alu|Mux23~7_combout\ : std_logic;
SIGNAL \alu|Mux23~8_combout\ : std_logic;
SIGNAL \alu|Mux23~9_combout\ : std_logic;
SIGNAL \alu|Mux23~10_combout\ : std_logic;
SIGNAL \breg_data_mux|m_out[8]~23_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_1|auto_generated|ram_block1a8\ : std_logic;
SIGNAL \bcoreg|regB[8]~78_combout\ : std_logic;
SIGNAL \bcoreg|regB[8]~104_combout\ : std_logic;
SIGNAL \breg_data_mux|m_out[6]~25_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_1|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \bcoreg|regB[6]~80_combout\ : std_logic;
SIGNAL \bcoreg|regB[6]~106_combout\ : std_logic;
SIGNAL \actr|alu_ctr~15_combout\ : std_logic;
SIGNAL \actr|alu_ctr[3]~16_combout\ : std_logic;
SIGNAL \alu|Mux14~12_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~125_combout\ : std_logic;
SIGNAL \alu|Mux11~1_combout\ : std_logic;
SIGNAL \alu|Mux11~2_combout\ : std_logic;
SIGNAL \alu|Mux11~3_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~57_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~75_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~58_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~59_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~60_combout\ : std_logic;
SIGNAL \alu|tmp[20]~40_combout\ : std_logic;
SIGNAL \alu|Mux11~4_combout\ : std_logic;
SIGNAL \alu|Add1~40_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~77_combout\ : std_logic;
SIGNAL \alu|Mux11~5_combout\ : std_logic;
SIGNAL \alu|Mux11~6_combout\ : std_logic;
SIGNAL \alu|Mux11~7_combout\ : std_logic;
SIGNAL \alu|Mux11~8_combout\ : std_logic;
SIGNAL \breg_data_mux|m_out[20]~11_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_1|auto_generated|ram_block1a20\ : std_logic;
SIGNAL \bcoreg|regB[20]~62_combout\ : std_logic;
SIGNAL \bcoreg|regB[20]~96_combout\ : std_logic;
SIGNAL \mux_reg_add|m_out[3]~3_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_1|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \bcoreg|regB[5]~81_combout\ : std_logic;
SIGNAL \bcoreg|regB[5]~107_combout\ : std_logic;
SIGNAL \mux_reg_add|m_out[2]~2_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_1|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \bcoreg|regB[4]~82_combout\ : std_logic;
SIGNAL \bcoreg|regB[4]~108_combout\ : std_logic;
SIGNAL \mux_reg_add|m_out[0]~0_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_1|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \bcoreg|regB[3]~84_combout\ : std_logic;
SIGNAL \actr|alu_ctr[2]~4_combout\ : std_logic;
SIGNAL \actr|alu_ctr[2]~8_combout\ : std_logic;
SIGNAL \actr|alu_ctr~2_combout\ : std_logic;
SIGNAL \actr|alu_ctr[2]~22_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~24_combout\ : std_logic;
SIGNAL \alu|Mux12~1_combout\ : std_logic;
SIGNAL \alu|Mux12~2_combout\ : std_logic;
SIGNAL \alu|Mux12~3_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~52_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~54_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~55_combout\ : std_logic;
SIGNAL \alu|Mux12~4_combout\ : std_logic;
SIGNAL \alu|Add1~38_combout\ : std_logic;
SIGNAL \alu|Mux12~5_combout\ : std_logic;
SIGNAL \alu|tmp[19]~38_combout\ : std_logic;
SIGNAL \alu|Mux12~6_combout\ : std_logic;
SIGNAL \alu|Mux12~7_combout\ : std_logic;
SIGNAL \alu|Mux12~8_combout\ : std_logic;
SIGNAL \breg_data_mux|m_out[19]~12_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_1|auto_generated|ram_block1a19\ : std_logic;
SIGNAL \bcoreg|regB[19]~64_combout\ : std_logic;
SIGNAL \ctr_mips|nstate.rtype_ex_st~2_combout\ : std_logic;
SIGNAL \ctr_mips|nstate.rtype_ex_st~3_combout\ : std_logic;
SIGNAL \ctr_mips|pstate.rtype_ex_st~q\ : std_logic;
SIGNAL \actr|Equal5~3_combout\ : std_logic;
SIGNAL \actr|Equal5~2_combout\ : std_logic;
SIGNAL \actr|alu_ctr[3]~11_combout\ : std_logic;
SIGNAL \actr|alu_ctr[3]~12_combout\ : std_logic;
SIGNAL \actr|alu_ctr[3]~18_combout\ : std_logic;
SIGNAL \alu|Mux14~10_combout\ : std_logic;
SIGNAL \alu|Mux13~4_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~43_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~45_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~48_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~46_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~52_combout\ : std_logic;
SIGNAL \alu|Add1~36_combout\ : std_logic;
SIGNAL \alu|Mux13~5_combout\ : std_logic;
SIGNAL \alu|tmp[18]~36_combout\ : std_logic;
SIGNAL \alu|Mux13~6_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~46_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~47_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~49_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~50_combout\ : std_logic;
SIGNAL \alu|Mux13~7_combout\ : std_logic;
SIGNAL \alu|Mux13~0_combout\ : std_logic;
SIGNAL \alu|Mux13~2_combout\ : std_logic;
SIGNAL \alu|Mux13~3_combout\ : std_logic;
SIGNAL \alu|Mux13~8_combout\ : std_logic;
SIGNAL \rdm|sr_out[18]~feeder_combout\ : std_logic;
SIGNAL \breg_data_mux|m_out[18]~13_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_1_bypass[47]~feeder_combout\ : std_logic;
SIGNAL \bcoreg|regB[18]~65_combout\ : std_logic;
SIGNAL \bcoreg|regB[18]~97_combout\ : std_logic;
SIGNAL \ctr_mips|nstate.ori_ex_st~0_combout\ : std_logic;
SIGNAL \ctr_mips|nstate.ori_ex_st~1_combout\ : std_logic;
SIGNAL \ctr_mips|pstate.ori_ex_st~q\ : std_logic;
SIGNAL \mux_ulaB|m_out[31]~30_combout\ : std_logic;
SIGNAL \ctr_mips|Selector2~2_combout\ : std_logic;
SIGNAL \ctr_mips|pstate.arith_imm_st~q\ : std_logic;
SIGNAL \ctr_mips|WideOr4~0_combout\ : std_logic;
SIGNAL \bcoreg|breg32~43_combout\ : std_logic;
SIGNAL \bcoreg|breg32~44_combout\ : std_logic;
SIGNAL \bcoreg|regB[17]~66_combout\ : std_logic;
SIGNAL \bcoreg|regB[17]~98_combout\ : std_logic;
SIGNAL \rdm|sr_out[16]~feeder_combout\ : std_logic;
SIGNAL \alu|Mux15~3_combout\ : std_logic;
SIGNAL \alu|Mux16~8_combout\ : std_logic;
SIGNAL \alu|Mux15~4_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~79_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~74_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~77_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~78_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~127_combout\ : std_logic;
SIGNAL \alu|Mux15~6_combout\ : std_logic;
SIGNAL \alu|Mux15~7_combout\ : std_logic;
SIGNAL \alu|Add1~32_combout\ : std_logic;
SIGNAL \alu|Mux15~1_combout\ : std_logic;
SIGNAL \alu|Mux15~2_combout\ : std_logic;
SIGNAL \alu|Mux15~5_combout\ : std_logic;
SIGNAL \breg_data_mux|m_out[16]~15_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_1|auto_generated|ram_block1a16\ : std_logic;
SIGNAL \bcoreg|regB[16]~67_combout\ : std_logic;
SIGNAL \bcoreg|regB[16]~99_combout\ : std_logic;
SIGNAL \breg_data_mux|m_out[15]~16_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_1_bypass[42]~feeder_combout\ : std_logic;
SIGNAL \bcoreg|regB[15]~68_combout\ : std_logic;
SIGNAL \bcoreg|regB[15]~69_combout\ : std_logic;
SIGNAL \ctr_mips|nstate.streghalf_st~2_combout\ : std_logic;
SIGNAL \ctr_mips|nstate.readmem_st~0_combout\ : std_logic;
SIGNAL \ctr_mips|pstate.readmem_st~q\ : std_logic;
SIGNAL \ctr_mips|nstate.ldreghalf_st~0_combout\ : std_logic;
SIGNAL \ctr_mips|pstate.ldreghalf_st~q\ : std_logic;
SIGNAL \ctr_mips|nstate.ldregbyte_st~0_combout\ : std_logic;
SIGNAL \ctr_mips|pstate.ldregbyte_st~q\ : std_logic;
SIGNAL \ctr_mips|WideOr2~1_combout\ : std_logic;
SIGNAL \ctr_mips|pstate.ldreg_st~q\ : std_logic;
SIGNAL \rdm|sr_out[0]~feeder_combout\ : std_logic;
SIGNAL \breg_data_mux|m_out[0]~31_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_1|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_1_bypass[16]~feeder_combout\ : std_logic;
SIGNAL \bcoreg|regB[2]~85_combout\ : std_logic;
SIGNAL \bcoreg|regB[2]~109_combout\ : std_logic;
SIGNAL \mux_ulaA_shift|m_out[1]~34_combout\ : std_logic;
SIGNAL \alu|Mux28~9_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~26_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~54_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~71_combout\ : std_logic;
SIGNAL \alu|Mux28~18_combout\ : std_logic;
SIGNAL \alu|Mux28~19_combout\ : std_logic;
SIGNAL \alu|Mux28~15_combout\ : std_logic;
SIGNAL \alu|tmp[3]~6_combout\ : std_logic;
SIGNAL \alu|Add1~6_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~66_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~70_combout\ : std_logic;
SIGNAL \alu|Mux28~12_combout\ : std_logic;
SIGNAL \alu|Mux28~13_combout\ : std_logic;
SIGNAL \alu|Mux28~14_combout\ : std_logic;
SIGNAL \alu|Mux28~21_combout\ : std_logic;
SIGNAL \alu|Mux28~16_combout\ : std_logic;
SIGNAL \alu|Mux28~17_combout\ : std_logic;
SIGNAL \alu|Mux28~20_combout\ : std_logic;
SIGNAL \pc|sr_out[3]~24_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_0|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \bcoreg|regA[3]~86_combout\ : std_logic;
SIGNAL \mux_ulaA_shift|m_out[3]~29_combout\ : std_logic;
SIGNAL \mux_ulaA_shift|m_out[3]~30_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~38_combout\ : std_logic;
SIGNAL \alu|Mux24~11_combout\ : std_logic;
SIGNAL \alu|Mux24~2_combout\ : std_logic;
SIGNAL \alu|Mux24~13_combout\ : std_logic;
SIGNAL \alu|Mux24~5_combout\ : std_logic;
SIGNAL \alu|Mux24~6_combout\ : std_logic;
SIGNAL \alu|Mux24~7_combout\ : std_logic;
SIGNAL \alu|Mux24~8_combout\ : std_logic;
SIGNAL \alu|Mux24~3_combout\ : std_logic;
SIGNAL \alu|Mux24~4_combout\ : std_logic;
SIGNAL \alu|Mux24~9_combout\ : std_logic;
SIGNAL \alu|Mux24~10_combout\ : std_logic;
SIGNAL \alu|Mux24~12_combout\ : std_logic;
SIGNAL \alu|Mux24~combout\ : std_logic;
SIGNAL \regULA|sr_out[7]~feeder_combout\ : std_logic;
SIGNAL \pc|sr_out[7]~20_combout\ : std_logic;
SIGNAL \mux_mem|m_out[7]~7_combout\ : std_logic;
SIGNAL \ctr_mips|nstate.andi_ex_st~0_combout\ : std_logic;
SIGNAL \ctr_mips|pstate.andi_ex_st~q\ : std_logic;
SIGNAL \actr|Equal5~0_combout\ : std_logic;
SIGNAL \actr|alu_ctr[0]~6_combout\ : std_logic;
SIGNAL \actr|alu_ctr[0]~19_combout\ : std_logic;
SIGNAL \actr|alu_ctr~7_combout\ : std_logic;
SIGNAL \actr|alu_ctr[0]~20_combout\ : std_logic;
SIGNAL \actr|alu_ctr[0]~21_combout\ : std_logic;
SIGNAL \alu|Mux28~3_combout\ : std_logic;
SIGNAL \alu|a32~5_combout\ : std_logic;
SIGNAL \alu|Mux25~0_combout\ : std_logic;
SIGNAL \alu|Add1~12_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~80_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~81_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~82_combout\ : std_logic;
SIGNAL \alu|Mux25~1_combout\ : std_logic;
SIGNAL \alu|Mux25~2_combout\ : std_logic;
SIGNAL \alu|Mux25~3_combout\ : std_logic;
SIGNAL \alu|Mux25~4_combout\ : std_logic;
SIGNAL \alu|Mux25~5_combout\ : std_logic;
SIGNAL \alu|Mux25~7_combout\ : std_logic;
SIGNAL \alu|Mux25~combout\ : std_logic;
SIGNAL \pc|sr_out[6]~21_combout\ : std_logic;
SIGNAL \mux_mem|m_out[6]~6_combout\ : std_logic;
SIGNAL \mux_mem|m_out[5]~5_combout\ : std_logic;
SIGNAL \alu|a32~3_combout\ : std_logic;
SIGNAL \alu|Mux27~6_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~8_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~10_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~9_combout\ : std_logic;
SIGNAL \alu|Mux27~0_combout\ : std_logic;
SIGNAL \alu|Mux27~1_combout\ : std_logic;
SIGNAL \alu|Mux27~2_combout\ : std_logic;
SIGNAL \alu|Mux27~3_combout\ : std_logic;
SIGNAL \alu|Mux27~4_combout\ : std_logic;
SIGNAL \alu|Mux27~5_combout\ : std_logic;
SIGNAL \alu|Mux27~7_combout\ : std_logic;
SIGNAL \alu|Mux27~combout\ : std_logic;
SIGNAL \pc|sr_out[4]~25_combout\ : std_logic;
SIGNAL \mux_mem|m_out[4]~4_combout\ : std_logic;
SIGNAL \alu|ShiftLeft0~126_combout\ : std_logic;
SIGNAL \alu|a32~4_combout\ : std_logic;
SIGNAL \alu|Mux26~6_combout\ : std_logic;
SIGNAL \alu|Add1~10_combout\ : std_logic;
SIGNAL \alu|Mux26~0_combout\ : std_logic;
SIGNAL \alu|Mux26~1_combout\ : std_logic;
SIGNAL \alu|Mux26~2_combout\ : std_logic;
SIGNAL \alu|Mux26~3_combout\ : std_logic;
SIGNAL \alu|Mux26~4_combout\ : std_logic;
SIGNAL \alu|Mux26~5_combout\ : std_logic;
SIGNAL \alu|Mux26~7_combout\ : std_logic;
SIGNAL \alu|Mux26~combout\ : std_logic;
SIGNAL \regULA|sr_out[5]~feeder_combout\ : std_logic;
SIGNAL \mux_mem|m_out[3]~3_combout\ : std_logic;
SIGNAL \actr|shift_ctr~1_combout\ : std_logic;
SIGNAL \alu|a32~1_combout\ : std_logic;
SIGNAL \alu|Mux29~6_combout\ : std_logic;
SIGNAL \alu|tmp[2]~4_combout\ : std_logic;
SIGNAL \alu|Add1~4_combout\ : std_logic;
SIGNAL \alu|Mux29~3_combout\ : std_logic;
SIGNAL \alu|Mux29~4_combout\ : std_logic;
SIGNAL \alu|Mux29~5_combout\ : std_logic;
SIGNAL \alu|Mux29~12_combout\ : std_logic;
SIGNAL \alu|Mux29~7_combout\ : std_logic;
SIGNAL \alu|Mux29~8_combout\ : std_logic;
SIGNAL \alu|ShiftRight0~51_combout\ : std_logic;
SIGNAL \alu|ShiftRight1~11_combout\ : std_logic;
SIGNAL \alu|Mux29~9_combout\ : std_logic;
SIGNAL \alu|Mux29~10_combout\ : std_logic;
SIGNAL \alu|Mux29~11_combout\ : std_logic;
SIGNAL \pc|sr_out[2]~23_combout\ : std_logic;
SIGNAL \mux_mem|m_out[2]~2_combout\ : std_logic;
SIGNAL \ctr_mips|Mux7~1_combout\ : std_logic;
SIGNAL \ctr_mips|nstate.c_mem_add_st~0_combout\ : std_logic;
SIGNAL \ctr_mips|pstate.c_mem_add_st~q\ : std_logic;
SIGNAL \ctr_mips|Selector1~1_combout\ : std_logic;
SIGNAL \ctr_mips|Selector1~2_combout\ : std_logic;
SIGNAL \ctr_mips|pstate.fetch_st~q\ : std_logic;
SIGNAL \ctr_mips|pstate.decode_st~0_combout\ : std_logic;
SIGNAL \ctr_mips|pstate.decode_st~q\ : std_logic;
SIGNAL \ctr_mips|nstate.branch_ex_st~0_combout\ : std_logic;
SIGNAL \ctr_mips|pstate.branch_ex_st~q\ : std_logic;
SIGNAL \pc|sr_out~50_combout\ : std_logic;
SIGNAL \mux_mem|m_out[1]~1_combout\ : std_logic;
SIGNAL \ctr_mips|nstate.streghalf_st~3_combout\ : std_logic;
SIGNAL \ctr_mips|pstate.streghalf_st~q\ : std_logic;
SIGNAL \ctr_mips|nstate.writemem_st~0_combout\ : std_logic;
SIGNAL \ctr_mips|pstate.writemem_st~q\ : std_logic;
SIGNAL \ctr_mips|WideOr2~0_combout\ : std_logic;
SIGNAL \mux_mem|m_out[0]~0_combout\ : std_logic;
SIGNAL \ir|sr_out[16]~feeder_combout\ : std_logic;
SIGNAL \bcoreg|Equal1~0_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_1_bypass[40]~feeder_combout\ : std_logic;
SIGNAL \bcoreg|regB[14]~70_combout\ : std_logic;
SIGNAL \bcoreg|regB[14]~100_combout\ : std_logic;
SIGNAL \bcoreg|regB[0]~111_combout\ : std_logic;
SIGNAL \debug[0]~input_o\ : std_logic;
SIGNAL \fpga_out~0_combout\ : std_logic;
SIGNAL \debug[1]~input_o\ : std_logic;
SIGNAL \fpga_out~1_combout\ : std_logic;
SIGNAL \fpga_out~2_combout\ : std_logic;
SIGNAL \fpga_out~3_combout\ : std_logic;
SIGNAL \fpga_out~4_combout\ : std_logic;
SIGNAL \fpga_out~5_combout\ : std_logic;
SIGNAL \fpga_out~6_combout\ : std_logic;
SIGNAL \fpga_out~7_combout\ : std_logic;
SIGNAL \fpga_out~8_combout\ : std_logic;
SIGNAL \fpga_out~9_combout\ : std_logic;
SIGNAL \fpga_out~10_combout\ : std_logic;
SIGNAL \fpga_out~11_combout\ : std_logic;
SIGNAL \fpga_out~12_combout\ : std_logic;
SIGNAL \fpga_out~13_combout\ : std_logic;
SIGNAL \fpga_out~14_combout\ : std_logic;
SIGNAL \fpga_out~15_combout\ : std_logic;
SIGNAL \pc|sr_out[8]~19_combout\ : std_logic;
SIGNAL \fpga_out~16_combout\ : std_logic;
SIGNAL \fpga_out~17_combout\ : std_logic;
SIGNAL \fpga_out~18_combout\ : std_logic;
SIGNAL \fpga_out~19_combout\ : std_logic;
SIGNAL \fpga_out~20_combout\ : std_logic;
SIGNAL \fpga_out~21_combout\ : std_logic;
SIGNAL \fpga_out~22_combout\ : std_logic;
SIGNAL \fpga_out~23_combout\ : std_logic;
SIGNAL \fpga_out~24_combout\ : std_logic;
SIGNAL \fpga_out~25_combout\ : std_logic;
SIGNAL \fpga_out~26_combout\ : std_logic;
SIGNAL \fpga_out~27_combout\ : std_logic;
SIGNAL \fpga_out~28_combout\ : std_logic;
SIGNAL \fpga_out~29_combout\ : std_logic;
SIGNAL \fpga_out~30_combout\ : std_logic;
SIGNAL \fpga_out~31_combout\ : std_logic;
SIGNAL \pc|sr_out[16]~11_combout\ : std_logic;
SIGNAL \fpga_out~32_combout\ : std_logic;
SIGNAL \fpga_out~33_combout\ : std_logic;
SIGNAL \fpga_out~34_combout\ : std_logic;
SIGNAL \fpga_out~35_combout\ : std_logic;
SIGNAL \pc|sr_out[18]~9_combout\ : std_logic;
SIGNAL \fpga_out~36_combout\ : std_logic;
SIGNAL \fpga_out~37_combout\ : std_logic;
SIGNAL \pc|sr_out[19]~8_combout\ : std_logic;
SIGNAL \fpga_out~38_combout\ : std_logic;
SIGNAL \fpga_out~39_combout\ : std_logic;
SIGNAL \fpga_out~40_combout\ : std_logic;
SIGNAL \fpga_out~41_combout\ : std_logic;
SIGNAL \pc|sr_out[21]~6_combout\ : std_logic;
SIGNAL \fpga_out~42_combout\ : std_logic;
SIGNAL \fpga_out~43_combout\ : std_logic;
SIGNAL \fpga_out~44_combout\ : std_logic;
SIGNAL \fpga_out~45_combout\ : std_logic;
SIGNAL \fpga_out~46_combout\ : std_logic;
SIGNAL \fpga_out~47_combout\ : std_logic;
SIGNAL \fpga_out~48_combout\ : std_logic;
SIGNAL \fpga_out~49_combout\ : std_logic;
SIGNAL \fpga_out~50_combout\ : std_logic;
SIGNAL \fpga_out~51_combout\ : std_logic;
SIGNAL \fpga_out~52_combout\ : std_logic;
SIGNAL \fpga_out~53_combout\ : std_logic;
SIGNAL \fpga_out~54_combout\ : std_logic;
SIGNAL \fpga_out~55_combout\ : std_logic;
SIGNAL \pc|sr_out~48_combout\ : std_logic;
SIGNAL \fpga_out~56_combout\ : std_logic;
SIGNAL \fpga_out~57_combout\ : std_logic;
SIGNAL \pc|sr_out~47_combout\ : std_logic;
SIGNAL \fpga_out~58_combout\ : std_logic;
SIGNAL \fpga_out~59_combout\ : std_logic;
SIGNAL \fpga_out~60_combout\ : std_logic;
SIGNAL \fpga_out~61_combout\ : std_logic;
SIGNAL \fpga_out~62_combout\ : std_logic;
SIGNAL \fpga_out~63_combout\ : std_logic;
SIGNAL \bcoreg|breg32_rtl_1_bypass\ : std_logic_vector(0 TO 74);
SIGNAL \bcoreg|breg32_rtl_0_bypass\ : std_logic_vector(0 TO 74);
SIGNAL \ir|sr_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \rgA|sr_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \rgB|sr_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \regULA|sr_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \pc|sr_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \mem|altsyncram_component|auto_generated|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \rdm|sr_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \ctr_mips|s_aluBin\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \ALT_INV_rst~inputclkctrl_outclk\ : std_logic;
SIGNAL \ctr_mips|ALT_INV_pstate.fetch_st~_wirecell_combout\ : std_logic;
SIGNAL \ctr_mips|ALT_INV_pstate.fetch_st~q\ : std_logic;

BEGIN

ww_clk <= clk;
ww_clk_rom <= clk_rom;
ww_rst <= rst;
ww_debug <= debug;
data <= ww_data;
led_clk <= ww_led_clk;
primeiro_7seg <= ww_primeiro_7seg;
segundo_7seg <= ww_segundo_7seg;
terceiro_7seg <= ww_terceiro_7seg;
quarto_7seg <= ww_quarto_7seg;
quinto_7seg <= ww_quinto_7seg;
sexto_7seg <= ww_sexto_7seg;
setimo_7seg <= ww_setimo_7seg;
oitavo_7seg <= ww_oitavo_7seg;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & \rgB|sr_out\(13) & \rgB|sr_out\(12) & \rgB|sr_out\(11) & \rgB|sr_out\(10) & \rgB|sr_out\(9) & \rgB|sr_out\(8) & \rgB|sr_out\(7) & 
\rgB|sr_out\(6) & \rgB|sr_out\(5) & \rgB|sr_out\(4) & \rgB|sr_out\(3) & \rgB|sr_out\(2) & \rgB|sr_out\(1) & \rgB|sr_out\(0));

\mem|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\mux_mem|m_out[7]~7_combout\ & \mux_mem|m_out[6]~6_combout\ & \mux_mem|m_out[5]~5_combout\ & \mux_mem|m_out[4]~4_combout\ & \mux_mem|m_out[3]~3_combout\ & 
\mux_mem|m_out[2]~2_combout\ & \mux_mem|m_out[1]~1_combout\ & \mux_mem|m_out[0]~0_combout\);

\mem|altsyncram_component|auto_generated|q_a\(0) <= \mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\mem|altsyncram_component|auto_generated|q_a\(1) <= \mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\mem|altsyncram_component|auto_generated|q_a\(2) <= \mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\mem|altsyncram_component|auto_generated|q_a\(3) <= \mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\mem|altsyncram_component|auto_generated|q_a\(4) <= \mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\mem|altsyncram_component|auto_generated|q_a\(5) <= \mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\mem|altsyncram_component|auto_generated|q_a\(6) <= \mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\mem|altsyncram_component|auto_generated|q_a\(7) <= \mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\mem|altsyncram_component|auto_generated|q_a\(8) <= \mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);
\mem|altsyncram_component|auto_generated|q_a\(9) <= \mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\mem|altsyncram_component|auto_generated|q_a\(10) <= \mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\mem|altsyncram_component|auto_generated|q_a\(11) <= \mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\mem|altsyncram_component|auto_generated|q_a\(12) <= \mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\mem|altsyncram_component|auto_generated|q_a\(13) <= \mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);

\mem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\ <= (\rgB|sr_out\(31) & \rgB|sr_out\(30) & \rgB|sr_out\(29) & \rgB|sr_out\(28) & \rgB|sr_out\(27) & \rgB|sr_out\(26) & \rgB|sr_out\(25) & \rgB|sr_out\(24) & \rgB|sr_out\(23)
& \rgB|sr_out\(22) & \rgB|sr_out\(21) & \rgB|sr_out\(20) & \rgB|sr_out\(19) & \rgB|sr_out\(18) & \rgB|sr_out\(17) & \rgB|sr_out\(16) & \rgB|sr_out\(15) & \rgB|sr_out\(14));

\mem|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\mux_mem|m_out[7]~7_combout\ & \mux_mem|m_out[6]~6_combout\ & \mux_mem|m_out[5]~5_combout\ & \mux_mem|m_out[4]~4_combout\ & \mux_mem|m_out[3]~3_combout\ & 
\mux_mem|m_out[2]~2_combout\ & \mux_mem|m_out[1]~1_combout\ & \mux_mem|m_out[0]~0_combout\);

\mem|altsyncram_component|auto_generated|q_a\(14) <= \mem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(0);
\mem|altsyncram_component|auto_generated|q_a\(15) <= \mem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(1);
\mem|altsyncram_component|auto_generated|q_a\(16) <= \mem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(2);
\mem|altsyncram_component|auto_generated|q_a\(17) <= \mem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(3);
\mem|altsyncram_component|auto_generated|q_a\(18) <= \mem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(4);
\mem|altsyncram_component|auto_generated|q_a\(19) <= \mem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(5);
\mem|altsyncram_component|auto_generated|q_a\(20) <= \mem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(6);
\mem|altsyncram_component|auto_generated|q_a\(21) <= \mem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(7);
\mem|altsyncram_component|auto_generated|q_a\(22) <= \mem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(8);
\mem|altsyncram_component|auto_generated|q_a\(23) <= \mem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(9);
\mem|altsyncram_component|auto_generated|q_a\(24) <= \mem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(10);
\mem|altsyncram_component|auto_generated|q_a\(25) <= \mem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(11);
\mem|altsyncram_component|auto_generated|q_a\(26) <= \mem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(12);
\mem|altsyncram_component|auto_generated|q_a\(27) <= \mem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(13);
\mem|altsyncram_component|auto_generated|q_a\(28) <= \mem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(14);
\mem|altsyncram_component|auto_generated|q_a\(29) <= \mem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(15);
\mem|altsyncram_component|auto_generated|q_a\(30) <= \mem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(16);
\mem|altsyncram_component|auto_generated|q_a\(31) <= \mem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(17);

\bcoreg|breg32_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & \breg_data_mux|m_out[31]~0_combout\ & \breg_data_mux|m_out[30]~1_combout\ & \breg_data_mux|m_out[29]~2_combout\ & \breg_data_mux|m_out[28]~3_combout\ & 
\breg_data_mux|m_out[27]~4_combout\ & \breg_data_mux|m_out[26]~5_combout\ & \breg_data_mux|m_out[25]~6_combout\ & \breg_data_mux|m_out[24]~7_combout\ & \breg_data_mux|m_out[23]~8_combout\ & \breg_data_mux|m_out[22]~9_combout\ & 
\breg_data_mux|m_out[21]~10_combout\ & \breg_data_mux|m_out[20]~11_combout\ & \breg_data_mux|m_out[19]~12_combout\ & \breg_data_mux|m_out[18]~13_combout\ & \breg_data_mux|m_out[17]~14_combout\ & \breg_data_mux|m_out[16]~15_combout\ & 
\breg_data_mux|m_out[15]~16_combout\ & \breg_data_mux|m_out[14]~17_combout\ & \breg_data_mux|m_out[13]~18_combout\ & \breg_data_mux|m_out[12]~19_combout\ & \breg_data_mux|m_out[11]~20_combout\ & \breg_data_mux|m_out[10]~21_combout\ & 
\breg_data_mux|m_out[9]~22_combout\ & \breg_data_mux|m_out[8]~23_combout\ & \breg_data_mux|m_out[7]~24_combout\ & \breg_data_mux|m_out[6]~25_combout\ & \breg_data_mux|m_out[5]~26_combout\ & \breg_data_mux|m_out[4]~27_combout\ & 
\breg_data_mux|m_out[3]~28_combout\ & \breg_data_mux|m_out[2]~29_combout\ & \breg_data_mux|m_out[1]~30_combout\ & \breg_data_mux|m_out[0]~31_combout\);

\bcoreg|breg32_rtl_1|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\mux_reg_add|m_out[4]~4_combout\ & \mux_reg_add|m_out[3]~3_combout\ & \mux_reg_add|m_out[2]~2_combout\ & \mux_reg_add|m_out[1]~1_combout\ & \mux_reg_add|m_out[0]~0_combout\);

\bcoreg|breg32_rtl_1|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\mem|altsyncram_component|auto_generated|q_a\(20) & \mem|altsyncram_component|auto_generated|q_a\(19) & \mem|altsyncram_component|auto_generated|q_a\(18) & 
\mem|altsyncram_component|auto_generated|q_a\(17) & \mem|altsyncram_component|auto_generated|q_a\(16));

\bcoreg|breg32_rtl_1|auto_generated|ram_block1a0~portbdataout\ <= \bcoreg|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\bcoreg|breg32_rtl_1|auto_generated|ram_block1a1\ <= \bcoreg|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\bcoreg|breg32_rtl_1|auto_generated|ram_block1a2\ <= \bcoreg|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\bcoreg|breg32_rtl_1|auto_generated|ram_block1a3\ <= \bcoreg|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\bcoreg|breg32_rtl_1|auto_generated|ram_block1a4\ <= \bcoreg|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\bcoreg|breg32_rtl_1|auto_generated|ram_block1a5\ <= \bcoreg|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\bcoreg|breg32_rtl_1|auto_generated|ram_block1a6\ <= \bcoreg|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\bcoreg|breg32_rtl_1|auto_generated|ram_block1a7\ <= \bcoreg|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\bcoreg|breg32_rtl_1|auto_generated|ram_block1a8\ <= \bcoreg|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\bcoreg|breg32_rtl_1|auto_generated|ram_block1a9\ <= \bcoreg|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\bcoreg|breg32_rtl_1|auto_generated|ram_block1a10\ <= \bcoreg|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\bcoreg|breg32_rtl_1|auto_generated|ram_block1a11\ <= \bcoreg|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\bcoreg|breg32_rtl_1|auto_generated|ram_block1a12\ <= \bcoreg|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\bcoreg|breg32_rtl_1|auto_generated|ram_block1a13\ <= \bcoreg|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\bcoreg|breg32_rtl_1|auto_generated|ram_block1a14\ <= \bcoreg|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\bcoreg|breg32_rtl_1|auto_generated|ram_block1a15\ <= \bcoreg|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\bcoreg|breg32_rtl_1|auto_generated|ram_block1a16\ <= \bcoreg|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\bcoreg|breg32_rtl_1|auto_generated|ram_block1a17\ <= \bcoreg|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);
\bcoreg|breg32_rtl_1|auto_generated|ram_block1a18\ <= \bcoreg|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(18);
\bcoreg|breg32_rtl_1|auto_generated|ram_block1a19\ <= \bcoreg|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(19);
\bcoreg|breg32_rtl_1|auto_generated|ram_block1a20\ <= \bcoreg|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(20);
\bcoreg|breg32_rtl_1|auto_generated|ram_block1a21\ <= \bcoreg|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(21);
\bcoreg|breg32_rtl_1|auto_generated|ram_block1a22\ <= \bcoreg|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(22);
\bcoreg|breg32_rtl_1|auto_generated|ram_block1a23\ <= \bcoreg|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(23);
\bcoreg|breg32_rtl_1|auto_generated|ram_block1a24\ <= \bcoreg|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(24);
\bcoreg|breg32_rtl_1|auto_generated|ram_block1a25\ <= \bcoreg|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(25);
\bcoreg|breg32_rtl_1|auto_generated|ram_block1a26\ <= \bcoreg|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(26);
\bcoreg|breg32_rtl_1|auto_generated|ram_block1a27\ <= \bcoreg|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(27);
\bcoreg|breg32_rtl_1|auto_generated|ram_block1a28\ <= \bcoreg|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(28);
\bcoreg|breg32_rtl_1|auto_generated|ram_block1a29\ <= \bcoreg|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(29);
\bcoreg|breg32_rtl_1|auto_generated|ram_block1a30\ <= \bcoreg|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(30);
\bcoreg|breg32_rtl_1|auto_generated|ram_block1a31\ <= \bcoreg|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(31);

\bcoreg|breg32_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & \breg_data_mux|m_out[31]~0_combout\ & \breg_data_mux|m_out[30]~1_combout\ & \breg_data_mux|m_out[29]~2_combout\ & \breg_data_mux|m_out[28]~3_combout\ & 
\breg_data_mux|m_out[27]~4_combout\ & \breg_data_mux|m_out[26]~5_combout\ & \breg_data_mux|m_out[25]~6_combout\ & \breg_data_mux|m_out[24]~7_combout\ & \breg_data_mux|m_out[23]~8_combout\ & \breg_data_mux|m_out[22]~9_combout\ & 
\breg_data_mux|m_out[21]~10_combout\ & \breg_data_mux|m_out[20]~11_combout\ & \breg_data_mux|m_out[19]~12_combout\ & \breg_data_mux|m_out[18]~13_combout\ & \breg_data_mux|m_out[17]~14_combout\ & \breg_data_mux|m_out[16]~15_combout\ & 
\breg_data_mux|m_out[15]~16_combout\ & \breg_data_mux|m_out[14]~17_combout\ & \breg_data_mux|m_out[13]~18_combout\ & \breg_data_mux|m_out[12]~19_combout\ & \breg_data_mux|m_out[11]~20_combout\ & \breg_data_mux|m_out[10]~21_combout\ & 
\breg_data_mux|m_out[9]~22_combout\ & \breg_data_mux|m_out[8]~23_combout\ & \breg_data_mux|m_out[7]~24_combout\ & \breg_data_mux|m_out[6]~25_combout\ & \breg_data_mux|m_out[5]~26_combout\ & \breg_data_mux|m_out[4]~27_combout\ & 
\breg_data_mux|m_out[3]~28_combout\ & \breg_data_mux|m_out[2]~29_combout\ & \breg_data_mux|m_out[1]~30_combout\ & \breg_data_mux|m_out[0]~31_combout\);

\bcoreg|breg32_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\mux_reg_add|m_out[4]~4_combout\ & \mux_reg_add|m_out[3]~3_combout\ & \mux_reg_add|m_out[2]~2_combout\ & \mux_reg_add|m_out[1]~1_combout\ & \mux_reg_add|m_out[0]~0_combout\);

\bcoreg|breg32_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\mem|altsyncram_component|auto_generated|q_a\(25) & \mem|altsyncram_component|auto_generated|q_a\(24) & \mem|altsyncram_component|auto_generated|q_a\(23) & 
\mem|altsyncram_component|auto_generated|q_a\(22) & \mem|altsyncram_component|auto_generated|q_a\(21));

\bcoreg|breg32_rtl_0|auto_generated|ram_block1a0~portbdataout\ <= \bcoreg|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\bcoreg|breg32_rtl_0|auto_generated|ram_block1a1\ <= \bcoreg|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\bcoreg|breg32_rtl_0|auto_generated|ram_block1a2\ <= \bcoreg|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\bcoreg|breg32_rtl_0|auto_generated|ram_block1a3\ <= \bcoreg|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\bcoreg|breg32_rtl_0|auto_generated|ram_block1a4\ <= \bcoreg|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\bcoreg|breg32_rtl_0|auto_generated|ram_block1a5\ <= \bcoreg|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\bcoreg|breg32_rtl_0|auto_generated|ram_block1a6\ <= \bcoreg|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\bcoreg|breg32_rtl_0|auto_generated|ram_block1a7\ <= \bcoreg|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\bcoreg|breg32_rtl_0|auto_generated|ram_block1a8\ <= \bcoreg|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\bcoreg|breg32_rtl_0|auto_generated|ram_block1a9\ <= \bcoreg|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\bcoreg|breg32_rtl_0|auto_generated|ram_block1a10\ <= \bcoreg|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\bcoreg|breg32_rtl_0|auto_generated|ram_block1a11\ <= \bcoreg|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\bcoreg|breg32_rtl_0|auto_generated|ram_block1a12\ <= \bcoreg|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\bcoreg|breg32_rtl_0|auto_generated|ram_block1a13\ <= \bcoreg|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\bcoreg|breg32_rtl_0|auto_generated|ram_block1a14\ <= \bcoreg|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\bcoreg|breg32_rtl_0|auto_generated|ram_block1a15\ <= \bcoreg|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\bcoreg|breg32_rtl_0|auto_generated|ram_block1a16\ <= \bcoreg|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\bcoreg|breg32_rtl_0|auto_generated|ram_block1a17\ <= \bcoreg|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);
\bcoreg|breg32_rtl_0|auto_generated|ram_block1a18\ <= \bcoreg|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(18);
\bcoreg|breg32_rtl_0|auto_generated|ram_block1a19\ <= \bcoreg|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(19);
\bcoreg|breg32_rtl_0|auto_generated|ram_block1a20\ <= \bcoreg|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(20);
\bcoreg|breg32_rtl_0|auto_generated|ram_block1a21\ <= \bcoreg|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(21);
\bcoreg|breg32_rtl_0|auto_generated|ram_block1a22\ <= \bcoreg|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(22);
\bcoreg|breg32_rtl_0|auto_generated|ram_block1a23\ <= \bcoreg|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(23);
\bcoreg|breg32_rtl_0|auto_generated|ram_block1a24\ <= \bcoreg|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(24);
\bcoreg|breg32_rtl_0|auto_generated|ram_block1a25\ <= \bcoreg|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(25);
\bcoreg|breg32_rtl_0|auto_generated|ram_block1a26\ <= \bcoreg|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(26);
\bcoreg|breg32_rtl_0|auto_generated|ram_block1a27\ <= \bcoreg|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(27);
\bcoreg|breg32_rtl_0|auto_generated|ram_block1a28\ <= \bcoreg|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(28);
\bcoreg|breg32_rtl_0|auto_generated|ram_block1a29\ <= \bcoreg|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(29);
\bcoreg|breg32_rtl_0|auto_generated|ram_block1a30\ <= \bcoreg|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(30);
\bcoreg|breg32_rtl_0|auto_generated|ram_block1a31\ <= \bcoreg|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(31);

\rst~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \rst~input_o\);

\clk_rom~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \clk_rom~input_o\);

\clk~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \clk~input_o\);
\ALT_INV_rst~inputclkctrl_outclk\ <= NOT \rst~inputclkctrl_outclk\;
\ctr_mips|ALT_INV_pstate.fetch_st~_wirecell_combout\ <= NOT \ctr_mips|pstate.fetch_st~_wirecell_combout\;
\ctr_mips|ALT_INV_pstate.fetch_st~q\ <= NOT \ctr_mips|pstate.fetch_st~q\;

-- Location: FF_X35_Y23_N25
\pc|sr_out[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \pc|sr_out[23]~4_combout\,
	asdata => \ir|sr_out\(21),
	sclr => \rst~input_o\,
	sload => \ctr_mips|pstate.jump_ex_st~q\,
	ena => \pc|sr_out[0]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pc|sr_out\(23));

-- Location: FF_X36_Y23_N25
\pc|sr_out[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \pc|sr_out[22]~5_combout\,
	asdata => \ir|sr_out\(20),
	sclr => \rst~input_o\,
	sload => \ctr_mips|pstate.jump_ex_st~q\,
	ena => \pc|sr_out[0]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pc|sr_out\(22));

-- Location: FF_X32_Y21_N11
\pc|sr_out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \pc|sr_out[10]~17_combout\,
	asdata => \ir|sr_out\(8),
	sclr => \rst~input_o\,
	sload => \ctr_mips|pstate.jump_ex_st~q\,
	ena => \pc|sr_out[0]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pc|sr_out\(10));

-- Location: FF_X32_Y23_N31
\pc|sr_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \pc|sr_out[9]~18_combout\,
	asdata => \ir|sr_out\(7),
	sclr => \rst~input_o\,
	sload => \ctr_mips|pstate.jump_ex_st~q\,
	ena => \pc|sr_out[0]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pc|sr_out\(9));

-- Location: LCCOMB_X27_Y23_N2
\alu|tmp[1]~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|tmp[1]~2_combout\ = (\mux_ulaA_shift|m_out[1]~34_combout\ & ((\mux_ulaB|m_out[1]~62_combout\ & (!\alu|tmp[0]~1\)) # (!\mux_ulaB|m_out[1]~62_combout\ & (\alu|tmp[0]~1\ & VCC)))) # (!\mux_ulaA_shift|m_out[1]~34_combout\ & 
-- ((\mux_ulaB|m_out[1]~62_combout\ & ((\alu|tmp[0]~1\) # (GND))) # (!\mux_ulaB|m_out[1]~62_combout\ & (!\alu|tmp[0]~1\))))
-- \alu|tmp[1]~3\ = CARRY((\mux_ulaA_shift|m_out[1]~34_combout\ & (\mux_ulaB|m_out[1]~62_combout\ & !\alu|tmp[0]~1\)) # (!\mux_ulaA_shift|m_out[1]~34_combout\ & ((\mux_ulaB|m_out[1]~62_combout\) # (!\alu|tmp[0]~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[1]~34_combout\,
	datab => \mux_ulaB|m_out[1]~62_combout\,
	datad => VCC,
	cin => \alu|tmp[0]~1\,
	combout => \alu|tmp[1]~2_combout\,
	cout => \alu|tmp[1]~3\);

-- Location: LCCOMB_X27_Y23_N8
\alu|tmp[4]~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|tmp[4]~8_combout\ = ((\mux_ulaA_shift|m_out[4]~28_combout\ $ (\mux_ulaB|m_out[4]~57_combout\ $ (\alu|tmp[3]~7\)))) # (GND)
-- \alu|tmp[4]~9\ = CARRY((\mux_ulaA_shift|m_out[4]~28_combout\ & ((!\alu|tmp[3]~7\) # (!\mux_ulaB|m_out[4]~57_combout\))) # (!\mux_ulaA_shift|m_out[4]~28_combout\ & (!\mux_ulaB|m_out[4]~57_combout\ & !\alu|tmp[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[4]~28_combout\,
	datab => \mux_ulaB|m_out[4]~57_combout\,
	datad => VCC,
	cin => \alu|tmp[3]~7\,
	combout => \alu|tmp[4]~8_combout\,
	cout => \alu|tmp[4]~9\);

-- Location: LCCOMB_X27_Y23_N10
\alu|tmp[5]~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|tmp[5]~10_combout\ = (\mux_ulaA_shift|m_out[5]~26_combout\ & ((\mux_ulaB|m_out[5]~55_combout\ & (!\alu|tmp[4]~9\)) # (!\mux_ulaB|m_out[5]~55_combout\ & (\alu|tmp[4]~9\ & VCC)))) # (!\mux_ulaA_shift|m_out[5]~26_combout\ & 
-- ((\mux_ulaB|m_out[5]~55_combout\ & ((\alu|tmp[4]~9\) # (GND))) # (!\mux_ulaB|m_out[5]~55_combout\ & (!\alu|tmp[4]~9\))))
-- \alu|tmp[5]~11\ = CARRY((\mux_ulaA_shift|m_out[5]~26_combout\ & (\mux_ulaB|m_out[5]~55_combout\ & !\alu|tmp[4]~9\)) # (!\mux_ulaA_shift|m_out[5]~26_combout\ & ((\mux_ulaB|m_out[5]~55_combout\) # (!\alu|tmp[4]~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[5]~26_combout\,
	datab => \mux_ulaB|m_out[5]~55_combout\,
	datad => VCC,
	cin => \alu|tmp[4]~9\,
	combout => \alu|tmp[5]~10_combout\,
	cout => \alu|tmp[5]~11\);

-- Location: LCCOMB_X27_Y23_N12
\alu|tmp[6]~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|tmp[6]~12_combout\ = ((\mux_ulaB|m_out[6]~53_combout\ $ (\mux_ulaA_shift|m_out[6]~25_combout\ $ (\alu|tmp[5]~11\)))) # (GND)
-- \alu|tmp[6]~13\ = CARRY((\mux_ulaB|m_out[6]~53_combout\ & (\mux_ulaA_shift|m_out[6]~25_combout\ & !\alu|tmp[5]~11\)) # (!\mux_ulaB|m_out[6]~53_combout\ & ((\mux_ulaA_shift|m_out[6]~25_combout\) # (!\alu|tmp[5]~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[6]~53_combout\,
	datab => \mux_ulaA_shift|m_out[6]~25_combout\,
	datad => VCC,
	cin => \alu|tmp[5]~11\,
	combout => \alu|tmp[6]~12_combout\,
	cout => \alu|tmp[6]~13\);

-- Location: LCCOMB_X27_Y23_N14
\alu|tmp[7]~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|tmp[7]~14_combout\ = (\mux_ulaB|m_out[7]~51_combout\ & ((\mux_ulaA_shift|m_out[7]~24_combout\ & (!\alu|tmp[6]~13\)) # (!\mux_ulaA_shift|m_out[7]~24_combout\ & ((\alu|tmp[6]~13\) # (GND))))) # (!\mux_ulaB|m_out[7]~51_combout\ & 
-- ((\mux_ulaA_shift|m_out[7]~24_combout\ & (\alu|tmp[6]~13\ & VCC)) # (!\mux_ulaA_shift|m_out[7]~24_combout\ & (!\alu|tmp[6]~13\))))
-- \alu|tmp[7]~15\ = CARRY((\mux_ulaB|m_out[7]~51_combout\ & ((!\alu|tmp[6]~13\) # (!\mux_ulaA_shift|m_out[7]~24_combout\))) # (!\mux_ulaB|m_out[7]~51_combout\ & (!\mux_ulaA_shift|m_out[7]~24_combout\ & !\alu|tmp[6]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[7]~51_combout\,
	datab => \mux_ulaA_shift|m_out[7]~24_combout\,
	datad => VCC,
	cin => \alu|tmp[6]~13\,
	combout => \alu|tmp[7]~14_combout\,
	cout => \alu|tmp[7]~15\);

-- Location: LCCOMB_X27_Y23_N28
\alu|tmp[14]~28\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|tmp[14]~28_combout\ = ((\mux_ulaB|m_out[14]~37_combout\ $ (\mux_ulaA_shift|m_out[14]~17_combout\ $ (\alu|tmp[13]~27\)))) # (GND)
-- \alu|tmp[14]~29\ = CARRY((\mux_ulaB|m_out[14]~37_combout\ & (\mux_ulaA_shift|m_out[14]~17_combout\ & !\alu|tmp[13]~27\)) # (!\mux_ulaB|m_out[14]~37_combout\ & ((\mux_ulaA_shift|m_out[14]~17_combout\) # (!\alu|tmp[13]~27\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[14]~37_combout\,
	datab => \mux_ulaA_shift|m_out[14]~17_combout\,
	datad => VCC,
	cin => \alu|tmp[13]~27\,
	combout => \alu|tmp[14]~28_combout\,
	cout => \alu|tmp[14]~29\);

-- Location: LCCOMB_X27_Y23_N30
\alu|tmp[15]~30\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|tmp[15]~30_combout\ = (\mux_ulaA_shift|m_out[15]~16_combout\ & ((\mux_ulaB|m_out[15]~35_combout\ & (!\alu|tmp[14]~29\)) # (!\mux_ulaB|m_out[15]~35_combout\ & (\alu|tmp[14]~29\ & VCC)))) # (!\mux_ulaA_shift|m_out[15]~16_combout\ & 
-- ((\mux_ulaB|m_out[15]~35_combout\ & ((\alu|tmp[14]~29\) # (GND))) # (!\mux_ulaB|m_out[15]~35_combout\ & (!\alu|tmp[14]~29\))))
-- \alu|tmp[15]~31\ = CARRY((\mux_ulaA_shift|m_out[15]~16_combout\ & (\mux_ulaB|m_out[15]~35_combout\ & !\alu|tmp[14]~29\)) # (!\mux_ulaA_shift|m_out[15]~16_combout\ & ((\mux_ulaB|m_out[15]~35_combout\) # (!\alu|tmp[14]~29\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[15]~16_combout\,
	datab => \mux_ulaB|m_out[15]~35_combout\,
	datad => VCC,
	cin => \alu|tmp[14]~29\,
	combout => \alu|tmp[15]~30_combout\,
	cout => \alu|tmp[15]~31\);

-- Location: LCCOMB_X27_Y22_N0
\alu|tmp[16]~32\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|tmp[16]~32_combout\ = ((\mux_ulaA_shift|m_out[16]~15_combout\ $ (\mux_ulaB|m_out[16]~79_combout\ $ (\alu|tmp[15]~31\)))) # (GND)
-- \alu|tmp[16]~33\ = CARRY((\mux_ulaA_shift|m_out[16]~15_combout\ & ((!\alu|tmp[15]~31\) # (!\mux_ulaB|m_out[16]~79_combout\))) # (!\mux_ulaA_shift|m_out[16]~15_combout\ & (!\mux_ulaB|m_out[16]~79_combout\ & !\alu|tmp[15]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[16]~15_combout\,
	datab => \mux_ulaB|m_out[16]~79_combout\,
	datad => VCC,
	cin => \alu|tmp[15]~31\,
	combout => \alu|tmp[16]~32_combout\,
	cout => \alu|tmp[16]~33\);

-- Location: LCCOMB_X27_Y22_N28
\alu|tmp[30]~60\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|tmp[30]~60_combout\ = ((\mux_ulaA_shift|m_out[30]~1_combout\ $ (\mux_ulaB|m_out[30]~66_combout\ $ (\alu|tmp[29]~59\)))) # (GND)
-- \alu|tmp[30]~61\ = CARRY((\mux_ulaA_shift|m_out[30]~1_combout\ & ((!\alu|tmp[29]~59\) # (!\mux_ulaB|m_out[30]~66_combout\))) # (!\mux_ulaA_shift|m_out[30]~1_combout\ & (!\mux_ulaB|m_out[30]~66_combout\ & !\alu|tmp[29]~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[30]~1_combout\,
	datab => \mux_ulaB|m_out[30]~66_combout\,
	datad => VCC,
	cin => \alu|tmp[29]~59\,
	combout => \alu|tmp[30]~60_combout\,
	cout => \alu|tmp[30]~61\);

-- Location: LCCOMB_X28_Y22_N2
\alu|Add1~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Add1~2_combout\ = (\mux_ulaB|m_out[1]~62_combout\ & ((\mux_ulaA_shift|m_out[1]~34_combout\ & (\alu|Add1~1\ & VCC)) # (!\mux_ulaA_shift|m_out[1]~34_combout\ & (!\alu|Add1~1\)))) # (!\mux_ulaB|m_out[1]~62_combout\ & 
-- ((\mux_ulaA_shift|m_out[1]~34_combout\ & (!\alu|Add1~1\)) # (!\mux_ulaA_shift|m_out[1]~34_combout\ & ((\alu|Add1~1\) # (GND)))))
-- \alu|Add1~3\ = CARRY((\mux_ulaB|m_out[1]~62_combout\ & (!\mux_ulaA_shift|m_out[1]~34_combout\ & !\alu|Add1~1\)) # (!\mux_ulaB|m_out[1]~62_combout\ & ((!\alu|Add1~1\) # (!\mux_ulaA_shift|m_out[1]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[1]~62_combout\,
	datab => \mux_ulaA_shift|m_out[1]~34_combout\,
	datad => VCC,
	cin => \alu|Add1~1\,
	combout => \alu|Add1~2_combout\,
	cout => \alu|Add1~3\);

-- Location: LCCOMB_X28_Y22_N8
\alu|Add1~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Add1~8_combout\ = ((\mux_ulaA_shift|m_out[4]~28_combout\ $ (\mux_ulaB|m_out[4]~57_combout\ $ (!\alu|Add1~7\)))) # (GND)
-- \alu|Add1~9\ = CARRY((\mux_ulaA_shift|m_out[4]~28_combout\ & ((\mux_ulaB|m_out[4]~57_combout\) # (!\alu|Add1~7\))) # (!\mux_ulaA_shift|m_out[4]~28_combout\ & (\mux_ulaB|m_out[4]~57_combout\ & !\alu|Add1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[4]~28_combout\,
	datab => \mux_ulaB|m_out[4]~57_combout\,
	datad => VCC,
	cin => \alu|Add1~7\,
	combout => \alu|Add1~8_combout\,
	cout => \alu|Add1~9\);

-- Location: LCCOMB_X28_Y22_N14
\alu|Add1~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Add1~14_combout\ = (\mux_ulaB|m_out[7]~51_combout\ & ((\mux_ulaA_shift|m_out[7]~24_combout\ & (\alu|Add1~13\ & VCC)) # (!\mux_ulaA_shift|m_out[7]~24_combout\ & (!\alu|Add1~13\)))) # (!\mux_ulaB|m_out[7]~51_combout\ & 
-- ((\mux_ulaA_shift|m_out[7]~24_combout\ & (!\alu|Add1~13\)) # (!\mux_ulaA_shift|m_out[7]~24_combout\ & ((\alu|Add1~13\) # (GND)))))
-- \alu|Add1~15\ = CARRY((\mux_ulaB|m_out[7]~51_combout\ & (!\mux_ulaA_shift|m_out[7]~24_combout\ & !\alu|Add1~13\)) # (!\mux_ulaB|m_out[7]~51_combout\ & ((!\alu|Add1~13\) # (!\mux_ulaA_shift|m_out[7]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[7]~51_combout\,
	datab => \mux_ulaA_shift|m_out[7]~24_combout\,
	datad => VCC,
	cin => \alu|Add1~13\,
	combout => \alu|Add1~14_combout\,
	cout => \alu|Add1~15\);

-- Location: LCCOMB_X35_Y23_N24
\pc|sr_out[23]~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pc|sr_out[23]~4_combout\ = (\ctr_mips|pstate.branch_ex_st~q\ & ((\regULA|sr_out\(23)))) # (!\ctr_mips|pstate.branch_ex_st~q\ & (\alu|Mux8~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.branch_ex_st~q\,
	datab => \alu|Mux8~8_combout\,
	datad => \regULA|sr_out\(23),
	combout => \pc|sr_out[23]~4_combout\);

-- Location: LCCOMB_X36_Y23_N24
\pc|sr_out[22]~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pc|sr_out[22]~5_combout\ = (\ctr_mips|pstate.branch_ex_st~q\ & (\regULA|sr_out\(22))) # (!\ctr_mips|pstate.branch_ex_st~q\ & ((\alu|Mux9~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.branch_ex_st~q\,
	datab => \regULA|sr_out\(22),
	datad => \alu|Mux9~16_combout\,
	combout => \pc|sr_out[22]~5_combout\);

-- Location: LCCOMB_X32_Y21_N10
\pc|sr_out[10]~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pc|sr_out[10]~17_combout\ = (\ctr_mips|pstate.branch_ex_st~q\ & ((\regULA|sr_out\(10)))) # (!\ctr_mips|pstate.branch_ex_st~q\ & (\alu|Mux21~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.branch_ex_st~q\,
	datab => \alu|Mux21~11_combout\,
	datad => \regULA|sr_out\(10),
	combout => \pc|sr_out[10]~17_combout\);

-- Location: LCCOMB_X32_Y23_N30
\pc|sr_out[9]~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pc|sr_out[9]~18_combout\ = (\ctr_mips|pstate.branch_ex_st~q\ & (\regULA|sr_out\(9))) # (!\ctr_mips|pstate.branch_ex_st~q\ & ((\alu|Mux22~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regULA|sr_out\(9),
	datab => \ctr_mips|pstate.branch_ex_st~q\,
	datad => \alu|Mux22~11_combout\,
	combout => \pc|sr_out[9]~18_combout\);

-- Location: M9K_X33_Y25_N0
\bcoreg|breg32_rtl_1|auto_generated|ram_block1a0\ : cycloneiv_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/mips_multi.ram0_breg_9a0f9e64.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "breg:bcoreg|altsyncram:breg32_rtl_1|altsyncram_7ki1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \ctr_mips|WideOr4~0_combout\,
	portbre => VCC,
	portbaddrstall => \ctr_mips|ALT_INV_pstate.fetch_st~_wirecell_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \bcoreg|breg32_rtl_1|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \bcoreg|breg32_rtl_1|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \bcoreg|breg32_rtl_1|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \bcoreg|breg32_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: M9K_X33_Y26_N0
\bcoreg|breg32_rtl_0|auto_generated|ram_block1a0\ : cycloneiv_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "db/mips_multi.ram0_breg_9a0f9e64.hdl.mif",
	init_file_layout => "port_a",
	logical_ram_name => "breg:bcoreg|altsyncram:breg32_rtl_0|altsyncram_7ki1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \ctr_mips|WideOr4~0_combout\,
	portbre => VCC,
	portbaddrstall => \ctr_mips|ALT_INV_pstate.fetch_st~_wirecell_combout\,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \bcoreg|breg32_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \bcoreg|breg32_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \bcoreg|breg32_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \bcoreg|breg32_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X30_Y25_N6
\actr|alu_ctr~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \actr|alu_ctr~5_combout\ = (\ir|sr_out\(5) & (\ir|sr_out\(2) & !\ir|sr_out\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|sr_out\(5),
	datab => \ir|sr_out\(2),
	datac => \ir|sr_out\(1),
	combout => \actr|alu_ctr~5_combout\);

-- Location: LCCOMB_X30_Y25_N30
\actr|alu_ctr[2]~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \actr|alu_ctr[2]~9_combout\ = (\ir|sr_out\(2)) # ((\ir|sr_out\(1) $ (!\ir|sr_out\(5))) # (!\actr|alu_ctr~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|sr_out\(1),
	datab => \ir|sr_out\(2),
	datac => \ir|sr_out\(5),
	datad => \actr|alu_ctr~3_combout\,
	combout => \actr|alu_ctr[2]~9_combout\);

-- Location: LCCOMB_X30_Y25_N12
\actr|alu_ctr~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \actr|alu_ctr~10_combout\ = (\ir|sr_out\(5) & (!\ir|sr_out\(2) & \ir|sr_out\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|sr_out\(5),
	datab => \ir|sr_out\(2),
	datac => \ir|sr_out\(1),
	combout => \actr|alu_ctr~10_combout\);

-- Location: LCCOMB_X32_Y25_N2
\actr|shift_ctr~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \actr|shift_ctr~0_combout\ = (!\ir|sr_out\(2) & (!\ir|sr_out\(3) & !\ir|sr_out\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|sr_out\(2),
	datab => \ir|sr_out\(3),
	datad => \ir|sr_out\(4),
	combout => \actr|shift_ctr~0_combout\);

-- Location: FF_X31_Y26_N27
\rgA|sr_out[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|regA[25]~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rgA|sr_out\(25));

-- Location: FF_X29_Y26_N13
\rgA|sr_out[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|regA[24]~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rgA|sr_out\(24));

-- Location: FF_X29_Y25_N29
\rgA|sr_out[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|regA[21]~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rgA|sr_out\(21));

-- Location: LCCOMB_X29_Y25_N2
\mux_ulaA_shift|m_out[21]~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mux_ulaA_shift|m_out[21]~10_combout\ = (!\actr|shift_ctr~1_combout\ & ((\ctr_mips|WideOr1~combout\ & (\rgA|sr_out\(21))) # (!\ctr_mips|WideOr1~combout\ & ((\pc|sr_out\(21))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|shift_ctr~1_combout\,
	datab => \rgA|sr_out\(21),
	datac => \pc|sr_out\(21),
	datad => \ctr_mips|WideOr1~combout\,
	combout => \mux_ulaA_shift|m_out[21]~10_combout\);

-- Location: FF_X29_Y26_N9
\rgA|sr_out[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|regA[20]~100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rgA|sr_out\(20));

-- Location: FF_X28_Y23_N31
\rgA|sr_out[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|regA[17]~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rgA|sr_out\(17));

-- Location: FF_X28_Y23_N7
\rgA|sr_out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|regA[15]~102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rgA|sr_out\(15));

-- Location: LCCOMB_X35_Y25_N10
\mux_ulaB|m_out[14]~36\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mux_ulaB|m_out[14]~36_combout\ = (\ctr_mips|pstate.decode_st~q\ & (((\ir|sr_out\(12))))) # (!\ctr_mips|pstate.decode_st~q\ & ((\ctr_mips|pstate.fetch_st~q\ & (\ir|sr_out\(14))) # (!\ctr_mips|pstate.fetch_st~q\ & ((\ir|sr_out\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|sr_out\(14),
	datab => \ctr_mips|pstate.decode_st~q\,
	datac => \ir|sr_out\(12),
	datad => \ctr_mips|pstate.fetch_st~q\,
	combout => \mux_ulaB|m_out[14]~36_combout\);

-- Location: FF_X28_Y23_N11
\rgA|sr_out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|regA[14]~103_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rgA|sr_out\(14));

-- Location: FF_X30_Y26_N3
\rgA|sr_out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|regA[13]~104_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rgA|sr_out\(13));

-- Location: LCCOMB_X35_Y25_N30
\mux_ulaB|m_out[12]~40\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mux_ulaB|m_out[12]~40_combout\ = (\ctr_mips|pstate.fetch_st~q\ & ((\ctr_mips|pstate.decode_st~q\ & ((\ir|sr_out\(10)))) # (!\ctr_mips|pstate.decode_st~q\ & (\ir|sr_out\(12))))) # (!\ctr_mips|pstate.fetch_st~q\ & (((\ir|sr_out\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.fetch_st~q\,
	datab => \ir|sr_out\(12),
	datac => \ir|sr_out\(10),
	datad => \ctr_mips|pstate.decode_st~q\,
	combout => \mux_ulaB|m_out[12]~40_combout\);

-- Location: FF_X28_Y23_N17
\rgA|sr_out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|regA[12]~105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rgA|sr_out\(12));

-- Location: FF_X29_Y23_N19
\rgA|sr_out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|regA[11]~106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rgA|sr_out\(11));

-- Location: FF_X30_Y27_N3
\rgA|sr_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|regA[7]~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rgA|sr_out\(7));

-- Location: FF_X31_Y22_N13
\rgA|sr_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|regA[4]~112_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rgA|sr_out\(4));

-- Location: LCCOMB_X31_Y22_N26
\mux_ulaA_shift|m_out[4]~27\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mux_ulaA_shift|m_out[4]~27_combout\ = (\ctr_mips|pstate.branch_ex_st~q\ & (((\rgA|sr_out\(4))))) # (!\ctr_mips|pstate.branch_ex_st~q\ & ((\ctr_mips|WideOr1~0_combout\ & ((\rgA|sr_out\(4)))) # (!\ctr_mips|WideOr1~0_combout\ & (\pc|sr_out\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc|sr_out\(4),
	datab => \rgA|sr_out\(4),
	datac => \ctr_mips|pstate.branch_ex_st~q\,
	datad => \ctr_mips|WideOr1~0_combout\,
	combout => \mux_ulaA_shift|m_out[4]~27_combout\);

-- Location: LCCOMB_X30_Y23_N22
\alu|ShiftLeft0~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~10_combout\ = (\mux_ulaA_shift|m_out[21]~10_combout\) # ((\mux_ulaA_shift|m_out[22]~9_combout\) # ((\mux_ulaA_shift|m_out[20]~11_combout\) # (\mux_ulaA_shift|m_out[19]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[21]~10_combout\,
	datab => \mux_ulaA_shift|m_out[22]~9_combout\,
	datac => \mux_ulaA_shift|m_out[20]~11_combout\,
	datad => \mux_ulaA_shift|m_out[19]~12_combout\,
	combout => \alu|ShiftLeft0~10_combout\);

-- Location: LCCOMB_X29_Y23_N22
\alu|ShiftLeft0~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~13_combout\ = (\mux_ulaA_shift|m_out[13]~18_combout\) # ((\mux_ulaA_shift|m_out[14]~17_combout\) # ((\mux_ulaA_shift|m_out[12]~19_combout\) # (\mux_ulaA_shift|m_out[11]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[13]~18_combout\,
	datab => \mux_ulaA_shift|m_out[14]~17_combout\,
	datac => \mux_ulaA_shift|m_out[12]~19_combout\,
	datad => \mux_ulaA_shift|m_out[11]~20_combout\,
	combout => \alu|ShiftLeft0~13_combout\);

-- Location: LCCOMB_X28_Y24_N12
\alu|ShiftRight0~22\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~22_combout\ = (\mux_ulaA_shift|m_out[3]~30_combout\ & ((\mux_ulaB|m_out[31]~28_combout\) # ((!\mux_ulaB|Equal2~0_combout\ & \alu|ShiftRight0~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[3]~30_combout\,
	datab => \mux_ulaB|Equal2~0_combout\,
	datac => \mux_ulaB|m_out[31]~28_combout\,
	datad => \alu|ShiftRight0~21_combout\,
	combout => \alu|ShiftRight0~22_combout\);

-- Location: LCCOMB_X27_Y24_N8
\alu|ShiftRight0~26\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~26_combout\ = (!\mux_ulaB|Equal2~0_combout\ & ((\mux_ulaA_shift|m_out[0]~36_combout\ & ((\rgB|sr_out\(19)))) # (!\mux_ulaA_shift|m_out[0]~36_combout\ & (\rgB|sr_out\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rgB|sr_out\(18),
	datab => \rgB|sr_out\(19),
	datac => \mux_ulaB|Equal2~0_combout\,
	datad => \mux_ulaA_shift|m_out[0]~36_combout\,
	combout => \alu|ShiftRight0~26_combout\);

-- Location: LCCOMB_X31_Y19_N2
\alu|Mux30~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux30~3_combout\ = (\alu|tmp[1]~2_combout\ & (!\actr|alu_ctr[0]~21_combout\ & !\actr|alu_ctr[3]~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|tmp[1]~2_combout\,
	datac => \actr|alu_ctr[0]~21_combout\,
	datad => \actr|alu_ctr[3]~18_combout\,
	combout => \alu|Mux30~3_combout\);

-- Location: LCCOMB_X32_Y19_N12
\alu|Mux30~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux30~6_combout\ = (!\actr|alu_ctr[3]~18_combout\ & (\alu|Add1~2_combout\ & !\actr|alu_ctr[0]~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[3]~18_combout\,
	datac => \alu|Add1~2_combout\,
	datad => \actr|alu_ctr[0]~21_combout\,
	combout => \alu|Mux30~6_combout\);

-- Location: LCCOMB_X31_Y27_N26
\alu|ShiftRight0~33\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~33_combout\ = (\mux_ulaA_shift|m_out[1]~34_combout\ & ((\mux_ulaA_shift|m_out[0]~36_combout\ & ((\mux_ulaB|m_out[8]~49_combout\))) # (!\mux_ulaA_shift|m_out[0]~36_combout\ & (\mux_ulaB|m_out[7]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[1]~34_combout\,
	datab => \mux_ulaB|m_out[7]~51_combout\,
	datac => \mux_ulaB|m_out[8]~49_combout\,
	datad => \mux_ulaA_shift|m_out[0]~36_combout\,
	combout => \alu|ShiftRight0~33_combout\);

-- Location: LCCOMB_X32_Y19_N8
\alu|ShiftRight1~25\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~25_combout\ = (!\mux_ulaA_shift|m_out[1]~34_combout\ & ((\mux_ulaA_shift|m_out[0]~36_combout\ & ((\mux_ulaB|m_out[2]~61_combout\))) # (!\mux_ulaA_shift|m_out[0]~36_combout\ & (\mux_ulaB|m_out[1]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[1]~62_combout\,
	datab => \mux_ulaA_shift|m_out[1]~34_combout\,
	datac => \mux_ulaA_shift|m_out[0]~36_combout\,
	datad => \mux_ulaB|m_out[2]~61_combout\,
	combout => \alu|ShiftRight1~25_combout\);

-- Location: LCCOMB_X32_Y19_N22
\alu|ShiftRight1~27\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~27_combout\ = (\alu|Mux31~17_combout\ & ((\alu|ShiftRight1~25_combout\) # ((\mux_ulaA_shift|m_out[1]~34_combout\ & \alu|ShiftRight1~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux31~17_combout\,
	datab => \mux_ulaA_shift|m_out[1]~34_combout\,
	datac => \alu|ShiftRight1~25_combout\,
	datad => \alu|ShiftRight1~26_combout\,
	combout => \alu|ShiftRight1~27_combout\);

-- Location: LCCOMB_X27_Y24_N6
\alu|ShiftRight0~38\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~38_combout\ = (!\mux_ulaB|Equal2~0_combout\ & ((\mux_ulaA_shift|m_out[0]~36_combout\ & (\rgB|sr_out\(20))) # (!\mux_ulaA_shift|m_out[0]~36_combout\ & ((\rgB|sr_out\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rgB|sr_out\(20),
	datab => \mux_ulaB|Equal2~0_combout\,
	datac => \rgB|sr_out\(19),
	datad => \mux_ulaA_shift|m_out[0]~36_combout\,
	combout => \alu|ShiftRight0~38_combout\);

-- Location: LCCOMB_X27_Y24_N24
\alu|ShiftRight0~39\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~39_combout\ = (\mux_ulaA_shift|m_out[0]~36_combout\ & ((\mux_ulaB|m_out[18]~78_combout\))) # (!\mux_ulaA_shift|m_out[0]~36_combout\ & (\mux_ulaB|m_out[17]~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ulaB|m_out[17]~32_combout\,
	datac => \mux_ulaA_shift|m_out[0]~36_combout\,
	datad => \mux_ulaB|m_out[18]~78_combout\,
	combout => \alu|ShiftRight0~39_combout\);

-- Location: LCCOMB_X27_Y24_N14
\alu|ShiftRight0~40\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~40_combout\ = (\mux_ulaA_shift|m_out[1]~34_combout\ & ((\alu|ShiftRight0~38_combout\) # ((\mux_ulaB|m_out[31]~28_combout\)))) # (!\mux_ulaA_shift|m_out[1]~34_combout\ & (((\alu|ShiftRight0~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight0~38_combout\,
	datab => \mux_ulaB|m_out[31]~28_combout\,
	datac => \mux_ulaA_shift|m_out[1]~34_combout\,
	datad => \alu|ShiftRight0~39_combout\,
	combout => \alu|ShiftRight0~40_combout\);

-- Location: LCCOMB_X28_Y25_N30
\alu|ShiftRight1~30\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~30_combout\ = (\mux_ulaB|m_out[31]~28_combout\ & (!\mux_ulaA_shift|m_out[1]~38_combout\ & !\mux_ulaA_shift|m_out[1]~37_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[31]~28_combout\,
	datac => \mux_ulaA_shift|m_out[1]~38_combout\,
	datad => \mux_ulaA_shift|m_out[1]~37_combout\,
	combout => \alu|ShiftRight1~30_combout\);

-- Location: LCCOMB_X28_Y20_N6
\alu|ShiftRight0~42\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~42_combout\ = (\rgB|sr_out\(31) & ((\actr|shift_ctr~1_combout\ & (\ir|sr_out\(7))) # (!\actr|shift_ctr~1_combout\ & ((\mux_ulaA_shift|m_out[1]~33_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rgB|sr_out\(31),
	datab => \ir|sr_out\(7),
	datac => \actr|shift_ctr~1_combout\,
	datad => \mux_ulaA_shift|m_out[1]~33_combout\,
	combout => \alu|ShiftRight0~42_combout\);

-- Location: LCCOMB_X34_Y21_N16
\alu|ShiftLeft0~22\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~22_combout\ = (\alu|ShiftLeft0~21_combout\ & \alu|Mux31~17_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|ShiftLeft0~21_combout\,
	datad => \alu|Mux31~17_combout\,
	combout => \alu|ShiftLeft0~22_combout\);

-- Location: LCCOMB_X35_Y22_N30
\alu|ShiftRight1~44\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~44_combout\ = (\rgB|sr_out\(20) & ((\actr|shift_ctr~1_combout\ & (\ir|sr_out\(7))) # (!\actr|shift_ctr~1_combout\ & ((\mux_ulaA_shift|m_out[1]~33_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rgB|sr_out\(20),
	datab => \ir|sr_out\(7),
	datac => \mux_ulaA_shift|m_out[1]~33_combout\,
	datad => \actr|shift_ctr~1_combout\,
	combout => \alu|ShiftRight1~44_combout\);

-- Location: LCCOMB_X29_Y22_N10
\alu|ShiftRight1~48\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~48_combout\ = (!\mux_ulaA_shift|m_out[1]~37_combout\ & (!\mux_ulaA_shift|m_out[1]~38_combout\ & \mux_ulaA_shift|m_out[2]~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[1]~37_combout\,
	datac => \mux_ulaA_shift|m_out[1]~38_combout\,
	datad => \mux_ulaA_shift|m_out[2]~32_combout\,
	combout => \alu|ShiftRight1~48_combout\);

-- Location: LCCOMB_X26_Y22_N22
\alu|Mux29~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux29~2_combout\ = (\actr|alu_ctr[1]~14_combout\ & ((\mux_ulaB|m_out[2]~61_combout\ & ((\mux_ulaA_shift|m_out[2]~32_combout\) # (\actr|alu_ctr[0]~21_combout\))) # (!\mux_ulaB|m_out[2]~61_combout\ & (\mux_ulaA_shift|m_out[2]~32_combout\ & 
-- \actr|alu_ctr[0]~21_combout\)))) # (!\actr|alu_ctr[1]~14_combout\ & (((!\actr|alu_ctr[0]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100011010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[1]~14_combout\,
	datab => \mux_ulaB|m_out[2]~61_combout\,
	datac => \mux_ulaA_shift|m_out[2]~32_combout\,
	datad => \actr|alu_ctr[0]~21_combout\,
	combout => \alu|Mux29~2_combout\);

-- Location: LCCOMB_X26_Y21_N18
\alu|ShiftRight1~53\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~53_combout\ = (!\mux_ulaA_shift|m_out[0]~36_combout\ & ((\mux_ulaA_shift|m_out[1]~34_combout\ & (\mux_ulaB|m_out[8]~49_combout\)) # (!\mux_ulaA_shift|m_out[1]~34_combout\ & ((\mux_ulaB|m_out[6]~53_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[0]~36_combout\,
	datab => \mux_ulaA_shift|m_out[1]~34_combout\,
	datac => \mux_ulaB|m_out[8]~49_combout\,
	datad => \mux_ulaB|m_out[6]~53_combout\,
	combout => \alu|ShiftRight1~53_combout\);

-- Location: LCCOMB_X26_Y21_N2
\alu|ShiftRight1~55\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~55_combout\ = (\alu|ShiftRight1~53_combout\) # ((\mux_ulaA_shift|m_out[0]~36_combout\ & \alu|ShiftRight1~54_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[0]~36_combout\,
	datac => \alu|ShiftRight1~54_combout\,
	datad => \alu|ShiftRight1~53_combout\,
	combout => \alu|ShiftRight1~55_combout\);

-- Location: LCCOMB_X34_Y22_N8
\alu|a32~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|a32~2_combout\ = \mux_ulaB|m_out[3]~59_combout\ $ (((\actr|shift_ctr~1_combout\ & ((\ir|sr_out\(9)))) # (!\actr|shift_ctr~1_combout\ & (\mux_ulaA_shift|m_out[3]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[3]~29_combout\,
	datab => \actr|shift_ctr~1_combout\,
	datac => \mux_ulaB|m_out[3]~59_combout\,
	datad => \ir|sr_out\(9),
	combout => \alu|a32~2_combout\);

-- Location: LCCOMB_X34_Y22_N12
\alu|Mux28~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux28~11_combout\ = (\actr|alu_ctr[0]~21_combout\ & (\actr|alu_ctr[1]~14_combout\ & ((\mux_ulaB|m_out[3]~59_combout\) # (\mux_ulaA_shift|m_out[3]~30_combout\)))) # (!\actr|alu_ctr[0]~21_combout\ & (((\mux_ulaB|m_out[3]~59_combout\ & 
-- \mux_ulaA_shift|m_out[3]~30_combout\)) # (!\actr|alu_ctr[1]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[3]~59_combout\,
	datab => \mux_ulaA_shift|m_out[3]~30_combout\,
	datac => \actr|alu_ctr[0]~21_combout\,
	datad => \actr|alu_ctr[1]~14_combout\,
	combout => \alu|Mux28~11_combout\);

-- Location: LCCOMB_X36_Y20_N26
\alu|ShiftRight0~56\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~56_combout\ = (\mux_ulaA_shift|m_out[2]~32_combout\ & (\alu|ShiftRight1~73_combout\)) # (!\mux_ulaA_shift|m_out[2]~32_combout\ & ((\alu|ShiftRight1~74_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu|ShiftRight1~73_combout\,
	datac => \mux_ulaA_shift|m_out[2]~32_combout\,
	datad => \alu|ShiftRight1~74_combout\,
	combout => \alu|ShiftRight0~56_combout\);

-- Location: LCCOMB_X28_Y20_N26
\alu|ShiftRight1~76\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~76_combout\ = (\mux_ulaB|m_out[31]~28_combout\ & ((!\mux_ulaA_shift|m_out[2]~32_combout\) # (!\mux_ulaA_shift|m_out[3]~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ulaA_shift|m_out[3]~30_combout\,
	datac => \mux_ulaB|m_out[31]~28_combout\,
	datad => \mux_ulaA_shift|m_out[2]~32_combout\,
	combout => \alu|ShiftRight1~76_combout\);

-- Location: LCCOMB_X27_Y24_N4
\alu|ShiftRight0~61\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~61_combout\ = (\mux_ulaA_shift|m_out[2]~32_combout\ & ((\alu|ShiftRight0~28_combout\))) # (!\mux_ulaA_shift|m_out[2]~32_combout\ & (\alu|ShiftRight0~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight0~12_combout\,
	datac => \mux_ulaA_shift|m_out[2]~32_combout\,
	datad => \alu|ShiftRight0~28_combout\,
	combout => \alu|ShiftRight0~61_combout\);

-- Location: LCCOMB_X28_Y25_N18
\alu|ShiftRight0~62\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~62_combout\ = (\mux_ulaA_shift|m_out[2]~32_combout\ & (((\rgB|sr_out\(31))))) # (!\mux_ulaA_shift|m_out[2]~32_combout\ & ((\alu|ShiftRight1~32_combout\) # ((\rgB|sr_out\(31) & \mux_ulaA_shift|m_out[1]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight1~32_combout\,
	datab => \rgB|sr_out\(31),
	datac => \mux_ulaA_shift|m_out[1]~34_combout\,
	datad => \mux_ulaA_shift|m_out[2]~32_combout\,
	combout => \alu|ShiftRight0~62_combout\);

-- Location: LCCOMB_X35_Y21_N14
\alu|ShiftRight0~66\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~66_combout\ = (\mux_ulaA_shift|m_out[2]~32_combout\ & (\alu|ShiftRight0~40_combout\)) # (!\mux_ulaA_shift|m_out[2]~32_combout\ & ((\alu|ShiftRight0~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[2]~32_combout\,
	datac => \alu|ShiftRight0~40_combout\,
	datad => \alu|ShiftRight0~31_combout\,
	combout => \alu|ShiftRight0~66_combout\);

-- Location: LCCOMB_X36_Y20_N2
\alu|ShiftRight0~71\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~71_combout\ = (\mux_ulaA_shift|m_out[2]~32_combout\ & ((\mux_ulaB|m_out[31]~28_combout\) # ((!\mux_ulaB|Equal2~0_combout\ & \alu|ShiftRight1~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[2]~32_combout\,
	datab => \mux_ulaB|m_out[31]~28_combout\,
	datac => \mux_ulaB|Equal2~0_combout\,
	datad => \alu|ShiftRight1~45_combout\,
	combout => \alu|ShiftRight0~71_combout\);

-- Location: LCCOMB_X36_Y20_N8
\alu|ShiftRight0~72\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~72_combout\ = (\alu|ShiftRight0~71_combout\) # ((\alu|ShiftRight1~57_combout\ & !\mux_ulaA_shift|m_out[2]~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu|ShiftRight1~57_combout\,
	datac => \mux_ulaA_shift|m_out[2]~32_combout\,
	datad => \alu|ShiftRight0~71_combout\,
	combout => \alu|ShiftRight0~72_combout\);

-- Location: LCCOMB_X27_Y24_N30
\alu|Mux25~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux25~6_combout\ = (\mux_ulaB|m_out[6]~53_combout\) # ((\mux_ulaA_shift|m_out[6]~25_combout\) # ((\actr|alu_ctr[0]~21_combout\) # (!\actr|alu_ctr[1]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[6]~53_combout\,
	datab => \mux_ulaA_shift|m_out[6]~25_combout\,
	datac => \actr|alu_ctr[0]~21_combout\,
	datad => \actr|alu_ctr[1]~14_combout\,
	combout => \alu|Mux25~6_combout\);

-- Location: LCCOMB_X31_Y20_N12
\alu|a32~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|a32~6_combout\ = \mux_ulaB|m_out[7]~51_combout\ $ (\mux_ulaA_shift|m_out[7]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ulaB|m_out[7]~51_combout\,
	datac => \mux_ulaA_shift|m_out[7]~24_combout\,
	combout => \alu|a32~6_combout\);

-- Location: LCCOMB_X31_Y21_N10
\alu|Mux23~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux23~6_combout\ = (\mux_ulaB|m_out[8]~49_combout\) # ((\mux_ulaA_shift|m_out[8]~23_combout\) # ((\actr|alu_ctr[0]~21_combout\) # (!\actr|alu_ctr[1]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[8]~49_combout\,
	datab => \mux_ulaA_shift|m_out[8]~23_combout\,
	datac => \actr|alu_ctr[1]~14_combout\,
	datad => \actr|alu_ctr[0]~21_combout\,
	combout => \alu|Mux23~6_combout\);

-- Location: LCCOMB_X36_Y21_N24
\alu|ShiftLeft0~46\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~46_combout\ = (\mux_ulaA_shift|m_out[2]~32_combout\ & (\alu|ShiftLeft0~30_combout\)) # (!\mux_ulaA_shift|m_out[2]~32_combout\ & ((\alu|ShiftLeft0~45_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ulaA_shift|m_out[2]~32_combout\,
	datac => \alu|ShiftLeft0~30_combout\,
	datad => \alu|ShiftLeft0~45_combout\,
	combout => \alu|ShiftLeft0~46_combout\);

-- Location: LCCOMB_X26_Y21_N16
\alu|Mux22~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux22~6_combout\ = (\mux_ulaA_shift|m_out[9]~22_combout\) # (((\actr|alu_ctr[0]~21_combout\) # (\mux_ulaB|m_out[9]~47_combout\)) # (!\actr|alu_ctr[1]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[9]~22_combout\,
	datab => \actr|alu_ctr[1]~14_combout\,
	datac => \actr|alu_ctr[0]~21_combout\,
	datad => \mux_ulaB|m_out[9]~47_combout\,
	combout => \alu|Mux22~6_combout\);

-- Location: LCCOMB_X29_Y19_N30
\alu|Mux21~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux21~2_combout\ = (\actr|alu_ctr[0]~21_combout\ & (\actr|alu_ctr[1]~14_combout\ & ((\mux_ulaA_shift|m_out[10]~21_combout\) # (\mux_ulaB|m_out[10]~45_combout\)))) # (!\actr|alu_ctr[0]~21_combout\ & (((\mux_ulaA_shift|m_out[10]~21_combout\ & 
-- \mux_ulaB|m_out[10]~45_combout\)) # (!\actr|alu_ctr[1]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[10]~21_combout\,
	datab => \mux_ulaB|m_out[10]~45_combout\,
	datac => \actr|alu_ctr[0]~21_combout\,
	datad => \actr|alu_ctr[1]~14_combout\,
	combout => \alu|Mux21~2_combout\);

-- Location: LCCOMB_X30_Y19_N22
\alu|Mux21~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux21~6_combout\ = (\mux_ulaA_shift|m_out[10]~21_combout\) # ((\mux_ulaB|m_out[10]~45_combout\) # ((\actr|alu_ctr[0]~21_combout\) # (!\actr|alu_ctr[1]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[10]~21_combout\,
	datab => \mux_ulaB|m_out[10]~45_combout\,
	datac => \actr|alu_ctr[0]~21_combout\,
	datad => \actr|alu_ctr[1]~14_combout\,
	combout => \alu|Mux21~6_combout\);

-- Location: LCCOMB_X30_Y26_N22
\alu|Mux20~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux20~6_combout\ = (\mux_ulaB|m_out[11]~43_combout\) # (((\mux_ulaA_shift|m_out[11]~20_combout\) # (\actr|alu_ctr[0]~21_combout\)) # (!\actr|alu_ctr[1]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[11]~43_combout\,
	datab => \actr|alu_ctr[1]~14_combout\,
	datac => \mux_ulaA_shift|m_out[11]~20_combout\,
	datad => \actr|alu_ctr[0]~21_combout\,
	combout => \alu|Mux20~6_combout\);

-- Location: LCCOMB_X29_Y20_N30
\alu|a32~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|a32~11_combout\ = \mux_ulaA_shift|m_out[12]~19_combout\ $ (\mux_ulaB|m_out[12]~41_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux_ulaA_shift|m_out[12]~19_combout\,
	datad => \mux_ulaB|m_out[12]~41_combout\,
	combout => \alu|a32~11_combout\);

-- Location: LCCOMB_X29_Y20_N22
\alu|Mux19~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux19~2_combout\ = (\actr|alu_ctr[0]~21_combout\ & (\actr|alu_ctr[1]~14_combout\ & ((\mux_ulaA_shift|m_out[12]~19_combout\) # (\mux_ulaB|m_out[12]~41_combout\)))) # (!\actr|alu_ctr[0]~21_combout\ & (((\mux_ulaA_shift|m_out[12]~19_combout\ & 
-- \mux_ulaB|m_out[12]~41_combout\)) # (!\actr|alu_ctr[1]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[0]~21_combout\,
	datab => \mux_ulaA_shift|m_out[12]~19_combout\,
	datac => \actr|alu_ctr[1]~14_combout\,
	datad => \mux_ulaB|m_out[12]~41_combout\,
	combout => \alu|Mux19~2_combout\);

-- Location: LCCOMB_X29_Y20_N26
\alu|Mux19~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux19~6_combout\ = (\mux_ulaB|m_out[12]~41_combout\) # ((\mux_ulaA_shift|m_out[12]~19_combout\) # ((\actr|alu_ctr[0]~21_combout\) # (!\actr|alu_ctr[1]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[12]~41_combout\,
	datab => \mux_ulaA_shift|m_out[12]~19_combout\,
	datac => \actr|alu_ctr[1]~14_combout\,
	datad => \actr|alu_ctr[0]~21_combout\,
	combout => \alu|Mux19~6_combout\);

-- Location: LCCOMB_X27_Y20_N16
\alu|ShiftRight0~83\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~83_combout\ = (\mux_ulaA_shift|m_out[2]~32_combout\ & ((\alu|ShiftRight0~18_combout\))) # (!\mux_ulaA_shift|m_out[2]~32_combout\ & (\alu|ShiftRight0~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[2]~32_combout\,
	datac => \alu|ShiftRight0~24_combout\,
	datad => \alu|ShiftRight0~18_combout\,
	combout => \alu|ShiftRight0~83_combout\);

-- Location: LCCOMB_X28_Y20_N10
\alu|Mux19~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux19~10_combout\ = (\mux_ulaA_shift|m_out[3]~30_combout\ & ((\mux_ulaB|m_out[31]~28_combout\) # ((!\mux_ulaB|Equal2~0_combout\ & \alu|ShiftRight0~83_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[31]~28_combout\,
	datab => \mux_ulaB|Equal2~0_combout\,
	datac => \mux_ulaA_shift|m_out[3]~30_combout\,
	datad => \alu|ShiftRight0~83_combout\,
	combout => \alu|Mux19~10_combout\);

-- Location: LCCOMB_X32_Y21_N12
\alu|a32~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|a32~12_combout\ = \mux_ulaA_shift|m_out[13]~18_combout\ $ (\mux_ulaB|m_out[13]~39_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux_ulaA_shift|m_out[13]~18_combout\,
	datad => \mux_ulaB|m_out[13]~39_combout\,
	combout => \alu|a32~12_combout\);

-- Location: LCCOMB_X28_Y25_N26
\alu|ShiftRight1~89\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~89_combout\ = (\alu|Mux31~17_combout\ & \alu|ShiftRight1~33_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Mux31~17_combout\,
	datad => \alu|ShiftRight1~33_combout\,
	combout => \alu|ShiftRight1~89_combout\);

-- Location: LCCOMB_X35_Y21_N30
\alu|Mux18~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux18~9_combout\ = (!\mux_ulaA_shift|m_out[3]~30_combout\ & ((\mux_ulaA_shift|m_out[2]~32_combout\ & (\alu|ShiftRight0~40_combout\)) # (!\mux_ulaA_shift|m_out[2]~32_combout\ & ((\alu|ShiftRight0~31_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[2]~32_combout\,
	datab => \mux_ulaA_shift|m_out[3]~30_combout\,
	datac => \alu|ShiftRight0~40_combout\,
	datad => \alu|ShiftRight0~31_combout\,
	combout => \alu|Mux18~9_combout\);

-- Location: LCCOMB_X30_Y22_N22
\alu|Mux17~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux17~2_combout\ = (\actr|alu_ctr[1]~14_combout\ & ((\mux_ulaB|m_out[14]~37_combout\ & ((\mux_ulaA_shift|m_out[14]~17_combout\) # (\actr|alu_ctr[0]~21_combout\))) # (!\mux_ulaB|m_out[14]~37_combout\ & (\mux_ulaA_shift|m_out[14]~17_combout\ & 
-- \actr|alu_ctr[0]~21_combout\)))) # (!\actr|alu_ctr[1]~14_combout\ & (((!\actr|alu_ctr[0]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[14]~37_combout\,
	datab => \mux_ulaA_shift|m_out[14]~17_combout\,
	datac => \actr|alu_ctr[1]~14_combout\,
	datad => \actr|alu_ctr[0]~21_combout\,
	combout => \alu|Mux17~2_combout\);

-- Location: LCCOMB_X25_Y22_N12
\alu|Mux17~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux17~6_combout\ = (\mux_ulaA_shift|m_out[14]~17_combout\) # ((\mux_ulaB|m_out[14]~37_combout\) # ((\actr|alu_ctr[0]~21_combout\) # (!\actr|alu_ctr[1]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[14]~17_combout\,
	datab => \mux_ulaB|m_out[14]~37_combout\,
	datac => \actr|alu_ctr[0]~21_combout\,
	datad => \actr|alu_ctr[1]~14_combout\,
	combout => \alu|Mux17~6_combout\);

-- Location: LCCOMB_X36_Y20_N12
\alu|Mux17~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux17~9_combout\ = (!\mux_ulaA_shift|m_out[3]~30_combout\ & ((\alu|ShiftRight0~71_combout\) # ((!\mux_ulaA_shift|m_out[2]~32_combout\ & \alu|ShiftRight1~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[2]~32_combout\,
	datab => \alu|ShiftRight1~57_combout\,
	datac => \mux_ulaA_shift|m_out[3]~30_combout\,
	datad => \alu|ShiftRight0~71_combout\,
	combout => \alu|Mux17~9_combout\);

-- Location: LCCOMB_X35_Y19_N30
\alu|Mux16~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux16~2_combout\ = (!\actr|alu_ctr[0]~21_combout\ & (!\actr|alu_ctr[3]~18_combout\ & \alu|tmp[15]~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[0]~21_combout\,
	datac => \actr|alu_ctr[3]~18_combout\,
	datad => \alu|tmp[15]~30_combout\,
	combout => \alu|Mux16~2_combout\);

-- Location: LCCOMB_X35_Y19_N12
\alu|ShiftLeft0~69\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~69_combout\ = (\mux_ulaA_shift|m_out[2]~32_combout\ & ((\alu|ShiftLeft0~35_combout\))) # (!\mux_ulaA_shift|m_out[2]~32_combout\ & (\alu|ShiftLeft0~37_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ulaA_shift|m_out[2]~32_combout\,
	datac => \alu|ShiftLeft0~37_combout\,
	datad => \alu|ShiftLeft0~35_combout\,
	combout => \alu|ShiftLeft0~69_combout\);

-- Location: LCCOMB_X30_Y19_N16
\alu|Mux15~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux15~0_combout\ = (!\actr|alu_ctr[0]~21_combout\ & (!\actr|alu_ctr[3]~18_combout\ & \alu|tmp[16]~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[0]~21_combout\,
	datac => \actr|alu_ctr[3]~18_combout\,
	datad => \alu|tmp[16]~32_combout\,
	combout => \alu|Mux15~0_combout\);

-- Location: LCCOMB_X36_Y22_N30
\alu|a32~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|a32~14_combout\ = \mux_ulaB|m_out[17]~32_combout\ $ (\mux_ulaA_shift|m_out[17]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux_ulaB|m_out[17]~32_combout\,
	datad => \mux_ulaA_shift|m_out[17]~14_combout\,
	combout => \alu|a32~14_combout\);

-- Location: LCCOMB_X36_Y19_N26
\alu|a32~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|a32~15_combout\ = \mux_ulaA_shift|m_out[18]~13_combout\ $ (\mux_ulaB|m_out[18]~78_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux_ulaA_shift|m_out[18]~13_combout\,
	datad => \mux_ulaB|m_out[18]~78_combout\,
	combout => \alu|a32~15_combout\);

-- Location: LCCOMB_X36_Y19_N12
\alu|Mux13~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux13~1_combout\ = (\alu|Mux9~5_combout\ & (((\alu|a32~15_combout\) # (!\alu|Mux9~17_combout\)))) # (!\alu|Mux9~5_combout\ & (\alu|ShiftLeft0~22_combout\ & ((\alu|Mux9~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux9~5_combout\,
	datab => \alu|ShiftLeft0~22_combout\,
	datac => \alu|a32~15_combout\,
	datad => \alu|Mux9~17_combout\,
	combout => \alu|Mux13~1_combout\);

-- Location: LCCOMB_X36_Y22_N2
\alu|Mux12~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux12~0_combout\ = (!\mux_ulaA_shift|m_out[19]~12_combout\ & (!\mux_ulaB|m_out[19]~77_combout\ & (!\actr|alu_ctr[0]~21_combout\ & \actr|alu_ctr[2]~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[19]~12_combout\,
	datab => \mux_ulaB|m_out[19]~77_combout\,
	datac => \actr|alu_ctr[0]~21_combout\,
	datad => \actr|alu_ctr[2]~22_combout\,
	combout => \alu|Mux12~0_combout\);

-- Location: LCCOMB_X36_Y22_N12
\alu|a32~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|a32~16_combout\ = \mux_ulaA_shift|m_out[19]~12_combout\ $ (\mux_ulaB|m_out[19]~77_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[19]~12_combout\,
	datad => \mux_ulaB|m_out[19]~77_combout\,
	combout => \alu|a32~16_combout\);

-- Location: LCCOMB_X35_Y20_N12
\alu|Mux11~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux11~0_combout\ = (\mux_ulaB|m_out[20]~76_combout\ & ((\actr|alu_ctr[2]~22_combout\) # (!\mux_ulaA_shift|m_out[20]~11_combout\))) # (!\mux_ulaB|m_out[20]~76_combout\ & (\mux_ulaA_shift|m_out[20]~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[20]~76_combout\,
	datac => \mux_ulaA_shift|m_out[20]~11_combout\,
	datad => \actr|alu_ctr[2]~22_combout\,
	combout => \alu|Mux11~0_combout\);

-- Location: LCCOMB_X36_Y23_N12
\alu|Mux10~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux10~0_combout\ = (!\mux_ulaB|m_out[21]~75_combout\ & (\actr|alu_ctr[2]~22_combout\ & (!\mux_ulaA_shift|m_out[21]~10_combout\ & !\actr|alu_ctr[0]~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[21]~75_combout\,
	datab => \actr|alu_ctr[2]~22_combout\,
	datac => \mux_ulaA_shift|m_out[21]~10_combout\,
	datad => \actr|alu_ctr[0]~21_combout\,
	combout => \alu|Mux10~0_combout\);

-- Location: LCCOMB_X27_Y24_N26
\alu|ShiftLeft0~96\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~96_combout\ = (!\mux_ulaA_shift|m_out[1]~34_combout\ & ((\mux_ulaA_shift|m_out[0]~36_combout\ & ((\rgB|sr_out\(20)))) # (!\mux_ulaA_shift|m_out[0]~36_combout\ & (\rgB|sr_out\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rgB|sr_out\(21),
	datab => \rgB|sr_out\(20),
	datac => \mux_ulaA_shift|m_out[0]~36_combout\,
	datad => \mux_ulaA_shift|m_out[1]~34_combout\,
	combout => \alu|ShiftLeft0~96_combout\);

-- Location: LCCOMB_X36_Y23_N26
\alu|a32~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|a32~17_combout\ = \mux_ulaA_shift|m_out[21]~10_combout\ $ (\mux_ulaB|m_out[21]~75_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux_ulaA_shift|m_out[21]~10_combout\,
	datad => \mux_ulaB|m_out[21]~75_combout\,
	combout => \alu|a32~17_combout\);

-- Location: LCCOMB_X34_Y20_N12
\alu|Mux10~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux10~4_combout\ = (\actr|alu_ctr[1]~14_combout\ & ((\mux_ulaB|m_out[21]~75_combout\ & ((\actr|alu_ctr[0]~21_combout\) # (\mux_ulaA_shift|m_out[21]~10_combout\))) # (!\mux_ulaB|m_out[21]~75_combout\ & (\actr|alu_ctr[0]~21_combout\ & 
-- \mux_ulaA_shift|m_out[21]~10_combout\)))) # (!\actr|alu_ctr[1]~14_combout\ & (((!\actr|alu_ctr[0]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[1]~14_combout\,
	datab => \mux_ulaB|m_out[21]~75_combout\,
	datac => \actr|alu_ctr[0]~21_combout\,
	datad => \mux_ulaA_shift|m_out[21]~10_combout\,
	combout => \alu|Mux10~4_combout\);

-- Location: LCCOMB_X36_Y19_N30
\alu|a32~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|a32~18_combout\ = \mux_ulaB|m_out[22]~74_combout\ $ (\mux_ulaA_shift|m_out[22]~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux_ulaB|m_out[22]~74_combout\,
	datad => \mux_ulaA_shift|m_out[22]~9_combout\,
	combout => \alu|a32~18_combout\);

-- Location: LCCOMB_X36_Y19_N16
\alu|a32~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|a32~19_combout\ = \mux_ulaA_shift|m_out[23]~8_combout\ $ (\mux_ulaB|m_out[23]~73_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux_ulaA_shift|m_out[23]~8_combout\,
	datad => \mux_ulaB|m_out[23]~73_combout\,
	combout => \alu|a32~19_combout\);

-- Location: LCCOMB_X36_Y19_N10
\alu|Mux8~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux8~1_combout\ = (\alu|Mux9~17_combout\ & ((\alu|Mux9~5_combout\ & ((\alu|a32~19_combout\))) # (!\alu|Mux9~5_combout\ & (\alu|ShiftLeft0~38_combout\)))) # (!\alu|Mux9~17_combout\ & (((\alu|Mux9~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftLeft0~38_combout\,
	datab => \alu|a32~19_combout\,
	datac => \alu|Mux9~17_combout\,
	datad => \alu|Mux9~5_combout\,
	combout => \alu|Mux8~1_combout\);

-- Location: LCCOMB_X34_Y20_N24
\alu|Mux8~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux8~4_combout\ = (\actr|alu_ctr[0]~21_combout\ & (\actr|alu_ctr[1]~14_combout\ & ((\mux_ulaA_shift|m_out[23]~8_combout\) # (\mux_ulaB|m_out[23]~73_combout\)))) # (!\actr|alu_ctr[0]~21_combout\ & (((\mux_ulaA_shift|m_out[23]~8_combout\ & 
-- \mux_ulaB|m_out[23]~73_combout\)) # (!\actr|alu_ctr[1]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[23]~8_combout\,
	datab => \actr|alu_ctr[0]~21_combout\,
	datac => \actr|alu_ctr[1]~14_combout\,
	datad => \mux_ulaB|m_out[23]~73_combout\,
	combout => \alu|Mux8~4_combout\);

-- Location: LCCOMB_X25_Y21_N12
\alu|ShiftLeft0~111\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~111_combout\ = (!\mux_ulaA_shift|m_out[1]~34_combout\ & ((\mux_ulaA_shift|m_out[0]~36_combout\ & ((\rgB|sr_out\(24)))) # (!\mux_ulaA_shift|m_out[0]~36_combout\ & (\rgB|sr_out\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[1]~34_combout\,
	datab => \rgB|sr_out\(25),
	datac => \rgB|sr_out\(24),
	datad => \mux_ulaA_shift|m_out[0]~36_combout\,
	combout => \alu|ShiftLeft0~111_combout\);

-- Location: LCCOMB_X30_Y21_N26
\alu|a32~21\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|a32~21_combout\ = \mux_ulaB|m_out[25]~71_combout\ $ (\mux_ulaA_shift|m_out[25]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[25]~71_combout\,
	datad => \mux_ulaA_shift|m_out[25]~6_combout\,
	combout => \alu|a32~21_combout\);

-- Location: LCCOMB_X30_Y21_N12
\alu|Mux6~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux6~4_combout\ = (\actr|alu_ctr[1]~14_combout\ & ((\mux_ulaB|m_out[25]~71_combout\ & ((\actr|alu_ctr[0]~21_combout\) # (\mux_ulaA_shift|m_out[25]~6_combout\))) # (!\mux_ulaB|m_out[25]~71_combout\ & (\actr|alu_ctr[0]~21_combout\ & 
-- \mux_ulaA_shift|m_out[25]~6_combout\)))) # (!\actr|alu_ctr[1]~14_combout\ & (((!\actr|alu_ctr[0]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[25]~71_combout\,
	datab => \actr|alu_ctr[1]~14_combout\,
	datac => \actr|alu_ctr[0]~21_combout\,
	datad => \mux_ulaA_shift|m_out[25]~6_combout\,
	combout => \alu|Mux6~4_combout\);

-- Location: LCCOMB_X37_Y21_N18
\alu|Mux5~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux5~2_combout\ = (\mux_ulaB|m_out[31]~28_combout\) # ((!\mux_ulaB|Equal2~0_combout\ & (!\alu|Mux4~4_combout\ & \alu|ShiftLeft0~115_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[31]~28_combout\,
	datab => \mux_ulaB|Equal2~0_combout\,
	datac => \alu|Mux4~4_combout\,
	datad => \alu|ShiftLeft0~115_combout\,
	combout => \alu|Mux5~2_combout\);

-- Location: LCCOMB_X37_Y21_N12
\alu|Mux5~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux5~3_combout\ = (\alu|ShiftRight1~94_combout\ & ((\alu|Mux5~2_combout\) # ((\alu|ShiftLeft0~101_combout\ & \alu|Mux4~4_combout\)))) # (!\alu|ShiftRight1~94_combout\ & (((\alu|Mux4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftLeft0~101_combout\,
	datab => \alu|ShiftRight1~94_combout\,
	datac => \alu|Mux4~4_combout\,
	datad => \alu|Mux5~2_combout\,
	combout => \alu|Mux5~3_combout\);

-- Location: LCCOMB_X29_Y19_N26
\alu|a32~22\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|a32~22_combout\ = \mux_ulaA_shift|m_out[26]~5_combout\ $ (\mux_ulaB|m_out[26]~70_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux_ulaA_shift|m_out[26]~5_combout\,
	datad => \mux_ulaB|m_out[26]~70_combout\,
	combout => \alu|a32~22_combout\);

-- Location: LCCOMB_X29_Y19_N12
\alu|Mux5~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux5~5_combout\ = (\actr|alu_ctr[0]~21_combout\ & (\actr|alu_ctr[1]~14_combout\ & ((\mux_ulaB|m_out[26]~70_combout\) # (\mux_ulaA_shift|m_out[26]~5_combout\)))) # (!\actr|alu_ctr[0]~21_combout\ & (((\mux_ulaB|m_out[26]~70_combout\ & 
-- \mux_ulaA_shift|m_out[26]~5_combout\)) # (!\actr|alu_ctr[1]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[26]~70_combout\,
	datab => \mux_ulaA_shift|m_out[26]~5_combout\,
	datac => \actr|alu_ctr[0]~21_combout\,
	datad => \actr|alu_ctr[1]~14_combout\,
	combout => \alu|Mux5~5_combout\);

-- Location: LCCOMB_X30_Y20_N18
\alu|a32~23\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|a32~23_combout\ = \mux_ulaA_shift|m_out[27]~4_combout\ $ (\mux_ulaB|m_out[27]~69_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[27]~4_combout\,
	datac => \mux_ulaB|m_out[27]~69_combout\,
	combout => \alu|a32~23_combout\);

-- Location: LCCOMB_X30_Y20_N12
\alu|Mux4~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux4~11_combout\ = (\actr|alu_ctr[0]~21_combout\) # ((\mux_ulaB|m_out[27]~69_combout\) # ((\mux_ulaA_shift|m_out[27]~4_combout\) # (!\actr|alu_ctr[1]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[0]~21_combout\,
	datab => \mux_ulaB|m_out[27]~69_combout\,
	datac => \actr|alu_ctr[1]~14_combout\,
	datad => \mux_ulaA_shift|m_out[27]~4_combout\,
	combout => \alu|Mux4~11_combout\);

-- Location: LCCOMB_X26_Y23_N6
\alu|Mux3~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux3~0_combout\ = (\actr|alu_ctr[1]~14_combout\ & (\actr|alu_ctr[3]~18_combout\ & ((\alu|Mux2~0_combout\) # (!\alu|ShiftLeft0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[1]~14_combout\,
	datab => \actr|alu_ctr[3]~18_combout\,
	datac => \alu|ShiftLeft0~17_combout\,
	datad => \alu|Mux2~0_combout\,
	combout => \alu|Mux3~0_combout\);

-- Location: LCCOMB_X26_Y23_N12
\alu|Mux3~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux3~1_combout\ = (\alu|Mux3~0_combout\) # ((!\actr|alu_ctr[3]~18_combout\ & ((\actr|alu_ctr[0]~21_combout\) # (!\alu|Mux28~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[0]~21_combout\,
	datab => \actr|alu_ctr[3]~18_combout\,
	datac => \alu|Mux28~4_combout\,
	datad => \alu|Mux3~0_combout\,
	combout => \alu|Mux3~1_combout\);

-- Location: LCCOMB_X37_Y22_N14
\alu|Mux3~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux3~5_combout\ = (\mux_ulaA_shift|m_out[28]~3_combout\ & (!\alu|Mux2~1_combout\ & ((\alu|Mux2~2_combout\) # (!\mux_ulaB|m_out[28]~68_combout\)))) # (!\mux_ulaA_shift|m_out[28]~3_combout\ & (\alu|Mux2~1_combout\ $ (((\mux_ulaB|m_out[28]~68_combout\) 
-- # (\alu|Mux2~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[28]~3_combout\,
	datab => \mux_ulaB|m_out[28]~68_combout\,
	datac => \alu|Mux2~1_combout\,
	datad => \alu|Mux2~2_combout\,
	combout => \alu|Mux3~5_combout\);

-- Location: LCCOMB_X29_Y25_N26
\alu|Mux3~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux3~7_combout\ = (\actr|alu_ctr[0]~21_combout\ & (\actr|alu_ctr[1]~14_combout\ & ((\mux_ulaB|m_out[28]~68_combout\) # (\mux_ulaA_shift|m_out[28]~3_combout\)))) # (!\actr|alu_ctr[0]~21_combout\ & (((\mux_ulaB|m_out[28]~68_combout\ & 
-- \mux_ulaA_shift|m_out[28]~3_combout\)) # (!\actr|alu_ctr[1]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[28]~68_combout\,
	datab => \actr|alu_ctr[0]~21_combout\,
	datac => \mux_ulaA_shift|m_out[28]~3_combout\,
	datad => \actr|alu_ctr[1]~14_combout\,
	combout => \alu|Mux3~7_combout\);

-- Location: LCCOMB_X27_Y21_N26
\alu|Mux1~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux1~4_combout\ = (!\actr|alu_ctr[0]~21_combout\ & (!\actr|alu_ctr[3]~18_combout\ & \alu|tmp[30]~60_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \actr|alu_ctr[0]~21_combout\,
	datac => \actr|alu_ctr[3]~18_combout\,
	datad => \alu|tmp[30]~60_combout\,
	combout => \alu|Mux1~4_combout\);

-- Location: LCCOMB_X26_Y24_N30
\alu|ShiftLeft0~122\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~122_combout\ = (!\mux_ulaA_shift|m_out[1]~34_combout\ & ((\mux_ulaA_shift|m_out[0]~36_combout\ & (\rgB|sr_out\(29))) # (!\mux_ulaA_shift|m_out[0]~36_combout\ & ((\rgB|sr_out\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rgB|sr_out\(29),
	datab => \rgB|sr_out\(30),
	datac => \mux_ulaA_shift|m_out[0]~36_combout\,
	datad => \mux_ulaA_shift|m_out[1]~34_combout\,
	combout => \alu|ShiftLeft0~122_combout\);

-- Location: LCCOMB_X26_Y21_N12
\alu|Mux1~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux1~8_combout\ = (\actr|alu_ctr[1]~14_combout\) # ((!\actr|alu_ctr[2]~22_combout\ & (\alu|ShiftRight1~90_combout\ & \alu|Mux16~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[2]~22_combout\,
	datab => \actr|alu_ctr[1]~14_combout\,
	datac => \alu|ShiftRight1~90_combout\,
	datad => \alu|Mux16~0_combout\,
	combout => \alu|Mux1~8_combout\);

-- Location: LCCOMB_X36_Y20_N30
\alu|Mux0~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux0~1_combout\ = (!\mux_ulaA_shift|m_out[1]~34_combout\ & ((\mux_ulaA_shift|m_out[0]~36_combout\ & ((\rgB|sr_out\(30)))) # (!\mux_ulaA_shift|m_out[0]~36_combout\ & (\rgB|sr_out\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rgB|sr_out\(31),
	datab => \rgB|sr_out\(30),
	datac => \mux_ulaA_shift|m_out[0]~36_combout\,
	datad => \mux_ulaA_shift|m_out[1]~34_combout\,
	combout => \alu|Mux0~1_combout\);

-- Location: LCCOMB_X34_Y19_N0
\alu|Mux0~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux0~2_combout\ = (!\mux_ulaA_shift|m_out[2]~32_combout\ & ((\alu|Mux0~1_combout\) # ((\alu|ShiftLeft0~120_combout\ & \mux_ulaA_shift|m_out[1]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftLeft0~120_combout\,
	datab => \alu|Mux0~1_combout\,
	datac => \mux_ulaA_shift|m_out[2]~32_combout\,
	datad => \mux_ulaA_shift|m_out[1]~34_combout\,
	combout => \alu|Mux0~2_combout\);

-- Location: LCCOMB_X34_Y19_N10
\alu|Mux0~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux0~3_combout\ = (!\mux_ulaB|Equal2~0_combout\ & ((\alu|Mux0~2_combout\) # ((\alu|ShiftLeft0~117_combout\ & \mux_ulaA_shift|m_out[2]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftLeft0~117_combout\,
	datab => \mux_ulaB|Equal2~0_combout\,
	datac => \mux_ulaA_shift|m_out[2]~32_combout\,
	datad => \alu|Mux0~2_combout\,
	combout => \alu|Mux0~3_combout\);

-- Location: FF_X25_Y23_N29
\bcoreg|breg32_rtl_0_bypass[74]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|breg32_rtl_0_bypass[74]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_0_bypass\(74));

-- Location: FF_X32_Y22_N31
\bcoreg|breg32_rtl_0_bypass[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|breg32_rtl_0_bypass[2]~feeder_combout\,
	ena => \ctr_mips|ALT_INV_pstate.fetch_st~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_0_bypass\(2));

-- Location: FF_X32_Y26_N15
\bcoreg|breg32_rtl_0_bypass[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|breg32_rtl_0_bypass[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_0_bypass\(5));

-- Location: FF_X32_Y26_N25
\bcoreg|breg32_rtl_0_bypass[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|breg32_rtl_0_bypass[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_0_bypass\(7));

-- Location: FF_X32_Y26_N7
\bcoreg|breg32_rtl_0_bypass[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mem|altsyncram_component|auto_generated|q_a\(24),
	sload => VCC,
	ena => \ctr_mips|ALT_INV_pstate.fetch_st~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_0_bypass\(8));

-- Location: FF_X32_Y26_N17
\bcoreg|breg32_rtl_0_bypass[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|breg32_rtl_0_bypass[6]~feeder_combout\,
	ena => \ctr_mips|ALT_INV_pstate.fetch_st~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_0_bypass\(6));

-- Location: LCCOMB_X32_Y26_N6
\bcoreg|breg32~39\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|breg32~39_combout\ = (\bcoreg|breg32_rtl_0_bypass\(5) & (\bcoreg|breg32_rtl_0_bypass\(6) & (\bcoreg|breg32_rtl_0_bypass\(7) $ (!\bcoreg|breg32_rtl_0_bypass\(8))))) # (!\bcoreg|breg32_rtl_0_bypass\(5) & (!\bcoreg|breg32_rtl_0_bypass\(6) & 
-- (\bcoreg|breg32_rtl_0_bypass\(7) $ (!\bcoreg|breg32_rtl_0_bypass\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|breg32_rtl_0_bypass\(5),
	datab => \bcoreg|breg32_rtl_0_bypass\(7),
	datac => \bcoreg|breg32_rtl_0_bypass\(8),
	datad => \bcoreg|breg32_rtl_0_bypass\(6),
	combout => \bcoreg|breg32~39_combout\);

-- Location: FF_X35_Y25_N21
\bcoreg|breg32_rtl_0_bypass[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \ctr_mips|WideOr4~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_0_bypass\(0));

-- Location: LCCOMB_X25_Y23_N10
\bcoreg|regA[31]~52\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|regA[31]~52_combout\ = (\bcoreg|breg32_rtl_0_bypass\(74) & (((!\bcoreg|breg32~39_combout\) # (!\bcoreg|breg32~40_combout\)) # (!\bcoreg|breg32~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|breg32_rtl_0_bypass\(74),
	datab => \bcoreg|breg32~38_combout\,
	datac => \bcoreg|breg32~40_combout\,
	datad => \bcoreg|breg32~39_combout\,
	combout => \bcoreg|regA[31]~52_combout\);

-- Location: FF_X34_Y19_N3
\regULA|sr_out[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \alu|Mux0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regULA|sr_out\(31));

-- Location: LCCOMB_X31_Y23_N6
\mux_pc|Equal1~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mux_pc|Equal1~0_combout\ = (!\ctr_mips|pstate.branch_ex_st~q\ & !\ctr_mips|pstate.jump_ex_st~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ctr_mips|pstate.branch_ex_st~q\,
	datad => \ctr_mips|pstate.jump_ex_st~q\,
	combout => \mux_pc|Equal1~0_combout\);

-- Location: LCCOMB_X35_Y23_N26
\alu|Equal0~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Equal0~1_combout\ = (!\alu|Mux14~11_combout\ & (!\alu|Mux11~8_combout\ & (!\alu|Mux12~8_combout\ & !\alu|Mux13~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux14~11_combout\,
	datab => \alu|Mux11~8_combout\,
	datac => \alu|Mux12~8_combout\,
	datad => \alu|Mux13~8_combout\,
	combout => \alu|Equal0~1_combout\);

-- Location: LCCOMB_X31_Y21_N26
\alu|Equal0~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Equal0~5_combout\ = (!\alu|Mux23~10_combout\ & ((\alu|Mux28~10_combout\ & ((!\alu|Mux22~8_combout\))) # (!\alu|Mux28~10_combout\ & (!\alu|Mux22~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux28~10_combout\,
	datab => \alu|Mux22~10_combout\,
	datac => \alu|Mux23~10_combout\,
	datad => \alu|Mux22~8_combout\,
	combout => \alu|Equal0~5_combout\);

-- Location: LCCOMB_X31_Y23_N30
\alu|Equal0~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Equal0~8_combout\ = (!\alu|Mux16~10_combout\ & (!\alu|Mux30~15_combout\ & (!\alu|Mux29~11_combout\ & !\alu|Mux15~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux16~10_combout\,
	datab => \alu|Mux30~15_combout\,
	datac => \alu|Mux29~11_combout\,
	datad => \alu|Mux15~5_combout\,
	combout => \alu|Equal0~8_combout\);

-- Location: LCCOMB_X34_Y27_N24
\ctr_mips|Equal2~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \ctr_mips|Equal2~0_combout\ = (\ir|sr_out\(26)) # ((\ir|sr_out\(29)) # ((!\ctr_mips|Selector2~0_combout\) # (!\ir|sr_out\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|sr_out\(26),
	datab => \ir|sr_out\(29),
	datac => \ir|sr_out\(28),
	datad => \ctr_mips|Selector2~0_combout\,
	combout => \ctr_mips|Equal2~0_combout\);

-- Location: LCCOMB_X34_Y27_N6
\ctr_mips|Mux7~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \ctr_mips|Mux7~0_combout\ = (\ir|sr_out\(27) & (!\ir|sr_out\(28) & ((\ir|sr_out\(31))))) # (!\ir|sr_out\(27) & ((\ir|sr_out\(29) & (!\ir|sr_out\(28))) # (!\ir|sr_out\(29) & ((\ir|sr_out\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|sr_out\(28),
	datab => \ir|sr_out\(29),
	datac => \ir|sr_out\(31),
	datad => \ir|sr_out\(27),
	combout => \ctr_mips|Mux7~0_combout\);

-- Location: FF_X34_Y25_N9
\bcoreg|breg32_rtl_1_bypass[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_reg_add|m_out[0]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_1_bypass\(1));

-- Location: FF_X34_Y25_N17
\bcoreg|breg32_rtl_1_bypass[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_reg_add|m_out[2]~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_1_bypass\(5));

-- Location: FF_X34_Y25_N11
\bcoreg|breg32_rtl_1_bypass[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mux_reg_add|m_out[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_1_bypass\(7));

-- Location: FF_X34_Y25_N21
\bcoreg|breg32_rtl_1_bypass[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mem|altsyncram_component|auto_generated|q_a\(19),
	sload => VCC,
	ena => \ctr_mips|ALT_INV_pstate.fetch_st~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_1_bypass\(8));

-- Location: FF_X34_Y25_N23
\bcoreg|breg32_rtl_1_bypass[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mem|altsyncram_component|auto_generated|q_a\(18),
	sload => VCC,
	ena => \ctr_mips|ALT_INV_pstate.fetch_st~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_1_bypass\(6));

-- Location: LCCOMB_X34_Y25_N20
\bcoreg|breg32~42\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|breg32~42_combout\ = (\bcoreg|breg32_rtl_1_bypass\(6) & (\bcoreg|breg32_rtl_1_bypass\(5) & (\bcoreg|breg32_rtl_1_bypass\(8) $ (!\bcoreg|breg32_rtl_1_bypass\(7))))) # (!\bcoreg|breg32_rtl_1_bypass\(6) & (!\bcoreg|breg32_rtl_1_bypass\(5) & 
-- (\bcoreg|breg32_rtl_1_bypass\(8) $ (!\bcoreg|breg32_rtl_1_bypass\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|breg32_rtl_1_bypass\(6),
	datab => \bcoreg|breg32_rtl_1_bypass\(5),
	datac => \bcoreg|breg32_rtl_1_bypass\(8),
	datad => \bcoreg|breg32_rtl_1_bypass\(7),
	combout => \bcoreg|breg32~42_combout\);

-- Location: LCCOMB_X34_Y27_N2
\ctr_mips|Mux0~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \ctr_mips|Mux0~0_combout\ = (\ir|sr_out\(28)) # ((\ir|sr_out\(26) & ((!\ir|sr_out\(31)))) # (!\ir|sr_out\(26) & ((\ir|sr_out\(29)) # (\ir|sr_out\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|sr_out\(26),
	datab => \ir|sr_out\(29),
	datac => \ir|sr_out\(28),
	datad => \ir|sr_out\(31),
	combout => \ctr_mips|Mux0~0_combout\);

-- Location: LCCOMB_X34_Y27_N8
\ctr_mips|Mux0~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \ctr_mips|Mux0~1_combout\ = (\ir|sr_out\(29) & (((\ir|sr_out\(28) & \ir|sr_out\(31))))) # (!\ir|sr_out\(29) & (\ir|sr_out\(26) & (!\ir|sr_out\(28) & !\ir|sr_out\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|sr_out\(26),
	datab => \ir|sr_out\(29),
	datac => \ir|sr_out\(28),
	datad => \ir|sr_out\(31),
	combout => \ctr_mips|Mux0~1_combout\);

-- Location: LCCOMB_X34_Y27_N26
\ctr_mips|Selector1~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \ctr_mips|Selector1~0_combout\ = (\ir|sr_out\(30)) # ((\ir|sr_out\(27) & ((\ctr_mips|Mux0~0_combout\))) # (!\ir|sr_out\(27) & (\ctr_mips|Mux0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|Mux0~1_combout\,
	datab => \ctr_mips|Mux0~0_combout\,
	datac => \ir|sr_out\(30),
	datad => \ir|sr_out\(27),
	combout => \ctr_mips|Selector1~0_combout\);

-- Location: FF_X34_Y24_N13
\ctr_mips|pstate.stregbyte_st\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ctr_mips|nstate.stregbyte_st~0_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ctr_mips|pstate.stregbyte_st~q\);

-- Location: FF_X27_Y21_N17
\regULA|sr_out[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \alu|Mux1~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regULA|sr_out\(30));

-- Location: FF_X30_Y27_N7
\bcoreg|breg32_rtl_0_bypass[70]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|breg32_rtl_0_bypass[70]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_0_bypass\(70));

-- Location: FF_X35_Y26_N11
\bcoreg|breg32_rtl_0_bypass[63]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \breg_data_mux|m_out[26]~5_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_0_bypass\(63));

-- Location: FF_X36_Y26_N27
\bcoreg|breg32_rtl_0_bypass[64]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|breg32_rtl_0_bypass[64]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_0_bypass\(64));

-- Location: LCCOMB_X35_Y26_N10
\bcoreg|regA[26]~58\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|regA[26]~58_combout\ = (\bcoreg|breg32~45_combout\ & (((\bcoreg|breg32_rtl_0_bypass\(63))))) # (!\bcoreg|breg32~45_combout\ & ((\bcoreg|breg32_rtl_0_bypass\(64) & ((\bcoreg|breg32_rtl_0|auto_generated|ram_block1a26\))) # 
-- (!\bcoreg|breg32_rtl_0_bypass\(64) & (\bcoreg|breg32_rtl_0_bypass\(63)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|breg32~45_combout\,
	datab => \bcoreg|breg32_rtl_0_bypass\(64),
	datac => \bcoreg|breg32_rtl_0_bypass\(63),
	datad => \bcoreg|breg32_rtl_0|auto_generated|ram_block1a26\,
	combout => \bcoreg|regA[26]~58_combout\);

-- Location: FF_X34_Y26_N13
\bcoreg|breg32_rtl_1_bypass[64]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|breg32_rtl_1_bypass[64]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_1_bypass\(64));

-- Location: FF_X29_Y26_N7
\bcoreg|breg32_rtl_0_bypass[61]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \breg_data_mux|m_out[25]~6_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_0_bypass\(61));

-- Location: FF_X29_Y26_N1
\bcoreg|breg32_rtl_0_bypass[62]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|breg32_rtl_0_bypass[62]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_0_bypass\(62));

-- Location: LCCOMB_X29_Y26_N6
\bcoreg|regA[25]~59\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|regA[25]~59_combout\ = (\bcoreg|breg32_rtl_0_bypass\(62) & ((\bcoreg|breg32~45_combout\ & ((\bcoreg|breg32_rtl_0_bypass\(61)))) # (!\bcoreg|breg32~45_combout\ & (\bcoreg|breg32_rtl_0|auto_generated|ram_block1a25\)))) # 
-- (!\bcoreg|breg32_rtl_0_bypass\(62) & (((\bcoreg|breg32_rtl_0_bypass\(61)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|breg32_rtl_0|auto_generated|ram_block1a25\,
	datab => \bcoreg|breg32_rtl_0_bypass\(62),
	datac => \bcoreg|breg32_rtl_0_bypass\(61),
	datad => \bcoreg|breg32~45_combout\,
	combout => \bcoreg|regA[25]~59_combout\);

-- Location: FF_X29_Y24_N23
\bcoreg|breg32_rtl_1_bypass[62]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|breg32_rtl_1_bypass[62]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_1_bypass\(62));

-- Location: FF_X32_Y26_N19
\bcoreg|breg32_rtl_0_bypass[59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \breg_data_mux|m_out[24]~7_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_0_bypass\(59));

-- Location: FF_X35_Y26_N5
\bcoreg|breg32_rtl_0_bypass[60]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|breg32_rtl_0_bypass[60]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_0_bypass\(60));

-- Location: LCCOMB_X32_Y26_N18
\bcoreg|regA[24]~60\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|regA[24]~60_combout\ = (\bcoreg|breg32~45_combout\ & (((\bcoreg|breg32_rtl_0_bypass\(59))))) # (!\bcoreg|breg32~45_combout\ & ((\bcoreg|breg32_rtl_0_bypass\(60) & ((\bcoreg|breg32_rtl_0|auto_generated|ram_block1a24\))) # 
-- (!\bcoreg|breg32_rtl_0_bypass\(60) & (\bcoreg|breg32_rtl_0_bypass\(59)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|breg32~45_combout\,
	datab => \bcoreg|breg32_rtl_0_bypass\(60),
	datac => \bcoreg|breg32_rtl_0_bypass\(59),
	datad => \bcoreg|breg32_rtl_0|auto_generated|ram_block1a24\,
	combout => \bcoreg|regA[24]~60_combout\);

-- Location: FF_X34_Y26_N31
\bcoreg|breg32_rtl_0_bypass[58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|breg32_rtl_0_bypass[58]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_0_bypass\(58));

-- Location: FF_X35_Y23_N21
\regULA|sr_out[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \alu|Mux8~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regULA|sr_out\(23));

-- Location: FF_X36_Y27_N31
\bcoreg|breg32_rtl_1_bypass[56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|breg32_rtl_1_bypass[56]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_1_bypass\(56));

-- Location: LCCOMB_X35_Y27_N14
\bcoreg|regB[22]~59\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|regB[22]~59_combout\ = (\bcoreg|breg32_rtl_1_bypass\(56) & (((!\bcoreg|breg32~43_combout\) # (!\bcoreg|breg32~41_combout\)) # (!\bcoreg|breg32~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|breg32~42_combout\,
	datab => \bcoreg|breg32~41_combout\,
	datac => \bcoreg|breg32_rtl_1_bypass\(56),
	datad => \bcoreg|breg32~43_combout\,
	combout => \bcoreg|regB[22]~59_combout\);

-- Location: FF_X35_Y26_N31
\bcoreg|breg32_rtl_0_bypass[53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \breg_data_mux|m_out[21]~10_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_0_bypass\(53));

-- Location: FF_X35_Y26_N1
\bcoreg|breg32_rtl_0_bypass[54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|breg32_rtl_0_bypass[54]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_0_bypass\(54));

-- Location: LCCOMB_X35_Y26_N30
\bcoreg|regA[21]~63\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|regA[21]~63_combout\ = (\bcoreg|breg32~45_combout\ & (((\bcoreg|breg32_rtl_0_bypass\(53))))) # (!\bcoreg|breg32~45_combout\ & ((\bcoreg|breg32_rtl_0_bypass\(54) & ((\bcoreg|breg32_rtl_0|auto_generated|ram_block1a21\))) # 
-- (!\bcoreg|breg32_rtl_0_bypass\(54) & (\bcoreg|breg32_rtl_0_bypass\(53)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|breg32~45_combout\,
	datab => \bcoreg|breg32_rtl_0_bypass\(54),
	datac => \bcoreg|breg32_rtl_0_bypass\(53),
	datad => \bcoreg|breg32_rtl_0|auto_generated|ram_block1a21\,
	combout => \bcoreg|regA[21]~63_combout\);

-- Location: FF_X29_Y26_N31
\bcoreg|breg32_rtl_0_bypass[51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \breg_data_mux|m_out[20]~11_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_0_bypass\(51));

-- Location: FF_X30_Y26_N31
\bcoreg|breg32_rtl_0_bypass[52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|breg32_rtl_0_bypass[52]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_0_bypass\(52));

-- Location: LCCOMB_X29_Y26_N30
\bcoreg|regA[20]~64\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|regA[20]~64_combout\ = (\bcoreg|breg32_rtl_0_bypass\(52) & ((\bcoreg|breg32~45_combout\ & (\bcoreg|breg32_rtl_0_bypass\(51))) # (!\bcoreg|breg32~45_combout\ & ((\bcoreg|breg32_rtl_0|auto_generated|ram_block1a20\))))) # 
-- (!\bcoreg|breg32_rtl_0_bypass\(52) & (((\bcoreg|breg32_rtl_0_bypass\(51)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|breg32_rtl_0_bypass\(52),
	datab => \bcoreg|breg32~45_combout\,
	datac => \bcoreg|breg32_rtl_0_bypass\(51),
	datad => \bcoreg|breg32_rtl_0|auto_generated|ram_block1a20\,
	combout => \bcoreg|regA[20]~64_combout\);

-- Location: FF_X29_Y24_N11
\bcoreg|breg32_rtl_1_bypass[52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|breg32_rtl_1_bypass[52]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_1_bypass\(52));

-- Location: FF_X35_Y27_N21
\bcoreg|breg32_rtl_1_bypass[50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|breg32_rtl_1_bypass[50]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_1_bypass\(50));

-- Location: LCCOMB_X35_Y27_N2
\bcoreg|regB[19]~63\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|regB[19]~63_combout\ = (\bcoreg|breg32_rtl_1_bypass\(50) & (((!\bcoreg|breg32~43_combout\) # (!\bcoreg|breg32~41_combout\)) # (!\bcoreg|breg32~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|breg32~42_combout\,
	datab => \bcoreg|breg32~41_combout\,
	datac => \bcoreg|breg32_rtl_1_bypass\(50),
	datad => \bcoreg|breg32~43_combout\,
	combout => \bcoreg|regB[19]~63_combout\);

-- Location: FF_X25_Y23_N13
\bcoreg|breg32_rtl_0_bypass[48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|breg32_rtl_0_bypass[48]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_0_bypass\(48));

-- Location: LCCOMB_X25_Y23_N26
\bcoreg|regA[18]~66\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|regA[18]~66_combout\ = (\bcoreg|breg32_rtl_0_bypass\(48) & (((!\bcoreg|breg32~39_combout\) # (!\bcoreg|breg32~40_combout\)) # (!\bcoreg|breg32~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|breg32_rtl_0_bypass\(48),
	datab => \bcoreg|breg32~38_combout\,
	datac => \bcoreg|breg32~40_combout\,
	datad => \bcoreg|breg32~39_combout\,
	combout => \bcoreg|regA[18]~66_combout\);

-- Location: FF_X35_Y26_N19
\bcoreg|breg32_rtl_0_bypass[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \breg_data_mux|m_out[17]~14_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_0_bypass\(45));

-- Location: FF_X25_Y23_N25
\bcoreg|breg32_rtl_0_bypass[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|breg32_rtl_0_bypass[46]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_0_bypass\(46));

-- Location: LCCOMB_X25_Y23_N18
\bcoreg|regA[17]~68\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|regA[17]~68_combout\ = (\bcoreg|breg32_rtl_0_bypass\(46) & (((!\bcoreg|breg32~39_combout\) # (!\bcoreg|breg32~40_combout\)) # (!\bcoreg|breg32~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|breg32_rtl_0_bypass\(46),
	datab => \bcoreg|breg32~38_combout\,
	datac => \bcoreg|breg32~40_combout\,
	datad => \bcoreg|breg32~39_combout\,
	combout => \bcoreg|regA[17]~68_combout\);

-- Location: LCCOMB_X28_Y23_N30
\bcoreg|regA[17]~69\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|regA[17]~69_combout\ = (!\bcoreg|Equal0~1_combout\ & ((\bcoreg|regA[17]~68_combout\ & ((\bcoreg|breg32_rtl_0|auto_generated|ram_block1a17\))) # (!\bcoreg|regA[17]~68_combout\ & (\bcoreg|breg32_rtl_0_bypass\(45)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|breg32_rtl_0_bypass\(45),
	datab => \bcoreg|Equal0~1_combout\,
	datac => \bcoreg|regA[17]~68_combout\,
	datad => \bcoreg|breg32_rtl_0|auto_generated|ram_block1a17\,
	combout => \bcoreg|regA[17]~69_combout\);

-- Location: FF_X35_Y23_N7
\regULA|sr_out[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \alu|Mux14~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regULA|sr_out\(17));

-- Location: FF_X25_Y23_N1
\bcoreg|breg32_rtl_0_bypass[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|breg32_rtl_0_bypass[44]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_0_bypass\(44));

-- Location: LCCOMB_X25_Y23_N14
\bcoreg|regA[16]~70\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|regA[16]~70_combout\ = (\bcoreg|breg32_rtl_0_bypass\(44) & (((!\bcoreg|breg32~39_combout\) # (!\bcoreg|breg32~40_combout\)) # (!\bcoreg|breg32~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|breg32_rtl_0_bypass\(44),
	datab => \bcoreg|breg32~38_combout\,
	datac => \bcoreg|breg32~40_combout\,
	datad => \bcoreg|breg32~39_combout\,
	combout => \bcoreg|regA[16]~70_combout\);

-- Location: FF_X29_Y27_N19
\bcoreg|breg32_rtl_0_bypass[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \breg_data_mux|m_out[15]~16_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_0_bypass\(41));

-- Location: FF_X29_Y27_N1
\bcoreg|breg32_rtl_0_bypass[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|breg32_rtl_0_bypass[42]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_0_bypass\(42));

-- Location: LCCOMB_X29_Y27_N18
\bcoreg|regA[15]~72\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|regA[15]~72_combout\ = (\bcoreg|breg32~45_combout\ & (((\bcoreg|breg32_rtl_0_bypass\(41))))) # (!\bcoreg|breg32~45_combout\ & ((\bcoreg|breg32_rtl_0_bypass\(42) & (\bcoreg|breg32_rtl_0|auto_generated|ram_block1a15\)) # 
-- (!\bcoreg|breg32_rtl_0_bypass\(42) & ((\bcoreg|breg32_rtl_0_bypass\(41))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|breg32_rtl_0|auto_generated|ram_block1a15\,
	datab => \bcoreg|breg32~45_combout\,
	datac => \bcoreg|breg32_rtl_0_bypass\(41),
	datad => \bcoreg|breg32_rtl_0_bypass\(42),
	combout => \bcoreg|regA[15]~72_combout\);

-- Location: FF_X35_Y26_N13
\bcoreg|breg32_rtl_0_bypass[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \breg_data_mux|m_out[14]~17_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_0_bypass\(39));

-- Location: FF_X36_Y26_N29
\bcoreg|breg32_rtl_0_bypass[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|breg32_rtl_0_bypass[40]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_0_bypass\(40));

-- Location: LCCOMB_X35_Y26_N12
\bcoreg|regA[14]~73\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|regA[14]~73_combout\ = (\bcoreg|breg32~45_combout\ & (((\bcoreg|breg32_rtl_0_bypass\(39))))) # (!\bcoreg|breg32~45_combout\ & ((\bcoreg|breg32_rtl_0_bypass\(40) & ((\bcoreg|breg32_rtl_0|auto_generated|ram_block1a14\))) # 
-- (!\bcoreg|breg32_rtl_0_bypass\(40) & (\bcoreg|breg32_rtl_0_bypass\(39)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|breg32~45_combout\,
	datab => \bcoreg|breg32_rtl_0_bypass\(40),
	datac => \bcoreg|breg32_rtl_0_bypass\(39),
	datad => \bcoreg|breg32_rtl_0|auto_generated|ram_block1a14\,
	combout => \bcoreg|regA[14]~73_combout\);

-- Location: FF_X36_Y26_N7
\bcoreg|breg32_rtl_0_bypass[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \breg_data_mux|m_out[13]~18_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_0_bypass\(37));

-- Location: FF_X36_Y26_N1
\bcoreg|breg32_rtl_0_bypass[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|breg32_rtl_0_bypass[38]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_0_bypass\(38));

-- Location: LCCOMB_X36_Y26_N6
\bcoreg|regA[13]~74\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|regA[13]~74_combout\ = (\bcoreg|breg32_rtl_0_bypass\(38) & ((\bcoreg|breg32~45_combout\ & ((\bcoreg|breg32_rtl_0_bypass\(37)))) # (!\bcoreg|breg32~45_combout\ & (\bcoreg|breg32_rtl_0|auto_generated|ram_block1a13\)))) # 
-- (!\bcoreg|breg32_rtl_0_bypass\(38) & (((\bcoreg|breg32_rtl_0_bypass\(37)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|breg32_rtl_0_bypass\(38),
	datab => \bcoreg|breg32_rtl_0|auto_generated|ram_block1a13\,
	datac => \bcoreg|breg32_rtl_0_bypass\(37),
	datad => \bcoreg|breg32~45_combout\,
	combout => \bcoreg|regA[13]~74_combout\);

-- Location: FF_X34_Y25_N31
\bcoreg|breg32_rtl_1_bypass[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \breg_data_mux|m_out[12]~19_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_1_bypass\(35));

-- Location: FF_X37_Y25_N13
\bcoreg|breg32_rtl_1_bypass[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|breg32_rtl_1_bypass[36]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_1_bypass\(36));

-- Location: LCCOMB_X34_Y25_N30
\bcoreg|regB[12]~72\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|regB[12]~72_combout\ = (\bcoreg|breg32_rtl_1_bypass\(36) & ((\bcoreg|breg32~44_combout\ & ((\bcoreg|breg32_rtl_1_bypass\(35)))) # (!\bcoreg|breg32~44_combout\ & (\bcoreg|breg32_rtl_1|auto_generated|ram_block1a12\)))) # 
-- (!\bcoreg|breg32_rtl_1_bypass\(36) & (((\bcoreg|breg32_rtl_1_bypass\(35)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|breg32_rtl_1|auto_generated|ram_block1a12\,
	datab => \bcoreg|breg32_rtl_1_bypass\(36),
	datac => \bcoreg|breg32_rtl_1_bypass\(35),
	datad => \bcoreg|breg32~44_combout\,
	combout => \bcoreg|regB[12]~72_combout\);

-- Location: FF_X36_Y26_N3
\bcoreg|breg32_rtl_0_bypass[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \breg_data_mux|m_out[12]~19_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_0_bypass\(35));

-- Location: FF_X36_Y26_N17
\bcoreg|breg32_rtl_0_bypass[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|breg32_rtl_0_bypass[36]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_0_bypass\(36));

-- Location: LCCOMB_X36_Y26_N2
\bcoreg|regA[12]~75\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|regA[12]~75_combout\ = (\bcoreg|breg32~45_combout\ & (((\bcoreg|breg32_rtl_0_bypass\(35))))) # (!\bcoreg|breg32~45_combout\ & ((\bcoreg|breg32_rtl_0_bypass\(36) & (\bcoreg|breg32_rtl_0|auto_generated|ram_block1a12\)) # 
-- (!\bcoreg|breg32_rtl_0_bypass\(36) & ((\bcoreg|breg32_rtl_0_bypass\(35))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|breg32_rtl_0|auto_generated|ram_block1a12\,
	datab => \bcoreg|breg32~45_combout\,
	datac => \bcoreg|breg32_rtl_0_bypass\(35),
	datad => \bcoreg|breg32_rtl_0_bypass\(36),
	combout => \bcoreg|regA[12]~75_combout\);

-- Location: FF_X36_Y27_N13
\bcoreg|breg32_rtl_1_bypass[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|breg32_rtl_1_bypass[34]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_1_bypass\(34));

-- Location: LCCOMB_X35_Y27_N12
\bcoreg|regB[11]~73\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|regB[11]~73_combout\ = (\bcoreg|breg32_rtl_1_bypass\(34) & (((!\bcoreg|breg32~41_combout\) # (!\bcoreg|breg32~43_combout\)) # (!\bcoreg|breg32~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|breg32~42_combout\,
	datab => \bcoreg|breg32~43_combout\,
	datac => \bcoreg|breg32~41_combout\,
	datad => \bcoreg|breg32_rtl_1_bypass\(34),
	combout => \bcoreg|regB[11]~73_combout\);

-- Location: FF_X29_Y26_N21
\bcoreg|breg32_rtl_0_bypass[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \breg_data_mux|m_out[11]~20_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_0_bypass\(33));

-- Location: FF_X29_Y27_N31
\bcoreg|breg32_rtl_0_bypass[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|breg32_rtl_0_bypass[34]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_0_bypass\(34));

-- Location: LCCOMB_X29_Y26_N20
\bcoreg|regA[11]~76\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|regA[11]~76_combout\ = (\bcoreg|breg32_rtl_0_bypass\(34) & ((\bcoreg|breg32~45_combout\ & (\bcoreg|breg32_rtl_0_bypass\(33))) # (!\bcoreg|breg32~45_combout\ & ((\bcoreg|breg32_rtl_0|auto_generated|ram_block1a11\))))) # 
-- (!\bcoreg|breg32_rtl_0_bypass\(34) & (((\bcoreg|breg32_rtl_0_bypass\(33)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|breg32_rtl_0_bypass\(34),
	datab => \bcoreg|breg32~45_combout\,
	datac => \bcoreg|breg32_rtl_0_bypass\(33),
	datad => \bcoreg|breg32_rtl_0|auto_generated|ram_block1a11\,
	combout => \bcoreg|regA[11]~76_combout\);

-- Location: FF_X30_Y24_N1
\bcoreg|breg32_rtl_1_bypass[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|breg32_rtl_1_bypass[32]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_1_bypass\(32));

-- Location: FF_X30_Y19_N11
\regULA|sr_out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \alu|Mux21~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regULA|sr_out\(10));

-- Location: FF_X35_Y27_N11
\bcoreg|breg32_rtl_1_bypass[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|breg32_rtl_1_bypass[30]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_1_bypass\(30));

-- Location: LCCOMB_X35_Y27_N16
\bcoreg|regB[9]~76\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|regB[9]~76_combout\ = (\bcoreg|breg32_rtl_1_bypass\(30) & (((!\bcoreg|breg32~43_combout\) # (!\bcoreg|breg32~42_combout\)) # (!\bcoreg|breg32~41_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|breg32_rtl_1_bypass\(30),
	datab => \bcoreg|breg32~41_combout\,
	datac => \bcoreg|breg32~42_combout\,
	datad => \bcoreg|breg32~43_combout\,
	combout => \bcoreg|regB[9]~76_combout\);

-- Location: FF_X29_Y27_N7
\bcoreg|breg32_rtl_0_bypass[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|breg32_rtl_0_bypass[30]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_0_bypass\(30));

-- Location: FF_X36_Y26_N5
\bcoreg|breg32_rtl_0_bypass[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|breg32_rtl_0_bypass[28]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_0_bypass\(28));

-- Location: FF_X34_Y27_N13
\bcoreg|breg32_rtl_1_bypass[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \breg_data_mux|m_out[7]~24_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_1_bypass\(25));

-- Location: FF_X31_Y24_N5
\bcoreg|breg32_rtl_1_bypass[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|breg32_rtl_1_bypass[26]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_1_bypass\(26));

-- Location: LCCOMB_X34_Y27_N12
\bcoreg|regB[7]~79\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|regB[7]~79_combout\ = (\bcoreg|breg32_rtl_1_bypass\(26) & ((\bcoreg|breg32~44_combout\ & ((\bcoreg|breg32_rtl_1_bypass\(25)))) # (!\bcoreg|breg32~44_combout\ & (\bcoreg|breg32_rtl_1|auto_generated|ram_block1a7\)))) # 
-- (!\bcoreg|breg32_rtl_1_bypass\(26) & (((\bcoreg|breg32_rtl_1_bypass\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|breg32_rtl_1|auto_generated|ram_block1a7\,
	datab => \bcoreg|breg32_rtl_1_bypass\(26),
	datac => \bcoreg|breg32_rtl_1_bypass\(25),
	datad => \bcoreg|breg32~44_combout\,
	combout => \bcoreg|regB[7]~79_combout\);

-- Location: FF_X34_Y27_N15
\bcoreg|breg32_rtl_0_bypass[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \breg_data_mux|m_out[7]~24_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_0_bypass\(25));

-- Location: FF_X35_Y27_N7
\bcoreg|breg32_rtl_0_bypass[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|breg32_rtl_0_bypass[26]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_0_bypass\(26));

-- Location: LCCOMB_X34_Y27_N14
\bcoreg|regA[7]~80\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|regA[7]~80_combout\ = (\bcoreg|breg32_rtl_0_bypass\(26) & ((\bcoreg|breg32~45_combout\ & (\bcoreg|breg32_rtl_0_bypass\(25))) # (!\bcoreg|breg32~45_combout\ & ((\bcoreg|breg32_rtl_0|auto_generated|ram_block1a7\))))) # 
-- (!\bcoreg|breg32_rtl_0_bypass\(26) & (((\bcoreg|breg32_rtl_0_bypass\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|breg32_rtl_0_bypass\(26),
	datab => \bcoreg|breg32~45_combout\,
	datac => \bcoreg|breg32_rtl_0_bypass\(25),
	datad => \bcoreg|breg32_rtl_0|auto_generated|ram_block1a7\,
	combout => \bcoreg|regA[7]~80_combout\);

-- Location: FF_X25_Y23_N21
\bcoreg|breg32_rtl_0_bypass[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|breg32_rtl_0_bypass[24]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_0_bypass\(24));

-- Location: LCCOMB_X25_Y23_N6
\bcoreg|regA[6]~81\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|regA[6]~81_combout\ = (\bcoreg|breg32_rtl_0_bypass\(24) & (((!\bcoreg|breg32~39_combout\) # (!\bcoreg|breg32~40_combout\)) # (!\bcoreg|breg32~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|breg32_rtl_0_bypass\(24),
	datab => \bcoreg|breg32~38_combout\,
	datac => \bcoreg|breg32~40_combout\,
	datad => \bcoreg|breg32~39_combout\,
	combout => \bcoreg|regA[6]~81_combout\);

-- Location: FF_X31_Y27_N23
\bcoreg|breg32_rtl_1_bypass[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|breg32_rtl_1_bypass[22]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_1_bypass\(22));

-- Location: FF_X31_Y22_N9
\bcoreg|breg32_rtl_0_bypass[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|breg32_rtl_0_bypass[19]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_0_bypass\(19));

-- Location: FF_X31_Y22_N15
\bcoreg|breg32_rtl_0_bypass[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|breg32_rtl_0_bypass[20]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_0_bypass\(20));

-- Location: LCCOMB_X28_Y26_N6
\bcoreg|regA[4]~84\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|regA[4]~84_combout\ = (\bcoreg|breg32~45_combout\ & (\bcoreg|breg32_rtl_0_bypass\(19))) # (!\bcoreg|breg32~45_combout\ & ((\bcoreg|breg32_rtl_0_bypass\(20) & ((\bcoreg|breg32_rtl_0|auto_generated|ram_block1a4\))) # 
-- (!\bcoreg|breg32_rtl_0_bypass\(20) & (\bcoreg|breg32_rtl_0_bypass\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|breg32_rtl_0_bypass\(19),
	datab => \bcoreg|breg32~45_combout\,
	datac => \bcoreg|breg32_rtl_0_bypass\(20),
	datad => \bcoreg|breg32_rtl_0|auto_generated|ram_block1a4\,
	combout => \bcoreg|regA[4]~84_combout\);

-- Location: FF_X25_Y23_N5
\bcoreg|breg32_rtl_0_bypass[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|breg32_rtl_0_bypass[18]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_0_bypass\(18));

-- Location: LCCOMB_X25_Y23_N2
\bcoreg|regA[3]~85\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|regA[3]~85_combout\ = (\bcoreg|breg32_rtl_0_bypass\(18) & (((!\bcoreg|breg32~39_combout\) # (!\bcoreg|breg32~38_combout\)) # (!\bcoreg|breg32~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|breg32~40_combout\,
	datab => \bcoreg|breg32~38_combout\,
	datac => \bcoreg|breg32_rtl_0_bypass\(18),
	datad => \bcoreg|breg32~39_combout\,
	combout => \bcoreg|regA[3]~85_combout\);

-- Location: FF_X36_Y26_N15
\bcoreg|breg32_rtl_0_bypass[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|breg32_rtl_0_bypass[16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_0_bypass\(16));

-- Location: FF_X32_Y27_N7
\bcoreg|breg32_rtl_1_bypass[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \breg_data_mux|m_out[1]~30_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_1_bypass\(13));

-- Location: FF_X32_Y27_N13
\bcoreg|breg32_rtl_1_bypass[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|breg32_rtl_1_bypass[14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_1_bypass\(14));

-- Location: LCCOMB_X32_Y27_N6
\bcoreg|regB[1]~86\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|regB[1]~86_combout\ = (\bcoreg|breg32_rtl_1_bypass\(14) & ((\bcoreg|breg32~44_combout\ & (\bcoreg|breg32_rtl_1_bypass\(13))) # (!\bcoreg|breg32~44_combout\ & ((\bcoreg|breg32_rtl_1|auto_generated|ram_block1a1\))))) # 
-- (!\bcoreg|breg32_rtl_1_bypass\(14) & (((\bcoreg|breg32_rtl_1_bypass\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|breg32_rtl_1_bypass\(14),
	datab => \bcoreg|breg32~44_combout\,
	datac => \bcoreg|breg32_rtl_1_bypass\(13),
	datad => \bcoreg|breg32_rtl_1|auto_generated|ram_block1a1\,
	combout => \bcoreg|regB[1]~86_combout\);

-- Location: FF_X31_Y22_N25
\bcoreg|breg32_rtl_1_bypass[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \breg_data_mux|m_out[0]~31_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_1_bypass\(11));

-- Location: FF_X29_Y26_N27
\bcoreg|breg32_rtl_1_bypass[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|breg32_rtl_1_bypass[12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_1_bypass\(12));

-- Location: LCCOMB_X31_Y22_N24
\bcoreg|regB[0]~87\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|regB[0]~87_combout\ = (\bcoreg|breg32_rtl_1_bypass\(12) & ((\bcoreg|breg32~44_combout\ & ((\bcoreg|breg32_rtl_1_bypass\(11)))) # (!\bcoreg|breg32~44_combout\ & (\bcoreg|breg32_rtl_1|auto_generated|ram_block1a0~portbdataout\)))) # 
-- (!\bcoreg|breg32_rtl_1_bypass\(12) & (((\bcoreg|breg32_rtl_1_bypass\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|breg32_rtl_1|auto_generated|ram_block1a0~portbdataout\,
	datab => \bcoreg|breg32_rtl_1_bypass\(12),
	datac => \bcoreg|breg32_rtl_1_bypass\(11),
	datad => \bcoreg|breg32~44_combout\,
	combout => \bcoreg|regB[0]~87_combout\);

-- Location: LCCOMB_X34_Y27_N18
\ctr_mips|Selector2~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \ctr_mips|Selector2~1_combout\ = (!\ir|sr_out\(28) & \ir|sr_out\(29))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ir|sr_out\(28),
	datad => \ir|sr_out\(29),
	combout => \ctr_mips|Selector2~1_combout\);

-- Location: LCCOMB_X34_Y27_N16
\ctr_mips|nstate.writemem_st~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \ctr_mips|nstate.writemem_st~1_combout\ = (!\ir|sr_out\(30) & (\ctr_mips|pstate.c_mem_add_st~q\ & \ir|sr_out\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|sr_out\(30),
	datab => \ctr_mips|pstate.c_mem_add_st~q\,
	datad => \ir|sr_out\(31),
	combout => \ctr_mips|nstate.writemem_st~1_combout\);

-- Location: LCCOMB_X34_Y24_N12
\ctr_mips|nstate.stregbyte_st~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \ctr_mips|nstate.stregbyte_st~0_combout\ = (!\ir|sr_out\(26) & (\ctr_mips|Selector2~1_combout\ & (\ctr_mips|nstate.writemem_st~1_combout\ & !\ir|sr_out\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|sr_out\(26),
	datab => \ctr_mips|Selector2~1_combout\,
	datac => \ctr_mips|nstate.writemem_st~1_combout\,
	datad => \ir|sr_out\(27),
	combout => \ctr_mips|nstate.stregbyte_st~0_combout\);

-- Location: FF_X30_Y20_N7
\rdm|sr_out[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \rdm|sr_out[27]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rdm|sr_out\(27));

-- Location: FF_X35_Y24_N13
\rdm|sr_out[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mem|altsyncram_component|auto_generated|q_a\(22),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rdm|sr_out\(22));

-- Location: FF_X34_Y24_N31
\rdm|sr_out[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mem|altsyncram_component|auto_generated|q_a\(20),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rdm|sr_out\(20));

-- Location: FF_X36_Y24_N5
\rdm|sr_out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \rdm|sr_out[14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rdm|sr_out\(14));

-- Location: FF_X36_Y24_N19
\rdm|sr_out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mem|altsyncram_component|auto_generated|q_a\(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rdm|sr_out\(13));

-- Location: FF_X35_Y24_N31
\rdm|sr_out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mem|altsyncram_component|auto_generated|q_a\(12),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rdm|sr_out\(12));

-- Location: FF_X32_Y24_N21
\rdm|sr_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \rdm|sr_out[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rdm|sr_out\(5));

-- Location: FF_X31_Y22_N7
\rdm|sr_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mem|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rdm|sr_out\(4));

-- Location: LCCOMB_X29_Y22_N30
\mux_ulaB|m_out[25]~71\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mux_ulaB|m_out[25]~71_combout\ = (\mux_ulaB|m_out[31]~28_combout\) # ((\ctr_mips|pstate.fetch_st~q\ & (\rgB|sr_out\(25) & \ctr_mips|WideOr0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.fetch_st~q\,
	datab => \rgB|sr_out\(25),
	datac => \mux_ulaB|m_out[31]~28_combout\,
	datad => \ctr_mips|WideOr0~0_combout\,
	combout => \mux_ulaB|m_out[25]~71_combout\);

-- Location: LCCOMB_X31_Y26_N26
\bcoreg|regA[25]~95\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|regA[25]~95_combout\ = (\bcoreg|regA[25]~59_combout\ & ((\ir|sr_out\(25)) # (!\bcoreg|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|regA[25]~59_combout\,
	datac => \ir|sr_out\(25),
	datad => \bcoreg|Equal0~0_combout\,
	combout => \bcoreg|regA[25]~95_combout\);

-- Location: LCCOMB_X29_Y26_N12
\bcoreg|regA[24]~96\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|regA[24]~96_combout\ = (\bcoreg|regA[24]~60_combout\ & ((\ir|sr_out\(25)) # (!\bcoreg|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|sr_out\(25),
	datac => \bcoreg|Equal0~0_combout\,
	datad => \bcoreg|regA[24]~60_combout\,
	combout => \bcoreg|regA[24]~96_combout\);

-- Location: LCCOMB_X29_Y25_N28
\bcoreg|regA[21]~99\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|regA[21]~99_combout\ = (\bcoreg|regA[21]~63_combout\ & ((\ir|sr_out\(25)) # (!\bcoreg|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|sr_out\(25),
	datac => \bcoreg|regA[21]~63_combout\,
	datad => \bcoreg|Equal0~0_combout\,
	combout => \bcoreg|regA[21]~99_combout\);

-- Location: LCCOMB_X29_Y26_N8
\bcoreg|regA[20]~100\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|regA[20]~100_combout\ = (\bcoreg|regA[20]~64_combout\ & ((\ir|sr_out\(25)) # (!\bcoreg|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|sr_out\(25),
	datab => \bcoreg|Equal0~0_combout\,
	datac => \bcoreg|regA[20]~64_combout\,
	combout => \bcoreg|regA[20]~100_combout\);

-- Location: LCCOMB_X28_Y23_N6
\bcoreg|regA[15]~102\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|regA[15]~102_combout\ = (\bcoreg|regA[15]~72_combout\ & ((\ir|sr_out\(25)) # (!\bcoreg|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|regA[15]~72_combout\,
	datac => \ir|sr_out\(25),
	datad => \bcoreg|Equal0~0_combout\,
	combout => \bcoreg|regA[15]~102_combout\);

-- Location: LCCOMB_X28_Y23_N10
\bcoreg|regA[14]~103\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|regA[14]~103_combout\ = (\bcoreg|regA[14]~73_combout\ & ((\ir|sr_out\(25)) # (!\bcoreg|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|Equal0~0_combout\,
	datac => \ir|sr_out\(25),
	datad => \bcoreg|regA[14]~73_combout\,
	combout => \bcoreg|regA[14]~103_combout\);

-- Location: LCCOMB_X30_Y26_N2
\bcoreg|regA[13]~104\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|regA[13]~104_combout\ = (\bcoreg|regA[13]~74_combout\ & ((\ir|sr_out\(25)) # (!\bcoreg|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|Equal0~0_combout\,
	datac => \bcoreg|regA[13]~74_combout\,
	datad => \ir|sr_out\(25),
	combout => \bcoreg|regA[13]~104_combout\);

-- Location: LCCOMB_X28_Y23_N16
\bcoreg|regA[12]~105\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|regA[12]~105_combout\ = (\bcoreg|regA[12]~75_combout\ & ((\ir|sr_out\(25)) # (!\bcoreg|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|Equal0~0_combout\,
	datac => \ir|sr_out\(25),
	datad => \bcoreg|regA[12]~75_combout\,
	combout => \bcoreg|regA[12]~105_combout\);

-- Location: LCCOMB_X29_Y23_N18
\bcoreg|regA[11]~106\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|regA[11]~106_combout\ = (\bcoreg|regA[11]~76_combout\ & ((\ir|sr_out\(25)) # (!\bcoreg|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|Equal0~0_combout\,
	datac => \ir|sr_out\(25),
	datad => \bcoreg|regA[11]~76_combout\,
	combout => \bcoreg|regA[11]~106_combout\);

-- Location: LCCOMB_X30_Y27_N2
\bcoreg|regA[7]~110\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|regA[7]~110_combout\ = (\bcoreg|regA[7]~80_combout\ & ((\ir|sr_out\(25)) # (!\bcoreg|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|Equal0~0_combout\,
	datab => \ir|sr_out\(25),
	datad => \bcoreg|regA[7]~80_combout\,
	combout => \bcoreg|regA[7]~110_combout\);

-- Location: LCCOMB_X31_Y22_N12
\bcoreg|regA[4]~112\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|regA[4]~112_combout\ = (\bcoreg|regA[4]~84_combout\ & ((\ir|sr_out\(25)) # (!\bcoreg|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|Equal0~0_combout\,
	datab => \bcoreg|regA[4]~84_combout\,
	datad => \ir|sr_out\(25),
	combout => \bcoreg|regA[4]~112_combout\);

-- Location: LCCOMB_X32_Y24_N20
\rdm|sr_out[5]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \rdm|sr_out[5]~feeder_combout\ = \mem|altsyncram_component|auto_generated|q_a\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mem|altsyncram_component|auto_generated|q_a\(5),
	combout => \rdm|sr_out[5]~feeder_combout\);

-- Location: LCCOMB_X36_Y24_N4
\rdm|sr_out[14]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \rdm|sr_out[14]~feeder_combout\ = \mem|altsyncram_component|auto_generated|q_a\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mem|altsyncram_component|auto_generated|q_a\(14),
	combout => \rdm|sr_out[14]~feeder_combout\);

-- Location: LCCOMB_X32_Y22_N30
\bcoreg|breg32_rtl_0_bypass[2]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|breg32_rtl_0_bypass[2]~feeder_combout\ = \mem|altsyncram_component|auto_generated|q_a\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mem|altsyncram_component|auto_generated|q_a\(21),
	combout => \bcoreg|breg32_rtl_0_bypass[2]~feeder_combout\);

-- Location: LCCOMB_X32_Y26_N16
\bcoreg|breg32_rtl_0_bypass[6]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|breg32_rtl_0_bypass[6]~feeder_combout\ = \mem|altsyncram_component|auto_generated|q_a\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mem|altsyncram_component|auto_generated|q_a\(23),
	combout => \bcoreg|breg32_rtl_0_bypass[6]~feeder_combout\);

-- Location: LCCOMB_X30_Y20_N6
\rdm|sr_out[27]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \rdm|sr_out[27]~feeder_combout\ = \mem|altsyncram_component|auto_generated|q_a\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mem|altsyncram_component|auto_generated|q_a\(27),
	combout => \rdm|sr_out[27]~feeder_combout\);

-- Location: LCCOMB_X32_Y26_N14
\bcoreg|breg32_rtl_0_bypass[5]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|breg32_rtl_0_bypass[5]~feeder_combout\ = \mux_reg_add|m_out[2]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_reg_add|m_out[2]~2_combout\,
	combout => \bcoreg|breg32_rtl_0_bypass[5]~feeder_combout\);

-- Location: LCCOMB_X32_Y26_N24
\bcoreg|breg32_rtl_0_bypass[7]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|breg32_rtl_0_bypass[7]~feeder_combout\ = \mux_reg_add|m_out[3]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_reg_add|m_out[3]~3_combout\,
	combout => \bcoreg|breg32_rtl_0_bypass[7]~feeder_combout\);

-- Location: LCCOMB_X31_Y22_N8
\bcoreg|breg32_rtl_0_bypass[19]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|breg32_rtl_0_bypass[19]~feeder_combout\ = \breg_data_mux|m_out[4]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \breg_data_mux|m_out[4]~27_combout\,
	combout => \bcoreg|breg32_rtl_0_bypass[19]~feeder_combout\);

-- Location: LCCOMB_X25_Y23_N28
\bcoreg|breg32_rtl_0_bypass[74]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|breg32_rtl_0_bypass[74]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \bcoreg|breg32_rtl_0_bypass[74]~feeder_combout\);

-- Location: LCCOMB_X30_Y27_N6
\bcoreg|breg32_rtl_0_bypass[70]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|breg32_rtl_0_bypass[70]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \bcoreg|breg32_rtl_0_bypass[70]~feeder_combout\);

-- Location: LCCOMB_X36_Y26_N26
\bcoreg|breg32_rtl_0_bypass[64]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|breg32_rtl_0_bypass[64]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \bcoreg|breg32_rtl_0_bypass[64]~feeder_combout\);

-- Location: LCCOMB_X34_Y26_N12
\bcoreg|breg32_rtl_1_bypass[64]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|breg32_rtl_1_bypass[64]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \bcoreg|breg32_rtl_1_bypass[64]~feeder_combout\);

-- Location: LCCOMB_X29_Y26_N0
\bcoreg|breg32_rtl_0_bypass[62]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|breg32_rtl_0_bypass[62]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \bcoreg|breg32_rtl_0_bypass[62]~feeder_combout\);

-- Location: LCCOMB_X29_Y24_N22
\bcoreg|breg32_rtl_1_bypass[62]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|breg32_rtl_1_bypass[62]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \bcoreg|breg32_rtl_1_bypass[62]~feeder_combout\);

-- Location: LCCOMB_X35_Y26_N4
\bcoreg|breg32_rtl_0_bypass[60]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|breg32_rtl_0_bypass[60]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \bcoreg|breg32_rtl_0_bypass[60]~feeder_combout\);

-- Location: LCCOMB_X34_Y26_N30
\bcoreg|breg32_rtl_0_bypass[58]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|breg32_rtl_0_bypass[58]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \bcoreg|breg32_rtl_0_bypass[58]~feeder_combout\);

-- Location: LCCOMB_X36_Y27_N30
\bcoreg|breg32_rtl_1_bypass[56]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|breg32_rtl_1_bypass[56]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \bcoreg|breg32_rtl_1_bypass[56]~feeder_combout\);

-- Location: LCCOMB_X35_Y26_N0
\bcoreg|breg32_rtl_0_bypass[54]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|breg32_rtl_0_bypass[54]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \bcoreg|breg32_rtl_0_bypass[54]~feeder_combout\);

-- Location: LCCOMB_X30_Y26_N30
\bcoreg|breg32_rtl_0_bypass[52]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|breg32_rtl_0_bypass[52]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \bcoreg|breg32_rtl_0_bypass[52]~feeder_combout\);

-- Location: LCCOMB_X29_Y24_N10
\bcoreg|breg32_rtl_1_bypass[52]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|breg32_rtl_1_bypass[52]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \bcoreg|breg32_rtl_1_bypass[52]~feeder_combout\);

-- Location: LCCOMB_X35_Y27_N20
\bcoreg|breg32_rtl_1_bypass[50]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|breg32_rtl_1_bypass[50]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \bcoreg|breg32_rtl_1_bypass[50]~feeder_combout\);

-- Location: LCCOMB_X25_Y23_N12
\bcoreg|breg32_rtl_0_bypass[48]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|breg32_rtl_0_bypass[48]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \bcoreg|breg32_rtl_0_bypass[48]~feeder_combout\);

-- Location: LCCOMB_X25_Y23_N24
\bcoreg|breg32_rtl_0_bypass[46]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|breg32_rtl_0_bypass[46]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \bcoreg|breg32_rtl_0_bypass[46]~feeder_combout\);

-- Location: LCCOMB_X25_Y23_N0
\bcoreg|breg32_rtl_0_bypass[44]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|breg32_rtl_0_bypass[44]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \bcoreg|breg32_rtl_0_bypass[44]~feeder_combout\);

-- Location: LCCOMB_X29_Y27_N0
\bcoreg|breg32_rtl_0_bypass[42]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|breg32_rtl_0_bypass[42]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \bcoreg|breg32_rtl_0_bypass[42]~feeder_combout\);

-- Location: LCCOMB_X36_Y26_N28
\bcoreg|breg32_rtl_0_bypass[40]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|breg32_rtl_0_bypass[40]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \bcoreg|breg32_rtl_0_bypass[40]~feeder_combout\);

-- Location: LCCOMB_X36_Y26_N0
\bcoreg|breg32_rtl_0_bypass[38]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|breg32_rtl_0_bypass[38]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \bcoreg|breg32_rtl_0_bypass[38]~feeder_combout\);

-- Location: LCCOMB_X37_Y25_N12
\bcoreg|breg32_rtl_1_bypass[36]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|breg32_rtl_1_bypass[36]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \bcoreg|breg32_rtl_1_bypass[36]~feeder_combout\);

-- Location: LCCOMB_X36_Y26_N16
\bcoreg|breg32_rtl_0_bypass[36]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|breg32_rtl_0_bypass[36]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \bcoreg|breg32_rtl_0_bypass[36]~feeder_combout\);

-- Location: LCCOMB_X36_Y27_N12
\bcoreg|breg32_rtl_1_bypass[34]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|breg32_rtl_1_bypass[34]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \bcoreg|breg32_rtl_1_bypass[34]~feeder_combout\);

-- Location: LCCOMB_X29_Y27_N30
\bcoreg|breg32_rtl_0_bypass[34]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|breg32_rtl_0_bypass[34]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \bcoreg|breg32_rtl_0_bypass[34]~feeder_combout\);

-- Location: LCCOMB_X30_Y24_N0
\bcoreg|breg32_rtl_1_bypass[32]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|breg32_rtl_1_bypass[32]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \bcoreg|breg32_rtl_1_bypass[32]~feeder_combout\);

-- Location: LCCOMB_X35_Y27_N10
\bcoreg|breg32_rtl_1_bypass[30]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|breg32_rtl_1_bypass[30]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \bcoreg|breg32_rtl_1_bypass[30]~feeder_combout\);

-- Location: LCCOMB_X29_Y27_N6
\bcoreg|breg32_rtl_0_bypass[30]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|breg32_rtl_0_bypass[30]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \bcoreg|breg32_rtl_0_bypass[30]~feeder_combout\);

-- Location: LCCOMB_X36_Y26_N4
\bcoreg|breg32_rtl_0_bypass[28]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|breg32_rtl_0_bypass[28]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \bcoreg|breg32_rtl_0_bypass[28]~feeder_combout\);

-- Location: LCCOMB_X31_Y24_N4
\bcoreg|breg32_rtl_1_bypass[26]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|breg32_rtl_1_bypass[26]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \bcoreg|breg32_rtl_1_bypass[26]~feeder_combout\);

-- Location: LCCOMB_X35_Y27_N6
\bcoreg|breg32_rtl_0_bypass[26]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|breg32_rtl_0_bypass[26]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \bcoreg|breg32_rtl_0_bypass[26]~feeder_combout\);

-- Location: LCCOMB_X25_Y23_N20
\bcoreg|breg32_rtl_0_bypass[24]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|breg32_rtl_0_bypass[24]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \bcoreg|breg32_rtl_0_bypass[24]~feeder_combout\);

-- Location: LCCOMB_X31_Y27_N22
\bcoreg|breg32_rtl_1_bypass[22]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|breg32_rtl_1_bypass[22]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \bcoreg|breg32_rtl_1_bypass[22]~feeder_combout\);

-- Location: LCCOMB_X31_Y22_N14
\bcoreg|breg32_rtl_0_bypass[20]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|breg32_rtl_0_bypass[20]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \bcoreg|breg32_rtl_0_bypass[20]~feeder_combout\);

-- Location: LCCOMB_X25_Y23_N4
\bcoreg|breg32_rtl_0_bypass[18]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|breg32_rtl_0_bypass[18]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \bcoreg|breg32_rtl_0_bypass[18]~feeder_combout\);

-- Location: LCCOMB_X36_Y26_N14
\bcoreg|breg32_rtl_0_bypass[16]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|breg32_rtl_0_bypass[16]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \bcoreg|breg32_rtl_0_bypass[16]~feeder_combout\);

-- Location: LCCOMB_X32_Y27_N12
\bcoreg|breg32_rtl_1_bypass[14]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|breg32_rtl_1_bypass[14]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \bcoreg|breg32_rtl_1_bypass[14]~feeder_combout\);

-- Location: LCCOMB_X29_Y26_N26
\bcoreg|breg32_rtl_1_bypass[12]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|breg32_rtl_1_bypass[12]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \bcoreg|breg32_rtl_1_bypass[12]~feeder_combout\);

-- Location: IOOBUF_X52_Y30_N9
\data[0]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fpga_out~1_combout\,
	devoe => ww_devoe,
	o => \data[0]~output_o\);

-- Location: IOOBUF_X31_Y41_N16
\data[1]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fpga_out~3_combout\,
	devoe => ww_devoe,
	o => \data[1]~output_o\);

-- Location: IOOBUF_X52_Y28_N2
\data[2]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fpga_out~5_combout\,
	devoe => ww_devoe,
	o => \data[2]~output_o\);

-- Location: IOOBUF_X31_Y41_N9
\data[3]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fpga_out~7_combout\,
	devoe => ww_devoe,
	o => \data[3]~output_o\);

-- Location: IOOBUF_X29_Y0_N9
\data[4]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fpga_out~9_combout\,
	devoe => ww_devoe,
	o => \data[4]~output_o\);

-- Location: IOOBUF_X52_Y16_N2
\data[5]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fpga_out~11_combout\,
	devoe => ww_devoe,
	o => \data[5]~output_o\);

-- Location: IOOBUF_X34_Y0_N2
\data[6]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fpga_out~13_combout\,
	devoe => ww_devoe,
	o => \data[6]~output_o\);

-- Location: IOOBUF_X31_Y0_N16
\data[7]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fpga_out~15_combout\,
	devoe => ww_devoe,
	o => \data[7]~output_o\);

-- Location: IOOBUF_X31_Y0_N2
\data[8]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fpga_out~17_combout\,
	devoe => ww_devoe,
	o => \data[8]~output_o\);

-- Location: IOOBUF_X31_Y0_N23
\data[9]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fpga_out~19_combout\,
	devoe => ww_devoe,
	o => \data[9]~output_o\);

-- Location: IOOBUF_X52_Y27_N9
\data[10]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fpga_out~21_combout\,
	devoe => ww_devoe,
	o => \data[10]~output_o\);

-- Location: IOOBUF_X29_Y41_N9
\data[11]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fpga_out~23_combout\,
	devoe => ww_devoe,
	o => \data[11]~output_o\);

-- Location: IOOBUF_X52_Y13_N9
\data[12]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fpga_out~25_combout\,
	devoe => ww_devoe,
	o => \data[12]~output_o\);

-- Location: IOOBUF_X52_Y18_N9
\data[13]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fpga_out~27_combout\,
	devoe => ww_devoe,
	o => \data[13]~output_o\);

-- Location: IOOBUF_X23_Y41_N9
\data[14]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fpga_out~29_combout\,
	devoe => ww_devoe,
	o => \data[14]~output_o\);

-- Location: IOOBUF_X52_Y28_N9
\data[15]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fpga_out~31_combout\,
	devoe => ww_devoe,
	o => \data[15]~output_o\);

-- Location: IOOBUF_X52_Y25_N9
\data[16]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fpga_out~33_combout\,
	devoe => ww_devoe,
	o => \data[16]~output_o\);

-- Location: IOOBUF_X52_Y23_N9
\data[17]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fpga_out~35_combout\,
	devoe => ww_devoe,
	o => \data[17]~output_o\);

-- Location: IOOBUF_X31_Y41_N2
\data[18]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fpga_out~37_combout\,
	devoe => ww_devoe,
	o => \data[18]~output_o\);

-- Location: IOOBUF_X52_Y25_N2
\data[19]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fpga_out~39_combout\,
	devoe => ww_devoe,
	o => \data[19]~output_o\);

-- Location: IOOBUF_X25_Y0_N2
\data[20]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fpga_out~41_combout\,
	devoe => ww_devoe,
	o => \data[20]~output_o\);

-- Location: IOOBUF_X52_Y19_N9
\data[21]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fpga_out~43_combout\,
	devoe => ww_devoe,
	o => \data[21]~output_o\);

-- Location: IOOBUF_X31_Y0_N9
\data[22]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fpga_out~45_combout\,
	devoe => ww_devoe,
	o => \data[22]~output_o\);

-- Location: IOOBUF_X52_Y27_N2
\data[23]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fpga_out~47_combout\,
	devoe => ww_devoe,
	o => \data[23]~output_o\);

-- Location: IOOBUF_X52_Y18_N2
\data[24]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fpga_out~49_combout\,
	devoe => ww_devoe,
	o => \data[24]~output_o\);

-- Location: IOOBUF_X25_Y41_N9
\data[25]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fpga_out~51_combout\,
	devoe => ww_devoe,
	o => \data[25]~output_o\);

-- Location: IOOBUF_X25_Y41_N2
\data[26]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fpga_out~53_combout\,
	devoe => ww_devoe,
	o => \data[26]~output_o\);

-- Location: IOOBUF_X29_Y41_N2
\data[27]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fpga_out~55_combout\,
	devoe => ww_devoe,
	o => \data[27]~output_o\);

-- Location: IOOBUF_X52_Y19_N2
\data[28]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fpga_out~57_combout\,
	devoe => ww_devoe,
	o => \data[28]~output_o\);

-- Location: IOOBUF_X52_Y23_N2
\data[29]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fpga_out~59_combout\,
	devoe => ww_devoe,
	o => \data[29]~output_o\);

-- Location: IOOBUF_X29_Y0_N2
\data[30]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fpga_out~61_combout\,
	devoe => ww_devoe,
	o => \data[30]~output_o\);

-- Location: IOOBUF_X34_Y0_N9
\data[31]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \fpga_out~63_combout\,
	devoe => ww_devoe,
	o => \data[31]~output_o\);

-- Location: IOOBUF_X25_Y0_N9
\led_clk~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \clk~input_o\,
	devoe => ww_devoe,
	o => \led_clk~output_o\);

-- Location: IOOBUF_X50_Y41_N9
\primeiro_7seg[0]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \primeiro_7seg[0]~output_o\);

-- Location: IOOBUF_X14_Y0_N9
\primeiro_7seg[1]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \primeiro_7seg[1]~output_o\);

-- Location: IOOBUF_X46_Y0_N9
\primeiro_7seg[2]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \primeiro_7seg[2]~output_o\);

-- Location: IOOBUF_X52_Y15_N9
\primeiro_7seg[3]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \primeiro_7seg[3]~output_o\);

-- Location: IOOBUF_X16_Y41_N9
\primeiro_7seg[4]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \primeiro_7seg[4]~output_o\);

-- Location: IOOBUF_X46_Y0_N16
\primeiro_7seg[5]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \primeiro_7seg[5]~output_o\);

-- Location: IOOBUF_X18_Y0_N2
\primeiro_7seg[6]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \primeiro_7seg[6]~output_o\);

-- Location: IOOBUF_X46_Y0_N2
\primeiro_7seg[7]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \primeiro_7seg[7]~output_o\);

-- Location: IOOBUF_X7_Y0_N2
\segundo_7seg[0]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \segundo_7seg[0]~output_o\);

-- Location: IOOBUF_X52_Y16_N9
\segundo_7seg[1]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \segundo_7seg[1]~output_o\);

-- Location: IOOBUF_X52_Y13_N2
\segundo_7seg[2]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \segundo_7seg[2]~output_o\);

-- Location: IOOBUF_X16_Y0_N9
\segundo_7seg[3]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \segundo_7seg[3]~output_o\);

-- Location: IOOBUF_X38_Y41_N9
\segundo_7seg[4]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \segundo_7seg[4]~output_o\);

-- Location: IOOBUF_X41_Y0_N16
\segundo_7seg[5]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \segundo_7seg[5]~output_o\);

-- Location: IOOBUF_X52_Y9_N2
\segundo_7seg[6]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \segundo_7seg[6]~output_o\);

-- Location: IOOBUF_X1_Y0_N9
\segundo_7seg[7]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \segundo_7seg[7]~output_o\);

-- Location: IOOBUF_X41_Y0_N2
\terceiro_7seg[0]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \terceiro_7seg[0]~output_o\);

-- Location: IOOBUF_X52_Y11_N9
\terceiro_7seg[1]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \terceiro_7seg[1]~output_o\);

-- Location: IOOBUF_X50_Y0_N2
\terceiro_7seg[2]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \terceiro_7seg[2]~output_o\);

-- Location: IOOBUF_X7_Y41_N9
\terceiro_7seg[3]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \terceiro_7seg[3]~output_o\);

-- Location: IOOBUF_X41_Y41_N2
\terceiro_7seg[4]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \terceiro_7seg[4]~output_o\);

-- Location: IOOBUF_X52_Y10_N2
\terceiro_7seg[5]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \terceiro_7seg[5]~output_o\);

-- Location: IOOBUF_X43_Y0_N9
\terceiro_7seg[6]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \terceiro_7seg[6]~output_o\);

-- Location: IOOBUF_X5_Y0_N2
\terceiro_7seg[7]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \terceiro_7seg[7]~output_o\);

-- Location: IOOBUF_X3_Y0_N9
\quarto_7seg[0]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \quarto_7seg[0]~output_o\);

-- Location: IOOBUF_X48_Y41_N2
\quarto_7seg[1]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \quarto_7seg[1]~output_o\);

-- Location: IOOBUF_X16_Y0_N2
\quarto_7seg[2]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \quarto_7seg[2]~output_o\);

-- Location: IOOBUF_X43_Y41_N9
\quarto_7seg[3]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \quarto_7seg[3]~output_o\);

-- Location: IOOBUF_X48_Y0_N2
\quarto_7seg[4]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \quarto_7seg[4]~output_o\);

-- Location: IOOBUF_X52_Y32_N2
\quarto_7seg[5]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \quarto_7seg[5]~output_o\);

-- Location: IOOBUF_X21_Y41_N9
\quarto_7seg[6]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \quarto_7seg[6]~output_o\);

-- Location: IOOBUF_X46_Y41_N23
\quarto_7seg[7]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \quarto_7seg[7]~output_o\);

-- Location: IOOBUF_X36_Y41_N9
\quinto_7seg[0]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \quinto_7seg[0]~output_o\);

-- Location: IOOBUF_X21_Y41_N2
\quinto_7seg[1]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \quinto_7seg[1]~output_o\);

-- Location: IOOBUF_X31_Y41_N23
\quinto_7seg[2]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \quinto_7seg[2]~output_o\);

-- Location: IOOBUF_X21_Y0_N9
\quinto_7seg[3]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \quinto_7seg[3]~output_o\);

-- Location: IOOBUF_X12_Y0_N9
\quinto_7seg[4]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \quinto_7seg[4]~output_o\);

-- Location: IOOBUF_X52_Y10_N9
\quinto_7seg[5]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \quinto_7seg[5]~output_o\);

-- Location: IOOBUF_X52_Y11_N2
\quinto_7seg[6]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \quinto_7seg[6]~output_o\);

-- Location: IOOBUF_X7_Y0_N9
\quinto_7seg[7]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \quinto_7seg[7]~output_o\);

-- Location: IOOBUF_X52_Y31_N2
\sexto_7seg[0]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sexto_7seg[0]~output_o\);

-- Location: IOOBUF_X41_Y0_N23
\sexto_7seg[1]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sexto_7seg[1]~output_o\);

-- Location: IOOBUF_X7_Y0_N23
\sexto_7seg[2]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sexto_7seg[2]~output_o\);

-- Location: IOOBUF_X16_Y41_N2
\sexto_7seg[3]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sexto_7seg[3]~output_o\);

-- Location: IOOBUF_X48_Y41_N9
\sexto_7seg[4]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sexto_7seg[4]~output_o\);

-- Location: IOOBUF_X7_Y0_N16
\sexto_7seg[5]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sexto_7seg[5]~output_o\);

-- Location: IOOBUF_X36_Y0_N9
\sexto_7seg[6]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sexto_7seg[6]~output_o\);

-- Location: IOOBUF_X7_Y41_N23
\sexto_7seg[7]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sexto_7seg[7]~output_o\);

-- Location: IOOBUF_X14_Y0_N2
\setimo_7seg[0]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \setimo_7seg[0]~output_o\);

-- Location: IOOBUF_X52_Y32_N16
\setimo_7seg[1]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \setimo_7seg[1]~output_o\);

-- Location: IOOBUF_X12_Y0_N2
\setimo_7seg[2]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \setimo_7seg[2]~output_o\);

-- Location: IOOBUF_X18_Y41_N2
\setimo_7seg[3]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \setimo_7seg[3]~output_o\);

-- Location: IOOBUF_X46_Y0_N23
\setimo_7seg[4]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \setimo_7seg[4]~output_o\);

-- Location: IOOBUF_X10_Y0_N9
\setimo_7seg[5]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \setimo_7seg[5]~output_o\);

-- Location: IOOBUF_X23_Y0_N2
\setimo_7seg[6]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \setimo_7seg[6]~output_o\);

-- Location: IOOBUF_X41_Y41_N23
\setimo_7seg[7]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \setimo_7seg[7]~output_o\);

-- Location: IOOBUF_X23_Y0_N9
\oitavo_7seg[0]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \oitavo_7seg[0]~output_o\);

-- Location: IOOBUF_X21_Y0_N2
\oitavo_7seg[1]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \oitavo_7seg[1]~output_o\);

-- Location: IOOBUF_X43_Y41_N2
\oitavo_7seg[2]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \oitavo_7seg[2]~output_o\);

-- Location: IOOBUF_X7_Y41_N2
\oitavo_7seg[3]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \oitavo_7seg[3]~output_o\);

-- Location: IOOBUF_X12_Y41_N9
\oitavo_7seg[4]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \oitavo_7seg[4]~output_o\);

-- Location: IOOBUF_X14_Y41_N9
\oitavo_7seg[5]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \oitavo_7seg[5]~output_o\);

-- Location: IOOBUF_X50_Y0_N9
\oitavo_7seg[6]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \oitavo_7seg[6]~output_o\);

-- Location: IOOBUF_X48_Y0_N9
\oitavo_7seg[7]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \oitavo_7seg[7]~output_o\);

-- Location: IOIBUF_X27_Y0_N22
\clk_rom~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clk_rom,
	o => \clk_rom~input_o\);

-- Location: CLKCTRL_G19
\clk_rom~inputclkctrl\ : cycloneiv_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clk_rom~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clk_rom~inputclkctrl_outclk\);

-- Location: FF_X32_Y25_N13
\ir|sr_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mem|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \ctr_mips|ALT_INV_pstate.fetch_st~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|sr_out\(0));

-- Location: LCCOMB_X35_Y28_N12
\pc|sr_out[5]~22\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pc|sr_out[5]~22_combout\ = (\ctr_mips|pstate.branch_ex_st~q\ & (\regULA|sr_out\(5))) # (!\ctr_mips|pstate.branch_ex_st~q\ & ((\alu|Mux26~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regULA|sr_out\(5),
	datab => \alu|Mux26~combout\,
	datad => \ctr_mips|pstate.branch_ex_st~q\,
	combout => \pc|sr_out[5]~22_combout\);

-- Location: LCCOMB_X32_Y27_N8
\bcoreg|regB[1]~110\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|regB[1]~110_combout\ = (\bcoreg|regB[1]~86_combout\ & ((\ir|sr_out\(20)) # (!\bcoreg|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|regB[1]~86_combout\,
	datac => \ir|sr_out\(20),
	datad => \bcoreg|Equal1~0_combout\,
	combout => \bcoreg|regB[1]~110_combout\);

-- Location: FF_X32_Y27_N9
\rgB|sr_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|regB[1]~110_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rgB|sr_out\(1));

-- Location: LCCOMB_X32_Y26_N0
\ctr_mips|pstate.fetch_st~_wirecell\ : cycloneiv_lcell_comb
-- Equation(s):
-- \ctr_mips|pstate.fetch_st~_wirecell_combout\ = !\ctr_mips|pstate.fetch_st~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctr_mips|pstate.fetch_st~q\,
	combout => \ctr_mips|pstate.fetch_st~_wirecell_combout\);

-- Location: IOIBUF_X27_Y0_N15
\clk~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clk,
	o => \clk~input_o\);

-- Location: CLKCTRL_G17
\clk~inputclkctrl\ : cycloneiv_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clk~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clk~inputclkctrl_outclk\);

-- Location: LCCOMB_X37_Y24_N20
\bcoreg|breg32_rtl_1_bypass[44]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|breg32_rtl_1_bypass[44]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \bcoreg|breg32_rtl_1_bypass[44]~feeder_combout\);

-- Location: FF_X37_Y24_N21
\bcoreg|breg32_rtl_1_bypass[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|breg32_rtl_1_bypass[44]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_1_bypass\(44));

-- Location: LCCOMB_X32_Y27_N28
\bcoreg|breg32_rtl_1_bypass[46]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|breg32_rtl_1_bypass[46]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \bcoreg|breg32_rtl_1_bypass[46]~feeder_combout\);

-- Location: FF_X32_Y27_N29
\bcoreg|breg32_rtl_1_bypass[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|breg32_rtl_1_bypass[46]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_1_bypass\(46));

-- Location: FF_X36_Y24_N15
\rdm|sr_out[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mem|altsyncram_component|auto_generated|q_a\(17),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rdm|sr_out\(17));

-- Location: LCCOMB_X36_Y24_N14
\breg_data_mux|m_out[17]~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \breg_data_mux|m_out[17]~14_combout\ = (\ctr_mips|pstate.ldreg_st~q\ & ((\rdm|sr_out\(17)))) # (!\ctr_mips|pstate.ldreg_st~q\ & (\regULA|sr_out\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regULA|sr_out\(17),
	datac => \rdm|sr_out\(17),
	datad => \ctr_mips|pstate.ldreg_st~q\,
	combout => \breg_data_mux|m_out[17]~14_combout\);

-- Location: FF_X32_Y27_N11
\bcoreg|breg32_rtl_1_bypass[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \breg_data_mux|m_out[17]~14_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_1_bypass\(45));

-- Location: LCCOMB_X34_Y27_N28
\ctr_mips|Selector2~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \ctr_mips|Selector2~0_combout\ = (!\ir|sr_out\(30) & (!\ir|sr_out\(27) & !\ir|sr_out\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|sr_out\(30),
	datac => \ir|sr_out\(27),
	datad => \ir|sr_out\(31),
	combout => \ctr_mips|Selector2~0_combout\);

-- Location: LCCOMB_X29_Y24_N8
\bcoreg|breg32_rtl_1_bypass[48]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|breg32_rtl_1_bypass[48]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \bcoreg|breg32_rtl_1_bypass[48]~feeder_combout\);

-- Location: FF_X29_Y24_N9
\bcoreg|breg32_rtl_1_bypass[48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|breg32_rtl_1_bypass[48]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_1_bypass\(48));

-- Location: LCCOMB_X31_Y25_N28
\actr|Equal5~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \actr|Equal5~1_combout\ = (!\ctr_mips|pstate.ori_ex_st~q\ & ((\ctr_mips|pstate.andi_ex_st~q\) # ((\ctr_mips|pstate.rtype_ex_st~q\ & \ctr_mips|pstate.branch_ex_st~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.rtype_ex_st~q\,
	datab => \ctr_mips|pstate.andi_ex_st~q\,
	datac => \ctr_mips|pstate.ori_ex_st~q\,
	datad => \ctr_mips|pstate.branch_ex_st~q\,
	combout => \actr|Equal5~1_combout\);

-- Location: IOIBUF_X27_Y0_N1
\rst~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rst,
	o => \rst~input_o\);

-- Location: CLKCTRL_G18
\rst~inputclkctrl\ : cycloneiv_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \rst~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \rst~inputclkctrl_outclk\);

-- Location: FF_X31_Y25_N19
\ctr_mips|pstate.writereg_st\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \ctr_mips|pstate.rtype_ex_st~q\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ctr_mips|pstate.writereg_st~q\);

-- Location: LCCOMB_X34_Y25_N14
\mux_reg_add|m_out[1]~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mux_reg_add|m_out[1]~1_combout\ = (\ctr_mips|pstate.writereg_st~q\ & (\ir|sr_out\(12))) # (!\ctr_mips|pstate.writereg_st~q\ & ((\ir|sr_out\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|sr_out\(12),
	datab => \ir|sr_out\(17),
	datad => \ctr_mips|pstate.writereg_st~q\,
	combout => \mux_reg_add|m_out[1]~1_combout\);

-- Location: FF_X34_Y25_N15
\bcoreg|breg32_rtl_1_bypass[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \mux_reg_add|m_out[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_1_bypass\(3));

-- Location: FF_X35_Y24_N11
\bcoreg|breg32_rtl_1_bypass[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mem|altsyncram_component|auto_generated|q_a\(16),
	sload => VCC,
	ena => \ctr_mips|ALT_INV_pstate.fetch_st~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_1_bypass\(2));

-- Location: FF_X36_Y24_N7
\bcoreg|breg32_rtl_1_bypass[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mem|altsyncram_component|auto_generated|q_a\(17),
	sload => VCC,
	ena => \ctr_mips|ALT_INV_pstate.fetch_st~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_1_bypass\(4));

-- Location: LCCOMB_X35_Y24_N10
\bcoreg|breg32~41\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|breg32~41_combout\ = (\bcoreg|breg32_rtl_1_bypass\(1) & (\bcoreg|breg32_rtl_1_bypass\(2) & (\bcoreg|breg32_rtl_1_bypass\(3) $ (!\bcoreg|breg32_rtl_1_bypass\(4))))) # (!\bcoreg|breg32_rtl_1_bypass\(1) & (!\bcoreg|breg32_rtl_1_bypass\(2) & 
-- (\bcoreg|breg32_rtl_1_bypass\(3) $ (!\bcoreg|breg32_rtl_1_bypass\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|breg32_rtl_1_bypass\(1),
	datab => \bcoreg|breg32_rtl_1_bypass\(3),
	datac => \bcoreg|breg32_rtl_1_bypass\(2),
	datad => \bcoreg|breg32_rtl_1_bypass\(4),
	combout => \bcoreg|breg32~41_combout\);

-- Location: LCCOMB_X35_Y27_N4
\bcoreg|breg32_rtl_1_bypass[18]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|breg32_rtl_1_bypass[18]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \bcoreg|breg32_rtl_1_bypass[18]~feeder_combout\);

-- Location: FF_X35_Y27_N5
\bcoreg|breg32_rtl_1_bypass[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|breg32_rtl_1_bypass[18]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_1_bypass\(18));

-- Location: LCCOMB_X35_Y27_N18
\bcoreg|regB[3]~83\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|regB[3]~83_combout\ = (\bcoreg|breg32_rtl_1_bypass\(18) & (((!\bcoreg|breg32~43_combout\) # (!\bcoreg|breg32~41_combout\)) # (!\bcoreg|breg32~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|breg32~42_combout\,
	datab => \bcoreg|breg32~41_combout\,
	datac => \bcoreg|breg32_rtl_1_bypass\(18),
	datad => \bcoreg|breg32~43_combout\,
	combout => \bcoreg|regB[3]~83_combout\);

-- Location: LCCOMB_X34_Y26_N20
\bcoreg|breg32_rtl_1_bypass[20]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|breg32_rtl_1_bypass[20]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \bcoreg|breg32_rtl_1_bypass[20]~feeder_combout\);

-- Location: FF_X34_Y26_N21
\bcoreg|breg32_rtl_1_bypass[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|breg32_rtl_1_bypass[20]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_1_bypass\(20));

-- Location: LCCOMB_X31_Y22_N28
\breg_data_mux|m_out[4]~27\ : cycloneiv_lcell_comb
-- Equation(s):
-- \breg_data_mux|m_out[4]~27_combout\ = (\ctr_mips|pstate.ldreg_st~q\ & (\rdm|sr_out\(4))) # (!\ctr_mips|pstate.ldreg_st~q\ & ((\regULA|sr_out\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rdm|sr_out\(4),
	datab => \regULA|sr_out\(4),
	datad => \ctr_mips|pstate.ldreg_st~q\,
	combout => \breg_data_mux|m_out[4]~27_combout\);

-- Location: FF_X34_Y26_N27
\bcoreg|breg32_rtl_1_bypass[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \breg_data_mux|m_out[4]~27_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_1_bypass\(19));

-- Location: LCCOMB_X34_Y26_N24
\breg_data_mux|m_out[5]~26\ : cycloneiv_lcell_comb
-- Equation(s):
-- \breg_data_mux|m_out[5]~26_combout\ = (\ctr_mips|pstate.ldreg_st~q\ & (\rdm|sr_out\(5))) # (!\ctr_mips|pstate.ldreg_st~q\ & ((\regULA|sr_out\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rdm|sr_out\(5),
	datab => \ctr_mips|pstate.ldreg_st~q\,
	datad => \regULA|sr_out\(5),
	combout => \breg_data_mux|m_out[5]~26_combout\);

-- Location: FF_X31_Y27_N29
\bcoreg|breg32_rtl_1_bypass[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \breg_data_mux|m_out[5]~26_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_1_bypass\(21));

-- Location: LCCOMB_X37_Y23_N20
\bcoreg|breg32_rtl_1_bypass[24]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|breg32_rtl_1_bypass[24]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \bcoreg|breg32_rtl_1_bypass[24]~feeder_combout\);

-- Location: FF_X37_Y23_N21
\bcoreg|breg32_rtl_1_bypass[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|breg32_rtl_1_bypass[24]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_1_bypass\(24));

-- Location: LCCOMB_X31_Y27_N6
\bcoreg|regB[7]~105\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|regB[7]~105_combout\ = (\bcoreg|regB[7]~79_combout\ & ((\ir|sr_out\(20)) # (!\bcoreg|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|regB[7]~79_combout\,
	datab => \bcoreg|Equal1~0_combout\,
	datac => \ir|sr_out\(20),
	combout => \bcoreg|regB[7]~105_combout\);

-- Location: FF_X31_Y27_N7
\rgB|sr_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|regB[7]~105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rgB|sr_out\(7));

-- Location: LCCOMB_X36_Y24_N22
\bcoreg|breg32_rtl_1_bypass[28]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|breg32_rtl_1_bypass[28]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \bcoreg|breg32_rtl_1_bypass[28]~feeder_combout\);

-- Location: FF_X36_Y24_N23
\bcoreg|breg32_rtl_1_bypass[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|breg32_rtl_1_bypass[28]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_1_bypass\(28));

-- Location: LCCOMB_X36_Y26_N10
\bcoreg|breg32_rtl_0_bypass[22]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|breg32_rtl_0_bypass[22]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \bcoreg|breg32_rtl_0_bypass[22]~feeder_combout\);

-- Location: FF_X36_Y26_N11
\bcoreg|breg32_rtl_0_bypass[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|breg32_rtl_0_bypass[22]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_0_bypass\(22));

-- Location: FF_X35_Y26_N3
\bcoreg|breg32_rtl_0_bypass[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \breg_data_mux|m_out[5]~26_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_0_bypass\(21));

-- Location: FF_X28_Y25_N17
\ir|sr_out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mem|altsyncram_component|auto_generated|q_a\(15),
	sload => VCC,
	ena => \ctr_mips|ALT_INV_pstate.fetch_st~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|sr_out\(15));

-- Location: LCCOMB_X34_Y25_N22
\mux_reg_add|m_out[4]~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mux_reg_add|m_out[4]~4_combout\ = (\ctr_mips|pstate.writereg_st~q\ & ((\ir|sr_out\(15)))) # (!\ctr_mips|pstate.writereg_st~q\ & (\ir|sr_out\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|sr_out\(20),
	datab => \ir|sr_out\(15),
	datad => \ctr_mips|pstate.writereg_st~q\,
	combout => \mux_reg_add|m_out[4]~4_combout\);

-- Location: LCCOMB_X31_Y25_N8
\ctr_mips|WideOr0~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \ctr_mips|WideOr0~0_combout\ = (!\ctr_mips|pstate.c_mem_add_st~q\ & (!\ctr_mips|pstate.andi_ex_st~q\ & (!\ctr_mips|pstate.ori_ex_st~q\ & !\ctr_mips|pstate.decode_st~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.c_mem_add_st~q\,
	datab => \ctr_mips|pstate.andi_ex_st~q\,
	datac => \ctr_mips|pstate.ori_ex_st~q\,
	datad => \ctr_mips|pstate.decode_st~q\,
	combout => \ctr_mips|WideOr0~0_combout\);

-- Location: LCCOMB_X28_Y25_N6
\mux_ulaB|m_out[31]~28\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mux_ulaB|m_out[31]~28_combout\ = (!\ctr_mips|pstate.andi_ex_st~q\ & (\ir|sr_out\(15) & (!\ctr_mips|pstate.ori_ex_st~q\ & !\ctr_mips|WideOr0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.andi_ex_st~q\,
	datab => \ir|sr_out\(15),
	datac => \ctr_mips|pstate.ori_ex_st~q\,
	datad => \ctr_mips|WideOr0~0_combout\,
	combout => \mux_ulaB|m_out[31]~28_combout\);

-- Location: FF_X32_Y22_N9
\ir|sr_out[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mem|altsyncram_component|auto_generated|q_a\(21),
	sload => VCC,
	ena => \ctr_mips|ALT_INV_pstate.fetch_st~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|sr_out\(21));

-- Location: LCCOMB_X38_Y24_N24
\bcoreg|breg32_rtl_1_bypass[58]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|breg32_rtl_1_bypass[58]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \bcoreg|breg32_rtl_1_bypass[58]~feeder_combout\);

-- Location: FF_X38_Y24_N25
\bcoreg|breg32_rtl_1_bypass[58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|breg32_rtl_1_bypass[58]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_1_bypass\(58));

-- Location: LCCOMB_X37_Y23_N2
\bcoreg|breg32_rtl_1_bypass[60]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|breg32_rtl_1_bypass[60]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \bcoreg|breg32_rtl_1_bypass[60]~feeder_combout\);

-- Location: FF_X37_Y23_N3
\bcoreg|breg32_rtl_1_bypass[60]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|breg32_rtl_1_bypass[60]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_1_bypass\(60));

-- Location: LCCOMB_X30_Y24_N20
\pc|sr_out[24]~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pc|sr_out[24]~3_combout\ = (\ctr_mips|pstate.branch_ex_st~q\ & (\regULA|sr_out\(24))) # (!\ctr_mips|pstate.branch_ex_st~q\ & ((\alu|Mux7~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.branch_ex_st~q\,
	datab => \regULA|sr_out\(24),
	datad => \alu|Mux7~combout\,
	combout => \pc|sr_out[24]~3_combout\);

-- Location: LCCOMB_X34_Y25_N4
\~QUARTUS_CREATED_GND~I\ : cycloneiv_lcell_comb
-- Equation(s):
-- \~QUARTUS_CREATED_GND~I_combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~QUARTUS_CREATED_GND~I_combout\);

-- Location: LCCOMB_X32_Y23_N14
\rdm|sr_out[9]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \rdm|sr_out[9]~feeder_combout\ = \mem|altsyncram_component|auto_generated|q_a\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mem|altsyncram_component|auto_generated|q_a\(9),
	combout => \rdm|sr_out[9]~feeder_combout\);

-- Location: FF_X32_Y23_N15
\rdm|sr_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \rdm|sr_out[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rdm|sr_out\(9));

-- Location: LCCOMB_X29_Y24_N12
\ir|sr_out[25]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \ir|sr_out[25]~feeder_combout\ = \mem|altsyncram_component|auto_generated|q_a\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mem|altsyncram_component|auto_generated|q_a\(25),
	combout => \ir|sr_out[25]~feeder_combout\);

-- Location: FF_X29_Y24_N13
\ir|sr_out[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ir|sr_out[25]~feeder_combout\,
	ena => \ctr_mips|ALT_INV_pstate.fetch_st~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|sr_out\(25));

-- Location: FF_X29_Y24_N3
\bcoreg|breg32_rtl_0_bypass[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mem|altsyncram_component|auto_generated|q_a\(25),
	sload => VCC,
	ena => \ctr_mips|ALT_INV_pstate.fetch_st~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_0_bypass\(10));

-- Location: FF_X34_Y26_N17
\bcoreg|breg32_rtl_0_bypass[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_reg_add|m_out[4]~4_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_0_bypass\(9));

-- Location: LCCOMB_X29_Y24_N2
\bcoreg|breg32~40\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|breg32~40_combout\ = (\bcoreg|breg32_rtl_0_bypass\(0) & (\bcoreg|breg32_rtl_0_bypass\(10) $ (!\bcoreg|breg32_rtl_0_bypass\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|breg32_rtl_0_bypass\(0),
	datac => \bcoreg|breg32_rtl_0_bypass\(10),
	datad => \bcoreg|breg32_rtl_0_bypass\(9),
	combout => \bcoreg|breg32~40_combout\);

-- Location: FF_X32_Y25_N3
\bcoreg|breg32_rtl_0_bypass[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_reg_add|m_out[1]~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_0_bypass\(3));

-- Location: FF_X32_Y22_N29
\bcoreg|breg32_rtl_0_bypass[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mem|altsyncram_component|auto_generated|q_a\(22),
	sload => VCC,
	ena => \ctr_mips|ALT_INV_pstate.fetch_st~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_0_bypass\(4));

-- Location: LCCOMB_X32_Y22_N6
\bcoreg|breg32_rtl_0_bypass[1]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|breg32_rtl_0_bypass[1]~feeder_combout\ = \mux_reg_add|m_out[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mux_reg_add|m_out[0]~0_combout\,
	combout => \bcoreg|breg32_rtl_0_bypass[1]~feeder_combout\);

-- Location: FF_X32_Y22_N7
\bcoreg|breg32_rtl_0_bypass[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|breg32_rtl_0_bypass[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_0_bypass\(1));

-- Location: LCCOMB_X32_Y22_N28
\bcoreg|breg32~38\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|breg32~38_combout\ = (\bcoreg|breg32_rtl_0_bypass\(2) & (\bcoreg|breg32_rtl_0_bypass\(1) & (\bcoreg|breg32_rtl_0_bypass\(3) $ (!\bcoreg|breg32_rtl_0_bypass\(4))))) # (!\bcoreg|breg32_rtl_0_bypass\(2) & (!\bcoreg|breg32_rtl_0_bypass\(1) & 
-- (\bcoreg|breg32_rtl_0_bypass\(3) $ (!\bcoreg|breg32_rtl_0_bypass\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|breg32_rtl_0_bypass\(2),
	datab => \bcoreg|breg32_rtl_0_bypass\(3),
	datac => \bcoreg|breg32_rtl_0_bypass\(4),
	datad => \bcoreg|breg32_rtl_0_bypass\(1),
	combout => \bcoreg|breg32~38_combout\);

-- Location: LCCOMB_X28_Y26_N24
\bcoreg|breg32~45\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|breg32~45_combout\ = (\bcoreg|breg32~39_combout\ & (\bcoreg|breg32~40_combout\ & \bcoreg|breg32~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|breg32~39_combout\,
	datac => \bcoreg|breg32~40_combout\,
	datad => \bcoreg|breg32~38_combout\,
	combout => \bcoreg|breg32~45_combout\);

-- Location: LCCOMB_X37_Y24_N24
\rdm|sr_out[2]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \rdm|sr_out[2]~feeder_combout\ = \mem|altsyncram_component|auto_generated|q_a\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mem|altsyncram_component|auto_generated|q_a\(2),
	combout => \rdm|sr_out[2]~feeder_combout\);

-- Location: FF_X37_Y24_N25
\rdm|sr_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \rdm|sr_out[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rdm|sr_out\(2));

-- Location: FF_X35_Y24_N5
\regULA|sr_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \alu|Mux29~11_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regULA|sr_out\(2));

-- Location: LCCOMB_X37_Y24_N14
\breg_data_mux|m_out[2]~29\ : cycloneiv_lcell_comb
-- Equation(s):
-- \breg_data_mux|m_out[2]~29_combout\ = (\ctr_mips|pstate.ldreg_st~q\ & (\rdm|sr_out\(2))) # (!\ctr_mips|pstate.ldreg_st~q\ & ((\regULA|sr_out\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.ldreg_st~q\,
	datab => \rdm|sr_out\(2),
	datac => \regULA|sr_out\(2),
	combout => \breg_data_mux|m_out[2]~29_combout\);

-- Location: FF_X36_Y26_N13
\bcoreg|breg32_rtl_0_bypass[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \breg_data_mux|m_out[2]~29_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_0_bypass\(15));

-- Location: FF_X32_Y22_N15
\rdm|sr_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mem|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rdm|sr_out\(3));

-- Location: LCCOMB_X32_Y22_N20
\regULA|sr_out[3]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \regULA|sr_out[3]~feeder_combout\ = \alu|Mux28~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux28~20_combout\,
	combout => \regULA|sr_out[3]~feeder_combout\);

-- Location: FF_X32_Y22_N21
\regULA|sr_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regULA|sr_out[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regULA|sr_out\(3));

-- Location: LCCOMB_X32_Y22_N14
\breg_data_mux|m_out[3]~28\ : cycloneiv_lcell_comb
-- Equation(s):
-- \breg_data_mux|m_out[3]~28_combout\ = (\ctr_mips|pstate.ldreg_st~q\ & (\rdm|sr_out\(3))) # (!\ctr_mips|pstate.ldreg_st~q\ & ((\regULA|sr_out\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ctr_mips|pstate.ldreg_st~q\,
	datac => \rdm|sr_out\(3),
	datad => \regULA|sr_out\(3),
	combout => \breg_data_mux|m_out[3]~28_combout\);

-- Location: LCCOMB_X32_Y23_N16
\rdm|sr_out[7]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \rdm|sr_out[7]~feeder_combout\ = \mem|altsyncram_component|auto_generated|q_a\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mem|altsyncram_component|auto_generated|q_a\(7),
	combout => \rdm|sr_out[7]~feeder_combout\);

-- Location: FF_X32_Y23_N17
\rdm|sr_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \rdm|sr_out[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rdm|sr_out\(7));

-- Location: LCCOMB_X32_Y23_N6
\breg_data_mux|m_out[7]~24\ : cycloneiv_lcell_comb
-- Equation(s):
-- \breg_data_mux|m_out[7]~24_combout\ = (\ctr_mips|pstate.ldreg_st~q\ & ((\rdm|sr_out\(7)))) # (!\ctr_mips|pstate.ldreg_st~q\ & (\regULA|sr_out\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regULA|sr_out\(7),
	datac => \ctr_mips|pstate.ldreg_st~q\,
	datad => \rdm|sr_out\(7),
	combout => \breg_data_mux|m_out[7]~24_combout\);

-- Location: FF_X32_Y24_N7
\rdm|sr_out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mem|altsyncram_component|auto_generated|q_a\(10),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rdm|sr_out\(10));

-- Location: LCCOMB_X36_Y23_N28
\breg_data_mux|m_out[10]~21\ : cycloneiv_lcell_comb
-- Equation(s):
-- \breg_data_mux|m_out[10]~21_combout\ = (\ctr_mips|pstate.ldreg_st~q\ & ((\rdm|sr_out\(10)))) # (!\ctr_mips|pstate.ldreg_st~q\ & (\regULA|sr_out\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regULA|sr_out\(10),
	datab => \ctr_mips|pstate.ldreg_st~q\,
	datad => \rdm|sr_out\(10),
	combout => \breg_data_mux|m_out[10]~21_combout\);

-- Location: LCCOMB_X30_Y26_N4
\rdm|sr_out[11]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \rdm|sr_out[11]~feeder_combout\ = \mem|altsyncram_component|auto_generated|q_a\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mem|altsyncram_component|auto_generated|q_a\(11),
	combout => \rdm|sr_out[11]~feeder_combout\);

-- Location: FF_X30_Y26_N5
\rdm|sr_out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \rdm|sr_out[11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rdm|sr_out\(11));

-- Location: LCCOMB_X32_Y27_N0
\bcoreg|breg32_rtl_0_bypass[14]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|breg32_rtl_0_bypass[14]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \bcoreg|breg32_rtl_0_bypass[14]~feeder_combout\);

-- Location: FF_X32_Y27_N1
\bcoreg|breg32_rtl_0_bypass[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|breg32_rtl_0_bypass[14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_0_bypass\(14));

-- Location: FF_X32_Y27_N3
\bcoreg|breg32_rtl_0_bypass[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \breg_data_mux|m_out[1]~30_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_0_bypass\(13));

-- Location: LCCOMB_X31_Y25_N16
\ctr_mips|s_aluBin[0]\ : cycloneiv_lcell_comb
-- Equation(s):
-- \ctr_mips|s_aluBin\(0) = (\ctr_mips|pstate.decode_st~q\) # (!\ctr_mips|pstate.fetch_st~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ctr_mips|pstate.fetch_st~q\,
	datad => \ctr_mips|pstate.decode_st~q\,
	combout => \ctr_mips|s_aluBin\(0));

-- Location: LCCOMB_X29_Y25_N18
\mux_ulaB|m_out[17]~31\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mux_ulaB|m_out[17]~31_combout\ = (\ir|sr_out\(15) & (!\ctr_mips|WideOr0~0_combout\ & ((\mux_ulaB|m_out[31]~30_combout\) # (\ctr_mips|s_aluBin\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|sr_out\(15),
	datab => \ctr_mips|WideOr0~0_combout\,
	datac => \mux_ulaB|m_out[31]~30_combout\,
	datad => \ctr_mips|s_aluBin\(0),
	combout => \mux_ulaB|m_out[17]~31_combout\);

-- Location: LCCOMB_X29_Y25_N30
\mux_ulaB|m_out[17]~32\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mux_ulaB|m_out[17]~32_combout\ = (\mux_ulaB|m_out[17]~31_combout\) # ((!\ctr_mips|s_aluBin\(0) & (\rgB|sr_out\(17) & \ctr_mips|WideOr0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|s_aluBin\(0),
	datab => \rgB|sr_out\(17),
	datac => \ctr_mips|WideOr0~0_combout\,
	datad => \mux_ulaB|m_out[17]~31_combout\,
	combout => \mux_ulaB|m_out[17]~32_combout\);

-- Location: LCCOMB_X35_Y21_N8
\mux_ulaB|m_out[16]~33\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mux_ulaB|m_out[16]~33_combout\ = (\ctr_mips|WideOr0~0_combout\ & (\rgB|sr_out\(16) & ((!\ctr_mips|s_aluBin\(0))))) # (!\ctr_mips|WideOr0~0_combout\ & (((\ir|sr_out\(14) & \ctr_mips|s_aluBin\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|WideOr0~0_combout\,
	datab => \rgB|sr_out\(16),
	datac => \ir|sr_out\(14),
	datad => \ctr_mips|s_aluBin\(0),
	combout => \mux_ulaB|m_out[16]~33_combout\);

-- Location: LCCOMB_X35_Y21_N10
\mux_ulaB|m_out[16]~79\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mux_ulaB|m_out[16]~79_combout\ = (\mux_ulaB|m_out[16]~33_combout\) # ((\ctr_mips|pstate.fetch_st~q\ & (!\ctr_mips|pstate.decode_st~q\ & \mux_ulaB|m_out[31]~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.fetch_st~q\,
	datab => \ctr_mips|pstate.decode_st~q\,
	datac => \mux_ulaB|m_out[16]~33_combout\,
	datad => \mux_ulaB|m_out[31]~28_combout\,
	combout => \mux_ulaB|m_out[16]~79_combout\);

-- Location: LCCOMB_X27_Y24_N18
\alu|ShiftRight0~27\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~27_combout\ = (\mux_ulaA_shift|m_out[0]~36_combout\ & (\mux_ulaB|m_out[17]~32_combout\)) # (!\mux_ulaA_shift|m_out[0]~36_combout\ & ((\mux_ulaB|m_out[16]~79_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[0]~36_combout\,
	datac => \mux_ulaB|m_out[17]~32_combout\,
	datad => \mux_ulaB|m_out[16]~79_combout\,
	combout => \alu|ShiftRight0~27_combout\);

-- Location: LCCOMB_X27_Y24_N28
\alu|ShiftRight0~28\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~28_combout\ = (\mux_ulaA_shift|m_out[1]~34_combout\ & ((\alu|ShiftRight0~26_combout\) # ((\mux_ulaB|m_out[31]~28_combout\)))) # (!\mux_ulaA_shift|m_out[1]~34_combout\ & (((\alu|ShiftRight0~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight0~26_combout\,
	datab => \mux_ulaB|m_out[31]~28_combout\,
	datac => \mux_ulaA_shift|m_out[1]~34_combout\,
	datad => \alu|ShiftRight0~27_combout\,
	combout => \alu|ShiftRight0~28_combout\);

-- Location: LCCOMB_X35_Y21_N0
\alu|Mux19~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux19~9_combout\ = (!\mux_ulaA_shift|m_out[3]~30_combout\ & ((\mux_ulaA_shift|m_out[2]~32_combout\ & ((\alu|ShiftRight0~28_combout\))) # (!\mux_ulaA_shift|m_out[2]~32_combout\ & (\alu|ShiftRight0~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight0~12_combout\,
	datab => \mux_ulaA_shift|m_out[3]~30_combout\,
	datac => \mux_ulaA_shift|m_out[2]~32_combout\,
	datad => \alu|ShiftRight0~28_combout\,
	combout => \alu|Mux19~9_combout\);

-- Location: LCCOMB_X32_Y24_N8
\bcoreg|breg32_rtl_1_bypass[33]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|breg32_rtl_1_bypass[33]~feeder_combout\ = \breg_data_mux|m_out[11]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \breg_data_mux|m_out[11]~20_combout\,
	combout => \bcoreg|breg32_rtl_1_bypass[33]~feeder_combout\);

-- Location: FF_X32_Y24_N9
\bcoreg|breg32_rtl_1_bypass[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|breg32_rtl_1_bypass[33]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_1_bypass\(33));

-- Location: LCCOMB_X27_Y25_N28
\mux_ulaB|Equal2~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mux_ulaB|Equal2~0_combout\ = (!\ctr_mips|pstate.fetch_st~q\) # (!\ctr_mips|WideOr0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ctr_mips|WideOr0~0_combout\,
	datad => \ctr_mips|pstate.fetch_st~q\,
	combout => \mux_ulaB|Equal2~0_combout\);

-- Location: LCCOMB_X27_Y20_N6
\alu|Mux18~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux18~10_combout\ = (\mux_ulaA_shift|m_out[3]~30_combout\ & ((\mux_ulaB|m_out[31]~28_combout\) # ((\alu|ShiftRight0~63_combout\ & !\mux_ulaB|Equal2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight0~63_combout\,
	datab => \mux_ulaB|Equal2~0_combout\,
	datac => \mux_ulaB|m_out[31]~28_combout\,
	datad => \mux_ulaA_shift|m_out[3]~30_combout\,
	combout => \alu|Mux18~10_combout\);

-- Location: LCCOMB_X32_Y27_N16
\mux_ulaB|m_out[0]~65\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mux_ulaB|m_out[0]~65_combout\ = (\ctr_mips|WideOr0~0_combout\ & (\rgB|sr_out\(0))) # (!\ctr_mips|WideOr0~0_combout\ & ((\ir|sr_out\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rgB|sr_out\(0),
	datac => \ctr_mips|WideOr0~0_combout\,
	datad => \ir|sr_out\(0),
	combout => \mux_ulaB|m_out[0]~65_combout\);

-- Location: LCCOMB_X31_Y26_N2
\bcoreg|breg32_rtl_0_bypass[11]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|breg32_rtl_0_bypass[11]~feeder_combout\ = \breg_data_mux|m_out[0]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \breg_data_mux|m_out[0]~31_combout\,
	combout => \bcoreg|breg32_rtl_0_bypass[11]~feeder_combout\);

-- Location: FF_X31_Y26_N3
\bcoreg|breg32_rtl_0_bypass[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|breg32_rtl_0_bypass[11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_0_bypass\(11));

-- Location: LCCOMB_X29_Y24_N24
\bcoreg|breg32_rtl_0_bypass[12]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|breg32_rtl_0_bypass[12]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \bcoreg|breg32_rtl_0_bypass[12]~feeder_combout\);

-- Location: FF_X29_Y24_N25
\bcoreg|breg32_rtl_0_bypass[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|breg32_rtl_0_bypass[12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_0_bypass\(12));

-- Location: LCCOMB_X31_Y25_N30
\actr|alu_ctr~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \actr|alu_ctr~0_combout\ = (!\ctr_mips|pstate.ori_ex_st~q\ & (!\ctr_mips|pstate.andi_ex_st~q\ & (\ctr_mips|pstate.rtype_ex_st~q\ & !\ctr_mips|pstate.branch_ex_st~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.ori_ex_st~q\,
	datab => \ctr_mips|pstate.andi_ex_st~q\,
	datac => \ctr_mips|pstate.rtype_ex_st~q\,
	datad => \ctr_mips|pstate.branch_ex_st~q\,
	combout => \actr|alu_ctr~0_combout\);

-- Location: LCCOMB_X32_Y25_N24
\actr|alu_ctr~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \actr|alu_ctr~3_combout\ = (!\ir|sr_out\(3) & (!\ir|sr_out\(4) & (!\ir|sr_out\(0) & \actr|alu_ctr~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|sr_out\(3),
	datab => \ir|sr_out\(4),
	datac => \ir|sr_out\(0),
	datad => \actr|alu_ctr~0_combout\,
	combout => \actr|alu_ctr~3_combout\);

-- Location: LCCOMB_X32_Y25_N30
\mux_ulaA_shift|m_out[1]~37\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mux_ulaA_shift|m_out[1]~37_combout\ = (!\ir|sr_out\(2) & (\ir|sr_out\(7) & (!\ir|sr_out\(5) & \actr|alu_ctr~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|sr_out\(2),
	datab => \ir|sr_out\(7),
	datac => \ir|sr_out\(5),
	datad => \actr|alu_ctr~3_combout\,
	combout => \mux_ulaA_shift|m_out[1]~37_combout\);

-- Location: LCCOMB_X35_Y22_N26
\alu|ShiftRight0~35\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~35_combout\ = (\mux_ulaA_shift|m_out[1]~38_combout\ & (\rgB|sr_out\(24))) # (!\mux_ulaA_shift|m_out[1]~38_combout\ & ((\mux_ulaA_shift|m_out[1]~37_combout\ & (\rgB|sr_out\(24))) # (!\mux_ulaA_shift|m_out[1]~37_combout\ & 
-- ((\rgB|sr_out\(22))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rgB|sr_out\(24),
	datab => \rgB|sr_out\(22),
	datac => \mux_ulaA_shift|m_out[1]~38_combout\,
	datad => \mux_ulaA_shift|m_out[1]~37_combout\,
	combout => \alu|ShiftRight0~35_combout\);

-- Location: LCCOMB_X35_Y22_N24
\alu|ShiftRight1~41\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~41_combout\ = (\mux_ulaA_shift|m_out[0]~36_combout\ & ((\alu|ShiftRight1~40_combout\))) # (!\mux_ulaA_shift|m_out[0]~36_combout\ & (\alu|ShiftRight0~35_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ulaA_shift|m_out[0]~36_combout\,
	datac => \alu|ShiftRight0~35_combout\,
	datad => \alu|ShiftRight1~40_combout\,
	combout => \alu|ShiftRight1~41_combout\);

-- Location: LCCOMB_X26_Y22_N8
\alu|ShiftRight1~38\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~38_combout\ = (\mux_ulaA_shift|m_out[1]~37_combout\ & (\rgB|sr_out\(29))) # (!\mux_ulaA_shift|m_out[1]~37_combout\ & ((\mux_ulaA_shift|m_out[1]~38_combout\ & (\rgB|sr_out\(29))) # (!\mux_ulaA_shift|m_out[1]~38_combout\ & 
-- ((\rgB|sr_out\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rgB|sr_out\(29),
	datab => \rgB|sr_out\(27),
	datac => \mux_ulaA_shift|m_out[1]~37_combout\,
	datad => \mux_ulaA_shift|m_out[1]~38_combout\,
	combout => \alu|ShiftRight1~38_combout\);

-- Location: LCCOMB_X27_Y24_N12
\alu|ShiftRight1~34\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~34_combout\ = (\mux_ulaA_shift|m_out[1]~37_combout\ & (\rgB|sr_out\(28))) # (!\mux_ulaA_shift|m_out[1]~37_combout\ & ((\mux_ulaA_shift|m_out[1]~38_combout\ & (\rgB|sr_out\(28))) # (!\mux_ulaA_shift|m_out[1]~38_combout\ & 
-- ((\rgB|sr_out\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rgB|sr_out\(28),
	datab => \mux_ulaA_shift|m_out[1]~37_combout\,
	datac => \rgB|sr_out\(26),
	datad => \mux_ulaA_shift|m_out[1]~38_combout\,
	combout => \alu|ShiftRight1~34_combout\);

-- Location: LCCOMB_X26_Y22_N10
\alu|ShiftRight1~39\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~39_combout\ = (\mux_ulaA_shift|m_out[0]~36_combout\ & (\alu|ShiftRight1~38_combout\)) # (!\mux_ulaA_shift|m_out[0]~36_combout\ & ((\alu|ShiftRight1~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[0]~36_combout\,
	datac => \alu|ShiftRight1~38_combout\,
	datad => \alu|ShiftRight1~34_combout\,
	combout => \alu|ShiftRight1~39_combout\);

-- Location: LCCOMB_X35_Y22_N14
\alu|ShiftRight0~68\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~68_combout\ = (\mux_ulaA_shift|m_out[2]~32_combout\ & ((\alu|ShiftRight1~39_combout\))) # (!\mux_ulaA_shift|m_out[2]~32_combout\ & (\alu|ShiftRight1~41_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[2]~32_combout\,
	datab => \alu|ShiftRight1~41_combout\,
	datad => \alu|ShiftRight1~39_combout\,
	combout => \alu|ShiftRight0~68_combout\);

-- Location: LCCOMB_X34_Y23_N28
\alu|Mux17~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux17~10_combout\ = (\mux_ulaA_shift|m_out[3]~30_combout\ & ((\mux_ulaB|m_out[31]~28_combout\) # ((!\mux_ulaB|Equal2~0_combout\ & \alu|ShiftRight0~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[3]~30_combout\,
	datab => \mux_ulaB|m_out[31]~28_combout\,
	datac => \mux_ulaB|Equal2~0_combout\,
	datad => \alu|ShiftRight0~68_combout\,
	combout => \alu|Mux17~10_combout\);

-- Location: LCCOMB_X30_Y22_N4
\pc|sr_out[14]~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pc|sr_out[14]~13_combout\ = (\ctr_mips|pstate.branch_ex_st~q\ & (\regULA|sr_out\(14))) # (!\ctr_mips|pstate.branch_ex_st~q\ & ((\alu|Mux17~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.branch_ex_st~q\,
	datab => \regULA|sr_out\(14),
	datad => \alu|Mux17~11_combout\,
	combout => \pc|sr_out[14]~13_combout\);

-- Location: LCCOMB_X32_Y24_N30
\rdm|sr_out[21]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \rdm|sr_out[21]~feeder_combout\ = \mem|altsyncram_component|auto_generated|q_a\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mem|altsyncram_component|auto_generated|q_a\(21),
	combout => \rdm|sr_out[21]~feeder_combout\);

-- Location: FF_X32_Y24_N31
\rdm|sr_out[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \rdm|sr_out[21]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rdm|sr_out\(21));

-- Location: LCCOMB_X36_Y24_N24
\bcoreg|breg32_rtl_1_bypass[74]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|breg32_rtl_1_bypass[74]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \bcoreg|breg32_rtl_1_bypass[74]~feeder_combout\);

-- Location: FF_X36_Y24_N25
\bcoreg|breg32_rtl_1_bypass[74]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|breg32_rtl_1_bypass[74]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_1_bypass\(74));

-- Location: LCCOMB_X34_Y28_N20
\rdm|sr_out[31]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \rdm|sr_out[31]~feeder_combout\ = \mem|altsyncram_component|auto_generated|q_a\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mem|altsyncram_component|auto_generated|q_a\(31),
	combout => \rdm|sr_out[31]~feeder_combout\);

-- Location: FF_X34_Y28_N21
\rdm|sr_out[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \rdm|sr_out[31]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rdm|sr_out\(31));

-- Location: LCCOMB_X34_Y26_N18
\breg_data_mux|m_out[31]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \breg_data_mux|m_out[31]~0_combout\ = (\ctr_mips|pstate.ldreg_st~q\ & ((\rdm|sr_out\(31)))) # (!\ctr_mips|pstate.ldreg_st~q\ & (\regULA|sr_out\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regULA|sr_out\(31),
	datab => \ctr_mips|pstate.ldreg_st~q\,
	datad => \rdm|sr_out\(31),
	combout => \breg_data_mux|m_out[31]~0_combout\);

-- Location: FF_X36_Y24_N11
\bcoreg|breg32_rtl_1_bypass[73]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \breg_data_mux|m_out[31]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_1_bypass\(73));

-- Location: LCCOMB_X35_Y21_N4
\mux_ulaB|m_out[15]~34\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mux_ulaB|m_out[15]~34_combout\ = (\ctr_mips|pstate.decode_st~q\ & (\ir|sr_out\(13))) # (!\ctr_mips|pstate.decode_st~q\ & ((\ctr_mips|pstate.fetch_st~q\ & ((\ir|sr_out\(15)))) # (!\ctr_mips|pstate.fetch_st~q\ & (\ir|sr_out\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|sr_out\(13),
	datab => \ctr_mips|pstate.decode_st~q\,
	datac => \ir|sr_out\(15),
	datad => \ctr_mips|pstate.fetch_st~q\,
	combout => \mux_ulaB|m_out[15]~34_combout\);

-- Location: LCCOMB_X35_Y21_N18
\mux_ulaB|m_out[15]~35\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mux_ulaB|m_out[15]~35_combout\ = (\ctr_mips|WideOr0~0_combout\ & (\rgB|sr_out\(15) & ((!\ctr_mips|s_aluBin\(0))))) # (!\ctr_mips|WideOr0~0_combout\ & (((\mux_ulaB|m_out[15]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|WideOr0~0_combout\,
	datab => \rgB|sr_out\(15),
	datac => \mux_ulaB|m_out[15]~34_combout\,
	datad => \ctr_mips|s_aluBin\(0),
	combout => \mux_ulaB|m_out[15]~35_combout\);

-- Location: LCCOMB_X35_Y19_N16
\alu|Mux16~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux16~7_combout\ = (\actr|alu_ctr[3]~18_combout\ & (!\mux_ulaB|m_out[15]~35_combout\ & (!\actr|alu_ctr[0]~21_combout\ & !\mux_ulaA_shift|m_out[15]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[3]~18_combout\,
	datab => \mux_ulaB|m_out[15]~35_combout\,
	datac => \actr|alu_ctr[0]~21_combout\,
	datad => \mux_ulaA_shift|m_out[15]~16_combout\,
	combout => \alu|Mux16~7_combout\);

-- Location: LCCOMB_X35_Y27_N22
\bcoreg|breg32_rtl_1_bypass[68]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|breg32_rtl_1_bypass[68]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \bcoreg|breg32_rtl_1_bypass[68]~feeder_combout\);

-- Location: FF_X35_Y27_N23
\bcoreg|breg32_rtl_1_bypass[68]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|breg32_rtl_1_bypass[68]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_1_bypass\(68));

-- Location: LCCOMB_X35_Y27_N28
\bcoreg|regB[28]~51\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|regB[28]~51_combout\ = (\bcoreg|breg32_rtl_1_bypass\(68) & (((!\bcoreg|breg32~43_combout\) # (!\bcoreg|breg32~41_combout\)) # (!\bcoreg|breg32~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|breg32~42_combout\,
	datab => \bcoreg|breg32~41_combout\,
	datac => \bcoreg|breg32_rtl_1_bypass\(68),
	datad => \bcoreg|breg32~43_combout\,
	combout => \bcoreg|regB[28]~51_combout\);

-- Location: LCCOMB_X27_Y19_N20
\alu|Mux2~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux2~0_combout\ = (\actr|alu_ctr[2]~22_combout\) # (\actr|alu_ctr[0]~21_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \actr|alu_ctr[2]~22_combout\,
	datad => \actr|alu_ctr[0]~21_combout\,
	combout => \alu|Mux2~0_combout\);

-- Location: LCCOMB_X29_Y22_N8
\alu|Mux31~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux31~17_combout\ = (!\mux_ulaA_shift|m_out[2]~32_combout\ & ((\actr|shift_ctr~1_combout\ & ((!\ir|sr_out\(9)))) # (!\actr|shift_ctr~1_combout\ & (!\mux_ulaA_shift|m_out[3]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|shift_ctr~1_combout\,
	datab => \mux_ulaA_shift|m_out[3]~29_combout\,
	datac => \ir|sr_out\(9),
	datad => \mux_ulaA_shift|m_out[2]~32_combout\,
	combout => \alu|Mux31~17_combout\);

-- Location: LCCOMB_X37_Y21_N0
\alu|ShiftLeft0~118\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~118_combout\ = (!\mux_ulaB|Equal2~0_combout\ & ((\mux_ulaA_shift|m_out[0]~36_combout\ & ((\rgB|sr_out\(25)))) # (!\mux_ulaA_shift|m_out[0]~36_combout\ & (\rgB|sr_out\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[0]~36_combout\,
	datab => \rgB|sr_out\(26),
	datac => \mux_ulaB|Equal2~0_combout\,
	datad => \rgB|sr_out\(25),
	combout => \alu|ShiftLeft0~118_combout\);

-- Location: LCCOMB_X37_Y21_N22
\alu|ShiftLeft0~119\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~119_combout\ = (!\mux_ulaB|Equal2~0_combout\ & ((\mux_ulaA_shift|m_out[0]~36_combout\ & (\rgB|sr_out\(27))) # (!\mux_ulaA_shift|m_out[0]~36_combout\ & ((\rgB|sr_out\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rgB|sr_out\(27),
	datab => \rgB|sr_out\(28),
	datac => \mux_ulaB|Equal2~0_combout\,
	datad => \mux_ulaA_shift|m_out[0]~36_combout\,
	combout => \alu|ShiftLeft0~119_combout\);

-- Location: LCCOMB_X37_Y21_N4
\alu|Mux3~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux3~2_combout\ = (\alu|Mux28~9_combout\ & (\alu|ShiftLeft0~118_combout\)) # (!\alu|Mux28~9_combout\ & ((\alu|ShiftLeft0~119_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu|ShiftLeft0~118_combout\,
	datac => \alu|ShiftLeft0~119_combout\,
	datad => \alu|Mux28~9_combout\,
	combout => \alu|Mux3~2_combout\);

-- Location: LCCOMB_X25_Y21_N26
\alu|ShiftLeft0~108\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~108_combout\ = (\mux_ulaA_shift|m_out[1]~34_combout\ & ((\mux_ulaA_shift|m_out[0]~36_combout\ & (\rgB|sr_out\(21))) # (!\mux_ulaA_shift|m_out[0]~36_combout\ & ((\rgB|sr_out\(22))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rgB|sr_out\(21),
	datab => \mux_ulaA_shift|m_out[0]~36_combout\,
	datac => \mux_ulaA_shift|m_out[1]~34_combout\,
	datad => \rgB|sr_out\(22),
	combout => \alu|ShiftLeft0~108_combout\);

-- Location: LCCOMB_X25_Y21_N28
\alu|ShiftLeft0~107\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~107_combout\ = (!\mux_ulaA_shift|m_out[1]~34_combout\ & ((\mux_ulaA_shift|m_out[0]~36_combout\ & (\rgB|sr_out\(23))) # (!\mux_ulaA_shift|m_out[0]~36_combout\ & ((\rgB|sr_out\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rgB|sr_out\(23),
	datab => \mux_ulaA_shift|m_out[1]~34_combout\,
	datac => \rgB|sr_out\(24),
	datad => \mux_ulaA_shift|m_out[0]~36_combout\,
	combout => \alu|ShiftLeft0~107_combout\);

-- Location: LCCOMB_X25_Y21_N24
\alu|ShiftLeft0~109\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~109_combout\ = (\mux_ulaB|m_out[31]~28_combout\) # ((!\mux_ulaB|Equal2~0_combout\ & ((\alu|ShiftLeft0~108_combout\) # (\alu|ShiftLeft0~107_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[31]~28_combout\,
	datab => \mux_ulaB|Equal2~0_combout\,
	datac => \alu|ShiftLeft0~108_combout\,
	datad => \alu|ShiftLeft0~107_combout\,
	combout => \alu|ShiftLeft0~109_combout\);

-- Location: LCCOMB_X25_Y22_N8
\alu|ShiftLeft0~92\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~92_combout\ = (!\mux_ulaB|Equal2~0_combout\ & ((\mux_ulaA_shift|m_out[0]~36_combout\ & (\rgB|sr_out\(19))) # (!\mux_ulaA_shift|m_out[0]~36_combout\ & ((\rgB|sr_out\(20))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[0]~36_combout\,
	datab => \rgB|sr_out\(19),
	datac => \rgB|sr_out\(20),
	datad => \mux_ulaB|Equal2~0_combout\,
	combout => \alu|ShiftLeft0~92_combout\);

-- Location: LCCOMB_X27_Y21_N10
\mux_ulaB|m_out[18]~78\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mux_ulaB|m_out[18]~78_combout\ = (\mux_ulaB|m_out[31]~28_combout\) # ((\rgB|sr_out\(18) & (\ctr_mips|pstate.fetch_st~q\ & \ctr_mips|WideOr0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rgB|sr_out\(18),
	datab => \ctr_mips|pstate.fetch_st~q\,
	datac => \ctr_mips|WideOr0~0_combout\,
	datad => \mux_ulaB|m_out[31]~28_combout\,
	combout => \mux_ulaB|m_out[18]~78_combout\);

-- Location: LCCOMB_X25_Y22_N10
\alu|ShiftLeft0~91\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~91_combout\ = (\mux_ulaA_shift|m_out[1]~34_combout\ & ((\mux_ulaA_shift|m_out[0]~36_combout\ & (\mux_ulaB|m_out[17]~32_combout\)) # (!\mux_ulaA_shift|m_out[0]~36_combout\ & ((\mux_ulaB|m_out[18]~78_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[1]~34_combout\,
	datab => \mux_ulaB|m_out[17]~32_combout\,
	datac => \mux_ulaB|m_out[18]~78_combout\,
	datad => \mux_ulaA_shift|m_out[0]~36_combout\,
	combout => \alu|ShiftLeft0~91_combout\);

-- Location: LCCOMB_X25_Y22_N30
\alu|ShiftLeft0~93\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~93_combout\ = (\alu|ShiftLeft0~91_combout\) # ((!\mux_ulaA_shift|m_out[1]~34_combout\ & ((\mux_ulaB|m_out[31]~28_combout\) # (\alu|ShiftLeft0~92_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[1]~34_combout\,
	datab => \mux_ulaB|m_out[31]~28_combout\,
	datac => \alu|ShiftLeft0~92_combout\,
	datad => \alu|ShiftLeft0~91_combout\,
	combout => \alu|ShiftLeft0~93_combout\);

-- Location: LCCOMB_X35_Y21_N16
\alu|ShiftLeft0~75\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~75_combout\ = (\mux_ulaA_shift|m_out[1]~37_combout\ & (\mux_ulaB|m_out[14]~37_combout\)) # (!\mux_ulaA_shift|m_out[1]~37_combout\ & ((\mux_ulaA_shift|m_out[1]~38_combout\ & (\mux_ulaB|m_out[14]~37_combout\)) # 
-- (!\mux_ulaA_shift|m_out[1]~38_combout\ & ((\mux_ulaB|m_out[16]~79_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[14]~37_combout\,
	datab => \mux_ulaA_shift|m_out[1]~37_combout\,
	datac => \mux_ulaA_shift|m_out[1]~38_combout\,
	datad => \mux_ulaB|m_out[16]~79_combout\,
	combout => \alu|ShiftLeft0~75_combout\);

-- Location: LCCOMB_X35_Y21_N26
\alu|ShiftLeft0~76\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~76_combout\ = (\mux_ulaA_shift|m_out[0]~36_combout\ & (\alu|ShiftLeft0~70_combout\)) # (!\mux_ulaA_shift|m_out[0]~36_combout\ & ((\alu|ShiftLeft0~75_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftLeft0~70_combout\,
	datab => \mux_ulaA_shift|m_out[0]~36_combout\,
	datad => \alu|ShiftLeft0~75_combout\,
	combout => \alu|ShiftLeft0~76_combout\);

-- Location: LCCOMB_X37_Y21_N20
\alu|ShiftLeft0~94\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~94_combout\ = (\mux_ulaA_shift|m_out[2]~32_combout\ & ((\alu|ShiftLeft0~76_combout\))) # (!\mux_ulaA_shift|m_out[2]~32_combout\ & (\alu|ShiftLeft0~93_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ulaA_shift|m_out[2]~32_combout\,
	datac => \alu|ShiftLeft0~93_combout\,
	datad => \alu|ShiftLeft0~76_combout\,
	combout => \alu|ShiftLeft0~94_combout\);

-- Location: LCCOMB_X37_Y21_N6
\alu|Mux3~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux3~3_combout\ = (\alu|Mux28~9_combout\ & ((\alu|ShiftLeft0~94_combout\))) # (!\alu|Mux28~9_combout\ & (\alu|ShiftLeft0~109_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux28~9_combout\,
	datac => \alu|ShiftLeft0~109_combout\,
	datad => \alu|ShiftLeft0~94_combout\,
	combout => \alu|Mux3~3_combout\);

-- Location: LCCOMB_X37_Y21_N8
\alu|Mux3~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux3~4_combout\ = (\alu|Mux31~17_combout\ & ((\mux_ulaB|m_out[31]~28_combout\) # ((\alu|Mux3~2_combout\)))) # (!\alu|Mux31~17_combout\ & (((\alu|Mux3~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[31]~28_combout\,
	datab => \alu|Mux31~17_combout\,
	datac => \alu|Mux3~2_combout\,
	datad => \alu|Mux3~3_combout\,
	combout => \alu|Mux3~4_combout\);

-- Location: LCCOMB_X26_Y23_N14
\alu|Mux3~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux3~6_combout\ = (\alu|Mux3~5_combout\ & ((\alu|Mux2~0_combout\) # ((\alu|Mux3~4_combout\)))) # (!\alu|Mux3~5_combout\ & (!\alu|Mux2~0_combout\ & ((\alu|ShiftLeft0~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux3~5_combout\,
	datab => \alu|Mux2~0_combout\,
	datac => \alu|Mux3~4_combout\,
	datad => \alu|ShiftLeft0~59_combout\,
	combout => \alu|Mux3~6_combout\);

-- Location: LCCOMB_X30_Y21_N22
\alu|Mux28~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux28~4_combout\ = (\actr|alu_ctr[2]~22_combout\ & \actr|alu_ctr[1]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \actr|alu_ctr[2]~22_combout\,
	datad => \actr|alu_ctr[1]~14_combout\,
	combout => \alu|Mux28~4_combout\);

-- Location: LCCOMB_X37_Y24_N28
\bcoreg|breg32_rtl_1_bypass[70]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|breg32_rtl_1_bypass[70]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \bcoreg|breg32_rtl_1_bypass[70]~feeder_combout\);

-- Location: FF_X37_Y24_N29
\bcoreg|breg32_rtl_1_bypass[70]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|breg32_rtl_1_bypass[70]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_1_bypass\(70));

-- Location: LCCOMB_X27_Y25_N30
\mux_ulaB|m_out[29]~67\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mux_ulaB|m_out[29]~67_combout\ = (\mux_ulaB|m_out[31]~28_combout\) # ((\rgB|sr_out\(29) & (\ctr_mips|WideOr0~0_combout\ & \ctr_mips|pstate.fetch_st~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[31]~28_combout\,
	datab => \rgB|sr_out\(29),
	datac => \ctr_mips|WideOr0~0_combout\,
	datad => \ctr_mips|pstate.fetch_st~q\,
	combout => \mux_ulaB|m_out[29]~67_combout\);

-- Location: LCCOMB_X31_Y22_N4
\mux_ulaA_shift|m_out[4]~28\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mux_ulaA_shift|m_out[4]~28_combout\ = (\actr|shift_ctr~1_combout\ & ((\ir|sr_out\(10)))) # (!\actr|shift_ctr~1_combout\ & (\mux_ulaA_shift|m_out[4]~27_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[4]~27_combout\,
	datab => \ir|sr_out\(10),
	datad => \actr|shift_ctr~1_combout\,
	combout => \mux_ulaA_shift|m_out[4]~28_combout\);

-- Location: LCCOMB_X37_Y22_N22
\alu|Mux2~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux2~1_combout\ = (\actr|alu_ctr[2]~22_combout\) # ((\mux_ulaA_shift|m_out[4]~28_combout\ & !\actr|alu_ctr[0]~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[2]~22_combout\,
	datac => \mux_ulaA_shift|m_out[4]~28_combout\,
	datad => \actr|alu_ctr[0]~21_combout\,
	combout => \alu|Mux2~1_combout\);

-- Location: LCCOMB_X37_Y22_N0
\alu|Mux2~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux2~2_combout\ = \actr|alu_ctr[2]~22_combout\ $ (!\actr|alu_ctr[0]~21_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[2]~22_combout\,
	datad => \actr|alu_ctr[0]~21_combout\,
	combout => \alu|Mux2~2_combout\);

-- Location: LCCOMB_X37_Y22_N30
\alu|Mux2~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux2~7_combout\ = (\mux_ulaA_shift|m_out[29]~2_combout\ & (!\alu|Mux2~1_combout\ & ((\alu|Mux2~2_combout\) # (!\mux_ulaB|m_out[29]~67_combout\)))) # (!\mux_ulaA_shift|m_out[29]~2_combout\ & (\alu|Mux2~1_combout\ $ (((\mux_ulaB|m_out[29]~67_combout\) 
-- # (\alu|Mux2~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[29]~2_combout\,
	datab => \mux_ulaB|m_out[29]~67_combout\,
	datac => \alu|Mux2~1_combout\,
	datad => \alu|Mux2~2_combout\,
	combout => \alu|Mux2~7_combout\);

-- Location: LCCOMB_X37_Y21_N10
\alu|ShiftLeft0~120\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~120_combout\ = (\mux_ulaA_shift|m_out[0]~36_combout\ & (\rgB|sr_out\(28))) # (!\mux_ulaA_shift|m_out[0]~36_combout\ & ((\rgB|sr_out\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[0]~36_combout\,
	datac => \rgB|sr_out\(28),
	datad => \rgB|sr_out\(29),
	combout => \alu|ShiftLeft0~120_combout\);

-- Location: LCCOMB_X36_Y21_N10
\alu|Mux2~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux2~3_combout\ = (\mux_ulaA_shift|m_out[0]~36_combout\ & (\rgB|sr_out\(26))) # (!\mux_ulaA_shift|m_out[0]~36_combout\ & ((\rgB|sr_out\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rgB|sr_out\(26),
	datac => \mux_ulaA_shift|m_out[0]~36_combout\,
	datad => \rgB|sr_out\(27),
	combout => \alu|Mux2~3_combout\);

-- Location: LCCOMB_X36_Y21_N4
\alu|Mux2~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux2~4_combout\ = (!\mux_ulaB|Equal2~0_combout\ & ((\alu|Mux28~9_combout\ & ((\alu|Mux2~3_combout\))) # (!\alu|Mux28~9_combout\ & (\alu|ShiftLeft0~120_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|Equal2~0_combout\,
	datab => \alu|ShiftLeft0~120_combout\,
	datac => \alu|Mux28~9_combout\,
	datad => \alu|Mux2~3_combout\,
	combout => \alu|Mux2~4_combout\);

-- Location: LCCOMB_X25_Y21_N2
\alu|ShiftLeft0~110\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~110_combout\ = (\mux_ulaA_shift|m_out[1]~34_combout\ & ((\mux_ulaA_shift|m_out[0]~36_combout\ & ((\rgB|sr_out\(22)))) # (!\mux_ulaA_shift|m_out[0]~36_combout\ & (\rgB|sr_out\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rgB|sr_out\(23),
	datab => \rgB|sr_out\(22),
	datac => \mux_ulaA_shift|m_out[1]~34_combout\,
	datad => \mux_ulaA_shift|m_out[0]~36_combout\,
	combout => \alu|ShiftLeft0~110_combout\);

-- Location: LCCOMB_X25_Y21_N18
\alu|ShiftLeft0~112\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~112_combout\ = (\mux_ulaB|m_out[31]~28_combout\) # ((!\mux_ulaB|Equal2~0_combout\ & ((\alu|ShiftLeft0~111_combout\) # (\alu|ShiftLeft0~110_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftLeft0~111_combout\,
	datab => \mux_ulaB|Equal2~0_combout\,
	datac => \mux_ulaB|m_out[31]~28_combout\,
	datad => \alu|ShiftLeft0~110_combout\,
	combout => \alu|ShiftLeft0~112_combout\);

-- Location: LCCOMB_X27_Y24_N0
\alu|ShiftLeft0~95\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~95_combout\ = (\mux_ulaA_shift|m_out[1]~34_combout\ & ((\mux_ulaA_shift|m_out[0]~36_combout\ & ((\rgB|sr_out\(18)))) # (!\mux_ulaA_shift|m_out[0]~36_combout\ & (\rgB|sr_out\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[0]~36_combout\,
	datab => \rgB|sr_out\(19),
	datac => \rgB|sr_out\(18),
	datad => \mux_ulaA_shift|m_out[1]~34_combout\,
	combout => \alu|ShiftLeft0~95_combout\);

-- Location: LCCOMB_X27_Y24_N20
\alu|ShiftLeft0~97\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~97_combout\ = (\mux_ulaB|m_out[31]~28_combout\) # ((!\mux_ulaB|Equal2~0_combout\ & ((\alu|ShiftLeft0~96_combout\) # (\alu|ShiftLeft0~95_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftLeft0~96_combout\,
	datab => \mux_ulaB|Equal2~0_combout\,
	datac => \alu|ShiftLeft0~95_combout\,
	datad => \mux_ulaB|m_out[31]~28_combout\,
	combout => \alu|ShiftLeft0~97_combout\);

-- Location: LCCOMB_X32_Y25_N18
\alu|ShiftLeft0~80\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~80_combout\ = (\mux_ulaA_shift|m_out[1]~38_combout\ & (\mux_ulaB|m_out[15]~35_combout\)) # (!\mux_ulaA_shift|m_out[1]~38_combout\ & ((\mux_ulaA_shift|m_out[1]~37_combout\ & (\mux_ulaB|m_out[15]~35_combout\)) # 
-- (!\mux_ulaA_shift|m_out[1]~37_combout\ & ((\mux_ulaB|m_out[17]~32_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[15]~35_combout\,
	datab => \mux_ulaA_shift|m_out[1]~38_combout\,
	datac => \mux_ulaA_shift|m_out[1]~37_combout\,
	datad => \mux_ulaB|m_out[17]~32_combout\,
	combout => \alu|ShiftLeft0~80_combout\);

-- Location: LCCOMB_X36_Y21_N20
\alu|ShiftLeft0~81\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~81_combout\ = (\mux_ulaA_shift|m_out[0]~36_combout\ & (\alu|ShiftLeft0~75_combout\)) # (!\mux_ulaA_shift|m_out[0]~36_combout\ & ((\alu|ShiftLeft0~80_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ulaA_shift|m_out[0]~36_combout\,
	datac => \alu|ShiftLeft0~75_combout\,
	datad => \alu|ShiftLeft0~80_combout\,
	combout => \alu|ShiftLeft0~81_combout\);

-- Location: LCCOMB_X36_Y21_N16
\alu|ShiftLeft0~98\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~98_combout\ = (\mux_ulaA_shift|m_out[2]~32_combout\ & ((\alu|ShiftLeft0~81_combout\))) # (!\mux_ulaA_shift|m_out[2]~32_combout\ & (\alu|ShiftLeft0~97_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ulaA_shift|m_out[2]~32_combout\,
	datac => \alu|ShiftLeft0~97_combout\,
	datad => \alu|ShiftLeft0~81_combout\,
	combout => \alu|ShiftLeft0~98_combout\);

-- Location: LCCOMB_X36_Y21_N18
\alu|Mux2~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux2~5_combout\ = (\alu|Mux28~9_combout\ & ((\alu|ShiftLeft0~98_combout\))) # (!\alu|Mux28~9_combout\ & (\alu|ShiftLeft0~112_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu|Mux28~9_combout\,
	datac => \alu|ShiftLeft0~112_combout\,
	datad => \alu|ShiftLeft0~98_combout\,
	combout => \alu|Mux2~5_combout\);

-- Location: LCCOMB_X36_Y21_N8
\alu|Mux2~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux2~6_combout\ = (\alu|Mux31~17_combout\ & ((\mux_ulaB|m_out[31]~28_combout\) # ((\alu|Mux2~4_combout\)))) # (!\alu|Mux31~17_combout\ & (((\alu|Mux2~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[31]~28_combout\,
	datab => \alu|Mux31~17_combout\,
	datac => \alu|Mux2~4_combout\,
	datad => \alu|Mux2~5_combout\,
	combout => \alu|Mux2~6_combout\);

-- Location: LCCOMB_X26_Y23_N26
\alu|Mux2~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux2~8_combout\ = (\alu|Mux2~0_combout\ & (((\alu|Mux2~7_combout\)))) # (!\alu|Mux2~0_combout\ & ((\alu|Mux2~7_combout\ & ((\alu|Mux2~6_combout\))) # (!\alu|Mux2~7_combout\ & (\alu|ShiftLeft0~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftLeft0~63_combout\,
	datab => \alu|Mux2~0_combout\,
	datac => \alu|Mux2~7_combout\,
	datad => \alu|Mux2~6_combout\,
	combout => \alu|Mux2~8_combout\);

-- Location: LCCOMB_X37_Y24_N16
\bcoreg|breg32_rtl_1_bypass[72]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|breg32_rtl_1_bypass[72]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \bcoreg|breg32_rtl_1_bypass[72]~feeder_combout\);

-- Location: FF_X37_Y24_N17
\bcoreg|breg32_rtl_1_bypass[72]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|breg32_rtl_1_bypass[72]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_1_bypass\(72));

-- Location: FF_X34_Y27_N5
\rdm|sr_out[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mem|altsyncram_component|auto_generated|q_a\(30),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rdm|sr_out\(30));

-- Location: LCCOMB_X34_Y26_N14
\breg_data_mux|m_out[30]~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \breg_data_mux|m_out[30]~1_combout\ = (\ctr_mips|pstate.ldreg_st~q\ & ((\rdm|sr_out\(30)))) # (!\ctr_mips|pstate.ldreg_st~q\ & (\regULA|sr_out\(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regULA|sr_out\(30),
	datab => \ctr_mips|pstate.ldreg_st~q\,
	datad => \rdm|sr_out\(30),
	combout => \breg_data_mux|m_out[30]~1_combout\);

-- Location: FF_X37_Y24_N3
\bcoreg|breg32_rtl_1_bypass[71]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \breg_data_mux|m_out[30]~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_1_bypass\(71));

-- Location: LCCOMB_X27_Y19_N6
\alu|Mux28~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux28~8_combout\ = (\actr|alu_ctr[3]~18_combout\ & ((\actr|alu_ctr[0]~21_combout\) # ((\actr|alu_ctr[2]~22_combout\) # (!\actr|alu_ctr[1]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[0]~21_combout\,
	datab => \actr|alu_ctr[2]~22_combout\,
	datac => \actr|alu_ctr[3]~18_combout\,
	datad => \actr|alu_ctr[1]~14_combout\,
	combout => \alu|Mux28~8_combout\);

-- Location: LCCOMB_X30_Y22_N12
\alu|Mux28~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux28~2_combout\ = (\actr|alu_ctr[2]~22_combout\) # ((!\actr|alu_ctr[1]~14_combout\) # (!\actr|alu_ctr[3]~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[2]~22_combout\,
	datab => \actr|alu_ctr[3]~18_combout\,
	datac => \actr|alu_ctr[1]~14_combout\,
	combout => \alu|Mux28~2_combout\);

-- Location: LCCOMB_X29_Y22_N24
\alu|ShiftRight0~80\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~80_combout\ = (!\mux_ulaB|Equal2~0_combout\ & ((\alu|Mux31~17_combout\ & (\alu|ShiftRight1~62_combout\)) # (!\alu|Mux31~17_combout\ & ((\rgB|sr_out\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight1~62_combout\,
	datab => \rgB|sr_out\(31),
	datac => \alu|Mux31~17_combout\,
	datad => \mux_ulaB|Equal2~0_combout\,
	combout => \alu|ShiftRight0~80_combout\);

-- Location: LCCOMB_X29_Y22_N26
\alu|ShiftRight0~81\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~81_combout\ = (\mux_ulaB|m_out[31]~28_combout\) # (\alu|ShiftRight0~80_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[31]~28_combout\,
	datad => \alu|ShiftRight0~80_combout\,
	combout => \alu|ShiftRight0~81_combout\);

-- Location: LCCOMB_X29_Y19_N16
\alu|Mux28~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux28~6_combout\ = ((!\actr|alu_ctr[0]~21_combout\ & !\actr|alu_ctr[1]~14_combout\)) # (!\actr|alu_ctr[2]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[2]~22_combout\,
	datac => \actr|alu_ctr[0]~21_combout\,
	datad => \actr|alu_ctr[1]~14_combout\,
	combout => \alu|Mux28~6_combout\);

-- Location: LCCOMB_X27_Y20_N4
\mux_ulaB|m_out[27]~69\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mux_ulaB|m_out[27]~69_combout\ = (\mux_ulaB|m_out[31]~28_combout\) # ((\ctr_mips|pstate.fetch_st~q\ & (\rgB|sr_out\(27) & \ctr_mips|WideOr0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.fetch_st~q\,
	datab => \rgB|sr_out\(27),
	datac => \ctr_mips|WideOr0~0_combout\,
	datad => \mux_ulaB|m_out[31]~28_combout\,
	combout => \mux_ulaB|m_out[27]~69_combout\);

-- Location: FF_X30_Y27_N27
\bcoreg|breg32_rtl_0_bypass[65]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \breg_data_mux|m_out[27]~4_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_0_bypass\(65));

-- Location: LCCOMB_X30_Y27_N24
\bcoreg|breg32_rtl_0_bypass[66]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|breg32_rtl_0_bypass[66]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \bcoreg|breg32_rtl_0_bypass[66]~feeder_combout\);

-- Location: FF_X30_Y27_N25
\bcoreg|breg32_rtl_0_bypass[66]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|breg32_rtl_0_bypass[66]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_0_bypass\(66));

-- Location: LCCOMB_X30_Y27_N26
\bcoreg|regA[27]~57\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|regA[27]~57_combout\ = (\bcoreg|breg32~45_combout\ & (((\bcoreg|breg32_rtl_0_bypass\(65))))) # (!\bcoreg|breg32~45_combout\ & ((\bcoreg|breg32_rtl_0_bypass\(66) & (\bcoreg|breg32_rtl_0|auto_generated|ram_block1a27\)) # 
-- (!\bcoreg|breg32_rtl_0_bypass\(66) & ((\bcoreg|breg32_rtl_0_bypass\(65))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|breg32_rtl_0|auto_generated|ram_block1a27\,
	datab => \bcoreg|breg32~45_combout\,
	datac => \bcoreg|breg32_rtl_0_bypass\(65),
	datad => \bcoreg|breg32_rtl_0_bypass\(66),
	combout => \bcoreg|regA[27]~57_combout\);

-- Location: LCCOMB_X30_Y27_N12
\bcoreg|regA[27]~93\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|regA[27]~93_combout\ = (\bcoreg|regA[27]~57_combout\ & ((\ir|sr_out\(25)) # (!\bcoreg|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ir|sr_out\(25),
	datac => \bcoreg|regA[27]~57_combout\,
	datad => \bcoreg|Equal0~0_combout\,
	combout => \bcoreg|regA[27]~93_combout\);

-- Location: FF_X30_Y27_N13
\rgA|sr_out[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|regA[27]~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rgA|sr_out\(27));

-- Location: LCCOMB_X30_Y20_N16
\pc|sr_out[27]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pc|sr_out[27]~0_combout\ = (\ctr_mips|pstate.branch_ex_st~q\ & (\regULA|sr_out\(27))) # (!\ctr_mips|pstate.branch_ex_st~q\ & ((\alu|Mux4~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.branch_ex_st~q\,
	datab => \regULA|sr_out\(27),
	datad => \alu|Mux4~combout\,
	combout => \pc|sr_out[27]~0_combout\);

-- Location: LCCOMB_X34_Y27_N22
\ctr_mips|nstate.jump_ex_st~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \ctr_mips|nstate.jump_ex_st~0_combout\ = (!\ir|sr_out\(31) & (\ir|sr_out\(27) & (!\ir|sr_out\(30) & \ctr_mips|nstate.rtype_ex_st~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|sr_out\(31),
	datab => \ir|sr_out\(27),
	datac => \ir|sr_out\(30),
	datad => \ctr_mips|nstate.rtype_ex_st~2_combout\,
	combout => \ctr_mips|nstate.jump_ex_st~0_combout\);

-- Location: FF_X34_Y27_N23
\ctr_mips|pstate.jump_ex_st\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ctr_mips|nstate.jump_ex_st~0_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ctr_mips|pstate.jump_ex_st~q\);

-- Location: LCCOMB_X31_Y23_N22
\pc|sr_out[0]~49\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pc|sr_out[0]~49_combout\ = (\ctr_mips|pstate.fetch_st~q\ & (!\rst~input_o\ & !\ctr_mips|pstate.jump_ex_st~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.fetch_st~q\,
	datac => \rst~input_o\,
	datad => \ctr_mips|pstate.jump_ex_st~q\,
	combout => \pc|sr_out[0]~49_combout\);

-- Location: LCCOMB_X31_Y23_N20
\pc|sr_out~44\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pc|sr_out~44_combout\ = (\ctr_mips|pstate.jump_ex_st~q\ & (\regULA|sr_out\(31))) # (!\ctr_mips|pstate.jump_ex_st~q\ & ((\ctr_mips|pstate.branch_ex_st~q\ & (\regULA|sr_out\(31))) # (!\ctr_mips|pstate.branch_ex_st~q\ & ((\alu|Mux0~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regULA|sr_out\(31),
	datab => \ctr_mips|pstate.jump_ex_st~q\,
	datac => \ctr_mips|pstate.branch_ex_st~q\,
	datad => \alu|Mux0~12_combout\,
	combout => \pc|sr_out~44_combout\);

-- Location: LCCOMB_X31_Y23_N16
\pc|sr_out[28]~42\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pc|sr_out[28]~42_combout\ = (\ctr_mips|pstate.branch_ex_st~q\ & (\ctr_mips|Equal2~0_combout\ $ (\alu|Equal0~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|Equal2~0_combout\,
	datab => \ctr_mips|pstate.branch_ex_st~q\,
	datad => \alu|Equal0~12_combout\,
	combout => \pc|sr_out[28]~42_combout\);

-- Location: LCCOMB_X31_Y23_N12
\pc|sr_out[28]~45\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pc|sr_out[28]~45_combout\ = (\rst~input_o\) # ((!\ctr_mips|pstate.jump_ex_st~q\ & ((\pc|sr_out[28]~42_combout\) # (!\ctr_mips|pstate.fetch_st~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~input_o\,
	datab => \ctr_mips|pstate.jump_ex_st~q\,
	datac => \ctr_mips|pstate.fetch_st~q\,
	datad => \pc|sr_out[28]~42_combout\,
	combout => \pc|sr_out[28]~45_combout\);

-- Location: FF_X31_Y23_N21
\pc|sr_out[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \pc|sr_out~44_combout\,
	sclr => \rst~input_o\,
	ena => \pc|sr_out[28]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pc|sr_out\(31));

-- Location: LCCOMB_X31_Y25_N24
\ctr_mips|WideOr1~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \ctr_mips|WideOr1~0_combout\ = (\ctr_mips|pstate.andi_ex_st~q\) # ((\ctr_mips|pstate.ori_ex_st~q\) # ((\ctr_mips|pstate.rtype_ex_st~q\) # (\ctr_mips|pstate.c_mem_add_st~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.andi_ex_st~q\,
	datab => \ctr_mips|pstate.ori_ex_st~q\,
	datac => \ctr_mips|pstate.rtype_ex_st~q\,
	datad => \ctr_mips|pstate.c_mem_add_st~q\,
	combout => \ctr_mips|WideOr1~0_combout\);

-- Location: LCCOMB_X30_Y23_N10
\ctr_mips|WideOr1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \ctr_mips|WideOr1~combout\ = (\ctr_mips|WideOr1~0_combout\) # (\ctr_mips|pstate.branch_ex_st~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ctr_mips|WideOr1~0_combout\,
	datad => \ctr_mips|pstate.branch_ex_st~q\,
	combout => \ctr_mips|WideOr1~combout\);

-- Location: LCCOMB_X30_Y27_N10
\bcoreg|breg32_rtl_0_bypass[73]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|breg32_rtl_0_bypass[73]~feeder_combout\ = \breg_data_mux|m_out[31]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \breg_data_mux|m_out[31]~0_combout\,
	combout => \bcoreg|breg32_rtl_0_bypass[73]~feeder_combout\);

-- Location: FF_X30_Y27_N11
\bcoreg|breg32_rtl_0_bypass[73]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|breg32_rtl_0_bypass[73]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_0_bypass\(73));

-- Location: LCCOMB_X30_Y27_N20
\bcoreg|Equal0~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|Equal0~1_combout\ = (!\ir|sr_out\(25) & \bcoreg|Equal0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ir|sr_out\(25),
	datad => \bcoreg|Equal0~0_combout\,
	combout => \bcoreg|Equal0~1_combout\);

-- Location: LCCOMB_X29_Y27_N24
\bcoreg|regA[31]~53\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|regA[31]~53_combout\ = (!\bcoreg|Equal0~1_combout\ & ((\bcoreg|regA[31]~52_combout\ & ((\bcoreg|breg32_rtl_0|auto_generated|ram_block1a31\))) # (!\bcoreg|regA[31]~52_combout\ & (\bcoreg|breg32_rtl_0_bypass\(73)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|regA[31]~52_combout\,
	datab => \bcoreg|breg32_rtl_0_bypass\(73),
	datac => \bcoreg|breg32_rtl_0|auto_generated|ram_block1a31\,
	datad => \bcoreg|Equal0~1_combout\,
	combout => \bcoreg|regA[31]~53_combout\);

-- Location: FF_X29_Y27_N25
\rgA|sr_out[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|regA[31]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rgA|sr_out\(31));

-- Location: LCCOMB_X27_Y19_N24
\mux_ulaA_shift|m_out[31]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mux_ulaA_shift|m_out[31]~0_combout\ = (!\actr|shift_ctr~1_combout\ & ((\ctr_mips|WideOr1~combout\ & ((\rgA|sr_out\(31)))) # (!\ctr_mips|WideOr1~combout\ & (\pc|sr_out\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|shift_ctr~1_combout\,
	datab => \pc|sr_out\(31),
	datac => \ctr_mips|WideOr1~combout\,
	datad => \rgA|sr_out\(31),
	combout => \mux_ulaA_shift|m_out[31]~0_combout\);

-- Location: LCCOMB_X34_Y19_N14
\alu|Mux0~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux0~0_combout\ = (\actr|alu_ctr[0]~21_combout\ & ((\mux_ulaB|m_out[31]~29_combout\) # ((!\actr|alu_ctr[2]~22_combout\ & \mux_ulaA_shift|m_out[31]~0_combout\)))) # (!\actr|alu_ctr[0]~21_combout\ & (!\actr|alu_ctr[2]~22_combout\ & 
-- (\mux_ulaA_shift|m_out[31]~0_combout\ & \mux_ulaB|m_out[31]~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[2]~22_combout\,
	datab => \actr|alu_ctr[0]~21_combout\,
	datac => \mux_ulaA_shift|m_out[31]~0_combout\,
	datad => \mux_ulaB|m_out[31]~29_combout\,
	combout => \alu|Mux0~0_combout\);

-- Location: LCCOMB_X34_Y19_N4
\alu|Mux0~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux0~7_combout\ = (\actr|alu_ctr[2]~22_combout\ & ((\mux_ulaB|m_out[31]~29_combout\))) # (!\actr|alu_ctr[2]~22_combout\ & (\mux_ulaA_shift|m_out[31]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \actr|alu_ctr[2]~22_combout\,
	datac => \mux_ulaA_shift|m_out[31]~0_combout\,
	datad => \mux_ulaB|m_out[31]~29_combout\,
	combout => \alu|Mux0~7_combout\);

-- Location: LCCOMB_X34_Y19_N26
\alu|ShiftRight0~89\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~89_combout\ = ((\mux_ulaA_shift|m_out[4]~28_combout\) # ((\alu|ShiftLeft0~15_combout\) # (\alu|ShiftLeft0~12_combout\))) # (!\alu|Mux16~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux16~1_combout\,
	datab => \mux_ulaA_shift|m_out[4]~28_combout\,
	datac => \alu|ShiftLeft0~15_combout\,
	datad => \alu|ShiftLeft0~12_combout\,
	combout => \alu|ShiftRight0~89_combout\);

-- Location: LCCOMB_X34_Y19_N30
\alu|Mux0~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux0~8_combout\ = (\actr|alu_ctr[3]~18_combout\ & (\alu|Mux0~7_combout\ $ (((\mux_ulaB|m_out[31]~29_combout\))))) # (!\actr|alu_ctr[3]~18_combout\ & (((!\alu|ShiftRight0~89_combout\ & \mux_ulaB|m_out[31]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[3]~18_combout\,
	datab => \alu|Mux0~7_combout\,
	datac => \alu|ShiftRight0~89_combout\,
	datad => \mux_ulaB|m_out[31]~29_combout\,
	combout => \alu|Mux0~8_combout\);

-- Location: LCCOMB_X35_Y26_N28
\bcoreg|breg32_rtl_1_bypass[38]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|breg32_rtl_1_bypass[38]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \bcoreg|breg32_rtl_1_bypass[38]~feeder_combout\);

-- Location: FF_X35_Y26_N29
\bcoreg|breg32_rtl_1_bypass[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|breg32_rtl_1_bypass[38]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_1_bypass\(38));

-- Location: FF_X35_Y26_N15
\bcoreg|breg32_rtl_1_bypass[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \breg_data_mux|m_out[13]~18_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_1_bypass\(37));

-- Location: LCCOMB_X35_Y26_N14
\bcoreg|regB[13]~71\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|regB[13]~71_combout\ = (\bcoreg|breg32_rtl_1_bypass\(38) & ((\bcoreg|breg32~44_combout\ & ((\bcoreg|breg32_rtl_1_bypass\(37)))) # (!\bcoreg|breg32~44_combout\ & (\bcoreg|breg32_rtl_1|auto_generated|ram_block1a13\)))) # 
-- (!\bcoreg|breg32_rtl_1_bypass\(38) & (((\bcoreg|breg32_rtl_1_bypass\(37)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|breg32_rtl_1|auto_generated|ram_block1a13\,
	datab => \bcoreg|breg32_rtl_1_bypass\(38),
	datac => \bcoreg|breg32_rtl_1_bypass\(37),
	datad => \bcoreg|breg32~44_combout\,
	combout => \bcoreg|regB[13]~71_combout\);

-- Location: LCCOMB_X36_Y24_N12
\bcoreg|regB[13]~101\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|regB[13]~101_combout\ = (\bcoreg|regB[13]~71_combout\ & ((\ir|sr_out\(20)) # (!\bcoreg|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|sr_out\(20),
	datab => \bcoreg|regB[13]~71_combout\,
	datad => \bcoreg|Equal1~0_combout\,
	combout => \bcoreg|regB[13]~101_combout\);

-- Location: FF_X36_Y24_N13
\rgB|sr_out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|regB[13]~101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rgB|sr_out\(13));

-- Location: LCCOMB_X32_Y24_N2
\mux_ulaB|m_out[13]~38\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mux_ulaB|m_out[13]~38_combout\ = (\ctr_mips|pstate.decode_st~q\ & (((\ir|sr_out\(11))))) # (!\ctr_mips|pstate.decode_st~q\ & ((\ctr_mips|pstate.fetch_st~q\ & (\ir|sr_out\(13))) # (!\ctr_mips|pstate.fetch_st~q\ & ((\ir|sr_out\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|sr_out\(13),
	datab => \ctr_mips|pstate.decode_st~q\,
	datac => \ir|sr_out\(11),
	datad => \ctr_mips|pstate.fetch_st~q\,
	combout => \mux_ulaB|m_out[13]~38_combout\);

-- Location: LCCOMB_X32_Y24_N16
\mux_ulaB|m_out[13]~39\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mux_ulaB|m_out[13]~39_combout\ = (\ctr_mips|WideOr0~0_combout\ & (\rgB|sr_out\(13) & (!\ctr_mips|s_aluBin\(0)))) # (!\ctr_mips|WideOr0~0_combout\ & (((\mux_ulaB|m_out[13]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|WideOr0~0_combout\,
	datab => \rgB|sr_out\(13),
	datac => \ctr_mips|s_aluBin\(0),
	datad => \mux_ulaB|m_out[13]~38_combout\,
	combout => \mux_ulaB|m_out[13]~39_combout\);

-- Location: LCCOMB_X35_Y21_N22
\alu|ShiftLeft0~70\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~70_combout\ = (\mux_ulaA_shift|m_out[1]~38_combout\ & (((\mux_ulaB|m_out[13]~39_combout\)))) # (!\mux_ulaA_shift|m_out[1]~38_combout\ & ((\mux_ulaA_shift|m_out[1]~37_combout\ & ((\mux_ulaB|m_out[13]~39_combout\))) # 
-- (!\mux_ulaA_shift|m_out[1]~37_combout\ & (\mux_ulaB|m_out[15]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[1]~38_combout\,
	datab => \mux_ulaB|m_out[15]~35_combout\,
	datac => \mux_ulaB|m_out[13]~39_combout\,
	datad => \mux_ulaA_shift|m_out[1]~37_combout\,
	combout => \alu|ShiftLeft0~70_combout\);

-- Location: LCCOMB_X36_Y25_N24
\alu|ShiftLeft0~71\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~71_combout\ = (\mux_ulaA_shift|m_out[0]~36_combout\ & (\alu|ShiftLeft0~65_combout\)) # (!\mux_ulaA_shift|m_out[0]~36_combout\ & ((\alu|ShiftLeft0~70_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftLeft0~65_combout\,
	datac => \mux_ulaA_shift|m_out[0]~36_combout\,
	datad => \alu|ShiftLeft0~70_combout\,
	combout => \alu|ShiftLeft0~71_combout\);

-- Location: LCCOMB_X36_Y25_N18
\alu|ShiftLeft0~72\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~72_combout\ = (\mux_ulaA_shift|m_out[2]~32_combout\ & (\alu|ShiftLeft0~53_combout\)) # (!\mux_ulaA_shift|m_out[2]~32_combout\ & ((\alu|ShiftLeft0~71_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftLeft0~53_combout\,
	datab => \mux_ulaA_shift|m_out[2]~32_combout\,
	datad => \alu|ShiftLeft0~71_combout\,
	combout => \alu|ShiftLeft0~72_combout\);

-- Location: LCCOMB_X35_Y19_N10
\alu|ShiftLeft0~124\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~124_combout\ = (\mux_ulaA_shift|m_out[3]~30_combout\ & (\alu|ShiftLeft0~69_combout\)) # (!\mux_ulaA_shift|m_out[3]~30_combout\ & ((\alu|ShiftLeft0~72_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftLeft0~69_combout\,
	datac => \mux_ulaA_shift|m_out[3]~30_combout\,
	datad => \alu|ShiftLeft0~72_combout\,
	combout => \alu|ShiftLeft0~124_combout\);

-- Location: LCCOMB_X27_Y25_N26
\alu|ShiftLeft0~88\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~88_combout\ = (!\mux_ulaB|Equal2~0_combout\ & ((\mux_ulaA_shift|m_out[0]~36_combout\ & ((\rgB|sr_out\(18)))) # (!\mux_ulaA_shift|m_out[0]~36_combout\ & (\rgB|sr_out\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[0]~36_combout\,
	datab => \mux_ulaB|Equal2~0_combout\,
	datac => \rgB|sr_out\(19),
	datad => \rgB|sr_out\(18),
	combout => \alu|ShiftLeft0~88_combout\);

-- Location: LCCOMB_X27_Y25_N20
\alu|ShiftLeft0~87\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~87_combout\ = (\mux_ulaA_shift|m_out[1]~34_combout\ & ((\mux_ulaA_shift|m_out[0]~36_combout\ & ((\mux_ulaB|m_out[16]~79_combout\))) # (!\mux_ulaA_shift|m_out[0]~36_combout\ & (\mux_ulaB|m_out[17]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[1]~34_combout\,
	datab => \mux_ulaB|m_out[17]~32_combout\,
	datac => \mux_ulaA_shift|m_out[0]~36_combout\,
	datad => \mux_ulaB|m_out[16]~79_combout\,
	combout => \alu|ShiftLeft0~87_combout\);

-- Location: LCCOMB_X27_Y25_N24
\alu|ShiftLeft0~89\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~89_combout\ = (\alu|ShiftLeft0~87_combout\) # ((!\mux_ulaA_shift|m_out[1]~34_combout\ & ((\mux_ulaB|m_out[31]~28_combout\) # (\alu|ShiftLeft0~88_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[1]~34_combout\,
	datab => \mux_ulaB|m_out[31]~28_combout\,
	datac => \alu|ShiftLeft0~88_combout\,
	datad => \alu|ShiftLeft0~87_combout\,
	combout => \alu|ShiftLeft0~89_combout\);

-- Location: LCCOMB_X26_Y25_N30
\alu|ShiftLeft0~104\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~104_combout\ = (\mux_ulaA_shift|m_out[1]~34_combout\ & ((\mux_ulaA_shift|m_out[0]~36_combout\ & (\rgB|sr_out\(20))) # (!\mux_ulaA_shift|m_out[0]~36_combout\ & ((\rgB|sr_out\(21))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rgB|sr_out\(20),
	datab => \mux_ulaA_shift|m_out[0]~36_combout\,
	datac => \mux_ulaA_shift|m_out[1]~34_combout\,
	datad => \rgB|sr_out\(21),
	combout => \alu|ShiftLeft0~104_combout\);

-- Location: LCCOMB_X26_Y25_N20
\alu|ShiftLeft0~103\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~103_combout\ = (!\mux_ulaA_shift|m_out[1]~34_combout\ & ((\mux_ulaA_shift|m_out[0]~36_combout\ & ((\rgB|sr_out\(22)))) # (!\mux_ulaA_shift|m_out[0]~36_combout\ & (\rgB|sr_out\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rgB|sr_out\(23),
	datab => \mux_ulaA_shift|m_out[1]~34_combout\,
	datac => \mux_ulaA_shift|m_out[0]~36_combout\,
	datad => \rgB|sr_out\(22),
	combout => \alu|ShiftLeft0~103_combout\);

-- Location: LCCOMB_X26_Y25_N8
\alu|ShiftLeft0~105\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~105_combout\ = (\mux_ulaB|m_out[31]~28_combout\) # ((!\mux_ulaB|Equal2~0_combout\ & ((\alu|ShiftLeft0~104_combout\) # (\alu|ShiftLeft0~103_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[31]~28_combout\,
	datab => \mux_ulaB|Equal2~0_combout\,
	datac => \alu|ShiftLeft0~104_combout\,
	datad => \alu|ShiftLeft0~103_combout\,
	combout => \alu|ShiftLeft0~105_combout\);

-- Location: LCCOMB_X34_Y19_N24
\alu|ShiftLeft0~106\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~106_combout\ = (\mux_ulaA_shift|m_out[2]~32_combout\ & (\alu|ShiftLeft0~89_combout\)) # (!\mux_ulaA_shift|m_out[2]~32_combout\ & ((\alu|ShiftLeft0~105_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ulaA_shift|m_out[2]~32_combout\,
	datac => \alu|ShiftLeft0~89_combout\,
	datad => \alu|ShiftLeft0~105_combout\,
	combout => \alu|ShiftLeft0~106_combout\);

-- Location: LCCOMB_X34_Y19_N20
\alu|Mux0~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux0~4_combout\ = (\mux_ulaA_shift|m_out[3]~30_combout\ & (((\alu|ShiftLeft0~106_combout\)))) # (!\mux_ulaA_shift|m_out[3]~30_combout\ & ((\alu|Mux0~3_combout\) # ((\mux_ulaB|m_out[31]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux0~3_combout\,
	datab => \mux_ulaB|m_out[31]~28_combout\,
	datac => \mux_ulaA_shift|m_out[3]~30_combout\,
	datad => \alu|ShiftLeft0~106_combout\,
	combout => \alu|Mux0~4_combout\);

-- Location: LCCOMB_X34_Y19_N18
\alu|Mux0~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux0~5_combout\ = (!\alu|ShiftLeft0~17_combout\ & ((\mux_ulaA_shift|m_out[4]~28_combout\ & (\alu|ShiftLeft0~124_combout\)) # (!\mux_ulaA_shift|m_out[4]~28_combout\ & ((\alu|Mux0~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftLeft0~17_combout\,
	datab => \mux_ulaA_shift|m_out[4]~28_combout\,
	datac => \alu|ShiftLeft0~124_combout\,
	datad => \alu|Mux0~4_combout\,
	combout => \alu|Mux0~5_combout\);

-- Location: LCCOMB_X34_Y19_N12
\alu|Mux0~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux0~6_combout\ = (\actr|alu_ctr[2]~22_combout\ & (!\mux_ulaA_shift|m_out[31]~0_combout\ & (!\mux_ulaB|m_out[31]~29_combout\))) # (!\actr|alu_ctr[2]~22_combout\ & (((\alu|Mux0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[31]~0_combout\,
	datab => \mux_ulaB|m_out[31]~29_combout\,
	datac => \actr|alu_ctr[2]~22_combout\,
	datad => \alu|Mux0~5_combout\,
	combout => \alu|Mux0~6_combout\);

-- Location: LCCOMB_X34_Y19_N16
\alu|Mux0~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux0~9_combout\ = (\actr|alu_ctr[0]~21_combout\ & (\actr|alu_ctr[3]~18_combout\ $ ((!\alu|Mux0~8_combout\)))) # (!\actr|alu_ctr[0]~21_combout\ & (\actr|alu_ctr[3]~18_combout\ & ((\alu|Mux0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011010000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[3]~18_combout\,
	datab => \actr|alu_ctr[0]~21_combout\,
	datac => \alu|Mux0~8_combout\,
	datad => \alu|Mux0~6_combout\,
	combout => \alu|Mux0~9_combout\);

-- Location: LCCOMB_X34_Y19_N22
\alu|Mux0~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux0~10_combout\ = (\actr|alu_ctr[3]~18_combout\ & (\actr|alu_ctr[1]~14_combout\ & ((\alu|Mux0~9_combout\)))) # (!\actr|alu_ctr[3]~18_combout\ & ((\actr|alu_ctr[1]~14_combout\ & (\alu|Mux0~0_combout\)) # (!\actr|alu_ctr[1]~14_combout\ & 
-- ((!\alu|Mux0~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[3]~18_combout\,
	datab => \actr|alu_ctr[1]~14_combout\,
	datac => \alu|Mux0~0_combout\,
	datad => \alu|Mux0~9_combout\,
	combout => \alu|Mux0~10_combout\);

-- Location: LCCOMB_X26_Y25_N6
\mux_ulaB|m_out[30]~66\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mux_ulaB|m_out[30]~66_combout\ = (\mux_ulaB|m_out[31]~28_combout\) # ((\ctr_mips|pstate.fetch_st~q\ & (\rgB|sr_out\(30) & \ctr_mips|WideOr0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.fetch_st~q\,
	datab => \rgB|sr_out\(30),
	datac => \ctr_mips|WideOr0~0_combout\,
	datad => \mux_ulaB|m_out[31]~28_combout\,
	combout => \mux_ulaB|m_out[30]~66_combout\);

-- Location: LCCOMB_X27_Y25_N8
\mux_ulaB|m_out[28]~68\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mux_ulaB|m_out[28]~68_combout\ = (\mux_ulaB|m_out[31]~28_combout\) # ((\rgB|sr_out\(28) & (\ctr_mips|pstate.fetch_st~q\ & \ctr_mips|WideOr0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rgB|sr_out\(28),
	datab => \ctr_mips|pstate.fetch_st~q\,
	datac => \ctr_mips|WideOr0~0_combout\,
	datad => \mux_ulaB|m_out[31]~28_combout\,
	combout => \mux_ulaB|m_out[28]~68_combout\);

-- Location: LCCOMB_X26_Y21_N22
\mux_ulaB|m_out[26]~70\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mux_ulaB|m_out[26]~70_combout\ = (\mux_ulaB|m_out[31]~28_combout\) # ((\ctr_mips|pstate.fetch_st~q\ & (\ctr_mips|WideOr0~0_combout\ & \rgB|sr_out\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[31]~28_combout\,
	datab => \ctr_mips|pstate.fetch_st~q\,
	datac => \ctr_mips|WideOr0~0_combout\,
	datad => \rgB|sr_out\(26),
	combout => \mux_ulaB|m_out[26]~70_combout\);

-- Location: LCCOMB_X31_Y22_N6
\alu|Mux4~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux4~4_combout\ = (\mux_ulaA_shift|m_out[4]~28_combout\) # ((\mux_ulaA_shift|m_out[2]~32_combout\ & !\mux_ulaA_shift|m_out[3]~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[2]~32_combout\,
	datab => \mux_ulaA_shift|m_out[4]~28_combout\,
	datad => \mux_ulaA_shift|m_out[3]~30_combout\,
	combout => \alu|Mux4~4_combout\);

-- Location: LCCOMB_X29_Y21_N14
\alu|ShiftLeft0~43\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~43_combout\ = (!\mux_ulaA_shift|m_out[2]~32_combout\ & (!\mux_ulaA_shift|m_out[1]~34_combout\ & \mux_ulaA_shift|m_out[3]~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ulaA_shift|m_out[2]~32_combout\,
	datac => \mux_ulaA_shift|m_out[1]~34_combout\,
	datad => \mux_ulaA_shift|m_out[3]~30_combout\,
	combout => \alu|ShiftLeft0~43_combout\);

-- Location: LCCOMB_X29_Y21_N4
\alu|ShiftLeft0~47\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~47_combout\ = (\alu|ShiftLeft0~46_combout\ & (((\alu|ShiftLeft0~43_combout\ & \alu|ShiftLeft0~18_combout\)) # (!\mux_ulaA_shift|m_out[3]~30_combout\))) # (!\alu|ShiftLeft0~46_combout\ & (((\alu|ShiftLeft0~43_combout\ & 
-- \alu|ShiftLeft0~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftLeft0~46_combout\,
	datab => \mux_ulaA_shift|m_out[3]~30_combout\,
	datac => \alu|ShiftLeft0~43_combout\,
	datad => \alu|ShiftLeft0~18_combout\,
	combout => \alu|ShiftLeft0~47_combout\);

-- Location: LCCOMB_X31_Y22_N30
\alu|ShiftRight1~94\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~94_combout\ = (!\mux_ulaA_shift|m_out[3]~30_combout\ & ((\actr|shift_ctr~1_combout\ & ((!\ir|sr_out\(10)))) # (!\actr|shift_ctr~1_combout\ & (!\mux_ulaA_shift|m_out[4]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[4]~27_combout\,
	datab => \ir|sr_out\(10),
	datac => \mux_ulaA_shift|m_out[3]~30_combout\,
	datad => \actr|shift_ctr~1_combout\,
	combout => \alu|ShiftRight1~94_combout\);

-- Location: LCCOMB_X34_Y25_N6
\bcoreg|regB[12]~102\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|regB[12]~102_combout\ = (\bcoreg|regB[12]~72_combout\ & ((\ir|sr_out\(20)) # (!\bcoreg|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|regB[12]~72_combout\,
	datab => \bcoreg|Equal1~0_combout\,
	datad => \ir|sr_out\(20),
	combout => \bcoreg|regB[12]~102_combout\);

-- Location: FF_X34_Y25_N7
\rgB|sr_out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|regB[12]~102_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rgB|sr_out\(12));

-- Location: M9K_X33_Y24_N0
\mem|altsyncram_component|auto_generated|ram_block1a0\ : cycloneiv_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002800090002000070001800050001000030000800010000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000B00000000300000188000004202A0210000000008018200408000000400430240FC0030F006088102000050000A",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mips_rom.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mips_mem:mem|altsyncram:altsyncram_component|altsyncram_rff1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 8,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \ctr_mips|WideOr2~0_combout\,
	portare => VCC,
	clk0 => \clk_rom~inputclkctrl_outclk\,
	portadatain => \mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \mem|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: FF_X32_Y26_N27
\ir|sr_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mem|altsyncram_component|auto_generated|q_a\(8),
	sload => VCC,
	ena => \ctr_mips|ALT_INV_pstate.fetch_st~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|sr_out\(8));

-- Location: LCCOMB_X32_Y26_N26
\mux_ulaB|m_out[10]~44\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mux_ulaB|m_out[10]~44_combout\ = (\ctr_mips|pstate.decode_st~q\ & (((\ir|sr_out\(8))))) # (!\ctr_mips|pstate.decode_st~q\ & ((\ctr_mips|pstate.fetch_st~q\ & (\ir|sr_out\(10))) # (!\ctr_mips|pstate.fetch_st~q\ & ((\ir|sr_out\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.decode_st~q\,
	datab => \ir|sr_out\(10),
	datac => \ir|sr_out\(8),
	datad => \ctr_mips|pstate.fetch_st~q\,
	combout => \mux_ulaB|m_out[10]~44_combout\);

-- Location: LCCOMB_X32_Y26_N12
\mux_ulaB|m_out[10]~45\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mux_ulaB|m_out[10]~45_combout\ = (\ctr_mips|WideOr0~0_combout\ & (!\ctr_mips|s_aluBin\(0) & (\rgB|sr_out\(10)))) # (!\ctr_mips|WideOr0~0_combout\ & (((\mux_ulaB|m_out[10]~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|s_aluBin\(0),
	datab => \rgB|sr_out\(10),
	datac => \mux_ulaB|m_out[10]~44_combout\,
	datad => \ctr_mips|WideOr0~0_combout\,
	combout => \mux_ulaB|m_out[10]~45_combout\);

-- Location: LCCOMB_X35_Y25_N12
\mux_ulaB|m_out[12]~41\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mux_ulaB|m_out[12]~41_combout\ = (\ctr_mips|WideOr0~0_combout\ & (((\rgB|sr_out\(12) & !\ctr_mips|s_aluBin\(0))))) # (!\ctr_mips|WideOr0~0_combout\ & (\mux_ulaB|m_out[12]~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[12]~40_combout\,
	datab => \ctr_mips|WideOr0~0_combout\,
	datac => \rgB|sr_out\(12),
	datad => \ctr_mips|s_aluBin\(0),
	combout => \mux_ulaB|m_out[12]~41_combout\);

-- Location: LCCOMB_X35_Y25_N0
\alu|ShiftLeft0~56\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~56_combout\ = (\mux_ulaA_shift|m_out[1]~37_combout\ & (\mux_ulaB|m_out[10]~45_combout\)) # (!\mux_ulaA_shift|m_out[1]~37_combout\ & ((\mux_ulaA_shift|m_out[1]~38_combout\ & (\mux_ulaB|m_out[10]~45_combout\)) # 
-- (!\mux_ulaA_shift|m_out[1]~38_combout\ & ((\mux_ulaB|m_out[12]~41_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[1]~37_combout\,
	datab => \mux_ulaB|m_out[10]~45_combout\,
	datac => \mux_ulaA_shift|m_out[1]~38_combout\,
	datad => \mux_ulaB|m_out[12]~41_combout\,
	combout => \alu|ShiftLeft0~56_combout\);

-- Location: LCCOMB_X35_Y25_N16
\alu|ShiftLeft0~60\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~60_combout\ = (\mux_ulaA_shift|m_out[1]~37_combout\ & (((\mux_ulaB|m_out[11]~43_combout\)))) # (!\mux_ulaA_shift|m_out[1]~37_combout\ & ((\mux_ulaA_shift|m_out[1]~38_combout\ & ((\mux_ulaB|m_out[11]~43_combout\))) # 
-- (!\mux_ulaA_shift|m_out[1]~38_combout\ & (\mux_ulaB|m_out[13]~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[1]~37_combout\,
	datab => \mux_ulaA_shift|m_out[1]~38_combout\,
	datac => \mux_ulaB|m_out[13]~39_combout\,
	datad => \mux_ulaB|m_out[11]~43_combout\,
	combout => \alu|ShiftLeft0~60_combout\);

-- Location: LCCOMB_X35_Y25_N4
\alu|ShiftLeft0~61\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~61_combout\ = (\mux_ulaA_shift|m_out[0]~36_combout\ & (\alu|ShiftLeft0~56_combout\)) # (!\mux_ulaA_shift|m_out[0]~36_combout\ & ((\alu|ShiftLeft0~60_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[0]~36_combout\,
	datab => \alu|ShiftLeft0~56_combout\,
	datad => \alu|ShiftLeft0~60_combout\,
	combout => \alu|ShiftLeft0~61_combout\);

-- Location: LCCOMB_X36_Y21_N26
\alu|ShiftLeft0~82\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~82_combout\ = (\mux_ulaA_shift|m_out[2]~32_combout\ & (\alu|ShiftLeft0~61_combout\)) # (!\mux_ulaA_shift|m_out[2]~32_combout\ & ((\alu|ShiftLeft0~81_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ulaA_shift|m_out[2]~32_combout\,
	datac => \alu|ShiftLeft0~61_combout\,
	datad => \alu|ShiftLeft0~81_combout\,
	combout => \alu|ShiftLeft0~82_combout\);

-- Location: LCCOMB_X31_Y21_N28
\alu|Mux6~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux6~2_combout\ = (\alu|Mux4~4_combout\ & (((!\alu|ShiftRight1~94_combout\)))) # (!\alu|Mux4~4_combout\ & ((\alu|ShiftRight1~94_combout\ & (\alu|ShiftLeft0~112_combout\)) # (!\alu|ShiftRight1~94_combout\ & ((\alu|ShiftLeft0~82_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftLeft0~112_combout\,
	datab => \alu|Mux4~4_combout\,
	datac => \alu|ShiftRight1~94_combout\,
	datad => \alu|ShiftLeft0~82_combout\,
	combout => \alu|Mux6~2_combout\);

-- Location: LCCOMB_X30_Y21_N20
\alu|Mux6~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux6~3_combout\ = (\alu|Mux4~4_combout\ & ((\alu|Mux6~2_combout\ & ((\alu|ShiftLeft0~47_combout\))) # (!\alu|Mux6~2_combout\ & (\alu|ShiftLeft0~97_combout\)))) # (!\alu|Mux4~4_combout\ & (((\alu|Mux6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftLeft0~97_combout\,
	datab => \alu|Mux4~4_combout\,
	datac => \alu|ShiftLeft0~47_combout\,
	datad => \alu|Mux6~2_combout\,
	combout => \alu|Mux6~3_combout\);

-- Location: LCCOMB_X30_Y21_N8
\alu|Mux6~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux6~8_combout\ = (\mux_ulaB|m_out[25]~71_combout\) # (((\actr|alu_ctr[0]~21_combout\) # (\mux_ulaA_shift|m_out[25]~6_combout\)) # (!\actr|alu_ctr[1]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[25]~71_combout\,
	datab => \actr|alu_ctr[1]~14_combout\,
	datac => \actr|alu_ctr[0]~21_combout\,
	datad => \mux_ulaA_shift|m_out[25]~6_combout\,
	combout => \alu|Mux6~8_combout\);

-- Location: LCCOMB_X30_Y19_N0
\alu|ShiftRight0~73\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~73_combout\ = (!\mux_ulaB|m_out[31]~28_combout\ & (((\mux_ulaB|Equal2~0_combout\) # (!\mux_ulaA_shift|m_out[3]~30_combout\)) # (!\rgB|sr_out\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[31]~28_combout\,
	datab => \rgB|sr_out\(31),
	datac => \mux_ulaA_shift|m_out[3]~30_combout\,
	datad => \mux_ulaB|Equal2~0_combout\,
	combout => \alu|ShiftRight0~73_combout\);

-- Location: LCCOMB_X28_Y25_N22
\alu|ShiftRight1~32\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~32_combout\ = (!\mux_ulaA_shift|m_out[1]~34_combout\ & ((\mux_ulaA_shift|m_out[0]~36_combout\ & (\rgB|sr_out\(30))) # (!\mux_ulaA_shift|m_out[0]~36_combout\ & ((\rgB|sr_out\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rgB|sr_out\(30),
	datab => \rgB|sr_out\(29),
	datac => \mux_ulaA_shift|m_out[1]~34_combout\,
	datad => \mux_ulaA_shift|m_out[0]~36_combout\,
	combout => \alu|ShiftRight1~32_combout\);

-- Location: LCCOMB_X28_Y24_N28
\alu|ShiftRight0~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~16_combout\ = (\mux_ulaA_shift|m_out[1]~37_combout\ & (\rgB|sr_out\(27))) # (!\mux_ulaA_shift|m_out[1]~37_combout\ & ((\mux_ulaA_shift|m_out[1]~38_combout\ & (\rgB|sr_out\(27))) # (!\mux_ulaA_shift|m_out[1]~38_combout\ & 
-- ((\rgB|sr_out\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[1]~37_combout\,
	datab => \rgB|sr_out\(27),
	datac => \rgB|sr_out\(25),
	datad => \mux_ulaA_shift|m_out[1]~38_combout\,
	combout => \alu|ShiftRight0~16_combout\);

-- Location: LCCOMB_X27_Y24_N2
\alu|ShiftRight0~41\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~41_combout\ = (\mux_ulaA_shift|m_out[0]~36_combout\ & (\alu|ShiftRight1~34_combout\)) # (!\mux_ulaA_shift|m_out[0]~36_combout\ & ((\alu|ShiftRight0~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight1~34_combout\,
	datac => \mux_ulaA_shift|m_out[0]~36_combout\,
	datad => \alu|ShiftRight0~16_combout\,
	combout => \alu|ShiftRight0~41_combout\);

-- Location: LCCOMB_X28_Y20_N28
\alu|ShiftRight0~43\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~43_combout\ = (\mux_ulaA_shift|m_out[2]~32_combout\ & ((\alu|ShiftRight0~42_combout\) # ((\alu|ShiftRight1~32_combout\)))) # (!\mux_ulaA_shift|m_out[2]~32_combout\ & (((\alu|ShiftRight0~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight0~42_combout\,
	datab => \mux_ulaA_shift|m_out[2]~32_combout\,
	datac => \alu|ShiftRight1~32_combout\,
	datad => \alu|ShiftRight0~41_combout\,
	combout => \alu|ShiftRight0~43_combout\);

-- Location: LCCOMB_X28_Y20_N4
\alu|ShiftRight0~78\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~78_combout\ = ((!\mux_ulaB|Equal2~0_combout\ & (!\mux_ulaA_shift|m_out[3]~30_combout\ & \alu|ShiftRight0~43_combout\))) # (!\alu|ShiftRight0~73_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|Equal2~0_combout\,
	datab => \mux_ulaA_shift|m_out[3]~30_combout\,
	datac => \alu|ShiftRight0~73_combout\,
	datad => \alu|ShiftRight0~43_combout\,
	combout => \alu|ShiftRight0~78_combout\);

-- Location: LCCOMB_X30_Y23_N18
\alu|Mux9~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux9~6_combout\ = (!\actr|alu_ctr[1]~14_combout\ & ((\alu|ShiftLeft0~16_combout\) # (!\actr|alu_ctr[0]~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \actr|alu_ctr[0]~21_combout\,
	datac => \actr|alu_ctr[1]~14_combout\,
	datad => \alu|ShiftLeft0~16_combout\,
	combout => \alu|Mux9~6_combout\);

-- Location: FF_X34_Y26_N5
\bcoreg|breg32_rtl_0_bypass[57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \breg_data_mux|m_out[23]~8_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_0_bypass\(57));

-- Location: LCCOMB_X34_Y26_N4
\bcoreg|regA[23]~61\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|regA[23]~61_combout\ = (\bcoreg|breg32_rtl_0_bypass\(58) & ((\bcoreg|breg32~45_combout\ & ((\bcoreg|breg32_rtl_0_bypass\(57)))) # (!\bcoreg|breg32~45_combout\ & (\bcoreg|breg32_rtl_0|auto_generated|ram_block1a23\)))) # 
-- (!\bcoreg|breg32_rtl_0_bypass\(58) & (((\bcoreg|breg32_rtl_0_bypass\(57)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|breg32_rtl_0_bypass\(58),
	datab => \bcoreg|breg32_rtl_0|auto_generated|ram_block1a23\,
	datac => \bcoreg|breg32_rtl_0_bypass\(57),
	datad => \bcoreg|breg32~45_combout\,
	combout => \bcoreg|regA[23]~61_combout\);

-- Location: LCCOMB_X29_Y26_N4
\bcoreg|regA[23]~97\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|regA[23]~97_combout\ = (\bcoreg|regA[23]~61_combout\ & ((\ir|sr_out\(25)) # (!\bcoreg|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|sr_out\(25),
	datab => \bcoreg|Equal0~0_combout\,
	datad => \bcoreg|regA[23]~61_combout\,
	combout => \bcoreg|regA[23]~97_combout\);

-- Location: FF_X29_Y26_N5
\rgA|sr_out[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|regA[23]~97_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rgA|sr_out\(23));

-- Location: LCCOMB_X29_Y26_N22
\mux_ulaA_shift|m_out[23]~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mux_ulaA_shift|m_out[23]~8_combout\ = (!\actr|shift_ctr~1_combout\ & ((\ctr_mips|WideOr1~combout\ & ((\rgA|sr_out\(23)))) # (!\ctr_mips|WideOr1~combout\ & (\pc|sr_out\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc|sr_out\(23),
	datab => \rgA|sr_out\(23),
	datac => \ctr_mips|WideOr1~combout\,
	datad => \actr|shift_ctr~1_combout\,
	combout => \mux_ulaA_shift|m_out[23]~8_combout\);

-- Location: LCCOMB_X32_Y24_N10
\mux_ulaB|m_out[22]~74\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mux_ulaB|m_out[22]~74_combout\ = (\mux_ulaB|m_out[31]~28_combout\) # ((\ctr_mips|WideOr0~0_combout\ & (\ctr_mips|pstate.fetch_st~q\ & \rgB|sr_out\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|WideOr0~0_combout\,
	datab => \ctr_mips|pstate.fetch_st~q\,
	datac => \mux_ulaB|m_out[31]~28_combout\,
	datad => \rgB|sr_out\(22),
	combout => \mux_ulaB|m_out[22]~74_combout\);

-- Location: LCCOMB_X27_Y24_N22
\mux_ulaB|m_out[21]~75\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mux_ulaB|m_out[21]~75_combout\ = (\mux_ulaB|m_out[31]~28_combout\) # ((\rgB|sr_out\(21) & (\ctr_mips|pstate.fetch_st~q\ & \ctr_mips|WideOr0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rgB|sr_out\(21),
	datab => \ctr_mips|pstate.fetch_st~q\,
	datac => \ctr_mips|WideOr0~0_combout\,
	datad => \mux_ulaB|m_out[31]~28_combout\,
	combout => \mux_ulaB|m_out[21]~75_combout\);

-- Location: LCCOMB_X35_Y20_N4
\pc|sr_out[20]~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pc|sr_out[20]~7_combout\ = (\ctr_mips|pstate.branch_ex_st~q\ & (\regULA|sr_out\(20))) # (!\ctr_mips|pstate.branch_ex_st~q\ & ((\alu|Mux11~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.branch_ex_st~q\,
	datab => \regULA|sr_out\(20),
	datad => \alu|Mux11~8_combout\,
	combout => \pc|sr_out[20]~7_combout\);

-- Location: FF_X32_Y22_N3
\ir|sr_out[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mem|altsyncram_component|auto_generated|q_a\(18),
	sload => VCC,
	ena => \ctr_mips|ALT_INV_pstate.fetch_st~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|sr_out\(18));

-- Location: FF_X35_Y20_N5
\pc|sr_out[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \pc|sr_out[20]~7_combout\,
	asdata => \ir|sr_out\(18),
	sclr => \rst~input_o\,
	sload => \ctr_mips|pstate.jump_ex_st~q\,
	ena => \pc|sr_out[0]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pc|sr_out\(20));

-- Location: LCCOMB_X29_Y26_N10
\mux_ulaA_shift|m_out[20]~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mux_ulaA_shift|m_out[20]~11_combout\ = (!\actr|shift_ctr~1_combout\ & ((\ctr_mips|WideOr1~combout\ & (\rgA|sr_out\(20))) # (!\ctr_mips|WideOr1~combout\ & ((\pc|sr_out\(20))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rgA|sr_out\(20),
	datab => \pc|sr_out\(20),
	datac => \ctr_mips|WideOr1~combout\,
	datad => \actr|shift_ctr~1_combout\,
	combout => \mux_ulaA_shift|m_out[20]~11_combout\);

-- Location: LCCOMB_X27_Y21_N24
\mux_ulaB|m_out[19]~77\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mux_ulaB|m_out[19]~77_combout\ = (\mux_ulaB|m_out[31]~28_combout\) # ((\ctr_mips|WideOr0~0_combout\ & (\ctr_mips|pstate.fetch_st~q\ & \rgB|sr_out\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[31]~28_combout\,
	datab => \ctr_mips|WideOr0~0_combout\,
	datac => \ctr_mips|pstate.fetch_st~q\,
	datad => \rgB|sr_out\(19),
	combout => \mux_ulaB|m_out[19]~77_combout\);

-- Location: LCCOMB_X31_Y24_N24
\bcoreg|breg32_rtl_0_bypass[47]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|breg32_rtl_0_bypass[47]~feeder_combout\ = \breg_data_mux|m_out[18]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \breg_data_mux|m_out[18]~13_combout\,
	combout => \bcoreg|breg32_rtl_0_bypass[47]~feeder_combout\);

-- Location: FF_X31_Y24_N25
\bcoreg|breg32_rtl_0_bypass[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|breg32_rtl_0_bypass[47]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_0_bypass\(47));

-- Location: LCCOMB_X31_Y24_N14
\bcoreg|regA[18]~67\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|regA[18]~67_combout\ = (!\bcoreg|Equal0~1_combout\ & ((\bcoreg|regA[18]~66_combout\ & (\bcoreg|breg32_rtl_0|auto_generated|ram_block1a18\)) # (!\bcoreg|regA[18]~66_combout\ & ((\bcoreg|breg32_rtl_0_bypass\(47))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|regA[18]~66_combout\,
	datab => \bcoreg|Equal0~1_combout\,
	datac => \bcoreg|breg32_rtl_0|auto_generated|ram_block1a18\,
	datad => \bcoreg|breg32_rtl_0_bypass\(47),
	combout => \bcoreg|regA[18]~67_combout\);

-- Location: FF_X31_Y24_N15
\rgA|sr_out[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|regA[18]~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rgA|sr_out\(18));

-- Location: LCCOMB_X31_Y24_N28
\mux_ulaA_shift|m_out[18]~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mux_ulaA_shift|m_out[18]~13_combout\ = (!\actr|shift_ctr~1_combout\ & ((\ctr_mips|WideOr1~combout\ & ((\rgA|sr_out\(18)))) # (!\ctr_mips|WideOr1~combout\ & (\pc|sr_out\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc|sr_out\(18),
	datab => \rgA|sr_out\(18),
	datac => \ctr_mips|WideOr1~combout\,
	datad => \actr|shift_ctr~1_combout\,
	combout => \mux_ulaA_shift|m_out[18]~13_combout\);

-- Location: LCCOMB_X36_Y22_N22
\alu|Mux14~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux14~2_combout\ = (!\actr|alu_ctr[0]~21_combout\ & (\actr|alu_ctr[2]~22_combout\ & (!\mux_ulaB|m_out[17]~32_combout\ & !\mux_ulaA_shift|m_out[17]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[0]~21_combout\,
	datab => \actr|alu_ctr[2]~22_combout\,
	datac => \mux_ulaB|m_out[17]~32_combout\,
	datad => \mux_ulaA_shift|m_out[17]~14_combout\,
	combout => \alu|Mux14~2_combout\);

-- Location: LCCOMB_X36_Y19_N24
\alu|Mux9~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux9~4_combout\ = (\actr|alu_ctr[0]~21_combout\) # ((\alu|ShiftLeft0~15_combout\) # ((\alu|ShiftLeft0~12_combout\) # (\mux_ulaA_shift|m_out[4]~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[0]~21_combout\,
	datab => \alu|ShiftLeft0~15_combout\,
	datac => \alu|ShiftLeft0~12_combout\,
	datad => \mux_ulaA_shift|m_out[4]~28_combout\,
	combout => \alu|Mux9~4_combout\);

-- Location: LCCOMB_X36_Y22_N24
\alu|ShiftLeft0~83\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~83_combout\ = (\alu|ShiftLeft0~18_combout\ & (\alu|Mux31~17_combout\ & !\mux_ulaA_shift|m_out[1]~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu|ShiftLeft0~18_combout\,
	datac => \alu|Mux31~17_combout\,
	datad => \mux_ulaA_shift|m_out[1]~34_combout\,
	combout => \alu|ShiftLeft0~83_combout\);

-- Location: LCCOMB_X36_Y19_N6
\alu|Mux9~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux9~5_combout\ = (\actr|alu_ctr[0]~21_combout\) # ((\mux_ulaA_shift|m_out[3]~30_combout\ & \alu|ShiftLeft0~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[3]~30_combout\,
	datac => \actr|alu_ctr[0]~21_combout\,
	datad => \alu|ShiftLeft0~16_combout\,
	combout => \alu|Mux9~5_combout\);

-- Location: LCCOMB_X36_Y19_N0
\alu|Mux9~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux9~17_combout\ = (\actr|alu_ctr[0]~21_combout\) # ((\mux_ulaA_shift|m_out[4]~28_combout\ & (!\alu|ShiftLeft0~12_combout\ & !\alu|ShiftLeft0~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[0]~21_combout\,
	datab => \mux_ulaA_shift|m_out[4]~28_combout\,
	datac => \alu|ShiftLeft0~12_combout\,
	datad => \alu|ShiftLeft0~15_combout\,
	combout => \alu|Mux9~17_combout\);

-- Location: LCCOMB_X36_Y22_N20
\alu|Mux14~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux14~3_combout\ = (\alu|Mux9~5_combout\ & ((\alu|a32~14_combout\) # ((!\alu|Mux9~17_combout\)))) # (!\alu|Mux9~5_combout\ & (((\alu|ShiftLeft0~83_combout\ & \alu|Mux9~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|a32~14_combout\,
	datab => \alu|ShiftLeft0~83_combout\,
	datac => \alu|Mux9~5_combout\,
	datad => \alu|Mux9~17_combout\,
	combout => \alu|Mux14~3_combout\);

-- Location: LCCOMB_X36_Y22_N10
\alu|Mux14~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux14~4_combout\ = (\alu|Mux9~4_combout\ & (((\alu|Mux14~3_combout\)))) # (!\alu|Mux9~4_combout\ & ((\alu|Mux14~3_combout\ & (\alu|ShiftLeft0~46_combout\)) # (!\alu|Mux14~3_combout\ & ((\alu|ShiftLeft0~82_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftLeft0~46_combout\,
	datab => \alu|ShiftLeft0~82_combout\,
	datac => \alu|Mux9~4_combout\,
	datad => \alu|Mux14~3_combout\,
	combout => \alu|Mux14~4_combout\);

-- Location: LCCOMB_X36_Y22_N4
\alu|Mux14~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux14~5_combout\ = (\alu|Mux14~12_combout\ & ((\alu|Mux14~2_combout\) # ((!\actr|alu_ctr[2]~22_combout\ & \alu|Mux14~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[2]~22_combout\,
	datab => \alu|Mux14~2_combout\,
	datac => \alu|Mux14~12_combout\,
	datad => \alu|Mux14~4_combout\,
	combout => \alu|Mux14~5_combout\);

-- Location: LCCOMB_X30_Y20_N30
\alu|Mux9~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux9~7_combout\ = (\actr|alu_ctr[2]~22_combout\ & ((!\alu|ShiftLeft0~16_combout\) # (!\actr|alu_ctr[1]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \actr|alu_ctr[2]~22_combout\,
	datac => \actr|alu_ctr[1]~14_combout\,
	datad => \alu|ShiftLeft0~16_combout\,
	combout => \alu|Mux9~7_combout\);

-- Location: LCCOMB_X32_Y21_N24
\pc|sr_out[13]~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pc|sr_out[13]~14_combout\ = (\ctr_mips|pstate.branch_ex_st~q\ & (\regULA|sr_out\(13))) # (!\ctr_mips|pstate.branch_ex_st~q\ & ((\alu|Mux18~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.branch_ex_st~q\,
	datab => \regULA|sr_out\(13),
	datad => \alu|Mux18~11_combout\,
	combout => \pc|sr_out[13]~14_combout\);

-- Location: FF_X32_Y21_N25
\pc|sr_out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \pc|sr_out[13]~14_combout\,
	asdata => \ir|sr_out\(11),
	sclr => \rst~input_o\,
	sload => \ctr_mips|pstate.jump_ex_st~q\,
	ena => \pc|sr_out[0]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pc|sr_out\(13));

-- Location: LCCOMB_X29_Y23_N10
\mux_ulaA_shift|m_out[13]~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mux_ulaA_shift|m_out[13]~18_combout\ = (!\actr|shift_ctr~1_combout\ & ((\ctr_mips|WideOr1~combout\ & (\rgA|sr_out\(13))) # (!\ctr_mips|WideOr1~combout\ & ((\pc|sr_out\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rgA|sr_out\(13),
	datab => \pc|sr_out\(13),
	datac => \ctr_mips|WideOr1~combout\,
	datad => \actr|shift_ctr~1_combout\,
	combout => \mux_ulaA_shift|m_out[13]~18_combout\);

-- Location: LCCOMB_X30_Y26_N0
\pc|sr_out[11]~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pc|sr_out[11]~16_combout\ = (\ctr_mips|pstate.branch_ex_st~q\ & (\regULA|sr_out\(11))) # (!\ctr_mips|pstate.branch_ex_st~q\ & ((\alu|Mux20~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.branch_ex_st~q\,
	datab => \regULA|sr_out\(11),
	datad => \alu|Mux20~11_combout\,
	combout => \pc|sr_out[11]~16_combout\);

-- Location: FF_X30_Y26_N1
\pc|sr_out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \pc|sr_out[11]~16_combout\,
	asdata => \ir|sr_out\(9),
	sclr => \rst~input_o\,
	sload => \ctr_mips|pstate.jump_ex_st~q\,
	ena => \pc|sr_out[0]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pc|sr_out\(11));

-- Location: LCCOMB_X29_Y23_N0
\mux_ulaA_shift|m_out[11]~20\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mux_ulaA_shift|m_out[11]~20_combout\ = (!\actr|shift_ctr~1_combout\ & ((\ctr_mips|WideOr1~combout\ & (\rgA|sr_out\(11))) # (!\ctr_mips|WideOr1~combout\ & ((\pc|sr_out\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rgA|sr_out\(11),
	datab => \pc|sr_out\(11),
	datac => \ctr_mips|WideOr1~combout\,
	datad => \actr|shift_ctr~1_combout\,
	combout => \mux_ulaA_shift|m_out[11]~20_combout\);

-- Location: FF_X29_Y27_N5
\bcoreg|breg32_rtl_0_bypass[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \breg_data_mux|m_out[9]~22_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_0_bypass\(29));

-- Location: LCCOMB_X29_Y27_N4
\bcoreg|regA[9]~78\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|regA[9]~78_combout\ = (\bcoreg|breg32_rtl_0_bypass\(30) & ((\bcoreg|breg32~45_combout\ & (\bcoreg|breg32_rtl_0_bypass\(29))) # (!\bcoreg|breg32~45_combout\ & ((\bcoreg|breg32_rtl_0|auto_generated|ram_block1a9\))))) # 
-- (!\bcoreg|breg32_rtl_0_bypass\(30) & (((\bcoreg|breg32_rtl_0_bypass\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|breg32_rtl_0_bypass\(30),
	datab => \bcoreg|breg32~45_combout\,
	datac => \bcoreg|breg32_rtl_0_bypass\(29),
	datad => \bcoreg|breg32_rtl_0|auto_generated|ram_block1a9\,
	combout => \bcoreg|regA[9]~78_combout\);

-- Location: LCCOMB_X28_Y23_N14
\bcoreg|regA[9]~108\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|regA[9]~108_combout\ = (\bcoreg|regA[9]~78_combout\ & ((\ir|sr_out\(25)) # (!\bcoreg|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|Equal0~0_combout\,
	datac => \ir|sr_out\(25),
	datad => \bcoreg|regA[9]~78_combout\,
	combout => \bcoreg|regA[9]~108_combout\);

-- Location: FF_X28_Y23_N15
\rgA|sr_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|regA[9]~108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rgA|sr_out\(9));

-- Location: LCCOMB_X29_Y23_N12
\mux_ulaA_shift|m_out[9]~22\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mux_ulaA_shift|m_out[9]~22_combout\ = (!\actr|shift_ctr~1_combout\ & ((\ctr_mips|WideOr1~combout\ & ((\rgA|sr_out\(9)))) # (!\ctr_mips|WideOr1~combout\ & (\pc|sr_out\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc|sr_out\(9),
	datab => \rgA|sr_out\(9),
	datac => \ctr_mips|WideOr1~combout\,
	datad => \actr|shift_ctr~1_combout\,
	combout => \mux_ulaA_shift|m_out[9]~22_combout\);

-- Location: FF_X32_Y25_N11
\ir|sr_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mem|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \ctr_mips|ALT_INV_pstate.fetch_st~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|sr_out\(6));

-- Location: LCCOMB_X32_Y26_N2
\mux_ulaB|m_out[8]~48\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mux_ulaB|m_out[8]~48_combout\ = (\ctr_mips|pstate.decode_st~q\ & (((\ir|sr_out\(6))))) # (!\ctr_mips|pstate.decode_st~q\ & ((\ctr_mips|pstate.fetch_st~q\ & (\ir|sr_out\(8))) # (!\ctr_mips|pstate.fetch_st~q\ & ((\ir|sr_out\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.decode_st~q\,
	datab => \ir|sr_out\(8),
	datac => \ir|sr_out\(6),
	datad => \ctr_mips|pstate.fetch_st~q\,
	combout => \mux_ulaB|m_out[8]~48_combout\);

-- Location: LCCOMB_X32_Y26_N28
\mux_ulaB|m_out[8]~49\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mux_ulaB|m_out[8]~49_combout\ = (\ctr_mips|WideOr0~0_combout\ & (!\ctr_mips|s_aluBin\(0) & (\rgB|sr_out\(8)))) # (!\ctr_mips|WideOr0~0_combout\ & (((\mux_ulaB|m_out[8]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|s_aluBin\(0),
	datab => \ctr_mips|WideOr0~0_combout\,
	datac => \rgB|sr_out\(8),
	datad => \mux_ulaB|m_out[8]~48_combout\,
	combout => \mux_ulaB|m_out[8]~49_combout\);

-- Location: LCCOMB_X29_Y23_N30
\mux_ulaA_shift|m_out[7]~24\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mux_ulaA_shift|m_out[7]~24_combout\ = (!\actr|shift_ctr~1_combout\ & ((\ctr_mips|WideOr1~combout\ & (\rgA|sr_out\(7))) # (!\ctr_mips|WideOr1~combout\ & ((\pc|sr_out\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rgA|sr_out\(7),
	datab => \pc|sr_out\(7),
	datac => \ctr_mips|WideOr1~combout\,
	datad => \actr|shift_ctr~1_combout\,
	combout => \mux_ulaA_shift|m_out[7]~24_combout\);

-- Location: LCCOMB_X30_Y27_N14
\bcoreg|breg32_rtl_0_bypass[23]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|breg32_rtl_0_bypass[23]~feeder_combout\ = \breg_data_mux|m_out[6]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \breg_data_mux|m_out[6]~25_combout\,
	combout => \bcoreg|breg32_rtl_0_bypass[23]~feeder_combout\);

-- Location: FF_X30_Y27_N15
\bcoreg|breg32_rtl_0_bypass[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|breg32_rtl_0_bypass[23]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_0_bypass\(23));

-- Location: LCCOMB_X30_Y27_N28
\bcoreg|regA[6]~82\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|regA[6]~82_combout\ = (!\bcoreg|Equal0~1_combout\ & ((\bcoreg|regA[6]~81_combout\ & ((\bcoreg|breg32_rtl_0|auto_generated|ram_block1a6\))) # (!\bcoreg|regA[6]~81_combout\ & (\bcoreg|breg32_rtl_0_bypass\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|regA[6]~81_combout\,
	datab => \bcoreg|breg32_rtl_0_bypass\(23),
	datac => \bcoreg|breg32_rtl_0|auto_generated|ram_block1a6\,
	datad => \bcoreg|Equal0~1_combout\,
	combout => \bcoreg|regA[6]~82_combout\);

-- Location: FF_X30_Y27_N29
\rgA|sr_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|regA[6]~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rgA|sr_out\(6));

-- Location: LCCOMB_X29_Y23_N4
\mux_ulaA_shift|m_out[6]~25\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mux_ulaA_shift|m_out[6]~25_combout\ = (!\actr|shift_ctr~1_combout\ & ((\ctr_mips|WideOr1~combout\ & ((\rgA|sr_out\(6)))) # (!\ctr_mips|WideOr1~combout\ & (\pc|sr_out\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc|sr_out\(6),
	datab => \rgA|sr_out\(6),
	datac => \ctr_mips|WideOr1~combout\,
	datad => \actr|shift_ctr~1_combout\,
	combout => \mux_ulaA_shift|m_out[6]~25_combout\);

-- Location: LCCOMB_X31_Y27_N30
\mux_ulaB|m_out[5]~54\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mux_ulaB|m_out[5]~54_combout\ = (\ctr_mips|pstate.decode_st~q\ & (\ir|sr_out\(3))) # (!\ctr_mips|pstate.decode_st~q\ & ((\ctr_mips|pstate.fetch_st~q\ & ((\ir|sr_out\(5)))) # (!\ctr_mips|pstate.fetch_st~q\ & (\ir|sr_out\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|sr_out\(3),
	datab => \ir|sr_out\(5),
	datac => \ctr_mips|pstate.decode_st~q\,
	datad => \ctr_mips|pstate.fetch_st~q\,
	combout => \mux_ulaB|m_out[5]~54_combout\);

-- Location: LCCOMB_X31_Y27_N18
\mux_ulaB|m_out[5]~55\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mux_ulaB|m_out[5]~55_combout\ = (\ctr_mips|WideOr0~0_combout\ & (\rgB|sr_out\(5) & (!\ctr_mips|s_aluBin\(0)))) # (!\ctr_mips|WideOr0~0_combout\ & (((\mux_ulaB|m_out[5]~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rgB|sr_out\(5),
	datab => \ctr_mips|s_aluBin\(0),
	datac => \mux_ulaB|m_out[5]~54_combout\,
	datad => \ctr_mips|WideOr0~0_combout\,
	combout => \mux_ulaB|m_out[5]~55_combout\);

-- Location: LCCOMB_X29_Y25_N0
\mux_ulaB|m_out[4]~56\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mux_ulaB|m_out[4]~56_combout\ = (\ctr_mips|pstate.fetch_st~q\ & ((\ctr_mips|pstate.decode_st~q\ & (\ir|sr_out\(2))) # (!\ctr_mips|pstate.decode_st~q\ & ((\ir|sr_out\(4)))))) # (!\ctr_mips|pstate.fetch_st~q\ & (\ir|sr_out\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|sr_out\(2),
	datab => \ctr_mips|pstate.fetch_st~q\,
	datac => \ir|sr_out\(4),
	datad => \ctr_mips|pstate.decode_st~q\,
	combout => \mux_ulaB|m_out[4]~56_combout\);

-- Location: LCCOMB_X29_Y25_N12
\mux_ulaB|m_out[4]~57\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mux_ulaB|m_out[4]~57_combout\ = (\ctr_mips|WideOr0~0_combout\ & (!\ctr_mips|s_aluBin\(0) & (\rgB|sr_out\(4)))) # (!\ctr_mips|WideOr0~0_combout\ & (((\mux_ulaB|m_out[4]~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|s_aluBin\(0),
	datab => \rgB|sr_out\(4),
	datac => \ctr_mips|WideOr0~0_combout\,
	datad => \mux_ulaB|m_out[4]~56_combout\,
	combout => \mux_ulaB|m_out[4]~57_combout\);

-- Location: LCCOMB_X29_Y25_N22
\mux_ulaB|m_out[3]~58\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mux_ulaB|m_out[3]~58_combout\ = (\ctr_mips|pstate.fetch_st~q\ & ((\ctr_mips|pstate.decode_st~q\ & ((\ir|sr_out\(1)))) # (!\ctr_mips|pstate.decode_st~q\ & (\ir|sr_out\(3))))) # (!\ctr_mips|pstate.fetch_st~q\ & (((\ir|sr_out\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|sr_out\(3),
	datab => \ir|sr_out\(1),
	datac => \ctr_mips|pstate.fetch_st~q\,
	datad => \ctr_mips|pstate.decode_st~q\,
	combout => \mux_ulaB|m_out[3]~58_combout\);

-- Location: LCCOMB_X29_Y25_N14
\mux_ulaB|m_out[3]~59\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mux_ulaB|m_out[3]~59_combout\ = (\ctr_mips|WideOr0~0_combout\ & (\rgB|sr_out\(3) & ((!\ctr_mips|s_aluBin\(0))))) # (!\ctr_mips|WideOr0~0_combout\ & (((\mux_ulaB|m_out[3]~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|WideOr0~0_combout\,
	datab => \rgB|sr_out\(3),
	datac => \mux_ulaB|m_out[3]~58_combout\,
	datad => \ctr_mips|s_aluBin\(0),
	combout => \mux_ulaB|m_out[3]~59_combout\);

-- Location: LCCOMB_X32_Y25_N12
\mux_ulaB|m_out[2]~60\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mux_ulaB|m_out[2]~60_combout\ = (\ctr_mips|s_aluBin\(0) & (((\ir|sr_out\(0))))) # (!\ctr_mips|s_aluBin\(0) & (\ir|sr_out\(2) & ((!\ctr_mips|WideOr0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|s_aluBin\(0),
	datab => \ir|sr_out\(2),
	datac => \ir|sr_out\(0),
	datad => \ctr_mips|WideOr0~0_combout\,
	combout => \mux_ulaB|m_out[2]~60_combout\);

-- Location: LCCOMB_X32_Y25_N16
\mux_ulaB|m_out[2]~61\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mux_ulaB|m_out[2]~61_combout\ = (\mux_ulaB|m_out[2]~60_combout\) # ((\ctr_mips|WideOr0~0_combout\ & ((\rgB|sr_out\(2)) # (\ctr_mips|s_aluBin\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|WideOr0~0_combout\,
	datab => \rgB|sr_out\(2),
	datac => \ctr_mips|s_aluBin\(0),
	datad => \mux_ulaB|m_out[2]~60_combout\,
	combout => \mux_ulaB|m_out[2]~61_combout\);

-- Location: LCCOMB_X32_Y27_N30
\mux_ulaB|m_out[1]~62\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mux_ulaB|m_out[1]~62_combout\ = (!\ctr_mips|s_aluBin\(0) & ((\ctr_mips|WideOr0~0_combout\ & (\rgB|sr_out\(1))) # (!\ctr_mips|WideOr0~0_combout\ & ((\ir|sr_out\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rgB|sr_out\(1),
	datab => \ctr_mips|WideOr0~0_combout\,
	datac => \ctr_mips|s_aluBin\(0),
	datad => \ir|sr_out\(1),
	combout => \mux_ulaB|m_out[1]~62_combout\);

-- Location: LCCOMB_X29_Y25_N6
\mux_ulaB|m_out[0]~63\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mux_ulaB|m_out[0]~63_combout\ = (!\ctr_mips|s_aluBin\(0) & ((\ctr_mips|WideOr0~0_combout\ & (\rgB|sr_out\(0))) # (!\ctr_mips|WideOr0~0_combout\ & ((\ir|sr_out\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|WideOr0~0_combout\,
	datab => \rgB|sr_out\(0),
	datac => \ir|sr_out\(0),
	datad => \ctr_mips|s_aluBin\(0),
	combout => \mux_ulaB|m_out[0]~63_combout\);

-- Location: LCCOMB_X27_Y23_N0
\alu|tmp[0]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|tmp[0]~0_combout\ = (\mux_ulaA_shift|m_out[0]~36_combout\ & ((GND) # (!\mux_ulaB|m_out[0]~63_combout\))) # (!\mux_ulaA_shift|m_out[0]~36_combout\ & (\mux_ulaB|m_out[0]~63_combout\ $ (GND)))
-- \alu|tmp[0]~1\ = CARRY((\mux_ulaA_shift|m_out[0]~36_combout\) # (!\mux_ulaB|m_out[0]~63_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[0]~36_combout\,
	datab => \mux_ulaB|m_out[0]~63_combout\,
	datad => VCC,
	combout => \alu|tmp[0]~0_combout\,
	cout => \alu|tmp[0]~1\);

-- Location: LCCOMB_X27_Y23_N4
\alu|tmp[2]~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|tmp[2]~4_combout\ = ((\mux_ulaA_shift|m_out[2]~32_combout\ $ (\mux_ulaB|m_out[2]~61_combout\ $ (\alu|tmp[1]~3\)))) # (GND)
-- \alu|tmp[2]~5\ = CARRY((\mux_ulaA_shift|m_out[2]~32_combout\ & ((!\alu|tmp[1]~3\) # (!\mux_ulaB|m_out[2]~61_combout\))) # (!\mux_ulaA_shift|m_out[2]~32_combout\ & (!\mux_ulaB|m_out[2]~61_combout\ & !\alu|tmp[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[2]~32_combout\,
	datab => \mux_ulaB|m_out[2]~61_combout\,
	datad => VCC,
	cin => \alu|tmp[1]~3\,
	combout => \alu|tmp[2]~4_combout\,
	cout => \alu|tmp[2]~5\);

-- Location: LCCOMB_X27_Y23_N6
\alu|tmp[3]~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|tmp[3]~6_combout\ = (\mux_ulaA_shift|m_out[3]~30_combout\ & ((\mux_ulaB|m_out[3]~59_combout\ & (!\alu|tmp[2]~5\)) # (!\mux_ulaB|m_out[3]~59_combout\ & (\alu|tmp[2]~5\ & VCC)))) # (!\mux_ulaA_shift|m_out[3]~30_combout\ & 
-- ((\mux_ulaB|m_out[3]~59_combout\ & ((\alu|tmp[2]~5\) # (GND))) # (!\mux_ulaB|m_out[3]~59_combout\ & (!\alu|tmp[2]~5\))))
-- \alu|tmp[3]~7\ = CARRY((\mux_ulaA_shift|m_out[3]~30_combout\ & (\mux_ulaB|m_out[3]~59_combout\ & !\alu|tmp[2]~5\)) # (!\mux_ulaA_shift|m_out[3]~30_combout\ & ((\mux_ulaB|m_out[3]~59_combout\) # (!\alu|tmp[2]~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[3]~30_combout\,
	datab => \mux_ulaB|m_out[3]~59_combout\,
	datad => VCC,
	cin => \alu|tmp[2]~5\,
	combout => \alu|tmp[3]~6_combout\,
	cout => \alu|tmp[3]~7\);

-- Location: LCCOMB_X27_Y23_N16
\alu|tmp[8]~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|tmp[8]~16_combout\ = ((\mux_ulaA_shift|m_out[8]~23_combout\ $ (\mux_ulaB|m_out[8]~49_combout\ $ (\alu|tmp[7]~15\)))) # (GND)
-- \alu|tmp[8]~17\ = CARRY((\mux_ulaA_shift|m_out[8]~23_combout\ & ((!\alu|tmp[7]~15\) # (!\mux_ulaB|m_out[8]~49_combout\))) # (!\mux_ulaA_shift|m_out[8]~23_combout\ & (!\mux_ulaB|m_out[8]~49_combout\ & !\alu|tmp[7]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[8]~23_combout\,
	datab => \mux_ulaB|m_out[8]~49_combout\,
	datad => VCC,
	cin => \alu|tmp[7]~15\,
	combout => \alu|tmp[8]~16_combout\,
	cout => \alu|tmp[8]~17\);

-- Location: LCCOMB_X27_Y23_N18
\alu|tmp[9]~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|tmp[9]~18_combout\ = (\mux_ulaB|m_out[9]~47_combout\ & ((\mux_ulaA_shift|m_out[9]~22_combout\ & (!\alu|tmp[8]~17\)) # (!\mux_ulaA_shift|m_out[9]~22_combout\ & ((\alu|tmp[8]~17\) # (GND))))) # (!\mux_ulaB|m_out[9]~47_combout\ & 
-- ((\mux_ulaA_shift|m_out[9]~22_combout\ & (\alu|tmp[8]~17\ & VCC)) # (!\mux_ulaA_shift|m_out[9]~22_combout\ & (!\alu|tmp[8]~17\))))
-- \alu|tmp[9]~19\ = CARRY((\mux_ulaB|m_out[9]~47_combout\ & ((!\alu|tmp[8]~17\) # (!\mux_ulaA_shift|m_out[9]~22_combout\))) # (!\mux_ulaB|m_out[9]~47_combout\ & (!\mux_ulaA_shift|m_out[9]~22_combout\ & !\alu|tmp[8]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[9]~47_combout\,
	datab => \mux_ulaA_shift|m_out[9]~22_combout\,
	datad => VCC,
	cin => \alu|tmp[8]~17\,
	combout => \alu|tmp[9]~18_combout\,
	cout => \alu|tmp[9]~19\);

-- Location: LCCOMB_X27_Y23_N20
\alu|tmp[10]~20\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|tmp[10]~20_combout\ = ((\mux_ulaA_shift|m_out[10]~21_combout\ $ (\mux_ulaB|m_out[10]~45_combout\ $ (\alu|tmp[9]~19\)))) # (GND)
-- \alu|tmp[10]~21\ = CARRY((\mux_ulaA_shift|m_out[10]~21_combout\ & ((!\alu|tmp[9]~19\) # (!\mux_ulaB|m_out[10]~45_combout\))) # (!\mux_ulaA_shift|m_out[10]~21_combout\ & (!\mux_ulaB|m_out[10]~45_combout\ & !\alu|tmp[9]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[10]~21_combout\,
	datab => \mux_ulaB|m_out[10]~45_combout\,
	datad => VCC,
	cin => \alu|tmp[9]~19\,
	combout => \alu|tmp[10]~20_combout\,
	cout => \alu|tmp[10]~21\);

-- Location: LCCOMB_X27_Y23_N22
\alu|tmp[11]~22\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|tmp[11]~22_combout\ = (\mux_ulaB|m_out[11]~43_combout\ & ((\mux_ulaA_shift|m_out[11]~20_combout\ & (!\alu|tmp[10]~21\)) # (!\mux_ulaA_shift|m_out[11]~20_combout\ & ((\alu|tmp[10]~21\) # (GND))))) # (!\mux_ulaB|m_out[11]~43_combout\ & 
-- ((\mux_ulaA_shift|m_out[11]~20_combout\ & (\alu|tmp[10]~21\ & VCC)) # (!\mux_ulaA_shift|m_out[11]~20_combout\ & (!\alu|tmp[10]~21\))))
-- \alu|tmp[11]~23\ = CARRY((\mux_ulaB|m_out[11]~43_combout\ & ((!\alu|tmp[10]~21\) # (!\mux_ulaA_shift|m_out[11]~20_combout\))) # (!\mux_ulaB|m_out[11]~43_combout\ & (!\mux_ulaA_shift|m_out[11]~20_combout\ & !\alu|tmp[10]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[11]~43_combout\,
	datab => \mux_ulaA_shift|m_out[11]~20_combout\,
	datad => VCC,
	cin => \alu|tmp[10]~21\,
	combout => \alu|tmp[11]~22_combout\,
	cout => \alu|tmp[11]~23\);

-- Location: LCCOMB_X27_Y23_N24
\alu|tmp[12]~24\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|tmp[12]~24_combout\ = ((\mux_ulaA_shift|m_out[12]~19_combout\ $ (\mux_ulaB|m_out[12]~41_combout\ $ (\alu|tmp[11]~23\)))) # (GND)
-- \alu|tmp[12]~25\ = CARRY((\mux_ulaA_shift|m_out[12]~19_combout\ & ((!\alu|tmp[11]~23\) # (!\mux_ulaB|m_out[12]~41_combout\))) # (!\mux_ulaA_shift|m_out[12]~19_combout\ & (!\mux_ulaB|m_out[12]~41_combout\ & !\alu|tmp[11]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[12]~19_combout\,
	datab => \mux_ulaB|m_out[12]~41_combout\,
	datad => VCC,
	cin => \alu|tmp[11]~23\,
	combout => \alu|tmp[12]~24_combout\,
	cout => \alu|tmp[12]~25\);

-- Location: LCCOMB_X27_Y23_N26
\alu|tmp[13]~26\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|tmp[13]~26_combout\ = (\mux_ulaB|m_out[13]~39_combout\ & ((\mux_ulaA_shift|m_out[13]~18_combout\ & (!\alu|tmp[12]~25\)) # (!\mux_ulaA_shift|m_out[13]~18_combout\ & ((\alu|tmp[12]~25\) # (GND))))) # (!\mux_ulaB|m_out[13]~39_combout\ & 
-- ((\mux_ulaA_shift|m_out[13]~18_combout\ & (\alu|tmp[12]~25\ & VCC)) # (!\mux_ulaA_shift|m_out[13]~18_combout\ & (!\alu|tmp[12]~25\))))
-- \alu|tmp[13]~27\ = CARRY((\mux_ulaB|m_out[13]~39_combout\ & ((!\alu|tmp[12]~25\) # (!\mux_ulaA_shift|m_out[13]~18_combout\))) # (!\mux_ulaB|m_out[13]~39_combout\ & (!\mux_ulaA_shift|m_out[13]~18_combout\ & !\alu|tmp[12]~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[13]~39_combout\,
	datab => \mux_ulaA_shift|m_out[13]~18_combout\,
	datad => VCC,
	cin => \alu|tmp[12]~25\,
	combout => \alu|tmp[13]~26_combout\,
	cout => \alu|tmp[13]~27\);

-- Location: LCCOMB_X27_Y22_N2
\alu|tmp[17]~34\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|tmp[17]~34_combout\ = (\mux_ulaA_shift|m_out[17]~14_combout\ & ((\mux_ulaB|m_out[17]~32_combout\ & (!\alu|tmp[16]~33\)) # (!\mux_ulaB|m_out[17]~32_combout\ & (\alu|tmp[16]~33\ & VCC)))) # (!\mux_ulaA_shift|m_out[17]~14_combout\ & 
-- ((\mux_ulaB|m_out[17]~32_combout\ & ((\alu|tmp[16]~33\) # (GND))) # (!\mux_ulaB|m_out[17]~32_combout\ & (!\alu|tmp[16]~33\))))
-- \alu|tmp[17]~35\ = CARRY((\mux_ulaA_shift|m_out[17]~14_combout\ & (\mux_ulaB|m_out[17]~32_combout\ & !\alu|tmp[16]~33\)) # (!\mux_ulaA_shift|m_out[17]~14_combout\ & ((\mux_ulaB|m_out[17]~32_combout\) # (!\alu|tmp[16]~33\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[17]~14_combout\,
	datab => \mux_ulaB|m_out[17]~32_combout\,
	datad => VCC,
	cin => \alu|tmp[16]~33\,
	combout => \alu|tmp[17]~34_combout\,
	cout => \alu|tmp[17]~35\);

-- Location: LCCOMB_X27_Y19_N28
\alu|Mux14~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux14~6_combout\ = (\actr|alu_ctr[1]~14_combout\ & ((\mux_ulaA_shift|m_out[17]~14_combout\ & ((\mux_ulaB|m_out[17]~32_combout\) # (\actr|alu_ctr[0]~21_combout\))) # (!\mux_ulaA_shift|m_out[17]~14_combout\ & (\mux_ulaB|m_out[17]~32_combout\ & 
-- \actr|alu_ctr[0]~21_combout\)))) # (!\actr|alu_ctr[1]~14_combout\ & (((!\actr|alu_ctr[0]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100011010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[1]~14_combout\,
	datab => \mux_ulaA_shift|m_out[17]~14_combout\,
	datac => \mux_ulaB|m_out[17]~32_combout\,
	datad => \actr|alu_ctr[0]~21_combout\,
	combout => \alu|Mux14~6_combout\);

-- Location: FF_X29_Y22_N13
\bcoreg|breg32_rtl_0_bypass[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \breg_data_mux|m_out[16]~15_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_0_bypass\(43));

-- Location: LCCOMB_X28_Y23_N2
\bcoreg|regA[16]~71\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|regA[16]~71_combout\ = (!\bcoreg|Equal0~1_combout\ & ((\bcoreg|regA[16]~70_combout\ & ((\bcoreg|breg32_rtl_0|auto_generated|ram_block1a16\))) # (!\bcoreg|regA[16]~70_combout\ & (\bcoreg|breg32_rtl_0_bypass\(43)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|regA[16]~70_combout\,
	datab => \bcoreg|breg32_rtl_0_bypass\(43),
	datac => \bcoreg|breg32_rtl_0|auto_generated|ram_block1a16\,
	datad => \bcoreg|Equal0~1_combout\,
	combout => \bcoreg|regA[16]~71_combout\);

-- Location: FF_X28_Y23_N3
\rgA|sr_out[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|regA[16]~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rgA|sr_out\(16));

-- Location: LCCOMB_X28_Y23_N12
\mux_ulaA_shift|m_out[16]~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mux_ulaA_shift|m_out[16]~15_combout\ = (!\actr|shift_ctr~1_combout\ & ((\ctr_mips|WideOr1~combout\ & ((\rgA|sr_out\(16)))) # (!\ctr_mips|WideOr1~combout\ & (\pc|sr_out\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc|sr_out\(16),
	datab => \rgA|sr_out\(16),
	datac => \actr|shift_ctr~1_combout\,
	datad => \ctr_mips|WideOr1~combout\,
	combout => \mux_ulaA_shift|m_out[16]~15_combout\);

-- Location: LCCOMB_X35_Y25_N28
\mux_ulaB|m_out[14]~37\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mux_ulaB|m_out[14]~37_combout\ = (\ctr_mips|WideOr0~0_combout\ & (((\rgB|sr_out\(14) & !\ctr_mips|s_aluBin\(0))))) # (!\ctr_mips|WideOr0~0_combout\ & (\mux_ulaB|m_out[14]~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[14]~36_combout\,
	datab => \rgB|sr_out\(14),
	datac => \ctr_mips|WideOr0~0_combout\,
	datad => \ctr_mips|s_aluBin\(0),
	combout => \mux_ulaB|m_out[14]~37_combout\);

-- Location: LCCOMB_X32_Y23_N4
\pc|sr_out[12]~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pc|sr_out[12]~15_combout\ = (\ctr_mips|pstate.branch_ex_st~q\ & (\regULA|sr_out\(12))) # (!\ctr_mips|pstate.branch_ex_st~q\ & ((\alu|Mux19~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regULA|sr_out\(12),
	datab => \ctr_mips|pstate.branch_ex_st~q\,
	datad => \alu|Mux19~11_combout\,
	combout => \pc|sr_out[12]~15_combout\);

-- Location: FF_X32_Y23_N5
\pc|sr_out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \pc|sr_out[12]~15_combout\,
	asdata => \ir|sr_out\(10),
	sclr => \rst~input_o\,
	sload => \ctr_mips|pstate.jump_ex_st~q\,
	ena => \pc|sr_out[0]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pc|sr_out\(12));

-- Location: LCCOMB_X29_Y23_N8
\mux_ulaA_shift|m_out[12]~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mux_ulaA_shift|m_out[12]~19_combout\ = (!\actr|shift_ctr~1_combout\ & ((\ctr_mips|WideOr1~combout\ & (\rgA|sr_out\(12))) # (!\ctr_mips|WideOr1~combout\ & ((\pc|sr_out\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rgA|sr_out\(12),
	datab => \pc|sr_out\(12),
	datac => \ctr_mips|WideOr1~combout\,
	datad => \actr|shift_ctr~1_combout\,
	combout => \mux_ulaA_shift|m_out[12]~19_combout\);

-- Location: FF_X36_Y26_N19
\bcoreg|breg32_rtl_0_bypass[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \breg_data_mux|m_out[10]~21_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_0_bypass\(31));

-- Location: LCCOMB_X36_Y26_N20
\bcoreg|breg32_rtl_0_bypass[32]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|breg32_rtl_0_bypass[32]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \bcoreg|breg32_rtl_0_bypass[32]~feeder_combout\);

-- Location: FF_X36_Y26_N21
\bcoreg|breg32_rtl_0_bypass[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|breg32_rtl_0_bypass[32]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_0_bypass\(32));

-- Location: LCCOMB_X36_Y26_N18
\bcoreg|regA[10]~77\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|regA[10]~77_combout\ = (\bcoreg|breg32~45_combout\ & (((\bcoreg|breg32_rtl_0_bypass\(31))))) # (!\bcoreg|breg32~45_combout\ & ((\bcoreg|breg32_rtl_0_bypass\(32) & (\bcoreg|breg32_rtl_0|auto_generated|ram_block1a10\)) # 
-- (!\bcoreg|breg32_rtl_0_bypass\(32) & ((\bcoreg|breg32_rtl_0_bypass\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|breg32_rtl_0|auto_generated|ram_block1a10\,
	datab => \bcoreg|breg32~45_combout\,
	datac => \bcoreg|breg32_rtl_0_bypass\(31),
	datad => \bcoreg|breg32_rtl_0_bypass\(32),
	combout => \bcoreg|regA[10]~77_combout\);

-- Location: LCCOMB_X29_Y26_N24
\bcoreg|regA[10]~107\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|regA[10]~107_combout\ = (\bcoreg|regA[10]~77_combout\ & ((\ir|sr_out\(25)) # (!\bcoreg|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|sr_out\(25),
	datab => \bcoreg|Equal0~0_combout\,
	datad => \bcoreg|regA[10]~77_combout\,
	combout => \bcoreg|regA[10]~107_combout\);

-- Location: FF_X29_Y26_N25
\rgA|sr_out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|regA[10]~107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rgA|sr_out\(10));

-- Location: LCCOMB_X29_Y23_N6
\mux_ulaA_shift|m_out[10]~21\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mux_ulaA_shift|m_out[10]~21_combout\ = (!\actr|shift_ctr~1_combout\ & ((\ctr_mips|WideOr1~combout\ & ((\rgA|sr_out\(10)))) # (!\ctr_mips|WideOr1~combout\ & (\pc|sr_out\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc|sr_out\(10),
	datab => \rgA|sr_out\(10),
	datac => \ctr_mips|WideOr1~combout\,
	datad => \actr|shift_ctr~1_combout\,
	combout => \mux_ulaA_shift|m_out[10]~21_combout\);

-- Location: LCCOMB_X32_Y24_N26
\mux_ulaB|m_out[9]~46\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mux_ulaB|m_out[9]~46_combout\ = (\ctr_mips|pstate.decode_st~q\ & (\ir|sr_out\(7))) # (!\ctr_mips|pstate.decode_st~q\ & ((\ctr_mips|pstate.fetch_st~q\ & ((\ir|sr_out\(9)))) # (!\ctr_mips|pstate.fetch_st~q\ & (\ir|sr_out\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|sr_out\(7),
	datab => \ctr_mips|pstate.decode_st~q\,
	datac => \ir|sr_out\(9),
	datad => \ctr_mips|pstate.fetch_st~q\,
	combout => \mux_ulaB|m_out[9]~46_combout\);

-- Location: LCCOMB_X32_Y24_N14
\mux_ulaB|m_out[9]~47\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mux_ulaB|m_out[9]~47_combout\ = (\ctr_mips|WideOr0~0_combout\ & (!\ctr_mips|s_aluBin\(0) & (\rgB|sr_out\(9)))) # (!\ctr_mips|WideOr0~0_combout\ & (((\mux_ulaB|m_out[9]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|s_aluBin\(0),
	datab => \rgB|sr_out\(9),
	datac => \ctr_mips|WideOr0~0_combout\,
	datad => \mux_ulaB|m_out[9]~46_combout\,
	combout => \mux_ulaB|m_out[9]~47_combout\);

-- Location: LCCOMB_X32_Y26_N10
\mux_ulaB|m_out[6]~52\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mux_ulaB|m_out[6]~52_combout\ = (\ctr_mips|pstate.decode_st~q\ & (\ir|sr_out\(4))) # (!\ctr_mips|pstate.decode_st~q\ & ((\ctr_mips|pstate.fetch_st~q\ & ((\ir|sr_out\(6)))) # (!\ctr_mips|pstate.fetch_st~q\ & (\ir|sr_out\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.decode_st~q\,
	datab => \ir|sr_out\(4),
	datac => \ir|sr_out\(6),
	datad => \ctr_mips|pstate.fetch_st~q\,
	combout => \mux_ulaB|m_out[6]~52_combout\);

-- Location: LCCOMB_X32_Y26_N20
\mux_ulaB|m_out[6]~53\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mux_ulaB|m_out[6]~53_combout\ = (\ctr_mips|WideOr0~0_combout\ & (!\ctr_mips|s_aluBin\(0) & (\rgB|sr_out\(6)))) # (!\ctr_mips|WideOr0~0_combout\ & (((\mux_ulaB|m_out[6]~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|s_aluBin\(0),
	datab => \rgB|sr_out\(6),
	datac => \ctr_mips|WideOr0~0_combout\,
	datad => \mux_ulaB|m_out[6]~52_combout\,
	combout => \mux_ulaB|m_out[6]~53_combout\);

-- Location: LCCOMB_X28_Y22_N0
\alu|Add1~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Add1~0_combout\ = (\mux_ulaB|m_out[0]~63_combout\ & (\mux_ulaA_shift|m_out[0]~36_combout\ $ (VCC))) # (!\mux_ulaB|m_out[0]~63_combout\ & (\mux_ulaA_shift|m_out[0]~36_combout\ & VCC))
-- \alu|Add1~1\ = CARRY((\mux_ulaB|m_out[0]~63_combout\ & \mux_ulaA_shift|m_out[0]~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[0]~63_combout\,
	datab => \mux_ulaA_shift|m_out[0]~36_combout\,
	datad => VCC,
	combout => \alu|Add1~0_combout\,
	cout => \alu|Add1~1\);

-- Location: LCCOMB_X28_Y22_N4
\alu|Add1~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Add1~4_combout\ = ((\mux_ulaB|m_out[2]~61_combout\ $ (\mux_ulaA_shift|m_out[2]~32_combout\ $ (!\alu|Add1~3\)))) # (GND)
-- \alu|Add1~5\ = CARRY((\mux_ulaB|m_out[2]~61_combout\ & ((\mux_ulaA_shift|m_out[2]~32_combout\) # (!\alu|Add1~3\))) # (!\mux_ulaB|m_out[2]~61_combout\ & (\mux_ulaA_shift|m_out[2]~32_combout\ & !\alu|Add1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[2]~61_combout\,
	datab => \mux_ulaA_shift|m_out[2]~32_combout\,
	datad => VCC,
	cin => \alu|Add1~3\,
	combout => \alu|Add1~4_combout\,
	cout => \alu|Add1~5\);

-- Location: LCCOMB_X28_Y22_N6
\alu|Add1~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Add1~6_combout\ = (\mux_ulaA_shift|m_out[3]~30_combout\ & ((\mux_ulaB|m_out[3]~59_combout\ & (\alu|Add1~5\ & VCC)) # (!\mux_ulaB|m_out[3]~59_combout\ & (!\alu|Add1~5\)))) # (!\mux_ulaA_shift|m_out[3]~30_combout\ & ((\mux_ulaB|m_out[3]~59_combout\ & 
-- (!\alu|Add1~5\)) # (!\mux_ulaB|m_out[3]~59_combout\ & ((\alu|Add1~5\) # (GND)))))
-- \alu|Add1~7\ = CARRY((\mux_ulaA_shift|m_out[3]~30_combout\ & (!\mux_ulaB|m_out[3]~59_combout\ & !\alu|Add1~5\)) # (!\mux_ulaA_shift|m_out[3]~30_combout\ & ((!\alu|Add1~5\) # (!\mux_ulaB|m_out[3]~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[3]~30_combout\,
	datab => \mux_ulaB|m_out[3]~59_combout\,
	datad => VCC,
	cin => \alu|Add1~5\,
	combout => \alu|Add1~6_combout\,
	cout => \alu|Add1~7\);

-- Location: LCCOMB_X28_Y22_N10
\alu|Add1~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Add1~10_combout\ = (\mux_ulaB|m_out[5]~55_combout\ & ((\mux_ulaA_shift|m_out[5]~26_combout\ & (\alu|Add1~9\ & VCC)) # (!\mux_ulaA_shift|m_out[5]~26_combout\ & (!\alu|Add1~9\)))) # (!\mux_ulaB|m_out[5]~55_combout\ & 
-- ((\mux_ulaA_shift|m_out[5]~26_combout\ & (!\alu|Add1~9\)) # (!\mux_ulaA_shift|m_out[5]~26_combout\ & ((\alu|Add1~9\) # (GND)))))
-- \alu|Add1~11\ = CARRY((\mux_ulaB|m_out[5]~55_combout\ & (!\mux_ulaA_shift|m_out[5]~26_combout\ & !\alu|Add1~9\)) # (!\mux_ulaB|m_out[5]~55_combout\ & ((!\alu|Add1~9\) # (!\mux_ulaA_shift|m_out[5]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[5]~55_combout\,
	datab => \mux_ulaA_shift|m_out[5]~26_combout\,
	datad => VCC,
	cin => \alu|Add1~9\,
	combout => \alu|Add1~10_combout\,
	cout => \alu|Add1~11\);

-- Location: LCCOMB_X28_Y22_N12
\alu|Add1~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Add1~12_combout\ = ((\mux_ulaA_shift|m_out[6]~25_combout\ $ (\mux_ulaB|m_out[6]~53_combout\ $ (!\alu|Add1~11\)))) # (GND)
-- \alu|Add1~13\ = CARRY((\mux_ulaA_shift|m_out[6]~25_combout\ & ((\mux_ulaB|m_out[6]~53_combout\) # (!\alu|Add1~11\))) # (!\mux_ulaA_shift|m_out[6]~25_combout\ & (\mux_ulaB|m_out[6]~53_combout\ & !\alu|Add1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[6]~25_combout\,
	datab => \mux_ulaB|m_out[6]~53_combout\,
	datad => VCC,
	cin => \alu|Add1~11\,
	combout => \alu|Add1~12_combout\,
	cout => \alu|Add1~13\);

-- Location: LCCOMB_X28_Y22_N16
\alu|Add1~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Add1~16_combout\ = ((\mux_ulaA_shift|m_out[8]~23_combout\ $ (\mux_ulaB|m_out[8]~49_combout\ $ (!\alu|Add1~15\)))) # (GND)
-- \alu|Add1~17\ = CARRY((\mux_ulaA_shift|m_out[8]~23_combout\ & ((\mux_ulaB|m_out[8]~49_combout\) # (!\alu|Add1~15\))) # (!\mux_ulaA_shift|m_out[8]~23_combout\ & (\mux_ulaB|m_out[8]~49_combout\ & !\alu|Add1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[8]~23_combout\,
	datab => \mux_ulaB|m_out[8]~49_combout\,
	datad => VCC,
	cin => \alu|Add1~15\,
	combout => \alu|Add1~16_combout\,
	cout => \alu|Add1~17\);

-- Location: LCCOMB_X28_Y22_N18
\alu|Add1~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Add1~18_combout\ = (\mux_ulaA_shift|m_out[9]~22_combout\ & ((\mux_ulaB|m_out[9]~47_combout\ & (\alu|Add1~17\ & VCC)) # (!\mux_ulaB|m_out[9]~47_combout\ & (!\alu|Add1~17\)))) # (!\mux_ulaA_shift|m_out[9]~22_combout\ & ((\mux_ulaB|m_out[9]~47_combout\ 
-- & (!\alu|Add1~17\)) # (!\mux_ulaB|m_out[9]~47_combout\ & ((\alu|Add1~17\) # (GND)))))
-- \alu|Add1~19\ = CARRY((\mux_ulaA_shift|m_out[9]~22_combout\ & (!\mux_ulaB|m_out[9]~47_combout\ & !\alu|Add1~17\)) # (!\mux_ulaA_shift|m_out[9]~22_combout\ & ((!\alu|Add1~17\) # (!\mux_ulaB|m_out[9]~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[9]~22_combout\,
	datab => \mux_ulaB|m_out[9]~47_combout\,
	datad => VCC,
	cin => \alu|Add1~17\,
	combout => \alu|Add1~18_combout\,
	cout => \alu|Add1~19\);

-- Location: LCCOMB_X28_Y22_N20
\alu|Add1~20\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Add1~20_combout\ = ((\mux_ulaB|m_out[10]~45_combout\ $ (\mux_ulaA_shift|m_out[10]~21_combout\ $ (!\alu|Add1~19\)))) # (GND)
-- \alu|Add1~21\ = CARRY((\mux_ulaB|m_out[10]~45_combout\ & ((\mux_ulaA_shift|m_out[10]~21_combout\) # (!\alu|Add1~19\))) # (!\mux_ulaB|m_out[10]~45_combout\ & (\mux_ulaA_shift|m_out[10]~21_combout\ & !\alu|Add1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[10]~45_combout\,
	datab => \mux_ulaA_shift|m_out[10]~21_combout\,
	datad => VCC,
	cin => \alu|Add1~19\,
	combout => \alu|Add1~20_combout\,
	cout => \alu|Add1~21\);

-- Location: LCCOMB_X28_Y22_N22
\alu|Add1~22\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Add1~22_combout\ = (\mux_ulaB|m_out[11]~43_combout\ & ((\mux_ulaA_shift|m_out[11]~20_combout\ & (\alu|Add1~21\ & VCC)) # (!\mux_ulaA_shift|m_out[11]~20_combout\ & (!\alu|Add1~21\)))) # (!\mux_ulaB|m_out[11]~43_combout\ & 
-- ((\mux_ulaA_shift|m_out[11]~20_combout\ & (!\alu|Add1~21\)) # (!\mux_ulaA_shift|m_out[11]~20_combout\ & ((\alu|Add1~21\) # (GND)))))
-- \alu|Add1~23\ = CARRY((\mux_ulaB|m_out[11]~43_combout\ & (!\mux_ulaA_shift|m_out[11]~20_combout\ & !\alu|Add1~21\)) # (!\mux_ulaB|m_out[11]~43_combout\ & ((!\alu|Add1~21\) # (!\mux_ulaA_shift|m_out[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[11]~43_combout\,
	datab => \mux_ulaA_shift|m_out[11]~20_combout\,
	datad => VCC,
	cin => \alu|Add1~21\,
	combout => \alu|Add1~22_combout\,
	cout => \alu|Add1~23\);

-- Location: LCCOMB_X28_Y22_N24
\alu|Add1~24\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Add1~24_combout\ = ((\mux_ulaB|m_out[12]~41_combout\ $ (\mux_ulaA_shift|m_out[12]~19_combout\ $ (!\alu|Add1~23\)))) # (GND)
-- \alu|Add1~25\ = CARRY((\mux_ulaB|m_out[12]~41_combout\ & ((\mux_ulaA_shift|m_out[12]~19_combout\) # (!\alu|Add1~23\))) # (!\mux_ulaB|m_out[12]~41_combout\ & (\mux_ulaA_shift|m_out[12]~19_combout\ & !\alu|Add1~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[12]~41_combout\,
	datab => \mux_ulaA_shift|m_out[12]~19_combout\,
	datad => VCC,
	cin => \alu|Add1~23\,
	combout => \alu|Add1~24_combout\,
	cout => \alu|Add1~25\);

-- Location: LCCOMB_X28_Y22_N26
\alu|Add1~26\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Add1~26_combout\ = (\mux_ulaB|m_out[13]~39_combout\ & ((\mux_ulaA_shift|m_out[13]~18_combout\ & (\alu|Add1~25\ & VCC)) # (!\mux_ulaA_shift|m_out[13]~18_combout\ & (!\alu|Add1~25\)))) # (!\mux_ulaB|m_out[13]~39_combout\ & 
-- ((\mux_ulaA_shift|m_out[13]~18_combout\ & (!\alu|Add1~25\)) # (!\mux_ulaA_shift|m_out[13]~18_combout\ & ((\alu|Add1~25\) # (GND)))))
-- \alu|Add1~27\ = CARRY((\mux_ulaB|m_out[13]~39_combout\ & (!\mux_ulaA_shift|m_out[13]~18_combout\ & !\alu|Add1~25\)) # (!\mux_ulaB|m_out[13]~39_combout\ & ((!\alu|Add1~25\) # (!\mux_ulaA_shift|m_out[13]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[13]~39_combout\,
	datab => \mux_ulaA_shift|m_out[13]~18_combout\,
	datad => VCC,
	cin => \alu|Add1~25\,
	combout => \alu|Add1~26_combout\,
	cout => \alu|Add1~27\);

-- Location: LCCOMB_X28_Y22_N28
\alu|Add1~28\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Add1~28_combout\ = ((\mux_ulaA_shift|m_out[14]~17_combout\ $ (\mux_ulaB|m_out[14]~37_combout\ $ (!\alu|Add1~27\)))) # (GND)
-- \alu|Add1~29\ = CARRY((\mux_ulaA_shift|m_out[14]~17_combout\ & ((\mux_ulaB|m_out[14]~37_combout\) # (!\alu|Add1~27\))) # (!\mux_ulaA_shift|m_out[14]~17_combout\ & (\mux_ulaB|m_out[14]~37_combout\ & !\alu|Add1~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[14]~17_combout\,
	datab => \mux_ulaB|m_out[14]~37_combout\,
	datad => VCC,
	cin => \alu|Add1~27\,
	combout => \alu|Add1~28_combout\,
	cout => \alu|Add1~29\);

-- Location: LCCOMB_X28_Y22_N30
\alu|Add1~30\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Add1~30_combout\ = (\mux_ulaB|m_out[15]~35_combout\ & ((\mux_ulaA_shift|m_out[15]~16_combout\ & (\alu|Add1~29\ & VCC)) # (!\mux_ulaA_shift|m_out[15]~16_combout\ & (!\alu|Add1~29\)))) # (!\mux_ulaB|m_out[15]~35_combout\ & 
-- ((\mux_ulaA_shift|m_out[15]~16_combout\ & (!\alu|Add1~29\)) # (!\mux_ulaA_shift|m_out[15]~16_combout\ & ((\alu|Add1~29\) # (GND)))))
-- \alu|Add1~31\ = CARRY((\mux_ulaB|m_out[15]~35_combout\ & (!\mux_ulaA_shift|m_out[15]~16_combout\ & !\alu|Add1~29\)) # (!\mux_ulaB|m_out[15]~35_combout\ & ((!\alu|Add1~29\) # (!\mux_ulaA_shift|m_out[15]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[15]~35_combout\,
	datab => \mux_ulaA_shift|m_out[15]~16_combout\,
	datad => VCC,
	cin => \alu|Add1~29\,
	combout => \alu|Add1~30_combout\,
	cout => \alu|Add1~31\);

-- Location: LCCOMB_X28_Y21_N0
\alu|Add1~32\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Add1~32_combout\ = ((\mux_ulaB|m_out[16]~79_combout\ $ (\mux_ulaA_shift|m_out[16]~15_combout\ $ (!\alu|Add1~31\)))) # (GND)
-- \alu|Add1~33\ = CARRY((\mux_ulaB|m_out[16]~79_combout\ & ((\mux_ulaA_shift|m_out[16]~15_combout\) # (!\alu|Add1~31\))) # (!\mux_ulaB|m_out[16]~79_combout\ & (\mux_ulaA_shift|m_out[16]~15_combout\ & !\alu|Add1~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[16]~79_combout\,
	datab => \mux_ulaA_shift|m_out[16]~15_combout\,
	datad => VCC,
	cin => \alu|Add1~31\,
	combout => \alu|Add1~32_combout\,
	cout => \alu|Add1~33\);

-- Location: LCCOMB_X28_Y21_N2
\alu|Add1~34\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Add1~34_combout\ = (\mux_ulaB|m_out[17]~32_combout\ & ((\mux_ulaA_shift|m_out[17]~14_combout\ & (\alu|Add1~33\ & VCC)) # (!\mux_ulaA_shift|m_out[17]~14_combout\ & (!\alu|Add1~33\)))) # (!\mux_ulaB|m_out[17]~32_combout\ & 
-- ((\mux_ulaA_shift|m_out[17]~14_combout\ & (!\alu|Add1~33\)) # (!\mux_ulaA_shift|m_out[17]~14_combout\ & ((\alu|Add1~33\) # (GND)))))
-- \alu|Add1~35\ = CARRY((\mux_ulaB|m_out[17]~32_combout\ & (!\mux_ulaA_shift|m_out[17]~14_combout\ & !\alu|Add1~33\)) # (!\mux_ulaB|m_out[17]~32_combout\ & ((!\alu|Add1~33\) # (!\mux_ulaA_shift|m_out[17]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[17]~32_combout\,
	datab => \mux_ulaA_shift|m_out[17]~14_combout\,
	datad => VCC,
	cin => \alu|Add1~33\,
	combout => \alu|Add1~34_combout\,
	cout => \alu|Add1~35\);

-- Location: LCCOMB_X28_Y25_N0
\alu|ShiftRight1~31\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~31_combout\ = (!\mux_ulaA_shift|m_out[0]~36_combout\ & (\mux_ulaB|m_out[31]~29_combout\ & ((\mux_ulaA_shift|m_out[1]~38_combout\) # (\mux_ulaA_shift|m_out[1]~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[0]~36_combout\,
	datab => \mux_ulaB|m_out[31]~29_combout\,
	datac => \mux_ulaA_shift|m_out[1]~38_combout\,
	datad => \mux_ulaA_shift|m_out[1]~37_combout\,
	combout => \alu|ShiftRight1~31_combout\);

-- Location: LCCOMB_X28_Y25_N20
\alu|ShiftRight1~33\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~33_combout\ = (\alu|ShiftRight1~30_combout\) # ((\alu|ShiftRight1~31_combout\) # ((!\mux_ulaB|Equal2~0_combout\ & \alu|ShiftRight1~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight1~30_combout\,
	datab => \mux_ulaB|Equal2~0_combout\,
	datac => \alu|ShiftRight1~32_combout\,
	datad => \alu|ShiftRight1~31_combout\,
	combout => \alu|ShiftRight1~33_combout\);

-- Location: LCCOMB_X27_Y20_N28
\alu|ShiftRight1~35\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~35_combout\ = (\mux_ulaA_shift|m_out[2]~32_combout\ & (((\alu|ShiftRight1~33_combout\)))) # (!\mux_ulaA_shift|m_out[2]~32_combout\ & (!\mux_ulaB|Equal2~0_combout\ & (\alu|ShiftRight0~41_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[2]~32_combout\,
	datab => \mux_ulaB|Equal2~0_combout\,
	datac => \alu|ShiftRight0~41_combout\,
	datad => \alu|ShiftRight1~33_combout\,
	combout => \alu|ShiftRight1~35_combout\);

-- Location: LCCOMB_X28_Y20_N30
\alu|ShiftRight1~36\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~36_combout\ = (\alu|ShiftRight1~35_combout\) # ((!\mux_ulaA_shift|m_out[2]~32_combout\ & \mux_ulaB|m_out[31]~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ulaA_shift|m_out[2]~32_combout\,
	datac => \mux_ulaB|m_out[31]~28_combout\,
	datad => \alu|ShiftRight1~35_combout\,
	combout => \alu|ShiftRight1~36_combout\);

-- Location: LCCOMB_X28_Y20_N16
\alu|ShiftRight1~29\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~29_combout\ = (!\mux_ulaA_shift|m_out[3]~30_combout\ & ((\alu|ShiftRight0~37_combout\) # ((\alu|ShiftRight0~40_combout\ & !\mux_ulaA_shift|m_out[2]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight0~40_combout\,
	datab => \mux_ulaA_shift|m_out[2]~32_combout\,
	datac => \mux_ulaA_shift|m_out[3]~30_combout\,
	datad => \alu|ShiftRight0~37_combout\,
	combout => \alu|ShiftRight1~29_combout\);

-- Location: LCCOMB_X28_Y20_N24
\alu|ShiftRight1~37\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~37_combout\ = (\alu|ShiftRight1~29_combout\) # ((\mux_ulaA_shift|m_out[3]~30_combout\ & \alu|ShiftRight1~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ulaA_shift|m_out[3]~30_combout\,
	datac => \alu|ShiftRight1~36_combout\,
	datad => \alu|ShiftRight1~29_combout\,
	combout => \alu|ShiftRight1~37_combout\);

-- Location: LCCOMB_X27_Y19_N2
\alu|Mux14~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux14~7_combout\ = (\alu|Mux9~6_combout\ & ((\alu|Mux14~6_combout\ & (\alu|Add1~34_combout\)) # (!\alu|Mux14~6_combout\ & ((\alu|ShiftRight1~37_combout\))))) # (!\alu|Mux9~6_combout\ & (\alu|Mux14~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux9~6_combout\,
	datab => \alu|Mux14~6_combout\,
	datac => \alu|Add1~34_combout\,
	datad => \alu|ShiftRight1~37_combout\,
	combout => \alu|Mux14~7_combout\);

-- Location: LCCOMB_X27_Y19_N16
\alu|Mux14~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux14~8_combout\ = (\alu|Mux28~6_combout\ & ((\alu|Mux9~7_combout\ & (\alu|tmp[17]~34_combout\)) # (!\alu|Mux9~7_combout\ & ((\alu|Mux14~7_combout\))))) # (!\alu|Mux28~6_combout\ & (!\alu|Mux9~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux28~6_combout\,
	datab => \alu|Mux9~7_combout\,
	datac => \alu|tmp[17]~34_combout\,
	datad => \alu|Mux14~7_combout\,
	combout => \alu|Mux14~8_combout\);

-- Location: LCCOMB_X27_Y19_N14
\alu|Mux14~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux14~9_combout\ = (\alu|Mux28~4_combout\ & ((\alu|Mux14~8_combout\ & (\alu|ShiftRight0~45_combout\)) # (!\alu|Mux14~8_combout\ & ((\mux_ulaB|m_out[31]~29_combout\))))) # (!\alu|Mux28~4_combout\ & (((\alu|Mux14~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight0~45_combout\,
	datab => \mux_ulaB|m_out[31]~29_combout\,
	datac => \alu|Mux28~4_combout\,
	datad => \alu|Mux14~8_combout\,
	combout => \alu|Mux14~9_combout\);

-- Location: LCCOMB_X35_Y23_N6
\alu|Mux14~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux14~11_combout\ = (\alu|Mux14~5_combout\) # ((\alu|Mux14~10_combout\ & \alu|Mux14~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu|Mux14~10_combout\,
	datac => \alu|Mux14~5_combout\,
	datad => \alu|Mux14~9_combout\,
	combout => \alu|Mux14~11_combout\);

-- Location: LCCOMB_X28_Y23_N0
\pc|sr_out[17]~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pc|sr_out[17]~10_combout\ = (\ctr_mips|pstate.branch_ex_st~q\ & (\regULA|sr_out\(17))) # (!\ctr_mips|pstate.branch_ex_st~q\ & ((\alu|Mux14~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regULA|sr_out\(17),
	datab => \ctr_mips|pstate.branch_ex_st~q\,
	datad => \alu|Mux14~11_combout\,
	combout => \pc|sr_out[17]~10_combout\);

-- Location: FF_X28_Y23_N1
\pc|sr_out[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \pc|sr_out[17]~10_combout\,
	asdata => \ir|sr_out\(15),
	sclr => \rst~input_o\,
	sload => \ctr_mips|pstate.jump_ex_st~q\,
	ena => \pc|sr_out[0]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pc|sr_out\(17));

-- Location: LCCOMB_X28_Y23_N28
\mux_ulaA_shift|m_out[17]~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mux_ulaA_shift|m_out[17]~14_combout\ = (!\actr|shift_ctr~1_combout\ & ((\ctr_mips|WideOr1~combout\ & (\rgA|sr_out\(17))) # (!\ctr_mips|WideOr1~combout\ & ((\pc|sr_out\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rgA|sr_out\(17),
	datab => \pc|sr_out\(17),
	datac => \actr|shift_ctr~1_combout\,
	datad => \ctr_mips|WideOr1~combout\,
	combout => \mux_ulaA_shift|m_out[17]~14_combout\);

-- Location: LCCOMB_X28_Y21_N4
\alu|Add1~36\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Add1~36_combout\ = ((\mux_ulaB|m_out[18]~78_combout\ $ (\mux_ulaA_shift|m_out[18]~13_combout\ $ (!\alu|Add1~35\)))) # (GND)
-- \alu|Add1~37\ = CARRY((\mux_ulaB|m_out[18]~78_combout\ & ((\mux_ulaA_shift|m_out[18]~13_combout\) # (!\alu|Add1~35\))) # (!\mux_ulaB|m_out[18]~78_combout\ & (\mux_ulaA_shift|m_out[18]~13_combout\ & !\alu|Add1~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[18]~78_combout\,
	datab => \mux_ulaA_shift|m_out[18]~13_combout\,
	datad => VCC,
	cin => \alu|Add1~35\,
	combout => \alu|Add1~36_combout\,
	cout => \alu|Add1~37\);

-- Location: LCCOMB_X28_Y21_N6
\alu|Add1~38\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Add1~38_combout\ = (\mux_ulaA_shift|m_out[19]~12_combout\ & ((\mux_ulaB|m_out[19]~77_combout\ & (\alu|Add1~37\ & VCC)) # (!\mux_ulaB|m_out[19]~77_combout\ & (!\alu|Add1~37\)))) # (!\mux_ulaA_shift|m_out[19]~12_combout\ & 
-- ((\mux_ulaB|m_out[19]~77_combout\ & (!\alu|Add1~37\)) # (!\mux_ulaB|m_out[19]~77_combout\ & ((\alu|Add1~37\) # (GND)))))
-- \alu|Add1~39\ = CARRY((\mux_ulaA_shift|m_out[19]~12_combout\ & (!\mux_ulaB|m_out[19]~77_combout\ & !\alu|Add1~37\)) # (!\mux_ulaA_shift|m_out[19]~12_combout\ & ((!\alu|Add1~37\) # (!\mux_ulaB|m_out[19]~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[19]~12_combout\,
	datab => \mux_ulaB|m_out[19]~77_combout\,
	datad => VCC,
	cin => \alu|Add1~37\,
	combout => \alu|Add1~38_combout\,
	cout => \alu|Add1~39\);

-- Location: LCCOMB_X28_Y21_N8
\alu|Add1~40\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Add1~40_combout\ = ((\mux_ulaB|m_out[20]~76_combout\ $ (\mux_ulaA_shift|m_out[20]~11_combout\ $ (!\alu|Add1~39\)))) # (GND)
-- \alu|Add1~41\ = CARRY((\mux_ulaB|m_out[20]~76_combout\ & ((\mux_ulaA_shift|m_out[20]~11_combout\) # (!\alu|Add1~39\))) # (!\mux_ulaB|m_out[20]~76_combout\ & (\mux_ulaA_shift|m_out[20]~11_combout\ & !\alu|Add1~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[20]~76_combout\,
	datab => \mux_ulaA_shift|m_out[20]~11_combout\,
	datad => VCC,
	cin => \alu|Add1~39\,
	combout => \alu|Add1~40_combout\,
	cout => \alu|Add1~41\);

-- Location: LCCOMB_X28_Y21_N10
\alu|Add1~42\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Add1~42_combout\ = (\mux_ulaA_shift|m_out[21]~10_combout\ & ((\mux_ulaB|m_out[21]~75_combout\ & (\alu|Add1~41\ & VCC)) # (!\mux_ulaB|m_out[21]~75_combout\ & (!\alu|Add1~41\)))) # (!\mux_ulaA_shift|m_out[21]~10_combout\ & 
-- ((\mux_ulaB|m_out[21]~75_combout\ & (!\alu|Add1~41\)) # (!\mux_ulaB|m_out[21]~75_combout\ & ((\alu|Add1~41\) # (GND)))))
-- \alu|Add1~43\ = CARRY((\mux_ulaA_shift|m_out[21]~10_combout\ & (!\mux_ulaB|m_out[21]~75_combout\ & !\alu|Add1~41\)) # (!\mux_ulaA_shift|m_out[21]~10_combout\ & ((!\alu|Add1~41\) # (!\mux_ulaB|m_out[21]~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[21]~10_combout\,
	datab => \mux_ulaB|m_out[21]~75_combout\,
	datad => VCC,
	cin => \alu|Add1~41\,
	combout => \alu|Add1~42_combout\,
	cout => \alu|Add1~43\);

-- Location: LCCOMB_X28_Y21_N12
\alu|Add1~44\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Add1~44_combout\ = ((\mux_ulaA_shift|m_out[22]~9_combout\ $ (\mux_ulaB|m_out[22]~74_combout\ $ (!\alu|Add1~43\)))) # (GND)
-- \alu|Add1~45\ = CARRY((\mux_ulaA_shift|m_out[22]~9_combout\ & ((\mux_ulaB|m_out[22]~74_combout\) # (!\alu|Add1~43\))) # (!\mux_ulaA_shift|m_out[22]~9_combout\ & (\mux_ulaB|m_out[22]~74_combout\ & !\alu|Add1~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[22]~9_combout\,
	datab => \mux_ulaB|m_out[22]~74_combout\,
	datad => VCC,
	cin => \alu|Add1~43\,
	combout => \alu|Add1~44_combout\,
	cout => \alu|Add1~45\);

-- Location: LCCOMB_X28_Y21_N14
\alu|Add1~46\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Add1~46_combout\ = (\mux_ulaB|m_out[23]~73_combout\ & ((\mux_ulaA_shift|m_out[23]~8_combout\ & (\alu|Add1~45\ & VCC)) # (!\mux_ulaA_shift|m_out[23]~8_combout\ & (!\alu|Add1~45\)))) # (!\mux_ulaB|m_out[23]~73_combout\ & 
-- ((\mux_ulaA_shift|m_out[23]~8_combout\ & (!\alu|Add1~45\)) # (!\mux_ulaA_shift|m_out[23]~8_combout\ & ((\alu|Add1~45\) # (GND)))))
-- \alu|Add1~47\ = CARRY((\mux_ulaB|m_out[23]~73_combout\ & (!\mux_ulaA_shift|m_out[23]~8_combout\ & !\alu|Add1~45\)) # (!\mux_ulaB|m_out[23]~73_combout\ & ((!\alu|Add1~45\) # (!\mux_ulaA_shift|m_out[23]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[23]~73_combout\,
	datab => \mux_ulaA_shift|m_out[23]~8_combout\,
	datad => VCC,
	cin => \alu|Add1~45\,
	combout => \alu|Add1~46_combout\,
	cout => \alu|Add1~47\);

-- Location: LCCOMB_X28_Y21_N16
\alu|Add1~48\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Add1~48_combout\ = ((\mux_ulaB|m_out[24]~72_combout\ $ (\mux_ulaA_shift|m_out[24]~7_combout\ $ (!\alu|Add1~47\)))) # (GND)
-- \alu|Add1~49\ = CARRY((\mux_ulaB|m_out[24]~72_combout\ & ((\mux_ulaA_shift|m_out[24]~7_combout\) # (!\alu|Add1~47\))) # (!\mux_ulaB|m_out[24]~72_combout\ & (\mux_ulaA_shift|m_out[24]~7_combout\ & !\alu|Add1~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[24]~72_combout\,
	datab => \mux_ulaA_shift|m_out[24]~7_combout\,
	datad => VCC,
	cin => \alu|Add1~47\,
	combout => \alu|Add1~48_combout\,
	cout => \alu|Add1~49\);

-- Location: LCCOMB_X28_Y21_N18
\alu|Add1~50\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Add1~50_combout\ = (\mux_ulaB|m_out[25]~71_combout\ & ((\mux_ulaA_shift|m_out[25]~6_combout\ & (\alu|Add1~49\ & VCC)) # (!\mux_ulaA_shift|m_out[25]~6_combout\ & (!\alu|Add1~49\)))) # (!\mux_ulaB|m_out[25]~71_combout\ & 
-- ((\mux_ulaA_shift|m_out[25]~6_combout\ & (!\alu|Add1~49\)) # (!\mux_ulaA_shift|m_out[25]~6_combout\ & ((\alu|Add1~49\) # (GND)))))
-- \alu|Add1~51\ = CARRY((\mux_ulaB|m_out[25]~71_combout\ & (!\mux_ulaA_shift|m_out[25]~6_combout\ & !\alu|Add1~49\)) # (!\mux_ulaB|m_out[25]~71_combout\ & ((!\alu|Add1~49\) # (!\mux_ulaA_shift|m_out[25]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[25]~71_combout\,
	datab => \mux_ulaA_shift|m_out[25]~6_combout\,
	datad => VCC,
	cin => \alu|Add1~49\,
	combout => \alu|Add1~50_combout\,
	cout => \alu|Add1~51\);

-- Location: LCCOMB_X27_Y20_N26
\alu|ShiftRight1~87\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~87_combout\ = (!\mux_ulaA_shift|m_out[3]~30_combout\ & ((\alu|ShiftRight1~35_combout\) # ((!\mux_ulaA_shift|m_out[2]~32_combout\ & \mux_ulaB|m_out[31]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[2]~32_combout\,
	datab => \mux_ulaB|m_out[31]~28_combout\,
	datac => \mux_ulaA_shift|m_out[3]~30_combout\,
	datad => \alu|ShiftRight1~35_combout\,
	combout => \alu|ShiftRight1~87_combout\);

-- Location: LCCOMB_X30_Y21_N30
\alu|Mux6~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux6~5_combout\ = (\alu|Mux6~4_combout\ & (((\alu|Add1~50_combout\)) # (!\alu|Mux9~6_combout\))) # (!\alu|Mux6~4_combout\ & (\alu|Mux9~6_combout\ & ((\alu|ShiftRight1~87_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux6~4_combout\,
	datab => \alu|Mux9~6_combout\,
	datac => \alu|Add1~50_combout\,
	datad => \alu|ShiftRight1~87_combout\,
	combout => \alu|Mux6~5_combout\);

-- Location: LCCOMB_X28_Y25_N12
\mux_ulaB|m_out[24]~72\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mux_ulaB|m_out[24]~72_combout\ = (\mux_ulaB|m_out[31]~28_combout\) # ((\ctr_mips|WideOr0~0_combout\ & (\ctr_mips|pstate.fetch_st~q\ & \rgB|sr_out\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[31]~28_combout\,
	datab => \ctr_mips|WideOr0~0_combout\,
	datac => \ctr_mips|pstate.fetch_st~q\,
	datad => \rgB|sr_out\(24),
	combout => \mux_ulaB|m_out[24]~72_combout\);

-- Location: LCCOMB_X27_Y21_N14
\mux_ulaB|m_out[20]~76\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mux_ulaB|m_out[20]~76_combout\ = (\mux_ulaB|m_out[31]~28_combout\) # ((\rgB|sr_out\(20) & (\ctr_mips|pstate.fetch_st~q\ & \ctr_mips|WideOr0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rgB|sr_out\(20),
	datab => \ctr_mips|pstate.fetch_st~q\,
	datac => \ctr_mips|WideOr0~0_combout\,
	datad => \mux_ulaB|m_out[31]~28_combout\,
	combout => \mux_ulaB|m_out[20]~76_combout\);

-- Location: LCCOMB_X35_Y26_N16
\bcoreg|breg32_rtl_0_bypass[50]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|breg32_rtl_0_bypass[50]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \bcoreg|breg32_rtl_0_bypass[50]~feeder_combout\);

-- Location: FF_X35_Y26_N17
\bcoreg|breg32_rtl_0_bypass[50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|breg32_rtl_0_bypass[50]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_0_bypass\(50));

-- Location: FF_X35_Y26_N7
\bcoreg|breg32_rtl_0_bypass[49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \breg_data_mux|m_out[19]~12_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_0_bypass\(49));

-- Location: LCCOMB_X35_Y26_N6
\bcoreg|regA[19]~65\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|regA[19]~65_combout\ = (\bcoreg|breg32~45_combout\ & (((\bcoreg|breg32_rtl_0_bypass\(49))))) # (!\bcoreg|breg32~45_combout\ & ((\bcoreg|breg32_rtl_0_bypass\(50) & ((\bcoreg|breg32_rtl_0|auto_generated|ram_block1a19\))) # 
-- (!\bcoreg|breg32_rtl_0_bypass\(50) & (\bcoreg|breg32_rtl_0_bypass\(49)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|breg32~45_combout\,
	datab => \bcoreg|breg32_rtl_0_bypass\(50),
	datac => \bcoreg|breg32_rtl_0_bypass\(49),
	datad => \bcoreg|breg32_rtl_0|auto_generated|ram_block1a19\,
	combout => \bcoreg|regA[19]~65_combout\);

-- Location: LCCOMB_X31_Y24_N2
\bcoreg|regA[19]~101\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|regA[19]~101_combout\ = (\bcoreg|regA[19]~65_combout\ & ((\ir|sr_out\(25)) # (!\bcoreg|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|Equal0~0_combout\,
	datab => \bcoreg|regA[19]~65_combout\,
	datac => \ir|sr_out\(25),
	combout => \bcoreg|regA[19]~101_combout\);

-- Location: FF_X31_Y24_N3
\rgA|sr_out[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|regA[19]~101_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rgA|sr_out\(19));

-- Location: LCCOMB_X31_Y24_N0
\mux_ulaA_shift|m_out[19]~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mux_ulaA_shift|m_out[19]~12_combout\ = (!\actr|shift_ctr~1_combout\ & ((\ctr_mips|WideOr1~combout\ & ((\rgA|sr_out\(19)))) # (!\ctr_mips|WideOr1~combout\ & (\pc|sr_out\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc|sr_out\(19),
	datab => \rgA|sr_out\(19),
	datac => \ctr_mips|WideOr1~combout\,
	datad => \actr|shift_ctr~1_combout\,
	combout => \mux_ulaA_shift|m_out[19]~12_combout\);

-- Location: LCCOMB_X27_Y22_N4
\alu|tmp[18]~36\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|tmp[18]~36_combout\ = ((\mux_ulaB|m_out[18]~78_combout\ $ (\mux_ulaA_shift|m_out[18]~13_combout\ $ (\alu|tmp[17]~35\)))) # (GND)
-- \alu|tmp[18]~37\ = CARRY((\mux_ulaB|m_out[18]~78_combout\ & (\mux_ulaA_shift|m_out[18]~13_combout\ & !\alu|tmp[17]~35\)) # (!\mux_ulaB|m_out[18]~78_combout\ & ((\mux_ulaA_shift|m_out[18]~13_combout\) # (!\alu|tmp[17]~35\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[18]~78_combout\,
	datab => \mux_ulaA_shift|m_out[18]~13_combout\,
	datad => VCC,
	cin => \alu|tmp[17]~35\,
	combout => \alu|tmp[18]~36_combout\,
	cout => \alu|tmp[18]~37\);

-- Location: LCCOMB_X27_Y22_N6
\alu|tmp[19]~38\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|tmp[19]~38_combout\ = (\mux_ulaB|m_out[19]~77_combout\ & ((\mux_ulaA_shift|m_out[19]~12_combout\ & (!\alu|tmp[18]~37\)) # (!\mux_ulaA_shift|m_out[19]~12_combout\ & ((\alu|tmp[18]~37\) # (GND))))) # (!\mux_ulaB|m_out[19]~77_combout\ & 
-- ((\mux_ulaA_shift|m_out[19]~12_combout\ & (\alu|tmp[18]~37\ & VCC)) # (!\mux_ulaA_shift|m_out[19]~12_combout\ & (!\alu|tmp[18]~37\))))
-- \alu|tmp[19]~39\ = CARRY((\mux_ulaB|m_out[19]~77_combout\ & ((!\alu|tmp[18]~37\) # (!\mux_ulaA_shift|m_out[19]~12_combout\))) # (!\mux_ulaB|m_out[19]~77_combout\ & (!\mux_ulaA_shift|m_out[19]~12_combout\ & !\alu|tmp[18]~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[19]~77_combout\,
	datab => \mux_ulaA_shift|m_out[19]~12_combout\,
	datad => VCC,
	cin => \alu|tmp[18]~37\,
	combout => \alu|tmp[19]~38_combout\,
	cout => \alu|tmp[19]~39\);

-- Location: LCCOMB_X27_Y22_N8
\alu|tmp[20]~40\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|tmp[20]~40_combout\ = ((\mux_ulaA_shift|m_out[20]~11_combout\ $ (\mux_ulaB|m_out[20]~76_combout\ $ (\alu|tmp[19]~39\)))) # (GND)
-- \alu|tmp[20]~41\ = CARRY((\mux_ulaA_shift|m_out[20]~11_combout\ & ((!\alu|tmp[19]~39\) # (!\mux_ulaB|m_out[20]~76_combout\))) # (!\mux_ulaA_shift|m_out[20]~11_combout\ & (!\mux_ulaB|m_out[20]~76_combout\ & !\alu|tmp[19]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[20]~11_combout\,
	datab => \mux_ulaB|m_out[20]~76_combout\,
	datad => VCC,
	cin => \alu|tmp[19]~39\,
	combout => \alu|tmp[20]~40_combout\,
	cout => \alu|tmp[20]~41\);

-- Location: LCCOMB_X27_Y22_N10
\alu|tmp[21]~42\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|tmp[21]~42_combout\ = (\mux_ulaA_shift|m_out[21]~10_combout\ & ((\mux_ulaB|m_out[21]~75_combout\ & (!\alu|tmp[20]~41\)) # (!\mux_ulaB|m_out[21]~75_combout\ & (\alu|tmp[20]~41\ & VCC)))) # (!\mux_ulaA_shift|m_out[21]~10_combout\ & 
-- ((\mux_ulaB|m_out[21]~75_combout\ & ((\alu|tmp[20]~41\) # (GND))) # (!\mux_ulaB|m_out[21]~75_combout\ & (!\alu|tmp[20]~41\))))
-- \alu|tmp[21]~43\ = CARRY((\mux_ulaA_shift|m_out[21]~10_combout\ & (\mux_ulaB|m_out[21]~75_combout\ & !\alu|tmp[20]~41\)) # (!\mux_ulaA_shift|m_out[21]~10_combout\ & ((\mux_ulaB|m_out[21]~75_combout\) # (!\alu|tmp[20]~41\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[21]~10_combout\,
	datab => \mux_ulaB|m_out[21]~75_combout\,
	datad => VCC,
	cin => \alu|tmp[20]~41\,
	combout => \alu|tmp[21]~42_combout\,
	cout => \alu|tmp[21]~43\);

-- Location: LCCOMB_X27_Y22_N12
\alu|tmp[22]~44\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|tmp[22]~44_combout\ = ((\mux_ulaB|m_out[22]~74_combout\ $ (\mux_ulaA_shift|m_out[22]~9_combout\ $ (\alu|tmp[21]~43\)))) # (GND)
-- \alu|tmp[22]~45\ = CARRY((\mux_ulaB|m_out[22]~74_combout\ & (\mux_ulaA_shift|m_out[22]~9_combout\ & !\alu|tmp[21]~43\)) # (!\mux_ulaB|m_out[22]~74_combout\ & ((\mux_ulaA_shift|m_out[22]~9_combout\) # (!\alu|tmp[21]~43\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[22]~74_combout\,
	datab => \mux_ulaA_shift|m_out[22]~9_combout\,
	datad => VCC,
	cin => \alu|tmp[21]~43\,
	combout => \alu|tmp[22]~44_combout\,
	cout => \alu|tmp[22]~45\);

-- Location: LCCOMB_X27_Y22_N14
\alu|tmp[23]~46\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|tmp[23]~46_combout\ = (\mux_ulaB|m_out[23]~73_combout\ & ((\mux_ulaA_shift|m_out[23]~8_combout\ & (!\alu|tmp[22]~45\)) # (!\mux_ulaA_shift|m_out[23]~8_combout\ & ((\alu|tmp[22]~45\) # (GND))))) # (!\mux_ulaB|m_out[23]~73_combout\ & 
-- ((\mux_ulaA_shift|m_out[23]~8_combout\ & (\alu|tmp[22]~45\ & VCC)) # (!\mux_ulaA_shift|m_out[23]~8_combout\ & (!\alu|tmp[22]~45\))))
-- \alu|tmp[23]~47\ = CARRY((\mux_ulaB|m_out[23]~73_combout\ & ((!\alu|tmp[22]~45\) # (!\mux_ulaA_shift|m_out[23]~8_combout\))) # (!\mux_ulaB|m_out[23]~73_combout\ & (!\mux_ulaA_shift|m_out[23]~8_combout\ & !\alu|tmp[22]~45\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[23]~73_combout\,
	datab => \mux_ulaA_shift|m_out[23]~8_combout\,
	datad => VCC,
	cin => \alu|tmp[22]~45\,
	combout => \alu|tmp[23]~46_combout\,
	cout => \alu|tmp[23]~47\);

-- Location: LCCOMB_X27_Y22_N16
\alu|tmp[24]~48\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|tmp[24]~48_combout\ = ((\mux_ulaA_shift|m_out[24]~7_combout\ $ (\mux_ulaB|m_out[24]~72_combout\ $ (\alu|tmp[23]~47\)))) # (GND)
-- \alu|tmp[24]~49\ = CARRY((\mux_ulaA_shift|m_out[24]~7_combout\ & ((!\alu|tmp[23]~47\) # (!\mux_ulaB|m_out[24]~72_combout\))) # (!\mux_ulaA_shift|m_out[24]~7_combout\ & (!\mux_ulaB|m_out[24]~72_combout\ & !\alu|tmp[23]~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[24]~7_combout\,
	datab => \mux_ulaB|m_out[24]~72_combout\,
	datad => VCC,
	cin => \alu|tmp[23]~47\,
	combout => \alu|tmp[24]~48_combout\,
	cout => \alu|tmp[24]~49\);

-- Location: LCCOMB_X27_Y22_N18
\alu|tmp[25]~50\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|tmp[25]~50_combout\ = (\mux_ulaB|m_out[25]~71_combout\ & ((\mux_ulaA_shift|m_out[25]~6_combout\ & (!\alu|tmp[24]~49\)) # (!\mux_ulaA_shift|m_out[25]~6_combout\ & ((\alu|tmp[24]~49\) # (GND))))) # (!\mux_ulaB|m_out[25]~71_combout\ & 
-- ((\mux_ulaA_shift|m_out[25]~6_combout\ & (\alu|tmp[24]~49\ & VCC)) # (!\mux_ulaA_shift|m_out[25]~6_combout\ & (!\alu|tmp[24]~49\))))
-- \alu|tmp[25]~51\ = CARRY((\mux_ulaB|m_out[25]~71_combout\ & ((!\alu|tmp[24]~49\) # (!\mux_ulaA_shift|m_out[25]~6_combout\))) # (!\mux_ulaB|m_out[25]~71_combout\ & (!\mux_ulaA_shift|m_out[25]~6_combout\ & !\alu|tmp[24]~49\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[25]~71_combout\,
	datab => \mux_ulaA_shift|m_out[25]~6_combout\,
	datad => VCC,
	cin => \alu|tmp[24]~49\,
	combout => \alu|tmp[25]~50_combout\,
	cout => \alu|tmp[25]~51\);

-- Location: LCCOMB_X30_Y21_N28
\alu|Mux6~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux6~6_combout\ = (\alu|Mux9~7_combout\ & (\alu|Mux28~6_combout\ & ((\alu|tmp[25]~50_combout\)))) # (!\alu|Mux9~7_combout\ & (((\alu|Mux6~5_combout\)) # (!\alu|Mux28~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux9~7_combout\,
	datab => \alu|Mux28~6_combout\,
	datac => \alu|Mux6~5_combout\,
	datad => \alu|tmp[25]~50_combout\,
	combout => \alu|Mux6~6_combout\);

-- Location: LCCOMB_X30_Y21_N18
\alu|Mux6~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux6~7_combout\ = (\alu|Mux28~4_combout\ & ((\alu|Mux6~6_combout\ & ((\alu|ShiftRight0~78_combout\))) # (!\alu|Mux6~6_combout\ & (\mux_ulaB|m_out[31]~29_combout\)))) # (!\alu|Mux28~4_combout\ & (((\alu|Mux6~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[31]~29_combout\,
	datab => \alu|Mux28~4_combout\,
	datac => \alu|ShiftRight0~78_combout\,
	datad => \alu|Mux6~6_combout\,
	combout => \alu|Mux6~7_combout\);

-- Location: LCCOMB_X30_Y21_N6
\alu|Mux6~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux6~10_combout\ = (\alu|Mux6~7_combout\ & (((\actr|alu_ctr[0]~21_combout\) # (!\actr|alu_ctr[2]~22_combout\)) # (!\actr|alu_ctr[1]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[1]~14_combout\,
	datab => \actr|alu_ctr[2]~22_combout\,
	datac => \actr|alu_ctr[0]~21_combout\,
	datad => \alu|Mux6~7_combout\,
	combout => \alu|Mux6~10_combout\);

-- Location: LCCOMB_X30_Y21_N2
\alu|Mux6~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux6~9_combout\ = (\alu|Mux28~8_combout\ & (((!\alu|Mux6~8_combout\)) # (!\alu|Mux28~2_combout\))) # (!\alu|Mux28~8_combout\ & (\alu|Mux28~2_combout\ & ((\alu|Mux6~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux28~8_combout\,
	datab => \alu|Mux28~2_combout\,
	datac => \alu|Mux6~8_combout\,
	datad => \alu|Mux6~10_combout\,
	combout => \alu|Mux6~9_combout\);

-- Location: LCCOMB_X30_Y21_N0
\alu|Mux6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux6~combout\ = (\alu|Mux4~13_combout\ & ((\alu|Mux6~9_combout\ & (\alu|a32~21_combout\)) # (!\alu|Mux6~9_combout\ & ((\alu|Mux6~3_combout\))))) # (!\alu|Mux4~13_combout\ & (((\alu|Mux6~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|a32~21_combout\,
	datab => \alu|Mux6~3_combout\,
	datac => \alu|Mux4~13_combout\,
	datad => \alu|Mux6~9_combout\,
	combout => \alu|Mux6~combout\);

-- Location: LCCOMB_X30_Y21_N16
\pc|sr_out[25]~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pc|sr_out[25]~2_combout\ = (\ctr_mips|pstate.branch_ex_st~q\ & (\regULA|sr_out\(25))) # (!\ctr_mips|pstate.branch_ex_st~q\ & ((\alu|Mux6~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regULA|sr_out\(25),
	datab => \ctr_mips|pstate.branch_ex_st~q\,
	datad => \alu|Mux6~combout\,
	combout => \pc|sr_out[25]~2_combout\);

-- Location: FF_X32_Y22_N1
\ir|sr_out[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mem|altsyncram_component|auto_generated|q_a\(23),
	sload => VCC,
	ena => \ctr_mips|ALT_INV_pstate.fetch_st~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|sr_out\(23));

-- Location: FF_X30_Y21_N17
\pc|sr_out[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \pc|sr_out[25]~2_combout\,
	asdata => \ir|sr_out\(23),
	sclr => \rst~input_o\,
	sload => \ctr_mips|pstate.jump_ex_st~q\,
	ena => \pc|sr_out[0]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pc|sr_out\(25));

-- Location: LCCOMB_X31_Y26_N20
\mux_ulaA_shift|m_out[25]~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mux_ulaA_shift|m_out[25]~6_combout\ = (!\actr|shift_ctr~1_combout\ & ((\ctr_mips|WideOr1~combout\ & (\rgA|sr_out\(25))) # (!\ctr_mips|WideOr1~combout\ & ((\pc|sr_out\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rgA|sr_out\(25),
	datab => \pc|sr_out\(25),
	datac => \ctr_mips|WideOr1~combout\,
	datad => \actr|shift_ctr~1_combout\,
	combout => \mux_ulaA_shift|m_out[25]~6_combout\);

-- Location: LCCOMB_X28_Y21_N20
\alu|Add1~52\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Add1~52_combout\ = ((\mux_ulaA_shift|m_out[26]~5_combout\ $ (\mux_ulaB|m_out[26]~70_combout\ $ (!\alu|Add1~51\)))) # (GND)
-- \alu|Add1~53\ = CARRY((\mux_ulaA_shift|m_out[26]~5_combout\ & ((\mux_ulaB|m_out[26]~70_combout\) # (!\alu|Add1~51\))) # (!\mux_ulaA_shift|m_out[26]~5_combout\ & (\mux_ulaB|m_out[26]~70_combout\ & !\alu|Add1~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[26]~5_combout\,
	datab => \mux_ulaB|m_out[26]~70_combout\,
	datad => VCC,
	cin => \alu|Add1~51\,
	combout => \alu|Add1~52_combout\,
	cout => \alu|Add1~53\);

-- Location: LCCOMB_X28_Y21_N22
\alu|Add1~54\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Add1~54_combout\ = (\mux_ulaA_shift|m_out[27]~4_combout\ & ((\mux_ulaB|m_out[27]~69_combout\ & (\alu|Add1~53\ & VCC)) # (!\mux_ulaB|m_out[27]~69_combout\ & (!\alu|Add1~53\)))) # (!\mux_ulaA_shift|m_out[27]~4_combout\ & 
-- ((\mux_ulaB|m_out[27]~69_combout\ & (!\alu|Add1~53\)) # (!\mux_ulaB|m_out[27]~69_combout\ & ((\alu|Add1~53\) # (GND)))))
-- \alu|Add1~55\ = CARRY((\mux_ulaA_shift|m_out[27]~4_combout\ & (!\mux_ulaB|m_out[27]~69_combout\ & !\alu|Add1~53\)) # (!\mux_ulaA_shift|m_out[27]~4_combout\ & ((!\alu|Add1~53\) # (!\mux_ulaB|m_out[27]~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[27]~4_combout\,
	datab => \mux_ulaB|m_out[27]~69_combout\,
	datad => VCC,
	cin => \alu|Add1~53\,
	combout => \alu|Add1~54_combout\,
	cout => \alu|Add1~55\);

-- Location: LCCOMB_X28_Y21_N24
\alu|Add1~56\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Add1~56_combout\ = ((\mux_ulaA_shift|m_out[28]~3_combout\ $ (\mux_ulaB|m_out[28]~68_combout\ $ (!\alu|Add1~55\)))) # (GND)
-- \alu|Add1~57\ = CARRY((\mux_ulaA_shift|m_out[28]~3_combout\ & ((\mux_ulaB|m_out[28]~68_combout\) # (!\alu|Add1~55\))) # (!\mux_ulaA_shift|m_out[28]~3_combout\ & (\mux_ulaB|m_out[28]~68_combout\ & !\alu|Add1~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[28]~3_combout\,
	datab => \mux_ulaB|m_out[28]~68_combout\,
	datad => VCC,
	cin => \alu|Add1~55\,
	combout => \alu|Add1~56_combout\,
	cout => \alu|Add1~57\);

-- Location: LCCOMB_X28_Y21_N26
\alu|Add1~58\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Add1~58_combout\ = (\mux_ulaA_shift|m_out[29]~2_combout\ & ((\mux_ulaB|m_out[29]~67_combout\ & (\alu|Add1~57\ & VCC)) # (!\mux_ulaB|m_out[29]~67_combout\ & (!\alu|Add1~57\)))) # (!\mux_ulaA_shift|m_out[29]~2_combout\ & 
-- ((\mux_ulaB|m_out[29]~67_combout\ & (!\alu|Add1~57\)) # (!\mux_ulaB|m_out[29]~67_combout\ & ((\alu|Add1~57\) # (GND)))))
-- \alu|Add1~59\ = CARRY((\mux_ulaA_shift|m_out[29]~2_combout\ & (!\mux_ulaB|m_out[29]~67_combout\ & !\alu|Add1~57\)) # (!\mux_ulaA_shift|m_out[29]~2_combout\ & ((!\alu|Add1~57\) # (!\mux_ulaB|m_out[29]~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[29]~2_combout\,
	datab => \mux_ulaB|m_out[29]~67_combout\,
	datad => VCC,
	cin => \alu|Add1~57\,
	combout => \alu|Add1~58_combout\,
	cout => \alu|Add1~59\);

-- Location: LCCOMB_X28_Y21_N28
\alu|Add1~60\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Add1~60_combout\ = ((\mux_ulaA_shift|m_out[30]~1_combout\ $ (\mux_ulaB|m_out[30]~66_combout\ $ (!\alu|Add1~59\)))) # (GND)
-- \alu|Add1~61\ = CARRY((\mux_ulaA_shift|m_out[30]~1_combout\ & ((\mux_ulaB|m_out[30]~66_combout\) # (!\alu|Add1~59\))) # (!\mux_ulaA_shift|m_out[30]~1_combout\ & (\mux_ulaB|m_out[30]~66_combout\ & !\alu|Add1~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[30]~1_combout\,
	datab => \mux_ulaB|m_out[30]~66_combout\,
	datad => VCC,
	cin => \alu|Add1~59\,
	combout => \alu|Add1~60_combout\,
	cout => \alu|Add1~61\);

-- Location: LCCOMB_X28_Y21_N30
\alu|Add1~62\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Add1~62_combout\ = \mux_ulaB|m_out[31]~29_combout\ $ (\alu|Add1~61\ $ (\mux_ulaA_shift|m_out[31]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mux_ulaB|m_out[31]~29_combout\,
	datad => \mux_ulaA_shift|m_out[31]~0_combout\,
	cin => \alu|Add1~61\,
	combout => \alu|Add1~62_combout\);

-- Location: FF_X30_Y27_N1
\bcoreg|breg32_rtl_0_bypass[69]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \breg_data_mux|m_out[29]~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_0_bypass\(69));

-- Location: LCCOMB_X30_Y27_N0
\bcoreg|regA[29]~55\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|regA[29]~55_combout\ = (\bcoreg|breg32_rtl_0_bypass\(70) & ((\bcoreg|breg32~45_combout\ & (\bcoreg|breg32_rtl_0_bypass\(69))) # (!\bcoreg|breg32~45_combout\ & ((\bcoreg|breg32_rtl_0|auto_generated|ram_block1a29\))))) # 
-- (!\bcoreg|breg32_rtl_0_bypass\(70) & (((\bcoreg|breg32_rtl_0_bypass\(69)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|breg32_rtl_0_bypass\(70),
	datab => \bcoreg|breg32~45_combout\,
	datac => \bcoreg|breg32_rtl_0_bypass\(69),
	datad => \bcoreg|breg32_rtl_0|auto_generated|ram_block1a29\,
	combout => \bcoreg|regA[29]~55_combout\);

-- Location: LCCOMB_X30_Y27_N8
\bcoreg|regA[29]~91\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|regA[29]~91_combout\ = (\bcoreg|regA[29]~55_combout\ & ((\ir|sr_out\(25)) # (!\bcoreg|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|Equal0~0_combout\,
	datab => \ir|sr_out\(25),
	datad => \bcoreg|regA[29]~55_combout\,
	combout => \bcoreg|regA[29]~91_combout\);

-- Location: FF_X30_Y27_N9
\rgA|sr_out[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|regA[29]~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rgA|sr_out\(29));

-- Location: LCCOMB_X30_Y27_N22
\mux_ulaA_shift|m_out[29]~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mux_ulaA_shift|m_out[29]~2_combout\ = (!\actr|shift_ctr~1_combout\ & ((\ctr_mips|WideOr1~combout\ & ((\rgA|sr_out\(29)))) # (!\ctr_mips|WideOr1~combout\ & (\pc|sr_out\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc|sr_out\(29),
	datab => \rgA|sr_out\(29),
	datac => \actr|shift_ctr~1_combout\,
	datad => \ctr_mips|WideOr1~combout\,
	combout => \mux_ulaA_shift|m_out[29]~2_combout\);

-- Location: FF_X30_Y27_N17
\bcoreg|breg32_rtl_0_bypass[67]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \breg_data_mux|m_out[28]~3_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_0_bypass\(67));

-- Location: LCCOMB_X29_Y27_N28
\bcoreg|breg32_rtl_0_bypass[68]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|breg32_rtl_0_bypass[68]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \bcoreg|breg32_rtl_0_bypass[68]~feeder_combout\);

-- Location: FF_X29_Y27_N29
\bcoreg|breg32_rtl_0_bypass[68]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|breg32_rtl_0_bypass[68]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_0_bypass\(68));

-- Location: LCCOMB_X30_Y27_N16
\bcoreg|regA[28]~56\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|regA[28]~56_combout\ = (\bcoreg|breg32~45_combout\ & (((\bcoreg|breg32_rtl_0_bypass\(67))))) # (!\bcoreg|breg32~45_combout\ & ((\bcoreg|breg32_rtl_0_bypass\(68) & (\bcoreg|breg32_rtl_0|auto_generated|ram_block1a28\)) # 
-- (!\bcoreg|breg32_rtl_0_bypass\(68) & ((\bcoreg|breg32_rtl_0_bypass\(67))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|breg32_rtl_0|auto_generated|ram_block1a28\,
	datab => \bcoreg|breg32~45_combout\,
	datac => \bcoreg|breg32_rtl_0_bypass\(67),
	datad => \bcoreg|breg32_rtl_0_bypass\(68),
	combout => \bcoreg|regA[28]~56_combout\);

-- Location: LCCOMB_X30_Y27_N4
\bcoreg|regA[28]~92\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|regA[28]~92_combout\ = (\bcoreg|regA[28]~56_combout\ & ((\ir|sr_out\(25)) # (!\bcoreg|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|Equal0~0_combout\,
	datab => \ir|sr_out\(25),
	datad => \bcoreg|regA[28]~56_combout\,
	combout => \bcoreg|regA[28]~92_combout\);

-- Location: FF_X30_Y27_N5
\rgA|sr_out[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|regA[28]~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rgA|sr_out\(28));

-- Location: LCCOMB_X30_Y27_N18
\mux_ulaA_shift|m_out[28]~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mux_ulaA_shift|m_out[28]~3_combout\ = (!\actr|shift_ctr~1_combout\ & ((\ctr_mips|WideOr1~combout\ & ((\rgA|sr_out\(28)))) # (!\ctr_mips|WideOr1~combout\ & (\pc|sr_out\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc|sr_out\(28),
	datab => \rgA|sr_out\(28),
	datac => \actr|shift_ctr~1_combout\,
	datad => \ctr_mips|WideOr1~combout\,
	combout => \mux_ulaA_shift|m_out[28]~3_combout\);

-- Location: LCCOMB_X29_Y26_N14
\bcoreg|regA[26]~94\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|regA[26]~94_combout\ = (\bcoreg|regA[26]~58_combout\ & ((\ir|sr_out\(25)) # (!\bcoreg|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|regA[26]~58_combout\,
	datab => \bcoreg|Equal0~0_combout\,
	datad => \ir|sr_out\(25),
	combout => \bcoreg|regA[26]~94_combout\);

-- Location: FF_X29_Y26_N15
\rgA|sr_out[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|regA[26]~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rgA|sr_out\(26));

-- Location: LCCOMB_X31_Y24_N20
\pc|sr_out[26]~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pc|sr_out[26]~1_combout\ = (\ctr_mips|pstate.branch_ex_st~q\ & (\regULA|sr_out\(26))) # (!\ctr_mips|pstate.branch_ex_st~q\ & ((\alu|Mux5~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.branch_ex_st~q\,
	datab => \regULA|sr_out\(26),
	datad => \alu|Mux5~combout\,
	combout => \pc|sr_out[26]~1_combout\);

-- Location: FF_X31_Y24_N21
\pc|sr_out[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \pc|sr_out[26]~1_combout\,
	asdata => \ir|sr_out\(24),
	sclr => \rst~input_o\,
	sload => \ctr_mips|pstate.jump_ex_st~q\,
	ena => \pc|sr_out[0]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pc|sr_out\(26));

-- Location: LCCOMB_X30_Y23_N4
\mux_ulaA_shift|m_out[26]~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mux_ulaA_shift|m_out[26]~5_combout\ = (!\actr|shift_ctr~1_combout\ & ((\ctr_mips|WideOr1~combout\ & (\rgA|sr_out\(26))) # (!\ctr_mips|WideOr1~combout\ & ((\pc|sr_out\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|WideOr1~combout\,
	datab => \rgA|sr_out\(26),
	datac => \pc|sr_out\(26),
	datad => \actr|shift_ctr~1_combout\,
	combout => \mux_ulaA_shift|m_out[26]~5_combout\);

-- Location: LCCOMB_X27_Y22_N20
\alu|tmp[26]~52\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|tmp[26]~52_combout\ = ((\mux_ulaB|m_out[26]~70_combout\ $ (\mux_ulaA_shift|m_out[26]~5_combout\ $ (\alu|tmp[25]~51\)))) # (GND)
-- \alu|tmp[26]~53\ = CARRY((\mux_ulaB|m_out[26]~70_combout\ & (\mux_ulaA_shift|m_out[26]~5_combout\ & !\alu|tmp[25]~51\)) # (!\mux_ulaB|m_out[26]~70_combout\ & ((\mux_ulaA_shift|m_out[26]~5_combout\) # (!\alu|tmp[25]~51\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[26]~70_combout\,
	datab => \mux_ulaA_shift|m_out[26]~5_combout\,
	datad => VCC,
	cin => \alu|tmp[25]~51\,
	combout => \alu|tmp[26]~52_combout\,
	cout => \alu|tmp[26]~53\);

-- Location: LCCOMB_X27_Y22_N22
\alu|tmp[27]~54\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|tmp[27]~54_combout\ = (\mux_ulaB|m_out[27]~69_combout\ & ((\mux_ulaA_shift|m_out[27]~4_combout\ & (!\alu|tmp[26]~53\)) # (!\mux_ulaA_shift|m_out[27]~4_combout\ & ((\alu|tmp[26]~53\) # (GND))))) # (!\mux_ulaB|m_out[27]~69_combout\ & 
-- ((\mux_ulaA_shift|m_out[27]~4_combout\ & (\alu|tmp[26]~53\ & VCC)) # (!\mux_ulaA_shift|m_out[27]~4_combout\ & (!\alu|tmp[26]~53\))))
-- \alu|tmp[27]~55\ = CARRY((\mux_ulaB|m_out[27]~69_combout\ & ((!\alu|tmp[26]~53\) # (!\mux_ulaA_shift|m_out[27]~4_combout\))) # (!\mux_ulaB|m_out[27]~69_combout\ & (!\mux_ulaA_shift|m_out[27]~4_combout\ & !\alu|tmp[26]~53\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[27]~69_combout\,
	datab => \mux_ulaA_shift|m_out[27]~4_combout\,
	datad => VCC,
	cin => \alu|tmp[26]~53\,
	combout => \alu|tmp[27]~54_combout\,
	cout => \alu|tmp[27]~55\);

-- Location: LCCOMB_X27_Y22_N24
\alu|tmp[28]~56\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|tmp[28]~56_combout\ = ((\mux_ulaB|m_out[28]~68_combout\ $ (\mux_ulaA_shift|m_out[28]~3_combout\ $ (\alu|tmp[27]~55\)))) # (GND)
-- \alu|tmp[28]~57\ = CARRY((\mux_ulaB|m_out[28]~68_combout\ & (\mux_ulaA_shift|m_out[28]~3_combout\ & !\alu|tmp[27]~55\)) # (!\mux_ulaB|m_out[28]~68_combout\ & ((\mux_ulaA_shift|m_out[28]~3_combout\) # (!\alu|tmp[27]~55\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[28]~68_combout\,
	datab => \mux_ulaA_shift|m_out[28]~3_combout\,
	datad => VCC,
	cin => \alu|tmp[27]~55\,
	combout => \alu|tmp[28]~56_combout\,
	cout => \alu|tmp[28]~57\);

-- Location: LCCOMB_X27_Y22_N26
\alu|tmp[29]~58\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|tmp[29]~58_combout\ = (\mux_ulaB|m_out[29]~67_combout\ & ((\mux_ulaA_shift|m_out[29]~2_combout\ & (!\alu|tmp[28]~57\)) # (!\mux_ulaA_shift|m_out[29]~2_combout\ & ((\alu|tmp[28]~57\) # (GND))))) # (!\mux_ulaB|m_out[29]~67_combout\ & 
-- ((\mux_ulaA_shift|m_out[29]~2_combout\ & (\alu|tmp[28]~57\ & VCC)) # (!\mux_ulaA_shift|m_out[29]~2_combout\ & (!\alu|tmp[28]~57\))))
-- \alu|tmp[29]~59\ = CARRY((\mux_ulaB|m_out[29]~67_combout\ & ((!\alu|tmp[28]~57\) # (!\mux_ulaA_shift|m_out[29]~2_combout\))) # (!\mux_ulaB|m_out[29]~67_combout\ & (!\mux_ulaA_shift|m_out[29]~2_combout\ & !\alu|tmp[28]~57\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[29]~67_combout\,
	datab => \mux_ulaA_shift|m_out[29]~2_combout\,
	datad => VCC,
	cin => \alu|tmp[28]~57\,
	combout => \alu|tmp[29]~58_combout\,
	cout => \alu|tmp[29]~59\);

-- Location: LCCOMB_X27_Y22_N30
\alu|tmp[31]~62\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|tmp[31]~62_combout\ = \mux_ulaB|m_out[31]~29_combout\ $ (\alu|tmp[30]~61\ $ (!\mux_ulaA_shift|m_out[31]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \mux_ulaB|m_out[31]~29_combout\,
	datad => \mux_ulaA_shift|m_out[31]~0_combout\,
	cin => \alu|tmp[30]~61\,
	combout => \alu|tmp[31]~62_combout\);

-- Location: LCCOMB_X34_Y19_N28
\alu|Mux0~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux0~11_combout\ = (\actr|alu_ctr[2]~22_combout\ & (!\actr|alu_ctr[0]~21_combout\ & ((\alu|tmp[31]~62_combout\)))) # (!\actr|alu_ctr[2]~22_combout\ & ((\actr|alu_ctr[0]~21_combout\) # ((\alu|Add1~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[2]~22_combout\,
	datab => \actr|alu_ctr[0]~21_combout\,
	datac => \alu|Add1~62_combout\,
	datad => \alu|tmp[31]~62_combout\,
	combout => \alu|Mux0~11_combout\);

-- Location: LCCOMB_X34_Y19_N2
\alu|Mux0~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux0~12_combout\ = (\alu|Mux0~10_combout\ & ((\actr|alu_ctr[1]~14_combout\) # (\alu|Mux0~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \actr|alu_ctr[1]~14_combout\,
	datac => \alu|Mux0~10_combout\,
	datad => \alu|Mux0~11_combout\,
	combout => \alu|Mux0~12_combout\);

-- Location: LCCOMB_X31_Y23_N4
\alu|Equal0~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Equal0~0_combout\ = (!\alu|Mux2~13_combout\ & (!\alu|Mux3~11_combout\ & !\alu|Mux0~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux2~13_combout\,
	datac => \alu|Mux3~11_combout\,
	datad => \alu|Mux0~12_combout\,
	combout => \alu|Equal0~0_combout\);

-- Location: FF_X35_Y26_N9
\bcoreg|breg32_rtl_0_bypass[71]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \breg_data_mux|m_out[30]~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_0_bypass\(71));

-- Location: LCCOMB_X36_Y26_N24
\bcoreg|breg32_rtl_0_bypass[72]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|breg32_rtl_0_bypass[72]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \bcoreg|breg32_rtl_0_bypass[72]~feeder_combout\);

-- Location: FF_X36_Y26_N25
\bcoreg|breg32_rtl_0_bypass[72]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|breg32_rtl_0_bypass[72]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_0_bypass\(72));

-- Location: LCCOMB_X35_Y26_N8
\bcoreg|regA[30]~54\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|regA[30]~54_combout\ = (\bcoreg|breg32~45_combout\ & (((\bcoreg|breg32_rtl_0_bypass\(71))))) # (!\bcoreg|breg32~45_combout\ & ((\bcoreg|breg32_rtl_0_bypass\(72) & (\bcoreg|breg32_rtl_0|auto_generated|ram_block1a30\)) # 
-- (!\bcoreg|breg32_rtl_0_bypass\(72) & ((\bcoreg|breg32_rtl_0_bypass\(71))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|breg32~45_combout\,
	datab => \bcoreg|breg32_rtl_0|auto_generated|ram_block1a30\,
	datac => \bcoreg|breg32_rtl_0_bypass\(71),
	datad => \bcoreg|breg32_rtl_0_bypass\(72),
	combout => \bcoreg|regA[30]~54_combout\);

-- Location: LCCOMB_X29_Y26_N28
\bcoreg|regA[30]~90\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|regA[30]~90_combout\ = (\bcoreg|regA[30]~54_combout\ & ((\ir|sr_out\(25)) # (!\bcoreg|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|sr_out\(25),
	datab => \bcoreg|Equal0~0_combout\,
	datad => \bcoreg|regA[30]~54_combout\,
	combout => \bcoreg|regA[30]~90_combout\);

-- Location: FF_X29_Y26_N29
\rgA|sr_out[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|regA[30]~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rgA|sr_out\(30));

-- Location: LCCOMB_X31_Y23_N10
\pc|sr_out~46\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pc|sr_out~46_combout\ = (\ctr_mips|pstate.branch_ex_st~q\ & (\regULA|sr_out\(30))) # (!\ctr_mips|pstate.branch_ex_st~q\ & ((\ctr_mips|pstate.jump_ex_st~q\ & (\regULA|sr_out\(30))) # (!\ctr_mips|pstate.jump_ex_st~q\ & ((\alu|Mux1~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regULA|sr_out\(30),
	datab => \ctr_mips|pstate.branch_ex_st~q\,
	datac => \alu|Mux1~14_combout\,
	datad => \ctr_mips|pstate.jump_ex_st~q\,
	combout => \pc|sr_out~46_combout\);

-- Location: FF_X31_Y23_N11
\pc|sr_out[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \pc|sr_out~46_combout\,
	sclr => \rst~input_o\,
	ena => \pc|sr_out[28]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pc|sr_out\(30));

-- Location: LCCOMB_X30_Y23_N8
\mux_ulaA_shift|m_out[30]~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mux_ulaA_shift|m_out[30]~1_combout\ = (!\actr|shift_ctr~1_combout\ & ((\ctr_mips|WideOr1~combout\ & (\rgA|sr_out\(30))) # (!\ctr_mips|WideOr1~combout\ & ((\pc|sr_out\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|WideOr1~combout\,
	datab => \rgA|sr_out\(30),
	datac => \pc|sr_out\(30),
	datad => \actr|shift_ctr~1_combout\,
	combout => \mux_ulaA_shift|m_out[30]~1_combout\);

-- Location: LCCOMB_X26_Y25_N26
\alu|Mux1~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux1~12_combout\ = (!\mux_ulaA_shift|m_out[30]~1_combout\ & !\mux_ulaB|m_out[30]~66_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ulaA_shift|m_out[30]~1_combout\,
	datad => \mux_ulaB|m_out[30]~66_combout\,
	combout => \alu|Mux1~12_combout\);

-- Location: LCCOMB_X26_Y25_N14
\alu|Mux16~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux16~1_combout\ = (!\mux_ulaA_shift|m_out[1]~34_combout\ & (!\mux_ulaA_shift|m_out[0]~36_combout\ & (!\mux_ulaA_shift|m_out[2]~32_combout\ & !\mux_ulaA_shift|m_out[3]~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[1]~34_combout\,
	datab => \mux_ulaA_shift|m_out[0]~36_combout\,
	datac => \mux_ulaA_shift|m_out[2]~32_combout\,
	datad => \mux_ulaA_shift|m_out[3]~30_combout\,
	combout => \alu|Mux16~1_combout\);

-- Location: LCCOMB_X26_Y25_N2
\alu|Mux1~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux1~10_combout\ = (\alu|ShiftLeft0~16_combout\ & ((\alu|Mux16~1_combout\ & (\rgB|sr_out\(30))) # (!\alu|Mux16~1_combout\ & ((\rgB|sr_out\(31)))))) # (!\alu|ShiftLeft0~16_combout\ & (((\rgB|sr_out\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftLeft0~16_combout\,
	datab => \rgB|sr_out\(30),
	datac => \alu|Mux16~1_combout\,
	datad => \rgB|sr_out\(31),
	combout => \alu|Mux1~10_combout\);

-- Location: LCCOMB_X26_Y25_N28
\alu|Mux1~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux1~11_combout\ = (!\actr|alu_ctr[3]~18_combout\ & ((\mux_ulaB|m_out[31]~28_combout\) # ((!\mux_ulaB|Equal2~0_combout\ & \alu|Mux1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[31]~28_combout\,
	datab => \mux_ulaB|Equal2~0_combout\,
	datac => \actr|alu_ctr[3]~18_combout\,
	datad => \alu|Mux1~10_combout\,
	combout => \alu|Mux1~11_combout\);

-- Location: LCCOMB_X26_Y25_N12
\alu|Mux1~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux1~13_combout\ = (\actr|alu_ctr[0]~21_combout\ & (!\actr|alu_ctr[3]~18_combout\ & ((\alu|Mux1~11_combout\)))) # (!\actr|alu_ctr[0]~21_combout\ & (\actr|alu_ctr[3]~18_combout\ & ((\alu|Mux1~12_combout\) # (\alu|Mux1~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[0]~21_combout\,
	datab => \actr|alu_ctr[3]~18_combout\,
	datac => \alu|Mux1~12_combout\,
	datad => \alu|Mux1~11_combout\,
	combout => \alu|Mux1~13_combout\);

-- Location: LCCOMB_X29_Y21_N2
\alu|ShiftLeft0~20\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~20_combout\ = (!\mux_ulaA_shift|m_out[0]~36_combout\ & ((\mux_ulaA_shift|m_out[1]~34_combout\ & (\mux_ulaB|m_out[0]~63_combout\)) # (!\mux_ulaA_shift|m_out[1]~34_combout\ & ((\mux_ulaB|m_out[2]~61_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[0]~63_combout\,
	datab => \mux_ulaB|m_out[2]~61_combout\,
	datac => \mux_ulaA_shift|m_out[1]~34_combout\,
	datad => \mux_ulaA_shift|m_out[0]~36_combout\,
	combout => \alu|ShiftLeft0~20_combout\);

-- Location: LCCOMB_X29_Y21_N28
\alu|ShiftLeft0~21\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~21_combout\ = (\alu|ShiftLeft0~20_combout\) # ((\mux_ulaA_shift|m_out[0]~36_combout\ & (!\mux_ulaA_shift|m_out[1]~34_combout\ & \mux_ulaB|m_out[1]~62_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[0]~36_combout\,
	datab => \mux_ulaA_shift|m_out[1]~34_combout\,
	datac => \mux_ulaB|m_out[1]~62_combout\,
	datad => \alu|ShiftLeft0~20_combout\,
	combout => \alu|ShiftLeft0~21_combout\);

-- Location: LCCOMB_X36_Y25_N8
\alu|ShiftLeft0~32\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~32_combout\ = (\mux_ulaA_shift|m_out[1]~38_combout\ & (((\mux_ulaB|m_out[4]~57_combout\)))) # (!\mux_ulaA_shift|m_out[1]~38_combout\ & ((\mux_ulaA_shift|m_out[1]~37_combout\ & ((\mux_ulaB|m_out[4]~57_combout\))) # 
-- (!\mux_ulaA_shift|m_out[1]~37_combout\ & (\mux_ulaB|m_out[6]~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[1]~38_combout\,
	datab => \mux_ulaB|m_out[6]~53_combout\,
	datac => \mux_ulaA_shift|m_out[1]~37_combout\,
	datad => \mux_ulaB|m_out[4]~57_combout\,
	combout => \alu|ShiftLeft0~32_combout\);

-- Location: LCCOMB_X36_Y21_N6
\alu|ShiftLeft0~29\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~29_combout\ = (\mux_ulaA_shift|m_out[1]~38_combout\ & (((\mux_ulaB|m_out[3]~59_combout\)))) # (!\mux_ulaA_shift|m_out[1]~38_combout\ & ((\mux_ulaA_shift|m_out[1]~37_combout\ & ((\mux_ulaB|m_out[3]~59_combout\))) # 
-- (!\mux_ulaA_shift|m_out[1]~37_combout\ & (\mux_ulaB|m_out[5]~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[1]~38_combout\,
	datab => \mux_ulaB|m_out[5]~55_combout\,
	datac => \mux_ulaB|m_out[3]~59_combout\,
	datad => \mux_ulaA_shift|m_out[1]~37_combout\,
	combout => \alu|ShiftLeft0~29_combout\);

-- Location: LCCOMB_X36_Y25_N22
\alu|ShiftLeft0~33\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~33_combout\ = (\mux_ulaA_shift|m_out[0]~36_combout\ & ((\alu|ShiftLeft0~29_combout\))) # (!\mux_ulaA_shift|m_out[0]~36_combout\ & (\alu|ShiftLeft0~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ulaA_shift|m_out[0]~36_combout\,
	datac => \alu|ShiftLeft0~32_combout\,
	datad => \alu|ShiftLeft0~29_combout\,
	combout => \alu|ShiftLeft0~33_combout\);

-- Location: LCCOMB_X35_Y21_N24
\alu|ShiftLeft0~64\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~64_combout\ = (\mux_ulaA_shift|m_out[2]~32_combout\ & (\alu|ShiftLeft0~21_combout\)) # (!\mux_ulaA_shift|m_out[2]~32_combout\ & ((\alu|ShiftLeft0~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu|ShiftLeft0~21_combout\,
	datac => \mux_ulaA_shift|m_out[2]~32_combout\,
	datad => \alu|ShiftLeft0~33_combout\,
	combout => \alu|ShiftLeft0~64_combout\);

-- Location: LCCOMB_X31_Y27_N20
\mux_ulaB|m_out[7]~50\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mux_ulaB|m_out[7]~50_combout\ = (\ctr_mips|pstate.decode_st~q\ & (((\ir|sr_out\(5))))) # (!\ctr_mips|pstate.decode_st~q\ & ((\ctr_mips|pstate.fetch_st~q\ & (\ir|sr_out\(7))) # (!\ctr_mips|pstate.fetch_st~q\ & ((\ir|sr_out\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|sr_out\(7),
	datab => \ctr_mips|pstate.decode_st~q\,
	datac => \ir|sr_out\(5),
	datad => \ctr_mips|pstate.fetch_st~q\,
	combout => \mux_ulaB|m_out[7]~50_combout\);

-- Location: LCCOMB_X31_Y27_N0
\mux_ulaB|m_out[7]~51\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mux_ulaB|m_out[7]~51_combout\ = (\ctr_mips|WideOr0~0_combout\ & (\rgB|sr_out\(7) & (!\ctr_mips|s_aluBin\(0)))) # (!\ctr_mips|WideOr0~0_combout\ & (((\mux_ulaB|m_out[7]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rgB|sr_out\(7),
	datab => \ctr_mips|WideOr0~0_combout\,
	datac => \ctr_mips|s_aluBin\(0),
	datad => \mux_ulaB|m_out[7]~50_combout\,
	combout => \mux_ulaB|m_out[7]~51_combout\);

-- Location: LCCOMB_X36_Y25_N14
\alu|ShiftLeft0~44\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~44_combout\ = (\mux_ulaA_shift|m_out[1]~38_combout\ & (((\mux_ulaB|m_out[7]~51_combout\)))) # (!\mux_ulaA_shift|m_out[1]~38_combout\ & ((\mux_ulaA_shift|m_out[1]~37_combout\ & ((\mux_ulaB|m_out[7]~51_combout\))) # 
-- (!\mux_ulaA_shift|m_out[1]~37_combout\ & (\mux_ulaB|m_out[9]~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[1]~38_combout\,
	datab => \mux_ulaA_shift|m_out[1]~37_combout\,
	datac => \mux_ulaB|m_out[9]~47_combout\,
	datad => \mux_ulaB|m_out[7]~51_combout\,
	combout => \alu|ShiftLeft0~44_combout\);

-- Location: LCCOMB_X36_Y25_N10
\alu|ShiftLeft0~48\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~48_combout\ = (\mux_ulaA_shift|m_out[1]~38_combout\ & (((\mux_ulaB|m_out[8]~49_combout\)))) # (!\mux_ulaA_shift|m_out[1]~38_combout\ & ((\mux_ulaA_shift|m_out[1]~37_combout\ & ((\mux_ulaB|m_out[8]~49_combout\))) # 
-- (!\mux_ulaA_shift|m_out[1]~37_combout\ & (\mux_ulaB|m_out[10]~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[1]~38_combout\,
	datab => \mux_ulaB|m_out[10]~45_combout\,
	datac => \mux_ulaA_shift|m_out[1]~37_combout\,
	datad => \mux_ulaB|m_out[8]~49_combout\,
	combout => \alu|ShiftLeft0~48_combout\);

-- Location: LCCOMB_X36_Y25_N16
\alu|ShiftLeft0~49\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~49_combout\ = (\mux_ulaA_shift|m_out[0]~36_combout\ & (\alu|ShiftLeft0~44_combout\)) # (!\mux_ulaA_shift|m_out[0]~36_combout\ & ((\alu|ShiftLeft0~48_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ulaA_shift|m_out[0]~36_combout\,
	datac => \alu|ShiftLeft0~44_combout\,
	datad => \alu|ShiftLeft0~48_combout\,
	combout => \alu|ShiftLeft0~49_combout\);

-- Location: LCCOMB_X35_Y25_N2
\alu|ShiftLeft0~65\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~65_combout\ = (\mux_ulaA_shift|m_out[1]~37_combout\ & (((\mux_ulaB|m_out[12]~41_combout\)))) # (!\mux_ulaA_shift|m_out[1]~37_combout\ & ((\mux_ulaA_shift|m_out[1]~38_combout\ & ((\mux_ulaB|m_out[12]~41_combout\))) # 
-- (!\mux_ulaA_shift|m_out[1]~38_combout\ & (\mux_ulaB|m_out[14]~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[1]~37_combout\,
	datab => \mux_ulaB|m_out[14]~37_combout\,
	datac => \mux_ulaA_shift|m_out[1]~38_combout\,
	datad => \mux_ulaB|m_out[12]~41_combout\,
	combout => \alu|ShiftLeft0~65_combout\);

-- Location: LCCOMB_X35_Y25_N20
\alu|ShiftLeft0~66\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~66_combout\ = (\mux_ulaA_shift|m_out[0]~36_combout\ & ((\alu|ShiftLeft0~60_combout\))) # (!\mux_ulaA_shift|m_out[0]~36_combout\ & (\alu|ShiftLeft0~65_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[0]~36_combout\,
	datab => \alu|ShiftLeft0~65_combout\,
	datad => \alu|ShiftLeft0~60_combout\,
	combout => \alu|ShiftLeft0~66_combout\);

-- Location: LCCOMB_X27_Y21_N28
\alu|ShiftLeft0~67\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~67_combout\ = (\mux_ulaA_shift|m_out[2]~32_combout\ & (\alu|ShiftLeft0~49_combout\)) # (!\mux_ulaA_shift|m_out[2]~32_combout\ & ((\alu|ShiftLeft0~66_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ulaA_shift|m_out[2]~32_combout\,
	datac => \alu|ShiftLeft0~49_combout\,
	datad => \alu|ShiftLeft0~66_combout\,
	combout => \alu|ShiftLeft0~67_combout\);

-- Location: LCCOMB_X27_Y21_N22
\alu|ShiftLeft0~68\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~68_combout\ = (\mux_ulaA_shift|m_out[3]~30_combout\ & (\alu|ShiftLeft0~64_combout\)) # (!\mux_ulaA_shift|m_out[3]~30_combout\ & ((\alu|ShiftLeft0~67_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ulaA_shift|m_out[3]~30_combout\,
	datac => \alu|ShiftLeft0~64_combout\,
	datad => \alu|ShiftLeft0~67_combout\,
	combout => \alu|ShiftLeft0~68_combout\);

-- Location: LCCOMB_X26_Y24_N26
\alu|ShiftLeft0~113\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~113_combout\ = (\mux_ulaA_shift|m_out[1]~37_combout\ & (\rgB|sr_out\(23))) # (!\mux_ulaA_shift|m_out[1]~37_combout\ & ((\mux_ulaA_shift|m_out[1]~38_combout\ & (\rgB|sr_out\(23))) # (!\mux_ulaA_shift|m_out[1]~38_combout\ & 
-- ((\rgB|sr_out\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[1]~37_combout\,
	datab => \rgB|sr_out\(23),
	datac => \mux_ulaA_shift|m_out[1]~38_combout\,
	datad => \rgB|sr_out\(25),
	combout => \alu|ShiftLeft0~113_combout\);

-- Location: LCCOMB_X26_Y24_N16
\alu|ShiftLeft0~114\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~114_combout\ = (\mux_ulaA_shift|m_out[1]~38_combout\ & (\rgB|sr_out\(24))) # (!\mux_ulaA_shift|m_out[1]~38_combout\ & ((\mux_ulaA_shift|m_out[1]~37_combout\ & (\rgB|sr_out\(24))) # (!\mux_ulaA_shift|m_out[1]~37_combout\ & 
-- ((\rgB|sr_out\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[1]~38_combout\,
	datab => \rgB|sr_out\(24),
	datac => \mux_ulaA_shift|m_out[1]~37_combout\,
	datad => \rgB|sr_out\(26),
	combout => \alu|ShiftLeft0~114_combout\);

-- Location: LCCOMB_X26_Y24_N22
\alu|ShiftLeft0~115\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~115_combout\ = (\mux_ulaA_shift|m_out[0]~36_combout\ & (\alu|ShiftLeft0~113_combout\)) # (!\mux_ulaA_shift|m_out[0]~36_combout\ & ((\alu|ShiftLeft0~114_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[0]~36_combout\,
	datac => \alu|ShiftLeft0~113_combout\,
	datad => \alu|ShiftLeft0~114_combout\,
	combout => \alu|ShiftLeft0~115_combout\);

-- Location: LCCOMB_X26_Y24_N20
\alu|ShiftLeft0~121\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~121_combout\ = (\mux_ulaA_shift|m_out[1]~34_combout\ & ((\mux_ulaA_shift|m_out[0]~36_combout\ & (\rgB|sr_out\(27))) # (!\mux_ulaA_shift|m_out[0]~36_combout\ & ((\rgB|sr_out\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rgB|sr_out\(27),
	datab => \rgB|sr_out\(28),
	datac => \mux_ulaA_shift|m_out[0]~36_combout\,
	datad => \mux_ulaA_shift|m_out[1]~34_combout\,
	combout => \alu|ShiftLeft0~121_combout\);

-- Location: LCCOMB_X26_Y24_N28
\alu|ShiftLeft0~123\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~123_combout\ = (\mux_ulaA_shift|m_out[2]~32_combout\ & (((\alu|ShiftLeft0~115_combout\)))) # (!\mux_ulaA_shift|m_out[2]~32_combout\ & ((\alu|ShiftLeft0~122_combout\) # ((\alu|ShiftLeft0~121_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftLeft0~122_combout\,
	datab => \mux_ulaA_shift|m_out[2]~32_combout\,
	datac => \alu|ShiftLeft0~115_combout\,
	datad => \alu|ShiftLeft0~121_combout\,
	combout => \alu|ShiftLeft0~123_combout\);

-- Location: LCCOMB_X26_Y24_N24
\alu|Mux1~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux1~15_combout\ = (\mux_ulaB|m_out[31]~28_combout\) # ((\ctr_mips|WideOr0~0_combout\ & (\ctr_mips|pstate.fetch_st~q\ & \alu|ShiftLeft0~123_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[31]~28_combout\,
	datab => \ctr_mips|WideOr0~0_combout\,
	datac => \ctr_mips|pstate.fetch_st~q\,
	datad => \alu|ShiftLeft0~123_combout\,
	combout => \alu|Mux1~15_combout\);

-- Location: LCCOMB_X26_Y21_N4
\alu|ShiftLeft0~100\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~100_combout\ = (\mux_ulaA_shift|m_out[1]~37_combout\ & (((\rgB|sr_out\(20))))) # (!\mux_ulaA_shift|m_out[1]~37_combout\ & ((\mux_ulaA_shift|m_out[1]~38_combout\ & (\rgB|sr_out\(20))) # (!\mux_ulaA_shift|m_out[1]~38_combout\ & 
-- ((\rgB|sr_out\(22))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[1]~37_combout\,
	datab => \mux_ulaA_shift|m_out[1]~38_combout\,
	datac => \rgB|sr_out\(20),
	datad => \rgB|sr_out\(22),
	combout => \alu|ShiftLeft0~100_combout\);

-- Location: LCCOMB_X26_Y21_N10
\alu|ShiftLeft0~99\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~99_combout\ = (\mux_ulaA_shift|m_out[1]~37_combout\ & (((\rgB|sr_out\(19))))) # (!\mux_ulaA_shift|m_out[1]~37_combout\ & ((\mux_ulaA_shift|m_out[1]~38_combout\ & ((\rgB|sr_out\(19)))) # (!\mux_ulaA_shift|m_out[1]~38_combout\ & 
-- (\rgB|sr_out\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[1]~37_combout\,
	datab => \mux_ulaA_shift|m_out[1]~38_combout\,
	datac => \rgB|sr_out\(21),
	datad => \rgB|sr_out\(19),
	combout => \alu|ShiftLeft0~99_combout\);

-- Location: LCCOMB_X26_Y21_N6
\alu|ShiftLeft0~101\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~101_combout\ = (!\mux_ulaB|Equal2~0_combout\ & ((\mux_ulaA_shift|m_out[0]~36_combout\ & ((\alu|ShiftLeft0~99_combout\))) # (!\mux_ulaA_shift|m_out[0]~36_combout\ & (\alu|ShiftLeft0~100_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[0]~36_combout\,
	datab => \mux_ulaB|Equal2~0_combout\,
	datac => \alu|ShiftLeft0~100_combout\,
	datad => \alu|ShiftLeft0~99_combout\,
	combout => \alu|ShiftLeft0~101_combout\);

-- Location: LCCOMB_X35_Y21_N12
\alu|ShiftLeft0~84\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~84_combout\ = (\mux_ulaA_shift|m_out[1]~38_combout\ & (\mux_ulaB|m_out[16]~79_combout\)) # (!\mux_ulaA_shift|m_out[1]~38_combout\ & ((\mux_ulaA_shift|m_out[1]~37_combout\ & (\mux_ulaB|m_out[16]~79_combout\)) # 
-- (!\mux_ulaA_shift|m_out[1]~37_combout\ & ((\mux_ulaB|m_out[18]~78_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[16]~79_combout\,
	datab => \mux_ulaA_shift|m_out[1]~38_combout\,
	datac => \mux_ulaA_shift|m_out[1]~37_combout\,
	datad => \mux_ulaB|m_out[18]~78_combout\,
	combout => \alu|ShiftLeft0~84_combout\);

-- Location: LCCOMB_X31_Y25_N2
\alu|ShiftLeft0~85\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~85_combout\ = (\mux_ulaA_shift|m_out[0]~36_combout\ & (\alu|ShiftLeft0~80_combout\)) # (!\mux_ulaA_shift|m_out[0]~36_combout\ & ((\alu|ShiftLeft0~84_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu|ShiftLeft0~80_combout\,
	datac => \mux_ulaA_shift|m_out[0]~36_combout\,
	datad => \alu|ShiftLeft0~84_combout\,
	combout => \alu|ShiftLeft0~85_combout\);

-- Location: LCCOMB_X27_Y21_N2
\alu|ShiftLeft0~102\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~102_combout\ = (\mux_ulaA_shift|m_out[2]~32_combout\ & (((\alu|ShiftLeft0~85_combout\)))) # (!\mux_ulaA_shift|m_out[2]~32_combout\ & ((\mux_ulaB|m_out[31]~28_combout\) # ((\alu|ShiftLeft0~101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[31]~28_combout\,
	datab => \alu|ShiftLeft0~101_combout\,
	datac => \mux_ulaA_shift|m_out[2]~32_combout\,
	datad => \alu|ShiftLeft0~85_combout\,
	combout => \alu|ShiftLeft0~102_combout\);

-- Location: LCCOMB_X27_Y21_N20
\alu|Mux1~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux1~5_combout\ = (\mux_ulaA_shift|m_out[3]~30_combout\ & ((\alu|ShiftLeft0~102_combout\))) # (!\mux_ulaA_shift|m_out[3]~30_combout\ & (\alu|Mux1~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ulaA_shift|m_out[3]~30_combout\,
	datac => \alu|Mux1~15_combout\,
	datad => \alu|ShiftLeft0~102_combout\,
	combout => \alu|Mux1~5_combout\);

-- Location: LCCOMB_X27_Y21_N18
\alu|Mux1~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux1~6_combout\ = (\alu|Mux30~2_combout\ & ((\alu|ShiftLeft0~68_combout\) # ((\alu|ShiftLeft0~16_combout\ & \alu|Mux1~5_combout\)))) # (!\alu|Mux30~2_combout\ & (\alu|ShiftLeft0~16_combout\ & ((\alu|Mux1~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux30~2_combout\,
	datab => \alu|ShiftLeft0~16_combout\,
	datac => \alu|ShiftLeft0~68_combout\,
	datad => \alu|Mux1~5_combout\,
	combout => \alu|Mux1~6_combout\);

-- Location: LCCOMB_X27_Y21_N12
\alu|Mux1~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux1~17_combout\ = (\actr|alu_ctr[0]~21_combout\ & (\mux_ulaA_shift|m_out[30]~1_combout\)) # (!\actr|alu_ctr[0]~21_combout\ & ((\actr|alu_ctr[3]~18_combout\ & ((\alu|Mux1~6_combout\))) # (!\actr|alu_ctr[3]~18_combout\ & 
-- (\mux_ulaA_shift|m_out[30]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[30]~1_combout\,
	datab => \actr|alu_ctr[0]~21_combout\,
	datac => \actr|alu_ctr[3]~18_combout\,
	datad => \alu|Mux1~6_combout\,
	combout => \alu|Mux1~17_combout\);

-- Location: LCCOMB_X27_Y21_N30
\alu|Mux1~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux1~18_combout\ = (\mux_ulaB|m_out[30]~66_combout\ & ((\actr|alu_ctr[0]~21_combout\ & ((!\alu|Mux1~17_combout\) # (!\actr|alu_ctr[3]~18_combout\))) # (!\actr|alu_ctr[0]~21_combout\ & ((\alu|Mux1~17_combout\))))) # (!\mux_ulaB|m_out[30]~66_combout\ & 
-- (\alu|Mux1~17_combout\ & ((\actr|alu_ctr[0]~21_combout\) # (\actr|alu_ctr[3]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[30]~66_combout\,
	datab => \actr|alu_ctr[0]~21_combout\,
	datac => \actr|alu_ctr[3]~18_combout\,
	datad => \alu|Mux1~17_combout\,
	combout => \alu|Mux1~18_combout\);

-- Location: LCCOMB_X32_Y25_N6
\actr|alu_ctr[3]~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \actr|alu_ctr[3]~17_combout\ = (\actr|alu_ctr~3_combout\ & ((\ir|sr_out\(1) & (\ir|sr_out\(5) & \ir|sr_out\(2))) # (!\ir|sr_out\(1) & (!\ir|sr_out\(5) & !\ir|sr_out\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|sr_out\(1),
	datab => \ir|sr_out\(5),
	datac => \ir|sr_out\(2),
	datad => \actr|alu_ctr~3_combout\,
	combout => \actr|alu_ctr[3]~17_combout\);

-- Location: LCCOMB_X31_Y19_N6
\alu|Mux30~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux30~16_combout\ = (!\actr|alu_ctr[0]~21_combout\ & ((\actr|alu_ctr[3]~12_combout\ & ((!\actr|alu_ctr[3]~16_combout\))) # (!\actr|alu_ctr[3]~12_combout\ & (!\actr|alu_ctr[3]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[3]~12_combout\,
	datab => \actr|alu_ctr[3]~17_combout\,
	datac => \actr|alu_ctr[0]~21_combout\,
	datad => \actr|alu_ctr[3]~16_combout\,
	combout => \alu|Mux30~16_combout\);

-- Location: LCCOMB_X27_Y25_N22
\alu|ShiftRight1~50\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~50_combout\ = (\mux_ulaB|m_out[31]~28_combout\) # ((!\mux_ulaB|Equal2~0_combout\ & (\rgB|sr_out\(30) & !\mux_ulaA_shift|m_out[0]~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[31]~28_combout\,
	datab => \mux_ulaB|Equal2~0_combout\,
	datac => \rgB|sr_out\(30),
	datad => \mux_ulaA_shift|m_out[0]~36_combout\,
	combout => \alu|ShiftRight1~50_combout\);

-- Location: LCCOMB_X27_Y25_N18
\alu|ShiftRight1~90\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~90_combout\ = (\alu|Mux31~17_combout\ & (!\mux_ulaA_shift|m_out[1]~34_combout\ & ((\alu|ShiftRight1~49_combout\) # (\alu|ShiftRight1~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight1~49_combout\,
	datab => \alu|Mux31~17_combout\,
	datac => \alu|ShiftRight1~50_combout\,
	datad => \mux_ulaA_shift|m_out[1]~34_combout\,
	combout => \alu|ShiftRight1~90_combout\);

-- Location: LCCOMB_X27_Y19_N22
\alu|Mux1~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux1~16_combout\ = (!\actr|alu_ctr[3]~18_combout\ & (\actr|alu_ctr[0]~21_combout\ & (\alu|ShiftLeft0~16_combout\ & \alu|ShiftRight1~90_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[3]~18_combout\,
	datab => \actr|alu_ctr[0]~21_combout\,
	datac => \alu|ShiftLeft0~16_combout\,
	datad => \alu|ShiftRight1~90_combout\,
	combout => \alu|Mux1~16_combout\);

-- Location: LCCOMB_X27_Y21_N0
\alu|Mux1~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux1~7_combout\ = (\actr|alu_ctr[1]~14_combout\ & (\actr|alu_ctr[2]~22_combout\)) # (!\actr|alu_ctr[1]~14_combout\ & (!\actr|alu_ctr[2]~22_combout\ & ((\alu|Mux30~16_combout\) # (\alu|Mux1~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100110011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[1]~14_combout\,
	datab => \actr|alu_ctr[2]~22_combout\,
	datac => \alu|Mux30~16_combout\,
	datad => \alu|Mux1~16_combout\,
	combout => \alu|Mux1~7_combout\);

-- Location: LCCOMB_X27_Y21_N6
\alu|Mux1~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux1~9_combout\ = (\alu|Mux1~8_combout\ & (((\alu|Mux1~18_combout\) # (\alu|Mux1~7_combout\)))) # (!\alu|Mux1~8_combout\ & (\alu|Add1~60_combout\ & ((\alu|Mux1~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux1~8_combout\,
	datab => \alu|Add1~60_combout\,
	datac => \alu|Mux1~18_combout\,
	datad => \alu|Mux1~7_combout\,
	combout => \alu|Mux1~9_combout\);

-- Location: LCCOMB_X27_Y21_N16
\alu|Mux1~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux1~14_combout\ = (\actr|alu_ctr[2]~22_combout\ & ((\alu|Mux1~9_combout\ & ((\alu|Mux1~13_combout\))) # (!\alu|Mux1~9_combout\ & (\alu|Mux1~4_combout\)))) # (!\actr|alu_ctr[2]~22_combout\ & (((\alu|Mux1~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux1~4_combout\,
	datab => \actr|alu_ctr[2]~22_combout\,
	datac => \alu|Mux1~13_combout\,
	datad => \alu|Mux1~9_combout\,
	combout => \alu|Mux1~14_combout\);

-- Location: LCCOMB_X30_Y19_N20
\alu|Mux21~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux21~10_combout\ = (\mux_ulaA_shift|m_out[3]~30_combout\ & ((\mux_ulaB|m_out[31]~28_combout\) # ((\alu|ShiftRight0~48_combout\ & !\mux_ulaB|Equal2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight0~48_combout\,
	datab => \mux_ulaB|Equal2~0_combout\,
	datac => \mux_ulaA_shift|m_out[3]~30_combout\,
	datad => \mux_ulaB|m_out[31]~28_combout\,
	combout => \alu|Mux21~10_combout\);

-- Location: LCCOMB_X35_Y25_N8
\alu|ShiftRight1~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~19_combout\ = (\mux_ulaA_shift|m_out[1]~37_combout\ & (\mux_ulaB|m_out[12]~41_combout\)) # (!\mux_ulaA_shift|m_out[1]~37_combout\ & ((\mux_ulaA_shift|m_out[1]~38_combout\ & (\mux_ulaB|m_out[12]~41_combout\)) # 
-- (!\mux_ulaA_shift|m_out[1]~38_combout\ & ((\mux_ulaB|m_out[10]~45_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[12]~41_combout\,
	datab => \mux_ulaB|m_out[10]~45_combout\,
	datac => \mux_ulaA_shift|m_out[1]~37_combout\,
	datad => \mux_ulaA_shift|m_out[1]~38_combout\,
	combout => \alu|ShiftRight1~19_combout\);

-- Location: LCCOMB_X35_Y25_N6
\alu|ShiftRight1~58\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~58_combout\ = (\mux_ulaA_shift|m_out[1]~37_combout\ & (((\mux_ulaB|m_out[13]~39_combout\)))) # (!\mux_ulaA_shift|m_out[1]~37_combout\ & ((\mux_ulaA_shift|m_out[1]~38_combout\ & (\mux_ulaB|m_out[13]~39_combout\)) # 
-- (!\mux_ulaA_shift|m_out[1]~38_combout\ & ((\mux_ulaB|m_out[11]~43_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[1]~37_combout\,
	datab => \mux_ulaA_shift|m_out[1]~38_combout\,
	datac => \mux_ulaB|m_out[13]~39_combout\,
	datad => \mux_ulaB|m_out[11]~43_combout\,
	combout => \alu|ShiftRight1~58_combout\);

-- Location: LCCOMB_X35_Y25_N24
\alu|ShiftRight1~59\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~59_combout\ = (\mux_ulaA_shift|m_out[0]~36_combout\ & ((\alu|ShiftRight1~58_combout\))) # (!\mux_ulaA_shift|m_out[0]~36_combout\ & (\alu|ShiftRight1~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[0]~36_combout\,
	datac => \alu|ShiftRight1~19_combout\,
	datad => \alu|ShiftRight1~58_combout\,
	combout => \alu|ShiftRight1~59_combout\);

-- Location: LCCOMB_X35_Y21_N28
\alu|ShiftRight1~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~18_combout\ = (\mux_ulaA_shift|m_out[1]~38_combout\ & (((\mux_ulaB|m_out[16]~79_combout\)))) # (!\mux_ulaA_shift|m_out[1]~38_combout\ & ((\mux_ulaA_shift|m_out[1]~37_combout\ & ((\mux_ulaB|m_out[16]~79_combout\))) # 
-- (!\mux_ulaA_shift|m_out[1]~37_combout\ & (\mux_ulaB|m_out[14]~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[14]~37_combout\,
	datab => \mux_ulaA_shift|m_out[1]~38_combout\,
	datac => \mux_ulaA_shift|m_out[1]~37_combout\,
	datad => \mux_ulaB|m_out[16]~79_combout\,
	combout => \alu|ShiftRight1~18_combout\);

-- Location: LCCOMB_X36_Y20_N6
\alu|ShiftRight1~56\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~56_combout\ = (\mux_ulaA_shift|m_out[1]~38_combout\ & (((\mux_ulaB|m_out[17]~32_combout\)))) # (!\mux_ulaA_shift|m_out[1]~38_combout\ & ((\mux_ulaA_shift|m_out[1]~37_combout\ & ((\mux_ulaB|m_out[17]~32_combout\))) # 
-- (!\mux_ulaA_shift|m_out[1]~37_combout\ & (\mux_ulaB|m_out[15]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[1]~38_combout\,
	datab => \mux_ulaA_shift|m_out[1]~37_combout\,
	datac => \mux_ulaB|m_out[15]~35_combout\,
	datad => \mux_ulaB|m_out[17]~32_combout\,
	combout => \alu|ShiftRight1~56_combout\);

-- Location: LCCOMB_X36_Y20_N28
\alu|ShiftRight1~57\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~57_combout\ = (\mux_ulaA_shift|m_out[0]~36_combout\ & ((\alu|ShiftRight1~56_combout\))) # (!\mux_ulaA_shift|m_out[0]~36_combout\ & (\alu|ShiftRight1~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[0]~36_combout\,
	datac => \alu|ShiftRight1~18_combout\,
	datad => \alu|ShiftRight1~56_combout\,
	combout => \alu|ShiftRight1~57_combout\);

-- Location: LCCOMB_X36_Y20_N4
\alu|Mux21~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux21~9_combout\ = (!\mux_ulaA_shift|m_out[3]~30_combout\ & ((\mux_ulaA_shift|m_out[2]~32_combout\ & ((\alu|ShiftRight1~57_combout\))) # (!\mux_ulaA_shift|m_out[2]~32_combout\ & (\alu|ShiftRight1~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[2]~32_combout\,
	datab => \mux_ulaA_shift|m_out[3]~30_combout\,
	datac => \alu|ShiftRight1~59_combout\,
	datad => \alu|ShiftRight1~57_combout\,
	combout => \alu|Mux21~9_combout\);

-- Location: LCCOMB_X30_Y19_N14
\alu|a32~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|a32~9_combout\ = \mux_ulaA_shift|m_out[10]~21_combout\ $ (\mux_ulaB|m_out[10]~45_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[10]~21_combout\,
	datad => \mux_ulaB|m_out[10]~45_combout\,
	combout => \alu|a32~9_combout\);

-- Location: LCCOMB_X36_Y25_N30
\alu|ShiftLeft0~50\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~50_combout\ = (\mux_ulaA_shift|m_out[2]~32_combout\ & (\alu|ShiftLeft0~33_combout\)) # (!\mux_ulaA_shift|m_out[2]~32_combout\ & ((\alu|ShiftLeft0~49_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ulaA_shift|m_out[2]~32_combout\,
	datac => \alu|ShiftLeft0~33_combout\,
	datad => \alu|ShiftLeft0~49_combout\,
	combout => \alu|ShiftLeft0~50_combout\);

-- Location: LCCOMB_X36_Y25_N4
\alu|ShiftLeft0~51\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~51_combout\ = (\alu|ShiftRight1~75_combout\ & ((\alu|ShiftLeft0~21_combout\) # ((!\mux_ulaA_shift|m_out[3]~30_combout\ & \alu|ShiftLeft0~50_combout\)))) # (!\alu|ShiftRight1~75_combout\ & (!\mux_ulaA_shift|m_out[3]~30_combout\ & 
-- (\alu|ShiftLeft0~50_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight1~75_combout\,
	datab => \mux_ulaA_shift|m_out[3]~30_combout\,
	datac => \alu|ShiftLeft0~50_combout\,
	datad => \alu|ShiftLeft0~21_combout\,
	combout => \alu|ShiftLeft0~51_combout\);

-- Location: LCCOMB_X30_Y19_N4
\alu|ShiftRight0~79\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~79_combout\ = ((\alu|ShiftRight0~47_combout\ & (!\mux_ulaB|Equal2~0_combout\ & !\mux_ulaA_shift|m_out[3]~30_combout\))) # (!\alu|ShiftRight0~73_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight0~47_combout\,
	datab => \mux_ulaB|Equal2~0_combout\,
	datac => \mux_ulaA_shift|m_out[3]~30_combout\,
	datad => \alu|ShiftRight0~73_combout\,
	combout => \alu|ShiftRight0~79_combout\);

-- Location: LCCOMB_X30_Y23_N6
\alu|Mux28~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux28~7_combout\ = (\actr|alu_ctr[2]~22_combout\ & ((\alu|ShiftLeft0~15_combout\) # ((\alu|ShiftLeft0~12_combout\) # (!\actr|alu_ctr[1]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftLeft0~15_combout\,
	datab => \actr|alu_ctr[2]~22_combout\,
	datac => \actr|alu_ctr[1]~14_combout\,
	datad => \alu|ShiftLeft0~12_combout\,
	combout => \alu|Mux28~7_combout\);

-- Location: LCCOMB_X30_Y23_N28
\alu|Mux28~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux28~5_combout\ = (!\actr|alu_ctr[1]~14_combout\ & (((!\alu|ShiftLeft0~15_combout\ & !\alu|ShiftLeft0~12_combout\)) # (!\actr|alu_ctr[0]~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftLeft0~15_combout\,
	datab => \actr|alu_ctr[0]~21_combout\,
	datac => \actr|alu_ctr[1]~14_combout\,
	datad => \alu|ShiftLeft0~12_combout\,
	combout => \alu|Mux28~5_combout\);

-- Location: LCCOMB_X27_Y25_N12
\alu|ShiftRight1~49\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~49_combout\ = (\ctr_mips|pstate.fetch_st~q\ & (\rgB|sr_out\(31) & (\ctr_mips|WideOr0~0_combout\ & \mux_ulaA_shift|m_out[0]~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.fetch_st~q\,
	datab => \rgB|sr_out\(31),
	datac => \ctr_mips|WideOr0~0_combout\,
	datad => \mux_ulaA_shift|m_out[0]~36_combout\,
	combout => \alu|ShiftRight1~49_combout\);

-- Location: LCCOMB_X26_Y22_N20
\alu|ShiftRight1~47\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~47_combout\ = (!\mux_ulaA_shift|m_out[2]~32_combout\ & ((\mux_ulaB|m_out[31]~28_combout\) # ((!\mux_ulaB|Equal2~0_combout\ & \alu|ShiftRight1~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[31]~28_combout\,
	datab => \mux_ulaB|Equal2~0_combout\,
	datac => \mux_ulaA_shift|m_out[2]~32_combout\,
	datad => \alu|ShiftRight1~39_combout\,
	combout => \alu|ShiftRight1~47_combout\);

-- Location: LCCOMB_X26_Y22_N26
\alu|ShiftRight1~51\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~51_combout\ = (\alu|ShiftRight1~47_combout\) # ((\alu|ShiftRight1~48_combout\ & ((\alu|ShiftRight1~50_combout\) # (\alu|ShiftRight1~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight1~48_combout\,
	datab => \alu|ShiftRight1~50_combout\,
	datac => \alu|ShiftRight1~49_combout\,
	datad => \alu|ShiftRight1~47_combout\,
	combout => \alu|ShiftRight1~51_combout\);

-- Location: LCCOMB_X29_Y19_N18
\alu|ShiftRight1~92\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~92_combout\ = (\alu|ShiftRight1~51_combout\ & ((\actr|shift_ctr~1_combout\ & (!\ir|sr_out\(9))) # (!\actr|shift_ctr~1_combout\ & ((!\mux_ulaA_shift|m_out[3]~29_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|shift_ctr~1_combout\,
	datab => \ir|sr_out\(9),
	datac => \alu|ShiftRight1~51_combout\,
	datad => \mux_ulaA_shift|m_out[3]~29_combout\,
	combout => \alu|ShiftRight1~92_combout\);

-- Location: LCCOMB_X29_Y19_N28
\alu|Mux21~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux21~3_combout\ = (\alu|Mux21~2_combout\ & (((\alu|Add1~20_combout\)) # (!\alu|Mux28~5_combout\))) # (!\alu|Mux21~2_combout\ & (\alu|Mux28~5_combout\ & ((\alu|ShiftRight1~92_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux21~2_combout\,
	datab => \alu|Mux28~5_combout\,
	datac => \alu|Add1~20_combout\,
	datad => \alu|ShiftRight1~92_combout\,
	combout => \alu|Mux21~3_combout\);

-- Location: LCCOMB_X30_Y19_N18
\alu|Mux21~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux21~4_combout\ = (\alu|Mux28~6_combout\ & ((\alu|Mux28~7_combout\ & (\alu|tmp[10]~20_combout\)) # (!\alu|Mux28~7_combout\ & ((\alu|Mux21~3_combout\))))) # (!\alu|Mux28~6_combout\ & (!\alu|Mux28~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux28~6_combout\,
	datab => \alu|Mux28~7_combout\,
	datac => \alu|tmp[10]~20_combout\,
	datad => \alu|Mux21~3_combout\,
	combout => \alu|Mux21~4_combout\);

-- Location: LCCOMB_X30_Y19_N24
\alu|Mux21~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux21~5_combout\ = (\alu|Mux28~4_combout\ & ((\alu|Mux21~4_combout\ & ((\alu|ShiftRight0~79_combout\))) # (!\alu|Mux21~4_combout\ & (\mux_ulaB|m_out[31]~29_combout\)))) # (!\alu|Mux28~4_combout\ & (((\alu|Mux21~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux28~4_combout\,
	datab => \mux_ulaB|m_out[31]~29_combout\,
	datac => \alu|ShiftRight0~79_combout\,
	datad => \alu|Mux21~4_combout\,
	combout => \alu|Mux21~5_combout\);

-- Location: LCCOMB_X30_Y19_N2
\alu|Mux21~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux21~12_combout\ = (\alu|Mux21~5_combout\ & (((\actr|alu_ctr[0]~21_combout\) # (!\actr|alu_ctr[1]~14_combout\)) # (!\actr|alu_ctr[2]~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[2]~22_combout\,
	datab => \actr|alu_ctr[1]~14_combout\,
	datac => \actr|alu_ctr[0]~21_combout\,
	datad => \alu|Mux21~5_combout\,
	combout => \alu|Mux21~12_combout\);

-- Location: LCCOMB_X30_Y19_N28
\alu|Mux21~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux21~7_combout\ = (\alu|Mux28~2_combout\ & ((\alu|Mux28~8_combout\ & (!\alu|Mux21~6_combout\)) # (!\alu|Mux28~8_combout\ & ((\alu|Mux21~12_combout\))))) # (!\alu|Mux28~2_combout\ & (((\alu|Mux28~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux21~6_combout\,
	datab => \alu|Mux28~2_combout\,
	datac => \alu|Mux28~8_combout\,
	datad => \alu|Mux21~12_combout\,
	combout => \alu|Mux21~7_combout\);

-- Location: LCCOMB_X30_Y19_N6
\alu|Mux21~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux21~8_combout\ = (\alu|Mux28~3_combout\ & ((\alu|Mux21~7_combout\ & (\alu|a32~9_combout\)) # (!\alu|Mux21~7_combout\ & ((\alu|ShiftLeft0~51_combout\))))) # (!\alu|Mux28~3_combout\ & (((\alu|Mux21~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux28~3_combout\,
	datab => \alu|a32~9_combout\,
	datac => \alu|ShiftLeft0~51_combout\,
	datad => \alu|Mux21~7_combout\,
	combout => \alu|Mux21~8_combout\);

-- Location: LCCOMB_X30_Y19_N10
\alu|Mux21~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux21~11_combout\ = (\alu|Mux28~10_combout\ & (((\alu|Mux21~8_combout\)))) # (!\alu|Mux28~10_combout\ & ((\alu|Mux21~10_combout\) # ((\alu|Mux21~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux28~10_combout\,
	datab => \alu|Mux21~10_combout\,
	datac => \alu|Mux21~9_combout\,
	datad => \alu|Mux21~8_combout\,
	combout => \alu|Mux21~11_combout\);

-- Location: LCCOMB_X31_Y23_N26
\alu|Equal0~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Equal0~6_combout\ = (!\alu|Mux19~11_combout\ & (!\alu|Mux20~11_combout\ & (!\alu|Mux21~11_combout\ & !\alu|Mux18~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux19~11_combout\,
	datab => \alu|Mux20~11_combout\,
	datac => \alu|Mux21~11_combout\,
	datad => \alu|Mux18~11_combout\,
	combout => \alu|Equal0~6_combout\);

-- Location: LCCOMB_X31_Y23_N0
\alu|Equal0~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Equal0~7_combout\ = (!\alu|Mux26~combout\ & (!\alu|Mux25~combout\ & (!\alu|Mux24~combout\ & !\alu|Mux27~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux26~combout\,
	datab => \alu|Mux25~combout\,
	datac => \alu|Mux24~combout\,
	datad => \alu|Mux27~combout\,
	combout => \alu|Equal0~7_combout\);

-- Location: LCCOMB_X31_Y23_N28
\alu|Equal0~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Equal0~9_combout\ = (\alu|Equal0~8_combout\ & (!\alu|Mux28~20_combout\ & (\alu|Equal0~6_combout\ & \alu|Equal0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Equal0~8_combout\,
	datab => \alu|Mux28~20_combout\,
	datac => \alu|Equal0~6_combout\,
	datad => \alu|Equal0~7_combout\,
	combout => \alu|Equal0~9_combout\);

-- Location: LCCOMB_X31_Y23_N2
\alu|Equal0~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Equal0~10_combout\ = (\alu|Equal0~5_combout\ & (!\alu|Mux1~14_combout\ & (!\alu|Mux7~combout\ & \alu|Equal0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Equal0~5_combout\,
	datab => \alu|Mux1~14_combout\,
	datac => \alu|Mux7~combout\,
	datad => \alu|Equal0~9_combout\,
	combout => \alu|Equal0~10_combout\);

-- Location: LCCOMB_X31_Y23_N8
\alu|Equal0~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Equal0~11_combout\ = (!\alu|Mux6~combout\ & (!\alu|Mux5~combout\ & (!\alu|Mux4~combout\ & \alu|Equal0~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux6~combout\,
	datab => \alu|Mux5~combout\,
	datac => \alu|Mux4~combout\,
	datad => \alu|Equal0~10_combout\,
	combout => \alu|Equal0~11_combout\);

-- Location: LCCOMB_X31_Y26_N6
\alu|ShiftRight1~65\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~65_combout\ = (!\mux_ulaB|Equal2~0_combout\ & ((\actr|shift_ctr~1_combout\ & ((!\ir|sr_out\(9)))) # (!\actr|shift_ctr~1_combout\ & (!\mux_ulaA_shift|m_out[3]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|shift_ctr~1_combout\,
	datab => \mux_ulaA_shift|m_out[3]~29_combout\,
	datac => \ir|sr_out\(9),
	datad => \mux_ulaB|Equal2~0_combout\,
	combout => \alu|ShiftRight1~65_combout\);

-- Location: LCCOMB_X35_Y22_N6
\alu|ShiftRight1~83\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~83_combout\ = (\alu|ShiftRight1~65_combout\ & ((\mux_ulaA_shift|m_out[2]~32_combout\ & (\alu|ShiftRight1~62_combout\)) # (!\mux_ulaA_shift|m_out[2]~32_combout\ & ((\alu|ShiftRight1~63_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[2]~32_combout\,
	datab => \alu|ShiftRight1~65_combout\,
	datac => \alu|ShiftRight1~62_combout\,
	datad => \alu|ShiftRight1~63_combout\,
	combout => \alu|ShiftRight1~83_combout\);

-- Location: LCCOMB_X31_Y20_N30
\alu|ShiftRight0~74\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~74_combout\ = (\alu|ShiftRight1~83_combout\) # (!\alu|ShiftRight0~73_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|ShiftRight0~73_combout\,
	datad => \alu|ShiftRight1~83_combout\,
	combout => \alu|ShiftRight0~74_combout\);

-- Location: LCCOMB_X34_Y21_N10
\alu|ShiftRight0~90\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~90_combout\ = (!\mux_ulaA_shift|m_out[0]~36_combout\ & ((\actr|shift_ctr~1_combout\ & ((!\ir|sr_out\(7)))) # (!\actr|shift_ctr~1_combout\ & (!\mux_ulaA_shift|m_out[1]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|shift_ctr~1_combout\,
	datab => \mux_ulaA_shift|m_out[0]~36_combout\,
	datac => \mux_ulaA_shift|m_out[1]~33_combout\,
	datad => \ir|sr_out\(7),
	combout => \alu|ShiftRight0~90_combout\);

-- Location: LCCOMB_X31_Y20_N4
\alu|ShiftRight1~84\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~84_combout\ = (\mux_ulaB|m_out[31]~29_combout\ & (\mux_ulaA_shift|m_out[3]~30_combout\ & (!\mux_ulaA_shift|m_out[2]~32_combout\ & \alu|ShiftRight0~90_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[31]~29_combout\,
	datab => \mux_ulaA_shift|m_out[3]~30_combout\,
	datac => \mux_ulaA_shift|m_out[2]~32_combout\,
	datad => \alu|ShiftRight0~90_combout\,
	combout => \alu|ShiftRight1~84_combout\);

-- Location: LCCOMB_X31_Y20_N26
\alu|ShiftRight1~85\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~85_combout\ = (\alu|ShiftRight1~84_combout\) # ((\alu|ShiftRight1~83_combout\) # ((\mux_ulaB|m_out[31]~28_combout\ & !\mux_ulaA_shift|m_out[3]~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[31]~28_combout\,
	datab => \mux_ulaA_shift|m_out[3]~30_combout\,
	datac => \alu|ShiftRight1~84_combout\,
	datad => \alu|ShiftRight1~83_combout\,
	combout => \alu|ShiftRight1~85_combout\);

-- Location: LCCOMB_X34_Y20_N22
\alu|Mux8~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux8~5_combout\ = (\alu|Mux8~4_combout\ & (((\alu|Add1~46_combout\)) # (!\alu|Mux9~6_combout\))) # (!\alu|Mux8~4_combout\ & (\alu|Mux9~6_combout\ & (\alu|ShiftRight1~85_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux8~4_combout\,
	datab => \alu|Mux9~6_combout\,
	datac => \alu|ShiftRight1~85_combout\,
	datad => \alu|Add1~46_combout\,
	combout => \alu|Mux8~5_combout\);

-- Location: LCCOMB_X34_Y20_N0
\alu|Mux8~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux8~6_combout\ = (\alu|Mux28~6_combout\ & ((\alu|Mux9~7_combout\ & ((\alu|tmp[23]~46_combout\))) # (!\alu|Mux9~7_combout\ & (\alu|Mux8~5_combout\)))) # (!\alu|Mux28~6_combout\ & (!\alu|Mux9~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux28~6_combout\,
	datab => \alu|Mux9~7_combout\,
	datac => \alu|Mux8~5_combout\,
	datad => \alu|tmp[23]~46_combout\,
	combout => \alu|Mux8~6_combout\);

-- Location: LCCOMB_X34_Y20_N18
\alu|Mux8~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux8~7_combout\ = (\alu|Mux28~4_combout\ & ((\alu|Mux8~6_combout\ & (\alu|ShiftRight0~74_combout\)) # (!\alu|Mux8~6_combout\ & ((\mux_ulaB|m_out[31]~29_combout\))))) # (!\alu|Mux28~4_combout\ & (((\alu|Mux8~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux28~4_combout\,
	datab => \alu|ShiftRight0~74_combout\,
	datac => \mux_ulaB|m_out[31]~29_combout\,
	datad => \alu|Mux8~6_combout\,
	combout => \alu|Mux8~7_combout\);

-- Location: LCCOMB_X36_Y23_N8
\alu|Mux8~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux8~2_combout\ = (\alu|Mux8~1_combout\ & ((\alu|Mux9~4_combout\) # ((\alu|ShiftLeft0~72_combout\)))) # (!\alu|Mux8~1_combout\ & (!\alu|Mux9~4_combout\ & ((\alu|ShiftLeft0~106_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux8~1_combout\,
	datab => \alu|Mux9~4_combout\,
	datac => \alu|ShiftLeft0~72_combout\,
	datad => \alu|ShiftLeft0~106_combout\,
	combout => \alu|Mux8~2_combout\);

-- Location: LCCOMB_X26_Y21_N20
\mux_ulaB|m_out[23]~73\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mux_ulaB|m_out[23]~73_combout\ = (\mux_ulaB|m_out[31]~28_combout\) # ((\ctr_mips|pstate.fetch_st~q\ & (\ctr_mips|WideOr0~0_combout\ & \rgB|sr_out\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[31]~28_combout\,
	datab => \ctr_mips|pstate.fetch_st~q\,
	datac => \ctr_mips|WideOr0~0_combout\,
	datad => \rgB|sr_out\(23),
	combout => \mux_ulaB|m_out[23]~73_combout\);

-- Location: LCCOMB_X36_Y22_N0
\alu|Mux8~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux8~0_combout\ = (!\mux_ulaA_shift|m_out[23]~8_combout\ & (\actr|alu_ctr[2]~22_combout\ & (!\actr|alu_ctr[0]~21_combout\ & !\mux_ulaB|m_out[23]~73_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[23]~8_combout\,
	datab => \actr|alu_ctr[2]~22_combout\,
	datac => \actr|alu_ctr[0]~21_combout\,
	datad => \mux_ulaB|m_out[23]~73_combout\,
	combout => \alu|Mux8~0_combout\);

-- Location: LCCOMB_X36_Y23_N22
\alu|Mux8~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux8~3_combout\ = (\alu|Mux14~12_combout\ & ((\alu|Mux8~0_combout\) # ((!\actr|alu_ctr[2]~22_combout\ & \alu|Mux8~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux14~12_combout\,
	datab => \actr|alu_ctr[2]~22_combout\,
	datac => \alu|Mux8~2_combout\,
	datad => \alu|Mux8~0_combout\,
	combout => \alu|Mux8~3_combout\);

-- Location: LCCOMB_X35_Y23_N20
\alu|Mux8~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux8~8_combout\ = (\alu|Mux8~3_combout\) # ((\alu|Mux14~10_combout\ & \alu|Mux8~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu|Mux14~10_combout\,
	datac => \alu|Mux8~7_combout\,
	datad => \alu|Mux8~3_combout\,
	combout => \alu|Mux8~8_combout\);

-- Location: LCCOMB_X34_Y21_N24
\alu|ShiftRight0~67\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~67_combout\ = (\alu|ShiftRight0~90_combout\ & ((\mux_ulaA_shift|m_out[2]~32_combout\ & (\rgB|sr_out\(31))) # (!\mux_ulaA_shift|m_out[2]~32_combout\ & ((\rgB|sr_out\(30)))))) # (!\alu|ShiftRight0~90_combout\ & (\rgB|sr_out\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight0~90_combout\,
	datab => \rgB|sr_out\(31),
	datac => \rgB|sr_out\(30),
	datad => \mux_ulaA_shift|m_out[2]~32_combout\,
	combout => \alu|ShiftRight0~67_combout\);

-- Location: LCCOMB_X34_Y23_N4
\alu|ShiftRight0~69\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~69_combout\ = (!\mux_ulaB|Equal2~0_combout\ & ((\mux_ulaA_shift|m_out[3]~30_combout\ & (\alu|ShiftRight0~67_combout\)) # (!\mux_ulaA_shift|m_out[3]~30_combout\ & ((\alu|ShiftRight0~68_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[3]~30_combout\,
	datab => \alu|ShiftRight0~67_combout\,
	datac => \mux_ulaB|Equal2~0_combout\,
	datad => \alu|ShiftRight0~68_combout\,
	combout => \alu|ShiftRight0~69_combout\);

-- Location: LCCOMB_X34_Y23_N26
\alu|ShiftRight0~70\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~70_combout\ = (\mux_ulaB|m_out[31]~28_combout\) # (\alu|ShiftRight0~69_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ulaB|m_out[31]~28_combout\,
	datac => \alu|ShiftRight0~69_combout\,
	combout => \alu|ShiftRight0~70_combout\);

-- Location: LCCOMB_X34_Y20_N8
\alu|Mux9~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux9~12_combout\ = (\actr|alu_ctr[0]~21_combout\ & (\actr|alu_ctr[1]~14_combout\ & ((\mux_ulaA_shift|m_out[22]~9_combout\) # (\mux_ulaB|m_out[22]~74_combout\)))) # (!\actr|alu_ctr[0]~21_combout\ & (((\mux_ulaA_shift|m_out[22]~9_combout\ & 
-- \mux_ulaB|m_out[22]~74_combout\)) # (!\actr|alu_ctr[1]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[0]~21_combout\,
	datab => \mux_ulaA_shift|m_out[22]~9_combout\,
	datac => \actr|alu_ctr[1]~14_combout\,
	datad => \mux_ulaB|m_out[22]~74_combout\,
	combout => \alu|Mux9~12_combout\);

-- Location: LCCOMB_X34_Y20_N10
\alu|Mux9~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux9~13_combout\ = (\alu|Mux9~6_combout\ & ((\alu|Mux9~12_combout\ & ((\alu|Add1~44_combout\))) # (!\alu|Mux9~12_combout\ & (\alu|ShiftRight1~82_combout\)))) # (!\alu|Mux9~6_combout\ & (((\alu|Mux9~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight1~82_combout\,
	datab => \alu|Mux9~6_combout\,
	datac => \alu|Mux9~12_combout\,
	datad => \alu|Add1~44_combout\,
	combout => \alu|Mux9~13_combout\);

-- Location: LCCOMB_X34_Y20_N28
\alu|Mux9~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux9~14_combout\ = (\alu|Mux28~6_combout\ & ((\alu|Mux9~7_combout\ & (\alu|tmp[22]~44_combout\)) # (!\alu|Mux9~7_combout\ & ((\alu|Mux9~13_combout\))))) # (!\alu|Mux28~6_combout\ & (!\alu|Mux9~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux28~6_combout\,
	datab => \alu|Mux9~7_combout\,
	datac => \alu|tmp[22]~44_combout\,
	datad => \alu|Mux9~13_combout\,
	combout => \alu|Mux9~14_combout\);

-- Location: LCCOMB_X34_Y20_N2
\alu|Mux9~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux9~15_combout\ = (\alu|Mux28~4_combout\ & ((\alu|Mux9~14_combout\ & (\alu|ShiftRight0~70_combout\)) # (!\alu|Mux9~14_combout\ & ((\mux_ulaB|m_out[31]~29_combout\))))) # (!\alu|Mux28~4_combout\ & (((\alu|Mux9~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux28~4_combout\,
	datab => \alu|ShiftRight0~70_combout\,
	datac => \mux_ulaB|m_out[31]~29_combout\,
	datad => \alu|Mux9~14_combout\,
	combout => \alu|Mux9~15_combout\);

-- Location: LCCOMB_X36_Y23_N4
\alu|Mux10~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux10~1_combout\ = (\alu|Mux9~5_combout\ & ((\alu|a32~17_combout\) # ((!\alu|Mux9~17_combout\)))) # (!\alu|Mux9~5_combout\ & (((\alu|Mux9~17_combout\ & \alu|ShiftLeft0~126_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|a32~17_combout\,
	datab => \alu|Mux9~5_combout\,
	datac => \alu|Mux9~17_combout\,
	datad => \alu|ShiftLeft0~126_combout\,
	combout => \alu|Mux10~1_combout\);

-- Location: LCCOMB_X36_Y23_N2
\alu|Mux10~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux10~2_combout\ = (\alu|Mux10~1_combout\ & ((\alu|ShiftLeft0~62_combout\) # ((\alu|Mux9~4_combout\)))) # (!\alu|Mux10~1_combout\ & (((\alu|ShiftLeft0~98_combout\ & !\alu|Mux9~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftLeft0~62_combout\,
	datab => \alu|ShiftLeft0~98_combout\,
	datac => \alu|Mux10~1_combout\,
	datad => \alu|Mux9~4_combout\,
	combout => \alu|Mux10~2_combout\);

-- Location: LCCOMB_X36_Y23_N0
\alu|Mux10~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux10~3_combout\ = (\alu|Mux14~12_combout\ & ((\alu|Mux10~0_combout\) # ((!\actr|alu_ctr[2]~22_combout\ & \alu|Mux10~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux10~0_combout\,
	datab => \actr|alu_ctr[2]~22_combout\,
	datac => \alu|Mux14~12_combout\,
	datad => \alu|Mux10~2_combout\,
	combout => \alu|Mux10~3_combout\);

-- Location: LCCOMB_X36_Y23_N16
\alu|Equal0~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Equal0~2_combout\ = (!\alu|Mux10~3_combout\ & ((!\alu|Mux9~11_combout\) # (!\alu|Mux14~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux14~12_combout\,
	datab => \alu|Mux10~3_combout\,
	datad => \alu|Mux9~11_combout\,
	combout => \alu|Equal0~2_combout\);

-- Location: LCCOMB_X35_Y23_N8
\alu|Equal0~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Equal0~3_combout\ = (\alu|Equal0~2_combout\ & (((!\alu|Mux10~7_combout\ & !\alu|Mux9~15_combout\)) # (!\alu|Mux14~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux10~7_combout\,
	datab => \alu|Mux14~10_combout\,
	datac => \alu|Mux9~15_combout\,
	datad => \alu|Equal0~2_combout\,
	combout => \alu|Equal0~3_combout\);

-- Location: LCCOMB_X35_Y23_N30
\alu|Mux31~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux31~15_combout\ = (!\actr|alu_ctr[2]~22_combout\) # (!\actr|alu_ctr[0]~21_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \actr|alu_ctr[0]~21_combout\,
	datad => \actr|alu_ctr[2]~22_combout\,
	combout => \alu|Mux31~15_combout\);

-- Location: LCCOMB_X29_Y21_N20
\alu|Mux31~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux31~4_combout\ = (!\mux_ulaA_shift|m_out[2]~32_combout\ & (!\mux_ulaA_shift|m_out[1]~34_combout\ & (\alu|ShiftLeft0~16_combout\ & !\mux_ulaA_shift|m_out[3]~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[2]~32_combout\,
	datab => \mux_ulaA_shift|m_out[1]~34_combout\,
	datac => \alu|ShiftLeft0~16_combout\,
	datad => \mux_ulaA_shift|m_out[3]~30_combout\,
	combout => \alu|Mux31~4_combout\);

-- Location: LCCOMB_X29_Y21_N6
\alu|Mux31~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux31~5_combout\ = (\mux_ulaB|m_out[0]~63_combout\ & ((\actr|alu_ctr[0]~21_combout\ & (\actr|alu_ctr[2]~22_combout\)) # (!\actr|alu_ctr[0]~21_combout\ & (!\actr|alu_ctr[2]~22_combout\ & \alu|Mux31~4_combout\)))) # (!\mux_ulaB|m_out[0]~63_combout\ & 
-- (((\actr|alu_ctr[2]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[0]~63_combout\,
	datab => \actr|alu_ctr[0]~21_combout\,
	datac => \actr|alu_ctr[2]~22_combout\,
	datad => \alu|Mux31~4_combout\,
	combout => \alu|Mux31~5_combout\);

-- Location: LCCOMB_X29_Y21_N8
\alu|Mux31~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux31~6_combout\ = (\actr|alu_ctr[0]~21_combout\ & (((\alu|Add1~0_combout\ & !\alu|Mux31~5_combout\)))) # (!\actr|alu_ctr[0]~21_combout\ & (!\mux_ulaA_shift|m_out[0]~36_combout\ & ((\alu|Mux31~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[0]~36_combout\,
	datab => \actr|alu_ctr[0]~21_combout\,
	datac => \alu|Add1~0_combout\,
	datad => \alu|Mux31~5_combout\,
	combout => \alu|Mux31~6_combout\);

-- Location: LCCOMB_X32_Y24_N28
\alu|ShiftRight0~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~13_combout\ = (\mux_ulaA_shift|m_out[1]~38_combout\ & (((\mux_ulaB|m_out[11]~43_combout\)))) # (!\mux_ulaA_shift|m_out[1]~38_combout\ & ((\mux_ulaA_shift|m_out[1]~37_combout\ & ((\mux_ulaB|m_out[11]~43_combout\))) # 
-- (!\mux_ulaA_shift|m_out[1]~37_combout\ & (\mux_ulaB|m_out[9]~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[1]~38_combout\,
	datab => \mux_ulaB|m_out[9]~47_combout\,
	datac => \mux_ulaA_shift|m_out[1]~37_combout\,
	datad => \mux_ulaB|m_out[11]~43_combout\,
	combout => \alu|ShiftRight0~13_combout\);

-- Location: LCCOMB_X26_Y21_N0
\alu|ShiftRight0~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~14_combout\ = (\mux_ulaA_shift|m_out[1]~37_combout\ & (((\mux_ulaB|m_out[10]~45_combout\)))) # (!\mux_ulaA_shift|m_out[1]~37_combout\ & ((\mux_ulaA_shift|m_out[1]~38_combout\ & ((\mux_ulaB|m_out[10]~45_combout\))) # 
-- (!\mux_ulaA_shift|m_out[1]~38_combout\ & (\mux_ulaB|m_out[8]~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[1]~37_combout\,
	datab => \mux_ulaA_shift|m_out[1]~38_combout\,
	datac => \mux_ulaB|m_out[8]~49_combout\,
	datad => \mux_ulaB|m_out[10]~45_combout\,
	combout => \alu|ShiftRight0~14_combout\);

-- Location: LCCOMB_X26_Y21_N30
\alu|ShiftRight0~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~15_combout\ = (\mux_ulaA_shift|m_out[0]~36_combout\ & (\alu|ShiftRight0~13_combout\)) # (!\mux_ulaA_shift|m_out[0]~36_combout\ & ((\alu|ShiftRight0~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[0]~36_combout\,
	datac => \alu|ShiftRight0~13_combout\,
	datad => \alu|ShiftRight0~14_combout\,
	combout => \alu|ShiftRight0~15_combout\);

-- Location: LCCOMB_X35_Y25_N22
\alu|ShiftRight0~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~11_combout\ = (\mux_ulaA_shift|m_out[1]~37_combout\ & (\mux_ulaB|m_out[14]~37_combout\)) # (!\mux_ulaA_shift|m_out[1]~37_combout\ & ((\mux_ulaA_shift|m_out[1]~38_combout\ & (\mux_ulaB|m_out[14]~37_combout\)) # 
-- (!\mux_ulaA_shift|m_out[1]~38_combout\ & ((\mux_ulaB|m_out[12]~41_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[1]~37_combout\,
	datab => \mux_ulaB|m_out[14]~37_combout\,
	datac => \mux_ulaA_shift|m_out[1]~38_combout\,
	datad => \mux_ulaB|m_out[12]~41_combout\,
	combout => \alu|ShiftRight0~11_combout\);

-- Location: LCCOMB_X35_Y21_N20
\alu|ShiftRight0~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~10_combout\ = (\mux_ulaA_shift|m_out[1]~38_combout\ & (\mux_ulaB|m_out[15]~35_combout\)) # (!\mux_ulaA_shift|m_out[1]~38_combout\ & ((\mux_ulaA_shift|m_out[1]~37_combout\ & (\mux_ulaB|m_out[15]~35_combout\)) # 
-- (!\mux_ulaA_shift|m_out[1]~37_combout\ & ((\mux_ulaB|m_out[13]~39_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[1]~38_combout\,
	datab => \mux_ulaB|m_out[15]~35_combout\,
	datac => \mux_ulaB|m_out[13]~39_combout\,
	datad => \mux_ulaA_shift|m_out[1]~37_combout\,
	combout => \alu|ShiftRight0~10_combout\);

-- Location: LCCOMB_X35_Y21_N2
\alu|ShiftRight0~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~12_combout\ = (\mux_ulaA_shift|m_out[0]~36_combout\ & ((\alu|ShiftRight0~10_combout\))) # (!\mux_ulaA_shift|m_out[0]~36_combout\ & (\alu|ShiftRight0~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[0]~36_combout\,
	datac => \alu|ShiftRight0~11_combout\,
	datad => \alu|ShiftRight0~10_combout\,
	combout => \alu|ShiftRight0~12_combout\);

-- Location: LCCOMB_X26_Y21_N24
\alu|ShiftRight1~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~15_combout\ = (\mux_ulaA_shift|m_out[2]~32_combout\ & ((\alu|ShiftRight0~12_combout\))) # (!\mux_ulaA_shift|m_out[2]~32_combout\ & (\alu|ShiftRight0~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[2]~32_combout\,
	datac => \alu|ShiftRight0~15_combout\,
	datad => \alu|ShiftRight0~12_combout\,
	combout => \alu|ShiftRight1~15_combout\);

-- Location: LCCOMB_X32_Y27_N14
\mux_ulaB|m_out[1]~64\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mux_ulaB|m_out[1]~64_combout\ = (\ctr_mips|WideOr0~0_combout\ & (\rgB|sr_out\(1))) # (!\ctr_mips|WideOr0~0_combout\ & ((\ir|sr_out\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ctr_mips|WideOr0~0_combout\,
	datac => \rgB|sr_out\(1),
	datad => \ir|sr_out\(1),
	combout => \mux_ulaB|m_out[1]~64_combout\);

-- Location: LCCOMB_X32_Y27_N22
\alu|ShiftRight1~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~12_combout\ = (\mux_ulaA_shift|m_out[0]~36_combout\ & (\mux_ulaB|m_out[1]~64_combout\)) # (!\mux_ulaA_shift|m_out[0]~36_combout\ & ((\mux_ulaB|m_out[0]~65_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ulaA_shift|m_out[0]~36_combout\,
	datac => \mux_ulaB|m_out[1]~64_combout\,
	datad => \mux_ulaB|m_out[0]~65_combout\,
	combout => \alu|ShiftRight1~12_combout\);

-- Location: LCCOMB_X29_Y21_N0
\alu|ShiftRight1~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~13_combout\ = (\mux_ulaA_shift|m_out[1]~34_combout\ & (\alu|ShiftRight1~11_combout\)) # (!\mux_ulaA_shift|m_out[1]~34_combout\ & (((!\ctr_mips|s_aluBin\(0) & \alu|ShiftRight1~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight1~11_combout\,
	datab => \ctr_mips|s_aluBin\(0),
	datac => \mux_ulaA_shift|m_out[1]~34_combout\,
	datad => \alu|ShiftRight1~12_combout\,
	combout => \alu|ShiftRight1~13_combout\);

-- Location: LCCOMB_X29_Y21_N10
\alu|ShiftRight1~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~14_combout\ = (!\mux_ulaA_shift|m_out[3]~30_combout\ & ((\mux_ulaA_shift|m_out[2]~32_combout\ & (\alu|ShiftRight0~9_combout\)) # (!\mux_ulaA_shift|m_out[2]~32_combout\ & ((\alu|ShiftRight1~13_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight0~9_combout\,
	datab => \mux_ulaA_shift|m_out[3]~30_combout\,
	datac => \mux_ulaA_shift|m_out[2]~32_combout\,
	datad => \alu|ShiftRight1~13_combout\,
	combout => \alu|ShiftRight1~14_combout\);

-- Location: LCCOMB_X29_Y21_N24
\alu|ShiftRight1~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~16_combout\ = (\alu|ShiftLeft0~16_combout\ & ((\alu|ShiftRight1~14_combout\) # ((\mux_ulaA_shift|m_out[3]~30_combout\ & \alu|ShiftRight1~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[3]~30_combout\,
	datab => \alu|ShiftRight1~15_combout\,
	datac => \alu|ShiftLeft0~16_combout\,
	datad => \alu|ShiftRight1~14_combout\,
	combout => \alu|ShiftRight1~16_combout\);

-- Location: LCCOMB_X29_Y21_N30
\alu|Mux30~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux30~2_combout\ = (!\alu|ShiftLeft0~12_combout\ & (!\alu|ShiftLeft0~15_combout\ & \mux_ulaA_shift|m_out[4]~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu|ShiftLeft0~12_combout\,
	datac => \alu|ShiftLeft0~15_combout\,
	datad => \mux_ulaA_shift|m_out[4]~28_combout\,
	combout => \alu|Mux30~2_combout\);

-- Location: LCCOMB_X35_Y22_N20
\alu|ShiftRight0~23\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~23_combout\ = (\mux_ulaA_shift|m_out[1]~38_combout\ & (((\rgB|sr_out\(23))))) # (!\mux_ulaA_shift|m_out[1]~38_combout\ & ((\mux_ulaA_shift|m_out[1]~37_combout\ & ((\rgB|sr_out\(23)))) # (!\mux_ulaA_shift|m_out[1]~37_combout\ & 
-- (\rgB|sr_out\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rgB|sr_out\(21),
	datab => \rgB|sr_out\(23),
	datac => \mux_ulaA_shift|m_out[1]~38_combout\,
	datad => \mux_ulaA_shift|m_out[1]~37_combout\,
	combout => \alu|ShiftRight0~23_combout\);

-- Location: LCCOMB_X35_Y22_N18
\alu|ShiftRight1~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~17_combout\ = (\mux_ulaA_shift|m_out[1]~38_combout\ & (((\rgB|sr_out\(22))))) # (!\mux_ulaA_shift|m_out[1]~38_combout\ & ((\mux_ulaA_shift|m_out[1]~37_combout\ & ((\rgB|sr_out\(22)))) # (!\mux_ulaA_shift|m_out[1]~37_combout\ & 
-- (\rgB|sr_out\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rgB|sr_out\(20),
	datab => \rgB|sr_out\(22),
	datac => \mux_ulaA_shift|m_out[1]~38_combout\,
	datad => \mux_ulaA_shift|m_out[1]~37_combout\,
	combout => \alu|ShiftRight1~17_combout\);

-- Location: LCCOMB_X35_Y22_N16
\alu|ShiftRight0~24\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~24_combout\ = (\mux_ulaA_shift|m_out[0]~36_combout\ & (\alu|ShiftRight0~23_combout\)) # (!\mux_ulaA_shift|m_out[0]~36_combout\ & ((\alu|ShiftRight1~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[0]~36_combout\,
	datab => \alu|ShiftRight0~23_combout\,
	datad => \alu|ShiftRight1~17_combout\,
	combout => \alu|ShiftRight0~24_combout\);

-- Location: LCCOMB_X28_Y24_N30
\alu|ShiftRight0~25\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~25_combout\ = (\mux_ulaA_shift|m_out[2]~32_combout\ & ((\mux_ulaB|m_out[31]~28_combout\) # ((!\mux_ulaB|Equal2~0_combout\ & \alu|ShiftRight0~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|Equal2~0_combout\,
	datab => \mux_ulaA_shift|m_out[2]~32_combout\,
	datac => \mux_ulaB|m_out[31]~28_combout\,
	datad => \alu|ShiftRight0~24_combout\,
	combout => \alu|ShiftRight0~25_combout\);

-- Location: LCCOMB_X28_Y24_N16
\alu|ShiftRight0~29\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~29_combout\ = (\alu|ShiftRight0~25_combout\) # ((!\mux_ulaA_shift|m_out[2]~32_combout\ & \alu|ShiftRight0~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ulaA_shift|m_out[2]~32_combout\,
	datac => \alu|ShiftRight0~25_combout\,
	datad => \alu|ShiftRight0~28_combout\,
	combout => \alu|ShiftRight0~29_combout\);

-- Location: LCCOMB_X28_Y24_N6
\alu|ShiftRight0~30\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~30_combout\ = (\alu|ShiftRight0~22_combout\) # ((!\mux_ulaA_shift|m_out[3]~30_combout\ & \alu|ShiftRight0~29_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight0~22_combout\,
	datab => \mux_ulaA_shift|m_out[3]~30_combout\,
	datad => \alu|ShiftRight0~29_combout\,
	combout => \alu|ShiftRight0~30_combout\);

-- Location: LCCOMB_X29_Y21_N16
\alu|Mux31~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux31~7_combout\ = (\alu|ShiftRight1~16_combout\) # ((\alu|Mux30~2_combout\ & \alu|ShiftRight0~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu|ShiftRight1~16_combout\,
	datac => \alu|Mux30~2_combout\,
	datad => \alu|ShiftRight0~30_combout\,
	combout => \alu|Mux31~7_combout\);

-- Location: LCCOMB_X29_Y21_N18
\alu|Mux31~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux31~8_combout\ = (\actr|alu_ctr[0]~21_combout\ & (((\actr|alu_ctr[2]~22_combout\) # (\alu|Mux31~7_combout\)))) # (!\actr|alu_ctr[0]~21_combout\ & (\alu|Add1~0_combout\ & (!\actr|alu_ctr[2]~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Add1~0_combout\,
	datab => \actr|alu_ctr[0]~21_combout\,
	datac => \actr|alu_ctr[2]~22_combout\,
	datad => \alu|Mux31~7_combout\,
	combout => \alu|Mux31~8_combout\);

-- Location: LCCOMB_X26_Y25_N24
\alu|Mux31~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux31~9_combout\ = (\mux_ulaB|m_out[0]~63_combout\ & ((\mux_ulaA_shift|m_out[0]~36_combout\) # (\actr|alu_ctr[0]~21_combout\))) # (!\mux_ulaB|m_out[0]~63_combout\ & (\mux_ulaA_shift|m_out[0]~36_combout\ & \actr|alu_ctr[0]~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[0]~63_combout\,
	datab => \mux_ulaA_shift|m_out[0]~36_combout\,
	datac => \actr|alu_ctr[0]~21_combout\,
	combout => \alu|Mux31~9_combout\);

-- Location: LCCOMB_X30_Y23_N14
\alu|ShiftLeft0~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~17_combout\ = (\alu|ShiftLeft0~15_combout\) # (\alu|ShiftLeft0~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|ShiftLeft0~15_combout\,
	datad => \alu|ShiftLeft0~12_combout\,
	combout => \alu|ShiftLeft0~17_combout\);

-- Location: LCCOMB_X29_Y21_N12
\alu|Mux31~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux31~10_combout\ = (\alu|Mux30~2_combout\ & ((\alu|ShiftRight0~30_combout\) # ((\mux_ulaB|m_out[31]~29_combout\ & \alu|ShiftLeft0~17_combout\)))) # (!\alu|Mux30~2_combout\ & (\mux_ulaB|m_out[31]~29_combout\ & (\alu|ShiftLeft0~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux30~2_combout\,
	datab => \mux_ulaB|m_out[31]~29_combout\,
	datac => \alu|ShiftLeft0~17_combout\,
	datad => \alu|ShiftRight0~30_combout\,
	combout => \alu|Mux31~10_combout\);

-- Location: LCCOMB_X35_Y23_N2
\alu|Mux31~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux31~11_combout\ = (\actr|alu_ctr[0]~21_combout\ & ((\alu|ShiftRight1~16_combout\) # (\alu|Mux31~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[0]~21_combout\,
	datac => \alu|ShiftRight1~16_combout\,
	datad => \alu|Mux31~10_combout\,
	combout => \alu|Mux31~11_combout\);

-- Location: LCCOMB_X35_Y23_N28
\alu|Mux31~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux31~12_combout\ = (\actr|alu_ctr[1]~14_combout\ & ((\actr|alu_ctr[2]~22_combout\ & ((\alu|Mux31~11_combout\))) # (!\actr|alu_ctr[2]~22_combout\ & (\alu|Mux31~9_combout\)))) # (!\actr|alu_ctr[1]~14_combout\ & (\actr|alu_ctr[2]~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[1]~14_combout\,
	datab => \actr|alu_ctr[2]~22_combout\,
	datac => \alu|Mux31~9_combout\,
	datad => \alu|Mux31~11_combout\,
	combout => \alu|Mux31~12_combout\);

-- Location: LCCOMB_X35_Y23_N10
\alu|Mux31~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux31~13_combout\ = (\actr|alu_ctr[1]~14_combout\ & (((\alu|Mux31~12_combout\)))) # (!\actr|alu_ctr[1]~14_combout\ & ((\alu|Mux31~8_combout\) # ((\alu|tmp[0]~0_combout\ & \alu|Mux31~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[1]~14_combout\,
	datab => \alu|tmp[0]~0_combout\,
	datac => \alu|Mux31~8_combout\,
	datad => \alu|Mux31~12_combout\,
	combout => \alu|Mux31~13_combout\);

-- Location: LCCOMB_X35_Y23_N12
\alu|Mux31~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux31~14_combout\ = (\actr|alu_ctr[3]~18_combout\ & (\actr|alu_ctr[1]~14_combout\ & (\alu|Mux31~6_combout\))) # (!\actr|alu_ctr[3]~18_combout\ & (((\alu|Mux31~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[3]~18_combout\,
	datab => \actr|alu_ctr[1]~14_combout\,
	datac => \alu|Mux31~6_combout\,
	datad => \alu|Mux31~13_combout\,
	combout => \alu|Mux31~14_combout\);

-- Location: LCCOMB_X35_Y23_N16
\alu|Mux31~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux31~16_combout\ = (\alu|Mux31~14_combout\ & ((\actr|alu_ctr[1]~14_combout\) # ((\alu|tmp[31]~62_combout\) # (\alu|Mux31~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[1]~14_combout\,
	datab => \alu|tmp[31]~62_combout\,
	datac => \alu|Mux31~15_combout\,
	datad => \alu|Mux31~14_combout\,
	combout => \alu|Mux31~16_combout\);

-- Location: LCCOMB_X35_Y23_N22
\alu|Equal0~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Equal0~4_combout\ = (\alu|Equal0~1_combout\ & (!\alu|Mux8~8_combout\ & (\alu|Equal0~3_combout\ & !\alu|Mux31~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Equal0~1_combout\,
	datab => \alu|Mux8~8_combout\,
	datac => \alu|Equal0~3_combout\,
	datad => \alu|Mux31~16_combout\,
	combout => \alu|Equal0~4_combout\);

-- Location: LCCOMB_X31_Y23_N18
\alu|Equal0~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Equal0~12_combout\ = (!\alu|Mux17~11_combout\ & (\alu|Equal0~0_combout\ & (\alu|Equal0~11_combout\ & \alu|Equal0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux17~11_combout\,
	datab => \alu|Equal0~0_combout\,
	datac => \alu|Equal0~11_combout\,
	datad => \alu|Equal0~4_combout\,
	combout => \alu|Equal0~12_combout\);

-- Location: LCCOMB_X31_Y23_N14
\pc|sr_out[0]~43\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pc|sr_out[0]~43_combout\ = ((\ctr_mips|pstate.branch_ex_st~q\ & (\ctr_mips|Equal2~0_combout\ $ (\alu|Equal0~12_combout\)))) # (!\pc|sr_out[0]~49_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|Equal2~0_combout\,
	datab => \ctr_mips|pstate.branch_ex_st~q\,
	datac => \pc|sr_out[0]~49_combout\,
	datad => \alu|Equal0~12_combout\,
	combout => \pc|sr_out[0]~43_combout\);

-- Location: FF_X30_Y20_N17
\pc|sr_out[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \pc|sr_out[27]~0_combout\,
	asdata => \ir|sr_out\(25),
	sclr => \rst~input_o\,
	sload => \ctr_mips|pstate.jump_ex_st~q\,
	ena => \pc|sr_out[0]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pc|sr_out\(27));

-- Location: LCCOMB_X30_Y23_N26
\mux_ulaA_shift|m_out[27]~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mux_ulaA_shift|m_out[27]~4_combout\ = (!\actr|shift_ctr~1_combout\ & ((\ctr_mips|WideOr1~combout\ & (\rgA|sr_out\(27))) # (!\ctr_mips|WideOr1~combout\ & ((\pc|sr_out\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|WideOr1~combout\,
	datab => \rgA|sr_out\(27),
	datac => \pc|sr_out\(27),
	datad => \actr|shift_ctr~1_combout\,
	combout => \mux_ulaA_shift|m_out[27]~4_combout\);

-- Location: LCCOMB_X30_Y20_N8
\alu|Mux4~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux4~7_combout\ = (\actr|alu_ctr[1]~14_combout\ & ((\mux_ulaB|m_out[27]~69_combout\ & ((\actr|alu_ctr[0]~21_combout\) # (\mux_ulaA_shift|m_out[27]~4_combout\))) # (!\mux_ulaB|m_out[27]~69_combout\ & (\actr|alu_ctr[0]~21_combout\ & 
-- \mux_ulaA_shift|m_out[27]~4_combout\)))) # (!\actr|alu_ctr[1]~14_combout\ & (((!\actr|alu_ctr[0]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[1]~14_combout\,
	datab => \mux_ulaB|m_out[27]~69_combout\,
	datac => \actr|alu_ctr[0]~21_combout\,
	datad => \mux_ulaA_shift|m_out[27]~4_combout\,
	combout => \alu|Mux4~7_combout\);

-- Location: LCCOMB_X29_Y22_N0
\alu|ShiftRight1~67\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~67_combout\ = (\mux_ulaB|m_out[31]~29_combout\ & ((\actr|shift_ctr~1_combout\ & (!\ir|sr_out\(6))) # (!\actr|shift_ctr~1_combout\ & ((!\mux_ulaA_shift|m_out[0]~35_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|shift_ctr~1_combout\,
	datab => \ir|sr_out\(6),
	datac => \mux_ulaA_shift|m_out[0]~35_combout\,
	datad => \mux_ulaB|m_out[31]~29_combout\,
	combout => \alu|ShiftRight1~67_combout\);

-- Location: LCCOMB_X29_Y22_N22
\alu|ShiftRight1~68\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~68_combout\ = (\mux_ulaA_shift|m_out[2]~32_combout\ & (!\mux_ulaA_shift|m_out[1]~34_combout\ & ((\alu|ShiftRight1~67_combout\)))) # (!\mux_ulaA_shift|m_out[2]~32_combout\ & (((\mux_ulaB|m_out[31]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[2]~32_combout\,
	datab => \mux_ulaA_shift|m_out[1]~34_combout\,
	datac => \mux_ulaB|m_out[31]~28_combout\,
	datad => \alu|ShiftRight1~67_combout\,
	combout => \alu|ShiftRight1~68_combout\);

-- Location: LCCOMB_X29_Y22_N16
\alu|ShiftRight1~69\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~69_combout\ = (\alu|ShiftRight1~68_combout\) # ((!\mux_ulaA_shift|m_out[2]~32_combout\ & (!\mux_ulaB|Equal2~0_combout\ & \alu|ShiftRight1~62_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[2]~32_combout\,
	datab => \mux_ulaB|Equal2~0_combout\,
	datac => \alu|ShiftRight1~68_combout\,
	datad => \alu|ShiftRight1~62_combout\,
	combout => \alu|ShiftRight1~69_combout\);

-- Location: LCCOMB_X29_Y22_N6
\alu|ShiftRight1~93\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~93_combout\ = (\alu|ShiftRight1~69_combout\ & ((\actr|shift_ctr~1_combout\ & ((!\ir|sr_out\(9)))) # (!\actr|shift_ctr~1_combout\ & (!\mux_ulaA_shift|m_out[3]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|shift_ctr~1_combout\,
	datab => \mux_ulaA_shift|m_out[3]~29_combout\,
	datac => \ir|sr_out\(9),
	datad => \alu|ShiftRight1~69_combout\,
	combout => \alu|ShiftRight1~93_combout\);

-- Location: LCCOMB_X30_Y20_N22
\alu|Mux4~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux4~8_combout\ = (\alu|Mux9~6_combout\ & ((\alu|Mux4~7_combout\ & (\alu|Add1~54_combout\)) # (!\alu|Mux4~7_combout\ & ((\alu|ShiftRight1~93_combout\))))) # (!\alu|Mux9~6_combout\ & (\alu|Mux4~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux9~6_combout\,
	datab => \alu|Mux4~7_combout\,
	datac => \alu|Add1~54_combout\,
	datad => \alu|ShiftRight1~93_combout\,
	combout => \alu|Mux4~8_combout\);

-- Location: LCCOMB_X30_Y20_N28
\alu|Mux4~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux4~9_combout\ = (\alu|Mux9~7_combout\ & (\alu|Mux28~6_combout\ & ((\alu|tmp[27]~54_combout\)))) # (!\alu|Mux9~7_combout\ & (((\alu|Mux4~8_combout\)) # (!\alu|Mux28~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux9~7_combout\,
	datab => \alu|Mux28~6_combout\,
	datac => \alu|Mux4~8_combout\,
	datad => \alu|tmp[27]~54_combout\,
	combout => \alu|Mux4~9_combout\);

-- Location: LCCOMB_X30_Y20_N10
\alu|Mux4~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux4~10_combout\ = (\alu|Mux28~4_combout\ & ((\alu|Mux4~9_combout\ & ((\alu|ShiftRight0~81_combout\))) # (!\alu|Mux4~9_combout\ & (\mux_ulaB|m_out[31]~29_combout\)))) # (!\alu|Mux28~4_combout\ & (((\alu|Mux4~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux28~4_combout\,
	datab => \mux_ulaB|m_out[31]~29_combout\,
	datac => \alu|ShiftRight0~81_combout\,
	datad => \alu|Mux4~9_combout\,
	combout => \alu|Mux4~10_combout\);

-- Location: LCCOMB_X30_Y20_N2
\alu|Mux4~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux4~14_combout\ = (\alu|Mux4~10_combout\ & ((\actr|alu_ctr[0]~21_combout\) # ((!\actr|alu_ctr[2]~22_combout\) # (!\actr|alu_ctr[1]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[0]~21_combout\,
	datab => \actr|alu_ctr[1]~14_combout\,
	datac => \actr|alu_ctr[2]~22_combout\,
	datad => \alu|Mux4~10_combout\,
	combout => \alu|Mux4~14_combout\);

-- Location: LCCOMB_X30_Y20_N26
\alu|Mux4~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux4~12_combout\ = (\alu|Mux28~8_combout\ & (((!\alu|Mux28~2_combout\)) # (!\alu|Mux4~11_combout\))) # (!\alu|Mux28~8_combout\ & (((\alu|Mux28~2_combout\ & \alu|Mux4~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux4~11_combout\,
	datab => \alu|Mux28~8_combout\,
	datac => \alu|Mux28~2_combout\,
	datad => \alu|Mux4~14_combout\,
	combout => \alu|Mux4~12_combout\);

-- Location: LCCOMB_X26_Y24_N8
\alu|ShiftLeft0~116\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~116_combout\ = (!\mux_ulaA_shift|m_out[0]~36_combout\ & ((\mux_ulaA_shift|m_out[1]~34_combout\ & ((\rgB|sr_out\(25)))) # (!\mux_ulaA_shift|m_out[1]~34_combout\ & (\rgB|sr_out\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rgB|sr_out\(27),
	datab => \rgB|sr_out\(25),
	datac => \mux_ulaA_shift|m_out[0]~36_combout\,
	datad => \mux_ulaA_shift|m_out[1]~34_combout\,
	combout => \alu|ShiftLeft0~116_combout\);

-- Location: LCCOMB_X26_Y24_N10
\alu|ShiftLeft0~117\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~117_combout\ = (\alu|ShiftLeft0~116_combout\) # ((\mux_ulaA_shift|m_out[0]~36_combout\ & \alu|ShiftLeft0~114_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[0]~36_combout\,
	datac => \alu|ShiftLeft0~116_combout\,
	datad => \alu|ShiftLeft0~114_combout\,
	combout => \alu|ShiftLeft0~117_combout\);

-- Location: LCCOMB_X26_Y24_N6
\alu|ShiftLeft0~128\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~128_combout\ = (\mux_ulaB|m_out[31]~28_combout\) # ((\ctr_mips|WideOr0~0_combout\ & (\ctr_mips|pstate.fetch_st~q\ & \alu|ShiftLeft0~117_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[31]~28_combout\,
	datab => \ctr_mips|WideOr0~0_combout\,
	datac => \ctr_mips|pstate.fetch_st~q\,
	datad => \alu|ShiftLeft0~117_combout\,
	combout => \alu|ShiftLeft0~128_combout\);

-- Location: LCCOMB_X32_Y25_N10
\alu|ShiftLeft0~90\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~90_combout\ = (\mux_ulaA_shift|m_out[2]~32_combout\ & (\alu|ShiftLeft0~71_combout\)) # (!\mux_ulaA_shift|m_out[2]~32_combout\ & ((\alu|ShiftLeft0~89_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[2]~32_combout\,
	datab => \alu|ShiftLeft0~71_combout\,
	datad => \alu|ShiftLeft0~89_combout\,
	combout => \alu|ShiftLeft0~90_combout\);

-- Location: LCCOMB_X34_Y20_N4
\alu|Mux4~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux4~5_combout\ = (\alu|ShiftRight1~94_combout\ & (\alu|ShiftLeft0~128_combout\ & ((!\alu|Mux4~4_combout\)))) # (!\alu|ShiftRight1~94_combout\ & (((\alu|ShiftLeft0~90_combout\) # (\alu|Mux4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight1~94_combout\,
	datab => \alu|ShiftLeft0~128_combout\,
	datac => \alu|ShiftLeft0~90_combout\,
	datad => \alu|Mux4~4_combout\,
	combout => \alu|Mux4~5_combout\);

-- Location: LCCOMB_X35_Y26_N24
\alu|ShiftLeft0~23\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~23_combout\ = (!\mux_ulaA_shift|m_out[1]~34_combout\ & ((\mux_ulaA_shift|m_out[0]~36_combout\ & (\mux_ulaB|m_out[2]~61_combout\)) # (!\mux_ulaA_shift|m_out[0]~36_combout\ & ((\mux_ulaB|m_out[3]~59_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[2]~61_combout\,
	datab => \mux_ulaA_shift|m_out[1]~34_combout\,
	datac => \mux_ulaB|m_out[3]~59_combout\,
	datad => \mux_ulaA_shift|m_out[0]~36_combout\,
	combout => \alu|ShiftLeft0~23_combout\);

-- Location: LCCOMB_X35_Y26_N22
\alu|ShiftLeft0~35\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~35_combout\ = (\alu|ShiftLeft0~23_combout\) # ((\mux_ulaA_shift|m_out[1]~34_combout\ & \alu|ShiftLeft0~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ulaA_shift|m_out[1]~34_combout\,
	datac => \alu|ShiftLeft0~18_combout\,
	datad => \alu|ShiftLeft0~23_combout\,
	combout => \alu|ShiftLeft0~35_combout\);

-- Location: LCCOMB_X36_Y25_N6
\alu|ShiftLeft0~53\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~53_combout\ = (\mux_ulaA_shift|m_out[0]~36_combout\ & (\alu|ShiftLeft0~48_combout\)) # (!\mux_ulaA_shift|m_out[0]~36_combout\ & ((\alu|ShiftLeft0~52_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftLeft0~48_combout\,
	datac => \mux_ulaA_shift|m_out[0]~36_combout\,
	datad => \alu|ShiftLeft0~52_combout\,
	combout => \alu|ShiftLeft0~53_combout\);

-- Location: LCCOMB_X36_Y25_N2
\alu|ShiftLeft0~36\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~36_combout\ = (\mux_ulaA_shift|m_out[1]~38_combout\ & (((\mux_ulaB|m_out[5]~55_combout\)))) # (!\mux_ulaA_shift|m_out[1]~38_combout\ & ((\mux_ulaA_shift|m_out[1]~37_combout\ & ((\mux_ulaB|m_out[5]~55_combout\))) # 
-- (!\mux_ulaA_shift|m_out[1]~37_combout\ & (\mux_ulaB|m_out[7]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[1]~38_combout\,
	datab => \mux_ulaB|m_out[7]~51_combout\,
	datac => \mux_ulaA_shift|m_out[1]~37_combout\,
	datad => \mux_ulaB|m_out[5]~55_combout\,
	combout => \alu|ShiftLeft0~36_combout\);

-- Location: LCCOMB_X36_Y25_N0
\alu|ShiftLeft0~37\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~37_combout\ = (\mux_ulaA_shift|m_out[0]~36_combout\ & (\alu|ShiftLeft0~32_combout\)) # (!\mux_ulaA_shift|m_out[0]~36_combout\ & ((\alu|ShiftLeft0~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ulaA_shift|m_out[0]~36_combout\,
	datac => \alu|ShiftLeft0~32_combout\,
	datad => \alu|ShiftLeft0~36_combout\,
	combout => \alu|ShiftLeft0~37_combout\);

-- Location: LCCOMB_X30_Y26_N20
\alu|ShiftLeft0~54\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~54_combout\ = (\mux_ulaA_shift|m_out[2]~32_combout\ & ((\alu|ShiftLeft0~37_combout\))) # (!\mux_ulaA_shift|m_out[2]~32_combout\ & (\alu|ShiftLeft0~53_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ulaA_shift|m_out[2]~32_combout\,
	datac => \alu|ShiftLeft0~53_combout\,
	datad => \alu|ShiftLeft0~37_combout\,
	combout => \alu|ShiftLeft0~54_combout\);

-- Location: LCCOMB_X30_Y26_N6
\alu|ShiftLeft0~55\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~55_combout\ = (\alu|ShiftRight1~75_combout\ & ((\alu|ShiftLeft0~35_combout\) # ((!\mux_ulaA_shift|m_out[3]~30_combout\ & \alu|ShiftLeft0~54_combout\)))) # (!\alu|ShiftRight1~75_combout\ & (!\mux_ulaA_shift|m_out[3]~30_combout\ & 
-- ((\alu|ShiftLeft0~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight1~75_combout\,
	datab => \mux_ulaA_shift|m_out[3]~30_combout\,
	datac => \alu|ShiftLeft0~35_combout\,
	datad => \alu|ShiftLeft0~54_combout\,
	combout => \alu|ShiftLeft0~55_combout\);

-- Location: LCCOMB_X30_Y20_N0
\alu|Mux4~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux4~6_combout\ = (\alu|Mux4~4_combout\ & ((\alu|Mux4~5_combout\ & ((\alu|ShiftLeft0~55_combout\))) # (!\alu|Mux4~5_combout\ & (\alu|ShiftLeft0~105_combout\)))) # (!\alu|Mux4~4_combout\ & (((\alu|Mux4~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftLeft0~105_combout\,
	datab => \alu|Mux4~4_combout\,
	datac => \alu|Mux4~5_combout\,
	datad => \alu|ShiftLeft0~55_combout\,
	combout => \alu|Mux4~6_combout\);

-- Location: LCCOMB_X30_Y20_N24
\alu|Mux4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux4~combout\ = (\alu|Mux4~13_combout\ & ((\alu|Mux4~12_combout\ & (\alu|a32~23_combout\)) # (!\alu|Mux4~12_combout\ & ((\alu|Mux4~6_combout\))))) # (!\alu|Mux4~13_combout\ & (((\alu|Mux4~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|a32~23_combout\,
	datab => \alu|Mux4~13_combout\,
	datac => \alu|Mux4~12_combout\,
	datad => \alu|Mux4~6_combout\,
	combout => \alu|Mux4~combout\);

-- Location: FF_X30_Y20_N25
\regULA|sr_out[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \alu|Mux4~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regULA|sr_out\(27));

-- Location: LCCOMB_X30_Y20_N4
\breg_data_mux|m_out[27]~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \breg_data_mux|m_out[27]~4_combout\ = (\ctr_mips|pstate.ldreg_st~q\ & (\rdm|sr_out\(27))) # (!\ctr_mips|pstate.ldreg_st~q\ & ((\regULA|sr_out\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rdm|sr_out\(27),
	datab => \regULA|sr_out\(27),
	datad => \ctr_mips|pstate.ldreg_st~q\,
	combout => \breg_data_mux|m_out[27]~4_combout\);

-- Location: LCCOMB_X37_Y24_N2
\bcoreg|regB[30]~49\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|regB[30]~49_combout\ = (\bcoreg|breg32~44_combout\ & (((\bcoreg|breg32_rtl_1_bypass\(71))))) # (!\bcoreg|breg32~44_combout\ & ((\bcoreg|breg32_rtl_1_bypass\(72) & ((\bcoreg|breg32_rtl_1|auto_generated|ram_block1a30\))) # 
-- (!\bcoreg|breg32_rtl_1_bypass\(72) & (\bcoreg|breg32_rtl_1_bypass\(71)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|breg32~44_combout\,
	datab => \bcoreg|breg32_rtl_1_bypass\(72),
	datac => \bcoreg|breg32_rtl_1_bypass\(71),
	datad => \bcoreg|breg32_rtl_1|auto_generated|ram_block1a30\,
	combout => \bcoreg|regB[30]~49_combout\);

-- Location: LCCOMB_X36_Y24_N8
\bcoreg|regB[30]~89\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|regB[30]~89_combout\ = (\bcoreg|regB[30]~49_combout\ & ((\ir|sr_out\(20)) # (!\bcoreg|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|sr_out\(20),
	datac => \bcoreg|regB[30]~49_combout\,
	datad => \bcoreg|Equal1~0_combout\,
	combout => \bcoreg|regB[30]~89_combout\);

-- Location: FF_X36_Y24_N9
\rgB|sr_out[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|regB[30]~89_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rgB|sr_out\(30));

-- Location: LCCOMB_X36_Y24_N2
\alu|ShiftRight1~61\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~61_combout\ = (\mux_ulaA_shift|m_out[0]~36_combout\ & ((\rgB|sr_out\(30)))) # (!\mux_ulaA_shift|m_out[0]~36_combout\ & (\rgB|sr_out\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rgB|sr_out\(29),
	datab => \rgB|sr_out\(30),
	datad => \mux_ulaA_shift|m_out[0]~36_combout\,
	combout => \alu|ShiftRight1~61_combout\);

-- Location: LCCOMB_X28_Y25_N4
\alu|ShiftRight0~84\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~84_combout\ = (\mux_ulaA_shift|m_out[1]~34_combout\ & (\rgB|sr_out\(31))) # (!\mux_ulaA_shift|m_out[1]~34_combout\ & ((\alu|Mux31~17_combout\ & ((\alu|ShiftRight1~61_combout\))) # (!\alu|Mux31~17_combout\ & (\rgB|sr_out\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rgB|sr_out\(31),
	datab => \mux_ulaA_shift|m_out[1]~34_combout\,
	datac => \alu|Mux31~17_combout\,
	datad => \alu|ShiftRight1~61_combout\,
	combout => \alu|ShiftRight0~84_combout\);

-- Location: LCCOMB_X28_Y25_N14
\alu|ShiftRight0~92\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~92_combout\ = (\mux_ulaB|m_out[31]~28_combout\) # ((\alu|ShiftRight0~84_combout\ & (\ctr_mips|pstate.fetch_st~q\ & \ctr_mips|WideOr0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[31]~28_combout\,
	datab => \alu|ShiftRight0~84_combout\,
	datac => \ctr_mips|pstate.fetch_st~q\,
	datad => \ctr_mips|WideOr0~0_combout\,
	combout => \alu|ShiftRight0~92_combout\);

-- Location: LCCOMB_X27_Y25_N2
\alu|Mux2~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux2~9_combout\ = (\actr|alu_ctr[1]~14_combout\ & ((\mux_ulaB|m_out[29]~67_combout\ & ((\actr|alu_ctr[0]~21_combout\) # (\mux_ulaA_shift|m_out[29]~2_combout\))) # (!\mux_ulaB|m_out[29]~67_combout\ & (\actr|alu_ctr[0]~21_combout\ & 
-- \mux_ulaA_shift|m_out[29]~2_combout\)))) # (!\actr|alu_ctr[1]~14_combout\ & (((!\actr|alu_ctr[0]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[29]~67_combout\,
	datab => \actr|alu_ctr[1]~14_combout\,
	datac => \actr|alu_ctr[0]~21_combout\,
	datad => \mux_ulaA_shift|m_out[29]~2_combout\,
	combout => \alu|Mux2~9_combout\);

-- Location: LCCOMB_X27_Y25_N4
\alu|Mux2~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux2~10_combout\ = (\alu|Mux2~9_combout\ & (((\alu|Add1~58_combout\) # (!\alu|Mux9~6_combout\)))) # (!\alu|Mux2~9_combout\ & (\alu|ShiftRight1~89_combout\ & (\alu|Mux9~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight1~89_combout\,
	datab => \alu|Mux2~9_combout\,
	datac => \alu|Mux9~6_combout\,
	datad => \alu|Add1~58_combout\,
	combout => \alu|Mux2~10_combout\);

-- Location: LCCOMB_X26_Y23_N24
\alu|Mux2~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux2~11_combout\ = (\alu|Mux9~7_combout\ & (\alu|Mux28~6_combout\ & (\alu|tmp[29]~58_combout\))) # (!\alu|Mux9~7_combout\ & (((\alu|Mux2~10_combout\)) # (!\alu|Mux28~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux9~7_combout\,
	datab => \alu|Mux28~6_combout\,
	datac => \alu|tmp[29]~58_combout\,
	datad => \alu|Mux2~10_combout\,
	combout => \alu|Mux2~11_combout\);

-- Location: LCCOMB_X26_Y23_N2
\alu|Mux2~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux2~12_combout\ = (\alu|Mux28~4_combout\ & ((\alu|Mux2~11_combout\ & ((\alu|ShiftRight0~92_combout\))) # (!\alu|Mux2~11_combout\ & (\mux_ulaB|m_out[31]~29_combout\)))) # (!\alu|Mux28~4_combout\ & (((\alu|Mux2~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[31]~29_combout\,
	datab => \alu|Mux28~4_combout\,
	datac => \alu|ShiftRight0~92_combout\,
	datad => \alu|Mux2~11_combout\,
	combout => \alu|Mux2~12_combout\);

-- Location: LCCOMB_X26_Y23_N4
\alu|Mux2~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux2~13_combout\ = (\alu|Mux3~1_combout\ & ((\actr|alu_ctr[3]~18_combout\ & (\alu|Mux2~8_combout\)) # (!\actr|alu_ctr[3]~18_combout\ & ((\alu|Mux2~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux3~1_combout\,
	datab => \actr|alu_ctr[3]~18_combout\,
	datac => \alu|Mux2~8_combout\,
	datad => \alu|Mux2~12_combout\,
	combout => \alu|Mux2~13_combout\);

-- Location: FF_X26_Y23_N5
\regULA|sr_out[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \alu|Mux2~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regULA|sr_out\(29));

-- Location: LCCOMB_X29_Y24_N18
\rdm|sr_out[29]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \rdm|sr_out[29]~feeder_combout\ = \mem|altsyncram_component|auto_generated|q_a\(29)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mem|altsyncram_component|auto_generated|q_a\(29),
	combout => \rdm|sr_out[29]~feeder_combout\);

-- Location: FF_X29_Y24_N19
\rdm|sr_out[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \rdm|sr_out[29]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rdm|sr_out\(29));

-- Location: LCCOMB_X26_Y23_N30
\breg_data_mux|m_out[29]~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \breg_data_mux|m_out[29]~2_combout\ = (\ctr_mips|pstate.ldreg_st~q\ & ((\rdm|sr_out\(29)))) # (!\ctr_mips|pstate.ldreg_st~q\ & (\regULA|sr_out\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.ldreg_st~q\,
	datab => \regULA|sr_out\(29),
	datad => \rdm|sr_out\(29),
	combout => \breg_data_mux|m_out[29]~2_combout\);

-- Location: FF_X37_Y24_N19
\bcoreg|breg32_rtl_1_bypass[69]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \breg_data_mux|m_out[29]~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_1_bypass\(69));

-- Location: LCCOMB_X37_Y24_N18
\bcoreg|regB[29]~50\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|regB[29]~50_combout\ = (\bcoreg|breg32~44_combout\ & (((\bcoreg|breg32_rtl_1_bypass\(69))))) # (!\bcoreg|breg32~44_combout\ & ((\bcoreg|breg32_rtl_1_bypass\(70) & ((\bcoreg|breg32_rtl_1|auto_generated|ram_block1a29\))) # 
-- (!\bcoreg|breg32_rtl_1_bypass\(70) & (\bcoreg|breg32_rtl_1_bypass\(69)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|breg32~44_combout\,
	datab => \bcoreg|breg32_rtl_1_bypass\(70),
	datac => \bcoreg|breg32_rtl_1_bypass\(69),
	datad => \bcoreg|breg32_rtl_1|auto_generated|ram_block1a29\,
	combout => \bcoreg|regB[29]~50_combout\);

-- Location: LCCOMB_X36_Y24_N30
\bcoreg|regB[29]~90\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|regB[29]~90_combout\ = (\bcoreg|regB[29]~50_combout\ & ((\ir|sr_out\(20)) # (!\bcoreg|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|Equal1~0_combout\,
	datab => \bcoreg|regB[29]~50_combout\,
	datac => \ir|sr_out\(20),
	combout => \bcoreg|regB[29]~90_combout\);

-- Location: FF_X36_Y24_N31
\rgB|sr_out[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|regB[29]~90_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rgB|sr_out\(29));

-- Location: LCCOMB_X28_Y24_N14
\alu|ShiftRight0~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~19_combout\ = (\mux_ulaA_shift|m_out[0]~36_combout\ & ((\mux_ulaA_shift|m_out[1]~34_combout\ & (\rgB|sr_out\(31))) # (!\mux_ulaA_shift|m_out[1]~34_combout\ & ((\rgB|sr_out\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rgB|sr_out\(31),
	datab => \rgB|sr_out\(29),
	datac => \mux_ulaA_shift|m_out[0]~36_combout\,
	datad => \mux_ulaA_shift|m_out[1]~34_combout\,
	combout => \alu|ShiftRight0~19_combout\);

-- Location: LCCOMB_X28_Y24_N0
\alu|ShiftRight0~20\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~20_combout\ = (!\mux_ulaA_shift|m_out[0]~36_combout\ & ((\mux_ulaA_shift|m_out[1]~34_combout\ & ((\rgB|sr_out\(30)))) # (!\mux_ulaA_shift|m_out[1]~34_combout\ & (\rgB|sr_out\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rgB|sr_out\(28),
	datab => \rgB|sr_out\(30),
	datac => \mux_ulaA_shift|m_out[0]~36_combout\,
	datad => \mux_ulaA_shift|m_out[1]~34_combout\,
	combout => \alu|ShiftRight0~20_combout\);

-- Location: LCCOMB_X28_Y24_N18
\alu|ShiftRight0~82\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~82_combout\ = (\alu|Mux31~17_combout\ & (((\alu|ShiftRight0~19_combout\) # (\alu|ShiftRight0~20_combout\)))) # (!\alu|Mux31~17_combout\ & (\rgB|sr_out\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rgB|sr_out\(31),
	datab => \alu|ShiftRight0~19_combout\,
	datac => \alu|Mux31~17_combout\,
	datad => \alu|ShiftRight0~20_combout\,
	combout => \alu|ShiftRight0~82_combout\);

-- Location: LCCOMB_X28_Y24_N2
\alu|ShiftRight0~91\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~91_combout\ = (\mux_ulaB|m_out[31]~28_combout\) # ((\ctr_mips|pstate.fetch_st~q\ & (\ctr_mips|WideOr0~0_combout\ & \alu|ShiftRight0~82_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.fetch_st~q\,
	datab => \ctr_mips|WideOr0~0_combout\,
	datac => \mux_ulaB|m_out[31]~28_combout\,
	datad => \alu|ShiftRight0~82_combout\,
	combout => \alu|ShiftRight0~91_combout\);

-- Location: LCCOMB_X28_Y24_N24
\alu|ShiftRight1~91\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~91_combout\ = (\ctr_mips|pstate.fetch_st~q\ & (\ctr_mips|WideOr0~0_combout\ & ((\alu|ShiftRight0~19_combout\) # (\alu|ShiftRight0~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.fetch_st~q\,
	datab => \ctr_mips|WideOr0~0_combout\,
	datac => \alu|ShiftRight0~19_combout\,
	datad => \alu|ShiftRight0~20_combout\,
	combout => \alu|ShiftRight1~91_combout\);

-- Location: LCCOMB_X29_Y20_N8
\alu|ShiftRight1~88\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~88_combout\ = (\alu|Mux31~17_combout\ & ((\mux_ulaB|m_out[31]~28_combout\) # (\alu|ShiftRight1~91_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ulaB|m_out[31]~28_combout\,
	datac => \alu|Mux31~17_combout\,
	datad => \alu|ShiftRight1~91_combout\,
	combout => \alu|ShiftRight1~88_combout\);

-- Location: LCCOMB_X29_Y21_N26
\alu|Mux3~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux3~8_combout\ = (\alu|Mux3~7_combout\ & ((\alu|Add1~56_combout\) # ((!\alu|Mux9~6_combout\)))) # (!\alu|Mux3~7_combout\ & (((\alu|ShiftRight1~88_combout\ & \alu|Mux9~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux3~7_combout\,
	datab => \alu|Add1~56_combout\,
	datac => \alu|ShiftRight1~88_combout\,
	datad => \alu|Mux9~6_combout\,
	combout => \alu|Mux3~8_combout\);

-- Location: LCCOMB_X26_Y23_N16
\alu|Mux3~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux3~9_combout\ = (\alu|Mux9~7_combout\ & (\alu|Mux28~6_combout\ & ((\alu|tmp[28]~56_combout\)))) # (!\alu|Mux9~7_combout\ & (((\alu|Mux3~8_combout\)) # (!\alu|Mux28~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux9~7_combout\,
	datab => \alu|Mux28~6_combout\,
	datac => \alu|Mux3~8_combout\,
	datad => \alu|tmp[28]~56_combout\,
	combout => \alu|Mux3~9_combout\);

-- Location: LCCOMB_X26_Y23_N10
\alu|Mux3~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux3~10_combout\ = (\alu|Mux28~4_combout\ & ((\alu|Mux3~9_combout\ & ((\alu|ShiftRight0~91_combout\))) # (!\alu|Mux3~9_combout\ & (\mux_ulaB|m_out[31]~29_combout\)))) # (!\alu|Mux28~4_combout\ & (((\alu|Mux3~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[31]~29_combout\,
	datab => \alu|Mux28~4_combout\,
	datac => \alu|ShiftRight0~91_combout\,
	datad => \alu|Mux3~9_combout\,
	combout => \alu|Mux3~10_combout\);

-- Location: LCCOMB_X26_Y23_N20
\alu|Mux3~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux3~11_combout\ = (\alu|Mux3~1_combout\ & ((\actr|alu_ctr[3]~18_combout\ & (\alu|Mux3~6_combout\)) # (!\actr|alu_ctr[3]~18_combout\ & ((\alu|Mux3~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux3~1_combout\,
	datab => \actr|alu_ctr[3]~18_combout\,
	datac => \alu|Mux3~6_combout\,
	datad => \alu|Mux3~10_combout\,
	combout => \alu|Mux3~11_combout\);

-- Location: FF_X26_Y23_N21
\regULA|sr_out[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \alu|Mux3~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regULA|sr_out\(28));

-- Location: LCCOMB_X36_Y24_N28
\rdm|sr_out[28]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \rdm|sr_out[28]~feeder_combout\ = \mem|altsyncram_component|auto_generated|q_a\(28)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mem|altsyncram_component|auto_generated|q_a\(28),
	combout => \rdm|sr_out[28]~feeder_combout\);

-- Location: FF_X36_Y24_N29
\rdm|sr_out[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \rdm|sr_out[28]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rdm|sr_out\(28));

-- Location: LCCOMB_X37_Y24_N22
\breg_data_mux|m_out[28]~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \breg_data_mux|m_out[28]~3_combout\ = (\ctr_mips|pstate.ldreg_st~q\ & ((\rdm|sr_out\(28)))) # (!\ctr_mips|pstate.ldreg_st~q\ & (\regULA|sr_out\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.ldreg_st~q\,
	datac => \regULA|sr_out\(28),
	datad => \rdm|sr_out\(28),
	combout => \breg_data_mux|m_out[28]~3_combout\);

-- Location: FF_X37_Y24_N31
\bcoreg|breg32_rtl_1_bypass[67]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \breg_data_mux|m_out[28]~3_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_1_bypass\(67));

-- Location: LCCOMB_X36_Y24_N16
\bcoreg|regB[28]~52\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|regB[28]~52_combout\ = (!\bcoreg|Equal1~1_combout\ & ((\bcoreg|regB[28]~51_combout\ & ((\bcoreg|breg32_rtl_1|auto_generated|ram_block1a28\))) # (!\bcoreg|regB[28]~51_combout\ & (\bcoreg|breg32_rtl_1_bypass\(67)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|Equal1~1_combout\,
	datab => \bcoreg|regB[28]~51_combout\,
	datac => \bcoreg|breg32_rtl_1_bypass\(67),
	datad => \bcoreg|breg32_rtl_1|auto_generated|ram_block1a28\,
	combout => \bcoreg|regB[28]~52_combout\);

-- Location: FF_X36_Y24_N17
\rgB|sr_out[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|regB[28]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rgB|sr_out\(28));

-- Location: LCCOMB_X36_Y22_N26
\alu|ShiftRight1~60\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~60_combout\ = (!\mux_ulaA_shift|m_out[1]~34_combout\ & ((\mux_ulaA_shift|m_out[0]~36_combout\ & ((\rgB|sr_out\(28)))) # (!\mux_ulaA_shift|m_out[0]~36_combout\ & (\rgB|sr_out\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rgB|sr_out\(27),
	datab => \rgB|sr_out\(28),
	datac => \mux_ulaA_shift|m_out[0]~36_combout\,
	datad => \mux_ulaA_shift|m_out[1]~34_combout\,
	combout => \alu|ShiftRight1~60_combout\);

-- Location: LCCOMB_X36_Y22_N8
\alu|ShiftRight1~62\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~62_combout\ = (\alu|ShiftRight1~60_combout\) # ((\mux_ulaA_shift|m_out[1]~34_combout\ & \alu|ShiftRight1~61_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[1]~34_combout\,
	datac => \alu|ShiftRight1~60_combout\,
	datad => \alu|ShiftRight1~61_combout\,
	combout => \alu|ShiftRight1~62_combout\);

-- Location: LCCOMB_X35_Y19_N4
\alu|ShiftRight0~87\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~87_combout\ = (!\mux_ulaB|Equal2~0_combout\ & ((\mux_ulaA_shift|m_out[2]~32_combout\ & (\alu|ShiftRight1~62_combout\)) # (!\mux_ulaA_shift|m_out[2]~32_combout\ & ((\alu|ShiftRight1~63_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|Equal2~0_combout\,
	datab => \alu|ShiftRight1~62_combout\,
	datac => \alu|ShiftRight1~63_combout\,
	datad => \mux_ulaA_shift|m_out[2]~32_combout\,
	combout => \alu|ShiftRight0~87_combout\);

-- Location: LCCOMB_X36_Y20_N22
\alu|ShiftRight1~72\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~72_combout\ = (\mux_ulaA_shift|m_out[0]~36_combout\ & ((\mux_ulaA_shift|m_out[1]~34_combout\ & ((\mux_ulaB|m_out[18]~78_combout\))) # (!\mux_ulaA_shift|m_out[1]~34_combout\ & (\mux_ulaB|m_out[16]~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[0]~36_combout\,
	datab => \mux_ulaA_shift|m_out[1]~34_combout\,
	datac => \mux_ulaB|m_out[16]~79_combout\,
	datad => \mux_ulaB|m_out[18]~78_combout\,
	combout => \alu|ShiftRight1~72_combout\);

-- Location: LCCOMB_X36_Y20_N20
\alu|ShiftRight1~73\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~73_combout\ = (\alu|ShiftRight1~72_combout\) # ((!\mux_ulaA_shift|m_out[0]~36_combout\ & \alu|ShiftRight1~56_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[0]~36_combout\,
	datac => \alu|ShiftRight1~72_combout\,
	datad => \alu|ShiftRight1~56_combout\,
	combout => \alu|ShiftRight1~73_combout\);

-- Location: LCCOMB_X35_Y22_N22
\alu|ShiftRight1~42\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~42_combout\ = (\mux_ulaA_shift|m_out[1]~38_combout\ & (\rgB|sr_out\(21))) # (!\mux_ulaA_shift|m_out[1]~38_combout\ & ((\mux_ulaA_shift|m_out[1]~37_combout\ & (\rgB|sr_out\(21))) # (!\mux_ulaA_shift|m_out[1]~37_combout\ & 
-- ((\rgB|sr_out\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rgB|sr_out\(21),
	datab => \rgB|sr_out\(19),
	datac => \mux_ulaA_shift|m_out[1]~38_combout\,
	datad => \mux_ulaA_shift|m_out[1]~37_combout\,
	combout => \alu|ShiftRight1~42_combout\);

-- Location: LCCOMB_X35_Y24_N12
\alu|ShiftRight1~64\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~64_combout\ = (\mux_ulaA_shift|m_out[0]~36_combout\ & (\alu|ShiftRight1~17_combout\)) # (!\mux_ulaA_shift|m_out[0]~36_combout\ & ((\alu|ShiftRight1~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[0]~36_combout\,
	datab => \alu|ShiftRight1~17_combout\,
	datad => \alu|ShiftRight1~42_combout\,
	combout => \alu|ShiftRight1~64_combout\);

-- Location: LCCOMB_X35_Y24_N28
\alu|ShiftRight0~75\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~75_combout\ = (\mux_ulaA_shift|m_out[2]~32_combout\ & ((\mux_ulaB|m_out[31]~28_combout\) # ((!\mux_ulaB|Equal2~0_combout\ & \alu|ShiftRight1~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|Equal2~0_combout\,
	datab => \mux_ulaA_shift|m_out[2]~32_combout\,
	datac => \mux_ulaB|m_out[31]~28_combout\,
	datad => \alu|ShiftRight1~64_combout\,
	combout => \alu|ShiftRight0~75_combout\);

-- Location: LCCOMB_X36_Y20_N18
\alu|ShiftRight0~76\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~76_combout\ = (\alu|ShiftRight0~75_combout\) # ((\alu|ShiftRight1~73_combout\ & !\mux_ulaA_shift|m_out[2]~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu|ShiftRight1~73_combout\,
	datac => \mux_ulaA_shift|m_out[2]~32_combout\,
	datad => \alu|ShiftRight0~75_combout\,
	combout => \alu|ShiftRight0~76_combout\);

-- Location: LCCOMB_X35_Y19_N14
\alu|ShiftRight0~88\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~88_combout\ = (\mux_ulaA_shift|m_out[3]~30_combout\ & ((\mux_ulaB|m_out[31]~28_combout\) # ((\alu|ShiftRight0~87_combout\)))) # (!\mux_ulaA_shift|m_out[3]~30_combout\ & (((\alu|ShiftRight0~76_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[3]~30_combout\,
	datab => \mux_ulaB|m_out[31]~28_combout\,
	datac => \alu|ShiftRight0~87_combout\,
	datad => \alu|ShiftRight0~76_combout\,
	combout => \alu|ShiftRight0~88_combout\);

-- Location: LCCOMB_X35_Y19_N26
\alu|Mux16~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux16~9_combout\ = (\alu|Mux16~8_combout\) # ((\alu|Mux16~7_combout\) # ((\alu|ShiftRight0~88_combout\ & \alu|Mux16~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux16~8_combout\,
	datab => \alu|Mux16~7_combout\,
	datac => \alu|ShiftRight0~88_combout\,
	datad => \alu|Mux16~0_combout\,
	combout => \alu|Mux16~9_combout\);

-- Location: LCCOMB_X35_Y19_N6
\alu|ShiftLeft0~73\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~73_combout\ = (\alu|ShiftLeft0~16_combout\ & ((\mux_ulaA_shift|m_out[3]~30_combout\ & (\alu|ShiftLeft0~69_combout\)) # (!\mux_ulaA_shift|m_out[3]~30_combout\ & ((\alu|ShiftLeft0~72_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftLeft0~69_combout\,
	datab => \alu|ShiftLeft0~16_combout\,
	datac => \mux_ulaA_shift|m_out[3]~30_combout\,
	datad => \alu|ShiftLeft0~72_combout\,
	combout => \alu|ShiftLeft0~73_combout\);

-- Location: LCCOMB_X35_Y19_N28
\alu|Mux16~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux16~11_combout\ = (\actr|alu_ctr[0]~21_combout\ & (\mux_ulaB|m_out[15]~35_combout\)) # (!\actr|alu_ctr[0]~21_combout\ & ((\actr|alu_ctr[3]~18_combout\ & ((\alu|ShiftLeft0~73_combout\))) # (!\actr|alu_ctr[3]~18_combout\ & 
-- (\mux_ulaB|m_out[15]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[0]~21_combout\,
	datab => \mux_ulaB|m_out[15]~35_combout\,
	datac => \actr|alu_ctr[3]~18_combout\,
	datad => \alu|ShiftLeft0~73_combout\,
	combout => \alu|Mux16~11_combout\);

-- Location: LCCOMB_X35_Y19_N22
\alu|Mux16~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux16~12_combout\ = (\mux_ulaA_shift|m_out[15]~16_combout\ & ((\actr|alu_ctr[0]~21_combout\ & ((!\alu|Mux16~11_combout\) # (!\actr|alu_ctr[3]~18_combout\))) # (!\actr|alu_ctr[0]~21_combout\ & ((\alu|Mux16~11_combout\))))) # 
-- (!\mux_ulaA_shift|m_out[15]~16_combout\ & (\alu|Mux16~11_combout\ & ((\actr|alu_ctr[3]~18_combout\) # (\actr|alu_ctr[0]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[15]~16_combout\,
	datab => \actr|alu_ctr[3]~18_combout\,
	datac => \actr|alu_ctr[0]~21_combout\,
	datad => \alu|Mux16~11_combout\,
	combout => \alu|Mux16~12_combout\);

-- Location: LCCOMB_X35_Y19_N20
\alu|Mux16~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux16~3_combout\ = (!\mux_ulaA_shift|m_out[2]~32_combout\ & (\mux_ulaB|m_out[31]~29_combout\ & (!\mux_ulaA_shift|m_out[3]~30_combout\ & \alu|ShiftRight0~90_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[2]~32_combout\,
	datab => \mux_ulaB|m_out[31]~29_combout\,
	datac => \mux_ulaA_shift|m_out[3]~30_combout\,
	datad => \alu|ShiftRight0~90_combout\,
	combout => \alu|Mux16~3_combout\);

-- Location: LCCOMB_X32_Y19_N20
\alu|Mux30~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux30~8_combout\ = (\mux_ulaA_shift|m_out[4]~28_combout\ & (\actr|alu_ctr[0]~21_combout\ & (!\alu|ShiftLeft0~17_combout\ & !\actr|alu_ctr[3]~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[4]~28_combout\,
	datab => \actr|alu_ctr[0]~21_combout\,
	datac => \alu|ShiftLeft0~17_combout\,
	datad => \actr|alu_ctr[3]~18_combout\,
	combout => \alu|Mux30~8_combout\);

-- Location: LCCOMB_X35_Y19_N18
\alu|Mux16~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux16~4_combout\ = (\alu|Mux30~16_combout\ & ((\alu|Add1~30_combout\) # ((\alu|Mux16~3_combout\ & \alu|Mux30~8_combout\)))) # (!\alu|Mux30~16_combout\ & (\alu|Mux16~3_combout\ & ((\alu|Mux30~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux30~16_combout\,
	datab => \alu|Mux16~3_combout\,
	datac => \alu|Add1~30_combout\,
	datad => \alu|Mux30~8_combout\,
	combout => \alu|Mux16~4_combout\);

-- Location: LCCOMB_X35_Y19_N0
\alu|Mux16~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux16~5_combout\ = (\alu|Mux16~4_combout\) # ((\alu|ShiftRight0~88_combout\ & \alu|Mux16~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu|Mux16~4_combout\,
	datac => \alu|ShiftRight0~88_combout\,
	datad => \alu|Mux16~0_combout\,
	combout => \alu|Mux16~5_combout\);

-- Location: LCCOMB_X35_Y19_N2
\alu|Mux16~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux16~6_combout\ = (\actr|alu_ctr[2]~22_combout\ & (\actr|alu_ctr[1]~14_combout\)) # (!\actr|alu_ctr[2]~22_combout\ & ((\actr|alu_ctr[1]~14_combout\ & (\alu|Mux16~12_combout\)) # (!\actr|alu_ctr[1]~14_combout\ & ((\alu|Mux16~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[2]~22_combout\,
	datab => \actr|alu_ctr[1]~14_combout\,
	datac => \alu|Mux16~12_combout\,
	datad => \alu|Mux16~5_combout\,
	combout => \alu|Mux16~6_combout\);

-- Location: LCCOMB_X35_Y19_N24
\alu|Mux16~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux16~10_combout\ = (\actr|alu_ctr[2]~22_combout\ & ((\alu|Mux16~6_combout\ & ((\alu|Mux16~9_combout\))) # (!\alu|Mux16~6_combout\ & (\alu|Mux16~2_combout\)))) # (!\actr|alu_ctr[2]~22_combout\ & (((\alu|Mux16~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux16~2_combout\,
	datab => \actr|alu_ctr[2]~22_combout\,
	datac => \alu|Mux16~9_combout\,
	datad => \alu|Mux16~6_combout\,
	combout => \alu|Mux16~10_combout\);

-- Location: FF_X35_Y19_N25
\regULA|sr_out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \alu|Mux16~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regULA|sr_out\(15));

-- Location: LCCOMB_X28_Y23_N4
\pc|sr_out[15]~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pc|sr_out[15]~12_combout\ = (\ctr_mips|pstate.branch_ex_st~q\ & ((\regULA|sr_out\(15)))) # (!\ctr_mips|pstate.branch_ex_st~q\ & (\alu|Mux16~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.branch_ex_st~q\,
	datab => \alu|Mux16~10_combout\,
	datad => \regULA|sr_out\(15),
	combout => \pc|sr_out[15]~12_combout\);

-- Location: FF_X28_Y23_N5
\pc|sr_out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \pc|sr_out[15]~12_combout\,
	asdata => \ir|sr_out\(13),
	sclr => \rst~input_o\,
	sload => \ctr_mips|pstate.jump_ex_st~q\,
	ena => \pc|sr_out[0]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pc|sr_out\(15));

-- Location: LCCOMB_X28_Y23_N20
\mux_ulaA_shift|m_out[15]~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mux_ulaA_shift|m_out[15]~16_combout\ = (!\actr|shift_ctr~1_combout\ & ((\ctr_mips|WideOr1~combout\ & (\rgA|sr_out\(15))) # (!\ctr_mips|WideOr1~combout\ & ((\pc|sr_out\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rgA|sr_out\(15),
	datab => \pc|sr_out\(15),
	datac => \actr|shift_ctr~1_combout\,
	datad => \ctr_mips|WideOr1~combout\,
	combout => \mux_ulaA_shift|m_out[15]~16_combout\);

-- Location: LCCOMB_X30_Y23_N16
\alu|ShiftLeft0~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~11_combout\ = (\mux_ulaA_shift|m_out[17]~14_combout\) # ((\mux_ulaA_shift|m_out[15]~16_combout\) # ((\mux_ulaA_shift|m_out[16]~15_combout\) # (\mux_ulaA_shift|m_out[18]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[17]~14_combout\,
	datab => \mux_ulaA_shift|m_out[15]~16_combout\,
	datac => \mux_ulaA_shift|m_out[16]~15_combout\,
	datad => \mux_ulaA_shift|m_out[18]~13_combout\,
	combout => \alu|ShiftLeft0~11_combout\);

-- Location: LCCOMB_X30_Y23_N30
\alu|ShiftLeft0~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~8_combout\ = (\mux_ulaA_shift|m_out[27]~4_combout\) # ((\mux_ulaA_shift|m_out[30]~1_combout\) # ((\mux_ulaA_shift|m_out[29]~2_combout\) # (\mux_ulaA_shift|m_out[28]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[27]~4_combout\,
	datab => \mux_ulaA_shift|m_out[30]~1_combout\,
	datac => \mux_ulaA_shift|m_out[29]~2_combout\,
	datad => \mux_ulaA_shift|m_out[28]~3_combout\,
	combout => \alu|ShiftLeft0~8_combout\);

-- Location: LCCOMB_X30_Y23_N12
\alu|ShiftLeft0~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~9_combout\ = (\mux_ulaA_shift|m_out[25]~6_combout\) # ((\mux_ulaA_shift|m_out[26]~5_combout\) # ((\mux_ulaA_shift|m_out[24]~7_combout\) # (\mux_ulaA_shift|m_out[23]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[25]~6_combout\,
	datab => \mux_ulaA_shift|m_out[26]~5_combout\,
	datac => \mux_ulaA_shift|m_out[24]~7_combout\,
	datad => \mux_ulaA_shift|m_out[23]~8_combout\,
	combout => \alu|ShiftLeft0~9_combout\);

-- Location: LCCOMB_X30_Y23_N2
\alu|ShiftLeft0~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~12_combout\ = (\alu|ShiftLeft0~10_combout\) # ((\alu|ShiftLeft0~11_combout\) # ((\alu|ShiftLeft0~8_combout\) # (\alu|ShiftLeft0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftLeft0~10_combout\,
	datab => \alu|ShiftLeft0~11_combout\,
	datac => \alu|ShiftLeft0~8_combout\,
	datad => \alu|ShiftLeft0~9_combout\,
	combout => \alu|ShiftLeft0~12_combout\);

-- Location: LCCOMB_X30_Y21_N4
\alu|Mux4~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux4~13_combout\ = (!\alu|Mux28~2_combout\ & ((\actr|alu_ctr[0]~21_combout\) # ((!\alu|ShiftLeft0~15_combout\ & !\alu|ShiftLeft0~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[0]~21_combout\,
	datab => \alu|ShiftLeft0~15_combout\,
	datac => \alu|ShiftLeft0~12_combout\,
	datad => \alu|Mux28~2_combout\,
	combout => \alu|Mux4~13_combout\);

-- Location: LCCOMB_X29_Y19_N8
\alu|Mux5~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux5~9_combout\ = (\mux_ulaB|m_out[26]~70_combout\) # ((\mux_ulaA_shift|m_out[26]~5_combout\) # ((\actr|alu_ctr[0]~21_combout\) # (!\actr|alu_ctr[1]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[26]~70_combout\,
	datab => \mux_ulaA_shift|m_out[26]~5_combout\,
	datac => \actr|alu_ctr[0]~21_combout\,
	datad => \actr|alu_ctr[1]~14_combout\,
	combout => \alu|Mux5~9_combout\);

-- Location: LCCOMB_X29_Y19_N10
\alu|Mux5~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux5~6_combout\ = (\alu|Mux5~5_combout\ & (((\alu|Add1~52_combout\) # (!\alu|Mux9~6_combout\)))) # (!\alu|Mux5~5_combout\ & (\alu|ShiftRight1~92_combout\ & (\alu|Mux9~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux5~5_combout\,
	datab => \alu|ShiftRight1~92_combout\,
	datac => \alu|Mux9~6_combout\,
	datad => \alu|Add1~52_combout\,
	combout => \alu|Mux5~6_combout\);

-- Location: LCCOMB_X29_Y19_N24
\alu|Mux5~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux5~7_combout\ = (\alu|Mux9~7_combout\ & (\alu|Mux28~6_combout\ & (\alu|tmp[26]~52_combout\))) # (!\alu|Mux9~7_combout\ & (((\alu|Mux5~6_combout\)) # (!\alu|Mux28~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux9~7_combout\,
	datab => \alu|Mux28~6_combout\,
	datac => \alu|tmp[26]~52_combout\,
	datad => \alu|Mux5~6_combout\,
	combout => \alu|Mux5~7_combout\);

-- Location: LCCOMB_X29_Y19_N2
\alu|Mux5~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux5~8_combout\ = (\alu|Mux28~4_combout\ & ((\alu|Mux5~7_combout\ & (\alu|ShiftRight0~79_combout\)) # (!\alu|Mux5~7_combout\ & ((\mux_ulaB|m_out[31]~29_combout\))))) # (!\alu|Mux28~4_combout\ & (((\alu|Mux5~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight0~79_combout\,
	datab => \mux_ulaB|m_out[31]~29_combout\,
	datac => \alu|Mux28~4_combout\,
	datad => \alu|Mux5~7_combout\,
	combout => \alu|Mux5~8_combout\);

-- Location: LCCOMB_X29_Y19_N0
\alu|Mux5~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux5~11_combout\ = (\alu|Mux5~8_combout\ & ((\actr|alu_ctr[0]~21_combout\) # ((!\actr|alu_ctr[2]~22_combout\) # (!\actr|alu_ctr[1]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[0]~21_combout\,
	datab => \actr|alu_ctr[1]~14_combout\,
	datac => \actr|alu_ctr[2]~22_combout\,
	datad => \alu|Mux5~8_combout\,
	combout => \alu|Mux5~11_combout\);

-- Location: LCCOMB_X29_Y19_N14
\alu|Mux5~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux5~10_combout\ = (\alu|Mux28~8_combout\ & (((!\alu|Mux28~2_combout\)) # (!\alu|Mux5~9_combout\))) # (!\alu|Mux28~8_combout\ & (((\alu|Mux28~2_combout\ & \alu|Mux5~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux28~8_combout\,
	datab => \alu|Mux5~9_combout\,
	datac => \alu|Mux28~2_combout\,
	datad => \alu|Mux5~11_combout\,
	combout => \alu|Mux5~10_combout\);

-- Location: LCCOMB_X27_Y21_N8
\alu|ShiftLeft0~86\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~86_combout\ = (\mux_ulaA_shift|m_out[2]~32_combout\ & (\alu|ShiftLeft0~66_combout\)) # (!\mux_ulaA_shift|m_out[2]~32_combout\ & ((\alu|ShiftLeft0~85_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu|ShiftLeft0~66_combout\,
	datac => \mux_ulaA_shift|m_out[2]~32_combout\,
	datad => \alu|ShiftLeft0~85_combout\,
	combout => \alu|ShiftLeft0~86_combout\);

-- Location: LCCOMB_X37_Y21_N2
\alu|Mux5~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux5~4_combout\ = (\alu|Mux5~3_combout\ & ((\alu|ShiftRight1~94_combout\) # ((\alu|ShiftLeft0~51_combout\)))) # (!\alu|Mux5~3_combout\ & (!\alu|ShiftRight1~94_combout\ & ((\alu|ShiftLeft0~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux5~3_combout\,
	datab => \alu|ShiftRight1~94_combout\,
	datac => \alu|ShiftLeft0~51_combout\,
	datad => \alu|ShiftLeft0~86_combout\,
	combout => \alu|Mux5~4_combout\);

-- Location: LCCOMB_X29_Y19_N20
\alu|Mux5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux5~combout\ = (\alu|Mux4~13_combout\ & ((\alu|Mux5~10_combout\ & (\alu|a32~22_combout\)) # (!\alu|Mux5~10_combout\ & ((\alu|Mux5~4_combout\))))) # (!\alu|Mux4~13_combout\ & (((\alu|Mux5~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|a32~22_combout\,
	datab => \alu|Mux4~13_combout\,
	datac => \alu|Mux5~10_combout\,
	datad => \alu|Mux5~4_combout\,
	combout => \alu|Mux5~combout\);

-- Location: FF_X29_Y19_N21
\regULA|sr_out[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \alu|Mux5~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regULA|sr_out\(26));

-- Location: FF_X29_Y21_N23
\rdm|sr_out[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mem|altsyncram_component|auto_generated|q_a\(26),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rdm|sr_out\(26));

-- Location: LCCOMB_X30_Y24_N26
\breg_data_mux|m_out[26]~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \breg_data_mux|m_out[26]~5_combout\ = (\ctr_mips|pstate.ldreg_st~q\ & ((\rdm|sr_out\(26)))) # (!\ctr_mips|pstate.ldreg_st~q\ & (\regULA|sr_out\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \regULA|sr_out\(26),
	datac => \ctr_mips|pstate.ldreg_st~q\,
	datad => \rdm|sr_out\(26),
	combout => \breg_data_mux|m_out[26]~5_combout\);

-- Location: LCCOMB_X36_Y24_N10
\bcoreg|regB[31]~48\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|regB[31]~48_combout\ = (\bcoreg|breg32~44_combout\ & (((\bcoreg|breg32_rtl_1_bypass\(73))))) # (!\bcoreg|breg32~44_combout\ & ((\bcoreg|breg32_rtl_1_bypass\(74) & ((\bcoreg|breg32_rtl_1|auto_generated|ram_block1a31\))) # 
-- (!\bcoreg|breg32_rtl_1_bypass\(74) & (\bcoreg|breg32_rtl_1_bypass\(73)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|breg32~44_combout\,
	datab => \bcoreg|breg32_rtl_1_bypass\(74),
	datac => \bcoreg|breg32_rtl_1_bypass\(73),
	datad => \bcoreg|breg32_rtl_1|auto_generated|ram_block1a31\,
	combout => \bcoreg|regB[31]~48_combout\);

-- Location: LCCOMB_X35_Y24_N0
\bcoreg|regB[31]~88\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|regB[31]~88_combout\ = (\bcoreg|regB[31]~48_combout\ & ((\ir|sr_out\(20)) # (!\bcoreg|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bcoreg|Equal1~0_combout\,
	datac => \bcoreg|regB[31]~48_combout\,
	datad => \ir|sr_out\(20),
	combout => \bcoreg|regB[31]~88_combout\);

-- Location: FF_X35_Y24_N1
\rgB|sr_out[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|regB[31]~88_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rgB|sr_out\(31));

-- Location: LCCOMB_X28_Y25_N28
\mux_ulaB|m_out[31]~29\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mux_ulaB|m_out[31]~29_combout\ = (\mux_ulaB|m_out[31]~28_combout\) # ((\rgB|sr_out\(31) & (\ctr_mips|pstate.fetch_st~q\ & \ctr_mips|WideOr0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[31]~28_combout\,
	datab => \rgB|sr_out\(31),
	datac => \ctr_mips|pstate.fetch_st~q\,
	datad => \ctr_mips|WideOr0~0_combout\,
	combout => \mux_ulaB|m_out[31]~29_combout\);

-- Location: LCCOMB_X35_Y22_N8
\alu|ShiftRight0~36\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~36_combout\ = (\mux_ulaA_shift|m_out[0]~36_combout\ & (\alu|ShiftRight0~35_combout\)) # (!\mux_ulaA_shift|m_out[0]~36_combout\ & ((\alu|ShiftRight0~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ulaA_shift|m_out[0]~36_combout\,
	datac => \alu|ShiftRight0~35_combout\,
	datad => \alu|ShiftRight0~23_combout\,
	combout => \alu|ShiftRight0~36_combout\);

-- Location: LCCOMB_X27_Y20_N10
\alu|ShiftRight0~63\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~63_combout\ = (\mux_ulaA_shift|m_out[2]~32_combout\ & (\alu|ShiftRight0~41_combout\)) # (!\mux_ulaA_shift|m_out[2]~32_combout\ & ((\alu|ShiftRight0~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[2]~32_combout\,
	datab => \alu|ShiftRight0~41_combout\,
	datad => \alu|ShiftRight0~36_combout\,
	combout => \alu|ShiftRight0~63_combout\);

-- Location: LCCOMB_X27_Y20_N20
\alu|ShiftRight0~64\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~64_combout\ = (!\mux_ulaB|Equal2~0_combout\ & ((\mux_ulaA_shift|m_out[3]~30_combout\ & (\alu|ShiftRight0~62_combout\)) # (!\mux_ulaA_shift|m_out[3]~30_combout\ & ((\alu|ShiftRight0~63_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight0~62_combout\,
	datab => \mux_ulaB|Equal2~0_combout\,
	datac => \mux_ulaA_shift|m_out[3]~30_combout\,
	datad => \alu|ShiftRight0~63_combout\,
	combout => \alu|ShiftRight0~64_combout\);

-- Location: LCCOMB_X32_Y20_N22
\alu|ShiftRight0~65\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~65_combout\ = (\mux_ulaB|m_out[31]~28_combout\) # (\alu|ShiftRight0~64_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[31]~28_combout\,
	datad => \alu|ShiftRight0~64_combout\,
	combout => \alu|ShiftRight0~65_combout\);

-- Location: LCCOMB_X27_Y20_N22
\alu|ShiftRight1~78\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~78_combout\ = (\mux_ulaA_shift|m_out[3]~30_combout\ & (!\mux_ulaA_shift|m_out[2]~32_combout\ & ((\alu|ShiftRight1~33_combout\)))) # (!\mux_ulaA_shift|m_out[3]~30_combout\ & (((\mux_ulaB|m_out[31]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[2]~32_combout\,
	datab => \mux_ulaB|m_out[31]~28_combout\,
	datac => \mux_ulaA_shift|m_out[3]~30_combout\,
	datad => \alu|ShiftRight1~33_combout\,
	combout => \alu|ShiftRight1~78_combout\);

-- Location: LCCOMB_X27_Y20_N8
\alu|ShiftRight1~79\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~79_combout\ = (\alu|ShiftRight1~78_combout\) # ((!\mux_ulaA_shift|m_out[3]~30_combout\ & (!\mux_ulaB|Equal2~0_combout\ & \alu|ShiftRight0~63_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[3]~30_combout\,
	datab => \mux_ulaB|Equal2~0_combout\,
	datac => \alu|ShiftRight1~78_combout\,
	datad => \alu|ShiftRight0~63_combout\,
	combout => \alu|ShiftRight1~79_combout\);

-- Location: LCCOMB_X34_Y20_N30
\alu|Mux10~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux10~5_combout\ = (\alu|Mux10~4_combout\ & (((\alu|Add1~42_combout\) # (!\alu|Mux9~6_combout\)))) # (!\alu|Mux10~4_combout\ & (\alu|ShiftRight1~79_combout\ & ((\alu|Mux9~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux10~4_combout\,
	datab => \alu|ShiftRight1~79_combout\,
	datac => \alu|Add1~42_combout\,
	datad => \alu|Mux9~6_combout\,
	combout => \alu|Mux10~5_combout\);

-- Location: LCCOMB_X34_Y20_N20
\alu|Mux10~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux10~6_combout\ = (\alu|Mux28~6_combout\ & ((\alu|Mux9~7_combout\ & ((\alu|tmp[21]~42_combout\))) # (!\alu|Mux9~7_combout\ & (\alu|Mux10~5_combout\)))) # (!\alu|Mux28~6_combout\ & (!\alu|Mux9~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux28~6_combout\,
	datab => \alu|Mux9~7_combout\,
	datac => \alu|Mux10~5_combout\,
	datad => \alu|tmp[21]~42_combout\,
	combout => \alu|Mux10~6_combout\);

-- Location: LCCOMB_X34_Y20_N26
\alu|Mux10~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux10~7_combout\ = (\alu|Mux28~4_combout\ & ((\alu|Mux10~6_combout\ & ((\alu|ShiftRight0~65_combout\))) # (!\alu|Mux10~6_combout\ & (\mux_ulaB|m_out[31]~29_combout\)))) # (!\alu|Mux28~4_combout\ & (((\alu|Mux10~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux28~4_combout\,
	datab => \mux_ulaB|m_out[31]~29_combout\,
	datac => \alu|ShiftRight0~65_combout\,
	datad => \alu|Mux10~6_combout\,
	combout => \alu|Mux10~7_combout\);

-- Location: LCCOMB_X36_Y23_N18
\alu|Mux10~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux10~8_combout\ = (\alu|Mux10~3_combout\) # ((\alu|Mux14~10_combout\ & \alu|Mux10~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux14~10_combout\,
	datac => \alu|Mux10~7_combout\,
	datad => \alu|Mux10~3_combout\,
	combout => \alu|Mux10~8_combout\);

-- Location: FF_X36_Y23_N19
\regULA|sr_out[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \alu|Mux10~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regULA|sr_out\(21));

-- Location: LCCOMB_X36_Y23_N30
\breg_data_mux|m_out[21]~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \breg_data_mux|m_out[21]~10_combout\ = (\ctr_mips|pstate.ldreg_st~q\ & (\rdm|sr_out\(21))) # (!\ctr_mips|pstate.ldreg_st~q\ & ((\regULA|sr_out\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rdm|sr_out\(21),
	datac => \regULA|sr_out\(21),
	datad => \ctr_mips|pstate.ldreg_st~q\,
	combout => \breg_data_mux|m_out[21]~10_combout\);

-- Location: FF_X34_Y26_N29
\bcoreg|breg32_rtl_1_bypass[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \breg_data_mux|m_out[10]~21_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_1_bypass\(31));

-- Location: LCCOMB_X34_Y26_N28
\bcoreg|regB[10]~75\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|regB[10]~75_combout\ = (\bcoreg|breg32_rtl_1_bypass\(32) & ((\bcoreg|breg32~44_combout\ & ((\bcoreg|breg32_rtl_1_bypass\(31)))) # (!\bcoreg|breg32~44_combout\ & (\bcoreg|breg32_rtl_1|auto_generated|ram_block1a10\)))) # 
-- (!\bcoreg|breg32_rtl_1_bypass\(32) & (((\bcoreg|breg32_rtl_1_bypass\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|breg32_rtl_1_bypass\(32),
	datab => \bcoreg|breg32_rtl_1|auto_generated|ram_block1a10\,
	datac => \bcoreg|breg32_rtl_1_bypass\(31),
	datad => \bcoreg|breg32~44_combout\,
	combout => \bcoreg|regB[10]~75_combout\);

-- Location: LCCOMB_X34_Y26_N8
\bcoreg|regB[10]~103\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|regB[10]~103_combout\ = (\bcoreg|regB[10]~75_combout\ & ((\ir|sr_out\(20)) # (!\bcoreg|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bcoreg|Equal1~0_combout\,
	datac => \ir|sr_out\(20),
	datad => \bcoreg|regB[10]~75_combout\,
	combout => \bcoreg|regB[10]~103_combout\);

-- Location: FF_X34_Y26_N9
\rgB|sr_out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|regB[10]~103_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rgB|sr_out\(10));

-- Location: FF_X35_Y25_N5
\ir|sr_out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mem|altsyncram_component|auto_generated|q_a\(12),
	sload => VCC,
	ena => \ctr_mips|ALT_INV_pstate.fetch_st~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|sr_out\(12));

-- Location: FF_X30_Y22_N5
\pc|sr_out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \pc|sr_out[14]~13_combout\,
	asdata => \ir|sr_out\(12),
	sclr => \rst~input_o\,
	sload => \ctr_mips|pstate.jump_ex_st~q\,
	ena => \pc|sr_out[0]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pc|sr_out\(14));

-- Location: LCCOMB_X29_Y23_N20
\mux_ulaA_shift|m_out[14]~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mux_ulaA_shift|m_out[14]~17_combout\ = (!\actr|shift_ctr~1_combout\ & ((\ctr_mips|WideOr1~combout\ & (\rgA|sr_out\(14))) # (!\ctr_mips|WideOr1~combout\ & ((\pc|sr_out\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rgA|sr_out\(14),
	datab => \pc|sr_out\(14),
	datac => \ctr_mips|WideOr1~combout\,
	datad => \actr|shift_ctr~1_combout\,
	combout => \mux_ulaA_shift|m_out[14]~17_combout\);

-- Location: LCCOMB_X30_Y22_N16
\alu|a32~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|a32~13_combout\ = \mux_ulaB|m_out[14]~37_combout\ $ (\mux_ulaA_shift|m_out[14]~17_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[14]~37_combout\,
	datad => \mux_ulaA_shift|m_out[14]~17_combout\,
	combout => \alu|a32~13_combout\);

-- Location: LCCOMB_X26_Y25_N16
\alu|ShiftRight0~85\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~85_combout\ = (!\mux_ulaB|Equal2~0_combout\ & ((\alu|Mux16~1_combout\ & ((\rgB|sr_out\(30)))) # (!\alu|Mux16~1_combout\ & (\rgB|sr_out\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rgB|sr_out\(31),
	datab => \mux_ulaB|Equal2~0_combout\,
	datac => \alu|Mux16~1_combout\,
	datad => \rgB|sr_out\(30),
	combout => \alu|ShiftRight0~85_combout\);

-- Location: LCCOMB_X26_Y25_N10
\alu|ShiftRight0~86\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~86_combout\ = (\mux_ulaB|m_out[31]~28_combout\) # (\alu|ShiftRight0~85_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[31]~28_combout\,
	datad => \alu|ShiftRight0~85_combout\,
	combout => \alu|ShiftRight0~86_combout\);

-- Location: LCCOMB_X30_Y22_N24
\alu|Mux17~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux17~3_combout\ = (\alu|Mux17~2_combout\ & (((\alu|Add1~28_combout\)) # (!\alu|Mux28~5_combout\))) # (!\alu|Mux17~2_combout\ & (\alu|Mux28~5_combout\ & ((\alu|ShiftRight1~90_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux17~2_combout\,
	datab => \alu|Mux28~5_combout\,
	datac => \alu|Add1~28_combout\,
	datad => \alu|ShiftRight1~90_combout\,
	combout => \alu|Mux17~3_combout\);

-- Location: LCCOMB_X30_Y22_N2
\alu|Mux17~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux17~4_combout\ = (\alu|Mux28~6_combout\ & ((\alu|Mux28~7_combout\ & (\alu|tmp[14]~28_combout\)) # (!\alu|Mux28~7_combout\ & ((\alu|Mux17~3_combout\))))) # (!\alu|Mux28~6_combout\ & (((!\alu|Mux28~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|tmp[14]~28_combout\,
	datab => \alu|Mux28~6_combout\,
	datac => \alu|Mux28~7_combout\,
	datad => \alu|Mux17~3_combout\,
	combout => \alu|Mux17~4_combout\);

-- Location: LCCOMB_X30_Y22_N8
\alu|Mux17~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux17~5_combout\ = (\alu|Mux28~4_combout\ & ((\alu|Mux17~4_combout\ & ((\alu|ShiftRight0~86_combout\))) # (!\alu|Mux17~4_combout\ & (\mux_ulaB|m_out[31]~29_combout\)))) # (!\alu|Mux28~4_combout\ & (((\alu|Mux17~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux28~4_combout\,
	datab => \mux_ulaB|m_out[31]~29_combout\,
	datac => \alu|ShiftRight0~86_combout\,
	datad => \alu|Mux17~4_combout\,
	combout => \alu|Mux17~5_combout\);

-- Location: LCCOMB_X30_Y22_N30
\alu|Mux17~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux17~12_combout\ = (\alu|Mux17~5_combout\ & (((\actr|alu_ctr[0]~21_combout\) # (!\actr|alu_ctr[1]~14_combout\)) # (!\actr|alu_ctr[2]~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[2]~22_combout\,
	datab => \actr|alu_ctr[1]~14_combout\,
	datac => \alu|Mux17~5_combout\,
	datad => \actr|alu_ctr[0]~21_combout\,
	combout => \alu|Mux17~12_combout\);

-- Location: LCCOMB_X30_Y22_N18
\alu|Mux17~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux17~7_combout\ = (\alu|Mux28~8_combout\ & (((!\alu|Mux28~2_combout\)) # (!\alu|Mux17~6_combout\))) # (!\alu|Mux28~8_combout\ & (((\alu|Mux17~12_combout\ & \alu|Mux28~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux17~6_combout\,
	datab => \alu|Mux28~8_combout\,
	datac => \alu|Mux17~12_combout\,
	datad => \alu|Mux28~2_combout\,
	combout => \alu|Mux17~7_combout\);

-- Location: LCCOMB_X30_Y22_N20
\alu|Mux17~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux17~8_combout\ = (\alu|Mux28~3_combout\ & ((\alu|Mux17~7_combout\ & ((\alu|a32~13_combout\))) # (!\alu|Mux17~7_combout\ & (\alu|ShiftLeft0~68_combout\)))) # (!\alu|Mux28~3_combout\ & (((\alu|Mux17~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftLeft0~68_combout\,
	datab => \alu|a32~13_combout\,
	datac => \alu|Mux28~3_combout\,
	datad => \alu|Mux17~7_combout\,
	combout => \alu|Mux17~8_combout\);

-- Location: LCCOMB_X30_Y22_N10
\alu|Mux17~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux17~11_combout\ = (\alu|Mux28~10_combout\ & (((\alu|Mux17~8_combout\)))) # (!\alu|Mux28~10_combout\ & ((\alu|Mux17~9_combout\) # ((\alu|Mux17~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux17~9_combout\,
	datab => \alu|Mux28~10_combout\,
	datac => \alu|Mux17~10_combout\,
	datad => \alu|Mux17~8_combout\,
	combout => \alu|Mux17~11_combout\);

-- Location: FF_X30_Y22_N11
\regULA|sr_out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \alu|Mux17~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regULA|sr_out\(14));

-- Location: LCCOMB_X36_Y24_N18
\breg_data_mux|m_out[14]~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \breg_data_mux|m_out[14]~17_combout\ = (\ctr_mips|pstate.ldreg_st~q\ & (\rdm|sr_out\(14))) # (!\ctr_mips|pstate.ldreg_st~q\ & ((\regULA|sr_out\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rdm|sr_out\(14),
	datab => \regULA|sr_out\(14),
	datad => \ctr_mips|pstate.ldreg_st~q\,
	combout => \breg_data_mux|m_out[14]~17_combout\);

-- Location: LCCOMB_X31_Y26_N0
\bcoreg|regA[0]~89\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|regA[0]~89_combout\ = (\bcoreg|breg32~45_combout\ & (\bcoreg|breg32_rtl_0_bypass\(11))) # (!\bcoreg|breg32~45_combout\ & ((\bcoreg|breg32_rtl_0_bypass\(12) & ((\bcoreg|breg32_rtl_0|auto_generated|ram_block1a0~portbdataout\))) # 
-- (!\bcoreg|breg32_rtl_0_bypass\(12) & (\bcoreg|breg32_rtl_0_bypass\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|breg32~45_combout\,
	datab => \bcoreg|breg32_rtl_0_bypass\(11),
	datac => \bcoreg|breg32_rtl_0_bypass\(12),
	datad => \bcoreg|breg32_rtl_0|auto_generated|ram_block1a0~portbdataout\,
	combout => \bcoreg|regA[0]~89_combout\);

-- Location: LCCOMB_X31_Y26_N8
\bcoreg|regA[0]~115\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|regA[0]~115_combout\ = (\bcoreg|regA[0]~89_combout\ & ((\ir|sr_out\(25)) # (!\bcoreg|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bcoreg|Equal0~0_combout\,
	datac => \ir|sr_out\(25),
	datad => \bcoreg|regA[0]~89_combout\,
	combout => \bcoreg|regA[0]~115_combout\);

-- Location: FF_X31_Y26_N9
\rgA|sr_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|regA[0]~115_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rgA|sr_out\(0));

-- Location: FF_X35_Y23_N17
\regULA|sr_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \alu|Mux31~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regULA|sr_out\(0));

-- Location: LCCOMB_X31_Y26_N16
\pc|sr_out~51\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pc|sr_out~51_combout\ = (\ctr_mips|pstate.branch_ex_st~q\ & (((\regULA|sr_out\(0))))) # (!\ctr_mips|pstate.branch_ex_st~q\ & (!\ctr_mips|pstate.jump_ex_st~q\ & (\alu|Mux31~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.branch_ex_st~q\,
	datab => \ctr_mips|pstate.jump_ex_st~q\,
	datac => \alu|Mux31~16_combout\,
	datad => \regULA|sr_out\(0),
	combout => \pc|sr_out~51_combout\);

-- Location: FF_X31_Y26_N17
\pc|sr_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \pc|sr_out~51_combout\,
	sclr => \rst~input_o\,
	ena => \pc|sr_out[0]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pc|sr_out\(0));

-- Location: LCCOMB_X32_Y25_N20
\mux_ulaA_shift|m_out[0]~35\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mux_ulaA_shift|m_out[0]~35_combout\ = (\ctr_mips|pstate.branch_ex_st~q\ & (\rgA|sr_out\(0))) # (!\ctr_mips|pstate.branch_ex_st~q\ & ((\ctr_mips|WideOr1~0_combout\ & (\rgA|sr_out\(0))) # (!\ctr_mips|WideOr1~0_combout\ & ((\pc|sr_out\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.branch_ex_st~q\,
	datab => \rgA|sr_out\(0),
	datac => \pc|sr_out\(0),
	datad => \ctr_mips|WideOr1~0_combout\,
	combout => \mux_ulaA_shift|m_out[0]~35_combout\);

-- Location: LCCOMB_X32_Y25_N0
\mux_ulaA_shift|m_out[0]~36\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mux_ulaA_shift|m_out[0]~36_combout\ = (\actr|shift_ctr~1_combout\ & (\ir|sr_out\(6))) # (!\actr|shift_ctr~1_combout\ & ((\mux_ulaA_shift|m_out[0]~35_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|sr_out\(6),
	datab => \mux_ulaA_shift|m_out[0]~35_combout\,
	datad => \actr|shift_ctr~1_combout\,
	combout => \mux_ulaA_shift|m_out[0]~36_combout\);

-- Location: LCCOMB_X32_Y27_N4
\alu|ShiftLeft0~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~18_combout\ = (!\ctr_mips|s_aluBin\(0) & ((\mux_ulaA_shift|m_out[0]~36_combout\ & ((\mux_ulaB|m_out[0]~65_combout\))) # (!\mux_ulaA_shift|m_out[0]~36_combout\ & (\mux_ulaB|m_out[1]~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[1]~64_combout\,
	datab => \mux_ulaB|m_out[0]~65_combout\,
	datac => \ctr_mips|s_aluBin\(0),
	datad => \mux_ulaA_shift|m_out[0]~36_combout\,
	combout => \alu|ShiftLeft0~18_combout\);

-- Location: LCCOMB_X36_Y21_N22
\alu|ShiftLeft0~26\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~26_combout\ = (\mux_ulaA_shift|m_out[1]~38_combout\ & (\mux_ulaB|m_out[2]~61_combout\)) # (!\mux_ulaA_shift|m_out[1]~38_combout\ & ((\mux_ulaA_shift|m_out[1]~37_combout\ & (\mux_ulaB|m_out[2]~61_combout\)) # 
-- (!\mux_ulaA_shift|m_out[1]~37_combout\ & ((\mux_ulaB|m_out[4]~57_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[2]~61_combout\,
	datab => \mux_ulaA_shift|m_out[1]~38_combout\,
	datac => \mux_ulaA_shift|m_out[1]~37_combout\,
	datad => \mux_ulaB|m_out[4]~57_combout\,
	combout => \alu|ShiftLeft0~26_combout\);

-- Location: LCCOMB_X36_Y21_N28
\alu|ShiftLeft0~30\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~30_combout\ = (\mux_ulaA_shift|m_out[0]~36_combout\ & (\alu|ShiftLeft0~26_combout\)) # (!\mux_ulaA_shift|m_out[0]~36_combout\ & ((\alu|ShiftLeft0~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ulaA_shift|m_out[0]~36_combout\,
	datac => \alu|ShiftLeft0~26_combout\,
	datad => \alu|ShiftLeft0~29_combout\,
	combout => \alu|ShiftLeft0~30_combout\);

-- Location: LCCOMB_X36_Y21_N30
\alu|ShiftLeft0~31\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~31_combout\ = (\mux_ulaA_shift|m_out[2]~32_combout\ & (!\mux_ulaA_shift|m_out[1]~34_combout\ & (\alu|ShiftLeft0~18_combout\))) # (!\mux_ulaA_shift|m_out[2]~32_combout\ & (((\alu|ShiftLeft0~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[1]~34_combout\,
	datab => \mux_ulaA_shift|m_out[2]~32_combout\,
	datac => \alu|ShiftLeft0~18_combout\,
	datad => \alu|ShiftLeft0~30_combout\,
	combout => \alu|ShiftLeft0~31_combout\);

-- Location: LCCOMB_X36_Y25_N20
\alu|ShiftLeft0~45\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~45_combout\ = (\mux_ulaA_shift|m_out[0]~36_combout\ & (\alu|ShiftLeft0~39_combout\)) # (!\mux_ulaA_shift|m_out[0]~36_combout\ & ((\alu|ShiftLeft0~44_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftLeft0~39_combout\,
	datab => \alu|ShiftLeft0~44_combout\,
	datac => \mux_ulaA_shift|m_out[0]~36_combout\,
	combout => \alu|ShiftLeft0~45_combout\);

-- Location: LCCOMB_X36_Y21_N14
\alu|ShiftLeft0~62\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~62_combout\ = (\mux_ulaA_shift|m_out[2]~32_combout\ & ((\alu|ShiftLeft0~45_combout\))) # (!\mux_ulaA_shift|m_out[2]~32_combout\ & (\alu|ShiftLeft0~61_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ulaA_shift|m_out[2]~32_combout\,
	datac => \alu|ShiftLeft0~61_combout\,
	datad => \alu|ShiftLeft0~45_combout\,
	combout => \alu|ShiftLeft0~62_combout\);

-- Location: LCCOMB_X32_Y21_N2
\alu|ShiftLeft0~63\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~63_combout\ = (\mux_ulaA_shift|m_out[3]~30_combout\ & (\alu|ShiftLeft0~31_combout\)) # (!\mux_ulaA_shift|m_out[3]~30_combout\ & ((\alu|ShiftLeft0~62_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu|ShiftLeft0~31_combout\,
	datac => \alu|ShiftLeft0~62_combout\,
	datad => \mux_ulaA_shift|m_out[3]~30_combout\,
	combout => \alu|ShiftLeft0~63_combout\);

-- Location: LCCOMB_X32_Y21_N14
\alu|Mux18~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux18~6_combout\ = (\mux_ulaA_shift|m_out[13]~18_combout\) # ((\mux_ulaB|m_out[13]~39_combout\) # ((\actr|alu_ctr[0]~21_combout\) # (!\actr|alu_ctr[1]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[13]~18_combout\,
	datab => \mux_ulaB|m_out[13]~39_combout\,
	datac => \actr|alu_ctr[0]~21_combout\,
	datad => \actr|alu_ctr[1]~14_combout\,
	combout => \alu|Mux18~6_combout\);

-- Location: LCCOMB_X28_Y25_N8
\alu|Mux18~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux18~2_combout\ = (\actr|alu_ctr[0]~21_combout\ & (\actr|alu_ctr[1]~14_combout\ & ((\mux_ulaA_shift|m_out[13]~18_combout\) # (\mux_ulaB|m_out[13]~39_combout\)))) # (!\actr|alu_ctr[0]~21_combout\ & (((\mux_ulaA_shift|m_out[13]~18_combout\ & 
-- \mux_ulaB|m_out[13]~39_combout\)) # (!\actr|alu_ctr[1]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[13]~18_combout\,
	datab => \mux_ulaB|m_out[13]~39_combout\,
	datac => \actr|alu_ctr[0]~21_combout\,
	datad => \actr|alu_ctr[1]~14_combout\,
	combout => \alu|Mux18~2_combout\);

-- Location: LCCOMB_X28_Y25_N2
\alu|Mux18~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux18~3_combout\ = (\alu|Mux18~2_combout\ & (((\alu|Add1~26_combout\) # (!\alu|Mux28~5_combout\)))) # (!\alu|Mux18~2_combout\ & (\alu|ShiftRight1~89_combout\ & ((\alu|Mux28~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight1~89_combout\,
	datab => \alu|Mux18~2_combout\,
	datac => \alu|Add1~26_combout\,
	datad => \alu|Mux28~5_combout\,
	combout => \alu|Mux18~3_combout\);

-- Location: LCCOMB_X28_Y25_N24
\alu|Mux18~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux18~4_combout\ = (\alu|Mux28~7_combout\ & (\alu|tmp[13]~26_combout\ & (\alu|Mux28~6_combout\))) # (!\alu|Mux28~7_combout\ & (((\alu|Mux18~3_combout\) # (!\alu|Mux28~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux28~7_combout\,
	datab => \alu|tmp[13]~26_combout\,
	datac => \alu|Mux28~6_combout\,
	datad => \alu|Mux18~3_combout\,
	combout => \alu|Mux18~4_combout\);

-- Location: LCCOMB_X28_Y25_N10
\alu|Mux18~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux18~5_combout\ = (\alu|Mux28~4_combout\ & ((\alu|Mux18~4_combout\ & ((\alu|ShiftRight0~92_combout\))) # (!\alu|Mux18~4_combout\ & (\mux_ulaB|m_out[31]~29_combout\)))) # (!\alu|Mux28~4_combout\ & (((\alu|Mux18~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux28~4_combout\,
	datab => \mux_ulaB|m_out[31]~29_combout\,
	datac => \alu|ShiftRight0~92_combout\,
	datad => \alu|Mux18~4_combout\,
	combout => \alu|Mux18~5_combout\);

-- Location: LCCOMB_X32_Y21_N18
\alu|Mux18~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux18~12_combout\ = (\alu|Mux18~5_combout\ & (((\actr|alu_ctr[0]~21_combout\) # (!\actr|alu_ctr[2]~22_combout\)) # (!\actr|alu_ctr[1]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[1]~14_combout\,
	datab => \actr|alu_ctr[2]~22_combout\,
	datac => \actr|alu_ctr[0]~21_combout\,
	datad => \alu|Mux18~5_combout\,
	combout => \alu|Mux18~12_combout\);

-- Location: LCCOMB_X32_Y21_N20
\alu|Mux18~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux18~7_combout\ = (\alu|Mux28~8_combout\ & (((!\alu|Mux28~2_combout\)) # (!\alu|Mux18~6_combout\))) # (!\alu|Mux28~8_combout\ & (((\alu|Mux28~2_combout\ & \alu|Mux18~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux28~8_combout\,
	datab => \alu|Mux18~6_combout\,
	datac => \alu|Mux28~2_combout\,
	datad => \alu|Mux18~12_combout\,
	combout => \alu|Mux18~7_combout\);

-- Location: LCCOMB_X32_Y21_N6
\alu|Mux18~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux18~8_combout\ = (\alu|Mux28~3_combout\ & ((\alu|Mux18~7_combout\ & (\alu|a32~12_combout\)) # (!\alu|Mux18~7_combout\ & ((\alu|ShiftLeft0~63_combout\))))) # (!\alu|Mux28~3_combout\ & (((\alu|Mux18~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|a32~12_combout\,
	datab => \alu|ShiftLeft0~63_combout\,
	datac => \alu|Mux28~3_combout\,
	datad => \alu|Mux18~7_combout\,
	combout => \alu|Mux18~8_combout\);

-- Location: LCCOMB_X32_Y21_N28
\alu|Mux18~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux18~11_combout\ = (\alu|Mux28~10_combout\ & (((\alu|Mux18~8_combout\)))) # (!\alu|Mux28~10_combout\ & ((\alu|Mux18~9_combout\) # ((\alu|Mux18~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux18~9_combout\,
	datab => \alu|Mux18~10_combout\,
	datac => \alu|Mux28~10_combout\,
	datad => \alu|Mux18~8_combout\,
	combout => \alu|Mux18~11_combout\);

-- Location: FF_X32_Y21_N29
\regULA|sr_out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \alu|Mux18~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regULA|sr_out\(13));

-- Location: LCCOMB_X34_Y26_N16
\breg_data_mux|m_out[13]~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \breg_data_mux|m_out[13]~18_combout\ = (\ctr_mips|pstate.ldreg_st~q\ & (\rdm|sr_out\(13))) # (!\ctr_mips|pstate.ldreg_st~q\ & ((\regULA|sr_out\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rdm|sr_out\(13),
	datab => \regULA|sr_out\(13),
	datad => \ctr_mips|pstate.ldreg_st~q\,
	combout => \breg_data_mux|m_out[13]~18_combout\);

-- Location: LCCOMB_X32_Y24_N6
\bcoreg|Equal1~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|Equal1~1_combout\ = (!\ir|sr_out\(20) & \bcoreg|Equal1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ir|sr_out\(20),
	datad => \bcoreg|Equal1~0_combout\,
	combout => \bcoreg|Equal1~1_combout\);

-- Location: LCCOMB_X32_Y24_N0
\bcoreg|regB[11]~74\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|regB[11]~74_combout\ = (!\bcoreg|Equal1~1_combout\ & ((\bcoreg|regB[11]~73_combout\ & ((\bcoreg|breg32_rtl_1|auto_generated|ram_block1a11\))) # (!\bcoreg|regB[11]~73_combout\ & (\bcoreg|breg32_rtl_1_bypass\(33)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|regB[11]~73_combout\,
	datab => \bcoreg|breg32_rtl_1_bypass\(33),
	datac => \bcoreg|breg32_rtl_1|auto_generated|ram_block1a11\,
	datad => \bcoreg|Equal1~1_combout\,
	combout => \bcoreg|regB[11]~74_combout\);

-- Location: FF_X32_Y24_N1
\rgB|sr_out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|regB[11]~74_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rgB|sr_out\(11));

-- Location: LCCOMB_X32_Y24_N12
\mux_ulaB|m_out[11]~42\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mux_ulaB|m_out[11]~42_combout\ = (\ctr_mips|pstate.decode_st~q\ & (\ir|sr_out\(9))) # (!\ctr_mips|pstate.decode_st~q\ & ((\ctr_mips|pstate.fetch_st~q\ & ((\ir|sr_out\(11)))) # (!\ctr_mips|pstate.fetch_st~q\ & (\ir|sr_out\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|sr_out\(9),
	datab => \ctr_mips|pstate.decode_st~q\,
	datac => \ir|sr_out\(11),
	datad => \ctr_mips|pstate.fetch_st~q\,
	combout => \mux_ulaB|m_out[11]~42_combout\);

-- Location: LCCOMB_X32_Y24_N22
\mux_ulaB|m_out[11]~43\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mux_ulaB|m_out[11]~43_combout\ = (\ctr_mips|WideOr0~0_combout\ & (\rgB|sr_out\(11) & (!\ctr_mips|s_aluBin\(0)))) # (!\ctr_mips|WideOr0~0_combout\ & (((\mux_ulaB|m_out[11]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|WideOr0~0_combout\,
	datab => \rgB|sr_out\(11),
	datac => \ctr_mips|s_aluBin\(0),
	datad => \mux_ulaB|m_out[11]~42_combout\,
	combout => \mux_ulaB|m_out[11]~43_combout\);

-- Location: LCCOMB_X36_Y24_N0
\alu|ShiftLeft0~52\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~52_combout\ = (\mux_ulaA_shift|m_out[1]~37_combout\ & (\mux_ulaB|m_out[9]~47_combout\)) # (!\mux_ulaA_shift|m_out[1]~37_combout\ & ((\mux_ulaA_shift|m_out[1]~38_combout\ & (\mux_ulaB|m_out[9]~47_combout\)) # 
-- (!\mux_ulaA_shift|m_out[1]~38_combout\ & ((\mux_ulaB|m_out[11]~43_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[9]~47_combout\,
	datab => \mux_ulaB|m_out[11]~43_combout\,
	datac => \mux_ulaA_shift|m_out[1]~37_combout\,
	datad => \mux_ulaA_shift|m_out[1]~38_combout\,
	combout => \alu|ShiftLeft0~52_combout\);

-- Location: LCCOMB_X35_Y25_N18
\alu|ShiftLeft0~57\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~57_combout\ = (\mux_ulaA_shift|m_out[0]~36_combout\ & (\alu|ShiftLeft0~52_combout\)) # (!\mux_ulaA_shift|m_out[0]~36_combout\ & ((\alu|ShiftLeft0~56_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[0]~36_combout\,
	datac => \alu|ShiftLeft0~52_combout\,
	datad => \alu|ShiftLeft0~56_combout\,
	combout => \alu|ShiftLeft0~57_combout\);

-- Location: LCCOMB_X36_Y25_N26
\alu|ShiftLeft0~39\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~39_combout\ = (\mux_ulaA_shift|m_out[1]~38_combout\ & (\mux_ulaB|m_out[6]~53_combout\)) # (!\mux_ulaA_shift|m_out[1]~38_combout\ & ((\mux_ulaA_shift|m_out[1]~37_combout\ & (\mux_ulaB|m_out[6]~53_combout\)) # 
-- (!\mux_ulaA_shift|m_out[1]~37_combout\ & ((\mux_ulaB|m_out[8]~49_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[1]~38_combout\,
	datab => \mux_ulaB|m_out[6]~53_combout\,
	datac => \mux_ulaA_shift|m_out[1]~37_combout\,
	datad => \mux_ulaB|m_out[8]~49_combout\,
	combout => \alu|ShiftLeft0~39_combout\);

-- Location: LCCOMB_X36_Y25_N12
\alu|ShiftLeft0~40\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~40_combout\ = (\mux_ulaA_shift|m_out[0]~36_combout\ & ((\alu|ShiftLeft0~36_combout\))) # (!\mux_ulaA_shift|m_out[0]~36_combout\ & (\alu|ShiftLeft0~39_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ulaA_shift|m_out[0]~36_combout\,
	datac => \alu|ShiftLeft0~39_combout\,
	datad => \alu|ShiftLeft0~36_combout\,
	combout => \alu|ShiftLeft0~40_combout\);

-- Location: LCCOMB_X35_Y24_N24
\alu|ShiftLeft0~58\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~58_combout\ = (\mux_ulaA_shift|m_out[2]~32_combout\ & ((\alu|ShiftLeft0~40_combout\))) # (!\mux_ulaA_shift|m_out[2]~32_combout\ & (\alu|ShiftLeft0~57_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ulaA_shift|m_out[2]~32_combout\,
	datac => \alu|ShiftLeft0~57_combout\,
	datad => \alu|ShiftLeft0~40_combout\,
	combout => \alu|ShiftLeft0~58_combout\);

-- Location: LCCOMB_X36_Y21_N12
\alu|ShiftLeft0~25\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~25_combout\ = (\mux_ulaA_shift|m_out[0]~36_combout\ & ((\mux_ulaA_shift|m_out[1]~34_combout\ & ((\mux_ulaB|m_out[1]~62_combout\))) # (!\mux_ulaA_shift|m_out[1]~34_combout\ & (\mux_ulaB|m_out[3]~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[1]~34_combout\,
	datab => \mux_ulaA_shift|m_out[0]~36_combout\,
	datac => \mux_ulaB|m_out[3]~59_combout\,
	datad => \mux_ulaB|m_out[1]~62_combout\,
	combout => \alu|ShiftLeft0~25_combout\);

-- Location: LCCOMB_X36_Y21_N0
\alu|ShiftLeft0~27\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~27_combout\ = (\alu|ShiftLeft0~25_combout\) # ((!\mux_ulaA_shift|m_out[0]~36_combout\ & \alu|ShiftLeft0~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ulaA_shift|m_out[0]~36_combout\,
	datac => \alu|ShiftLeft0~26_combout\,
	datad => \alu|ShiftLeft0~25_combout\,
	combout => \alu|ShiftLeft0~27_combout\);

-- Location: LCCOMB_X34_Y21_N26
\alu|ShiftLeft0~28\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~28_combout\ = (\mux_ulaA_shift|m_out[2]~32_combout\ & (\mux_ulaB|m_out[0]~63_combout\ & ((\alu|ShiftRight0~90_combout\)))) # (!\mux_ulaA_shift|m_out[2]~32_combout\ & (((\alu|ShiftLeft0~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[0]~63_combout\,
	datab => \alu|ShiftLeft0~27_combout\,
	datac => \alu|ShiftRight0~90_combout\,
	datad => \mux_ulaA_shift|m_out[2]~32_combout\,
	combout => \alu|ShiftLeft0~28_combout\);

-- Location: LCCOMB_X29_Y20_N28
\alu|ShiftLeft0~59\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~59_combout\ = (\mux_ulaA_shift|m_out[3]~30_combout\ & ((\alu|ShiftLeft0~28_combout\))) # (!\mux_ulaA_shift|m_out[3]~30_combout\ & (\alu|ShiftLeft0~58_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[3]~30_combout\,
	datac => \alu|ShiftLeft0~58_combout\,
	datad => \alu|ShiftLeft0~28_combout\,
	combout => \alu|ShiftLeft0~59_combout\);

-- Location: LCCOMB_X29_Y20_N12
\alu|Mux19~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux19~3_combout\ = (\alu|Mux19~2_combout\ & (((\alu|Add1~24_combout\)) # (!\alu|Mux28~5_combout\))) # (!\alu|Mux19~2_combout\ & (\alu|Mux28~5_combout\ & ((\alu|ShiftRight1~88_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux19~2_combout\,
	datab => \alu|Mux28~5_combout\,
	datac => \alu|Add1~24_combout\,
	datad => \alu|ShiftRight1~88_combout\,
	combout => \alu|Mux19~3_combout\);

-- Location: LCCOMB_X29_Y20_N10
\alu|Mux19~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux19~4_combout\ = (\alu|Mux28~7_combout\ & (\alu|Mux28~6_combout\ & (\alu|tmp[12]~24_combout\))) # (!\alu|Mux28~7_combout\ & (((\alu|Mux19~3_combout\)) # (!\alu|Mux28~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux28~7_combout\,
	datab => \alu|Mux28~6_combout\,
	datac => \alu|tmp[12]~24_combout\,
	datad => \alu|Mux19~3_combout\,
	combout => \alu|Mux19~4_combout\);

-- Location: LCCOMB_X29_Y20_N0
\alu|Mux19~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux19~5_combout\ = (\alu|Mux28~4_combout\ & ((\alu|Mux19~4_combout\ & ((\alu|ShiftRight0~91_combout\))) # (!\alu|Mux19~4_combout\ & (\mux_ulaB|m_out[31]~29_combout\)))) # (!\alu|Mux28~4_combout\ & (((\alu|Mux19~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux28~4_combout\,
	datab => \mux_ulaB|m_out[31]~29_combout\,
	datac => \alu|ShiftRight0~91_combout\,
	datad => \alu|Mux19~4_combout\,
	combout => \alu|Mux19~5_combout\);

-- Location: LCCOMB_X29_Y20_N18
\alu|Mux19~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux19~12_combout\ = (\alu|Mux19~5_combout\ & (((\actr|alu_ctr[0]~21_combout\) # (!\actr|alu_ctr[1]~14_combout\)) # (!\actr|alu_ctr[2]~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[2]~22_combout\,
	datab => \actr|alu_ctr[1]~14_combout\,
	datac => \actr|alu_ctr[0]~21_combout\,
	datad => \alu|Mux19~5_combout\,
	combout => \alu|Mux19~12_combout\);

-- Location: LCCOMB_X29_Y20_N20
\alu|Mux19~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux19~7_combout\ = (\alu|Mux28~2_combout\ & ((\alu|Mux28~8_combout\ & (!\alu|Mux19~6_combout\)) # (!\alu|Mux28~8_combout\ & ((\alu|Mux19~12_combout\))))) # (!\alu|Mux28~2_combout\ & (((\alu|Mux28~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux19~6_combout\,
	datab => \alu|Mux28~2_combout\,
	datac => \alu|Mux28~8_combout\,
	datad => \alu|Mux19~12_combout\,
	combout => \alu|Mux19~7_combout\);

-- Location: LCCOMB_X29_Y20_N6
\alu|Mux19~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux19~8_combout\ = (\alu|Mux28~3_combout\ & ((\alu|Mux19~7_combout\ & (\alu|a32~11_combout\)) # (!\alu|Mux19~7_combout\ & ((\alu|ShiftLeft0~59_combout\))))) # (!\alu|Mux28~3_combout\ & (((\alu|Mux19~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|a32~11_combout\,
	datab => \alu|Mux28~3_combout\,
	datac => \alu|ShiftLeft0~59_combout\,
	datad => \alu|Mux19~7_combout\,
	combout => \alu|Mux19~8_combout\);

-- Location: LCCOMB_X29_Y20_N24
\alu|Mux19~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux19~11_combout\ = (\alu|Mux28~10_combout\ & (((\alu|Mux19~8_combout\)))) # (!\alu|Mux28~10_combout\ & ((\alu|Mux19~10_combout\) # ((\alu|Mux19~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux19~10_combout\,
	datab => \alu|Mux28~10_combout\,
	datac => \alu|Mux19~9_combout\,
	datad => \alu|Mux19~8_combout\,
	combout => \alu|Mux19~11_combout\);

-- Location: FF_X29_Y20_N25
\regULA|sr_out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \alu|Mux19~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regULA|sr_out\(12));

-- Location: LCCOMB_X35_Y24_N4
\breg_data_mux|m_out[12]~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \breg_data_mux|m_out[12]~19_combout\ = (\ctr_mips|pstate.ldreg_st~q\ & (\rdm|sr_out\(12))) # (!\ctr_mips|pstate.ldreg_st~q\ & ((\regULA|sr_out\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rdm|sr_out\(12),
	datab => \ctr_mips|pstate.ldreg_st~q\,
	datad => \regULA|sr_out\(12),
	combout => \breg_data_mux|m_out[12]~19_combout\);

-- Location: LCCOMB_X32_Y27_N2
\bcoreg|regA[1]~88\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|regA[1]~88_combout\ = (\bcoreg|breg32~45_combout\ & (((\bcoreg|breg32_rtl_0_bypass\(13))))) # (!\bcoreg|breg32~45_combout\ & ((\bcoreg|breg32_rtl_0_bypass\(14) & ((\bcoreg|breg32_rtl_0|auto_generated|ram_block1a1\))) # 
-- (!\bcoreg|breg32_rtl_0_bypass\(14) & (\bcoreg|breg32_rtl_0_bypass\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|breg32~45_combout\,
	datab => \bcoreg|breg32_rtl_0_bypass\(14),
	datac => \bcoreg|breg32_rtl_0_bypass\(13),
	datad => \bcoreg|breg32_rtl_0|auto_generated|ram_block1a1\,
	combout => \bcoreg|regA[1]~88_combout\);

-- Location: LCCOMB_X32_Y27_N24
\bcoreg|regA[1]~114\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|regA[1]~114_combout\ = (\bcoreg|regA[1]~88_combout\ & ((\ir|sr_out\(25)) # (!\bcoreg|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|sr_out\(25),
	datac => \bcoreg|Equal0~0_combout\,
	datad => \bcoreg|regA[1]~88_combout\,
	combout => \bcoreg|regA[1]~114_combout\);

-- Location: FF_X32_Y27_N25
\rgA|sr_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|regA[1]~114_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rgA|sr_out\(1));

-- Location: LCCOMB_X32_Y25_N22
\mux_ulaA_shift|m_out[1]~33\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mux_ulaA_shift|m_out[1]~33_combout\ = (\ctr_mips|pstate.branch_ex_st~q\ & (((\rgA|sr_out\(1))))) # (!\ctr_mips|pstate.branch_ex_st~q\ & ((\ctr_mips|WideOr1~0_combout\ & ((\rgA|sr_out\(1)))) # (!\ctr_mips|WideOr1~0_combout\ & (\pc|sr_out\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.branch_ex_st~q\,
	datab => \pc|sr_out\(1),
	datac => \rgA|sr_out\(1),
	datad => \ctr_mips|WideOr1~0_combout\,
	combout => \mux_ulaA_shift|m_out[1]~33_combout\);

-- Location: LCCOMB_X32_Y25_N4
\mux_ulaA_shift|m_out[1]~38\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mux_ulaA_shift|m_out[1]~38_combout\ = (\mux_ulaA_shift|m_out[1]~33_combout\ & ((\ir|sr_out\(2)) # ((\ir|sr_out\(5)) # (!\actr|alu_ctr~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|sr_out\(2),
	datab => \ir|sr_out\(5),
	datac => \mux_ulaA_shift|m_out[1]~33_combout\,
	datad => \actr|alu_ctr~3_combout\,
	combout => \mux_ulaA_shift|m_out[1]~38_combout\);

-- Location: LCCOMB_X35_Y22_N2
\alu|ShiftRight1~40\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~40_combout\ = (\mux_ulaA_shift|m_out[1]~38_combout\ & (((\rgB|sr_out\(25))))) # (!\mux_ulaA_shift|m_out[1]~38_combout\ & ((\mux_ulaA_shift|m_out[1]~37_combout\ & ((\rgB|sr_out\(25)))) # (!\mux_ulaA_shift|m_out[1]~37_combout\ & 
-- (\rgB|sr_out\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rgB|sr_out\(23),
	datab => \rgB|sr_out\(25),
	datac => \mux_ulaA_shift|m_out[1]~38_combout\,
	datad => \mux_ulaA_shift|m_out[1]~37_combout\,
	combout => \alu|ShiftRight1~40_combout\);

-- Location: LCCOMB_X28_Y24_N26
\alu|ShiftRight0~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~17_combout\ = (\mux_ulaA_shift|m_out[1]~37_combout\ & (\rgB|sr_out\(26))) # (!\mux_ulaA_shift|m_out[1]~37_combout\ & ((\mux_ulaA_shift|m_out[1]~38_combout\ & (\rgB|sr_out\(26))) # (!\mux_ulaA_shift|m_out[1]~38_combout\ & 
-- ((\rgB|sr_out\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rgB|sr_out\(26),
	datab => \rgB|sr_out\(24),
	datac => \mux_ulaA_shift|m_out[1]~37_combout\,
	datad => \mux_ulaA_shift|m_out[1]~38_combout\,
	combout => \alu|ShiftRight0~17_combout\);

-- Location: LCCOMB_X35_Y22_N12
\alu|ShiftRight1~63\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~63_combout\ = (\mux_ulaA_shift|m_out[0]~36_combout\ & ((\alu|ShiftRight0~17_combout\))) # (!\mux_ulaA_shift|m_out[0]~36_combout\ & (\alu|ShiftRight1~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu|ShiftRight1~40_combout\,
	datac => \mux_ulaA_shift|m_out[0]~36_combout\,
	datad => \alu|ShiftRight0~17_combout\,
	combout => \alu|ShiftRight1~63_combout\);

-- Location: LCCOMB_X35_Y24_N2
\alu|ShiftRight0~53\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~53_combout\ = (\mux_ulaA_shift|m_out[2]~32_combout\ & ((\alu|ShiftRight1~63_combout\))) # (!\mux_ulaA_shift|m_out[2]~32_combout\ & (\alu|ShiftRight1~64_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight1~64_combout\,
	datab => \mux_ulaA_shift|m_out[2]~32_combout\,
	datad => \alu|ShiftRight1~63_combout\,
	combout => \alu|ShiftRight0~53_combout\);

-- Location: LCCOMB_X35_Y24_N6
\alu|Mux20~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux20~10_combout\ = (\mux_ulaA_shift|m_out[3]~30_combout\ & ((\mux_ulaB|m_out[31]~28_combout\) # ((\alu|ShiftRight0~53_combout\ & !\mux_ulaB|Equal2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[31]~28_combout\,
	datab => \alu|ShiftRight0~53_combout\,
	datac => \mux_ulaA_shift|m_out[3]~30_combout\,
	datad => \mux_ulaB|Equal2~0_combout\,
	combout => \alu|Mux20~10_combout\);

-- Location: LCCOMB_X35_Y25_N14
\alu|ShiftRight1~74\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~74_combout\ = (\mux_ulaA_shift|m_out[0]~36_combout\ & (\alu|ShiftRight0~11_combout\)) # (!\mux_ulaA_shift|m_out[0]~36_combout\ & ((\alu|ShiftRight1~58_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[0]~36_combout\,
	datac => \alu|ShiftRight0~11_combout\,
	datad => \alu|ShiftRight1~58_combout\,
	combout => \alu|ShiftRight1~74_combout\);

-- Location: LCCOMB_X36_Y20_N10
\alu|Mux20~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux20~9_combout\ = (!\mux_ulaA_shift|m_out[3]~30_combout\ & ((\mux_ulaA_shift|m_out[2]~32_combout\ & (\alu|ShiftRight1~73_combout\)) # (!\mux_ulaA_shift|m_out[2]~32_combout\ & ((\alu|ShiftRight1~74_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[2]~32_combout\,
	datab => \alu|ShiftRight1~73_combout\,
	datac => \mux_ulaA_shift|m_out[3]~30_combout\,
	datad => \alu|ShiftRight1~74_combout\,
	combout => \alu|Mux20~9_combout\);

-- Location: LCCOMB_X30_Y26_N8
\alu|a32~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|a32~10_combout\ = \mux_ulaA_shift|m_out[11]~20_combout\ $ (\mux_ulaB|m_out[11]~43_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux_ulaA_shift|m_out[11]~20_combout\,
	datad => \mux_ulaB|m_out[11]~43_combout\,
	combout => \alu|a32~10_combout\);

-- Location: LCCOMB_X29_Y24_N4
\alu|Mux20~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux20~2_combout\ = (\actr|alu_ctr[1]~14_combout\ & ((\mux_ulaB|m_out[11]~43_combout\ & ((\mux_ulaA_shift|m_out[11]~20_combout\) # (\actr|alu_ctr[0]~21_combout\))) # (!\mux_ulaB|m_out[11]~43_combout\ & (\mux_ulaA_shift|m_out[11]~20_combout\ & 
-- \actr|alu_ctr[0]~21_combout\)))) # (!\actr|alu_ctr[1]~14_combout\ & (((!\actr|alu_ctr[0]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[11]~43_combout\,
	datab => \mux_ulaA_shift|m_out[11]~20_combout\,
	datac => \actr|alu_ctr[1]~14_combout\,
	datad => \actr|alu_ctr[0]~21_combout\,
	combout => \alu|Mux20~2_combout\);

-- Location: LCCOMB_X29_Y22_N28
\alu|Mux20~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux20~3_combout\ = (\alu|Mux28~5_combout\ & ((\alu|Mux20~2_combout\ & (\alu|Add1~22_combout\)) # (!\alu|Mux20~2_combout\ & ((\alu|ShiftRight1~93_combout\))))) # (!\alu|Mux28~5_combout\ & (((\alu|Mux20~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux28~5_combout\,
	datab => \alu|Add1~22_combout\,
	datac => \alu|Mux20~2_combout\,
	datad => \alu|ShiftRight1~93_combout\,
	combout => \alu|Mux20~3_combout\);

-- Location: LCCOMB_X29_Y22_N2
\alu|Mux20~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux20~4_combout\ = (\alu|Mux28~6_combout\ & ((\alu|Mux28~7_combout\ & (\alu|tmp[11]~22_combout\)) # (!\alu|Mux28~7_combout\ & ((\alu|Mux20~3_combout\))))) # (!\alu|Mux28~6_combout\ & (!\alu|Mux28~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux28~6_combout\,
	datab => \alu|Mux28~7_combout\,
	datac => \alu|tmp[11]~22_combout\,
	datad => \alu|Mux20~3_combout\,
	combout => \alu|Mux20~4_combout\);

-- Location: LCCOMB_X29_Y22_N20
\alu|Mux20~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux20~5_combout\ = (\alu|Mux28~4_combout\ & ((\alu|Mux20~4_combout\ & (\alu|ShiftRight0~81_combout\)) # (!\alu|Mux20~4_combout\ & ((\mux_ulaB|m_out[31]~29_combout\))))) # (!\alu|Mux28~4_combout\ & (((\alu|Mux20~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight0~81_combout\,
	datab => \mux_ulaB|m_out[31]~29_combout\,
	datac => \alu|Mux28~4_combout\,
	datad => \alu|Mux20~4_combout\,
	combout => \alu|Mux20~5_combout\);

-- Location: LCCOMB_X30_Y26_N24
\alu|Mux20~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux20~12_combout\ = (\alu|Mux20~5_combout\ & ((\actr|alu_ctr[0]~21_combout\) # ((!\actr|alu_ctr[1]~14_combout\) # (!\actr|alu_ctr[2]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[0]~21_combout\,
	datab => \actr|alu_ctr[2]~22_combout\,
	datac => \actr|alu_ctr[1]~14_combout\,
	datad => \alu|Mux20~5_combout\,
	combout => \alu|Mux20~12_combout\);

-- Location: LCCOMB_X30_Y26_N16
\alu|Mux20~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux20~7_combout\ = (\alu|Mux28~2_combout\ & ((\alu|Mux28~8_combout\ & (!\alu|Mux20~6_combout\)) # (!\alu|Mux28~8_combout\ & ((\alu|Mux20~12_combout\))))) # (!\alu|Mux28~2_combout\ & (((\alu|Mux28~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux20~6_combout\,
	datab => \alu|Mux28~2_combout\,
	datac => \alu|Mux28~8_combout\,
	datad => \alu|Mux20~12_combout\,
	combout => \alu|Mux20~7_combout\);

-- Location: LCCOMB_X30_Y26_N18
\alu|Mux20~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux20~8_combout\ = (\alu|Mux28~3_combout\ & ((\alu|Mux20~7_combout\ & ((\alu|a32~10_combout\))) # (!\alu|Mux20~7_combout\ & (\alu|ShiftLeft0~55_combout\)))) # (!\alu|Mux28~3_combout\ & (((\alu|Mux20~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftLeft0~55_combout\,
	datab => \alu|a32~10_combout\,
	datac => \alu|Mux28~3_combout\,
	datad => \alu|Mux20~7_combout\,
	combout => \alu|Mux20~8_combout\);

-- Location: LCCOMB_X30_Y26_N28
\alu|Mux20~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux20~11_combout\ = (\alu|Mux28~10_combout\ & (((\alu|Mux20~8_combout\)))) # (!\alu|Mux28~10_combout\ & ((\alu|Mux20~10_combout\) # ((\alu|Mux20~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux28~10_combout\,
	datab => \alu|Mux20~10_combout\,
	datac => \alu|Mux20~9_combout\,
	datad => \alu|Mux20~8_combout\,
	combout => \alu|Mux20~11_combout\);

-- Location: FF_X30_Y26_N29
\regULA|sr_out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \alu|Mux20~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regULA|sr_out\(11));

-- Location: LCCOMB_X30_Y26_N26
\breg_data_mux|m_out[11]~20\ : cycloneiv_lcell_comb
-- Equation(s):
-- \breg_data_mux|m_out[11]~20_combout\ = (\ctr_mips|pstate.ldreg_st~q\ & (\rdm|sr_out\(11))) # (!\ctr_mips|pstate.ldreg_st~q\ & ((\regULA|sr_out\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.ldreg_st~q\,
	datac => \rdm|sr_out\(11),
	datad => \regULA|sr_out\(11),
	combout => \breg_data_mux|m_out[11]~20_combout\);

-- Location: LCCOMB_X36_Y26_N12
\bcoreg|regA[2]~87\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|regA[2]~87_combout\ = (\bcoreg|breg32_rtl_0_bypass\(16) & ((\bcoreg|breg32~45_combout\ & (\bcoreg|breg32_rtl_0_bypass\(15))) # (!\bcoreg|breg32~45_combout\ & ((\bcoreg|breg32_rtl_0|auto_generated|ram_block1a2\))))) # 
-- (!\bcoreg|breg32_rtl_0_bypass\(16) & (((\bcoreg|breg32_rtl_0_bypass\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|breg32_rtl_0_bypass\(16),
	datab => \bcoreg|breg32~45_combout\,
	datac => \bcoreg|breg32_rtl_0_bypass\(15),
	datad => \bcoreg|breg32_rtl_0|auto_generated|ram_block1a2\,
	combout => \bcoreg|regA[2]~87_combout\);

-- Location: LCCOMB_X29_Y22_N4
\bcoreg|regA[2]~113\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|regA[2]~113_combout\ = (\bcoreg|regA[2]~87_combout\ & ((\ir|sr_out\(25)) # (!\bcoreg|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|Equal0~0_combout\,
	datac => \ir|sr_out\(25),
	datad => \bcoreg|regA[2]~87_combout\,
	combout => \bcoreg|regA[2]~113_combout\);

-- Location: FF_X29_Y22_N5
\rgA|sr_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|regA[2]~113_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rgA|sr_out\(2));

-- Location: LCCOMB_X29_Y22_N18
\mux_ulaA_shift|m_out[2]~31\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mux_ulaA_shift|m_out[2]~31_combout\ = (\ctr_mips|pstate.branch_ex_st~q\ & (((\rgA|sr_out\(2))))) # (!\ctr_mips|pstate.branch_ex_st~q\ & ((\ctr_mips|WideOr1~0_combout\ & ((\rgA|sr_out\(2)))) # (!\ctr_mips|WideOr1~0_combout\ & (\pc|sr_out\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc|sr_out\(2),
	datab => \rgA|sr_out\(2),
	datac => \ctr_mips|pstate.branch_ex_st~q\,
	datad => \ctr_mips|WideOr1~0_combout\,
	combout => \mux_ulaA_shift|m_out[2]~31_combout\);

-- Location: LCCOMB_X29_Y22_N12
\mux_ulaA_shift|m_out[2]~32\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mux_ulaA_shift|m_out[2]~32_combout\ = (\actr|shift_ctr~1_combout\ & (\ir|sr_out\(8))) # (!\actr|shift_ctr~1_combout\ & ((\mux_ulaA_shift|m_out[2]~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|sr_out\(8),
	datab => \mux_ulaA_shift|m_out[2]~31_combout\,
	datad => \actr|shift_ctr~1_combout\,
	combout => \mux_ulaA_shift|m_out[2]~32_combout\);

-- Location: LCCOMB_X28_Y20_N2
\alu|ShiftRight0~37\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~37_combout\ = (\mux_ulaA_shift|m_out[2]~32_combout\ & ((\mux_ulaB|m_out[31]~28_combout\) # ((!\mux_ulaB|Equal2~0_combout\ & \alu|ShiftRight0~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[31]~28_combout\,
	datab => \mux_ulaA_shift|m_out[2]~32_combout\,
	datac => \mux_ulaB|Equal2~0_combout\,
	datad => \alu|ShiftRight0~36_combout\,
	combout => \alu|ShiftRight0~37_combout\);

-- Location: LCCOMB_X35_Y21_N6
\alu|ShiftRight0~31\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~31_combout\ = (\mux_ulaA_shift|m_out[0]~36_combout\ & ((\alu|ShiftRight1~18_combout\))) # (!\mux_ulaA_shift|m_out[0]~36_combout\ & (\alu|ShiftRight0~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[0]~36_combout\,
	datab => \alu|ShiftRight0~10_combout\,
	datad => \alu|ShiftRight1~18_combout\,
	combout => \alu|ShiftRight0~31_combout\);

-- Location: LCCOMB_X32_Y19_N6
\alu|ShiftRight0~32\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~32_combout\ = (\mux_ulaA_shift|m_out[0]~36_combout\ & ((\alu|ShiftRight1~19_combout\))) # (!\mux_ulaA_shift|m_out[0]~36_combout\ & (\alu|ShiftRight0~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu|ShiftRight0~13_combout\,
	datac => \mux_ulaA_shift|m_out[0]~36_combout\,
	datad => \alu|ShiftRight1~19_combout\,
	combout => \alu|ShiftRight0~32_combout\);

-- Location: LCCOMB_X32_Y19_N16
\alu|Mux22~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux22~9_combout\ = (\mux_ulaA_shift|m_out[3]~30_combout\ & (\mux_ulaA_shift|m_out[2]~32_combout\)) # (!\mux_ulaA_shift|m_out[3]~30_combout\ & ((\mux_ulaA_shift|m_out[2]~32_combout\ & (\alu|ShiftRight0~31_combout\)) # 
-- (!\mux_ulaA_shift|m_out[2]~32_combout\ & ((\alu|ShiftRight0~32_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[3]~30_combout\,
	datab => \mux_ulaA_shift|m_out[2]~32_combout\,
	datac => \alu|ShiftRight0~31_combout\,
	datad => \alu|ShiftRight0~32_combout\,
	combout => \alu|Mux22~9_combout\);

-- Location: LCCOMB_X28_Y19_N28
\alu|Mux22~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux22~10_combout\ = (\mux_ulaA_shift|m_out[3]~30_combout\ & ((\alu|ShiftRight0~37_combout\) # ((\alu|ShiftRight0~40_combout\ & !\alu|Mux22~9_combout\)))) # (!\mux_ulaA_shift|m_out[3]~30_combout\ & (((\alu|Mux22~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight0~40_combout\,
	datab => \mux_ulaA_shift|m_out[3]~30_combout\,
	datac => \alu|ShiftRight0~37_combout\,
	datad => \alu|Mux22~9_combout\,
	combout => \alu|Mux22~10_combout\);

-- Location: LCCOMB_X32_Y22_N8
\alu|a32~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|a32~8_combout\ = \mux_ulaA_shift|m_out[9]~22_combout\ $ (\mux_ulaB|m_out[9]~47_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[9]~22_combout\,
	datad => \mux_ulaB|m_out[9]~47_combout\,
	combout => \alu|a32~8_combout\);

-- Location: LCCOMB_X27_Y20_N24
\alu|Mux22~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux22~2_combout\ = (\actr|alu_ctr[0]~21_combout\ & (\actr|alu_ctr[1]~14_combout\ & ((\mux_ulaA_shift|m_out[9]~22_combout\) # (\mux_ulaB|m_out[9]~47_combout\)))) # (!\actr|alu_ctr[0]~21_combout\ & (((\mux_ulaA_shift|m_out[9]~22_combout\ & 
-- \mux_ulaB|m_out[9]~47_combout\)) # (!\actr|alu_ctr[1]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[9]~22_combout\,
	datab => \mux_ulaB|m_out[9]~47_combout\,
	datac => \actr|alu_ctr[0]~21_combout\,
	datad => \actr|alu_ctr[1]~14_combout\,
	combout => \alu|Mux22~2_combout\);

-- Location: LCCOMB_X27_Y20_N30
\alu|Mux22~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux22~3_combout\ = (\alu|Mux22~2_combout\ & (((\alu|Add1~18_combout\) # (!\alu|Mux28~5_combout\)))) # (!\alu|Mux22~2_combout\ & (\alu|ShiftRight1~87_combout\ & (\alu|Mux28~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight1~87_combout\,
	datab => \alu|Mux22~2_combout\,
	datac => \alu|Mux28~5_combout\,
	datad => \alu|Add1~18_combout\,
	combout => \alu|Mux22~3_combout\);

-- Location: LCCOMB_X30_Y21_N24
\alu|Mux22~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux22~4_combout\ = (\alu|Mux28~6_combout\ & ((\alu|Mux28~7_combout\ & (\alu|tmp[9]~18_combout\)) # (!\alu|Mux28~7_combout\ & ((\alu|Mux22~3_combout\))))) # (!\alu|Mux28~6_combout\ & (((!\alu|Mux28~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux28~6_combout\,
	datab => \alu|tmp[9]~18_combout\,
	datac => \alu|Mux28~7_combout\,
	datad => \alu|Mux22~3_combout\,
	combout => \alu|Mux22~4_combout\);

-- Location: LCCOMB_X30_Y21_N14
\alu|Mux22~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux22~5_combout\ = (\alu|Mux28~4_combout\ & ((\alu|Mux22~4_combout\ & ((\alu|ShiftRight0~78_combout\))) # (!\alu|Mux22~4_combout\ & (\mux_ulaB|m_out[31]~29_combout\)))) # (!\alu|Mux28~4_combout\ & (((\alu|Mux22~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[31]~29_combout\,
	datab => \alu|Mux28~4_combout\,
	datac => \alu|ShiftRight0~78_combout\,
	datad => \alu|Mux22~4_combout\,
	combout => \alu|Mux22~5_combout\);

-- Location: LCCOMB_X31_Y21_N6
\alu|Mux22~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux22~12_combout\ = (\alu|Mux22~5_combout\ & (((\actr|alu_ctr[0]~21_combout\) # (!\actr|alu_ctr[1]~14_combout\)) # (!\actr|alu_ctr[2]~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[2]~22_combout\,
	datab => \actr|alu_ctr[0]~21_combout\,
	datac => \actr|alu_ctr[1]~14_combout\,
	datad => \alu|Mux22~5_combout\,
	combout => \alu|Mux22~12_combout\);

-- Location: LCCOMB_X31_Y21_N2
\alu|Mux22~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux22~7_combout\ = (\alu|Mux28~2_combout\ & ((\alu|Mux28~8_combout\ & (!\alu|Mux22~6_combout\)) # (!\alu|Mux28~8_combout\ & ((\alu|Mux22~12_combout\))))) # (!\alu|Mux28~2_combout\ & (((\alu|Mux28~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux22~6_combout\,
	datab => \alu|Mux28~2_combout\,
	datac => \alu|Mux28~8_combout\,
	datad => \alu|Mux22~12_combout\,
	combout => \alu|Mux22~7_combout\);

-- Location: LCCOMB_X31_Y21_N20
\alu|Mux22~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux22~8_combout\ = (\alu|Mux28~3_combout\ & ((\alu|Mux22~7_combout\ & ((\alu|a32~8_combout\))) # (!\alu|Mux22~7_combout\ & (\alu|ShiftLeft0~47_combout\)))) # (!\alu|Mux28~3_combout\ & (((\alu|Mux22~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftLeft0~47_combout\,
	datab => \alu|a32~8_combout\,
	datac => \alu|Mux28~3_combout\,
	datad => \alu|Mux22~7_combout\,
	combout => \alu|Mux22~8_combout\);

-- Location: LCCOMB_X31_Y21_N22
\alu|Mux22~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux22~11_combout\ = (\alu|Mux28~10_combout\ & ((\alu|Mux22~8_combout\))) # (!\alu|Mux28~10_combout\ & (\alu|Mux22~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu|Mux28~10_combout\,
	datac => \alu|Mux22~10_combout\,
	datad => \alu|Mux22~8_combout\,
	combout => \alu|Mux22~11_combout\);

-- Location: FF_X31_Y21_N23
\regULA|sr_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \alu|Mux22~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regULA|sr_out\(9));

-- Location: LCCOMB_X36_Y22_N18
\breg_data_mux|m_out[9]~22\ : cycloneiv_lcell_comb
-- Equation(s):
-- \breg_data_mux|m_out[9]~22_combout\ = (\ctr_mips|pstate.ldreg_st~q\ & (\rdm|sr_out\(9))) # (!\ctr_mips|pstate.ldreg_st~q\ & ((\regULA|sr_out\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rdm|sr_out\(9),
	datac => \ctr_mips|pstate.ldreg_st~q\,
	datad => \regULA|sr_out\(9),
	combout => \breg_data_mux|m_out[9]~22_combout\);

-- Location: FF_X35_Y22_N17
\bcoreg|breg32_rtl_1_bypass[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \breg_data_mux|m_out[9]~22_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_1_bypass\(29));

-- Location: LCCOMB_X32_Y24_N4
\bcoreg|regB[9]~77\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|regB[9]~77_combout\ = (!\bcoreg|Equal1~1_combout\ & ((\bcoreg|regB[9]~76_combout\ & ((\bcoreg|breg32_rtl_1|auto_generated|ram_block1a9\))) # (!\bcoreg|regB[9]~76_combout\ & (\bcoreg|breg32_rtl_1_bypass\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|regB[9]~76_combout\,
	datab => \bcoreg|breg32_rtl_1_bypass\(29),
	datac => \bcoreg|breg32_rtl_1|auto_generated|ram_block1a9\,
	datad => \bcoreg|Equal1~1_combout\,
	combout => \bcoreg|regB[9]~77_combout\);

-- Location: FF_X32_Y24_N5
\rgB|sr_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|regB[9]~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rgB|sr_out\(9));

-- Location: FF_X30_Y25_N17
\ir|sr_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mem|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \ctr_mips|ALT_INV_pstate.fetch_st~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|sr_out\(1));

-- Location: LCCOMB_X32_Y25_N26
\actr|alu_ctr~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \actr|alu_ctr~1_combout\ = (\ir|sr_out\(0) & (!\ir|sr_out\(4) & (!\ir|sr_out\(3) & \actr|alu_ctr~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|sr_out\(0),
	datab => \ir|sr_out\(4),
	datac => \ir|sr_out\(3),
	datad => \actr|alu_ctr~0_combout\,
	combout => \actr|alu_ctr~1_combout\);

-- Location: LCCOMB_X30_Y25_N18
\actr|alu_ctr~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \actr|alu_ctr~13_combout\ = (((!\actr|alu_ctr~1_combout\) # (!\ir|sr_out\(1))) # (!\ir|sr_out\(2))) # (!\ir|sr_out\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|sr_out\(5),
	datab => \ir|sr_out\(2),
	datac => \ir|sr_out\(1),
	datad => \actr|alu_ctr~1_combout\,
	combout => \actr|alu_ctr~13_combout\);

-- Location: LCCOMB_X30_Y25_N24
\actr|alu_ctr[1]~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \actr|alu_ctr[1]~14_combout\ = (\actr|alu_ctr[3]~12_combout\ & (((!\actr|alu_ctr~13_combout\)))) # (!\actr|alu_ctr[3]~12_combout\ & ((\actr|alu_ctr~2_combout\) # ((!\actr|alu_ctr[2]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr~2_combout\,
	datab => \actr|alu_ctr~13_combout\,
	datac => \actr|alu_ctr[2]~8_combout\,
	datad => \actr|alu_ctr[3]~12_combout\,
	combout => \actr|alu_ctr[1]~14_combout\);

-- Location: LCCOMB_X31_Y27_N4
\alu|ShiftRight1~23\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~23_combout\ = (\mux_ulaA_shift|m_out[0]~36_combout\ & ((\mux_ulaB|m_out[6]~53_combout\))) # (!\mux_ulaA_shift|m_out[0]~36_combout\ & (\mux_ulaB|m_out[5]~55_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ulaB|m_out[5]~55_combout\,
	datac => \mux_ulaB|m_out[6]~53_combout\,
	datad => \mux_ulaA_shift|m_out[0]~36_combout\,
	combout => \alu|ShiftRight1~23_combout\);

-- Location: LCCOMB_X31_Y27_N14
\alu|ShiftRight0~34\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~34_combout\ = (\alu|ShiftRight0~33_combout\) # ((\alu|ShiftRight1~23_combout\ & !\mux_ulaA_shift|m_out[1]~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight0~33_combout\,
	datac => \alu|ShiftRight1~23_combout\,
	datad => \mux_ulaA_shift|m_out[1]~34_combout\,
	combout => \alu|ShiftRight0~34_combout\);

-- Location: LCCOMB_X31_Y27_N12
\alu|ShiftRight1~24\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~24_combout\ = (!\mux_ulaA_shift|m_out[4]~28_combout\ & (\alu|ShiftRight0~34_combout\ & (!\mux_ulaA_shift|m_out[3]~30_combout\ & \mux_ulaA_shift|m_out[2]~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[4]~28_combout\,
	datab => \alu|ShiftRight0~34_combout\,
	datac => \mux_ulaA_shift|m_out[3]~30_combout\,
	datad => \mux_ulaA_shift|m_out[2]~32_combout\,
	combout => \alu|ShiftRight1~24_combout\);

-- Location: LCCOMB_X32_Y19_N24
\alu|ShiftRight1~20\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~20_combout\ = (!\mux_ulaA_shift|m_out[4]~28_combout\ & (!\mux_ulaA_shift|m_out[2]~32_combout\ & \mux_ulaA_shift|m_out[3]~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ulaA_shift|m_out[4]~28_combout\,
	datac => \mux_ulaA_shift|m_out[2]~32_combout\,
	datad => \mux_ulaA_shift|m_out[3]~30_combout\,
	combout => \alu|ShiftRight1~20_combout\);

-- Location: LCCOMB_X34_Y21_N22
\alu|ShiftRight1~21\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~21_combout\ = (!\mux_ulaA_shift|m_out[4]~28_combout\ & (\mux_ulaA_shift|m_out[3]~30_combout\ & \mux_ulaA_shift|m_out[2]~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[4]~28_combout\,
	datab => \mux_ulaA_shift|m_out[3]~30_combout\,
	datad => \mux_ulaA_shift|m_out[2]~32_combout\,
	combout => \alu|ShiftRight1~21_combout\);

-- Location: LCCOMB_X32_Y19_N2
\alu|ShiftRight1~22\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~22_combout\ = (\alu|ShiftRight0~31_combout\ & ((\alu|ShiftRight1~21_combout\) # ((\alu|ShiftRight1~20_combout\ & \alu|ShiftRight0~32_combout\)))) # (!\alu|ShiftRight0~31_combout\ & (\alu|ShiftRight1~20_combout\ & 
-- ((\alu|ShiftRight0~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight0~31_combout\,
	datab => \alu|ShiftRight1~20_combout\,
	datac => \alu|ShiftRight1~21_combout\,
	datad => \alu|ShiftRight0~32_combout\,
	combout => \alu|ShiftRight1~22_combout\);

-- Location: LCCOMB_X32_Y19_N28
\alu|ShiftRight1~28\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~28_combout\ = (\alu|ShiftRight1~24_combout\) # ((\alu|ShiftRight1~22_combout\) # ((\alu|ShiftRight1~27_combout\ & !\mux_ulaA_shift|m_out[4]~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight1~27_combout\,
	datab => \mux_ulaA_shift|m_out[4]~28_combout\,
	datac => \alu|ShiftRight1~24_combout\,
	datad => \alu|ShiftRight1~22_combout\,
	combout => \alu|ShiftRight1~28_combout\);

-- Location: LCCOMB_X32_Y19_N30
\alu|Mux30~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux30~7_combout\ = (!\actr|alu_ctr[3]~18_combout\ & (\actr|alu_ctr[0]~21_combout\ & (!\alu|ShiftLeft0~17_combout\ & \alu|ShiftRight1~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[3]~18_combout\,
	datab => \actr|alu_ctr[0]~21_combout\,
	datac => \alu|ShiftLeft0~17_combout\,
	datad => \alu|ShiftRight1~28_combout\,
	combout => \alu|Mux30~7_combout\);

-- Location: LCCOMB_X32_Y19_N26
\alu|Mux30~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux30~9_combout\ = (\alu|Mux30~6_combout\) # ((\alu|Mux30~7_combout\) # ((\alu|Mux30~8_combout\ & \alu|ShiftRight1~37_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux30~6_combout\,
	datab => \alu|Mux30~8_combout\,
	datac => \alu|Mux30~7_combout\,
	datad => \alu|ShiftRight1~37_combout\,
	combout => \alu|Mux30~9_combout\);

-- Location: LCCOMB_X28_Y20_N8
\alu|a32~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|a32~0_combout\ = \mux_ulaB|m_out[1]~62_combout\ $ (((\actr|shift_ctr~1_combout\ & ((\ir|sr_out\(7)))) # (!\actr|shift_ctr~1_combout\ & (\mux_ulaA_shift|m_out[1]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[1]~62_combout\,
	datab => \mux_ulaA_shift|m_out[1]~33_combout\,
	datac => \ir|sr_out\(7),
	datad => \actr|shift_ctr~1_combout\,
	combout => \alu|a32~0_combout\);

-- Location: LCCOMB_X31_Y19_N26
\alu|Mux30~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux30~4_combout\ = (\actr|alu_ctr[3]~18_combout\ & (((\actr|alu_ctr[0]~21_combout\)))) # (!\actr|alu_ctr[3]~18_combout\ & ((\mux_ulaA_shift|m_out[1]~34_combout\ & ((\mux_ulaB|m_out[1]~62_combout\) # (\actr|alu_ctr[0]~21_combout\))) # 
-- (!\mux_ulaA_shift|m_out[1]~34_combout\ & (\mux_ulaB|m_out[1]~62_combout\ & \actr|alu_ctr[0]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[3]~18_combout\,
	datab => \mux_ulaA_shift|m_out[1]~34_combout\,
	datac => \mux_ulaB|m_out[1]~62_combout\,
	datad => \actr|alu_ctr[0]~21_combout\,
	combout => \alu|Mux30~4_combout\);

-- Location: LCCOMB_X31_Y19_N24
\alu|ShiftLeft0~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~19_combout\ = (\alu|Mux31~17_combout\ & (!\mux_ulaA_shift|m_out[1]~34_combout\ & (\alu|ShiftLeft0~18_combout\ & \alu|ShiftLeft0~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux31~17_combout\,
	datab => \mux_ulaA_shift|m_out[1]~34_combout\,
	datac => \alu|ShiftLeft0~18_combout\,
	datad => \alu|ShiftLeft0~16_combout\,
	combout => \alu|ShiftLeft0~19_combout\);

-- Location: LCCOMB_X31_Y19_N8
\alu|Mux30~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux30~5_combout\ = (\actr|alu_ctr[3]~18_combout\ & ((\alu|Mux30~4_combout\ & (\alu|a32~0_combout\)) # (!\alu|Mux30~4_combout\ & ((\alu|ShiftLeft0~19_combout\))))) # (!\actr|alu_ctr[3]~18_combout\ & (((\alu|Mux30~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[3]~18_combout\,
	datab => \alu|a32~0_combout\,
	datac => \alu|Mux30~4_combout\,
	datad => \alu|ShiftLeft0~19_combout\,
	combout => \alu|Mux30~5_combout\);

-- Location: LCCOMB_X32_Y19_N4
\alu|Mux30~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux30~10_combout\ = (\actr|alu_ctr[2]~22_combout\ & (\actr|alu_ctr[1]~14_combout\)) # (!\actr|alu_ctr[2]~22_combout\ & ((\actr|alu_ctr[1]~14_combout\ & ((\alu|Mux30~5_combout\))) # (!\actr|alu_ctr[1]~14_combout\ & (\alu|Mux30~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[2]~22_combout\,
	datab => \actr|alu_ctr[1]~14_combout\,
	datac => \alu|Mux30~9_combout\,
	datad => \alu|Mux30~5_combout\,
	combout => \alu|Mux30~10_combout\);

-- Location: LCCOMB_X31_Y19_N22
\alu|Mux30~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux30~11_combout\ = (\actr|alu_ctr[0]~21_combout\ & ((\actr|alu_ctr[3]~18_combout\) # ((\mux_ulaB|m_out[31]~29_combout\ & \alu|ShiftLeft0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[3]~18_combout\,
	datab => \mux_ulaB|m_out[31]~29_combout\,
	datac => \actr|alu_ctr[0]~21_combout\,
	datad => \alu|ShiftLeft0~17_combout\,
	combout => \alu|Mux30~11_combout\);

-- Location: LCCOMB_X31_Y19_N0
\alu|Mux30~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux30~12_combout\ = (\alu|Mux30~11_combout\ & (((!\actr|alu_ctr[3]~18_combout\)))) # (!\alu|Mux30~11_combout\ & (!\mux_ulaB|m_out[1]~62_combout\ & (!\mux_ulaA_shift|m_out[1]~34_combout\ & \actr|alu_ctr[3]~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[1]~62_combout\,
	datab => \mux_ulaA_shift|m_out[1]~34_combout\,
	datac => \alu|Mux30~11_combout\,
	datad => \actr|alu_ctr[3]~18_combout\,
	combout => \alu|Mux30~12_combout\);

-- Location: LCCOMB_X28_Y20_N14
\alu|ShiftRight0~44\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~44_combout\ = (\mux_ulaA_shift|m_out[3]~30_combout\ & ((\mux_ulaB|m_out[31]~28_combout\) # ((!\mux_ulaB|Equal2~0_combout\ & \alu|ShiftRight0~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[31]~28_combout\,
	datab => \mux_ulaB|Equal2~0_combout\,
	datac => \mux_ulaA_shift|m_out[3]~30_combout\,
	datad => \alu|ShiftRight0~43_combout\,
	combout => \alu|ShiftRight0~44_combout\);

-- Location: LCCOMB_X28_Y20_N20
\alu|ShiftRight0~45\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~45_combout\ = (\alu|ShiftRight0~44_combout\) # (\alu|ShiftRight1~29_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|ShiftRight0~44_combout\,
	datad => \alu|ShiftRight1~29_combout\,
	combout => \alu|ShiftRight0~45_combout\);

-- Location: LCCOMB_X32_Y19_N18
\alu|Mux30~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux30~13_combout\ = (\alu|Mux30~2_combout\ & ((\alu|ShiftRight0~45_combout\) # ((\alu|ShiftRight1~28_combout\ & !\alu|ShiftLeft0~17_combout\)))) # (!\alu|Mux30~2_combout\ & (\alu|ShiftRight1~28_combout\ & (!\alu|ShiftLeft0~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux30~2_combout\,
	datab => \alu|ShiftRight1~28_combout\,
	datac => \alu|ShiftLeft0~17_combout\,
	datad => \alu|ShiftRight0~45_combout\,
	combout => \alu|Mux30~13_combout\);

-- Location: LCCOMB_X32_Y19_N0
\alu|Mux30~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux30~14_combout\ = (\alu|Mux30~12_combout\) # ((!\actr|alu_ctr[3]~18_combout\ & (\actr|alu_ctr[0]~21_combout\ & \alu|Mux30~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[3]~18_combout\,
	datab => \actr|alu_ctr[0]~21_combout\,
	datac => \alu|Mux30~12_combout\,
	datad => \alu|Mux30~13_combout\,
	combout => \alu|Mux30~14_combout\);

-- Location: LCCOMB_X32_Y19_N14
\alu|Mux30~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux30~15_combout\ = (\actr|alu_ctr[2]~22_combout\ & ((\alu|Mux30~10_combout\ & ((\alu|Mux30~14_combout\))) # (!\alu|Mux30~10_combout\ & (\alu|Mux30~3_combout\)))) # (!\actr|alu_ctr[2]~22_combout\ & (((\alu|Mux30~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux30~3_combout\,
	datab => \actr|alu_ctr[2]~22_combout\,
	datac => \alu|Mux30~10_combout\,
	datad => \alu|Mux30~14_combout\,
	combout => \alu|Mux30~15_combout\);

-- Location: FF_X32_Y19_N15
\regULA|sr_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \alu|Mux30~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regULA|sr_out\(1));

-- Location: FF_X32_Y27_N19
\rdm|sr_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mem|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rdm|sr_out\(1));

-- Location: LCCOMB_X32_Y27_N18
\breg_data_mux|m_out[1]~30\ : cycloneiv_lcell_comb
-- Equation(s):
-- \breg_data_mux|m_out[1]~30_combout\ = (\ctr_mips|pstate.ldreg_st~q\ & ((\rdm|sr_out\(1)))) # (!\ctr_mips|pstate.ldreg_st~q\ & (\regULA|sr_out\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \regULA|sr_out\(1),
	datac => \rdm|sr_out\(1),
	datad => \ctr_mips|pstate.ldreg_st~q\,
	combout => \breg_data_mux|m_out[1]~30_combout\);

-- Location: LCCOMB_X35_Y27_N30
\bcoreg|breg32_rtl_1_bypass[66]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|breg32_rtl_1_bypass[66]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \bcoreg|breg32_rtl_1_bypass[66]~feeder_combout\);

-- Location: FF_X35_Y27_N31
\bcoreg|breg32_rtl_1_bypass[66]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|breg32_rtl_1_bypass[66]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_1_bypass\(66));

-- Location: LCCOMB_X35_Y27_N0
\bcoreg|regB[27]~53\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|regB[27]~53_combout\ = (\bcoreg|breg32_rtl_1_bypass\(66) & (((!\bcoreg|breg32~43_combout\) # (!\bcoreg|breg32~41_combout\)) # (!\bcoreg|breg32~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|breg32~42_combout\,
	datab => \bcoreg|breg32~41_combout\,
	datac => \bcoreg|breg32_rtl_1_bypass\(66),
	datad => \bcoreg|breg32~43_combout\,
	combout => \bcoreg|regB[27]~53_combout\);

-- Location: LCCOMB_X30_Y24_N10
\bcoreg|breg32_rtl_1_bypass[65]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|breg32_rtl_1_bypass[65]~feeder_combout\ = \breg_data_mux|m_out[27]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \breg_data_mux|m_out[27]~4_combout\,
	combout => \bcoreg|breg32_rtl_1_bypass[65]~feeder_combout\);

-- Location: FF_X30_Y24_N11
\bcoreg|breg32_rtl_1_bypass[65]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|breg32_rtl_1_bypass[65]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_1_bypass\(65));

-- Location: LCCOMB_X32_Y24_N24
\bcoreg|regB[27]~54\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|regB[27]~54_combout\ = (!\bcoreg|Equal1~1_combout\ & ((\bcoreg|regB[27]~53_combout\ & (\bcoreg|breg32_rtl_1|auto_generated|ram_block1a27\)) # (!\bcoreg|regB[27]~53_combout\ & ((\bcoreg|breg32_rtl_1_bypass\(65))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|Equal1~1_combout\,
	datab => \bcoreg|breg32_rtl_1|auto_generated|ram_block1a27\,
	datac => \bcoreg|regB[27]~53_combout\,
	datad => \bcoreg|breg32_rtl_1_bypass\(65),
	combout => \bcoreg|regB[27]~54_combout\);

-- Location: FF_X32_Y24_N25
\rgB|sr_out[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|regB[27]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rgB|sr_out\(27));

-- Location: M9K_X33_Y24_N0
\mem|altsyncram_component|auto_generated|ram_block1a14\ : cycloneiv_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002040000004200AE11000082042001200011A384402438000000000D0C83C01006B1200D080300128404A1200908020",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "mips_rom.mif",
	init_file_layout => "port_a",
	logical_ram_name => "mips_mem:mem|altsyncram:altsyncram_component|altsyncram_rff1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_width => 8,
	port_b_data_width => 18,
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \ctr_mips|WideOr2~0_combout\,
	portare => VCC,
	clk0 => \clk_rom~inputclkctrl_outclk\,
	portadatain => \mem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \mem|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \mem|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\);

-- Location: FF_X34_Y26_N7
\bcoreg|breg32_rtl_1_bypass[63]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \breg_data_mux|m_out[26]~5_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_1_bypass\(63));

-- Location: LCCOMB_X34_Y26_N6
\bcoreg|regB[26]~55\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|regB[26]~55_combout\ = (\bcoreg|breg32_rtl_1_bypass\(64) & ((\bcoreg|breg32~44_combout\ & ((\bcoreg|breg32_rtl_1_bypass\(63)))) # (!\bcoreg|breg32~44_combout\ & (\bcoreg|breg32_rtl_1|auto_generated|ram_block1a26\)))) # 
-- (!\bcoreg|breg32_rtl_1_bypass\(64) & (((\bcoreg|breg32_rtl_1_bypass\(63)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|breg32_rtl_1_bypass\(64),
	datab => \bcoreg|breg32_rtl_1|auto_generated|ram_block1a26\,
	datac => \bcoreg|breg32_rtl_1_bypass\(63),
	datad => \bcoreg|breg32~44_combout\,
	combout => \bcoreg|regB[26]~55_combout\);

-- Location: LCCOMB_X29_Y24_N16
\bcoreg|regB[26]~91\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|regB[26]~91_combout\ = (\bcoreg|regB[26]~55_combout\ & ((\ir|sr_out\(20)) # (!\bcoreg|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|sr_out\(20),
	datab => \bcoreg|Equal1~0_combout\,
	datac => \bcoreg|regB[26]~55_combout\,
	combout => \bcoreg|regB[26]~91_combout\);

-- Location: FF_X29_Y24_N17
\rgB|sr_out[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|regB[26]~91_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rgB|sr_out\(26));

-- Location: FF_X28_Y21_N1
\rdm|sr_out[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mem|altsyncram_component|auto_generated|q_a\(25),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rdm|sr_out\(25));

-- Location: FF_X30_Y21_N1
\regULA|sr_out[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \alu|Mux6~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regULA|sr_out\(25));

-- Location: LCCOMB_X30_Y21_N10
\breg_data_mux|m_out[25]~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \breg_data_mux|m_out[25]~6_combout\ = (\ctr_mips|pstate.ldreg_st~q\ & (\rdm|sr_out\(25))) # (!\ctr_mips|pstate.ldreg_st~q\ & ((\regULA|sr_out\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.ldreg_st~q\,
	datab => \rdm|sr_out\(25),
	datac => \regULA|sr_out\(25),
	combout => \breg_data_mux|m_out[25]~6_combout\);

-- Location: FF_X29_Y24_N1
\bcoreg|breg32_rtl_1_bypass[61]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \breg_data_mux|m_out[25]~6_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_1_bypass\(61));

-- Location: LCCOMB_X29_Y24_N0
\bcoreg|regB[25]~56\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|regB[25]~56_combout\ = (\bcoreg|breg32_rtl_1_bypass\(62) & ((\bcoreg|breg32~44_combout\ & (\bcoreg|breg32_rtl_1_bypass\(61))) # (!\bcoreg|breg32~44_combout\ & ((\bcoreg|breg32_rtl_1|auto_generated|ram_block1a25\))))) # 
-- (!\bcoreg|breg32_rtl_1_bypass\(62) & (((\bcoreg|breg32_rtl_1_bypass\(61)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|breg32_rtl_1_bypass\(62),
	datab => \bcoreg|breg32~44_combout\,
	datac => \bcoreg|breg32_rtl_1_bypass\(61),
	datad => \bcoreg|breg32_rtl_1|auto_generated|ram_block1a25\,
	combout => \bcoreg|regB[25]~56_combout\);

-- Location: LCCOMB_X29_Y24_N14
\bcoreg|regB[25]~92\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|regB[25]~92_combout\ = (\bcoreg|regB[25]~56_combout\ & ((\ir|sr_out\(20)) # (!\bcoreg|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|sr_out\(20),
	datac => \bcoreg|Equal1~0_combout\,
	datad => \bcoreg|regB[25]~56_combout\,
	combout => \bcoreg|regB[25]~92_combout\);

-- Location: FF_X29_Y24_N15
\rgB|sr_out[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|regB[25]~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rgB|sr_out\(25));

-- Location: FF_X32_Y22_N27
\ir|sr_out[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mem|altsyncram_component|auto_generated|q_a\(22),
	sload => VCC,
	ena => \ctr_mips|ALT_INV_pstate.fetch_st~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|sr_out\(22));

-- Location: FF_X30_Y24_N21
\pc|sr_out[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \pc|sr_out[24]~3_combout\,
	asdata => \ir|sr_out\(22),
	sclr => \rst~input_o\,
	sload => \ctr_mips|pstate.jump_ex_st~q\,
	ena => \pc|sr_out[0]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pc|sr_out\(24));

-- Location: LCCOMB_X29_Y26_N18
\mux_ulaA_shift|m_out[24]~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mux_ulaA_shift|m_out[24]~7_combout\ = (!\actr|shift_ctr~1_combout\ & ((\ctr_mips|WideOr1~combout\ & (\rgA|sr_out\(24))) # (!\ctr_mips|WideOr1~combout\ & ((\pc|sr_out\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rgA|sr_out\(24),
	datab => \pc|sr_out\(24),
	datac => \ctr_mips|WideOr1~combout\,
	datad => \actr|shift_ctr~1_combout\,
	combout => \mux_ulaA_shift|m_out[24]~7_combout\);

-- Location: LCCOMB_X30_Y24_N2
\alu|a32~20\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|a32~20_combout\ = \mux_ulaB|m_out[24]~72_combout\ $ (\mux_ulaA_shift|m_out[24]~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[24]~72_combout\,
	datad => \mux_ulaA_shift|m_out[24]~7_combout\,
	combout => \alu|a32~20_combout\);

-- Location: LCCOMB_X30_Y24_N4
\alu|Mux7~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux7~8_combout\ = (\mux_ulaB|m_out[24]~72_combout\) # (((\actr|alu_ctr[0]~21_combout\) # (\mux_ulaA_shift|m_out[24]~7_combout\)) # (!\actr|alu_ctr[1]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[24]~72_combout\,
	datab => \actr|alu_ctr[1]~14_combout\,
	datac => \actr|alu_ctr[0]~21_combout\,
	datad => \mux_ulaA_shift|m_out[24]~7_combout\,
	combout => \alu|Mux7~8_combout\);

-- Location: LCCOMB_X28_Y24_N20
\alu|ShiftRight0~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~18_combout\ = (\mux_ulaA_shift|m_out[0]~36_combout\ & (\alu|ShiftRight0~16_combout\)) # (!\mux_ulaA_shift|m_out[0]~36_combout\ & ((\alu|ShiftRight0~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu|ShiftRight0~16_combout\,
	datac => \alu|ShiftRight0~17_combout\,
	datad => \mux_ulaA_shift|m_out[0]~36_combout\,
	combout => \alu|ShiftRight0~18_combout\);

-- Location: LCCOMB_X28_Y24_N10
\alu|ShiftRight0~21\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~21_combout\ = (\mux_ulaA_shift|m_out[2]~32_combout\ & ((\alu|ShiftRight0~20_combout\) # ((\alu|ShiftRight0~19_combout\)))) # (!\mux_ulaA_shift|m_out[2]~32_combout\ & (((\alu|ShiftRight0~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[2]~32_combout\,
	datab => \alu|ShiftRight0~20_combout\,
	datac => \alu|ShiftRight0~19_combout\,
	datad => \alu|ShiftRight0~18_combout\,
	combout => \alu|ShiftRight0~21_combout\);

-- Location: LCCOMB_X30_Y24_N14
\alu|ShiftRight0~77\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~77_combout\ = ((\alu|ShiftRight0~21_combout\ & \alu|ShiftRight1~65_combout\)) # (!\alu|ShiftRight0~73_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu|ShiftRight0~21_combout\,
	datac => \alu|ShiftRight0~73_combout\,
	datad => \alu|ShiftRight1~65_combout\,
	combout => \alu|ShiftRight0~77_combout\);

-- Location: LCCOMB_X30_Y24_N8
\alu|Mux7~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux7~4_combout\ = (\actr|alu_ctr[1]~14_combout\ & ((\mux_ulaB|m_out[24]~72_combout\ & ((\actr|alu_ctr[0]~21_combout\) # (\mux_ulaA_shift|m_out[24]~7_combout\))) # (!\mux_ulaB|m_out[24]~72_combout\ & (\actr|alu_ctr[0]~21_combout\ & 
-- \mux_ulaA_shift|m_out[24]~7_combout\)))) # (!\actr|alu_ctr[1]~14_combout\ & (((!\actr|alu_ctr[0]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[1]~14_combout\,
	datab => \mux_ulaB|m_out[24]~72_combout\,
	datac => \actr|alu_ctr[0]~21_combout\,
	datad => \mux_ulaA_shift|m_out[24]~7_combout\,
	combout => \alu|Mux7~4_combout\);

-- Location: LCCOMB_X30_Y24_N30
\alu|Mux7~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux7~5_combout\ = (\alu|Mux7~4_combout\ & (((\alu|Add1~48_combout\) # (!\alu|Mux9~6_combout\)))) # (!\alu|Mux7~4_combout\ & (\alu|ShiftRight1~86_combout\ & (\alu|Mux9~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight1~86_combout\,
	datab => \alu|Mux7~4_combout\,
	datac => \alu|Mux9~6_combout\,
	datad => \alu|Add1~48_combout\,
	combout => \alu|Mux7~5_combout\);

-- Location: LCCOMB_X30_Y24_N16
\alu|Mux7~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux7~6_combout\ = (\alu|Mux9~7_combout\ & (\alu|Mux28~6_combout\ & ((\alu|tmp[24]~48_combout\)))) # (!\alu|Mux9~7_combout\ & (((\alu|Mux7~5_combout\)) # (!\alu|Mux28~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux9~7_combout\,
	datab => \alu|Mux28~6_combout\,
	datac => \alu|Mux7~5_combout\,
	datad => \alu|tmp[24]~48_combout\,
	combout => \alu|Mux7~6_combout\);

-- Location: LCCOMB_X30_Y24_N18
\alu|Mux7~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux7~7_combout\ = (\alu|Mux28~4_combout\ & ((\alu|Mux7~6_combout\ & ((\alu|ShiftRight0~77_combout\))) # (!\alu|Mux7~6_combout\ & (\mux_ulaB|m_out[31]~29_combout\)))) # (!\alu|Mux28~4_combout\ & (((\alu|Mux7~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[31]~29_combout\,
	datab => \alu|Mux28~4_combout\,
	datac => \alu|ShiftRight0~77_combout\,
	datad => \alu|Mux7~6_combout\,
	combout => \alu|Mux7~7_combout\);

-- Location: LCCOMB_X30_Y24_N6
\alu|Mux7~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux7~10_combout\ = (\alu|Mux7~7_combout\ & (((\actr|alu_ctr[0]~21_combout\) # (!\actr|alu_ctr[2]~22_combout\)) # (!\actr|alu_ctr[1]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[1]~14_combout\,
	datab => \actr|alu_ctr[2]~22_combout\,
	datac => \actr|alu_ctr[0]~21_combout\,
	datad => \alu|Mux7~7_combout\,
	combout => \alu|Mux7~10_combout\);

-- Location: LCCOMB_X30_Y24_N22
\alu|Mux7~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux7~9_combout\ = (\alu|Mux28~2_combout\ & ((\alu|Mux28~8_combout\ & (!\alu|Mux7~8_combout\)) # (!\alu|Mux28~8_combout\ & ((\alu|Mux7~10_combout\))))) # (!\alu|Mux28~2_combout\ & (((\alu|Mux28~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux28~2_combout\,
	datab => \alu|Mux7~8_combout\,
	datac => \alu|Mux28~8_combout\,
	datad => \alu|Mux7~10_combout\,
	combout => \alu|Mux7~9_combout\);

-- Location: LCCOMB_X30_Y19_N30
\alu|Mux7~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux7~2_combout\ = (\alu|Mux4~4_combout\ & (((\alu|ShiftLeft0~93_combout\)) # (!\alu|ShiftRight1~94_combout\))) # (!\alu|Mux4~4_combout\ & (\alu|ShiftRight1~94_combout\ & (\alu|ShiftLeft0~109_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux4~4_combout\,
	datab => \alu|ShiftRight1~94_combout\,
	datac => \alu|ShiftLeft0~109_combout\,
	datad => \alu|ShiftLeft0~93_combout\,
	combout => \alu|Mux7~2_combout\);

-- Location: LCCOMB_X34_Y21_N2
\alu|ShiftLeft0~41\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~41_combout\ = (\mux_ulaA_shift|m_out[3]~30_combout\ & (\mux_ulaB|m_out[0]~63_combout\ & ((\alu|ShiftRight0~90_combout\)))) # (!\mux_ulaA_shift|m_out[3]~30_combout\ & (((\alu|ShiftLeft0~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[0]~63_combout\,
	datab => \alu|ShiftLeft0~40_combout\,
	datac => \mux_ulaA_shift|m_out[3]~30_combout\,
	datad => \alu|ShiftRight0~90_combout\,
	combout => \alu|ShiftLeft0~41_combout\);

-- Location: LCCOMB_X34_Y21_N4
\alu|ShiftLeft0~42\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~42_combout\ = (\mux_ulaA_shift|m_out[2]~32_combout\ & (!\mux_ulaA_shift|m_out[3]~30_combout\ & (\alu|ShiftLeft0~27_combout\))) # (!\mux_ulaA_shift|m_out[2]~32_combout\ & (((\alu|ShiftLeft0~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[2]~32_combout\,
	datab => \mux_ulaA_shift|m_out[3]~30_combout\,
	datac => \alu|ShiftLeft0~27_combout\,
	datad => \alu|ShiftLeft0~41_combout\,
	combout => \alu|ShiftLeft0~42_combout\);

-- Location: LCCOMB_X30_Y19_N8
\alu|Mux7~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux7~3_combout\ = (\alu|ShiftRight1~94_combout\ & (((\alu|Mux7~2_combout\)))) # (!\alu|ShiftRight1~94_combout\ & ((\alu|Mux7~2_combout\ & ((\alu|ShiftLeft0~42_combout\))) # (!\alu|Mux7~2_combout\ & (\alu|ShiftLeft0~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftLeft0~77_combout\,
	datab => \alu|ShiftRight1~94_combout\,
	datac => \alu|Mux7~2_combout\,
	datad => \alu|ShiftLeft0~42_combout\,
	combout => \alu|Mux7~3_combout\);

-- Location: LCCOMB_X30_Y24_N28
\alu|Mux7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux7~combout\ = (\alu|Mux4~13_combout\ & ((\alu|Mux7~9_combout\ & (\alu|a32~20_combout\)) # (!\alu|Mux7~9_combout\ & ((\alu|Mux7~3_combout\))))) # (!\alu|Mux4~13_combout\ & (((\alu|Mux7~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux4~13_combout\,
	datab => \alu|a32~20_combout\,
	datac => \alu|Mux7~9_combout\,
	datad => \alu|Mux7~3_combout\,
	combout => \alu|Mux7~combout\);

-- Location: FF_X30_Y24_N29
\regULA|sr_out[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \alu|Mux7~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regULA|sr_out\(24));

-- Location: FF_X34_Y26_N19
\rdm|sr_out[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mem|altsyncram_component|auto_generated|q_a\(24),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rdm|sr_out\(24));

-- Location: LCCOMB_X30_Y24_N24
\breg_data_mux|m_out[24]~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \breg_data_mux|m_out[24]~7_combout\ = (\ctr_mips|pstate.ldreg_st~q\ & ((\rdm|sr_out\(24)))) # (!\ctr_mips|pstate.ldreg_st~q\ & (\regULA|sr_out\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \regULA|sr_out\(24),
	datac => \ctr_mips|pstate.ldreg_st~q\,
	datad => \rdm|sr_out\(24),
	combout => \breg_data_mux|m_out[24]~7_combout\);

-- Location: FF_X34_Y26_N11
\bcoreg|breg32_rtl_1_bypass[59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \breg_data_mux|m_out[24]~7_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_1_bypass\(59));

-- Location: LCCOMB_X37_Y23_N24
\bcoreg|regB[24]~57\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|regB[24]~57_combout\ = (\bcoreg|breg32~44_combout\ & (((\bcoreg|breg32_rtl_1_bypass\(59))))) # (!\bcoreg|breg32~44_combout\ & ((\bcoreg|breg32_rtl_1_bypass\(60) & ((\bcoreg|breg32_rtl_1|auto_generated|ram_block1a24\))) # 
-- (!\bcoreg|breg32_rtl_1_bypass\(60) & (\bcoreg|breg32_rtl_1_bypass\(59)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|breg32~44_combout\,
	datab => \bcoreg|breg32_rtl_1_bypass\(60),
	datac => \bcoreg|breg32_rtl_1_bypass\(59),
	datad => \bcoreg|breg32_rtl_1|auto_generated|ram_block1a24\,
	combout => \bcoreg|regB[24]~57_combout\);

-- Location: LCCOMB_X32_Y22_N16
\bcoreg|regB[24]~93\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|regB[24]~93_combout\ = (\bcoreg|regB[24]~57_combout\ & ((\ir|sr_out\(20)) # (!\bcoreg|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ir|sr_out\(20),
	datac => \bcoreg|Equal1~0_combout\,
	datad => \bcoreg|regB[24]~57_combout\,
	combout => \bcoreg|regB[24]~93_combout\);

-- Location: FF_X32_Y22_N17
\rgB|sr_out[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|regB[24]~93_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rgB|sr_out\(24));

-- Location: LCCOMB_X35_Y23_N4
\rdm|sr_out[23]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \rdm|sr_out[23]~feeder_combout\ = \mem|altsyncram_component|auto_generated|q_a\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mem|altsyncram_component|auto_generated|q_a\(23),
	combout => \rdm|sr_out[23]~feeder_combout\);

-- Location: FF_X35_Y23_N5
\rdm|sr_out[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \rdm|sr_out[23]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rdm|sr_out\(23));

-- Location: LCCOMB_X35_Y23_N18
\breg_data_mux|m_out[23]~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \breg_data_mux|m_out[23]~8_combout\ = (\ctr_mips|pstate.ldreg_st~q\ & ((\rdm|sr_out\(23)))) # (!\ctr_mips|pstate.ldreg_st~q\ & (\regULA|sr_out\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regULA|sr_out\(23),
	datac => \rdm|sr_out\(23),
	datad => \ctr_mips|pstate.ldreg_st~q\,
	combout => \breg_data_mux|m_out[23]~8_combout\);

-- Location: FF_X37_Y24_N1
\bcoreg|breg32_rtl_1_bypass[57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \breg_data_mux|m_out[23]~8_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_1_bypass\(57));

-- Location: LCCOMB_X37_Y24_N0
\bcoreg|regB[23]~58\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|regB[23]~58_combout\ = (\bcoreg|breg32~44_combout\ & (((\bcoreg|breg32_rtl_1_bypass\(57))))) # (!\bcoreg|breg32~44_combout\ & ((\bcoreg|breg32_rtl_1_bypass\(58) & ((\bcoreg|breg32_rtl_1|auto_generated|ram_block1a23\))) # 
-- (!\bcoreg|breg32_rtl_1_bypass\(58) & (\bcoreg|breg32_rtl_1_bypass\(57)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|breg32~44_combout\,
	datab => \bcoreg|breg32_rtl_1_bypass\(58),
	datac => \bcoreg|breg32_rtl_1_bypass\(57),
	datad => \bcoreg|breg32_rtl_1|auto_generated|ram_block1a23\,
	combout => \bcoreg|regB[23]~58_combout\);

-- Location: LCCOMB_X37_Y24_N12
\bcoreg|regB[23]~94\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|regB[23]~94_combout\ = (\bcoreg|regB[23]~58_combout\ & ((\ir|sr_out\(20)) # (!\bcoreg|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bcoreg|Equal1~0_combout\,
	datac => \ir|sr_out\(20),
	datad => \bcoreg|regB[23]~58_combout\,
	combout => \bcoreg|regB[23]~94_combout\);

-- Location: FF_X37_Y24_N13
\rgB|sr_out[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|regB[23]~94_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rgB|sr_out\(23));

-- Location: FF_X32_Y22_N11
\ir|sr_out[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mem|altsyncram_component|auto_generated|q_a\(24),
	sload => VCC,
	ena => \ctr_mips|ALT_INV_pstate.fetch_st~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|sr_out\(24));

-- Location: LCCOMB_X32_Y22_N10
\bcoreg|Equal0~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|Equal0~0_combout\ = (!\ir|sr_out\(22) & (!\ir|sr_out\(21) & (!\ir|sr_out\(24) & !\ir|sr_out\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|sr_out\(22),
	datab => \ir|sr_out\(21),
	datac => \ir|sr_out\(24),
	datad => \ir|sr_out\(23),
	combout => \bcoreg|Equal0~0_combout\);

-- Location: LCCOMB_X35_Y26_N20
\bcoreg|breg32_rtl_0_bypass[56]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|breg32_rtl_0_bypass[56]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \bcoreg|breg32_rtl_0_bypass[56]~feeder_combout\);

-- Location: FF_X35_Y26_N21
\bcoreg|breg32_rtl_0_bypass[56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|breg32_rtl_0_bypass[56]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_0_bypass\(56));

-- Location: FF_X35_Y26_N27
\bcoreg|breg32_rtl_0_bypass[55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \breg_data_mux|m_out[22]~9_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_0_bypass\(55));

-- Location: LCCOMB_X35_Y26_N26
\bcoreg|regA[22]~62\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|regA[22]~62_combout\ = (\bcoreg|breg32~45_combout\ & (((\bcoreg|breg32_rtl_0_bypass\(55))))) # (!\bcoreg|breg32~45_combout\ & ((\bcoreg|breg32_rtl_0_bypass\(56) & ((\bcoreg|breg32_rtl_0|auto_generated|ram_block1a22\))) # 
-- (!\bcoreg|breg32_rtl_0_bypass\(56) & (\bcoreg|breg32_rtl_0_bypass\(55)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|breg32~45_combout\,
	datab => \bcoreg|breg32_rtl_0_bypass\(56),
	datac => \bcoreg|breg32_rtl_0_bypass\(55),
	datad => \bcoreg|breg32_rtl_0|auto_generated|ram_block1a22\,
	combout => \bcoreg|regA[22]~62_combout\);

-- Location: LCCOMB_X29_Y26_N16
\bcoreg|regA[22]~98\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|regA[22]~98_combout\ = (\bcoreg|regA[22]~62_combout\ & ((\ir|sr_out\(25)) # (!\bcoreg|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|sr_out\(25),
	datab => \bcoreg|Equal0~0_combout\,
	datad => \bcoreg|regA[22]~62_combout\,
	combout => \bcoreg|regA[22]~98_combout\);

-- Location: FF_X29_Y26_N17
\rgA|sr_out[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|regA[22]~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rgA|sr_out\(22));

-- Location: LCCOMB_X29_Y26_N2
\mux_ulaA_shift|m_out[22]~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mux_ulaA_shift|m_out[22]~9_combout\ = (!\actr|shift_ctr~1_combout\ & ((\ctr_mips|WideOr1~combout\ & ((\rgA|sr_out\(22)))) # (!\ctr_mips|WideOr1~combout\ & (\pc|sr_out\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc|sr_out\(22),
	datab => \rgA|sr_out\(22),
	datac => \ctr_mips|WideOr1~combout\,
	datad => \actr|shift_ctr~1_combout\,
	combout => \mux_ulaA_shift|m_out[22]~9_combout\);

-- Location: LCCOMB_X29_Y24_N30
\alu|Mux9~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux9~10_combout\ = (!\mux_ulaB|m_out[31]~28_combout\ & (!\mux_ulaA_shift|m_out[22]~9_combout\ & ((\mux_ulaB|Equal2~0_combout\) # (!\rgB|sr_out\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|Equal2~0_combout\,
	datab => \mux_ulaB|m_out[31]~28_combout\,
	datac => \mux_ulaA_shift|m_out[22]~9_combout\,
	datad => \rgB|sr_out\(22),
	combout => \alu|Mux9~10_combout\);

-- Location: LCCOMB_X36_Y25_N28
\alu|ShiftLeft0~34\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~34_combout\ = (!\mux_ulaA_shift|m_out[3]~30_combout\ & ((\mux_ulaA_shift|m_out[2]~32_combout\ & ((\alu|ShiftLeft0~21_combout\))) # (!\mux_ulaA_shift|m_out[2]~32_combout\ & (\alu|ShiftLeft0~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[3]~30_combout\,
	datab => \mux_ulaA_shift|m_out[2]~32_combout\,
	datac => \alu|ShiftLeft0~33_combout\,
	datad => \alu|ShiftLeft0~21_combout\,
	combout => \alu|ShiftLeft0~34_combout\);

-- Location: LCCOMB_X36_Y19_N8
\alu|Mux9~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux9~8_combout\ = (\alu|Mux9~17_combout\ & ((\alu|Mux9~5_combout\ & (\alu|a32~18_combout\)) # (!\alu|Mux9~5_combout\ & ((\alu|ShiftLeft0~34_combout\))))) # (!\alu|Mux9~17_combout\ & (((\alu|Mux9~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|a32~18_combout\,
	datab => \alu|Mux9~17_combout\,
	datac => \alu|ShiftLeft0~34_combout\,
	datad => \alu|Mux9~5_combout\,
	combout => \alu|Mux9~8_combout\);

-- Location: LCCOMB_X36_Y19_N18
\alu|Mux9~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux9~9_combout\ = (\alu|Mux9~4_combout\ & (((\alu|Mux9~8_combout\)))) # (!\alu|Mux9~4_combout\ & ((\alu|Mux9~8_combout\ & (\alu|ShiftLeft0~67_combout\)) # (!\alu|Mux9~8_combout\ & ((\alu|ShiftLeft0~102_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftLeft0~67_combout\,
	datab => \alu|Mux9~4_combout\,
	datac => \alu|Mux9~8_combout\,
	datad => \alu|ShiftLeft0~102_combout\,
	combout => \alu|Mux9~9_combout\);

-- Location: LCCOMB_X36_Y19_N4
\alu|Mux9~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux9~11_combout\ = (\actr|alu_ctr[2]~22_combout\ & (!\actr|alu_ctr[0]~21_combout\ & (\alu|Mux9~10_combout\))) # (!\actr|alu_ctr[2]~22_combout\ & (((\alu|Mux9~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[2]~22_combout\,
	datab => \actr|alu_ctr[0]~21_combout\,
	datac => \alu|Mux9~10_combout\,
	datad => \alu|Mux9~9_combout\,
	combout => \alu|Mux9~11_combout\);

-- Location: LCCOMB_X36_Y19_N22
\alu|Mux9~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux9~16_combout\ = (\alu|Mux14~10_combout\ & ((\alu|Mux9~15_combout\) # ((\alu|Mux9~11_combout\ & \alu|Mux14~12_combout\)))) # (!\alu|Mux14~10_combout\ & (\alu|Mux9~11_combout\ & (\alu|Mux14~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux14~10_combout\,
	datab => \alu|Mux9~11_combout\,
	datac => \alu|Mux14~12_combout\,
	datad => \alu|Mux9~15_combout\,
	combout => \alu|Mux9~16_combout\);

-- Location: FF_X36_Y19_N23
\regULA|sr_out[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \alu|Mux9~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regULA|sr_out\(22));

-- Location: LCCOMB_X36_Y23_N20
\breg_data_mux|m_out[22]~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \breg_data_mux|m_out[22]~9_combout\ = (\ctr_mips|pstate.ldreg_st~q\ & (\rdm|sr_out\(22))) # (!\ctr_mips|pstate.ldreg_st~q\ & ((\regULA|sr_out\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rdm|sr_out\(22),
	datab => \ctr_mips|pstate.ldreg_st~q\,
	datad => \regULA|sr_out\(22),
	combout => \breg_data_mux|m_out[22]~9_combout\);

-- Location: LCCOMB_X36_Y23_N14
\bcoreg|breg32_rtl_1_bypass[55]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|breg32_rtl_1_bypass[55]~feeder_combout\ = \breg_data_mux|m_out[22]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \breg_data_mux|m_out[22]~9_combout\,
	combout => \bcoreg|breg32_rtl_1_bypass[55]~feeder_combout\);

-- Location: FF_X36_Y23_N15
\bcoreg|breg32_rtl_1_bypass[55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|breg32_rtl_1_bypass[55]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_1_bypass\(55));

-- Location: LCCOMB_X32_Y24_N18
\bcoreg|regB[22]~60\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|regB[22]~60_combout\ = (!\bcoreg|Equal1~1_combout\ & ((\bcoreg|regB[22]~59_combout\ & ((\bcoreg|breg32_rtl_1|auto_generated|ram_block1a22\))) # (!\bcoreg|regB[22]~59_combout\ & (\bcoreg|breg32_rtl_1_bypass\(55)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|regB[22]~59_combout\,
	datab => \bcoreg|breg32_rtl_1_bypass\(55),
	datac => \bcoreg|breg32_rtl_1|auto_generated|ram_block1a22\,
	datad => \bcoreg|Equal1~1_combout\,
	combout => \bcoreg|regB[22]~60_combout\);

-- Location: FF_X32_Y24_N19
\rgB|sr_out[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|regB[22]~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rgB|sr_out\(22));

-- Location: FF_X37_Y23_N31
\bcoreg|breg32_rtl_1_bypass[53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \breg_data_mux|m_out[21]~10_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_1_bypass\(53));

-- Location: LCCOMB_X37_Y23_N0
\bcoreg|breg32_rtl_1_bypass[54]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|breg32_rtl_1_bypass[54]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \bcoreg|breg32_rtl_1_bypass[54]~feeder_combout\);

-- Location: FF_X37_Y23_N1
\bcoreg|breg32_rtl_1_bypass[54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|breg32_rtl_1_bypass[54]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_1_bypass\(54));

-- Location: LCCOMB_X37_Y23_N30
\bcoreg|regB[21]~61\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|regB[21]~61_combout\ = (\bcoreg|breg32~44_combout\ & (((\bcoreg|breg32_rtl_1_bypass\(53))))) # (!\bcoreg|breg32~44_combout\ & ((\bcoreg|breg32_rtl_1_bypass\(54) & (\bcoreg|breg32_rtl_1|auto_generated|ram_block1a21\)) # 
-- (!\bcoreg|breg32_rtl_1_bypass\(54) & ((\bcoreg|breg32_rtl_1_bypass\(53))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|breg32~44_combout\,
	datab => \bcoreg|breg32_rtl_1|auto_generated|ram_block1a21\,
	datac => \bcoreg|breg32_rtl_1_bypass\(53),
	datad => \bcoreg|breg32_rtl_1_bypass\(54),
	combout => \bcoreg|regB[21]~61_combout\);

-- Location: LCCOMB_X32_Y22_N22
\bcoreg|regB[21]~95\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|regB[21]~95_combout\ = (\bcoreg|regB[21]~61_combout\ & ((\ir|sr_out\(20)) # (!\bcoreg|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ir|sr_out\(20),
	datac => \bcoreg|Equal1~0_combout\,
	datad => \bcoreg|regB[21]~61_combout\,
	combout => \bcoreg|regB[21]~95_combout\);

-- Location: FF_X32_Y22_N23
\rgB|sr_out[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|regB[21]~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rgB|sr_out\(21));

-- Location: LCCOMB_X35_Y26_N2
\bcoreg|regA[5]~83\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|regA[5]~83_combout\ = (\bcoreg|breg32~45_combout\ & (((\bcoreg|breg32_rtl_0_bypass\(21))))) # (!\bcoreg|breg32~45_combout\ & ((\bcoreg|breg32_rtl_0_bypass\(22) & ((\bcoreg|breg32_rtl_0|auto_generated|ram_block1a5\))) # 
-- (!\bcoreg|breg32_rtl_0_bypass\(22) & (\bcoreg|breg32_rtl_0_bypass\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|breg32~45_combout\,
	datab => \bcoreg|breg32_rtl_0_bypass\(22),
	datac => \bcoreg|breg32_rtl_0_bypass\(21),
	datad => \bcoreg|breg32_rtl_0|auto_generated|ram_block1a5\,
	combout => \bcoreg|regA[5]~83_combout\);

-- Location: LCCOMB_X29_Y23_N14
\bcoreg|regA[5]~111\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|regA[5]~111_combout\ = (\bcoreg|regA[5]~83_combout\ & ((\ir|sr_out\(25)) # (!\bcoreg|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|Equal0~0_combout\,
	datab => \bcoreg|regA[5]~83_combout\,
	datac => \ir|sr_out\(25),
	combout => \bcoreg|regA[5]~111_combout\);

-- Location: FF_X29_Y23_N15
\rgA|sr_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|regA[5]~111_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rgA|sr_out\(5));

-- Location: LCCOMB_X29_Y23_N16
\mux_ulaA_shift|m_out[5]~26\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mux_ulaA_shift|m_out[5]~26_combout\ = (!\actr|shift_ctr~1_combout\ & ((\ctr_mips|WideOr1~combout\ & ((\rgA|sr_out\(5)))) # (!\ctr_mips|WideOr1~combout\ & (\pc|sr_out\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc|sr_out\(5),
	datab => \rgA|sr_out\(5),
	datac => \ctr_mips|WideOr1~combout\,
	datad => \actr|shift_ctr~1_combout\,
	combout => \mux_ulaA_shift|m_out[5]~26_combout\);

-- Location: FF_X36_Y26_N31
\bcoreg|breg32_rtl_0_bypass[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \breg_data_mux|m_out[8]~23_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_0_bypass\(27));

-- Location: LCCOMB_X36_Y26_N30
\bcoreg|regA[8]~79\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|regA[8]~79_combout\ = (\bcoreg|breg32_rtl_0_bypass\(28) & ((\bcoreg|breg32~45_combout\ & (\bcoreg|breg32_rtl_0_bypass\(27))) # (!\bcoreg|breg32~45_combout\ & ((\bcoreg|breg32_rtl_0|auto_generated|ram_block1a8\))))) # 
-- (!\bcoreg|breg32_rtl_0_bypass\(28) & (((\bcoreg|breg32_rtl_0_bypass\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|breg32_rtl_0_bypass\(28),
	datab => \bcoreg|breg32~45_combout\,
	datac => \bcoreg|breg32_rtl_0_bypass\(27),
	datad => \bcoreg|breg32_rtl_0|auto_generated|ram_block1a8\,
	combout => \bcoreg|regA[8]~79_combout\);

-- Location: LCCOMB_X29_Y23_N2
\bcoreg|regA[8]~109\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|regA[8]~109_combout\ = (\bcoreg|regA[8]~79_combout\ & ((\ir|sr_out\(25)) # (!\bcoreg|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|Equal0~0_combout\,
	datab => \bcoreg|regA[8]~79_combout\,
	datac => \ir|sr_out\(25),
	combout => \bcoreg|regA[8]~109_combout\);

-- Location: FF_X29_Y23_N3
\rgA|sr_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|regA[8]~109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rgA|sr_out\(8));

-- Location: LCCOMB_X29_Y23_N24
\mux_ulaA_shift|m_out[8]~23\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mux_ulaA_shift|m_out[8]~23_combout\ = (!\actr|shift_ctr~1_combout\ & ((\ctr_mips|WideOr1~combout\ & ((\rgA|sr_out\(8)))) # (!\ctr_mips|WideOr1~combout\ & (\pc|sr_out\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc|sr_out\(8),
	datab => \rgA|sr_out\(8),
	datac => \ctr_mips|WideOr1~combout\,
	datad => \actr|shift_ctr~1_combout\,
	combout => \mux_ulaA_shift|m_out[8]~23_combout\);

-- Location: LCCOMB_X29_Y23_N28
\alu|ShiftLeft0~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~14_combout\ = (\mux_ulaA_shift|m_out[9]~22_combout\) # ((\mux_ulaA_shift|m_out[8]~23_combout\) # ((\mux_ulaA_shift|m_out[7]~24_combout\) # (\mux_ulaA_shift|m_out[10]~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[9]~22_combout\,
	datab => \mux_ulaA_shift|m_out[8]~23_combout\,
	datac => \mux_ulaA_shift|m_out[7]~24_combout\,
	datad => \mux_ulaA_shift|m_out[10]~21_combout\,
	combout => \alu|ShiftLeft0~14_combout\);

-- Location: LCCOMB_X29_Y23_N26
\alu|ShiftLeft0~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~15_combout\ = (\alu|ShiftLeft0~13_combout\) # ((\mux_ulaA_shift|m_out[5]~26_combout\) # ((\mux_ulaA_shift|m_out[6]~25_combout\) # (\alu|ShiftLeft0~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftLeft0~13_combout\,
	datab => \mux_ulaA_shift|m_out[5]~26_combout\,
	datac => \mux_ulaA_shift|m_out[6]~25_combout\,
	datad => \alu|ShiftLeft0~14_combout\,
	combout => \alu|ShiftLeft0~15_combout\);

-- Location: LCCOMB_X30_Y23_N0
\alu|ShiftLeft0~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~16_combout\ = (!\mux_ulaA_shift|m_out[4]~28_combout\ & (!\alu|ShiftLeft0~15_combout\ & !\alu|ShiftLeft0~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[4]~28_combout\,
	datac => \alu|ShiftLeft0~15_combout\,
	datad => \alu|ShiftLeft0~12_combout\,
	combout => \alu|ShiftLeft0~16_combout\);

-- Location: LCCOMB_X30_Y22_N0
\alu|Mux16~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux16~0_combout\ = (\actr|alu_ctr[0]~21_combout\ & (!\actr|alu_ctr[3]~18_combout\ & \alu|ShiftLeft0~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \actr|alu_ctr[0]~21_combout\,
	datac => \actr|alu_ctr[3]~18_combout\,
	datad => \alu|ShiftLeft0~16_combout\,
	combout => \alu|Mux16~0_combout\);

-- Location: LCCOMB_X30_Y22_N14
\alu|Mux28~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux28~10_combout\ = (\actr|alu_ctr[1]~14_combout\ $ (\actr|alu_ctr[2]~22_combout\)) # (!\alu|Mux16~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[1]~14_combout\,
	datac => \actr|alu_ctr[2]~22_combout\,
	datad => \alu|Mux16~0_combout\,
	combout => \alu|Mux28~10_combout\);

-- Location: LCCOMB_X31_Y21_N4
\alu|a32~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|a32~7_combout\ = \mux_ulaB|m_out[8]~49_combout\ $ (\mux_ulaA_shift|m_out[8]~23_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[8]~49_combout\,
	datad => \mux_ulaA_shift|m_out[8]~23_combout\,
	combout => \alu|a32~7_combout\);

-- Location: LCCOMB_X31_Y21_N14
\alu|Mux23~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux23~2_combout\ = (\actr|alu_ctr[1]~14_combout\ & ((\mux_ulaA_shift|m_out[8]~23_combout\ & ((\mux_ulaB|m_out[8]~49_combout\) # (\actr|alu_ctr[0]~21_combout\))) # (!\mux_ulaA_shift|m_out[8]~23_combout\ & (\mux_ulaB|m_out[8]~49_combout\ & 
-- \actr|alu_ctr[0]~21_combout\)))) # (!\actr|alu_ctr[1]~14_combout\ & (((!\actr|alu_ctr[0]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100011010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[1]~14_combout\,
	datab => \mux_ulaA_shift|m_out[8]~23_combout\,
	datac => \mux_ulaB|m_out[8]~49_combout\,
	datad => \actr|alu_ctr[0]~21_combout\,
	combout => \alu|Mux23~2_combout\);

-- Location: LCCOMB_X30_Y24_N12
\alu|ShiftRight1~86\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~86_combout\ = (\mux_ulaB|m_out[31]~28_combout\ & (((\alu|ShiftRight0~21_combout\ & \alu|ShiftRight1~65_combout\)) # (!\mux_ulaA_shift|m_out[3]~30_combout\))) # (!\mux_ulaB|m_out[31]~28_combout\ & (((\alu|ShiftRight0~21_combout\ & 
-- \alu|ShiftRight1~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[31]~28_combout\,
	datab => \mux_ulaA_shift|m_out[3]~30_combout\,
	datac => \alu|ShiftRight0~21_combout\,
	datad => \alu|ShiftRight1~65_combout\,
	combout => \alu|ShiftRight1~86_combout\);

-- Location: LCCOMB_X31_Y21_N0
\alu|Mux23~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux23~3_combout\ = (\alu|Mux28~5_combout\ & ((\alu|Mux23~2_combout\ & (\alu|Add1~16_combout\)) # (!\alu|Mux23~2_combout\ & ((\alu|ShiftRight1~86_combout\))))) # (!\alu|Mux28~5_combout\ & (\alu|Mux23~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux28~5_combout\,
	datab => \alu|Mux23~2_combout\,
	datac => \alu|Add1~16_combout\,
	datad => \alu|ShiftRight1~86_combout\,
	combout => \alu|Mux23~3_combout\);

-- Location: LCCOMB_X31_Y21_N18
\alu|Mux23~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux23~4_combout\ = (\alu|Mux28~7_combout\ & (\alu|tmp[8]~16_combout\ & (\alu|Mux28~6_combout\))) # (!\alu|Mux28~7_combout\ & (((\alu|Mux23~3_combout\) # (!\alu|Mux28~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux28~7_combout\,
	datab => \alu|tmp[8]~16_combout\,
	datac => \alu|Mux28~6_combout\,
	datad => \alu|Mux23~3_combout\,
	combout => \alu|Mux23~4_combout\);

-- Location: LCCOMB_X31_Y21_N16
\alu|Mux23~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux23~5_combout\ = (\alu|Mux28~4_combout\ & ((\alu|Mux23~4_combout\ & (\alu|ShiftRight0~77_combout\)) # (!\alu|Mux23~4_combout\ & ((\mux_ulaB|m_out[31]~29_combout\))))) # (!\alu|Mux28~4_combout\ & (((\alu|Mux23~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight0~77_combout\,
	datab => \alu|Mux28~4_combout\,
	datac => \mux_ulaB|m_out[31]~29_combout\,
	datad => \alu|Mux23~4_combout\,
	combout => \alu|Mux23~5_combout\);

-- Location: LCCOMB_X31_Y21_N12
\alu|Mux23~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux23~11_combout\ = (\alu|Mux23~5_combout\ & (((\actr|alu_ctr[0]~21_combout\) # (!\actr|alu_ctr[1]~14_combout\)) # (!\actr|alu_ctr[2]~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[2]~22_combout\,
	datab => \actr|alu_ctr[0]~21_combout\,
	datac => \actr|alu_ctr[1]~14_combout\,
	datad => \alu|Mux23~5_combout\,
	combout => \alu|Mux23~11_combout\);

-- Location: LCCOMB_X31_Y21_N24
\alu|Mux23~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux23~7_combout\ = (\alu|Mux28~2_combout\ & ((\alu|Mux28~8_combout\ & (!\alu|Mux23~6_combout\)) # (!\alu|Mux28~8_combout\ & ((\alu|Mux23~11_combout\))))) # (!\alu|Mux28~2_combout\ & (((\alu|Mux28~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux23~6_combout\,
	datab => \alu|Mux28~2_combout\,
	datac => \alu|Mux28~8_combout\,
	datad => \alu|Mux23~11_combout\,
	combout => \alu|Mux23~7_combout\);

-- Location: LCCOMB_X31_Y21_N30
\alu|Mux23~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux23~8_combout\ = (\alu|Mux28~3_combout\ & ((\alu|Mux23~7_combout\ & (\alu|a32~7_combout\)) # (!\alu|Mux23~7_combout\ & ((\alu|ShiftLeft0~42_combout\))))) # (!\alu|Mux28~3_combout\ & (((\alu|Mux23~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux28~3_combout\,
	datab => \alu|a32~7_combout\,
	datac => \alu|ShiftLeft0~42_combout\,
	datad => \alu|Mux23~7_combout\,
	combout => \alu|Mux23~8_combout\);

-- Location: LCCOMB_X26_Y21_N14
\alu|Mux23~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux23~9_combout\ = (\mux_ulaA_shift|m_out[3]~30_combout\ & ((\alu|ShiftRight0~29_combout\))) # (!\mux_ulaA_shift|m_out[3]~30_combout\ & (\alu|ShiftRight1~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu|ShiftRight1~15_combout\,
	datac => \alu|ShiftRight0~29_combout\,
	datad => \mux_ulaA_shift|m_out[3]~30_combout\,
	combout => \alu|Mux23~9_combout\);

-- Location: LCCOMB_X31_Y21_N8
\alu|Mux23~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux23~10_combout\ = (\alu|Mux28~10_combout\ & (\alu|Mux23~8_combout\)) # (!\alu|Mux28~10_combout\ & ((\alu|Mux23~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu|Mux28~10_combout\,
	datac => \alu|Mux23~8_combout\,
	datad => \alu|Mux23~9_combout\,
	combout => \alu|Mux23~10_combout\);

-- Location: FF_X34_Y21_N15
\regULA|sr_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \alu|Mux23~10_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regULA|sr_out\(8));

-- Location: FF_X34_Y26_N1
\rdm|sr_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mem|altsyncram_component|auto_generated|q_a\(8),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rdm|sr_out\(8));

-- Location: LCCOMB_X34_Y26_N22
\breg_data_mux|m_out[8]~23\ : cycloneiv_lcell_comb
-- Equation(s):
-- \breg_data_mux|m_out[8]~23_combout\ = (\ctr_mips|pstate.ldreg_st~q\ & ((\rdm|sr_out\(8)))) # (!\ctr_mips|pstate.ldreg_st~q\ & (\regULA|sr_out\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.ldreg_st~q\,
	datab => \regULA|sr_out\(8),
	datad => \rdm|sr_out\(8),
	combout => \breg_data_mux|m_out[8]~23_combout\);

-- Location: FF_X36_Y24_N21
\bcoreg|breg32_rtl_1_bypass[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \breg_data_mux|m_out[8]~23_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_1_bypass\(27));

-- Location: LCCOMB_X36_Y24_N20
\bcoreg|regB[8]~78\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|regB[8]~78_combout\ = (\bcoreg|breg32~44_combout\ & (((\bcoreg|breg32_rtl_1_bypass\(27))))) # (!\bcoreg|breg32~44_combout\ & ((\bcoreg|breg32_rtl_1_bypass\(28) & ((\bcoreg|breg32_rtl_1|auto_generated|ram_block1a8\))) # 
-- (!\bcoreg|breg32_rtl_1_bypass\(28) & (\bcoreg|breg32_rtl_1_bypass\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|breg32~44_combout\,
	datab => \bcoreg|breg32_rtl_1_bypass\(28),
	datac => \bcoreg|breg32_rtl_1_bypass\(27),
	datad => \bcoreg|breg32_rtl_1|auto_generated|ram_block1a8\,
	combout => \bcoreg|regB[8]~78_combout\);

-- Location: LCCOMB_X36_Y24_N6
\bcoreg|regB[8]~104\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|regB[8]~104_combout\ = (\bcoreg|regB[8]~78_combout\ & ((\ir|sr_out\(20)) # (!\bcoreg|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|sr_out\(20),
	datab => \bcoreg|regB[8]~78_combout\,
	datad => \bcoreg|Equal1~0_combout\,
	combout => \bcoreg|regB[8]~104_combout\);

-- Location: FF_X32_Y26_N29
\rgB|sr_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \bcoreg|regB[8]~104_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rgB|sr_out\(8));

-- Location: FF_X34_Y21_N1
\rdm|sr_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mem|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rdm|sr_out\(6));

-- Location: LCCOMB_X34_Y21_N0
\breg_data_mux|m_out[6]~25\ : cycloneiv_lcell_comb
-- Equation(s):
-- \breg_data_mux|m_out[6]~25_combout\ = (\ctr_mips|pstate.ldreg_st~q\ & ((\rdm|sr_out\(6)))) # (!\ctr_mips|pstate.ldreg_st~q\ & (\regULA|sr_out\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regULA|sr_out\(6),
	datac => \rdm|sr_out\(6),
	datad => \ctr_mips|pstate.ldreg_st~q\,
	combout => \breg_data_mux|m_out[6]~25_combout\);

-- Location: FF_X37_Y23_N11
\bcoreg|breg32_rtl_1_bypass[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \breg_data_mux|m_out[6]~25_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_1_bypass\(23));

-- Location: LCCOMB_X37_Y23_N10
\bcoreg|regB[6]~80\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|regB[6]~80_combout\ = (\bcoreg|breg32~44_combout\ & (((\bcoreg|breg32_rtl_1_bypass\(23))))) # (!\bcoreg|breg32~44_combout\ & ((\bcoreg|breg32_rtl_1_bypass\(24) & ((\bcoreg|breg32_rtl_1|auto_generated|ram_block1a6\))) # 
-- (!\bcoreg|breg32_rtl_1_bypass\(24) & (\bcoreg|breg32_rtl_1_bypass\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|breg32~44_combout\,
	datab => \bcoreg|breg32_rtl_1_bypass\(24),
	datac => \bcoreg|breg32_rtl_1_bypass\(23),
	datad => \bcoreg|breg32_rtl_1|auto_generated|ram_block1a6\,
	combout => \bcoreg|regB[6]~80_combout\);

-- Location: LCCOMB_X32_Y23_N20
\bcoreg|regB[6]~106\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|regB[6]~106_combout\ = (\bcoreg|regB[6]~80_combout\ & ((\ir|sr_out\(20)) # (!\bcoreg|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|Equal1~0_combout\,
	datab => \ir|sr_out\(20),
	datad => \bcoreg|regB[6]~80_combout\,
	combout => \bcoreg|regB[6]~106_combout\);

-- Location: FF_X32_Y23_N21
\rgB|sr_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|regB[6]~106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rgB|sr_out\(6));

-- Location: FF_X32_Y25_N1
\ir|sr_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mem|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \ctr_mips|ALT_INV_pstate.fetch_st~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|sr_out\(4));

-- Location: LCCOMB_X31_Y25_N4
\actr|alu_ctr~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \actr|alu_ctr~15_combout\ = (!\ir|sr_out\(4) & \actr|alu_ctr~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ir|sr_out\(4),
	datad => \actr|alu_ctr~0_combout\,
	combout => \actr|alu_ctr~15_combout\);

-- Location: LCCOMB_X31_Y25_N10
\actr|alu_ctr[3]~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \actr|alu_ctr[3]~16_combout\ = ((\ir|sr_out\(0)) # ((!\ir|sr_out\(3)) # (!\actr|alu_ctr~15_combout\))) # (!\actr|alu_ctr~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr~10_combout\,
	datab => \ir|sr_out\(0),
	datac => \actr|alu_ctr~15_combout\,
	datad => \ir|sr_out\(3),
	combout => \actr|alu_ctr[3]~16_combout\);

-- Location: LCCOMB_X32_Y19_N10
\alu|Mux14~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux14~12_combout\ = (\actr|alu_ctr[1]~14_combout\ & ((\actr|alu_ctr[3]~12_combout\ & ((\actr|alu_ctr[3]~16_combout\))) # (!\actr|alu_ctr[3]~12_combout\ & (\actr|alu_ctr[3]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[3]~17_combout\,
	datab => \actr|alu_ctr[3]~16_combout\,
	datac => \actr|alu_ctr[3]~12_combout\,
	datad => \actr|alu_ctr[1]~14_combout\,
	combout => \alu|Mux14~12_combout\);

-- Location: LCCOMB_X34_Y21_N28
\alu|ShiftLeft0~125\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~125_combout\ = (\alu|ShiftLeft0~28_combout\ & ((\actr|shift_ctr~1_combout\ & (!\ir|sr_out\(9))) # (!\actr|shift_ctr~1_combout\ & ((!\mux_ulaA_shift|m_out[3]~29_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|shift_ctr~1_combout\,
	datab => \ir|sr_out\(9),
	datac => \alu|ShiftLeft0~28_combout\,
	datad => \mux_ulaA_shift|m_out[3]~29_combout\,
	combout => \alu|ShiftLeft0~125_combout\);

-- Location: LCCOMB_X35_Y20_N14
\alu|Mux11~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux11~1_combout\ = (\alu|Mux9~17_combout\ & ((\alu|Mux9~5_combout\ & (\alu|Mux11~0_combout\)) # (!\alu|Mux9~5_combout\ & ((\alu|ShiftLeft0~125_combout\))))) # (!\alu|Mux9~17_combout\ & (((\alu|Mux9~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux11~0_combout\,
	datab => \alu|ShiftLeft0~125_combout\,
	datac => \alu|Mux9~17_combout\,
	datad => \alu|Mux9~5_combout\,
	combout => \alu|Mux11~1_combout\);

-- Location: LCCOMB_X35_Y20_N24
\alu|Mux11~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux11~2_combout\ = (\alu|Mux11~1_combout\ & ((\alu|ShiftLeft0~58_combout\) # ((\alu|Mux9~4_combout\)))) # (!\alu|Mux11~1_combout\ & (((\alu|ShiftLeft0~94_combout\ & !\alu|Mux9~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftLeft0~58_combout\,
	datab => \alu|ShiftLeft0~94_combout\,
	datac => \alu|Mux11~1_combout\,
	datad => \alu|Mux9~4_combout\,
	combout => \alu|Mux11~2_combout\);

-- Location: LCCOMB_X35_Y20_N22
\alu|Mux11~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux11~3_combout\ = (\actr|alu_ctr[2]~22_combout\ & (!\alu|Mux11~0_combout\ & (!\actr|alu_ctr[0]~21_combout\))) # (!\actr|alu_ctr[2]~22_combout\ & (((\alu|Mux11~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux11~0_combout\,
	datab => \actr|alu_ctr[0]~21_combout\,
	datac => \actr|alu_ctr[2]~22_combout\,
	datad => \alu|Mux11~2_combout\,
	combout => \alu|Mux11~3_combout\);

-- Location: LCCOMB_X28_Y24_N8
\alu|ShiftRight0~57\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~57_combout\ = (\alu|ShiftRight1~65_combout\ & ((\mux_ulaA_shift|m_out[2]~32_combout\ & (\alu|ShiftRight0~18_combout\)) # (!\mux_ulaA_shift|m_out[2]~32_combout\ & ((\alu|ShiftRight0~24_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight1~65_combout\,
	datab => \alu|ShiftRight0~18_combout\,
	datac => \mux_ulaA_shift|m_out[2]~32_combout\,
	datad => \alu|ShiftRight0~24_combout\,
	combout => \alu|ShiftRight0~57_combout\);

-- Location: LCCOMB_X29_Y22_N14
\alu|ShiftRight1~75\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~75_combout\ = (!\mux_ulaA_shift|m_out[2]~32_combout\ & ((\actr|shift_ctr~1_combout\ & (\ir|sr_out\(9))) # (!\actr|shift_ctr~1_combout\ & ((\mux_ulaA_shift|m_out[3]~29_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|shift_ctr~1_combout\,
	datab => \ir|sr_out\(9),
	datac => \mux_ulaA_shift|m_out[3]~29_combout\,
	datad => \mux_ulaA_shift|m_out[2]~32_combout\,
	combout => \alu|ShiftRight1~75_combout\);

-- Location: LCCOMB_X28_Y24_N22
\alu|ShiftRight0~58\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~58_combout\ = (!\mux_ulaB|Equal2~0_combout\ & (\alu|ShiftRight1~75_combout\ & ((\alu|ShiftRight0~19_combout\) # (\alu|ShiftRight0~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|Equal2~0_combout\,
	datab => \alu|ShiftRight1~75_combout\,
	datac => \alu|ShiftRight0~19_combout\,
	datad => \alu|ShiftRight0~20_combout\,
	combout => \alu|ShiftRight0~58_combout\);

-- Location: LCCOMB_X35_Y24_N14
\alu|ShiftRight0~59\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~59_combout\ = (\mux_ulaA_shift|m_out[3]~30_combout\ & (\mux_ulaA_shift|m_out[2]~32_combout\ & (\rgB|sr_out\(31) & !\mux_ulaB|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[3]~30_combout\,
	datab => \mux_ulaA_shift|m_out[2]~32_combout\,
	datac => \rgB|sr_out\(31),
	datad => \mux_ulaB|Equal2~0_combout\,
	combout => \alu|ShiftRight0~59_combout\);

-- Location: LCCOMB_X28_Y24_N4
\alu|ShiftRight0~60\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~60_combout\ = (\mux_ulaB|m_out[31]~28_combout\) # ((\alu|ShiftRight0~57_combout\) # ((\alu|ShiftRight0~58_combout\) # (\alu|ShiftRight0~59_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[31]~28_combout\,
	datab => \alu|ShiftRight0~57_combout\,
	datac => \alu|ShiftRight0~58_combout\,
	datad => \alu|ShiftRight0~59_combout\,
	combout => \alu|ShiftRight0~60_combout\);

-- Location: LCCOMB_X35_Y20_N16
\alu|Mux11~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux11~4_combout\ = (\actr|alu_ctr[0]~21_combout\ & (\actr|alu_ctr[1]~14_combout\ & ((\mux_ulaB|m_out[20]~76_combout\) # (\mux_ulaA_shift|m_out[20]~11_combout\)))) # (!\actr|alu_ctr[0]~21_combout\ & (((\mux_ulaB|m_out[20]~76_combout\ & 
-- \mux_ulaA_shift|m_out[20]~11_combout\)) # (!\actr|alu_ctr[1]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[20]~76_combout\,
	datab => \actr|alu_ctr[0]~21_combout\,
	datac => \mux_ulaA_shift|m_out[20]~11_combout\,
	datad => \actr|alu_ctr[1]~14_combout\,
	combout => \alu|Mux11~4_combout\);

-- Location: LCCOMB_X28_Y20_N12
\alu|ShiftRight1~77\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~77_combout\ = (\alu|ShiftRight1~76_combout\) # ((\alu|ShiftRight0~57_combout\) # ((\alu|ShiftRight1~75_combout\ & \alu|ShiftRight1~91_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight1~76_combout\,
	datab => \alu|ShiftRight1~75_combout\,
	datac => \alu|ShiftRight1~91_combout\,
	datad => \alu|ShiftRight0~57_combout\,
	combout => \alu|ShiftRight1~77_combout\);

-- Location: LCCOMB_X35_Y20_N18
\alu|Mux11~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux11~5_combout\ = (\alu|Mux9~6_combout\ & ((\alu|Mux11~4_combout\ & (\alu|Add1~40_combout\)) # (!\alu|Mux11~4_combout\ & ((\alu|ShiftRight1~77_combout\))))) # (!\alu|Mux9~6_combout\ & (\alu|Mux11~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux9~6_combout\,
	datab => \alu|Mux11~4_combout\,
	datac => \alu|Add1~40_combout\,
	datad => \alu|ShiftRight1~77_combout\,
	combout => \alu|Mux11~5_combout\);

-- Location: LCCOMB_X35_Y20_N28
\alu|Mux11~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux11~6_combout\ = (\alu|Mux28~6_combout\ & ((\alu|Mux9~7_combout\ & (\alu|tmp[20]~40_combout\)) # (!\alu|Mux9~7_combout\ & ((\alu|Mux11~5_combout\))))) # (!\alu|Mux28~6_combout\ & (!\alu|Mux9~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux28~6_combout\,
	datab => \alu|Mux9~7_combout\,
	datac => \alu|tmp[20]~40_combout\,
	datad => \alu|Mux11~5_combout\,
	combout => \alu|Mux11~6_combout\);

-- Location: LCCOMB_X35_Y20_N2
\alu|Mux11~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux11~7_combout\ = (\alu|Mux28~4_combout\ & ((\alu|Mux11~6_combout\ & ((\alu|ShiftRight0~60_combout\))) # (!\alu|Mux11~6_combout\ & (\mux_ulaB|m_out[31]~29_combout\)))) # (!\alu|Mux28~4_combout\ & (((\alu|Mux11~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux28~4_combout\,
	datab => \mux_ulaB|m_out[31]~29_combout\,
	datac => \alu|ShiftRight0~60_combout\,
	datad => \alu|Mux11~6_combout\,
	combout => \alu|Mux11~7_combout\);

-- Location: LCCOMB_X35_Y20_N8
\alu|Mux11~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux11~8_combout\ = (\alu|Mux14~10_combout\ & ((\alu|Mux11~7_combout\) # ((\alu|Mux14~12_combout\ & \alu|Mux11~3_combout\)))) # (!\alu|Mux14~10_combout\ & (\alu|Mux14~12_combout\ & (\alu|Mux11~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux14~10_combout\,
	datab => \alu|Mux14~12_combout\,
	datac => \alu|Mux11~3_combout\,
	datad => \alu|Mux11~7_combout\,
	combout => \alu|Mux11~8_combout\);

-- Location: FF_X35_Y20_N9
\regULA|sr_out[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \alu|Mux11~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regULA|sr_out\(20));

-- Location: LCCOMB_X32_Y22_N26
\breg_data_mux|m_out[20]~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \breg_data_mux|m_out[20]~11_combout\ = (\ctr_mips|pstate.ldreg_st~q\ & (\rdm|sr_out\(20))) # (!\ctr_mips|pstate.ldreg_st~q\ & ((\regULA|sr_out\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rdm|sr_out\(20),
	datab => \ctr_mips|pstate.ldreg_st~q\,
	datad => \regULA|sr_out\(20),
	combout => \breg_data_mux|m_out[20]~11_combout\);

-- Location: FF_X29_Y24_N29
\bcoreg|breg32_rtl_1_bypass[51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \breg_data_mux|m_out[20]~11_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_1_bypass\(51));

-- Location: LCCOMB_X29_Y24_N28
\bcoreg|regB[20]~62\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|regB[20]~62_combout\ = (\bcoreg|breg32_rtl_1_bypass\(52) & ((\bcoreg|breg32~44_combout\ & (\bcoreg|breg32_rtl_1_bypass\(51))) # (!\bcoreg|breg32~44_combout\ & ((\bcoreg|breg32_rtl_1|auto_generated|ram_block1a20\))))) # 
-- (!\bcoreg|breg32_rtl_1_bypass\(52) & (((\bcoreg|breg32_rtl_1_bypass\(51)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|breg32_rtl_1_bypass\(52),
	datab => \bcoreg|breg32~44_combout\,
	datac => \bcoreg|breg32_rtl_1_bypass\(51),
	datad => \bcoreg|breg32_rtl_1|auto_generated|ram_block1a20\,
	combout => \bcoreg|regB[20]~62_combout\);

-- Location: LCCOMB_X29_Y24_N20
\bcoreg|regB[20]~96\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|regB[20]~96_combout\ = (\bcoreg|regB[20]~62_combout\ & ((\ir|sr_out\(20)) # (!\bcoreg|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|sr_out\(20),
	datac => \bcoreg|Equal1~0_combout\,
	datad => \bcoreg|regB[20]~62_combout\,
	combout => \bcoreg|regB[20]~96_combout\);

-- Location: FF_X29_Y24_N21
\rgB|sr_out[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|regB[20]~96_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rgB|sr_out\(20));

-- Location: FF_X35_Y21_N9
\ir|sr_out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mem|altsyncram_component|auto_generated|q_a\(14),
	sload => VCC,
	ena => \ctr_mips|ALT_INV_pstate.fetch_st~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|sr_out\(14));

-- Location: FF_X34_Y24_N1
\ir|sr_out[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mem|altsyncram_component|auto_generated|q_a\(19),
	sload => VCC,
	ena => \ctr_mips|ALT_INV_pstate.fetch_st~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|sr_out\(19));

-- Location: LCCOMB_X34_Y25_N10
\mux_reg_add|m_out[3]~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mux_reg_add|m_out[3]~3_combout\ = (\ctr_mips|pstate.writereg_st~q\ & (\ir|sr_out\(14))) # (!\ctr_mips|pstate.writereg_st~q\ & ((\ir|sr_out\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.writereg_st~q\,
	datac => \ir|sr_out\(14),
	datad => \ir|sr_out\(19),
	combout => \mux_reg_add|m_out[3]~3_combout\);

-- Location: LCCOMB_X31_Y27_N28
\bcoreg|regB[5]~81\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|regB[5]~81_combout\ = (\bcoreg|breg32_rtl_1_bypass\(22) & ((\bcoreg|breg32~44_combout\ & (\bcoreg|breg32_rtl_1_bypass\(21))) # (!\bcoreg|breg32~44_combout\ & ((\bcoreg|breg32_rtl_1|auto_generated|ram_block1a5\))))) # 
-- (!\bcoreg|breg32_rtl_1_bypass\(22) & (((\bcoreg|breg32_rtl_1_bypass\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|breg32_rtl_1_bypass\(22),
	datab => \bcoreg|breg32~44_combout\,
	datac => \bcoreg|breg32_rtl_1_bypass\(21),
	datad => \bcoreg|breg32_rtl_1|auto_generated|ram_block1a5\,
	combout => \bcoreg|regB[5]~81_combout\);

-- Location: LCCOMB_X31_Y27_N16
\bcoreg|regB[5]~107\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|regB[5]~107_combout\ = (\bcoreg|regB[5]~81_combout\ & ((\ir|sr_out\(20)) # (!\bcoreg|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|sr_out\(20),
	datab => \bcoreg|regB[5]~81_combout\,
	datad => \bcoreg|Equal1~0_combout\,
	combout => \bcoreg|regB[5]~107_combout\);

-- Location: FF_X31_Y27_N17
\rgB|sr_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|regB[5]~107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rgB|sr_out\(5));

-- Location: FF_X35_Y21_N7
\ir|sr_out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mem|altsyncram_component|auto_generated|q_a\(13),
	sload => VCC,
	ena => \ctr_mips|ALT_INV_pstate.fetch_st~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|sr_out\(13));

-- Location: LCCOMB_X34_Y25_N8
\mux_reg_add|m_out[2]~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mux_reg_add|m_out[2]~2_combout\ = (\ctr_mips|pstate.writereg_st~q\ & ((\ir|sr_out\(13)))) # (!\ctr_mips|pstate.writereg_st~q\ & (\ir|sr_out\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|sr_out\(18),
	datab => \ctr_mips|pstate.writereg_st~q\,
	datad => \ir|sr_out\(13),
	combout => \mux_reg_add|m_out[2]~2_combout\);

-- Location: LCCOMB_X34_Y26_N26
\bcoreg|regB[4]~82\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|regB[4]~82_combout\ = (\bcoreg|breg32~44_combout\ & (((\bcoreg|breg32_rtl_1_bypass\(19))))) # (!\bcoreg|breg32~44_combout\ & ((\bcoreg|breg32_rtl_1_bypass\(20) & ((\bcoreg|breg32_rtl_1|auto_generated|ram_block1a4\))) # 
-- (!\bcoreg|breg32_rtl_1_bypass\(20) & (\bcoreg|breg32_rtl_1_bypass\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|breg32~44_combout\,
	datab => \bcoreg|breg32_rtl_1_bypass\(20),
	datac => \bcoreg|breg32_rtl_1_bypass\(19),
	datad => \bcoreg|breg32_rtl_1|auto_generated|ram_block1a4\,
	combout => \bcoreg|regB[4]~82_combout\);

-- Location: LCCOMB_X29_Y25_N10
\bcoreg|regB[4]~108\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|regB[4]~108_combout\ = (\bcoreg|regB[4]~82_combout\ & ((\ir|sr_out\(20)) # (!\bcoreg|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ir|sr_out\(20),
	datac => \bcoreg|Equal1~0_combout\,
	datad => \bcoreg|regB[4]~82_combout\,
	combout => \bcoreg|regB[4]~108_combout\);

-- Location: FF_X29_Y25_N11
\rgB|sr_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|regB[4]~108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rgB|sr_out\(4));

-- Location: FF_X32_Y24_N13
\ir|sr_out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mem|altsyncram_component|auto_generated|q_a\(11),
	sload => VCC,
	ena => \ctr_mips|ALT_INV_pstate.fetch_st~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|sr_out\(11));

-- Location: LCCOMB_X34_Y25_N16
\mux_reg_add|m_out[0]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mux_reg_add|m_out[0]~0_combout\ = (\ctr_mips|pstate.writereg_st~q\ & ((\ir|sr_out\(11)))) # (!\ctr_mips|pstate.writereg_st~q\ & (\ir|sr_out\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|sr_out\(16),
	datab => \ctr_mips|pstate.writereg_st~q\,
	datad => \ir|sr_out\(11),
	combout => \mux_reg_add|m_out[0]~0_combout\);

-- Location: FF_X29_Y25_N25
\bcoreg|breg32_rtl_1_bypass[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \breg_data_mux|m_out[3]~28_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_1_bypass\(17));

-- Location: LCCOMB_X29_Y25_N20
\bcoreg|regB[3]~84\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|regB[3]~84_combout\ = (!\bcoreg|Equal1~1_combout\ & ((\bcoreg|regB[3]~83_combout\ & (\bcoreg|breg32_rtl_1|auto_generated|ram_block1a3\)) # (!\bcoreg|regB[3]~83_combout\ & ((\bcoreg|breg32_rtl_1_bypass\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|Equal1~1_combout\,
	datab => \bcoreg|regB[3]~83_combout\,
	datac => \bcoreg|breg32_rtl_1|auto_generated|ram_block1a3\,
	datad => \bcoreg|breg32_rtl_1_bypass\(17),
	combout => \bcoreg|regB[3]~84_combout\);

-- Location: FF_X29_Y25_N21
\rgB|sr_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|regB[3]~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rgB|sr_out\(3));

-- Location: FF_X32_Y25_N7
\ir|sr_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mem|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \ctr_mips|ALT_INV_pstate.fetch_st~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|sr_out\(2));

-- Location: LCCOMB_X30_Y25_N4
\actr|alu_ctr[2]~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \actr|alu_ctr[2]~4_combout\ = (\ir|sr_out\(1)) # ((\ir|sr_out\(5) $ (\ir|sr_out\(2))) # (!\actr|alu_ctr~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|sr_out\(5),
	datab => \ir|sr_out\(2),
	datac => \ir|sr_out\(1),
	datad => \actr|alu_ctr~3_combout\,
	combout => \actr|alu_ctr[2]~4_combout\);

-- Location: LCCOMB_X30_Y25_N8
\actr|alu_ctr[2]~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \actr|alu_ctr[2]~8_combout\ = (!\actr|alu_ctr~7_combout\ & (!\actr|Equal5~1_combout\ & (\actr|alu_ctr[2]~4_combout\ & \actr|alu_ctr[0]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr~7_combout\,
	datab => \actr|Equal5~1_combout\,
	datac => \actr|alu_ctr[2]~4_combout\,
	datad => \actr|alu_ctr[0]~6_combout\,
	combout => \actr|alu_ctr[2]~8_combout\);

-- Location: LCCOMB_X30_Y25_N10
\actr|alu_ctr~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \actr|alu_ctr~2_combout\ = (\ir|sr_out\(1) & (!\ir|sr_out\(5) & (!\ir|sr_out\(2) & \actr|alu_ctr~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|sr_out\(1),
	datab => \ir|sr_out\(5),
	datac => \ir|sr_out\(2),
	datad => \actr|alu_ctr~1_combout\,
	combout => \actr|alu_ctr~2_combout\);

-- Location: LCCOMB_X30_Y25_N22
\actr|alu_ctr[2]~22\ : cycloneiv_lcell_comb
-- Equation(s):
-- \actr|alu_ctr[2]~22_combout\ = (\actr|alu_ctr~2_combout\) # ((\actr|alu_ctr[2]~9_combout\ & (!\actr|Equal5~3_combout\ & \actr|alu_ctr[2]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[2]~9_combout\,
	datab => \actr|Equal5~3_combout\,
	datac => \actr|alu_ctr[2]~8_combout\,
	datad => \actr|alu_ctr~2_combout\,
	combout => \actr|alu_ctr[2]~22_combout\);

-- Location: LCCOMB_X36_Y22_N16
\alu|ShiftLeft0~24\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~24_combout\ = (\alu|Mux31~17_combout\ & ((\alu|ShiftLeft0~23_combout\) # ((\mux_ulaA_shift|m_out[1]~34_combout\ & \alu|ShiftLeft0~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[1]~34_combout\,
	datab => \alu|ShiftLeft0~18_combout\,
	datac => \alu|Mux31~17_combout\,
	datad => \alu|ShiftLeft0~23_combout\,
	combout => \alu|ShiftLeft0~24_combout\);

-- Location: LCCOMB_X36_Y22_N14
\alu|Mux12~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux12~1_combout\ = (\alu|Mux9~5_combout\ & ((\alu|a32~16_combout\) # ((!\alu|Mux9~17_combout\)))) # (!\alu|Mux9~5_combout\ & (((\alu|ShiftLeft0~24_combout\ & \alu|Mux9~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|a32~16_combout\,
	datab => \alu|ShiftLeft0~24_combout\,
	datac => \alu|Mux9~5_combout\,
	datad => \alu|Mux9~17_combout\,
	combout => \alu|Mux12~1_combout\);

-- Location: LCCOMB_X36_Y22_N28
\alu|Mux12~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux12~2_combout\ = (\alu|Mux9~4_combout\ & (((\alu|Mux12~1_combout\)))) # (!\alu|Mux9~4_combout\ & ((\alu|Mux12~1_combout\ & (\alu|ShiftLeft0~54_combout\)) # (!\alu|Mux12~1_combout\ & ((\alu|ShiftLeft0~90_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux9~4_combout\,
	datab => \alu|ShiftLeft0~54_combout\,
	datac => \alu|Mux12~1_combout\,
	datad => \alu|ShiftLeft0~90_combout\,
	combout => \alu|Mux12~2_combout\);

-- Location: LCCOMB_X36_Y22_N6
\alu|Mux12~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux12~3_combout\ = (\alu|Mux14~12_combout\ & ((\alu|Mux12~0_combout\) # ((!\actr|alu_ctr[2]~22_combout\ & \alu|Mux12~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux12~0_combout\,
	datab => \actr|alu_ctr[2]~22_combout\,
	datac => \alu|Mux14~12_combout\,
	datad => \alu|Mux12~2_combout\,
	combout => \alu|Mux12~3_combout\);

-- Location: LCCOMB_X35_Y24_N22
\alu|ShiftRight0~52\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~52_combout\ = (\mux_ulaA_shift|m_out[3]~30_combout\ & ((\mux_ulaA_shift|m_out[2]~32_combout\ & ((\rgB|sr_out\(31)))) # (!\mux_ulaA_shift|m_out[2]~32_combout\ & (\alu|ShiftRight1~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[3]~30_combout\,
	datab => \mux_ulaA_shift|m_out[2]~32_combout\,
	datac => \alu|ShiftRight1~62_combout\,
	datad => \rgB|sr_out\(31),
	combout => \alu|ShiftRight0~52_combout\);

-- Location: LCCOMB_X35_Y24_N16
\alu|ShiftRight0~54\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~54_combout\ = (!\mux_ulaB|Equal2~0_combout\ & ((\alu|ShiftRight0~52_combout\) # ((!\mux_ulaA_shift|m_out[3]~30_combout\ & \alu|ShiftRight0~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|Equal2~0_combout\,
	datab => \mux_ulaA_shift|m_out[3]~30_combout\,
	datac => \alu|ShiftRight0~52_combout\,
	datad => \alu|ShiftRight0~53_combout\,
	combout => \alu|ShiftRight0~54_combout\);

-- Location: LCCOMB_X35_Y24_N30
\alu|ShiftRight0~55\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~55_combout\ = (\mux_ulaB|m_out[31]~28_combout\) # (\alu|ShiftRight0~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[31]~28_combout\,
	datad => \alu|ShiftRight0~54_combout\,
	combout => \alu|ShiftRight0~55_combout\);

-- Location: LCCOMB_X37_Y22_N4
\alu|Mux12~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux12~4_combout\ = (\actr|alu_ctr[1]~14_combout\ & ((\mux_ulaB|m_out[19]~77_combout\ & ((\mux_ulaA_shift|m_out[19]~12_combout\) # (\actr|alu_ctr[0]~21_combout\))) # (!\mux_ulaB|m_out[19]~77_combout\ & (\mux_ulaA_shift|m_out[19]~12_combout\ & 
-- \actr|alu_ctr[0]~21_combout\)))) # (!\actr|alu_ctr[1]~14_combout\ & (((!\actr|alu_ctr[0]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[19]~77_combout\,
	datab => \mux_ulaA_shift|m_out[19]~12_combout\,
	datac => \actr|alu_ctr[1]~14_combout\,
	datad => \actr|alu_ctr[0]~21_combout\,
	combout => \alu|Mux12~4_combout\);

-- Location: LCCOMB_X34_Y22_N26
\alu|Mux12~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux12~5_combout\ = (\alu|Mux9~6_combout\ & ((\alu|Mux12~4_combout\ & ((\alu|Add1~38_combout\))) # (!\alu|Mux12~4_combout\ & (\alu|ShiftRight1~70_combout\)))) # (!\alu|Mux9~6_combout\ & (((\alu|Mux12~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight1~70_combout\,
	datab => \alu|Mux9~6_combout\,
	datac => \alu|Mux12~4_combout\,
	datad => \alu|Add1~38_combout\,
	combout => \alu|Mux12~5_combout\);

-- Location: LCCOMB_X34_Y22_N4
\alu|Mux12~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux12~6_combout\ = (\alu|Mux28~6_combout\ & ((\alu|Mux9~7_combout\ & ((\alu|tmp[19]~38_combout\))) # (!\alu|Mux9~7_combout\ & (\alu|Mux12~5_combout\)))) # (!\alu|Mux28~6_combout\ & (!\alu|Mux9~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux28~6_combout\,
	datab => \alu|Mux9~7_combout\,
	datac => \alu|Mux12~5_combout\,
	datad => \alu|tmp[19]~38_combout\,
	combout => \alu|Mux12~6_combout\);

-- Location: LCCOMB_X34_Y22_N22
\alu|Mux12~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux12~7_combout\ = (\alu|Mux28~4_combout\ & ((\alu|Mux12~6_combout\ & (\alu|ShiftRight0~55_combout\)) # (!\alu|Mux12~6_combout\ & ((\mux_ulaB|m_out[31]~29_combout\))))) # (!\alu|Mux28~4_combout\ & (((\alu|Mux12~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux28~4_combout\,
	datab => \alu|ShiftRight0~55_combout\,
	datac => \alu|Mux12~6_combout\,
	datad => \mux_ulaB|m_out[31]~29_combout\,
	combout => \alu|Mux12~7_combout\);

-- Location: LCCOMB_X35_Y23_N14
\alu|Mux12~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux12~8_combout\ = (\alu|Mux12~3_combout\) # ((\alu|Mux14~10_combout\ & \alu|Mux12~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu|Mux14~10_combout\,
	datac => \alu|Mux12~3_combout\,
	datad => \alu|Mux12~7_combout\,
	combout => \alu|Mux12~8_combout\);

-- Location: FF_X35_Y23_N15
\regULA|sr_out[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \alu|Mux12~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regULA|sr_out\(19));

-- Location: FF_X36_Y25_N19
\rdm|sr_out[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mem|altsyncram_component|auto_generated|q_a\(19),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rdm|sr_out\(19));

-- Location: LCCOMB_X31_Y22_N2
\breg_data_mux|m_out[19]~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \breg_data_mux|m_out[19]~12_combout\ = (\ctr_mips|pstate.ldreg_st~q\ & ((\rdm|sr_out\(19)))) # (!\ctr_mips|pstate.ldreg_st~q\ & (\regULA|sr_out\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \regULA|sr_out\(19),
	datac => \rdm|sr_out\(19),
	datad => \ctr_mips|pstate.ldreg_st~q\,
	combout => \breg_data_mux|m_out[19]~12_combout\);

-- Location: FF_X35_Y21_N27
\bcoreg|breg32_rtl_1_bypass[49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \breg_data_mux|m_out[19]~12_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_1_bypass\(49));

-- Location: LCCOMB_X32_Y22_N4
\bcoreg|regB[19]~64\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|regB[19]~64_combout\ = (!\bcoreg|Equal1~1_combout\ & ((\bcoreg|regB[19]~63_combout\ & ((\bcoreg|breg32_rtl_1|auto_generated|ram_block1a19\))) # (!\bcoreg|regB[19]~63_combout\ & (\bcoreg|breg32_rtl_1_bypass\(49)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|regB[19]~63_combout\,
	datab => \bcoreg|breg32_rtl_1_bypass\(49),
	datac => \bcoreg|Equal1~1_combout\,
	datad => \bcoreg|breg32_rtl_1|auto_generated|ram_block1a19\,
	combout => \bcoreg|regB[19]~64_combout\);

-- Location: FF_X32_Y22_N5
\rgB|sr_out[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|regB[19]~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rgB|sr_out\(19));

-- Location: FF_X32_Y26_N1
\ir|sr_out[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mem|altsyncram_component|auto_generated|q_a\(29),
	sload => VCC,
	ena => \ctr_mips|ALT_INV_pstate.fetch_st~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|sr_out\(29));

-- Location: LCCOMB_X34_Y27_N0
\ctr_mips|nstate.rtype_ex_st~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \ctr_mips|nstate.rtype_ex_st~2_combout\ = (\ctr_mips|pstate.decode_st~q\ & (!\ir|sr_out\(29) & (!\ir|sr_out\(28) & !\ir|sr_out\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.decode_st~q\,
	datab => \ir|sr_out\(29),
	datac => \ir|sr_out\(28),
	datad => \ir|sr_out\(26),
	combout => \ctr_mips|nstate.rtype_ex_st~2_combout\);

-- Location: LCCOMB_X34_Y27_N10
\ctr_mips|nstate.rtype_ex_st~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \ctr_mips|nstate.rtype_ex_st~3_combout\ = (!\ir|sr_out\(31) & (!\ir|sr_out\(27) & (!\ir|sr_out\(30) & \ctr_mips|nstate.rtype_ex_st~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|sr_out\(31),
	datab => \ir|sr_out\(27),
	datac => \ir|sr_out\(30),
	datad => \ctr_mips|nstate.rtype_ex_st~2_combout\,
	combout => \ctr_mips|nstate.rtype_ex_st~3_combout\);

-- Location: FF_X31_Y25_N27
\ctr_mips|pstate.rtype_ex_st\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \ctr_mips|nstate.rtype_ex_st~3_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ctr_mips|pstate.rtype_ex_st~q\);

-- Location: LCCOMB_X31_Y25_N26
\actr|Equal5~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \actr|Equal5~3_combout\ = (!\ctr_mips|pstate.branch_ex_st~q\ & (!\ctr_mips|pstate.andi_ex_st~q\ & (!\ctr_mips|pstate.rtype_ex_st~q\ & !\ctr_mips|pstate.ori_ex_st~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.branch_ex_st~q\,
	datab => \ctr_mips|pstate.andi_ex_st~q\,
	datac => \ctr_mips|pstate.rtype_ex_st~q\,
	datad => \ctr_mips|pstate.ori_ex_st~q\,
	combout => \actr|Equal5~3_combout\);

-- Location: LCCOMB_X31_Y25_N18
\actr|Equal5~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \actr|Equal5~2_combout\ = (\ctr_mips|pstate.branch_ex_st~q\ & (!\ctr_mips|pstate.andi_ex_st~q\ & (!\ctr_mips|pstate.rtype_ex_st~q\ & !\ctr_mips|pstate.ori_ex_st~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.branch_ex_st~q\,
	datab => \ctr_mips|pstate.andi_ex_st~q\,
	datac => \ctr_mips|pstate.rtype_ex_st~q\,
	datad => \ctr_mips|pstate.ori_ex_st~q\,
	combout => \actr|Equal5~2_combout\);

-- Location: LCCOMB_X30_Y25_N2
\actr|alu_ctr[3]~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \actr|alu_ctr[3]~11_combout\ = (!\actr|Equal5~2_combout\ & (!\actr|alu_ctr~2_combout\ & ((!\actr|alu_ctr~3_combout\) # (!\actr|alu_ctr~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr~10_combout\,
	datab => \actr|Equal5~2_combout\,
	datac => \actr|alu_ctr~3_combout\,
	datad => \actr|alu_ctr~2_combout\,
	combout => \actr|alu_ctr[3]~11_combout\);

-- Location: LCCOMB_X30_Y25_N20
\actr|alu_ctr[3]~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \actr|alu_ctr[3]~12_combout\ = (\actr|alu_ctr[2]~9_combout\ & (!\actr|Equal5~3_combout\ & (\actr|alu_ctr[2]~8_combout\ & \actr|alu_ctr[3]~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[2]~9_combout\,
	datab => \actr|Equal5~3_combout\,
	datac => \actr|alu_ctr[2]~8_combout\,
	datad => \actr|alu_ctr[3]~11_combout\,
	combout => \actr|alu_ctr[3]~12_combout\);

-- Location: LCCOMB_X31_Y19_N12
\actr|alu_ctr[3]~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \actr|alu_ctr[3]~18_combout\ = (\actr|alu_ctr[3]~12_combout\ & ((\actr|alu_ctr[3]~16_combout\))) # (!\actr|alu_ctr[3]~12_combout\ & (\actr|alu_ctr[3]~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[3]~17_combout\,
	datac => \actr|alu_ctr[3]~12_combout\,
	datad => \actr|alu_ctr[3]~16_combout\,
	combout => \actr|alu_ctr[3]~18_combout\);

-- Location: LCCOMB_X35_Y20_N26
\alu|Mux14~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux14~10_combout\ = (!\actr|alu_ctr[3]~18_combout\ & (((\actr|alu_ctr[0]~21_combout\) # (!\actr|alu_ctr[1]~14_combout\)) # (!\actr|alu_ctr[2]~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[2]~22_combout\,
	datab => \actr|alu_ctr[0]~21_combout\,
	datac => \actr|alu_ctr[3]~18_combout\,
	datad => \actr|alu_ctr[1]~14_combout\,
	combout => \alu|Mux14~10_combout\);

-- Location: LCCOMB_X27_Y19_N0
\alu|Mux13~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux13~4_combout\ = (\actr|alu_ctr[1]~14_combout\ & ((\mux_ulaB|m_out[18]~78_combout\ & ((\mux_ulaA_shift|m_out[18]~13_combout\) # (\actr|alu_ctr[0]~21_combout\))) # (!\mux_ulaB|m_out[18]~78_combout\ & (\mux_ulaA_shift|m_out[18]~13_combout\ & 
-- \actr|alu_ctr[0]~21_combout\)))) # (!\actr|alu_ctr[1]~14_combout\ & (((!\actr|alu_ctr[0]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100011010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[1]~14_combout\,
	datab => \mux_ulaB|m_out[18]~78_combout\,
	datac => \mux_ulaA_shift|m_out[18]~13_combout\,
	datad => \actr|alu_ctr[0]~21_combout\,
	combout => \alu|Mux13~4_combout\);

-- Location: LCCOMB_X35_Y22_N28
\alu|ShiftRight1~43\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~43_combout\ = (\rgB|sr_out\(18) & ((\actr|shift_ctr~1_combout\ & (!\ir|sr_out\(7))) # (!\actr|shift_ctr~1_combout\ & ((!\mux_ulaA_shift|m_out[1]~33_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rgB|sr_out\(18),
	datab => \ir|sr_out\(7),
	datac => \mux_ulaA_shift|m_out[1]~33_combout\,
	datad => \actr|shift_ctr~1_combout\,
	combout => \alu|ShiftRight1~43_combout\);

-- Location: LCCOMB_X35_Y22_N4
\alu|ShiftRight1~45\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~45_combout\ = (\mux_ulaA_shift|m_out[0]~36_combout\ & (((\alu|ShiftRight1~42_combout\)))) # (!\mux_ulaA_shift|m_out[0]~36_combout\ & ((\alu|ShiftRight1~44_combout\) # ((\alu|ShiftRight1~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight1~44_combout\,
	datab => \mux_ulaA_shift|m_out[0]~36_combout\,
	datac => \alu|ShiftRight1~42_combout\,
	datad => \alu|ShiftRight1~43_combout\,
	combout => \alu|ShiftRight1~45_combout\);

-- Location: LCCOMB_X35_Y22_N10
\alu|ShiftRight0~48\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~48_combout\ = (\mux_ulaA_shift|m_out[2]~32_combout\ & ((\alu|ShiftRight1~41_combout\))) # (!\mux_ulaA_shift|m_out[2]~32_combout\ & (\alu|ShiftRight1~45_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[2]~32_combout\,
	datac => \alu|ShiftRight1~45_combout\,
	datad => \alu|ShiftRight1~41_combout\,
	combout => \alu|ShiftRight0~48_combout\);

-- Location: LCCOMB_X26_Y22_N18
\alu|ShiftRight1~46\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~46_combout\ = (!\mux_ulaA_shift|m_out[3]~30_combout\ & ((\mux_ulaB|m_out[31]~28_combout\) # ((!\mux_ulaB|Equal2~0_combout\ & \alu|ShiftRight0~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[3]~30_combout\,
	datab => \mux_ulaB|Equal2~0_combout\,
	datac => \mux_ulaB|m_out[31]~28_combout\,
	datad => \alu|ShiftRight0~48_combout\,
	combout => \alu|ShiftRight1~46_combout\);

-- Location: LCCOMB_X26_Y22_N12
\alu|ShiftRight1~52\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~52_combout\ = (\alu|ShiftRight1~46_combout\) # ((\mux_ulaA_shift|m_out[3]~30_combout\ & \alu|ShiftRight1~51_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[3]~30_combout\,
	datac => \alu|ShiftRight1~51_combout\,
	datad => \alu|ShiftRight1~46_combout\,
	combout => \alu|ShiftRight1~52_combout\);

-- Location: LCCOMB_X27_Y19_N30
\alu|Mux13~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux13~5_combout\ = (\alu|Mux9~6_combout\ & ((\alu|Mux13~4_combout\ & ((\alu|Add1~36_combout\))) # (!\alu|Mux13~4_combout\ & (\alu|ShiftRight1~52_combout\)))) # (!\alu|Mux9~6_combout\ & (\alu|Mux13~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux9~6_combout\,
	datab => \alu|Mux13~4_combout\,
	datac => \alu|ShiftRight1~52_combout\,
	datad => \alu|Add1~36_combout\,
	combout => \alu|Mux13~5_combout\);

-- Location: LCCOMB_X27_Y19_N8
\alu|Mux13~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux13~6_combout\ = (\alu|Mux28~6_combout\ & ((\alu|Mux9~7_combout\ & ((\alu|tmp[18]~36_combout\))) # (!\alu|Mux9~7_combout\ & (\alu|Mux13~5_combout\)))) # (!\alu|Mux28~6_combout\ & (!\alu|Mux9~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux28~6_combout\,
	datab => \alu|Mux9~7_combout\,
	datac => \alu|Mux13~5_combout\,
	datad => \alu|tmp[18]~36_combout\,
	combout => \alu|Mux13~6_combout\);

-- Location: LCCOMB_X27_Y25_N14
\alu|ShiftRight0~46\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~46_combout\ = (\mux_ulaA_shift|m_out[0]~36_combout\ & (((\rgB|sr_out\(31))))) # (!\mux_ulaA_shift|m_out[0]~36_combout\ & ((\mux_ulaA_shift|m_out[1]~34_combout\ & ((\rgB|sr_out\(31)))) # (!\mux_ulaA_shift|m_out[1]~34_combout\ & 
-- (\rgB|sr_out\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[0]~36_combout\,
	datab => \rgB|sr_out\(30),
	datac => \rgB|sr_out\(31),
	datad => \mux_ulaA_shift|m_out[1]~34_combout\,
	combout => \alu|ShiftRight0~46_combout\);

-- Location: LCCOMB_X26_Y22_N4
\alu|ShiftRight0~47\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~47_combout\ = (\mux_ulaA_shift|m_out[2]~32_combout\ & (\alu|ShiftRight0~46_combout\)) # (!\mux_ulaA_shift|m_out[2]~32_combout\ & ((\alu|ShiftRight1~39_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ulaA_shift|m_out[2]~32_combout\,
	datac => \alu|ShiftRight0~46_combout\,
	datad => \alu|ShiftRight1~39_combout\,
	combout => \alu|ShiftRight0~47_combout\);

-- Location: LCCOMB_X26_Y22_N14
\alu|ShiftRight0~49\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~49_combout\ = (!\mux_ulaB|Equal2~0_combout\ & ((\mux_ulaA_shift|m_out[3]~30_combout\ & (\alu|ShiftRight0~47_combout\)) # (!\mux_ulaA_shift|m_out[3]~30_combout\ & ((\alu|ShiftRight0~48_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[3]~30_combout\,
	datab => \mux_ulaB|Equal2~0_combout\,
	datac => \alu|ShiftRight0~47_combout\,
	datad => \alu|ShiftRight0~48_combout\,
	combout => \alu|ShiftRight0~49_combout\);

-- Location: LCCOMB_X26_Y22_N0
\alu|ShiftRight0~50\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~50_combout\ = (\alu|ShiftRight0~49_combout\) # (\mux_ulaB|m_out[31]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|ShiftRight0~49_combout\,
	datad => \mux_ulaB|m_out[31]~28_combout\,
	combout => \alu|ShiftRight0~50_combout\);

-- Location: LCCOMB_X27_Y19_N10
\alu|Mux13~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux13~7_combout\ = (\alu|Mux28~4_combout\ & ((\alu|Mux13~6_combout\ & ((\alu|ShiftRight0~50_combout\))) # (!\alu|Mux13~6_combout\ & (\mux_ulaB|m_out[31]~29_combout\)))) # (!\alu|Mux28~4_combout\ & (((\alu|Mux13~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux28~4_combout\,
	datab => \mux_ulaB|m_out[31]~29_combout\,
	datac => \alu|Mux13~6_combout\,
	datad => \alu|ShiftRight0~50_combout\,
	combout => \alu|Mux13~7_combout\);

-- Location: LCCOMB_X36_Y19_N20
\alu|Mux13~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux13~0_combout\ = (\actr|alu_ctr[2]~22_combout\ & (!\mux_ulaB|m_out[18]~78_combout\ & (!\actr|alu_ctr[0]~21_combout\ & !\mux_ulaA_shift|m_out[18]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[2]~22_combout\,
	datab => \mux_ulaB|m_out[18]~78_combout\,
	datac => \actr|alu_ctr[0]~21_combout\,
	datad => \mux_ulaA_shift|m_out[18]~13_combout\,
	combout => \alu|Mux13~0_combout\);

-- Location: LCCOMB_X36_Y19_N2
\alu|Mux13~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux13~2_combout\ = (\alu|Mux13~1_combout\ & ((\alu|Mux9~4_combout\) # ((\alu|ShiftLeft0~50_combout\)))) # (!\alu|Mux13~1_combout\ & (!\alu|Mux9~4_combout\ & ((\alu|ShiftLeft0~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux13~1_combout\,
	datab => \alu|Mux9~4_combout\,
	datac => \alu|ShiftLeft0~50_combout\,
	datad => \alu|ShiftLeft0~86_combout\,
	combout => \alu|Mux13~2_combout\);

-- Location: LCCOMB_X36_Y19_N28
\alu|Mux13~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux13~3_combout\ = (\alu|Mux14~12_combout\ & ((\alu|Mux13~0_combout\) # ((!\actr|alu_ctr[2]~22_combout\ & \alu|Mux13~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[2]~22_combout\,
	datab => \alu|Mux13~0_combout\,
	datac => \alu|Mux14~12_combout\,
	datad => \alu|Mux13~2_combout\,
	combout => \alu|Mux13~3_combout\);

-- Location: LCCOMB_X35_Y23_N0
\alu|Mux13~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux13~8_combout\ = (\alu|Mux13~3_combout\) # ((\alu|Mux14~10_combout\ & \alu|Mux13~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu|Mux14~10_combout\,
	datac => \alu|Mux13~7_combout\,
	datad => \alu|Mux13~3_combout\,
	combout => \alu|Mux13~8_combout\);

-- Location: FF_X35_Y23_N1
\regULA|sr_out[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \alu|Mux13~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regULA|sr_out\(18));

-- Location: LCCOMB_X31_Y24_N18
\rdm|sr_out[18]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \rdm|sr_out[18]~feeder_combout\ = \mem|altsyncram_component|auto_generated|q_a\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mem|altsyncram_component|auto_generated|q_a\(18),
	combout => \rdm|sr_out[18]~feeder_combout\);

-- Location: FF_X31_Y24_N19
\rdm|sr_out[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \rdm|sr_out[18]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rdm|sr_out\(18));

-- Location: LCCOMB_X31_Y24_N8
\breg_data_mux|m_out[18]~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \breg_data_mux|m_out[18]~13_combout\ = (\ctr_mips|pstate.ldreg_st~q\ & ((\rdm|sr_out\(18)))) # (!\ctr_mips|pstate.ldreg_st~q\ & (\regULA|sr_out\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.ldreg_st~q\,
	datab => \regULA|sr_out\(18),
	datad => \rdm|sr_out\(18),
	combout => \breg_data_mux|m_out[18]~13_combout\);

-- Location: LCCOMB_X31_Y24_N22
\bcoreg|breg32_rtl_1_bypass[47]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|breg32_rtl_1_bypass[47]~feeder_combout\ = \breg_data_mux|m_out[18]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \breg_data_mux|m_out[18]~13_combout\,
	combout => \bcoreg|breg32_rtl_1_bypass[47]~feeder_combout\);

-- Location: FF_X31_Y24_N23
\bcoreg|breg32_rtl_1_bypass[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|breg32_rtl_1_bypass[47]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_1_bypass\(47));

-- Location: LCCOMB_X29_Y24_N6
\bcoreg|regB[18]~65\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|regB[18]~65_combout\ = (\bcoreg|breg32~44_combout\ & (((\bcoreg|breg32_rtl_1_bypass\(47))))) # (!\bcoreg|breg32~44_combout\ & ((\bcoreg|breg32_rtl_1_bypass\(48) & (\bcoreg|breg32_rtl_1|auto_generated|ram_block1a18\)) # 
-- (!\bcoreg|breg32_rtl_1_bypass\(48) & ((\bcoreg|breg32_rtl_1_bypass\(47))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|breg32_rtl_1|auto_generated|ram_block1a18\,
	datab => \bcoreg|breg32~44_combout\,
	datac => \bcoreg|breg32_rtl_1_bypass\(48),
	datad => \bcoreg|breg32_rtl_1_bypass\(47),
	combout => \bcoreg|regB[18]~65_combout\);

-- Location: LCCOMB_X29_Y24_N26
\bcoreg|regB[18]~97\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|regB[18]~97_combout\ = (\bcoreg|regB[18]~65_combout\ & ((\ir|sr_out\(20)) # (!\bcoreg|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|sr_out\(20),
	datac => \bcoreg|Equal1~0_combout\,
	datad => \bcoreg|regB[18]~65_combout\,
	combout => \bcoreg|regB[18]~97_combout\);

-- Location: FF_X29_Y24_N27
\rgB|sr_out[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|regB[18]~97_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rgB|sr_out\(18));

-- Location: FF_X36_Y24_N3
\ir|sr_out[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mem|altsyncram_component|auto_generated|q_a\(28),
	sload => VCC,
	ena => \ctr_mips|ALT_INV_pstate.fetch_st~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|sr_out\(28));

-- Location: LCCOMB_X31_Y25_N20
\ctr_mips|nstate.ori_ex_st~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \ctr_mips|nstate.ori_ex_st~0_combout\ = (\ir|sr_out\(29) & (\ir|sr_out\(28) & (\ctr_mips|pstate.decode_st~q\ & \ctr_mips|Selector2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|sr_out\(29),
	datab => \ir|sr_out\(28),
	datac => \ctr_mips|pstate.decode_st~q\,
	datad => \ctr_mips|Selector2~0_combout\,
	combout => \ctr_mips|nstate.ori_ex_st~0_combout\);

-- Location: LCCOMB_X32_Y25_N28
\ctr_mips|nstate.ori_ex_st~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \ctr_mips|nstate.ori_ex_st~1_combout\ = (\ctr_mips|nstate.ori_ex_st~0_combout\ & \ir|sr_out\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ctr_mips|nstate.ori_ex_st~0_combout\,
	datad => \ir|sr_out\(26),
	combout => \ctr_mips|nstate.ori_ex_st~1_combout\);

-- Location: FF_X31_Y25_N5
\ctr_mips|pstate.ori_ex_st\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \ctr_mips|nstate.ori_ex_st~1_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ctr_mips|pstate.ori_ex_st~q\);

-- Location: LCCOMB_X29_Y25_N4
\mux_ulaB|m_out[31]~30\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mux_ulaB|m_out[31]~30_combout\ = (!\ctr_mips|pstate.andi_ex_st~q\ & !\ctr_mips|pstate.ori_ex_st~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ctr_mips|pstate.andi_ex_st~q\,
	datac => \ctr_mips|pstate.ori_ex_st~q\,
	combout => \mux_ulaB|m_out[31]~30_combout\);

-- Location: LCCOMB_X34_Y27_N30
\ctr_mips|Selector2~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \ctr_mips|Selector2~2_combout\ = ((\ctr_mips|Selector2~1_combout\ & (\ctr_mips|Selector2~0_combout\ & \ctr_mips|pstate.c_mem_add_st~q\))) # (!\mux_ulaB|m_out[31]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|Selector2~1_combout\,
	datab => \ctr_mips|Selector2~0_combout\,
	datac => \ctr_mips|pstate.c_mem_add_st~q\,
	datad => \mux_ulaB|m_out[31]~30_combout\,
	combout => \ctr_mips|Selector2~2_combout\);

-- Location: FF_X34_Y27_N31
\ctr_mips|pstate.arith_imm_st\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ctr_mips|Selector2~2_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ctr_mips|pstate.arith_imm_st~q\);

-- Location: LCCOMB_X34_Y26_N0
\ctr_mips|WideOr4~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \ctr_mips|WideOr4~0_combout\ = (\ctr_mips|pstate.writereg_st~q\) # ((\ctr_mips|pstate.ldreg_st~q\) # (\ctr_mips|pstate.arith_imm_st~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.writereg_st~q\,
	datab => \ctr_mips|pstate.ldreg_st~q\,
	datad => \ctr_mips|pstate.arith_imm_st~q\,
	combout => \ctr_mips|WideOr4~0_combout\);

-- Location: FF_X34_Y26_N15
\bcoreg|breg32_rtl_1_bypass[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \ctr_mips|WideOr4~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_1_bypass\(0));

-- Location: FF_X34_Y26_N3
\bcoreg|breg32_rtl_1_bypass[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mem|altsyncram_component|auto_generated|q_a\(20),
	sload => VCC,
	ena => \ctr_mips|ALT_INV_pstate.fetch_st~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_1_bypass\(10));

-- Location: FF_X34_Y26_N25
\bcoreg|breg32_rtl_1_bypass[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mux_reg_add|m_out[4]~4_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_1_bypass\(9));

-- Location: LCCOMB_X34_Y26_N2
\bcoreg|breg32~43\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|breg32~43_combout\ = (\bcoreg|breg32_rtl_1_bypass\(0) & (\bcoreg|breg32_rtl_1_bypass\(10) $ (!\bcoreg|breg32_rtl_1_bypass\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bcoreg|breg32_rtl_1_bypass\(0),
	datac => \bcoreg|breg32_rtl_1_bypass\(10),
	datad => \bcoreg|breg32_rtl_1_bypass\(9),
	combout => \bcoreg|breg32~43_combout\);

-- Location: LCCOMB_X35_Y27_N24
\bcoreg|breg32~44\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|breg32~44_combout\ = (\bcoreg|breg32~42_combout\ & (\bcoreg|breg32~43_combout\ & \bcoreg|breg32~41_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|breg32~42_combout\,
	datab => \bcoreg|breg32~43_combout\,
	datac => \bcoreg|breg32~41_combout\,
	combout => \bcoreg|breg32~44_combout\);

-- Location: LCCOMB_X32_Y27_N10
\bcoreg|regB[17]~66\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|regB[17]~66_combout\ = (\bcoreg|breg32_rtl_1_bypass\(46) & ((\bcoreg|breg32~44_combout\ & ((\bcoreg|breg32_rtl_1_bypass\(45)))) # (!\bcoreg|breg32~44_combout\ & (\bcoreg|breg32_rtl_1|auto_generated|ram_block1a17\)))) # 
-- (!\bcoreg|breg32_rtl_1_bypass\(46) & (((\bcoreg|breg32_rtl_1_bypass\(45)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|breg32_rtl_1|auto_generated|ram_block1a17\,
	datab => \bcoreg|breg32_rtl_1_bypass\(46),
	datac => \bcoreg|breg32_rtl_1_bypass\(45),
	datad => \bcoreg|breg32~44_combout\,
	combout => \bcoreg|regB[17]~66_combout\);

-- Location: LCCOMB_X29_Y25_N16
\bcoreg|regB[17]~98\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|regB[17]~98_combout\ = (\bcoreg|regB[17]~66_combout\ & ((\ir|sr_out\(20)) # (!\bcoreg|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \bcoreg|regB[17]~66_combout\,
	datac => \bcoreg|Equal1~0_combout\,
	datad => \ir|sr_out\(20),
	combout => \bcoreg|regB[17]~98_combout\);

-- Location: FF_X29_Y25_N17
\rgB|sr_out[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|regB[17]~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rgB|sr_out\(17));

-- Location: LCCOMB_X35_Y24_N26
\rdm|sr_out[16]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \rdm|sr_out[16]~feeder_combout\ = \mem|altsyncram_component|auto_generated|q_a\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mem|altsyncram_component|auto_generated|q_a\(16),
	combout => \rdm|sr_out[16]~feeder_combout\);

-- Location: FF_X35_Y24_N27
\rdm|sr_out[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \rdm|sr_out[16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rdm|sr_out\(16));

-- Location: LCCOMB_X31_Y19_N4
\alu|Mux15~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux15~3_combout\ = (\actr|alu_ctr[3]~18_combout\ & (!\mux_ulaA_shift|m_out[16]~15_combout\ & (!\mux_ulaB|m_out[16]~79_combout\ & !\actr|alu_ctr[0]~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[3]~18_combout\,
	datab => \mux_ulaA_shift|m_out[16]~15_combout\,
	datac => \mux_ulaB|m_out[16]~79_combout\,
	datad => \actr|alu_ctr[0]~21_combout\,
	combout => \alu|Mux15~3_combout\);

-- Location: LCCOMB_X31_Y19_N10
\alu|Mux16~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux16~8_combout\ = (\actr|alu_ctr[0]~21_combout\ & (\mux_ulaB|m_out[31]~29_combout\ & (!\alu|ShiftLeft0~16_combout\ & !\actr|alu_ctr[3]~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[0]~21_combout\,
	datab => \mux_ulaB|m_out[31]~29_combout\,
	datac => \alu|ShiftLeft0~16_combout\,
	datad => \actr|alu_ctr[3]~18_combout\,
	combout => \alu|Mux16~8_combout\);

-- Location: LCCOMB_X31_Y19_N14
\alu|Mux15~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux15~4_combout\ = (\alu|Mux15~3_combout\) # ((\alu|Mux16~8_combout\) # ((\alu|Mux16~0_combout\ & \alu|ShiftRight0~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux16~0_combout\,
	datab => \alu|Mux15~3_combout\,
	datac => \alu|Mux16~8_combout\,
	datad => \alu|ShiftRight0~30_combout\,
	combout => \alu|Mux15~4_combout\);

-- Location: LCCOMB_X34_Y21_N8
\alu|ShiftLeft0~79\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~79_combout\ = (\alu|ShiftRight1~21_combout\ & ((\alu|ShiftLeft0~27_combout\) # ((\alu|ShiftLeft0~40_combout\ & \alu|ShiftRight1~20_combout\)))) # (!\alu|ShiftRight1~21_combout\ & (((\alu|ShiftLeft0~40_combout\ & 
-- \alu|ShiftRight1~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight1~21_combout\,
	datab => \alu|ShiftLeft0~27_combout\,
	datac => \alu|ShiftLeft0~40_combout\,
	datad => \alu|ShiftRight1~20_combout\,
	combout => \alu|ShiftLeft0~79_combout\);

-- Location: LCCOMB_X34_Y21_N30
\alu|ShiftLeft0~74\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~74_combout\ = (\mux_ulaB|m_out[0]~63_combout\ & (\alu|ShiftRight0~90_combout\ & (\mux_ulaA_shift|m_out[4]~28_combout\ & \alu|Mux31~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[0]~63_combout\,
	datab => \alu|ShiftRight0~90_combout\,
	datac => \mux_ulaA_shift|m_out[4]~28_combout\,
	datad => \alu|Mux31~17_combout\,
	combout => \alu|ShiftLeft0~74_combout\);

-- Location: LCCOMB_X34_Y21_N12
\alu|ShiftLeft0~77\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~77_combout\ = (\mux_ulaA_shift|m_out[2]~32_combout\ & (\alu|ShiftLeft0~57_combout\)) # (!\mux_ulaA_shift|m_out[2]~32_combout\ & ((\alu|ShiftLeft0~76_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ulaA_shift|m_out[2]~32_combout\,
	datac => \alu|ShiftLeft0~57_combout\,
	datad => \alu|ShiftLeft0~76_combout\,
	combout => \alu|ShiftLeft0~77_combout\);

-- Location: LCCOMB_X34_Y21_N6
\alu|ShiftLeft0~78\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~78_combout\ = (\alu|ShiftLeft0~74_combout\) # ((!\mux_ulaA_shift|m_out[4]~28_combout\ & (!\mux_ulaA_shift|m_out[3]~30_combout\ & \alu|ShiftLeft0~77_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[4]~28_combout\,
	datab => \mux_ulaA_shift|m_out[3]~30_combout\,
	datac => \alu|ShiftLeft0~74_combout\,
	datad => \alu|ShiftLeft0~77_combout\,
	combout => \alu|ShiftLeft0~78_combout\);

-- Location: LCCOMB_X34_Y21_N18
\alu|ShiftLeft0~127\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~127_combout\ = (!\alu|ShiftLeft0~12_combout\ & (!\alu|ShiftLeft0~15_combout\ & ((\alu|ShiftLeft0~79_combout\) # (\alu|ShiftLeft0~78_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftLeft0~12_combout\,
	datab => \alu|ShiftLeft0~15_combout\,
	datac => \alu|ShiftLeft0~79_combout\,
	datad => \alu|ShiftLeft0~78_combout\,
	combout => \alu|ShiftLeft0~127_combout\);

-- Location: LCCOMB_X31_Y19_N28
\alu|Mux15~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux15~6_combout\ = (\actr|alu_ctr[3]~18_combout\ & ((\actr|alu_ctr[0]~21_combout\ & (\mux_ulaB|m_out[16]~79_combout\)) # (!\actr|alu_ctr[0]~21_combout\ & ((\alu|ShiftLeft0~127_combout\))))) # (!\actr|alu_ctr[3]~18_combout\ & 
-- (((\mux_ulaB|m_out[16]~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[3]~18_combout\,
	datab => \actr|alu_ctr[0]~21_combout\,
	datac => \mux_ulaB|m_out[16]~79_combout\,
	datad => \alu|ShiftLeft0~127_combout\,
	combout => \alu|Mux15~6_combout\);

-- Location: LCCOMB_X31_Y19_N30
\alu|Mux15~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux15~7_combout\ = (\actr|alu_ctr[0]~21_combout\ & ((\mux_ulaA_shift|m_out[16]~15_combout\ & ((!\alu|Mux15~6_combout\) # (!\actr|alu_ctr[3]~18_combout\))) # (!\mux_ulaA_shift|m_out[16]~15_combout\ & ((\alu|Mux15~6_combout\))))) # 
-- (!\actr|alu_ctr[0]~21_combout\ & (\alu|Mux15~6_combout\ & ((\actr|alu_ctr[3]~18_combout\) # (\mux_ulaA_shift|m_out[16]~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[3]~18_combout\,
	datab => \actr|alu_ctr[0]~21_combout\,
	datac => \mux_ulaA_shift|m_out[16]~15_combout\,
	datad => \alu|Mux15~6_combout\,
	combout => \alu|Mux15~7_combout\);

-- Location: LCCOMB_X31_Y19_N20
\alu|Mux15~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux15~1_combout\ = (\alu|Mux16~0_combout\ & ((\alu|ShiftRight0~30_combout\) # ((\alu|Add1~32_combout\ & \alu|Mux30~16_combout\)))) # (!\alu|Mux16~0_combout\ & (\alu|Add1~32_combout\ & (\alu|Mux30~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux16~0_combout\,
	datab => \alu|Add1~32_combout\,
	datac => \alu|Mux30~16_combout\,
	datad => \alu|ShiftRight0~30_combout\,
	combout => \alu|Mux15~1_combout\);

-- Location: LCCOMB_X31_Y19_N18
\alu|Mux15~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux15~2_combout\ = (\actr|alu_ctr[2]~22_combout\ & (\actr|alu_ctr[1]~14_combout\)) # (!\actr|alu_ctr[2]~22_combout\ & ((\actr|alu_ctr[1]~14_combout\ & (\alu|Mux15~7_combout\)) # (!\actr|alu_ctr[1]~14_combout\ & ((\alu|Mux15~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[2]~22_combout\,
	datab => \actr|alu_ctr[1]~14_combout\,
	datac => \alu|Mux15~7_combout\,
	datad => \alu|Mux15~1_combout\,
	combout => \alu|Mux15~2_combout\);

-- Location: LCCOMB_X31_Y19_N16
\alu|Mux15~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux15~5_combout\ = (\actr|alu_ctr[2]~22_combout\ & ((\alu|Mux15~2_combout\ & ((\alu|Mux15~4_combout\))) # (!\alu|Mux15~2_combout\ & (\alu|Mux15~0_combout\)))) # (!\actr|alu_ctr[2]~22_combout\ & (((\alu|Mux15~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux15~0_combout\,
	datab => \actr|alu_ctr[2]~22_combout\,
	datac => \alu|Mux15~4_combout\,
	datad => \alu|Mux15~2_combout\,
	combout => \alu|Mux15~5_combout\);

-- Location: FF_X31_Y19_N17
\regULA|sr_out[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \alu|Mux15~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regULA|sr_out\(16));

-- Location: LCCOMB_X34_Y21_N14
\breg_data_mux|m_out[16]~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \breg_data_mux|m_out[16]~15_combout\ = (\ctr_mips|pstate.ldreg_st~q\ & (\rdm|sr_out\(16))) # (!\ctr_mips|pstate.ldreg_st~q\ & ((\regULA|sr_out\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.ldreg_st~q\,
	datab => \rdm|sr_out\(16),
	datad => \regULA|sr_out\(16),
	combout => \breg_data_mux|m_out[16]~15_combout\);

-- Location: FF_X37_Y24_N27
\bcoreg|breg32_rtl_1_bypass[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \breg_data_mux|m_out[16]~15_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_1_bypass\(43));

-- Location: LCCOMB_X37_Y24_N26
\bcoreg|regB[16]~67\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|regB[16]~67_combout\ = (\bcoreg|breg32~44_combout\ & (((\bcoreg|breg32_rtl_1_bypass\(43))))) # (!\bcoreg|breg32~44_combout\ & ((\bcoreg|breg32_rtl_1_bypass\(44) & ((\bcoreg|breg32_rtl_1|auto_generated|ram_block1a16\))) # 
-- (!\bcoreg|breg32_rtl_1_bypass\(44) & (\bcoreg|breg32_rtl_1_bypass\(43)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|breg32~44_combout\,
	datab => \bcoreg|breg32_rtl_1_bypass\(44),
	datac => \bcoreg|breg32_rtl_1_bypass\(43),
	datad => \bcoreg|breg32_rtl_1|auto_generated|ram_block1a16\,
	combout => \bcoreg|regB[16]~67_combout\);

-- Location: LCCOMB_X36_Y24_N26
\bcoreg|regB[16]~99\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|regB[16]~99_combout\ = (\bcoreg|regB[16]~67_combout\ & ((\ir|sr_out\(20)) # (!\bcoreg|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|Equal1~0_combout\,
	datab => \bcoreg|regB[16]~67_combout\,
	datac => \ir|sr_out\(20),
	combout => \bcoreg|regB[16]~99_combout\);

-- Location: FF_X36_Y24_N27
\rgB|sr_out[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|regB[16]~99_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rgB|sr_out\(16));

-- Location: FF_X28_Y24_N7
\rdm|sr_out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mem|altsyncram_component|auto_generated|q_a\(15),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rdm|sr_out\(15));

-- Location: LCCOMB_X28_Y23_N8
\breg_data_mux|m_out[15]~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \breg_data_mux|m_out[15]~16_combout\ = (\ctr_mips|pstate.ldreg_st~q\ & (\rdm|sr_out\(15))) # (!\ctr_mips|pstate.ldreg_st~q\ & ((\regULA|sr_out\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.ldreg_st~q\,
	datab => \rdm|sr_out\(15),
	datad => \regULA|sr_out\(15),
	combout => \breg_data_mux|m_out[15]~16_combout\);

-- Location: FF_X34_Y21_N23
\bcoreg|breg32_rtl_1_bypass[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \breg_data_mux|m_out[15]~16_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_1_bypass\(41));

-- Location: LCCOMB_X35_Y27_N8
\bcoreg|breg32_rtl_1_bypass[42]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|breg32_rtl_1_bypass[42]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \bcoreg|breg32_rtl_1_bypass[42]~feeder_combout\);

-- Location: FF_X35_Y27_N9
\bcoreg|breg32_rtl_1_bypass[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|breg32_rtl_1_bypass[42]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_1_bypass\(42));

-- Location: LCCOMB_X35_Y27_N26
\bcoreg|regB[15]~68\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|regB[15]~68_combout\ = (\bcoreg|breg32_rtl_1_bypass\(42) & (((!\bcoreg|breg32~43_combout\) # (!\bcoreg|breg32~41_combout\)) # (!\bcoreg|breg32~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|breg32~42_combout\,
	datab => \bcoreg|breg32~41_combout\,
	datac => \bcoreg|breg32_rtl_1_bypass\(42),
	datad => \bcoreg|breg32~43_combout\,
	combout => \bcoreg|regB[15]~68_combout\);

-- Location: LCCOMB_X34_Y21_N20
\bcoreg|regB[15]~69\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|regB[15]~69_combout\ = (!\bcoreg|Equal1~1_combout\ & ((\bcoreg|regB[15]~68_combout\ & (\bcoreg|breg32_rtl_1|auto_generated|ram_block1a15\)) # (!\bcoreg|regB[15]~68_combout\ & ((\bcoreg|breg32_rtl_1_bypass\(41))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|breg32_rtl_1|auto_generated|ram_block1a15\,
	datab => \bcoreg|breg32_rtl_1_bypass\(41),
	datac => \bcoreg|Equal1~1_combout\,
	datad => \bcoreg|regB[15]~68_combout\,
	combout => \bcoreg|regB[15]~69_combout\);

-- Location: FF_X34_Y21_N21
\rgB|sr_out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|regB[15]~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rgB|sr_out\(15));

-- Location: FF_X34_Y27_N7
\ir|sr_out[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mem|altsyncram_component|auto_generated|q_a\(31),
	sload => VCC,
	ena => \ctr_mips|ALT_INV_pstate.fetch_st~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|sr_out\(31));

-- Location: LCCOMB_X34_Y27_N20
\ctr_mips|nstate.streghalf_st~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \ctr_mips|nstate.streghalf_st~2_combout\ = (\ir|sr_out\(26) & (\ctr_mips|pstate.c_mem_add_st~q\ & (!\ir|sr_out\(30) & \ir|sr_out\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|sr_out\(26),
	datab => \ctr_mips|pstate.c_mem_add_st~q\,
	datac => \ir|sr_out\(30),
	datad => \ir|sr_out\(31),
	combout => \ctr_mips|nstate.streghalf_st~2_combout\);

-- Location: LCCOMB_X34_Y24_N28
\ctr_mips|nstate.readmem_st~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \ctr_mips|nstate.readmem_st~0_combout\ = (!\ir|sr_out\(29) & (\ctr_mips|nstate.streghalf_st~2_combout\ & (!\ir|sr_out\(28) & \ir|sr_out\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|sr_out\(29),
	datab => \ctr_mips|nstate.streghalf_st~2_combout\,
	datac => \ir|sr_out\(28),
	datad => \ir|sr_out\(27),
	combout => \ctr_mips|nstate.readmem_st~0_combout\);

-- Location: FF_X34_Y24_N29
\ctr_mips|pstate.readmem_st\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ctr_mips|nstate.readmem_st~0_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ctr_mips|pstate.readmem_st~q\);

-- Location: LCCOMB_X34_Y24_N6
\ctr_mips|nstate.ldreghalf_st~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \ctr_mips|nstate.ldreghalf_st~0_combout\ = (!\ir|sr_out\(29) & (!\ir|sr_out\(27) & \ctr_mips|nstate.streghalf_st~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|sr_out\(29),
	datab => \ir|sr_out\(27),
	datad => \ctr_mips|nstate.streghalf_st~2_combout\,
	combout => \ctr_mips|nstate.ldreghalf_st~0_combout\);

-- Location: FF_X34_Y24_N23
\ctr_mips|pstate.ldreghalf_st\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \ctr_mips|nstate.ldreghalf_st~0_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ctr_mips|pstate.ldreghalf_st~q\);

-- Location: LCCOMB_X34_Y24_N24
\ctr_mips|nstate.ldregbyte_st~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \ctr_mips|nstate.ldregbyte_st~0_combout\ = (\ctr_mips|nstate.writemem_st~1_combout\ & (!\ir|sr_out\(27) & (!\ir|sr_out\(29) & !\ir|sr_out\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|nstate.writemem_st~1_combout\,
	datab => \ir|sr_out\(27),
	datac => \ir|sr_out\(29),
	datad => \ir|sr_out\(26),
	combout => \ctr_mips|nstate.ldregbyte_st~0_combout\);

-- Location: FF_X34_Y24_N25
\ctr_mips|pstate.ldregbyte_st\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ctr_mips|nstate.ldregbyte_st~0_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ctr_mips|pstate.ldregbyte_st~q\);

-- Location: LCCOMB_X34_Y24_N22
\ctr_mips|WideOr2~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \ctr_mips|WideOr2~1_combout\ = (\ctr_mips|pstate.readmem_st~q\) # ((\ctr_mips|pstate.ldreghalf_st~q\) # (\ctr_mips|pstate.ldregbyte_st~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ctr_mips|pstate.readmem_st~q\,
	datac => \ctr_mips|pstate.ldreghalf_st~q\,
	datad => \ctr_mips|pstate.ldregbyte_st~q\,
	combout => \ctr_mips|WideOr2~1_combout\);

-- Location: FF_X34_Y24_N11
\ctr_mips|pstate.ldreg_st\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \ctr_mips|WideOr2~1_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ctr_mips|pstate.ldreg_st~q\);

-- Location: LCCOMB_X31_Y24_N26
\rdm|sr_out[0]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \rdm|sr_out[0]~feeder_combout\ = \mem|altsyncram_component|auto_generated|q_a\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mem|altsyncram_component|auto_generated|q_a\(0),
	combout => \rdm|sr_out[0]~feeder_combout\);

-- Location: FF_X31_Y24_N27
\rdm|sr_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \rdm|sr_out[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rdm|sr_out\(0));

-- Location: LCCOMB_X31_Y26_N10
\breg_data_mux|m_out[0]~31\ : cycloneiv_lcell_comb
-- Equation(s):
-- \breg_data_mux|m_out[0]~31_combout\ = (\ctr_mips|pstate.ldreg_st~q\ & ((\rdm|sr_out\(0)))) # (!\ctr_mips|pstate.ldreg_st~q\ & (\regULA|sr_out\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regULA|sr_out\(0),
	datab => \ctr_mips|pstate.ldreg_st~q\,
	datad => \rdm|sr_out\(0),
	combout => \breg_data_mux|m_out[0]~31_combout\);

-- Location: FF_X37_Y26_N29
\bcoreg|breg32_rtl_1_bypass[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \breg_data_mux|m_out[2]~29_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_1_bypass\(15));

-- Location: LCCOMB_X37_Y26_N2
\bcoreg|breg32_rtl_1_bypass[16]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|breg32_rtl_1_bypass[16]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \bcoreg|breg32_rtl_1_bypass[16]~feeder_combout\);

-- Location: FF_X37_Y26_N3
\bcoreg|breg32_rtl_1_bypass[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|breg32_rtl_1_bypass[16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_1_bypass\(16));

-- Location: LCCOMB_X37_Y26_N28
\bcoreg|regB[2]~85\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|regB[2]~85_combout\ = (\bcoreg|breg32~44_combout\ & (((\bcoreg|breg32_rtl_1_bypass\(15))))) # (!\bcoreg|breg32~44_combout\ & ((\bcoreg|breg32_rtl_1_bypass\(16) & (\bcoreg|breg32_rtl_1|auto_generated|ram_block1a2\)) # 
-- (!\bcoreg|breg32_rtl_1_bypass\(16) & ((\bcoreg|breg32_rtl_1_bypass\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|breg32~44_combout\,
	datab => \bcoreg|breg32_rtl_1|auto_generated|ram_block1a2\,
	datac => \bcoreg|breg32_rtl_1_bypass\(15),
	datad => \bcoreg|breg32_rtl_1_bypass\(16),
	combout => \bcoreg|regB[2]~85_combout\);

-- Location: LCCOMB_X34_Y25_N0
\bcoreg|regB[2]~109\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|regB[2]~109_combout\ = (\bcoreg|regB[2]~85_combout\ & ((\ir|sr_out\(20)) # (!\bcoreg|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|sr_out\(20),
	datab => \bcoreg|Equal1~0_combout\,
	datad => \bcoreg|regB[2]~85_combout\,
	combout => \bcoreg|regB[2]~109_combout\);

-- Location: FF_X34_Y25_N1
\rgB|sr_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|regB[2]~109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rgB|sr_out\(2));

-- Location: FF_X32_Y25_N29
\ir|sr_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mem|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \ctr_mips|ALT_INV_pstate.fetch_st~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|sr_out\(7));

-- Location: LCCOMB_X32_Y25_N14
\mux_ulaA_shift|m_out[1]~34\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mux_ulaA_shift|m_out[1]~34_combout\ = (\actr|shift_ctr~1_combout\ & ((\ir|sr_out\(7)))) # (!\actr|shift_ctr~1_combout\ & (\mux_ulaA_shift|m_out[1]~33_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[1]~33_combout\,
	datab => \ir|sr_out\(7),
	datad => \actr|shift_ctr~1_combout\,
	combout => \mux_ulaA_shift|m_out[1]~34_combout\);

-- Location: LCCOMB_X36_Y20_N24
\alu|Mux28~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux28~9_combout\ = (\mux_ulaA_shift|m_out[3]~30_combout\) # ((\mux_ulaA_shift|m_out[1]~34_combout\ & !\mux_ulaA_shift|m_out[2]~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ulaA_shift|m_out[1]~34_combout\,
	datac => \mux_ulaA_shift|m_out[2]~32_combout\,
	datad => \mux_ulaA_shift|m_out[3]~30_combout\,
	combout => \alu|Mux28~9_combout\);

-- Location: LCCOMB_X29_Y25_N24
\alu|ShiftRight1~26\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~26_combout\ = (\mux_ulaA_shift|m_out[0]~36_combout\ & ((\mux_ulaB|m_out[4]~57_combout\))) # (!\mux_ulaA_shift|m_out[0]~36_combout\ & (\mux_ulaB|m_out[3]~59_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[0]~36_combout\,
	datab => \mux_ulaB|m_out[3]~59_combout\,
	datad => \mux_ulaB|m_out[4]~57_combout\,
	combout => \alu|ShiftRight1~26_combout\);

-- Location: LCCOMB_X26_Y21_N8
\alu|ShiftRight1~54\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~54_combout\ = (\mux_ulaA_shift|m_out[1]~37_combout\ & (((\mux_ulaB|m_out[9]~47_combout\)))) # (!\mux_ulaA_shift|m_out[1]~37_combout\ & ((\mux_ulaA_shift|m_out[1]~38_combout\ & ((\mux_ulaB|m_out[9]~47_combout\))) # 
-- (!\mux_ulaA_shift|m_out[1]~38_combout\ & (\mux_ulaB|m_out[7]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[1]~37_combout\,
	datab => \mux_ulaA_shift|m_out[1]~38_combout\,
	datac => \mux_ulaB|m_out[7]~51_combout\,
	datad => \mux_ulaB|m_out[9]~47_combout\,
	combout => \alu|ShiftRight1~54_combout\);

-- Location: LCCOMB_X26_Y21_N28
\alu|ShiftRight1~71\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~71_combout\ = (\mux_ulaA_shift|m_out[0]~36_combout\ & ((\alu|ShiftRight0~14_combout\))) # (!\mux_ulaA_shift|m_out[0]~36_combout\ & (\alu|ShiftRight1~54_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[0]~36_combout\,
	datac => \alu|ShiftRight1~54_combout\,
	datad => \alu|ShiftRight0~14_combout\,
	combout => \alu|ShiftRight1~71_combout\);

-- Location: LCCOMB_X36_Y20_N0
\alu|Mux28~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux28~18_combout\ = (\alu|Mux31~17_combout\ & (!\alu|Mux28~9_combout\ & (\alu|ShiftRight1~26_combout\))) # (!\alu|Mux31~17_combout\ & ((\alu|Mux28~9_combout\) # ((\alu|ShiftRight1~71_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux31~17_combout\,
	datab => \alu|Mux28~9_combout\,
	datac => \alu|ShiftRight1~26_combout\,
	datad => \alu|ShiftRight1~71_combout\,
	combout => \alu|Mux28~18_combout\);

-- Location: LCCOMB_X36_Y20_N16
\alu|Mux28~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux28~19_combout\ = (\alu|Mux28~9_combout\ & ((\alu|Mux28~18_combout\ & (\alu|ShiftRight0~56_combout\)) # (!\alu|Mux28~18_combout\ & ((\alu|ShiftRight1~23_combout\))))) # (!\alu|Mux28~9_combout\ & (((\alu|Mux28~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight0~56_combout\,
	datab => \alu|Mux28~9_combout\,
	datac => \alu|ShiftRight1~23_combout\,
	datad => \alu|Mux28~18_combout\,
	combout => \alu|Mux28~19_combout\);

-- Location: LCCOMB_X34_Y22_N28
\alu|Mux28~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux28~15_combout\ = (\mux_ulaB|m_out[3]~59_combout\) # (((\actr|alu_ctr[0]~21_combout\) # (\mux_ulaA_shift|m_out[3]~30_combout\)) # (!\actr|alu_ctr[1]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[3]~59_combout\,
	datab => \actr|alu_ctr[1]~14_combout\,
	datac => \actr|alu_ctr[0]~21_combout\,
	datad => \mux_ulaA_shift|m_out[3]~30_combout\,
	combout => \alu|Mux28~15_combout\);

-- Location: LCCOMB_X35_Y24_N20
\alu|ShiftRight1~66\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~66_combout\ = (\alu|ShiftRight1~65_combout\ & ((\mux_ulaA_shift|m_out[2]~32_combout\ & ((\alu|ShiftRight1~63_combout\))) # (!\mux_ulaA_shift|m_out[2]~32_combout\ & (\alu|ShiftRight1~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight1~64_combout\,
	datab => \mux_ulaA_shift|m_out[2]~32_combout\,
	datac => \alu|ShiftRight1~65_combout\,
	datad => \alu|ShiftRight1~63_combout\,
	combout => \alu|ShiftRight1~66_combout\);

-- Location: LCCOMB_X34_Y22_N10
\alu|ShiftRight1~70\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~70_combout\ = (\alu|ShiftRight1~66_combout\) # ((\mux_ulaA_shift|m_out[3]~30_combout\ & (\alu|ShiftRight1~69_combout\)) # (!\mux_ulaA_shift|m_out[3]~30_combout\ & ((\mux_ulaB|m_out[31]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[3]~30_combout\,
	datab => \alu|ShiftRight1~69_combout\,
	datac => \mux_ulaB|m_out[31]~28_combout\,
	datad => \alu|ShiftRight1~66_combout\,
	combout => \alu|ShiftRight1~70_combout\);

-- Location: LCCOMB_X34_Y22_N30
\alu|Mux28~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux28~12_combout\ = (\alu|Mux28~11_combout\ & (((\alu|Add1~6_combout\)) # (!\alu|Mux28~5_combout\))) # (!\alu|Mux28~11_combout\ & (\alu|Mux28~5_combout\ & ((\alu|ShiftRight1~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux28~11_combout\,
	datab => \alu|Mux28~5_combout\,
	datac => \alu|Add1~6_combout\,
	datad => \alu|ShiftRight1~70_combout\,
	combout => \alu|Mux28~12_combout\);

-- Location: LCCOMB_X34_Y22_N24
\alu|Mux28~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux28~13_combout\ = (\alu|Mux28~7_combout\ & (\alu|tmp[3]~6_combout\ & ((\alu|Mux28~6_combout\)))) # (!\alu|Mux28~7_combout\ & (((\alu|Mux28~12_combout\) # (!\alu|Mux28~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux28~7_combout\,
	datab => \alu|tmp[3]~6_combout\,
	datac => \alu|Mux28~12_combout\,
	datad => \alu|Mux28~6_combout\,
	combout => \alu|Mux28~13_combout\);

-- Location: LCCOMB_X34_Y22_N18
\alu|Mux28~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux28~14_combout\ = (\alu|Mux28~4_combout\ & ((\alu|Mux28~13_combout\ & ((\alu|ShiftRight0~55_combout\))) # (!\alu|Mux28~13_combout\ & (\mux_ulaB|m_out[31]~29_combout\)))) # (!\alu|Mux28~4_combout\ & (((\alu|Mux28~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux28~4_combout\,
	datab => \mux_ulaB|m_out[31]~29_combout\,
	datac => \alu|ShiftRight0~55_combout\,
	datad => \alu|Mux28~13_combout\,
	combout => \alu|Mux28~14_combout\);

-- Location: LCCOMB_X34_Y22_N6
\alu|Mux28~21\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux28~21_combout\ = (\alu|Mux28~14_combout\ & (((\actr|alu_ctr[0]~21_combout\) # (!\actr|alu_ctr[1]~14_combout\)) # (!\actr|alu_ctr[2]~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[2]~22_combout\,
	datab => \actr|alu_ctr[1]~14_combout\,
	datac => \actr|alu_ctr[0]~21_combout\,
	datad => \alu|Mux28~14_combout\,
	combout => \alu|Mux28~21_combout\);

-- Location: LCCOMB_X34_Y22_N2
\alu|Mux28~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux28~16_combout\ = (\alu|Mux28~2_combout\ & ((\alu|Mux28~8_combout\ & (!\alu|Mux28~15_combout\)) # (!\alu|Mux28~8_combout\ & ((\alu|Mux28~21_combout\))))) # (!\alu|Mux28~2_combout\ & (((\alu|Mux28~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux28~2_combout\,
	datab => \alu|Mux28~15_combout\,
	datac => \alu|Mux28~8_combout\,
	datad => \alu|Mux28~21_combout\,
	combout => \alu|Mux28~16_combout\);

-- Location: LCCOMB_X34_Y22_N16
\alu|Mux28~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux28~17_combout\ = (\alu|Mux28~3_combout\ & ((\alu|Mux28~16_combout\ & (\alu|a32~2_combout\)) # (!\alu|Mux28~16_combout\ & ((\alu|ShiftLeft0~24_combout\))))) # (!\alu|Mux28~3_combout\ & (((\alu|Mux28~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|a32~2_combout\,
	datab => \alu|Mux28~3_combout\,
	datac => \alu|ShiftLeft0~24_combout\,
	datad => \alu|Mux28~16_combout\,
	combout => \alu|Mux28~17_combout\);

-- Location: LCCOMB_X32_Y22_N2
\alu|Mux28~20\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux28~20_combout\ = (\alu|Mux28~10_combout\ & ((\alu|Mux28~17_combout\))) # (!\alu|Mux28~10_combout\ & (\alu|Mux28~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux28~10_combout\,
	datab => \alu|Mux28~19_combout\,
	datad => \alu|Mux28~17_combout\,
	combout => \alu|Mux28~20_combout\);

-- Location: LCCOMB_X32_Y23_N10
\pc|sr_out[3]~24\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pc|sr_out[3]~24_combout\ = (\ctr_mips|pstate.branch_ex_st~q\ & (\regULA|sr_out\(3))) # (!\ctr_mips|pstate.branch_ex_st~q\ & ((\alu|Mux28~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regULA|sr_out\(3),
	datab => \ctr_mips|pstate.branch_ex_st~q\,
	datad => \alu|Mux28~20_combout\,
	combout => \pc|sr_out[3]~24_combout\);

-- Location: FF_X32_Y23_N11
\pc|sr_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \pc|sr_out[3]~24_combout\,
	asdata => \ir|sr_out\(1),
	sclr => \rst~input_o\,
	sload => \ctr_mips|pstate.jump_ex_st~q\,
	ena => \pc|sr_out[0]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pc|sr_out\(3));

-- Location: FF_X31_Y25_N17
\bcoreg|breg32_rtl_0_bypass[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \breg_data_mux|m_out[3]~28_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_0_bypass\(17));

-- Location: LCCOMB_X31_Y26_N30
\bcoreg|regA[3]~86\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|regA[3]~86_combout\ = (!\bcoreg|Equal0~1_combout\ & ((\bcoreg|regA[3]~85_combout\ & ((\bcoreg|breg32_rtl_0|auto_generated|ram_block1a3\))) # (!\bcoreg|regA[3]~85_combout\ & (\bcoreg|breg32_rtl_0_bypass\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|regA[3]~85_combout\,
	datab => \bcoreg|breg32_rtl_0_bypass\(17),
	datac => \bcoreg|Equal0~1_combout\,
	datad => \bcoreg|breg32_rtl_0|auto_generated|ram_block1a3\,
	combout => \bcoreg|regA[3]~86_combout\);

-- Location: FF_X31_Y26_N31
\rgA|sr_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|regA[3]~86_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rgA|sr_out\(3));

-- Location: LCCOMB_X31_Y26_N4
\mux_ulaA_shift|m_out[3]~29\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mux_ulaA_shift|m_out[3]~29_combout\ = (\ctr_mips|WideOr1~0_combout\ & (((\rgA|sr_out\(3))))) # (!\ctr_mips|WideOr1~0_combout\ & ((\ctr_mips|pstate.branch_ex_st~q\ & ((\rgA|sr_out\(3)))) # (!\ctr_mips|pstate.branch_ex_st~q\ & (\pc|sr_out\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|WideOr1~0_combout\,
	datab => \ctr_mips|pstate.branch_ex_st~q\,
	datac => \pc|sr_out\(3),
	datad => \rgA|sr_out\(3),
	combout => \mux_ulaA_shift|m_out[3]~29_combout\);

-- Location: LCCOMB_X31_Y26_N14
\mux_ulaA_shift|m_out[3]~30\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mux_ulaA_shift|m_out[3]~30_combout\ = (\actr|shift_ctr~1_combout\ & (\ir|sr_out\(9))) # (!\actr|shift_ctr~1_combout\ & ((\mux_ulaA_shift|m_out[3]~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|sr_out\(9),
	datac => \mux_ulaA_shift|m_out[3]~29_combout\,
	datad => \actr|shift_ctr~1_combout\,
	combout => \mux_ulaA_shift|m_out[3]~30_combout\);

-- Location: LCCOMB_X35_Y19_N8
\alu|ShiftLeft0~38\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~38_combout\ = (!\mux_ulaA_shift|m_out[3]~30_combout\ & ((\mux_ulaA_shift|m_out[2]~32_combout\ & ((\alu|ShiftLeft0~35_combout\))) # (!\mux_ulaA_shift|m_out[2]~32_combout\ & (\alu|ShiftLeft0~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[2]~32_combout\,
	datab => \mux_ulaA_shift|m_out[3]~30_combout\,
	datac => \alu|ShiftLeft0~37_combout\,
	datad => \alu|ShiftLeft0~35_combout\,
	combout => \alu|ShiftLeft0~38_combout\);

-- Location: LCCOMB_X31_Y20_N0
\alu|Mux24~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux24~11_combout\ = (\mux_ulaA_shift|m_out[7]~24_combout\) # ((\mux_ulaB|m_out[7]~51_combout\) # ((\actr|alu_ctr[0]~21_combout\) # (!\actr|alu_ctr[1]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[7]~24_combout\,
	datab => \mux_ulaB|m_out[7]~51_combout\,
	datac => \actr|alu_ctr[0]~21_combout\,
	datad => \actr|alu_ctr[1]~14_combout\,
	combout => \alu|Mux24~11_combout\);

-- Location: LCCOMB_X30_Y23_N24
\alu|Mux24~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux24~2_combout\ = (\actr|alu_ctr[0]~21_combout\ & (\alu|ShiftLeft0~16_combout\ & (\actr|alu_ctr[2]~22_combout\ $ (!\actr|alu_ctr[1]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[2]~22_combout\,
	datab => \actr|alu_ctr[0]~21_combout\,
	datac => \actr|alu_ctr[1]~14_combout\,
	datad => \alu|ShiftLeft0~16_combout\,
	combout => \alu|Mux24~2_combout\);

-- Location: LCCOMB_X32_Y20_N20
\alu|Mux24~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux24~13_combout\ = ((\actr|shift_ctr~1_combout\ & ((\ir|sr_out\(9)))) # (!\actr|shift_ctr~1_combout\ & (\mux_ulaA_shift|m_out[3]~29_combout\))) # (!\alu|Mux24~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[3]~29_combout\,
	datab => \ir|sr_out\(9),
	datac => \actr|shift_ctr~1_combout\,
	datad => \alu|Mux24~2_combout\,
	combout => \alu|Mux24~13_combout\);

-- Location: LCCOMB_X31_Y20_N8
\alu|Mux24~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux24~5_combout\ = (\actr|alu_ctr[0]~21_combout\ & (\actr|alu_ctr[1]~14_combout\ & ((\mux_ulaA_shift|m_out[7]~24_combout\) # (\mux_ulaB|m_out[7]~51_combout\)))) # (!\actr|alu_ctr[0]~21_combout\ & (((\mux_ulaA_shift|m_out[7]~24_combout\ & 
-- \mux_ulaB|m_out[7]~51_combout\)) # (!\actr|alu_ctr[1]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[7]~24_combout\,
	datab => \mux_ulaB|m_out[7]~51_combout\,
	datac => \actr|alu_ctr[0]~21_combout\,
	datad => \actr|alu_ctr[1]~14_combout\,
	combout => \alu|Mux24~5_combout\);

-- Location: LCCOMB_X31_Y20_N10
\alu|Mux24~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux24~6_combout\ = (\alu|Mux24~5_combout\ & ((\alu|Add1~14_combout\) # ((!\alu|Mux28~5_combout\)))) # (!\alu|Mux24~5_combout\ & (((\alu|ShiftRight1~85_combout\ & \alu|Mux28~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Add1~14_combout\,
	datab => \alu|Mux24~5_combout\,
	datac => \alu|ShiftRight1~85_combout\,
	datad => \alu|Mux28~5_combout\,
	combout => \alu|Mux24~6_combout\);

-- Location: LCCOMB_X31_Y20_N28
\alu|Mux24~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux24~7_combout\ = (\alu|Mux28~7_combout\ & (\alu|tmp[7]~14_combout\ & (\alu|Mux28~6_combout\))) # (!\alu|Mux28~7_combout\ & (((\alu|Mux24~6_combout\) # (!\alu|Mux28~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|tmp[7]~14_combout\,
	datab => \alu|Mux28~7_combout\,
	datac => \alu|Mux28~6_combout\,
	datad => \alu|Mux24~6_combout\,
	combout => \alu|Mux24~7_combout\);

-- Location: LCCOMB_X31_Y20_N22
\alu|Mux24~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux24~8_combout\ = (\alu|Mux28~4_combout\ & ((\alu|Mux24~7_combout\ & ((\alu|ShiftRight0~74_combout\))) # (!\alu|Mux24~7_combout\ & (\mux_ulaB|m_out[31]~29_combout\)))) # (!\alu|Mux28~4_combout\ & (((\alu|Mux24~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[31]~29_combout\,
	datab => \alu|Mux28~4_combout\,
	datac => \alu|ShiftRight0~74_combout\,
	datad => \alu|Mux24~7_combout\,
	combout => \alu|Mux24~8_combout\);

-- Location: LCCOMB_X31_Y20_N6
\alu|Mux24~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux24~3_combout\ = (\alu|Mux24~2_combout\ & ((\mux_ulaA_shift|m_out[3]~30_combout\) # (\mux_ulaA_shift|m_out[2]~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \mux_ulaA_shift|m_out[3]~30_combout\,
	datac => \mux_ulaA_shift|m_out[2]~32_combout\,
	datad => \alu|Mux24~2_combout\,
	combout => \alu|Mux24~3_combout\);

-- Location: LCCOMB_X32_Y20_N26
\alu|Mux24~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux24~4_combout\ = (\alu|Mux24~13_combout\ & (((\actr|alu_ctr[0]~21_combout\) # (\alu|Mux24~3_combout\)) # (!\alu|Mux28~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux28~4_combout\,
	datab => \actr|alu_ctr[0]~21_combout\,
	datac => \alu|Mux24~3_combout\,
	datad => \alu|Mux24~13_combout\,
	combout => \alu|Mux24~4_combout\);

-- Location: LCCOMB_X31_Y20_N24
\alu|Mux24~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux24~9_combout\ = (\alu|Mux24~3_combout\ & ((\alu|ShiftRight0~76_combout\) # ((!\alu|Mux24~4_combout\)))) # (!\alu|Mux24~3_combout\ & (((\alu|Mux24~8_combout\ & \alu|Mux24~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux24~3_combout\,
	datab => \alu|ShiftRight0~76_combout\,
	datac => \alu|Mux24~8_combout\,
	datad => \alu|Mux24~4_combout\,
	combout => \alu|Mux24~9_combout\);

-- Location: LCCOMB_X31_Y20_N18
\alu|Mux24~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux24~10_combout\ = (\alu|Mux24~13_combout\ & (((\alu|Mux24~9_combout\)))) # (!\alu|Mux24~13_combout\ & ((\alu|Mux24~9_combout\ & ((\alu|ShiftRight1~74_combout\))) # (!\alu|Mux24~9_combout\ & (\alu|ShiftRight1~71_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight1~71_combout\,
	datab => \alu|ShiftRight1~74_combout\,
	datac => \alu|Mux24~13_combout\,
	datad => \alu|Mux24~9_combout\,
	combout => \alu|Mux24~10_combout\);

-- Location: LCCOMB_X31_Y20_N2
\alu|Mux24~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux24~12_combout\ = (\alu|Mux28~8_combout\ & (((!\alu|Mux28~2_combout\)) # (!\alu|Mux24~11_combout\))) # (!\alu|Mux28~8_combout\ & (((\alu|Mux28~2_combout\ & \alu|Mux24~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux28~8_combout\,
	datab => \alu|Mux24~11_combout\,
	datac => \alu|Mux28~2_combout\,
	datad => \alu|Mux24~10_combout\,
	combout => \alu|Mux24~12_combout\);

-- Location: LCCOMB_X31_Y20_N16
\alu|Mux24\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux24~combout\ = (\alu|Mux28~3_combout\ & ((\alu|Mux24~12_combout\ & (\alu|a32~6_combout\)) # (!\alu|Mux24~12_combout\ & ((\alu|ShiftLeft0~38_combout\))))) # (!\alu|Mux28~3_combout\ & (((\alu|Mux24~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|a32~6_combout\,
	datab => \alu|ShiftLeft0~38_combout\,
	datac => \alu|Mux28~3_combout\,
	datad => \alu|Mux24~12_combout\,
	combout => \alu|Mux24~combout\);

-- Location: LCCOMB_X31_Y20_N14
\regULA|sr_out[7]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \regULA|sr_out[7]~feeder_combout\ = \alu|Mux24~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux24~combout\,
	combout => \regULA|sr_out[7]~feeder_combout\);

-- Location: FF_X31_Y20_N15
\regULA|sr_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regULA|sr_out[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regULA|sr_out\(7));

-- Location: LCCOMB_X32_Y23_N0
\pc|sr_out[7]~20\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pc|sr_out[7]~20_combout\ = (\ctr_mips|pstate.branch_ex_st~q\ & ((\regULA|sr_out\(7)))) # (!\ctr_mips|pstate.branch_ex_st~q\ & (\alu|Mux24~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux24~combout\,
	datab => \ctr_mips|pstate.branch_ex_st~q\,
	datad => \regULA|sr_out\(7),
	combout => \pc|sr_out[7]~20_combout\);

-- Location: FF_X32_Y23_N1
\pc|sr_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \pc|sr_out[7]~20_combout\,
	asdata => \ir|sr_out\(5),
	sclr => \rst~input_o\,
	sload => \ctr_mips|pstate.jump_ex_st~q\,
	ena => \pc|sr_out[0]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pc|sr_out\(7));

-- Location: LCCOMB_X34_Y24_N30
\mux_mem|m_out[7]~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mux_mem|m_out[7]~7_combout\ = (\ctr_mips|WideOr2~1_combout\) # ((\ctr_mips|WideOr2~0_combout\) # (\pc|sr_out\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|WideOr2~1_combout\,
	datab => \ctr_mips|WideOr2~0_combout\,
	datad => \pc|sr_out\(7),
	combout => \mux_mem|m_out[7]~7_combout\);

-- Location: FF_X34_Y24_N7
\ir|sr_out[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mem|altsyncram_component|auto_generated|q_a\(26),
	sload => VCC,
	ena => \ctr_mips|ALT_INV_pstate.fetch_st~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|sr_out\(26));

-- Location: LCCOMB_X31_Y25_N0
\ctr_mips|nstate.andi_ex_st~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \ctr_mips|nstate.andi_ex_st~0_combout\ = (\ctr_mips|nstate.ori_ex_st~0_combout\ & !\ir|sr_out\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|nstate.ori_ex_st~0_combout\,
	datad => \ir|sr_out\(26),
	combout => \ctr_mips|nstate.andi_ex_st~0_combout\);

-- Location: FF_X31_Y25_N1
\ctr_mips|pstate.andi_ex_st\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ctr_mips|nstate.andi_ex_st~0_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ctr_mips|pstate.andi_ex_st~q\);

-- Location: LCCOMB_X31_Y25_N22
\actr|Equal5~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \actr|Equal5~0_combout\ = (!\ctr_mips|pstate.rtype_ex_st~q\ & (!\ctr_mips|pstate.andi_ex_st~q\ & !\ctr_mips|pstate.branch_ex_st~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.rtype_ex_st~q\,
	datab => \ctr_mips|pstate.andi_ex_st~q\,
	datad => \ctr_mips|pstate.branch_ex_st~q\,
	combout => \actr|Equal5~0_combout\);

-- Location: LCCOMB_X30_Y25_N0
\actr|alu_ctr[0]~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \actr|alu_ctr[0]~6_combout\ = (\actr|alu_ctr~5_combout\ & (!\actr|alu_ctr~1_combout\ & ((!\ctr_mips|pstate.ori_ex_st~q\) # (!\actr|Equal5~0_combout\)))) # (!\actr|alu_ctr~5_combout\ & (((!\ctr_mips|pstate.ori_ex_st~q\)) # (!\actr|Equal5~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr~5_combout\,
	datab => \actr|Equal5~0_combout\,
	datac => \ctr_mips|pstate.ori_ex_st~q\,
	datad => \actr|alu_ctr~1_combout\,
	combout => \actr|alu_ctr[0]~6_combout\);

-- Location: LCCOMB_X30_Y25_N16
\actr|alu_ctr[0]~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \actr|alu_ctr[0]~19_combout\ = (!\ir|sr_out\(2) & (\ir|sr_out\(1) & !\ir|sr_out\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ir|sr_out\(2),
	datac => \ir|sr_out\(1),
	datad => \ir|sr_out\(3),
	combout => \actr|alu_ctr[0]~19_combout\);

-- Location: LCCOMB_X30_Y25_N26
\actr|alu_ctr~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \actr|alu_ctr~7_combout\ = (\ir|sr_out\(5) & (\ir|sr_out\(2) & (\ir|sr_out\(1) & \actr|alu_ctr~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|sr_out\(5),
	datab => \ir|sr_out\(2),
	datac => \ir|sr_out\(1),
	datad => \actr|alu_ctr~3_combout\,
	combout => \actr|alu_ctr~7_combout\);

-- Location: LCCOMB_X30_Y25_N14
\actr|alu_ctr[0]~20\ : cycloneiv_lcell_comb
-- Equation(s):
-- \actr|alu_ctr[0]~20_combout\ = (\actr|alu_ctr~7_combout\) # ((\actr|alu_ctr~15_combout\ & (\actr|alu_ctr[0]~19_combout\ & !\ir|sr_out\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr~15_combout\,
	datab => \actr|alu_ctr[0]~19_combout\,
	datac => \actr|alu_ctr~7_combout\,
	datad => \ir|sr_out\(5),
	combout => \actr|alu_ctr[0]~20_combout\);

-- Location: LCCOMB_X30_Y25_N28
\actr|alu_ctr[0]~21\ : cycloneiv_lcell_comb
-- Equation(s):
-- \actr|alu_ctr[0]~21_combout\ = (\actr|alu_ctr[3]~12_combout\ & (\actr|alu_ctr~13_combout\)) # (!\actr|alu_ctr[3]~12_combout\ & (((\actr|alu_ctr[0]~20_combout\) # (!\actr|alu_ctr[0]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr~13_combout\,
	datab => \actr|alu_ctr[0]~6_combout\,
	datac => \actr|alu_ctr[0]~20_combout\,
	datad => \actr|alu_ctr[3]~12_combout\,
	combout => \actr|alu_ctr[0]~21_combout\);

-- Location: LCCOMB_X30_Y22_N26
\alu|Mux28~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux28~3_combout\ = (!\alu|Mux28~2_combout\ & ((\alu|ShiftLeft0~16_combout\) # (\actr|alu_ctr[0]~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftLeft0~16_combout\,
	datab => \actr|alu_ctr[0]~21_combout\,
	datad => \alu|Mux28~2_combout\,
	combout => \alu|Mux28~3_combout\);

-- Location: LCCOMB_X31_Y22_N22
\alu|a32~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|a32~5_combout\ = \mux_ulaB|m_out[6]~53_combout\ $ (\mux_ulaA_shift|m_out[6]~25_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[6]~53_combout\,
	datac => \mux_ulaA_shift|m_out[6]~25_combout\,
	combout => \alu|a32~5_combout\);

-- Location: LCCOMB_X32_Y23_N18
\alu|Mux25~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux25~0_combout\ = (\actr|alu_ctr[1]~14_combout\ & ((\mux_ulaA_shift|m_out[6]~25_combout\ & ((\mux_ulaB|m_out[6]~53_combout\) # (\actr|alu_ctr[0]~21_combout\))) # (!\mux_ulaA_shift|m_out[6]~25_combout\ & (\mux_ulaB|m_out[6]~53_combout\ & 
-- \actr|alu_ctr[0]~21_combout\)))) # (!\actr|alu_ctr[1]~14_combout\ & (((!\actr|alu_ctr[0]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[6]~25_combout\,
	datab => \mux_ulaB|m_out[6]~53_combout\,
	datac => \actr|alu_ctr[1]~14_combout\,
	datad => \actr|alu_ctr[0]~21_combout\,
	combout => \alu|Mux25~0_combout\);

-- Location: LCCOMB_X27_Y25_N16
\alu|ShiftRight1~80\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~80_combout\ = (!\mux_ulaA_shift|m_out[1]~34_combout\ & (\alu|ShiftRight1~75_combout\ & ((\alu|ShiftRight1~50_combout\) # (\alu|ShiftRight1~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[1]~34_combout\,
	datab => \alu|ShiftRight1~50_combout\,
	datac => \alu|ShiftRight1~75_combout\,
	datad => \alu|ShiftRight1~49_combout\,
	combout => \alu|ShiftRight1~80_combout\);

-- Location: LCCOMB_X35_Y22_N0
\alu|ShiftRight1~81\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~81_combout\ = (\alu|ShiftRight1~65_combout\ & ((\mux_ulaA_shift|m_out[2]~32_combout\ & ((\alu|ShiftRight1~39_combout\))) # (!\mux_ulaA_shift|m_out[2]~32_combout\ & (\alu|ShiftRight1~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[2]~32_combout\,
	datab => \alu|ShiftRight1~41_combout\,
	datac => \alu|ShiftRight1~65_combout\,
	datad => \alu|ShiftRight1~39_combout\,
	combout => \alu|ShiftRight1~81_combout\);

-- Location: LCCOMB_X34_Y23_N16
\alu|ShiftRight1~82\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~82_combout\ = (\alu|ShiftRight1~80_combout\) # ((\alu|ShiftRight1~81_combout\) # ((!\mux_ulaA_shift|m_out[3]~30_combout\ & \mux_ulaB|m_out[31]~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[3]~30_combout\,
	datab => \mux_ulaB|m_out[31]~28_combout\,
	datac => \alu|ShiftRight1~80_combout\,
	datad => \alu|ShiftRight1~81_combout\,
	combout => \alu|ShiftRight1~82_combout\);

-- Location: LCCOMB_X34_Y23_N2
\alu|Mux25~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux25~1_combout\ = (\alu|Mux28~5_combout\ & ((\alu|Mux25~0_combout\ & (\alu|Add1~12_combout\)) # (!\alu|Mux25~0_combout\ & ((\alu|ShiftRight1~82_combout\))))) # (!\alu|Mux28~5_combout\ & (\alu|Mux25~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux28~5_combout\,
	datab => \alu|Mux25~0_combout\,
	datac => \alu|Add1~12_combout\,
	datad => \alu|ShiftRight1~82_combout\,
	combout => \alu|Mux25~1_combout\);

-- Location: LCCOMB_X34_Y23_N12
\alu|Mux25~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux25~2_combout\ = (\alu|Mux28~7_combout\ & (\alu|tmp[6]~12_combout\ & (\alu|Mux28~6_combout\))) # (!\alu|Mux28~7_combout\ & (((\alu|Mux25~1_combout\) # (!\alu|Mux28~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|tmp[6]~12_combout\,
	datab => \alu|Mux28~7_combout\,
	datac => \alu|Mux28~6_combout\,
	datad => \alu|Mux25~1_combout\,
	combout => \alu|Mux25~2_combout\);

-- Location: LCCOMB_X34_Y23_N14
\alu|Mux25~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux25~3_combout\ = (\alu|Mux28~4_combout\ & ((\alu|Mux25~2_combout\ & ((\alu|ShiftRight0~70_combout\))) # (!\alu|Mux25~2_combout\ & (\mux_ulaB|m_out[31]~29_combout\)))) # (!\alu|Mux28~4_combout\ & (((\alu|Mux25~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux28~4_combout\,
	datab => \mux_ulaB|m_out[31]~29_combout\,
	datac => \alu|ShiftRight0~70_combout\,
	datad => \alu|Mux25~2_combout\,
	combout => \alu|Mux25~3_combout\);

-- Location: LCCOMB_X34_Y23_N24
\alu|Mux25~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux25~4_combout\ = (\alu|Mux24~3_combout\ & ((\alu|ShiftRight0~72_combout\) # ((!\alu|Mux24~4_combout\)))) # (!\alu|Mux24~3_combout\ & (((\alu|Mux25~3_combout\ & \alu|Mux24~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight0~72_combout\,
	datab => \alu|Mux24~3_combout\,
	datac => \alu|Mux25~3_combout\,
	datad => \alu|Mux24~4_combout\,
	combout => \alu|Mux25~4_combout\);

-- Location: LCCOMB_X34_Y23_N18
\alu|Mux25~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux25~5_combout\ = (\alu|Mux24~13_combout\ & (((\alu|Mux25~4_combout\)))) # (!\alu|Mux24~13_combout\ & ((\alu|Mux25~4_combout\ & ((\alu|ShiftRight1~59_combout\))) # (!\alu|Mux25~4_combout\ & (\alu|ShiftRight1~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight1~55_combout\,
	datab => \alu|ShiftRight1~59_combout\,
	datac => \alu|Mux24~13_combout\,
	datad => \alu|Mux25~4_combout\,
	combout => \alu|Mux25~5_combout\);

-- Location: LCCOMB_X34_Y23_N20
\alu|Mux25~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux25~7_combout\ = (\alu|Mux28~2_combout\ & ((\alu|Mux28~8_combout\ & (!\alu|Mux25~6_combout\)) # (!\alu|Mux28~8_combout\ & ((\alu|Mux25~5_combout\))))) # (!\alu|Mux28~2_combout\ & (((\alu|Mux28~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux25~6_combout\,
	datab => \alu|Mux28~2_combout\,
	datac => \alu|Mux28~8_combout\,
	datad => \alu|Mux25~5_combout\,
	combout => \alu|Mux25~7_combout\);

-- Location: LCCOMB_X34_Y23_N30
\alu|Mux25\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux25~combout\ = (\alu|Mux28~3_combout\ & ((\alu|Mux25~7_combout\ & ((\alu|a32~5_combout\))) # (!\alu|Mux25~7_combout\ & (\alu|ShiftLeft0~34_combout\)))) # (!\alu|Mux28~3_combout\ & (((\alu|Mux25~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftLeft0~34_combout\,
	datab => \alu|Mux28~3_combout\,
	datac => \alu|a32~5_combout\,
	datad => \alu|Mux25~7_combout\,
	combout => \alu|Mux25~combout\);

-- Location: FF_X34_Y23_N1
\regULA|sr_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \alu|Mux25~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regULA|sr_out\(6));

-- Location: LCCOMB_X31_Y24_N30
\pc|sr_out[6]~21\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pc|sr_out[6]~21_combout\ = (\ctr_mips|pstate.branch_ex_st~q\ & (\regULA|sr_out\(6))) # (!\ctr_mips|pstate.branch_ex_st~q\ & ((\alu|Mux25~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.branch_ex_st~q\,
	datab => \regULA|sr_out\(6),
	datad => \alu|Mux25~combout\,
	combout => \pc|sr_out[6]~21_combout\);

-- Location: FF_X31_Y24_N31
\pc|sr_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \pc|sr_out[6]~21_combout\,
	asdata => \ir|sr_out\(4),
	sclr => \rst~input_o\,
	sload => \ctr_mips|pstate.jump_ex_st~q\,
	ena => \pc|sr_out[0]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pc|sr_out\(6));

-- Location: LCCOMB_X34_Y24_N8
\mux_mem|m_out[6]~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mux_mem|m_out[6]~6_combout\ = (\ctr_mips|WideOr2~1_combout\ & (((\regULA|sr_out\(8))))) # (!\ctr_mips|WideOr2~1_combout\ & ((\ctr_mips|WideOr2~0_combout\ & ((\regULA|sr_out\(8)))) # (!\ctr_mips|WideOr2~0_combout\ & (\pc|sr_out\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|WideOr2~1_combout\,
	datab => \ctr_mips|WideOr2~0_combout\,
	datac => \pc|sr_out\(6),
	datad => \regULA|sr_out\(8),
	combout => \mux_mem|m_out[6]~6_combout\);

-- Location: FF_X32_Y25_N15
\ir|sr_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mem|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \ctr_mips|ALT_INV_pstate.fetch_st~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|sr_out\(3));

-- Location: FF_X35_Y28_N13
\pc|sr_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \pc|sr_out[5]~22_combout\,
	asdata => \ir|sr_out\(3),
	sclr => \rst~input_o\,
	sload => \ctr_mips|pstate.jump_ex_st~q\,
	ena => \pc|sr_out[0]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pc|sr_out\(5));

-- Location: LCCOMB_X34_Y24_N26
\mux_mem|m_out[5]~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mux_mem|m_out[5]~5_combout\ = (\ctr_mips|WideOr2~1_combout\ & (((\regULA|sr_out\(7))))) # (!\ctr_mips|WideOr2~1_combout\ & ((\ctr_mips|WideOr2~0_combout\ & ((\regULA|sr_out\(7)))) # (!\ctr_mips|WideOr2~0_combout\ & (\pc|sr_out\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|WideOr2~1_combout\,
	datab => \ctr_mips|WideOr2~0_combout\,
	datac => \pc|sr_out\(5),
	datad => \regULA|sr_out\(7),
	combout => \mux_mem|m_out[5]~5_combout\);

-- Location: FF_X32_Y26_N9
\ir|sr_out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mem|altsyncram_component|auto_generated|q_a\(10),
	sload => VCC,
	ena => \ctr_mips|ALT_INV_pstate.fetch_st~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|sr_out\(10));

-- Location: LCCOMB_X31_Y22_N0
\alu|a32~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|a32~3_combout\ = \mux_ulaB|m_out[4]~57_combout\ $ (((\actr|shift_ctr~1_combout\ & ((\ir|sr_out\(10)))) # (!\actr|shift_ctr~1_combout\ & (\mux_ulaA_shift|m_out[4]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[4]~27_combout\,
	datab => \ir|sr_out\(10),
	datac => \mux_ulaB|m_out[4]~57_combout\,
	datad => \actr|shift_ctr~1_combout\,
	combout => \alu|a32~3_combout\);

-- Location: LCCOMB_X32_Y20_N8
\alu|Mux27~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux27~6_combout\ = ((\mux_ulaA_shift|m_out[4]~28_combout\) # ((\actr|alu_ctr[0]~21_combout\) # (\mux_ulaB|m_out[4]~57_combout\))) # (!\actr|alu_ctr[1]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[1]~14_combout\,
	datab => \mux_ulaA_shift|m_out[4]~28_combout\,
	datac => \actr|alu_ctr[0]~21_combout\,
	datad => \mux_ulaB|m_out[4]~57_combout\,
	combout => \alu|Mux27~6_combout\);

-- Location: LCCOMB_X31_Y27_N8
\alu|ShiftRight0~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~8_combout\ = (\mux_ulaA_shift|m_out[1]~34_combout\ & ((\mux_ulaA_shift|m_out[0]~36_combout\ & (\mux_ulaB|m_out[7]~51_combout\)) # (!\mux_ulaA_shift|m_out[0]~36_combout\ & ((\mux_ulaB|m_out[6]~53_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[1]~34_combout\,
	datab => \mux_ulaB|m_out[7]~51_combout\,
	datac => \mux_ulaB|m_out[6]~53_combout\,
	datad => \mux_ulaA_shift|m_out[0]~36_combout\,
	combout => \alu|ShiftRight0~8_combout\);

-- Location: LCCOMB_X31_Y27_N10
\alu|ShiftRight1~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~10_combout\ = (\mux_ulaA_shift|m_out[0]~36_combout\ & ((\mux_ulaB|m_out[5]~55_combout\))) # (!\mux_ulaA_shift|m_out[0]~36_combout\ & (\mux_ulaB|m_out[4]~57_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[4]~57_combout\,
	datab => \mux_ulaB|m_out[5]~55_combout\,
	datad => \mux_ulaA_shift|m_out[0]~36_combout\,
	combout => \alu|ShiftRight1~10_combout\);

-- Location: LCCOMB_X31_Y27_N24
\alu|ShiftRight0~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~9_combout\ = (\alu|ShiftRight0~8_combout\) # ((!\mux_ulaA_shift|m_out[1]~34_combout\ & \alu|ShiftRight1~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[1]~34_combout\,
	datac => \alu|ShiftRight0~8_combout\,
	datad => \alu|ShiftRight1~10_combout\,
	combout => \alu|ShiftRight0~9_combout\);

-- Location: LCCOMB_X28_Y20_N18
\alu|Mux27~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux27~0_combout\ = (\actr|alu_ctr[0]~21_combout\ & (\actr|alu_ctr[1]~14_combout\ & ((\mux_ulaA_shift|m_out[4]~28_combout\) # (\mux_ulaB|m_out[4]~57_combout\)))) # (!\actr|alu_ctr[0]~21_combout\ & (((\mux_ulaA_shift|m_out[4]~28_combout\ & 
-- \mux_ulaB|m_out[4]~57_combout\)) # (!\actr|alu_ctr[1]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[4]~28_combout\,
	datab => \mux_ulaB|m_out[4]~57_combout\,
	datac => \actr|alu_ctr[0]~21_combout\,
	datad => \actr|alu_ctr[1]~14_combout\,
	combout => \alu|Mux27~0_combout\);

-- Location: LCCOMB_X28_Y20_N0
\alu|Mux27~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux27~1_combout\ = (\alu|Mux27~0_combout\ & ((\alu|Add1~8_combout\) # ((!\alu|Mux28~5_combout\)))) # (!\alu|Mux27~0_combout\ & (((\alu|Mux28~5_combout\ & \alu|ShiftRight1~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Add1~8_combout\,
	datab => \alu|Mux27~0_combout\,
	datac => \alu|Mux28~5_combout\,
	datad => \alu|ShiftRight1~77_combout\,
	combout => \alu|Mux27~1_combout\);

-- Location: LCCOMB_X28_Y20_N22
\alu|Mux27~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux27~2_combout\ = (\alu|Mux28~7_combout\ & (\alu|tmp[4]~8_combout\ & (\alu|Mux28~6_combout\))) # (!\alu|Mux28~7_combout\ & (((\alu|Mux27~1_combout\) # (!\alu|Mux28~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|tmp[4]~8_combout\,
	datab => \alu|Mux28~7_combout\,
	datac => \alu|Mux28~6_combout\,
	datad => \alu|Mux27~1_combout\,
	combout => \alu|Mux27~2_combout\);

-- Location: LCCOMB_X32_Y20_N12
\alu|Mux27~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux27~3_combout\ = (\alu|Mux28~4_combout\ & ((\alu|Mux27~2_combout\ & ((\alu|ShiftRight0~60_combout\))) # (!\alu|Mux27~2_combout\ & (\mux_ulaB|m_out[31]~29_combout\)))) # (!\alu|Mux28~4_combout\ & (((\alu|Mux27~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[31]~29_combout\,
	datab => \alu|Mux28~4_combout\,
	datac => \alu|ShiftRight0~60_combout\,
	datad => \alu|Mux27~2_combout\,
	combout => \alu|Mux27~3_combout\);

-- Location: LCCOMB_X32_Y20_N24
\alu|Mux27~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux27~4_combout\ = (\alu|Mux24~3_combout\ & ((\alu|ShiftRight0~61_combout\) # ((!\alu|Mux24~4_combout\)))) # (!\alu|Mux24~3_combout\ & (((\alu|Mux24~4_combout\ & \alu|Mux27~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight0~61_combout\,
	datab => \alu|Mux24~3_combout\,
	datac => \alu|Mux24~4_combout\,
	datad => \alu|Mux27~3_combout\,
	combout => \alu|Mux27~4_combout\);

-- Location: LCCOMB_X32_Y20_N18
\alu|Mux27~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux27~5_combout\ = (\alu|Mux24~13_combout\ & (((\alu|Mux27~4_combout\)))) # (!\alu|Mux24~13_combout\ & ((\alu|Mux27~4_combout\ & (\alu|ShiftRight0~15_combout\)) # (!\alu|Mux27~4_combout\ & ((\alu|ShiftRight0~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight0~15_combout\,
	datab => \alu|Mux24~13_combout\,
	datac => \alu|ShiftRight0~9_combout\,
	datad => \alu|Mux27~4_combout\,
	combout => \alu|Mux27~5_combout\);

-- Location: LCCOMB_X32_Y20_N6
\alu|Mux27~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux27~7_combout\ = (\alu|Mux28~8_combout\ & (((!\alu|Mux28~2_combout\)) # (!\alu|Mux27~6_combout\))) # (!\alu|Mux28~8_combout\ & (((\alu|Mux28~2_combout\ & \alu|Mux27~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux28~8_combout\,
	datab => \alu|Mux27~6_combout\,
	datac => \alu|Mux28~2_combout\,
	datad => \alu|Mux27~5_combout\,
	combout => \alu|Mux27~7_combout\);

-- Location: LCCOMB_X32_Y20_N4
\alu|Mux27\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux27~combout\ = (\alu|Mux28~3_combout\ & ((\alu|Mux27~7_combout\ & (\alu|a32~3_combout\)) # (!\alu|Mux27~7_combout\ & ((\alu|ShiftLeft0~125_combout\))))) # (!\alu|Mux28~3_combout\ & (((\alu|Mux27~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux28~3_combout\,
	datab => \alu|a32~3_combout\,
	datac => \alu|ShiftLeft0~125_combout\,
	datad => \alu|Mux27~7_combout\,
	combout => \alu|Mux27~combout\);

-- Location: FF_X32_Y20_N23
\regULA|sr_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \alu|Mux27~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regULA|sr_out\(4));

-- Location: LCCOMB_X31_Y24_N16
\pc|sr_out[4]~25\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pc|sr_out[4]~25_combout\ = (\ctr_mips|pstate.branch_ex_st~q\ & (\regULA|sr_out\(4))) # (!\ctr_mips|pstate.branch_ex_st~q\ & ((\alu|Mux27~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.branch_ex_st~q\,
	datab => \regULA|sr_out\(4),
	datad => \alu|Mux27~combout\,
	combout => \pc|sr_out[4]~25_combout\);

-- Location: FF_X31_Y24_N17
\pc|sr_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \pc|sr_out[4]~25_combout\,
	asdata => \ir|sr_out\(2),
	sclr => \rst~input_o\,
	sload => \ctr_mips|pstate.jump_ex_st~q\,
	ena => \pc|sr_out[0]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pc|sr_out\(4));

-- Location: LCCOMB_X34_Y24_N20
\mux_mem|m_out[4]~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mux_mem|m_out[4]~4_combout\ = (\ctr_mips|WideOr2~1_combout\ & (((\regULA|sr_out\(6))))) # (!\ctr_mips|WideOr2~1_combout\ & ((\ctr_mips|WideOr2~0_combout\ & ((\regULA|sr_out\(6)))) # (!\ctr_mips|WideOr2~0_combout\ & (\pc|sr_out\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|WideOr2~1_combout\,
	datab => \ctr_mips|WideOr2~0_combout\,
	datac => \pc|sr_out\(4),
	datad => \regULA|sr_out\(6),
	combout => \mux_mem|m_out[4]~4_combout\);

-- Location: FF_X32_Y24_N27
\ir|sr_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mem|altsyncram_component|auto_generated|q_a\(9),
	sload => VCC,
	ena => \ctr_mips|ALT_INV_pstate.fetch_st~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|sr_out\(9));

-- Location: LCCOMB_X32_Y20_N2
\alu|ShiftLeft0~126\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftLeft0~126_combout\ = (\alu|ShiftLeft0~31_combout\ & ((\actr|shift_ctr~1_combout\ & ((!\ir|sr_out\(9)))) # (!\actr|shift_ctr~1_combout\ & (!\mux_ulaA_shift|m_out[3]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[3]~29_combout\,
	datab => \ir|sr_out\(9),
	datac => \actr|shift_ctr~1_combout\,
	datad => \alu|ShiftLeft0~31_combout\,
	combout => \alu|ShiftLeft0~126_combout\);

-- Location: LCCOMB_X26_Y24_N4
\alu|a32~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|a32~4_combout\ = \mux_ulaA_shift|m_out[5]~26_combout\ $ (\mux_ulaB|m_out[5]~55_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \mux_ulaA_shift|m_out[5]~26_combout\,
	datad => \mux_ulaB|m_out[5]~55_combout\,
	combout => \alu|a32~4_combout\);

-- Location: LCCOMB_X32_Y20_N14
\alu|Mux26~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux26~6_combout\ = ((\mux_ulaA_shift|m_out[5]~26_combout\) # ((\actr|alu_ctr[0]~21_combout\) # (\mux_ulaB|m_out[5]~55_combout\))) # (!\actr|alu_ctr[1]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[1]~14_combout\,
	datab => \mux_ulaA_shift|m_out[5]~26_combout\,
	datac => \actr|alu_ctr[0]~21_combout\,
	datad => \mux_ulaB|m_out[5]~55_combout\,
	combout => \alu|Mux26~6_combout\);

-- Location: LCCOMB_X31_Y27_N2
\alu|Mux26~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux26~0_combout\ = (\actr|alu_ctr[0]~21_combout\ & (\actr|alu_ctr[1]~14_combout\ & ((\mux_ulaA_shift|m_out[5]~26_combout\) # (\mux_ulaB|m_out[5]~55_combout\)))) # (!\actr|alu_ctr[0]~21_combout\ & (((\mux_ulaA_shift|m_out[5]~26_combout\ & 
-- \mux_ulaB|m_out[5]~55_combout\)) # (!\actr|alu_ctr[1]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[5]~26_combout\,
	datab => \mux_ulaB|m_out[5]~55_combout\,
	datac => \actr|alu_ctr[0]~21_combout\,
	datad => \actr|alu_ctr[1]~14_combout\,
	combout => \alu|Mux26~0_combout\);

-- Location: LCCOMB_X27_Y20_N18
\alu|Mux26~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux26~1_combout\ = (\alu|Mux28~5_combout\ & ((\alu|Mux26~0_combout\ & (\alu|Add1~10_combout\)) # (!\alu|Mux26~0_combout\ & ((\alu|ShiftRight1~79_combout\))))) # (!\alu|Mux28~5_combout\ & (((\alu|Mux26~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux28~5_combout\,
	datab => \alu|Add1~10_combout\,
	datac => \alu|Mux26~0_combout\,
	datad => \alu|ShiftRight1~79_combout\,
	combout => \alu|Mux26~1_combout\);

-- Location: LCCOMB_X27_Y20_N12
\alu|Mux26~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux26~2_combout\ = (\alu|Mux28~7_combout\ & (\alu|tmp[5]~10_combout\ & (\alu|Mux28~6_combout\))) # (!\alu|Mux28~7_combout\ & (((\alu|Mux26~1_combout\) # (!\alu|Mux28~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|tmp[5]~10_combout\,
	datab => \alu|Mux28~7_combout\,
	datac => \alu|Mux28~6_combout\,
	datad => \alu|Mux26~1_combout\,
	combout => \alu|Mux26~2_combout\);

-- Location: LCCOMB_X32_Y20_N16
\alu|Mux26~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux26~3_combout\ = (\alu|Mux28~4_combout\ & ((\alu|Mux26~2_combout\ & ((\alu|ShiftRight0~65_combout\))) # (!\alu|Mux26~2_combout\ & (\mux_ulaB|m_out[31]~29_combout\)))) # (!\alu|Mux28~4_combout\ & (((\alu|Mux26~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[31]~29_combout\,
	datab => \alu|Mux28~4_combout\,
	datac => \alu|ShiftRight0~65_combout\,
	datad => \alu|Mux26~2_combout\,
	combout => \alu|Mux26~3_combout\);

-- Location: LCCOMB_X32_Y20_N10
\alu|Mux26~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux26~4_combout\ = (\alu|Mux24~3_combout\ & ((\alu|ShiftRight0~66_combout\) # ((!\alu|Mux24~4_combout\)))) # (!\alu|Mux24~3_combout\ & (((\alu|Mux24~4_combout\ & \alu|Mux26~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight0~66_combout\,
	datab => \alu|Mux24~3_combout\,
	datac => \alu|Mux24~4_combout\,
	datad => \alu|Mux26~3_combout\,
	combout => \alu|Mux26~4_combout\);

-- Location: LCCOMB_X32_Y20_N0
\alu|Mux26~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux26~5_combout\ = (\alu|Mux24~13_combout\ & (((\alu|Mux26~4_combout\)))) # (!\alu|Mux24~13_combout\ & ((\alu|Mux26~4_combout\ & ((\alu|ShiftRight0~32_combout\))) # (!\alu|Mux26~4_combout\ & (\alu|ShiftRight0~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight0~34_combout\,
	datab => \alu|Mux24~13_combout\,
	datac => \alu|ShiftRight0~32_combout\,
	datad => \alu|Mux26~4_combout\,
	combout => \alu|Mux26~5_combout\);

-- Location: LCCOMB_X32_Y20_N28
\alu|Mux26~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux26~7_combout\ = (\alu|Mux28~8_combout\ & (((!\alu|Mux28~2_combout\)) # (!\alu|Mux26~6_combout\))) # (!\alu|Mux28~8_combout\ & (((\alu|Mux28~2_combout\ & \alu|Mux26~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux28~8_combout\,
	datab => \alu|Mux26~6_combout\,
	datac => \alu|Mux28~2_combout\,
	datad => \alu|Mux26~5_combout\,
	combout => \alu|Mux26~7_combout\);

-- Location: LCCOMB_X32_Y20_N30
\alu|Mux26\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux26~combout\ = (\alu|Mux28~3_combout\ & ((\alu|Mux26~7_combout\ & ((\alu|a32~4_combout\))) # (!\alu|Mux26~7_combout\ & (\alu|ShiftLeft0~126_combout\)))) # (!\alu|Mux28~3_combout\ & (((\alu|Mux26~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux28~3_combout\,
	datab => \alu|ShiftLeft0~126_combout\,
	datac => \alu|a32~4_combout\,
	datad => \alu|Mux26~7_combout\,
	combout => \alu|Mux26~combout\);

-- Location: LCCOMB_X34_Y20_N6
\regULA|sr_out[5]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \regULA|sr_out[5]~feeder_combout\ = \alu|Mux26~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \alu|Mux26~combout\,
	combout => \regULA|sr_out[5]~feeder_combout\);

-- Location: FF_X34_Y20_N7
\regULA|sr_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \regULA|sr_out[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \regULA|sr_out\(5));

-- Location: LCCOMB_X34_Y24_N18
\mux_mem|m_out[3]~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mux_mem|m_out[3]~3_combout\ = (\ctr_mips|WideOr2~1_combout\ & (((\regULA|sr_out\(5))))) # (!\ctr_mips|WideOr2~1_combout\ & ((\ctr_mips|WideOr2~0_combout\ & (\regULA|sr_out\(5))) # (!\ctr_mips|WideOr2~0_combout\ & ((\pc|sr_out\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|WideOr2~1_combout\,
	datab => \ctr_mips|WideOr2~0_combout\,
	datac => \regULA|sr_out\(5),
	datad => \pc|sr_out\(3),
	combout => \mux_mem|m_out[3]~3_combout\);

-- Location: FF_X32_Y25_N9
\ir|sr_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mem|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \ctr_mips|ALT_INV_pstate.fetch_st~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|sr_out\(5));

-- Location: LCCOMB_X32_Y25_N8
\actr|shift_ctr~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \actr|shift_ctr~1_combout\ = (\actr|shift_ctr~0_combout\ & (!\ir|sr_out\(0) & (!\ir|sr_out\(5) & \actr|alu_ctr~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|shift_ctr~0_combout\,
	datab => \ir|sr_out\(0),
	datac => \ir|sr_out\(5),
	datad => \actr|alu_ctr~0_combout\,
	combout => \actr|shift_ctr~1_combout\);

-- Location: LCCOMB_X31_Y20_N20
\alu|a32~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|a32~1_combout\ = \mux_ulaB|m_out[2]~61_combout\ $ (((\actr|shift_ctr~1_combout\ & ((\ir|sr_out\(8)))) # (!\actr|shift_ctr~1_combout\ & (\mux_ulaA_shift|m_out[2]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[2]~31_combout\,
	datab => \actr|shift_ctr~1_combout\,
	datac => \ir|sr_out\(8),
	datad => \mux_ulaB|m_out[2]~61_combout\,
	combout => \alu|a32~1_combout\);

-- Location: LCCOMB_X25_Y22_N16
\alu|Mux29~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux29~6_combout\ = (\mux_ulaA_shift|m_out[2]~32_combout\) # ((\mux_ulaB|m_out[2]~61_combout\) # ((\actr|alu_ctr[0]~21_combout\) # (!\actr|alu_ctr[1]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[2]~32_combout\,
	datab => \mux_ulaB|m_out[2]~61_combout\,
	datac => \actr|alu_ctr[0]~21_combout\,
	datad => \actr|alu_ctr[1]~14_combout\,
	combout => \alu|Mux29~6_combout\);

-- Location: LCCOMB_X26_Y22_N24
\alu|Mux29~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux29~3_combout\ = (\alu|Mux29~2_combout\ & ((\alu|Add1~4_combout\) # ((!\alu|Mux28~5_combout\)))) # (!\alu|Mux29~2_combout\ & (((\alu|Mux28~5_combout\ & \alu|ShiftRight1~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux29~2_combout\,
	datab => \alu|Add1~4_combout\,
	datac => \alu|Mux28~5_combout\,
	datad => \alu|ShiftRight1~52_combout\,
	combout => \alu|Mux29~3_combout\);

-- Location: LCCOMB_X26_Y22_N30
\alu|Mux29~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux29~4_combout\ = (\alu|Mux28~7_combout\ & (\alu|tmp[2]~4_combout\ & (\alu|Mux28~6_combout\))) # (!\alu|Mux28~7_combout\ & (((\alu|Mux29~3_combout\) # (!\alu|Mux28~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux28~7_combout\,
	datab => \alu|tmp[2]~4_combout\,
	datac => \alu|Mux28~6_combout\,
	datad => \alu|Mux29~3_combout\,
	combout => \alu|Mux29~4_combout\);

-- Location: LCCOMB_X26_Y22_N16
\alu|Mux29~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux29~5_combout\ = (\alu|Mux28~4_combout\ & ((\alu|Mux29~4_combout\ & ((\alu|ShiftRight0~50_combout\))) # (!\alu|Mux29~4_combout\ & (\mux_ulaB|m_out[31]~29_combout\)))) # (!\alu|Mux28~4_combout\ & (((\alu|Mux29~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux28~4_combout\,
	datab => \mux_ulaB|m_out[31]~29_combout\,
	datac => \alu|Mux29~4_combout\,
	datad => \alu|ShiftRight0~50_combout\,
	combout => \alu|Mux29~5_combout\);

-- Location: LCCOMB_X26_Y22_N6
\alu|Mux29~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux29~12_combout\ = (\alu|Mux29~5_combout\ & (((\actr|alu_ctr[0]~21_combout\) # (!\actr|alu_ctr[2]~22_combout\)) # (!\actr|alu_ctr[1]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \actr|alu_ctr[1]~14_combout\,
	datab => \actr|alu_ctr[0]~21_combout\,
	datac => \actr|alu_ctr[2]~22_combout\,
	datad => \alu|Mux29~5_combout\,
	combout => \alu|Mux29~12_combout\);

-- Location: LCCOMB_X26_Y22_N2
\alu|Mux29~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux29~7_combout\ = (\alu|Mux28~2_combout\ & ((\alu|Mux28~8_combout\ & (!\alu|Mux29~6_combout\)) # (!\alu|Mux28~8_combout\ & ((\alu|Mux29~12_combout\))))) # (!\alu|Mux28~2_combout\ & (\alu|Mux28~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux28~2_combout\,
	datab => \alu|Mux28~8_combout\,
	datac => \alu|Mux29~6_combout\,
	datad => \alu|Mux29~12_combout\,
	combout => \alu|Mux29~7_combout\);

-- Location: LCCOMB_X26_Y22_N28
\alu|Mux29~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux29~8_combout\ = (\alu|Mux28~3_combout\ & ((\alu|Mux29~7_combout\ & ((\alu|a32~1_combout\))) # (!\alu|Mux29~7_combout\ & (\alu|ShiftLeft0~22_combout\)))) # (!\alu|Mux28~3_combout\ & (((\alu|Mux29~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftLeft0~22_combout\,
	datab => \alu|a32~1_combout\,
	datac => \alu|Mux28~3_combout\,
	datad => \alu|Mux29~7_combout\,
	combout => \alu|Mux29~8_combout\);

-- Location: LCCOMB_X36_Y20_N14
\alu|ShiftRight0~51\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight0~51_combout\ = (\mux_ulaA_shift|m_out[2]~32_combout\ & ((\alu|ShiftRight1~57_combout\))) # (!\mux_ulaA_shift|m_out[2]~32_combout\ & (\alu|ShiftRight1~59_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaA_shift|m_out[2]~32_combout\,
	datac => \alu|ShiftRight1~59_combout\,
	datad => \alu|ShiftRight1~57_combout\,
	combout => \alu|ShiftRight0~51_combout\);

-- Location: LCCOMB_X29_Y21_N22
\alu|ShiftRight1~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|ShiftRight1~11_combout\ = (\mux_ulaA_shift|m_out[0]~36_combout\ & (\mux_ulaB|m_out[3]~59_combout\)) # (!\mux_ulaA_shift|m_out[0]~36_combout\ & ((\mux_ulaB|m_out[2]~61_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_ulaB|m_out[3]~59_combout\,
	datab => \mux_ulaB|m_out[2]~61_combout\,
	datad => \mux_ulaA_shift|m_out[0]~36_combout\,
	combout => \alu|ShiftRight1~11_combout\);

-- Location: LCCOMB_X27_Y20_N2
\alu|Mux29~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux29~9_combout\ = (\alu|Mux31~17_combout\ & (((\alu|ShiftRight1~11_combout\ & !\alu|Mux28~9_combout\)))) # (!\alu|Mux31~17_combout\ & ((\alu|ShiftRight1~55_combout\) # ((\alu|Mux28~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight1~55_combout\,
	datab => \alu|Mux31~17_combout\,
	datac => \alu|ShiftRight1~11_combout\,
	datad => \alu|Mux28~9_combout\,
	combout => \alu|Mux29~9_combout\);

-- Location: LCCOMB_X27_Y20_N0
\alu|Mux29~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux29~10_combout\ = (\alu|Mux28~9_combout\ & ((\alu|Mux29~9_combout\ & ((\alu|ShiftRight0~51_combout\))) # (!\alu|Mux29~9_combout\ & (\alu|ShiftRight1~10_combout\)))) # (!\alu|Mux28~9_combout\ & (((\alu|Mux29~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|ShiftRight1~10_combout\,
	datab => \alu|Mux28~9_combout\,
	datac => \alu|ShiftRight0~51_combout\,
	datad => \alu|Mux29~9_combout\,
	combout => \alu|Mux29~10_combout\);

-- Location: LCCOMB_X31_Y22_N10
\alu|Mux29~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \alu|Mux29~11_combout\ = (\alu|Mux28~10_combout\ & (\alu|Mux29~8_combout\)) # (!\alu|Mux28~10_combout\ & ((\alu|Mux29~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux28~10_combout\,
	datac => \alu|Mux29~8_combout\,
	datad => \alu|Mux29~10_combout\,
	combout => \alu|Mux29~11_combout\);

-- Location: LCCOMB_X30_Y22_N6
\pc|sr_out[2]~23\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pc|sr_out[2]~23_combout\ = (\ctr_mips|pstate.branch_ex_st~q\ & ((\regULA|sr_out\(2)))) # (!\ctr_mips|pstate.branch_ex_st~q\ & (\alu|Mux29~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.branch_ex_st~q\,
	datab => \alu|Mux29~11_combout\,
	datad => \regULA|sr_out\(2),
	combout => \pc|sr_out[2]~23_combout\);

-- Location: FF_X30_Y22_N7
\pc|sr_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \pc|sr_out[2]~23_combout\,
	asdata => \ir|sr_out\(0),
	sclr => \rst~input_o\,
	sload => \ctr_mips|pstate.jump_ex_st~q\,
	ena => \pc|sr_out[0]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pc|sr_out\(2));

-- Location: LCCOMB_X34_Y24_N4
\mux_mem|m_out[2]~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mux_mem|m_out[2]~2_combout\ = (\ctr_mips|WideOr2~1_combout\ & (((\regULA|sr_out\(4))))) # (!\ctr_mips|WideOr2~1_combout\ & ((\ctr_mips|WideOr2~0_combout\ & ((\regULA|sr_out\(4)))) # (!\ctr_mips|WideOr2~0_combout\ & (\pc|sr_out\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|WideOr2~1_combout\,
	datab => \ctr_mips|WideOr2~0_combout\,
	datac => \pc|sr_out\(2),
	datad => \regULA|sr_out\(4),
	combout => \mux_mem|m_out[2]~2_combout\);

-- Location: FF_X34_Y27_N27
\ir|sr_out[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mem|altsyncram_component|auto_generated|q_a\(30),
	sload => VCC,
	ena => \ctr_mips|ALT_INV_pstate.fetch_st~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|sr_out\(30));

-- Location: LCCOMB_X30_Y27_N30
\ctr_mips|Mux7~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \ctr_mips|Mux7~1_combout\ = (\ctr_mips|Mux7~0_combout\ & (!\ir|sr_out\(30) & ((\ir|sr_out\(26)) # (!\ir|sr_out\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|Mux7~0_combout\,
	datab => \ir|sr_out\(30),
	datac => \ir|sr_out\(26),
	datad => \ir|sr_out\(27),
	combout => \ctr_mips|Mux7~1_combout\);

-- Location: LCCOMB_X31_Y25_N6
\ctr_mips|nstate.c_mem_add_st~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \ctr_mips|nstate.c_mem_add_st~0_combout\ = (\ctr_mips|Mux7~1_combout\ & \ctr_mips|pstate.decode_st~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ctr_mips|Mux7~1_combout\,
	datad => \ctr_mips|pstate.decode_st~q\,
	combout => \ctr_mips|nstate.c_mem_add_st~0_combout\);

-- Location: FF_X31_Y25_N7
\ctr_mips|pstate.c_mem_add_st\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ctr_mips|nstate.c_mem_add_st~0_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ctr_mips|pstate.c_mem_add_st~q\);

-- Location: LCCOMB_X37_Y27_N16
\ctr_mips|Selector1~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \ctr_mips|Selector1~1_combout\ = (\ctr_mips|WideOr2~0_combout\) # ((\ctr_mips|WideOr4~0_combout\) # ((\ctr_mips|Selector1~0_combout\ & \ctr_mips|pstate.decode_st~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|Selector1~0_combout\,
	datab => \ctr_mips|WideOr2~0_combout\,
	datac => \ctr_mips|WideOr4~0_combout\,
	datad => \ctr_mips|pstate.decode_st~q\,
	combout => \ctr_mips|Selector1~1_combout\);

-- Location: LCCOMB_X31_Y25_N14
\ctr_mips|Selector1~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \ctr_mips|Selector1~2_combout\ = (\mux_pc|Equal1~0_combout\ & (!\ctr_mips|Selector1~1_combout\ & ((\ctr_mips|Mux7~1_combout\) # (!\ctr_mips|pstate.c_mem_add_st~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mux_pc|Equal1~0_combout\,
	datab => \ctr_mips|pstate.c_mem_add_st~q\,
	datac => \ctr_mips|Mux7~1_combout\,
	datad => \ctr_mips|Selector1~1_combout\,
	combout => \ctr_mips|Selector1~2_combout\);

-- Location: FF_X31_Y25_N15
\ctr_mips|pstate.fetch_st\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ctr_mips|Selector1~2_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ctr_mips|pstate.fetch_st~q\);

-- Location: LCCOMB_X27_Y25_N10
\ctr_mips|pstate.decode_st~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \ctr_mips|pstate.decode_st~0_combout\ = !\ctr_mips|pstate.fetch_st~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ctr_mips|pstate.fetch_st~q\,
	combout => \ctr_mips|pstate.decode_st~0_combout\);

-- Location: FF_X31_Y25_N21
\ctr_mips|pstate.decode_st\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \ctr_mips|pstate.decode_st~0_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ctr_mips|pstate.decode_st~q\);

-- Location: LCCOMB_X31_Y25_N12
\ctr_mips|nstate.branch_ex_st~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \ctr_mips|nstate.branch_ex_st~0_combout\ = (\ir|sr_out\(28) & (\ctr_mips|pstate.decode_st~q\ & (!\ir|sr_out\(29) & \ctr_mips|Selector2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|sr_out\(28),
	datab => \ctr_mips|pstate.decode_st~q\,
	datac => \ir|sr_out\(29),
	datad => \ctr_mips|Selector2~0_combout\,
	combout => \ctr_mips|nstate.branch_ex_st~0_combout\);

-- Location: FF_X31_Y25_N13
\ctr_mips|pstate.branch_ex_st\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ctr_mips|nstate.branch_ex_st~0_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ctr_mips|pstate.branch_ex_st~q\);

-- Location: LCCOMB_X31_Y23_N24
\pc|sr_out~50\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pc|sr_out~50_combout\ = (\ctr_mips|pstate.branch_ex_st~q\ & (\regULA|sr_out\(1))) # (!\ctr_mips|pstate.branch_ex_st~q\ & (((\alu|Mux30~15_combout\ & !\ctr_mips|pstate.jump_ex_st~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regULA|sr_out\(1),
	datab => \ctr_mips|pstate.branch_ex_st~q\,
	datac => \alu|Mux30~15_combout\,
	datad => \ctr_mips|pstate.jump_ex_st~q\,
	combout => \pc|sr_out~50_combout\);

-- Location: FF_X31_Y23_N25
\pc|sr_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \pc|sr_out~50_combout\,
	sclr => \rst~input_o\,
	ena => \pc|sr_out[0]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pc|sr_out\(1));

-- Location: LCCOMB_X34_Y24_N2
\mux_mem|m_out[1]~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mux_mem|m_out[1]~1_combout\ = (\ctr_mips|WideOr2~1_combout\ & (((\regULA|sr_out\(3))))) # (!\ctr_mips|WideOr2~1_combout\ & ((\ctr_mips|WideOr2~0_combout\ & ((\regULA|sr_out\(3)))) # (!\ctr_mips|WideOr2~0_combout\ & (\pc|sr_out\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|WideOr2~1_combout\,
	datab => \ctr_mips|WideOr2~0_combout\,
	datac => \pc|sr_out\(1),
	datad => \regULA|sr_out\(3),
	combout => \mux_mem|m_out[1]~1_combout\);

-- Location: FF_X34_Y27_N29
\ir|sr_out[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mem|altsyncram_component|auto_generated|q_a\(27),
	sload => VCC,
	ena => \ctr_mips|ALT_INV_pstate.fetch_st~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|sr_out\(27));

-- Location: LCCOMB_X36_Y27_N18
\ctr_mips|nstate.streghalf_st~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \ctr_mips|nstate.streghalf_st~3_combout\ = (!\ir|sr_out\(28) & (!\ir|sr_out\(27) & (\ir|sr_out\(29) & \ctr_mips|nstate.streghalf_st~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|sr_out\(28),
	datab => \ir|sr_out\(27),
	datac => \ir|sr_out\(29),
	datad => \ctr_mips|nstate.streghalf_st~2_combout\,
	combout => \ctr_mips|nstate.streghalf_st~3_combout\);

-- Location: FF_X34_Y24_N15
\ctr_mips|pstate.streghalf_st\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \ctr_mips|nstate.streghalf_st~3_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ctr_mips|pstate.streghalf_st~q\);

-- Location: LCCOMB_X34_Y24_N16
\ctr_mips|nstate.writemem_st~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \ctr_mips|nstate.writemem_st~0_combout\ = (\ir|sr_out\(29) & (\ctr_mips|nstate.streghalf_st~2_combout\ & (!\ir|sr_out\(28) & \ir|sr_out\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|sr_out\(29),
	datab => \ctr_mips|nstate.streghalf_st~2_combout\,
	datac => \ir|sr_out\(28),
	datad => \ir|sr_out\(27),
	combout => \ctr_mips|nstate.writemem_st~0_combout\);

-- Location: FF_X34_Y24_N17
\ctr_mips|pstate.writemem_st\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ctr_mips|nstate.writemem_st~0_combout\,
	clrn => \ALT_INV_rst~inputclkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ctr_mips|pstate.writemem_st~q\);

-- Location: LCCOMB_X34_Y24_N14
\ctr_mips|WideOr2~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \ctr_mips|WideOr2~0_combout\ = (\ctr_mips|pstate.stregbyte_st~q\) # ((\ctr_mips|pstate.streghalf_st~q\) # (\ctr_mips|pstate.writemem_st~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.stregbyte_st~q\,
	datac => \ctr_mips|pstate.streghalf_st~q\,
	datad => \ctr_mips|pstate.writemem_st~q\,
	combout => \ctr_mips|WideOr2~0_combout\);

-- Location: LCCOMB_X34_Y24_N10
\mux_mem|m_out[0]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \mux_mem|m_out[0]~0_combout\ = (\ctr_mips|WideOr2~0_combout\ & (\regULA|sr_out\(2))) # (!\ctr_mips|WideOr2~0_combout\ & ((\ctr_mips|WideOr2~1_combout\ & (\regULA|sr_out\(2))) # (!\ctr_mips|WideOr2~1_combout\ & ((\pc|sr_out\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regULA|sr_out\(2),
	datab => \ctr_mips|WideOr2~0_combout\,
	datac => \ctr_mips|WideOr2~1_combout\,
	datad => \pc|sr_out\(0),
	combout => \mux_mem|m_out[0]~0_combout\);

-- Location: FF_X34_Y25_N5
\ir|sr_out[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mem|altsyncram_component|auto_generated|q_a\(17),
	sload => VCC,
	ena => \ctr_mips|ALT_INV_pstate.fetch_st~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|sr_out\(17));

-- Location: LCCOMB_X34_Y25_N12
\ir|sr_out[16]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \ir|sr_out[16]~feeder_combout\ = \mem|altsyncram_component|auto_generated|q_a\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \mem|altsyncram_component|auto_generated|q_a\(16),
	combout => \ir|sr_out[16]~feeder_combout\);

-- Location: FF_X34_Y25_N13
\ir|sr_out[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ir|sr_out[16]~feeder_combout\,
	ena => \ctr_mips|ALT_INV_pstate.fetch_st~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|sr_out\(16));

-- Location: LCCOMB_X34_Y24_N0
\bcoreg|Equal1~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|Equal1~0_combout\ = (!\ir|sr_out\(18) & (!\ir|sr_out\(17) & (!\ir|sr_out\(19) & !\ir|sr_out\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|sr_out\(18),
	datab => \ir|sr_out\(17),
	datac => \ir|sr_out\(19),
	datad => \ir|sr_out\(16),
	combout => \bcoreg|Equal1~0_combout\);

-- Location: LCCOMB_X35_Y25_N26
\bcoreg|breg32_rtl_1_bypass[40]~feeder\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|breg32_rtl_1_bypass[40]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \bcoreg|breg32_rtl_1_bypass[40]~feeder_combout\);

-- Location: FF_X35_Y25_N27
\bcoreg|breg32_rtl_1_bypass[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|breg32_rtl_1_bypass[40]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_1_bypass\(40));

-- Location: FF_X34_Y25_N25
\bcoreg|breg32_rtl_1_bypass[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \breg_data_mux|m_out[14]~17_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \bcoreg|breg32_rtl_1_bypass\(39));

-- Location: LCCOMB_X34_Y25_N24
\bcoreg|regB[14]~70\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|regB[14]~70_combout\ = (\bcoreg|breg32_rtl_1_bypass\(40) & ((\bcoreg|breg32~44_combout\ & ((\bcoreg|breg32_rtl_1_bypass\(39)))) # (!\bcoreg|breg32~44_combout\ & (\bcoreg|breg32_rtl_1|auto_generated|ram_block1a14\)))) # 
-- (!\bcoreg|breg32_rtl_1_bypass\(40) & (((\bcoreg|breg32_rtl_1_bypass\(39)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|breg32_rtl_1|auto_generated|ram_block1a14\,
	datab => \bcoreg|breg32_rtl_1_bypass\(40),
	datac => \bcoreg|breg32_rtl_1_bypass\(39),
	datad => \bcoreg|breg32~44_combout\,
	combout => \bcoreg|regB[14]~70_combout\);

-- Location: LCCOMB_X34_Y25_N28
\bcoreg|regB[14]~100\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|regB[14]~100_combout\ = (\bcoreg|regB[14]~70_combout\ & ((\ir|sr_out\(20)) # (!\bcoreg|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|sr_out\(20),
	datab => \bcoreg|Equal1~0_combout\,
	datad => \bcoreg|regB[14]~70_combout\,
	combout => \bcoreg|regB[14]~100_combout\);

-- Location: FF_X34_Y25_N29
\rgB|sr_out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|regB[14]~100_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rgB|sr_out\(14));

-- Location: FF_X34_Y26_N23
\ir|sr_out[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \mem|altsyncram_component|auto_generated|q_a\(20),
	sload => VCC,
	ena => \ctr_mips|ALT_INV_pstate.fetch_st~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ir|sr_out\(20));

-- Location: LCCOMB_X29_Y25_N8
\bcoreg|regB[0]~111\ : cycloneiv_lcell_comb
-- Equation(s):
-- \bcoreg|regB[0]~111_combout\ = (\bcoreg|regB[0]~87_combout\ & ((\ir|sr_out\(20)) # (!\bcoreg|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \bcoreg|regB[0]~87_combout\,
	datab => \ir|sr_out\(20),
	datac => \bcoreg|Equal1~0_combout\,
	combout => \bcoreg|regB[0]~111_combout\);

-- Location: FF_X29_Y25_N9
\rgB|sr_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \bcoreg|regB[0]~111_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rgB|sr_out\(0));

-- Location: IOIBUF_X52_Y21_N1
\debug[0]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_debug(0),
	o => \debug[0]~input_o\);

-- Location: LCCOMB_X31_Y26_N22
\fpga_out~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \fpga_out~0_combout\ = (\debug[1]~input_o\ & (((\debug[0]~input_o\)))) # (!\debug[1]~input_o\ & ((\debug[0]~input_o\ & ((\alu|Mux31~16_combout\))) # (!\debug[0]~input_o\ & (\pc|sr_out\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debug[1]~input_o\,
	datab => \pc|sr_out\(0),
	datac => \debug[0]~input_o\,
	datad => \alu|Mux31~16_combout\,
	combout => \fpga_out~0_combout\);

-- Location: IOIBUF_X52_Y21_N8
\debug[1]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_debug(1),
	o => \debug[1]~input_o\);

-- Location: LCCOMB_X31_Y26_N12
\fpga_out~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \fpga_out~1_combout\ = (\fpga_out~0_combout\ & ((\mem|altsyncram_component|auto_generated|q_a\(0)) # ((!\debug[1]~input_o\)))) # (!\fpga_out~0_combout\ & (((\ir|sr_out\(0) & \debug[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|altsyncram_component|auto_generated|q_a\(0),
	datab => \ir|sr_out\(0),
	datac => \fpga_out~0_combout\,
	datad => \debug[1]~input_o\,
	combout => \fpga_out~1_combout\);

-- Location: LCCOMB_X32_Y27_N26
\fpga_out~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \fpga_out~2_combout\ = (\debug[0]~input_o\ & (((\debug[1]~input_o\)))) # (!\debug[0]~input_o\ & ((\debug[1]~input_o\ & (\ir|sr_out\(1))) # (!\debug[1]~input_o\ & ((\pc|sr_out\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|sr_out\(1),
	datab => \debug[0]~input_o\,
	datac => \pc|sr_out\(1),
	datad => \debug[1]~input_o\,
	combout => \fpga_out~2_combout\);

-- Location: LCCOMB_X32_Y27_N20
\fpga_out~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \fpga_out~3_combout\ = (\fpga_out~2_combout\ & (((\mem|altsyncram_component|auto_generated|q_a\(1))) # (!\debug[0]~input_o\))) # (!\fpga_out~2_combout\ & (\debug[0]~input_o\ & ((\alu|Mux30~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fpga_out~2_combout\,
	datab => \debug[0]~input_o\,
	datac => \mem|altsyncram_component|auto_generated|q_a\(1),
	datad => \alu|Mux30~15_combout\,
	combout => \fpga_out~3_combout\);

-- Location: LCCOMB_X32_Y26_N22
\fpga_out~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \fpga_out~4_combout\ = (\debug[1]~input_o\ & (((\debug[0]~input_o\)))) # (!\debug[1]~input_o\ & ((\debug[0]~input_o\ & ((\alu|Mux29~11_combout\))) # (!\debug[0]~input_o\ & (\pc|sr_out\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debug[1]~input_o\,
	datab => \pc|sr_out\(2),
	datac => \debug[0]~input_o\,
	datad => \alu|Mux29~11_combout\,
	combout => \fpga_out~4_combout\);

-- Location: LCCOMB_X32_Y26_N4
\fpga_out~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \fpga_out~5_combout\ = (\fpga_out~4_combout\ & ((\mem|altsyncram_component|auto_generated|q_a\(2)) # ((!\debug[1]~input_o\)))) # (!\fpga_out~4_combout\ & (((\ir|sr_out\(2) & \debug[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|altsyncram_component|auto_generated|q_a\(2),
	datab => \ir|sr_out\(2),
	datac => \fpga_out~4_combout\,
	datad => \debug[1]~input_o\,
	combout => \fpga_out~5_combout\);

-- Location: LCCOMB_X31_Y26_N28
\fpga_out~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \fpga_out~6_combout\ = (\debug[0]~input_o\ & (((\debug[1]~input_o\)))) # (!\debug[0]~input_o\ & ((\debug[1]~input_o\ & ((\ir|sr_out\(3)))) # (!\debug[1]~input_o\ & (\pc|sr_out\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debug[0]~input_o\,
	datab => \pc|sr_out\(3),
	datac => \ir|sr_out\(3),
	datad => \debug[1]~input_o\,
	combout => \fpga_out~6_combout\);

-- Location: LCCOMB_X31_Y26_N18
\fpga_out~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \fpga_out~7_combout\ = (\debug[0]~input_o\ & ((\fpga_out~6_combout\ & ((\mem|altsyncram_component|auto_generated|q_a\(3)))) # (!\fpga_out~6_combout\ & (\alu|Mux28~20_combout\)))) # (!\debug[0]~input_o\ & (((\fpga_out~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux28~20_combout\,
	datab => \mem|altsyncram_component|auto_generated|q_a\(3),
	datac => \debug[0]~input_o\,
	datad => \fpga_out~6_combout\,
	combout => \fpga_out~7_combout\);

-- Location: LCCOMB_X31_Y22_N18
\fpga_out~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \fpga_out~8_combout\ = (\debug[1]~input_o\ & (((\debug[0]~input_o\)))) # (!\debug[1]~input_o\ & ((\debug[0]~input_o\ & (\alu|Mux27~combout\)) # (!\debug[0]~input_o\ & ((\pc|sr_out\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debug[1]~input_o\,
	datab => \alu|Mux27~combout\,
	datac => \pc|sr_out\(4),
	datad => \debug[0]~input_o\,
	combout => \fpga_out~8_combout\);

-- Location: LCCOMB_X31_Y22_N20
\fpga_out~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \fpga_out~9_combout\ = (\debug[1]~input_o\ & ((\fpga_out~8_combout\ & ((\mem|altsyncram_component|auto_generated|q_a\(4)))) # (!\fpga_out~8_combout\ & (\ir|sr_out\(4))))) # (!\debug[1]~input_o\ & (((\fpga_out~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debug[1]~input_o\,
	datab => \ir|sr_out\(4),
	datac => \mem|altsyncram_component|auto_generated|q_a\(4),
	datad => \fpga_out~8_combout\,
	combout => \fpga_out~9_combout\);

-- Location: LCCOMB_X34_Y25_N18
\fpga_out~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \fpga_out~10_combout\ = (\debug[0]~input_o\ & (((\debug[1]~input_o\)))) # (!\debug[0]~input_o\ & ((\debug[1]~input_o\ & (\ir|sr_out\(5))) # (!\debug[1]~input_o\ & ((\pc|sr_out\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|sr_out\(5),
	datab => \pc|sr_out\(5),
	datac => \debug[0]~input_o\,
	datad => \debug[1]~input_o\,
	combout => \fpga_out~10_combout\);

-- Location: LCCOMB_X25_Y22_N26
\fpga_out~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \fpga_out~11_combout\ = (\debug[0]~input_o\ & ((\fpga_out~10_combout\ & (\mem|altsyncram_component|auto_generated|q_a\(5))) # (!\fpga_out~10_combout\ & ((\alu|Mux26~combout\))))) # (!\debug[0]~input_o\ & (((\fpga_out~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|altsyncram_component|auto_generated|q_a\(5),
	datab => \debug[0]~input_o\,
	datac => \fpga_out~10_combout\,
	datad => \alu|Mux26~combout\,
	combout => \fpga_out~11_combout\);

-- Location: LCCOMB_X34_Y23_N0
\fpga_out~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \fpga_out~12_combout\ = (\debug[0]~input_o\ & (((\alu|Mux25~combout\) # (\debug[1]~input_o\)))) # (!\debug[0]~input_o\ & (\pc|sr_out\(6) & ((!\debug[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc|sr_out\(6),
	datab => \debug[0]~input_o\,
	datac => \alu|Mux25~combout\,
	datad => \debug[1]~input_o\,
	combout => \fpga_out~12_combout\);

-- Location: LCCOMB_X34_Y23_N10
\fpga_out~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \fpga_out~13_combout\ = (\debug[1]~input_o\ & ((\fpga_out~12_combout\ & ((\mem|altsyncram_component|auto_generated|q_a\(6)))) # (!\fpga_out~12_combout\ & (\ir|sr_out\(6))))) # (!\debug[1]~input_o\ & (\fpga_out~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debug[1]~input_o\,
	datab => \fpga_out~12_combout\,
	datac => \ir|sr_out\(6),
	datad => \mem|altsyncram_component|auto_generated|q_a\(6),
	combout => \fpga_out~13_combout\);

-- Location: LCCOMB_X32_Y23_N8
\fpga_out~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \fpga_out~14_combout\ = (\debug[1]~input_o\ & (((\ir|sr_out\(7)) # (\debug[0]~input_o\)))) # (!\debug[1]~input_o\ & (\pc|sr_out\(7) & ((!\debug[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc|sr_out\(7),
	datab => \ir|sr_out\(7),
	datac => \debug[1]~input_o\,
	datad => \debug[0]~input_o\,
	combout => \fpga_out~14_combout\);

-- Location: LCCOMB_X32_Y23_N22
\fpga_out~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \fpga_out~15_combout\ = (\fpga_out~14_combout\ & (((\mem|altsyncram_component|auto_generated|q_a\(7)) # (!\debug[0]~input_o\)))) # (!\fpga_out~14_combout\ & (\alu|Mux24~combout\ & ((\debug[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux24~combout\,
	datab => \mem|altsyncram_component|auto_generated|q_a\(7),
	datac => \fpga_out~14_combout\,
	datad => \debug[0]~input_o\,
	combout => \fpga_out~15_combout\);

-- Location: LCCOMB_X32_Y21_N16
\pc|sr_out[8]~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pc|sr_out[8]~19_combout\ = (\ctr_mips|pstate.branch_ex_st~q\ & (\regULA|sr_out\(8))) # (!\ctr_mips|pstate.branch_ex_st~q\ & ((\alu|Mux23~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regULA|sr_out\(8),
	datab => \alu|Mux23~10_combout\,
	datad => \ctr_mips|pstate.branch_ex_st~q\,
	combout => \pc|sr_out[8]~19_combout\);

-- Location: FF_X32_Y21_N17
\pc|sr_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \pc|sr_out[8]~19_combout\,
	asdata => \ir|sr_out\(6),
	sclr => \rst~input_o\,
	sload => \ctr_mips|pstate.jump_ex_st~q\,
	ena => \pc|sr_out[0]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pc|sr_out\(8));

-- Location: LCCOMB_X32_Y21_N30
\fpga_out~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \fpga_out~16_combout\ = (\debug[0]~input_o\ & ((\debug[1]~input_o\) # ((\alu|Mux23~10_combout\)))) # (!\debug[0]~input_o\ & (!\debug[1]~input_o\ & ((\pc|sr_out\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debug[0]~input_o\,
	datab => \debug[1]~input_o\,
	datac => \alu|Mux23~10_combout\,
	datad => \pc|sr_out\(8),
	combout => \fpga_out~16_combout\);

-- Location: LCCOMB_X32_Y21_N4
\fpga_out~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \fpga_out~17_combout\ = (\fpga_out~16_combout\ & (((\mem|altsyncram_component|auto_generated|q_a\(8))) # (!\debug[1]~input_o\))) # (!\fpga_out~16_combout\ & (\debug[1]~input_o\ & (\ir|sr_out\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fpga_out~16_combout\,
	datab => \debug[1]~input_o\,
	datac => \ir|sr_out\(8),
	datad => \mem|altsyncram_component|auto_generated|q_a\(8),
	combout => \fpga_out~17_combout\);

-- Location: LCCOMB_X32_Y23_N28
\fpga_out~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \fpga_out~18_combout\ = (\debug[1]~input_o\ & (((\ir|sr_out\(9)) # (\debug[0]~input_o\)))) # (!\debug[1]~input_o\ & (\pc|sr_out\(9) & ((!\debug[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc|sr_out\(9),
	datab => \debug[1]~input_o\,
	datac => \ir|sr_out\(9),
	datad => \debug[0]~input_o\,
	combout => \fpga_out~18_combout\);

-- Location: LCCOMB_X32_Y23_N26
\fpga_out~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \fpga_out~19_combout\ = (\debug[0]~input_o\ & ((\fpga_out~18_combout\ & ((\mem|altsyncram_component|auto_generated|q_a\(9)))) # (!\fpga_out~18_combout\ & (\alu|Mux22~11_combout\)))) # (!\debug[0]~input_o\ & (((\fpga_out~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debug[0]~input_o\,
	datab => \alu|Mux22~11_combout\,
	datac => \mem|altsyncram_component|auto_generated|q_a\(9),
	datad => \fpga_out~18_combout\,
	combout => \fpga_out~19_combout\);

-- Location: LCCOMB_X32_Y26_N30
\fpga_out~20\ : cycloneiv_lcell_comb
-- Equation(s):
-- \fpga_out~20_combout\ = (\debug[0]~input_o\ & (((\alu|Mux21~11_combout\) # (\debug[1]~input_o\)))) # (!\debug[0]~input_o\ & (\pc|sr_out\(10) & ((!\debug[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc|sr_out\(10),
	datab => \alu|Mux21~11_combout\,
	datac => \debug[0]~input_o\,
	datad => \debug[1]~input_o\,
	combout => \fpga_out~20_combout\);

-- Location: LCCOMB_X32_Y26_N8
\fpga_out~21\ : cycloneiv_lcell_comb
-- Equation(s):
-- \fpga_out~21_combout\ = (\fpga_out~20_combout\ & ((\mem|altsyncram_component|auto_generated|q_a\(10)) # ((!\debug[1]~input_o\)))) # (!\fpga_out~20_combout\ & (((\ir|sr_out\(10) & \debug[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fpga_out~20_combout\,
	datab => \mem|altsyncram_component|auto_generated|q_a\(10),
	datac => \ir|sr_out\(10),
	datad => \debug[1]~input_o\,
	combout => \fpga_out~21_combout\);

-- Location: LCCOMB_X30_Y26_N14
\fpga_out~22\ : cycloneiv_lcell_comb
-- Equation(s):
-- \fpga_out~22_combout\ = (\debug[0]~input_o\ & (\debug[1]~input_o\)) # (!\debug[0]~input_o\ & ((\debug[1]~input_o\ & (\ir|sr_out\(11))) # (!\debug[1]~input_o\ & ((\pc|sr_out\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debug[0]~input_o\,
	datab => \debug[1]~input_o\,
	datac => \ir|sr_out\(11),
	datad => \pc|sr_out\(11),
	combout => \fpga_out~22_combout\);

-- Location: LCCOMB_X30_Y26_N12
\fpga_out~23\ : cycloneiv_lcell_comb
-- Equation(s):
-- \fpga_out~23_combout\ = (\fpga_out~22_combout\ & ((\mem|altsyncram_component|auto_generated|q_a\(11)) # ((!\debug[0]~input_o\)))) # (!\fpga_out~22_combout\ & (((\debug[0]~input_o\ & \alu|Mux20~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|altsyncram_component|auto_generated|q_a\(11),
	datab => \fpga_out~22_combout\,
	datac => \debug[0]~input_o\,
	datad => \alu|Mux20~11_combout\,
	combout => \fpga_out~23_combout\);

-- Location: LCCOMB_X29_Y20_N2
\fpga_out~24\ : cycloneiv_lcell_comb
-- Equation(s):
-- \fpga_out~24_combout\ = (\debug[0]~input_o\ & ((\alu|Mux19~11_combout\) # ((\debug[1]~input_o\)))) # (!\debug[0]~input_o\ & (((!\debug[1]~input_o\ & \pc|sr_out\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debug[0]~input_o\,
	datab => \alu|Mux19~11_combout\,
	datac => \debug[1]~input_o\,
	datad => \pc|sr_out\(12),
	combout => \fpga_out~24_combout\);

-- Location: LCCOMB_X29_Y20_N4
\fpga_out~25\ : cycloneiv_lcell_comb
-- Equation(s):
-- \fpga_out~25_combout\ = (\debug[1]~input_o\ & ((\fpga_out~24_combout\ & (\mem|altsyncram_component|auto_generated|q_a\(12))) # (!\fpga_out~24_combout\ & ((\ir|sr_out\(12)))))) # (!\debug[1]~input_o\ & (((\fpga_out~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|altsyncram_component|auto_generated|q_a\(12),
	datab => \ir|sr_out\(12),
	datac => \debug[1]~input_o\,
	datad => \fpga_out~24_combout\,
	combout => \fpga_out~25_combout\);

-- Location: LCCOMB_X32_Y21_N26
\fpga_out~26\ : cycloneiv_lcell_comb
-- Equation(s):
-- \fpga_out~26_combout\ = (\debug[0]~input_o\ & (\debug[1]~input_o\)) # (!\debug[0]~input_o\ & ((\debug[1]~input_o\ & (\ir|sr_out\(13))) # (!\debug[1]~input_o\ & ((\pc|sr_out\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debug[0]~input_o\,
	datab => \debug[1]~input_o\,
	datac => \ir|sr_out\(13),
	datad => \pc|sr_out\(13),
	combout => \fpga_out~26_combout\);

-- Location: LCCOMB_X32_Y21_N8
\fpga_out~27\ : cycloneiv_lcell_comb
-- Equation(s):
-- \fpga_out~27_combout\ = (\fpga_out~26_combout\ & (((\mem|altsyncram_component|auto_generated|q_a\(13)) # (!\debug[0]~input_o\)))) # (!\fpga_out~26_combout\ & (\alu|Mux18~11_combout\ & ((\debug[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fpga_out~26_combout\,
	datab => \alu|Mux18~11_combout\,
	datac => \mem|altsyncram_component|auto_generated|q_a\(13),
	datad => \debug[0]~input_o\,
	combout => \fpga_out~27_combout\);

-- Location: LCCOMB_X30_Y22_N28
\fpga_out~28\ : cycloneiv_lcell_comb
-- Equation(s):
-- \fpga_out~28_combout\ = (\debug[0]~input_o\ & ((\alu|Mux17~11_combout\) # ((\debug[1]~input_o\)))) # (!\debug[0]~input_o\ & (((\pc|sr_out\(14) & !\debug[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux17~11_combout\,
	datab => \pc|sr_out\(14),
	datac => \debug[0]~input_o\,
	datad => \debug[1]~input_o\,
	combout => \fpga_out~28_combout\);

-- Location: LCCOMB_X31_Y22_N16
\fpga_out~29\ : cycloneiv_lcell_comb
-- Equation(s):
-- \fpga_out~29_combout\ = (\debug[1]~input_o\ & ((\fpga_out~28_combout\ & ((\mem|altsyncram_component|auto_generated|q_a\(14)))) # (!\fpga_out~28_combout\ & (\ir|sr_out\(14))))) # (!\debug[1]~input_o\ & (((\fpga_out~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debug[1]~input_o\,
	datab => \ir|sr_out\(14),
	datac => \mem|altsyncram_component|auto_generated|q_a\(14),
	datad => \fpga_out~28_combout\,
	combout => \fpga_out~29_combout\);

-- Location: LCCOMB_X28_Y23_N24
\fpga_out~30\ : cycloneiv_lcell_comb
-- Equation(s):
-- \fpga_out~30_combout\ = (\debug[0]~input_o\ & (((\debug[1]~input_o\)))) # (!\debug[0]~input_o\ & ((\debug[1]~input_o\ & (\ir|sr_out\(15))) # (!\debug[1]~input_o\ & ((\pc|sr_out\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|sr_out\(15),
	datab => \debug[0]~input_o\,
	datac => \pc|sr_out\(15),
	datad => \debug[1]~input_o\,
	combout => \fpga_out~30_combout\);

-- Location: LCCOMB_X28_Y25_N16
\fpga_out~31\ : cycloneiv_lcell_comb
-- Equation(s):
-- \fpga_out~31_combout\ = (\debug[0]~input_o\ & ((\fpga_out~30_combout\ & ((\mem|altsyncram_component|auto_generated|q_a\(15)))) # (!\fpga_out~30_combout\ & (\alu|Mux16~10_combout\)))) # (!\debug[0]~input_o\ & (((\fpga_out~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debug[0]~input_o\,
	datab => \alu|Mux16~10_combout\,
	datac => \mem|altsyncram_component|auto_generated|q_a\(15),
	datad => \fpga_out~30_combout\,
	combout => \fpga_out~31_combout\);

-- Location: LCCOMB_X28_Y23_N26
\pc|sr_out[16]~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pc|sr_out[16]~11_combout\ = (\ctr_mips|pstate.branch_ex_st~q\ & (\regULA|sr_out\(16))) # (!\ctr_mips|pstate.branch_ex_st~q\ & ((\alu|Mux15~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.branch_ex_st~q\,
	datab => \regULA|sr_out\(16),
	datad => \alu|Mux15~5_combout\,
	combout => \pc|sr_out[16]~11_combout\);

-- Location: FF_X28_Y23_N27
\pc|sr_out[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \pc|sr_out[16]~11_combout\,
	asdata => \ir|sr_out\(14),
	sclr => \rst~input_o\,
	sload => \ctr_mips|pstate.jump_ex_st~q\,
	ena => \pc|sr_out[0]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pc|sr_out\(16));

-- Location: LCCOMB_X28_Y23_N18
\fpga_out~32\ : cycloneiv_lcell_comb
-- Equation(s):
-- \fpga_out~32_combout\ = (\debug[1]~input_o\ & (\debug[0]~input_o\)) # (!\debug[1]~input_o\ & ((\debug[0]~input_o\ & ((\alu|Mux15~5_combout\))) # (!\debug[0]~input_o\ & (\pc|sr_out\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debug[1]~input_o\,
	datab => \debug[0]~input_o\,
	datac => \pc|sr_out\(16),
	datad => \alu|Mux15~5_combout\,
	combout => \fpga_out~32_combout\);

-- Location: LCCOMB_X34_Y25_N26
\fpga_out~33\ : cycloneiv_lcell_comb
-- Equation(s):
-- \fpga_out~33_combout\ = (\fpga_out~32_combout\ & (((\mem|altsyncram_component|auto_generated|q_a\(16)) # (!\debug[1]~input_o\)))) # (!\fpga_out~32_combout\ & (\ir|sr_out\(16) & ((\debug[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|sr_out\(16),
	datab => \mem|altsyncram_component|auto_generated|q_a\(16),
	datac => \fpga_out~32_combout\,
	datad => \debug[1]~input_o\,
	combout => \fpga_out~33_combout\);

-- Location: LCCOMB_X35_Y24_N18
\fpga_out~34\ : cycloneiv_lcell_comb
-- Equation(s):
-- \fpga_out~34_combout\ = (\debug[1]~input_o\ & ((\ir|sr_out\(17)) # ((\debug[0]~input_o\)))) # (!\debug[1]~input_o\ & (((\pc|sr_out\(17) & !\debug[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|sr_out\(17),
	datab => \debug[1]~input_o\,
	datac => \pc|sr_out\(17),
	datad => \debug[0]~input_o\,
	combout => \fpga_out~34_combout\);

-- Location: LCCOMB_X37_Y23_N8
\fpga_out~35\ : cycloneiv_lcell_comb
-- Equation(s):
-- \fpga_out~35_combout\ = (\debug[0]~input_o\ & ((\fpga_out~34_combout\ & (\mem|altsyncram_component|auto_generated|q_a\(17))) # (!\fpga_out~34_combout\ & ((\alu|Mux14~11_combout\))))) # (!\debug[0]~input_o\ & (((\fpga_out~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|altsyncram_component|auto_generated|q_a\(17),
	datab => \alu|Mux14~11_combout\,
	datac => \debug[0]~input_o\,
	datad => \fpga_out~34_combout\,
	combout => \fpga_out~35_combout\);

-- Location: LCCOMB_X31_Y24_N12
\pc|sr_out[18]~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pc|sr_out[18]~9_combout\ = (\ctr_mips|pstate.branch_ex_st~q\ & (\regULA|sr_out\(18))) # (!\ctr_mips|pstate.branch_ex_st~q\ & ((\alu|Mux13~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.branch_ex_st~q\,
	datab => \regULA|sr_out\(18),
	datad => \alu|Mux13~8_combout\,
	combout => \pc|sr_out[18]~9_combout\);

-- Location: FF_X31_Y24_N13
\pc|sr_out[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \pc|sr_out[18]~9_combout\,
	asdata => \ir|sr_out\(16),
	sclr => \rst~input_o\,
	sload => \ctr_mips|pstate.jump_ex_st~q\,
	ena => \pc|sr_out[0]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pc|sr_out\(18));

-- Location: LCCOMB_X31_Y24_N6
\fpga_out~36\ : cycloneiv_lcell_comb
-- Equation(s):
-- \fpga_out~36_combout\ = (\debug[0]~input_o\ & ((\alu|Mux13~8_combout\) # ((\debug[1]~input_o\)))) # (!\debug[0]~input_o\ & (((!\debug[1]~input_o\ & \pc|sr_out\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux13~8_combout\,
	datab => \debug[0]~input_o\,
	datac => \debug[1]~input_o\,
	datad => \pc|sr_out\(18),
	combout => \fpga_out~36_combout\);

-- Location: LCCOMB_X32_Y23_N12
\fpga_out~37\ : cycloneiv_lcell_comb
-- Equation(s):
-- \fpga_out~37_combout\ = (\fpga_out~36_combout\ & (((\mem|altsyncram_component|auto_generated|q_a\(18))) # (!\debug[1]~input_o\))) # (!\fpga_out~36_combout\ & (\debug[1]~input_o\ & ((\ir|sr_out\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fpga_out~36_combout\,
	datab => \debug[1]~input_o\,
	datac => \mem|altsyncram_component|auto_generated|q_a\(18),
	datad => \ir|sr_out\(18),
	combout => \fpga_out~37_combout\);

-- Location: LCCOMB_X31_Y24_N10
\pc|sr_out[19]~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pc|sr_out[19]~8_combout\ = (\ctr_mips|pstate.branch_ex_st~q\ & (\regULA|sr_out\(19))) # (!\ctr_mips|pstate.branch_ex_st~q\ & ((\alu|Mux12~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regULA|sr_out\(19),
	datab => \alu|Mux12~8_combout\,
	datad => \ctr_mips|pstate.branch_ex_st~q\,
	combout => \pc|sr_out[19]~8_combout\);

-- Location: FF_X31_Y24_N11
\pc|sr_out[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \pc|sr_out[19]~8_combout\,
	asdata => \ir|sr_out\(17),
	sclr => \rst~input_o\,
	sload => \ctr_mips|pstate.jump_ex_st~q\,
	ena => \pc|sr_out[0]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pc|sr_out\(19));

-- Location: LCCOMB_X36_Y27_N4
\fpga_out~38\ : cycloneiv_lcell_comb
-- Equation(s):
-- \fpga_out~38_combout\ = (\debug[1]~input_o\ & ((\debug[0]~input_o\) # ((\ir|sr_out\(19))))) # (!\debug[1]~input_o\ & (!\debug[0]~input_o\ & (\pc|sr_out\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debug[1]~input_o\,
	datab => \debug[0]~input_o\,
	datac => \pc|sr_out\(19),
	datad => \ir|sr_out\(19),
	combout => \fpga_out~38_combout\);

-- Location: LCCOMB_X39_Y25_N24
\fpga_out~39\ : cycloneiv_lcell_comb
-- Equation(s):
-- \fpga_out~39_combout\ = (\fpga_out~38_combout\ & (((\mem|altsyncram_component|auto_generated|q_a\(19))) # (!\debug[0]~input_o\))) # (!\fpga_out~38_combout\ & (\debug[0]~input_o\ & ((\alu|Mux12~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \fpga_out~38_combout\,
	datab => \debug[0]~input_o\,
	datac => \mem|altsyncram_component|auto_generated|q_a\(19),
	datad => \alu|Mux12~8_combout\,
	combout => \fpga_out~39_combout\);

-- Location: LCCOMB_X35_Y20_N30
\fpga_out~40\ : cycloneiv_lcell_comb
-- Equation(s):
-- \fpga_out~40_combout\ = (\debug[1]~input_o\ & (((\debug[0]~input_o\)))) # (!\debug[1]~input_o\ & ((\debug[0]~input_o\ & (\alu|Mux11~8_combout\)) # (!\debug[0]~input_o\ & ((\pc|sr_out\(20))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debug[1]~input_o\,
	datab => \alu|Mux11~8_combout\,
	datac => \pc|sr_out\(20),
	datad => \debug[0]~input_o\,
	combout => \fpga_out~40_combout\);

-- Location: LCCOMB_X35_Y20_N20
\fpga_out~41\ : cycloneiv_lcell_comb
-- Equation(s):
-- \fpga_out~41_combout\ = (\debug[1]~input_o\ & ((\fpga_out~40_combout\ & ((\mem|altsyncram_component|auto_generated|q_a\(20)))) # (!\fpga_out~40_combout\ & (\ir|sr_out\(20))))) # (!\debug[1]~input_o\ & (((\fpga_out~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debug[1]~input_o\,
	datab => \ir|sr_out\(20),
	datac => \fpga_out~40_combout\,
	datad => \mem|altsyncram_component|auto_generated|q_a\(20),
	combout => \fpga_out~41_combout\);

-- Location: LCCOMB_X36_Y23_N10
\pc|sr_out[21]~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pc|sr_out[21]~6_combout\ = (\ctr_mips|pstate.branch_ex_st~q\ & (\regULA|sr_out\(21))) # (!\ctr_mips|pstate.branch_ex_st~q\ & ((\alu|Mux10~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regULA|sr_out\(21),
	datab => \ctr_mips|pstate.branch_ex_st~q\,
	datad => \alu|Mux10~8_combout\,
	combout => \pc|sr_out[21]~6_combout\);

-- Location: FF_X36_Y23_N11
\pc|sr_out[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \pc|sr_out[21]~6_combout\,
	asdata => \ir|sr_out\(19),
	sclr => \rst~input_o\,
	sload => \ctr_mips|pstate.jump_ex_st~q\,
	ena => \pc|sr_out[0]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pc|sr_out\(21));

-- Location: LCCOMB_X35_Y24_N8
\fpga_out~42\ : cycloneiv_lcell_comb
-- Equation(s):
-- \fpga_out~42_combout\ = (\debug[0]~input_o\ & (((\debug[1]~input_o\)))) # (!\debug[0]~input_o\ & ((\debug[1]~input_o\ & (\ir|sr_out\(21))) # (!\debug[1]~input_o\ & ((\pc|sr_out\(21))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debug[0]~input_o\,
	datab => \ir|sr_out\(21),
	datac => \pc|sr_out\(21),
	datad => \debug[1]~input_o\,
	combout => \fpga_out~42_combout\);

-- Location: LCCOMB_X34_Y22_N20
\fpga_out~43\ : cycloneiv_lcell_comb
-- Equation(s):
-- \fpga_out~43_combout\ = (\fpga_out~42_combout\ & ((\mem|altsyncram_component|auto_generated|q_a\(21)) # ((!\debug[0]~input_o\)))) # (!\fpga_out~42_combout\ & (((\debug[0]~input_o\ & \alu|Mux10~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|altsyncram_component|auto_generated|q_a\(21),
	datab => \fpga_out~42_combout\,
	datac => \debug[0]~input_o\,
	datad => \alu|Mux10~8_combout\,
	combout => \fpga_out~43_combout\);

-- Location: LCCOMB_X32_Y22_N24
\fpga_out~44\ : cycloneiv_lcell_comb
-- Equation(s):
-- \fpga_out~44_combout\ = (\debug[0]~input_o\ & (((\debug[1]~input_o\) # (\alu|Mux9~16_combout\)))) # (!\debug[0]~input_o\ & (\pc|sr_out\(22) & (!\debug[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc|sr_out\(22),
	datab => \debug[0]~input_o\,
	datac => \debug[1]~input_o\,
	datad => \alu|Mux9~16_combout\,
	combout => \fpga_out~44_combout\);

-- Location: LCCOMB_X32_Y22_N18
\fpga_out~45\ : cycloneiv_lcell_comb
-- Equation(s):
-- \fpga_out~45_combout\ = (\debug[1]~input_o\ & ((\fpga_out~44_combout\ & (\mem|altsyncram_component|auto_generated|q_a\(22))) # (!\fpga_out~44_combout\ & ((\ir|sr_out\(22)))))) # (!\debug[1]~input_o\ & (((\fpga_out~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|altsyncram_component|auto_generated|q_a\(22),
	datab => \debug[1]~input_o\,
	datac => \ir|sr_out\(22),
	datad => \fpga_out~44_combout\,
	combout => \fpga_out~45_combout\);

-- Location: LCCOMB_X32_Y22_N0
\fpga_out~46\ : cycloneiv_lcell_comb
-- Equation(s):
-- \fpga_out~46_combout\ = (\debug[1]~input_o\ & (((\ir|sr_out\(23)) # (\debug[0]~input_o\)))) # (!\debug[1]~input_o\ & (\pc|sr_out\(23) & ((!\debug[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc|sr_out\(23),
	datab => \debug[1]~input_o\,
	datac => \ir|sr_out\(23),
	datad => \debug[0]~input_o\,
	combout => \fpga_out~46_combout\);

-- Location: LCCOMB_X37_Y23_N22
\fpga_out~47\ : cycloneiv_lcell_comb
-- Equation(s):
-- \fpga_out~47_combout\ = (\debug[0]~input_o\ & ((\fpga_out~46_combout\ & ((\mem|altsyncram_component|auto_generated|q_a\(23)))) # (!\fpga_out~46_combout\ & (\alu|Mux8~8_combout\)))) # (!\debug[0]~input_o\ & (((\fpga_out~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux8~8_combout\,
	datab => \debug[0]~input_o\,
	datac => \fpga_out~46_combout\,
	datad => \mem|altsyncram_component|auto_generated|q_a\(23),
	combout => \fpga_out~47_combout\);

-- Location: LCCOMB_X37_Y23_N28
\fpga_out~48\ : cycloneiv_lcell_comb
-- Equation(s):
-- \fpga_out~48_combout\ = (\debug[1]~input_o\ & (\debug[0]~input_o\)) # (!\debug[1]~input_o\ & ((\debug[0]~input_o\ & (\alu|Mux7~combout\)) # (!\debug[0]~input_o\ & ((\pc|sr_out\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debug[1]~input_o\,
	datab => \debug[0]~input_o\,
	datac => \alu|Mux7~combout\,
	datad => \pc|sr_out\(24),
	combout => \fpga_out~48_combout\);

-- Location: LCCOMB_X32_Y22_N12
\fpga_out~49\ : cycloneiv_lcell_comb
-- Equation(s):
-- \fpga_out~49_combout\ = (\fpga_out~48_combout\ & ((\mem|altsyncram_component|auto_generated|q_a\(24)) # ((!\debug[1]~input_o\)))) # (!\fpga_out~48_combout\ & (((\debug[1]~input_o\ & \ir|sr_out\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|altsyncram_component|auto_generated|q_a\(24),
	datab => \fpga_out~48_combout\,
	datac => \debug[1]~input_o\,
	datad => \ir|sr_out\(24),
	combout => \fpga_out~49_combout\);

-- Location: LCCOMB_X31_Y26_N24
\fpga_out~50\ : cycloneiv_lcell_comb
-- Equation(s):
-- \fpga_out~50_combout\ = (\debug[0]~input_o\ & (((\debug[1]~input_o\)))) # (!\debug[0]~input_o\ & ((\debug[1]~input_o\ & ((\ir|sr_out\(25)))) # (!\debug[1]~input_o\ & (\pc|sr_out\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debug[0]~input_o\,
	datab => \pc|sr_out\(25),
	datac => \ir|sr_out\(25),
	datad => \debug[1]~input_o\,
	combout => \fpga_out~50_combout\);

-- Location: LCCOMB_X27_Y21_N4
\fpga_out~51\ : cycloneiv_lcell_comb
-- Equation(s):
-- \fpga_out~51_combout\ = (\fpga_out~50_combout\ & (((\mem|altsyncram_component|auto_generated|q_a\(25)) # (!\debug[0]~input_o\)))) # (!\fpga_out~50_combout\ & (\alu|Mux6~combout\ & (\debug[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux6~combout\,
	datab => \fpga_out~50_combout\,
	datac => \debug[0]~input_o\,
	datad => \mem|altsyncram_component|auto_generated|q_a\(25),
	combout => \fpga_out~51_combout\);

-- Location: LCCOMB_X29_Y19_N22
\fpga_out~52\ : cycloneiv_lcell_comb
-- Equation(s):
-- \fpga_out~52_combout\ = (\debug[0]~input_o\ & ((\alu|Mux5~combout\) # ((\debug[1]~input_o\)))) # (!\debug[0]~input_o\ & (((\pc|sr_out\(26) & !\debug[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debug[0]~input_o\,
	datab => \alu|Mux5~combout\,
	datac => \pc|sr_out\(26),
	datad => \debug[1]~input_o\,
	combout => \fpga_out~52_combout\);

-- Location: LCCOMB_X29_Y19_N4
\fpga_out~53\ : cycloneiv_lcell_comb
-- Equation(s):
-- \fpga_out~53_combout\ = (\fpga_out~52_combout\ & (((\mem|altsyncram_component|auto_generated|q_a\(26)) # (!\debug[1]~input_o\)))) # (!\fpga_out~52_combout\ & (\ir|sr_out\(26) & ((\debug[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|sr_out\(26),
	datab => \mem|altsyncram_component|auto_generated|q_a\(26),
	datac => \fpga_out~52_combout\,
	datad => \debug[1]~input_o\,
	combout => \fpga_out~53_combout\);

-- Location: LCCOMB_X30_Y20_N14
\fpga_out~54\ : cycloneiv_lcell_comb
-- Equation(s):
-- \fpga_out~54_combout\ = (\debug[1]~input_o\ & (((\ir|sr_out\(27)) # (\debug[0]~input_o\)))) # (!\debug[1]~input_o\ & (\pc|sr_out\(27) & ((!\debug[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debug[1]~input_o\,
	datab => \pc|sr_out\(27),
	datac => \ir|sr_out\(27),
	datad => \debug[0]~input_o\,
	combout => \fpga_out~54_combout\);

-- Location: LCCOMB_X30_Y20_N20
\fpga_out~55\ : cycloneiv_lcell_comb
-- Equation(s):
-- \fpga_out~55_combout\ = (\debug[0]~input_o\ & ((\fpga_out~54_combout\ & (\mem|altsyncram_component|auto_generated|q_a\(27))) # (!\fpga_out~54_combout\ & ((\alu|Mux4~combout\))))) # (!\debug[0]~input_o\ & (((\fpga_out~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debug[0]~input_o\,
	datab => \mem|altsyncram_component|auto_generated|q_a\(27),
	datac => \fpga_out~54_combout\,
	datad => \alu|Mux4~combout\,
	combout => \fpga_out~55_combout\);

-- Location: LCCOMB_X30_Y23_N20
\pc|sr_out~48\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pc|sr_out~48_combout\ = (\ctr_mips|pstate.jump_ex_st~q\ & (\regULA|sr_out\(28))) # (!\ctr_mips|pstate.jump_ex_st~q\ & ((\ctr_mips|pstate.branch_ex_st~q\ & (\regULA|sr_out\(28))) # (!\ctr_mips|pstate.branch_ex_st~q\ & ((\alu|Mux3~11_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ctr_mips|pstate.jump_ex_st~q\,
	datab => \regULA|sr_out\(28),
	datac => \ctr_mips|pstate.branch_ex_st~q\,
	datad => \alu|Mux3~11_combout\,
	combout => \pc|sr_out~48_combout\);

-- Location: FF_X30_Y23_N21
\pc|sr_out[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \pc|sr_out~48_combout\,
	sclr => \rst~input_o\,
	ena => \pc|sr_out[28]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pc|sr_out\(28));

-- Location: LCCOMB_X34_Y25_N2
\fpga_out~56\ : cycloneiv_lcell_comb
-- Equation(s):
-- \fpga_out~56_combout\ = (\debug[1]~input_o\ & (((\debug[0]~input_o\)))) # (!\debug[1]~input_o\ & ((\debug[0]~input_o\ & (\alu|Mux3~11_combout\)) # (!\debug[0]~input_o\ & ((\pc|sr_out\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux3~11_combout\,
	datab => \debug[1]~input_o\,
	datac => \debug[0]~input_o\,
	datad => \pc|sr_out\(28),
	combout => \fpga_out~56_combout\);

-- Location: LCCOMB_X37_Y22_N28
\fpga_out~57\ : cycloneiv_lcell_comb
-- Equation(s):
-- \fpga_out~57_combout\ = (\debug[1]~input_o\ & ((\fpga_out~56_combout\ & ((\mem|altsyncram_component|auto_generated|q_a\(28)))) # (!\fpga_out~56_combout\ & (\ir|sr_out\(28))))) # (!\debug[1]~input_o\ & (((\fpga_out~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|sr_out\(28),
	datab => \mem|altsyncram_component|auto_generated|q_a\(28),
	datac => \debug[1]~input_o\,
	datad => \fpga_out~56_combout\,
	combout => \fpga_out~57_combout\);

-- Location: LCCOMB_X26_Y23_N0
\pc|sr_out~47\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pc|sr_out~47_combout\ = (\ctr_mips|pstate.jump_ex_st~q\ & (((\regULA|sr_out\(29))))) # (!\ctr_mips|pstate.jump_ex_st~q\ & ((\ctr_mips|pstate.branch_ex_st~q\ & ((\regULA|sr_out\(29)))) # (!\ctr_mips|pstate.branch_ex_st~q\ & (\alu|Mux2~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Mux2~13_combout\,
	datab => \ctr_mips|pstate.jump_ex_st~q\,
	datac => \regULA|sr_out\(29),
	datad => \ctr_mips|pstate.branch_ex_st~q\,
	combout => \pc|sr_out~47_combout\);

-- Location: FF_X26_Y23_N1
\pc|sr_out[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \pc|sr_out~47_combout\,
	sclr => \rst~input_o\,
	ena => \pc|sr_out[28]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \pc|sr_out\(29));

-- Location: LCCOMB_X26_Y23_N22
\fpga_out~58\ : cycloneiv_lcell_comb
-- Equation(s):
-- \fpga_out~58_combout\ = (\debug[1]~input_o\ & ((\ir|sr_out\(29)) # ((\debug[0]~input_o\)))) # (!\debug[1]~input_o\ & (((!\debug[0]~input_o\ & \pc|sr_out\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|sr_out\(29),
	datab => \debug[1]~input_o\,
	datac => \debug[0]~input_o\,
	datad => \pc|sr_out\(29),
	combout => \fpga_out~58_combout\);

-- Location: LCCOMB_X26_Y23_N28
\fpga_out~59\ : cycloneiv_lcell_comb
-- Equation(s):
-- \fpga_out~59_combout\ = (\debug[0]~input_o\ & ((\fpga_out~58_combout\ & (\mem|altsyncram_component|auto_generated|q_a\(29))) # (!\fpga_out~58_combout\ & ((\alu|Mux2~13_combout\))))) # (!\debug[0]~input_o\ & (((\fpga_out~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debug[0]~input_o\,
	datab => \mem|altsyncram_component|auto_generated|q_a\(29),
	datac => \fpga_out~58_combout\,
	datad => \alu|Mux2~13_combout\,
	combout => \fpga_out~59_combout\);

-- Location: LCCOMB_X29_Y27_N26
\fpga_out~60\ : cycloneiv_lcell_comb
-- Equation(s):
-- \fpga_out~60_combout\ = (\debug[1]~input_o\ & (((\debug[0]~input_o\)))) # (!\debug[1]~input_o\ & ((\debug[0]~input_o\ & (\alu|Mux1~14_combout\)) # (!\debug[0]~input_o\ & ((\pc|sr_out\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debug[1]~input_o\,
	datab => \alu|Mux1~14_combout\,
	datac => \debug[0]~input_o\,
	datad => \pc|sr_out\(30),
	combout => \fpga_out~60_combout\);

-- Location: LCCOMB_X34_Y27_N4
\fpga_out~61\ : cycloneiv_lcell_comb
-- Equation(s):
-- \fpga_out~61_combout\ = (\fpga_out~60_combout\ & (((\mem|altsyncram_component|auto_generated|q_a\(30)) # (!\debug[1]~input_o\)))) # (!\fpga_out~60_combout\ & (\ir|sr_out\(30) & ((\debug[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|sr_out\(30),
	datab => \fpga_out~60_combout\,
	datac => \mem|altsyncram_component|auto_generated|q_a\(30),
	datad => \debug[1]~input_o\,
	combout => \fpga_out~61_combout\);

-- Location: LCCOMB_X34_Y19_N8
\fpga_out~62\ : cycloneiv_lcell_comb
-- Equation(s):
-- \fpga_out~62_combout\ = (\debug[1]~input_o\ & ((\ir|sr_out\(31)) # ((\debug[0]~input_o\)))) # (!\debug[1]~input_o\ & (((\pc|sr_out\(31) & !\debug[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ir|sr_out\(31),
	datab => \pc|sr_out\(31),
	datac => \debug[1]~input_o\,
	datad => \debug[0]~input_o\,
	combout => \fpga_out~62_combout\);

-- Location: LCCOMB_X34_Y19_N6
\fpga_out~63\ : cycloneiv_lcell_comb
-- Equation(s):
-- \fpga_out~63_combout\ = (\fpga_out~62_combout\ & ((\mem|altsyncram_component|auto_generated|q_a\(31)) # ((!\debug[0]~input_o\)))) # (!\fpga_out~62_combout\ & (((\alu|Mux0~12_combout\ & \debug[0]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \mem|altsyncram_component|auto_generated|q_a\(31),
	datab => \alu|Mux0~12_combout\,
	datac => \fpga_out~62_combout\,
	datad => \debug[0]~input_o\,
	combout => \fpga_out~63_combout\);

ww_data(0) <= \data[0]~output_o\;

ww_data(1) <= \data[1]~output_o\;

ww_data(2) <= \data[2]~output_o\;

ww_data(3) <= \data[3]~output_o\;

ww_data(4) <= \data[4]~output_o\;

ww_data(5) <= \data[5]~output_o\;

ww_data(6) <= \data[6]~output_o\;

ww_data(7) <= \data[7]~output_o\;

ww_data(8) <= \data[8]~output_o\;

ww_data(9) <= \data[9]~output_o\;

ww_data(10) <= \data[10]~output_o\;

ww_data(11) <= \data[11]~output_o\;

ww_data(12) <= \data[12]~output_o\;

ww_data(13) <= \data[13]~output_o\;

ww_data(14) <= \data[14]~output_o\;

ww_data(15) <= \data[15]~output_o\;

ww_data(16) <= \data[16]~output_o\;

ww_data(17) <= \data[17]~output_o\;

ww_data(18) <= \data[18]~output_o\;

ww_data(19) <= \data[19]~output_o\;

ww_data(20) <= \data[20]~output_o\;

ww_data(21) <= \data[21]~output_o\;

ww_data(22) <= \data[22]~output_o\;

ww_data(23) <= \data[23]~output_o\;

ww_data(24) <= \data[24]~output_o\;

ww_data(25) <= \data[25]~output_o\;

ww_data(26) <= \data[26]~output_o\;

ww_data(27) <= \data[27]~output_o\;

ww_data(28) <= \data[28]~output_o\;

ww_data(29) <= \data[29]~output_o\;

ww_data(30) <= \data[30]~output_o\;

ww_data(31) <= \data[31]~output_o\;

ww_led_clk <= \led_clk~output_o\;

ww_primeiro_7seg(0) <= \primeiro_7seg[0]~output_o\;

ww_primeiro_7seg(1) <= \primeiro_7seg[1]~output_o\;

ww_primeiro_7seg(2) <= \primeiro_7seg[2]~output_o\;

ww_primeiro_7seg(3) <= \primeiro_7seg[3]~output_o\;

ww_primeiro_7seg(4) <= \primeiro_7seg[4]~output_o\;

ww_primeiro_7seg(5) <= \primeiro_7seg[5]~output_o\;

ww_primeiro_7seg(6) <= \primeiro_7seg[6]~output_o\;

ww_primeiro_7seg(7) <= \primeiro_7seg[7]~output_o\;

ww_segundo_7seg(0) <= \segundo_7seg[0]~output_o\;

ww_segundo_7seg(1) <= \segundo_7seg[1]~output_o\;

ww_segundo_7seg(2) <= \segundo_7seg[2]~output_o\;

ww_segundo_7seg(3) <= \segundo_7seg[3]~output_o\;

ww_segundo_7seg(4) <= \segundo_7seg[4]~output_o\;

ww_segundo_7seg(5) <= \segundo_7seg[5]~output_o\;

ww_segundo_7seg(6) <= \segundo_7seg[6]~output_o\;

ww_segundo_7seg(7) <= \segundo_7seg[7]~output_o\;

ww_terceiro_7seg(0) <= \terceiro_7seg[0]~output_o\;

ww_terceiro_7seg(1) <= \terceiro_7seg[1]~output_o\;

ww_terceiro_7seg(2) <= \terceiro_7seg[2]~output_o\;

ww_terceiro_7seg(3) <= \terceiro_7seg[3]~output_o\;

ww_terceiro_7seg(4) <= \terceiro_7seg[4]~output_o\;

ww_terceiro_7seg(5) <= \terceiro_7seg[5]~output_o\;

ww_terceiro_7seg(6) <= \terceiro_7seg[6]~output_o\;

ww_terceiro_7seg(7) <= \terceiro_7seg[7]~output_o\;

ww_quarto_7seg(0) <= \quarto_7seg[0]~output_o\;

ww_quarto_7seg(1) <= \quarto_7seg[1]~output_o\;

ww_quarto_7seg(2) <= \quarto_7seg[2]~output_o\;

ww_quarto_7seg(3) <= \quarto_7seg[3]~output_o\;

ww_quarto_7seg(4) <= \quarto_7seg[4]~output_o\;

ww_quarto_7seg(5) <= \quarto_7seg[5]~output_o\;

ww_quarto_7seg(6) <= \quarto_7seg[6]~output_o\;

ww_quarto_7seg(7) <= \quarto_7seg[7]~output_o\;

ww_quinto_7seg(0) <= \quinto_7seg[0]~output_o\;

ww_quinto_7seg(1) <= \quinto_7seg[1]~output_o\;

ww_quinto_7seg(2) <= \quinto_7seg[2]~output_o\;

ww_quinto_7seg(3) <= \quinto_7seg[3]~output_o\;

ww_quinto_7seg(4) <= \quinto_7seg[4]~output_o\;

ww_quinto_7seg(5) <= \quinto_7seg[5]~output_o\;

ww_quinto_7seg(6) <= \quinto_7seg[6]~output_o\;

ww_quinto_7seg(7) <= \quinto_7seg[7]~output_o\;

ww_sexto_7seg(0) <= \sexto_7seg[0]~output_o\;

ww_sexto_7seg(1) <= \sexto_7seg[1]~output_o\;

ww_sexto_7seg(2) <= \sexto_7seg[2]~output_o\;

ww_sexto_7seg(3) <= \sexto_7seg[3]~output_o\;

ww_sexto_7seg(4) <= \sexto_7seg[4]~output_o\;

ww_sexto_7seg(5) <= \sexto_7seg[5]~output_o\;

ww_sexto_7seg(6) <= \sexto_7seg[6]~output_o\;

ww_sexto_7seg(7) <= \sexto_7seg[7]~output_o\;

ww_setimo_7seg(0) <= \setimo_7seg[0]~output_o\;

ww_setimo_7seg(1) <= \setimo_7seg[1]~output_o\;

ww_setimo_7seg(2) <= \setimo_7seg[2]~output_o\;

ww_setimo_7seg(3) <= \setimo_7seg[3]~output_o\;

ww_setimo_7seg(4) <= \setimo_7seg[4]~output_o\;

ww_setimo_7seg(5) <= \setimo_7seg[5]~output_o\;

ww_setimo_7seg(6) <= \setimo_7seg[6]~output_o\;

ww_setimo_7seg(7) <= \setimo_7seg[7]~output_o\;

ww_oitavo_7seg(0) <= \oitavo_7seg[0]~output_o\;

ww_oitavo_7seg(1) <= \oitavo_7seg[1]~output_o\;

ww_oitavo_7seg(2) <= \oitavo_7seg[2]~output_o\;

ww_oitavo_7seg(3) <= \oitavo_7seg[3]~output_o\;

ww_oitavo_7seg(4) <= \oitavo_7seg[4]~output_o\;

ww_oitavo_7seg(5) <= \oitavo_7seg[5]~output_o\;

ww_oitavo_7seg(6) <= \oitavo_7seg[6]~output_o\;

ww_oitavo_7seg(7) <= \oitavo_7seg[7]~output_o\;
END structure;


