/*
 *  CMSIS Pack Debug Access Sequence Log
 *  File        : C:\Users\ische\Desktop\送药小车\Src_template\Project\STM32F4_Sequences_0004.log
 *  Created     : 15:32:40 (13/07/2023)
 *  Device      : STM32F407ZG
 *  PDSC File   : C:\Users\ische\AppData\Local\Arm\Packs\Keil\STM32F4xx_DFP\2.17.0\Keil.STM32F4xx_DFP.pdsc
 *  Config File : C:\Users\ische\Desktop\送药小车\Src_template\Project\DebugConfig\STM32F4_STM32F407ZG.dbgconf
 *
 */

[15:32:40.251]  **********  Sequence "DebugDeviceUnlock"  (Context="Connect", Pname="", info="")
[15:32:40.251]  
[15:32:40.252]  <debugvars>
[15:32:40.253]    // Pre-defined
[15:32:40.253]    __protocol=0x00010002      (Protocol="SWD", SWJ-DP="True")
[15:32:40.253]    __connection=0x00000202    (Connection Type="Flash", Reset Type="System Reset")
[15:32:40.253]    __dp=0x00000000
[15:32:40.253]    __ap=0x00000000
[15:32:40.253]    __traceout=0x00000000      (Trace Disabled)
[15:32:40.253]    __errorcontrol=0x00000000  (Skip Errors="False")
[15:32:40.253]    __FlashAddr=0x00000000
[15:32:40.253]    __FlashLen=0x00000000
[15:32:40.254]    __FlashArg=0x00000000
[15:32:40.254]    __FlashOp=0x00000000
[15:32:40.254]    __Result=0x00000000
[15:32:40.254]    
[15:32:40.254]    // User-defined
[15:32:40.254]    DbgMCU_CR=0x00000007
[15:32:40.254]    DbgMCU_APB1_Fz=0x00000000
[15:32:40.254]    DbgMCU_APB2_Fz=0x00000000
[15:32:40.255]    TraceClk_Pin=0x00040002
[15:32:40.255]    TraceD0_Pin=0x00040003
[15:32:40.255]    TraceD1_Pin=0x00040004
[15:32:40.255]    TraceD2_Pin=0x00040005
[15:32:40.255]    TraceD3_Pin=0x00040006
[15:32:40.255]  </debugvars>
[15:32:40.255]  
[15:32:40.255]  <sequence name="DebugDeviceUnlock" Pname="" disable="false" info="">
[15:32:40.255]    <block atomic="false" info="">
[15:32:40.255]      Sequence("CheckID");
[15:32:40.255]        <sequence name="CheckID" Pname="" disable="false" info="">
[15:32:40.255]          <block atomic="false" info="">
[15:32:40.255]            __var pidr1 = 0;
[15:32:40.255]              // -> [pidr1 <= 0x00000000]
[15:32:40.256]            __var pidr2 = 0;
[15:32:40.256]              // -> [pidr2 <= 0x00000000]
[15:32:40.256]            __var jep106id = 0;
[15:32:40.256]              // -> [jep106id <= 0x00000000]
[15:32:40.256]            __var ROMTableBase = 0;
[15:32:40.256]              // -> [ROMTableBase <= 0x00000000]
[15:32:40.256]            __ap = 0;      // AHB-AP
[15:32:40.256]              // -> [__ap <= 0x00000000]
[15:32:40.256]            ROMTableBase = ReadAP(0xF8) & ~0x3;
[15:32:40.260]              // -> [ReadAP(0x000000F8) => 0xE00FF003]   (__dp=0x00000000, __ap=0x00000000)
[15:32:40.260]              // -> [ROMTableBase <= 0xE00FF000]
[15:32:40.260]            pidr1 = Read32(ROMTableBase + 0x0FE4);
[15:32:40.268]              // -> [Read32(0xE00FFFE4) => 0x00000004]   (__dp=0x00000000, __ap=0x00000000)
[15:32:40.268]              // -> [pidr1 <= 0x00000004]
[15:32:40.268]            pidr2 = Read32(ROMTableBase + 0x0FE8);
[15:32:40.274]              // -> [Read32(0xE00FFFE8) => 0x0000000A]   (__dp=0x00000000, __ap=0x00000000)
[15:32:40.274]              // -> [pidr2 <= 0x0000000A]
[15:32:40.274]            jep106id = ((pidr2 & 0x7) << 4 ) | ((pidr1 >> 4) & 0xF);
[15:32:40.274]              // -> [jep106id <= 0x00000020]
[15:32:40.274]          </block>
[15:32:40.275]          <control if="jep106id != 0x20" while="" timeout="0" info="">
[15:32:40.275]            // if-block "jep106id != 0x20"
[15:32:40.275]              // =>  FALSE
[15:32:40.275]            // skip if-block "jep106id != 0x20"
[15:32:40.275]          </control>
[15:32:40.275]        </sequence>
[15:32:40.275]    </block>
[15:32:40.275]  </sequence>
[15:32:40.275]  
[15:32:40.410]  **********  Sequence "DebugCoreStart"  (Context="Target Access", Pname="", info="")
[15:32:40.410]  
[15:32:40.410]  <debugvars>
[15:32:40.410]    // Pre-defined
[15:32:40.411]    __protocol=0x00010002      (Protocol="SWD", SWJ-DP="True")
[15:32:40.411]    __connection=0x00000202    (Connection Type="Flash", Reset Type="System Reset")
[15:32:40.411]    __dp=0x00000000
[15:32:40.411]    __ap=0x00000000
[15:32:40.411]    __traceout=0x00000000      (Trace Disabled)
[15:32:40.411]    __errorcontrol=0x00000000  (Skip Errors="False")
[15:32:40.411]    __FlashAddr=0x00000000
[15:32:40.411]    __FlashLen=0x00000000
[15:32:40.412]    __FlashArg=0x00000000
[15:32:40.412]    __FlashOp=0x00000000
[15:32:40.412]    __Result=0x00000000
[15:32:40.412]    
[15:32:40.412]    // User-defined
[15:32:40.412]    DbgMCU_CR=0x00000007
[15:32:40.412]    DbgMCU_APB1_Fz=0x00000000
[15:32:40.412]    DbgMCU_APB2_Fz=0x00000000
[15:32:40.412]    TraceClk_Pin=0x00040002
[15:32:40.413]    TraceD0_Pin=0x00040003
[15:32:40.413]    TraceD1_Pin=0x00040004
[15:32:40.413]    TraceD2_Pin=0x00040005
[15:32:40.413]    TraceD3_Pin=0x00040006
[15:32:40.413]  </debugvars>
[15:32:40.413]  
[15:32:40.413]  <sequence name="DebugCoreStart" Pname="" disable="false" info="">
[15:32:40.413]    <block atomic="false" info="">
[15:32:40.413]      Write32(0xE000EDF0, 0xA05F0001);                                        // Enable Core Debug via DHCSR
[15:32:40.420]        // -> [Write32(0xE000EDF0, 0xA05F0001)]   (__dp=0x00000000, __ap=0x00000000)
[15:32:40.420]      Write32(0xE0042004, DbgMCU_CR);                                         // DBGMCU_CR: Configure MCU Debug
[15:32:40.426]        // -> [Write32(0xE0042004, 0x00000007)]   (__dp=0x00000000, __ap=0x00000000)
[15:32:40.426]      Write32(0xE0042008, DbgMCU_APB1_Fz);                                    // DBGMCU_APB1_FZ: Configure APB1 Peripheral Freeze Behavior
[15:32:40.432]        // -> [Write32(0xE0042008, 0x00000000)]   (__dp=0x00000000, __ap=0x00000000)
[15:32:40.432]      Write32(0xE004200C, DbgMCU_APB2_Fz);                                    // DBGMCU_APB1_FZ: Configure APB2 Peripheral Freeze Behavior
[15:32:40.440]        // -> [Write32(0xE004200C, 0x00000000)]   (__dp=0x00000000, __ap=0x00000000)
[15:32:40.440]    </block>
[15:32:40.440]  </sequence>
[15:32:40.440]  
