[submodule "submodules/axi-mem"]
	path = submodules/axi-mem
	url = git@github.com:jjts/verilog-axi.git
[submodule "submodules/iob-interconnect"]
	path = submodules/iob-interconnect
	url = https://github.com/jjts/iob-interconnect
