INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab5/tutorial_5/tutorial_5.ip_user_files/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_1_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab5/tutorial_5/tutorial_5.ip_user_files/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab5/tutorial_5/tutorial_5.ip_user_files/bd/design_1/ipshared/2c18/hdl/myip_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myip_v1_0_S00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab5/tutorial_5/tutorial_5.ip_user_files/bd/design_1/ipshared/2c18/hdl/myip_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myip_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab5/tutorial_5/tutorial_5.ip_user_files/bd/design_1/ip/design_1_myip_0_0/sim/design_1_myip_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_myip_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab5/tutorial_5/tutorial_5.ip_user_files/bd/design_1/ip/design_1_lmb_bram_0/sim/design_1_lmb_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_lmb_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab5/tutorial_5/tutorial_5.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_microblaze_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module microblaze_0_local_memory_imp_1K0VQXK
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1RZP34U
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab5/tutorial_5/tutorial_5.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab5/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
