module sync_counter_3b(clock, reset, Q);

input clock, reset;
output reg [2:0] Q;

always @ (posedge clock)
	begin
		
		if (reset == 1)
			Q <= 3b'000;
		else
			Q <= Q + 1;
	
	end

endmodule