Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (lin64) Build 4126759 Thu Feb  8 23:52:05 MST 2024
| Date         : Thu Apr 25 07:24:42 2024
| Host         : np-laptop-fw running 64-bit unknown
| Command      : report_timing_summary -file out/post_synth_timing_summary.rpt
| Design       : red_pitaya_top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2)
5. checking no_input_delay (0)
6. checking no_output_delay (30)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: i_hk/dna_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2)
------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (30)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.468    -1659.031                    946                32437       -0.083       -1.303                     17                32437        1.000        0.000                       0                 13264  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock             Waveform(ns)         Period(ns)      Frequency(MHz)
-----             ------------         ----------      --------------
adc_clk           {0.000 4.069}        8.138           122.880         
  clk_fb          {0.000 4.069}        8.138           122.880         
  pll_adc_clk     {0.000 4.069}        8.138           122.880         
  pll_dac_clk_1x  {0.000 4.069}        8.138           122.880         
  pll_dac_clk_2p  {-0.509 1.526}       4.069           245.761         
  pll_dac_clk_2x  {0.000 2.034}        4.069           245.761         
  pll_pwm_clk     {0.000 2.034}        4.069           245.761         
  pll_ser_clk     {0.000 2.034}        4.069           245.761         
clk_fpga_0        {0.000 4.000}        8.000           125.000         
clk_fpga_1        {0.000 2.000}        4.000           250.000         
clk_fpga_2        {0.000 10.000}       20.000          50.000          
clk_fpga_3        {0.000 2.500}        5.000           200.000         
rx_clk            {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk                                                                                                                                                             2.069        0.000                       0                     1  
  clk_fb                                                                                                                                                            6.889        0.000                       0                     2  
  pll_adc_clk          -5.468    -1656.492                    934                30791        0.067        0.000                      0                30791        3.089        0.000                       0                 12446  
  pll_dac_clk_1x        1.673        0.000                      0                   45       -0.083       -1.244                     15                   45        3.569        0.000                       0                    47  
  pll_dac_clk_2p                                                                                                                                                    1.914        0.000                       0                     3  
  pll_dac_clk_2x                                                                                                                                                    1.914        0.000                       0                     3  
  pll_pwm_clk                                                                                                                                                       1.914        0.000                       0                     2  
  pll_ser_clk                                                                                                                                                       1.914        0.000                       0                     2  
clk_fpga_0                                                                                                                                                          5.845        0.000                       0                     2  
clk_fpga_1                                                                                                                                                          1.845        0.000                       0                     2  
clk_fpga_2                                                                                                                                                         17.845        0.000                       0                     2  
clk_fpga_3             -0.304       -2.539                     12                 1545        0.045        0.000                      0                 1545        1.000        0.000                       0                   752  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock      To Clock            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------      --------            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
adc_clk         pll_adc_clk           2.339        0.000                      0                   28        3.903        0.000                      0                   28  
pll_adc_clk     pll_dac_clk_1x        5.433        0.000                      0                   28       -0.030       -0.059                      2                   28  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  adc_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.069ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk
Waveform(ns):       { 0.000 4.069 }
Period(ns):         8.138
Sources:            { adc_clk_p_i }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.138       6.889                pll/pll/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.138       44.495               pll/pll/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.069       2.069                pll/pll/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.069       2.069                pll/pll/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_fb
  To Clock:  clk_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.889ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fb
Waveform(ns):       { 0.000 4.069 }
Period(ns):         8.138
Sources:            { pll/pll/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.138       6.889                pll/pll/CLKFBOUT
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.138       44.495               pll/pll/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  pll_adc_clk
  To Clock:  pll_adc_clk

Setup :          934  Failing Endpoints,  Worst Slack       -5.468ns,  Total Violation    -1656.492ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.089ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.468ns  (required time - arrival time)
  Source:                 i_dsp/genblk4[4].iir/y1a_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            i_dsp/genblk4[4].iir/overflow_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (pll_adc_clk rise@8.138ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        13.435ns  (logic 9.718ns (72.331%)  route 3.717ns (27.669%))
  Logic Levels:           17  (CARRY4=12 DSP48E1=2 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.937ns = ( 11.075 - 8.138 ) 
    Source Clock Delay      (SCD):    3.325ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.951     0.951 r  i_clk/O
                         net (fo=1, unplaced)         0.584     1.535    pll/clk
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     1.624 r  pll/pll/CLKOUT0
                         net (fo=1, unplaced)         0.800     2.424    pll_adc_clk
                         BUFG (Prop_bufg_I_O)         0.101     2.525 r  bufg_adc_clk/O
                         net (fo=12453, unplaced)     0.800     3.325    i_dsp/genblk4[4].iir/clk_i
                         FDRE                                         r  i_dsp/genblk4[4].iir/y1a_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.803 r  i_dsp/genblk4[4].iir/y1a_reg[16]/Q
                         net (fo=1, unplaced)         0.800     4.603    i_dsp/genblk4[4].iir/p_ay1_module/factor1_i[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211     8.814 r  i_dsp/genblk4[4].iir/p_ay1_module/product0__1/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.869    i_dsp/genblk4[4].iir/p_ay1_module/product0__1_n_106
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.387 r  i_dsp/genblk4[4].iir/p_ay1_module/product0__2/P[0]
                         net (fo=2, unplaced)         0.800    11.186    i_dsp/genblk4[4].iir/p_ay1_module/product0__2_n_105
                         LUT2 (Prop_lut2_I0_O)        0.124    11.310 r  i_dsp/genblk4[4].iir/p_ay1_module/product_o[1]_INST_0_i_16/O
                         net (fo=1, unplaced)         0.000    11.310    i_dsp/genblk4[4].iir/p_ay1_module/product_o[1]_INST_0_i_16_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.843 r  i_dsp/genblk4[4].iir/p_ay1_module/product_o[1]_INST_0_i_9/CO[3]
                         net (fo=1, unplaced)         0.009    11.852    i_dsp/genblk4[4].iir/p_ay1_module/product_o[1]_INST_0_i_9_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.969 r  i_dsp/genblk4[4].iir/p_ay1_module/product_o[1]_INST_0_i_4/CO[3]
                         net (fo=1, unplaced)         0.000    11.969    i_dsp/genblk4[4].iir/p_ay1_module/product_o[1]_INST_0_i_4_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.300 r  i_dsp/genblk4[4].iir/p_ay1_module/product_o[1]_INST_0_i_3/O[3]
                         net (fo=1, unplaced)         0.808    13.108    i_dsp/genblk4[4].iir/p_ay1_module/product_o[1]_INST_0_i_3_n_4
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.820    13.928 r  i_dsp/genblk4[4].iir/p_ay1_module/product_o[1]_INST_0_i_1/CO[3]
                         net (fo=1, unplaced)         0.009    13.937    i_dsp/genblk4[4].iir/p_ay1_module/product_o[1]_INST_0_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.054 r  i_dsp/genblk4[4].iir/p_ay1_module/product_o[5]_INST_0_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    14.054    i_dsp/genblk4[4].iir/p_ay1_module/product_o[5]_INST_0_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.171 r  i_dsp/genblk4[4].iir/p_ay1_module/product_o[9]_INST_0_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    14.171    i_dsp/genblk4[4].iir/p_ay1_module/product_o[9]_INST_0_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.288 r  i_dsp/genblk4[4].iir/p_ay1_module/product_o[13]_INST_0_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    14.288    i_dsp/genblk4[4].iir/p_ay1_module/product_o[13]_INST_0_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.405 r  i_dsp/genblk4[4].iir/p_ay1_module/product_o[17]_INST_0_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    14.405    i_dsp/genblk4[4].iir/p_ay1_module/product_o[17]_INST_0_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.522 r  i_dsp/genblk4[4].iir/p_ay1_module/product_o[21]_INST_0_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    14.522    i_dsp/genblk4[4].iir/p_ay1_module/product_o[21]_INST_0_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.639 r  i_dsp/genblk4[4].iir/p_ay1_module/product_o[25]_INST_0_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    14.639    i_dsp/genblk4[4].iir/p_ay1_module/product_o[25]_INST_0_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.756 r  i_dsp/genblk4[4].iir/p_ay1_module/product_o[29]_INST_0_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    14.756    i_dsp/genblk4[4].iir/p_ay1_module/product_o[29]_INST_0_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    15.093 r  i_dsp/genblk4[4].iir/p_ay1_module/product_o[30]_INST_0_i_1/O[1]
                         net (fo=32, unplaced)        0.788    15.881    i_dsp/genblk4[4].iir/p_ay1_module/p_0_in[0]
                         LUT4 (Prop_lut4_I1_O)        0.306    16.187 r  i_dsp/genblk4[4].iir/p_ay1_module/overflow_INST_0/O
                         net (fo=1, unplaced)         0.449    16.636    i_dsp/genblk4[4].iir/overflow_i[0]
                         LUT2 (Prop_lut2_I1_O)        0.124    16.760 r  i_dsp/genblk4[4].iir/overflow[0]_i_1/O
                         net (fo=1, unplaced)         0.000    16.760    i_dsp/genblk4[4].iir/overflow[0]_i_1_n_0
                         FDRE                                         r  i_dsp/genblk4[4].iir/overflow_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.138     8.138 r  
    U18                                               0.000     8.138 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.138    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.909     9.047 r  i_clk/O
                         net (fo=1, unplaced)         0.439     9.486    pll/clk
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.084     9.570 r  pll/pll/CLKOUT0
                         net (fo=1, unplaced)         0.760    10.329    pll_adc_clk
                         BUFG (Prop_bufg_I_O)         0.091    10.420 r  bufg_adc_clk/O
                         net (fo=12453, unplaced)     0.655    11.075    i_dsp/genblk4[4].iir/clk_i
                         FDRE                                         r  i_dsp/genblk4[4].iir/overflow_reg[0]/C
                         clock pessimism              0.243    11.318    
                         clock uncertainty           -0.070    11.248    
                         FDRE (Setup_fdre_C_D)        0.044    11.292    i_dsp/genblk4[4].iir/overflow_reg[0]
  -------------------------------------------------------------------
                         required time                         11.292    
                         arrival time                         -16.760    
  -------------------------------------------------------------------
                         slack                                 -5.468    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 i_dsp/genblk2[0].i_pid/pidfilter/genblk2[0].lpf/y_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            i_dsp/genblk2[0].i_pid/pidfilter/genblk2[0].lpf/y_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.239ns (73.636%)  route 0.086ns (26.364%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.453ns
    Source Clock Delay      (SCD):    1.108ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  i_clk/O
                         net (fo=1, unplaced)         0.114     0.484    pll/clk
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.535 r  pll/pll/CLKOUT0
                         net (fo=1, unplaced)         0.337     0.872    pll_adc_clk
                         BUFG (Prop_bufg_I_O)         0.026     0.898 r  bufg_adc_clk/O
                         net (fo=12453, unplaced)     0.210     1.108    i_dsp/genblk2[0].i_pid/pidfilter/genblk2[0].lpf/clk_i
                         FDRE                                         r  i_dsp/genblk2[0].i_pid/pidfilter/genblk2[0].lpf/y_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.255 r  i_dsp/genblk2[0].i_pid/pidfilter/genblk2[0].lpf/y_reg[10]/Q
                         net (fo=2, unplaced)         0.086     1.341    i_dsp/genblk2[0].i_pid/pidfilter/genblk2[0].lpf/y_reg_n_0_[10]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.092     1.433 r  i_dsp/genblk2[0].i_pid/pidfilter/genblk2[0].lpf/y_reg[8]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     1.433    i_dsp/genblk2[0].i_pid/pidfilter/genblk2[0].lpf/y_reg[8]_i_1_n_4
                         FDRE                                         r  i_dsp/genblk2[0].i_pid/pidfilter/genblk2[0].lpf/y_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, unplaced)         0.259     0.660    pll/clk
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.714 r  pll/pll/CLKOUT0
                         net (fo=1, unplaced)         0.355     1.069    pll_adc_clk
                         BUFG (Prop_bufg_I_O)         0.029     1.098 r  bufg_adc_clk/O
                         net (fo=12453, unplaced)     0.355     1.453    i_dsp/genblk2[0].i_pid/pidfilter/genblk2[0].lpf/clk_i
                         FDRE                                         r  i_dsp/genblk2[0].i_pid/pidfilter/genblk2[0].lpf/y_reg[11]/C
                         clock pessimism             -0.200     1.253    
                         FDRE (Hold_fdre_C_D)         0.113     1.366    i_dsp/genblk2[0].i_pid/pidfilter/genblk2[0].lpf/y_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.366    
                         arrival time                           1.433    
  -------------------------------------------------------------------
                         slack                                  0.067    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_adc_clk
Waveform(ns):       { 0.000 4.069 }
Period(ns):         8.138
Sources:            { pll/pll/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     DSP48E1/CLK        n/a            3.884         8.138       4.254                i_dsp/genblk2[0].i_pid/ki_mult_reg/CLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       8.138       151.862              pll/pll/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         4.069       3.089                i_dsp/genblk4[4].iir/stage4_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         4.069       3.089                i_dsp/genblk4[4].iir/stage4_reg[0]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_dac_clk_1x
  To Clock:  pll_dac_clk_1x

Setup :            0  Failing Endpoints,  Worst Slack        1.673ns,  Total Violation        0.000ns
Hold  :           15  Failing Endpoints,  Worst Slack       -0.083ns,  Total Violation       -1.244ns
PW    :            0  Failing Endpoints,  Worst Slack        3.569ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.673ns  (required time - arrival time)
  Source:                 dac_dat_a_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            oddr_dac_dat[0]/D2
                            (falling edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.069ns  (pll_dac_clk_1x fall@4.069ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        1.278ns  (logic 0.478ns (37.411%)  route 0.800ns (62.589%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.042ns = ( 7.111 - 4.069 ) 
    Source Clock Delay      (SCD):    3.325ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.951     0.951 r  i_clk/O
                         net (fo=1, unplaced)         0.584     1.535    pll/clk
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.089     1.624 r  pll/pll/CLKOUT1
                         net (fo=1, unplaced)         0.800     2.424    pll_dac_clk_1x
                         BUFG (Prop_bufg_I_O)         0.101     2.525 r  bufg_dac_clk_1x/O
                         net (fo=45, unplaced)        0.800     3.325    dac_clk_1x
                         FDRE                                         r  dac_dat_a_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.803 r  dac_dat_a_reg[0]/Q
                         net (fo=1, unplaced)         0.800     4.603    dac_dat_a[0]
    OLOGIC_X1Y136        ODDR                                         r  oddr_dac_dat[0]/D2
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x fall edge)
                                                      4.069     4.069 f  
    U18                                               0.000     4.069 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.069    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.909     4.978 f  i_clk/O
                         net (fo=1, unplaced)         0.439     5.417    pll/clk
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084     5.501 f  pll/pll/CLKOUT1
                         net (fo=1, unplaced)         0.760     6.260    pll_dac_clk_1x
                         BUFG (Prop_bufg_I_O)         0.091     6.351 f  bufg_dac_clk_1x/O
                         net (fo=45, unplaced)        0.760     7.111    dac_clk_1x
    OLOGIC_X1Y136        ODDR                                         f  oddr_dac_dat[0]/C
                         clock pessimism              0.243     7.354    
                         clock uncertainty           -0.070     7.284    
    OLOGIC_X1Y136        ODDR (Setup_oddr_C_D2)      -1.009     6.275    oddr_dac_dat[0]
  -------------------------------------------------------------------
                         required time                          6.275    
                         arrival time                          -4.603    
  -------------------------------------------------------------------
                         slack                                  1.673    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.083ns  (arrival time - required time)
  Source:                 dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            oddr_dac_dat[0]/R
                            (rising edge-triggered cell ODDR clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_dac_clk_1x rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.147ns (30.366%)  route 0.337ns (69.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.453ns
    Source Clock Delay      (SCD):    1.108ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  i_clk/O
                         net (fo=1, unplaced)         0.114     0.484    pll/clk
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.051     0.535 r  pll/pll/CLKOUT1
                         net (fo=1, unplaced)         0.337     0.872    pll_dac_clk_1x
                         BUFG (Prop_bufg_I_O)         0.026     0.898 r  bufg_dac_clk_1x/O
                         net (fo=45, unplaced)        0.210     1.108    dac_clk_1x
                         FDRE                                         r  dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.255 r  dac_rst_reg/Q
                         net (fo=17, unplaced)        0.337     1.592    dac_rst
    OLOGIC_X1Y136        ODDR                                         r  oddr_dac_dat[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, unplaced)         0.259     0.660    pll/clk
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.714 r  pll/pll/CLKOUT1
                         net (fo=1, unplaced)         0.355     1.069    pll_dac_clk_1x
                         BUFG (Prop_bufg_I_O)         0.029     1.098 r  bufg_dac_clk_1x/O
                         net (fo=45, unplaced)        0.355     1.453    dac_clk_1x
    OLOGIC_X1Y136        ODDR                                         r  oddr_dac_dat[0]/C
                         clock pessimism             -0.200     1.253    
    OLOGIC_X1Y136        ODDR (Hold_oddr_C_R)         0.422     1.675    oddr_dac_dat[0]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           1.592    
  -------------------------------------------------------------------
                         slack                                 -0.083    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_dac_clk_1x
Waveform(ns):       { 0.000 4.069 }
Period(ns):         8.138
Sources:            { pll/pll/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I             n/a            2.155         8.138       5.983                bufg_dac_clk_1x/I
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       8.138       151.862              pll/pll/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.069       3.569                dac_dat_a_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.069       3.569                dac_dat_a_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  pll_dac_clk_2p
  To Clock:  pll_dac_clk_2p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.914ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_dac_clk_2p
Waveform(ns):       { -0.509 1.526 }
Period(ns):         4.069
Sources:            { pll/pll/CLKOUT3 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I             n/a            2.155         4.069       1.914                bufg_dac_clk_2p/I
Max Period  n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       4.069       155.931              pll/pll/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  pll_dac_clk_2x
  To Clock:  pll_dac_clk_2x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.914ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_dac_clk_2x
Waveform(ns):       { 0.000 2.034 }
Period(ns):         4.069
Sources:            { pll/pll/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I             n/a            2.155         4.069       1.914                bufg_dac_clk_2x/I
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       4.069       155.931              pll/pll/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  pll_pwm_clk
  To Clock:  pll_pwm_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.914ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_pwm_clk
Waveform(ns):       { 0.000 2.034 }
Period(ns):         4.069
Sources:            { pll/pll/CLKOUT5 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I             n/a            2.155         4.069       1.914                bufg_pwm_clk/I
Max Period  n/a     PLLE2_ADV/CLKOUT5  n/a            160.000       4.069       155.931              pll/pll/CLKOUT5



---------------------------------------------------------------------------------------------------
From Clock:  pll_ser_clk
  To Clock:  pll_ser_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.914ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_ser_clk
Waveform(ns):       { 0.000 2.034 }
Period(ns):         4.069
Sources:            { pll/pll/CLKOUT4 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I             n/a            2.155         4.069       1.914                bufg_ser_clk/I
Max Period  n/a     PLLE2_ADV/CLKOUT4  n/a            160.000       4.069       155.931              pll/pll/CLKOUT4



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[0] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I   n/a            2.155         8.000       5.845                i_ps/i_fclk0_buf/I



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[1] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I   n/a            2.155         4.000       1.845                i_ps/i_fclk1_buf/I



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_2
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[2] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I   n/a            2.155         20.000      17.845               i_ps/i_fclk2_buf/I



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_3
  To Clock:  clk_fpga_3

Setup :           12  Failing Endpoints,  Worst Slack       -0.304ns,  Total Violation       -2.539ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.304ns  (required time - arrival time)
  Source:                 i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_3 rise@5.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        4.519ns  (logic 1.021ns (22.593%)  route 3.498ns (77.407%))
  Logic Levels:           3  (LUT4=1 LUT6=1 SRL16E=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 6.505 - 5.000 ) 
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, unplaced)         0.800     0.800    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
                         BUFG (Prop_bufg_I_O)         0.101     0.901 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=752, unplaced)       0.800     1.700    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/clk
                         FDSE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.478     2.178 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/Q
                         net (fo=20, unplaced)        0.866     3.044    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[0]
                         SRL16E (Prop_srl16e_A0_Q)    0.295     3.339 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/Q
                         net (fo=1, unplaced)         0.902     4.241    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0_n_16
                         LUT4 (Prop_lut4_I1_O)        0.124     4.365 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0_i_2/O
                         net (fo=2, unplaced)         0.913     5.278    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0_i_2_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     5.402 r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt[7]_i_1/O
                         net (fo=9, unplaced)         0.817     6.219    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0
                         FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, unplaced)         0.760     5.760    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
                         BUFG (Prop_bufg_I_O)         0.091     5.851 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=752, unplaced)       0.655     6.505    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/clk
                         FDRE                                         r  i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]/C
                         clock pessimism              0.050     6.555    
                         clock uncertainty           -0.083     6.473    
                         FDRE (Setup_fdre_C_R)       -0.557     5.916    i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          5.916    
                         arrival time                          -6.219    
  -------------------------------------------------------------------
                         slack                                 -0.304    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 i_ps/system_i/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_ps/system_i/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_3 rise@0.000ns - clk_fpga_3 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.147ns (64.493%)  route 0.081ns (35.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.739ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.021ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, unplaced)         0.337     0.337    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
                         BUFG (Prop_bufg_I_O)         0.026     0.363 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=752, unplaced)       0.210     0.573    i_ps/system_i/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/scndry_aclk
                         FDRE                                         r  i_ps/system_i/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.720 r  i_ps/system_i/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, unplaced)         0.081     0.801    i_ps/system_i/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/Q
                         FDRE                                         r  i_ps/system_i/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_3 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3]
                         net (fo=1, unplaced)         0.355     0.355    i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3]
                         BUFG (Prop_bufg_I_O)         0.029     0.384 r  i_ps/system_i/system_i/processing_system7/inst/buffer_fclk_clk_3.FCLK_CLK_3_BUFG/O
                         net (fo=752, unplaced)       0.355     0.739    i_ps/system_i/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/scndry_aclk
                         FDRE                                         r  i_ps/system_i/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.021     0.718    
                         FDRE (Hold_fdre_C_D)         0.038     0.756    i_ps/system_i/system_i/proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.756    
                         arrival time                           0.801    
  -------------------------------------------------------------------
                         slack                                  0.045    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_3
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { i_ps/system_i/system_i/processing_system7/inst/PS7_i/FCLKCLK[3] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     XADC/DCLK    n/a            4.000         5.000       1.000      XADC_X0Y0  i_ps/system_i/system_i/xadc/inst/AXI_XADC_CORE_I/XADC_INST/DCLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520                 i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         2.500       1.520                 i_ps/system_i/system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  pll_adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.339ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.903ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.339ns  (required time - arrival time)
  Source:                 adc_dat_a_i[6]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            adc_dat_a_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             pll_adc_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.138ns  (pll_adc_clk rise@8.138ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.864ns  (logic 0.503ns (58.169%)  route 0.362ns (41.831%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            6.000ns
  Clock Path Skew:        1.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.235ns = ( 9.373 - 8.138 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  6.000     6.000    
    W14                                               0.000     6.000 r  adc_dat_a_i[6] (IN)
                         net (fo=0)                   0.000     6.000    adc_dat_a_i[6]
    W14                  IBUF (Prop_ibuf_I_O)         0.503     6.503 r  adc_dat_a_i_IBUF[6]_inst/O
                         net (fo=1, estimated)        0.362     6.864    adc_dat_a_i_IBUF[6]
    ILOGIC_X1Y84         FDRE                                         r  adc_dat_a_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      8.138     8.138 r  
    U18                                               0.000     8.138 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.138    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.370     8.508 r  i_clk/O
                         net (fo=1, unplaced)         0.114     8.622    pll/clk
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     8.673 r  pll/pll/CLKOUT0
                         net (fo=1, unplaced)         0.337     9.010    pll_adc_clk
                         BUFG (Prop_bufg_I_O)         0.026     9.036 r  bufg_adc_clk/O
                         net (fo=12453, unplaced)     0.337     9.373    adc_clk
    ILOGIC_X1Y84         FDRE                                         r  adc_dat_a_reg[4]/C
                         clock pessimism              0.000     9.373    
                         clock uncertainty           -0.168     9.205    
    ILOGIC_X1Y84         FDRE (Setup_fdre_C_D)       -0.002     9.203    adc_dat_a_reg[4]
  -------------------------------------------------------------------
                         required time                          9.203    
                         arrival time                          -6.864    
  -------------------------------------------------------------------
                         slack                                  2.339    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.903ns  (arrival time - required time)
  Source:                 adc_dat_b_i[4]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            adc_dat_b_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             pll_adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        1.587ns  (logic 0.813ns (51.210%)  route 0.774ns (48.790%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            6.000ns
  Clock Path Skew:        3.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.325ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  6.000     6.000    
    P18                                               0.000     6.000 r  adc_dat_b_i[4] (IN)
                         net (fo=0)                   0.000     6.000    adc_dat_b_i[4]
    P18                  IBUF (Prop_ibuf_I_O)         0.813     6.813 r  adc_dat_b_i_IBUF[4]_inst/O
                         net (fo=1, estimated)        0.774     7.587    adc_dat_b_i_IBUF[4]
    ILOGIC_X1Y53         FDRE                                         r  adc_dat_b_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.951     0.951 r  i_clk/O
                         net (fo=1, unplaced)         0.584     1.535    pll/clk
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     1.624 r  pll/pll/CLKOUT0
                         net (fo=1, unplaced)         0.800     2.424    pll_adc_clk
                         BUFG (Prop_bufg_I_O)         0.101     2.525 r  bufg_adc_clk/O
                         net (fo=12453, unplaced)     0.800     3.325    adc_clk
    ILOGIC_X1Y53         FDRE                                         r  adc_dat_b_reg[2]/C
                         clock pessimism              0.000     3.325    
                         clock uncertainty            0.168     3.493    
    ILOGIC_X1Y53         FDRE (Hold_fdre_C_D)         0.191     3.684    adc_dat_b_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.684    
                         arrival time                           7.587    
  -------------------------------------------------------------------
                         slack                                  3.903    





---------------------------------------------------------------------------------------------------
From Clock:  pll_adc_clk
  To Clock:  pll_dac_clk_1x

Setup :            0  Failing Endpoints,  Worst Slack        5.433ns,  Total Violation        0.000ns
Hold  :            2  Failing Endpoints,  Worst Slack       -0.030ns,  Total Violation       -0.059ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.433ns  (required time - arrival time)
  Source:                 i_dsp/sum1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            dac_dat_a_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (pll_dac_clk_1x rise@8.138ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        2.364ns  (logic 0.897ns (37.944%)  route 1.467ns (62.056%))
  Logic Levels:           2  (LUT1=1 LUT6=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.937ns = ( 11.075 - 8.138 ) 
    Source Clock Delay      (SCD):    3.325ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.951     0.951 r  i_clk/O
                         net (fo=1, unplaced)         0.584     1.535    pll/clk
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.089     1.624 r  pll/pll/CLKOUT0
                         net (fo=1, unplaced)         0.800     2.424    pll_adc_clk
                         BUFG (Prop_bufg_I_O)         0.101     2.525 r  bufg_adc_clk/O
                         net (fo=12453, unplaced)     0.800     3.325    i_dsp/clk_i
                         FDRE                                         r  i_dsp/sum1_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.803 f  i_dsp/sum1_reg[10]/Q
                         net (fo=1, unplaced)         0.965     4.768    i_dsp/dac_saturate[0]/input_i[10]
                         LUT6 (Prop_lut6_I0_O)        0.295     5.063 f  i_dsp/dac_saturate[0]/output_o[10]_INST_0/O
                         net (fo=15, unplaced)        0.502     5.565    dac_a[10]
                         LUT1 (Prop_lut1_I0_O)        0.124     5.689 r  dac_dat_a[10]_i_1/O
                         net (fo=1, unplaced)         0.000     5.689    dac_dat_a[10]_i_1_n_0
                         FDRE                                         r  dac_dat_a_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      8.138     8.138 r  
    U18                                               0.000     8.138 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.138    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.909     9.047 r  i_clk/O
                         net (fo=1, unplaced)         0.439     9.486    pll/clk
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.084     9.570 r  pll/pll/CLKOUT1
                         net (fo=1, unplaced)         0.760    10.329    pll_dac_clk_1x
                         BUFG (Prop_bufg_I_O)         0.091    10.420 r  bufg_dac_clk_1x/O
                         net (fo=45, unplaced)        0.655    11.075    dac_clk_1x
                         FDRE                                         r  dac_dat_a_reg[10]/C
                         clock pessimism              0.193    11.268    
                         clock uncertainty           -0.190    11.078    
                         FDRE (Setup_fdre_C_D)        0.044    11.122    dac_dat_a_reg[10]
  -------------------------------------------------------------------
                         required time                         11.122    
                         arrival time                          -5.689    
  -------------------------------------------------------------------
                         slack                                  5.433    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.030ns  (arrival time - required time)
  Source:                 i_dsp/sum1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by pll_adc_clk  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            dac_dat_a_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by pll_dac_clk_1x  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             pll_dac_clk_1x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_dac_clk_1x rise@0.000ns - pll_adc_clk rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.147ns (46.391%)  route 0.170ns (53.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.453ns
    Source Clock Delay      (SCD):    1.108ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_adc_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  i_clk/O
                         net (fo=1, unplaced)         0.114     0.484    pll/clk
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.535 r  pll/pll/CLKOUT0
                         net (fo=1, unplaced)         0.337     0.872    pll_adc_clk
                         BUFG (Prop_bufg_I_O)         0.026     0.898 r  bufg_adc_clk/O
                         net (fo=12453, unplaced)     0.210     1.108    i_dsp/clk_i
                         FDRE                                         r  i_dsp/sum1_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     1.255 r  i_dsp/sum1_reg[17]/Q
                         net (fo=29, unplaced)        0.170     1.425    dac_a[13]
                         FDRE                                         r  dac_dat_a_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_dac_clk_1x rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  i_clk/O
                         net (fo=1, unplaced)         0.259     0.660    pll/clk
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.054     0.714 r  pll/pll/CLKOUT1
                         net (fo=1, unplaced)         0.355     1.069    pll_dac_clk_1x
                         BUFG (Prop_bufg_I_O)         0.029     1.098 r  bufg_dac_clk_1x/O
                         net (fo=45, unplaced)        0.355     1.453    dac_clk_1x
                         FDRE                                         r  dac_dat_a_reg[13]/C
                         clock pessimism             -0.179     1.274    
                         clock uncertainty            0.190     1.463    
                         FDRE (Hold_fdre_C_D)        -0.009     1.454    dac_dat_a_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.454    
                         arrival time                           1.425    
  -------------------------------------------------------------------
                         slack                                 -0.030    





