-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.3d/815731 Production Release                     
-- Build Date:               Wed Apr 24 14:54:19 PDT 2019                        
                                                                                 
-- Generated by:             695r48@cparch23.ecn.purdue.edu                      
-- Generated date:           Tue Nov 09 15:17:40 EST 2021                        

Solution Settings: fir.v14
  Current state: extract
  Project: Catapult
  
  Design Input Files Specified
    $PROJECT_HOME/fir_inc.h
      $MGC_HOME/shared/include/ac_fixed.h
        $MGC_HOME/shared/include/ac_int.h
    $PROJECT_HOME/fir.cpp
      $PROJECT_HOME/fir_inc.h
        $MGC_HOME/shared/include/ac_fixed.h
          $MGC_HOME/shared/include/ac_int.h
  
  Processes/Blocks in Design
    Process       Real Operation(s) count Latency Throughput Reset Length II Comments 
    ------------- ----------------------- ------- ---------- ------------ -- --------
    /fir/core                          70      51         53            0  0          
    Design Total:                      70      51         53            0  0          
    
  Bill Of Materials (Datapath)
    Component Name                        Area Score Area(DSP) Area(LUTs) Delay Post Alloc Post Assign 
    ------------------------------------- ---------- --------- ---------- ----- ---------- -----------
    [Lib: Altera_DIST]                                                                                 
    DIST_1R1W_RBW_rport(1,16,5,32,32,16)       0.000     0.000      0.000 2.000          1           0 
    DIST_1R1W_RBW_rwport(1,16,5,32,32,16)      0.000     0.000      0.000 2.000          1           0 
    [Lib: ccs_ioport]                                                                                  
    ccs_in(2,16)                               0.000     0.000      0.000 0.000          1           1 
    ccs_out(3,16)                              0.000     0.000      0.000 0.000          1           1 
    [Lib: mgc_Altera-Cyclone-V-6_beh]                                                                  
    mgc_add(1,0,1,0,2)                         2.500     0.000      2.500 0.914          0           1 
    mgc_add(2,0,1,0,2)                         3.000     0.000      3.000 1.227          1           0 
    mgc_add(2,0,1,0,3)                         3.000     0.000      3.000 1.227          0           1 
    mgc_add(2,0,2,1,3)                         3.000     0.000      3.000 1.291          1           0 
    mgc_add(30,0,30,0,30)                     17.000     0.000     17.000 2.548         14           6 
    mgc_add(4,0,1,0,4)                         4.000     0.000      4.000 1.540          0           2 
    mgc_add(4,0,1,0,5)                         4.000     0.000      4.000 1.540          0           1 
    mgc_add(4,0,2,1,4)                         4.000     0.000      4.000 1.551          3           0 
    mgc_add(4,0,2,1,5)                         4.000     0.000      4.000 1.605          1           0 
    mgc_and(1,2)                               0.354     0.000      0.354 1.279          0           9 
    mgc_and(1,3)                               0.559     0.000      0.559 1.279          0          20 
    mgc_and(1,4)                               0.764     0.000      0.764 1.279          0           8 
    mgc_and(1,5)                               0.969     0.000      0.969 1.279          0           3 
    mgc_and(1,6)                               1.174     0.000      1.174 1.496          0           1 
    mgc_and(2,2)                               0.709     0.000      0.709 1.279          0           1 
    mgc_and(30,2)                             10.631     0.000     10.631 1.279          0           1 
    mgc_mul(16,1,16,1,30)                    310.000     1.000      0.000 4.600          1           7 
    mgc_mux(1,1,2)                             0.508     0.000      0.508 1.312          0           3 
    mgc_mux(16,1,2)                            8.135     0.000      8.135 1.312          2          10 
    mgc_mux(16,2,4)                           18.692     0.000     18.692 1.695          2           0 
    mgc_mux(16,3,8)                           39.806     0.000     39.806 2.078          6           0 
    mgc_mux(16,4,16)                          82.034     0.000     82.034 2.461          4           3 
    mgc_mux(3,1,2)                             1.525     0.000      1.525 1.312          0           1 
    mgc_mux1hot(1,5)                           1.730     0.000      1.730 1.844          0           1 
    mgc_mux1hot(16,4)                         20.898     0.000     20.898 1.687          0           3 
    mgc_mux1hot(16,6)                         34.449     0.000     34.449 1.972          0           2 
    mgc_mux1hot(16,7)                         41.225     0.000     41.225 2.081          0           1 
    mgc_mux1hot(3,8)                           9.000     0.000      9.000 2.175          0           1 
    mgc_mux1hot(30,3)                         26.479     0.000     26.479 1.485          0           1 
    mgc_mux1hot(30,5)                         51.888     0.000     51.888 1.844          0           1 
    mgc_mux1hot(30,7)                         77.296     0.000     77.296 2.081          0           1 
    mgc_nor(1,2)                               0.354     0.000      0.354 1.268          0           9 
    mgc_nor(1,3)                               0.559     0.000      0.559 1.268          0           2 
    mgc_nor(1,4)                               0.764     0.000      0.764 1.268          0           5 
    mgc_nor(1,6)                               1.174     0.000      1.174 1.487          0           1 
    mgc_not(1)                                 0.000     0.000      0.000 0.000          0          97 
    mgc_or(1,2)                                0.354     0.000      0.354 1.268          0          15 
    mgc_or(1,3)                                0.559     0.000      0.559 1.268          0           4 
    mgc_or(1,4)                                0.764     0.000      0.764 1.268          0           7 
    mgc_or(1,5)                                0.969     0.000      0.969 1.268          0           1 
    mgc_or(1,7)                                1.379     0.000      1.379 1.487          0           2 
    mgc_or(2,2)                                0.709     0.000      0.709 1.268          0           1 
    mgc_reg_pos(1,0,0,1,1,0,0)                 0.000     0.000      0.000 0.000          0           3 
    mgc_reg_pos(1,0,0,1,1,1,1)                 0.000     0.000      0.000 0.000          0           2 
    mgc_reg_pos(16,0,0,1,1,1,1)                0.000     0.000      0.000 0.000          0          76 
    mgc_reg_pos(2,0,0,1,1,0,0)                 0.000     0.000      0.000 0.000          0           1 
    mgc_reg_pos(2,0,0,1,1,1,1)                 0.000     0.000      0.000 0.000          0           3 
    mgc_reg_pos(3,0,0,1,1,1,1)                 0.000     0.000      0.000 0.000          0           1 
    mgc_reg_pos(30,0,0,1,1,0,0)                0.000     0.000      0.000 0.000          0           1 
    mgc_reg_pos(30,0,0,1,1,1,1)                0.000     0.000      0.000 0.000          0           4 
    mgc_reg_pos(4,0,0,1,1,1,1)                 0.000     0.000      0.000 0.000          0           1 
    [Lib: mgc_ioport]                                                                                  
    mgc_io_sync(0)                             0.000     0.000      0.000 0.000          3           3 
                                                                                                       
    TOTAL AREA (After Assignment):          3021.764     7.000    852.000                              
    
  C++ to RTL Interface Mappings
    C++ Field RTL Range RTL Range Expression Expression Limits 
    --------- --------- -------------------- -----------------
    
  Area Scores
                      Post-Scheduling   Post-DP & FSM Post-Assignment 
    ----------------- --------------- --------------- ---------------
    Total Area Score:   1190.6          5616.3          3021.8        
    Total Reg:             0.0             0.0             0.0        
                                                                      
    DataPath:           1190.6 (100%)   5616.3 (100%)   3021.8 (100%) 
      MUX:               620.6  (52%)   1409.4  (25%)    669.7  (22%) 
      FUNC:              570.0  (48%)   4154.0  (74%)   2289.5  (76%) 
      LOGIC:               0.0            52.9   (1%)     62.5   (2%) 
      BUFFER:              0.0             0.0             0.0        
      MEM:                 0.0             0.0             0.0        
      ROM:                 0.0             0.0             0.0        
      REG:                 0.0             0.0             0.0        
                                                                      
    
    FSM:                   0.0             0.0             0.0        
      FSM-REG:             0.0             0.0             0.0        
      FSM-COMB:            0.0             0.0             0.0        
                                                                      
    
  Register-to-Variable Mappings
    Register                        Size(bits) Gated Register CG Opt Done Variables                                             
    ------------------------------- ---------- -------------- ----------- -----------------------------------------------------
    MAC-10:mul.itm                          30         Y           Y      MAC-10:mul.itm                                        
                                                                          MAC-12:mul.itm                                        
                                                                          MAC-14:mul.itm                                        
                                                                          MAC-2:mul.itm                                         
                                                                          MAC-4:mul.itm                                         
                                                                          MAC-6:mul.itm                                         
                                                                          MAC-8:mul.itm                                         
    MAC-11:mul.itm                          30                            MAC-11:mul.itm                                        
                                                                          MAC-9:mul.itm                                         
                                                                          MAC-13:mul.itm                                        
                                                                          MAC-1:mul.itm                                         
                                                                          MAC-3:mul.itm                                         
                                                                          MAC-5:mul.itm                                         
                                                                          MAC-7:mul.itm                                         
                                                                          MAC:acc#18.itm                                        
    MAC:acc#11.itm                          30         Y           Y      MAC:acc#11.itm                                        
                                                                          MAC:acc#13.itm                                        
                                                                          MAC:acc#8.itm                                         
    MAC:acc#17.itm                          30         Y           Y      MAC:acc#17.itm                                        
    acc(32:3)#1.sva                         30         Y           Y      acc(32:3)#1.sva                                       
                                                                          acc(32:3)#5.sva                                       
                                                                          MAC:acc#15.itm                                        
    MAC-10:MAC:mux.itm                      16         Y           Y      MAC-10:MAC:mux.itm                                    
    MAC-11:MAC:mux.itm                      16         Y           Y      MAC-11:MAC:mux.itm                                    
    MAC-12:MAC:mux.itm                      16         Y           Y      MAC-12:MAC:mux.itm                                    
    MAC-13:MAC:mux.itm                      16         Y           Y      MAC-13:MAC:mux.itm                                    
                                                                          MAC-2:MAC:mux.itm                                     
    MAC-14:MAC:mux.itm                      16         Y           Y      MAC-14:MAC:mux.itm                                    
    MAC-1:MAC:mux.itm                       16         Y           Y      MAC-1:MAC:mux.itm                                     
    MAC-3:MAC:mux.itm                       16         Y           Y      MAC-3:MAC:mux.itm                                     
    MAC-4:MAC:mux.itm                       16         Y           Y      MAC-4:MAC:mux.itm                                     
    MAC-5:MAC:mux.itm                       16         Y           Y      MAC-5:MAC:mux.itm                                     
    MAC-6:MAC:mux.itm                       16         Y           Y      MAC-6:MAC:mux.itm                                     
    MAC-7:MAC:mux.itm                       16         Y           Y      MAC-7:MAC:mux.itm                                     
    MAC-8:MAC:mux.itm                       16         Y           Y      MAC-8:MAC:mux.itm                                     
    MAC-9:MAC:mux.itm                       16         Y           Y      MAC-9:MAC:mux.itm                                     
    out1:rsci.idat                          16         Y           Y      out1:rsci.idat                                        
    regs(0).sva                             16         Y           Y      regs(0).sva                                           
    regs(0).sva#1                           16         Y           Y      regs(0).sva#1                                         
    regs(1).sva                             16         Y           Y      regs(1).sva                                           
    regs(1).sva#1                           16         Y           Y      regs(1).sva#1                                         
    regs(10).sva                            16         Y           Y      regs(10).sva                                          
    regs(10).sva#1                          16         Y           Y      regs(10).sva#1                                        
    regs(11).sva                            16         Y           Y      regs(11).sva                                          
    regs(11).sva#1                          16         Y           Y      regs(11).sva#1                                        
    regs(12).sva                            16         Y           Y      regs(12).sva                                          
    regs(12).sva#1                          16         Y           Y      regs(12).sva#1                                        
    regs(13).sva                            16         Y           Y      regs(13).sva                                          
    regs(13).sva#1                          16         Y           Y      regs(13).sva#1                                        
    regs(14).sva                            16         Y           Y      regs(14).sva                                          
    regs(14).sva#1                          16         Y           Y      regs(14).sva#1                                        
    regs(15).sva                            16         Y           Y      regs(15).sva                                          
    regs(15).sva#1                          16         Y           Y      regs(15).sva#1                                        
    regs(16).sva                            16         Y           Y      regs(16).sva                                          
    regs(16).sva#1                          16         Y           Y      regs(16).sva#1                                        
    regs(17).sva                            16         Y           Y      regs(17).sva                                          
    regs(17).sva#1                          16         Y           Y      regs(17).sva#1                                        
    regs(18).sva                            16         Y           Y      regs(18).sva                                          
    regs(18).sva#1                          16         Y           Y      regs(18).sva#1                                        
    regs(19).sva                            16         Y           Y      regs(19).sva                                          
    regs(19).sva#1                          16         Y           Y      regs(19).sva#1                                        
    regs(2).sva                             16         Y           Y      regs(2).sva                                           
    regs(2).sva#1                           16         Y           Y      regs(2).sva#1                                         
    regs(20).sva                            16         Y           Y      regs(20).sva                                          
    regs(20).sva#1                          16         Y           Y      regs(20).sva#1                                        
    regs(21).sva                            16         Y           Y      regs(21).sva                                          
    regs(21).sva#1                          16         Y           Y      regs(21).sva#1                                        
    regs(22).sva                            16         Y           Y      regs(22).sva                                          
    regs(22).sva#1                          16         Y           Y      regs(22).sva#1                                        
    regs(23).sva                            16         Y           Y      regs(23).sva                                          
    regs(23).sva#1                          16         Y           Y      regs(23).sva#1                                        
    regs(24).sva                            16         Y           Y      regs(24).sva                                          
    regs(24).sva#1                          16         Y           Y      regs(24).sva#1                                        
    regs(25).sva                            16         Y           Y      regs(25).sva                                          
    regs(25).sva#1                          16         Y           Y      regs(25).sva#1                                        
    regs(26).sva                            16         Y           Y      regs(26).sva                                          
    regs(26).sva#1                          16         Y           Y      regs(26).sva#1                                        
    regs(27).sva                            16         Y           Y      regs(27).sva                                          
    regs(27).sva#1                          16         Y           Y      regs(27).sva#1                                        
    regs(28).sva                            16         Y           Y      regs(28).sva                                          
    regs(28).sva#1                          16         Y           Y      regs(28).sva#1                                        
    regs(29).sva                            16         Y           Y      regs(29).sva                                          
    regs(29).sva#1                          16         Y           Y      regs(29).sva#1                                        
    regs(3).sva                             16         Y           Y      regs(3).sva                                           
    regs(3).sva#1                           16         Y           Y      regs(3).sva#1                                         
    regs(30).sva                            16         Y           Y      regs(30).sva                                          
    regs(30).sva#1                          16         Y           Y      regs(30).sva#1                                        
    regs(4).sva                             16         Y           Y      regs(4).sva                                           
    regs(4).sva#1                           16         Y           Y      regs(4).sva#1                                         
    regs(5).sva                             16         Y           Y      regs(5).sva                                           
    regs(5).sva#1                           16         Y           Y      regs(5).sva#1                                         
    regs(6).sva                             16         Y           Y      regs(6).sva                                           
    regs(6).sva#1                           16         Y           Y      regs(6).sva#1                                         
    regs(7).sva                             16         Y           Y      regs(7).sva                                           
    regs(7).sva#1                           16         Y           Y      regs(7).sva#1                                         
    regs(8).sva                             16         Y           Y      regs(8).sva                                           
    regs(8).sva#1                           16         Y           Y      regs(8).sva#1                                         
    regs(9).sva                             16         Y           Y      regs(9).sva                                           
    regs(9).sva#1                           16         Y           Y      regs(9).sva#1                                         
    MAC:slc(MAC-2:MAC:acc.psp.sva            4         Y           Y      MAC:slc(MAC-2:MAC:acc.psp.sva                         
    MAC:acc.psp.sva                          3         Y           Y      MAC:acc.psp.sva                                       
    MAC:acc#4.psp.sva                        2         Y           Y      MAC:acc#4.psp.sva                                     
    MAC:acc#5.itm(2:1)                       2                            MAC:acc#5.itm                                         
                                                                          MAC:i(4:1).sva                                        
    MAC:i(5:1).sva.rsp.0                     2         Y           Y      MAC:i(5:1).sva.rsp.0                                  
    MAC:i(5:1).sva.rsp.2                     2         Y           Y      MAC:i(5:1).sva.rsp.2                                  
    MAC:acc#3.psp.sva.rsp.0                  1         Y           Y      MAC:acc#3.psp.sva.rsp.0                               
    MAC:acc#3.psp.sva.rsp.2                  1         Y           Y      MAC:acc#3.psp.sva.rsp.2                               
    MAC:acc#5.itm(0)                         1                            MAC:acc#5.itm                                         
                                                                          MAC:i(4:1).sva                                        
    MAC:acc#5.itm(3)                         1                            MAC:acc#5.itm                                         
                                                                          MAC:i(4:1).sva                                        
    reg(out1:rsc.triosy:obj.ld).cse          1                            reg(out1:rsc.triosy:obj.ld).cse                       
                                                                                                                                
    Total:                                1386           1351        1351 (Total Gating Ratio: 0.97, CG Opt Gating Ratio: 0.97) 
    
  Timing Report
    Critical Path
      Max Delay:  10.409046000000002
      Slack:      -0.4090460000000018
      
      Path                                              Startpoint                 Endpoint                     Delay   Slack   
      ------------------------------------------------- -------------------------- ---------------------------- ------- -------
      1                                                 fir:core/reg(MAC-11:mul)   fir:core/reg(acc(32:3)#1)    10.4090 -0.4090 
                                                                                                                                
        Instance                                        Component                                               Delta   Delay   
        --------                                        ---------                                               -----   -----   
        fir:core/reg(MAC-11:mul)                        mgc_reg_pos_30_0_0_1_1_0_0                              0.0000  0.0000  
        fir:core/MAC-11:mul.itm                                                                                 0.0000  0.0000  
        fir:core/MAC:acc#8                              mgc_addc_30_0_30_0_30                                   2.5484  2.5484  
        fir:core/MAC:acc#8.itm:mx0w0                                                                            0.0000  2.5484  
        fir:core/MAC:acc#17                             mgc_addc_30_0_30_0_30                                   2.5484  5.0969  
        fir:core/MAC:acc#9:mx0w2                                                                                0.0000  5.0969  
        fir:core/MAC-4:acc#1                            mgc_addc_30_0_30_0_30                                   2.5484  7.6453  
        fir:core/acc(32:3)#5.sva#1                                                                              0.0000  7.6453  
        fir:core/acc:mux1h#1                            mgc_mux1hot_30_3                                        1.4848  9.1301  
        fir:core/acc:mux1h#1.itm                                                                                0.0000  9.1301  
        fir:core/acc:asn(acc(32:3)#1.sva:acc:and        mgc_and_30_2                                            1.2790  10.4090 
        fir:core/acc:asn(acc(32:3)#1.sva:acc:and.itm                                                            0.0000  10.4090 
        fir:core/reg(acc(32:3)#1)                       mgc_reg_pos_30_0_0_1_1_1_1                              0.0000  10.4090 
                                                                                                                                
      2                                                 fir:core/reg(MAC-10:mul)   fir:core/reg(acc(32:3)#1)    10.4090 -0.4090 
                                                                                                                                
        Instance                                        Component                                               Delta   Delay   
        --------                                        ---------                                               -----   -----   
        fir:core/reg(MAC-10:mul)                        mgc_reg_pos_30_0_0_1_1_1_1                              0.0000  0.0000  
        fir:core/MAC-10:mul.itm                                                                                 0.0000  0.0000  
        fir:core/MAC:acc#8                              mgc_addc_30_0_30_0_30                                   2.5484  2.5484  
        fir:core/MAC:acc#8.itm:mx0w0                                                                            0.0000  2.5484  
        fir:core/MAC:acc#17                             mgc_addc_30_0_30_0_30                                   2.5484  5.0969  
        fir:core/MAC:acc#9:mx0w2                                                                                0.0000  5.0969  
        fir:core/MAC-4:acc#1                            mgc_addc_30_0_30_0_30                                   2.5484  7.6453  
        fir:core/acc(32:3)#5.sva#1                                                                              0.0000  7.6453  
        fir:core/acc:mux1h#1                            mgc_mux1hot_30_3                                        1.4848  9.1301  
        fir:core/acc:mux1h#1.itm                                                                                0.0000  9.1301  
        fir:core/acc:asn(acc(32:3)#1.sva:acc:and        mgc_and_30_2                                            1.2790  10.4090 
        fir:core/acc:asn(acc(32:3)#1.sva:acc:and.itm                                                            0.0000  10.4090 
        fir:core/reg(acc(32:3)#1)                       mgc_reg_pos_30_0_0_1_1_1_1                              0.0000  10.4090 
                                                                                                                                
      3                                                 fir:core/reg(MAC:acc#5)    fir:core/reg(MAC-12:MAC:mux) 10.1265 -0.1265 
                                                                                                                                
        Instance                                        Component                                               Delta   Delay   
        --------                                        ---------                                               -----   -----   
        fir:core/reg(MAC:acc#5)                         mgc_reg_pos_1_0_0_1_1_0_0                               0.0000  0.0000  
        fir:core/MAC:acc#5.itm(3)                                                                               0.0000  0.0000  
        fir:core/MAC:conc#134                                                                                   0.0000  0.0000  
        fir:core/MAC:conc#134.itm                                                                               0.0000  0.0000  
        fir:core/MAC:slc(MAC-2:MAC:acc                  mgc_addc_4_0_1_0_4                                      1.5404  1.5404  
        fir:core/MAC:slc(MAC-2:MAC:acc.psp.sva:mx0w0                                                            0.0000  1.5404  
        fir:core/MAC:asn#12                                                                                     0.0000  1.5404  
        fir:core/MAC:asn#12.itm                                                                                 0.0000  1.5404  
        fir:core/MAC:acc#6                              mgc_addc_4_0_1_0_5                                      1.5404  3.0809  
        fir:core/MAC:acc#6.tmp                                                                                  0.0000  3.0809  
        fir:core/MAC:slc(MAC:acc#6.tmp)(1-0)                                                                    0.0000  3.0809  
        fir:core/MAC:slc(MAC:acc#6.tmp)(1-0).itm                                                                0.0000  3.0809  
        fir:core/MAC:MAC:MAC:not#1                      mgc_not_1                                               0.0000  3.0809  
        fir:core/MAC:MAC:MAC:not#1.itm                                                                          0.0000  3.0809  
        fir:core/MAC:conc#127                                                                                   0.0000  3.0809  
        fir:core/MAC:conc#127.itm                                                                               0.0000  3.0809  
        fir:core/MAC:acc                                mgc_addc_2_0_1_0_3                                      1.2270  4.3078  
        fir:core/MAC:acc.psp.sva#1                                                                              0.0000  4.3078  
        fir:core/MAC:mux#30                             mgc_mux_3_1_2                                           1.3121  5.6199  
        fir:core/MAC:mux#30.itm                                                                                 0.0000  5.6199  
        fir:core/MAC:conc#132                                                                                   0.0000  5.6199  
        fir:core/MAC:conc#132.itm                                                                               0.0000  5.6199  
        fir:core/MAC:acc#3:rg                           mgc_addc_4_0_1_0_4                                      1.5404  7.1604  
        fir:core/z.out#6                                                                                        0.0000  7.1604  
        fir:core/MAC:slc(MAC:acc#3.psp.sva#1)(0)#7                                                              0.0000  7.1604  
        fir:core/MAC:slc(MAC:acc#3.psp.sva#1)(0)#7.itm                                                          0.0000  7.1604  
        fir:core/MAC:and#28                             mgc_and_1_3                                             1.2790  8.4394  
        fir:core/MAC:and#28.rgt                                                                                 0.0000  8.4394  
        fir:core/MAC:MAC:mux1h#5                        mgc_mux1hot_16_4                                        1.6872  10.1265 
        fir:core/MAC:MAC:mux1h#5.itm                                                                            0.0000  10.1265 
        fir:core/reg(MAC-12:MAC:mux)                    mgc_reg_pos_16_0_0_1_1_1_1                              0.0000  10.1265 
                                                                                                                                
      4                                                 fir:core/reg(MAC:acc#5)    fir:core/reg(MAC-11:MAC:mux) 10.1265 -0.1265 
                                                                                                                                
        Instance                                        Component                                               Delta   Delay   
        --------                                        ---------                                               -----   -----   
        fir:core/reg(MAC:acc#5)                         mgc_reg_pos_1_0_0_1_1_0_0                               0.0000  0.0000  
        fir:core/MAC:acc#5.itm(3)                                                                               0.0000  0.0000  
        fir:core/MAC:conc#134                                                                                   0.0000  0.0000  
        fir:core/MAC:conc#134.itm                                                                               0.0000  0.0000  
        fir:core/MAC:slc(MAC-2:MAC:acc                  mgc_addc_4_0_1_0_4                                      1.5404  1.5404  
        fir:core/MAC:slc(MAC-2:MAC:acc.psp.sva:mx0w0                                                            0.0000  1.5404  
        fir:core/MAC:asn#12                                                                                     0.0000  1.5404  
        fir:core/MAC:asn#12.itm                                                                                 0.0000  1.5404  
        fir:core/MAC:acc#6                              mgc_addc_4_0_1_0_5                                      1.5404  3.0809  
        fir:core/MAC:acc#6.tmp                                                                                  0.0000  3.0809  
        fir:core/MAC:slc(MAC:acc#6.tmp)(1-0)                                                                    0.0000  3.0809  
        fir:core/MAC:slc(MAC:acc#6.tmp)(1-0).itm                                                                0.0000  3.0809  
        fir:core/MAC:MAC:MAC:not#1                      mgc_not_1                                               0.0000  3.0809  
        fir:core/MAC:MAC:MAC:not#1.itm                                                                          0.0000  3.0809  
        fir:core/MAC:conc#127                                                                                   0.0000  3.0809  
        fir:core/MAC:conc#127.itm                                                                               0.0000  3.0809  
        fir:core/MAC:acc                                mgc_addc_2_0_1_0_3                                      1.2270  4.3078  
        fir:core/MAC:acc.psp.sva#1                                                                              0.0000  4.3078  
        fir:core/MAC:mux#30                             mgc_mux_3_1_2                                           1.3121  5.6199  
        fir:core/MAC:mux#30.itm                                                                                 0.0000  5.6199  
        fir:core/MAC:conc#132                                                                                   0.0000  5.6199  
        fir:core/MAC:conc#132.itm                                                                               0.0000  5.6199  
        fir:core/MAC:acc#3:rg                           mgc_addc_4_0_1_0_4                                      1.5404  7.1604  
        fir:core/z.out#6                                                                                        0.0000  7.1604  
        fir:core/MAC:slc(MAC:acc#3.psp.sva#1)(0)#10                                                             0.0000  7.1604  
        fir:core/MAC:slc(MAC:acc#3.psp.sva#1)(0)#10.itm                                                         0.0000  7.1604  
        fir:core/MAC:and#32                             mgc_and_1_3                                             1.2790  8.4394  
        fir:core/MAC:and#32.rgt                                                                                 0.0000  8.4394  
        fir:core/MAC:MAC:mux1h#6                        mgc_mux1hot_16_4                                        1.6872  10.1265 
        fir:core/MAC:MAC:mux1h#6.itm                                                                            0.0000  10.1265 
        fir:core/reg(MAC-11:MAC:mux)                    mgc_reg_pos_16_0_0_1_1_1_1                              0.0000  10.1265 
                                                                                                                                
      5                                                 fir:core/reg(MAC:acc#5)#2  fir:core/reg(MAC-11:MAC:mux) 10.1265 -0.1265 
                                                                                                                                
        Instance                                        Component                                               Delta   Delay   
        --------                                        ---------                                               -----   -----   
        fir:core/reg(MAC:acc#5)#2                       mgc_reg_pos_1_0_0_1_1_0_0                               0.0000  0.0000  
        fir:core/MAC:acc#5.itm(0)                                                                               0.0000  0.0000  
        fir:core/MAC:conc#134                                                                                   0.0000  0.0000  
        fir:core/MAC:conc#134.itm                                                                               0.0000  0.0000  
        fir:core/MAC:slc(MAC-2:MAC:acc                  mgc_addc_4_0_1_0_4                                      1.5404  1.5404  
        fir:core/MAC:slc(MAC-2:MAC:acc.psp.sva:mx0w0                                                            0.0000  1.5404  
        fir:core/MAC:asn#12                                                                                     0.0000  1.5404  
        fir:core/MAC:asn#12.itm                                                                                 0.0000  1.5404  
        fir:core/MAC:acc#6                              mgc_addc_4_0_1_0_5                                      1.5404  3.0809  
        fir:core/MAC:acc#6.tmp                                                                                  0.0000  3.0809  
        fir:core/MAC:slc(MAC:acc#6.tmp)(1-0)                                                                    0.0000  3.0809  
        fir:core/MAC:slc(MAC:acc#6.tmp)(1-0).itm                                                                0.0000  3.0809  
        fir:core/MAC:MAC:MAC:not#1                      mgc_not_1                                               0.0000  3.0809  
        fir:core/MAC:MAC:MAC:not#1.itm                                                                          0.0000  3.0809  
        fir:core/MAC:conc#127                                                                                   0.0000  3.0809  
        fir:core/MAC:conc#127.itm                                                                               0.0000  3.0809  
        fir:core/MAC:acc                                mgc_addc_2_0_1_0_3                                      1.2270  4.3078  
        fir:core/MAC:acc.psp.sva#1                                                                              0.0000  4.3078  
        fir:core/MAC:mux#30                             mgc_mux_3_1_2                                           1.3121  5.6199  
        fir:core/MAC:mux#30.itm                                                                                 0.0000  5.6199  
        fir:core/MAC:conc#132                                                                                   0.0000  5.6199  
        fir:core/MAC:conc#132.itm                                                                               0.0000  5.6199  
        fir:core/MAC:acc#3:rg                           mgc_addc_4_0_1_0_4                                      1.5404  7.1604  
        fir:core/z.out#6                                                                                        0.0000  7.1604  
        fir:core/MAC:slc(MAC:acc#3.psp.sva#1)(0)#10                                                             0.0000  7.1604  
        fir:core/MAC:slc(MAC:acc#3.psp.sva#1)(0)#10.itm                                                         0.0000  7.1604  
        fir:core/MAC:and#32                             mgc_and_1_3                                             1.2790  8.4394  
        fir:core/MAC:and#32.rgt                                                                                 0.0000  8.4394  
        fir:core/MAC:MAC:mux1h#6                        mgc_mux1hot_16_4                                        1.6872  10.1265 
        fir:core/MAC:MAC:mux1h#6.itm                                                                            0.0000  10.1265 
        fir:core/reg(MAC-11:MAC:mux)                    mgc_reg_pos_16_0_0_1_1_1_1                              0.0000  10.1265 
                                                                                                                                
      6                                                 fir:core/reg(MAC:acc#5)    fir:core/reg(MAC-11:MAC:mux) 10.1265 -0.1265 
                                                                                                                                
        Instance                                        Component                                               Delta   Delay   
        --------                                        ---------                                               -----   -----   
        fir:core/reg(MAC:acc#5)                         mgc_reg_pos_1_0_0_1_1_0_0                               0.0000  0.0000  
        fir:core/MAC:acc#5.itm(3)                                                                               0.0000  0.0000  
        fir:core/MAC:conc#134                                                                                   0.0000  0.0000  
        fir:core/MAC:conc#134.itm                                                                               0.0000  0.0000  
        fir:core/MAC:slc(MAC-2:MAC:acc                  mgc_addc_4_0_1_0_4                                      1.5404  1.5404  
        fir:core/MAC:slc(MAC-2:MAC:acc.psp.sva:mx0w0                                                            0.0000  1.5404  
        fir:core/MAC:asn#12                                                                                     0.0000  1.5404  
        fir:core/MAC:asn#12.itm                                                                                 0.0000  1.5404  
        fir:core/MAC:acc#6                              mgc_addc_4_0_1_0_5                                      1.5404  3.0809  
        fir:core/MAC:acc#6.tmp                                                                                  0.0000  3.0809  
        fir:core/MAC:slc(MAC:acc#6.tmp)(1-0)                                                                    0.0000  3.0809  
        fir:core/MAC:slc(MAC:acc#6.tmp)(1-0).itm                                                                0.0000  3.0809  
        fir:core/MAC:MAC:MAC:not#1                      mgc_not_1                                               0.0000  3.0809  
        fir:core/MAC:MAC:MAC:not#1.itm                                                                          0.0000  3.0809  
        fir:core/MAC:conc#127                                                                                   0.0000  3.0809  
        fir:core/MAC:conc#127.itm                                                                               0.0000  3.0809  
        fir:core/MAC:acc                                mgc_addc_2_0_1_0_3                                      1.2270  4.3078  
        fir:core/MAC:acc.psp.sva#1                                                                              0.0000  4.3078  
        fir:core/MAC:mux#30                             mgc_mux_3_1_2                                           1.3121  5.6199  
        fir:core/MAC:mux#30.itm                                                                                 0.0000  5.6199  
        fir:core/MAC:conc#132                                                                                   0.0000  5.6199  
        fir:core/MAC:conc#132.itm                                                                               0.0000  5.6199  
        fir:core/MAC:acc#3:rg                           mgc_addc_4_0_1_0_4                                      1.5404  7.1604  
        fir:core/z.out#6                                                                                        0.0000  7.1604  
        fir:core/MAC:slc(MAC:acc#3.psp.sva#1)(3)#11                                                             0.0000  7.1604  
        fir:core/MAC:slc(MAC:acc#3.psp.sva#1)(3)#11.itm                                                         0.0000  7.1604  
        fir:core/MAC:not#13                             mgc_not_1                                               0.0000  7.1604  
        fir:core/MAC:not#13.itm                                                                                 0.0000  7.1604  
        fir:core/MAC:and#32                             mgc_and_1_3                                             1.2790  8.4394  
        fir:core/MAC:and#32.rgt                                                                                 0.0000  8.4394  
        fir:core/MAC:MAC:mux1h#6                        mgc_mux1hot_16_4                                        1.6872  10.1265 
        fir:core/MAC:MAC:mux1h#6.itm                                                                            0.0000  10.1265 
        fir:core/reg(MAC-11:MAC:mux)                    mgc_reg_pos_16_0_0_1_1_1_1                              0.0000  10.1265 
                                                                                                                                
      7                                                 fir:core/reg(MAC:acc#5)#1  fir:core/reg(MAC-11:MAC:mux) 10.1265 -0.1265 
                                                                                                                                
        Instance                                        Component                                               Delta   Delay   
        --------                                        ---------                                               -----   -----   
        fir:core/reg(MAC:acc#5)#1                       mgc_reg_pos_2_0_0_1_1_0_0                               0.0000  0.0000  
        fir:core/MAC:acc#5.itm(2:1)                                                                             0.0000  0.0000  
        fir:core/MAC:conc#134                                                                                   0.0000  0.0000  
        fir:core/MAC:conc#134.itm                                                                               0.0000  0.0000  
        fir:core/MAC:slc(MAC-2:MAC:acc                  mgc_addc_4_0_1_0_4                                      1.5404  1.5404  
        fir:core/MAC:slc(MAC-2:MAC:acc.psp.sva:mx0w0                                                            0.0000  1.5404  
        fir:core/MAC:asn#12                                                                                     0.0000  1.5404  
        fir:core/MAC:asn#12.itm                                                                                 0.0000  1.5404  
        fir:core/MAC:acc#6                              mgc_addc_4_0_1_0_5                                      1.5404  3.0809  
        fir:core/MAC:acc#6.tmp                                                                                  0.0000  3.0809  
        fir:core/MAC:slc(MAC:acc#6.tmp)(1-0)                                                                    0.0000  3.0809  
        fir:core/MAC:slc(MAC:acc#6.tmp)(1-0).itm                                                                0.0000  3.0809  
        fir:core/MAC:MAC:MAC:not#1                      mgc_not_1                                               0.0000  3.0809  
        fir:core/MAC:MAC:MAC:not#1.itm                                                                          0.0000  3.0809  
        fir:core/MAC:conc#127                                                                                   0.0000  3.0809  
        fir:core/MAC:conc#127.itm                                                                               0.0000  3.0809  
        fir:core/MAC:acc                                mgc_addc_2_0_1_0_3                                      1.2270  4.3078  
        fir:core/MAC:acc.psp.sva#1                                                                              0.0000  4.3078  
        fir:core/MAC:mux#30                             mgc_mux_3_1_2                                           1.3121  5.6199  
        fir:core/MAC:mux#30.itm                                                                                 0.0000  5.6199  
        fir:core/MAC:conc#132                                                                                   0.0000  5.6199  
        fir:core/MAC:conc#132.itm                                                                               0.0000  5.6199  
        fir:core/MAC:acc#3:rg                           mgc_addc_4_0_1_0_4                                      1.5404  7.1604  
        fir:core/z.out#6                                                                                        0.0000  7.1604  
        fir:core/MAC:slc(MAC:acc#3.psp.sva#1)(3)#11                                                             0.0000  7.1604  
        fir:core/MAC:slc(MAC:acc#3.psp.sva#1)(3)#11.itm                                                         0.0000  7.1604  
        fir:core/MAC:not#13                             mgc_not_1                                               0.0000  7.1604  
        fir:core/MAC:not#13.itm                                                                                 0.0000  7.1604  
        fir:core/MAC:and#32                             mgc_and_1_3                                             1.2790  8.4394  
        fir:core/MAC:and#32.rgt                                                                                 0.0000  8.4394  
        fir:core/MAC:MAC:mux1h#6                        mgc_mux1hot_16_4                                        1.6872  10.1265 
        fir:core/MAC:MAC:mux1h#6.itm                                                                            0.0000  10.1265 
        fir:core/reg(MAC-11:MAC:mux)                    mgc_reg_pos_16_0_0_1_1_1_1                              0.0000  10.1265 
                                                                                                                                
      8                                                 fir:core/reg(MAC:acc#5)    fir:core/reg(MAC-12:MAC:mux) 10.1265 -0.1265 
                                                                                                                                
        Instance                                        Component                                               Delta   Delay   
        --------                                        ---------                                               -----   -----   
        fir:core/reg(MAC:acc#5)                         mgc_reg_pos_1_0_0_1_1_0_0                               0.0000  0.0000  
        fir:core/MAC:acc#5.itm(3)                                                                               0.0000  0.0000  
        fir:core/MAC:conc#134                                                                                   0.0000  0.0000  
        fir:core/MAC:conc#134.itm                                                                               0.0000  0.0000  
        fir:core/MAC:slc(MAC-2:MAC:acc                  mgc_addc_4_0_1_0_4                                      1.5404  1.5404  
        fir:core/MAC:slc(MAC-2:MAC:acc.psp.sva:mx0w0                                                            0.0000  1.5404  
        fir:core/MAC:asn#12                                                                                     0.0000  1.5404  
        fir:core/MAC:asn#12.itm                                                                                 0.0000  1.5404  
        fir:core/MAC:acc#6                              mgc_addc_4_0_1_0_5                                      1.5404  3.0809  
        fir:core/MAC:acc#6.tmp                                                                                  0.0000  3.0809  
        fir:core/MAC:slc(MAC:acc#6.tmp)(1-0)                                                                    0.0000  3.0809  
        fir:core/MAC:slc(MAC:acc#6.tmp)(1-0).itm                                                                0.0000  3.0809  
        fir:core/MAC:MAC:MAC:not#1                      mgc_not_1                                               0.0000  3.0809  
        fir:core/MAC:MAC:MAC:not#1.itm                                                                          0.0000  3.0809  
        fir:core/MAC:conc#127                                                                                   0.0000  3.0809  
        fir:core/MAC:conc#127.itm                                                                               0.0000  3.0809  
        fir:core/MAC:acc                                mgc_addc_2_0_1_0_3                                      1.2270  4.3078  
        fir:core/MAC:acc.psp.sva#1                                                                              0.0000  4.3078  
        fir:core/MAC:mux#30                             mgc_mux_3_1_2                                           1.3121  5.6199  
        fir:core/MAC:mux#30.itm                                                                                 0.0000  5.6199  
        fir:core/MAC:conc#132                                                                                   0.0000  5.6199  
        fir:core/MAC:conc#132.itm                                                                               0.0000  5.6199  
        fir:core/MAC:acc#3:rg                           mgc_addc_4_0_1_0_4                                      1.5404  7.1604  
        fir:core/z.out#6                                                                                        0.0000  7.1604  
        fir:core/MAC:slc(MAC:acc#3.psp.sva#1)(3)#7                                                              0.0000  7.1604  
        fir:core/MAC:slc(MAC:acc#3.psp.sva#1)(3)#7.itm                                                          0.0000  7.1604  
        fir:core/MAC:and#29                             mgc_and_1_3                                             1.2790  8.4394  
        fir:core/MAC:and#29.rgt                                                                                 0.0000  8.4394  
        fir:core/MAC:MAC:mux1h#5                        mgc_mux1hot_16_4                                        1.6872  10.1265 
        fir:core/MAC:MAC:mux1h#5.itm                                                                            0.0000  10.1265 
        fir:core/reg(MAC-12:MAC:mux)                    mgc_reg_pos_16_0_0_1_1_1_1                              0.0000  10.1265 
                                                                                                                                
      9                                                 fir:core/reg(MAC:acc#5)#2  fir:core/reg(MAC-12:MAC:mux) 10.1265 -0.1265 
                                                                                                                                
        Instance                                        Component                                               Delta   Delay   
        --------                                        ---------                                               -----   -----   
        fir:core/reg(MAC:acc#5)#2                       mgc_reg_pos_1_0_0_1_1_0_0                               0.0000  0.0000  
        fir:core/MAC:acc#5.itm(0)                                                                               0.0000  0.0000  
        fir:core/MAC:conc#134                                                                                   0.0000  0.0000  
        fir:core/MAC:conc#134.itm                                                                               0.0000  0.0000  
        fir:core/MAC:slc(MAC-2:MAC:acc                  mgc_addc_4_0_1_0_4                                      1.5404  1.5404  
        fir:core/MAC:slc(MAC-2:MAC:acc.psp.sva:mx0w0                                                            0.0000  1.5404  
        fir:core/MAC:asn#12                                                                                     0.0000  1.5404  
        fir:core/MAC:asn#12.itm                                                                                 0.0000  1.5404  
        fir:core/MAC:acc#6                              mgc_addc_4_0_1_0_5                                      1.5404  3.0809  
        fir:core/MAC:acc#6.tmp                                                                                  0.0000  3.0809  
        fir:core/MAC:slc(MAC:acc#6.tmp)(1-0)                                                                    0.0000  3.0809  
        fir:core/MAC:slc(MAC:acc#6.tmp)(1-0).itm                                                                0.0000  3.0809  
        fir:core/MAC:MAC:MAC:not#1                      mgc_not_1                                               0.0000  3.0809  
        fir:core/MAC:MAC:MAC:not#1.itm                                                                          0.0000  3.0809  
        fir:core/MAC:conc#127                                                                                   0.0000  3.0809  
        fir:core/MAC:conc#127.itm                                                                               0.0000  3.0809  
        fir:core/MAC:acc                                mgc_addc_2_0_1_0_3                                      1.2270  4.3078  
        fir:core/MAC:acc.psp.sva#1                                                                              0.0000  4.3078  
        fir:core/MAC:mux#30                             mgc_mux_3_1_2                                           1.3121  5.6199  
        fir:core/MAC:mux#30.itm                                                                                 0.0000  5.6199  
        fir:core/MAC:conc#132                                                                                   0.0000  5.6199  
        fir:core/MAC:conc#132.itm                                                                               0.0000  5.6199  
        fir:core/MAC:acc#3:rg                           mgc_addc_4_0_1_0_4                                      1.5404  7.1604  
        fir:core/z.out#6                                                                                        0.0000  7.1604  
        fir:core/MAC:slc(MAC:acc#3.psp.sva#1)(3)#7                                                              0.0000  7.1604  
        fir:core/MAC:slc(MAC:acc#3.psp.sva#1)(3)#7.itm                                                          0.0000  7.1604  
        fir:core/MAC:and#29                             mgc_and_1_3                                             1.2790  8.4394  
        fir:core/MAC:and#29.rgt                                                                                 0.0000  8.4394  
        fir:core/MAC:MAC:mux1h#5                        mgc_mux1hot_16_4                                        1.6872  10.1265 
        fir:core/MAC:MAC:mux1h#5.itm                                                                            0.0000  10.1265 
        fir:core/reg(MAC-12:MAC:mux)                    mgc_reg_pos_16_0_0_1_1_1_1                              0.0000  10.1265 
                                                                                                                                
      10                                                fir:core/reg(MAC:acc#5)    fir:core/reg(MAC-12:MAC:mux) 10.1265 -0.1265 
                                                                                                                                
        Instance                                        Component                                               Delta   Delay   
        --------                                        ---------                                               -----   -----   
        fir:core/reg(MAC:acc#5)                         mgc_reg_pos_1_0_0_1_1_0_0                               0.0000  0.0000  
        fir:core/MAC:acc#5.itm(3)                                                                               0.0000  0.0000  
        fir:core/MAC:conc#134                                                                                   0.0000  0.0000  
        fir:core/MAC:conc#134.itm                                                                               0.0000  0.0000  
        fir:core/MAC:slc(MAC-2:MAC:acc                  mgc_addc_4_0_1_0_4                                      1.5404  1.5404  
        fir:core/MAC:slc(MAC-2:MAC:acc.psp.sva:mx0w0                                                            0.0000  1.5404  
        fir:core/MAC:asn#12                                                                                     0.0000  1.5404  
        fir:core/MAC:asn#12.itm                                                                                 0.0000  1.5404  
        fir:core/MAC:acc#6                              mgc_addc_4_0_1_0_5                                      1.5404  3.0809  
        fir:core/MAC:acc#6.tmp                                                                                  0.0000  3.0809  
        fir:core/MAC:slc(MAC:acc#6.tmp)(1-0)                                                                    0.0000  3.0809  
        fir:core/MAC:slc(MAC:acc#6.tmp)(1-0).itm                                                                0.0000  3.0809  
        fir:core/MAC:MAC:MAC:not#1                      mgc_not_1                                               0.0000  3.0809  
        fir:core/MAC:MAC:MAC:not#1.itm                                                                          0.0000  3.0809  
        fir:core/MAC:conc#127                                                                                   0.0000  3.0809  
        fir:core/MAC:conc#127.itm                                                                               0.0000  3.0809  
        fir:core/MAC:acc                                mgc_addc_2_0_1_0_3                                      1.2270  4.3078  
        fir:core/MAC:acc.psp.sva#1                                                                              0.0000  4.3078  
        fir:core/MAC:mux#30                             mgc_mux_3_1_2                                           1.3121  5.6199  
        fir:core/MAC:mux#30.itm                                                                                 0.0000  5.6199  
        fir:core/MAC:conc#132                                                                                   0.0000  5.6199  
        fir:core/MAC:conc#132.itm                                                                               0.0000  5.6199  
        fir:core/MAC:acc#3:rg                           mgc_addc_4_0_1_0_4                                      1.5404  7.1604  
        fir:core/z.out#6                                                                                        0.0000  7.1604  
        fir:core/MAC:slc(MAC:acc#3.psp.sva#1)(3)#6                                                              0.0000  7.1604  
        fir:core/MAC:slc(MAC:acc#3.psp.sva#1)(3)#6.itm                                                          0.0000  7.1604  
        fir:core/MAC:and#30                             mgc_and_1_3                                             1.2790  8.4394  
        fir:core/MAC:and#30.rgt                                                                                 0.0000  8.4394  
        fir:core/MAC:MAC:mux1h#5                        mgc_mux1hot_16_4                                        1.6872  10.1265 
        fir:core/MAC:MAC:mux1h#5.itm                                                                            0.0000  10.1265 
        fir:core/reg(MAC-12:MAC:mux)                    mgc_reg_pos_16_0_0_1_1_1_1                              0.0000  10.1265 
                                                                                                                                
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 10.0
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                                Port                                    Slack (Delay) Messages                
      --------------------------------------- ------------------------------------- ------- ------- -----------------------
      fir:core/reg(acc(32:3)#1)               acc:asn(acc(32:3)#1.sva:acc:and.itm   -0.4090 10.4090 (clock period exceeded) 
      fir:core/reg(out1:rsci.idat)            acc:slc(acc(32:3)#5.sva#1)(29-14).itm  2.3547  7.6453                         
      fir:core/reg(regs(0))                   regs(0).sva#1                          7.5389  2.4611                         
      fir:core/reg(regs(14))                  regs(14).sva#1                        10.0000  0.0000                         
      fir:core/reg(regs(28))                  regs(28).sva#1                        10.0000  0.0000                         
      fir:core/reg(regs(0))#1                 in1:rsci.idat                         10.0000  0.0000                         
      fir:core/reg(regs(13))                  regs(13).sva#1                        10.0000  0.0000                         
      fir:core/reg(regs(27))                  regs(27).sva#1                        10.0000  0.0000                         
      fir:core/reg(regs(2))                   regs(2).sva#1                         10.0000  0.0000                         
      fir:core/reg(regs(16))                  regs(16).sva#1                        10.0000  0.0000                         
      fir:core/reg(regs(30))                  regs(30).sva#1                        10.0000  0.0000                         
      fir:core/reg(regs(1))                   regs(1).sva#1                         10.0000  0.0000                         
      fir:core/reg(regs(15))                  regs(15).sva#1                        10.0000  0.0000                         
      fir:core/reg(regs(29))                  regs(29).sva#1                        10.0000  0.0000                         
      fir:core/reg(out1:rsc.triosy:obj.ld)    reg(out1:out1:and.cse                  8.7210  1.2790                         
      fir:core/reg(regs(10))                  regs(10).sva#1                        10.0000  0.0000                         
      fir:core/reg(regs(12))                  regs(12).sva#1                        10.0000  0.0000                         
      fir:core/reg(regs(26))                  regs(26).sva#1                        10.0000  0.0000                         
      fir:core/reg(regs(9))                   regs(9).sva#1                         10.0000  0.0000                         
      fir:core/reg(regs(11))                  regs(11).sva#1                        10.0000  0.0000                         
      fir:core/reg(regs(25))                  regs(25).sva#1                        10.0000  0.0000                         
      fir:core/reg(regs(6))                   regs(6).sva#1                         10.0000  0.0000                         
      fir:core/reg(regs(20))                  regs(20).sva#1                        10.0000  0.0000                         
      fir:core/reg(regs(5))                   regs(5).sva#1                         10.0000  0.0000                         
      fir:core/reg(regs(19))                  regs(19).sva#1                        10.0000  0.0000                         
      fir:core/reg(regs(4))                   regs(4).sva#1                         10.0000  0.0000                         
      fir:core/reg(regs(18))                  regs(18).sva#1                        10.0000  0.0000                         
      fir:core/reg(regs(3))                   regs(3).sva#1                         10.0000  0.0000                         
      fir:core/reg(regs(17))                  regs(17).sva#1                        10.0000  0.0000                         
      fir:core/reg(regs(8))                   regs(8).sva#1                         10.0000  0.0000                         
      fir:core/reg(regs(24))                  regs(24).sva#1                        10.0000  0.0000                         
      fir:core/reg(regs(7))                   regs(7).sva#1                         10.0000  0.0000                         
      fir:core/reg(regs(23))                  regs(23).sva#1                        10.0000  0.0000                         
      fir:core/reg(regs(22))                  regs(22).sva#1                        10.0000  0.0000                         
      fir:core/reg(regs(21))                  regs(21).sva#1                        10.0000  0.0000                         
      fir:core/reg(regs(30))#1                regs(29).sva                           7.5389  2.4611                         
      fir:core/reg(regs(29))#1                regs(28).sva                           7.9191  2.0809                         
      fir:core/reg(regs(28))#1                regs(27).sva                           7.5389  2.4611                         
      fir:core/reg(regs(27))#1                regs(26).sva                           8.3128  1.6872                         
      fir:core/reg(regs(26))#1                regs(25).sva                           7.9191  2.0809                         
      fir:core/reg(regs(25))#1                regs(24).sva                           8.3128  1.6872                         
      fir:core/reg(regs(24))#1                regs(23).sva                           8.3128  1.6872                         
      fir:core/reg(regs(23))#1                regs(22).sva                           8.6879  1.3121                         
      fir:core/reg(regs(22))#1                regs(21).sva                           8.6879  1.3121                         
      fir:core/reg(regs(21))#1                regs(20).sva                           8.0276  1.9724                         
      fir:core/reg(regs(20))#1                regs(19).sva                           8.0276  1.9724                         
      fir:core/reg(regs(19))#1                regs(18).sva                           8.0276  1.9724                         
      fir:core/reg(regs(18))#1                regs(17).sva                           8.0276  1.9724                         
      fir:core/reg(regs(17))#1                regs(16).sva                           7.5389  2.4611                         
      fir:core/reg(regs(16))#1                regs(15).sva                           7.5389  2.4611                         
      fir:core/reg(regs(15))#1                regs(14).sva                           7.9191  2.0809                         
      fir:core/reg(regs(14))#1                regs(13).sva                           7.5389  2.4611                         
      fir:core/reg(regs(13))#1                regs(12).sva                           8.3128  1.6872                         
      fir:core/reg(regs(12))#1                regs(11).sva                           7.9191  2.0809                         
      fir:core/reg(regs(11))#1                regs(10).sva                           8.3128  1.6872                         
      fir:core/reg(regs(10))#1                regs(9).sva                            7.9191  2.0809                         
      fir:core/reg(regs(9))#1                 regs(8).sva                            8.3128  1.6872                         
      fir:core/reg(regs(8))#1                 regs(7).sva                            8.3128  1.6872                         
      fir:core/reg(regs(7))#1                 regs(6).sva                            8.6879  1.3121                         
      fir:core/reg(regs(6))#1                 regs(5).sva                            8.6879  1.3121                         
      fir:core/reg(regs(5))#1                 regs(4).sva                            8.0276  1.9724                         
      fir:core/reg(regs(4))#1                 regs(3).sva                            8.0276  1.9724                         
      fir:core/reg(regs(3))#1                 regs(2).sva                            7.5389  2.4611                         
      fir:core/reg(regs(2))#1                 regs(1).sva                            7.5389  2.4611                         
      fir:core/reg(regs(1))#1                 regs(0).sva                            7.9191  2.0809                         
      fir:core/reg(MAC:acc#5)                 MAC:asn(MAC:acc#5.itm:MAC:i:and.itm    0.2485  9.7515                         
      fir:core/reg(MAC:acc#5)#1               MAC:asn(MAC:acc#5.itm:MAC:i:and#1.itm  6.1852  3.8148                         
      fir:core/reg(MAC:acc#5)#2               MAC:asn(MAC:acc#5.itm:MAC:i:and#2.itm  0.2485  9.7515                         
      fir:core/reg(MAC-3:MAC:mux)             MAC-3:MAC:mux.itm#2                    5.9984  4.0016                         
      fir:core/reg(MAC-4:MAC:mux)             MAC-4:MAC:mux.itm#2                    5.9984  4.0016                         
      fir:core/reg(MAC:slc(MAC-2:MAC:acc.psp) MAC:slc(MAC-2:MAC:acc.psp.sva:mx0w0   -0.1265 10.1265 (clock period exceeded) 
      fir:core/reg(MAC-1:MAC:mux)             MAC-1:MAC:mux.itm#2                    7.5389  2.4611                         
      fir:core/reg(MAC-9:MAC:mux)             MAC:MAC:MAC:mux.itm                    1.8332  8.1668                         
      fir:core/reg(MAC-10:MAC:mux)            MAC:MAC:MAC:mux#1.itm                  1.8332  8.1668                         
      fir:core/reg(MAC:acc.psp)               MAC:acc.psp.sva#1                     -0.1265 10.1265 (clock period exceeded) 
      fir:core/reg(MAC-11:MAC:mux)            MAC:MAC:mux1h#6.itm                   -0.1265 10.1265 (clock period exceeded) 
      fir:core/reg(MAC-12:MAC:mux)            MAC:MAC:mux1h#5.itm                   -0.1265 10.1265 (clock period exceeded) 
      fir:core/reg(MAC:acc#4.psp)             MAC:acc#4.itm                          1.9253  8.0747                         
      fir:core/reg(MAC-5:MAC:mux)             MAC:MAC:mux1h#4.itm                    2.3998  7.6002                         
      fir:core/reg(MAC-6:MAC:mux)             MAC:MAC:mux1h#3.itm                    2.3998  7.6002                         
      fir:core/reg(MAC-7:MAC:mux)             MAC:MAC:MAC:mux#2.itm                  3.6053  6.3947                         
      fir:core/reg(MAC-8:MAC:mux)             MAC:MAC:MAC:mux#3.itm                  4.3280  5.6720                         
      fir:core/reg(MAC-13:MAC:mux)            MAC:mux1h#27.itm                       5.3723  4.6277                         
      fir:core/reg(MAC-14:MAC:mux)            MAC:MAC:mux1h.itm                      3.2302  6.7698                         
      fir:core/reg(MAC-10:mul)                MAC:mux1h#31.itm                       0.9759  9.0241                         
      fir:core/reg(MAC-11:mul)                MAC:mux1h#32.itm                       0.2738  9.7262                         
      fir:core/reg(MAC:acc#11)                MAC:acc#8.itm:mx0w0                   -0.4090 10.4090 (clock period exceeded) 
      fir:core/reg(MAC:acc#17)                MAC:acc#16:mx0w0                       0.2738  9.7262                         
      fir:core/reg(MAC:i(5:1))                MAC:slc(MAC:acc#6.tmp)(4-3)#14.itm     6.9191  3.0809                         
      fir:core/reg(MAC:i(5:1))#2              MAC:slc(MAC:acc#6.tmp)(1-0)#8.itm      6.9191  3.0809                         
      fir:core/reg(MAC:acc#3.psp)             MAC:slc(MAC:acc#3.psp.sva#1)(3)#1.itm  2.8396  7.1604                         
      fir:core/reg(MAC:acc#3.psp)#2           MAC:slc(MAC:acc#3.psp.sva#1)(0)#2.itm  2.8396  7.1604                         
      fir                                     coeffs:rsc.radr                        6.0573  3.9427                         
      fir                                     coeffs:rsc.triosy.lz                  10.0000  0.0000                         
      fir                                     in1:rsc.triosy.lz                     10.0000  0.0000                         
      fir                                     out1:rsc.dat                          10.0000  0.0000                         
      fir                                     out1:rsc.triosy.lz                    10.0000  0.0000                         
      
  Operator Bitwidth Summary
    Operation  Size (bits) Count 
    ---------- ----------- -----
    add                          
    -                    5     1 
    -                    4     2 
    -                   30     6 
    -                    3     1 
    -                    2     1 
    and                          
    -                   30     1 
    -                    2     1 
    -                    1    41 
    mul                          
    -                   30     7 
    mux                          
    -                    3     1 
    -                   16    13 
    -                    1     3 
    mux1h                        
    -                   30     3 
    -                    3     1 
    -                   16     6 
    -                    1     1 
    nor                          
    -                    1    17 
    not                          
    -                    1    97 
    or                           
    -                    2     1 
    -                    1    29 
    read_port                    
    -                   16     1 
    read_sync                    
    -                    0     3 
    reg                          
    -                    4     1 
    -                   30     5 
    -                    3     1 
    -                    2     4 
    -                   16    76 
    -                    1     5 
    write_port                   
    -                    0     1 
    
  End of Report
