<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="simulation/submodules/alt_clk_div_altclkctrl_0.vhd"
   type="VHDL"
   library="altclkctrl_0" />
 <file path="simulation/alt_clk_div.vhd" type="VHDL" />
 <topLevel name="alt_clk_div" />
 <deviceFamily name="cyclonev" />
</simPackage>
