/* SPDX-License-Identifier: BSD-3-Clause
* Copyright 2024 NXP
 */
#define IQ_STREAMER_VERSION "e8a855c70082784f367caa26fccb4ab1"
#define TX_NUM_BUF 8
#define RX_NUM_BUF 5
#define  v_DDR_rd_base_address (volatile uint32_t *)((uint64_t)BAR2_addr +  0x500000  +  0x000040ac )
#define  p_DDR_rd_base_address (uint32_t)(0x1F000000 +  0x500000  +  0x000040ac )
#define  s_DDR_rd_base_address (uint32_t)( 0x00000004 )
#define  v_DDR_rd_size (volatile uint32_t *)((uint64_t)BAR2_addr +  0x500000  +  0x000042d4 )
#define  p_DDR_rd_size (uint32_t)(0x1F000000 +  0x500000  +  0x000042d4 )
#define  s_DDR_rd_size (uint32_t)( 0x00000004 )
#define  v_TX_total_produced_size (volatile uint32_t *)((uint64_t)BAR2_addr +  0x500000  +  0x000042c0 )
#define  p_TX_total_produced_size (uint32_t)(0x1F000000 +  0x500000  +  0x000042c0 )
#define  s_TX_total_produced_size (uint32_t)( 0x00000004 )
#define  v_TX_total_consumed_size (volatile uint32_t *)((uint64_t)BAR2_addr +  0x500000  +  0x000042c4 )
#define  p_TX_total_consumed_size (uint32_t)(0x1F000000 +  0x500000  +  0x000042c4 )
#define  s_TX_total_consumed_size (uint32_t)( 0x00000004 )
#define  v_output_buffer (volatile uint32_t *)((uint64_t)BAR2_addr +  0x400000  +  0x00000000 )
#define  p_output_buffer (uint32_t)(0x1F000000 +  0x400000  +  0x00000000 )
#define  s_output_buffer (uint32_t)( 0x00004000 )
#define  v_TX_ext_dma_enabled (volatile uint32_t *)((uint64_t)BAR2_addr +  0x500000  +  0x000042bc )
#define  p_TX_ext_dma_enabled (uint32_t)(0x1F000000 +  0x500000  +  0x000042bc )
#define  s_TX_ext_dma_enabled (uint32_t)( 0x00000004 )
#define  v_DDR_rd_load_start_bit_update (volatile uint32_t *)((uint64_t)BAR2_addr +  0x500000  +  0x00004124 )
#define  p_DDR_rd_load_start_bit_update (uint32_t)(0x1F000000 +  0x500000  +  0x00004124 )
#define  s_DDR_rd_load_start_bit_update (uint32_t)( 0x00000004 )
#define  v_DDR_wr_base_address (volatile uint32_t *)((uint64_t)BAR2_addr +  0x500000  +  0x00004094 )
#define  p_DDR_wr_base_address (uint32_t)(0x1F000000 +  0x500000  +  0x00004094 )
#define  s_DDR_wr_base_address (uint32_t)( 0x00000004 )
#define  v_DDR_wr_size (volatile uint32_t *)((uint64_t)BAR2_addr +  0x500000  +  0x000042ac )
#define  p_DDR_wr_size (uint32_t)(0x1F000000 +  0x500000  +  0x000042ac )
#define  s_DDR_wr_size (uint32_t)( 0x00000004 )
#define  v_RX_total_produced_size (volatile uint32_t *)((uint64_t)BAR2_addr +  0x500000  +  0x0000429c )
#define  p_RX_total_produced_size (uint32_t)(0x1F000000 +  0x500000  +  0x0000429c )
#define  s_RX_total_produced_size (uint32_t)( 0x00000004 )
#define  v_RX_total_consumed_size (volatile uint32_t *)((uint64_t)BAR2_addr +  0x500000  +  0x000042a0 )
#define  p_RX_total_consumed_size (uint32_t)(0x1F000000 +  0x500000  +  0x000042a0 )
#define  s_RX_total_consumed_size (uint32_t)( 0x00000004 )
#define  v_input_buffer_0 (volatile uint32_t *)((uint64_t)BAR2_addr +  0x500000  +  0x00004080 )
#define  p_input_buffer_0 (uint32_t)(0x1F000000 +  0x500000  +  0x00004080 )
#define  s_input_buffer_0 (uint32_t)( 0x00000004 )
#define  v_input_buffer_1 (volatile uint32_t *)((uint64_t)BAR2_addr +  0x500000  +  0x00004084 )
#define  p_input_buffer_1 (uint32_t)(0x1F000000 +  0x500000  +  0x00004084 )
#define  s_input_buffer_1 (uint32_t)( 0x00000004 )
#define  v_input_buffer (volatile uint32_t *)((uint64_t)BAR2_addr +  0x500000  +  0x00005400 )
#define  p_input_buffer (uint32_t)(0x1F000000 +  0x500000  +  0x00005400 )
#define  s_input_buffer (uint32_t)( 0x00002800 )
#define  v_RX_ext_dma_enabled (volatile uint32_t *)((uint64_t)BAR2_addr +  0x500000  +  0x00004298 )
#define  p_RX_ext_dma_enabled (uint32_t)(0x1F000000 +  0x500000  +  0x00004298 )
#define  s_RX_ext_dma_enabled (uint32_t)( 0x00000004 )
#define  v_DDR_wr_load_start_bit_update (volatile uint32_t *)((uint64_t)BAR2_addr +  0x500000  +  0x0000412c )
#define  p_DDR_wr_load_start_bit_update (uint32_t)(0x1F000000 +  0x500000  +  0x0000412c )
#define  s_DDR_wr_load_start_bit_update (uint32_t)( 0x00000004 )
#define  v_l1_trace_data (volatile uint32_t *)((uint64_t)BAR2_addr +  0x500000  +  0x00004380 )
#define  p_l1_trace_data (uint32_t)(0x1F000000 +  0x500000  +  0x00004380 )
#define  s_l1_trace_data (uint32_t)( 0x00000800 )
#define  v_l1_trace_index (volatile uint32_t *)((uint64_t)BAR2_addr +  0x500000  +  0x00004318 )
#define  p_l1_trace_index (uint32_t)(0x1F000000 +  0x500000  +  0x00004318 )
#define  s_l1_trace_index (uint32_t)( 0x00000004 )
#define  v_l1_trace_disable (volatile uint32_t *)((uint64_t)BAR2_addr +  0x500000  +  0x0000431c )
#define  p_l1_trace_disable (uint32_t)(0x1F000000 +  0x500000  +  0x0000431c )
#define  s_l1_trace_disable (uint32_t)( 0x00000004 )
#define  v_g_stats (volatile uint32_t *)((uint64_t)BAR2_addr +  0x500000  +  0x00004190 )
#define  p_g_stats (uint32_t)(0x1F000000 +  0x500000  +  0x00004190 )
#define  s_g_stats (uint32_t)( 0x00000038 )
#define  v_l1_trace_data (volatile uint32_t *)((uint64_t)BAR2_addr +  0x500000  +  0x00004380 )
#define  p_l1_trace_data (uint32_t)(0x1F000000 +  0x500000  +  0x00004380 )
#define  s_l1_trace_data (uint32_t)( 0x00000800 )
#define  v_l1_trace_data (volatile uint32_t *)((uint64_t)BAR2_addr +  0x500000  +  0x00004380 )
#define  p_l1_trace_data (uint32_t)(0x1F000000 +  0x500000  +  0x00004380 )
#define  s_l1_trace_data (uint32_t)( 0x00000800 )
#define  v_tx_busy_size (volatile uint32_t *)((uint64_t)BAR2_addr +  0x500000  +  0x000042c8 )
#define  p_tx_busy_size (uint32_t)(0x1F000000 +  0x500000  +  0x000042c8 )
#define  s_tx_busy_size (uint32_t)( 0x00000004 )
#define  v_rx_busy_size (volatile uint32_t *)((uint64_t)BAR2_addr +  0x500000  +  0x000042a8 )
#define  p_rx_busy_size (uint32_t)(0x1F000000 +  0x500000  +  0x000042a8 )
#define  s_rx_busy_size (uint32_t)( 0x00000004 )
