
LW2.2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002e4c  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000060  0800302c  0800302c  0001302c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800308c  0800308c  00020030  2**0
                  CONTENTS
  4 .ARM          00000000  0800308c  0800308c  00020030  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800308c  0800308c  00020030  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800308c  0800308c  0001308c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003090  08003090  00013090  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000030  20000000  08003094  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000dc8  20000030  080030c4  00020030  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000df8  080030c4  00020df8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020030  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020060  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000efcc  00000000  00000000  000200a3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002730  00000000  00000000  0002f06f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001090  00000000  00000000  000317a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000cb7  00000000  00000000  00032830  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0000241f  00000000  00000000  000334e7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00010e01  00000000  00000000  00035906  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000fc4bf  00000000  00000000  00046707  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000044b4  00000000  00000000  00142bc8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005d  00000000  00000000  0014707c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000030 	.word	0x20000030
 80001fc:	00000000 	.word	0x00000000
 8000200:	08003014 	.word	0x08003014

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000034 	.word	0x20000034
 800021c:	08003014 	.word	0x08003014

08000220 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000220:	b5b0      	push	{r4, r5, r7, lr}
 8000222:	b08a      	sub	sp, #40	; 0x28
 8000224:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000226:	f000 fa02 	bl	800062e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800022a:	f000 f82d 	bl	8000288 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800022e:	f000 f877 	bl	8000320 <MX_GPIO_Init>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8000232:	4b11      	ldr	r3, [pc, #68]	; (8000278 <main+0x58>)
 8000234:	f107 0414 	add.w	r4, r7, #20
 8000238:	461d      	mov	r5, r3
 800023a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800023c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800023e:	682b      	ldr	r3, [r5, #0]
 8000240:	6023      	str	r3, [r4, #0]
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000242:	f107 0314 	add.w	r3, r7, #20
 8000246:	2100      	movs	r1, #0
 8000248:	4618      	mov	r0, r3
 800024a:	f001 fe2c 	bl	8001ea6 <osThreadCreate>
 800024e:	4603      	mov	r3, r0
 8000250:	4a0a      	ldr	r2, [pc, #40]	; (800027c <main+0x5c>)
 8000252:	6013      	str	r3, [r2, #0]

  /* definition and creation of myTask02 */
  osThreadDef(myTask02, StartTask02, osPriorityNormal, 0, 128);
 8000254:	4b0a      	ldr	r3, [pc, #40]	; (8000280 <main+0x60>)
 8000256:	463c      	mov	r4, r7
 8000258:	461d      	mov	r5, r3
 800025a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800025c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800025e:	682b      	ldr	r3, [r5, #0]
 8000260:	6023      	str	r3, [r4, #0]
  myTask02Handle = osThreadCreate(osThread(myTask02), NULL);
 8000262:	463b      	mov	r3, r7
 8000264:	2100      	movs	r1, #0
 8000266:	4618      	mov	r0, r3
 8000268:	f001 fe1d 	bl	8001ea6 <osThreadCreate>
 800026c:	4603      	mov	r3, r0
 800026e:	4a05      	ldr	r2, [pc, #20]	; (8000284 <main+0x64>)
 8000270:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8000272:	f001 fe11 	bl	8001e98 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000276:	e7fe      	b.n	8000276 <main+0x56>
 8000278:	08003038 	.word	0x08003038
 800027c:	2000004c 	.word	0x2000004c
 8000280:	08003058 	.word	0x08003058
 8000284:	20000050 	.word	0x20000050

08000288 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000288:	b580      	push	{r7, lr}
 800028a:	b094      	sub	sp, #80	; 0x50
 800028c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800028e:	f107 0318 	add.w	r3, r7, #24
 8000292:	2238      	movs	r2, #56	; 0x38
 8000294:	2100      	movs	r1, #0
 8000296:	4618      	mov	r0, r3
 8000298:	f002 fe90 	bl	8002fbc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800029c:	1d3b      	adds	r3, r7, #4
 800029e:	2200      	movs	r2, #0
 80002a0:	601a      	str	r2, [r3, #0]
 80002a2:	605a      	str	r2, [r3, #4]
 80002a4:	609a      	str	r2, [r3, #8]
 80002a6:	60da      	str	r2, [r3, #12]
 80002a8:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 80002aa:	2000      	movs	r0, #0
 80002ac:	f000 fc92 	bl	8000bd4 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80002b0:	2302      	movs	r3, #2
 80002b2:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80002b4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80002b8:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80002ba:	2340      	movs	r3, #64	; 0x40
 80002bc:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80002be:	2302      	movs	r3, #2
 80002c0:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80002c2:	2302      	movs	r3, #2
 80002c4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 80002c6:	2304      	movs	r3, #4
 80002c8:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 80002ca:	2355      	movs	r3, #85	; 0x55
 80002cc:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80002ce:	2302      	movs	r3, #2
 80002d0:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80002d2:	2302      	movs	r3, #2
 80002d4:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80002d6:	2302      	movs	r3, #2
 80002d8:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002da:	f107 0318 	add.w	r3, r7, #24
 80002de:	4618      	mov	r0, r3
 80002e0:	f000 fd2c 	bl	8000d3c <HAL_RCC_OscConfig>
 80002e4:	4603      	mov	r3, r0
 80002e6:	2b00      	cmp	r3, #0
 80002e8:	d001      	beq.n	80002ee <SystemClock_Config+0x66>
  {
    Error_Handler();
 80002ea:	f000 f8aa 	bl	8000442 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002ee:	230f      	movs	r3, #15
 80002f0:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80002f2:	2303      	movs	r3, #3
 80002f4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002f6:	2300      	movs	r3, #0
 80002f8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80002fa:	2300      	movs	r3, #0
 80002fc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80002fe:	2300      	movs	r3, #0
 8000300:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000302:	1d3b      	adds	r3, r7, #4
 8000304:	2104      	movs	r1, #4
 8000306:	4618      	mov	r0, r3
 8000308:	f001 f82a 	bl	8001360 <HAL_RCC_ClockConfig>
 800030c:	4603      	mov	r3, r0
 800030e:	2b00      	cmp	r3, #0
 8000310:	d001      	beq.n	8000316 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8000312:	f000 f896 	bl	8000442 <Error_Handler>
  }
}
 8000316:	bf00      	nop
 8000318:	3750      	adds	r7, #80	; 0x50
 800031a:	46bd      	mov	sp, r7
 800031c:	bd80      	pop	{r7, pc}
	...

08000320 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000320:	b580      	push	{r7, lr}
 8000322:	b086      	sub	sp, #24
 8000324:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000326:	1d3b      	adds	r3, r7, #4
 8000328:	2200      	movs	r2, #0
 800032a:	601a      	str	r2, [r3, #0]
 800032c:	605a      	str	r2, [r3, #4]
 800032e:	609a      	str	r2, [r3, #8]
 8000330:	60da      	str	r2, [r3, #12]
 8000332:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000334:	4b11      	ldr	r3, [pc, #68]	; (800037c <MX_GPIO_Init+0x5c>)
 8000336:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000338:	4a10      	ldr	r2, [pc, #64]	; (800037c <MX_GPIO_Init+0x5c>)
 800033a:	f043 0310 	orr.w	r3, r3, #16
 800033e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000340:	4b0e      	ldr	r3, [pc, #56]	; (800037c <MX_GPIO_Init+0x5c>)
 8000342:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000344:	f003 0310 	and.w	r3, r3, #16
 8000348:	603b      	str	r3, [r7, #0]
 800034a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
 800034c:	2200      	movs	r2, #0
 800034e:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8000352:	480b      	ldr	r0, [pc, #44]	; (8000380 <MX_GPIO_Init+0x60>)
 8000354:	f000 fc26 	bl	8000ba4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE2 PE3 PE4 PE5
                           PE6 PE7 PE8 PE9
                           PE10 PE11 PE12 PE13
                           PE14 PE15 PE0 PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
 8000358:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800035c:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
                          |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800035e:	2301      	movs	r3, #1
 8000360:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000362:	2300      	movs	r3, #0
 8000364:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000366:	2303      	movs	r3, #3
 8000368:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800036a:	1d3b      	adds	r3, r7, #4
 800036c:	4619      	mov	r1, r3
 800036e:	4804      	ldr	r0, [pc, #16]	; (8000380 <MX_GPIO_Init+0x60>)
 8000370:	f000 fa96 	bl	80008a0 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000374:	bf00      	nop
 8000376:	3718      	adds	r7, #24
 8000378:	46bd      	mov	sp, r7
 800037a:	bd80      	pop	{r7, pc}
 800037c:	40021000 	.word	0x40021000
 8000380:	48001000 	.word	0x48001000

08000384 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000384:	b580      	push	{r7, lr}
 8000386:	b084      	sub	sp, #16
 8000388:	af00      	add	r7, sp, #0
 800038a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  while(1){
    for(int i = 0; i < 8; i++){
 800038c:	2300      	movs	r3, #0
 800038e:	60fb      	str	r3, [r7, #12]
 8000390:	e018      	b.n	80003c4 <StartDefaultTask+0x40>
			HAL_GPIO_WritePin(GPIOE, pins1[i], GPIO_PIN_SET);
 8000392:	4a0e      	ldr	r2, [pc, #56]	; (80003cc <StartDefaultTask+0x48>)
 8000394:	68fb      	ldr	r3, [r7, #12]
 8000396:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800039a:	2201      	movs	r2, #1
 800039c:	4619      	mov	r1, r3
 800039e:	480c      	ldr	r0, [pc, #48]	; (80003d0 <StartDefaultTask+0x4c>)
 80003a0:	f000 fc00 	bl	8000ba4 <HAL_GPIO_WritePin>
			HAL_Delay(500);
 80003a4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80003a8:	f000 f978 	bl	800069c <HAL_Delay>
			HAL_GPIO_WritePin(GPIOE, pins1[i], GPIO_PIN_RESET);
 80003ac:	4a07      	ldr	r2, [pc, #28]	; (80003cc <StartDefaultTask+0x48>)
 80003ae:	68fb      	ldr	r3, [r7, #12]
 80003b0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80003b4:	2200      	movs	r2, #0
 80003b6:	4619      	mov	r1, r3
 80003b8:	4805      	ldr	r0, [pc, #20]	; (80003d0 <StartDefaultTask+0x4c>)
 80003ba:	f000 fbf3 	bl	8000ba4 <HAL_GPIO_WritePin>
    for(int i = 0; i < 8; i++){
 80003be:	68fb      	ldr	r3, [r7, #12]
 80003c0:	3301      	adds	r3, #1
 80003c2:	60fb      	str	r3, [r7, #12]
 80003c4:	68fb      	ldr	r3, [r7, #12]
 80003c6:	2b07      	cmp	r3, #7
 80003c8:	dde3      	ble.n	8000392 <StartDefaultTask+0xe>
 80003ca:	e7df      	b.n	800038c <StartDefaultTask+0x8>
 80003cc:	20000000 	.word	0x20000000
 80003d0:	48001000 	.word	0x48001000

080003d4 <StartTask02>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask02 */
void StartTask02(void const * argument)
{
 80003d4:	b580      	push	{r7, lr}
 80003d6:	b084      	sub	sp, #16
 80003d8:	af00      	add	r7, sp, #0
 80003da:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask02 */
  /* Infinite loop */
  while(1){
    for(int i = 0; i < 8; i++){
 80003dc:	2300      	movs	r3, #0
 80003de:	60fb      	str	r3, [r7, #12]
 80003e0:	e017      	b.n	8000412 <StartTask02+0x3e>
			HAL_GPIO_WritePin(GPIOE, pins2[i], GPIO_PIN_SET);
 80003e2:	4a0e      	ldr	r2, [pc, #56]	; (800041c <StartTask02+0x48>)
 80003e4:	68fb      	ldr	r3, [r7, #12]
 80003e6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80003ea:	2201      	movs	r2, #1
 80003ec:	4619      	mov	r1, r3
 80003ee:	480c      	ldr	r0, [pc, #48]	; (8000420 <StartTask02+0x4c>)
 80003f0:	f000 fbd8 	bl	8000ba4 <HAL_GPIO_WritePin>
			HAL_Delay(250);
 80003f4:	20fa      	movs	r0, #250	; 0xfa
 80003f6:	f000 f951 	bl	800069c <HAL_Delay>
			HAL_GPIO_WritePin(GPIOE, pins2[i], GPIO_PIN_RESET);
 80003fa:	4a08      	ldr	r2, [pc, #32]	; (800041c <StartTask02+0x48>)
 80003fc:	68fb      	ldr	r3, [r7, #12]
 80003fe:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000402:	2200      	movs	r2, #0
 8000404:	4619      	mov	r1, r3
 8000406:	4806      	ldr	r0, [pc, #24]	; (8000420 <StartTask02+0x4c>)
 8000408:	f000 fbcc 	bl	8000ba4 <HAL_GPIO_WritePin>
    for(int i = 0; i < 8; i++){
 800040c:	68fb      	ldr	r3, [r7, #12]
 800040e:	3301      	adds	r3, #1
 8000410:	60fb      	str	r3, [r7, #12]
 8000412:	68fb      	ldr	r3, [r7, #12]
 8000414:	2b07      	cmp	r3, #7
 8000416:	dde4      	ble.n	80003e2 <StartTask02+0xe>
 8000418:	e7e0      	b.n	80003dc <StartTask02+0x8>
 800041a:	bf00      	nop
 800041c:	20000010 	.word	0x20000010
 8000420:	48001000 	.word	0x48001000

08000424 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000424:	b580      	push	{r7, lr}
 8000426:	b082      	sub	sp, #8
 8000428:	af00      	add	r7, sp, #0
 800042a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM2) {
 800042c:	687b      	ldr	r3, [r7, #4]
 800042e:	681b      	ldr	r3, [r3, #0]
 8000430:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000434:	d101      	bne.n	800043a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000436:	f000 f913 	bl	8000660 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800043a:	bf00      	nop
 800043c:	3708      	adds	r7, #8
 800043e:	46bd      	mov	sp, r7
 8000440:	bd80      	pop	{r7, pc}

08000442 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000442:	b480      	push	{r7}
 8000444:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000446:	b672      	cpsid	i
}
 8000448:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800044a:	e7fe      	b.n	800044a <Error_Handler+0x8>

0800044c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800044c:	b580      	push	{r7, lr}
 800044e:	b082      	sub	sp, #8
 8000450:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000452:	4b12      	ldr	r3, [pc, #72]	; (800049c <HAL_MspInit+0x50>)
 8000454:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000456:	4a11      	ldr	r2, [pc, #68]	; (800049c <HAL_MspInit+0x50>)
 8000458:	f043 0301 	orr.w	r3, r3, #1
 800045c:	6613      	str	r3, [r2, #96]	; 0x60
 800045e:	4b0f      	ldr	r3, [pc, #60]	; (800049c <HAL_MspInit+0x50>)
 8000460:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000462:	f003 0301 	and.w	r3, r3, #1
 8000466:	607b      	str	r3, [r7, #4]
 8000468:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800046a:	4b0c      	ldr	r3, [pc, #48]	; (800049c <HAL_MspInit+0x50>)
 800046c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800046e:	4a0b      	ldr	r2, [pc, #44]	; (800049c <HAL_MspInit+0x50>)
 8000470:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000474:	6593      	str	r3, [r2, #88]	; 0x58
 8000476:	4b09      	ldr	r3, [pc, #36]	; (800049c <HAL_MspInit+0x50>)
 8000478:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800047a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800047e:	603b      	str	r3, [r7, #0]
 8000480:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000482:	2200      	movs	r2, #0
 8000484:	210f      	movs	r1, #15
 8000486:	f06f 0001 	mvn.w	r0, #1
 800048a:	f000 f9e1 	bl	8000850 <HAL_NVIC_SetPriority>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 800048e:	f000 fc45 	bl	8000d1c <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000492:	bf00      	nop
 8000494:	3708      	adds	r7, #8
 8000496:	46bd      	mov	sp, r7
 8000498:	bd80      	pop	{r7, pc}
 800049a:	bf00      	nop
 800049c:	40021000 	.word	0x40021000

080004a0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80004a0:	b580      	push	{r7, lr}
 80004a2:	b08c      	sub	sp, #48	; 0x30
 80004a4:	af00      	add	r7, sp, #0
 80004a6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80004a8:	2300      	movs	r3, #0
 80004aa:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              uwPrescalerValue = 0;
 80004ac:	2300      	movs	r3, #0
 80004ae:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM2 clock */
  __HAL_RCC_TIM2_CLK_ENABLE();
 80004b0:	4b2d      	ldr	r3, [pc, #180]	; (8000568 <HAL_InitTick+0xc8>)
 80004b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80004b4:	4a2c      	ldr	r2, [pc, #176]	; (8000568 <HAL_InitTick+0xc8>)
 80004b6:	f043 0301 	orr.w	r3, r3, #1
 80004ba:	6593      	str	r3, [r2, #88]	; 0x58
 80004bc:	4b2a      	ldr	r3, [pc, #168]	; (8000568 <HAL_InitTick+0xc8>)
 80004be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80004c0:	f003 0301 	and.w	r3, r3, #1
 80004c4:	60bb      	str	r3, [r7, #8]
 80004c6:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80004c8:	f107 020c 	add.w	r2, r7, #12
 80004cc:	f107 0310 	add.w	r3, r7, #16
 80004d0:	4611      	mov	r1, r2
 80004d2:	4618      	mov	r0, r3
 80004d4:	f001 f904 	bl	80016e0 <HAL_RCC_GetClockConfig>

  /* Compute TIM2 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 80004d8:	f001 f8ec 	bl	80016b4 <HAL_RCC_GetPCLK1Freq>
 80004dc:	62b8      	str	r0, [r7, #40]	; 0x28

  /* Compute the prescaler value to have TIM2 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80004de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80004e0:	4a22      	ldr	r2, [pc, #136]	; (800056c <HAL_InitTick+0xcc>)
 80004e2:	fba2 2303 	umull	r2, r3, r2, r3
 80004e6:	0c9b      	lsrs	r3, r3, #18
 80004e8:	3b01      	subs	r3, #1
 80004ea:	627b      	str	r3, [r7, #36]	; 0x24

  /* Initialize TIM2 */
  htim2.Instance = TIM2;
 80004ec:	4b20      	ldr	r3, [pc, #128]	; (8000570 <HAL_InitTick+0xd0>)
 80004ee:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80004f2:	601a      	str	r2, [r3, #0]
  + Period = [(TIM2CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim2.Init.Period = (1000000U / 1000U) - 1U;
 80004f4:	4b1e      	ldr	r3, [pc, #120]	; (8000570 <HAL_InitTick+0xd0>)
 80004f6:	f240 32e7 	movw	r2, #999	; 0x3e7
 80004fa:	60da      	str	r2, [r3, #12]
  htim2.Init.Prescaler = uwPrescalerValue;
 80004fc:	4a1c      	ldr	r2, [pc, #112]	; (8000570 <HAL_InitTick+0xd0>)
 80004fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000500:	6053      	str	r3, [r2, #4]
  htim2.Init.ClockDivision = 0;
 8000502:	4b1b      	ldr	r3, [pc, #108]	; (8000570 <HAL_InitTick+0xd0>)
 8000504:	2200      	movs	r2, #0
 8000506:	611a      	str	r2, [r3, #16]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000508:	4b19      	ldr	r3, [pc, #100]	; (8000570 <HAL_InitTick+0xd0>)
 800050a:	2200      	movs	r2, #0
 800050c:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim2);
 800050e:	4818      	ldr	r0, [pc, #96]	; (8000570 <HAL_InitTick+0xd0>)
 8000510:	f001 f95e 	bl	80017d0 <HAL_TIM_Base_Init>
 8000514:	4603      	mov	r3, r0
 8000516:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (status == HAL_OK)
 800051a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800051e:	2b00      	cmp	r3, #0
 8000520:	d11b      	bne.n	800055a <HAL_InitTick+0xba>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim2);
 8000522:	4813      	ldr	r0, [pc, #76]	; (8000570 <HAL_InitTick+0xd0>)
 8000524:	f001 f9b6 	bl	8001894 <HAL_TIM_Base_Start_IT>
 8000528:	4603      	mov	r3, r0
 800052a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (status == HAL_OK)
 800052e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000532:	2b00      	cmp	r3, #0
 8000534:	d111      	bne.n	800055a <HAL_InitTick+0xba>
    {
    /* Enable the TIM2 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000536:	201c      	movs	r0, #28
 8000538:	f000 f9a4 	bl	8000884 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800053c:	687b      	ldr	r3, [r7, #4]
 800053e:	2b0f      	cmp	r3, #15
 8000540:	d808      	bhi.n	8000554 <HAL_InitTick+0xb4>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM2_IRQn, TickPriority, 0U);
 8000542:	2200      	movs	r2, #0
 8000544:	6879      	ldr	r1, [r7, #4]
 8000546:	201c      	movs	r0, #28
 8000548:	f000 f982 	bl	8000850 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800054c:	4a09      	ldr	r2, [pc, #36]	; (8000574 <HAL_InitTick+0xd4>)
 800054e:	687b      	ldr	r3, [r7, #4]
 8000550:	6013      	str	r3, [r2, #0]
 8000552:	e002      	b.n	800055a <HAL_InitTick+0xba>
      }
      else
      {
        status = HAL_ERROR;
 8000554:	2301      	movs	r3, #1
 8000556:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 800055a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800055e:	4618      	mov	r0, r3
 8000560:	3730      	adds	r7, #48	; 0x30
 8000562:	46bd      	mov	sp, r7
 8000564:	bd80      	pop	{r7, pc}
 8000566:	bf00      	nop
 8000568:	40021000 	.word	0x40021000
 800056c:	431bde83 	.word	0x431bde83
 8000570:	20000054 	.word	0x20000054
 8000574:	20000024 	.word	0x20000024

08000578 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000578:	b480      	push	{r7}
 800057a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800057c:	e7fe      	b.n	800057c <NMI_Handler+0x4>

0800057e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800057e:	b480      	push	{r7}
 8000580:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000582:	e7fe      	b.n	8000582 <HardFault_Handler+0x4>

08000584 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000584:	b480      	push	{r7}
 8000586:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000588:	e7fe      	b.n	8000588 <MemManage_Handler+0x4>

0800058a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800058a:	b480      	push	{r7}
 800058c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800058e:	e7fe      	b.n	800058e <BusFault_Handler+0x4>

08000590 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000590:	b480      	push	{r7}
 8000592:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000594:	e7fe      	b.n	8000594 <UsageFault_Handler+0x4>

08000596 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000596:	b480      	push	{r7}
 8000598:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800059a:	bf00      	nop
 800059c:	46bd      	mov	sp, r7
 800059e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005a2:	4770      	bx	lr

080005a4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80005a4:	b580      	push	{r7, lr}
 80005a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80005a8:	4802      	ldr	r0, [pc, #8]	; (80005b4 <TIM2_IRQHandler+0x10>)
 80005aa:	f001 f9eb 	bl	8001984 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80005ae:	bf00      	nop
 80005b0:	bd80      	pop	{r7, pc}
 80005b2:	bf00      	nop
 80005b4:	20000054 	.word	0x20000054

080005b8 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80005b8:	b480      	push	{r7}
 80005ba:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80005bc:	4b06      	ldr	r3, [pc, #24]	; (80005d8 <SystemInit+0x20>)
 80005be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80005c2:	4a05      	ldr	r2, [pc, #20]	; (80005d8 <SystemInit+0x20>)
 80005c4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80005c8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80005cc:	bf00      	nop
 80005ce:	46bd      	mov	sp, r7
 80005d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005d4:	4770      	bx	lr
 80005d6:	bf00      	nop
 80005d8:	e000ed00 	.word	0xe000ed00

080005dc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80005dc:	480d      	ldr	r0, [pc, #52]	; (8000614 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80005de:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 80005e0:	f7ff ffea 	bl	80005b8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80005e4:	480c      	ldr	r0, [pc, #48]	; (8000618 <LoopForever+0x6>)
  ldr r1, =_edata
 80005e6:	490d      	ldr	r1, [pc, #52]	; (800061c <LoopForever+0xa>)
  ldr r2, =_sidata
 80005e8:	4a0d      	ldr	r2, [pc, #52]	; (8000620 <LoopForever+0xe>)
  movs r3, #0
 80005ea:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80005ec:	e002      	b.n	80005f4 <LoopCopyDataInit>

080005ee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80005ee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80005f0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80005f2:	3304      	adds	r3, #4

080005f4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80005f4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80005f6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80005f8:	d3f9      	bcc.n	80005ee <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80005fa:	4a0a      	ldr	r2, [pc, #40]	; (8000624 <LoopForever+0x12>)
  ldr r4, =_ebss
 80005fc:	4c0a      	ldr	r4, [pc, #40]	; (8000628 <LoopForever+0x16>)
  movs r3, #0
 80005fe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000600:	e001      	b.n	8000606 <LoopFillZerobss>

08000602 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000602:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000604:	3204      	adds	r2, #4

08000606 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000606:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000608:	d3fb      	bcc.n	8000602 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800060a:	f002 fcdf 	bl	8002fcc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800060e:	f7ff fe07 	bl	8000220 <main>

08000612 <LoopForever>:

LoopForever:
    b LoopForever
 8000612:	e7fe      	b.n	8000612 <LoopForever>
  ldr   r0, =_estack
 8000614:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000618:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800061c:	20000030 	.word	0x20000030
  ldr r2, =_sidata
 8000620:	08003094 	.word	0x08003094
  ldr r2, =_sbss
 8000624:	20000030 	.word	0x20000030
  ldr r4, =_ebss
 8000628:	20000df8 	.word	0x20000df8

0800062c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800062c:	e7fe      	b.n	800062c <ADC1_2_IRQHandler>

0800062e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800062e:	b580      	push	{r7, lr}
 8000630:	b082      	sub	sp, #8
 8000632:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000634:	2300      	movs	r3, #0
 8000636:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000638:	2003      	movs	r0, #3
 800063a:	f000 f8fe 	bl	800083a <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800063e:	200f      	movs	r0, #15
 8000640:	f7ff ff2e 	bl	80004a0 <HAL_InitTick>
 8000644:	4603      	mov	r3, r0
 8000646:	2b00      	cmp	r3, #0
 8000648:	d002      	beq.n	8000650 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800064a:	2301      	movs	r3, #1
 800064c:	71fb      	strb	r3, [r7, #7]
 800064e:	e001      	b.n	8000654 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000650:	f7ff fefc 	bl	800044c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000654:	79fb      	ldrb	r3, [r7, #7]

}
 8000656:	4618      	mov	r0, r3
 8000658:	3708      	adds	r7, #8
 800065a:	46bd      	mov	sp, r7
 800065c:	bd80      	pop	{r7, pc}
	...

08000660 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000660:	b480      	push	{r7}
 8000662:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000664:	4b05      	ldr	r3, [pc, #20]	; (800067c <HAL_IncTick+0x1c>)
 8000666:	681a      	ldr	r2, [r3, #0]
 8000668:	4b05      	ldr	r3, [pc, #20]	; (8000680 <HAL_IncTick+0x20>)
 800066a:	681b      	ldr	r3, [r3, #0]
 800066c:	4413      	add	r3, r2
 800066e:	4a03      	ldr	r2, [pc, #12]	; (800067c <HAL_IncTick+0x1c>)
 8000670:	6013      	str	r3, [r2, #0]
}
 8000672:	bf00      	nop
 8000674:	46bd      	mov	sp, r7
 8000676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800067a:	4770      	bx	lr
 800067c:	200000a0 	.word	0x200000a0
 8000680:	20000028 	.word	0x20000028

08000684 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000684:	b480      	push	{r7}
 8000686:	af00      	add	r7, sp, #0
  return uwTick;
 8000688:	4b03      	ldr	r3, [pc, #12]	; (8000698 <HAL_GetTick+0x14>)
 800068a:	681b      	ldr	r3, [r3, #0]
}
 800068c:	4618      	mov	r0, r3
 800068e:	46bd      	mov	sp, r7
 8000690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000694:	4770      	bx	lr
 8000696:	bf00      	nop
 8000698:	200000a0 	.word	0x200000a0

0800069c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800069c:	b580      	push	{r7, lr}
 800069e:	b084      	sub	sp, #16
 80006a0:	af00      	add	r7, sp, #0
 80006a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80006a4:	f7ff ffee 	bl	8000684 <HAL_GetTick>
 80006a8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80006aa:	687b      	ldr	r3, [r7, #4]
 80006ac:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80006ae:	68fb      	ldr	r3, [r7, #12]
 80006b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80006b4:	d004      	beq.n	80006c0 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 80006b6:	4b09      	ldr	r3, [pc, #36]	; (80006dc <HAL_Delay+0x40>)
 80006b8:	681b      	ldr	r3, [r3, #0]
 80006ba:	68fa      	ldr	r2, [r7, #12]
 80006bc:	4413      	add	r3, r2
 80006be:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80006c0:	bf00      	nop
 80006c2:	f7ff ffdf 	bl	8000684 <HAL_GetTick>
 80006c6:	4602      	mov	r2, r0
 80006c8:	68bb      	ldr	r3, [r7, #8]
 80006ca:	1ad3      	subs	r3, r2, r3
 80006cc:	68fa      	ldr	r2, [r7, #12]
 80006ce:	429a      	cmp	r2, r3
 80006d0:	d8f7      	bhi.n	80006c2 <HAL_Delay+0x26>
  {
  }
}
 80006d2:	bf00      	nop
 80006d4:	bf00      	nop
 80006d6:	3710      	adds	r7, #16
 80006d8:	46bd      	mov	sp, r7
 80006da:	bd80      	pop	{r7, pc}
 80006dc:	20000028 	.word	0x20000028

080006e0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80006e0:	b480      	push	{r7}
 80006e2:	b085      	sub	sp, #20
 80006e4:	af00      	add	r7, sp, #0
 80006e6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80006e8:	687b      	ldr	r3, [r7, #4]
 80006ea:	f003 0307 	and.w	r3, r3, #7
 80006ee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80006f0:	4b0c      	ldr	r3, [pc, #48]	; (8000724 <__NVIC_SetPriorityGrouping+0x44>)
 80006f2:	68db      	ldr	r3, [r3, #12]
 80006f4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80006f6:	68ba      	ldr	r2, [r7, #8]
 80006f8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80006fc:	4013      	ands	r3, r2
 80006fe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000700:	68fb      	ldr	r3, [r7, #12]
 8000702:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000704:	68bb      	ldr	r3, [r7, #8]
 8000706:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000708:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800070c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000710:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000712:	4a04      	ldr	r2, [pc, #16]	; (8000724 <__NVIC_SetPriorityGrouping+0x44>)
 8000714:	68bb      	ldr	r3, [r7, #8]
 8000716:	60d3      	str	r3, [r2, #12]
}
 8000718:	bf00      	nop
 800071a:	3714      	adds	r7, #20
 800071c:	46bd      	mov	sp, r7
 800071e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000722:	4770      	bx	lr
 8000724:	e000ed00 	.word	0xe000ed00

08000728 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000728:	b480      	push	{r7}
 800072a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800072c:	4b04      	ldr	r3, [pc, #16]	; (8000740 <__NVIC_GetPriorityGrouping+0x18>)
 800072e:	68db      	ldr	r3, [r3, #12]
 8000730:	0a1b      	lsrs	r3, r3, #8
 8000732:	f003 0307 	and.w	r3, r3, #7
}
 8000736:	4618      	mov	r0, r3
 8000738:	46bd      	mov	sp, r7
 800073a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800073e:	4770      	bx	lr
 8000740:	e000ed00 	.word	0xe000ed00

08000744 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000744:	b480      	push	{r7}
 8000746:	b083      	sub	sp, #12
 8000748:	af00      	add	r7, sp, #0
 800074a:	4603      	mov	r3, r0
 800074c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800074e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000752:	2b00      	cmp	r3, #0
 8000754:	db0b      	blt.n	800076e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000756:	79fb      	ldrb	r3, [r7, #7]
 8000758:	f003 021f 	and.w	r2, r3, #31
 800075c:	4907      	ldr	r1, [pc, #28]	; (800077c <__NVIC_EnableIRQ+0x38>)
 800075e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000762:	095b      	lsrs	r3, r3, #5
 8000764:	2001      	movs	r0, #1
 8000766:	fa00 f202 	lsl.w	r2, r0, r2
 800076a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800076e:	bf00      	nop
 8000770:	370c      	adds	r7, #12
 8000772:	46bd      	mov	sp, r7
 8000774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000778:	4770      	bx	lr
 800077a:	bf00      	nop
 800077c:	e000e100 	.word	0xe000e100

08000780 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000780:	b480      	push	{r7}
 8000782:	b083      	sub	sp, #12
 8000784:	af00      	add	r7, sp, #0
 8000786:	4603      	mov	r3, r0
 8000788:	6039      	str	r1, [r7, #0]
 800078a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800078c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000790:	2b00      	cmp	r3, #0
 8000792:	db0a      	blt.n	80007aa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000794:	683b      	ldr	r3, [r7, #0]
 8000796:	b2da      	uxtb	r2, r3
 8000798:	490c      	ldr	r1, [pc, #48]	; (80007cc <__NVIC_SetPriority+0x4c>)
 800079a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800079e:	0112      	lsls	r2, r2, #4
 80007a0:	b2d2      	uxtb	r2, r2
 80007a2:	440b      	add	r3, r1
 80007a4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80007a8:	e00a      	b.n	80007c0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80007aa:	683b      	ldr	r3, [r7, #0]
 80007ac:	b2da      	uxtb	r2, r3
 80007ae:	4908      	ldr	r1, [pc, #32]	; (80007d0 <__NVIC_SetPriority+0x50>)
 80007b0:	79fb      	ldrb	r3, [r7, #7]
 80007b2:	f003 030f 	and.w	r3, r3, #15
 80007b6:	3b04      	subs	r3, #4
 80007b8:	0112      	lsls	r2, r2, #4
 80007ba:	b2d2      	uxtb	r2, r2
 80007bc:	440b      	add	r3, r1
 80007be:	761a      	strb	r2, [r3, #24]
}
 80007c0:	bf00      	nop
 80007c2:	370c      	adds	r7, #12
 80007c4:	46bd      	mov	sp, r7
 80007c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ca:	4770      	bx	lr
 80007cc:	e000e100 	.word	0xe000e100
 80007d0:	e000ed00 	.word	0xe000ed00

080007d4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80007d4:	b480      	push	{r7}
 80007d6:	b089      	sub	sp, #36	; 0x24
 80007d8:	af00      	add	r7, sp, #0
 80007da:	60f8      	str	r0, [r7, #12]
 80007dc:	60b9      	str	r1, [r7, #8]
 80007de:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80007e0:	68fb      	ldr	r3, [r7, #12]
 80007e2:	f003 0307 	and.w	r3, r3, #7
 80007e6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80007e8:	69fb      	ldr	r3, [r7, #28]
 80007ea:	f1c3 0307 	rsb	r3, r3, #7
 80007ee:	2b04      	cmp	r3, #4
 80007f0:	bf28      	it	cs
 80007f2:	2304      	movcs	r3, #4
 80007f4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80007f6:	69fb      	ldr	r3, [r7, #28]
 80007f8:	3304      	adds	r3, #4
 80007fa:	2b06      	cmp	r3, #6
 80007fc:	d902      	bls.n	8000804 <NVIC_EncodePriority+0x30>
 80007fe:	69fb      	ldr	r3, [r7, #28]
 8000800:	3b03      	subs	r3, #3
 8000802:	e000      	b.n	8000806 <NVIC_EncodePriority+0x32>
 8000804:	2300      	movs	r3, #0
 8000806:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000808:	f04f 32ff 	mov.w	r2, #4294967295
 800080c:	69bb      	ldr	r3, [r7, #24]
 800080e:	fa02 f303 	lsl.w	r3, r2, r3
 8000812:	43da      	mvns	r2, r3
 8000814:	68bb      	ldr	r3, [r7, #8]
 8000816:	401a      	ands	r2, r3
 8000818:	697b      	ldr	r3, [r7, #20]
 800081a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800081c:	f04f 31ff 	mov.w	r1, #4294967295
 8000820:	697b      	ldr	r3, [r7, #20]
 8000822:	fa01 f303 	lsl.w	r3, r1, r3
 8000826:	43d9      	mvns	r1, r3
 8000828:	687b      	ldr	r3, [r7, #4]
 800082a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800082c:	4313      	orrs	r3, r2
         );
}
 800082e:	4618      	mov	r0, r3
 8000830:	3724      	adds	r7, #36	; 0x24
 8000832:	46bd      	mov	sp, r7
 8000834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000838:	4770      	bx	lr

0800083a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800083a:	b580      	push	{r7, lr}
 800083c:	b082      	sub	sp, #8
 800083e:	af00      	add	r7, sp, #0
 8000840:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000842:	6878      	ldr	r0, [r7, #4]
 8000844:	f7ff ff4c 	bl	80006e0 <__NVIC_SetPriorityGrouping>
}
 8000848:	bf00      	nop
 800084a:	3708      	adds	r7, #8
 800084c:	46bd      	mov	sp, r7
 800084e:	bd80      	pop	{r7, pc}

08000850 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000850:	b580      	push	{r7, lr}
 8000852:	b086      	sub	sp, #24
 8000854:	af00      	add	r7, sp, #0
 8000856:	4603      	mov	r3, r0
 8000858:	60b9      	str	r1, [r7, #8]
 800085a:	607a      	str	r2, [r7, #4]
 800085c:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800085e:	f7ff ff63 	bl	8000728 <__NVIC_GetPriorityGrouping>
 8000862:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000864:	687a      	ldr	r2, [r7, #4]
 8000866:	68b9      	ldr	r1, [r7, #8]
 8000868:	6978      	ldr	r0, [r7, #20]
 800086a:	f7ff ffb3 	bl	80007d4 <NVIC_EncodePriority>
 800086e:	4602      	mov	r2, r0
 8000870:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000874:	4611      	mov	r1, r2
 8000876:	4618      	mov	r0, r3
 8000878:	f7ff ff82 	bl	8000780 <__NVIC_SetPriority>
}
 800087c:	bf00      	nop
 800087e:	3718      	adds	r7, #24
 8000880:	46bd      	mov	sp, r7
 8000882:	bd80      	pop	{r7, pc}

08000884 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000884:	b580      	push	{r7, lr}
 8000886:	b082      	sub	sp, #8
 8000888:	af00      	add	r7, sp, #0
 800088a:	4603      	mov	r3, r0
 800088c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800088e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000892:	4618      	mov	r0, r3
 8000894:	f7ff ff56 	bl	8000744 <__NVIC_EnableIRQ>
}
 8000898:	bf00      	nop
 800089a:	3708      	adds	r7, #8
 800089c:	46bd      	mov	sp, r7
 800089e:	bd80      	pop	{r7, pc}

080008a0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80008a0:	b480      	push	{r7}
 80008a2:	b087      	sub	sp, #28
 80008a4:	af00      	add	r7, sp, #0
 80008a6:	6078      	str	r0, [r7, #4]
 80008a8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80008aa:	2300      	movs	r3, #0
 80008ac:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80008ae:	e15a      	b.n	8000b66 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80008b0:	683b      	ldr	r3, [r7, #0]
 80008b2:	681a      	ldr	r2, [r3, #0]
 80008b4:	2101      	movs	r1, #1
 80008b6:	697b      	ldr	r3, [r7, #20]
 80008b8:	fa01 f303 	lsl.w	r3, r1, r3
 80008bc:	4013      	ands	r3, r2
 80008be:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80008c0:	68fb      	ldr	r3, [r7, #12]
 80008c2:	2b00      	cmp	r3, #0
 80008c4:	f000 814c 	beq.w	8000b60 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80008c8:	683b      	ldr	r3, [r7, #0]
 80008ca:	685b      	ldr	r3, [r3, #4]
 80008cc:	f003 0303 	and.w	r3, r3, #3
 80008d0:	2b01      	cmp	r3, #1
 80008d2:	d005      	beq.n	80008e0 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80008d4:	683b      	ldr	r3, [r7, #0]
 80008d6:	685b      	ldr	r3, [r3, #4]
 80008d8:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80008dc:	2b02      	cmp	r3, #2
 80008de:	d130      	bne.n	8000942 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	689b      	ldr	r3, [r3, #8]
 80008e4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80008e6:	697b      	ldr	r3, [r7, #20]
 80008e8:	005b      	lsls	r3, r3, #1
 80008ea:	2203      	movs	r2, #3
 80008ec:	fa02 f303 	lsl.w	r3, r2, r3
 80008f0:	43db      	mvns	r3, r3
 80008f2:	693a      	ldr	r2, [r7, #16]
 80008f4:	4013      	ands	r3, r2
 80008f6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80008f8:	683b      	ldr	r3, [r7, #0]
 80008fa:	68da      	ldr	r2, [r3, #12]
 80008fc:	697b      	ldr	r3, [r7, #20]
 80008fe:	005b      	lsls	r3, r3, #1
 8000900:	fa02 f303 	lsl.w	r3, r2, r3
 8000904:	693a      	ldr	r2, [r7, #16]
 8000906:	4313      	orrs	r3, r2
 8000908:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800090a:	687b      	ldr	r3, [r7, #4]
 800090c:	693a      	ldr	r2, [r7, #16]
 800090e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000910:	687b      	ldr	r3, [r7, #4]
 8000912:	685b      	ldr	r3, [r3, #4]
 8000914:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000916:	2201      	movs	r2, #1
 8000918:	697b      	ldr	r3, [r7, #20]
 800091a:	fa02 f303 	lsl.w	r3, r2, r3
 800091e:	43db      	mvns	r3, r3
 8000920:	693a      	ldr	r2, [r7, #16]
 8000922:	4013      	ands	r3, r2
 8000924:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000926:	683b      	ldr	r3, [r7, #0]
 8000928:	685b      	ldr	r3, [r3, #4]
 800092a:	091b      	lsrs	r3, r3, #4
 800092c:	f003 0201 	and.w	r2, r3, #1
 8000930:	697b      	ldr	r3, [r7, #20]
 8000932:	fa02 f303 	lsl.w	r3, r2, r3
 8000936:	693a      	ldr	r2, [r7, #16]
 8000938:	4313      	orrs	r3, r2
 800093a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800093c:	687b      	ldr	r3, [r7, #4]
 800093e:	693a      	ldr	r2, [r7, #16]
 8000940:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000942:	683b      	ldr	r3, [r7, #0]
 8000944:	685b      	ldr	r3, [r3, #4]
 8000946:	f003 0303 	and.w	r3, r3, #3
 800094a:	2b03      	cmp	r3, #3
 800094c:	d017      	beq.n	800097e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800094e:	687b      	ldr	r3, [r7, #4]
 8000950:	68db      	ldr	r3, [r3, #12]
 8000952:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000954:	697b      	ldr	r3, [r7, #20]
 8000956:	005b      	lsls	r3, r3, #1
 8000958:	2203      	movs	r2, #3
 800095a:	fa02 f303 	lsl.w	r3, r2, r3
 800095e:	43db      	mvns	r3, r3
 8000960:	693a      	ldr	r2, [r7, #16]
 8000962:	4013      	ands	r3, r2
 8000964:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000966:	683b      	ldr	r3, [r7, #0]
 8000968:	689a      	ldr	r2, [r3, #8]
 800096a:	697b      	ldr	r3, [r7, #20]
 800096c:	005b      	lsls	r3, r3, #1
 800096e:	fa02 f303 	lsl.w	r3, r2, r3
 8000972:	693a      	ldr	r2, [r7, #16]
 8000974:	4313      	orrs	r3, r2
 8000976:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000978:	687b      	ldr	r3, [r7, #4]
 800097a:	693a      	ldr	r2, [r7, #16]
 800097c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800097e:	683b      	ldr	r3, [r7, #0]
 8000980:	685b      	ldr	r3, [r3, #4]
 8000982:	f003 0303 	and.w	r3, r3, #3
 8000986:	2b02      	cmp	r3, #2
 8000988:	d123      	bne.n	80009d2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800098a:	697b      	ldr	r3, [r7, #20]
 800098c:	08da      	lsrs	r2, r3, #3
 800098e:	687b      	ldr	r3, [r7, #4]
 8000990:	3208      	adds	r2, #8
 8000992:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000996:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8000998:	697b      	ldr	r3, [r7, #20]
 800099a:	f003 0307 	and.w	r3, r3, #7
 800099e:	009b      	lsls	r3, r3, #2
 80009a0:	220f      	movs	r2, #15
 80009a2:	fa02 f303 	lsl.w	r3, r2, r3
 80009a6:	43db      	mvns	r3, r3
 80009a8:	693a      	ldr	r2, [r7, #16]
 80009aa:	4013      	ands	r3, r2
 80009ac:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80009ae:	683b      	ldr	r3, [r7, #0]
 80009b0:	691a      	ldr	r2, [r3, #16]
 80009b2:	697b      	ldr	r3, [r7, #20]
 80009b4:	f003 0307 	and.w	r3, r3, #7
 80009b8:	009b      	lsls	r3, r3, #2
 80009ba:	fa02 f303 	lsl.w	r3, r2, r3
 80009be:	693a      	ldr	r2, [r7, #16]
 80009c0:	4313      	orrs	r3, r2
 80009c2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80009c4:	697b      	ldr	r3, [r7, #20]
 80009c6:	08da      	lsrs	r2, r3, #3
 80009c8:	687b      	ldr	r3, [r7, #4]
 80009ca:	3208      	adds	r2, #8
 80009cc:	6939      	ldr	r1, [r7, #16]
 80009ce:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80009d2:	687b      	ldr	r3, [r7, #4]
 80009d4:	681b      	ldr	r3, [r3, #0]
 80009d6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80009d8:	697b      	ldr	r3, [r7, #20]
 80009da:	005b      	lsls	r3, r3, #1
 80009dc:	2203      	movs	r2, #3
 80009de:	fa02 f303 	lsl.w	r3, r2, r3
 80009e2:	43db      	mvns	r3, r3
 80009e4:	693a      	ldr	r2, [r7, #16]
 80009e6:	4013      	ands	r3, r2
 80009e8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80009ea:	683b      	ldr	r3, [r7, #0]
 80009ec:	685b      	ldr	r3, [r3, #4]
 80009ee:	f003 0203 	and.w	r2, r3, #3
 80009f2:	697b      	ldr	r3, [r7, #20]
 80009f4:	005b      	lsls	r3, r3, #1
 80009f6:	fa02 f303 	lsl.w	r3, r2, r3
 80009fa:	693a      	ldr	r2, [r7, #16]
 80009fc:	4313      	orrs	r3, r2
 80009fe:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000a00:	687b      	ldr	r3, [r7, #4]
 8000a02:	693a      	ldr	r2, [r7, #16]
 8000a04:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000a06:	683b      	ldr	r3, [r7, #0]
 8000a08:	685b      	ldr	r3, [r3, #4]
 8000a0a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000a0e:	2b00      	cmp	r3, #0
 8000a10:	f000 80a6 	beq.w	8000b60 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a14:	4b5b      	ldr	r3, [pc, #364]	; (8000b84 <HAL_GPIO_Init+0x2e4>)
 8000a16:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000a18:	4a5a      	ldr	r2, [pc, #360]	; (8000b84 <HAL_GPIO_Init+0x2e4>)
 8000a1a:	f043 0301 	orr.w	r3, r3, #1
 8000a1e:	6613      	str	r3, [r2, #96]	; 0x60
 8000a20:	4b58      	ldr	r3, [pc, #352]	; (8000b84 <HAL_GPIO_Init+0x2e4>)
 8000a22:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000a24:	f003 0301 	and.w	r3, r3, #1
 8000a28:	60bb      	str	r3, [r7, #8]
 8000a2a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000a2c:	4a56      	ldr	r2, [pc, #344]	; (8000b88 <HAL_GPIO_Init+0x2e8>)
 8000a2e:	697b      	ldr	r3, [r7, #20]
 8000a30:	089b      	lsrs	r3, r3, #2
 8000a32:	3302      	adds	r3, #2
 8000a34:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a38:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8000a3a:	697b      	ldr	r3, [r7, #20]
 8000a3c:	f003 0303 	and.w	r3, r3, #3
 8000a40:	009b      	lsls	r3, r3, #2
 8000a42:	220f      	movs	r2, #15
 8000a44:	fa02 f303 	lsl.w	r3, r2, r3
 8000a48:	43db      	mvns	r3, r3
 8000a4a:	693a      	ldr	r2, [r7, #16]
 8000a4c:	4013      	ands	r3, r2
 8000a4e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000a56:	d01f      	beq.n	8000a98 <HAL_GPIO_Init+0x1f8>
 8000a58:	687b      	ldr	r3, [r7, #4]
 8000a5a:	4a4c      	ldr	r2, [pc, #304]	; (8000b8c <HAL_GPIO_Init+0x2ec>)
 8000a5c:	4293      	cmp	r3, r2
 8000a5e:	d019      	beq.n	8000a94 <HAL_GPIO_Init+0x1f4>
 8000a60:	687b      	ldr	r3, [r7, #4]
 8000a62:	4a4b      	ldr	r2, [pc, #300]	; (8000b90 <HAL_GPIO_Init+0x2f0>)
 8000a64:	4293      	cmp	r3, r2
 8000a66:	d013      	beq.n	8000a90 <HAL_GPIO_Init+0x1f0>
 8000a68:	687b      	ldr	r3, [r7, #4]
 8000a6a:	4a4a      	ldr	r2, [pc, #296]	; (8000b94 <HAL_GPIO_Init+0x2f4>)
 8000a6c:	4293      	cmp	r3, r2
 8000a6e:	d00d      	beq.n	8000a8c <HAL_GPIO_Init+0x1ec>
 8000a70:	687b      	ldr	r3, [r7, #4]
 8000a72:	4a49      	ldr	r2, [pc, #292]	; (8000b98 <HAL_GPIO_Init+0x2f8>)
 8000a74:	4293      	cmp	r3, r2
 8000a76:	d007      	beq.n	8000a88 <HAL_GPIO_Init+0x1e8>
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	4a48      	ldr	r2, [pc, #288]	; (8000b9c <HAL_GPIO_Init+0x2fc>)
 8000a7c:	4293      	cmp	r3, r2
 8000a7e:	d101      	bne.n	8000a84 <HAL_GPIO_Init+0x1e4>
 8000a80:	2305      	movs	r3, #5
 8000a82:	e00a      	b.n	8000a9a <HAL_GPIO_Init+0x1fa>
 8000a84:	2306      	movs	r3, #6
 8000a86:	e008      	b.n	8000a9a <HAL_GPIO_Init+0x1fa>
 8000a88:	2304      	movs	r3, #4
 8000a8a:	e006      	b.n	8000a9a <HAL_GPIO_Init+0x1fa>
 8000a8c:	2303      	movs	r3, #3
 8000a8e:	e004      	b.n	8000a9a <HAL_GPIO_Init+0x1fa>
 8000a90:	2302      	movs	r3, #2
 8000a92:	e002      	b.n	8000a9a <HAL_GPIO_Init+0x1fa>
 8000a94:	2301      	movs	r3, #1
 8000a96:	e000      	b.n	8000a9a <HAL_GPIO_Init+0x1fa>
 8000a98:	2300      	movs	r3, #0
 8000a9a:	697a      	ldr	r2, [r7, #20]
 8000a9c:	f002 0203 	and.w	r2, r2, #3
 8000aa0:	0092      	lsls	r2, r2, #2
 8000aa2:	4093      	lsls	r3, r2
 8000aa4:	693a      	ldr	r2, [r7, #16]
 8000aa6:	4313      	orrs	r3, r2
 8000aa8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000aaa:	4937      	ldr	r1, [pc, #220]	; (8000b88 <HAL_GPIO_Init+0x2e8>)
 8000aac:	697b      	ldr	r3, [r7, #20]
 8000aae:	089b      	lsrs	r3, r3, #2
 8000ab0:	3302      	adds	r3, #2
 8000ab2:	693a      	ldr	r2, [r7, #16]
 8000ab4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000ab8:	4b39      	ldr	r3, [pc, #228]	; (8000ba0 <HAL_GPIO_Init+0x300>)
 8000aba:	689b      	ldr	r3, [r3, #8]
 8000abc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000abe:	68fb      	ldr	r3, [r7, #12]
 8000ac0:	43db      	mvns	r3, r3
 8000ac2:	693a      	ldr	r2, [r7, #16]
 8000ac4:	4013      	ands	r3, r2
 8000ac6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000ac8:	683b      	ldr	r3, [r7, #0]
 8000aca:	685b      	ldr	r3, [r3, #4]
 8000acc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000ad0:	2b00      	cmp	r3, #0
 8000ad2:	d003      	beq.n	8000adc <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8000ad4:	693a      	ldr	r2, [r7, #16]
 8000ad6:	68fb      	ldr	r3, [r7, #12]
 8000ad8:	4313      	orrs	r3, r2
 8000ada:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000adc:	4a30      	ldr	r2, [pc, #192]	; (8000ba0 <HAL_GPIO_Init+0x300>)
 8000ade:	693b      	ldr	r3, [r7, #16]
 8000ae0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8000ae2:	4b2f      	ldr	r3, [pc, #188]	; (8000ba0 <HAL_GPIO_Init+0x300>)
 8000ae4:	68db      	ldr	r3, [r3, #12]
 8000ae6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000ae8:	68fb      	ldr	r3, [r7, #12]
 8000aea:	43db      	mvns	r3, r3
 8000aec:	693a      	ldr	r2, [r7, #16]
 8000aee:	4013      	ands	r3, r2
 8000af0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000af2:	683b      	ldr	r3, [r7, #0]
 8000af4:	685b      	ldr	r3, [r3, #4]
 8000af6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000afa:	2b00      	cmp	r3, #0
 8000afc:	d003      	beq.n	8000b06 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8000afe:	693a      	ldr	r2, [r7, #16]
 8000b00:	68fb      	ldr	r3, [r7, #12]
 8000b02:	4313      	orrs	r3, r2
 8000b04:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000b06:	4a26      	ldr	r2, [pc, #152]	; (8000ba0 <HAL_GPIO_Init+0x300>)
 8000b08:	693b      	ldr	r3, [r7, #16]
 8000b0a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8000b0c:	4b24      	ldr	r3, [pc, #144]	; (8000ba0 <HAL_GPIO_Init+0x300>)
 8000b0e:	685b      	ldr	r3, [r3, #4]
 8000b10:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000b12:	68fb      	ldr	r3, [r7, #12]
 8000b14:	43db      	mvns	r3, r3
 8000b16:	693a      	ldr	r2, [r7, #16]
 8000b18:	4013      	ands	r3, r2
 8000b1a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8000b1c:	683b      	ldr	r3, [r7, #0]
 8000b1e:	685b      	ldr	r3, [r3, #4]
 8000b20:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000b24:	2b00      	cmp	r3, #0
 8000b26:	d003      	beq.n	8000b30 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8000b28:	693a      	ldr	r2, [r7, #16]
 8000b2a:	68fb      	ldr	r3, [r7, #12]
 8000b2c:	4313      	orrs	r3, r2
 8000b2e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000b30:	4a1b      	ldr	r2, [pc, #108]	; (8000ba0 <HAL_GPIO_Init+0x300>)
 8000b32:	693b      	ldr	r3, [r7, #16]
 8000b34:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8000b36:	4b1a      	ldr	r3, [pc, #104]	; (8000ba0 <HAL_GPIO_Init+0x300>)
 8000b38:	681b      	ldr	r3, [r3, #0]
 8000b3a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000b3c:	68fb      	ldr	r3, [r7, #12]
 8000b3e:	43db      	mvns	r3, r3
 8000b40:	693a      	ldr	r2, [r7, #16]
 8000b42:	4013      	ands	r3, r2
 8000b44:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8000b46:	683b      	ldr	r3, [r7, #0]
 8000b48:	685b      	ldr	r3, [r3, #4]
 8000b4a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000b4e:	2b00      	cmp	r3, #0
 8000b50:	d003      	beq.n	8000b5a <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8000b52:	693a      	ldr	r2, [r7, #16]
 8000b54:	68fb      	ldr	r3, [r7, #12]
 8000b56:	4313      	orrs	r3, r2
 8000b58:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8000b5a:	4a11      	ldr	r2, [pc, #68]	; (8000ba0 <HAL_GPIO_Init+0x300>)
 8000b5c:	693b      	ldr	r3, [r7, #16]
 8000b5e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8000b60:	697b      	ldr	r3, [r7, #20]
 8000b62:	3301      	adds	r3, #1
 8000b64:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8000b66:	683b      	ldr	r3, [r7, #0]
 8000b68:	681a      	ldr	r2, [r3, #0]
 8000b6a:	697b      	ldr	r3, [r7, #20]
 8000b6c:	fa22 f303 	lsr.w	r3, r2, r3
 8000b70:	2b00      	cmp	r3, #0
 8000b72:	f47f ae9d 	bne.w	80008b0 <HAL_GPIO_Init+0x10>
  }
}
 8000b76:	bf00      	nop
 8000b78:	bf00      	nop
 8000b7a:	371c      	adds	r7, #28
 8000b7c:	46bd      	mov	sp, r7
 8000b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b82:	4770      	bx	lr
 8000b84:	40021000 	.word	0x40021000
 8000b88:	40010000 	.word	0x40010000
 8000b8c:	48000400 	.word	0x48000400
 8000b90:	48000800 	.word	0x48000800
 8000b94:	48000c00 	.word	0x48000c00
 8000b98:	48001000 	.word	0x48001000
 8000b9c:	48001400 	.word	0x48001400
 8000ba0:	40010400 	.word	0x40010400

08000ba4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000ba4:	b480      	push	{r7}
 8000ba6:	b083      	sub	sp, #12
 8000ba8:	af00      	add	r7, sp, #0
 8000baa:	6078      	str	r0, [r7, #4]
 8000bac:	460b      	mov	r3, r1
 8000bae:	807b      	strh	r3, [r7, #2]
 8000bb0:	4613      	mov	r3, r2
 8000bb2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000bb4:	787b      	ldrb	r3, [r7, #1]
 8000bb6:	2b00      	cmp	r3, #0
 8000bb8:	d003      	beq.n	8000bc2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000bba:	887a      	ldrh	r2, [r7, #2]
 8000bbc:	687b      	ldr	r3, [r7, #4]
 8000bbe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000bc0:	e002      	b.n	8000bc8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000bc2:	887a      	ldrh	r2, [r7, #2]
 8000bc4:	687b      	ldr	r3, [r7, #4]
 8000bc6:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000bc8:	bf00      	nop
 8000bca:	370c      	adds	r7, #12
 8000bcc:	46bd      	mov	sp, r7
 8000bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd2:	4770      	bx	lr

08000bd4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8000bd4:	b480      	push	{r7}
 8000bd6:	b085      	sub	sp, #20
 8000bd8:	af00      	add	r7, sp, #0
 8000bda:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	2b00      	cmp	r3, #0
 8000be0:	d141      	bne.n	8000c66 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8000be2:	4b4b      	ldr	r3, [pc, #300]	; (8000d10 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000be4:	681b      	ldr	r3, [r3, #0]
 8000be6:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8000bea:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000bee:	d131      	bne.n	8000c54 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8000bf0:	4b47      	ldr	r3, [pc, #284]	; (8000d10 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000bf2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8000bf6:	4a46      	ldr	r2, [pc, #280]	; (8000d10 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000bf8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000bfc:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8000c00:	4b43      	ldr	r3, [pc, #268]	; (8000d10 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000c02:	681b      	ldr	r3, [r3, #0]
 8000c04:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8000c08:	4a41      	ldr	r2, [pc, #260]	; (8000d10 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000c0a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000c0e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8000c10:	4b40      	ldr	r3, [pc, #256]	; (8000d14 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8000c12:	681b      	ldr	r3, [r3, #0]
 8000c14:	2232      	movs	r2, #50	; 0x32
 8000c16:	fb02 f303 	mul.w	r3, r2, r3
 8000c1a:	4a3f      	ldr	r2, [pc, #252]	; (8000d18 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8000c1c:	fba2 2303 	umull	r2, r3, r2, r3
 8000c20:	0c9b      	lsrs	r3, r3, #18
 8000c22:	3301      	adds	r3, #1
 8000c24:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000c26:	e002      	b.n	8000c2e <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8000c28:	68fb      	ldr	r3, [r7, #12]
 8000c2a:	3b01      	subs	r3, #1
 8000c2c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000c2e:	4b38      	ldr	r3, [pc, #224]	; (8000d10 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000c30:	695b      	ldr	r3, [r3, #20]
 8000c32:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000c36:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000c3a:	d102      	bne.n	8000c42 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8000c3c:	68fb      	ldr	r3, [r7, #12]
 8000c3e:	2b00      	cmp	r3, #0
 8000c40:	d1f2      	bne.n	8000c28 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000c42:	4b33      	ldr	r3, [pc, #204]	; (8000d10 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000c44:	695b      	ldr	r3, [r3, #20]
 8000c46:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000c4a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000c4e:	d158      	bne.n	8000d02 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8000c50:	2303      	movs	r3, #3
 8000c52:	e057      	b.n	8000d04 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8000c54:	4b2e      	ldr	r3, [pc, #184]	; (8000d10 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000c56:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8000c5a:	4a2d      	ldr	r2, [pc, #180]	; (8000d10 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000c5c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000c60:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8000c64:	e04d      	b.n	8000d02 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000c6c:	d141      	bne.n	8000cf2 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8000c6e:	4b28      	ldr	r3, [pc, #160]	; (8000d10 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000c70:	681b      	ldr	r3, [r3, #0]
 8000c72:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8000c76:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000c7a:	d131      	bne.n	8000ce0 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8000c7c:	4b24      	ldr	r3, [pc, #144]	; (8000d10 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000c7e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8000c82:	4a23      	ldr	r2, [pc, #140]	; (8000d10 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000c84:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000c88:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8000c8c:	4b20      	ldr	r3, [pc, #128]	; (8000d10 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000c8e:	681b      	ldr	r3, [r3, #0]
 8000c90:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8000c94:	4a1e      	ldr	r2, [pc, #120]	; (8000d10 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000c96:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000c9a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8000c9c:	4b1d      	ldr	r3, [pc, #116]	; (8000d14 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8000c9e:	681b      	ldr	r3, [r3, #0]
 8000ca0:	2232      	movs	r2, #50	; 0x32
 8000ca2:	fb02 f303 	mul.w	r3, r2, r3
 8000ca6:	4a1c      	ldr	r2, [pc, #112]	; (8000d18 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8000ca8:	fba2 2303 	umull	r2, r3, r2, r3
 8000cac:	0c9b      	lsrs	r3, r3, #18
 8000cae:	3301      	adds	r3, #1
 8000cb0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000cb2:	e002      	b.n	8000cba <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8000cb4:	68fb      	ldr	r3, [r7, #12]
 8000cb6:	3b01      	subs	r3, #1
 8000cb8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000cba:	4b15      	ldr	r3, [pc, #84]	; (8000d10 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000cbc:	695b      	ldr	r3, [r3, #20]
 8000cbe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000cc2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000cc6:	d102      	bne.n	8000cce <HAL_PWREx_ControlVoltageScaling+0xfa>
 8000cc8:	68fb      	ldr	r3, [r7, #12]
 8000cca:	2b00      	cmp	r3, #0
 8000ccc:	d1f2      	bne.n	8000cb4 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000cce:	4b10      	ldr	r3, [pc, #64]	; (8000d10 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000cd0:	695b      	ldr	r3, [r3, #20]
 8000cd2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000cd6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000cda:	d112      	bne.n	8000d02 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8000cdc:	2303      	movs	r3, #3
 8000cde:	e011      	b.n	8000d04 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8000ce0:	4b0b      	ldr	r3, [pc, #44]	; (8000d10 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000ce2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8000ce6:	4a0a      	ldr	r2, [pc, #40]	; (8000d10 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000ce8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000cec:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8000cf0:	e007      	b.n	8000d02 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8000cf2:	4b07      	ldr	r3, [pc, #28]	; (8000d10 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000cf4:	681b      	ldr	r3, [r3, #0]
 8000cf6:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8000cfa:	4a05      	ldr	r2, [pc, #20]	; (8000d10 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000cfc:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000d00:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8000d02:	2300      	movs	r3, #0
}
 8000d04:	4618      	mov	r0, r3
 8000d06:	3714      	adds	r7, #20
 8000d08:	46bd      	mov	sp, r7
 8000d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d0e:	4770      	bx	lr
 8000d10:	40007000 	.word	0x40007000
 8000d14:	20000020 	.word	0x20000020
 8000d18:	431bde83 	.word	0x431bde83

08000d1c <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8000d1c:	b480      	push	{r7}
 8000d1e:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8000d20:	4b05      	ldr	r3, [pc, #20]	; (8000d38 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8000d22:	689b      	ldr	r3, [r3, #8]
 8000d24:	4a04      	ldr	r2, [pc, #16]	; (8000d38 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8000d26:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000d2a:	6093      	str	r3, [r2, #8]
}
 8000d2c:	bf00      	nop
 8000d2e:	46bd      	mov	sp, r7
 8000d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d34:	4770      	bx	lr
 8000d36:	bf00      	nop
 8000d38:	40007000 	.word	0x40007000

08000d3c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000d3c:	b580      	push	{r7, lr}
 8000d3e:	b088      	sub	sp, #32
 8000d40:	af00      	add	r7, sp, #0
 8000d42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	2b00      	cmp	r3, #0
 8000d48:	d101      	bne.n	8000d4e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000d4a:	2301      	movs	r3, #1
 8000d4c:	e2fe      	b.n	800134c <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	681b      	ldr	r3, [r3, #0]
 8000d52:	f003 0301 	and.w	r3, r3, #1
 8000d56:	2b00      	cmp	r3, #0
 8000d58:	d075      	beq.n	8000e46 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000d5a:	4b97      	ldr	r3, [pc, #604]	; (8000fb8 <HAL_RCC_OscConfig+0x27c>)
 8000d5c:	689b      	ldr	r3, [r3, #8]
 8000d5e:	f003 030c 	and.w	r3, r3, #12
 8000d62:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000d64:	4b94      	ldr	r3, [pc, #592]	; (8000fb8 <HAL_RCC_OscConfig+0x27c>)
 8000d66:	68db      	ldr	r3, [r3, #12]
 8000d68:	f003 0303 	and.w	r3, r3, #3
 8000d6c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8000d6e:	69bb      	ldr	r3, [r7, #24]
 8000d70:	2b0c      	cmp	r3, #12
 8000d72:	d102      	bne.n	8000d7a <HAL_RCC_OscConfig+0x3e>
 8000d74:	697b      	ldr	r3, [r7, #20]
 8000d76:	2b03      	cmp	r3, #3
 8000d78:	d002      	beq.n	8000d80 <HAL_RCC_OscConfig+0x44>
 8000d7a:	69bb      	ldr	r3, [r7, #24]
 8000d7c:	2b08      	cmp	r3, #8
 8000d7e:	d10b      	bne.n	8000d98 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000d80:	4b8d      	ldr	r3, [pc, #564]	; (8000fb8 <HAL_RCC_OscConfig+0x27c>)
 8000d82:	681b      	ldr	r3, [r3, #0]
 8000d84:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000d88:	2b00      	cmp	r3, #0
 8000d8a:	d05b      	beq.n	8000e44 <HAL_RCC_OscConfig+0x108>
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	685b      	ldr	r3, [r3, #4]
 8000d90:	2b00      	cmp	r3, #0
 8000d92:	d157      	bne.n	8000e44 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8000d94:	2301      	movs	r3, #1
 8000d96:	e2d9      	b.n	800134c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	685b      	ldr	r3, [r3, #4]
 8000d9c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000da0:	d106      	bne.n	8000db0 <HAL_RCC_OscConfig+0x74>
 8000da2:	4b85      	ldr	r3, [pc, #532]	; (8000fb8 <HAL_RCC_OscConfig+0x27c>)
 8000da4:	681b      	ldr	r3, [r3, #0]
 8000da6:	4a84      	ldr	r2, [pc, #528]	; (8000fb8 <HAL_RCC_OscConfig+0x27c>)
 8000da8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000dac:	6013      	str	r3, [r2, #0]
 8000dae:	e01d      	b.n	8000dec <HAL_RCC_OscConfig+0xb0>
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	685b      	ldr	r3, [r3, #4]
 8000db4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000db8:	d10c      	bne.n	8000dd4 <HAL_RCC_OscConfig+0x98>
 8000dba:	4b7f      	ldr	r3, [pc, #508]	; (8000fb8 <HAL_RCC_OscConfig+0x27c>)
 8000dbc:	681b      	ldr	r3, [r3, #0]
 8000dbe:	4a7e      	ldr	r2, [pc, #504]	; (8000fb8 <HAL_RCC_OscConfig+0x27c>)
 8000dc0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000dc4:	6013      	str	r3, [r2, #0]
 8000dc6:	4b7c      	ldr	r3, [pc, #496]	; (8000fb8 <HAL_RCC_OscConfig+0x27c>)
 8000dc8:	681b      	ldr	r3, [r3, #0]
 8000dca:	4a7b      	ldr	r2, [pc, #492]	; (8000fb8 <HAL_RCC_OscConfig+0x27c>)
 8000dcc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000dd0:	6013      	str	r3, [r2, #0]
 8000dd2:	e00b      	b.n	8000dec <HAL_RCC_OscConfig+0xb0>
 8000dd4:	4b78      	ldr	r3, [pc, #480]	; (8000fb8 <HAL_RCC_OscConfig+0x27c>)
 8000dd6:	681b      	ldr	r3, [r3, #0]
 8000dd8:	4a77      	ldr	r2, [pc, #476]	; (8000fb8 <HAL_RCC_OscConfig+0x27c>)
 8000dda:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000dde:	6013      	str	r3, [r2, #0]
 8000de0:	4b75      	ldr	r3, [pc, #468]	; (8000fb8 <HAL_RCC_OscConfig+0x27c>)
 8000de2:	681b      	ldr	r3, [r3, #0]
 8000de4:	4a74      	ldr	r2, [pc, #464]	; (8000fb8 <HAL_RCC_OscConfig+0x27c>)
 8000de6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000dea:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	685b      	ldr	r3, [r3, #4]
 8000df0:	2b00      	cmp	r3, #0
 8000df2:	d013      	beq.n	8000e1c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000df4:	f7ff fc46 	bl	8000684 <HAL_GetTick>
 8000df8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000dfa:	e008      	b.n	8000e0e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000dfc:	f7ff fc42 	bl	8000684 <HAL_GetTick>
 8000e00:	4602      	mov	r2, r0
 8000e02:	693b      	ldr	r3, [r7, #16]
 8000e04:	1ad3      	subs	r3, r2, r3
 8000e06:	2b64      	cmp	r3, #100	; 0x64
 8000e08:	d901      	bls.n	8000e0e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8000e0a:	2303      	movs	r3, #3
 8000e0c:	e29e      	b.n	800134c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000e0e:	4b6a      	ldr	r3, [pc, #424]	; (8000fb8 <HAL_RCC_OscConfig+0x27c>)
 8000e10:	681b      	ldr	r3, [r3, #0]
 8000e12:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e16:	2b00      	cmp	r3, #0
 8000e18:	d0f0      	beq.n	8000dfc <HAL_RCC_OscConfig+0xc0>
 8000e1a:	e014      	b.n	8000e46 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000e1c:	f7ff fc32 	bl	8000684 <HAL_GetTick>
 8000e20:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000e22:	e008      	b.n	8000e36 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000e24:	f7ff fc2e 	bl	8000684 <HAL_GetTick>
 8000e28:	4602      	mov	r2, r0
 8000e2a:	693b      	ldr	r3, [r7, #16]
 8000e2c:	1ad3      	subs	r3, r2, r3
 8000e2e:	2b64      	cmp	r3, #100	; 0x64
 8000e30:	d901      	bls.n	8000e36 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8000e32:	2303      	movs	r3, #3
 8000e34:	e28a      	b.n	800134c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000e36:	4b60      	ldr	r3, [pc, #384]	; (8000fb8 <HAL_RCC_OscConfig+0x27c>)
 8000e38:	681b      	ldr	r3, [r3, #0]
 8000e3a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e3e:	2b00      	cmp	r3, #0
 8000e40:	d1f0      	bne.n	8000e24 <HAL_RCC_OscConfig+0xe8>
 8000e42:	e000      	b.n	8000e46 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000e44:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	681b      	ldr	r3, [r3, #0]
 8000e4a:	f003 0302 	and.w	r3, r3, #2
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	d075      	beq.n	8000f3e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000e52:	4b59      	ldr	r3, [pc, #356]	; (8000fb8 <HAL_RCC_OscConfig+0x27c>)
 8000e54:	689b      	ldr	r3, [r3, #8]
 8000e56:	f003 030c 	and.w	r3, r3, #12
 8000e5a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000e5c:	4b56      	ldr	r3, [pc, #344]	; (8000fb8 <HAL_RCC_OscConfig+0x27c>)
 8000e5e:	68db      	ldr	r3, [r3, #12]
 8000e60:	f003 0303 	and.w	r3, r3, #3
 8000e64:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8000e66:	69bb      	ldr	r3, [r7, #24]
 8000e68:	2b0c      	cmp	r3, #12
 8000e6a:	d102      	bne.n	8000e72 <HAL_RCC_OscConfig+0x136>
 8000e6c:	697b      	ldr	r3, [r7, #20]
 8000e6e:	2b02      	cmp	r3, #2
 8000e70:	d002      	beq.n	8000e78 <HAL_RCC_OscConfig+0x13c>
 8000e72:	69bb      	ldr	r3, [r7, #24]
 8000e74:	2b04      	cmp	r3, #4
 8000e76:	d11f      	bne.n	8000eb8 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000e78:	4b4f      	ldr	r3, [pc, #316]	; (8000fb8 <HAL_RCC_OscConfig+0x27c>)
 8000e7a:	681b      	ldr	r3, [r3, #0]
 8000e7c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000e80:	2b00      	cmp	r3, #0
 8000e82:	d005      	beq.n	8000e90 <HAL_RCC_OscConfig+0x154>
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	68db      	ldr	r3, [r3, #12]
 8000e88:	2b00      	cmp	r3, #0
 8000e8a:	d101      	bne.n	8000e90 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8000e8c:	2301      	movs	r3, #1
 8000e8e:	e25d      	b.n	800134c <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000e90:	4b49      	ldr	r3, [pc, #292]	; (8000fb8 <HAL_RCC_OscConfig+0x27c>)
 8000e92:	685b      	ldr	r3, [r3, #4]
 8000e94:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	691b      	ldr	r3, [r3, #16]
 8000e9c:	061b      	lsls	r3, r3, #24
 8000e9e:	4946      	ldr	r1, [pc, #280]	; (8000fb8 <HAL_RCC_OscConfig+0x27c>)
 8000ea0:	4313      	orrs	r3, r2
 8000ea2:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8000ea4:	4b45      	ldr	r3, [pc, #276]	; (8000fbc <HAL_RCC_OscConfig+0x280>)
 8000ea6:	681b      	ldr	r3, [r3, #0]
 8000ea8:	4618      	mov	r0, r3
 8000eaa:	f7ff faf9 	bl	80004a0 <HAL_InitTick>
 8000eae:	4603      	mov	r3, r0
 8000eb0:	2b00      	cmp	r3, #0
 8000eb2:	d043      	beq.n	8000f3c <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8000eb4:	2301      	movs	r3, #1
 8000eb6:	e249      	b.n	800134c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	68db      	ldr	r3, [r3, #12]
 8000ebc:	2b00      	cmp	r3, #0
 8000ebe:	d023      	beq.n	8000f08 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000ec0:	4b3d      	ldr	r3, [pc, #244]	; (8000fb8 <HAL_RCC_OscConfig+0x27c>)
 8000ec2:	681b      	ldr	r3, [r3, #0]
 8000ec4:	4a3c      	ldr	r2, [pc, #240]	; (8000fb8 <HAL_RCC_OscConfig+0x27c>)
 8000ec6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000eca:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000ecc:	f7ff fbda 	bl	8000684 <HAL_GetTick>
 8000ed0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000ed2:	e008      	b.n	8000ee6 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000ed4:	f7ff fbd6 	bl	8000684 <HAL_GetTick>
 8000ed8:	4602      	mov	r2, r0
 8000eda:	693b      	ldr	r3, [r7, #16]
 8000edc:	1ad3      	subs	r3, r2, r3
 8000ede:	2b02      	cmp	r3, #2
 8000ee0:	d901      	bls.n	8000ee6 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8000ee2:	2303      	movs	r3, #3
 8000ee4:	e232      	b.n	800134c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000ee6:	4b34      	ldr	r3, [pc, #208]	; (8000fb8 <HAL_RCC_OscConfig+0x27c>)
 8000ee8:	681b      	ldr	r3, [r3, #0]
 8000eea:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	d0f0      	beq.n	8000ed4 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000ef2:	4b31      	ldr	r3, [pc, #196]	; (8000fb8 <HAL_RCC_OscConfig+0x27c>)
 8000ef4:	685b      	ldr	r3, [r3, #4]
 8000ef6:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	691b      	ldr	r3, [r3, #16]
 8000efe:	061b      	lsls	r3, r3, #24
 8000f00:	492d      	ldr	r1, [pc, #180]	; (8000fb8 <HAL_RCC_OscConfig+0x27c>)
 8000f02:	4313      	orrs	r3, r2
 8000f04:	604b      	str	r3, [r1, #4]
 8000f06:	e01a      	b.n	8000f3e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000f08:	4b2b      	ldr	r3, [pc, #172]	; (8000fb8 <HAL_RCC_OscConfig+0x27c>)
 8000f0a:	681b      	ldr	r3, [r3, #0]
 8000f0c:	4a2a      	ldr	r2, [pc, #168]	; (8000fb8 <HAL_RCC_OscConfig+0x27c>)
 8000f0e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000f12:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000f14:	f7ff fbb6 	bl	8000684 <HAL_GetTick>
 8000f18:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8000f1a:	e008      	b.n	8000f2e <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000f1c:	f7ff fbb2 	bl	8000684 <HAL_GetTick>
 8000f20:	4602      	mov	r2, r0
 8000f22:	693b      	ldr	r3, [r7, #16]
 8000f24:	1ad3      	subs	r3, r2, r3
 8000f26:	2b02      	cmp	r3, #2
 8000f28:	d901      	bls.n	8000f2e <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8000f2a:	2303      	movs	r3, #3
 8000f2c:	e20e      	b.n	800134c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8000f2e:	4b22      	ldr	r3, [pc, #136]	; (8000fb8 <HAL_RCC_OscConfig+0x27c>)
 8000f30:	681b      	ldr	r3, [r3, #0]
 8000f32:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	d1f0      	bne.n	8000f1c <HAL_RCC_OscConfig+0x1e0>
 8000f3a:	e000      	b.n	8000f3e <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000f3c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	681b      	ldr	r3, [r3, #0]
 8000f42:	f003 0308 	and.w	r3, r3, #8
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	d041      	beq.n	8000fce <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	695b      	ldr	r3, [r3, #20]
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	d01c      	beq.n	8000f8c <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000f52:	4b19      	ldr	r3, [pc, #100]	; (8000fb8 <HAL_RCC_OscConfig+0x27c>)
 8000f54:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8000f58:	4a17      	ldr	r2, [pc, #92]	; (8000fb8 <HAL_RCC_OscConfig+0x27c>)
 8000f5a:	f043 0301 	orr.w	r3, r3, #1
 8000f5e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000f62:	f7ff fb8f 	bl	8000684 <HAL_GetTick>
 8000f66:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8000f68:	e008      	b.n	8000f7c <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000f6a:	f7ff fb8b 	bl	8000684 <HAL_GetTick>
 8000f6e:	4602      	mov	r2, r0
 8000f70:	693b      	ldr	r3, [r7, #16]
 8000f72:	1ad3      	subs	r3, r2, r3
 8000f74:	2b02      	cmp	r3, #2
 8000f76:	d901      	bls.n	8000f7c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8000f78:	2303      	movs	r3, #3
 8000f7a:	e1e7      	b.n	800134c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8000f7c:	4b0e      	ldr	r3, [pc, #56]	; (8000fb8 <HAL_RCC_OscConfig+0x27c>)
 8000f7e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8000f82:	f003 0302 	and.w	r3, r3, #2
 8000f86:	2b00      	cmp	r3, #0
 8000f88:	d0ef      	beq.n	8000f6a <HAL_RCC_OscConfig+0x22e>
 8000f8a:	e020      	b.n	8000fce <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000f8c:	4b0a      	ldr	r3, [pc, #40]	; (8000fb8 <HAL_RCC_OscConfig+0x27c>)
 8000f8e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8000f92:	4a09      	ldr	r2, [pc, #36]	; (8000fb8 <HAL_RCC_OscConfig+0x27c>)
 8000f94:	f023 0301 	bic.w	r3, r3, #1
 8000f98:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000f9c:	f7ff fb72 	bl	8000684 <HAL_GetTick>
 8000fa0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8000fa2:	e00d      	b.n	8000fc0 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000fa4:	f7ff fb6e 	bl	8000684 <HAL_GetTick>
 8000fa8:	4602      	mov	r2, r0
 8000faa:	693b      	ldr	r3, [r7, #16]
 8000fac:	1ad3      	subs	r3, r2, r3
 8000fae:	2b02      	cmp	r3, #2
 8000fb0:	d906      	bls.n	8000fc0 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8000fb2:	2303      	movs	r3, #3
 8000fb4:	e1ca      	b.n	800134c <HAL_RCC_OscConfig+0x610>
 8000fb6:	bf00      	nop
 8000fb8:	40021000 	.word	0x40021000
 8000fbc:	20000024 	.word	0x20000024
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8000fc0:	4b8c      	ldr	r3, [pc, #560]	; (80011f4 <HAL_RCC_OscConfig+0x4b8>)
 8000fc2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8000fc6:	f003 0302 	and.w	r3, r3, #2
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	d1ea      	bne.n	8000fa4 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	681b      	ldr	r3, [r3, #0]
 8000fd2:	f003 0304 	and.w	r3, r3, #4
 8000fd6:	2b00      	cmp	r3, #0
 8000fd8:	f000 80a6 	beq.w	8001128 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000fdc:	2300      	movs	r3, #0
 8000fde:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8000fe0:	4b84      	ldr	r3, [pc, #528]	; (80011f4 <HAL_RCC_OscConfig+0x4b8>)
 8000fe2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000fe4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000fe8:	2b00      	cmp	r3, #0
 8000fea:	d101      	bne.n	8000ff0 <HAL_RCC_OscConfig+0x2b4>
 8000fec:	2301      	movs	r3, #1
 8000fee:	e000      	b.n	8000ff2 <HAL_RCC_OscConfig+0x2b6>
 8000ff0:	2300      	movs	r3, #0
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	d00d      	beq.n	8001012 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000ff6:	4b7f      	ldr	r3, [pc, #508]	; (80011f4 <HAL_RCC_OscConfig+0x4b8>)
 8000ff8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000ffa:	4a7e      	ldr	r2, [pc, #504]	; (80011f4 <HAL_RCC_OscConfig+0x4b8>)
 8000ffc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001000:	6593      	str	r3, [r2, #88]	; 0x58
 8001002:	4b7c      	ldr	r3, [pc, #496]	; (80011f4 <HAL_RCC_OscConfig+0x4b8>)
 8001004:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001006:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800100a:	60fb      	str	r3, [r7, #12]
 800100c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800100e:	2301      	movs	r3, #1
 8001010:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001012:	4b79      	ldr	r3, [pc, #484]	; (80011f8 <HAL_RCC_OscConfig+0x4bc>)
 8001014:	681b      	ldr	r3, [r3, #0]
 8001016:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800101a:	2b00      	cmp	r3, #0
 800101c:	d118      	bne.n	8001050 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800101e:	4b76      	ldr	r3, [pc, #472]	; (80011f8 <HAL_RCC_OscConfig+0x4bc>)
 8001020:	681b      	ldr	r3, [r3, #0]
 8001022:	4a75      	ldr	r2, [pc, #468]	; (80011f8 <HAL_RCC_OscConfig+0x4bc>)
 8001024:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001028:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800102a:	f7ff fb2b 	bl	8000684 <HAL_GetTick>
 800102e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001030:	e008      	b.n	8001044 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001032:	f7ff fb27 	bl	8000684 <HAL_GetTick>
 8001036:	4602      	mov	r2, r0
 8001038:	693b      	ldr	r3, [r7, #16]
 800103a:	1ad3      	subs	r3, r2, r3
 800103c:	2b02      	cmp	r3, #2
 800103e:	d901      	bls.n	8001044 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8001040:	2303      	movs	r3, #3
 8001042:	e183      	b.n	800134c <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001044:	4b6c      	ldr	r3, [pc, #432]	; (80011f8 <HAL_RCC_OscConfig+0x4bc>)
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800104c:	2b00      	cmp	r3, #0
 800104e:	d0f0      	beq.n	8001032 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	689b      	ldr	r3, [r3, #8]
 8001054:	2b01      	cmp	r3, #1
 8001056:	d108      	bne.n	800106a <HAL_RCC_OscConfig+0x32e>
 8001058:	4b66      	ldr	r3, [pc, #408]	; (80011f4 <HAL_RCC_OscConfig+0x4b8>)
 800105a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800105e:	4a65      	ldr	r2, [pc, #404]	; (80011f4 <HAL_RCC_OscConfig+0x4b8>)
 8001060:	f043 0301 	orr.w	r3, r3, #1
 8001064:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001068:	e024      	b.n	80010b4 <HAL_RCC_OscConfig+0x378>
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	689b      	ldr	r3, [r3, #8]
 800106e:	2b05      	cmp	r3, #5
 8001070:	d110      	bne.n	8001094 <HAL_RCC_OscConfig+0x358>
 8001072:	4b60      	ldr	r3, [pc, #384]	; (80011f4 <HAL_RCC_OscConfig+0x4b8>)
 8001074:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001078:	4a5e      	ldr	r2, [pc, #376]	; (80011f4 <HAL_RCC_OscConfig+0x4b8>)
 800107a:	f043 0304 	orr.w	r3, r3, #4
 800107e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001082:	4b5c      	ldr	r3, [pc, #368]	; (80011f4 <HAL_RCC_OscConfig+0x4b8>)
 8001084:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001088:	4a5a      	ldr	r2, [pc, #360]	; (80011f4 <HAL_RCC_OscConfig+0x4b8>)
 800108a:	f043 0301 	orr.w	r3, r3, #1
 800108e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001092:	e00f      	b.n	80010b4 <HAL_RCC_OscConfig+0x378>
 8001094:	4b57      	ldr	r3, [pc, #348]	; (80011f4 <HAL_RCC_OscConfig+0x4b8>)
 8001096:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800109a:	4a56      	ldr	r2, [pc, #344]	; (80011f4 <HAL_RCC_OscConfig+0x4b8>)
 800109c:	f023 0301 	bic.w	r3, r3, #1
 80010a0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80010a4:	4b53      	ldr	r3, [pc, #332]	; (80011f4 <HAL_RCC_OscConfig+0x4b8>)
 80010a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80010aa:	4a52      	ldr	r2, [pc, #328]	; (80011f4 <HAL_RCC_OscConfig+0x4b8>)
 80010ac:	f023 0304 	bic.w	r3, r3, #4
 80010b0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	689b      	ldr	r3, [r3, #8]
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	d016      	beq.n	80010ea <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80010bc:	f7ff fae2 	bl	8000684 <HAL_GetTick>
 80010c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80010c2:	e00a      	b.n	80010da <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80010c4:	f7ff fade 	bl	8000684 <HAL_GetTick>
 80010c8:	4602      	mov	r2, r0
 80010ca:	693b      	ldr	r3, [r7, #16]
 80010cc:	1ad3      	subs	r3, r2, r3
 80010ce:	f241 3288 	movw	r2, #5000	; 0x1388
 80010d2:	4293      	cmp	r3, r2
 80010d4:	d901      	bls.n	80010da <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80010d6:	2303      	movs	r3, #3
 80010d8:	e138      	b.n	800134c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80010da:	4b46      	ldr	r3, [pc, #280]	; (80011f4 <HAL_RCC_OscConfig+0x4b8>)
 80010dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80010e0:	f003 0302 	and.w	r3, r3, #2
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	d0ed      	beq.n	80010c4 <HAL_RCC_OscConfig+0x388>
 80010e8:	e015      	b.n	8001116 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80010ea:	f7ff facb 	bl	8000684 <HAL_GetTick>
 80010ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80010f0:	e00a      	b.n	8001108 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80010f2:	f7ff fac7 	bl	8000684 <HAL_GetTick>
 80010f6:	4602      	mov	r2, r0
 80010f8:	693b      	ldr	r3, [r7, #16]
 80010fa:	1ad3      	subs	r3, r2, r3
 80010fc:	f241 3288 	movw	r2, #5000	; 0x1388
 8001100:	4293      	cmp	r3, r2
 8001102:	d901      	bls.n	8001108 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8001104:	2303      	movs	r3, #3
 8001106:	e121      	b.n	800134c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001108:	4b3a      	ldr	r3, [pc, #232]	; (80011f4 <HAL_RCC_OscConfig+0x4b8>)
 800110a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800110e:	f003 0302 	and.w	r3, r3, #2
 8001112:	2b00      	cmp	r3, #0
 8001114:	d1ed      	bne.n	80010f2 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001116:	7ffb      	ldrb	r3, [r7, #31]
 8001118:	2b01      	cmp	r3, #1
 800111a:	d105      	bne.n	8001128 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800111c:	4b35      	ldr	r3, [pc, #212]	; (80011f4 <HAL_RCC_OscConfig+0x4b8>)
 800111e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001120:	4a34      	ldr	r2, [pc, #208]	; (80011f4 <HAL_RCC_OscConfig+0x4b8>)
 8001122:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001126:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	f003 0320 	and.w	r3, r3, #32
 8001130:	2b00      	cmp	r3, #0
 8001132:	d03c      	beq.n	80011ae <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	699b      	ldr	r3, [r3, #24]
 8001138:	2b00      	cmp	r3, #0
 800113a:	d01c      	beq.n	8001176 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800113c:	4b2d      	ldr	r3, [pc, #180]	; (80011f4 <HAL_RCC_OscConfig+0x4b8>)
 800113e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001142:	4a2c      	ldr	r2, [pc, #176]	; (80011f4 <HAL_RCC_OscConfig+0x4b8>)
 8001144:	f043 0301 	orr.w	r3, r3, #1
 8001148:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800114c:	f7ff fa9a 	bl	8000684 <HAL_GetTick>
 8001150:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001152:	e008      	b.n	8001166 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001154:	f7ff fa96 	bl	8000684 <HAL_GetTick>
 8001158:	4602      	mov	r2, r0
 800115a:	693b      	ldr	r3, [r7, #16]
 800115c:	1ad3      	subs	r3, r2, r3
 800115e:	2b02      	cmp	r3, #2
 8001160:	d901      	bls.n	8001166 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8001162:	2303      	movs	r3, #3
 8001164:	e0f2      	b.n	800134c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001166:	4b23      	ldr	r3, [pc, #140]	; (80011f4 <HAL_RCC_OscConfig+0x4b8>)
 8001168:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800116c:	f003 0302 	and.w	r3, r3, #2
 8001170:	2b00      	cmp	r3, #0
 8001172:	d0ef      	beq.n	8001154 <HAL_RCC_OscConfig+0x418>
 8001174:	e01b      	b.n	80011ae <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001176:	4b1f      	ldr	r3, [pc, #124]	; (80011f4 <HAL_RCC_OscConfig+0x4b8>)
 8001178:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800117c:	4a1d      	ldr	r2, [pc, #116]	; (80011f4 <HAL_RCC_OscConfig+0x4b8>)
 800117e:	f023 0301 	bic.w	r3, r3, #1
 8001182:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001186:	f7ff fa7d 	bl	8000684 <HAL_GetTick>
 800118a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800118c:	e008      	b.n	80011a0 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800118e:	f7ff fa79 	bl	8000684 <HAL_GetTick>
 8001192:	4602      	mov	r2, r0
 8001194:	693b      	ldr	r3, [r7, #16]
 8001196:	1ad3      	subs	r3, r2, r3
 8001198:	2b02      	cmp	r3, #2
 800119a:	d901      	bls.n	80011a0 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800119c:	2303      	movs	r3, #3
 800119e:	e0d5      	b.n	800134c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80011a0:	4b14      	ldr	r3, [pc, #80]	; (80011f4 <HAL_RCC_OscConfig+0x4b8>)
 80011a2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80011a6:	f003 0302 	and.w	r3, r3, #2
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d1ef      	bne.n	800118e <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	69db      	ldr	r3, [r3, #28]
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	f000 80c9 	beq.w	800134a <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80011b8:	4b0e      	ldr	r3, [pc, #56]	; (80011f4 <HAL_RCC_OscConfig+0x4b8>)
 80011ba:	689b      	ldr	r3, [r3, #8]
 80011bc:	f003 030c 	and.w	r3, r3, #12
 80011c0:	2b0c      	cmp	r3, #12
 80011c2:	f000 8083 	beq.w	80012cc <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	69db      	ldr	r3, [r3, #28]
 80011ca:	2b02      	cmp	r3, #2
 80011cc:	d15e      	bne.n	800128c <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80011ce:	4b09      	ldr	r3, [pc, #36]	; (80011f4 <HAL_RCC_OscConfig+0x4b8>)
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	4a08      	ldr	r2, [pc, #32]	; (80011f4 <HAL_RCC_OscConfig+0x4b8>)
 80011d4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80011d8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80011da:	f7ff fa53 	bl	8000684 <HAL_GetTick>
 80011de:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80011e0:	e00c      	b.n	80011fc <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80011e2:	f7ff fa4f 	bl	8000684 <HAL_GetTick>
 80011e6:	4602      	mov	r2, r0
 80011e8:	693b      	ldr	r3, [r7, #16]
 80011ea:	1ad3      	subs	r3, r2, r3
 80011ec:	2b02      	cmp	r3, #2
 80011ee:	d905      	bls.n	80011fc <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 80011f0:	2303      	movs	r3, #3
 80011f2:	e0ab      	b.n	800134c <HAL_RCC_OscConfig+0x610>
 80011f4:	40021000 	.word	0x40021000
 80011f8:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80011fc:	4b55      	ldr	r3, [pc, #340]	; (8001354 <HAL_RCC_OscConfig+0x618>)
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001204:	2b00      	cmp	r3, #0
 8001206:	d1ec      	bne.n	80011e2 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001208:	4b52      	ldr	r3, [pc, #328]	; (8001354 <HAL_RCC_OscConfig+0x618>)
 800120a:	68da      	ldr	r2, [r3, #12]
 800120c:	4b52      	ldr	r3, [pc, #328]	; (8001358 <HAL_RCC_OscConfig+0x61c>)
 800120e:	4013      	ands	r3, r2
 8001210:	687a      	ldr	r2, [r7, #4]
 8001212:	6a11      	ldr	r1, [r2, #32]
 8001214:	687a      	ldr	r2, [r7, #4]
 8001216:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001218:	3a01      	subs	r2, #1
 800121a:	0112      	lsls	r2, r2, #4
 800121c:	4311      	orrs	r1, r2
 800121e:	687a      	ldr	r2, [r7, #4]
 8001220:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8001222:	0212      	lsls	r2, r2, #8
 8001224:	4311      	orrs	r1, r2
 8001226:	687a      	ldr	r2, [r7, #4]
 8001228:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800122a:	0852      	lsrs	r2, r2, #1
 800122c:	3a01      	subs	r2, #1
 800122e:	0552      	lsls	r2, r2, #21
 8001230:	4311      	orrs	r1, r2
 8001232:	687a      	ldr	r2, [r7, #4]
 8001234:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001236:	0852      	lsrs	r2, r2, #1
 8001238:	3a01      	subs	r2, #1
 800123a:	0652      	lsls	r2, r2, #25
 800123c:	4311      	orrs	r1, r2
 800123e:	687a      	ldr	r2, [r7, #4]
 8001240:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8001242:	06d2      	lsls	r2, r2, #27
 8001244:	430a      	orrs	r2, r1
 8001246:	4943      	ldr	r1, [pc, #268]	; (8001354 <HAL_RCC_OscConfig+0x618>)
 8001248:	4313      	orrs	r3, r2
 800124a:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800124c:	4b41      	ldr	r3, [pc, #260]	; (8001354 <HAL_RCC_OscConfig+0x618>)
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	4a40      	ldr	r2, [pc, #256]	; (8001354 <HAL_RCC_OscConfig+0x618>)
 8001252:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001256:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001258:	4b3e      	ldr	r3, [pc, #248]	; (8001354 <HAL_RCC_OscConfig+0x618>)
 800125a:	68db      	ldr	r3, [r3, #12]
 800125c:	4a3d      	ldr	r2, [pc, #244]	; (8001354 <HAL_RCC_OscConfig+0x618>)
 800125e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001262:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001264:	f7ff fa0e 	bl	8000684 <HAL_GetTick>
 8001268:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800126a:	e008      	b.n	800127e <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800126c:	f7ff fa0a 	bl	8000684 <HAL_GetTick>
 8001270:	4602      	mov	r2, r0
 8001272:	693b      	ldr	r3, [r7, #16]
 8001274:	1ad3      	subs	r3, r2, r3
 8001276:	2b02      	cmp	r3, #2
 8001278:	d901      	bls.n	800127e <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800127a:	2303      	movs	r3, #3
 800127c:	e066      	b.n	800134c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800127e:	4b35      	ldr	r3, [pc, #212]	; (8001354 <HAL_RCC_OscConfig+0x618>)
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001286:	2b00      	cmp	r3, #0
 8001288:	d0f0      	beq.n	800126c <HAL_RCC_OscConfig+0x530>
 800128a:	e05e      	b.n	800134a <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800128c:	4b31      	ldr	r3, [pc, #196]	; (8001354 <HAL_RCC_OscConfig+0x618>)
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	4a30      	ldr	r2, [pc, #192]	; (8001354 <HAL_RCC_OscConfig+0x618>)
 8001292:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001296:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001298:	f7ff f9f4 	bl	8000684 <HAL_GetTick>
 800129c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800129e:	e008      	b.n	80012b2 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80012a0:	f7ff f9f0 	bl	8000684 <HAL_GetTick>
 80012a4:	4602      	mov	r2, r0
 80012a6:	693b      	ldr	r3, [r7, #16]
 80012a8:	1ad3      	subs	r3, r2, r3
 80012aa:	2b02      	cmp	r3, #2
 80012ac:	d901      	bls.n	80012b2 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 80012ae:	2303      	movs	r3, #3
 80012b0:	e04c      	b.n	800134c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80012b2:	4b28      	ldr	r3, [pc, #160]	; (8001354 <HAL_RCC_OscConfig+0x618>)
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d1f0      	bne.n	80012a0 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 80012be:	4b25      	ldr	r3, [pc, #148]	; (8001354 <HAL_RCC_OscConfig+0x618>)
 80012c0:	68da      	ldr	r2, [r3, #12]
 80012c2:	4924      	ldr	r1, [pc, #144]	; (8001354 <HAL_RCC_OscConfig+0x618>)
 80012c4:	4b25      	ldr	r3, [pc, #148]	; (800135c <HAL_RCC_OscConfig+0x620>)
 80012c6:	4013      	ands	r3, r2
 80012c8:	60cb      	str	r3, [r1, #12]
 80012ca:	e03e      	b.n	800134a <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	69db      	ldr	r3, [r3, #28]
 80012d0:	2b01      	cmp	r3, #1
 80012d2:	d101      	bne.n	80012d8 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 80012d4:	2301      	movs	r3, #1
 80012d6:	e039      	b.n	800134c <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 80012d8:	4b1e      	ldr	r3, [pc, #120]	; (8001354 <HAL_RCC_OscConfig+0x618>)
 80012da:	68db      	ldr	r3, [r3, #12]
 80012dc:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80012de:	697b      	ldr	r3, [r7, #20]
 80012e0:	f003 0203 	and.w	r2, r3, #3
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	6a1b      	ldr	r3, [r3, #32]
 80012e8:	429a      	cmp	r2, r3
 80012ea:	d12c      	bne.n	8001346 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80012ec:	697b      	ldr	r3, [r7, #20]
 80012ee:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012f6:	3b01      	subs	r3, #1
 80012f8:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80012fa:	429a      	cmp	r2, r3
 80012fc:	d123      	bne.n	8001346 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80012fe:	697b      	ldr	r3, [r7, #20]
 8001300:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001308:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800130a:	429a      	cmp	r2, r3
 800130c:	d11b      	bne.n	8001346 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800130e:	697b      	ldr	r3, [r7, #20]
 8001310:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001318:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800131a:	429a      	cmp	r2, r3
 800131c:	d113      	bne.n	8001346 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800131e:	697b      	ldr	r3, [r7, #20]
 8001320:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001328:	085b      	lsrs	r3, r3, #1
 800132a:	3b01      	subs	r3, #1
 800132c:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800132e:	429a      	cmp	r2, r3
 8001330:	d109      	bne.n	8001346 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001332:	697b      	ldr	r3, [r7, #20]
 8001334:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800133c:	085b      	lsrs	r3, r3, #1
 800133e:	3b01      	subs	r3, #1
 8001340:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001342:	429a      	cmp	r2, r3
 8001344:	d001      	beq.n	800134a <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8001346:	2301      	movs	r3, #1
 8001348:	e000      	b.n	800134c <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800134a:	2300      	movs	r3, #0
}
 800134c:	4618      	mov	r0, r3
 800134e:	3720      	adds	r7, #32
 8001350:	46bd      	mov	sp, r7
 8001352:	bd80      	pop	{r7, pc}
 8001354:	40021000 	.word	0x40021000
 8001358:	019f800c 	.word	0x019f800c
 800135c:	feeefffc 	.word	0xfeeefffc

08001360 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001360:	b580      	push	{r7, lr}
 8001362:	b086      	sub	sp, #24
 8001364:	af00      	add	r7, sp, #0
 8001366:	6078      	str	r0, [r7, #4]
 8001368:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800136a:	2300      	movs	r3, #0
 800136c:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	2b00      	cmp	r3, #0
 8001372:	d101      	bne.n	8001378 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001374:	2301      	movs	r3, #1
 8001376:	e11e      	b.n	80015b6 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001378:	4b91      	ldr	r3, [pc, #580]	; (80015c0 <HAL_RCC_ClockConfig+0x260>)
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	f003 030f 	and.w	r3, r3, #15
 8001380:	683a      	ldr	r2, [r7, #0]
 8001382:	429a      	cmp	r2, r3
 8001384:	d910      	bls.n	80013a8 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001386:	4b8e      	ldr	r3, [pc, #568]	; (80015c0 <HAL_RCC_ClockConfig+0x260>)
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	f023 020f 	bic.w	r2, r3, #15
 800138e:	498c      	ldr	r1, [pc, #560]	; (80015c0 <HAL_RCC_ClockConfig+0x260>)
 8001390:	683b      	ldr	r3, [r7, #0]
 8001392:	4313      	orrs	r3, r2
 8001394:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001396:	4b8a      	ldr	r3, [pc, #552]	; (80015c0 <HAL_RCC_ClockConfig+0x260>)
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	f003 030f 	and.w	r3, r3, #15
 800139e:	683a      	ldr	r2, [r7, #0]
 80013a0:	429a      	cmp	r2, r3
 80013a2:	d001      	beq.n	80013a8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80013a4:	2301      	movs	r3, #1
 80013a6:	e106      	b.n	80015b6 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	f003 0301 	and.w	r3, r3, #1
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d073      	beq.n	800149c <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	685b      	ldr	r3, [r3, #4]
 80013b8:	2b03      	cmp	r3, #3
 80013ba:	d129      	bne.n	8001410 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80013bc:	4b81      	ldr	r3, [pc, #516]	; (80015c4 <HAL_RCC_ClockConfig+0x264>)
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d101      	bne.n	80013cc <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 80013c8:	2301      	movs	r3, #1
 80013ca:	e0f4      	b.n	80015b6 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 80013cc:	f000 f9ba 	bl	8001744 <RCC_GetSysClockFreqFromPLLSource>
 80013d0:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 80013d2:	693b      	ldr	r3, [r7, #16]
 80013d4:	4a7c      	ldr	r2, [pc, #496]	; (80015c8 <HAL_RCC_ClockConfig+0x268>)
 80013d6:	4293      	cmp	r3, r2
 80013d8:	d93f      	bls.n	800145a <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80013da:	4b7a      	ldr	r3, [pc, #488]	; (80015c4 <HAL_RCC_ClockConfig+0x264>)
 80013dc:	689b      	ldr	r3, [r3, #8]
 80013de:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d009      	beq.n	80013fa <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	d033      	beq.n	800145a <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d12f      	bne.n	800145a <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80013fa:	4b72      	ldr	r3, [pc, #456]	; (80015c4 <HAL_RCC_ClockConfig+0x264>)
 80013fc:	689b      	ldr	r3, [r3, #8]
 80013fe:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001402:	4a70      	ldr	r2, [pc, #448]	; (80015c4 <HAL_RCC_ClockConfig+0x264>)
 8001404:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001408:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800140a:	2380      	movs	r3, #128	; 0x80
 800140c:	617b      	str	r3, [r7, #20]
 800140e:	e024      	b.n	800145a <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	685b      	ldr	r3, [r3, #4]
 8001414:	2b02      	cmp	r3, #2
 8001416:	d107      	bne.n	8001428 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001418:	4b6a      	ldr	r3, [pc, #424]	; (80015c4 <HAL_RCC_ClockConfig+0x264>)
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001420:	2b00      	cmp	r3, #0
 8001422:	d109      	bne.n	8001438 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8001424:	2301      	movs	r3, #1
 8001426:	e0c6      	b.n	80015b6 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001428:	4b66      	ldr	r3, [pc, #408]	; (80015c4 <HAL_RCC_ClockConfig+0x264>)
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001430:	2b00      	cmp	r3, #0
 8001432:	d101      	bne.n	8001438 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8001434:	2301      	movs	r3, #1
 8001436:	e0be      	b.n	80015b6 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8001438:	f000 f8ce 	bl	80015d8 <HAL_RCC_GetSysClockFreq>
 800143c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800143e:	693b      	ldr	r3, [r7, #16]
 8001440:	4a61      	ldr	r2, [pc, #388]	; (80015c8 <HAL_RCC_ClockConfig+0x268>)
 8001442:	4293      	cmp	r3, r2
 8001444:	d909      	bls.n	800145a <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8001446:	4b5f      	ldr	r3, [pc, #380]	; (80015c4 <HAL_RCC_ClockConfig+0x264>)
 8001448:	689b      	ldr	r3, [r3, #8]
 800144a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800144e:	4a5d      	ldr	r2, [pc, #372]	; (80015c4 <HAL_RCC_ClockConfig+0x264>)
 8001450:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001454:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8001456:	2380      	movs	r3, #128	; 0x80
 8001458:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800145a:	4b5a      	ldr	r3, [pc, #360]	; (80015c4 <HAL_RCC_ClockConfig+0x264>)
 800145c:	689b      	ldr	r3, [r3, #8]
 800145e:	f023 0203 	bic.w	r2, r3, #3
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	685b      	ldr	r3, [r3, #4]
 8001466:	4957      	ldr	r1, [pc, #348]	; (80015c4 <HAL_RCC_ClockConfig+0x264>)
 8001468:	4313      	orrs	r3, r2
 800146a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800146c:	f7ff f90a 	bl	8000684 <HAL_GetTick>
 8001470:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001472:	e00a      	b.n	800148a <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001474:	f7ff f906 	bl	8000684 <HAL_GetTick>
 8001478:	4602      	mov	r2, r0
 800147a:	68fb      	ldr	r3, [r7, #12]
 800147c:	1ad3      	subs	r3, r2, r3
 800147e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001482:	4293      	cmp	r3, r2
 8001484:	d901      	bls.n	800148a <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8001486:	2303      	movs	r3, #3
 8001488:	e095      	b.n	80015b6 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800148a:	4b4e      	ldr	r3, [pc, #312]	; (80015c4 <HAL_RCC_ClockConfig+0x264>)
 800148c:	689b      	ldr	r3, [r3, #8]
 800148e:	f003 020c 	and.w	r2, r3, #12
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	685b      	ldr	r3, [r3, #4]
 8001496:	009b      	lsls	r3, r3, #2
 8001498:	429a      	cmp	r2, r3
 800149a:	d1eb      	bne.n	8001474 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	f003 0302 	and.w	r3, r3, #2
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d023      	beq.n	80014f0 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	f003 0304 	and.w	r3, r3, #4
 80014b0:	2b00      	cmp	r3, #0
 80014b2:	d005      	beq.n	80014c0 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80014b4:	4b43      	ldr	r3, [pc, #268]	; (80015c4 <HAL_RCC_ClockConfig+0x264>)
 80014b6:	689b      	ldr	r3, [r3, #8]
 80014b8:	4a42      	ldr	r2, [pc, #264]	; (80015c4 <HAL_RCC_ClockConfig+0x264>)
 80014ba:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80014be:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	f003 0308 	and.w	r3, r3, #8
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d007      	beq.n	80014dc <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 80014cc:	4b3d      	ldr	r3, [pc, #244]	; (80015c4 <HAL_RCC_ClockConfig+0x264>)
 80014ce:	689b      	ldr	r3, [r3, #8]
 80014d0:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 80014d4:	4a3b      	ldr	r2, [pc, #236]	; (80015c4 <HAL_RCC_ClockConfig+0x264>)
 80014d6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80014da:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80014dc:	4b39      	ldr	r3, [pc, #228]	; (80015c4 <HAL_RCC_ClockConfig+0x264>)
 80014de:	689b      	ldr	r3, [r3, #8]
 80014e0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	689b      	ldr	r3, [r3, #8]
 80014e8:	4936      	ldr	r1, [pc, #216]	; (80015c4 <HAL_RCC_ClockConfig+0x264>)
 80014ea:	4313      	orrs	r3, r2
 80014ec:	608b      	str	r3, [r1, #8]
 80014ee:	e008      	b.n	8001502 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80014f0:	697b      	ldr	r3, [r7, #20]
 80014f2:	2b80      	cmp	r3, #128	; 0x80
 80014f4:	d105      	bne.n	8001502 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80014f6:	4b33      	ldr	r3, [pc, #204]	; (80015c4 <HAL_RCC_ClockConfig+0x264>)
 80014f8:	689b      	ldr	r3, [r3, #8]
 80014fa:	4a32      	ldr	r2, [pc, #200]	; (80015c4 <HAL_RCC_ClockConfig+0x264>)
 80014fc:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001500:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001502:	4b2f      	ldr	r3, [pc, #188]	; (80015c0 <HAL_RCC_ClockConfig+0x260>)
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	f003 030f 	and.w	r3, r3, #15
 800150a:	683a      	ldr	r2, [r7, #0]
 800150c:	429a      	cmp	r2, r3
 800150e:	d21d      	bcs.n	800154c <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001510:	4b2b      	ldr	r3, [pc, #172]	; (80015c0 <HAL_RCC_ClockConfig+0x260>)
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	f023 020f 	bic.w	r2, r3, #15
 8001518:	4929      	ldr	r1, [pc, #164]	; (80015c0 <HAL_RCC_ClockConfig+0x260>)
 800151a:	683b      	ldr	r3, [r7, #0]
 800151c:	4313      	orrs	r3, r2
 800151e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001520:	f7ff f8b0 	bl	8000684 <HAL_GetTick>
 8001524:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001526:	e00a      	b.n	800153e <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001528:	f7ff f8ac 	bl	8000684 <HAL_GetTick>
 800152c:	4602      	mov	r2, r0
 800152e:	68fb      	ldr	r3, [r7, #12]
 8001530:	1ad3      	subs	r3, r2, r3
 8001532:	f241 3288 	movw	r2, #5000	; 0x1388
 8001536:	4293      	cmp	r3, r2
 8001538:	d901      	bls.n	800153e <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800153a:	2303      	movs	r3, #3
 800153c:	e03b      	b.n	80015b6 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800153e:	4b20      	ldr	r3, [pc, #128]	; (80015c0 <HAL_RCC_ClockConfig+0x260>)
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	f003 030f 	and.w	r3, r3, #15
 8001546:	683a      	ldr	r2, [r7, #0]
 8001548:	429a      	cmp	r2, r3
 800154a:	d1ed      	bne.n	8001528 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	f003 0304 	and.w	r3, r3, #4
 8001554:	2b00      	cmp	r3, #0
 8001556:	d008      	beq.n	800156a <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001558:	4b1a      	ldr	r3, [pc, #104]	; (80015c4 <HAL_RCC_ClockConfig+0x264>)
 800155a:	689b      	ldr	r3, [r3, #8]
 800155c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	68db      	ldr	r3, [r3, #12]
 8001564:	4917      	ldr	r1, [pc, #92]	; (80015c4 <HAL_RCC_ClockConfig+0x264>)
 8001566:	4313      	orrs	r3, r2
 8001568:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	f003 0308 	and.w	r3, r3, #8
 8001572:	2b00      	cmp	r3, #0
 8001574:	d009      	beq.n	800158a <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001576:	4b13      	ldr	r3, [pc, #76]	; (80015c4 <HAL_RCC_ClockConfig+0x264>)
 8001578:	689b      	ldr	r3, [r3, #8]
 800157a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	691b      	ldr	r3, [r3, #16]
 8001582:	00db      	lsls	r3, r3, #3
 8001584:	490f      	ldr	r1, [pc, #60]	; (80015c4 <HAL_RCC_ClockConfig+0x264>)
 8001586:	4313      	orrs	r3, r2
 8001588:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800158a:	f000 f825 	bl	80015d8 <HAL_RCC_GetSysClockFreq>
 800158e:	4602      	mov	r2, r0
 8001590:	4b0c      	ldr	r3, [pc, #48]	; (80015c4 <HAL_RCC_ClockConfig+0x264>)
 8001592:	689b      	ldr	r3, [r3, #8]
 8001594:	091b      	lsrs	r3, r3, #4
 8001596:	f003 030f 	and.w	r3, r3, #15
 800159a:	490c      	ldr	r1, [pc, #48]	; (80015cc <HAL_RCC_ClockConfig+0x26c>)
 800159c:	5ccb      	ldrb	r3, [r1, r3]
 800159e:	f003 031f 	and.w	r3, r3, #31
 80015a2:	fa22 f303 	lsr.w	r3, r2, r3
 80015a6:	4a0a      	ldr	r2, [pc, #40]	; (80015d0 <HAL_RCC_ClockConfig+0x270>)
 80015a8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80015aa:	4b0a      	ldr	r3, [pc, #40]	; (80015d4 <HAL_RCC_ClockConfig+0x274>)
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	4618      	mov	r0, r3
 80015b0:	f7fe ff76 	bl	80004a0 <HAL_InitTick>
 80015b4:	4603      	mov	r3, r0
}
 80015b6:	4618      	mov	r0, r3
 80015b8:	3718      	adds	r7, #24
 80015ba:	46bd      	mov	sp, r7
 80015bc:	bd80      	pop	{r7, pc}
 80015be:	bf00      	nop
 80015c0:	40022000 	.word	0x40022000
 80015c4:	40021000 	.word	0x40021000
 80015c8:	04c4b400 	.word	0x04c4b400
 80015cc:	08003074 	.word	0x08003074
 80015d0:	20000020 	.word	0x20000020
 80015d4:	20000024 	.word	0x20000024

080015d8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80015d8:	b480      	push	{r7}
 80015da:	b087      	sub	sp, #28
 80015dc:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80015de:	4b2c      	ldr	r3, [pc, #176]	; (8001690 <HAL_RCC_GetSysClockFreq+0xb8>)
 80015e0:	689b      	ldr	r3, [r3, #8]
 80015e2:	f003 030c 	and.w	r3, r3, #12
 80015e6:	2b04      	cmp	r3, #4
 80015e8:	d102      	bne.n	80015f0 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80015ea:	4b2a      	ldr	r3, [pc, #168]	; (8001694 <HAL_RCC_GetSysClockFreq+0xbc>)
 80015ec:	613b      	str	r3, [r7, #16]
 80015ee:	e047      	b.n	8001680 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80015f0:	4b27      	ldr	r3, [pc, #156]	; (8001690 <HAL_RCC_GetSysClockFreq+0xb8>)
 80015f2:	689b      	ldr	r3, [r3, #8]
 80015f4:	f003 030c 	and.w	r3, r3, #12
 80015f8:	2b08      	cmp	r3, #8
 80015fa:	d102      	bne.n	8001602 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80015fc:	4b26      	ldr	r3, [pc, #152]	; (8001698 <HAL_RCC_GetSysClockFreq+0xc0>)
 80015fe:	613b      	str	r3, [r7, #16]
 8001600:	e03e      	b.n	8001680 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8001602:	4b23      	ldr	r3, [pc, #140]	; (8001690 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001604:	689b      	ldr	r3, [r3, #8]
 8001606:	f003 030c 	and.w	r3, r3, #12
 800160a:	2b0c      	cmp	r3, #12
 800160c:	d136      	bne.n	800167c <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800160e:	4b20      	ldr	r3, [pc, #128]	; (8001690 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001610:	68db      	ldr	r3, [r3, #12]
 8001612:	f003 0303 	and.w	r3, r3, #3
 8001616:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001618:	4b1d      	ldr	r3, [pc, #116]	; (8001690 <HAL_RCC_GetSysClockFreq+0xb8>)
 800161a:	68db      	ldr	r3, [r3, #12]
 800161c:	091b      	lsrs	r3, r3, #4
 800161e:	f003 030f 	and.w	r3, r3, #15
 8001622:	3301      	adds	r3, #1
 8001624:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001626:	68fb      	ldr	r3, [r7, #12]
 8001628:	2b03      	cmp	r3, #3
 800162a:	d10c      	bne.n	8001646 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800162c:	4a1a      	ldr	r2, [pc, #104]	; (8001698 <HAL_RCC_GetSysClockFreq+0xc0>)
 800162e:	68bb      	ldr	r3, [r7, #8]
 8001630:	fbb2 f3f3 	udiv	r3, r2, r3
 8001634:	4a16      	ldr	r2, [pc, #88]	; (8001690 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001636:	68d2      	ldr	r2, [r2, #12]
 8001638:	0a12      	lsrs	r2, r2, #8
 800163a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800163e:	fb02 f303 	mul.w	r3, r2, r3
 8001642:	617b      	str	r3, [r7, #20]
      break;
 8001644:	e00c      	b.n	8001660 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001646:	4a13      	ldr	r2, [pc, #76]	; (8001694 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001648:	68bb      	ldr	r3, [r7, #8]
 800164a:	fbb2 f3f3 	udiv	r3, r2, r3
 800164e:	4a10      	ldr	r2, [pc, #64]	; (8001690 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001650:	68d2      	ldr	r2, [r2, #12]
 8001652:	0a12      	lsrs	r2, r2, #8
 8001654:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8001658:	fb02 f303 	mul.w	r3, r2, r3
 800165c:	617b      	str	r3, [r7, #20]
      break;
 800165e:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001660:	4b0b      	ldr	r3, [pc, #44]	; (8001690 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001662:	68db      	ldr	r3, [r3, #12]
 8001664:	0e5b      	lsrs	r3, r3, #25
 8001666:	f003 0303 	and.w	r3, r3, #3
 800166a:	3301      	adds	r3, #1
 800166c:	005b      	lsls	r3, r3, #1
 800166e:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8001670:	697a      	ldr	r2, [r7, #20]
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	fbb2 f3f3 	udiv	r3, r2, r3
 8001678:	613b      	str	r3, [r7, #16]
 800167a:	e001      	b.n	8001680 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800167c:	2300      	movs	r3, #0
 800167e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8001680:	693b      	ldr	r3, [r7, #16]
}
 8001682:	4618      	mov	r0, r3
 8001684:	371c      	adds	r7, #28
 8001686:	46bd      	mov	sp, r7
 8001688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800168c:	4770      	bx	lr
 800168e:	bf00      	nop
 8001690:	40021000 	.word	0x40021000
 8001694:	00f42400 	.word	0x00f42400
 8001698:	007a1200 	.word	0x007a1200

0800169c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800169c:	b480      	push	{r7}
 800169e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80016a0:	4b03      	ldr	r3, [pc, #12]	; (80016b0 <HAL_RCC_GetHCLKFreq+0x14>)
 80016a2:	681b      	ldr	r3, [r3, #0]
}
 80016a4:	4618      	mov	r0, r3
 80016a6:	46bd      	mov	sp, r7
 80016a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ac:	4770      	bx	lr
 80016ae:	bf00      	nop
 80016b0:	20000020 	.word	0x20000020

080016b4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80016b4:	b580      	push	{r7, lr}
 80016b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80016b8:	f7ff fff0 	bl	800169c <HAL_RCC_GetHCLKFreq>
 80016bc:	4602      	mov	r2, r0
 80016be:	4b06      	ldr	r3, [pc, #24]	; (80016d8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80016c0:	689b      	ldr	r3, [r3, #8]
 80016c2:	0a1b      	lsrs	r3, r3, #8
 80016c4:	f003 0307 	and.w	r3, r3, #7
 80016c8:	4904      	ldr	r1, [pc, #16]	; (80016dc <HAL_RCC_GetPCLK1Freq+0x28>)
 80016ca:	5ccb      	ldrb	r3, [r1, r3]
 80016cc:	f003 031f 	and.w	r3, r3, #31
 80016d0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80016d4:	4618      	mov	r0, r3
 80016d6:	bd80      	pop	{r7, pc}
 80016d8:	40021000 	.word	0x40021000
 80016dc:	08003084 	.word	0x08003084

080016e0 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80016e0:	b480      	push	{r7}
 80016e2:	b083      	sub	sp, #12
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	6078      	str	r0, [r7, #4]
 80016e8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	220f      	movs	r2, #15
 80016ee:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 80016f0:	4b12      	ldr	r3, [pc, #72]	; (800173c <HAL_RCC_GetClockConfig+0x5c>)
 80016f2:	689b      	ldr	r3, [r3, #8]
 80016f4:	f003 0203 	and.w	r2, r3, #3
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 80016fc:	4b0f      	ldr	r3, [pc, #60]	; (800173c <HAL_RCC_GetClockConfig+0x5c>)
 80016fe:	689b      	ldr	r3, [r3, #8]
 8001700:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8001708:	4b0c      	ldr	r3, [pc, #48]	; (800173c <HAL_RCC_GetClockConfig+0x5c>)
 800170a:	689b      	ldr	r3, [r3, #8]
 800170c:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8001714:	4b09      	ldr	r3, [pc, #36]	; (800173c <HAL_RCC_GetClockConfig+0x5c>)
 8001716:	689b      	ldr	r3, [r3, #8]
 8001718:	08db      	lsrs	r3, r3, #3
 800171a:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8001722:	4b07      	ldr	r3, [pc, #28]	; (8001740 <HAL_RCC_GetClockConfig+0x60>)
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	f003 020f 	and.w	r2, r3, #15
 800172a:	683b      	ldr	r3, [r7, #0]
 800172c:	601a      	str	r2, [r3, #0]
}
 800172e:	bf00      	nop
 8001730:	370c      	adds	r7, #12
 8001732:	46bd      	mov	sp, r7
 8001734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001738:	4770      	bx	lr
 800173a:	bf00      	nop
 800173c:	40021000 	.word	0x40021000
 8001740:	40022000 	.word	0x40022000

08001744 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8001744:	b480      	push	{r7}
 8001746:	b087      	sub	sp, #28
 8001748:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800174a:	4b1e      	ldr	r3, [pc, #120]	; (80017c4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800174c:	68db      	ldr	r3, [r3, #12]
 800174e:	f003 0303 	and.w	r3, r3, #3
 8001752:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001754:	4b1b      	ldr	r3, [pc, #108]	; (80017c4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001756:	68db      	ldr	r3, [r3, #12]
 8001758:	091b      	lsrs	r3, r3, #4
 800175a:	f003 030f 	and.w	r3, r3, #15
 800175e:	3301      	adds	r3, #1
 8001760:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8001762:	693b      	ldr	r3, [r7, #16]
 8001764:	2b03      	cmp	r3, #3
 8001766:	d10c      	bne.n	8001782 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001768:	4a17      	ldr	r2, [pc, #92]	; (80017c8 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800176a:	68fb      	ldr	r3, [r7, #12]
 800176c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001770:	4a14      	ldr	r2, [pc, #80]	; (80017c4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001772:	68d2      	ldr	r2, [r2, #12]
 8001774:	0a12      	lsrs	r2, r2, #8
 8001776:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800177a:	fb02 f303 	mul.w	r3, r2, r3
 800177e:	617b      	str	r3, [r7, #20]
    break;
 8001780:	e00c      	b.n	800179c <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001782:	4a12      	ldr	r2, [pc, #72]	; (80017cc <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8001784:	68fb      	ldr	r3, [r7, #12]
 8001786:	fbb2 f3f3 	udiv	r3, r2, r3
 800178a:	4a0e      	ldr	r2, [pc, #56]	; (80017c4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800178c:	68d2      	ldr	r2, [r2, #12]
 800178e:	0a12      	lsrs	r2, r2, #8
 8001790:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8001794:	fb02 f303 	mul.w	r3, r2, r3
 8001798:	617b      	str	r3, [r7, #20]
    break;
 800179a:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800179c:	4b09      	ldr	r3, [pc, #36]	; (80017c4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800179e:	68db      	ldr	r3, [r3, #12]
 80017a0:	0e5b      	lsrs	r3, r3, #25
 80017a2:	f003 0303 	and.w	r3, r3, #3
 80017a6:	3301      	adds	r3, #1
 80017a8:	005b      	lsls	r3, r3, #1
 80017aa:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80017ac:	697a      	ldr	r2, [r7, #20]
 80017ae:	68bb      	ldr	r3, [r7, #8]
 80017b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80017b4:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80017b6:	687b      	ldr	r3, [r7, #4]
}
 80017b8:	4618      	mov	r0, r3
 80017ba:	371c      	adds	r7, #28
 80017bc:	46bd      	mov	sp, r7
 80017be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c2:	4770      	bx	lr
 80017c4:	40021000 	.word	0x40021000
 80017c8:	007a1200 	.word	0x007a1200
 80017cc:	00f42400 	.word	0x00f42400

080017d0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80017d0:	b580      	push	{r7, lr}
 80017d2:	b082      	sub	sp, #8
 80017d4:	af00      	add	r7, sp, #0
 80017d6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	2b00      	cmp	r3, #0
 80017dc:	d101      	bne.n	80017e2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80017de:	2301      	movs	r3, #1
 80017e0:	e049      	b.n	8001876 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80017e8:	b2db      	uxtb	r3, r3
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d106      	bne.n	80017fc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	2200      	movs	r2, #0
 80017f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80017f6:	6878      	ldr	r0, [r7, #4]
 80017f8:	f000 f841 	bl	800187e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	2202      	movs	r2, #2
 8001800:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	681a      	ldr	r2, [r3, #0]
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	3304      	adds	r3, #4
 800180c:	4619      	mov	r1, r3
 800180e:	4610      	mov	r0, r2
 8001810:	f000 fa30 	bl	8001c74 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	2201      	movs	r2, #1
 8001818:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	2201      	movs	r2, #1
 8001820:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	2201      	movs	r2, #1
 8001828:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	2201      	movs	r2, #1
 8001830:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	2201      	movs	r2, #1
 8001838:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	2201      	movs	r2, #1
 8001840:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	2201      	movs	r2, #1
 8001848:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	2201      	movs	r2, #1
 8001850:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	2201      	movs	r2, #1
 8001858:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	2201      	movs	r2, #1
 8001860:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	2201      	movs	r2, #1
 8001868:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	2201      	movs	r2, #1
 8001870:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001874:	2300      	movs	r3, #0
}
 8001876:	4618      	mov	r0, r3
 8001878:	3708      	adds	r7, #8
 800187a:	46bd      	mov	sp, r7
 800187c:	bd80      	pop	{r7, pc}

0800187e <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800187e:	b480      	push	{r7}
 8001880:	b083      	sub	sp, #12
 8001882:	af00      	add	r7, sp, #0
 8001884:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001886:	bf00      	nop
 8001888:	370c      	adds	r7, #12
 800188a:	46bd      	mov	sp, r7
 800188c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001890:	4770      	bx	lr
	...

08001894 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001894:	b480      	push	{r7}
 8001896:	b085      	sub	sp, #20
 8001898:	af00      	add	r7, sp, #0
 800189a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80018a2:	b2db      	uxtb	r3, r3
 80018a4:	2b01      	cmp	r3, #1
 80018a6:	d001      	beq.n	80018ac <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80018a8:	2301      	movs	r3, #1
 80018aa:	e054      	b.n	8001956 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	2202      	movs	r2, #2
 80018b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	68da      	ldr	r2, [r3, #12]
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	f042 0201 	orr.w	r2, r2, #1
 80018c2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	4a26      	ldr	r2, [pc, #152]	; (8001964 <HAL_TIM_Base_Start_IT+0xd0>)
 80018ca:	4293      	cmp	r3, r2
 80018cc:	d022      	beq.n	8001914 <HAL_TIM_Base_Start_IT+0x80>
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80018d6:	d01d      	beq.n	8001914 <HAL_TIM_Base_Start_IT+0x80>
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	4a22      	ldr	r2, [pc, #136]	; (8001968 <HAL_TIM_Base_Start_IT+0xd4>)
 80018de:	4293      	cmp	r3, r2
 80018e0:	d018      	beq.n	8001914 <HAL_TIM_Base_Start_IT+0x80>
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	4a21      	ldr	r2, [pc, #132]	; (800196c <HAL_TIM_Base_Start_IT+0xd8>)
 80018e8:	4293      	cmp	r3, r2
 80018ea:	d013      	beq.n	8001914 <HAL_TIM_Base_Start_IT+0x80>
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	4a1f      	ldr	r2, [pc, #124]	; (8001970 <HAL_TIM_Base_Start_IT+0xdc>)
 80018f2:	4293      	cmp	r3, r2
 80018f4:	d00e      	beq.n	8001914 <HAL_TIM_Base_Start_IT+0x80>
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	4a1e      	ldr	r2, [pc, #120]	; (8001974 <HAL_TIM_Base_Start_IT+0xe0>)
 80018fc:	4293      	cmp	r3, r2
 80018fe:	d009      	beq.n	8001914 <HAL_TIM_Base_Start_IT+0x80>
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	4a1c      	ldr	r2, [pc, #112]	; (8001978 <HAL_TIM_Base_Start_IT+0xe4>)
 8001906:	4293      	cmp	r3, r2
 8001908:	d004      	beq.n	8001914 <HAL_TIM_Base_Start_IT+0x80>
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	4a1b      	ldr	r2, [pc, #108]	; (800197c <HAL_TIM_Base_Start_IT+0xe8>)
 8001910:	4293      	cmp	r3, r2
 8001912:	d115      	bne.n	8001940 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	689a      	ldr	r2, [r3, #8]
 800191a:	4b19      	ldr	r3, [pc, #100]	; (8001980 <HAL_TIM_Base_Start_IT+0xec>)
 800191c:	4013      	ands	r3, r2
 800191e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001920:	68fb      	ldr	r3, [r7, #12]
 8001922:	2b06      	cmp	r3, #6
 8001924:	d015      	beq.n	8001952 <HAL_TIM_Base_Start_IT+0xbe>
 8001926:	68fb      	ldr	r3, [r7, #12]
 8001928:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800192c:	d011      	beq.n	8001952 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	681a      	ldr	r2, [r3, #0]
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	f042 0201 	orr.w	r2, r2, #1
 800193c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800193e:	e008      	b.n	8001952 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	681a      	ldr	r2, [r3, #0]
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	f042 0201 	orr.w	r2, r2, #1
 800194e:	601a      	str	r2, [r3, #0]
 8001950:	e000      	b.n	8001954 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001952:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8001954:	2300      	movs	r3, #0
}
 8001956:	4618      	mov	r0, r3
 8001958:	3714      	adds	r7, #20
 800195a:	46bd      	mov	sp, r7
 800195c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001960:	4770      	bx	lr
 8001962:	bf00      	nop
 8001964:	40012c00 	.word	0x40012c00
 8001968:	40000400 	.word	0x40000400
 800196c:	40000800 	.word	0x40000800
 8001970:	40000c00 	.word	0x40000c00
 8001974:	40013400 	.word	0x40013400
 8001978:	40014000 	.word	0x40014000
 800197c:	40015000 	.word	0x40015000
 8001980:	00010007 	.word	0x00010007

08001984 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001984:	b580      	push	{r7, lr}
 8001986:	b084      	sub	sp, #16
 8001988:	af00      	add	r7, sp, #0
 800198a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	68db      	ldr	r3, [r3, #12]
 8001992:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	691b      	ldr	r3, [r3, #16]
 800199a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800199c:	68bb      	ldr	r3, [r7, #8]
 800199e:	f003 0302 	and.w	r3, r3, #2
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d020      	beq.n	80019e8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80019a6:	68fb      	ldr	r3, [r7, #12]
 80019a8:	f003 0302 	and.w	r3, r3, #2
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	d01b      	beq.n	80019e8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	f06f 0202 	mvn.w	r2, #2
 80019b8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	2201      	movs	r2, #1
 80019be:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	699b      	ldr	r3, [r3, #24]
 80019c6:	f003 0303 	and.w	r3, r3, #3
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d003      	beq.n	80019d6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80019ce:	6878      	ldr	r0, [r7, #4]
 80019d0:	f000 f931 	bl	8001c36 <HAL_TIM_IC_CaptureCallback>
 80019d4:	e005      	b.n	80019e2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80019d6:	6878      	ldr	r0, [r7, #4]
 80019d8:	f000 f923 	bl	8001c22 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80019dc:	6878      	ldr	r0, [r7, #4]
 80019de:	f000 f934 	bl	8001c4a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	2200      	movs	r2, #0
 80019e6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80019e8:	68bb      	ldr	r3, [r7, #8]
 80019ea:	f003 0304 	and.w	r3, r3, #4
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d020      	beq.n	8001a34 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80019f2:	68fb      	ldr	r3, [r7, #12]
 80019f4:	f003 0304 	and.w	r3, r3, #4
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d01b      	beq.n	8001a34 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	f06f 0204 	mvn.w	r2, #4
 8001a04:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	2202      	movs	r2, #2
 8001a0a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	699b      	ldr	r3, [r3, #24]
 8001a12:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d003      	beq.n	8001a22 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001a1a:	6878      	ldr	r0, [r7, #4]
 8001a1c:	f000 f90b 	bl	8001c36 <HAL_TIM_IC_CaptureCallback>
 8001a20:	e005      	b.n	8001a2e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001a22:	6878      	ldr	r0, [r7, #4]
 8001a24:	f000 f8fd 	bl	8001c22 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001a28:	6878      	ldr	r0, [r7, #4]
 8001a2a:	f000 f90e 	bl	8001c4a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	2200      	movs	r2, #0
 8001a32:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8001a34:	68bb      	ldr	r3, [r7, #8]
 8001a36:	f003 0308 	and.w	r3, r3, #8
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d020      	beq.n	8001a80 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8001a3e:	68fb      	ldr	r3, [r7, #12]
 8001a40:	f003 0308 	and.w	r3, r3, #8
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d01b      	beq.n	8001a80 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	f06f 0208 	mvn.w	r2, #8
 8001a50:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	2204      	movs	r2, #4
 8001a56:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	69db      	ldr	r3, [r3, #28]
 8001a5e:	f003 0303 	and.w	r3, r3, #3
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d003      	beq.n	8001a6e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001a66:	6878      	ldr	r0, [r7, #4]
 8001a68:	f000 f8e5 	bl	8001c36 <HAL_TIM_IC_CaptureCallback>
 8001a6c:	e005      	b.n	8001a7a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001a6e:	6878      	ldr	r0, [r7, #4]
 8001a70:	f000 f8d7 	bl	8001c22 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001a74:	6878      	ldr	r0, [r7, #4]
 8001a76:	f000 f8e8 	bl	8001c4a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	2200      	movs	r2, #0
 8001a7e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8001a80:	68bb      	ldr	r3, [r7, #8]
 8001a82:	f003 0310 	and.w	r3, r3, #16
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d020      	beq.n	8001acc <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8001a8a:	68fb      	ldr	r3, [r7, #12]
 8001a8c:	f003 0310 	and.w	r3, r3, #16
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d01b      	beq.n	8001acc <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	f06f 0210 	mvn.w	r2, #16
 8001a9c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	2208      	movs	r2, #8
 8001aa2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	69db      	ldr	r3, [r3, #28]
 8001aaa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d003      	beq.n	8001aba <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001ab2:	6878      	ldr	r0, [r7, #4]
 8001ab4:	f000 f8bf 	bl	8001c36 <HAL_TIM_IC_CaptureCallback>
 8001ab8:	e005      	b.n	8001ac6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001aba:	6878      	ldr	r0, [r7, #4]
 8001abc:	f000 f8b1 	bl	8001c22 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001ac0:	6878      	ldr	r0, [r7, #4]
 8001ac2:	f000 f8c2 	bl	8001c4a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	2200      	movs	r2, #0
 8001aca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8001acc:	68bb      	ldr	r3, [r7, #8]
 8001ace:	f003 0301 	and.w	r3, r3, #1
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d00c      	beq.n	8001af0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8001ad6:	68fb      	ldr	r3, [r7, #12]
 8001ad8:	f003 0301 	and.w	r3, r3, #1
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d007      	beq.n	8001af0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	f06f 0201 	mvn.w	r2, #1
 8001ae8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001aea:	6878      	ldr	r0, [r7, #4]
 8001aec:	f7fe fc9a 	bl	8000424 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8001af0:	68bb      	ldr	r3, [r7, #8]
 8001af2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d104      	bne.n	8001b04 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8001afa:	68bb      	ldr	r3, [r7, #8]
 8001afc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d00c      	beq.n	8001b1e <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8001b04:	68fb      	ldr	r3, [r7, #12]
 8001b06:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d007      	beq.n	8001b1e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	f46f 5202 	mvn.w	r2, #8320	; 0x2080
 8001b16:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001b18:	6878      	ldr	r0, [r7, #4]
 8001b1a:	f000 f969 	bl	8001df0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8001b1e:	68bb      	ldr	r3, [r7, #8]
 8001b20:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d00c      	beq.n	8001b42 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8001b28:	68fb      	ldr	r3, [r7, #12]
 8001b2a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d007      	beq.n	8001b42 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8001b3a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8001b3c:	6878      	ldr	r0, [r7, #4]
 8001b3e:	f000 f961 	bl	8001e04 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8001b42:	68bb      	ldr	r3, [r7, #8]
 8001b44:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d00c      	beq.n	8001b66 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8001b4c:	68fb      	ldr	r3, [r7, #12]
 8001b4e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d007      	beq.n	8001b66 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001b5e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001b60:	6878      	ldr	r0, [r7, #4]
 8001b62:	f000 f87c 	bl	8001c5e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8001b66:	68bb      	ldr	r3, [r7, #8]
 8001b68:	f003 0320 	and.w	r3, r3, #32
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d00c      	beq.n	8001b8a <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8001b70:	68fb      	ldr	r3, [r7, #12]
 8001b72:	f003 0320 	and.w	r3, r3, #32
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d007      	beq.n	8001b8a <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	f06f 0220 	mvn.w	r2, #32
 8001b82:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001b84:	6878      	ldr	r0, [r7, #4]
 8001b86:	f000 f929 	bl	8001ddc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 8001b8a:	68bb      	ldr	r3, [r7, #8]
 8001b8c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d00c      	beq.n	8001bae <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8001b94:	68fb      	ldr	r3, [r7, #12]
 8001b96:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d007      	beq.n	8001bae <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 8001ba6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8001ba8:	6878      	ldr	r0, [r7, #4]
 8001baa:	f000 f935 	bl	8001e18 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 8001bae:	68bb      	ldr	r3, [r7, #8]
 8001bb0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d00c      	beq.n	8001bd2 <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8001bb8:	68fb      	ldr	r3, [r7, #12]
 8001bba:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d007      	beq.n	8001bd2 <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 8001bca:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8001bcc:	6878      	ldr	r0, [r7, #4]
 8001bce:	f000 f92d 	bl	8001e2c <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8001bd2:	68bb      	ldr	r3, [r7, #8]
 8001bd4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d00c      	beq.n	8001bf6 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8001bdc:	68fb      	ldr	r3, [r7, #12]
 8001bde:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d007      	beq.n	8001bf6 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 8001bee:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8001bf0:	6878      	ldr	r0, [r7, #4]
 8001bf2:	f000 f925 	bl	8001e40 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8001bf6:	68bb      	ldr	r3, [r7, #8]
 8001bf8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d00c      	beq.n	8001c1a <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8001c00:	68fb      	ldr	r3, [r7, #12]
 8001c02:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d007      	beq.n	8001c1a <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
 8001c12:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8001c14:	6878      	ldr	r0, [r7, #4]
 8001c16:	f000 f91d 	bl	8001e54 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001c1a:	bf00      	nop
 8001c1c:	3710      	adds	r7, #16
 8001c1e:	46bd      	mov	sp, r7
 8001c20:	bd80      	pop	{r7, pc}

08001c22 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001c22:	b480      	push	{r7}
 8001c24:	b083      	sub	sp, #12
 8001c26:	af00      	add	r7, sp, #0
 8001c28:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001c2a:	bf00      	nop
 8001c2c:	370c      	adds	r7, #12
 8001c2e:	46bd      	mov	sp, r7
 8001c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c34:	4770      	bx	lr

08001c36 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001c36:	b480      	push	{r7}
 8001c38:	b083      	sub	sp, #12
 8001c3a:	af00      	add	r7, sp, #0
 8001c3c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001c3e:	bf00      	nop
 8001c40:	370c      	adds	r7, #12
 8001c42:	46bd      	mov	sp, r7
 8001c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c48:	4770      	bx	lr

08001c4a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001c4a:	b480      	push	{r7}
 8001c4c:	b083      	sub	sp, #12
 8001c4e:	af00      	add	r7, sp, #0
 8001c50:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001c52:	bf00      	nop
 8001c54:	370c      	adds	r7, #12
 8001c56:	46bd      	mov	sp, r7
 8001c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c5c:	4770      	bx	lr

08001c5e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001c5e:	b480      	push	{r7}
 8001c60:	b083      	sub	sp, #12
 8001c62:	af00      	add	r7, sp, #0
 8001c64:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001c66:	bf00      	nop
 8001c68:	370c      	adds	r7, #12
 8001c6a:	46bd      	mov	sp, r7
 8001c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c70:	4770      	bx	lr
	...

08001c74 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8001c74:	b480      	push	{r7}
 8001c76:	b085      	sub	sp, #20
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	6078      	str	r0, [r7, #4]
 8001c7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	4a4c      	ldr	r2, [pc, #304]	; (8001db8 <TIM_Base_SetConfig+0x144>)
 8001c88:	4293      	cmp	r3, r2
 8001c8a:	d017      	beq.n	8001cbc <TIM_Base_SetConfig+0x48>
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001c92:	d013      	beq.n	8001cbc <TIM_Base_SetConfig+0x48>
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	4a49      	ldr	r2, [pc, #292]	; (8001dbc <TIM_Base_SetConfig+0x148>)
 8001c98:	4293      	cmp	r3, r2
 8001c9a:	d00f      	beq.n	8001cbc <TIM_Base_SetConfig+0x48>
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	4a48      	ldr	r2, [pc, #288]	; (8001dc0 <TIM_Base_SetConfig+0x14c>)
 8001ca0:	4293      	cmp	r3, r2
 8001ca2:	d00b      	beq.n	8001cbc <TIM_Base_SetConfig+0x48>
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	4a47      	ldr	r2, [pc, #284]	; (8001dc4 <TIM_Base_SetConfig+0x150>)
 8001ca8:	4293      	cmp	r3, r2
 8001caa:	d007      	beq.n	8001cbc <TIM_Base_SetConfig+0x48>
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	4a46      	ldr	r2, [pc, #280]	; (8001dc8 <TIM_Base_SetConfig+0x154>)
 8001cb0:	4293      	cmp	r3, r2
 8001cb2:	d003      	beq.n	8001cbc <TIM_Base_SetConfig+0x48>
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	4a45      	ldr	r2, [pc, #276]	; (8001dcc <TIM_Base_SetConfig+0x158>)
 8001cb8:	4293      	cmp	r3, r2
 8001cba:	d108      	bne.n	8001cce <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001cbc:	68fb      	ldr	r3, [r7, #12]
 8001cbe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001cc2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001cc4:	683b      	ldr	r3, [r7, #0]
 8001cc6:	685b      	ldr	r3, [r3, #4]
 8001cc8:	68fa      	ldr	r2, [r7, #12]
 8001cca:	4313      	orrs	r3, r2
 8001ccc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	4a39      	ldr	r2, [pc, #228]	; (8001db8 <TIM_Base_SetConfig+0x144>)
 8001cd2:	4293      	cmp	r3, r2
 8001cd4:	d023      	beq.n	8001d1e <TIM_Base_SetConfig+0xaa>
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001cdc:	d01f      	beq.n	8001d1e <TIM_Base_SetConfig+0xaa>
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	4a36      	ldr	r2, [pc, #216]	; (8001dbc <TIM_Base_SetConfig+0x148>)
 8001ce2:	4293      	cmp	r3, r2
 8001ce4:	d01b      	beq.n	8001d1e <TIM_Base_SetConfig+0xaa>
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	4a35      	ldr	r2, [pc, #212]	; (8001dc0 <TIM_Base_SetConfig+0x14c>)
 8001cea:	4293      	cmp	r3, r2
 8001cec:	d017      	beq.n	8001d1e <TIM_Base_SetConfig+0xaa>
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	4a34      	ldr	r2, [pc, #208]	; (8001dc4 <TIM_Base_SetConfig+0x150>)
 8001cf2:	4293      	cmp	r3, r2
 8001cf4:	d013      	beq.n	8001d1e <TIM_Base_SetConfig+0xaa>
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	4a33      	ldr	r2, [pc, #204]	; (8001dc8 <TIM_Base_SetConfig+0x154>)
 8001cfa:	4293      	cmp	r3, r2
 8001cfc:	d00f      	beq.n	8001d1e <TIM_Base_SetConfig+0xaa>
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	4a33      	ldr	r2, [pc, #204]	; (8001dd0 <TIM_Base_SetConfig+0x15c>)
 8001d02:	4293      	cmp	r3, r2
 8001d04:	d00b      	beq.n	8001d1e <TIM_Base_SetConfig+0xaa>
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	4a32      	ldr	r2, [pc, #200]	; (8001dd4 <TIM_Base_SetConfig+0x160>)
 8001d0a:	4293      	cmp	r3, r2
 8001d0c:	d007      	beq.n	8001d1e <TIM_Base_SetConfig+0xaa>
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	4a31      	ldr	r2, [pc, #196]	; (8001dd8 <TIM_Base_SetConfig+0x164>)
 8001d12:	4293      	cmp	r3, r2
 8001d14:	d003      	beq.n	8001d1e <TIM_Base_SetConfig+0xaa>
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	4a2c      	ldr	r2, [pc, #176]	; (8001dcc <TIM_Base_SetConfig+0x158>)
 8001d1a:	4293      	cmp	r3, r2
 8001d1c:	d108      	bne.n	8001d30 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001d1e:	68fb      	ldr	r3, [r7, #12]
 8001d20:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001d24:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001d26:	683b      	ldr	r3, [r7, #0]
 8001d28:	68db      	ldr	r3, [r3, #12]
 8001d2a:	68fa      	ldr	r2, [r7, #12]
 8001d2c:	4313      	orrs	r3, r2
 8001d2e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001d36:	683b      	ldr	r3, [r7, #0]
 8001d38:	695b      	ldr	r3, [r3, #20]
 8001d3a:	4313      	orrs	r3, r2
 8001d3c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	68fa      	ldr	r2, [r7, #12]
 8001d42:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001d44:	683b      	ldr	r3, [r7, #0]
 8001d46:	689a      	ldr	r2, [r3, #8]
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001d4c:	683b      	ldr	r3, [r7, #0]
 8001d4e:	681a      	ldr	r2, [r3, #0]
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	4a18      	ldr	r2, [pc, #96]	; (8001db8 <TIM_Base_SetConfig+0x144>)
 8001d58:	4293      	cmp	r3, r2
 8001d5a:	d013      	beq.n	8001d84 <TIM_Base_SetConfig+0x110>
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	4a1a      	ldr	r2, [pc, #104]	; (8001dc8 <TIM_Base_SetConfig+0x154>)
 8001d60:	4293      	cmp	r3, r2
 8001d62:	d00f      	beq.n	8001d84 <TIM_Base_SetConfig+0x110>
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	4a1a      	ldr	r2, [pc, #104]	; (8001dd0 <TIM_Base_SetConfig+0x15c>)
 8001d68:	4293      	cmp	r3, r2
 8001d6a:	d00b      	beq.n	8001d84 <TIM_Base_SetConfig+0x110>
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	4a19      	ldr	r2, [pc, #100]	; (8001dd4 <TIM_Base_SetConfig+0x160>)
 8001d70:	4293      	cmp	r3, r2
 8001d72:	d007      	beq.n	8001d84 <TIM_Base_SetConfig+0x110>
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	4a18      	ldr	r2, [pc, #96]	; (8001dd8 <TIM_Base_SetConfig+0x164>)
 8001d78:	4293      	cmp	r3, r2
 8001d7a:	d003      	beq.n	8001d84 <TIM_Base_SetConfig+0x110>
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	4a13      	ldr	r2, [pc, #76]	; (8001dcc <TIM_Base_SetConfig+0x158>)
 8001d80:	4293      	cmp	r3, r2
 8001d82:	d103      	bne.n	8001d8c <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001d84:	683b      	ldr	r3, [r7, #0]
 8001d86:	691a      	ldr	r2, [r3, #16]
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	2201      	movs	r2, #1
 8001d90:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	691b      	ldr	r3, [r3, #16]
 8001d96:	f003 0301 	and.w	r3, r3, #1
 8001d9a:	2b01      	cmp	r3, #1
 8001d9c:	d105      	bne.n	8001daa <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	691b      	ldr	r3, [r3, #16]
 8001da2:	f023 0201 	bic.w	r2, r3, #1
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	611a      	str	r2, [r3, #16]
  }
}
 8001daa:	bf00      	nop
 8001dac:	3714      	adds	r7, #20
 8001dae:	46bd      	mov	sp, r7
 8001db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db4:	4770      	bx	lr
 8001db6:	bf00      	nop
 8001db8:	40012c00 	.word	0x40012c00
 8001dbc:	40000400 	.word	0x40000400
 8001dc0:	40000800 	.word	0x40000800
 8001dc4:	40000c00 	.word	0x40000c00
 8001dc8:	40013400 	.word	0x40013400
 8001dcc:	40015000 	.word	0x40015000
 8001dd0:	40014000 	.word	0x40014000
 8001dd4:	40014400 	.word	0x40014400
 8001dd8:	40014800 	.word	0x40014800

08001ddc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8001ddc:	b480      	push	{r7}
 8001dde:	b083      	sub	sp, #12
 8001de0:	af00      	add	r7, sp, #0
 8001de2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8001de4:	bf00      	nop
 8001de6:	370c      	adds	r7, #12
 8001de8:	46bd      	mov	sp, r7
 8001dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dee:	4770      	bx	lr

08001df0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8001df0:	b480      	push	{r7}
 8001df2:	b083      	sub	sp, #12
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8001df8:	bf00      	nop
 8001dfa:	370c      	adds	r7, #12
 8001dfc:	46bd      	mov	sp, r7
 8001dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e02:	4770      	bx	lr

08001e04 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8001e04:	b480      	push	{r7}
 8001e06:	b083      	sub	sp, #12
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8001e0c:	bf00      	nop
 8001e0e:	370c      	adds	r7, #12
 8001e10:	46bd      	mov	sp, r7
 8001e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e16:	4770      	bx	lr

08001e18 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8001e18:	b480      	push	{r7}
 8001e1a:	b083      	sub	sp, #12
 8001e1c:	af00      	add	r7, sp, #0
 8001e1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8001e20:	bf00      	nop
 8001e22:	370c      	adds	r7, #12
 8001e24:	46bd      	mov	sp, r7
 8001e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e2a:	4770      	bx	lr

08001e2c <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8001e2c:	b480      	push	{r7}
 8001e2e:	b083      	sub	sp, #12
 8001e30:	af00      	add	r7, sp, #0
 8001e32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8001e34:	bf00      	nop
 8001e36:	370c      	adds	r7, #12
 8001e38:	46bd      	mov	sp, r7
 8001e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e3e:	4770      	bx	lr

08001e40 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8001e40:	b480      	push	{r7}
 8001e42:	b083      	sub	sp, #12
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8001e48:	bf00      	nop
 8001e4a:	370c      	adds	r7, #12
 8001e4c:	46bd      	mov	sp, r7
 8001e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e52:	4770      	bx	lr

08001e54 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8001e54:	b480      	push	{r7}
 8001e56:	b083      	sub	sp, #12
 8001e58:	af00      	add	r7, sp, #0
 8001e5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8001e5c:	bf00      	nop
 8001e5e:	370c      	adds	r7, #12
 8001e60:	46bd      	mov	sp, r7
 8001e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e66:	4770      	bx	lr

08001e68 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8001e68:	b480      	push	{r7}
 8001e6a:	b085      	sub	sp, #20
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	4603      	mov	r3, r0
 8001e70:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8001e72:	2300      	movs	r3, #0
 8001e74:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8001e76:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001e7a:	2b84      	cmp	r3, #132	; 0x84
 8001e7c:	d005      	beq.n	8001e8a <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8001e7e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001e82:	68fb      	ldr	r3, [r7, #12]
 8001e84:	4413      	add	r3, r2
 8001e86:	3303      	adds	r3, #3
 8001e88:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8001e8a:	68fb      	ldr	r3, [r7, #12]
}
 8001e8c:	4618      	mov	r0, r3
 8001e8e:	3714      	adds	r7, #20
 8001e90:	46bd      	mov	sp, r7
 8001e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e96:	4770      	bx	lr

08001e98 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8001e98:	b580      	push	{r7, lr}
 8001e9a:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8001e9c:	f000 f9d8 	bl	8002250 <vTaskStartScheduler>
  
  return osOK;
 8001ea0:	2300      	movs	r3, #0
}
 8001ea2:	4618      	mov	r0, r3
 8001ea4:	bd80      	pop	{r7, pc}

08001ea6 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8001ea6:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001ea8:	b087      	sub	sp, #28
 8001eaa:	af02      	add	r7, sp, #8
 8001eac:	6078      	str	r0, [r7, #4]
 8001eae:	6039      	str	r1, [r7, #0]

    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
#else
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	685c      	ldr	r4, [r3, #4]
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	681d      	ldr	r5, [r3, #0]
                   thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	691b      	ldr	r3, [r3, #16]
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8001ebc:	b29e      	uxth	r6, r3
                   thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8001ec4:	4618      	mov	r0, r3
 8001ec6:	f7ff ffcf 	bl	8001e68 <makeFreeRtosPriority>
 8001eca:	4602      	mov	r2, r0
 8001ecc:	f107 030c 	add.w	r3, r7, #12
 8001ed0:	9301      	str	r3, [sp, #4]
 8001ed2:	9200      	str	r2, [sp, #0]
 8001ed4:	683b      	ldr	r3, [r7, #0]
 8001ed6:	4632      	mov	r2, r6
 8001ed8:	4629      	mov	r1, r5
 8001eda:	4620      	mov	r0, r4
 8001edc:	f000 f885 	bl	8001fea <xTaskCreate>
 8001ee0:	4603      	mov	r3, r0
 8001ee2:	2b01      	cmp	r3, #1
 8001ee4:	d001      	beq.n	8001eea <osThreadCreate+0x44>
                   &handle) != pdPASS)  {
    return NULL;
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	e000      	b.n	8001eec <osThreadCreate+0x46>
  }     
#endif
  
  return handle;
 8001eea:	68fb      	ldr	r3, [r7, #12]
}
 8001eec:	4618      	mov	r0, r3
 8001eee:	3714      	adds	r7, #20
 8001ef0:	46bd      	mov	sp, r7
 8001ef2:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001ef4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8001ef4:	b480      	push	{r7}
 8001ef6:	b083      	sub	sp, #12
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	f103 0208 	add.w	r2, r3, #8
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	f04f 32ff 	mov.w	r2, #4294967295
 8001f0c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	f103 0208 	add.w	r2, r3, #8
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	f103 0208 	add.w	r2, r3, #8
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	2200      	movs	r2, #0
 8001f26:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8001f28:	bf00      	nop
 8001f2a:	370c      	adds	r7, #12
 8001f2c:	46bd      	mov	sp, r7
 8001f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f32:	4770      	bx	lr

08001f34 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8001f34:	b480      	push	{r7}
 8001f36:	b083      	sub	sp, #12
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	2200      	movs	r2, #0
 8001f40:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8001f42:	bf00      	nop
 8001f44:	370c      	adds	r7, #12
 8001f46:	46bd      	mov	sp, r7
 8001f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f4c:	4770      	bx	lr

08001f4e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8001f4e:	b480      	push	{r7}
 8001f50:	b085      	sub	sp, #20
 8001f52:	af00      	add	r7, sp, #0
 8001f54:	6078      	str	r0, [r7, #4]
 8001f56:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	685b      	ldr	r3, [r3, #4]
 8001f5c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8001f5e:	683b      	ldr	r3, [r7, #0]
 8001f60:	68fa      	ldr	r2, [r7, #12]
 8001f62:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	689a      	ldr	r2, [r3, #8]
 8001f68:	683b      	ldr	r3, [r7, #0]
 8001f6a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	689b      	ldr	r3, [r3, #8]
 8001f70:	683a      	ldr	r2, [r7, #0]
 8001f72:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	683a      	ldr	r2, [r7, #0]
 8001f78:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8001f7a:	683b      	ldr	r3, [r7, #0]
 8001f7c:	687a      	ldr	r2, [r7, #4]
 8001f7e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	1c5a      	adds	r2, r3, #1
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	601a      	str	r2, [r3, #0]
}
 8001f8a:	bf00      	nop
 8001f8c:	3714      	adds	r7, #20
 8001f8e:	46bd      	mov	sp, r7
 8001f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f94:	4770      	bx	lr

08001f96 <uxListRemove>:
	( pxList->uxNumberOfItems )++;
}
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8001f96:	b480      	push	{r7}
 8001f98:	b085      	sub	sp, #20
 8001f9a:	af00      	add	r7, sp, #0
 8001f9c:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	691b      	ldr	r3, [r3, #16]
 8001fa2:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	685b      	ldr	r3, [r3, #4]
 8001fa8:	687a      	ldr	r2, [r7, #4]
 8001faa:	6892      	ldr	r2, [r2, #8]
 8001fac:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	689b      	ldr	r3, [r3, #8]
 8001fb2:	687a      	ldr	r2, [r7, #4]
 8001fb4:	6852      	ldr	r2, [r2, #4]
 8001fb6:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	685b      	ldr	r3, [r3, #4]
 8001fbc:	687a      	ldr	r2, [r7, #4]
 8001fbe:	429a      	cmp	r2, r3
 8001fc0:	d103      	bne.n	8001fca <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	689a      	ldr	r2, [r3, #8]
 8001fc6:	68fb      	ldr	r3, [r7, #12]
 8001fc8:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	2200      	movs	r2, #0
 8001fce:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8001fd0:	68fb      	ldr	r3, [r7, #12]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	1e5a      	subs	r2, r3, #1
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	681b      	ldr	r3, [r3, #0]
}
 8001fde:	4618      	mov	r0, r3
 8001fe0:	3714      	adds	r7, #20
 8001fe2:	46bd      	mov	sp, r7
 8001fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe8:	4770      	bx	lr

08001fea <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8001fea:	b580      	push	{r7, lr}
 8001fec:	b08c      	sub	sp, #48	; 0x30
 8001fee:	af04      	add	r7, sp, #16
 8001ff0:	60f8      	str	r0, [r7, #12]
 8001ff2:	60b9      	str	r1, [r7, #8]
 8001ff4:	603b      	str	r3, [r7, #0]
 8001ff6:	4613      	mov	r3, r2
 8001ff8:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8001ffa:	88fb      	ldrh	r3, [r7, #6]
 8001ffc:	009b      	lsls	r3, r3, #2
 8001ffe:	4618      	mov	r0, r3
 8002000:	f000 fdf2 	bl	8002be8 <pvPortMalloc>
 8002004:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8002006:	697b      	ldr	r3, [r7, #20]
 8002008:	2b00      	cmp	r3, #0
 800200a:	d00e      	beq.n	800202a <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800200c:	2054      	movs	r0, #84	; 0x54
 800200e:	f000 fdeb 	bl	8002be8 <pvPortMalloc>
 8002012:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8002014:	69fb      	ldr	r3, [r7, #28]
 8002016:	2b00      	cmp	r3, #0
 8002018:	d003      	beq.n	8002022 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800201a:	69fb      	ldr	r3, [r7, #28]
 800201c:	697a      	ldr	r2, [r7, #20]
 800201e:	631a      	str	r2, [r3, #48]	; 0x30
 8002020:	e005      	b.n	800202e <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8002022:	6978      	ldr	r0, [r7, #20]
 8002024:	f000 feac 	bl	8002d80 <vPortFree>
 8002028:	e001      	b.n	800202e <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800202a:	2300      	movs	r3, #0
 800202c:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800202e:	69fb      	ldr	r3, [r7, #28]
 8002030:	2b00      	cmp	r3, #0
 8002032:	d013      	beq.n	800205c <xTaskCreate+0x72>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8002034:	88fa      	ldrh	r2, [r7, #6]
 8002036:	2300      	movs	r3, #0
 8002038:	9303      	str	r3, [sp, #12]
 800203a:	69fb      	ldr	r3, [r7, #28]
 800203c:	9302      	str	r3, [sp, #8]
 800203e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002040:	9301      	str	r3, [sp, #4]
 8002042:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002044:	9300      	str	r3, [sp, #0]
 8002046:	683b      	ldr	r3, [r7, #0]
 8002048:	68b9      	ldr	r1, [r7, #8]
 800204a:	68f8      	ldr	r0, [r7, #12]
 800204c:	f000 f80e 	bl	800206c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8002050:	69f8      	ldr	r0, [r7, #28]
 8002052:	f000 f893 	bl	800217c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8002056:	2301      	movs	r3, #1
 8002058:	61bb      	str	r3, [r7, #24]
 800205a:	e002      	b.n	8002062 <xTaskCreate+0x78>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800205c:	f04f 33ff 	mov.w	r3, #4294967295
 8002060:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8002062:	69bb      	ldr	r3, [r7, #24]
	}
 8002064:	4618      	mov	r0, r3
 8002066:	3720      	adds	r7, #32
 8002068:	46bd      	mov	sp, r7
 800206a:	bd80      	pop	{r7, pc}

0800206c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800206c:	b580      	push	{r7, lr}
 800206e:	b088      	sub	sp, #32
 8002070:	af00      	add	r7, sp, #0
 8002072:	60f8      	str	r0, [r7, #12]
 8002074:	60b9      	str	r1, [r7, #8]
 8002076:	607a      	str	r2, [r7, #4]
 8002078:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800207a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800207c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002084:	3b01      	subs	r3, #1
 8002086:	009b      	lsls	r3, r3, #2
 8002088:	4413      	add	r3, r2
 800208a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800208c:	69bb      	ldr	r3, [r7, #24]
 800208e:	f023 0307 	bic.w	r3, r3, #7
 8002092:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8002094:	69bb      	ldr	r3, [r7, #24]
 8002096:	f003 0307 	and.w	r3, r3, #7
 800209a:	2b00      	cmp	r3, #0
 800209c:	d00a      	beq.n	80020b4 <prvInitialiseNewTask+0x48>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800209e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80020a2:	f383 8811 	msr	BASEPRI, r3
 80020a6:	f3bf 8f6f 	isb	sy
 80020aa:	f3bf 8f4f 	dsb	sy
 80020ae:	617b      	str	r3, [r7, #20]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80020b0:	bf00      	nop
 80020b2:	e7fe      	b.n	80020b2 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80020b4:	68bb      	ldr	r3, [r7, #8]
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d01f      	beq.n	80020fa <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80020ba:	2300      	movs	r3, #0
 80020bc:	61fb      	str	r3, [r7, #28]
 80020be:	e012      	b.n	80020e6 <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80020c0:	68ba      	ldr	r2, [r7, #8]
 80020c2:	69fb      	ldr	r3, [r7, #28]
 80020c4:	4413      	add	r3, r2
 80020c6:	7819      	ldrb	r1, [r3, #0]
 80020c8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80020ca:	69fb      	ldr	r3, [r7, #28]
 80020cc:	4413      	add	r3, r2
 80020ce:	3334      	adds	r3, #52	; 0x34
 80020d0:	460a      	mov	r2, r1
 80020d2:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80020d4:	68ba      	ldr	r2, [r7, #8]
 80020d6:	69fb      	ldr	r3, [r7, #28]
 80020d8:	4413      	add	r3, r2
 80020da:	781b      	ldrb	r3, [r3, #0]
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d006      	beq.n	80020ee <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80020e0:	69fb      	ldr	r3, [r7, #28]
 80020e2:	3301      	adds	r3, #1
 80020e4:	61fb      	str	r3, [r7, #28]
 80020e6:	69fb      	ldr	r3, [r7, #28]
 80020e8:	2b0f      	cmp	r3, #15
 80020ea:	d9e9      	bls.n	80020c0 <prvInitialiseNewTask+0x54>
 80020ec:	e000      	b.n	80020f0 <prvInitialiseNewTask+0x84>
			{
				break;
 80020ee:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80020f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80020f2:	2200      	movs	r2, #0
 80020f4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80020f8:	e003      	b.n	8002102 <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80020fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80020fc:	2200      	movs	r2, #0
 80020fe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8002102:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002104:	2b06      	cmp	r3, #6
 8002106:	d901      	bls.n	800210c <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8002108:	2306      	movs	r3, #6
 800210a:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800210c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800210e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002110:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8002112:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002114:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002116:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8002118:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800211a:	2200      	movs	r2, #0
 800211c:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800211e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002120:	3304      	adds	r3, #4
 8002122:	4618      	mov	r0, r3
 8002124:	f7ff ff06 	bl	8001f34 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8002128:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800212a:	3318      	adds	r3, #24
 800212c:	4618      	mov	r0, r3
 800212e:	f7ff ff01 	bl	8001f34 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8002132:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002134:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002136:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002138:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800213a:	f1c3 0207 	rsb	r2, r3, #7
 800213e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002140:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8002142:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002144:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002146:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8002148:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800214a:	2200      	movs	r2, #0
 800214c:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800214e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002150:	2200      	movs	r2, #0
 8002152:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8002156:	683a      	ldr	r2, [r7, #0]
 8002158:	68f9      	ldr	r1, [r7, #12]
 800215a:	69b8      	ldr	r0, [r7, #24]
 800215c:	f000 fb34 	bl	80027c8 <pxPortInitialiseStack>
 8002160:	4602      	mov	r2, r0
 8002162:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002164:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8002166:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002168:	2b00      	cmp	r3, #0
 800216a:	d002      	beq.n	8002172 <prvInitialiseNewTask+0x106>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800216c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800216e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002170:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8002172:	bf00      	nop
 8002174:	3720      	adds	r7, #32
 8002176:	46bd      	mov	sp, r7
 8002178:	bd80      	pop	{r7, pc}
	...

0800217c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800217c:	b580      	push	{r7, lr}
 800217e:	b082      	sub	sp, #8
 8002180:	af00      	add	r7, sp, #0
 8002182:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8002184:	f000 fc4e 	bl	8002a24 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8002188:	4b2a      	ldr	r3, [pc, #168]	; (8002234 <prvAddNewTaskToReadyList+0xb8>)
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	3301      	adds	r3, #1
 800218e:	4a29      	ldr	r2, [pc, #164]	; (8002234 <prvAddNewTaskToReadyList+0xb8>)
 8002190:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8002192:	4b29      	ldr	r3, [pc, #164]	; (8002238 <prvAddNewTaskToReadyList+0xbc>)
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	2b00      	cmp	r3, #0
 8002198:	d109      	bne.n	80021ae <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800219a:	4a27      	ldr	r2, [pc, #156]	; (8002238 <prvAddNewTaskToReadyList+0xbc>)
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80021a0:	4b24      	ldr	r3, [pc, #144]	; (8002234 <prvAddNewTaskToReadyList+0xb8>)
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	2b01      	cmp	r3, #1
 80021a6:	d110      	bne.n	80021ca <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80021a8:	f000 fa70 	bl	800268c <prvInitialiseTaskLists>
 80021ac:	e00d      	b.n	80021ca <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80021ae:	4b23      	ldr	r3, [pc, #140]	; (800223c <prvAddNewTaskToReadyList+0xc0>)
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d109      	bne.n	80021ca <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80021b6:	4b20      	ldr	r3, [pc, #128]	; (8002238 <prvAddNewTaskToReadyList+0xbc>)
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021c0:	429a      	cmp	r2, r3
 80021c2:	d802      	bhi.n	80021ca <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80021c4:	4a1c      	ldr	r2, [pc, #112]	; (8002238 <prvAddNewTaskToReadyList+0xbc>)
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80021ca:	4b1d      	ldr	r3, [pc, #116]	; (8002240 <prvAddNewTaskToReadyList+0xc4>)
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	3301      	adds	r3, #1
 80021d0:	4a1b      	ldr	r2, [pc, #108]	; (8002240 <prvAddNewTaskToReadyList+0xc4>)
 80021d2:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021d8:	2201      	movs	r2, #1
 80021da:	409a      	lsls	r2, r3
 80021dc:	4b19      	ldr	r3, [pc, #100]	; (8002244 <prvAddNewTaskToReadyList+0xc8>)
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	4313      	orrs	r3, r2
 80021e2:	4a18      	ldr	r2, [pc, #96]	; (8002244 <prvAddNewTaskToReadyList+0xc8>)
 80021e4:	6013      	str	r3, [r2, #0]
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80021ea:	4613      	mov	r3, r2
 80021ec:	009b      	lsls	r3, r3, #2
 80021ee:	4413      	add	r3, r2
 80021f0:	009b      	lsls	r3, r3, #2
 80021f2:	4a15      	ldr	r2, [pc, #84]	; (8002248 <prvAddNewTaskToReadyList+0xcc>)
 80021f4:	441a      	add	r2, r3
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	3304      	adds	r3, #4
 80021fa:	4619      	mov	r1, r3
 80021fc:	4610      	mov	r0, r2
 80021fe:	f7ff fea6 	bl	8001f4e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8002202:	f000 fc3f 	bl	8002a84 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8002206:	4b0d      	ldr	r3, [pc, #52]	; (800223c <prvAddNewTaskToReadyList+0xc0>)
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	2b00      	cmp	r3, #0
 800220c:	d00e      	beq.n	800222c <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800220e:	4b0a      	ldr	r3, [pc, #40]	; (8002238 <prvAddNewTaskToReadyList+0xbc>)
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002218:	429a      	cmp	r2, r3
 800221a:	d207      	bcs.n	800222c <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800221c:	4b0b      	ldr	r3, [pc, #44]	; (800224c <prvAddNewTaskToReadyList+0xd0>)
 800221e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002222:	601a      	str	r2, [r3, #0]
 8002224:	f3bf 8f4f 	dsb	sy
 8002228:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800222c:	bf00      	nop
 800222e:	3708      	adds	r7, #8
 8002230:	46bd      	mov	sp, r7
 8002232:	bd80      	pop	{r7, pc}
 8002234:	200001a4 	.word	0x200001a4
 8002238:	200000a4 	.word	0x200000a4
 800223c:	200001b0 	.word	0x200001b0
 8002240:	200001c0 	.word	0x200001c0
 8002244:	200001ac 	.word	0x200001ac
 8002248:	200000a8 	.word	0x200000a8
 800224c:	e000ed04 	.word	0xe000ed04

08002250 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8002250:	b580      	push	{r7, lr}
 8002252:	b086      	sub	sp, #24
 8002254:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 8002256:	4b1c      	ldr	r3, [pc, #112]	; (80022c8 <vTaskStartScheduler+0x78>)
 8002258:	9301      	str	r3, [sp, #4]
 800225a:	2300      	movs	r3, #0
 800225c:	9300      	str	r3, [sp, #0]
 800225e:	2300      	movs	r3, #0
 8002260:	2280      	movs	r2, #128	; 0x80
 8002262:	491a      	ldr	r1, [pc, #104]	; (80022cc <vTaskStartScheduler+0x7c>)
 8002264:	481a      	ldr	r0, [pc, #104]	; (80022d0 <vTaskStartScheduler+0x80>)
 8002266:	f7ff fec0 	bl	8001fea <xTaskCreate>
 800226a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	2b01      	cmp	r3, #1
 8002270:	d116      	bne.n	80022a0 <vTaskStartScheduler+0x50>
	__asm volatile
 8002272:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002276:	f383 8811 	msr	BASEPRI, r3
 800227a:	f3bf 8f6f 	isb	sy
 800227e:	f3bf 8f4f 	dsb	sy
 8002282:	60bb      	str	r3, [r7, #8]
}
 8002284:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8002286:	4b13      	ldr	r3, [pc, #76]	; (80022d4 <vTaskStartScheduler+0x84>)
 8002288:	f04f 32ff 	mov.w	r2, #4294967295
 800228c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800228e:	4b12      	ldr	r3, [pc, #72]	; (80022d8 <vTaskStartScheduler+0x88>)
 8002290:	2201      	movs	r2, #1
 8002292:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8002294:	4b11      	ldr	r3, [pc, #68]	; (80022dc <vTaskStartScheduler+0x8c>)
 8002296:	2200      	movs	r2, #0
 8002298:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800229a:	f000 fb21 	bl	80028e0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800229e:	e00e      	b.n	80022be <vTaskStartScheduler+0x6e>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80022a6:	d10a      	bne.n	80022be <vTaskStartScheduler+0x6e>
	__asm volatile
 80022a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80022ac:	f383 8811 	msr	BASEPRI, r3
 80022b0:	f3bf 8f6f 	isb	sy
 80022b4:	f3bf 8f4f 	dsb	sy
 80022b8:	607b      	str	r3, [r7, #4]
}
 80022ba:	bf00      	nop
 80022bc:	e7fe      	b.n	80022bc <vTaskStartScheduler+0x6c>
}
 80022be:	bf00      	nop
 80022c0:	3710      	adds	r7, #16
 80022c2:	46bd      	mov	sp, r7
 80022c4:	bd80      	pop	{r7, pc}
 80022c6:	bf00      	nop
 80022c8:	200001c8 	.word	0x200001c8
 80022cc:	0800306c 	.word	0x0800306c
 80022d0:	0800265d 	.word	0x0800265d
 80022d4:	200001c4 	.word	0x200001c4
 80022d8:	200001b0 	.word	0x200001b0
 80022dc:	200001a8 	.word	0x200001a8

080022e0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80022e0:	b480      	push	{r7}
 80022e2:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80022e4:	4b04      	ldr	r3, [pc, #16]	; (80022f8 <vTaskSuspendAll+0x18>)
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	3301      	adds	r3, #1
 80022ea:	4a03      	ldr	r2, [pc, #12]	; (80022f8 <vTaskSuspendAll+0x18>)
 80022ec:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80022ee:	bf00      	nop
 80022f0:	46bd      	mov	sp, r7
 80022f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f6:	4770      	bx	lr
 80022f8:	200001cc 	.word	0x200001cc

080022fc <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80022fc:	b580      	push	{r7, lr}
 80022fe:	b084      	sub	sp, #16
 8002300:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8002302:	2300      	movs	r3, #0
 8002304:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8002306:	2300      	movs	r3, #0
 8002308:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800230a:	4b41      	ldr	r3, [pc, #260]	; (8002410 <xTaskResumeAll+0x114>)
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	2b00      	cmp	r3, #0
 8002310:	d10a      	bne.n	8002328 <xTaskResumeAll+0x2c>
	__asm volatile
 8002312:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002316:	f383 8811 	msr	BASEPRI, r3
 800231a:	f3bf 8f6f 	isb	sy
 800231e:	f3bf 8f4f 	dsb	sy
 8002322:	603b      	str	r3, [r7, #0]
}
 8002324:	bf00      	nop
 8002326:	e7fe      	b.n	8002326 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8002328:	f000 fb7c 	bl	8002a24 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800232c:	4b38      	ldr	r3, [pc, #224]	; (8002410 <xTaskResumeAll+0x114>)
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	3b01      	subs	r3, #1
 8002332:	4a37      	ldr	r2, [pc, #220]	; (8002410 <xTaskResumeAll+0x114>)
 8002334:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002336:	4b36      	ldr	r3, [pc, #216]	; (8002410 <xTaskResumeAll+0x114>)
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	2b00      	cmp	r3, #0
 800233c:	d161      	bne.n	8002402 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800233e:	4b35      	ldr	r3, [pc, #212]	; (8002414 <xTaskResumeAll+0x118>)
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	2b00      	cmp	r3, #0
 8002344:	d05d      	beq.n	8002402 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002346:	e02e      	b.n	80023a6 <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002348:	4b33      	ldr	r3, [pc, #204]	; (8002418 <xTaskResumeAll+0x11c>)
 800234a:	68db      	ldr	r3, [r3, #12]
 800234c:	68db      	ldr	r3, [r3, #12]
 800234e:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	3318      	adds	r3, #24
 8002354:	4618      	mov	r0, r3
 8002356:	f7ff fe1e 	bl	8001f96 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	3304      	adds	r3, #4
 800235e:	4618      	mov	r0, r3
 8002360:	f7ff fe19 	bl	8001f96 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002368:	2201      	movs	r2, #1
 800236a:	409a      	lsls	r2, r3
 800236c:	4b2b      	ldr	r3, [pc, #172]	; (800241c <xTaskResumeAll+0x120>)
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	4313      	orrs	r3, r2
 8002372:	4a2a      	ldr	r2, [pc, #168]	; (800241c <xTaskResumeAll+0x120>)
 8002374:	6013      	str	r3, [r2, #0]
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800237a:	4613      	mov	r3, r2
 800237c:	009b      	lsls	r3, r3, #2
 800237e:	4413      	add	r3, r2
 8002380:	009b      	lsls	r3, r3, #2
 8002382:	4a27      	ldr	r2, [pc, #156]	; (8002420 <xTaskResumeAll+0x124>)
 8002384:	441a      	add	r2, r3
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	3304      	adds	r3, #4
 800238a:	4619      	mov	r1, r3
 800238c:	4610      	mov	r0, r2
 800238e:	f7ff fdde 	bl	8001f4e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002396:	4b23      	ldr	r3, [pc, #140]	; (8002424 <xTaskResumeAll+0x128>)
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800239c:	429a      	cmp	r2, r3
 800239e:	d302      	bcc.n	80023a6 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 80023a0:	4b21      	ldr	r3, [pc, #132]	; (8002428 <xTaskResumeAll+0x12c>)
 80023a2:	2201      	movs	r2, #1
 80023a4:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80023a6:	4b1c      	ldr	r3, [pc, #112]	; (8002418 <xTaskResumeAll+0x11c>)
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d1cc      	bne.n	8002348 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d001      	beq.n	80023b8 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80023b4:	f000 f9e8 	bl	8002788 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80023b8:	4b1c      	ldr	r3, [pc, #112]	; (800242c <xTaskResumeAll+0x130>)
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d010      	beq.n	80023e6 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80023c4:	f000 f836 	bl	8002434 <xTaskIncrementTick>
 80023c8:	4603      	mov	r3, r0
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d002      	beq.n	80023d4 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 80023ce:	4b16      	ldr	r3, [pc, #88]	; (8002428 <xTaskResumeAll+0x12c>)
 80023d0:	2201      	movs	r2, #1
 80023d2:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	3b01      	subs	r3, #1
 80023d8:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d1f1      	bne.n	80023c4 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 80023e0:	4b12      	ldr	r3, [pc, #72]	; (800242c <xTaskResumeAll+0x130>)
 80023e2:	2200      	movs	r2, #0
 80023e4:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80023e6:	4b10      	ldr	r3, [pc, #64]	; (8002428 <xTaskResumeAll+0x12c>)
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d009      	beq.n	8002402 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80023ee:	2301      	movs	r3, #1
 80023f0:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80023f2:	4b0f      	ldr	r3, [pc, #60]	; (8002430 <xTaskResumeAll+0x134>)
 80023f4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80023f8:	601a      	str	r2, [r3, #0]
 80023fa:	f3bf 8f4f 	dsb	sy
 80023fe:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8002402:	f000 fb3f 	bl	8002a84 <vPortExitCritical>

	return xAlreadyYielded;
 8002406:	68bb      	ldr	r3, [r7, #8]
}
 8002408:	4618      	mov	r0, r3
 800240a:	3710      	adds	r7, #16
 800240c:	46bd      	mov	sp, r7
 800240e:	bd80      	pop	{r7, pc}
 8002410:	200001cc 	.word	0x200001cc
 8002414:	200001a4 	.word	0x200001a4
 8002418:	20000164 	.word	0x20000164
 800241c:	200001ac 	.word	0x200001ac
 8002420:	200000a8 	.word	0x200000a8
 8002424:	200000a4 	.word	0x200000a4
 8002428:	200001b8 	.word	0x200001b8
 800242c:	200001b4 	.word	0x200001b4
 8002430:	e000ed04 	.word	0xe000ed04

08002434 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8002434:	b580      	push	{r7, lr}
 8002436:	b086      	sub	sp, #24
 8002438:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800243a:	2300      	movs	r3, #0
 800243c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800243e:	4b4e      	ldr	r3, [pc, #312]	; (8002578 <xTaskIncrementTick+0x144>)
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	2b00      	cmp	r3, #0
 8002444:	f040 808e 	bne.w	8002564 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8002448:	4b4c      	ldr	r3, [pc, #304]	; (800257c <xTaskIncrementTick+0x148>)
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	3301      	adds	r3, #1
 800244e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8002450:	4a4a      	ldr	r2, [pc, #296]	; (800257c <xTaskIncrementTick+0x148>)
 8002452:	693b      	ldr	r3, [r7, #16]
 8002454:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8002456:	693b      	ldr	r3, [r7, #16]
 8002458:	2b00      	cmp	r3, #0
 800245a:	d120      	bne.n	800249e <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800245c:	4b48      	ldr	r3, [pc, #288]	; (8002580 <xTaskIncrementTick+0x14c>)
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	2b00      	cmp	r3, #0
 8002464:	d00a      	beq.n	800247c <xTaskIncrementTick+0x48>
	__asm volatile
 8002466:	f04f 0350 	mov.w	r3, #80	; 0x50
 800246a:	f383 8811 	msr	BASEPRI, r3
 800246e:	f3bf 8f6f 	isb	sy
 8002472:	f3bf 8f4f 	dsb	sy
 8002476:	603b      	str	r3, [r7, #0]
}
 8002478:	bf00      	nop
 800247a:	e7fe      	b.n	800247a <xTaskIncrementTick+0x46>
 800247c:	4b40      	ldr	r3, [pc, #256]	; (8002580 <xTaskIncrementTick+0x14c>)
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	60fb      	str	r3, [r7, #12]
 8002482:	4b40      	ldr	r3, [pc, #256]	; (8002584 <xTaskIncrementTick+0x150>)
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	4a3e      	ldr	r2, [pc, #248]	; (8002580 <xTaskIncrementTick+0x14c>)
 8002488:	6013      	str	r3, [r2, #0]
 800248a:	4a3e      	ldr	r2, [pc, #248]	; (8002584 <xTaskIncrementTick+0x150>)
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	6013      	str	r3, [r2, #0]
 8002490:	4b3d      	ldr	r3, [pc, #244]	; (8002588 <xTaskIncrementTick+0x154>)
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	3301      	adds	r3, #1
 8002496:	4a3c      	ldr	r2, [pc, #240]	; (8002588 <xTaskIncrementTick+0x154>)
 8002498:	6013      	str	r3, [r2, #0]
 800249a:	f000 f975 	bl	8002788 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800249e:	4b3b      	ldr	r3, [pc, #236]	; (800258c <xTaskIncrementTick+0x158>)
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	693a      	ldr	r2, [r7, #16]
 80024a4:	429a      	cmp	r2, r3
 80024a6:	d348      	bcc.n	800253a <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80024a8:	4b35      	ldr	r3, [pc, #212]	; (8002580 <xTaskIncrementTick+0x14c>)
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d104      	bne.n	80024bc <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80024b2:	4b36      	ldr	r3, [pc, #216]	; (800258c <xTaskIncrementTick+0x158>)
 80024b4:	f04f 32ff 	mov.w	r2, #4294967295
 80024b8:	601a      	str	r2, [r3, #0]
					break;
 80024ba:	e03e      	b.n	800253a <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80024bc:	4b30      	ldr	r3, [pc, #192]	; (8002580 <xTaskIncrementTick+0x14c>)
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	68db      	ldr	r3, [r3, #12]
 80024c2:	68db      	ldr	r3, [r3, #12]
 80024c4:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80024c6:	68bb      	ldr	r3, [r7, #8]
 80024c8:	685b      	ldr	r3, [r3, #4]
 80024ca:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80024cc:	693a      	ldr	r2, [r7, #16]
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	429a      	cmp	r2, r3
 80024d2:	d203      	bcs.n	80024dc <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80024d4:	4a2d      	ldr	r2, [pc, #180]	; (800258c <xTaskIncrementTick+0x158>)
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80024da:	e02e      	b.n	800253a <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80024dc:	68bb      	ldr	r3, [r7, #8]
 80024de:	3304      	adds	r3, #4
 80024e0:	4618      	mov	r0, r3
 80024e2:	f7ff fd58 	bl	8001f96 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80024e6:	68bb      	ldr	r3, [r7, #8]
 80024e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d004      	beq.n	80024f8 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80024ee:	68bb      	ldr	r3, [r7, #8]
 80024f0:	3318      	adds	r3, #24
 80024f2:	4618      	mov	r0, r3
 80024f4:	f7ff fd4f 	bl	8001f96 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80024f8:	68bb      	ldr	r3, [r7, #8]
 80024fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024fc:	2201      	movs	r2, #1
 80024fe:	409a      	lsls	r2, r3
 8002500:	4b23      	ldr	r3, [pc, #140]	; (8002590 <xTaskIncrementTick+0x15c>)
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	4313      	orrs	r3, r2
 8002506:	4a22      	ldr	r2, [pc, #136]	; (8002590 <xTaskIncrementTick+0x15c>)
 8002508:	6013      	str	r3, [r2, #0]
 800250a:	68bb      	ldr	r3, [r7, #8]
 800250c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800250e:	4613      	mov	r3, r2
 8002510:	009b      	lsls	r3, r3, #2
 8002512:	4413      	add	r3, r2
 8002514:	009b      	lsls	r3, r3, #2
 8002516:	4a1f      	ldr	r2, [pc, #124]	; (8002594 <xTaskIncrementTick+0x160>)
 8002518:	441a      	add	r2, r3
 800251a:	68bb      	ldr	r3, [r7, #8]
 800251c:	3304      	adds	r3, #4
 800251e:	4619      	mov	r1, r3
 8002520:	4610      	mov	r0, r2
 8002522:	f7ff fd14 	bl	8001f4e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002526:	68bb      	ldr	r3, [r7, #8]
 8002528:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800252a:	4b1b      	ldr	r3, [pc, #108]	; (8002598 <xTaskIncrementTick+0x164>)
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002530:	429a      	cmp	r2, r3
 8002532:	d3b9      	bcc.n	80024a8 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8002534:	2301      	movs	r3, #1
 8002536:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002538:	e7b6      	b.n	80024a8 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800253a:	4b17      	ldr	r3, [pc, #92]	; (8002598 <xTaskIncrementTick+0x164>)
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002540:	4914      	ldr	r1, [pc, #80]	; (8002594 <xTaskIncrementTick+0x160>)
 8002542:	4613      	mov	r3, r2
 8002544:	009b      	lsls	r3, r3, #2
 8002546:	4413      	add	r3, r2
 8002548:	009b      	lsls	r3, r3, #2
 800254a:	440b      	add	r3, r1
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	2b01      	cmp	r3, #1
 8002550:	d901      	bls.n	8002556 <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 8002552:	2301      	movs	r3, #1
 8002554:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8002556:	4b11      	ldr	r3, [pc, #68]	; (800259c <xTaskIncrementTick+0x168>)
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	2b00      	cmp	r3, #0
 800255c:	d007      	beq.n	800256e <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 800255e:	2301      	movs	r3, #1
 8002560:	617b      	str	r3, [r7, #20]
 8002562:	e004      	b.n	800256e <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8002564:	4b0e      	ldr	r3, [pc, #56]	; (80025a0 <xTaskIncrementTick+0x16c>)
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	3301      	adds	r3, #1
 800256a:	4a0d      	ldr	r2, [pc, #52]	; (80025a0 <xTaskIncrementTick+0x16c>)
 800256c:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800256e:	697b      	ldr	r3, [r7, #20]
}
 8002570:	4618      	mov	r0, r3
 8002572:	3718      	adds	r7, #24
 8002574:	46bd      	mov	sp, r7
 8002576:	bd80      	pop	{r7, pc}
 8002578:	200001cc 	.word	0x200001cc
 800257c:	200001a8 	.word	0x200001a8
 8002580:	2000015c 	.word	0x2000015c
 8002584:	20000160 	.word	0x20000160
 8002588:	200001bc 	.word	0x200001bc
 800258c:	200001c4 	.word	0x200001c4
 8002590:	200001ac 	.word	0x200001ac
 8002594:	200000a8 	.word	0x200000a8
 8002598:	200000a4 	.word	0x200000a4
 800259c:	200001b8 	.word	0x200001b8
 80025a0:	200001b4 	.word	0x200001b4

080025a4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80025a4:	b480      	push	{r7}
 80025a6:	b087      	sub	sp, #28
 80025a8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80025aa:	4b27      	ldr	r3, [pc, #156]	; (8002648 <vTaskSwitchContext+0xa4>)
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d003      	beq.n	80025ba <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80025b2:	4b26      	ldr	r3, [pc, #152]	; (800264c <vTaskSwitchContext+0xa8>)
 80025b4:	2201      	movs	r2, #1
 80025b6:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80025b8:	e03f      	b.n	800263a <vTaskSwitchContext+0x96>
		xYieldPending = pdFALSE;
 80025ba:	4b24      	ldr	r3, [pc, #144]	; (800264c <vTaskSwitchContext+0xa8>)
 80025bc:	2200      	movs	r2, #0
 80025be:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80025c0:	4b23      	ldr	r3, [pc, #140]	; (8002650 <vTaskSwitchContext+0xac>)
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	fab3 f383 	clz	r3, r3
 80025cc:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80025ce:	7afb      	ldrb	r3, [r7, #11]
 80025d0:	f1c3 031f 	rsb	r3, r3, #31
 80025d4:	617b      	str	r3, [r7, #20]
 80025d6:	491f      	ldr	r1, [pc, #124]	; (8002654 <vTaskSwitchContext+0xb0>)
 80025d8:	697a      	ldr	r2, [r7, #20]
 80025da:	4613      	mov	r3, r2
 80025dc:	009b      	lsls	r3, r3, #2
 80025de:	4413      	add	r3, r2
 80025e0:	009b      	lsls	r3, r3, #2
 80025e2:	440b      	add	r3, r1
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d10a      	bne.n	8002600 <vTaskSwitchContext+0x5c>
	__asm volatile
 80025ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80025ee:	f383 8811 	msr	BASEPRI, r3
 80025f2:	f3bf 8f6f 	isb	sy
 80025f6:	f3bf 8f4f 	dsb	sy
 80025fa:	607b      	str	r3, [r7, #4]
}
 80025fc:	bf00      	nop
 80025fe:	e7fe      	b.n	80025fe <vTaskSwitchContext+0x5a>
 8002600:	697a      	ldr	r2, [r7, #20]
 8002602:	4613      	mov	r3, r2
 8002604:	009b      	lsls	r3, r3, #2
 8002606:	4413      	add	r3, r2
 8002608:	009b      	lsls	r3, r3, #2
 800260a:	4a12      	ldr	r2, [pc, #72]	; (8002654 <vTaskSwitchContext+0xb0>)
 800260c:	4413      	add	r3, r2
 800260e:	613b      	str	r3, [r7, #16]
 8002610:	693b      	ldr	r3, [r7, #16]
 8002612:	685b      	ldr	r3, [r3, #4]
 8002614:	685a      	ldr	r2, [r3, #4]
 8002616:	693b      	ldr	r3, [r7, #16]
 8002618:	605a      	str	r2, [r3, #4]
 800261a:	693b      	ldr	r3, [r7, #16]
 800261c:	685a      	ldr	r2, [r3, #4]
 800261e:	693b      	ldr	r3, [r7, #16]
 8002620:	3308      	adds	r3, #8
 8002622:	429a      	cmp	r2, r3
 8002624:	d104      	bne.n	8002630 <vTaskSwitchContext+0x8c>
 8002626:	693b      	ldr	r3, [r7, #16]
 8002628:	685b      	ldr	r3, [r3, #4]
 800262a:	685a      	ldr	r2, [r3, #4]
 800262c:	693b      	ldr	r3, [r7, #16]
 800262e:	605a      	str	r2, [r3, #4]
 8002630:	693b      	ldr	r3, [r7, #16]
 8002632:	685b      	ldr	r3, [r3, #4]
 8002634:	68db      	ldr	r3, [r3, #12]
 8002636:	4a08      	ldr	r2, [pc, #32]	; (8002658 <vTaskSwitchContext+0xb4>)
 8002638:	6013      	str	r3, [r2, #0]
}
 800263a:	bf00      	nop
 800263c:	371c      	adds	r7, #28
 800263e:	46bd      	mov	sp, r7
 8002640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002644:	4770      	bx	lr
 8002646:	bf00      	nop
 8002648:	200001cc 	.word	0x200001cc
 800264c:	200001b8 	.word	0x200001b8
 8002650:	200001ac 	.word	0x200001ac
 8002654:	200000a8 	.word	0x200000a8
 8002658:	200000a4 	.word	0x200000a4

0800265c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800265c:	b580      	push	{r7, lr}
 800265e:	b082      	sub	sp, #8
 8002660:	af00      	add	r7, sp, #0
 8002662:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8002664:	f000 f852 	bl	800270c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8002668:	4b06      	ldr	r3, [pc, #24]	; (8002684 <prvIdleTask+0x28>)
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	2b01      	cmp	r3, #1
 800266e:	d9f9      	bls.n	8002664 <prvIdleTask+0x8>
			{
				taskYIELD();
 8002670:	4b05      	ldr	r3, [pc, #20]	; (8002688 <prvIdleTask+0x2c>)
 8002672:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002676:	601a      	str	r2, [r3, #0]
 8002678:	f3bf 8f4f 	dsb	sy
 800267c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8002680:	e7f0      	b.n	8002664 <prvIdleTask+0x8>
 8002682:	bf00      	nop
 8002684:	200000a8 	.word	0x200000a8
 8002688:	e000ed04 	.word	0xe000ed04

0800268c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800268c:	b580      	push	{r7, lr}
 800268e:	b082      	sub	sp, #8
 8002690:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002692:	2300      	movs	r3, #0
 8002694:	607b      	str	r3, [r7, #4]
 8002696:	e00c      	b.n	80026b2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8002698:	687a      	ldr	r2, [r7, #4]
 800269a:	4613      	mov	r3, r2
 800269c:	009b      	lsls	r3, r3, #2
 800269e:	4413      	add	r3, r2
 80026a0:	009b      	lsls	r3, r3, #2
 80026a2:	4a12      	ldr	r2, [pc, #72]	; (80026ec <prvInitialiseTaskLists+0x60>)
 80026a4:	4413      	add	r3, r2
 80026a6:	4618      	mov	r0, r3
 80026a8:	f7ff fc24 	bl	8001ef4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	3301      	adds	r3, #1
 80026b0:	607b      	str	r3, [r7, #4]
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	2b06      	cmp	r3, #6
 80026b6:	d9ef      	bls.n	8002698 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80026b8:	480d      	ldr	r0, [pc, #52]	; (80026f0 <prvInitialiseTaskLists+0x64>)
 80026ba:	f7ff fc1b 	bl	8001ef4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80026be:	480d      	ldr	r0, [pc, #52]	; (80026f4 <prvInitialiseTaskLists+0x68>)
 80026c0:	f7ff fc18 	bl	8001ef4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80026c4:	480c      	ldr	r0, [pc, #48]	; (80026f8 <prvInitialiseTaskLists+0x6c>)
 80026c6:	f7ff fc15 	bl	8001ef4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80026ca:	480c      	ldr	r0, [pc, #48]	; (80026fc <prvInitialiseTaskLists+0x70>)
 80026cc:	f7ff fc12 	bl	8001ef4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80026d0:	480b      	ldr	r0, [pc, #44]	; (8002700 <prvInitialiseTaskLists+0x74>)
 80026d2:	f7ff fc0f 	bl	8001ef4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80026d6:	4b0b      	ldr	r3, [pc, #44]	; (8002704 <prvInitialiseTaskLists+0x78>)
 80026d8:	4a05      	ldr	r2, [pc, #20]	; (80026f0 <prvInitialiseTaskLists+0x64>)
 80026da:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80026dc:	4b0a      	ldr	r3, [pc, #40]	; (8002708 <prvInitialiseTaskLists+0x7c>)
 80026de:	4a05      	ldr	r2, [pc, #20]	; (80026f4 <prvInitialiseTaskLists+0x68>)
 80026e0:	601a      	str	r2, [r3, #0]
}
 80026e2:	bf00      	nop
 80026e4:	3708      	adds	r7, #8
 80026e6:	46bd      	mov	sp, r7
 80026e8:	bd80      	pop	{r7, pc}
 80026ea:	bf00      	nop
 80026ec:	200000a8 	.word	0x200000a8
 80026f0:	20000134 	.word	0x20000134
 80026f4:	20000148 	.word	0x20000148
 80026f8:	20000164 	.word	0x20000164
 80026fc:	20000178 	.word	0x20000178
 8002700:	20000190 	.word	0x20000190
 8002704:	2000015c 	.word	0x2000015c
 8002708:	20000160 	.word	0x20000160

0800270c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800270c:	b580      	push	{r7, lr}
 800270e:	b082      	sub	sp, #8
 8002710:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002712:	e019      	b.n	8002748 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8002714:	f000 f986 	bl	8002a24 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002718:	4b10      	ldr	r3, [pc, #64]	; (800275c <prvCheckTasksWaitingTermination+0x50>)
 800271a:	68db      	ldr	r3, [r3, #12]
 800271c:	68db      	ldr	r3, [r3, #12]
 800271e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	3304      	adds	r3, #4
 8002724:	4618      	mov	r0, r3
 8002726:	f7ff fc36 	bl	8001f96 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800272a:	4b0d      	ldr	r3, [pc, #52]	; (8002760 <prvCheckTasksWaitingTermination+0x54>)
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	3b01      	subs	r3, #1
 8002730:	4a0b      	ldr	r2, [pc, #44]	; (8002760 <prvCheckTasksWaitingTermination+0x54>)
 8002732:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8002734:	4b0b      	ldr	r3, [pc, #44]	; (8002764 <prvCheckTasksWaitingTermination+0x58>)
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	3b01      	subs	r3, #1
 800273a:	4a0a      	ldr	r2, [pc, #40]	; (8002764 <prvCheckTasksWaitingTermination+0x58>)
 800273c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800273e:	f000 f9a1 	bl	8002a84 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8002742:	6878      	ldr	r0, [r7, #4]
 8002744:	f000 f810 	bl	8002768 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002748:	4b06      	ldr	r3, [pc, #24]	; (8002764 <prvCheckTasksWaitingTermination+0x58>)
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	2b00      	cmp	r3, #0
 800274e:	d1e1      	bne.n	8002714 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8002750:	bf00      	nop
 8002752:	bf00      	nop
 8002754:	3708      	adds	r7, #8
 8002756:	46bd      	mov	sp, r7
 8002758:	bd80      	pop	{r7, pc}
 800275a:	bf00      	nop
 800275c:	20000178 	.word	0x20000178
 8002760:	200001a4 	.word	0x200001a4
 8002764:	2000018c 	.word	0x2000018c

08002768 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8002768:	b580      	push	{r7, lr}
 800276a:	b082      	sub	sp, #8
 800276c:	af00      	add	r7, sp, #0
 800276e:	6078      	str	r0, [r7, #4]

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002774:	4618      	mov	r0, r3
 8002776:	f000 fb03 	bl	8002d80 <vPortFree>
			vPortFree( pxTCB );
 800277a:	6878      	ldr	r0, [r7, #4]
 800277c:	f000 fb00 	bl	8002d80 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8002780:	bf00      	nop
 8002782:	3708      	adds	r7, #8
 8002784:	46bd      	mov	sp, r7
 8002786:	bd80      	pop	{r7, pc}

08002788 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8002788:	b480      	push	{r7}
 800278a:	b083      	sub	sp, #12
 800278c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800278e:	4b0c      	ldr	r3, [pc, #48]	; (80027c0 <prvResetNextTaskUnblockTime+0x38>)
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	2b00      	cmp	r3, #0
 8002796:	d104      	bne.n	80027a2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8002798:	4b0a      	ldr	r3, [pc, #40]	; (80027c4 <prvResetNextTaskUnblockTime+0x3c>)
 800279a:	f04f 32ff 	mov.w	r2, #4294967295
 800279e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80027a0:	e008      	b.n	80027b4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80027a2:	4b07      	ldr	r3, [pc, #28]	; (80027c0 <prvResetNextTaskUnblockTime+0x38>)
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	68db      	ldr	r3, [r3, #12]
 80027a8:	68db      	ldr	r3, [r3, #12]
 80027aa:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	685b      	ldr	r3, [r3, #4]
 80027b0:	4a04      	ldr	r2, [pc, #16]	; (80027c4 <prvResetNextTaskUnblockTime+0x3c>)
 80027b2:	6013      	str	r3, [r2, #0]
}
 80027b4:	bf00      	nop
 80027b6:	370c      	adds	r7, #12
 80027b8:	46bd      	mov	sp, r7
 80027ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027be:	4770      	bx	lr
 80027c0:	2000015c 	.word	0x2000015c
 80027c4:	200001c4 	.word	0x200001c4

080027c8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80027c8:	b480      	push	{r7}
 80027ca:	b085      	sub	sp, #20
 80027cc:	af00      	add	r7, sp, #0
 80027ce:	60f8      	str	r0, [r7, #12]
 80027d0:	60b9      	str	r1, [r7, #8]
 80027d2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	3b04      	subs	r3, #4
 80027d8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80027e0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	3b04      	subs	r3, #4
 80027e6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80027e8:	68bb      	ldr	r3, [r7, #8]
 80027ea:	f023 0201 	bic.w	r2, r3, #1
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	3b04      	subs	r3, #4
 80027f6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80027f8:	4a0c      	ldr	r2, [pc, #48]	; (800282c <pxPortInitialiseStack+0x64>)
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	3b14      	subs	r3, #20
 8002802:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8002804:	687a      	ldr	r2, [r7, #4]
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	3b04      	subs	r3, #4
 800280e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	f06f 0202 	mvn.w	r2, #2
 8002816:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	3b20      	subs	r3, #32
 800281c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800281e:	68fb      	ldr	r3, [r7, #12]
}
 8002820:	4618      	mov	r0, r3
 8002822:	3714      	adds	r7, #20
 8002824:	46bd      	mov	sp, r7
 8002826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800282a:	4770      	bx	lr
 800282c:	08002831 	.word	0x08002831

08002830 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8002830:	b480      	push	{r7}
 8002832:	b085      	sub	sp, #20
 8002834:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8002836:	2300      	movs	r3, #0
 8002838:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800283a:	4b12      	ldr	r3, [pc, #72]	; (8002884 <prvTaskExitError+0x54>)
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002842:	d00a      	beq.n	800285a <prvTaskExitError+0x2a>
	__asm volatile
 8002844:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002848:	f383 8811 	msr	BASEPRI, r3
 800284c:	f3bf 8f6f 	isb	sy
 8002850:	f3bf 8f4f 	dsb	sy
 8002854:	60fb      	str	r3, [r7, #12]
}
 8002856:	bf00      	nop
 8002858:	e7fe      	b.n	8002858 <prvTaskExitError+0x28>
	__asm volatile
 800285a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800285e:	f383 8811 	msr	BASEPRI, r3
 8002862:	f3bf 8f6f 	isb	sy
 8002866:	f3bf 8f4f 	dsb	sy
 800286a:	60bb      	str	r3, [r7, #8]
}
 800286c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800286e:	bf00      	nop
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	2b00      	cmp	r3, #0
 8002874:	d0fc      	beq.n	8002870 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8002876:	bf00      	nop
 8002878:	bf00      	nop
 800287a:	3714      	adds	r7, #20
 800287c:	46bd      	mov	sp, r7
 800287e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002882:	4770      	bx	lr
 8002884:	2000002c 	.word	0x2000002c
	...

08002890 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8002890:	4b07      	ldr	r3, [pc, #28]	; (80028b0 <pxCurrentTCBConst2>)
 8002892:	6819      	ldr	r1, [r3, #0]
 8002894:	6808      	ldr	r0, [r1, #0]
 8002896:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800289a:	f380 8809 	msr	PSP, r0
 800289e:	f3bf 8f6f 	isb	sy
 80028a2:	f04f 0000 	mov.w	r0, #0
 80028a6:	f380 8811 	msr	BASEPRI, r0
 80028aa:	4770      	bx	lr
 80028ac:	f3af 8000 	nop.w

080028b0 <pxCurrentTCBConst2>:
 80028b0:	200000a4 	.word	0x200000a4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80028b4:	bf00      	nop
 80028b6:	bf00      	nop

080028b8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80028b8:	4808      	ldr	r0, [pc, #32]	; (80028dc <prvPortStartFirstTask+0x24>)
 80028ba:	6800      	ldr	r0, [r0, #0]
 80028bc:	6800      	ldr	r0, [r0, #0]
 80028be:	f380 8808 	msr	MSP, r0
 80028c2:	f04f 0000 	mov.w	r0, #0
 80028c6:	f380 8814 	msr	CONTROL, r0
 80028ca:	b662      	cpsie	i
 80028cc:	b661      	cpsie	f
 80028ce:	f3bf 8f4f 	dsb	sy
 80028d2:	f3bf 8f6f 	isb	sy
 80028d6:	df00      	svc	0
 80028d8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80028da:	bf00      	nop
 80028dc:	e000ed08 	.word	0xe000ed08

080028e0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80028e0:	b580      	push	{r7, lr}
 80028e2:	b086      	sub	sp, #24
 80028e4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80028e6:	4b46      	ldr	r3, [pc, #280]	; (8002a00 <xPortStartScheduler+0x120>)
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	4a46      	ldr	r2, [pc, #280]	; (8002a04 <xPortStartScheduler+0x124>)
 80028ec:	4293      	cmp	r3, r2
 80028ee:	d10a      	bne.n	8002906 <xPortStartScheduler+0x26>
	__asm volatile
 80028f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80028f4:	f383 8811 	msr	BASEPRI, r3
 80028f8:	f3bf 8f6f 	isb	sy
 80028fc:	f3bf 8f4f 	dsb	sy
 8002900:	613b      	str	r3, [r7, #16]
}
 8002902:	bf00      	nop
 8002904:	e7fe      	b.n	8002904 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8002906:	4b3e      	ldr	r3, [pc, #248]	; (8002a00 <xPortStartScheduler+0x120>)
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	4a3f      	ldr	r2, [pc, #252]	; (8002a08 <xPortStartScheduler+0x128>)
 800290c:	4293      	cmp	r3, r2
 800290e:	d10a      	bne.n	8002926 <xPortStartScheduler+0x46>
	__asm volatile
 8002910:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002914:	f383 8811 	msr	BASEPRI, r3
 8002918:	f3bf 8f6f 	isb	sy
 800291c:	f3bf 8f4f 	dsb	sy
 8002920:	60fb      	str	r3, [r7, #12]
}
 8002922:	bf00      	nop
 8002924:	e7fe      	b.n	8002924 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8002926:	4b39      	ldr	r3, [pc, #228]	; (8002a0c <xPortStartScheduler+0x12c>)
 8002928:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800292a:	697b      	ldr	r3, [r7, #20]
 800292c:	781b      	ldrb	r3, [r3, #0]
 800292e:	b2db      	uxtb	r3, r3
 8002930:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8002932:	697b      	ldr	r3, [r7, #20]
 8002934:	22ff      	movs	r2, #255	; 0xff
 8002936:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8002938:	697b      	ldr	r3, [r7, #20]
 800293a:	781b      	ldrb	r3, [r3, #0]
 800293c:	b2db      	uxtb	r3, r3
 800293e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8002940:	78fb      	ldrb	r3, [r7, #3]
 8002942:	b2db      	uxtb	r3, r3
 8002944:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8002948:	b2da      	uxtb	r2, r3
 800294a:	4b31      	ldr	r3, [pc, #196]	; (8002a10 <xPortStartScheduler+0x130>)
 800294c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800294e:	4b31      	ldr	r3, [pc, #196]	; (8002a14 <xPortStartScheduler+0x134>)
 8002950:	2207      	movs	r2, #7
 8002952:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8002954:	e009      	b.n	800296a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8002956:	4b2f      	ldr	r3, [pc, #188]	; (8002a14 <xPortStartScheduler+0x134>)
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	3b01      	subs	r3, #1
 800295c:	4a2d      	ldr	r2, [pc, #180]	; (8002a14 <xPortStartScheduler+0x134>)
 800295e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8002960:	78fb      	ldrb	r3, [r7, #3]
 8002962:	b2db      	uxtb	r3, r3
 8002964:	005b      	lsls	r3, r3, #1
 8002966:	b2db      	uxtb	r3, r3
 8002968:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800296a:	78fb      	ldrb	r3, [r7, #3]
 800296c:	b2db      	uxtb	r3, r3
 800296e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002972:	2b80      	cmp	r3, #128	; 0x80
 8002974:	d0ef      	beq.n	8002956 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8002976:	4b27      	ldr	r3, [pc, #156]	; (8002a14 <xPortStartScheduler+0x134>)
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	f1c3 0307 	rsb	r3, r3, #7
 800297e:	2b04      	cmp	r3, #4
 8002980:	d00a      	beq.n	8002998 <xPortStartScheduler+0xb8>
	__asm volatile
 8002982:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002986:	f383 8811 	msr	BASEPRI, r3
 800298a:	f3bf 8f6f 	isb	sy
 800298e:	f3bf 8f4f 	dsb	sy
 8002992:	60bb      	str	r3, [r7, #8]
}
 8002994:	bf00      	nop
 8002996:	e7fe      	b.n	8002996 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8002998:	4b1e      	ldr	r3, [pc, #120]	; (8002a14 <xPortStartScheduler+0x134>)
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	021b      	lsls	r3, r3, #8
 800299e:	4a1d      	ldr	r2, [pc, #116]	; (8002a14 <xPortStartScheduler+0x134>)
 80029a0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80029a2:	4b1c      	ldr	r3, [pc, #112]	; (8002a14 <xPortStartScheduler+0x134>)
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80029aa:	4a1a      	ldr	r2, [pc, #104]	; (8002a14 <xPortStartScheduler+0x134>)
 80029ac:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	b2da      	uxtb	r2, r3
 80029b2:	697b      	ldr	r3, [r7, #20]
 80029b4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80029b6:	4b18      	ldr	r3, [pc, #96]	; (8002a18 <xPortStartScheduler+0x138>)
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	4a17      	ldr	r2, [pc, #92]	; (8002a18 <xPortStartScheduler+0x138>)
 80029bc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80029c0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80029c2:	4b15      	ldr	r3, [pc, #84]	; (8002a18 <xPortStartScheduler+0x138>)
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	4a14      	ldr	r2, [pc, #80]	; (8002a18 <xPortStartScheduler+0x138>)
 80029c8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80029cc:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80029ce:	f000 f8dd 	bl	8002b8c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80029d2:	4b12      	ldr	r3, [pc, #72]	; (8002a1c <xPortStartScheduler+0x13c>)
 80029d4:	2200      	movs	r2, #0
 80029d6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80029d8:	f000 f8fc 	bl	8002bd4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80029dc:	4b10      	ldr	r3, [pc, #64]	; (8002a20 <xPortStartScheduler+0x140>)
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	4a0f      	ldr	r2, [pc, #60]	; (8002a20 <xPortStartScheduler+0x140>)
 80029e2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80029e6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80029e8:	f7ff ff66 	bl	80028b8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80029ec:	f7ff fdda 	bl	80025a4 <vTaskSwitchContext>
	prvTaskExitError();
 80029f0:	f7ff ff1e 	bl	8002830 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80029f4:	2300      	movs	r3, #0
}
 80029f6:	4618      	mov	r0, r3
 80029f8:	3718      	adds	r7, #24
 80029fa:	46bd      	mov	sp, r7
 80029fc:	bd80      	pop	{r7, pc}
 80029fe:	bf00      	nop
 8002a00:	e000ed00 	.word	0xe000ed00
 8002a04:	410fc271 	.word	0x410fc271
 8002a08:	410fc270 	.word	0x410fc270
 8002a0c:	e000e400 	.word	0xe000e400
 8002a10:	200001d0 	.word	0x200001d0
 8002a14:	200001d4 	.word	0x200001d4
 8002a18:	e000ed20 	.word	0xe000ed20
 8002a1c:	2000002c 	.word	0x2000002c
 8002a20:	e000ef34 	.word	0xe000ef34

08002a24 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8002a24:	b480      	push	{r7}
 8002a26:	b083      	sub	sp, #12
 8002a28:	af00      	add	r7, sp, #0
	__asm volatile
 8002a2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a2e:	f383 8811 	msr	BASEPRI, r3
 8002a32:	f3bf 8f6f 	isb	sy
 8002a36:	f3bf 8f4f 	dsb	sy
 8002a3a:	607b      	str	r3, [r7, #4]
}
 8002a3c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8002a3e:	4b0f      	ldr	r3, [pc, #60]	; (8002a7c <vPortEnterCritical+0x58>)
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	3301      	adds	r3, #1
 8002a44:	4a0d      	ldr	r2, [pc, #52]	; (8002a7c <vPortEnterCritical+0x58>)
 8002a46:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8002a48:	4b0c      	ldr	r3, [pc, #48]	; (8002a7c <vPortEnterCritical+0x58>)
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	2b01      	cmp	r3, #1
 8002a4e:	d10f      	bne.n	8002a70 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8002a50:	4b0b      	ldr	r3, [pc, #44]	; (8002a80 <vPortEnterCritical+0x5c>)
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	b2db      	uxtb	r3, r3
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d00a      	beq.n	8002a70 <vPortEnterCritical+0x4c>
	__asm volatile
 8002a5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a5e:	f383 8811 	msr	BASEPRI, r3
 8002a62:	f3bf 8f6f 	isb	sy
 8002a66:	f3bf 8f4f 	dsb	sy
 8002a6a:	603b      	str	r3, [r7, #0]
}
 8002a6c:	bf00      	nop
 8002a6e:	e7fe      	b.n	8002a6e <vPortEnterCritical+0x4a>
	}
}
 8002a70:	bf00      	nop
 8002a72:	370c      	adds	r7, #12
 8002a74:	46bd      	mov	sp, r7
 8002a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a7a:	4770      	bx	lr
 8002a7c:	2000002c 	.word	0x2000002c
 8002a80:	e000ed04 	.word	0xe000ed04

08002a84 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8002a84:	b480      	push	{r7}
 8002a86:	b083      	sub	sp, #12
 8002a88:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8002a8a:	4b12      	ldr	r3, [pc, #72]	; (8002ad4 <vPortExitCritical+0x50>)
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d10a      	bne.n	8002aa8 <vPortExitCritical+0x24>
	__asm volatile
 8002a92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a96:	f383 8811 	msr	BASEPRI, r3
 8002a9a:	f3bf 8f6f 	isb	sy
 8002a9e:	f3bf 8f4f 	dsb	sy
 8002aa2:	607b      	str	r3, [r7, #4]
}
 8002aa4:	bf00      	nop
 8002aa6:	e7fe      	b.n	8002aa6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8002aa8:	4b0a      	ldr	r3, [pc, #40]	; (8002ad4 <vPortExitCritical+0x50>)
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	3b01      	subs	r3, #1
 8002aae:	4a09      	ldr	r2, [pc, #36]	; (8002ad4 <vPortExitCritical+0x50>)
 8002ab0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8002ab2:	4b08      	ldr	r3, [pc, #32]	; (8002ad4 <vPortExitCritical+0x50>)
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d105      	bne.n	8002ac6 <vPortExitCritical+0x42>
 8002aba:	2300      	movs	r3, #0
 8002abc:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8002abe:	683b      	ldr	r3, [r7, #0]
 8002ac0:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8002ac4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8002ac6:	bf00      	nop
 8002ac8:	370c      	adds	r7, #12
 8002aca:	46bd      	mov	sp, r7
 8002acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad0:	4770      	bx	lr
 8002ad2:	bf00      	nop
 8002ad4:	2000002c 	.word	0x2000002c
	...

08002ae0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8002ae0:	f3ef 8009 	mrs	r0, PSP
 8002ae4:	f3bf 8f6f 	isb	sy
 8002ae8:	4b15      	ldr	r3, [pc, #84]	; (8002b40 <pxCurrentTCBConst>)
 8002aea:	681a      	ldr	r2, [r3, #0]
 8002aec:	f01e 0f10 	tst.w	lr, #16
 8002af0:	bf08      	it	eq
 8002af2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8002af6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002afa:	6010      	str	r0, [r2, #0]
 8002afc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8002b00:	f04f 0050 	mov.w	r0, #80	; 0x50
 8002b04:	f380 8811 	msr	BASEPRI, r0
 8002b08:	f3bf 8f4f 	dsb	sy
 8002b0c:	f3bf 8f6f 	isb	sy
 8002b10:	f7ff fd48 	bl	80025a4 <vTaskSwitchContext>
 8002b14:	f04f 0000 	mov.w	r0, #0
 8002b18:	f380 8811 	msr	BASEPRI, r0
 8002b1c:	bc09      	pop	{r0, r3}
 8002b1e:	6819      	ldr	r1, [r3, #0]
 8002b20:	6808      	ldr	r0, [r1, #0]
 8002b22:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002b26:	f01e 0f10 	tst.w	lr, #16
 8002b2a:	bf08      	it	eq
 8002b2c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8002b30:	f380 8809 	msr	PSP, r0
 8002b34:	f3bf 8f6f 	isb	sy
 8002b38:	4770      	bx	lr
 8002b3a:	bf00      	nop
 8002b3c:	f3af 8000 	nop.w

08002b40 <pxCurrentTCBConst>:
 8002b40:	200000a4 	.word	0x200000a4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8002b44:	bf00      	nop
 8002b46:	bf00      	nop

08002b48 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8002b48:	b580      	push	{r7, lr}
 8002b4a:	b082      	sub	sp, #8
 8002b4c:	af00      	add	r7, sp, #0
	__asm volatile
 8002b4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b52:	f383 8811 	msr	BASEPRI, r3
 8002b56:	f3bf 8f6f 	isb	sy
 8002b5a:	f3bf 8f4f 	dsb	sy
 8002b5e:	607b      	str	r3, [r7, #4]
}
 8002b60:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8002b62:	f7ff fc67 	bl	8002434 <xTaskIncrementTick>
 8002b66:	4603      	mov	r3, r0
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d003      	beq.n	8002b74 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8002b6c:	4b06      	ldr	r3, [pc, #24]	; (8002b88 <SysTick_Handler+0x40>)
 8002b6e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002b72:	601a      	str	r2, [r3, #0]
 8002b74:	2300      	movs	r3, #0
 8002b76:	603b      	str	r3, [r7, #0]
	__asm volatile
 8002b78:	683b      	ldr	r3, [r7, #0]
 8002b7a:	f383 8811 	msr	BASEPRI, r3
}
 8002b7e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8002b80:	bf00      	nop
 8002b82:	3708      	adds	r7, #8
 8002b84:	46bd      	mov	sp, r7
 8002b86:	bd80      	pop	{r7, pc}
 8002b88:	e000ed04 	.word	0xe000ed04

08002b8c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8002b8c:	b480      	push	{r7}
 8002b8e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8002b90:	4b0b      	ldr	r3, [pc, #44]	; (8002bc0 <vPortSetupTimerInterrupt+0x34>)
 8002b92:	2200      	movs	r2, #0
 8002b94:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8002b96:	4b0b      	ldr	r3, [pc, #44]	; (8002bc4 <vPortSetupTimerInterrupt+0x38>)
 8002b98:	2200      	movs	r2, #0
 8002b9a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8002b9c:	4b0a      	ldr	r3, [pc, #40]	; (8002bc8 <vPortSetupTimerInterrupt+0x3c>)
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	4a0a      	ldr	r2, [pc, #40]	; (8002bcc <vPortSetupTimerInterrupt+0x40>)
 8002ba2:	fba2 2303 	umull	r2, r3, r2, r3
 8002ba6:	099b      	lsrs	r3, r3, #6
 8002ba8:	4a09      	ldr	r2, [pc, #36]	; (8002bd0 <vPortSetupTimerInterrupt+0x44>)
 8002baa:	3b01      	subs	r3, #1
 8002bac:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8002bae:	4b04      	ldr	r3, [pc, #16]	; (8002bc0 <vPortSetupTimerInterrupt+0x34>)
 8002bb0:	2207      	movs	r2, #7
 8002bb2:	601a      	str	r2, [r3, #0]
}
 8002bb4:	bf00      	nop
 8002bb6:	46bd      	mov	sp, r7
 8002bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bbc:	4770      	bx	lr
 8002bbe:	bf00      	nop
 8002bc0:	e000e010 	.word	0xe000e010
 8002bc4:	e000e018 	.word	0xe000e018
 8002bc8:	20000020 	.word	0x20000020
 8002bcc:	10624dd3 	.word	0x10624dd3
 8002bd0:	e000e014 	.word	0xe000e014

08002bd4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8002bd4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8002be4 <vPortEnableVFP+0x10>
 8002bd8:	6801      	ldr	r1, [r0, #0]
 8002bda:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8002bde:	6001      	str	r1, [r0, #0]
 8002be0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8002be2:	bf00      	nop
 8002be4:	e000ed88 	.word	0xe000ed88

08002be8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8002be8:	b580      	push	{r7, lr}
 8002bea:	b08a      	sub	sp, #40	; 0x28
 8002bec:	af00      	add	r7, sp, #0
 8002bee:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8002bf0:	2300      	movs	r3, #0
 8002bf2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8002bf4:	f7ff fb74 	bl	80022e0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8002bf8:	4b5b      	ldr	r3, [pc, #364]	; (8002d68 <pvPortMalloc+0x180>)
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d101      	bne.n	8002c04 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8002c00:	f000 f920 	bl	8002e44 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8002c04:	4b59      	ldr	r3, [pc, #356]	; (8002d6c <pvPortMalloc+0x184>)
 8002c06:	681a      	ldr	r2, [r3, #0]
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	4013      	ands	r3, r2
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	f040 8093 	bne.w	8002d38 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d01d      	beq.n	8002c54 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8002c18:	2208      	movs	r2, #8
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	4413      	add	r3, r2
 8002c1e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	f003 0307 	and.w	r3, r3, #7
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d014      	beq.n	8002c54 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	f023 0307 	bic.w	r3, r3, #7
 8002c30:	3308      	adds	r3, #8
 8002c32:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	f003 0307 	and.w	r3, r3, #7
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d00a      	beq.n	8002c54 <pvPortMalloc+0x6c>
	__asm volatile
 8002c3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c42:	f383 8811 	msr	BASEPRI, r3
 8002c46:	f3bf 8f6f 	isb	sy
 8002c4a:	f3bf 8f4f 	dsb	sy
 8002c4e:	617b      	str	r3, [r7, #20]
}
 8002c50:	bf00      	nop
 8002c52:	e7fe      	b.n	8002c52 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d06e      	beq.n	8002d38 <pvPortMalloc+0x150>
 8002c5a:	4b45      	ldr	r3, [pc, #276]	; (8002d70 <pvPortMalloc+0x188>)
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	687a      	ldr	r2, [r7, #4]
 8002c60:	429a      	cmp	r2, r3
 8002c62:	d869      	bhi.n	8002d38 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8002c64:	4b43      	ldr	r3, [pc, #268]	; (8002d74 <pvPortMalloc+0x18c>)
 8002c66:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8002c68:	4b42      	ldr	r3, [pc, #264]	; (8002d74 <pvPortMalloc+0x18c>)
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8002c6e:	e004      	b.n	8002c7a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8002c70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c72:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8002c74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8002c7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c7c:	685b      	ldr	r3, [r3, #4]
 8002c7e:	687a      	ldr	r2, [r7, #4]
 8002c80:	429a      	cmp	r2, r3
 8002c82:	d903      	bls.n	8002c8c <pvPortMalloc+0xa4>
 8002c84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d1f1      	bne.n	8002c70 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8002c8c:	4b36      	ldr	r3, [pc, #216]	; (8002d68 <pvPortMalloc+0x180>)
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002c92:	429a      	cmp	r2, r3
 8002c94:	d050      	beq.n	8002d38 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8002c96:	6a3b      	ldr	r3, [r7, #32]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	2208      	movs	r2, #8
 8002c9c:	4413      	add	r3, r2
 8002c9e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8002ca0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ca2:	681a      	ldr	r2, [r3, #0]
 8002ca4:	6a3b      	ldr	r3, [r7, #32]
 8002ca6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8002ca8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002caa:	685a      	ldr	r2, [r3, #4]
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	1ad2      	subs	r2, r2, r3
 8002cb0:	2308      	movs	r3, #8
 8002cb2:	005b      	lsls	r3, r3, #1
 8002cb4:	429a      	cmp	r2, r3
 8002cb6:	d91f      	bls.n	8002cf8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8002cb8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	4413      	add	r3, r2
 8002cbe:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8002cc0:	69bb      	ldr	r3, [r7, #24]
 8002cc2:	f003 0307 	and.w	r3, r3, #7
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d00a      	beq.n	8002ce0 <pvPortMalloc+0xf8>
	__asm volatile
 8002cca:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002cce:	f383 8811 	msr	BASEPRI, r3
 8002cd2:	f3bf 8f6f 	isb	sy
 8002cd6:	f3bf 8f4f 	dsb	sy
 8002cda:	613b      	str	r3, [r7, #16]
}
 8002cdc:	bf00      	nop
 8002cde:	e7fe      	b.n	8002cde <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8002ce0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ce2:	685a      	ldr	r2, [r3, #4]
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	1ad2      	subs	r2, r2, r3
 8002ce8:	69bb      	ldr	r3, [r7, #24]
 8002cea:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8002cec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cee:	687a      	ldr	r2, [r7, #4]
 8002cf0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8002cf2:	69b8      	ldr	r0, [r7, #24]
 8002cf4:	f000 f908 	bl	8002f08 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8002cf8:	4b1d      	ldr	r3, [pc, #116]	; (8002d70 <pvPortMalloc+0x188>)
 8002cfa:	681a      	ldr	r2, [r3, #0]
 8002cfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cfe:	685b      	ldr	r3, [r3, #4]
 8002d00:	1ad3      	subs	r3, r2, r3
 8002d02:	4a1b      	ldr	r2, [pc, #108]	; (8002d70 <pvPortMalloc+0x188>)
 8002d04:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8002d06:	4b1a      	ldr	r3, [pc, #104]	; (8002d70 <pvPortMalloc+0x188>)
 8002d08:	681a      	ldr	r2, [r3, #0]
 8002d0a:	4b1b      	ldr	r3, [pc, #108]	; (8002d78 <pvPortMalloc+0x190>)
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	429a      	cmp	r2, r3
 8002d10:	d203      	bcs.n	8002d1a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8002d12:	4b17      	ldr	r3, [pc, #92]	; (8002d70 <pvPortMalloc+0x188>)
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	4a18      	ldr	r2, [pc, #96]	; (8002d78 <pvPortMalloc+0x190>)
 8002d18:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8002d1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d1c:	685a      	ldr	r2, [r3, #4]
 8002d1e:	4b13      	ldr	r3, [pc, #76]	; (8002d6c <pvPortMalloc+0x184>)
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	431a      	orrs	r2, r3
 8002d24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d26:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8002d28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d2a:	2200      	movs	r2, #0
 8002d2c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8002d2e:	4b13      	ldr	r3, [pc, #76]	; (8002d7c <pvPortMalloc+0x194>)
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	3301      	adds	r3, #1
 8002d34:	4a11      	ldr	r2, [pc, #68]	; (8002d7c <pvPortMalloc+0x194>)
 8002d36:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8002d38:	f7ff fae0 	bl	80022fc <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8002d3c:	69fb      	ldr	r3, [r7, #28]
 8002d3e:	f003 0307 	and.w	r3, r3, #7
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d00a      	beq.n	8002d5c <pvPortMalloc+0x174>
	__asm volatile
 8002d46:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d4a:	f383 8811 	msr	BASEPRI, r3
 8002d4e:	f3bf 8f6f 	isb	sy
 8002d52:	f3bf 8f4f 	dsb	sy
 8002d56:	60fb      	str	r3, [r7, #12]
}
 8002d58:	bf00      	nop
 8002d5a:	e7fe      	b.n	8002d5a <pvPortMalloc+0x172>
	return pvReturn;
 8002d5c:	69fb      	ldr	r3, [r7, #28]
}
 8002d5e:	4618      	mov	r0, r3
 8002d60:	3728      	adds	r7, #40	; 0x28
 8002d62:	46bd      	mov	sp, r7
 8002d64:	bd80      	pop	{r7, pc}
 8002d66:	bf00      	nop
 8002d68:	20000de0 	.word	0x20000de0
 8002d6c:	20000df4 	.word	0x20000df4
 8002d70:	20000de4 	.word	0x20000de4
 8002d74:	20000dd8 	.word	0x20000dd8
 8002d78:	20000de8 	.word	0x20000de8
 8002d7c:	20000dec 	.word	0x20000dec

08002d80 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8002d80:	b580      	push	{r7, lr}
 8002d82:	b086      	sub	sp, #24
 8002d84:	af00      	add	r7, sp, #0
 8002d86:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d04d      	beq.n	8002e2e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8002d92:	2308      	movs	r3, #8
 8002d94:	425b      	negs	r3, r3
 8002d96:	697a      	ldr	r2, [r7, #20]
 8002d98:	4413      	add	r3, r2
 8002d9a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8002d9c:	697b      	ldr	r3, [r7, #20]
 8002d9e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8002da0:	693b      	ldr	r3, [r7, #16]
 8002da2:	685a      	ldr	r2, [r3, #4]
 8002da4:	4b24      	ldr	r3, [pc, #144]	; (8002e38 <vPortFree+0xb8>)
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	4013      	ands	r3, r2
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d10a      	bne.n	8002dc4 <vPortFree+0x44>
	__asm volatile
 8002dae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002db2:	f383 8811 	msr	BASEPRI, r3
 8002db6:	f3bf 8f6f 	isb	sy
 8002dba:	f3bf 8f4f 	dsb	sy
 8002dbe:	60fb      	str	r3, [r7, #12]
}
 8002dc0:	bf00      	nop
 8002dc2:	e7fe      	b.n	8002dc2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8002dc4:	693b      	ldr	r3, [r7, #16]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d00a      	beq.n	8002de2 <vPortFree+0x62>
	__asm volatile
 8002dcc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002dd0:	f383 8811 	msr	BASEPRI, r3
 8002dd4:	f3bf 8f6f 	isb	sy
 8002dd8:	f3bf 8f4f 	dsb	sy
 8002ddc:	60bb      	str	r3, [r7, #8]
}
 8002dde:	bf00      	nop
 8002de0:	e7fe      	b.n	8002de0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8002de2:	693b      	ldr	r3, [r7, #16]
 8002de4:	685a      	ldr	r2, [r3, #4]
 8002de6:	4b14      	ldr	r3, [pc, #80]	; (8002e38 <vPortFree+0xb8>)
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	4013      	ands	r3, r2
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d01e      	beq.n	8002e2e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8002df0:	693b      	ldr	r3, [r7, #16]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d11a      	bne.n	8002e2e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8002df8:	693b      	ldr	r3, [r7, #16]
 8002dfa:	685a      	ldr	r2, [r3, #4]
 8002dfc:	4b0e      	ldr	r3, [pc, #56]	; (8002e38 <vPortFree+0xb8>)
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	43db      	mvns	r3, r3
 8002e02:	401a      	ands	r2, r3
 8002e04:	693b      	ldr	r3, [r7, #16]
 8002e06:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8002e08:	f7ff fa6a 	bl	80022e0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8002e0c:	693b      	ldr	r3, [r7, #16]
 8002e0e:	685a      	ldr	r2, [r3, #4]
 8002e10:	4b0a      	ldr	r3, [pc, #40]	; (8002e3c <vPortFree+0xbc>)
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	4413      	add	r3, r2
 8002e16:	4a09      	ldr	r2, [pc, #36]	; (8002e3c <vPortFree+0xbc>)
 8002e18:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8002e1a:	6938      	ldr	r0, [r7, #16]
 8002e1c:	f000 f874 	bl	8002f08 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8002e20:	4b07      	ldr	r3, [pc, #28]	; (8002e40 <vPortFree+0xc0>)
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	3301      	adds	r3, #1
 8002e26:	4a06      	ldr	r2, [pc, #24]	; (8002e40 <vPortFree+0xc0>)
 8002e28:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8002e2a:	f7ff fa67 	bl	80022fc <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8002e2e:	bf00      	nop
 8002e30:	3718      	adds	r7, #24
 8002e32:	46bd      	mov	sp, r7
 8002e34:	bd80      	pop	{r7, pc}
 8002e36:	bf00      	nop
 8002e38:	20000df4 	.word	0x20000df4
 8002e3c:	20000de4 	.word	0x20000de4
 8002e40:	20000df0 	.word	0x20000df0

08002e44 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8002e44:	b480      	push	{r7}
 8002e46:	b085      	sub	sp, #20
 8002e48:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8002e4a:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002e4e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8002e50:	4b27      	ldr	r3, [pc, #156]	; (8002ef0 <prvHeapInit+0xac>)
 8002e52:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	f003 0307 	and.w	r3, r3, #7
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d00c      	beq.n	8002e78 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	3307      	adds	r3, #7
 8002e62:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	f023 0307 	bic.w	r3, r3, #7
 8002e6a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8002e6c:	68ba      	ldr	r2, [r7, #8]
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	1ad3      	subs	r3, r2, r3
 8002e72:	4a1f      	ldr	r2, [pc, #124]	; (8002ef0 <prvHeapInit+0xac>)
 8002e74:	4413      	add	r3, r2
 8002e76:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8002e7c:	4a1d      	ldr	r2, [pc, #116]	; (8002ef4 <prvHeapInit+0xb0>)
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8002e82:	4b1c      	ldr	r3, [pc, #112]	; (8002ef4 <prvHeapInit+0xb0>)
 8002e84:	2200      	movs	r2, #0
 8002e86:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	68ba      	ldr	r2, [r7, #8]
 8002e8c:	4413      	add	r3, r2
 8002e8e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8002e90:	2208      	movs	r2, #8
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	1a9b      	subs	r3, r3, r2
 8002e96:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	f023 0307 	bic.w	r3, r3, #7
 8002e9e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	4a15      	ldr	r2, [pc, #84]	; (8002ef8 <prvHeapInit+0xb4>)
 8002ea4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8002ea6:	4b14      	ldr	r3, [pc, #80]	; (8002ef8 <prvHeapInit+0xb4>)
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	2200      	movs	r2, #0
 8002eac:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8002eae:	4b12      	ldr	r3, [pc, #72]	; (8002ef8 <prvHeapInit+0xb4>)
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	2200      	movs	r2, #0
 8002eb4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8002eba:	683b      	ldr	r3, [r7, #0]
 8002ebc:	68fa      	ldr	r2, [r7, #12]
 8002ebe:	1ad2      	subs	r2, r2, r3
 8002ec0:	683b      	ldr	r3, [r7, #0]
 8002ec2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8002ec4:	4b0c      	ldr	r3, [pc, #48]	; (8002ef8 <prvHeapInit+0xb4>)
 8002ec6:	681a      	ldr	r2, [r3, #0]
 8002ec8:	683b      	ldr	r3, [r7, #0]
 8002eca:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8002ecc:	683b      	ldr	r3, [r7, #0]
 8002ece:	685b      	ldr	r3, [r3, #4]
 8002ed0:	4a0a      	ldr	r2, [pc, #40]	; (8002efc <prvHeapInit+0xb8>)
 8002ed2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8002ed4:	683b      	ldr	r3, [r7, #0]
 8002ed6:	685b      	ldr	r3, [r3, #4]
 8002ed8:	4a09      	ldr	r2, [pc, #36]	; (8002f00 <prvHeapInit+0xbc>)
 8002eda:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8002edc:	4b09      	ldr	r3, [pc, #36]	; (8002f04 <prvHeapInit+0xc0>)
 8002ede:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8002ee2:	601a      	str	r2, [r3, #0]
}
 8002ee4:	bf00      	nop
 8002ee6:	3714      	adds	r7, #20
 8002ee8:	46bd      	mov	sp, r7
 8002eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eee:	4770      	bx	lr
 8002ef0:	200001d8 	.word	0x200001d8
 8002ef4:	20000dd8 	.word	0x20000dd8
 8002ef8:	20000de0 	.word	0x20000de0
 8002efc:	20000de8 	.word	0x20000de8
 8002f00:	20000de4 	.word	0x20000de4
 8002f04:	20000df4 	.word	0x20000df4

08002f08 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8002f08:	b480      	push	{r7}
 8002f0a:	b085      	sub	sp, #20
 8002f0c:	af00      	add	r7, sp, #0
 8002f0e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8002f10:	4b28      	ldr	r3, [pc, #160]	; (8002fb4 <prvInsertBlockIntoFreeList+0xac>)
 8002f12:	60fb      	str	r3, [r7, #12]
 8002f14:	e002      	b.n	8002f1c <prvInsertBlockIntoFreeList+0x14>
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	60fb      	str	r3, [r7, #12]
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	687a      	ldr	r2, [r7, #4]
 8002f22:	429a      	cmp	r2, r3
 8002f24:	d8f7      	bhi.n	8002f16 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	685b      	ldr	r3, [r3, #4]
 8002f2e:	68ba      	ldr	r2, [r7, #8]
 8002f30:	4413      	add	r3, r2
 8002f32:	687a      	ldr	r2, [r7, #4]
 8002f34:	429a      	cmp	r2, r3
 8002f36:	d108      	bne.n	8002f4a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	685a      	ldr	r2, [r3, #4]
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	685b      	ldr	r3, [r3, #4]
 8002f40:	441a      	add	r2, r3
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	685b      	ldr	r3, [r3, #4]
 8002f52:	68ba      	ldr	r2, [r7, #8]
 8002f54:	441a      	add	r2, r3
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	429a      	cmp	r2, r3
 8002f5c:	d118      	bne.n	8002f90 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	681a      	ldr	r2, [r3, #0]
 8002f62:	4b15      	ldr	r3, [pc, #84]	; (8002fb8 <prvInsertBlockIntoFreeList+0xb0>)
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	429a      	cmp	r2, r3
 8002f68:	d00d      	beq.n	8002f86 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	685a      	ldr	r2, [r3, #4]
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	685b      	ldr	r3, [r3, #4]
 8002f74:	441a      	add	r2, r3
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	681a      	ldr	r2, [r3, #0]
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	601a      	str	r2, [r3, #0]
 8002f84:	e008      	b.n	8002f98 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8002f86:	4b0c      	ldr	r3, [pc, #48]	; (8002fb8 <prvInsertBlockIntoFreeList+0xb0>)
 8002f88:	681a      	ldr	r2, [r3, #0]
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	601a      	str	r2, [r3, #0]
 8002f8e:	e003      	b.n	8002f98 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	681a      	ldr	r2, [r3, #0]
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8002f98:	68fa      	ldr	r2, [r7, #12]
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	429a      	cmp	r2, r3
 8002f9e:	d002      	beq.n	8002fa6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	687a      	ldr	r2, [r7, #4]
 8002fa4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8002fa6:	bf00      	nop
 8002fa8:	3714      	adds	r7, #20
 8002faa:	46bd      	mov	sp, r7
 8002fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb0:	4770      	bx	lr
 8002fb2:	bf00      	nop
 8002fb4:	20000dd8 	.word	0x20000dd8
 8002fb8:	20000de0 	.word	0x20000de0

08002fbc <memset>:
 8002fbc:	4402      	add	r2, r0
 8002fbe:	4603      	mov	r3, r0
 8002fc0:	4293      	cmp	r3, r2
 8002fc2:	d100      	bne.n	8002fc6 <memset+0xa>
 8002fc4:	4770      	bx	lr
 8002fc6:	f803 1b01 	strb.w	r1, [r3], #1
 8002fca:	e7f9      	b.n	8002fc0 <memset+0x4>

08002fcc <__libc_init_array>:
 8002fcc:	b570      	push	{r4, r5, r6, lr}
 8002fce:	4d0d      	ldr	r5, [pc, #52]	; (8003004 <__libc_init_array+0x38>)
 8002fd0:	4c0d      	ldr	r4, [pc, #52]	; (8003008 <__libc_init_array+0x3c>)
 8002fd2:	1b64      	subs	r4, r4, r5
 8002fd4:	10a4      	asrs	r4, r4, #2
 8002fd6:	2600      	movs	r6, #0
 8002fd8:	42a6      	cmp	r6, r4
 8002fda:	d109      	bne.n	8002ff0 <__libc_init_array+0x24>
 8002fdc:	4d0b      	ldr	r5, [pc, #44]	; (800300c <__libc_init_array+0x40>)
 8002fde:	4c0c      	ldr	r4, [pc, #48]	; (8003010 <__libc_init_array+0x44>)
 8002fe0:	f000 f818 	bl	8003014 <_init>
 8002fe4:	1b64      	subs	r4, r4, r5
 8002fe6:	10a4      	asrs	r4, r4, #2
 8002fe8:	2600      	movs	r6, #0
 8002fea:	42a6      	cmp	r6, r4
 8002fec:	d105      	bne.n	8002ffa <__libc_init_array+0x2e>
 8002fee:	bd70      	pop	{r4, r5, r6, pc}
 8002ff0:	f855 3b04 	ldr.w	r3, [r5], #4
 8002ff4:	4798      	blx	r3
 8002ff6:	3601      	adds	r6, #1
 8002ff8:	e7ee      	b.n	8002fd8 <__libc_init_array+0xc>
 8002ffa:	f855 3b04 	ldr.w	r3, [r5], #4
 8002ffe:	4798      	blx	r3
 8003000:	3601      	adds	r6, #1
 8003002:	e7f2      	b.n	8002fea <__libc_init_array+0x1e>
 8003004:	0800308c 	.word	0x0800308c
 8003008:	0800308c 	.word	0x0800308c
 800300c:	0800308c 	.word	0x0800308c
 8003010:	08003090 	.word	0x08003090

08003014 <_init>:
 8003014:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003016:	bf00      	nop
 8003018:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800301a:	bc08      	pop	{r3}
 800301c:	469e      	mov	lr, r3
 800301e:	4770      	bx	lr

08003020 <_fini>:
 8003020:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003022:	bf00      	nop
 8003024:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003026:	bc08      	pop	{r3}
 8003028:	469e      	mov	lr, r3
 800302a:	4770      	bx	lr
