Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Tue Aug 18 13:02:54 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xczu3eg
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   146 |
|    Minimum number of control sets                        |   146 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    37 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   146 |
| >= 0 to < 4        |    15 |
| >= 4 to < 6        |    11 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |   120 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             194 |           79 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             412 |           88 |
| Yes          | No                    | No                     |            3369 |          700 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+----------------------------------------+--------------------+------------------+----------------+
| Clock Signal |              Enable Signal             |  Set/Reset Signal  | Slice Load Count | Bel Load Count |
+--------------+----------------------------------------+--------------------+------------------+----------------+
|  clk         | fsm10/fsm10_write_en                   |                    |                1 |              2 |
|  clk         | fsm6/fsm6_write_en                     |                    |                1 |              2 |
|  clk         | fsm8/fsm8_write_en                     |                    |                1 |              2 |
|  clk         | fsm14/fsm14_write_en                   |                    |                1 |              2 |
|  clk         | fsm9/fsm9_write_en                     |                    |                1 |              2 |
|  clk         | fsm12/fsm12_write_en                   |                    |                1 |              2 |
|  clk         | fsm11/fsm11_write_en                   |                    |                1 |              2 |
|  clk         | fsm5/fsm5_write_en                     |                    |                1 |              2 |
|  clk         | fsm4/fsm4_write_en                     |                    |                1 |              2 |
|  clk         | fsm3/fsm3_write_en                     |                    |                1 |              2 |
|  clk         | fsm2/fsm2_write_en                     |                    |                1 |              2 |
|  clk         | fsm1/fsm1_write_en                     |                    |                1 |              2 |
|  clk         | fsm13/fsm13_write_en                   |                    |                1 |              3 |
|  clk         | fsm15/fsm15_write_en                   |                    |                1 |              3 |
|  clk         | fsm7/fsm7_write_en                     |                    |                1 |              3 |
|  clk         | fsm2/E[0]                              |                    |                1 |              4 |
|  clk         | fsm14/E[0]                             |                    |                2 |              4 |
|  clk         | fsm16/out_reg[2]_0[0]                  |                    |                3 |              4 |
|  clk         | fsm16/out_reg[1]_1[0]                  |                    |                2 |              4 |
|  clk         | fsm16/out_reg[1]_0[0]                  |                    |                1 |              4 |
|  clk         | fsm16/E[0]                             |                    |                2 |              4 |
|  clk         | fsm16/fsm16_write_en                   |                    |                1 |              4 |
|  clk         | fsm16/out_reg[1]_2[0]                  |                    |                3 |              4 |
|  clk         | fsm8/E[0]                              |                    |                2 |              4 |
|  clk         | fsm0/fsm0_write_en                     |                    |                3 |              4 |
|  clk         |                                        | fsm13/out_reg[0]_0 |                4 |              4 |
|  clk         | j1/out_reg[1]_14                       |                    |               24 |             32 |
|  clk         | cond_computed16/A_read0_0_00_write_en  |                    |               32 |             32 |
|  clk         | par_done_reg15/A_read0_1_10_write_en   |                    |               32 |             32 |
|  clk         | par_done_reg13/A_read0_1_00_write_en   |                    |               32 |             32 |
|  clk         | j1/out_reg[1]_9                        |                    |               28 |             32 |
|  clk         | j1/out_reg[1]_8                        |                    |               25 |             32 |
|  clk         | j1/out_reg[1]_7                        |                    |               28 |             32 |
|  clk         | j1/out_reg[1]_6                        |                    |               26 |             32 |
|  clk         | j1/out_reg[1]_5                        |                    |               29 |             32 |
|  clk         | j1/out_reg[1]_4                        |                    |               28 |             32 |
|  clk         | j1/out_reg[1]_3                        |                    |               26 |             32 |
|  clk         | j1/out_reg[1]_2                        |                    |               29 |             32 |
|  clk         | j1/out_reg[1]_15                       |                    |               28 |             32 |
|  clk         | cond_computed16/y1_read0_1_00_write_en |                    |                8 |             32 |
|  clk         | j1/out_reg[1]_13                       |                    |               27 |             32 |
|  clk         | j1/out_reg[1]_12                       |                    |               29 |             32 |
|  clk         | j1/out_reg[1]_11                       |                    |               27 |             32 |
|  clk         | j1/out_reg[1]_10                       |                    |               26 |             32 |
|  clk         | j1/out_reg[1]_1                        |                    |               26 |             32 |
|  clk         | j1/out_reg[1]_0                        |                    |               28 |             32 |
|  clk         | j0/out_reg[2]_9                        |                    |               22 |             32 |
|  clk         | j0/out_reg[2]_8                        |                    |               22 |             32 |
|  clk         | j0/out_reg[2]_7                        |                    |               23 |             32 |
|  clk         | j0/out_reg[2]_6                        |                    |               21 |             32 |
|  clk         | j0/out_reg[2]_5                        |                    |               23 |             32 |
|  clk         | j0/out_reg[2]_15                       |                    |               24 |             32 |
|  clk         | fsm8/A_read0_0_10_write_en             |                    |               32 |             32 |
|  clk         | fsm5/tmp_0_10_write_en                 |                    |               10 |             32 |
|  clk         | fsm4/tmp_1_00_write_en                 |                    |                8 |             32 |
|  clk         | fsm0/x10_write_en                      |                    |                2 |             32 |
|  clk         | fsm3/tmp_0_00_write_en                 |                    |               12 |             32 |
|  clk         | fsm0/x11_write_en                      |                    |                2 |             32 |
|  clk         | fsm0/x1_int_read0_0_write_en           |                    |               13 |             32 |
|  clk         | fsm0/x2_int_read0_0_write_en           |                    |               10 |             32 |
|  clk         | fsm0/y10_write_en                      |                    |                2 |             32 |
|  clk         | fsm0/y11_write_en                      |                    |                2 |             32 |
|  clk         | fsm0/y20_write_en                      |                    |                2 |             32 |
|  clk         | fsm0/y21_write_en                      |                    |                2 |             32 |
|  clk         | cond_computed16/y1_read0_0_00_write_en |                    |                7 |             32 |
|  clk         | fsm16/out_reg[0]_7[0]                  |                    |               10 |             32 |
|  clk         | fsm0/y2_int_read0_0_write_en           |                    |               10 |             32 |
|  clk         | fsm16/y1_int_read0_0_write_en          |                    |                9 |             32 |
|  clk         | fsm1/A_int_read0_0_write_en            |                    |               14 |             32 |
|  clk         | fsm15/E[0]                             |                    |               12 |             32 |
|  clk         | mult_pipe6/bin_read6_0_write_en        |                    |               10 |             32 |
|  clk         | cond_stored7/x21_write_en              |                    |                2 |             32 |
|  clk         | cond_stored6/x20_write_en              |                    |                2 |             32 |
|  clk         | cond_computed16/y1_read0_1_10_write_en |                    |               13 |             32 |
|  clk         | fsm6/tmp_1_10_write_en                 |                    |                9 |             32 |
|  clk         | cond_computed16/y1_read0_0_10_write_en |                    |                7 |             32 |
|  clk         | fsm14/y2_read0_0_10_write_en           |                    |               14 |             32 |
|  clk         | i3/out_reg[1]_18                       |                    |               25 |             32 |
|  clk         | i3/out_reg[1]_17                       |                    |               26 |             32 |
|  clk         | i3/out_reg[1]_16                       |                    |               24 |             32 |
|  clk         | i3/out_reg[1]_15                       |                    |               24 |             32 |
|  clk         | i3/out_reg[1]_14                       |                    |               25 |             32 |
|  clk         | i3/out_reg[1]_13                       |                    |               26 |             32 |
|  clk         | i3/out_reg[1]_12                       |                    |               27 |             32 |
|  clk         | i3/out_reg[1]_11                       |                    |               25 |             32 |
|  clk         | i3/out_reg[1]_10                       |                    |               28 |             32 |
|  clk         | i3/out_reg[1]_1                        |                    |               30 |             32 |
|  clk         | i3/out_reg[1]_0                        |                    |               26 |             32 |
|  clk         | mult_pipe5/bin_read5_0_write_en        |                    |               10 |             32 |
|  clk         | mult_pipe0/bin_read0_0_write_en        |                    |               11 |             32 |
|  clk         | fsm14/y2_read0_1_10_write_en           |                    |                8 |             32 |
|  clk         | fsm14/y2_read0_1_00_write_en           |                    |               12 |             32 |
|  clk         | j0/out_reg[2]_3                        |                    |               21 |             32 |
|  clk         | fsm14/y2_read0_0_00_write_en           |                    |               11 |             32 |
|  clk         | fsm14/done_reg_2                       |                    |                7 |             32 |
|  clk         | fsm14/done_reg_1                       |                    |                9 |             32 |
|  clk         | fsm14/done_reg_0                       |                    |                8 |             32 |
|  clk         | fsm14/done_reg                         |                    |                6 |             32 |
|  clk         | fsm14/A_read1_1_10_write_en            |                    |               14 |             32 |
|  clk         | fsm14/A_read1_1_00_write_en            |                    |               13 |             32 |
|  clk         | fsm14/A_read1_0_10_write_en            |                    |               13 |             32 |
|  clk         | fsm14/A_read1_0_00_write_en            |                    |               16 |             32 |
|  clk         | mult_pipe7/bin_read7_0_write_en        |                    |                6 |             32 |
|  clk         | mult_pipe3/bin_read3_0_write_en        |                    |                7 |             32 |
|  clk         | mult_pipe2/bin_read2_0_write_en        |                    |               12 |             32 |
|  clk         | mult_pipe4/bin_read4_0_write_en        |                    |                7 |             32 |
|  clk         | mult_pipe1/bin_read1_0_write_en        |                    |                9 |             32 |
|  clk         | i3/out_reg[1]_2                        |                    |               28 |             32 |
|  clk         | j0/out_reg[2]_4                        |                    |               22 |             32 |
|  clk         | j0/out_reg[2]_2                        |                    |               22 |             32 |
|  clk         | j0/out_reg[2]_14                       |                    |               23 |             32 |
|  clk         | j0/out_reg[2]_13                       |                    |               22 |             32 |
|  clk         | j0/out_reg[2]_12                       |                    |               24 |             32 |
|  clk         | j0/out_reg[2]_11                       |                    |               23 |             32 |
|  clk         | j0/out_reg[2]_10                       |                    |               26 |             32 |
|  clk         | j0/out_reg[2]_1                        |                    |               21 |             32 |
|  clk         | j0/out_reg[2]_0                        |                    |               22 |             32 |
|  clk         | i3/out_reg[1]_9                        |                    |               25 |             32 |
|  clk         | i3/out_reg[1]_8                        |                    |               28 |             32 |
|  clk         | i3/out_reg[1]_7                        |                    |               24 |             32 |
|  clk         | i3/out_reg[1]_6                        |                    |               26 |             32 |
|  clk         | i3/out_reg[1]_5                        |                    |               22 |             32 |
|  clk         | i3/out_reg[1]_31                       |                    |               23 |             32 |
|  clk         | i3/out_reg[1]_19                       |                    |               25 |             32 |
|  clk         | i3/out_reg[1]_20                       |                    |               25 |             32 |
|  clk         | i3/out_reg[1]_21                       |                    |               26 |             32 |
|  clk         | i3/out_reg[1]_22                       |                    |               25 |             32 |
|  clk         | i3/out_reg[1]_23                       |                    |               24 |             32 |
|  clk         | i3/out_reg[1]_24                       |                    |               26 |             32 |
|  clk         | i3/out_reg[1]_25                       |                    |               20 |             32 |
|  clk         | i3/out_reg[1]_26                       |                    |               22 |             32 |
|  clk         | i3/out_reg[1]_27                       |                    |               25 |             32 |
|  clk         | i3/out_reg[1]_28                       |                    |               22 |             32 |
|  clk         | i3/out_reg[1]_29                       |                    |               22 |             32 |
|  clk         | i3/out_reg[1]_3                        |                    |               29 |             32 |
|  clk         | i3/out_reg[1]_30                       |                    |               24 |             32 |
|  clk         | i3/out_reg[1]_4                        |                    |               29 |             32 |
|  clk         |                                        | fsm6/RSTP          |               12 |             51 |
|  clk         |                                        | fsm5/RSTP          |               13 |             51 |
|  clk         |                                        | fsm4/RSTP          |                8 |             51 |
|  clk         |                                        | fsm3/RSTP          |                9 |             51 |
|  clk         |                                        | fsm13/out_reg[0]_3 |                8 |             51 |
|  clk         |                                        | fsm13/out_reg[0]_2 |               10 |             51 |
|  clk         |                                        | fsm13/out_reg[0]_1 |               13 |             51 |
|  clk         |                                        | fsm13/RSTP         |               11 |             51 |
|  clk         |                                        |                    |               79 |            194 |
+--------------+----------------------------------------+--------------------+------------------+----------------+


