# Reading C:/modeltech64_10.4/tcl/vsim/pref.tcl
# //  ModelSim SE-64 10.4 Dec  3 2014 
# //
# //  Copyright 1991-2014 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# do {run_behav_compile.tcl}
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet work ./work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet usim C:/pango/Modelsim/usim 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet adc C:/pango/Modelsim/adc 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet ddrc C:/pango/Modelsim/ddrc 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet ddrphy C:/pango/Modelsim/ddrphy 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet hsst_e2 C:/pango/Modelsim/hsst_e2 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet iolhr_dft C:/pango/Modelsim/iolhr_dft 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet ipal_e1 C:/pango/Modelsim/ipal_e1 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet pciegen2 C:/pango/Modelsim/pciegen2 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 00:59:17 on Oct 12,2023
# vlog -reportprogress 300 -f C:/Users/WS/Desktop/SoC/E203_SoC/E203_RTL/vflist 
# -- Compiling module e203_biu
# -- Compiling module e203_clkgate
# -- Compiling module e203_clk_ctrl
# -- Compiling module e203_core
# -- Compiling module e203_cpu
# -- Compiling module e203_cpu_top
# -- Compiling module e203_dtcm_ctrl
# -- Compiling module e203_dtcm_ram
# -- Compiling module e203_exu
# -- Compiling module e203_exu_alu
# -- Compiling module e203_exu_alu_bjp
# -- Compiling module e203_exu_alu_csrctrl
# -- Compiling module e203_exu_alu_dpath
# -- Compiling module e203_exu_alu_lsuagu
# -- Compiling module e203_exu_alu_muldiv
# -- Compiling module e203_exu_alu_rglr
# -- Compiling module e203_exu_branchslv
# -- Compiling module e203_exu_commit
# -- Compiling module e203_exu_csr
# -- Compiling module e203_exu_decode
# -- Compiling module e203_exu_disp
# -- Compiling module e203_exu_excp
# -- Compiling module e203_exu_longpwbck
# -- Compiling module e203_exu_nice
# -- Compiling module e203_exu_oitf
# -- Compiling module e203_exu_regfile
# -- Compiling module e203_exu_wbck
# -- Compiling module e203_ifu
# -- Compiling module e203_ifu_ifetch
# -- Compiling module e203_ifu_ift2icb
# -- Compiling module e203_ifu_litebpu
# -- Compiling module e203_ifu_minidec
# -- Compiling module e203_irq_sync
# -- Compiling module e203_itcm_ctrl
# -- Compiling module e203_itcm_ram
# -- Compiling module e203_lsu
# -- Compiling module e203_lsu_ctrl
# -- Compiling module e203_reset_ctrl
# -- Compiling module e203_srams
# -- Compiling module sirv_debug_csr
# -- Compiling module sirv_debug_module
# -- Compiling module sirv_debug_ram
# -- Compiling module sirv_debug_rom
# -- Compiling module sirv_jtag_dtm
# -- Compiling module sirv_icb1to16_bus
# -- Compiling module sirv_icb1to2_bus
# -- Compiling module sirv_icb1to8_bus
# -- Compiling module sirv_1cyc_sram_ctrl
# -- Compiling module sirv_gnrl_pipe_stage
# -- Compiling module sirv_gnrl_sync
# -- Compiling module sirv_gnrl_cdc_rx
# -- Compiling module sirv_gnrl_cdc_tx
# -- Compiling module sirv_gnrl_bypbuf
# -- Compiling module sirv_gnrl_fifo
# -- Compiling module sirv_gnrl_dfflrs
# -- Compiling module sirv_gnrl_dfflr
# -- Compiling module sirv_gnrl_dffl
# -- Compiling module sirv_gnrl_dffrs
# -- Compiling module sirv_gnrl_dffr
# -- Compiling module sirv_gnrl_ltch
# -- Compiling module sirv_gnrl_icb_arbt
# -- Compiling module sirv_gnrl_icb_buffer
# -- Compiling module sirv_gnrl_icb_n2w
# -- Compiling module sirv_gnrl_icb_splt
# -- Compiling module sirv_gnrl_icb2axi
# -- Compiling module sirv_gnrl_icb32towishb8
# -- Compiling module sirv_gnrl_icb2apb
# -- Compiling module sirv_gnrl_icb2ahbl
# -- Compiling module sirv_gnrl_axi_buffer
# -- Compiling module sirv_gnrl_ram
# -- Compiling module sirv_gnrl_xchecker
# -- Compiling module sirv_sim_ram
# -- Compiling module sirv_sram_icb_ctrl
# -- Compiling module sirv_mrom
# -- Compiling module sirv_mrom_top
# -- Compiling module sirv_aon
# -- Compiling module sirv_aon_lclkgen_regs
# -- Compiling module sirv_aon_porrst
# -- Compiling module sirv_aon_top
# -- Compiling module sirv_aon_wrapper
# -- Compiling module sirv_AsyncResetReg
# -- Compiling module sirv_AsyncResetRegVec
# -- Compiling module sirv_AsyncResetRegVec_1
# -- Compiling module sirv_AsyncResetRegVec_129
# -- Compiling module sirv_AsyncResetRegVec_36
# -- Compiling module sirv_clint
# -- Compiling module sirv_clint_top
# -- Compiling module sirv_DeglitchShiftRegister
# -- Compiling module sirv_expl_axi_slv
# -- Compiling module sirv_flash_qspi
# -- Compiling module sirv_flash_qspi_top
# -- Compiling module sirv_hclkgen_regs
# -- Compiling module sirv_jtaggpioport
# -- Compiling module sirv_LevelGateway
# -- Compiling module sirv_plic_man
# -- Compiling module sirv_plic_top
# -- Compiling module sirv_pmu
# -- Compiling module sirv_pmu_core
# -- Compiling module sirv_qspi_arbiter
# -- Compiling module sirv_qspi_fifo
# -- Compiling module sirv_qspi_media
# -- Compiling module sirv_qspi_physical
# -- Compiling module sirv_queue
# -- Compiling module sirv_queue_1
# -- Compiling module sirv_repeater_6
# -- Compiling module sirv_ResetCatchAndSync
# -- Compiling module sirv_ResetCatchAndSync_2
# -- Compiling module sirv_rtc
# -- Compiling module sirv_qspi_flashmap
# -- Compiling module sirv_tlfragmenter_qspi_1
# -- Compiling module sirv_tlwidthwidget_qspi
# -- Compiling module sirv_tl_repeater_5
# -- Compiling module sirv_wdog
# -- Compiling module adv_timer_apb_if
# -- Compiling module apb_adv_timer
# -- Compiling module comparator
# -- Compiling module input_stage
# -- Compiling module prescaler
# -- Compiling module timer_cntrl
# -- Compiling module timer_module
# -- Compiling module up_down_counter
# -- Compiling module apb_gpio
# -- Compiling module apb_i2c
# -- Compiling module i2c_master_bit_ctrl
# -- Compiling module i2c_master_byte_ctrl
# -- Compiling module apb_spi_master
# -- Compiling module spi_master_apb_if
# -- Compiling module spi_master_clkgen
# -- Compiling module spi_master_controller
# -- Compiling module spi_master_fifo
# -- Compiling module spi_master_rx
# -- Compiling module spi_master_tx
# -- Compiling module apb_uart_sv
# -- Compiling module io_generic_fifo
# -- Compiling module uart_interrupt
# -- Compiling module uart_rx
# -- Compiling module uart_tx
# -- Compiling module e203_soc_top
# -- Compiling module e203_subsys_clint
# -- Compiling module e203_subsys_gfcm
# -- Compiling module e203_subsys_hclkgen
# -- Compiling module e203_subsys_hclkgen_rstsync
# -- Compiling module e203_subsys_main
# -- Compiling module e203_subsys_mems
# -- Compiling module e203_subsys_nice_core
# -- Compiling module e203_subsys_perips
# -- Compiling module e203_subsys_plic
# -- Compiling module e203_subsys_pll
# -- Compiling module e203_subsys_pllclkdiv
# -- Compiling module e203_subsys_top
# -- Compiling module tb_top
# 
# Top level modules:
# 	sirv_gnrl_ltch
# 	sirv_gnrl_icb32towishb8
# 	sirv_gnrl_icb2ahbl
# 	tb_top
# End time: 00:59:18 on Oct 12,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# do {run_behav_simulate.tcl}
# vsim -gui -do "do {run_behav_compile.tcl};do {run_behav_simulate.tcl}" -l run_behav_simulate.log 
# Start time: 00:59:18 on Oct 12,2023
# ** Note: (vsim-3812) Design is being optimized...
# 
# ** Note: (vopt-143) Recognized 1 FSM in module "i2c_master_byte_ctrl(fast)".
# 
# ** Note: (vopt-143) Recognized 1 FSM in module "uart_rx(fast)".
# 
# ** Note: (vopt-143) Recognized 1 FSM in module "uart_tx(fast)".
# 
# ** Note: (vopt-143) Recognized 1 FSM in module "spi_master_rx(fast)".
# 
# ** Note: (vopt-143) Recognized 1 FSM in module "spi_master_controller(fast)".
# 
# ** Note: (vopt-143) Recognized 1 FSM in module "sirv_jtag_dtm(fast)".
# 
# ** Note: (vopt-143) Recognized 1 FSM in module "i2c_master_bit_ctrl(fast)".
# 
# Loading work.tb_top(fast)
# Loading work.e203_soc_top(fast)
# Loading work.e203_subsys_top(fast)
# Loading work.e203_subsys_main(fast)
# Loading work.sirv_ResetCatchAndSync_2(fast)
# Loading work.sirv_AsyncResetRegVec_129(fast)
# Loading work.sirv_AsyncResetReg(fast)
# Loading work.e203_subsys_hclkgen(fast)
# Loading work.e203_subsys_pll(fast)
# Loading work.e203_subsys_hclkgen_rstsync(fast)
# Loading work.e203_subsys_pllclkdiv(fast)
# Loading work.sirv_gnrl_dfflr(fast)
# Loading work.sirv_gnrl_xchecker(fast)
# Loading work.sirv_gnrl_dfflr(fast__1)
# Loading work.e203_clkgate(fast)
# Loading work.e203_subsys_gfcm(fast)
# Loading work.e203_cpu_top(fast)
# Loading work.e203_cpu(fast)
# Loading work.e203_reset_ctrl(fast)
# Loading work.e203_clk_ctrl(fast)
# Loading work.sirv_gnrl_dffr(fast)
# Loading work.e203_irq_sync(fast)
# Loading work.sirv_gnrl_sync(fast)
# Loading work.e203_subsys_nice_core(fast)
# Loading work.sirv_gnrl_dfflr(fast__2)
# Loading work.sirv_gnrl_dfflr(fast__3)
# Loading work.e203_core(fast)
# Loading work.e203_ifu(fast)
# Loading work.e203_ifu_ifetch(fast)
# Loading work.sirv_gnrl_dffrs(fast)
# Loading work.sirv_gnrl_dfflr(fast__4)
# Loading work.sirv_gnrl_dfflr(fast__5)
# Loading work.e203_ifu_minidec(fast)
# Loading work.e203_exu_decode(fast)
# Loading work.e203_ifu_litebpu(fast)
# Loading work.e203_ifu_ift2icb(fast)
# Loading work.sirv_gnrl_bypbuf(fast)
# Loading work.sirv_gnrl_fifo(fast)
# Loading work.sirv_gnrl_dfflrs(fast)
# Loading work.sirv_gnrl_dffl(fast)
# Loading work.sirv_gnrl_dffl(fast__1)
# Loading work.sirv_gnrl_dffl(fast__2)
# Loading work.e203_exu(fast)
# Loading work.e203_exu_regfile(fast)
# Loading work.sirv_gnrl_dffl(fast__3)
# Loading work.e203_exu_disp(fast)
# Loading work.e203_exu_oitf(fast)
# Loading work.sirv_gnrl_dffl(fast__4)
# Loading work.sirv_gnrl_dffl(fast__5)
# Loading work.e203_exu_alu(fast)
# Loading work.e203_exu_nice(fast)
# Loading work.sirv_gnrl_fifo(fast__1)
# Loading work.sirv_gnrl_dfflr(fast__7)
# Loading work.sirv_gnrl_dfflr(fast__6)
# Loading work.e203_exu_alu_csrctrl(fast)
# Loading work.e203_exu_alu_bjp(fast)
# Loading work.e203_exu_alu_lsuagu(fast)
# Loading work.e203_exu_alu_rglr(fast)
# Loading work.e203_exu_alu_muldiv(fast)
# Loading work.e203_exu_alu_dpath(fast)
# Loading work.e203_exu_longpwbck(fast)
# Loading work.e203_exu_wbck(fast)
# Loading work.e203_exu_commit(fast)
# Loading work.e203_exu_branchslv(fast)
# Loading work.e203_exu_excp(fast)
# Loading work.e203_exu_csr(fast)
# Loading work.e203_lsu(fast)
# Loading work.e203_lsu_ctrl(fast)
# Loading work.sirv_gnrl_icb_arbt(fast)
# Loading work.sirv_gnrl_pipe_stage(fast)
# Loading work.sirv_gnrl_pipe_stage(fast__1)
# Loading work.sirv_gnrl_dffl(fast__6)
# Loading work.e203_biu(fast)
# Loading work.sirv_gnrl_icb_arbt(fast__1)
# Loading work.sirv_gnrl_pipe_stage(fast__2)
# Loading work.sirv_gnrl_icb_buffer(fast)
# Loading work.sirv_gnrl_fifo(fast__2)
# Loading work.sirv_gnrl_dffl(fast__7)
# Loading work.sirv_gnrl_fifo(fast__3)
# Loading work.sirv_gnrl_dffl(fast__8)
# Loading work.sirv_gnrl_icb_splt(fast)
# Loading work.sirv_gnrl_pipe_stage(fast__3)
# Loading work.sirv_gnrl_dffl(fast__9)
# Loading work.e203_itcm_ctrl(fast)
# Loading work.sirv_gnrl_icb_n2w(fast)
# Loading work.sirv_gnrl_icb_arbt(fast__2)
# Loading work.sirv_sram_icb_ctrl(fast)
# Loading work.sirv_gnrl_bypbuf(fast__1)
# Loading work.sirv_gnrl_fifo(fast__4)
# Loading work.sirv_gnrl_dffl(fast__10)
# Loading work.sirv_1cyc_sram_ctrl(fast)
# Loading work.sirv_gnrl_pipe_stage(fast__4)
# Loading work.e203_dtcm_ctrl(fast)
# Loading work.sirv_gnrl_icb_arbt(fast__3)
# Loading work.sirv_sram_icb_ctrl(fast__1)
# Loading work.sirv_gnrl_bypbuf(fast__2)
# Loading work.sirv_gnrl_fifo(fast__5)
# Loading work.sirv_gnrl_dffl(fast__11)
# Loading work.sirv_1cyc_sram_ctrl(fast__1)
# Loading work.e203_srams(fast)
# Loading work.e203_itcm_ram(fast)
# Loading work.sirv_gnrl_ram(fast)
# Loading work.sirv_sim_ram(fast)
# Loading work.e203_dtcm_ram(fast)
# Loading work.sirv_gnrl_ram(fast__1)
# Loading work.sirv_sim_ram(fast__1)
# Loading work.e203_subsys_plic(fast)
# Loading work.sirv_plic_top(fast)
# Loading work.sirv_plic_man(fast)
# Loading work.sirv_gnrl_dffr(fast__1)
# Loading work.sirv_gnrl_dffr(fast__2)
# Loading work.sirv_gnrl_dffr(fast__3)
# Loading work.sirv_LevelGateway(fast)
# Loading work.sirv_gnrl_pipe_stage(fast__5)
# Loading work.e203_subsys_clint(fast)
# Loading work.sirv_clint_top(fast)
# Loading work.sirv_clint(fast)
# Loading work.e203_subsys_perips(fast)
# Loading work.sirv_icb1to16_bus(fast)
# Loading work.sirv_gnrl_icb_buffer(fast__1)
# Loading work.sirv_gnrl_fifo(fast__6)
# Loading work.sirv_gnrl_fifo(fast__7)
# Loading work.sirv_gnrl_icb_splt(fast__1)
# Loading work.sirv_gnrl_pipe_stage(fast__6)
# Loading work.sirv_gnrl_dffl(fast__12)
# Loading work.sirv_flash_qspi_top(fast)
# Loading work.sirv_tlwidthwidget_qspi(fast)
# Loading work.sirv_tl_repeater_5(fast)
# Loading work.sirv_tlfragmenter_qspi_1(fast)
# Loading work.sirv_repeater_6(fast)
# Loading work.sirv_flash_qspi(fast)
# Loading work.sirv_qspi_fifo(fast)
# Loading work.sirv_queue_1(fast)
# Loading work.sirv_qspi_media(fast)
# Loading work.sirv_qspi_physical(fast)
# Loading work.sirv_qspi_flashmap(fast)
# Loading work.sirv_qspi_arbiter(fast)
# Loading work.sirv_gnrl_cdc_tx(fast)
# Loading work.sirv_gnrl_dfflr(fast__8)
# Loading work.sirv_gnrl_cdc_rx(fast)
# Loading work.sirv_gnrl_dfflr(fast__9)
# Loading work.sirv_gnrl_icb2apb(fast)
# Loading work.sirv_gnrl_fifo(fast__8)
# Loading work.apb_gpio(fast)
# Loading work.apb_uart_sv(fast)
# Loading work.uart_rx(fast)
# Loading work.uart_tx(fast)
# Loading work.io_generic_fifo(fast)
# Loading work.io_generic_fifo(fast__1)
# Loading work.uart_interrupt(fast)
# Loading work.apb_spi_master(fast)
# Loading work.spi_master_apb_if(fast)
# Loading work.spi_master_fifo(fast)
# Loading work.spi_master_controller(fast)
# Loading work.spi_master_clkgen(fast)
# Loading work.spi_master_tx(fast)
# Loading work.spi_master_rx(fast)
# Loading work.apb_i2c(fast)
# Loading work.i2c_master_byte_ctrl(fast)
# Loading work.i2c_master_bit_ctrl(fast)
# Loading work.apb_adv_timer(fast)
# Loading work.adv_timer_apb_if(fast)
# Loading work.timer_module(fast)
# Loading work.timer_cntrl(fast)
# Loading work.input_stage(fast)
# Loading work.prescaler(fast)
# Loading work.up_down_counter(fast)
# Loading work.comparator(fast)
# Loading work.sirv_gnrl_icb2axi(fast)
# Loading work.sirv_gnrl_fifo(fast__9)
# Loading work.sirv_gnrl_axi_buffer(fast)
# Loading work.sirv_gnrl_fifo(fast__10)
# Loading work.sirv_gnrl_dffl(fast__13)
# Loading work.sirv_gnrl_fifo(fast__11)
# Loading work.sirv_gnrl_dffl(fast__14)
# Loading work.sirv_gnrl_fifo(fast__12)
# Loading work.sirv_expl_axi_slv(fast)
# Loading work.sirv_hclkgen_regs(fast)
# Loading work.e203_subsys_mems(fast)
# Loading work.sirv_icb1to8_bus(fast)
# Loading work.sirv_gnrl_icb_splt(fast__2)
# Loading work.sirv_gnrl_pipe_stage(fast__7)
# Loading work.sirv_gnrl_dffl(fast__15)
# Loading work.sirv_mrom_top(fast)
# Loading work.sirv_mrom(fast)
# Loading work.sirv_gnrl_icb2axi(fast__1)
# Loading work.sirv_gnrl_fifo(fast__13)
# Loading work.sirv_debug_module(fast)
# Loading work.sirv_ResetCatchAndSync(fast)
# Loading work.sirv_AsyncResetRegVec_36(fast)
# Loading work.sirv_jtaggpioport(fast)
# Loading work.sirv_debug_csr(fast)
# Loading work.sirv_jtag_dtm(fast)
# Loading work.sirv_gnrl_cdc_tx(fast__2)
# Loading work.sirv_gnrl_dfflr(fast__11)
# Loading work.sirv_gnrl_cdc_rx(fast__2)
# Loading work.sirv_gnrl_dfflr(fast__10)
# Loading work.sirv_gnrl_cdc_tx(fast__1)
# Loading work.sirv_gnrl_cdc_rx(fast__1)
# Loading work.sirv_debug_rom(fast)
# Loading work.sirv_debug_ram(fast)
# Loading work.sirv_aon_top(fast)
# Loading work.sirv_gnrl_cdc_tx(fast__3)
# Loading work.sirv_gnrl_cdc_rx(fast__3)
# Loading work.sirv_icb1to2_bus(fast)
# Loading work.sirv_gnrl_icb_buffer(fast__2)
# Loading work.sirv_gnrl_fifo(fast__14)
# Loading work.sirv_gnrl_fifo(fast__15)
# Loading work.sirv_gnrl_icb_splt(fast__3)
# Loading work.sirv_gnrl_pipe_stage(fast__8)
# Loading work.sirv_aon_lclkgen_regs(fast)
# Loading work.sirv_aon_wrapper(fast)
# Loading work.sirv_aon(fast)
# Loading work.sirv_rtc(fast)
# Loading work.sirv_AsyncResetRegVec(fast)
# Loading work.sirv_pmu(fast)
# Loading work.sirv_pmu_core(fast)
# Loading work.sirv_AsyncResetRegVec_1(fast)
# Loading work.sirv_wdog(fast)
# Loading work.sirv_queue(fast)
# Loading work.sirv_DeglitchShiftRegister(fast)
# Loading work.sirv_aon_porrst(fast)
# Loading usim.GTP_GRS(fast)
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
# ITCM 0x00: 3040507330047073
# ITCM 0x01: 8581819310001197
# ITCM 0x02: ff01011310010117
# ITCM 0x03: 1ac2829300000297
# ITCM 0x04: 3051f07330529073
# ITCM 0x05: 08c5051300000517
# ITCM 0x06: 0845859300000597
# ITCM 0x07: 0000261702b50063
# ITCM 0x16: c4221141a00129b5
# ITCM 0x20: 557d80f1aa2347a5
add wave -position insertpoint sim:/tb_top/u_e203_soc_top/*
run
# End time: 00:59:50 on Oct 12,2023, Elapsed time: 0:00:32
# Errors: 0, Warnings: 0
