#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Wed May  9 22:48:28 2018
# Process ID: 7924
# Current directory: e:/ljzhu/test_gtx/gtx3g_ex/gtx3g_ex.tmp/async_dual_port_bram_ex
# Command line: vivado.exe -notrace -source e:/ljzhu/test_gtx/gtx3g_ex/gtx3g_ex.tmp/async_dual_port_bram_ex/async_dual_port_bram_ex.tcl
# Log file: e:/ljzhu/test_gtx/gtx3g_ex/gtx3g_ex.tmp/async_dual_port_bram_ex/vivado.log
# Journal file: e:/ljzhu/test_gtx/gtx3g_ex/gtx3g_ex.tmp/async_dual_port_bram_ex\vivado.jou
#-----------------------------------------------------------
start_gui
source e:/ljzhu/test_gtx/gtx3g_ex/gtx3g_ex.tmp/async_dual_port_bram_ex/async_dual_port_bram_ex.tcl -notrace
INFO: [open_example_project] Creating new example project...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
INFO: [open_example_project] Loading IP Catalog...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/ljzhu/test_gtx/ip_repo/gtx3g_bert'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/ljzhu/test_gtx/ip_repo/gtx3g_bert_axi/gtx3g_bert_axi_1.0'.
INFO: [open_example_project] Importing original IP ...
INFO: [open_example_project] Generating the example project IP ...
INFO: [open_example_project] Adding example synthesis HDL files ...
INFO: [open_example_project] Adding example XDC files ...
INFO: [open_example_project] Adding simulation HDL files ...
INFO: [open_example_project] Rebuilding all the top level IPs ...
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'E:/ljzhu/test_gtx/gtx3g_ex/gtx3g_ex.tmp/async_dual_port_bram_ex/async_dual_port_bram_ex.ip_user_files/sim_scripts/async_dual_port_bram/xsim/async_dual_port_bram.sh'
INFO: [SIM-utils-43] Exported 'E:/ljzhu/test_gtx/gtx3g_ex/gtx3g_ex.tmp/async_dual_port_bram_ex/async_dual_port_bram_ex.ip_user_files/sim_scripts/async_dual_port_bram/xsim/summary.log'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'E:/ljzhu/test_gtx/gtx3g_ex/gtx3g_ex.tmp/async_dual_port_bram_ex/async_dual_port_bram_ex.ip_user_files/sim_scripts/async_dual_port_bram/modelsim/async_dual_port_bram.sh'
INFO: [SIM-utils-43] Exported 'E:/ljzhu/test_gtx/gtx3g_ex/gtx3g_ex.tmp/async_dual_port_bram_ex/async_dual_port_bram_ex.ip_user_files/sim_scripts/async_dual_port_bram/modelsim/summary.log'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'E:/ljzhu/test_gtx/gtx3g_ex/gtx3g_ex.tmp/async_dual_port_bram_ex/async_dual_port_bram_ex.ip_user_files/sim_scripts/async_dual_port_bram/questa/async_dual_port_bram.sh'
INFO: [SIM-utils-43] Exported 'E:/ljzhu/test_gtx/gtx3g_ex/gtx3g_ex.tmp/async_dual_port_bram_ex/async_dual_port_bram_ex.ip_user_files/sim_scripts/async_dual_port_bram/questa/summary.log'
INFO: [exportsim-Tcl-35] Exporting simulation files for "IES" (Cadence Incisive Enterprise Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'E:/ljzhu/test_gtx/gtx3g_ex/gtx3g_ex.tmp/async_dual_port_bram_ex/async_dual_port_bram_ex.ip_user_files/sim_scripts/async_dual_port_bram/ies/async_dual_port_bram.sh'
INFO: [SIM-utils-43] Exported 'E:/ljzhu/test_gtx/gtx3g_ex/gtx3g_ex.tmp/async_dual_port_bram_ex/async_dual_port_bram_ex.ip_user_files/sim_scripts/async_dual_port_bram/ies/summary.log'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'E:/ljzhu/test_gtx/gtx3g_ex/gtx3g_ex.tmp/async_dual_port_bram_ex/async_dual_port_bram_ex.ip_user_files/sim_scripts/async_dual_port_bram/vcs/async_dual_port_bram.sh'
INFO: [SIM-utils-43] Exported 'E:/ljzhu/test_gtx/gtx3g_ex/gtx3g_ex.tmp/async_dual_port_bram_ex/async_dual_port_bram_ex.ip_user_files/sim_scripts/async_dual_port_bram/vcs/summary.log'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'E:/ljzhu/test_gtx/gtx3g_ex/gtx3g_ex.tmp/async_dual_port_bram_ex/async_dual_port_bram_ex.ip_user_files/sim_scripts/async_dual_port_bram/riviera/async_dual_port_bram.sh'
INFO: [SIM-utils-43] Exported 'E:/ljzhu/test_gtx/gtx3g_ex/gtx3g_ex.tmp/async_dual_port_bram_ex/async_dual_port_bram_ex.ip_user_files/sim_scripts/async_dual_port_bram/riviera/summary.log'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'E:/ljzhu/test_gtx/gtx3g_ex/gtx3g_ex.tmp/async_dual_port_bram_ex/async_dual_port_bram_ex.ip_user_files/sim_scripts/async_dual_port_bram/activehdl/async_dual_port_bram.sh'
INFO: [SIM-utils-43] Exported 'E:/ljzhu/test_gtx/gtx3g_ex/gtx3g_ex.tmp/async_dual_port_bram_ex/async_dual_port_bram_ex.ip_user_files/sim_scripts/async_dual_port_bram/activehdl/summary.log'
INFO: [open_example_project] Open Example Project completed
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Wed May  9 22:49:52 2018...
