

        *** GPGPU-Sim Simulator Version 3.2.1  [build 15629] ***


               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_n_clusters                      14 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W,A:32:4,4 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            5 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                    0 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          100 # ROP queue latency (default 85)
-dram_latency                          83 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBBCCCC.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    1 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 500.0:1000.0:500.0:900.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default3c75dc34161bc8b6a3c1600901c19524  /tmp/tmp.i7avrO5vMV/histo__SIZE1_1
 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000f000 	high:16 low:12
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000000fff 	high:12 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
*** Initializing Memory Statistics ***
self exe links to: /tmp/tmp.i7avrO5vMV/histo__SIZE1_1
Running md5sum using "md5sum /tmp/tmp.i7avrO5vMV/histo__SIZE1_1 "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /tmp/tmp.i7avrO5vMV/histo__SIZE1_1 > _cuobjdump_complete_output_7TEnTJ"
Parsing file _cuobjdump_complete_output_7TEnTJ
######### cuobjdump parser ########
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_13
Adding identifier: benchmarks/histo/histo.cu
## Adding new section ELF
Adding arch: sm_13
Adding identifier: benchmarks/histo/histo.cu
Done parsing!!!
Adding _cuobjdump_1.ptx with cubin handle 1
Running: cat _ptx_NhrnMs | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_6yPoFb

kernel '_Z20histo_prescan_kernelPjiS_' transfer to GPU hardware scheduler
kernel_name = _Z20histo_prescan_kernelPjiS_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 14342
gpu_sim_insn = 5500864
gpu_ipc =     383.5493
gpu_tot_sim_cycle = 14342
gpu_tot_sim_insn = 5500864
gpu_tot_ipc =     383.5493
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 10632
gpu_stall_icnt2sh    = 21001
gpu_total_sim_rate=611207
Cache L1D_000:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 1526, Miss = 849 (0.556), PendingHit = 258 (0.169)
Cache L1D_001:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 1406, Miss = 766 (0.545), PendingHit = 465 (0.331)
Cache L1D_002:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 1526, Miss = 889 (0.583), PendingHit = 262 (0.172)
Cache L1D_003:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 1016, Miss = 440 (0.433), PendingHit = 320 (0.315)
Cache L1D_004:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 1016, Miss = 441 (0.434), PendingHit = 290 (0.285)
Cache L1D_005:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 1398, Miss = 746 (0.534), PendingHit = 425 (0.304)
Cache L1D_006:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 1530, Miss = 865 (0.565), PendingHit = 322 (0.21)
Cache L1D_007:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 1524, Miss = 813 (0.533), PendingHit = 162 (0.106)
Cache L1D_008:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 762, Miss = 381 (0.5), PendingHit = 177 (0.232)
Cache L1D_009:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 762, Miss = 466 (0.612), PendingHit = 35 (0.0459)
Cache L1D_010:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 766, Miss = 408 (0.533), PendingHit = 90 (0.117)
Cache L1D_011:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 764, Miss = 380 (0.497), PendingHit = 233 (0.305)
Cache L1D_012:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 1270, Miss = 502 (0.395), PendingHit = 320 (0.252)
Cache L1D_013:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 762, Miss = 381 (0.5), PendingHit = 141 (0.185)
total_dl1_misses=8327
total_dl1_accesses=16028
total_dl1_miss_rate= 0.519528
Shader 0 dynamic_warp_id issue ditsribution:
dynamic_warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 
distro:
269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 
gpgpu_n_tot_thrd_icount = 5820416
gpgpu_n_tot_w_icount = 181888
gpgpu_n_icache_hits = 104640
gpgpu_n_icache_misses = 3473
gpgpu_n_l1dcache_read_hits = 4201
gpgpu_n_l1dcache_read_misses = 11827
gpgpu_n_l1dcache_write_accesses = 0
gpgpu_n_l1dcache_wirte_misses = 0
gpgpu_n_tcache_hits = 0
gpgpu_n_tcache_misses = 0
gpgpu_n_ccache_hits = 2688
gpgpu_n_ccache_misses = 448
gpgpu_n_stall_shd_mem = 44444
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8455
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 518144
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 782208
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 196736
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 2359
gpgpu_stall_shd_mem[c_mem][bk_conf] = 2359
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 42085
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:69202	W0_Idle:37487	W0_Scoreboard:34701	W1:1472	W2:512	W3:0	W4:512	W5:0	W6:0	W7:1088	W8:512	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:512	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:177280
maxmrqlatency = 104 
maxdqlatency = 0 
maxmflatency = 562 
averagemflatency = 248 
max_icnt2mem_latency = 352 
max_icnt2sh_latency = 29 
mrq_lat_table:2110 	127 	188 	639 	631 	366 	60 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	1724 	3011 	3728 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:193 	4415 	376 	348 	382 	595 	1190 	1105 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:107 	1507 	2440 	4126 	289 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	8 	9 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         7         5         4         4         4         4         4         4         6         4         4         7         4         6         7         4 
dram[1]:         6         6         4         6         4         5         4         3         3         6         4        10         4         6         5         4 
dram[2]:        10         9         5         6         4         4         4         4         4         5         5        10         4         5         4         4 
dram[3]:         7         7         4         5         4         4         4         4         4         4         4        10         4         4         4         3 
dram[4]:         6         6         4         5         4         5         4         4         4         5         4         9         6         4         4         4 
maximum service time to same row:
dram[0]:      3284      6802      1321      1541      7294      6338      1382      8733      5708      1367      8628      5594      1366      6083      6299      1384 
dram[1]:      4043      6830      1367      1473      7306      6201      1379      8732      5755      1369      8646      5601      1364      6116      6108      1381 
dram[2]:      5654      7288      1371      1466      7246      6342      1381      8701      5700      1326      8641      5444      1418      6039      5630      1421 
dram[3]:      5406      6852      1364      4457      7282      6408      1387      8701      5617      1361      8659      5303      1481      5870      5899      1379 
dram[4]:      4133      6744      1363      1382      7325      6265      1379      8716      5843      1366      8611      5404      1369      5812      5808      1377 
average row accesses per activate:
dram[0]:  3.000000  2.064516  2.233333  2.600000  2.250000  2.064516  2.166667  2.375000  1.888889  2.000000  2.666667  2.500000  1.942857  3.000000  2.640000  1.882353 
dram[1]:  3.375000  2.093750  1.914286  2.076923  2.684211  1.914286  2.333333  1.782609  1.969697  1.967742  3.000000  2.200000  1.911765  3.000000  2.310345  1.911765 
dram[2]:  5.200000  2.266667  1.939394  2.076923  2.500000  2.193548  1.888889  2.047619  2.133333  1.967742  3.000000  1.942857  1.823529  3.250000  2.133333  1.888889 
dram[3]:  2.363636  2.233333  1.585366  2.400000  2.428571  1.970588  2.125000  2.045455  1.911765  1.764706  2.142857  2.125000  1.675676  2.333333  1.969697  1.581395 
dram[4]:  3.714286  2.285714  1.914286  2.444444  2.391304  2.000000  1.947368  2.100000  1.837838  2.035714  2.538461  2.096774  2.031250  2.888889  1.942857  1.625000 
average row locality = 4121/1970 = 2.091878
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        27        64        67        26        54        64        39        38        68        58        32        65        68        24        66        64 
dram[1]:        27        67        67        27        51        67        35        41        65        61        30        66        65        24        67        65 
dram[2]:        26        68        64        27        50        68        34        43        64        61        30        68        62        26        64        68 
dram[3]:        26        67        65        24        51        67        34        45        65        60        30        68        62        28        65        68 
dram[4]:        26        64        67        22        55        64        37        42        68        57        33        65        65        26        68        65 
total reads: 4121
bank skew: 68/22 = 3.09
chip skew: 825/823 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        489       382       536       579       371       537       547       352       503       590       328       469       529       326       397       574
dram[1]:        380       380       569       581       375       537       551       358       527       569       335       481       545       345       410       597
dram[2]:        417       372       549       599       390       550       569       340       516       556       354       488       554       333       399       602
dram[3]:        498       406       661      1284       393       614       616       339       613       645       370       562       634       338       429       645
dram[4]:        463       399       693       636       395       607       638       340       607       641       339       547       646       345       430       668
maximum mf latency per bank:
dram[0]:        412       365       499       388       367       435       435       272       445       475       253       466       457       390       409       455
dram[1]:        450       364       446       413       378       432       484       282       428       450       238       421       443       423       411       431
dram[2]:        426       402       494       422       341       447       510       283       422       524       241       421       441       411       408       506
dram[3]:        454       423       530       481       385       511       526       277       469       476       250       500       483       421       451       562
dram[4]:        455       415       495       436       424       485       486       246       467       490       232       477       515       467       438       464

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
gpgpu_l2_write_miss = 0
gpgpu_l2_write_access = 0
gpgpu_l2_read_miss = 0
gpgpu_l2_read_access = 0
Cache L2_bank_000:
MSHR contents

DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25814 n_nop=23432 n_act=375 n_pre=359 n_req=824 n_rd=1648 n_write=0 bw_util=0.1277
n_activity=6503 dram_eff=0.5068
bk0: 54a 25203i bk1: 128a 25020i bk2: 134a 24617i bk3: 52a 25086i bk4: 108a 25210i bk5: 128a 24753i bk6: 78a 24956i bk7: 76a 25212i bk8: 136a 24742i bk9: 116a 24845i bk10: 64a 25182i bk11: 130a 24813i bk12: 136a 24574i bk13: 48a 24983i bk14: 132a 24010i bk15: 128a 21829i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.555396
Cache L2_bank_001:
MSHR contents

DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25814 n_nop=23400 n_act=390 n_pre=374 n_req=825 n_rd=1650 n_write=0 bw_util=0.1278
n_activity=6624 dram_eff=0.4982
bk0: 54a 25253i bk1: 134a 25058i bk2: 134a 24568i bk3: 54a 25092i bk4: 102a 25177i bk5: 134a 24650i bk6: 70a 25003i bk7: 82a 25203i bk8: 130a 24722i bk9: 122a 24663i bk10: 60a 25274i bk11: 132a 24792i bk12: 130a 24469i bk13: 48a 25044i bk14: 134a 23987i bk15: 130a 21681i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.622763
Cache L2_bank_002:
MSHR contents

DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25814 n_nop=23412 n_act=386 n_pre=370 n_req=823 n_rd=1646 n_write=0 bw_util=0.1275
n_activity=6318 dram_eff=0.5211
bk0: 52a 25280i bk1: 136a 25034i bk2: 128a 24646i bk3: 54a 25189i bk4: 100a 25096i bk5: 136a 24663i bk6: 68a 24985i bk7: 86a 25164i bk8: 128a 24671i bk9: 122a 24700i bk10: 60a 25252i bk11: 136a 24807i bk12: 124a 24371i bk13: 52a 24978i bk14: 128a 24007i bk15: 136a 21883i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.584838
Cache L2_bank_003:
MSHR contents

DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25814 n_nop=23332 n_act=424 n_pre=408 n_req=825 n_rd=1650 n_write=0 bw_util=0.1278
n_activity=6538 dram_eff=0.5047
bk0: 52a 25223i bk1: 134a 24968i bk2: 130a 24455i bk3: 48a 25026i bk4: 102a 25113i bk5: 134a 24462i bk6: 68a 24959i bk7: 90a 25258i bk8: 130a 24575i bk9: 120a 24479i bk10: 60a 25217i bk11: 136a 24743i bk12: 124a 24351i bk13: 56a 24907i bk14: 130a 23968i bk15: 136a 21578i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.620129
Cache L2_bank_004:
MSHR contents

DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25814 n_nop=23386 n_act=398 n_pre=382 n_req=824 n_rd=1648 n_write=0 bw_util=0.1277
n_activity=6496 dram_eff=0.5074
bk0: 52a 25288i bk1: 128a 25002i bk2: 134a 24633i bk3: 44a 25121i bk4: 110a 25139i bk5: 128a 24601i bk6: 74a 24951i bk7: 84a 25148i bk8: 136a 24567i bk9: 114a 24737i bk10: 66a 25223i bk11: 130a 24736i bk12: 130a 24440i bk13: 52a 24870i bk14: 136a 23977i bk15: 130a 21780i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.596149
Cache L2_bank_000:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 1702, Miss = 824 (0.484), PendingHit = 8 (0.0047)
Cache L2_bank_001:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 1705, Miss = 825 (0.484), PendingHit = 9 (0.00528)
Cache L2_bank_002:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 1697, Miss = 823 (0.485), PendingHit = 6 (0.00354)
Cache L2_bank_003:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 1826, Miss = 825 (0.452), PendingHit = 8 (0.00438)
Cache L2_bank_004:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 1693, Miss = 824 (0.487), PendingHit = 4 (0.00236)
L2 Cache Total Miss Rate = 0.478

icnt_total_pkts_mem_to_simt=42703
icnt_total_pkts_simt_to_mem=8623

LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Traffic 0 Stat
%=================================
% Average latency = 44.2017
% Accepted packets = 0 at node 0 (avg = 0.0132649)
lat(1) = 44.2017;
thru(1,:) = [ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0.0593383 0.0594429 0.059164 0.068124 0.0590245 0 0 0 0 ];
% latency change    = 1
% throughput change = 1
Traffic 1 Stat
%=================================
% Average latency = 14.1679
% Accepted packets = 0 at node 14 (avg = 0.0647301)
lat(2) = 14.1679;
thru(2,:) = [ 0.150856 0.136387 0.157829 0.0792804 0.0794547 0.132901 0.153645 0.14458 0.0688561 0.0836733 0.0735627 0.0686818 0.0902277 0.0688561 0 0 0 0 0 0 0 0 0 ];
% latency change    = 2.11984
% throughput change = 0.795073
----------------------------Interconnect-DETAILS---------------------------------=======Traffic[0]class0 ======
Traffic[0]class0Overall average latency = 44.2017 (1 samples)
Traffic[0]class0Overall average accepted rate = 0.0132649 (1 samples)
Traffic[0]class0Overall min accepted rate = 0 (1 samples)
traffic_manager/latency_stat_0_freq = [ 0 5162 682 97 56 16 12 19 15 21 7 17 10 22 5 26 5 22 9 23 6 20 12 25 5 16 1 16 5 12 8 20 9 21 11 9 1 18 7 15 7 18 3 18 4 14 7 20 9 25 5 12 5 11 8 11 3 14 8 13 2 11 3 20 3 12 5 14 11 18 4 19 7 13 9 11 4 14 8 15 6 11 2 13 6 7 4 18 6 14 5 21 9 13 4 10 2 13 3 12 5 17 2 21 6 17 4 12 2 9 10 17 5 11 4 13 3 13 5 13 8 14 4 12 6 8 3 14 5 7 4 8 5 19 3 19 7 10 3 14 3 24 2 6 3 13 2 11 6 11 3 8 2 15 1 8 2 15 3 12 5 16 4 14 1 13 3 12 1 11 2 15 3 21 7 15 5 12 5 19 5 5 2 12 4 9 3 12 3 14 4 12 3 12 2 9 5 9 2 8 1 7 4 8 3 9 5 10 5 7 1 9 0 13 0 10 1 4 3 17 4 8 2 10 1 10 1 11 3 7 5 11 0 11 3 9 4 11 2 8 3 5 4 9 0 7 2 11 1 8 4 9 4 10 1 7 4 8 1 9 2 7 1 6 4 8 2 8 2 12 1 3 4 8 3 7 4 5 2 8 3 5 3 3 1 6 4 6 1 6 0 4 1 1 1 6 0 3 2 3 4 3 1 11 3 6 1 6 1 6 0 9 3 5 5 5 0 3 0 2 0 3 0 1 1 0 1 5 1 9 1 10 1 4 2 1 1 5 1 4 0 2 2 2 2 7 0 4 0 3 2 6 0 5 0 6 0 1 0 2 0 4 0 4 1 1 3 4 0 3 0 2 1 3 1 3 0 2 0 3 0 0 1 3 0 0 0 4 0 2 1 0 0 3 0 3 0 0 0 0 1 1 1 0 0 2 0 0 0 0 0 0 0 1 0 0 0 0 0 1 0 0 0 1 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[0]class1Average hops = 1 (8623 samples)
traffic_manager/hop_stats_freq = [ 0 8623 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
=======Traffic[1]class0 ======
Traffic[1]class0Overall average latency = 14.1679 (1 samples)
Traffic[1]class0Overall average accepted rate = 0.0647301 (1 samples)
Traffic[1]class0Overall min accepted rate = 0 (1 samples)
traffic_manager/latency_stat_0_freq = [ 0 0 107 2 2 1321 236 201 490 605 271 233 230 246 321 148 1815 117 120 159 128 861 62 54 71 57 395 31 19 24 10 134 9 9 10 13 51 2 3 2 2 30 1 2 3 2 7 0 0 0 0 5 0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[1]class1Average hops = 1 (8623 samples)
traffic_manager/hop_stats_freq = [ 0 8623 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
----------------------------END-of-Interconnect-DETAILS-------------------------

gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 9 sec (9 sec)
gpgpu_simulation_rate = 611207 (inst/sec)
gpgpu_simulation_rate = 1593 (cycle/sec)

kernel '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4' transfer to GPU hardware scheduler
kernel_name = _Z26histo_intermediates_kernelP5uint2jjjP6uchar4 
kernel_launch_uid = 2 
gpu_sim_cycle = 133959
gpu_sim_insn = 15893670
gpu_ipc =     118.6458
gpu_tot_sim_cycle = 148301
gpu_tot_sim_insn = 21394534
gpu_tot_ipc =     144.2643
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 304761
gpu_stall_icnt2sh    = 39311
gpu_total_sim_rate=289115
Cache L1D_000:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 5858, Miss = 4708 (0.804), PendingHit = 267 (0.0456)
Cache L1D_001:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 5738, Miss = 4789 (0.835), PendingHit = 474 (0.0826)
Cache L1D_002:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 3692, Miss = 2869 (0.777), PendingHit = 262 (0.071)
Cache L1D_003:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 3182, Miss = 2342 (0.736), PendingHit = 323 (0.102)
Cache L1D_004:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 3182, Miss = 2333 (0.733), PendingHit = 298 (0.0937)
Cache L1D_005:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 5730, Miss = 4563 (0.796), PendingHit = 429 (0.0749)
Cache L1D_006:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 5862, Miss = 4672 (0.797), PendingHit = 329 (0.0561)
Cache L1D_007:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 5856, Miss = 4602 (0.786), PendingHit = 175 (0.0299)
Cache L1D_008:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 5094, Miss = 4290 (0.842), PendingHit = 188 (0.0369)
Cache L1D_009:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 2928, Miss = 2418 (0.826), PendingHit = 37 (0.0126)
Cache L1D_010:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 4376, Miss = 3066 (0.701), PendingHit = 124 (0.0283)
Cache L1D_011:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 2930, Miss = 2374 (0.81), PendingHit = 233 (0.0795)
Cache L1D_012:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 3436, Miss = 2555 (0.744), PendingHit = 326 (0.0949)
Cache L1D_013:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 5094, Miss = 4459 (0.875), PendingHit = 145 (0.0285)
total_dl1_misses=50040
total_dl1_accesses=62958
total_dl1_miss_rate= 0.794816
Shader 0 dynamic_warp_id issue ditsribution:
dynamic_warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 
distro:
269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 
gpgpu_n_tot_thrd_icount = 22693376
gpgpu_n_tot_w_icount = 709168
gpgpu_n_icache_hits = 368800
gpgpu_n_icache_misses = 16800
gpgpu_n_l1dcache_read_hits = 9308
gpgpu_n_l1dcache_read_misses = 53650
gpgpu_n_l1dcache_write_accesses = 154440
gpgpu_n_l1dcache_wirte_misses = 154440
gpgpu_n_tcache_hits = 0
gpgpu_n_tcache_misses = 0
gpgpu_n_ccache_hits = 55728
gpgpu_n_ccache_misses = 448
gpgpu_n_stall_shd_mem = 1430093
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 50168
gpgpu_n_mem_write_global = 154440
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 1553984
gpgpu_n_store_insn = 2071680
gpgpu_n_shmem_insn = 782208
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3498476
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 2359
gpgpu_stall_shd_mem[c_mem][bk_conf] = 2359
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1427734
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2158744	W0_Idle:529770	W0_Scoreboard:62422	W1:1472	W2:512	W3:0	W4:512	W5:0	W6:0	W7:1088	W8:512	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:512	W17:0	W18:32955	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:671605
maxmrqlatency = 350 
maxdqlatency = 0 
maxmflatency = 1087 
averagemflatency = 419 
max_icnt2mem_latency = 3453 
max_icnt2sh_latency = 148300 
mrq_lat_table:54506 	3676 	5829 	19847 	40912 	58696 	39624 	8300 	117 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	4721 	23328 	123595 	52975 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:220 	9531 	2878 	4602 	23189 	41906 	35443 	51393 	36029 	322 	76 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:107 	25863 	15272 	8205 	720 	15 	0 	0 	0 	0 	0 	0 	0 	118 	23231 	37387 	76298 	17406 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	10 	14 	212 	54 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        21        26        29        17        23        20        32        47        25        26        22        24        22        37        27        24 
dram[1]:        21        26        21        21        36        21        21        55        23        23        21        26        21        21        26        23 
dram[2]:        18        24        25        21        28        21        20        55        25        19        25        21        21        28        27        21 
dram[3]:        40        31        18        25        26        22        25        57        25        21        21        28        20        28        26        23 
dram[4]:        34        20        20        18        21        24        26        54        28        21        20        40        17        28        27        21 
maximum service time to same row:
dram[0]:      3284      6802      1812      1771      7294      6338      1578      8733      5708      2474      8628      5594      3184      6083      6299      1938 
dram[1]:      4043      6830      1708      1939      7306      6201      1453      8732      5755      1861      8646      5601      1721      6116      6108      1912 
dram[2]:      5654      7288      1779      1972      7246      6342      1462      8701      5700      3236      8641      5444      2149      6039      5630      1742 
dram[3]:      5406      6852      1439      4457      9215      6408      1669      8701      5617      1779      8659      5303      1810      5870      5899      1934 
dram[4]:      4133      6744      1660      1973      7325      6265      1592      8716      5843      1729      8611      5404      1654      5812      5808      2139 
average row accesses per activate:
dram[0]:  3.930362  4.128671  3.992816  3.784370  3.951548  4.225071  3.835106  3.980636  3.924242  4.094499  4.134771  4.290234  3.788340  4.236918  4.053009  3.809722 
dram[1]:  3.987342  3.941970  3.934659  3.712034  3.788387  4.199434  3.892038  3.820479  4.053672  4.008265  4.155827  4.219512  3.891361  4.074334  4.021097  3.714477 
dram[2]:  3.960894  4.046576  3.847856  3.682203  4.000000  4.143055  3.965659  3.780263  4.005634  3.900000  4.150000  4.254422  3.897135  4.215318  3.891452  3.745946 
dram[3]:  3.921271  4.055249  3.903900  3.673267  4.023288  4.208807  3.923393  3.986150  3.957064  4.022130  4.064901  4.229932  3.817481  4.215007  3.751309  3.676393 
dram[4]:  4.054131  4.037344  3.987087  3.635098  3.867280  4.327486  3.914750  3.981970  3.918256  4.136752  4.048684  4.211590  3.825864  3.916779  3.945355  3.784153 
average row locality = 231507/58254 = 3.974096
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1178      1246      1174      1076      1180      1206      1159      1172      1165      1157      1252      1284      1223      1169      1191      1155 
dram[1]:      1190      1248      1180      1077      1180      1207      1156      1167      1168      1156      1241      1283      1208      1161      1196      1162 
dram[2]:      1191      1266      1181      1078      1181      1206      1151      1162      1151      1144      1240      1289      1219      1171      1202      1176 
dram[3]:      1197      1248      1185      1068      1177      1190      1140      1160      1153      1153      1249      1288      1220      1181      1205      1171 
dram[4]:      1194      1233      1173      1060      1174      1193      1156      1161      1171      1159      1267      1291      1229      1176      1217      1166 
total reads: 94980
bank skew: 1291/1060 = 1.22
chip skew: 19020/18980 = 1.00
number of total write accesses:
dram[0]:      1644      1706      1605      1539      1756      1760      1725      1706      1684      1746      1816      1835      1766      1746      1638      1588 
dram[1]:      1645      1673      1590      1514      1756      1762      1728      1706      1702      1754      1826      1831      1765      1744      1663      1609 
dram[2]:      1645      1688      1601      1529      1771      1777      1736      1711      1693      1742      1831      1838      1774      1746      1666      1596 
dram[3]:      1642      1688      1618      1529      1760      1773      1728      1718      1704      1755      1820      1821      1750      1740      1661      1601 
dram[4]:      1652      1686      1606      1550      1769      1767      1737      1710      1705      1745      1810      1834      1759      1742      1671      1604 
total reads: 136527
bank skew: 1838/1514 = 1.21
chip skew: 27347/27260 = 1.00
average mf latency per bank:
dram[0]:        356       353       366       378       367       368       375       363       360       359       346       347       365       358       363       373
dram[1]:        365       362       371       382       374       369       380       375       371       364       350       361       368       371       369       379
dram[2]:        369       369       381       388       378       380       385       381       374       376       356       369       374       372       378       386
dram[3]:        361       361       372       387       376       374       378       372       369       369       357       357       373       362       376       379
dram[4]:        366       367       378       385       383       379       379       378       370       369       359       361       371       365       373       381
maximum mf latency per bank:
dram[0]:        946       884       923       844       912       892       891       866       775       896       878       831       862       898       863       880
dram[1]:        960       819      1003       903       991       892      1087       899       855       878       903       966       916       914       926       989
dram[2]:        981       870       945       924       910      1070      1013       940       897       986       892       889       882       910       980       937
dram[3]:        956       929       923       835       892       859       937       880       878       903       821       981       917       827       964       883
dram[4]:       1037       996       899       928       881       825       894       930       916       897       964       847       791       913       860       926

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
gpgpu_l2_write_miss = 0
gpgpu_l2_write_access = 0
gpgpu_l2_read_miss = 0
gpgpu_l2_read_access = 0
Cache L2_bank_000:
MSHR contents

DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=266939 n_nop=176260 n_act=11540 n_pre=11524 n_req=46247 n_rd=37974 n_write=29641 bw_util=0.5066
n_activity=239248 dram_eff=0.5652
bk0: 2356a 200964i bk1: 2492a 197102i bk2: 2348a 194348i bk3: 2152a 194451i bk4: 2360a 196946i bk5: 2412a 193671i bk6: 2318a 193858i bk7: 2344a 193824i bk8: 2330a 191549i bk9: 2314a 189672i bk10: 2504a 192537i bk11: 2568a 187230i bk12: 2446a 183439i bk13: 2338a 179843i bk14: 2382a 166275i bk15: 2310a 126590i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=11.5611
Cache L2_bank_001:
MSHR contents

DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=266939 n_nop=175998 n_act=11674 n_pre=11658 n_req=46248 n_rd=37960 n_write=29649 bw_util=0.5066
n_activity=239279 dram_eff=0.5651
bk0: 2380a 199886i bk1: 2496a 198005i bk2: 2360a 193939i bk3: 2154a 195004i bk4: 2360a 196584i bk5: 2414a 193564i bk6: 2312a 192297i bk7: 2334a 192861i bk8: 2336a 191439i bk9: 2312a 189757i bk10: 2482a 192380i bk11: 2566a 186604i bk12: 2416a 183420i bk13: 2322a 180777i bk14: 2392a 165398i bk15: 2324a 125575i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=11.5874
Cache L2_bank_002:
MSHR contents

DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=266939 n_nop=175877 n_act=11686 n_pre=11670 n_req=46352 n_rd=38016 n_write=29690 bw_util=0.5073
n_activity=238631 dram_eff=0.5675
bk0: 2382a 200581i bk1: 2532a 197367i bk2: 2362a 193653i bk3: 2156a 194444i bk4: 2362a 195863i bk5: 2412a 192608i bk6: 2302a 192560i bk7: 2324a 193563i bk8: 2302a 190355i bk9: 2288a 188687i bk10: 2480a 191593i bk11: 2578a 187326i bk12: 2438a 183238i bk13: 2342a 178858i bk14: 2404a 166567i bk15: 2352a 125612i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=11.7119
Cache L2_bank_003:
MSHR contents

DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=266939 n_nop=175922 n_act=11684 n_pre=11668 n_req=46293 n_rd=37970 n_write=29695 bw_util=0.507
n_activity=239082 dram_eff=0.566
bk0: 2394a 198849i bk1: 2496a 197209i bk2: 2370a 194689i bk3: 2136a 194574i bk4: 2354a 196728i bk5: 2380a 193039i bk6: 2280a 194575i bk7: 2320a 195662i bk8: 2306a 192950i bk9: 2306a 189018i bk10: 2498a 192348i bk11: 2576a 187680i bk12: 2440a 183425i bk13: 2362a 178835i bk14: 2410a 165432i bk15: 2342a 125390i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=11.6066
Cache L2_bank_004:
MSHR contents

DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=266939 n_nop=175869 n_act=11673 n_pre=11657 n_req=46367 n_rd=38040 n_write=29700 bw_util=0.5075
n_activity=239259 dram_eff=0.5662
bk0: 2388a 198731i bk1: 2466a 196114i bk2: 2346a 195231i bk3: 2120a 193989i bk4: 2348a 196620i bk5: 2386a 193017i bk6: 2312a 193960i bk7: 2322a 193775i bk8: 2342a 191457i bk9: 2318a 188921i bk10: 2534a 190732i bk11: 2582a 186180i bk12: 2458a 182782i bk13: 2352a 178863i bk14: 2434a 165175i bk15: 2332a 126716i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=11.6361
Cache L2_bank_000:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 41128, Miss = 18987 (0.462), PendingHit = 14788 (0.36)
Cache L2_bank_001:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 41066, Miss = 18980 (0.462), PendingHit = 14790 (0.36)
Cache L2_bank_002:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 41066, Miss = 19008 (0.463), PendingHit = 14867 (0.362)
Cache L2_bank_003:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 41202, Miss = 18985 (0.461), PendingHit = 14812 (0.359)
Cache L2_bank_004:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 41134, Miss = 19020 (0.462), PendingHit = 14869 (0.361)
L2 Cache Total Miss Rate = 0.462

icnt_total_pkts_mem_to_simt=409808
icnt_total_pkts_simt_to_mem=360036

LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Traffic 0 Stat
%=================================
% Average latency = 147.161
% Accepted packets = 0 at node 0 (avg = 0.0570282)
lat(3) = 147.161;
thru(3,:) = [ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0.262447 0.262204 0.262234 0.26226 0.262503 0 0 0 0 ];
% latency change    = 0.903725
% throughput change = 0.135053
Traffic 1 Stat
%=================================
% Average latency = 4.08295
% Accepted packets = 0 at node 14 (avg = 0.0595747)
lat(4) = 4.08295;
thru(4,:) = [ 0.126461 0.129913 0.0642288 0.0627172 0.0625306 0.125789 0.12549 0.125397 0.127637 0.0636503 0.0951787 0.0644715 0.0659271 0.130828 0 0 0 0 0 0 0 0 0 ];
% latency change    = 35.0429
% throughput change = 0.0427453
----------------------------Interconnect-DETAILS---------------------------------=======Traffic[0]class0 ======
Traffic[0]class0Overall average latency = 95.6815 (2 samples)
Traffic[0]class0Overall average accepted rate = 0.0351466 (2 samples)
Traffic[0]class0Overall min accepted rate = 0 (2 samples)
traffic_manager/latency_stat_0_freq = [ 0 3089 3121 658 627 400 469 289 347 323 318 290 370 383 442 518 1949 2479 1828 1946 1939 2057 1980 2124 2129 2171 2164 2143 2185 2176 2241 2152 2200 2097 2150 2046 1952 2023 1990 1949 1835 1750 1821 1687 1668 1528 1569 1468 1429 1343 1406 1234 1258 1220 1155 1142 1153 1063 1098 1030 977 954 1007 928 916 842 957 889 875 821 837 791 752 756 801 744 713 743 656 700 746 651 594 640 611 652 611 591 581 585 590 537 534 542 535 500 548 513 531 531 506 415 458 426 449 440 435 407 424 410 378 363 376 406 379 376 411 366 342 355 342 346 335 359 285 300 311 318 273 285 305 311 277 307 290 338 298 285 323 320 262 299 275 266 259 238 276 230 277 253 278 226 220 225 231 234 211 234 259 256 228 254 182 229 251 227 235 225 233 218 209 201 228 202 187 222 187 202 205 215 205 196 197 184 179 171 195 227 203 170 184 195 187 167 193 197 212 187 205 198 165 207 198 209 165 194 216 190 204 198 172 178 188 175 170 169 168 176 204 196 181 165 168 179 176 167 164 193 166 191 214 183 172 189 174 194 151 181 170 163 202 188 152 182 177 189 177 214 173 183 168 155 142 160 154 159 181 172 184 166 182 167 151 178 183 174 156 154 176 138 167 153 130 161 145 153 159 130 163 161 137 170 150 152 136 153 166 134 142 166 146 140 140 137 139 159 157 143 137 164 151 150 145 159 135 172 126 142 150 154 140 163 132 146 125 164 133 149 174 154 138 150 131 143 169 151 154 122 127 138 163 142 159 157 132 158 150 126 159 141 127 143 122 149 158 131 136 132 126 124 136 145 133 159 130 128 125 113 124 114 135 125 105 122 109 122 114 133 124 138 127 131 131 125 120 117 114 120 130 131 119 119 127 123 103 122 140 127 103 109 110 120 112 129 113 136 95 109 112 128 106 120 110 114 118 129 109 104 107 100 108 117 81 86 111 89 112 124 102 88 115 92 89 116 91 108 99 120 117 106 91 86 95 95 102 91 99 97 99 98 96 68 88 85 96 88 93 91 85 98 93 81 85 109 94 106 87 78 104 91 87 85 90 100 85 99 86 107 80 108 75 91 80 82 82 116 87 86 71 79 78 87 77 89 83 104 95 81 89 86 79 84 97 90 69 76 86 82 77 89 78 79 68 83 85 69 83 76 67 87 62 83 75 86 80 82 85 70 67 73 66 69 79 67 68 66 66 75 68 88 63 72 68 87 66 83 81 81 74 92 73 80 85 83 79 101 69 71 92 103 87 81 68 80 66 89 89 86 71 77 60 78 57 65 64 80 64 84 68 64 71 75 67 64 74 62 53 68 50 49 62 66 43 53 57 57 55 58 46 78 57 54 44 54 70 63 42 54 45 52 41 70 46 43 52 68 43 56 62 44 39 41 36 48 47 44 54 48 43 47 47 57 45 51 43 45 43 43 42 50 36 53 34 32 40 36 34 42 48 41 50 37 38 43 40 34 27 41 33 30 35 27 22 46 29 26 28 33 30 29 25 34 41 28 40 31 24 23 26 29 30 32 27 21 33 34 33 36 21 24 23 31 26 37 27 21 8 23 27 20 17 16 17 20 23 17 20 25 25 18 24 19 20 24 18 22 18 17 12 16 10 17 13 24 20 26 17 17 14 14 17 16 10 13 17 23 16 20 9 26 17 19 14 16 14 22 6 11 8 11 9 10 15 13 11 9 5 11 7 10 11 9 7 10 11 9 6 7 7 9 6 8 12 9 8 15 11 5 9 9 8 5 19 5 13 11 8 11 3 6 9 12 7 12 6 5 1 4 7 4 6 3 2 2 4 2 6 2 7 2 2 3 4 3 8 5 2 3 4 1 4 2 2 2 1 1 2 0 1 2 4 1 0 3 1 1 4 1 1 1 3 0 1 2 0 2 1 2 0 2 2 1 3 0 1 0 0 2 1 1 0 3 0 3 0 0 0 0 1 1 0 1 0 1 0 0 0 0 0 0 1 1 0 0 1 0 1 0 0 0 2 0 1 1 0 0 0 1 0 2 0 0 0 0 0 1 2 0 0 0 0 0 0 1 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 2 0 0 0 0 0 1 0 0 0 1 1 0 0 0 0 0 1 0 0 0 0 1 1 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2 ];
Traffic[0]class1Average hops = 1 (205596 samples)
traffic_manager/hop_stats_freq = [ 0 205596 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
=======Traffic[1]class0 ======
Traffic[1]class0Overall average latency = 9.12543 (2 samples)
Traffic[1]class0Overall average accepted rate = 0.0621524 (2 samples)
Traffic[1]class0Overall min accepted rate = 0 (2 samples)
traffic_manager/latency_stat_0_freq = [ 0 101696 11743 6518 7879 27886 6599 4398 6305 4562 2761 1991 1748 1531 1283 965 2018 970 745 596 578 798 405 361 287 248 323 208 159 156 123 173 113 95 54 60 102 52 45 33 46 37 34 15 38 17 21 15 14 9 12 14 12 2 5 10 5 4 6 7 9 4 5 16 2 2 8 5 6 0 1 4 7 1 2 1 1 0 2 0 0 2 1 0 1 1 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[1]class1Average hops = 1 (205596 samples)
traffic_manager/hop_stats_freq = [ 0 205596 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
----------------------------END-of-Interconnect-DETAILS-------------------------

gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 14 sec (74 sec)
gpgpu_simulation_rate = 289115 (inst/sec)
gpgpu_simulation_rate = 2004 (cycle/sec)

kernel '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_' transfer to GPU hardware scheduler
kernel_name = _Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_ 
kernel_launch_uid = 3 
gpu_sim_cycle = 470424
gpu_sim_insn = 157206464
gpu_ipc =     334.1804
gpu_tot_sim_cycle = 618725
gpu_tot_sim_insn = 178600998
gpu_tot_ipc =     288.6597
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 654187
gpu_stall_icnt2sh    = 1641112
gpu_total_sim_rate=419251
Cache L1D_000:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 135402, Miss = 34774 (0.257), PendingHit = 99569 (0.735)
Cache L1D_001:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 135466, Miss = 34901 (0.258), PendingHit = 99918 (0.738)
Cache L1D_002:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 133252, Miss = 32953 (0.247), PendingHit = 99598 (0.747)
Cache L1D_003:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 132534, Miss = 32376 (0.244), PendingHit = 99497 (0.751)
Cache L1D_004:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 132662, Miss = 32399 (0.244), PendingHit = 99572 (0.751)
Cache L1D_005:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 135138, Miss = 34611 (0.256), PendingHit = 99649 (0.737)
Cache L1D_006:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 135398, Miss = 34752 (0.257), PendingHit = 99635 (0.736)
Cache L1D_007:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 135328, Miss = 34666 (0.256), PendingHit = 99447 (0.735)
Cache L1D_008:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 134382, Miss = 34308 (0.255), PendingHit = 99321 (0.739)
Cache L1D_009:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 132408, Miss = 32468 (0.245), PendingHit = 99304 (0.75)
Cache L1D_010:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 133792, Miss = 33100 (0.247), PendingHit = 99358 (0.743)
Cache L1D_011:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 132418, Miss = 32426 (0.245), PendingHit = 99497 (0.751)
Cache L1D_012:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 133108, Miss = 32653 (0.245), PendingHit = 99731 (0.749)
Cache L1D_013:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 134390, Miss = 34463 (0.256), PendingHit = 99289 (0.739)
total_dl1_misses=470850
total_dl1_accesses=1875678
total_dl1_miss_rate= 0.251029
Shader 0 dynamic_warp_id issue ditsribution:
dynamic_warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 
distro:
269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1569, 1485, 1583, 1499, 1415, 1569, 1471, 1471, 1485, 1611, 1541, 1513, 1513, 1583, 1583, 1541, 3229, 3215, 3159, 3187, 3215, 3187, 3229, 3187, 3187, 3257, 3201, 3285, 3117, 3243, 3299, 3215, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3173, 3187, 3285, 3201, 3173, 3229, 3187, 3145, 3285, 3229, 3271, 3271, 3229, 3257, 3257, 3159, 3187, 3229, 3221, 3109, 3151, 3179, 3123, 3179, 3109, 3207, 3151, 3221, 3151, 3095, 3165, 3179, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 
gpgpu_n_tot_thrd_icount = 225359360
gpgpu_n_tot_w_icount = 7042480
gpgpu_n_icache_hits = 4035118
gpgpu_n_icache_misses = 19467
gpgpu_n_l1dcache_read_hits = 11443
gpgpu_n_l1dcache_read_misses = 1864235
gpgpu_n_l1dcache_write_accesses = 154440
gpgpu_n_l1dcache_wirte_misses = 154440
gpgpu_n_tcache_hits = 0
gpgpu_n_tcache_misses = 0
gpgpu_n_ccache_hits = 592688
gpgpu_n_ccache_misses = 448
gpgpu_n_stall_shd_mem = 4338896
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 671682
gpgpu_n_mem_write_global = 154440
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 33768768
gpgpu_n_store_insn = 2071680
gpgpu_n_shmem_insn = 6867968
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 37863916
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 2359
gpgpu_stall_shd_mem[c_mem][bk_conf] = 2359
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 95112
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4241425
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4490662	W0_Idle:1089668	W0_Scoreboard:3922058	W1:234474	W2:210470	W3:181146	W4:138692	W5:82446	W6:50806	W7:38790	W8:43856	W9:57666	W10:76300	W11:92400	W12:104846	W13:108710	W14:108192	W15:93310	W16:76042	W17:54698	W18:68543	W19:20720	W20:10248	W21:4886	W22:1792	W23:658	W24:196	W25:56	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5182537
maxmrqlatency = 350 
maxdqlatency = 0 
maxmflatency = 1087 
averagemflatency = 268 
max_icnt2mem_latency = 3453 
max_icnt2sh_latency = 148300 
mrq_lat_table:284235 	17686 	20560 	43668 	64637 	69569 	40775 	8342 	117 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	75217 	420064 	277323 	53529 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:291 	274927 	31360 	84239 	130893 	108138 	88903 	71714 	36394 	322 	76 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:107 	170209 	177286 	313607 	10440 	47 	0 	0 	0 	0 	0 	0 	0 	118 	23231 	37387 	76298 	17406 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	26 	671 	477 	54 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        42        32        47        32        32        32        32        32        37        32        32 
dram[1]:        32        32        32        32        36        34        32        55        32        32        32        32        32        32        32        34 
dram[2]:        32        32        32        32        32        39        32        55        32        33        32        32        32        32        32        35 
dram[3]:        40        32        32        32        32        43        32        57        32        32        32        32        32        32        32        32 
dram[4]:        34        32        32        32        32        35        32        54        32        34        32        40        32        32        32        32 
maximum service time to same row:
dram[0]:     24425     24466     24352     20641     20412     20489     18235     20900     20820     21007     21123     20922     21035     21192     21221     24208 
dram[1]:     24373     24695     24445     20805     20553     20580     18217     21030     20930     21000     21002     20795     21023     21309     21414     24267 
dram[2]:     24350     24480     24375     20686     20797     20497     18205     21112     20764     20853     21156     21044     21089     21223     21327     24193 
dram[3]:     24346     24602     24473     20705     20855     20541     18200     21124     20928     21040     21118     20932     21033     21179     21456     24265 
dram[4]:     24465     24441     24309     20646     20831     20518     18222     21200     20826     20922     21062     21011     21093     21191     21403     24249 
average row accesses per activate:
dram[0]:  4.135849  4.209244  4.160579  3.964966  4.189511  4.245813  4.181164  4.198552  4.126853  4.187387  4.082616  4.217904  3.873899  4.187011  4.059891  4.074720 
dram[1]:  4.086849  4.095238  4.085449  4.037712  4.108582  4.182086  4.228017  4.050146  4.160501  4.045824  4.179623  4.184579  3.941573  4.121590  4.042042  4.093400 
dram[2]:  4.174161  4.188199  4.139010  4.129961  4.261185  4.313107  4.292308  4.090641  4.316770  4.111768  4.174398  4.233176  4.020548  4.171856  4.055957  4.112782 
dram[3]:  4.139359  4.130301  4.105882  4.091025  4.299756  4.348253  4.257808  4.254434  4.222087  4.199158  4.151373  4.226359  4.042651  4.297164  3.928363  4.089152 
dram[4]:  4.262444  4.206637  4.202926  4.158199  4.222289  4.471591  4.231189  4.321095  4.179042  4.248322  4.203420  4.205986  4.099709  4.057043  4.099088  4.179618 
average row locality = 549589/132210 = 4.156940
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4900      4983      4921      4844      5210      5252      5197      5212      5203      5182      5268      5284      5237      5183      5005      4899 
dram[1]:      4911      4984      4930      4842      5218      5248      5196      5200      5205      5179      5239      5290      5219      5171      5003      4907 
dram[2]:      4914      5005      4930      4855      5213      5247      5193      5198      5186      5169      5246      5290      5238      5187      5009      4913 
dram[3]:      4920      4982      4936      4832      5219      5234      5179      5197      5187      5182      5251      5286      5231      5198      5020      4903 
dram[4]:      4910      4976      4924      4850      5214      5231      5192      5193      5206      5176      5286      5289      5240      5193      5008      4902 
total reads: 408862
bank skew: 5290/4832 = 1.09
chip skew: 81793/81742 = 1.00
number of total write accesses:
dram[0]:      1676      1756      1686      1607      1820      1847      1773      1745      1759      1790      1848      1878      1798      1780      1706      1645 
dram[1]:      1677      1724      1668      1582      1820      1849      1776      1746      1768      1796      1858      1874      1797      1778      1727      1667 
dram[2]:      1677      1738      1680      1596      1835      1861      1782      1752      1764      1784      1863      1881      1806      1780      1732      1651 
dram[3]:      1674      1738      1695      1595      1824      1858      1774      1759      1771      1797      1852      1865      1783      1772      1725      1656 
dram[4]:      1684      1742      1683      1616      1833      1852      1781      1751      1773      1787      1843      1878      1791      1777      1735      1660 
total reads: 140727
bank skew: 1881/1582 = 1.19
chip skew: 28186/28107 = 1.00
average mf latency per bank:
dram[0]:        390       389       393       436       427       423       432       424       416       400       383       381       390       390       390       398
dram[1]:        377       376       377       428       418       410       418       414       408       387       369       372       379       381       377       383
dram[2]:        392       393       398       443       433       430       436       431       425       407       386       390       392       393       395       401
dram[3]:        396       397       399       452       436       432       438       431       425       408       390       392       399       396       400       404
dram[4]:        382       383       387       432       424       420       425       420       412       394       374       378       383       380       383       390
maximum mf latency per bank:
dram[0]:        946       884       923       844       912       892       891       866       775       896       878       831       862       898       863       880
dram[1]:        960       819      1003       903       991       892      1087       899       855       878       903       966       916       914       926       989
dram[2]:        981       870       945       924       910      1070      1013       940       897       986       892       889       882       910       980       937
dram[3]:        956       929       923       835       892       859       937       880       878       903       821       981       917       827       964       883
dram[4]:       1037       996       899       928       881       825       894       930       916       897       964       847       791       913       860       926

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
gpgpu_l2_write_miss = 0
gpgpu_l2_write_access = 0
gpgpu_l2_read_miss = 0
gpgpu_l2_read_access = 0
Cache L2_bank_000:
MSHR contents

DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1113701 n_nop=865584 n_act=26612 n_pre=26596 n_req=109894 n_rd=163560 n_write=31349 bw_util=0.35
n_activity=768093 dram_eff=0.5075
bk0: 9800a 1004884i bk1: 9966a 1003005i bk2: 9842a 1002365i bk3: 9688a 1004008i bk4: 10420a 1007874i bk5: 10504a 1004835i bk6: 10394a 1004252i bk7: 10424a 1003225i bk8: 10406a 999465i bk9: 10364a 994935i bk10: 10536a 994180i bk11: 10568a 982894i bk12: 10474a 969315i bk13: 10366a 947284i bk14: 10010a 898090i bk15: 9798a 773922i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.28349
Cache L2_bank_001:
MSHR contents

DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1113701 n_nop=865350 n_act=26778 n_pre=26762 n_req=109849 n_rd=163484 n_write=31327 bw_util=0.3498
n_activity=788062 dram_eff=0.4944
bk0: 9822a 1003630i bk1: 9968a 1004190i bk2: 9860a 1001408i bk3: 9684a 1004202i bk4: 10436a 1007587i bk5: 10496a 1005455i bk6: 10392a 1003521i bk7: 10400a 1002731i bk8: 10410a 999594i bk9: 10358a 995484i bk10: 10478a 994758i bk11: 10580a 983098i bk12: 10438a 970621i bk13: 10342a 951013i bk14: 10006a 899626i bk15: 9814a 769407i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.14566
Cache L2_bank_002:
MSHR contents

DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1113701 n_nop=866059 n_act=26353 n_pre=26337 n_req=109975 n_rd=163586 n_write=31366 bw_util=0.3501
n_activity=766859 dram_eff=0.5084
bk0: 9828a 1005213i bk1: 10010a 1004146i bk2: 9860a 1001246i bk3: 9710a 1003628i bk4: 10426a 1007045i bk5: 10494a 1004068i bk6: 10386a 1003680i bk7: 10396a 1003414i bk8: 10372a 999493i bk9: 10338a 994293i bk10: 10492a 993199i bk11: 10580a 982063i bk12: 10476a 968611i bk13: 10374a 946857i bk14: 10018a 899978i bk15: 9826a 776481i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.31904
Cache L2_bank_003:
MSHR contents

DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1113701 n_nop=866180 n_act=26334 n_pre=26318 n_req=109895 n_rd=163514 n_write=31355 bw_util=0.3499
n_activity=765707 dram_eff=0.509
bk0: 9840a 1002232i bk1: 9964a 1003115i bk2: 9872a 1002097i bk3: 9664a 1003724i bk4: 10438a 1008037i bk5: 10468a 1004381i bk6: 10358a 1005736i bk7: 10394a 1005044i bk8: 10374a 1000796i bk9: 10364a 993985i bk10: 10502a 993448i bk11: 10572a 983089i bk12: 10462a 969485i bk13: 10396a 946048i bk14: 10040a 898208i bk15: 9806a 776978i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.31167
Cache L2_bank_004:
MSHR contents

DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1113701 n_nop=866487 n_act=26136 n_pre=26120 n_req=109976 n_rd=163580 n_write=31378 bw_util=0.3501
n_activity=782712 dram_eff=0.4982
bk0: 9820a 1002603i bk1: 9952a 1001257i bk2: 9848a 1002898i bk3: 9700a 1002894i bk4: 10428a 1006725i bk5: 10462a 1003782i bk6: 10384a 1005040i bk7: 10386a 1003502i bk8: 10412a 1000097i bk9: 10352a 994754i bk10: 10572a 992270i bk11: 10578a 983093i bk12: 10480a 970101i bk13: 10386a 948047i bk14: 10016a 900107i bk15: 9804a 778369i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.17297
Cache L2_bank_000:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 165442, Miss = 81780 (0.494), PendingHit = 27257 (0.165)
Cache L2_bank_001:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 165408, Miss = 81742 (0.494), PendingHit = 27453 (0.166)
Cache L2_bank_002:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 165338, Miss = 81793 (0.495), PendingHit = 27288 (0.165)
Cache L2_bank_003:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 165572, Miss = 81757 (0.494), PendingHit = 27248 (0.165)
Cache L2_bank_004:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 165504, Miss = 81790 (0.494), PendingHit = 27419 (0.166)
L2 Cache Total Miss Rate = 0.494

icnt_total_pkts_mem_to_simt=3518148
icnt_total_pkts_simt_to_mem=981704

LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Traffic 0 Stat
%=================================
% Average latency = 34.8388
% Accepted packets = 0 at node 0 (avg = 0.0658281)
lat(5) = 34.8388;
thru(5,:) = [ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0.302598 0.302628 0.302553 0.303134 0.303134 0 0 0 0 ];
% latency change    = 0.882805
% throughput change = 0.094995
Traffic 1 Stat
%=================================
% Average latency = 13.1373
% Accepted packets = 0 at node 14 (avg = 0.143642)
lat(6) = 13.1373;
thru(6,:) = [ 0.236027 0.236271 0.236123 0.235857 0.236027 0.235931 0.236101 0.236016 0.235772 0.235942 0.235857 0.235953 0.236197 0.235697 0 0 0 0 0 0 0 0 0 ];
% latency change    = 1.65191
% throughput change = 0.541722
----------------------------Interconnect-DETAILS---------------------------------=======Traffic[0]class0 ======
Traffic[0]class0Overall average latency = 75.4006 (3 samples)
Traffic[0]class0Overall average accepted rate = 0.0453737 (3 samples)
Traffic[0]class0Overall min accepted rate = 0 (3 samples)
traffic_manager/latency_stat_0_freq = [ 0 265409 32071 5631 3297 4835 2387 2203 2332 3127 2715 2666 1875 2274 1730 2236 8454 11047 4761 3590 2253 6757 7249 4008 2606 2710 6749 8389 3540 3109 2148 6641 6680 3275 2275 2413 5913 6577 2585 2436 1765 5781 5472 2508 1727 2008 4707 5475 1851 1932 1452 4442 4268 1978 1331 1613 3454 4060 1314 1594 1034 3348 3007 1528 985 1348 2556 3076 906 1300 751 2576 2126 1209 754 1095 1823 2240 677 1019 583 1913 1565 960 570 875 1246 1638 509 882 417 1453 1146 888 417 758 861 1270 437 750 365 1148 777 780 373 682 641 1002 403 664 300 908 569 653 347 613 467 787 306 599 293 711 399 576 271 501 373 663 280 489 278 579 348 490 258 486 323 567 244 446 229 485 299 459 220 414 279 508 218 430 203 478 277 408 210 395 226 409 194 419 213 392 201 383 208 383 208 409 179 378 186 392 214 371 173 366 202 364 174 339 189 365 141 315 186 319 179 312 176 299 169 308 178 298 182 286 167 297 155 311 152 282 151 313 161 276 138 273 148 297 135 257 141 256 162 281 143 241 131 245 142 264 146 249 116 252 122 255 122 231 121 227 125 207 126 208 118 217 99 213 136 199 120 229 115 215 115 207 102 212 113 162 108 182 112 195 103 186 94 215 89 151 108 163 97 148 95 146 91 162 104 150 85 145 93 128 83 156 78 127 79 166 101 126 82 101 65 141 81 134 91 139 62 122 83 120 84 113 64 103 78 106 80 103 69 108 61 94 47 95 69 111 54 95 62 84 55 99 42 80 59 101 43 99 61 83 52 76 40 65 50 75 41 62 39 60 41 62 31 69 37 68 35 54 28 51 35 46 28 53 34 54 21 56 26 57 32 50 20 44 32 58 25 54 40 31 21 39 28 51 20 41 16 40 20 40 25 38 26 46 23 46 21 31 22 22 25 40 19 36 16 32 17 43 17 33 15 23 16 23 13 31 9 29 14 24 16 25 12 16 9 26 11 24 10 15 12 23 9 14 8 11 7 19 11 18 8 20 6 18 8 11 9 16 8 15 8 24 10 13 6 12 4 20 3 11 7 13 7 9 10 15 7 12 10 15 6 13 4 15 6 10 3 12 2 10 2 10 2 6 8 8 6 6 4 6 2 3 1 3 5 6 3 7 2 7 2 6 1 3 1 3 1 2 2 4 3 3 0 1 3 4 2 3 3 4 1 3 2 2 1 5 3 5 1 2 0 3 1 3 0 3 1 1 2 1 1 2 0 2 0 1 0 2 0 0 0 0 0 0 0 2 1 0 0 0 0 0 0 0 0 1 0 0 0 1 0 1 0 1 0 0 0 0 1 1 0 2 1 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[0]class1Average hops = 1 (827264 samples)
traffic_manager/hop_stats_freq = [ 0 827264 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
=======Traffic[1]class0 ======
Traffic[1]class0Overall average latency = 10.4627 (3 samples)
Traffic[1]class0Overall average accepted rate = 0.0893157 (3 samples)
Traffic[1]class0Overall min accepted rate = 0 (3 samples)
traffic_manager/latency_stat_0_freq = [ 0 0 0 0 0 111702 32666 13106 28336 46525 18082 15699 14487 13749 19955 12839 171736 7995 6902 8311 6317 57680 1934 1533 1837 1545 17430 442 405 463 371 5569 116 75 121 97 1970 38 36 39 32 780 14 15 12 10 331 7 7 4 6 170 0 0 1 0 93 2 1 1 0 40 2 1 0 0 19 0 0 1 0 7 0 0 0 0 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[1]class1Average hops = 1 (827264 samples)
traffic_manager/hop_stats_freq = [ 0 827264 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
----------------------------END-of-Interconnect-DETAILS-------------------------

gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 6 sec (426 sec)
gpgpu_simulation_rate = 419251 (inst/sec)
gpgpu_simulation_rate = 1452 (cycle/sec)

kernel '_Z18histo_final_kerneljjjjPjS_S_S_' transfer to GPU hardware scheduler
kernel_name = _Z18histo_final_kerneljjjjPjS_S_S_ 
kernel_launch_uid = 4 
gpu_sim_cycle = 51182
gpu_sim_insn = 6755328
gpu_ipc =     131.9864
gpu_tot_sim_cycle = 669907
gpu_tot_sim_insn = 185356326
gpu_tot_ipc =     276.6896
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 734062
gpu_stall_icnt2sh    = 1645907
gpu_total_sim_rate=411902
Cache L1D_000:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 138474, Miss = 36054 (0.26), PendingHit = 101226 (0.731)
Cache L1D_001:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 138538, Miss = 36181 (0.261), PendingHit = 101613 (0.733)
Cache L1D_002:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 136324, Miss = 34233 (0.251), PendingHit = 101290 (0.743)
Cache L1D_003:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 134710, Miss = 33272 (0.247), PendingHit = 100631 (0.747)
Cache L1D_004:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 134838, Miss = 33295 (0.247), PendingHit = 100745 (0.747)
Cache L1D_005:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 137378, Miss = 35539 (0.259), PendingHit = 100887 (0.734)
Cache L1D_006:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 137638, Miss = 35682 (0.259), PendingHit = 100891 (0.733)
Cache L1D_007:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 139360, Miss = 36362 (0.261), PendingHit = 101545 (0.729)
Cache L1D_008:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 138478, Miss = 36036 (0.26), PendingHit = 101540 (0.733)
Cache L1D_009:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 136440, Miss = 34164 (0.25), PendingHit = 101502 (0.744)
Cache L1D_010:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 135968, Miss = 33996 (0.25), PendingHit = 100502 (0.739)
Cache L1D_011:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 136386, Miss = 34090 (0.25), PendingHit = 101656 (0.745)
Cache L1D_012:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 136180, Miss = 33933 (0.249), PendingHit = 101396 (0.745)
Cache L1D_013:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 138486, Miss = 36191 (0.261), PendingHit = 101525 (0.733)
total_dl1_misses=489028
total_dl1_accesses=1919198
total_dl1_miss_rate= 0.254809
Shader 0 dynamic_warp_id issue ditsribution:
dynamic_warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 
distro:
269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1569, 1485, 1583, 1499, 1415, 1569, 1471, 1471, 1485, 1611, 1541, 1513, 1513, 1583, 1583, 1541, 3229, 3215, 3159, 3187, 3215, 3187, 3229, 3187, 3187, 3257, 3201, 3285, 3117, 3243, 3299, 3215, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3173, 3187, 3285, 3201, 3173, 3229, 3187, 3145, 3285, 3229, 3271, 3271, 3229, 3257, 3257, 3159, 3187, 3229, 3221, 3109, 3151, 3179, 3123, 3179, 3109, 3207, 3151, 3221, 3151, 3095, 3165, 3179, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 
gpgpu_n_tot_thrd_icount = 232243712
gpgpu_n_tot_w_icount = 7257616
gpgpu_n_icache_hits = 4148750
gpgpu_n_icache_misses = 20889
gpgpu_n_l1dcache_read_hits = 13221
gpgpu_n_l1dcache_read_misses = 1905977
gpgpu_n_l1dcache_write_accesses = 219976
gpgpu_n_l1dcache_wirte_misses = 216468
gpgpu_n_tcache_hits = 0
gpgpu_n_tcache_misses = 0
gpgpu_n_ccache_hits = 600976
gpgpu_n_ccache_misses = 448
gpgpu_n_stall_shd_mem = 4877774
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 689860
gpgpu_n_mem_write_global = 219976
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 34465088
gpgpu_n_store_insn = 3120256
gpgpu_n_shmem_insn = 6867968
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 38394348
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 2359
gpgpu_stall_shd_mem[c_mem][bk_conf] = 2359
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 95112
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4780303
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5223743	W0_Idle:1333947	W0_Scoreboard:3961506	W1:234474	W2:210470	W3:181146	W4:138692	W5:82446	W6:50806	W7:38790	W8:43856	W9:57666	W10:76300	W11:92400	W12:104846	W13:108710	W14:108192	W15:93310	W16:76042	W17:54698	W18:68543	W19:20720	W20:10248	W21:4886	W22:1792	W23:658	W24:196	W25:56	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5397673
maxmrqlatency = 655 
maxdqlatency = 0 
maxmflatency = 1125 
averagemflatency = 278 
max_icnt2mem_latency = 3453 
max_icnt2sh_latency = 669906 
mrq_lat_table:304908 	19643 	23501 	51313 	79656 	91421 	55459 	11379 	254 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	75418 	431367 	338555 	64501 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:306 	276564 	32553 	86178 	139909 	130072 	108131 	93109 	43698 	501 	76 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:107 	181381 	183344 	314520 	10475 	47 	0 	0 	0 	0 	0 	0 	0 	118 	23231 	37387 	76298 	17406 	0 	65536 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	27 	673 	563 	67 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        75        32        40        80        70        42        55        80        75        55        45        80        70        37        32        32 
dram[1]:        45        32        32        80        65        34        55        75        70        50        45        80        75        32        35        50 
dram[2]:        70        35        32        80        32        60        60        80        80        45        45        80        45        32        40        35 
dram[3]:        60        35        45        80        65        43        59        80        80        50        45        80        40        36        32        39 
dram[4]:        52        35        40        80        50        60        65        80        80        55        45        80        70        34        32        55 
maximum service time to same row:
dram[0]:     24425     24466     24352     20641     20412     20489     18235     20900     20820     21007     21123     20922     21035     21192     21221     24208 
dram[1]:     24373     24695     24445     20805     20553     20580     18217     21030     20930     21000     21002     20795     21023     21309     21414     24267 
dram[2]:     24350     24480     24375     20686     20797     20497     18205     21112     20764     20853     21156     21044     21089     21223     21327     24193 
dram[3]:     24346     24602     24473     20705     20855     20541     18200     21124     20928     21040     21118     20932     21033     21179     21456     24265 
dram[4]:     24465     24441     24309     20646     20831     20518     18222     21200     20826     20922     21062     21011     21093     21191     21403     24249 
average row accesses per activate:
dram[0]:  4.263536  4.319869  4.249312  4.121344  4.320466  4.254060  4.273063  4.353821  4.322581  4.269537  4.242917  4.332454  3.940401  4.151688  4.123346  4.167576 
dram[1]:  4.220163  4.240581  4.156958  4.167401  4.215393  4.184021  4.352090  4.208700  4.357295  4.130077  4.345719  4.299109  4.035571  4.150963  4.089052  4.215579 
dram[2]:  4.344363  4.311887  4.240131  4.274057  4.282791  4.314392  4.347476  4.261892  4.518826  4.216912  4.314103  4.370548  4.075643  4.192569  4.102362  4.216410 
dram[3]:  4.260583  4.212948  4.182604  4.215719  4.360235  4.353194  4.311834  4.469522  4.454248  4.312299  4.283139  4.343402  4.141388  4.329545  3.981151  4.190919 
dram[4]:  4.388448  4.273861  4.276148  4.334091  4.324696  4.446213  4.292218  4.497787  4.366649  4.358654  4.366918  4.328059  4.179699  4.091560  4.162853  4.265738 
average row locality = 637536/149713 = 4.258388
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5296      5381      5305      5258      5616      5618      5573      5596      5587      5530      5588      5634      5589      5535      5381      5283 
dram[1]:      5309      5382      5314      5256      5622      5615      5572      5584      5589      5527      5559      5640      5571      5523      5379      5291 
dram[2]:      5312      5403      5314      5269      5617      5613      5569      5581      5572      5517      5566      5640      5590      5539      5385      5297 
dram[3]:      5318      5380      5320      5248      5623      5602      5555      5581      5571      5530      5571      5638      5583      5550      5396      5287 
dram[4]:      5307      5374      5308      5266      5618      5597      5570      5577      5590      5524      5606      5641      5592      5545      5386      5286 
total reads: 438827
bank skew: 5641/5248 = 1.07
chip skew: 87787/87733 = 1.00
number of total write accesses:
dram[0]:      2421      2533      2416      2350      2554      2503      2533      2550      2587      2501      2499      2576      2477      2457      2408      2352 
dram[1]:      2435      2497      2393      2312      2539      2502      2549      2543      2594      2506      2511      2567      2484      2451      2427      2394 
dram[2]:      2434      2505      2420      2326      2546      2511      2526      2572      2589      2512      2510      2581      2492      2473      2430      2360 
dram[3]:      2432      2494      2422      2315      2535      2508      2534      2558      2607      2534      2507      2558      2472      2451      2419      2374 
dram[4]:      2443      2507      2419      2362      2560      2504      2538      2555      2580      2509      2499      2565      2479      2454      2436      2371 
total reads: 198709
bank skew: 2607/2312 = 1.13
chip skew: 39787/39704 = 1.00
average mf latency per bank:
dram[0]:        384       382       388       426       419       415       423       414       406       394       380       379       390       389       386       392
dram[1]:        372       372       374       417       411       405       410       406       400       380       366       371       381       380       375       379
dram[2]:        385       385       390       431       423       422       424       419       414       399       381       385       390       389       389       395
dram[3]:        388       391       392       439       429       423       426       420       415       398       386       388       399       392       396       399
dram[4]:        376       377       383       422       417       415       418       412       404       387       372       378       382       380       380       384
maximum mf latency per bank:
dram[0]:        946       884       923       911       912       949       891       866      1019       896       878       831       947       898       923       880
dram[1]:        960      1033      1003       972       991       997      1087       911       989       878       903       966       916       914       926       989
dram[2]:        981      1009       945       924       910      1070      1030       940      1003       986       892       889       961       910       980       937
dram[3]:        956       929       923       921       910       927       937       984       909       903       821       981       918       833       964       883
dram[4]:       1037       996       899       928       881      1125       954      1095       940       897       964       847       840       913       860       926

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
gpgpu_l2_write_miss = 0
gpgpu_l2_write_access = 0
gpgpu_l2_read_miss = 0
gpgpu_l2_read_access = 0
Cache L2_bank_000:
MSHR contents

DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1205827 n_nop=924803 n_act=30140 n_pre=30124 n_req=127487 n_rd=175540 n_write=45220 bw_util=0.3662
n_activity=855855 dram_eff=0.5159
bk0: 10592a 1073834i bk1: 10762a 1072524i bk2: 10610a 1071442i bk3: 10516a 1072316i bk4: 11232a 1077131i bk5: 11236a 1072328i bk6: 11146a 1071522i bk7: 11192a 1069543i bk8: 11174a 1067048i bk9: 11060a 1061986i bk10: 11176a 1060212i bk11: 11268a 1047763i bk12: 11178a 1033465i bk13: 11070a 1007973i bk14: 10762a 954353i bk15: 10566a 820148i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=4.00252
Cache L2_bank_001:
MSHR contents

DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1205827 n_nop=924653 n_act=30275 n_pre=30259 n_req=127437 n_rd=175466 n_write=45174 bw_util=0.366
n_activity=875897 dram_eff=0.5038
bk0: 10618a 1072137i bk1: 10764a 1073251i bk2: 10628a 1071218i bk3: 10512a 1072785i bk4: 11244a 1076876i bk5: 11230a 1074022i bk6: 11144a 1071465i bk7: 11168a 1068955i bk8: 11178a 1067084i bk9: 11054a 1061700i bk10: 11118a 1061026i bk11: 11280a 1048110i bk12: 11142a 1035042i bk13: 11046a 1012069i bk14: 10758a 956595i bk15: 10582a 815696i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.86575
Cache L2_bank_002:
MSHR contents

DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1205827 n_nop=925302 n_act=29861 n_pre=29845 n_req=127571 n_rd=175568 n_write=45251 bw_util=0.3663
n_activity=854868 dram_eff=0.5166
bk0: 10624a 1074495i bk1: 10806a 1073728i bk2: 10628a 1070933i bk3: 10538a 1072502i bk4: 11234a 1076831i bk5: 11226a 1072799i bk6: 11138a 1071339i bk7: 11162a 1070695i bk8: 11144a 1067071i bk9: 11034a 1061245i bk10: 11132a 1058985i bk11: 11280a 1047188i bk12: 11180a 1033425i bk13: 11078a 1008169i bk14: 10770a 955982i bk15: 10594a 822768i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=4.03271
Cache L2_bank_003:
MSHR contents

DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1205827 n_nop=925466 n_act=29827 n_pre=29811 n_req=127473 n_rd=175506 n_write=45217 bw_util=0.3661
n_activity=853581 dram_eff=0.5172
bk0: 10636a 1071094i bk1: 10760a 1072510i bk2: 10640a 1071662i bk3: 10496a 1073036i bk4: 11246a 1076961i bk5: 11204a 1073077i bk6: 11110a 1074075i bk7: 11162a 1071961i bk8: 11142a 1067740i bk9: 11060a 1060053i bk10: 11142a 1059440i bk11: 11276a 1048104i bk12: 11166a 1033863i bk13: 11100a 1007160i bk14: 10792a 954878i bk15: 10574a 823266i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=4.0173
Cache L2_bank_004:
MSHR contents

DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1205827 n_nop=925820 n_act=29613 n_pre=29597 n_req=127568 n_rd=175574 n_write=45223 bw_util=0.3662
n_activity=870712 dram_eff=0.5072
bk0: 10614a 1071113i bk1: 10748a 1071193i bk2: 10616a 1072924i bk3: 10532a 1072002i bk4: 11236a 1075420i bk5: 11194a 1072112i bk6: 11140a 1072810i bk7: 11154a 1070309i bk8: 11180a 1067782i bk9: 11048a 1061344i bk10: 11212a 1058415i bk11: 11282a 1047961i bk12: 11184a 1034696i bk13: 11090a 1009353i bk14: 10772a 956679i bk15: 10572a 824437i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.89923
Cache L2_bank_000:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 182204, Miss = 87770 (0.482), PendingHit = 34960 (0.192)
Cache L2_bank_001:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 182174, Miss = 87733 (0.482), PendingHit = 35165 (0.193)
Cache L2_bank_002:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 182104, Miss = 87784 (0.482), PendingHit = 34974 (0.192)
Cache L2_bank_003:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 182346, Miss = 87753 (0.481), PendingHit = 34911 (0.191)
Cache L2_bank_004:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 182276, Miss = 87787 (0.482), PendingHit = 35127 (0.193)
L2 Cache Total Miss Rate = 0.482

icnt_total_pkts_mem_to_simt=3675204
icnt_total_pkts_simt_to_mem=1171016

LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Traffic 0 Stat
%=================================
% Average latency = 112.769
% Accepted packets = 0 at node 0 (avg = 0.0804103)
lat(7) = 112.769;
thru(7,:) = [ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0.369766 0.369805 0.369805 0.369962 0.370098 0 0 0 0 ];
% latency change    = 0.883503
% throughput change = 0.786367
Traffic 1 Stat
%=================================
% Average latency = 4.05302
% Accepted packets = 0 at node 14 (avg = 0.0667095)
lat(8) = 4.05302;
thru(8,:) = [ 0.10798 0.10798 0.10798 0.0754675 0.0754675 0.078281 0.0783787 0.143305 0.146119 0.143305 0.0754675 0.140492 0.10798 0.146119 0 0 0 0 0 0 0 0 0 ];
% latency change    = 26.8234
% throughput change = 0.205379
----------------------------Interconnect-DETAILS---------------------------------=======Traffic[0]class0 ======
Traffic[0]class0Overall average latency = 84.7426 (4 samples)
Traffic[0]class0Overall average accepted rate = 0.0541329 (4 samples)
Traffic[0]class0Overall min accepted rate = 0 (4 samples)
traffic_manager/latency_stat_0_freq = [ 0 549 953 297 307 258 283 177 174 174 168 150 178 207 313 450 1506 1766 890 938 872 874 971 988 940 960 1034 977 1041 963 909 948 879 855 854 886 846 842 803 828 803 806 802 811 757 805 709 778 716 722 662 678 695 650 693 641 613 642 655 652 577 575 532 561 509 504 478 463 460 440 457 446 442 401 417 415 394 389 396 359 344 384 352 346 318 316 350 295 308 298 282 292 275 320 262 251 241 253 214 216 231 219 211 209 209 200 218 217 178 188 175 193 198 162 152 162 160 143 170 150 141 127 117 134 143 123 144 146 133 115 122 129 127 131 104 104 127 95 120 113 119 110 103 127 126 107 103 101 110 108 97 102 110 77 101 112 81 86 88 83 84 83 68 85 95 90 72 79 61 72 71 67 70 85 80 62 73 64 72 89 80 52 67 80 70 64 55 72 69 70 86 81 58 77 79 60 62 73 63 68 74 71 78 69 66 54 76 74 65 53 59 67 76 81 70 98 67 75 70 60 83 69 64 50 81 64 63 70 66 59 66 54 61 67 68 66 63 67 65 68 56 59 55 76 64 59 57 84 49 70 61 59 59 81 58 60 62 65 66 61 54 73 57 51 52 55 75 57 52 57 70 57 59 68 64 56 67 78 73 51 64 71 60 40 56 68 62 52 54 78 59 62 65 60 64 52 63 52 67 41 69 68 60 66 67 65 52 60 53 59 61 49 41 60 72 55 56 68 61 62 55 55 32 53 47 32 56 53 44 56 51 45 46 49 46 48 51 43 40 55 62 52 55 31 49 50 36 32 42 42 66 45 55 55 40 44 48 54 44 44 40 42 37 32 40 44 41 50 43 41 34 32 28 39 35 43 40 44 44 40 36 58 30 49 34 33 45 31 26 27 45 29 42 28 42 36 46 36 30 26 30 31 26 48 28 25 34 28 20 27 37 32 38 25 36 20 31 23 25 33 19 31 31 23 25 18 23 27 19 21 21 17 26 16 26 22 19 25 20 22 23 22 21 32 23 16 24 19 19 18 19 18 20 13 14 21 20 25 14 25 25 18 19 22 12 20 13 14 9 20 24 14 12 16 11 12 21 27 22 26 19 17 17 24 14 15 27 14 14 9 11 11 12 12 20 23 12 9 14 8 14 12 17 12 11 8 16 13 12 18 12 19 9 12 11 13 11 11 7 5 9 8 8 11 8 14 8 14 16 5 13 14 6 10 11 10 10 13 17 8 13 6 11 9 9 20 12 15 8 11 17 16 12 15 7 9 7 8 14 16 9 15 10 10 7 10 14 14 12 5 12 8 8 9 5 8 6 8 11 9 12 8 7 7 8 8 9 14 10 12 6 8 8 12 10 13 11 5 5 7 7 5 7 11 12 8 8 15 6 10 10 10 10 8 10 11 15 4 9 13 4 13 5 5 12 14 7 9 11 5 5 14 8 5 10 7 11 6 2 4 9 7 10 8 9 10 6 8 7 7 12 2 9 2 4 2 5 3 6 6 7 5 2 7 8 6 4 7 5 8 8 8 7 4 5 5 5 3 7 10 7 5 9 4 3 6 5 6 11 9 3 5 6 0 5 3 5 5 7 3 5 4 8 3 8 6 6 4 8 7 4 8 4 5 2 6 4 3 3 3 3 3 3 2 1 3 1 1 5 5 2 8 2 2 5 0 2 2 2 1 6 4 1 4 3 5 1 4 2 1 1 2 0 2 3 1 3 3 2 2 2 0 2 2 2 0 0 1 2 3 0 1 0 1 2 1 0 1 1 1 0 0 2 1 0 0 2 0 1 0 0 0 0 0 1 0 1 1 1 0 0 1 0 1 1 1 0 0 0 1 0 0 2 0 2 2 0 0 0 0 0 1 3 1 0 3 0 1 1 1 1 2 0 1 4 0 2 2 1 1 1 0 0 1 2 0 3 2 1 1 0 0 0 0 0 0 0 0 0 0 1 0 0 1 0 0 1 1 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 2 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 2 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 0 0 0 1 0 0 0 0 1 0 1 8 ];
Traffic[0]class1Average hops = 1 (911104 samples)
traffic_manager/hop_stats_freq = [ 0 911104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
=======Traffic[1]class0 ======
Traffic[1]class0Overall average latency = 8.86029 (4 samples)
Traffic[1]class0Overall average accepted rate = 0.0836641 (4 samples)
Traffic[1]class0Overall min accepted rate = 0 (4 samples)
traffic_manager/latency_stat_0_freq = [ 0 40074 4684 2759 3446 13182 3485 2407 3048 2812 1649 1086 917 718 614 468 646 383 243 201 182 153 109 90 92 72 49 40 25 33 23 25 13 11 11 15 18 9 5 7 6 2 8 6 2 3 2 1 0 1 1 1 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[1]class1Average hops = 1 (911104 samples)
traffic_manager/hop_stats_freq = [ 0 911104 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
----------------------------END-of-Interconnect-DETAILS-------------------------

gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 30 sec (450 sec)
gpgpu_simulation_rate = 411902 (inst/sec)
gpgpu_simulation_rate = 1488 (cycle/sec)

kernel '_Z20histo_prescan_kernelPjiS_' transfer to GPU hardware scheduler
kernel_name = _Z20histo_prescan_kernelPjiS_ 
kernel_launch_uid = 5 
gpu_sim_cycle = 14681
gpu_sim_insn = 5500864
gpu_ipc =     374.6927
gpu_tot_sim_cycle = 684588
gpu_tot_sim_insn = 190857190
gpu_tot_ipc =     278.7913
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 746149
gpu_stall_icnt2sh    = 1662846
gpu_total_sim_rate=414006
Cache L1D_000:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 140000, Miss = 37028 (0.264), PendingHit = 101492 (0.725)
Cache L1D_001:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 140064, Miss = 37047 (0.265), PendingHit = 101867 (0.727)
Cache L1D_002:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 137340, Miss = 34671 (0.252), PendingHit = 101579 (0.74)
Cache L1D_003:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 135858, Miss = 33776 (0.249), PendingHit = 100962 (0.743)
Cache L1D_004:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 135854, Miss = 33745 (0.248), PendingHit = 100893 (0.743)
Cache L1D_005:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 138396, Miss = 35977 (0.26), PendingHit = 101210 (0.731)
Cache L1D_006:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 138654, Miss = 36120 (0.261), PendingHit = 101173 (0.73)
Cache L1D_007:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 140760, Miss = 37215 (0.264), PendingHit = 101822 (0.723)
Cache L1D_008:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 139244, Miss = 36427 (0.262), PendingHit = 101698 (0.73)
Cache L1D_009:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 137710, Miss = 34672 (0.252), PendingHit = 101845 (0.74)
Cache L1D_010:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 136730, Miss = 34375 (0.251), PendingHit = 100720 (0.737)
Cache L1D_011:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 137402, Miss = 34532 (0.251), PendingHit = 101974 (0.742)
Cache L1D_012:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 137200, Miss = 34389 (0.251), PendingHit = 101669 (0.741)
Cache L1D_013:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 140014, Miss = 37087 (0.265), PendingHit = 101746 (0.727)
total_dl1_misses=497061
total_dl1_accesses=1935226
total_dl1_miss_rate= 0.256849
Shader 0 dynamic_warp_id issue ditsribution:
dynamic_warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 
distro:
269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1569, 1485, 1583, 1499, 1415, 1569, 1471, 1471, 1485, 1611, 1541, 1513, 1513, 1583, 1583, 1541, 3229, 3215, 3159, 3187, 3215, 3187, 3229, 3187, 3187, 3257, 3201, 3285, 3117, 3243, 3299, 3215, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3173, 3187, 3285, 3201, 3173, 3229, 3187, 3145, 3285, 3229, 3271, 3271, 3229, 3257, 3257, 3159, 3187, 3229, 3221, 3109, 3151, 3179, 3123, 3179, 3109, 3207, 3151, 3221, 3151, 3095, 3165, 3179, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 
gpgpu_n_tot_thrd_icount = 238064128
gpgpu_n_tot_w_icount = 7439504
gpgpu_n_icache_hits = 4253390
gpgpu_n_icache_misses = 24189
gpgpu_n_l1dcache_read_hits = 17515
gpgpu_n_l1dcache_read_misses = 1917711
gpgpu_n_l1dcache_write_accesses = 219976
gpgpu_n_l1dcache_wirte_misses = 216468
gpgpu_n_tcache_hits = 0
gpgpu_n_tcache_misses = 0
gpgpu_n_ccache_hits = 604112
gpgpu_n_ccache_misses = 448
gpgpu_n_stall_shd_mem = 4921157
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 698021
gpgpu_n_mem_write_global = 219976
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 34983232
gpgpu_n_store_insn = 3120256
gpgpu_n_shmem_insn = 7650176
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 38591084
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 2359
gpgpu_stall_shd_mem[c_mem][bk_conf] = 2359
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 95112
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4823686
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5292740	W0_Idle:1375820	W0_Scoreboard:4008726	W1:235946	W2:210982	W3:181146	W4:139204	W5:82446	W6:50806	W7:39878	W8:44368	W9:57666	W10:76300	W11:92400	W12:104846	W13:108710	W14:108192	W15:93310	W16:76554	W17:54698	W18:68543	W19:20720	W20:10248	W21:4886	W22:1792	W23:658	W24:196	W25:56	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5574953
maxmrqlatency = 655 
maxdqlatency = 0 
maxmflatency = 1125 
averagemflatency = 278 
max_icnt2mem_latency = 3453 
max_icnt2sh_latency = 669906 
mrq_lat_table:307037 	19768 	23662 	51838 	80426 	92049 	55696 	11403 	254 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	76892 	433969 	342607 	64534 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:485 	280478 	32932 	86475 	140370 	130595 	109315 	94439 	43732 	501 	76 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:199 	183180 	185908 	318028 	10673 	47 	0 	0 	0 	0 	0 	0 	0 	118 	23231 	37387 	76298 	17406 	0 	65536 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	34 	680 	571 	67 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        75        32        40        80        70        65        55        80        75        55        45        80        70        37        32        32 
dram[1]:        45        32        32        80        65        55        55        75        70        50        45        80        75        32        35        50 
dram[2]:        70        35        32        80        32        60        60        80        80        45        45        80        45        32        40        35 
dram[3]:        60        35        45        80        65        50        59        80        80        50        45        80        50        36        32        39 
dram[4]:        52        35        40        80        50        60        65        80        80        55        45        80        70        34        32        55 
maximum service time to same row:
dram[0]:     24425     24466     24352     20641     20412     20489     18235     20900     20820     21007     21123     20922     21035     21192     21221     24208 
dram[1]:     24373     24695     24445     20805     20553     20580     18217     21030     20930     21000     21002     20795     21023     21309     21414     24267 
dram[2]:     24350     24480     24375     20686     20797     20497     18205     21112     20764     20853     21156     21044     21089     21223     21327     24193 
dram[3]:     24346     24602     24473     20705     20855     20541     18200     21124     20928     21040     21118     20932     21033     21179     21456     24265 
dram[4]:     24465     24441     24309     20646     20831     20518     18222     21200     20826     20922     21062     21011     21093     21191     21403     24249 
average row accesses per activate:
dram[0]:  4.231987  4.270588  4.187433  4.100376  4.294517  4.219072  4.241020  4.331571  4.270704  4.217187  4.227769  4.285714  3.907781  4.157676  4.098591  4.115323 
dram[1]:  4.193965  4.200212  4.092534  4.148391  4.199387  4.147998  4.327851  4.177732  4.298282  4.067235  4.334046  4.257584  3.992625  4.156965  4.055613  4.163177 
dram[2]:  4.318535  4.255864  4.184987  4.253207  4.263103  4.273344  4.317941  4.237209  4.460997  4.165723  4.301697  4.325861  4.035679  4.199582  4.067630  4.143546 
dram[3]:  4.232192  4.155777  4.128368  4.190187  4.332454  4.308219  4.279768  4.419181  4.390633  4.259958  4.269190  4.306771  4.093293  4.332973  3.948898  4.110993 
dram[4]:  4.360023  4.229787  4.209816  4.317362  4.298539  4.399246  4.261506  4.449457  4.307933  4.301806  4.355425  4.280248  4.132047  4.094388  4.122193  4.195876 
average row locality = 642135/152116 = 4.221351
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5322      5445      5372      5284      5670      5682      5612      5634      5655      5588      5620      5699      5657      5559      5447      5347 
dram[1]:      5335      5449      5381      5283      5673      5682      5607      5625      5654      5588      5589      5706      5636      5547      5446      5356 
dram[2]:      5338      5471      5378      5296      5667      5681      5603      5624      5636      5578      5596      5708      5652      5565      5449      5365 
dram[3]:      5344      5447      5385      5272      5674      5669      5589      5626      5636      5590      5601      5706      5645      5578      5461      5355 
dram[4]:      5333      5438      5375      5288      5673      5661      5607      5619      5658      5581      5639      5706      5657      5571      5454      5351 
total reads: 442946
bank skew: 5708/5272 = 1.08
chip skew: 88611/88557 = 1.00
number of total write accesses:
dram[0]:      2431      2541      2425      2355      2554      2503      2535      2557      2596      2509      2510      2581      2479      2457      2410      2361 
dram[1]:      2449      2502      2403      2321      2541      2502      2551      2555      2603      2518      2520      2575      2485      2451      2430      2400 
dram[2]:      2444      2513      2427      2330      2548      2511      2532      2575      2599      2516      2517      2589      2492      2473      2430      2371 
dram[3]:      2439      2503      2430      2329      2536      2508      2534      2576      2614      2538      2519      2563      2472      2451      2421      2386 
dram[4]:      2454      2514      2430      2371      2563      2504      2541      2568      2596      2515      2510      2572      2479      2454      2440      2382 
total reads: 199189
bank skew: 2614/2321 = 1.13
chip skew: 39893/39804 = 1.00
average mf latency per bank:
dram[0]:        384       382       390       426       419       417       424       413       407       395       379       380       392       389       385       393
dram[1]:        372       371       376       417       410       407       411       405       401       382       366       372       383       380       375       381
dram[2]:        385       384       392       431       422       423       424       418       415       400       380       386       392       389       389       396
dram[3]:        388       390       394       441       428       424       427       419       416       400       385       390       401       392       396       401
dram[4]:        376       377       385       422       416       416       418       412       405       389       372       379       384       380       380       385
maximum mf latency per bank:
dram[0]:        946       884       923       911       912       949       891       866      1019       896       878       831       947       898       923       880
dram[1]:        960      1033      1003       972       991       997      1087       911       989       878       903       966       916       914       926       989
dram[2]:        981      1009       945       924       910      1070      1030       940      1003       986       892       889       961       910       980       937
dram[3]:        956       929       923       921       910       927       937       984       909       903       821       981       918       833       964       883
dram[4]:       1037       996       899       928       881      1125       954      1095       940       897       964       847       840       913       860       926

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
gpgpu_l2_write_miss = 0
gpgpu_l2_write_access = 0
gpgpu_l2_read_miss = 0
gpgpu_l2_read_access = 0
Cache L2_bank_000:
MSHR contents

DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1232252 n_nop=948484 n_act=30602 n_pre=30586 n_req=128397 n_rd=177186 n_write=45394 bw_util=0.3613
n_activity=862628 dram_eff=0.5161
bk0: 10644a 1099070i bk1: 10890a 1097575i bk2: 10744a 1096060i bk3: 10568a 1097465i bk4: 11340a 1102419i bk5: 11364a 1096927i bk6: 11224a 1096425i bk7: 11268a 1094663i bk8: 11310a 1091725i bk9: 11176a 1086683i bk10: 11240a 1085537i bk11: 11398a 1072584i bk12: 11314a 1058020i bk13: 11118a 1032928i bk14: 10894a 978488i bk15: 10694a 841958i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.93764
Cache L2_bank_001:
MSHR contents

DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1232252 n_nop=948276 n_act=30750 n_pre=30734 n_req=128363 n_rd=177114 n_write=45378 bw_util=0.3611
n_activity=882921 dram_eff=0.504
bk0: 10670a 1097345i bk1: 10898a 1098234i bk2: 10762a 1095920i bk3: 10566a 1097882i bk4: 11346a 1101935i bk5: 11364a 1098483i bk6: 11214a 1096265i bk7: 11250a 1093999i bk8: 11308a 1091667i bk9: 11176a 1086365i bk10: 11178a 1086374i bk11: 11412a 1072819i bk12: 11272a 1059628i bk13: 11094a 1036974i bk14: 10892a 980742i bk15: 10712a 837427i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.80359
Cache L2_bank_002:
MSHR contents

DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1232252 n_nop=948985 n_act=30329 n_pre=30313 n_req=128474 n_rd=177214 n_write=45411 bw_util=0.3613
n_activity=862024 dram_eff=0.5165
bk0: 10676a 1099805i bk1: 10942a 1098809i bk2: 10756a 1095626i bk3: 10592a 1097648i bk4: 11334a 1102063i bk5: 11362a 1097448i bk6: 11206a 1096276i bk7: 11248a 1095955i bk8: 11272a 1091844i bk9: 11156a 1085930i bk10: 11192a 1084381i bk11: 11416a 1071996i bk12: 11304a 1057889i bk13: 11130a 1033070i bk14: 10898a 980206i bk15: 10730a 844359i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.96691
Cache L2_bank_003:
MSHR contents

DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1232252 n_nop=949037 n_act=30330 n_pre=30314 n_req=128397 n_rd=177156 n_write=45415 bw_util=0.3612
n_activity=860708 dram_eff=0.5172
bk0: 10688a 1096208i bk1: 10894a 1097336i bk2: 10770a 1096197i bk3: 10544a 1097984i bk4: 11348a 1102006i bk5: 11338a 1097552i bk6: 11178a 1099058i bk7: 11252a 1096972i bk8: 11272a 1092259i bk9: 11180a 1084523i bk10: 11202a 1084691i bk11: 11412a 1072796i bk12: 11290a 1058242i bk13: 11156a 1031914i bk14: 10922a 978832i bk15: 10710a 844818i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.95477
Cache L2_bank_004:
MSHR contents

DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1232252 n_nop=949383 n_act=30108 n_pre=30092 n_req=128504 n_rd=177222 n_write=45447 bw_util=0.3614
n_activity=877984 dram_eff=0.5072
bk0: 10666a 1096309i bk1: 10876a 1096215i bk2: 10750a 1097461i bk3: 10576a 1097047i bk4: 11346a 1100518i bk5: 11322a 1096430i bk6: 11214a 1097735i bk7: 11238a 1095302i bk8: 11316a 1092268i bk9: 11162a 1085850i bk10: 11278a 1083611i bk11: 11412a 1072629i bk12: 11314a 1059164i bk13: 11142a 1034259i bk14: 10908a 980517i bk15: 10702a 845851i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.83913
Cache L2_bank_000:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 183841, Miss = 88593 (0.482), PendingHit = 34965 (0.19)
Cache L2_bank_001:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 183803, Miss = 88557 (0.482), PendingHit = 35171 (0.191)
Cache L2_bank_002:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 183738, Miss = 88607 (0.482), PendingHit = 34980 (0.19)
Cache L2_bank_003:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 184110, Miss = 88578 (0.481), PendingHit = 34920 (0.19)
Cache L2_bank_004:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 183913, Miss = 88611 (0.482), PendingHit = 35128 (0.191)
L2 Cache Total Miss Rate = 0.482

icnt_total_pkts_mem_to_simt=3716325
icnt_total_pkts_simt_to_mem=1179317

LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Traffic 0 Stat
%=================================
% Average latency = 49.7564
% Accepted packets = 0 at node 0 (avg = 0.0124818)
lat(9) = 49.7564;
thru(9,:) = [ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0.0557542 0.0554818 0.0556521 0.0644392 0.0557542 0 0 0 0 ];
% latency change    = 0.918543
% throughput change = 4.34454
Traffic 1 Stat
%=================================
% Average latency = 12.9223
% Accepted packets = 0 at node 14 (avg = 0.0608927)
lat(10) = 12.9223;
thru(10,:) = [ 0.168387 0.149995 0.0768366 0.0882123 0.0788801 0.0768366 0.0768366 0.147781 0.0686966 0.0888934 0.066653 0.0775178 0.0799019 0.155104 0 0 0 0 0 0 0 0 0 ];
% latency change    = 2.85043
% throughput change = 0.79502
----------------------------Interconnect-DETAILS---------------------------------=======Traffic[0]class0 ======
Traffic[0]class0Overall average latency = 77.7454 (5 samples)
Traffic[0]class0Overall average accepted rate = 0.0458027 (5 samples)
Traffic[0]class0Overall min accepted rate = 0 (5 samples)
traffic_manager/latency_stat_0_freq = [ 0 4701 619 125 59 46 15 37 17 34 21 20 11 15 5 17 6 22 5 19 4 24 4 25 3 21 4 15 0 17 4 15 7 8 5 13 7 18 1 11 1 7 7 13 4 17 5 23 7 18 8 16 3 12 5 18 5 14 1 10 7 10 3 16 4 17 4 20 6 15 4 14 3 14 7 18 4 11 7 17 2 19 1 15 5 9 5 17 2 17 2 13 4 11 4 17 4 18 4 25 4 16 2 15 3 18 2 17 4 13 4 12 3 9 5 19 3 13 3 8 8 13 3 11 1 15 3 14 6 9 0 11 2 12 3 15 7 10 4 21 4 21 7 19 2 13 4 16 6 8 3 16 3 8 2 16 3 18 6 7 5 9 4 7 4 17 2 15 5 7 3 12 6 18 4 12 3 12 7 12 1 11 1 14 2 14 7 13 3 12 3 12 5 13 5 8 3 15 1 9 1 8 5 13 2 12 6 13 4 17 4 12 4 16 10 13 1 11 4 12 2 13 5 18 5 14 2 8 5 10 3 20 3 14 3 12 4 15 4 7 6 12 5 10 4 12 2 15 5 13 4 6 2 10 8 14 4 12 5 16 3 8 1 10 5 6 3 8 2 8 3 4 8 5 3 4 2 3 3 5 6 9 3 7 3 3 2 4 5 3 6 4 0 4 4 6 4 4 0 8 0 2 1 2 0 3 3 8 2 1 0 4 0 3 0 6 1 10 2 4 0 4 2 6 1 3 2 2 0 1 1 8 1 4 0 2 0 4 0 2 2 3 0 1 0 2 1 2 2 3 0 2 0 9 1 5 0 7 0 7 0 3 1 4 1 1 0 3 1 2 1 0 0 5 0 3 1 1 0 2 1 0 0 1 0 4 0 3 0 1 0 0 0 1 0 1 0 1 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 0 1 0 0 0 0 0 1 0 0 0 1 0 0 0 0 0 0 0 0 0 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[0]class1Average hops = 1 (919405 samples)
traffic_manager/hop_stats_freq = [ 0 919405 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
=======Traffic[1]class0 ======
Traffic[1]class0Overall average latency = 9.67269 (5 samples)
Traffic[1]class0Overall average accepted rate = 0.0791098 (5 samples)
Traffic[1]class0Overall min accepted rate = 0 (5 samples)
traffic_manager/latency_stat_0_freq = [ 0 0 92 2 1 1531 313 280 595 634 298 203 190 205 290 182 1712 90 107 127 73 754 42 22 35 30 245 21 12 9 9 98 4 6 4 6 41 4 1 3 0 18 2 0 0 0 6 0 1 0 0 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[1]class1Average hops = 1 (919405 samples)
traffic_manager/hop_stats_freq = [ 0 919405 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
----------------------------END-of-Interconnect-DETAILS-------------------------

gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 41 sec (461 sec)
gpgpu_simulation_rate = 414006 (inst/sec)
gpgpu_simulation_rate = 1485 (cycle/sec)

kernel '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4' transfer to GPU hardware scheduler
kernel_name = _Z26histo_intermediates_kernelP5uint2jjjP6uchar4 
kernel_launch_uid = 6 
gpu_sim_cycle = 137603
gpu_sim_insn = 15893670
gpu_ipc =     115.5038
gpu_tot_sim_cycle = 822191
gpu_tot_sim_insn = 206750860
gpu_tot_ipc =     251.4633
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1061743
gpu_stall_icnt2sh    = 1677650
gpu_total_sim_rate=395317
Cache L1D_000:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 144332, Miss = 41032 (0.284), PendingHit = 101498 (0.703)
Cache L1D_001:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 142230, Miss = 39167 (0.275), PendingHit = 101869 (0.716)
Cache L1D_002:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 139506, Miss = 36523 (0.262), PendingHit = 101587 (0.728)
Cache L1D_003:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 140190, Miss = 37826 (0.27), PendingHit = 100981 (0.72)
Cache L1D_004:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 138742, Miss = 36174 (0.261), PendingHit = 101052 (0.728)
Cache L1D_005:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 140562, Miss = 37922 (0.27), PendingHit = 101211 (0.72)
Cache L1D_006:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 142986, Miss = 39849 (0.279), PendingHit = 101177 (0.708)
Cache L1D_007:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 144370, Miss = 40151 (0.278), PendingHit = 101892 (0.706)
Cache L1D_008:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 142132, Miss = 38895 (0.274), PendingHit = 101887 (0.717)
Cache L1D_009:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 142042, Miss = 38605 (0.272), PendingHit = 101848 (0.717)
Cache L1D_010:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 138896, Miss = 36448 (0.262), PendingHit = 100722 (0.725)
Cache L1D_011:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 140290, Miss = 37100 (0.264), PendingHit = 102150 (0.728)
Cache L1D_012:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 141532, Miss = 38379 (0.271), PendingHit = 101672 (0.718)
Cache L1D_013:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 144346, Miss = 41021 (0.284), PendingHit = 101768 (0.705)
total_dl1_misses=539092
total_dl1_accesses=1982156
total_dl1_miss_rate= 0.271973
Shader 0 dynamic_warp_id issue ditsribution:
dynamic_warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 
distro:
269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1569, 1485, 1583, 1499, 1415, 1569, 1471, 1471, 1485, 1611, 1541, 1513, 1513, 1583, 1583, 1541, 3229, 3215, 3159, 3187, 3215, 3187, 3229, 3187, 3187, 3257, 3201, 3285, 3117, 3243, 3299, 3215, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3173, 3187, 3285, 3201, 3173, 3229, 3187, 3145, 3285, 3229, 3271, 3271, 3229, 3257, 3257, 3159, 3187, 3229, 3221, 3109, 3151, 3179, 3123, 3179, 3109, 3207, 3151, 3221, 3151, 3095, 3165, 3179, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 
gpgpu_n_tot_thrd_icount = 254937088
gpgpu_n_tot_w_icount = 7966784
gpgpu_n_icache_hits = 4517550
gpgpu_n_icache_misses = 37400
gpgpu_n_l1dcache_read_hits = 21750
gpgpu_n_l1dcache_read_misses = 1960406
gpgpu_n_l1dcache_write_accesses = 374416
gpgpu_n_l1dcache_wirte_misses = 370908
gpgpu_n_tcache_hits = 0
gpgpu_n_tcache_misses = 0
gpgpu_n_ccache_hits = 657152
gpgpu_n_ccache_misses = 448
gpgpu_n_stall_shd_mem = 6365470
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 740052
gpgpu_n_mem_write_global = 374416
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 36019072
gpgpu_n_store_insn = 5191936
gpgpu_n_shmem_insn = 7650176
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 41892824
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 2359
gpgpu_stall_shd_mem[c_mem][bk_conf] = 2359
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 95112
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 6267999
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7470138	W0_Idle:1906116	W0_Scoreboard:4064888	W1:235946	W2:210982	W3:181146	W4:139204	W5:82446	W6:50806	W7:39878	W8:44368	W9:57666	W10:76300	W11:92400	W12:104846	W13:108710	W14:108192	W15:93310	W16:76554	W17:54698	W18:101498	W19:20720	W20:10248	W21:4886	W22:1792	W23:658	W24:196	W25:56	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6069278
maxmrqlatency = 655 
maxdqlatency = 0 
maxmflatency = 1152 
averagemflatency = 306 
max_icnt2mem_latency = 3453 
max_icnt2sh_latency = 822190 
mrq_lat_table:360186 	23294 	29439 	71410 	121422 	151110 	95406 	19224 	372 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	78979 	450955 	461444 	123078 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:502 	284716 	35170 	90567 	162810 	173279 	142048 	140014 	86440 	1067 	152 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:199 	208231 	198905 	321755 	10926 	50 	0 	0 	0 	0 	0 	0 	0 	118 	23231 	37387 	76298 	17406 	0 	219976 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	35 	686 	769 	137 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        75        41        42        80        70        65        55        80        75        55        45        80        70        50        32        32 
dram[1]:        45        41        39        80        65        55        55        75        70        50        48        80        75        45        35        50 
dram[2]:        70        39        55        80        47        60        60        80        80        45        45        80        45        40        40        35 
dram[3]:        60        47        45        80        65        50        59        80        80        50        45        80        50        50        32        39 
dram[4]:        52        52        40        80        50        60        65        80        80        55        45        80        70        51        32        55 
maximum service time to same row:
dram[0]:     24425     24466     24352     20641     20412     20489     18235     20900     20820     21007     21123     20922     21035     21192     21221     24208 
dram[1]:     24373     24695     24445     20805     20553     20580     18217     21030     20930     21000     21002     20795     21023     21309     21414     24267 
dram[2]:     24350     24480     24375     20686     20797     20497     18205     21112     20764     20853     21156     21044     21089     21223     21327     24193 
dram[3]:     24346     24602     24473     20705     20855     20541     18200     21124     20928     21040     21118     20932     21033     21179     21456     24265 
dram[4]:     24465     24441     24309     20646     20831     20518     18222     21200     20826     20922     21062     21011     21093     21191     21403     24249 
average row accesses per activate:
dram[0]:  4.096584  4.167444  4.177355  4.087809  4.272245  4.221169  4.168944  4.218594  4.271689  4.151093  4.118834  4.214715  4.017773  4.116384  4.107482  4.070039 
dram[1]:  4.082229  4.142138  4.077756  4.160864  4.204181  4.161326  4.213165  4.070052  4.317850  4.058693  4.203590  4.256167  4.053925  4.142694  4.121627  4.163435 
dram[2]:  4.116699  4.173271  4.107143  4.190668  4.259608  4.201130  4.204215  4.173698  4.449126  4.118638  4.153439  4.293176  4.097263  4.168000  4.100076  4.113770 
dram[3]:  4.072261  4.114779  4.141351  4.159856  4.322196  4.297955  4.175438  4.292740  4.401649  4.234843  4.114478  4.207441  4.115542  4.268616  4.033779  4.082101 
dram[4]:  4.136884  4.184766  4.135686  4.271131  4.270495  4.360675  4.179916  4.257452  4.259499  4.219278  4.212595  4.247259  4.104660  4.045404  4.128653  4.143535 
average row locality = 871865/208848 = 4.174639
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6409      6567      6499      6422      6889      6840      6706      6726      6830      6735      6786      6889      6826      6707      6653      6465 
dram[1]:      6432      6582      6519      6426      6897      6851      6707      6720      6837      6725      6755      6884      6791      6696      6649      6481 
dram[2]:      6441      6607      6522      6432      6905      6838      6701      6710      6798      6713      6750      6890      6808      6712      6669      6490 
dram[3]:      6451      6582      6527      6397      6885      6824      6672      6709      6798      6729      6763      6893      6807      6735      6688      6479 
dram[4]:      6445      6565      6495      6417      6889      6813      6705      6718      6828      6718      6809      6897      6837      6734      6680      6473 
total reads: 534849
bank skew: 6905/6397 = 1.08
chip skew: 107023/106939 = 1.00
number of total write accesses:
dram[0]:      4025      4160      4053      4006      4394      4287      4275      4255      4396      4282      4236      4339      4251      4222      4162      3995 
dram[1]:      4043      4113      4022      3972      4366      4318      4302      4261      4411      4270      4250      4331      4260      4220      4195      4040 
dram[2]:      4036      4135      4058      3986      4400      4316      4272      4271      4396      4292      4240      4371      4271      4229      4188      3996 
dram[3]:      4031      4137      4079      3986      4370      4312      4276      4289      4413      4307      4235      4303      4235      4214      4179      4012 
dram[4]:      4042      4148      4051      4043      4415      4298      4284      4279      4383      4269      4228      4337      4262      4225      4199      4006 
total reads: 337016
bank skew: 4415/3972 = 1.11
chip skew: 67469/67338 = 1.00
average mf latency per bank:
dram[0]:        384       380       387       414       404       409       416       406       397       391       380       379       387       385       380       390
dram[1]:        372       371       374       406       397       397       404       398       391       380       366       369       379       377       369       377
dram[2]:        385       385       389       417       409       413       417       411       404       396       382       383       389       386       384       392
dram[3]:        383       385       389       421       410       409       415       407       401       393       382       384       393       384       385       393
dram[4]:        377       378       386       410       405       409       411       406       399       389       375       379       381       379       379       386
maximum mf latency per bank:
dram[0]:        946      1079       923       911       912       949      1013       969      1019       901       878       912       947       925       923       898
dram[1]:        960      1033      1003       972      1068       997      1087       989       989       885       903       966       956       914       926      1152
dram[2]:       1063      1009       945       924       992      1072      1071       940      1003       986       942      1045       961       924       980       956
dram[3]:        977       929       944       921      1010       927       981       984       946       903       902       981       918       902       964      1019
dram[4]:       1037       996       925       928       921      1125      1042      1095       940       962       977      1017       881       921       921       926

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
gpgpu_l2_write_miss = 0
gpgpu_l2_write_access = 0
gpgpu_l2_read_miss = 0
gpgpu_l2_read_access = 0
Cache L2_bank_000:
MSHR contents

DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1479936 n_nop=1106991 n_act=41950 n_pre=41934 n_req=174287 n_rd=213898 n_write=75163 bw_util=0.3906
n_activity=1100846 dram_eff=0.5252
bk0: 12818a 1279832i bk1: 13134a 1277185i bk2: 12998a 1271030i bk3: 12844a 1273384i bk4: 13778a 1280127i bk5: 13680a 1270807i bk6: 13412a 1271795i bk7: 13452a 1270679i bk8: 13660a 1266066i bk9: 13470a 1257058i bk10: 13572a 1259830i bk11: 13778a 1241980i bk12: 13652a 1222852i bk13: 13414a 1195175i bk14: 13306a 1127296i bk15: 12930a 950503i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.37211
Cache L2_bank_001:
MSHR contents

DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1479936 n_nop=1106899 n_act=41993 n_pre=41977 n_req=174326 n_rd=213904 n_write=75163 bw_util=0.3906
n_activity=1121460 dram_eff=0.5155
bk0: 12864a 1278404i bk1: 13164a 1277251i bk2: 13038a 1271223i bk3: 12852a 1274658i bk4: 13794a 1280584i bk5: 13702a 1273591i bk6: 13414a 1272084i bk7: 13440a 1270978i bk8: 13674a 1264891i bk9: 13450a 1257052i bk10: 13510a 1260284i bk11: 13768a 1242349i bk12: 13582a 1224714i bk13: 13392a 1200784i bk14: 13298a 1128359i bk15: 12962a 946459i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.23083
Cache L2_bank_002:
MSHR contents

DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1479936 n_nop=1107318 n_act=41715 n_pre=41699 n_req=174443 n_rd=213972 n_write=75232 bw_util=0.3908
n_activity=1100630 dram_eff=0.5255
bk0: 12882a 1281144i bk1: 13214a 1278359i bk2: 13044a 1270179i bk3: 12864a 1273651i bk4: 13810a 1280902i bk5: 13676a 1271664i bk6: 13402a 1271716i bk7: 13420a 1271541i bk8: 13596a 1264963i bk9: 13426a 1256353i bk10: 13500a 1257340i bk11: 13780a 1240415i bk12: 13616a 1222773i bk13: 13424a 1194665i bk14: 13338a 1128794i bk15: 12980a 952300i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.4067
Cache L2_bank_003:
MSHR contents

DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1479936 n_nop=1107641 n_act=41614 n_pre=41598 n_req=174317 n_rd=213878 n_write=75205 bw_util=0.3907
n_activity=1098282 dram_eff=0.5264
bk0: 12902a 1277535i bk1: 13164a 1276546i bk2: 13054a 1271793i bk3: 12794a 1275238i bk4: 13770a 1280140i bk5: 13648a 1272111i bk6: 13344a 1274104i bk7: 13418a 1272654i bk8: 13596a 1264282i bk9: 13458a 1254518i bk10: 13526a 1258136i bk11: 13786a 1242248i bk12: 13614a 1222248i bk13: 13470a 1192886i bk14: 13376a 1127059i bk15: 12958a 954680i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.36618
Cache L2_bank_004:
MSHR contents

DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1479936 n_nop=1107529 n_act=41579 n_pre=41563 n_req=174492 n_rd=214046 n_write=75219 bw_util=0.3909
n_activity=1116028 dram_eff=0.5184
bk0: 12890a 1277215i bk1: 13130a 1273828i bk2: 12990a 1271101i bk3: 12834a 1273333i bk4: 13778a 1279270i bk5: 13626a 1270492i bk6: 13410a 1272598i bk7: 13436a 1271792i bk8: 13656a 1265106i bk9: 13436a 1256640i bk10: 13618a 1256822i bk11: 13794a 1242758i bk12: 13674a 1223830i bk13: 13468a 1195671i bk14: 13360a 1128837i bk15: 12946a 953793i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.27801
Cache L2_bank_000:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 223327, Miss = 106949 (0.479), PendingHit = 50046 (0.224)
Cache L2_bank_001:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 223282, Miss = 106952 (0.479), PendingHit = 50267 (0.225)
Cache L2_bank_002:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 223192, Miss = 106986 (0.479), PendingHit = 50083 (0.224)
Cache L2_bank_003:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 223553, Miss = 106939 (0.478), PendingHit = 50009 (0.224)
Cache L2_bank_004:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 223424, Miss = 107023 (0.479), PendingHit = 50239 (0.225)
L2 Cache Total Miss Rate = 0.479

icnt_total_pkts_mem_to_simt=4085430
icnt_total_pkts_simt_to_mem=1531130

LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Traffic 0 Stat
%=================================
% Average latency = 156.246
% Accepted packets = 0 at node 0 (avg = 0.0555812)
lat(11) = 156.246;
thru(11,:) = [ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0.255715 0.255689 0.255599 0.255559 0.255806 0 0 0 0 ];
% latency change    = 0.917295
% throughput change = 0.0955628
Traffic 1 Stat
%=================================
% Average latency = 3.7962
% Accepted packets = 0 at node 14 (avg = 0.0583131)
lat(12) = 3.7962;
thru(12,:) = [ 0.126091 0.0650715 0.0601297 0.126982 0.0798823 0.0618194 0.12075 0.097709 0.080609 0.124638 0.0644901 0.0826802 0.12551 0.124838 0 0 0 0 0 0 0 0 0 ];
% latency change    = 40.1586
% throughput change = 0.0468485
----------------------------Interconnect-DETAILS---------------------------------=======Traffic[0]class0 ======
Traffic[0]class0Overall average latency = 90.8289 (6 samples)
Traffic[0]class0Overall average accepted rate = 0.0474324 (6 samples)
Traffic[0]class0Overall min accepted rate = 0 (6 samples)
traffic_manager/latency_stat_0_freq = [ 0 2391 2903 458 569 312 459 286 360 264 351 302 316 381 440 446 1818 2408 1851 1883 1880 2050 1983 2070 2163 2300 2296 2149 2191 2071 2216 2143 2218 2109 2116 1930 2064 1957 1935 1808 1877 1758 1761 1661 1583 1720 1529 1580 1499 1490 1416 1388 1409 1361 1279 1215 1222 1147 1208 1210 1136 1067 1101 1067 1039 1009 937 971 886 891 905 824 893 762 804 714 754 780 736 739 669 663 677 630 580 642 638 632 617 618 564 536 479 494 474 461 471 457 490 459 477 472 476 434 406 413 383 412 368 373 378 404 348 396 334 343 344 324 294 317 344 305 311 304 314 295 263 267 243 289 297 262 230 269 292 260 234 243 257 267 232 259 255 231 248 248 260 231 248 252 237 213 240 222 214 242 224 213 244 239 240 229 251 210 235 228 213 227 217 235 170 225 185 224 205 224 228 219 179 232 190 219 200 227 190 214 183 170 205 195 150 178 217 191 172 211 202 189 190 194 162 183 161 199 174 178 146 203 165 187 159 169 166 170 171 198 142 190 158 166 140 178 157 154 164 151 162 135 145 162 136 143 158 130 155 145 144 164 158 166 134 152 133 137 150 145 126 175 132 140 141 139 143 160 128 143 131 126 141 149 142 139 129 134 132 146 111 128 141 126 151 142 118 124 130 132 129 133 139 122 124 117 128 131 127 121 141 124 106 123 113 117 112 147 120 116 112 107 121 153 112 126 146 130 140 122 134 123 125 144 129 123 113 135 129 136 122 124 124 154 139 116 106 124 144 114 128 145 121 141 126 140 146 113 107 142 116 108 123 135 111 122 115 131 119 122 135 111 111 108 107 126 115 137 128 114 111 113 121 109 109 126 126 118 111 110 112 131 123 114 122 106 117 113 109 132 130 107 111 109 121 138 113 116 102 116 119 123 114 105 129 92 117 105 119 109 116 105 109 120 126 112 106 122 110 98 108 104 102 114 126 98 123 99 98 134 116 118 103 107 121 105 108 108 107 120 109 119 108 107 84 102 122 112 130 112 105 109 117 88 109 124 89 71 97 107 96 92 117 118 109 97 112 107 99 98 93 106 107 104 100 92 114 132 122 100 103 96 119 89 100 118 118 89 101 110 98 97 104 108 86 111 91 103 87 84 99 104 86 102 105 80 87 98 81 96 114 110 96 86 85 90 90 87 88 73 81 104 87 89 81 86 73 76 90 84 88 77 70 72 98 102 74 79 87 89 88 73 78 86 102 96 91 95 100 83 82 87 74 75 91 86 80 89 71 80 79 73 73 85 104 69 86 81 64 84 82 93 67 78 91 95 97 79 80 80 81 99 79 101 86 86 75 75 77 97 93 76 80 83 57 87 67 80 87 85 61 71 69 91 77 80 70 76 68 85 96 77 97 75 92 64 71 72 92 66 60 66 84 79 74 72 55 69 55 62 74 68 63 56 46 56 59 62 64 64 79 54 69 57 58 73 62 55 53 47 57 63 61 59 57 58 63 40 53 64 54 66 45 66 47 73 51 50 47 69 61 51 58 64 46 50 44 49 56 40 52 47 34 29 52 32 33 38 51 39 31 34 35 31 24 31 34 29 35 25 28 34 22 31 26 30 31 31 24 30 29 29 22 29 26 26 36 33 34 34 27 29 30 24 34 29 21 21 20 24 16 18 32 23 26 26 17 25 17 29 16 26 17 20 30 19 16 19 22 12 11 17 17 24 24 23 20 25 15 18 14 22 9 14 16 15 18 16 11 24 11 16 10 15 12 11 16 20 18 19 19 13 15 10 11 12 14 16 13 10 9 16 8 9 11 6 9 17 11 17 6 13 12 8 19 10 15 14 11 9 12 9 8 5 7 3 6 9 8 5 11 2 7 11 3 4 5 11 3 7 3 6 10 13 9 7 5 6 1 12 4 9 7 5 5 6 8 5 11 7 3 5 3 3 4 3 3 6 7 4 5 4 4 5 6 7 3 3 4 7 3 2 1 2 2 2 3 3 1 3 2 1 3 5 3 5 2 3 2 1 3 3 1 0 0 2 1 1 1 2 1 2 1 0 0 3 2 4 0 0 0 0 1 0 2 2 1 0 0 0 2 0 0 0 0 1 1 1 0 0 0 1 2 0 1 2 0 2 0 1 0 0 1 1 2 0 0 1 0 1 1 0 0 1 2 2 1 1 0 1 0 0 0 0 0 0 1 0 1 1 1 0 0 1 0 0 1 0 0 0 1 3 0 1 0 0 0 1 0 0 0 0 1 0 0 0 0 0 0 1 0 2 0 0 0 1 1 1 1 0 0 0 0 13 ];
Traffic[0]class1Average hops = 1 (1116778 samples)
traffic_manager/hop_stats_freq = [ 0 1116778 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
=======Traffic[1]class0 ======
Traffic[1]class0Overall average latency = 8.69327 (6 samples)
Traffic[1]class0Overall average accepted rate = 0.0756437 (6 samples)
Traffic[1]class0Overall min accepted rate = 0 (6 samples)
traffic_manager/latency_stat_0_freq = [ 0 103726 11640 6398 8084 28718 6724 4188 6307 4713 2771 1843 1757 1400 1238 847 1837 806 630 518 454 582 307 222 207 229 303 134 97 88 73 121 51 32 46 37 33 21 26 25 18 18 2 7 7 3 13 5 3 3 7 4 6 4 4 5 2 5 3 1 4 3 2 1 1 0 0 0 2 0 0 0 1 0 0 1 0 0 0 0 0 0 0 0 0 2 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[1]class1Average hops = 1 (1116778 samples)
traffic_manager/hop_stats_freq = [ 0 1116778 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
----------------------------END-of-Interconnect-DETAILS-------------------------

gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 43 sec (523 sec)
gpgpu_simulation_rate = 395317 (inst/sec)
gpgpu_simulation_rate = 1572 (cycle/sec)

kernel '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_' transfer to GPU hardware scheduler
kernel_name = _Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_ 
kernel_launch_uid = 7 
gpu_sim_cycle = 469688
gpu_sim_insn = 157206464
gpu_ipc =     334.7040
gpu_tot_sim_cycle = 1291879
gpu_tot_sim_insn = 363957324
gpu_tot_ipc =     281.7271
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1406906
gpu_stall_icnt2sh    = 3263712
gpu_total_sim_rate=426179
Cache L1D_000:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 274068, Miss = 71146 (0.26), PendingHit = 200952 (0.733)
Cache L1D_001:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 272022, Miss = 67542 (0.248), PendingHit = 202906 (0.746)
Cache L1D_002:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 268994, Miss = 66575 (0.247), PendingHit = 200861 (0.747)
Cache L1D_003:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 269542, Miss = 67844 (0.252), PendingHit = 200152 (0.743)
Cache L1D_004:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 268358, Miss = 66258 (0.247), PendingHit = 200406 (0.747)
Cache L1D_005:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 269866, Miss = 67942 (0.252), PendingHit = 200343 (0.742)
Cache L1D_006:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 272458, Miss = 69913 (0.257), PendingHit = 200417 (0.736)
Cache L1D_007:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 273530, Miss = 70137 (0.256), PendingHit = 200918 (0.735)
Cache L1D_008:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 271356, Miss = 66577 (0.245), PendingHit = 203153 (0.749)
Cache L1D_009:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 271706, Miss = 68717 (0.253), PendingHit = 201252 (0.741)
Cache L1D_010:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 268440, Miss = 66530 (0.248), PendingHit = 200016 (0.745)
Cache L1D_011:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 269634, Miss = 67132 (0.249), PendingHit = 201322 (0.747)
Cache L1D_012:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 271132, Miss = 68459 (0.252), PendingHit = 201020 (0.741)
Cache L1D_013:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 273770, Miss = 71057 (0.26), PendingHit = 200988 (0.734)
total_dl1_misses=955829
total_dl1_accesses=3794876
total_dl1_miss_rate= 0.251874
Shader 0 dynamic_warp_id issue ditsribution:
dynamic_warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 
distro:
269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1569, 1485, 1583, 1499, 1415, 1569, 1471, 1471, 1485, 1611, 1541, 1513, 1513, 1583, 1583, 1541, 3229, 3215, 3159, 3187, 3215, 3187, 3229, 3187, 3187, 3257, 3201, 3285, 3117, 3243, 3299, 3215, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3173, 3187, 3285, 3201, 3173, 3229, 3187, 3145, 3285, 3229, 3271, 3271, 3229, 3257, 3257, 3159, 3187, 3229, 3221, 3109, 3151, 3179, 3123, 3179, 3109, 3207, 3151, 3221, 3151, 3095, 3165, 3179, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1339, 1339, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 3089, 3173, 3187, 3117, 3173, 3215, 3187, 3173, 3201, 3299, 3229, 3215, 3257, 3187, 3145, 3243, 3165, 3151, 3193, 3193, 3151, 3179, 3165, 3151, 3221, 3067, 3207, 3137, 3151, 3207, 3207, 3249, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 1521, 1549, 1507, 1535, 1535, 1619, 1479, 1521, 1535, 1507, 1577, 1521, 1577, 1591, 1535, 1563, 1493, 1535, 1493, 1563, 1493, 1493, 1521, 1493, 1465, 1563, 1395, 1535, 1507, 1577, 1563, 1563, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1353, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 
gpgpu_n_tot_thrd_icount = 457603072
gpgpu_n_tot_w_icount = 14300096
gpgpu_n_icache_hits = 8183868
gpgpu_n_icache_misses = 40126
gpgpu_n_l1dcache_read_hits = 24341
gpgpu_n_l1dcache_read_misses = 3770535
gpgpu_n_l1dcache_write_accesses = 374416
gpgpu_n_l1dcache_wirte_misses = 370908
gpgpu_n_tcache_hits = 0
gpgpu_n_tcache_misses = 0
gpgpu_n_ccache_hits = 1194112
gpgpu_n_ccache_misses = 448
gpgpu_n_stall_shd_mem = 9274534
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1357493
gpgpu_n_mem_write_global = 374416
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 68233856
gpgpu_n_store_insn = 5191936
gpgpu_n_shmem_insn = 13735936
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 76258264
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 2359
gpgpu_stall_shd_mem[c_mem][bk_conf] = 2359
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 190224
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9081951
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:9797025	W0_Idle:2461307	W0_Scoreboard:7882730	W1:468948	W2:420940	W3:362292	W4:277384	W5:164892	W6:101612	W7:77580	W8:87712	W9:115332	W10:152600	W11:184800	W12:209692	W13:217420	W14:216384	W15:186620	W16:152084	W17:109396	W18:137086	W19:41440	W20:20496	W21:9772	W22:3584	W23:1316	W24:392	W25:112	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:10580210
maxmrqlatency = 655 
maxdqlatency = 0 
maxmflatency = 1152 
averagemflatency = 275 
max_icnt2mem_latency = 3453 
max_icnt2sh_latency = 822190 
mrq_lat_table:597729 	37911 	44637 	96680 	143701 	160811 	96231 	19250 	372 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	143379 	857208 	607852 	123458 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:580 	550089 	64087 	173284 	263965 	236019 	194471 	163889 	86757 	1067 	152 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:199 	360576 	352005 	622444 	22166 	117 	0 	0 	0 	0 	0 	0 	0 	118 	23231 	37387 	76298 	17406 	0 	219976 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	46 	1353 	1028 	137 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        75        41        42        80        70        65        55        80        75        55        45        80        70        50        32        32 
dram[1]:        45        41        39        80        65        55        55        75        70        50        48        80        75        45        35        50 
dram[2]:        70        39        55        80        47        60        60        80        80        45        45        80        45        40        40        35 
dram[3]:        60        47        45        80        65        50        59        80        80        50        45        80        50        50        32        39 
dram[4]:        52        52        40        80        50        60        65        80        80        55        45        80        70        51        32        55 
maximum service time to same row:
dram[0]:     25253     25221     25080     20641     20412     20489     18235     21882     21723     21909     21862     21669     21865     21932     22141     25036 
dram[1]:     24373     25192     25015     20805     20553     20580     18217     22008     21678     21765     21781     21614     21841     22063     22221     24898 
dram[2]:     25235     25453     25366     20686     20797     20497     18206     21925     21644     21760     21953     21837     21728     22003     22173     24987 
dram[3]:     25034     25540     25404     20705     20855     20541     18200     22015     21783     21825     21825     21740     21730     22075     22278     25082 
dram[4]:     25113     25453     25239     20646     20831     20518     18222     21991     21660     21693     21822     21810     21911     21870     22164     25171 
average row accesses per activate:
dram[0]:  3.993845  4.012655  3.960957  3.948655  4.101614  4.034673  3.985279  4.041844  4.042180  3.942612  3.931588  4.015927  3.850543  3.880732  3.970390  3.932473 
dram[1]:  4.000000  3.994240  3.974055  3.992762  4.047333  4.027472  4.010301  3.957191  4.114811  3.915311  3.975859  4.052701  3.865888  3.922335  3.966729  4.029395 
dram[2]:  4.022222  4.065369  4.014194  4.053002  4.110316  4.034094  4.072522  4.039733  4.232481  3.965211  3.963108  4.084261  3.971369  3.996554  3.949813  4.019016 
dram[3]:  4.014025  3.992061  4.024506  4.041702  4.160022  4.107639  4.026351  4.117232  4.151091  4.059311  3.952530  4.053369  3.968994  4.060884  3.922405  4.027466 
dram[4]:  4.015415  4.058233  4.027412  4.147084  4.128929  4.138350  4.034033  4.088362  4.098457  4.022552  4.027321  4.023006  3.952406  3.941223  4.006227  4.053077 
average row locality = 1197324/297965 = 4.018338
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     10217     10380     10304     10305     11029     10998     10842     10876     10980     10857     10903     10986     10954     10811     10551     10278 
dram[1]:     10245     10402     10328     10298     11037     11004     10839     10866     10988     10850     10870     10991     10913     10798     10551     10298 
dram[2]:     10231     10433     10319     10317     11033     10995     10846     10844     10957     10828     10874     10987     10939     10818     10567     10320 
dram[3]:     10247     10400     10331     10290     11000     10995     10807     10850     10949     10846     10886     10981     10950     10828     10590     10301 
dram[4]:     10253     10372     10299     10324     11014     10975     10847     10863     10970     10846     10922     10992     10972     10830     10562     10298 
total reads: 856447
bank skew: 11037/10217 = 1.08
chip skew: 171339/171251 = 1.00
number of total write accesses:
dram[0]:      4057      4206      4102      4076      4471      4362      4318      4289      4449      4326      4269      4395      4298      4254      4199      4048 
dram[1]:      4075      4161      4070      4044      4440      4389      4344      4294      4459      4314      4282      4389      4307      4252      4233      4095 
dram[2]:      4068      4182      4104      4059      4467      4387      4316      4305      4445      4331      4273      4427      4319      4261      4229      4052 
dram[3]:      4063      4183      4121      4054      4442      4384      4320      4322      4464      4348      4268      4361      4283      4246      4221      4069 
dram[4]:      4074      4193      4099      4112      4486      4370      4325      4313      4432      4315      4261      4396      4308      4257      4237      4058 
total reads: 340877
bank skew: 4486/4044 = 1.11
chip skew: 68236/68119 = 1.00
average mf latency per bank:
dram[0]:        385       381       388       425       415       417       425       416       405       394       380       380       385       384       381       389
dram[1]:        376       374       378       419       411       408       414       409       400       386       370       371       379       379       373       380
dram[2]:        386       385       389       429       419       419       424       419       409       396       381       382       386       385       384       391
dram[3]:        391       392       396       439       427       423       430       423       415       401       389       391       396       393       392       399
dram[4]:        385       386       392       429       421       422       427       421       412       397       381       384       385       385       386       392
maximum mf latency per bank:
dram[0]:        946      1079       923       911       912       949      1013       969      1019       901       878       912       947       925       923       898
dram[1]:        960      1033      1003       972      1068       997      1087       989       989       885       903       966       956       914       926      1152
dram[2]:       1063      1009       945       924       992      1072      1071       940      1003       986       942      1045       961       924       980       956
dram[3]:        977       929       944       921      1010       927       981       984       946       903       902       981       918       902       964      1019
dram[4]:       1037       996       925       928       921      1125      1042      1095       940       962       977      1017       881       921       921       926

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
gpgpu_l2_write_miss = 0
gpgpu_l2_write_access = 0
gpgpu_l2_read_miss = 0
gpgpu_l2_read_access = 0
Cache L2_bank_000:
MSHR contents

DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2325373 n_nop=1785744 n_act=60189 n_pre=60173 n_req=239390 n_rd=342542 n_write=76725 bw_util=0.3606
n_activity=1662834 dram_eff=0.5043
bk0: 20434a 2077356i bk1: 20760a 2077770i bk2: 20608a 2073454i bk3: 20610a 2076769i bk4: 22058a 2085254i bk5: 21996a 2076591i bk6: 21684a 2076502i bk7: 21752a 2074202i bk8: 21960a 2068651i bk9: 21714a 2058341i bk10: 21806a 2057088i bk11: 21972a 2031788i bk12: 21908a 2003875i bk13: 21622a 1956123i bk14: 21102a 1845936i bk15: 20556a 1561907i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.60392
Cache L2_bank_001:
MSHR contents

DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2325373 n_nop=1786100 n_act=60011 n_pre=59995 n_req=239426 n_rd=342556 n_write=76711 bw_util=0.3606
n_activity=1681067 dram_eff=0.4988
bk0: 20490a 2075303i bk1: 20804a 2077887i bk2: 20656a 2073742i bk3: 20596a 2078212i bk4: 22074a 2087143i bk5: 22008a 2079919i bk6: 21678a 2077718i bk7: 21732a 2075651i bk8: 21976a 2068374i bk9: 21700a 2058133i bk10: 21740a 2057842i bk11: 21982a 2032459i bk12: 21826a 2005459i bk13: 21596a 1961071i bk14: 21102a 1848626i bk15: 20596a 1560857i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.50567
Cache L2_bank_002:
MSHR contents

DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2325373 n_nop=1787319 n_act=59343 n_pre=59327 n_req=239533 n_rd=342616 n_write=76768 bw_util=0.3607
n_activity=1661171 dram_eff=0.5049
bk0: 20462a 2080115i bk1: 20866a 2079716i bk2: 20638a 2072755i bk3: 20634a 2078156i bk4: 22066a 2087921i bk5: 21990a 2078496i bk6: 21692a 2078452i bk7: 21688a 2078078i bk8: 21914a 2069941i bk9: 21656a 2058074i bk10: 21748a 2055313i bk11: 21974a 2031162i bk12: 21878a 2004866i bk13: 21636a 1956761i bk14: 21134a 1850361i bk15: 20640a 1569526i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.62192
Cache L2_bank_003:
MSHR contents

DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2325373 n_nop=1787690 n_act=59225 n_pre=59209 n_req=239400 n_rd=342502 n_write=76747 bw_util=0.3606
n_activity=1639537 dram_eff=0.5114
bk0: 20494a 2077042i bk1: 20800a 2077011i bk2: 20662a 2074680i bk3: 20580a 2079302i bk4: 22000a 2086691i bk5: 21990a 2078707i bk6: 21614a 2079596i bk7: 21700a 2076860i bk8: 21898a 2067943i bk9: 21692a 2055671i bk10: 21772a 2054901i bk11: 21962a 2032925i bk12: 21900a 2002733i bk13: 21656a 1953487i bk14: 21180a 1847384i bk15: 20602a 1572863i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.66736
Cache L2_bank_004:
MSHR contents

DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2325373 n_nop=1787558 n_act=59200 n_pre=59184 n_req=239575 n_rd=342678 n_write=76753 bw_util=0.3607
n_activity=1664009 dram_eff=0.5041
bk0: 20506a 2077249i bk1: 20744a 2075313i bk2: 20598a 2073611i bk3: 20648a 2077766i bk4: 22028a 2085236i bk5: 21950a 2077025i bk6: 21694a 2078911i bk7: 21726a 2077202i bk8: 21940a 2068079i bk9: 21692a 2057992i bk10: 21844a 2054879i bk11: 21984a 2033274i bk12: 21944a 2004993i bk13: 21660a 1956572i bk14: 21124a 1849733i bk15: 20596a 1571771i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.59465
Cache L2_bank_000:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 346825, Miss = 171271 (0.494), PendingHit = 61702 (0.178)
Cache L2_bank_001:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 346811, Miss = 171278 (0.494), PendingHit = 61958 (0.179)
Cache L2_bank_002:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 346647, Miss = 171308 (0.494), PendingHit = 61726 (0.178)
Cache L2_bank_003:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 347111, Miss = 171251 (0.493), PendingHit = 61506 (0.177)
Cache L2_bank_004:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 346979, Miss = 171339 (0.494), PendingHit = 61727 (0.178)
L2 Cache Total Miss Rate = 0.494

icnt_total_pkts_mem_to_simt=7173405
icnt_total_pkts_simt_to_mem=2148725

LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Traffic 0 Stat
%=================================
% Average latency = 37.0732
% Accepted packets = 0 at node 0 (avg = 0.0657427)
lat(13) = 37.0732;
thru(13,:) = [ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0.302203 0.302236 0.302158 0.302744 0.302741 0 0 0 0 ];
% latency change    = 0.897602
% throughput change = 0.113011
Traffic 1 Stat
%=================================
% Average latency = 13.1592
% Accepted packets = 0 at node 14 (avg = 0.142925)
lat(14) = 13.1592;
thru(14,:) = [ 0.236652 0.227396 0.236322 0.236141 0.236493 0.236152 0.236386 0.235971 0.223707 0.236642 0.236482 0.236216 0.236471 0.236237 0 0 0 0 0 0 0 0 0 ];
% latency change    = 1.81728
% throughput change = 0.540019
----------------------------Interconnect-DETAILS---------------------------------=======Traffic[0]class0 ======
Traffic[0]class0Overall average latency = 83.1495 (7 samples)
Traffic[0]class0Overall average accepted rate = 0.0500482 (7 samples)
Traffic[0]class0Overall min accepted rate = 0 (7 samples)
traffic_manager/latency_stat_0_freq = [ 0 258273 31526 5658 3659 4874 2543 2103 2349 2994 2772 2486 1913 2181 1846 2189 9578 12586 5773 4018 2539 6568 7191 4084 2820 2749 6404 7761 3591 3084 2229 6204 6434 3322 2345 2260 5437 6229 2569 2363 1796 5065 5238 2451 1774 1894 4235 4891 1871 1864 1388 4059 3801 1863 1379 1529 3163 3705 1338 1472 1019 3152 2846 1520 1074 1175 2385 2746 969 1174 830 2285 1994 1140 746 1014 1680 2040 771 1036 635 1794 1472 949 634 823 1284 1614 641 867 482 1289 1002 835 477 827 878 1174 409 759 443 1051 774 733 437 645 693 934 372 656 371 835 591 624 345 604 565 767 347 567 333 765 542 529 300 536 390 661 282 587 289 637 403 535 250 512 402 679 251 530 290 570 348 492 271 515 345 584 250 491 252 466 283 439 261 428 277 503 250 416 248 479 273 449 222 411 240 447 253 443 252 414 237 405 189 370 230 367 206 366 216 347 227 390 194 358 219 378 193 333 199 385 235 364 181 342 223 329 207 361 187 328 198 325 161 308 188 299 174 326 190 318 176 324 165 298 193 276 188 290 164 267 180 286 154 290 170 267 154 275 169 256 160 256 154 255 154 248 164 234 163 244 156 250 175 234 153 237 148 228 157 253 167 235 140 226 143 236 155 214 133 230 148 208 125 200 120 162 121 204 99 204 127 194 123 198 95 185 112 158 96 170 95 165 112 165 119 169 94 156 104 157 90 142 94 152 81 124 90 150 88 135 91 109 77 129 91 123 77 102 78 102 77 99 61 108 62 99 62 98 57 99 58 99 64 84 50 83 62 84 50 88 55 74 46 62 45 68 41 57 53 66 37 68 31 60 36 51 40 61 35 53 33 50 28 63 43 53 32 57 42 44 27 46 25 43 32 36 29 29 29 39 21 36 23 35 17 32 30 22 14 23 21 25 21 24 24 35 9 28 21 33 21 27 14 40 19 27 18 25 15 21 11 25 13 20 15 14 15 23 17 23 14 19 9 23 13 14 14 23 6 24 6 16 18 20 12 20 14 21 14 20 7 17 8 16 7 14 10 14 6 17 6 13 6 15 8 12 5 8 11 9 6 9 4 15 7 13 5 13 8 13 9 10 8 7 7 14 8 10 10 15 6 5 2 12 6 5 4 9 2 8 3 8 2 10 3 5 11 6 1 7 3 6 5 6 3 3 7 6 3 5 4 4 3 6 4 2 2 6 1 2 1 1 0 1 2 4 2 2 1 3 3 3 0 0 2 2 0 1 1 1 1 5 0 6 1 1 0 0 0 0 2 0 0 5 0 0 0 0 0 1 1 1 0 0 1 0 1 0 0 0 0 2 0 0 0 0 0 1 2 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[0]class1Average hops = 1 (1734373 samples)
traffic_manager/hop_stats_freq = [ 0 1734373 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
=======Traffic[1]class0 ======
Traffic[1]class0Overall average latency = 9.33126 (7 samples)
Traffic[1]class0Overall average accepted rate = 0.0852553 (7 samples)
Traffic[1]class0Overall min accepted rate = 0 (7 samples)
traffic_manager/latency_stat_0_freq = [ 0 0 0 0 0 118270 34094 12453 26055 41617 18194 15269 13850 13784 19433 11431 168652 7435 6745 7479 5887 58550 1872 1702 1941 1499 18398 460 462 479 406 6179 106 103 133 113 2282 53 43 40 36 957 21 15 14 20 500 6 12 10 9 194 5 2 5 2 165 1 1 2 2 80 0 0 0 1 35 0 0 0 0 23 0 1 0 0 7 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[1]class1Average hops = 1 (1734373 samples)
traffic_manager/hop_stats_freq = [ 0 1734373 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
----------------------------END-of-Interconnect-DETAILS-------------------------

gpgpu_simulation_time = 0 days, 0 hrs, 14 min, 14 sec (854 sec)
gpgpu_simulation_rate = 426179 (inst/sec)
gpgpu_simulation_rate = 1512 (cycle/sec)

kernel '_Z18histo_final_kerneljjjjPjS_S_S_' transfer to GPU hardware scheduler
kernel_name = _Z18histo_final_kerneljjjjPjS_S_S_ 
kernel_launch_uid = 8 
gpu_sim_cycle = 51256
gpu_sim_insn = 6755328
gpu_ipc =     131.7959
gpu_tot_sim_cycle = 1343135
gpu_tot_sim_insn = 370712652
gpu_tot_ipc =     276.0055
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1484131
gpu_stall_icnt2sh    = 3268346
gpu_total_sim_rate=421743
Cache L1D_000:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 276244, Miss = 72042 (0.261), PendingHit = 202120 (0.732)
Cache L1D_001:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 275990, Miss = 69206 (0.251), PendingHit = 205045 (0.743)
Cache L1D_002:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 271170, Miss = 67471 (0.249), PendingHit = 201996 (0.745)
Cache L1D_003:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 273574, Miss = 69540 (0.254), PendingHit = 202403 (0.74)
Cache L1D_004:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 272390, Miss = 67954 (0.249), PendingHit = 202604 (0.744)
Cache L1D_005:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 272042, Miss = 68838 (0.253), PendingHit = 201536 (0.741)
Cache L1D_006:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 275530, Miss = 71193 (0.258), PendingHit = 202071 (0.733)
Cache L1D_007:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 276602, Miss = 71417 (0.258), PendingHit = 202558 (0.732)
Cache L1D_008:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 274492, Miss = 67889 (0.247), PendingHit = 204821 (0.746)
Cache L1D_009:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 273882, Miss = 69613 (0.254), PendingHit = 202473 (0.739)
Cache L1D_010:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 270680, Miss = 67458 (0.249), PendingHit = 201222 (0.743)
Cache L1D_011:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 272834, Miss = 68476 (0.251), PendingHit = 203069 (0.744)
Cache L1D_012:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 275164, Miss = 70155 (0.255), PendingHit = 203242 (0.739)
Cache L1D_013:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 277802, Miss = 72753 (0.262), PendingHit = 203121 (0.731)
total_dl1_misses=974005
total_dl1_accesses=3838396
total_dl1_miss_rate= 0.253753
Shader 0 dynamic_warp_id issue ditsribution:
dynamic_warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 
distro:
269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1569, 1485, 1583, 1499, 1415, 1569, 1471, 1471, 1485, 1611, 1541, 1513, 1513, 1583, 1583, 1541, 3229, 3215, 3159, 3187, 3215, 3187, 3229, 3187, 3187, 3257, 3201, 3285, 3117, 3243, 3299, 3215, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3173, 3187, 3285, 3201, 3173, 3229, 3187, 3145, 3285, 3229, 3271, 3271, 3229, 3257, 3257, 3159, 3187, 3229, 3221, 3109, 3151, 3179, 3123, 3179, 3109, 3207, 3151, 3221, 3151, 3095, 3165, 3179, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1339, 1339, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 3089, 3173, 3187, 3117, 3173, 3215, 3187, 3173, 3201, 3299, 3229, 3215, 3257, 3187, 3145, 3243, 3165, 3151, 3193, 3193, 3151, 3179, 3165, 3151, 3221, 3067, 3207, 3137, 3151, 3207, 3207, 3249, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 1521, 1549, 1507, 1535, 1535, 1619, 1479, 1521, 1535, 1507, 1577, 1521, 1577, 1591, 1535, 1563, 1493, 1535, 1493, 1563, 1493, 1493, 1521, 1493, 1465, 1563, 1395, 1535, 1507, 1577, 1563, 1563, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1353, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 
gpgpu_n_tot_thrd_icount = 464487424
gpgpu_n_tot_w_icount = 14515232
gpgpu_n_icache_hits = 8297500
gpgpu_n_icache_misses = 41502
gpgpu_n_l1dcache_read_hits = 26110
gpgpu_n_l1dcache_read_misses = 3812286
gpgpu_n_l1dcache_write_accesses = 439952
gpgpu_n_l1dcache_wirte_misses = 433099
gpgpu_n_tcache_hits = 0
gpgpu_n_tcache_misses = 0
gpgpu_n_ccache_hits = 1202400
gpgpu_n_ccache_misses = 448
gpgpu_n_stall_shd_mem = 9817384
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1375669
gpgpu_n_mem_write_global = 439952
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 68930176
gpgpu_n_store_insn = 6240512
gpgpu_n_shmem_insn = 13735936
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 76788696
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 2359
gpgpu_stall_shd_mem[c_mem][bk_conf] = 2359
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 190224
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9624801
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:10537644	W0_Idle:2697403	W0_Scoreboard:7922441	W1:468948	W2:420940	W3:362292	W4:277384	W5:164892	W6:101612	W7:77580	W8:87712	W9:115332	W10:152600	W11:184800	W12:209692	W13:217420	W14:216384	W15:186620	W16:152084	W17:109396	W18:137086	W19:41440	W20:20496	W21:9772	W22:3584	W23:1316	W24:392	W25:112	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:10795346
maxmrqlatency = 655 
maxdqlatency = 0 
maxmflatency = 1287 
averagemflatency = 280 
max_icnt2mem_latency = 3453 
max_icnt2sh_latency = 1343134 
mrq_lat_table:618779 	39784 	47590 	104420 	159109 	182537 	110729 	22146 	518 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	143540 	868368 	668993 	134696 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:594 	551624 	65364 	174959 	272210 	258033 	214125 	185406 	94491 	1240 	152 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:199 	371810 	357909 	623453 	22195 	117 	0 	0 	0 	0 	0 	0 	0 	118 	23231 	37387 	76298 	17406 	0 	219976 	65536 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	47 	1355 	1116 	148 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        75        41        42        80        80        65        55        80        80        55        45        80        70        50        32        40 
dram[1]:        60        41        39        80        65        80        60        80        70        50        48        80        75        45        35        65 
dram[2]:        70        39        55        80        70        60        60        80        80        45        45        80        60        40        40        40 
dram[3]:        60        47        45        80        65        80        59        80        80        50        45        80        55        50        35        70 
dram[4]:        52        52        40        80        55        80        65        80        80        55        45        80        70        51        32        55 
maximum service time to same row:
dram[0]:     25253     25221     25080     20641     20412     20489     18235     21882     21723     21909     21862     21669     21865     21932     22141     25036 
dram[1]:     24373     25192     25015     20805     20553     20580     18217     22008     21678     21765     21781     21614     21841     22063     22221     24898 
dram[2]:     25235     25453     25366     20686     20797     20497     18206     21925     21644     21760     21953     21837     21728     22003     22173     24987 
dram[3]:     25034     25540     25404     20705     20855     20541     18200     22015     21783     21825     21825     21740     21730     22075     22278     25082 
dram[4]:     25113     25453     25239     20646     20831     20518     18222     21991     21660     21693     21822     21810     21911     21870     22164     25171 
average row accesses per activate:
dram[0]:  4.055775  4.094002  4.001032  4.009811  4.146670  4.028051  4.024692  4.120121  4.118505  3.994601  4.006946  4.069837  3.907217  3.914945  4.003792  4.020026 
dram[1]:  4.059209  4.073461  4.029076  4.029129  4.068695  4.044581  4.076366  4.020418  4.215334  3.992880  4.068279  4.098602  3.895014  3.921181  3.981170  4.076802 
dram[2]:  4.096159  4.113050  4.069859  4.107758  4.150025  4.036673  4.102441  4.118789  4.312029  4.015814  4.001242  4.158706  4.006639  4.033784  3.974481  4.073607 
dram[3]:  4.089371  4.070284  4.042338  4.106045  4.189729  4.115655  4.077636  4.187452  4.235414  4.110578  4.012699  4.087032  3.996070  4.095456  3.936323  4.076133 
dram[4]:  4.086876  4.110792  4.062026  4.175966  4.170015  4.160905  4.060727  4.163993  4.181475  4.074418  4.090909  4.085217  3.984131  3.964321  4.012121  4.087761 
average row locality = 1285616/316105 = 4.067054
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     10613     10778     10688     10719     11435     11364     11218     11260     11366     11205     11223     11336     11306     11163     10927     10662 
dram[1]:     10643     10800     10712     10712     11441     11370     11215     11250     11372     11198     11190     11341     11265     11150     10927     10682 
dram[2]:     10629     10831     10703     10731     11437     11361     11222     11228     11343     11176     11194     11337     11291     11170     10943     10704 
dram[3]:     10645     10798     10715     10706     11404     11361     11183     11234     11335     11194     11206     11333     11302     11180     10966     10685 
dram[4]:     10650     10770     10683     10740     11418     11341     11225     11247     11356     11194     11242     11344     11324     11182     10940     10682 
total reads: 886416
bank skew: 11441/10613 = 1.08
chip skew: 177338/177247 = 1.00
number of total write accesses:
dram[0]:      4803      4988      4820      4811      5189      5006      5082      5101      5281      5073      4929      5098      4991      4947      4912      4795 
dram[1]:      4851      4948      4808      4780      5143      5051      5119      5093      5287      5065      4957      5078      4985      4919      4930      4818 
dram[2]:      4834      4959      4852      4784      5188      5040      5077      5103      5254      5076      4919      5119      5004      4949      4943      4792 
dram[3]:      4821      4954      4848      4782      5158      5044      5099      5118      5289      5088      4909      5056      4966      4952      4921      4788 
dram[4]:      4827      4962      4838      4828      5187      5028      5091      5105      5257      5067      4913      5099      4995      4929      4948      4782 
total reads: 399200
bank skew: 5289/4780 = 1.11
chip skew: 79893/79793 = 1.00
average mf latency per bank:
dram[0]:        382       378       386       420       412       413       420       411       401       391       378       378       384       383       379       386
dram[1]:        374       373       376       415       408       405       411       405       397       382       369       371       380       378       373       379
dram[2]:        384       382       387       425       416       416       419       415       405       392       379       382       386       385       382       388
dram[3]:        388       388       394       434       424       420       426       419       411       397       388       390       396       392       390       397
dram[4]:        382       382       390       426       418       418       422       416       407       392       379       383       385       384       384       389
maximum mf latency per bank:
dram[0]:        946      1079       923       937       912       949      1013       969      1019       901       878       912       947       925       923       898
dram[1]:        960      1033      1003       972      1068       997      1087       989       989       885       903       966       956       914       926      1152
dram[2]:       1063      1009       945      1013       992      1072      1071       947      1003       986       942      1045       961       924      1029       956
dram[3]:        998       929       944       921      1010       927       981      1287      1239       930       902       981      1026      1040       964      1019
dram[4]:       1037       996       925       944       921      1125      1042      1095      1158       962       977      1017       905       921       962       926

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
gpgpu_l2_write_miss = 0
gpgpu_l2_write_access = 0
gpgpu_l2_read_miss = 0
gpgpu_l2_read_access = 0
Cache L2_bank_000:
MSHR contents

DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2417633 n_nop=1844987 n_act=63769 n_pre=63753 n_req=257089 n_rd=354526 n_write=90598 bw_util=0.3682
n_activity=1750743 dram_eff=0.5085
bk0: 21226a 2147480i bk1: 21556a 2148213i bk2: 21376a 2143040i bk3: 21438a 2146228i bk4: 22870a 2155160i bk5: 22728a 2145321i bk6: 22436a 2143774i bk7: 22520a 2140438i bk8: 22732a 2136216i bk9: 22410a 2125605i bk10: 22446a 2123456i bk11: 22672a 2096937i bk12: 22612a 2068992i bk13: 22326a 2018060i bk14: 21854a 1903044i bk15: 21324a 1608459i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.94363
Cache L2_bank_001:
MSHR contents

DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2417633 n_nop=1845225 n_act=63644 n_pre=63628 n_req=257100 n_rd=354536 n_write=90600 bw_util=0.3682
n_activity=1768550 dram_eff=0.5034
bk0: 21286a 2143998i bk1: 21600a 2147073i bk2: 21424a 2143097i bk3: 21424a 2146424i bk4: 22882a 2155836i bk5: 22740a 2147763i bk6: 22430a 2144616i bk7: 22500a 2141661i bk8: 22744a 2134576i bk9: 22396a 2124014i bk10: 22380a 2123331i bk11: 22682a 2096535i bk12: 22530a 2069458i bk13: 22300a 2022052i bk14: 21854a 1904209i bk15: 21364a 1606616i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.8508
Cache L2_bank_002:
MSHR contents

DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2417633 n_nop=1846494 n_act=62965 n_pre=62949 n_req=257193 n_rd=354600 n_write=90625 bw_util=0.3683
n_activity=1748663 dram_eff=0.5092
bk0: 21258a 2149080i bk1: 21662a 2148930i bk2: 21406a 2142546i bk3: 21462a 2146759i bk4: 22874a 2157603i bk5: 22722a 2146416i bk6: 22444a 2145767i bk7: 22456a 2143783i bk8: 22686a 2136884i bk9: 22352a 2124592i bk10: 22388a 2121233i bk11: 22674a 2095868i bk12: 22582a 2069365i bk13: 22340a 2017450i bk14: 21886a 1906509i bk15: 21408a 1615280i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.95846
Cache L2_bank_003:
MSHR contents

DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2417633 n_nop=1846812 n_act=62865 n_pre=62849 n_req=257040 n_rd=354494 n_write=90613 bw_util=0.3682
n_activity=1727164 dram_eff=0.5154
bk0: 21290a 2146137i bk1: 21596a 2146497i bk2: 21430a 2143758i bk3: 21412a 2147245i bk4: 22808a 2156007i bk5: 22722a 2146405i bk6: 22366a 2146367i bk7: 22468a 2142551i bk8: 22670a 2134918i bk9: 22388a 2122636i bk10: 22412a 2121006i bk11: 22666a 2098033i bk12: 22604a 2067274i bk13: 22360a 2014121i bk14: 21932a 1903558i bk15: 21370a 1618470i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=4.00933
Cache L2_bank_004:
MSHR contents

DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2417633 n_nop=1846606 n_act=62865 n_pre=62849 n_req=257194 n_rd=354676 n_write=90637 bw_util=0.3684
n_activity=1751724 dram_eff=0.5084
bk0: 21300a 2146136i bk1: 21540a 2144230i bk2: 21366a 2142836i bk3: 21480a 2146009i bk4: 22836a 2153836i bk5: 22682a 2144983i bk6: 22450a 2146394i bk7: 22494a 2143307i bk8: 22712a 2134717i bk9: 22388a 2124592i bk10: 22484a 2121120i bk11: 22688a 2097941i bk12: 22648a 2069258i bk13: 22364a 2017359i bk14: 21880a 1906142i bk15: 21364a 1617046i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.92998
Cache L2_bank_000:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 363587, Miss = 177263 (0.488), PendingHit = 69609 (0.191)
Cache L2_bank_001:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 363577, Miss = 177268 (0.488), PendingHit = 69803 (0.192)
Cache L2_bank_002:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 363413, Miss = 177300 (0.488), PendingHit = 69569 (0.191)
Cache L2_bank_003:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 363885, Miss = 177247 (0.487), PendingHit = 69288 (0.19)
Cache L2_bank_004:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 363749, Miss = 177338 (0.488), PendingHit = 69444 (0.191)
L2 Cache Total Miss Rate = 0.488

icnt_total_pkts_mem_to_simt=7330451
icnt_total_pkts_simt_to_mem=2338035

LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Traffic 0 Stat
%=================================
% Average latency = 114.994
% Accepted packets = 0 at node 0 (avg = 0.0802933)
lat(15) = 114.994;
thru(15,:) = [ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0.369232 0.369271 0.369271 0.369427 0.369544 0 0 0 0 ];
% latency change    = 0.885566
% throughput change = 0.780032
Traffic 1 Stat
%=================================
% Average latency = 4.00533
% Accepted packets = 0 at node 14 (avg = 0.066609)
lat(16) = 4.00533;
thru(16,:) = [ 0.0753585 0.140289 0.0753585 0.143098 0.143098 0.0753585 0.107824 0.107824 0.110633 0.0753585 0.078168 0.113443 0.143098 0.143098 0 0 0 0 0 0 0 0 0 ];
% latency change    = 27.7101
% throughput change = 0.205443
----------------------------Interconnect-DETAILS---------------------------------=======Traffic[0]class0 ======
Traffic[0]class0Overall average latency = 87.13 (8 samples)
Traffic[0]class0Overall average accepted rate = 0.0538288 (8 samples)
Traffic[0]class0Overall min accepted rate = 0 (8 samples)
traffic_manager/latency_stat_0_freq = [ 0 502 842 248 253 254 284 141 174 167 206 128 163 163 266 407 1660 1729 847 938 880 846 985 955 999 920 970 942 930 940 939 917 874 875 898 892 881 844 825 807 810 779 809 685 790 814 751 759 691 708 704 665 642 713 617 633 629 590 580 587 516 568 575 537 564 548 512 522 535 519 482 485 410 387 427 422 382 369 419 359 372 350 364 342 321 316 343 276 300 291 267 280 264 259 247 223 265 234 234 264 245 225 227 224 196 198 195 194 182 174 177 150 156 198 157 130 166 153 171 145 127 134 128 120 130 130 134 156 129 117 130 120 123 133 116 117 118 99 94 128 107 110 101 115 105 87 83 87 94 108 84 111 78 93 80 82 95 84 103 114 105 97 82 81 78 87 95 84 85 80 86 83 95 88 75 84 111 96 83 106 80 77 80 86 76 78 75 83 77 80 88 77 83 84 86 72 70 78 106 70 112 86 83 67 72 81 80 70 70 72 72 57 67 65 75 80 66 71 69 68 73 62 74 58 59 70 77 87 66 84 66 72 68 61 68 46 69 61 76 57 59 62 71 69 73 83 83 64 75 80 67 89 67 65 73 67 52 58 53 71 57 62 70 58 68 73 54 63 54 63 75 70 62 48 59 56 76 61 71 61 71 63 65 59 51 78 58 50 38 55 53 60 63 55 59 58 49 58 67 64 53 54 50 51 41 58 39 54 58 54 42 42 59 46 57 48 50 47 55 41 47 39 58 53 39 49 56 49 42 36 43 28 57 40 42 37 46 44 46 45 41 58 38 38 38 38 36 37 39 43 50 44 41 45 38 34 50 45 37 53 36 33 46 41 54 33 54 46 38 39 47 38 43 43 50 37 31 32 36 42 34 36 33 27 28 34 32 30 22 23 28 24 27 38 24 32 37 27 41 30 26 29 29 24 31 34 27 33 32 27 34 30 39 31 38 25 37 28 32 28 30 31 30 28 27 21 26 37 26 38 33 28 39 19 21 30 34 27 25 30 33 23 22 28 25 28 24 33 26 45 28 22 22 30 22 23 35 20 19 21 18 23 24 15 16 25 29 19 25 25 21 21 24 27 20 35 27 27 25 21 34 16 22 24 26 20 21 23 18 24 20 13 24 21 27 23 23 20 17 24 20 23 26 14 12 15 16 17 17 15 22 12 21 12 22 12 19 18 19 20 11 15 18 15 16 13 22 18 23 19 15 16 21 11 14 20 15 14 15 12 16 22 17 14 12 15 14 11 11 11 18 10 13 24 10 8 19 9 8 13 18 13 11 16 9 8 11 7 7 19 12 11 10 13 14 3 9 12 8 12 5 13 7 9 8 14 12 7 10 17 14 8 11 16 14 9 11 5 9 12 7 6 6 7 9 14 4 4 7 11 8 5 6 5 8 6 7 10 7 3 5 6 6 5 5 8 3 10 7 4 3 10 8 3 5 4 5 5 3 2 2 6 6 7 8 5 8 7 4 5 1 4 4 6 3 1 1 2 6 5 5 3 7 5 3 4 2 2 4 7 4 3 3 4 4 5 7 7 4 4 4 3 3 3 2 2 6 3 3 3 3 4 2 3 3 5 3 1 6 1 5 3 4 4 4 1 6 2 5 2 3 1 2 3 4 3 1 3 5 2 1 1 3 2 2 4 2 2 5 1 3 1 1 3 3 1 5 1 3 2 3 1 4 3 2 0 3 2 3 0 4 1 0 1 3 1 4 2 2 0 2 2 2 3 3 0 1 2 4 0 3 1 1 0 1 2 3 4 1 1 3 2 1 0 2 2 1 0 0 2 1 0 0 2 2 1 1 0 2 2 0 0 1 0 0 1 1 1 0 1 1 0 2 1 1 0 0 0 1 0 0 0 2 2 0 0 2 0 1 2 0 1 2 1 0 0 0 1 0 0 2 0 1 1 0 2 2 0 1 0 1 1 1 0 2 1 1 0 0 1 1 1 0 0 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 1 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3 ];
Traffic[0]class1Average hops = 1 (1818211 samples)
traffic_manager/hop_stats_freq = [ 0 1818211 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
=======Traffic[1]class0 ======
Traffic[1]class0Overall average latency = 8.66552 (8 samples)
Traffic[1]class0Overall average accepted rate = 0.0829245 (8 samples)
Traffic[1]class0Overall min accepted rate = 0 (8 samples)
traffic_manager/latency_stat_0_freq = [ 0 39923 4718 2824 3571 13367 3571 2400 3099 2808 1616 1023 799 664 652 429 709 316 204 209 183 168 102 69 68 54 39 35 44 24 23 29 23 16 11 4 14 8 4 3 2 1 2 1 0 1 1 2 2 1 0 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[1]class1Average hops = 1 (1818211 samples)
traffic_manager/hop_stats_freq = [ 0 1818211 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
----------------------------END-of-Interconnect-DETAILS-------------------------

gpgpu_simulation_time = 0 days, 0 hrs, 14 min, 39 sec (879 sec)
gpgpu_simulation_rate = 421743 (inst/sec)
gpgpu_simulation_rate = 1528 (cycle/sec)

