{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1705698250619 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1705698250619 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 20 00:04:10 2024 " "Processing started: Sat Jan 20 00:04:10 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1705698250619 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698250619 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SingleCycleMipsProcessor32Bits -c SingleCycleMipsProcessor32Bits " "Command: quartus_map --read_settings_files=on --write_settings_files=off SingleCycleMipsProcessor32Bits -c SingleCycleMipsProcessor32Bits" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698250619 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1705698251004 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1705698251004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/testbenches/testbench_cla_msb.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/testbenches/testbench_cla_msb.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_cla_msb " "Found entity 1: testbench_cla_msb" {  } { { "alu/testbenches/testbench_cla_msb.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/alu/testbenches/testbench_cla_msb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705698257275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/testbenches/testbench_cla.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/testbenches/testbench_cla.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_cla " "Found entity 1: testbench_cla" {  } { { "alu/testbenches/testbench_cla.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/alu/testbenches/testbench_cla.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705698257275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/testbenches/testbench_alu_32.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/testbenches/testbench_alu_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_alu_32 " "Found entity 1: testbench_alu_32" {  } { { "alu/testbenches/testbench_alu_32.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/alu/testbenches/testbench_alu_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705698257275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/testbenches/testbench_alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/testbenches/testbench_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_alu " "Found entity 1: testbench_alu" {  } { { "alu/testbenches/testbench_alu.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/alu/testbenches/testbench_alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705698257279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/multiplexers/mux_2x1_is_subtract.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/multiplexers/mux_2x1_is_subtract.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2x1_is_subtract " "Found entity 1: mux_2x1_is_subtract" {  } { { "alu/multiplexers/mux_2x1_is_subtract.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/alu/multiplexers/mux_2x1_is_subtract.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705698257279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/multiplexers/mux_2x1_b_xor_is_subtract_4_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/multiplexers/mux_2x1_b_xor_is_subtract_4_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2x1_b_xor_is_subtract_4_bit " "Found entity 1: mux_2x1_b_xor_is_subtract_4_bit" {  } { { "alu/multiplexers/mux_2x1_b_xor_is_subtract_4_bit.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/alu/multiplexers/mux_2x1_b_xor_is_subtract_4_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705698257283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/custom_gates/custom_xor.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/custom_gates/custom_xor.v" { { "Info" "ISGN_ENTITY_NAME" "1 custom_xor " "Found entity 1: custom_xor" {  } { { "alu/custom_gates/custom_xor.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/alu/custom_gates/custom_xor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705698257283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/custom_gates/custom_or.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/custom_gates/custom_or.v" { { "Info" "ISGN_ENTITY_NAME" "1 custom_or " "Found entity 1: custom_or" {  } { { "alu/custom_gates/custom_or.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/alu/custom_gates/custom_or.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705698257283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/carry_lookahead/cll_4_input.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/carry_lookahead/cll_4_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 cll_4_input " "Found entity 1: cll_4_input" {  } { { "alu/carry_lookahead/cll_4_input.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/alu/carry_lookahead/cll_4_input.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705698257287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/carry_lookahead/cla_16_bit_msb.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/carry_lookahead/cla_16_bit_msb.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla_16_bit_msb " "Found entity 1: cla_16_bit_msb" {  } { { "alu/carry_lookahead/cla_16_bit_msb.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/alu/carry_lookahead/cla_16_bit_msb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705698257287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/carry_lookahead/cla_16_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/carry_lookahead/cla_16_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla_16_bit " "Found entity 1: cla_16_bit" {  } { { "alu/carry_lookahead/cla_16_bit.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/alu/carry_lookahead/cla_16_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705698257291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/carry_lookahead/cla_4_bit_msb.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/carry_lookahead/cla_4_bit_msb.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla_4_bit_msb " "Found entity 1: cla_4_bit_msb" {  } { { "alu/carry_lookahead/cla_4_bit_msb.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/alu/carry_lookahead/cla_4_bit_msb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705698257291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/carry_lookahead/cla_4_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/carry_lookahead/cla_4_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla_4_bit " "Found entity 1: cla_4_bit" {  } { { "alu/carry_lookahead/cla_4_bit.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/alu/carry_lookahead/cla_4_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705698257291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/arithmetic_logic_units/alu_32_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/arithmetic_logic_units/alu_32_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_32_bit " "Found entity 1: alu_32_bit" {  } { { "alu/arithmetic_logic_units/alu_32_bit.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/alu/arithmetic_logic_units/alu_32_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705698257296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/arithmetic_logic_units/alu_1_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/arithmetic_logic_units/alu_1_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_1_bit " "Found entity 1: alu_1_bit" {  } { { "alu/arithmetic_logic_units/alu_1_bit.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/alu/arithmetic_logic_units/alu_1_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705698257296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/multiplexers/mux_3x1_alu_1_bit_res.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/multiplexers/mux_3x1_alu_1_bit_res.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3x1_alu_1_bit_res " "Found entity 1: mux_3x1_alu_1_bit_res" {  } { { "alu/multiplexers/mux_3x1_alu_1_bit_res.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/alu/multiplexers/mux_3x1_alu_1_bit_res.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705698257299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/multiplexers/mux_2x1_results.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/multiplexers/mux_2x1_results.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2x1_results " "Found entity 1: mux_2x1_results" {  } { { "alu/multiplexers/mux_2x1_results.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/alu/multiplexers/mux_2x1_results.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705698257300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/zero_detection.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/zero_detection.v" { { "Info" "ISGN_ENTITY_NAME" "1 zero_detection " "Found entity 1: zero_detection" {  } { { "alu/zero_detection.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/alu/zero_detection.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705698257300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_modules/register_block.v 1 1 " "Found 1 design units, including 1 entities, in source file processor_modules/register_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_block " "Found entity 1: register_block" {  } { { "processor_modules/register_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/register_block.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705698257304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_modules/instruction_block.v 1 1 " "Found 1 design units, including 1 entities, in source file processor_modules/instruction_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_block " "Found entity 1: instruction_block" {  } { { "processor_modules/instruction_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/instruction_block.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705698257304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_modules/memory_block.v 1 1 " "Found 1 design units, including 1 entities, in source file processor_modules/memory_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_block " "Found entity 1: memory_block" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705698257308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_modules/control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file processor_modules/control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "processor_modules/control_unit.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705698257308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_modules/alu_control.v 1 1 " "Found 1 design units, including 1 entities, in source file processor_modules/alu_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_control " "Found entity 1: alu_control" {  } { { "processor_modules/alu_control.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/alu_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705698257308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_modules/sign_extend.v 1 1 " "Found 1 design units, including 1 entities, in source file processor_modules/sign_extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Found entity 1: sign_extend" {  } { { "processor_modules/sign_extend.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/sign_extend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705698257312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_modules/shift_left_2.v 1 1 " "Found 1 design units, including 1 entities, in source file processor_modules/shift_left_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_left_2 " "Found entity 1: shift_left_2" {  } { { "processor_modules/shift_left_2.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/shift_left_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705698257312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexers/mux_2_to_1_alu_ctr_select.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplexers/mux_2_to_1_alu_ctr_select.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2_to_1_alu_ctr_select " "Found entity 1: mux_2_to_1_alu_ctr_select" {  } { { "multiplexers/mux_2_to_1_alu_ctr_select.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/multiplexers/mux_2_to_1_alu_ctr_select.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705698257316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexers/mux_5_to_1_define_alu_op.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplexers/mux_5_to_1_define_alu_op.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5_to_1_define_alu_op " "Found entity 1: mux_5_to_1_define_alu_op" {  } { { "multiplexers/mux_5_to_1_define_alu_op.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/multiplexers/mux_5_to_1_define_alu_op.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705698257316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_modules/mips.v 1 1 " "Found 1 design units, including 1 entities, in source file processor_modules/mips.v" { { "Info" "ISGN_ENTITY_NAME" "1 mips " "Found entity 1: mips" {  } { { "processor_modules/mips.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/mips.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705698257320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/testbench_instruction_block.v 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/testbench_instruction_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_instruction_block " "Found entity 1: testbench_instruction_block" {  } { { "testbenches/testbench_instruction_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/testbenches/testbench_instruction_block.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705698257320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexers/mips_muxes/mux_2_to_1_write_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplexers/mips_muxes/mux_2_to_1_write_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2_to_1_write_reg " "Found entity 1: mux_2_to_1_write_reg" {  } { { "multiplexers/mips_muxes/mux_2_to_1_write_reg.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/multiplexers/mips_muxes/mux_2_to_1_write_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705698257320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexers/mips_muxes/mux_2_to_1_32_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplexers/mips_muxes/mux_2_to_1_32_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2_to_1_32_bit " "Found entity 1: mux_2_to_1_32_bit" {  } { { "multiplexers/mips_muxes/mux_2_to_1_32_bit.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/multiplexers/mips_muxes/mux_2_to_1_32_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705698257324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_modules/adder_32.v 1 1 " "Found 1 design units, including 1 entities, in source file processor_modules/adder_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_32 " "Found entity 1: adder_32" {  } { { "processor_modules/adder_32.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/adder_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705698257324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexers/mux_5_to_1_define_alu_ctr_func.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplexers/mux_5_to_1_define_alu_ctr_func.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5_to_1_define_alu_ctr_func " "Found entity 1: mux_5_to_1_define_alu_ctr_func" {  } { { "multiplexers/mux_5_to_1_define_alu_ctr_func.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/multiplexers/mux_5_to_1_define_alu_ctr_func.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705698257328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/testbench_mips.v 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/testbench_mips.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_mips " "Found entity 1: testbench_mips" {  } { { "testbenches/testbench_mips.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/testbenches/testbench_mips.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705698257328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_modules/jump_extend.v 1 1 " "Found 1 design units, including 1 entities, in source file processor_modules/jump_extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 jump_extend " "Found entity 1: jump_extend" {  } { { "processor_modules/jump_extend.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/jump_extend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705698257332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexers/mips_muxes/mux_2_to_1_reg_31.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplexers/mips_muxes/mux_2_to_1_reg_31.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2_to_1_reg_31 " "Found entity 1: mux_2_to_1_reg_31" {  } { { "multiplexers/mips_muxes/mux_2_to_1_reg_31.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/multiplexers/mips_muxes/mux_2_to_1_reg_31.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705698257332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexers/mips_muxes/mux_2_to_1_5_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplexers/mips_muxes/mux_2_to_1_5_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2_to_1_5_bit " "Found entity 1: mux_2_to_1_5_bit" {  } { { "multiplexers/mips_muxes/mux_2_to_1_5_bit.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/multiplexers/mips_muxes/mux_2_to_1_5_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705698257336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257336 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mips " "Elaborating entity \"mips\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1705698257372 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "regWrite mips.v(57) " "Verilog HDL Always Construct warning at mips.v(57): variable \"regWrite\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "processor_modules/mips.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/mips.v" 57 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1705698257372 "|mips"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "next_pc mips.v(68) " "Verilog HDL Always Construct warning at mips.v(68): variable \"next_pc\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "processor_modules/mips.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/mips.v" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1705698257372 "|mips"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pc mips.v(51) " "Verilog HDL Always Construct warning at mips.v(51): inferring latch(es) for variable \"pc\", which holds its previous value in one or more paths through the always construct" {  } { { "processor_modules/mips.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/mips.v" 51 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1705698257372 "|mips"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[0\] mips.v(51) " "Inferred latch for \"pc\[0\]\" at mips.v(51)" {  } { { "processor_modules/mips.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/mips.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257376 "|mips"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[1\] mips.v(51) " "Inferred latch for \"pc\[1\]\" at mips.v(51)" {  } { { "processor_modules/mips.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/mips.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257376 "|mips"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[2\] mips.v(51) " "Inferred latch for \"pc\[2\]\" at mips.v(51)" {  } { { "processor_modules/mips.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/mips.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257376 "|mips"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[3\] mips.v(51) " "Inferred latch for \"pc\[3\]\" at mips.v(51)" {  } { { "processor_modules/mips.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/mips.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257376 "|mips"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[4\] mips.v(51) " "Inferred latch for \"pc\[4\]\" at mips.v(51)" {  } { { "processor_modules/mips.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/mips.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257376 "|mips"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[5\] mips.v(51) " "Inferred latch for \"pc\[5\]\" at mips.v(51)" {  } { { "processor_modules/mips.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/mips.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257376 "|mips"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[6\] mips.v(51) " "Inferred latch for \"pc\[6\]\" at mips.v(51)" {  } { { "processor_modules/mips.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/mips.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257376 "|mips"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[7\] mips.v(51) " "Inferred latch for \"pc\[7\]\" at mips.v(51)" {  } { { "processor_modules/mips.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/mips.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257376 "|mips"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[8\] mips.v(51) " "Inferred latch for \"pc\[8\]\" at mips.v(51)" {  } { { "processor_modules/mips.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/mips.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257376 "|mips"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[9\] mips.v(51) " "Inferred latch for \"pc\[9\]\" at mips.v(51)" {  } { { "processor_modules/mips.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/mips.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257376 "|mips"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[10\] mips.v(51) " "Inferred latch for \"pc\[10\]\" at mips.v(51)" {  } { { "processor_modules/mips.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/mips.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257376 "|mips"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[11\] mips.v(51) " "Inferred latch for \"pc\[11\]\" at mips.v(51)" {  } { { "processor_modules/mips.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/mips.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257376 "|mips"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[12\] mips.v(51) " "Inferred latch for \"pc\[12\]\" at mips.v(51)" {  } { { "processor_modules/mips.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/mips.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257376 "|mips"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[13\] mips.v(51) " "Inferred latch for \"pc\[13\]\" at mips.v(51)" {  } { { "processor_modules/mips.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/mips.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257376 "|mips"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[14\] mips.v(51) " "Inferred latch for \"pc\[14\]\" at mips.v(51)" {  } { { "processor_modules/mips.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/mips.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257376 "|mips"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[15\] mips.v(51) " "Inferred latch for \"pc\[15\]\" at mips.v(51)" {  } { { "processor_modules/mips.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/mips.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257376 "|mips"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[16\] mips.v(51) " "Inferred latch for \"pc\[16\]\" at mips.v(51)" {  } { { "processor_modules/mips.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/mips.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257376 "|mips"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[17\] mips.v(51) " "Inferred latch for \"pc\[17\]\" at mips.v(51)" {  } { { "processor_modules/mips.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/mips.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257376 "|mips"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[18\] mips.v(51) " "Inferred latch for \"pc\[18\]\" at mips.v(51)" {  } { { "processor_modules/mips.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/mips.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257376 "|mips"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[19\] mips.v(51) " "Inferred latch for \"pc\[19\]\" at mips.v(51)" {  } { { "processor_modules/mips.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/mips.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257376 "|mips"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[20\] mips.v(51) " "Inferred latch for \"pc\[20\]\" at mips.v(51)" {  } { { "processor_modules/mips.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/mips.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257376 "|mips"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[21\] mips.v(51) " "Inferred latch for \"pc\[21\]\" at mips.v(51)" {  } { { "processor_modules/mips.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/mips.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257376 "|mips"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[22\] mips.v(51) " "Inferred latch for \"pc\[22\]\" at mips.v(51)" {  } { { "processor_modules/mips.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/mips.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257376 "|mips"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[23\] mips.v(51) " "Inferred latch for \"pc\[23\]\" at mips.v(51)" {  } { { "processor_modules/mips.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/mips.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257376 "|mips"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[24\] mips.v(51) " "Inferred latch for \"pc\[24\]\" at mips.v(51)" {  } { { "processor_modules/mips.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/mips.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257376 "|mips"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[25\] mips.v(51) " "Inferred latch for \"pc\[25\]\" at mips.v(51)" {  } { { "processor_modules/mips.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/mips.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257376 "|mips"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[26\] mips.v(51) " "Inferred latch for \"pc\[26\]\" at mips.v(51)" {  } { { "processor_modules/mips.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/mips.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257376 "|mips"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[27\] mips.v(51) " "Inferred latch for \"pc\[27\]\" at mips.v(51)" {  } { { "processor_modules/mips.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/mips.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257380 "|mips"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[28\] mips.v(51) " "Inferred latch for \"pc\[28\]\" at mips.v(51)" {  } { { "processor_modules/mips.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/mips.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257380 "|mips"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[29\] mips.v(51) " "Inferred latch for \"pc\[29\]\" at mips.v(51)" {  } { { "processor_modules/mips.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/mips.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257380 "|mips"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[30\] mips.v(51) " "Inferred latch for \"pc\[30\]\" at mips.v(51)" {  } { { "processor_modules/mips.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/mips.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257380 "|mips"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc\[31\] mips.v(51) " "Inferred latch for \"pc\[31\]\" at mips.v(51)" {  } { { "processor_modules/mips.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/mips.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257380 "|mips"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_32 adder_32:pc_add_4_adder " "Elaborating entity \"adder_32\" for hierarchy \"adder_32:pc_add_4_adder\"" {  } { { "processor_modules/mips.v" "pc_add_4_adder" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/mips.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705698257392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_32_bit adder_32:pc_add_4_adder\|alu_32_bit:alu0 " "Elaborating entity \"alu_32_bit\" for hierarchy \"adder_32:pc_add_4_adder\|alu_32_bit:alu0\"" {  } { { "processor_modules/adder_32.v" "alu0" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/adder_32.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705698257396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2x1_is_subtract adder_32:pc_add_4_adder\|alu_32_bit:alu0\|mux_2x1_is_subtract:mux0 " "Elaborating entity \"mux_2x1_is_subtract\" for hierarchy \"adder_32:pc_add_4_adder\|alu_32_bit:alu0\|mux_2x1_is_subtract:mux0\"" {  } { { "alu/arithmetic_logic_units/alu_32_bit.v" "mux0" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/alu/arithmetic_logic_units/alu_32_bit.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705698257396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla_16_bit adder_32:pc_add_4_adder\|alu_32_bit:alu0\|cla_16_bit:cla0 " "Elaborating entity \"cla_16_bit\" for hierarchy \"adder_32:pc_add_4_adder\|alu_32_bit:alu0\|cla_16_bit:cla0\"" {  } { { "alu/arithmetic_logic_units/alu_32_bit.v" "cla0" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/alu/arithmetic_logic_units/alu_32_bit.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705698257396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla_4_bit adder_32:pc_add_4_adder\|alu_32_bit:alu0\|cla_16_bit:cla0\|cla_4_bit:cla0 " "Elaborating entity \"cla_4_bit\" for hierarchy \"adder_32:pc_add_4_adder\|alu_32_bit:alu0\|cla_16_bit:cla0\|cla_4_bit:cla0\"" {  } { { "alu/carry_lookahead/cla_16_bit.v" "cla0" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/alu/carry_lookahead/cla_16_bit.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705698257396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2x1_b_xor_is_subtract_4_bit adder_32:pc_add_4_adder\|alu_32_bit:alu0\|cla_16_bit:cla0\|cla_4_bit:cla0\|mux_2x1_b_xor_is_subtract_4_bit:construct_b " "Elaborating entity \"mux_2x1_b_xor_is_subtract_4_bit\" for hierarchy \"adder_32:pc_add_4_adder\|alu_32_bit:alu0\|cla_16_bit:cla0\|cla_4_bit:cla0\|mux_2x1_b_xor_is_subtract_4_bit:construct_b\"" {  } { { "alu/carry_lookahead/cla_4_bit.v" "construct_b" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/alu/carry_lookahead/cla_4_bit.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705698257400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "custom_xor adder_32:pc_add_4_adder\|alu_32_bit:alu0\|cla_16_bit:cla0\|cla_4_bit:cla0\|mux_2x1_b_xor_is_subtract_4_bit:construct_b\|custom_xor:xor0 " "Elaborating entity \"custom_xor\" for hierarchy \"adder_32:pc_add_4_adder\|alu_32_bit:alu0\|cla_16_bit:cla0\|cla_4_bit:cla0\|mux_2x1_b_xor_is_subtract_4_bit:construct_b\|custom_xor:xor0\"" {  } { { "alu/multiplexers/mux_2x1_b_xor_is_subtract_4_bit.v" "xor0" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/alu/multiplexers/mux_2x1_b_xor_is_subtract_4_bit.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705698257400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cll_4_input adder_32:pc_add_4_adder\|alu_32_bit:alu0\|cla_16_bit:cla0\|cla_4_bit:cla0\|cll_4_input:cll0 " "Elaborating entity \"cll_4_input\" for hierarchy \"adder_32:pc_add_4_adder\|alu_32_bit:alu0\|cla_16_bit:cla0\|cla_4_bit:cla0\|cll_4_input:cll0\"" {  } { { "alu/carry_lookahead/cla_4_bit.v" "cll0" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/alu/carry_lookahead/cla_4_bit.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705698257400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_1_bit adder_32:pc_add_4_adder\|alu_32_bit:alu0\|cla_16_bit:cla0\|cla_4_bit:cla0\|alu_1_bit:alu0 " "Elaborating entity \"alu_1_bit\" for hierarchy \"adder_32:pc_add_4_adder\|alu_32_bit:alu0\|cla_16_bit:cla0\|cla_4_bit:cla0\|alu_1_bit:alu0\"" {  } { { "alu/carry_lookahead/cla_4_bit.v" "alu0" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/alu/carry_lookahead/cla_4_bit.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705698257404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "custom_or adder_32:pc_add_4_adder\|alu_32_bit:alu0\|cla_16_bit:cla0\|cla_4_bit:cla0\|alu_1_bit:alu0\|custom_or:c_or0 " "Elaborating entity \"custom_or\" for hierarchy \"adder_32:pc_add_4_adder\|alu_32_bit:alu0\|cla_16_bit:cla0\|cla_4_bit:cla0\|alu_1_bit:alu0\|custom_or:c_or0\"" {  } { { "alu/arithmetic_logic_units/alu_1_bit.v" "c_or0" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/alu/arithmetic_logic_units/alu_1_bit.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705698257404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_3x1_alu_1_bit_res adder_32:pc_add_4_adder\|alu_32_bit:alu0\|cla_16_bit:cla0\|cla_4_bit:cla0\|alu_1_bit:alu0\|mux_3x1_alu_1_bit_res:mux_3x1_alu_1_bit_res0 " "Elaborating entity \"mux_3x1_alu_1_bit_res\" for hierarchy \"adder_32:pc_add_4_adder\|alu_32_bit:alu0\|cla_16_bit:cla0\|cla_4_bit:cla0\|alu_1_bit:alu0\|mux_3x1_alu_1_bit_res:mux_3x1_alu_1_bit_res0\"" {  } { { "alu/arithmetic_logic_units/alu_1_bit.v" "mux_3x1_alu_1_bit_res0" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/alu/arithmetic_logic_units/alu_1_bit.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705698257404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla_16_bit_msb adder_32:pc_add_4_adder\|alu_32_bit:alu0\|cla_16_bit_msb:cla1 " "Elaborating entity \"cla_16_bit_msb\" for hierarchy \"adder_32:pc_add_4_adder\|alu_32_bit:alu0\|cla_16_bit_msb:cla1\"" {  } { { "alu/arithmetic_logic_units/alu_32_bit.v" "cla1" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/alu/arithmetic_logic_units/alu_32_bit.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705698257432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla_4_bit_msb adder_32:pc_add_4_adder\|alu_32_bit:alu0\|cla_16_bit_msb:cla1\|cla_4_bit_msb:cla3 " "Elaborating entity \"cla_4_bit_msb\" for hierarchy \"adder_32:pc_add_4_adder\|alu_32_bit:alu0\|cla_16_bit_msb:cla1\|cla_4_bit_msb:cla3\"" {  } { { "alu/carry_lookahead/cla_16_bit_msb.v" "cla3" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/alu/carry_lookahead/cla_16_bit_msb.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705698257456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2x1_results adder_32:pc_add_4_adder\|alu_32_bit:alu0\|mux_2x1_results:mux1 " "Elaborating entity \"mux_2x1_results\" for hierarchy \"adder_32:pc_add_4_adder\|alu_32_bit:alu0\|mux_2x1_results:mux1\"" {  } { { "alu/arithmetic_logic_units/alu_32_bit.v" "mux1" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/alu/arithmetic_logic_units/alu_32_bit.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705698257468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zero_detection adder_32:pc_add_4_adder\|alu_32_bit:alu0\|zero_detection:zero_detect " "Elaborating entity \"zero_detection\" for hierarchy \"adder_32:pc_add_4_adder\|alu_32_bit:alu0\|zero_detection:zero_detect\"" {  } { { "alu/arithmetic_logic_units/alu_32_bit.v" "zero_detect" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/alu/arithmetic_logic_units/alu_32_bit.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705698257468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jump_extend jump_extend:jext " "Elaborating entity \"jump_extend\" for hierarchy \"jump_extend:jext\"" {  } { { "processor_modules/mips.v" "jext" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/mips.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705698257468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_to_1_32_bit mux_2_to_1_32_bit:pc_or_branch_or_jump " "Elaborating entity \"mux_2_to_1_32_bit\" for hierarchy \"mux_2_to_1_32_bit:pc_or_branch_or_jump\"" {  } { { "processor_modules/mips.v" "pc_or_branch_or_jump" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/mips.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705698257472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_to_1_reg_31 mux_2_to_1_reg_31:reg31 " "Elaborating entity \"mux_2_to_1_reg_31\" for hierarchy \"mux_2_to_1_reg_31:reg31\"" {  } { { "processor_modules/mips.v" "reg31" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/mips.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705698257472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_left_2 shift_left_2:branch_shift_left_by_2 " "Elaborating entity \"shift_left_2\" for hierarchy \"shift_left_2:branch_shift_left_by_2\"" {  } { { "processor_modules/mips.v" "branch_shift_left_by_2" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/mips.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705698257472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_block instruction_block:ins_block0 " "Elaborating entity \"instruction_block\" for hierarchy \"instruction_block:ins_block0\"" {  } { { "processor_modules/mips.v" "ins_block0" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/mips.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705698257541 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instructions.data_a 0 instruction_block.v(5) " "Net \"instructions.data_a\" at instruction_block.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "processor_modules/instruction_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/instruction_block.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1705698257541 "|mips|instruction_block:ins_block0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instructions.waddr_a 0 instruction_block.v(5) " "Net \"instructions.waddr_a\" at instruction_block.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "processor_modules/instruction_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/instruction_block.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1705698257541 "|mips|instruction_block:ins_block0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instructions.we_a 0 instruction_block.v(5) " "Net \"instructions.we_a\" at instruction_block.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "processor_modules/instruction_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/instruction_block.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1705698257541 "|mips|instruction_block:ins_block0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:ctrl_unit0 " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:ctrl_unit0\"" {  } { { "processor_modules/mips.v" "ctrl_unit0" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/mips.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705698257545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5_to_1_define_alu_op control_unit:ctrl_unit0\|mux_5_to_1_define_alu_op:mux0 " "Elaborating entity \"mux_5_to_1_define_alu_op\" for hierarchy \"control_unit:ctrl_unit0\|mux_5_to_1_define_alu_op:mux0\"" {  } { { "processor_modules/control_unit.v" "mux0" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/control_unit.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705698257545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend sign_extend:sign_ext0 " "Elaborating entity \"sign_extend\" for hierarchy \"sign_extend:sign_ext0\"" {  } { { "processor_modules/mips.v" "sign_ext0" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/mips.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705698257545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_control alu_control:alu_ctrl0 " "Elaborating entity \"alu_control\" for hierarchy \"alu_control:alu_ctrl0\"" {  } { { "processor_modules/mips.v" "alu_ctrl0" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/mips.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705698257549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5_to_1_define_alu_ctr_func alu_control:alu_ctrl0\|mux_5_to_1_define_alu_ctr_func:mux1 " "Elaborating entity \"mux_5_to_1_define_alu_ctr_func\" for hierarchy \"alu_control:alu_ctrl0\|mux_5_to_1_define_alu_ctr_func:mux1\"" {  } { { "processor_modules/alu_control.v" "mux1" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/alu_control.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705698257549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_to_1_alu_ctr_select alu_control:alu_ctrl0\|mux_2_to_1_alu_ctr_select:mux0 " "Elaborating entity \"mux_2_to_1_alu_ctr_select\" for hierarchy \"alu_control:alu_ctrl0\|mux_2_to_1_alu_ctr_select:mux0\"" {  } { { "processor_modules/alu_control.v" "mux0" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/alu_control.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705698257549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_to_1_5_bit mux_2_to_1_5_bit:mux0 " "Elaborating entity \"mux_2_to_1_5_bit\" for hierarchy \"mux_2_to_1_5_bit:mux0\"" {  } { { "processor_modules/mips.v" "mux0" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/mips.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705698257553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_block register_block:reg_block0 " "Elaborating entity \"register_block\" for hierarchy \"register_block:reg_block0\"" {  } { { "processor_modules/mips.v" "reg_block0" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/mips.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705698257553 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "write_data register_block.v(24) " "Verilog HDL Always Construct warning at register_block.v(24): variable \"write_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "processor_modules/register_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/register_block.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1705698257553 "|mips|register_block:reg_block0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "write_reg register_block.v(24) " "Verilog HDL Always Construct warning at register_block.v(24): variable \"write_reg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "processor_modules/register_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/register_block.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1705698257553 "|mips|register_block:reg_block0"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "register_block.v(25) " "Verilog HDL warning at register_block.v(25): ignoring unsupported system task" {  } { { "processor_modules/register_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/register_block.v" 25 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1705698257553 "|mips|register_block:reg_block0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_block memory_block:mem_block0 " "Elaborating entity \"memory_block\" for hierarchy \"memory_block:mem_block0\"" {  } { { "processor_modules/mips.v" "mem_block0" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/mips.v" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705698257609 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "1024 0 63 memory_block.v(13) " "Verilog HDL warning at memory_block.v(13): number of words (1024) in memory file does not match the number of elements in the address range \[0:63\]" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 13 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1705698257629 "|mips|memory_block:mem_block0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "read_data memory_block.v(16) " "Verilog HDL Always Construct warning at memory_block.v(16): inferring latch(es) for variable \"read_data\", which holds its previous value in one or more paths through the always construct" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1705698257629 "|mips|memory_block:mem_block0"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "memory_block.v(47) " "Verilog HDL warning at memory_block.v(47): ignoring unsupported system task" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 47 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1705698257629 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[0\] memory_block.v(37) " "Inferred latch for \"memory\[0\]\[0\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257629 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[1\] memory_block.v(37) " "Inferred latch for \"memory\[0\]\[1\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257629 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[2\] memory_block.v(37) " "Inferred latch for \"memory\[0\]\[2\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257629 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[3\] memory_block.v(37) " "Inferred latch for \"memory\[0\]\[3\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257629 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[4\] memory_block.v(37) " "Inferred latch for \"memory\[0\]\[4\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257629 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[5\] memory_block.v(37) " "Inferred latch for \"memory\[0\]\[5\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257629 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[6\] memory_block.v(37) " "Inferred latch for \"memory\[0\]\[6\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257629 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[7\] memory_block.v(37) " "Inferred latch for \"memory\[0\]\[7\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257629 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[8\] memory_block.v(37) " "Inferred latch for \"memory\[0\]\[8\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257629 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[9\] memory_block.v(37) " "Inferred latch for \"memory\[0\]\[9\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257629 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[10\] memory_block.v(37) " "Inferred latch for \"memory\[0\]\[10\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257629 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[11\] memory_block.v(37) " "Inferred latch for \"memory\[0\]\[11\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257629 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[12\] memory_block.v(37) " "Inferred latch for \"memory\[0\]\[12\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257629 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[13\] memory_block.v(37) " "Inferred latch for \"memory\[0\]\[13\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257629 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[14\] memory_block.v(37) " "Inferred latch for \"memory\[0\]\[14\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257629 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[15\] memory_block.v(37) " "Inferred latch for \"memory\[0\]\[15\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257629 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[16\] memory_block.v(37) " "Inferred latch for \"memory\[0\]\[16\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257629 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[17\] memory_block.v(37) " "Inferred latch for \"memory\[0\]\[17\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257629 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[18\] memory_block.v(37) " "Inferred latch for \"memory\[0\]\[18\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257629 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[19\] memory_block.v(37) " "Inferred latch for \"memory\[0\]\[19\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257629 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[20\] memory_block.v(37) " "Inferred latch for \"memory\[0\]\[20\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257629 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[21\] memory_block.v(37) " "Inferred latch for \"memory\[0\]\[21\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257629 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[22\] memory_block.v(37) " "Inferred latch for \"memory\[0\]\[22\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257629 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[23\] memory_block.v(37) " "Inferred latch for \"memory\[0\]\[23\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257629 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[24\] memory_block.v(37) " "Inferred latch for \"memory\[0\]\[24\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257629 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[25\] memory_block.v(37) " "Inferred latch for \"memory\[0\]\[25\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257629 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[26\] memory_block.v(37) " "Inferred latch for \"memory\[0\]\[26\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257629 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[27\] memory_block.v(37) " "Inferred latch for \"memory\[0\]\[27\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257629 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[28\] memory_block.v(37) " "Inferred latch for \"memory\[0\]\[28\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257629 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[29\] memory_block.v(37) " "Inferred latch for \"memory\[0\]\[29\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257629 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[30\] memory_block.v(37) " "Inferred latch for \"memory\[0\]\[30\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257629 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[0\]\[31\] memory_block.v(37) " "Inferred latch for \"memory\[0\]\[31\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257629 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[0\] memory_block.v(37) " "Inferred latch for \"memory\[1\]\[0\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257629 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[1\] memory_block.v(37) " "Inferred latch for \"memory\[1\]\[1\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257629 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[2\] memory_block.v(37) " "Inferred latch for \"memory\[1\]\[2\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257629 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[3\] memory_block.v(37) " "Inferred latch for \"memory\[1\]\[3\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257629 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[4\] memory_block.v(37) " "Inferred latch for \"memory\[1\]\[4\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257629 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[5\] memory_block.v(37) " "Inferred latch for \"memory\[1\]\[5\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257629 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[6\] memory_block.v(37) " "Inferred latch for \"memory\[1\]\[6\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257629 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[7\] memory_block.v(37) " "Inferred latch for \"memory\[1\]\[7\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257629 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[8\] memory_block.v(37) " "Inferred latch for \"memory\[1\]\[8\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257629 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[9\] memory_block.v(37) " "Inferred latch for \"memory\[1\]\[9\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257629 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[10\] memory_block.v(37) " "Inferred latch for \"memory\[1\]\[10\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257629 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[11\] memory_block.v(37) " "Inferred latch for \"memory\[1\]\[11\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257629 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[12\] memory_block.v(37) " "Inferred latch for \"memory\[1\]\[12\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257629 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[13\] memory_block.v(37) " "Inferred latch for \"memory\[1\]\[13\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257629 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[14\] memory_block.v(37) " "Inferred latch for \"memory\[1\]\[14\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257629 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[15\] memory_block.v(37) " "Inferred latch for \"memory\[1\]\[15\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257629 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[16\] memory_block.v(37) " "Inferred latch for \"memory\[1\]\[16\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257629 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[17\] memory_block.v(37) " "Inferred latch for \"memory\[1\]\[17\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257629 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[18\] memory_block.v(37) " "Inferred latch for \"memory\[1\]\[18\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257629 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[19\] memory_block.v(37) " "Inferred latch for \"memory\[1\]\[19\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257629 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[20\] memory_block.v(37) " "Inferred latch for \"memory\[1\]\[20\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257629 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[21\] memory_block.v(37) " "Inferred latch for \"memory\[1\]\[21\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257629 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[22\] memory_block.v(37) " "Inferred latch for \"memory\[1\]\[22\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257629 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[23\] memory_block.v(37) " "Inferred latch for \"memory\[1\]\[23\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257629 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[24\] memory_block.v(37) " "Inferred latch for \"memory\[1\]\[24\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257629 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[25\] memory_block.v(37) " "Inferred latch for \"memory\[1\]\[25\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257629 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[26\] memory_block.v(37) " "Inferred latch for \"memory\[1\]\[26\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257629 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[27\] memory_block.v(37) " "Inferred latch for \"memory\[1\]\[27\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257629 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[28\] memory_block.v(37) " "Inferred latch for \"memory\[1\]\[28\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257629 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[29\] memory_block.v(37) " "Inferred latch for \"memory\[1\]\[29\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257629 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[30\] memory_block.v(37) " "Inferred latch for \"memory\[1\]\[30\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257629 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[1\]\[31\] memory_block.v(37) " "Inferred latch for \"memory\[1\]\[31\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257629 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[0\] memory_block.v(37) " "Inferred latch for \"memory\[2\]\[0\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257629 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[1\] memory_block.v(37) " "Inferred latch for \"memory\[2\]\[1\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257629 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[2\] memory_block.v(37) " "Inferred latch for \"memory\[2\]\[2\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257629 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[3\] memory_block.v(37) " "Inferred latch for \"memory\[2\]\[3\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257629 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[4\] memory_block.v(37) " "Inferred latch for \"memory\[2\]\[4\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257629 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[5\] memory_block.v(37) " "Inferred latch for \"memory\[2\]\[5\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257629 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[6\] memory_block.v(37) " "Inferred latch for \"memory\[2\]\[6\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257629 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[7\] memory_block.v(37) " "Inferred latch for \"memory\[2\]\[7\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257629 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[8\] memory_block.v(37) " "Inferred latch for \"memory\[2\]\[8\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257629 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[9\] memory_block.v(37) " "Inferred latch for \"memory\[2\]\[9\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257629 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[10\] memory_block.v(37) " "Inferred latch for \"memory\[2\]\[10\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257629 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[11\] memory_block.v(37) " "Inferred latch for \"memory\[2\]\[11\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257629 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[12\] memory_block.v(37) " "Inferred latch for \"memory\[2\]\[12\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257629 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[13\] memory_block.v(37) " "Inferred latch for \"memory\[2\]\[13\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257629 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[14\] memory_block.v(37) " "Inferred latch for \"memory\[2\]\[14\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257629 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[15\] memory_block.v(37) " "Inferred latch for \"memory\[2\]\[15\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257629 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[16\] memory_block.v(37) " "Inferred latch for \"memory\[2\]\[16\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257629 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[17\] memory_block.v(37) " "Inferred latch for \"memory\[2\]\[17\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257629 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[18\] memory_block.v(37) " "Inferred latch for \"memory\[2\]\[18\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257629 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[19\] memory_block.v(37) " "Inferred latch for \"memory\[2\]\[19\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257629 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[20\] memory_block.v(37) " "Inferred latch for \"memory\[2\]\[20\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257629 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[21\] memory_block.v(37) " "Inferred latch for \"memory\[2\]\[21\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257629 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[22\] memory_block.v(37) " "Inferred latch for \"memory\[2\]\[22\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257629 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[23\] memory_block.v(37) " "Inferred latch for \"memory\[2\]\[23\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257629 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[24\] memory_block.v(37) " "Inferred latch for \"memory\[2\]\[24\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257629 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[25\] memory_block.v(37) " "Inferred latch for \"memory\[2\]\[25\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257629 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[26\] memory_block.v(37) " "Inferred latch for \"memory\[2\]\[26\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257629 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[27\] memory_block.v(37) " "Inferred latch for \"memory\[2\]\[27\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257629 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[28\] memory_block.v(37) " "Inferred latch for \"memory\[2\]\[28\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257629 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[29\] memory_block.v(37) " "Inferred latch for \"memory\[2\]\[29\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257629 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[30\] memory_block.v(37) " "Inferred latch for \"memory\[2\]\[30\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257629 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[2\]\[31\] memory_block.v(37) " "Inferred latch for \"memory\[2\]\[31\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257629 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[0\] memory_block.v(37) " "Inferred latch for \"memory\[3\]\[0\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257629 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[1\] memory_block.v(37) " "Inferred latch for \"memory\[3\]\[1\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257629 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[2\] memory_block.v(37) " "Inferred latch for \"memory\[3\]\[2\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257629 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[3\] memory_block.v(37) " "Inferred latch for \"memory\[3\]\[3\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257629 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[4\] memory_block.v(37) " "Inferred latch for \"memory\[3\]\[4\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257629 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[5\] memory_block.v(37) " "Inferred latch for \"memory\[3\]\[5\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257629 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[6\] memory_block.v(37) " "Inferred latch for \"memory\[3\]\[6\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257629 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[7\] memory_block.v(37) " "Inferred latch for \"memory\[3\]\[7\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257629 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[8\] memory_block.v(37) " "Inferred latch for \"memory\[3\]\[8\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257629 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[9\] memory_block.v(37) " "Inferred latch for \"memory\[3\]\[9\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257629 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[10\] memory_block.v(37) " "Inferred latch for \"memory\[3\]\[10\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257629 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[11\] memory_block.v(37) " "Inferred latch for \"memory\[3\]\[11\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257629 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[12\] memory_block.v(37) " "Inferred latch for \"memory\[3\]\[12\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257629 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[13\] memory_block.v(37) " "Inferred latch for \"memory\[3\]\[13\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257629 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[14\] memory_block.v(37) " "Inferred latch for \"memory\[3\]\[14\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257629 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[15\] memory_block.v(37) " "Inferred latch for \"memory\[3\]\[15\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257629 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[16\] memory_block.v(37) " "Inferred latch for \"memory\[3\]\[16\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257629 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[17\] memory_block.v(37) " "Inferred latch for \"memory\[3\]\[17\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257629 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[18\] memory_block.v(37) " "Inferred latch for \"memory\[3\]\[18\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257629 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[19\] memory_block.v(37) " "Inferred latch for \"memory\[3\]\[19\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257629 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[20\] memory_block.v(37) " "Inferred latch for \"memory\[3\]\[20\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257629 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[21\] memory_block.v(37) " "Inferred latch for \"memory\[3\]\[21\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257629 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[22\] memory_block.v(37) " "Inferred latch for \"memory\[3\]\[22\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[23\] memory_block.v(37) " "Inferred latch for \"memory\[3\]\[23\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[24\] memory_block.v(37) " "Inferred latch for \"memory\[3\]\[24\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[25\] memory_block.v(37) " "Inferred latch for \"memory\[3\]\[25\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[26\] memory_block.v(37) " "Inferred latch for \"memory\[3\]\[26\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[27\] memory_block.v(37) " "Inferred latch for \"memory\[3\]\[27\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[28\] memory_block.v(37) " "Inferred latch for \"memory\[3\]\[28\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[29\] memory_block.v(37) " "Inferred latch for \"memory\[3\]\[29\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[30\] memory_block.v(37) " "Inferred latch for \"memory\[3\]\[30\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[3\]\[31\] memory_block.v(37) " "Inferred latch for \"memory\[3\]\[31\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[0\] memory_block.v(37) " "Inferred latch for \"memory\[4\]\[0\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[1\] memory_block.v(37) " "Inferred latch for \"memory\[4\]\[1\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[2\] memory_block.v(37) " "Inferred latch for \"memory\[4\]\[2\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[3\] memory_block.v(37) " "Inferred latch for \"memory\[4\]\[3\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[4\] memory_block.v(37) " "Inferred latch for \"memory\[4\]\[4\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[5\] memory_block.v(37) " "Inferred latch for \"memory\[4\]\[5\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[6\] memory_block.v(37) " "Inferred latch for \"memory\[4\]\[6\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[7\] memory_block.v(37) " "Inferred latch for \"memory\[4\]\[7\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[8\] memory_block.v(37) " "Inferred latch for \"memory\[4\]\[8\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[9\] memory_block.v(37) " "Inferred latch for \"memory\[4\]\[9\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[10\] memory_block.v(37) " "Inferred latch for \"memory\[4\]\[10\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[11\] memory_block.v(37) " "Inferred latch for \"memory\[4\]\[11\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[12\] memory_block.v(37) " "Inferred latch for \"memory\[4\]\[12\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[13\] memory_block.v(37) " "Inferred latch for \"memory\[4\]\[13\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[14\] memory_block.v(37) " "Inferred latch for \"memory\[4\]\[14\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[15\] memory_block.v(37) " "Inferred latch for \"memory\[4\]\[15\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[16\] memory_block.v(37) " "Inferred latch for \"memory\[4\]\[16\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[17\] memory_block.v(37) " "Inferred latch for \"memory\[4\]\[17\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[18\] memory_block.v(37) " "Inferred latch for \"memory\[4\]\[18\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[19\] memory_block.v(37) " "Inferred latch for \"memory\[4\]\[19\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[20\] memory_block.v(37) " "Inferred latch for \"memory\[4\]\[20\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[21\] memory_block.v(37) " "Inferred latch for \"memory\[4\]\[21\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[22\] memory_block.v(37) " "Inferred latch for \"memory\[4\]\[22\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[23\] memory_block.v(37) " "Inferred latch for \"memory\[4\]\[23\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[24\] memory_block.v(37) " "Inferred latch for \"memory\[4\]\[24\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[25\] memory_block.v(37) " "Inferred latch for \"memory\[4\]\[25\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[26\] memory_block.v(37) " "Inferred latch for \"memory\[4\]\[26\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[27\] memory_block.v(37) " "Inferred latch for \"memory\[4\]\[27\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[28\] memory_block.v(37) " "Inferred latch for \"memory\[4\]\[28\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[29\] memory_block.v(37) " "Inferred latch for \"memory\[4\]\[29\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[30\] memory_block.v(37) " "Inferred latch for \"memory\[4\]\[30\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[4\]\[31\] memory_block.v(37) " "Inferred latch for \"memory\[4\]\[31\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[0\] memory_block.v(37) " "Inferred latch for \"memory\[5\]\[0\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[1\] memory_block.v(37) " "Inferred latch for \"memory\[5\]\[1\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[2\] memory_block.v(37) " "Inferred latch for \"memory\[5\]\[2\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[3\] memory_block.v(37) " "Inferred latch for \"memory\[5\]\[3\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[4\] memory_block.v(37) " "Inferred latch for \"memory\[5\]\[4\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[5\] memory_block.v(37) " "Inferred latch for \"memory\[5\]\[5\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[6\] memory_block.v(37) " "Inferred latch for \"memory\[5\]\[6\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[7\] memory_block.v(37) " "Inferred latch for \"memory\[5\]\[7\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[8\] memory_block.v(37) " "Inferred latch for \"memory\[5\]\[8\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[9\] memory_block.v(37) " "Inferred latch for \"memory\[5\]\[9\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[10\] memory_block.v(37) " "Inferred latch for \"memory\[5\]\[10\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[11\] memory_block.v(37) " "Inferred latch for \"memory\[5\]\[11\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[12\] memory_block.v(37) " "Inferred latch for \"memory\[5\]\[12\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[13\] memory_block.v(37) " "Inferred latch for \"memory\[5\]\[13\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[14\] memory_block.v(37) " "Inferred latch for \"memory\[5\]\[14\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[15\] memory_block.v(37) " "Inferred latch for \"memory\[5\]\[15\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[16\] memory_block.v(37) " "Inferred latch for \"memory\[5\]\[16\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[17\] memory_block.v(37) " "Inferred latch for \"memory\[5\]\[17\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[18\] memory_block.v(37) " "Inferred latch for \"memory\[5\]\[18\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[19\] memory_block.v(37) " "Inferred latch for \"memory\[5\]\[19\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[20\] memory_block.v(37) " "Inferred latch for \"memory\[5\]\[20\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[21\] memory_block.v(37) " "Inferred latch for \"memory\[5\]\[21\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[22\] memory_block.v(37) " "Inferred latch for \"memory\[5\]\[22\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[23\] memory_block.v(37) " "Inferred latch for \"memory\[5\]\[23\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[24\] memory_block.v(37) " "Inferred latch for \"memory\[5\]\[24\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[25\] memory_block.v(37) " "Inferred latch for \"memory\[5\]\[25\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[26\] memory_block.v(37) " "Inferred latch for \"memory\[5\]\[26\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[27\] memory_block.v(37) " "Inferred latch for \"memory\[5\]\[27\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[28\] memory_block.v(37) " "Inferred latch for \"memory\[5\]\[28\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[29\] memory_block.v(37) " "Inferred latch for \"memory\[5\]\[29\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[30\] memory_block.v(37) " "Inferred latch for \"memory\[5\]\[30\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[5\]\[31\] memory_block.v(37) " "Inferred latch for \"memory\[5\]\[31\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[0\] memory_block.v(37) " "Inferred latch for \"memory\[6\]\[0\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[1\] memory_block.v(37) " "Inferred latch for \"memory\[6\]\[1\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[2\] memory_block.v(37) " "Inferred latch for \"memory\[6\]\[2\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[3\] memory_block.v(37) " "Inferred latch for \"memory\[6\]\[3\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[4\] memory_block.v(37) " "Inferred latch for \"memory\[6\]\[4\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[5\] memory_block.v(37) " "Inferred latch for \"memory\[6\]\[5\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[6\] memory_block.v(37) " "Inferred latch for \"memory\[6\]\[6\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[7\] memory_block.v(37) " "Inferred latch for \"memory\[6\]\[7\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[8\] memory_block.v(37) " "Inferred latch for \"memory\[6\]\[8\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[9\] memory_block.v(37) " "Inferred latch for \"memory\[6\]\[9\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[10\] memory_block.v(37) " "Inferred latch for \"memory\[6\]\[10\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[11\] memory_block.v(37) " "Inferred latch for \"memory\[6\]\[11\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[12\] memory_block.v(37) " "Inferred latch for \"memory\[6\]\[12\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[13\] memory_block.v(37) " "Inferred latch for \"memory\[6\]\[13\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[14\] memory_block.v(37) " "Inferred latch for \"memory\[6\]\[14\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[15\] memory_block.v(37) " "Inferred latch for \"memory\[6\]\[15\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[16\] memory_block.v(37) " "Inferred latch for \"memory\[6\]\[16\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[17\] memory_block.v(37) " "Inferred latch for \"memory\[6\]\[17\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[18\] memory_block.v(37) " "Inferred latch for \"memory\[6\]\[18\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[19\] memory_block.v(37) " "Inferred latch for \"memory\[6\]\[19\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[20\] memory_block.v(37) " "Inferred latch for \"memory\[6\]\[20\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[21\] memory_block.v(37) " "Inferred latch for \"memory\[6\]\[21\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[22\] memory_block.v(37) " "Inferred latch for \"memory\[6\]\[22\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[23\] memory_block.v(37) " "Inferred latch for \"memory\[6\]\[23\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[24\] memory_block.v(37) " "Inferred latch for \"memory\[6\]\[24\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[25\] memory_block.v(37) " "Inferred latch for \"memory\[6\]\[25\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[26\] memory_block.v(37) " "Inferred latch for \"memory\[6\]\[26\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[27\] memory_block.v(37) " "Inferred latch for \"memory\[6\]\[27\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[28\] memory_block.v(37) " "Inferred latch for \"memory\[6\]\[28\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[29\] memory_block.v(37) " "Inferred latch for \"memory\[6\]\[29\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[30\] memory_block.v(37) " "Inferred latch for \"memory\[6\]\[30\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[6\]\[31\] memory_block.v(37) " "Inferred latch for \"memory\[6\]\[31\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[0\] memory_block.v(37) " "Inferred latch for \"memory\[7\]\[0\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[1\] memory_block.v(37) " "Inferred latch for \"memory\[7\]\[1\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[2\] memory_block.v(37) " "Inferred latch for \"memory\[7\]\[2\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[3\] memory_block.v(37) " "Inferred latch for \"memory\[7\]\[3\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[4\] memory_block.v(37) " "Inferred latch for \"memory\[7\]\[4\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[5\] memory_block.v(37) " "Inferred latch for \"memory\[7\]\[5\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[6\] memory_block.v(37) " "Inferred latch for \"memory\[7\]\[6\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[7\] memory_block.v(37) " "Inferred latch for \"memory\[7\]\[7\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[8\] memory_block.v(37) " "Inferred latch for \"memory\[7\]\[8\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[9\] memory_block.v(37) " "Inferred latch for \"memory\[7\]\[9\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[10\] memory_block.v(37) " "Inferred latch for \"memory\[7\]\[10\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[11\] memory_block.v(37) " "Inferred latch for \"memory\[7\]\[11\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[12\] memory_block.v(37) " "Inferred latch for \"memory\[7\]\[12\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[13\] memory_block.v(37) " "Inferred latch for \"memory\[7\]\[13\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[14\] memory_block.v(37) " "Inferred latch for \"memory\[7\]\[14\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[15\] memory_block.v(37) " "Inferred latch for \"memory\[7\]\[15\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[16\] memory_block.v(37) " "Inferred latch for \"memory\[7\]\[16\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[17\] memory_block.v(37) " "Inferred latch for \"memory\[7\]\[17\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[18\] memory_block.v(37) " "Inferred latch for \"memory\[7\]\[18\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[19\] memory_block.v(37) " "Inferred latch for \"memory\[7\]\[19\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[20\] memory_block.v(37) " "Inferred latch for \"memory\[7\]\[20\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[21\] memory_block.v(37) " "Inferred latch for \"memory\[7\]\[21\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[22\] memory_block.v(37) " "Inferred latch for \"memory\[7\]\[22\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[23\] memory_block.v(37) " "Inferred latch for \"memory\[7\]\[23\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[24\] memory_block.v(37) " "Inferred latch for \"memory\[7\]\[24\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[25\] memory_block.v(37) " "Inferred latch for \"memory\[7\]\[25\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[26\] memory_block.v(37) " "Inferred latch for \"memory\[7\]\[26\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[27\] memory_block.v(37) " "Inferred latch for \"memory\[7\]\[27\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[28\] memory_block.v(37) " "Inferred latch for \"memory\[7\]\[28\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[29\] memory_block.v(37) " "Inferred latch for \"memory\[7\]\[29\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[30\] memory_block.v(37) " "Inferred latch for \"memory\[7\]\[30\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[7\]\[31\] memory_block.v(37) " "Inferred latch for \"memory\[7\]\[31\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[0\] memory_block.v(37) " "Inferred latch for \"memory\[8\]\[0\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[1\] memory_block.v(37) " "Inferred latch for \"memory\[8\]\[1\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[2\] memory_block.v(37) " "Inferred latch for \"memory\[8\]\[2\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[3\] memory_block.v(37) " "Inferred latch for \"memory\[8\]\[3\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[4\] memory_block.v(37) " "Inferred latch for \"memory\[8\]\[4\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[5\] memory_block.v(37) " "Inferred latch for \"memory\[8\]\[5\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[6\] memory_block.v(37) " "Inferred latch for \"memory\[8\]\[6\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[7\] memory_block.v(37) " "Inferred latch for \"memory\[8\]\[7\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[8\] memory_block.v(37) " "Inferred latch for \"memory\[8\]\[8\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[9\] memory_block.v(37) " "Inferred latch for \"memory\[8\]\[9\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[10\] memory_block.v(37) " "Inferred latch for \"memory\[8\]\[10\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[11\] memory_block.v(37) " "Inferred latch for \"memory\[8\]\[11\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[12\] memory_block.v(37) " "Inferred latch for \"memory\[8\]\[12\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[13\] memory_block.v(37) " "Inferred latch for \"memory\[8\]\[13\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257633 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[14\] memory_block.v(37) " "Inferred latch for \"memory\[8\]\[14\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[15\] memory_block.v(37) " "Inferred latch for \"memory\[8\]\[15\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[16\] memory_block.v(37) " "Inferred latch for \"memory\[8\]\[16\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[17\] memory_block.v(37) " "Inferred latch for \"memory\[8\]\[17\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[18\] memory_block.v(37) " "Inferred latch for \"memory\[8\]\[18\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[19\] memory_block.v(37) " "Inferred latch for \"memory\[8\]\[19\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[20\] memory_block.v(37) " "Inferred latch for \"memory\[8\]\[20\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[21\] memory_block.v(37) " "Inferred latch for \"memory\[8\]\[21\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[22\] memory_block.v(37) " "Inferred latch for \"memory\[8\]\[22\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[23\] memory_block.v(37) " "Inferred latch for \"memory\[8\]\[23\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[24\] memory_block.v(37) " "Inferred latch for \"memory\[8\]\[24\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[25\] memory_block.v(37) " "Inferred latch for \"memory\[8\]\[25\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[26\] memory_block.v(37) " "Inferred latch for \"memory\[8\]\[26\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[27\] memory_block.v(37) " "Inferred latch for \"memory\[8\]\[27\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[28\] memory_block.v(37) " "Inferred latch for \"memory\[8\]\[28\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[29\] memory_block.v(37) " "Inferred latch for \"memory\[8\]\[29\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[30\] memory_block.v(37) " "Inferred latch for \"memory\[8\]\[30\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[8\]\[31\] memory_block.v(37) " "Inferred latch for \"memory\[8\]\[31\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[0\] memory_block.v(37) " "Inferred latch for \"memory\[9\]\[0\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[1\] memory_block.v(37) " "Inferred latch for \"memory\[9\]\[1\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[2\] memory_block.v(37) " "Inferred latch for \"memory\[9\]\[2\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[3\] memory_block.v(37) " "Inferred latch for \"memory\[9\]\[3\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[4\] memory_block.v(37) " "Inferred latch for \"memory\[9\]\[4\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[5\] memory_block.v(37) " "Inferred latch for \"memory\[9\]\[5\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[6\] memory_block.v(37) " "Inferred latch for \"memory\[9\]\[6\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[7\] memory_block.v(37) " "Inferred latch for \"memory\[9\]\[7\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[8\] memory_block.v(37) " "Inferred latch for \"memory\[9\]\[8\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[9\] memory_block.v(37) " "Inferred latch for \"memory\[9\]\[9\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[10\] memory_block.v(37) " "Inferred latch for \"memory\[9\]\[10\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[11\] memory_block.v(37) " "Inferred latch for \"memory\[9\]\[11\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[12\] memory_block.v(37) " "Inferred latch for \"memory\[9\]\[12\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[13\] memory_block.v(37) " "Inferred latch for \"memory\[9\]\[13\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[14\] memory_block.v(37) " "Inferred latch for \"memory\[9\]\[14\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[15\] memory_block.v(37) " "Inferred latch for \"memory\[9\]\[15\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[16\] memory_block.v(37) " "Inferred latch for \"memory\[9\]\[16\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[17\] memory_block.v(37) " "Inferred latch for \"memory\[9\]\[17\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[18\] memory_block.v(37) " "Inferred latch for \"memory\[9\]\[18\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[19\] memory_block.v(37) " "Inferred latch for \"memory\[9\]\[19\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[20\] memory_block.v(37) " "Inferred latch for \"memory\[9\]\[20\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[21\] memory_block.v(37) " "Inferred latch for \"memory\[9\]\[21\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[22\] memory_block.v(37) " "Inferred latch for \"memory\[9\]\[22\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[23\] memory_block.v(37) " "Inferred latch for \"memory\[9\]\[23\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[24\] memory_block.v(37) " "Inferred latch for \"memory\[9\]\[24\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[25\] memory_block.v(37) " "Inferred latch for \"memory\[9\]\[25\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[26\] memory_block.v(37) " "Inferred latch for \"memory\[9\]\[26\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[27\] memory_block.v(37) " "Inferred latch for \"memory\[9\]\[27\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[28\] memory_block.v(37) " "Inferred latch for \"memory\[9\]\[28\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[29\] memory_block.v(37) " "Inferred latch for \"memory\[9\]\[29\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[30\] memory_block.v(37) " "Inferred latch for \"memory\[9\]\[30\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[9\]\[31\] memory_block.v(37) " "Inferred latch for \"memory\[9\]\[31\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[0\] memory_block.v(37) " "Inferred latch for \"memory\[10\]\[0\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[1\] memory_block.v(37) " "Inferred latch for \"memory\[10\]\[1\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[2\] memory_block.v(37) " "Inferred latch for \"memory\[10\]\[2\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[3\] memory_block.v(37) " "Inferred latch for \"memory\[10\]\[3\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[4\] memory_block.v(37) " "Inferred latch for \"memory\[10\]\[4\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[5\] memory_block.v(37) " "Inferred latch for \"memory\[10\]\[5\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[6\] memory_block.v(37) " "Inferred latch for \"memory\[10\]\[6\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[7\] memory_block.v(37) " "Inferred latch for \"memory\[10\]\[7\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[8\] memory_block.v(37) " "Inferred latch for \"memory\[10\]\[8\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[9\] memory_block.v(37) " "Inferred latch for \"memory\[10\]\[9\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[10\] memory_block.v(37) " "Inferred latch for \"memory\[10\]\[10\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[11\] memory_block.v(37) " "Inferred latch for \"memory\[10\]\[11\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[12\] memory_block.v(37) " "Inferred latch for \"memory\[10\]\[12\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[13\] memory_block.v(37) " "Inferred latch for \"memory\[10\]\[13\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[14\] memory_block.v(37) " "Inferred latch for \"memory\[10\]\[14\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[15\] memory_block.v(37) " "Inferred latch for \"memory\[10\]\[15\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[16\] memory_block.v(37) " "Inferred latch for \"memory\[10\]\[16\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[17\] memory_block.v(37) " "Inferred latch for \"memory\[10\]\[17\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[18\] memory_block.v(37) " "Inferred latch for \"memory\[10\]\[18\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[19\] memory_block.v(37) " "Inferred latch for \"memory\[10\]\[19\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[20\] memory_block.v(37) " "Inferred latch for \"memory\[10\]\[20\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[21\] memory_block.v(37) " "Inferred latch for \"memory\[10\]\[21\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[22\] memory_block.v(37) " "Inferred latch for \"memory\[10\]\[22\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[23\] memory_block.v(37) " "Inferred latch for \"memory\[10\]\[23\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[24\] memory_block.v(37) " "Inferred latch for \"memory\[10\]\[24\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[25\] memory_block.v(37) " "Inferred latch for \"memory\[10\]\[25\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[26\] memory_block.v(37) " "Inferred latch for \"memory\[10\]\[26\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[27\] memory_block.v(37) " "Inferred latch for \"memory\[10\]\[27\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[28\] memory_block.v(37) " "Inferred latch for \"memory\[10\]\[28\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[29\] memory_block.v(37) " "Inferred latch for \"memory\[10\]\[29\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[30\] memory_block.v(37) " "Inferred latch for \"memory\[10\]\[30\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[10\]\[31\] memory_block.v(37) " "Inferred latch for \"memory\[10\]\[31\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[0\] memory_block.v(37) " "Inferred latch for \"memory\[11\]\[0\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[1\] memory_block.v(37) " "Inferred latch for \"memory\[11\]\[1\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[2\] memory_block.v(37) " "Inferred latch for \"memory\[11\]\[2\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[3\] memory_block.v(37) " "Inferred latch for \"memory\[11\]\[3\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[4\] memory_block.v(37) " "Inferred latch for \"memory\[11\]\[4\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[5\] memory_block.v(37) " "Inferred latch for \"memory\[11\]\[5\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[6\] memory_block.v(37) " "Inferred latch for \"memory\[11\]\[6\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[7\] memory_block.v(37) " "Inferred latch for \"memory\[11\]\[7\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[8\] memory_block.v(37) " "Inferred latch for \"memory\[11\]\[8\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[9\] memory_block.v(37) " "Inferred latch for \"memory\[11\]\[9\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[10\] memory_block.v(37) " "Inferred latch for \"memory\[11\]\[10\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[11\] memory_block.v(37) " "Inferred latch for \"memory\[11\]\[11\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[12\] memory_block.v(37) " "Inferred latch for \"memory\[11\]\[12\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[13\] memory_block.v(37) " "Inferred latch for \"memory\[11\]\[13\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[14\] memory_block.v(37) " "Inferred latch for \"memory\[11\]\[14\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[15\] memory_block.v(37) " "Inferred latch for \"memory\[11\]\[15\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[16\] memory_block.v(37) " "Inferred latch for \"memory\[11\]\[16\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[17\] memory_block.v(37) " "Inferred latch for \"memory\[11\]\[17\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[18\] memory_block.v(37) " "Inferred latch for \"memory\[11\]\[18\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[19\] memory_block.v(37) " "Inferred latch for \"memory\[11\]\[19\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[20\] memory_block.v(37) " "Inferred latch for \"memory\[11\]\[20\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[21\] memory_block.v(37) " "Inferred latch for \"memory\[11\]\[21\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[22\] memory_block.v(37) " "Inferred latch for \"memory\[11\]\[22\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[23\] memory_block.v(37) " "Inferred latch for \"memory\[11\]\[23\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[24\] memory_block.v(37) " "Inferred latch for \"memory\[11\]\[24\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[25\] memory_block.v(37) " "Inferred latch for \"memory\[11\]\[25\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[26\] memory_block.v(37) " "Inferred latch for \"memory\[11\]\[26\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[27\] memory_block.v(37) " "Inferred latch for \"memory\[11\]\[27\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[28\] memory_block.v(37) " "Inferred latch for \"memory\[11\]\[28\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[29\] memory_block.v(37) " "Inferred latch for \"memory\[11\]\[29\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[30\] memory_block.v(37) " "Inferred latch for \"memory\[11\]\[30\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[11\]\[31\] memory_block.v(37) " "Inferred latch for \"memory\[11\]\[31\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[0\] memory_block.v(37) " "Inferred latch for \"memory\[12\]\[0\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[1\] memory_block.v(37) " "Inferred latch for \"memory\[12\]\[1\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[2\] memory_block.v(37) " "Inferred latch for \"memory\[12\]\[2\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[3\] memory_block.v(37) " "Inferred latch for \"memory\[12\]\[3\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[4\] memory_block.v(37) " "Inferred latch for \"memory\[12\]\[4\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[5\] memory_block.v(37) " "Inferred latch for \"memory\[12\]\[5\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[6\] memory_block.v(37) " "Inferred latch for \"memory\[12\]\[6\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[7\] memory_block.v(37) " "Inferred latch for \"memory\[12\]\[7\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[8\] memory_block.v(37) " "Inferred latch for \"memory\[12\]\[8\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[9\] memory_block.v(37) " "Inferred latch for \"memory\[12\]\[9\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[10\] memory_block.v(37) " "Inferred latch for \"memory\[12\]\[10\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[11\] memory_block.v(37) " "Inferred latch for \"memory\[12\]\[11\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[12\] memory_block.v(37) " "Inferred latch for \"memory\[12\]\[12\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[13\] memory_block.v(37) " "Inferred latch for \"memory\[12\]\[13\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[14\] memory_block.v(37) " "Inferred latch for \"memory\[12\]\[14\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[15\] memory_block.v(37) " "Inferred latch for \"memory\[12\]\[15\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[16\] memory_block.v(37) " "Inferred latch for \"memory\[12\]\[16\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[17\] memory_block.v(37) " "Inferred latch for \"memory\[12\]\[17\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[18\] memory_block.v(37) " "Inferred latch for \"memory\[12\]\[18\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[19\] memory_block.v(37) " "Inferred latch for \"memory\[12\]\[19\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[20\] memory_block.v(37) " "Inferred latch for \"memory\[12\]\[20\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[21\] memory_block.v(37) " "Inferred latch for \"memory\[12\]\[21\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[22\] memory_block.v(37) " "Inferred latch for \"memory\[12\]\[22\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[23\] memory_block.v(37) " "Inferred latch for \"memory\[12\]\[23\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[24\] memory_block.v(37) " "Inferred latch for \"memory\[12\]\[24\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[25\] memory_block.v(37) " "Inferred latch for \"memory\[12\]\[25\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[26\] memory_block.v(37) " "Inferred latch for \"memory\[12\]\[26\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[27\] memory_block.v(37) " "Inferred latch for \"memory\[12\]\[27\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[28\] memory_block.v(37) " "Inferred latch for \"memory\[12\]\[28\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[29\] memory_block.v(37) " "Inferred latch for \"memory\[12\]\[29\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[30\] memory_block.v(37) " "Inferred latch for \"memory\[12\]\[30\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[12\]\[31\] memory_block.v(37) " "Inferred latch for \"memory\[12\]\[31\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[0\] memory_block.v(37) " "Inferred latch for \"memory\[13\]\[0\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[1\] memory_block.v(37) " "Inferred latch for \"memory\[13\]\[1\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[2\] memory_block.v(37) " "Inferred latch for \"memory\[13\]\[2\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[3\] memory_block.v(37) " "Inferred latch for \"memory\[13\]\[3\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[4\] memory_block.v(37) " "Inferred latch for \"memory\[13\]\[4\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[5\] memory_block.v(37) " "Inferred latch for \"memory\[13\]\[5\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[6\] memory_block.v(37) " "Inferred latch for \"memory\[13\]\[6\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[7\] memory_block.v(37) " "Inferred latch for \"memory\[13\]\[7\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[8\] memory_block.v(37) " "Inferred latch for \"memory\[13\]\[8\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[9\] memory_block.v(37) " "Inferred latch for \"memory\[13\]\[9\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[10\] memory_block.v(37) " "Inferred latch for \"memory\[13\]\[10\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257637 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[11\] memory_block.v(37) " "Inferred latch for \"memory\[13\]\[11\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[12\] memory_block.v(37) " "Inferred latch for \"memory\[13\]\[12\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[13\] memory_block.v(37) " "Inferred latch for \"memory\[13\]\[13\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[14\] memory_block.v(37) " "Inferred latch for \"memory\[13\]\[14\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[15\] memory_block.v(37) " "Inferred latch for \"memory\[13\]\[15\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[16\] memory_block.v(37) " "Inferred latch for \"memory\[13\]\[16\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[17\] memory_block.v(37) " "Inferred latch for \"memory\[13\]\[17\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[18\] memory_block.v(37) " "Inferred latch for \"memory\[13\]\[18\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[19\] memory_block.v(37) " "Inferred latch for \"memory\[13\]\[19\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[20\] memory_block.v(37) " "Inferred latch for \"memory\[13\]\[20\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[21\] memory_block.v(37) " "Inferred latch for \"memory\[13\]\[21\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[22\] memory_block.v(37) " "Inferred latch for \"memory\[13\]\[22\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[23\] memory_block.v(37) " "Inferred latch for \"memory\[13\]\[23\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[24\] memory_block.v(37) " "Inferred latch for \"memory\[13\]\[24\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[25\] memory_block.v(37) " "Inferred latch for \"memory\[13\]\[25\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[26\] memory_block.v(37) " "Inferred latch for \"memory\[13\]\[26\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[27\] memory_block.v(37) " "Inferred latch for \"memory\[13\]\[27\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[28\] memory_block.v(37) " "Inferred latch for \"memory\[13\]\[28\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[29\] memory_block.v(37) " "Inferred latch for \"memory\[13\]\[29\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[30\] memory_block.v(37) " "Inferred latch for \"memory\[13\]\[30\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[13\]\[31\] memory_block.v(37) " "Inferred latch for \"memory\[13\]\[31\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[0\] memory_block.v(37) " "Inferred latch for \"memory\[14\]\[0\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[1\] memory_block.v(37) " "Inferred latch for \"memory\[14\]\[1\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[2\] memory_block.v(37) " "Inferred latch for \"memory\[14\]\[2\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[3\] memory_block.v(37) " "Inferred latch for \"memory\[14\]\[3\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[4\] memory_block.v(37) " "Inferred latch for \"memory\[14\]\[4\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[5\] memory_block.v(37) " "Inferred latch for \"memory\[14\]\[5\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[6\] memory_block.v(37) " "Inferred latch for \"memory\[14\]\[6\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[7\] memory_block.v(37) " "Inferred latch for \"memory\[14\]\[7\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[8\] memory_block.v(37) " "Inferred latch for \"memory\[14\]\[8\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[9\] memory_block.v(37) " "Inferred latch for \"memory\[14\]\[9\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[10\] memory_block.v(37) " "Inferred latch for \"memory\[14\]\[10\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[11\] memory_block.v(37) " "Inferred latch for \"memory\[14\]\[11\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[12\] memory_block.v(37) " "Inferred latch for \"memory\[14\]\[12\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[13\] memory_block.v(37) " "Inferred latch for \"memory\[14\]\[13\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[14\] memory_block.v(37) " "Inferred latch for \"memory\[14\]\[14\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[15\] memory_block.v(37) " "Inferred latch for \"memory\[14\]\[15\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[16\] memory_block.v(37) " "Inferred latch for \"memory\[14\]\[16\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[17\] memory_block.v(37) " "Inferred latch for \"memory\[14\]\[17\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[18\] memory_block.v(37) " "Inferred latch for \"memory\[14\]\[18\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[19\] memory_block.v(37) " "Inferred latch for \"memory\[14\]\[19\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[20\] memory_block.v(37) " "Inferred latch for \"memory\[14\]\[20\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[21\] memory_block.v(37) " "Inferred latch for \"memory\[14\]\[21\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[22\] memory_block.v(37) " "Inferred latch for \"memory\[14\]\[22\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[23\] memory_block.v(37) " "Inferred latch for \"memory\[14\]\[23\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[24\] memory_block.v(37) " "Inferred latch for \"memory\[14\]\[24\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[25\] memory_block.v(37) " "Inferred latch for \"memory\[14\]\[25\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[26\] memory_block.v(37) " "Inferred latch for \"memory\[14\]\[26\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[27\] memory_block.v(37) " "Inferred latch for \"memory\[14\]\[27\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[28\] memory_block.v(37) " "Inferred latch for \"memory\[14\]\[28\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[29\] memory_block.v(37) " "Inferred latch for \"memory\[14\]\[29\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[30\] memory_block.v(37) " "Inferred latch for \"memory\[14\]\[30\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[14\]\[31\] memory_block.v(37) " "Inferred latch for \"memory\[14\]\[31\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[0\] memory_block.v(37) " "Inferred latch for \"memory\[15\]\[0\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[1\] memory_block.v(37) " "Inferred latch for \"memory\[15\]\[1\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[2\] memory_block.v(37) " "Inferred latch for \"memory\[15\]\[2\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[3\] memory_block.v(37) " "Inferred latch for \"memory\[15\]\[3\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[4\] memory_block.v(37) " "Inferred latch for \"memory\[15\]\[4\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[5\] memory_block.v(37) " "Inferred latch for \"memory\[15\]\[5\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[6\] memory_block.v(37) " "Inferred latch for \"memory\[15\]\[6\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[7\] memory_block.v(37) " "Inferred latch for \"memory\[15\]\[7\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[8\] memory_block.v(37) " "Inferred latch for \"memory\[15\]\[8\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[9\] memory_block.v(37) " "Inferred latch for \"memory\[15\]\[9\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[10\] memory_block.v(37) " "Inferred latch for \"memory\[15\]\[10\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[11\] memory_block.v(37) " "Inferred latch for \"memory\[15\]\[11\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[12\] memory_block.v(37) " "Inferred latch for \"memory\[15\]\[12\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[13\] memory_block.v(37) " "Inferred latch for \"memory\[15\]\[13\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[14\] memory_block.v(37) " "Inferred latch for \"memory\[15\]\[14\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[15\] memory_block.v(37) " "Inferred latch for \"memory\[15\]\[15\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[16\] memory_block.v(37) " "Inferred latch for \"memory\[15\]\[16\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[17\] memory_block.v(37) " "Inferred latch for \"memory\[15\]\[17\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[18\] memory_block.v(37) " "Inferred latch for \"memory\[15\]\[18\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[19\] memory_block.v(37) " "Inferred latch for \"memory\[15\]\[19\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[20\] memory_block.v(37) " "Inferred latch for \"memory\[15\]\[20\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[21\] memory_block.v(37) " "Inferred latch for \"memory\[15\]\[21\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[22\] memory_block.v(37) " "Inferred latch for \"memory\[15\]\[22\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[23\] memory_block.v(37) " "Inferred latch for \"memory\[15\]\[23\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[24\] memory_block.v(37) " "Inferred latch for \"memory\[15\]\[24\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[25\] memory_block.v(37) " "Inferred latch for \"memory\[15\]\[25\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[26\] memory_block.v(37) " "Inferred latch for \"memory\[15\]\[26\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[27\] memory_block.v(37) " "Inferred latch for \"memory\[15\]\[27\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[28\] memory_block.v(37) " "Inferred latch for \"memory\[15\]\[28\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[29\] memory_block.v(37) " "Inferred latch for \"memory\[15\]\[29\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[30\] memory_block.v(37) " "Inferred latch for \"memory\[15\]\[30\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[15\]\[31\] memory_block.v(37) " "Inferred latch for \"memory\[15\]\[31\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[0\] memory_block.v(37) " "Inferred latch for \"memory\[16\]\[0\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[1\] memory_block.v(37) " "Inferred latch for \"memory\[16\]\[1\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[2\] memory_block.v(37) " "Inferred latch for \"memory\[16\]\[2\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[3\] memory_block.v(37) " "Inferred latch for \"memory\[16\]\[3\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[4\] memory_block.v(37) " "Inferred latch for \"memory\[16\]\[4\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[5\] memory_block.v(37) " "Inferred latch for \"memory\[16\]\[5\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[6\] memory_block.v(37) " "Inferred latch for \"memory\[16\]\[6\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[7\] memory_block.v(37) " "Inferred latch for \"memory\[16\]\[7\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[8\] memory_block.v(37) " "Inferred latch for \"memory\[16\]\[8\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[9\] memory_block.v(37) " "Inferred latch for \"memory\[16\]\[9\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[10\] memory_block.v(37) " "Inferred latch for \"memory\[16\]\[10\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[11\] memory_block.v(37) " "Inferred latch for \"memory\[16\]\[11\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[12\] memory_block.v(37) " "Inferred latch for \"memory\[16\]\[12\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[13\] memory_block.v(37) " "Inferred latch for \"memory\[16\]\[13\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[14\] memory_block.v(37) " "Inferred latch for \"memory\[16\]\[14\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[15\] memory_block.v(37) " "Inferred latch for \"memory\[16\]\[15\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[16\] memory_block.v(37) " "Inferred latch for \"memory\[16\]\[16\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[17\] memory_block.v(37) " "Inferred latch for \"memory\[16\]\[17\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[18\] memory_block.v(37) " "Inferred latch for \"memory\[16\]\[18\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[19\] memory_block.v(37) " "Inferred latch for \"memory\[16\]\[19\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[20\] memory_block.v(37) " "Inferred latch for \"memory\[16\]\[20\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[21\] memory_block.v(37) " "Inferred latch for \"memory\[16\]\[21\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[22\] memory_block.v(37) " "Inferred latch for \"memory\[16\]\[22\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[23\] memory_block.v(37) " "Inferred latch for \"memory\[16\]\[23\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[24\] memory_block.v(37) " "Inferred latch for \"memory\[16\]\[24\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[25\] memory_block.v(37) " "Inferred latch for \"memory\[16\]\[25\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[26\] memory_block.v(37) " "Inferred latch for \"memory\[16\]\[26\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[27\] memory_block.v(37) " "Inferred latch for \"memory\[16\]\[27\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[28\] memory_block.v(37) " "Inferred latch for \"memory\[16\]\[28\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[29\] memory_block.v(37) " "Inferred latch for \"memory\[16\]\[29\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[30\] memory_block.v(37) " "Inferred latch for \"memory\[16\]\[30\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[16\]\[31\] memory_block.v(37) " "Inferred latch for \"memory\[16\]\[31\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[0\] memory_block.v(37) " "Inferred latch for \"memory\[17\]\[0\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[1\] memory_block.v(37) " "Inferred latch for \"memory\[17\]\[1\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[2\] memory_block.v(37) " "Inferred latch for \"memory\[17\]\[2\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[3\] memory_block.v(37) " "Inferred latch for \"memory\[17\]\[3\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[4\] memory_block.v(37) " "Inferred latch for \"memory\[17\]\[4\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[5\] memory_block.v(37) " "Inferred latch for \"memory\[17\]\[5\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[6\] memory_block.v(37) " "Inferred latch for \"memory\[17\]\[6\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[7\] memory_block.v(37) " "Inferred latch for \"memory\[17\]\[7\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[8\] memory_block.v(37) " "Inferred latch for \"memory\[17\]\[8\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[9\] memory_block.v(37) " "Inferred latch for \"memory\[17\]\[9\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[10\] memory_block.v(37) " "Inferred latch for \"memory\[17\]\[10\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[11\] memory_block.v(37) " "Inferred latch for \"memory\[17\]\[11\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[12\] memory_block.v(37) " "Inferred latch for \"memory\[17\]\[12\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[13\] memory_block.v(37) " "Inferred latch for \"memory\[17\]\[13\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[14\] memory_block.v(37) " "Inferred latch for \"memory\[17\]\[14\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[15\] memory_block.v(37) " "Inferred latch for \"memory\[17\]\[15\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[16\] memory_block.v(37) " "Inferred latch for \"memory\[17\]\[16\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[17\] memory_block.v(37) " "Inferred latch for \"memory\[17\]\[17\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[18\] memory_block.v(37) " "Inferred latch for \"memory\[17\]\[18\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[19\] memory_block.v(37) " "Inferred latch for \"memory\[17\]\[19\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[20\] memory_block.v(37) " "Inferred latch for \"memory\[17\]\[20\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[21\] memory_block.v(37) " "Inferred latch for \"memory\[17\]\[21\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[22\] memory_block.v(37) " "Inferred latch for \"memory\[17\]\[22\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[23\] memory_block.v(37) " "Inferred latch for \"memory\[17\]\[23\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[24\] memory_block.v(37) " "Inferred latch for \"memory\[17\]\[24\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[25\] memory_block.v(37) " "Inferred latch for \"memory\[17\]\[25\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257641 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[26\] memory_block.v(37) " "Inferred latch for \"memory\[17\]\[26\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[27\] memory_block.v(37) " "Inferred latch for \"memory\[17\]\[27\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[28\] memory_block.v(37) " "Inferred latch for \"memory\[17\]\[28\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[29\] memory_block.v(37) " "Inferred latch for \"memory\[17\]\[29\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[30\] memory_block.v(37) " "Inferred latch for \"memory\[17\]\[30\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[17\]\[31\] memory_block.v(37) " "Inferred latch for \"memory\[17\]\[31\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[0\] memory_block.v(37) " "Inferred latch for \"memory\[18\]\[0\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[1\] memory_block.v(37) " "Inferred latch for \"memory\[18\]\[1\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[2\] memory_block.v(37) " "Inferred latch for \"memory\[18\]\[2\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[3\] memory_block.v(37) " "Inferred latch for \"memory\[18\]\[3\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[4\] memory_block.v(37) " "Inferred latch for \"memory\[18\]\[4\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[5\] memory_block.v(37) " "Inferred latch for \"memory\[18\]\[5\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[6\] memory_block.v(37) " "Inferred latch for \"memory\[18\]\[6\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[7\] memory_block.v(37) " "Inferred latch for \"memory\[18\]\[7\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[8\] memory_block.v(37) " "Inferred latch for \"memory\[18\]\[8\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[9\] memory_block.v(37) " "Inferred latch for \"memory\[18\]\[9\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[10\] memory_block.v(37) " "Inferred latch for \"memory\[18\]\[10\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[11\] memory_block.v(37) " "Inferred latch for \"memory\[18\]\[11\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[12\] memory_block.v(37) " "Inferred latch for \"memory\[18\]\[12\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[13\] memory_block.v(37) " "Inferred latch for \"memory\[18\]\[13\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[14\] memory_block.v(37) " "Inferred latch for \"memory\[18\]\[14\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[15\] memory_block.v(37) " "Inferred latch for \"memory\[18\]\[15\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[16\] memory_block.v(37) " "Inferred latch for \"memory\[18\]\[16\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[17\] memory_block.v(37) " "Inferred latch for \"memory\[18\]\[17\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[18\] memory_block.v(37) " "Inferred latch for \"memory\[18\]\[18\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[19\] memory_block.v(37) " "Inferred latch for \"memory\[18\]\[19\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[20\] memory_block.v(37) " "Inferred latch for \"memory\[18\]\[20\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[21\] memory_block.v(37) " "Inferred latch for \"memory\[18\]\[21\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[22\] memory_block.v(37) " "Inferred latch for \"memory\[18\]\[22\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[23\] memory_block.v(37) " "Inferred latch for \"memory\[18\]\[23\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[24\] memory_block.v(37) " "Inferred latch for \"memory\[18\]\[24\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[25\] memory_block.v(37) " "Inferred latch for \"memory\[18\]\[25\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[26\] memory_block.v(37) " "Inferred latch for \"memory\[18\]\[26\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[27\] memory_block.v(37) " "Inferred latch for \"memory\[18\]\[27\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[28\] memory_block.v(37) " "Inferred latch for \"memory\[18\]\[28\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[29\] memory_block.v(37) " "Inferred latch for \"memory\[18\]\[29\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[30\] memory_block.v(37) " "Inferred latch for \"memory\[18\]\[30\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[18\]\[31\] memory_block.v(37) " "Inferred latch for \"memory\[18\]\[31\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[0\] memory_block.v(37) " "Inferred latch for \"memory\[19\]\[0\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[1\] memory_block.v(37) " "Inferred latch for \"memory\[19\]\[1\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[2\] memory_block.v(37) " "Inferred latch for \"memory\[19\]\[2\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[3\] memory_block.v(37) " "Inferred latch for \"memory\[19\]\[3\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[4\] memory_block.v(37) " "Inferred latch for \"memory\[19\]\[4\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[5\] memory_block.v(37) " "Inferred latch for \"memory\[19\]\[5\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[6\] memory_block.v(37) " "Inferred latch for \"memory\[19\]\[6\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[7\] memory_block.v(37) " "Inferred latch for \"memory\[19\]\[7\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[8\] memory_block.v(37) " "Inferred latch for \"memory\[19\]\[8\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[9\] memory_block.v(37) " "Inferred latch for \"memory\[19\]\[9\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[10\] memory_block.v(37) " "Inferred latch for \"memory\[19\]\[10\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[11\] memory_block.v(37) " "Inferred latch for \"memory\[19\]\[11\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[12\] memory_block.v(37) " "Inferred latch for \"memory\[19\]\[12\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[13\] memory_block.v(37) " "Inferred latch for \"memory\[19\]\[13\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[14\] memory_block.v(37) " "Inferred latch for \"memory\[19\]\[14\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[15\] memory_block.v(37) " "Inferred latch for \"memory\[19\]\[15\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[16\] memory_block.v(37) " "Inferred latch for \"memory\[19\]\[16\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[17\] memory_block.v(37) " "Inferred latch for \"memory\[19\]\[17\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[18\] memory_block.v(37) " "Inferred latch for \"memory\[19\]\[18\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[19\] memory_block.v(37) " "Inferred latch for \"memory\[19\]\[19\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[20\] memory_block.v(37) " "Inferred latch for \"memory\[19\]\[20\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[21\] memory_block.v(37) " "Inferred latch for \"memory\[19\]\[21\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[22\] memory_block.v(37) " "Inferred latch for \"memory\[19\]\[22\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[23\] memory_block.v(37) " "Inferred latch for \"memory\[19\]\[23\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[24\] memory_block.v(37) " "Inferred latch for \"memory\[19\]\[24\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[25\] memory_block.v(37) " "Inferred latch for \"memory\[19\]\[25\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[26\] memory_block.v(37) " "Inferred latch for \"memory\[19\]\[26\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[27\] memory_block.v(37) " "Inferred latch for \"memory\[19\]\[27\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[28\] memory_block.v(37) " "Inferred latch for \"memory\[19\]\[28\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[29\] memory_block.v(37) " "Inferred latch for \"memory\[19\]\[29\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[30\] memory_block.v(37) " "Inferred latch for \"memory\[19\]\[30\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[19\]\[31\] memory_block.v(37) " "Inferred latch for \"memory\[19\]\[31\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[20\]\[0\] memory_block.v(37) " "Inferred latch for \"memory\[20\]\[0\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[20\]\[1\] memory_block.v(37) " "Inferred latch for \"memory\[20\]\[1\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[20\]\[2\] memory_block.v(37) " "Inferred latch for \"memory\[20\]\[2\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[20\]\[3\] memory_block.v(37) " "Inferred latch for \"memory\[20\]\[3\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[20\]\[4\] memory_block.v(37) " "Inferred latch for \"memory\[20\]\[4\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[20\]\[5\] memory_block.v(37) " "Inferred latch for \"memory\[20\]\[5\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[20\]\[6\] memory_block.v(37) " "Inferred latch for \"memory\[20\]\[6\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[20\]\[7\] memory_block.v(37) " "Inferred latch for \"memory\[20\]\[7\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[20\]\[8\] memory_block.v(37) " "Inferred latch for \"memory\[20\]\[8\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[20\]\[9\] memory_block.v(37) " "Inferred latch for \"memory\[20\]\[9\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[20\]\[10\] memory_block.v(37) " "Inferred latch for \"memory\[20\]\[10\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[20\]\[11\] memory_block.v(37) " "Inferred latch for \"memory\[20\]\[11\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[20\]\[12\] memory_block.v(37) " "Inferred latch for \"memory\[20\]\[12\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[20\]\[13\] memory_block.v(37) " "Inferred latch for \"memory\[20\]\[13\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[20\]\[14\] memory_block.v(37) " "Inferred latch for \"memory\[20\]\[14\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[20\]\[15\] memory_block.v(37) " "Inferred latch for \"memory\[20\]\[15\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[20\]\[16\] memory_block.v(37) " "Inferred latch for \"memory\[20\]\[16\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[20\]\[17\] memory_block.v(37) " "Inferred latch for \"memory\[20\]\[17\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[20\]\[18\] memory_block.v(37) " "Inferred latch for \"memory\[20\]\[18\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[20\]\[19\] memory_block.v(37) " "Inferred latch for \"memory\[20\]\[19\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[20\]\[20\] memory_block.v(37) " "Inferred latch for \"memory\[20\]\[20\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[20\]\[21\] memory_block.v(37) " "Inferred latch for \"memory\[20\]\[21\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[20\]\[22\] memory_block.v(37) " "Inferred latch for \"memory\[20\]\[22\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[20\]\[23\] memory_block.v(37) " "Inferred latch for \"memory\[20\]\[23\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[20\]\[24\] memory_block.v(37) " "Inferred latch for \"memory\[20\]\[24\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[20\]\[25\] memory_block.v(37) " "Inferred latch for \"memory\[20\]\[25\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[20\]\[26\] memory_block.v(37) " "Inferred latch for \"memory\[20\]\[26\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[20\]\[27\] memory_block.v(37) " "Inferred latch for \"memory\[20\]\[27\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[20\]\[28\] memory_block.v(37) " "Inferred latch for \"memory\[20\]\[28\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[20\]\[29\] memory_block.v(37) " "Inferred latch for \"memory\[20\]\[29\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[20\]\[30\] memory_block.v(37) " "Inferred latch for \"memory\[20\]\[30\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[20\]\[31\] memory_block.v(37) " "Inferred latch for \"memory\[20\]\[31\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[21\]\[0\] memory_block.v(37) " "Inferred latch for \"memory\[21\]\[0\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[21\]\[1\] memory_block.v(37) " "Inferred latch for \"memory\[21\]\[1\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[21\]\[2\] memory_block.v(37) " "Inferred latch for \"memory\[21\]\[2\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[21\]\[3\] memory_block.v(37) " "Inferred latch for \"memory\[21\]\[3\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[21\]\[4\] memory_block.v(37) " "Inferred latch for \"memory\[21\]\[4\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[21\]\[5\] memory_block.v(37) " "Inferred latch for \"memory\[21\]\[5\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[21\]\[6\] memory_block.v(37) " "Inferred latch for \"memory\[21\]\[6\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[21\]\[7\] memory_block.v(37) " "Inferred latch for \"memory\[21\]\[7\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[21\]\[8\] memory_block.v(37) " "Inferred latch for \"memory\[21\]\[8\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[21\]\[9\] memory_block.v(37) " "Inferred latch for \"memory\[21\]\[9\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[21\]\[10\] memory_block.v(37) " "Inferred latch for \"memory\[21\]\[10\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[21\]\[11\] memory_block.v(37) " "Inferred latch for \"memory\[21\]\[11\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[21\]\[12\] memory_block.v(37) " "Inferred latch for \"memory\[21\]\[12\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[21\]\[13\] memory_block.v(37) " "Inferred latch for \"memory\[21\]\[13\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[21\]\[14\] memory_block.v(37) " "Inferred latch for \"memory\[21\]\[14\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[21\]\[15\] memory_block.v(37) " "Inferred latch for \"memory\[21\]\[15\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[21\]\[16\] memory_block.v(37) " "Inferred latch for \"memory\[21\]\[16\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[21\]\[17\] memory_block.v(37) " "Inferred latch for \"memory\[21\]\[17\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[21\]\[18\] memory_block.v(37) " "Inferred latch for \"memory\[21\]\[18\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[21\]\[19\] memory_block.v(37) " "Inferred latch for \"memory\[21\]\[19\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[21\]\[20\] memory_block.v(37) " "Inferred latch for \"memory\[21\]\[20\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[21\]\[21\] memory_block.v(37) " "Inferred latch for \"memory\[21\]\[21\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[21\]\[22\] memory_block.v(37) " "Inferred latch for \"memory\[21\]\[22\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[21\]\[23\] memory_block.v(37) " "Inferred latch for \"memory\[21\]\[23\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[21\]\[24\] memory_block.v(37) " "Inferred latch for \"memory\[21\]\[24\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[21\]\[25\] memory_block.v(37) " "Inferred latch for \"memory\[21\]\[25\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[21\]\[26\] memory_block.v(37) " "Inferred latch for \"memory\[21\]\[26\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[21\]\[27\] memory_block.v(37) " "Inferred latch for \"memory\[21\]\[27\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[21\]\[28\] memory_block.v(37) " "Inferred latch for \"memory\[21\]\[28\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[21\]\[29\] memory_block.v(37) " "Inferred latch for \"memory\[21\]\[29\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[21\]\[30\] memory_block.v(37) " "Inferred latch for \"memory\[21\]\[30\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[21\]\[31\] memory_block.v(37) " "Inferred latch for \"memory\[21\]\[31\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[22\]\[0\] memory_block.v(37) " "Inferred latch for \"memory\[22\]\[0\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[22\]\[1\] memory_block.v(37) " "Inferred latch for \"memory\[22\]\[1\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[22\]\[2\] memory_block.v(37) " "Inferred latch for \"memory\[22\]\[2\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[22\]\[3\] memory_block.v(37) " "Inferred latch for \"memory\[22\]\[3\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[22\]\[4\] memory_block.v(37) " "Inferred latch for \"memory\[22\]\[4\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[22\]\[5\] memory_block.v(37) " "Inferred latch for \"memory\[22\]\[5\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[22\]\[6\] memory_block.v(37) " "Inferred latch for \"memory\[22\]\[6\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[22\]\[7\] memory_block.v(37) " "Inferred latch for \"memory\[22\]\[7\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[22\]\[8\] memory_block.v(37) " "Inferred latch for \"memory\[22\]\[8\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[22\]\[9\] memory_block.v(37) " "Inferred latch for \"memory\[22\]\[9\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[22\]\[10\] memory_block.v(37) " "Inferred latch for \"memory\[22\]\[10\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[22\]\[11\] memory_block.v(37) " "Inferred latch for \"memory\[22\]\[11\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[22\]\[12\] memory_block.v(37) " "Inferred latch for \"memory\[22\]\[12\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[22\]\[13\] memory_block.v(37) " "Inferred latch for \"memory\[22\]\[13\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[22\]\[14\] memory_block.v(37) " "Inferred latch for \"memory\[22\]\[14\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[22\]\[15\] memory_block.v(37) " "Inferred latch for \"memory\[22\]\[15\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[22\]\[16\] memory_block.v(37) " "Inferred latch for \"memory\[22\]\[16\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[22\]\[17\] memory_block.v(37) " "Inferred latch for \"memory\[22\]\[17\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[22\]\[18\] memory_block.v(37) " "Inferred latch for \"memory\[22\]\[18\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[22\]\[19\] memory_block.v(37) " "Inferred latch for \"memory\[22\]\[19\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257645 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[22\]\[20\] memory_block.v(37) " "Inferred latch for \"memory\[22\]\[20\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257649 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[22\]\[21\] memory_block.v(37) " "Inferred latch for \"memory\[22\]\[21\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257649 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[22\]\[22\] memory_block.v(37) " "Inferred latch for \"memory\[22\]\[22\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257649 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[22\]\[23\] memory_block.v(37) " "Inferred latch for \"memory\[22\]\[23\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257649 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[22\]\[24\] memory_block.v(37) " "Inferred latch for \"memory\[22\]\[24\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257649 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[22\]\[25\] memory_block.v(37) " "Inferred latch for \"memory\[22\]\[25\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257649 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[22\]\[26\] memory_block.v(37) " "Inferred latch for \"memory\[22\]\[26\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257649 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[22\]\[27\] memory_block.v(37) " "Inferred latch for \"memory\[22\]\[27\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257649 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[22\]\[28\] memory_block.v(37) " "Inferred latch for \"memory\[22\]\[28\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257649 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[22\]\[29\] memory_block.v(37) " "Inferred latch for \"memory\[22\]\[29\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257649 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[22\]\[30\] memory_block.v(37) " "Inferred latch for \"memory\[22\]\[30\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257649 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[22\]\[31\] memory_block.v(37) " "Inferred latch for \"memory\[22\]\[31\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257649 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[23\]\[0\] memory_block.v(37) " "Inferred latch for \"memory\[23\]\[0\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257649 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[23\]\[1\] memory_block.v(37) " "Inferred latch for \"memory\[23\]\[1\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257649 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[23\]\[2\] memory_block.v(37) " "Inferred latch for \"memory\[23\]\[2\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257649 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[23\]\[3\] memory_block.v(37) " "Inferred latch for \"memory\[23\]\[3\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257649 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[23\]\[4\] memory_block.v(37) " "Inferred latch for \"memory\[23\]\[4\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257649 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[23\]\[5\] memory_block.v(37) " "Inferred latch for \"memory\[23\]\[5\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257649 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[23\]\[6\] memory_block.v(37) " "Inferred latch for \"memory\[23\]\[6\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257650 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[23\]\[7\] memory_block.v(37) " "Inferred latch for \"memory\[23\]\[7\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257650 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[23\]\[8\] memory_block.v(37) " "Inferred latch for \"memory\[23\]\[8\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257650 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[23\]\[9\] memory_block.v(37) " "Inferred latch for \"memory\[23\]\[9\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257650 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[23\]\[10\] memory_block.v(37) " "Inferred latch for \"memory\[23\]\[10\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257650 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[23\]\[11\] memory_block.v(37) " "Inferred latch for \"memory\[23\]\[11\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257650 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[23\]\[12\] memory_block.v(37) " "Inferred latch for \"memory\[23\]\[12\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257650 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[23\]\[13\] memory_block.v(37) " "Inferred latch for \"memory\[23\]\[13\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257650 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[23\]\[14\] memory_block.v(37) " "Inferred latch for \"memory\[23\]\[14\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257650 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[23\]\[15\] memory_block.v(37) " "Inferred latch for \"memory\[23\]\[15\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257650 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[23\]\[16\] memory_block.v(37) " "Inferred latch for \"memory\[23\]\[16\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257650 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[23\]\[17\] memory_block.v(37) " "Inferred latch for \"memory\[23\]\[17\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257650 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[23\]\[18\] memory_block.v(37) " "Inferred latch for \"memory\[23\]\[18\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257650 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[23\]\[19\] memory_block.v(37) " "Inferred latch for \"memory\[23\]\[19\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257650 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[23\]\[20\] memory_block.v(37) " "Inferred latch for \"memory\[23\]\[20\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257650 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[23\]\[21\] memory_block.v(37) " "Inferred latch for \"memory\[23\]\[21\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257650 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[23\]\[22\] memory_block.v(37) " "Inferred latch for \"memory\[23\]\[22\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257650 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[23\]\[23\] memory_block.v(37) " "Inferred latch for \"memory\[23\]\[23\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257650 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[23\]\[24\] memory_block.v(37) " "Inferred latch for \"memory\[23\]\[24\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257650 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[23\]\[25\] memory_block.v(37) " "Inferred latch for \"memory\[23\]\[25\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257650 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[23\]\[26\] memory_block.v(37) " "Inferred latch for \"memory\[23\]\[26\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257650 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[23\]\[27\] memory_block.v(37) " "Inferred latch for \"memory\[23\]\[27\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257650 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[23\]\[28\] memory_block.v(37) " "Inferred latch for \"memory\[23\]\[28\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257650 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[23\]\[29\] memory_block.v(37) " "Inferred latch for \"memory\[23\]\[29\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257650 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[23\]\[30\] memory_block.v(37) " "Inferred latch for \"memory\[23\]\[30\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257650 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[23\]\[31\] memory_block.v(37) " "Inferred latch for \"memory\[23\]\[31\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257650 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[24\]\[0\] memory_block.v(37) " "Inferred latch for \"memory\[24\]\[0\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257650 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[24\]\[1\] memory_block.v(37) " "Inferred latch for \"memory\[24\]\[1\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257650 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[24\]\[2\] memory_block.v(37) " "Inferred latch for \"memory\[24\]\[2\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257650 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[24\]\[3\] memory_block.v(37) " "Inferred latch for \"memory\[24\]\[3\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257650 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[24\]\[4\] memory_block.v(37) " "Inferred latch for \"memory\[24\]\[4\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257650 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[24\]\[5\] memory_block.v(37) " "Inferred latch for \"memory\[24\]\[5\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257650 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[24\]\[6\] memory_block.v(37) " "Inferred latch for \"memory\[24\]\[6\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257650 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[24\]\[7\] memory_block.v(37) " "Inferred latch for \"memory\[24\]\[7\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257650 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[24\]\[8\] memory_block.v(37) " "Inferred latch for \"memory\[24\]\[8\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257650 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[24\]\[9\] memory_block.v(37) " "Inferred latch for \"memory\[24\]\[9\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257650 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[24\]\[10\] memory_block.v(37) " "Inferred latch for \"memory\[24\]\[10\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257650 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[24\]\[11\] memory_block.v(37) " "Inferred latch for \"memory\[24\]\[11\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257650 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[24\]\[12\] memory_block.v(37) " "Inferred latch for \"memory\[24\]\[12\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257650 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[24\]\[13\] memory_block.v(37) " "Inferred latch for \"memory\[24\]\[13\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257650 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[24\]\[14\] memory_block.v(37) " "Inferred latch for \"memory\[24\]\[14\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257650 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[24\]\[15\] memory_block.v(37) " "Inferred latch for \"memory\[24\]\[15\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257650 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[24\]\[16\] memory_block.v(37) " "Inferred latch for \"memory\[24\]\[16\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257650 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[24\]\[17\] memory_block.v(37) " "Inferred latch for \"memory\[24\]\[17\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257650 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[24\]\[18\] memory_block.v(37) " "Inferred latch for \"memory\[24\]\[18\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257650 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[24\]\[19\] memory_block.v(37) " "Inferred latch for \"memory\[24\]\[19\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257650 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[24\]\[20\] memory_block.v(37) " "Inferred latch for \"memory\[24\]\[20\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257650 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[24\]\[21\] memory_block.v(37) " "Inferred latch for \"memory\[24\]\[21\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257650 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[24\]\[22\] memory_block.v(37) " "Inferred latch for \"memory\[24\]\[22\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257650 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[24\]\[23\] memory_block.v(37) " "Inferred latch for \"memory\[24\]\[23\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257650 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[24\]\[24\] memory_block.v(37) " "Inferred latch for \"memory\[24\]\[24\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257650 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[24\]\[25\] memory_block.v(37) " "Inferred latch for \"memory\[24\]\[25\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257650 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[24\]\[26\] memory_block.v(37) " "Inferred latch for \"memory\[24\]\[26\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257650 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[24\]\[27\] memory_block.v(37) " "Inferred latch for \"memory\[24\]\[27\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257650 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[24\]\[28\] memory_block.v(37) " "Inferred latch for \"memory\[24\]\[28\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257650 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[24\]\[29\] memory_block.v(37) " "Inferred latch for \"memory\[24\]\[29\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257650 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[24\]\[30\] memory_block.v(37) " "Inferred latch for \"memory\[24\]\[30\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257650 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[24\]\[31\] memory_block.v(37) " "Inferred latch for \"memory\[24\]\[31\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257650 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[25\]\[0\] memory_block.v(37) " "Inferred latch for \"memory\[25\]\[0\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257650 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[25\]\[1\] memory_block.v(37) " "Inferred latch for \"memory\[25\]\[1\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257650 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[25\]\[2\] memory_block.v(37) " "Inferred latch for \"memory\[25\]\[2\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257650 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[25\]\[3\] memory_block.v(37) " "Inferred latch for \"memory\[25\]\[3\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257650 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[25\]\[4\] memory_block.v(37) " "Inferred latch for \"memory\[25\]\[4\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257650 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[25\]\[5\] memory_block.v(37) " "Inferred latch for \"memory\[25\]\[5\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257650 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[25\]\[6\] memory_block.v(37) " "Inferred latch for \"memory\[25\]\[6\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257650 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[25\]\[7\] memory_block.v(37) " "Inferred latch for \"memory\[25\]\[7\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257650 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[25\]\[8\] memory_block.v(37) " "Inferred latch for \"memory\[25\]\[8\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257650 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[25\]\[9\] memory_block.v(37) " "Inferred latch for \"memory\[25\]\[9\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257650 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[25\]\[10\] memory_block.v(37) " "Inferred latch for \"memory\[25\]\[10\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257650 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[25\]\[11\] memory_block.v(37) " "Inferred latch for \"memory\[25\]\[11\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257650 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[25\]\[12\] memory_block.v(37) " "Inferred latch for \"memory\[25\]\[12\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257650 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[25\]\[13\] memory_block.v(37) " "Inferred latch for \"memory\[25\]\[13\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257650 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[25\]\[14\] memory_block.v(37) " "Inferred latch for \"memory\[25\]\[14\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257650 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[25\]\[15\] memory_block.v(37) " "Inferred latch for \"memory\[25\]\[15\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257650 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[25\]\[16\] memory_block.v(37) " "Inferred latch for \"memory\[25\]\[16\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257650 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[25\]\[17\] memory_block.v(37) " "Inferred latch for \"memory\[25\]\[17\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257650 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[25\]\[18\] memory_block.v(37) " "Inferred latch for \"memory\[25\]\[18\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257650 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[25\]\[19\] memory_block.v(37) " "Inferred latch for \"memory\[25\]\[19\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257650 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[25\]\[20\] memory_block.v(37) " "Inferred latch for \"memory\[25\]\[20\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257650 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[25\]\[21\] memory_block.v(37) " "Inferred latch for \"memory\[25\]\[21\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257650 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[25\]\[22\] memory_block.v(37) " "Inferred latch for \"memory\[25\]\[22\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257650 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[25\]\[23\] memory_block.v(37) " "Inferred latch for \"memory\[25\]\[23\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257650 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[25\]\[24\] memory_block.v(37) " "Inferred latch for \"memory\[25\]\[24\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257650 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[25\]\[25\] memory_block.v(37) " "Inferred latch for \"memory\[25\]\[25\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257650 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[25\]\[26\] memory_block.v(37) " "Inferred latch for \"memory\[25\]\[26\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257650 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[25\]\[27\] memory_block.v(37) " "Inferred latch for \"memory\[25\]\[27\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257650 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[25\]\[28\] memory_block.v(37) " "Inferred latch for \"memory\[25\]\[28\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257650 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[25\]\[29\] memory_block.v(37) " "Inferred latch for \"memory\[25\]\[29\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257650 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[25\]\[30\] memory_block.v(37) " "Inferred latch for \"memory\[25\]\[30\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257650 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[25\]\[31\] memory_block.v(37) " "Inferred latch for \"memory\[25\]\[31\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257650 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[26\]\[0\] memory_block.v(37) " "Inferred latch for \"memory\[26\]\[0\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257650 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[26\]\[1\] memory_block.v(37) " "Inferred latch for \"memory\[26\]\[1\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257650 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[26\]\[2\] memory_block.v(37) " "Inferred latch for \"memory\[26\]\[2\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257650 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[26\]\[3\] memory_block.v(37) " "Inferred latch for \"memory\[26\]\[3\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257650 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[26\]\[4\] memory_block.v(37) " "Inferred latch for \"memory\[26\]\[4\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257650 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[26\]\[5\] memory_block.v(37) " "Inferred latch for \"memory\[26\]\[5\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257650 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[26\]\[6\] memory_block.v(37) " "Inferred latch for \"memory\[26\]\[6\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257650 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[26\]\[7\] memory_block.v(37) " "Inferred latch for \"memory\[26\]\[7\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257650 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[26\]\[8\] memory_block.v(37) " "Inferred latch for \"memory\[26\]\[8\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257650 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[26\]\[9\] memory_block.v(37) " "Inferred latch for \"memory\[26\]\[9\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257650 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[26\]\[10\] memory_block.v(37) " "Inferred latch for \"memory\[26\]\[10\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257650 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[26\]\[11\] memory_block.v(37) " "Inferred latch for \"memory\[26\]\[11\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257650 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[26\]\[12\] memory_block.v(37) " "Inferred latch for \"memory\[26\]\[12\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257650 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[26\]\[13\] memory_block.v(37) " "Inferred latch for \"memory\[26\]\[13\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257650 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[26\]\[14\] memory_block.v(37) " "Inferred latch for \"memory\[26\]\[14\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257650 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[26\]\[15\] memory_block.v(37) " "Inferred latch for \"memory\[26\]\[15\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257650 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[26\]\[16\] memory_block.v(37) " "Inferred latch for \"memory\[26\]\[16\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257650 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[26\]\[17\] memory_block.v(37) " "Inferred latch for \"memory\[26\]\[17\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257650 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[26\]\[18\] memory_block.v(37) " "Inferred latch for \"memory\[26\]\[18\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257650 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[26\]\[19\] memory_block.v(37) " "Inferred latch for \"memory\[26\]\[19\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257650 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[26\]\[20\] memory_block.v(37) " "Inferred latch for \"memory\[26\]\[20\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257650 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[26\]\[21\] memory_block.v(37) " "Inferred latch for \"memory\[26\]\[21\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257650 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[26\]\[22\] memory_block.v(37) " "Inferred latch for \"memory\[26\]\[22\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257650 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[26\]\[23\] memory_block.v(37) " "Inferred latch for \"memory\[26\]\[23\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257650 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[26\]\[24\] memory_block.v(37) " "Inferred latch for \"memory\[26\]\[24\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257650 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[26\]\[25\] memory_block.v(37) " "Inferred latch for \"memory\[26\]\[25\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257650 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[26\]\[26\] memory_block.v(37) " "Inferred latch for \"memory\[26\]\[26\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257650 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[26\]\[27\] memory_block.v(37) " "Inferred latch for \"memory\[26\]\[27\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257650 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[26\]\[28\] memory_block.v(37) " "Inferred latch for \"memory\[26\]\[28\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257650 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[26\]\[29\] memory_block.v(37) " "Inferred latch for \"memory\[26\]\[29\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257650 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[26\]\[30\] memory_block.v(37) " "Inferred latch for \"memory\[26\]\[30\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257650 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[26\]\[31\] memory_block.v(37) " "Inferred latch for \"memory\[26\]\[31\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257650 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[27\]\[0\] memory_block.v(37) " "Inferred latch for \"memory\[27\]\[0\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257650 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[27\]\[1\] memory_block.v(37) " "Inferred latch for \"memory\[27\]\[1\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257650 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[27\]\[2\] memory_block.v(37) " "Inferred latch for \"memory\[27\]\[2\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257650 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[27\]\[3\] memory_block.v(37) " "Inferred latch for \"memory\[27\]\[3\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257650 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[27\]\[4\] memory_block.v(37) " "Inferred latch for \"memory\[27\]\[4\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257650 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[27\]\[5\] memory_block.v(37) " "Inferred latch for \"memory\[27\]\[5\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257650 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[27\]\[6\] memory_block.v(37) " "Inferred latch for \"memory\[27\]\[6\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257650 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[27\]\[7\] memory_block.v(37) " "Inferred latch for \"memory\[27\]\[7\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257650 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[27\]\[8\] memory_block.v(37) " "Inferred latch for \"memory\[27\]\[8\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257650 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[27\]\[9\] memory_block.v(37) " "Inferred latch for \"memory\[27\]\[9\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[27\]\[10\] memory_block.v(37) " "Inferred latch for \"memory\[27\]\[10\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[27\]\[11\] memory_block.v(37) " "Inferred latch for \"memory\[27\]\[11\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[27\]\[12\] memory_block.v(37) " "Inferred latch for \"memory\[27\]\[12\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[27\]\[13\] memory_block.v(37) " "Inferred latch for \"memory\[27\]\[13\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[27\]\[14\] memory_block.v(37) " "Inferred latch for \"memory\[27\]\[14\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[27\]\[15\] memory_block.v(37) " "Inferred latch for \"memory\[27\]\[15\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[27\]\[16\] memory_block.v(37) " "Inferred latch for \"memory\[27\]\[16\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[27\]\[17\] memory_block.v(37) " "Inferred latch for \"memory\[27\]\[17\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[27\]\[18\] memory_block.v(37) " "Inferred latch for \"memory\[27\]\[18\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[27\]\[19\] memory_block.v(37) " "Inferred latch for \"memory\[27\]\[19\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[27\]\[20\] memory_block.v(37) " "Inferred latch for \"memory\[27\]\[20\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[27\]\[21\] memory_block.v(37) " "Inferred latch for \"memory\[27\]\[21\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[27\]\[22\] memory_block.v(37) " "Inferred latch for \"memory\[27\]\[22\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[27\]\[23\] memory_block.v(37) " "Inferred latch for \"memory\[27\]\[23\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[27\]\[24\] memory_block.v(37) " "Inferred latch for \"memory\[27\]\[24\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[27\]\[25\] memory_block.v(37) " "Inferred latch for \"memory\[27\]\[25\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[27\]\[26\] memory_block.v(37) " "Inferred latch for \"memory\[27\]\[26\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[27\]\[27\] memory_block.v(37) " "Inferred latch for \"memory\[27\]\[27\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[27\]\[28\] memory_block.v(37) " "Inferred latch for \"memory\[27\]\[28\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[27\]\[29\] memory_block.v(37) " "Inferred latch for \"memory\[27\]\[29\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[27\]\[30\] memory_block.v(37) " "Inferred latch for \"memory\[27\]\[30\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[27\]\[31\] memory_block.v(37) " "Inferred latch for \"memory\[27\]\[31\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[28\]\[0\] memory_block.v(37) " "Inferred latch for \"memory\[28\]\[0\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[28\]\[1\] memory_block.v(37) " "Inferred latch for \"memory\[28\]\[1\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[28\]\[2\] memory_block.v(37) " "Inferred latch for \"memory\[28\]\[2\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[28\]\[3\] memory_block.v(37) " "Inferred latch for \"memory\[28\]\[3\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[28\]\[4\] memory_block.v(37) " "Inferred latch for \"memory\[28\]\[4\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[28\]\[5\] memory_block.v(37) " "Inferred latch for \"memory\[28\]\[5\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[28\]\[6\] memory_block.v(37) " "Inferred latch for \"memory\[28\]\[6\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[28\]\[7\] memory_block.v(37) " "Inferred latch for \"memory\[28\]\[7\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[28\]\[8\] memory_block.v(37) " "Inferred latch for \"memory\[28\]\[8\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[28\]\[9\] memory_block.v(37) " "Inferred latch for \"memory\[28\]\[9\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[28\]\[10\] memory_block.v(37) " "Inferred latch for \"memory\[28\]\[10\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[28\]\[11\] memory_block.v(37) " "Inferred latch for \"memory\[28\]\[11\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[28\]\[12\] memory_block.v(37) " "Inferred latch for \"memory\[28\]\[12\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[28\]\[13\] memory_block.v(37) " "Inferred latch for \"memory\[28\]\[13\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[28\]\[14\] memory_block.v(37) " "Inferred latch for \"memory\[28\]\[14\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[28\]\[15\] memory_block.v(37) " "Inferred latch for \"memory\[28\]\[15\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[28\]\[16\] memory_block.v(37) " "Inferred latch for \"memory\[28\]\[16\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[28\]\[17\] memory_block.v(37) " "Inferred latch for \"memory\[28\]\[17\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[28\]\[18\] memory_block.v(37) " "Inferred latch for \"memory\[28\]\[18\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[28\]\[19\] memory_block.v(37) " "Inferred latch for \"memory\[28\]\[19\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[28\]\[20\] memory_block.v(37) " "Inferred latch for \"memory\[28\]\[20\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[28\]\[21\] memory_block.v(37) " "Inferred latch for \"memory\[28\]\[21\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[28\]\[22\] memory_block.v(37) " "Inferred latch for \"memory\[28\]\[22\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[28\]\[23\] memory_block.v(37) " "Inferred latch for \"memory\[28\]\[23\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[28\]\[24\] memory_block.v(37) " "Inferred latch for \"memory\[28\]\[24\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[28\]\[25\] memory_block.v(37) " "Inferred latch for \"memory\[28\]\[25\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[28\]\[26\] memory_block.v(37) " "Inferred latch for \"memory\[28\]\[26\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[28\]\[27\] memory_block.v(37) " "Inferred latch for \"memory\[28\]\[27\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[28\]\[28\] memory_block.v(37) " "Inferred latch for \"memory\[28\]\[28\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[28\]\[29\] memory_block.v(37) " "Inferred latch for \"memory\[28\]\[29\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[28\]\[30\] memory_block.v(37) " "Inferred latch for \"memory\[28\]\[30\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[28\]\[31\] memory_block.v(37) " "Inferred latch for \"memory\[28\]\[31\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[29\]\[0\] memory_block.v(37) " "Inferred latch for \"memory\[29\]\[0\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[29\]\[1\] memory_block.v(37) " "Inferred latch for \"memory\[29\]\[1\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[29\]\[2\] memory_block.v(37) " "Inferred latch for \"memory\[29\]\[2\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[29\]\[3\] memory_block.v(37) " "Inferred latch for \"memory\[29\]\[3\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[29\]\[4\] memory_block.v(37) " "Inferred latch for \"memory\[29\]\[4\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[29\]\[5\] memory_block.v(37) " "Inferred latch for \"memory\[29\]\[5\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[29\]\[6\] memory_block.v(37) " "Inferred latch for \"memory\[29\]\[6\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[29\]\[7\] memory_block.v(37) " "Inferred latch for \"memory\[29\]\[7\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[29\]\[8\] memory_block.v(37) " "Inferred latch for \"memory\[29\]\[8\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[29\]\[9\] memory_block.v(37) " "Inferred latch for \"memory\[29\]\[9\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[29\]\[10\] memory_block.v(37) " "Inferred latch for \"memory\[29\]\[10\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[29\]\[11\] memory_block.v(37) " "Inferred latch for \"memory\[29\]\[11\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[29\]\[12\] memory_block.v(37) " "Inferred latch for \"memory\[29\]\[12\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[29\]\[13\] memory_block.v(37) " "Inferred latch for \"memory\[29\]\[13\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[29\]\[14\] memory_block.v(37) " "Inferred latch for \"memory\[29\]\[14\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[29\]\[15\] memory_block.v(37) " "Inferred latch for \"memory\[29\]\[15\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[29\]\[16\] memory_block.v(37) " "Inferred latch for \"memory\[29\]\[16\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[29\]\[17\] memory_block.v(37) " "Inferred latch for \"memory\[29\]\[17\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[29\]\[18\] memory_block.v(37) " "Inferred latch for \"memory\[29\]\[18\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[29\]\[19\] memory_block.v(37) " "Inferred latch for \"memory\[29\]\[19\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[29\]\[20\] memory_block.v(37) " "Inferred latch for \"memory\[29\]\[20\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[29\]\[21\] memory_block.v(37) " "Inferred latch for \"memory\[29\]\[21\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[29\]\[22\] memory_block.v(37) " "Inferred latch for \"memory\[29\]\[22\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[29\]\[23\] memory_block.v(37) " "Inferred latch for \"memory\[29\]\[23\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[29\]\[24\] memory_block.v(37) " "Inferred latch for \"memory\[29\]\[24\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[29\]\[25\] memory_block.v(37) " "Inferred latch for \"memory\[29\]\[25\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[29\]\[26\] memory_block.v(37) " "Inferred latch for \"memory\[29\]\[26\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[29\]\[27\] memory_block.v(37) " "Inferred latch for \"memory\[29\]\[27\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[29\]\[28\] memory_block.v(37) " "Inferred latch for \"memory\[29\]\[28\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[29\]\[29\] memory_block.v(37) " "Inferred latch for \"memory\[29\]\[29\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[29\]\[30\] memory_block.v(37) " "Inferred latch for \"memory\[29\]\[30\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[29\]\[31\] memory_block.v(37) " "Inferred latch for \"memory\[29\]\[31\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[30\]\[0\] memory_block.v(37) " "Inferred latch for \"memory\[30\]\[0\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[30\]\[1\] memory_block.v(37) " "Inferred latch for \"memory\[30\]\[1\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[30\]\[2\] memory_block.v(37) " "Inferred latch for \"memory\[30\]\[2\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[30\]\[3\] memory_block.v(37) " "Inferred latch for \"memory\[30\]\[3\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[30\]\[4\] memory_block.v(37) " "Inferred latch for \"memory\[30\]\[4\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[30\]\[5\] memory_block.v(37) " "Inferred latch for \"memory\[30\]\[5\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[30\]\[6\] memory_block.v(37) " "Inferred latch for \"memory\[30\]\[6\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[30\]\[7\] memory_block.v(37) " "Inferred latch for \"memory\[30\]\[7\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[30\]\[8\] memory_block.v(37) " "Inferred latch for \"memory\[30\]\[8\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[30\]\[9\] memory_block.v(37) " "Inferred latch for \"memory\[30\]\[9\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[30\]\[10\] memory_block.v(37) " "Inferred latch for \"memory\[30\]\[10\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[30\]\[11\] memory_block.v(37) " "Inferred latch for \"memory\[30\]\[11\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[30\]\[12\] memory_block.v(37) " "Inferred latch for \"memory\[30\]\[12\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[30\]\[13\] memory_block.v(37) " "Inferred latch for \"memory\[30\]\[13\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[30\]\[14\] memory_block.v(37) " "Inferred latch for \"memory\[30\]\[14\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[30\]\[15\] memory_block.v(37) " "Inferred latch for \"memory\[30\]\[15\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[30\]\[16\] memory_block.v(37) " "Inferred latch for \"memory\[30\]\[16\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[30\]\[17\] memory_block.v(37) " "Inferred latch for \"memory\[30\]\[17\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[30\]\[18\] memory_block.v(37) " "Inferred latch for \"memory\[30\]\[18\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[30\]\[19\] memory_block.v(37) " "Inferred latch for \"memory\[30\]\[19\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[30\]\[20\] memory_block.v(37) " "Inferred latch for \"memory\[30\]\[20\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[30\]\[21\] memory_block.v(37) " "Inferred latch for \"memory\[30\]\[21\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[30\]\[22\] memory_block.v(37) " "Inferred latch for \"memory\[30\]\[22\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[30\]\[23\] memory_block.v(37) " "Inferred latch for \"memory\[30\]\[23\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[30\]\[24\] memory_block.v(37) " "Inferred latch for \"memory\[30\]\[24\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[30\]\[25\] memory_block.v(37) " "Inferred latch for \"memory\[30\]\[25\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[30\]\[26\] memory_block.v(37) " "Inferred latch for \"memory\[30\]\[26\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[30\]\[27\] memory_block.v(37) " "Inferred latch for \"memory\[30\]\[27\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[30\]\[28\] memory_block.v(37) " "Inferred latch for \"memory\[30\]\[28\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[30\]\[29\] memory_block.v(37) " "Inferred latch for \"memory\[30\]\[29\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[30\]\[30\] memory_block.v(37) " "Inferred latch for \"memory\[30\]\[30\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[30\]\[31\] memory_block.v(37) " "Inferred latch for \"memory\[30\]\[31\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[31\]\[0\] memory_block.v(37) " "Inferred latch for \"memory\[31\]\[0\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[31\]\[1\] memory_block.v(37) " "Inferred latch for \"memory\[31\]\[1\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[31\]\[2\] memory_block.v(37) " "Inferred latch for \"memory\[31\]\[2\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[31\]\[3\] memory_block.v(37) " "Inferred latch for \"memory\[31\]\[3\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[31\]\[4\] memory_block.v(37) " "Inferred latch for \"memory\[31\]\[4\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[31\]\[5\] memory_block.v(37) " "Inferred latch for \"memory\[31\]\[5\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[31\]\[6\] memory_block.v(37) " "Inferred latch for \"memory\[31\]\[6\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[31\]\[7\] memory_block.v(37) " "Inferred latch for \"memory\[31\]\[7\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[31\]\[8\] memory_block.v(37) " "Inferred latch for \"memory\[31\]\[8\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[31\]\[9\] memory_block.v(37) " "Inferred latch for \"memory\[31\]\[9\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[31\]\[10\] memory_block.v(37) " "Inferred latch for \"memory\[31\]\[10\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[31\]\[11\] memory_block.v(37) " "Inferred latch for \"memory\[31\]\[11\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[31\]\[12\] memory_block.v(37) " "Inferred latch for \"memory\[31\]\[12\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[31\]\[13\] memory_block.v(37) " "Inferred latch for \"memory\[31\]\[13\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[31\]\[14\] memory_block.v(37) " "Inferred latch for \"memory\[31\]\[14\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[31\]\[15\] memory_block.v(37) " "Inferred latch for \"memory\[31\]\[15\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[31\]\[16\] memory_block.v(37) " "Inferred latch for \"memory\[31\]\[16\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[31\]\[17\] memory_block.v(37) " "Inferred latch for \"memory\[31\]\[17\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[31\]\[18\] memory_block.v(37) " "Inferred latch for \"memory\[31\]\[18\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[31\]\[19\] memory_block.v(37) " "Inferred latch for \"memory\[31\]\[19\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[31\]\[20\] memory_block.v(37) " "Inferred latch for \"memory\[31\]\[20\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[31\]\[21\] memory_block.v(37) " "Inferred latch for \"memory\[31\]\[21\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[31\]\[22\] memory_block.v(37) " "Inferred latch for \"memory\[31\]\[22\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[31\]\[23\] memory_block.v(37) " "Inferred latch for \"memory\[31\]\[23\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[31\]\[24\] memory_block.v(37) " "Inferred latch for \"memory\[31\]\[24\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[31\]\[25\] memory_block.v(37) " "Inferred latch for \"memory\[31\]\[25\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[31\]\[26\] memory_block.v(37) " "Inferred latch for \"memory\[31\]\[26\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[31\]\[27\] memory_block.v(37) " "Inferred latch for \"memory\[31\]\[27\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[31\]\[28\] memory_block.v(37) " "Inferred latch for \"memory\[31\]\[28\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[31\]\[29\] memory_block.v(37) " "Inferred latch for \"memory\[31\]\[29\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257653 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[31\]\[30\] memory_block.v(37) " "Inferred latch for \"memory\[31\]\[30\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[31\]\[31\] memory_block.v(37) " "Inferred latch for \"memory\[31\]\[31\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[32\]\[0\] memory_block.v(37) " "Inferred latch for \"memory\[32\]\[0\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[32\]\[1\] memory_block.v(37) " "Inferred latch for \"memory\[32\]\[1\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[32\]\[2\] memory_block.v(37) " "Inferred latch for \"memory\[32\]\[2\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[32\]\[3\] memory_block.v(37) " "Inferred latch for \"memory\[32\]\[3\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[32\]\[4\] memory_block.v(37) " "Inferred latch for \"memory\[32\]\[4\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[32\]\[5\] memory_block.v(37) " "Inferred latch for \"memory\[32\]\[5\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[32\]\[6\] memory_block.v(37) " "Inferred latch for \"memory\[32\]\[6\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[32\]\[7\] memory_block.v(37) " "Inferred latch for \"memory\[32\]\[7\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[32\]\[8\] memory_block.v(37) " "Inferred latch for \"memory\[32\]\[8\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[32\]\[9\] memory_block.v(37) " "Inferred latch for \"memory\[32\]\[9\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[32\]\[10\] memory_block.v(37) " "Inferred latch for \"memory\[32\]\[10\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[32\]\[11\] memory_block.v(37) " "Inferred latch for \"memory\[32\]\[11\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[32\]\[12\] memory_block.v(37) " "Inferred latch for \"memory\[32\]\[12\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[32\]\[13\] memory_block.v(37) " "Inferred latch for \"memory\[32\]\[13\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[32\]\[14\] memory_block.v(37) " "Inferred latch for \"memory\[32\]\[14\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[32\]\[15\] memory_block.v(37) " "Inferred latch for \"memory\[32\]\[15\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[32\]\[16\] memory_block.v(37) " "Inferred latch for \"memory\[32\]\[16\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[32\]\[17\] memory_block.v(37) " "Inferred latch for \"memory\[32\]\[17\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[32\]\[18\] memory_block.v(37) " "Inferred latch for \"memory\[32\]\[18\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[32\]\[19\] memory_block.v(37) " "Inferred latch for \"memory\[32\]\[19\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[32\]\[20\] memory_block.v(37) " "Inferred latch for \"memory\[32\]\[20\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[32\]\[21\] memory_block.v(37) " "Inferred latch for \"memory\[32\]\[21\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[32\]\[22\] memory_block.v(37) " "Inferred latch for \"memory\[32\]\[22\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[32\]\[23\] memory_block.v(37) " "Inferred latch for \"memory\[32\]\[23\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[32\]\[24\] memory_block.v(37) " "Inferred latch for \"memory\[32\]\[24\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[32\]\[25\] memory_block.v(37) " "Inferred latch for \"memory\[32\]\[25\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[32\]\[26\] memory_block.v(37) " "Inferred latch for \"memory\[32\]\[26\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[32\]\[27\] memory_block.v(37) " "Inferred latch for \"memory\[32\]\[27\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[32\]\[28\] memory_block.v(37) " "Inferred latch for \"memory\[32\]\[28\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[32\]\[29\] memory_block.v(37) " "Inferred latch for \"memory\[32\]\[29\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[32\]\[30\] memory_block.v(37) " "Inferred latch for \"memory\[32\]\[30\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[32\]\[31\] memory_block.v(37) " "Inferred latch for \"memory\[32\]\[31\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[33\]\[0\] memory_block.v(37) " "Inferred latch for \"memory\[33\]\[0\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[33\]\[1\] memory_block.v(37) " "Inferred latch for \"memory\[33\]\[1\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[33\]\[2\] memory_block.v(37) " "Inferred latch for \"memory\[33\]\[2\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[33\]\[3\] memory_block.v(37) " "Inferred latch for \"memory\[33\]\[3\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[33\]\[4\] memory_block.v(37) " "Inferred latch for \"memory\[33\]\[4\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[33\]\[5\] memory_block.v(37) " "Inferred latch for \"memory\[33\]\[5\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[33\]\[6\] memory_block.v(37) " "Inferred latch for \"memory\[33\]\[6\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[33\]\[7\] memory_block.v(37) " "Inferred latch for \"memory\[33\]\[7\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[33\]\[8\] memory_block.v(37) " "Inferred latch for \"memory\[33\]\[8\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[33\]\[9\] memory_block.v(37) " "Inferred latch for \"memory\[33\]\[9\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[33\]\[10\] memory_block.v(37) " "Inferred latch for \"memory\[33\]\[10\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[33\]\[11\] memory_block.v(37) " "Inferred latch for \"memory\[33\]\[11\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[33\]\[12\] memory_block.v(37) " "Inferred latch for \"memory\[33\]\[12\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[33\]\[13\] memory_block.v(37) " "Inferred latch for \"memory\[33\]\[13\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[33\]\[14\] memory_block.v(37) " "Inferred latch for \"memory\[33\]\[14\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[33\]\[15\] memory_block.v(37) " "Inferred latch for \"memory\[33\]\[15\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[33\]\[16\] memory_block.v(37) " "Inferred latch for \"memory\[33\]\[16\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[33\]\[17\] memory_block.v(37) " "Inferred latch for \"memory\[33\]\[17\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[33\]\[18\] memory_block.v(37) " "Inferred latch for \"memory\[33\]\[18\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[33\]\[19\] memory_block.v(37) " "Inferred latch for \"memory\[33\]\[19\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[33\]\[20\] memory_block.v(37) " "Inferred latch for \"memory\[33\]\[20\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[33\]\[21\] memory_block.v(37) " "Inferred latch for \"memory\[33\]\[21\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[33\]\[22\] memory_block.v(37) " "Inferred latch for \"memory\[33\]\[22\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[33\]\[23\] memory_block.v(37) " "Inferred latch for \"memory\[33\]\[23\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[33\]\[24\] memory_block.v(37) " "Inferred latch for \"memory\[33\]\[24\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[33\]\[25\] memory_block.v(37) " "Inferred latch for \"memory\[33\]\[25\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[33\]\[26\] memory_block.v(37) " "Inferred latch for \"memory\[33\]\[26\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[33\]\[27\] memory_block.v(37) " "Inferred latch for \"memory\[33\]\[27\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[33\]\[28\] memory_block.v(37) " "Inferred latch for \"memory\[33\]\[28\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[33\]\[29\] memory_block.v(37) " "Inferred latch for \"memory\[33\]\[29\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[33\]\[30\] memory_block.v(37) " "Inferred latch for \"memory\[33\]\[30\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[33\]\[31\] memory_block.v(37) " "Inferred latch for \"memory\[33\]\[31\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[34\]\[0\] memory_block.v(37) " "Inferred latch for \"memory\[34\]\[0\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[34\]\[1\] memory_block.v(37) " "Inferred latch for \"memory\[34\]\[1\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[34\]\[2\] memory_block.v(37) " "Inferred latch for \"memory\[34\]\[2\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[34\]\[3\] memory_block.v(37) " "Inferred latch for \"memory\[34\]\[3\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[34\]\[4\] memory_block.v(37) " "Inferred latch for \"memory\[34\]\[4\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[34\]\[5\] memory_block.v(37) " "Inferred latch for \"memory\[34\]\[5\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[34\]\[6\] memory_block.v(37) " "Inferred latch for \"memory\[34\]\[6\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[34\]\[7\] memory_block.v(37) " "Inferred latch for \"memory\[34\]\[7\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[34\]\[8\] memory_block.v(37) " "Inferred latch for \"memory\[34\]\[8\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[34\]\[9\] memory_block.v(37) " "Inferred latch for \"memory\[34\]\[9\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[34\]\[10\] memory_block.v(37) " "Inferred latch for \"memory\[34\]\[10\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[34\]\[11\] memory_block.v(37) " "Inferred latch for \"memory\[34\]\[11\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[34\]\[12\] memory_block.v(37) " "Inferred latch for \"memory\[34\]\[12\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[34\]\[13\] memory_block.v(37) " "Inferred latch for \"memory\[34\]\[13\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[34\]\[14\] memory_block.v(37) " "Inferred latch for \"memory\[34\]\[14\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[34\]\[15\] memory_block.v(37) " "Inferred latch for \"memory\[34\]\[15\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[34\]\[16\] memory_block.v(37) " "Inferred latch for \"memory\[34\]\[16\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[34\]\[17\] memory_block.v(37) " "Inferred latch for \"memory\[34\]\[17\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[34\]\[18\] memory_block.v(37) " "Inferred latch for \"memory\[34\]\[18\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[34\]\[19\] memory_block.v(37) " "Inferred latch for \"memory\[34\]\[19\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[34\]\[20\] memory_block.v(37) " "Inferred latch for \"memory\[34\]\[20\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[34\]\[21\] memory_block.v(37) " "Inferred latch for \"memory\[34\]\[21\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[34\]\[22\] memory_block.v(37) " "Inferred latch for \"memory\[34\]\[22\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[34\]\[23\] memory_block.v(37) " "Inferred latch for \"memory\[34\]\[23\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[34\]\[24\] memory_block.v(37) " "Inferred latch for \"memory\[34\]\[24\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[34\]\[25\] memory_block.v(37) " "Inferred latch for \"memory\[34\]\[25\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[34\]\[26\] memory_block.v(37) " "Inferred latch for \"memory\[34\]\[26\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[34\]\[27\] memory_block.v(37) " "Inferred latch for \"memory\[34\]\[27\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[34\]\[28\] memory_block.v(37) " "Inferred latch for \"memory\[34\]\[28\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[34\]\[29\] memory_block.v(37) " "Inferred latch for \"memory\[34\]\[29\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[34\]\[30\] memory_block.v(37) " "Inferred latch for \"memory\[34\]\[30\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[34\]\[31\] memory_block.v(37) " "Inferred latch for \"memory\[34\]\[31\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[35\]\[0\] memory_block.v(37) " "Inferred latch for \"memory\[35\]\[0\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[35\]\[1\] memory_block.v(37) " "Inferred latch for \"memory\[35\]\[1\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[35\]\[2\] memory_block.v(37) " "Inferred latch for \"memory\[35\]\[2\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[35\]\[3\] memory_block.v(37) " "Inferred latch for \"memory\[35\]\[3\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[35\]\[4\] memory_block.v(37) " "Inferred latch for \"memory\[35\]\[4\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[35\]\[5\] memory_block.v(37) " "Inferred latch for \"memory\[35\]\[5\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[35\]\[6\] memory_block.v(37) " "Inferred latch for \"memory\[35\]\[6\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[35\]\[7\] memory_block.v(37) " "Inferred latch for \"memory\[35\]\[7\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[35\]\[8\] memory_block.v(37) " "Inferred latch for \"memory\[35\]\[8\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[35\]\[9\] memory_block.v(37) " "Inferred latch for \"memory\[35\]\[9\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[35\]\[10\] memory_block.v(37) " "Inferred latch for \"memory\[35\]\[10\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[35\]\[11\] memory_block.v(37) " "Inferred latch for \"memory\[35\]\[11\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[35\]\[12\] memory_block.v(37) " "Inferred latch for \"memory\[35\]\[12\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[35\]\[13\] memory_block.v(37) " "Inferred latch for \"memory\[35\]\[13\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[35\]\[14\] memory_block.v(37) " "Inferred latch for \"memory\[35\]\[14\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[35\]\[15\] memory_block.v(37) " "Inferred latch for \"memory\[35\]\[15\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[35\]\[16\] memory_block.v(37) " "Inferred latch for \"memory\[35\]\[16\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[35\]\[17\] memory_block.v(37) " "Inferred latch for \"memory\[35\]\[17\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[35\]\[18\] memory_block.v(37) " "Inferred latch for \"memory\[35\]\[18\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[35\]\[19\] memory_block.v(37) " "Inferred latch for \"memory\[35\]\[19\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[35\]\[20\] memory_block.v(37) " "Inferred latch for \"memory\[35\]\[20\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[35\]\[21\] memory_block.v(37) " "Inferred latch for \"memory\[35\]\[21\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[35\]\[22\] memory_block.v(37) " "Inferred latch for \"memory\[35\]\[22\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[35\]\[23\] memory_block.v(37) " "Inferred latch for \"memory\[35\]\[23\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[35\]\[24\] memory_block.v(37) " "Inferred latch for \"memory\[35\]\[24\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[35\]\[25\] memory_block.v(37) " "Inferred latch for \"memory\[35\]\[25\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[35\]\[26\] memory_block.v(37) " "Inferred latch for \"memory\[35\]\[26\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[35\]\[27\] memory_block.v(37) " "Inferred latch for \"memory\[35\]\[27\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[35\]\[28\] memory_block.v(37) " "Inferred latch for \"memory\[35\]\[28\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[35\]\[29\] memory_block.v(37) " "Inferred latch for \"memory\[35\]\[29\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[35\]\[30\] memory_block.v(37) " "Inferred latch for \"memory\[35\]\[30\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[35\]\[31\] memory_block.v(37) " "Inferred latch for \"memory\[35\]\[31\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[36\]\[0\] memory_block.v(37) " "Inferred latch for \"memory\[36\]\[0\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[36\]\[1\] memory_block.v(37) " "Inferred latch for \"memory\[36\]\[1\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[36\]\[2\] memory_block.v(37) " "Inferred latch for \"memory\[36\]\[2\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[36\]\[3\] memory_block.v(37) " "Inferred latch for \"memory\[36\]\[3\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[36\]\[4\] memory_block.v(37) " "Inferred latch for \"memory\[36\]\[4\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[36\]\[5\] memory_block.v(37) " "Inferred latch for \"memory\[36\]\[5\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[36\]\[6\] memory_block.v(37) " "Inferred latch for \"memory\[36\]\[6\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[36\]\[7\] memory_block.v(37) " "Inferred latch for \"memory\[36\]\[7\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[36\]\[8\] memory_block.v(37) " "Inferred latch for \"memory\[36\]\[8\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[36\]\[9\] memory_block.v(37) " "Inferred latch for \"memory\[36\]\[9\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[36\]\[10\] memory_block.v(37) " "Inferred latch for \"memory\[36\]\[10\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[36\]\[11\] memory_block.v(37) " "Inferred latch for \"memory\[36\]\[11\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[36\]\[12\] memory_block.v(37) " "Inferred latch for \"memory\[36\]\[12\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[36\]\[13\] memory_block.v(37) " "Inferred latch for \"memory\[36\]\[13\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[36\]\[14\] memory_block.v(37) " "Inferred latch for \"memory\[36\]\[14\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[36\]\[15\] memory_block.v(37) " "Inferred latch for \"memory\[36\]\[15\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[36\]\[16\] memory_block.v(37) " "Inferred latch for \"memory\[36\]\[16\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[36\]\[17\] memory_block.v(37) " "Inferred latch for \"memory\[36\]\[17\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257657 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[36\]\[18\] memory_block.v(37) " "Inferred latch for \"memory\[36\]\[18\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[36\]\[19\] memory_block.v(37) " "Inferred latch for \"memory\[36\]\[19\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[36\]\[20\] memory_block.v(37) " "Inferred latch for \"memory\[36\]\[20\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[36\]\[21\] memory_block.v(37) " "Inferred latch for \"memory\[36\]\[21\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[36\]\[22\] memory_block.v(37) " "Inferred latch for \"memory\[36\]\[22\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[36\]\[23\] memory_block.v(37) " "Inferred latch for \"memory\[36\]\[23\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[36\]\[24\] memory_block.v(37) " "Inferred latch for \"memory\[36\]\[24\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[36\]\[25\] memory_block.v(37) " "Inferred latch for \"memory\[36\]\[25\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[36\]\[26\] memory_block.v(37) " "Inferred latch for \"memory\[36\]\[26\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[36\]\[27\] memory_block.v(37) " "Inferred latch for \"memory\[36\]\[27\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[36\]\[28\] memory_block.v(37) " "Inferred latch for \"memory\[36\]\[28\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[36\]\[29\] memory_block.v(37) " "Inferred latch for \"memory\[36\]\[29\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[36\]\[30\] memory_block.v(37) " "Inferred latch for \"memory\[36\]\[30\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[36\]\[31\] memory_block.v(37) " "Inferred latch for \"memory\[36\]\[31\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[37\]\[0\] memory_block.v(37) " "Inferred latch for \"memory\[37\]\[0\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[37\]\[1\] memory_block.v(37) " "Inferred latch for \"memory\[37\]\[1\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[37\]\[2\] memory_block.v(37) " "Inferred latch for \"memory\[37\]\[2\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[37\]\[3\] memory_block.v(37) " "Inferred latch for \"memory\[37\]\[3\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[37\]\[4\] memory_block.v(37) " "Inferred latch for \"memory\[37\]\[4\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[37\]\[5\] memory_block.v(37) " "Inferred latch for \"memory\[37\]\[5\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[37\]\[6\] memory_block.v(37) " "Inferred latch for \"memory\[37\]\[6\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[37\]\[7\] memory_block.v(37) " "Inferred latch for \"memory\[37\]\[7\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[37\]\[8\] memory_block.v(37) " "Inferred latch for \"memory\[37\]\[8\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[37\]\[9\] memory_block.v(37) " "Inferred latch for \"memory\[37\]\[9\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[37\]\[10\] memory_block.v(37) " "Inferred latch for \"memory\[37\]\[10\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[37\]\[11\] memory_block.v(37) " "Inferred latch for \"memory\[37\]\[11\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[37\]\[12\] memory_block.v(37) " "Inferred latch for \"memory\[37\]\[12\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[37\]\[13\] memory_block.v(37) " "Inferred latch for \"memory\[37\]\[13\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[37\]\[14\] memory_block.v(37) " "Inferred latch for \"memory\[37\]\[14\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[37\]\[15\] memory_block.v(37) " "Inferred latch for \"memory\[37\]\[15\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[37\]\[16\] memory_block.v(37) " "Inferred latch for \"memory\[37\]\[16\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[37\]\[17\] memory_block.v(37) " "Inferred latch for \"memory\[37\]\[17\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[37\]\[18\] memory_block.v(37) " "Inferred latch for \"memory\[37\]\[18\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[37\]\[19\] memory_block.v(37) " "Inferred latch for \"memory\[37\]\[19\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[37\]\[20\] memory_block.v(37) " "Inferred latch for \"memory\[37\]\[20\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[37\]\[21\] memory_block.v(37) " "Inferred latch for \"memory\[37\]\[21\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[37\]\[22\] memory_block.v(37) " "Inferred latch for \"memory\[37\]\[22\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[37\]\[23\] memory_block.v(37) " "Inferred latch for \"memory\[37\]\[23\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[37\]\[24\] memory_block.v(37) " "Inferred latch for \"memory\[37\]\[24\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[37\]\[25\] memory_block.v(37) " "Inferred latch for \"memory\[37\]\[25\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[37\]\[26\] memory_block.v(37) " "Inferred latch for \"memory\[37\]\[26\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[37\]\[27\] memory_block.v(37) " "Inferred latch for \"memory\[37\]\[27\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[37\]\[28\] memory_block.v(37) " "Inferred latch for \"memory\[37\]\[28\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[37\]\[29\] memory_block.v(37) " "Inferred latch for \"memory\[37\]\[29\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[37\]\[30\] memory_block.v(37) " "Inferred latch for \"memory\[37\]\[30\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[37\]\[31\] memory_block.v(37) " "Inferred latch for \"memory\[37\]\[31\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[38\]\[0\] memory_block.v(37) " "Inferred latch for \"memory\[38\]\[0\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[38\]\[1\] memory_block.v(37) " "Inferred latch for \"memory\[38\]\[1\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[38\]\[2\] memory_block.v(37) " "Inferred latch for \"memory\[38\]\[2\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[38\]\[3\] memory_block.v(37) " "Inferred latch for \"memory\[38\]\[3\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[38\]\[4\] memory_block.v(37) " "Inferred latch for \"memory\[38\]\[4\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[38\]\[5\] memory_block.v(37) " "Inferred latch for \"memory\[38\]\[5\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[38\]\[6\] memory_block.v(37) " "Inferred latch for \"memory\[38\]\[6\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[38\]\[7\] memory_block.v(37) " "Inferred latch for \"memory\[38\]\[7\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[38\]\[8\] memory_block.v(37) " "Inferred latch for \"memory\[38\]\[8\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[38\]\[9\] memory_block.v(37) " "Inferred latch for \"memory\[38\]\[9\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[38\]\[10\] memory_block.v(37) " "Inferred latch for \"memory\[38\]\[10\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[38\]\[11\] memory_block.v(37) " "Inferred latch for \"memory\[38\]\[11\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[38\]\[12\] memory_block.v(37) " "Inferred latch for \"memory\[38\]\[12\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[38\]\[13\] memory_block.v(37) " "Inferred latch for \"memory\[38\]\[13\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[38\]\[14\] memory_block.v(37) " "Inferred latch for \"memory\[38\]\[14\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[38\]\[15\] memory_block.v(37) " "Inferred latch for \"memory\[38\]\[15\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[38\]\[16\] memory_block.v(37) " "Inferred latch for \"memory\[38\]\[16\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[38\]\[17\] memory_block.v(37) " "Inferred latch for \"memory\[38\]\[17\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[38\]\[18\] memory_block.v(37) " "Inferred latch for \"memory\[38\]\[18\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[38\]\[19\] memory_block.v(37) " "Inferred latch for \"memory\[38\]\[19\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[38\]\[20\] memory_block.v(37) " "Inferred latch for \"memory\[38\]\[20\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[38\]\[21\] memory_block.v(37) " "Inferred latch for \"memory\[38\]\[21\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[38\]\[22\] memory_block.v(37) " "Inferred latch for \"memory\[38\]\[22\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[38\]\[23\] memory_block.v(37) " "Inferred latch for \"memory\[38\]\[23\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[38\]\[24\] memory_block.v(37) " "Inferred latch for \"memory\[38\]\[24\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[38\]\[25\] memory_block.v(37) " "Inferred latch for \"memory\[38\]\[25\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[38\]\[26\] memory_block.v(37) " "Inferred latch for \"memory\[38\]\[26\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[38\]\[27\] memory_block.v(37) " "Inferred latch for \"memory\[38\]\[27\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[38\]\[28\] memory_block.v(37) " "Inferred latch for \"memory\[38\]\[28\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[38\]\[29\] memory_block.v(37) " "Inferred latch for \"memory\[38\]\[29\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[38\]\[30\] memory_block.v(37) " "Inferred latch for \"memory\[38\]\[30\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[38\]\[31\] memory_block.v(37) " "Inferred latch for \"memory\[38\]\[31\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[39\]\[0\] memory_block.v(37) " "Inferred latch for \"memory\[39\]\[0\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[39\]\[1\] memory_block.v(37) " "Inferred latch for \"memory\[39\]\[1\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[39\]\[2\] memory_block.v(37) " "Inferred latch for \"memory\[39\]\[2\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[39\]\[3\] memory_block.v(37) " "Inferred latch for \"memory\[39\]\[3\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[39\]\[4\] memory_block.v(37) " "Inferred latch for \"memory\[39\]\[4\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[39\]\[5\] memory_block.v(37) " "Inferred latch for \"memory\[39\]\[5\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[39\]\[6\] memory_block.v(37) " "Inferred latch for \"memory\[39\]\[6\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[39\]\[7\] memory_block.v(37) " "Inferred latch for \"memory\[39\]\[7\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[39\]\[8\] memory_block.v(37) " "Inferred latch for \"memory\[39\]\[8\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[39\]\[9\] memory_block.v(37) " "Inferred latch for \"memory\[39\]\[9\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[39\]\[10\] memory_block.v(37) " "Inferred latch for \"memory\[39\]\[10\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[39\]\[11\] memory_block.v(37) " "Inferred latch for \"memory\[39\]\[11\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[39\]\[12\] memory_block.v(37) " "Inferred latch for \"memory\[39\]\[12\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[39\]\[13\] memory_block.v(37) " "Inferred latch for \"memory\[39\]\[13\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[39\]\[14\] memory_block.v(37) " "Inferred latch for \"memory\[39\]\[14\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[39\]\[15\] memory_block.v(37) " "Inferred latch for \"memory\[39\]\[15\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[39\]\[16\] memory_block.v(37) " "Inferred latch for \"memory\[39\]\[16\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[39\]\[17\] memory_block.v(37) " "Inferred latch for \"memory\[39\]\[17\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[39\]\[18\] memory_block.v(37) " "Inferred latch for \"memory\[39\]\[18\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[39\]\[19\] memory_block.v(37) " "Inferred latch for \"memory\[39\]\[19\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[39\]\[20\] memory_block.v(37) " "Inferred latch for \"memory\[39\]\[20\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[39\]\[21\] memory_block.v(37) " "Inferred latch for \"memory\[39\]\[21\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[39\]\[22\] memory_block.v(37) " "Inferred latch for \"memory\[39\]\[22\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[39\]\[23\] memory_block.v(37) " "Inferred latch for \"memory\[39\]\[23\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[39\]\[24\] memory_block.v(37) " "Inferred latch for \"memory\[39\]\[24\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[39\]\[25\] memory_block.v(37) " "Inferred latch for \"memory\[39\]\[25\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[39\]\[26\] memory_block.v(37) " "Inferred latch for \"memory\[39\]\[26\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[39\]\[27\] memory_block.v(37) " "Inferred latch for \"memory\[39\]\[27\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[39\]\[28\] memory_block.v(37) " "Inferred latch for \"memory\[39\]\[28\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[39\]\[29\] memory_block.v(37) " "Inferred latch for \"memory\[39\]\[29\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[39\]\[30\] memory_block.v(37) " "Inferred latch for \"memory\[39\]\[30\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[39\]\[31\] memory_block.v(37) " "Inferred latch for \"memory\[39\]\[31\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[40\]\[0\] memory_block.v(37) " "Inferred latch for \"memory\[40\]\[0\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[40\]\[1\] memory_block.v(37) " "Inferred latch for \"memory\[40\]\[1\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[40\]\[2\] memory_block.v(37) " "Inferred latch for \"memory\[40\]\[2\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[40\]\[3\] memory_block.v(37) " "Inferred latch for \"memory\[40\]\[3\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[40\]\[4\] memory_block.v(37) " "Inferred latch for \"memory\[40\]\[4\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[40\]\[5\] memory_block.v(37) " "Inferred latch for \"memory\[40\]\[5\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[40\]\[6\] memory_block.v(37) " "Inferred latch for \"memory\[40\]\[6\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[40\]\[7\] memory_block.v(37) " "Inferred latch for \"memory\[40\]\[7\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[40\]\[8\] memory_block.v(37) " "Inferred latch for \"memory\[40\]\[8\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[40\]\[9\] memory_block.v(37) " "Inferred latch for \"memory\[40\]\[9\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[40\]\[10\] memory_block.v(37) " "Inferred latch for \"memory\[40\]\[10\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[40\]\[11\] memory_block.v(37) " "Inferred latch for \"memory\[40\]\[11\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[40\]\[12\] memory_block.v(37) " "Inferred latch for \"memory\[40\]\[12\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[40\]\[13\] memory_block.v(37) " "Inferred latch for \"memory\[40\]\[13\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[40\]\[14\] memory_block.v(37) " "Inferred latch for \"memory\[40\]\[14\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[40\]\[15\] memory_block.v(37) " "Inferred latch for \"memory\[40\]\[15\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[40\]\[16\] memory_block.v(37) " "Inferred latch for \"memory\[40\]\[16\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[40\]\[17\] memory_block.v(37) " "Inferred latch for \"memory\[40\]\[17\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[40\]\[18\] memory_block.v(37) " "Inferred latch for \"memory\[40\]\[18\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[40\]\[19\] memory_block.v(37) " "Inferred latch for \"memory\[40\]\[19\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[40\]\[20\] memory_block.v(37) " "Inferred latch for \"memory\[40\]\[20\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[40\]\[21\] memory_block.v(37) " "Inferred latch for \"memory\[40\]\[21\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[40\]\[22\] memory_block.v(37) " "Inferred latch for \"memory\[40\]\[22\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[40\]\[23\] memory_block.v(37) " "Inferred latch for \"memory\[40\]\[23\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[40\]\[24\] memory_block.v(37) " "Inferred latch for \"memory\[40\]\[24\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[40\]\[25\] memory_block.v(37) " "Inferred latch for \"memory\[40\]\[25\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[40\]\[26\] memory_block.v(37) " "Inferred latch for \"memory\[40\]\[26\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[40\]\[27\] memory_block.v(37) " "Inferred latch for \"memory\[40\]\[27\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[40\]\[28\] memory_block.v(37) " "Inferred latch for \"memory\[40\]\[28\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[40\]\[29\] memory_block.v(37) " "Inferred latch for \"memory\[40\]\[29\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[40\]\[30\] memory_block.v(37) " "Inferred latch for \"memory\[40\]\[30\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[40\]\[31\] memory_block.v(37) " "Inferred latch for \"memory\[40\]\[31\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[41\]\[0\] memory_block.v(37) " "Inferred latch for \"memory\[41\]\[0\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[41\]\[1\] memory_block.v(37) " "Inferred latch for \"memory\[41\]\[1\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[41\]\[2\] memory_block.v(37) " "Inferred latch for \"memory\[41\]\[2\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[41\]\[3\] memory_block.v(37) " "Inferred latch for \"memory\[41\]\[3\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[41\]\[4\] memory_block.v(37) " "Inferred latch for \"memory\[41\]\[4\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257661 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[41\]\[5\] memory_block.v(37) " "Inferred latch for \"memory\[41\]\[5\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[41\]\[6\] memory_block.v(37) " "Inferred latch for \"memory\[41\]\[6\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[41\]\[7\] memory_block.v(37) " "Inferred latch for \"memory\[41\]\[7\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[41\]\[8\] memory_block.v(37) " "Inferred latch for \"memory\[41\]\[8\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[41\]\[9\] memory_block.v(37) " "Inferred latch for \"memory\[41\]\[9\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[41\]\[10\] memory_block.v(37) " "Inferred latch for \"memory\[41\]\[10\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[41\]\[11\] memory_block.v(37) " "Inferred latch for \"memory\[41\]\[11\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[41\]\[12\] memory_block.v(37) " "Inferred latch for \"memory\[41\]\[12\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[41\]\[13\] memory_block.v(37) " "Inferred latch for \"memory\[41\]\[13\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[41\]\[14\] memory_block.v(37) " "Inferred latch for \"memory\[41\]\[14\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[41\]\[15\] memory_block.v(37) " "Inferred latch for \"memory\[41\]\[15\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[41\]\[16\] memory_block.v(37) " "Inferred latch for \"memory\[41\]\[16\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[41\]\[17\] memory_block.v(37) " "Inferred latch for \"memory\[41\]\[17\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[41\]\[18\] memory_block.v(37) " "Inferred latch for \"memory\[41\]\[18\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[41\]\[19\] memory_block.v(37) " "Inferred latch for \"memory\[41\]\[19\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[41\]\[20\] memory_block.v(37) " "Inferred latch for \"memory\[41\]\[20\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[41\]\[21\] memory_block.v(37) " "Inferred latch for \"memory\[41\]\[21\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[41\]\[22\] memory_block.v(37) " "Inferred latch for \"memory\[41\]\[22\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[41\]\[23\] memory_block.v(37) " "Inferred latch for \"memory\[41\]\[23\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[41\]\[24\] memory_block.v(37) " "Inferred latch for \"memory\[41\]\[24\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[41\]\[25\] memory_block.v(37) " "Inferred latch for \"memory\[41\]\[25\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[41\]\[26\] memory_block.v(37) " "Inferred latch for \"memory\[41\]\[26\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[41\]\[27\] memory_block.v(37) " "Inferred latch for \"memory\[41\]\[27\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[41\]\[28\] memory_block.v(37) " "Inferred latch for \"memory\[41\]\[28\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[41\]\[29\] memory_block.v(37) " "Inferred latch for \"memory\[41\]\[29\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[41\]\[30\] memory_block.v(37) " "Inferred latch for \"memory\[41\]\[30\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[41\]\[31\] memory_block.v(37) " "Inferred latch for \"memory\[41\]\[31\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[42\]\[0\] memory_block.v(37) " "Inferred latch for \"memory\[42\]\[0\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[42\]\[1\] memory_block.v(37) " "Inferred latch for \"memory\[42\]\[1\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[42\]\[2\] memory_block.v(37) " "Inferred latch for \"memory\[42\]\[2\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[42\]\[3\] memory_block.v(37) " "Inferred latch for \"memory\[42\]\[3\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[42\]\[4\] memory_block.v(37) " "Inferred latch for \"memory\[42\]\[4\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[42\]\[5\] memory_block.v(37) " "Inferred latch for \"memory\[42\]\[5\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[42\]\[6\] memory_block.v(37) " "Inferred latch for \"memory\[42\]\[6\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[42\]\[7\] memory_block.v(37) " "Inferred latch for \"memory\[42\]\[7\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[42\]\[8\] memory_block.v(37) " "Inferred latch for \"memory\[42\]\[8\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[42\]\[9\] memory_block.v(37) " "Inferred latch for \"memory\[42\]\[9\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[42\]\[10\] memory_block.v(37) " "Inferred latch for \"memory\[42\]\[10\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[42\]\[11\] memory_block.v(37) " "Inferred latch for \"memory\[42\]\[11\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[42\]\[12\] memory_block.v(37) " "Inferred latch for \"memory\[42\]\[12\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[42\]\[13\] memory_block.v(37) " "Inferred latch for \"memory\[42\]\[13\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[42\]\[14\] memory_block.v(37) " "Inferred latch for \"memory\[42\]\[14\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[42\]\[15\] memory_block.v(37) " "Inferred latch for \"memory\[42\]\[15\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[42\]\[16\] memory_block.v(37) " "Inferred latch for \"memory\[42\]\[16\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[42\]\[17\] memory_block.v(37) " "Inferred latch for \"memory\[42\]\[17\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[42\]\[18\] memory_block.v(37) " "Inferred latch for \"memory\[42\]\[18\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[42\]\[19\] memory_block.v(37) " "Inferred latch for \"memory\[42\]\[19\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[42\]\[20\] memory_block.v(37) " "Inferred latch for \"memory\[42\]\[20\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[42\]\[21\] memory_block.v(37) " "Inferred latch for \"memory\[42\]\[21\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[42\]\[22\] memory_block.v(37) " "Inferred latch for \"memory\[42\]\[22\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[42\]\[23\] memory_block.v(37) " "Inferred latch for \"memory\[42\]\[23\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[42\]\[24\] memory_block.v(37) " "Inferred latch for \"memory\[42\]\[24\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[42\]\[25\] memory_block.v(37) " "Inferred latch for \"memory\[42\]\[25\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[42\]\[26\] memory_block.v(37) " "Inferred latch for \"memory\[42\]\[26\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[42\]\[27\] memory_block.v(37) " "Inferred latch for \"memory\[42\]\[27\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[42\]\[28\] memory_block.v(37) " "Inferred latch for \"memory\[42\]\[28\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[42\]\[29\] memory_block.v(37) " "Inferred latch for \"memory\[42\]\[29\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[42\]\[30\] memory_block.v(37) " "Inferred latch for \"memory\[42\]\[30\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[42\]\[31\] memory_block.v(37) " "Inferred latch for \"memory\[42\]\[31\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[43\]\[0\] memory_block.v(37) " "Inferred latch for \"memory\[43\]\[0\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[43\]\[1\] memory_block.v(37) " "Inferred latch for \"memory\[43\]\[1\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[43\]\[2\] memory_block.v(37) " "Inferred latch for \"memory\[43\]\[2\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[43\]\[3\] memory_block.v(37) " "Inferred latch for \"memory\[43\]\[3\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[43\]\[4\] memory_block.v(37) " "Inferred latch for \"memory\[43\]\[4\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[43\]\[5\] memory_block.v(37) " "Inferred latch for \"memory\[43\]\[5\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[43\]\[6\] memory_block.v(37) " "Inferred latch for \"memory\[43\]\[6\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[43\]\[7\] memory_block.v(37) " "Inferred latch for \"memory\[43\]\[7\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[43\]\[8\] memory_block.v(37) " "Inferred latch for \"memory\[43\]\[8\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[43\]\[9\] memory_block.v(37) " "Inferred latch for \"memory\[43\]\[9\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[43\]\[10\] memory_block.v(37) " "Inferred latch for \"memory\[43\]\[10\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[43\]\[11\] memory_block.v(37) " "Inferred latch for \"memory\[43\]\[11\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[43\]\[12\] memory_block.v(37) " "Inferred latch for \"memory\[43\]\[12\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[43\]\[13\] memory_block.v(37) " "Inferred latch for \"memory\[43\]\[13\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[43\]\[14\] memory_block.v(37) " "Inferred latch for \"memory\[43\]\[14\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[43\]\[15\] memory_block.v(37) " "Inferred latch for \"memory\[43\]\[15\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[43\]\[16\] memory_block.v(37) " "Inferred latch for \"memory\[43\]\[16\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[43\]\[17\] memory_block.v(37) " "Inferred latch for \"memory\[43\]\[17\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[43\]\[18\] memory_block.v(37) " "Inferred latch for \"memory\[43\]\[18\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[43\]\[19\] memory_block.v(37) " "Inferred latch for \"memory\[43\]\[19\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[43\]\[20\] memory_block.v(37) " "Inferred latch for \"memory\[43\]\[20\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[43\]\[21\] memory_block.v(37) " "Inferred latch for \"memory\[43\]\[21\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[43\]\[22\] memory_block.v(37) " "Inferred latch for \"memory\[43\]\[22\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[43\]\[23\] memory_block.v(37) " "Inferred latch for \"memory\[43\]\[23\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[43\]\[24\] memory_block.v(37) " "Inferred latch for \"memory\[43\]\[24\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[43\]\[25\] memory_block.v(37) " "Inferred latch for \"memory\[43\]\[25\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[43\]\[26\] memory_block.v(37) " "Inferred latch for \"memory\[43\]\[26\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[43\]\[27\] memory_block.v(37) " "Inferred latch for \"memory\[43\]\[27\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[43\]\[28\] memory_block.v(37) " "Inferred latch for \"memory\[43\]\[28\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[43\]\[29\] memory_block.v(37) " "Inferred latch for \"memory\[43\]\[29\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[43\]\[30\] memory_block.v(37) " "Inferred latch for \"memory\[43\]\[30\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[43\]\[31\] memory_block.v(37) " "Inferred latch for \"memory\[43\]\[31\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[44\]\[0\] memory_block.v(37) " "Inferred latch for \"memory\[44\]\[0\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[44\]\[1\] memory_block.v(37) " "Inferred latch for \"memory\[44\]\[1\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[44\]\[2\] memory_block.v(37) " "Inferred latch for \"memory\[44\]\[2\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[44\]\[3\] memory_block.v(37) " "Inferred latch for \"memory\[44\]\[3\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[44\]\[4\] memory_block.v(37) " "Inferred latch for \"memory\[44\]\[4\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[44\]\[5\] memory_block.v(37) " "Inferred latch for \"memory\[44\]\[5\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[44\]\[6\] memory_block.v(37) " "Inferred latch for \"memory\[44\]\[6\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[44\]\[7\] memory_block.v(37) " "Inferred latch for \"memory\[44\]\[7\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[44\]\[8\] memory_block.v(37) " "Inferred latch for \"memory\[44\]\[8\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[44\]\[9\] memory_block.v(37) " "Inferred latch for \"memory\[44\]\[9\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[44\]\[10\] memory_block.v(37) " "Inferred latch for \"memory\[44\]\[10\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[44\]\[11\] memory_block.v(37) " "Inferred latch for \"memory\[44\]\[11\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[44\]\[12\] memory_block.v(37) " "Inferred latch for \"memory\[44\]\[12\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[44\]\[13\] memory_block.v(37) " "Inferred latch for \"memory\[44\]\[13\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[44\]\[14\] memory_block.v(37) " "Inferred latch for \"memory\[44\]\[14\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[44\]\[15\] memory_block.v(37) " "Inferred latch for \"memory\[44\]\[15\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[44\]\[16\] memory_block.v(37) " "Inferred latch for \"memory\[44\]\[16\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[44\]\[17\] memory_block.v(37) " "Inferred latch for \"memory\[44\]\[17\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[44\]\[18\] memory_block.v(37) " "Inferred latch for \"memory\[44\]\[18\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[44\]\[19\] memory_block.v(37) " "Inferred latch for \"memory\[44\]\[19\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[44\]\[20\] memory_block.v(37) " "Inferred latch for \"memory\[44\]\[20\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[44\]\[21\] memory_block.v(37) " "Inferred latch for \"memory\[44\]\[21\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[44\]\[22\] memory_block.v(37) " "Inferred latch for \"memory\[44\]\[22\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[44\]\[23\] memory_block.v(37) " "Inferred latch for \"memory\[44\]\[23\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[44\]\[24\] memory_block.v(37) " "Inferred latch for \"memory\[44\]\[24\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[44\]\[25\] memory_block.v(37) " "Inferred latch for \"memory\[44\]\[25\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[44\]\[26\] memory_block.v(37) " "Inferred latch for \"memory\[44\]\[26\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[44\]\[27\] memory_block.v(37) " "Inferred latch for \"memory\[44\]\[27\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[44\]\[28\] memory_block.v(37) " "Inferred latch for \"memory\[44\]\[28\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[44\]\[29\] memory_block.v(37) " "Inferred latch for \"memory\[44\]\[29\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[44\]\[30\] memory_block.v(37) " "Inferred latch for \"memory\[44\]\[30\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[44\]\[31\] memory_block.v(37) " "Inferred latch for \"memory\[44\]\[31\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[45\]\[0\] memory_block.v(37) " "Inferred latch for \"memory\[45\]\[0\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[45\]\[1\] memory_block.v(37) " "Inferred latch for \"memory\[45\]\[1\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[45\]\[2\] memory_block.v(37) " "Inferred latch for \"memory\[45\]\[2\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[45\]\[3\] memory_block.v(37) " "Inferred latch for \"memory\[45\]\[3\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[45\]\[4\] memory_block.v(37) " "Inferred latch for \"memory\[45\]\[4\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[45\]\[5\] memory_block.v(37) " "Inferred latch for \"memory\[45\]\[5\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[45\]\[6\] memory_block.v(37) " "Inferred latch for \"memory\[45\]\[6\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[45\]\[7\] memory_block.v(37) " "Inferred latch for \"memory\[45\]\[7\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[45\]\[8\] memory_block.v(37) " "Inferred latch for \"memory\[45\]\[8\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[45\]\[9\] memory_block.v(37) " "Inferred latch for \"memory\[45\]\[9\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[45\]\[10\] memory_block.v(37) " "Inferred latch for \"memory\[45\]\[10\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[45\]\[11\] memory_block.v(37) " "Inferred latch for \"memory\[45\]\[11\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[45\]\[12\] memory_block.v(37) " "Inferred latch for \"memory\[45\]\[12\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[45\]\[13\] memory_block.v(37) " "Inferred latch for \"memory\[45\]\[13\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[45\]\[14\] memory_block.v(37) " "Inferred latch for \"memory\[45\]\[14\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[45\]\[15\] memory_block.v(37) " "Inferred latch for \"memory\[45\]\[15\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[45\]\[16\] memory_block.v(37) " "Inferred latch for \"memory\[45\]\[16\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[45\]\[17\] memory_block.v(37) " "Inferred latch for \"memory\[45\]\[17\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257665 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[45\]\[18\] memory_block.v(37) " "Inferred latch for \"memory\[45\]\[18\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[45\]\[19\] memory_block.v(37) " "Inferred latch for \"memory\[45\]\[19\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[45\]\[20\] memory_block.v(37) " "Inferred latch for \"memory\[45\]\[20\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[45\]\[21\] memory_block.v(37) " "Inferred latch for \"memory\[45\]\[21\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[45\]\[22\] memory_block.v(37) " "Inferred latch for \"memory\[45\]\[22\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[45\]\[23\] memory_block.v(37) " "Inferred latch for \"memory\[45\]\[23\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[45\]\[24\] memory_block.v(37) " "Inferred latch for \"memory\[45\]\[24\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[45\]\[25\] memory_block.v(37) " "Inferred latch for \"memory\[45\]\[25\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[45\]\[26\] memory_block.v(37) " "Inferred latch for \"memory\[45\]\[26\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[45\]\[27\] memory_block.v(37) " "Inferred latch for \"memory\[45\]\[27\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[45\]\[28\] memory_block.v(37) " "Inferred latch for \"memory\[45\]\[28\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[45\]\[29\] memory_block.v(37) " "Inferred latch for \"memory\[45\]\[29\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[45\]\[30\] memory_block.v(37) " "Inferred latch for \"memory\[45\]\[30\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[45\]\[31\] memory_block.v(37) " "Inferred latch for \"memory\[45\]\[31\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[46\]\[0\] memory_block.v(37) " "Inferred latch for \"memory\[46\]\[0\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[46\]\[1\] memory_block.v(37) " "Inferred latch for \"memory\[46\]\[1\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[46\]\[2\] memory_block.v(37) " "Inferred latch for \"memory\[46\]\[2\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[46\]\[3\] memory_block.v(37) " "Inferred latch for \"memory\[46\]\[3\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[46\]\[4\] memory_block.v(37) " "Inferred latch for \"memory\[46\]\[4\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[46\]\[5\] memory_block.v(37) " "Inferred latch for \"memory\[46\]\[5\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[46\]\[6\] memory_block.v(37) " "Inferred latch for \"memory\[46\]\[6\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[46\]\[7\] memory_block.v(37) " "Inferred latch for \"memory\[46\]\[7\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[46\]\[8\] memory_block.v(37) " "Inferred latch for \"memory\[46\]\[8\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[46\]\[9\] memory_block.v(37) " "Inferred latch for \"memory\[46\]\[9\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[46\]\[10\] memory_block.v(37) " "Inferred latch for \"memory\[46\]\[10\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[46\]\[11\] memory_block.v(37) " "Inferred latch for \"memory\[46\]\[11\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[46\]\[12\] memory_block.v(37) " "Inferred latch for \"memory\[46\]\[12\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[46\]\[13\] memory_block.v(37) " "Inferred latch for \"memory\[46\]\[13\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[46\]\[14\] memory_block.v(37) " "Inferred latch for \"memory\[46\]\[14\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[46\]\[15\] memory_block.v(37) " "Inferred latch for \"memory\[46\]\[15\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[46\]\[16\] memory_block.v(37) " "Inferred latch for \"memory\[46\]\[16\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[46\]\[17\] memory_block.v(37) " "Inferred latch for \"memory\[46\]\[17\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[46\]\[18\] memory_block.v(37) " "Inferred latch for \"memory\[46\]\[18\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[46\]\[19\] memory_block.v(37) " "Inferred latch for \"memory\[46\]\[19\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[46\]\[20\] memory_block.v(37) " "Inferred latch for \"memory\[46\]\[20\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[46\]\[21\] memory_block.v(37) " "Inferred latch for \"memory\[46\]\[21\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[46\]\[22\] memory_block.v(37) " "Inferred latch for \"memory\[46\]\[22\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[46\]\[23\] memory_block.v(37) " "Inferred latch for \"memory\[46\]\[23\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[46\]\[24\] memory_block.v(37) " "Inferred latch for \"memory\[46\]\[24\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[46\]\[25\] memory_block.v(37) " "Inferred latch for \"memory\[46\]\[25\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[46\]\[26\] memory_block.v(37) " "Inferred latch for \"memory\[46\]\[26\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[46\]\[27\] memory_block.v(37) " "Inferred latch for \"memory\[46\]\[27\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[46\]\[28\] memory_block.v(37) " "Inferred latch for \"memory\[46\]\[28\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[46\]\[29\] memory_block.v(37) " "Inferred latch for \"memory\[46\]\[29\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[46\]\[30\] memory_block.v(37) " "Inferred latch for \"memory\[46\]\[30\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[46\]\[31\] memory_block.v(37) " "Inferred latch for \"memory\[46\]\[31\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[47\]\[0\] memory_block.v(37) " "Inferred latch for \"memory\[47\]\[0\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[47\]\[1\] memory_block.v(37) " "Inferred latch for \"memory\[47\]\[1\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[47\]\[2\] memory_block.v(37) " "Inferred latch for \"memory\[47\]\[2\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[47\]\[3\] memory_block.v(37) " "Inferred latch for \"memory\[47\]\[3\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[47\]\[4\] memory_block.v(37) " "Inferred latch for \"memory\[47\]\[4\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[47\]\[5\] memory_block.v(37) " "Inferred latch for \"memory\[47\]\[5\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[47\]\[6\] memory_block.v(37) " "Inferred latch for \"memory\[47\]\[6\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[47\]\[7\] memory_block.v(37) " "Inferred latch for \"memory\[47\]\[7\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[47\]\[8\] memory_block.v(37) " "Inferred latch for \"memory\[47\]\[8\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[47\]\[9\] memory_block.v(37) " "Inferred latch for \"memory\[47\]\[9\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[47\]\[10\] memory_block.v(37) " "Inferred latch for \"memory\[47\]\[10\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[47\]\[11\] memory_block.v(37) " "Inferred latch for \"memory\[47\]\[11\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[47\]\[12\] memory_block.v(37) " "Inferred latch for \"memory\[47\]\[12\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[47\]\[13\] memory_block.v(37) " "Inferred latch for \"memory\[47\]\[13\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[47\]\[14\] memory_block.v(37) " "Inferred latch for \"memory\[47\]\[14\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[47\]\[15\] memory_block.v(37) " "Inferred latch for \"memory\[47\]\[15\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[47\]\[16\] memory_block.v(37) " "Inferred latch for \"memory\[47\]\[16\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[47\]\[17\] memory_block.v(37) " "Inferred latch for \"memory\[47\]\[17\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[47\]\[18\] memory_block.v(37) " "Inferred latch for \"memory\[47\]\[18\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[47\]\[19\] memory_block.v(37) " "Inferred latch for \"memory\[47\]\[19\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[47\]\[20\] memory_block.v(37) " "Inferred latch for \"memory\[47\]\[20\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[47\]\[21\] memory_block.v(37) " "Inferred latch for \"memory\[47\]\[21\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[47\]\[22\] memory_block.v(37) " "Inferred latch for \"memory\[47\]\[22\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[47\]\[23\] memory_block.v(37) " "Inferred latch for \"memory\[47\]\[23\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[47\]\[24\] memory_block.v(37) " "Inferred latch for \"memory\[47\]\[24\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[47\]\[25\] memory_block.v(37) " "Inferred latch for \"memory\[47\]\[25\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[47\]\[26\] memory_block.v(37) " "Inferred latch for \"memory\[47\]\[26\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[47\]\[27\] memory_block.v(37) " "Inferred latch for \"memory\[47\]\[27\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[47\]\[28\] memory_block.v(37) " "Inferred latch for \"memory\[47\]\[28\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[47\]\[29\] memory_block.v(37) " "Inferred latch for \"memory\[47\]\[29\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[47\]\[30\] memory_block.v(37) " "Inferred latch for \"memory\[47\]\[30\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[47\]\[31\] memory_block.v(37) " "Inferred latch for \"memory\[47\]\[31\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[48\]\[0\] memory_block.v(37) " "Inferred latch for \"memory\[48\]\[0\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[48\]\[1\] memory_block.v(37) " "Inferred latch for \"memory\[48\]\[1\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[48\]\[2\] memory_block.v(37) " "Inferred latch for \"memory\[48\]\[2\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[48\]\[3\] memory_block.v(37) " "Inferred latch for \"memory\[48\]\[3\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[48\]\[4\] memory_block.v(37) " "Inferred latch for \"memory\[48\]\[4\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[48\]\[5\] memory_block.v(37) " "Inferred latch for \"memory\[48\]\[5\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[48\]\[6\] memory_block.v(37) " "Inferred latch for \"memory\[48\]\[6\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[48\]\[7\] memory_block.v(37) " "Inferred latch for \"memory\[48\]\[7\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[48\]\[8\] memory_block.v(37) " "Inferred latch for \"memory\[48\]\[8\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[48\]\[9\] memory_block.v(37) " "Inferred latch for \"memory\[48\]\[9\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[48\]\[10\] memory_block.v(37) " "Inferred latch for \"memory\[48\]\[10\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[48\]\[11\] memory_block.v(37) " "Inferred latch for \"memory\[48\]\[11\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[48\]\[12\] memory_block.v(37) " "Inferred latch for \"memory\[48\]\[12\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[48\]\[13\] memory_block.v(37) " "Inferred latch for \"memory\[48\]\[13\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[48\]\[14\] memory_block.v(37) " "Inferred latch for \"memory\[48\]\[14\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[48\]\[15\] memory_block.v(37) " "Inferred latch for \"memory\[48\]\[15\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[48\]\[16\] memory_block.v(37) " "Inferred latch for \"memory\[48\]\[16\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[48\]\[17\] memory_block.v(37) " "Inferred latch for \"memory\[48\]\[17\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[48\]\[18\] memory_block.v(37) " "Inferred latch for \"memory\[48\]\[18\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[48\]\[19\] memory_block.v(37) " "Inferred latch for \"memory\[48\]\[19\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[48\]\[20\] memory_block.v(37) " "Inferred latch for \"memory\[48\]\[20\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[48\]\[21\] memory_block.v(37) " "Inferred latch for \"memory\[48\]\[21\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[48\]\[22\] memory_block.v(37) " "Inferred latch for \"memory\[48\]\[22\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[48\]\[23\] memory_block.v(37) " "Inferred latch for \"memory\[48\]\[23\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[48\]\[24\] memory_block.v(37) " "Inferred latch for \"memory\[48\]\[24\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[48\]\[25\] memory_block.v(37) " "Inferred latch for \"memory\[48\]\[25\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[48\]\[26\] memory_block.v(37) " "Inferred latch for \"memory\[48\]\[26\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[48\]\[27\] memory_block.v(37) " "Inferred latch for \"memory\[48\]\[27\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[48\]\[28\] memory_block.v(37) " "Inferred latch for \"memory\[48\]\[28\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[48\]\[29\] memory_block.v(37) " "Inferred latch for \"memory\[48\]\[29\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[48\]\[30\] memory_block.v(37) " "Inferred latch for \"memory\[48\]\[30\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[48\]\[31\] memory_block.v(37) " "Inferred latch for \"memory\[48\]\[31\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[49\]\[0\] memory_block.v(37) " "Inferred latch for \"memory\[49\]\[0\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[49\]\[1\] memory_block.v(37) " "Inferred latch for \"memory\[49\]\[1\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[49\]\[2\] memory_block.v(37) " "Inferred latch for \"memory\[49\]\[2\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[49\]\[3\] memory_block.v(37) " "Inferred latch for \"memory\[49\]\[3\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[49\]\[4\] memory_block.v(37) " "Inferred latch for \"memory\[49\]\[4\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[49\]\[5\] memory_block.v(37) " "Inferred latch for \"memory\[49\]\[5\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[49\]\[6\] memory_block.v(37) " "Inferred latch for \"memory\[49\]\[6\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[49\]\[7\] memory_block.v(37) " "Inferred latch for \"memory\[49\]\[7\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[49\]\[8\] memory_block.v(37) " "Inferred latch for \"memory\[49\]\[8\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[49\]\[9\] memory_block.v(37) " "Inferred latch for \"memory\[49\]\[9\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[49\]\[10\] memory_block.v(37) " "Inferred latch for \"memory\[49\]\[10\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[49\]\[11\] memory_block.v(37) " "Inferred latch for \"memory\[49\]\[11\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[49\]\[12\] memory_block.v(37) " "Inferred latch for \"memory\[49\]\[12\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[49\]\[13\] memory_block.v(37) " "Inferred latch for \"memory\[49\]\[13\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[49\]\[14\] memory_block.v(37) " "Inferred latch for \"memory\[49\]\[14\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[49\]\[15\] memory_block.v(37) " "Inferred latch for \"memory\[49\]\[15\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[49\]\[16\] memory_block.v(37) " "Inferred latch for \"memory\[49\]\[16\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[49\]\[17\] memory_block.v(37) " "Inferred latch for \"memory\[49\]\[17\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[49\]\[18\] memory_block.v(37) " "Inferred latch for \"memory\[49\]\[18\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[49\]\[19\] memory_block.v(37) " "Inferred latch for \"memory\[49\]\[19\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[49\]\[20\] memory_block.v(37) " "Inferred latch for \"memory\[49\]\[20\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[49\]\[21\] memory_block.v(37) " "Inferred latch for \"memory\[49\]\[21\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[49\]\[22\] memory_block.v(37) " "Inferred latch for \"memory\[49\]\[22\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[49\]\[23\] memory_block.v(37) " "Inferred latch for \"memory\[49\]\[23\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[49\]\[24\] memory_block.v(37) " "Inferred latch for \"memory\[49\]\[24\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[49\]\[25\] memory_block.v(37) " "Inferred latch for \"memory\[49\]\[25\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[49\]\[26\] memory_block.v(37) " "Inferred latch for \"memory\[49\]\[26\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[49\]\[27\] memory_block.v(37) " "Inferred latch for \"memory\[49\]\[27\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[49\]\[28\] memory_block.v(37) " "Inferred latch for \"memory\[49\]\[28\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[49\]\[29\] memory_block.v(37) " "Inferred latch for \"memory\[49\]\[29\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[49\]\[30\] memory_block.v(37) " "Inferred latch for \"memory\[49\]\[30\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[49\]\[31\] memory_block.v(37) " "Inferred latch for \"memory\[49\]\[31\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[50\]\[0\] memory_block.v(37) " "Inferred latch for \"memory\[50\]\[0\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[50\]\[1\] memory_block.v(37) " "Inferred latch for \"memory\[50\]\[1\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[50\]\[2\] memory_block.v(37) " "Inferred latch for \"memory\[50\]\[2\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257669 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[50\]\[3\] memory_block.v(37) " "Inferred latch for \"memory\[50\]\[3\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[50\]\[4\] memory_block.v(37) " "Inferred latch for \"memory\[50\]\[4\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[50\]\[5\] memory_block.v(37) " "Inferred latch for \"memory\[50\]\[5\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[50\]\[6\] memory_block.v(37) " "Inferred latch for \"memory\[50\]\[6\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[50\]\[7\] memory_block.v(37) " "Inferred latch for \"memory\[50\]\[7\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[50\]\[8\] memory_block.v(37) " "Inferred latch for \"memory\[50\]\[8\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[50\]\[9\] memory_block.v(37) " "Inferred latch for \"memory\[50\]\[9\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[50\]\[10\] memory_block.v(37) " "Inferred latch for \"memory\[50\]\[10\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[50\]\[11\] memory_block.v(37) " "Inferred latch for \"memory\[50\]\[11\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[50\]\[12\] memory_block.v(37) " "Inferred latch for \"memory\[50\]\[12\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[50\]\[13\] memory_block.v(37) " "Inferred latch for \"memory\[50\]\[13\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[50\]\[14\] memory_block.v(37) " "Inferred latch for \"memory\[50\]\[14\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[50\]\[15\] memory_block.v(37) " "Inferred latch for \"memory\[50\]\[15\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[50\]\[16\] memory_block.v(37) " "Inferred latch for \"memory\[50\]\[16\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[50\]\[17\] memory_block.v(37) " "Inferred latch for \"memory\[50\]\[17\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[50\]\[18\] memory_block.v(37) " "Inferred latch for \"memory\[50\]\[18\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[50\]\[19\] memory_block.v(37) " "Inferred latch for \"memory\[50\]\[19\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[50\]\[20\] memory_block.v(37) " "Inferred latch for \"memory\[50\]\[20\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[50\]\[21\] memory_block.v(37) " "Inferred latch for \"memory\[50\]\[21\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[50\]\[22\] memory_block.v(37) " "Inferred latch for \"memory\[50\]\[22\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[50\]\[23\] memory_block.v(37) " "Inferred latch for \"memory\[50\]\[23\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[50\]\[24\] memory_block.v(37) " "Inferred latch for \"memory\[50\]\[24\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[50\]\[25\] memory_block.v(37) " "Inferred latch for \"memory\[50\]\[25\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[50\]\[26\] memory_block.v(37) " "Inferred latch for \"memory\[50\]\[26\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[50\]\[27\] memory_block.v(37) " "Inferred latch for \"memory\[50\]\[27\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[50\]\[28\] memory_block.v(37) " "Inferred latch for \"memory\[50\]\[28\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[50\]\[29\] memory_block.v(37) " "Inferred latch for \"memory\[50\]\[29\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[50\]\[30\] memory_block.v(37) " "Inferred latch for \"memory\[50\]\[30\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[50\]\[31\] memory_block.v(37) " "Inferred latch for \"memory\[50\]\[31\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[51\]\[0\] memory_block.v(37) " "Inferred latch for \"memory\[51\]\[0\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[51\]\[1\] memory_block.v(37) " "Inferred latch for \"memory\[51\]\[1\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[51\]\[2\] memory_block.v(37) " "Inferred latch for \"memory\[51\]\[2\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[51\]\[3\] memory_block.v(37) " "Inferred latch for \"memory\[51\]\[3\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[51\]\[4\] memory_block.v(37) " "Inferred latch for \"memory\[51\]\[4\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[51\]\[5\] memory_block.v(37) " "Inferred latch for \"memory\[51\]\[5\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[51\]\[6\] memory_block.v(37) " "Inferred latch for \"memory\[51\]\[6\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[51\]\[7\] memory_block.v(37) " "Inferred latch for \"memory\[51\]\[7\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[51\]\[8\] memory_block.v(37) " "Inferred latch for \"memory\[51\]\[8\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[51\]\[9\] memory_block.v(37) " "Inferred latch for \"memory\[51\]\[9\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[51\]\[10\] memory_block.v(37) " "Inferred latch for \"memory\[51\]\[10\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[51\]\[11\] memory_block.v(37) " "Inferred latch for \"memory\[51\]\[11\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[51\]\[12\] memory_block.v(37) " "Inferred latch for \"memory\[51\]\[12\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[51\]\[13\] memory_block.v(37) " "Inferred latch for \"memory\[51\]\[13\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[51\]\[14\] memory_block.v(37) " "Inferred latch for \"memory\[51\]\[14\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[51\]\[15\] memory_block.v(37) " "Inferred latch for \"memory\[51\]\[15\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[51\]\[16\] memory_block.v(37) " "Inferred latch for \"memory\[51\]\[16\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[51\]\[17\] memory_block.v(37) " "Inferred latch for \"memory\[51\]\[17\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[51\]\[18\] memory_block.v(37) " "Inferred latch for \"memory\[51\]\[18\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[51\]\[19\] memory_block.v(37) " "Inferred latch for \"memory\[51\]\[19\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[51\]\[20\] memory_block.v(37) " "Inferred latch for \"memory\[51\]\[20\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[51\]\[21\] memory_block.v(37) " "Inferred latch for \"memory\[51\]\[21\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[51\]\[22\] memory_block.v(37) " "Inferred latch for \"memory\[51\]\[22\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[51\]\[23\] memory_block.v(37) " "Inferred latch for \"memory\[51\]\[23\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[51\]\[24\] memory_block.v(37) " "Inferred latch for \"memory\[51\]\[24\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[51\]\[25\] memory_block.v(37) " "Inferred latch for \"memory\[51\]\[25\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[51\]\[26\] memory_block.v(37) " "Inferred latch for \"memory\[51\]\[26\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[51\]\[27\] memory_block.v(37) " "Inferred latch for \"memory\[51\]\[27\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[51\]\[28\] memory_block.v(37) " "Inferred latch for \"memory\[51\]\[28\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[51\]\[29\] memory_block.v(37) " "Inferred latch for \"memory\[51\]\[29\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[51\]\[30\] memory_block.v(37) " "Inferred latch for \"memory\[51\]\[30\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[51\]\[31\] memory_block.v(37) " "Inferred latch for \"memory\[51\]\[31\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[52\]\[0\] memory_block.v(37) " "Inferred latch for \"memory\[52\]\[0\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[52\]\[1\] memory_block.v(37) " "Inferred latch for \"memory\[52\]\[1\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[52\]\[2\] memory_block.v(37) " "Inferred latch for \"memory\[52\]\[2\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[52\]\[3\] memory_block.v(37) " "Inferred latch for \"memory\[52\]\[3\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[52\]\[4\] memory_block.v(37) " "Inferred latch for \"memory\[52\]\[4\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[52\]\[5\] memory_block.v(37) " "Inferred latch for \"memory\[52\]\[5\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[52\]\[6\] memory_block.v(37) " "Inferred latch for \"memory\[52\]\[6\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[52\]\[7\] memory_block.v(37) " "Inferred latch for \"memory\[52\]\[7\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[52\]\[8\] memory_block.v(37) " "Inferred latch for \"memory\[52\]\[8\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[52\]\[9\] memory_block.v(37) " "Inferred latch for \"memory\[52\]\[9\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[52\]\[10\] memory_block.v(37) " "Inferred latch for \"memory\[52\]\[10\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[52\]\[11\] memory_block.v(37) " "Inferred latch for \"memory\[52\]\[11\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[52\]\[12\] memory_block.v(37) " "Inferred latch for \"memory\[52\]\[12\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[52\]\[13\] memory_block.v(37) " "Inferred latch for \"memory\[52\]\[13\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[52\]\[14\] memory_block.v(37) " "Inferred latch for \"memory\[52\]\[14\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[52\]\[15\] memory_block.v(37) " "Inferred latch for \"memory\[52\]\[15\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[52\]\[16\] memory_block.v(37) " "Inferred latch for \"memory\[52\]\[16\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[52\]\[17\] memory_block.v(37) " "Inferred latch for \"memory\[52\]\[17\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[52\]\[18\] memory_block.v(37) " "Inferred latch for \"memory\[52\]\[18\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[52\]\[19\] memory_block.v(37) " "Inferred latch for \"memory\[52\]\[19\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[52\]\[20\] memory_block.v(37) " "Inferred latch for \"memory\[52\]\[20\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[52\]\[21\] memory_block.v(37) " "Inferred latch for \"memory\[52\]\[21\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[52\]\[22\] memory_block.v(37) " "Inferred latch for \"memory\[52\]\[22\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[52\]\[23\] memory_block.v(37) " "Inferred latch for \"memory\[52\]\[23\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[52\]\[24\] memory_block.v(37) " "Inferred latch for \"memory\[52\]\[24\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[52\]\[25\] memory_block.v(37) " "Inferred latch for \"memory\[52\]\[25\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[52\]\[26\] memory_block.v(37) " "Inferred latch for \"memory\[52\]\[26\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[52\]\[27\] memory_block.v(37) " "Inferred latch for \"memory\[52\]\[27\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[52\]\[28\] memory_block.v(37) " "Inferred latch for \"memory\[52\]\[28\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[52\]\[29\] memory_block.v(37) " "Inferred latch for \"memory\[52\]\[29\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[52\]\[30\] memory_block.v(37) " "Inferred latch for \"memory\[52\]\[30\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[52\]\[31\] memory_block.v(37) " "Inferred latch for \"memory\[52\]\[31\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[53\]\[0\] memory_block.v(37) " "Inferred latch for \"memory\[53\]\[0\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[53\]\[1\] memory_block.v(37) " "Inferred latch for \"memory\[53\]\[1\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[53\]\[2\] memory_block.v(37) " "Inferred latch for \"memory\[53\]\[2\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[53\]\[3\] memory_block.v(37) " "Inferred latch for \"memory\[53\]\[3\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[53\]\[4\] memory_block.v(37) " "Inferred latch for \"memory\[53\]\[4\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[53\]\[5\] memory_block.v(37) " "Inferred latch for \"memory\[53\]\[5\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[53\]\[6\] memory_block.v(37) " "Inferred latch for \"memory\[53\]\[6\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[53\]\[7\] memory_block.v(37) " "Inferred latch for \"memory\[53\]\[7\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[53\]\[8\] memory_block.v(37) " "Inferred latch for \"memory\[53\]\[8\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[53\]\[9\] memory_block.v(37) " "Inferred latch for \"memory\[53\]\[9\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[53\]\[10\] memory_block.v(37) " "Inferred latch for \"memory\[53\]\[10\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[53\]\[11\] memory_block.v(37) " "Inferred latch for \"memory\[53\]\[11\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[53\]\[12\] memory_block.v(37) " "Inferred latch for \"memory\[53\]\[12\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[53\]\[13\] memory_block.v(37) " "Inferred latch for \"memory\[53\]\[13\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[53\]\[14\] memory_block.v(37) " "Inferred latch for \"memory\[53\]\[14\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[53\]\[15\] memory_block.v(37) " "Inferred latch for \"memory\[53\]\[15\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[53\]\[16\] memory_block.v(37) " "Inferred latch for \"memory\[53\]\[16\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[53\]\[17\] memory_block.v(37) " "Inferred latch for \"memory\[53\]\[17\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[53\]\[18\] memory_block.v(37) " "Inferred latch for \"memory\[53\]\[18\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[53\]\[19\] memory_block.v(37) " "Inferred latch for \"memory\[53\]\[19\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[53\]\[20\] memory_block.v(37) " "Inferred latch for \"memory\[53\]\[20\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[53\]\[21\] memory_block.v(37) " "Inferred latch for \"memory\[53\]\[21\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[53\]\[22\] memory_block.v(37) " "Inferred latch for \"memory\[53\]\[22\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[53\]\[23\] memory_block.v(37) " "Inferred latch for \"memory\[53\]\[23\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[53\]\[24\] memory_block.v(37) " "Inferred latch for \"memory\[53\]\[24\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[53\]\[25\] memory_block.v(37) " "Inferred latch for \"memory\[53\]\[25\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[53\]\[26\] memory_block.v(37) " "Inferred latch for \"memory\[53\]\[26\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[53\]\[27\] memory_block.v(37) " "Inferred latch for \"memory\[53\]\[27\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[53\]\[28\] memory_block.v(37) " "Inferred latch for \"memory\[53\]\[28\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[53\]\[29\] memory_block.v(37) " "Inferred latch for \"memory\[53\]\[29\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[53\]\[30\] memory_block.v(37) " "Inferred latch for \"memory\[53\]\[30\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[53\]\[31\] memory_block.v(37) " "Inferred latch for \"memory\[53\]\[31\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[54\]\[0\] memory_block.v(37) " "Inferred latch for \"memory\[54\]\[0\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[54\]\[1\] memory_block.v(37) " "Inferred latch for \"memory\[54\]\[1\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[54\]\[2\] memory_block.v(37) " "Inferred latch for \"memory\[54\]\[2\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[54\]\[3\] memory_block.v(37) " "Inferred latch for \"memory\[54\]\[3\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[54\]\[4\] memory_block.v(37) " "Inferred latch for \"memory\[54\]\[4\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[54\]\[5\] memory_block.v(37) " "Inferred latch for \"memory\[54\]\[5\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[54\]\[6\] memory_block.v(37) " "Inferred latch for \"memory\[54\]\[6\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[54\]\[7\] memory_block.v(37) " "Inferred latch for \"memory\[54\]\[7\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[54\]\[8\] memory_block.v(37) " "Inferred latch for \"memory\[54\]\[8\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[54\]\[9\] memory_block.v(37) " "Inferred latch for \"memory\[54\]\[9\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[54\]\[10\] memory_block.v(37) " "Inferred latch for \"memory\[54\]\[10\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[54\]\[11\] memory_block.v(37) " "Inferred latch for \"memory\[54\]\[11\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[54\]\[12\] memory_block.v(37) " "Inferred latch for \"memory\[54\]\[12\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[54\]\[13\] memory_block.v(37) " "Inferred latch for \"memory\[54\]\[13\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[54\]\[14\] memory_block.v(37) " "Inferred latch for \"memory\[54\]\[14\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[54\]\[15\] memory_block.v(37) " "Inferred latch for \"memory\[54\]\[15\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[54\]\[16\] memory_block.v(37) " "Inferred latch for \"memory\[54\]\[16\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[54\]\[17\] memory_block.v(37) " "Inferred latch for \"memory\[54\]\[17\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[54\]\[18\] memory_block.v(37) " "Inferred latch for \"memory\[54\]\[18\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[54\]\[19\] memory_block.v(37) " "Inferred latch for \"memory\[54\]\[19\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[54\]\[20\] memory_block.v(37) " "Inferred latch for \"memory\[54\]\[20\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[54\]\[21\] memory_block.v(37) " "Inferred latch for \"memory\[54\]\[21\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[54\]\[22\] memory_block.v(37) " "Inferred latch for \"memory\[54\]\[22\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[54\]\[23\] memory_block.v(37) " "Inferred latch for \"memory\[54\]\[23\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[54\]\[24\] memory_block.v(37) " "Inferred latch for \"memory\[54\]\[24\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257673 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[54\]\[25\] memory_block.v(37) " "Inferred latch for \"memory\[54\]\[25\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[54\]\[26\] memory_block.v(37) " "Inferred latch for \"memory\[54\]\[26\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[54\]\[27\] memory_block.v(37) " "Inferred latch for \"memory\[54\]\[27\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[54\]\[28\] memory_block.v(37) " "Inferred latch for \"memory\[54\]\[28\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[54\]\[29\] memory_block.v(37) " "Inferred latch for \"memory\[54\]\[29\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[54\]\[30\] memory_block.v(37) " "Inferred latch for \"memory\[54\]\[30\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[54\]\[31\] memory_block.v(37) " "Inferred latch for \"memory\[54\]\[31\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[55\]\[0\] memory_block.v(37) " "Inferred latch for \"memory\[55\]\[0\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[55\]\[1\] memory_block.v(37) " "Inferred latch for \"memory\[55\]\[1\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[55\]\[2\] memory_block.v(37) " "Inferred latch for \"memory\[55\]\[2\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[55\]\[3\] memory_block.v(37) " "Inferred latch for \"memory\[55\]\[3\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[55\]\[4\] memory_block.v(37) " "Inferred latch for \"memory\[55\]\[4\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[55\]\[5\] memory_block.v(37) " "Inferred latch for \"memory\[55\]\[5\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[55\]\[6\] memory_block.v(37) " "Inferred latch for \"memory\[55\]\[6\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[55\]\[7\] memory_block.v(37) " "Inferred latch for \"memory\[55\]\[7\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[55\]\[8\] memory_block.v(37) " "Inferred latch for \"memory\[55\]\[8\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[55\]\[9\] memory_block.v(37) " "Inferred latch for \"memory\[55\]\[9\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[55\]\[10\] memory_block.v(37) " "Inferred latch for \"memory\[55\]\[10\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[55\]\[11\] memory_block.v(37) " "Inferred latch for \"memory\[55\]\[11\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[55\]\[12\] memory_block.v(37) " "Inferred latch for \"memory\[55\]\[12\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[55\]\[13\] memory_block.v(37) " "Inferred latch for \"memory\[55\]\[13\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[55\]\[14\] memory_block.v(37) " "Inferred latch for \"memory\[55\]\[14\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[55\]\[15\] memory_block.v(37) " "Inferred latch for \"memory\[55\]\[15\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[55\]\[16\] memory_block.v(37) " "Inferred latch for \"memory\[55\]\[16\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[55\]\[17\] memory_block.v(37) " "Inferred latch for \"memory\[55\]\[17\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[55\]\[18\] memory_block.v(37) " "Inferred latch for \"memory\[55\]\[18\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[55\]\[19\] memory_block.v(37) " "Inferred latch for \"memory\[55\]\[19\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[55\]\[20\] memory_block.v(37) " "Inferred latch for \"memory\[55\]\[20\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[55\]\[21\] memory_block.v(37) " "Inferred latch for \"memory\[55\]\[21\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[55\]\[22\] memory_block.v(37) " "Inferred latch for \"memory\[55\]\[22\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[55\]\[23\] memory_block.v(37) " "Inferred latch for \"memory\[55\]\[23\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[55\]\[24\] memory_block.v(37) " "Inferred latch for \"memory\[55\]\[24\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[55\]\[25\] memory_block.v(37) " "Inferred latch for \"memory\[55\]\[25\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[55\]\[26\] memory_block.v(37) " "Inferred latch for \"memory\[55\]\[26\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[55\]\[27\] memory_block.v(37) " "Inferred latch for \"memory\[55\]\[27\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[55\]\[28\] memory_block.v(37) " "Inferred latch for \"memory\[55\]\[28\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[55\]\[29\] memory_block.v(37) " "Inferred latch for \"memory\[55\]\[29\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[55\]\[30\] memory_block.v(37) " "Inferred latch for \"memory\[55\]\[30\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[55\]\[31\] memory_block.v(37) " "Inferred latch for \"memory\[55\]\[31\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[56\]\[0\] memory_block.v(37) " "Inferred latch for \"memory\[56\]\[0\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[56\]\[1\] memory_block.v(37) " "Inferred latch for \"memory\[56\]\[1\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[56\]\[2\] memory_block.v(37) " "Inferred latch for \"memory\[56\]\[2\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[56\]\[3\] memory_block.v(37) " "Inferred latch for \"memory\[56\]\[3\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[56\]\[4\] memory_block.v(37) " "Inferred latch for \"memory\[56\]\[4\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[56\]\[5\] memory_block.v(37) " "Inferred latch for \"memory\[56\]\[5\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[56\]\[6\] memory_block.v(37) " "Inferred latch for \"memory\[56\]\[6\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[56\]\[7\] memory_block.v(37) " "Inferred latch for \"memory\[56\]\[7\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[56\]\[8\] memory_block.v(37) " "Inferred latch for \"memory\[56\]\[8\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[56\]\[9\] memory_block.v(37) " "Inferred latch for \"memory\[56\]\[9\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[56\]\[10\] memory_block.v(37) " "Inferred latch for \"memory\[56\]\[10\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[56\]\[11\] memory_block.v(37) " "Inferred latch for \"memory\[56\]\[11\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[56\]\[12\] memory_block.v(37) " "Inferred latch for \"memory\[56\]\[12\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[56\]\[13\] memory_block.v(37) " "Inferred latch for \"memory\[56\]\[13\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[56\]\[14\] memory_block.v(37) " "Inferred latch for \"memory\[56\]\[14\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[56\]\[15\] memory_block.v(37) " "Inferred latch for \"memory\[56\]\[15\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[56\]\[16\] memory_block.v(37) " "Inferred latch for \"memory\[56\]\[16\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[56\]\[17\] memory_block.v(37) " "Inferred latch for \"memory\[56\]\[17\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[56\]\[18\] memory_block.v(37) " "Inferred latch for \"memory\[56\]\[18\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[56\]\[19\] memory_block.v(37) " "Inferred latch for \"memory\[56\]\[19\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[56\]\[20\] memory_block.v(37) " "Inferred latch for \"memory\[56\]\[20\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[56\]\[21\] memory_block.v(37) " "Inferred latch for \"memory\[56\]\[21\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[56\]\[22\] memory_block.v(37) " "Inferred latch for \"memory\[56\]\[22\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[56\]\[23\] memory_block.v(37) " "Inferred latch for \"memory\[56\]\[23\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[56\]\[24\] memory_block.v(37) " "Inferred latch for \"memory\[56\]\[24\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[56\]\[25\] memory_block.v(37) " "Inferred latch for \"memory\[56\]\[25\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[56\]\[26\] memory_block.v(37) " "Inferred latch for \"memory\[56\]\[26\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[56\]\[27\] memory_block.v(37) " "Inferred latch for \"memory\[56\]\[27\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[56\]\[28\] memory_block.v(37) " "Inferred latch for \"memory\[56\]\[28\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[56\]\[29\] memory_block.v(37) " "Inferred latch for \"memory\[56\]\[29\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[56\]\[30\] memory_block.v(37) " "Inferred latch for \"memory\[56\]\[30\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[56\]\[31\] memory_block.v(37) " "Inferred latch for \"memory\[56\]\[31\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[57\]\[0\] memory_block.v(37) " "Inferred latch for \"memory\[57\]\[0\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[57\]\[1\] memory_block.v(37) " "Inferred latch for \"memory\[57\]\[1\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[57\]\[2\] memory_block.v(37) " "Inferred latch for \"memory\[57\]\[2\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[57\]\[3\] memory_block.v(37) " "Inferred latch for \"memory\[57\]\[3\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[57\]\[4\] memory_block.v(37) " "Inferred latch for \"memory\[57\]\[4\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[57\]\[5\] memory_block.v(37) " "Inferred latch for \"memory\[57\]\[5\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[57\]\[6\] memory_block.v(37) " "Inferred latch for \"memory\[57\]\[6\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[57\]\[7\] memory_block.v(37) " "Inferred latch for \"memory\[57\]\[7\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[57\]\[8\] memory_block.v(37) " "Inferred latch for \"memory\[57\]\[8\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[57\]\[9\] memory_block.v(37) " "Inferred latch for \"memory\[57\]\[9\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[57\]\[10\] memory_block.v(37) " "Inferred latch for \"memory\[57\]\[10\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[57\]\[11\] memory_block.v(37) " "Inferred latch for \"memory\[57\]\[11\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[57\]\[12\] memory_block.v(37) " "Inferred latch for \"memory\[57\]\[12\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[57\]\[13\] memory_block.v(37) " "Inferred latch for \"memory\[57\]\[13\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[57\]\[14\] memory_block.v(37) " "Inferred latch for \"memory\[57\]\[14\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[57\]\[15\] memory_block.v(37) " "Inferred latch for \"memory\[57\]\[15\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[57\]\[16\] memory_block.v(37) " "Inferred latch for \"memory\[57\]\[16\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[57\]\[17\] memory_block.v(37) " "Inferred latch for \"memory\[57\]\[17\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[57\]\[18\] memory_block.v(37) " "Inferred latch for \"memory\[57\]\[18\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[57\]\[19\] memory_block.v(37) " "Inferred latch for \"memory\[57\]\[19\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[57\]\[20\] memory_block.v(37) " "Inferred latch for \"memory\[57\]\[20\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[57\]\[21\] memory_block.v(37) " "Inferred latch for \"memory\[57\]\[21\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[57\]\[22\] memory_block.v(37) " "Inferred latch for \"memory\[57\]\[22\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[57\]\[23\] memory_block.v(37) " "Inferred latch for \"memory\[57\]\[23\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[57\]\[24\] memory_block.v(37) " "Inferred latch for \"memory\[57\]\[24\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[57\]\[25\] memory_block.v(37) " "Inferred latch for \"memory\[57\]\[25\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[57\]\[26\] memory_block.v(37) " "Inferred latch for \"memory\[57\]\[26\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[57\]\[27\] memory_block.v(37) " "Inferred latch for \"memory\[57\]\[27\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[57\]\[28\] memory_block.v(37) " "Inferred latch for \"memory\[57\]\[28\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[57\]\[29\] memory_block.v(37) " "Inferred latch for \"memory\[57\]\[29\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[57\]\[30\] memory_block.v(37) " "Inferred latch for \"memory\[57\]\[30\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[57\]\[31\] memory_block.v(37) " "Inferred latch for \"memory\[57\]\[31\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[58\]\[0\] memory_block.v(37) " "Inferred latch for \"memory\[58\]\[0\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[58\]\[1\] memory_block.v(37) " "Inferred latch for \"memory\[58\]\[1\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[58\]\[2\] memory_block.v(37) " "Inferred latch for \"memory\[58\]\[2\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[58\]\[3\] memory_block.v(37) " "Inferred latch for \"memory\[58\]\[3\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[58\]\[4\] memory_block.v(37) " "Inferred latch for \"memory\[58\]\[4\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[58\]\[5\] memory_block.v(37) " "Inferred latch for \"memory\[58\]\[5\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[58\]\[6\] memory_block.v(37) " "Inferred latch for \"memory\[58\]\[6\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[58\]\[7\] memory_block.v(37) " "Inferred latch for \"memory\[58\]\[7\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[58\]\[8\] memory_block.v(37) " "Inferred latch for \"memory\[58\]\[8\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[58\]\[9\] memory_block.v(37) " "Inferred latch for \"memory\[58\]\[9\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[58\]\[10\] memory_block.v(37) " "Inferred latch for \"memory\[58\]\[10\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[58\]\[11\] memory_block.v(37) " "Inferred latch for \"memory\[58\]\[11\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[58\]\[12\] memory_block.v(37) " "Inferred latch for \"memory\[58\]\[12\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[58\]\[13\] memory_block.v(37) " "Inferred latch for \"memory\[58\]\[13\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[58\]\[14\] memory_block.v(37) " "Inferred latch for \"memory\[58\]\[14\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[58\]\[15\] memory_block.v(37) " "Inferred latch for \"memory\[58\]\[15\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[58\]\[16\] memory_block.v(37) " "Inferred latch for \"memory\[58\]\[16\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[58\]\[17\] memory_block.v(37) " "Inferred latch for \"memory\[58\]\[17\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[58\]\[18\] memory_block.v(37) " "Inferred latch for \"memory\[58\]\[18\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[58\]\[19\] memory_block.v(37) " "Inferred latch for \"memory\[58\]\[19\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[58\]\[20\] memory_block.v(37) " "Inferred latch for \"memory\[58\]\[20\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[58\]\[21\] memory_block.v(37) " "Inferred latch for \"memory\[58\]\[21\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[58\]\[22\] memory_block.v(37) " "Inferred latch for \"memory\[58\]\[22\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[58\]\[23\] memory_block.v(37) " "Inferred latch for \"memory\[58\]\[23\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[58\]\[24\] memory_block.v(37) " "Inferred latch for \"memory\[58\]\[24\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[58\]\[25\] memory_block.v(37) " "Inferred latch for \"memory\[58\]\[25\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[58\]\[26\] memory_block.v(37) " "Inferred latch for \"memory\[58\]\[26\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[58\]\[27\] memory_block.v(37) " "Inferred latch for \"memory\[58\]\[27\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[58\]\[28\] memory_block.v(37) " "Inferred latch for \"memory\[58\]\[28\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[58\]\[29\] memory_block.v(37) " "Inferred latch for \"memory\[58\]\[29\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[58\]\[30\] memory_block.v(37) " "Inferred latch for \"memory\[58\]\[30\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[58\]\[31\] memory_block.v(37) " "Inferred latch for \"memory\[58\]\[31\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[59\]\[0\] memory_block.v(37) " "Inferred latch for \"memory\[59\]\[0\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[59\]\[1\] memory_block.v(37) " "Inferred latch for \"memory\[59\]\[1\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[59\]\[2\] memory_block.v(37) " "Inferred latch for \"memory\[59\]\[2\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[59\]\[3\] memory_block.v(37) " "Inferred latch for \"memory\[59\]\[3\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[59\]\[4\] memory_block.v(37) " "Inferred latch for \"memory\[59\]\[4\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[59\]\[5\] memory_block.v(37) " "Inferred latch for \"memory\[59\]\[5\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[59\]\[6\] memory_block.v(37) " "Inferred latch for \"memory\[59\]\[6\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[59\]\[7\] memory_block.v(37) " "Inferred latch for \"memory\[59\]\[7\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[59\]\[8\] memory_block.v(37) " "Inferred latch for \"memory\[59\]\[8\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[59\]\[9\] memory_block.v(37) " "Inferred latch for \"memory\[59\]\[9\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[59\]\[10\] memory_block.v(37) " "Inferred latch for \"memory\[59\]\[10\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257677 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[59\]\[11\] memory_block.v(37) " "Inferred latch for \"memory\[59\]\[11\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[59\]\[12\] memory_block.v(37) " "Inferred latch for \"memory\[59\]\[12\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[59\]\[13\] memory_block.v(37) " "Inferred latch for \"memory\[59\]\[13\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[59\]\[14\] memory_block.v(37) " "Inferred latch for \"memory\[59\]\[14\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[59\]\[15\] memory_block.v(37) " "Inferred latch for \"memory\[59\]\[15\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[59\]\[16\] memory_block.v(37) " "Inferred latch for \"memory\[59\]\[16\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[59\]\[17\] memory_block.v(37) " "Inferred latch for \"memory\[59\]\[17\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[59\]\[18\] memory_block.v(37) " "Inferred latch for \"memory\[59\]\[18\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[59\]\[19\] memory_block.v(37) " "Inferred latch for \"memory\[59\]\[19\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[59\]\[20\] memory_block.v(37) " "Inferred latch for \"memory\[59\]\[20\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[59\]\[21\] memory_block.v(37) " "Inferred latch for \"memory\[59\]\[21\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[59\]\[22\] memory_block.v(37) " "Inferred latch for \"memory\[59\]\[22\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[59\]\[23\] memory_block.v(37) " "Inferred latch for \"memory\[59\]\[23\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[59\]\[24\] memory_block.v(37) " "Inferred latch for \"memory\[59\]\[24\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[59\]\[25\] memory_block.v(37) " "Inferred latch for \"memory\[59\]\[25\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[59\]\[26\] memory_block.v(37) " "Inferred latch for \"memory\[59\]\[26\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[59\]\[27\] memory_block.v(37) " "Inferred latch for \"memory\[59\]\[27\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[59\]\[28\] memory_block.v(37) " "Inferred latch for \"memory\[59\]\[28\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[59\]\[29\] memory_block.v(37) " "Inferred latch for \"memory\[59\]\[29\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[59\]\[30\] memory_block.v(37) " "Inferred latch for \"memory\[59\]\[30\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[59\]\[31\] memory_block.v(37) " "Inferred latch for \"memory\[59\]\[31\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[60\]\[0\] memory_block.v(37) " "Inferred latch for \"memory\[60\]\[0\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[60\]\[1\] memory_block.v(37) " "Inferred latch for \"memory\[60\]\[1\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[60\]\[2\] memory_block.v(37) " "Inferred latch for \"memory\[60\]\[2\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[60\]\[3\] memory_block.v(37) " "Inferred latch for \"memory\[60\]\[3\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[60\]\[4\] memory_block.v(37) " "Inferred latch for \"memory\[60\]\[4\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[60\]\[5\] memory_block.v(37) " "Inferred latch for \"memory\[60\]\[5\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[60\]\[6\] memory_block.v(37) " "Inferred latch for \"memory\[60\]\[6\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[60\]\[7\] memory_block.v(37) " "Inferred latch for \"memory\[60\]\[7\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[60\]\[8\] memory_block.v(37) " "Inferred latch for \"memory\[60\]\[8\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[60\]\[9\] memory_block.v(37) " "Inferred latch for \"memory\[60\]\[9\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[60\]\[10\] memory_block.v(37) " "Inferred latch for \"memory\[60\]\[10\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[60\]\[11\] memory_block.v(37) " "Inferred latch for \"memory\[60\]\[11\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[60\]\[12\] memory_block.v(37) " "Inferred latch for \"memory\[60\]\[12\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[60\]\[13\] memory_block.v(37) " "Inferred latch for \"memory\[60\]\[13\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[60\]\[14\] memory_block.v(37) " "Inferred latch for \"memory\[60\]\[14\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[60\]\[15\] memory_block.v(37) " "Inferred latch for \"memory\[60\]\[15\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[60\]\[16\] memory_block.v(37) " "Inferred latch for \"memory\[60\]\[16\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[60\]\[17\] memory_block.v(37) " "Inferred latch for \"memory\[60\]\[17\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[60\]\[18\] memory_block.v(37) " "Inferred latch for \"memory\[60\]\[18\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[60\]\[19\] memory_block.v(37) " "Inferred latch for \"memory\[60\]\[19\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[60\]\[20\] memory_block.v(37) " "Inferred latch for \"memory\[60\]\[20\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[60\]\[21\] memory_block.v(37) " "Inferred latch for \"memory\[60\]\[21\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[60\]\[22\] memory_block.v(37) " "Inferred latch for \"memory\[60\]\[22\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[60\]\[23\] memory_block.v(37) " "Inferred latch for \"memory\[60\]\[23\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[60\]\[24\] memory_block.v(37) " "Inferred latch for \"memory\[60\]\[24\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[60\]\[25\] memory_block.v(37) " "Inferred latch for \"memory\[60\]\[25\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[60\]\[26\] memory_block.v(37) " "Inferred latch for \"memory\[60\]\[26\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[60\]\[27\] memory_block.v(37) " "Inferred latch for \"memory\[60\]\[27\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[60\]\[28\] memory_block.v(37) " "Inferred latch for \"memory\[60\]\[28\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[60\]\[29\] memory_block.v(37) " "Inferred latch for \"memory\[60\]\[29\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[60\]\[30\] memory_block.v(37) " "Inferred latch for \"memory\[60\]\[30\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[60\]\[31\] memory_block.v(37) " "Inferred latch for \"memory\[60\]\[31\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[61\]\[0\] memory_block.v(37) " "Inferred latch for \"memory\[61\]\[0\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[61\]\[1\] memory_block.v(37) " "Inferred latch for \"memory\[61\]\[1\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[61\]\[2\] memory_block.v(37) " "Inferred latch for \"memory\[61\]\[2\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[61\]\[3\] memory_block.v(37) " "Inferred latch for \"memory\[61\]\[3\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[61\]\[4\] memory_block.v(37) " "Inferred latch for \"memory\[61\]\[4\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[61\]\[5\] memory_block.v(37) " "Inferred latch for \"memory\[61\]\[5\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[61\]\[6\] memory_block.v(37) " "Inferred latch for \"memory\[61\]\[6\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[61\]\[7\] memory_block.v(37) " "Inferred latch for \"memory\[61\]\[7\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[61\]\[8\] memory_block.v(37) " "Inferred latch for \"memory\[61\]\[8\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[61\]\[9\] memory_block.v(37) " "Inferred latch for \"memory\[61\]\[9\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[61\]\[10\] memory_block.v(37) " "Inferred latch for \"memory\[61\]\[10\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[61\]\[11\] memory_block.v(37) " "Inferred latch for \"memory\[61\]\[11\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[61\]\[12\] memory_block.v(37) " "Inferred latch for \"memory\[61\]\[12\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[61\]\[13\] memory_block.v(37) " "Inferred latch for \"memory\[61\]\[13\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[61\]\[14\] memory_block.v(37) " "Inferred latch for \"memory\[61\]\[14\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[61\]\[15\] memory_block.v(37) " "Inferred latch for \"memory\[61\]\[15\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[61\]\[16\] memory_block.v(37) " "Inferred latch for \"memory\[61\]\[16\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[61\]\[17\] memory_block.v(37) " "Inferred latch for \"memory\[61\]\[17\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[61\]\[18\] memory_block.v(37) " "Inferred latch for \"memory\[61\]\[18\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[61\]\[19\] memory_block.v(37) " "Inferred latch for \"memory\[61\]\[19\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[61\]\[20\] memory_block.v(37) " "Inferred latch for \"memory\[61\]\[20\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[61\]\[21\] memory_block.v(37) " "Inferred latch for \"memory\[61\]\[21\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[61\]\[22\] memory_block.v(37) " "Inferred latch for \"memory\[61\]\[22\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[61\]\[23\] memory_block.v(37) " "Inferred latch for \"memory\[61\]\[23\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[61\]\[24\] memory_block.v(37) " "Inferred latch for \"memory\[61\]\[24\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[61\]\[25\] memory_block.v(37) " "Inferred latch for \"memory\[61\]\[25\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[61\]\[26\] memory_block.v(37) " "Inferred latch for \"memory\[61\]\[26\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[61\]\[27\] memory_block.v(37) " "Inferred latch for \"memory\[61\]\[27\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[61\]\[28\] memory_block.v(37) " "Inferred latch for \"memory\[61\]\[28\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[61\]\[29\] memory_block.v(37) " "Inferred latch for \"memory\[61\]\[29\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[61\]\[30\] memory_block.v(37) " "Inferred latch for \"memory\[61\]\[30\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[61\]\[31\] memory_block.v(37) " "Inferred latch for \"memory\[61\]\[31\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[62\]\[0\] memory_block.v(37) " "Inferred latch for \"memory\[62\]\[0\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[62\]\[1\] memory_block.v(37) " "Inferred latch for \"memory\[62\]\[1\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[62\]\[2\] memory_block.v(37) " "Inferred latch for \"memory\[62\]\[2\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[62\]\[3\] memory_block.v(37) " "Inferred latch for \"memory\[62\]\[3\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[62\]\[4\] memory_block.v(37) " "Inferred latch for \"memory\[62\]\[4\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[62\]\[5\] memory_block.v(37) " "Inferred latch for \"memory\[62\]\[5\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[62\]\[6\] memory_block.v(37) " "Inferred latch for \"memory\[62\]\[6\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[62\]\[7\] memory_block.v(37) " "Inferred latch for \"memory\[62\]\[7\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[62\]\[8\] memory_block.v(37) " "Inferred latch for \"memory\[62\]\[8\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[62\]\[9\] memory_block.v(37) " "Inferred latch for \"memory\[62\]\[9\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[62\]\[10\] memory_block.v(37) " "Inferred latch for \"memory\[62\]\[10\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[62\]\[11\] memory_block.v(37) " "Inferred latch for \"memory\[62\]\[11\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[62\]\[12\] memory_block.v(37) " "Inferred latch for \"memory\[62\]\[12\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[62\]\[13\] memory_block.v(37) " "Inferred latch for \"memory\[62\]\[13\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[62\]\[14\] memory_block.v(37) " "Inferred latch for \"memory\[62\]\[14\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[62\]\[15\] memory_block.v(37) " "Inferred latch for \"memory\[62\]\[15\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[62\]\[16\] memory_block.v(37) " "Inferred latch for \"memory\[62\]\[16\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[62\]\[17\] memory_block.v(37) " "Inferred latch for \"memory\[62\]\[17\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[62\]\[18\] memory_block.v(37) " "Inferred latch for \"memory\[62\]\[18\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[62\]\[19\] memory_block.v(37) " "Inferred latch for \"memory\[62\]\[19\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[62\]\[20\] memory_block.v(37) " "Inferred latch for \"memory\[62\]\[20\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[62\]\[21\] memory_block.v(37) " "Inferred latch for \"memory\[62\]\[21\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[62\]\[22\] memory_block.v(37) " "Inferred latch for \"memory\[62\]\[22\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[62\]\[23\] memory_block.v(37) " "Inferred latch for \"memory\[62\]\[23\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[62\]\[24\] memory_block.v(37) " "Inferred latch for \"memory\[62\]\[24\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[62\]\[25\] memory_block.v(37) " "Inferred latch for \"memory\[62\]\[25\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[62\]\[26\] memory_block.v(37) " "Inferred latch for \"memory\[62\]\[26\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[62\]\[27\] memory_block.v(37) " "Inferred latch for \"memory\[62\]\[27\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[62\]\[28\] memory_block.v(37) " "Inferred latch for \"memory\[62\]\[28\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[62\]\[29\] memory_block.v(37) " "Inferred latch for \"memory\[62\]\[29\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[62\]\[30\] memory_block.v(37) " "Inferred latch for \"memory\[62\]\[30\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[62\]\[31\] memory_block.v(37) " "Inferred latch for \"memory\[62\]\[31\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[63\]\[0\] memory_block.v(37) " "Inferred latch for \"memory\[63\]\[0\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[63\]\[1\] memory_block.v(37) " "Inferred latch for \"memory\[63\]\[1\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[63\]\[2\] memory_block.v(37) " "Inferred latch for \"memory\[63\]\[2\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[63\]\[3\] memory_block.v(37) " "Inferred latch for \"memory\[63\]\[3\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[63\]\[4\] memory_block.v(37) " "Inferred latch for \"memory\[63\]\[4\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[63\]\[5\] memory_block.v(37) " "Inferred latch for \"memory\[63\]\[5\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[63\]\[6\] memory_block.v(37) " "Inferred latch for \"memory\[63\]\[6\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[63\]\[7\] memory_block.v(37) " "Inferred latch for \"memory\[63\]\[7\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[63\]\[8\] memory_block.v(37) " "Inferred latch for \"memory\[63\]\[8\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[63\]\[9\] memory_block.v(37) " "Inferred latch for \"memory\[63\]\[9\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[63\]\[10\] memory_block.v(37) " "Inferred latch for \"memory\[63\]\[10\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[63\]\[11\] memory_block.v(37) " "Inferred latch for \"memory\[63\]\[11\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[63\]\[12\] memory_block.v(37) " "Inferred latch for \"memory\[63\]\[12\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[63\]\[13\] memory_block.v(37) " "Inferred latch for \"memory\[63\]\[13\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[63\]\[14\] memory_block.v(37) " "Inferred latch for \"memory\[63\]\[14\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[63\]\[15\] memory_block.v(37) " "Inferred latch for \"memory\[63\]\[15\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[63\]\[16\] memory_block.v(37) " "Inferred latch for \"memory\[63\]\[16\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[63\]\[17\] memory_block.v(37) " "Inferred latch for \"memory\[63\]\[17\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[63\]\[18\] memory_block.v(37) " "Inferred latch for \"memory\[63\]\[18\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[63\]\[19\] memory_block.v(37) " "Inferred latch for \"memory\[63\]\[19\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[63\]\[20\] memory_block.v(37) " "Inferred latch for \"memory\[63\]\[20\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[63\]\[21\] memory_block.v(37) " "Inferred latch for \"memory\[63\]\[21\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[63\]\[22\] memory_block.v(37) " "Inferred latch for \"memory\[63\]\[22\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[63\]\[23\] memory_block.v(37) " "Inferred latch for \"memory\[63\]\[23\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[63\]\[24\] memory_block.v(37) " "Inferred latch for \"memory\[63\]\[24\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[63\]\[25\] memory_block.v(37) " "Inferred latch for \"memory\[63\]\[25\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[63\]\[26\] memory_block.v(37) " "Inferred latch for \"memory\[63\]\[26\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[63\]\[27\] memory_block.v(37) " "Inferred latch for \"memory\[63\]\[27\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257681 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[63\]\[28\] memory_block.v(37) " "Inferred latch for \"memory\[63\]\[28\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257685 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[63\]\[29\] memory_block.v(37) " "Inferred latch for \"memory\[63\]\[29\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257685 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[63\]\[30\] memory_block.v(37) " "Inferred latch for \"memory\[63\]\[30\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257685 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory\[63\]\[31\] memory_block.v(37) " "Inferred latch for \"memory\[63\]\[31\]\" at memory_block.v(37)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257685 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[0\] memory_block.v(18) " "Inferred latch for \"read_data\[0\]\" at memory_block.v(18)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257685 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[1\] memory_block.v(18) " "Inferred latch for \"read_data\[1\]\" at memory_block.v(18)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257685 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[2\] memory_block.v(18) " "Inferred latch for \"read_data\[2\]\" at memory_block.v(18)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257685 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[3\] memory_block.v(18) " "Inferred latch for \"read_data\[3\]\" at memory_block.v(18)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257685 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[4\] memory_block.v(18) " "Inferred latch for \"read_data\[4\]\" at memory_block.v(18)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257685 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[5\] memory_block.v(18) " "Inferred latch for \"read_data\[5\]\" at memory_block.v(18)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257685 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[6\] memory_block.v(18) " "Inferred latch for \"read_data\[6\]\" at memory_block.v(18)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257685 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[7\] memory_block.v(18) " "Inferred latch for \"read_data\[7\]\" at memory_block.v(18)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257685 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[8\] memory_block.v(18) " "Inferred latch for \"read_data\[8\]\" at memory_block.v(18)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257685 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[9\] memory_block.v(18) " "Inferred latch for \"read_data\[9\]\" at memory_block.v(18)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257685 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[10\] memory_block.v(18) " "Inferred latch for \"read_data\[10\]\" at memory_block.v(18)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257685 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[11\] memory_block.v(18) " "Inferred latch for \"read_data\[11\]\" at memory_block.v(18)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257685 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[12\] memory_block.v(18) " "Inferred latch for \"read_data\[12\]\" at memory_block.v(18)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257685 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[13\] memory_block.v(18) " "Inferred latch for \"read_data\[13\]\" at memory_block.v(18)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257685 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[14\] memory_block.v(18) " "Inferred latch for \"read_data\[14\]\" at memory_block.v(18)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257685 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[15\] memory_block.v(18) " "Inferred latch for \"read_data\[15\]\" at memory_block.v(18)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257685 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[16\] memory_block.v(18) " "Inferred latch for \"read_data\[16\]\" at memory_block.v(18)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257685 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[17\] memory_block.v(18) " "Inferred latch for \"read_data\[17\]\" at memory_block.v(18)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257685 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[18\] memory_block.v(18) " "Inferred latch for \"read_data\[18\]\" at memory_block.v(18)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257685 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[19\] memory_block.v(18) " "Inferred latch for \"read_data\[19\]\" at memory_block.v(18)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257685 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[20\] memory_block.v(18) " "Inferred latch for \"read_data\[20\]\" at memory_block.v(18)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257685 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[21\] memory_block.v(18) " "Inferred latch for \"read_data\[21\]\" at memory_block.v(18)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257685 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[22\] memory_block.v(18) " "Inferred latch for \"read_data\[22\]\" at memory_block.v(18)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257685 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[23\] memory_block.v(18) " "Inferred latch for \"read_data\[23\]\" at memory_block.v(18)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257685 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[24\] memory_block.v(18) " "Inferred latch for \"read_data\[24\]\" at memory_block.v(18)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257685 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[25\] memory_block.v(18) " "Inferred latch for \"read_data\[25\]\" at memory_block.v(18)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257685 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[26\] memory_block.v(18) " "Inferred latch for \"read_data\[26\]\" at memory_block.v(18)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257685 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[27\] memory_block.v(18) " "Inferred latch for \"read_data\[27\]\" at memory_block.v(18)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257685 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[28\] memory_block.v(18) " "Inferred latch for \"read_data\[28\]\" at memory_block.v(18)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257685 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[29\] memory_block.v(18) " "Inferred latch for \"read_data\[29\]\" at memory_block.v(18)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257685 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[30\] memory_block.v(18) " "Inferred latch for \"read_data\[30\]\" at memory_block.v(18)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257685 "|mips|memory_block:mem_block0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[31\] memory_block.v(18) " "Inferred latch for \"read_data\[31\]\" at memory_block.v(18)" {  } { { "processor_modules/memory_block.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/memory_block.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698257685 "|mips|memory_block:mem_block0"}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1705698258571 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705698258571 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK " "No output dependent on input pin \"CLK\"" {  } { { "processor_modules/mips.v" "" { Text "C:/Users/btsts/Desktop/GitHUB/Theoretical/Computer Organization/Project3/processor_modules/mips.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1705698258599 "|mips|CLK"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1705698258599 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1 " "Implemented 1 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1705698258599 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1705698258599 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1705698258599 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4811 " "Peak virtual memory: 4811 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1705698258659 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 20 00:04:18 2024 " "Processing ended: Sat Jan 20 00:04:18 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1705698258659 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1705698258659 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1705698258659 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1705698258659 ""}
