// Seed: 915066738
module module_0 #(
    parameter id_2 = 32'd5,
    parameter id_3 = 32'd25
) (
    output tri0 id_0
);
  wire _id_2 = id_2;
  wor [id_2 : id_2  >  id_2] _id_3 = -1;
  assign id_0 = id_3;
  parameter id_4 = 1 & -1;
  supply1 [1 : (  id_3  )] id_5 = -1, id_6 = 1'h0;
endmodule
module module_1 #(
    parameter id_14 = 32'd36,
    parameter id_3  = 32'd8,
    parameter id_6  = 32'd82,
    parameter id_9  = 32'd4
) (
    output supply0 id_0,
    input wand id_1,
    output wire id_2[1 : id_6],
    input wire _id_3[(  -1  ) : id_3  ?  id_9 : 1],
    output wor id_4,
    input supply0 id_5,
    output tri1 _id_6,
    output tri1 id_7,
    input uwire id_8,
    output uwire _id_9,
    output tri1 id_10,
    input uwire id_11
);
  assign id_10 = id_3;
  module_0 modCall_1 (id_0);
  assign modCall_1.id_0 = 0;
  assign id_4 = 1;
  wire id_13, _id_14, id_15[id_6 : -1];
  assign id_2 = -1 & 1;
  wire [id_14 : -1] id_16;
endmodule
