
blowfish_performance.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000067ec  08000200  08000200  00001200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000142c  080069f0  080069f0  000079f0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007e1c  08007e1c  000091ec  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08007e1c  08007e1c  00008e1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007e24  08007e24  000091ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007e24  08007e24  00008e24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007e28  08007e28  00008e28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001ec  20000000  08007e2c  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000012d0  200001ec  08008018  000091ec  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200014bc  08008018  000094bc  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000091ec  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017303  00000000  00000000  0000921a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003135  00000000  00000000  0002051d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loclists 0000fdc3  00000000  00000000  00023652  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000d98  00000000  00000000  00033418  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000015d2  00000000  00000000  000341b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00029cda  00000000  00000000  00035782  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001c6d6  00000000  00000000  0005f45c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    001004f5  00000000  00000000  0007bb32  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0017c027  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000034c4  00000000  00000000  0017c06c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000070  00000000  00000000  0017f530  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	@ (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	@ (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	@ (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200001ec 	.word	0x200001ec
 800021c:	00000000 	.word	0x00000000
 8000220:	080069d4 	.word	0x080069d4

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	@ (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	@ (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	@ (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200001f0 	.word	0x200001f0
 800023c:	080069d4 	.word	0x080069d4

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000300:	f04f 30ff 	movne.w	r0, #4294967295
 8000304:	f000 b988 	b.w	8000618 <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9d08      	ldr	r5, [sp, #32]
 8000326:	468e      	mov	lr, r1
 8000328:	4604      	mov	r4, r0
 800032a:	4688      	mov	r8, r1
 800032c:	2b00      	cmp	r3, #0
 800032e:	d14a      	bne.n	80003c6 <__udivmoddi4+0xa6>
 8000330:	428a      	cmp	r2, r1
 8000332:	4617      	mov	r7, r2
 8000334:	d962      	bls.n	80003fc <__udivmoddi4+0xdc>
 8000336:	fab2 f682 	clz	r6, r2
 800033a:	b14e      	cbz	r6, 8000350 <__udivmoddi4+0x30>
 800033c:	f1c6 0320 	rsb	r3, r6, #32
 8000340:	fa01 f806 	lsl.w	r8, r1, r6
 8000344:	fa20 f303 	lsr.w	r3, r0, r3
 8000348:	40b7      	lsls	r7, r6
 800034a:	ea43 0808 	orr.w	r8, r3, r8
 800034e:	40b4      	lsls	r4, r6
 8000350:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000354:	fa1f fc87 	uxth.w	ip, r7
 8000358:	fbb8 f1fe 	udiv	r1, r8, lr
 800035c:	0c23      	lsrs	r3, r4, #16
 800035e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000362:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000366:	fb01 f20c 	mul.w	r2, r1, ip
 800036a:	429a      	cmp	r2, r3
 800036c:	d909      	bls.n	8000382 <__udivmoddi4+0x62>
 800036e:	18fb      	adds	r3, r7, r3
 8000370:	f101 30ff 	add.w	r0, r1, #4294967295
 8000374:	f080 80ea 	bcs.w	800054c <__udivmoddi4+0x22c>
 8000378:	429a      	cmp	r2, r3
 800037a:	f240 80e7 	bls.w	800054c <__udivmoddi4+0x22c>
 800037e:	3902      	subs	r1, #2
 8000380:	443b      	add	r3, r7
 8000382:	1a9a      	subs	r2, r3, r2
 8000384:	b2a3      	uxth	r3, r4
 8000386:	fbb2 f0fe 	udiv	r0, r2, lr
 800038a:	fb0e 2210 	mls	r2, lr, r0, r2
 800038e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000392:	fb00 fc0c 	mul.w	ip, r0, ip
 8000396:	459c      	cmp	ip, r3
 8000398:	d909      	bls.n	80003ae <__udivmoddi4+0x8e>
 800039a:	18fb      	adds	r3, r7, r3
 800039c:	f100 32ff 	add.w	r2, r0, #4294967295
 80003a0:	f080 80d6 	bcs.w	8000550 <__udivmoddi4+0x230>
 80003a4:	459c      	cmp	ip, r3
 80003a6:	f240 80d3 	bls.w	8000550 <__udivmoddi4+0x230>
 80003aa:	443b      	add	r3, r7
 80003ac:	3802      	subs	r0, #2
 80003ae:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003b2:	eba3 030c 	sub.w	r3, r3, ip
 80003b6:	2100      	movs	r1, #0
 80003b8:	b11d      	cbz	r5, 80003c2 <__udivmoddi4+0xa2>
 80003ba:	40f3      	lsrs	r3, r6
 80003bc:	2200      	movs	r2, #0
 80003be:	e9c5 3200 	strd	r3, r2, [r5]
 80003c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d905      	bls.n	80003d6 <__udivmoddi4+0xb6>
 80003ca:	b10d      	cbz	r5, 80003d0 <__udivmoddi4+0xb0>
 80003cc:	e9c5 0100 	strd	r0, r1, [r5]
 80003d0:	2100      	movs	r1, #0
 80003d2:	4608      	mov	r0, r1
 80003d4:	e7f5      	b.n	80003c2 <__udivmoddi4+0xa2>
 80003d6:	fab3 f183 	clz	r1, r3
 80003da:	2900      	cmp	r1, #0
 80003dc:	d146      	bne.n	800046c <__udivmoddi4+0x14c>
 80003de:	4573      	cmp	r3, lr
 80003e0:	d302      	bcc.n	80003e8 <__udivmoddi4+0xc8>
 80003e2:	4282      	cmp	r2, r0
 80003e4:	f200 8105 	bhi.w	80005f2 <__udivmoddi4+0x2d2>
 80003e8:	1a84      	subs	r4, r0, r2
 80003ea:	eb6e 0203 	sbc.w	r2, lr, r3
 80003ee:	2001      	movs	r0, #1
 80003f0:	4690      	mov	r8, r2
 80003f2:	2d00      	cmp	r5, #0
 80003f4:	d0e5      	beq.n	80003c2 <__udivmoddi4+0xa2>
 80003f6:	e9c5 4800 	strd	r4, r8, [r5]
 80003fa:	e7e2      	b.n	80003c2 <__udivmoddi4+0xa2>
 80003fc:	2a00      	cmp	r2, #0
 80003fe:	f000 8090 	beq.w	8000522 <__udivmoddi4+0x202>
 8000402:	fab2 f682 	clz	r6, r2
 8000406:	2e00      	cmp	r6, #0
 8000408:	f040 80a4 	bne.w	8000554 <__udivmoddi4+0x234>
 800040c:	1a8a      	subs	r2, r1, r2
 800040e:	0c03      	lsrs	r3, r0, #16
 8000410:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000414:	b280      	uxth	r0, r0
 8000416:	b2bc      	uxth	r4, r7
 8000418:	2101      	movs	r1, #1
 800041a:	fbb2 fcfe 	udiv	ip, r2, lr
 800041e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000422:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000426:	fb04 f20c 	mul.w	r2, r4, ip
 800042a:	429a      	cmp	r2, r3
 800042c:	d907      	bls.n	800043e <__udivmoddi4+0x11e>
 800042e:	18fb      	adds	r3, r7, r3
 8000430:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000434:	d202      	bcs.n	800043c <__udivmoddi4+0x11c>
 8000436:	429a      	cmp	r2, r3
 8000438:	f200 80e0 	bhi.w	80005fc <__udivmoddi4+0x2dc>
 800043c:	46c4      	mov	ip, r8
 800043e:	1a9b      	subs	r3, r3, r2
 8000440:	fbb3 f2fe 	udiv	r2, r3, lr
 8000444:	fb0e 3312 	mls	r3, lr, r2, r3
 8000448:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800044c:	fb02 f404 	mul.w	r4, r2, r4
 8000450:	429c      	cmp	r4, r3
 8000452:	d907      	bls.n	8000464 <__udivmoddi4+0x144>
 8000454:	18fb      	adds	r3, r7, r3
 8000456:	f102 30ff 	add.w	r0, r2, #4294967295
 800045a:	d202      	bcs.n	8000462 <__udivmoddi4+0x142>
 800045c:	429c      	cmp	r4, r3
 800045e:	f200 80ca 	bhi.w	80005f6 <__udivmoddi4+0x2d6>
 8000462:	4602      	mov	r2, r0
 8000464:	1b1b      	subs	r3, r3, r4
 8000466:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800046a:	e7a5      	b.n	80003b8 <__udivmoddi4+0x98>
 800046c:	f1c1 0620 	rsb	r6, r1, #32
 8000470:	408b      	lsls	r3, r1
 8000472:	fa22 f706 	lsr.w	r7, r2, r6
 8000476:	431f      	orrs	r7, r3
 8000478:	fa0e f401 	lsl.w	r4, lr, r1
 800047c:	fa20 f306 	lsr.w	r3, r0, r6
 8000480:	fa2e fe06 	lsr.w	lr, lr, r6
 8000484:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000488:	4323      	orrs	r3, r4
 800048a:	fa00 f801 	lsl.w	r8, r0, r1
 800048e:	fa1f fc87 	uxth.w	ip, r7
 8000492:	fbbe f0f9 	udiv	r0, lr, r9
 8000496:	0c1c      	lsrs	r4, r3, #16
 8000498:	fb09 ee10 	mls	lr, r9, r0, lr
 800049c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80004a0:	fb00 fe0c 	mul.w	lr, r0, ip
 80004a4:	45a6      	cmp	lr, r4
 80004a6:	fa02 f201 	lsl.w	r2, r2, r1
 80004aa:	d909      	bls.n	80004c0 <__udivmoddi4+0x1a0>
 80004ac:	193c      	adds	r4, r7, r4
 80004ae:	f100 3aff 	add.w	sl, r0, #4294967295
 80004b2:	f080 809c 	bcs.w	80005ee <__udivmoddi4+0x2ce>
 80004b6:	45a6      	cmp	lr, r4
 80004b8:	f240 8099 	bls.w	80005ee <__udivmoddi4+0x2ce>
 80004bc:	3802      	subs	r0, #2
 80004be:	443c      	add	r4, r7
 80004c0:	eba4 040e 	sub.w	r4, r4, lr
 80004c4:	fa1f fe83 	uxth.w	lr, r3
 80004c8:	fbb4 f3f9 	udiv	r3, r4, r9
 80004cc:	fb09 4413 	mls	r4, r9, r3, r4
 80004d0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004d4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004d8:	45a4      	cmp	ip, r4
 80004da:	d908      	bls.n	80004ee <__udivmoddi4+0x1ce>
 80004dc:	193c      	adds	r4, r7, r4
 80004de:	f103 3eff 	add.w	lr, r3, #4294967295
 80004e2:	f080 8082 	bcs.w	80005ea <__udivmoddi4+0x2ca>
 80004e6:	45a4      	cmp	ip, r4
 80004e8:	d97f      	bls.n	80005ea <__udivmoddi4+0x2ca>
 80004ea:	3b02      	subs	r3, #2
 80004ec:	443c      	add	r4, r7
 80004ee:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004f2:	eba4 040c 	sub.w	r4, r4, ip
 80004f6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004fa:	4564      	cmp	r4, ip
 80004fc:	4673      	mov	r3, lr
 80004fe:	46e1      	mov	r9, ip
 8000500:	d362      	bcc.n	80005c8 <__udivmoddi4+0x2a8>
 8000502:	d05f      	beq.n	80005c4 <__udivmoddi4+0x2a4>
 8000504:	b15d      	cbz	r5, 800051e <__udivmoddi4+0x1fe>
 8000506:	ebb8 0203 	subs.w	r2, r8, r3
 800050a:	eb64 0409 	sbc.w	r4, r4, r9
 800050e:	fa04 f606 	lsl.w	r6, r4, r6
 8000512:	fa22 f301 	lsr.w	r3, r2, r1
 8000516:	431e      	orrs	r6, r3
 8000518:	40cc      	lsrs	r4, r1
 800051a:	e9c5 6400 	strd	r6, r4, [r5]
 800051e:	2100      	movs	r1, #0
 8000520:	e74f      	b.n	80003c2 <__udivmoddi4+0xa2>
 8000522:	fbb1 fcf2 	udiv	ip, r1, r2
 8000526:	0c01      	lsrs	r1, r0, #16
 8000528:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800052c:	b280      	uxth	r0, r0
 800052e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000532:	463b      	mov	r3, r7
 8000534:	4638      	mov	r0, r7
 8000536:	463c      	mov	r4, r7
 8000538:	46b8      	mov	r8, r7
 800053a:	46be      	mov	lr, r7
 800053c:	2620      	movs	r6, #32
 800053e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000542:	eba2 0208 	sub.w	r2, r2, r8
 8000546:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800054a:	e766      	b.n	800041a <__udivmoddi4+0xfa>
 800054c:	4601      	mov	r1, r0
 800054e:	e718      	b.n	8000382 <__udivmoddi4+0x62>
 8000550:	4610      	mov	r0, r2
 8000552:	e72c      	b.n	80003ae <__udivmoddi4+0x8e>
 8000554:	f1c6 0220 	rsb	r2, r6, #32
 8000558:	fa2e f302 	lsr.w	r3, lr, r2
 800055c:	40b7      	lsls	r7, r6
 800055e:	40b1      	lsls	r1, r6
 8000560:	fa20 f202 	lsr.w	r2, r0, r2
 8000564:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000568:	430a      	orrs	r2, r1
 800056a:	fbb3 f8fe 	udiv	r8, r3, lr
 800056e:	b2bc      	uxth	r4, r7
 8000570:	fb0e 3318 	mls	r3, lr, r8, r3
 8000574:	0c11      	lsrs	r1, r2, #16
 8000576:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800057a:	fb08 f904 	mul.w	r9, r8, r4
 800057e:	40b0      	lsls	r0, r6
 8000580:	4589      	cmp	r9, r1
 8000582:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000586:	b280      	uxth	r0, r0
 8000588:	d93e      	bls.n	8000608 <__udivmoddi4+0x2e8>
 800058a:	1879      	adds	r1, r7, r1
 800058c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000590:	d201      	bcs.n	8000596 <__udivmoddi4+0x276>
 8000592:	4589      	cmp	r9, r1
 8000594:	d81f      	bhi.n	80005d6 <__udivmoddi4+0x2b6>
 8000596:	eba1 0109 	sub.w	r1, r1, r9
 800059a:	fbb1 f9fe 	udiv	r9, r1, lr
 800059e:	fb09 f804 	mul.w	r8, r9, r4
 80005a2:	fb0e 1119 	mls	r1, lr, r9, r1
 80005a6:	b292      	uxth	r2, r2
 80005a8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80005ac:	4542      	cmp	r2, r8
 80005ae:	d229      	bcs.n	8000604 <__udivmoddi4+0x2e4>
 80005b0:	18ba      	adds	r2, r7, r2
 80005b2:	f109 31ff 	add.w	r1, r9, #4294967295
 80005b6:	d2c4      	bcs.n	8000542 <__udivmoddi4+0x222>
 80005b8:	4542      	cmp	r2, r8
 80005ba:	d2c2      	bcs.n	8000542 <__udivmoddi4+0x222>
 80005bc:	f1a9 0102 	sub.w	r1, r9, #2
 80005c0:	443a      	add	r2, r7
 80005c2:	e7be      	b.n	8000542 <__udivmoddi4+0x222>
 80005c4:	45f0      	cmp	r8, lr
 80005c6:	d29d      	bcs.n	8000504 <__udivmoddi4+0x1e4>
 80005c8:	ebbe 0302 	subs.w	r3, lr, r2
 80005cc:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005d0:	3801      	subs	r0, #1
 80005d2:	46e1      	mov	r9, ip
 80005d4:	e796      	b.n	8000504 <__udivmoddi4+0x1e4>
 80005d6:	eba7 0909 	sub.w	r9, r7, r9
 80005da:	4449      	add	r1, r9
 80005dc:	f1a8 0c02 	sub.w	ip, r8, #2
 80005e0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005e4:	fb09 f804 	mul.w	r8, r9, r4
 80005e8:	e7db      	b.n	80005a2 <__udivmoddi4+0x282>
 80005ea:	4673      	mov	r3, lr
 80005ec:	e77f      	b.n	80004ee <__udivmoddi4+0x1ce>
 80005ee:	4650      	mov	r0, sl
 80005f0:	e766      	b.n	80004c0 <__udivmoddi4+0x1a0>
 80005f2:	4608      	mov	r0, r1
 80005f4:	e6fd      	b.n	80003f2 <__udivmoddi4+0xd2>
 80005f6:	443b      	add	r3, r7
 80005f8:	3a02      	subs	r2, #2
 80005fa:	e733      	b.n	8000464 <__udivmoddi4+0x144>
 80005fc:	f1ac 0c02 	sub.w	ip, ip, #2
 8000600:	443b      	add	r3, r7
 8000602:	e71c      	b.n	800043e <__udivmoddi4+0x11e>
 8000604:	4649      	mov	r1, r9
 8000606:	e79c      	b.n	8000542 <__udivmoddi4+0x222>
 8000608:	eba1 0109 	sub.w	r1, r1, r9
 800060c:	46c4      	mov	ip, r8
 800060e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000612:	fb09 f804 	mul.w	r8, r9, r4
 8000616:	e7c4      	b.n	80005a2 <__udivmoddi4+0x282>

08000618 <__aeabi_idiv0>:
 8000618:	4770      	bx	lr
 800061a:	bf00      	nop

0800061c <Blowfish_Encrypt>:

   return y;
}


void Blowfish_Encrypt(BLOWFISH_CTX *ctx, uint32_t *xl, uint32_t *xr){
 800061c:	b570      	push	{r4, r5, r6, lr}
  uint32_t  Xl;
  uint32_t  Xr;
  uint32_t  temp;
  int16_t   i;

  Xl = *xl;
 800061e:	680b      	ldr	r3, [r1, #0]
  Xr = *xr;

  for (i = 0; i < N; ++i) {
    Xl = Xl ^ ctx->P[i];
 8000620:	6804      	ldr	r4, [r0, #0]
 8000622:	6816      	ldr	r6, [r2, #0]
 8000624:	4063      	eors	r3, r4
   x >>= 8;
 8000626:	ea4f 6c13 	mov.w	ip, r3, lsr #24
   y = ctx->S[0][a] + ctx->S[1][b];
 800062a:	f3c3 4407 	ubfx	r4, r3, #16, #8
 800062e:	f10c 0c12 	add.w	ip, ip, #18
 8000632:	f504 7489 	add.w	r4, r4, #274	@ 0x112
 8000636:	f850 502c 	ldr.w	r5, [r0, ip, lsl #2]
   y = y ^ ctx->S[2][c];
 800063a:	f3c3 2c07 	ubfx	ip, r3, #8, #8
   y = ctx->S[0][a] + ctx->S[1][b];
 800063e:	f850 4024 	ldr.w	r4, [r0, r4, lsl #2]
   y = y ^ ctx->S[2][c];
 8000642:	f20c 2c12 	addw	ip, ip, #530	@ 0x212
   y = ctx->S[0][a] + ctx->S[1][b];
 8000646:	442c      	add	r4, r5
   y = y ^ ctx->S[2][c];
 8000648:	f850 502c 	ldr.w	r5, [r0, ip, lsl #2]
   y = y + ctx->S[3][d];
 800064c:	fa5f fc83 	uxtb.w	ip, r3
 8000650:	f20c 3c12 	addw	ip, ip, #786	@ 0x312
   y = y ^ ctx->S[2][c];
 8000654:	406c      	eors	r4, r5
   y = y + ctx->S[3][d];
 8000656:	f850 502c 	ldr.w	r5, [r0, ip, lsl #2]
 800065a:	442c      	add	r4, r5
    Xl = Xl ^ ctx->P[i];
 800065c:	6845      	ldr	r5, [r0, #4]
 800065e:	ea86 0c05 	eor.w	ip, r6, r5
 8000662:	ea8c 0c04 	eor.w	ip, ip, r4
   y = ctx->S[0][a] + ctx->S[1][b];
 8000666:	6884      	ldr	r4, [r0, #8]
   x >>= 8;
 8000668:	ea4f 6e1c 	mov.w	lr, ip, lsr #24
 800066c:	405c      	eors	r4, r3
   y = ctx->S[0][a] + ctx->S[1][b];
 800066e:	f3cc 4307 	ubfx	r3, ip, #16, #8
 8000672:	f10e 0e12 	add.w	lr, lr, #18
 8000676:	f503 7389 	add.w	r3, r3, #274	@ 0x112
 800067a:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
   y = y ^ ctx->S[2][c];
 800067e:	f3cc 2e07 	ubfx	lr, ip, #8, #8
   y = ctx->S[0][a] + ctx->S[1][b];
 8000682:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
   y = y ^ ctx->S[2][c];
 8000686:	f20e 2e12 	addw	lr, lr, #530	@ 0x212
   y = ctx->S[0][a] + ctx->S[1][b];
 800068a:	442b      	add	r3, r5
   y = y ^ ctx->S[2][c];
 800068c:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
   y = y + ctx->S[3][d];
 8000690:	fa5f fe8c 	uxtb.w	lr, ip
 8000694:	f20e 3e12 	addw	lr, lr, #786	@ 0x312
   y = y ^ ctx->S[2][c];
 8000698:	406b      	eors	r3, r5
   y = y + ctx->S[3][d];
 800069a:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
 800069e:	442b      	add	r3, r5
    Xl = Xl ^ ctx->P[i];
 80006a0:	4063      	eors	r3, r4
   y = ctx->S[0][a] + ctx->S[1][b];
 80006a2:	68c4      	ldr	r4, [r0, #12]
   x >>= 8;
 80006a4:	ea4f 6e13 	mov.w	lr, r3, lsr #24
 80006a8:	ea8c 0c04 	eor.w	ip, ip, r4
   y = ctx->S[0][a] + ctx->S[1][b];
 80006ac:	f3c3 4407 	ubfx	r4, r3, #16, #8
 80006b0:	f10e 0e12 	add.w	lr, lr, #18
 80006b4:	f504 7489 	add.w	r4, r4, #274	@ 0x112
 80006b8:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
   y = y ^ ctx->S[2][c];
 80006bc:	f3c3 2e07 	ubfx	lr, r3, #8, #8
   y = ctx->S[0][a] + ctx->S[1][b];
 80006c0:	f850 4024 	ldr.w	r4, [r0, r4, lsl #2]
   y = y ^ ctx->S[2][c];
 80006c4:	f20e 2e12 	addw	lr, lr, #530	@ 0x212
   y = ctx->S[0][a] + ctx->S[1][b];
 80006c8:	442c      	add	r4, r5
   y = y ^ ctx->S[2][c];
 80006ca:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
   y = y + ctx->S[3][d];
 80006ce:	fa5f fe83 	uxtb.w	lr, r3
 80006d2:	f20e 3e12 	addw	lr, lr, #786	@ 0x312
   y = y ^ ctx->S[2][c];
 80006d6:	406c      	eors	r4, r5
   y = y + ctx->S[3][d];
 80006d8:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
 80006dc:	442c      	add	r4, r5
    Xl = Xl ^ ctx->P[i];
 80006de:	ea84 0c0c 	eor.w	ip, r4, ip
   y = ctx->S[0][a] + ctx->S[1][b];
 80006e2:	6904      	ldr	r4, [r0, #16]
   x >>= 8;
 80006e4:	ea4f 6e1c 	mov.w	lr, ip, lsr #24
 80006e8:	4063      	eors	r3, r4
   y = ctx->S[0][a] + ctx->S[1][b];
 80006ea:	f3cc 4407 	ubfx	r4, ip, #16, #8
 80006ee:	f10e 0e12 	add.w	lr, lr, #18
 80006f2:	f504 7489 	add.w	r4, r4, #274	@ 0x112
 80006f6:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
   y = y ^ ctx->S[2][c];
 80006fa:	f3cc 2e07 	ubfx	lr, ip, #8, #8
   y = ctx->S[0][a] + ctx->S[1][b];
 80006fe:	f850 4024 	ldr.w	r4, [r0, r4, lsl #2]
   y = y ^ ctx->S[2][c];
 8000702:	f20e 2e12 	addw	lr, lr, #530	@ 0x212
   y = ctx->S[0][a] + ctx->S[1][b];
 8000706:	442c      	add	r4, r5
   y = y ^ ctx->S[2][c];
 8000708:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
   y = y + ctx->S[3][d];
 800070c:	fa5f fe8c 	uxtb.w	lr, ip
 8000710:	f20e 3e12 	addw	lr, lr, #786	@ 0x312
   y = y ^ ctx->S[2][c];
 8000714:	406c      	eors	r4, r5
   y = y + ctx->S[3][d];
 8000716:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
 800071a:	442c      	add	r4, r5
    Xl = Xl ^ ctx->P[i];
 800071c:	4063      	eors	r3, r4
   y = ctx->S[0][a] + ctx->S[1][b];
 800071e:	6944      	ldr	r4, [r0, #20]
   x >>= 8;
 8000720:	ea4f 6e13 	mov.w	lr, r3, lsr #24
 8000724:	ea8c 0c04 	eor.w	ip, ip, r4
   y = ctx->S[0][a] + ctx->S[1][b];
 8000728:	f3c3 4407 	ubfx	r4, r3, #16, #8
 800072c:	f10e 0e12 	add.w	lr, lr, #18
 8000730:	f504 7489 	add.w	r4, r4, #274	@ 0x112
 8000734:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
   y = y ^ ctx->S[2][c];
 8000738:	f3c3 2e07 	ubfx	lr, r3, #8, #8
   y = ctx->S[0][a] + ctx->S[1][b];
 800073c:	f850 4024 	ldr.w	r4, [r0, r4, lsl #2]
   y = y ^ ctx->S[2][c];
 8000740:	f20e 2e12 	addw	lr, lr, #530	@ 0x212
   y = ctx->S[0][a] + ctx->S[1][b];
 8000744:	442c      	add	r4, r5
   y = y ^ ctx->S[2][c];
 8000746:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
   y = y + ctx->S[3][d];
 800074a:	fa5f fe83 	uxtb.w	lr, r3
 800074e:	f20e 3e12 	addw	lr, lr, #786	@ 0x312
   y = y ^ ctx->S[2][c];
 8000752:	406c      	eors	r4, r5
   y = y + ctx->S[3][d];
 8000754:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
 8000758:	442c      	add	r4, r5
    Xl = Xl ^ ctx->P[i];
 800075a:	ea8c 0c04 	eor.w	ip, ip, r4
   x >>= 8;
 800075e:	ea4f 6e1c 	mov.w	lr, ip, lsr #24
   y = ctx->S[0][a] + ctx->S[1][b];
 8000762:	f3cc 4407 	ubfx	r4, ip, #16, #8
 8000766:	f10e 0e12 	add.w	lr, lr, #18
 800076a:	f504 7489 	add.w	r4, r4, #274	@ 0x112
 800076e:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
   y = y ^ ctx->S[2][c];
 8000772:	f3cc 2e07 	ubfx	lr, ip, #8, #8
   y = ctx->S[0][a] + ctx->S[1][b];
 8000776:	f850 4024 	ldr.w	r4, [r0, r4, lsl #2]
   y = y ^ ctx->S[2][c];
 800077a:	f20e 2e12 	addw	lr, lr, #530	@ 0x212
   y = ctx->S[0][a] + ctx->S[1][b];
 800077e:	442c      	add	r4, r5
   y = y ^ ctx->S[2][c];
 8000780:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
   y = y + ctx->S[3][d];
 8000784:	fa5f fe8c 	uxtb.w	lr, ip
 8000788:	f20e 3e12 	addw	lr, lr, #786	@ 0x312
   y = y ^ ctx->S[2][c];
 800078c:	406c      	eors	r4, r5
   y = y + ctx->S[3][d];
 800078e:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
 8000792:	442c      	add	r4, r5
    Xl = Xl ^ ctx->P[i];
 8000794:	6985      	ldr	r5, [r0, #24]
 8000796:	406b      	eors	r3, r5
 8000798:	ea83 0e04 	eor.w	lr, r3, r4
   y = ctx->S[0][a] + ctx->S[1][b];
 800079c:	69c3      	ldr	r3, [r0, #28]
 800079e:	ea8c 0c03 	eor.w	ip, ip, r3
 80007a2:	f3ce 4307 	ubfx	r3, lr, #16, #8
 80007a6:	f503 7389 	add.w	r3, r3, #274	@ 0x112
 80007aa:	f850 4023 	ldr.w	r4, [r0, r3, lsl #2]
   x >>= 8;
 80007ae:	ea4f 631e 	mov.w	r3, lr, lsr #24
   y = ctx->S[0][a] + ctx->S[1][b];
 80007b2:	3312      	adds	r3, #18
 80007b4:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 80007b8:	441c      	add	r4, r3
   y = y ^ ctx->S[2][c];
 80007ba:	f3ce 2307 	ubfx	r3, lr, #8, #8
 80007be:	f203 2312 	addw	r3, r3, #530	@ 0x212
 80007c2:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 80007c6:	405c      	eors	r4, r3
   y = y + ctx->S[3][d];
 80007c8:	fa5f f38e 	uxtb.w	r3, lr
 80007cc:	f203 3312 	addw	r3, r3, #786	@ 0x312
 80007d0:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 80007d4:	441c      	add	r4, r3
    Xl = Xl ^ ctx->P[i];
 80007d6:	ea8c 0304 	eor.w	r3, ip, r4
   y = ctx->S[0][a] + ctx->S[1][b];
 80007da:	6a04      	ldr	r4, [r0, #32]
 80007dc:	ea8e 0c04 	eor.w	ip, lr, r4
   x >>= 8;
 80007e0:	ea4f 6e13 	mov.w	lr, r3, lsr #24
   y = ctx->S[0][a] + ctx->S[1][b];
 80007e4:	f3c3 4407 	ubfx	r4, r3, #16, #8
 80007e8:	f10e 0e12 	add.w	lr, lr, #18
 80007ec:	f504 7489 	add.w	r4, r4, #274	@ 0x112
 80007f0:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
   y = y ^ ctx->S[2][c];
 80007f4:	f3c3 2e07 	ubfx	lr, r3, #8, #8
   y = ctx->S[0][a] + ctx->S[1][b];
 80007f8:	f850 4024 	ldr.w	r4, [r0, r4, lsl #2]
   y = y ^ ctx->S[2][c];
 80007fc:	f20e 2e12 	addw	lr, lr, #530	@ 0x212
   y = ctx->S[0][a] + ctx->S[1][b];
 8000800:	442c      	add	r4, r5
   y = y ^ ctx->S[2][c];
 8000802:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
   y = y + ctx->S[3][d];
 8000806:	fa5f fe83 	uxtb.w	lr, r3
 800080a:	f20e 3e12 	addw	lr, lr, #786	@ 0x312
   y = y ^ ctx->S[2][c];
 800080e:	406c      	eors	r4, r5
   y = y + ctx->S[3][d];
 8000810:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
 8000814:	442c      	add	r4, r5
    Xl = Xl ^ ctx->P[i];
 8000816:	ea8c 0c04 	eor.w	ip, ip, r4
   y = ctx->S[0][a] + ctx->S[1][b];
 800081a:	6a44      	ldr	r4, [r0, #36]	@ 0x24
   x >>= 8;
 800081c:	ea4f 6e1c 	mov.w	lr, ip, lsr #24
 8000820:	4063      	eors	r3, r4
   y = ctx->S[0][a] + ctx->S[1][b];
 8000822:	f3cc 4407 	ubfx	r4, ip, #16, #8
 8000826:	f10e 0e12 	add.w	lr, lr, #18
 800082a:	f504 7489 	add.w	r4, r4, #274	@ 0x112
 800082e:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
   y = y ^ ctx->S[2][c];
 8000832:	f3cc 2e07 	ubfx	lr, ip, #8, #8
   y = ctx->S[0][a] + ctx->S[1][b];
 8000836:	f850 4024 	ldr.w	r4, [r0, r4, lsl #2]
   y = y ^ ctx->S[2][c];
 800083a:	f20e 2e12 	addw	lr, lr, #530	@ 0x212
   y = ctx->S[0][a] + ctx->S[1][b];
 800083e:	442c      	add	r4, r5
   y = y ^ ctx->S[2][c];
 8000840:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
   y = y + ctx->S[3][d];
 8000844:	fa5f fe8c 	uxtb.w	lr, ip
 8000848:	f20e 3e12 	addw	lr, lr, #786	@ 0x312
   y = y ^ ctx->S[2][c];
 800084c:	406c      	eors	r4, r5
   y = y + ctx->S[3][d];
 800084e:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
 8000852:	442c      	add	r4, r5
    Xl = Xl ^ ctx->P[i];
 8000854:	4063      	eors	r3, r4
   y = ctx->S[0][a] + ctx->S[1][b];
 8000856:	6a84      	ldr	r4, [r0, #40]	@ 0x28
   x >>= 8;
 8000858:	ea4f 6e13 	mov.w	lr, r3, lsr #24
 800085c:	ea8c 0c04 	eor.w	ip, ip, r4
   y = ctx->S[0][a] + ctx->S[1][b];
 8000860:	f3c3 4407 	ubfx	r4, r3, #16, #8
 8000864:	f10e 0e12 	add.w	lr, lr, #18
 8000868:	f504 7489 	add.w	r4, r4, #274	@ 0x112
 800086c:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
   y = y ^ ctx->S[2][c];
 8000870:	f3c3 2e07 	ubfx	lr, r3, #8, #8
   y = ctx->S[0][a] + ctx->S[1][b];
 8000874:	f850 4024 	ldr.w	r4, [r0, r4, lsl #2]
   y = y ^ ctx->S[2][c];
 8000878:	f20e 2e12 	addw	lr, lr, #530	@ 0x212
   y = ctx->S[0][a] + ctx->S[1][b];
 800087c:	442c      	add	r4, r5
   y = y ^ ctx->S[2][c];
 800087e:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
   y = y + ctx->S[3][d];
 8000882:	fa5f fe83 	uxtb.w	lr, r3
 8000886:	f20e 3e12 	addw	lr, lr, #786	@ 0x312
   y = y ^ ctx->S[2][c];
 800088a:	406c      	eors	r4, r5
   y = y + ctx->S[3][d];
 800088c:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
 8000890:	442c      	add	r4, r5
    Xl = Xl ^ ctx->P[i];
 8000892:	ea8c 0c04 	eor.w	ip, ip, r4
   y = ctx->S[0][a] + ctx->S[1][b];
 8000896:	6ac4      	ldr	r4, [r0, #44]	@ 0x2c
   x >>= 8;
 8000898:	ea4f 6e1c 	mov.w	lr, ip, lsr #24
 800089c:	4063      	eors	r3, r4
   y = ctx->S[0][a] + ctx->S[1][b];
 800089e:	f3cc 4407 	ubfx	r4, ip, #16, #8
 80008a2:	f10e 0e12 	add.w	lr, lr, #18
 80008a6:	f504 7489 	add.w	r4, r4, #274	@ 0x112
 80008aa:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
   y = y ^ ctx->S[2][c];
 80008ae:	f3cc 2e07 	ubfx	lr, ip, #8, #8
   y = ctx->S[0][a] + ctx->S[1][b];
 80008b2:	f850 4024 	ldr.w	r4, [r0, r4, lsl #2]
   y = y ^ ctx->S[2][c];
 80008b6:	f20e 2e12 	addw	lr, lr, #530	@ 0x212
   y = ctx->S[0][a] + ctx->S[1][b];
 80008ba:	442c      	add	r4, r5
   y = y ^ ctx->S[2][c];
 80008bc:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
   y = y + ctx->S[3][d];
 80008c0:	fa5f fe8c 	uxtb.w	lr, ip
 80008c4:	f20e 3e12 	addw	lr, lr, #786	@ 0x312
   y = y ^ ctx->S[2][c];
 80008c8:	406c      	eors	r4, r5
   y = y + ctx->S[3][d];
 80008ca:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
 80008ce:	442c      	add	r4, r5
    Xl = Xl ^ ctx->P[i];
 80008d0:	4063      	eors	r3, r4
   y = ctx->S[0][a] + ctx->S[1][b];
 80008d2:	6b04      	ldr	r4, [r0, #48]	@ 0x30
   x >>= 8;
 80008d4:	ea4f 6e13 	mov.w	lr, r3, lsr #24
 80008d8:	ea8c 0c04 	eor.w	ip, ip, r4
   y = ctx->S[0][a] + ctx->S[1][b];
 80008dc:	f3c3 4407 	ubfx	r4, r3, #16, #8
 80008e0:	f10e 0e12 	add.w	lr, lr, #18
 80008e4:	f504 7489 	add.w	r4, r4, #274	@ 0x112
 80008e8:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
   y = y ^ ctx->S[2][c];
 80008ec:	f3c3 2e07 	ubfx	lr, r3, #8, #8
   y = ctx->S[0][a] + ctx->S[1][b];
 80008f0:	f850 4024 	ldr.w	r4, [r0, r4, lsl #2]
   y = y ^ ctx->S[2][c];
 80008f4:	f20e 2e12 	addw	lr, lr, #530	@ 0x212
   y = ctx->S[0][a] + ctx->S[1][b];
 80008f8:	442c      	add	r4, r5
   y = y ^ ctx->S[2][c];
 80008fa:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
   y = y + ctx->S[3][d];
 80008fe:	fa5f fe83 	uxtb.w	lr, r3
 8000902:	f20e 3e12 	addw	lr, lr, #786	@ 0x312
   y = y ^ ctx->S[2][c];
 8000906:	406c      	eors	r4, r5
   y = y + ctx->S[3][d];
 8000908:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
 800090c:	442c      	add	r4, r5
    Xl = Xl ^ ctx->P[i];
 800090e:	ea8c 0c04 	eor.w	ip, ip, r4
   y = ctx->S[0][a] + ctx->S[1][b];
 8000912:	f3cc 4407 	ubfx	r4, ip, #16, #8
   x >>= 8;
 8000916:	ea4f 6e1c 	mov.w	lr, ip, lsr #24
   y = ctx->S[0][a] + ctx->S[1][b];
 800091a:	f504 7489 	add.w	r4, r4, #274	@ 0x112
 800091e:	f10e 0e12 	add.w	lr, lr, #18
 8000922:	f850 4024 	ldr.w	r4, [r0, r4, lsl #2]
 8000926:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
 800092a:	eb04 0e05 	add.w	lr, r4, r5
   y = y ^ ctx->S[2][c];
 800092e:	f3cc 2407 	ubfx	r4, ip, #8, #8
 8000932:	f204 2412 	addw	r4, r4, #530	@ 0x212
 8000936:	f850 4024 	ldr.w	r4, [r0, r4, lsl #2]
 800093a:	ea8e 0e04 	eor.w	lr, lr, r4
   y = y + ctx->S[3][d];
 800093e:	fa5f f48c 	uxtb.w	r4, ip
 8000942:	f204 3412 	addw	r4, r4, #786	@ 0x312
 8000946:	f850 4024 	ldr.w	r4, [r0, r4, lsl #2]
 800094a:	44a6      	add	lr, r4
    Xl = Xl ^ ctx->P[i];
 800094c:	6b44      	ldr	r4, [r0, #52]	@ 0x34
 800094e:	4063      	eors	r3, r4
 8000950:	ea83 040e 	eor.w	r4, r3, lr
   y = ctx->S[0][a] + ctx->S[1][b];
 8000954:	6b83      	ldr	r3, [r0, #56]	@ 0x38
   x >>= 8;
 8000956:	ea4f 6e14 	mov.w	lr, r4, lsr #24
 800095a:	ea8c 0c03 	eor.w	ip, ip, r3
   y = ctx->S[0][a] + ctx->S[1][b];
 800095e:	f3c4 4307 	ubfx	r3, r4, #16, #8
 8000962:	f10e 0e12 	add.w	lr, lr, #18
 8000966:	f503 7389 	add.w	r3, r3, #274	@ 0x112
 800096a:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
 800096e:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8000972:	eb03 0e05 	add.w	lr, r3, r5
   y = y ^ ctx->S[2][c];
 8000976:	f3c4 2307 	ubfx	r3, r4, #8, #8
 800097a:	f203 2312 	addw	r3, r3, #530	@ 0x212
 800097e:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8000982:	ea8e 0e03 	eor.w	lr, lr, r3
   y = y + ctx->S[3][d];
 8000986:	b2e3      	uxtb	r3, r4
 8000988:	f203 3312 	addw	r3, r3, #786	@ 0x312
 800098c:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8000990:	449e      	add	lr, r3
    Xl = Xl ^ ctx->P[i];
 8000992:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 8000994:	ea8c 0c0e 	eor.w	ip, ip, lr
   y = ctx->S[0][a] + ctx->S[1][b];
 8000998:	405c      	eors	r4, r3
   x >>= 8;
 800099a:	ea4f 6e1c 	mov.w	lr, ip, lsr #24
   y = ctx->S[0][a] + ctx->S[1][b];
 800099e:	f3cc 4307 	ubfx	r3, ip, #16, #8
 80009a2:	f10e 0e12 	add.w	lr, lr, #18
 80009a6:	f503 7389 	add.w	r3, r3, #274	@ 0x112
 80009aa:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
   y = y ^ ctx->S[2][c];
 80009ae:	f3cc 2e07 	ubfx	lr, ip, #8, #8
   y = ctx->S[0][a] + ctx->S[1][b];
 80009b2:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
   y = y ^ ctx->S[2][c];
 80009b6:	f20e 2e12 	addw	lr, lr, #530	@ 0x212
   y = ctx->S[0][a] + ctx->S[1][b];
 80009ba:	442b      	add	r3, r5
   y = y ^ ctx->S[2][c];
 80009bc:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
   y = y + ctx->S[3][d];
 80009c0:	fa5f fe8c 	uxtb.w	lr, ip
 80009c4:	f20e 3e12 	addw	lr, lr, #786	@ 0x312
   y = y ^ ctx->S[2][c];
 80009c8:	406b      	eors	r3, r5
   y = y + ctx->S[3][d];
 80009ca:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
 80009ce:	442b      	add	r3, r5
    Xl = Xl ^ ctx->P[i];
 80009d0:	405c      	eors	r4, r3

  temp = Xl;
  Xl = Xr;
  Xr = temp;

  Xr = Xr ^ ctx->P[N];
 80009d2:	6c03      	ldr	r3, [r0, #64]	@ 0x40
   x >>= 8;
 80009d4:	ea4f 6e14 	mov.w	lr, r4, lsr #24
  Xr = Xr ^ ctx->P[N];
 80009d8:	ea8c 0c03 	eor.w	ip, ip, r3
   y = ctx->S[0][a] + ctx->S[1][b];
 80009dc:	f3c4 4307 	ubfx	r3, r4, #16, #8
 80009e0:	f10e 0e12 	add.w	lr, lr, #18
 80009e4:	f503 7389 	add.w	r3, r3, #274	@ 0x112
 80009e8:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
   y = y ^ ctx->S[2][c];
 80009ec:	f3c4 2e07 	ubfx	lr, r4, #8, #8
   y = ctx->S[0][a] + ctx->S[1][b];
 80009f0:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
   y = y ^ ctx->S[2][c];
 80009f4:	f20e 2e12 	addw	lr, lr, #530	@ 0x212
   y = ctx->S[0][a] + ctx->S[1][b];
 80009f8:	442b      	add	r3, r5
   y = y ^ ctx->S[2][c];
 80009fa:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
   y = y + ctx->S[3][d];
 80009fe:	fa5f fe84 	uxtb.w	lr, r4
 8000a02:	f20e 3e12 	addw	lr, lr, #786	@ 0x312
   y = y ^ ctx->S[2][c];
 8000a06:	406b      	eors	r3, r5
   y = y + ctx->S[3][d];
 8000a08:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
  Xl = Xl ^ ctx->P[N + 1];
 8000a0c:	6c40      	ldr	r0, [r0, #68]	@ 0x44
   y = y + ctx->S[3][d];
 8000a0e:	442b      	add	r3, r5
  Xl = Xl ^ ctx->P[N + 1];
 8000a10:	4060      	eors	r0, r4
  Xr = Xr ^ ctx->P[N];
 8000a12:	ea83 030c 	eor.w	r3, r3, ip

  *xl = Xl;
 8000a16:	6008      	str	r0, [r1, #0]
  *xr = Xr;
 8000a18:	6013      	str	r3, [r2, #0]
}
 8000a1a:	bd70      	pop	{r4, r5, r6, pc}

08000a1c <Blowfish_Decrypt>:


void Blowfish_Decrypt(BLOWFISH_CTX *ctx, uint32_t *xl, uint32_t *xr){
 8000a1c:	b570      	push	{r4, r5, r6, lr}
  uint32_t  Xl;
  uint32_t  Xr;
  uint32_t  temp;
  int16_t   i;

  Xl = *xl;
 8000a1e:	680b      	ldr	r3, [r1, #0]
  Xr = *xr;

  for (i = N + 1; i > 1; --i) {
    Xl = Xl ^ ctx->P[i];
 8000a20:	6c44      	ldr	r4, [r0, #68]	@ 0x44
 8000a22:	6816      	ldr	r6, [r2, #0]
 8000a24:	4063      	eors	r3, r4
   x >>= 8;
 8000a26:	ea4f 6c13 	mov.w	ip, r3, lsr #24
   y = ctx->S[0][a] + ctx->S[1][b];
 8000a2a:	f3c3 4407 	ubfx	r4, r3, #16, #8
 8000a2e:	f10c 0c12 	add.w	ip, ip, #18
 8000a32:	f504 7489 	add.w	r4, r4, #274	@ 0x112
 8000a36:	f850 502c 	ldr.w	r5, [r0, ip, lsl #2]
   y = y ^ ctx->S[2][c];
 8000a3a:	f3c3 2c07 	ubfx	ip, r3, #8, #8
   y = ctx->S[0][a] + ctx->S[1][b];
 8000a3e:	f850 4024 	ldr.w	r4, [r0, r4, lsl #2]
   y = y ^ ctx->S[2][c];
 8000a42:	f20c 2c12 	addw	ip, ip, #530	@ 0x212
   y = ctx->S[0][a] + ctx->S[1][b];
 8000a46:	442c      	add	r4, r5
   y = y ^ ctx->S[2][c];
 8000a48:	f850 502c 	ldr.w	r5, [r0, ip, lsl #2]
   y = y + ctx->S[3][d];
 8000a4c:	fa5f fc83 	uxtb.w	ip, r3
 8000a50:	f20c 3c12 	addw	ip, ip, #786	@ 0x312
   y = y ^ ctx->S[2][c];
 8000a54:	406c      	eors	r4, r5
   y = y + ctx->S[3][d];
 8000a56:	f850 502c 	ldr.w	r5, [r0, ip, lsl #2]
 8000a5a:	442c      	add	r4, r5
    Xl = Xl ^ ctx->P[i];
 8000a5c:	6c05      	ldr	r5, [r0, #64]	@ 0x40
 8000a5e:	ea86 0c05 	eor.w	ip, r6, r5
 8000a62:	ea8c 0c04 	eor.w	ip, ip, r4
   y = ctx->S[0][a] + ctx->S[1][b];
 8000a66:	6bc4      	ldr	r4, [r0, #60]	@ 0x3c
   x >>= 8;
 8000a68:	ea4f 6e1c 	mov.w	lr, ip, lsr #24
 8000a6c:	405c      	eors	r4, r3
   y = ctx->S[0][a] + ctx->S[1][b];
 8000a6e:	f3cc 4307 	ubfx	r3, ip, #16, #8
 8000a72:	f10e 0e12 	add.w	lr, lr, #18
 8000a76:	f503 7389 	add.w	r3, r3, #274	@ 0x112
 8000a7a:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
   y = y ^ ctx->S[2][c];
 8000a7e:	f3cc 2e07 	ubfx	lr, ip, #8, #8
   y = ctx->S[0][a] + ctx->S[1][b];
 8000a82:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
   y = y ^ ctx->S[2][c];
 8000a86:	f20e 2e12 	addw	lr, lr, #530	@ 0x212
   y = ctx->S[0][a] + ctx->S[1][b];
 8000a8a:	442b      	add	r3, r5
   y = y ^ ctx->S[2][c];
 8000a8c:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
   y = y + ctx->S[3][d];
 8000a90:	fa5f fe8c 	uxtb.w	lr, ip
 8000a94:	f20e 3e12 	addw	lr, lr, #786	@ 0x312
   y = y ^ ctx->S[2][c];
 8000a98:	406b      	eors	r3, r5
   y = y + ctx->S[3][d];
 8000a9a:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
 8000a9e:	442b      	add	r3, r5
    Xl = Xl ^ ctx->P[i];
 8000aa0:	4063      	eors	r3, r4
   y = ctx->S[0][a] + ctx->S[1][b];
 8000aa2:	6b84      	ldr	r4, [r0, #56]	@ 0x38
   x >>= 8;
 8000aa4:	ea4f 6e13 	mov.w	lr, r3, lsr #24
 8000aa8:	ea8c 0c04 	eor.w	ip, ip, r4
   y = ctx->S[0][a] + ctx->S[1][b];
 8000aac:	f3c3 4407 	ubfx	r4, r3, #16, #8
 8000ab0:	f10e 0e12 	add.w	lr, lr, #18
 8000ab4:	f504 7489 	add.w	r4, r4, #274	@ 0x112
 8000ab8:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
   y = y ^ ctx->S[2][c];
 8000abc:	f3c3 2e07 	ubfx	lr, r3, #8, #8
   y = ctx->S[0][a] + ctx->S[1][b];
 8000ac0:	f850 4024 	ldr.w	r4, [r0, r4, lsl #2]
   y = y ^ ctx->S[2][c];
 8000ac4:	f20e 2e12 	addw	lr, lr, #530	@ 0x212
   y = ctx->S[0][a] + ctx->S[1][b];
 8000ac8:	442c      	add	r4, r5
   y = y ^ ctx->S[2][c];
 8000aca:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
   y = y + ctx->S[3][d];
 8000ace:	fa5f fe83 	uxtb.w	lr, r3
 8000ad2:	f20e 3e12 	addw	lr, lr, #786	@ 0x312
   y = y ^ ctx->S[2][c];
 8000ad6:	406c      	eors	r4, r5
   y = y + ctx->S[3][d];
 8000ad8:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
 8000adc:	442c      	add	r4, r5
    Xl = Xl ^ ctx->P[i];
 8000ade:	ea84 0c0c 	eor.w	ip, r4, ip
   y = ctx->S[0][a] + ctx->S[1][b];
 8000ae2:	6b44      	ldr	r4, [r0, #52]	@ 0x34
   x >>= 8;
 8000ae4:	ea4f 6e1c 	mov.w	lr, ip, lsr #24
 8000ae8:	4063      	eors	r3, r4
   y = ctx->S[0][a] + ctx->S[1][b];
 8000aea:	f3cc 4407 	ubfx	r4, ip, #16, #8
 8000aee:	f10e 0e12 	add.w	lr, lr, #18
 8000af2:	f504 7489 	add.w	r4, r4, #274	@ 0x112
 8000af6:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
   y = y ^ ctx->S[2][c];
 8000afa:	f3cc 2e07 	ubfx	lr, ip, #8, #8
   y = ctx->S[0][a] + ctx->S[1][b];
 8000afe:	f850 4024 	ldr.w	r4, [r0, r4, lsl #2]
   y = y ^ ctx->S[2][c];
 8000b02:	f20e 2e12 	addw	lr, lr, #530	@ 0x212
   y = ctx->S[0][a] + ctx->S[1][b];
 8000b06:	442c      	add	r4, r5
   y = y ^ ctx->S[2][c];
 8000b08:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
   y = y + ctx->S[3][d];
 8000b0c:	fa5f fe8c 	uxtb.w	lr, ip
 8000b10:	f20e 3e12 	addw	lr, lr, #786	@ 0x312
   y = y ^ ctx->S[2][c];
 8000b14:	406c      	eors	r4, r5
   y = y + ctx->S[3][d];
 8000b16:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
 8000b1a:	442c      	add	r4, r5
    Xl = Xl ^ ctx->P[i];
 8000b1c:	4063      	eors	r3, r4
   y = ctx->S[0][a] + ctx->S[1][b];
 8000b1e:	6b04      	ldr	r4, [r0, #48]	@ 0x30
   x >>= 8;
 8000b20:	ea4f 6e13 	mov.w	lr, r3, lsr #24
 8000b24:	ea8c 0c04 	eor.w	ip, ip, r4
   y = ctx->S[0][a] + ctx->S[1][b];
 8000b28:	f3c3 4407 	ubfx	r4, r3, #16, #8
 8000b2c:	f10e 0e12 	add.w	lr, lr, #18
 8000b30:	f504 7489 	add.w	r4, r4, #274	@ 0x112
 8000b34:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
   y = y ^ ctx->S[2][c];
 8000b38:	f3c3 2e07 	ubfx	lr, r3, #8, #8
   y = ctx->S[0][a] + ctx->S[1][b];
 8000b3c:	f850 4024 	ldr.w	r4, [r0, r4, lsl #2]
   y = y ^ ctx->S[2][c];
 8000b40:	f20e 2e12 	addw	lr, lr, #530	@ 0x212
   y = ctx->S[0][a] + ctx->S[1][b];
 8000b44:	442c      	add	r4, r5
   y = y ^ ctx->S[2][c];
 8000b46:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
   y = y + ctx->S[3][d];
 8000b4a:	fa5f fe83 	uxtb.w	lr, r3
 8000b4e:	f20e 3e12 	addw	lr, lr, #786	@ 0x312
   y = y ^ ctx->S[2][c];
 8000b52:	406c      	eors	r4, r5
   y = y + ctx->S[3][d];
 8000b54:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
 8000b58:	442c      	add	r4, r5
    Xl = Xl ^ ctx->P[i];
 8000b5a:	ea8c 0c04 	eor.w	ip, ip, r4
   x >>= 8;
 8000b5e:	ea4f 6e1c 	mov.w	lr, ip, lsr #24
   y = ctx->S[0][a] + ctx->S[1][b];
 8000b62:	f3cc 4407 	ubfx	r4, ip, #16, #8
 8000b66:	f10e 0e12 	add.w	lr, lr, #18
 8000b6a:	f504 7489 	add.w	r4, r4, #274	@ 0x112
 8000b6e:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
   y = y ^ ctx->S[2][c];
 8000b72:	f3cc 2e07 	ubfx	lr, ip, #8, #8
   y = ctx->S[0][a] + ctx->S[1][b];
 8000b76:	f850 4024 	ldr.w	r4, [r0, r4, lsl #2]
   y = y ^ ctx->S[2][c];
 8000b7a:	f20e 2e12 	addw	lr, lr, #530	@ 0x212
   y = ctx->S[0][a] + ctx->S[1][b];
 8000b7e:	442c      	add	r4, r5
   y = y ^ ctx->S[2][c];
 8000b80:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
   y = y + ctx->S[3][d];
 8000b84:	fa5f fe8c 	uxtb.w	lr, ip
 8000b88:	f20e 3e12 	addw	lr, lr, #786	@ 0x312
   y = y ^ ctx->S[2][c];
 8000b8c:	406c      	eors	r4, r5
   y = y + ctx->S[3][d];
 8000b8e:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
 8000b92:	442c      	add	r4, r5
    Xl = Xl ^ ctx->P[i];
 8000b94:	6ac5      	ldr	r5, [r0, #44]	@ 0x2c
 8000b96:	406b      	eors	r3, r5
 8000b98:	ea83 0e04 	eor.w	lr, r3, r4
   y = ctx->S[0][a] + ctx->S[1][b];
 8000b9c:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8000b9e:	ea8c 0c03 	eor.w	ip, ip, r3
 8000ba2:	f3ce 4307 	ubfx	r3, lr, #16, #8
 8000ba6:	f503 7389 	add.w	r3, r3, #274	@ 0x112
 8000baa:	f850 4023 	ldr.w	r4, [r0, r3, lsl #2]
   x >>= 8;
 8000bae:	ea4f 631e 	mov.w	r3, lr, lsr #24
   y = ctx->S[0][a] + ctx->S[1][b];
 8000bb2:	3312      	adds	r3, #18
 8000bb4:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8000bb8:	441c      	add	r4, r3
   y = y ^ ctx->S[2][c];
 8000bba:	f3ce 2307 	ubfx	r3, lr, #8, #8
 8000bbe:	f203 2312 	addw	r3, r3, #530	@ 0x212
 8000bc2:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8000bc6:	405c      	eors	r4, r3
   y = y + ctx->S[3][d];
 8000bc8:	fa5f f38e 	uxtb.w	r3, lr
 8000bcc:	f203 3312 	addw	r3, r3, #786	@ 0x312
 8000bd0:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8000bd4:	441c      	add	r4, r3
    Xl = Xl ^ ctx->P[i];
 8000bd6:	ea8c 0304 	eor.w	r3, ip, r4
   y = ctx->S[0][a] + ctx->S[1][b];
 8000bda:	6a44      	ldr	r4, [r0, #36]	@ 0x24
 8000bdc:	ea8e 0c04 	eor.w	ip, lr, r4
   x >>= 8;
 8000be0:	ea4f 6e13 	mov.w	lr, r3, lsr #24
   y = ctx->S[0][a] + ctx->S[1][b];
 8000be4:	f3c3 4407 	ubfx	r4, r3, #16, #8
 8000be8:	f10e 0e12 	add.w	lr, lr, #18
 8000bec:	f504 7489 	add.w	r4, r4, #274	@ 0x112
 8000bf0:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
   y = y ^ ctx->S[2][c];
 8000bf4:	f3c3 2e07 	ubfx	lr, r3, #8, #8
   y = ctx->S[0][a] + ctx->S[1][b];
 8000bf8:	f850 4024 	ldr.w	r4, [r0, r4, lsl #2]
   y = y ^ ctx->S[2][c];
 8000bfc:	f20e 2e12 	addw	lr, lr, #530	@ 0x212
   y = ctx->S[0][a] + ctx->S[1][b];
 8000c00:	442c      	add	r4, r5
   y = y ^ ctx->S[2][c];
 8000c02:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
   y = y + ctx->S[3][d];
 8000c06:	fa5f fe83 	uxtb.w	lr, r3
 8000c0a:	f20e 3e12 	addw	lr, lr, #786	@ 0x312
   y = y ^ ctx->S[2][c];
 8000c0e:	406c      	eors	r4, r5
   y = y + ctx->S[3][d];
 8000c10:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
 8000c14:	442c      	add	r4, r5
    Xl = Xl ^ ctx->P[i];
 8000c16:	ea8c 0c04 	eor.w	ip, ip, r4
   y = ctx->S[0][a] + ctx->S[1][b];
 8000c1a:	6a04      	ldr	r4, [r0, #32]
   x >>= 8;
 8000c1c:	ea4f 6e1c 	mov.w	lr, ip, lsr #24
 8000c20:	4063      	eors	r3, r4
   y = ctx->S[0][a] + ctx->S[1][b];
 8000c22:	f3cc 4407 	ubfx	r4, ip, #16, #8
 8000c26:	f10e 0e12 	add.w	lr, lr, #18
 8000c2a:	f504 7489 	add.w	r4, r4, #274	@ 0x112
 8000c2e:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
   y = y ^ ctx->S[2][c];
 8000c32:	f3cc 2e07 	ubfx	lr, ip, #8, #8
   y = ctx->S[0][a] + ctx->S[1][b];
 8000c36:	f850 4024 	ldr.w	r4, [r0, r4, lsl #2]
   y = y ^ ctx->S[2][c];
 8000c3a:	f20e 2e12 	addw	lr, lr, #530	@ 0x212
   y = ctx->S[0][a] + ctx->S[1][b];
 8000c3e:	442c      	add	r4, r5
   y = y ^ ctx->S[2][c];
 8000c40:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
   y = y + ctx->S[3][d];
 8000c44:	fa5f fe8c 	uxtb.w	lr, ip
 8000c48:	f20e 3e12 	addw	lr, lr, #786	@ 0x312
   y = y ^ ctx->S[2][c];
 8000c4c:	406c      	eors	r4, r5
   y = y + ctx->S[3][d];
 8000c4e:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
 8000c52:	442c      	add	r4, r5
    Xl = Xl ^ ctx->P[i];
 8000c54:	4063      	eors	r3, r4
   y = ctx->S[0][a] + ctx->S[1][b];
 8000c56:	69c4      	ldr	r4, [r0, #28]
   x >>= 8;
 8000c58:	ea4f 6e13 	mov.w	lr, r3, lsr #24
 8000c5c:	ea8c 0c04 	eor.w	ip, ip, r4
   y = ctx->S[0][a] + ctx->S[1][b];
 8000c60:	f3c3 4407 	ubfx	r4, r3, #16, #8
 8000c64:	f10e 0e12 	add.w	lr, lr, #18
 8000c68:	f504 7489 	add.w	r4, r4, #274	@ 0x112
 8000c6c:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
   y = y ^ ctx->S[2][c];
 8000c70:	f3c3 2e07 	ubfx	lr, r3, #8, #8
   y = ctx->S[0][a] + ctx->S[1][b];
 8000c74:	f850 4024 	ldr.w	r4, [r0, r4, lsl #2]
   y = y ^ ctx->S[2][c];
 8000c78:	f20e 2e12 	addw	lr, lr, #530	@ 0x212
   y = ctx->S[0][a] + ctx->S[1][b];
 8000c7c:	442c      	add	r4, r5
   y = y ^ ctx->S[2][c];
 8000c7e:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
   y = y + ctx->S[3][d];
 8000c82:	fa5f fe83 	uxtb.w	lr, r3
 8000c86:	f20e 3e12 	addw	lr, lr, #786	@ 0x312
   y = y ^ ctx->S[2][c];
 8000c8a:	406c      	eors	r4, r5
   y = y + ctx->S[3][d];
 8000c8c:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
 8000c90:	442c      	add	r4, r5
    Xl = Xl ^ ctx->P[i];
 8000c92:	ea8c 0c04 	eor.w	ip, ip, r4
   y = ctx->S[0][a] + ctx->S[1][b];
 8000c96:	6984      	ldr	r4, [r0, #24]
   x >>= 8;
 8000c98:	ea4f 6e1c 	mov.w	lr, ip, lsr #24
 8000c9c:	4063      	eors	r3, r4
   y = ctx->S[0][a] + ctx->S[1][b];
 8000c9e:	f3cc 4407 	ubfx	r4, ip, #16, #8
 8000ca2:	f10e 0e12 	add.w	lr, lr, #18
 8000ca6:	f504 7489 	add.w	r4, r4, #274	@ 0x112
 8000caa:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
   y = y ^ ctx->S[2][c];
 8000cae:	f3cc 2e07 	ubfx	lr, ip, #8, #8
   y = ctx->S[0][a] + ctx->S[1][b];
 8000cb2:	f850 4024 	ldr.w	r4, [r0, r4, lsl #2]
   y = y ^ ctx->S[2][c];
 8000cb6:	f20e 2e12 	addw	lr, lr, #530	@ 0x212
   y = ctx->S[0][a] + ctx->S[1][b];
 8000cba:	442c      	add	r4, r5
   y = y ^ ctx->S[2][c];
 8000cbc:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
   y = y + ctx->S[3][d];
 8000cc0:	fa5f fe8c 	uxtb.w	lr, ip
 8000cc4:	f20e 3e12 	addw	lr, lr, #786	@ 0x312
   y = y ^ ctx->S[2][c];
 8000cc8:	406c      	eors	r4, r5
   y = y + ctx->S[3][d];
 8000cca:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
 8000cce:	442c      	add	r4, r5
    Xl = Xl ^ ctx->P[i];
 8000cd0:	4063      	eors	r3, r4
   y = ctx->S[0][a] + ctx->S[1][b];
 8000cd2:	6944      	ldr	r4, [r0, #20]
   x >>= 8;
 8000cd4:	ea4f 6e13 	mov.w	lr, r3, lsr #24
 8000cd8:	ea8c 0c04 	eor.w	ip, ip, r4
   y = ctx->S[0][a] + ctx->S[1][b];
 8000cdc:	f3c3 4407 	ubfx	r4, r3, #16, #8
 8000ce0:	f10e 0e12 	add.w	lr, lr, #18
 8000ce4:	f504 7489 	add.w	r4, r4, #274	@ 0x112
 8000ce8:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
   y = y ^ ctx->S[2][c];
 8000cec:	f3c3 2e07 	ubfx	lr, r3, #8, #8
   y = ctx->S[0][a] + ctx->S[1][b];
 8000cf0:	f850 4024 	ldr.w	r4, [r0, r4, lsl #2]
   y = y ^ ctx->S[2][c];
 8000cf4:	f20e 2e12 	addw	lr, lr, #530	@ 0x212
   y = ctx->S[0][a] + ctx->S[1][b];
 8000cf8:	442c      	add	r4, r5
   y = y ^ ctx->S[2][c];
 8000cfa:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
   y = y + ctx->S[3][d];
 8000cfe:	fa5f fe83 	uxtb.w	lr, r3
 8000d02:	f20e 3e12 	addw	lr, lr, #786	@ 0x312
   y = y ^ ctx->S[2][c];
 8000d06:	406c      	eors	r4, r5
   y = y + ctx->S[3][d];
 8000d08:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
 8000d0c:	442c      	add	r4, r5
    Xl = Xl ^ ctx->P[i];
 8000d0e:	ea8c 0c04 	eor.w	ip, ip, r4
   y = ctx->S[0][a] + ctx->S[1][b];
 8000d12:	f3cc 4407 	ubfx	r4, ip, #16, #8
   x >>= 8;
 8000d16:	ea4f 6e1c 	mov.w	lr, ip, lsr #24
   y = ctx->S[0][a] + ctx->S[1][b];
 8000d1a:	f504 7489 	add.w	r4, r4, #274	@ 0x112
 8000d1e:	f10e 0e12 	add.w	lr, lr, #18
 8000d22:	f850 4024 	ldr.w	r4, [r0, r4, lsl #2]
 8000d26:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
 8000d2a:	eb04 0e05 	add.w	lr, r4, r5
   y = y ^ ctx->S[2][c];
 8000d2e:	f3cc 2407 	ubfx	r4, ip, #8, #8
 8000d32:	f204 2412 	addw	r4, r4, #530	@ 0x212
 8000d36:	f850 4024 	ldr.w	r4, [r0, r4, lsl #2]
 8000d3a:	ea8e 0e04 	eor.w	lr, lr, r4
   y = y + ctx->S[3][d];
 8000d3e:	fa5f f48c 	uxtb.w	r4, ip
 8000d42:	f204 3412 	addw	r4, r4, #786	@ 0x312
 8000d46:	f850 4024 	ldr.w	r4, [r0, r4, lsl #2]
 8000d4a:	44a6      	add	lr, r4
    Xl = Xl ^ ctx->P[i];
 8000d4c:	6904      	ldr	r4, [r0, #16]
 8000d4e:	4063      	eors	r3, r4
 8000d50:	ea83 040e 	eor.w	r4, r3, lr
   y = ctx->S[0][a] + ctx->S[1][b];
 8000d54:	68c3      	ldr	r3, [r0, #12]
   x >>= 8;
 8000d56:	ea4f 6e14 	mov.w	lr, r4, lsr #24
 8000d5a:	ea8c 0c03 	eor.w	ip, ip, r3
   y = ctx->S[0][a] + ctx->S[1][b];
 8000d5e:	f3c4 4307 	ubfx	r3, r4, #16, #8
 8000d62:	f10e 0e12 	add.w	lr, lr, #18
 8000d66:	f503 7389 	add.w	r3, r3, #274	@ 0x112
 8000d6a:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
 8000d6e:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8000d72:	eb03 0e05 	add.w	lr, r3, r5
   y = y ^ ctx->S[2][c];
 8000d76:	f3c4 2307 	ubfx	r3, r4, #8, #8
 8000d7a:	f203 2312 	addw	r3, r3, #530	@ 0x212
 8000d7e:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8000d82:	ea8e 0e03 	eor.w	lr, lr, r3
   y = y + ctx->S[3][d];
 8000d86:	b2e3      	uxtb	r3, r4
 8000d88:	f203 3312 	addw	r3, r3, #786	@ 0x312
 8000d8c:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8000d90:	449e      	add	lr, r3
    Xl = Xl ^ ctx->P[i];
 8000d92:	6883      	ldr	r3, [r0, #8]
 8000d94:	ea8c 0c0e 	eor.w	ip, ip, lr
   y = ctx->S[0][a] + ctx->S[1][b];
 8000d98:	405c      	eors	r4, r3
   x >>= 8;
 8000d9a:	ea4f 6e1c 	mov.w	lr, ip, lsr #24
   y = ctx->S[0][a] + ctx->S[1][b];
 8000d9e:	f3cc 4307 	ubfx	r3, ip, #16, #8
 8000da2:	f10e 0e12 	add.w	lr, lr, #18
 8000da6:	f503 7389 	add.w	r3, r3, #274	@ 0x112
 8000daa:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
   y = y ^ ctx->S[2][c];
 8000dae:	f3cc 2e07 	ubfx	lr, ip, #8, #8
   y = ctx->S[0][a] + ctx->S[1][b];
 8000db2:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
   y = y ^ ctx->S[2][c];
 8000db6:	f20e 2e12 	addw	lr, lr, #530	@ 0x212
   y = ctx->S[0][a] + ctx->S[1][b];
 8000dba:	442b      	add	r3, r5
   y = y ^ ctx->S[2][c];
 8000dbc:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
   y = y + ctx->S[3][d];
 8000dc0:	fa5f fe8c 	uxtb.w	lr, ip
 8000dc4:	f20e 3e12 	addw	lr, lr, #786	@ 0x312
   y = y ^ ctx->S[2][c];
 8000dc8:	406b      	eors	r3, r5
   y = y + ctx->S[3][d];
 8000dca:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
 8000dce:	442b      	add	r3, r5
    Xl = Xl ^ ctx->P[i];
 8000dd0:	405c      	eors	r4, r3
  /* Exchange Xl and Xr */
  temp = Xl;
  Xl = Xr;
  Xr = temp;

  Xr = Xr ^ ctx->P[1];
 8000dd2:	6843      	ldr	r3, [r0, #4]
   x >>= 8;
 8000dd4:	ea4f 6e14 	mov.w	lr, r4, lsr #24
  Xr = Xr ^ ctx->P[1];
 8000dd8:	ea8c 0c03 	eor.w	ip, ip, r3
   y = ctx->S[0][a] + ctx->S[1][b];
 8000ddc:	f3c4 4307 	ubfx	r3, r4, #16, #8
 8000de0:	f10e 0e12 	add.w	lr, lr, #18
 8000de4:	f503 7389 	add.w	r3, r3, #274	@ 0x112
 8000de8:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
   y = y ^ ctx->S[2][c];
 8000dec:	f3c4 2e07 	ubfx	lr, r4, #8, #8
   y = ctx->S[0][a] + ctx->S[1][b];
 8000df0:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
   y = y ^ ctx->S[2][c];
 8000df4:	f20e 2e12 	addw	lr, lr, #530	@ 0x212
   y = ctx->S[0][a] + ctx->S[1][b];
 8000df8:	442b      	add	r3, r5
   y = y ^ ctx->S[2][c];
 8000dfa:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
   y = y + ctx->S[3][d];
 8000dfe:	fa5f fe84 	uxtb.w	lr, r4
 8000e02:	f20e 3e12 	addw	lr, lr, #786	@ 0x312
   y = y ^ ctx->S[2][c];
 8000e06:	406b      	eors	r3, r5
   y = y + ctx->S[3][d];
 8000e08:	f850 502e 	ldr.w	r5, [r0, lr, lsl #2]
  Xl = Xl ^ ctx->P[0];
 8000e0c:	6800      	ldr	r0, [r0, #0]
   y = y + ctx->S[3][d];
 8000e0e:	442b      	add	r3, r5
  Xl = Xl ^ ctx->P[0];
 8000e10:	4060      	eors	r0, r4
  Xr = Xr ^ ctx->P[1];
 8000e12:	ea83 030c 	eor.w	r3, r3, ip

  *xl = Xl;
 8000e16:	6008      	str	r0, [r1, #0]
  *xr = Xr;
 8000e18:	6013      	str	r3, [r2, #0]
}
 8000e1a:	bd70      	pop	{r4, r5, r6, pc}

08000e1c <Blowfish_Init>:


void Blowfish_Init(BLOWFISH_CTX *ctx, uint8_t *key, int32_t keyLen) {
 8000e1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000e20:	4604      	mov	r4, r0
 8000e22:	b08f      	sub	sp, #60	@ 0x3c
 8000e24:	460e      	mov	r6, r1
 8000e26:	4615      	mov	r5, r2
  int32_t i, j, k;
  uint32_t data, datal, datar;

  for (i = 0; i < 4; i++) {
    for (j = 0; j < 256; j++)
      ctx->S[i][j] = ORIG_S[i][j];
 8000e28:	4920      	ldr	r1, [pc, #128]	@ (8000eac <Blowfish_Init+0x90>)
 8000e2a:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000e2e:	3048      	adds	r0, #72	@ 0x48
 8000e30:	f003 fdf1 	bl	8004a16 <memcpy>
 8000e34:	491e      	ldr	r1, [pc, #120]	@ (8000eb0 <Blowfish_Init+0x94>)
 8000e36:	1f20      	subs	r0, r4, #4
  }

  j = 0;
 8000e38:	2300      	movs	r3, #0
 8000e3a:	f101 0748 	add.w	r7, r1, #72	@ 0x48
 8000e3e:	e01e      	b.n	8000e7e <Blowfish_Init+0x62>
  for (i = 0; i < N + 2; ++i) {
    data = 0x00000000;
    for (k = 0; k < 4; ++k) {
      data = (data << 8) | key[j];
 8000e40:	4432      	add	r2, r6
      j = j + 1;
 8000e42:	3302      	adds	r3, #2
      data = (data << 8) | key[j];
 8000e44:	7812      	ldrb	r2, [r2, #0]
      if (j >= keyLen)
 8000e46:	429d      	cmp	r5, r3
      data = (data << 8) | key[j];
 8000e48:	ea42 220c 	orr.w	r2, r2, ip, lsl #8
      if (j >= keyLen)
 8000e4c:	dd23      	ble.n	8000e96 <Blowfish_Init+0x7a>
      data = (data << 8) | key[j];
 8000e4e:	f816 c003 	ldrb.w	ip, [r6, r3]
      j = j + 1;
 8000e52:	3301      	adds	r3, #1
      if (j >= keyLen)
 8000e54:	429d      	cmp	r5, r3
      data = (data << 8) | key[j];
 8000e56:	ea4c 2202 	orr.w	r2, ip, r2, lsl #8
      if (j >= keyLen)
 8000e5a:	dc22      	bgt.n	8000ea2 <Blowfish_Init+0x86>
 8000e5c:	46b4      	mov	ip, r6
 8000e5e:	2301      	movs	r3, #1
      data = (data << 8) | key[j];
 8000e60:	f89c c000 	ldrb.w	ip, [ip]
        j = 0;
 8000e64:	429d      	cmp	r5, r3
 8000e66:	bfd8      	it	le
 8000e68:	2300      	movle	r3, #0
      data = (data << 8) | key[j];
 8000e6a:	ea4c 2202 	orr.w	r2, ip, r2, lsl #8
    }
    ctx->P[i] = ORIG_P[i] ^ data;
 8000e6e:	f851 cf04 	ldr.w	ip, [r1, #4]!
 8000e72:	ea8c 0202 	eor.w	r2, ip, r2
  for (i = 0; i < N + 2; ++i) {
 8000e76:	428f      	cmp	r7, r1
    ctx->P[i] = ORIG_P[i] ^ data;
 8000e78:	f840 2f04 	str.w	r2, [r0, #4]!
  for (i = 0; i < N + 2; ++i) {
 8000e7c:	d025      	beq.n	8000eca <Blowfish_Init+0xae>
      j = j + 1;
 8000e7e:	1c5a      	adds	r2, r3, #1
      data = (data << 8) | key[j];
 8000e80:	f816 c003 	ldrb.w	ip, [r6, r3]
      if (j >= keyLen)
 8000e84:	4295      	cmp	r5, r2
 8000e86:	dcdb      	bgt.n	8000e40 <Blowfish_Init+0x24>
 8000e88:	4632      	mov	r2, r6
 8000e8a:	2301      	movs	r3, #1
      data = (data << 8) | key[j];
 8000e8c:	7812      	ldrb	r2, [r2, #0]
      if (j >= keyLen)
 8000e8e:	429d      	cmp	r5, r3
      data = (data << 8) | key[j];
 8000e90:	ea42 220c 	orr.w	r2, r2, ip, lsl #8
      if (j >= keyLen)
 8000e94:	dcdb      	bgt.n	8000e4e <Blowfish_Init+0x32>
      data = (data << 8) | key[j];
 8000e96:	7833      	ldrb	r3, [r6, #0]
      if (j >= keyLen)
 8000e98:	2d01      	cmp	r5, #1
      data = (data << 8) | key[j];
 8000e9a:	ea43 2202 	orr.w	r2, r3, r2, lsl #8
      if (j >= keyLen)
 8000e9e:	dd09      	ble.n	8000eb4 <Blowfish_Init+0x98>
 8000ea0:	2301      	movs	r3, #1
      data = (data << 8) | key[j];
 8000ea2:	eb06 0c03 	add.w	ip, r6, r3
      j = j + 1;
 8000ea6:	3301      	adds	r3, #1
 8000ea8:	e7da      	b.n	8000e60 <Blowfish_Init+0x44>
 8000eaa:	bf00      	nop
 8000eac:	080069f0 	.word	0x080069f0
 8000eb0:	080079ec 	.word	0x080079ec
    ctx->P[i] = ORIG_P[i] ^ data;
 8000eb4:	f851 cf04 	ldr.w	ip, [r1, #4]!
      data = (data << 8) | key[j];
 8000eb8:	ea43 2202 	orr.w	r2, r3, r2, lsl #8
        j = 0;
 8000ebc:	2300      	movs	r3, #0
    ctx->P[i] = ORIG_P[i] ^ data;
 8000ebe:	ea8c 0202 	eor.w	r2, ip, r2
  for (i = 0; i < N + 2; ++i) {
 8000ec2:	428f      	cmp	r7, r1
    ctx->P[i] = ORIG_P[i] ^ data;
 8000ec4:	f840 2f04 	str.w	r2, [r0, #4]!
  for (i = 0; i < N + 2; ++i) {
 8000ec8:	d1d9      	bne.n	8000e7e <Blowfish_Init+0x62>
  }

  datal = 0x00000000;
  datar = 0x00000000;
 8000eca:	2200      	movs	r2, #0
 8000ecc:	f104 0e04 	add.w	lr, r4, #4
  datal = 0x00000000;
 8000ed0:	4611      	mov	r1, r2

  for (i = 0; i < N + 2; i += 2) {
 8000ed2:	4694      	mov	ip, r2
    Xl = Xl ^ ctx->P[i];
 8000ed4:	6963      	ldr	r3, [r4, #20]
 8000ed6:	e9d4 5700 	ldrd	r5, r7, [r4]
 8000eda:	e9d4 0602 	ldrd	r0, r6, [r4, #8]
 8000ede:	ea81 0805 	eor.w	r8, r1, r5
   x >>= 8;
 8000ee2:	ea4f 6a18 	mov.w	sl, r8, lsr #24
   y = ctx->S[0][a] + ctx->S[1][b];
 8000ee6:	f3c8 4b07 	ubfx	fp, r8, #16, #8
 8000eea:	ea88 0900 	eor.w	r9, r8, r0
 8000eee:	f10a 0a12 	add.w	sl, sl, #18
 8000ef2:	f50b 7089 	add.w	r0, fp, #274	@ 0x112
 8000ef6:	f854 102a 	ldr.w	r1, [r4, sl, lsl #2]
   y = y ^ ctx->S[2][c];
 8000efa:	f3c8 2a07 	ubfx	sl, r8, #8, #8
   y = ctx->S[0][a] + ctx->S[1][b];
 8000efe:	f854 0020 	ldr.w	r0, [r4, r0, lsl #2]
   y = y + ctx->S[3][d];
 8000f02:	fa5f f888 	uxtb.w	r8, r8
   y = y ^ ctx->S[2][c];
 8000f06:	f20a 2a12 	addw	sl, sl, #530	@ 0x212
   y = ctx->S[0][a] + ctx->S[1][b];
 8000f0a:	4408      	add	r0, r1
   y = y + ctx->S[3][d];
 8000f0c:	f208 3812 	addw	r8, r8, #786	@ 0x312
   y = y ^ ctx->S[2][c];
 8000f10:	f854 502a 	ldr.w	r5, [r4, sl, lsl #2]
   y = y + ctx->S[3][d];
 8000f14:	f854 1028 	ldr.w	r1, [r4, r8, lsl #2]
   y = y ^ ctx->S[2][c];
 8000f18:	4068      	eors	r0, r5
   y = y + ctx->S[3][d];
 8000f1a:	4408      	add	r0, r1
 8000f1c:	4078      	eors	r0, r7
    Xl = Xl ^ ctx->P[i];
 8000f1e:	4042      	eors	r2, r0
   y = ctx->S[0][a] + ctx->S[1][b];
 8000f20:	f3c2 4007 	ubfx	r0, r2, #16, #8
   x >>= 8;
 8000f24:	ea4f 6a12 	mov.w	sl, r2, lsr #24
   y = y ^ ctx->S[2][c];
 8000f28:	f3c2 2807 	ubfx	r8, r2, #8, #8
   y = y + ctx->S[3][d];
 8000f2c:	b2d7      	uxtb	r7, r2
   y = ctx->S[0][a] + ctx->S[1][b];
 8000f2e:	f10a 0a12 	add.w	sl, sl, #18
 8000f32:	f500 7089 	add.w	r0, r0, #274	@ 0x112
   y = y ^ ctx->S[2][c];
 8000f36:	f208 2812 	addw	r8, r8, #530	@ 0x212
   y = y + ctx->S[3][d];
 8000f3a:	f207 3712 	addw	r7, r7, #786	@ 0x312
   y = ctx->S[0][a] + ctx->S[1][b];
 8000f3e:	f854 502a 	ldr.w	r5, [r4, sl, lsl #2]
 8000f42:	4072      	eors	r2, r6
 8000f44:	f854 0020 	ldr.w	r0, [r4, r0, lsl #2]
   y = y ^ ctx->S[2][c];
 8000f48:	f854 1028 	ldr.w	r1, [r4, r8, lsl #2]
   y = ctx->S[0][a] + ctx->S[1][b];
 8000f4c:	4428      	add	r0, r5
   y = y + ctx->S[3][d];
 8000f4e:	f854 7027 	ldr.w	r7, [r4, r7, lsl #2]
   y = y ^ ctx->S[2][c];
 8000f52:	4048      	eors	r0, r1
   y = y + ctx->S[3][d];
 8000f54:	4438      	add	r0, r7
    Xl = Xl ^ ctx->P[i];
 8000f56:	ea89 0000 	eor.w	r0, r9, r0
   y = ctx->S[0][a] + ctx->S[1][b];
 8000f5a:	f3c0 4607 	ubfx	r6, r0, #16, #8
   x >>= 8;
 8000f5e:	ea4f 6910 	mov.w	r9, r0, lsr #24
   y = y ^ ctx->S[2][c];
 8000f62:	f3c0 2807 	ubfx	r8, r0, #8, #8
   y = y + ctx->S[3][d];
 8000f66:	b2c7      	uxtb	r7, r0
   y = ctx->S[0][a] + ctx->S[1][b];
 8000f68:	f109 0912 	add.w	r9, r9, #18
 8000f6c:	f506 7689 	add.w	r6, r6, #274	@ 0x112
   y = y ^ ctx->S[2][c];
 8000f70:	f208 2812 	addw	r8, r8, #530	@ 0x212
   y = y + ctx->S[3][d];
 8000f74:	f207 3712 	addw	r7, r7, #786	@ 0x312
   y = ctx->S[0][a] + ctx->S[1][b];
 8000f78:	f854 1029 	ldr.w	r1, [r4, r9, lsl #2]
 8000f7c:	f854 6026 	ldr.w	r6, [r4, r6, lsl #2]
   y = y ^ ctx->S[2][c];
 8000f80:	f854 5028 	ldr.w	r5, [r4, r8, lsl #2]
   y = ctx->S[0][a] + ctx->S[1][b];
 8000f84:	440e      	add	r6, r1
   y = y + ctx->S[3][d];
 8000f86:	f854 7027 	ldr.w	r7, [r4, r7, lsl #2]
 8000f8a:	6921      	ldr	r1, [r4, #16]
   y = y ^ ctx->S[2][c];
 8000f8c:	4075      	eors	r5, r6
   y = y + ctx->S[3][d];
 8000f8e:	4048      	eors	r0, r1
 8000f90:	443d      	add	r5, r7
    Xl = Xl ^ ctx->P[i];
 8000f92:	4055      	eors	r5, r2
   y = ctx->S[0][a] + ctx->S[1][b];
 8000f94:	f3c5 4207 	ubfx	r2, r5, #16, #8
   x >>= 8;
 8000f98:	ea4f 6815 	mov.w	r8, r5, lsr #24
   y = y ^ ctx->S[2][c];
 8000f9c:	f3c5 2707 	ubfx	r7, r5, #8, #8
   y = y + ctx->S[3][d];
 8000fa0:	b2ee      	uxtb	r6, r5
   y = ctx->S[0][a] + ctx->S[1][b];
 8000fa2:	f108 0812 	add.w	r8, r8, #18
 8000fa6:	f502 7289 	add.w	r2, r2, #274	@ 0x112
   y = y ^ ctx->S[2][c];
 8000faa:	f207 2712 	addw	r7, r7, #530	@ 0x212
   y = y + ctx->S[3][d];
 8000fae:	f206 3612 	addw	r6, r6, #786	@ 0x312
   y = ctx->S[0][a] + ctx->S[1][b];
 8000fb2:	f854 1028 	ldr.w	r1, [r4, r8, lsl #2]
 8000fb6:	406b      	eors	r3, r5
 8000fb8:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
   y = y ^ ctx->S[2][c];
 8000fbc:	f854 7027 	ldr.w	r7, [r4, r7, lsl #2]
   y = ctx->S[0][a] + ctx->S[1][b];
 8000fc0:	440a      	add	r2, r1
   y = y + ctx->S[3][d];
 8000fc2:	f854 6026 	ldr.w	r6, [r4, r6, lsl #2]
   y = y ^ ctx->S[2][c];
 8000fc6:	407a      	eors	r2, r7
   y = y + ctx->S[3][d];
 8000fc8:	4432      	add	r2, r6
    Xl = Xl ^ ctx->P[i];
 8000fca:	4042      	eors	r2, r0
   y = ctx->S[0][a] + ctx->S[1][b];
 8000fcc:	f3c2 4007 	ubfx	r0, r2, #16, #8
   x >>= 8;
 8000fd0:	0e17      	lsrs	r7, r2, #24
   y = y ^ ctx->S[2][c];
 8000fd2:	f3c2 2607 	ubfx	r6, r2, #8, #8
   y = y + ctx->S[3][d];
 8000fd6:	b2d5      	uxtb	r5, r2
   y = ctx->S[0][a] + ctx->S[1][b];
 8000fd8:	f500 7089 	add.w	r0, r0, #274	@ 0x112
 8000fdc:	3712      	adds	r7, #18
   y = y ^ ctx->S[2][c];
 8000fde:	f206 2612 	addw	r6, r6, #530	@ 0x212
   y = y + ctx->S[3][d];
 8000fe2:	f205 3512 	addw	r5, r5, #786	@ 0x312
   y = ctx->S[0][a] + ctx->S[1][b];
 8000fe6:	f854 7027 	ldr.w	r7, [r4, r7, lsl #2]
 8000fea:	f854 0020 	ldr.w	r0, [r4, r0, lsl #2]
   y = y ^ ctx->S[2][c];
 8000fee:	f854 1026 	ldr.w	r1, [r4, r6, lsl #2]
   y = ctx->S[0][a] + ctx->S[1][b];
 8000ff2:	4438      	add	r0, r7
   y = y + ctx->S[3][d];
 8000ff4:	f854 5025 	ldr.w	r5, [r4, r5, lsl #2]
 8000ff8:	69a6      	ldr	r6, [r4, #24]
   y = y ^ ctx->S[2][c];
 8000ffa:	4041      	eors	r1, r0
   y = y + ctx->S[3][d];
 8000ffc:	4072      	eors	r2, r6
 8000ffe:	4429      	add	r1, r5
    Xl = Xl ^ ctx->P[i];
 8001000:	404b      	eors	r3, r1
   y = ctx->S[0][a] + ctx->S[1][b];
 8001002:	f3c3 4107 	ubfx	r1, r3, #16, #8
   x >>= 8;
 8001006:	0e1e      	lsrs	r6, r3, #24
   y = y ^ ctx->S[2][c];
 8001008:	f3c3 2507 	ubfx	r5, r3, #8, #8
   y = y + ctx->S[3][d];
 800100c:	b2d8      	uxtb	r0, r3
   y = ctx->S[0][a] + ctx->S[1][b];
 800100e:	f501 7189 	add.w	r1, r1, #274	@ 0x112
 8001012:	3612      	adds	r6, #18
   y = y ^ ctx->S[2][c];
 8001014:	f205 2512 	addw	r5, r5, #530	@ 0x212
   y = y + ctx->S[3][d];
 8001018:	f200 3012 	addw	r0, r0, #786	@ 0x312
   y = ctx->S[0][a] + ctx->S[1][b];
 800101c:	f854 6026 	ldr.w	r6, [r4, r6, lsl #2]
 8001020:	f854 1021 	ldr.w	r1, [r4, r1, lsl #2]
   y = y ^ ctx->S[2][c];
 8001024:	f854 5025 	ldr.w	r5, [r4, r5, lsl #2]
   y = ctx->S[0][a] + ctx->S[1][b];
 8001028:	4431      	add	r1, r6
   y = y + ctx->S[3][d];
 800102a:	f854 0020 	ldr.w	r0, [r4, r0, lsl #2]
   y = y ^ ctx->S[2][c];
 800102e:	4069      	eors	r1, r5
   y = y + ctx->S[3][d];
 8001030:	4401      	add	r1, r0
    Xl = Xl ^ ctx->P[i];
 8001032:	404a      	eors	r2, r1
   y = ctx->S[0][a] + ctx->S[1][b];
 8001034:	f3c2 4607 	ubfx	r6, r2, #16, #8
   x >>= 8;
 8001038:	0e15      	lsrs	r5, r2, #24
   y = y ^ ctx->S[2][c];
 800103a:	f3c2 2007 	ubfx	r0, r2, #8, #8
   y = y + ctx->S[3][d];
 800103e:	b2d1      	uxtb	r1, r2
   y = ctx->S[0][a] + ctx->S[1][b];
 8001040:	f506 7689 	add.w	r6, r6, #274	@ 0x112
 8001044:	3512      	adds	r5, #18
   y = y ^ ctx->S[2][c];
 8001046:	f200 2012 	addw	r0, r0, #530	@ 0x212
   y = y + ctx->S[3][d];
 800104a:	f201 3112 	addw	r1, r1, #786	@ 0x312
   y = ctx->S[0][a] + ctx->S[1][b];
 800104e:	f854 7026 	ldr.w	r7, [r4, r6, lsl #2]
 8001052:	f854 5025 	ldr.w	r5, [r4, r5, lsl #2]
   y = y ^ ctx->S[2][c];
 8001056:	f854 6020 	ldr.w	r6, [r4, r0, lsl #2]
   y = ctx->S[0][a] + ctx->S[1][b];
 800105a:	442f      	add	r7, r5
   y = y + ctx->S[3][d];
 800105c:	f854 1021 	ldr.w	r1, [r4, r1, lsl #2]
 8001060:	e9d4 0507 	ldrd	r0, r5, [r4, #28]
   y = y ^ ctx->S[2][c];
 8001064:	4077      	eors	r7, r6
   y = y + ctx->S[3][d];
 8001066:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8001068:	4043      	eors	r3, r0
 800106a:	406a      	eors	r2, r5
 800106c:	440f      	add	r7, r1
    Xl = Xl ^ ctx->P[i];
 800106e:	407b      	eors	r3, r7
   y = ctx->S[0][a] + ctx->S[1][b];
 8001070:	f3c3 4707 	ubfx	r7, r3, #16, #8
   x >>= 8;
 8001074:	ea4f 6a13 	mov.w	sl, r3, lsr #24
   y = y ^ ctx->S[2][c];
 8001078:	f3c3 2907 	ubfx	r9, r3, #8, #8
   y = y + ctx->S[3][d];
 800107c:	fa5f f883 	uxtb.w	r8, r3
   y = ctx->S[0][a] + ctx->S[1][b];
 8001080:	f507 7789 	add.w	r7, r7, #274	@ 0x112
 8001084:	f10a 0a12 	add.w	sl, sl, #18
   y = y ^ ctx->S[2][c];
 8001088:	f209 2912 	addw	r9, r9, #530	@ 0x212
   y = y + ctx->S[3][d];
 800108c:	f208 3812 	addw	r8, r8, #786	@ 0x312
   y = ctx->S[0][a] + ctx->S[1][b];
 8001090:	f854 002a 	ldr.w	r0, [r4, sl, lsl #2]
 8001094:	f854 7027 	ldr.w	r7, [r4, r7, lsl #2]
   y = y ^ ctx->S[2][c];
 8001098:	f854 5029 	ldr.w	r5, [r4, r9, lsl #2]
   y = ctx->S[0][a] + ctx->S[1][b];
 800109c:	4407      	add	r7, r0
   y = y + ctx->S[3][d];
 800109e:	f854 1028 	ldr.w	r1, [r4, r8, lsl #2]
 80010a2:	6a60      	ldr	r0, [r4, #36]	@ 0x24
   y = y ^ ctx->S[2][c];
 80010a4:	407d      	eors	r5, r7
   y = y + ctx->S[3][d];
 80010a6:	4043      	eors	r3, r0
 80010a8:	440d      	add	r5, r1
    Xl = Xl ^ ctx->P[i];
 80010aa:	406a      	eors	r2, r5
   y = ctx->S[0][a] + ctx->S[1][b];
 80010ac:	f3c2 4507 	ubfx	r5, r2, #16, #8
   x >>= 8;
 80010b0:	ea4f 6912 	mov.w	r9, r2, lsr #24
   y = y ^ ctx->S[2][c];
 80010b4:	f3c2 2807 	ubfx	r8, r2, #8, #8
   y = y + ctx->S[3][d];
 80010b8:	b2d7      	uxtb	r7, r2
   y = ctx->S[0][a] + ctx->S[1][b];
 80010ba:	f109 0912 	add.w	r9, r9, #18
 80010be:	f505 7589 	add.w	r5, r5, #274	@ 0x112
   y = y ^ ctx->S[2][c];
 80010c2:	f208 2812 	addw	r8, r8, #530	@ 0x212
   y = y + ctx->S[3][d];
 80010c6:	f207 3712 	addw	r7, r7, #786	@ 0x312
   y = ctx->S[0][a] + ctx->S[1][b];
 80010ca:	f854 0029 	ldr.w	r0, [r4, r9, lsl #2]
 80010ce:	4072      	eors	r2, r6
 80010d0:	f854 5025 	ldr.w	r5, [r4, r5, lsl #2]
   y = y ^ ctx->S[2][c];
 80010d4:	f854 1028 	ldr.w	r1, [r4, r8, lsl #2]
   y = ctx->S[0][a] + ctx->S[1][b];
 80010d8:	4405      	add	r5, r0
   y = y + ctx->S[3][d];
 80010da:	f854 7027 	ldr.w	r7, [r4, r7, lsl #2]
   y = y ^ ctx->S[2][c];
 80010de:	404d      	eors	r5, r1
   y = y + ctx->S[3][d];
 80010e0:	443d      	add	r5, r7
    Xl = Xl ^ ctx->P[i];
 80010e2:	405d      	eors	r5, r3
   y = ctx->S[0][a] + ctx->S[1][b];
 80010e4:	f3c5 4307 	ubfx	r3, r5, #16, #8
   x >>= 8;
 80010e8:	ea4f 6815 	mov.w	r8, r5, lsr #24
   y = y ^ ctx->S[2][c];
 80010ec:	f3c5 2707 	ubfx	r7, r5, #8, #8
   y = y + ctx->S[3][d];
 80010f0:	b2ee      	uxtb	r6, r5
   y = ctx->S[0][a] + ctx->S[1][b];
 80010f2:	f108 0812 	add.w	r8, r8, #18
 80010f6:	f503 7389 	add.w	r3, r3, #274	@ 0x112
   y = y ^ ctx->S[2][c];
 80010fa:	f207 2712 	addw	r7, r7, #530	@ 0x212
   y = y + ctx->S[3][d];
 80010fe:	f206 3612 	addw	r6, r6, #786	@ 0x312
   y = ctx->S[0][a] + ctx->S[1][b];
 8001102:	f854 1028 	ldr.w	r1, [r4, r8, lsl #2]
 8001106:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
   y = y ^ ctx->S[2][c];
 800110a:	f854 7027 	ldr.w	r7, [r4, r7, lsl #2]
   y = ctx->S[0][a] + ctx->S[1][b];
 800110e:	440b      	add	r3, r1
   y = y + ctx->S[3][d];
 8001110:	f854 6026 	ldr.w	r6, [r4, r6, lsl #2]
 8001114:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
   y = y ^ ctx->S[2][c];
 8001116:	407b      	eors	r3, r7
   y = y + ctx->S[3][d];
 8001118:	404d      	eors	r5, r1
 800111a:	4433      	add	r3, r6
    Xl = Xl ^ ctx->P[i];
 800111c:	4053      	eors	r3, r2
   y = ctx->S[0][a] + ctx->S[1][b];
 800111e:	f3c3 4007 	ubfx	r0, r3, #16, #8
   x >>= 8;
 8001122:	0e1f      	lsrs	r7, r3, #24
   y = y ^ ctx->S[2][c];
 8001124:	f3c3 2607 	ubfx	r6, r3, #8, #8
   y = y + ctx->S[3][d];
 8001128:	b2da      	uxtb	r2, r3
   y = ctx->S[0][a] + ctx->S[1][b];
 800112a:	f500 7089 	add.w	r0, r0, #274	@ 0x112
 800112e:	3712      	adds	r7, #18
   y = y ^ ctx->S[2][c];
 8001130:	f206 2612 	addw	r6, r6, #530	@ 0x212
   y = y + ctx->S[3][d];
 8001134:	f202 3212 	addw	r2, r2, #786	@ 0x312
   y = ctx->S[0][a] + ctx->S[1][b];
 8001138:	f854 0020 	ldr.w	r0, [r4, r0, lsl #2]
 800113c:	f854 7027 	ldr.w	r7, [r4, r7, lsl #2]
   y = y ^ ctx->S[2][c];
 8001140:	f854 1026 	ldr.w	r1, [r4, r6, lsl #2]
   y = ctx->S[0][a] + ctx->S[1][b];
 8001144:	4438      	add	r0, r7
   y = y + ctx->S[3][d];
 8001146:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800114a:	6b26      	ldr	r6, [r4, #48]	@ 0x30
   y = y ^ ctx->S[2][c];
 800114c:	4041      	eors	r1, r0
   y = y + ctx->S[3][d];
 800114e:	4073      	eors	r3, r6
 8001150:	4411      	add	r1, r2
    Xl = Xl ^ ctx->P[i];
 8001152:	ea85 0201 	eor.w	r2, r5, r1
   y = ctx->S[0][a] + ctx->S[1][b];
 8001156:	f3c2 4107 	ubfx	r1, r2, #16, #8
   x >>= 8;
 800115a:	0e16      	lsrs	r6, r2, #24
   y = y ^ ctx->S[2][c];
 800115c:	f3c2 2507 	ubfx	r5, r2, #8, #8
   y = y + ctx->S[3][d];
 8001160:	b2d0      	uxtb	r0, r2
   y = ctx->S[0][a] + ctx->S[1][b];
 8001162:	f501 7189 	add.w	r1, r1, #274	@ 0x112
 8001166:	3612      	adds	r6, #18
   y = y ^ ctx->S[2][c];
 8001168:	f205 2512 	addw	r5, r5, #530	@ 0x212
   y = y + ctx->S[3][d];
 800116c:	f200 3012 	addw	r0, r0, #786	@ 0x312
   y = ctx->S[0][a] + ctx->S[1][b];
 8001170:	f854 6026 	ldr.w	r6, [r4, r6, lsl #2]
 8001174:	f854 1021 	ldr.w	r1, [r4, r1, lsl #2]
   y = y ^ ctx->S[2][c];
 8001178:	f854 5025 	ldr.w	r5, [r4, r5, lsl #2]
   y = ctx->S[0][a] + ctx->S[1][b];
 800117c:	4431      	add	r1, r6
   y = y + ctx->S[3][d];
 800117e:	f854 0020 	ldr.w	r0, [r4, r0, lsl #2]
   y = y ^ ctx->S[2][c];
 8001182:	4069      	eors	r1, r5
   y = y + ctx->S[3][d];
 8001184:	4401      	add	r1, r0
    Xl = Xl ^ ctx->P[i];
 8001186:	404b      	eors	r3, r1
   y = ctx->S[0][a] + ctx->S[1][b];
 8001188:	f3c3 4607 	ubfx	r6, r3, #16, #8
   x >>= 8;
 800118c:	0e1d      	lsrs	r5, r3, #24
   y = y ^ ctx->S[2][c];
 800118e:	f3c3 2007 	ubfx	r0, r3, #8, #8
   y = y + ctx->S[3][d];
 8001192:	b2d9      	uxtb	r1, r3
   y = ctx->S[0][a] + ctx->S[1][b];
 8001194:	f506 7689 	add.w	r6, r6, #274	@ 0x112
 8001198:	3512      	adds	r5, #18
   y = y ^ ctx->S[2][c];
 800119a:	f200 2012 	addw	r0, r0, #530	@ 0x212
   y = y + ctx->S[3][d];
 800119e:	f201 3112 	addw	r1, r1, #786	@ 0x312
   y = ctx->S[0][a] + ctx->S[1][b];
 80011a2:	f854 5025 	ldr.w	r5, [r4, r5, lsl #2]
 80011a6:	f854 6026 	ldr.w	r6, [r4, r6, lsl #2]
   y = y ^ ctx->S[2][c];
 80011aa:	f854 0020 	ldr.w	r0, [r4, r0, lsl #2]
   y = ctx->S[0][a] + ctx->S[1][b];
 80011ae:	442e      	add	r6, r5
   y = y + ctx->S[3][d];
 80011b0:	f854 7021 	ldr.w	r7, [r4, r1, lsl #2]
   y = y ^ ctx->S[2][c];
 80011b4:	4046      	eors	r6, r0
   y = y + ctx->S[3][d];
 80011b6:	e9d4 510d 	ldrd	r5, r1, [r4, #52]	@ 0x34
 80011ba:	443e      	add	r6, r7
 80011bc:	406a      	eors	r2, r5
    Xl = Xl ^ ctx->P[i];
 80011be:	404b      	eors	r3, r1
  Xl = Xl ^ ctx->P[N + 1];
 80011c0:	6c61      	ldr	r1, [r4, #68]	@ 0x44
    Xl = Xl ^ ctx->P[i];
 80011c2:	4072      	eors	r2, r6
   y = ctx->S[0][a] + ctx->S[1][b];
 80011c4:	f3c2 4607 	ubfx	r6, r2, #16, #8
   x >>= 8;
 80011c8:	ea4f 6912 	mov.w	r9, r2, lsr #24
   y = y ^ ctx->S[2][c];
 80011cc:	f3c2 2807 	ubfx	r8, r2, #8, #8
   y = y + ctx->S[3][d];
 80011d0:	b2d7      	uxtb	r7, r2
   y = ctx->S[0][a] + ctx->S[1][b];
 80011d2:	f506 7689 	add.w	r6, r6, #274	@ 0x112
 80011d6:	f109 0912 	add.w	r9, r9, #18
   y = y ^ ctx->S[2][c];
 80011da:	f208 2812 	addw	r8, r8, #530	@ 0x212
   y = y + ctx->S[3][d];
 80011de:	f207 3712 	addw	r7, r7, #786	@ 0x312
   y = ctx->S[0][a] + ctx->S[1][b];
 80011e2:	f854 5029 	ldr.w	r5, [r4, r9, lsl #2]
 80011e6:	f854 6026 	ldr.w	r6, [r4, r6, lsl #2]
   y = y ^ ctx->S[2][c];
 80011ea:	f854 0028 	ldr.w	r0, [r4, r8, lsl #2]
   y = ctx->S[0][a] + ctx->S[1][b];
 80011ee:	442e      	add	r6, r5
   y = y + ctx->S[3][d];
 80011f0:	f854 7027 	ldr.w	r7, [r4, r7, lsl #2]
 80011f4:	6be5      	ldr	r5, [r4, #60]	@ 0x3c
   y = y ^ ctx->S[2][c];
 80011f6:	4070      	eors	r0, r6
   y = y + ctx->S[3][d];
 80011f8:	406a      	eors	r2, r5
 80011fa:	4438      	add	r0, r7
    Xl = Xl ^ ctx->P[i];
 80011fc:	4058      	eors	r0, r3
   y = ctx->S[0][a] + ctx->S[1][b];
 80011fe:	f3c0 4307 	ubfx	r3, r0, #16, #8
   x >>= 8;
 8001202:	ea4f 6810 	mov.w	r8, r0, lsr #24
   y = y ^ ctx->S[2][c];
 8001206:	f3c0 2707 	ubfx	r7, r0, #8, #8
   y = y + ctx->S[3][d];
 800120a:	b2c6      	uxtb	r6, r0
   y = ctx->S[0][a] + ctx->S[1][b];
 800120c:	f503 7389 	add.w	r3, r3, #274	@ 0x112
 8001210:	f108 0812 	add.w	r8, r8, #18
   y = y ^ ctx->S[2][c];
 8001214:	f207 2712 	addw	r7, r7, #530	@ 0x212
   y = y + ctx->S[3][d];
 8001218:	f206 3612 	addw	r6, r6, #786	@ 0x312
   y = ctx->S[0][a] + ctx->S[1][b];
 800121c:	f854 5028 	ldr.w	r5, [r4, r8, lsl #2]
 8001220:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
   y = y ^ ctx->S[2][c];
 8001224:	f854 7027 	ldr.w	r7, [r4, r7, lsl #2]
   y = ctx->S[0][a] + ctx->S[1][b];
 8001228:	442b      	add	r3, r5
   y = y + ctx->S[3][d];
 800122a:	f854 6026 	ldr.w	r6, [r4, r6, lsl #2]
  Xr = Xr ^ ctx->P[N];
 800122e:	6c25      	ldr	r5, [r4, #64]	@ 0x40
   y = y ^ ctx->S[2][c];
 8001230:	407b      	eors	r3, r7
  Xr = Xr ^ ctx->P[N];
 8001232:	4068      	eors	r0, r5
   y = y + ctx->S[3][d];
 8001234:	4433      	add	r3, r6
    Xl = Xl ^ ctx->P[i];
 8001236:	4053      	eors	r3, r2
   y = ctx->S[0][a] + ctx->S[1][b];
 8001238:	f3c3 4207 	ubfx	r2, r3, #16, #8
   x >>= 8;
 800123c:	0e1f      	lsrs	r7, r3, #24
   y = y ^ ctx->S[2][c];
 800123e:	f3c3 2607 	ubfx	r6, r3, #8, #8
   y = y + ctx->S[3][d];
 8001242:	b2dd      	uxtb	r5, r3
   y = ctx->S[0][a] + ctx->S[1][b];
 8001244:	f502 7289 	add.w	r2, r2, #274	@ 0x112
 8001248:	3712      	adds	r7, #18
   y = y ^ ctx->S[2][c];
 800124a:	f206 2612 	addw	r6, r6, #530	@ 0x212
   y = y + ctx->S[3][d];
 800124e:	f205 3512 	addw	r5, r5, #786	@ 0x312
   y = ctx->S[0][a] + ctx->S[1][b];
 8001252:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
  Xl = Xl ^ ctx->P[N + 1];
 8001256:	4059      	eors	r1, r3
   y = ctx->S[0][a] + ctx->S[1][b];
 8001258:	f854 7027 	ldr.w	r7, [r4, r7, lsl #2]
   y = y ^ ctx->S[2][c];
 800125c:	f854 6026 	ldr.w	r6, [r4, r6, lsl #2]
   y = ctx->S[0][a] + ctx->S[1][b];
 8001260:	443a      	add	r2, r7
   y = y + ctx->S[3][d];
 8001262:	f854 5025 	ldr.w	r5, [r4, r5, lsl #2]
    Blowfish_Encrypt(ctx, &datal, &datar);
    ctx->P[i] = datal;
 8001266:	f844 102c 	str.w	r1, [r4, ip, lsl #2]
   y = y ^ ctx->S[2][c];
 800126a:	4072      	eors	r2, r6
   y = y + ctx->S[3][d];
 800126c:	442a      	add	r2, r5
  Xr = Xr ^ ctx->P[N];
 800126e:	4042      	eors	r2, r0
    ctx->P[i + 1] = datar;
 8001270:	f84e 202c 	str.w	r2, [lr, ip, lsl #2]
  for (i = 0; i < N + 2; i += 2) {
 8001274:	f10c 0c02 	add.w	ip, ip, #2
 8001278:	f1bc 0f12 	cmp.w	ip, #18
 800127c:	f47f ae2a 	bne.w	8000ed4 <Blowfish_Init+0xb8>
  }

  for (i = 0; i < 4; ++i) {
 8001280:	f504 6c80 	add.w	ip, r4, #1024	@ 0x400
 8001284:	f504 5ba0 	add.w	fp, r4, #5120	@ 0x1400
    Xl = Xl ^ ctx->P[i];
 8001288:	e9d4 a300 	ldrd	sl, r3, [r4]
 800128c:	e9d4 980c 	ldrd	r9, r8, [r4, #48]	@ 0x30
 8001290:	9302      	str	r3, [sp, #8]
 8001292:	68a3      	ldr	r3, [r4, #8]
 8001294:	9303      	str	r3, [sp, #12]
 8001296:	68e3      	ldr	r3, [r4, #12]
 8001298:	9304      	str	r3, [sp, #16]
 800129a:	6923      	ldr	r3, [r4, #16]
 800129c:	9305      	str	r3, [sp, #20]
 800129e:	6963      	ldr	r3, [r4, #20]
 80012a0:	9306      	str	r3, [sp, #24]
 80012a2:	69a3      	ldr	r3, [r4, #24]
 80012a4:	9307      	str	r3, [sp, #28]
 80012a6:	69e3      	ldr	r3, [r4, #28]
 80012a8:	9308      	str	r3, [sp, #32]
 80012aa:	6a23      	ldr	r3, [r4, #32]
 80012ac:	9309      	str	r3, [sp, #36]	@ 0x24
 80012ae:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80012b0:	930a      	str	r3, [sp, #40]	@ 0x28
 80012b2:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80012b4:	e9d4 760e 	ldrd	r7, r6, [r4, #56]	@ 0x38
 80012b8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80012ba:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
  Xl = Xl ^ ctx->P[N + 1];
 80012bc:	e9d4 5e10 	ldrd	r5, lr, [r4, #64]	@ 0x40
    Xl = Xl ^ ctx->P[i];
 80012c0:	930c      	str	r3, [sp, #48]	@ 0x30
    for (j = 0; j < 256; j += 2) {
 80012c2:	f5ac 6080 	sub.w	r0, ip, #1024	@ 0x400
 80012c6:	460b      	mov	r3, r1
 80012c8:	f8cd b034 	str.w	fp, [sp, #52]	@ 0x34
 80012cc:	9501      	str	r5, [sp, #4]
    Xl = Xl ^ ctx->P[i];
 80012ce:	ea83 010a 	eor.w	r1, r3, sl
   y = ctx->S[0][a] + ctx->S[1][b];
 80012d2:	9d03      	ldr	r5, [sp, #12]
    for (j = 0; j < 256; j += 2) {
 80012d4:	3008      	adds	r0, #8
   y = ctx->S[0][a] + ctx->S[1][b];
 80012d6:	f3c1 4307 	ubfx	r3, r1, #16, #8
   x >>= 8;
 80012da:	ea4f 6b11 	mov.w	fp, r1, lsr #24
    for (j = 0; j < 256; j += 2) {
 80012de:	4584      	cmp	ip, r0
   y = ctx->S[0][a] + ctx->S[1][b];
 80012e0:	f503 7389 	add.w	r3, r3, #274	@ 0x112
 80012e4:	f10b 0b12 	add.w	fp, fp, #18
 80012e8:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 80012ec:	f854 b02b 	ldr.w	fp, [r4, fp, lsl #2]
 80012f0:	445b      	add	r3, fp
   y = y ^ ctx->S[2][c];
 80012f2:	f3c1 2b07 	ubfx	fp, r1, #8, #8
 80012f6:	f20b 2b12 	addw	fp, fp, #530	@ 0x212
 80012fa:	f854 b02b 	ldr.w	fp, [r4, fp, lsl #2]
 80012fe:	ea83 030b 	eor.w	r3, r3, fp
   y = y + ctx->S[3][d];
 8001302:	fa5f fb81 	uxtb.w	fp, r1
 8001306:	ea81 0105 	eor.w	r1, r1, r5
 800130a:	9d02      	ldr	r5, [sp, #8]
 800130c:	f20b 3b12 	addw	fp, fp, #786	@ 0x312
 8001310:	f854 b02b 	ldr.w	fp, [r4, fp, lsl #2]
 8001314:	445b      	add	r3, fp
 8001316:	ea83 0305 	eor.w	r3, r3, r5
 800131a:	9d04      	ldr	r5, [sp, #16]
    Xl = Xl ^ ctx->P[i];
 800131c:	ea83 0302 	eor.w	r3, r3, r2
   y = ctx->S[0][a] + ctx->S[1][b];
 8001320:	f3c3 4207 	ubfx	r2, r3, #16, #8
   x >>= 8;
 8001324:	ea4f 6b13 	mov.w	fp, r3, lsr #24
   y = ctx->S[0][a] + ctx->S[1][b];
 8001328:	f502 7289 	add.w	r2, r2, #274	@ 0x112
 800132c:	f10b 0b12 	add.w	fp, fp, #18
 8001330:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8001334:	f854 b02b 	ldr.w	fp, [r4, fp, lsl #2]
 8001338:	445a      	add	r2, fp
   y = y ^ ctx->S[2][c];
 800133a:	f3c3 2b07 	ubfx	fp, r3, #8, #8
 800133e:	f20b 2b12 	addw	fp, fp, #530	@ 0x212
 8001342:	f854 b02b 	ldr.w	fp, [r4, fp, lsl #2]
 8001346:	ea82 020b 	eor.w	r2, r2, fp
   y = y + ctx->S[3][d];
 800134a:	fa5f fb83 	uxtb.w	fp, r3
 800134e:	ea83 0305 	eor.w	r3, r3, r5
 8001352:	9d05      	ldr	r5, [sp, #20]
 8001354:	f20b 3b12 	addw	fp, fp, #786	@ 0x312
 8001358:	f854 b02b 	ldr.w	fp, [r4, fp, lsl #2]
 800135c:	445a      	add	r2, fp
    Xl = Xl ^ ctx->P[i];
 800135e:	ea82 0201 	eor.w	r2, r2, r1
   y = ctx->S[0][a] + ctx->S[1][b];
 8001362:	f3c2 4107 	ubfx	r1, r2, #16, #8
   x >>= 8;
 8001366:	ea4f 6b12 	mov.w	fp, r2, lsr #24
   y = ctx->S[0][a] + ctx->S[1][b];
 800136a:	f501 7189 	add.w	r1, r1, #274	@ 0x112
 800136e:	f10b 0b12 	add.w	fp, fp, #18
 8001372:	f854 1021 	ldr.w	r1, [r4, r1, lsl #2]
 8001376:	f854 b02b 	ldr.w	fp, [r4, fp, lsl #2]
 800137a:	4459      	add	r1, fp
   y = y ^ ctx->S[2][c];
 800137c:	f3c2 2b07 	ubfx	fp, r2, #8, #8
 8001380:	f20b 2b12 	addw	fp, fp, #530	@ 0x212
 8001384:	f854 b02b 	ldr.w	fp, [r4, fp, lsl #2]
 8001388:	ea81 010b 	eor.w	r1, r1, fp
   y = y + ctx->S[3][d];
 800138c:	fa5f fb82 	uxtb.w	fp, r2
 8001390:	ea82 0205 	eor.w	r2, r2, r5
 8001394:	9d06      	ldr	r5, [sp, #24]
 8001396:	f20b 3b12 	addw	fp, fp, #786	@ 0x312
 800139a:	f854 b02b 	ldr.w	fp, [r4, fp, lsl #2]
 800139e:	4459      	add	r1, fp
    Xl = Xl ^ ctx->P[i];
 80013a0:	ea83 0301 	eor.w	r3, r3, r1
   y = ctx->S[0][a] + ctx->S[1][b];
 80013a4:	f3c3 4107 	ubfx	r1, r3, #16, #8
   x >>= 8;
 80013a8:	ea4f 6b13 	mov.w	fp, r3, lsr #24
   y = ctx->S[0][a] + ctx->S[1][b];
 80013ac:	f501 7189 	add.w	r1, r1, #274	@ 0x112
 80013b0:	f10b 0b12 	add.w	fp, fp, #18
 80013b4:	f854 1021 	ldr.w	r1, [r4, r1, lsl #2]
 80013b8:	f854 b02b 	ldr.w	fp, [r4, fp, lsl #2]
 80013bc:	4459      	add	r1, fp
   y = y ^ ctx->S[2][c];
 80013be:	f3c3 2b07 	ubfx	fp, r3, #8, #8
 80013c2:	f20b 2b12 	addw	fp, fp, #530	@ 0x212
 80013c6:	f854 b02b 	ldr.w	fp, [r4, fp, lsl #2]
 80013ca:	ea81 010b 	eor.w	r1, r1, fp
   y = y + ctx->S[3][d];
 80013ce:	fa5f fb83 	uxtb.w	fp, r3
 80013d2:	ea83 0305 	eor.w	r3, r3, r5
 80013d6:	9d07      	ldr	r5, [sp, #28]
 80013d8:	f20b 3b12 	addw	fp, fp, #786	@ 0x312
 80013dc:	f854 b02b 	ldr.w	fp, [r4, fp, lsl #2]
 80013e0:	4459      	add	r1, fp
    Xl = Xl ^ ctx->P[i];
 80013e2:	ea81 0102 	eor.w	r1, r1, r2
   y = ctx->S[0][a] + ctx->S[1][b];
 80013e6:	f3c1 4207 	ubfx	r2, r1, #16, #8
   x >>= 8;
 80013ea:	ea4f 6b11 	mov.w	fp, r1, lsr #24
   y = ctx->S[0][a] + ctx->S[1][b];
 80013ee:	f502 7289 	add.w	r2, r2, #274	@ 0x112
 80013f2:	f10b 0b12 	add.w	fp, fp, #18
 80013f6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80013fa:	f854 b02b 	ldr.w	fp, [r4, fp, lsl #2]
 80013fe:	445a      	add	r2, fp
   y = y ^ ctx->S[2][c];
 8001400:	f3c1 2b07 	ubfx	fp, r1, #8, #8
 8001404:	f20b 2b12 	addw	fp, fp, #530	@ 0x212
 8001408:	f854 b02b 	ldr.w	fp, [r4, fp, lsl #2]
 800140c:	ea82 020b 	eor.w	r2, r2, fp
   y = y + ctx->S[3][d];
 8001410:	fa5f fb81 	uxtb.w	fp, r1
 8001414:	ea81 0105 	eor.w	r1, r1, r5
 8001418:	9d08      	ldr	r5, [sp, #32]
 800141a:	f20b 3b12 	addw	fp, fp, #786	@ 0x312
 800141e:	f854 b02b 	ldr.w	fp, [r4, fp, lsl #2]
 8001422:	445a      	add	r2, fp
    Xl = Xl ^ ctx->P[i];
 8001424:	ea82 0203 	eor.w	r2, r2, r3
   y = ctx->S[0][a] + ctx->S[1][b];
 8001428:	f3c2 4307 	ubfx	r3, r2, #16, #8
   x >>= 8;
 800142c:	ea4f 6b12 	mov.w	fp, r2, lsr #24
   y = ctx->S[0][a] + ctx->S[1][b];
 8001430:	f503 7389 	add.w	r3, r3, #274	@ 0x112
 8001434:	f10b 0b12 	add.w	fp, fp, #18
 8001438:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 800143c:	f854 b02b 	ldr.w	fp, [r4, fp, lsl #2]
 8001440:	445b      	add	r3, fp
   y = y ^ ctx->S[2][c];
 8001442:	f3c2 2b07 	ubfx	fp, r2, #8, #8
 8001446:	f20b 2b12 	addw	fp, fp, #530	@ 0x212
 800144a:	f854 b02b 	ldr.w	fp, [r4, fp, lsl #2]
 800144e:	ea83 030b 	eor.w	r3, r3, fp
   y = y + ctx->S[3][d];
 8001452:	fa5f fb82 	uxtb.w	fp, r2
 8001456:	ea82 0205 	eor.w	r2, r2, r5
 800145a:	f20b 3b12 	addw	fp, fp, #786	@ 0x312
 800145e:	f854 b02b 	ldr.w	fp, [r4, fp, lsl #2]
 8001462:	445b      	add	r3, fp
    Xl = Xl ^ ctx->P[i];
 8001464:	ea83 0301 	eor.w	r3, r3, r1
   y = ctx->S[0][a] + ctx->S[1][b];
 8001468:	f3c3 4107 	ubfx	r1, r3, #16, #8
   x >>= 8;
 800146c:	ea4f 6b13 	mov.w	fp, r3, lsr #24
   y = ctx->S[0][a] + ctx->S[1][b];
 8001470:	f501 7189 	add.w	r1, r1, #274	@ 0x112
 8001474:	f10b 0b12 	add.w	fp, fp, #18
 8001478:	f854 1021 	ldr.w	r1, [r4, r1, lsl #2]
 800147c:	f854 b02b 	ldr.w	fp, [r4, fp, lsl #2]
 8001480:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8001482:	4459      	add	r1, fp
   y = y ^ ctx->S[2][c];
 8001484:	f3c3 2b07 	ubfx	fp, r3, #8, #8
 8001488:	f20b 2b12 	addw	fp, fp, #530	@ 0x212
 800148c:	f854 b02b 	ldr.w	fp, [r4, fp, lsl #2]
 8001490:	ea81 010b 	eor.w	r1, r1, fp
   y = y + ctx->S[3][d];
 8001494:	fa5f fb83 	uxtb.w	fp, r3
 8001498:	ea83 0305 	eor.w	r3, r3, r5
 800149c:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 800149e:	f20b 3b12 	addw	fp, fp, #786	@ 0x312
 80014a2:	f854 b02b 	ldr.w	fp, [r4, fp, lsl #2]
 80014a6:	4459      	add	r1, fp
    Xl = Xl ^ ctx->P[i];
 80014a8:	ea81 0102 	eor.w	r1, r1, r2
   y = ctx->S[0][a] + ctx->S[1][b];
 80014ac:	f3c1 4207 	ubfx	r2, r1, #16, #8
   x >>= 8;
 80014b0:	ea4f 6b11 	mov.w	fp, r1, lsr #24
   y = ctx->S[0][a] + ctx->S[1][b];
 80014b4:	f502 7289 	add.w	r2, r2, #274	@ 0x112
 80014b8:	f10b 0b12 	add.w	fp, fp, #18
 80014bc:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80014c0:	f854 b02b 	ldr.w	fp, [r4, fp, lsl #2]
 80014c4:	445a      	add	r2, fp
   y = y ^ ctx->S[2][c];
 80014c6:	f3c1 2b07 	ubfx	fp, r1, #8, #8
 80014ca:	f20b 2b12 	addw	fp, fp, #530	@ 0x212
 80014ce:	f854 b02b 	ldr.w	fp, [r4, fp, lsl #2]
 80014d2:	ea82 020b 	eor.w	r2, r2, fp
   y = y + ctx->S[3][d];
 80014d6:	fa5f fb81 	uxtb.w	fp, r1
 80014da:	ea81 0105 	eor.w	r1, r1, r5
 80014de:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 80014e0:	f20b 3b12 	addw	fp, fp, #786	@ 0x312
 80014e4:	f854 b02b 	ldr.w	fp, [r4, fp, lsl #2]
 80014e8:	445a      	add	r2, fp
    Xl = Xl ^ ctx->P[i];
 80014ea:	ea82 0203 	eor.w	r2, r2, r3
   y = ctx->S[0][a] + ctx->S[1][b];
 80014ee:	f3c2 4307 	ubfx	r3, r2, #16, #8
   x >>= 8;
 80014f2:	ea4f 6b12 	mov.w	fp, r2, lsr #24
   y = ctx->S[0][a] + ctx->S[1][b];
 80014f6:	f503 7389 	add.w	r3, r3, #274	@ 0x112
 80014fa:	f10b 0b12 	add.w	fp, fp, #18
 80014fe:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 8001502:	f854 b02b 	ldr.w	fp, [r4, fp, lsl #2]
 8001506:	445b      	add	r3, fp
   y = y ^ ctx->S[2][c];
 8001508:	f3c2 2b07 	ubfx	fp, r2, #8, #8
 800150c:	f20b 2b12 	addw	fp, fp, #530	@ 0x212
 8001510:	f854 b02b 	ldr.w	fp, [r4, fp, lsl #2]
 8001514:	ea83 030b 	eor.w	r3, r3, fp
   y = y + ctx->S[3][d];
 8001518:	fa5f fb82 	uxtb.w	fp, r2
 800151c:	ea82 0205 	eor.w	r2, r2, r5
 8001520:	9d0c      	ldr	r5, [sp, #48]	@ 0x30
 8001522:	f20b 3b12 	addw	fp, fp, #786	@ 0x312
 8001526:	f854 b02b 	ldr.w	fp, [r4, fp, lsl #2]
 800152a:	445b      	add	r3, fp
    Xl = Xl ^ ctx->P[i];
 800152c:	ea83 0301 	eor.w	r3, r3, r1
   y = ctx->S[0][a] + ctx->S[1][b];
 8001530:	f3c3 4107 	ubfx	r1, r3, #16, #8
   x >>= 8;
 8001534:	ea4f 6b13 	mov.w	fp, r3, lsr #24
   y = ctx->S[0][a] + ctx->S[1][b];
 8001538:	f501 7189 	add.w	r1, r1, #274	@ 0x112
 800153c:	f10b 0b12 	add.w	fp, fp, #18
 8001540:	f854 1021 	ldr.w	r1, [r4, r1, lsl #2]
 8001544:	f854 b02b 	ldr.w	fp, [r4, fp, lsl #2]
 8001548:	4459      	add	r1, fp
   y = y ^ ctx->S[2][c];
 800154a:	f3c3 2b07 	ubfx	fp, r3, #8, #8
 800154e:	f20b 2b12 	addw	fp, fp, #530	@ 0x212
 8001552:	f854 b02b 	ldr.w	fp, [r4, fp, lsl #2]
 8001556:	ea81 010b 	eor.w	r1, r1, fp
   y = y + ctx->S[3][d];
 800155a:	fa5f fb83 	uxtb.w	fp, r3
 800155e:	ea83 0305 	eor.w	r3, r3, r5
 8001562:	f20b 3b12 	addw	fp, fp, #786	@ 0x312
 8001566:	f854 b02b 	ldr.w	fp, [r4, fp, lsl #2]
 800156a:	4459      	add	r1, fp
    Xl = Xl ^ ctx->P[i];
 800156c:	ea81 0102 	eor.w	r1, r1, r2
   y = ctx->S[0][a] + ctx->S[1][b];
 8001570:	f3c1 4207 	ubfx	r2, r1, #16, #8
   x >>= 8;
 8001574:	ea4f 6b11 	mov.w	fp, r1, lsr #24
   y = ctx->S[0][a] + ctx->S[1][b];
 8001578:	f502 7289 	add.w	r2, r2, #274	@ 0x112
 800157c:	f10b 0b12 	add.w	fp, fp, #18
 8001580:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8001584:	f854 b02b 	ldr.w	fp, [r4, fp, lsl #2]
 8001588:	445a      	add	r2, fp
   y = y ^ ctx->S[2][c];
 800158a:	f3c1 2b07 	ubfx	fp, r1, #8, #8
 800158e:	f20b 2b12 	addw	fp, fp, #530	@ 0x212
 8001592:	f854 b02b 	ldr.w	fp, [r4, fp, lsl #2]
 8001596:	ea82 020b 	eor.w	r2, r2, fp
   y = y + ctx->S[3][d];
 800159a:	fa5f fb81 	uxtb.w	fp, r1
 800159e:	ea81 0109 	eor.w	r1, r1, r9
 80015a2:	f20b 3b12 	addw	fp, fp, #786	@ 0x312
 80015a6:	f854 b02b 	ldr.w	fp, [r4, fp, lsl #2]
 80015aa:	445a      	add	r2, fp
    Xl = Xl ^ ctx->P[i];
 80015ac:	ea82 0203 	eor.w	r2, r2, r3
   y = ctx->S[0][a] + ctx->S[1][b];
 80015b0:	f3c2 4307 	ubfx	r3, r2, #16, #8
   x >>= 8;
 80015b4:	ea4f 6b12 	mov.w	fp, r2, lsr #24
   y = ctx->S[0][a] + ctx->S[1][b];
 80015b8:	f503 7389 	add.w	r3, r3, #274	@ 0x112
 80015bc:	f10b 0b12 	add.w	fp, fp, #18
 80015c0:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 80015c4:	f854 b02b 	ldr.w	fp, [r4, fp, lsl #2]
 80015c8:	445b      	add	r3, fp
   y = y ^ ctx->S[2][c];
 80015ca:	f3c2 2b07 	ubfx	fp, r2, #8, #8
 80015ce:	f20b 2b12 	addw	fp, fp, #530	@ 0x212
 80015d2:	f854 b02b 	ldr.w	fp, [r4, fp, lsl #2]
 80015d6:	ea83 030b 	eor.w	r3, r3, fp
   y = y + ctx->S[3][d];
 80015da:	fa5f fb82 	uxtb.w	fp, r2
 80015de:	ea82 0208 	eor.w	r2, r2, r8
 80015e2:	f20b 3b12 	addw	fp, fp, #786	@ 0x312
 80015e6:	f854 b02b 	ldr.w	fp, [r4, fp, lsl #2]
 80015ea:	445b      	add	r3, fp
    Xl = Xl ^ ctx->P[i];
 80015ec:	ea83 0301 	eor.w	r3, r3, r1
   y = ctx->S[0][a] + ctx->S[1][b];
 80015f0:	f3c3 4107 	ubfx	r1, r3, #16, #8
   x >>= 8;
 80015f4:	ea4f 6b13 	mov.w	fp, r3, lsr #24
   y = ctx->S[0][a] + ctx->S[1][b];
 80015f8:	f501 7189 	add.w	r1, r1, #274	@ 0x112
 80015fc:	f10b 0b12 	add.w	fp, fp, #18
 8001600:	f854 1021 	ldr.w	r1, [r4, r1, lsl #2]
 8001604:	f854 b02b 	ldr.w	fp, [r4, fp, lsl #2]
 8001608:	4459      	add	r1, fp
   y = y ^ ctx->S[2][c];
 800160a:	f3c3 2b07 	ubfx	fp, r3, #8, #8
 800160e:	f20b 2b12 	addw	fp, fp, #530	@ 0x212
 8001612:	f854 b02b 	ldr.w	fp, [r4, fp, lsl #2]
 8001616:	ea81 010b 	eor.w	r1, r1, fp
   y = y + ctx->S[3][d];
 800161a:	fa5f fb83 	uxtb.w	fp, r3
 800161e:	ea83 0307 	eor.w	r3, r3, r7
 8001622:	f20b 3b12 	addw	fp, fp, #786	@ 0x312
 8001626:	f854 b02b 	ldr.w	fp, [r4, fp, lsl #2]
 800162a:	4459      	add	r1, fp
    Xl = Xl ^ ctx->P[i];
 800162c:	ea81 0102 	eor.w	r1, r1, r2
   y = ctx->S[0][a] + ctx->S[1][b];
 8001630:	f3c1 4207 	ubfx	r2, r1, #16, #8
   x >>= 8;
 8001634:	ea4f 6b11 	mov.w	fp, r1, lsr #24
   y = ctx->S[0][a] + ctx->S[1][b];
 8001638:	f502 7289 	add.w	r2, r2, #274	@ 0x112
 800163c:	f10b 0b12 	add.w	fp, fp, #18
 8001640:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8001644:	f854 b02b 	ldr.w	fp, [r4, fp, lsl #2]
  Xr = Xr ^ ctx->P[N];
 8001648:	9d01      	ldr	r5, [sp, #4]
   y = ctx->S[0][a] + ctx->S[1][b];
 800164a:	445a      	add	r2, fp
   y = y ^ ctx->S[2][c];
 800164c:	f3c1 2b07 	ubfx	fp, r1, #8, #8
 8001650:	f20b 2b12 	addw	fp, fp, #530	@ 0x212
 8001654:	f854 b02b 	ldr.w	fp, [r4, fp, lsl #2]
 8001658:	ea82 020b 	eor.w	r2, r2, fp
   y = y + ctx->S[3][d];
 800165c:	fa5f fb81 	uxtb.w	fp, r1
 8001660:	ea81 0106 	eor.w	r1, r1, r6
 8001664:	f20b 3b12 	addw	fp, fp, #786	@ 0x312
 8001668:	f854 b02b 	ldr.w	fp, [r4, fp, lsl #2]
 800166c:	445a      	add	r2, fp
    Xl = Xl ^ ctx->P[i];
 800166e:	ea82 0203 	eor.w	r2, r2, r3
   y = ctx->S[0][a] + ctx->S[1][b];
 8001672:	f3c2 4307 	ubfx	r3, r2, #16, #8
   x >>= 8;
 8001676:	ea4f 6b12 	mov.w	fp, r2, lsr #24
   y = ctx->S[0][a] + ctx->S[1][b];
 800167a:	f503 7389 	add.w	r3, r3, #274	@ 0x112
 800167e:	f10b 0b12 	add.w	fp, fp, #18
 8001682:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 8001686:	f854 b02b 	ldr.w	fp, [r4, fp, lsl #2]
 800168a:	445b      	add	r3, fp
   y = y ^ ctx->S[2][c];
 800168c:	f3c2 2b07 	ubfx	fp, r2, #8, #8
 8001690:	f20b 2b12 	addw	fp, fp, #530	@ 0x212
 8001694:	f854 b02b 	ldr.w	fp, [r4, fp, lsl #2]
 8001698:	ea83 030b 	eor.w	r3, r3, fp
   y = y + ctx->S[3][d];
 800169c:	fa5f fb82 	uxtb.w	fp, r2
  Xr = Xr ^ ctx->P[N];
 80016a0:	ea82 0205 	eor.w	r2, r2, r5
   y = y + ctx->S[3][d];
 80016a4:	f20b 3b12 	addw	fp, fp, #786	@ 0x312
 80016a8:	f854 b02b 	ldr.w	fp, [r4, fp, lsl #2]
 80016ac:	445b      	add	r3, fp
    Xl = Xl ^ ctx->P[i];
 80016ae:	ea83 0301 	eor.w	r3, r3, r1
   y = ctx->S[0][a] + ctx->S[1][b];
 80016b2:	f3c3 4107 	ubfx	r1, r3, #16, #8
 80016b6:	f501 7189 	add.w	r1, r1, #274	@ 0x112
 80016ba:	f854 b021 	ldr.w	fp, [r4, r1, lsl #2]
   x >>= 8;
 80016be:	ea4f 6113 	mov.w	r1, r3, lsr #24
   y = ctx->S[0][a] + ctx->S[1][b];
 80016c2:	f101 0112 	add.w	r1, r1, #18
 80016c6:	f854 1021 	ldr.w	r1, [r4, r1, lsl #2]
 80016ca:	448b      	add	fp, r1
   y = y ^ ctx->S[2][c];
 80016cc:	f3c3 2107 	ubfx	r1, r3, #8, #8
 80016d0:	f201 2112 	addw	r1, r1, #530	@ 0x212
 80016d4:	f854 1021 	ldr.w	r1, [r4, r1, lsl #2]
 80016d8:	ea8b 0b01 	eor.w	fp, fp, r1
   y = y + ctx->S[3][d];
 80016dc:	b2d9      	uxtb	r1, r3
  Xl = Xl ^ ctx->P[N + 1];
 80016de:	ea8e 0303 	eor.w	r3, lr, r3
   y = y + ctx->S[3][d];
 80016e2:	f201 3112 	addw	r1, r1, #786	@ 0x312
 80016e6:	f854 1021 	ldr.w	r1, [r4, r1, lsl #2]
 80016ea:	448b      	add	fp, r1
  Xr = Xr ^ ctx->P[N];
 80016ec:	ea8b 0202 	eor.w	r2, fp, r2
      Blowfish_Encrypt(ctx, &datal, &datar);
      ctx->S[i][j] = datal;
      ctx->S[i][j + 1] = datar;
 80016f0:	e9c0 3210 	strd	r3, r2, [r0, #64]	@ 0x40
    for (j = 0; j < 256; j += 2) {
 80016f4:	f47f adeb 	bne.w	80012ce <Blowfish_Init+0x4b2>
  for (i = 0; i < 4; ++i) {
 80016f8:	f8dd b034 	ldr.w	fp, [sp, #52]	@ 0x34
 80016fc:	f50c 6c80 	add.w	ip, ip, #1024	@ 0x400
 8001700:	4619      	mov	r1, r3
 8001702:	45e3      	cmp	fp, ip
 8001704:	f47f addd 	bne.w	80012c2 <Blowfish_Init+0x4a6>
    }
  }
}
 8001708:	b00f      	add	sp, #60	@ 0x3c
 800170a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800170e:	bf00      	nop

08001710 <__io_putchar>:
#else
  #define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif

PUTCHAR_PROTOTYPE
{
 8001710:	b500      	push	{lr}
 8001712:	b083      	sub	sp, #12
  HAL_UART_Transmit(&huart3, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 8001714:	f04f 33ff 	mov.w	r3, #4294967295
 8001718:	2201      	movs	r2, #1
{
 800171a:	9001      	str	r0, [sp, #4]
  HAL_UART_Transmit(&huart3, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 800171c:	a901      	add	r1, sp, #4
 800171e:	4803      	ldr	r0, [pc, #12]	@ (800172c <__io_putchar+0x1c>)
 8001720:	f001 fe3e 	bl	80033a0 <HAL_UART_Transmit>
  return ch;
}
 8001724:	9801      	ldr	r0, [sp, #4]
 8001726:	b003      	add	sp, #12
 8001728:	f85d fb04 	ldr.w	pc, [sp], #4
 800172c:	20001260 	.word	0x20001260

08001730 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001730:	b530      	push	{r4, r5, lr}
 8001732:	b097      	sub	sp, #92	@ 0x5c
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001734:	2234      	movs	r2, #52	@ 0x34
 8001736:	2100      	movs	r1, #0
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001738:	2402      	movs	r4, #2
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800173a:	a808      	add	r0, sp, #32
 800173c:	f003 f8eb 	bl	8004916 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001740:	2300      	movs	r3, #0
 8001742:	e9cd 3303 	strd	r3, r3, [sp, #12]
 8001746:	e9cd 3305 	strd	r3, r3, [sp, #20]
 800174a:	9307      	str	r3, [sp, #28]
  HAL_PWR_EnableBkUpAccess();
 800174c:	f000 ff00 	bl	8002550 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_PWR_CLK_ENABLE();
 8001750:	4a22      	ldr	r2, [pc, #136]	@ (80017dc <SystemClock_Config+0xac>)
  RCC_OscInitStruct.PLL.PLLM = 4;
  RCC_OscInitStruct.PLL.PLLN = 216;
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
  RCC_OscInitStruct.PLL.PLLQ = 9;
  RCC_OscInitStruct.PLL.PLLR = 2;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001752:	a808      	add	r0, sp, #32
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001754:	4b22      	ldr	r3, [pc, #136]	@ (80017e0 <SystemClock_Config+0xb0>)
  __HAL_RCC_PWR_CLK_ENABLE();
 8001756:	6c11      	ldr	r1, [r2, #64]	@ 0x40
 8001758:	f041 5180 	orr.w	r1, r1, #268435456	@ 0x10000000
 800175c:	6411      	str	r1, [r2, #64]	@ 0x40
 800175e:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8001760:	f002 5280 	and.w	r2, r2, #268435456	@ 0x10000000
 8001764:	9201      	str	r2, [sp, #4]
 8001766:	9a01      	ldr	r2, [sp, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001768:	681a      	ldr	r2, [r3, #0]
 800176a:	f442 4240 	orr.w	r2, r2, #49152	@ 0xc000
 800176e:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001770:	2201      	movs	r2, #1
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001772:	681b      	ldr	r3, [r3, #0]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001774:	940e      	str	r4, [sp, #56]	@ 0x38
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001776:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
  RCC_OscInitStruct.PLL.PLLR = 2;
 800177a:	9414      	str	r4, [sp, #80]	@ 0x50
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800177c:	9302      	str	r3, [sp, #8]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800177e:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001782:	9902      	ldr	r1, [sp, #8]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001784:	e9cd 2308 	strd	r2, r3, [sp, #32]
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001788:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 800178c:	2304      	movs	r3, #4
 800178e:	e9cd 230f 	strd	r2, r3, [sp, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 216;
 8001792:	23d8      	movs	r3, #216	@ 0xd8
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001794:	2202      	movs	r2, #2
  RCC_OscInitStruct.PLL.PLLN = 216;
 8001796:	9311      	str	r3, [sp, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001798:	2309      	movs	r3, #9
 800179a:	e9cd 2312 	strd	r2, r3, [sp, #72]	@ 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800179e:	f000 ff19 	bl	80025d4 <HAL_RCC_OscConfig>
 80017a2:	b108      	cbz	r0, 80017a8 <SystemClock_Config+0x78>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80017a4:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80017a6:	e7fe      	b.n	80017a6 <SystemClock_Config+0x76>
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80017a8:	f000 feda 	bl	8002560 <HAL_PWREx_EnableOverDrive>
 80017ac:	4603      	mov	r3, r0
 80017ae:	b108      	cbz	r0, 80017b4 <SystemClock_Config+0x84>
 80017b0:	b672      	cpsid	i
  while (1)
 80017b2:	e7fe      	b.n	80017b2 <SystemClock_Config+0x82>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80017b4:	220f      	movs	r2, #15
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80017b6:	f44f 55a0 	mov.w	r5, #5120	@ 0x1400
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 80017ba:	a803      	add	r0, sp, #12
 80017bc:	2107      	movs	r1, #7
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80017be:	e9cd 2403 	strd	r2, r4, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80017c2:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80017c6:	e9cd 3505 	strd	r3, r5, [sp, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80017ca:	9207      	str	r2, [sp, #28]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 80017cc:	f001 f8f8 	bl	80029c0 <HAL_RCC_ClockConfig>
 80017d0:	b108      	cbz	r0, 80017d6 <SystemClock_Config+0xa6>
 80017d2:	b672      	cpsid	i
  while (1)
 80017d4:	e7fe      	b.n	80017d4 <SystemClock_Config+0xa4>
}
 80017d6:	b017      	add	sp, #92	@ 0x5c
 80017d8:	bd30      	pop	{r4, r5, pc}
 80017da:	bf00      	nop
 80017dc:	40023800 	.word	0x40023800
 80017e0:	40007000 	.word	0x40007000

080017e4 <main>:
{
 80017e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80017e8:	b09b      	sub	sp, #108	@ 0x6c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017ea:	2400      	movs	r4, #0
  HAL_Init();
 80017ec:	f000 fb32 	bl	8001e54 <HAL_Init>
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017f0:	2501      	movs	r5, #1
  SystemClock_Config();
 80017f2:	f7ff ff9d 	bl	8001730 <SystemClock_Config>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80017f6:	4bb5      	ldr	r3, [pc, #724]	@ (8001acc <main+0x2e8>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017f8:	940e      	str	r4, [sp, #56]	@ 0x38
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 80017fa:	f244 0181 	movw	r1, #16513	@ 0x4081
 80017fe:	48b4      	ldr	r0, [pc, #720]	@ (8001ad0 <main+0x2ec>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001800:	e9cd 440a 	strd	r4, r4, [sp, #40]	@ 0x28
 8001804:	e9cd 440c 	strd	r4, r4, [sp, #48]	@ 0x30
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001808:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800180a:	f042 0204 	orr.w	r2, r2, #4
 800180e:	631a      	str	r2, [r3, #48]	@ 0x30
 8001810:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001812:	f002 0204 	and.w	r2, r2, #4
 8001816:	9202      	str	r2, [sp, #8]
 8001818:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800181a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800181c:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8001820:	631a      	str	r2, [r3, #48]	@ 0x30
 8001822:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001824:	f002 0280 	and.w	r2, r2, #128	@ 0x80
 8001828:	9203      	str	r2, [sp, #12]
 800182a:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800182c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800182e:	f042 0202 	orr.w	r2, r2, #2
 8001832:	631a      	str	r2, [r3, #48]	@ 0x30
 8001834:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001836:	f002 0202 	and.w	r2, r2, #2
 800183a:	9204      	str	r2, [sp, #16]
 800183c:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800183e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001840:	f042 0208 	orr.w	r2, r2, #8
 8001844:	631a      	str	r2, [r3, #48]	@ 0x30
 8001846:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001848:	f002 0208 	and.w	r2, r2, #8
 800184c:	9205      	str	r2, [sp, #20]
 800184e:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001850:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001852:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001856:	631a      	str	r2, [r3, #48]	@ 0x30
 8001858:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800185a:	f002 0240 	and.w	r2, r2, #64	@ 0x40
 800185e:	9206      	str	r2, [sp, #24]
 8001860:	9a06      	ldr	r2, [sp, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001862:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001864:	f042 0201 	orr.w	r2, r2, #1
 8001868:	631a      	str	r2, [r3, #48]	@ 0x30
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 800186a:	4622      	mov	r2, r4
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800186c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800186e:	f003 0301 	and.w	r3, r3, #1
 8001872:	9307      	str	r3, [sp, #28]
 8001874:	9b07      	ldr	r3, [sp, #28]
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8001876:	f000 fe67 	bl	8002548 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 800187a:	4622      	mov	r2, r4
 800187c:	2140      	movs	r1, #64	@ 0x40
 800187e:	4895      	ldr	r0, [pc, #596]	@ (8001ad4 <main+0x2f0>)
 8001880:	f000 fe62 	bl	8002548 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8001884:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001888:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 800188c:	a90a      	add	r1, sp, #40	@ 0x28
 800188e:	4892      	ldr	r0, [pc, #584]	@ (8001ad8 <main+0x2f4>)
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8001890:	920a      	str	r2, [sp, #40]	@ 0x28
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001892:	e9cd 340b 	strd	r3, r4, [sp, #44]	@ 0x2c
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8001896:	f000 fc53 	bl	8002140 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 800189a:	f244 0381 	movw	r3, #16513	@ 0x4081
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800189e:	a90a      	add	r1, sp, #40	@ 0x28
 80018a0:	488b      	ldr	r0, [pc, #556]	@ (8001ad0 <main+0x2ec>)
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 80018a2:	930a      	str	r3, [sp, #40]	@ 0x28
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018a4:	940d      	str	r4, [sp, #52]	@ 0x34
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018a6:	e9cd 540b 	strd	r5, r4, [sp, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018aa:	f000 fc49 	bl	8002140 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 80018ae:	2340      	movs	r3, #64	@ 0x40
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80018b0:	a90a      	add	r1, sp, #40	@ 0x28
 80018b2:	4888      	ldr	r0, [pc, #544]	@ (8001ad4 <main+0x2f0>)
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 80018b4:	e9cd 350a 	strd	r3, r5, [sp, #40]	@ 0x28
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018b8:	e9cd 440c 	strd	r4, r4, [sp, #48]	@ 0x30
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80018bc:	f000 fc40 	bl	8002140 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 80018c0:	2380      	movs	r3, #128	@ 0x80
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80018c2:	4884      	ldr	r0, [pc, #528]	@ (8001ad4 <main+0x2f0>)
 80018c4:	a90a      	add	r1, sp, #40	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018c6:	940c      	str	r4, [sp, #48]	@ 0x30
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 80018c8:	e9cd 340a 	strd	r3, r4, [sp, #40]	@ 0x28
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80018cc:	f000 fc38 	bl	8002140 <HAL_GPIO_Init>
  huart3.Instance = USART3;
 80018d0:	4882      	ldr	r0, [pc, #520]	@ (8001adc <main+0x2f8>)
 80018d2:	4b83      	ldr	r3, [pc, #524]	@ (8001ae0 <main+0x2fc>)
  huart3.Init.Parity = UART_PARITY_NONE;
 80018d4:	6104      	str	r4, [r0, #16]
  huart3.Instance = USART3;
 80018d6:	6003      	str	r3, [r0, #0]
  huart3.Init.BaudRate = 115200;
 80018d8:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80018dc:	6184      	str	r4, [r0, #24]
  huart3.Init.BaudRate = 115200;
 80018de:	6043      	str	r3, [r0, #4]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80018e0:	230c      	movs	r3, #12
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80018e2:	6244      	str	r4, [r0, #36]	@ 0x24
  huart3.Init.Mode = UART_MODE_TX_RX;
 80018e4:	6143      	str	r3, [r0, #20]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80018e6:	e9c0 4402 	strd	r4, r4, [r0, #8]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80018ea:	e9c0 4407 	strd	r4, r4, [r0, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80018ee:	f002 fa5d 	bl	8003dac <HAL_UART_Init>
 80018f2:	b108      	cbz	r0, 80018f8 <main+0x114>
 80018f4:	b672      	cpsid	i
  while (1)
 80018f6:	e7fe      	b.n	80018f6 <main+0x112>
  hcrc.Instance = CRC;
 80018f8:	4603      	mov	r3, r0
 80018fa:	4a7a      	ldr	r2, [pc, #488]	@ (8001ae4 <main+0x300>)
 80018fc:	487a      	ldr	r0, [pc, #488]	@ (8001ae8 <main+0x304>)
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 80018fe:	8083      	strh	r3, [r0, #4]
  hcrc.Instance = CRC;
 8001900:	6002      	str	r2, [r0, #0]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 8001902:	6205      	str	r5, [r0, #32]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 8001904:	e9c0 3305 	strd	r3, r3, [r0, #20]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8001908:	f000 fb46 	bl	8001f98 <HAL_CRC_Init>
 800190c:	b108      	cbz	r0, 8001912 <main+0x12e>
 800190e:	b672      	cpsid	i
  while (1)
 8001910:	e7fe      	b.n	8001910 <main+0x12c>
  hrng.Instance = RNG;
 8001912:	4b76      	ldr	r3, [pc, #472]	@ (8001aec <main+0x308>)
 8001914:	4876      	ldr	r0, [pc, #472]	@ (8001af0 <main+0x30c>)
 8001916:	6003      	str	r3, [r0, #0]
  if (HAL_RNG_Init(&hrng) != HAL_OK)
 8001918:	f001 fc34 	bl	8003184 <HAL_RNG_Init>
 800191c:	4603      	mov	r3, r0
 800191e:	b980      	cbnz	r0, 8001942 <main+0x15e>
  htim11.Instance = TIM11;
 8001920:	4c74      	ldr	r4, [pc, #464]	@ (8001af4 <main+0x310>)
  htim11.Init.Prescaler = 95;
 8001922:	225f      	movs	r2, #95	@ 0x5f
  htim11.Instance = TIM11;
 8001924:	4974      	ldr	r1, [pc, #464]	@ (8001af8 <main+0x314>)
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8001926:	4620      	mov	r0, r4
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001928:	61a3      	str	r3, [r4, #24]
  htim11.Init.Prescaler = 95;
 800192a:	e884 000e 	stmia.w	r4, {r1, r2, r3}
  htim11.Init.Period = 65535;
 800192e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001932:	e9c4 2303 	strd	r2, r3, [r4, #12]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8001936:	f001 fc41 	bl	80031bc <HAL_TIM_Base_Init>
 800193a:	4605      	mov	r5, r0
 800193c:	b118      	cbz	r0, 8001946 <main+0x162>
 800193e:	b672      	cpsid	i
  while (1)
 8001940:	e7fe      	b.n	8001940 <main+0x15c>
 8001942:	b672      	cpsid	i
 8001944:	e7fe      	b.n	8001944 <main+0x160>
  HAL_TIM_Base_Start(&htim11);
 8001946:	4620      	mov	r0, r4
    Blowfish_Encrypt(&bf_ctx, &bf_plain[0], &bf_plain[1]);
 8001948:	4c6c      	ldr	r4, [pc, #432]	@ (8001afc <main+0x318>)
  HAL_TIM_Base_Start(&htim11);
 800194a:	f001 fcdb 	bl	8003304 <HAL_TIM_Base_Start>
    memcpy(&bf_ctx, &(BLOWFISH_CTX){0}, sizeof(bf_ctx));
 800194e:	4629      	mov	r1, r5
 8001950:	f241 0248 	movw	r2, #4168	@ 0x1048
 8001954:	486a      	ldr	r0, [pc, #424]	@ (8001b00 <main+0x31c>)
 8001956:	f002 ffde 	bl	8004916 <memset>
    Blowfish_Init(&bf_ctx, (uint8_t*)bf_key, sizeof(bf_key));
 800195a:	2210      	movs	r2, #16
 800195c:	4969      	ldr	r1, [pc, #420]	@ (8001b04 <main+0x320>)
         Blowfish_Encrypt(&bf_ctx, &bf_plain[0], &bf_plain[1]);
 800195e:	1d26      	adds	r6, r4, #4
    Blowfish_Init(&bf_ctx, (uint8_t*)bf_key, sizeof(bf_key));
 8001960:	4867      	ldr	r0, [pc, #412]	@ (8001b00 <main+0x31c>)
 8001962:	f7ff fa5b 	bl	8000e1c <Blowfish_Init>
    Blowfish_Encrypt(&bf_ctx, &bf_plain[0], &bf_plain[1]);
 8001966:	4866      	ldr	r0, [pc, #408]	@ (8001b00 <main+0x31c>)
 8001968:	1d22      	adds	r2, r4, #4
 800196a:	4621      	mov	r1, r4
 800196c:	f7fe fe56 	bl	800061c <Blowfish_Encrypt>
    memcpy(bf_cipher, bf_plain, sizeof(bf_cipher));
 8001970:	f8df 91ac 	ldr.w	r9, [pc, #428]	@ 8001b20 <main+0x33c>
         Blowfish_Encrypt(&bf_ctx, &bf_plain[0], &bf_plain[1]);
 8001974:	4d62      	ldr	r5, [pc, #392]	@ (8001b00 <main+0x31c>)
             memcpy(bf_plain, (uint32_t[]){0x12300325, 0x89646238}, sizeof(bf_plain));
 8001976:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8001b24 <main+0x340>
 800197a:	4f63      	ldr	r7, [pc, #396]	@ (8001b08 <main+0x324>)
    memcpy(bf_cipher, bf_plain, sizeof(bf_cipher));
 800197c:	e894 0003 	ldmia.w	r4, {r0, r1}
    printf("BF test CT: {%08lx %08lx}\r\n",
 8001980:	4602      	mov	r2, r0
    memcpy(bf_cipher, bf_plain, sizeof(bf_cipher));
 8001982:	e889 0003 	stmia.w	r9, {r0, r1}
    printf("BF test CT: {%08lx %08lx}\r\n",
 8001986:	4861      	ldr	r0, [pc, #388]	@ (8001b0c <main+0x328>)
 8001988:	f002 ff3a 	bl	8004800 <iprintf>
    Blowfish_Decrypt(&bf_ctx, &bf_cipher[0], &bf_cipher[1]);
 800198c:	f109 0204 	add.w	r2, r9, #4
 8001990:	4649      	mov	r1, r9
 8001992:	485b      	ldr	r0, [pc, #364]	@ (8001b00 <main+0x31c>)
 8001994:	f7ff f842 	bl	8000a1c <Blowfish_Decrypt>
    memcpy(bf_dec, bf_cipher, sizeof(bf_dec));
 8001998:	4b5d      	ldr	r3, [pc, #372]	@ (8001b10 <main+0x32c>)
 800199a:	e899 0003 	ldmia.w	r9, {r0, r1}
    printf("BF test PT: {%08lx %08lx}\r\n",
 800199e:	4602      	mov	r2, r0
    memcpy(bf_dec, bf_cipher, sizeof(bf_dec));
 80019a0:	e883 0003 	stmia.w	r3, {r0, r1}
    printf("BF test PT: {%08lx %08lx}\r\n",
 80019a4:	485b      	ldr	r0, [pc, #364]	@ (8001b14 <main+0x330>)
 80019a6:	f002 ff2b 	bl	8004800 <iprintf>
    HAL_Delay(1000);
 80019aa:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80019ae:	f000 fa6f 	bl	8001e90 <HAL_Delay>
         Blowfish_Encrypt(&bf_ctx, &bf_plain[0], &bf_plain[1]);
 80019b2:	4632      	mov	r2, r6
 80019b4:	4951      	ldr	r1, [pc, #324]	@ (8001afc <main+0x318>)
 80019b6:	4628      	mov	r0, r5
  * @rmtoll STK_CTRL     COUNTFLAG     LL_SYSTICK_IsActiveCounterFlag
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SYSTICK_IsActiveCounterFlag(void)
{
  return ((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) == (SysTick_CTRL_COUNTFLAG_Msk));
 80019b8:	f04f 2ae0 	mov.w	sl, #3758153728	@ 0xe000e000
 80019bc:	f7fe fe2e 	bl	800061c <Blowfish_Encrypt>
         memcpy(bf_cipher, bf_plain, sizeof(bf_cipher));
 80019c0:	e894 0003 	ldmia.w	r4, {r0, r1}
         printf("BF test CT: {%08lx %08lx}\r\n",
 80019c4:	4602      	mov	r2, r0
         memcpy(bf_cipher, bf_plain, sizeof(bf_cipher));
 80019c6:	e889 0003 	stmia.w	r9, {r0, r1}
         printf("BF test CT: {%08lx %08lx}\r\n",
 80019ca:	4850      	ldr	r0, [pc, #320]	@ (8001b0c <main+0x328>)
 80019cc:	f002 ff18 	bl	8004800 <iprintf>
         Blowfish_Decrypt(&bf_ctx, &bf_cipher[0], &bf_cipher[1]);
 80019d0:	4a51      	ldr	r2, [pc, #324]	@ (8001b18 <main+0x334>)
 80019d2:	4628      	mov	r0, r5
 80019d4:	1f11      	subs	r1, r2, #4
 80019d6:	f7ff f821 	bl	8000a1c <Blowfish_Decrypt>
         memcpy(bf_dec, bf_cipher, sizeof(bf_dec));
 80019da:	4b4d      	ldr	r3, [pc, #308]	@ (8001b10 <main+0x32c>)
 80019dc:	e899 0003 	ldmia.w	r9, {r0, r1}
         printf("BF test PT: {%08lx %08lx}\r\n",
 80019e0:	4602      	mov	r2, r0
         memcpy(bf_dec, bf_cipher, sizeof(bf_dec));
 80019e2:	e883 0003 	stmia.w	r3, {r0, r1}
         printf("BF test PT: {%08lx %08lx}\r\n",
 80019e6:	484b      	ldr	r0, [pc, #300]	@ (8001b14 <main+0x330>)
 80019e8:	f002 ff0a 	bl	8004800 <iprintf>
         HAL_Delay(500);
 80019ec:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80019f0:	f000 fa4e 	bl	8001e90 <HAL_Delay>
 80019f4:	f8da 3010 	ldr.w	r3, [sl, #16]
    uint32_t m = HAL_GetTick();
 80019f8:	f000 fa44 	bl	8001e84 <HAL_GetTick>
    const uint32_t tms = SysTick->LOAD + 1;
 80019fc:	f8da 3014 	ldr.w	r3, [sl, #20]
 8001a00:	f103 0b01 	add.w	fp, r3, #1
    __IO uint32_t u = tms - SysTick->VAL;
 8001a04:	f8da 3018 	ldr.w	r3, [sl, #24]
 8001a08:	ebab 0303 	sub.w	r3, fp, r3
 8001a0c:	9308      	str	r3, [sp, #32]
 8001a0e:	f8da 3010 	ldr.w	r3, [sl, #16]
    if (LL_SYSTICK_IsActiveCounterFlag())
 8001a12:	03da      	lsls	r2, r3, #15
 8001a14:	d448      	bmi.n	8001aa8 <main+0x2c4>
    return (m * 1000 + (u * 1000) / tms);
 8001a16:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001a1a:	fb02 f300 	mul.w	r3, r2, r0
 8001a1e:	9300      	str	r3, [sp, #0]
 8001a20:	9b08      	ldr	r3, [sp, #32]
 8001a22:	fb02 fa03 	mul.w	sl, r2, r3
 8001a26:	fbba fafb 	udiv	sl, sl, fp
 8001a2a:	f04f 0b64 	mov.w	fp, #100	@ 0x64
             Blowfish_Encrypt(&bf_ctx, &bf_plain[0], &bf_plain[1]);
 8001a2e:	4632      	mov	r2, r6
 8001a30:	4932      	ldr	r1, [pc, #200]	@ (8001afc <main+0x318>)
 8001a32:	4628      	mov	r0, r5
             memcpy(bf_plain, (uint32_t[]){0x12300325, 0x89646238}, sizeof(bf_plain));
 8001a34:	e9c4 8700 	strd	r8, r7, [r4]
             Blowfish_Encrypt(&bf_ctx, &bf_plain[0], &bf_plain[1]);
 8001a38:	f7fe fdf0 	bl	800061c <Blowfish_Encrypt>
             Blowfish_Decrypt(&bf_ctx, &bf_plain[0], &bf_plain[1]);
 8001a3c:	4632      	mov	r2, r6
 8001a3e:	492f      	ldr	r1, [pc, #188]	@ (8001afc <main+0x318>)
 8001a40:	4628      	mov	r0, r5
 8001a42:	f7fe ffeb 	bl	8000a1c <Blowfish_Decrypt>
         for (int i = 0; i < 100; i++) {
 8001a46:	f1bb 0b01 	subs.w	fp, fp, #1
 8001a4a:	d1f0      	bne.n	8001a2e <main+0x24a>
 8001a4c:	f04f 2be0 	mov.w	fp, #3758153728	@ 0xe000e000
 8001a50:	f8db 3010 	ldr.w	r3, [fp, #16]
    uint32_t m = HAL_GetTick();
 8001a54:	f000 fa16 	bl	8001e84 <HAL_GetTick>
    const uint32_t tms = SysTick->LOAD + 1;
 8001a58:	f8db 2014 	ldr.w	r2, [fp, #20]
    __IO uint32_t u = tms - SysTick->VAL;
 8001a5c:	f8db 3018 	ldr.w	r3, [fp, #24]
    const uint32_t tms = SysTick->LOAD + 1;
 8001a60:	3201      	adds	r2, #1
    __IO uint32_t u = tms - SysTick->VAL;
 8001a62:	1ad3      	subs	r3, r2, r3
 8001a64:	9309      	str	r3, [sp, #36]	@ 0x24
 8001a66:	f8db 3010 	ldr.w	r3, [fp, #16]
    if (LL_SYSTICK_IsActiveCounterFlag())
 8001a6a:	03db      	lsls	r3, r3, #15
 8001a6c:	d424      	bmi.n	8001ab8 <main+0x2d4>
    return (m * 1000 + (u * 1000) / tms);
 8001a6e:	f44f 7b7a 	mov.w	fp, #1000	@ 0x3e8
 8001a72:	9b09      	ldr	r3, [sp, #36]	@ 0x24
         int len = snprintf(uart_buf, sizeof(uart_buf),
 8001a74:	2140      	movs	r1, #64	@ 0x40
    return (m * 1000 + (u * 1000) / tms);
 8001a76:	fb0b f303 	mul.w	r3, fp, r3
 8001a7a:	fbb3 f3f2 	udiv	r3, r3, r2
         uint32_t elapsed = end_time - start_time;
 8001a7e:	9a00      	ldr	r2, [sp, #0]
 8001a80:	eba3 030a 	sub.w	r3, r3, sl
 8001a84:	1a9b      	subs	r3, r3, r2
         int len = snprintf(uart_buf, sizeof(uart_buf),
 8001a86:	4a25      	ldr	r2, [pc, #148]	@ (8001b1c <main+0x338>)
 8001a88:	fb0b 3300 	mla	r3, fp, r0, r3
 8001a8c:	a80a      	add	r0, sp, #40	@ 0x28
 8001a8e:	f002 fec9 	bl	8004824 <sniprintf>
         HAL_UART_Transmit(&huart3, (uint8_t*)uart_buf, len, HAL_MAX_DELAY);
 8001a92:	f04f 33ff 	mov.w	r3, #4294967295
 8001a96:	b282      	uxth	r2, r0
 8001a98:	a90a      	add	r1, sp, #40	@ 0x28
 8001a9a:	4810      	ldr	r0, [pc, #64]	@ (8001adc <main+0x2f8>)
 8001a9c:	f001 fc80 	bl	80033a0 <HAL_UART_Transmit>
         HAL_Delay(1000); // One-second wait
 8001aa0:	4658      	mov	r0, fp
 8001aa2:	f000 f9f5 	bl	8001e90 <HAL_Delay>
       {
 8001aa6:	e784      	b.n	80019b2 <main+0x1ce>
        m = HAL_GetTick();
 8001aa8:	f000 f9ec 	bl	8001e84 <HAL_GetTick>
        u = tms - SysTick->VAL;
 8001aac:	f8da 3018 	ldr.w	r3, [sl, #24]
 8001ab0:	ebab 0303 	sub.w	r3, fp, r3
 8001ab4:	9308      	str	r3, [sp, #32]
 8001ab6:	e7ae      	b.n	8001a16 <main+0x232>
 8001ab8:	9201      	str	r2, [sp, #4]
        m = HAL_GetTick();
 8001aba:	f000 f9e3 	bl	8001e84 <HAL_GetTick>
        u = tms - SysTick->VAL;
 8001abe:	f8db 3018 	ldr.w	r3, [fp, #24]
 8001ac2:	9a01      	ldr	r2, [sp, #4]
 8001ac4:	1ad3      	subs	r3, r2, r3
 8001ac6:	9309      	str	r3, [sp, #36]	@ 0x24
 8001ac8:	e7d1      	b.n	8001a6e <main+0x28a>
 8001aca:	bf00      	nop
 8001acc:	40023800 	.word	0x40023800
 8001ad0:	40020400 	.word	0x40020400
 8001ad4:	40021800 	.word	0x40021800
 8001ad8:	40020800 	.word	0x40020800
 8001adc:	20001260 	.word	0x20001260
 8001ae0:	40004800 	.word	0x40004800
 8001ae4:	40023000 	.word	0x40023000
 8001ae8:	20001344 	.word	0x20001344
 8001aec:	50060800 	.word	0x50060800
 8001af0:	20001334 	.word	0x20001334
 8001af4:	200012e8 	.word	0x200012e8
 8001af8:	40014800 	.word	0x40014800
 8001afc:	20000010 	.word	0x20000010
 8001b00:	20000208 	.word	0x20000208
 8001b04:	20000000 	.word	0x20000000
 8001b08:	89646238 	.word	0x89646238
 8001b0c:	08007a38 	.word	0x08007a38
 8001b10:	20001250 	.word	0x20001250
 8001b14:	08007a54 	.word	0x08007a54
 8001b18:	2000125c 	.word	0x2000125c
 8001b1c:	08007a70 	.word	0x08007a70
 8001b20:	20001258 	.word	0x20001258
 8001b24:	12300325 	.word	0x12300325

08001b28 <Error_Handler>:
 8001b28:	b672      	cpsid	i
  while (1)
 8001b2a:	e7fe      	b.n	8001b2a <Error_Handler+0x2>

08001b2c <HAL_MspInit>:

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001b2c:	4b0a      	ldr	r3, [pc, #40]	@ (8001b58 <HAL_MspInit+0x2c>)
{
 8001b2e:	b082      	sub	sp, #8
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b30:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001b32:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8001b36:	641a      	str	r2, [r3, #64]	@ 0x40
 8001b38:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001b3a:	f002 5280 	and.w	r2, r2, #268435456	@ 0x10000000
 8001b3e:	9200      	str	r2, [sp, #0]
 8001b40:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b42:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001b44:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8001b48:	645a      	str	r2, [r3, #68]	@ 0x44
 8001b4a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b4c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001b50:	9301      	str	r3, [sp, #4]
 8001b52:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b54:	b002      	add	sp, #8
 8001b56:	4770      	bx	lr
 8001b58:	40023800 	.word	0x40023800

08001b5c <HAL_CRC_MspInit>:
  * @param hcrc: CRC handle pointer
  * @retval None
  */
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
  if(hcrc->Instance==CRC)
 8001b5c:	4b09      	ldr	r3, [pc, #36]	@ (8001b84 <HAL_CRC_MspInit+0x28>)
 8001b5e:	6802      	ldr	r2, [r0, #0]
 8001b60:	429a      	cmp	r2, r3
 8001b62:	d000      	beq.n	8001b66 <HAL_CRC_MspInit+0xa>
 8001b64:	4770      	bx	lr
  {
    /* USER CODE BEGIN CRC_MspInit 0 */

    /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8001b66:	f8d3 2830 	ldr.w	r2, [r3, #2096]	@ 0x830
{
 8001b6a:	b082      	sub	sp, #8
    __HAL_RCC_CRC_CLK_ENABLE();
 8001b6c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001b70:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8001b74:	631a      	str	r2, [r3, #48]	@ 0x30
 8001b76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b78:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001b7c:	9301      	str	r3, [sp, #4]
 8001b7e:	9b01      	ldr	r3, [sp, #4]

    /* USER CODE END CRC_MspInit 1 */

  }

}
 8001b80:	b002      	add	sp, #8
 8001b82:	4770      	bx	lr
 8001b84:	40023000 	.word	0x40023000

08001b88 <HAL_RNG_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrng: RNG handle pointer
  * @retval None
  */
void HAL_RNG_MspInit(RNG_HandleTypeDef* hrng)
{
 8001b88:	b510      	push	{r4, lr}
 8001b8a:	b0a6      	sub	sp, #152	@ 0x98
 8001b8c:	4604      	mov	r4, r0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001b8e:	2290      	movs	r2, #144	@ 0x90
 8001b90:	2100      	movs	r1, #0
 8001b92:	a802      	add	r0, sp, #8
 8001b94:	f002 febf 	bl	8004916 <memset>
  if(hrng->Instance==RNG)
 8001b98:	4b0d      	ldr	r3, [pc, #52]	@ (8001bd0 <HAL_RNG_MspInit+0x48>)
 8001b9a:	6822      	ldr	r2, [r4, #0]
 8001b9c:	429a      	cmp	r2, r3
 8001b9e:	d001      	beq.n	8001ba4 <HAL_RNG_MspInit+0x1c>

    /* USER CODE END RNG_MspInit 1 */

  }

}
 8001ba0:	b026      	add	sp, #152	@ 0x98
 8001ba2:	bd10      	pop	{r4, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 8001ba4:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001ba8:	a802      	add	r0, sp, #8
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 8001baa:	9302      	str	r3, [sp, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001bac:	f001 f830 	bl	8002c10 <HAL_RCCEx_PeriphCLKConfig>
 8001bb0:	b958      	cbnz	r0, 8001bca <HAL_RNG_MspInit+0x42>
    __HAL_RCC_RNG_CLK_ENABLE();
 8001bb2:	4b08      	ldr	r3, [pc, #32]	@ (8001bd4 <HAL_RNG_MspInit+0x4c>)
 8001bb4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001bb6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001bba:	635a      	str	r2, [r3, #52]	@ 0x34
 8001bbc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001bbe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001bc2:	9301      	str	r3, [sp, #4]
 8001bc4:	9b01      	ldr	r3, [sp, #4]
}
 8001bc6:	b026      	add	sp, #152	@ 0x98
 8001bc8:	bd10      	pop	{r4, pc}
      Error_Handler();
 8001bca:	f7ff ffad 	bl	8001b28 <Error_Handler>
 8001bce:	e7f0      	b.n	8001bb2 <HAL_RNG_MspInit+0x2a>
 8001bd0:	50060800 	.word	0x50060800
 8001bd4:	40023800 	.word	0x40023800

08001bd8 <HAL_TIM_Base_MspInit>:
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
  if(htim_base->Instance==TIM11)
 8001bd8:	4b09      	ldr	r3, [pc, #36]	@ (8001c00 <HAL_TIM_Base_MspInit+0x28>)
 8001bda:	6802      	ldr	r2, [r0, #0]
 8001bdc:	429a      	cmp	r2, r3
 8001bde:	d000      	beq.n	8001be2 <HAL_TIM_Base_MspInit+0xa>
 8001be0:	4770      	bx	lr
  {
    /* USER CODE BEGIN TIM11_MspInit 0 */

    /* USER CODE END TIM11_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM11_CLK_ENABLE();
 8001be2:	f503 4370 	add.w	r3, r3, #61440	@ 0xf000
{
 8001be6:	b082      	sub	sp, #8
    __HAL_RCC_TIM11_CLK_ENABLE();
 8001be8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001bea:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8001bee:	645a      	str	r2, [r3, #68]	@ 0x44
 8001bf0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bf2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001bf6:	9301      	str	r3, [sp, #4]
 8001bf8:	9b01      	ldr	r3, [sp, #4]

    /* USER CODE END TIM11_MspInit 1 */

  }

}
 8001bfa:	b002      	add	sp, #8
 8001bfc:	4770      	bx	lr
 8001bfe:	bf00      	nop
 8001c00:	40014800 	.word	0x40014800
 8001c04:	00000000 	.word	0x00000000

08001c08 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001c08:	b510      	push	{r4, lr}
 8001c0a:	b0ac      	sub	sp, #176	@ 0xb0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c0c:	2100      	movs	r1, #0
{
 8001c0e:	4604      	mov	r4, r0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001c10:	2290      	movs	r2, #144	@ 0x90
 8001c12:	a808      	add	r0, sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c14:	9106      	str	r1, [sp, #24]
 8001c16:	e9cd 1102 	strd	r1, r1, [sp, #8]
 8001c1a:	e9cd 1104 	strd	r1, r1, [sp, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001c1e:	f002 fe7a 	bl	8004916 <memset>
  if(huart->Instance==USART3)
 8001c22:	4b21      	ldr	r3, [pc, #132]	@ (8001ca8 <HAL_UART_MspInit+0xa0>)
 8001c24:	6822      	ldr	r2, [r4, #0]
 8001c26:	429a      	cmp	r2, r3
 8001c28:	d001      	beq.n	8001c2e <HAL_UART_MspInit+0x26>

    /* USER CODE END USART3_MspInit 1 */

  }

}
 8001c2a:	b02c      	add	sp, #176	@ 0xb0
 8001c2c:	bd10      	pop	{r4, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001c2e:	f44f 7380 	mov.w	r3, #256	@ 0x100
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001c32:	a808      	add	r0, sp, #32
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001c34:	9308      	str	r3, [sp, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001c36:	f000 ffeb 	bl	8002c10 <HAL_RCCEx_PeriphCLKConfig>
 8001c3a:	bb50      	cbnz	r0, 8001c92 <HAL_UART_MspInit+0x8a>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001c3c:	4b1b      	ldr	r3, [pc, #108]	@ (8001cac <HAL_UART_MspInit+0xa4>)
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001c3e:	2407      	movs	r4, #7
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001c40:	a902      	add	r1, sp, #8
 8001c42:	481b      	ldr	r0, [pc, #108]	@ (8001cb0 <HAL_UART_MspInit+0xa8>)
    __HAL_RCC_USART3_CLK_ENABLE();
 8001c44:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001c46:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8001c4a:	641a      	str	r2, [r3, #64]	@ 0x40
 8001c4c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001c4e:	f402 2280 	and.w	r2, r2, #262144	@ 0x40000
 8001c52:	9200      	str	r2, [sp, #0]
 8001c54:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001c56:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001c58:	f042 0208 	orr.w	r2, r2, #8
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8001c5c:	ed9f 7b0e 	vldr	d7, [pc, #56]	@ 8001c98 <HAL_UART_MspInit+0x90>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001c60:	631a      	str	r2, [r3, #48]	@ 0x30
 8001c62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001c64:	9406      	str	r4, [sp, #24]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001c66:	f003 0308 	and.w	r3, r3, #8
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8001c6a:	ed8d 7b02 	vstr	d7, [sp, #8]
 8001c6e:	ed9f 7b0c 	vldr	d7, [pc, #48]	@ 8001ca0 <HAL_UART_MspInit+0x98>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001c72:	9301      	str	r3, [sp, #4]
 8001c74:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8001c76:	ed8d 7b04 	vstr	d7, [sp, #16]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001c7a:	f000 fa61 	bl	8002140 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8001c7e:	2200      	movs	r2, #0
 8001c80:	2027      	movs	r0, #39	@ 0x27
 8001c82:	4611      	mov	r1, r2
 8001c84:	f000 f928 	bl	8001ed8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001c88:	2027      	movs	r0, #39	@ 0x27
 8001c8a:	f000 f961 	bl	8001f50 <HAL_NVIC_EnableIRQ>
}
 8001c8e:	b02c      	add	sp, #176	@ 0xb0
 8001c90:	bd10      	pop	{r4, pc}
      Error_Handler();
 8001c92:	f7ff ff49 	bl	8001b28 <Error_Handler>
 8001c96:	e7d1      	b.n	8001c3c <HAL_UART_MspInit+0x34>
 8001c98:	00000300 	.word	0x00000300
 8001c9c:	00000002 	.word	0x00000002
 8001ca0:	00000000 	.word	0x00000000
 8001ca4:	00000003 	.word	0x00000003
 8001ca8:	40004800 	.word	0x40004800
 8001cac:	40023800 	.word	0x40023800
 8001cb0:	40020c00 	.word	0x40020c00

08001cb4 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001cb4:	e7fe      	b.n	8001cb4 <NMI_Handler>
 8001cb6:	bf00      	nop

08001cb8 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001cb8:	e7fe      	b.n	8001cb8 <HardFault_Handler>
 8001cba:	bf00      	nop

08001cbc <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001cbc:	e7fe      	b.n	8001cbc <MemManage_Handler>
 8001cbe:	bf00      	nop

08001cc0 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001cc0:	e7fe      	b.n	8001cc0 <BusFault_Handler>
 8001cc2:	bf00      	nop

08001cc4 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001cc4:	e7fe      	b.n	8001cc4 <UsageFault_Handler>
 8001cc6:	bf00      	nop

08001cc8 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001cc8:	4770      	bx	lr
 8001cca:	bf00      	nop

08001ccc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
 8001ccc:	4770      	bx	lr
 8001cce:	bf00      	nop

08001cd0 <PendSV_Handler>:
}

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
 8001cd0:	4770      	bx	lr
 8001cd2:	bf00      	nop

08001cd4 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001cd4:	f000 b8ca 	b.w	8001e6c <HAL_IncTick>

08001cd8 <USART3_IRQHandler>:
void USART3_IRQHandler(void)
{
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001cd8:	4801      	ldr	r0, [pc, #4]	@ (8001ce0 <USART3_IRQHandler+0x8>)
 8001cda:	f001 bc05 	b.w	80034e8 <HAL_UART_IRQHandler>
 8001cde:	bf00      	nop
 8001ce0:	20001260 	.word	0x20001260

08001ce4 <_getpid>:
}

int _getpid(void)
{
  return 1;
}
 8001ce4:	2001      	movs	r0, #1
 8001ce6:	4770      	bx	lr

08001ce8 <_kill>:

int _kill(int pid, int sig)
{
 8001ce8:	b508      	push	{r3, lr}
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001cea:	f002 fe67 	bl	80049bc <__errno>
 8001cee:	2216      	movs	r2, #22
 8001cf0:	4603      	mov	r3, r0
  return -1;
}
 8001cf2:	f04f 30ff 	mov.w	r0, #4294967295
  errno = EINVAL;
 8001cf6:	601a      	str	r2, [r3, #0]
}
 8001cf8:	bd08      	pop	{r3, pc}
 8001cfa:	bf00      	nop

08001cfc <_exit>:

void _exit (int status)
{
 8001cfc:	b508      	push	{r3, lr}
  errno = EINVAL;
 8001cfe:	f002 fe5d 	bl	80049bc <__errno>
 8001d02:	2316      	movs	r3, #22
 8001d04:	6003      	str	r3, [r0, #0]
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
 8001d06:	e7fe      	b.n	8001d06 <_exit+0xa>

08001d08 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001d08:	b570      	push	{r4, r5, r6, lr}
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d0a:	1e16      	subs	r6, r2, #0
 8001d0c:	dd07      	ble.n	8001d1e <_read+0x16>
 8001d0e:	460c      	mov	r4, r1
 8001d10:	198d      	adds	r5, r1, r6
  {
    *ptr++ = __io_getchar();
 8001d12:	f3af 8000 	nop.w
 8001d16:	f804 0b01 	strb.w	r0, [r4], #1
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d1a:	42a5      	cmp	r5, r4
 8001d1c:	d1f9      	bne.n	8001d12 <_read+0xa>
  }

  return len;
}
 8001d1e:	4630      	mov	r0, r6
 8001d20:	bd70      	pop	{r4, r5, r6, pc}
 8001d22:	bf00      	nop

08001d24 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001d24:	b570      	push	{r4, r5, r6, lr}
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d26:	1e16      	subs	r6, r2, #0
 8001d28:	dd07      	ble.n	8001d3a <_write+0x16>
 8001d2a:	460c      	mov	r4, r1
 8001d2c:	198d      	adds	r5, r1, r6
  {
    __io_putchar(*ptr++);
 8001d2e:	f814 0b01 	ldrb.w	r0, [r4], #1
 8001d32:	f7ff fced 	bl	8001710 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d36:	42a5      	cmp	r5, r4
 8001d38:	d1f9      	bne.n	8001d2e <_write+0xa>
  }
  return len;
}
 8001d3a:	4630      	mov	r0, r6
 8001d3c:	bd70      	pop	{r4, r5, r6, pc}
 8001d3e:	bf00      	nop

08001d40 <_close>:

int _close(int file)
{
  (void)file;
  return -1;
}
 8001d40:	f04f 30ff 	mov.w	r0, #4294967295
 8001d44:	4770      	bx	lr
 8001d46:	bf00      	nop

08001d48 <_fstat>:


int _fstat(int file, struct stat *st)
{
  (void)file;
  st->st_mode = S_IFCHR;
 8001d48:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
  return 0;
}
 8001d4c:	2000      	movs	r0, #0
  st->st_mode = S_IFCHR;
 8001d4e:	604b      	str	r3, [r1, #4]
}
 8001d50:	4770      	bx	lr
 8001d52:	bf00      	nop

08001d54 <_isatty>:

int _isatty(int file)
{
  (void)file;
  return 1;
}
 8001d54:	2001      	movs	r0, #1
 8001d56:	4770      	bx	lr

08001d58 <_lseek>:
{
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
}
 8001d58:	2000      	movs	r0, #0
 8001d5a:	4770      	bx	lr

08001d5c <_sbrk>:
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001d5c:	490d      	ldr	r1, [pc, #52]	@ (8001d94 <_sbrk+0x38>)
{
 8001d5e:	4603      	mov	r3, r0
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001d60:	4a0d      	ldr	r2, [pc, #52]	@ (8001d98 <_sbrk+0x3c>)
  if (NULL == __sbrk_heap_end)
 8001d62:	6808      	ldr	r0, [r1, #0]
{
 8001d64:	b510      	push	{r4, lr}
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001d66:	4c0d      	ldr	r4, [pc, #52]	@ (8001d9c <_sbrk+0x40>)
 8001d68:	1b12      	subs	r2, r2, r4
  if (NULL == __sbrk_heap_end)
 8001d6a:	b120      	cbz	r0, 8001d76 <_sbrk+0x1a>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001d6c:	4403      	add	r3, r0
 8001d6e:	4293      	cmp	r3, r2
 8001d70:	d807      	bhi.n	8001d82 <_sbrk+0x26>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 8001d72:	600b      	str	r3, [r1, #0]

  return (void *)prev_heap_end;
}
 8001d74:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 8001d76:	4c0a      	ldr	r4, [pc, #40]	@ (8001da0 <_sbrk+0x44>)
 8001d78:	4620      	mov	r0, r4
 8001d7a:	600c      	str	r4, [r1, #0]
  if (__sbrk_heap_end + incr > max_heap)
 8001d7c:	4403      	add	r3, r0
 8001d7e:	4293      	cmp	r3, r2
 8001d80:	d9f7      	bls.n	8001d72 <_sbrk+0x16>
    errno = ENOMEM;
 8001d82:	f002 fe1b 	bl	80049bc <__errno>
 8001d86:	220c      	movs	r2, #12
 8001d88:	4603      	mov	r3, r0
    return (void *)-1;
 8001d8a:	f04f 30ff 	mov.w	r0, #4294967295
    errno = ENOMEM;
 8001d8e:	601a      	str	r2, [r3, #0]
}
 8001d90:	bd10      	pop	{r4, pc}
 8001d92:	bf00      	nop
 8001d94:	20001368 	.word	0x20001368
 8001d98:	20080000 	.word	0x20080000
 8001d9c:	00000400 	.word	0x00000400
 8001da0:	200014c0 	.word	0x200014c0

08001da4 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001da4:	4a03      	ldr	r2, [pc, #12]	@ (8001db4 <SystemInit+0x10>)
 8001da6:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8001daa:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001dae:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001db2:	4770      	bx	lr
 8001db4:	e000ed00 	.word	0xe000ed00

08001db8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001db8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001df0 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001dbc:	f7ff fff2 	bl	8001da4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001dc0:	480c      	ldr	r0, [pc, #48]	@ (8001df4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001dc2:	490d      	ldr	r1, [pc, #52]	@ (8001df8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001dc4:	4a0d      	ldr	r2, [pc, #52]	@ (8001dfc <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001dc6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001dc8:	e002      	b.n	8001dd0 <LoopCopyDataInit>

08001dca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001dca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001dcc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001dce:	3304      	adds	r3, #4

08001dd0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001dd0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001dd2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001dd4:	d3f9      	bcc.n	8001dca <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001dd6:	4a0a      	ldr	r2, [pc, #40]	@ (8001e00 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001dd8:	4c0a      	ldr	r4, [pc, #40]	@ (8001e04 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001dda:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001ddc:	e001      	b.n	8001de2 <LoopFillZerobss>

08001dde <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001dde:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001de0:	3204      	adds	r2, #4

08001de2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001de2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001de4:	d3fb      	bcc.n	8001dde <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001de6:	f002 fdef 	bl	80049c8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001dea:	f7ff fcfb 	bl	80017e4 <main>
  bx  lr    
 8001dee:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001df0:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8001df4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001df8:	200001ec 	.word	0x200001ec
  ldr r2, =_sidata
 8001dfc:	08007e2c 	.word	0x08007e2c
  ldr r2, =_sbss
 8001e00:	200001ec 	.word	0x200001ec
  ldr r4, =_ebss
 8001e04:	200014bc 	.word	0x200014bc

08001e08 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001e08:	e7fe      	b.n	8001e08 <ADC_IRQHandler>
	...

08001e0c <HAL_InitTick>:
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001e0c:	490e      	ldr	r1, [pc, #56]	@ (8001e48 <HAL_InitTick+0x3c>)
 8001e0e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001e12:	4a0e      	ldr	r2, [pc, #56]	@ (8001e4c <HAL_InitTick+0x40>)
{
 8001e14:	b510      	push	{r4, lr}
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001e16:	7809      	ldrb	r1, [r1, #0]
{
 8001e18:	4604      	mov	r4, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001e1a:	6812      	ldr	r2, [r2, #0]
 8001e1c:	fbb3 f3f1 	udiv	r3, r3, r1
 8001e20:	fbb2 f0f3 	udiv	r0, r2, r3
 8001e24:	f000 f8a2 	bl	8001f6c <HAL_SYSTICK_Config>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e28:	b908      	cbnz	r0, 8001e2e <HAL_InitTick+0x22>
 8001e2a:	2c0f      	cmp	r4, #15
 8001e2c:	d901      	bls.n	8001e32 <HAL_InitTick+0x26>
    return HAL_ERROR;
 8001e2e:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8001e30:	bd10      	pop	{r4, pc}
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001e32:	2200      	movs	r2, #0
 8001e34:	4621      	mov	r1, r4
 8001e36:	f04f 30ff 	mov.w	r0, #4294967295
 8001e3a:	f000 f84d 	bl	8001ed8 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001e3e:	4b04      	ldr	r3, [pc, #16]	@ (8001e50 <HAL_InitTick+0x44>)
 8001e40:	2000      	movs	r0, #0
 8001e42:	601c      	str	r4, [r3, #0]
}
 8001e44:	bd10      	pop	{r4, pc}
 8001e46:	bf00      	nop
 8001e48:	2000001c 	.word	0x2000001c
 8001e4c:	20000018 	.word	0x20000018
 8001e50:	20000020 	.word	0x20000020

08001e54 <HAL_Init>:
{
 8001e54:	b508      	push	{r3, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001e56:	2003      	movs	r0, #3
 8001e58:	f000 f82c 	bl	8001eb4 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8001e5c:	2000      	movs	r0, #0
 8001e5e:	f7ff ffd5 	bl	8001e0c <HAL_InitTick>
  HAL_MspInit();
 8001e62:	f7ff fe63 	bl	8001b2c <HAL_MspInit>
}
 8001e66:	2000      	movs	r0, #0
 8001e68:	bd08      	pop	{r3, pc}
 8001e6a:	bf00      	nop

08001e6c <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8001e6c:	4a03      	ldr	r2, [pc, #12]	@ (8001e7c <HAL_IncTick+0x10>)
 8001e6e:	4b04      	ldr	r3, [pc, #16]	@ (8001e80 <HAL_IncTick+0x14>)
 8001e70:	6811      	ldr	r1, [r2, #0]
 8001e72:	781b      	ldrb	r3, [r3, #0]
 8001e74:	440b      	add	r3, r1
 8001e76:	6013      	str	r3, [r2, #0]
}
 8001e78:	4770      	bx	lr
 8001e7a:	bf00      	nop
 8001e7c:	2000136c 	.word	0x2000136c
 8001e80:	2000001c 	.word	0x2000001c

08001e84 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8001e84:	4b01      	ldr	r3, [pc, #4]	@ (8001e8c <HAL_GetTick+0x8>)
 8001e86:	6818      	ldr	r0, [r3, #0]
}
 8001e88:	4770      	bx	lr
 8001e8a:	bf00      	nop
 8001e8c:	2000136c 	.word	0x2000136c

08001e90 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001e90:	b538      	push	{r3, r4, r5, lr}
 8001e92:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8001e94:	f7ff fff6 	bl	8001e84 <HAL_GetTick>
 8001e98:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001e9a:	1c63      	adds	r3, r4, #1
 8001e9c:	d002      	beq.n	8001ea4 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 8001e9e:	4b04      	ldr	r3, [pc, #16]	@ (8001eb0 <HAL_Delay+0x20>)
 8001ea0:	781b      	ldrb	r3, [r3, #0]
 8001ea2:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001ea4:	f7ff ffee 	bl	8001e84 <HAL_GetTick>
 8001ea8:	1b40      	subs	r0, r0, r5
 8001eaa:	42a0      	cmp	r0, r4
 8001eac:	d3fa      	bcc.n	8001ea4 <HAL_Delay+0x14>
  {
  }
}
 8001eae:	bd38      	pop	{r3, r4, r5, pc}
 8001eb0:	2000001c 	.word	0x2000001c

08001eb4 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001eb4:	4906      	ldr	r1, [pc, #24]	@ (8001ed0 <HAL_NVIC_SetPriorityGrouping+0x1c>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001eb6:	f64f 0cff 	movw	ip, #63743	@ 0xf8ff
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001eba:	0200      	lsls	r0, r0, #8
  reg_value  =  (reg_value                                   |
 8001ebc:	4b05      	ldr	r3, [pc, #20]	@ (8001ed4 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001ebe:	68ca      	ldr	r2, [r1, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001ec0:	f400 60e0 	and.w	r0, r0, #1792	@ 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001ec4:	ea02 020c 	and.w	r2, r2, ip
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001ec8:	4310      	orrs	r0, r2
  reg_value  =  (reg_value                                   |
 8001eca:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8001ecc:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8001ece:	4770      	bx	lr
 8001ed0:	e000ed00 	.word	0xe000ed00
 8001ed4:	05fa0000 	.word	0x05fa0000

08001ed8 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001ed8:	4b1a      	ldr	r3, [pc, #104]	@ (8001f44 <HAL_NVIC_SetPriority+0x6c>)
 8001eda:	68db      	ldr	r3, [r3, #12]
 8001edc:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001ee0:	b500      	push	{lr}
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001ee2:	f1c3 0e07 	rsb	lr, r3, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001ee6:	f103 0c04 	add.w	ip, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001eea:	f1be 0f04 	cmp.w	lr, #4
 8001eee:	bf28      	it	cs
 8001ef0:	f04f 0e04 	movcs.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001ef4:	f1bc 0f06 	cmp.w	ip, #6
 8001ef8:	d91a      	bls.n	8001f30 <HAL_NVIC_SetPriority+0x58>
 8001efa:	f1a3 0c03 	sub.w	ip, r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001efe:	f04f 33ff 	mov.w	r3, #4294967295
 8001f02:	fa03 f30c 	lsl.w	r3, r3, ip
 8001f06:	ea22 0203 	bic.w	r2, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f0a:	f04f 33ff 	mov.w	r3, #4294967295
  if ((int32_t)(IRQn) >= 0)
 8001f0e:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f10:	fa03 f30e 	lsl.w	r3, r3, lr
 8001f14:	ea21 0303 	bic.w	r3, r1, r3
 8001f18:	fa03 f30c 	lsl.w	r3, r3, ip
 8001f1c:	ea43 0302 	orr.w	r3, r3, r2
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f20:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8001f24:	b2db      	uxtb	r3, r3
  if ((int32_t)(IRQn) >= 0)
 8001f26:	db06      	blt.n	8001f36 <HAL_NVIC_SetPriority+0x5e>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f28:	4a07      	ldr	r2, [pc, #28]	@ (8001f48 <HAL_NVIC_SetPriority+0x70>)
 8001f2a:	5413      	strb	r3, [r2, r0]
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8001f2c:	f85d fb04 	ldr.w	pc, [sp], #4
 8001f30:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001f32:	4694      	mov	ip, r2
 8001f34:	e7e9      	b.n	8001f0a <HAL_NVIC_SetPriority+0x32>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f36:	f000 000f 	and.w	r0, r0, #15
 8001f3a:	4a04      	ldr	r2, [pc, #16]	@ (8001f4c <HAL_NVIC_SetPriority+0x74>)
 8001f3c:	5413      	strb	r3, [r2, r0]
 8001f3e:	f85d fb04 	ldr.w	pc, [sp], #4
 8001f42:	bf00      	nop
 8001f44:	e000ed00 	.word	0xe000ed00
 8001f48:	e000e400 	.word	0xe000e400
 8001f4c:	e000ed14 	.word	0xe000ed14

08001f50 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8001f50:	2800      	cmp	r0, #0
 8001f52:	db07      	blt.n	8001f64 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001f54:	f000 011f 	and.w	r1, r0, #31
 8001f58:	2301      	movs	r3, #1
 8001f5a:	0940      	lsrs	r0, r0, #5
 8001f5c:	4a02      	ldr	r2, [pc, #8]	@ (8001f68 <HAL_NVIC_EnableIRQ+0x18>)
 8001f5e:	408b      	lsls	r3, r1
 8001f60:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8001f64:	4770      	bx	lr
 8001f66:	bf00      	nop
 8001f68:	e000e100 	.word	0xe000e100

08001f6c <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001f6c:	1e43      	subs	r3, r0, #1
 8001f6e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001f72:	d301      	bcc.n	8001f78 <HAL_SYSTICK_Config+0xc>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001f74:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8001f76:	4770      	bx	lr
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001f78:	f04f 22e0 	mov.w	r2, #3758153728	@ 0xe000e000
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001f7c:	2000      	movs	r0, #0
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f7e:	4905      	ldr	r1, [pc, #20]	@ (8001f94 <HAL_SYSTICK_Config+0x28>)
 8001f80:	f04f 0cf0 	mov.w	ip, #240	@ 0xf0
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001f84:	6153      	str	r3, [r2, #20]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001f86:	2307      	movs	r3, #7
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f88:	f881 c023 	strb.w	ip, [r1, #35]	@ 0x23
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001f8c:	6190      	str	r0, [r2, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001f8e:	6113      	str	r3, [r2, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001f90:	4770      	bx	lr
 8001f92:	bf00      	nop
 8001f94:	e000ed00 	.word	0xe000ed00

08001f98 <HAL_CRC_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8001f98:	2800      	cmp	r0, #0
 8001f9a:	d036      	beq.n	800200a <HAL_CRC_Init+0x72>
{
 8001f9c:	b510      	push	{r4, lr}
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8001f9e:	7f43      	ldrb	r3, [r0, #29]
 8001fa0:	4604      	mov	r4, r0
 8001fa2:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8001fa6:	b363      	cbz	r3, 8002002 <HAL_CRC_Init+0x6a>
    hcrc->Lock = HAL_UNLOCKED;
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 8001fa8:	2202      	movs	r2, #2

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 8001faa:	7923      	ldrb	r3, [r4, #4]
  hcrc->State = HAL_CRC_STATE_BUSY;
 8001fac:	7762      	strb	r2, [r4, #29]
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 8001fae:	b9f3      	cbnz	r3, 8001fee <HAL_CRC_Init+0x56>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 8001fb0:	6823      	ldr	r3, [r4, #0]
 8001fb2:	4a17      	ldr	r2, [pc, #92]	@ (8002010 <HAL_CRC_Init+0x78>)
 8001fb4:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 8001fb6:	689a      	ldr	r2, [r3, #8]
 8001fb8:	f022 0218 	bic.w	r2, r2, #24
 8001fbc:	609a      	str	r2, [r3, #8]
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 8001fbe:	7962      	ldrb	r2, [r4, #5]
 8001fc0:	b18a      	cbz	r2, 8001fe6 <HAL_CRC_Init+0x4e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 8001fc2:	6922      	ldr	r2, [r4, #16]
 8001fc4:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8001fc6:	689a      	ldr	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8001fc8:	e9d4 0105 	ldrd	r0, r1, [r4, #20]
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8001fcc:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8001fd0:	4302      	orrs	r2, r0

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;

  /* Return function status */
  return HAL_OK;
 8001fd2:	2000      	movs	r0, #0
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8001fd4:	609a      	str	r2, [r3, #8]
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8001fd6:	689a      	ldr	r2, [r3, #8]
 8001fd8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001fdc:	430a      	orrs	r2, r1
  hcrc->State = HAL_CRC_STATE_READY;
 8001fde:	2101      	movs	r1, #1
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8001fe0:	609a      	str	r2, [r3, #8]
  hcrc->State = HAL_CRC_STATE_READY;
 8001fe2:	7761      	strb	r1, [r4, #29]
}
 8001fe4:	bd10      	pop	{r4, pc}
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 8001fe6:	f04f 32ff 	mov.w	r2, #4294967295
 8001fea:	611a      	str	r2, [r3, #16]
 8001fec:	e7eb      	b.n	8001fc6 <HAL_CRC_Init+0x2e>
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 8001fee:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
 8001ff2:	4620      	mov	r0, r4
 8001ff4:	f000 f80e 	bl	8002014 <HAL_CRCEx_Polynomial_Set>
 8001ff8:	b908      	cbnz	r0, 8001ffe <HAL_CRC_Init+0x66>
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 8001ffa:	6823      	ldr	r3, [r4, #0]
 8001ffc:	e7df      	b.n	8001fbe <HAL_CRC_Init+0x26>
    return HAL_ERROR;
 8001ffe:	2001      	movs	r0, #1
}
 8002000:	bd10      	pop	{r4, pc}
    hcrc->Lock = HAL_UNLOCKED;
 8002002:	7702      	strb	r2, [r0, #28]
    HAL_CRC_MspInit(hcrc);
 8002004:	f7ff fdaa 	bl	8001b5c <HAL_CRC_MspInit>
 8002008:	e7ce      	b.n	8001fa8 <HAL_CRC_Init+0x10>
    return HAL_ERROR;
 800200a:	2001      	movs	r0, #1
}
 800200c:	4770      	bx	lr
 800200e:	bf00      	nop
 8002010:	04c11db7 	.word	0x04c11db7

08002014 <HAL_CRCEx_Polynomial_Set>:

  /* Check the parameters */
  assert_param(IS_CRC_POL_LENGTH(PolyLength));

  /* Ensure that the generating polynomial is odd */
  if ((Pol & (uint32_t)(0x1U)) ==  0U)
 8002014:	07cb      	lsls	r3, r1, #31
 8002016:	d51a      	bpl.n	800204e <HAL_CRCEx_Polynomial_Set+0x3a>
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 8002018:	231f      	movs	r3, #31
{
 800201a:	b410      	push	{r4}
     * definition. HAL_ERROR is reported if Pol degree is
     * larger than that indicated by PolyLength.
     * Look for MSB position: msb will contain the degree of
     *  the second to the largest polynomial member. E.g., for
     *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
    while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 800201c:	3b01      	subs	r3, #1
 800201e:	1c5c      	adds	r4, r3, #1
 8002020:	fa21 fc03 	lsr.w	ip, r1, r3
 8002024:	d015      	beq.n	8002052 <HAL_CRCEx_Polynomial_Set+0x3e>
 8002026:	f01c 0f01 	tst.w	ip, #1
 800202a:	d0f7      	beq.n	800201c <HAL_CRCEx_Polynomial_Set+0x8>
    {
    }

    switch (PolyLength)
 800202c:	2a18      	cmp	r2, #24
 800202e:	d811      	bhi.n	8002054 <HAL_CRCEx_Polynomial_Set+0x40>
 8002030:	e8df f002 	tbb	[pc, r2]
 8002034:	10101016 	.word	0x10101016
 8002038:	10101010 	.word	0x10101010
 800203c:	10101024 	.word	0x10101024
 8002040:	10101010 	.word	0x10101010
 8002044:	10101021 	.word	0x10101021
 8002048:	10101010 	.word	0x10101010
 800204c:	14          	.byte	0x14
 800204d:	00          	.byte	0x00
    {

      case CRC_POLYLENGTH_7B:
        if (msb >= HAL_CRC_LENGTH_7B)
        {
          status =   HAL_ERROR;
 800204e:	2001      	movs	r0, #1
    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
  }
  /* Return function status */
  return status;
}
 8002050:	4770      	bx	lr
    switch (PolyLength)
 8002052:	b12a      	cbz	r2, 8002060 <HAL_CRCEx_Polynomial_Set+0x4c>
          status =   HAL_ERROR;
 8002054:	2001      	movs	r0, #1
}
 8002056:	f85d 4b04 	ldr.w	r4, [sp], #4
 800205a:	4770      	bx	lr
        if (msb >= HAL_CRC_LENGTH_7B)
 800205c:	2b06      	cmp	r3, #6
 800205e:	d8f9      	bhi.n	8002054 <HAL_CRCEx_Polynomial_Set+0x40>
    WRITE_REG(hcrc->Instance->POL, Pol);
 8002060:	6804      	ldr	r4, [r0, #0]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 8002062:	2000      	movs	r0, #0
    WRITE_REG(hcrc->Instance->POL, Pol);
 8002064:	6161      	str	r1, [r4, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 8002066:	68a3      	ldr	r3, [r4, #8]
 8002068:	f023 0318 	bic.w	r3, r3, #24
 800206c:	4313      	orrs	r3, r2
 800206e:	60a3      	str	r3, [r4, #8]
}
 8002070:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002074:	4770      	bx	lr
        if (msb >= HAL_CRC_LENGTH_8B)
 8002076:	2b07      	cmp	r3, #7
 8002078:	d9f2      	bls.n	8002060 <HAL_CRCEx_Polynomial_Set+0x4c>
 800207a:	e7eb      	b.n	8002054 <HAL_CRCEx_Polynomial_Set+0x40>
        if (msb >= HAL_CRC_LENGTH_16B)
 800207c:	2b0f      	cmp	r3, #15
 800207e:	d9ef      	bls.n	8002060 <HAL_CRCEx_Polynomial_Set+0x4c>
 8002080:	e7e8      	b.n	8002054 <HAL_CRCEx_Polynomial_Set+0x40>
 8002082:	bf00      	nop

08002084 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002084:	b570      	push	{r4, r5, r6, lr}
 8002086:	4604      	mov	r4, r0
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002088:	6d85      	ldr	r5, [r0, #88]	@ 0x58
  
  uint32_t tickstart = HAL_GetTick();
 800208a:	f7ff fefb 	bl	8001e84 <HAL_GetTick>
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800208e:	f894 3035 	ldrb.w	r3, [r4, #53]	@ 0x35
 8002092:	2b02      	cmp	r3, #2
 8002094:	d006      	beq.n	80020a4 <HAL_DMA_Abort+0x20>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002096:	2380      	movs	r3, #128	@ 0x80
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
    
    return HAL_ERROR;
 8002098:	2001      	movs	r0, #1
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800209a:	6563      	str	r3, [r4, #84]	@ 0x54
    __HAL_UNLOCK(hdma);
 800209c:	2300      	movs	r3, #0
 800209e:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
    
  }
  return HAL_OK;
}
 80020a2:	bd70      	pop	{r4, r5, r6, pc}
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80020a4:	6823      	ldr	r3, [r4, #0]
 80020a6:	4606      	mov	r6, r0
 80020a8:	681a      	ldr	r2, [r3, #0]
 80020aa:	f022 0216 	bic.w	r2, r2, #22
 80020ae:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80020b0:	695a      	ldr	r2, [r3, #20]
 80020b2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80020b6:	615a      	str	r2, [r3, #20]
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80020b8:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 80020ba:	b34a      	cbz	r2, 8002110 <HAL_DMA_Abort+0x8c>
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80020bc:	681a      	ldr	r2, [r3, #0]
 80020be:	f022 0208 	bic.w	r2, r2, #8
 80020c2:	601a      	str	r2, [r3, #0]
    __HAL_DMA_DISABLE(hdma);
 80020c4:	681a      	ldr	r2, [r3, #0]
 80020c6:	f022 0201 	bic.w	r2, r2, #1
 80020ca:	601a      	str	r2, [r3, #0]
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80020cc:	e005      	b.n	80020da <HAL_DMA_Abort+0x56>
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80020ce:	f7ff fed9 	bl	8001e84 <HAL_GetTick>
 80020d2:	1b83      	subs	r3, r0, r6
 80020d4:	2b05      	cmp	r3, #5
 80020d6:	d811      	bhi.n	80020fc <HAL_DMA_Abort+0x78>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80020d8:	6823      	ldr	r3, [r4, #0]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	f013 0301 	ands.w	r3, r3, #1
 80020e0:	d1f5      	bne.n	80020ce <HAL_DMA_Abort+0x4a>
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80020e2:	6de1      	ldr	r1, [r4, #92]	@ 0x5c
 80020e4:	223f      	movs	r2, #63	@ 0x3f
  return HAL_OK;
 80020e6:	4618      	mov	r0, r3
    __HAL_UNLOCK(hdma);
 80020e8:	2300      	movs	r3, #0
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80020ea:	fa02 f101 	lsl.w	r1, r2, r1
    hdma->State = HAL_DMA_STATE_READY;
 80020ee:	2201      	movs	r2, #1
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80020f0:	60a9      	str	r1, [r5, #8]
    hdma->State = HAL_DMA_STATE_READY;
 80020f2:	f884 2035 	strb.w	r2, [r4, #53]	@ 0x35
    __HAL_UNLOCK(hdma);
 80020f6:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
}
 80020fa:	bd70      	pop	{r4, r5, r6, pc}
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80020fc:	2303      	movs	r3, #3
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80020fe:	2220      	movs	r2, #32
        return HAL_TIMEOUT;
 8002100:	4618      	mov	r0, r3
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002102:	6562      	str	r2, [r4, #84]	@ 0x54
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002104:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
    __HAL_UNLOCK(hdma);
 8002108:	2300      	movs	r3, #0
 800210a:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
}
 800210e:	bd70      	pop	{r4, r5, r6, pc}
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002110:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
 8002112:	2a00      	cmp	r2, #0
 8002114:	d1d2      	bne.n	80020bc <HAL_DMA_Abort+0x38>
 8002116:	e7d5      	b.n	80020c4 <HAL_DMA_Abort+0x40>

08002118 <HAL_DMA_Abort_IT>:
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002118:	f890 2035 	ldrb.w	r2, [r0, #53]	@ 0x35
{
 800211c:	4603      	mov	r3, r0
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800211e:	2a02      	cmp	r2, #2
 8002120:	d003      	beq.n	800212a <HAL_DMA_Abort_IT+0x12>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002122:	2280      	movs	r2, #128	@ 0x80
    return HAL_ERROR;
 8002124:	2001      	movs	r0, #1
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002126:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002128:	4770      	bx	lr
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800212a:	6802      	ldr	r2, [r0, #0]
    hdma->State = HAL_DMA_STATE_ABORT;
 800212c:	2105      	movs	r1, #5
  }

  return HAL_OK;
 800212e:	2000      	movs	r0, #0
    hdma->State = HAL_DMA_STATE_ABORT;
 8002130:	f883 1035 	strb.w	r1, [r3, #53]	@ 0x35
    __HAL_DMA_DISABLE(hdma);
 8002134:	6813      	ldr	r3, [r2, #0]
 8002136:	f023 0301 	bic.w	r3, r3, #1
 800213a:	6013      	str	r3, [r2, #0]
}
 800213c:	4770      	bx	lr
 800213e:	bf00      	nop

08002140 <HAL_GPIO_Init>:
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8002140:	4aab      	ldr	r2, [pc, #684]	@ (80023f0 <HAL_GPIO_Init+0x2b0>)
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002142:	680b      	ldr	r3, [r1, #0]
 8002144:	4290      	cmp	r0, r2
  for (position = 0; position < GPIO_NUMBER; position++)
 8002146:	f04f 0200 	mov.w	r2, #0
{
 800214a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800214e:	b085      	sub	sp, #20
 8002150:	f000 80e3 	beq.w	800231a <HAL_GPIO_Init+0x1da>
    ioposition = ((uint32_t)0x01) << position;
 8002154:	f04f 0b01 	mov.w	fp, #1
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
        SYSCFG->EXTICR[position >> 2] = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002158:	f8df 82a4 	ldr.w	r8, [pc, #676]	@ 8002400 <HAL_GPIO_Init+0x2c0>
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800215c:	468a      	mov	sl, r1
 800215e:	e003      	b.n	8002168 <HAL_GPIO_Init+0x28>
  for (position = 0; position < GPIO_NUMBER; position++)
 8002160:	3201      	adds	r2, #1
 8002162:	2a10      	cmp	r2, #16
 8002164:	f000 80ac 	beq.w	80022c0 <HAL_GPIO_Init+0x180>
    ioposition = ((uint32_t)0x01) << position;
 8002168:	fa0b f102 	lsl.w	r1, fp, r2
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800216c:	ea01 0603 	and.w	r6, r1, r3
    if (iocurrent == ioposition)
 8002170:	4399      	bics	r1, r3
 8002172:	d1f5      	bne.n	8002160 <HAL_GPIO_Init+0x20>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002174:	f8da 4004 	ldr.w	r4, [sl, #4]
 8002178:	0051      	lsls	r1, r2, #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 800217a:	2503      	movs	r5, #3
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800217c:	f004 0c03 	and.w	ip, r4, #3
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8002180:	408d      	lsls	r5, r1
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002182:	f10c 37ff 	add.w	r7, ip, #4294967295
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8002186:	43ed      	mvns	r5, r5
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002188:	2f01      	cmp	r7, #1
 800218a:	d95a      	bls.n	8002242 <HAL_GPIO_Init+0x102>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800218c:	f1bc 0f03 	cmp.w	ip, #3
 8002190:	f040 81c0 	bne.w	8002514 <HAL_GPIO_Init+0x3d4>
      temp = GPIOx->MODER;
 8002194:	6807      	ldr	r7, [r0, #0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8002196:	fa0c f101 	lsl.w	r1, ip, r1
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800219a:	f414 3f40 	tst.w	r4, #196608	@ 0x30000
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 800219e:	ea05 0507 	and.w	r5, r5, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80021a2:	ea41 0105 	orr.w	r1, r1, r5
      GPIOx->MODER = temp;
 80021a6:	6001      	str	r1, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80021a8:	d0da      	beq.n	8002160 <HAL_GPIO_Init+0x20>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80021aa:	4d92      	ldr	r5, [pc, #584]	@ (80023f4 <HAL_GPIO_Init+0x2b4>)
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80021ac:	f002 0703 	and.w	r7, r2, #3
 80021b0:	f04f 0c0f 	mov.w	ip, #15
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80021b4:	6c69      	ldr	r1, [r5, #68]	@ 0x44
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80021b6:	00bf      	lsls	r7, r7, #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80021b8:	f441 4180 	orr.w	r1, r1, #16384	@ 0x4000
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80021bc:	fa0c fc07 	lsl.w	ip, ip, r7
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80021c0:	6469      	str	r1, [r5, #68]	@ 0x44
 80021c2:	6c69      	ldr	r1, [r5, #68]	@ 0x44
 80021c4:	f022 0503 	bic.w	r5, r2, #3
 80021c8:	f105 4580 	add.w	r5, r5, #1073741824	@ 0x40000000
 80021cc:	f401 4180 	and.w	r1, r1, #16384	@ 0x4000
 80021d0:	f505 359c 	add.w	r5, r5, #79872	@ 0x13800
 80021d4:	9103      	str	r1, [sp, #12]
 80021d6:	9903      	ldr	r1, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2];
 80021d8:	68a9      	ldr	r1, [r5, #8]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80021da:	ea21 0e0c 	bic.w	lr, r1, ip
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80021de:	4986      	ldr	r1, [pc, #536]	@ (80023f8 <HAL_GPIO_Init+0x2b8>)
 80021e0:	4288      	cmp	r0, r1
 80021e2:	d070      	beq.n	80022c6 <HAL_GPIO_Init+0x186>
 80021e4:	4985      	ldr	r1, [pc, #532]	@ (80023fc <HAL_GPIO_Init+0x2bc>)
 80021e6:	4288      	cmp	r0, r1
 80021e8:	f000 8163 	beq.w	80024b2 <HAL_GPIO_Init+0x372>
 80021ec:	f8df c214 	ldr.w	ip, [pc, #532]	@ 8002404 <HAL_GPIO_Init+0x2c4>
 80021f0:	4560      	cmp	r0, ip
 80021f2:	f000 8165 	beq.w	80024c0 <HAL_GPIO_Init+0x380>
 80021f6:	f8df c210 	ldr.w	ip, [pc, #528]	@ 8002408 <HAL_GPIO_Init+0x2c8>
 80021fa:	4560      	cmp	r0, ip
 80021fc:	f000 816e 	beq.w	80024dc <HAL_GPIO_Init+0x39c>
 8002200:	f8df c208 	ldr.w	ip, [pc, #520]	@ 800240c <HAL_GPIO_Init+0x2cc>
 8002204:	4560      	cmp	r0, ip
 8002206:	f000 8170 	beq.w	80024ea <HAL_GPIO_Init+0x3aa>
 800220a:	f8df c204 	ldr.w	ip, [pc, #516]	@ 8002410 <HAL_GPIO_Init+0x2d0>
 800220e:	4560      	cmp	r0, ip
 8002210:	f000 815d 	beq.w	80024ce <HAL_GPIO_Init+0x38e>
 8002214:	f8df c1fc 	ldr.w	ip, [pc, #508]	@ 8002414 <HAL_GPIO_Init+0x2d4>
 8002218:	4560      	cmp	r0, ip
 800221a:	f000 816d 	beq.w	80024f8 <HAL_GPIO_Init+0x3b8>
 800221e:	f8df c1f8 	ldr.w	ip, [pc, #504]	@ 8002418 <HAL_GPIO_Init+0x2d8>
 8002222:	4560      	cmp	r0, ip
 8002224:	f000 816f 	beq.w	8002506 <HAL_GPIO_Init+0x3c6>
 8002228:	f8df c1f0 	ldr.w	ip, [pc, #496]	@ 800241c <HAL_GPIO_Init+0x2dc>
 800222c:	4560      	cmp	r0, ip
 800222e:	bf0c      	ite	eq
 8002230:	f04f 0c09 	moveq.w	ip, #9
 8002234:	f04f 0c0a 	movne.w	ip, #10
 8002238:	fa0c f707 	lsl.w	r7, ip, r7
 800223c:	ea4e 0107 	orr.w	r1, lr, r7
 8002240:	e047      	b.n	80022d2 <HAL_GPIO_Init+0x192>
        temp = GPIOx->OSPEEDR;
 8002242:	6887      	ldr	r7, [r0, #8]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002244:	f1bc 0f02 	cmp.w	ip, #2
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8002248:	ea07 0e05 	and.w	lr, r7, r5
        temp |= (GPIO_Init->Speed << (position * 2));
 800224c:	f8da 700c 	ldr.w	r7, [sl, #12]
 8002250:	fa07 f701 	lsl.w	r7, r7, r1
 8002254:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OSPEEDR = temp;
 8002258:	6087      	str	r7, [r0, #8]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800225a:	f3c4 1700 	ubfx	r7, r4, #4, #1
        temp = GPIOx->OTYPER;
 800225e:	f8d0 e004 	ldr.w	lr, [r0, #4]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002262:	fa07 f702 	lsl.w	r7, r7, r2
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002266:	ea2e 0e06 	bic.w	lr, lr, r6
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800226a:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OTYPER = temp;
 800226e:	6047      	str	r7, [r0, #4]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8002270:	f8da 7008 	ldr.w	r7, [sl, #8]
        temp = GPIOx->PUPDR;
 8002274:	f8d0 e00c 	ldr.w	lr, [r0, #12]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8002278:	fa07 f701 	lsl.w	r7, r7, r1
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 800227c:	ea0e 0e05 	and.w	lr, lr, r5
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8002280:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->PUPDR = temp;
 8002284:	60c7      	str	r7, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002286:	d185      	bne.n	8002194 <HAL_GPIO_Init+0x54>
        temp = GPIOx->AFR[position >> 3];
 8002288:	ea4f 09d2 	mov.w	r9, r2, lsr #3
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800228c:	f002 0e07 	and.w	lr, r2, #7
 8002290:	eb00 0989 	add.w	r9, r0, r9, lsl #2
 8002294:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
        temp = GPIOx->AFR[position >> 3];
 8002298:	f8d9 7020 	ldr.w	r7, [r9, #32]
 800229c:	9700      	str	r7, [sp, #0]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 800229e:	f8da 7010 	ldr.w	r7, [sl, #16]
 80022a2:	fa07 f70e 	lsl.w	r7, r7, lr
 80022a6:	9701      	str	r7, [sp, #4]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80022a8:	270f      	movs	r7, #15
 80022aa:	fa07 fe0e 	lsl.w	lr, r7, lr
 80022ae:	9f00      	ldr	r7, [sp, #0]
 80022b0:	ea27 0e0e 	bic.w	lr, r7, lr
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80022b4:	9f01      	ldr	r7, [sp, #4]
 80022b6:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->AFR[position >> 3] = temp;
 80022ba:	f8c9 7020 	str.w	r7, [r9, #32]
 80022be:	e769      	b.n	8002194 <HAL_GPIO_Init+0x54>
        }
        EXTI->IMR = temp;
      }
    }
  }
}
 80022c0:	b005      	add	sp, #20
 80022c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80022c6:	f04f 0c01 	mov.w	ip, #1
 80022ca:	fa0c f707 	lsl.w	r7, ip, r7
 80022ce:	ea4e 0107 	orr.w	r1, lr, r7
        SYSCFG->EXTICR[position >> 2] = temp;
 80022d2:	60a9      	str	r1, [r5, #8]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80022d4:	02e7      	lsls	r7, r4, #11
        temp = EXTI->RTSR;
 80022d6:	f8d8 1008 	ldr.w	r1, [r8, #8]
        temp &= ~((uint32_t)iocurrent);
 80022da:	ea6f 0506 	mvn.w	r5, r6
          temp |= iocurrent;
 80022de:	bf4c      	ite	mi
 80022e0:	4331      	orrmi	r1, r6
        temp &= ~((uint32_t)iocurrent);
 80022e2:	4029      	andpl	r1, r5
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80022e4:	02a7      	lsls	r7, r4, #10
        EXTI->RTSR = temp;
 80022e6:	f8c8 1008 	str.w	r1, [r8, #8]
        temp = EXTI->FTSR;
 80022ea:	f8d8 100c 	ldr.w	r1, [r8, #12]
        temp &= ~((uint32_t)iocurrent);
 80022ee:	bf54      	ite	pl
 80022f0:	4029      	andpl	r1, r5
          temp |= iocurrent;
 80022f2:	4331      	orrmi	r1, r6
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80022f4:	03a7      	lsls	r7, r4, #14
        EXTI->FTSR = temp;
 80022f6:	f8c8 100c 	str.w	r1, [r8, #12]
        temp = EXTI->EMR;
 80022fa:	f8d8 1004 	ldr.w	r1, [r8, #4]
        temp &= ~((uint32_t)iocurrent);
 80022fe:	bf54      	ite	pl
 8002300:	4029      	andpl	r1, r5
          temp |= iocurrent;
 8002302:	4331      	orrmi	r1, r6
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002304:	03e4      	lsls	r4, r4, #15
        EXTI->EMR = temp;
 8002306:	f8c8 1004 	str.w	r1, [r8, #4]
        temp = EXTI->IMR;
 800230a:	f8d8 1000 	ldr.w	r1, [r8]
        temp &= ~((uint32_t)iocurrent);
 800230e:	bf54      	ite	pl
 8002310:	4029      	andpl	r1, r5
          temp |= iocurrent;
 8002312:	4331      	orrmi	r1, r6
        EXTI->IMR = temp;
 8002314:	f8c8 1000 	str.w	r1, [r8]
 8002318:	e722      	b.n	8002160 <HAL_GPIO_Init+0x20>
    ioposition = ((uint32_t)0x01) << position;
 800231a:	f04f 0a01 	mov.w	sl, #1
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800231e:	f8df b0d4 	ldr.w	fp, [pc, #212]	@ 80023f4 <HAL_GPIO_Init+0x2b4>
 8002322:	e002      	b.n	800232a <HAL_GPIO_Init+0x1ea>
  for (position = 0; position < GPIO_NUMBER; position++)
 8002324:	3201      	adds	r2, #1
 8002326:	2a10      	cmp	r2, #16
 8002328:	d0ca      	beq.n	80022c0 <HAL_GPIO_Init+0x180>
    ioposition = ((uint32_t)0x01) << position;
 800232a:	fa0a f402 	lsl.w	r4, sl, r2
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800232e:	ea03 0604 	and.w	r6, r3, r4
    if (iocurrent == ioposition)
 8002332:	439c      	bics	r4, r3
 8002334:	d1f6      	bne.n	8002324 <HAL_GPIO_Init+0x1e4>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002336:	684d      	ldr	r5, [r1, #4]
 8002338:	0054      	lsls	r4, r2, #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 800233a:	2703      	movs	r7, #3
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800233c:	f005 0803 	and.w	r8, r5, #3
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8002340:	fa07 fc04 	lsl.w	ip, r7, r4
 8002344:	ea6f 090c 	mvn.w	r9, ip
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002348:	f108 3cff 	add.w	ip, r8, #4294967295
 800234c:	f1bc 0f01 	cmp.w	ip, #1
 8002350:	d966      	bls.n	8002420 <HAL_GPIO_Init+0x2e0>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002352:	f1b8 0f03 	cmp.w	r8, #3
 8002356:	f040 80e7 	bne.w	8002528 <HAL_GPIO_Init+0x3e8>
      temp = GPIOx->MODER;
 800235a:	f8d0 c000 	ldr.w	ip, [r0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 800235e:	fa08 f404 	lsl.w	r4, r8, r4
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002362:	f415 3f40 	tst.w	r5, #196608	@ 0x30000
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8002366:	ea0c 0c09 	and.w	ip, ip, r9
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 800236a:	ea44 040c 	orr.w	r4, r4, ip
      GPIOx->MODER = temp;
 800236e:	6004      	str	r4, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002370:	d0d8      	beq.n	8002324 <HAL_GPIO_Init+0x1e4>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002372:	f8db 4044 	ldr.w	r4, [fp, #68]	@ 0x44
 8002376:	f022 0c03 	bic.w	ip, r2, #3
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 800237a:	270f      	movs	r7, #15
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800237c:	f444 4480 	orr.w	r4, r4, #16384	@ 0x4000
 8002380:	f10c 4c80 	add.w	ip, ip, #1073741824	@ 0x40000000
 8002384:	f8cb 4044 	str.w	r4, [fp, #68]	@ 0x44
 8002388:	f50c 3c9c 	add.w	ip, ip, #79872	@ 0x13800
 800238c:	f8db 4044 	ldr.w	r4, [fp, #68]	@ 0x44
 8002390:	f404 4480 	and.w	r4, r4, #16384	@ 0x4000
 8002394:	9403      	str	r4, [sp, #12]
 8002396:	9c03      	ldr	r4, [sp, #12]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8002398:	f002 0403 	and.w	r4, r2, #3
        temp = SYSCFG->EXTICR[position >> 2];
 800239c:	f8dc e008 	ldr.w	lr, [ip, #8]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80023a0:	00a4      	lsls	r4, r4, #2
 80023a2:	fa07 f404 	lsl.w	r4, r7, r4
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80023a6:	02ef      	lsls	r7, r5, #11
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80023a8:	ea2e 0404 	bic.w	r4, lr, r4
        SYSCFG->EXTICR[position >> 2] = temp;
 80023ac:	f8cc 4008 	str.w	r4, [ip, #8]
        temp &= ~((uint32_t)iocurrent);
 80023b0:	ea6f 0c06 	mvn.w	ip, r6
        temp = EXTI->RTSR;
 80023b4:	4c12      	ldr	r4, [pc, #72]	@ (8002400 <HAL_GPIO_Init+0x2c0>)
 80023b6:	68a4      	ldr	r4, [r4, #8]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80023b8:	d479      	bmi.n	80024ae <HAL_GPIO_Init+0x36e>
        temp &= ~((uint32_t)iocurrent);
 80023ba:	ea04 040c 	and.w	r4, r4, ip
        EXTI->RTSR = temp;
 80023be:	4f10      	ldr	r7, [pc, #64]	@ (8002400 <HAL_GPIO_Init+0x2c0>)
 80023c0:	60bc      	str	r4, [r7, #8]
        temp = EXTI->FTSR;
 80023c2:	68fc      	ldr	r4, [r7, #12]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80023c4:	02af      	lsls	r7, r5, #10
 80023c6:	d470      	bmi.n	80024aa <HAL_GPIO_Init+0x36a>
        temp &= ~((uint32_t)iocurrent);
 80023c8:	ea0c 0404 	and.w	r4, ip, r4
        EXTI->FTSR = temp;
 80023cc:	4f0c      	ldr	r7, [pc, #48]	@ (8002400 <HAL_GPIO_Init+0x2c0>)
 80023ce:	60fc      	str	r4, [r7, #12]
        temp = EXTI->EMR;
 80023d0:	687c      	ldr	r4, [r7, #4]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80023d2:	03af      	lsls	r7, r5, #14
 80023d4:	d467      	bmi.n	80024a6 <HAL_GPIO_Init+0x366>
        temp &= ~((uint32_t)iocurrent);
 80023d6:	ea0c 0404 	and.w	r4, ip, r4
        EXTI->EMR = temp;
 80023da:	4f09      	ldr	r7, [pc, #36]	@ (8002400 <HAL_GPIO_Init+0x2c0>)
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80023dc:	03ed      	lsls	r5, r5, #15
        EXTI->EMR = temp;
 80023de:	607c      	str	r4, [r7, #4]
        temp = EXTI->IMR;
 80023e0:	683c      	ldr	r4, [r7, #0]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80023e2:	d45e      	bmi.n	80024a2 <HAL_GPIO_Init+0x362>
        temp &= ~((uint32_t)iocurrent);
 80023e4:	ea0c 0404 	and.w	r4, ip, r4
        EXTI->IMR = temp;
 80023e8:	4d05      	ldr	r5, [pc, #20]	@ (8002400 <HAL_GPIO_Init+0x2c0>)
 80023ea:	602c      	str	r4, [r5, #0]
 80023ec:	e79a      	b.n	8002324 <HAL_GPIO_Init+0x1e4>
 80023ee:	bf00      	nop
 80023f0:	40020000 	.word	0x40020000
 80023f4:	40023800 	.word	0x40023800
 80023f8:	40020400 	.word	0x40020400
 80023fc:	40020800 	.word	0x40020800
 8002400:	40013c00 	.word	0x40013c00
 8002404:	40020c00 	.word	0x40020c00
 8002408:	40021000 	.word	0x40021000
 800240c:	40021400 	.word	0x40021400
 8002410:	40021800 	.word	0x40021800
 8002414:	40021c00 	.word	0x40021c00
 8002418:	40022000 	.word	0x40022000
 800241c:	40022400 	.word	0x40022400
        temp = GPIOx->OSPEEDR;
 8002420:	f8d0 e008 	ldr.w	lr, [r0, #8]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002424:	f1b8 0f02 	cmp.w	r8, #2
        temp |= (GPIO_Init->Speed << (position * 2));
 8002428:	68cf      	ldr	r7, [r1, #12]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 800242a:	ea09 0e0e 	and.w	lr, r9, lr
        temp |= (GPIO_Init->Speed << (position * 2));
 800242e:	fa07 fc04 	lsl.w	ip, r7, r4
 8002432:	ea4c 0c0e 	orr.w	ip, ip, lr
        GPIOx->OSPEEDR = temp;
 8002436:	f8c0 c008 	str.w	ip, [r0, #8]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800243a:	f3c5 1c00 	ubfx	ip, r5, #4, #1
        temp = GPIOx->OTYPER;
 800243e:	f8d0 e004 	ldr.w	lr, [r0, #4]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002442:	fa0c fc02 	lsl.w	ip, ip, r2
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002446:	ea2e 0e06 	bic.w	lr, lr, r6
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800244a:	ea4c 0c0e 	orr.w	ip, ip, lr
        GPIOx->OTYPER = temp;
 800244e:	f8c0 c004 	str.w	ip, [r0, #4]
        temp = GPIOx->PUPDR;
 8002452:	f8d0 e00c 	ldr.w	lr, [r0, #12]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8002456:	688f      	ldr	r7, [r1, #8]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8002458:	ea09 0e0e 	and.w	lr, r9, lr
        temp |= ((GPIO_Init->Pull) << (position * 2));
 800245c:	fa07 fc04 	lsl.w	ip, r7, r4
 8002460:	ea4c 0c0e 	orr.w	ip, ip, lr
        GPIOx->PUPDR = temp;
 8002464:	f8c0 c00c 	str.w	ip, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002468:	f47f af77 	bne.w	800235a <HAL_GPIO_Init+0x21a>
        temp = GPIOx->AFR[position >> 3];
 800246c:	ea4f 0ed2 	mov.w	lr, r2, lsr #3
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8002470:	f002 0c07 	and.w	ip, r2, #7
 8002474:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 8002478:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
        temp = GPIOx->AFR[position >> 3];
 800247c:	f8de 7020 	ldr.w	r7, [lr, #32]
 8002480:	9700      	str	r7, [sp, #0]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8002482:	690f      	ldr	r7, [r1, #16]
 8002484:	fa07 f70c 	lsl.w	r7, r7, ip
 8002488:	9701      	str	r7, [sp, #4]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800248a:	270f      	movs	r7, #15
 800248c:	fa07 fc0c 	lsl.w	ip, r7, ip
 8002490:	9f00      	ldr	r7, [sp, #0]
 8002492:	ea27 0c0c 	bic.w	ip, r7, ip
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8002496:	9f01      	ldr	r7, [sp, #4]
 8002498:	ea47 0c0c 	orr.w	ip, r7, ip
        GPIOx->AFR[position >> 3] = temp;
 800249c:	f8ce c020 	str.w	ip, [lr, #32]
 80024a0:	e75b      	b.n	800235a <HAL_GPIO_Init+0x21a>
          temp |= iocurrent;
 80024a2:	4334      	orrs	r4, r6
 80024a4:	e7a0      	b.n	80023e8 <HAL_GPIO_Init+0x2a8>
          temp |= iocurrent;
 80024a6:	4334      	orrs	r4, r6
 80024a8:	e797      	b.n	80023da <HAL_GPIO_Init+0x29a>
          temp |= iocurrent;
 80024aa:	4334      	orrs	r4, r6
 80024ac:	e78e      	b.n	80023cc <HAL_GPIO_Init+0x28c>
          temp |= iocurrent;
 80024ae:	4334      	orrs	r4, r6
 80024b0:	e785      	b.n	80023be <HAL_GPIO_Init+0x27e>
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80024b2:	f04f 0c02 	mov.w	ip, #2
 80024b6:	fa0c f707 	lsl.w	r7, ip, r7
 80024ba:	ea4e 0107 	orr.w	r1, lr, r7
 80024be:	e708      	b.n	80022d2 <HAL_GPIO_Init+0x192>
 80024c0:	f04f 0c03 	mov.w	ip, #3
 80024c4:	fa0c f707 	lsl.w	r7, ip, r7
 80024c8:	ea4e 0107 	orr.w	r1, lr, r7
 80024cc:	e701      	b.n	80022d2 <HAL_GPIO_Init+0x192>
 80024ce:	f04f 0c06 	mov.w	ip, #6
 80024d2:	fa0c f707 	lsl.w	r7, ip, r7
 80024d6:	ea4e 0107 	orr.w	r1, lr, r7
 80024da:	e6fa      	b.n	80022d2 <HAL_GPIO_Init+0x192>
 80024dc:	f04f 0c04 	mov.w	ip, #4
 80024e0:	fa0c f707 	lsl.w	r7, ip, r7
 80024e4:	ea4e 0107 	orr.w	r1, lr, r7
 80024e8:	e6f3      	b.n	80022d2 <HAL_GPIO_Init+0x192>
 80024ea:	f04f 0c05 	mov.w	ip, #5
 80024ee:	fa0c f707 	lsl.w	r7, ip, r7
 80024f2:	ea4e 0107 	orr.w	r1, lr, r7
 80024f6:	e6ec      	b.n	80022d2 <HAL_GPIO_Init+0x192>
 80024f8:	f04f 0c07 	mov.w	ip, #7
 80024fc:	fa0c f707 	lsl.w	r7, ip, r7
 8002500:	ea4e 0107 	orr.w	r1, lr, r7
 8002504:	e6e5      	b.n	80022d2 <HAL_GPIO_Init+0x192>
 8002506:	f04f 0c08 	mov.w	ip, #8
 800250a:	fa0c f707 	lsl.w	r7, ip, r7
 800250e:	ea4e 0107 	orr.w	r1, lr, r7
 8002512:	e6de      	b.n	80022d2 <HAL_GPIO_Init+0x192>
        temp = GPIOx->PUPDR;
 8002514:	68c7      	ldr	r7, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8002516:	ea07 0e05 	and.w	lr, r7, r5
        temp |= ((GPIO_Init->Pull) << (position * 2));
 800251a:	f8da 7008 	ldr.w	r7, [sl, #8]
 800251e:	408f      	lsls	r7, r1
 8002520:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->PUPDR = temp;
 8002524:	60c7      	str	r7, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002526:	e635      	b.n	8002194 <HAL_GPIO_Init+0x54>
        temp = GPIOx->PUPDR;
 8002528:	f8df c018 	ldr.w	ip, [pc, #24]	@ 8002544 <HAL_GPIO_Init+0x404>
        temp |= ((GPIO_Init->Pull) << (position * 2));
 800252c:	688f      	ldr	r7, [r1, #8]
        temp = GPIOx->PUPDR;
 800252e:	f8dc e00c 	ldr.w	lr, [ip, #12]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8002532:	40a7      	lsls	r7, r4
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8002534:	ea09 0e0e 	and.w	lr, r9, lr
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8002538:	ea47 0e0e 	orr.w	lr, r7, lr
        GPIOx->PUPDR = temp;
 800253c:	f8cc e00c 	str.w	lr, [ip, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002540:	e70b      	b.n	800235a <HAL_GPIO_Init+0x21a>
 8002542:	bf00      	nop
 8002544:	40020000 	.word	0x40020000

08002548 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002548:	b902      	cbnz	r2, 800254c <HAL_GPIO_WritePin+0x4>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 800254a:	0409      	lsls	r1, r1, #16
 800254c:	6181      	str	r1, [r0, #24]
  }
}
 800254e:	4770      	bx	lr

08002550 <HAL_PWR_EnableBkUpAccess>:
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002550:	4a02      	ldr	r2, [pc, #8]	@ (800255c <HAL_PWR_EnableBkUpAccess+0xc>)
 8002552:	6813      	ldr	r3, [r2, #0]
 8002554:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002558:	6013      	str	r3, [r2, #0]
}
 800255a:	4770      	bx	lr
 800255c:	40007000 	.word	0x40007000

08002560 <HAL_PWREx_EnableOverDrive>:
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
  uint32_t tickstart = 0;

  __HAL_RCC_PWR_CLK_ENABLE();
 8002560:	4b1a      	ldr	r3, [pc, #104]	@ (80025cc <HAL_PWREx_EnableOverDrive+0x6c>)
 8002562:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002564:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
{
 8002568:	b530      	push	{r4, r5, lr}
 800256a:	b083      	sub	sp, #12
  __HAL_RCC_PWR_CLK_ENABLE();
 800256c:	641a      	str	r2, [r3, #64]	@ 0x40
 800256e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8002570:	4c17      	ldr	r4, [pc, #92]	@ (80025d0 <HAL_PWREx_EnableOverDrive+0x70>)
  __HAL_RCC_PWR_CLK_ENABLE();
 8002572:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002576:	9301      	str	r3, [sp, #4]
 8002578:	9b01      	ldr	r3, [sp, #4]
  __HAL_PWR_OVERDRIVE_ENABLE();
 800257a:	6823      	ldr	r3, [r4, #0]
 800257c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002580:	6023      	str	r3, [r4, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002582:	f7ff fc7f 	bl	8001e84 <HAL_GetTick>
 8002586:	4605      	mov	r5, r0

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002588:	e005      	b.n	8002596 <HAL_PWREx_EnableOverDrive+0x36>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800258a:	f7ff fc7b 	bl	8001e84 <HAL_GetTick>
 800258e:	1b40      	subs	r0, r0, r5
 8002590:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 8002594:	d817      	bhi.n	80025c6 <HAL_PWREx_EnableOverDrive+0x66>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002596:	6863      	ldr	r3, [r4, #4]
 8002598:	03da      	lsls	r2, r3, #15
 800259a:	d5f6      	bpl.n	800258a <HAL_PWREx_EnableOverDrive+0x2a>
      return HAL_TIMEOUT;
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800259c:	6823      	ldr	r3, [r4, #0]

  /* Get tick */
  tickstart = HAL_GetTick();

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800259e:	4d0c      	ldr	r5, [pc, #48]	@ (80025d0 <HAL_PWREx_EnableOverDrive+0x70>)
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80025a0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80025a4:	6023      	str	r3, [r4, #0]
  tickstart = HAL_GetTick();
 80025a6:	f7ff fc6d 	bl	8001e84 <HAL_GetTick>
 80025aa:	4604      	mov	r4, r0
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80025ac:	e005      	b.n	80025ba <HAL_PWREx_EnableOverDrive+0x5a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80025ae:	f7ff fc69 	bl	8001e84 <HAL_GetTick>
 80025b2:	1b00      	subs	r0, r0, r4
 80025b4:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 80025b8:	d805      	bhi.n	80025c6 <HAL_PWREx_EnableOverDrive+0x66>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80025ba:	686b      	ldr	r3, [r5, #4]
 80025bc:	039b      	lsls	r3, r3, #14
 80025be:	d5f6      	bpl.n	80025ae <HAL_PWREx_EnableOverDrive+0x4e>
    {
      return HAL_TIMEOUT;
    }
  } 
  return HAL_OK;
 80025c0:	2000      	movs	r0, #0
}
 80025c2:	b003      	add	sp, #12
 80025c4:	bd30      	pop	{r4, r5, pc}
      return HAL_TIMEOUT;
 80025c6:	2003      	movs	r0, #3
}
 80025c8:	b003      	add	sp, #12
 80025ca:	bd30      	pop	{r4, r5, pc}
 80025cc:	40023800 	.word	0x40023800
 80025d0:	40007000 	.word	0x40007000

080025d4 <HAL_RCC_OscConfig>:
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80025d4:	2800      	cmp	r0, #0
 80025d6:	f000 81bd 	beq.w	8002954 <HAL_RCC_OscConfig+0x380>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80025da:	6803      	ldr	r3, [r0, #0]
{
 80025dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80025e0:	07dd      	lsls	r5, r3, #31
{
 80025e2:	b082      	sub	sp, #8
 80025e4:	4604      	mov	r4, r0
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80025e6:	d535      	bpl.n	8002654 <HAL_RCC_OscConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80025e8:	499a      	ldr	r1, [pc, #616]	@ (8002854 <HAL_RCC_OscConfig+0x280>)
 80025ea:	688a      	ldr	r2, [r1, #8]
 80025ec:	f002 020c 	and.w	r2, r2, #12
 80025f0:	2a04      	cmp	r2, #4
 80025f2:	f000 80e0 	beq.w	80027b6 <HAL_RCC_OscConfig+0x1e2>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80025f6:	688a      	ldr	r2, [r1, #8]
 80025f8:	f002 020c 	and.w	r2, r2, #12
 80025fc:	2a08      	cmp	r2, #8
 80025fe:	f000 80d6 	beq.w	80027ae <HAL_RCC_OscConfig+0x1da>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002602:	6863      	ldr	r3, [r4, #4]
 8002604:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002608:	d010      	beq.n	800262c <HAL_RCC_OscConfig+0x58>
 800260a:	2b00      	cmp	r3, #0
 800260c:	f000 80fd 	beq.w	800280a <HAL_RCC_OscConfig+0x236>
 8002610:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002614:	4b8f      	ldr	r3, [pc, #572]	@ (8002854 <HAL_RCC_OscConfig+0x280>)
 8002616:	681a      	ldr	r2, [r3, #0]
 8002618:	f000 818c 	beq.w	8002934 <HAL_RCC_OscConfig+0x360>
 800261c:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8002620:	601a      	str	r2, [r3, #0]
 8002622:	681a      	ldr	r2, [r3, #0]
 8002624:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002628:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800262a:	e004      	b.n	8002636 <HAL_RCC_OscConfig+0x62>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800262c:	4a89      	ldr	r2, [pc, #548]	@ (8002854 <HAL_RCC_OscConfig+0x280>)
 800262e:	6813      	ldr	r3, [r2, #0]
 8002630:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002634:	6013      	str	r3, [r2, #0]
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002636:	f7ff fc25 	bl	8001e84 <HAL_GetTick>

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800263a:	4e86      	ldr	r6, [pc, #536]	@ (8002854 <HAL_RCC_OscConfig+0x280>)
        tickstart = HAL_GetTick();
 800263c:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800263e:	e005      	b.n	800264c <HAL_RCC_OscConfig+0x78>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002640:	f7ff fc20 	bl	8001e84 <HAL_GetTick>
 8002644:	1b40      	subs	r0, r0, r5
 8002646:	2864      	cmp	r0, #100	@ 0x64
 8002648:	f200 80db 	bhi.w	8002802 <HAL_RCC_OscConfig+0x22e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800264c:	6833      	ldr	r3, [r6, #0]
 800264e:	039b      	lsls	r3, r3, #14
 8002650:	d5f6      	bpl.n	8002640 <HAL_RCC_OscConfig+0x6c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002652:	6823      	ldr	r3, [r4, #0]
 8002654:	079d      	lsls	r5, r3, #30
 8002656:	d527      	bpl.n	80026a8 <HAL_RCC_OscConfig+0xd4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002658:	4a7e      	ldr	r2, [pc, #504]	@ (8002854 <HAL_RCC_OscConfig+0x280>)
 800265a:	6891      	ldr	r1, [r2, #8]
 800265c:	f011 0f0c 	tst.w	r1, #12
 8002660:	d07e      	beq.n	8002760 <HAL_RCC_OscConfig+0x18c>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002662:	6891      	ldr	r1, [r2, #8]
 8002664:	f001 010c 	and.w	r1, r1, #12
 8002668:	2908      	cmp	r1, #8
 800266a:	d076      	beq.n	800275a <HAL_RCC_OscConfig+0x186>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800266c:	68e3      	ldr	r3, [r4, #12]
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800266e:	4d79      	ldr	r5, [pc, #484]	@ (8002854 <HAL_RCC_OscConfig+0x280>)
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002670:	2b00      	cmp	r3, #0
 8002672:	f000 8104 	beq.w	800287e <HAL_RCC_OscConfig+0x2aa>
        __HAL_RCC_HSI_ENABLE();
 8002676:	682b      	ldr	r3, [r5, #0]
 8002678:	f043 0301 	orr.w	r3, r3, #1
 800267c:	602b      	str	r3, [r5, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800267e:	f7ff fc01 	bl	8001e84 <HAL_GetTick>
 8002682:	4606      	mov	r6, r0

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002684:	e005      	b.n	8002692 <HAL_RCC_OscConfig+0xbe>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002686:	f7ff fbfd 	bl	8001e84 <HAL_GetTick>
 800268a:	1b80      	subs	r0, r0, r6
 800268c:	2802      	cmp	r0, #2
 800268e:	f200 80b8 	bhi.w	8002802 <HAL_RCC_OscConfig+0x22e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002692:	682b      	ldr	r3, [r5, #0]
 8002694:	079f      	lsls	r7, r3, #30
 8002696:	d5f6      	bpl.n	8002686 <HAL_RCC_OscConfig+0xb2>
            return HAL_TIMEOUT;
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002698:	682b      	ldr	r3, [r5, #0]
 800269a:	6922      	ldr	r2, [r4, #16]
 800269c:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 80026a0:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 80026a4:	602b      	str	r3, [r5, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80026a6:	6823      	ldr	r3, [r4, #0]
 80026a8:	071a      	lsls	r2, r3, #28
 80026aa:	d41f      	bmi.n	80026ec <HAL_RCC_OscConfig+0x118>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80026ac:	075e      	lsls	r6, r3, #29
 80026ae:	d534      	bpl.n	800271a <HAL_RCC_OscConfig+0x146>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80026b0:	4b68      	ldr	r3, [pc, #416]	@ (8002854 <HAL_RCC_OscConfig+0x280>)
 80026b2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80026b4:	00d5      	lsls	r5, r2, #3
 80026b6:	d56f      	bpl.n	8002798 <HAL_RCC_OscConfig+0x1c4>
  FlagStatus pwrclkchanged = RESET;
 80026b8:	2500      	movs	r5, #0
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80026ba:	4e67      	ldr	r6, [pc, #412]	@ (8002858 <HAL_RCC_OscConfig+0x284>)
 80026bc:	6833      	ldr	r3, [r6, #0]
 80026be:	05d8      	lsls	r0, r3, #23
 80026c0:	f140 808f 	bpl.w	80027e2 <HAL_RCC_OscConfig+0x20e>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80026c4:	68a3      	ldr	r3, [r4, #8]
 80026c6:	2b01      	cmp	r3, #1
 80026c8:	f000 80eb 	beq.w	80028a2 <HAL_RCC_OscConfig+0x2ce>
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	f000 80b2 	beq.w	8002836 <HAL_RCC_OscConfig+0x262>
 80026d2:	2b05      	cmp	r3, #5
 80026d4:	4b5f      	ldr	r3, [pc, #380]	@ (8002854 <HAL_RCC_OscConfig+0x280>)
 80026d6:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80026d8:	f000 8134 	beq.w	8002944 <HAL_RCC_OscConfig+0x370>
 80026dc:	f022 0201 	bic.w	r2, r2, #1
 80026e0:	671a      	str	r2, [r3, #112]	@ 0x70
 80026e2:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80026e4:	f022 0204 	bic.w	r2, r2, #4
 80026e8:	671a      	str	r2, [r3, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80026ea:	e0df      	b.n	80028ac <HAL_RCC_OscConfig+0x2d8>
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80026ec:	6963      	ldr	r3, [r4, #20]
      __HAL_RCC_LSI_ENABLE();
 80026ee:	4d59      	ldr	r5, [pc, #356]	@ (8002854 <HAL_RCC_OscConfig+0x280>)
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d040      	beq.n	8002776 <HAL_RCC_OscConfig+0x1a2>
      __HAL_RCC_LSI_ENABLE();
 80026f4:	6f6b      	ldr	r3, [r5, #116]	@ 0x74
 80026f6:	f043 0301 	orr.w	r3, r3, #1
 80026fa:	676b      	str	r3, [r5, #116]	@ 0x74
      tickstart = HAL_GetTick();
 80026fc:	f7ff fbc2 	bl	8001e84 <HAL_GetTick>
 8002700:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002702:	e004      	b.n	800270e <HAL_RCC_OscConfig+0x13a>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002704:	f7ff fbbe 	bl	8001e84 <HAL_GetTick>
 8002708:	1b80      	subs	r0, r0, r6
 800270a:	2802      	cmp	r0, #2
 800270c:	d879      	bhi.n	8002802 <HAL_RCC_OscConfig+0x22e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800270e:	6f6b      	ldr	r3, [r5, #116]	@ 0x74
 8002710:	079b      	lsls	r3, r3, #30
 8002712:	d5f7      	bpl.n	8002704 <HAL_RCC_OscConfig+0x130>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002714:	6823      	ldr	r3, [r4, #0]
 8002716:	075e      	lsls	r6, r3, #29
 8002718:	d4ca      	bmi.n	80026b0 <HAL_RCC_OscConfig+0xdc>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800271a:	69a3      	ldr	r3, [r4, #24]
 800271c:	b1cb      	cbz	r3, 8002752 <HAL_RCC_OscConfig+0x17e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800271e:	4d4d      	ldr	r5, [pc, #308]	@ (8002854 <HAL_RCC_OscConfig+0x280>)
 8002720:	68aa      	ldr	r2, [r5, #8]
 8002722:	f002 020c 	and.w	r2, r2, #12
 8002726:	2a08      	cmp	r2, #8
 8002728:	f000 80d3 	beq.w	80028d2 <HAL_RCC_OscConfig+0x2fe>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800272c:	2b02      	cmp	r3, #2
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800272e:	682b      	ldr	r3, [r5, #0]
 8002730:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002734:	602b      	str	r3, [r5, #0]
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002736:	f000 810f 	beq.w	8002958 <HAL_RCC_OscConfig+0x384>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800273a:	f7ff fba3 	bl	8001e84 <HAL_GetTick>
 800273e:	4604      	mov	r4, r0

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002740:	e004      	b.n	800274c <HAL_RCC_OscConfig+0x178>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002742:	f7ff fb9f 	bl	8001e84 <HAL_GetTick>
 8002746:	1b00      	subs	r0, r0, r4
 8002748:	2802      	cmp	r0, #2
 800274a:	d85a      	bhi.n	8002802 <HAL_RCC_OscConfig+0x22e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800274c:	682b      	ldr	r3, [r5, #0]
 800274e:	019b      	lsls	r3, r3, #6
 8002750:	d4f7      	bmi.n	8002742 <HAL_RCC_OscConfig+0x16e>
      {
        return HAL_ERROR;
      }
    }
  }
  return HAL_OK;
 8002752:	2000      	movs	r0, #0
}
 8002754:	b002      	add	sp, #8
 8002756:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800275a:	6852      	ldr	r2, [r2, #4]
 800275c:	0251      	lsls	r1, r2, #9
 800275e:	d485      	bmi.n	800266c <HAL_RCC_OscConfig+0x98>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002760:	4a3c      	ldr	r2, [pc, #240]	@ (8002854 <HAL_RCC_OscConfig+0x280>)
 8002762:	6812      	ldr	r2, [r2, #0]
 8002764:	0792      	lsls	r2, r2, #30
 8002766:	d530      	bpl.n	80027ca <HAL_RCC_OscConfig+0x1f6>
 8002768:	68e2      	ldr	r2, [r4, #12]
 800276a:	2a01      	cmp	r2, #1
 800276c:	d02d      	beq.n	80027ca <HAL_RCC_OscConfig+0x1f6>
    return HAL_ERROR;
 800276e:	2001      	movs	r0, #1
}
 8002770:	b002      	add	sp, #8
 8002772:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_LSI_DISABLE();
 8002776:	6f6b      	ldr	r3, [r5, #116]	@ 0x74
 8002778:	f023 0301 	bic.w	r3, r3, #1
 800277c:	676b      	str	r3, [r5, #116]	@ 0x74
      tickstart = HAL_GetTick();
 800277e:	f7ff fb81 	bl	8001e84 <HAL_GetTick>
 8002782:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002784:	e004      	b.n	8002790 <HAL_RCC_OscConfig+0x1bc>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002786:	f7ff fb7d 	bl	8001e84 <HAL_GetTick>
 800278a:	1b80      	subs	r0, r0, r6
 800278c:	2802      	cmp	r0, #2
 800278e:	d838      	bhi.n	8002802 <HAL_RCC_OscConfig+0x22e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002790:	6f6b      	ldr	r3, [r5, #116]	@ 0x74
 8002792:	079f      	lsls	r7, r3, #30
 8002794:	d4f7      	bmi.n	8002786 <HAL_RCC_OscConfig+0x1b2>
 8002796:	e7bd      	b.n	8002714 <HAL_RCC_OscConfig+0x140>
      __HAL_RCC_PWR_CLK_ENABLE();
 8002798:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
      pwrclkchanged = SET;
 800279a:	2501      	movs	r5, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 800279c:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 80027a0:	641a      	str	r2, [r3, #64]	@ 0x40
 80027a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027a4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80027a8:	9301      	str	r3, [sp, #4]
 80027aa:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80027ac:	e785      	b.n	80026ba <HAL_RCC_OscConfig+0xe6>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80027ae:	684a      	ldr	r2, [r1, #4]
 80027b0:	0251      	lsls	r1, r2, #9
 80027b2:	f57f af26 	bpl.w	8002602 <HAL_RCC_OscConfig+0x2e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80027b6:	4a27      	ldr	r2, [pc, #156]	@ (8002854 <HAL_RCC_OscConfig+0x280>)
 80027b8:	6812      	ldr	r2, [r2, #0]
 80027ba:	0392      	lsls	r2, r2, #14
 80027bc:	f57f af4a 	bpl.w	8002654 <HAL_RCC_OscConfig+0x80>
 80027c0:	6862      	ldr	r2, [r4, #4]
 80027c2:	2a00      	cmp	r2, #0
 80027c4:	f47f af46 	bne.w	8002654 <HAL_RCC_OscConfig+0x80>
 80027c8:	e7d1      	b.n	800276e <HAL_RCC_OscConfig+0x19a>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80027ca:	4922      	ldr	r1, [pc, #136]	@ (8002854 <HAL_RCC_OscConfig+0x280>)
 80027cc:	6920      	ldr	r0, [r4, #16]
 80027ce:	680a      	ldr	r2, [r1, #0]
 80027d0:	f022 02f8 	bic.w	r2, r2, #248	@ 0xf8
 80027d4:	ea42 02c0 	orr.w	r2, r2, r0, lsl #3
 80027d8:	600a      	str	r2, [r1, #0]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80027da:	071a      	lsls	r2, r3, #28
 80027dc:	f57f af66 	bpl.w	80026ac <HAL_RCC_OscConfig+0xd8>
 80027e0:	e784      	b.n	80026ec <HAL_RCC_OscConfig+0x118>
      PWR->CR1 |= PWR_CR1_DBP;
 80027e2:	6833      	ldr	r3, [r6, #0]
 80027e4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80027e8:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 80027ea:	f7ff fb4b 	bl	8001e84 <HAL_GetTick>
 80027ee:	4607      	mov	r7, r0
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80027f0:	6833      	ldr	r3, [r6, #0]
 80027f2:	05d9      	lsls	r1, r3, #23
 80027f4:	f53f af66 	bmi.w	80026c4 <HAL_RCC_OscConfig+0xf0>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80027f8:	f7ff fb44 	bl	8001e84 <HAL_GetTick>
 80027fc:	1bc0      	subs	r0, r0, r7
 80027fe:	2864      	cmp	r0, #100	@ 0x64
 8002800:	d9f6      	bls.n	80027f0 <HAL_RCC_OscConfig+0x21c>
            return HAL_TIMEOUT;
 8002802:	2003      	movs	r0, #3
}
 8002804:	b002      	add	sp, #8
 8002806:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800280a:	4d12      	ldr	r5, [pc, #72]	@ (8002854 <HAL_RCC_OscConfig+0x280>)
 800280c:	682b      	ldr	r3, [r5, #0]
 800280e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002812:	602b      	str	r3, [r5, #0]
 8002814:	682b      	ldr	r3, [r5, #0]
 8002816:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800281a:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800281c:	f7ff fb32 	bl	8001e84 <HAL_GetTick>
 8002820:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002822:	e004      	b.n	800282e <HAL_RCC_OscConfig+0x25a>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002824:	f7ff fb2e 	bl	8001e84 <HAL_GetTick>
 8002828:	1b80      	subs	r0, r0, r6
 800282a:	2864      	cmp	r0, #100	@ 0x64
 800282c:	d8e9      	bhi.n	8002802 <HAL_RCC_OscConfig+0x22e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800282e:	682b      	ldr	r3, [r5, #0]
 8002830:	039f      	lsls	r7, r3, #14
 8002832:	d4f7      	bmi.n	8002824 <HAL_RCC_OscConfig+0x250>
 8002834:	e70d      	b.n	8002652 <HAL_RCC_OscConfig+0x7e>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002836:	4e07      	ldr	r6, [pc, #28]	@ (8002854 <HAL_RCC_OscConfig+0x280>)
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002838:	f241 3888 	movw	r8, #5000	@ 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800283c:	6f33      	ldr	r3, [r6, #112]	@ 0x70
 800283e:	f023 0301 	bic.w	r3, r3, #1
 8002842:	6733      	str	r3, [r6, #112]	@ 0x70
 8002844:	6f33      	ldr	r3, [r6, #112]	@ 0x70
 8002846:	f023 0304 	bic.w	r3, r3, #4
 800284a:	6733      	str	r3, [r6, #112]	@ 0x70
      tickstart = HAL_GetTick();
 800284c:	f7ff fb1a 	bl	8001e84 <HAL_GetTick>
 8002850:	4607      	mov	r7, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002852:	e008      	b.n	8002866 <HAL_RCC_OscConfig+0x292>
 8002854:	40023800 	.word	0x40023800
 8002858:	40007000 	.word	0x40007000
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800285c:	f7ff fb12 	bl	8001e84 <HAL_GetTick>
 8002860:	1bc0      	subs	r0, r0, r7
 8002862:	4540      	cmp	r0, r8
 8002864:	d8cd      	bhi.n	8002802 <HAL_RCC_OscConfig+0x22e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002866:	6f33      	ldr	r3, [r6, #112]	@ 0x70
 8002868:	079b      	lsls	r3, r3, #30
 800286a:	d4f7      	bmi.n	800285c <HAL_RCC_OscConfig+0x288>
    if (pwrclkchanged == SET)
 800286c:	2d00      	cmp	r5, #0
 800286e:	f43f af54 	beq.w	800271a <HAL_RCC_OscConfig+0x146>
      __HAL_RCC_PWR_CLK_DISABLE();
 8002872:	4a52      	ldr	r2, [pc, #328]	@ (80029bc <HAL_RCC_OscConfig+0x3e8>)
 8002874:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8002876:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800287a:	6413      	str	r3, [r2, #64]	@ 0x40
 800287c:	e74d      	b.n	800271a <HAL_RCC_OscConfig+0x146>
        __HAL_RCC_HSI_DISABLE();
 800287e:	682b      	ldr	r3, [r5, #0]
 8002880:	f023 0301 	bic.w	r3, r3, #1
 8002884:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8002886:	f7ff fafd 	bl	8001e84 <HAL_GetTick>
 800288a:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800288c:	e004      	b.n	8002898 <HAL_RCC_OscConfig+0x2c4>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800288e:	f7ff faf9 	bl	8001e84 <HAL_GetTick>
 8002892:	1b80      	subs	r0, r0, r6
 8002894:	2802      	cmp	r0, #2
 8002896:	d8b4      	bhi.n	8002802 <HAL_RCC_OscConfig+0x22e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002898:	682b      	ldr	r3, [r5, #0]
 800289a:	0799      	lsls	r1, r3, #30
 800289c:	d4f7      	bmi.n	800288e <HAL_RCC_OscConfig+0x2ba>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800289e:	6823      	ldr	r3, [r4, #0]
 80028a0:	e702      	b.n	80026a8 <HAL_RCC_OscConfig+0xd4>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80028a2:	4a46      	ldr	r2, [pc, #280]	@ (80029bc <HAL_RCC_OscConfig+0x3e8>)
 80028a4:	6f13      	ldr	r3, [r2, #112]	@ 0x70
 80028a6:	f043 0301 	orr.w	r3, r3, #1
 80028aa:	6713      	str	r3, [r2, #112]	@ 0x70
      tickstart = HAL_GetTick();
 80028ac:	f7ff faea 	bl	8001e84 <HAL_GetTick>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80028b0:	4f42      	ldr	r7, [pc, #264]	@ (80029bc <HAL_RCC_OscConfig+0x3e8>)
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80028b2:	f241 3888 	movw	r8, #5000	@ 0x1388
      tickstart = HAL_GetTick();
 80028b6:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80028b8:	e004      	b.n	80028c4 <HAL_RCC_OscConfig+0x2f0>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80028ba:	f7ff fae3 	bl	8001e84 <HAL_GetTick>
 80028be:	1b80      	subs	r0, r0, r6
 80028c0:	4540      	cmp	r0, r8
 80028c2:	d89e      	bhi.n	8002802 <HAL_RCC_OscConfig+0x22e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80028c4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80028c6:	079a      	lsls	r2, r3, #30
 80028c8:	d5f7      	bpl.n	80028ba <HAL_RCC_OscConfig+0x2e6>
    if (pwrclkchanged == SET)
 80028ca:	2d00      	cmp	r5, #0
 80028cc:	f43f af25 	beq.w	800271a <HAL_RCC_OscConfig+0x146>
 80028d0:	e7cf      	b.n	8002872 <HAL_RCC_OscConfig+0x29e>
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80028d2:	2b01      	cmp	r3, #1
      pll_config = RCC->PLLCFGR;
 80028d4:	686a      	ldr	r2, [r5, #4]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80028d6:	f43f af4a 	beq.w	800276e <HAL_RCC_OscConfig+0x19a>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80028da:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80028de:	69e1      	ldr	r1, [r4, #28]
 80028e0:	428b      	cmp	r3, r1
 80028e2:	f47f af44 	bne.w	800276e <HAL_RCC_OscConfig+0x19a>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80028e6:	f002 033f 	and.w	r3, r2, #63	@ 0x3f
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80028ea:	6a21      	ldr	r1, [r4, #32]
 80028ec:	428b      	cmp	r3, r1
 80028ee:	f47f af3e 	bne.w	800276e <HAL_RCC_OscConfig+0x19a>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80028f2:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80028f6:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 80028f8:	4013      	ands	r3, r2
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80028fa:	ebb3 1f81 	cmp.w	r3, r1, lsl #6
 80028fe:	f47f af36 	bne.w	800276e <HAL_RCC_OscConfig+0x19a>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002902:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8002904:	f402 3140 	and.w	r1, r2, #196608	@ 0x30000
 8002908:	085b      	lsrs	r3, r3, #1
 800290a:	3b01      	subs	r3, #1
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800290c:	ebb1 4f03 	cmp.w	r1, r3, lsl #16
 8002910:	f47f af2d 	bne.w	800276e <HAL_RCC_OscConfig+0x19a>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002914:	f002 6370 	and.w	r3, r2, #251658240	@ 0xf000000
 8002918:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800291a:	ebb3 6f01 	cmp.w	r3, r1, lsl #24
 800291e:	f47f af26 	bne.w	800276e <HAL_RCC_OscConfig+0x19a>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8002922:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8002924:	f002 42e0 	and.w	r2, r2, #1879048192	@ 0x70000000
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002928:	ebb2 7f03 	cmp.w	r2, r3, lsl #28
 800292c:	bf14      	ite	ne
 800292e:	2001      	movne	r0, #1
 8002930:	2000      	moveq	r0, #0
 8002932:	e70f      	b.n	8002754 <HAL_RCC_OscConfig+0x180>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002934:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8002938:	601a      	str	r2, [r3, #0]
 800293a:	681a      	ldr	r2, [r3, #0]
 800293c:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8002940:	601a      	str	r2, [r3, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002942:	e678      	b.n	8002636 <HAL_RCC_OscConfig+0x62>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002944:	f042 0204 	orr.w	r2, r2, #4
 8002948:	671a      	str	r2, [r3, #112]	@ 0x70
 800294a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800294c:	f042 0201 	orr.w	r2, r2, #1
 8002950:	671a      	str	r2, [r3, #112]	@ 0x70
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002952:	e7ab      	b.n	80028ac <HAL_RCC_OscConfig+0x2d8>
    return HAL_ERROR;
 8002954:	2001      	movs	r0, #1
}
 8002956:	4770      	bx	lr
        tickstart = HAL_GetTick();
 8002958:	f7ff fa94 	bl	8001e84 <HAL_GetTick>
 800295c:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800295e:	e005      	b.n	800296c <HAL_RCC_OscConfig+0x398>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002960:	f7ff fa90 	bl	8001e84 <HAL_GetTick>
 8002964:	1b80      	subs	r0, r0, r6
 8002966:	2802      	cmp	r0, #2
 8002968:	f63f af4b 	bhi.w	8002802 <HAL_RCC_OscConfig+0x22e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800296c:	682b      	ldr	r3, [r5, #0]
 800296e:	0199      	lsls	r1, r3, #6
 8002970:	d4f6      	bmi.n	8002960 <HAL_RCC_OscConfig+0x38c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002972:	e9d4 3107 	ldrd	r3, r1, [r4, #28]
 8002976:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8002978:	430b      	orrs	r3, r1
 800297a:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800297c:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8002980:	e9d4 200a 	ldrd	r2, r0, [r4, #40]	@ 0x28
 8002984:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 8002988:	0852      	lsrs	r2, r2, #1
 800298a:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
 800298e:	3a01      	subs	r2, #1
 8002990:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8002994:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8002996:	682b      	ldr	r3, [r5, #0]
 8002998:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800299c:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800299e:	f7ff fa71 	bl	8001e84 <HAL_GetTick>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80029a2:	4d06      	ldr	r5, [pc, #24]	@ (80029bc <HAL_RCC_OscConfig+0x3e8>)
        tickstart = HAL_GetTick();
 80029a4:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80029a6:	e005      	b.n	80029b4 <HAL_RCC_OscConfig+0x3e0>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80029a8:	f7ff fa6c 	bl	8001e84 <HAL_GetTick>
 80029ac:	1b00      	subs	r0, r0, r4
 80029ae:	2802      	cmp	r0, #2
 80029b0:	f63f af27 	bhi.w	8002802 <HAL_RCC_OscConfig+0x22e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80029b4:	682b      	ldr	r3, [r5, #0]
 80029b6:	019a      	lsls	r2, r3, #6
 80029b8:	d5f6      	bpl.n	80029a8 <HAL_RCC_OscConfig+0x3d4>
 80029ba:	e6ca      	b.n	8002752 <HAL_RCC_OscConfig+0x17e>
 80029bc:	40023800 	.word	0x40023800

080029c0 <HAL_RCC_ClockConfig>:
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
  uint32_t tickstart = 0;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80029c0:	2800      	cmp	r0, #0
 80029c2:	f000 80b3 	beq.w	8002b2c <HAL_RCC_ClockConfig+0x16c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80029c6:	4a61      	ldr	r2, [pc, #388]	@ (8002b4c <HAL_RCC_ClockConfig+0x18c>)
 80029c8:	6813      	ldr	r3, [r2, #0]
 80029ca:	f003 030f 	and.w	r3, r3, #15
 80029ce:	428b      	cmp	r3, r1
{
 80029d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80029d4:	4604      	mov	r4, r0
 80029d6:	460d      	mov	r5, r1
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80029d8:	d20c      	bcs.n	80029f4 <HAL_RCC_ClockConfig+0x34>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80029da:	6813      	ldr	r3, [r2, #0]
 80029dc:	f023 030f 	bic.w	r3, r3, #15
 80029e0:	430b      	orrs	r3, r1
 80029e2:	6013      	str	r3, [r2, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80029e4:	6813      	ldr	r3, [r2, #0]
 80029e6:	f003 030f 	and.w	r3, r3, #15
 80029ea:	428b      	cmp	r3, r1
 80029ec:	d002      	beq.n	80029f4 <HAL_RCC_ClockConfig+0x34>
    return HAL_ERROR;
 80029ee:	2001      	movs	r0, #1

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);

  return HAL_OK;
}
 80029f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80029f4:	6823      	ldr	r3, [r4, #0]
 80029f6:	0798      	lsls	r0, r3, #30
 80029f8:	d514      	bpl.n	8002a24 <HAL_RCC_ClockConfig+0x64>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80029fa:	0759      	lsls	r1, r3, #29
 80029fc:	d504      	bpl.n	8002a08 <HAL_RCC_ClockConfig+0x48>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80029fe:	4954      	ldr	r1, [pc, #336]	@ (8002b50 <HAL_RCC_ClockConfig+0x190>)
 8002a00:	688a      	ldr	r2, [r1, #8]
 8002a02:	f442 52e0 	orr.w	r2, r2, #7168	@ 0x1c00
 8002a06:	608a      	str	r2, [r1, #8]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a08:	071a      	lsls	r2, r3, #28
 8002a0a:	d504      	bpl.n	8002a16 <HAL_RCC_ClockConfig+0x56>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002a0c:	4950      	ldr	r1, [pc, #320]	@ (8002b50 <HAL_RCC_ClockConfig+0x190>)
 8002a0e:	688a      	ldr	r2, [r1, #8]
 8002a10:	f442 4260 	orr.w	r2, r2, #57344	@ 0xe000
 8002a14:	608a      	str	r2, [r1, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002a16:	494e      	ldr	r1, [pc, #312]	@ (8002b50 <HAL_RCC_ClockConfig+0x190>)
 8002a18:	68a0      	ldr	r0, [r4, #8]
 8002a1a:	688a      	ldr	r2, [r1, #8]
 8002a1c:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
 8002a20:	4302      	orrs	r2, r0
 8002a22:	608a      	str	r2, [r1, #8]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002a24:	07df      	lsls	r7, r3, #31
 8002a26:	d520      	bpl.n	8002a6a <HAL_RCC_ClockConfig+0xaa>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002a28:	6862      	ldr	r2, [r4, #4]
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a2a:	4b49      	ldr	r3, [pc, #292]	@ (8002b50 <HAL_RCC_ClockConfig+0x190>)
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002a2c:	2a01      	cmp	r2, #1
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a2e:	681b      	ldr	r3, [r3, #0]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002a30:	d07e      	beq.n	8002b30 <HAL_RCC_ClockConfig+0x170>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002a32:	2a02      	cmp	r2, #2
 8002a34:	d077      	beq.n	8002b26 <HAL_RCC_ClockConfig+0x166>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a36:	0799      	lsls	r1, r3, #30
 8002a38:	d5d9      	bpl.n	80029ee <HAL_RCC_ClockConfig+0x2e>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002a3a:	4e45      	ldr	r6, [pc, #276]	@ (8002b50 <HAL_RCC_ClockConfig+0x190>)
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002a3c:	f241 3888 	movw	r8, #5000	@ 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002a40:	68b3      	ldr	r3, [r6, #8]
 8002a42:	f023 0303 	bic.w	r3, r3, #3
 8002a46:	4313      	orrs	r3, r2
 8002a48:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8002a4a:	f7ff fa1b 	bl	8001e84 <HAL_GetTick>
 8002a4e:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a50:	e004      	b.n	8002a5c <HAL_RCC_ClockConfig+0x9c>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002a52:	f7ff fa17 	bl	8001e84 <HAL_GetTick>
 8002a56:	1bc0      	subs	r0, r0, r7
 8002a58:	4540      	cmp	r0, r8
 8002a5a:	d86c      	bhi.n	8002b36 <HAL_RCC_ClockConfig+0x176>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a5c:	68b3      	ldr	r3, [r6, #8]
 8002a5e:	6862      	ldr	r2, [r4, #4]
 8002a60:	f003 030c 	and.w	r3, r3, #12
 8002a64:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8002a68:	d1f3      	bne.n	8002a52 <HAL_RCC_ClockConfig+0x92>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002a6a:	4a38      	ldr	r2, [pc, #224]	@ (8002b4c <HAL_RCC_ClockConfig+0x18c>)
 8002a6c:	6813      	ldr	r3, [r2, #0]
 8002a6e:	f003 030f 	and.w	r3, r3, #15
 8002a72:	42ab      	cmp	r3, r5
 8002a74:	d909      	bls.n	8002a8a <HAL_RCC_ClockConfig+0xca>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a76:	6813      	ldr	r3, [r2, #0]
 8002a78:	f023 030f 	bic.w	r3, r3, #15
 8002a7c:	432b      	orrs	r3, r5
 8002a7e:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a80:	6813      	ldr	r3, [r2, #0]
 8002a82:	f003 030f 	and.w	r3, r3, #15
 8002a86:	42ab      	cmp	r3, r5
 8002a88:	d1b1      	bne.n	80029ee <HAL_RCC_ClockConfig+0x2e>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a8a:	6823      	ldr	r3, [r4, #0]
 8002a8c:	075a      	lsls	r2, r3, #29
 8002a8e:	d506      	bpl.n	8002a9e <HAL_RCC_ClockConfig+0xde>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002a90:	492f      	ldr	r1, [pc, #188]	@ (8002b50 <HAL_RCC_ClockConfig+0x190>)
 8002a92:	68e0      	ldr	r0, [r4, #12]
 8002a94:	688a      	ldr	r2, [r1, #8]
 8002a96:	f422 52e0 	bic.w	r2, r2, #7168	@ 0x1c00
 8002a9a:	4302      	orrs	r2, r0
 8002a9c:	608a      	str	r2, [r1, #8]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a9e:	071b      	lsls	r3, r3, #28
 8002aa0:	d42f      	bmi.n	8002b02 <HAL_RCC_ClockConfig+0x142>
{
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
  uint32_t sysclockfreq = 0;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002aa2:	492b      	ldr	r1, [pc, #172]	@ (8002b50 <HAL_RCC_ClockConfig+0x190>)
 8002aa4:	688b      	ldr	r3, [r1, #8]
 8002aa6:	f003 030c 	and.w	r3, r3, #12
 8002aaa:	2b04      	cmp	r3, #4
 8002aac:	d037      	beq.n	8002b1e <HAL_RCC_ClockConfig+0x15e>
 8002aae:	2b08      	cmp	r3, #8
 8002ab0:	d137      	bne.n	8002b22 <HAL_RCC_ClockConfig+0x162>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002ab2:	684a      	ldr	r2, [r1, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8002ab4:	684b      	ldr	r3, [r1, #4]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002ab6:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002aba:	6849      	ldr	r1, [r1, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8002abc:	f413 0380 	ands.w	r3, r3, #4194304	@ 0x400000
 8002ac0:	d03b      	beq.n	8002b3a <HAL_RCC_ClockConfig+0x17a>
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002ac2:	4824      	ldr	r0, [pc, #144]	@ (8002b54 <HAL_RCC_ClockConfig+0x194>)
 8002ac4:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8002ac8:	2300      	movs	r3, #0
 8002aca:	fba1 0100 	umull	r0, r1, r1, r0
 8002ace:	f7fd fc0f 	bl	80002f0 <__aeabi_uldivmod>
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8002ad2:	4b1f      	ldr	r3, [pc, #124]	@ (8002b50 <HAL_RCC_ClockConfig+0x190>)
 8002ad4:	685b      	ldr	r3, [r3, #4]
 8002ad6:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8002ada:	3301      	adds	r3, #1
 8002adc:	005b      	lsls	r3, r3, #1

      sysclockfreq = pllvco / pllp;
 8002ade:	fbb0 f3f3 	udiv	r3, r0, r3
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002ae2:	4a1b      	ldr	r2, [pc, #108]	@ (8002b50 <HAL_RCC_ClockConfig+0x190>)
 8002ae4:	4c1c      	ldr	r4, [pc, #112]	@ (8002b58 <HAL_RCC_ClockConfig+0x198>)
 8002ae6:	6892      	ldr	r2, [r2, #8]
  HAL_InitTick(uwTickPrio);
 8002ae8:	481c      	ldr	r0, [pc, #112]	@ (8002b5c <HAL_RCC_ClockConfig+0x19c>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002aea:	f3c2 1203 	ubfx	r2, r2, #4, #4
 8002aee:	491c      	ldr	r1, [pc, #112]	@ (8002b60 <HAL_RCC_ClockConfig+0x1a0>)
  HAL_InitTick(uwTickPrio);
 8002af0:	6800      	ldr	r0, [r0, #0]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002af2:	5ca2      	ldrb	r2, [r4, r2]
 8002af4:	40d3      	lsrs	r3, r2
 8002af6:	600b      	str	r3, [r1, #0]
  HAL_InitTick(uwTickPrio);
 8002af8:	f7ff f988 	bl	8001e0c <HAL_InitTick>
  return HAL_OK;
 8002afc:	2000      	movs	r0, #0
}
 8002afe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002b02:	4a13      	ldr	r2, [pc, #76]	@ (8002b50 <HAL_RCC_ClockConfig+0x190>)
 8002b04:	6921      	ldr	r1, [r4, #16]
 8002b06:	6893      	ldr	r3, [r2, #8]
 8002b08:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 8002b0c:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002b10:	490f      	ldr	r1, [pc, #60]	@ (8002b50 <HAL_RCC_ClockConfig+0x190>)
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002b12:	6093      	str	r3, [r2, #8]
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002b14:	688b      	ldr	r3, [r1, #8]
 8002b16:	f003 030c 	and.w	r3, r3, #12
 8002b1a:	2b04      	cmp	r3, #4
 8002b1c:	d1c7      	bne.n	8002aae <HAL_RCC_ClockConfig+0xee>
 8002b1e:	4b0d      	ldr	r3, [pc, #52]	@ (8002b54 <HAL_RCC_ClockConfig+0x194>)
 8002b20:	e7df      	b.n	8002ae2 <HAL_RCC_ClockConfig+0x122>
      sysclockfreq = HSI_VALUE;
 8002b22:	4b10      	ldr	r3, [pc, #64]	@ (8002b64 <HAL_RCC_ClockConfig+0x1a4>)
 8002b24:	e7dd      	b.n	8002ae2 <HAL_RCC_ClockConfig+0x122>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002b26:	0198      	lsls	r0, r3, #6
 8002b28:	d487      	bmi.n	8002a3a <HAL_RCC_ClockConfig+0x7a>
 8002b2a:	e760      	b.n	80029ee <HAL_RCC_ClockConfig+0x2e>
    return HAL_ERROR;
 8002b2c:	2001      	movs	r0, #1
}
 8002b2e:	4770      	bx	lr
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b30:	039e      	lsls	r6, r3, #14
 8002b32:	d482      	bmi.n	8002a3a <HAL_RCC_ClockConfig+0x7a>
 8002b34:	e75b      	b.n	80029ee <HAL_RCC_ClockConfig+0x2e>
        return HAL_TIMEOUT;
 8002b36:	2003      	movs	r0, #3
 8002b38:	e75a      	b.n	80029f0 <HAL_RCC_ClockConfig+0x30>
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002b3a:	480a      	ldr	r0, [pc, #40]	@ (8002b64 <HAL_RCC_ClockConfig+0x1a4>)
 8002b3c:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8002b40:	fba1 0100 	umull	r0, r1, r1, r0
 8002b44:	f7fd fbd4 	bl	80002f0 <__aeabi_uldivmod>
 8002b48:	e7c3      	b.n	8002ad2 <HAL_RCC_ClockConfig+0x112>
 8002b4a:	bf00      	nop
 8002b4c:	40023c00 	.word	0x40023c00
 8002b50:	40023800 	.word	0x40023800
 8002b54:	007a1200 	.word	0x007a1200
 8002b58:	08007a98 	.word	0x08007a98
 8002b5c:	20000020 	.word	0x20000020
 8002b60:	20000018 	.word	0x20000018
 8002b64:	00f42400 	.word	0x00f42400

08002b68 <HAL_RCC_GetSysClockFreq>:
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002b68:	4916      	ldr	r1, [pc, #88]	@ (8002bc4 <HAL_RCC_GetSysClockFreq+0x5c>)
{
 8002b6a:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002b6c:	688b      	ldr	r3, [r1, #8]
 8002b6e:	f003 030c 	and.w	r3, r3, #12
 8002b72:	2b04      	cmp	r3, #4
 8002b74:	d01b      	beq.n	8002bae <HAL_RCC_GetSysClockFreq+0x46>
 8002b76:	2b08      	cmp	r3, #8
 8002b78:	d001      	beq.n	8002b7e <HAL_RCC_GetSysClockFreq+0x16>
      sysclockfreq = HSI_VALUE;
 8002b7a:	4813      	ldr	r0, [pc, #76]	@ (8002bc8 <HAL_RCC_GetSysClockFreq+0x60>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8002b7c:	bd08      	pop	{r3, pc}
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002b7e:	684a      	ldr	r2, [r1, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8002b80:	684b      	ldr	r3, [r1, #4]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002b82:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002b86:	6849      	ldr	r1, [r1, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8002b88:	f413 0380 	ands.w	r3, r3, #4194304	@ 0x400000
 8002b8c:	d111      	bne.n	8002bb2 <HAL_RCC_GetSysClockFreq+0x4a>
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002b8e:	480e      	ldr	r0, [pc, #56]	@ (8002bc8 <HAL_RCC_GetSysClockFreq+0x60>)
 8002b90:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8002b94:	fba1 0100 	umull	r0, r1, r1, r0
 8002b98:	f7fd fbaa 	bl	80002f0 <__aeabi_uldivmod>
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8002b9c:	4b09      	ldr	r3, [pc, #36]	@ (8002bc4 <HAL_RCC_GetSysClockFreq+0x5c>)
 8002b9e:	685b      	ldr	r3, [r3, #4]
 8002ba0:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8002ba4:	3301      	adds	r3, #1
 8002ba6:	005b      	lsls	r3, r3, #1
      sysclockfreq = pllvco / pllp;
 8002ba8:	fbb0 f0f3 	udiv	r0, r0, r3
}
 8002bac:	bd08      	pop	{r3, pc}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002bae:	4807      	ldr	r0, [pc, #28]	@ (8002bcc <HAL_RCC_GetSysClockFreq+0x64>)
}
 8002bb0:	bd08      	pop	{r3, pc}
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002bb2:	4806      	ldr	r0, [pc, #24]	@ (8002bcc <HAL_RCC_GetSysClockFreq+0x64>)
 8002bb4:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8002bb8:	2300      	movs	r3, #0
 8002bba:	fba1 0100 	umull	r0, r1, r1, r0
 8002bbe:	f7fd fb97 	bl	80002f0 <__aeabi_uldivmod>
 8002bc2:	e7eb      	b.n	8002b9c <HAL_RCC_GetSysClockFreq+0x34>
 8002bc4:	40023800 	.word	0x40023800
 8002bc8:	00f42400 	.word	0x00f42400
 8002bcc:	007a1200 	.word	0x007a1200

08002bd0 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002bd0:	4b04      	ldr	r3, [pc, #16]	@ (8002be4 <HAL_RCC_GetPCLK1Freq+0x14>)
  return SystemCoreClock;
 8002bd2:	4905      	ldr	r1, [pc, #20]	@ (8002be8 <HAL_RCC_GetPCLK1Freq+0x18>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002bd4:	689b      	ldr	r3, [r3, #8]
 8002bd6:	4a05      	ldr	r2, [pc, #20]	@ (8002bec <HAL_RCC_GetPCLK1Freq+0x1c>)
 8002bd8:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8002bdc:	6808      	ldr	r0, [r1, #0]
 8002bde:	5cd3      	ldrb	r3, [r2, r3]
}
 8002be0:	40d8      	lsrs	r0, r3
 8002be2:	4770      	bx	lr
 8002be4:	40023800 	.word	0x40023800
 8002be8:	20000018 	.word	0x20000018
 8002bec:	08007a90 	.word	0x08007a90

08002bf0 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002bf0:	4b04      	ldr	r3, [pc, #16]	@ (8002c04 <HAL_RCC_GetPCLK2Freq+0x14>)
  return SystemCoreClock;
 8002bf2:	4905      	ldr	r1, [pc, #20]	@ (8002c08 <HAL_RCC_GetPCLK2Freq+0x18>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002bf4:	689b      	ldr	r3, [r3, #8]
 8002bf6:	4a05      	ldr	r2, [pc, #20]	@ (8002c0c <HAL_RCC_GetPCLK2Freq+0x1c>)
 8002bf8:	f3c3 3342 	ubfx	r3, r3, #13, #3
 8002bfc:	6808      	ldr	r0, [r1, #0]
 8002bfe:	5cd3      	ldrb	r3, [r2, r3]
}
 8002c00:	40d8      	lsrs	r0, r3
 8002c02:	4770      	bx	lr
 8002c04:	40023800 	.word	0x40023800
 8002c08:	20000018 	.word	0x20000018
 8002c0c:	08007a90 	.word	0x08007a90

08002c10 <HAL_RCCEx_PeriphCLKConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8002c10:	6803      	ldr	r3, [r0, #0]
{
 8002c12:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8002c16:	f013 0601 	ands.w	r6, r3, #1
{
 8002c1a:	b083      	sub	sp, #12
 8002c1c:	4604      	mov	r4, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8002c1e:	d00b      	beq.n	8002c38 <HAL_RCCEx_PeriphCLKConfig+0x28>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002c20:	4a94      	ldr	r2, [pc, #592]	@ (8002e74 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002c22:	6891      	ldr	r1, [r2, #8]
 8002c24:	f421 0100 	bic.w	r1, r1, #8388608	@ 0x800000
 8002c28:	6091      	str	r1, [r2, #8]
 8002c2a:	6b46      	ldr	r6, [r0, #52]	@ 0x34
 8002c2c:	6891      	ldr	r1, [r2, #8]
 8002c2e:	4331      	orrs	r1, r6

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8002c30:	fab6 f686 	clz	r6, r6
 8002c34:	0976      	lsrs	r6, r6, #5
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002c36:	6091      	str	r1, [r2, #8]
      plli2sused = 1;
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8002c38:	f413 2500 	ands.w	r5, r3, #524288	@ 0x80000
 8002c3c:	d010      	beq.n	8002c60 <HAL_RCCEx_PeriphCLKConfig+0x50>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002c3e:	498d      	ldr	r1, [pc, #564]	@ (8002e74 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002c40:	6be5      	ldr	r5, [r4, #60]	@ 0x3c
 8002c42:	f8d1 208c 	ldr.w	r2, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8002c46:	f5b5 1f80 	cmp.w	r5, #1048576	@ 0x100000
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002c4a:	f422 1240 	bic.w	r2, r2, #3145728	@ 0x300000
 8002c4e:	ea42 0205 	orr.w	r2, r2, r5
 8002c52:	f8c1 208c 	str.w	r2, [r1, #140]	@ 0x8c
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8002c56:	f000 8239 	beq.w	80030cc <HAL_RCCEx_PeriphCLKConfig+0x4bc>
    {
      plli2sused = 1;
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8002c5a:	fab5 f585 	clz	r5, r5
 8002c5e:	096d      	lsrs	r5, r5, #5
      pllsaiused = 1;
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8002c60:	02d9      	lsls	r1, r3, #11
 8002c62:	d510      	bpl.n	8002c86 <HAL_RCCEx_PeriphCLKConfig+0x76>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002c64:	4883      	ldr	r0, [pc, #524]	@ (8002e74 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002c66:	6c21      	ldr	r1, [r4, #64]	@ 0x40
 8002c68:	f8d0 208c 	ldr.w	r2, [r0, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8002c6c:	f5b1 0f80 	cmp.w	r1, #4194304	@ 0x400000
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002c70:	f422 0240 	bic.w	r2, r2, #12582912	@ 0xc00000
 8002c74:	ea42 0201 	orr.w	r2, r2, r1
 8002c78:	f8c0 208c 	str.w	r2, [r0, #140]	@ 0x8c
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8002c7c:	f000 8229 	beq.w	80030d2 <HAL_RCCEx_PeriphCLKConfig+0x4c2>
      plli2sused = 1;
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
    {
      pllsaiused = 1;
 8002c80:	2900      	cmp	r1, #0
 8002c82:	bf08      	it	eq
 8002c84:	2501      	moveq	r5, #1
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
  {
      plli2sused = 1;
 8002c86:	f013 7f80 	tst.w	r3, #16777216	@ 0x1000000
 8002c8a:	bf18      	it	ne
 8002c8c:	2601      	movne	r6, #1
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002c8e:	069a      	lsls	r2, r3, #26
 8002c90:	f100 81d7 	bmi.w	8003042 <HAL_RCCEx_PeriphCLKConfig+0x432>
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8002c94:	06da      	lsls	r2, r3, #27
 8002c96:	d50c      	bpl.n	8002cb2 <HAL_RCCEx_PeriphCLKConfig+0xa2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8002c98:	4a76      	ldr	r2, [pc, #472]	@ (8002e74 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002c9a:	f8d2 108c 	ldr.w	r1, [r2, #140]	@ 0x8c
 8002c9e:	f021 7180 	bic.w	r1, r1, #16777216	@ 0x1000000
 8002ca2:	f8c2 108c 	str.w	r1, [r2, #140]	@ 0x8c
 8002ca6:	f8d2 108c 	ldr.w	r1, [r2, #140]	@ 0x8c
 8002caa:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8002cac:	4301      	orrs	r1, r0
 8002cae:	f8c2 108c 	str.w	r1, [r2, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002cb2:	045f      	lsls	r7, r3, #17
 8002cb4:	d508      	bpl.n	8002cc8 <HAL_RCCEx_PeriphCLKConfig+0xb8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002cb6:	496f      	ldr	r1, [pc, #444]	@ (8002e74 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002cb8:	6e60      	ldr	r0, [r4, #100]	@ 0x64
 8002cba:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 8002cbe:	f422 3240 	bic.w	r2, r2, #196608	@ 0x30000
 8002cc2:	4302      	orrs	r2, r0
 8002cc4:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002cc8:	0418      	lsls	r0, r3, #16
 8002cca:	d508      	bpl.n	8002cde <HAL_RCCEx_PeriphCLKConfig+0xce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002ccc:	4969      	ldr	r1, [pc, #420]	@ (8002e74 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002cce:	6ea0      	ldr	r0, [r4, #104]	@ 0x68
 8002cd0:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 8002cd4:	f422 2240 	bic.w	r2, r2, #786432	@ 0xc0000
 8002cd8:	4302      	orrs	r2, r0
 8002cda:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002cde:	03d9      	lsls	r1, r3, #15
 8002ce0:	d508      	bpl.n	8002cf4 <HAL_RCCEx_PeriphCLKConfig+0xe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002ce2:	4964      	ldr	r1, [pc, #400]	@ (8002e74 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002ce4:	6ee0      	ldr	r0, [r4, #108]	@ 0x6c
 8002ce6:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 8002cea:	f422 1240 	bic.w	r2, r2, #3145728	@ 0x300000
 8002cee:	4302      	orrs	r2, r0
 8002cf0:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8002cf4:	039a      	lsls	r2, r3, #14
 8002cf6:	d508      	bpl.n	8002d0a <HAL_RCCEx_PeriphCLKConfig+0xfa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8002cf8:	495e      	ldr	r1, [pc, #376]	@ (8002e74 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002cfa:	6f20      	ldr	r0, [r4, #112]	@ 0x70
 8002cfc:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 8002d00:	f422 0240 	bic.w	r2, r2, #12582912	@ 0xc00000
 8002d04:	4302      	orrs	r2, r0
 8002d06:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002d0a:	065f      	lsls	r7, r3, #25
 8002d0c:	d508      	bpl.n	8002d20 <HAL_RCCEx_PeriphCLKConfig+0x110>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002d0e:	4959      	ldr	r1, [pc, #356]	@ (8002e74 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002d10:	6c60      	ldr	r0, [r4, #68]	@ 0x44
 8002d12:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 8002d16:	f022 0203 	bic.w	r2, r2, #3
 8002d1a:	4302      	orrs	r2, r0
 8002d1c:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002d20:	0618      	lsls	r0, r3, #24
 8002d22:	d508      	bpl.n	8002d36 <HAL_RCCEx_PeriphCLKConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002d24:	4953      	ldr	r1, [pc, #332]	@ (8002e74 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002d26:	6ca0      	ldr	r0, [r4, #72]	@ 0x48
 8002d28:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 8002d2c:	f022 020c 	bic.w	r2, r2, #12
 8002d30:	4302      	orrs	r2, r0
 8002d32:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002d36:	05d9      	lsls	r1, r3, #23
 8002d38:	d508      	bpl.n	8002d4c <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002d3a:	494e      	ldr	r1, [pc, #312]	@ (8002e74 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002d3c:	6ce0      	ldr	r0, [r4, #76]	@ 0x4c
 8002d3e:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 8002d42:	f022 0230 	bic.w	r2, r2, #48	@ 0x30
 8002d46:	4302      	orrs	r2, r0
 8002d48:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002d4c:	059a      	lsls	r2, r3, #22
 8002d4e:	d508      	bpl.n	8002d62 <HAL_RCCEx_PeriphCLKConfig+0x152>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002d50:	4948      	ldr	r1, [pc, #288]	@ (8002e74 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002d52:	6d20      	ldr	r0, [r4, #80]	@ 0x50
 8002d54:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 8002d58:	f022 02c0 	bic.w	r2, r2, #192	@ 0xc0
 8002d5c:	4302      	orrs	r2, r0
 8002d5e:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002d62:	055f      	lsls	r7, r3, #21
 8002d64:	d508      	bpl.n	8002d78 <HAL_RCCEx_PeriphCLKConfig+0x168>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002d66:	4943      	ldr	r1, [pc, #268]	@ (8002e74 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002d68:	6d60      	ldr	r0, [r4, #84]	@ 0x54
 8002d6a:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 8002d6e:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8002d72:	4302      	orrs	r2, r0
 8002d74:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8002d78:	0518      	lsls	r0, r3, #20
 8002d7a:	d508      	bpl.n	8002d8e <HAL_RCCEx_PeriphCLKConfig+0x17e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8002d7c:	493d      	ldr	r1, [pc, #244]	@ (8002e74 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002d7e:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002d80:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 8002d84:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8002d88:	4302      	orrs	r2, r0
 8002d8a:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8002d8e:	04d9      	lsls	r1, r3, #19
 8002d90:	d508      	bpl.n	8002da4 <HAL_RCCEx_PeriphCLKConfig+0x194>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8002d92:	4938      	ldr	r1, [pc, #224]	@ (8002e74 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002d94:	6de0      	ldr	r0, [r4, #92]	@ 0x5c
 8002d96:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 8002d9a:	f422 5240 	bic.w	r2, r2, #12288	@ 0x3000
 8002d9e:	4302      	orrs	r2, r0
 8002da0:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8002da4:	049a      	lsls	r2, r3, #18
 8002da6:	d508      	bpl.n	8002dba <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8002da8:	4932      	ldr	r1, [pc, #200]	@ (8002e74 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002daa:	6e20      	ldr	r0, [r4, #96]	@ 0x60
 8002dac:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 8002db0:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8002db4:	4302      	orrs	r2, r0
 8002db6:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8002dba:	025f      	lsls	r7, r3, #9
 8002dbc:	d508      	bpl.n	8002dd0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8002dbe:	492d      	ldr	r1, [pc, #180]	@ (8002e74 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002dc0:	6fa0      	ldr	r0, [r4, #120]	@ 0x78
 8002dc2:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 8002dc6:	f022 6280 	bic.w	r2, r2, #67108864	@ 0x4000000
 8002dca:	4302      	orrs	r2, r0
 8002dcc:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8002dd0:	0298      	lsls	r0, r3, #10
 8002dd2:	d50c      	bpl.n	8002dee <HAL_RCCEx_PeriphCLKConfig+0x1de>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8002dd4:	4927      	ldr	r1, [pc, #156]	@ (8002e74 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002dd6:	6fe0      	ldr	r0, [r4, #124]	@ 0x7c
 8002dd8:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
    {
      pllsaiused = 1;
 8002ddc:	f1b0 6f00 	cmp.w	r0, #134217728	@ 0x8000000
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8002de0:	f022 6200 	bic.w	r2, r2, #134217728	@ 0x8000000
      pllsaiused = 1;
 8002de4:	bf08      	it	eq
 8002de6:	2501      	moveq	r5, #1
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8002de8:	4302      	orrs	r2, r0
 8002dea:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
  {
    pllsaiused = 1;
 8002dee:	f013 0f08 	tst.w	r3, #8
 8002df2:	bf18      	it	ne
 8002df4:	2501      	movne	r5, #1
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8002df6:	0359      	lsls	r1, r3, #13
 8002df8:	d508      	bpl.n	8002e0c <HAL_RCCEx_PeriphCLKConfig+0x1fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002dfa:	491e      	ldr	r1, [pc, #120]	@ (8002e74 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002dfc:	6f60      	ldr	r0, [r4, #116]	@ 0x74
 8002dfe:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 8002e02:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002e06:	4302      	orrs	r2, r0
 8002e08:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8002e0c:	021a      	lsls	r2, r3, #8
 8002e0e:	d509      	bpl.n	8002e24 <HAL_RCCEx_PeriphCLKConfig+0x214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002e10:	4918      	ldr	r1, [pc, #96]	@ (8002e74 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002e12:	f8d4 0080 	ldr.w	r0, [r4, #128]	@ 0x80
 8002e16:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 8002e1a:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 8002e1e:	4302      	orrs	r2, r0
 8002e20:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8002e24:	015f      	lsls	r7, r3, #5
 8002e26:	d509      	bpl.n	8002e3c <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8002e28:	4912      	ldr	r1, [pc, #72]	@ (8002e74 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002e2a:	f8d4 0084 	ldr.w	r0, [r4, #132]	@ 0x84
 8002e2e:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 8002e32:	f022 5200 	bic.w	r2, r2, #536870912	@ 0x20000000
 8002e36:	4302      	orrs	r2, r0
 8002e38:	f8c1 2090 	str.w	r2, [r1, #144]	@ 0x90
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002e3c:	0118      	lsls	r0, r3, #4
 8002e3e:	d509      	bpl.n	8002e54 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002e40:	490c      	ldr	r1, [pc, #48]	@ (8002e74 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002e42:	f8d4 0088 	ldr.w	r0, [r4, #136]	@ 0x88
 8002e46:	f8d1 208c 	ldr.w	r2, [r1, #140]	@ 0x8c
 8002e4a:	f022 7200 	bic.w	r2, r2, #33554432	@ 0x2000000
 8002e4e:	4302      	orrs	r2, r0
 8002e50:	f8c1 208c 	str.w	r2, [r1, #140]	@ 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8002e54:	00d9      	lsls	r1, r3, #3
 8002e56:	d46b      	bmi.n	8002f30 <HAL_RCCEx_PeriphCLKConfig+0x320>
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8002e58:	2e01      	cmp	r6, #1
 8002e5a:	d001      	beq.n	8002e60 <HAL_RCCEx_PeriphCLKConfig+0x250>
 8002e5c:	019a      	lsls	r2, r3, #6
 8002e5e:	d561      	bpl.n	8002f24 <HAL_RCCEx_PeriphCLKConfig+0x314>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8002e60:	4e04      	ldr	r6, [pc, #16]	@ (8002e74 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002e62:	6833      	ldr	r3, [r6, #0]
 8002e64:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8002e68:	6033      	str	r3, [r6, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002e6a:	f7ff f80b 	bl	8001e84 <HAL_GetTick>
 8002e6e:	4607      	mov	r7, r0

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002e70:	e008      	b.n	8002e84 <HAL_RCCEx_PeriphCLKConfig+0x274>
 8002e72:	bf00      	nop
 8002e74:	40023800 	.word	0x40023800
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002e78:	f7ff f804 	bl	8001e84 <HAL_GetTick>
 8002e7c:	1bc3      	subs	r3, r0, r7
 8002e7e:	2b64      	cmp	r3, #100	@ 0x64
 8002e80:	f200 80db 	bhi.w	800303a <HAL_RCCEx_PeriphCLKConfig+0x42a>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002e84:	6833      	ldr	r3, [r6, #0]
 8002e86:	011b      	lsls	r3, r3, #4
 8002e88:	d4f6      	bmi.n	8002e78 <HAL_RCCEx_PeriphCLKConfig+0x268>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8002e8a:	6823      	ldr	r3, [r4, #0]
 8002e8c:	07df      	lsls	r7, r3, #31
 8002e8e:	d512      	bpl.n	8002eb6 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 8002e90:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 8002e92:	b982      	cbnz	r2, 8002eb6 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8002e94:	f8d6 2084 	ldr.w	r2, [r6, #132]	@ 0x84
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8002e98:	f8d6 1084 	ldr.w	r1, [r6, #132]	@ 0x84
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8002e9c:	f402 3240 	and.w	r2, r2, #196608	@ 0x30000
 8002ea0:	f001 6170 	and.w	r1, r1, #251658240	@ 0xf000000
 8002ea4:	430a      	orrs	r2, r1
 8002ea6:	6861      	ldr	r1, [r4, #4]
 8002ea8:	ea42 1281 	orr.w	r2, r2, r1, lsl #6
 8002eac:	68a1      	ldr	r1, [r4, #8]
 8002eae:	ea42 7201 	orr.w	r2, r2, r1, lsl #28
 8002eb2:	f8c6 2084 	str.w	r2, [r6, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8002eb6:	031e      	lsls	r6, r3, #12
 8002eb8:	d504      	bpl.n	8002ec4 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8002eba:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 8002ebc:	f5b2 1f80 	cmp.w	r2, #1048576	@ 0x100000
 8002ec0:	f000 8118 	beq.w	80030f4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 8002ec4:	02d8      	lsls	r0, r3, #11
 8002ec6:	d504      	bpl.n	8002ed2 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8002ec8:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8002eca:	f5b2 0f80 	cmp.w	r2, #4194304	@ 0x400000
 8002ece:	f000 8111 	beq.w	80030f4 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002ed2:	01d9      	lsls	r1, r3, #7
 8002ed4:	d511      	bpl.n	8002efa <HAL_RCCEx_PeriphCLKConfig+0x2ea>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8002ed6:	49a8      	ldr	r1, [pc, #672]	@ (8003178 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 8002ed8:	f8d1 2084 	ldr.w	r2, [r1, #132]	@ 0x84
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8002edc:	f8d1 0084 	ldr.w	r0, [r1, #132]	@ 0x84
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8002ee0:	f002 6270 	and.w	r2, r2, #251658240	@ 0xf000000
 8002ee4:	f000 40e0 	and.w	r0, r0, #1879048192	@ 0x70000000
 8002ee8:	4302      	orrs	r2, r0
 8002eea:	6860      	ldr	r0, [r4, #4]
 8002eec:	ea42 1280 	orr.w	r2, r2, r0, lsl #6
 8002ef0:	6920      	ldr	r0, [r4, #16]
 8002ef2:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8002ef6:	f8c1 2084 	str.w	r2, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8002efa:	019a      	lsls	r2, r3, #6
 8002efc:	f100 80eb 	bmi.w	80030d6 <HAL_RCCEx_PeriphCLKConfig+0x4c6>
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8002f00:	4e9d      	ldr	r6, [pc, #628]	@ (8003178 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 8002f02:	6833      	ldr	r3, [r6, #0]
 8002f04:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002f08:	6033      	str	r3, [r6, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002f0a:	f7fe ffbb 	bl	8001e84 <HAL_GetTick>
 8002f0e:	4607      	mov	r7, r0

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002f10:	e005      	b.n	8002f1e <HAL_RCCEx_PeriphCLKConfig+0x30e>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002f12:	f7fe ffb7 	bl	8001e84 <HAL_GetTick>
 8002f16:	1bc0      	subs	r0, r0, r7
 8002f18:	2864      	cmp	r0, #100	@ 0x64
 8002f1a:	f200 808e 	bhi.w	800303a <HAL_RCCEx_PeriphCLKConfig+0x42a>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002f1e:	6833      	ldr	r3, [r6, #0]
 8002f20:	011b      	lsls	r3, r3, #4
 8002f22:	d5f6      	bpl.n	8002f12 <HAL_RCCEx_PeriphCLKConfig+0x302>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8002f24:	2d01      	cmp	r5, #1
 8002f26:	d00e      	beq.n	8002f46 <HAL_RCCEx_PeriphCLKConfig+0x336>
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 8002f28:	2000      	movs	r0, #0
}
 8002f2a:	b003      	add	sp, #12
 8002f2c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8002f30:	4991      	ldr	r1, [pc, #580]	@ (8003178 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 8002f32:	f8d4 008c 	ldr.w	r0, [r4, #140]	@ 0x8c
 8002f36:	f8d1 208c 	ldr.w	r2, [r1, #140]	@ 0x8c
 8002f3a:	f022 6280 	bic.w	r2, r2, #67108864	@ 0x4000000
 8002f3e:	4302      	orrs	r2, r0
 8002f40:	f8c1 208c 	str.w	r2, [r1, #140]	@ 0x8c
 8002f44:	e788      	b.n	8002e58 <HAL_RCCEx_PeriphCLKConfig+0x248>
    __HAL_RCC_PLLSAI_DISABLE();
 8002f46:	4d8c      	ldr	r5, [pc, #560]	@ (8003178 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 8002f48:	682b      	ldr	r3, [r5, #0]
 8002f4a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002f4e:	602b      	str	r3, [r5, #0]
    tickstart = HAL_GetTick();
 8002f50:	f7fe ff98 	bl	8001e84 <HAL_GetTick>
 8002f54:	4606      	mov	r6, r0
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8002f56:	e004      	b.n	8002f62 <HAL_RCCEx_PeriphCLKConfig+0x352>
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8002f58:	f7fe ff94 	bl	8001e84 <HAL_GetTick>
 8002f5c:	1b80      	subs	r0, r0, r6
 8002f5e:	2864      	cmp	r0, #100	@ 0x64
 8002f60:	d86b      	bhi.n	800303a <HAL_RCCEx_PeriphCLKConfig+0x42a>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8002f62:	682b      	ldr	r3, [r5, #0]
 8002f64:	009f      	lsls	r7, r3, #2
 8002f66:	d4f7      	bmi.n	8002f58 <HAL_RCCEx_PeriphCLKConfig+0x348>
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8002f68:	6823      	ldr	r3, [r4, #0]
 8002f6a:	031d      	lsls	r5, r3, #12
 8002f6c:	f140 80fb 	bpl.w	8003166 <HAL_RCCEx_PeriphCLKConfig+0x556>
 8002f70:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 8002f72:	2a00      	cmp	r2, #0
 8002f74:	f040 80f7 	bne.w	8003166 <HAL_RCCEx_PeriphCLKConfig+0x556>
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8002f78:	497f      	ldr	r1, [pc, #508]	@ (8003178 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 8002f7a:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8002f7e:	f8d1 0088 	ldr.w	r0, [r1, #136]	@ 0x88
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8002f82:	f402 3240 	and.w	r2, r2, #196608	@ 0x30000
 8002f86:	f000 40e0 	and.w	r0, r0, #1879048192	@ 0x70000000
 8002f8a:	4302      	orrs	r2, r0
 8002f8c:	6960      	ldr	r0, [r4, #20]
 8002f8e:	ea42 1280 	orr.w	r2, r2, r0, lsl #6
 8002f92:	69a0      	ldr	r0, [r4, #24]
 8002f94:	ea42 6200 	orr.w	r2, r2, r0, lsl #24
 8002f98:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8002f9c:	f8d1 208c 	ldr.w	r2, [r1, #140]	@ 0x8c
 8002fa0:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 8002fa2:	f422 52f8 	bic.w	r2, r2, #7936	@ 0x1f00
 8002fa6:	3801      	subs	r0, #1
 8002fa8:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 8002fac:	f8c1 208c 	str.w	r2, [r1, #140]	@ 0x8c
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8002fb0:	0299      	lsls	r1, r3, #10
 8002fb2:	d515      	bpl.n	8002fe0 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
 8002fb4:	6fe2      	ldr	r2, [r4, #124]	@ 0x7c
 8002fb6:	f1b2 6f00 	cmp.w	r2, #134217728	@ 0x8000000
 8002fba:	d111      	bne.n	8002fe0 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8002fbc:	496e      	ldr	r1, [pc, #440]	@ (8003178 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 8002fbe:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8002fc2:	f8d1 0088 	ldr.w	r0, [r1, #136]	@ 0x88
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8002fc6:	f002 6270 	and.w	r2, r2, #251658240	@ 0xf000000
 8002fca:	f000 40e0 	and.w	r0, r0, #1879048192	@ 0x70000000
 8002fce:	4302      	orrs	r2, r0
 8002fd0:	6960      	ldr	r0, [r4, #20]
 8002fd2:	ea42 1280 	orr.w	r2, r2, r0, lsl #6
 8002fd6:	6a20      	ldr	r0, [r4, #32]
 8002fd8:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8002fdc:	f8c1 2088 	str.w	r2, [r1, #136]	@ 0x88
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8002fe0:	071a      	lsls	r2, r3, #28
 8002fe2:	d519      	bpl.n	8003018 <HAL_RCCEx_PeriphCLKConfig+0x408>
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8002fe4:	4a64      	ldr	r2, [pc, #400]	@ (8003178 <HAL_RCCEx_PeriphCLKConfig+0x568>)
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8002fe6:	6965      	ldr	r5, [r4, #20]
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8002fe8:	f8d2 1088 	ldr.w	r1, [r2, #136]	@ 0x88
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8002fec:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8002ff0:	f001 6170 	and.w	r1, r1, #251658240	@ 0xf000000
 8002ff4:	69e0      	ldr	r0, [r4, #28]
 8002ff6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002ffa:	430b      	orrs	r3, r1
 8002ffc:	ea43 1385 	orr.w	r3, r3, r5, lsl #6
 8003000:	ea43 7300 	orr.w	r3, r3, r0, lsl #28
 8003004:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8003008:	f8d2 308c 	ldr.w	r3, [r2, #140]	@ 0x8c
 800300c:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800300e:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 8003012:	430b      	orrs	r3, r1
 8003014:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
    __HAL_RCC_PLLSAI_ENABLE();
 8003018:	4c57      	ldr	r4, [pc, #348]	@ (8003178 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800301a:	6823      	ldr	r3, [r4, #0]
 800301c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003020:	6023      	str	r3, [r4, #0]
    tickstart = HAL_GetTick();
 8003022:	f7fe ff2f 	bl	8001e84 <HAL_GetTick>
 8003026:	4605      	mov	r5, r0
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003028:	6823      	ldr	r3, [r4, #0]
 800302a:	009b      	lsls	r3, r3, #2
 800302c:	f53f af7c 	bmi.w	8002f28 <HAL_RCCEx_PeriphCLKConfig+0x318>
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003030:	f7fe ff28 	bl	8001e84 <HAL_GetTick>
 8003034:	1b40      	subs	r0, r0, r5
 8003036:	2864      	cmp	r0, #100	@ 0x64
 8003038:	d9f6      	bls.n	8003028 <HAL_RCCEx_PeriphCLKConfig+0x418>
        return HAL_TIMEOUT;
 800303a:	2003      	movs	r0, #3
}
 800303c:	b003      	add	sp, #12
 800303e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    __HAL_RCC_PWR_CLK_ENABLE();
 8003042:	4b4d      	ldr	r3, [pc, #308]	@ (8003178 <HAL_RCCEx_PeriphCLKConfig+0x568>)
    PWR->CR1 |= PWR_CR1_DBP;
 8003044:	4f4d      	ldr	r7, [pc, #308]	@ (800317c <HAL_RCCEx_PeriphCLKConfig+0x56c>)
    __HAL_RCC_PWR_CLK_ENABLE();
 8003046:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003048:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 800304c:	641a      	str	r2, [r3, #64]	@ 0x40
 800304e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003050:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003054:	9301      	str	r3, [sp, #4]
 8003056:	9b01      	ldr	r3, [sp, #4]
    PWR->CR1 |= PWR_CR1_DBP;
 8003058:	683b      	ldr	r3, [r7, #0]
 800305a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800305e:	603b      	str	r3, [r7, #0]
    tickstart = HAL_GetTick();
 8003060:	f7fe ff10 	bl	8001e84 <HAL_GetTick>
 8003064:	4680      	mov	r8, r0
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8003066:	e005      	b.n	8003074 <HAL_RCCEx_PeriphCLKConfig+0x464>
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003068:	f7fe ff0c 	bl	8001e84 <HAL_GetTick>
 800306c:	eba0 0008 	sub.w	r0, r0, r8
 8003070:	2864      	cmp	r0, #100	@ 0x64
 8003072:	d8e2      	bhi.n	800303a <HAL_RCCEx_PeriphCLKConfig+0x42a>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8003074:	683b      	ldr	r3, [r7, #0]
 8003076:	05db      	lsls	r3, r3, #23
 8003078:	d5f6      	bpl.n	8003068 <HAL_RCCEx_PeriphCLKConfig+0x458>
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800307a:	4f3f      	ldr	r7, [pc, #252]	@ (8003178 <HAL_RCCEx_PeriphCLKConfig+0x568>)
    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800307c:	6b23      	ldr	r3, [r4, #48]	@ 0x30
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800307e:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003080:	f403 7140 	and.w	r1, r3, #768	@ 0x300
 8003084:	f412 7240 	ands.w	r2, r2, #768	@ 0x300
 8003088:	d010      	beq.n	80030ac <HAL_RCCEx_PeriphCLKConfig+0x49c>
 800308a:	428a      	cmp	r2, r1
 800308c:	d00e      	beq.n	80030ac <HAL_RCCEx_PeriphCLKConfig+0x49c>
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800308e:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_FORCE();
 8003090:	6f38      	ldr	r0, [r7, #112]	@ 0x70
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003092:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
      __HAL_RCC_BACKUPRESET_FORCE();
 8003096:	f440 3080 	orr.w	r0, r0, #65536	@ 0x10000
 800309a:	6738      	str	r0, [r7, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 800309c:	6f38      	ldr	r0, [r7, #112]	@ 0x70
 800309e:	f420 3080 	bic.w	r0, r0, #65536	@ 0x10000
 80030a2:	6738      	str	r0, [r7, #112]	@ 0x70
      RCC->BDCR = tmpreg0;
 80030a4:	673a      	str	r2, [r7, #112]	@ 0x70
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80030a6:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 80030a8:	07d0      	lsls	r0, r2, #31
 80030aa:	d448      	bmi.n	800313e <HAL_RCCEx_PeriphCLKConfig+0x52e>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80030ac:	f5b1 7f40 	cmp.w	r1, #768	@ 0x300
 80030b0:	d03c      	beq.n	800312c <HAL_RCCEx_PeriphCLKConfig+0x51c>
 80030b2:	4931      	ldr	r1, [pc, #196]	@ (8003178 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 80030b4:	688a      	ldr	r2, [r1, #8]
 80030b6:	f422 12f8 	bic.w	r2, r2, #2031616	@ 0x1f0000
 80030ba:	608a      	str	r2, [r1, #8]
 80030bc:	4a2e      	ldr	r2, [pc, #184]	@ (8003178 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 80030be:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80030c2:	6f11      	ldr	r1, [r2, #112]	@ 0x70
 80030c4:	430b      	orrs	r3, r1
 80030c6:	6713      	str	r3, [r2, #112]	@ 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80030c8:	6823      	ldr	r3, [r4, #0]
 80030ca:	e5e3      	b.n	8002c94 <HAL_RCCEx_PeriphCLKConfig+0x84>
  uint32_t pllsaiused = 0;
 80030cc:	2500      	movs	r5, #0
      plli2sused = 1;
 80030ce:	2601      	movs	r6, #1
 80030d0:	e5c6      	b.n	8002c60 <HAL_RCCEx_PeriphCLKConfig+0x50>
      plli2sused = 1;
 80030d2:	2601      	movs	r6, #1
 80030d4:	e5d7      	b.n	8002c86 <HAL_RCCEx_PeriphCLKConfig+0x76>
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80030d6:	6923      	ldr	r3, [r4, #16]
 80030d8:	6861      	ldr	r1, [r4, #4]
 80030da:	041b      	lsls	r3, r3, #16
 80030dc:	68e2      	ldr	r2, [r4, #12]
 80030de:	ea43 1381 	orr.w	r3, r3, r1, lsl #6
 80030e2:	68a1      	ldr	r1, [r4, #8]
 80030e4:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 80030e8:	4a23      	ldr	r2, [pc, #140]	@ (8003178 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 80030ea:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
 80030ee:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
 80030f2:	e705      	b.n	8002f00 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80030f4:	4920      	ldr	r1, [pc, #128]	@ (8003178 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 80030f6:	f8d1 2084 	ldr.w	r2, [r1, #132]	@ 0x84
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80030fa:	f8d1 0084 	ldr.w	r0, [r1, #132]	@ 0x84
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80030fe:	f402 3240 	and.w	r2, r2, #196608	@ 0x30000
 8003102:	f000 40e0 	and.w	r0, r0, #1879048192	@ 0x70000000
 8003106:	4302      	orrs	r2, r0
 8003108:	6860      	ldr	r0, [r4, #4]
 800310a:	ea42 1280 	orr.w	r2, r2, r0, lsl #6
 800310e:	68e0      	ldr	r0, [r4, #12]
 8003110:	ea42 6200 	orr.w	r2, r2, r0, lsl #24
 8003114:	f8c1 2084 	str.w	r2, [r1, #132]	@ 0x84
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8003118:	f8d1 008c 	ldr.w	r0, [r1, #140]	@ 0x8c
 800311c:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 800311e:	f020 001f 	bic.w	r0, r0, #31
 8003122:	3a01      	subs	r2, #1
 8003124:	4302      	orrs	r2, r0
 8003126:	f8c1 208c 	str.w	r2, [r1, #140]	@ 0x8c
 800312a:	e6d2      	b.n	8002ed2 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800312c:	4812      	ldr	r0, [pc, #72]	@ (8003178 <HAL_RCCEx_PeriphCLKConfig+0x568>)
 800312e:	4914      	ldr	r1, [pc, #80]	@ (8003180 <HAL_RCCEx_PeriphCLKConfig+0x570>)
 8003130:	6882      	ldr	r2, [r0, #8]
 8003132:	4019      	ands	r1, r3
 8003134:	f422 12f8 	bic.w	r2, r2, #2031616	@ 0x1f0000
 8003138:	430a      	orrs	r2, r1
 800313a:	6082      	str	r2, [r0, #8]
 800313c:	e7be      	b.n	80030bc <HAL_RCCEx_PeriphCLKConfig+0x4ac>
        tickstart = HAL_GetTick();
 800313e:	f7fe fea1 	bl	8001e84 <HAL_GetTick>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003142:	f241 3988 	movw	r9, #5000	@ 0x1388
        tickstart = HAL_GetTick();
 8003146:	4680      	mov	r8, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003148:	e006      	b.n	8003158 <HAL_RCCEx_PeriphCLKConfig+0x548>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800314a:	f7fe fe9b 	bl	8001e84 <HAL_GetTick>
 800314e:	eba0 0008 	sub.w	r0, r0, r8
 8003152:	4548      	cmp	r0, r9
 8003154:	f63f af71 	bhi.w	800303a <HAL_RCCEx_PeriphCLKConfig+0x42a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003158:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800315a:	0799      	lsls	r1, r3, #30
 800315c:	d5f5      	bpl.n	800314a <HAL_RCCEx_PeriphCLKConfig+0x53a>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800315e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8003160:	f403 7140 	and.w	r1, r3, #768	@ 0x300
 8003164:	e7a2      	b.n	80030ac <HAL_RCCEx_PeriphCLKConfig+0x49c>
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8003166:	02d8      	lsls	r0, r3, #11
 8003168:	f57f af22 	bpl.w	8002fb0 <HAL_RCCEx_PeriphCLKConfig+0x3a0>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800316c:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 800316e:	2a00      	cmp	r2, #0
 8003170:	f47f af1e 	bne.w	8002fb0 <HAL_RCCEx_PeriphCLKConfig+0x3a0>
 8003174:	e700      	b.n	8002f78 <HAL_RCCEx_PeriphCLKConfig+0x368>
 8003176:	bf00      	nop
 8003178:	40023800 	.word	0x40023800
 800317c:	40007000 	.word	0x40007000
 8003180:	0ffffcff 	.word	0x0ffffcff

08003184 <HAL_RNG_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 8003184:	b1c0      	cbz	r0, 80031b8 <HAL_RNG_Init+0x34>
{
 8003186:	b510      	push	{r4, lr}

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if (hrng->State == HAL_RNG_STATE_RESET)
 8003188:	7943      	ldrb	r3, [r0, #5]
 800318a:	4604      	mov	r4, r0
 800318c:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8003190:	b173      	cbz	r3, 80031b0 <HAL_RNG_Init+0x2c>
  /* Change RNG peripheral state */
  hrng->State = HAL_RNG_STATE_BUSY;


  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 8003192:	6821      	ldr	r1, [r4, #0]
  hrng->State = HAL_RNG_STATE_BUSY;
 8003194:	2302      	movs	r3, #2

  /* Initialize the RNG state */
  hrng->State = HAL_RNG_STATE_READY;

  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 8003196:	2200      	movs	r2, #0
  hrng->State = HAL_RNG_STATE_READY;
 8003198:	f04f 0c01 	mov.w	ip, #1
  hrng->State = HAL_RNG_STATE_BUSY;
 800319c:	7163      	strb	r3, [r4, #5]
  __HAL_RNG_ENABLE(hrng);
 800319e:	680b      	ldr	r3, [r1, #0]

  /* Return function status */
  return HAL_OK;
 80031a0:	4610      	mov	r0, r2
  __HAL_RNG_ENABLE(hrng);
 80031a2:	f043 0304 	orr.w	r3, r3, #4
 80031a6:	600b      	str	r3, [r1, #0]
  hrng->State = HAL_RNG_STATE_READY;
 80031a8:	f884 c005 	strb.w	ip, [r4, #5]
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 80031ac:	60a2      	str	r2, [r4, #8]
}
 80031ae:	bd10      	pop	{r4, pc}
    hrng->Lock = HAL_UNLOCKED;
 80031b0:	7102      	strb	r2, [r0, #4]
    HAL_RNG_MspInit(hrng);
 80031b2:	f7fe fce9 	bl	8001b88 <HAL_RNG_MspInit>
 80031b6:	e7ec      	b.n	8003192 <HAL_RNG_Init+0xe>
    return HAL_ERROR;
 80031b8:	2001      	movs	r0, #1
}
 80031ba:	4770      	bx	lr

080031bc <HAL_TIM_Base_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80031bc:	2800      	cmp	r0, #0
 80031be:	f000 8094 	beq.w	80032ea <HAL_TIM_Base_Init+0x12e>
{
 80031c2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80031c4:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 80031c8:	4604      	mov	r4, r0
 80031ca:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d077      	beq.n	80032c2 <HAL_TIM_Base_Init+0x106>

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80031d2:	6822      	ldr	r2, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 80031d4:	2302      	movs	r3, #2
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80031d6:	4946      	ldr	r1, [pc, #280]	@ (80032f0 <HAL_TIM_Base_Init+0x134>)
 80031d8:	4846      	ldr	r0, [pc, #280]	@ (80032f4 <HAL_TIM_Base_Init+0x138>)
 80031da:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 80031de:	eba2 0101 	sub.w	r1, r2, r1
  htim->State = HAL_TIM_STATE_BUSY;
 80031e2:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80031e6:	eba2 0e00 	sub.w	lr, r2, r0
  tmpcr1 = TIMx->CR1;
 80031ea:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80031ec:	fab1 f181 	clz	r1, r1
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80031f0:	69a7      	ldr	r7, [r4, #24]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80031f2:	fabe fe8e 	clz	lr, lr

  TIMx->CR1 = tmpcr1;

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80031f6:	68e6      	ldr	r6, [r4, #12]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80031f8:	ea4f 1151 	mov.w	r1, r1, lsr #5

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80031fc:	6865      	ldr	r5, [r4, #4]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80031fe:	ea4f 1e5e 	mov.w	lr, lr, lsr #5
 8003202:	d026      	beq.n	8003252 <HAL_TIM_Base_Init+0x96>
 8003204:	bb29      	cbnz	r1, 8003252 <HAL_TIM_Base_Init+0x96>
 8003206:	f8df c0f8 	ldr.w	ip, [pc, #248]	@ 8003300 <HAL_TIM_Base_Init+0x144>
 800320a:	4562      	cmp	r2, ip
 800320c:	d05e      	beq.n	80032cc <HAL_TIM_Base_Init+0x110>
 800320e:	f50c 6c80 	add.w	ip, ip, #1024	@ 0x400
 8003212:	4562      	cmp	r2, ip
 8003214:	d05a      	beq.n	80032cc <HAL_TIM_Base_Init+0x110>
 8003216:	f50c 6c80 	add.w	ip, ip, #1024	@ 0x400
 800321a:	4562      	cmp	r2, ip
 800321c:	d019      	beq.n	8003252 <HAL_TIM_Base_Init+0x96>
 800321e:	f1be 0f00 	cmp.w	lr, #0
 8003222:	d116      	bne.n	8003252 <HAL_TIM_Base_Init+0x96>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003224:	4934      	ldr	r1, [pc, #208]	@ (80032f8 <HAL_TIM_Base_Init+0x13c>)
 8003226:	428a      	cmp	r2, r1
 8003228:	d054      	beq.n	80032d4 <HAL_TIM_Base_Init+0x118>
 800322a:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 800322e:	428a      	cmp	r2, r1
 8003230:	d050      	beq.n	80032d4 <HAL_TIM_Base_Init+0x118>
 8003232:	4932      	ldr	r1, [pc, #200]	@ (80032fc <HAL_TIM_Base_Init+0x140>)
 8003234:	428a      	cmp	r2, r1
 8003236:	d04d      	beq.n	80032d4 <HAL_TIM_Base_Init+0x118>
 8003238:	f5a1 3198 	sub.w	r1, r1, #77824	@ 0x13000
 800323c:	428a      	cmp	r2, r1
 800323e:	d049      	beq.n	80032d4 <HAL_TIM_Base_Init+0x118>
 8003240:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8003244:	428a      	cmp	r2, r1
 8003246:	d045      	beq.n	80032d4 <HAL_TIM_Base_Init+0x118>
 8003248:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 800324c:	428a      	cmp	r2, r1
 800324e:	d145      	bne.n	80032dc <HAL_TIM_Base_Init+0x120>
 8003250:	e040      	b.n	80032d4 <HAL_TIM_Base_Init+0x118>
    tmpcr1 |= Structure->CounterMode;
 8003252:	68a0      	ldr	r0, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003254:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8003258:	4303      	orrs	r3, r0
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800325a:	6920      	ldr	r0, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 800325c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003260:	4303      	orrs	r3, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003262:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003266:	433b      	orrs	r3, r7
  TIMx->CR1 = tmpcr1;
 8003268:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800326a:	62d6      	str	r6, [r2, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 800326c:	6295      	str	r5, [r2, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800326e:	b911      	cbnz	r1, 8003276 <HAL_TIM_Base_Init+0xba>
 8003270:	f1be 0f00 	cmp.w	lr, #0
 8003274:	d001      	beq.n	800327a <HAL_TIM_Base_Init+0xbe>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003276:	6963      	ldr	r3, [r4, #20]
 8003278:	6313      	str	r3, [r2, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800327a:	2301      	movs	r3, #1
 800327c:	6153      	str	r3, [r2, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800327e:	6913      	ldr	r3, [r2, #16]
 8003280:	07db      	lsls	r3, r3, #31
 8003282:	d503      	bpl.n	800328c <HAL_TIM_Base_Init+0xd0>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003284:	6913      	ldr	r3, [r2, #16]
 8003286:	f023 0301 	bic.w	r3, r3, #1
 800328a:	6113      	str	r3, [r2, #16]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800328c:	2301      	movs	r3, #1
  return HAL_OK;
 800328e:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003290:	f884 3048 	strb.w	r3, [r4, #72]	@ 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003294:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8003298:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 800329c:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 80032a0:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 80032a4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80032a8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80032ac:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 80032b0:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 80032b4:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
 80032b8:	f884 3047 	strb.w	r3, [r4, #71]	@ 0x47
  htim->State = HAL_TIM_STATE_READY;
 80032bc:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
}
 80032c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    htim->Lock = HAL_UNLOCKED;
 80032c2:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 80032c6:	f7fe fc87 	bl	8001bd8 <HAL_TIM_Base_MspInit>
 80032ca:	e782      	b.n	80031d2 <HAL_TIM_Base_Init+0x16>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80032cc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 80032d0:	68a1      	ldr	r1, [r4, #8]
 80032d2:	430b      	orrs	r3, r1
    tmpcr1 &= ~TIM_CR1_CKD;
 80032d4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80032d8:	6921      	ldr	r1, [r4, #16]
 80032da:	430b      	orrs	r3, r1
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80032dc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80032e0:	433b      	orrs	r3, r7
  TIMx->CR1 = tmpcr1;
 80032e2:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80032e4:	62d6      	str	r6, [r2, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 80032e6:	6295      	str	r5, [r2, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80032e8:	e7c7      	b.n	800327a <HAL_TIM_Base_Init+0xbe>
    return HAL_ERROR;
 80032ea:	2001      	movs	r0, #1
}
 80032ec:	4770      	bx	lr
 80032ee:	bf00      	nop
 80032f0:	40010000 	.word	0x40010000
 80032f4:	40010400 	.word	0x40010400
 80032f8:	40014000 	.word	0x40014000
 80032fc:	40014800 	.word	0x40014800
 8003300:	40000400 	.word	0x40000400

08003304 <HAL_TIM_Base_Start>:
  if (htim->State != HAL_TIM_STATE_READY)
 8003304:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8003308:	2b01      	cmp	r3, #1
 800330a:	d139      	bne.n	8003380 <HAL_TIM_Base_Start+0x7c>
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800330c:	6802      	ldr	r2, [r0, #0]
 800330e:	4b1d      	ldr	r3, [pc, #116]	@ (8003384 <HAL_TIM_Base_Start+0x80>)
 8003310:	491d      	ldr	r1, [pc, #116]	@ (8003388 <HAL_TIM_Base_Start+0x84>)
 8003312:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 8003316:	bf18      	it	ne
 8003318:	429a      	cmpne	r2, r3
{
 800331a:	b430      	push	{r4, r5}
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800331c:	bf0c      	ite	eq
 800331e:	2301      	moveq	r3, #1
 8003320:	2300      	movne	r3, #0
 8003322:	4d1a      	ldr	r5, [pc, #104]	@ (800338c <HAL_TIM_Base_Start+0x88>)
  htim->State = HAL_TIM_STATE_BUSY;
 8003324:	2402      	movs	r4, #2
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003326:	42aa      	cmp	r2, r5
 8003328:	bf08      	it	eq
 800332a:	f043 0301 	orreq.w	r3, r3, #1
  htim->State = HAL_TIM_STATE_BUSY;
 800332e:	f880 403d 	strb.w	r4, [r0, #61]	@ 0x3d
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003332:	4c17      	ldr	r4, [pc, #92]	@ (8003390 <HAL_TIM_Base_Start+0x8c>)
 8003334:	428a      	cmp	r2, r1
 8003336:	bf08      	it	eq
 8003338:	f043 0301 	orreq.w	r3, r3, #1
 800333c:	4815      	ldr	r0, [pc, #84]	@ (8003394 <HAL_TIM_Base_Start+0x90>)
 800333e:	f501 319c 	add.w	r1, r1, #79872	@ 0x13800
 8003342:	42a2      	cmp	r2, r4
 8003344:	bf08      	it	eq
 8003346:	f043 0301 	orreq.w	r3, r3, #1
 800334a:	4282      	cmp	r2, r0
 800334c:	bf08      	it	eq
 800334e:	f043 0301 	orreq.w	r3, r3, #1
 8003352:	428a      	cmp	r2, r1
 8003354:	bf08      	it	eq
 8003356:	f043 0301 	orreq.w	r3, r3, #1
 800335a:	b913      	cbnz	r3, 8003362 <HAL_TIM_Base_Start+0x5e>
 800335c:	4b0e      	ldr	r3, [pc, #56]	@ (8003398 <HAL_TIM_Base_Start+0x94>)
 800335e:	429a      	cmp	r2, r3
 8003360:	d107      	bne.n	8003372 <HAL_TIM_Base_Start+0x6e>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003362:	6891      	ldr	r1, [r2, #8]
 8003364:	4b0d      	ldr	r3, [pc, #52]	@ (800339c <HAL_TIM_Base_Start+0x98>)
 8003366:	400b      	ands	r3, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003368:	2b06      	cmp	r3, #6
 800336a:	d006      	beq.n	800337a <HAL_TIM_Base_Start+0x76>
 800336c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003370:	d003      	beq.n	800337a <HAL_TIM_Base_Start+0x76>
      __HAL_TIM_ENABLE(htim);
 8003372:	6813      	ldr	r3, [r2, #0]
 8003374:	f043 0301 	orr.w	r3, r3, #1
 8003378:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 800337a:	2000      	movs	r0, #0
}
 800337c:	bc30      	pop	{r4, r5}
 800337e:	4770      	bx	lr
    return HAL_ERROR;
 8003380:	2001      	movs	r0, #1
}
 8003382:	4770      	bx	lr
 8003384:	40010000 	.word	0x40010000
 8003388:	40000800 	.word	0x40000800
 800338c:	40000400 	.word	0x40000400
 8003390:	40000c00 	.word	0x40000c00
 8003394:	40010400 	.word	0x40010400
 8003398:	40001800 	.word	0x40001800
 800339c:	00010007 	.word	0x00010007

080033a0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80033a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80033a4:	4616      	mov	r6, r2
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80033a6:	6fc2      	ldr	r2, [r0, #124]	@ 0x7c
 80033a8:	2a20      	cmp	r2, #32
 80033aa:	d167      	bne.n	800347c <HAL_UART_Transmit+0xdc>
  {
    if ((pData == NULL) || (Size == 0U))
 80033ac:	460d      	mov	r5, r1
 80033ae:	2900      	cmp	r1, #0
 80033b0:	d039      	beq.n	8003426 <HAL_UART_Transmit+0x86>
 80033b2:	fab6 f786 	clz	r7, r6
 80033b6:	097f      	lsrs	r7, r7, #5
 80033b8:	2e00      	cmp	r6, #0
 80033ba:	d034      	beq.n	8003426 <HAL_UART_Transmit+0x86>
 80033bc:	4698      	mov	r8, r3
    {
      return  HAL_ERROR;
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80033be:	2321      	movs	r3, #33	@ 0x21
 80033c0:	4604      	mov	r4, r0
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80033c2:	f8c0 7084 	str.w	r7, [r0, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80033c6:	67c3      	str	r3, [r0, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80033c8:	f7fe fd5c 	bl	8001e84 <HAL_GetTick>

    huart->TxXferSize  = Size;
    huart->TxXferCount = Size;

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80033cc:	68a3      	ldr	r3, [r4, #8]
    tickstart = HAL_GetTick();
 80033ce:	4681      	mov	r9, r0
    huart->TxXferSize  = Size;
 80033d0:	f8a4 6050 	strh.w	r6, [r4, #80]	@ 0x50
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80033d4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
    huart->TxXferCount = Size;
 80033d8:	f8a4 6052 	strh.w	r6, [r4, #82]	@ 0x52
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80033dc:	d051      	beq.n	8003482 <HAL_UART_Transmit+0xe2>
    {
      pdata8bits  = pData;
      pdata16bits = NULL;
    }

    while (huart->TxXferCount > 0U)
 80033de:	f8b4 3052 	ldrh.w	r3, [r4, #82]	@ 0x52
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80033e2:	6822      	ldr	r2, [r4, #0]
    while (huart->TxXferCount > 0U)
 80033e4:	b29b      	uxth	r3, r3
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d051      	beq.n	800348e <HAL_UART_Transmit+0xee>
 80033ea:	f1b8 3fff 	cmp.w	r8, #4294967295
 80033ee:	d12c      	bne.n	800344a <HAL_UART_Transmit+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80033f0:	69d3      	ldr	r3, [r2, #28]
 80033f2:	061e      	lsls	r6, r3, #24
 80033f4:	d5fc      	bpl.n	80033f0 <HAL_UART_Transmit+0x50>
      if (pdata8bits == NULL)
 80033f6:	2d00      	cmp	r5, #0
 80033f8:	d03b      	beq.n	8003472 <HAL_UART_Transmit+0xd2>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80033fa:	f815 3b01 	ldrb.w	r3, [r5], #1
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80033fe:	6293      	str	r3, [r2, #40]	@ 0x28
      huart->TxXferCount--;
 8003400:	f8b4 3052 	ldrh.w	r3, [r4, #82]	@ 0x52
 8003404:	3b01      	subs	r3, #1
 8003406:	b29b      	uxth	r3, r3
 8003408:	f8a4 3052 	strh.w	r3, [r4, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 800340c:	f8b4 3052 	ldrh.w	r3, [r4, #82]	@ 0x52
 8003410:	b29b      	uxth	r3, r3
 8003412:	2b00      	cmp	r3, #0
 8003414:	d1ec      	bne.n	80033f0 <HAL_UART_Transmit+0x50>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003416:	69d3      	ldr	r3, [r2, #28]
 8003418:	0659      	lsls	r1, r3, #25
 800341a:	d5fc      	bpl.n	8003416 <HAL_UART_Transmit+0x76>
    huart->gState = HAL_UART_STATE_READY;
 800341c:	2320      	movs	r3, #32
    return HAL_OK;
 800341e:	2000      	movs	r0, #0
    huart->gState = HAL_UART_STATE_READY;
 8003420:	67e3      	str	r3, [r4, #124]	@ 0x7c
}
 8003422:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      return  HAL_ERROR;
 8003426:	2001      	movs	r0, #1
}
 8003428:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      if (pdata8bits == NULL)
 800342c:	2d00      	cmp	r5, #0
 800342e:	d043      	beq.n	80034b8 <HAL_UART_Transmit+0x118>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003430:	f815 3b01 	ldrb.w	r3, [r5], #1
 8003434:	6293      	str	r3, [r2, #40]	@ 0x28
      huart->TxXferCount--;
 8003436:	f8b4 3052 	ldrh.w	r3, [r4, #82]	@ 0x52
 800343a:	3b01      	subs	r3, #1
 800343c:	b29b      	uxth	r3, r3
 800343e:	f8a4 3052 	strh.w	r3, [r4, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8003442:	f8b4 3052 	ldrh.w	r3, [r4, #82]	@ 0x52
 8003446:	b29b      	uxth	r3, r3
 8003448:	b323      	cbz	r3, 8003494 <HAL_UART_Transmit+0xf4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800344a:	69d3      	ldr	r3, [r2, #28]
 800344c:	0618      	lsls	r0, r3, #24
 800344e:	d4ed      	bmi.n	800342c <HAL_UART_Transmit+0x8c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003450:	f7fe fd18 	bl	8001e84 <HAL_GetTick>
 8003454:	eba0 0309 	sub.w	r3, r0, r9
 8003458:	4598      	cmp	r8, r3
 800345a:	d305      	bcc.n	8003468 <HAL_UART_Transmit+0xc8>
 800345c:	f1b8 0f00 	cmp.w	r8, #0
 8003460:	d002      	beq.n	8003468 <HAL_UART_Transmit+0xc8>
      {

        return HAL_TIMEOUT;
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003462:	6822      	ldr	r2, [r4, #0]
 8003464:	6813      	ldr	r3, [r2, #0]
 8003466:	e7f0      	b.n	800344a <HAL_UART_Transmit+0xaa>
      huart->gState = HAL_UART_STATE_READY;
 8003468:	2320      	movs	r3, #32
        return HAL_TIMEOUT;
 800346a:	2003      	movs	r0, #3
      huart->gState = HAL_UART_STATE_READY;
 800346c:	67e3      	str	r3, [r4, #124]	@ 0x7c
}
 800346e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003472:	f837 3b02 	ldrh.w	r3, [r7], #2
 8003476:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800347a:	e7c0      	b.n	80033fe <HAL_UART_Transmit+0x5e>
    return HAL_BUSY;
 800347c:	2002      	movs	r0, #2
}
 800347e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003482:	6923      	ldr	r3, [r4, #16]
 8003484:	2b00      	cmp	r3, #0
 8003486:	d1aa      	bne.n	80033de <HAL_UART_Transmit+0x3e>
      pdata16bits = (const uint16_t *) pData;
 8003488:	462f      	mov	r7, r5
      pdata8bits  = NULL;
 800348a:	461d      	mov	r5, r3
 800348c:	e7a7      	b.n	80033de <HAL_UART_Transmit+0x3e>
 800348e:	f1b8 3fff 	cmp.w	r8, #4294967295
 8003492:	d0c0      	beq.n	8003416 <HAL_UART_Transmit+0x76>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003494:	69d3      	ldr	r3, [r2, #28]
 8003496:	065b      	lsls	r3, r3, #25
 8003498:	d4c0      	bmi.n	800341c <HAL_UART_Transmit+0x7c>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800349a:	f7fe fcf3 	bl	8001e84 <HAL_GetTick>
 800349e:	eba0 0309 	sub.w	r3, r0, r9
 80034a2:	4598      	cmp	r8, r3
 80034a4:	d3e0      	bcc.n	8003468 <HAL_UART_Transmit+0xc8>
 80034a6:	f1b8 0f00 	cmp.w	r8, #0
 80034aa:	d0dd      	beq.n	8003468 <HAL_UART_Transmit+0xc8>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80034ac:	6822      	ldr	r2, [r4, #0]
 80034ae:	6813      	ldr	r3, [r2, #0]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80034b0:	69d3      	ldr	r3, [r2, #28]
 80034b2:	065b      	lsls	r3, r3, #25
 80034b4:	d5f1      	bpl.n	800349a <HAL_UART_Transmit+0xfa>
 80034b6:	e7b1      	b.n	800341c <HAL_UART_Transmit+0x7c>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80034b8:	f837 3b02 	ldrh.w	r3, [r7], #2
 80034bc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80034c0:	e7b8      	b.n	8003434 <HAL_UART_Transmit+0x94>
 80034c2:	bf00      	nop

080034c4 <HAL_UART_TxCpltCallback>:
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
 80034c4:	4770      	bx	lr
 80034c6:	bf00      	nop

080034c8 <HAL_UART_ErrorCallback>:
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
 80034c8:	4770      	bx	lr
 80034ca:	bf00      	nop

080034cc <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80034cc:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80034ce:	6b80      	ldr	r0, [r0, #56]	@ 0x38
  huart->RxXferCount = 0U;
 80034d0:	2300      	movs	r3, #0
 80034d2:	f8a0 305a 	strh.w	r3, [r0, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 80034d6:	f8a0 3052 	strh.w	r3, [r0, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80034da:	f7ff fff5 	bl	80034c8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80034de:	bd08      	pop	{r3, pc}

080034e0 <HAL_UARTEx_RxEventCallback>:
}
 80034e0:	4770      	bx	lr
 80034e2:	bf00      	nop

080034e4 <HAL_UARTEx_WakeupCallback>:
}
 80034e4:	4770      	bx	lr
 80034e6:	bf00      	nop

080034e8 <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80034e8:	6803      	ldr	r3, [r0, #0]
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80034ea:	f640 0c0f 	movw	ip, #2063	@ 0x80f
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80034ee:	69da      	ldr	r2, [r3, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80034f0:	6819      	ldr	r1, [r3, #0]
  if (errorflags == 0U)
 80034f2:	ea12 0f0c 	tst.w	r2, ip
{
 80034f6:	b570      	push	{r4, r5, r6, lr}
 80034f8:	4604      	mov	r4, r0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80034fa:	689d      	ldr	r5, [r3, #8]
  if (errorflags == 0U)
 80034fc:	f040 8081 	bne.w	8003602 <HAL_UART_IRQHandler+0x11a>
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8003500:	0696      	lsls	r6, r2, #26
 8003502:	d502      	bpl.n	800350a <HAL_UART_IRQHandler+0x22>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003504:	068e      	lsls	r6, r1, #26
 8003506:	f100 80fd 	bmi.w	8003704 <HAL_UART_IRQHandler+0x21c>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800350a:	6e20      	ldr	r0, [r4, #96]	@ 0x60
 800350c:	2801      	cmp	r0, #1
 800350e:	d024      	beq.n	800355a <HAL_UART_IRQHandler+0x72>
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8003510:	02d6      	lsls	r6, r2, #11
 8003512:	d502      	bpl.n	800351a <HAL_UART_IRQHandler+0x32>
 8003514:	0268      	lsls	r0, r5, #9
 8003516:	f100 80fa 	bmi.w	800370e <HAL_UART_IRQHandler+0x226>
  if (((isrflags & USART_ISR_TXE) != 0U)
 800351a:	0616      	lsls	r6, r2, #24
 800351c:	d414      	bmi.n	8003548 <HAL_UART_IRQHandler+0x60>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800351e:	0650      	lsls	r0, r2, #25
 8003520:	d501      	bpl.n	8003526 <HAL_UART_IRQHandler+0x3e>
 8003522:	064a      	lsls	r2, r1, #25
 8003524:	d400      	bmi.n	8003528 <HAL_UART_IRQHandler+0x40>
}
 8003526:	bd70      	pop	{r4, r5, r6, pc}
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003528:	e853 2f00 	ldrex	r2, [r3]
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800352c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003530:	e843 2100 	strex	r1, r2, [r3]
 8003534:	2900      	cmp	r1, #0
 8003536:	d1f7      	bne.n	8003528 <HAL_UART_IRQHandler+0x40>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003538:	2220      	movs	r2, #32

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800353a:	2300      	movs	r3, #0
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800353c:	4620      	mov	r0, r4
  huart->gState = HAL_UART_STATE_READY;
 800353e:	67e2      	str	r2, [r4, #124]	@ 0x7c
  huart->TxISR = NULL;
 8003540:	66e3      	str	r3, [r4, #108]	@ 0x6c
  HAL_UART_TxCpltCallback(huart);
 8003542:	f7ff ffbf 	bl	80034c4 <HAL_UART_TxCpltCallback>
}
 8003546:	bd70      	pop	{r4, r5, r6, pc}
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8003548:	060d      	lsls	r5, r1, #24
 800354a:	d5e8      	bpl.n	800351e <HAL_UART_IRQHandler+0x36>
    if (huart->TxISR != NULL)
 800354c:	6ee3      	ldr	r3, [r4, #108]	@ 0x6c
 800354e:	2b00      	cmp	r3, #0
 8003550:	d0e9      	beq.n	8003526 <HAL_UART_IRQHandler+0x3e>
      huart->TxISR(huart);
 8003552:	4620      	mov	r0, r4
}
 8003554:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      huart->TxISR(huart);
 8003558:	4718      	bx	r3
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800355a:	06d6      	lsls	r6, r2, #27
 800355c:	d5d8      	bpl.n	8003510 <HAL_UART_IRQHandler+0x28>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800355e:	06c8      	lsls	r0, r1, #27
 8003560:	d5d6      	bpl.n	8003510 <HAL_UART_IRQHandler+0x28>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003562:	2210      	movs	r2, #16
 8003564:	621a      	str	r2, [r3, #32]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003566:	689a      	ldr	r2, [r3, #8]
 8003568:	0652      	lsls	r2, r2, #25
 800356a:	f140 812d 	bpl.w	80037c8 <HAL_UART_IRQHandler+0x2e0>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800356e:	6f60      	ldr	r0, [r4, #116]	@ 0x74
 8003570:	6802      	ldr	r2, [r0, #0]
 8003572:	6852      	ldr	r2, [r2, #4]
 8003574:	b292      	uxth	r2, r2
      if ((nb_remaining_rx_data > 0U)
 8003576:	2a00      	cmp	r2, #0
 8003578:	d0d5      	beq.n	8003526 <HAL_UART_IRQHandler+0x3e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800357a:	f8b4 1058 	ldrh.w	r1, [r4, #88]	@ 0x58
 800357e:	4291      	cmp	r1, r2
 8003580:	d9d1      	bls.n	8003526 <HAL_UART_IRQHandler+0x3e>
        huart->RxXferCount = nb_remaining_rx_data;
 8003582:	f8a4 205a 	strh.w	r2, [r4, #90]	@ 0x5a
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003586:	69c2      	ldr	r2, [r0, #28]
 8003588:	f5b2 7f80 	cmp.w	r2, #256	@ 0x100
 800358c:	d02f      	beq.n	80035ee <HAL_UART_IRQHandler+0x106>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800358e:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003592:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003596:	e843 2100 	strex	r1, r2, [r3]
 800359a:	2900      	cmp	r1, #0
 800359c:	d1f7      	bne.n	800358e <HAL_UART_IRQHandler+0xa6>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800359e:	f103 0208 	add.w	r2, r3, #8
 80035a2:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80035a6:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80035aa:	f103 0508 	add.w	r5, r3, #8
 80035ae:	e845 2100 	strex	r1, r2, [r5]
 80035b2:	2900      	cmp	r1, #0
 80035b4:	d1f3      	bne.n	800359e <HAL_UART_IRQHandler+0xb6>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80035b6:	f103 0208 	add.w	r2, r3, #8
 80035ba:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80035be:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80035c2:	f103 0508 	add.w	r5, r3, #8
 80035c6:	e845 2100 	strex	r1, r2, [r5]
 80035ca:	2900      	cmp	r1, #0
 80035cc:	d1f3      	bne.n	80035b6 <HAL_UART_IRQHandler+0xce>
          huart->RxState = HAL_UART_STATE_READY;
 80035ce:	2220      	movs	r2, #32
 80035d0:	f8c4 2080 	str.w	r2, [r4, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80035d4:	6621      	str	r1, [r4, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80035d6:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80035da:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80035de:	e843 2100 	strex	r1, r2, [r3]
 80035e2:	2900      	cmp	r1, #0
 80035e4:	d1f7      	bne.n	80035d6 <HAL_UART_IRQHandler+0xee>
          (void)HAL_DMA_Abort(huart->hdmarx);
 80035e6:	f7fe fd4d 	bl	8002084 <HAL_DMA_Abort>
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80035ea:	f8b4 1058 	ldrh.w	r1, [r4, #88]	@ 0x58
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80035ee:	2302      	movs	r3, #2
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80035f0:	4620      	mov	r0, r4
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80035f2:	6663      	str	r3, [r4, #100]	@ 0x64
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80035f4:	f8b4 305a 	ldrh.w	r3, [r4, #90]	@ 0x5a
 80035f8:	1ac9      	subs	r1, r1, r3
 80035fa:	b289      	uxth	r1, r1
 80035fc:	f7ff ff70 	bl	80034e0 <HAL_UARTEx_RxEventCallback>
}
 8003600:	bd70      	pop	{r4, r5, r6, pc}
      && (((cr3its & USART_CR3_EIE) != 0U)
 8003602:	f015 0601 	ands.w	r6, r5, #1
 8003606:	f040 80c0 	bne.w	800378a <HAL_UART_IRQHandler+0x2a2>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800360a:	488d      	ldr	r0, [pc, #564]	@ (8003840 <HAL_UART_IRQHandler+0x358>)
 800360c:	4201      	tst	r1, r0
 800360e:	f43f af7c 	beq.w	800350a <HAL_UART_IRQHandler+0x22>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8003612:	07d5      	lsls	r5, r2, #31
 8003614:	d50f      	bpl.n	8003636 <HAL_UART_IRQHandler+0x14e>
 8003616:	05c8      	lsls	r0, r1, #23
 8003618:	f140 80d2 	bpl.w	80037c0 <HAL_UART_IRQHandler+0x2d8>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800361c:	2001      	movs	r0, #1
 800361e:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003620:	f8d4 0084 	ldr.w	r0, [r4, #132]	@ 0x84
 8003624:	f040 0001 	orr.w	r0, r0, #1
 8003628:	f8c4 0084 	str.w	r0, [r4, #132]	@ 0x84
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800362c:	0790      	lsls	r0, r2, #30
 800362e:	d57a      	bpl.n	8003726 <HAL_UART_IRQHandler+0x23e>
 8003630:	2e00      	cmp	r6, #0
 8003632:	f040 80ae 	bne.w	8003792 <HAL_UART_IRQHandler+0x2aa>
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003636:	0755      	lsls	r5, r2, #29
 8003638:	f140 808d 	bpl.w	8003756 <HAL_UART_IRQHandler+0x26e>
    if (((isrflags & USART_ISR_ORE) != 0U)
 800363c:	0716      	lsls	r6, r2, #28
 800363e:	f100 80bc 	bmi.w	80037ba <HAL_UART_IRQHandler+0x2d2>
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8003642:	0516      	lsls	r6, r2, #20
 8003644:	d50a      	bpl.n	800365c <HAL_UART_IRQHandler+0x174>
 8003646:	014d      	lsls	r5, r1, #5
 8003648:	d508      	bpl.n	800365c <HAL_UART_IRQHandler+0x174>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800364a:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 800364e:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8003650:	f8d4 0084 	ldr.w	r0, [r4, #132]	@ 0x84
 8003654:	f040 0020 	orr.w	r0, r0, #32
 8003658:	f8c4 0084 	str.w	r0, [r4, #132]	@ 0x84
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800365c:	f8d4 0084 	ldr.w	r0, [r4, #132]	@ 0x84
 8003660:	2800      	cmp	r0, #0
 8003662:	f43f af60 	beq.w	8003526 <HAL_UART_IRQHandler+0x3e>
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8003666:	0690      	lsls	r0, r2, #26
 8003668:	d506      	bpl.n	8003678 <HAL_UART_IRQHandler+0x190>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800366a:	0689      	lsls	r1, r1, #26
 800366c:	d504      	bpl.n	8003678 <HAL_UART_IRQHandler+0x190>
        if (huart->RxISR != NULL)
 800366e:	6ea2      	ldr	r2, [r4, #104]	@ 0x68
 8003670:	b112      	cbz	r2, 8003678 <HAL_UART_IRQHandler+0x190>
          huart->RxISR(huart);
 8003672:	4620      	mov	r0, r4
 8003674:	4790      	blx	r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003676:	6823      	ldr	r3, [r4, #0]
      errorcode = huart->ErrorCode;
 8003678:	f8d4 1084 	ldr.w	r1, [r4, #132]	@ 0x84
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800367c:	689a      	ldr	r2, [r3, #8]
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800367e:	f001 0128 	and.w	r1, r1, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003682:	f002 0240 	and.w	r2, r2, #64	@ 0x40
 8003686:	ea52 0501 	orrs.w	r5, r2, r1
 800368a:	f000 80d3 	beq.w	8003834 <HAL_UART_IRQHandler+0x34c>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800368e:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003692:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003696:	e843 2100 	strex	r1, r2, [r3]
 800369a:	2900      	cmp	r1, #0
 800369c:	d1f7      	bne.n	800368e <HAL_UART_IRQHandler+0x1a6>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800369e:	f103 0208 	add.w	r2, r3, #8
 80036a2:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80036a6:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80036aa:	f103 0008 	add.w	r0, r3, #8
 80036ae:	e840 2100 	strex	r1, r2, [r0]
 80036b2:	2900      	cmp	r1, #0
 80036b4:	d1f3      	bne.n	800369e <HAL_UART_IRQHandler+0x1b6>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80036b6:	6e22      	ldr	r2, [r4, #96]	@ 0x60
 80036b8:	2a01      	cmp	r2, #1
 80036ba:	d055      	beq.n	8003768 <HAL_UART_IRQHandler+0x280>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80036bc:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 80036be:	2120      	movs	r1, #32
 80036c0:	f8c4 1080 	str.w	r1, [r4, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80036c4:	6622      	str	r2, [r4, #96]	@ 0x60
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80036c6:	6899      	ldr	r1, [r3, #8]
  huart->RxISR = NULL;
 80036c8:	66a2      	str	r2, [r4, #104]	@ 0x68
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80036ca:	064a      	lsls	r2, r1, #25
 80036cc:	d56e      	bpl.n	80037ac <HAL_UART_IRQHandler+0x2c4>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80036ce:	f103 0208 	add.w	r2, r3, #8
 80036d2:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80036d6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80036da:	f103 0008 	add.w	r0, r3, #8
 80036de:	e840 2100 	strex	r1, r2, [r0]
 80036e2:	2900      	cmp	r1, #0
 80036e4:	d1f3      	bne.n	80036ce <HAL_UART_IRQHandler+0x1e6>
          if (huart->hdmarx != NULL)
 80036e6:	6f60      	ldr	r0, [r4, #116]	@ 0x74
 80036e8:	2800      	cmp	r0, #0
 80036ea:	d05f      	beq.n	80037ac <HAL_UART_IRQHandler+0x2c4>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80036ec:	4b55      	ldr	r3, [pc, #340]	@ (8003844 <HAL_UART_IRQHandler+0x35c>)
 80036ee:	6503      	str	r3, [r0, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80036f0:	f7fe fd12 	bl	8002118 <HAL_DMA_Abort_IT>
 80036f4:	2800      	cmp	r0, #0
 80036f6:	f43f af16 	beq.w	8003526 <HAL_UART_IRQHandler+0x3e>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80036fa:	6f60      	ldr	r0, [r4, #116]	@ 0x74
}
 80036fc:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003700:	6d03      	ldr	r3, [r0, #80]	@ 0x50
 8003702:	4718      	bx	r3
      if (huart->RxISR != NULL)
 8003704:	6e83      	ldr	r3, [r0, #104]	@ 0x68
 8003706:	2b00      	cmp	r3, #0
 8003708:	f47f af24 	bne.w	8003554 <HAL_UART_IRQHandler+0x6c>
 800370c:	e70b      	b.n	8003526 <HAL_UART_IRQHandler+0x3e>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800370e:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
    HAL_UARTEx_WakeupCallback(huart);
 8003712:	4620      	mov	r0, r4
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8003714:	621a      	str	r2, [r3, #32]
    HAL_UARTEx_WakeupCallback(huart);
 8003716:	f7ff fee5 	bl	80034e4 <HAL_UARTEx_WakeupCallback>
}
 800371a:	bd70      	pop	{r4, r5, r6, pc}
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800371c:	05c8      	lsls	r0, r1, #23
 800371e:	f53f af7d 	bmi.w	800361c <HAL_UART_IRQHandler+0x134>
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003722:	0795      	lsls	r5, r2, #30
 8003724:	d435      	bmi.n	8003792 <HAL_UART_IRQHandler+0x2aa>
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003726:	0750      	lsls	r0, r2, #29
 8003728:	d515      	bpl.n	8003756 <HAL_UART_IRQHandler+0x26e>
 800372a:	2e00      	cmp	r6, #0
 800372c:	d086      	beq.n	800363c <HAL_UART_IRQHandler+0x154>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800372e:	2004      	movs	r0, #4
    if (((isrflags & USART_ISR_ORE) != 0U)
 8003730:	0715      	lsls	r5, r2, #28
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8003732:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003734:	f8d4 0084 	ldr.w	r0, [r4, #132]	@ 0x84
 8003738:	f040 0002 	orr.w	r0, r0, #2
 800373c:	f8c4 0084 	str.w	r0, [r4, #132]	@ 0x84
    if (((isrflags & USART_ISR_ORE) != 0U)
 8003740:	f57f af7f 	bpl.w	8003642 <HAL_UART_IRQHandler+0x15a>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003744:	2008      	movs	r0, #8
 8003746:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003748:	f8d4 0084 	ldr.w	r0, [r4, #132]	@ 0x84
 800374c:	f040 0008 	orr.w	r0, r0, #8
 8003750:	f8c4 0084 	str.w	r0, [r4, #132]	@ 0x84
 8003754:	e775      	b.n	8003642 <HAL_UART_IRQHandler+0x15a>
    if (((isrflags & USART_ISR_ORE) != 0U)
 8003756:	0710      	lsls	r0, r2, #28
 8003758:	f57f af73 	bpl.w	8003642 <HAL_UART_IRQHandler+0x15a>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800375c:	f001 0020 	and.w	r0, r1, #32
 8003760:	4330      	orrs	r0, r6
 8003762:	f43f af6e 	beq.w	8003642 <HAL_UART_IRQHandler+0x15a>
 8003766:	e7ed      	b.n	8003744 <HAL_UART_IRQHandler+0x25c>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003768:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800376c:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003770:	e843 2100 	strex	r1, r2, [r3]
 8003774:	2900      	cmp	r1, #0
 8003776:	d0a1      	beq.n	80036bc <HAL_UART_IRQHandler+0x1d4>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003778:	e853 2f00 	ldrex	r2, [r3]
 800377c:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003780:	e843 2100 	strex	r1, r2, [r3]
 8003784:	2900      	cmp	r1, #0
 8003786:	d1ef      	bne.n	8003768 <HAL_UART_IRQHandler+0x280>
 8003788:	e798      	b.n	80036bc <HAL_UART_IRQHandler+0x1d4>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800378a:	07d5      	lsls	r5, r2, #31
 800378c:	d4c6      	bmi.n	800371c <HAL_UART_IRQHandler+0x234>
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800378e:	0790      	lsls	r0, r2, #30
 8003790:	d510      	bpl.n	80037b4 <HAL_UART_IRQHandler+0x2cc>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8003792:	2002      	movs	r0, #2
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003794:	0756      	lsls	r6, r2, #29
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8003796:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003798:	f8d4 0084 	ldr.w	r0, [r4, #132]	@ 0x84
 800379c:	f040 0004 	orr.w	r0, r0, #4
 80037a0:	f8c4 0084 	str.w	r0, [r4, #132]	@ 0x84
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80037a4:	d4c3      	bmi.n	800372e <HAL_UART_IRQHandler+0x246>
    if (((isrflags & USART_ISR_ORE) != 0U)
 80037a6:	0710      	lsls	r0, r2, #28
 80037a8:	d4cc      	bmi.n	8003744 <HAL_UART_IRQHandler+0x25c>
 80037aa:	e74a      	b.n	8003642 <HAL_UART_IRQHandler+0x15a>
            HAL_UART_ErrorCallback(huart);
 80037ac:	4620      	mov	r0, r4
 80037ae:	f7ff fe8b 	bl	80034c8 <HAL_UART_ErrorCallback>
}
 80037b2:	bd70      	pop	{r4, r5, r6, pc}
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80037b4:	0756      	lsls	r6, r2, #29
 80037b6:	d4ba      	bmi.n	800372e <HAL_UART_IRQHandler+0x246>
 80037b8:	e7f5      	b.n	80037a6 <HAL_UART_IRQHandler+0x2be>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80037ba:	068d      	lsls	r5, r1, #26
 80037bc:	d4c2      	bmi.n	8003744 <HAL_UART_IRQHandler+0x25c>
 80037be:	e740      	b.n	8003642 <HAL_UART_IRQHandler+0x15a>
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80037c0:	0795      	lsls	r5, r2, #30
 80037c2:	f53f af38 	bmi.w	8003636 <HAL_UART_IRQHandler+0x14e>
 80037c6:	e7ae      	b.n	8003726 <HAL_UART_IRQHandler+0x23e>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80037c8:	f8b4 005a 	ldrh.w	r0, [r4, #90]	@ 0x5a
 80037cc:	f8b4 1058 	ldrh.w	r1, [r4, #88]	@ 0x58
      if ((huart->RxXferCount > 0U)
 80037d0:	f8b4 205a 	ldrh.w	r2, [r4, #90]	@ 0x5a
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80037d4:	1a09      	subs	r1, r1, r0
      if ((huart->RxXferCount > 0U)
 80037d6:	b292      	uxth	r2, r2
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80037d8:	b289      	uxth	r1, r1
          && (nb_rx_data > 0U))
 80037da:	2a00      	cmp	r2, #0
 80037dc:	f43f aea3 	beq.w	8003526 <HAL_UART_IRQHandler+0x3e>
 80037e0:	2900      	cmp	r1, #0
 80037e2:	f43f aea0 	beq.w	8003526 <HAL_UART_IRQHandler+0x3e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80037e6:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80037ea:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037ee:	e843 2000 	strex	r0, r2, [r3]
 80037f2:	2800      	cmp	r0, #0
 80037f4:	d1f7      	bne.n	80037e6 <HAL_UART_IRQHandler+0x2fe>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80037f6:	f103 0208 	add.w	r2, r3, #8
 80037fa:	e852 2f00 	ldrex	r2, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80037fe:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003802:	f103 0508 	add.w	r5, r3, #8
 8003806:	e845 2000 	strex	r0, r2, [r5]
 800380a:	2800      	cmp	r0, #0
 800380c:	d1f3      	bne.n	80037f6 <HAL_UART_IRQHandler+0x30e>
        huart->RxState = HAL_UART_STATE_READY;
 800380e:	2220      	movs	r2, #32
        huart->RxISR = NULL;
 8003810:	66a0      	str	r0, [r4, #104]	@ 0x68
        huart->RxState = HAL_UART_STATE_READY;
 8003812:	f8c4 2080 	str.w	r2, [r4, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003816:	6620      	str	r0, [r4, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003818:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800381c:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003820:	e843 2000 	strex	r0, r2, [r3]
 8003824:	2800      	cmp	r0, #0
 8003826:	d1f7      	bne.n	8003818 <HAL_UART_IRQHandler+0x330>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003828:	2302      	movs	r3, #2
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800382a:	4620      	mov	r0, r4
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800382c:	6663      	str	r3, [r4, #100]	@ 0x64
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800382e:	f7ff fe57 	bl	80034e0 <HAL_UARTEx_RxEventCallback>
}
 8003832:	bd70      	pop	{r4, r5, r6, pc}
        HAL_UART_ErrorCallback(huart);
 8003834:	4620      	mov	r0, r4
 8003836:	f7ff fe47 	bl	80034c8 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800383a:	f8c4 5084 	str.w	r5, [r4, #132]	@ 0x84
}
 800383e:	bd70      	pop	{r4, r5, r6, pc}
 8003840:	04000120 	.word	0x04000120
 8003844:	080034cd 	.word	0x080034cd

08003848 <UART_SetConfig>:
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003848:	6901      	ldr	r1, [r0, #16]
 800384a:	6882      	ldr	r2, [r0, #8]
{
 800384c:	b538      	push	{r3, r4, r5, lr}
 800384e:	4604      	mov	r4, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003850:	6803      	ldr	r3, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003852:	430a      	orrs	r2, r1
 8003854:	69c0      	ldr	r0, [r0, #28]
 8003856:	6961      	ldr	r1, [r4, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003858:	681d      	ldr	r5, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800385a:	430a      	orrs	r2, r1
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800385c:	4987      	ldr	r1, [pc, #540]	@ (8003a7c <UART_SetConfig+0x234>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800385e:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003860:	4029      	ands	r1, r5
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003862:	68e5      	ldr	r5, [r4, #12]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003864:	430a      	orrs	r2, r1
 8003866:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003868:	6859      	ldr	r1, [r3, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800386a:	69a2      	ldr	r2, [r4, #24]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800386c:	f421 5140 	bic.w	r1, r1, #12288	@ 0x3000
 8003870:	4329      	orrs	r1, r5
 8003872:	6059      	str	r1, [r3, #4]
  tmpreg |= huart->Init.OneBitSampling;
 8003874:	6a21      	ldr	r1, [r4, #32]
 8003876:	430a      	orrs	r2, r1
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003878:	6899      	ldr	r1, [r3, #8]
 800387a:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
 800387e:	430a      	orrs	r2, r1
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003880:	497f      	ldr	r1, [pc, #508]	@ (8003a80 <UART_SetConfig+0x238>)
 8003882:	428b      	cmp	r3, r1
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003884:	609a      	str	r2, [r3, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003886:	d03f      	beq.n	8003908 <UART_SetConfig+0xc0>
 8003888:	4a7e      	ldr	r2, [pc, #504]	@ (8003a84 <UART_SetConfig+0x23c>)
 800388a:	4293      	cmp	r3, r2
 800388c:	d017      	beq.n	80038be <UART_SetConfig+0x76>
 800388e:	4a7e      	ldr	r2, [pc, #504]	@ (8003a88 <UART_SetConfig+0x240>)
 8003890:	4293      	cmp	r3, r2
 8003892:	f000 80ad 	beq.w	80039f0 <UART_SetConfig+0x1a8>
 8003896:	4a7d      	ldr	r2, [pc, #500]	@ (8003a8c <UART_SetConfig+0x244>)
 8003898:	4293      	cmp	r3, r2
 800389a:	f000 80b4 	beq.w	8003a06 <UART_SetConfig+0x1be>
 800389e:	4a7c      	ldr	r2, [pc, #496]	@ (8003a90 <UART_SetConfig+0x248>)
 80038a0:	4293      	cmp	r3, r2
 80038a2:	d073      	beq.n	800398c <UART_SetConfig+0x144>
 80038a4:	4a7b      	ldr	r2, [pc, #492]	@ (8003a94 <UART_SetConfig+0x24c>)
 80038a6:	4293      	cmp	r3, r2
 80038a8:	d03d      	beq.n	8003926 <UART_SetConfig+0xde>
 80038aa:	4a7b      	ldr	r2, [pc, #492]	@ (8003a98 <UART_SetConfig+0x250>)
 80038ac:	4293      	cmp	r3, r2
 80038ae:	f000 80c1 	beq.w	8003a34 <UART_SetConfig+0x1ec>
 80038b2:	4a7a      	ldr	r2, [pc, #488]	@ (8003a9c <UART_SetConfig+0x254>)
 80038b4:	4293      	cmp	r3, r2
 80038b6:	f000 80cc 	beq.w	8003a52 <UART_SetConfig+0x20a>
        pclk = (uint32_t) HSI_VALUE;
 80038ba:	2001      	movs	r0, #1
 80038bc:	e04d      	b.n	800395a <UART_SetConfig+0x112>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80038be:	4b78      	ldr	r3, [pc, #480]	@ (8003aa0 <UART_SetConfig+0x258>)
 80038c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80038c4:	f003 030c 	and.w	r3, r3, #12
 80038c8:	2b0c      	cmp	r3, #12
 80038ca:	d8f6      	bhi.n	80038ba <UART_SetConfig+0x72>
 80038cc:	a201      	add	r2, pc, #4	@ (adr r2, 80038d4 <UART_SetConfig+0x8c>)
 80038ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038d2:	bf00      	nop
 80038d4:	080039a3 	.word	0x080039a3
 80038d8:	080038bb 	.word	0x080038bb
 80038dc:	080038bb 	.word	0x080038bb
 80038e0:	080038bb 	.word	0x080038bb
 80038e4:	08003969 	.word	0x08003969
 80038e8:	080038bb 	.word	0x080038bb
 80038ec:	080038bb 	.word	0x080038bb
 80038f0:	080038bb 	.word	0x080038bb
 80038f4:	08003937 	.word	0x08003937
 80038f8:	080038bb 	.word	0x080038bb
 80038fc:	080038bb 	.word	0x080038bb
 8003900:	080038bb 	.word	0x080038bb
 8003904:	0800391b 	.word	0x0800391b
 8003908:	4b65      	ldr	r3, [pc, #404]	@ (8003aa0 <UART_SetConfig+0x258>)
 800390a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800390e:	f003 0303 	and.w	r3, r3, #3
 8003912:	2b02      	cmp	r3, #2
 8003914:	d00f      	beq.n	8003936 <UART_SetConfig+0xee>
 8003916:	2b03      	cmp	r3, #3
 8003918:	d12e      	bne.n	8003978 <UART_SetConfig+0x130>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800391a:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 800391e:	d05e      	beq.n	80039de <UART_SetConfig+0x196>
        pclk = (uint32_t) LSE_VALUE;
 8003920:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8003924:	e00b      	b.n	800393e <UART_SetConfig+0xf6>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003926:	4b5e      	ldr	r3, [pc, #376]	@ (8003aa0 <UART_SetConfig+0x258>)
 8003928:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800392c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8003930:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003934:	d115      	bne.n	8003962 <UART_SetConfig+0x11a>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003936:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 800393a:	d03a      	beq.n	80039b2 <UART_SetConfig+0x16a>
        pclk = (uint32_t) HSI_VALUE;
 800393c:	4859      	ldr	r0, [pc, #356]	@ (8003aa4 <UART_SetConfig+0x25c>)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800393e:	6863      	ldr	r3, [r4, #4]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003940:	f64f 72ef 	movw	r2, #65519	@ 0xffef
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003944:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 8003948:	fbb0 f0f3 	udiv	r0, r0, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800394c:	f1a0 0310 	sub.w	r3, r0, #16
 8003950:	4293      	cmp	r3, r2
 8003952:	d8b2      	bhi.n	80038ba <UART_SetConfig+0x72>
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003954:	6823      	ldr	r3, [r4, #0]
 8003956:	60d8      	str	r0, [r3, #12]
        pclk = (uint32_t) HSI_VALUE;
 8003958:	2000      	movs	r0, #0
  huart->RxISR = NULL;
 800395a:	2300      	movs	r3, #0
 800395c:	e9c4 331a 	strd	r3, r3, [r4, #104]	@ 0x68
}
 8003960:	bd38      	pop	{r3, r4, r5, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003962:	f200 8085 	bhi.w	8003a70 <UART_SetConfig+0x228>
 8003966:	b14b      	cbz	r3, 800397c <UART_SetConfig+0x134>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003968:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 800396c:	d03a      	beq.n	80039e4 <UART_SetConfig+0x19c>
        pclk = HAL_RCC_GetSysClockFreq();
 800396e:	f7ff f8fb 	bl	8002b68 <HAL_RCC_GetSysClockFreq>
    if (pclk != 0U)
 8003972:	2800      	cmp	r0, #0
 8003974:	d0f0      	beq.n	8003958 <UART_SetConfig+0x110>
 8003976:	e7e2      	b.n	800393e <UART_SetConfig+0xf6>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003978:	2b01      	cmp	r3, #1
 800397a:	d0f5      	beq.n	8003968 <UART_SetConfig+0x120>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800397c:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8003980:	d04d      	beq.n	8003a1e <UART_SetConfig+0x1d6>
        pclk = HAL_RCC_GetPCLK2Freq();
 8003982:	f7ff f935 	bl	8002bf0 <HAL_RCC_GetPCLK2Freq>
    if (pclk != 0U)
 8003986:	2800      	cmp	r0, #0
 8003988:	d0e6      	beq.n	8003958 <UART_SetConfig+0x110>
 800398a:	e7d8      	b.n	800393e <UART_SetConfig+0xf6>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800398c:	4b44      	ldr	r3, [pc, #272]	@ (8003aa0 <UART_SetConfig+0x258>)
 800398e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003992:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003996:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800399a:	d0cc      	beq.n	8003936 <UART_SetConfig+0xee>
 800399c:	d845      	bhi.n	8003a2a <UART_SetConfig+0x1e2>
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d1e2      	bne.n	8003968 <UART_SetConfig+0x120>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80039a2:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 80039a6:	d03d      	beq.n	8003a24 <UART_SetConfig+0x1dc>
        pclk = HAL_RCC_GetPCLK1Freq();
 80039a8:	f7ff f912 	bl	8002bd0 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 80039ac:	2800      	cmp	r0, #0
 80039ae:	d0d3      	beq.n	8003958 <UART_SetConfig+0x110>
 80039b0:	e7c5      	b.n	800393e <UART_SetConfig+0xf6>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80039b2:	483d      	ldr	r0, [pc, #244]	@ (8003aa8 <UART_SetConfig+0x260>)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80039b4:	6863      	ldr	r3, [r4, #4]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80039b6:	f64f 72ef 	movw	r2, #65519	@ 0xffef
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80039ba:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 80039be:	fbb0 f3f3 	udiv	r3, r0, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80039c2:	f1a3 0110 	sub.w	r1, r3, #16
 80039c6:	4291      	cmp	r1, r2
 80039c8:	f63f af77 	bhi.w	80038ba <UART_SetConfig+0x72>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80039cc:	f023 020f 	bic.w	r2, r3, #15
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80039d0:	f3c3 0342 	ubfx	r3, r3, #1, #3
        huart->Instance->BRR = brrtemp;
 80039d4:	6821      	ldr	r1, [r4, #0]
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80039d6:	b292      	uxth	r2, r2
        huart->Instance->BRR = brrtemp;
 80039d8:	4313      	orrs	r3, r2
 80039da:	60cb      	str	r3, [r1, #12]
 80039dc:	e7bc      	b.n	8003958 <UART_SetConfig+0x110>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80039de:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 80039e2:	e7e7      	b.n	80039b4 <UART_SetConfig+0x16c>
        pclk = HAL_RCC_GetSysClockFreq();
 80039e4:	f7ff f8c0 	bl	8002b68 <HAL_RCC_GetSysClockFreq>
    if (pclk != 0U)
 80039e8:	2800      	cmp	r0, #0
 80039ea:	d0b5      	beq.n	8003958 <UART_SetConfig+0x110>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80039ec:	0040      	lsls	r0, r0, #1
 80039ee:	e7e1      	b.n	80039b4 <UART_SetConfig+0x16c>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80039f0:	4b2b      	ldr	r3, [pc, #172]	@ (8003aa0 <UART_SetConfig+0x258>)
 80039f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80039f6:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80039fa:	2b20      	cmp	r3, #32
 80039fc:	d09b      	beq.n	8003936 <UART_SetConfig+0xee>
 80039fe:	d9ce      	bls.n	800399e <UART_SetConfig+0x156>
 8003a00:	2b30      	cmp	r3, #48	@ 0x30
 8003a02:	d08a      	beq.n	800391a <UART_SetConfig+0xd2>
 8003a04:	e759      	b.n	80038ba <UART_SetConfig+0x72>
 8003a06:	4b26      	ldr	r3, [pc, #152]	@ (8003aa0 <UART_SetConfig+0x258>)
 8003a08:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a0c:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8003a10:	2b80      	cmp	r3, #128	@ 0x80
 8003a12:	d090      	beq.n	8003936 <UART_SetConfig+0xee>
 8003a14:	d9c3      	bls.n	800399e <UART_SetConfig+0x156>
 8003a16:	2bc0      	cmp	r3, #192	@ 0xc0
 8003a18:	f43f af7f 	beq.w	800391a <UART_SetConfig+0xd2>
 8003a1c:	e74d      	b.n	80038ba <UART_SetConfig+0x72>
        pclk = HAL_RCC_GetPCLK2Freq();
 8003a1e:	f7ff f8e7 	bl	8002bf0 <HAL_RCC_GetPCLK2Freq>
        break;
 8003a22:	e7e1      	b.n	80039e8 <UART_SetConfig+0x1a0>
        pclk = HAL_RCC_GetPCLK1Freq();
 8003a24:	f7ff f8d4 	bl	8002bd0 <HAL_RCC_GetPCLK1Freq>
        break;
 8003a28:	e7de      	b.n	80039e8 <UART_SetConfig+0x1a0>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003a2a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003a2e:	f43f af74 	beq.w	800391a <UART_SetConfig+0xd2>
 8003a32:	e742      	b.n	80038ba <UART_SetConfig+0x72>
 8003a34:	4b1a      	ldr	r3, [pc, #104]	@ (8003aa0 <UART_SetConfig+0x258>)
 8003a36:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a3a:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8003a3e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003a42:	f43f af78 	beq.w	8003936 <UART_SetConfig+0xee>
 8003a46:	d9aa      	bls.n	800399e <UART_SetConfig+0x156>
 8003a48:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003a4c:	f43f af65 	beq.w	800391a <UART_SetConfig+0xd2>
 8003a50:	e733      	b.n	80038ba <UART_SetConfig+0x72>
 8003a52:	4b13      	ldr	r3, [pc, #76]	@ (8003aa0 <UART_SetConfig+0x258>)
 8003a54:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a58:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8003a5c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003a60:	f43f af69 	beq.w	8003936 <UART_SetConfig+0xee>
 8003a64:	d99b      	bls.n	800399e <UART_SetConfig+0x156>
 8003a66:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8003a6a:	f43f af56 	beq.w	800391a <UART_SetConfig+0xd2>
 8003a6e:	e724      	b.n	80038ba <UART_SetConfig+0x72>
 8003a70:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003a74:	f43f af51 	beq.w	800391a <UART_SetConfig+0xd2>
 8003a78:	e71f      	b.n	80038ba <UART_SetConfig+0x72>
 8003a7a:	bf00      	nop
 8003a7c:	efff69f3 	.word	0xefff69f3
 8003a80:	40011000 	.word	0x40011000
 8003a84:	40004400 	.word	0x40004400
 8003a88:	40004800 	.word	0x40004800
 8003a8c:	40004c00 	.word	0x40004c00
 8003a90:	40005000 	.word	0x40005000
 8003a94:	40011400 	.word	0x40011400
 8003a98:	40007800 	.word	0x40007800
 8003a9c:	40007c00 	.word	0x40007c00
 8003aa0:	40023800 	.word	0x40023800
 8003aa4:	00f42400 	.word	0x00f42400
 8003aa8:	01e84800 	.word	0x01e84800

08003aac <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003aac:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 8003aae:	071a      	lsls	r2, r3, #28
{
 8003ab0:	b410      	push	{r4}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003ab2:	d506      	bpl.n	8003ac2 <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003ab4:	6801      	ldr	r1, [r0, #0]
 8003ab6:	6b44      	ldr	r4, [r0, #52]	@ 0x34
 8003ab8:	684a      	ldr	r2, [r1, #4]
 8003aba:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003abe:	4322      	orrs	r2, r4
 8003ac0:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003ac2:	07dc      	lsls	r4, r3, #31
 8003ac4:	d506      	bpl.n	8003ad4 <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003ac6:	6801      	ldr	r1, [r0, #0]
 8003ac8:	6a84      	ldr	r4, [r0, #40]	@ 0x28
 8003aca:	684a      	ldr	r2, [r1, #4]
 8003acc:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8003ad0:	4322      	orrs	r2, r4
 8003ad2:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003ad4:	0799      	lsls	r1, r3, #30
 8003ad6:	d506      	bpl.n	8003ae6 <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003ad8:	6801      	ldr	r1, [r0, #0]
 8003ada:	6ac4      	ldr	r4, [r0, #44]	@ 0x2c
 8003adc:	684a      	ldr	r2, [r1, #4]
 8003ade:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8003ae2:	4322      	orrs	r2, r4
 8003ae4:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003ae6:	075a      	lsls	r2, r3, #29
 8003ae8:	d506      	bpl.n	8003af8 <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003aea:	6801      	ldr	r1, [r0, #0]
 8003aec:	6b04      	ldr	r4, [r0, #48]	@ 0x30
 8003aee:	684a      	ldr	r2, [r1, #4]
 8003af0:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003af4:	4322      	orrs	r2, r4
 8003af6:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003af8:	06dc      	lsls	r4, r3, #27
 8003afa:	d506      	bpl.n	8003b0a <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003afc:	6801      	ldr	r1, [r0, #0]
 8003afe:	6b84      	ldr	r4, [r0, #56]	@ 0x38
 8003b00:	688a      	ldr	r2, [r1, #8]
 8003b02:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003b06:	4322      	orrs	r2, r4
 8003b08:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003b0a:	0699      	lsls	r1, r3, #26
 8003b0c:	d506      	bpl.n	8003b1c <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003b0e:	6801      	ldr	r1, [r0, #0]
 8003b10:	6bc4      	ldr	r4, [r0, #60]	@ 0x3c
 8003b12:	688a      	ldr	r2, [r1, #8]
 8003b14:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003b18:	4322      	orrs	r2, r4
 8003b1a:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003b1c:	065a      	lsls	r2, r3, #25
 8003b1e:	d50a      	bpl.n	8003b36 <UART_AdvFeatureConfig+0x8a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003b20:	6801      	ldr	r1, [r0, #0]
 8003b22:	6c04      	ldr	r4, [r0, #64]	@ 0x40
 8003b24:	684a      	ldr	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003b26:	f5b4 1f80 	cmp.w	r4, #1048576	@ 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003b2a:	f422 1280 	bic.w	r2, r2, #1048576	@ 0x100000
 8003b2e:	ea42 0204 	orr.w	r2, r2, r4
 8003b32:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003b34:	d00b      	beq.n	8003b4e <UART_AdvFeatureConfig+0xa2>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003b36:	061b      	lsls	r3, r3, #24
 8003b38:	d506      	bpl.n	8003b48 <UART_AdvFeatureConfig+0x9c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003b3a:	6802      	ldr	r2, [r0, #0]
 8003b3c:	6c81      	ldr	r1, [r0, #72]	@ 0x48
 8003b3e:	6853      	ldr	r3, [r2, #4]
 8003b40:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 8003b44:	430b      	orrs	r3, r1
 8003b46:	6053      	str	r3, [r2, #4]
}
 8003b48:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003b4c:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003b4e:	684a      	ldr	r2, [r1, #4]
 8003b50:	6c44      	ldr	r4, [r0, #68]	@ 0x44
 8003b52:	f422 02c0 	bic.w	r2, r2, #6291456	@ 0x600000
 8003b56:	4322      	orrs	r2, r4
 8003b58:	604a      	str	r2, [r1, #4]
 8003b5a:	e7ec      	b.n	8003b36 <UART_AdvFeatureConfig+0x8a>

08003b5c <UART_CheckIdleState>:
{
 8003b5c:	b538      	push	{r3, r4, r5, lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003b5e:	2300      	movs	r3, #0
{
 8003b60:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003b62:	f8c0 3084 	str.w	r3, [r0, #132]	@ 0x84
  tickstart = HAL_GetTick();
 8003b66:	f7fe f98d 	bl	8001e84 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003b6a:	6822      	ldr	r2, [r4, #0]
  tickstart = HAL_GetTick();
 8003b6c:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003b6e:	6813      	ldr	r3, [r2, #0]
 8003b70:	071b      	lsls	r3, r3, #28
 8003b72:	d40e      	bmi.n	8003b92 <UART_CheckIdleState+0x36>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003b74:	6813      	ldr	r3, [r2, #0]
 8003b76:	0759      	lsls	r1, r3, #29
 8003b78:	d42f      	bmi.n	8003bda <UART_CheckIdleState+0x7e>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003b7a:	2300      	movs	r3, #0
  huart->gState = HAL_UART_STATE_READY;
 8003b7c:	2220      	movs	r2, #32
  return HAL_OK;
 8003b7e:	4618      	mov	r0, r3
  huart->gState = HAL_UART_STATE_READY;
 8003b80:	67e2      	str	r2, [r4, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8003b82:	f8c4 2080 	str.w	r2, [r4, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003b86:	6623      	str	r3, [r4, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003b88:	6663      	str	r3, [r4, #100]	@ 0x64
      __HAL_UNLOCK(huart);
 8003b8a:	2300      	movs	r3, #0
 8003b8c:	f884 3078 	strb.w	r3, [r4, #120]	@ 0x78
}
 8003b90:	bd38      	pop	{r3, r4, r5, pc}
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003b92:	69d3      	ldr	r3, [r2, #28]
 8003b94:	0298      	lsls	r0, r3, #10
 8003b96:	d4ed      	bmi.n	8003b74 <UART_CheckIdleState+0x18>
 8003b98:	e00c      	b.n	8003bb4 <UART_CheckIdleState+0x58>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003b9a:	6819      	ldr	r1, [r3, #0]
 8003b9c:	461a      	mov	r2, r3
 8003b9e:	0749      	lsls	r1, r1, #29
 8003ba0:	d505      	bpl.n	8003bae <UART_CheckIdleState+0x52>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003ba2:	69d9      	ldr	r1, [r3, #28]
 8003ba4:	0708      	lsls	r0, r1, #28
 8003ba6:	d449      	bmi.n	8003c3c <UART_CheckIdleState+0xe0>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003ba8:	69d9      	ldr	r1, [r3, #28]
 8003baa:	0509      	lsls	r1, r1, #20
 8003bac:	d474      	bmi.n	8003c98 <UART_CheckIdleState+0x13c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003bae:	69db      	ldr	r3, [r3, #28]
 8003bb0:	0298      	lsls	r0, r3, #10
 8003bb2:	d4df      	bmi.n	8003b74 <UART_CheckIdleState+0x18>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003bb4:	f7fe f966 	bl	8001e84 <HAL_GetTick>
 8003bb8:	1b43      	subs	r3, r0, r5
 8003bba:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003bbe:	6823      	ldr	r3, [r4, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003bc0:	d3eb      	bcc.n	8003b9a <UART_CheckIdleState+0x3e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003bc2:	e853 2f00 	ldrex	r2, [r3]
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8003bc6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003bca:	e843 2100 	strex	r1, r2, [r3]
 8003bce:	2900      	cmp	r1, #0
 8003bd0:	d1f7      	bne.n	8003bc2 <UART_CheckIdleState+0x66>
      huart->gState = HAL_UART_STATE_READY;
 8003bd2:	2320      	movs	r3, #32
 8003bd4:	67e3      	str	r3, [r4, #124]	@ 0x7c
      return HAL_TIMEOUT;
 8003bd6:	2003      	movs	r0, #3
 8003bd8:	e7d7      	b.n	8003b8a <UART_CheckIdleState+0x2e>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003bda:	69d3      	ldr	r3, [r2, #28]
 8003bdc:	025b      	lsls	r3, r3, #9
 8003bde:	d4cc      	bmi.n	8003b7a <UART_CheckIdleState+0x1e>
 8003be0:	e00d      	b.n	8003bfe <UART_CheckIdleState+0xa2>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003be2:	681a      	ldr	r2, [r3, #0]
 8003be4:	0750      	lsls	r0, r2, #29
 8003be6:	d507      	bpl.n	8003bf8 <UART_CheckIdleState+0x9c>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003be8:	69da      	ldr	r2, [r3, #28]
 8003bea:	0711      	lsls	r1, r2, #28
 8003bec:	f100 8082 	bmi.w	8003cf4 <UART_CheckIdleState+0x198>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003bf0:	69da      	ldr	r2, [r3, #28]
 8003bf2:	0512      	lsls	r2, r2, #20
 8003bf4:	f100 80ac 	bmi.w	8003d50 <UART_CheckIdleState+0x1f4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003bf8:	69db      	ldr	r3, [r3, #28]
 8003bfa:	025b      	lsls	r3, r3, #9
 8003bfc:	d4bd      	bmi.n	8003b7a <UART_CheckIdleState+0x1e>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003bfe:	f7fe f941 	bl	8001e84 <HAL_GetTick>
 8003c02:	1b43      	subs	r3, r0, r5
 8003c04:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003c08:	6823      	ldr	r3, [r4, #0]
 8003c0a:	d3ea      	bcc.n	8003be2 <UART_CheckIdleState+0x86>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c0c:	e853 2f00 	ldrex	r2, [r3]
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003c10:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c14:	e843 2100 	strex	r1, r2, [r3]
 8003c18:	2900      	cmp	r1, #0
 8003c1a:	d1f7      	bne.n	8003c0c <UART_CheckIdleState+0xb0>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c1c:	f103 0208 	add.w	r2, r3, #8
 8003c20:	e852 2f00 	ldrex	r2, [r2]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003c24:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c28:	f103 0008 	add.w	r0, r3, #8
 8003c2c:	e840 2100 	strex	r1, r2, [r0]
 8003c30:	2900      	cmp	r1, #0
 8003c32:	d1f3      	bne.n	8003c1c <UART_CheckIdleState+0xc0>
      huart->RxState = HAL_UART_STATE_READY;
 8003c34:	2320      	movs	r3, #32
 8003c36:	f8c4 3080 	str.w	r3, [r4, #128]	@ 0x80
      return HAL_TIMEOUT;
 8003c3a:	e7cc      	b.n	8003bd6 <UART_CheckIdleState+0x7a>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003c3c:	2208      	movs	r2, #8
 8003c3e:	621a      	str	r2, [r3, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c40:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003c44:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c48:	e843 2100 	strex	r1, r2, [r3]
 8003c4c:	2900      	cmp	r1, #0
 8003c4e:	d1f7      	bne.n	8003c40 <UART_CheckIdleState+0xe4>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c50:	f103 0208 	add.w	r2, r3, #8
 8003c54:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003c58:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c5c:	f103 0008 	add.w	r0, r3, #8
 8003c60:	e840 2100 	strex	r1, r2, [r0]
 8003c64:	2900      	cmp	r1, #0
 8003c66:	d1f3      	bne.n	8003c50 <UART_CheckIdleState+0xf4>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003c68:	6e22      	ldr	r2, [r4, #96]	@ 0x60
 8003c6a:	2a01      	cmp	r2, #1
 8003c6c:	d00b      	beq.n	8003c86 <UART_CheckIdleState+0x12a>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003c6e:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 8003c70:	2020      	movs	r0, #32
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003c72:	2108      	movs	r1, #8
  huart->RxState = HAL_UART_STATE_READY;
 8003c74:	f8c4 0080 	str.w	r0, [r4, #128]	@ 0x80
  huart->RxISR = NULL;
 8003c78:	66a2      	str	r2, [r4, #104]	@ 0x68
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003c7a:	6622      	str	r2, [r4, #96]	@ 0x60
          __HAL_UNLOCK(huart);
 8003c7c:	f884 2078 	strb.w	r2, [r4, #120]	@ 0x78
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003c80:	f8c4 1084 	str.w	r1, [r4, #132]	@ 0x84
          return HAL_ERROR;
 8003c84:	e79d      	b.n	8003bc2 <UART_CheckIdleState+0x66>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c86:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003c8a:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c8e:	e843 2100 	strex	r1, r2, [r3]
 8003c92:	2900      	cmp	r1, #0
 8003c94:	d1f7      	bne.n	8003c86 <UART_CheckIdleState+0x12a>
 8003c96:	e7ea      	b.n	8003c6e <UART_CheckIdleState+0x112>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003c98:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003c9c:	621a      	str	r2, [r3, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c9e:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003ca2:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ca6:	e843 2100 	strex	r1, r2, [r3]
 8003caa:	2900      	cmp	r1, #0
 8003cac:	d1f7      	bne.n	8003c9e <UART_CheckIdleState+0x142>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003cae:	f103 0208 	add.w	r2, r3, #8
 8003cb2:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003cb6:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003cba:	f103 0008 	add.w	r0, r3, #8
 8003cbe:	e840 2100 	strex	r1, r2, [r0]
 8003cc2:	2900      	cmp	r1, #0
 8003cc4:	d1f3      	bne.n	8003cae <UART_CheckIdleState+0x152>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003cc6:	6e22      	ldr	r2, [r4, #96]	@ 0x60
 8003cc8:	2a01      	cmp	r2, #1
 8003cca:	d00a      	beq.n	8003ce2 <UART_CheckIdleState+0x186>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003ccc:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 8003cce:	2120      	movs	r1, #32
  huart->RxISR = NULL;
 8003cd0:	66a2      	str	r2, [r4, #104]	@ 0x68
  huart->RxState = HAL_UART_STATE_READY;
 8003cd2:	f8c4 1080 	str.w	r1, [r4, #128]	@ 0x80
          __HAL_UNLOCK(huart);
 8003cd6:	f884 2078 	strb.w	r2, [r4, #120]	@ 0x78
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003cda:	6622      	str	r2, [r4, #96]	@ 0x60
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003cdc:	f8c4 1084 	str.w	r1, [r4, #132]	@ 0x84
          return HAL_TIMEOUT;
 8003ce0:	e76f      	b.n	8003bc2 <UART_CheckIdleState+0x66>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ce2:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003ce6:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003cea:	e843 2100 	strex	r1, r2, [r3]
 8003cee:	2900      	cmp	r1, #0
 8003cf0:	d1f7      	bne.n	8003ce2 <UART_CheckIdleState+0x186>
 8003cf2:	e7eb      	b.n	8003ccc <UART_CheckIdleState+0x170>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003cf4:	2208      	movs	r2, #8
 8003cf6:	621a      	str	r2, [r3, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003cf8:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003cfc:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d00:	e843 2100 	strex	r1, r2, [r3]
 8003d04:	2900      	cmp	r1, #0
 8003d06:	d1f7      	bne.n	8003cf8 <UART_CheckIdleState+0x19c>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d08:	f103 0208 	add.w	r2, r3, #8
 8003d0c:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d10:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d14:	f103 0008 	add.w	r0, r3, #8
 8003d18:	e840 2100 	strex	r1, r2, [r0]
 8003d1c:	2900      	cmp	r1, #0
 8003d1e:	d1f3      	bne.n	8003d08 <UART_CheckIdleState+0x1ac>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003d20:	6e22      	ldr	r2, [r4, #96]	@ 0x60
 8003d22:	2a01      	cmp	r2, #1
 8003d24:	d00b      	beq.n	8003d3e <UART_CheckIdleState+0x1e2>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003d26:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 8003d28:	2020      	movs	r0, #32
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003d2a:	2108      	movs	r1, #8
  huart->RxState = HAL_UART_STATE_READY;
 8003d2c:	f8c4 0080 	str.w	r0, [r4, #128]	@ 0x80
  huart->RxISR = NULL;
 8003d30:	66a2      	str	r2, [r4, #104]	@ 0x68
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003d32:	6622      	str	r2, [r4, #96]	@ 0x60
          __HAL_UNLOCK(huart);
 8003d34:	f884 2078 	strb.w	r2, [r4, #120]	@ 0x78
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003d38:	f8c4 1084 	str.w	r1, [r4, #132]	@ 0x84
          return HAL_ERROR;
 8003d3c:	e766      	b.n	8003c0c <UART_CheckIdleState+0xb0>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d3e:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003d42:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d46:	e843 2100 	strex	r1, r2, [r3]
 8003d4a:	2900      	cmp	r1, #0
 8003d4c:	d1f7      	bne.n	8003d3e <UART_CheckIdleState+0x1e2>
 8003d4e:	e7ea      	b.n	8003d26 <UART_CheckIdleState+0x1ca>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003d50:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003d54:	621a      	str	r2, [r3, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d56:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003d5a:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d5e:	e843 2100 	strex	r1, r2, [r3]
 8003d62:	2900      	cmp	r1, #0
 8003d64:	d1f7      	bne.n	8003d56 <UART_CheckIdleState+0x1fa>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d66:	f103 0208 	add.w	r2, r3, #8
 8003d6a:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d6e:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d72:	f103 0008 	add.w	r0, r3, #8
 8003d76:	e840 2100 	strex	r1, r2, [r0]
 8003d7a:	2900      	cmp	r1, #0
 8003d7c:	d1f3      	bne.n	8003d66 <UART_CheckIdleState+0x20a>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003d7e:	6e22      	ldr	r2, [r4, #96]	@ 0x60
 8003d80:	2a01      	cmp	r2, #1
 8003d82:	d00a      	beq.n	8003d9a <UART_CheckIdleState+0x23e>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003d84:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 8003d86:	2120      	movs	r1, #32
  huart->RxISR = NULL;
 8003d88:	66a2      	str	r2, [r4, #104]	@ 0x68
  huart->RxState = HAL_UART_STATE_READY;
 8003d8a:	f8c4 1080 	str.w	r1, [r4, #128]	@ 0x80
          __HAL_UNLOCK(huart);
 8003d8e:	f884 2078 	strb.w	r2, [r4, #120]	@ 0x78
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003d92:	6622      	str	r2, [r4, #96]	@ 0x60
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003d94:	f8c4 1084 	str.w	r1, [r4, #132]	@ 0x84
          return HAL_TIMEOUT;
 8003d98:	e738      	b.n	8003c0c <UART_CheckIdleState+0xb0>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d9a:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003d9e:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003da2:	e843 2100 	strex	r1, r2, [r3]
 8003da6:	2900      	cmp	r1, #0
 8003da8:	d1f7      	bne.n	8003d9a <UART_CheckIdleState+0x23e>
 8003daa:	e7eb      	b.n	8003d84 <UART_CheckIdleState+0x228>

08003dac <HAL_UART_Init>:
  if (huart == NULL)
 8003dac:	b370      	cbz	r0, 8003e0c <HAL_UART_Init+0x60>
  if (huart->gState == HAL_UART_STATE_RESET)
 8003dae:	6fc3      	ldr	r3, [r0, #124]	@ 0x7c
{
 8003db0:	b510      	push	{r4, lr}
 8003db2:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 8003db4:	b32b      	cbz	r3, 8003e02 <HAL_UART_Init+0x56>
  __HAL_UART_DISABLE(huart);
 8003db6:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8003db8:	2324      	movs	r3, #36	@ 0x24
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003dba:	6a61      	ldr	r1, [r4, #36]	@ 0x24
  huart->gState = HAL_UART_STATE_BUSY;
 8003dbc:	67e3      	str	r3, [r4, #124]	@ 0x7c
  __HAL_UART_DISABLE(huart);
 8003dbe:	6813      	ldr	r3, [r2, #0]
 8003dc0:	f023 0301 	bic.w	r3, r3, #1
 8003dc4:	6013      	str	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003dc6:	b9c1      	cbnz	r1, 8003dfa <HAL_UART_Init+0x4e>
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003dc8:	4620      	mov	r0, r4
 8003dca:	f7ff fd3d 	bl	8003848 <UART_SetConfig>
 8003dce:	2801      	cmp	r0, #1
 8003dd0:	d011      	beq.n	8003df6 <HAL_UART_Init+0x4a>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003dd2:	6823      	ldr	r3, [r4, #0]
  return (UART_CheckIdleState(huart));
 8003dd4:	4620      	mov	r0, r4
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003dd6:	685a      	ldr	r2, [r3, #4]
 8003dd8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003ddc:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003dde:	689a      	ldr	r2, [r3, #8]
 8003de0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003de4:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8003de6:	681a      	ldr	r2, [r3, #0]
 8003de8:	f042 0201 	orr.w	r2, r2, #1
}
 8003dec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  __HAL_UART_ENABLE(huart);
 8003df0:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 8003df2:	f7ff beb3 	b.w	8003b5c <UART_CheckIdleState>
}
 8003df6:	2001      	movs	r0, #1
 8003df8:	bd10      	pop	{r4, pc}
    UART_AdvFeatureConfig(huart);
 8003dfa:	4620      	mov	r0, r4
 8003dfc:	f7ff fe56 	bl	8003aac <UART_AdvFeatureConfig>
 8003e00:	e7e2      	b.n	8003dc8 <HAL_UART_Init+0x1c>
    huart->Lock = HAL_UNLOCKED;
 8003e02:	f880 3078 	strb.w	r3, [r0, #120]	@ 0x78
    HAL_UART_MspInit(huart);
 8003e06:	f7fd feff 	bl	8001c08 <HAL_UART_MspInit>
 8003e0a:	e7d4      	b.n	8003db6 <HAL_UART_Init+0xa>
}
 8003e0c:	2001      	movs	r0, #1
 8003e0e:	4770      	bx	lr

08003e10 <__cvt>:
 8003e10:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003e12:	ed2d 8b02 	vpush	{d8}
 8003e16:	eeb0 8b40 	vmov.f64	d8, d0
 8003e1a:	b085      	sub	sp, #20
 8003e1c:	4617      	mov	r7, r2
 8003e1e:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 8003e20:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003e22:	ee18 2a90 	vmov	r2, s17
 8003e26:	f025 0520 	bic.w	r5, r5, #32
 8003e2a:	2a00      	cmp	r2, #0
 8003e2c:	bfb6      	itet	lt
 8003e2e:	222d      	movlt	r2, #45	@ 0x2d
 8003e30:	2200      	movge	r2, #0
 8003e32:	eeb1 8b40 	vneglt.f64	d8, d0
 8003e36:	2d46      	cmp	r5, #70	@ 0x46
 8003e38:	460c      	mov	r4, r1
 8003e3a:	701a      	strb	r2, [r3, #0]
 8003e3c:	d004      	beq.n	8003e48 <__cvt+0x38>
 8003e3e:	2d45      	cmp	r5, #69	@ 0x45
 8003e40:	d100      	bne.n	8003e44 <__cvt+0x34>
 8003e42:	3401      	adds	r4, #1
 8003e44:	2102      	movs	r1, #2
 8003e46:	e000      	b.n	8003e4a <__cvt+0x3a>
 8003e48:	2103      	movs	r1, #3
 8003e4a:	ab03      	add	r3, sp, #12
 8003e4c:	9301      	str	r3, [sp, #4]
 8003e4e:	ab02      	add	r3, sp, #8
 8003e50:	9300      	str	r3, [sp, #0]
 8003e52:	4622      	mov	r2, r4
 8003e54:	4633      	mov	r3, r6
 8003e56:	eeb0 0b48 	vmov.f64	d0, d8
 8003e5a:	f000 fe75 	bl	8004b48 <_dtoa_r>
 8003e5e:	2d47      	cmp	r5, #71	@ 0x47
 8003e60:	d114      	bne.n	8003e8c <__cvt+0x7c>
 8003e62:	07fb      	lsls	r3, r7, #31
 8003e64:	d50a      	bpl.n	8003e7c <__cvt+0x6c>
 8003e66:	1902      	adds	r2, r0, r4
 8003e68:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8003e6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003e70:	bf08      	it	eq
 8003e72:	9203      	streq	r2, [sp, #12]
 8003e74:	2130      	movs	r1, #48	@ 0x30
 8003e76:	9b03      	ldr	r3, [sp, #12]
 8003e78:	4293      	cmp	r3, r2
 8003e7a:	d319      	bcc.n	8003eb0 <__cvt+0xa0>
 8003e7c:	9b03      	ldr	r3, [sp, #12]
 8003e7e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8003e80:	1a1b      	subs	r3, r3, r0
 8003e82:	6013      	str	r3, [r2, #0]
 8003e84:	b005      	add	sp, #20
 8003e86:	ecbd 8b02 	vpop	{d8}
 8003e8a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003e8c:	2d46      	cmp	r5, #70	@ 0x46
 8003e8e:	eb00 0204 	add.w	r2, r0, r4
 8003e92:	d1e9      	bne.n	8003e68 <__cvt+0x58>
 8003e94:	7803      	ldrb	r3, [r0, #0]
 8003e96:	2b30      	cmp	r3, #48	@ 0x30
 8003e98:	d107      	bne.n	8003eaa <__cvt+0x9a>
 8003e9a:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8003e9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003ea2:	bf1c      	itt	ne
 8003ea4:	f1c4 0401 	rsbne	r4, r4, #1
 8003ea8:	6034      	strne	r4, [r6, #0]
 8003eaa:	6833      	ldr	r3, [r6, #0]
 8003eac:	441a      	add	r2, r3
 8003eae:	e7db      	b.n	8003e68 <__cvt+0x58>
 8003eb0:	1c5c      	adds	r4, r3, #1
 8003eb2:	9403      	str	r4, [sp, #12]
 8003eb4:	7019      	strb	r1, [r3, #0]
 8003eb6:	e7de      	b.n	8003e76 <__cvt+0x66>

08003eb8 <__exponent>:
 8003eb8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003eba:	2900      	cmp	r1, #0
 8003ebc:	bfba      	itte	lt
 8003ebe:	4249      	neglt	r1, r1
 8003ec0:	232d      	movlt	r3, #45	@ 0x2d
 8003ec2:	232b      	movge	r3, #43	@ 0x2b
 8003ec4:	2909      	cmp	r1, #9
 8003ec6:	7002      	strb	r2, [r0, #0]
 8003ec8:	7043      	strb	r3, [r0, #1]
 8003eca:	dd29      	ble.n	8003f20 <__exponent+0x68>
 8003ecc:	f10d 0307 	add.w	r3, sp, #7
 8003ed0:	461d      	mov	r5, r3
 8003ed2:	270a      	movs	r7, #10
 8003ed4:	461a      	mov	r2, r3
 8003ed6:	fbb1 f6f7 	udiv	r6, r1, r7
 8003eda:	fb07 1416 	mls	r4, r7, r6, r1
 8003ede:	3430      	adds	r4, #48	@ 0x30
 8003ee0:	f802 4c01 	strb.w	r4, [r2, #-1]
 8003ee4:	460c      	mov	r4, r1
 8003ee6:	2c63      	cmp	r4, #99	@ 0x63
 8003ee8:	f103 33ff 	add.w	r3, r3, #4294967295
 8003eec:	4631      	mov	r1, r6
 8003eee:	dcf1      	bgt.n	8003ed4 <__exponent+0x1c>
 8003ef0:	3130      	adds	r1, #48	@ 0x30
 8003ef2:	1e94      	subs	r4, r2, #2
 8003ef4:	f803 1c01 	strb.w	r1, [r3, #-1]
 8003ef8:	1c41      	adds	r1, r0, #1
 8003efa:	4623      	mov	r3, r4
 8003efc:	42ab      	cmp	r3, r5
 8003efe:	d30a      	bcc.n	8003f16 <__exponent+0x5e>
 8003f00:	f10d 0309 	add.w	r3, sp, #9
 8003f04:	1a9b      	subs	r3, r3, r2
 8003f06:	42ac      	cmp	r4, r5
 8003f08:	bf88      	it	hi
 8003f0a:	2300      	movhi	r3, #0
 8003f0c:	3302      	adds	r3, #2
 8003f0e:	4403      	add	r3, r0
 8003f10:	1a18      	subs	r0, r3, r0
 8003f12:	b003      	add	sp, #12
 8003f14:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003f16:	f813 6b01 	ldrb.w	r6, [r3], #1
 8003f1a:	f801 6f01 	strb.w	r6, [r1, #1]!
 8003f1e:	e7ed      	b.n	8003efc <__exponent+0x44>
 8003f20:	2330      	movs	r3, #48	@ 0x30
 8003f22:	3130      	adds	r1, #48	@ 0x30
 8003f24:	7083      	strb	r3, [r0, #2]
 8003f26:	70c1      	strb	r1, [r0, #3]
 8003f28:	1d03      	adds	r3, r0, #4
 8003f2a:	e7f1      	b.n	8003f10 <__exponent+0x58>
 8003f2c:	0000      	movs	r0, r0
	...

08003f30 <_printf_float>:
 8003f30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003f34:	b08d      	sub	sp, #52	@ 0x34
 8003f36:	460c      	mov	r4, r1
 8003f38:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8003f3c:	4616      	mov	r6, r2
 8003f3e:	461f      	mov	r7, r3
 8003f40:	4605      	mov	r5, r0
 8003f42:	f000 fcf1 	bl	8004928 <_localeconv_r>
 8003f46:	f8d0 b000 	ldr.w	fp, [r0]
 8003f4a:	4658      	mov	r0, fp
 8003f4c:	f7fc f9c8 	bl	80002e0 <strlen>
 8003f50:	2300      	movs	r3, #0
 8003f52:	930a      	str	r3, [sp, #40]	@ 0x28
 8003f54:	f8d8 3000 	ldr.w	r3, [r8]
 8003f58:	f894 9018 	ldrb.w	r9, [r4, #24]
 8003f5c:	6822      	ldr	r2, [r4, #0]
 8003f5e:	9005      	str	r0, [sp, #20]
 8003f60:	3307      	adds	r3, #7
 8003f62:	f023 0307 	bic.w	r3, r3, #7
 8003f66:	f103 0108 	add.w	r1, r3, #8
 8003f6a:	f8c8 1000 	str.w	r1, [r8]
 8003f6e:	ed93 0b00 	vldr	d0, [r3]
 8003f72:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 80041d0 <_printf_float+0x2a0>
 8003f76:	eeb0 7bc0 	vabs.f64	d7, d0
 8003f7a:	eeb4 7b46 	vcmp.f64	d7, d6
 8003f7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003f82:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 8003f86:	dd24      	ble.n	8003fd2 <_printf_float+0xa2>
 8003f88:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8003f8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003f90:	d502      	bpl.n	8003f98 <_printf_float+0x68>
 8003f92:	232d      	movs	r3, #45	@ 0x2d
 8003f94:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003f98:	498f      	ldr	r1, [pc, #572]	@ (80041d8 <_printf_float+0x2a8>)
 8003f9a:	4b90      	ldr	r3, [pc, #576]	@ (80041dc <_printf_float+0x2ac>)
 8003f9c:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 8003fa0:	bf8c      	ite	hi
 8003fa2:	4688      	movhi	r8, r1
 8003fa4:	4698      	movls	r8, r3
 8003fa6:	f022 0204 	bic.w	r2, r2, #4
 8003faa:	2303      	movs	r3, #3
 8003fac:	6123      	str	r3, [r4, #16]
 8003fae:	6022      	str	r2, [r4, #0]
 8003fb0:	f04f 0a00 	mov.w	sl, #0
 8003fb4:	9700      	str	r7, [sp, #0]
 8003fb6:	4633      	mov	r3, r6
 8003fb8:	aa0b      	add	r2, sp, #44	@ 0x2c
 8003fba:	4621      	mov	r1, r4
 8003fbc:	4628      	mov	r0, r5
 8003fbe:	f000 f9d1 	bl	8004364 <_printf_common>
 8003fc2:	3001      	adds	r0, #1
 8003fc4:	f040 8089 	bne.w	80040da <_printf_float+0x1aa>
 8003fc8:	f04f 30ff 	mov.w	r0, #4294967295
 8003fcc:	b00d      	add	sp, #52	@ 0x34
 8003fce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003fd2:	eeb4 0b40 	vcmp.f64	d0, d0
 8003fd6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003fda:	d709      	bvc.n	8003ff0 <_printf_float+0xc0>
 8003fdc:	ee10 3a90 	vmov	r3, s1
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	bfbc      	itt	lt
 8003fe4:	232d      	movlt	r3, #45	@ 0x2d
 8003fe6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8003fea:	497d      	ldr	r1, [pc, #500]	@ (80041e0 <_printf_float+0x2b0>)
 8003fec:	4b7d      	ldr	r3, [pc, #500]	@ (80041e4 <_printf_float+0x2b4>)
 8003fee:	e7d5      	b.n	8003f9c <_printf_float+0x6c>
 8003ff0:	6863      	ldr	r3, [r4, #4]
 8003ff2:	1c59      	adds	r1, r3, #1
 8003ff4:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 8003ff8:	d139      	bne.n	800406e <_printf_float+0x13e>
 8003ffa:	2306      	movs	r3, #6
 8003ffc:	6063      	str	r3, [r4, #4]
 8003ffe:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004002:	2300      	movs	r3, #0
 8004004:	6022      	str	r2, [r4, #0]
 8004006:	9303      	str	r3, [sp, #12]
 8004008:	ab0a      	add	r3, sp, #40	@ 0x28
 800400a:	e9cd 9301 	strd	r9, r3, [sp, #4]
 800400e:	ab09      	add	r3, sp, #36	@ 0x24
 8004010:	9300      	str	r3, [sp, #0]
 8004012:	6861      	ldr	r1, [r4, #4]
 8004014:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8004018:	4628      	mov	r0, r5
 800401a:	f7ff fef9 	bl	8003e10 <__cvt>
 800401e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8004022:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8004024:	4680      	mov	r8, r0
 8004026:	d129      	bne.n	800407c <_printf_float+0x14c>
 8004028:	1cc8      	adds	r0, r1, #3
 800402a:	db02      	blt.n	8004032 <_printf_float+0x102>
 800402c:	6863      	ldr	r3, [r4, #4]
 800402e:	4299      	cmp	r1, r3
 8004030:	dd41      	ble.n	80040b6 <_printf_float+0x186>
 8004032:	f1a9 0902 	sub.w	r9, r9, #2
 8004036:	fa5f f989 	uxtb.w	r9, r9
 800403a:	3901      	subs	r1, #1
 800403c:	464a      	mov	r2, r9
 800403e:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8004042:	9109      	str	r1, [sp, #36]	@ 0x24
 8004044:	f7ff ff38 	bl	8003eb8 <__exponent>
 8004048:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800404a:	1813      	adds	r3, r2, r0
 800404c:	2a01      	cmp	r2, #1
 800404e:	4682      	mov	sl, r0
 8004050:	6123      	str	r3, [r4, #16]
 8004052:	dc02      	bgt.n	800405a <_printf_float+0x12a>
 8004054:	6822      	ldr	r2, [r4, #0]
 8004056:	07d2      	lsls	r2, r2, #31
 8004058:	d501      	bpl.n	800405e <_printf_float+0x12e>
 800405a:	3301      	adds	r3, #1
 800405c:	6123      	str	r3, [r4, #16]
 800405e:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8004062:	2b00      	cmp	r3, #0
 8004064:	d0a6      	beq.n	8003fb4 <_printf_float+0x84>
 8004066:	232d      	movs	r3, #45	@ 0x2d
 8004068:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800406c:	e7a2      	b.n	8003fb4 <_printf_float+0x84>
 800406e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8004072:	d1c4      	bne.n	8003ffe <_printf_float+0xce>
 8004074:	2b00      	cmp	r3, #0
 8004076:	d1c2      	bne.n	8003ffe <_printf_float+0xce>
 8004078:	2301      	movs	r3, #1
 800407a:	e7bf      	b.n	8003ffc <_printf_float+0xcc>
 800407c:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8004080:	d9db      	bls.n	800403a <_printf_float+0x10a>
 8004082:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 8004086:	d118      	bne.n	80040ba <_printf_float+0x18a>
 8004088:	2900      	cmp	r1, #0
 800408a:	6863      	ldr	r3, [r4, #4]
 800408c:	dd0b      	ble.n	80040a6 <_printf_float+0x176>
 800408e:	6121      	str	r1, [r4, #16]
 8004090:	b913      	cbnz	r3, 8004098 <_printf_float+0x168>
 8004092:	6822      	ldr	r2, [r4, #0]
 8004094:	07d0      	lsls	r0, r2, #31
 8004096:	d502      	bpl.n	800409e <_printf_float+0x16e>
 8004098:	3301      	adds	r3, #1
 800409a:	440b      	add	r3, r1
 800409c:	6123      	str	r3, [r4, #16]
 800409e:	65a1      	str	r1, [r4, #88]	@ 0x58
 80040a0:	f04f 0a00 	mov.w	sl, #0
 80040a4:	e7db      	b.n	800405e <_printf_float+0x12e>
 80040a6:	b913      	cbnz	r3, 80040ae <_printf_float+0x17e>
 80040a8:	6822      	ldr	r2, [r4, #0]
 80040aa:	07d2      	lsls	r2, r2, #31
 80040ac:	d501      	bpl.n	80040b2 <_printf_float+0x182>
 80040ae:	3302      	adds	r3, #2
 80040b0:	e7f4      	b.n	800409c <_printf_float+0x16c>
 80040b2:	2301      	movs	r3, #1
 80040b4:	e7f2      	b.n	800409c <_printf_float+0x16c>
 80040b6:	f04f 0967 	mov.w	r9, #103	@ 0x67
 80040ba:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80040bc:	4299      	cmp	r1, r3
 80040be:	db05      	blt.n	80040cc <_printf_float+0x19c>
 80040c0:	6823      	ldr	r3, [r4, #0]
 80040c2:	6121      	str	r1, [r4, #16]
 80040c4:	07d8      	lsls	r0, r3, #31
 80040c6:	d5ea      	bpl.n	800409e <_printf_float+0x16e>
 80040c8:	1c4b      	adds	r3, r1, #1
 80040ca:	e7e7      	b.n	800409c <_printf_float+0x16c>
 80040cc:	2900      	cmp	r1, #0
 80040ce:	bfd4      	ite	le
 80040d0:	f1c1 0202 	rsble	r2, r1, #2
 80040d4:	2201      	movgt	r2, #1
 80040d6:	4413      	add	r3, r2
 80040d8:	e7e0      	b.n	800409c <_printf_float+0x16c>
 80040da:	6823      	ldr	r3, [r4, #0]
 80040dc:	055a      	lsls	r2, r3, #21
 80040de:	d407      	bmi.n	80040f0 <_printf_float+0x1c0>
 80040e0:	6923      	ldr	r3, [r4, #16]
 80040e2:	4642      	mov	r2, r8
 80040e4:	4631      	mov	r1, r6
 80040e6:	4628      	mov	r0, r5
 80040e8:	47b8      	blx	r7
 80040ea:	3001      	adds	r0, #1
 80040ec:	d12a      	bne.n	8004144 <_printf_float+0x214>
 80040ee:	e76b      	b.n	8003fc8 <_printf_float+0x98>
 80040f0:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 80040f4:	f240 80e0 	bls.w	80042b8 <_printf_float+0x388>
 80040f8:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 80040fc:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8004100:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004104:	d133      	bne.n	800416e <_printf_float+0x23e>
 8004106:	4a38      	ldr	r2, [pc, #224]	@ (80041e8 <_printf_float+0x2b8>)
 8004108:	2301      	movs	r3, #1
 800410a:	4631      	mov	r1, r6
 800410c:	4628      	mov	r0, r5
 800410e:	47b8      	blx	r7
 8004110:	3001      	adds	r0, #1
 8004112:	f43f af59 	beq.w	8003fc8 <_printf_float+0x98>
 8004116:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800411a:	4543      	cmp	r3, r8
 800411c:	db02      	blt.n	8004124 <_printf_float+0x1f4>
 800411e:	6823      	ldr	r3, [r4, #0]
 8004120:	07d8      	lsls	r0, r3, #31
 8004122:	d50f      	bpl.n	8004144 <_printf_float+0x214>
 8004124:	9b05      	ldr	r3, [sp, #20]
 8004126:	465a      	mov	r2, fp
 8004128:	4631      	mov	r1, r6
 800412a:	4628      	mov	r0, r5
 800412c:	47b8      	blx	r7
 800412e:	3001      	adds	r0, #1
 8004130:	f43f af4a 	beq.w	8003fc8 <_printf_float+0x98>
 8004134:	f04f 0900 	mov.w	r9, #0
 8004138:	f108 38ff 	add.w	r8, r8, #4294967295
 800413c:	f104 0a1a 	add.w	sl, r4, #26
 8004140:	45c8      	cmp	r8, r9
 8004142:	dc09      	bgt.n	8004158 <_printf_float+0x228>
 8004144:	6823      	ldr	r3, [r4, #0]
 8004146:	079b      	lsls	r3, r3, #30
 8004148:	f100 8107 	bmi.w	800435a <_printf_float+0x42a>
 800414c:	68e0      	ldr	r0, [r4, #12]
 800414e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004150:	4298      	cmp	r0, r3
 8004152:	bfb8      	it	lt
 8004154:	4618      	movlt	r0, r3
 8004156:	e739      	b.n	8003fcc <_printf_float+0x9c>
 8004158:	2301      	movs	r3, #1
 800415a:	4652      	mov	r2, sl
 800415c:	4631      	mov	r1, r6
 800415e:	4628      	mov	r0, r5
 8004160:	47b8      	blx	r7
 8004162:	3001      	adds	r0, #1
 8004164:	f43f af30 	beq.w	8003fc8 <_printf_float+0x98>
 8004168:	f109 0901 	add.w	r9, r9, #1
 800416c:	e7e8      	b.n	8004140 <_printf_float+0x210>
 800416e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004170:	2b00      	cmp	r3, #0
 8004172:	dc3b      	bgt.n	80041ec <_printf_float+0x2bc>
 8004174:	4a1c      	ldr	r2, [pc, #112]	@ (80041e8 <_printf_float+0x2b8>)
 8004176:	2301      	movs	r3, #1
 8004178:	4631      	mov	r1, r6
 800417a:	4628      	mov	r0, r5
 800417c:	47b8      	blx	r7
 800417e:	3001      	adds	r0, #1
 8004180:	f43f af22 	beq.w	8003fc8 <_printf_float+0x98>
 8004184:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8004188:	ea59 0303 	orrs.w	r3, r9, r3
 800418c:	d102      	bne.n	8004194 <_printf_float+0x264>
 800418e:	6823      	ldr	r3, [r4, #0]
 8004190:	07d9      	lsls	r1, r3, #31
 8004192:	d5d7      	bpl.n	8004144 <_printf_float+0x214>
 8004194:	9b05      	ldr	r3, [sp, #20]
 8004196:	465a      	mov	r2, fp
 8004198:	4631      	mov	r1, r6
 800419a:	4628      	mov	r0, r5
 800419c:	47b8      	blx	r7
 800419e:	3001      	adds	r0, #1
 80041a0:	f43f af12 	beq.w	8003fc8 <_printf_float+0x98>
 80041a4:	f04f 0a00 	mov.w	sl, #0
 80041a8:	f104 0b1a 	add.w	fp, r4, #26
 80041ac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80041ae:	425b      	negs	r3, r3
 80041b0:	4553      	cmp	r3, sl
 80041b2:	dc01      	bgt.n	80041b8 <_printf_float+0x288>
 80041b4:	464b      	mov	r3, r9
 80041b6:	e794      	b.n	80040e2 <_printf_float+0x1b2>
 80041b8:	2301      	movs	r3, #1
 80041ba:	465a      	mov	r2, fp
 80041bc:	4631      	mov	r1, r6
 80041be:	4628      	mov	r0, r5
 80041c0:	47b8      	blx	r7
 80041c2:	3001      	adds	r0, #1
 80041c4:	f43f af00 	beq.w	8003fc8 <_printf_float+0x98>
 80041c8:	f10a 0a01 	add.w	sl, sl, #1
 80041cc:	e7ee      	b.n	80041ac <_printf_float+0x27c>
 80041ce:	bf00      	nop
 80041d0:	ffffffff 	.word	0xffffffff
 80041d4:	7fefffff 	.word	0x7fefffff
 80041d8:	08007aac 	.word	0x08007aac
 80041dc:	08007aa8 	.word	0x08007aa8
 80041e0:	08007ab4 	.word	0x08007ab4
 80041e4:	08007ab0 	.word	0x08007ab0
 80041e8:	08007ab8 	.word	0x08007ab8
 80041ec:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80041ee:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80041f2:	4553      	cmp	r3, sl
 80041f4:	bfa8      	it	ge
 80041f6:	4653      	movge	r3, sl
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	4699      	mov	r9, r3
 80041fc:	dc37      	bgt.n	800426e <_printf_float+0x33e>
 80041fe:	2300      	movs	r3, #0
 8004200:	9307      	str	r3, [sp, #28]
 8004202:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004206:	f104 021a 	add.w	r2, r4, #26
 800420a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800420c:	9907      	ldr	r1, [sp, #28]
 800420e:	9306      	str	r3, [sp, #24]
 8004210:	eba3 0309 	sub.w	r3, r3, r9
 8004214:	428b      	cmp	r3, r1
 8004216:	dc31      	bgt.n	800427c <_printf_float+0x34c>
 8004218:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800421a:	459a      	cmp	sl, r3
 800421c:	dc3b      	bgt.n	8004296 <_printf_float+0x366>
 800421e:	6823      	ldr	r3, [r4, #0]
 8004220:	07da      	lsls	r2, r3, #31
 8004222:	d438      	bmi.n	8004296 <_printf_float+0x366>
 8004224:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004226:	ebaa 0903 	sub.w	r9, sl, r3
 800422a:	9b06      	ldr	r3, [sp, #24]
 800422c:	ebaa 0303 	sub.w	r3, sl, r3
 8004230:	4599      	cmp	r9, r3
 8004232:	bfa8      	it	ge
 8004234:	4699      	movge	r9, r3
 8004236:	f1b9 0f00 	cmp.w	r9, #0
 800423a:	dc34      	bgt.n	80042a6 <_printf_float+0x376>
 800423c:	f04f 0800 	mov.w	r8, #0
 8004240:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004244:	f104 0b1a 	add.w	fp, r4, #26
 8004248:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800424a:	ebaa 0303 	sub.w	r3, sl, r3
 800424e:	eba3 0309 	sub.w	r3, r3, r9
 8004252:	4543      	cmp	r3, r8
 8004254:	f77f af76 	ble.w	8004144 <_printf_float+0x214>
 8004258:	2301      	movs	r3, #1
 800425a:	465a      	mov	r2, fp
 800425c:	4631      	mov	r1, r6
 800425e:	4628      	mov	r0, r5
 8004260:	47b8      	blx	r7
 8004262:	3001      	adds	r0, #1
 8004264:	f43f aeb0 	beq.w	8003fc8 <_printf_float+0x98>
 8004268:	f108 0801 	add.w	r8, r8, #1
 800426c:	e7ec      	b.n	8004248 <_printf_float+0x318>
 800426e:	4642      	mov	r2, r8
 8004270:	4631      	mov	r1, r6
 8004272:	4628      	mov	r0, r5
 8004274:	47b8      	blx	r7
 8004276:	3001      	adds	r0, #1
 8004278:	d1c1      	bne.n	80041fe <_printf_float+0x2ce>
 800427a:	e6a5      	b.n	8003fc8 <_printf_float+0x98>
 800427c:	2301      	movs	r3, #1
 800427e:	4631      	mov	r1, r6
 8004280:	4628      	mov	r0, r5
 8004282:	9206      	str	r2, [sp, #24]
 8004284:	47b8      	blx	r7
 8004286:	3001      	adds	r0, #1
 8004288:	f43f ae9e 	beq.w	8003fc8 <_printf_float+0x98>
 800428c:	9b07      	ldr	r3, [sp, #28]
 800428e:	9a06      	ldr	r2, [sp, #24]
 8004290:	3301      	adds	r3, #1
 8004292:	9307      	str	r3, [sp, #28]
 8004294:	e7b9      	b.n	800420a <_printf_float+0x2da>
 8004296:	9b05      	ldr	r3, [sp, #20]
 8004298:	465a      	mov	r2, fp
 800429a:	4631      	mov	r1, r6
 800429c:	4628      	mov	r0, r5
 800429e:	47b8      	blx	r7
 80042a0:	3001      	adds	r0, #1
 80042a2:	d1bf      	bne.n	8004224 <_printf_float+0x2f4>
 80042a4:	e690      	b.n	8003fc8 <_printf_float+0x98>
 80042a6:	9a06      	ldr	r2, [sp, #24]
 80042a8:	464b      	mov	r3, r9
 80042aa:	4442      	add	r2, r8
 80042ac:	4631      	mov	r1, r6
 80042ae:	4628      	mov	r0, r5
 80042b0:	47b8      	blx	r7
 80042b2:	3001      	adds	r0, #1
 80042b4:	d1c2      	bne.n	800423c <_printf_float+0x30c>
 80042b6:	e687      	b.n	8003fc8 <_printf_float+0x98>
 80042b8:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 80042bc:	f1b9 0f01 	cmp.w	r9, #1
 80042c0:	dc01      	bgt.n	80042c6 <_printf_float+0x396>
 80042c2:	07db      	lsls	r3, r3, #31
 80042c4:	d536      	bpl.n	8004334 <_printf_float+0x404>
 80042c6:	2301      	movs	r3, #1
 80042c8:	4642      	mov	r2, r8
 80042ca:	4631      	mov	r1, r6
 80042cc:	4628      	mov	r0, r5
 80042ce:	47b8      	blx	r7
 80042d0:	3001      	adds	r0, #1
 80042d2:	f43f ae79 	beq.w	8003fc8 <_printf_float+0x98>
 80042d6:	9b05      	ldr	r3, [sp, #20]
 80042d8:	465a      	mov	r2, fp
 80042da:	4631      	mov	r1, r6
 80042dc:	4628      	mov	r0, r5
 80042de:	47b8      	blx	r7
 80042e0:	3001      	adds	r0, #1
 80042e2:	f43f ae71 	beq.w	8003fc8 <_printf_float+0x98>
 80042e6:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 80042ea:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80042ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80042f2:	f109 39ff 	add.w	r9, r9, #4294967295
 80042f6:	d018      	beq.n	800432a <_printf_float+0x3fa>
 80042f8:	464b      	mov	r3, r9
 80042fa:	f108 0201 	add.w	r2, r8, #1
 80042fe:	4631      	mov	r1, r6
 8004300:	4628      	mov	r0, r5
 8004302:	47b8      	blx	r7
 8004304:	3001      	adds	r0, #1
 8004306:	d10c      	bne.n	8004322 <_printf_float+0x3f2>
 8004308:	e65e      	b.n	8003fc8 <_printf_float+0x98>
 800430a:	2301      	movs	r3, #1
 800430c:	465a      	mov	r2, fp
 800430e:	4631      	mov	r1, r6
 8004310:	4628      	mov	r0, r5
 8004312:	47b8      	blx	r7
 8004314:	3001      	adds	r0, #1
 8004316:	f43f ae57 	beq.w	8003fc8 <_printf_float+0x98>
 800431a:	f108 0801 	add.w	r8, r8, #1
 800431e:	45c8      	cmp	r8, r9
 8004320:	dbf3      	blt.n	800430a <_printf_float+0x3da>
 8004322:	4653      	mov	r3, sl
 8004324:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8004328:	e6dc      	b.n	80040e4 <_printf_float+0x1b4>
 800432a:	f04f 0800 	mov.w	r8, #0
 800432e:	f104 0b1a 	add.w	fp, r4, #26
 8004332:	e7f4      	b.n	800431e <_printf_float+0x3ee>
 8004334:	2301      	movs	r3, #1
 8004336:	4642      	mov	r2, r8
 8004338:	e7e1      	b.n	80042fe <_printf_float+0x3ce>
 800433a:	2301      	movs	r3, #1
 800433c:	464a      	mov	r2, r9
 800433e:	4631      	mov	r1, r6
 8004340:	4628      	mov	r0, r5
 8004342:	47b8      	blx	r7
 8004344:	3001      	adds	r0, #1
 8004346:	f43f ae3f 	beq.w	8003fc8 <_printf_float+0x98>
 800434a:	f108 0801 	add.w	r8, r8, #1
 800434e:	68e3      	ldr	r3, [r4, #12]
 8004350:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8004352:	1a5b      	subs	r3, r3, r1
 8004354:	4543      	cmp	r3, r8
 8004356:	dcf0      	bgt.n	800433a <_printf_float+0x40a>
 8004358:	e6f8      	b.n	800414c <_printf_float+0x21c>
 800435a:	f04f 0800 	mov.w	r8, #0
 800435e:	f104 0919 	add.w	r9, r4, #25
 8004362:	e7f4      	b.n	800434e <_printf_float+0x41e>

08004364 <_printf_common>:
 8004364:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004368:	4616      	mov	r6, r2
 800436a:	4698      	mov	r8, r3
 800436c:	688a      	ldr	r2, [r1, #8]
 800436e:	690b      	ldr	r3, [r1, #16]
 8004370:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004374:	4293      	cmp	r3, r2
 8004376:	bfb8      	it	lt
 8004378:	4613      	movlt	r3, r2
 800437a:	6033      	str	r3, [r6, #0]
 800437c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004380:	4607      	mov	r7, r0
 8004382:	460c      	mov	r4, r1
 8004384:	b10a      	cbz	r2, 800438a <_printf_common+0x26>
 8004386:	3301      	adds	r3, #1
 8004388:	6033      	str	r3, [r6, #0]
 800438a:	6823      	ldr	r3, [r4, #0]
 800438c:	0699      	lsls	r1, r3, #26
 800438e:	bf42      	ittt	mi
 8004390:	6833      	ldrmi	r3, [r6, #0]
 8004392:	3302      	addmi	r3, #2
 8004394:	6033      	strmi	r3, [r6, #0]
 8004396:	6825      	ldr	r5, [r4, #0]
 8004398:	f015 0506 	ands.w	r5, r5, #6
 800439c:	d106      	bne.n	80043ac <_printf_common+0x48>
 800439e:	f104 0a19 	add.w	sl, r4, #25
 80043a2:	68e3      	ldr	r3, [r4, #12]
 80043a4:	6832      	ldr	r2, [r6, #0]
 80043a6:	1a9b      	subs	r3, r3, r2
 80043a8:	42ab      	cmp	r3, r5
 80043aa:	dc26      	bgt.n	80043fa <_printf_common+0x96>
 80043ac:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80043b0:	6822      	ldr	r2, [r4, #0]
 80043b2:	3b00      	subs	r3, #0
 80043b4:	bf18      	it	ne
 80043b6:	2301      	movne	r3, #1
 80043b8:	0692      	lsls	r2, r2, #26
 80043ba:	d42b      	bmi.n	8004414 <_printf_common+0xb0>
 80043bc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80043c0:	4641      	mov	r1, r8
 80043c2:	4638      	mov	r0, r7
 80043c4:	47c8      	blx	r9
 80043c6:	3001      	adds	r0, #1
 80043c8:	d01e      	beq.n	8004408 <_printf_common+0xa4>
 80043ca:	6823      	ldr	r3, [r4, #0]
 80043cc:	6922      	ldr	r2, [r4, #16]
 80043ce:	f003 0306 	and.w	r3, r3, #6
 80043d2:	2b04      	cmp	r3, #4
 80043d4:	bf02      	ittt	eq
 80043d6:	68e5      	ldreq	r5, [r4, #12]
 80043d8:	6833      	ldreq	r3, [r6, #0]
 80043da:	1aed      	subeq	r5, r5, r3
 80043dc:	68a3      	ldr	r3, [r4, #8]
 80043de:	bf0c      	ite	eq
 80043e0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80043e4:	2500      	movne	r5, #0
 80043e6:	4293      	cmp	r3, r2
 80043e8:	bfc4      	itt	gt
 80043ea:	1a9b      	subgt	r3, r3, r2
 80043ec:	18ed      	addgt	r5, r5, r3
 80043ee:	2600      	movs	r6, #0
 80043f0:	341a      	adds	r4, #26
 80043f2:	42b5      	cmp	r5, r6
 80043f4:	d11a      	bne.n	800442c <_printf_common+0xc8>
 80043f6:	2000      	movs	r0, #0
 80043f8:	e008      	b.n	800440c <_printf_common+0xa8>
 80043fa:	2301      	movs	r3, #1
 80043fc:	4652      	mov	r2, sl
 80043fe:	4641      	mov	r1, r8
 8004400:	4638      	mov	r0, r7
 8004402:	47c8      	blx	r9
 8004404:	3001      	adds	r0, #1
 8004406:	d103      	bne.n	8004410 <_printf_common+0xac>
 8004408:	f04f 30ff 	mov.w	r0, #4294967295
 800440c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004410:	3501      	adds	r5, #1
 8004412:	e7c6      	b.n	80043a2 <_printf_common+0x3e>
 8004414:	18e1      	adds	r1, r4, r3
 8004416:	1c5a      	adds	r2, r3, #1
 8004418:	2030      	movs	r0, #48	@ 0x30
 800441a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800441e:	4422      	add	r2, r4
 8004420:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004424:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004428:	3302      	adds	r3, #2
 800442a:	e7c7      	b.n	80043bc <_printf_common+0x58>
 800442c:	2301      	movs	r3, #1
 800442e:	4622      	mov	r2, r4
 8004430:	4641      	mov	r1, r8
 8004432:	4638      	mov	r0, r7
 8004434:	47c8      	blx	r9
 8004436:	3001      	adds	r0, #1
 8004438:	d0e6      	beq.n	8004408 <_printf_common+0xa4>
 800443a:	3601      	adds	r6, #1
 800443c:	e7d9      	b.n	80043f2 <_printf_common+0x8e>
	...

08004440 <_printf_i>:
 8004440:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004444:	7e0f      	ldrb	r7, [r1, #24]
 8004446:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004448:	2f78      	cmp	r7, #120	@ 0x78
 800444a:	4691      	mov	r9, r2
 800444c:	4680      	mov	r8, r0
 800444e:	460c      	mov	r4, r1
 8004450:	469a      	mov	sl, r3
 8004452:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004456:	d807      	bhi.n	8004468 <_printf_i+0x28>
 8004458:	2f62      	cmp	r7, #98	@ 0x62
 800445a:	d80a      	bhi.n	8004472 <_printf_i+0x32>
 800445c:	2f00      	cmp	r7, #0
 800445e:	f000 80d1 	beq.w	8004604 <_printf_i+0x1c4>
 8004462:	2f58      	cmp	r7, #88	@ 0x58
 8004464:	f000 80b8 	beq.w	80045d8 <_printf_i+0x198>
 8004468:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800446c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004470:	e03a      	b.n	80044e8 <_printf_i+0xa8>
 8004472:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004476:	2b15      	cmp	r3, #21
 8004478:	d8f6      	bhi.n	8004468 <_printf_i+0x28>
 800447a:	a101      	add	r1, pc, #4	@ (adr r1, 8004480 <_printf_i+0x40>)
 800447c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004480:	080044d9 	.word	0x080044d9
 8004484:	080044ed 	.word	0x080044ed
 8004488:	08004469 	.word	0x08004469
 800448c:	08004469 	.word	0x08004469
 8004490:	08004469 	.word	0x08004469
 8004494:	08004469 	.word	0x08004469
 8004498:	080044ed 	.word	0x080044ed
 800449c:	08004469 	.word	0x08004469
 80044a0:	08004469 	.word	0x08004469
 80044a4:	08004469 	.word	0x08004469
 80044a8:	08004469 	.word	0x08004469
 80044ac:	080045eb 	.word	0x080045eb
 80044b0:	08004517 	.word	0x08004517
 80044b4:	080045a5 	.word	0x080045a5
 80044b8:	08004469 	.word	0x08004469
 80044bc:	08004469 	.word	0x08004469
 80044c0:	0800460d 	.word	0x0800460d
 80044c4:	08004469 	.word	0x08004469
 80044c8:	08004517 	.word	0x08004517
 80044cc:	08004469 	.word	0x08004469
 80044d0:	08004469 	.word	0x08004469
 80044d4:	080045ad 	.word	0x080045ad
 80044d8:	6833      	ldr	r3, [r6, #0]
 80044da:	1d1a      	adds	r2, r3, #4
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	6032      	str	r2, [r6, #0]
 80044e0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80044e4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80044e8:	2301      	movs	r3, #1
 80044ea:	e09c      	b.n	8004626 <_printf_i+0x1e6>
 80044ec:	6833      	ldr	r3, [r6, #0]
 80044ee:	6820      	ldr	r0, [r4, #0]
 80044f0:	1d19      	adds	r1, r3, #4
 80044f2:	6031      	str	r1, [r6, #0]
 80044f4:	0606      	lsls	r6, r0, #24
 80044f6:	d501      	bpl.n	80044fc <_printf_i+0xbc>
 80044f8:	681d      	ldr	r5, [r3, #0]
 80044fa:	e003      	b.n	8004504 <_printf_i+0xc4>
 80044fc:	0645      	lsls	r5, r0, #25
 80044fe:	d5fb      	bpl.n	80044f8 <_printf_i+0xb8>
 8004500:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004504:	2d00      	cmp	r5, #0
 8004506:	da03      	bge.n	8004510 <_printf_i+0xd0>
 8004508:	232d      	movs	r3, #45	@ 0x2d
 800450a:	426d      	negs	r5, r5
 800450c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004510:	4858      	ldr	r0, [pc, #352]	@ (8004674 <_printf_i+0x234>)
 8004512:	230a      	movs	r3, #10
 8004514:	e011      	b.n	800453a <_printf_i+0xfa>
 8004516:	6821      	ldr	r1, [r4, #0]
 8004518:	6833      	ldr	r3, [r6, #0]
 800451a:	0608      	lsls	r0, r1, #24
 800451c:	f853 5b04 	ldr.w	r5, [r3], #4
 8004520:	d402      	bmi.n	8004528 <_printf_i+0xe8>
 8004522:	0649      	lsls	r1, r1, #25
 8004524:	bf48      	it	mi
 8004526:	b2ad      	uxthmi	r5, r5
 8004528:	2f6f      	cmp	r7, #111	@ 0x6f
 800452a:	4852      	ldr	r0, [pc, #328]	@ (8004674 <_printf_i+0x234>)
 800452c:	6033      	str	r3, [r6, #0]
 800452e:	bf14      	ite	ne
 8004530:	230a      	movne	r3, #10
 8004532:	2308      	moveq	r3, #8
 8004534:	2100      	movs	r1, #0
 8004536:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800453a:	6866      	ldr	r6, [r4, #4]
 800453c:	60a6      	str	r6, [r4, #8]
 800453e:	2e00      	cmp	r6, #0
 8004540:	db05      	blt.n	800454e <_printf_i+0x10e>
 8004542:	6821      	ldr	r1, [r4, #0]
 8004544:	432e      	orrs	r6, r5
 8004546:	f021 0104 	bic.w	r1, r1, #4
 800454a:	6021      	str	r1, [r4, #0]
 800454c:	d04b      	beq.n	80045e6 <_printf_i+0x1a6>
 800454e:	4616      	mov	r6, r2
 8004550:	fbb5 f1f3 	udiv	r1, r5, r3
 8004554:	fb03 5711 	mls	r7, r3, r1, r5
 8004558:	5dc7      	ldrb	r7, [r0, r7]
 800455a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800455e:	462f      	mov	r7, r5
 8004560:	42bb      	cmp	r3, r7
 8004562:	460d      	mov	r5, r1
 8004564:	d9f4      	bls.n	8004550 <_printf_i+0x110>
 8004566:	2b08      	cmp	r3, #8
 8004568:	d10b      	bne.n	8004582 <_printf_i+0x142>
 800456a:	6823      	ldr	r3, [r4, #0]
 800456c:	07df      	lsls	r7, r3, #31
 800456e:	d508      	bpl.n	8004582 <_printf_i+0x142>
 8004570:	6923      	ldr	r3, [r4, #16]
 8004572:	6861      	ldr	r1, [r4, #4]
 8004574:	4299      	cmp	r1, r3
 8004576:	bfde      	ittt	le
 8004578:	2330      	movle	r3, #48	@ 0x30
 800457a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800457e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004582:	1b92      	subs	r2, r2, r6
 8004584:	6122      	str	r2, [r4, #16]
 8004586:	f8cd a000 	str.w	sl, [sp]
 800458a:	464b      	mov	r3, r9
 800458c:	aa03      	add	r2, sp, #12
 800458e:	4621      	mov	r1, r4
 8004590:	4640      	mov	r0, r8
 8004592:	f7ff fee7 	bl	8004364 <_printf_common>
 8004596:	3001      	adds	r0, #1
 8004598:	d14a      	bne.n	8004630 <_printf_i+0x1f0>
 800459a:	f04f 30ff 	mov.w	r0, #4294967295
 800459e:	b004      	add	sp, #16
 80045a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80045a4:	6823      	ldr	r3, [r4, #0]
 80045a6:	f043 0320 	orr.w	r3, r3, #32
 80045aa:	6023      	str	r3, [r4, #0]
 80045ac:	4832      	ldr	r0, [pc, #200]	@ (8004678 <_printf_i+0x238>)
 80045ae:	2778      	movs	r7, #120	@ 0x78
 80045b0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80045b4:	6823      	ldr	r3, [r4, #0]
 80045b6:	6831      	ldr	r1, [r6, #0]
 80045b8:	061f      	lsls	r7, r3, #24
 80045ba:	f851 5b04 	ldr.w	r5, [r1], #4
 80045be:	d402      	bmi.n	80045c6 <_printf_i+0x186>
 80045c0:	065f      	lsls	r7, r3, #25
 80045c2:	bf48      	it	mi
 80045c4:	b2ad      	uxthmi	r5, r5
 80045c6:	6031      	str	r1, [r6, #0]
 80045c8:	07d9      	lsls	r1, r3, #31
 80045ca:	bf44      	itt	mi
 80045cc:	f043 0320 	orrmi.w	r3, r3, #32
 80045d0:	6023      	strmi	r3, [r4, #0]
 80045d2:	b11d      	cbz	r5, 80045dc <_printf_i+0x19c>
 80045d4:	2310      	movs	r3, #16
 80045d6:	e7ad      	b.n	8004534 <_printf_i+0xf4>
 80045d8:	4826      	ldr	r0, [pc, #152]	@ (8004674 <_printf_i+0x234>)
 80045da:	e7e9      	b.n	80045b0 <_printf_i+0x170>
 80045dc:	6823      	ldr	r3, [r4, #0]
 80045de:	f023 0320 	bic.w	r3, r3, #32
 80045e2:	6023      	str	r3, [r4, #0]
 80045e4:	e7f6      	b.n	80045d4 <_printf_i+0x194>
 80045e6:	4616      	mov	r6, r2
 80045e8:	e7bd      	b.n	8004566 <_printf_i+0x126>
 80045ea:	6833      	ldr	r3, [r6, #0]
 80045ec:	6825      	ldr	r5, [r4, #0]
 80045ee:	6961      	ldr	r1, [r4, #20]
 80045f0:	1d18      	adds	r0, r3, #4
 80045f2:	6030      	str	r0, [r6, #0]
 80045f4:	062e      	lsls	r6, r5, #24
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	d501      	bpl.n	80045fe <_printf_i+0x1be>
 80045fa:	6019      	str	r1, [r3, #0]
 80045fc:	e002      	b.n	8004604 <_printf_i+0x1c4>
 80045fe:	0668      	lsls	r0, r5, #25
 8004600:	d5fb      	bpl.n	80045fa <_printf_i+0x1ba>
 8004602:	8019      	strh	r1, [r3, #0]
 8004604:	2300      	movs	r3, #0
 8004606:	6123      	str	r3, [r4, #16]
 8004608:	4616      	mov	r6, r2
 800460a:	e7bc      	b.n	8004586 <_printf_i+0x146>
 800460c:	6833      	ldr	r3, [r6, #0]
 800460e:	1d1a      	adds	r2, r3, #4
 8004610:	6032      	str	r2, [r6, #0]
 8004612:	681e      	ldr	r6, [r3, #0]
 8004614:	6862      	ldr	r2, [r4, #4]
 8004616:	2100      	movs	r1, #0
 8004618:	4630      	mov	r0, r6
 800461a:	f7fb fe11 	bl	8000240 <memchr>
 800461e:	b108      	cbz	r0, 8004624 <_printf_i+0x1e4>
 8004620:	1b80      	subs	r0, r0, r6
 8004622:	6060      	str	r0, [r4, #4]
 8004624:	6863      	ldr	r3, [r4, #4]
 8004626:	6123      	str	r3, [r4, #16]
 8004628:	2300      	movs	r3, #0
 800462a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800462e:	e7aa      	b.n	8004586 <_printf_i+0x146>
 8004630:	6923      	ldr	r3, [r4, #16]
 8004632:	4632      	mov	r2, r6
 8004634:	4649      	mov	r1, r9
 8004636:	4640      	mov	r0, r8
 8004638:	47d0      	blx	sl
 800463a:	3001      	adds	r0, #1
 800463c:	d0ad      	beq.n	800459a <_printf_i+0x15a>
 800463e:	6823      	ldr	r3, [r4, #0]
 8004640:	079b      	lsls	r3, r3, #30
 8004642:	d413      	bmi.n	800466c <_printf_i+0x22c>
 8004644:	68e0      	ldr	r0, [r4, #12]
 8004646:	9b03      	ldr	r3, [sp, #12]
 8004648:	4298      	cmp	r0, r3
 800464a:	bfb8      	it	lt
 800464c:	4618      	movlt	r0, r3
 800464e:	e7a6      	b.n	800459e <_printf_i+0x15e>
 8004650:	2301      	movs	r3, #1
 8004652:	4632      	mov	r2, r6
 8004654:	4649      	mov	r1, r9
 8004656:	4640      	mov	r0, r8
 8004658:	47d0      	blx	sl
 800465a:	3001      	adds	r0, #1
 800465c:	d09d      	beq.n	800459a <_printf_i+0x15a>
 800465e:	3501      	adds	r5, #1
 8004660:	68e3      	ldr	r3, [r4, #12]
 8004662:	9903      	ldr	r1, [sp, #12]
 8004664:	1a5b      	subs	r3, r3, r1
 8004666:	42ab      	cmp	r3, r5
 8004668:	dcf2      	bgt.n	8004650 <_printf_i+0x210>
 800466a:	e7eb      	b.n	8004644 <_printf_i+0x204>
 800466c:	2500      	movs	r5, #0
 800466e:	f104 0619 	add.w	r6, r4, #25
 8004672:	e7f5      	b.n	8004660 <_printf_i+0x220>
 8004674:	08007aba 	.word	0x08007aba
 8004678:	08007acb 	.word	0x08007acb

0800467c <std>:
 800467c:	2300      	movs	r3, #0
 800467e:	b510      	push	{r4, lr}
 8004680:	4604      	mov	r4, r0
 8004682:	e9c0 3300 	strd	r3, r3, [r0]
 8004686:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800468a:	6083      	str	r3, [r0, #8]
 800468c:	8181      	strh	r1, [r0, #12]
 800468e:	6643      	str	r3, [r0, #100]	@ 0x64
 8004690:	81c2      	strh	r2, [r0, #14]
 8004692:	6183      	str	r3, [r0, #24]
 8004694:	4619      	mov	r1, r3
 8004696:	2208      	movs	r2, #8
 8004698:	305c      	adds	r0, #92	@ 0x5c
 800469a:	f000 f93c 	bl	8004916 <memset>
 800469e:	4b0d      	ldr	r3, [pc, #52]	@ (80046d4 <std+0x58>)
 80046a0:	6263      	str	r3, [r4, #36]	@ 0x24
 80046a2:	4b0d      	ldr	r3, [pc, #52]	@ (80046d8 <std+0x5c>)
 80046a4:	62a3      	str	r3, [r4, #40]	@ 0x28
 80046a6:	4b0d      	ldr	r3, [pc, #52]	@ (80046dc <std+0x60>)
 80046a8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80046aa:	4b0d      	ldr	r3, [pc, #52]	@ (80046e0 <std+0x64>)
 80046ac:	6323      	str	r3, [r4, #48]	@ 0x30
 80046ae:	4b0d      	ldr	r3, [pc, #52]	@ (80046e4 <std+0x68>)
 80046b0:	6224      	str	r4, [r4, #32]
 80046b2:	429c      	cmp	r4, r3
 80046b4:	d006      	beq.n	80046c4 <std+0x48>
 80046b6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80046ba:	4294      	cmp	r4, r2
 80046bc:	d002      	beq.n	80046c4 <std+0x48>
 80046be:	33d0      	adds	r3, #208	@ 0xd0
 80046c0:	429c      	cmp	r4, r3
 80046c2:	d105      	bne.n	80046d0 <std+0x54>
 80046c4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80046c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80046cc:	f000 b9a0 	b.w	8004a10 <__retarget_lock_init_recursive>
 80046d0:	bd10      	pop	{r4, pc}
 80046d2:	bf00      	nop
 80046d4:	08004891 	.word	0x08004891
 80046d8:	080048b3 	.word	0x080048b3
 80046dc:	080048eb 	.word	0x080048eb
 80046e0:	0800490f 	.word	0x0800490f
 80046e4:	20001370 	.word	0x20001370

080046e8 <stdio_exit_handler>:
 80046e8:	4a02      	ldr	r2, [pc, #8]	@ (80046f4 <stdio_exit_handler+0xc>)
 80046ea:	4903      	ldr	r1, [pc, #12]	@ (80046f8 <stdio_exit_handler+0x10>)
 80046ec:	4803      	ldr	r0, [pc, #12]	@ (80046fc <stdio_exit_handler+0x14>)
 80046ee:	f000 b869 	b.w	80047c4 <_fwalk_sglue>
 80046f2:	bf00      	nop
 80046f4:	20000024 	.word	0x20000024
 80046f8:	08006535 	.word	0x08006535
 80046fc:	20000034 	.word	0x20000034

08004700 <cleanup_stdio>:
 8004700:	6841      	ldr	r1, [r0, #4]
 8004702:	4b0c      	ldr	r3, [pc, #48]	@ (8004734 <cleanup_stdio+0x34>)
 8004704:	4299      	cmp	r1, r3
 8004706:	b510      	push	{r4, lr}
 8004708:	4604      	mov	r4, r0
 800470a:	d001      	beq.n	8004710 <cleanup_stdio+0x10>
 800470c:	f001 ff12 	bl	8006534 <_fflush_r>
 8004710:	68a1      	ldr	r1, [r4, #8]
 8004712:	4b09      	ldr	r3, [pc, #36]	@ (8004738 <cleanup_stdio+0x38>)
 8004714:	4299      	cmp	r1, r3
 8004716:	d002      	beq.n	800471e <cleanup_stdio+0x1e>
 8004718:	4620      	mov	r0, r4
 800471a:	f001 ff0b 	bl	8006534 <_fflush_r>
 800471e:	68e1      	ldr	r1, [r4, #12]
 8004720:	4b06      	ldr	r3, [pc, #24]	@ (800473c <cleanup_stdio+0x3c>)
 8004722:	4299      	cmp	r1, r3
 8004724:	d004      	beq.n	8004730 <cleanup_stdio+0x30>
 8004726:	4620      	mov	r0, r4
 8004728:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800472c:	f001 bf02 	b.w	8006534 <_fflush_r>
 8004730:	bd10      	pop	{r4, pc}
 8004732:	bf00      	nop
 8004734:	20001370 	.word	0x20001370
 8004738:	200013d8 	.word	0x200013d8
 800473c:	20001440 	.word	0x20001440

08004740 <global_stdio_init.part.0>:
 8004740:	b510      	push	{r4, lr}
 8004742:	4b0b      	ldr	r3, [pc, #44]	@ (8004770 <global_stdio_init.part.0+0x30>)
 8004744:	4c0b      	ldr	r4, [pc, #44]	@ (8004774 <global_stdio_init.part.0+0x34>)
 8004746:	4a0c      	ldr	r2, [pc, #48]	@ (8004778 <global_stdio_init.part.0+0x38>)
 8004748:	601a      	str	r2, [r3, #0]
 800474a:	4620      	mov	r0, r4
 800474c:	2200      	movs	r2, #0
 800474e:	2104      	movs	r1, #4
 8004750:	f7ff ff94 	bl	800467c <std>
 8004754:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8004758:	2201      	movs	r2, #1
 800475a:	2109      	movs	r1, #9
 800475c:	f7ff ff8e 	bl	800467c <std>
 8004760:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8004764:	2202      	movs	r2, #2
 8004766:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800476a:	2112      	movs	r1, #18
 800476c:	f7ff bf86 	b.w	800467c <std>
 8004770:	200014a8 	.word	0x200014a8
 8004774:	20001370 	.word	0x20001370
 8004778:	080046e9 	.word	0x080046e9

0800477c <__sfp_lock_acquire>:
 800477c:	4801      	ldr	r0, [pc, #4]	@ (8004784 <__sfp_lock_acquire+0x8>)
 800477e:	f000 b948 	b.w	8004a12 <__retarget_lock_acquire_recursive>
 8004782:	bf00      	nop
 8004784:	200014b1 	.word	0x200014b1

08004788 <__sfp_lock_release>:
 8004788:	4801      	ldr	r0, [pc, #4]	@ (8004790 <__sfp_lock_release+0x8>)
 800478a:	f000 b943 	b.w	8004a14 <__retarget_lock_release_recursive>
 800478e:	bf00      	nop
 8004790:	200014b1 	.word	0x200014b1

08004794 <__sinit>:
 8004794:	b510      	push	{r4, lr}
 8004796:	4604      	mov	r4, r0
 8004798:	f7ff fff0 	bl	800477c <__sfp_lock_acquire>
 800479c:	6a23      	ldr	r3, [r4, #32]
 800479e:	b11b      	cbz	r3, 80047a8 <__sinit+0x14>
 80047a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80047a4:	f7ff bff0 	b.w	8004788 <__sfp_lock_release>
 80047a8:	4b04      	ldr	r3, [pc, #16]	@ (80047bc <__sinit+0x28>)
 80047aa:	6223      	str	r3, [r4, #32]
 80047ac:	4b04      	ldr	r3, [pc, #16]	@ (80047c0 <__sinit+0x2c>)
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d1f5      	bne.n	80047a0 <__sinit+0xc>
 80047b4:	f7ff ffc4 	bl	8004740 <global_stdio_init.part.0>
 80047b8:	e7f2      	b.n	80047a0 <__sinit+0xc>
 80047ba:	bf00      	nop
 80047bc:	08004701 	.word	0x08004701
 80047c0:	200014a8 	.word	0x200014a8

080047c4 <_fwalk_sglue>:
 80047c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80047c8:	4607      	mov	r7, r0
 80047ca:	4688      	mov	r8, r1
 80047cc:	4614      	mov	r4, r2
 80047ce:	2600      	movs	r6, #0
 80047d0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80047d4:	f1b9 0901 	subs.w	r9, r9, #1
 80047d8:	d505      	bpl.n	80047e6 <_fwalk_sglue+0x22>
 80047da:	6824      	ldr	r4, [r4, #0]
 80047dc:	2c00      	cmp	r4, #0
 80047de:	d1f7      	bne.n	80047d0 <_fwalk_sglue+0xc>
 80047e0:	4630      	mov	r0, r6
 80047e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80047e6:	89ab      	ldrh	r3, [r5, #12]
 80047e8:	2b01      	cmp	r3, #1
 80047ea:	d907      	bls.n	80047fc <_fwalk_sglue+0x38>
 80047ec:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80047f0:	3301      	adds	r3, #1
 80047f2:	d003      	beq.n	80047fc <_fwalk_sglue+0x38>
 80047f4:	4629      	mov	r1, r5
 80047f6:	4638      	mov	r0, r7
 80047f8:	47c0      	blx	r8
 80047fa:	4306      	orrs	r6, r0
 80047fc:	3568      	adds	r5, #104	@ 0x68
 80047fe:	e7e9      	b.n	80047d4 <_fwalk_sglue+0x10>

08004800 <iprintf>:
 8004800:	b40f      	push	{r0, r1, r2, r3}
 8004802:	b507      	push	{r0, r1, r2, lr}
 8004804:	4906      	ldr	r1, [pc, #24]	@ (8004820 <iprintf+0x20>)
 8004806:	ab04      	add	r3, sp, #16
 8004808:	6808      	ldr	r0, [r1, #0]
 800480a:	f853 2b04 	ldr.w	r2, [r3], #4
 800480e:	6881      	ldr	r1, [r0, #8]
 8004810:	9301      	str	r3, [sp, #4]
 8004812:	f001 fcf3 	bl	80061fc <_vfiprintf_r>
 8004816:	b003      	add	sp, #12
 8004818:	f85d eb04 	ldr.w	lr, [sp], #4
 800481c:	b004      	add	sp, #16
 800481e:	4770      	bx	lr
 8004820:	20000030 	.word	0x20000030

08004824 <sniprintf>:
 8004824:	b40c      	push	{r2, r3}
 8004826:	b530      	push	{r4, r5, lr}
 8004828:	4b18      	ldr	r3, [pc, #96]	@ (800488c <sniprintf+0x68>)
 800482a:	1e0c      	subs	r4, r1, #0
 800482c:	681d      	ldr	r5, [r3, #0]
 800482e:	b09d      	sub	sp, #116	@ 0x74
 8004830:	da08      	bge.n	8004844 <sniprintf+0x20>
 8004832:	238b      	movs	r3, #139	@ 0x8b
 8004834:	602b      	str	r3, [r5, #0]
 8004836:	f04f 30ff 	mov.w	r0, #4294967295
 800483a:	b01d      	add	sp, #116	@ 0x74
 800483c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004840:	b002      	add	sp, #8
 8004842:	4770      	bx	lr
 8004844:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8004848:	f8ad 3014 	strh.w	r3, [sp, #20]
 800484c:	f04f 0300 	mov.w	r3, #0
 8004850:	931b      	str	r3, [sp, #108]	@ 0x6c
 8004852:	bf14      	ite	ne
 8004854:	f104 33ff 	addne.w	r3, r4, #4294967295
 8004858:	4623      	moveq	r3, r4
 800485a:	9304      	str	r3, [sp, #16]
 800485c:	9307      	str	r3, [sp, #28]
 800485e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8004862:	9002      	str	r0, [sp, #8]
 8004864:	9006      	str	r0, [sp, #24]
 8004866:	f8ad 3016 	strh.w	r3, [sp, #22]
 800486a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800486c:	ab21      	add	r3, sp, #132	@ 0x84
 800486e:	a902      	add	r1, sp, #8
 8004870:	4628      	mov	r0, r5
 8004872:	9301      	str	r3, [sp, #4]
 8004874:	f001 fb9c 	bl	8005fb0 <_svfiprintf_r>
 8004878:	1c43      	adds	r3, r0, #1
 800487a:	bfbc      	itt	lt
 800487c:	238b      	movlt	r3, #139	@ 0x8b
 800487e:	602b      	strlt	r3, [r5, #0]
 8004880:	2c00      	cmp	r4, #0
 8004882:	d0da      	beq.n	800483a <sniprintf+0x16>
 8004884:	9b02      	ldr	r3, [sp, #8]
 8004886:	2200      	movs	r2, #0
 8004888:	701a      	strb	r2, [r3, #0]
 800488a:	e7d6      	b.n	800483a <sniprintf+0x16>
 800488c:	20000030 	.word	0x20000030

08004890 <__sread>:
 8004890:	b510      	push	{r4, lr}
 8004892:	460c      	mov	r4, r1
 8004894:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004898:	f000 f86c 	bl	8004974 <_read_r>
 800489c:	2800      	cmp	r0, #0
 800489e:	bfab      	itete	ge
 80048a0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80048a2:	89a3      	ldrhlt	r3, [r4, #12]
 80048a4:	181b      	addge	r3, r3, r0
 80048a6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80048aa:	bfac      	ite	ge
 80048ac:	6563      	strge	r3, [r4, #84]	@ 0x54
 80048ae:	81a3      	strhlt	r3, [r4, #12]
 80048b0:	bd10      	pop	{r4, pc}

080048b2 <__swrite>:
 80048b2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80048b6:	461f      	mov	r7, r3
 80048b8:	898b      	ldrh	r3, [r1, #12]
 80048ba:	05db      	lsls	r3, r3, #23
 80048bc:	4605      	mov	r5, r0
 80048be:	460c      	mov	r4, r1
 80048c0:	4616      	mov	r6, r2
 80048c2:	d505      	bpl.n	80048d0 <__swrite+0x1e>
 80048c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80048c8:	2302      	movs	r3, #2
 80048ca:	2200      	movs	r2, #0
 80048cc:	f000 f840 	bl	8004950 <_lseek_r>
 80048d0:	89a3      	ldrh	r3, [r4, #12]
 80048d2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80048d6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80048da:	81a3      	strh	r3, [r4, #12]
 80048dc:	4632      	mov	r2, r6
 80048de:	463b      	mov	r3, r7
 80048e0:	4628      	mov	r0, r5
 80048e2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80048e6:	f000 b857 	b.w	8004998 <_write_r>

080048ea <__sseek>:
 80048ea:	b510      	push	{r4, lr}
 80048ec:	460c      	mov	r4, r1
 80048ee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80048f2:	f000 f82d 	bl	8004950 <_lseek_r>
 80048f6:	1c43      	adds	r3, r0, #1
 80048f8:	89a3      	ldrh	r3, [r4, #12]
 80048fa:	bf15      	itete	ne
 80048fc:	6560      	strne	r0, [r4, #84]	@ 0x54
 80048fe:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8004902:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8004906:	81a3      	strheq	r3, [r4, #12]
 8004908:	bf18      	it	ne
 800490a:	81a3      	strhne	r3, [r4, #12]
 800490c:	bd10      	pop	{r4, pc}

0800490e <__sclose>:
 800490e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004912:	f000 b80d 	b.w	8004930 <_close_r>

08004916 <memset>:
 8004916:	4402      	add	r2, r0
 8004918:	4603      	mov	r3, r0
 800491a:	4293      	cmp	r3, r2
 800491c:	d100      	bne.n	8004920 <memset+0xa>
 800491e:	4770      	bx	lr
 8004920:	f803 1b01 	strb.w	r1, [r3], #1
 8004924:	e7f9      	b.n	800491a <memset+0x4>
	...

08004928 <_localeconv_r>:
 8004928:	4800      	ldr	r0, [pc, #0]	@ (800492c <_localeconv_r+0x4>)
 800492a:	4770      	bx	lr
 800492c:	20000170 	.word	0x20000170

08004930 <_close_r>:
 8004930:	b538      	push	{r3, r4, r5, lr}
 8004932:	4d06      	ldr	r5, [pc, #24]	@ (800494c <_close_r+0x1c>)
 8004934:	2300      	movs	r3, #0
 8004936:	4604      	mov	r4, r0
 8004938:	4608      	mov	r0, r1
 800493a:	602b      	str	r3, [r5, #0]
 800493c:	f7fd fa00 	bl	8001d40 <_close>
 8004940:	1c43      	adds	r3, r0, #1
 8004942:	d102      	bne.n	800494a <_close_r+0x1a>
 8004944:	682b      	ldr	r3, [r5, #0]
 8004946:	b103      	cbz	r3, 800494a <_close_r+0x1a>
 8004948:	6023      	str	r3, [r4, #0]
 800494a:	bd38      	pop	{r3, r4, r5, pc}
 800494c:	200014ac 	.word	0x200014ac

08004950 <_lseek_r>:
 8004950:	b538      	push	{r3, r4, r5, lr}
 8004952:	4d07      	ldr	r5, [pc, #28]	@ (8004970 <_lseek_r+0x20>)
 8004954:	4604      	mov	r4, r0
 8004956:	4608      	mov	r0, r1
 8004958:	4611      	mov	r1, r2
 800495a:	2200      	movs	r2, #0
 800495c:	602a      	str	r2, [r5, #0]
 800495e:	461a      	mov	r2, r3
 8004960:	f7fd f9fa 	bl	8001d58 <_lseek>
 8004964:	1c43      	adds	r3, r0, #1
 8004966:	d102      	bne.n	800496e <_lseek_r+0x1e>
 8004968:	682b      	ldr	r3, [r5, #0]
 800496a:	b103      	cbz	r3, 800496e <_lseek_r+0x1e>
 800496c:	6023      	str	r3, [r4, #0]
 800496e:	bd38      	pop	{r3, r4, r5, pc}
 8004970:	200014ac 	.word	0x200014ac

08004974 <_read_r>:
 8004974:	b538      	push	{r3, r4, r5, lr}
 8004976:	4d07      	ldr	r5, [pc, #28]	@ (8004994 <_read_r+0x20>)
 8004978:	4604      	mov	r4, r0
 800497a:	4608      	mov	r0, r1
 800497c:	4611      	mov	r1, r2
 800497e:	2200      	movs	r2, #0
 8004980:	602a      	str	r2, [r5, #0]
 8004982:	461a      	mov	r2, r3
 8004984:	f7fd f9c0 	bl	8001d08 <_read>
 8004988:	1c43      	adds	r3, r0, #1
 800498a:	d102      	bne.n	8004992 <_read_r+0x1e>
 800498c:	682b      	ldr	r3, [r5, #0]
 800498e:	b103      	cbz	r3, 8004992 <_read_r+0x1e>
 8004990:	6023      	str	r3, [r4, #0]
 8004992:	bd38      	pop	{r3, r4, r5, pc}
 8004994:	200014ac 	.word	0x200014ac

08004998 <_write_r>:
 8004998:	b538      	push	{r3, r4, r5, lr}
 800499a:	4d07      	ldr	r5, [pc, #28]	@ (80049b8 <_write_r+0x20>)
 800499c:	4604      	mov	r4, r0
 800499e:	4608      	mov	r0, r1
 80049a0:	4611      	mov	r1, r2
 80049a2:	2200      	movs	r2, #0
 80049a4:	602a      	str	r2, [r5, #0]
 80049a6:	461a      	mov	r2, r3
 80049a8:	f7fd f9bc 	bl	8001d24 <_write>
 80049ac:	1c43      	adds	r3, r0, #1
 80049ae:	d102      	bne.n	80049b6 <_write_r+0x1e>
 80049b0:	682b      	ldr	r3, [r5, #0]
 80049b2:	b103      	cbz	r3, 80049b6 <_write_r+0x1e>
 80049b4:	6023      	str	r3, [r4, #0]
 80049b6:	bd38      	pop	{r3, r4, r5, pc}
 80049b8:	200014ac 	.word	0x200014ac

080049bc <__errno>:
 80049bc:	4b01      	ldr	r3, [pc, #4]	@ (80049c4 <__errno+0x8>)
 80049be:	6818      	ldr	r0, [r3, #0]
 80049c0:	4770      	bx	lr
 80049c2:	bf00      	nop
 80049c4:	20000030 	.word	0x20000030

080049c8 <__libc_init_array>:
 80049c8:	b570      	push	{r4, r5, r6, lr}
 80049ca:	4d0d      	ldr	r5, [pc, #52]	@ (8004a00 <__libc_init_array+0x38>)
 80049cc:	4c0d      	ldr	r4, [pc, #52]	@ (8004a04 <__libc_init_array+0x3c>)
 80049ce:	1b64      	subs	r4, r4, r5
 80049d0:	10a4      	asrs	r4, r4, #2
 80049d2:	2600      	movs	r6, #0
 80049d4:	42a6      	cmp	r6, r4
 80049d6:	d109      	bne.n	80049ec <__libc_init_array+0x24>
 80049d8:	4d0b      	ldr	r5, [pc, #44]	@ (8004a08 <__libc_init_array+0x40>)
 80049da:	4c0c      	ldr	r4, [pc, #48]	@ (8004a0c <__libc_init_array+0x44>)
 80049dc:	f001 fffa 	bl	80069d4 <_init>
 80049e0:	1b64      	subs	r4, r4, r5
 80049e2:	10a4      	asrs	r4, r4, #2
 80049e4:	2600      	movs	r6, #0
 80049e6:	42a6      	cmp	r6, r4
 80049e8:	d105      	bne.n	80049f6 <__libc_init_array+0x2e>
 80049ea:	bd70      	pop	{r4, r5, r6, pc}
 80049ec:	f855 3b04 	ldr.w	r3, [r5], #4
 80049f0:	4798      	blx	r3
 80049f2:	3601      	adds	r6, #1
 80049f4:	e7ee      	b.n	80049d4 <__libc_init_array+0xc>
 80049f6:	f855 3b04 	ldr.w	r3, [r5], #4
 80049fa:	4798      	blx	r3
 80049fc:	3601      	adds	r6, #1
 80049fe:	e7f2      	b.n	80049e6 <__libc_init_array+0x1e>
 8004a00:	08007e24 	.word	0x08007e24
 8004a04:	08007e24 	.word	0x08007e24
 8004a08:	08007e24 	.word	0x08007e24
 8004a0c:	08007e28 	.word	0x08007e28

08004a10 <__retarget_lock_init_recursive>:
 8004a10:	4770      	bx	lr

08004a12 <__retarget_lock_acquire_recursive>:
 8004a12:	4770      	bx	lr

08004a14 <__retarget_lock_release_recursive>:
 8004a14:	4770      	bx	lr

08004a16 <memcpy>:
 8004a16:	440a      	add	r2, r1
 8004a18:	4291      	cmp	r1, r2
 8004a1a:	f100 33ff 	add.w	r3, r0, #4294967295
 8004a1e:	d100      	bne.n	8004a22 <memcpy+0xc>
 8004a20:	4770      	bx	lr
 8004a22:	b510      	push	{r4, lr}
 8004a24:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004a28:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004a2c:	4291      	cmp	r1, r2
 8004a2e:	d1f9      	bne.n	8004a24 <memcpy+0xe>
 8004a30:	bd10      	pop	{r4, pc}

08004a32 <quorem>:
 8004a32:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a36:	6903      	ldr	r3, [r0, #16]
 8004a38:	690c      	ldr	r4, [r1, #16]
 8004a3a:	42a3      	cmp	r3, r4
 8004a3c:	4607      	mov	r7, r0
 8004a3e:	db7e      	blt.n	8004b3e <quorem+0x10c>
 8004a40:	3c01      	subs	r4, #1
 8004a42:	f101 0814 	add.w	r8, r1, #20
 8004a46:	00a3      	lsls	r3, r4, #2
 8004a48:	f100 0514 	add.w	r5, r0, #20
 8004a4c:	9300      	str	r3, [sp, #0]
 8004a4e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004a52:	9301      	str	r3, [sp, #4]
 8004a54:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8004a58:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004a5c:	3301      	adds	r3, #1
 8004a5e:	429a      	cmp	r2, r3
 8004a60:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8004a64:	fbb2 f6f3 	udiv	r6, r2, r3
 8004a68:	d32e      	bcc.n	8004ac8 <quorem+0x96>
 8004a6a:	f04f 0a00 	mov.w	sl, #0
 8004a6e:	46c4      	mov	ip, r8
 8004a70:	46ae      	mov	lr, r5
 8004a72:	46d3      	mov	fp, sl
 8004a74:	f85c 3b04 	ldr.w	r3, [ip], #4
 8004a78:	b298      	uxth	r0, r3
 8004a7a:	fb06 a000 	mla	r0, r6, r0, sl
 8004a7e:	0c02      	lsrs	r2, r0, #16
 8004a80:	0c1b      	lsrs	r3, r3, #16
 8004a82:	fb06 2303 	mla	r3, r6, r3, r2
 8004a86:	f8de 2000 	ldr.w	r2, [lr]
 8004a8a:	b280      	uxth	r0, r0
 8004a8c:	b292      	uxth	r2, r2
 8004a8e:	1a12      	subs	r2, r2, r0
 8004a90:	445a      	add	r2, fp
 8004a92:	f8de 0000 	ldr.w	r0, [lr]
 8004a96:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8004a9a:	b29b      	uxth	r3, r3
 8004a9c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8004aa0:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8004aa4:	b292      	uxth	r2, r2
 8004aa6:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8004aaa:	45e1      	cmp	r9, ip
 8004aac:	f84e 2b04 	str.w	r2, [lr], #4
 8004ab0:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8004ab4:	d2de      	bcs.n	8004a74 <quorem+0x42>
 8004ab6:	9b00      	ldr	r3, [sp, #0]
 8004ab8:	58eb      	ldr	r3, [r5, r3]
 8004aba:	b92b      	cbnz	r3, 8004ac8 <quorem+0x96>
 8004abc:	9b01      	ldr	r3, [sp, #4]
 8004abe:	3b04      	subs	r3, #4
 8004ac0:	429d      	cmp	r5, r3
 8004ac2:	461a      	mov	r2, r3
 8004ac4:	d32f      	bcc.n	8004b26 <quorem+0xf4>
 8004ac6:	613c      	str	r4, [r7, #16]
 8004ac8:	4638      	mov	r0, r7
 8004aca:	f001 f90d 	bl	8005ce8 <__mcmp>
 8004ace:	2800      	cmp	r0, #0
 8004ad0:	db25      	blt.n	8004b1e <quorem+0xec>
 8004ad2:	4629      	mov	r1, r5
 8004ad4:	2000      	movs	r0, #0
 8004ad6:	f858 2b04 	ldr.w	r2, [r8], #4
 8004ada:	f8d1 c000 	ldr.w	ip, [r1]
 8004ade:	fa1f fe82 	uxth.w	lr, r2
 8004ae2:	fa1f f38c 	uxth.w	r3, ip
 8004ae6:	eba3 030e 	sub.w	r3, r3, lr
 8004aea:	4403      	add	r3, r0
 8004aec:	0c12      	lsrs	r2, r2, #16
 8004aee:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8004af2:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8004af6:	b29b      	uxth	r3, r3
 8004af8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004afc:	45c1      	cmp	r9, r8
 8004afe:	f841 3b04 	str.w	r3, [r1], #4
 8004b02:	ea4f 4022 	mov.w	r0, r2, asr #16
 8004b06:	d2e6      	bcs.n	8004ad6 <quorem+0xa4>
 8004b08:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004b0c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004b10:	b922      	cbnz	r2, 8004b1c <quorem+0xea>
 8004b12:	3b04      	subs	r3, #4
 8004b14:	429d      	cmp	r5, r3
 8004b16:	461a      	mov	r2, r3
 8004b18:	d30b      	bcc.n	8004b32 <quorem+0x100>
 8004b1a:	613c      	str	r4, [r7, #16]
 8004b1c:	3601      	adds	r6, #1
 8004b1e:	4630      	mov	r0, r6
 8004b20:	b003      	add	sp, #12
 8004b22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004b26:	6812      	ldr	r2, [r2, #0]
 8004b28:	3b04      	subs	r3, #4
 8004b2a:	2a00      	cmp	r2, #0
 8004b2c:	d1cb      	bne.n	8004ac6 <quorem+0x94>
 8004b2e:	3c01      	subs	r4, #1
 8004b30:	e7c6      	b.n	8004ac0 <quorem+0x8e>
 8004b32:	6812      	ldr	r2, [r2, #0]
 8004b34:	3b04      	subs	r3, #4
 8004b36:	2a00      	cmp	r2, #0
 8004b38:	d1ef      	bne.n	8004b1a <quorem+0xe8>
 8004b3a:	3c01      	subs	r4, #1
 8004b3c:	e7ea      	b.n	8004b14 <quorem+0xe2>
 8004b3e:	2000      	movs	r0, #0
 8004b40:	e7ee      	b.n	8004b20 <quorem+0xee>
 8004b42:	0000      	movs	r0, r0
 8004b44:	0000      	movs	r0, r0
	...

08004b48 <_dtoa_r>:
 8004b48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004b4c:	ed2d 8b02 	vpush	{d8}
 8004b50:	69c7      	ldr	r7, [r0, #28]
 8004b52:	b091      	sub	sp, #68	@ 0x44
 8004b54:	ed8d 0b02 	vstr	d0, [sp, #8]
 8004b58:	ec55 4b10 	vmov	r4, r5, d0
 8004b5c:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 8004b5e:	9107      	str	r1, [sp, #28]
 8004b60:	4681      	mov	r9, r0
 8004b62:	9209      	str	r2, [sp, #36]	@ 0x24
 8004b64:	930d      	str	r3, [sp, #52]	@ 0x34
 8004b66:	b97f      	cbnz	r7, 8004b88 <_dtoa_r+0x40>
 8004b68:	2010      	movs	r0, #16
 8004b6a:	f000 fd95 	bl	8005698 <malloc>
 8004b6e:	4602      	mov	r2, r0
 8004b70:	f8c9 001c 	str.w	r0, [r9, #28]
 8004b74:	b920      	cbnz	r0, 8004b80 <_dtoa_r+0x38>
 8004b76:	4ba0      	ldr	r3, [pc, #640]	@ (8004df8 <_dtoa_r+0x2b0>)
 8004b78:	21ef      	movs	r1, #239	@ 0xef
 8004b7a:	48a0      	ldr	r0, [pc, #640]	@ (8004dfc <_dtoa_r+0x2b4>)
 8004b7c:	f001 fdc0 	bl	8006700 <__assert_func>
 8004b80:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8004b84:	6007      	str	r7, [r0, #0]
 8004b86:	60c7      	str	r7, [r0, #12]
 8004b88:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8004b8c:	6819      	ldr	r1, [r3, #0]
 8004b8e:	b159      	cbz	r1, 8004ba8 <_dtoa_r+0x60>
 8004b90:	685a      	ldr	r2, [r3, #4]
 8004b92:	604a      	str	r2, [r1, #4]
 8004b94:	2301      	movs	r3, #1
 8004b96:	4093      	lsls	r3, r2
 8004b98:	608b      	str	r3, [r1, #8]
 8004b9a:	4648      	mov	r0, r9
 8004b9c:	f000 fe72 	bl	8005884 <_Bfree>
 8004ba0:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8004ba4:	2200      	movs	r2, #0
 8004ba6:	601a      	str	r2, [r3, #0]
 8004ba8:	1e2b      	subs	r3, r5, #0
 8004baa:	bfbb      	ittet	lt
 8004bac:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8004bb0:	9303      	strlt	r3, [sp, #12]
 8004bb2:	2300      	movge	r3, #0
 8004bb4:	2201      	movlt	r2, #1
 8004bb6:	bfac      	ite	ge
 8004bb8:	6033      	strge	r3, [r6, #0]
 8004bba:	6032      	strlt	r2, [r6, #0]
 8004bbc:	4b90      	ldr	r3, [pc, #576]	@ (8004e00 <_dtoa_r+0x2b8>)
 8004bbe:	9e03      	ldr	r6, [sp, #12]
 8004bc0:	43b3      	bics	r3, r6
 8004bc2:	d110      	bne.n	8004be6 <_dtoa_r+0x9e>
 8004bc4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8004bc6:	f242 730f 	movw	r3, #9999	@ 0x270f
 8004bca:	6013      	str	r3, [r2, #0]
 8004bcc:	f3c6 0313 	ubfx	r3, r6, #0, #20
 8004bd0:	4323      	orrs	r3, r4
 8004bd2:	f000 84e6 	beq.w	80055a2 <_dtoa_r+0xa5a>
 8004bd6:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8004bd8:	4f8a      	ldr	r7, [pc, #552]	@ (8004e04 <_dtoa_r+0x2bc>)
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	f000 84e8 	beq.w	80055b0 <_dtoa_r+0xa68>
 8004be0:	1cfb      	adds	r3, r7, #3
 8004be2:	f000 bce3 	b.w	80055ac <_dtoa_r+0xa64>
 8004be6:	ed9d 8b02 	vldr	d8, [sp, #8]
 8004bea:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8004bee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004bf2:	d10a      	bne.n	8004c0a <_dtoa_r+0xc2>
 8004bf4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8004bf6:	2301      	movs	r3, #1
 8004bf8:	6013      	str	r3, [r2, #0]
 8004bfa:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8004bfc:	b113      	cbz	r3, 8004c04 <_dtoa_r+0xbc>
 8004bfe:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8004c00:	4b81      	ldr	r3, [pc, #516]	@ (8004e08 <_dtoa_r+0x2c0>)
 8004c02:	6013      	str	r3, [r2, #0]
 8004c04:	4f81      	ldr	r7, [pc, #516]	@ (8004e0c <_dtoa_r+0x2c4>)
 8004c06:	f000 bcd3 	b.w	80055b0 <_dtoa_r+0xa68>
 8004c0a:	aa0e      	add	r2, sp, #56	@ 0x38
 8004c0c:	a90f      	add	r1, sp, #60	@ 0x3c
 8004c0e:	4648      	mov	r0, r9
 8004c10:	eeb0 0b48 	vmov.f64	d0, d8
 8004c14:	f001 f918 	bl	8005e48 <__d2b>
 8004c18:	f3c6 530a 	ubfx	r3, r6, #20, #11
 8004c1c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8004c1e:	9001      	str	r0, [sp, #4]
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d045      	beq.n	8004cb0 <_dtoa_r+0x168>
 8004c24:	eeb0 7b48 	vmov.f64	d7, d8
 8004c28:	ee18 1a90 	vmov	r1, s17
 8004c2c:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8004c30:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 8004c34:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 8004c38:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 8004c3c:	2500      	movs	r5, #0
 8004c3e:	ee07 1a90 	vmov	s15, r1
 8004c42:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 8004c46:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8004de0 <_dtoa_r+0x298>
 8004c4a:	ee37 7b46 	vsub.f64	d7, d7, d6
 8004c4e:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 8004de8 <_dtoa_r+0x2a0>
 8004c52:	eea7 6b05 	vfma.f64	d6, d7, d5
 8004c56:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8004df0 <_dtoa_r+0x2a8>
 8004c5a:	ee07 3a90 	vmov	s15, r3
 8004c5e:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 8004c62:	eeb0 7b46 	vmov.f64	d7, d6
 8004c66:	eea4 7b05 	vfma.f64	d7, d4, d5
 8004c6a:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 8004c6e:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8004c72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c76:	ee16 8a90 	vmov	r8, s13
 8004c7a:	d508      	bpl.n	8004c8e <_dtoa_r+0x146>
 8004c7c:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8004c80:	eeb4 6b47 	vcmp.f64	d6, d7
 8004c84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c88:	bf18      	it	ne
 8004c8a:	f108 38ff 	addne.w	r8, r8, #4294967295
 8004c8e:	f1b8 0f16 	cmp.w	r8, #22
 8004c92:	d82b      	bhi.n	8004cec <_dtoa_r+0x1a4>
 8004c94:	495e      	ldr	r1, [pc, #376]	@ (8004e10 <_dtoa_r+0x2c8>)
 8004c96:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 8004c9a:	ed91 7b00 	vldr	d7, [r1]
 8004c9e:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8004ca2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004ca6:	d501      	bpl.n	8004cac <_dtoa_r+0x164>
 8004ca8:	f108 38ff 	add.w	r8, r8, #4294967295
 8004cac:	2100      	movs	r1, #0
 8004cae:	e01e      	b.n	8004cee <_dtoa_r+0x1a6>
 8004cb0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8004cb2:	4413      	add	r3, r2
 8004cb4:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 8004cb8:	2920      	cmp	r1, #32
 8004cba:	bfc1      	itttt	gt
 8004cbc:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 8004cc0:	408e      	lslgt	r6, r1
 8004cc2:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 8004cc6:	fa24 f101 	lsrgt.w	r1, r4, r1
 8004cca:	bfd6      	itet	le
 8004ccc:	f1c1 0120 	rsble	r1, r1, #32
 8004cd0:	4331      	orrgt	r1, r6
 8004cd2:	fa04 f101 	lslle.w	r1, r4, r1
 8004cd6:	ee07 1a90 	vmov	s15, r1
 8004cda:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8004cde:	3b01      	subs	r3, #1
 8004ce0:	ee17 1a90 	vmov	r1, s15
 8004ce4:	2501      	movs	r5, #1
 8004ce6:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 8004cea:	e7a8      	b.n	8004c3e <_dtoa_r+0xf6>
 8004cec:	2101      	movs	r1, #1
 8004cee:	1ad2      	subs	r2, r2, r3
 8004cf0:	1e53      	subs	r3, r2, #1
 8004cf2:	9306      	str	r3, [sp, #24]
 8004cf4:	bf45      	ittet	mi
 8004cf6:	f1c2 0301 	rsbmi	r3, r2, #1
 8004cfa:	9304      	strmi	r3, [sp, #16]
 8004cfc:	2300      	movpl	r3, #0
 8004cfe:	2300      	movmi	r3, #0
 8004d00:	bf4c      	ite	mi
 8004d02:	9306      	strmi	r3, [sp, #24]
 8004d04:	9304      	strpl	r3, [sp, #16]
 8004d06:	f1b8 0f00 	cmp.w	r8, #0
 8004d0a:	910c      	str	r1, [sp, #48]	@ 0x30
 8004d0c:	db18      	blt.n	8004d40 <_dtoa_r+0x1f8>
 8004d0e:	9b06      	ldr	r3, [sp, #24]
 8004d10:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8004d14:	4443      	add	r3, r8
 8004d16:	9306      	str	r3, [sp, #24]
 8004d18:	2300      	movs	r3, #0
 8004d1a:	9a07      	ldr	r2, [sp, #28]
 8004d1c:	2a09      	cmp	r2, #9
 8004d1e:	d845      	bhi.n	8004dac <_dtoa_r+0x264>
 8004d20:	2a05      	cmp	r2, #5
 8004d22:	bfc4      	itt	gt
 8004d24:	3a04      	subgt	r2, #4
 8004d26:	9207      	strgt	r2, [sp, #28]
 8004d28:	9a07      	ldr	r2, [sp, #28]
 8004d2a:	f1a2 0202 	sub.w	r2, r2, #2
 8004d2e:	bfcc      	ite	gt
 8004d30:	2400      	movgt	r4, #0
 8004d32:	2401      	movle	r4, #1
 8004d34:	2a03      	cmp	r2, #3
 8004d36:	d844      	bhi.n	8004dc2 <_dtoa_r+0x27a>
 8004d38:	e8df f002 	tbb	[pc, r2]
 8004d3c:	0b173634 	.word	0x0b173634
 8004d40:	9b04      	ldr	r3, [sp, #16]
 8004d42:	2200      	movs	r2, #0
 8004d44:	eba3 0308 	sub.w	r3, r3, r8
 8004d48:	9304      	str	r3, [sp, #16]
 8004d4a:	920a      	str	r2, [sp, #40]	@ 0x28
 8004d4c:	f1c8 0300 	rsb	r3, r8, #0
 8004d50:	e7e3      	b.n	8004d1a <_dtoa_r+0x1d2>
 8004d52:	2201      	movs	r2, #1
 8004d54:	9208      	str	r2, [sp, #32]
 8004d56:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004d58:	eb08 0b02 	add.w	fp, r8, r2
 8004d5c:	f10b 0a01 	add.w	sl, fp, #1
 8004d60:	4652      	mov	r2, sl
 8004d62:	2a01      	cmp	r2, #1
 8004d64:	bfb8      	it	lt
 8004d66:	2201      	movlt	r2, #1
 8004d68:	e006      	b.n	8004d78 <_dtoa_r+0x230>
 8004d6a:	2201      	movs	r2, #1
 8004d6c:	9208      	str	r2, [sp, #32]
 8004d6e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004d70:	2a00      	cmp	r2, #0
 8004d72:	dd29      	ble.n	8004dc8 <_dtoa_r+0x280>
 8004d74:	4693      	mov	fp, r2
 8004d76:	4692      	mov	sl, r2
 8004d78:	f8d9 701c 	ldr.w	r7, [r9, #28]
 8004d7c:	2100      	movs	r1, #0
 8004d7e:	2004      	movs	r0, #4
 8004d80:	f100 0614 	add.w	r6, r0, #20
 8004d84:	4296      	cmp	r6, r2
 8004d86:	d926      	bls.n	8004dd6 <_dtoa_r+0x28e>
 8004d88:	6079      	str	r1, [r7, #4]
 8004d8a:	4648      	mov	r0, r9
 8004d8c:	9305      	str	r3, [sp, #20]
 8004d8e:	f000 fd39 	bl	8005804 <_Balloc>
 8004d92:	9b05      	ldr	r3, [sp, #20]
 8004d94:	4607      	mov	r7, r0
 8004d96:	2800      	cmp	r0, #0
 8004d98:	d13e      	bne.n	8004e18 <_dtoa_r+0x2d0>
 8004d9a:	4b1e      	ldr	r3, [pc, #120]	@ (8004e14 <_dtoa_r+0x2cc>)
 8004d9c:	4602      	mov	r2, r0
 8004d9e:	f240 11af 	movw	r1, #431	@ 0x1af
 8004da2:	e6ea      	b.n	8004b7a <_dtoa_r+0x32>
 8004da4:	2200      	movs	r2, #0
 8004da6:	e7e1      	b.n	8004d6c <_dtoa_r+0x224>
 8004da8:	2200      	movs	r2, #0
 8004daa:	e7d3      	b.n	8004d54 <_dtoa_r+0x20c>
 8004dac:	2401      	movs	r4, #1
 8004dae:	2200      	movs	r2, #0
 8004db0:	e9cd 2407 	strd	r2, r4, [sp, #28]
 8004db4:	f04f 3bff 	mov.w	fp, #4294967295
 8004db8:	2100      	movs	r1, #0
 8004dba:	46da      	mov	sl, fp
 8004dbc:	2212      	movs	r2, #18
 8004dbe:	9109      	str	r1, [sp, #36]	@ 0x24
 8004dc0:	e7da      	b.n	8004d78 <_dtoa_r+0x230>
 8004dc2:	2201      	movs	r2, #1
 8004dc4:	9208      	str	r2, [sp, #32]
 8004dc6:	e7f5      	b.n	8004db4 <_dtoa_r+0x26c>
 8004dc8:	f04f 0b01 	mov.w	fp, #1
 8004dcc:	46da      	mov	sl, fp
 8004dce:	465a      	mov	r2, fp
 8004dd0:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 8004dd4:	e7d0      	b.n	8004d78 <_dtoa_r+0x230>
 8004dd6:	3101      	adds	r1, #1
 8004dd8:	0040      	lsls	r0, r0, #1
 8004dda:	e7d1      	b.n	8004d80 <_dtoa_r+0x238>
 8004ddc:	f3af 8000 	nop.w
 8004de0:	636f4361 	.word	0x636f4361
 8004de4:	3fd287a7 	.word	0x3fd287a7
 8004de8:	8b60c8b3 	.word	0x8b60c8b3
 8004dec:	3fc68a28 	.word	0x3fc68a28
 8004df0:	509f79fb 	.word	0x509f79fb
 8004df4:	3fd34413 	.word	0x3fd34413
 8004df8:	08007ae9 	.word	0x08007ae9
 8004dfc:	08007b00 	.word	0x08007b00
 8004e00:	7ff00000 	.word	0x7ff00000
 8004e04:	08007ae5 	.word	0x08007ae5
 8004e08:	08007ab9 	.word	0x08007ab9
 8004e0c:	08007ab8 	.word	0x08007ab8
 8004e10:	08007c50 	.word	0x08007c50
 8004e14:	08007b58 	.word	0x08007b58
 8004e18:	f8d9 201c 	ldr.w	r2, [r9, #28]
 8004e1c:	f1ba 0f0e 	cmp.w	sl, #14
 8004e20:	6010      	str	r0, [r2, #0]
 8004e22:	d86e      	bhi.n	8004f02 <_dtoa_r+0x3ba>
 8004e24:	2c00      	cmp	r4, #0
 8004e26:	d06c      	beq.n	8004f02 <_dtoa_r+0x3ba>
 8004e28:	f1b8 0f00 	cmp.w	r8, #0
 8004e2c:	f340 80b4 	ble.w	8004f98 <_dtoa_r+0x450>
 8004e30:	4ac8      	ldr	r2, [pc, #800]	@ (8005154 <_dtoa_r+0x60c>)
 8004e32:	f008 010f 	and.w	r1, r8, #15
 8004e36:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8004e3a:	f418 7f80 	tst.w	r8, #256	@ 0x100
 8004e3e:	ed92 7b00 	vldr	d7, [r2]
 8004e42:	ea4f 1128 	mov.w	r1, r8, asr #4
 8004e46:	f000 809b 	beq.w	8004f80 <_dtoa_r+0x438>
 8004e4a:	4ac3      	ldr	r2, [pc, #780]	@ (8005158 <_dtoa_r+0x610>)
 8004e4c:	ed92 6b08 	vldr	d6, [r2, #32]
 8004e50:	ee88 6b06 	vdiv.f64	d6, d8, d6
 8004e54:	ed8d 6b02 	vstr	d6, [sp, #8]
 8004e58:	f001 010f 	and.w	r1, r1, #15
 8004e5c:	2203      	movs	r2, #3
 8004e5e:	48be      	ldr	r0, [pc, #760]	@ (8005158 <_dtoa_r+0x610>)
 8004e60:	2900      	cmp	r1, #0
 8004e62:	f040 808f 	bne.w	8004f84 <_dtoa_r+0x43c>
 8004e66:	ed9d 6b02 	vldr	d6, [sp, #8]
 8004e6a:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8004e6e:	ed8d 7b02 	vstr	d7, [sp, #8]
 8004e72:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8004e74:	ed9d 7b02 	vldr	d7, [sp, #8]
 8004e78:	2900      	cmp	r1, #0
 8004e7a:	f000 80b3 	beq.w	8004fe4 <_dtoa_r+0x49c>
 8004e7e:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 8004e82:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8004e86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004e8a:	f140 80ab 	bpl.w	8004fe4 <_dtoa_r+0x49c>
 8004e8e:	f1ba 0f00 	cmp.w	sl, #0
 8004e92:	f000 80a7 	beq.w	8004fe4 <_dtoa_r+0x49c>
 8004e96:	f1bb 0f00 	cmp.w	fp, #0
 8004e9a:	dd30      	ble.n	8004efe <_dtoa_r+0x3b6>
 8004e9c:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 8004ea0:	ee27 7b06 	vmul.f64	d7, d7, d6
 8004ea4:	ed8d 7b02 	vstr	d7, [sp, #8]
 8004ea8:	f108 31ff 	add.w	r1, r8, #4294967295
 8004eac:	9105      	str	r1, [sp, #20]
 8004eae:	3201      	adds	r2, #1
 8004eb0:	465c      	mov	r4, fp
 8004eb2:	ed9d 6b02 	vldr	d6, [sp, #8]
 8004eb6:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 8004eba:	ee07 2a90 	vmov	s15, r2
 8004ebe:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8004ec2:	eea7 5b06 	vfma.f64	d5, d7, d6
 8004ec6:	ee15 2a90 	vmov	r2, s11
 8004eca:	ec51 0b15 	vmov	r0, r1, d5
 8004ece:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 8004ed2:	2c00      	cmp	r4, #0
 8004ed4:	f040 808a 	bne.w	8004fec <_dtoa_r+0x4a4>
 8004ed8:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 8004edc:	ee36 6b47 	vsub.f64	d6, d6, d7
 8004ee0:	ec41 0b17 	vmov	d7, r0, r1
 8004ee4:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8004ee8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004eec:	f300 826a 	bgt.w	80053c4 <_dtoa_r+0x87c>
 8004ef0:	eeb1 7b47 	vneg.f64	d7, d7
 8004ef4:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8004ef8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004efc:	d423      	bmi.n	8004f46 <_dtoa_r+0x3fe>
 8004efe:	ed8d 8b02 	vstr	d8, [sp, #8]
 8004f02:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8004f04:	2a00      	cmp	r2, #0
 8004f06:	f2c0 8129 	blt.w	800515c <_dtoa_r+0x614>
 8004f0a:	f1b8 0f0e 	cmp.w	r8, #14
 8004f0e:	f300 8125 	bgt.w	800515c <_dtoa_r+0x614>
 8004f12:	4b90      	ldr	r3, [pc, #576]	@ (8005154 <_dtoa_r+0x60c>)
 8004f14:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8004f18:	ed93 6b00 	vldr	d6, [r3]
 8004f1c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	f280 80c8 	bge.w	80050b4 <_dtoa_r+0x56c>
 8004f24:	f1ba 0f00 	cmp.w	sl, #0
 8004f28:	f300 80c4 	bgt.w	80050b4 <_dtoa_r+0x56c>
 8004f2c:	d10b      	bne.n	8004f46 <_dtoa_r+0x3fe>
 8004f2e:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 8004f32:	ee26 6b07 	vmul.f64	d6, d6, d7
 8004f36:	ed9d 7b02 	vldr	d7, [sp, #8]
 8004f3a:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8004f3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f42:	f2c0 823c 	blt.w	80053be <_dtoa_r+0x876>
 8004f46:	2400      	movs	r4, #0
 8004f48:	4625      	mov	r5, r4
 8004f4a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004f4c:	43db      	mvns	r3, r3
 8004f4e:	9305      	str	r3, [sp, #20]
 8004f50:	463e      	mov	r6, r7
 8004f52:	f04f 0800 	mov.w	r8, #0
 8004f56:	4621      	mov	r1, r4
 8004f58:	4648      	mov	r0, r9
 8004f5a:	f000 fc93 	bl	8005884 <_Bfree>
 8004f5e:	2d00      	cmp	r5, #0
 8004f60:	f000 80a2 	beq.w	80050a8 <_dtoa_r+0x560>
 8004f64:	f1b8 0f00 	cmp.w	r8, #0
 8004f68:	d005      	beq.n	8004f76 <_dtoa_r+0x42e>
 8004f6a:	45a8      	cmp	r8, r5
 8004f6c:	d003      	beq.n	8004f76 <_dtoa_r+0x42e>
 8004f6e:	4641      	mov	r1, r8
 8004f70:	4648      	mov	r0, r9
 8004f72:	f000 fc87 	bl	8005884 <_Bfree>
 8004f76:	4629      	mov	r1, r5
 8004f78:	4648      	mov	r0, r9
 8004f7a:	f000 fc83 	bl	8005884 <_Bfree>
 8004f7e:	e093      	b.n	80050a8 <_dtoa_r+0x560>
 8004f80:	2202      	movs	r2, #2
 8004f82:	e76c      	b.n	8004e5e <_dtoa_r+0x316>
 8004f84:	07cc      	lsls	r4, r1, #31
 8004f86:	d504      	bpl.n	8004f92 <_dtoa_r+0x44a>
 8004f88:	ed90 6b00 	vldr	d6, [r0]
 8004f8c:	3201      	adds	r2, #1
 8004f8e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8004f92:	1049      	asrs	r1, r1, #1
 8004f94:	3008      	adds	r0, #8
 8004f96:	e763      	b.n	8004e60 <_dtoa_r+0x318>
 8004f98:	d022      	beq.n	8004fe0 <_dtoa_r+0x498>
 8004f9a:	f1c8 0100 	rsb	r1, r8, #0
 8004f9e:	4a6d      	ldr	r2, [pc, #436]	@ (8005154 <_dtoa_r+0x60c>)
 8004fa0:	f001 000f 	and.w	r0, r1, #15
 8004fa4:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8004fa8:	ed92 7b00 	vldr	d7, [r2]
 8004fac:	ee28 7b07 	vmul.f64	d7, d8, d7
 8004fb0:	ed8d 7b02 	vstr	d7, [sp, #8]
 8004fb4:	4868      	ldr	r0, [pc, #416]	@ (8005158 <_dtoa_r+0x610>)
 8004fb6:	1109      	asrs	r1, r1, #4
 8004fb8:	2400      	movs	r4, #0
 8004fba:	2202      	movs	r2, #2
 8004fbc:	b929      	cbnz	r1, 8004fca <_dtoa_r+0x482>
 8004fbe:	2c00      	cmp	r4, #0
 8004fc0:	f43f af57 	beq.w	8004e72 <_dtoa_r+0x32a>
 8004fc4:	ed8d 7b02 	vstr	d7, [sp, #8]
 8004fc8:	e753      	b.n	8004e72 <_dtoa_r+0x32a>
 8004fca:	07ce      	lsls	r6, r1, #31
 8004fcc:	d505      	bpl.n	8004fda <_dtoa_r+0x492>
 8004fce:	ed90 6b00 	vldr	d6, [r0]
 8004fd2:	3201      	adds	r2, #1
 8004fd4:	2401      	movs	r4, #1
 8004fd6:	ee27 7b06 	vmul.f64	d7, d7, d6
 8004fda:	1049      	asrs	r1, r1, #1
 8004fdc:	3008      	adds	r0, #8
 8004fde:	e7ed      	b.n	8004fbc <_dtoa_r+0x474>
 8004fe0:	2202      	movs	r2, #2
 8004fe2:	e746      	b.n	8004e72 <_dtoa_r+0x32a>
 8004fe4:	f8cd 8014 	str.w	r8, [sp, #20]
 8004fe8:	4654      	mov	r4, sl
 8004fea:	e762      	b.n	8004eb2 <_dtoa_r+0x36a>
 8004fec:	4a59      	ldr	r2, [pc, #356]	@ (8005154 <_dtoa_r+0x60c>)
 8004fee:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 8004ff2:	ed12 4b02 	vldr	d4, [r2, #-8]
 8004ff6:	9a08      	ldr	r2, [sp, #32]
 8004ff8:	ec41 0b17 	vmov	d7, r0, r1
 8004ffc:	443c      	add	r4, r7
 8004ffe:	b34a      	cbz	r2, 8005054 <_dtoa_r+0x50c>
 8005000:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 8005004:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 8005008:	463e      	mov	r6, r7
 800500a:	ee83 5b04 	vdiv.f64	d5, d3, d4
 800500e:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 8005012:	ee35 7b47 	vsub.f64	d7, d5, d7
 8005016:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800501a:	ee14 2a90 	vmov	r2, s9
 800501e:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8005022:	3230      	adds	r2, #48	@ 0x30
 8005024:	ee36 6b45 	vsub.f64	d6, d6, d5
 8005028:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800502c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005030:	f806 2b01 	strb.w	r2, [r6], #1
 8005034:	d438      	bmi.n	80050a8 <_dtoa_r+0x560>
 8005036:	ee32 5b46 	vsub.f64	d5, d2, d6
 800503a:	eeb4 5bc7 	vcmpe.f64	d5, d7
 800503e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005042:	d46e      	bmi.n	8005122 <_dtoa_r+0x5da>
 8005044:	42a6      	cmp	r6, r4
 8005046:	f43f af5a 	beq.w	8004efe <_dtoa_r+0x3b6>
 800504a:	ee27 7b03 	vmul.f64	d7, d7, d3
 800504e:	ee26 6b03 	vmul.f64	d6, d6, d3
 8005052:	e7e0      	b.n	8005016 <_dtoa_r+0x4ce>
 8005054:	4621      	mov	r1, r4
 8005056:	463e      	mov	r6, r7
 8005058:	ee27 7b04 	vmul.f64	d7, d7, d4
 800505c:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 8005060:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8005064:	ee14 2a90 	vmov	r2, s9
 8005068:	3230      	adds	r2, #48	@ 0x30
 800506a:	f806 2b01 	strb.w	r2, [r6], #1
 800506e:	42a6      	cmp	r6, r4
 8005070:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8005074:	ee36 6b45 	vsub.f64	d6, d6, d5
 8005078:	d119      	bne.n	80050ae <_dtoa_r+0x566>
 800507a:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 800507e:	ee37 4b05 	vadd.f64	d4, d7, d5
 8005082:	eeb4 6bc4 	vcmpe.f64	d6, d4
 8005086:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800508a:	dc4a      	bgt.n	8005122 <_dtoa_r+0x5da>
 800508c:	ee35 5b47 	vsub.f64	d5, d5, d7
 8005090:	eeb4 6bc5 	vcmpe.f64	d6, d5
 8005094:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005098:	f57f af31 	bpl.w	8004efe <_dtoa_r+0x3b6>
 800509c:	460e      	mov	r6, r1
 800509e:	3901      	subs	r1, #1
 80050a0:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80050a4:	2b30      	cmp	r3, #48	@ 0x30
 80050a6:	d0f9      	beq.n	800509c <_dtoa_r+0x554>
 80050a8:	f8dd 8014 	ldr.w	r8, [sp, #20]
 80050ac:	e027      	b.n	80050fe <_dtoa_r+0x5b6>
 80050ae:	ee26 6b03 	vmul.f64	d6, d6, d3
 80050b2:	e7d5      	b.n	8005060 <_dtoa_r+0x518>
 80050b4:	ed9d 7b02 	vldr	d7, [sp, #8]
 80050b8:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 80050bc:	463e      	mov	r6, r7
 80050be:	ee87 5b06 	vdiv.f64	d5, d7, d6
 80050c2:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 80050c6:	ee15 3a10 	vmov	r3, s10
 80050ca:	3330      	adds	r3, #48	@ 0x30
 80050cc:	f806 3b01 	strb.w	r3, [r6], #1
 80050d0:	1bf3      	subs	r3, r6, r7
 80050d2:	459a      	cmp	sl, r3
 80050d4:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 80050d8:	eea3 7b46 	vfms.f64	d7, d3, d6
 80050dc:	d132      	bne.n	8005144 <_dtoa_r+0x5fc>
 80050de:	ee37 7b07 	vadd.f64	d7, d7, d7
 80050e2:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80050e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80050ea:	dc18      	bgt.n	800511e <_dtoa_r+0x5d6>
 80050ec:	eeb4 7b46 	vcmp.f64	d7, d6
 80050f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80050f4:	d103      	bne.n	80050fe <_dtoa_r+0x5b6>
 80050f6:	ee15 3a10 	vmov	r3, s10
 80050fa:	07db      	lsls	r3, r3, #31
 80050fc:	d40f      	bmi.n	800511e <_dtoa_r+0x5d6>
 80050fe:	9901      	ldr	r1, [sp, #4]
 8005100:	4648      	mov	r0, r9
 8005102:	f000 fbbf 	bl	8005884 <_Bfree>
 8005106:	2300      	movs	r3, #0
 8005108:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800510a:	7033      	strb	r3, [r6, #0]
 800510c:	f108 0301 	add.w	r3, r8, #1
 8005110:	6013      	str	r3, [r2, #0]
 8005112:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8005114:	2b00      	cmp	r3, #0
 8005116:	f000 824b 	beq.w	80055b0 <_dtoa_r+0xa68>
 800511a:	601e      	str	r6, [r3, #0]
 800511c:	e248      	b.n	80055b0 <_dtoa_r+0xa68>
 800511e:	f8cd 8014 	str.w	r8, [sp, #20]
 8005122:	4633      	mov	r3, r6
 8005124:	461e      	mov	r6, r3
 8005126:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800512a:	2a39      	cmp	r2, #57	@ 0x39
 800512c:	d106      	bne.n	800513c <_dtoa_r+0x5f4>
 800512e:	429f      	cmp	r7, r3
 8005130:	d1f8      	bne.n	8005124 <_dtoa_r+0x5dc>
 8005132:	9a05      	ldr	r2, [sp, #20]
 8005134:	3201      	adds	r2, #1
 8005136:	9205      	str	r2, [sp, #20]
 8005138:	2230      	movs	r2, #48	@ 0x30
 800513a:	703a      	strb	r2, [r7, #0]
 800513c:	781a      	ldrb	r2, [r3, #0]
 800513e:	3201      	adds	r2, #1
 8005140:	701a      	strb	r2, [r3, #0]
 8005142:	e7b1      	b.n	80050a8 <_dtoa_r+0x560>
 8005144:	ee27 7b04 	vmul.f64	d7, d7, d4
 8005148:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800514c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005150:	d1b5      	bne.n	80050be <_dtoa_r+0x576>
 8005152:	e7d4      	b.n	80050fe <_dtoa_r+0x5b6>
 8005154:	08007c50 	.word	0x08007c50
 8005158:	08007c28 	.word	0x08007c28
 800515c:	9908      	ldr	r1, [sp, #32]
 800515e:	2900      	cmp	r1, #0
 8005160:	f000 80e9 	beq.w	8005336 <_dtoa_r+0x7ee>
 8005164:	9907      	ldr	r1, [sp, #28]
 8005166:	2901      	cmp	r1, #1
 8005168:	f300 80cb 	bgt.w	8005302 <_dtoa_r+0x7ba>
 800516c:	2d00      	cmp	r5, #0
 800516e:	f000 80c4 	beq.w	80052fa <_dtoa_r+0x7b2>
 8005172:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8005176:	9e04      	ldr	r6, [sp, #16]
 8005178:	461c      	mov	r4, r3
 800517a:	9305      	str	r3, [sp, #20]
 800517c:	9b04      	ldr	r3, [sp, #16]
 800517e:	4413      	add	r3, r2
 8005180:	9304      	str	r3, [sp, #16]
 8005182:	9b06      	ldr	r3, [sp, #24]
 8005184:	2101      	movs	r1, #1
 8005186:	4413      	add	r3, r2
 8005188:	4648      	mov	r0, r9
 800518a:	9306      	str	r3, [sp, #24]
 800518c:	f000 fc2e 	bl	80059ec <__i2b>
 8005190:	9b05      	ldr	r3, [sp, #20]
 8005192:	4605      	mov	r5, r0
 8005194:	b166      	cbz	r6, 80051b0 <_dtoa_r+0x668>
 8005196:	9a06      	ldr	r2, [sp, #24]
 8005198:	2a00      	cmp	r2, #0
 800519a:	dd09      	ble.n	80051b0 <_dtoa_r+0x668>
 800519c:	42b2      	cmp	r2, r6
 800519e:	9904      	ldr	r1, [sp, #16]
 80051a0:	bfa8      	it	ge
 80051a2:	4632      	movge	r2, r6
 80051a4:	1a89      	subs	r1, r1, r2
 80051a6:	9104      	str	r1, [sp, #16]
 80051a8:	9906      	ldr	r1, [sp, #24]
 80051aa:	1ab6      	subs	r6, r6, r2
 80051ac:	1a8a      	subs	r2, r1, r2
 80051ae:	9206      	str	r2, [sp, #24]
 80051b0:	b30b      	cbz	r3, 80051f6 <_dtoa_r+0x6ae>
 80051b2:	9a08      	ldr	r2, [sp, #32]
 80051b4:	2a00      	cmp	r2, #0
 80051b6:	f000 80c5 	beq.w	8005344 <_dtoa_r+0x7fc>
 80051ba:	2c00      	cmp	r4, #0
 80051bc:	f000 80bf 	beq.w	800533e <_dtoa_r+0x7f6>
 80051c0:	4629      	mov	r1, r5
 80051c2:	4622      	mov	r2, r4
 80051c4:	4648      	mov	r0, r9
 80051c6:	930b      	str	r3, [sp, #44]	@ 0x2c
 80051c8:	f000 fcc8 	bl	8005b5c <__pow5mult>
 80051cc:	9a01      	ldr	r2, [sp, #4]
 80051ce:	4601      	mov	r1, r0
 80051d0:	4605      	mov	r5, r0
 80051d2:	4648      	mov	r0, r9
 80051d4:	f000 fc20 	bl	8005a18 <__multiply>
 80051d8:	9901      	ldr	r1, [sp, #4]
 80051da:	9005      	str	r0, [sp, #20]
 80051dc:	4648      	mov	r0, r9
 80051de:	f000 fb51 	bl	8005884 <_Bfree>
 80051e2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80051e4:	1b1b      	subs	r3, r3, r4
 80051e6:	f000 80b0 	beq.w	800534a <_dtoa_r+0x802>
 80051ea:	9905      	ldr	r1, [sp, #20]
 80051ec:	461a      	mov	r2, r3
 80051ee:	4648      	mov	r0, r9
 80051f0:	f000 fcb4 	bl	8005b5c <__pow5mult>
 80051f4:	9001      	str	r0, [sp, #4]
 80051f6:	2101      	movs	r1, #1
 80051f8:	4648      	mov	r0, r9
 80051fa:	f000 fbf7 	bl	80059ec <__i2b>
 80051fe:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005200:	4604      	mov	r4, r0
 8005202:	2b00      	cmp	r3, #0
 8005204:	f000 81da 	beq.w	80055bc <_dtoa_r+0xa74>
 8005208:	461a      	mov	r2, r3
 800520a:	4601      	mov	r1, r0
 800520c:	4648      	mov	r0, r9
 800520e:	f000 fca5 	bl	8005b5c <__pow5mult>
 8005212:	9b07      	ldr	r3, [sp, #28]
 8005214:	2b01      	cmp	r3, #1
 8005216:	4604      	mov	r4, r0
 8005218:	f300 80a0 	bgt.w	800535c <_dtoa_r+0x814>
 800521c:	9b02      	ldr	r3, [sp, #8]
 800521e:	2b00      	cmp	r3, #0
 8005220:	f040 8096 	bne.w	8005350 <_dtoa_r+0x808>
 8005224:	9b03      	ldr	r3, [sp, #12]
 8005226:	f3c3 0213 	ubfx	r2, r3, #0, #20
 800522a:	2a00      	cmp	r2, #0
 800522c:	f040 8092 	bne.w	8005354 <_dtoa_r+0x80c>
 8005230:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8005234:	0d12      	lsrs	r2, r2, #20
 8005236:	0512      	lsls	r2, r2, #20
 8005238:	2a00      	cmp	r2, #0
 800523a:	f000 808d 	beq.w	8005358 <_dtoa_r+0x810>
 800523e:	9b04      	ldr	r3, [sp, #16]
 8005240:	3301      	adds	r3, #1
 8005242:	9304      	str	r3, [sp, #16]
 8005244:	9b06      	ldr	r3, [sp, #24]
 8005246:	3301      	adds	r3, #1
 8005248:	9306      	str	r3, [sp, #24]
 800524a:	2301      	movs	r3, #1
 800524c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800524e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005250:	2b00      	cmp	r3, #0
 8005252:	f000 81b9 	beq.w	80055c8 <_dtoa_r+0xa80>
 8005256:	6922      	ldr	r2, [r4, #16]
 8005258:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800525c:	6910      	ldr	r0, [r2, #16]
 800525e:	f000 fb79 	bl	8005954 <__hi0bits>
 8005262:	f1c0 0020 	rsb	r0, r0, #32
 8005266:	9b06      	ldr	r3, [sp, #24]
 8005268:	4418      	add	r0, r3
 800526a:	f010 001f 	ands.w	r0, r0, #31
 800526e:	f000 8081 	beq.w	8005374 <_dtoa_r+0x82c>
 8005272:	f1c0 0220 	rsb	r2, r0, #32
 8005276:	2a04      	cmp	r2, #4
 8005278:	dd73      	ble.n	8005362 <_dtoa_r+0x81a>
 800527a:	9b04      	ldr	r3, [sp, #16]
 800527c:	f1c0 001c 	rsb	r0, r0, #28
 8005280:	4403      	add	r3, r0
 8005282:	9304      	str	r3, [sp, #16]
 8005284:	9b06      	ldr	r3, [sp, #24]
 8005286:	4406      	add	r6, r0
 8005288:	4403      	add	r3, r0
 800528a:	9306      	str	r3, [sp, #24]
 800528c:	9b04      	ldr	r3, [sp, #16]
 800528e:	2b00      	cmp	r3, #0
 8005290:	dd05      	ble.n	800529e <_dtoa_r+0x756>
 8005292:	9901      	ldr	r1, [sp, #4]
 8005294:	461a      	mov	r2, r3
 8005296:	4648      	mov	r0, r9
 8005298:	f000 fcba 	bl	8005c10 <__lshift>
 800529c:	9001      	str	r0, [sp, #4]
 800529e:	9b06      	ldr	r3, [sp, #24]
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	dd05      	ble.n	80052b0 <_dtoa_r+0x768>
 80052a4:	4621      	mov	r1, r4
 80052a6:	461a      	mov	r2, r3
 80052a8:	4648      	mov	r0, r9
 80052aa:	f000 fcb1 	bl	8005c10 <__lshift>
 80052ae:	4604      	mov	r4, r0
 80052b0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d060      	beq.n	8005378 <_dtoa_r+0x830>
 80052b6:	9801      	ldr	r0, [sp, #4]
 80052b8:	4621      	mov	r1, r4
 80052ba:	f000 fd15 	bl	8005ce8 <__mcmp>
 80052be:	2800      	cmp	r0, #0
 80052c0:	da5a      	bge.n	8005378 <_dtoa_r+0x830>
 80052c2:	f108 33ff 	add.w	r3, r8, #4294967295
 80052c6:	9305      	str	r3, [sp, #20]
 80052c8:	9901      	ldr	r1, [sp, #4]
 80052ca:	2300      	movs	r3, #0
 80052cc:	220a      	movs	r2, #10
 80052ce:	4648      	mov	r0, r9
 80052d0:	f000 fafa 	bl	80058c8 <__multadd>
 80052d4:	9b08      	ldr	r3, [sp, #32]
 80052d6:	9001      	str	r0, [sp, #4]
 80052d8:	2b00      	cmp	r3, #0
 80052da:	f000 8177 	beq.w	80055cc <_dtoa_r+0xa84>
 80052de:	4629      	mov	r1, r5
 80052e0:	2300      	movs	r3, #0
 80052e2:	220a      	movs	r2, #10
 80052e4:	4648      	mov	r0, r9
 80052e6:	f000 faef 	bl	80058c8 <__multadd>
 80052ea:	f1bb 0f00 	cmp.w	fp, #0
 80052ee:	4605      	mov	r5, r0
 80052f0:	dc6e      	bgt.n	80053d0 <_dtoa_r+0x888>
 80052f2:	9b07      	ldr	r3, [sp, #28]
 80052f4:	2b02      	cmp	r3, #2
 80052f6:	dc48      	bgt.n	800538a <_dtoa_r+0x842>
 80052f8:	e06a      	b.n	80053d0 <_dtoa_r+0x888>
 80052fa:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80052fc:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8005300:	e739      	b.n	8005176 <_dtoa_r+0x62e>
 8005302:	f10a 34ff 	add.w	r4, sl, #4294967295
 8005306:	42a3      	cmp	r3, r4
 8005308:	db07      	blt.n	800531a <_dtoa_r+0x7d2>
 800530a:	f1ba 0f00 	cmp.w	sl, #0
 800530e:	eba3 0404 	sub.w	r4, r3, r4
 8005312:	db0b      	blt.n	800532c <_dtoa_r+0x7e4>
 8005314:	9e04      	ldr	r6, [sp, #16]
 8005316:	4652      	mov	r2, sl
 8005318:	e72f      	b.n	800517a <_dtoa_r+0x632>
 800531a:	1ae2      	subs	r2, r4, r3
 800531c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800531e:	9e04      	ldr	r6, [sp, #16]
 8005320:	4413      	add	r3, r2
 8005322:	930a      	str	r3, [sp, #40]	@ 0x28
 8005324:	4652      	mov	r2, sl
 8005326:	4623      	mov	r3, r4
 8005328:	2400      	movs	r4, #0
 800532a:	e726      	b.n	800517a <_dtoa_r+0x632>
 800532c:	9a04      	ldr	r2, [sp, #16]
 800532e:	eba2 060a 	sub.w	r6, r2, sl
 8005332:	2200      	movs	r2, #0
 8005334:	e721      	b.n	800517a <_dtoa_r+0x632>
 8005336:	9e04      	ldr	r6, [sp, #16]
 8005338:	9d08      	ldr	r5, [sp, #32]
 800533a:	461c      	mov	r4, r3
 800533c:	e72a      	b.n	8005194 <_dtoa_r+0x64c>
 800533e:	9a01      	ldr	r2, [sp, #4]
 8005340:	9205      	str	r2, [sp, #20]
 8005342:	e752      	b.n	80051ea <_dtoa_r+0x6a2>
 8005344:	9901      	ldr	r1, [sp, #4]
 8005346:	461a      	mov	r2, r3
 8005348:	e751      	b.n	80051ee <_dtoa_r+0x6a6>
 800534a:	9b05      	ldr	r3, [sp, #20]
 800534c:	9301      	str	r3, [sp, #4]
 800534e:	e752      	b.n	80051f6 <_dtoa_r+0x6ae>
 8005350:	2300      	movs	r3, #0
 8005352:	e77b      	b.n	800524c <_dtoa_r+0x704>
 8005354:	9b02      	ldr	r3, [sp, #8]
 8005356:	e779      	b.n	800524c <_dtoa_r+0x704>
 8005358:	920b      	str	r2, [sp, #44]	@ 0x2c
 800535a:	e778      	b.n	800524e <_dtoa_r+0x706>
 800535c:	2300      	movs	r3, #0
 800535e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005360:	e779      	b.n	8005256 <_dtoa_r+0x70e>
 8005362:	d093      	beq.n	800528c <_dtoa_r+0x744>
 8005364:	9b04      	ldr	r3, [sp, #16]
 8005366:	321c      	adds	r2, #28
 8005368:	4413      	add	r3, r2
 800536a:	9304      	str	r3, [sp, #16]
 800536c:	9b06      	ldr	r3, [sp, #24]
 800536e:	4416      	add	r6, r2
 8005370:	4413      	add	r3, r2
 8005372:	e78a      	b.n	800528a <_dtoa_r+0x742>
 8005374:	4602      	mov	r2, r0
 8005376:	e7f5      	b.n	8005364 <_dtoa_r+0x81c>
 8005378:	f1ba 0f00 	cmp.w	sl, #0
 800537c:	f8cd 8014 	str.w	r8, [sp, #20]
 8005380:	46d3      	mov	fp, sl
 8005382:	dc21      	bgt.n	80053c8 <_dtoa_r+0x880>
 8005384:	9b07      	ldr	r3, [sp, #28]
 8005386:	2b02      	cmp	r3, #2
 8005388:	dd1e      	ble.n	80053c8 <_dtoa_r+0x880>
 800538a:	f1bb 0f00 	cmp.w	fp, #0
 800538e:	f47f addc 	bne.w	8004f4a <_dtoa_r+0x402>
 8005392:	4621      	mov	r1, r4
 8005394:	465b      	mov	r3, fp
 8005396:	2205      	movs	r2, #5
 8005398:	4648      	mov	r0, r9
 800539a:	f000 fa95 	bl	80058c8 <__multadd>
 800539e:	4601      	mov	r1, r0
 80053a0:	4604      	mov	r4, r0
 80053a2:	9801      	ldr	r0, [sp, #4]
 80053a4:	f000 fca0 	bl	8005ce8 <__mcmp>
 80053a8:	2800      	cmp	r0, #0
 80053aa:	f77f adce 	ble.w	8004f4a <_dtoa_r+0x402>
 80053ae:	463e      	mov	r6, r7
 80053b0:	2331      	movs	r3, #49	@ 0x31
 80053b2:	f806 3b01 	strb.w	r3, [r6], #1
 80053b6:	9b05      	ldr	r3, [sp, #20]
 80053b8:	3301      	adds	r3, #1
 80053ba:	9305      	str	r3, [sp, #20]
 80053bc:	e5c9      	b.n	8004f52 <_dtoa_r+0x40a>
 80053be:	f8cd 8014 	str.w	r8, [sp, #20]
 80053c2:	4654      	mov	r4, sl
 80053c4:	4625      	mov	r5, r4
 80053c6:	e7f2      	b.n	80053ae <_dtoa_r+0x866>
 80053c8:	9b08      	ldr	r3, [sp, #32]
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	f000 8102 	beq.w	80055d4 <_dtoa_r+0xa8c>
 80053d0:	2e00      	cmp	r6, #0
 80053d2:	dd05      	ble.n	80053e0 <_dtoa_r+0x898>
 80053d4:	4629      	mov	r1, r5
 80053d6:	4632      	mov	r2, r6
 80053d8:	4648      	mov	r0, r9
 80053da:	f000 fc19 	bl	8005c10 <__lshift>
 80053de:	4605      	mov	r5, r0
 80053e0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d058      	beq.n	8005498 <_dtoa_r+0x950>
 80053e6:	6869      	ldr	r1, [r5, #4]
 80053e8:	4648      	mov	r0, r9
 80053ea:	f000 fa0b 	bl	8005804 <_Balloc>
 80053ee:	4606      	mov	r6, r0
 80053f0:	b928      	cbnz	r0, 80053fe <_dtoa_r+0x8b6>
 80053f2:	4b82      	ldr	r3, [pc, #520]	@ (80055fc <_dtoa_r+0xab4>)
 80053f4:	4602      	mov	r2, r0
 80053f6:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80053fa:	f7ff bbbe 	b.w	8004b7a <_dtoa_r+0x32>
 80053fe:	692a      	ldr	r2, [r5, #16]
 8005400:	3202      	adds	r2, #2
 8005402:	0092      	lsls	r2, r2, #2
 8005404:	f105 010c 	add.w	r1, r5, #12
 8005408:	300c      	adds	r0, #12
 800540a:	f7ff fb04 	bl	8004a16 <memcpy>
 800540e:	2201      	movs	r2, #1
 8005410:	4631      	mov	r1, r6
 8005412:	4648      	mov	r0, r9
 8005414:	f000 fbfc 	bl	8005c10 <__lshift>
 8005418:	1c7b      	adds	r3, r7, #1
 800541a:	9304      	str	r3, [sp, #16]
 800541c:	eb07 030b 	add.w	r3, r7, fp
 8005420:	9309      	str	r3, [sp, #36]	@ 0x24
 8005422:	9b02      	ldr	r3, [sp, #8]
 8005424:	f003 0301 	and.w	r3, r3, #1
 8005428:	46a8      	mov	r8, r5
 800542a:	9308      	str	r3, [sp, #32]
 800542c:	4605      	mov	r5, r0
 800542e:	9b04      	ldr	r3, [sp, #16]
 8005430:	9801      	ldr	r0, [sp, #4]
 8005432:	4621      	mov	r1, r4
 8005434:	f103 3bff 	add.w	fp, r3, #4294967295
 8005438:	f7ff fafb 	bl	8004a32 <quorem>
 800543c:	4641      	mov	r1, r8
 800543e:	9002      	str	r0, [sp, #8]
 8005440:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 8005444:	9801      	ldr	r0, [sp, #4]
 8005446:	f000 fc4f 	bl	8005ce8 <__mcmp>
 800544a:	462a      	mov	r2, r5
 800544c:	9006      	str	r0, [sp, #24]
 800544e:	4621      	mov	r1, r4
 8005450:	4648      	mov	r0, r9
 8005452:	f000 fc65 	bl	8005d20 <__mdiff>
 8005456:	68c2      	ldr	r2, [r0, #12]
 8005458:	4606      	mov	r6, r0
 800545a:	b9fa      	cbnz	r2, 800549c <_dtoa_r+0x954>
 800545c:	4601      	mov	r1, r0
 800545e:	9801      	ldr	r0, [sp, #4]
 8005460:	f000 fc42 	bl	8005ce8 <__mcmp>
 8005464:	4602      	mov	r2, r0
 8005466:	4631      	mov	r1, r6
 8005468:	4648      	mov	r0, r9
 800546a:	920a      	str	r2, [sp, #40]	@ 0x28
 800546c:	f000 fa0a 	bl	8005884 <_Bfree>
 8005470:	9b07      	ldr	r3, [sp, #28]
 8005472:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005474:	9e04      	ldr	r6, [sp, #16]
 8005476:	ea42 0103 	orr.w	r1, r2, r3
 800547a:	9b08      	ldr	r3, [sp, #32]
 800547c:	4319      	orrs	r1, r3
 800547e:	d10f      	bne.n	80054a0 <_dtoa_r+0x958>
 8005480:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8005484:	d028      	beq.n	80054d8 <_dtoa_r+0x990>
 8005486:	9b06      	ldr	r3, [sp, #24]
 8005488:	2b00      	cmp	r3, #0
 800548a:	dd02      	ble.n	8005492 <_dtoa_r+0x94a>
 800548c:	9b02      	ldr	r3, [sp, #8]
 800548e:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 8005492:	f88b a000 	strb.w	sl, [fp]
 8005496:	e55e      	b.n	8004f56 <_dtoa_r+0x40e>
 8005498:	4628      	mov	r0, r5
 800549a:	e7bd      	b.n	8005418 <_dtoa_r+0x8d0>
 800549c:	2201      	movs	r2, #1
 800549e:	e7e2      	b.n	8005466 <_dtoa_r+0x91e>
 80054a0:	9b06      	ldr	r3, [sp, #24]
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	db04      	blt.n	80054b0 <_dtoa_r+0x968>
 80054a6:	9907      	ldr	r1, [sp, #28]
 80054a8:	430b      	orrs	r3, r1
 80054aa:	9908      	ldr	r1, [sp, #32]
 80054ac:	430b      	orrs	r3, r1
 80054ae:	d120      	bne.n	80054f2 <_dtoa_r+0x9aa>
 80054b0:	2a00      	cmp	r2, #0
 80054b2:	ddee      	ble.n	8005492 <_dtoa_r+0x94a>
 80054b4:	9901      	ldr	r1, [sp, #4]
 80054b6:	2201      	movs	r2, #1
 80054b8:	4648      	mov	r0, r9
 80054ba:	f000 fba9 	bl	8005c10 <__lshift>
 80054be:	4621      	mov	r1, r4
 80054c0:	9001      	str	r0, [sp, #4]
 80054c2:	f000 fc11 	bl	8005ce8 <__mcmp>
 80054c6:	2800      	cmp	r0, #0
 80054c8:	dc03      	bgt.n	80054d2 <_dtoa_r+0x98a>
 80054ca:	d1e2      	bne.n	8005492 <_dtoa_r+0x94a>
 80054cc:	f01a 0f01 	tst.w	sl, #1
 80054d0:	d0df      	beq.n	8005492 <_dtoa_r+0x94a>
 80054d2:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 80054d6:	d1d9      	bne.n	800548c <_dtoa_r+0x944>
 80054d8:	2339      	movs	r3, #57	@ 0x39
 80054da:	f88b 3000 	strb.w	r3, [fp]
 80054de:	4633      	mov	r3, r6
 80054e0:	461e      	mov	r6, r3
 80054e2:	3b01      	subs	r3, #1
 80054e4:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80054e8:	2a39      	cmp	r2, #57	@ 0x39
 80054ea:	d052      	beq.n	8005592 <_dtoa_r+0xa4a>
 80054ec:	3201      	adds	r2, #1
 80054ee:	701a      	strb	r2, [r3, #0]
 80054f0:	e531      	b.n	8004f56 <_dtoa_r+0x40e>
 80054f2:	2a00      	cmp	r2, #0
 80054f4:	dd07      	ble.n	8005506 <_dtoa_r+0x9be>
 80054f6:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 80054fa:	d0ed      	beq.n	80054d8 <_dtoa_r+0x990>
 80054fc:	f10a 0301 	add.w	r3, sl, #1
 8005500:	f88b 3000 	strb.w	r3, [fp]
 8005504:	e527      	b.n	8004f56 <_dtoa_r+0x40e>
 8005506:	9b04      	ldr	r3, [sp, #16]
 8005508:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800550a:	f803 ac01 	strb.w	sl, [r3, #-1]
 800550e:	4293      	cmp	r3, r2
 8005510:	d029      	beq.n	8005566 <_dtoa_r+0xa1e>
 8005512:	9901      	ldr	r1, [sp, #4]
 8005514:	2300      	movs	r3, #0
 8005516:	220a      	movs	r2, #10
 8005518:	4648      	mov	r0, r9
 800551a:	f000 f9d5 	bl	80058c8 <__multadd>
 800551e:	45a8      	cmp	r8, r5
 8005520:	9001      	str	r0, [sp, #4]
 8005522:	f04f 0300 	mov.w	r3, #0
 8005526:	f04f 020a 	mov.w	r2, #10
 800552a:	4641      	mov	r1, r8
 800552c:	4648      	mov	r0, r9
 800552e:	d107      	bne.n	8005540 <_dtoa_r+0x9f8>
 8005530:	f000 f9ca 	bl	80058c8 <__multadd>
 8005534:	4680      	mov	r8, r0
 8005536:	4605      	mov	r5, r0
 8005538:	9b04      	ldr	r3, [sp, #16]
 800553a:	3301      	adds	r3, #1
 800553c:	9304      	str	r3, [sp, #16]
 800553e:	e776      	b.n	800542e <_dtoa_r+0x8e6>
 8005540:	f000 f9c2 	bl	80058c8 <__multadd>
 8005544:	4629      	mov	r1, r5
 8005546:	4680      	mov	r8, r0
 8005548:	2300      	movs	r3, #0
 800554a:	220a      	movs	r2, #10
 800554c:	4648      	mov	r0, r9
 800554e:	f000 f9bb 	bl	80058c8 <__multadd>
 8005552:	4605      	mov	r5, r0
 8005554:	e7f0      	b.n	8005538 <_dtoa_r+0x9f0>
 8005556:	f1bb 0f00 	cmp.w	fp, #0
 800555a:	bfcc      	ite	gt
 800555c:	465e      	movgt	r6, fp
 800555e:	2601      	movle	r6, #1
 8005560:	443e      	add	r6, r7
 8005562:	f04f 0800 	mov.w	r8, #0
 8005566:	9901      	ldr	r1, [sp, #4]
 8005568:	2201      	movs	r2, #1
 800556a:	4648      	mov	r0, r9
 800556c:	f000 fb50 	bl	8005c10 <__lshift>
 8005570:	4621      	mov	r1, r4
 8005572:	9001      	str	r0, [sp, #4]
 8005574:	f000 fbb8 	bl	8005ce8 <__mcmp>
 8005578:	2800      	cmp	r0, #0
 800557a:	dcb0      	bgt.n	80054de <_dtoa_r+0x996>
 800557c:	d102      	bne.n	8005584 <_dtoa_r+0xa3c>
 800557e:	f01a 0f01 	tst.w	sl, #1
 8005582:	d1ac      	bne.n	80054de <_dtoa_r+0x996>
 8005584:	4633      	mov	r3, r6
 8005586:	461e      	mov	r6, r3
 8005588:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800558c:	2a30      	cmp	r2, #48	@ 0x30
 800558e:	d0fa      	beq.n	8005586 <_dtoa_r+0xa3e>
 8005590:	e4e1      	b.n	8004f56 <_dtoa_r+0x40e>
 8005592:	429f      	cmp	r7, r3
 8005594:	d1a4      	bne.n	80054e0 <_dtoa_r+0x998>
 8005596:	9b05      	ldr	r3, [sp, #20]
 8005598:	3301      	adds	r3, #1
 800559a:	9305      	str	r3, [sp, #20]
 800559c:	2331      	movs	r3, #49	@ 0x31
 800559e:	703b      	strb	r3, [r7, #0]
 80055a0:	e4d9      	b.n	8004f56 <_dtoa_r+0x40e>
 80055a2:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80055a4:	4f16      	ldr	r7, [pc, #88]	@ (8005600 <_dtoa_r+0xab8>)
 80055a6:	b11b      	cbz	r3, 80055b0 <_dtoa_r+0xa68>
 80055a8:	f107 0308 	add.w	r3, r7, #8
 80055ac:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 80055ae:	6013      	str	r3, [r2, #0]
 80055b0:	4638      	mov	r0, r7
 80055b2:	b011      	add	sp, #68	@ 0x44
 80055b4:	ecbd 8b02 	vpop	{d8}
 80055b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80055bc:	9b07      	ldr	r3, [sp, #28]
 80055be:	2b01      	cmp	r3, #1
 80055c0:	f77f ae2c 	ble.w	800521c <_dtoa_r+0x6d4>
 80055c4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80055c6:	930b      	str	r3, [sp, #44]	@ 0x2c
 80055c8:	2001      	movs	r0, #1
 80055ca:	e64c      	b.n	8005266 <_dtoa_r+0x71e>
 80055cc:	f1bb 0f00 	cmp.w	fp, #0
 80055d0:	f77f aed8 	ble.w	8005384 <_dtoa_r+0x83c>
 80055d4:	463e      	mov	r6, r7
 80055d6:	9801      	ldr	r0, [sp, #4]
 80055d8:	4621      	mov	r1, r4
 80055da:	f7ff fa2a 	bl	8004a32 <quorem>
 80055de:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 80055e2:	f806 ab01 	strb.w	sl, [r6], #1
 80055e6:	1bf2      	subs	r2, r6, r7
 80055e8:	4593      	cmp	fp, r2
 80055ea:	ddb4      	ble.n	8005556 <_dtoa_r+0xa0e>
 80055ec:	9901      	ldr	r1, [sp, #4]
 80055ee:	2300      	movs	r3, #0
 80055f0:	220a      	movs	r2, #10
 80055f2:	4648      	mov	r0, r9
 80055f4:	f000 f968 	bl	80058c8 <__multadd>
 80055f8:	9001      	str	r0, [sp, #4]
 80055fa:	e7ec      	b.n	80055d6 <_dtoa_r+0xa8e>
 80055fc:	08007b58 	.word	0x08007b58
 8005600:	08007adc 	.word	0x08007adc

08005604 <_free_r>:
 8005604:	b538      	push	{r3, r4, r5, lr}
 8005606:	4605      	mov	r5, r0
 8005608:	2900      	cmp	r1, #0
 800560a:	d041      	beq.n	8005690 <_free_r+0x8c>
 800560c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005610:	1f0c      	subs	r4, r1, #4
 8005612:	2b00      	cmp	r3, #0
 8005614:	bfb8      	it	lt
 8005616:	18e4      	addlt	r4, r4, r3
 8005618:	f000 f8e8 	bl	80057ec <__malloc_lock>
 800561c:	4a1d      	ldr	r2, [pc, #116]	@ (8005694 <_free_r+0x90>)
 800561e:	6813      	ldr	r3, [r2, #0]
 8005620:	b933      	cbnz	r3, 8005630 <_free_r+0x2c>
 8005622:	6063      	str	r3, [r4, #4]
 8005624:	6014      	str	r4, [r2, #0]
 8005626:	4628      	mov	r0, r5
 8005628:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800562c:	f000 b8e4 	b.w	80057f8 <__malloc_unlock>
 8005630:	42a3      	cmp	r3, r4
 8005632:	d908      	bls.n	8005646 <_free_r+0x42>
 8005634:	6820      	ldr	r0, [r4, #0]
 8005636:	1821      	adds	r1, r4, r0
 8005638:	428b      	cmp	r3, r1
 800563a:	bf01      	itttt	eq
 800563c:	6819      	ldreq	r1, [r3, #0]
 800563e:	685b      	ldreq	r3, [r3, #4]
 8005640:	1809      	addeq	r1, r1, r0
 8005642:	6021      	streq	r1, [r4, #0]
 8005644:	e7ed      	b.n	8005622 <_free_r+0x1e>
 8005646:	461a      	mov	r2, r3
 8005648:	685b      	ldr	r3, [r3, #4]
 800564a:	b10b      	cbz	r3, 8005650 <_free_r+0x4c>
 800564c:	42a3      	cmp	r3, r4
 800564e:	d9fa      	bls.n	8005646 <_free_r+0x42>
 8005650:	6811      	ldr	r1, [r2, #0]
 8005652:	1850      	adds	r0, r2, r1
 8005654:	42a0      	cmp	r0, r4
 8005656:	d10b      	bne.n	8005670 <_free_r+0x6c>
 8005658:	6820      	ldr	r0, [r4, #0]
 800565a:	4401      	add	r1, r0
 800565c:	1850      	adds	r0, r2, r1
 800565e:	4283      	cmp	r3, r0
 8005660:	6011      	str	r1, [r2, #0]
 8005662:	d1e0      	bne.n	8005626 <_free_r+0x22>
 8005664:	6818      	ldr	r0, [r3, #0]
 8005666:	685b      	ldr	r3, [r3, #4]
 8005668:	6053      	str	r3, [r2, #4]
 800566a:	4408      	add	r0, r1
 800566c:	6010      	str	r0, [r2, #0]
 800566e:	e7da      	b.n	8005626 <_free_r+0x22>
 8005670:	d902      	bls.n	8005678 <_free_r+0x74>
 8005672:	230c      	movs	r3, #12
 8005674:	602b      	str	r3, [r5, #0]
 8005676:	e7d6      	b.n	8005626 <_free_r+0x22>
 8005678:	6820      	ldr	r0, [r4, #0]
 800567a:	1821      	adds	r1, r4, r0
 800567c:	428b      	cmp	r3, r1
 800567e:	bf04      	itt	eq
 8005680:	6819      	ldreq	r1, [r3, #0]
 8005682:	685b      	ldreq	r3, [r3, #4]
 8005684:	6063      	str	r3, [r4, #4]
 8005686:	bf04      	itt	eq
 8005688:	1809      	addeq	r1, r1, r0
 800568a:	6021      	streq	r1, [r4, #0]
 800568c:	6054      	str	r4, [r2, #4]
 800568e:	e7ca      	b.n	8005626 <_free_r+0x22>
 8005690:	bd38      	pop	{r3, r4, r5, pc}
 8005692:	bf00      	nop
 8005694:	200014b8 	.word	0x200014b8

08005698 <malloc>:
 8005698:	4b02      	ldr	r3, [pc, #8]	@ (80056a4 <malloc+0xc>)
 800569a:	4601      	mov	r1, r0
 800569c:	6818      	ldr	r0, [r3, #0]
 800569e:	f000 b825 	b.w	80056ec <_malloc_r>
 80056a2:	bf00      	nop
 80056a4:	20000030 	.word	0x20000030

080056a8 <sbrk_aligned>:
 80056a8:	b570      	push	{r4, r5, r6, lr}
 80056aa:	4e0f      	ldr	r6, [pc, #60]	@ (80056e8 <sbrk_aligned+0x40>)
 80056ac:	460c      	mov	r4, r1
 80056ae:	6831      	ldr	r1, [r6, #0]
 80056b0:	4605      	mov	r5, r0
 80056b2:	b911      	cbnz	r1, 80056ba <sbrk_aligned+0x12>
 80056b4:	f001 f814 	bl	80066e0 <_sbrk_r>
 80056b8:	6030      	str	r0, [r6, #0]
 80056ba:	4621      	mov	r1, r4
 80056bc:	4628      	mov	r0, r5
 80056be:	f001 f80f 	bl	80066e0 <_sbrk_r>
 80056c2:	1c43      	adds	r3, r0, #1
 80056c4:	d103      	bne.n	80056ce <sbrk_aligned+0x26>
 80056c6:	f04f 34ff 	mov.w	r4, #4294967295
 80056ca:	4620      	mov	r0, r4
 80056cc:	bd70      	pop	{r4, r5, r6, pc}
 80056ce:	1cc4      	adds	r4, r0, #3
 80056d0:	f024 0403 	bic.w	r4, r4, #3
 80056d4:	42a0      	cmp	r0, r4
 80056d6:	d0f8      	beq.n	80056ca <sbrk_aligned+0x22>
 80056d8:	1a21      	subs	r1, r4, r0
 80056da:	4628      	mov	r0, r5
 80056dc:	f001 f800 	bl	80066e0 <_sbrk_r>
 80056e0:	3001      	adds	r0, #1
 80056e2:	d1f2      	bne.n	80056ca <sbrk_aligned+0x22>
 80056e4:	e7ef      	b.n	80056c6 <sbrk_aligned+0x1e>
 80056e6:	bf00      	nop
 80056e8:	200014b4 	.word	0x200014b4

080056ec <_malloc_r>:
 80056ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80056f0:	1ccd      	adds	r5, r1, #3
 80056f2:	f025 0503 	bic.w	r5, r5, #3
 80056f6:	3508      	adds	r5, #8
 80056f8:	2d0c      	cmp	r5, #12
 80056fa:	bf38      	it	cc
 80056fc:	250c      	movcc	r5, #12
 80056fe:	2d00      	cmp	r5, #0
 8005700:	4606      	mov	r6, r0
 8005702:	db01      	blt.n	8005708 <_malloc_r+0x1c>
 8005704:	42a9      	cmp	r1, r5
 8005706:	d904      	bls.n	8005712 <_malloc_r+0x26>
 8005708:	230c      	movs	r3, #12
 800570a:	6033      	str	r3, [r6, #0]
 800570c:	2000      	movs	r0, #0
 800570e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005712:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80057e8 <_malloc_r+0xfc>
 8005716:	f000 f869 	bl	80057ec <__malloc_lock>
 800571a:	f8d8 3000 	ldr.w	r3, [r8]
 800571e:	461c      	mov	r4, r3
 8005720:	bb44      	cbnz	r4, 8005774 <_malloc_r+0x88>
 8005722:	4629      	mov	r1, r5
 8005724:	4630      	mov	r0, r6
 8005726:	f7ff ffbf 	bl	80056a8 <sbrk_aligned>
 800572a:	1c43      	adds	r3, r0, #1
 800572c:	4604      	mov	r4, r0
 800572e:	d158      	bne.n	80057e2 <_malloc_r+0xf6>
 8005730:	f8d8 4000 	ldr.w	r4, [r8]
 8005734:	4627      	mov	r7, r4
 8005736:	2f00      	cmp	r7, #0
 8005738:	d143      	bne.n	80057c2 <_malloc_r+0xd6>
 800573a:	2c00      	cmp	r4, #0
 800573c:	d04b      	beq.n	80057d6 <_malloc_r+0xea>
 800573e:	6823      	ldr	r3, [r4, #0]
 8005740:	4639      	mov	r1, r7
 8005742:	4630      	mov	r0, r6
 8005744:	eb04 0903 	add.w	r9, r4, r3
 8005748:	f000 ffca 	bl	80066e0 <_sbrk_r>
 800574c:	4581      	cmp	r9, r0
 800574e:	d142      	bne.n	80057d6 <_malloc_r+0xea>
 8005750:	6821      	ldr	r1, [r4, #0]
 8005752:	1a6d      	subs	r5, r5, r1
 8005754:	4629      	mov	r1, r5
 8005756:	4630      	mov	r0, r6
 8005758:	f7ff ffa6 	bl	80056a8 <sbrk_aligned>
 800575c:	3001      	adds	r0, #1
 800575e:	d03a      	beq.n	80057d6 <_malloc_r+0xea>
 8005760:	6823      	ldr	r3, [r4, #0]
 8005762:	442b      	add	r3, r5
 8005764:	6023      	str	r3, [r4, #0]
 8005766:	f8d8 3000 	ldr.w	r3, [r8]
 800576a:	685a      	ldr	r2, [r3, #4]
 800576c:	bb62      	cbnz	r2, 80057c8 <_malloc_r+0xdc>
 800576e:	f8c8 7000 	str.w	r7, [r8]
 8005772:	e00f      	b.n	8005794 <_malloc_r+0xa8>
 8005774:	6822      	ldr	r2, [r4, #0]
 8005776:	1b52      	subs	r2, r2, r5
 8005778:	d420      	bmi.n	80057bc <_malloc_r+0xd0>
 800577a:	2a0b      	cmp	r2, #11
 800577c:	d917      	bls.n	80057ae <_malloc_r+0xc2>
 800577e:	1961      	adds	r1, r4, r5
 8005780:	42a3      	cmp	r3, r4
 8005782:	6025      	str	r5, [r4, #0]
 8005784:	bf18      	it	ne
 8005786:	6059      	strne	r1, [r3, #4]
 8005788:	6863      	ldr	r3, [r4, #4]
 800578a:	bf08      	it	eq
 800578c:	f8c8 1000 	streq.w	r1, [r8]
 8005790:	5162      	str	r2, [r4, r5]
 8005792:	604b      	str	r3, [r1, #4]
 8005794:	4630      	mov	r0, r6
 8005796:	f000 f82f 	bl	80057f8 <__malloc_unlock>
 800579a:	f104 000b 	add.w	r0, r4, #11
 800579e:	1d23      	adds	r3, r4, #4
 80057a0:	f020 0007 	bic.w	r0, r0, #7
 80057a4:	1ac2      	subs	r2, r0, r3
 80057a6:	bf1c      	itt	ne
 80057a8:	1a1b      	subne	r3, r3, r0
 80057aa:	50a3      	strne	r3, [r4, r2]
 80057ac:	e7af      	b.n	800570e <_malloc_r+0x22>
 80057ae:	6862      	ldr	r2, [r4, #4]
 80057b0:	42a3      	cmp	r3, r4
 80057b2:	bf0c      	ite	eq
 80057b4:	f8c8 2000 	streq.w	r2, [r8]
 80057b8:	605a      	strne	r2, [r3, #4]
 80057ba:	e7eb      	b.n	8005794 <_malloc_r+0xa8>
 80057bc:	4623      	mov	r3, r4
 80057be:	6864      	ldr	r4, [r4, #4]
 80057c0:	e7ae      	b.n	8005720 <_malloc_r+0x34>
 80057c2:	463c      	mov	r4, r7
 80057c4:	687f      	ldr	r7, [r7, #4]
 80057c6:	e7b6      	b.n	8005736 <_malloc_r+0x4a>
 80057c8:	461a      	mov	r2, r3
 80057ca:	685b      	ldr	r3, [r3, #4]
 80057cc:	42a3      	cmp	r3, r4
 80057ce:	d1fb      	bne.n	80057c8 <_malloc_r+0xdc>
 80057d0:	2300      	movs	r3, #0
 80057d2:	6053      	str	r3, [r2, #4]
 80057d4:	e7de      	b.n	8005794 <_malloc_r+0xa8>
 80057d6:	230c      	movs	r3, #12
 80057d8:	6033      	str	r3, [r6, #0]
 80057da:	4630      	mov	r0, r6
 80057dc:	f000 f80c 	bl	80057f8 <__malloc_unlock>
 80057e0:	e794      	b.n	800570c <_malloc_r+0x20>
 80057e2:	6005      	str	r5, [r0, #0]
 80057e4:	e7d6      	b.n	8005794 <_malloc_r+0xa8>
 80057e6:	bf00      	nop
 80057e8:	200014b8 	.word	0x200014b8

080057ec <__malloc_lock>:
 80057ec:	4801      	ldr	r0, [pc, #4]	@ (80057f4 <__malloc_lock+0x8>)
 80057ee:	f7ff b910 	b.w	8004a12 <__retarget_lock_acquire_recursive>
 80057f2:	bf00      	nop
 80057f4:	200014b0 	.word	0x200014b0

080057f8 <__malloc_unlock>:
 80057f8:	4801      	ldr	r0, [pc, #4]	@ (8005800 <__malloc_unlock+0x8>)
 80057fa:	f7ff b90b 	b.w	8004a14 <__retarget_lock_release_recursive>
 80057fe:	bf00      	nop
 8005800:	200014b0 	.word	0x200014b0

08005804 <_Balloc>:
 8005804:	b570      	push	{r4, r5, r6, lr}
 8005806:	69c6      	ldr	r6, [r0, #28]
 8005808:	4604      	mov	r4, r0
 800580a:	460d      	mov	r5, r1
 800580c:	b976      	cbnz	r6, 800582c <_Balloc+0x28>
 800580e:	2010      	movs	r0, #16
 8005810:	f7ff ff42 	bl	8005698 <malloc>
 8005814:	4602      	mov	r2, r0
 8005816:	61e0      	str	r0, [r4, #28]
 8005818:	b920      	cbnz	r0, 8005824 <_Balloc+0x20>
 800581a:	4b18      	ldr	r3, [pc, #96]	@ (800587c <_Balloc+0x78>)
 800581c:	4818      	ldr	r0, [pc, #96]	@ (8005880 <_Balloc+0x7c>)
 800581e:	216b      	movs	r1, #107	@ 0x6b
 8005820:	f000 ff6e 	bl	8006700 <__assert_func>
 8005824:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005828:	6006      	str	r6, [r0, #0]
 800582a:	60c6      	str	r6, [r0, #12]
 800582c:	69e6      	ldr	r6, [r4, #28]
 800582e:	68f3      	ldr	r3, [r6, #12]
 8005830:	b183      	cbz	r3, 8005854 <_Balloc+0x50>
 8005832:	69e3      	ldr	r3, [r4, #28]
 8005834:	68db      	ldr	r3, [r3, #12]
 8005836:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800583a:	b9b8      	cbnz	r0, 800586c <_Balloc+0x68>
 800583c:	2101      	movs	r1, #1
 800583e:	fa01 f605 	lsl.w	r6, r1, r5
 8005842:	1d72      	adds	r2, r6, #5
 8005844:	0092      	lsls	r2, r2, #2
 8005846:	4620      	mov	r0, r4
 8005848:	f000 ff78 	bl	800673c <_calloc_r>
 800584c:	b160      	cbz	r0, 8005868 <_Balloc+0x64>
 800584e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8005852:	e00e      	b.n	8005872 <_Balloc+0x6e>
 8005854:	2221      	movs	r2, #33	@ 0x21
 8005856:	2104      	movs	r1, #4
 8005858:	4620      	mov	r0, r4
 800585a:	f000 ff6f 	bl	800673c <_calloc_r>
 800585e:	69e3      	ldr	r3, [r4, #28]
 8005860:	60f0      	str	r0, [r6, #12]
 8005862:	68db      	ldr	r3, [r3, #12]
 8005864:	2b00      	cmp	r3, #0
 8005866:	d1e4      	bne.n	8005832 <_Balloc+0x2e>
 8005868:	2000      	movs	r0, #0
 800586a:	bd70      	pop	{r4, r5, r6, pc}
 800586c:	6802      	ldr	r2, [r0, #0]
 800586e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8005872:	2300      	movs	r3, #0
 8005874:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8005878:	e7f7      	b.n	800586a <_Balloc+0x66>
 800587a:	bf00      	nop
 800587c:	08007ae9 	.word	0x08007ae9
 8005880:	08007b69 	.word	0x08007b69

08005884 <_Bfree>:
 8005884:	b570      	push	{r4, r5, r6, lr}
 8005886:	69c6      	ldr	r6, [r0, #28]
 8005888:	4605      	mov	r5, r0
 800588a:	460c      	mov	r4, r1
 800588c:	b976      	cbnz	r6, 80058ac <_Bfree+0x28>
 800588e:	2010      	movs	r0, #16
 8005890:	f7ff ff02 	bl	8005698 <malloc>
 8005894:	4602      	mov	r2, r0
 8005896:	61e8      	str	r0, [r5, #28]
 8005898:	b920      	cbnz	r0, 80058a4 <_Bfree+0x20>
 800589a:	4b09      	ldr	r3, [pc, #36]	@ (80058c0 <_Bfree+0x3c>)
 800589c:	4809      	ldr	r0, [pc, #36]	@ (80058c4 <_Bfree+0x40>)
 800589e:	218f      	movs	r1, #143	@ 0x8f
 80058a0:	f000 ff2e 	bl	8006700 <__assert_func>
 80058a4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80058a8:	6006      	str	r6, [r0, #0]
 80058aa:	60c6      	str	r6, [r0, #12]
 80058ac:	b13c      	cbz	r4, 80058be <_Bfree+0x3a>
 80058ae:	69eb      	ldr	r3, [r5, #28]
 80058b0:	6862      	ldr	r2, [r4, #4]
 80058b2:	68db      	ldr	r3, [r3, #12]
 80058b4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80058b8:	6021      	str	r1, [r4, #0]
 80058ba:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80058be:	bd70      	pop	{r4, r5, r6, pc}
 80058c0:	08007ae9 	.word	0x08007ae9
 80058c4:	08007b69 	.word	0x08007b69

080058c8 <__multadd>:
 80058c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80058cc:	690d      	ldr	r5, [r1, #16]
 80058ce:	4607      	mov	r7, r0
 80058d0:	460c      	mov	r4, r1
 80058d2:	461e      	mov	r6, r3
 80058d4:	f101 0c14 	add.w	ip, r1, #20
 80058d8:	2000      	movs	r0, #0
 80058da:	f8dc 3000 	ldr.w	r3, [ip]
 80058de:	b299      	uxth	r1, r3
 80058e0:	fb02 6101 	mla	r1, r2, r1, r6
 80058e4:	0c1e      	lsrs	r6, r3, #16
 80058e6:	0c0b      	lsrs	r3, r1, #16
 80058e8:	fb02 3306 	mla	r3, r2, r6, r3
 80058ec:	b289      	uxth	r1, r1
 80058ee:	3001      	adds	r0, #1
 80058f0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80058f4:	4285      	cmp	r5, r0
 80058f6:	f84c 1b04 	str.w	r1, [ip], #4
 80058fa:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80058fe:	dcec      	bgt.n	80058da <__multadd+0x12>
 8005900:	b30e      	cbz	r6, 8005946 <__multadd+0x7e>
 8005902:	68a3      	ldr	r3, [r4, #8]
 8005904:	42ab      	cmp	r3, r5
 8005906:	dc19      	bgt.n	800593c <__multadd+0x74>
 8005908:	6861      	ldr	r1, [r4, #4]
 800590a:	4638      	mov	r0, r7
 800590c:	3101      	adds	r1, #1
 800590e:	f7ff ff79 	bl	8005804 <_Balloc>
 8005912:	4680      	mov	r8, r0
 8005914:	b928      	cbnz	r0, 8005922 <__multadd+0x5a>
 8005916:	4602      	mov	r2, r0
 8005918:	4b0c      	ldr	r3, [pc, #48]	@ (800594c <__multadd+0x84>)
 800591a:	480d      	ldr	r0, [pc, #52]	@ (8005950 <__multadd+0x88>)
 800591c:	21ba      	movs	r1, #186	@ 0xba
 800591e:	f000 feef 	bl	8006700 <__assert_func>
 8005922:	6922      	ldr	r2, [r4, #16]
 8005924:	3202      	adds	r2, #2
 8005926:	f104 010c 	add.w	r1, r4, #12
 800592a:	0092      	lsls	r2, r2, #2
 800592c:	300c      	adds	r0, #12
 800592e:	f7ff f872 	bl	8004a16 <memcpy>
 8005932:	4621      	mov	r1, r4
 8005934:	4638      	mov	r0, r7
 8005936:	f7ff ffa5 	bl	8005884 <_Bfree>
 800593a:	4644      	mov	r4, r8
 800593c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8005940:	3501      	adds	r5, #1
 8005942:	615e      	str	r6, [r3, #20]
 8005944:	6125      	str	r5, [r4, #16]
 8005946:	4620      	mov	r0, r4
 8005948:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800594c:	08007b58 	.word	0x08007b58
 8005950:	08007b69 	.word	0x08007b69

08005954 <__hi0bits>:
 8005954:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8005958:	4603      	mov	r3, r0
 800595a:	bf36      	itet	cc
 800595c:	0403      	lslcc	r3, r0, #16
 800595e:	2000      	movcs	r0, #0
 8005960:	2010      	movcc	r0, #16
 8005962:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005966:	bf3c      	itt	cc
 8005968:	021b      	lslcc	r3, r3, #8
 800596a:	3008      	addcc	r0, #8
 800596c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005970:	bf3c      	itt	cc
 8005972:	011b      	lslcc	r3, r3, #4
 8005974:	3004      	addcc	r0, #4
 8005976:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800597a:	bf3c      	itt	cc
 800597c:	009b      	lslcc	r3, r3, #2
 800597e:	3002      	addcc	r0, #2
 8005980:	2b00      	cmp	r3, #0
 8005982:	db05      	blt.n	8005990 <__hi0bits+0x3c>
 8005984:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8005988:	f100 0001 	add.w	r0, r0, #1
 800598c:	bf08      	it	eq
 800598e:	2020      	moveq	r0, #32
 8005990:	4770      	bx	lr

08005992 <__lo0bits>:
 8005992:	6803      	ldr	r3, [r0, #0]
 8005994:	4602      	mov	r2, r0
 8005996:	f013 0007 	ands.w	r0, r3, #7
 800599a:	d00b      	beq.n	80059b4 <__lo0bits+0x22>
 800599c:	07d9      	lsls	r1, r3, #31
 800599e:	d421      	bmi.n	80059e4 <__lo0bits+0x52>
 80059a0:	0798      	lsls	r0, r3, #30
 80059a2:	bf49      	itett	mi
 80059a4:	085b      	lsrmi	r3, r3, #1
 80059a6:	089b      	lsrpl	r3, r3, #2
 80059a8:	2001      	movmi	r0, #1
 80059aa:	6013      	strmi	r3, [r2, #0]
 80059ac:	bf5c      	itt	pl
 80059ae:	6013      	strpl	r3, [r2, #0]
 80059b0:	2002      	movpl	r0, #2
 80059b2:	4770      	bx	lr
 80059b4:	b299      	uxth	r1, r3
 80059b6:	b909      	cbnz	r1, 80059bc <__lo0bits+0x2a>
 80059b8:	0c1b      	lsrs	r3, r3, #16
 80059ba:	2010      	movs	r0, #16
 80059bc:	b2d9      	uxtb	r1, r3
 80059be:	b909      	cbnz	r1, 80059c4 <__lo0bits+0x32>
 80059c0:	3008      	adds	r0, #8
 80059c2:	0a1b      	lsrs	r3, r3, #8
 80059c4:	0719      	lsls	r1, r3, #28
 80059c6:	bf04      	itt	eq
 80059c8:	091b      	lsreq	r3, r3, #4
 80059ca:	3004      	addeq	r0, #4
 80059cc:	0799      	lsls	r1, r3, #30
 80059ce:	bf04      	itt	eq
 80059d0:	089b      	lsreq	r3, r3, #2
 80059d2:	3002      	addeq	r0, #2
 80059d4:	07d9      	lsls	r1, r3, #31
 80059d6:	d403      	bmi.n	80059e0 <__lo0bits+0x4e>
 80059d8:	085b      	lsrs	r3, r3, #1
 80059da:	f100 0001 	add.w	r0, r0, #1
 80059de:	d003      	beq.n	80059e8 <__lo0bits+0x56>
 80059e0:	6013      	str	r3, [r2, #0]
 80059e2:	4770      	bx	lr
 80059e4:	2000      	movs	r0, #0
 80059e6:	4770      	bx	lr
 80059e8:	2020      	movs	r0, #32
 80059ea:	4770      	bx	lr

080059ec <__i2b>:
 80059ec:	b510      	push	{r4, lr}
 80059ee:	460c      	mov	r4, r1
 80059f0:	2101      	movs	r1, #1
 80059f2:	f7ff ff07 	bl	8005804 <_Balloc>
 80059f6:	4602      	mov	r2, r0
 80059f8:	b928      	cbnz	r0, 8005a06 <__i2b+0x1a>
 80059fa:	4b05      	ldr	r3, [pc, #20]	@ (8005a10 <__i2b+0x24>)
 80059fc:	4805      	ldr	r0, [pc, #20]	@ (8005a14 <__i2b+0x28>)
 80059fe:	f240 1145 	movw	r1, #325	@ 0x145
 8005a02:	f000 fe7d 	bl	8006700 <__assert_func>
 8005a06:	2301      	movs	r3, #1
 8005a08:	6144      	str	r4, [r0, #20]
 8005a0a:	6103      	str	r3, [r0, #16]
 8005a0c:	bd10      	pop	{r4, pc}
 8005a0e:	bf00      	nop
 8005a10:	08007b58 	.word	0x08007b58
 8005a14:	08007b69 	.word	0x08007b69

08005a18 <__multiply>:
 8005a18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a1c:	4617      	mov	r7, r2
 8005a1e:	690a      	ldr	r2, [r1, #16]
 8005a20:	693b      	ldr	r3, [r7, #16]
 8005a22:	429a      	cmp	r2, r3
 8005a24:	bfa8      	it	ge
 8005a26:	463b      	movge	r3, r7
 8005a28:	4689      	mov	r9, r1
 8005a2a:	bfa4      	itt	ge
 8005a2c:	460f      	movge	r7, r1
 8005a2e:	4699      	movge	r9, r3
 8005a30:	693d      	ldr	r5, [r7, #16]
 8005a32:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8005a36:	68bb      	ldr	r3, [r7, #8]
 8005a38:	6879      	ldr	r1, [r7, #4]
 8005a3a:	eb05 060a 	add.w	r6, r5, sl
 8005a3e:	42b3      	cmp	r3, r6
 8005a40:	b085      	sub	sp, #20
 8005a42:	bfb8      	it	lt
 8005a44:	3101      	addlt	r1, #1
 8005a46:	f7ff fedd 	bl	8005804 <_Balloc>
 8005a4a:	b930      	cbnz	r0, 8005a5a <__multiply+0x42>
 8005a4c:	4602      	mov	r2, r0
 8005a4e:	4b41      	ldr	r3, [pc, #260]	@ (8005b54 <__multiply+0x13c>)
 8005a50:	4841      	ldr	r0, [pc, #260]	@ (8005b58 <__multiply+0x140>)
 8005a52:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8005a56:	f000 fe53 	bl	8006700 <__assert_func>
 8005a5a:	f100 0414 	add.w	r4, r0, #20
 8005a5e:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8005a62:	4623      	mov	r3, r4
 8005a64:	2200      	movs	r2, #0
 8005a66:	4573      	cmp	r3, lr
 8005a68:	d320      	bcc.n	8005aac <__multiply+0x94>
 8005a6a:	f107 0814 	add.w	r8, r7, #20
 8005a6e:	f109 0114 	add.w	r1, r9, #20
 8005a72:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8005a76:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8005a7a:	9302      	str	r3, [sp, #8]
 8005a7c:	1beb      	subs	r3, r5, r7
 8005a7e:	3b15      	subs	r3, #21
 8005a80:	f023 0303 	bic.w	r3, r3, #3
 8005a84:	3304      	adds	r3, #4
 8005a86:	3715      	adds	r7, #21
 8005a88:	42bd      	cmp	r5, r7
 8005a8a:	bf38      	it	cc
 8005a8c:	2304      	movcc	r3, #4
 8005a8e:	9301      	str	r3, [sp, #4]
 8005a90:	9b02      	ldr	r3, [sp, #8]
 8005a92:	9103      	str	r1, [sp, #12]
 8005a94:	428b      	cmp	r3, r1
 8005a96:	d80c      	bhi.n	8005ab2 <__multiply+0x9a>
 8005a98:	2e00      	cmp	r6, #0
 8005a9a:	dd03      	ble.n	8005aa4 <__multiply+0x8c>
 8005a9c:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8005aa0:	2b00      	cmp	r3, #0
 8005aa2:	d055      	beq.n	8005b50 <__multiply+0x138>
 8005aa4:	6106      	str	r6, [r0, #16]
 8005aa6:	b005      	add	sp, #20
 8005aa8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005aac:	f843 2b04 	str.w	r2, [r3], #4
 8005ab0:	e7d9      	b.n	8005a66 <__multiply+0x4e>
 8005ab2:	f8b1 a000 	ldrh.w	sl, [r1]
 8005ab6:	f1ba 0f00 	cmp.w	sl, #0
 8005aba:	d01f      	beq.n	8005afc <__multiply+0xe4>
 8005abc:	46c4      	mov	ip, r8
 8005abe:	46a1      	mov	r9, r4
 8005ac0:	2700      	movs	r7, #0
 8005ac2:	f85c 2b04 	ldr.w	r2, [ip], #4
 8005ac6:	f8d9 3000 	ldr.w	r3, [r9]
 8005aca:	fa1f fb82 	uxth.w	fp, r2
 8005ace:	b29b      	uxth	r3, r3
 8005ad0:	fb0a 330b 	mla	r3, sl, fp, r3
 8005ad4:	443b      	add	r3, r7
 8005ad6:	f8d9 7000 	ldr.w	r7, [r9]
 8005ada:	0c12      	lsrs	r2, r2, #16
 8005adc:	0c3f      	lsrs	r7, r7, #16
 8005ade:	fb0a 7202 	mla	r2, sl, r2, r7
 8005ae2:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8005ae6:	b29b      	uxth	r3, r3
 8005ae8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005aec:	4565      	cmp	r5, ip
 8005aee:	f849 3b04 	str.w	r3, [r9], #4
 8005af2:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8005af6:	d8e4      	bhi.n	8005ac2 <__multiply+0xaa>
 8005af8:	9b01      	ldr	r3, [sp, #4]
 8005afa:	50e7      	str	r7, [r4, r3]
 8005afc:	9b03      	ldr	r3, [sp, #12]
 8005afe:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8005b02:	3104      	adds	r1, #4
 8005b04:	f1b9 0f00 	cmp.w	r9, #0
 8005b08:	d020      	beq.n	8005b4c <__multiply+0x134>
 8005b0a:	6823      	ldr	r3, [r4, #0]
 8005b0c:	4647      	mov	r7, r8
 8005b0e:	46a4      	mov	ip, r4
 8005b10:	f04f 0a00 	mov.w	sl, #0
 8005b14:	f8b7 b000 	ldrh.w	fp, [r7]
 8005b18:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8005b1c:	fb09 220b 	mla	r2, r9, fp, r2
 8005b20:	4452      	add	r2, sl
 8005b22:	b29b      	uxth	r3, r3
 8005b24:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005b28:	f84c 3b04 	str.w	r3, [ip], #4
 8005b2c:	f857 3b04 	ldr.w	r3, [r7], #4
 8005b30:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005b34:	f8bc 3000 	ldrh.w	r3, [ip]
 8005b38:	fb09 330a 	mla	r3, r9, sl, r3
 8005b3c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8005b40:	42bd      	cmp	r5, r7
 8005b42:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005b46:	d8e5      	bhi.n	8005b14 <__multiply+0xfc>
 8005b48:	9a01      	ldr	r2, [sp, #4]
 8005b4a:	50a3      	str	r3, [r4, r2]
 8005b4c:	3404      	adds	r4, #4
 8005b4e:	e79f      	b.n	8005a90 <__multiply+0x78>
 8005b50:	3e01      	subs	r6, #1
 8005b52:	e7a1      	b.n	8005a98 <__multiply+0x80>
 8005b54:	08007b58 	.word	0x08007b58
 8005b58:	08007b69 	.word	0x08007b69

08005b5c <__pow5mult>:
 8005b5c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005b60:	4615      	mov	r5, r2
 8005b62:	f012 0203 	ands.w	r2, r2, #3
 8005b66:	4607      	mov	r7, r0
 8005b68:	460e      	mov	r6, r1
 8005b6a:	d007      	beq.n	8005b7c <__pow5mult+0x20>
 8005b6c:	4c25      	ldr	r4, [pc, #148]	@ (8005c04 <__pow5mult+0xa8>)
 8005b6e:	3a01      	subs	r2, #1
 8005b70:	2300      	movs	r3, #0
 8005b72:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8005b76:	f7ff fea7 	bl	80058c8 <__multadd>
 8005b7a:	4606      	mov	r6, r0
 8005b7c:	10ad      	asrs	r5, r5, #2
 8005b7e:	d03d      	beq.n	8005bfc <__pow5mult+0xa0>
 8005b80:	69fc      	ldr	r4, [r7, #28]
 8005b82:	b97c      	cbnz	r4, 8005ba4 <__pow5mult+0x48>
 8005b84:	2010      	movs	r0, #16
 8005b86:	f7ff fd87 	bl	8005698 <malloc>
 8005b8a:	4602      	mov	r2, r0
 8005b8c:	61f8      	str	r0, [r7, #28]
 8005b8e:	b928      	cbnz	r0, 8005b9c <__pow5mult+0x40>
 8005b90:	4b1d      	ldr	r3, [pc, #116]	@ (8005c08 <__pow5mult+0xac>)
 8005b92:	481e      	ldr	r0, [pc, #120]	@ (8005c0c <__pow5mult+0xb0>)
 8005b94:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8005b98:	f000 fdb2 	bl	8006700 <__assert_func>
 8005b9c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005ba0:	6004      	str	r4, [r0, #0]
 8005ba2:	60c4      	str	r4, [r0, #12]
 8005ba4:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8005ba8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005bac:	b94c      	cbnz	r4, 8005bc2 <__pow5mult+0x66>
 8005bae:	f240 2171 	movw	r1, #625	@ 0x271
 8005bb2:	4638      	mov	r0, r7
 8005bb4:	f7ff ff1a 	bl	80059ec <__i2b>
 8005bb8:	2300      	movs	r3, #0
 8005bba:	f8c8 0008 	str.w	r0, [r8, #8]
 8005bbe:	4604      	mov	r4, r0
 8005bc0:	6003      	str	r3, [r0, #0]
 8005bc2:	f04f 0900 	mov.w	r9, #0
 8005bc6:	07eb      	lsls	r3, r5, #31
 8005bc8:	d50a      	bpl.n	8005be0 <__pow5mult+0x84>
 8005bca:	4631      	mov	r1, r6
 8005bcc:	4622      	mov	r2, r4
 8005bce:	4638      	mov	r0, r7
 8005bd0:	f7ff ff22 	bl	8005a18 <__multiply>
 8005bd4:	4631      	mov	r1, r6
 8005bd6:	4680      	mov	r8, r0
 8005bd8:	4638      	mov	r0, r7
 8005bda:	f7ff fe53 	bl	8005884 <_Bfree>
 8005bde:	4646      	mov	r6, r8
 8005be0:	106d      	asrs	r5, r5, #1
 8005be2:	d00b      	beq.n	8005bfc <__pow5mult+0xa0>
 8005be4:	6820      	ldr	r0, [r4, #0]
 8005be6:	b938      	cbnz	r0, 8005bf8 <__pow5mult+0x9c>
 8005be8:	4622      	mov	r2, r4
 8005bea:	4621      	mov	r1, r4
 8005bec:	4638      	mov	r0, r7
 8005bee:	f7ff ff13 	bl	8005a18 <__multiply>
 8005bf2:	6020      	str	r0, [r4, #0]
 8005bf4:	f8c0 9000 	str.w	r9, [r0]
 8005bf8:	4604      	mov	r4, r0
 8005bfa:	e7e4      	b.n	8005bc6 <__pow5mult+0x6a>
 8005bfc:	4630      	mov	r0, r6
 8005bfe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005c02:	bf00      	nop
 8005c04:	08007c1c 	.word	0x08007c1c
 8005c08:	08007ae9 	.word	0x08007ae9
 8005c0c:	08007b69 	.word	0x08007b69

08005c10 <__lshift>:
 8005c10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005c14:	460c      	mov	r4, r1
 8005c16:	6849      	ldr	r1, [r1, #4]
 8005c18:	6923      	ldr	r3, [r4, #16]
 8005c1a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8005c1e:	68a3      	ldr	r3, [r4, #8]
 8005c20:	4607      	mov	r7, r0
 8005c22:	4691      	mov	r9, r2
 8005c24:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8005c28:	f108 0601 	add.w	r6, r8, #1
 8005c2c:	42b3      	cmp	r3, r6
 8005c2e:	db0b      	blt.n	8005c48 <__lshift+0x38>
 8005c30:	4638      	mov	r0, r7
 8005c32:	f7ff fde7 	bl	8005804 <_Balloc>
 8005c36:	4605      	mov	r5, r0
 8005c38:	b948      	cbnz	r0, 8005c4e <__lshift+0x3e>
 8005c3a:	4602      	mov	r2, r0
 8005c3c:	4b28      	ldr	r3, [pc, #160]	@ (8005ce0 <__lshift+0xd0>)
 8005c3e:	4829      	ldr	r0, [pc, #164]	@ (8005ce4 <__lshift+0xd4>)
 8005c40:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8005c44:	f000 fd5c 	bl	8006700 <__assert_func>
 8005c48:	3101      	adds	r1, #1
 8005c4a:	005b      	lsls	r3, r3, #1
 8005c4c:	e7ee      	b.n	8005c2c <__lshift+0x1c>
 8005c4e:	2300      	movs	r3, #0
 8005c50:	f100 0114 	add.w	r1, r0, #20
 8005c54:	f100 0210 	add.w	r2, r0, #16
 8005c58:	4618      	mov	r0, r3
 8005c5a:	4553      	cmp	r3, sl
 8005c5c:	db33      	blt.n	8005cc6 <__lshift+0xb6>
 8005c5e:	6920      	ldr	r0, [r4, #16]
 8005c60:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8005c64:	f104 0314 	add.w	r3, r4, #20
 8005c68:	f019 091f 	ands.w	r9, r9, #31
 8005c6c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8005c70:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8005c74:	d02b      	beq.n	8005cce <__lshift+0xbe>
 8005c76:	f1c9 0e20 	rsb	lr, r9, #32
 8005c7a:	468a      	mov	sl, r1
 8005c7c:	2200      	movs	r2, #0
 8005c7e:	6818      	ldr	r0, [r3, #0]
 8005c80:	fa00 f009 	lsl.w	r0, r0, r9
 8005c84:	4310      	orrs	r0, r2
 8005c86:	f84a 0b04 	str.w	r0, [sl], #4
 8005c8a:	f853 2b04 	ldr.w	r2, [r3], #4
 8005c8e:	459c      	cmp	ip, r3
 8005c90:	fa22 f20e 	lsr.w	r2, r2, lr
 8005c94:	d8f3      	bhi.n	8005c7e <__lshift+0x6e>
 8005c96:	ebac 0304 	sub.w	r3, ip, r4
 8005c9a:	3b15      	subs	r3, #21
 8005c9c:	f023 0303 	bic.w	r3, r3, #3
 8005ca0:	3304      	adds	r3, #4
 8005ca2:	f104 0015 	add.w	r0, r4, #21
 8005ca6:	4560      	cmp	r0, ip
 8005ca8:	bf88      	it	hi
 8005caa:	2304      	movhi	r3, #4
 8005cac:	50ca      	str	r2, [r1, r3]
 8005cae:	b10a      	cbz	r2, 8005cb4 <__lshift+0xa4>
 8005cb0:	f108 0602 	add.w	r6, r8, #2
 8005cb4:	3e01      	subs	r6, #1
 8005cb6:	4638      	mov	r0, r7
 8005cb8:	612e      	str	r6, [r5, #16]
 8005cba:	4621      	mov	r1, r4
 8005cbc:	f7ff fde2 	bl	8005884 <_Bfree>
 8005cc0:	4628      	mov	r0, r5
 8005cc2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005cc6:	f842 0f04 	str.w	r0, [r2, #4]!
 8005cca:	3301      	adds	r3, #1
 8005ccc:	e7c5      	b.n	8005c5a <__lshift+0x4a>
 8005cce:	3904      	subs	r1, #4
 8005cd0:	f853 2b04 	ldr.w	r2, [r3], #4
 8005cd4:	f841 2f04 	str.w	r2, [r1, #4]!
 8005cd8:	459c      	cmp	ip, r3
 8005cda:	d8f9      	bhi.n	8005cd0 <__lshift+0xc0>
 8005cdc:	e7ea      	b.n	8005cb4 <__lshift+0xa4>
 8005cde:	bf00      	nop
 8005ce0:	08007b58 	.word	0x08007b58
 8005ce4:	08007b69 	.word	0x08007b69

08005ce8 <__mcmp>:
 8005ce8:	690a      	ldr	r2, [r1, #16]
 8005cea:	4603      	mov	r3, r0
 8005cec:	6900      	ldr	r0, [r0, #16]
 8005cee:	1a80      	subs	r0, r0, r2
 8005cf0:	b530      	push	{r4, r5, lr}
 8005cf2:	d10e      	bne.n	8005d12 <__mcmp+0x2a>
 8005cf4:	3314      	adds	r3, #20
 8005cf6:	3114      	adds	r1, #20
 8005cf8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8005cfc:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8005d00:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8005d04:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8005d08:	4295      	cmp	r5, r2
 8005d0a:	d003      	beq.n	8005d14 <__mcmp+0x2c>
 8005d0c:	d205      	bcs.n	8005d1a <__mcmp+0x32>
 8005d0e:	f04f 30ff 	mov.w	r0, #4294967295
 8005d12:	bd30      	pop	{r4, r5, pc}
 8005d14:	42a3      	cmp	r3, r4
 8005d16:	d3f3      	bcc.n	8005d00 <__mcmp+0x18>
 8005d18:	e7fb      	b.n	8005d12 <__mcmp+0x2a>
 8005d1a:	2001      	movs	r0, #1
 8005d1c:	e7f9      	b.n	8005d12 <__mcmp+0x2a>
	...

08005d20 <__mdiff>:
 8005d20:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d24:	4689      	mov	r9, r1
 8005d26:	4606      	mov	r6, r0
 8005d28:	4611      	mov	r1, r2
 8005d2a:	4648      	mov	r0, r9
 8005d2c:	4614      	mov	r4, r2
 8005d2e:	f7ff ffdb 	bl	8005ce8 <__mcmp>
 8005d32:	1e05      	subs	r5, r0, #0
 8005d34:	d112      	bne.n	8005d5c <__mdiff+0x3c>
 8005d36:	4629      	mov	r1, r5
 8005d38:	4630      	mov	r0, r6
 8005d3a:	f7ff fd63 	bl	8005804 <_Balloc>
 8005d3e:	4602      	mov	r2, r0
 8005d40:	b928      	cbnz	r0, 8005d4e <__mdiff+0x2e>
 8005d42:	4b3f      	ldr	r3, [pc, #252]	@ (8005e40 <__mdiff+0x120>)
 8005d44:	f240 2137 	movw	r1, #567	@ 0x237
 8005d48:	483e      	ldr	r0, [pc, #248]	@ (8005e44 <__mdiff+0x124>)
 8005d4a:	f000 fcd9 	bl	8006700 <__assert_func>
 8005d4e:	2301      	movs	r3, #1
 8005d50:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8005d54:	4610      	mov	r0, r2
 8005d56:	b003      	add	sp, #12
 8005d58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005d5c:	bfbc      	itt	lt
 8005d5e:	464b      	movlt	r3, r9
 8005d60:	46a1      	movlt	r9, r4
 8005d62:	4630      	mov	r0, r6
 8005d64:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8005d68:	bfba      	itte	lt
 8005d6a:	461c      	movlt	r4, r3
 8005d6c:	2501      	movlt	r5, #1
 8005d6e:	2500      	movge	r5, #0
 8005d70:	f7ff fd48 	bl	8005804 <_Balloc>
 8005d74:	4602      	mov	r2, r0
 8005d76:	b918      	cbnz	r0, 8005d80 <__mdiff+0x60>
 8005d78:	4b31      	ldr	r3, [pc, #196]	@ (8005e40 <__mdiff+0x120>)
 8005d7a:	f240 2145 	movw	r1, #581	@ 0x245
 8005d7e:	e7e3      	b.n	8005d48 <__mdiff+0x28>
 8005d80:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8005d84:	6926      	ldr	r6, [r4, #16]
 8005d86:	60c5      	str	r5, [r0, #12]
 8005d88:	f109 0310 	add.w	r3, r9, #16
 8005d8c:	f109 0514 	add.w	r5, r9, #20
 8005d90:	f104 0e14 	add.w	lr, r4, #20
 8005d94:	f100 0b14 	add.w	fp, r0, #20
 8005d98:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8005d9c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8005da0:	9301      	str	r3, [sp, #4]
 8005da2:	46d9      	mov	r9, fp
 8005da4:	f04f 0c00 	mov.w	ip, #0
 8005da8:	9b01      	ldr	r3, [sp, #4]
 8005daa:	f85e 0b04 	ldr.w	r0, [lr], #4
 8005dae:	f853 af04 	ldr.w	sl, [r3, #4]!
 8005db2:	9301      	str	r3, [sp, #4]
 8005db4:	fa1f f38a 	uxth.w	r3, sl
 8005db8:	4619      	mov	r1, r3
 8005dba:	b283      	uxth	r3, r0
 8005dbc:	1acb      	subs	r3, r1, r3
 8005dbe:	0c00      	lsrs	r0, r0, #16
 8005dc0:	4463      	add	r3, ip
 8005dc2:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8005dc6:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8005dca:	b29b      	uxth	r3, r3
 8005dcc:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8005dd0:	4576      	cmp	r6, lr
 8005dd2:	f849 3b04 	str.w	r3, [r9], #4
 8005dd6:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8005dda:	d8e5      	bhi.n	8005da8 <__mdiff+0x88>
 8005ddc:	1b33      	subs	r3, r6, r4
 8005dde:	3b15      	subs	r3, #21
 8005de0:	f023 0303 	bic.w	r3, r3, #3
 8005de4:	3415      	adds	r4, #21
 8005de6:	3304      	adds	r3, #4
 8005de8:	42a6      	cmp	r6, r4
 8005dea:	bf38      	it	cc
 8005dec:	2304      	movcc	r3, #4
 8005dee:	441d      	add	r5, r3
 8005df0:	445b      	add	r3, fp
 8005df2:	461e      	mov	r6, r3
 8005df4:	462c      	mov	r4, r5
 8005df6:	4544      	cmp	r4, r8
 8005df8:	d30e      	bcc.n	8005e18 <__mdiff+0xf8>
 8005dfa:	f108 0103 	add.w	r1, r8, #3
 8005dfe:	1b49      	subs	r1, r1, r5
 8005e00:	f021 0103 	bic.w	r1, r1, #3
 8005e04:	3d03      	subs	r5, #3
 8005e06:	45a8      	cmp	r8, r5
 8005e08:	bf38      	it	cc
 8005e0a:	2100      	movcc	r1, #0
 8005e0c:	440b      	add	r3, r1
 8005e0e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8005e12:	b191      	cbz	r1, 8005e3a <__mdiff+0x11a>
 8005e14:	6117      	str	r7, [r2, #16]
 8005e16:	e79d      	b.n	8005d54 <__mdiff+0x34>
 8005e18:	f854 1b04 	ldr.w	r1, [r4], #4
 8005e1c:	46e6      	mov	lr, ip
 8005e1e:	0c08      	lsrs	r0, r1, #16
 8005e20:	fa1c fc81 	uxtah	ip, ip, r1
 8005e24:	4471      	add	r1, lr
 8005e26:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8005e2a:	b289      	uxth	r1, r1
 8005e2c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8005e30:	f846 1b04 	str.w	r1, [r6], #4
 8005e34:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8005e38:	e7dd      	b.n	8005df6 <__mdiff+0xd6>
 8005e3a:	3f01      	subs	r7, #1
 8005e3c:	e7e7      	b.n	8005e0e <__mdiff+0xee>
 8005e3e:	bf00      	nop
 8005e40:	08007b58 	.word	0x08007b58
 8005e44:	08007b69 	.word	0x08007b69

08005e48 <__d2b>:
 8005e48:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8005e4c:	460f      	mov	r7, r1
 8005e4e:	2101      	movs	r1, #1
 8005e50:	ec59 8b10 	vmov	r8, r9, d0
 8005e54:	4616      	mov	r6, r2
 8005e56:	f7ff fcd5 	bl	8005804 <_Balloc>
 8005e5a:	4604      	mov	r4, r0
 8005e5c:	b930      	cbnz	r0, 8005e6c <__d2b+0x24>
 8005e5e:	4602      	mov	r2, r0
 8005e60:	4b23      	ldr	r3, [pc, #140]	@ (8005ef0 <__d2b+0xa8>)
 8005e62:	4824      	ldr	r0, [pc, #144]	@ (8005ef4 <__d2b+0xac>)
 8005e64:	f240 310f 	movw	r1, #783	@ 0x30f
 8005e68:	f000 fc4a 	bl	8006700 <__assert_func>
 8005e6c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8005e70:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005e74:	b10d      	cbz	r5, 8005e7a <__d2b+0x32>
 8005e76:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005e7a:	9301      	str	r3, [sp, #4]
 8005e7c:	f1b8 0300 	subs.w	r3, r8, #0
 8005e80:	d023      	beq.n	8005eca <__d2b+0x82>
 8005e82:	4668      	mov	r0, sp
 8005e84:	9300      	str	r3, [sp, #0]
 8005e86:	f7ff fd84 	bl	8005992 <__lo0bits>
 8005e8a:	e9dd 1200 	ldrd	r1, r2, [sp]
 8005e8e:	b1d0      	cbz	r0, 8005ec6 <__d2b+0x7e>
 8005e90:	f1c0 0320 	rsb	r3, r0, #32
 8005e94:	fa02 f303 	lsl.w	r3, r2, r3
 8005e98:	430b      	orrs	r3, r1
 8005e9a:	40c2      	lsrs	r2, r0
 8005e9c:	6163      	str	r3, [r4, #20]
 8005e9e:	9201      	str	r2, [sp, #4]
 8005ea0:	9b01      	ldr	r3, [sp, #4]
 8005ea2:	61a3      	str	r3, [r4, #24]
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	bf0c      	ite	eq
 8005ea8:	2201      	moveq	r2, #1
 8005eaa:	2202      	movne	r2, #2
 8005eac:	6122      	str	r2, [r4, #16]
 8005eae:	b1a5      	cbz	r5, 8005eda <__d2b+0x92>
 8005eb0:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8005eb4:	4405      	add	r5, r0
 8005eb6:	603d      	str	r5, [r7, #0]
 8005eb8:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8005ebc:	6030      	str	r0, [r6, #0]
 8005ebe:	4620      	mov	r0, r4
 8005ec0:	b003      	add	sp, #12
 8005ec2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005ec6:	6161      	str	r1, [r4, #20]
 8005ec8:	e7ea      	b.n	8005ea0 <__d2b+0x58>
 8005eca:	a801      	add	r0, sp, #4
 8005ecc:	f7ff fd61 	bl	8005992 <__lo0bits>
 8005ed0:	9b01      	ldr	r3, [sp, #4]
 8005ed2:	6163      	str	r3, [r4, #20]
 8005ed4:	3020      	adds	r0, #32
 8005ed6:	2201      	movs	r2, #1
 8005ed8:	e7e8      	b.n	8005eac <__d2b+0x64>
 8005eda:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8005ede:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8005ee2:	6038      	str	r0, [r7, #0]
 8005ee4:	6918      	ldr	r0, [r3, #16]
 8005ee6:	f7ff fd35 	bl	8005954 <__hi0bits>
 8005eea:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8005eee:	e7e5      	b.n	8005ebc <__d2b+0x74>
 8005ef0:	08007b58 	.word	0x08007b58
 8005ef4:	08007b69 	.word	0x08007b69

08005ef8 <__ssputs_r>:
 8005ef8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005efc:	688e      	ldr	r6, [r1, #8]
 8005efe:	461f      	mov	r7, r3
 8005f00:	42be      	cmp	r6, r7
 8005f02:	680b      	ldr	r3, [r1, #0]
 8005f04:	4682      	mov	sl, r0
 8005f06:	460c      	mov	r4, r1
 8005f08:	4690      	mov	r8, r2
 8005f0a:	d82d      	bhi.n	8005f68 <__ssputs_r+0x70>
 8005f0c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005f10:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8005f14:	d026      	beq.n	8005f64 <__ssputs_r+0x6c>
 8005f16:	6965      	ldr	r5, [r4, #20]
 8005f18:	6909      	ldr	r1, [r1, #16]
 8005f1a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005f1e:	eba3 0901 	sub.w	r9, r3, r1
 8005f22:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005f26:	1c7b      	adds	r3, r7, #1
 8005f28:	444b      	add	r3, r9
 8005f2a:	106d      	asrs	r5, r5, #1
 8005f2c:	429d      	cmp	r5, r3
 8005f2e:	bf38      	it	cc
 8005f30:	461d      	movcc	r5, r3
 8005f32:	0553      	lsls	r3, r2, #21
 8005f34:	d527      	bpl.n	8005f86 <__ssputs_r+0x8e>
 8005f36:	4629      	mov	r1, r5
 8005f38:	f7ff fbd8 	bl	80056ec <_malloc_r>
 8005f3c:	4606      	mov	r6, r0
 8005f3e:	b360      	cbz	r0, 8005f9a <__ssputs_r+0xa2>
 8005f40:	6921      	ldr	r1, [r4, #16]
 8005f42:	464a      	mov	r2, r9
 8005f44:	f7fe fd67 	bl	8004a16 <memcpy>
 8005f48:	89a3      	ldrh	r3, [r4, #12]
 8005f4a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8005f4e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005f52:	81a3      	strh	r3, [r4, #12]
 8005f54:	6126      	str	r6, [r4, #16]
 8005f56:	6165      	str	r5, [r4, #20]
 8005f58:	444e      	add	r6, r9
 8005f5a:	eba5 0509 	sub.w	r5, r5, r9
 8005f5e:	6026      	str	r6, [r4, #0]
 8005f60:	60a5      	str	r5, [r4, #8]
 8005f62:	463e      	mov	r6, r7
 8005f64:	42be      	cmp	r6, r7
 8005f66:	d900      	bls.n	8005f6a <__ssputs_r+0x72>
 8005f68:	463e      	mov	r6, r7
 8005f6a:	6820      	ldr	r0, [r4, #0]
 8005f6c:	4632      	mov	r2, r6
 8005f6e:	4641      	mov	r1, r8
 8005f70:	f000 fb9c 	bl	80066ac <memmove>
 8005f74:	68a3      	ldr	r3, [r4, #8]
 8005f76:	1b9b      	subs	r3, r3, r6
 8005f78:	60a3      	str	r3, [r4, #8]
 8005f7a:	6823      	ldr	r3, [r4, #0]
 8005f7c:	4433      	add	r3, r6
 8005f7e:	6023      	str	r3, [r4, #0]
 8005f80:	2000      	movs	r0, #0
 8005f82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005f86:	462a      	mov	r2, r5
 8005f88:	f000 fbfe 	bl	8006788 <_realloc_r>
 8005f8c:	4606      	mov	r6, r0
 8005f8e:	2800      	cmp	r0, #0
 8005f90:	d1e0      	bne.n	8005f54 <__ssputs_r+0x5c>
 8005f92:	6921      	ldr	r1, [r4, #16]
 8005f94:	4650      	mov	r0, sl
 8005f96:	f7ff fb35 	bl	8005604 <_free_r>
 8005f9a:	230c      	movs	r3, #12
 8005f9c:	f8ca 3000 	str.w	r3, [sl]
 8005fa0:	89a3      	ldrh	r3, [r4, #12]
 8005fa2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005fa6:	81a3      	strh	r3, [r4, #12]
 8005fa8:	f04f 30ff 	mov.w	r0, #4294967295
 8005fac:	e7e9      	b.n	8005f82 <__ssputs_r+0x8a>
	...

08005fb0 <_svfiprintf_r>:
 8005fb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005fb4:	4698      	mov	r8, r3
 8005fb6:	898b      	ldrh	r3, [r1, #12]
 8005fb8:	061b      	lsls	r3, r3, #24
 8005fba:	b09d      	sub	sp, #116	@ 0x74
 8005fbc:	4607      	mov	r7, r0
 8005fbe:	460d      	mov	r5, r1
 8005fc0:	4614      	mov	r4, r2
 8005fc2:	d510      	bpl.n	8005fe6 <_svfiprintf_r+0x36>
 8005fc4:	690b      	ldr	r3, [r1, #16]
 8005fc6:	b973      	cbnz	r3, 8005fe6 <_svfiprintf_r+0x36>
 8005fc8:	2140      	movs	r1, #64	@ 0x40
 8005fca:	f7ff fb8f 	bl	80056ec <_malloc_r>
 8005fce:	6028      	str	r0, [r5, #0]
 8005fd0:	6128      	str	r0, [r5, #16]
 8005fd2:	b930      	cbnz	r0, 8005fe2 <_svfiprintf_r+0x32>
 8005fd4:	230c      	movs	r3, #12
 8005fd6:	603b      	str	r3, [r7, #0]
 8005fd8:	f04f 30ff 	mov.w	r0, #4294967295
 8005fdc:	b01d      	add	sp, #116	@ 0x74
 8005fde:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005fe2:	2340      	movs	r3, #64	@ 0x40
 8005fe4:	616b      	str	r3, [r5, #20]
 8005fe6:	2300      	movs	r3, #0
 8005fe8:	9309      	str	r3, [sp, #36]	@ 0x24
 8005fea:	2320      	movs	r3, #32
 8005fec:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005ff0:	f8cd 800c 	str.w	r8, [sp, #12]
 8005ff4:	2330      	movs	r3, #48	@ 0x30
 8005ff6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8006194 <_svfiprintf_r+0x1e4>
 8005ffa:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005ffe:	f04f 0901 	mov.w	r9, #1
 8006002:	4623      	mov	r3, r4
 8006004:	469a      	mov	sl, r3
 8006006:	f813 2b01 	ldrb.w	r2, [r3], #1
 800600a:	b10a      	cbz	r2, 8006010 <_svfiprintf_r+0x60>
 800600c:	2a25      	cmp	r2, #37	@ 0x25
 800600e:	d1f9      	bne.n	8006004 <_svfiprintf_r+0x54>
 8006010:	ebba 0b04 	subs.w	fp, sl, r4
 8006014:	d00b      	beq.n	800602e <_svfiprintf_r+0x7e>
 8006016:	465b      	mov	r3, fp
 8006018:	4622      	mov	r2, r4
 800601a:	4629      	mov	r1, r5
 800601c:	4638      	mov	r0, r7
 800601e:	f7ff ff6b 	bl	8005ef8 <__ssputs_r>
 8006022:	3001      	adds	r0, #1
 8006024:	f000 80a7 	beq.w	8006176 <_svfiprintf_r+0x1c6>
 8006028:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800602a:	445a      	add	r2, fp
 800602c:	9209      	str	r2, [sp, #36]	@ 0x24
 800602e:	f89a 3000 	ldrb.w	r3, [sl]
 8006032:	2b00      	cmp	r3, #0
 8006034:	f000 809f 	beq.w	8006176 <_svfiprintf_r+0x1c6>
 8006038:	2300      	movs	r3, #0
 800603a:	f04f 32ff 	mov.w	r2, #4294967295
 800603e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006042:	f10a 0a01 	add.w	sl, sl, #1
 8006046:	9304      	str	r3, [sp, #16]
 8006048:	9307      	str	r3, [sp, #28]
 800604a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800604e:	931a      	str	r3, [sp, #104]	@ 0x68
 8006050:	4654      	mov	r4, sl
 8006052:	2205      	movs	r2, #5
 8006054:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006058:	484e      	ldr	r0, [pc, #312]	@ (8006194 <_svfiprintf_r+0x1e4>)
 800605a:	f7fa f8f1 	bl	8000240 <memchr>
 800605e:	9a04      	ldr	r2, [sp, #16]
 8006060:	b9d8      	cbnz	r0, 800609a <_svfiprintf_r+0xea>
 8006062:	06d0      	lsls	r0, r2, #27
 8006064:	bf44      	itt	mi
 8006066:	2320      	movmi	r3, #32
 8006068:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800606c:	0711      	lsls	r1, r2, #28
 800606e:	bf44      	itt	mi
 8006070:	232b      	movmi	r3, #43	@ 0x2b
 8006072:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006076:	f89a 3000 	ldrb.w	r3, [sl]
 800607a:	2b2a      	cmp	r3, #42	@ 0x2a
 800607c:	d015      	beq.n	80060aa <_svfiprintf_r+0xfa>
 800607e:	9a07      	ldr	r2, [sp, #28]
 8006080:	4654      	mov	r4, sl
 8006082:	2000      	movs	r0, #0
 8006084:	f04f 0c0a 	mov.w	ip, #10
 8006088:	4621      	mov	r1, r4
 800608a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800608e:	3b30      	subs	r3, #48	@ 0x30
 8006090:	2b09      	cmp	r3, #9
 8006092:	d94b      	bls.n	800612c <_svfiprintf_r+0x17c>
 8006094:	b1b0      	cbz	r0, 80060c4 <_svfiprintf_r+0x114>
 8006096:	9207      	str	r2, [sp, #28]
 8006098:	e014      	b.n	80060c4 <_svfiprintf_r+0x114>
 800609a:	eba0 0308 	sub.w	r3, r0, r8
 800609e:	fa09 f303 	lsl.w	r3, r9, r3
 80060a2:	4313      	orrs	r3, r2
 80060a4:	9304      	str	r3, [sp, #16]
 80060a6:	46a2      	mov	sl, r4
 80060a8:	e7d2      	b.n	8006050 <_svfiprintf_r+0xa0>
 80060aa:	9b03      	ldr	r3, [sp, #12]
 80060ac:	1d19      	adds	r1, r3, #4
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	9103      	str	r1, [sp, #12]
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	bfbb      	ittet	lt
 80060b6:	425b      	neglt	r3, r3
 80060b8:	f042 0202 	orrlt.w	r2, r2, #2
 80060bc:	9307      	strge	r3, [sp, #28]
 80060be:	9307      	strlt	r3, [sp, #28]
 80060c0:	bfb8      	it	lt
 80060c2:	9204      	strlt	r2, [sp, #16]
 80060c4:	7823      	ldrb	r3, [r4, #0]
 80060c6:	2b2e      	cmp	r3, #46	@ 0x2e
 80060c8:	d10a      	bne.n	80060e0 <_svfiprintf_r+0x130>
 80060ca:	7863      	ldrb	r3, [r4, #1]
 80060cc:	2b2a      	cmp	r3, #42	@ 0x2a
 80060ce:	d132      	bne.n	8006136 <_svfiprintf_r+0x186>
 80060d0:	9b03      	ldr	r3, [sp, #12]
 80060d2:	1d1a      	adds	r2, r3, #4
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	9203      	str	r2, [sp, #12]
 80060d8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80060dc:	3402      	adds	r4, #2
 80060de:	9305      	str	r3, [sp, #20]
 80060e0:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80061a4 <_svfiprintf_r+0x1f4>
 80060e4:	7821      	ldrb	r1, [r4, #0]
 80060e6:	2203      	movs	r2, #3
 80060e8:	4650      	mov	r0, sl
 80060ea:	f7fa f8a9 	bl	8000240 <memchr>
 80060ee:	b138      	cbz	r0, 8006100 <_svfiprintf_r+0x150>
 80060f0:	9b04      	ldr	r3, [sp, #16]
 80060f2:	eba0 000a 	sub.w	r0, r0, sl
 80060f6:	2240      	movs	r2, #64	@ 0x40
 80060f8:	4082      	lsls	r2, r0
 80060fa:	4313      	orrs	r3, r2
 80060fc:	3401      	adds	r4, #1
 80060fe:	9304      	str	r3, [sp, #16]
 8006100:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006104:	4824      	ldr	r0, [pc, #144]	@ (8006198 <_svfiprintf_r+0x1e8>)
 8006106:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800610a:	2206      	movs	r2, #6
 800610c:	f7fa f898 	bl	8000240 <memchr>
 8006110:	2800      	cmp	r0, #0
 8006112:	d036      	beq.n	8006182 <_svfiprintf_r+0x1d2>
 8006114:	4b21      	ldr	r3, [pc, #132]	@ (800619c <_svfiprintf_r+0x1ec>)
 8006116:	bb1b      	cbnz	r3, 8006160 <_svfiprintf_r+0x1b0>
 8006118:	9b03      	ldr	r3, [sp, #12]
 800611a:	3307      	adds	r3, #7
 800611c:	f023 0307 	bic.w	r3, r3, #7
 8006120:	3308      	adds	r3, #8
 8006122:	9303      	str	r3, [sp, #12]
 8006124:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006126:	4433      	add	r3, r6
 8006128:	9309      	str	r3, [sp, #36]	@ 0x24
 800612a:	e76a      	b.n	8006002 <_svfiprintf_r+0x52>
 800612c:	fb0c 3202 	mla	r2, ip, r2, r3
 8006130:	460c      	mov	r4, r1
 8006132:	2001      	movs	r0, #1
 8006134:	e7a8      	b.n	8006088 <_svfiprintf_r+0xd8>
 8006136:	2300      	movs	r3, #0
 8006138:	3401      	adds	r4, #1
 800613a:	9305      	str	r3, [sp, #20]
 800613c:	4619      	mov	r1, r3
 800613e:	f04f 0c0a 	mov.w	ip, #10
 8006142:	4620      	mov	r0, r4
 8006144:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006148:	3a30      	subs	r2, #48	@ 0x30
 800614a:	2a09      	cmp	r2, #9
 800614c:	d903      	bls.n	8006156 <_svfiprintf_r+0x1a6>
 800614e:	2b00      	cmp	r3, #0
 8006150:	d0c6      	beq.n	80060e0 <_svfiprintf_r+0x130>
 8006152:	9105      	str	r1, [sp, #20]
 8006154:	e7c4      	b.n	80060e0 <_svfiprintf_r+0x130>
 8006156:	fb0c 2101 	mla	r1, ip, r1, r2
 800615a:	4604      	mov	r4, r0
 800615c:	2301      	movs	r3, #1
 800615e:	e7f0      	b.n	8006142 <_svfiprintf_r+0x192>
 8006160:	ab03      	add	r3, sp, #12
 8006162:	9300      	str	r3, [sp, #0]
 8006164:	462a      	mov	r2, r5
 8006166:	4b0e      	ldr	r3, [pc, #56]	@ (80061a0 <_svfiprintf_r+0x1f0>)
 8006168:	a904      	add	r1, sp, #16
 800616a:	4638      	mov	r0, r7
 800616c:	f7fd fee0 	bl	8003f30 <_printf_float>
 8006170:	1c42      	adds	r2, r0, #1
 8006172:	4606      	mov	r6, r0
 8006174:	d1d6      	bne.n	8006124 <_svfiprintf_r+0x174>
 8006176:	89ab      	ldrh	r3, [r5, #12]
 8006178:	065b      	lsls	r3, r3, #25
 800617a:	f53f af2d 	bmi.w	8005fd8 <_svfiprintf_r+0x28>
 800617e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006180:	e72c      	b.n	8005fdc <_svfiprintf_r+0x2c>
 8006182:	ab03      	add	r3, sp, #12
 8006184:	9300      	str	r3, [sp, #0]
 8006186:	462a      	mov	r2, r5
 8006188:	4b05      	ldr	r3, [pc, #20]	@ (80061a0 <_svfiprintf_r+0x1f0>)
 800618a:	a904      	add	r1, sp, #16
 800618c:	4638      	mov	r0, r7
 800618e:	f7fe f957 	bl	8004440 <_printf_i>
 8006192:	e7ed      	b.n	8006170 <_svfiprintf_r+0x1c0>
 8006194:	08007bc2 	.word	0x08007bc2
 8006198:	08007bcc 	.word	0x08007bcc
 800619c:	08003f31 	.word	0x08003f31
 80061a0:	08005ef9 	.word	0x08005ef9
 80061a4:	08007bc8 	.word	0x08007bc8

080061a8 <__sfputc_r>:
 80061a8:	6893      	ldr	r3, [r2, #8]
 80061aa:	3b01      	subs	r3, #1
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	b410      	push	{r4}
 80061b0:	6093      	str	r3, [r2, #8]
 80061b2:	da08      	bge.n	80061c6 <__sfputc_r+0x1e>
 80061b4:	6994      	ldr	r4, [r2, #24]
 80061b6:	42a3      	cmp	r3, r4
 80061b8:	db01      	blt.n	80061be <__sfputc_r+0x16>
 80061ba:	290a      	cmp	r1, #10
 80061bc:	d103      	bne.n	80061c6 <__sfputc_r+0x1e>
 80061be:	f85d 4b04 	ldr.w	r4, [sp], #4
 80061c2:	f000 b9df 	b.w	8006584 <__swbuf_r>
 80061c6:	6813      	ldr	r3, [r2, #0]
 80061c8:	1c58      	adds	r0, r3, #1
 80061ca:	6010      	str	r0, [r2, #0]
 80061cc:	7019      	strb	r1, [r3, #0]
 80061ce:	4608      	mov	r0, r1
 80061d0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80061d4:	4770      	bx	lr

080061d6 <__sfputs_r>:
 80061d6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80061d8:	4606      	mov	r6, r0
 80061da:	460f      	mov	r7, r1
 80061dc:	4614      	mov	r4, r2
 80061de:	18d5      	adds	r5, r2, r3
 80061e0:	42ac      	cmp	r4, r5
 80061e2:	d101      	bne.n	80061e8 <__sfputs_r+0x12>
 80061e4:	2000      	movs	r0, #0
 80061e6:	e007      	b.n	80061f8 <__sfputs_r+0x22>
 80061e8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80061ec:	463a      	mov	r2, r7
 80061ee:	4630      	mov	r0, r6
 80061f0:	f7ff ffda 	bl	80061a8 <__sfputc_r>
 80061f4:	1c43      	adds	r3, r0, #1
 80061f6:	d1f3      	bne.n	80061e0 <__sfputs_r+0xa>
 80061f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080061fc <_vfiprintf_r>:
 80061fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006200:	460d      	mov	r5, r1
 8006202:	b09d      	sub	sp, #116	@ 0x74
 8006204:	4614      	mov	r4, r2
 8006206:	4698      	mov	r8, r3
 8006208:	4606      	mov	r6, r0
 800620a:	b118      	cbz	r0, 8006214 <_vfiprintf_r+0x18>
 800620c:	6a03      	ldr	r3, [r0, #32]
 800620e:	b90b      	cbnz	r3, 8006214 <_vfiprintf_r+0x18>
 8006210:	f7fe fac0 	bl	8004794 <__sinit>
 8006214:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006216:	07d9      	lsls	r1, r3, #31
 8006218:	d405      	bmi.n	8006226 <_vfiprintf_r+0x2a>
 800621a:	89ab      	ldrh	r3, [r5, #12]
 800621c:	059a      	lsls	r2, r3, #22
 800621e:	d402      	bmi.n	8006226 <_vfiprintf_r+0x2a>
 8006220:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006222:	f7fe fbf6 	bl	8004a12 <__retarget_lock_acquire_recursive>
 8006226:	89ab      	ldrh	r3, [r5, #12]
 8006228:	071b      	lsls	r3, r3, #28
 800622a:	d501      	bpl.n	8006230 <_vfiprintf_r+0x34>
 800622c:	692b      	ldr	r3, [r5, #16]
 800622e:	b99b      	cbnz	r3, 8006258 <_vfiprintf_r+0x5c>
 8006230:	4629      	mov	r1, r5
 8006232:	4630      	mov	r0, r6
 8006234:	f000 f9e4 	bl	8006600 <__swsetup_r>
 8006238:	b170      	cbz	r0, 8006258 <_vfiprintf_r+0x5c>
 800623a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800623c:	07dc      	lsls	r4, r3, #31
 800623e:	d504      	bpl.n	800624a <_vfiprintf_r+0x4e>
 8006240:	f04f 30ff 	mov.w	r0, #4294967295
 8006244:	b01d      	add	sp, #116	@ 0x74
 8006246:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800624a:	89ab      	ldrh	r3, [r5, #12]
 800624c:	0598      	lsls	r0, r3, #22
 800624e:	d4f7      	bmi.n	8006240 <_vfiprintf_r+0x44>
 8006250:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006252:	f7fe fbdf 	bl	8004a14 <__retarget_lock_release_recursive>
 8006256:	e7f3      	b.n	8006240 <_vfiprintf_r+0x44>
 8006258:	2300      	movs	r3, #0
 800625a:	9309      	str	r3, [sp, #36]	@ 0x24
 800625c:	2320      	movs	r3, #32
 800625e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006262:	f8cd 800c 	str.w	r8, [sp, #12]
 8006266:	2330      	movs	r3, #48	@ 0x30
 8006268:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8006418 <_vfiprintf_r+0x21c>
 800626c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006270:	f04f 0901 	mov.w	r9, #1
 8006274:	4623      	mov	r3, r4
 8006276:	469a      	mov	sl, r3
 8006278:	f813 2b01 	ldrb.w	r2, [r3], #1
 800627c:	b10a      	cbz	r2, 8006282 <_vfiprintf_r+0x86>
 800627e:	2a25      	cmp	r2, #37	@ 0x25
 8006280:	d1f9      	bne.n	8006276 <_vfiprintf_r+0x7a>
 8006282:	ebba 0b04 	subs.w	fp, sl, r4
 8006286:	d00b      	beq.n	80062a0 <_vfiprintf_r+0xa4>
 8006288:	465b      	mov	r3, fp
 800628a:	4622      	mov	r2, r4
 800628c:	4629      	mov	r1, r5
 800628e:	4630      	mov	r0, r6
 8006290:	f7ff ffa1 	bl	80061d6 <__sfputs_r>
 8006294:	3001      	adds	r0, #1
 8006296:	f000 80a7 	beq.w	80063e8 <_vfiprintf_r+0x1ec>
 800629a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800629c:	445a      	add	r2, fp
 800629e:	9209      	str	r2, [sp, #36]	@ 0x24
 80062a0:	f89a 3000 	ldrb.w	r3, [sl]
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	f000 809f 	beq.w	80063e8 <_vfiprintf_r+0x1ec>
 80062aa:	2300      	movs	r3, #0
 80062ac:	f04f 32ff 	mov.w	r2, #4294967295
 80062b0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80062b4:	f10a 0a01 	add.w	sl, sl, #1
 80062b8:	9304      	str	r3, [sp, #16]
 80062ba:	9307      	str	r3, [sp, #28]
 80062bc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80062c0:	931a      	str	r3, [sp, #104]	@ 0x68
 80062c2:	4654      	mov	r4, sl
 80062c4:	2205      	movs	r2, #5
 80062c6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80062ca:	4853      	ldr	r0, [pc, #332]	@ (8006418 <_vfiprintf_r+0x21c>)
 80062cc:	f7f9 ffb8 	bl	8000240 <memchr>
 80062d0:	9a04      	ldr	r2, [sp, #16]
 80062d2:	b9d8      	cbnz	r0, 800630c <_vfiprintf_r+0x110>
 80062d4:	06d1      	lsls	r1, r2, #27
 80062d6:	bf44      	itt	mi
 80062d8:	2320      	movmi	r3, #32
 80062da:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80062de:	0713      	lsls	r3, r2, #28
 80062e0:	bf44      	itt	mi
 80062e2:	232b      	movmi	r3, #43	@ 0x2b
 80062e4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80062e8:	f89a 3000 	ldrb.w	r3, [sl]
 80062ec:	2b2a      	cmp	r3, #42	@ 0x2a
 80062ee:	d015      	beq.n	800631c <_vfiprintf_r+0x120>
 80062f0:	9a07      	ldr	r2, [sp, #28]
 80062f2:	4654      	mov	r4, sl
 80062f4:	2000      	movs	r0, #0
 80062f6:	f04f 0c0a 	mov.w	ip, #10
 80062fa:	4621      	mov	r1, r4
 80062fc:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006300:	3b30      	subs	r3, #48	@ 0x30
 8006302:	2b09      	cmp	r3, #9
 8006304:	d94b      	bls.n	800639e <_vfiprintf_r+0x1a2>
 8006306:	b1b0      	cbz	r0, 8006336 <_vfiprintf_r+0x13a>
 8006308:	9207      	str	r2, [sp, #28]
 800630a:	e014      	b.n	8006336 <_vfiprintf_r+0x13a>
 800630c:	eba0 0308 	sub.w	r3, r0, r8
 8006310:	fa09 f303 	lsl.w	r3, r9, r3
 8006314:	4313      	orrs	r3, r2
 8006316:	9304      	str	r3, [sp, #16]
 8006318:	46a2      	mov	sl, r4
 800631a:	e7d2      	b.n	80062c2 <_vfiprintf_r+0xc6>
 800631c:	9b03      	ldr	r3, [sp, #12]
 800631e:	1d19      	adds	r1, r3, #4
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	9103      	str	r1, [sp, #12]
 8006324:	2b00      	cmp	r3, #0
 8006326:	bfbb      	ittet	lt
 8006328:	425b      	neglt	r3, r3
 800632a:	f042 0202 	orrlt.w	r2, r2, #2
 800632e:	9307      	strge	r3, [sp, #28]
 8006330:	9307      	strlt	r3, [sp, #28]
 8006332:	bfb8      	it	lt
 8006334:	9204      	strlt	r2, [sp, #16]
 8006336:	7823      	ldrb	r3, [r4, #0]
 8006338:	2b2e      	cmp	r3, #46	@ 0x2e
 800633a:	d10a      	bne.n	8006352 <_vfiprintf_r+0x156>
 800633c:	7863      	ldrb	r3, [r4, #1]
 800633e:	2b2a      	cmp	r3, #42	@ 0x2a
 8006340:	d132      	bne.n	80063a8 <_vfiprintf_r+0x1ac>
 8006342:	9b03      	ldr	r3, [sp, #12]
 8006344:	1d1a      	adds	r2, r3, #4
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	9203      	str	r2, [sp, #12]
 800634a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800634e:	3402      	adds	r4, #2
 8006350:	9305      	str	r3, [sp, #20]
 8006352:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8006428 <_vfiprintf_r+0x22c>
 8006356:	7821      	ldrb	r1, [r4, #0]
 8006358:	2203      	movs	r2, #3
 800635a:	4650      	mov	r0, sl
 800635c:	f7f9 ff70 	bl	8000240 <memchr>
 8006360:	b138      	cbz	r0, 8006372 <_vfiprintf_r+0x176>
 8006362:	9b04      	ldr	r3, [sp, #16]
 8006364:	eba0 000a 	sub.w	r0, r0, sl
 8006368:	2240      	movs	r2, #64	@ 0x40
 800636a:	4082      	lsls	r2, r0
 800636c:	4313      	orrs	r3, r2
 800636e:	3401      	adds	r4, #1
 8006370:	9304      	str	r3, [sp, #16]
 8006372:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006376:	4829      	ldr	r0, [pc, #164]	@ (800641c <_vfiprintf_r+0x220>)
 8006378:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800637c:	2206      	movs	r2, #6
 800637e:	f7f9 ff5f 	bl	8000240 <memchr>
 8006382:	2800      	cmp	r0, #0
 8006384:	d03f      	beq.n	8006406 <_vfiprintf_r+0x20a>
 8006386:	4b26      	ldr	r3, [pc, #152]	@ (8006420 <_vfiprintf_r+0x224>)
 8006388:	bb1b      	cbnz	r3, 80063d2 <_vfiprintf_r+0x1d6>
 800638a:	9b03      	ldr	r3, [sp, #12]
 800638c:	3307      	adds	r3, #7
 800638e:	f023 0307 	bic.w	r3, r3, #7
 8006392:	3308      	adds	r3, #8
 8006394:	9303      	str	r3, [sp, #12]
 8006396:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006398:	443b      	add	r3, r7
 800639a:	9309      	str	r3, [sp, #36]	@ 0x24
 800639c:	e76a      	b.n	8006274 <_vfiprintf_r+0x78>
 800639e:	fb0c 3202 	mla	r2, ip, r2, r3
 80063a2:	460c      	mov	r4, r1
 80063a4:	2001      	movs	r0, #1
 80063a6:	e7a8      	b.n	80062fa <_vfiprintf_r+0xfe>
 80063a8:	2300      	movs	r3, #0
 80063aa:	3401      	adds	r4, #1
 80063ac:	9305      	str	r3, [sp, #20]
 80063ae:	4619      	mov	r1, r3
 80063b0:	f04f 0c0a 	mov.w	ip, #10
 80063b4:	4620      	mov	r0, r4
 80063b6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80063ba:	3a30      	subs	r2, #48	@ 0x30
 80063bc:	2a09      	cmp	r2, #9
 80063be:	d903      	bls.n	80063c8 <_vfiprintf_r+0x1cc>
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	d0c6      	beq.n	8006352 <_vfiprintf_r+0x156>
 80063c4:	9105      	str	r1, [sp, #20]
 80063c6:	e7c4      	b.n	8006352 <_vfiprintf_r+0x156>
 80063c8:	fb0c 2101 	mla	r1, ip, r1, r2
 80063cc:	4604      	mov	r4, r0
 80063ce:	2301      	movs	r3, #1
 80063d0:	e7f0      	b.n	80063b4 <_vfiprintf_r+0x1b8>
 80063d2:	ab03      	add	r3, sp, #12
 80063d4:	9300      	str	r3, [sp, #0]
 80063d6:	462a      	mov	r2, r5
 80063d8:	4b12      	ldr	r3, [pc, #72]	@ (8006424 <_vfiprintf_r+0x228>)
 80063da:	a904      	add	r1, sp, #16
 80063dc:	4630      	mov	r0, r6
 80063de:	f7fd fda7 	bl	8003f30 <_printf_float>
 80063e2:	4607      	mov	r7, r0
 80063e4:	1c78      	adds	r0, r7, #1
 80063e6:	d1d6      	bne.n	8006396 <_vfiprintf_r+0x19a>
 80063e8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80063ea:	07d9      	lsls	r1, r3, #31
 80063ec:	d405      	bmi.n	80063fa <_vfiprintf_r+0x1fe>
 80063ee:	89ab      	ldrh	r3, [r5, #12]
 80063f0:	059a      	lsls	r2, r3, #22
 80063f2:	d402      	bmi.n	80063fa <_vfiprintf_r+0x1fe>
 80063f4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80063f6:	f7fe fb0d 	bl	8004a14 <__retarget_lock_release_recursive>
 80063fa:	89ab      	ldrh	r3, [r5, #12]
 80063fc:	065b      	lsls	r3, r3, #25
 80063fe:	f53f af1f 	bmi.w	8006240 <_vfiprintf_r+0x44>
 8006402:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006404:	e71e      	b.n	8006244 <_vfiprintf_r+0x48>
 8006406:	ab03      	add	r3, sp, #12
 8006408:	9300      	str	r3, [sp, #0]
 800640a:	462a      	mov	r2, r5
 800640c:	4b05      	ldr	r3, [pc, #20]	@ (8006424 <_vfiprintf_r+0x228>)
 800640e:	a904      	add	r1, sp, #16
 8006410:	4630      	mov	r0, r6
 8006412:	f7fe f815 	bl	8004440 <_printf_i>
 8006416:	e7e4      	b.n	80063e2 <_vfiprintf_r+0x1e6>
 8006418:	08007bc2 	.word	0x08007bc2
 800641c:	08007bcc 	.word	0x08007bcc
 8006420:	08003f31 	.word	0x08003f31
 8006424:	080061d7 	.word	0x080061d7
 8006428:	08007bc8 	.word	0x08007bc8

0800642c <__sflush_r>:
 800642c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006430:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006434:	0716      	lsls	r6, r2, #28
 8006436:	4605      	mov	r5, r0
 8006438:	460c      	mov	r4, r1
 800643a:	d454      	bmi.n	80064e6 <__sflush_r+0xba>
 800643c:	684b      	ldr	r3, [r1, #4]
 800643e:	2b00      	cmp	r3, #0
 8006440:	dc02      	bgt.n	8006448 <__sflush_r+0x1c>
 8006442:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006444:	2b00      	cmp	r3, #0
 8006446:	dd48      	ble.n	80064da <__sflush_r+0xae>
 8006448:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800644a:	2e00      	cmp	r6, #0
 800644c:	d045      	beq.n	80064da <__sflush_r+0xae>
 800644e:	2300      	movs	r3, #0
 8006450:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006454:	682f      	ldr	r7, [r5, #0]
 8006456:	6a21      	ldr	r1, [r4, #32]
 8006458:	602b      	str	r3, [r5, #0]
 800645a:	d030      	beq.n	80064be <__sflush_r+0x92>
 800645c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800645e:	89a3      	ldrh	r3, [r4, #12]
 8006460:	0759      	lsls	r1, r3, #29
 8006462:	d505      	bpl.n	8006470 <__sflush_r+0x44>
 8006464:	6863      	ldr	r3, [r4, #4]
 8006466:	1ad2      	subs	r2, r2, r3
 8006468:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800646a:	b10b      	cbz	r3, 8006470 <__sflush_r+0x44>
 800646c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800646e:	1ad2      	subs	r2, r2, r3
 8006470:	2300      	movs	r3, #0
 8006472:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006474:	6a21      	ldr	r1, [r4, #32]
 8006476:	4628      	mov	r0, r5
 8006478:	47b0      	blx	r6
 800647a:	1c43      	adds	r3, r0, #1
 800647c:	89a3      	ldrh	r3, [r4, #12]
 800647e:	d106      	bne.n	800648e <__sflush_r+0x62>
 8006480:	6829      	ldr	r1, [r5, #0]
 8006482:	291d      	cmp	r1, #29
 8006484:	d82b      	bhi.n	80064de <__sflush_r+0xb2>
 8006486:	4a2a      	ldr	r2, [pc, #168]	@ (8006530 <__sflush_r+0x104>)
 8006488:	40ca      	lsrs	r2, r1
 800648a:	07d6      	lsls	r6, r2, #31
 800648c:	d527      	bpl.n	80064de <__sflush_r+0xb2>
 800648e:	2200      	movs	r2, #0
 8006490:	6062      	str	r2, [r4, #4]
 8006492:	04d9      	lsls	r1, r3, #19
 8006494:	6922      	ldr	r2, [r4, #16]
 8006496:	6022      	str	r2, [r4, #0]
 8006498:	d504      	bpl.n	80064a4 <__sflush_r+0x78>
 800649a:	1c42      	adds	r2, r0, #1
 800649c:	d101      	bne.n	80064a2 <__sflush_r+0x76>
 800649e:	682b      	ldr	r3, [r5, #0]
 80064a0:	b903      	cbnz	r3, 80064a4 <__sflush_r+0x78>
 80064a2:	6560      	str	r0, [r4, #84]	@ 0x54
 80064a4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80064a6:	602f      	str	r7, [r5, #0]
 80064a8:	b1b9      	cbz	r1, 80064da <__sflush_r+0xae>
 80064aa:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80064ae:	4299      	cmp	r1, r3
 80064b0:	d002      	beq.n	80064b8 <__sflush_r+0x8c>
 80064b2:	4628      	mov	r0, r5
 80064b4:	f7ff f8a6 	bl	8005604 <_free_r>
 80064b8:	2300      	movs	r3, #0
 80064ba:	6363      	str	r3, [r4, #52]	@ 0x34
 80064bc:	e00d      	b.n	80064da <__sflush_r+0xae>
 80064be:	2301      	movs	r3, #1
 80064c0:	4628      	mov	r0, r5
 80064c2:	47b0      	blx	r6
 80064c4:	4602      	mov	r2, r0
 80064c6:	1c50      	adds	r0, r2, #1
 80064c8:	d1c9      	bne.n	800645e <__sflush_r+0x32>
 80064ca:	682b      	ldr	r3, [r5, #0]
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	d0c6      	beq.n	800645e <__sflush_r+0x32>
 80064d0:	2b1d      	cmp	r3, #29
 80064d2:	d001      	beq.n	80064d8 <__sflush_r+0xac>
 80064d4:	2b16      	cmp	r3, #22
 80064d6:	d11e      	bne.n	8006516 <__sflush_r+0xea>
 80064d8:	602f      	str	r7, [r5, #0]
 80064da:	2000      	movs	r0, #0
 80064dc:	e022      	b.n	8006524 <__sflush_r+0xf8>
 80064de:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80064e2:	b21b      	sxth	r3, r3
 80064e4:	e01b      	b.n	800651e <__sflush_r+0xf2>
 80064e6:	690f      	ldr	r7, [r1, #16]
 80064e8:	2f00      	cmp	r7, #0
 80064ea:	d0f6      	beq.n	80064da <__sflush_r+0xae>
 80064ec:	0793      	lsls	r3, r2, #30
 80064ee:	680e      	ldr	r6, [r1, #0]
 80064f0:	bf08      	it	eq
 80064f2:	694b      	ldreq	r3, [r1, #20]
 80064f4:	600f      	str	r7, [r1, #0]
 80064f6:	bf18      	it	ne
 80064f8:	2300      	movne	r3, #0
 80064fa:	eba6 0807 	sub.w	r8, r6, r7
 80064fe:	608b      	str	r3, [r1, #8]
 8006500:	f1b8 0f00 	cmp.w	r8, #0
 8006504:	dde9      	ble.n	80064da <__sflush_r+0xae>
 8006506:	6a21      	ldr	r1, [r4, #32]
 8006508:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800650a:	4643      	mov	r3, r8
 800650c:	463a      	mov	r2, r7
 800650e:	4628      	mov	r0, r5
 8006510:	47b0      	blx	r6
 8006512:	2800      	cmp	r0, #0
 8006514:	dc08      	bgt.n	8006528 <__sflush_r+0xfc>
 8006516:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800651a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800651e:	81a3      	strh	r3, [r4, #12]
 8006520:	f04f 30ff 	mov.w	r0, #4294967295
 8006524:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006528:	4407      	add	r7, r0
 800652a:	eba8 0800 	sub.w	r8, r8, r0
 800652e:	e7e7      	b.n	8006500 <__sflush_r+0xd4>
 8006530:	20400001 	.word	0x20400001

08006534 <_fflush_r>:
 8006534:	b538      	push	{r3, r4, r5, lr}
 8006536:	690b      	ldr	r3, [r1, #16]
 8006538:	4605      	mov	r5, r0
 800653a:	460c      	mov	r4, r1
 800653c:	b913      	cbnz	r3, 8006544 <_fflush_r+0x10>
 800653e:	2500      	movs	r5, #0
 8006540:	4628      	mov	r0, r5
 8006542:	bd38      	pop	{r3, r4, r5, pc}
 8006544:	b118      	cbz	r0, 800654e <_fflush_r+0x1a>
 8006546:	6a03      	ldr	r3, [r0, #32]
 8006548:	b90b      	cbnz	r3, 800654e <_fflush_r+0x1a>
 800654a:	f7fe f923 	bl	8004794 <__sinit>
 800654e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006552:	2b00      	cmp	r3, #0
 8006554:	d0f3      	beq.n	800653e <_fflush_r+0xa>
 8006556:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006558:	07d0      	lsls	r0, r2, #31
 800655a:	d404      	bmi.n	8006566 <_fflush_r+0x32>
 800655c:	0599      	lsls	r1, r3, #22
 800655e:	d402      	bmi.n	8006566 <_fflush_r+0x32>
 8006560:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006562:	f7fe fa56 	bl	8004a12 <__retarget_lock_acquire_recursive>
 8006566:	4628      	mov	r0, r5
 8006568:	4621      	mov	r1, r4
 800656a:	f7ff ff5f 	bl	800642c <__sflush_r>
 800656e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006570:	07da      	lsls	r2, r3, #31
 8006572:	4605      	mov	r5, r0
 8006574:	d4e4      	bmi.n	8006540 <_fflush_r+0xc>
 8006576:	89a3      	ldrh	r3, [r4, #12]
 8006578:	059b      	lsls	r3, r3, #22
 800657a:	d4e1      	bmi.n	8006540 <_fflush_r+0xc>
 800657c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800657e:	f7fe fa49 	bl	8004a14 <__retarget_lock_release_recursive>
 8006582:	e7dd      	b.n	8006540 <_fflush_r+0xc>

08006584 <__swbuf_r>:
 8006584:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006586:	460e      	mov	r6, r1
 8006588:	4614      	mov	r4, r2
 800658a:	4605      	mov	r5, r0
 800658c:	b118      	cbz	r0, 8006596 <__swbuf_r+0x12>
 800658e:	6a03      	ldr	r3, [r0, #32]
 8006590:	b90b      	cbnz	r3, 8006596 <__swbuf_r+0x12>
 8006592:	f7fe f8ff 	bl	8004794 <__sinit>
 8006596:	69a3      	ldr	r3, [r4, #24]
 8006598:	60a3      	str	r3, [r4, #8]
 800659a:	89a3      	ldrh	r3, [r4, #12]
 800659c:	071a      	lsls	r2, r3, #28
 800659e:	d501      	bpl.n	80065a4 <__swbuf_r+0x20>
 80065a0:	6923      	ldr	r3, [r4, #16]
 80065a2:	b943      	cbnz	r3, 80065b6 <__swbuf_r+0x32>
 80065a4:	4621      	mov	r1, r4
 80065a6:	4628      	mov	r0, r5
 80065a8:	f000 f82a 	bl	8006600 <__swsetup_r>
 80065ac:	b118      	cbz	r0, 80065b6 <__swbuf_r+0x32>
 80065ae:	f04f 37ff 	mov.w	r7, #4294967295
 80065b2:	4638      	mov	r0, r7
 80065b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80065b6:	6823      	ldr	r3, [r4, #0]
 80065b8:	6922      	ldr	r2, [r4, #16]
 80065ba:	1a98      	subs	r0, r3, r2
 80065bc:	6963      	ldr	r3, [r4, #20]
 80065be:	b2f6      	uxtb	r6, r6
 80065c0:	4283      	cmp	r3, r0
 80065c2:	4637      	mov	r7, r6
 80065c4:	dc05      	bgt.n	80065d2 <__swbuf_r+0x4e>
 80065c6:	4621      	mov	r1, r4
 80065c8:	4628      	mov	r0, r5
 80065ca:	f7ff ffb3 	bl	8006534 <_fflush_r>
 80065ce:	2800      	cmp	r0, #0
 80065d0:	d1ed      	bne.n	80065ae <__swbuf_r+0x2a>
 80065d2:	68a3      	ldr	r3, [r4, #8]
 80065d4:	3b01      	subs	r3, #1
 80065d6:	60a3      	str	r3, [r4, #8]
 80065d8:	6823      	ldr	r3, [r4, #0]
 80065da:	1c5a      	adds	r2, r3, #1
 80065dc:	6022      	str	r2, [r4, #0]
 80065de:	701e      	strb	r6, [r3, #0]
 80065e0:	6962      	ldr	r2, [r4, #20]
 80065e2:	1c43      	adds	r3, r0, #1
 80065e4:	429a      	cmp	r2, r3
 80065e6:	d004      	beq.n	80065f2 <__swbuf_r+0x6e>
 80065e8:	89a3      	ldrh	r3, [r4, #12]
 80065ea:	07db      	lsls	r3, r3, #31
 80065ec:	d5e1      	bpl.n	80065b2 <__swbuf_r+0x2e>
 80065ee:	2e0a      	cmp	r6, #10
 80065f0:	d1df      	bne.n	80065b2 <__swbuf_r+0x2e>
 80065f2:	4621      	mov	r1, r4
 80065f4:	4628      	mov	r0, r5
 80065f6:	f7ff ff9d 	bl	8006534 <_fflush_r>
 80065fa:	2800      	cmp	r0, #0
 80065fc:	d0d9      	beq.n	80065b2 <__swbuf_r+0x2e>
 80065fe:	e7d6      	b.n	80065ae <__swbuf_r+0x2a>

08006600 <__swsetup_r>:
 8006600:	b538      	push	{r3, r4, r5, lr}
 8006602:	4b29      	ldr	r3, [pc, #164]	@ (80066a8 <__swsetup_r+0xa8>)
 8006604:	4605      	mov	r5, r0
 8006606:	6818      	ldr	r0, [r3, #0]
 8006608:	460c      	mov	r4, r1
 800660a:	b118      	cbz	r0, 8006614 <__swsetup_r+0x14>
 800660c:	6a03      	ldr	r3, [r0, #32]
 800660e:	b90b      	cbnz	r3, 8006614 <__swsetup_r+0x14>
 8006610:	f7fe f8c0 	bl	8004794 <__sinit>
 8006614:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006618:	0719      	lsls	r1, r3, #28
 800661a:	d422      	bmi.n	8006662 <__swsetup_r+0x62>
 800661c:	06da      	lsls	r2, r3, #27
 800661e:	d407      	bmi.n	8006630 <__swsetup_r+0x30>
 8006620:	2209      	movs	r2, #9
 8006622:	602a      	str	r2, [r5, #0]
 8006624:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006628:	81a3      	strh	r3, [r4, #12]
 800662a:	f04f 30ff 	mov.w	r0, #4294967295
 800662e:	e033      	b.n	8006698 <__swsetup_r+0x98>
 8006630:	0758      	lsls	r0, r3, #29
 8006632:	d512      	bpl.n	800665a <__swsetup_r+0x5a>
 8006634:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006636:	b141      	cbz	r1, 800664a <__swsetup_r+0x4a>
 8006638:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800663c:	4299      	cmp	r1, r3
 800663e:	d002      	beq.n	8006646 <__swsetup_r+0x46>
 8006640:	4628      	mov	r0, r5
 8006642:	f7fe ffdf 	bl	8005604 <_free_r>
 8006646:	2300      	movs	r3, #0
 8006648:	6363      	str	r3, [r4, #52]	@ 0x34
 800664a:	89a3      	ldrh	r3, [r4, #12]
 800664c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006650:	81a3      	strh	r3, [r4, #12]
 8006652:	2300      	movs	r3, #0
 8006654:	6063      	str	r3, [r4, #4]
 8006656:	6923      	ldr	r3, [r4, #16]
 8006658:	6023      	str	r3, [r4, #0]
 800665a:	89a3      	ldrh	r3, [r4, #12]
 800665c:	f043 0308 	orr.w	r3, r3, #8
 8006660:	81a3      	strh	r3, [r4, #12]
 8006662:	6923      	ldr	r3, [r4, #16]
 8006664:	b94b      	cbnz	r3, 800667a <__swsetup_r+0x7a>
 8006666:	89a3      	ldrh	r3, [r4, #12]
 8006668:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800666c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006670:	d003      	beq.n	800667a <__swsetup_r+0x7a>
 8006672:	4621      	mov	r1, r4
 8006674:	4628      	mov	r0, r5
 8006676:	f000 f8fb 	bl	8006870 <__smakebuf_r>
 800667a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800667e:	f013 0201 	ands.w	r2, r3, #1
 8006682:	d00a      	beq.n	800669a <__swsetup_r+0x9a>
 8006684:	2200      	movs	r2, #0
 8006686:	60a2      	str	r2, [r4, #8]
 8006688:	6962      	ldr	r2, [r4, #20]
 800668a:	4252      	negs	r2, r2
 800668c:	61a2      	str	r2, [r4, #24]
 800668e:	6922      	ldr	r2, [r4, #16]
 8006690:	b942      	cbnz	r2, 80066a4 <__swsetup_r+0xa4>
 8006692:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8006696:	d1c5      	bne.n	8006624 <__swsetup_r+0x24>
 8006698:	bd38      	pop	{r3, r4, r5, pc}
 800669a:	0799      	lsls	r1, r3, #30
 800669c:	bf58      	it	pl
 800669e:	6962      	ldrpl	r2, [r4, #20]
 80066a0:	60a2      	str	r2, [r4, #8]
 80066a2:	e7f4      	b.n	800668e <__swsetup_r+0x8e>
 80066a4:	2000      	movs	r0, #0
 80066a6:	e7f7      	b.n	8006698 <__swsetup_r+0x98>
 80066a8:	20000030 	.word	0x20000030

080066ac <memmove>:
 80066ac:	4288      	cmp	r0, r1
 80066ae:	b510      	push	{r4, lr}
 80066b0:	eb01 0402 	add.w	r4, r1, r2
 80066b4:	d902      	bls.n	80066bc <memmove+0x10>
 80066b6:	4284      	cmp	r4, r0
 80066b8:	4623      	mov	r3, r4
 80066ba:	d807      	bhi.n	80066cc <memmove+0x20>
 80066bc:	1e43      	subs	r3, r0, #1
 80066be:	42a1      	cmp	r1, r4
 80066c0:	d008      	beq.n	80066d4 <memmove+0x28>
 80066c2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80066c6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80066ca:	e7f8      	b.n	80066be <memmove+0x12>
 80066cc:	4402      	add	r2, r0
 80066ce:	4601      	mov	r1, r0
 80066d0:	428a      	cmp	r2, r1
 80066d2:	d100      	bne.n	80066d6 <memmove+0x2a>
 80066d4:	bd10      	pop	{r4, pc}
 80066d6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80066da:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80066de:	e7f7      	b.n	80066d0 <memmove+0x24>

080066e0 <_sbrk_r>:
 80066e0:	b538      	push	{r3, r4, r5, lr}
 80066e2:	4d06      	ldr	r5, [pc, #24]	@ (80066fc <_sbrk_r+0x1c>)
 80066e4:	2300      	movs	r3, #0
 80066e6:	4604      	mov	r4, r0
 80066e8:	4608      	mov	r0, r1
 80066ea:	602b      	str	r3, [r5, #0]
 80066ec:	f7fb fb36 	bl	8001d5c <_sbrk>
 80066f0:	1c43      	adds	r3, r0, #1
 80066f2:	d102      	bne.n	80066fa <_sbrk_r+0x1a>
 80066f4:	682b      	ldr	r3, [r5, #0]
 80066f6:	b103      	cbz	r3, 80066fa <_sbrk_r+0x1a>
 80066f8:	6023      	str	r3, [r4, #0]
 80066fa:	bd38      	pop	{r3, r4, r5, pc}
 80066fc:	200014ac 	.word	0x200014ac

08006700 <__assert_func>:
 8006700:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006702:	4614      	mov	r4, r2
 8006704:	461a      	mov	r2, r3
 8006706:	4b09      	ldr	r3, [pc, #36]	@ (800672c <__assert_func+0x2c>)
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	4605      	mov	r5, r0
 800670c:	68d8      	ldr	r0, [r3, #12]
 800670e:	b14c      	cbz	r4, 8006724 <__assert_func+0x24>
 8006710:	4b07      	ldr	r3, [pc, #28]	@ (8006730 <__assert_func+0x30>)
 8006712:	9100      	str	r1, [sp, #0]
 8006714:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006718:	4906      	ldr	r1, [pc, #24]	@ (8006734 <__assert_func+0x34>)
 800671a:	462b      	mov	r3, r5
 800671c:	f000 f870 	bl	8006800 <fiprintf>
 8006720:	f000 f904 	bl	800692c <abort>
 8006724:	4b04      	ldr	r3, [pc, #16]	@ (8006738 <__assert_func+0x38>)
 8006726:	461c      	mov	r4, r3
 8006728:	e7f3      	b.n	8006712 <__assert_func+0x12>
 800672a:	bf00      	nop
 800672c:	20000030 	.word	0x20000030
 8006730:	08007bdd 	.word	0x08007bdd
 8006734:	08007bea 	.word	0x08007bea
 8006738:	08007c18 	.word	0x08007c18

0800673c <_calloc_r>:
 800673c:	b570      	push	{r4, r5, r6, lr}
 800673e:	fba1 5402 	umull	r5, r4, r1, r2
 8006742:	b934      	cbnz	r4, 8006752 <_calloc_r+0x16>
 8006744:	4629      	mov	r1, r5
 8006746:	f7fe ffd1 	bl	80056ec <_malloc_r>
 800674a:	4606      	mov	r6, r0
 800674c:	b928      	cbnz	r0, 800675a <_calloc_r+0x1e>
 800674e:	4630      	mov	r0, r6
 8006750:	bd70      	pop	{r4, r5, r6, pc}
 8006752:	220c      	movs	r2, #12
 8006754:	6002      	str	r2, [r0, #0]
 8006756:	2600      	movs	r6, #0
 8006758:	e7f9      	b.n	800674e <_calloc_r+0x12>
 800675a:	462a      	mov	r2, r5
 800675c:	4621      	mov	r1, r4
 800675e:	f7fe f8da 	bl	8004916 <memset>
 8006762:	e7f4      	b.n	800674e <_calloc_r+0x12>

08006764 <__ascii_mbtowc>:
 8006764:	b082      	sub	sp, #8
 8006766:	b901      	cbnz	r1, 800676a <__ascii_mbtowc+0x6>
 8006768:	a901      	add	r1, sp, #4
 800676a:	b142      	cbz	r2, 800677e <__ascii_mbtowc+0x1a>
 800676c:	b14b      	cbz	r3, 8006782 <__ascii_mbtowc+0x1e>
 800676e:	7813      	ldrb	r3, [r2, #0]
 8006770:	600b      	str	r3, [r1, #0]
 8006772:	7812      	ldrb	r2, [r2, #0]
 8006774:	1e10      	subs	r0, r2, #0
 8006776:	bf18      	it	ne
 8006778:	2001      	movne	r0, #1
 800677a:	b002      	add	sp, #8
 800677c:	4770      	bx	lr
 800677e:	4610      	mov	r0, r2
 8006780:	e7fb      	b.n	800677a <__ascii_mbtowc+0x16>
 8006782:	f06f 0001 	mvn.w	r0, #1
 8006786:	e7f8      	b.n	800677a <__ascii_mbtowc+0x16>

08006788 <_realloc_r>:
 8006788:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800678c:	4607      	mov	r7, r0
 800678e:	4614      	mov	r4, r2
 8006790:	460d      	mov	r5, r1
 8006792:	b921      	cbnz	r1, 800679e <_realloc_r+0x16>
 8006794:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006798:	4611      	mov	r1, r2
 800679a:	f7fe bfa7 	b.w	80056ec <_malloc_r>
 800679e:	b92a      	cbnz	r2, 80067ac <_realloc_r+0x24>
 80067a0:	f7fe ff30 	bl	8005604 <_free_r>
 80067a4:	4625      	mov	r5, r4
 80067a6:	4628      	mov	r0, r5
 80067a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80067ac:	f000 f8c5 	bl	800693a <_malloc_usable_size_r>
 80067b0:	4284      	cmp	r4, r0
 80067b2:	4606      	mov	r6, r0
 80067b4:	d802      	bhi.n	80067bc <_realloc_r+0x34>
 80067b6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80067ba:	d8f4      	bhi.n	80067a6 <_realloc_r+0x1e>
 80067bc:	4621      	mov	r1, r4
 80067be:	4638      	mov	r0, r7
 80067c0:	f7fe ff94 	bl	80056ec <_malloc_r>
 80067c4:	4680      	mov	r8, r0
 80067c6:	b908      	cbnz	r0, 80067cc <_realloc_r+0x44>
 80067c8:	4645      	mov	r5, r8
 80067ca:	e7ec      	b.n	80067a6 <_realloc_r+0x1e>
 80067cc:	42b4      	cmp	r4, r6
 80067ce:	4622      	mov	r2, r4
 80067d0:	4629      	mov	r1, r5
 80067d2:	bf28      	it	cs
 80067d4:	4632      	movcs	r2, r6
 80067d6:	f7fe f91e 	bl	8004a16 <memcpy>
 80067da:	4629      	mov	r1, r5
 80067dc:	4638      	mov	r0, r7
 80067de:	f7fe ff11 	bl	8005604 <_free_r>
 80067e2:	e7f1      	b.n	80067c8 <_realloc_r+0x40>

080067e4 <__ascii_wctomb>:
 80067e4:	4603      	mov	r3, r0
 80067e6:	4608      	mov	r0, r1
 80067e8:	b141      	cbz	r1, 80067fc <__ascii_wctomb+0x18>
 80067ea:	2aff      	cmp	r2, #255	@ 0xff
 80067ec:	d904      	bls.n	80067f8 <__ascii_wctomb+0x14>
 80067ee:	228a      	movs	r2, #138	@ 0x8a
 80067f0:	601a      	str	r2, [r3, #0]
 80067f2:	f04f 30ff 	mov.w	r0, #4294967295
 80067f6:	4770      	bx	lr
 80067f8:	700a      	strb	r2, [r1, #0]
 80067fa:	2001      	movs	r0, #1
 80067fc:	4770      	bx	lr
	...

08006800 <fiprintf>:
 8006800:	b40e      	push	{r1, r2, r3}
 8006802:	b503      	push	{r0, r1, lr}
 8006804:	4601      	mov	r1, r0
 8006806:	ab03      	add	r3, sp, #12
 8006808:	4805      	ldr	r0, [pc, #20]	@ (8006820 <fiprintf+0x20>)
 800680a:	f853 2b04 	ldr.w	r2, [r3], #4
 800680e:	6800      	ldr	r0, [r0, #0]
 8006810:	9301      	str	r3, [sp, #4]
 8006812:	f7ff fcf3 	bl	80061fc <_vfiprintf_r>
 8006816:	b002      	add	sp, #8
 8006818:	f85d eb04 	ldr.w	lr, [sp], #4
 800681c:	b003      	add	sp, #12
 800681e:	4770      	bx	lr
 8006820:	20000030 	.word	0x20000030

08006824 <__swhatbuf_r>:
 8006824:	b570      	push	{r4, r5, r6, lr}
 8006826:	460c      	mov	r4, r1
 8006828:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800682c:	2900      	cmp	r1, #0
 800682e:	b096      	sub	sp, #88	@ 0x58
 8006830:	4615      	mov	r5, r2
 8006832:	461e      	mov	r6, r3
 8006834:	da0d      	bge.n	8006852 <__swhatbuf_r+0x2e>
 8006836:	89a3      	ldrh	r3, [r4, #12]
 8006838:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800683c:	f04f 0100 	mov.w	r1, #0
 8006840:	bf14      	ite	ne
 8006842:	2340      	movne	r3, #64	@ 0x40
 8006844:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8006848:	2000      	movs	r0, #0
 800684a:	6031      	str	r1, [r6, #0]
 800684c:	602b      	str	r3, [r5, #0]
 800684e:	b016      	add	sp, #88	@ 0x58
 8006850:	bd70      	pop	{r4, r5, r6, pc}
 8006852:	466a      	mov	r2, sp
 8006854:	f000 f848 	bl	80068e8 <_fstat_r>
 8006858:	2800      	cmp	r0, #0
 800685a:	dbec      	blt.n	8006836 <__swhatbuf_r+0x12>
 800685c:	9901      	ldr	r1, [sp, #4]
 800685e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8006862:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8006866:	4259      	negs	r1, r3
 8006868:	4159      	adcs	r1, r3
 800686a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800686e:	e7eb      	b.n	8006848 <__swhatbuf_r+0x24>

08006870 <__smakebuf_r>:
 8006870:	898b      	ldrh	r3, [r1, #12]
 8006872:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006874:	079d      	lsls	r5, r3, #30
 8006876:	4606      	mov	r6, r0
 8006878:	460c      	mov	r4, r1
 800687a:	d507      	bpl.n	800688c <__smakebuf_r+0x1c>
 800687c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8006880:	6023      	str	r3, [r4, #0]
 8006882:	6123      	str	r3, [r4, #16]
 8006884:	2301      	movs	r3, #1
 8006886:	6163      	str	r3, [r4, #20]
 8006888:	b003      	add	sp, #12
 800688a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800688c:	ab01      	add	r3, sp, #4
 800688e:	466a      	mov	r2, sp
 8006890:	f7ff ffc8 	bl	8006824 <__swhatbuf_r>
 8006894:	9f00      	ldr	r7, [sp, #0]
 8006896:	4605      	mov	r5, r0
 8006898:	4639      	mov	r1, r7
 800689a:	4630      	mov	r0, r6
 800689c:	f7fe ff26 	bl	80056ec <_malloc_r>
 80068a0:	b948      	cbnz	r0, 80068b6 <__smakebuf_r+0x46>
 80068a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80068a6:	059a      	lsls	r2, r3, #22
 80068a8:	d4ee      	bmi.n	8006888 <__smakebuf_r+0x18>
 80068aa:	f023 0303 	bic.w	r3, r3, #3
 80068ae:	f043 0302 	orr.w	r3, r3, #2
 80068b2:	81a3      	strh	r3, [r4, #12]
 80068b4:	e7e2      	b.n	800687c <__smakebuf_r+0xc>
 80068b6:	89a3      	ldrh	r3, [r4, #12]
 80068b8:	6020      	str	r0, [r4, #0]
 80068ba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80068be:	81a3      	strh	r3, [r4, #12]
 80068c0:	9b01      	ldr	r3, [sp, #4]
 80068c2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80068c6:	b15b      	cbz	r3, 80068e0 <__smakebuf_r+0x70>
 80068c8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80068cc:	4630      	mov	r0, r6
 80068ce:	f000 f81d 	bl	800690c <_isatty_r>
 80068d2:	b128      	cbz	r0, 80068e0 <__smakebuf_r+0x70>
 80068d4:	89a3      	ldrh	r3, [r4, #12]
 80068d6:	f023 0303 	bic.w	r3, r3, #3
 80068da:	f043 0301 	orr.w	r3, r3, #1
 80068de:	81a3      	strh	r3, [r4, #12]
 80068e0:	89a3      	ldrh	r3, [r4, #12]
 80068e2:	431d      	orrs	r5, r3
 80068e4:	81a5      	strh	r5, [r4, #12]
 80068e6:	e7cf      	b.n	8006888 <__smakebuf_r+0x18>

080068e8 <_fstat_r>:
 80068e8:	b538      	push	{r3, r4, r5, lr}
 80068ea:	4d07      	ldr	r5, [pc, #28]	@ (8006908 <_fstat_r+0x20>)
 80068ec:	2300      	movs	r3, #0
 80068ee:	4604      	mov	r4, r0
 80068f0:	4608      	mov	r0, r1
 80068f2:	4611      	mov	r1, r2
 80068f4:	602b      	str	r3, [r5, #0]
 80068f6:	f7fb fa27 	bl	8001d48 <_fstat>
 80068fa:	1c43      	adds	r3, r0, #1
 80068fc:	d102      	bne.n	8006904 <_fstat_r+0x1c>
 80068fe:	682b      	ldr	r3, [r5, #0]
 8006900:	b103      	cbz	r3, 8006904 <_fstat_r+0x1c>
 8006902:	6023      	str	r3, [r4, #0]
 8006904:	bd38      	pop	{r3, r4, r5, pc}
 8006906:	bf00      	nop
 8006908:	200014ac 	.word	0x200014ac

0800690c <_isatty_r>:
 800690c:	b538      	push	{r3, r4, r5, lr}
 800690e:	4d06      	ldr	r5, [pc, #24]	@ (8006928 <_isatty_r+0x1c>)
 8006910:	2300      	movs	r3, #0
 8006912:	4604      	mov	r4, r0
 8006914:	4608      	mov	r0, r1
 8006916:	602b      	str	r3, [r5, #0]
 8006918:	f7fb fa1c 	bl	8001d54 <_isatty>
 800691c:	1c43      	adds	r3, r0, #1
 800691e:	d102      	bne.n	8006926 <_isatty_r+0x1a>
 8006920:	682b      	ldr	r3, [r5, #0]
 8006922:	b103      	cbz	r3, 8006926 <_isatty_r+0x1a>
 8006924:	6023      	str	r3, [r4, #0]
 8006926:	bd38      	pop	{r3, r4, r5, pc}
 8006928:	200014ac 	.word	0x200014ac

0800692c <abort>:
 800692c:	b508      	push	{r3, lr}
 800692e:	2006      	movs	r0, #6
 8006930:	f000 f834 	bl	800699c <raise>
 8006934:	2001      	movs	r0, #1
 8006936:	f7fb f9e1 	bl	8001cfc <_exit>

0800693a <_malloc_usable_size_r>:
 800693a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800693e:	1f18      	subs	r0, r3, #4
 8006940:	2b00      	cmp	r3, #0
 8006942:	bfbc      	itt	lt
 8006944:	580b      	ldrlt	r3, [r1, r0]
 8006946:	18c0      	addlt	r0, r0, r3
 8006948:	4770      	bx	lr

0800694a <_raise_r>:
 800694a:	291f      	cmp	r1, #31
 800694c:	b538      	push	{r3, r4, r5, lr}
 800694e:	4605      	mov	r5, r0
 8006950:	460c      	mov	r4, r1
 8006952:	d904      	bls.n	800695e <_raise_r+0x14>
 8006954:	2316      	movs	r3, #22
 8006956:	6003      	str	r3, [r0, #0]
 8006958:	f04f 30ff 	mov.w	r0, #4294967295
 800695c:	bd38      	pop	{r3, r4, r5, pc}
 800695e:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8006960:	b112      	cbz	r2, 8006968 <_raise_r+0x1e>
 8006962:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006966:	b94b      	cbnz	r3, 800697c <_raise_r+0x32>
 8006968:	4628      	mov	r0, r5
 800696a:	f000 f831 	bl	80069d0 <_getpid_r>
 800696e:	4622      	mov	r2, r4
 8006970:	4601      	mov	r1, r0
 8006972:	4628      	mov	r0, r5
 8006974:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006978:	f000 b818 	b.w	80069ac <_kill_r>
 800697c:	2b01      	cmp	r3, #1
 800697e:	d00a      	beq.n	8006996 <_raise_r+0x4c>
 8006980:	1c59      	adds	r1, r3, #1
 8006982:	d103      	bne.n	800698c <_raise_r+0x42>
 8006984:	2316      	movs	r3, #22
 8006986:	6003      	str	r3, [r0, #0]
 8006988:	2001      	movs	r0, #1
 800698a:	e7e7      	b.n	800695c <_raise_r+0x12>
 800698c:	2100      	movs	r1, #0
 800698e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8006992:	4620      	mov	r0, r4
 8006994:	4798      	blx	r3
 8006996:	2000      	movs	r0, #0
 8006998:	e7e0      	b.n	800695c <_raise_r+0x12>
	...

0800699c <raise>:
 800699c:	4b02      	ldr	r3, [pc, #8]	@ (80069a8 <raise+0xc>)
 800699e:	4601      	mov	r1, r0
 80069a0:	6818      	ldr	r0, [r3, #0]
 80069a2:	f7ff bfd2 	b.w	800694a <_raise_r>
 80069a6:	bf00      	nop
 80069a8:	20000030 	.word	0x20000030

080069ac <_kill_r>:
 80069ac:	b538      	push	{r3, r4, r5, lr}
 80069ae:	4d07      	ldr	r5, [pc, #28]	@ (80069cc <_kill_r+0x20>)
 80069b0:	2300      	movs	r3, #0
 80069b2:	4604      	mov	r4, r0
 80069b4:	4608      	mov	r0, r1
 80069b6:	4611      	mov	r1, r2
 80069b8:	602b      	str	r3, [r5, #0]
 80069ba:	f7fb f995 	bl	8001ce8 <_kill>
 80069be:	1c43      	adds	r3, r0, #1
 80069c0:	d102      	bne.n	80069c8 <_kill_r+0x1c>
 80069c2:	682b      	ldr	r3, [r5, #0]
 80069c4:	b103      	cbz	r3, 80069c8 <_kill_r+0x1c>
 80069c6:	6023      	str	r3, [r4, #0]
 80069c8:	bd38      	pop	{r3, r4, r5, pc}
 80069ca:	bf00      	nop
 80069cc:	200014ac 	.word	0x200014ac

080069d0 <_getpid_r>:
 80069d0:	f7fb b988 	b.w	8001ce4 <_getpid>

080069d4 <_init>:
 80069d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80069d6:	bf00      	nop
 80069d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80069da:	bc08      	pop	{r3}
 80069dc:	469e      	mov	lr, r3
 80069de:	4770      	bx	lr

080069e0 <_fini>:
 80069e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80069e2:	bf00      	nop
 80069e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80069e6:	bc08      	pop	{r3}
 80069e8:	469e      	mov	lr, r3
 80069ea:	4770      	bx	lr
