
*** Running vivado
    with args -log design_1_clock_gen_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_clock_gen_0_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_clock_gen_0_0.tcl -notrace
Command: synth_design -top design_1_clock_gen_0_0 -part xc7a200tsbg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19524 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 433.539 ; gain = 102.094
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_clock_gen_0_0' [d:/AlienWare/Course/ECE532/MileStone5/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_clock_gen_0_0/synth/design_1_clock_gen_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'clock_gen_v2' [d:/AlienWare/Course/ECE532/MileStone5/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4575/hdl/clock_gen_v2.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'clock_gen_v2_S00_AXI' [d:/AlienWare/Course/ECE532/MileStone5/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4575/hdl/clock_gen_v2_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 5 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element count_all_half_slow_reg was removed.  [d:/AlienWare/Course/ECE532/MileStone5/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4575/hdl/clock_gen_v2_S00_AXI.v:1244]
WARNING: [Synth 8-6014] Unused sequential element condition_1_1_reg was removed.  [d:/AlienWare/Course/ECE532/MileStone5/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4575/hdl/clock_gen_v2_S00_AXI.v:1283]
WARNING: [Synth 8-6014] Unused sequential element condition_1_2_reg was removed.  [d:/AlienWare/Course/ECE532/MileStone5/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4575/hdl/clock_gen_v2_S00_AXI.v:1284]
WARNING: [Synth 8-6014] Unused sequential element condition_2_2_reg was removed.  [d:/AlienWare/Course/ECE532/MileStone5/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4575/hdl/clock_gen_v2_S00_AXI.v:1286]
WARNING: [Synth 8-6014] Unused sequential element condition_3_2_reg was removed.  [d:/AlienWare/Course/ECE532/MileStone5/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4575/hdl/clock_gen_v2_S00_AXI.v:1288]
WARNING: [Synth 8-6014] Unused sequential element condition_4_2_reg was removed.  [d:/AlienWare/Course/ECE532/MileStone5/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4575/hdl/clock_gen_v2_S00_AXI.v:1290]
WARNING: [Synth 8-6014] Unused sequential element condition_5_2_reg was removed.  [d:/AlienWare/Course/ECE532/MileStone5/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4575/hdl/clock_gen_v2_S00_AXI.v:1292]
WARNING: [Synth 8-6014] Unused sequential element condition_6_2_reg was removed.  [d:/AlienWare/Course/ECE532/MileStone5/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4575/hdl/clock_gen_v2_S00_AXI.v:1294]
WARNING: [Synth 8-6014] Unused sequential element condition_7_2_reg was removed.  [d:/AlienWare/Course/ECE532/MileStone5/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4575/hdl/clock_gen_v2_S00_AXI.v:1296]
WARNING: [Synth 8-6014] Unused sequential element condition_8_2_reg was removed.  [d:/AlienWare/Course/ECE532/MileStone5/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4575/hdl/clock_gen_v2_S00_AXI.v:1298]
WARNING: [Synth 8-6014] Unused sequential element condition_9_2_reg was removed.  [d:/AlienWare/Course/ECE532/MileStone5/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4575/hdl/clock_gen_v2_S00_AXI.v:1300]
WARNING: [Synth 8-6014] Unused sequential element condition_10_2_reg was removed.  [d:/AlienWare/Course/ECE532/MileStone5/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4575/hdl/clock_gen_v2_S00_AXI.v:1302]
WARNING: [Synth 8-6014] Unused sequential element condition_12_1_reg was removed.  [d:/AlienWare/Course/ECE532/MileStone5/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4575/hdl/clock_gen_v2_S00_AXI.v:1305]
WARNING: [Synth 8-6014] Unused sequential element condition_12_2_reg was removed.  [d:/AlienWare/Course/ECE532/MileStone5/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4575/hdl/clock_gen_v2_S00_AXI.v:1306]
WARNING: [Synth 8-6014] Unused sequential element condition_13_1_reg was removed.  [d:/AlienWare/Course/ECE532/MileStone5/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4575/hdl/clock_gen_v2_S00_AXI.v:1307]
WARNING: [Synth 8-6014] Unused sequential element condition_13_2_reg was removed.  [d:/AlienWare/Course/ECE532/MileStone5/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4575/hdl/clock_gen_v2_S00_AXI.v:1308]
WARNING: [Synth 8-5788] Register count_upto_all_slow_reg in module clock_gen_v2_S00_AXI is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [d:/AlienWare/Course/ECE532/MileStone5/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4575/hdl/clock_gen_v2_S00_AXI.v:1245]
WARNING: [Synth 8-5788] Register count_all_half_reg in module clock_gen_v2_S00_AXI is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [d:/AlienWare/Course/ECE532/MileStone5/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4575/hdl/clock_gen_v2_S00_AXI.v:1246]
WARNING: [Synth 8-5788] Register condition_sample_1_reg in module clock_gen_v2_S00_AXI is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [d:/AlienWare/Course/ECE532/MileStone5/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4575/hdl/clock_gen_v2_S00_AXI.v:1323]
WARNING: [Synth 8-5788] Register condition_sample_c_1_reg in module clock_gen_v2_S00_AXI is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [d:/AlienWare/Course/ECE532/MileStone5/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4575/hdl/clock_gen_v2_S00_AXI.v:1324]
WARNING: [Synth 8-5788] Register condition_sample_tr_1_reg in module clock_gen_v2_S00_AXI is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [d:/AlienWare/Course/ECE532/MileStone5/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4575/hdl/clock_gen_v2_S00_AXI.v:1325]
INFO: [Synth 8-256] done synthesizing module 'clock_gen_v2_S00_AXI' (1#1) [d:/AlienWare/Course/ECE532/MileStone5/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4575/hdl/clock_gen_v2_S00_AXI.v:4]
INFO: [Synth 8-256] done synthesizing module 'clock_gen_v2' (2#1) [d:/AlienWare/Course/ECE532/MileStone5/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4575/hdl/clock_gen_v2.v:4]
INFO: [Synth 8-256] done synthesizing module 'design_1_clock_gen_0_0' (3#1) [d:/AlienWare/Course/ECE532/MileStone5/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_clock_gen_0_0/synth/design_1_clock_gen_0_0.v:57]
WARNING: [Synth 8-3331] design clock_gen_v2_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design clock_gen_v2_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design clock_gen_v2_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design clock_gen_v2_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design clock_gen_v2_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design clock_gen_v2_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 507.625 ; gain = 176.180
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 507.625 ; gain = 176.180
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.097 . Memory (MB): peak = 892.840 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 892.840 ; gain = 561.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 892.840 ; gain = 561.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 892.840 ; gain = 561.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 892.840 ; gain = 561.395
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 18    
+---Registers : 
	               32 Bit    Registers := 94    
	                8 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 38    
+---Multipliers : 
	                32x32  Multipliers := 29    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 52    
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clock_gen_v2_S00_AXI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 18    
+---Registers : 
	               32 Bit    Registers := 94    
	                8 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 38    
+---Multipliers : 
	                32x32  Multipliers := 29    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 52    
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/AlienWare/Course/ECE532/MileStone5/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4575/hdl/clock_gen_v2_S00_AXI.v:1246]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/AlienWare/Course/ECE532/MileStone5/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4575/hdl/clock_gen_v2_S00_AXI.v:1267]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/AlienWare/Course/ECE532/MileStone5/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4575/hdl/clock_gen_v2_S00_AXI.v:1266]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/AlienWare/Course/ECE532/MileStone5/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4575/hdl/clock_gen_v2_S00_AXI.v:1249]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/AlienWare/Course/ECE532/MileStone5/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4575/hdl/clock_gen_v2_S00_AXI.v:1248]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/AlienWare/Course/ECE532/MileStone5/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4575/hdl/clock_gen_v2_S00_AXI.v:1251]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/AlienWare/Course/ECE532/MileStone5/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4575/hdl/clock_gen_v2_S00_AXI.v:1250]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/AlienWare/Course/ECE532/MileStone5/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4575/hdl/clock_gen_v2_S00_AXI.v:1253]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/AlienWare/Course/ECE532/MileStone5/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4575/hdl/clock_gen_v2_S00_AXI.v:1252]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/AlienWare/Course/ECE532/MileStone5/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4575/hdl/clock_gen_v2_S00_AXI.v:1255]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/AlienWare/Course/ECE532/MileStone5/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4575/hdl/clock_gen_v2_S00_AXI.v:1254]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/AlienWare/Course/ECE532/MileStone5/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4575/hdl/clock_gen_v2_S00_AXI.v:1257]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/AlienWare/Course/ECE532/MileStone5/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4575/hdl/clock_gen_v2_S00_AXI.v:1256]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/AlienWare/Course/ECE532/MileStone5/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4575/hdl/clock_gen_v2_S00_AXI.v:1259]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/AlienWare/Course/ECE532/MileStone5/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4575/hdl/clock_gen_v2_S00_AXI.v:1258]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/AlienWare/Course/ECE532/MileStone5/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4575/hdl/clock_gen_v2_S00_AXI.v:1261]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/AlienWare/Course/ECE532/MileStone5/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4575/hdl/clock_gen_v2_S00_AXI.v:1260]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/AlienWare/Course/ECE532/MileStone5/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4575/hdl/clock_gen_v2_S00_AXI.v:1263]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/AlienWare/Course/ECE532/MileStone5/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4575/hdl/clock_gen_v2_S00_AXI.v:1262]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/AlienWare/Course/ECE532/MileStone5/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4575/hdl/clock_gen_v2_S00_AXI.v:1265]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/AlienWare/Course/ECE532/MileStone5/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4575/hdl/clock_gen_v2_S00_AXI.v:1264]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/AlienWare/Course/ECE532/MileStone5/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4575/hdl/clock_gen_v2_S00_AXI.v:1269]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/AlienWare/Course/ECE532/MileStone5/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4575/hdl/clock_gen_v2_S00_AXI.v:1268]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/AlienWare/Course/ECE532/MileStone5/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4575/hdl/clock_gen_v2_S00_AXI.v:1273]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/AlienWare/Course/ECE532/MileStone5/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4575/hdl/clock_gen_v2_S00_AXI.v:1272]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/AlienWare/Course/ECE532/MileStone5/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4575/hdl/clock_gen_v2_S00_AXI.v:1271]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/AlienWare/Course/ECE532/MileStone5/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4575/hdl/clock_gen_v2_S00_AXI.v:1270]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/AlienWare/Course/ECE532/MileStone5/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4575/hdl/clock_gen_v2_S00_AXI.v:1247]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/AlienWare/Course/ECE532/MileStone5/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4575/hdl/clock_gen_v2_S00_AXI.v:1245]
WARNING: [Synth 8-6014] Unused sequential element count_upto_10_reg was removed.  [d:/AlienWare/Course/ECE532/MileStone5/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4575/hdl/clock_gen_v2_S00_AXI.v:1234]
WARNING: [Synth 8-6014] Unused sequential element count_upto_10_1_reg was removed.  [d:/AlienWare/Course/ECE532/MileStone5/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4575/hdl/clock_gen_v2_S00_AXI.v:1233]
WARNING: [Synth 8-6014] Unused sequential element count_upto_1_reg was removed.  [d:/AlienWare/Course/ECE532/MileStone5/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4575/hdl/clock_gen_v2_S00_AXI.v:1216]
WARNING: [Synth 8-6014] Unused sequential element count_upto_1_1_reg was removed.  [d:/AlienWare/Course/ECE532/MileStone5/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4575/hdl/clock_gen_v2_S00_AXI.v:1215]
WARNING: [Synth 8-6014] Unused sequential element count_upto_2_reg was removed.  [d:/AlienWare/Course/ECE532/MileStone5/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4575/hdl/clock_gen_v2_S00_AXI.v:1218]
WARNING: [Synth 8-6014] Unused sequential element count_upto_2_1_reg was removed.  [d:/AlienWare/Course/ECE532/MileStone5/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4575/hdl/clock_gen_v2_S00_AXI.v:1217]
WARNING: [Synth 8-6014] Unused sequential element count_upto_3_reg was removed.  [d:/AlienWare/Course/ECE532/MileStone5/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4575/hdl/clock_gen_v2_S00_AXI.v:1220]
WARNING: [Synth 8-6014] Unused sequential element count_upto_3_1_reg was removed.  [d:/AlienWare/Course/ECE532/MileStone5/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4575/hdl/clock_gen_v2_S00_AXI.v:1219]
WARNING: [Synth 8-6014] Unused sequential element count_upto_4_reg was removed.  [d:/AlienWare/Course/ECE532/MileStone5/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4575/hdl/clock_gen_v2_S00_AXI.v:1222]
WARNING: [Synth 8-6014] Unused sequential element count_upto_4_1_reg was removed.  [d:/AlienWare/Course/ECE532/MileStone5/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4575/hdl/clock_gen_v2_S00_AXI.v:1221]
WARNING: [Synth 8-6014] Unused sequential element count_upto_5_reg was removed.  [d:/AlienWare/Course/ECE532/MileStone5/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4575/hdl/clock_gen_v2_S00_AXI.v:1224]
WARNING: [Synth 8-6014] Unused sequential element count_upto_5_1_reg was removed.  [d:/AlienWare/Course/ECE532/MileStone5/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4575/hdl/clock_gen_v2_S00_AXI.v:1223]
WARNING: [Synth 8-6014] Unused sequential element count_upto_6_reg was removed.  [d:/AlienWare/Course/ECE532/MileStone5/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4575/hdl/clock_gen_v2_S00_AXI.v:1226]
WARNING: [Synth 8-6014] Unused sequential element count_upto_6_1_reg was removed.  [d:/AlienWare/Course/ECE532/MileStone5/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4575/hdl/clock_gen_v2_S00_AXI.v:1225]
WARNING: [Synth 8-6014] Unused sequential element count_upto_7_reg was removed.  [d:/AlienWare/Course/ECE532/MileStone5/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4575/hdl/clock_gen_v2_S00_AXI.v:1228]
WARNING: [Synth 8-6014] Unused sequential element count_upto_7_1_reg was removed.  [d:/AlienWare/Course/ECE532/MileStone5/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4575/hdl/clock_gen_v2_S00_AXI.v:1227]
WARNING: [Synth 8-6014] Unused sequential element count_upto_8_reg was removed.  [d:/AlienWare/Course/ECE532/MileStone5/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4575/hdl/clock_gen_v2_S00_AXI.v:1230]
WARNING: [Synth 8-6014] Unused sequential element count_upto_8_1_reg was removed.  [d:/AlienWare/Course/ECE532/MileStone5/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4575/hdl/clock_gen_v2_S00_AXI.v:1229]
WARNING: [Synth 8-6014] Unused sequential element count_upto_9_reg was removed.  [d:/AlienWare/Course/ECE532/MileStone5/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4575/hdl/clock_gen_v2_S00_AXI.v:1232]
WARNING: [Synth 8-6014] Unused sequential element count_upto_9_1_reg was removed.  [d:/AlienWare/Course/ECE532/MileStone5/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4575/hdl/clock_gen_v2_S00_AXI.v:1231]
WARNING: [Synth 8-6014] Unused sequential element count_upto_sample_reg was removed.  [d:/AlienWare/Course/ECE532/MileStone5/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4575/hdl/clock_gen_v2_S00_AXI.v:1236]
WARNING: [Synth 8-6014] Unused sequential element count_upto_sample_1_reg was removed.  [d:/AlienWare/Course/ECE532/MileStone5/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4575/hdl/clock_gen_v2_S00_AXI.v:1235]
WARNING: [Synth 8-6014] Unused sequential element count_upto_sample_tr_reg was removed.  [d:/AlienWare/Course/ECE532/MileStone5/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4575/hdl/clock_gen_v2_S00_AXI.v:1238]
WARNING: [Synth 8-6014] Unused sequential element count_upto_sample_tr_1_reg was removed.  [d:/AlienWare/Course/ECE532/MileStone5/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4575/hdl/clock_gen_v2_S00_AXI.v:1237]
WARNING: [Synth 8-6014] Unused sequential element count_upto_sample_c_reg was removed.  [d:/AlienWare/Course/ECE532/MileStone5/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4575/hdl/clock_gen_v2_S00_AXI.v:1240]
WARNING: [Synth 8-6014] Unused sequential element count_upto_sample_c_1_reg was removed.  [d:/AlienWare/Course/ECE532/MileStone5/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4575/hdl/clock_gen_v2_S00_AXI.v:1239]
DSP Report: Generating DSP count_all_half1, operation Mode is: A*B.
DSP Report: operator count_all_half1 is absorbed into DSP count_all_half1.
DSP Report: operator count_all_half1 is absorbed into DSP count_all_half1.
DSP Report: Generating DSP count_all_half1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator count_all_half1 is absorbed into DSP count_all_half1.
DSP Report: operator count_all_half1 is absorbed into DSP count_all_half1.
DSP Report: Generating DSP count_all_half1, operation Mode is: A*B.
DSP Report: operator count_all_half1 is absorbed into DSP count_all_half1.
DSP Report: operator count_all_half1 is absorbed into DSP count_all_half1.
DSP Report: Generating DSP count_all_half1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator count_all_half1 is absorbed into DSP count_all_half1.
DSP Report: operator count_all_half1 is absorbed into DSP count_all_half1.
DSP Report: Generating DSP count_upto_100, operation Mode is: A*B.
DSP Report: operator count_upto_100 is absorbed into DSP count_upto_100.
DSP Report: operator count_upto_100 is absorbed into DSP count_upto_100.
DSP Report: Generating DSP count_upto_100, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator count_upto_100 is absorbed into DSP count_upto_100.
DSP Report: operator count_upto_100 is absorbed into DSP count_upto_100.
DSP Report: Generating DSP count_upto_100, operation Mode is: A*B.
DSP Report: operator count_upto_100 is absorbed into DSP count_upto_100.
DSP Report: operator count_upto_100 is absorbed into DSP count_upto_100.
DSP Report: Generating DSP count_upto_100, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator count_upto_100 is absorbed into DSP count_upto_100.
DSP Report: operator count_upto_100 is absorbed into DSP count_upto_100.
DSP Report: Generating DSP count_upto_10_10, operation Mode is: A*B.
DSP Report: operator count_upto_10_10 is absorbed into DSP count_upto_10_10.
DSP Report: operator count_upto_10_10 is absorbed into DSP count_upto_10_10.
DSP Report: Generating DSP count_upto_10_10, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator count_upto_10_10 is absorbed into DSP count_upto_10_10.
DSP Report: operator count_upto_10_10 is absorbed into DSP count_upto_10_10.
DSP Report: Generating DSP count_upto_10_10, operation Mode is: A*B.
DSP Report: operator count_upto_10_10 is absorbed into DSP count_upto_10_10.
DSP Report: operator count_upto_10_10 is absorbed into DSP count_upto_10_10.
DSP Report: Generating DSP count_upto_10_10, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator count_upto_10_10 is absorbed into DSP count_upto_10_10.
DSP Report: operator count_upto_10_10 is absorbed into DSP count_upto_10_10.
DSP Report: Generating DSP count_upto_10, operation Mode is: A*B.
DSP Report: operator count_upto_10 is absorbed into DSP count_upto_10.
DSP Report: operator count_upto_10 is absorbed into DSP count_upto_10.
DSP Report: Generating DSP count_upto_10, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator count_upto_10 is absorbed into DSP count_upto_10.
DSP Report: operator count_upto_10 is absorbed into DSP count_upto_10.
DSP Report: Generating DSP count_upto_10, operation Mode is: A*B.
DSP Report: operator count_upto_10 is absorbed into DSP count_upto_10.
DSP Report: operator count_upto_10 is absorbed into DSP count_upto_10.
DSP Report: Generating DSP count_upto_10, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator count_upto_10 is absorbed into DSP count_upto_10.
DSP Report: operator count_upto_10 is absorbed into DSP count_upto_10.
DSP Report: Generating DSP count_upto_1_10, operation Mode is: A*B.
DSP Report: operator count_upto_1_10 is absorbed into DSP count_upto_1_10.
DSP Report: operator count_upto_1_10 is absorbed into DSP count_upto_1_10.
DSP Report: Generating DSP count_upto_1_10, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator count_upto_1_10 is absorbed into DSP count_upto_1_10.
DSP Report: operator count_upto_1_10 is absorbed into DSP count_upto_1_10.
DSP Report: Generating DSP count_upto_1_10, operation Mode is: A*B.
DSP Report: operator count_upto_1_10 is absorbed into DSP count_upto_1_10.
DSP Report: operator count_upto_1_10 is absorbed into DSP count_upto_1_10.
DSP Report: Generating DSP count_upto_1_10, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator count_upto_1_10 is absorbed into DSP count_upto_1_10.
DSP Report: operator count_upto_1_10 is absorbed into DSP count_upto_1_10.
DSP Report: Generating DSP count_upto_20, operation Mode is: A*B.
DSP Report: operator count_upto_20 is absorbed into DSP count_upto_20.
DSP Report: operator count_upto_20 is absorbed into DSP count_upto_20.
DSP Report: Generating DSP count_upto_20, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator count_upto_20 is absorbed into DSP count_upto_20.
DSP Report: operator count_upto_20 is absorbed into DSP count_upto_20.
DSP Report: Generating DSP count_upto_20, operation Mode is: A*B.
DSP Report: operator count_upto_20 is absorbed into DSP count_upto_20.
DSP Report: operator count_upto_20 is absorbed into DSP count_upto_20.
DSP Report: Generating DSP count_upto_20, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator count_upto_20 is absorbed into DSP count_upto_20.
DSP Report: operator count_upto_20 is absorbed into DSP count_upto_20.
DSP Report: Generating DSP count_upto_2_10, operation Mode is: A*B.
DSP Report: operator count_upto_2_10 is absorbed into DSP count_upto_2_10.
DSP Report: operator count_upto_2_10 is absorbed into DSP count_upto_2_10.
DSP Report: Generating DSP count_upto_2_10, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator count_upto_2_10 is absorbed into DSP count_upto_2_10.
DSP Report: operator count_upto_2_10 is absorbed into DSP count_upto_2_10.
DSP Report: Generating DSP count_upto_2_10, operation Mode is: A*B.
DSP Report: operator count_upto_2_10 is absorbed into DSP count_upto_2_10.
DSP Report: operator count_upto_2_10 is absorbed into DSP count_upto_2_10.
DSP Report: Generating DSP count_upto_2_10, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator count_upto_2_10 is absorbed into DSP count_upto_2_10.
DSP Report: operator count_upto_2_10 is absorbed into DSP count_upto_2_10.
DSP Report: Generating DSP count_upto_30, operation Mode is: A*B.
DSP Report: operator count_upto_30 is absorbed into DSP count_upto_30.
DSP Report: operator count_upto_30 is absorbed into DSP count_upto_30.
DSP Report: Generating DSP count_upto_30, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator count_upto_30 is absorbed into DSP count_upto_30.
DSP Report: operator count_upto_30 is absorbed into DSP count_upto_30.
DSP Report: Generating DSP count_upto_30, operation Mode is: A*B.
DSP Report: operator count_upto_30 is absorbed into DSP count_upto_30.
DSP Report: operator count_upto_30 is absorbed into DSP count_upto_30.
DSP Report: Generating DSP count_upto_30, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator count_upto_30 is absorbed into DSP count_upto_30.
DSP Report: operator count_upto_30 is absorbed into DSP count_upto_30.
DSP Report: Generating DSP count_upto_3_10, operation Mode is: A*B.
DSP Report: operator count_upto_3_10 is absorbed into DSP count_upto_3_10.
DSP Report: operator count_upto_3_10 is absorbed into DSP count_upto_3_10.
DSP Report: Generating DSP count_upto_3_10, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator count_upto_3_10 is absorbed into DSP count_upto_3_10.
DSP Report: operator count_upto_3_10 is absorbed into DSP count_upto_3_10.
DSP Report: Generating DSP count_upto_3_10, operation Mode is: A*B.
DSP Report: operator count_upto_3_10 is absorbed into DSP count_upto_3_10.
DSP Report: operator count_upto_3_10 is absorbed into DSP count_upto_3_10.
DSP Report: Generating DSP count_upto_3_10, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator count_upto_3_10 is absorbed into DSP count_upto_3_10.
DSP Report: operator count_upto_3_10 is absorbed into DSP count_upto_3_10.
DSP Report: Generating DSP count_upto_40, operation Mode is: A*B.
DSP Report: operator count_upto_40 is absorbed into DSP count_upto_40.
DSP Report: operator count_upto_40 is absorbed into DSP count_upto_40.
DSP Report: Generating DSP count_upto_40, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator count_upto_40 is absorbed into DSP count_upto_40.
DSP Report: operator count_upto_40 is absorbed into DSP count_upto_40.
DSP Report: Generating DSP count_upto_40, operation Mode is: A*B.
DSP Report: operator count_upto_40 is absorbed into DSP count_upto_40.
DSP Report: operator count_upto_40 is absorbed into DSP count_upto_40.
DSP Report: Generating DSP count_upto_40, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator count_upto_40 is absorbed into DSP count_upto_40.
DSP Report: operator count_upto_40 is absorbed into DSP count_upto_40.
DSP Report: Generating DSP count_upto_4_10, operation Mode is: A*B.
DSP Report: operator count_upto_4_10 is absorbed into DSP count_upto_4_10.
DSP Report: operator count_upto_4_10 is absorbed into DSP count_upto_4_10.
DSP Report: Generating DSP count_upto_4_10, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator count_upto_4_10 is absorbed into DSP count_upto_4_10.
DSP Report: operator count_upto_4_10 is absorbed into DSP count_upto_4_10.
DSP Report: Generating DSP count_upto_4_10, operation Mode is: A*B.
DSP Report: operator count_upto_4_10 is absorbed into DSP count_upto_4_10.
DSP Report: operator count_upto_4_10 is absorbed into DSP count_upto_4_10.
DSP Report: Generating DSP count_upto_4_10, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator count_upto_4_10 is absorbed into DSP count_upto_4_10.
DSP Report: operator count_upto_4_10 is absorbed into DSP count_upto_4_10.
DSP Report: Generating DSP count_upto_50, operation Mode is: A*B.
DSP Report: operator count_upto_50 is absorbed into DSP count_upto_50.
DSP Report: operator count_upto_50 is absorbed into DSP count_upto_50.
DSP Report: Generating DSP count_upto_50, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator count_upto_50 is absorbed into DSP count_upto_50.
DSP Report: operator count_upto_50 is absorbed into DSP count_upto_50.
DSP Report: Generating DSP count_upto_50, operation Mode is: A*B.
DSP Report: operator count_upto_50 is absorbed into DSP count_upto_50.
DSP Report: operator count_upto_50 is absorbed into DSP count_upto_50.
DSP Report: Generating DSP count_upto_50, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator count_upto_50 is absorbed into DSP count_upto_50.
DSP Report: operator count_upto_50 is absorbed into DSP count_upto_50.
DSP Report: Generating DSP count_upto_5_10, operation Mode is: A*B.
DSP Report: operator count_upto_5_10 is absorbed into DSP count_upto_5_10.
DSP Report: operator count_upto_5_10 is absorbed into DSP count_upto_5_10.
DSP Report: Generating DSP count_upto_5_10, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator count_upto_5_10 is absorbed into DSP count_upto_5_10.
DSP Report: operator count_upto_5_10 is absorbed into DSP count_upto_5_10.
DSP Report: Generating DSP count_upto_5_10, operation Mode is: A*B.
DSP Report: operator count_upto_5_10 is absorbed into DSP count_upto_5_10.
DSP Report: operator count_upto_5_10 is absorbed into DSP count_upto_5_10.
DSP Report: Generating DSP count_upto_5_10, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator count_upto_5_10 is absorbed into DSP count_upto_5_10.
DSP Report: operator count_upto_5_10 is absorbed into DSP count_upto_5_10.
DSP Report: Generating DSP count_upto_60, operation Mode is: A*B.
DSP Report: operator count_upto_60 is absorbed into DSP count_upto_60.
DSP Report: operator count_upto_60 is absorbed into DSP count_upto_60.
DSP Report: Generating DSP count_upto_60, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator count_upto_60 is absorbed into DSP count_upto_60.
DSP Report: operator count_upto_60 is absorbed into DSP count_upto_60.
DSP Report: Generating DSP count_upto_60, operation Mode is: A*B.
DSP Report: operator count_upto_60 is absorbed into DSP count_upto_60.
DSP Report: operator count_upto_60 is absorbed into DSP count_upto_60.
DSP Report: Generating DSP count_upto_60, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator count_upto_60 is absorbed into DSP count_upto_60.
DSP Report: operator count_upto_60 is absorbed into DSP count_upto_60.
DSP Report: Generating DSP count_upto_6_10, operation Mode is: A*B.
DSP Report: operator count_upto_6_10 is absorbed into DSP count_upto_6_10.
DSP Report: operator count_upto_6_10 is absorbed into DSP count_upto_6_10.
DSP Report: Generating DSP count_upto_6_10, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator count_upto_6_10 is absorbed into DSP count_upto_6_10.
DSP Report: operator count_upto_6_10 is absorbed into DSP count_upto_6_10.
DSP Report: Generating DSP count_upto_6_10, operation Mode is: A*B.
DSP Report: operator count_upto_6_10 is absorbed into DSP count_upto_6_10.
DSP Report: operator count_upto_6_10 is absorbed into DSP count_upto_6_10.
DSP Report: Generating DSP count_upto_6_10, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator count_upto_6_10 is absorbed into DSP count_upto_6_10.
DSP Report: operator count_upto_6_10 is absorbed into DSP count_upto_6_10.
DSP Report: Generating DSP count_upto_70, operation Mode is: A*B.
DSP Report: operator count_upto_70 is absorbed into DSP count_upto_70.
DSP Report: operator count_upto_70 is absorbed into DSP count_upto_70.
DSP Report: Generating DSP count_upto_70, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator count_upto_70 is absorbed into DSP count_upto_70.
DSP Report: operator count_upto_70 is absorbed into DSP count_upto_70.
DSP Report: Generating DSP count_upto_70, operation Mode is: A*B.
DSP Report: operator count_upto_70 is absorbed into DSP count_upto_70.
DSP Report: operator count_upto_70 is absorbed into DSP count_upto_70.
DSP Report: Generating DSP count_upto_70, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator count_upto_70 is absorbed into DSP count_upto_70.
DSP Report: operator count_upto_70 is absorbed into DSP count_upto_70.
DSP Report: Generating DSP count_upto_7_10, operation Mode is: A*B.
DSP Report: operator count_upto_7_10 is absorbed into DSP count_upto_7_10.
DSP Report: operator count_upto_7_10 is absorbed into DSP count_upto_7_10.
DSP Report: Generating DSP count_upto_7_10, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator count_upto_7_10 is absorbed into DSP count_upto_7_10.
DSP Report: operator count_upto_7_10 is absorbed into DSP count_upto_7_10.
DSP Report: Generating DSP count_upto_7_10, operation Mode is: A*B.
DSP Report: operator count_upto_7_10 is absorbed into DSP count_upto_7_10.
DSP Report: operator count_upto_7_10 is absorbed into DSP count_upto_7_10.
DSP Report: Generating DSP count_upto_7_10, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator count_upto_7_10 is absorbed into DSP count_upto_7_10.
DSP Report: operator count_upto_7_10 is absorbed into DSP count_upto_7_10.
DSP Report: Generating DSP count_upto_80, operation Mode is: A*B.
DSP Report: operator count_upto_80 is absorbed into DSP count_upto_80.
DSP Report: operator count_upto_80 is absorbed into DSP count_upto_80.
DSP Report: Generating DSP count_upto_80, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator count_upto_80 is absorbed into DSP count_upto_80.
DSP Report: operator count_upto_80 is absorbed into DSP count_upto_80.
DSP Report: Generating DSP count_upto_80, operation Mode is: A*B.
DSP Report: operator count_upto_80 is absorbed into DSP count_upto_80.
DSP Report: operator count_upto_80 is absorbed into DSP count_upto_80.
DSP Report: Generating DSP count_upto_80, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator count_upto_80 is absorbed into DSP count_upto_80.
DSP Report: operator count_upto_80 is absorbed into DSP count_upto_80.
DSP Report: Generating DSP count_upto_8_10, operation Mode is: A*B.
DSP Report: operator count_upto_8_10 is absorbed into DSP count_upto_8_10.
DSP Report: operator count_upto_8_10 is absorbed into DSP count_upto_8_10.
DSP Report: Generating DSP count_upto_8_10, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator count_upto_8_10 is absorbed into DSP count_upto_8_10.
DSP Report: operator count_upto_8_10 is absorbed into DSP count_upto_8_10.
DSP Report: Generating DSP count_upto_8_10, operation Mode is: A*B.
DSP Report: operator count_upto_8_10 is absorbed into DSP count_upto_8_10.
DSP Report: operator count_upto_8_10 is absorbed into DSP count_upto_8_10.
DSP Report: Generating DSP count_upto_8_10, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator count_upto_8_10 is absorbed into DSP count_upto_8_10.
DSP Report: operator count_upto_8_10 is absorbed into DSP count_upto_8_10.
DSP Report: Generating DSP count_upto_90, operation Mode is: A*B.
DSP Report: operator count_upto_90 is absorbed into DSP count_upto_90.
DSP Report: operator count_upto_90 is absorbed into DSP count_upto_90.
DSP Report: Generating DSP count_upto_90, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator count_upto_90 is absorbed into DSP count_upto_90.
DSP Report: operator count_upto_90 is absorbed into DSP count_upto_90.
DSP Report: Generating DSP count_upto_90, operation Mode is: A*B.
DSP Report: operator count_upto_90 is absorbed into DSP count_upto_90.
DSP Report: operator count_upto_90 is absorbed into DSP count_upto_90.
DSP Report: Generating DSP count_upto_90, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator count_upto_90 is absorbed into DSP count_upto_90.
DSP Report: operator count_upto_90 is absorbed into DSP count_upto_90.
DSP Report: Generating DSP count_upto_9_10, operation Mode is: A*B.
DSP Report: operator count_upto_9_10 is absorbed into DSP count_upto_9_10.
DSP Report: operator count_upto_9_10 is absorbed into DSP count_upto_9_10.
DSP Report: Generating DSP count_upto_9_10, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator count_upto_9_10 is absorbed into DSP count_upto_9_10.
DSP Report: operator count_upto_9_10 is absorbed into DSP count_upto_9_10.
DSP Report: Generating DSP count_upto_9_10, operation Mode is: A*B.
DSP Report: operator count_upto_9_10 is absorbed into DSP count_upto_9_10.
DSP Report: operator count_upto_9_10 is absorbed into DSP count_upto_9_10.
DSP Report: Generating DSP count_upto_9_10, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator count_upto_9_10 is absorbed into DSP count_upto_9_10.
DSP Report: operator count_upto_9_10 is absorbed into DSP count_upto_9_10.
DSP Report: Generating DSP count_upto_sample0, operation Mode is: A*B.
DSP Report: operator count_upto_sample0 is absorbed into DSP count_upto_sample0.
DSP Report: operator count_upto_sample0 is absorbed into DSP count_upto_sample0.
DSP Report: Generating DSP count_upto_sample0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator count_upto_sample0 is absorbed into DSP count_upto_sample0.
DSP Report: operator count_upto_sample0 is absorbed into DSP count_upto_sample0.
DSP Report: Generating DSP count_upto_sample0, operation Mode is: A*B.
DSP Report: operator count_upto_sample0 is absorbed into DSP count_upto_sample0.
DSP Report: operator count_upto_sample0 is absorbed into DSP count_upto_sample0.
DSP Report: Generating DSP count_upto_sample0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator count_upto_sample0 is absorbed into DSP count_upto_sample0.
DSP Report: operator count_upto_sample0 is absorbed into DSP count_upto_sample0.
DSP Report: Generating DSP count_upto_sample_10, operation Mode is: A*B.
DSP Report: operator count_upto_sample_10 is absorbed into DSP count_upto_sample_10.
DSP Report: operator count_upto_sample_10 is absorbed into DSP count_upto_sample_10.
DSP Report: Generating DSP count_upto_sample_10, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator count_upto_sample_10 is absorbed into DSP count_upto_sample_10.
DSP Report: operator count_upto_sample_10 is absorbed into DSP count_upto_sample_10.
DSP Report: Generating DSP count_upto_sample_10, operation Mode is: A*B.
DSP Report: operator count_upto_sample_10 is absorbed into DSP count_upto_sample_10.
DSP Report: operator count_upto_sample_10 is absorbed into DSP count_upto_sample_10.
DSP Report: Generating DSP count_upto_sample_10, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator count_upto_sample_10 is absorbed into DSP count_upto_sample_10.
DSP Report: operator count_upto_sample_10 is absorbed into DSP count_upto_sample_10.
DSP Report: Generating DSP count_upto_sample_tr0, operation Mode is: A*B.
DSP Report: operator count_upto_sample_tr0 is absorbed into DSP count_upto_sample_tr0.
DSP Report: operator count_upto_sample_tr0 is absorbed into DSP count_upto_sample_tr0.
DSP Report: Generating DSP count_upto_sample_tr0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator count_upto_sample_tr0 is absorbed into DSP count_upto_sample_tr0.
DSP Report: operator count_upto_sample_tr0 is absorbed into DSP count_upto_sample_tr0.
DSP Report: Generating DSP count_upto_sample_tr0, operation Mode is: A*B.
DSP Report: operator count_upto_sample_tr0 is absorbed into DSP count_upto_sample_tr0.
DSP Report: operator count_upto_sample_tr0 is absorbed into DSP count_upto_sample_tr0.
DSP Report: Generating DSP count_upto_sample_tr0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator count_upto_sample_tr0 is absorbed into DSP count_upto_sample_tr0.
DSP Report: operator count_upto_sample_tr0 is absorbed into DSP count_upto_sample_tr0.
DSP Report: Generating DSP count_upto_sample_tr_10, operation Mode is: A*B.
DSP Report: operator count_upto_sample_tr_10 is absorbed into DSP count_upto_sample_tr_10.
DSP Report: operator count_upto_sample_tr_10 is absorbed into DSP count_upto_sample_tr_10.
DSP Report: Generating DSP count_upto_sample_tr_10, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator count_upto_sample_tr_10 is absorbed into DSP count_upto_sample_tr_10.
DSP Report: operator count_upto_sample_tr_10 is absorbed into DSP count_upto_sample_tr_10.
DSP Report: Generating DSP count_upto_sample_tr_10, operation Mode is: A*B.
DSP Report: operator count_upto_sample_tr_10 is absorbed into DSP count_upto_sample_tr_10.
DSP Report: operator count_upto_sample_tr_10 is absorbed into DSP count_upto_sample_tr_10.
DSP Report: Generating DSP count_upto_sample_tr_10, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator count_upto_sample_tr_10 is absorbed into DSP count_upto_sample_tr_10.
DSP Report: operator count_upto_sample_tr_10 is absorbed into DSP count_upto_sample_tr_10.
DSP Report: Generating DSP count_upto_sample_c0, operation Mode is: A*B.
DSP Report: operator count_upto_sample_c0 is absorbed into DSP count_upto_sample_c0.
DSP Report: operator count_upto_sample_c0 is absorbed into DSP count_upto_sample_c0.
DSP Report: Generating DSP count_upto_sample_c0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator count_upto_sample_c0 is absorbed into DSP count_upto_sample_c0.
DSP Report: operator count_upto_sample_c0 is absorbed into DSP count_upto_sample_c0.
DSP Report: Generating DSP count_upto_sample_c0, operation Mode is: A*B.
DSP Report: operator count_upto_sample_c0 is absorbed into DSP count_upto_sample_c0.
DSP Report: operator count_upto_sample_c0 is absorbed into DSP count_upto_sample_c0.
DSP Report: Generating DSP count_upto_sample_c0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator count_upto_sample_c0 is absorbed into DSP count_upto_sample_c0.
DSP Report: operator count_upto_sample_c0 is absorbed into DSP count_upto_sample_c0.
DSP Report: Generating DSP count_upto_sample_c_10, operation Mode is: A*B.
DSP Report: operator count_upto_sample_c_10 is absorbed into DSP count_upto_sample_c_10.
DSP Report: operator count_upto_sample_c_10 is absorbed into DSP count_upto_sample_c_10.
DSP Report: Generating DSP count_upto_sample_c_10, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator count_upto_sample_c_10 is absorbed into DSP count_upto_sample_c_10.
DSP Report: operator count_upto_sample_c_10 is absorbed into DSP count_upto_sample_c_10.
DSP Report: Generating DSP count_upto_sample_c_10, operation Mode is: A*B.
DSP Report: operator count_upto_sample_c_10 is absorbed into DSP count_upto_sample_c_10.
DSP Report: operator count_upto_sample_c_10 is absorbed into DSP count_upto_sample_c_10.
DSP Report: Generating DSP count_upto_sample_c_10, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator count_upto_sample_c_10 is absorbed into DSP count_upto_sample_c_10.
DSP Report: operator count_upto_sample_c_10 is absorbed into DSP count_upto_sample_c_10.
DSP Report: Generating DSP count_upto_all1, operation Mode is: A*B.
DSP Report: operator count_upto_all1 is absorbed into DSP count_upto_all1.
DSP Report: operator count_upto_all1 is absorbed into DSP count_upto_all1.
DSP Report: Generating DSP count_upto_all1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator count_upto_all1 is absorbed into DSP count_upto_all1.
DSP Report: operator count_upto_all1 is absorbed into DSP count_upto_all1.
DSP Report: Generating DSP count_upto_all1, operation Mode is: A*B.
DSP Report: operator count_upto_all1 is absorbed into DSP count_upto_all1.
DSP Report: operator count_upto_all1 is absorbed into DSP count_upto_all1.
DSP Report: Generating DSP count_upto_all1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator count_upto_all1 is absorbed into DSP count_upto_all1.
DSP Report: operator count_upto_all1 is absorbed into DSP count_upto_all1.
DSP Report: Generating DSP count_upto_all_slow1, operation Mode is: A*B.
DSP Report: operator count_upto_all_slow1 is absorbed into DSP count_upto_all_slow1.
DSP Report: operator count_upto_all_slow1 is absorbed into DSP count_upto_all_slow1.
DSP Report: Generating DSP count_upto_all_slow1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator count_upto_all_slow1 is absorbed into DSP count_upto_all_slow1.
DSP Report: operator count_upto_all_slow1 is absorbed into DSP count_upto_all_slow1.
DSP Report: Generating DSP count_upto_all_slow1, operation Mode is: A*B.
DSP Report: operator count_upto_all_slow1 is absorbed into DSP count_upto_all_slow1.
DSP Report: operator count_upto_all_slow1 is absorbed into DSP count_upto_all_slow1.
DSP Report: Generating DSP count_upto_all_slow1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator count_upto_all_slow1 is absorbed into DSP count_upto_all_slow1.
DSP Report: operator count_upto_all_slow1 is absorbed into DSP count_upto_all_slow1.
WARNING: [Synth 8-3331] design clock_gen_v2_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design clock_gen_v2_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design clock_gen_v2_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design clock_gen_v2_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design clock_gen_v2_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design clock_gen_v2_S00_AXI has unconnected port S_AXI_ARPROT[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/clock_gen_v2_S00_AXI_inst /null_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inst/clock_gen_v2_S00_AXI_inst /enable_reg)
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v2_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/clock_gen_v2_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/clock_gen_v2_S00_AXI_inst /\axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/clock_gen_v2_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/clock_gen_v2_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/clock_gen_v2_S00_AXI_inst /\axi_bresp_reg[1] )
WARNING: [Synth 8-3332] Sequential element (axi_awaddr_reg[1]) is unused and will be removed from module clock_gen_v2_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (axi_awaddr_reg[0]) is unused and will be removed from module clock_gen_v2_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (enable_reg) is unused and will be removed from module clock_gen_v2_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (null_reg) is unused and will be removed from module clock_gen_v2_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (count_upto_10_reg[47]) is unused and will be removed from module clock_gen_v2_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (count_upto_10_reg[46]) is unused and will be removed from module clock_gen_v2_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (count_upto_10_reg[45]) is unused and will be removed from module clock_gen_v2_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (count_upto_10_reg[44]) is unused and will be removed from module clock_gen_v2_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (count_upto_10_reg[43]) is unused and will be removed from module clock_gen_v2_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (count_upto_10_reg[42]) is unused and will be removed from module clock_gen_v2_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (count_upto_10_reg[41]) is unused and will be removed from module clock_gen_v2_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (count_upto_10_reg[40]) is unused and will be removed from module clock_gen_v2_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (count_upto_10_reg[39]) is unused and will be removed from module clock_gen_v2_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (count_upto_10_reg[38]) is unused and will be removed from module clock_gen_v2_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (count_upto_10_reg[37]) is unused and will be removed from module clock_gen_v2_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (count_upto_10_reg[36]) is unused and will be removed from module clock_gen_v2_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (count_upto_10_reg[35]) is unused and will be removed from module clock_gen_v2_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (count_upto_10_reg[34]) is unused and will be removed from module clock_gen_v2_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (count_upto_10_reg[33]) is unused and will be removed from module clock_gen_v2_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (count_upto_10_reg[32]) is unused and will be removed from module clock_gen_v2_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (count_upto_10_reg[31]) is unused and will be removed from module clock_gen_v2_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (count_upto_10_reg[30]) is unused and will be removed from module clock_gen_v2_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (count_upto_10_reg[29]) is unused and will be removed from module clock_gen_v2_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (count_upto_10_reg[28]) is unused and will be removed from module clock_gen_v2_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (count_upto_10_reg[27]) is unused and will be removed from module clock_gen_v2_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (count_upto_10_reg[26]) is unused and will be removed from module clock_gen_v2_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (count_upto_10_reg[25]) is unused and will be removed from module clock_gen_v2_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (count_upto_10_reg[24]) is unused and will be removed from module clock_gen_v2_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (count_upto_10_reg[23]) is unused and will be removed from module clock_gen_v2_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (count_upto_10_reg[22]) is unused and will be removed from module clock_gen_v2_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (count_upto_10_reg[21]) is unused and will be removed from module clock_gen_v2_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (count_upto_10_reg[20]) is unused and will be removed from module clock_gen_v2_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (count_upto_10_reg[19]) is unused and will be removed from module clock_gen_v2_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (count_upto_10_reg[18]) is unused and will be removed from module clock_gen_v2_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (count_upto_10_reg[17]) is unused and will be removed from module clock_gen_v2_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (count_upto_10_reg[16]) is unused and will be removed from module clock_gen_v2_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (count_upto_10_reg[15]) is unused and will be removed from module clock_gen_v2_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (count_upto_10_reg[47]__0) is unused and will be removed from module clock_gen_v2_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (count_upto_10_reg[46]__0) is unused and will be removed from module clock_gen_v2_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (count_upto_10_reg[45]__0) is unused and will be removed from module clock_gen_v2_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (count_upto_10_reg[44]__0) is unused and will be removed from module clock_gen_v2_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (count_upto_10_reg[43]__0) is unused and will be removed from module clock_gen_v2_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (count_upto_10_reg[42]__0) is unused and will be removed from module clock_gen_v2_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (count_upto_10_reg[41]__0) is unused and will be removed from module clock_gen_v2_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (count_upto_10_reg[40]__0) is unused and will be removed from module clock_gen_v2_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (count_upto_10_reg[39]__0) is unused and will be removed from module clock_gen_v2_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (count_upto_10_reg[38]__0) is unused and will be removed from module clock_gen_v2_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (count_upto_10_reg[37]__0) is unused and will be removed from module clock_gen_v2_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (count_upto_10_reg[36]__0) is unused and will be removed from module clock_gen_v2_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (count_upto_10_reg[35]__0) is unused and will be removed from module clock_gen_v2_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (count_upto_10_reg[34]__0) is unused and will be removed from module clock_gen_v2_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (count_upto_10_reg[33]__0) is unused and will be removed from module clock_gen_v2_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (count_upto_10_reg[32]__0) is unused and will be removed from module clock_gen_v2_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (count_upto_10_reg[31]__0) is unused and will be removed from module clock_gen_v2_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (count_upto_10_reg[30]__0) is unused and will be removed from module clock_gen_v2_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (count_upto_10_reg[29]__0) is unused and will be removed from module clock_gen_v2_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (count_upto_10_reg[28]__0) is unused and will be removed from module clock_gen_v2_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (count_upto_10_reg[27]__0) is unused and will be removed from module clock_gen_v2_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (count_upto_10_reg[26]__0) is unused and will be removed from module clock_gen_v2_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (count_upto_10_reg[25]__0) is unused and will be removed from module clock_gen_v2_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (count_upto_10_reg[24]__0) is unused and will be removed from module clock_gen_v2_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (count_upto_10_reg[23]__0) is unused and will be removed from module clock_gen_v2_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (count_upto_10_reg[22]__0) is unused and will be removed from module clock_gen_v2_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (count_upto_10_reg[21]__0) is unused and will be removed from module clock_gen_v2_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (count_upto_10_reg[20]__0) is unused and will be removed from module clock_gen_v2_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (count_upto_10_reg[19]__0) is unused and will be removed from module clock_gen_v2_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (count_upto_10_reg[18]__0) is unused and will be removed from module clock_gen_v2_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (count_upto_10_reg[17]__0) is unused and will be removed from module clock_gen_v2_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (count_upto_10_reg[16]__0) is unused and will be removed from module clock_gen_v2_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (count_upto_10_reg[15]__0) is unused and will be removed from module clock_gen_v2_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (count_upto_10_reg[14]__0) is unused and will be removed from module clock_gen_v2_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (count_upto_10_reg[13]__0) is unused and will be removed from module clock_gen_v2_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (count_upto_10_reg[12]__0) is unused and will be removed from module clock_gen_v2_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (count_upto_10_reg[11]__0) is unused and will be removed from module clock_gen_v2_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (count_upto_10_reg[10]__0) is unused and will be removed from module clock_gen_v2_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (count_upto_10_reg[9]__0) is unused and will be removed from module clock_gen_v2_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (count_upto_10_reg[8]__0) is unused and will be removed from module clock_gen_v2_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (count_upto_10_reg[7]__0) is unused and will be removed from module clock_gen_v2_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (count_upto_10_reg[6]__0) is unused and will be removed from module clock_gen_v2_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (count_upto_10_reg[5]__0) is unused and will be removed from module clock_gen_v2_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (count_upto_10_reg[4]__0) is unused and will be removed from module clock_gen_v2_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (count_upto_10_reg[3]__0) is unused and will be removed from module clock_gen_v2_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (count_upto_10_reg[2]__0) is unused and will be removed from module clock_gen_v2_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (count_upto_10_reg[1]__0) is unused and will be removed from module clock_gen_v2_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (count_upto_10_reg[0]__0) is unused and will be removed from module clock_gen_v2_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (count_upto_10_reg[47]__1) is unused and will be removed from module clock_gen_v2_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (count_upto_10_reg[46]__1) is unused and will be removed from module clock_gen_v2_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (count_upto_10_reg[45]__1) is unused and will be removed from module clock_gen_v2_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (count_upto_10_reg[44]__1) is unused and will be removed from module clock_gen_v2_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (count_upto_10_reg[43]__1) is unused and will be removed from module clock_gen_v2_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (count_upto_10_reg[42]__1) is unused and will be removed from module clock_gen_v2_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (count_upto_10_reg[41]__1) is unused and will be removed from module clock_gen_v2_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (count_upto_10_reg[40]__1) is unused and will be removed from module clock_gen_v2_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (count_upto_10_reg[39]__1) is unused and will be removed from module clock_gen_v2_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (count_upto_10_reg[38]__1) is unused and will be removed from module clock_gen_v2_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (count_upto_10_reg[37]__1) is unused and will be removed from module clock_gen_v2_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (count_upto_10_reg[36]__1) is unused and will be removed from module clock_gen_v2_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (count_upto_10_reg[35]__1) is unused and will be removed from module clock_gen_v2_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (count_upto_10_reg[34]__1) is unused and will be removed from module clock_gen_v2_S00_AXI.
WARNING: [Synth 8-3332] Sequential element (count_upto_10_reg[33]__1) is unused and will be removed from module clock_gen_v2_S00_AXI.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 892.840 ; gain = 561.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+---------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name          | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|clock_gen_v2_S00_AXI | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clock_gen_v2_S00_AXI | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clock_gen_v2_S00_AXI | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clock_gen_v2_S00_AXI | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clock_gen_v2_S00_AXI | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clock_gen_v2_S00_AXI | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clock_gen_v2_S00_AXI | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clock_gen_v2_S00_AXI | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clock_gen_v2_S00_AXI | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clock_gen_v2_S00_AXI | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clock_gen_v2_S00_AXI | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clock_gen_v2_S00_AXI | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clock_gen_v2_S00_AXI | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clock_gen_v2_S00_AXI | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clock_gen_v2_S00_AXI | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clock_gen_v2_S00_AXI | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clock_gen_v2_S00_AXI | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clock_gen_v2_S00_AXI | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clock_gen_v2_S00_AXI | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clock_gen_v2_S00_AXI | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clock_gen_v2_S00_AXI | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clock_gen_v2_S00_AXI | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clock_gen_v2_S00_AXI | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clock_gen_v2_S00_AXI | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clock_gen_v2_S00_AXI | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clock_gen_v2_S00_AXI | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clock_gen_v2_S00_AXI | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clock_gen_v2_S00_AXI | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clock_gen_v2_S00_AXI | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clock_gen_v2_S00_AXI | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clock_gen_v2_S00_AXI | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clock_gen_v2_S00_AXI | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clock_gen_v2_S00_AXI | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clock_gen_v2_S00_AXI | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clock_gen_v2_S00_AXI | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clock_gen_v2_S00_AXI | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clock_gen_v2_S00_AXI | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clock_gen_v2_S00_AXI | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clock_gen_v2_S00_AXI | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clock_gen_v2_S00_AXI | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clock_gen_v2_S00_AXI | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clock_gen_v2_S00_AXI | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clock_gen_v2_S00_AXI | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clock_gen_v2_S00_AXI | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clock_gen_v2_S00_AXI | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clock_gen_v2_S00_AXI | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clock_gen_v2_S00_AXI | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clock_gen_v2_S00_AXI | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clock_gen_v2_S00_AXI | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clock_gen_v2_S00_AXI | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clock_gen_v2_S00_AXI | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clock_gen_v2_S00_AXI | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clock_gen_v2_S00_AXI | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clock_gen_v2_S00_AXI | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clock_gen_v2_S00_AXI | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clock_gen_v2_S00_AXI | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clock_gen_v2_S00_AXI | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clock_gen_v2_S00_AXI | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clock_gen_v2_S00_AXI | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clock_gen_v2_S00_AXI | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clock_gen_v2_S00_AXI | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clock_gen_v2_S00_AXI | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clock_gen_v2_S00_AXI | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clock_gen_v2_S00_AXI | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clock_gen_v2_S00_AXI | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clock_gen_v2_S00_AXI | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clock_gen_v2_S00_AXI | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clock_gen_v2_S00_AXI | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clock_gen_v2_S00_AXI | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clock_gen_v2_S00_AXI | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clock_gen_v2_S00_AXI | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clock_gen_v2_S00_AXI | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clock_gen_v2_S00_AXI | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clock_gen_v2_S00_AXI | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clock_gen_v2_S00_AXI | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clock_gen_v2_S00_AXI | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clock_gen_v2_S00_AXI | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clock_gen_v2_S00_AXI | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clock_gen_v2_S00_AXI | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clock_gen_v2_S00_AXI | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clock_gen_v2_S00_AXI | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clock_gen_v2_S00_AXI | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clock_gen_v2_S00_AXI | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clock_gen_v2_S00_AXI | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clock_gen_v2_S00_AXI | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clock_gen_v2_S00_AXI | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clock_gen_v2_S00_AXI | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clock_gen_v2_S00_AXI | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clock_gen_v2_S00_AXI | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clock_gen_v2_S00_AXI | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clock_gen_v2_S00_AXI | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clock_gen_v2_S00_AXI | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clock_gen_v2_S00_AXI | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clock_gen_v2_S00_AXI | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clock_gen_v2_S00_AXI | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clock_gen_v2_S00_AXI | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clock_gen_v2_S00_AXI | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clock_gen_v2_S00_AXI | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clock_gen_v2_S00_AXI | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clock_gen_v2_S00_AXI | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clock_gen_v2_S00_AXI | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clock_gen_v2_S00_AXI | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clock_gen_v2_S00_AXI | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clock_gen_v2_S00_AXI | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clock_gen_v2_S00_AXI | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clock_gen_v2_S00_AXI | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clock_gen_v2_S00_AXI | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clock_gen_v2_S00_AXI | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clock_gen_v2_S00_AXI | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clock_gen_v2_S00_AXI | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clock_gen_v2_S00_AXI | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clock_gen_v2_S00_AXI | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clock_gen_v2_S00_AXI | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clock_gen_v2_S00_AXI | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clock_gen_v2_S00_AXI | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clock_gen_v2_S00_AXI | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+---------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 936.605 ; gain = 605.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 942.754 ; gain = 611.309
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [d:/AlienWare/Course/ECE532/MileStone5/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4575/hdl/clock_gen_v2_S00_AXI.v:1234]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [d:/AlienWare/Course/ECE532/MileStone5/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4575/hdl/clock_gen_v2_S00_AXI.v:1234]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [d:/AlienWare/Course/ECE532/MileStone5/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4575/hdl/clock_gen_v2_S00_AXI.v:1233]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [d:/AlienWare/Course/ECE532/MileStone5/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4575/hdl/clock_gen_v2_S00_AXI.v:1233]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [d:/AlienWare/Course/ECE532/MileStone5/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4575/hdl/clock_gen_v2_S00_AXI.v:1216]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [d:/AlienWare/Course/ECE532/MileStone5/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4575/hdl/clock_gen_v2_S00_AXI.v:1216]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [d:/AlienWare/Course/ECE532/MileStone5/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4575/hdl/clock_gen_v2_S00_AXI.v:1215]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [d:/AlienWare/Course/ECE532/MileStone5/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4575/hdl/clock_gen_v2_S00_AXI.v:1215]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [d:/AlienWare/Course/ECE532/MileStone5/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4575/hdl/clock_gen_v2_S00_AXI.v:1218]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [d:/AlienWare/Course/ECE532/MileStone5/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4575/hdl/clock_gen_v2_S00_AXI.v:1218]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [d:/AlienWare/Course/ECE532/MileStone5/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4575/hdl/clock_gen_v2_S00_AXI.v:1217]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [d:/AlienWare/Course/ECE532/MileStone5/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4575/hdl/clock_gen_v2_S00_AXI.v:1217]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [d:/AlienWare/Course/ECE532/MileStone5/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4575/hdl/clock_gen_v2_S00_AXI.v:1220]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [d:/AlienWare/Course/ECE532/MileStone5/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4575/hdl/clock_gen_v2_S00_AXI.v:1220]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [d:/AlienWare/Course/ECE532/MileStone5/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4575/hdl/clock_gen_v2_S00_AXI.v:1219]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [d:/AlienWare/Course/ECE532/MileStone5/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4575/hdl/clock_gen_v2_S00_AXI.v:1219]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [d:/AlienWare/Course/ECE532/MileStone5/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4575/hdl/clock_gen_v2_S00_AXI.v:1222]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [d:/AlienWare/Course/ECE532/MileStone5/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4575/hdl/clock_gen_v2_S00_AXI.v:1222]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [d:/AlienWare/Course/ECE532/MileStone5/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4575/hdl/clock_gen_v2_S00_AXI.v:1221]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [d:/AlienWare/Course/ECE532/MileStone5/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4575/hdl/clock_gen_v2_S00_AXI.v:1221]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [d:/AlienWare/Course/ECE532/MileStone5/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4575/hdl/clock_gen_v2_S00_AXI.v:1224]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [d:/AlienWare/Course/ECE532/MileStone5/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4575/hdl/clock_gen_v2_S00_AXI.v:1224]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [d:/AlienWare/Course/ECE532/MileStone5/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4575/hdl/clock_gen_v2_S00_AXI.v:1223]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [d:/AlienWare/Course/ECE532/MileStone5/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4575/hdl/clock_gen_v2_S00_AXI.v:1223]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [d:/AlienWare/Course/ECE532/MileStone5/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4575/hdl/clock_gen_v2_S00_AXI.v:1226]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [d:/AlienWare/Course/ECE532/MileStone5/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4575/hdl/clock_gen_v2_S00_AXI.v:1226]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [d:/AlienWare/Course/ECE532/MileStone5/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4575/hdl/clock_gen_v2_S00_AXI.v:1225]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [d:/AlienWare/Course/ECE532/MileStone5/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4575/hdl/clock_gen_v2_S00_AXI.v:1225]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [d:/AlienWare/Course/ECE532/MileStone5/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4575/hdl/clock_gen_v2_S00_AXI.v:1228]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [d:/AlienWare/Course/ECE532/MileStone5/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4575/hdl/clock_gen_v2_S00_AXI.v:1228]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [d:/AlienWare/Course/ECE532/MileStone5/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4575/hdl/clock_gen_v2_S00_AXI.v:1227]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [d:/AlienWare/Course/ECE532/MileStone5/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4575/hdl/clock_gen_v2_S00_AXI.v:1227]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [d:/AlienWare/Course/ECE532/MileStone5/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4575/hdl/clock_gen_v2_S00_AXI.v:1230]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [d:/AlienWare/Course/ECE532/MileStone5/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4575/hdl/clock_gen_v2_S00_AXI.v:1230]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [d:/AlienWare/Course/ECE532/MileStone5/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4575/hdl/clock_gen_v2_S00_AXI.v:1229]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [d:/AlienWare/Course/ECE532/MileStone5/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4575/hdl/clock_gen_v2_S00_AXI.v:1229]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [d:/AlienWare/Course/ECE532/MileStone5/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4575/hdl/clock_gen_v2_S00_AXI.v:1232]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [d:/AlienWare/Course/ECE532/MileStone5/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4575/hdl/clock_gen_v2_S00_AXI.v:1232]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [d:/AlienWare/Course/ECE532/MileStone5/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4575/hdl/clock_gen_v2_S00_AXI.v:1231]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [d:/AlienWare/Course/ECE532/MileStone5/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4575/hdl/clock_gen_v2_S00_AXI.v:1231]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [d:/AlienWare/Course/ECE532/MileStone5/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4575/hdl/clock_gen_v2_S00_AXI.v:1236]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [d:/AlienWare/Course/ECE532/MileStone5/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4575/hdl/clock_gen_v2_S00_AXI.v:1236]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [d:/AlienWare/Course/ECE532/MileStone5/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4575/hdl/clock_gen_v2_S00_AXI.v:1235]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [d:/AlienWare/Course/ECE532/MileStone5/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4575/hdl/clock_gen_v2_S00_AXI.v:1235]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [d:/AlienWare/Course/ECE532/MileStone5/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4575/hdl/clock_gen_v2_S00_AXI.v:1238]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [d:/AlienWare/Course/ECE532/MileStone5/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4575/hdl/clock_gen_v2_S00_AXI.v:1238]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [d:/AlienWare/Course/ECE532/MileStone5/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4575/hdl/clock_gen_v2_S00_AXI.v:1237]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [d:/AlienWare/Course/ECE532/MileStone5/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4575/hdl/clock_gen_v2_S00_AXI.v:1237]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [d:/AlienWare/Course/ECE532/MileStone5/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4575/hdl/clock_gen_v2_S00_AXI.v:1240]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [d:/AlienWare/Course/ECE532/MileStone5/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4575/hdl/clock_gen_v2_S00_AXI.v:1240]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [d:/AlienWare/Course/ECE532/MileStone5/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4575/hdl/clock_gen_v2_S00_AXI.v:1239]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [d:/AlienWare/Course/ECE532/MileStone5/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ipshared/4575/hdl/clock_gen_v2_S00_AXI.v:1239]
INFO: [Synth 8-3886] merging instance 'i_7694' (FDC) to 'i_7742'
INFO: [Synth 8-3886] merging instance 'i_7710' (FDC) to 'i_7742'
INFO: [Synth 8-3886] merging instance 'i_7630' (FDC) to 'i_7742'
INFO: [Synth 8-3886] merging instance 'i_7646' (FDC) to 'i_7742'
INFO: [Synth 8-3886] merging instance 'i_7566' (FDC) to 'i_7742'
INFO: [Synth 8-3886] merging instance 'i_7582' (FDC) to 'i_7742'
INFO: [Synth 8-3886] merging instance 'i_6926' (FDC) to 'i_7742'
INFO: [Synth 8-3886] merging instance 'i_6942' (FDC) to 'i_7742'
INFO: [Synth 8-3886] merging instance 'i_7502' (FDC) to 'i_7742'
INFO: [Synth 8-3886] merging instance 'i_7518' (FDC) to 'i_7742'
INFO: [Synth 8-3886] merging instance 'i_7438' (FDC) to 'i_7742'
INFO: [Synth 8-3886] merging instance 'i_7454' (FDC) to 'i_7742'
INFO: [Synth 8-3886] merging instance 'i_7374' (FDC) to 'i_7742'
INFO: [Synth 8-3886] merging instance 'i_7390' (FDC) to 'i_7742'
INFO: [Synth 8-3886] merging instance 'i_7310' (FDC) to 'i_7742'
INFO: [Synth 8-3886] merging instance 'i_7326' (FDC) to 'i_7742'
INFO: [Synth 8-3886] merging instance 'i_7246' (FDC) to 'i_7742'
INFO: [Synth 8-3886] merging instance 'i_7262' (FDC) to 'i_7742'
INFO: [Synth 8-3886] merging instance 'i_7182' (FDC) to 'i_7742'
INFO: [Synth 8-3886] merging instance 'i_7198' (FDC) to 'i_7742'
INFO: [Synth 8-3886] merging instance 'i_7118' (FDC) to 'i_7742'
INFO: [Synth 8-3886] merging instance 'i_7134' (FDC) to 'i_7742'
INFO: [Synth 8-3886] merging instance 'i_7054' (FDC) to 'i_7742'
INFO: [Synth 8-3886] merging instance 'i_7070' (FDC) to 'i_7742'
INFO: [Synth 8-3886] merging instance 'i_7726' (FDC) to 'i_7742'
INFO: [Synth 8-3886] merging instance 'i_7742' (FDC) to 'i_7678'
INFO: [Synth 8-3886] merging instance 'i_7662' (FDC) to 'i_7678'
INFO: [Synth 8-3886] merging instance 'i_7678' (FDC) to 'i_7614'
INFO: [Synth 8-3886] merging instance 'i_7598' (FDC) to 'i_7614'
INFO: [Synth 8-3886] merging instance 'i_7614' (FDC) to 'i_7550'
INFO: [Synth 8-3886] merging instance 'i_6958' (FDC) to 'i_7550'
INFO: [Synth 8-3886] merging instance 'i_6974' (FDC) to 'i_7550'
INFO: [Synth 8-3886] merging instance 'i_7534' (FDC) to 'i_7550'
INFO: [Synth 8-3886] merging instance 'i_7550' (FDC) to 'i_7486'
INFO: [Synth 8-3886] merging instance 'i_7470' (FDC) to 'i_7486'
INFO: [Synth 8-3886] merging instance 'i_7486' (FDC) to 'i_7422'
INFO: [Synth 8-3886] merging instance 'i_7406' (FDC) to 'i_7422'
INFO: [Synth 8-3886] merging instance 'i_7422' (FDC) to 'i_7358'
INFO: [Synth 8-3886] merging instance 'i_7342' (FDC) to 'i_7358'
INFO: [Synth 8-3886] merging instance 'i_7358' (FDC) to 'i_7294'
INFO: [Synth 8-3886] merging instance 'i_7278' (FDC) to 'i_7294'
INFO: [Synth 8-3886] merging instance 'i_7294' (FDC) to 'i_7230'
INFO: [Synth 8-3886] merging instance 'i_7214' (FDC) to 'i_7230'
INFO: [Synth 8-3886] merging instance 'i_7230' (FDC) to 'i_7166'
INFO: [Synth 8-3886] merging instance 'i_7150' (FDC) to 'i_7166'
INFO: [Synth 8-3886] merging instance 'i_7166' (FDC) to 'i_7102'
INFO: [Synth 8-3886] merging instance 'i_7086' (FDC) to 'i_7102'
INFO: [Synth 8-3886] merging instance 'i_7102' (FDC) to 'i_7038'
INFO: [Synth 8-3886] merging instance 'i_7022' (FDC) to 'i_7038'
INFO: [Synth 8-3886] merging instance 'i_7038' (FDC) to 'i_7006'
INFO: [Synth 8-3886] merging instance 'i_6990' (FDC) to 'i_7006'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 984.059 ; gain = 652.613
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 984.059 ; gain = 652.613
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 984.059 ; gain = 652.613
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 984.059 ; gain = 652.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 984.059 ; gain = 652.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 984.059 ; gain = 652.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:57 ; elapsed = 00:01:00 . Memory (MB): peak = 984.059 ; gain = 652.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |   384|
|2     |DSP48E1 |    87|
|3     |LUT1    |   133|
|4     |LUT2    |   809|
|5     |LUT3    |   391|
|6     |LUT4    |   995|
|7     |LUT6    |   654|
|8     |MUXF7   |   192|
|9     |MUXF8   |    96|
|10    |FDCE    |   863|
|11    |FDPE    |     6|
|12    |FDRE    |  1820|
|13    |FDSE    |     1|
+------+--------+------+

Report Instance Areas: 
+------+------------------------------+---------------------+------+
|      |Instance                      |Module               |Cells |
+------+------------------------------+---------------------+------+
|1     |top                           |                     |  6431|
|2     |  inst                        |clock_gen_v2         |  6426|
|3     |    clock_gen_v2_S00_AXI_inst |clock_gen_v2_S00_AXI |  6421|
+------+------------------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:57 ; elapsed = 00:01:00 . Memory (MB): peak = 984.059 ; gain = 652.613
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3810 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:41 ; elapsed = 00:00:50 . Memory (MB): peak = 984.059 ; gain = 267.398
Synthesis Optimization Complete : Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 984.059 ; gain = 652.613
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 759 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'design_1_clock_gen_0_0' is not ideal for floorplanning, since the cellview 'clock_gen_v2_S00_AXI' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
156 Infos, 160 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:01 ; elapsed = 00:01:04 . Memory (MB): peak = 984.059 ; gain = 664.086
INFO: [Common 17-1381] The checkpoint 'D:/AlienWare/Course/ECE532/MileStone5/MBS_V1/MicroBlazeServer.runs/design_1_clock_gen_0_0_synth_1/design_1_clock_gen_0_0.dcp' has been generated.
