{
    "profile_id": "davibernardi",
    "first_name": "Davi",
    "last_name": "Bernardi",
    "sub_title": "FPGA Design Engineer",
    "profile_picture": "https://media.licdn.com/dms/image/C4D03AQGH9G1ed3XkVQ/profile-displayphoto-shrink_800_800/0/1521500089385?e=1701302400&v=beta&t=gxwMfkoUSR1hsrl4JIh42Ptsvrb4orvf0W7UbaxfPN0",
    "background_image": null,
    "profile_type": "personal",
    "entity_urn": "ACoAABC7TUMB4j1ijXQ-kU_GDhiTRFasghWyEOU",
    "object_urn": 280710467,
    "birth_date": null,
    "summary": "Electrical Engineer, with experience in hardware description languages (VHDL, Verilog) for FPGAs and C for embedded processors.",
    "location": {
        "country": "Netherlands",
        "short": "Eindhoven, North Brabant",
        "city": "Eindhoven",
        "state": "North Brabant",
        "default": "Eindhoven, North Brabant, Netherlands"
    },
    "premium": false,
    "influencer": false,
    "treasury_media": [],
    "languages": {
        "primary_locale": {
            "country": "BR",
            "language": "pt"
        },
        "supported_locales": [
            {
                "country": "BR",
                "language": "pt"
            },
            {
                "country": "US",
                "language": "en"
            }
        ],
        "profile_languages": [
            {
                "name": "English",
                "proficiency": "NATIVE_OR_BILINGUAL"
            },
            {
                "name": "Portuguese",
                "proficiency": "NATIVE_OR_BILINGUAL"
            },
            {
                "name": "Spanish",
                "proficiency": "LIMITED_WORKING"
            }
        ]
    },
    "industry": "Semiconductors",
    "education": [
        {
            "date": {
                "start": {
                    "month": null,
                    "day": null,
                    "year": 2009
                },
                "end": {
                    "month": null,
                    "day": null,
                    "year": 2013
                }
            },
            "school": {
                "name": "Universidade Federal de Santa Catarina",
                "logo": "https://media.licdn.com/dms/image/D4D0BAQEYdcwFk4bZUw/company-logo_400_400/0/1684347559635?e=1703721600&v=beta&t=vpJhdWkIqkeNQsoLKkUeLjLsj-4ngWNdAr41arbQJzQ",
                "url": "https://www.linkedin.com/school/ufsc/"
            },
            "degree_name": "Bachelor's degree",
            "field_of_study": "Electrical Engineering",
            "grade": null
        }
    ],
    "patents": [],
    "awards": [],
    "certifications": [],
    "organizations": [],
    "projects": [],
    "publications": [],
    "courses": [
        {
            "name": "IV Course of Biomedical Enginerering in Practice",
            "number": null
        },
        {
            "name": "Internal Combustion Engines: Theory and Practice",
            "number": null
        },
        {
            "name": "Introduction to the Zynq-7000 SoC",
            "number": null
        }
    ],
    "test_scores": [],
    "position_groups": [
        {
            "company": {
                "id": 3894,
                "name": "ASML",
                "logo": "https://media.licdn.com/dms/image/C560BAQGssQfw50QsaQ/company-logo_400_400/0/1519855871260?e=1703721600&v=beta&t=Dy9d-y1YEURWKW9gwgee0M1kiJhHIn_5C8HeOomdIr8",
                "url": "https://www.linkedin.com/company/asml/",
                "employees": {
                    "start": 10001,
                    "end": null
                }
            },
            "date": {
                "start": {
                    "month": 12,
                    "day": null,
                    "year": 2019
                },
                "end": {
                    "month": null,
                    "day": null,
                    "year": null
                }
            },
            "profile_positions": [
                {
                    "location": "Eindhoven, Netherlands",
                    "date": {
                        "start": {
                            "month": 12,
                            "day": null,
                            "year": 2019
                        },
                        "end": {
                            "month": null,
                            "day": null,
                            "year": null
                        }
                    },
                    "company": "ASML",
                    "description": null,
                    "title": "FPGA Design Engineer",
                    "employment_type": null
                }
            ]
        },
        {
            "company": {
                "id": 1316440,
                "name": "3T | Electronics & Embedded Systems",
                "logo": "https://media.licdn.com/dms/image/C4D0BAQFJ9ZlnhSnOVQ/company-logo_400_400/0/1641390576371?e=1703721600&v=beta&t=GWNz7Sl0Ankm9nZayC3iuZmI5aoUe-EufqAS8B6Vo6o",
                "url": "https://www.linkedin.com/company/3t-bv/",
                "employees": {
                    "start": 51,
                    "end": 200
                }
            },
            "date": {
                "start": {
                    "month": 10,
                    "day": null,
                    "year": 2018
                },
                "end": {
                    "month": 11,
                    "day": null,
                    "year": 2019
                }
            },
            "profile_positions": [
                {
                    "location": "Enschede, Netherlands",
                    "date": {
                        "start": {
                            "month": 10,
                            "day": null,
                            "year": 2018
                        },
                        "end": {
                            "month": 11,
                            "day": null,
                            "year": 2019
                        }
                    },
                    "company": "3T | Electronics & Embedded Systems",
                    "description": null,
                    "title": "FPGA Design Engineer",
                    "employment_type": null
                }
            ]
        },
        {
            "company": {
                "id": 1021,
                "name": "GE Power",
                "logo": "https://media.licdn.com/dms/image/C4E0BAQGTVXQv2Gs_6w/company-logo_400_400/0/1674660229546?e=1703721600&v=beta&t=ooeGuhfea6COgSPyqteDivuH42fZOytJzfP59fZYwfQ",
                "url": "https://www.linkedin.com/company/gepower/",
                "employees": {
                    "start": 10001,
                    "end": null
                }
            },
            "date": {
                "start": {
                    "month": 7,
                    "day": null,
                    "year": 2014
                },
                "end": {
                    "month": 9,
                    "day": null,
                    "year": 2018
                }
            },
            "profile_positions": [
                {
                    "location": "Florianopolis, Brazil",
                    "date": {
                        "start": {
                            "month": 7,
                            "day": null,
                            "year": 2014
                        },
                        "end": {
                            "month": 9,
                            "day": null,
                            "year": 2018
                        }
                    },
                    "company": "GE Power",
                    "description": "GE: From November 2nd, 2015\nReason - An Alstom Company: from July 1st, 2014 to November 1st, 2015\n\nDevelopment of FPGA algorithms in VHDL.\n\nTasks: Study of algorithms utilized for Power Systems measurement, VHDL implementation of algorithms, documentation, simulation and guidance of functionality tests.\n\n-> VHDL / Verilog modules design\n-> Altera (Intel) FPGA\n-> Altera (Intel) Quartus Software\n-> Xilinx FPGA\n-> Xilinx Vivado Software\n-> VHDL / Verilog modules simulation with ModelSim\n-> Altera (Intel) Avalon protocol\n-> ARM AMBA AXI4 protocol\n-> System Architecture elaboration and documentation\n-> System Integration with Altera (Intel) Platform Designer (former QSYS)\n-> System Integration with Xilinx IP Integrator\n-> Embedded C Altera (Intel) NIOS processor\n-> Altera (Intel) HAL system for bare metal\n-> Digital filter (FIR and IIR) specification, design and implementation (MATLAB and Python SciPy)\n-> Familiarity with Merging Units, Switches, IEC61850 Digital Substation\n-> Familiarity with Rogowski current sensors\n-> Experience with Git version control\n-> Agile development using JIRA / Confluence",
                    "title": "FPGA Development Engineer",
                    "employment_type": null
                }
            ]
        },
        {
            "company": {
                "id": 11931,
                "name": "WEG",
                "logo": "https://media.licdn.com/dms/image/C510BAQF7HSkqwJ_UxQ/company-logo_400_400/0/1519856456333?e=1703721600&v=beta&t=kHdK_JmvbyfFVxJq_hKtiF4bYKBXlCCds7MwcU60LPQ",
                "url": "https://www.linkedin.com/company/weg/",
                "employees": {
                    "start": 10001,
                    "end": null
                }
            },
            "date": {
                "start": {
                    "month": 4,
                    "day": null,
                    "year": 2014
                },
                "end": {
                    "month": 6,
                    "day": null,
                    "year": 2014
                }
            },
            "profile_positions": [
                {
                    "location": "Florianopolis, Brazil",
                    "date": {
                        "start": {
                            "month": 4,
                            "day": null,
                            "year": 2014
                        },
                        "end": {
                            "month": 6,
                            "day": null,
                            "year": 2014
                        }
                    },
                    "company": "WEG",
                    "description": null,
                    "title": "Product Development Analyst",
                    "employment_type": null
                }
            ]
        },
        {
            "company": {
                "id": 58914,
                "name": "Funda\u00e7\u00e3o CERTI",
                "logo": "https://media.licdn.com/dms/image/C4D0BAQG5YBOj4K1www/company-logo_400_400/0/1668782721226?e=1703721600&v=beta&t=ruKjniPegKo0s8We17-dFACQK6qkDgjdjyz19c4a1Sg",
                "url": "https://www.linkedin.com/company/fundacao-certi/",
                "employees": {
                    "start": 201,
                    "end": 500
                }
            },
            "date": {
                "start": {
                    "month": 8,
                    "day": null,
                    "year": 2012
                },
                "end": {
                    "month": 12,
                    "day": null,
                    "year": 2013
                }
            },
            "profile_positions": [
                {
                    "location": "Florianopolis, Brazil",
                    "date": {
                        "start": {
                            "month": 8,
                            "day": null,
                            "year": 2012
                        },
                        "end": {
                            "month": 12,
                            "day": null,
                            "year": 2013
                        }
                    },
                    "company": "Funda\u00e7\u00e3o CERTI",
                    "description": "Description: Development of signal processing algorithms in FPGAs.\nTasks: Study of digital signal processing algorithms; porting of C and assembly existing algorithms to VHDL components; use of software to perform behavioral and timing simulations of the developed components.\nMain projects: Development of a FPGA echo canceller using the LMS and NLMS adaptive filters; porting part of the G.729 voice codec to a VHDL component.\nSpecialties: FPGA, VHDL, C, Xilinx ISE, Altera Quartus II, ModelSim, MATLAB.",
                    "title": "Intern",
                    "employment_type": null
                }
            ]
        }
    ],
    "volunteer_experiences": [],
    "skills": [
        "FPGA",
        "VHDL",
        "Xilinx",
        "Matlab",
        "Altera",
        "C",
        "ModelSim",
        "Digital Signal Processing",
        "AutoCAD",
        "PSIM",
        "Microsoft Office",
        "FPGA (Matrizes de portas de campo program\u00e1veis)",
        "LDH (Linguagem de descri\u00e7\u00e3o de hardware)",
        "Processamento de sinal digital",
        "Git",
        "JIRA",
        "Confluence"
    ],
    "network_info": null,
    "related_profiles": null,
    "contact_info": null
}