// Seed: 1376883754
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wor id_3;
  input wire id_2;
  output wire id_1;
  assign id_3 = id_2;
  wire id_5;
  assign id_5 = id_4;
  assign id_3 = -1;
  assign id_3 = -1;
  logic id_6 = id_6;
endmodule
module module_1 #(
    parameter id_21 = 32'd96,
    parameter id_7  = 32'd75
) (
    id_1[id_7 : 1],
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    _id_21[-1 :-1],
    id_22,
    id_23
);
  inout wire id_23;
  input wire id_22;
  inout logic [7:0] _id_21;
  inout wire id_20;
  output wire id_19;
  output wire id_18;
  output wire id_17;
  output wire id_16;
  inout wire id_15;
  output wire id_14;
  input wire id_13;
  input wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  input wire _id_7;
  module_0 modCall_1 (
      id_19,
      id_10,
      id_6,
      id_4
  );
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input logic [7:0] id_1;
  wire [-1 : id_21] id_24;
  logic id_25;
  assign id_24 = id_25;
endmodule
