Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Jul 18 12:21:19 2023
| Host         : DESKTOP-6OVABTC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file tinyriscv_soc_top_control_sets_placed.rpt
| Design       : tinyriscv_soc_top
| Device       : xczu2cg
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    99 |
|    Minimum number of control sets                        |    99 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    56 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    99 |
| >= 0 to < 4        |     7 |
| >= 4 to < 6        |     6 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |    15 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |    67 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |             371 |          112 |
| No           | Yes                   | No                     |               6 |            3 |
| Yes          | No                    | No                     |            1032 |          221 |
| Yes          | No                    | Yes                    |            1437 |          319 |
| Yes          | Yes                   | No                     |              70 |           24 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------+----------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------+----------------+--------------+
|     Clock Signal    |                             Enable Signal                            |                                Set/Reset Signal                               | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------+----------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------+----------------+--------------+
| ~jtag_TCK_IBUF_BUFG |                                                                      | u_jtag_top/u_jtag_driver/jtag_TDO_i_1_n_0                                     |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG      | uart_0/tx_bit                                                        | u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/jtag_rst_r_reg[4] |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG      |                                                                      | rst_ext_i_IBUF_inst/O                                                         |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG      | u_jtag_top/u_jtag_dm/dmstatus[11]_i_1_n_0                            | u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_0   |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG      | u_jtag_top/u_jtag_dm/dcsr                                            | u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_0   |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG      | u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/op_r                   | u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/jtag_rst_r_reg[4] |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG      | u_jtag_top/u_jtag_dm/rx/recv_rdy_reg_0[0]                            | u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_0   |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG      | uart_0/rx_clk_edge_cnt[3]_i_1_n_0                                    | u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/jtag_rst_r_reg[4] |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG      | u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/state[3]_i_1_n_0       | u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/jtag_rst_r_reg[4] |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG      | uart_0/bit_cnt                                                       | u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/jtag_rst_r_reg[4] |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG      |                                                                      | u_jtag_top/u_jtag_dm/SR[0]                                                    |                2 |              5 |         2.50 |
| ~jtag_TCK_IBUF_BUFG | u_jtag_top/u_jtag_driver/FSM_onehot_jtag_state_reg_n_0_[9]           | u_jtag_top/u_jtag_driver/ir_reg                                               |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG      | u_tinyriscv_core/u_clint/csr_state[4]_i_1_n_0                        | u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/jtag_rst_r_reg[4] |                4 |              5 |         1.25 |
|  clk_IBUF_BUFG      | u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[10]_0[0]           | u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/jtag_rst_r_reg[4] |                4 |              6 |         1.50 |
|  clk_IBUF_BUFG      | u_tinyriscv_core/u_idu_exu/info_bus_ff/gpio_ctrl[7]_i_3_0            | u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/jtag_rst_r_reg[4] |                5 |              6 |         1.20 |
|  clk_IBUF_BUFG      | u_tinyriscv_core/u_idu_exu/info_bus_ff/sbcs_reg[17]_0                | u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/jtag_rst_r_reg[4] |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG      | u_tinyriscv_core/u_idu_exu/info_bus_ff/tx_start                      | u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/jtag_rst_r_reg[4] |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG      | u_tinyriscv_core/u_idu_exu/info_bus_ff/dm_mem_we_reg_1[3]            | u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/jtag_rst_r_reg[4] |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG      | u_tinyriscv_core/u_idu_exu/info_bus_ff/sbcs_reg[17][1]               | u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/jtag_rst_r_reg[4] |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG      | u_tinyriscv_core/u_idu_exu/info_bus_ff/sbcs_reg[19][0]               | u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/jtag_rst_r_reg[4] |                7 |              8 |         1.14 |
|  clk_IBUF_BUFG      | u_tinyriscv_core/u_idu_exu/info_bus_ff/sbcs_reg[19][3]               | u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/jtag_rst_r_reg[4] |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG      | u_tinyriscv_core/u_idu_exu/info_bus_ff/sbcs_reg[19][1]               | u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/jtag_rst_r_reg[4] |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG      | u_tinyriscv_core/u_idu_exu/info_bus_ff/sbcs_reg[19][2]               | u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/jtag_rst_r_reg[4] |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG      | u_tinyriscv_core/u_idu_exu/info_bus_ff/uart_ctrl[7]_i_5_0[0]         | u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/jtag_rst_r_reg[4] |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG      | uart_0/rx_data[7]_i_1_n_0                                            | u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/jtag_rst_r_reg[4] |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG      | uart_0/rx_recv_over                                                  | u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/jtag_rst_r_reg[4] |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG      | u_tinyriscv_core/u_idu_exu/info_bus_ff/dm_mem_we_reg_1[0]            | u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/jtag_rst_r_reg[4] |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG      | u_tinyriscv_core/u_idu_exu/info_bus_ff/dm_mem_we_reg_1[1]            | u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/jtag_rst_r_reg[4] |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG      | u_tinyriscv_core/u_idu_exu/info_bus_ff/dm_mem_we_reg_1[2]            | u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/jtag_rst_r_reg[4] |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG      | u_tinyriscv_core/u_idu_exu/info_bus_ff/sbcs_reg[17][0]               | u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/jtag_rst_r_reg[4] |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG      | u_tinyriscv_core/u_idu_exu/info_bus_ff/ren_0                         | u_tinyriscv_core/u_idu_exu/info_bus_ff/mem_rsp_hsked_r_reg_1                  |                7 |             12 |         1.71 |
|  clk_IBUF_BUFG      | u_tinyriscv_core/u_idu_exu/info_bus_ff/ren                           | u_tinyriscv_core/u_idu_exu/info_bus_ff/mem_rsp_hsked_r_reg                    |                4 |             13 |         3.25 |
|  clk_IBUF_BUFG      |                                                                      | u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_0   |                6 |             17 |         2.83 |
|  clk_IBUF_BUFG      | u_jtag_top/u_jtag_dm/dm_mem_addr                                     | u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_0   |                7 |             19 |         2.71 |
|  jtag_TCK_IBUF_BUFG |                                                                      | u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_0   |                6 |             31 |         5.17 |
|  clk_IBUF_BUFG      | u_tinyriscv_core/u_idu_exu/info_bus_ff/csr_we_o_reg[0]               | u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/jtag_rst_r_reg[4] |               19 |             32 |         1.68 |
|  clk_IBUF_BUFG      | u_tinyriscv_core/u_idu_exu/info_bus_ff/mem_rsp_hsked_r_reg_2[0]      | u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/jtag_rst_r_reg[4] |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG      | u_tinyriscv_core/u_idu_exu/info_bus_ff/mem_rsp_hsked_r_reg_3[0]      | u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/jtag_rst_r_reg[4] |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG      | u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_0[0]            |                                                                               |               22 |             32 |         1.45 |
|  clk_IBUF_BUFG      | u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_13[0]           |                                                                               |               26 |             32 |         1.23 |
|  clk_IBUF_BUFG      | u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_16[0]           |                                                                               |               23 |             32 |         1.39 |
|  clk_IBUF_BUFG      | u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_18[0]           |                                                                               |               26 |             32 |         1.23 |
|  clk_IBUF_BUFG      | u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_14[0]           |                                                                               |               23 |             32 |         1.39 |
|  clk_IBUF_BUFG      | u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_15[0]           |                                                                               |               28 |             32 |         1.14 |
|  clk_IBUF_BUFG      | u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_17[0]           |                                                                               |               25 |             32 |         1.28 |
|  clk_IBUF_BUFG      | u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_19[0]           |                                                                               |               25 |             32 |         1.28 |
|  clk_IBUF_BUFG      | u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_2[0]            |                                                                               |               22 |             32 |         1.45 |
|  clk_IBUF_BUFG      | u_jtag_top/u_jtag_dm/sbcs                                            | u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_0   |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG      | u_jtag_top/u_jtag_dm/read_data                                       | u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_0   |               19 |             32 |         1.68 |
|  clk_IBUF_BUFG      | u_jtag_top/u_jtag_dm/sbaddress0                                      | u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_0   |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG      | u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/div_remain[31]_i_1_n_0 | u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/jtag_rst_r_reg[4] |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG      | u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/dividend_r[31]_i_1_n_0 | u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/jtag_rst_r_reg[4] |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG      | u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/divisor_r[31]_i_1_n_0  | u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/jtag_rst_r_reg[4] |                7 |             32 |         4.57 |
|  clk_IBUF_BUFG      | u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/minuend[31]_i_1_n_0    | u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/jtag_rst_r_reg[4] |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG      | u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[1]_1[0]            |                                                                               |               23 |             32 |         1.39 |
|  clk_IBUF_BUFG      | u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[2]_2[0]            |                                                                               |               27 |             32 |         1.19 |
|  clk_IBUF_BUFG      | u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[3]_9[0]            |                                                                               |               27 |             32 |         1.19 |
|  clk_IBUF_BUFG      | u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[3]_8[0]            |                                                                               |               23 |             32 |         1.39 |
|  clk_IBUF_BUFG      | u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_5[0]            |                                                                               |               20 |             32 |         1.60 |
|  clk_IBUF_BUFG      | u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[1]_4[0]            |                                                                               |               22 |             32 |         1.45 |
|  clk_IBUF_BUFG      | u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[2]_1[0]            |                                                                               |               22 |             32 |         1.45 |
|  clk_IBUF_BUFG      | u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_20[0]           |                                                                               |               23 |             32 |         1.39 |
|  clk_IBUF_BUFG      | u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_3[0]            |                                                                               |               25 |             32 |         1.28 |
|  clk_IBUF_BUFG      | u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[1]_3[0]            |                                                                               |               26 |             32 |         1.23 |
|  clk_IBUF_BUFG      | u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[2]_4[0]            |                                                                               |               21 |             32 |         1.52 |
|  clk_IBUF_BUFG      | u_tinyriscv_core/u_idu_exu/rd_waddr_ff/qout_r_reg[1]_3[0]            |                                                                               |               25 |             32 |         1.28 |
|  clk_IBUF_BUFG      | u_tinyriscv_core/u_idu_exu/rd_waddr_ff/qout_r_reg[1]_5[0]            |                                                                               |               20 |             32 |         1.60 |
|  clk_IBUF_BUFG      | u_tinyriscv_core/u_idu_exu/rd_waddr_ff/qout_r_reg[2]_3[0]            |                                                                               |               22 |             32 |         1.45 |
|  clk_IBUF_BUFG      | u_tinyriscv_core/u_idu_exu/rd_waddr_ff/qout_r_reg[2]_5[0]            |                                                                               |               24 |             32 |         1.33 |
|  clk_IBUF_BUFG      | u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_4[0]            |                                                                               |               22 |             32 |         1.45 |
|  clk_IBUF_BUFG      | u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_7[0]            |                                                                               |               20 |             32 |         1.60 |
|  clk_IBUF_BUFG      | u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[1]_2[0]            |                                                                               |               22 |             32 |         1.45 |
|  clk_IBUF_BUFG      | u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[2]_3[0]            |                                                                               |               25 |             32 |         1.28 |
|  clk_IBUF_BUFG      | u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_6[0]            |                                                                               |               24 |             32 |         1.33 |
|  clk_IBUF_BUFG      | u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[1]_5[0]            |                                                                               |               22 |             32 |         1.45 |
|  clk_IBUF_BUFG      | u_tinyriscv_core/u_idu_exu/info_bus_ff/csr_we_o_reg_0[0]             | u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/jtag_rst_r_reg[4] |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG      | u_tinyriscv_core/u_idu_exu/info_bus_ff/csr_we_o_reg_2[0]             | u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/jtag_rst_r_reg[4] |               21 |             32 |         1.52 |
|  clk_IBUF_BUFG      | u_jtag_top/u_jtag_dm/data0                                           | u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_0   |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG      | u_tinyriscv_core/u_idu_exu/info_bus_ff/csr_we_o_reg_3[0]             | u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/jtag_rst_r_reg[4] |               18 |             32 |         1.78 |
|  clk_IBUF_BUFG      | u_jtag_top/u_jtag_dm/dmcontrol                                       | u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_0   |               20 |             32 |         1.60 |
|  clk_IBUF_BUFG      | u_jtag_top/u_jtag_dm/dm_mem_wdata[31]_i_1_n_0                        | u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_0   |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG      | u_jtag_top/u_jtag_dm/dm_mem_rdata                                    | u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_0   |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG      | u_tinyriscv_core/u_idu_exu/info_bus_ff/csr_we_o_reg_1[0]             | u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/jtag_rst_r_reg[4] |               20 |             32 |         1.60 |
|  clk_IBUF_BUFG      | u_tinyriscv_core/u_idu_exu/info_bus_ff/csr_we_o_reg_4[0]             | u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/jtag_rst_r_reg[4] |               21 |             32 |         1.52 |
|  clk_IBUF_BUFG      | u_tinyriscv_core/u_idu_exu/rd_waddr_ff/qout_r_reg[1]_4[0]            |                                                                               |               24 |             32 |         1.33 |
|  clk_IBUF_BUFG      | u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/result_o[31]_i_1_n_0   | u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/jtag_rst_r_reg[4] |               13 |             33 |         2.54 |
|  clk_IBUF_BUFG      | u_tinyriscv_core/u_clint/cause                                       | u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/jtag_rst_r_reg[4] |               21 |             37 |         1.76 |
|  jtag_TCK_IBUF_BUFG | u_jtag_top/u_jtag_driver/rx/E[0]                                     | u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_0   |                9 |             38 |         4.22 |
|  clk_IBUF_BUFG      | u_jtag_top/u_jtag_dm/tx/req_data                                     | u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_0   |                7 |             38 |         5.43 |
|  jtag_TCK_IBUF_BUFG | u_jtag_top/u_jtag_driver/rx/recv_rdy                                 | u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_0   |                7 |             39 |         5.57 |
|  clk_IBUF_BUFG      | u_jtag_top/u_jtag_dm/rx/E[0]                                         |                                                                               |                9 |             40 |         4.44 |
|  jtag_TCK_IBUF_BUFG | u_jtag_top/u_jtag_driver/tx/req_data__0                              | u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_0   |                6 |             40 |         6.67 |
|  jtag_TCK_IBUF_BUFG | u_jtag_top/u_jtag_driver/tx/E[0]                                     | u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_0   |                7 |             40 |         5.71 |
|  jtag_TCK_IBUF_BUFG | u_jtag_top/u_jtag_driver/shift_reg                                   | u_jtag_top/u_jtag_driver/shift_reg0                                           |               13 |             40 |         3.08 |
|  clk_IBUF_BUFG      | u_jtag_top/u_jtag_dm/rx/recv_rdy                                     | u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_0   |                7 |             41 |         5.86 |
|  clk_IBUF_BUFG      | u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/count[30]_i_1_n_0      | u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/jtag_rst_r_reg[4] |               21 |             63 |         3.00 |
|  clk_IBUF_BUFG      | u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[4]_0[0]            | u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/jtag_rst_r_reg[4] |               22 |             64 |         2.91 |
|  clk_IBUF_BUFG      | u_tinyriscv_core/u_idu_exu/info_bus_ff/E[0]                          | u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/jtag_rst_r_reg[4] |               80 |            217 |         2.71 |
|  clk_IBUF_BUFG      |                                                                      | u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/jtag_rst_r_reg[4] |               99 |            321 |         3.24 |
+---------------------+----------------------------------------------------------------------+-------------------------------------------------------------------------------+------------------+----------------+--------------+


