// Seed: 3125225025
`timescale 1ps / 1 ps
module module_0 (
    output logic id_0,
    input  real  id_1,
    input  logic id_2,
    output logic id_3,
    input  logic id_4
);
  logic id_5 = ~id_4;
  always @(posedge id_2) begin
    id_5 = 1;
  end
  logic id_6;
endmodule
