//  Precision RTL Synthesis 2014a.1_64-bit (Production Release) Mon Feb 24 02:39:08 PST 2014
//  
//  Copyright (c) Mentor Graphics Corporation, 1996-2014, All Rights Reserved.
//             Portions copyright 1991-2008 Compuware Corporation
//                       UNPUBLISHED, LICENSED SOFTWARE.
//            CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
//          PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
//  
//  Running on Linux xph3sle512@cimeld16 #1 SMP Debian 3.2.68-1+deb7u3 3.2.0-4-amd64 x86_64
//  
//  Start time Tue Dec 13 10:28:42 2016

***************************************************************
Device Utilization for 7A100TCSG324
***************************************************************
Resource                          Used    Avail   Utilization
---------------------------------------------------------------
IOs                               116     -            -
Global Buffers                    0       32        0.00%
LUTs                              856     63400     1.35%
CLB Slices                        214     15850     1.35%
Dffs or Latches                   433     126800    0.34%
Block RAMs                        0       135       0.00%
DSP48E1s                          0       240       0.00%
---------------------------------------------------------------

*****************************************************

Library: work    Cell: Main_Trans_Ond_Opt    View: v2

*****************************************************

  Cell                        Library  References     Total Area

 GND                          xca7     1 x
 Main_Trans_Ond_Opt_core_0    work     1 x    433    433 Dffs or Latches
                                              856    856 LUTs
                                              210    210 MUX CARRYs
 VCC                          xca7     1 x

 Number of ports :                     116
 Number of nets :                      105
 Number of instances :                   3
 Number of references to this view :     0

Total accumulated area : 
 Number of Dffs or Latches :           433
 Number of LUTs :                      856
 Number of MUX CARRYs :                210
 Number of accumulated instances :    1678


*****************************
 IO Register Mapping Report
*****************************
Design: work.Main_Trans_Ond_Opt.v2

+-----------------------------------+-----------+----------+----------+----------+
| Port                              | Direction |   INFF   |  OUTFF   |  TRIFF   |
+-----------------------------------+-----------+----------+----------+----------+
| start                             | Input     |          |          |          |
+-----------------------------------+-----------+----------+----------+----------+
| done                              | Output    |          |          |          |
+-----------------------------------+-----------+----------+----------+----------+
| nbLevels_rsc_z(2)                 | Input     |          |          |          |
+-----------------------------------+-----------+----------+----------+----------+
| nbLevels_rsc_z(1)                 | Input     |          |          |          |
+-----------------------------------+-----------+----------+----------+----------+
| nbLevels_rsc_z(0)                 | Input     |          |          |          |
+-----------------------------------+-----------+----------+----------+----------+
| nbLevels_triosy_lz                | Output    |          |          |          |
+-----------------------------------+-----------+----------+----------+----------+
| Src_triosy_lz                     | Output    |          |          |          |
+-----------------------------------+-----------+----------+----------+----------+
| Dst_triosy_lz                     | Output    |          |          |          |
+-----------------------------------+-----------+----------+----------+----------+
| Vga_triosy_lz                     | Output    |          |          |          |
+-----------------------------------+-----------+----------+----------+----------+
| clk                               | Input     |          |          |          |
+-----------------------------------+-----------+----------+----------+----------+
| rst                               | Input     |          |          |          |
+-----------------------------------+-----------+----------+----------+----------+
| Src_rsc_singleport_data_in(7)     | Output    |          |          |          |
+-----------------------------------+-----------+----------+----------+----------+
| Src_rsc_singleport_data_in(6)     | Output    |          |          |          |
+-----------------------------------+-----------+----------+----------+----------+
| Src_rsc_singleport_data_in(5)     | Output    |          |          |          |
+-----------------------------------+-----------+----------+----------+----------+
| Src_rsc_singleport_data_in(4)     | Output    |          |          |          |
+-----------------------------------+-----------+----------+----------+----------+
| Src_rsc_singleport_data_in(3)     | Output    |          |          |          |
+-----------------------------------+-----------+----------+----------+----------+
| Src_rsc_singleport_data_in(2)     | Output    |          |          |          |
+-----------------------------------+-----------+----------+----------+----------+
| Src_rsc_singleport_data_in(1)     | Output    |          |          |          |
+-----------------------------------+-----------+----------+----------+----------+
| Src_rsc_singleport_data_in(0)     | Output    |          |          |          |
+-----------------------------------+-----------+----------+----------+----------+
| Src_rsc_singleport_addr(16)       | Output    |          |          |          |
+-----------------------------------+-----------+----------+----------+----------+
| Src_rsc_singleport_addr(15)       | Output    |          |          |          |
+-----------------------------------+-----------+----------+----------+----------+
| Src_rsc_singleport_addr(14)       | Output    |          |          |          |
+-----------------------------------+-----------+----------+----------+----------+
| Src_rsc_singleport_addr(13)       | Output    |          |          |          |
+-----------------------------------+-----------+----------+----------+----------+
| Src_rsc_singleport_addr(12)       | Output    |          |          |          |
+-----------------------------------+-----------+----------+----------+----------+
| Src_rsc_singleport_addr(11)       | Output    |          |          |          |
+-----------------------------------+-----------+----------+----------+----------+
| Src_rsc_singleport_addr(10)       | Output    |          |          |          |
+-----------------------------------+-----------+----------+----------+----------+
| Src_rsc_singleport_addr(9)        | Output    |          |          |          |
+-----------------------------------+-----------+----------+----------+----------+
| Src_rsc_singleport_addr(8)        | Output    |          |          |          |
+-----------------------------------+-----------+----------+----------+----------+
| Src_rsc_singleport_addr(7)        | Output    |          |          |          |
+-----------------------------------+-----------+----------+----------+----------+
| Src_rsc_singleport_addr(6)        | Output    |          |          |          |
+-----------------------------------+-----------+----------+----------+----------+
| Src_rsc_singleport_addr(5)        | Output    |          |          |          |
+-----------------------------------+-----------+----------+----------+----------+
| Src_rsc_singleport_addr(4)        | Output    |          |          |          |
+-----------------------------------+-----------+----------+----------+----------+
| Src_rsc_singleport_addr(3)        | Output    |          |          |          |
+-----------------------------------+-----------+----------+----------+----------+
| Src_rsc_singleport_addr(2)        | Output    |          |          |          |
+-----------------------------------+-----------+----------+----------+----------+
| Src_rsc_singleport_addr(1)        | Output    |          |          |          |
+-----------------------------------+-----------+----------+----------+----------+
| Src_rsc_singleport_addr(0)        | Output    |          |          |          |
+-----------------------------------+-----------+----------+----------+----------+
| Src_rsc_singleport_re             | Output    |          |          |          |
+-----------------------------------+-----------+----------+----------+----------+
| Src_rsc_singleport_we             | Output    |          |          |          |
+-----------------------------------+-----------+----------+----------+----------+
| Src_rsc_singleport_data_out(7)    | Input     |          |          |          |
+-----------------------------------+-----------+----------+----------+----------+
| Src_rsc_singleport_data_out(6)    | Input     |          |          |          |
+-----------------------------------+-----------+----------+----------+----------+
| Src_rsc_singleport_data_out(5)    | Input     |          |          |          |
+-----------------------------------+-----------+----------+----------+----------+
| Src_rsc_singleport_data_out(4)    | Input     |          |          |          |
+-----------------------------------+-----------+----------+----------+----------+
| Src_rsc_singleport_data_out(3)    | Input     |          |          |          |
+-----------------------------------+-----------+----------+----------+----------+
| Src_rsc_singleport_data_out(2)    | Input     |          |          |          |
+-----------------------------------+-----------+----------+----------+----------+
| Src_rsc_singleport_data_out(1)    | Input     |          |          |          |
+-----------------------------------+-----------+----------+----------+----------+
| Src_rsc_singleport_data_out(0)    | Input     |          |          |          |
+-----------------------------------+-----------+----------+----------+----------+
| Dst_rsc_singleport_data_in(7)     | Output    |          |          |          |
+-----------------------------------+-----------+----------+----------+----------+
| Dst_rsc_singleport_data_in(6)     | Output    |          |          |          |
+-----------------------------------+-----------+----------+----------+----------+
| Dst_rsc_singleport_data_in(5)     | Output    |          |          |          |
+-----------------------------------+-----------+----------+----------+----------+
| Dst_rsc_singleport_data_in(4)     | Output    |          |          |          |
+-----------------------------------+-----------+----------+----------+----------+
| Dst_rsc_singleport_data_in(3)     | Output    |          |          |          |
+-----------------------------------+-----------+----------+----------+----------+
| Dst_rsc_singleport_data_in(2)     | Output    |          |          |          |
+-----------------------------------+-----------+----------+----------+----------+
| Dst_rsc_singleport_data_in(1)     | Output    |          |          |          |
+-----------------------------------+-----------+----------+----------+----------+
| Dst_rsc_singleport_data_in(0)     | Output    |          |          |          |
+-----------------------------------+-----------+----------+----------+----------+
| Dst_rsc_singleport_addr(16)       | Output    |          |          |          |
+-----------------------------------+-----------+----------+----------+----------+
| Dst_rsc_singleport_addr(15)       | Output    |          |          |          |
+-----------------------------------+-----------+----------+----------+----------+
| Dst_rsc_singleport_addr(14)       | Output    |          |          |          |
+-----------------------------------+-----------+----------+----------+----------+
| Dst_rsc_singleport_addr(13)       | Output    |          |          |          |
+-----------------------------------+-----------+----------+----------+----------+
| Dst_rsc_singleport_addr(12)       | Output    |          |          |          |
+-----------------------------------+-----------+----------+----------+----------+
| Dst_rsc_singleport_addr(11)       | Output    |          |          |          |
+-----------------------------------+-----------+----------+----------+----------+
| Dst_rsc_singleport_addr(10)       | Output    |          |          |          |
+-----------------------------------+-----------+----------+----------+----------+
| Dst_rsc_singleport_addr(9)        | Output    |          |          |          |
+-----------------------------------+-----------+----------+----------+----------+
| Dst_rsc_singleport_addr(8)        | Output    |          |          |          |
+-----------------------------------+-----------+----------+----------+----------+
| Dst_rsc_singleport_addr(7)        | Output    |          |          |          |
+-----------------------------------+-----------+----------+----------+----------+
| Dst_rsc_singleport_addr(6)        | Output    |          |          |          |
+-----------------------------------+-----------+----------+----------+----------+
| Dst_rsc_singleport_addr(5)        | Output    |          |          |          |
+-----------------------------------+-----------+----------+----------+----------+
| Dst_rsc_singleport_addr(4)        | Output    |          |          |          |
+-----------------------------------+-----------+----------+----------+----------+
| Dst_rsc_singleport_addr(3)        | Output    |          |          |          |
+-----------------------------------+-----------+----------+----------+----------+
| Dst_rsc_singleport_addr(2)        | Output    |          |          |          |
+-----------------------------------+-----------+----------+----------+----------+
| Dst_rsc_singleport_addr(1)        | Output    |          |          |          |
+-----------------------------------+-----------+----------+----------+----------+
| Dst_rsc_singleport_addr(0)        | Output    |          |          |          |
+-----------------------------------+-----------+----------+----------+----------+
| Dst_rsc_singleport_re             | Output    |          |          |          |
+-----------------------------------+-----------+----------+----------+----------+
| Dst_rsc_singleport_we             | Output    |          |          |          |
+-----------------------------------+-----------+----------+----------+----------+
| Dst_rsc_singleport_data_out(7)    | Input     |          |          |          |
+-----------------------------------+-----------+----------+----------+----------+
| Dst_rsc_singleport_data_out(6)    | Input     |          |          |          |
+-----------------------------------+-----------+----------+----------+----------+
| Dst_rsc_singleport_data_out(5)    | Input     |          |          |          |
+-----------------------------------+-----------+----------+----------+----------+
| Dst_rsc_singleport_data_out(4)    | Input     |          |          |          |
+-----------------------------------+-----------+----------+----------+----------+
| Dst_rsc_singleport_data_out(3)    | Input     |          |          |          |
+-----------------------------------+-----------+----------+----------+----------+
| Dst_rsc_singleport_data_out(2)    | Input     |          |          |          |
+-----------------------------------+-----------+----------+----------+----------+
| Dst_rsc_singleport_data_out(1)    | Input     |          |          |          |
+-----------------------------------+-----------+----------+----------+----------+
| Dst_rsc_singleport_data_out(0)    | Input     |          |          |          |
+-----------------------------------+-----------+----------+----------+----------+
| Vga_rsc_singleport_data_in(7)     | Output    |          |          |          |
+-----------------------------------+-----------+----------+----------+----------+
| Vga_rsc_singleport_data_in(6)     | Output    |          |          |          |
+-----------------------------------+-----------+----------+----------+----------+
| Vga_rsc_singleport_data_in(5)     | Output    |          |          |          |
+-----------------------------------+-----------+----------+----------+----------+
| Vga_rsc_singleport_data_in(4)     | Output    |          |          |          |
+-----------------------------------+-----------+----------+----------+----------+
| Vga_rsc_singleport_data_in(3)     | Output    |          |          |          |
+-----------------------------------+-----------+----------+----------+----------+
| Vga_rsc_singleport_data_in(2)     | Output    |          |          |          |
+-----------------------------------+-----------+----------+----------+----------+
| Vga_rsc_singleport_data_in(1)     | Output    |          |          |          |
+-----------------------------------+-----------+----------+----------+----------+
| Vga_rsc_singleport_data_in(0)     | Output    |          |          |          |
+-----------------------------------+-----------+----------+----------+----------+
| Vga_rsc_singleport_addr(16)       | Output    |          |          |          |
+-----------------------------------+-----------+----------+----------+----------+
| Vga_rsc_singleport_addr(15)       | Output    |          |          |          |
+-----------------------------------+-----------+----------+----------+----------+
| Vga_rsc_singleport_addr(14)       | Output    |          |          |          |
+-----------------------------------+-----------+----------+----------+----------+
| Vga_rsc_singleport_addr(13)       | Output    |          |          |          |
+-----------------------------------+-----------+----------+----------+----------+
| Vga_rsc_singleport_addr(12)       | Output    |          |          |          |
+-----------------------------------+-----------+----------+----------+----------+
| Vga_rsc_singleport_addr(11)       | Output    |          |          |          |
+-----------------------------------+-----------+----------+----------+----------+
| Vga_rsc_singleport_addr(10)       | Output    |          |          |          |
+-----------------------------------+-----------+----------+----------+----------+
| Vga_rsc_singleport_addr(9)        | Output    |          |          |          |
+-----------------------------------+-----------+----------+----------+----------+
| Vga_rsc_singleport_addr(8)        | Output    |          |          |          |
+-----------------------------------+-----------+----------+----------+----------+
| Vga_rsc_singleport_addr(7)        | Output    |          |          |          |
+-----------------------------------+-----------+----------+----------+----------+
| Vga_rsc_singleport_addr(6)        | Output    |          |          |          |
+-----------------------------------+-----------+----------+----------+----------+
| Vga_rsc_singleport_addr(5)        | Output    |          |          |          |
+-----------------------------------+-----------+----------+----------+----------+
| Vga_rsc_singleport_addr(4)        | Output    |          |          |          |
+-----------------------------------+-----------+----------+----------+----------+
| Vga_rsc_singleport_addr(3)        | Output    |          |          |          |
+-----------------------------------+-----------+----------+----------+----------+
| Vga_rsc_singleport_addr(2)        | Output    |          |          |          |
+-----------------------------------+-----------+----------+----------+----------+
| Vga_rsc_singleport_addr(1)        | Output    |          |          |          |
+-----------------------------------+-----------+----------+----------+----------+
| Vga_rsc_singleport_addr(0)        | Output    |          |          |          |
+-----------------------------------+-----------+----------+----------+----------+
| Vga_rsc_singleport_re             | Output    |          |          |          |
+-----------------------------------+-----------+----------+----------+----------+
| Vga_rsc_singleport_we             | Output    |          |          |          |
+-----------------------------------+-----------+----------+----------+----------+
| Vga_rsc_singleport_data_out(7)    | Input     |          |          |          |
+-----------------------------------+-----------+----------+----------+----------+
| Vga_rsc_singleport_data_out(6)    | Input     |          |          |          |
+-----------------------------------+-----------+----------+----------+----------+
| Vga_rsc_singleport_data_out(5)    | Input     |          |          |          |
+-----------------------------------+-----------+----------+----------+----------+
| Vga_rsc_singleport_data_out(4)    | Input     |          |          |          |
+-----------------------------------+-----------+----------+----------+----------+
| Vga_rsc_singleport_data_out(3)    | Input     |          |          |          |
+-----------------------------------+-----------+----------+----------+----------+
| Vga_rsc_singleport_data_out(2)    | Input     |          |          |          |
+-----------------------------------+-----------+----------+----------+----------+
| Vga_rsc_singleport_data_out(1)    | Input     |          |          |          |
+-----------------------------------+-----------+----------+----------+----------+
| Vga_rsc_singleport_data_out(0)    | Input     |          |          |          |
+-----------------------------------+-----------+----------+----------+----------+
Total registers mapped: 0
