{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1497902053304 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1497902053305 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 19 15:54:13 2017 " "Processing started: Mon Jun 19 15:54:13 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1497902053305 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902053305 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Energy_Channel_Sensing -c Energy_Channel_Sensing " "Command: quartus_map --read_settings_files=on --write_settings_files=off Energy_Channel_Sensing -c Energy_Channel_Sensing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902053305 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1497902053545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/wsrg/verilog/research-ayush/source/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/wsrg/verilog/research-ayush/source/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "../source/counter.v" "" { Text "/home/wsrg/verilog/research-ayush/source/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497902061438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/wsrg/verilog/research-ayush/source/comparator.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/wsrg/verilog/research-ayush/source/comparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "../source/comparator.v" "" { Text "/home/wsrg/verilog/research-ayush/source/comparator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497902061438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/wsrg/verilog/research-ayush/source/square_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/wsrg/verilog/research-ayush/source/square_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 square_adder " "Found entity 1: square_adder" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497902061439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Energy_Channel_Sensing.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Energy_Channel_Sensing.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Energy_Channel_Sensing " "Found entity 1: Energy_Channel_Sensing" {  } { { "Energy_Channel_Sensing.bdf" "" { Schematic "/home/wsrg/verilog/research-ayush/quartus/Energy_Channel_Sensing.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497902061439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_gen " "Found entity 1: clk_gen" {  } { { "clk_gen.v" "" { Text "/home/wsrg/verilog/research-ayush/quartus/clk_gen.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497902061440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_gen/clk_gen_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_gen/clk_gen_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_gen_0002 " "Found entity 1: clk_gen_0002" {  } { { "clk_gen/clk_gen_0002.v" "" { Text "/home/wsrg/verilog/research-ayush/quartus/clk_gen/clk_gen_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497902061440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061440 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Energy_Channel_Sensing " "Elaborating entity \"Energy_Channel_Sensing\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1497902061478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_adder square_adder:signal " "Elaborating entity \"square_adder\" for hierarchy \"square_adder:signal\"" {  } { { "Energy_Channel_Sensing.bdf" "signal" { Schematic "/home/wsrg/verilog/research-ayush/quartus/Energy_Channel_Sensing.bdf" { { 80 248 488 192 "signal" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497902061479 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp_real square_adder.v(32) " "Verilog HDL Always Construct warning at square_adder.v(32): inferring latch(es) for variable \"temp_real\", which holds its previous value in one or more paths through the always construct" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1497902061480 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp_imag square_adder.v(32) " "Verilog HDL Always Construct warning at square_adder.v(32): inferring latch(es) for variable \"temp_imag\", which holds its previous value in one or more paths through the always construct" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1497902061480 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "total square_adder.v(32) " "Verilog HDL Always Construct warning at square_adder.v(32): inferring latch(es) for variable \"total\", which holds its previous value in one or more paths through the always construct" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1497902061480 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "complete square_adder.v(32) " "Verilog HDL Always Construct warning at square_adder.v(32): inferring latch(es) for variable \"complete\", which holds its previous value in one or more paths through the always construct" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1497902061480 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "signal_out square_adder.v(32) " "Verilog HDL Always Construct warning at square_adder.v(32): inferring latch(es) for variable \"signal_out\", which holds its previous value in one or more paths through the always construct" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1497902061480 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "standby square_adder.v(14) " "Output port \"standby\" at square_adder.v(14) has no driver" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1497902061480 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal_out\[0\] square_adder.v(32) " "Inferred latch for \"signal_out\[0\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061480 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal_out\[1\] square_adder.v(32) " "Inferred latch for \"signal_out\[1\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061480 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal_out\[2\] square_adder.v(32) " "Inferred latch for \"signal_out\[2\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061480 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal_out\[3\] square_adder.v(32) " "Inferred latch for \"signal_out\[3\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061480 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal_out\[4\] square_adder.v(32) " "Inferred latch for \"signal_out\[4\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061480 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal_out\[5\] square_adder.v(32) " "Inferred latch for \"signal_out\[5\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061480 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal_out\[6\] square_adder.v(32) " "Inferred latch for \"signal_out\[6\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061480 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal_out\[7\] square_adder.v(32) " "Inferred latch for \"signal_out\[7\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061480 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal_out\[8\] square_adder.v(32) " "Inferred latch for \"signal_out\[8\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061480 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal_out\[9\] square_adder.v(32) " "Inferred latch for \"signal_out\[9\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061480 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal_out\[10\] square_adder.v(32) " "Inferred latch for \"signal_out\[10\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061480 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal_out\[11\] square_adder.v(32) " "Inferred latch for \"signal_out\[11\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061480 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal_out\[12\] square_adder.v(32) " "Inferred latch for \"signal_out\[12\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061480 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal_out\[13\] square_adder.v(32) " "Inferred latch for \"signal_out\[13\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061480 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal_out\[14\] square_adder.v(32) " "Inferred latch for \"signal_out\[14\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061480 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal_out\[15\] square_adder.v(32) " "Inferred latch for \"signal_out\[15\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061480 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal_out\[16\] square_adder.v(32) " "Inferred latch for \"signal_out\[16\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061480 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal_out\[17\] square_adder.v(32) " "Inferred latch for \"signal_out\[17\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061480 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal_out\[18\] square_adder.v(32) " "Inferred latch for \"signal_out\[18\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061481 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal_out\[19\] square_adder.v(32) " "Inferred latch for \"signal_out\[19\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061481 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal_out\[20\] square_adder.v(32) " "Inferred latch for \"signal_out\[20\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061481 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal_out\[21\] square_adder.v(32) " "Inferred latch for \"signal_out\[21\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061481 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal_out\[22\] square_adder.v(32) " "Inferred latch for \"signal_out\[22\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061481 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal_out\[23\] square_adder.v(32) " "Inferred latch for \"signal_out\[23\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061481 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal_out\[24\] square_adder.v(32) " "Inferred latch for \"signal_out\[24\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061481 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal_out\[25\] square_adder.v(32) " "Inferred latch for \"signal_out\[25\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061481 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal_out\[26\] square_adder.v(32) " "Inferred latch for \"signal_out\[26\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061481 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal_out\[27\] square_adder.v(32) " "Inferred latch for \"signal_out\[27\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061481 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal_out\[28\] square_adder.v(32) " "Inferred latch for \"signal_out\[28\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061481 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal_out\[29\] square_adder.v(32) " "Inferred latch for \"signal_out\[29\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061481 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "complete square_adder.v(32) " "Inferred latch for \"complete\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061481 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total\[0\] square_adder.v(32) " "Inferred latch for \"total\[0\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061481 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total\[1\] square_adder.v(32) " "Inferred latch for \"total\[1\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061481 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total\[2\] square_adder.v(32) " "Inferred latch for \"total\[2\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061481 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total\[3\] square_adder.v(32) " "Inferred latch for \"total\[3\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061481 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total\[4\] square_adder.v(32) " "Inferred latch for \"total\[4\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061481 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total\[5\] square_adder.v(32) " "Inferred latch for \"total\[5\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061481 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total\[6\] square_adder.v(32) " "Inferred latch for \"total\[6\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061481 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total\[7\] square_adder.v(32) " "Inferred latch for \"total\[7\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061481 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total\[8\] square_adder.v(32) " "Inferred latch for \"total\[8\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061481 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total\[9\] square_adder.v(32) " "Inferred latch for \"total\[9\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061481 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total\[10\] square_adder.v(32) " "Inferred latch for \"total\[10\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061481 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total\[11\] square_adder.v(32) " "Inferred latch for \"total\[11\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061481 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total\[12\] square_adder.v(32) " "Inferred latch for \"total\[12\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061481 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total\[13\] square_adder.v(32) " "Inferred latch for \"total\[13\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061481 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total\[14\] square_adder.v(32) " "Inferred latch for \"total\[14\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061481 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total\[15\] square_adder.v(32) " "Inferred latch for \"total\[15\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061481 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total\[16\] square_adder.v(32) " "Inferred latch for \"total\[16\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061481 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total\[17\] square_adder.v(32) " "Inferred latch for \"total\[17\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061481 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total\[18\] square_adder.v(32) " "Inferred latch for \"total\[18\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061481 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total\[19\] square_adder.v(32) " "Inferred latch for \"total\[19\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061481 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total\[20\] square_adder.v(32) " "Inferred latch for \"total\[20\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061481 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total\[21\] square_adder.v(32) " "Inferred latch for \"total\[21\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061481 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total\[22\] square_adder.v(32) " "Inferred latch for \"total\[22\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061481 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total\[23\] square_adder.v(32) " "Inferred latch for \"total\[23\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061481 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total\[24\] square_adder.v(32) " "Inferred latch for \"total\[24\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061481 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total\[25\] square_adder.v(32) " "Inferred latch for \"total\[25\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061481 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total\[26\] square_adder.v(32) " "Inferred latch for \"total\[26\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061481 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total\[27\] square_adder.v(32) " "Inferred latch for \"total\[27\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061481 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total\[28\] square_adder.v(32) " "Inferred latch for \"total\[28\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061481 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "total\[29\] square_adder.v(32) " "Inferred latch for \"total\[29\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061481 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_imag\[0\] square_adder.v(32) " "Inferred latch for \"temp_imag\[0\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061481 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_imag\[1\] square_adder.v(32) " "Inferred latch for \"temp_imag\[1\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061481 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_imag\[2\] square_adder.v(32) " "Inferred latch for \"temp_imag\[2\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061481 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_imag\[3\] square_adder.v(32) " "Inferred latch for \"temp_imag\[3\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061481 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_imag\[4\] square_adder.v(32) " "Inferred latch for \"temp_imag\[4\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061481 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_imag\[5\] square_adder.v(32) " "Inferred latch for \"temp_imag\[5\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061481 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_imag\[6\] square_adder.v(32) " "Inferred latch for \"temp_imag\[6\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061481 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_imag\[7\] square_adder.v(32) " "Inferred latch for \"temp_imag\[7\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061482 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_imag\[8\] square_adder.v(32) " "Inferred latch for \"temp_imag\[8\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061482 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_real\[0\] square_adder.v(32) " "Inferred latch for \"temp_real\[0\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061482 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_real\[1\] square_adder.v(32) " "Inferred latch for \"temp_real\[1\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061482 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_real\[2\] square_adder.v(32) " "Inferred latch for \"temp_real\[2\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061482 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_real\[3\] square_adder.v(32) " "Inferred latch for \"temp_real\[3\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061482 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_real\[4\] square_adder.v(32) " "Inferred latch for \"temp_real\[4\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061482 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_real\[5\] square_adder.v(32) " "Inferred latch for \"temp_real\[5\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061482 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_real\[6\] square_adder.v(32) " "Inferred latch for \"temp_real\[6\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061482 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_real\[7\] square_adder.v(32) " "Inferred latch for \"temp_real\[7\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061482 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_real\[8\] square_adder.v(32) " "Inferred latch for \"temp_real\[8\]\" at square_adder.v(32)" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902061482 "|Energy_Channel_Sensing|square_adder:signal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:inst " "Elaborating entity \"counter\" for hierarchy \"counter:inst\"" {  } { { "Energy_Channel_Sensing.bdf" "inst" { Schematic "/home/wsrg/verilog/research-ayush/quartus/Energy_Channel_Sensing.bdf" { { 80 -104 64 192 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497902061482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_gen clk_gen:inst7 " "Elaborating entity \"clk_gen\" for hierarchy \"clk_gen:inst7\"" {  } { { "Energy_Channel_Sensing.bdf" "inst7" { Schematic "/home/wsrg/verilog/research-ayush/quartus/Energy_Channel_Sensing.bdf" { { 296 -112 48 440 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497902061483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_gen_0002 clk_gen:inst7\|clk_gen_0002:clk_gen_inst " "Elaborating entity \"clk_gen_0002\" for hierarchy \"clk_gen:inst7\|clk_gen_0002:clk_gen_inst\"" {  } { { "clk_gen.v" "clk_gen_inst" { Text "/home/wsrg/verilog/research-ayush/quartus/clk_gen.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497902061484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll clk_gen:inst7\|clk_gen_0002:clk_gen_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"clk_gen:inst7\|clk_gen_0002:clk_gen_inst\|altera_pll:altera_pll_i\"" {  } { { "clk_gen/clk_gen_0002.v" "altera_pll_i" { Text "/home/wsrg/verilog/research-ayush/quartus/clk_gen/clk_gen_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497902061497 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1497902061499 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clk_gen:inst7\|clk_gen_0002:clk_gen_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"clk_gen:inst7\|clk_gen_0002:clk_gen_inst\|altera_pll:altera_pll_i\"" {  } { { "clk_gen/clk_gen_0002.v" "" { Text "/home/wsrg/verilog/research-ayush/quartus/clk_gen/clk_gen_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497902061499 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clk_gen:inst7\|clk_gen_0002:clk_gen_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"clk_gen:inst7\|clk_gen_0002:clk_gen_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 5.000000 MHz " "Parameter \"output_clock_frequency0\" = \"5.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061499 ""}  } { { "clk_gen/clk_gen_0002.v" "" { Text "/home/wsrg/verilog/research-ayush/quartus/clk_gen/clk_gen_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1497902061499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator comparator:inst2 " "Elaborating entity \"comparator\" for hierarchy \"comparator:inst2\"" {  } { { "Energy_Channel_Sensing.bdf" "inst2" { Schematic "/home/wsrg/verilog/research-ayush/quartus/Energy_Channel_Sensing.bdf" { { 152 640 816 264 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497902061501 ""}
{ "Warning" "WSGN_SEARCH_FILE" "constant.v 1 1 " "Using design file constant.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 constant " "Found entity 1: constant" {  } { { "constant.v" "" { Text "/home/wsrg/verilog/research-ayush/quartus/constant.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497902061503 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1497902061503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "constant constant:inst6 " "Elaborating entity \"constant\" for hierarchy \"constant:inst6\"" {  } { { "Energy_Channel_Sensing.bdf" "inst6" { Schematic "/home/wsrg/verilog/research-ayush/quartus/Energy_Channel_Sensing.bdf" { { 192 -264 -152 240 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497902061503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant constant:inst6\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"constant:inst6\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "constant.v" "LPM_CONSTANT_component" { Text "/home/wsrg/verilog/research-ayush/quartus/constant.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497902061511 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "constant:inst6\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"constant:inst6\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "constant.v" "" { Text "/home/wsrg/verilog/research-ayush/quartus/constant.v" 49 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497902061511 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "constant:inst6\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"constant:inst6\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 100 " "Parameter \"lpm_cvalue\" = \"100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061511 ""}  } { { "constant.v" "" { Text "/home/wsrg/verilog/research-ayush/quartus/constant.v" 49 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1497902061511 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "square_adder:Noise\|temp_imag\[1\] square_adder:signal\|temp_imag\[1\] " "Duplicate LATCH primitive \"square_adder:Noise\|temp_imag\[1\]\" merged with LATCH primitive \"square_adder:signal\|temp_imag\[1\]\"" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061992 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "square_adder:signal\|temp_real\[1\] square_adder:signal\|temp_imag\[1\] " "Duplicate LATCH primitive \"square_adder:signal\|temp_real\[1\]\" merged with LATCH primitive \"square_adder:signal\|temp_imag\[1\]\"" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061992 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "square_adder:Noise\|temp_real\[1\] square_adder:signal\|temp_imag\[1\] " "Duplicate LATCH primitive \"square_adder:Noise\|temp_real\[1\]\" merged with LATCH primitive \"square_adder:signal\|temp_imag\[1\]\"" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061992 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "square_adder:Noise\|temp_imag\[2\] square_adder:signal\|temp_imag\[2\] " "Duplicate LATCH primitive \"square_adder:Noise\|temp_imag\[2\]\" merged with LATCH primitive \"square_adder:signal\|temp_imag\[2\]\"" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061992 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "square_adder:signal\|temp_real\[2\] square_adder:signal\|temp_imag\[2\] " "Duplicate LATCH primitive \"square_adder:signal\|temp_real\[2\]\" merged with LATCH primitive \"square_adder:signal\|temp_imag\[2\]\"" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061992 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "square_adder:Noise\|temp_real\[2\] square_adder:signal\|temp_imag\[2\] " "Duplicate LATCH primitive \"square_adder:Noise\|temp_real\[2\]\" merged with LATCH primitive \"square_adder:signal\|temp_imag\[2\]\"" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061992 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "square_adder:Noise\|temp_imag\[3\] square_adder:signal\|temp_imag\[3\] " "Duplicate LATCH primitive \"square_adder:Noise\|temp_imag\[3\]\" merged with LATCH primitive \"square_adder:signal\|temp_imag\[3\]\"" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061992 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "square_adder:signal\|temp_real\[3\] square_adder:signal\|temp_imag\[3\] " "Duplicate LATCH primitive \"square_adder:signal\|temp_real\[3\]\" merged with LATCH primitive \"square_adder:signal\|temp_imag\[3\]\"" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061992 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "square_adder:Noise\|temp_real\[3\] square_adder:signal\|temp_imag\[3\] " "Duplicate LATCH primitive \"square_adder:Noise\|temp_real\[3\]\" merged with LATCH primitive \"square_adder:signal\|temp_imag\[3\]\"" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061992 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "square_adder:Noise\|temp_imag\[4\] square_adder:signal\|temp_imag\[4\] " "Duplicate LATCH primitive \"square_adder:Noise\|temp_imag\[4\]\" merged with LATCH primitive \"square_adder:signal\|temp_imag\[4\]\"" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061992 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "square_adder:signal\|temp_real\[4\] square_adder:signal\|temp_imag\[4\] " "Duplicate LATCH primitive \"square_adder:signal\|temp_real\[4\]\" merged with LATCH primitive \"square_adder:signal\|temp_imag\[4\]\"" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061992 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "square_adder:Noise\|temp_real\[4\] square_adder:signal\|temp_imag\[4\] " "Duplicate LATCH primitive \"square_adder:Noise\|temp_real\[4\]\" merged with LATCH primitive \"square_adder:signal\|temp_imag\[4\]\"" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061992 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "square_adder:Noise\|temp_imag\[5\] square_adder:signal\|temp_imag\[5\] " "Duplicate LATCH primitive \"square_adder:Noise\|temp_imag\[5\]\" merged with LATCH primitive \"square_adder:signal\|temp_imag\[5\]\"" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061992 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "square_adder:signal\|temp_real\[5\] square_adder:signal\|temp_imag\[5\] " "Duplicate LATCH primitive \"square_adder:signal\|temp_real\[5\]\" merged with LATCH primitive \"square_adder:signal\|temp_imag\[5\]\"" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061992 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "square_adder:Noise\|temp_real\[5\] square_adder:signal\|temp_imag\[5\] " "Duplicate LATCH primitive \"square_adder:Noise\|temp_real\[5\]\" merged with LATCH primitive \"square_adder:signal\|temp_imag\[5\]\"" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061992 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "square_adder:Noise\|temp_imag\[6\] square_adder:signal\|temp_imag\[6\] " "Duplicate LATCH primitive \"square_adder:Noise\|temp_imag\[6\]\" merged with LATCH primitive \"square_adder:signal\|temp_imag\[6\]\"" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061992 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "square_adder:signal\|temp_real\[6\] square_adder:signal\|temp_imag\[6\] " "Duplicate LATCH primitive \"square_adder:signal\|temp_real\[6\]\" merged with LATCH primitive \"square_adder:signal\|temp_imag\[6\]\"" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061992 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "square_adder:Noise\|temp_real\[6\] square_adder:signal\|temp_imag\[6\] " "Duplicate LATCH primitive \"square_adder:Noise\|temp_real\[6\]\" merged with LATCH primitive \"square_adder:signal\|temp_imag\[6\]\"" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061992 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "square_adder:Noise\|temp_imag\[7\] square_adder:signal\|temp_imag\[7\] " "Duplicate LATCH primitive \"square_adder:Noise\|temp_imag\[7\]\" merged with LATCH primitive \"square_adder:signal\|temp_imag\[7\]\"" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061992 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "square_adder:signal\|temp_real\[7\] square_adder:signal\|temp_imag\[7\] " "Duplicate LATCH primitive \"square_adder:signal\|temp_real\[7\]\" merged with LATCH primitive \"square_adder:signal\|temp_imag\[7\]\"" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061992 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "square_adder:Noise\|temp_real\[7\] square_adder:signal\|temp_imag\[7\] " "Duplicate LATCH primitive \"square_adder:Noise\|temp_real\[7\]\" merged with LATCH primitive \"square_adder:signal\|temp_imag\[7\]\"" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061992 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "square_adder:Noise\|temp_imag\[8\] square_adder:signal\|temp_imag\[8\] " "Duplicate LATCH primitive \"square_adder:Noise\|temp_imag\[8\]\" merged with LATCH primitive \"square_adder:signal\|temp_imag\[8\]\"" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061992 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "square_adder:Noise\|temp_real\[8\] square_adder:signal\|temp_imag\[8\] " "Duplicate LATCH primitive \"square_adder:Noise\|temp_real\[8\]\" merged with LATCH primitive \"square_adder:signal\|temp_imag\[8\]\"" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061992 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "square_adder:signal\|temp_real\[8\] square_adder:signal\|temp_imag\[8\] " "Duplicate LATCH primitive \"square_adder:signal\|temp_real\[8\]\" merged with LATCH primitive \"square_adder:signal\|temp_imag\[8\]\"" {  } { { "../source/square_adder.v" "" { Text "/home/wsrg/verilog/research-ayush/source/square_adder.v" 32 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1497902061992 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1497902061992 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Standby_s GND " "Pin \"Standby_s\" is stuck at GND" {  } { { "Energy_Channel_Sensing.bdf" "" { Schematic "/home/wsrg/verilog/research-ayush/quartus/Energy_Channel_Sensing.bdf" { { 136 832 1008 152 "Standby_s" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497902062073 "|Energy_Channel_Sensing|Standby_s"} { "Warning" "WMLS_MLS_STUCK_PIN" "Standby_n GND " "Pin \"Standby_n\" is stuck at GND" {  } { { "Energy_Channel_Sensing.bdf" "" { Schematic "/home/wsrg/verilog/research-ayush/quartus/Energy_Channel_Sensing.bdf" { { 312 832 1008 328 "Standby_n" "" } { 304 488 832 320 "standby_n" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497902062073 "|Energy_Channel_Sensing|Standby_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] VCC " "Pin \"LED\[1\]\" is stuck at VCC" {  } { { "Energy_Channel_Sensing.bdf" "" { Schematic "/home/wsrg/verilog/research-ayush/quartus/Energy_Channel_Sensing.bdf" { { 176 832 1008 192 "LED\[0\]" "" } { 192 832 1008 208 "LED\[1\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497902062073 "|Energy_Channel_Sensing|LED[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1497902062073 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1497902062133 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "5 0 1 0 0 " "Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1497902062469 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497902062469 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "193 " "Implemented 193 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1497902062736 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1497902062736 ""} { "Info" "ICUT_CUT_TM_LCELLS" "180 " "Implemented 180 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1497902062736 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1497902062736 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1497902062736 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1497902062736 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1060 " "Peak virtual memory: 1060 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1497902062745 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 19 15:54:22 2017 " "Processing ended: Mon Jun 19 15:54:22 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1497902062745 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1497902062745 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1497902062745 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1497902062745 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1497902063628 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1497902063628 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 19 15:54:23 2017 " "Processing started: Mon Jun 19 15:54:23 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1497902063628 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1497902063628 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Energy_Channel_Sensing -c Energy_Channel_Sensing " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Energy_Channel_Sensing -c Energy_Channel_Sensing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1497902063628 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1497902063653 ""}
{ "Info" "0" "" "Project  = Energy_Channel_Sensing" {  } {  } 0 0 "Project  = Energy_Channel_Sensing" 0 0 "Fitter" 0 0 1497902063654 ""}
{ "Info" "0" "" "Revision = Energy_Channel_Sensing" {  } {  } 0 0 "Revision = Energy_Channel_Sensing" 0 0 "Fitter" 0 0 1497902063654 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1497902063771 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Energy_Channel_Sensing 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"Energy_Channel_Sensing\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1497902063776 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1497902063811 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1497902063811 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK clk_gen:inst7\|clk_gen_0002:clk_gen_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"clk_gen:inst7\|clk_gen_0002:clk_gen_inst\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1497902063925 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1497902064257 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1497902064275 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1497902064353 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1497902074052 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X0_Y15_N0 " "PLL(s) placed in location FRACTIONALPLL_X0_Y15_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "clk_gen:inst7\|clk_gen_0002:clk_gen_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL " "PLL clk_gen:inst7\|clk_gen_0002:clk_gen_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1497902074081 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1497902074081 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk_gen:inst7\|clk_gen_0002:clk_gen_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 21 global CLKCTRL_G0 " "clk_gen:inst7\|clk_gen_0002:clk_gen_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 21 fanout uses global clock CLKCTRL_G0" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1497902074098 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1497902074098 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1497902074098 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "127 " "TimeQuest Timing Analyzer is analyzing 127 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1497902074824 ""}
{ "Info" "ISTA_SDC_FOUND" "Energy_Channel_sensing.sdc " "Reading SDC File: 'Energy_Channel_sensing.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1497902074825 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst7\|clk_gen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{inst7\|clk_gen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{inst7\|clk_gen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{inst7\|clk_gen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{inst7\|clk_gen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{inst7\|clk_gen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1497902074827 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst7\|clk_gen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 60 -duty_cycle 50.00 -name \{inst7\|clk_gen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst7\|clk_gen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{inst7\|clk_gen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 60 -duty_cycle 50.00 -name \{inst7\|clk_gen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst7\|clk_gen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1497902074827 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1497902074827 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1497902074827 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "counter:inst\|clk_out " "Node: counter:inst\|clk_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch square_adder:signal\|total\[11\] counter:inst\|clk_out " "Latch square_adder:signal\|total\[11\] is being clocked by counter:inst\|clk_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1497902074828 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1497902074828 "|Energy_Channel_Sensing|counter:inst|clk_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "counter:inst\|done " "Node: counter:inst\|done was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch square_adder:Noise\|signal_out\[18\] counter:inst\|done " "Latch square_adder:Noise\|signal_out\[18\] is being clocked by counter:inst\|done" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1497902074829 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1497902074829 "|Energy_Channel_Sensing|counter:inst|done"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "square_adder:Noise\|complete " "Node: square_adder:Noise\|complete was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register comparator:inst2\|out square_adder:Noise\|complete " "Register comparator:inst2\|out is being clocked by square_adder:Noise\|complete" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1497902074829 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1497902074829 "|Energy_Channel_Sensing|square_adder:Noise|complete"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clk_gen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst7\|clk_gen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1497902074829 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clk_gen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst7\|clk_gen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1497902074829 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clk_gen_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst7\|clk_gen_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1497902074829 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1497902074829 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1497902074831 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1497902074831 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1497902074831 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1497902074831 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1497902074831 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 inst7\|clk_gen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   3.333 inst7\|clk_gen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1497902074831 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 200.000 inst7\|clk_gen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " " 200.000 inst7\|clk_gen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1497902074831 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1497902074831 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1497902074867 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1497902074868 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1497902074868 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1497902074868 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1497902074868 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1497902074868 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1497902074905 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1497902074906 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1497902074906 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:10 " "Fitter preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1497902074947 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1497902079321 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1497902079477 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1497902081304 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1497902082932 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1497902083387 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1497902083387 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1497902084306 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X78_Y0 X89_Y10 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X78_Y0 to location X89_Y10" {  } { { "loc" "" { Generic "/home/wsrg/verilog/research-ayush/quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X78_Y0 to location X89_Y10"} { { 12 { 0 ""} 78 0 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1497902088742 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1497902088742 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1497902089126 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1497902089126 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1497902089126 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1497902089128 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.39 " "Total time spent on timing analysis during the Fitter is 0.39 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1497902090132 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1497902090164 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1497902090501 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1497902090501 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1497902090805 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1497902092640 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1497902092808 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2177 " "Peak virtual memory: 2177 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1497902093200 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 19 15:54:53 2017 " "Processing ended: Mon Jun 19 15:54:53 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1497902093200 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1497902093200 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:48 " "Total CPU time (on all processors): 00:00:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1497902093200 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1497902093200 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1497902094902 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1497902094903 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 19 15:54:54 2017 " "Processing started: Mon Jun 19 15:54:54 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1497902094903 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1497902094903 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Energy_Channel_Sensing -c Energy_Channel_Sensing " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Energy_Channel_Sensing -c Energy_Channel_Sensing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1497902094903 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1497902099540 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "965 " "Peak virtual memory: 965 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1497902099955 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 19 15:54:59 2017 " "Processing ended: Mon Jun 19 15:54:59 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1497902099955 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1497902099955 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1497902099955 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1497902099955 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1497902100074 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1497902100627 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1497902100628 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 19 15:55:00 2017 " "Processing started: Mon Jun 19 15:55:00 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1497902100628 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497902100628 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Energy_Channel_Sensing -c Energy_Channel_Sensing " "Command: quartus_sta Energy_Channel_Sensing -c Energy_Channel_Sensing" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497902100628 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1497902100654 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497902101094 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497902101132 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497902101132 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "127 " "TimeQuest Timing Analyzer is analyzing 127 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1497902101608 ""}
{ "Info" "ISTA_SDC_FOUND" "Energy_Channel_sensing.sdc " "Reading SDC File: 'Energy_Channel_sensing.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497902101627 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst7\|clk_gen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{inst7\|clk_gen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{inst7\|clk_gen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{inst7\|clk_gen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{inst7\|clk_gen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{inst7\|clk_gen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1497902101629 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst7\|clk_gen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 60 -duty_cycle 50.00 -name \{inst7\|clk_gen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst7\|clk_gen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{inst7\|clk_gen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 60 -duty_cycle 50.00 -name \{inst7\|clk_gen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst7\|clk_gen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1497902101629 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497902101629 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1497902101629 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "counter:inst\|clk_out " "Node: counter:inst\|clk_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch square_adder:signal\|total\[11\] counter:inst\|clk_out " "Latch square_adder:signal\|total\[11\] is being clocked by counter:inst\|clk_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1497902101632 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1497902101632 "|Energy_Channel_Sensing|counter:inst|clk_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "counter:inst\|done " "Node: counter:inst\|done was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch square_adder:Noise\|signal_out\[18\] counter:inst\|done " "Latch square_adder:Noise\|signal_out\[18\] is being clocked by counter:inst\|done" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1497902101632 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1497902101632 "|Energy_Channel_Sensing|counter:inst|done"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "square_adder:Noise\|complete " "Node: square_adder:Noise\|complete was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register comparator:inst2\|out square_adder:Noise\|complete " "Register comparator:inst2\|out is being clocked by square_adder:Noise\|complete" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1497902101632 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1497902101632 "|Energy_Channel_Sensing|square_adder:Noise|complete"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clk_gen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst7\|clk_gen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1497902101632 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clk_gen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst7\|clk_gen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1497902101632 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clk_gen_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst7\|clk_gen_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1497902101632 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1497902101632 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497902101633 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1497902101634 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1497902101637 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 197.586 " "Worst-case setup slack is 197.586" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497902101641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497902101641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  197.586               0.000 inst7\|clk_gen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  197.586               0.000 inst7\|clk_gen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497902101641 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497902101641 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.469 " "Worst-case hold slack is 0.469" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497902101642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497902101642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.469               0.000 inst7\|clk_gen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.469               0.000 inst7\|clk_gen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497902101642 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497902101642 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497902101643 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497902101643 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.666 " "Worst-case minimum pulse width slack is 1.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497902101643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497902101643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 inst7\|clk_gen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 inst7\|clk_gen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497902101643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.670               0.000 CLOCK_50  " "    9.670               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497902101643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   99.300               0.000 inst7\|clk_gen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   99.300               0.000 inst7\|clk_gen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497902101643 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497902101643 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1497902101646 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497902101672 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497902102539 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "counter:inst\|clk_out " "Node: counter:inst\|clk_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch square_adder:signal\|total\[11\] counter:inst\|clk_out " "Latch square_adder:signal\|total\[11\] is being clocked by counter:inst\|clk_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1497902102599 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1497902102599 "|Energy_Channel_Sensing|counter:inst|clk_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "counter:inst\|done " "Node: counter:inst\|done was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch square_adder:Noise\|signal_out\[18\] counter:inst\|done " "Latch square_adder:Noise\|signal_out\[18\] is being clocked by counter:inst\|done" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1497902102599 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1497902102599 "|Energy_Channel_Sensing|counter:inst|done"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "square_adder:Noise\|complete " "Node: square_adder:Noise\|complete was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register comparator:inst2\|out square_adder:Noise\|complete " "Register comparator:inst2\|out is being clocked by square_adder:Noise\|complete" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1497902102599 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1497902102599 "|Energy_Channel_Sensing|square_adder:Noise|complete"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clk_gen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst7\|clk_gen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1497902102599 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clk_gen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst7\|clk_gen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1497902102599 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clk_gen_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst7\|clk_gen_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1497902102599 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1497902102599 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497902102600 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 197.680 " "Worst-case setup slack is 197.680" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497902102602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497902102602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  197.680               0.000 inst7\|clk_gen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  197.680               0.000 inst7\|clk_gen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497902102602 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497902102602 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.441 " "Worst-case hold slack is 0.441" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497902102603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497902102603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.441               0.000 inst7\|clk_gen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.441               0.000 inst7\|clk_gen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497902102603 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497902102603 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497902102603 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497902102604 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.666 " "Worst-case minimum pulse width slack is 1.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497902102604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497902102604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 inst7\|clk_gen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 inst7\|clk_gen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497902102604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.673               0.000 CLOCK_50  " "    9.673               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497902102604 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   99.252               0.000 inst7\|clk_gen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   99.252               0.000 inst7\|clk_gen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497902102604 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497902102604 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1497902102606 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497902102731 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497902103563 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "counter:inst\|clk_out " "Node: counter:inst\|clk_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch square_adder:signal\|total\[11\] counter:inst\|clk_out " "Latch square_adder:signal\|total\[11\] is being clocked by counter:inst\|clk_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1497902103624 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1497902103624 "|Energy_Channel_Sensing|counter:inst|clk_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "counter:inst\|done " "Node: counter:inst\|done was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch square_adder:Noise\|signal_out\[18\] counter:inst\|done " "Latch square_adder:Noise\|signal_out\[18\] is being clocked by counter:inst\|done" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1497902103624 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1497902103624 "|Energy_Channel_Sensing|counter:inst|done"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "square_adder:Noise\|complete " "Node: square_adder:Noise\|complete was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register comparator:inst2\|out square_adder:Noise\|complete " "Register comparator:inst2\|out is being clocked by square_adder:Noise\|complete" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1497902103625 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1497902103625 "|Energy_Channel_Sensing|square_adder:Noise|complete"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clk_gen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst7\|clk_gen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1497902103625 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clk_gen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst7\|clk_gen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1497902103625 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clk_gen_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst7\|clk_gen_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1497902103625 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1497902103625 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497902103625 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 198.695 " "Worst-case setup slack is 198.695" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497902103626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497902103626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  198.695               0.000 inst7\|clk_gen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  198.695               0.000 inst7\|clk_gen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497902103626 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497902103626 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.258 " "Worst-case hold slack is 0.258" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497902103627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497902103627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.258               0.000 inst7\|clk_gen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.258               0.000 inst7\|clk_gen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497902103627 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497902103627 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497902103627 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497902103628 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.666 " "Worst-case minimum pulse width slack is 1.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497902103628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497902103628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 inst7\|clk_gen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 inst7\|clk_gen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497902103628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.336               0.000 CLOCK_50  " "    9.336               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497902103628 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   99.552               0.000 inst7\|clk_gen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   99.552               0.000 inst7\|clk_gen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497902103628 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497902103628 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1497902103630 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "counter:inst\|clk_out " "Node: counter:inst\|clk_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch square_adder:signal\|total\[11\] counter:inst\|clk_out " "Latch square_adder:signal\|total\[11\] is being clocked by counter:inst\|clk_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1497902103772 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1497902103772 "|Energy_Channel_Sensing|counter:inst|clk_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "counter:inst\|done " "Node: counter:inst\|done was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch square_adder:Noise\|signal_out\[18\] counter:inst\|done " "Latch square_adder:Noise\|signal_out\[18\] is being clocked by counter:inst\|done" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1497902103772 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1497902103772 "|Energy_Channel_Sensing|counter:inst|done"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "square_adder:Noise\|complete " "Node: square_adder:Noise\|complete was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register comparator:inst2\|out square_adder:Noise\|complete " "Register comparator:inst2\|out is being clocked by square_adder:Noise\|complete" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1497902103772 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1497902103772 "|Energy_Channel_Sensing|square_adder:Noise|complete"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clk_gen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst7\|clk_gen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1497902103772 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clk_gen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst7\|clk_gen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1497902103772 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|clk_gen_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst7\|clk_gen_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1497902103772 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1497902103772 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497902103773 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 198.810 " "Worst-case setup slack is 198.810" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497902103774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497902103774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  198.810               0.000 inst7\|clk_gen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  198.810               0.000 inst7\|clk_gen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497902103774 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497902103774 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.233 " "Worst-case hold slack is 0.233" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497902103775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497902103775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.233               0.000 inst7\|clk_gen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.233               0.000 inst7\|clk_gen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497902103775 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497902103775 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497902103775 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497902103776 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.666 " "Worst-case minimum pulse width slack is 1.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497902103776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497902103776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 inst7\|clk_gen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 inst7\|clk_gen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497902103776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.286               0.000 CLOCK_50  " "    9.286               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497902103776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   99.542               0.000 inst7\|clk_gen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   99.542               0.000 inst7\|clk_gen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1497902103776 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497902103776 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497902104733 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497902104733 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 13 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1221 " "Peak virtual memory: 1221 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1497902104751 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 19 15:55:04 2017 " "Processing ended: Mon Jun 19 15:55:04 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1497902104751 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1497902104751 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1497902104751 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497902104751 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1497902105535 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1497902105536 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 19 15:55:05 2017 " "Processing started: Mon Jun 19 15:55:05 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1497902105536 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1497902105536 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Energy_Channel_Sensing -c Energy_Channel_Sensing " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Energy_Channel_Sensing -c Energy_Channel_Sensing" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1497902105536 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1497902106117 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Energy_Channel_Sensing.vo /home/wsrg/verilog/research-ayush/quartus/simulation/modelsim/ simulation " "Generated file Energy_Channel_Sensing.vo in folder \"/home/wsrg/verilog/research-ayush/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1497902106518 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1246 " "Peak virtual memory: 1246 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1497902106571 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 19 15:55:06 2017 " "Processing ended: Mon Jun 19 15:55:06 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1497902106571 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1497902106571 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1497902106571 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1497902106571 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 34 s " "Quartus Prime Full Compilation was successful. 0 errors, 34 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1497902106680 ""}
