ARM GAS  /tmp/ccWDJs20.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"gd32f4xx_enet.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.enet_default_init,"ax",%progbits
  20              		.align	1
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	enet_default_init:
  26              	.LFB198:
  27              		.file 1 "Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c"
   1:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** /*!
   2:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \file    gd32f4xx_enet.c
   3:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \brief   ENET driver
   4:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
   5:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \version 2016-08-15, V1.0.0, firmware for GD32F4xx
   6:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \version 2018-12-12, V2.0.0, firmware for GD32F4xx
   7:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \version 2020-09-30, V2.1.0, firmware for GD32F4xx
   8:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \version 2022-03-09, V3.0.0, firmware for GD32F4xx
   9:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** */
  10:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
  11:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** /*
  12:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     Copyright (c) 2022, GigaDevice Semiconductor Inc.
  13:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     Redistribution and use in source and binary forms, with or without modification,
  14:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** are permitted provided that the following conditions are met:
  15:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
  16:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     1. Redistributions of source code must retain the above copyright notice, this
  17:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****        list of conditions and the following disclaimer.
  18:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     2. Redistributions in binary form must reproduce the above copyright notice,
  19:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****        this list of conditions and the following disclaimer in the documentation
  20:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****        and/or other materials provided with the distribution.
  21:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     3. Neither the name of the copyright holder nor the names of its contributors
  22:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****        may be used to endorse or promote products derived from this software without
  23:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****        specific prior written permission.
  24:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
  25:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  26:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
  27:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
  28:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
  29:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
  30:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
  31:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
ARM GAS  /tmp/ccWDJs20.s 			page 2


  32:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  33:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY
  34:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** OF SUCH DAMAGE.
  35:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** */
  36:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
  37:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** #include "gd32f4xx_enet.h"
  38:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
  39:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** #if defined   (__CC_ARM)                                    /*!< ARM compiler */
  40:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** __align(4)
  41:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** enet_descriptors_struct  rxdesc_tab[ENET_RXBUF_NUM];        /*!< ENET RxDMA descriptor */
  42:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** __align(4)
  43:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** enet_descriptors_struct  txdesc_tab[ENET_TXBUF_NUM];        /*!< ENET TxDMA descriptor */
  44:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** __align(4)
  45:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** uint8_t rx_buff[ENET_RXBUF_NUM][ENET_RXBUF_SIZE];           /*!< ENET receive buffer */
  46:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** __align(4)
  47:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** uint8_t tx_buff[ENET_TXBUF_NUM][ENET_TXBUF_SIZE];           /*!< ENET transmit buffer */
  48:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
  49:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** #elif defined ( __ICCARM__ )                                /*!< IAR compiler */
  50:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** #pragma data_alignment=4
  51:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** enet_descriptors_struct  rxdesc_tab[ENET_RXBUF_NUM];        /*!< ENET RxDMA descriptor */
  52:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** #pragma data_alignment=4
  53:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** enet_descriptors_struct  txdesc_tab[ENET_TXBUF_NUM];        /*!< ENET TxDMA descriptor */
  54:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** #pragma data_alignment=4
  55:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** uint8_t rx_buff[ENET_RXBUF_NUM][ENET_RXBUF_SIZE];           /*!< ENET receive buffer */
  56:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** #pragma data_alignment=4
  57:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** uint8_t tx_buff[ENET_TXBUF_NUM][ENET_TXBUF_SIZE];           /*!< ENET transmit buffer */
  58:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
  59:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** #elif defined (__GNUC__)        /* GNU Compiler */
  60:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** enet_descriptors_struct  rxdesc_tab[ENET_RXBUF_NUM] __attribute__((aligned(4)));          /*!< ENET
  61:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** enet_descriptors_struct  txdesc_tab[ENET_TXBUF_NUM] __attribute__((aligned(4)));          /*!< ENET
  62:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** uint8_t rx_buff[ENET_RXBUF_NUM][ENET_RXBUF_SIZE] __attribute__((aligned(4)));             /*!< ENET
  63:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** uint8_t tx_buff[ENET_TXBUF_NUM][ENET_TXBUF_SIZE] __attribute__((aligned(4)));             /*!< ENET
  64:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
  65:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** #endif /* __CC_ARM */
  66:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
  67:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** /* global transmit and receive descriptors pointers */
  68:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** enet_descriptors_struct  *dma_current_txdesc;
  69:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** enet_descriptors_struct  *dma_current_rxdesc;
  70:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
  71:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** /* structure pointer of ptp descriptor for normal mode */
  72:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** enet_descriptors_struct  *dma_current_ptp_txdesc = NULL;
  73:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** enet_descriptors_struct  *dma_current_ptp_rxdesc = NULL;
  74:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
  75:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** /* init structure parameters for ENET initialization */
  76:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** static enet_initpara_struct enet_initpara = {0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0};
  77:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** static uint32_t enet_unknow_err = 0U;
  78:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** /* array of register offset for debug information get */
  79:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** static const uint16_t enet_reg_tab[] = {
  80:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     0x0000, 0x0004, 0x0008, 0x000C, 0x0010, 0x0014, 0x0018, 0x001C, 0x0028, 0x002C, 0x0034,
  81:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     0x0038, 0x003C, 0x0040, 0x0044, 0x0048, 0x004C, 0x0050, 0x0054, 0x0058, 0x005C, 0x1080,
  82:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
  83:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     0x0100, 0x0104, 0x0108, 0x010C, 0x0110, 0x014C, 0x0150, 0x0168, 0x0194, 0x0198, 0x01C4,
  84:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
  85:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     0x0700, 0x0704, 0x0708, 0x070C, 0x0710, 0x0714, 0x0718, 0x071C, 0x0720, 0x0728, 0x072C,
  86:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
  87:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     0x1000, 0x1004, 0x1008, 0x100C, 0x1010, 0x1014, 0x1018, 0x101C, 0x1020, 0x1024, 0x1048,
  88:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     0x104C, 0x1050, 0x1054
ARM GAS  /tmp/ccWDJs20.s 			page 3


  89:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** };
  90:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
  91:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** /* initialize ENET peripheral with generally concerned parameters, call it by enet_init() */
  92:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** static void enet_default_init(void);
  93:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** #ifdef USE_DELAY
  94:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** /* user can provide more timing precise _ENET_DELAY_ function */
  95:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** #define _ENET_DELAY_                              delay_ms
  96:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** #else
  97:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** /* insert a delay time */
  98:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** static void enet_delay(uint32_t ncount);
  99:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** /* default _ENET_DELAY_ function with less precise timing */
 100:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** #define _ENET_DELAY_                              enet_delay
 101:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** #endif
 102:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 103:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 104:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** /*!
 105:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \brief    deinitialize the ENET, and reset structure parameters for ENET initialization
 106:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[in]  none
 107:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[out] none
 108:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \retval     none
 109:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** */
 110:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** void enet_deinit(void)
 111:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** {
 112:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     rcu_periph_reset_enable(RCU_ENETRST);
 113:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     rcu_periph_reset_disable(RCU_ENETRST);
 114:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     enet_initpara_reset();
 115:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 116:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 117:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** /*!
 118:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \brief    configure the parameters which are usually less cared for initialization
 119:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 note -- this function must be called before enet_init(), otherwise
 120:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 configuration will be no effect
 121:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[in]  option: different function option, which is related to several parameters, refer to
 122:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
 123:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        FORWARD_OPTION: choose to configure the frame forward related parameters
 124:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        DMABUS_OPTION: choose to configure the DMA bus mode related parameters
 125:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        DMA_MAXBURST_OPTION: choose to configure the DMA max burst related parameters
 126:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        DMA_ARBITRATION_OPTION: choose to configure the DMA arbitration related parameter
 127:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        STORE_OPTION: choose to configure the store forward mode related parameters
 128:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        DMA_OPTION: choose to configure the DMA descriptor related parameters
 129:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        VLAN_OPTION: choose to configure vlan related parameters
 130:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        FLOWCTL_OPTION: choose to configure flow control related parameters
 131:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        HASHH_OPTION: choose to configure hash high
 132:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        HASHL_OPTION: choose to configure hash low
 133:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        FILTER_OPTION: choose to configure frame filter related parameters
 134:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        HALFDUPLEX_OPTION: choose to configure halfduplex mode related parameters
 135:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        TIMER_OPTION: choose to configure time counter related parameters
 136:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        INTERFRAMEGAP_OPTION: choose to configure the inter frame gap related parameters
 137:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[in]  para: the related parameters according to the option
 138:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 all the related parameters should be configured which are shown as below
 139:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                       FORWARD_OPTION related parameters:
 140:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                       -  ENET_AUTO_PADCRC_DROP_ENABLE/ ENET_AUTO_PADCRC_DROP_DISABLE ;
 141:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                       -  ENET_TYPEFRAME_CRC_DROP_ENABLE/ ENET_TYPEFRAME_CRC_DROP_DISABLE ;
 142:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                       -  ENET_FORWARD_ERRFRAMES_ENABLE/ ENET_FORWARD_ERRFRAMES_DISABLE ;
 143:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                       -  ENET_FORWARD_UNDERSZ_GOODFRAMES_ENABLE/ ENET_FORWARD_UNDERSZ_GOODFRAMES_DI
 144:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                       DMABUS_OPTION related parameters:
 145:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                       -  ENET_ADDRESS_ALIGN_ENABLE/ ENET_ADDRESS_ALIGN_DISABLE ;
ARM GAS  /tmp/ccWDJs20.s 			page 4


 146:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                       -  ENET_FIXED_BURST_ENABLE/ ENET_FIXED_BURST_DISABLE ;
 147:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                       -  ENET_MIXED_BURST_ENABLE/ ENET_MIXED_BURST_DISABLE ;
 148:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                       DMA_MAXBURST_OPTION related parameters:
 149:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                       -  ENET_RXDP_1BEAT/ ENET_RXDP_2BEAT/ ENET_RXDP_4BEAT/
 150:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                          ENET_RXDP_8BEAT/ ENET_RXDP_16BEAT/ ENET_RXDP_32BEAT/
 151:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                          ENET_RXDP_4xPGBL_4BEAT/ ENET_RXDP_4xPGBL_8BEAT/
 152:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                          ENET_RXDP_4xPGBL_16BEAT/ ENET_RXDP_4xPGBL_32BEAT/
 153:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                          ENET_RXDP_4xPGBL_64BEAT/ ENET_RXDP_4xPGBL_128BEAT ;
 154:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                       -  ENET_PGBL_1BEAT/ ENET_PGBL_2BEAT/ ENET_PGBL_4BEAT/
 155:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                          ENET_PGBL_8BEAT/ ENET_PGBL_16BEAT/ ENET_PGBL_32BEAT/
 156:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                          ENET_PGBL_4xPGBL_4BEAT/ ENET_PGBL_4xPGBL_8BEAT/
 157:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                          ENET_PGBL_4xPGBL_16BEAT/ ENET_PGBL_4xPGBL_32BEAT/
 158:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                          ENET_PGBL_4xPGBL_64BEAT/ ENET_PGBL_4xPGBL_128BEAT ;
 159:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                       -  ENET_RXTX_DIFFERENT_PGBL/ ENET_RXTX_SAME_PGBL ;
 160:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                       DMA_ARBITRATION_OPTION related parameters:
 161:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                       -  ENET_ARBITRATION_RXPRIORTX
 162:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                       -  ENET_ARBITRATION_RXTX_1_1/ ENET_ARBITRATION_RXTX_2_1/
 163:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                          ENET_ARBITRATION_RXTX_3_1/ ENET_ARBITRATION_RXTX_4_1/.
 164:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                       STORE_OPTION related parameters:
 165:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                       -  ENET_RX_MODE_STOREFORWARD/ ENET_RX_MODE_CUTTHROUGH ;
 166:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                       -  ENET_TX_MODE_STOREFORWARD/ ENET_TX_MODE_CUTTHROUGH ;
 167:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                       -  ENET_RX_THRESHOLD_64BYTES/ ENET_RX_THRESHOLD_32BYTES/
 168:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                          ENET_RX_THRESHOLD_96BYTES/ ENET_RX_THRESHOLD_128BYTES ;
 169:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                       -  ENET_TX_THRESHOLD_64BYTES/ ENET_TX_THRESHOLD_128BYTES/
 170:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                          ENET_TX_THRESHOLD_192BYTES/ ENET_TX_THRESHOLD_256BYTES/
 171:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                          ENET_TX_THRESHOLD_40BYTES/ ENET_TX_THRESHOLD_32BYTES/
 172:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                          ENET_TX_THRESHOLD_24BYTES/ ENET_TX_THRESHOLD_16BYTES .
 173:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                       DMA_OPTION related parameters:
 174:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                       -  ENET_FLUSH_RXFRAME_ENABLE/ ENET_FLUSH_RXFRAME_DISABLE ;
 175:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                       -  ENET_SECONDFRAME_OPT_ENABLE/ ENET_SECONDFRAME_OPT_DISABLE ;
 176:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                       -  ENET_ENHANCED_DESCRIPTOR/ ENET_NORMAL_DESCRIPTOR .
 177:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                       VLAN_OPTION related parameters:
 178:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                       -  ENET_VLANTAGCOMPARISON_12BIT/ ENET_VLANTAGCOMPARISON_16BIT ;
 179:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                       -  MAC_VLT_VLTI(regval) .
 180:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                       FLOWCTL_OPTION related parameters:
 181:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                       -  MAC_FCTL_PTM(regval) ;
 182:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                       -  ENET_ZERO_QUANTA_PAUSE_ENABLE/ ENET_ZERO_QUANTA_PAUSE_DISABLE ;
 183:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                       -  ENET_PAUSETIME_MINUS4/ ENET_PAUSETIME_MINUS28/
 184:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                          ENET_PAUSETIME_MINUS144/ENET_PAUSETIME_MINUS256 ;
 185:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                       -  ENET_MAC0_AND_UNIQUE_ADDRESS_PAUSEDETECT/ ENET_UNIQUE_PAUSEDETECT ;
 186:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                       -  ENET_RX_FLOWCONTROL_ENABLE/ ENET_RX_FLOWCONTROL_DISABLE ;
 187:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                       -  ENET_TX_FLOWCONTROL_ENABLE/ ENET_TX_FLOWCONTROL_DISABLE ;
 188:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                       -  ENET_ACTIVE_THRESHOLD_256BYTES/ ENET_ACTIVE_THRESHOLD_512BYTES ;
 189:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                       -  ENET_ACTIVE_THRESHOLD_768BYTES/ ENET_ACTIVE_THRESHOLD_1024BYTES ;
 190:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                       -  ENET_ACTIVE_THRESHOLD_1280BYTES/ ENET_ACTIVE_THRESHOLD_1536BYTES ;
 191:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                       -  ENET_ACTIVE_THRESHOLD_1792BYTES ;
 192:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                       -  ENET_DEACTIVE_THRESHOLD_256BYTES/ ENET_DEACTIVE_THRESHOLD_512BYTES ;
 193:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                       -  ENET_DEACTIVE_THRESHOLD_768BYTES/ ENET_DEACTIVE_THRESHOLD_1024BYTES ;
 194:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                       -  ENET_DEACTIVE_THRESHOLD_1280BYTES/ ENET_DEACTIVE_THRESHOLD_1536BYTES ;
 195:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                       -  ENET_DEACTIVE_THRESHOLD_1792BYTES .
 196:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                       HASHH_OPTION related parameters:
 197:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                       -  0x0~0xFFFF FFFFU
 198:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                       HASHL_OPTION related parameters:
 199:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                       -  0x0~0xFFFF FFFFU
 200:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                       FILTER_OPTION related parameters:
 201:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                       -  ENET_SRC_FILTER_NORMAL_ENABLE/ ENET_SRC_FILTER_INVERSE_ENABLE/
 202:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                          ENET_SRC_FILTER_DISABLE ;
ARM GAS  /tmp/ccWDJs20.s 			page 5


 203:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                       -  ENET_DEST_FILTER_INVERSE_ENABLE/ ENET_DEST_FILTER_INVERSE_DISABLE ;
 204:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                       -  ENET_MULTICAST_FILTER_HASH_OR_PERFECT/ ENET_MULTICAST_FILTER_HASH/
 205:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                          ENET_MULTICAST_FILTER_PERFECT/ ENET_MULTICAST_FILTER_NONE ;
 206:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                       -  ENET_UNICAST_FILTER_EITHER/ ENET_UNICAST_FILTER_HASH/
 207:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                          ENET_UNICAST_FILTER_PERFECT ;
 208:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                       -  ENET_PCFRM_PREVENT_ALL/ ENET_PCFRM_PREVENT_PAUSEFRAME/
 209:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                          ENET_PCFRM_FORWARD_ALL/ ENET_PCFRM_FORWARD_FILTERED .
 210:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                       HALFDUPLEX_OPTION related parameters:
 211:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                       -  ENET_CARRIERSENSE_ENABLE/ ENET_CARRIERSENSE_DISABLE ;
 212:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                       -  ENET_RECEIVEOWN_ENABLE/ ENET_RECEIVEOWN_DISABLE ;
 213:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                       -  ENET_RETRYTRANSMISSION_ENABLE/ ENET_RETRYTRANSMISSION_DISABLE ;
 214:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                       -  ENET_BACKOFFLIMIT_10/ ENET_BACKOFFLIMIT_8/
 215:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                          ENET_BACKOFFLIMIT_4/ ENET_BACKOFFLIMIT_1 ;
 216:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                       -  ENET_DEFERRALCHECK_ENABLE/ ENET_DEFERRALCHECK_DISABLE .
 217:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                       TIMER_OPTION related parameters:
 218:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                       -  ENET_WATCHDOG_ENABLE/ ENET_WATCHDOG_DISABLE ;
 219:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                       -  ENET_JABBER_ENABLE/ ENET_JABBER_DISABLE ;
 220:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                       INTERFRAMEGAP_OPTION related parameters:
 221:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                       -  ENET_INTERFRAMEGAP_96BIT/ ENET_INTERFRAMEGAP_88BIT/
 222:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                          ENET_INTERFRAMEGAP_80BIT/ ENET_INTERFRAMEGAP_72BIT/
 223:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                          ENET_INTERFRAMEGAP_64BIT/ ENET_INTERFRAMEGAP_56BIT/
 224:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                          ENET_INTERFRAMEGAP_48BIT/ ENET_INTERFRAMEGAP_40BIT .
 225:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[out] none
 226:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \retval     none
 227:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** */
 228:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** void enet_initpara_config(enet_option_enum option, uint32_t para)
 229:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** {
 230:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     switch(option) {
 231:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     case FORWARD_OPTION:
 232:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* choose to configure forward_frame, and save the configuration parameters */
 233:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         enet_initpara.option_enable |= (uint32_t)FORWARD_OPTION;
 234:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         enet_initpara.forward_frame = para;
 235:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         break;
 236:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     case DMABUS_OPTION:
 237:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* choose to configure dmabus_mode, and save the configuration parameters */
 238:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         enet_initpara.option_enable |= (uint32_t)DMABUS_OPTION;
 239:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         enet_initpara.dmabus_mode = para;
 240:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         break;
 241:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     case DMA_MAXBURST_OPTION:
 242:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* choose to configure dma_maxburst, and save the configuration parameters */
 243:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         enet_initpara.option_enable |= (uint32_t)DMA_MAXBURST_OPTION;
 244:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         enet_initpara.dma_maxburst = para;
 245:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         break;
 246:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     case DMA_ARBITRATION_OPTION:
 247:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* choose to configure dma_arbitration, and save the configuration parameters */
 248:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         enet_initpara.option_enable |= (uint32_t)DMA_ARBITRATION_OPTION;
 249:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         enet_initpara.dma_arbitration = para;
 250:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         break;
 251:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     case STORE_OPTION:
 252:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* choose to configure store_forward_mode, and save the configuration parameters */
 253:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         enet_initpara.option_enable |= (uint32_t)STORE_OPTION;
 254:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         enet_initpara.store_forward_mode = para;
 255:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         break;
 256:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     case DMA_OPTION:
 257:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* choose to configure dma_function, and save the configuration parameters */
 258:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         enet_initpara.option_enable |= (uint32_t)DMA_OPTION;
 259:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
ARM GAS  /tmp/ccWDJs20.s 			page 6


 260:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** #ifndef SELECT_DESCRIPTORS_ENHANCED_MODE
 261:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         para &= ~ENET_ENHANCED_DESCRIPTOR;
 262:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** #endif /* SELECT_DESCRIPTORS_ENHANCED_MODE */
 263:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 264:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         enet_initpara.dma_function = para;
 265:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         break;
 266:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     case VLAN_OPTION:
 267:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* choose to configure vlan_config, and save the configuration parameters */
 268:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         enet_initpara.option_enable |= (uint32_t)VLAN_OPTION;
 269:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         enet_initpara.vlan_config = para;
 270:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         break;
 271:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     case FLOWCTL_OPTION:
 272:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* choose to configure flow_control, and save the configuration parameters */
 273:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         enet_initpara.option_enable |= (uint32_t)FLOWCTL_OPTION;
 274:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         enet_initpara.flow_control = para;
 275:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         break;
 276:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     case HASHH_OPTION:
 277:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* choose to configure hashtable_high, and save the configuration parameters */
 278:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         enet_initpara.option_enable |= (uint32_t)HASHH_OPTION;
 279:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         enet_initpara.hashtable_high = para;
 280:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         break;
 281:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     case HASHL_OPTION:
 282:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* choose to configure hashtable_low, and save the configuration parameters */
 283:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         enet_initpara.option_enable |= (uint32_t)HASHL_OPTION;
 284:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         enet_initpara.hashtable_low = para;
 285:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         break;
 286:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     case FILTER_OPTION:
 287:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* choose to configure framesfilter_mode, and save the configuration parameters */
 288:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         enet_initpara.option_enable |= (uint32_t)FILTER_OPTION;
 289:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         enet_initpara.framesfilter_mode = para;
 290:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         break;
 291:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     case HALFDUPLEX_OPTION:
 292:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* choose to configure halfduplex_param, and save the configuration parameters */
 293:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         enet_initpara.option_enable |= (uint32_t)HALFDUPLEX_OPTION;
 294:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         enet_initpara.halfduplex_param = para;
 295:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         break;
 296:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     case TIMER_OPTION:
 297:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* choose to configure timer_config, and save the configuration parameters */
 298:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         enet_initpara.option_enable |= (uint32_t)TIMER_OPTION;
 299:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         enet_initpara.timer_config = para;
 300:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         break;
 301:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     case INTERFRAMEGAP_OPTION:
 302:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* choose to configure interframegap, and save the configuration parameters */
 303:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         enet_initpara.option_enable |= (uint32_t)INTERFRAMEGAP_OPTION;
 304:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         enet_initpara.interframegap = para;
 305:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         break;
 306:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     default:
 307:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         break;
 308:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 309:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 310:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 311:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** /*!
 312:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \brief    initialize ENET peripheral with generally concerned parameters and the less cared
 313:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 parameters
 314:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[in]  mediamode: PHY mode and mac loopback configurations, refer to enet_mediamode_enum
 315:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
 316:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_AUTO_NEGOTIATION: PHY auto negotiation
ARM GAS  /tmp/ccWDJs20.s 			page 7


 317:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_100M_FULLDUPLEX: 100Mbit/s, full-duplex
 318:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_100M_HALFDUPLEX: 100Mbit/s, half-duplex
 319:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_10M_FULLDUPLEX: 10Mbit/s, full-duplex
 320:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_10M_HALFDUPLEX: 10Mbit/s, half-duplex
 321:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_LOOPBACKMODE: MAC in loopback mode at the MII
 322:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[in]  checksum: IP frame checksum offload function, refer to enet_mediamode_enum
 323:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
 324:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_NO_AUTOCHECKSUM: disable IP frame checksum function
 325:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_AUTOCHECKSUM_DROP_FAILFRAMES: enable IP frame checksum function
 326:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_AUTOCHECKSUM_ACCEPT_FAILFRAMES: enable IP frame checksum function, and the r
 327:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                                                        with only payload error but no other errors 
 328:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[in]  recept: frame filter function, refer to enet_frmrecept_enum
 329:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
 330:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_PROMISCUOUS_MODE: promiscuous mode enabled
 331:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_RECEIVEALL: all received frame are forwarded to application
 332:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_BROADCAST_FRAMES_PASS: the address filters pass all received broadcast frame
 333:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_BROADCAST_FRAMES_DROP: the address filters filter all incoming broadcast fra
 334:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[out] none
 335:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \retval     ErrStatus: ERROR or SUCCESS
 336:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** */
 337:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** ErrStatus enet_init(enet_mediamode_enum mediamode, enet_chksumconf_enum checksum, enet_frmrecept_en
 338:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** {
 339:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     uint32_t reg_value = 0U, reg_temp = 0U, temp = 0U;
 340:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     uint32_t media_temp = 0U;
 341:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     uint32_t timeout = 0U;
 342:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     uint16_t phy_value = 0U;
 343:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ErrStatus phy_state = ERROR, enet_state = ERROR;
 344:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 345:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* PHY interface configuration, configure SMI clock and reset PHY chip */
 346:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     if(ERROR == enet_phy_config()) {
 347:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         _ENET_DELAY_(PHY_RESETDELAY);
 348:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         if(ERROR == enet_phy_config()) {
 349:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             return enet_state;
 350:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         }
 351:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 352:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* initialize ENET peripheral with generally concerned parameters */
 353:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     enet_default_init();
 354:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 355:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* 1st, configure mediamode */
 356:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     media_temp = (uint32_t)mediamode;
 357:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* if is PHY auto negotiation */
 358:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     if((uint32_t)ENET_AUTO_NEGOTIATION == media_temp) {
 359:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* wait for PHY_LINKED_STATUS bit be set */
 360:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         do {
 361:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             enet_phy_write_read(ENET_PHY_READ, PHY_ADDRESS, PHY_REG_BSR, &phy_value);
 362:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             phy_value &= PHY_LINKED_STATUS;
 363:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             timeout++;
 364:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         } while((RESET == phy_value) && (timeout < PHY_READ_TO));
 365:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* return ERROR due to timeout */
 366:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         if(PHY_READ_TO == timeout) {
 367:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             return enet_state;
 368:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         }
 369:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* reset timeout counter */
 370:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         timeout = 0U;
 371:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 372:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* enable auto-negotiation */
 373:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         phy_value = PHY_AUTONEGOTIATION;
ARM GAS  /tmp/ccWDJs20.s 			page 8


 374:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         phy_state = enet_phy_write_read(ENET_PHY_WRITE, PHY_ADDRESS, PHY_REG_BCR, &phy_value);
 375:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         if(!phy_state) {
 376:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             /* return ERROR due to write timeout */
 377:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             return enet_state;
 378:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         }
 379:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 380:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* wait for the PHY_AUTONEGO_COMPLETE bit be set */
 381:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         do {
 382:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             enet_phy_write_read(ENET_PHY_READ, PHY_ADDRESS, PHY_REG_BSR, &phy_value);
 383:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             phy_value &= PHY_AUTONEGO_COMPLETE;
 384:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             timeout++;
 385:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         } while((RESET == phy_value) && (timeout < (uint32_t)PHY_READ_TO));
 386:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* return ERROR due to timeout */
 387:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         if(PHY_READ_TO == timeout) {
 388:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             return enet_state;
 389:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         }
 390:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* reset timeout counter */
 391:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         timeout = 0U;
 392:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 393:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* read the result of the auto-negotiation */
 394:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         enet_phy_write_read(ENET_PHY_READ, PHY_ADDRESS, PHY_SR, &phy_value);
 395:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* configure the duplex mode of MAC following the auto-negotiation result */
 396:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         if((uint16_t)RESET != (phy_value & PHY_DUPLEX_STATUS)) {
 397:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             media_temp = ENET_MODE_FULLDUPLEX;
 398:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         } else {
 399:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             media_temp = ENET_MODE_HALFDUPLEX;
 400:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         }
 401:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* configure the communication speed of MAC following the auto-negotiation result */
 402:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         if((uint16_t)RESET != (phy_value & PHY_SPEED_STATUS)) {
 403:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             media_temp |= ENET_SPEEDMODE_10M;
 404:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         } else {
 405:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             media_temp |= ENET_SPEEDMODE_100M;
 406:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         }
 407:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     } else {
 408:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         phy_value = (uint16_t)((media_temp & ENET_MAC_CFG_DPM) >> 3);
 409:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         phy_value |= (uint16_t)((media_temp & ENET_MAC_CFG_SPD) >> 1);
 410:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         phy_state = enet_phy_write_read(ENET_PHY_WRITE, PHY_ADDRESS, PHY_REG_BCR, &phy_value);
 411:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         if(!phy_state) {
 412:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             /* return ERROR due to write timeout */
 413:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             return enet_state;
 414:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         }
 415:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* PHY configuration need some time */
 416:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         _ENET_DELAY_(PHY_CONFIGDELAY);
 417:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 418:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* after configuring the PHY, use mediamode to configure registers */
 419:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     reg_value = ENET_MAC_CFG;
 420:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* configure ENET_MAC_CFG register */
 421:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     reg_value &= (~(ENET_MAC_CFG_SPD | ENET_MAC_CFG_DPM | ENET_MAC_CFG_LBM));
 422:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     reg_value |= media_temp;
 423:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ENET_MAC_CFG = reg_value;
 424:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 425:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 426:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* 2st, configure checksum */
 427:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     if(RESET != ((uint32_t)checksum & ENET_CHECKSUMOFFLOAD_ENABLE)) {
 428:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         ENET_MAC_CFG |= ENET_CHECKSUMOFFLOAD_ENABLE;
 429:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 430:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         reg_value = ENET_DMA_CTL;
ARM GAS  /tmp/ccWDJs20.s 			page 9


 431:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* configure ENET_DMA_CTL register */
 432:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         reg_value &= ~ENET_DMA_CTL_DTCERFD;
 433:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         reg_value |= ((uint32_t)checksum & ENET_DMA_CTL_DTCERFD);
 434:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         ENET_DMA_CTL = reg_value;
 435:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 436:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 437:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* 3rd, configure recept */
 438:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ENET_MAC_FRMF |= (uint32_t)recept;
 439:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 440:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* 4th, configure different function options */
 441:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* configure forward_frame related registers */
 442:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     if(RESET != (enet_initpara.option_enable & (uint32_t)FORWARD_OPTION)) {
 443:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         reg_temp = enet_initpara.forward_frame;
 444:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 445:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         reg_value = ENET_MAC_CFG;
 446:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         temp = reg_temp;
 447:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* configure ENET_MAC_CFG register */
 448:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         reg_value &= (~(ENET_MAC_CFG_TFCD | ENET_MAC_CFG_APCD));
 449:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         temp &= (ENET_MAC_CFG_TFCD | ENET_MAC_CFG_APCD);
 450:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         reg_value |= temp;
 451:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         ENET_MAC_CFG = reg_value;
 452:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 453:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         reg_value = ENET_DMA_CTL;
 454:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         temp = reg_temp;
 455:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* configure ENET_DMA_CTL register */
 456:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         reg_value &= (~(ENET_DMA_CTL_FERF | ENET_DMA_CTL_FUF));
 457:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         temp &= ((ENET_DMA_CTL_FERF | ENET_DMA_CTL_FUF) << 2);
 458:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         reg_value |= (temp >> 2);
 459:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         ENET_DMA_CTL = reg_value;
 460:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 461:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 462:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* configure dmabus_mode related registers */
 463:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     if(RESET != (enet_initpara.option_enable & (uint32_t)DMABUS_OPTION)) {
 464:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         temp = enet_initpara.dmabus_mode;
 465:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 466:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         reg_value = ENET_DMA_BCTL;
 467:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* configure ENET_DMA_BCTL register */
 468:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         reg_value &= ~(ENET_DMA_BCTL_AA | ENET_DMA_BCTL_FB \
 469:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                        | ENET_DMA_BCTL_FPBL | ENET_DMA_BCTL_MB);
 470:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         reg_value |= temp;
 471:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         ENET_DMA_BCTL = reg_value;
 472:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 473:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 474:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* configure dma_maxburst related registers */
 475:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     if(RESET != (enet_initpara.option_enable & (uint32_t)DMA_MAXBURST_OPTION)) {
 476:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         temp = enet_initpara.dma_maxburst;
 477:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 478:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         reg_value = ENET_DMA_BCTL;
 479:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* configure ENET_DMA_BCTL register */
 480:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         reg_value &= ~(ENET_DMA_BCTL_RXDP | ENET_DMA_BCTL_PGBL | ENET_DMA_BCTL_UIP);
 481:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         reg_value |= temp;
 482:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         ENET_DMA_BCTL = reg_value;
 483:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 484:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 485:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* configure dma_arbitration related registers */
 486:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     if(RESET != (enet_initpara.option_enable & (uint32_t)DMA_ARBITRATION_OPTION)) {
 487:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         temp = enet_initpara.dma_arbitration;
ARM GAS  /tmp/ccWDJs20.s 			page 10


 488:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 489:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         reg_value = ENET_DMA_BCTL;
 490:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* configure ENET_DMA_BCTL register */
 491:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         reg_value &= ~(ENET_DMA_BCTL_RTPR | ENET_DMA_BCTL_DAB);
 492:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         reg_value |= temp;
 493:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         ENET_DMA_BCTL = reg_value;
 494:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 495:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 496:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* configure store_forward_mode related registers */
 497:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     if(RESET != (enet_initpara.option_enable & (uint32_t)STORE_OPTION)) {
 498:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         temp = enet_initpara.store_forward_mode;
 499:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 500:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         reg_value = ENET_DMA_CTL;
 501:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* configure ENET_DMA_CTL register */
 502:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         reg_value &= ~(ENET_DMA_CTL_RSFD | ENET_DMA_CTL_TSFD | ENET_DMA_CTL_RTHC | ENET_DMA_CTL_TTH
 503:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         reg_value |= temp;
 504:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         ENET_DMA_CTL = reg_value;
 505:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 506:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 507:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* configure dma_function related registers */
 508:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     if(RESET != (enet_initpara.option_enable & (uint32_t)DMA_OPTION)) {
 509:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         reg_temp = enet_initpara.dma_function;
 510:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 511:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         reg_value = ENET_DMA_CTL;
 512:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         temp = reg_temp;
 513:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* configure ENET_DMA_CTL register */
 514:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         reg_value &= (~(ENET_DMA_CTL_DAFRF | ENET_DMA_CTL_OSF));
 515:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         temp &= (ENET_DMA_CTL_DAFRF | ENET_DMA_CTL_OSF);
 516:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         reg_value |= temp;
 517:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         ENET_DMA_CTL = reg_value;
 518:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 519:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         reg_value = ENET_DMA_BCTL;
 520:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         temp = reg_temp;
 521:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* configure ENET_DMA_BCTL register */
 522:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         reg_value &= (~ENET_DMA_BCTL_DFM);
 523:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         temp &= ENET_DMA_BCTL_DFM;
 524:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         reg_value |= temp;
 525:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         ENET_DMA_BCTL = reg_value;
 526:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 527:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 528:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* configure vlan_config related registers */
 529:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     if(RESET != (enet_initpara.option_enable & (uint32_t)VLAN_OPTION)) {
 530:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         reg_temp = enet_initpara.vlan_config;
 531:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 532:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         reg_value = ENET_MAC_VLT;
 533:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* configure ENET_MAC_VLT register */
 534:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         reg_value &= ~(ENET_MAC_VLT_VLTI | ENET_MAC_VLT_VLTC);
 535:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         reg_value |= reg_temp;
 536:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         ENET_MAC_VLT = reg_value;
 537:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 538:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 539:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* configure flow_control related registers */
 540:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     if(RESET != (enet_initpara.option_enable & (uint32_t)FLOWCTL_OPTION)) {
 541:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         reg_temp = enet_initpara.flow_control;
 542:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 543:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         reg_value = ENET_MAC_FCTL;
 544:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         temp = reg_temp;
ARM GAS  /tmp/ccWDJs20.s 			page 11


 545:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* configure ENET_MAC_FCTL register */
 546:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         reg_value &= ~(ENET_MAC_FCTL_PTM | ENET_MAC_FCTL_DZQP | ENET_MAC_FCTL_PLTS \
 547:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                        | ENET_MAC_FCTL_UPFDT | ENET_MAC_FCTL_RFCEN | ENET_MAC_FCTL_TFCEN);
 548:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         temp &= (ENET_MAC_FCTL_PTM | ENET_MAC_FCTL_DZQP | ENET_MAC_FCTL_PLTS \
 549:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                  | ENET_MAC_FCTL_UPFDT | ENET_MAC_FCTL_RFCEN | ENET_MAC_FCTL_TFCEN);
 550:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         reg_value |= temp;
 551:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         ENET_MAC_FCTL = reg_value;
 552:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 553:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         reg_value = ENET_MAC_FCTH;
 554:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         temp = reg_temp;
 555:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* configure ENET_MAC_FCTH register */
 556:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         reg_value &= ~(ENET_MAC_FCTH_RFA | ENET_MAC_FCTH_RFD);
 557:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         temp &= ((ENET_MAC_FCTH_RFA | ENET_MAC_FCTH_RFD) << 8);
 558:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         reg_value |= (temp >> 8);
 559:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         ENET_MAC_FCTH = reg_value;
 560:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 561:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 562:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* configure hashtable_high related registers */
 563:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     if(RESET != (enet_initpara.option_enable & (uint32_t)HASHH_OPTION)) {
 564:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         ENET_MAC_HLH = enet_initpara.hashtable_high;
 565:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 566:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 567:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* configure hashtable_low related registers */
 568:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     if(RESET != (enet_initpara.option_enable & (uint32_t)HASHL_OPTION)) {
 569:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         ENET_MAC_HLL = enet_initpara.hashtable_low;
 570:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 571:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 572:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* configure framesfilter_mode related registers */
 573:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     if(RESET != (enet_initpara.option_enable & (uint32_t)FILTER_OPTION)) {
 574:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         reg_temp = enet_initpara.framesfilter_mode;
 575:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 576:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         reg_value = ENET_MAC_FRMF;
 577:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* configure ENET_MAC_FRMF register */
 578:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         reg_value &= ~(ENET_MAC_FRMF_SAFLT | ENET_MAC_FRMF_SAIFLT | ENET_MAC_FRMF_DAIFLT \
 579:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                        | ENET_MAC_FRMF_HMF | ENET_MAC_FRMF_HPFLT | ENET_MAC_FRMF_MFD \
 580:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                        | ENET_MAC_FRMF_HUF | ENET_MAC_FRMF_PCFRM);
 581:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         reg_value |= reg_temp;
 582:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         ENET_MAC_FRMF = reg_value;
 583:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 584:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 585:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* configure halfduplex_param related registers */
 586:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     if(RESET != (enet_initpara.option_enable & (uint32_t)HALFDUPLEX_OPTION)) {
 587:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         reg_temp = enet_initpara.halfduplex_param;
 588:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 589:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         reg_value = ENET_MAC_CFG;
 590:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* configure ENET_MAC_CFG register */
 591:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         reg_value &= ~(ENET_MAC_CFG_CSD | ENET_MAC_CFG_ROD | ENET_MAC_CFG_RTD \
 592:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                        | ENET_MAC_CFG_BOL | ENET_MAC_CFG_DFC);
 593:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         reg_value |= reg_temp;
 594:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         ENET_MAC_CFG = reg_value;
 595:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 596:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 597:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* configure timer_config related registers */
 598:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     if(RESET != (enet_initpara.option_enable & (uint32_t)TIMER_OPTION)) {
 599:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         reg_temp = enet_initpara.timer_config;
 600:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 601:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         reg_value = ENET_MAC_CFG;
ARM GAS  /tmp/ccWDJs20.s 			page 12


 602:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* configure ENET_MAC_CFG register */
 603:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         reg_value &= ~(ENET_MAC_CFG_WDD | ENET_MAC_CFG_JBD);
 604:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         reg_value |= reg_temp;
 605:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         ENET_MAC_CFG = reg_value;
 606:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 607:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 608:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* configure interframegap related registers */
 609:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     if(RESET != (enet_initpara.option_enable & (uint32_t)INTERFRAMEGAP_OPTION)) {
 610:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         reg_temp = enet_initpara.interframegap;
 611:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 612:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         reg_value = ENET_MAC_CFG;
 613:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* configure ENET_MAC_CFG register */
 614:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         reg_value &= ~ENET_MAC_CFG_IGBS;
 615:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         reg_value |= reg_temp;
 616:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         ENET_MAC_CFG = reg_value;
 617:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 618:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 619:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     enet_state = SUCCESS;
 620:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     return enet_state;
 621:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 622:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 623:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** /*!
 624:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \brief    reset all core internal registers located in CLK_TX and CLK_RX
 625:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[in]  none
 626:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[out] none
 627:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \retval     ErrStatus: SUCCESS or ERROR
 628:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** */
 629:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** ErrStatus enet_software_reset(void)
 630:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** {
 631:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     uint32_t timeout = 0U;
 632:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ErrStatus enet_state = ERROR;
 633:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     uint32_t dma_flag;
 634:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 635:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* reset all core internal registers located in CLK_TX and CLK_RX */
 636:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ENET_DMA_BCTL |= ENET_DMA_BCTL_SWR;
 637:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 638:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* wait for reset operation complete */
 639:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     do {
 640:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         dma_flag = (ENET_DMA_BCTL & ENET_DMA_BCTL_SWR);
 641:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         timeout++;
 642:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     } while((RESET != dma_flag) && (ENET_DELAY_TO != timeout));
 643:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 644:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* reset operation complete */
 645:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     if(RESET == (ENET_DMA_BCTL & ENET_DMA_BCTL_SWR)) {
 646:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         enet_state = SUCCESS;
 647:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 648:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 649:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     return enet_state;
 650:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 651:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 652:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** /*!
 653:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \brief    check receive frame valid and return frame size
 654:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[in]  none
 655:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[out] none
 656:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \retval     size of received frame: 0x0 - 0x3FFF
 657:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** */
 658:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** uint32_t enet_rxframe_size_get(void)
ARM GAS  /tmp/ccWDJs20.s 			page 13


 659:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** {
 660:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     uint32_t size = 0U;
 661:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     uint32_t status;
 662:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 663:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* get rdes0 information of current RxDMA descriptor */
 664:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     status = dma_current_rxdesc->status;
 665:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 666:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* if the desciptor is owned by DMA */
 667:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     if((uint32_t)RESET != (status & ENET_RDES0_DAV)) {
 668:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         return 0U;
 669:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 670:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 671:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* if has any error, or the frame uses two or more descriptors */
 672:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     if((((uint32_t)RESET) != (status & ENET_RDES0_ERRS)) ||
 673:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             (((uint32_t)RESET) == (status & ENET_RDES0_LDES)) ||
 674:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             (((uint32_t)RESET) == (status & ENET_RDES0_FDES))) {
 675:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* drop current receive frame */
 676:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         enet_rxframe_drop();
 677:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 678:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         return 1U;
 679:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 680:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** #ifdef SELECT_DESCRIPTORS_ENHANCED_MODE
 681:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* if is an ethernet-type frame, and IP frame payload error occurred */
 682:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     if(((uint32_t)RESET) != (dma_current_rxdesc->status & ENET_RDES0_FRMT) &&
 683:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             ((uint32_t)RESET) != (dma_current_rxdesc->extended_status & ENET_RDES4_IPPLDERR)) {
 684:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* drop current receive frame */
 685:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         enet_rxframe_drop();
 686:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 687:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         return 1U;
 688:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 689:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** #else
 690:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* if is an ethernet-type frame, and IP frame payload error occurred */
 691:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     if((((uint32_t)RESET) != (status & ENET_RDES0_FRMT)) &&
 692:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             (((uint32_t)RESET) != (status & ENET_RDES0_PCERR))) {
 693:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* drop current receive frame */
 694:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         enet_rxframe_drop();
 695:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 696:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         return 1U;
 697:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 698:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** #endif
 699:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* if CPU owns current descriptor, no error occured, the frame uses only one descriptor */
 700:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     if((((uint32_t)RESET) == (status & ENET_RDES0_DAV)) &&
 701:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             (((uint32_t)RESET) == (status & ENET_RDES0_ERRS)) &&
 702:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             (((uint32_t)RESET) != (status & ENET_RDES0_LDES)) &&
 703:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             (((uint32_t)RESET) != (status & ENET_RDES0_FDES))) {
 704:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* get the size of the received data including CRC */
 705:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         size = GET_RDES0_FRML(status);
 706:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* substract the CRC size */
 707:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         size = size - 4U;
 708:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 709:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* if is a type frame, and CRC is not included in forwarding frame */
 710:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         if((RESET != (ENET_MAC_CFG & ENET_MAC_CFG_TFCD)) && (RESET != (status & ENET_RDES0_FRMT))) 
 711:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             size = size + 4U;
 712:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         }
 713:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     } else {
 714:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         enet_unknow_err++;
 715:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         enet_rxframe_drop();
ARM GAS  /tmp/ccWDJs20.s 			page 14


 716:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 717:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         return 1U;
 718:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 719:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 720:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* return packet size */
 721:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     return size;
 722:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 723:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 724:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** /*!
 725:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \brief    initialize the DMA Tx/Rx descriptors's parameters in chain mode
 726:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[in]  direction: the descriptors which users want to init, refer to enet_dmadirection_enu
 727:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
 728:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_TX: DMA Tx descriptors
 729:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_RX: DMA Rx descriptors
 730:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[out] none
 731:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \retval     none
 732:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** */
 733:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** void enet_descriptors_chain_init(enet_dmadirection_enum direction)
 734:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** {
 735:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     uint32_t num = 0U, count = 0U, maxsize = 0U;
 736:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     uint32_t desc_status = 0U, desc_bufsize = 0U;
 737:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     enet_descriptors_struct *desc, *desc_tab;
 738:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     uint8_t *buf;
 739:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 740:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* if want to initialize DMA Tx descriptors */
 741:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     if(ENET_DMA_TX == direction) {
 742:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* save a copy of the DMA Tx descriptors */
 743:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         desc_tab = txdesc_tab;
 744:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         buf = &tx_buff[0][0];
 745:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         count = ENET_TXBUF_NUM;
 746:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         maxsize = ENET_TXBUF_SIZE;
 747:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 748:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* select chain mode */
 749:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         desc_status = ENET_TDES0_TCHM;
 750:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 751:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* configure DMA Tx descriptor table address register */
 752:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         ENET_DMA_TDTADDR = (uint32_t)desc_tab;
 753:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         dma_current_txdesc = desc_tab;
 754:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     } else {
 755:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* if want to initialize DMA Rx descriptors */
 756:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* save a copy of the DMA Rx descriptors */
 757:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         desc_tab = rxdesc_tab;
 758:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         buf = &rx_buff[0][0];
 759:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         count = ENET_RXBUF_NUM;
 760:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         maxsize = ENET_RXBUF_SIZE;
 761:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 762:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* enable receiving */
 763:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         desc_status = ENET_RDES0_DAV;
 764:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* select receive chained mode and set buffer1 size */
 765:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         desc_bufsize = ENET_RDES1_RCHM | (uint32_t)ENET_RXBUF_SIZE;
 766:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 767:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* configure DMA Rx descriptor table address register */
 768:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         ENET_DMA_RDTADDR = (uint32_t)desc_tab;
 769:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         dma_current_rxdesc = desc_tab;
 770:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 771:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     dma_current_ptp_rxdesc = NULL;
 772:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     dma_current_ptp_txdesc = NULL;
ARM GAS  /tmp/ccWDJs20.s 			page 15


 773:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 774:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* configure each descriptor */
 775:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     for(num = 0U; num < count; num++) {
 776:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
 777:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         desc = desc_tab + num;
 778:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 779:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* configure descriptors */
 780:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         desc->status = desc_status;
 781:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         desc->control_buffer_size = desc_bufsize;
 782:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         desc->buffer1_addr = (uint32_t)(&buf[num * maxsize]);
 783:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 784:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* if is not the last descriptor */
 785:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         if(num < (count - 1U)) {
 786:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             /* configure the next descriptor address */
 787:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             desc->buffer2_next_desc_addr = (uint32_t)(desc_tab + num + 1U);
 788:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         } else {
 789:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             /* when it is the last descriptor, the next descriptor address
 790:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             equals to first descriptor address in descriptor table */
 791:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             desc->buffer2_next_desc_addr = (uint32_t) desc_tab;
 792:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         }
 793:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 794:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 795:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 796:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** /*!
 797:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \brief    initialize the DMA Tx/Rx descriptors's parameters in ring mode
 798:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[in]  direction: the descriptors which users want to init, refer to enet_dmadirection_enu
 799:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
 800:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_TX: DMA Tx descriptors
 801:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_RX: DMA Rx descriptors
 802:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[out] none
 803:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \retval     none
 804:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** */
 805:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** void enet_descriptors_ring_init(enet_dmadirection_enum direction)
 806:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** {
 807:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     uint32_t num = 0U, count = 0U, maxsize = 0U;
 808:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     uint32_t desc_status = 0U, desc_bufsize = 0U;
 809:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     enet_descriptors_struct *desc;
 810:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     enet_descriptors_struct *desc_tab;
 811:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     uint8_t *buf;
 812:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 813:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* configure descriptor skip length */
 814:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ENET_DMA_BCTL &= ~ENET_DMA_BCTL_DPSL;
 815:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ENET_DMA_BCTL |= DMA_BCTL_DPSL(0);
 816:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 817:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* if want to initialize DMA Tx descriptors */
 818:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     if(ENET_DMA_TX == direction) {
 819:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* save a copy of the DMA Tx descriptors */
 820:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         desc_tab = txdesc_tab;
 821:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         buf = &tx_buff[0][0];
 822:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         count = ENET_TXBUF_NUM;
 823:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         maxsize = ENET_TXBUF_SIZE;
 824:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 825:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* configure DMA Tx descriptor table address register */
 826:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         ENET_DMA_TDTADDR = (uint32_t)desc_tab;
 827:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         dma_current_txdesc = desc_tab;
 828:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     } else {
 829:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* if want to initialize DMA Rx descriptors */
ARM GAS  /tmp/ccWDJs20.s 			page 16


 830:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* save a copy of the DMA Rx descriptors */
 831:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         desc_tab = rxdesc_tab;
 832:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         buf = &rx_buff[0][0];
 833:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         count = ENET_RXBUF_NUM;
 834:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         maxsize = ENET_RXBUF_SIZE;
 835:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 836:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* enable receiving */
 837:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         desc_status = ENET_RDES0_DAV;
 838:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* set buffer1 size */
 839:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         desc_bufsize = ENET_RXBUF_SIZE;
 840:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 841:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* configure DMA Rx descriptor table address register */
 842:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         ENET_DMA_RDTADDR = (uint32_t)desc_tab;
 843:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         dma_current_rxdesc = desc_tab;
 844:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 845:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     dma_current_ptp_rxdesc = NULL;
 846:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     dma_current_ptp_txdesc = NULL;
 847:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 848:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* configure each descriptor */
 849:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     for(num = 0U; num < count; num++) {
 850:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
 851:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         desc = desc_tab + num;
 852:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 853:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* configure descriptors */
 854:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         desc->status = desc_status;
 855:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         desc->control_buffer_size = desc_bufsize;
 856:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         desc->buffer1_addr = (uint32_t)(&buf[num * maxsize]);
 857:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 858:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* when it is the last descriptor */
 859:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         if(num == (count - 1U)) {
 860:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             if(ENET_DMA_TX == direction) {
 861:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 /* configure transmit end of ring mode */
 862:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 desc->status |= ENET_TDES0_TERM;
 863:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             } else {
 864:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 /* configure receive end of ring mode */
 865:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 desc->control_buffer_size |= ENET_RDES1_RERM;
 866:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             }
 867:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         }
 868:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 869:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 870:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 871:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** /*!
 872:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \brief    handle current received frame data to application buffer
 873:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[in]  bufsize: the size of buffer which is the parameter in function
 874:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[out] buffer: pointer to the received frame data
 875:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 note -- if the input is NULL, user should copy data in application by himself
 876:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \retval     ErrStatus: SUCCESS or ERROR
 877:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** */
 878:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** ErrStatus enet_frame_receive(uint8_t *buffer, uint32_t bufsize)
 879:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** {
 880:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     uint32_t offset = 0U, size = 0U;
 881:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 882:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* the descriptor is busy due to own by the DMA */
 883:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     if((uint32_t)RESET != (dma_current_rxdesc->status & ENET_RDES0_DAV)) {
 884:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         return ERROR;
 885:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 886:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
ARM GAS  /tmp/ccWDJs20.s 			page 17


 887:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 888:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* if buffer pointer is null, indicates that users has copied data in application */
 889:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     if(NULL != buffer) {
 890:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* if no error occurs, and the frame uses only one descriptor */
 891:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         if((((uint32_t)RESET) == (dma_current_rxdesc->status & ENET_RDES0_ERRS)) &&
 892:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 (((uint32_t)RESET) != (dma_current_rxdesc->status & ENET_RDES0_LDES)) &&
 893:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 (((uint32_t)RESET) != (dma_current_rxdesc->status & ENET_RDES0_FDES))) {
 894:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             /* get the frame length except CRC */
 895:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             size = GET_RDES0_FRML(dma_current_rxdesc->status);
 896:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             size = size - 4U;
 897:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 898:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             /* if is a type frame, and CRC is not included in forwarding frame */
 899:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             if((RESET != (ENET_MAC_CFG & ENET_MAC_CFG_TFCD)) && (RESET != (dma_current_rxdesc->stat
 900:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 size = size + 4U;
 901:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             }
 902:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 903:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             /* to avoid situation that the frame size exceeds the buffer length */
 904:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             if(size > bufsize) {
 905:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 return ERROR;
 906:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             }
 907:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 908:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             /* copy data from Rx buffer to application buffer */
 909:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             for(offset = 0U; offset < size; offset++) {
 910:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 (*(buffer + offset)) = (*(__IO uint8_t *)(uint32_t)((dma_current_rxdesc->buffer1_ad
 911:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             }
 912:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 913:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         } else {
 914:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             /* return ERROR */
 915:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             return ERROR;
 916:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         }
 917:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 918:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* enable reception, descriptor is owned by DMA */
 919:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     dma_current_rxdesc->status = ENET_RDES0_DAV;
 920:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 921:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* check Rx buffer unavailable flag status */
 922:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     if((uint32_t)RESET != (ENET_DMA_STAT & ENET_DMA_STAT_RBU)) {
 923:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* clear RBU flag */
 924:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         ENET_DMA_STAT = ENET_DMA_STAT_RBU;
 925:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* resume DMA reception by writing to the RPEN register*/
 926:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         ENET_DMA_RPEN = 0U;
 927:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 928:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 929:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* update the current RxDMA descriptor pointer to the next decriptor in RxDMA decriptor table *
 930:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* chained mode */
 931:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     if((uint32_t)RESET != (dma_current_rxdesc->control_buffer_size & ENET_RDES1_RCHM)) {
 932:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         dma_current_rxdesc = (enet_descriptors_struct *)(dma_current_rxdesc->buffer2_next_desc_addr
 933:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     } else {
 934:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* ring mode */
 935:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         if((uint32_t)RESET != (dma_current_rxdesc->control_buffer_size & ENET_RDES1_RERM)) {
 936:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             /* if is the last descriptor in table, the next descriptor is the table header */
 937:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             dma_current_rxdesc = (enet_descriptors_struct *)(ENET_DMA_RDTADDR);
 938:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         } else {
 939:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             /* the next descriptor is the current address, add the descriptor size, and descriptor 
 940:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             dma_current_rxdesc = (enet_descriptors_struct *)(uint32_t)((uint32_t)dma_current_rxdesc
 941:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         }
 942:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 943:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
ARM GAS  /tmp/ccWDJs20.s 			page 18


 944:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     return SUCCESS;
 945:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 946:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 947:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** /*!
 948:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \brief    handle application buffer data to transmit it
 949:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[in]  buffer: pointer to the frame data to be transmitted,
 950:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 note -- if the input is NULL, user should handle the data in application by himself
 951:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[in]  length: the length of frame data to be transmitted
 952:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[out] none
 953:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \retval     ErrStatus: SUCCESS or ERROR
 954:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** */
 955:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** ErrStatus enet_frame_transmit(uint8_t *buffer, uint32_t length)
 956:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** {
 957:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     uint32_t offset = 0U;
 958:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     uint32_t dma_tbu_flag, dma_tu_flag;
 959:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 960:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* the descriptor is busy due to own by the DMA */
 961:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     if((uint32_t)RESET != (dma_current_txdesc->status & ENET_TDES0_DAV)) {
 962:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         return ERROR;
 963:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 964:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 965:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* only frame length no more than ENET_MAX_FRAME_SIZE is allowed */
 966:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     if(length > ENET_MAX_FRAME_SIZE) {
 967:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         return ERROR;
 968:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 969:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 970:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* if buffer pointer is null, indicates that users has handled data in application */
 971:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     if(NULL != buffer) {
 972:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* copy frame data from application buffer to Tx buffer */
 973:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         for(offset = 0U; offset < length; offset++) {
 974:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             (*(__IO uint8_t *)(uint32_t)((dma_current_txdesc->buffer1_addr) + offset)) = (*(buffer 
 975:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         }
 976:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 977:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 978:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* set the frame length */
 979:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     dma_current_txdesc->control_buffer_size = length;
 980:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* set the segment of frame, frame is transmitted in one descriptor */
 981:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     dma_current_txdesc->status |= ENET_TDES0_LSG | ENET_TDES0_FSG;
 982:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* enable the DMA transmission */
 983:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     dma_current_txdesc->status |= ENET_TDES0_DAV;
 984:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 985:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* check Tx buffer unavailable flag status */
 986:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     dma_tbu_flag = (ENET_DMA_STAT & ENET_DMA_STAT_TBU);
 987:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     dma_tu_flag = (ENET_DMA_STAT & ENET_DMA_STAT_TU);
 988:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 989:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     if((RESET != dma_tbu_flag) || (RESET != dma_tu_flag)) {
 990:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* clear TBU and TU flag */
 991:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         ENET_DMA_STAT = (dma_tbu_flag | dma_tu_flag);
 992:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* resume DMA transmission by writing to the TPEN register*/
 993:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         ENET_DMA_TPEN = 0U;
 994:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 995:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 996:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* update the current TxDMA descriptor pointer to the next decriptor in TxDMA decriptor table*/
 997:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* chained mode */
 998:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     if((uint32_t)RESET != (dma_current_txdesc->status & ENET_TDES0_TCHM)) {
 999:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         dma_current_txdesc = (enet_descriptors_struct *)(dma_current_txdesc->buffer2_next_desc_addr
1000:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     } else {
ARM GAS  /tmp/ccWDJs20.s 			page 19


1001:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* ring mode */
1002:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         if((uint32_t)RESET != (dma_current_txdesc->status & ENET_TDES0_TERM)) {
1003:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             /* if is the last descriptor in table, the next descriptor is the table header */
1004:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             dma_current_txdesc = (enet_descriptors_struct *)(ENET_DMA_TDTADDR);
1005:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         } else {
1006:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             /* the next descriptor is the current address, add the descriptor size, and descriptor 
1007:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             dma_current_txdesc = (enet_descriptors_struct *)(uint32_t)((uint32_t)dma_current_txdesc
1008:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         }
1009:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
1010:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
1011:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     return SUCCESS;
1012:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
1013:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
1014:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** /*!
1015:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \brief    configure the transmit IP frame checksum offload calculation and insertion
1016:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[in]  desc: the descriptor pointer which users want to configure, refer to enet_descripto
1017:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[in]  checksum: IP frame checksum configuration
1018:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
1019:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_CHECKSUM_DISABLE: checksum insertion disabled
1020:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_CHECKSUM_IPV4HEADER: only IP header checksum calculation and insertion are e
1021:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_CHECKSUM_TCPUDPICMP_SEGMENT: TCP/UDP/ICMP checksum insertion calculated but 
1022:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_CHECKSUM_TCPUDPICMP_FULL: TCP/UDP/ICMP checksum insertion fully calculated
1023:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[out] none
1024:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \retval     none
1025:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** */
1026:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** void enet_transmit_checksum_config(enet_descriptors_struct *desc, uint32_t checksum)
1027:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** {
1028:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     desc->status &= ~ENET_TDES0_CM;
1029:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     desc->status |= checksum;
1030:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
1031:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
1032:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** /*!
1033:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \brief    ENET Tx and Rx function enable (include MAC and DMA module)
1034:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[in]  none
1035:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[out] none
1036:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \retval     none
1037:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** */
1038:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** void enet_enable(void)
1039:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** {
1040:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     enet_tx_enable();
1041:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     enet_rx_enable();
1042:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
1043:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
1044:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** /*!
1045:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \brief    ENET Tx and Rx function disable (include MAC and DMA module)
1046:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[in]  none
1047:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[out] none
1048:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \retval     none
1049:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** */
1050:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** void enet_disable(void)
1051:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** {
1052:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     enet_tx_disable();
1053:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     enet_rx_disable();
1054:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
1055:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
1056:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** /*!
1057:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \brief    configure MAC address
ARM GAS  /tmp/ccWDJs20.s 			page 20


1058:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[in]  mac_addr: select which MAC address will be set, refer to enet_macaddress_enum
1059:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
1060:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_ADDRESS0: set MAC address 0 filter
1061:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_ADDRESS1: set MAC address 1 filter
1062:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_ADDRESS2: set MAC address 2 filter
1063:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_ADDRESS3: set MAC address 3 filter
1064:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[in]  paddr: the buffer pointer which stores the MAC address
1065:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                   (little-ending store, such as MAC address is aa:bb:cc:dd:ee:22, the buffer is {22
1066:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[out] none
1067:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \retval     none
1068:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** */
1069:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** void enet_mac_address_set(enet_macaddress_enum mac_addr, uint8_t paddr[])
1070:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** {
1071:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     REG32(ENET_ADDRH_BASE + (uint32_t)mac_addr) = ENET_SET_MACADDRH(paddr);
1072:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     REG32(ENET_ADDRL_BASE + (uint32_t)mac_addr) = ENET_SET_MACADDRL(paddr);
1073:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
1074:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
1075:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** /*!
1076:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \brief    get MAC address
1077:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[in]  mac_addr: select which MAC address will be get, refer to enet_macaddress_enum
1078:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
1079:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_ADDRESS0: get MAC address 0 filter
1080:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_ADDRESS1: get MAC address 1 filter
1081:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_ADDRESS2: get MAC address 2 filter
1082:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_ADDRESS3: get MAC address 3 filter
1083:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[out] paddr: the buffer pointer which is stored the MAC address
1084:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                   (little-ending store, such as mac address is aa:bb:cc:dd:ee:22, the buffer is {22
1085:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \retval     none
1086:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** */
1087:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** void enet_mac_address_get(enet_macaddress_enum mac_addr, uint8_t paddr[])
1088:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** {
1089:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     paddr[0] = ENET_GET_MACADDR(mac_addr, 0U);
1090:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     paddr[1] = ENET_GET_MACADDR(mac_addr, 1U);
1091:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     paddr[2] = ENET_GET_MACADDR(mac_addr, 2U);
1092:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     paddr[3] = ENET_GET_MACADDR(mac_addr, 3U);
1093:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     paddr[4] = ENET_GET_MACADDR(mac_addr, 4U);
1094:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     paddr[5] = ENET_GET_MACADDR(mac_addr, 5U);
1095:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
1096:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
1097:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** /*!
1098:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \brief    get the ENET MAC/MSC/PTP/DMA status flag
1099:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[in]  enet_flag: ENET status flag, refer to enet_flag_enum,
1100:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
1101:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_FLAG_MPKR: magic packet received flag
1102:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_FLAG_WUFR: wakeup frame received flag
1103:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_FLAG_FLOWCONTROL: flow control status flag
1104:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_FLAG_WUM: WUM status flag
1105:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_FLAG_MSC: MSC status flag
1106:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_FLAG_MSCR: MSC receive status flag
1107:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_FLAG_MSCT: MSC transmit status flag
1108:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_FLAG_TMST: time stamp trigger status flag
1109:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_PTP_FLAG_TSSCO: timestamp second counter overflow flag
1110:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_PTP_FLAG_TTM: target time match flag
1111:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_FLAG_RFCE: received frames CRC error flag
1112:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_FLAG_RFAE: received frames alignment error flag
1113:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_FLAG_RGUF: received good unicast frames flag
1114:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_FLAG_TGFSC: transmitted good frames single collision flag
ARM GAS  /tmp/ccWDJs20.s 			page 21


1115:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_FLAG_TGFMSC: transmitted good frames more single collision flag
1116:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_FLAG_TGF: transmitted good frames flag
1117:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_TS: transmit status flag
1118:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_TPS: transmit process stopped status flag
1119:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_TBU: transmit buffer unavailable status flag
1120:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_TJT: transmit jabber timeout status flag
1121:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_RO: receive overflow status flag
1122:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_TU: transmit underflow status flag
1123:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_RS: receive status flag
1124:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_RBU: receive buffer unavailable status flag
1125:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_RPS: receive process stopped status flag
1126:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_RWT: receive watchdog timeout status flag
1127:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_ET: early transmit status flag
1128:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_FBE: fatal bus error status flag
1129:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_ER: early receive status flag
1130:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_AI: abnormal interrupt summary flag
1131:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_NI: normal interrupt summary flag
1132:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_EB_DMA_ERROR: DMA error flag
1133:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_EB_TRANSFER_ERROR: transfer error flag
1134:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_EB_ACCESS_ERROR: access error flag
1135:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_MSC: MSC status flag
1136:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_WUM: WUM status flag
1137:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_TST: timestamp trigger status flag
1138:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[out] none
1139:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \retval     FlagStatus: SET or RESET
1140:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** */
1141:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** FlagStatus enet_flag_get(enet_flag_enum enet_flag)
1142:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** {
1143:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     if(RESET != (ENET_REG_VAL(enet_flag) & BIT(ENET_BIT_POS(enet_flag)))) {
1144:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         return SET;
1145:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     } else {
1146:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         return RESET;
1147:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
1148:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
1149:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
1150:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** /*!
1151:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \brief    clear the ENET DMA status flag
1152:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[in]  enet_flag: ENET DMA flag clear, refer to enet_flag_clear_enum
1153:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
1154:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_TS_CLR: transmit status flag clear
1155:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_TPS_CLR: transmit process stopped status flag clear
1156:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_TBU_CLR: transmit buffer unavailable status flag clear
1157:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_TJT_CLR: transmit jabber timeout status flag clear
1158:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_RO_CLR: receive overflow status flag clear
1159:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_TU_CLR: transmit underflow status flag clear
1160:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_RS_CLR: receive status flag clear
1161:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_RBU_CLR: receive buffer unavailable status flag clear
1162:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_RPS_CLR: receive process stopped status flag clear
1163:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_RWT_CLR: receive watchdog timeout status flag clear
1164:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_ET_CLR: early transmit status flag clear
1165:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_FBE_CLR: fatal bus error status flag clear
1166:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_ER_CLR: early receive status flag clear
1167:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_AI_CLR: abnormal interrupt summary flag clear
1168:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_FLAG_NI_CLR: normal interrupt summary flag clear
1169:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[out] none
1170:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \retval     none
1171:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** */
ARM GAS  /tmp/ccWDJs20.s 			page 22


1172:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** void enet_flag_clear(enet_flag_clear_enum enet_flag)
1173:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** {
1174:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* write 1 to the corresponding bit in ENET_DMA_STAT, to clear it */
1175:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ENET_REG_VAL(enet_flag) = BIT(ENET_BIT_POS(enet_flag));
1176:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
1177:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
1178:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** /*!
1179:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \brief    enable ENET MAC/MSC/DMA interrupt
1180:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[in]  enet_int: ENET interrupt,, refer to enet_int_enum
1181:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
1182:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_INT_WUMIM: WUM interrupt mask
1183:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_INT_TMSTIM: timestamp trigger interrupt mask
1184:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_INT_RFCEIM: received frame CRC error interrupt mask
1185:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_INT_RFAEIM: received frames alignment error interrupt mask
1186:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_INT_RGUFIM: received good unicast frames interrupt mask
1187:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_INT_TGFSCIM: transmitted good frames single collision interrupt mask
1188:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_INT_TGFMSCIM: transmitted good frames more single collision interrupt ma
1189:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_INT_TGFIM: transmitted good frames interrupt mask
1190:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_TIE: transmit interrupt enable
1191:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_TPSIE: transmit process stopped interrupt enable
1192:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_TBUIE: transmit buffer unavailable interrupt enable
1193:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_TJTIE: transmit jabber timeout interrupt enable
1194:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_ROIE: receive overflow interrupt enable
1195:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_TUIE: transmit underflow interrupt enable
1196:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_RIE: receive interrupt enable
1197:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_RBUIE: receive buffer unavailable interrupt enable
1198:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_RPSIE: receive process stopped interrupt enable
1199:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_RWTIE: receive watchdog timeout interrupt enable
1200:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_ETIE: early transmit interrupt enable
1201:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FBEIE: fatal bus error interrupt enable
1202:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_ERIE: early receive interrupt enable
1203:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_AIE: abnormal interrupt summary enable
1204:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_NIE: normal interrupt summary enable
1205:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[out] none
1206:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \retval     none
1207:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** */
1208:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** void enet_interrupt_enable(enet_int_enum enet_int)
1209:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** {
1210:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     if(DMA_INTEN_REG_OFFSET == ((uint32_t)enet_int >> 6)) {
1211:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* ENET_DMA_INTEN register interrupt */
1212:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         ENET_REG_VAL(enet_int) |= BIT(ENET_BIT_POS(enet_int));
1213:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     } else {
1214:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* other INTMSK register interrupt */
1215:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         ENET_REG_VAL(enet_int) &= ~BIT(ENET_BIT_POS(enet_int));
1216:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
1217:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
1218:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
1219:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** /*!
1220:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \brief    disable ENET MAC/MSC/DMA interrupt
1221:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[in]  enet_int: ENET interrupt, refer to enet_int_enum
1222:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
1223:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_INT_WUMIM: WUM interrupt mask
1224:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_INT_TMSTIM: timestamp trigger interrupt mask
1225:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_INT_RFCEIM: received frame CRC error interrupt mask
1226:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_INT_RFAEIM: received frames alignment error interrupt mask
1227:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_INT_RGUFIM: received good unicast frames interrupt mask
1228:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_INT_TGFSCIM: transmitted good frames single collision interrupt mask
ARM GAS  /tmp/ccWDJs20.s 			page 23


1229:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_INT_TGFMSCIM: transmitted good frames more single collision interrupt ma
1230:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_INT_TGFIM: transmitted good frames interrupt mask
1231:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_TIE: transmit interrupt enable
1232:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_TPSIE: transmit process stopped interrupt enable
1233:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_TBUIE: transmit buffer unavailable interrupt enable
1234:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_TJTIE: transmit jabber timeout interrupt enable
1235:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_ROIE: receive overflow interrupt enable
1236:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_TUIE: transmit underflow interrupt enable
1237:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_RIE: receive interrupt enable
1238:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_RBUIE: receive buffer unavailable interrupt enable
1239:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_RPSIE: receive process stopped interrupt enable
1240:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_RWTIE: receive watchdog timeout interrupt enable
1241:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_ETIE: early transmit interrupt enable
1242:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FBEIE: fatal bus error interrupt enable
1243:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_ERIE: early receive interrupt enable
1244:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_AIE: abnormal interrupt summary enable
1245:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_NIE: normal interrupt summary enable
1246:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[out] none
1247:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \retval     none
1248:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** */
1249:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** void enet_interrupt_disable(enet_int_enum enet_int)
1250:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** {
1251:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     if(DMA_INTEN_REG_OFFSET == ((uint32_t)enet_int >> 6)) {
1252:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* ENET_DMA_INTEN register interrupt */
1253:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         ENET_REG_VAL(enet_int) &= ~BIT(ENET_BIT_POS(enet_int));
1254:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     } else {
1255:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* other INTMSK register interrupt */
1256:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         ENET_REG_VAL(enet_int) |= BIT(ENET_BIT_POS(enet_int));
1257:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
1258:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
1259:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
1260:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** /*!
1261:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \brief    get ENET MAC/MSC/DMA interrupt flag
1262:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[in]  int_flag: ENET interrupt flag, refer to enet_int_flag_enum
1263:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
1264:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_INT_FLAG_WUM: WUM status flag
1265:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_INT_FLAG_MSC: MSC status flag
1266:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_INT_FLAG_MSCR: MSC receive status flag
1267:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_INT_FLAG_MSCT: MSC transmit status flag
1268:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_INT_FLAG_TMST: time stamp trigger status flag
1269:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_INT_FLAG_RFCE: received frames CRC error flag
1270:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_INT_FLAG_RFAE: received frames alignment error flag
1271:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_INT_FLAG_RGUF: received good unicast frames flag
1272:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_INT_FLAG_TGFSC: transmitted good frames single collision flag
1273:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_INT_FLAG_TGFMSC: transmitted good frames more single collision flag
1274:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_INT_FLAG_TGF: transmitted good frames flag
1275:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FLAG_TS: transmit status flag
1276:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FLAG_TPS: transmit process stopped status flag
1277:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FLAG_TBU: transmit buffer unavailable status flag
1278:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FLAG_TJT: transmit jabber timeout status flag
1279:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FLAG_RO: receive overflow status flag
1280:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FLAG_TU: transmit underflow status flag
1281:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FLAG_RS: receive status flag
1282:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FLAG_RBU: receive buffer unavailable status flag
1283:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FLAG_RPS: receive process stopped status flag
1284:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FLAG_RWT: receive watchdog timeout status flag
1285:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FLAG_ET: early transmit status flag
ARM GAS  /tmp/ccWDJs20.s 			page 24


1286:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FLAG_FBE: fatal bus error status flag
1287:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FLAG_ER: early receive status flag
1288:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FLAG_AI: abnormal interrupt summary flag
1289:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FLAG_NI: normal interrupt summary flag
1290:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FLAG_MSC: MSC status flag
1291:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FLAG_WUM: WUM status flag
1292:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FLAG_TST: timestamp trigger status flag
1293:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[out] none
1294:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \retval     FlagStatus: SET or RESET
1295:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** */
1296:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** FlagStatus enet_interrupt_flag_get(enet_int_flag_enum int_flag)
1297:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** {
1298:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     if(RESET != (ENET_REG_VAL(int_flag) & BIT(ENET_BIT_POS(int_flag)))) {
1299:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         return SET;
1300:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     } else {
1301:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         return RESET;
1302:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
1303:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
1304:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
1305:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** /*!
1306:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \brief    clear ENET DMA interrupt flag
1307:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[in]  int_flag_clear: clear ENET interrupt flag, refer to enet_int_flag_clear_enum
1308:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
1309:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FLAG_TS_CLR: transmit status flag
1310:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FLAG_TPS_CLR: transmit process stopped status flag
1311:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FLAG_TBU_CLR: transmit buffer unavailable status flag
1312:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FLAG_TJT_CLR: transmit jabber timeout status flag
1313:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FLAG_RO_CLR: receive overflow status flag
1314:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FLAG_TU_CLR: transmit underflow status flag
1315:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FLAG_RS_CLR: receive status flag
1316:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FLAG_RBU_CLR: receive buffer unavailable status flag
1317:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FLAG_RPS_CLR: receive process stopped status flag
1318:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FLAG_RWT_CLR: receive watchdog timeout status flag
1319:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FLAG_ET_CLR: early transmit status flag
1320:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FLAG_FBE_CLR: fatal bus error status flag
1321:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FLAG_ER_CLR: early receive status flag
1322:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FLAG_AI_CLR: abnormal interrupt summary flag
1323:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_INT_FLAG_NI_CLR: normal interrupt summary flag
1324:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[out] none
1325:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \retval     none
1326:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** */
1327:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** void enet_interrupt_flag_clear(enet_int_flag_clear_enum int_flag_clear)
1328:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** {
1329:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* write 1 to the corresponding bit in ENET_DMA_STAT, to clear it */
1330:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ENET_REG_VAL(int_flag_clear) = BIT(ENET_BIT_POS(int_flag_clear));
1331:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
1332:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
1333:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** /*!
1334:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \brief    ENET Tx function enable (include MAC and DMA module)
1335:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[in]  none
1336:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[out] none
1337:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \retval     none
1338:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** */
1339:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** void enet_tx_enable(void)
1340:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** {
1341:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ENET_MAC_CFG |= ENET_MAC_CFG_TEN;
1342:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     enet_txfifo_flush();
ARM GAS  /tmp/ccWDJs20.s 			page 25


1343:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ENET_DMA_CTL |= ENET_DMA_CTL_STE;
1344:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
1345:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
1346:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** /*!
1347:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \brief    ENET Tx function disable (include MAC and DMA module)
1348:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[in]  none
1349:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[out] none
1350:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \retval     none
1351:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** */
1352:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** void enet_tx_disable(void)
1353:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** {
1354:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ENET_DMA_CTL &= ~ENET_DMA_CTL_STE;
1355:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     enet_txfifo_flush();
1356:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ENET_MAC_CFG &= ~ENET_MAC_CFG_TEN;
1357:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
1358:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
1359:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** /*!
1360:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \brief    ENET Rx function enable (include MAC and DMA module)
1361:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[in]  none
1362:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[out] none
1363:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \retval     none
1364:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** */
1365:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** void enet_rx_enable(void)
1366:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** {
1367:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ENET_MAC_CFG |= ENET_MAC_CFG_REN;
1368:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ENET_DMA_CTL |= ENET_DMA_CTL_SRE;
1369:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
1370:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
1371:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** /*!
1372:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \brief    ENET Rx function disable (include MAC and DMA module)
1373:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[in]  none
1374:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[out] none
1375:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \retval     none
1376:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** */
1377:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** void enet_rx_disable(void)
1378:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** {
1379:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ENET_DMA_CTL &= ~ENET_DMA_CTL_SRE;
1380:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ENET_MAC_CFG &= ~ENET_MAC_CFG_REN;
1381:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
1382:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
1383:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** /*!
1384:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \brief    put registers value into the application buffer
1385:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[in]  type: register type which will be get, refer to enet_registers_type_enum,
1386:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
1387:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ALL_MAC_REG: get the registers within the offset scope between ENET_MAC_CFG and E
1388:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ALL_MSC_REG: get the registers within the offset scope between ENET_MSC_CTL and E
1389:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ALL_PTP_REG: get the registers within the offset scope between ENET_PTP_TSCTL and
1390:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ALL_DMA_REG: get the registers within the offset scope between ENET_DMA_BCTL and 
1391:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[in]  num: the number of registers that the user want to get
1392:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[out] preg: the application buffer pointer for storing the register value
1393:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \retval     none
1394:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** */
1395:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** void enet_registers_get(enet_registers_type_enum type, uint32_t *preg, uint32_t num)
1396:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** {
1397:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     uint32_t offset = 0U, max = 0U, limit = 0U;
1398:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
1399:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     offset = (uint32_t)type;
ARM GAS  /tmp/ccWDJs20.s 			page 26


1400:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     max = (uint32_t)type + num;
1401:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     limit = sizeof(enet_reg_tab) / sizeof(uint16_t);
1402:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
1403:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* prevent element in this array is out of range */
1404:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     if(max > limit) {
1405:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         max = limit;
1406:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
1407:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
1408:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     for(; offset < max; offset++) {
1409:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* get value of the corresponding register */
1410:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         *preg = REG32((ENET) + enet_reg_tab[offset]);
1411:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         preg++;
1412:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
1413:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
1414:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
1415:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** /*!
1416:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \brief    get the enet debug status from the debug register
1417:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[in]  mac_debug: enet debug status
1418:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
1419:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_RECEIVER_NOT_IDLE: MAC receiver is not in idle state
1420:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_RX_ASYNCHRONOUS_FIFO_STATE: Rx asynchronous FIFO status
1421:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_RXFIFO_WRITING: RxFIFO is doing write operation
1422:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_RXFIFO_READ_STATUS: RxFIFO read operation status
1423:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_RXFIFO_STATE: RxFIFO state
1424:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_TRANSMITTER_NOT_IDLE: MAC transmitter is not in idle state
1425:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_TRANSMITTER_STATUS: status of MAC transmitter
1426:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_PAUSE_CONDITION_STATUS: pause condition status
1427:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_TXFIFO_READ_STATUS: TxFIFO read operation status
1428:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_TXFIFO_WRITING: TxFIFO is doing write operation
1429:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_TXFIFO_NOT_EMPTY: TxFIFO is not empty
1430:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_TXFIFO_FULL: TxFIFO is full
1431:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[out] none
1432:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \retval     value of the status users want to get
1433:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** */
1434:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** uint32_t enet_debug_status_get(uint32_t mac_debug)
1435:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** {
1436:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     uint32_t temp_state = 0U;
1437:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
1438:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     switch(mac_debug) {
1439:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     case ENET_RX_ASYNCHRONOUS_FIFO_STATE:
1440:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         temp_state = GET_MAC_DBG_RXAFS(ENET_MAC_DBG);
1441:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         break;
1442:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     case ENET_RXFIFO_READ_STATUS:
1443:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         temp_state = GET_MAC_DBG_RXFRS(ENET_MAC_DBG);
1444:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         break;
1445:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     case ENET_RXFIFO_STATE:
1446:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         temp_state = GET_MAC_DBG_RXFS(ENET_MAC_DBG);
1447:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         break;
1448:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     case ENET_MAC_TRANSMITTER_STATUS:
1449:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         temp_state = GET_MAC_DBG_SOMT(ENET_MAC_DBG);
1450:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         break;
1451:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     case ENET_TXFIFO_READ_STATUS:
1452:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         temp_state = GET_MAC_DBG_TXFRS(ENET_MAC_DBG);
1453:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         break;
1454:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     default:
1455:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         if(RESET != (ENET_MAC_DBG & mac_debug)) {
1456:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             temp_state = 0x1U;
ARM GAS  /tmp/ccWDJs20.s 			page 27


1457:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         }
1458:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         break;
1459:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
1460:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     return temp_state;
1461:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
1462:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
1463:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** /*!
1464:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \brief    enable the MAC address filter
1465:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[in]  mac_addr: select which MAC address will be enable, refer to enet_macaddress_enum
1466:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_ADDRESS1: enable MAC address 1 filter
1467:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_ADDRESS2: enable MAC address 2 filter
1468:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_ADDRESS3: enable MAC address 3 filter
1469:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[out] none
1470:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \retval     none
1471:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** */
1472:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** void enet_address_filter_enable(enet_macaddress_enum mac_addr)
1473:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** {
1474:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     REG32(ENET_ADDRH_BASE + mac_addr) |= ENET_MAC_ADDR1H_AFE;
1475:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
1476:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
1477:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** /*!
1478:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \brief    disable the MAC address filter
1479:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[in]  mac_addr: select which MAC address will be disable, refer to enet_macaddress_enum
1480:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
1481:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_ADDRESS1: disable MAC address 1 filter
1482:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_ADDRESS2: disable MAC address 2 filter
1483:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_ADDRESS3: disable MAC address 3 filter
1484:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[out] none
1485:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \retval     none
1486:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** */
1487:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** void enet_address_filter_disable(enet_macaddress_enum mac_addr)
1488:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** {
1489:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     REG32(ENET_ADDRH_BASE + mac_addr) &= ~ENET_MAC_ADDR1H_AFE;
1490:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
1491:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
1492:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** /*!
1493:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \brief    configure the MAC address filter
1494:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[in]  mac_addr: select which MAC address will be configured, refer to enet_macaddress_enu
1495:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
1496:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_ADDRESS1: configure MAC address 1 filter
1497:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_ADDRESS2: configure MAC address 2 filter
1498:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC_ADDRESS3: configure MAC address 3 filter
1499:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[in]  addr_mask: select which MAC address bytes will be mask
1500:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 one or more parameters can be selected which are shown as below
1501:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_ADDRESS_MASK_BYTE0: mask ENET_MAC_ADDR1L[7:0] bits
1502:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_ADDRESS_MASK_BYTE1: mask ENET_MAC_ADDR1L[15:8] bits
1503:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_ADDRESS_MASK_BYTE2: mask ENET_MAC_ADDR1L[23:16] bits
1504:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_ADDRESS_MASK_BYTE3: mask ENET_MAC_ADDR1L [31:24] bits
1505:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_ADDRESS_MASK_BYTE4: mask ENET_MAC_ADDR1H [7:0] bits
1506:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_ADDRESS_MASK_BYTE5: mask ENET_MAC_ADDR1H [15:8] bits
1507:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[in]  filter_type: select which MAC address filter type will be selected
1508:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
1509:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_ADDRESS_FILTER_SA: The MAC address is used to compared with the SA field of 
1510:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_ADDRESS_FILTER_DA: The MAC address is used to compared with the DA field of 
1511:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[out] none
1512:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \retval     none
1513:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** */
ARM GAS  /tmp/ccWDJs20.s 			page 28


1514:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** void enet_address_filter_config(enet_macaddress_enum mac_addr, uint32_t addr_mask, uint32_t filter_
1515:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** {
1516:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     uint32_t reg;
1517:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
1518:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* get the address filter register value which is to be configured */
1519:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     reg = REG32(ENET_ADDRH_BASE + mac_addr);
1520:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
1521:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* clear and configure the address filter register */
1522:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     reg &= ~(ENET_MAC_ADDR1H_MB | ENET_MAC_ADDR1H_SAF);
1523:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     reg |= (addr_mask | filter_type);
1524:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     REG32(ENET_ADDRH_BASE + mac_addr) = reg;
1525:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
1526:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
1527:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** /*!
1528:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \brief    PHY interface configuration (configure SMI clock and reset PHY chip)
1529:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[in]  none
1530:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[out] none
1531:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \retval     ErrStatus: SUCCESS or ERROR
1532:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** */
1533:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** ErrStatus enet_phy_config(void)
1534:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** {
1535:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     uint32_t ahbclk;
1536:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     uint32_t reg;
1537:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     uint16_t phy_value;
1538:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ErrStatus enet_state = ERROR;
1539:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
1540:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* clear the previous MDC clock */
1541:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     reg = ENET_MAC_PHY_CTL;
1542:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     reg &= ~ENET_MAC_PHY_CTL_CLR;
1543:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
1544:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* get the HCLK frequency */
1545:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ahbclk = rcu_clock_freq_get(CK_AHB);
1546:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
1547:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* configure MDC clock according to HCLK frequency range */
1548:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     if(ENET_RANGE(ahbclk, 20000000U, 35000000U)) {
1549:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         reg |= ENET_MDC_HCLK_DIV16;
1550:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     } else if(ENET_RANGE(ahbclk, 35000000U, 60000000U)) {
1551:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         reg |= ENET_MDC_HCLK_DIV26;
1552:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     } else if(ENET_RANGE(ahbclk, 60000000U, 100000000U)) {
1553:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         reg |= ENET_MDC_HCLK_DIV42;
1554:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     } else if(ENET_RANGE(ahbclk, 100000000U, 150000000U)) {
1555:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         reg |= ENET_MDC_HCLK_DIV62;
1556:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     } else if((ENET_RANGE(ahbclk, 150000000U, 240000000U)) || (240000000U == ahbclk)) {
1557:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         reg |= ENET_MDC_HCLK_DIV102;
1558:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     } else {
1559:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         return enet_state;
1560:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
1561:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ENET_MAC_PHY_CTL = reg;
1562:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
1563:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* reset PHY */
1564:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     phy_value = PHY_RESET;
1565:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     if(ERROR == (enet_phy_write_read(ENET_PHY_WRITE, PHY_ADDRESS, PHY_REG_BCR, &phy_value))) {
1566:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         return enet_state;
1567:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
1568:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* PHY reset need some time */
1569:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     _ENET_DELAY_(ENET_DELAY_TO);
1570:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
ARM GAS  /tmp/ccWDJs20.s 			page 29


1571:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* check whether PHY reset is complete */
1572:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     if(ERROR == (enet_phy_write_read(ENET_PHY_READ, PHY_ADDRESS, PHY_REG_BCR, &phy_value))) {
1573:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         return enet_state;
1574:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
1575:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
1576:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* PHY reset complete */
1577:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     if(RESET == (phy_value & PHY_RESET)) {
1578:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         enet_state = SUCCESS;
1579:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
1580:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
1581:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     return enet_state;
1582:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
1583:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
1584:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** /*!
1585:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \brief    write to / read from a PHY register
1586:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[in]  direction: only one parameter can be selected which is shown as below, refer to ene
1587:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_PHY_WRITE: write data to phy register
1588:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_PHY_READ:  read data from phy register
1589:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[in]  phy_address: 0x0000 - 0x001F
1590:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[in]  phy_reg: 0x0000 - 0x001F
1591:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[in]  pvalue: the value will be written to the PHY register in ENET_PHY_WRITE direction
1592:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[out] pvalue: the value will be read from the PHY register in ENET_PHY_READ direction
1593:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \retval     ErrStatus: SUCCESS or ERROR
1594:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** */
1595:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** ErrStatus enet_phy_write_read(enet_phydirection_enum direction, uint16_t phy_address, uint16_t phy_
1596:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** {
1597:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     uint32_t reg, phy_flag;
1598:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     uint32_t timeout = 0U;
1599:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ErrStatus enet_state = ERROR;
1600:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
1601:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* configure ENET_MAC_PHY_CTL with write/read operation */
1602:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     reg = ENET_MAC_PHY_CTL;
1603:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     reg &= ~(ENET_MAC_PHY_CTL_PB | ENET_MAC_PHY_CTL_PW | ENET_MAC_PHY_CTL_PR | ENET_MAC_PHY_CTL_PA)
1604:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     reg |= (direction | MAC_PHY_CTL_PR(phy_reg) | MAC_PHY_CTL_PA(phy_address) | ENET_MAC_PHY_CTL_PB
1605:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
1606:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* if do the write operation, write value to the register */
1607:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     if(ENET_PHY_WRITE == direction) {
1608:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         ENET_MAC_PHY_DATA = *pvalue;
1609:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
1610:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
1611:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* do PHY write/read operation, and wait the operation complete  */
1612:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ENET_MAC_PHY_CTL = reg;
1613:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     do {
1614:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         phy_flag = (ENET_MAC_PHY_CTL & ENET_MAC_PHY_CTL_PB);
1615:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         timeout++;
1616:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     } while((RESET != phy_flag) && (ENET_DELAY_TO != timeout));
1617:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
1618:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* write/read operation complete */
1619:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     if(RESET == (ENET_MAC_PHY_CTL & ENET_MAC_PHY_CTL_PB)) {
1620:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         enet_state = SUCCESS;
1621:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
1622:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
1623:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* if do the read operation, get value from the register */
1624:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     if(ENET_PHY_READ == direction) {
1625:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         *pvalue = (uint16_t)ENET_MAC_PHY_DATA;
1626:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
1627:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
ARM GAS  /tmp/ccWDJs20.s 			page 30


1628:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     return enet_state;
1629:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
1630:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
1631:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** /*!
1632:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \brief    enable the loopback function of PHY chip
1633:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[in]  none
1634:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[out] none
1635:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \retval     ErrStatus: ERROR or SUCCESS
1636:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** */
1637:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** ErrStatus enet_phyloopback_enable(void)
1638:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** {
1639:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     uint16_t temp_phy = 0U;
1640:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ErrStatus phy_state = ERROR;
1641:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
1642:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* get the PHY configuration to update it */
1643:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     enet_phy_write_read(ENET_PHY_READ, PHY_ADDRESS, PHY_REG_BCR, &temp_phy);
1644:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
1645:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* enable the PHY loopback mode */
1646:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     temp_phy |= PHY_LOOPBACK;
1647:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
1648:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* update the PHY control register with the new configuration */
1649:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     phy_state = enet_phy_write_read(ENET_PHY_WRITE, PHY_ADDRESS, PHY_REG_BCR, &temp_phy);
1650:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
1651:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     return phy_state;
1652:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
1653:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
1654:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** /*!
1655:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \brief    disable the loopback function of PHY chip
1656:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[in]  none
1657:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[out] none
1658:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \retval     ErrStatus: ERROR or SUCCESS
1659:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** */
1660:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** ErrStatus enet_phyloopback_disable(void)
1661:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** {
1662:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     uint16_t temp_phy = 0U;
1663:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ErrStatus phy_state = ERROR;
1664:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
1665:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* get the PHY configuration to update it */
1666:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     enet_phy_write_read(ENET_PHY_READ, PHY_ADDRESS, PHY_REG_BCR, &temp_phy);
1667:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
1668:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* disable the PHY loopback mode */
1669:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     temp_phy &= (uint16_t)~PHY_LOOPBACK;
1670:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
1671:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* update the PHY control register with the new configuration */
1672:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     phy_state = enet_phy_write_read(ENET_PHY_WRITE, PHY_ADDRESS, PHY_REG_BCR, &temp_phy);
1673:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
1674:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     return phy_state;
1675:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
1676:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
1677:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** /*!
1678:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \brief    enable ENET forward feature
1679:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[in]  feature: the feature of ENET forward mode
1680:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 one or more parameters can be selected which are shown as below
1681:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_AUTO_PADCRC_DROP: the function of the MAC strips the Pad/FCS field on receiv
1682:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_TYPEFRAME_CRC_DROP: the function that FCS field(last 4 bytes) of frame will 
1683:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_FORWARD_ERRFRAMES: the function that all frame received with error except ru
1684:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_FORWARD_UNDERSZ_GOODFRAMES: the function that forwarding undersized good fra
ARM GAS  /tmp/ccWDJs20.s 			page 31


1685:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[out] none
1686:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \retval     none
1687:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** */
1688:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** void enet_forward_feature_enable(uint32_t feature)
1689:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** {
1690:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     uint32_t mask;
1691:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
1692:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     mask = (feature & (~(ENET_FORWARD_ERRFRAMES | ENET_FORWARD_UNDERSZ_GOODFRAMES)));
1693:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ENET_MAC_CFG |= mask;
1694:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
1695:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     mask = (feature & (~(ENET_AUTO_PADCRC_DROP | ENET_TYPEFRAME_CRC_DROP)));
1696:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ENET_DMA_CTL |= (mask >> 2);
1697:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
1698:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
1699:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** /*!
1700:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \brief    disable ENET forward feature
1701:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[in]  feature: the feature of ENET forward mode
1702:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 one or more parameters can be selected which are shown as below
1703:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_AUTO_PADCRC_DROP: the function of the MAC strips the Pad/FCS field on receiv
1704:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_TYPEFRAME_CRC_DROP: the function that FCS field(last 4 bytes) of frame will 
1705:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_FORWARD_ERRFRAMES: the function that all frame received with error except ru
1706:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_FORWARD_UNDERSZ_GOODFRAMES: the function that forwarding undersized good fra
1707:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[out] none
1708:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \retval     none
1709:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** */
1710:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** void enet_forward_feature_disable(uint32_t feature)
1711:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** {
1712:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     uint32_t mask;
1713:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
1714:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     mask = (feature & (~(ENET_FORWARD_ERRFRAMES | ENET_FORWARD_UNDERSZ_GOODFRAMES)));
1715:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ENET_MAC_CFG &= ~mask;
1716:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
1717:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     mask = (feature & (~(ENET_AUTO_PADCRC_DROP | ENET_TYPEFRAME_CRC_DROP)));
1718:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ENET_DMA_CTL &= ~(mask >> 2);
1719:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
1720:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
1721:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** /*!
1722:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \brief      enable ENET fliter feature
1723:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[in]  feature: the feature of ENET fliter mode
1724:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 one or more parameters can be selected which are shown as below
1725:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_SRC_FILTER: filter source address function
1726:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_SRC_FILTER_INVERSE: inverse source address filtering result function
1727:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_DEST_FILTER_INVERSE: inverse DA filtering result function
1728:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_MULTICAST_FILTER_PASS: pass all multicast frames function
1729:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_MULTICAST_FILTER_HASH_MODE: HASH multicast filter function
1730:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_UNICAST_FILTER_HASH_MODE: HASH unicast filter function
1731:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_FILTER_MODE_EITHER: HASH or perfect filter function
1732:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[out] none
1733:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \retval     none
1734:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** */
1735:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** void enet_fliter_feature_enable(uint32_t feature)
1736:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** {
1737:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ENET_MAC_FRMF |= feature;
1738:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
1739:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
1740:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** /*!
1741:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \brief    disable ENET fliter feature
ARM GAS  /tmp/ccWDJs20.s 			page 32


1742:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[in]  feature: the feature of ENET fliter mode
1743:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 one or more parameters can be selected which are shown as below
1744:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_SRC_FILTER: filter source address function
1745:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_SRC_FILTER_INVERSE: inverse source address filtering result function
1746:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_DEST_FILTER_INVERSE: inverse DA filtering result function
1747:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_MULTICAST_FILTER_PASS: pass all multicast frames function
1748:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_MULTICAST_FILTER_HASH_MODE: HASH multicast filter function
1749:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_UNICAST_FILTER_HASH_MODE: HASH unicast filter function
1750:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_FILTER_MODE_EITHER: HASH or perfect filter function
1751:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[out] none
1752:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \retval     none
1753:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** */
1754:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** void enet_fliter_feature_disable(uint32_t feature)
1755:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** {
1756:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ENET_MAC_FRMF &= ~feature;
1757:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
1758:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
1759:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** /*!
1760:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \brief    generate the pause frame, ENET will send pause frame after enable transmit flow contr
1761:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 this function only use in full-dulex mode
1762:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[in]  none
1763:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[out] none
1764:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \retval     ErrStatus: ERROR or SUCCESS
1765:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** */
1766:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** ErrStatus enet_pauseframe_generate(void)
1767:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** {
1768:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ErrStatus enet_state = ERROR;
1769:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     uint32_t temp = 0U;
1770:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
1771:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* in full-duplex mode, must make sure this bit is 0 before writing register */
1772:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     temp = ENET_MAC_FCTL & ENET_MAC_FCTL_FLCBBKPA;
1773:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     if(RESET == temp) {
1774:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         ENET_MAC_FCTL |= ENET_MAC_FCTL_FLCBBKPA;
1775:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         enet_state = SUCCESS;
1776:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
1777:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     return enet_state;
1778:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
1779:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
1780:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** /*!
1781:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \brief    configure the pause frame detect type
1782:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[in]  detect: pause frame detect type
1783:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
1784:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_MAC0_AND_UNIQUE_ADDRESS_PAUSEDETECT: besides the unique multicast address, M
1785:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                                                             use the MAC0 address to detecting pause
1786:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_UNIQUE_PAUSEDETECT: only the unique multicast address for pause frame which 
1787:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                                            in IEEE802.3 can be detected
1788:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[out] none
1789:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \retval     none
1790:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** */
1791:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** void enet_pauseframe_detect_config(uint32_t detect)
1792:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** {
1793:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ENET_MAC_FCTL &= ~ENET_MAC_FCTL_UPFDT;
1794:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ENET_MAC_FCTL |= detect;
1795:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
1796:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
1797:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** /*!
1798:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \brief    configure the pause frame parameters
ARM GAS  /tmp/ccWDJs20.s 			page 33


1799:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[in]  pausetime: pause time in transmit pause control frame
1800:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[in]  pause_threshold: the threshold of the pause timer for retransmitting frames automat
1801:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 this value must make sure to be less than configured pause time
1802:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
1803:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_PAUSETIME_MINUS4: pause time minus 4 slot times
1804:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_PAUSETIME_MINUS28: pause time minus 28 slot times
1805:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_PAUSETIME_MINUS144: pause time minus 144 slot times
1806:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_PAUSETIME_MINUS256: pause time minus 256 slot times
1807:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[out] none
1808:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \retval     none
1809:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** */
1810:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** void enet_pauseframe_config(uint32_t pausetime, uint32_t pause_threshold)
1811:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** {
1812:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ENET_MAC_FCTL &= ~(ENET_MAC_FCTL_PTM | ENET_MAC_FCTL_PLTS);
1813:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ENET_MAC_FCTL |= (MAC_FCTL_PTM(pausetime) | pause_threshold);
1814:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
1815:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
1816:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** /*!
1817:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \brief    configure the threshold of the flow control(deactive and active threshold)
1818:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[in]  deactive: the threshold of the deactive flow control
1819:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 this value should always be less than active flow control value
1820:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
1821:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_DEACTIVE_THRESHOLD_256BYTES: threshold level is 256 bytes
1822:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_DEACTIVE_THRESHOLD_512BYTES: threshold level is 512 bytes
1823:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_DEACTIVE_THRESHOLD_768BYTES: threshold level is 768 bytes
1824:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_DEACTIVE_THRESHOLD_1024BYTES: threshold level is 1024 bytes
1825:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_DEACTIVE_THRESHOLD_1280BYTES: threshold level is 1280 bytes
1826:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_DEACTIVE_THRESHOLD_1536BYTES: threshold level is 1536 bytes
1827:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_DEACTIVE_THRESHOLD_1792BYTES: threshold level is 1792 bytes
1828:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[in]  active: the threshold of the active flow control
1829:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
1830:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_ACTIVE_THRESHOLD_256BYTES: threshold level is 256 bytes
1831:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_ACTIVE_THRESHOLD_512BYTES: threshold level is 512 bytes
1832:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_ACTIVE_THRESHOLD_768BYTES: threshold level is 768 bytes
1833:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_ACTIVE_THRESHOLD_1024BYTES: threshold level is 1024 bytes
1834:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_ACTIVE_THRESHOLD_1280BYTES: threshold level is 1280 bytes
1835:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_ACTIVE_THRESHOLD_1536BYTES: threshold level is 1536 bytes
1836:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_ACTIVE_THRESHOLD_1792BYTES: threshold level is 1792 bytes
1837:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[out] none
1838:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \retval     none
1839:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** */
1840:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** void enet_flowcontrol_threshold_config(uint32_t deactive, uint32_t active)
1841:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** {
1842:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ENET_MAC_FCTH = ((deactive | active) >> 8);
1843:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
1844:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
1845:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** /*!
1846:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \brief    enable ENET flow control feature
1847:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[in]  feature: the feature of ENET flow control mode
1848:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 one or more parameters can be selected which are shown as below
1849:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_ZERO_QUANTA_PAUSE: the automatic zero-quanta generation function
1850:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_TX_FLOWCONTROL: the flow control operation in the MAC
1851:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_RX_FLOWCONTROL: decoding function for the received pause frame and process i
1852:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_BACK_PRESSURE: back pressure operation in the MAC(only use in half-dulex mod
1853:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[out] none
1854:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \retval     none
1855:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** */
ARM GAS  /tmp/ccWDJs20.s 			page 34


1856:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** void enet_flowcontrol_feature_enable(uint32_t feature)
1857:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** {
1858:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     if(RESET != (feature & ENET_ZERO_QUANTA_PAUSE)) {
1859:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         ENET_MAC_FCTL &= ~ENET_ZERO_QUANTA_PAUSE;
1860:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
1861:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     feature &= ~ENET_ZERO_QUANTA_PAUSE;
1862:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ENET_MAC_FCTL |= feature;
1863:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
1864:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
1865:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** /*!
1866:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \brief    disable ENET flow control feature
1867:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[in]  feature: the feature of ENET flow control mode
1868:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 one or more parameters can be selected which are shown as below
1869:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_ZERO_QUANTA_PAUSE: the automatic zero-quanta generation function
1870:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_TX_FLOWCONTROL: the flow control operation in the MAC
1871:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_RX_FLOWCONTROL: decoding function for the received pause frame and process i
1872:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_BACK_PRESSURE: back pressure operation in the MAC(only use in half-dulex mod
1873:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[out] none
1874:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \retval     none
1875:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** */
1876:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** void enet_flowcontrol_feature_disable(uint32_t feature)
1877:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** {
1878:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     if(RESET != (feature & ENET_ZERO_QUANTA_PAUSE)) {
1879:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         ENET_MAC_FCTL |= ENET_ZERO_QUANTA_PAUSE;
1880:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
1881:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     feature &= ~ENET_ZERO_QUANTA_PAUSE;
1882:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ENET_MAC_FCTL &= ~feature;
1883:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
1884:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
1885:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** /*!
1886:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \brief    get the dma transmit/receive process state
1887:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[in]  direction: choose the direction of dma process which users want to check, refer to 
1888:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
1889:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_TX: dma transmit process
1890:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_RX: dma receive process
1891:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[out] none
1892:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \retval     state of dma process, the value range shows below:
1893:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                   ENET_RX_STATE_STOPPED, ENET_RX_STATE_FETCHING, ENET_RX_STATE_WAITING,
1894:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                   ENET_RX_STATE_SUSPENDED, ENET_RX_STATE_CLOSING, ENET_RX_STATE_QUEUING,
1895:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                   ENET_TX_STATE_STOPPED, ENET_TX_STATE_FETCHING, ENET_TX_STATE_WAITING,
1896:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                   ENET_TX_STATE_READING, ENET_TX_STATE_SUSPENDED, ENET_TX_STATE_CLOSING
1897:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** */
1898:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** uint32_t enet_dmaprocess_state_get(enet_dmadirection_enum direction)
1899:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** {
1900:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     uint32_t reval;
1901:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     reval = (uint32_t)(ENET_DMA_STAT & (uint32_t)direction);
1902:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     return reval;
1903:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
1904:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
1905:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** /*!
1906:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \brief    poll the DMA transmission/reception enable by writing any value to the
1907:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 ENET_DMA_TPEN/ENET_DMA_RPEN register, this will make the DMA to resume transmission
1908:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[in]  direction: choose the direction of DMA process which users want to resume, refer to
1909:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
1910:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_TX: DMA transmit process
1911:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_RX: DMA receive process
1912:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[out] none
ARM GAS  /tmp/ccWDJs20.s 			page 35


1913:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \retval     none
1914:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** */
1915:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** void enet_dmaprocess_resume(enet_dmadirection_enum direction)
1916:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** {
1917:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     if(ENET_DMA_TX == direction) {
1918:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         ENET_DMA_TPEN = 0U;
1919:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     } else {
1920:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         ENET_DMA_RPEN = 0U;
1921:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
1922:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
1923:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
1924:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** /*!
1925:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \brief    check and recover the Rx process
1926:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[in]  none
1927:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[out] none
1928:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \retval     none
1929:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** */
1930:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** void enet_rxprocess_check_recovery(void)
1931:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** {
1932:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     uint32_t status;
1933:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
1934:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* get DAV information of current RxDMA descriptor */
1935:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     status = dma_current_rxdesc->status;
1936:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     status &= ENET_RDES0_DAV;
1937:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
1938:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* if current descriptor is owned by DMA, but the descriptor address mismatches with
1939:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     receive descriptor address pointer updated by RxDMA controller */
1940:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     if((ENET_DMA_CRDADDR != ((uint32_t)dma_current_rxdesc)) &&
1941:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             (ENET_RDES0_DAV == status)) {
1942:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         dma_current_rxdesc = (enet_descriptors_struct *)ENET_DMA_CRDADDR;
1943:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
1944:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
1945:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
1946:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** /*!
1947:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \brief    flush the ENET transmit FIFO, and wait until the flush operation completes
1948:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[in]  none
1949:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[out] none
1950:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \retval     ErrStatus: ERROR or SUCCESS
1951:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** */
1952:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** ErrStatus enet_txfifo_flush(void)
1953:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** {
1954:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     uint32_t flush_state;
1955:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     uint32_t timeout = 0U;
1956:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ErrStatus enet_state = ERROR;
1957:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
1958:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* set the FTF bit for flushing transmit FIFO */
1959:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ENET_DMA_CTL |= ENET_DMA_CTL_FTF;
1960:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* wait until the flush operation completes */
1961:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     do {
1962:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         flush_state = ENET_DMA_CTL & ENET_DMA_CTL_FTF;
1963:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         timeout++;
1964:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     } while((RESET != flush_state) && (timeout < ENET_DELAY_TO));
1965:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* return ERROR due to timeout */
1966:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     if(RESET == flush_state) {
1967:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         enet_state = SUCCESS;
1968:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
1969:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
ARM GAS  /tmp/ccWDJs20.s 			page 36


1970:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     return  enet_state;
1971:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
1972:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
1973:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** /*!
1974:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \brief    get the transmit/receive address of current descriptor, or current buffer, or descrip
1975:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[in]  addr_get: choose the address which users want to get, refer to enet_desc_reg_enum
1976:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
1977:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_RX_DESC_TABLE: the start address of the receive descriptor table
1978:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_RX_CURRENT_DESC: the start descriptor address of the current receive descrip
1979:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                                         the RxDMA controller
1980:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_RX_CURRENT_BUFFER: the current receive buffer address being read by the RxDM
1981:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_TX_DESC_TABLE: the start address of the transmit descriptor table
1982:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_TX_CURRENT_DESC: the start descriptor address of the current transmit descri
1983:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                                         the TxDMA controller
1984:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_TX_CURRENT_BUFFER: the current transmit buffer address being read by the TxD
1985:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[out] none
1986:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \retval     address value
1987:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** */
1988:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** uint32_t enet_current_desc_address_get(enet_desc_reg_enum addr_get)
1989:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** {
1990:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     uint32_t reval = 0U;
1991:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
1992:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     reval = REG32((ENET) + (uint32_t)addr_get);
1993:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     return reval;
1994:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
1995:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
1996:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** /*!
1997:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \brief    get the Tx or Rx descriptor information
1998:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[in]  desc: the descriptor pointer which users want to get information
1999:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[in]  info_get: the descriptor information type which is selected, refer to enet_descstat
2000:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
2001:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        RXDESC_BUFFER_1_SIZE: receive buffer 1 size
2002:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        RXDESC_BUFFER_2_SIZE: receive buffer 2 size
2003:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        RXDESC_FRAME_LENGTH: the byte length of the received frame that was transferred t
2004:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        TXDESC_COLLISION_COUNT: the number of collisions occurred before the frame was tr
2005:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        RXDESC_BUFFER_1_ADDR: the buffer1 address of the Rx frame
2006:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        TXDESC_BUFFER_1_ADDR: the buffer1 address of the Tx frame
2007:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[out] none
2008:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \retval     descriptor information, if value is 0xFFFFFFFFU, means the false input parameter
2009:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** */
2010:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** uint32_t enet_desc_information_get(enet_descriptors_struct *desc, enet_descstate_enum info_get)
2011:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** {
2012:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     uint32_t reval = 0xFFFFFFFFU;
2013:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
2014:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     switch(info_get) {
2015:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     case RXDESC_BUFFER_1_SIZE:
2016:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         reval = GET_RDES1_RB1S(desc->control_buffer_size);
2017:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         break;
2018:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     case RXDESC_BUFFER_2_SIZE:
2019:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         reval = GET_RDES1_RB2S(desc->control_buffer_size);
2020:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         break;
2021:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     case RXDESC_FRAME_LENGTH:
2022:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         reval = GET_RDES0_FRML(desc->status);
2023:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         if(reval > 4U) {
2024:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             reval = reval - 4U;
2025:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
2026:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             /* if is a type frame, and CRC is not included in forwarding frame */
ARM GAS  /tmp/ccWDJs20.s 			page 37


2027:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             if((RESET != (ENET_MAC_CFG & ENET_MAC_CFG_TFCD)) && (RESET != (desc->status & ENET_RDES
2028:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 reval = reval + 4U;
2029:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             }
2030:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         } else {
2031:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             reval = 0U;
2032:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         }
2033:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
2034:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         break;
2035:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     case RXDESC_BUFFER_1_ADDR:
2036:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         reval = desc->buffer1_addr;
2037:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         break;
2038:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     case TXDESC_BUFFER_1_ADDR:
2039:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         reval = desc->buffer1_addr;
2040:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         break;
2041:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     case TXDESC_COLLISION_COUNT:
2042:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         reval = GET_TDES0_COCNT(desc->status);
2043:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         break;
2044:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     default:
2045:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         break;
2046:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
2047:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     return reval;
2048:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
2049:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
2050:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** /*!
2051:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \brief    get the number of missed frames during receiving
2052:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[in]  none
2053:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[out] rxfifo_drop: pointer to the number of frames dropped by RxFIFO
2054:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[out] rxdma_drop: pointer to the number of frames missed by the RxDMA controller
2055:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \retval     none
2056:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** */
2057:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** void enet_missed_frame_counter_get(uint32_t *rxfifo_drop, uint32_t *rxdma_drop)
2058:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** {
2059:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     uint32_t temp_counter = 0U;
2060:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
2061:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     temp_counter = ENET_DMA_MFBOCNT;
2062:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     *rxfifo_drop = GET_DMA_MFBOCNT_MSFA(temp_counter);
2063:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     *rxdma_drop = GET_DMA_MFBOCNT_MSFC(temp_counter);
2064:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
2065:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
2066:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** /*!
2067:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \brief    get the bit flag of ENET DMA descriptor
2068:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[in]  desc: the descriptor pointer which users want to get flag
2069:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[in]  desc_flag: the bit flag of ENET DMA descriptor
2070:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
2071:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_DB: deferred
2072:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_UFE: underflow error
2073:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_EXD: excessive deferral
2074:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_VFRM: VLAN frame
2075:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_ECO: excessive collision
2076:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_LCO: late collision
2077:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_NCA: no carrier
2078:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_LCA: loss of carrier
2079:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_IPPE: IP payload error
2080:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_FRMF: frame flushed
2081:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_JT: jabber timeout
2082:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_ES: error summary
2083:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_IPHE: IP header error
ARM GAS  /tmp/ccWDJs20.s 			page 38


2084:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_TTMSS: transmit timestamp status
2085:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_TCHM: the second address chained mode
2086:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_TERM: transmit end of ring mode
2087:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_TTSEN: transmit timestamp function enable
2088:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_DPAD: disable adding pad
2089:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_DCRC: disable CRC
2090:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_FSG: first segment
2091:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_LSG: last segment
2092:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_INTC: interrupt on completion
2093:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_DAV: DAV bit
2094:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
2095:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_RDES0_PCERR: payload checksum error
2096:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_RDES0_EXSV: extended status valid
2097:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_RDES0_CERR: CRC error
2098:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_RDES0_DBERR: dribble bit error
2099:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_RDES0_RERR: receive error
2100:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_RDES0_RWDT: receive watchdog timeout
2101:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_RDES0_FRMT: frame type
2102:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_RDES0_LCO: late collision
2103:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_RDES0_IPHERR: IP frame header error
2104:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_RDES0_TSV: timestamp valid
2105:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_RDES0_LDES: last descriptor
2106:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_RDES0_FDES: first descriptor
2107:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_RDES0_VTAG: VLAN tag
2108:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_RDES0_OERR: overflow error
2109:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_RDES0_LERR: length error
2110:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_RDES0_SAFF: SA filter fail
2111:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_RDES0_DERR: descriptor error
2112:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_RDES0_ERRS: error summary
2113:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_RDES0_DAFF: destination address filter fail
2114:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_RDES0_DAV: descriptor available
2115:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[out] none
2116:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \retval     FlagStatus: SET or RESET
2117:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** */
2118:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** FlagStatus enet_desc_flag_get(enet_descriptors_struct *desc, uint32_t desc_flag)
2119:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** {
2120:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     FlagStatus enet_flag = RESET;
2121:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
2122:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     if((uint32_t)RESET != (desc->status & desc_flag)) {
2123:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         enet_flag = SET;
2124:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
2125:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
2126:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     return enet_flag;
2127:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
2128:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
2129:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** /*!
2130:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \brief    set the bit flag of ENET DMA descriptor
2131:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[in]  desc: the descriptor pointer which users want to set flag
2132:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[in]  desc_flag: the bit flag of ENET DMA descriptor
2133:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
2134:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_VFRM: VLAN frame
2135:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_FRMF: frame flushed
2136:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_TCHM: the second address chained mode
2137:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_TERM: transmit end of ring mode
2138:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_TTSEN: transmit timestamp function enable
2139:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_DPAD: disable adding pad
2140:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_DCRC: disable CRC
ARM GAS  /tmp/ccWDJs20.s 			page 39


2141:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_FSG: first segment
2142:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_LSG: last segment
2143:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_INTC: interrupt on completion
2144:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_DAV: DAV bit
2145:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_RDES0_DAV: descriptor available
2146:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[out] none
2147:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \retval     none
2148:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** */
2149:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** void enet_desc_flag_set(enet_descriptors_struct *desc, uint32_t desc_flag)
2150:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** {
2151:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     desc->status |= desc_flag;
2152:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
2153:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
2154:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** /*!
2155:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \brief    clear the bit flag of ENET DMA descriptor
2156:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[in]  desc: the descriptor pointer which users want to clear flag
2157:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[in]  desc_flag: the bit flag of ENET DMA descriptor
2158:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
2159:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_VFRM: VLAN frame
2160:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_FRMF: frame flushed
2161:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_TCHM: the second address chained mode
2162:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_TERM: transmit end of ring mode
2163:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_TTSEN: transmit timestamp function enable
2164:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_DPAD: disable adding pad
2165:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_DCRC: disable CRC
2166:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_FSG: first segment
2167:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_LSG: last segment
2168:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_INTC: interrupt on completion
2169:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_TDES0_DAV: DAV bit
2170:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_RDES0_DAV: descriptor available
2171:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[out] none
2172:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \retval     none
2173:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** */
2174:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** void enet_desc_flag_clear(enet_descriptors_struct *desc, uint32_t desc_flag)
2175:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** {
2176:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     desc->status &= ~desc_flag;
2177:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
2178:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
2179:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** /*!
2180:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \brief    when receiving completed, set RS bit in ENET_DMA_STAT register will immediately set
2181:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[in]  desc: the descriptor pointer which users want to configure
2182:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[out] none
2183:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \retval     none
2184:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** */
2185:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** void enet_rx_desc_immediate_receive_complete_interrupt(enet_descriptors_struct *desc)
2186:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** {
2187:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     desc->control_buffer_size &= ~ENET_RDES1_DINTC;
2188:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
2189:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
2190:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** /*!
2191:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \brief    when receiving completed, set RS bit in ENET_DMA_STAT register will is set after a co
2192:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[in]  desc: the descriptor pointer which users want to configure
2193:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[in]  delay_time: delay a time of 256*delay_time HCLK(0x00000000 - 0x000000FF)
2194:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[out] none
2195:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \retval     none
2196:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** */
2197:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** void enet_rx_desc_delay_receive_complete_interrupt(enet_descriptors_struct *desc, uint32_t delay_ti
ARM GAS  /tmp/ccWDJs20.s 			page 40


2198:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** {
2199:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     desc->control_buffer_size |= ENET_RDES1_DINTC;
2200:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ENET_DMA_RSWDC = DMA_RSWDC_WDCFRS(delay_time);
2201:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
2202:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
2203:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** /*!
2204:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \brief    drop current receive frame
2205:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[in]  none
2206:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[out] none
2207:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \retval     none
2208:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** */
2209:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** void enet_rxframe_drop(void)
2210:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** {
2211:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* enable reception, descriptor is owned by DMA */
2212:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     dma_current_rxdesc->status = ENET_RDES0_DAV;
2213:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
2214:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* chained mode */
2215:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     if((uint32_t)RESET != (dma_current_rxdesc->control_buffer_size & ENET_RDES1_RCHM)) {
2216:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         if(NULL != dma_current_ptp_rxdesc) {
2217:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             dma_current_rxdesc = (enet_descriptors_struct *)(dma_current_ptp_rxdesc->buffer2_next_d
2218:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             /* if it is the last ptp descriptor */
2219:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             if(0U != dma_current_ptp_rxdesc->status) {
2220:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 /* pointer back to the first ptp descriptor address in the desc_ptptab list address
2221:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 dma_current_ptp_rxdesc = (enet_descriptors_struct *)(dma_current_ptp_rxdesc->status
2222:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             } else {
2223:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 /* ponter to the next ptp descriptor */
2224:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 dma_current_ptp_rxdesc++;
2225:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             }
2226:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         } else {
2227:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             dma_current_rxdesc = (enet_descriptors_struct *)(dma_current_rxdesc->buffer2_next_desc_
2228:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         }
2229:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
2230:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     } else {
2231:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* ring mode */
2232:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         if((uint32_t)RESET != (dma_current_rxdesc->control_buffer_size & ENET_RDES1_RERM)) {
2233:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             /* if is the last descriptor in table, the next descriptor is the table header */
2234:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             dma_current_rxdesc = (enet_descriptors_struct *)(ENET_DMA_RDTADDR);
2235:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             if(NULL != dma_current_ptp_rxdesc) {
2236:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 dma_current_ptp_rxdesc = (enet_descriptors_struct *)(dma_current_ptp_rxdesc->status
2237:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             }
2238:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         } else {
2239:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             /* the next descriptor is the current address, add the descriptor size, and descriptor 
2240:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             dma_current_rxdesc = (enet_descriptors_struct *)(uint32_t)((uint32_t)dma_current_rxdesc
2241:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             if(NULL != dma_current_ptp_rxdesc) {
2242:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 dma_current_ptp_rxdesc++;
2243:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             }
2244:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         }
2245:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
2246:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
2247:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
2248:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** /*!
2249:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \brief    enable DMA feature
2250:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[in]  feature: the feature of DMA mode
2251:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 one or more parameters can be selected which are shown as below
2252:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_NO_FLUSH_RXFRAME: RxDMA does not flushes frames function
2253:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_SECONDFRAME_OPT: TxDMA controller operate on second frame function
2254:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[out] none
ARM GAS  /tmp/ccWDJs20.s 			page 41


2255:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \retval     none
2256:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** */
2257:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** void enet_dma_feature_enable(uint32_t feature)
2258:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** {
2259:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ENET_DMA_CTL |= feature;
2260:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
2261:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
2262:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** /*!
2263:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \brief    disable DMA feature
2264:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[in]  feature: the feature of DMA mode
2265:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 one or more parameters can be selected which are shown as below
2266:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_NO_FLUSH_RXFRAME: RxDMA does not flushes frames function
2267:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_SECONDFRAME_OPT: TxDMA controller operate on second frame function
2268:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[out] none
2269:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \retval     none
2270:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** */
2271:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** void enet_dma_feature_disable(uint32_t feature)
2272:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** {
2273:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ENET_DMA_CTL &= ~feature;
2274:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
2275:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
2276:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** #ifdef SELECT_DESCRIPTORS_ENHANCED_MODE
2277:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** /*!
2278:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \brief    get the bit of extended status flag in ENET DMA descriptor
2279:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[in]  desc: the descriptor pointer which users want to get the extended status flag
2280:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[in]  desc_status: the extended status want to get
2281:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
2282:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_RDES4_IPPLDT: IP frame payload type
2283:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_RDES4_IPHERR: IP frame header error
2284:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_RDES4_IPPLDERR: IP frame payload error
2285:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_RDES4_IPCKSB: IP frame checksum bypassed
2286:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_RDES4_IPF4: IP frame in version 4
2287:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_RDES4_IPF6: IP frame in version 6
2288:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_RDES4_PTPMT: PTP message type
2289:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_RDES4_PTPOEF: PTP on ethernet frame
2290:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_RDES4_PTPVF: PTP version format
2291:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[out] none
2292:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \retval     value of extended status
2293:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** */
2294:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** uint32_t enet_rx_desc_enhanced_status_get(enet_descriptors_struct *desc, uint32_t desc_status)
2295:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** {
2296:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     uint32_t reval = 0xFFFFFFFFU;
2297:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
2298:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     switch(desc_status) {
2299:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     case ENET_RDES4_IPPLDT:
2300:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         reval = GET_RDES4_IPPLDT(desc->extended_status);
2301:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         break;
2302:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     case ENET_RDES4_PTPMT:
2303:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         reval = GET_RDES4_PTPMT(desc->extended_status);
2304:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         break;
2305:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     default:
2306:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         if((uint32_t)RESET != (desc->extended_status & desc_status)) {
2307:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             reval = 1U;
2308:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         } else {
2309:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             reval = 0U;
2310:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         }
2311:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
ARM GAS  /tmp/ccWDJs20.s 			page 42


2312:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
2313:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     return reval;
2314:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
2315:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
2316:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** /*!
2317:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \brief    configure descriptor to work in enhanced mode
2318:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[in]  none
2319:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[out] none
2320:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \retval     none
2321:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** */
2322:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** void enet_desc_select_enhanced_mode(void)
2323:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** {
2324:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ENET_DMA_BCTL |= ENET_DMA_BCTL_DFM;
2325:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
2326:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
2327:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** /*!
2328:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \brief    initialize the DMA Tx/Rx descriptors's parameters in enhanced chain mode with ptp fun
2329:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[in]  direction: the descriptors which users want to init, refer to enet_dmadirection_enu
2330:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
2331:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_TX: DMA Tx descriptors
2332:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_RX: DMA Rx descriptors
2333:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[out] none
2334:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \retval     none
2335:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** */
2336:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** void enet_ptp_enhanced_descriptors_chain_init(enet_dmadirection_enum direction)
2337:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** {
2338:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     uint32_t num = 0U, count = 0U, maxsize = 0U;
2339:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     uint32_t desc_status = 0U, desc_bufsize = 0U;
2340:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     enet_descriptors_struct *desc, *desc_tab;
2341:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     uint8_t *buf;
2342:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
2343:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* if want to initialize DMA Tx descriptors */
2344:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     if(ENET_DMA_TX == direction) {
2345:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* save a copy of the DMA Tx descriptors */
2346:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         desc_tab = txdesc_tab;
2347:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         buf = &tx_buff[0][0];
2348:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         count = ENET_TXBUF_NUM;
2349:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         maxsize = ENET_TXBUF_SIZE;
2350:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
2351:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* select chain mode, and enable transmit timestamp function */
2352:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         desc_status = ENET_TDES0_TCHM | ENET_TDES0_TTSEN;
2353:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
2354:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* configure DMA Tx descriptor table address register */
2355:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         ENET_DMA_TDTADDR = (uint32_t)desc_tab;
2356:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         dma_current_txdesc = desc_tab;
2357:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     } else {
2358:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* if want to initialize DMA Rx descriptors */
2359:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* save a copy of the DMA Rx descriptors */
2360:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         desc_tab = rxdesc_tab;
2361:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         buf = &rx_buff[0][0];
2362:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         count = ENET_RXBUF_NUM;
2363:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         maxsize = ENET_RXBUF_SIZE;
2364:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
2365:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* enable receiving */
2366:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         desc_status = ENET_RDES0_DAV;
2367:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* select receive chained mode and set buffer1 size */
2368:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         desc_bufsize = ENET_RDES1_RCHM | (uint32_t)ENET_RXBUF_SIZE;
ARM GAS  /tmp/ccWDJs20.s 			page 43


2369:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
2370:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* configure DMA Rx descriptor table address register */
2371:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         ENET_DMA_RDTADDR = (uint32_t)desc_tab;
2372:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         dma_current_rxdesc = desc_tab;
2373:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
2374:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
2375:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* configuration each descriptor */
2376:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     for(num = 0U; num < count; num++) {
2377:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
2378:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         desc = desc_tab + num;
2379:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
2380:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* configure descriptors */
2381:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         desc->status = desc_status;
2382:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         desc->control_buffer_size = desc_bufsize;
2383:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         desc->buffer1_addr = (uint32_t)(&buf[num * maxsize]);
2384:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
2385:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* if is not the last descriptor */
2386:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         if(num < (count - 1U)) {
2387:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             /* configure the next descriptor address */
2388:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             desc->buffer2_next_desc_addr = (uint32_t)(desc_tab + num + 1U);
2389:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         } else {
2390:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             /* when it is the last descriptor, the next descriptor address
2391:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             equals to first descriptor address in descriptor table */
2392:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             desc->buffer2_next_desc_addr = (uint32_t)desc_tab;
2393:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         }
2394:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
2395:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
2396:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
2397:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** /*!
2398:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \brief    initialize the DMA Tx/Rx descriptors's parameters in enhanced ring mode with ptp func
2399:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[in]  direction: the descriptors which users want to init, refer to enet_dmadirection_enu
2400:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
2401:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_TX: DMA Tx descriptors
2402:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_RX: DMA Rx descriptors
2403:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[out] none
2404:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \retval     none
2405:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** */
2406:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** void enet_ptp_enhanced_descriptors_ring_init(enet_dmadirection_enum direction)
2407:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** {
2408:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     uint32_t num = 0U, count = 0U, maxsize = 0U;
2409:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     uint32_t desc_status = 0U, desc_bufsize = 0U;
2410:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     enet_descriptors_struct *desc;
2411:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     enet_descriptors_struct *desc_tab;
2412:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     uint8_t *buf;
2413:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
2414:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* configure descriptor skip length */
2415:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ENET_DMA_BCTL &= ~ENET_DMA_BCTL_DPSL;
2416:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ENET_DMA_BCTL |= DMA_BCTL_DPSL(0);
2417:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
2418:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* if want to initialize DMA Tx descriptors */
2419:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     if(ENET_DMA_TX == direction) {
2420:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* save a copy of the DMA Tx descriptors */
2421:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         desc_tab = txdesc_tab;
2422:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         buf = &tx_buff[0][0];
2423:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         count = ENET_TXBUF_NUM;
2424:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         maxsize = ENET_TXBUF_SIZE;
2425:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
ARM GAS  /tmp/ccWDJs20.s 			page 44


2426:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* select ring mode, and enable transmit timestamp function */
2427:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         desc_status = ENET_TDES0_TTSEN;
2428:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
2429:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* configure DMA Tx descriptor table address register */
2430:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         ENET_DMA_TDTADDR = (uint32_t)desc_tab;
2431:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         dma_current_txdesc = desc_tab;
2432:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     } else {
2433:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* if want to initialize DMA Rx descriptors */
2434:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* save a copy of the DMA Rx descriptors */
2435:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         desc_tab = rxdesc_tab;
2436:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         buf = &rx_buff[0][0];
2437:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         count = ENET_RXBUF_NUM;
2438:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         maxsize = ENET_RXBUF_SIZE;
2439:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
2440:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* enable receiving */
2441:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         desc_status = ENET_RDES0_DAV;
2442:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* set buffer1 size */
2443:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         desc_bufsize = ENET_RXBUF_SIZE;
2444:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
2445:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* configure DMA Rx descriptor table address register */
2446:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         ENET_DMA_RDTADDR = (uint32_t)desc_tab;
2447:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         dma_current_rxdesc = desc_tab;
2448:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
2449:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
2450:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* configure each descriptor */
2451:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     for(num = 0U; num < count; num++) {
2452:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
2453:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         desc = desc_tab + num;
2454:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
2455:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* configure descriptors */
2456:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         desc->status = desc_status;
2457:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         desc->control_buffer_size = desc_bufsize;
2458:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         desc->buffer1_addr = (uint32_t)(&buf[num * maxsize]);
2459:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
2460:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* when it is the last descriptor */
2461:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         if(num == (count - 1U)) {
2462:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             if(ENET_DMA_TX == direction) {
2463:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 /* configure transmit end of ring mode */
2464:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 desc->status |= ENET_TDES0_TERM;
2465:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             } else {
2466:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 /* configure receive end of ring mode */
2467:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 desc->control_buffer_size |= ENET_RDES1_RERM;
2468:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             }
2469:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         }
2470:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
2471:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
2472:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
2473:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** /*!
2474:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \brief    receive a packet data with timestamp values to application buffer, when the DMA is in
2475:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[in]  bufsize: the size of buffer which is the parameter in function
2476:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[out] buffer: pointer to the application buffer
2477:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 note -- if the input is NULL, user should copy data in application by himself
2478:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[out] timestamp: pointer to the table which stores the timestamp high and low
2479:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 note -- if the input is NULL, timestamp is ignored
2480:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \retval     ErrStatus: SUCCESS or ERROR
2481:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** */
2482:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** ErrStatus enet_ptpframe_receive_enhanced_mode(uint8_t *buffer, uint32_t bufsize, uint32_t timestamp
ARM GAS  /tmp/ccWDJs20.s 			page 45


2483:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** {
2484:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     uint32_t offset = 0U, size = 0U;
2485:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     uint32_t timeout = 0U;
2486:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     uint32_t rdes0_tsv_flag;
2487:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
2488:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* the descriptor is busy due to own by the DMA */
2489:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     if((uint32_t)RESET != (dma_current_rxdesc->status & ENET_RDES0_DAV)) {
2490:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         return ERROR;
2491:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
2492:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
2493:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* if buffer pointer is null, indicates that users has copied data in application */
2494:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     if(NULL != buffer) {
2495:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* if no error occurs, and the frame uses only one descriptor */
2496:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         if(((uint32_t)RESET == (dma_current_rxdesc->status & ENET_RDES0_ERRS)) &&
2497:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 ((uint32_t)RESET != (dma_current_rxdesc->status & ENET_RDES0_LDES)) &&
2498:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 ((uint32_t)RESET != (dma_current_rxdesc->status & ENET_RDES0_FDES))) {
2499:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             /* get the frame length except CRC */
2500:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             size = GET_RDES0_FRML(dma_current_rxdesc->status) - 4U;
2501:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
2502:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             /* if is a type frame, and CRC is not included in forwarding frame */
2503:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             if((RESET != (ENET_MAC_CFG & ENET_MAC_CFG_TFCD)) && (RESET != (dma_current_rxdesc->stat
2504:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 size = size + 4U;
2505:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             }
2506:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
2507:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             /* to avoid situation that the frame size exceeds the buffer length */
2508:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             if(size > bufsize) {
2509:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 return ERROR;
2510:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             }
2511:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
2512:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             /* copy data from Rx buffer to application buffer */
2513:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             for(offset = 0; offset < size; offset++) {
2514:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 (*(buffer + offset)) = (*(__IO uint8_t *)((dma_current_rxdesc->buffer1_addr) + offs
2515:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             }
2516:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         } else {
2517:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             return ERROR;
2518:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         }
2519:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
2520:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
2521:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* if timestamp pointer is null, indicates that users don't care timestamp in application */
2522:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     if(NULL != timestamp) {
2523:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* wait for ENET_RDES0_TSV flag to be set, the timestamp value is taken and
2524:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         write to the RDES6 and RDES7 */
2525:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         do {
2526:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             rdes0_tsv_flag = (dma_current_rxdesc->status & ENET_RDES0_TSV);
2527:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             timeout++;
2528:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         } while((RESET == rdes0_tsv_flag) && (timeout < ENET_DELAY_TO));
2529:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
2530:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* return ERROR due to timeout */
2531:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         if(ENET_DELAY_TO == timeout) {
2532:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             return ERROR;
2533:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         }
2534:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
2535:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* clear the ENET_RDES0_TSV flag */
2536:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         dma_current_rxdesc->status &= ~ENET_RDES0_TSV;
2537:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* get the timestamp value of the received frame */
2538:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         timestamp[0] = dma_current_rxdesc->timestamp_low;
2539:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         timestamp[1] = dma_current_rxdesc->timestamp_high;
ARM GAS  /tmp/ccWDJs20.s 			page 46


2540:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
2541:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
2542:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* enable reception, descriptor is owned by DMA */
2543:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     dma_current_rxdesc->status = ENET_RDES0_DAV;
2544:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
2545:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* check Rx buffer unavailable flag status */
2546:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     if((uint32_t)RESET != (ENET_DMA_STAT & ENET_DMA_STAT_RBU)) {
2547:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* Clear RBU flag */
2548:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         ENET_DMA_STAT = ENET_DMA_STAT_RBU;
2549:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* resume DMA reception by writing to the RPEN register*/
2550:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         ENET_DMA_RPEN = 0;
2551:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
2552:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
2553:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* update the current RxDMA descriptor pointer to the next decriptor in RxDMA decriptor table *
2554:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* chained mode */
2555:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     if((uint32_t)RESET != (dma_current_rxdesc->control_buffer_size & ENET_RDES1_RCHM)) {
2556:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         dma_current_rxdesc = (enet_descriptors_struct *)(dma_current_rxdesc->buffer2_next_desc_addr
2557:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     } else {
2558:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* ring mode */
2559:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         if((uint32_t)RESET != (dma_current_rxdesc->control_buffer_size & ENET_RDES1_RERM)) {
2560:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             /* if is the last descriptor in table, the next descriptor is the table header */
2561:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             dma_current_rxdesc = (enet_descriptors_struct *)(ENET_DMA_RDTADDR);
2562:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         } else {
2563:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             /* the next descriptor is the current address, add the descriptor size, and descriptor 
2564:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             dma_current_rxdesc = (enet_descriptors_struct *)((uint32_t)dma_current_rxdesc + ETH_DMA
2565:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         }
2566:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
2567:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
2568:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     return SUCCESS;
2569:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
2570:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
2571:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** /*!
2572:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \brief    send data with timestamp values in application buffer as a transmit packet, when the 
2573:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[in]  buffer: pointer on the application buffer
2574:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 note -- if the input is NULL, user should copy data in application by himself
2575:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[in]  length: the length of frame data to be transmitted
2576:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[out] timestamp: pointer to the table which stores the timestamp high and low
2577:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 note -- if the input is NULL, timestamp is ignored
2578:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \retval     ErrStatus: SUCCESS or ERROR
2579:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** */
2580:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** ErrStatus enet_ptpframe_transmit_enhanced_mode(uint8_t *buffer, uint32_t length, uint32_t timestamp
2581:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** {
2582:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     uint32_t offset = 0;
2583:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     uint32_t dma_tbu_flag, dma_tu_flag;
2584:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     uint32_t tdes0_ttmss_flag;
2585:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     uint32_t timeout = 0;
2586:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
2587:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* the descriptor is busy due to own by the DMA */
2588:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     if((uint32_t)RESET != (dma_current_txdesc->status & ENET_TDES0_DAV)) {
2589:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         return ERROR;
2590:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
2591:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
2592:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* only frame length no more than ENET_MAX_FRAME_SIZE is allowed */
2593:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     if(length > ENET_MAX_FRAME_SIZE) {
2594:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         return ERROR;
2595:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
2596:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
ARM GAS  /tmp/ccWDJs20.s 			page 47


2597:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* if buffer pointer is null, indicates that users has handled data in application */
2598:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     if(NULL != buffer) {
2599:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* copy frame data from application buffer to Tx buffer */
2600:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         for(offset = 0; offset < length; offset++) {
2601:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             (*(__IO uint8_t *)((dma_current_txdesc->buffer1_addr) + offset)) = (*(buffer + offset))
2602:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         }
2603:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
2604:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* set the frame length */
2605:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     dma_current_txdesc->control_buffer_size = length;
2606:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* set the segment of frame, frame is transmitted in one descriptor */
2607:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     dma_current_txdesc->status |= ENET_TDES0_LSG | ENET_TDES0_FSG;
2608:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* enable the DMA transmission */
2609:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     dma_current_txdesc->status |= ENET_TDES0_DAV;
2610:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
2611:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* check Tx buffer unavailable flag status */
2612:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     dma_tbu_flag = (ENET_DMA_STAT & ENET_DMA_STAT_TBU);
2613:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     dma_tu_flag = (ENET_DMA_STAT & ENET_DMA_STAT_TU);
2614:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
2615:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     if((RESET != dma_tbu_flag) || (RESET != dma_tu_flag)) {
2616:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* Clear TBU and TU flag */
2617:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         ENET_DMA_STAT = (dma_tbu_flag | dma_tu_flag);
2618:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* resume DMA transmission by writing to the TPEN register*/
2619:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         ENET_DMA_TPEN = 0;
2620:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
2621:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
2622:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* if timestamp pointer is null, indicates that users don't care timestamp in application */
2623:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     if(NULL != timestamp) {
2624:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* wait for ENET_TDES0_TTMSS flag to be set, a timestamp was captured */
2625:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         do {
2626:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             tdes0_ttmss_flag = (dma_current_txdesc->status & ENET_TDES0_TTMSS);
2627:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             timeout++;
2628:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         } while((RESET == tdes0_ttmss_flag) && (timeout < ENET_DELAY_TO));
2629:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
2630:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* return ERROR due to timeout */
2631:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         if(ENET_DELAY_TO == timeout) {
2632:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             return ERROR;
2633:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         }
2634:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
2635:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* clear the ENET_TDES0_TTMSS flag */
2636:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         dma_current_txdesc->status &= ~ENET_TDES0_TTMSS;
2637:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* get the timestamp value of the transmit frame */
2638:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         timestamp[0] = dma_current_txdesc->timestamp_low;
2639:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         timestamp[1] = dma_current_txdesc->timestamp_high;
2640:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
2641:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
2642:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* update the current TxDMA descriptor pointer to the next decriptor in TxDMA decriptor table*/
2643:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* chained mode */
2644:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     if((uint32_t)RESET != (dma_current_txdesc->status & ENET_TDES0_TCHM)) {
2645:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         dma_current_txdesc = (enet_descriptors_struct *)(dma_current_txdesc->buffer2_next_desc_addr
2646:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     } else {
2647:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* ring mode */
2648:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         if((uint32_t)RESET != (dma_current_txdesc->status & ENET_TDES0_TERM)) {
2649:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             /* if is the last descriptor in table, the next descriptor is the table header */
2650:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             dma_current_txdesc = (enet_descriptors_struct *)(ENET_DMA_TDTADDR);
2651:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         } else {
2652:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             /* the next descriptor is the current address, add the descriptor size, and descriptor 
2653:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             dma_current_txdesc = (enet_descriptors_struct *)((uint32_t)dma_current_txdesc + ETH_DMA
ARM GAS  /tmp/ccWDJs20.s 			page 48


2654:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         }
2655:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
2656:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
2657:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     return SUCCESS;
2658:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
2659:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
2660:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** #else
2661:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
2662:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** /*!
2663:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \brief    configure descriptor to work in normal mode
2664:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[in]  none
2665:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[out] none
2666:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \retval     none
2667:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** */
2668:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** void enet_desc_select_normal_mode(void)
2669:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** {
2670:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ENET_DMA_BCTL &= ~ENET_DMA_BCTL_DFM;
2671:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
2672:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
2673:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** /*!
2674:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \brief    initialize the DMA Tx/Rx descriptors's parameters in normal chain mode with PTP funct
2675:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[in]  direction: the descriptors which users want to init, refer to enet_dmadirection_enu
2676:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
2677:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_TX: DMA Tx descriptors
2678:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_RX: DMA Rx descriptors
2679:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[in]  desc_ptptab: pointer to the first descriptor address of PTP Rx descriptor table
2680:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[out] none
2681:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \retval     none
2682:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** */
2683:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** void enet_ptp_normal_descriptors_chain_init(enet_dmadirection_enum direction, enet_descriptors_stru
2684:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** {
2685:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     uint32_t num = 0U, count = 0U, maxsize = 0U;
2686:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     uint32_t desc_status = 0U, desc_bufsize = 0U;
2687:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     enet_descriptors_struct *desc, *desc_tab;
2688:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     uint8_t *buf;
2689:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
2690:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* if want to initialize DMA Tx descriptors */
2691:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     if(ENET_DMA_TX == direction) {
2692:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* save a copy of the DMA Tx descriptors */
2693:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         desc_tab = txdesc_tab;
2694:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         buf = &tx_buff[0][0];
2695:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         count = ENET_TXBUF_NUM;
2696:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         maxsize = ENET_TXBUF_SIZE;
2697:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
2698:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* select chain mode, and enable transmit timestamp function */
2699:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         desc_status = ENET_TDES0_TCHM | ENET_TDES0_TTSEN;
2700:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
2701:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* configure DMA Tx descriptor table address register */
2702:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         ENET_DMA_TDTADDR = (uint32_t)desc_tab;
2703:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         dma_current_txdesc = desc_tab;
2704:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         dma_current_ptp_txdesc = desc_ptptab;
2705:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     } else {
2706:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* if want to initialize DMA Rx descriptors */
2707:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* save a copy of the DMA Rx descriptors */
2708:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         desc_tab = rxdesc_tab;
2709:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         buf = &rx_buff[0][0];
2710:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         count = ENET_RXBUF_NUM;
ARM GAS  /tmp/ccWDJs20.s 			page 49


2711:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         maxsize = ENET_RXBUF_SIZE;
2712:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
2713:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* enable receiving */
2714:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         desc_status = ENET_RDES0_DAV;
2715:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* select receive chained mode and set buffer1 size */
2716:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         desc_bufsize = ENET_RDES1_RCHM | (uint32_t)ENET_RXBUF_SIZE;
2717:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
2718:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* configure DMA Rx descriptor table address register */
2719:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         ENET_DMA_RDTADDR = (uint32_t)desc_tab;
2720:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         dma_current_rxdesc = desc_tab;
2721:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         dma_current_ptp_rxdesc = desc_ptptab;
2722:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
2723:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
2724:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* configure each descriptor */
2725:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     for(num = 0U; num < count; num++) {
2726:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
2727:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         desc = desc_tab + num;
2728:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
2729:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* configure descriptors */
2730:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         desc->status = desc_status;
2731:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         desc->control_buffer_size = desc_bufsize;
2732:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         desc->buffer1_addr = (uint32_t)(&buf[num * maxsize]);
2733:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
2734:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* if is not the last descriptor */
2735:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         if(num < (count - 1U)) {
2736:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             /* configure the next descriptor address */
2737:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             desc->buffer2_next_desc_addr = (uint32_t)(desc_tab + num + 1U);
2738:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         } else {
2739:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             /* when it is the last descriptor, the next descriptor address
2740:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             equals to first descriptor address in descriptor table */
2741:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             desc->buffer2_next_desc_addr = (uint32_t)desc_tab;
2742:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         }
2743:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* set desc_ptptab equal to desc_tab */
2744:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         (&desc_ptptab[num])->buffer1_addr = desc->buffer1_addr;
2745:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         (&desc_ptptab[num])->buffer2_next_desc_addr = desc->buffer2_next_desc_addr;
2746:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
2747:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* when it is the last ptp descriptor, preserve the first descriptor
2748:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     address of desc_ptptab in ptp descriptor status */
2749:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     (&desc_ptptab[num - 1U])->status = (uint32_t)desc_ptptab;
2750:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
2751:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
2752:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** /*!
2753:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \brief    initialize the DMA Tx/Rx descriptors's parameters in normal ring mode with PTP functi
2754:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[in]  direction: the descriptors which users want to init, refer to enet_dmadirection_enu
2755:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
2756:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_TX: DMA Tx descriptors
2757:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_DMA_RX: DMA Rx descriptors
2758:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[in]  desc_ptptab: pointer to the first descriptor address of PTP Rx descriptor table
2759:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[out] none
2760:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \retval     none
2761:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** */
2762:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** void enet_ptp_normal_descriptors_ring_init(enet_dmadirection_enum direction, enet_descriptors_struc
2763:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** {
2764:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     uint32_t num = 0U, count = 0U, maxsize = 0U;
2765:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     uint32_t desc_status = 0U, desc_bufsize = 0U;
2766:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     enet_descriptors_struct *desc, *desc_tab;
2767:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     uint8_t *buf;
ARM GAS  /tmp/ccWDJs20.s 			page 50


2768:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
2769:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* configure descriptor skip length */
2770:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ENET_DMA_BCTL &= ~ENET_DMA_BCTL_DPSL;
2771:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ENET_DMA_BCTL |= DMA_BCTL_DPSL(0);
2772:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
2773:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* if want to initialize DMA Tx descriptors */
2774:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     if(ENET_DMA_TX == direction) {
2775:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* save a copy of the DMA Tx descriptors */
2776:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         desc_tab = txdesc_tab;
2777:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         buf = &tx_buff[0][0];
2778:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         count = ENET_TXBUF_NUM;
2779:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         maxsize = ENET_TXBUF_SIZE;
2780:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
2781:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* select ring mode, and enable transmit timestamp function */
2782:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         desc_status = ENET_TDES0_TTSEN;
2783:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
2784:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* configure DMA Tx descriptor table address register */
2785:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         ENET_DMA_TDTADDR = (uint32_t)desc_tab;
2786:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         dma_current_txdesc = desc_tab;
2787:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         dma_current_ptp_txdesc = desc_ptptab;
2788:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     } else {
2789:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* if want to initialize DMA Rx descriptors */
2790:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* save a copy of the DMA Rx descriptors */
2791:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         desc_tab = rxdesc_tab;
2792:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         buf = &rx_buff[0][0];
2793:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         count = ENET_RXBUF_NUM;
2794:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         maxsize = ENET_RXBUF_SIZE;
2795:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
2796:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* enable receiving */
2797:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         desc_status = ENET_RDES0_DAV;
2798:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* select receive ring mode and set buffer1 size */
2799:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         desc_bufsize = (uint32_t)ENET_RXBUF_SIZE;
2800:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
2801:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* configure DMA Rx descriptor table address register */
2802:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         ENET_DMA_RDTADDR = (uint32_t)desc_tab;
2803:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         dma_current_rxdesc = desc_tab;
2804:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         dma_current_ptp_rxdesc = desc_ptptab;
2805:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
2806:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
2807:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* configure each descriptor */
2808:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     for(num = 0U; num < count; num++) {
2809:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
2810:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         desc = desc_tab + num;
2811:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
2812:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* configure descriptors */
2813:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         desc->status = desc_status;
2814:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         desc->control_buffer_size = desc_bufsize;
2815:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         desc->buffer1_addr = (uint32_t)(&buf[num * maxsize]);
2816:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
2817:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* when it is the last descriptor */
2818:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         if(num == (count - 1U)) {
2819:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             if(ENET_DMA_TX == direction) {
2820:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 /* configure transmit end of ring mode */
2821:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 desc->status |= ENET_TDES0_TERM;
2822:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             } else {
2823:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 /* configure receive end of ring mode */
2824:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 desc->control_buffer_size |= ENET_RDES1_RERM;
ARM GAS  /tmp/ccWDJs20.s 			page 51


2825:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             }
2826:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         }
2827:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* set desc_ptptab equal to desc_tab */
2828:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         (&desc_ptptab[num])->buffer1_addr = desc->buffer1_addr;
2829:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         (&desc_ptptab[num])->buffer2_next_desc_addr = desc->buffer2_next_desc_addr;
2830:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
2831:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* when it is the last ptp descriptor, preserve the first descriptor
2832:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     address of desc_ptptab in ptp descriptor status */
2833:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     (&desc_ptptab[num - 1U])->status = (uint32_t)desc_ptptab;
2834:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
2835:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
2836:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** /*!
2837:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \brief    receive a packet data with timestamp values to application buffer, when the DMA is in
2838:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[in]  bufsize: the size of buffer which is the parameter in function
2839:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[out] buffer: pointer to the application buffer
2840:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 note -- if the input is NULL, user should copy data in application by himself
2841:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[out] timestamp: pointer to the table which stores the timestamp high and low
2842:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \retval     ErrStatus: SUCCESS or ERROR
2843:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** */
2844:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** ErrStatus enet_ptpframe_receive_normal_mode(uint8_t *buffer, uint32_t bufsize, uint32_t timestamp[]
2845:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** {
2846:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     uint32_t offset = 0U, size = 0U;
2847:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
2848:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* the descriptor is busy due to own by the DMA */
2849:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     if((uint32_t)RESET != (dma_current_rxdesc->status & ENET_RDES0_DAV)) {
2850:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         return ERROR;
2851:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
2852:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
2853:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* if buffer pointer is null, indicates that users has copied data in application */
2854:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     if(NULL != buffer) {
2855:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* if no error occurs, and the frame uses only one descriptor */
2856:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         if(((uint32_t)RESET == (dma_current_rxdesc->status & ENET_RDES0_ERRS)) &&
2857:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 ((uint32_t)RESET != (dma_current_rxdesc->status & ENET_RDES0_LDES)) &&
2858:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 ((uint32_t)RESET != (dma_current_rxdesc->status & ENET_RDES0_FDES))) {
2859:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
2860:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             /* get the frame length except CRC */
2861:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             size = GET_RDES0_FRML(dma_current_rxdesc->status) - 4U;
2862:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             /* if is a type frame, and CRC is not included in forwarding frame */
2863:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             if((RESET != (ENET_MAC_CFG & ENET_MAC_CFG_TFCD)) && (RESET != (dma_current_rxdesc->stat
2864:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 size = size + 4U;
2865:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             }
2866:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
2867:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             /* to avoid situation that the frame size exceeds the buffer length */
2868:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             if(size > bufsize) {
2869:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 return ERROR;
2870:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             }
2871:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
2872:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             /* copy data from Rx buffer to application buffer */
2873:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             for(offset = 0U; offset < size; offset++) {
2874:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 (*(buffer + offset)) = (*(__IO uint8_t *)(uint32_t)((dma_current_ptp_rxdesc->buffer
2875:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             }
2876:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
2877:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         } else {
2878:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             return ERROR;
2879:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         }
2880:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
2881:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* copy timestamp value from Rx descriptor to application array */
ARM GAS  /tmp/ccWDJs20.s 			page 52


2882:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     timestamp[0] = dma_current_rxdesc->buffer1_addr;
2883:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     timestamp[1] = dma_current_rxdesc->buffer2_next_desc_addr;
2884:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
2885:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     dma_current_rxdesc->buffer1_addr = dma_current_ptp_rxdesc ->buffer1_addr ;
2886:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     dma_current_rxdesc->buffer2_next_desc_addr = dma_current_ptp_rxdesc ->buffer2_next_desc_addr;
2887:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
2888:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* enable reception, descriptor is owned by DMA */
2889:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     dma_current_rxdesc->status = ENET_RDES0_DAV;
2890:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
2891:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* check Rx buffer unavailable flag status */
2892:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     if((uint32_t)RESET != (ENET_DMA_STAT & ENET_DMA_STAT_RBU)) {
2893:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* clear RBU flag */
2894:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         ENET_DMA_STAT = ENET_DMA_STAT_RBU;
2895:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* resume DMA reception by writing to the RPEN register*/
2896:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         ENET_DMA_RPEN = 0U;
2897:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
2898:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
2899:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
2900:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* update the current RxDMA descriptor pointer to the next decriptor in RxDMA decriptor table *
2901:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* chained mode */
2902:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     if((uint32_t)RESET != (dma_current_rxdesc->control_buffer_size & ENET_RDES1_RCHM)) {
2903:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         dma_current_rxdesc = (enet_descriptors_struct *)(dma_current_ptp_rxdesc->buffer2_next_desc_
2904:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* if it is the last ptp descriptor */
2905:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         if(0U != dma_current_ptp_rxdesc->status) {
2906:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             /* pointer back to the first ptp descriptor address in the desc_ptptab list address */
2907:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             dma_current_ptp_rxdesc = (enet_descriptors_struct *)(dma_current_ptp_rxdesc->status);
2908:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         } else {
2909:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             /* ponter to the next ptp descriptor */
2910:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             dma_current_ptp_rxdesc++;
2911:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         }
2912:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     } else {
2913:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* ring mode */
2914:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         if((uint32_t)RESET != (dma_current_rxdesc->control_buffer_size & ENET_RDES1_RERM)) {
2915:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             /* if is the last descriptor in table, the next descriptor is the table header */
2916:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             dma_current_rxdesc = (enet_descriptors_struct *)(ENET_DMA_RDTADDR);
2917:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             /* RDES2 and RDES3 will not be covered by buffer address, so do not need to preserve a 
2918:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             use the same table with RxDMA descriptor */
2919:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             dma_current_ptp_rxdesc = (enet_descriptors_struct *)(dma_current_ptp_rxdesc->status);
2920:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         } else {
2921:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             /* the next descriptor is the current address, add the descriptor size, and descriptor 
2922:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             dma_current_rxdesc = (enet_descriptors_struct *)(uint32_t)((uint32_t)dma_current_rxdesc
2923:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             dma_current_ptp_rxdesc ++;
2924:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         }
2925:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
2926:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
2927:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     return SUCCESS;
2928:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
2929:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
2930:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** /*!
2931:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \brief    send data with timestamp values in application buffer as a transmit packet, when the 
2932:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[in]  buffer: pointer on the application buffer
2933:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 note -- if the input is NULL, user should copy data in application by himself
2934:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[in]  length: the length of frame data to be transmitted
2935:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[out] timestamp: pointer to the table which stores the timestamp high and low
2936:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 note -- if the input is NULL, timestamp is ignored
2937:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \retval     ErrStatus: SUCCESS or ERROR
2938:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** */
ARM GAS  /tmp/ccWDJs20.s 			page 53


2939:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** ErrStatus enet_ptpframe_transmit_normal_mode(uint8_t *buffer, uint32_t length, uint32_t timestamp[]
2940:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** {
2941:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     uint32_t offset = 0U, timeout = 0U;
2942:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     uint32_t dma_tbu_flag, dma_tu_flag, tdes0_ttmss_flag;
2943:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
2944:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* the descriptor is busy due to own by the DMA */
2945:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     if((uint32_t)RESET != (dma_current_txdesc->status & ENET_TDES0_DAV)) {
2946:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         return ERROR;
2947:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
2948:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
2949:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* only frame length no more than ENET_MAX_FRAME_SIZE is allowed */
2950:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     if(length > ENET_MAX_FRAME_SIZE) {
2951:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         return ERROR;
2952:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
2953:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
2954:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* if buffer pointer is null, indicates that users has handled data in application */
2955:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     if(NULL != buffer) {
2956:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* copy frame data from application buffer to Tx buffer */
2957:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         for(offset = 0U; offset < length; offset++) {
2958:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             (*(__IO uint8_t *)(uint32_t)((dma_current_ptp_txdesc->buffer1_addr) + offset)) = (*(buf
2959:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         }
2960:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
2961:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* set the frame length */
2962:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     dma_current_txdesc->control_buffer_size = (length & (uint32_t)0x1FFF);
2963:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* set the segment of frame, frame is transmitted in one descriptor */
2964:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     dma_current_txdesc->status |= ENET_TDES0_LSG | ENET_TDES0_FSG;
2965:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* enable the DMA transmission */
2966:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     dma_current_txdesc->status |= ENET_TDES0_DAV;
2967:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
2968:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* check Tx buffer unavailable flag status */
2969:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     dma_tbu_flag = (ENET_DMA_STAT & ENET_DMA_STAT_TBU);
2970:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     dma_tu_flag = (ENET_DMA_STAT & ENET_DMA_STAT_TU);
2971:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
2972:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     if((RESET != dma_tbu_flag) || (RESET != dma_tu_flag)) {
2973:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* clear TBU and TU flag */
2974:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         ENET_DMA_STAT = (dma_tbu_flag | dma_tu_flag);
2975:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* resume DMA transmission by writing to the TPEN register*/
2976:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         ENET_DMA_TPEN = 0U;
2977:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
2978:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
2979:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* if timestamp pointer is null, indicates that users don't care timestamp in application */
2980:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     if(NULL != timestamp) {
2981:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* wait for ENET_TDES0_TTMSS flag to be set, a timestamp was captured */
2982:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         do {
2983:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             tdes0_ttmss_flag = (dma_current_txdesc->status & ENET_TDES0_TTMSS);
2984:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             timeout++;
2985:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         } while((RESET == tdes0_ttmss_flag) && (timeout < ENET_DELAY_TO));
2986:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
2987:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* return ERROR due to timeout */
2988:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         if(ENET_DELAY_TO == timeout) {
2989:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             return ERROR;
2990:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         }
2991:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
2992:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* clear the ENET_TDES0_TTMSS flag */
2993:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         dma_current_txdesc->status &= ~ENET_TDES0_TTMSS;
2994:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* get the timestamp value of the transmit frame */
2995:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         timestamp[0] = dma_current_txdesc->buffer1_addr;
ARM GAS  /tmp/ccWDJs20.s 			page 54


2996:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         timestamp[1] = dma_current_txdesc->buffer2_next_desc_addr;
2997:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
2998:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     dma_current_txdesc->buffer1_addr = dma_current_ptp_txdesc ->buffer1_addr ;
2999:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     dma_current_txdesc->buffer2_next_desc_addr = dma_current_ptp_txdesc ->buffer2_next_desc_addr;
3000:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
3001:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* update the current TxDMA descriptor pointer to the next decriptor in TxDMA decriptor table *
3002:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* chained mode */
3003:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     if((uint32_t)RESET != (dma_current_txdesc->status & ENET_TDES0_TCHM)) {
3004:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         dma_current_txdesc = (enet_descriptors_struct *)(dma_current_ptp_txdesc->buffer2_next_desc_
3005:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* if it is the last ptp descriptor */
3006:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         if(0U != dma_current_ptp_txdesc->status) {
3007:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             /* pointer back to the first ptp descriptor address in the desc_ptptab list address */
3008:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             dma_current_ptp_txdesc = (enet_descriptors_struct *)(dma_current_ptp_txdesc->status);
3009:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         } else {
3010:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             /* ponter to the next ptp descriptor */
3011:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             dma_current_ptp_txdesc++;
3012:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         }
3013:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     } else {
3014:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* ring mode */
3015:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         if((uint32_t)RESET != (dma_current_txdesc->status & ENET_TDES0_TERM)) {
3016:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             /* if is the last descriptor in table, the next descriptor is the table header */
3017:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             dma_current_txdesc = (enet_descriptors_struct *)(ENET_DMA_TDTADDR);
3018:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             /* TDES2 and TDES3 will not be covered by buffer address, so do not need to preserve a 
3019:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             use the same table with TxDMA descriptor */
3020:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             dma_current_ptp_txdesc = (enet_descriptors_struct *)(dma_current_ptp_txdesc->status);
3021:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         } else {
3022:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             /* the next descriptor is the current address, add the descriptor size, and descriptor 
3023:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             dma_current_txdesc = (enet_descriptors_struct *)(uint32_t)((uint32_t)dma_current_txdesc
3024:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             dma_current_ptp_txdesc ++;
3025:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         }
3026:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
3027:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     return SUCCESS;
3028:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
3029:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
3030:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** #endif /* SELECT_DESCRIPTORS_ENHANCED_MODE */
3031:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
3032:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** /*!
3033:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \brief    wakeup frame filter register pointer reset
3034:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[in]  none
3035:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[out] none
3036:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \retval     none
3037:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** */
3038:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** void enet_wum_filter_register_pointer_reset(void)
3039:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** {
3040:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ENET_MAC_WUM |= ENET_MAC_WUM_WUFFRPR;
3041:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
3042:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
3043:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** /*!
3044:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \brief    set the remote wakeup frame registers
3045:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[in]  pdata: pointer to buffer data which is written to remote wakeup frame registers (8 
3046:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[out] none
3047:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \retval     none
3048:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** */
3049:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** void enet_wum_filter_config(uint32_t pdata[])
3050:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** {
3051:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     uint32_t num = 0U;
3052:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
ARM GAS  /tmp/ccWDJs20.s 			page 55


3053:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* configure ENET_MAC_RWFF register */
3054:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     for(num = 0U; num < ETH_WAKEUP_REGISTER_LENGTH; num++) {
3055:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         ENET_MAC_RWFF = pdata[num];
3056:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
3057:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
3058:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
3059:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** /*!
3060:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \brief    enable wakeup management features
3061:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[in]  feature: the wake up type which is selected
3062:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 one or more parameters can be selected which are shown as below
3063:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_WUM_POWER_DOWN: power down mode
3064:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_WUM_MAGIC_PACKET_FRAME: enable a wakeup event due to magic packet reception
3065:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_WUM_WAKE_UP_FRAME: enable a wakeup event due to wakeup frame reception
3066:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_WUM_GLOBAL_UNICAST: any received unicast frame passed filter is considered t
3067:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[out] none
3068:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \retval     none
3069:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** */
3070:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** void enet_wum_feature_enable(uint32_t feature)
3071:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** {
3072:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ENET_MAC_WUM |= feature;
3073:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
3074:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
3075:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** /*!
3076:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \brief    disable wakeup management features
3077:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[in]  feature: the wake up type which is selected
3078:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 one or more parameters can be selected which are shown as below
3079:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_WUM_MAGIC_PACKET_FRAME: enable a wakeup event due to magic packet reception
3080:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_WUM_WAKE_UP_FRAME: enable a wakeup event due to wakeup frame reception
3081:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_WUM_GLOBAL_UNICAST: any received unicast frame passed filter is considered t
3082:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[out] none
3083:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \retval     none
3084:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** */
3085:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** void enet_wum_feature_disable(uint32_t feature)
3086:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** {
3087:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ENET_MAC_WUM &= (~feature);
3088:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
3089:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
3090:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** /*!
3091:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \brief    reset the MAC statistics counters
3092:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[in]  none
3093:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[out] none
3094:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \retval     none
3095:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** */
3096:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** void enet_msc_counters_reset(void)
3097:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** {
3098:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* reset all counters */
3099:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ENET_MSC_CTL |= ENET_MSC_CTL_CTR;
3100:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
3101:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
3102:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** /*!
3103:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \brief    enable the MAC statistics counter features
3104:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[in]  feature: the feature of MAC statistics counter
3105:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 one or more parameters can be selected which are shown as below
3106:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_COUNTER_STOP_ROLLOVER: counter stop rollover
3107:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_RESET_ON_READ: reset on read
3108:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_COUNTERS_FREEZE: MSC counter freeze
3109:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[out] none
ARM GAS  /tmp/ccWDJs20.s 			page 56


3110:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \retval     none
3111:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** */
3112:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** void enet_msc_feature_enable(uint32_t feature)
3113:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** {
3114:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ENET_MSC_CTL |= feature;
3115:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
3116:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
3117:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** /*!
3118:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \brief    disable the MAC statistics counter features
3119:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[in]  feature: the feature of MAC statistics counter
3120:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 one or more parameters can be selected which are shown as below
3121:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_COUNTER_STOP_ROLLOVER: counter stop rollover
3122:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_RESET_ON_READ: reset on read
3123:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_COUNTERS_FREEZE: MSC counter freeze
3124:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[out] none
3125:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \retval     none
3126:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** */
3127:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** void enet_msc_feature_disable(uint32_t feature)
3128:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** {
3129:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ENET_MSC_CTL &= (~feature);
3130:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
3131:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
3132:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** /*!
3133:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \brief    configure MAC statistics counters preset mode
3134:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[in]  mode: MSC counters preset mode, refer to enet_msc_preset_enum
3135:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
3136:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_PRESET_NONE: do not preset MSC counter
3137:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_PRESET_HALF: preset all MSC counters to almost-half(0x7FFF FFF0) value
3138:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_PRESET_FULL: preset all MSC counters to almost-full(0xFFFF FFF0) value
3139:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[out] none
3140:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \retval     none
3141:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** */
3142:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** void enet_msc_counters_preset_config(enet_msc_preset_enum mode)
3143:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** {
3144:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ENET_MSC_CTL &= ENET_MSC_PRESET_MASK;
3145:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ENET_MSC_CTL |= (uint32_t)mode;
3146:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
3147:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
3148:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** /*!
3149:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \brief    get MAC statistics counter
3150:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[in]  counter: MSC counters which is selected, refer to enet_msc_counter_enum
3151:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
3152:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_TX_SCCNT: MSC transmitted good frames after a single collision counter
3153:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_TX_MSCCNT: MSC transmitted good frames after more than a single collisio
3154:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_TX_TGFCNT: MSC transmitted good frames counter
3155:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_RX_RFCECNT: MSC received frames with CRC error counter
3156:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_RX_RFAECNT: MSC received frames with alignment error counter
3157:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_MSC_RX_RGUFCNT: MSC received good unicast frames counter
3158:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[out] none
3159:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \retval     the MSC counter value
3160:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** */
3161:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** uint32_t enet_msc_counters_get(enet_msc_counter_enum counter)
3162:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** {
3163:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     uint32_t reval;
3164:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
3165:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     reval = REG32((ENET + (uint32_t)counter));
3166:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
ARM GAS  /tmp/ccWDJs20.s 			page 57


3167:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     return reval;
3168:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
3169:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
3170:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** /*!
3171:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \brief    enable the PTP features
3172:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[in]  feature: the feature of ENET PTP mode
3173:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 one or more parameters can be selected which are shown as below
3174:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_RXTX_TIMESTAMP: timestamp function for transmit and receive frames
3175:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_PTP_TIMESTAMP_INT: timestamp interrupt trigger
3176:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_ALL_RX_TIMESTAMP: all received frames are taken snapshot
3177:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_NONTYPE_FRAME_SNAPSHOT: take snapshot when received non type frame
3178:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_IPV6_FRAME_SNAPSHOT: take snapshot for IPv6 frame
3179:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_IPV4_FRAME_SNAPSHOT: take snapshot for IPv4 frame
3180:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_PTP_FRAME_USE_MACADDRESS_FILTER: use MAC address1-3 to filter the PTP frame
3181:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[out] none
3182:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \retval     none
3183:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** */
3184:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** void enet_ptp_feature_enable(uint32_t feature)
3185:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** {
3186:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ENET_PTP_TSCTL |= feature;
3187:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
3188:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
3189:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** /*!
3190:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \brief    disable the PTP features
3191:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[in]  feature: the feature of ENET PTP mode
3192:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 one or more parameters can be selected which are shown as below
3193:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_RXTX_TIMESTAMP: timestamp function for transmit and receive frames
3194:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_PTP_TIMESTAMP_INT: timestamp interrupt trigger
3195:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_ALL_RX_TIMESTAMP: all received frames are taken snapshot
3196:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_NONTYPE_FRAME_SNAPSHOT: take snapshot when received non type frame
3197:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_IPV6_FRAME_SNAPSHOT: take snapshot for IPv6 frame
3198:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_IPV4_FRAME_SNAPSHOT: take snapshot for IPv4 frame
3199:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_PTP_FRAME_USE_MACADDRESS_FILTER: use MAC address1-3 to filter the PTP frame
3200:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[out] none
3201:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \retval     none
3202:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** */
3203:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** void enet_ptp_feature_disable(uint32_t feature)
3204:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** {
3205:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ENET_PTP_TSCTL &= ~feature;
3206:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
3207:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
3208:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** /*!
3209:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \brief    configure the PTP timestamp function
3210:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[in]  func: the function of PTP timestamp
3211:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
3212:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_CKNT_ORDINARY: type of ordinary clock node type for timestamp
3213:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_CKNT_BOUNDARY: type of boundary clock node type for timestamp
3214:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_CKNT_END_TO_END: type of end-to-end transparent clock node type for timestam
3215:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_CKNT_PEER_TO_PEER: type of peer-to-peer transparent clock node type for time
3216:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_PTP_ADDEND_UPDATE: addend register update
3217:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_PTP_SYSTIME_UPDATE: timestamp update
3218:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_PTP_SYSTIME_INIT: timestamp initialize
3219:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_PTP_FINEMODE: the system timestamp uses the fine method for updating
3220:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_PTP_COARSEMODE: the system timestamp uses the coarse method for updating
3221:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_SUBSECOND_DIGITAL_ROLLOVER: digital rollover mode
3222:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_SUBSECOND_BINARY_ROLLOVER: binary rollover mode
3223:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_SNOOPING_PTP_VERSION_2: version 2
ARM GAS  /tmp/ccWDJs20.s 			page 58


3224:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_SNOOPING_PTP_VERSION_1: version 1
3225:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_EVENT_TYPE_MESSAGES_SNAPSHOT: only event type messages are taken snapshot
3226:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_ALL_TYPE_MESSAGES_SNAPSHOT: all type messages are taken snapshot except anno
3227:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                                                    management and signaling message
3228:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_MASTER_NODE_MESSAGE_SNAPSHOT: snapshot is only take for master node message
3229:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_SLAVE_NODE_MESSAGE_SNAPSHOT: snapshot is only taken for slave node message
3230:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[out] none
3231:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \retval     ErrStatus: SUCCESS or ERROR
3232:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** */
3233:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** ErrStatus enet_ptp_timestamp_function_config(enet_ptp_function_enum func)
3234:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** {
3235:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     uint32_t temp_config = 0U, temp_state = 0U;
3236:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     uint32_t timeout = 0U;
3237:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ErrStatus enet_state = SUCCESS;
3238:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
3239:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     switch(func) {
3240:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     case ENET_CKNT_ORDINARY:
3241:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     case ENET_CKNT_BOUNDARY:
3242:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     case ENET_CKNT_END_TO_END:
3243:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     case ENET_CKNT_PEER_TO_PEER:
3244:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         ENET_PTP_TSCTL &= ~ENET_PTP_TSCTL_CKNT;
3245:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         ENET_PTP_TSCTL |= (uint32_t)func;
3246:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         break;
3247:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     case ENET_PTP_ADDEND_UPDATE:
3248:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* this bit must be read as zero before application set it */
3249:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         do {
3250:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             temp_state = ENET_PTP_TSCTL & ENET_PTP_TSCTL_TMSARU;
3251:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             timeout++;
3252:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         } while((RESET != temp_state) && (timeout < ENET_DELAY_TO));
3253:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* return ERROR due to timeout */
3254:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         if(ENET_DELAY_TO == timeout) {
3255:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             enet_state = ERROR;
3256:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         } else {
3257:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             ENET_PTP_TSCTL |= ENET_PTP_TSCTL_TMSARU;
3258:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         }
3259:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         break;
3260:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     case ENET_PTP_SYSTIME_UPDATE:
3261:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* both the TMSSTU and TMSSTI bits must be read as zero before application set this bit */
3262:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         do {
3263:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             temp_state = ENET_PTP_TSCTL & (ENET_PTP_TSCTL_TMSSTU | ENET_PTP_TSCTL_TMSSTI);
3264:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             timeout++;
3265:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         } while((RESET != temp_state) && (timeout < ENET_DELAY_TO));
3266:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* return ERROR due to timeout */
3267:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         if(ENET_DELAY_TO == timeout) {
3268:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             enet_state = ERROR;
3269:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         } else {
3270:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             ENET_PTP_TSCTL |= ENET_PTP_TSCTL_TMSSTU;
3271:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         }
3272:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         break;
3273:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     case ENET_PTP_SYSTIME_INIT:
3274:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* this bit must be read as zero before application set it */
3275:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         do {
3276:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             temp_state = ENET_PTP_TSCTL & ENET_PTP_TSCTL_TMSSTI;
3277:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             timeout++;
3278:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         } while((RESET != temp_state) && (timeout < ENET_DELAY_TO));
3279:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* return ERROR due to timeout */
3280:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         if(ENET_DELAY_TO == timeout) {
ARM GAS  /tmp/ccWDJs20.s 			page 59


3281:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             enet_state = ERROR;
3282:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         } else {
3283:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             ENET_PTP_TSCTL |= ENET_PTP_TSCTL_TMSSTI;
3284:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         }
3285:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         break;
3286:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     default:
3287:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         temp_config = (uint32_t)func & (~BIT(31));
3288:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         if(RESET != ((uint32_t)func & BIT(31))) {
3289:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             ENET_PTP_TSCTL |= temp_config;
3290:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         } else {
3291:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             ENET_PTP_TSCTL &= ~temp_config;
3292:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         }
3293:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         break;
3294:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
3295:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
3296:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     return enet_state;
3297:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
3298:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
3299:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** /*!
3300:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \brief    configure system time subsecond increment value
3301:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[in]  subsecond: the value will be added to the subsecond value of system time(0x00000000
3302:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[out] none
3303:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \retval     none
3304:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** */
3305:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** void enet_ptp_subsecond_increment_config(uint32_t subsecond)
3306:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** {
3307:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ENET_PTP_SSINC = PTP_SSINC_STMSSI(subsecond);
3308:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
3309:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
3310:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** /*!
3311:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \brief    adjusting the clock frequency only in fine update mode
3312:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[in]  add: the value will be added to the accumulator register to achieve time synchroniz
3313:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[out] none
3314:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \retval     none
3315:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** */
3316:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** void enet_ptp_timestamp_addend_config(uint32_t add)
3317:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** {
3318:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ENET_PTP_TSADDEND = add;
3319:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
3320:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
3321:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** /*!
3322:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \brief    initialize or add/subtract to second of the system time
3323:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[in]  sign: timestamp update positive or negative sign
3324:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
3325:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_PTP_ADD_TO_TIME: timestamp update value is added to system time
3326:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_PTP_SUBSTRACT_FROM_TIME: timestamp update value is subtracted from system ti
3327:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[in]  second: initializing or adding/subtracting to second of the system time
3328:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[in]  subsecond: the current subsecond of the system time
3329:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 with 0.46 ns accuracy if required accuracy is 20 ns
3330:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[out] none
3331:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \retval     none
3332:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** */
3333:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** void enet_ptp_timestamp_update_config(uint32_t sign, uint32_t second, uint32_t subsecond)
3334:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** {
3335:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ENET_PTP_TSUH = second;
3336:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ENET_PTP_TSUL = sign | PTP_TSUL_TMSUSS(subsecond);
3337:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
ARM GAS  /tmp/ccWDJs20.s 			page 60


3338:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
3339:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** /*!
3340:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \brief    configure the expected target time
3341:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[in]  second: the expected target second time
3342:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[in]  nanosecond: the expected target nanosecond time (signed)
3343:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[out] none
3344:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \retval     none
3345:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** */
3346:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** void enet_ptp_expected_time_config(uint32_t second, uint32_t nanosecond)
3347:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** {
3348:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ENET_PTP_ETH = second;
3349:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ENET_PTP_ETL = nanosecond;
3350:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
3351:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
3352:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** /*!
3353:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \brief    get the current system time
3354:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[in]  none
3355:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[out] systime_struct: pointer to a enet_ptp_systime_struct structure which contains
3356:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 parameters of PTP system time
3357:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 members of the structure and the member values are shown as below:
3358:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                   second: 0x0 - 0xFFFF FFFF
3359:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                   subsecond: 0x0 - 0x7FFF FFFF
3360:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                   sign: ENET_PTP_TIME_POSITIVE, ENET_PTP_TIME_NEGATIVE
3361:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \retval     none
3362:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** */
3363:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** void enet_ptp_system_time_get(enet_ptp_systime_struct *systime_struct)
3364:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** {
3365:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     uint32_t temp_sec = 0U, temp_subs = 0U;
3366:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
3367:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* get the value of sysytem time registers */
3368:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     temp_sec = (uint32_t)ENET_PTP_TSH;
3369:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     temp_subs = (uint32_t)ENET_PTP_TSL;
3370:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
3371:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* get sysytem time and construct the enet_ptp_systime_struct structure */
3372:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     systime_struct->second = temp_sec;
3373:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     systime_struct->subsecond = GET_PTP_TSL_STMSS(temp_subs);
3374:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     systime_struct->sign = GET_PTP_TSL_STS(temp_subs);
3375:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
3376:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
3377:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** /*!
3378:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \brief    configure the PPS output frequency
3379:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[in]  freq: PPS output frequency
3380:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 only one parameter can be selected which is shown as below
3381:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_PPSOFC_1HZ: PPS output 1Hz frequency
3382:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_PPSOFC_2HZ: PPS output 2Hz frequency
3383:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_PPSOFC_4HZ: PPS output 4Hz frequency
3384:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_PPSOFC_8HZ: PPS output 8Hz frequency
3385:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_PPSOFC_16HZ: PPS output 16Hz frequency
3386:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_PPSOFC_32HZ: PPS output 32Hz frequency
3387:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_PPSOFC_64HZ: PPS output 64Hz frequency
3388:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_PPSOFC_128HZ: PPS output 128Hz frequency
3389:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_PPSOFC_256HZ: PPS output 256Hz frequency
3390:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_PPSOFC_512HZ: PPS output 512Hz frequency
3391:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_PPSOFC_1024HZ: PPS output 1024Hz frequency
3392:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_PPSOFC_2048HZ: PPS output 2048Hz frequency
3393:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_PPSOFC_4096HZ: PPS output 4096Hz frequency
3394:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_PPSOFC_8192HZ: PPS output 8192Hz frequency
ARM GAS  /tmp/ccWDJs20.s 			page 61


3395:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_PPSOFC_16384HZ: PPS output 16384Hz frequency
3396:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****       \arg        ENET_PPSOFC_32768HZ: PPS output 32768Hz frequency
3397:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[out] none
3398:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \retval     none
3399:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** */
3400:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** void enet_ptp_pps_output_frequency_config(uint32_t freq)
3401:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** {
3402:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ENET_PTP_PPSCTL = freq;
3403:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
3404:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
3405:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** /*!
3406:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \brief    reset the ENET initpara struct, call it before using enet_initpara_config()
3407:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[in]  none
3408:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[out] none
3409:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \retval     none
3410:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** */
3411:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** void enet_initpara_reset(void)
3412:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** {
3413:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     enet_initpara.option_enable = 0U;
3414:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     enet_initpara.forward_frame = 0U;
3415:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     enet_initpara.dmabus_mode = 0U;
3416:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     enet_initpara.dma_maxburst = 0U;
3417:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     enet_initpara.dma_arbitration = 0U;
3418:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     enet_initpara.store_forward_mode = 0U;
3419:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     enet_initpara.dma_function = 0U;
3420:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     enet_initpara.vlan_config = 0U;
3421:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     enet_initpara.flow_control = 0U;
3422:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     enet_initpara.hashtable_high = 0U;
3423:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     enet_initpara.hashtable_low = 0U;
3424:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     enet_initpara.framesfilter_mode = 0U;
3425:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     enet_initpara.halfduplex_param = 0U;
3426:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     enet_initpara.timer_config = 0U;
3427:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     enet_initpara.interframegap = 0U;
3428:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
3429:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
3430:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** /*!
3431:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \brief    initialize ENET peripheral with generally concerned parameters, call it by enet_init(
3432:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[in]  none
3433:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[out] none
3434:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \retval     none
3435:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** */
3436:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** static void enet_default_init(void)
3437:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** {
  28              		.loc 1 3437 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
3438:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     uint32_t reg_value = 0U;
  33              		.loc 1 3438 5 view .LVU1
  34              	.LVL0:
3439:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
3440:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* MAC */
3441:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* configure ENET_MAC_CFG register */
3442:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     reg_value = ENET_MAC_CFG;
  35              		.loc 1 3442 5 view .LVU2
  36              		.loc 1 3442 15 is_stmt 0 view .LVU3
ARM GAS  /tmp/ccWDJs20.s 			page 62


  37 0000 0E4B     		ldr	r3, .L2
  38 0002 1968     		ldr	r1, [r3]
  39              	.LVL1:
3443:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     reg_value &= MAC_CFG_MASK;
  40              		.loc 1 3443 5 is_stmt 1 view .LVU4
  41              		.loc 1 3443 15 is_stmt 0 view .LVU5
  42 0004 0E4A     		ldr	r2, .L2+4
  43 0006 0A40     		ands	r2, r2, r1
  44              	.LVL2:
3444:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     reg_value |= ENET_WATCHDOG_ENABLE | ENET_JABBER_ENABLE | ENET_INTERFRAMEGAP_96BIT \
  45              		.loc 1 3444 5 is_stmt 1 view .LVU6
3445:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                  | ENET_SPEEDMODE_10M | ENET_MODE_HALFDUPLEX | ENET_LOOPBACKMODE_DISABLE \
3446:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                  | ENET_CARRIERSENSE_ENABLE | ENET_RECEIVEOWN_ENABLE \
3447:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                  | ENET_RETRYTRANSMISSION_ENABLE | ENET_BACKOFFLIMIT_10 \
3448:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                  | ENET_DEFERRALCHECK_DISABLE \
3449:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                  | ENET_TYPEFRAME_CRC_DROP_DISABLE \
3450:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                  | ENET_AUTO_PADCRC_DROP_DISABLE \
3451:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                  | ENET_CHECKSUMOFFLOAD_DISABLE;
3452:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ENET_MAC_CFG = reg_value;
  46              		.loc 1 3452 5 view .LVU7
  47              		.loc 1 3452 18 is_stmt 0 view .LVU8
  48 0008 1A60     		str	r2, [r3]
3453:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
3454:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* configure ENET_MAC_FRMF register */
3455:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ENET_MAC_FRMF = ENET_SRC_FILTER_DISABLE | ENET_DEST_FILTER_INVERSE_DISABLE \
  49              		.loc 1 3455 5 is_stmt 1 view .LVU9
  50              		.loc 1 3455 19 is_stmt 0 view .LVU10
  51 000a 0021     		movs	r1, #0
  52 000c 5960     		str	r1, [r3, #4]
3456:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                     | ENET_MULTICAST_FILTER_PERFECT | ENET_UNICAST_FILTER_PERFECT \
3457:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                     | ENET_PCFRM_PREVENT_ALL | ENET_BROADCASTFRAMES_ENABLE \
3458:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                     | ENET_PROMISCUOUS_DISABLE | ENET_RX_FILTER_ENABLE;
3459:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
3460:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* configure ENET_MAC_HLH, ENET_MAC_HLL register */
3461:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ENET_MAC_HLH = 0x0U;
  53              		.loc 1 3461 5 is_stmt 1 view .LVU11
  54              		.loc 1 3461 18 is_stmt 0 view .LVU12
  55 000e 9960     		str	r1, [r3, #8]
3462:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
3463:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ENET_MAC_HLL = 0x0U;
  56              		.loc 1 3463 5 is_stmt 1 view .LVU13
  57              		.loc 1 3463 18 is_stmt 0 view .LVU14
  58 0010 D960     		str	r1, [r3, #12]
3464:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
3465:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* configure ENET_MAC_FCTL, ENET_MAC_FCTH register */
3466:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     reg_value = ENET_MAC_FCTL;
  59              		.loc 1 3466 5 is_stmt 1 view .LVU15
  60              		.loc 1 3466 15 is_stmt 0 view .LVU16
  61 0012 9A69     		ldr	r2, [r3, #24]
  62              	.LVL3:
3467:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     reg_value &= MAC_FCTL_MASK;
  63              		.loc 1 3467 5 is_stmt 1 view .LVU17
  64              		.loc 1 3467 15 is_stmt 0 view .LVU18
  65 0014 22F0BE02 		bic	r2, r2, #190
  66              	.LVL4:
  67              		.loc 1 3467 15 view .LVU19
  68 0018 1204     		lsls	r2, r2, #16
ARM GAS  /tmp/ccWDJs20.s 			page 63


  69 001a 120C     		lsrs	r2, r2, #16
  70              	.LVL5:
3468:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     reg_value |= MAC_FCTL_PTM(0) | ENET_ZERO_QUANTA_PAUSE_DISABLE \
  71              		.loc 1 3468 5 is_stmt 1 view .LVU20
  72              		.loc 1 3468 15 is_stmt 0 view .LVU21
  73 001c 42F08002 		orr	r2, r2, #128
  74              	.LVL6:
3469:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                  | ENET_PAUSETIME_MINUS4 | ENET_UNIQUE_PAUSEDETECT \
3470:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                  | ENET_RX_FLOWCONTROL_DISABLE | ENET_TX_FLOWCONTROL_DISABLE;
3471:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ENET_MAC_FCTL = reg_value;
  75              		.loc 1 3471 5 is_stmt 1 view .LVU22
  76              		.loc 1 3471 19 is_stmt 0 view .LVU23
  77 0020 9A61     		str	r2, [r3, #24]
3472:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
3473:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* configure ENET_MAC_VLT register */
3474:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ENET_MAC_VLT = ENET_VLANTAGCOMPARISON_16BIT | MAC_VLT_VLTI(0);
  78              		.loc 1 3474 5 is_stmt 1 view .LVU24
  79              		.loc 1 3474 18 is_stmt 0 view .LVU25
  80 0022 D961     		str	r1, [r3, #28]
3475:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
3476:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* DMA */
3477:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* configure ENET_DMA_CTL register */
3478:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     reg_value = ENET_DMA_CTL;
  81              		.loc 1 3478 5 is_stmt 1 view .LVU26
  82              		.loc 1 3478 15 is_stmt 0 view .LVU27
  83 0024 074A     		ldr	r2, .L2+8
  84              	.LVL7:
  85              		.loc 1 3478 15 view .LVU28
  86 0026 9169     		ldr	r1, [r2, #24]
  87              	.LVL8:
3479:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     reg_value &= DMA_CTL_MASK;
  88              		.loc 1 3479 5 is_stmt 1 view .LVU29
  89              		.loc 1 3479 15 is_stmt 0 view .LVU30
  90 0028 074B     		ldr	r3, .L2+12
  91 002a 0B40     		ands	r3, r3, r1
  92              	.LVL9:
3480:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     reg_value |= ENET_TCPIP_CKSUMERROR_DROP | ENET_RX_MODE_STOREFORWARD \
  93              		.loc 1 3480 5 is_stmt 1 view .LVU31
  94              		.loc 1 3480 15 is_stmt 0 view .LVU32
  95 002c 43F00873 		orr	r3, r3, #35651584
  96              	.LVL10:
3481:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                  | ENET_FLUSH_RXFRAME_ENABLE | ENET_TX_MODE_STOREFORWARD \
3482:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                  | ENET_TX_THRESHOLD_64BYTES | ENET_RX_THRESHOLD_64BYTES \
3483:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                  | ENET_SECONDFRAME_OPT_DISABLE;
3484:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ENET_DMA_CTL = reg_value;
  97              		.loc 1 3484 5 is_stmt 1 view .LVU33
  98              		.loc 1 3484 18 is_stmt 0 view .LVU34
  99 0030 9361     		str	r3, [r2, #24]
3485:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
3486:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* configure ENET_DMA_BCTL register */
3487:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     reg_value = ENET_DMA_BCTL;
 100              		.loc 1 3487 5 is_stmt 1 view .LVU35
 101              		.loc 1 3487 15 is_stmt 0 view .LVU36
 102 0032 1368     		ldr	r3, [r2]
 103              	.LVL11:
3488:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     reg_value &= DMA_BCTL_MASK;
 104              		.loc 1 3488 5 is_stmt 1 view .LVU37
ARM GAS  /tmp/ccWDJs20.s 			page 64


3489:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     reg_value = ENET_ADDRESS_ALIGN_ENABLE | ENET_ARBITRATION_RXTX_2_1 \
 105              		.loc 1 3489 5 view .LVU38
3490:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 | ENET_RXDP_32BEAT | ENET_PGBL_32BEAT | ENET_RXTX_DIFFERENT_PGBL \
3491:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 | ENET_FIXED_BURST_ENABLE | ENET_MIXED_BURST_DISABLE \
3492:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 | ENET_NORMAL_DESCRIPTOR;
3493:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ENET_DMA_BCTL = reg_value;
 106              		.loc 1 3493 5 view .LVU39
 107              		.loc 1 3493 19 is_stmt 0 view .LVU40
 108 0034 054B     		ldr	r3, .L2+16
 109 0036 1360     		str	r3, [r2]
3494:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 110              		.loc 1 3494 1 view .LVU41
 111 0038 7047     		bx	lr
 112              	.L3:
 113 003a 00BF     		.align	2
 114              	.L2:
 115 003c 00800240 		.word	1073905664
 116 0040 0F8130FD 		.word	-47152881
 117 0044 00900240 		.word	1073909760
 118 0048 233FDEF8 		.word	-119652573
 119 004c 0060C102 		.word	46227456
 120              		.cfi_endproc
 121              	.LFE198:
 123              		.section	.text.enet_delay,"ax",%progbits
 124              		.align	1
 125              		.syntax unified
 126              		.thumb
 127              		.thumb_func
 129              	enet_delay:
 130              	.LVL12:
 131              	.LFB199:
3495:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
3496:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** #ifndef USE_DELAY
3497:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** /*!
3498:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \brief    insert a delay time
3499:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[in]  ncount: specifies the delay time length
3500:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[out] none
3501:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     \param[out] none
3502:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** */
3503:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** static void enet_delay(uint32_t ncount)
3504:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** {
 132              		.loc 1 3504 1 is_stmt 1 view -0
 133              		.cfi_startproc
 134              		@ args = 0, pretend = 0, frame = 8
 135              		@ frame_needed = 0, uses_anonymous_args = 0
 136              		@ link register save eliminated.
 137              		.loc 1 3504 1 is_stmt 0 view .LVU43
 138 0000 82B0     		sub	sp, sp, #8
 139              	.LCFI0:
 140              		.cfi_def_cfa_offset 8
3505:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     __IO uint32_t delay_time = 0U;
 141              		.loc 1 3505 5 is_stmt 1 view .LVU44
 142              		.loc 1 3505 19 is_stmt 0 view .LVU45
 143 0002 0023     		movs	r3, #0
 144 0004 0193     		str	r3, [sp, #4]
3506:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
3507:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     for(delay_time = ncount; delay_time != 0U; delay_time--) {
ARM GAS  /tmp/ccWDJs20.s 			page 65


 145              		.loc 1 3507 5 is_stmt 1 view .LVU46
 146              		.loc 1 3507 20 is_stmt 0 view .LVU47
 147 0006 0190     		str	r0, [sp, #4]
 148              		.loc 1 3507 5 view .LVU48
 149 0008 02E0     		b	.L5
 150              	.L6:
3508:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 151              		.loc 1 3508 5 is_stmt 1 discriminator 3 view .LVU49
3507:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 152              		.loc 1 3507 48 discriminator 3 view .LVU50
3507:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 153              		.loc 1 3507 58 is_stmt 0 discriminator 3 view .LVU51
 154 000a 019B     		ldr	r3, [sp, #4]
 155 000c 013B     		subs	r3, r3, #1
 156 000e 0193     		str	r3, [sp, #4]
 157              	.L5:
3507:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 158              		.loc 1 3507 30 is_stmt 1 discriminator 1 view .LVU52
3507:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 159              		.loc 1 3507 41 is_stmt 0 discriminator 1 view .LVU53
 160 0010 019B     		ldr	r3, [sp, #4]
3507:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 161              		.loc 1 3507 5 discriminator 1 view .LVU54
 162 0012 002B     		cmp	r3, #0
 163 0014 F9D1     		bne	.L6
3509:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 164              		.loc 1 3509 1 view .LVU55
 165 0016 02B0     		add	sp, sp, #8
 166              	.LCFI1:
 167              		.cfi_def_cfa_offset 0
 168              		@ sp needed
 169 0018 7047     		bx	lr
 170              		.cfi_endproc
 171              	.LFE199:
 173              		.section	.text.enet_initpara_config,"ax",%progbits
 174              		.align	1
 175              		.global	enet_initpara_config
 176              		.syntax unified
 177              		.thumb
 178              		.thumb_func
 180              	enet_initpara_config:
 181              	.LVL13:
 182              	.LFB117:
 229:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     switch(option) {
 183              		.loc 1 229 1 is_stmt 1 view -0
 184              		.cfi_startproc
 185              		@ args = 0, pretend = 0, frame = 0
 186              		@ frame_needed = 0, uses_anonymous_args = 0
 187              		@ link register save eliminated.
 230:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     case FORWARD_OPTION:
 188              		.loc 1 230 5 view .LVU57
 189 0000 8028     		cmp	r0, #128
 190 0002 79D0     		beq	.L9
 191 0004 22D8     		bhi	.L10
 192 0006 2028     		cmp	r0, #32
 193 0008 16D8     		bhi	.L11
 194 000a 03B2     		sxth	r3, r0
ARM GAS  /tmp/ccWDJs20.s 			page 66


 195 000c 73B3     		cbz	r3, .L8
 196 000e 0138     		subs	r0, r0, #1
 197              	.LVL14:
 230:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     case FORWARD_OPTION:
 198              		.loc 1 230 5 is_stmt 0 view .LVU58
 199 0010 1F28     		cmp	r0, #31
 200 0012 2BD8     		bhi	.L8
 201 0014 DFE800F0 		tbb	[pc, r0]
 202              	.LVL15:
 203              	.L14:
 204 0018 44       		.byte	(.L19-.L14)/2
 205 0019 4B       		.byte	(.L18-.L14)/2
 206 001a 2A       		.byte	(.L8-.L14)/2
 207 001b 52       		.byte	(.L17-.L14)/2
 208 001c 2A       		.byte	(.L8-.L14)/2
 209 001d 2A       		.byte	(.L8-.L14)/2
 210 001e 2A       		.byte	(.L8-.L14)/2
 211 001f 59       		.byte	(.L16-.L14)/2
 212 0020 2A       		.byte	(.L8-.L14)/2
 213 0021 2A       		.byte	(.L8-.L14)/2
 214 0022 2A       		.byte	(.L8-.L14)/2
 215 0023 2A       		.byte	(.L8-.L14)/2
 216 0024 2A       		.byte	(.L8-.L14)/2
 217 0025 2A       		.byte	(.L8-.L14)/2
 218 0026 2A       		.byte	(.L8-.L14)/2
 219 0027 60       		.byte	(.L15-.L14)/2
 220 0028 2A       		.byte	(.L8-.L14)/2
 221 0029 2A       		.byte	(.L8-.L14)/2
 222 002a 2A       		.byte	(.L8-.L14)/2
 223 002b 2A       		.byte	(.L8-.L14)/2
 224 002c 2A       		.byte	(.L8-.L14)/2
 225 002d 2A       		.byte	(.L8-.L14)/2
 226 002e 2A       		.byte	(.L8-.L14)/2
 227 002f 2A       		.byte	(.L8-.L14)/2
 228 0030 2A       		.byte	(.L8-.L14)/2
 229 0031 2A       		.byte	(.L8-.L14)/2
 230 0032 2A       		.byte	(.L8-.L14)/2
 231 0033 2A       		.byte	(.L8-.L14)/2
 232 0034 2A       		.byte	(.L8-.L14)/2
 233 0035 2A       		.byte	(.L8-.L14)/2
 234 0036 2A       		.byte	(.L8-.L14)/2
 235 0037 67       		.byte	(.L13-.L14)/2
 236              		.p2align 1
 237              	.L11:
 230:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     case FORWARD_OPTION:
 238              		.loc 1 230 5 view .LVU59
 239 0038 4028     		cmp	r0, #64
 240 003a 06D1     		bne	.L28
 268:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         enet_initpara.vlan_config = para;
 241              		.loc 1 268 9 is_stmt 1 view .LVU60
 268:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         enet_initpara.vlan_config = para;
 242              		.loc 1 268 37 is_stmt 0 view .LVU61
 243 003c 3C4B     		ldr	r3, .L33
 244 003e 1A68     		ldr	r2, [r3]
 245 0040 42F04002 		orr	r2, r2, #64
 246 0044 1A60     		str	r2, [r3]
 269:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         break;
ARM GAS  /tmp/ccWDJs20.s 			page 67


 247              		.loc 1 269 9 is_stmt 1 view .LVU62
 269:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         break;
 248              		.loc 1 269 35 is_stmt 0 view .LVU63
 249 0046 D961     		str	r1, [r3, #28]
 270:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     case FLOWCTL_OPTION:
 250              		.loc 1 270 9 is_stmt 1 view .LVU64
 251 0048 7047     		bx	lr
 252              	.L28:
 270:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     case FLOWCTL_OPTION:
 253              		.loc 1 270 9 is_stmt 0 view .LVU65
 254 004a 7047     		bx	lr
 255              	.L10:
 230:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     case FORWARD_OPTION:
 256              		.loc 1 230 5 view .LVU66
 257 004c B0F5006F 		cmp	r0, #2048
 258 0050 60D0     		beq	.L21
 259 0052 0CD9     		bls	.L29
 260 0054 B0F5805F 		cmp	r0, #4096
 261 0058 63D0     		beq	.L26
 262 005a B0F5005F 		cmp	r0, #8192
 263 005e 1ED1     		bne	.L30
 303:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         enet_initpara.interframegap = para;
 264              		.loc 1 303 9 is_stmt 1 view .LVU67
 303:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         enet_initpara.interframegap = para;
 265              		.loc 1 303 37 is_stmt 0 view .LVU68
 266 0060 334B     		ldr	r3, .L33
 267 0062 1A68     		ldr	r2, [r3]
 268 0064 42F40052 		orr	r2, r2, #8192
 269 0068 1A60     		str	r2, [r3]
 304:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         break;
 270              		.loc 1 304 9 is_stmt 1 view .LVU69
 304:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         break;
 271              		.loc 1 304 37 is_stmt 0 view .LVU70
 272 006a 9963     		str	r1, [r3, #56]
 305:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     default:
 273              		.loc 1 305 9 is_stmt 1 view .LVU71
 274              	.LVL16:
 275              	.L8:
 309:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 276              		.loc 1 309 1 is_stmt 0 view .LVU72
 277 006c 7047     		bx	lr
 278              	.LVL17:
 279              	.L29:
 230:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     case FORWARD_OPTION:
 280              		.loc 1 230 5 view .LVU73
 281 006e B0F5007F 		cmp	r0, #512
 282 0072 48D0     		beq	.L23
 283 0074 B0F5806F 		cmp	r0, #1024
 284 0078 06D1     		bne	.L31
 288:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         enet_initpara.framesfilter_mode = para;
 285              		.loc 1 288 9 is_stmt 1 view .LVU74
 288:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         enet_initpara.framesfilter_mode = para;
 286              		.loc 1 288 37 is_stmt 0 view .LVU75
 287 007a 2D4B     		ldr	r3, .L33
 288 007c 1A68     		ldr	r2, [r3]
 289 007e 42F48062 		orr	r2, r2, #1024
 290 0082 1A60     		str	r2, [r3]
ARM GAS  /tmp/ccWDJs20.s 			page 68


 289:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         break;
 291              		.loc 1 289 9 is_stmt 1 view .LVU76
 289:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         break;
 292              		.loc 1 289 41 is_stmt 0 view .LVU77
 293 0084 D962     		str	r1, [r3, #44]
 290:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     case HALFDUPLEX_OPTION:
 294              		.loc 1 290 9 is_stmt 1 view .LVU78
 295 0086 7047     		bx	lr
 296              	.L31:
 230:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     case FORWARD_OPTION:
 297              		.loc 1 230 5 is_stmt 0 view .LVU79
 298 0088 B0F5807F 		cmp	r0, #256
 299 008c 06D1     		bne	.L32
 278:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         enet_initpara.hashtable_high = para;
 300              		.loc 1 278 9 is_stmt 1 view .LVU80
 278:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         enet_initpara.hashtable_high = para;
 301              		.loc 1 278 37 is_stmt 0 view .LVU81
 302 008e 284B     		ldr	r3, .L33
 303 0090 1A68     		ldr	r2, [r3]
 304 0092 42F48072 		orr	r2, r2, #256
 305 0096 1A60     		str	r2, [r3]
 279:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         break;
 306              		.loc 1 279 9 is_stmt 1 view .LVU82
 279:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         break;
 307              		.loc 1 279 38 is_stmt 0 view .LVU83
 308 0098 5962     		str	r1, [r3, #36]
 280:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     case HASHL_OPTION:
 309              		.loc 1 280 9 is_stmt 1 view .LVU84
 310 009a 7047     		bx	lr
 311              	.L32:
 280:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     case HASHL_OPTION:
 312              		.loc 1 280 9 is_stmt 0 view .LVU85
 313 009c 7047     		bx	lr
 314              	.L30:
 315 009e 7047     		bx	lr
 316              	.LVL18:
 317              	.L19:
 233:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         enet_initpara.forward_frame = para;
 318              		.loc 1 233 9 is_stmt 1 view .LVU86
 233:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         enet_initpara.forward_frame = para;
 319              		.loc 1 233 37 is_stmt 0 view .LVU87
 320 00a0 234B     		ldr	r3, .L33
 321 00a2 1A68     		ldr	r2, [r3]
 322 00a4 42F00102 		orr	r2, r2, #1
 323 00a8 1A60     		str	r2, [r3]
 234:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         break;
 324              		.loc 1 234 9 is_stmt 1 view .LVU88
 234:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         break;
 325              		.loc 1 234 37 is_stmt 0 view .LVU89
 326 00aa 5960     		str	r1, [r3, #4]
 235:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     case DMABUS_OPTION:
 327              		.loc 1 235 9 is_stmt 1 view .LVU90
 328 00ac 7047     		bx	lr
 329              	.L18:
 238:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         enet_initpara.dmabus_mode = para;
 330              		.loc 1 238 9 view .LVU91
 238:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         enet_initpara.dmabus_mode = para;
ARM GAS  /tmp/ccWDJs20.s 			page 69


 331              		.loc 1 238 37 is_stmt 0 view .LVU92
 332 00ae 204B     		ldr	r3, .L33
 333 00b0 1A68     		ldr	r2, [r3]
 334 00b2 42F00202 		orr	r2, r2, #2
 335 00b6 1A60     		str	r2, [r3]
 239:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         break;
 336              		.loc 1 239 9 is_stmt 1 view .LVU93
 239:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         break;
 337              		.loc 1 239 35 is_stmt 0 view .LVU94
 338 00b8 9960     		str	r1, [r3, #8]
 240:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     case DMA_MAXBURST_OPTION:
 339              		.loc 1 240 9 is_stmt 1 view .LVU95
 340 00ba 7047     		bx	lr
 341              	.L17:
 243:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         enet_initpara.dma_maxburst = para;
 342              		.loc 1 243 9 view .LVU96
 243:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         enet_initpara.dma_maxburst = para;
 343              		.loc 1 243 37 is_stmt 0 view .LVU97
 344 00bc 1C4B     		ldr	r3, .L33
 345 00be 1A68     		ldr	r2, [r3]
 346 00c0 42F00402 		orr	r2, r2, #4
 347 00c4 1A60     		str	r2, [r3]
 244:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         break;
 348              		.loc 1 244 9 is_stmt 1 view .LVU98
 244:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         break;
 349              		.loc 1 244 36 is_stmt 0 view .LVU99
 350 00c6 D960     		str	r1, [r3, #12]
 245:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     case DMA_ARBITRATION_OPTION:
 351              		.loc 1 245 9 is_stmt 1 view .LVU100
 352 00c8 7047     		bx	lr
 353              	.L16:
 248:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         enet_initpara.dma_arbitration = para;
 354              		.loc 1 248 9 view .LVU101
 248:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         enet_initpara.dma_arbitration = para;
 355              		.loc 1 248 37 is_stmt 0 view .LVU102
 356 00ca 194B     		ldr	r3, .L33
 357 00cc 1A68     		ldr	r2, [r3]
 358 00ce 42F00802 		orr	r2, r2, #8
 359 00d2 1A60     		str	r2, [r3]
 249:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         break;
 360              		.loc 1 249 9 is_stmt 1 view .LVU103
 249:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         break;
 361              		.loc 1 249 39 is_stmt 0 view .LVU104
 362 00d4 1961     		str	r1, [r3, #16]
 250:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     case STORE_OPTION:
 363              		.loc 1 250 9 is_stmt 1 view .LVU105
 364 00d6 7047     		bx	lr
 365              	.L15:
 253:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         enet_initpara.store_forward_mode = para;
 366              		.loc 1 253 9 view .LVU106
 253:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         enet_initpara.store_forward_mode = para;
 367              		.loc 1 253 37 is_stmt 0 view .LVU107
 368 00d8 154B     		ldr	r3, .L33
 369 00da 1A68     		ldr	r2, [r3]
 370 00dc 42F01002 		orr	r2, r2, #16
 371 00e0 1A60     		str	r2, [r3]
 254:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         break;
ARM GAS  /tmp/ccWDJs20.s 			page 70


 372              		.loc 1 254 9 is_stmt 1 view .LVU108
 254:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         break;
 373              		.loc 1 254 42 is_stmt 0 view .LVU109
 374 00e2 5961     		str	r1, [r3, #20]
 255:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     case DMA_OPTION:
 375              		.loc 1 255 9 is_stmt 1 view .LVU110
 376 00e4 7047     		bx	lr
 377              	.L13:
 258:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 378              		.loc 1 258 9 view .LVU111
 258:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 379              		.loc 1 258 37 is_stmt 0 view .LVU112
 380 00e6 124B     		ldr	r3, .L33
 381 00e8 1A68     		ldr	r2, [r3]
 382 00ea 42F02002 		orr	r2, r2, #32
 383 00ee 1A60     		str	r2, [r3]
 261:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** #endif /* SELECT_DESCRIPTORS_ENHANCED_MODE */
 384              		.loc 1 261 9 is_stmt 1 view .LVU113
 261:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** #endif /* SELECT_DESCRIPTORS_ENHANCED_MODE */
 385              		.loc 1 261 14 is_stmt 0 view .LVU114
 386 00f0 21F08001 		bic	r1, r1, #128
 387              	.LVL19:
 264:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         break;
 388              		.loc 1 264 9 is_stmt 1 view .LVU115
 264:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         break;
 389              		.loc 1 264 36 is_stmt 0 view .LVU116
 390 00f4 9961     		str	r1, [r3, #24]
 265:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     case VLAN_OPTION:
 391              		.loc 1 265 9 is_stmt 1 view .LVU117
 392 00f6 7047     		bx	lr
 393              	.LVL20:
 394              	.L9:
 273:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         enet_initpara.flow_control = para;
 395              		.loc 1 273 9 view .LVU118
 273:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         enet_initpara.flow_control = para;
 396              		.loc 1 273 37 is_stmt 0 view .LVU119
 397 00f8 0D4B     		ldr	r3, .L33
 398 00fa 1A68     		ldr	r2, [r3]
 399 00fc 42F08002 		orr	r2, r2, #128
 400 0100 1A60     		str	r2, [r3]
 274:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         break;
 401              		.loc 1 274 9 is_stmt 1 view .LVU120
 274:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         break;
 402              		.loc 1 274 36 is_stmt 0 view .LVU121
 403 0102 1962     		str	r1, [r3, #32]
 275:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     case HASHH_OPTION:
 404              		.loc 1 275 9 is_stmt 1 view .LVU122
 405 0104 7047     		bx	lr
 406              	.L23:
 283:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         enet_initpara.hashtable_low = para;
 407              		.loc 1 283 9 view .LVU123
 283:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         enet_initpara.hashtable_low = para;
 408              		.loc 1 283 37 is_stmt 0 view .LVU124
 409 0106 0A4B     		ldr	r3, .L33
 410 0108 1A68     		ldr	r2, [r3]
 411 010a 42F40072 		orr	r2, r2, #512
 412 010e 1A60     		str	r2, [r3]
ARM GAS  /tmp/ccWDJs20.s 			page 71


 284:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         break;
 413              		.loc 1 284 9 is_stmt 1 view .LVU125
 284:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         break;
 414              		.loc 1 284 37 is_stmt 0 view .LVU126
 415 0110 9962     		str	r1, [r3, #40]
 285:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     case FILTER_OPTION:
 416              		.loc 1 285 9 is_stmt 1 view .LVU127
 417 0112 7047     		bx	lr
 418              	.L21:
 293:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         enet_initpara.halfduplex_param = para;
 419              		.loc 1 293 9 view .LVU128
 293:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         enet_initpara.halfduplex_param = para;
 420              		.loc 1 293 37 is_stmt 0 view .LVU129
 421 0114 064B     		ldr	r3, .L33
 422 0116 1A68     		ldr	r2, [r3]
 423 0118 42F40062 		orr	r2, r2, #2048
 424 011c 1A60     		str	r2, [r3]
 294:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         break;
 425              		.loc 1 294 9 is_stmt 1 view .LVU130
 294:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         break;
 426              		.loc 1 294 40 is_stmt 0 view .LVU131
 427 011e 1963     		str	r1, [r3, #48]
 295:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     case TIMER_OPTION:
 428              		.loc 1 295 9 is_stmt 1 view .LVU132
 429 0120 7047     		bx	lr
 430              	.L26:
 298:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         enet_initpara.timer_config = para;
 431              		.loc 1 298 9 view .LVU133
 298:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         enet_initpara.timer_config = para;
 432              		.loc 1 298 37 is_stmt 0 view .LVU134
 433 0122 034B     		ldr	r3, .L33
 434 0124 1A68     		ldr	r2, [r3]
 435 0126 42F48052 		orr	r2, r2, #4096
 436 012a 1A60     		str	r2, [r3]
 299:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         break;
 437              		.loc 1 299 9 is_stmt 1 view .LVU135
 299:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         break;
 438              		.loc 1 299 36 is_stmt 0 view .LVU136
 439 012c 5963     		str	r1, [r3, #52]
 300:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     case INTERFRAMEGAP_OPTION:
 440              		.loc 1 300 9 is_stmt 1 view .LVU137
 441 012e 7047     		bx	lr
 442              	.L34:
 443              		.align	2
 444              	.L33:
 445 0130 00000000 		.word	.LANCHOR0
 446              		.cfi_endproc
 447              	.LFE117:
 449              		.section	.text.enet_software_reset,"ax",%progbits
 450              		.align	1
 451              		.global	enet_software_reset
 452              		.syntax unified
 453              		.thumb
 454              		.thumb_func
 456              	enet_software_reset:
 457              	.LFB119:
 630:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     uint32_t timeout = 0U;
ARM GAS  /tmp/ccWDJs20.s 			page 72


 458              		.loc 1 630 1 view -0
 459              		.cfi_startproc
 460              		@ args = 0, pretend = 0, frame = 0
 461              		@ frame_needed = 0, uses_anonymous_args = 0
 462              		@ link register save eliminated.
 631:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ErrStatus enet_state = ERROR;
 463              		.loc 1 631 5 view .LVU139
 464              	.LVL21:
 632:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     uint32_t dma_flag;
 465              		.loc 1 632 5 view .LVU140
 633:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 466              		.loc 1 633 5 view .LVU141
 636:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 467              		.loc 1 636 5 view .LVU142
 636:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 468              		.loc 1 636 19 is_stmt 0 view .LVU143
 469 0000 0B4A     		ldr	r2, .L40
 470 0002 1368     		ldr	r3, [r2]
 471 0004 43F00103 		orr	r3, r3, #1
 472 0008 1360     		str	r3, [r2]
 631:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ErrStatus enet_state = ERROR;
 473              		.loc 1 631 14 view .LVU144
 474 000a 0023     		movs	r3, #0
 475              	.LVL22:
 476              	.L37:
 639:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         dma_flag = (ENET_DMA_BCTL & ENET_DMA_BCTL_SWR);
 477              		.loc 1 639 5 is_stmt 1 discriminator 2 view .LVU145
 640:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         timeout++;
 478              		.loc 1 640 9 discriminator 2 view .LVU146
 640:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         timeout++;
 479              		.loc 1 640 21 is_stmt 0 discriminator 2 view .LVU147
 480 000c 084A     		ldr	r2, .L40
 481 000e 1268     		ldr	r2, [r2]
 482              	.LVL23:
 641:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     } while((RESET != dma_flag) && (ENET_DELAY_TO != timeout));
 483              		.loc 1 641 9 is_stmt 1 discriminator 2 view .LVU148
 641:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     } while((RESET != dma_flag) && (ENET_DELAY_TO != timeout));
 484              		.loc 1 641 16 is_stmt 0 discriminator 2 view .LVU149
 485 0010 0133     		adds	r3, r3, #1
 486              	.LVL24:
 642:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 487              		.loc 1 642 12 is_stmt 1 discriminator 2 view .LVU150
 642:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 488              		.loc 1 642 5 is_stmt 0 discriminator 2 view .LVU151
 489 0012 12F0010F 		tst	r2, #1
 490 0016 02D0     		beq	.L36
 642:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 491              		.loc 1 642 33 discriminator 1 view .LVU152
 492 0018 064A     		ldr	r2, .L40+4
 493              	.LVL25:
 642:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 494              		.loc 1 642 33 discriminator 1 view .LVU153
 495 001a 9342     		cmp	r3, r2
 496 001c F6D1     		bne	.L37
 497              	.L36:
 645:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         enet_state = SUCCESS;
 498              		.loc 1 645 5 is_stmt 1 view .LVU154
ARM GAS  /tmp/ccWDJs20.s 			page 73


 645:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         enet_state = SUCCESS;
 499              		.loc 1 645 18 is_stmt 0 view .LVU155
 500 001e 044B     		ldr	r3, .L40
 501              	.LVL26:
 645:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         enet_state = SUCCESS;
 502              		.loc 1 645 18 view .LVU156
 503 0020 1B68     		ldr	r3, [r3]
 645:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         enet_state = SUCCESS;
 504              		.loc 1 645 7 view .LVU157
 505 0022 13F0010F 		tst	r3, #1
 506 0026 01D0     		beq	.L39
 632:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     uint32_t dma_flag;
 507              		.loc 1 632 15 view .LVU158
 508 0028 0020     		movs	r0, #0
 509 002a 7047     		bx	lr
 510              	.L39:
 646:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 511              		.loc 1 646 20 view .LVU159
 512 002c 0120     		movs	r0, #1
 513              	.LVL27:
 649:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 514              		.loc 1 649 5 is_stmt 1 view .LVU160
 650:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 515              		.loc 1 650 1 is_stmt 0 view .LVU161
 516 002e 7047     		bx	lr
 517              	.L41:
 518              		.align	2
 519              	.L40:
 520 0030 00900240 		.word	1073909760
 521 0034 FFFF0400 		.word	327679
 522              		.cfi_endproc
 523              	.LFE119:
 525              		.section	.text.enet_descriptors_chain_init,"ax",%progbits
 526              		.align	1
 527              		.global	enet_descriptors_chain_init
 528              		.syntax unified
 529              		.thumb
 530              		.thumb_func
 532              	enet_descriptors_chain_init:
 533              	.LVL28:
 534              	.LFB121:
 734:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     uint32_t num = 0U, count = 0U, maxsize = 0U;
 535              		.loc 1 734 1 is_stmt 1 view -0
 536              		.cfi_startproc
 537              		@ args = 0, pretend = 0, frame = 0
 538              		@ frame_needed = 0, uses_anonymous_args = 0
 539              		@ link register save eliminated.
 734:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     uint32_t num = 0U, count = 0U, maxsize = 0U;
 540              		.loc 1 734 1 is_stmt 0 view .LVU163
 541 0000 70B4     		push	{r4, r5, r6}
 542              	.LCFI2:
 543              		.cfi_def_cfa_offset 12
 544              		.cfi_offset 4, -12
 545              		.cfi_offset 5, -8
 546              		.cfi_offset 6, -4
 735:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     uint32_t desc_status = 0U, desc_bufsize = 0U;
 547              		.loc 1 735 5 is_stmt 1 view .LVU164
ARM GAS  /tmp/ccWDJs20.s 			page 74


 548              	.LVL29:
 736:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     enet_descriptors_struct *desc, *desc_tab;
 549              		.loc 1 736 5 view .LVU165
 737:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     uint8_t *buf;
 550              		.loc 1 737 5 view .LVU166
 738:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 551              		.loc 1 738 5 view .LVU167
 741:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* save a copy of the DMA Tx descriptors */
 552              		.loc 1 741 5 view .LVU168
 741:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* save a copy of the DMA Tx descriptors */
 553              		.loc 1 741 7 is_stmt 0 view .LVU169
 554 0002 B0F5E00F 		cmp	r0, #7340032
 555 0006 0FD0     		beq	.L50
 757:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         buf = &rx_buff[0][0];
 556              		.loc 1 757 9 is_stmt 1 view .LVU170
 557              	.LVL30:
 758:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         count = ENET_RXBUF_NUM;
 558              		.loc 1 758 9 view .LVU171
 759:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         maxsize = ENET_RXBUF_SIZE;
 559              		.loc 1 759 9 view .LVU172
 760:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 560              		.loc 1 760 9 view .LVU173
 763:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* select receive chained mode and set buffer1 size */
 561              		.loc 1 763 9 view .LVU174
 765:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 562              		.loc 1 765 9 view .LVU175
 768:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         dma_current_rxdesc = desc_tab;
 563              		.loc 1 768 9 view .LVU176
 768:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         dma_current_rxdesc = desc_tab;
 564              		.loc 1 768 28 is_stmt 0 view .LVU177
 565 0008 1848     		ldr	r0, .L53
 566              	.LVL31:
 768:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         dma_current_rxdesc = desc_tab;
 567              		.loc 1 768 26 view .LVU178
 568 000a 194B     		ldr	r3, .L53+4
 569 000c D860     		str	r0, [r3, #12]
 769:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 570              		.loc 1 769 9 is_stmt 1 view .LVU179
 769:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 571              		.loc 1 769 28 is_stmt 0 view .LVU180
 572 000e 194B     		ldr	r3, .L53+8
 573 0010 1860     		str	r0, [r3]
 758:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         count = ENET_RXBUF_NUM;
 574              		.loc 1 758 13 view .LVU181
 575 0012 194E     		ldr	r6, .L53+12
 765:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 576              		.loc 1 765 22 view .LVU182
 577 0014 44F2F455 		movw	r5, #17908
 763:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* select receive chained mode and set buffer1 size */
 578              		.loc 1 763 21 view .LVU183
 579 0018 4FF00044 		mov	r4, #-2147483648
 580              	.LVL32:
 581              	.L44:
 771:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     dma_current_ptp_txdesc = NULL;
 582              		.loc 1 771 5 is_stmt 1 view .LVU184
 771:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     dma_current_ptp_txdesc = NULL;
 583              		.loc 1 771 28 is_stmt 0 view .LVU185
ARM GAS  /tmp/ccWDJs20.s 			page 75


 584 001c 0023     		movs	r3, #0
 585 001e 174A     		ldr	r2, .L53+16
 586 0020 1360     		str	r3, [r2]
 772:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 587              		.loc 1 772 5 is_stmt 1 view .LVU186
 772:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 588              		.loc 1 772 28 is_stmt 0 view .LVU187
 589 0022 174A     		ldr	r2, .L53+20
 590 0024 1360     		str	r3, [r2]
 775:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
 591              		.loc 1 775 5 is_stmt 1 view .LVU188
 775:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
 592              		.loc 1 775 5 is_stmt 0 view .LVU189
 593 0026 0EE0     		b	.L45
 594              	.LVL33:
 595              	.L50:
 743:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         buf = &tx_buff[0][0];
 596              		.loc 1 743 9 is_stmt 1 view .LVU190
 744:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         count = ENET_TXBUF_NUM;
 597              		.loc 1 744 9 view .LVU191
 745:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         maxsize = ENET_TXBUF_SIZE;
 598              		.loc 1 745 9 view .LVU192
 746:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 599              		.loc 1 746 9 view .LVU193
 749:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 600              		.loc 1 749 9 view .LVU194
 752:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         dma_current_txdesc = desc_tab;
 601              		.loc 1 752 9 view .LVU195
 752:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         dma_current_txdesc = desc_tab;
 602              		.loc 1 752 28 is_stmt 0 view .LVU196
 603 0028 1648     		ldr	r0, .L53+24
 604              	.LVL34:
 752:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         dma_current_txdesc = desc_tab;
 605              		.loc 1 752 26 view .LVU197
 606 002a 114B     		ldr	r3, .L53+4
 607 002c 1861     		str	r0, [r3, #16]
 753:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     } else {
 608              		.loc 1 753 9 is_stmt 1 view .LVU198
 753:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     } else {
 609              		.loc 1 753 28 is_stmt 0 view .LVU199
 610 002e 164B     		ldr	r3, .L53+28
 611 0030 1860     		str	r0, [r3]
 744:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         count = ENET_TXBUF_NUM;
 612              		.loc 1 744 13 view .LVU200
 613 0032 164E     		ldr	r6, .L53+32
 736:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     enet_descriptors_struct *desc, *desc_tab;
 614              		.loc 1 736 32 view .LVU201
 615 0034 0025     		movs	r5, #0
 749:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 616              		.loc 1 749 21 view .LVU202
 617 0036 4FF48014 		mov	r4, #1048576
 618 003a EFE7     		b	.L44
 619              	.LVL35:
 620              	.L52:
 787:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         } else {
 621              		.loc 1 787 13 is_stmt 1 view .LVU203
 787:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         } else {
ARM GAS  /tmp/ccWDJs20.s 			page 76


 622              		.loc 1 787 70 is_stmt 0 view .LVU204
 623 003c 5A1C     		adds	r2, r3, #1
 624 003e 00EB0212 		add	r2, r0, r2, lsl #4
 787:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         } else {
 625              		.loc 1 787 42 view .LVU205
 626 0042 CA60     		str	r2, [r1, #12]
 627              	.L47:
 775:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
 628              		.loc 1 775 32 is_stmt 1 discriminator 2 view .LVU206
 775:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
 629              		.loc 1 775 35 is_stmt 0 discriminator 2 view .LVU207
 630 0044 0133     		adds	r3, r3, #1
 631              	.LVL36:
 632              	.L45:
 775:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
 633              		.loc 1 775 19 is_stmt 1 discriminator 1 view .LVU208
 775:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
 634              		.loc 1 775 5 is_stmt 0 discriminator 1 view .LVU209
 635 0046 042B     		cmp	r3, #4
 636 0048 0DD8     		bhi	.L51
 777:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 637              		.loc 1 777 9 is_stmt 1 view .LVU210
 777:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 638              		.loc 1 777 25 is_stmt 0 view .LVU211
 639 004a 1A01     		lsls	r2, r3, #4
 777:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 640              		.loc 1 777 14 view .LVU212
 641 004c 00EB0311 		add	r1, r0, r3, lsl #4
 642              	.LVL37:
 780:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         desc->control_buffer_size = desc_bufsize;
 643              		.loc 1 780 9 is_stmt 1 view .LVU213
 780:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         desc->control_buffer_size = desc_bufsize;
 644              		.loc 1 780 22 is_stmt 0 view .LVU214
 645 0050 8450     		str	r4, [r0, r2]
 781:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         desc->buffer1_addr = (uint32_t)(&buf[num * maxsize]);
 646              		.loc 1 781 9 is_stmt 1 view .LVU215
 781:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         desc->buffer1_addr = (uint32_t)(&buf[num * maxsize]);
 647              		.loc 1 781 35 is_stmt 0 view .LVU216
 648 0052 4D60     		str	r5, [r1, #4]
 782:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 649              		.loc 1 782 9 is_stmt 1 view .LVU217
 782:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 650              		.loc 1 782 41 is_stmt 0 view .LVU218
 651 0054 40F2F452 		movw	r2, #1524
 652 0058 02FB0362 		mla	r2, r2, r3, r6
 782:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 653              		.loc 1 782 28 view .LVU219
 654 005c 8A60     		str	r2, [r1, #8]
 785:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             /* configure the next descriptor address */
 655              		.loc 1 785 9 is_stmt 1 view .LVU220
 785:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             /* configure the next descriptor address */
 656              		.loc 1 785 11 is_stmt 0 view .LVU221
 657 005e 032B     		cmp	r3, #3
 658 0060 ECD9     		bls	.L52
 791:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         }
 659              		.loc 1 791 13 is_stmt 1 view .LVU222
 791:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         }
ARM GAS  /tmp/ccWDJs20.s 			page 77


 660              		.loc 1 791 42 is_stmt 0 view .LVU223
 661 0062 C860     		str	r0, [r1, #12]
 662 0064 EEE7     		b	.L47
 663              	.LVL38:
 664              	.L51:
 794:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 665              		.loc 1 794 1 view .LVU224
 666 0066 70BC     		pop	{r4, r5, r6}
 667              	.LCFI3:
 668              		.cfi_restore 6
 669              		.cfi_restore 5
 670              		.cfi_restore 4
 671              		.cfi_def_cfa_offset 0
 672              	.LVL39:
 794:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 673              		.loc 1 794 1 view .LVU225
 674 0068 7047     		bx	lr
 675              	.L54:
 676 006a 00BF     		.align	2
 677              	.L53:
 678 006c 00000000 		.word	.LANCHOR2
 679 0070 00900240 		.word	1073909760
 680 0074 00000000 		.word	.LANCHOR4
 681 0078 00000000 		.word	rx_buff
 682 007c 00000000 		.word	.LANCHOR5
 683 0080 00000000 		.word	.LANCHOR6
 684 0084 00000000 		.word	.LANCHOR1
 685 0088 00000000 		.word	.LANCHOR3
 686 008c 00000000 		.word	tx_buff
 687              		.cfi_endproc
 688              	.LFE121:
 690              		.section	.text.enet_descriptors_ring_init,"ax",%progbits
 691              		.align	1
 692              		.global	enet_descriptors_ring_init
 693              		.syntax unified
 694              		.thumb
 695              		.thumb_func
 697              	enet_descriptors_ring_init:
 698              	.LVL40:
 699              	.LFB122:
 806:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     uint32_t num = 0U, count = 0U, maxsize = 0U;
 700              		.loc 1 806 1 is_stmt 1 view -0
 701              		.cfi_startproc
 702              		@ args = 0, pretend = 0, frame = 0
 703              		@ frame_needed = 0, uses_anonymous_args = 0
 704              		@ link register save eliminated.
 806:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     uint32_t num = 0U, count = 0U, maxsize = 0U;
 705              		.loc 1 806 1 is_stmt 0 view .LVU227
 706 0000 70B4     		push	{r4, r5, r6}
 707              	.LCFI4:
 708              		.cfi_def_cfa_offset 12
 709              		.cfi_offset 4, -12
 710              		.cfi_offset 5, -8
 711              		.cfi_offset 6, -4
 807:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     uint32_t desc_status = 0U, desc_bufsize = 0U;
 712              		.loc 1 807 5 is_stmt 1 view .LVU228
 713              	.LVL41:
ARM GAS  /tmp/ccWDJs20.s 			page 78


 808:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     enet_descriptors_struct *desc;
 714              		.loc 1 808 5 view .LVU229
 809:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     enet_descriptors_struct *desc_tab;
 715              		.loc 1 809 5 view .LVU230
 810:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     uint8_t *buf;
 716              		.loc 1 810 5 view .LVU231
 811:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 717              		.loc 1 811 5 view .LVU232
 814:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ENET_DMA_BCTL |= DMA_BCTL_DPSL(0);
 718              		.loc 1 814 5 view .LVU233
 814:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ENET_DMA_BCTL |= DMA_BCTL_DPSL(0);
 719              		.loc 1 814 19 is_stmt 0 view .LVU234
 720 0002 204B     		ldr	r3, .L66
 721 0004 1A68     		ldr	r2, [r3]
 722 0006 22F07C02 		bic	r2, r2, #124
 723 000a 1A60     		str	r2, [r3]
 815:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 724              		.loc 1 815 5 is_stmt 1 view .LVU235
 815:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 725              		.loc 1 815 19 is_stmt 0 view .LVU236
 726 000c 1A68     		ldr	r2, [r3]
 727 000e 1A60     		str	r2, [r3]
 818:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* save a copy of the DMA Tx descriptors */
 728              		.loc 1 818 5 is_stmt 1 view .LVU237
 818:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* save a copy of the DMA Tx descriptors */
 729              		.loc 1 818 7 is_stmt 0 view .LVU238
 730 0010 B0F5E00F 		cmp	r0, #7340032
 731 0014 10D0     		beq	.L63
 831:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         buf = &rx_buff[0][0];
 732              		.loc 1 831 9 is_stmt 1 view .LVU239
 733              	.LVL42:
 832:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         count = ENET_RXBUF_NUM;
 734              		.loc 1 832 9 view .LVU240
 833:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         maxsize = ENET_RXBUF_SIZE;
 735              		.loc 1 833 9 view .LVU241
 834:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 736              		.loc 1 834 9 view .LVU242
 837:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* set buffer1 size */
 737              		.loc 1 837 9 view .LVU243
 839:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 738              		.loc 1 839 9 view .LVU244
 842:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         dma_current_rxdesc = desc_tab;
 739              		.loc 1 842 9 view .LVU245
 842:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         dma_current_rxdesc = desc_tab;
 740              		.loc 1 842 28 is_stmt 0 view .LVU246
 741 0016 1C4B     		ldr	r3, .L66+4
 842:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         dma_current_rxdesc = desc_tab;
 742              		.loc 1 842 26 view .LVU247
 743 0018 1A4A     		ldr	r2, .L66
 744 001a D360     		str	r3, [r2, #12]
 843:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 745              		.loc 1 843 9 is_stmt 1 view .LVU248
 843:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 746              		.loc 1 843 28 is_stmt 0 view .LVU249
 747 001c 1B4A     		ldr	r2, .L66+8
 748 001e 1360     		str	r3, [r2]
 832:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         count = ENET_RXBUF_NUM;
ARM GAS  /tmp/ccWDJs20.s 			page 79


 749              		.loc 1 832 13 view .LVU250
 750 0020 1B4E     		ldr	r6, .L66+12
 831:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         buf = &rx_buff[0][0];
 751              		.loc 1 831 18 view .LVU251
 752 0022 9C46     		mov	ip, r3
 839:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 753              		.loc 1 839 22 view .LVU252
 754 0024 40F2F454 		movw	r4, #1524
 837:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* set buffer1 size */
 755              		.loc 1 837 21 view .LVU253
 756 0028 4FF00045 		mov	r5, #-2147483648
 757              	.LVL43:
 758              	.L57:
 845:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     dma_current_ptp_txdesc = NULL;
 759              		.loc 1 845 5 is_stmt 1 view .LVU254
 845:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     dma_current_ptp_txdesc = NULL;
 760              		.loc 1 845 28 is_stmt 0 view .LVU255
 761 002c 0023     		movs	r3, #0
 762 002e 194A     		ldr	r2, .L66+16
 763 0030 1360     		str	r3, [r2]
 846:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 764              		.loc 1 846 5 is_stmt 1 view .LVU256
 846:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 765              		.loc 1 846 28 is_stmt 0 view .LVU257
 766 0032 194A     		ldr	r2, .L66+20
 767 0034 1360     		str	r3, [r2]
 849:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
 768              		.loc 1 849 5 is_stmt 1 view .LVU258
 849:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
 769              		.loc 1 849 5 is_stmt 0 view .LVU259
 770 0036 0DE0     		b	.L58
 771              	.LVL44:
 772              	.L63:
 820:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         buf = &tx_buff[0][0];
 773              		.loc 1 820 9 is_stmt 1 view .LVU260
 821:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         count = ENET_TXBUF_NUM;
 774              		.loc 1 821 9 view .LVU261
 822:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         maxsize = ENET_TXBUF_SIZE;
 775              		.loc 1 822 9 view .LVU262
 823:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 776              		.loc 1 823 9 view .LVU263
 826:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         dma_current_txdesc = desc_tab;
 777              		.loc 1 826 9 view .LVU264
 826:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         dma_current_txdesc = desc_tab;
 778              		.loc 1 826 28 is_stmt 0 view .LVU265
 779 0038 184B     		ldr	r3, .L66+24
 826:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         dma_current_txdesc = desc_tab;
 780              		.loc 1 826 26 view .LVU266
 781 003a 124A     		ldr	r2, .L66
 782 003c 1361     		str	r3, [r2, #16]
 827:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     } else {
 783              		.loc 1 827 9 is_stmt 1 view .LVU267
 827:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     } else {
 784              		.loc 1 827 28 is_stmt 0 view .LVU268
 785 003e 184A     		ldr	r2, .L66+28
 786 0040 1360     		str	r3, [r2]
 821:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         count = ENET_TXBUF_NUM;
ARM GAS  /tmp/ccWDJs20.s 			page 80


 787              		.loc 1 821 13 view .LVU269
 788 0042 184E     		ldr	r6, .L66+32
 820:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         buf = &tx_buff[0][0];
 789              		.loc 1 820 18 view .LVU270
 790 0044 9C46     		mov	ip, r3
 808:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     enet_descriptors_struct *desc;
 791              		.loc 1 808 32 view .LVU271
 792 0046 0024     		movs	r4, #0
 808:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     enet_descriptors_struct *desc;
 793              		.loc 1 808 14 view .LVU272
 794 0048 2546     		mov	r5, r4
 795 004a EFE7     		b	.L57
 796              	.LVL45:
 797              	.L65:
 862:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             } else {
 798              		.loc 1 862 17 is_stmt 1 view .LVU273
 862:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             } else {
 799              		.loc 1 862 30 is_stmt 0 view .LVU274
 800 004c 45F40012 		orr	r2, r5, #2097152
 801 0050 0A60     		str	r2, [r1]
 802              	.L59:
 849:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
 803              		.loc 1 849 32 is_stmt 1 discriminator 2 view .LVU275
 849:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
 804              		.loc 1 849 35 is_stmt 0 discriminator 2 view .LVU276
 805 0052 0133     		adds	r3, r3, #1
 806              	.LVL46:
 807              	.L58:
 849:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
 808              		.loc 1 849 19 is_stmt 1 discriminator 1 view .LVU277
 849:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
 809              		.loc 1 849 5 is_stmt 0 discriminator 1 view .LVU278
 810 0054 042B     		cmp	r3, #4
 811 0056 13D8     		bhi	.L64
 851:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 812              		.loc 1 851 9 is_stmt 1 view .LVU279
 851:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 813              		.loc 1 851 25 is_stmt 0 view .LVU280
 814 0058 1A01     		lsls	r2, r3, #4
 851:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 815              		.loc 1 851 14 view .LVU281
 816 005a 0CEB0311 		add	r1, ip, r3, lsl #4
 817              	.LVL47:
 854:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         desc->control_buffer_size = desc_bufsize;
 818              		.loc 1 854 9 is_stmt 1 view .LVU282
 854:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         desc->control_buffer_size = desc_bufsize;
 819              		.loc 1 854 22 is_stmt 0 view .LVU283
 820 005e 4CF80250 		str	r5, [ip, r2]
 855:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         desc->buffer1_addr = (uint32_t)(&buf[num * maxsize]);
 821              		.loc 1 855 9 is_stmt 1 view .LVU284
 855:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         desc->buffer1_addr = (uint32_t)(&buf[num * maxsize]);
 822              		.loc 1 855 35 is_stmt 0 view .LVU285
 823 0062 4C60     		str	r4, [r1, #4]
 856:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 824              		.loc 1 856 9 is_stmt 1 view .LVU286
 856:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 825              		.loc 1 856 41 is_stmt 0 view .LVU287
ARM GAS  /tmp/ccWDJs20.s 			page 81


 826 0064 40F2F452 		movw	r2, #1524
 827 0068 02FB0362 		mla	r2, r2, r3, r6
 856:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 828              		.loc 1 856 28 view .LVU288
 829 006c 8A60     		str	r2, [r1, #8]
 859:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             if(ENET_DMA_TX == direction) {
 830              		.loc 1 859 9 is_stmt 1 view .LVU289
 859:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             if(ENET_DMA_TX == direction) {
 831              		.loc 1 859 11 is_stmt 0 view .LVU290
 832 006e 042B     		cmp	r3, #4
 833 0070 EFD1     		bne	.L59
 860:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 /* configure transmit end of ring mode */
 834              		.loc 1 860 13 is_stmt 1 view .LVU291
 860:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 /* configure transmit end of ring mode */
 835              		.loc 1 860 15 is_stmt 0 view .LVU292
 836 0072 B0F5E00F 		cmp	r0, #7340032
 837 0076 E9D0     		beq	.L65
 865:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             }
 838              		.loc 1 865 17 is_stmt 1 view .LVU293
 865:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             }
 839              		.loc 1 865 43 is_stmt 0 view .LVU294
 840 0078 44F40042 		orr	r2, r4, #32768
 841 007c 4A60     		str	r2, [r1, #4]
 842 007e E8E7     		b	.L59
 843              	.LVL48:
 844              	.L64:
 869:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 845              		.loc 1 869 1 view .LVU295
 846 0080 70BC     		pop	{r4, r5, r6}
 847              	.LCFI5:
 848              		.cfi_restore 6
 849              		.cfi_restore 5
 850              		.cfi_restore 4
 851              		.cfi_def_cfa_offset 0
 852              	.LVL49:
 869:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 853              		.loc 1 869 1 view .LVU296
 854 0082 7047     		bx	lr
 855              	.L67:
 856              		.align	2
 857              	.L66:
 858 0084 00900240 		.word	1073909760
 859 0088 00000000 		.word	.LANCHOR2
 860 008c 00000000 		.word	.LANCHOR4
 861 0090 00000000 		.word	rx_buff
 862 0094 00000000 		.word	.LANCHOR5
 863 0098 00000000 		.word	.LANCHOR6
 864 009c 00000000 		.word	.LANCHOR1
 865 00a0 00000000 		.word	.LANCHOR3
 866 00a4 00000000 		.word	tx_buff
 867              		.cfi_endproc
 868              	.LFE122:
 870              		.section	.text.enet_frame_receive,"ax",%progbits
 871              		.align	1
 872              		.global	enet_frame_receive
 873              		.syntax unified
 874              		.thumb
ARM GAS  /tmp/ccWDJs20.s 			page 82


 875              		.thumb_func
 877              	enet_frame_receive:
 878              	.LVL50:
 879              	.LFB123:
 879:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     uint32_t offset = 0U, size = 0U;
 880              		.loc 1 879 1 is_stmt 1 view -0
 881              		.cfi_startproc
 882              		@ args = 0, pretend = 0, frame = 0
 883              		@ frame_needed = 0, uses_anonymous_args = 0
 884              		@ link register save eliminated.
 880:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 885              		.loc 1 880 5 view .LVU298
 883:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         return ERROR;
 886              		.loc 1 883 5 view .LVU299
 883:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         return ERROR;
 887              		.loc 1 883 46 is_stmt 0 view .LVU300
 888 0000 2C4B     		ldr	r3, .L85
 889 0002 1B68     		ldr	r3, [r3]
 890 0004 1B68     		ldr	r3, [r3]
 883:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         return ERROR;
 891              		.loc 1 883 7 view .LVU301
 892 0006 002B     		cmp	r3, #0
 893 0008 4CDB     		blt	.L77
 879:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     uint32_t offset = 0U, size = 0U;
 894              		.loc 1 879 1 view .LVU302
 895 000a 10B4     		push	{r4}
 896              	.LCFI6:
 897              		.cfi_def_cfa_offset 4
 898              		.cfi_offset 4, -4
 889:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* if no error occurs, and the frame uses only one descriptor */
 899              		.loc 1 889 5 is_stmt 1 view .LVU303
 889:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* if no error occurs, and the frame uses only one descriptor */
 900              		.loc 1 889 7 is_stmt 0 view .LVU304
 901 000c E8B1     		cbz	r0, .L70
 891:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 (((uint32_t)RESET) != (dma_current_rxdesc->status & ENET_RDES0_LDES)) &&
 902              		.loc 1 891 9 is_stmt 1 view .LVU305
 892:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 (((uint32_t)RESET) != (dma_current_rxdesc->status & ENET_RDES0_FDES))) {
 903              		.loc 1 892 87 is_stmt 0 view .LVU306
 904 000e 03F40342 		and	r2, r3, #33536
 891:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 (((uint32_t)RESET) != (dma_current_rxdesc->status & ENET_RDES0_LDES)) &&
 905              		.loc 1 891 11 view .LVU307
 906 0012 B2F5407F 		cmp	r2, #768
 907 0016 47D1     		bne	.L78
 895:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             size = size - 4U;
 908              		.loc 1 895 13 is_stmt 1 view .LVU308
 895:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             size = size - 4U;
 909              		.loc 1 895 18 is_stmt 0 view .LVU309
 910 0018 C3F30D42 		ubfx	r2, r3, #16, #14
 911              	.LVL51:
 896:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 912              		.loc 1 896 13 is_stmt 1 view .LVU310
 896:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 913              		.loc 1 896 18 is_stmt 0 view .LVU311
 914 001c A2F1040C 		sub	ip, r2, #4
 915              	.LVL52:
 899:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 size = size + 4U;
 916              		.loc 1 899 13 is_stmt 1 view .LVU312
ARM GAS  /tmp/ccWDJs20.s 			page 83


 899:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 size = size + 4U;
 917              		.loc 1 899 27 is_stmt 0 view .LVU313
 918 0020 254C     		ldr	r4, .L85+4
 919 0022 2468     		ldr	r4, [r4]
 899:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 size = size + 4U;
 920              		.loc 1 899 15 view .LVU314
 921 0024 14F0007F 		tst	r4, #33554432
 922 0028 03D0     		beq	.L71
 899:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 size = size + 4U;
 923              		.loc 1 899 62 discriminator 1 view .LVU315
 924 002a 13F0200F 		tst	r3, #32
 925 002e 00D0     		beq	.L71
 900:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             }
 926              		.loc 1 900 22 view .LVU316
 927 0030 9446     		mov	ip, r2
 928              	.LVL53:
 929              	.L71:
 904:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 return ERROR;
 930              		.loc 1 904 13 is_stmt 1 view .LVU317
 904:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 return ERROR;
 931              		.loc 1 904 15 is_stmt 0 view .LVU318
 932 0032 8C45     		cmp	ip, r1
 933 0034 3CD8     		bhi	.L80
 909:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 (*(buffer + offset)) = (*(__IO uint8_t *)(uint32_t)((dma_current_rxdesc->buffer1_ad
 934              		.loc 1 909 24 view .LVU319
 935 0036 0023     		movs	r3, #0
 936 0038 05E0     		b	.L72
 937              	.LVL54:
 938              	.L73:
 910:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             }
 939              		.loc 1 910 17 is_stmt 1 discriminator 3 view .LVU320
 910:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             }
 940              		.loc 1 910 88 is_stmt 0 discriminator 3 view .LVU321
 941 003a 1E4A     		ldr	r2, .L85
 942 003c 1268     		ldr	r2, [r2]
 943 003e 9268     		ldr	r2, [r2, #8]
 910:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             }
 944              		.loc 1 910 41 discriminator 3 view .LVU322
 945 0040 D25C     		ldrb	r2, [r2, r3]	@ zero_extendqisi2
 910:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             }
 946              		.loc 1 910 38 discriminator 3 view .LVU323
 947 0042 C254     		strb	r2, [r0, r3]
 909:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 (*(buffer + offset)) = (*(__IO uint8_t *)(uint32_t)((dma_current_rxdesc->buffer1_ad
 948              		.loc 1 909 45 is_stmt 1 discriminator 3 view .LVU324
 909:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 (*(buffer + offset)) = (*(__IO uint8_t *)(uint32_t)((dma_current_rxdesc->buffer1_ad
 949              		.loc 1 909 51 is_stmt 0 discriminator 3 view .LVU325
 950 0044 0133     		adds	r3, r3, #1
 951              	.LVL55:
 952              	.L72:
 909:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 (*(buffer + offset)) = (*(__IO uint8_t *)(uint32_t)((dma_current_rxdesc->buffer1_ad
 953              		.loc 1 909 30 is_stmt 1 discriminator 1 view .LVU326
 909:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 (*(buffer + offset)) = (*(__IO uint8_t *)(uint32_t)((dma_current_rxdesc->buffer1_ad
 954              		.loc 1 909 13 is_stmt 0 discriminator 1 view .LVU327
 955 0046 6345     		cmp	r3, ip
 956 0048 F7D3     		bcc	.L73
 957              	.LVL56:
 958              	.L70:
ARM GAS  /tmp/ccWDJs20.s 			page 84


 919:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 959              		.loc 1 919 5 is_stmt 1 view .LVU328
 919:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 960              		.loc 1 919 23 is_stmt 0 view .LVU329
 961 004a 1A4B     		ldr	r3, .L85
 962 004c 1B68     		ldr	r3, [r3]
 919:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 963              		.loc 1 919 32 view .LVU330
 964 004e 4FF00042 		mov	r2, #-2147483648
 965 0052 1A60     		str	r2, [r3]
 922:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* clear RBU flag */
 966              		.loc 1 922 5 is_stmt 1 view .LVU331
 922:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* clear RBU flag */
 967              		.loc 1 922 28 is_stmt 0 view .LVU332
 968 0054 194B     		ldr	r3, .L85+8
 969 0056 5B69     		ldr	r3, [r3, #20]
 922:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* clear RBU flag */
 970              		.loc 1 922 7 view .LVU333
 971 0058 13F0800F 		tst	r3, #128
 972 005c 04D0     		beq	.L74
 924:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* resume DMA reception by writing to the RPEN register*/
 973              		.loc 1 924 9 is_stmt 1 view .LVU334
 924:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* resume DMA reception by writing to the RPEN register*/
 974              		.loc 1 924 23 is_stmt 0 view .LVU335
 975 005e 174B     		ldr	r3, .L85+8
 976 0060 8022     		movs	r2, #128
 977 0062 5A61     		str	r2, [r3, #20]
 926:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 978              		.loc 1 926 9 is_stmt 1 view .LVU336
 926:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 979              		.loc 1 926 23 is_stmt 0 view .LVU337
 980 0064 0022     		movs	r2, #0
 981 0066 9A60     		str	r2, [r3, #8]
 982              	.L74:
 931:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         dma_current_rxdesc = (enet_descriptors_struct *)(dma_current_rxdesc->buffer2_next_desc_addr
 983              		.loc 1 931 5 is_stmt 1 view .LVU338
 931:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         dma_current_rxdesc = (enet_descriptors_struct *)(dma_current_rxdesc->buffer2_next_desc_addr
 984              		.loc 1 931 46 is_stmt 0 view .LVU339
 985 0068 124B     		ldr	r3, .L85
 986 006a 1B68     		ldr	r3, [r3]
 987 006c 5A68     		ldr	r2, [r3, #4]
 931:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         dma_current_rxdesc = (enet_descriptors_struct *)(dma_current_rxdesc->buffer2_next_desc_addr
 988              		.loc 1 931 7 view .LVU340
 989 006e 12F4804F 		tst	r2, #16384
 990 0072 04D0     		beq	.L75
 932:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     } else {
 991              		.loc 1 932 9 is_stmt 1 view .LVU341
 932:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     } else {
 992              		.loc 1 932 76 is_stmt 0 view .LVU342
 993 0074 DA68     		ldr	r2, [r3, #12]
 932:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     } else {
 994              		.loc 1 932 28 view .LVU343
 995 0076 0F4B     		ldr	r3, .L85
 996 0078 1A60     		str	r2, [r3]
 944:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 997              		.loc 1 944 12 view .LVU344
 998 007a 0120     		movs	r0, #1
ARM GAS  /tmp/ccWDJs20.s 			page 85


 999              	.LVL57:
 944:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 1000              		.loc 1 944 12 view .LVU345
 1001 007c 15E0     		b	.L69
 1002              	.LVL58:
 1003              	.L75:
 935:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             /* if is the last descriptor in table, the next descriptor is the table header */
 1004              		.loc 1 935 9 is_stmt 1 view .LVU346
 935:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             /* if is the last descriptor in table, the next descriptor is the table header */
 1005              		.loc 1 935 11 is_stmt 0 view .LVU347
 1006 007e 12F4004F 		tst	r2, #32768
 1007 0082 05D0     		beq	.L76
 937:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         } else {
 1008              		.loc 1 937 13 is_stmt 1 view .LVU348
 937:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         } else {
 1009              		.loc 1 937 62 is_stmt 0 view .LVU349
 1010 0084 0D4B     		ldr	r3, .L85+8
 1011 0086 DA68     		ldr	r2, [r3, #12]
 937:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         } else {
 1012              		.loc 1 937 32 view .LVU350
 1013 0088 0A4B     		ldr	r3, .L85
 1014 008a 1A60     		str	r2, [r3]
 944:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 1015              		.loc 1 944 12 view .LVU351
 1016 008c 0120     		movs	r0, #1
 1017              	.LVL59:
 944:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 1018              		.loc 1 944 12 view .LVU352
 1019 008e 0CE0     		b	.L69
 1020              	.LVL60:
 1021              	.L76:
 940:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         }
 1022              		.loc 1 940 13 is_stmt 1 view .LVU353
 940:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         }
 1023              		.loc 1 940 125 is_stmt 0 view .LVU354
 1024 0090 0A4A     		ldr	r2, .L85+8
 1025 0092 1268     		ldr	r2, [r2]
 1026 0094 C2F38402 		ubfx	r2, r2, #2, #5
 940:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         }
 1027              		.loc 1 940 61 view .LVU355
 1028 0098 1344     		add	r3, r3, r2
 1029 009a 1033     		adds	r3, r3, #16
 940:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         }
 1030              		.loc 1 940 32 view .LVU356
 1031 009c 054A     		ldr	r2, .L85
 1032 009e 1360     		str	r3, [r2]
 944:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 1033              		.loc 1 944 12 view .LVU357
 1034 00a0 0120     		movs	r0, #1
 1035              	.LVL61:
 944:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 1036              		.loc 1 944 12 view .LVU358
 1037 00a2 02E0     		b	.L69
 1038              	.LVL62:
 1039              	.L77:
 1040              	.LCFI7:
 1041              		.cfi_def_cfa_offset 0
ARM GAS  /tmp/ccWDJs20.s 			page 86


 1042              		.cfi_restore 4
 884:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 1043              		.loc 1 884 16 view .LVU359
 1044 00a4 0020     		movs	r0, #0
 1045              	.LVL63:
 945:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 1046              		.loc 1 945 1 view .LVU360
 1047 00a6 7047     		bx	lr
 1048              	.LVL64:
 1049              	.L78:
 1050              	.LCFI8:
 1051              		.cfi_def_cfa_offset 4
 1052              		.cfi_offset 4, -4
 915:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         }
 1053              		.loc 1 915 20 view .LVU361
 1054 00a8 0020     		movs	r0, #0
 1055              	.LVL65:
 1056              	.L69:
 945:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 1057              		.loc 1 945 1 view .LVU362
 1058 00aa 5DF8044B 		ldr	r4, [sp], #4
 1059              	.LCFI9:
 1060              		.cfi_remember_state
 1061              		.cfi_restore 4
 1062              		.cfi_def_cfa_offset 0
 1063 00ae 7047     		bx	lr
 1064              	.LVL66:
 1065              	.L80:
 1066              	.LCFI10:
 1067              		.cfi_restore_state
 905:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             }
 1068              		.loc 1 905 24 view .LVU363
 1069 00b0 0020     		movs	r0, #0
 1070              	.LVL67:
 905:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             }
 1071              		.loc 1 905 24 view .LVU364
 1072 00b2 FAE7     		b	.L69
 1073              	.L86:
 1074              		.align	2
 1075              	.L85:
 1076 00b4 00000000 		.word	.LANCHOR4
 1077 00b8 00800240 		.word	1073905664
 1078 00bc 00900240 		.word	1073909760
 1079              		.cfi_endproc
 1080              	.LFE123:
 1082              		.section	.text.enet_frame_transmit,"ax",%progbits
 1083              		.align	1
 1084              		.global	enet_frame_transmit
 1085              		.syntax unified
 1086              		.thumb
 1087              		.thumb_func
 1089              	enet_frame_transmit:
 1090              	.LVL68:
 1091              	.LFB124:
 956:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     uint32_t offset = 0U;
 1092              		.loc 1 956 1 is_stmt 1 view -0
 1093              		.cfi_startproc
ARM GAS  /tmp/ccWDJs20.s 			page 87


 1094              		@ args = 0, pretend = 0, frame = 0
 1095              		@ frame_needed = 0, uses_anonymous_args = 0
 1096              		@ link register save eliminated.
 957:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     uint32_t dma_tbu_flag, dma_tu_flag;
 1097              		.loc 1 957 5 view .LVU366
 958:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 1098              		.loc 1 958 5 view .LVU367
 961:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         return ERROR;
 1099              		.loc 1 961 5 view .LVU368
 961:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         return ERROR;
 1100              		.loc 1 961 46 is_stmt 0 view .LVU369
 1101 0000 284B     		ldr	r3, .L99
 1102 0002 1B68     		ldr	r3, [r3]
 1103 0004 1B68     		ldr	r3, [r3]
 961:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         return ERROR;
 1104              		.loc 1 961 7 view .LVU370
 1105 0006 002B     		cmp	r3, #0
 1106 0008 48DB     		blt	.L96
 966:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         return ERROR;
 1107              		.loc 1 966 5 is_stmt 1 view .LVU371
 966:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         return ERROR;
 1108              		.loc 1 966 7 is_stmt 0 view .LVU372
 1109 000a 40F2F453 		movw	r3, #1524
 1110 000e 9942     		cmp	r1, r3
 1111 0010 46D8     		bhi	.L97
 971:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* copy frame data from application buffer to Tx buffer */
 1112              		.loc 1 971 5 is_stmt 1 view .LVU373
 971:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* copy frame data from application buffer to Tx buffer */
 1113              		.loc 1 971 7 is_stmt 0 view .LVU374
 1114 0012 58B1     		cbz	r0, .L90
 973:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             (*(__IO uint8_t *)(uint32_t)((dma_current_txdesc->buffer1_addr) + offset)) = (*(buffer 
 1115              		.loc 1 973 20 view .LVU375
 1116 0014 0023     		movs	r3, #0
 1117 0016 07E0     		b	.L89
 1118              	.LVL69:
 1119              	.L91:
 974:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         }
 1120              		.loc 1 974 13 is_stmt 1 discriminator 3 view .LVU376
 974:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         }
 1121              		.loc 1 974 61 is_stmt 0 discriminator 3 view .LVU377
 1122 0018 224A     		ldr	r2, .L99
 1123 001a 1268     		ldr	r2, [r2]
 1124 001c 9268     		ldr	r2, [r2, #8]
 974:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         }
 1125              		.loc 1 974 91 discriminator 3 view .LVU378
 1126 001e 10F803C0 		ldrb	ip, [r0, r3]	@ zero_extendqisi2
 974:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         }
 1127              		.loc 1 974 88 discriminator 3 view .LVU379
 1128 0022 02F803C0 		strb	ip, [r2, r3]
 973:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             (*(__IO uint8_t *)(uint32_t)((dma_current_txdesc->buffer1_addr) + offset)) = (*(buffer 
 1129              		.loc 1 973 43 is_stmt 1 discriminator 3 view .LVU380
 973:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             (*(__IO uint8_t *)(uint32_t)((dma_current_txdesc->buffer1_addr) + offset)) = (*(buffer 
 1130              		.loc 1 973 49 is_stmt 0 discriminator 3 view .LVU381
 1131 0026 0133     		adds	r3, r3, #1
 1132              	.LVL70:
 1133              	.L89:
 973:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             (*(__IO uint8_t *)(uint32_t)((dma_current_txdesc->buffer1_addr) + offset)) = (*(buffer 
ARM GAS  /tmp/ccWDJs20.s 			page 88


 1134              		.loc 1 973 26 is_stmt 1 discriminator 1 view .LVU382
 973:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             (*(__IO uint8_t *)(uint32_t)((dma_current_txdesc->buffer1_addr) + offset)) = (*(buffer 
 1135              		.loc 1 973 9 is_stmt 0 discriminator 1 view .LVU383
 1136 0028 8B42     		cmp	r3, r1
 1137 002a F5D3     		bcc	.L91
 1138              	.LVL71:
 1139              	.L90:
 979:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* set the segment of frame, frame is transmitted in one descriptor */
 1140              		.loc 1 979 5 is_stmt 1 view .LVU384
 979:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* set the segment of frame, frame is transmitted in one descriptor */
 1141              		.loc 1 979 23 is_stmt 0 view .LVU385
 1142 002c 1D48     		ldr	r0, .L99
 1143              	.LVL72:
 979:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* set the segment of frame, frame is transmitted in one descriptor */
 1144              		.loc 1 979 23 view .LVU386
 1145 002e 0368     		ldr	r3, [r0]
 979:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* set the segment of frame, frame is transmitted in one descriptor */
 1146              		.loc 1 979 45 view .LVU387
 1147 0030 5960     		str	r1, [r3, #4]
 981:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* enable the DMA transmission */
 1148              		.loc 1 981 5 is_stmt 1 view .LVU388
 981:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* enable the DMA transmission */
 1149              		.loc 1 981 32 is_stmt 0 view .LVU389
 1150 0032 1A68     		ldr	r2, [r3]
 1151 0034 42F04052 		orr	r2, r2, #805306368
 1152 0038 1A60     		str	r2, [r3]
 983:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 1153              		.loc 1 983 5 is_stmt 1 view .LVU390
 983:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 1154              		.loc 1 983 32 is_stmt 0 view .LVU391
 1155 003a 0268     		ldr	r2, [r0]
 1156 003c 1368     		ldr	r3, [r2]
 1157 003e 43F00043 		orr	r3, r3, #-2147483648
 1158 0042 1360     		str	r3, [r2]
 986:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     dma_tu_flag = (ENET_DMA_STAT & ENET_DMA_STAT_TU);
 1159              		.loc 1 986 5 is_stmt 1 view .LVU392
 986:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     dma_tu_flag = (ENET_DMA_STAT & ENET_DMA_STAT_TU);
 1160              		.loc 1 986 21 is_stmt 0 view .LVU393
 1161 0044 184A     		ldr	r2, .L99+4
 1162 0046 5369     		ldr	r3, [r2, #20]
 1163              	.LVL73:
 987:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 1164              		.loc 1 987 5 is_stmt 1 view .LVU394
 987:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 1165              		.loc 1 987 20 is_stmt 0 view .LVU395
 1166 0048 5269     		ldr	r2, [r2, #20]
 987:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 1167              		.loc 1 987 17 view .LVU396
 1168 004a 02F02002 		and	r2, r2, #32
 1169              	.LVL74:
 989:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* clear TBU and TU flag */
 1170              		.loc 1 989 5 is_stmt 1 view .LVU397
 989:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* clear TBU and TU flag */
 1171              		.loc 1 989 7 is_stmt 0 view .LVU398
 1172 004e 13F00403 		ands	r3, r3, #4
 1173              	.LVL75:
 989:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* clear TBU and TU flag */
ARM GAS  /tmp/ccWDJs20.s 			page 89


 1174              		.loc 1 989 7 view .LVU399
 1175 0052 00D1     		bne	.L92
 989:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* clear TBU and TU flag */
 1176              		.loc 1 989 32 discriminator 1 view .LVU400
 1177 0054 22B1     		cbz	r2, .L93
 1178              	.L92:
 991:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* resume DMA transmission by writing to the TPEN register*/
 1179              		.loc 1 991 9 is_stmt 1 view .LVU401
 991:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* resume DMA transmission by writing to the TPEN register*/
 1180              		.loc 1 991 39 is_stmt 0 view .LVU402
 1181 0056 1343     		orrs	r3, r3, r2
 1182              	.LVL76:
 991:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* resume DMA transmission by writing to the TPEN register*/
 1183              		.loc 1 991 23 view .LVU403
 1184 0058 134A     		ldr	r2, .L99+4
 1185              	.LVL77:
 991:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* resume DMA transmission by writing to the TPEN register*/
 1186              		.loc 1 991 23 view .LVU404
 1187 005a 5361     		str	r3, [r2, #20]
 993:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 1188              		.loc 1 993 9 is_stmt 1 view .LVU405
 993:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 1189              		.loc 1 993 23 is_stmt 0 view .LVU406
 1190 005c 0023     		movs	r3, #0
 1191 005e 5360     		str	r3, [r2, #4]
 1192              	.L93:
 998:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         dma_current_txdesc = (enet_descriptors_struct *)(dma_current_txdesc->buffer2_next_desc_addr
 1193              		.loc 1 998 5 is_stmt 1 view .LVU407
 998:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         dma_current_txdesc = (enet_descriptors_struct *)(dma_current_txdesc->buffer2_next_desc_addr
 1194              		.loc 1 998 46 is_stmt 0 view .LVU408
 1195 0060 104B     		ldr	r3, .L99
 1196 0062 1B68     		ldr	r3, [r3]
 1197 0064 1A68     		ldr	r2, [r3]
 998:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         dma_current_txdesc = (enet_descriptors_struct *)(dma_current_txdesc->buffer2_next_desc_addr
 1198              		.loc 1 998 7 view .LVU409
 1199 0066 12F4801F 		tst	r2, #1048576
 1200 006a 04D0     		beq	.L94
 999:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     } else {
 1201              		.loc 1 999 9 is_stmt 1 view .LVU410
 999:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     } else {
 1202              		.loc 1 999 76 is_stmt 0 view .LVU411
 1203 006c DA68     		ldr	r2, [r3, #12]
 999:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     } else {
 1204              		.loc 1 999 28 view .LVU412
 1205 006e 0D4B     		ldr	r3, .L99
 1206 0070 1A60     		str	r2, [r3]
1011:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 1207              		.loc 1 1011 12 view .LVU413
 1208 0072 0120     		movs	r0, #1
 1209 0074 7047     		bx	lr
 1210              	.L94:
1002:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             /* if is the last descriptor in table, the next descriptor is the table header */
 1211              		.loc 1 1002 9 is_stmt 1 view .LVU414
1002:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             /* if is the last descriptor in table, the next descriptor is the table header */
 1212              		.loc 1 1002 11 is_stmt 0 view .LVU415
 1213 0076 12F4001F 		tst	r2, #2097152
 1214 007a 05D0     		beq	.L95
ARM GAS  /tmp/ccWDJs20.s 			page 90


1004:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         } else {
 1215              		.loc 1 1004 13 is_stmt 1 view .LVU416
1004:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         } else {
 1216              		.loc 1 1004 62 is_stmt 0 view .LVU417
 1217 007c 0A4B     		ldr	r3, .L99+4
 1218 007e 1A69     		ldr	r2, [r3, #16]
1004:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         } else {
 1219              		.loc 1 1004 32 view .LVU418
 1220 0080 084B     		ldr	r3, .L99
 1221 0082 1A60     		str	r2, [r3]
1011:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 1222              		.loc 1 1011 12 view .LVU419
 1223 0084 0120     		movs	r0, #1
 1224 0086 7047     		bx	lr
 1225              	.L95:
1007:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         }
 1226              		.loc 1 1007 13 is_stmt 1 view .LVU420
1007:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         }
 1227              		.loc 1 1007 125 is_stmt 0 view .LVU421
 1228 0088 074A     		ldr	r2, .L99+4
 1229 008a 1268     		ldr	r2, [r2]
 1230 008c C2F38402 		ubfx	r2, r2, #2, #5
1007:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         }
 1231              		.loc 1 1007 61 view .LVU422
 1232 0090 1344     		add	r3, r3, r2
 1233 0092 1033     		adds	r3, r3, #16
1007:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         }
 1234              		.loc 1 1007 32 view .LVU423
 1235 0094 034A     		ldr	r2, .L99
 1236 0096 1360     		str	r3, [r2]
1011:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 1237              		.loc 1 1011 12 view .LVU424
 1238 0098 0120     		movs	r0, #1
 1239 009a 7047     		bx	lr
 1240              	.LVL78:
 1241              	.L96:
 962:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 1242              		.loc 1 962 16 view .LVU425
 1243 009c 0020     		movs	r0, #0
 1244              	.LVL79:
 962:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 1245              		.loc 1 962 16 view .LVU426
 1246 009e 7047     		bx	lr
 1247              	.LVL80:
 1248              	.L97:
 967:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 1249              		.loc 1 967 16 view .LVU427
 1250 00a0 0020     		movs	r0, #0
 1251              	.LVL81:
1012:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 1252              		.loc 1 1012 1 view .LVU428
 1253 00a2 7047     		bx	lr
 1254              	.L100:
 1255              		.align	2
 1256              	.L99:
 1257 00a4 00000000 		.word	.LANCHOR3
 1258 00a8 00900240 		.word	1073909760
ARM GAS  /tmp/ccWDJs20.s 			page 91


 1259              		.cfi_endproc
 1260              	.LFE124:
 1262              		.section	.text.enet_transmit_checksum_config,"ax",%progbits
 1263              		.align	1
 1264              		.global	enet_transmit_checksum_config
 1265              		.syntax unified
 1266              		.thumb
 1267              		.thumb_func
 1269              	enet_transmit_checksum_config:
 1270              	.LVL82:
 1271              	.LFB125:
1027:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     desc->status &= ~ENET_TDES0_CM;
 1272              		.loc 1 1027 1 is_stmt 1 view -0
 1273              		.cfi_startproc
 1274              		@ args = 0, pretend = 0, frame = 0
 1275              		@ frame_needed = 0, uses_anonymous_args = 0
 1276              		@ link register save eliminated.
1028:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     desc->status |= checksum;
 1277              		.loc 1 1028 5 view .LVU430
1028:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     desc->status |= checksum;
 1278              		.loc 1 1028 18 is_stmt 0 view .LVU431
 1279 0000 0368     		ldr	r3, [r0]
 1280 0002 23F44003 		bic	r3, r3, #12582912
 1281 0006 0360     		str	r3, [r0]
1029:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 1282              		.loc 1 1029 5 is_stmt 1 view .LVU432
1029:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 1283              		.loc 1 1029 18 is_stmt 0 view .LVU433
 1284 0008 0B43     		orrs	r3, r3, r1
 1285 000a 0360     		str	r3, [r0]
1030:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 1286              		.loc 1 1030 1 view .LVU434
 1287 000c 7047     		bx	lr
 1288              		.cfi_endproc
 1289              	.LFE125:
 1291              		.section	.text.enet_mac_address_set,"ax",%progbits
 1292              		.align	1
 1293              		.global	enet_mac_address_set
 1294              		.syntax unified
 1295              		.thumb
 1296              		.thumb_func
 1298              	enet_mac_address_set:
 1299              	.LVL83:
 1300              	.LFB128:
1070:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     REG32(ENET_ADDRH_BASE + (uint32_t)mac_addr) = ENET_SET_MACADDRH(paddr);
 1301              		.loc 1 1070 1 is_stmt 1 view -0
 1302              		.cfi_startproc
 1303              		@ args = 0, pretend = 0, frame = 0
 1304              		@ frame_needed = 0, uses_anonymous_args = 0
 1305              		@ link register save eliminated.
1071:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     REG32(ENET_ADDRL_BASE + (uint32_t)mac_addr) = ENET_SET_MACADDRL(paddr);
 1306              		.loc 1 1071 5 view .LVU436
1071:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     REG32(ENET_ADDRL_BASE + (uint32_t)mac_addr) = ENET_SET_MACADDRL(paddr);
 1307              		.loc 1 1071 51 is_stmt 0 view .LVU437
 1308 0000 4A79     		ldrb	r2, [r1, #5]	@ zero_extendqisi2
 1309 0002 0B79     		ldrb	r3, [r1, #4]	@ zero_extendqisi2
 1310 0004 43EA0223 		orr	r3, r3, r2, lsl #8
ARM GAS  /tmp/ccWDJs20.s 			page 92


1071:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     REG32(ENET_ADDRL_BASE + (uint32_t)mac_addr) = ENET_SET_MACADDRL(paddr);
 1311              		.loc 1 1071 49 view .LVU438
 1312 0008 074A     		ldr	r2, .L103
 1313 000a 8350     		str	r3, [r0, r2]
1072:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 1314              		.loc 1 1072 5 is_stmt 1 view .LVU439
1072:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 1315              		.loc 1 1072 51 is_stmt 0 view .LVU440
 1316 000c CA78     		ldrb	r2, [r1, #3]	@ zero_extendqisi2
 1317 000e 8B78     		ldrb	r3, [r1, #2]	@ zero_extendqisi2
 1318 0010 1B04     		lsls	r3, r3, #16
 1319 0012 43EA0263 		orr	r3, r3, r2, lsl #24
 1320 0016 4A78     		ldrb	r2, [r1, #1]	@ zero_extendqisi2
 1321 0018 43EA0223 		orr	r3, r3, r2, lsl #8
 1322 001c 0A78     		ldrb	r2, [r1]	@ zero_extendqisi2
 1323 001e 1343     		orrs	r3, r3, r2
1072:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 1324              		.loc 1 1072 49 view .LVU441
 1325 0020 024A     		ldr	r2, .L103+4
 1326 0022 8350     		str	r3, [r0, r2]
1073:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 1327              		.loc 1 1073 1 view .LVU442
 1328 0024 7047     		bx	lr
 1329              	.L104:
 1330 0026 00BF     		.align	2
 1331              	.L103:
 1332 0028 40800240 		.word	1073905728
 1333 002c 44800240 		.word	1073905732
 1334              		.cfi_endproc
 1335              	.LFE128:
 1337              		.section	.text.enet_mac_address_get,"ax",%progbits
 1338              		.align	1
 1339              		.global	enet_mac_address_get
 1340              		.syntax unified
 1341              		.thumb
 1342              		.thumb_func
 1344              	enet_mac_address_get:
 1345              	.LVL84:
 1346              	.LFB129:
1088:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     paddr[0] = ENET_GET_MACADDR(mac_addr, 0U);
 1347              		.loc 1 1088 1 is_stmt 1 view -0
 1348              		.cfi_startproc
 1349              		@ args = 0, pretend = 0, frame = 0
 1350              		@ frame_needed = 0, uses_anonymous_args = 0
 1351              		@ link register save eliminated.
1089:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     paddr[1] = ENET_GET_MACADDR(mac_addr, 1U);
 1352              		.loc 1 1089 5 view .LVU444
1089:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     paddr[1] = ENET_GET_MACADDR(mac_addr, 1U);
 1353              		.loc 1 1089 16 is_stmt 0 view .LVU445
 1354 0000 0A4B     		ldr	r3, .L106
 1355 0002 C258     		ldr	r2, [r0, r3]
1089:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     paddr[1] = ENET_GET_MACADDR(mac_addr, 1U);
 1356              		.loc 1 1089 14 view .LVU446
 1357 0004 0A70     		strb	r2, [r1]
1090:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     paddr[2] = ENET_GET_MACADDR(mac_addr, 2U);
 1358              		.loc 1 1090 5 is_stmt 1 view .LVU447
1090:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     paddr[2] = ENET_GET_MACADDR(mac_addr, 2U);
ARM GAS  /tmp/ccWDJs20.s 			page 93


 1359              		.loc 1 1090 16 is_stmt 0 view .LVU448
 1360 0006 C258     		ldr	r2, [r0, r3]
 1361 0008 C2F30722 		ubfx	r2, r2, #8, #8
1090:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     paddr[2] = ENET_GET_MACADDR(mac_addr, 2U);
 1362              		.loc 1 1090 14 view .LVU449
 1363 000c 4A70     		strb	r2, [r1, #1]
1091:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     paddr[3] = ENET_GET_MACADDR(mac_addr, 3U);
 1364              		.loc 1 1091 5 is_stmt 1 view .LVU450
1091:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     paddr[3] = ENET_GET_MACADDR(mac_addr, 3U);
 1365              		.loc 1 1091 16 is_stmt 0 view .LVU451
 1366 000e C258     		ldr	r2, [r0, r3]
 1367 0010 C2F30742 		ubfx	r2, r2, #16, #8
1091:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     paddr[3] = ENET_GET_MACADDR(mac_addr, 3U);
 1368              		.loc 1 1091 14 view .LVU452
 1369 0014 8A70     		strb	r2, [r1, #2]
1092:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     paddr[4] = ENET_GET_MACADDR(mac_addr, 4U);
 1370              		.loc 1 1092 5 is_stmt 1 view .LVU453
1092:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     paddr[4] = ENET_GET_MACADDR(mac_addr, 4U);
 1371              		.loc 1 1092 16 is_stmt 0 view .LVU454
 1372 0016 C358     		ldr	r3, [r0, r3]
 1373 0018 1B0E     		lsrs	r3, r3, #24
1092:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     paddr[4] = ENET_GET_MACADDR(mac_addr, 4U);
 1374              		.loc 1 1092 14 view .LVU455
 1375 001a CB70     		strb	r3, [r1, #3]
1093:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     paddr[5] = ENET_GET_MACADDR(mac_addr, 5U);
 1376              		.loc 1 1093 5 is_stmt 1 view .LVU456
1093:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     paddr[5] = ENET_GET_MACADDR(mac_addr, 5U);
 1377              		.loc 1 1093 16 is_stmt 0 view .LVU457
 1378 001c 044B     		ldr	r3, .L106+4
 1379 001e C258     		ldr	r2, [r0, r3]
1093:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     paddr[5] = ENET_GET_MACADDR(mac_addr, 5U);
 1380              		.loc 1 1093 14 view .LVU458
 1381 0020 0A71     		strb	r2, [r1, #4]
1094:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 1382              		.loc 1 1094 5 is_stmt 1 view .LVU459
1094:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 1383              		.loc 1 1094 16 is_stmt 0 view .LVU460
 1384 0022 C358     		ldr	r3, [r0, r3]
 1385 0024 C3F30723 		ubfx	r3, r3, #8, #8
1094:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 1386              		.loc 1 1094 14 view .LVU461
 1387 0028 4B71     		strb	r3, [r1, #5]
1095:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 1388              		.loc 1 1095 1 view .LVU462
 1389 002a 7047     		bx	lr
 1390              	.L107:
 1391              		.align	2
 1392              	.L106:
 1393 002c 44800240 		.word	1073905732
 1394 0030 40800240 		.word	1073905728
 1395              		.cfi_endproc
 1396              	.LFE129:
 1398              		.section	.text.enet_flag_get,"ax",%progbits
 1399              		.align	1
 1400              		.global	enet_flag_get
 1401              		.syntax unified
 1402              		.thumb
ARM GAS  /tmp/ccWDJs20.s 			page 94


 1403              		.thumb_func
 1405              	enet_flag_get:
 1406              	.LVL85:
 1407              	.LFB130:
1142:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     if(RESET != (ENET_REG_VAL(enet_flag) & BIT(ENET_BIT_POS(enet_flag)))) {
 1408              		.loc 1 1142 1 is_stmt 1 view -0
 1409              		.cfi_startproc
 1410              		@ args = 0, pretend = 0, frame = 0
 1411              		@ frame_needed = 0, uses_anonymous_args = 0
 1412              		@ link register save eliminated.
1143:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         return SET;
 1413              		.loc 1 1143 5 view .LVU464
1143:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         return SET;
 1414              		.loc 1 1143 18 is_stmt 0 view .LVU465
 1415 0000 8309     		lsrs	r3, r0, #6
 1416 0002 03F18043 		add	r3, r3, #1073741824
 1417 0006 03F52033 		add	r3, r3, #163840
 1418 000a 1B68     		ldr	r3, [r3]
1143:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         return SET;
 1419              		.loc 1 1143 44 view .LVU466
 1420 000c 00F01F00 		and	r0, r0, #31
 1421              	.LVL86:
1143:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         return SET;
 1422              		.loc 1 1143 14 view .LVU467
 1423 0010 23FA00F0 		lsr	r0, r3, r0
1143:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         return SET;
 1424              		.loc 1 1143 7 view .LVU468
 1425 0014 10F0010F 		tst	r0, #1
 1426 0018 01D0     		beq	.L110
1144:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     } else {
 1427              		.loc 1 1144 16 view .LVU469
 1428 001a 0120     		movs	r0, #1
 1429 001c 7047     		bx	lr
 1430              	.L110:
1146:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 1431              		.loc 1 1146 16 view .LVU470
 1432 001e 0020     		movs	r0, #0
1148:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 1433              		.loc 1 1148 1 view .LVU471
 1434 0020 7047     		bx	lr
 1435              		.cfi_endproc
 1436              	.LFE130:
 1438              		.section	.text.enet_flag_clear,"ax",%progbits
 1439              		.align	1
 1440              		.global	enet_flag_clear
 1441              		.syntax unified
 1442              		.thumb
 1443              		.thumb_func
 1445              	enet_flag_clear:
 1446              	.LVL87:
 1447              	.LFB131:
1173:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* write 1 to the corresponding bit in ENET_DMA_STAT, to clear it */
 1448              		.loc 1 1173 1 is_stmt 1 view -0
 1449              		.cfi_startproc
 1450              		@ args = 0, pretend = 0, frame = 0
 1451              		@ frame_needed = 0, uses_anonymous_args = 0
 1452              		@ link register save eliminated.
ARM GAS  /tmp/ccWDJs20.s 			page 95


1175:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 1453              		.loc 1 1175 5 view .LVU473
1175:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 1454              		.loc 1 1175 31 is_stmt 0 view .LVU474
 1455 0000 00F01F02 		and	r2, r0, #31
1175:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 1456              		.loc 1 1175 5 view .LVU475
 1457 0004 8009     		lsrs	r0, r0, #6
 1458              	.LVL88:
1175:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 1459              		.loc 1 1175 5 view .LVU476
 1460 0006 00F18040 		add	r0, r0, #1073741824
 1461 000a 00F52030 		add	r0, r0, #163840
1175:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 1462              		.loc 1 1175 31 view .LVU477
 1463 000e 0123     		movs	r3, #1
 1464 0010 9340     		lsls	r3, r3, r2
1175:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 1465              		.loc 1 1175 29 view .LVU478
 1466 0012 0360     		str	r3, [r0]
1176:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 1467              		.loc 1 1176 1 view .LVU479
 1468 0014 7047     		bx	lr
 1469              		.cfi_endproc
 1470              	.LFE131:
 1472              		.section	.text.enet_interrupt_enable,"ax",%progbits
 1473              		.align	1
 1474              		.global	enet_interrupt_enable
 1475              		.syntax unified
 1476              		.thumb
 1477              		.thumb_func
 1479              	enet_interrupt_enable:
 1480              	.LVL89:
 1481              	.LFB132:
1209:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     if(DMA_INTEN_REG_OFFSET == ((uint32_t)enet_int >> 6)) {
 1482              		.loc 1 1209 1 is_stmt 1 view -0
 1483              		.cfi_startproc
 1484              		@ args = 0, pretend = 0, frame = 0
 1485              		@ frame_needed = 0, uses_anonymous_args = 0
 1486              		@ link register save eliminated.
1210:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* ENET_DMA_INTEN register interrupt */
 1487              		.loc 1 1210 5 view .LVU481
1210:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* ENET_DMA_INTEN register interrupt */
 1488              		.loc 1 1210 52 is_stmt 0 view .LVU482
 1489 0000 8309     		lsrs	r3, r0, #6
1210:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* ENET_DMA_INTEN register interrupt */
 1490              		.loc 1 1210 7 view .LVU483
 1491 0002 41F21C02 		movw	r2, #4124
 1492 0006 B2EB901F 		cmp	r2, r0, lsr #6
 1493 000a 0DD0     		beq	.L115
1215:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 1494              		.loc 1 1215 9 is_stmt 1 view .LVU484
1215:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 1495              		.loc 1 1215 32 is_stmt 0 view .LVU485
 1496 000c 03F18043 		add	r3, r3, #1073741824
 1497 0010 03F52033 		add	r3, r3, #163840
 1498 0014 1A68     		ldr	r2, [r3]
ARM GAS  /tmp/ccWDJs20.s 			page 96


1215:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 1499              		.loc 1 1215 36 view .LVU486
 1500 0016 00F01F00 		and	r0, r0, #31
 1501              	.LVL90:
1215:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 1502              		.loc 1 1215 36 view .LVU487
 1503 001a 0121     		movs	r1, #1
 1504 001c 01FA00F0 		lsl	r0, r1, r0
1215:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 1505              		.loc 1 1215 32 view .LVU488
 1506 0020 22EA0000 		bic	r0, r2, r0
 1507 0024 1860     		str	r0, [r3]
1217:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 1508              		.loc 1 1217 1 view .LVU489
 1509 0026 7047     		bx	lr
 1510              	.LVL91:
 1511              	.L115:
1212:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     } else {
 1512              		.loc 1 1212 9 is_stmt 1 view .LVU490
1212:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     } else {
 1513              		.loc 1 1212 32 is_stmt 0 view .LVU491
 1514 0028 03F18043 		add	r3, r3, #1073741824
 1515 002c 03F52033 		add	r3, r3, #163840
 1516 0030 1A68     		ldr	r2, [r3]
1212:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     } else {
 1517              		.loc 1 1212 35 view .LVU492
 1518 0032 00F01F00 		and	r0, r0, #31
 1519              	.LVL92:
1212:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     } else {
 1520              		.loc 1 1212 35 view .LVU493
 1521 0036 0121     		movs	r1, #1
 1522 0038 01FA00F0 		lsl	r0, r1, r0
1212:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     } else {
 1523              		.loc 1 1212 32 view .LVU494
 1524 003c 1043     		orrs	r0, r0, r2
 1525 003e 1860     		str	r0, [r3]
 1526 0040 7047     		bx	lr
 1527              		.cfi_endproc
 1528              	.LFE132:
 1530              		.section	.text.enet_interrupt_disable,"ax",%progbits
 1531              		.align	1
 1532              		.global	enet_interrupt_disable
 1533              		.syntax unified
 1534              		.thumb
 1535              		.thumb_func
 1537              	enet_interrupt_disable:
 1538              	.LVL93:
 1539              	.LFB133:
1250:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     if(DMA_INTEN_REG_OFFSET == ((uint32_t)enet_int >> 6)) {
 1540              		.loc 1 1250 1 is_stmt 1 view -0
 1541              		.cfi_startproc
 1542              		@ args = 0, pretend = 0, frame = 0
 1543              		@ frame_needed = 0, uses_anonymous_args = 0
 1544              		@ link register save eliminated.
1251:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* ENET_DMA_INTEN register interrupt */
 1545              		.loc 1 1251 5 view .LVU496
1251:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* ENET_DMA_INTEN register interrupt */
ARM GAS  /tmp/ccWDJs20.s 			page 97


 1546              		.loc 1 1251 52 is_stmt 0 view .LVU497
 1547 0000 8309     		lsrs	r3, r0, #6
1251:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* ENET_DMA_INTEN register interrupt */
 1548              		.loc 1 1251 7 view .LVU498
 1549 0002 41F21C02 		movw	r2, #4124
 1550 0006 B2EB901F 		cmp	r2, r0, lsr #6
 1551 000a 0CD0     		beq	.L119
1256:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 1552              		.loc 1 1256 9 is_stmt 1 view .LVU499
1256:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 1553              		.loc 1 1256 32 is_stmt 0 view .LVU500
 1554 000c 03F18043 		add	r3, r3, #1073741824
 1555 0010 03F52033 		add	r3, r3, #163840
 1556 0014 1A68     		ldr	r2, [r3]
1256:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 1557              		.loc 1 1256 35 view .LVU501
 1558 0016 00F01F00 		and	r0, r0, #31
 1559              	.LVL94:
1256:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 1560              		.loc 1 1256 35 view .LVU502
 1561 001a 0121     		movs	r1, #1
 1562 001c 01FA00F0 		lsl	r0, r1, r0
1256:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 1563              		.loc 1 1256 32 view .LVU503
 1564 0020 1043     		orrs	r0, r0, r2
 1565 0022 1860     		str	r0, [r3]
1258:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 1566              		.loc 1 1258 1 view .LVU504
 1567 0024 7047     		bx	lr
 1568              	.LVL95:
 1569              	.L119:
1253:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     } else {
 1570              		.loc 1 1253 9 is_stmt 1 view .LVU505
1253:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     } else {
 1571              		.loc 1 1253 32 is_stmt 0 view .LVU506
 1572 0026 03F18043 		add	r3, r3, #1073741824
 1573 002a 03F52033 		add	r3, r3, #163840
 1574 002e 1A68     		ldr	r2, [r3]
1253:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     } else {
 1575              		.loc 1 1253 36 view .LVU507
 1576 0030 00F01F00 		and	r0, r0, #31
 1577              	.LVL96:
1253:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     } else {
 1578              		.loc 1 1253 36 view .LVU508
 1579 0034 0121     		movs	r1, #1
 1580 0036 01FA00F0 		lsl	r0, r1, r0
1253:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     } else {
 1581              		.loc 1 1253 32 view .LVU509
 1582 003a 22EA0000 		bic	r0, r2, r0
 1583 003e 1860     		str	r0, [r3]
 1584 0040 7047     		bx	lr
 1585              		.cfi_endproc
 1586              	.LFE133:
 1588              		.section	.text.enet_interrupt_flag_get,"ax",%progbits
 1589              		.align	1
 1590              		.global	enet_interrupt_flag_get
 1591              		.syntax unified
ARM GAS  /tmp/ccWDJs20.s 			page 98


 1592              		.thumb
 1593              		.thumb_func
 1595              	enet_interrupt_flag_get:
 1596              	.LVL97:
 1597              	.LFB134:
1297:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     if(RESET != (ENET_REG_VAL(int_flag) & BIT(ENET_BIT_POS(int_flag)))) {
 1598              		.loc 1 1297 1 is_stmt 1 view -0
 1599              		.cfi_startproc
 1600              		@ args = 0, pretend = 0, frame = 0
 1601              		@ frame_needed = 0, uses_anonymous_args = 0
 1602              		@ link register save eliminated.
1298:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         return SET;
 1603              		.loc 1 1298 5 view .LVU511
1298:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         return SET;
 1604              		.loc 1 1298 18 is_stmt 0 view .LVU512
 1605 0000 8309     		lsrs	r3, r0, #6
 1606 0002 03F18043 		add	r3, r3, #1073741824
 1607 0006 03F52033 		add	r3, r3, #163840
 1608 000a 1B68     		ldr	r3, [r3]
1298:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         return SET;
 1609              		.loc 1 1298 43 view .LVU513
 1610 000c 00F01F00 		and	r0, r0, #31
 1611              	.LVL98:
1298:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         return SET;
 1612              		.loc 1 1298 14 view .LVU514
 1613 0010 23FA00F0 		lsr	r0, r3, r0
1298:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         return SET;
 1614              		.loc 1 1298 7 view .LVU515
 1615 0014 10F0010F 		tst	r0, #1
 1616 0018 01D0     		beq	.L122
1299:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     } else {
 1617              		.loc 1 1299 16 view .LVU516
 1618 001a 0120     		movs	r0, #1
 1619 001c 7047     		bx	lr
 1620              	.L122:
1301:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 1621              		.loc 1 1301 16 view .LVU517
 1622 001e 0020     		movs	r0, #0
1303:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 1623              		.loc 1 1303 1 view .LVU518
 1624 0020 7047     		bx	lr
 1625              		.cfi_endproc
 1626              	.LFE134:
 1628              		.section	.text.enet_interrupt_flag_clear,"ax",%progbits
 1629              		.align	1
 1630              		.global	enet_interrupt_flag_clear
 1631              		.syntax unified
 1632              		.thumb
 1633              		.thumb_func
 1635              	enet_interrupt_flag_clear:
 1636              	.LVL99:
 1637              	.LFB135:
1328:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* write 1 to the corresponding bit in ENET_DMA_STAT, to clear it */
 1638              		.loc 1 1328 1 is_stmt 1 view -0
 1639              		.cfi_startproc
 1640              		@ args = 0, pretend = 0, frame = 0
 1641              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/ccWDJs20.s 			page 99


 1642              		@ link register save eliminated.
1330:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 1643              		.loc 1 1330 5 view .LVU520
1330:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 1644              		.loc 1 1330 36 is_stmt 0 view .LVU521
 1645 0000 00F01F02 		and	r2, r0, #31
1330:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 1646              		.loc 1 1330 5 view .LVU522
 1647 0004 8009     		lsrs	r0, r0, #6
 1648              	.LVL100:
1330:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 1649              		.loc 1 1330 5 view .LVU523
 1650 0006 00F18040 		add	r0, r0, #1073741824
 1651 000a 00F52030 		add	r0, r0, #163840
1330:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 1652              		.loc 1 1330 36 view .LVU524
 1653 000e 0123     		movs	r3, #1
 1654 0010 9340     		lsls	r3, r3, r2
1330:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 1655              		.loc 1 1330 34 view .LVU525
 1656 0012 0360     		str	r3, [r0]
1331:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 1657              		.loc 1 1331 1 view .LVU526
 1658 0014 7047     		bx	lr
 1659              		.cfi_endproc
 1660              	.LFE135:
 1662              		.section	.text.enet_rx_enable,"ax",%progbits
 1663              		.align	1
 1664              		.global	enet_rx_enable
 1665              		.syntax unified
 1666              		.thumb
 1667              		.thumb_func
 1669              	enet_rx_enable:
 1670              	.LFB138:
1366:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ENET_MAC_CFG |= ENET_MAC_CFG_REN;
 1671              		.loc 1 1366 1 is_stmt 1 view -0
 1672              		.cfi_startproc
 1673              		@ args = 0, pretend = 0, frame = 0
 1674              		@ frame_needed = 0, uses_anonymous_args = 0
 1675              		@ link register save eliminated.
1367:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ENET_DMA_CTL |= ENET_DMA_CTL_SRE;
 1676              		.loc 1 1367 5 view .LVU528
1367:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ENET_DMA_CTL |= ENET_DMA_CTL_SRE;
 1677              		.loc 1 1367 18 is_stmt 0 view .LVU529
 1678 0000 054A     		ldr	r2, .L125
 1679 0002 1368     		ldr	r3, [r2]
 1680 0004 43F00403 		orr	r3, r3, #4
 1681 0008 1360     		str	r3, [r2]
1368:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 1682              		.loc 1 1368 5 is_stmt 1 view .LVU530
1368:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 1683              		.loc 1 1368 18 is_stmt 0 view .LVU531
 1684 000a 02F58052 		add	r2, r2, #4096
 1685 000e 9369     		ldr	r3, [r2, #24]
 1686 0010 43F00203 		orr	r3, r3, #2
 1687 0014 9361     		str	r3, [r2, #24]
1369:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
ARM GAS  /tmp/ccWDJs20.s 			page 100


 1688              		.loc 1 1369 1 view .LVU532
 1689 0016 7047     		bx	lr
 1690              	.L126:
 1691              		.align	2
 1692              	.L125:
 1693 0018 00800240 		.word	1073905664
 1694              		.cfi_endproc
 1695              	.LFE138:
 1697              		.section	.text.enet_rx_disable,"ax",%progbits
 1698              		.align	1
 1699              		.global	enet_rx_disable
 1700              		.syntax unified
 1701              		.thumb
 1702              		.thumb_func
 1704              	enet_rx_disable:
 1705              	.LFB139:
1378:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ENET_DMA_CTL &= ~ENET_DMA_CTL_SRE;
 1706              		.loc 1 1378 1 is_stmt 1 view -0
 1707              		.cfi_startproc
 1708              		@ args = 0, pretend = 0, frame = 0
 1709              		@ frame_needed = 0, uses_anonymous_args = 0
 1710              		@ link register save eliminated.
1379:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ENET_MAC_CFG &= ~ENET_MAC_CFG_REN;
 1711              		.loc 1 1379 5 view .LVU534
1379:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ENET_MAC_CFG &= ~ENET_MAC_CFG_REN;
 1712              		.loc 1 1379 18 is_stmt 0 view .LVU535
 1713 0000 054A     		ldr	r2, .L128
 1714 0002 9369     		ldr	r3, [r2, #24]
 1715 0004 23F00203 		bic	r3, r3, #2
 1716 0008 9361     		str	r3, [r2, #24]
1380:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 1717              		.loc 1 1380 5 is_stmt 1 view .LVU536
1380:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 1718              		.loc 1 1380 18 is_stmt 0 view .LVU537
 1719 000a A2F58052 		sub	r2, r2, #4096
 1720 000e 1368     		ldr	r3, [r2]
 1721 0010 23F00403 		bic	r3, r3, #4
 1722 0014 1360     		str	r3, [r2]
1381:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 1723              		.loc 1 1381 1 view .LVU538
 1724 0016 7047     		bx	lr
 1725              	.L129:
 1726              		.align	2
 1727              	.L128:
 1728 0018 00900240 		.word	1073909760
 1729              		.cfi_endproc
 1730              	.LFE139:
 1732              		.section	.text.enet_registers_get,"ax",%progbits
 1733              		.align	1
 1734              		.global	enet_registers_get
 1735              		.syntax unified
 1736              		.thumb
 1737              		.thumb_func
 1739              	enet_registers_get:
 1740              	.LVL101:
 1741              	.LFB140:
1396:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     uint32_t offset = 0U, max = 0U, limit = 0U;
ARM GAS  /tmp/ccWDJs20.s 			page 101


 1742              		.loc 1 1396 1 is_stmt 1 view -0
 1743              		.cfi_startproc
 1744              		@ args = 0, pretend = 0, frame = 0
 1745              		@ frame_needed = 0, uses_anonymous_args = 0
 1746              		@ link register save eliminated.
1397:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 1747              		.loc 1 1397 5 view .LVU540
1399:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     max = (uint32_t)type + num;
 1748              		.loc 1 1399 5 view .LVU541
1399:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     max = (uint32_t)type + num;
 1749              		.loc 1 1399 12 is_stmt 0 view .LVU542
 1750 0000 8446     		mov	ip, r0
 1751              	.LVL102:
1400:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     limit = sizeof(enet_reg_tab) / sizeof(uint16_t);
 1752              		.loc 1 1400 5 is_stmt 1 view .LVU543
1400:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     limit = sizeof(enet_reg_tab) / sizeof(uint16_t);
 1753              		.loc 1 1400 9 is_stmt 0 view .LVU544
 1754 0002 0244     		add	r2, r2, r0
 1755              	.LVL103:
1401:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 1756              		.loc 1 1401 5 is_stmt 1 view .LVU545
1404:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         max = limit;
 1757              		.loc 1 1404 5 view .LVU546
1404:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         max = limit;
 1758              		.loc 1 1404 7 is_stmt 0 view .LVU547
 1759 0004 3A2A     		cmp	r2, #58
 1760 0006 0DD9     		bls	.L133
1405:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 1761              		.loc 1 1405 13 view .LVU548
 1762 0008 3A22     		movs	r2, #58
 1763              	.LVL104:
1405:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 1764              		.loc 1 1405 13 view .LVU549
 1765 000a 0BE0     		b	.L133
 1766              	.LVL105:
 1767              	.L134:
1410:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         preg++;
 1768              		.loc 1 1410 9 is_stmt 1 discriminator 2 view .LVU550
1410:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         preg++;
 1769              		.loc 1 1410 17 is_stmt 0 discriminator 2 view .LVU551
 1770 000c 074B     		ldr	r3, .L136
 1771 000e 33F81C30 		ldrh	r3, [r3, ip, lsl #1]
 1772 0012 03F18043 		add	r3, r3, #1073741824
 1773 0016 03F52033 		add	r3, r3, #163840
 1774 001a 1B68     		ldr	r3, [r3]
1410:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         preg++;
 1775              		.loc 1 1410 15 discriminator 2 view .LVU552
 1776 001c 41F8043B 		str	r3, [r1], #4
 1777              	.LVL106:
1411:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 1778              		.loc 1 1411 9 is_stmt 1 discriminator 2 view .LVU553
1408:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* get value of the corresponding register */
 1779              		.loc 1 1408 25 discriminator 2 view .LVU554
1408:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* get value of the corresponding register */
 1780              		.loc 1 1408 31 is_stmt 0 discriminator 2 view .LVU555
 1781 0020 0CF1010C 		add	ip, ip, #1
 1782              	.LVL107:
ARM GAS  /tmp/ccWDJs20.s 			page 102


 1783              	.L133:
1408:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* get value of the corresponding register */
 1784              		.loc 1 1408 11 is_stmt 1 discriminator 1 view .LVU556
1408:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* get value of the corresponding register */
 1785              		.loc 1 1408 5 is_stmt 0 discriminator 1 view .LVU557
 1786 0024 9445     		cmp	ip, r2
 1787 0026 F1D3     		bcc	.L134
1413:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 1788              		.loc 1 1413 1 view .LVU558
 1789 0028 7047     		bx	lr
 1790              	.L137:
 1791 002a 00BF     		.align	2
 1792              	.L136:
 1793 002c 00000000 		.word	.LANCHOR7
 1794              		.cfi_endproc
 1795              	.LFE140:
 1797              		.section	.text.enet_debug_status_get,"ax",%progbits
 1798              		.align	1
 1799              		.global	enet_debug_status_get
 1800              		.syntax unified
 1801              		.thumb
 1802              		.thumb_func
 1804              	enet_debug_status_get:
 1805              	.LVL108:
 1806              	.LFB141:
1435:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     uint32_t temp_state = 0U;
 1807              		.loc 1 1435 1 is_stmt 1 view -0
 1808              		.cfi_startproc
 1809              		@ args = 0, pretend = 0, frame = 0
 1810              		@ frame_needed = 0, uses_anonymous_args = 0
 1811              		@ link register save eliminated.
1436:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 1812              		.loc 1 1436 5 view .LVU560
1438:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     case ENET_RX_ASYNCHRONOUS_FIFO_STATE:
 1813              		.loc 1 1438 5 view .LVU561
 1814 0000 B0F5407F 		cmp	r0, #768
 1815 0004 19D0     		beq	.L139
 1816 0006 0AD9     		bls	.L148
 1817 0008 B0F5C02F 		cmp	r0, #393216
 1818 000c 1AD0     		beq	.L144
 1819 000e B0F5401F 		cmp	r0, #3145728
 1820 0012 1CD1     		bne	.L143
1452:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         break;
 1821              		.loc 1 1452 9 view .LVU562
1452:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         break;
 1822              		.loc 1 1452 22 is_stmt 0 view .LVU563
 1823 0014 114B     		ldr	r3, .L149
 1824 0016 586B     		ldr	r0, [r3, #52]
 1825              	.LVL109:
1452:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         break;
 1826              		.loc 1 1452 20 view .LVU564
 1827 0018 C0F30150 		ubfx	r0, r0, #20, #2
 1828              	.LVL110:
1453:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     default:
 1829              		.loc 1 1453 9 is_stmt 1 view .LVU565
 1830 001c 7047     		bx	lr
 1831              	.LVL111:
ARM GAS  /tmp/ccWDJs20.s 			page 103


 1832              	.L148:
1438:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     case ENET_RX_ASYNCHRONOUS_FIFO_STATE:
 1833              		.loc 1 1438 5 is_stmt 0 view .LVU566
 1834 001e 0628     		cmp	r0, #6
 1835 0020 06D0     		beq	.L141
 1836 0022 6028     		cmp	r0, #96
 1837 0024 13D1     		bne	.L143
1443:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         break;
 1838              		.loc 1 1443 9 is_stmt 1 view .LVU567
1443:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         break;
 1839              		.loc 1 1443 22 is_stmt 0 view .LVU568
 1840 0026 0D4B     		ldr	r3, .L149
 1841 0028 586B     		ldr	r0, [r3, #52]
 1842              	.LVL112:
1443:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         break;
 1843              		.loc 1 1443 20 view .LVU569
 1844 002a C0F34110 		ubfx	r0, r0, #5, #2
 1845              	.LVL113:
1444:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     case ENET_RXFIFO_STATE:
 1846              		.loc 1 1444 9 is_stmt 1 view .LVU570
 1847 002e 7047     		bx	lr
 1848              	.LVL114:
 1849              	.L141:
1440:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         break;
 1850              		.loc 1 1440 9 view .LVU571
1440:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         break;
 1851              		.loc 1 1440 22 is_stmt 0 view .LVU572
 1852 0030 0A4B     		ldr	r3, .L149
 1853 0032 586B     		ldr	r0, [r3, #52]
 1854              	.LVL115:
1440:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         break;
 1855              		.loc 1 1440 20 view .LVU573
 1856 0034 C0F34100 		ubfx	r0, r0, #1, #2
 1857              	.LVL116:
1441:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     case ENET_RXFIFO_READ_STATUS:
 1858              		.loc 1 1441 9 is_stmt 1 view .LVU574
 1859 0038 7047     		bx	lr
 1860              	.LVL117:
 1861              	.L139:
1446:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         break;
 1862              		.loc 1 1446 9 view .LVU575
1446:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         break;
 1863              		.loc 1 1446 22 is_stmt 0 view .LVU576
 1864 003a 084B     		ldr	r3, .L149
 1865 003c 586B     		ldr	r0, [r3, #52]
 1866              	.LVL118:
1446:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         break;
 1867              		.loc 1 1446 20 view .LVU577
 1868 003e C0F30120 		ubfx	r0, r0, #8, #2
 1869              	.LVL119:
1447:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     case ENET_MAC_TRANSMITTER_STATUS:
 1870              		.loc 1 1447 9 is_stmt 1 view .LVU578
 1871 0042 7047     		bx	lr
 1872              	.LVL120:
 1873              	.L144:
1449:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         break;
 1874              		.loc 1 1449 9 view .LVU579
ARM GAS  /tmp/ccWDJs20.s 			page 104


1449:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         break;
 1875              		.loc 1 1449 22 is_stmt 0 view .LVU580
 1876 0044 054B     		ldr	r3, .L149
 1877 0046 586B     		ldr	r0, [r3, #52]
 1878              	.LVL121:
1449:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         break;
 1879              		.loc 1 1449 20 view .LVU581
 1880 0048 C0F34140 		ubfx	r0, r0, #17, #2
 1881              	.LVL122:
1450:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     case ENET_TXFIFO_READ_STATUS:
 1882              		.loc 1 1450 9 is_stmt 1 view .LVU582
 1883 004c 7047     		bx	lr
 1884              	.LVL123:
 1885              	.L143:
1455:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             temp_state = 0x1U;
 1886              		.loc 1 1455 9 view .LVU583
1455:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             temp_state = 0x1U;
 1887              		.loc 1 1455 22 is_stmt 0 view .LVU584
 1888 004e 034B     		ldr	r3, .L149
 1889 0050 5B6B     		ldr	r3, [r3, #52]
1455:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             temp_state = 0x1U;
 1890              		.loc 1 1455 11 view .LVU585
 1891 0052 1840     		ands	r0, r3, r0
 1892              	.LVL124:
1455:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             temp_state = 0x1U;
 1893              		.loc 1 1455 11 view .LVU586
 1894 0054 00D0     		beq	.L138
1456:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         }
 1895              		.loc 1 1456 24 view .LVU587
 1896 0056 0120     		movs	r0, #1
 1897              	.LVL125:
1460:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 1898              		.loc 1 1460 5 is_stmt 1 view .LVU588
 1899              	.L138:
1461:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 1900              		.loc 1 1461 1 is_stmt 0 view .LVU589
 1901 0058 7047     		bx	lr
 1902              	.L150:
 1903 005a 00BF     		.align	2
 1904              	.L149:
 1905 005c 00800240 		.word	1073905664
 1906              		.cfi_endproc
 1907              	.LFE141:
 1909              		.section	.text.enet_address_filter_enable,"ax",%progbits
 1910              		.align	1
 1911              		.global	enet_address_filter_enable
 1912              		.syntax unified
 1913              		.thumb
 1914              		.thumb_func
 1916              	enet_address_filter_enable:
 1917              	.LVL126:
 1918              	.LFB142:
1473:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     REG32(ENET_ADDRH_BASE + mac_addr) |= ENET_MAC_ADDR1H_AFE;
 1919              		.loc 1 1473 1 is_stmt 1 view -0
 1920              		.cfi_startproc
 1921              		@ args = 0, pretend = 0, frame = 0
 1922              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/ccWDJs20.s 			page 105


 1923              		@ link register save eliminated.
1474:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 1924              		.loc 1 1474 5 view .LVU591
1474:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 1925              		.loc 1 1474 39 is_stmt 0 view .LVU592
 1926 0000 024A     		ldr	r2, .L152
 1927 0002 8358     		ldr	r3, [r0, r2]
 1928 0004 43F00043 		orr	r3, r3, #-2147483648
 1929 0008 8350     		str	r3, [r0, r2]
1475:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 1930              		.loc 1 1475 1 view .LVU593
 1931 000a 7047     		bx	lr
 1932              	.L153:
 1933              		.align	2
 1934              	.L152:
 1935 000c 40800240 		.word	1073905728
 1936              		.cfi_endproc
 1937              	.LFE142:
 1939              		.section	.text.enet_address_filter_disable,"ax",%progbits
 1940              		.align	1
 1941              		.global	enet_address_filter_disable
 1942              		.syntax unified
 1943              		.thumb
 1944              		.thumb_func
 1946              	enet_address_filter_disable:
 1947              	.LVL127:
 1948              	.LFB143:
1488:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     REG32(ENET_ADDRH_BASE + mac_addr) &= ~ENET_MAC_ADDR1H_AFE;
 1949              		.loc 1 1488 1 is_stmt 1 view -0
 1950              		.cfi_startproc
 1951              		@ args = 0, pretend = 0, frame = 0
 1952              		@ frame_needed = 0, uses_anonymous_args = 0
 1953              		@ link register save eliminated.
1489:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 1954              		.loc 1 1489 5 view .LVU595
1489:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 1955              		.loc 1 1489 39 is_stmt 0 view .LVU596
 1956 0000 024A     		ldr	r2, .L155
 1957 0002 8358     		ldr	r3, [r0, r2]
 1958 0004 23F00043 		bic	r3, r3, #-2147483648
 1959 0008 8350     		str	r3, [r0, r2]
1490:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 1960              		.loc 1 1490 1 view .LVU597
 1961 000a 7047     		bx	lr
 1962              	.L156:
 1963              		.align	2
 1964              	.L155:
 1965 000c 40800240 		.word	1073905728
 1966              		.cfi_endproc
 1967              	.LFE143:
 1969              		.section	.text.enet_address_filter_config,"ax",%progbits
 1970              		.align	1
 1971              		.global	enet_address_filter_config
 1972              		.syntax unified
 1973              		.thumb
 1974              		.thumb_func
 1976              	enet_address_filter_config:
ARM GAS  /tmp/ccWDJs20.s 			page 106


 1977              	.LVL128:
 1978              	.LFB144:
1515:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     uint32_t reg;
 1979              		.loc 1 1515 1 is_stmt 1 view -0
 1980              		.cfi_startproc
 1981              		@ args = 0, pretend = 0, frame = 0
 1982              		@ frame_needed = 0, uses_anonymous_args = 0
 1983              		@ link register save eliminated.
1515:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     uint32_t reg;
 1984              		.loc 1 1515 1 is_stmt 0 view .LVU599
 1985 0000 10B4     		push	{r4}
 1986              	.LCFI11:
 1987              		.cfi_def_cfa_offset 4
 1988              		.cfi_offset 4, -4
1516:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 1989              		.loc 1 1516 5 is_stmt 1 view .LVU600
1519:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 1990              		.loc 1 1519 5 view .LVU601
1519:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 1991              		.loc 1 1519 11 is_stmt 0 view .LVU602
 1992 0002 054C     		ldr	r4, .L159
1519:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 1993              		.loc 1 1519 9 view .LVU603
 1994 0004 0359     		ldr	r3, [r0, r4]
 1995              	.LVL129:
1522:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     reg |= (addr_mask | filter_type);
 1996              		.loc 1 1522 5 is_stmt 1 view .LVU604
1522:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     reg |= (addr_mask | filter_type);
 1997              		.loc 1 1522 9 is_stmt 0 view .LVU605
 1998 0006 23F0FE43 		bic	r3, r3, #2130706432
 1999              	.LVL130:
1523:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     REG32(ENET_ADDRH_BASE + mac_addr) = reg;
 2000              		.loc 1 1523 5 is_stmt 1 view .LVU606
1523:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     REG32(ENET_ADDRH_BASE + mac_addr) = reg;
 2001              		.loc 1 1523 23 is_stmt 0 view .LVU607
 2002 000a 1143     		orrs	r1, r1, r2
 2003              	.LVL131:
1523:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     REG32(ENET_ADDRH_BASE + mac_addr) = reg;
 2004              		.loc 1 1523 9 view .LVU608
 2005 000c 1943     		orrs	r1, r1, r3
 2006              	.LVL132:
1524:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 2007              		.loc 1 1524 5 is_stmt 1 view .LVU609
1524:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 2008              		.loc 1 1524 39 is_stmt 0 view .LVU610
 2009 000e 0151     		str	r1, [r0, r4]
1525:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 2010              		.loc 1 1525 1 view .LVU611
 2011 0010 5DF8044B 		ldr	r4, [sp], #4
 2012              	.LCFI12:
 2013              		.cfi_restore 4
 2014              		.cfi_def_cfa_offset 0
 2015 0014 7047     		bx	lr
 2016              	.L160:
 2017 0016 00BF     		.align	2
 2018              	.L159:
 2019 0018 40800240 		.word	1073905728
ARM GAS  /tmp/ccWDJs20.s 			page 107


 2020              		.cfi_endproc
 2021              	.LFE144:
 2023              		.section	.text.enet_phy_write_read,"ax",%progbits
 2024              		.align	1
 2025              		.global	enet_phy_write_read
 2026              		.syntax unified
 2027              		.thumb
 2028              		.thumb_func
 2030              	enet_phy_write_read:
 2031              	.LVL133:
 2032              	.LFB146:
1596:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     uint32_t reg, phy_flag;
 2033              		.loc 1 1596 1 is_stmt 1 view -0
 2034              		.cfi_startproc
 2035              		@ args = 0, pretend = 0, frame = 0
 2036              		@ frame_needed = 0, uses_anonymous_args = 0
 2037              		@ link register save eliminated.
1596:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     uint32_t reg, phy_flag;
 2038              		.loc 1 1596 1 is_stmt 0 view .LVU613
 2039 0000 10B4     		push	{r4}
 2040              	.LCFI13:
 2041              		.cfi_def_cfa_offset 4
 2042              		.cfi_offset 4, -4
 2043 0002 0446     		mov	r4, r0
1597:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     uint32_t timeout = 0U;
 2044              		.loc 1 1597 5 is_stmt 1 view .LVU614
1598:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ErrStatus enet_state = ERROR;
 2045              		.loc 1 1598 5 view .LVU615
 2046              	.LVL134:
1599:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 2047              		.loc 1 1599 5 view .LVU616
1602:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     reg &= ~(ENET_MAC_PHY_CTL_PB | ENET_MAC_PHY_CTL_PW | ENET_MAC_PHY_CTL_PR | ENET_MAC_PHY_CTL_PA)
 2048              		.loc 1 1602 5 view .LVU617
1602:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     reg &= ~(ENET_MAC_PHY_CTL_PB | ENET_MAC_PHY_CTL_PW | ENET_MAC_PHY_CTL_PR | ENET_MAC_PHY_CTL_PA)
 2049              		.loc 1 1602 9 is_stmt 0 view .LVU618
 2050 0004 1848     		ldr	r0, .L170
 2051              	.LVL135:
1602:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     reg &= ~(ENET_MAC_PHY_CTL_PB | ENET_MAC_PHY_CTL_PW | ENET_MAC_PHY_CTL_PR | ENET_MAC_PHY_CTL_PA)
 2052              		.loc 1 1602 9 view .LVU619
 2053 0006 0069     		ldr	r0, [r0, #16]
 2054              	.LVL136:
1603:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     reg |= (direction | MAC_PHY_CTL_PR(phy_reg) | MAC_PHY_CTL_PA(phy_address) | ENET_MAC_PHY_CTL_PB
 2055              		.loc 1 1603 5 is_stmt 1 view .LVU620
1603:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     reg |= (direction | MAC_PHY_CTL_PR(phy_reg) | MAC_PHY_CTL_PA(phy_address) | ENET_MAC_PHY_CTL_PB
 2056              		.loc 1 1603 9 is_stmt 0 view .LVU621
 2057 0008 20F47F40 		bic	r0, r0, #65280
 2058              	.LVL137:
1603:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     reg |= (direction | MAC_PHY_CTL_PR(phy_reg) | MAC_PHY_CTL_PA(phy_address) | ENET_MAC_PHY_CTL_PB
 2059              		.loc 1 1603 9 view .LVU622
 2060 000c 20F0C300 		bic	r0, r0, #195
 2061              	.LVL138:
1604:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 2062              		.loc 1 1604 5 is_stmt 1 view .LVU623
1604:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 2063              		.loc 1 1604 25 is_stmt 0 view .LVU624
 2064 0010 9201     		lsls	r2, r2, #6
 2065              	.LVL139:
ARM GAS  /tmp/ccWDJs20.s 			page 108


1604:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 2066              		.loc 1 1604 25 view .LVU625
 2067 0012 02F4F862 		and	r2, r2, #1984
1604:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 2068              		.loc 1 1604 23 view .LVU626
 2069 0016 2243     		orrs	r2, r2, r4
1604:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 2070              		.loc 1 1604 51 view .LVU627
 2071 0018 C902     		lsls	r1, r1, #11
 2072              	.LVL140:
1604:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 2073              		.loc 1 1604 51 view .LVU628
 2074 001a 89B2     		uxth	r1, r1
1604:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 2075              		.loc 1 1604 49 view .LVU629
 2076 001c 0A43     		orrs	r2, r2, r1
1604:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 2077              		.loc 1 1604 9 view .LVU630
 2078 001e 0243     		orrs	r2, r2, r0
 2079 0020 42F00102 		orr	r2, r2, #1
 2080              	.LVL141:
1607:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         ENET_MAC_PHY_DATA = *pvalue;
 2081              		.loc 1 1607 5 is_stmt 1 view .LVU631
1607:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         ENET_MAC_PHY_DATA = *pvalue;
 2082              		.loc 1 1607 7 is_stmt 0 view .LVU632
 2083 0024 022C     		cmp	r4, #2
 2084 0026 18D0     		beq	.L169
 2085              	.L162:
1612:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     do {
 2086              		.loc 1 1612 5 is_stmt 1 view .LVU633
1612:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     do {
 2087              		.loc 1 1612 22 is_stmt 0 view .LVU634
 2088 0028 0F49     		ldr	r1, .L170
 2089 002a 0A61     		str	r2, [r1, #16]
1598:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ErrStatus enet_state = ERROR;
 2090              		.loc 1 1598 14 view .LVU635
 2091 002c 0022     		movs	r2, #0
 2092              	.LVL142:
 2093              	.L164:
1613:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         phy_flag = (ENET_MAC_PHY_CTL & ENET_MAC_PHY_CTL_PB);
 2094              		.loc 1 1613 5 is_stmt 1 discriminator 2 view .LVU636
1614:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         timeout++;
 2095              		.loc 1 1614 9 discriminator 2 view .LVU637
1614:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         timeout++;
 2096              		.loc 1 1614 21 is_stmt 0 discriminator 2 view .LVU638
 2097 002e 0E49     		ldr	r1, .L170
 2098              	.LVL143:
1614:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         timeout++;
 2099              		.loc 1 1614 21 discriminator 2 view .LVU639
 2100 0030 0969     		ldr	r1, [r1, #16]
 2101              	.LVL144:
1615:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     } while((RESET != phy_flag) && (ENET_DELAY_TO != timeout));
 2102              		.loc 1 1615 9 is_stmt 1 discriminator 2 view .LVU640
1615:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     } while((RESET != phy_flag) && (ENET_DELAY_TO != timeout));
 2103              		.loc 1 1615 16 is_stmt 0 discriminator 2 view .LVU641
 2104 0032 0132     		adds	r2, r2, #1
 2105              	.LVL145:
ARM GAS  /tmp/ccWDJs20.s 			page 109


1616:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 2106              		.loc 1 1616 12 is_stmt 1 discriminator 2 view .LVU642
1616:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 2107              		.loc 1 1616 5 is_stmt 0 discriminator 2 view .LVU643
 2108 0034 11F0010F 		tst	r1, #1
 2109 0038 02D0     		beq	.L163
1616:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 2110              		.loc 1 1616 33 discriminator 1 view .LVU644
 2111 003a 0C49     		ldr	r1, .L170+4
 2112              	.LVL146:
1616:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 2113              		.loc 1 1616 33 discriminator 1 view .LVU645
 2114 003c 8A42     		cmp	r2, r1
 2115 003e F6D1     		bne	.L164
 2116              	.L163:
1619:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         enet_state = SUCCESS;
 2117              		.loc 1 1619 5 is_stmt 1 view .LVU646
1619:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         enet_state = SUCCESS;
 2118              		.loc 1 1619 18 is_stmt 0 view .LVU647
 2119 0040 094A     		ldr	r2, .L170
 2120              	.LVL147:
1619:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         enet_state = SUCCESS;
 2121              		.loc 1 1619 18 view .LVU648
 2122 0042 1269     		ldr	r2, [r2, #16]
 2123              	.LVL148:
1619:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         enet_state = SUCCESS;
 2124              		.loc 1 1619 7 view .LVU649
 2125 0044 12F0010F 		tst	r2, #1
 2126 0048 0BD0     		beq	.L167
1599:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 2127              		.loc 1 1599 15 view .LVU650
 2128 004a 0020     		movs	r0, #0
 2129              	.L165:
 2130              	.LVL149:
1624:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         *pvalue = (uint16_t)ENET_MAC_PHY_DATA;
 2131              		.loc 1 1624 5 is_stmt 1 view .LVU651
1624:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         *pvalue = (uint16_t)ENET_MAC_PHY_DATA;
 2132              		.loc 1 1624 7 is_stmt 0 view .LVU652
 2133 004c 14B9     		cbnz	r4, .L166
1625:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 2134              		.loc 1 1625 9 is_stmt 1 view .LVU653
1625:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 2135              		.loc 1 1625 29 is_stmt 0 view .LVU654
 2136 004e 064A     		ldr	r2, .L170
 2137              	.LVL150:
1625:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 2138              		.loc 1 1625 29 view .LVU655
 2139 0050 5269     		ldr	r2, [r2, #20]
 2140              	.LVL151:
1625:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 2141              		.loc 1 1625 17 view .LVU656
 2142 0052 1A80     		strh	r2, [r3]	@ movhi
 2143              	.LVL152:
 2144              	.L166:
1628:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 2145              		.loc 1 1628 5 is_stmt 1 view .LVU657
1629:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
ARM GAS  /tmp/ccWDJs20.s 			page 110


 2146              		.loc 1 1629 1 is_stmt 0 view .LVU658
 2147 0054 5DF8044B 		ldr	r4, [sp], #4
 2148              	.LCFI14:
 2149              		.cfi_remember_state
 2150              		.cfi_restore 4
 2151              		.cfi_def_cfa_offset 0
 2152 0058 7047     		bx	lr
 2153              	.LVL153:
 2154              	.L169:
 2155              	.LCFI15:
 2156              		.cfi_restore_state
1608:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 2157              		.loc 1 1608 9 is_stmt 1 view .LVU659
1608:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 2158              		.loc 1 1608 29 is_stmt 0 view .LVU660
 2159 005a 1888     		ldrh	r0, [r3]
1608:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 2160              		.loc 1 1608 27 view .LVU661
 2161 005c 0249     		ldr	r1, .L170
 2162 005e 4861     		str	r0, [r1, #20]
 2163 0060 E2E7     		b	.L162
 2164              	.LVL154:
 2165              	.L167:
1620:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 2166              		.loc 1 1620 20 view .LVU662
 2167 0062 0120     		movs	r0, #1
 2168 0064 F2E7     		b	.L165
 2169              	.L171:
 2170 0066 00BF     		.align	2
 2171              	.L170:
 2172 0068 00800240 		.word	1073905664
 2173 006c FFFF0400 		.word	327679
 2174              		.cfi_endproc
 2175              	.LFE146:
 2177              		.section	.text.enet_phy_config,"ax",%progbits
 2178              		.align	1
 2179              		.global	enet_phy_config
 2180              		.syntax unified
 2181              		.thumb
 2182              		.thumb_func
 2184              	enet_phy_config:
 2185              	.LFB145:
1534:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     uint32_t ahbclk;
 2186              		.loc 1 1534 1 is_stmt 1 view -0
 2187              		.cfi_startproc
 2188              		@ args = 0, pretend = 0, frame = 8
 2189              		@ frame_needed = 0, uses_anonymous_args = 0
 2190 0000 10B5     		push	{r4, lr}
 2191              	.LCFI16:
 2192              		.cfi_def_cfa_offset 8
 2193              		.cfi_offset 4, -8
 2194              		.cfi_offset 14, -4
 2195 0002 82B0     		sub	sp, sp, #8
 2196              	.LCFI17:
 2197              		.cfi_def_cfa_offset 16
1535:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     uint32_t reg;
 2198              		.loc 1 1535 5 view .LVU664
ARM GAS  /tmp/ccWDJs20.s 			page 111


1536:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     uint16_t phy_value;
 2199              		.loc 1 1536 5 view .LVU665
1537:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ErrStatus enet_state = ERROR;
 2200              		.loc 1 1537 5 view .LVU666
1538:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 2201              		.loc 1 1538 5 view .LVU667
 2202              	.LVL155:
1541:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     reg &= ~ENET_MAC_PHY_CTL_CLR;
 2203              		.loc 1 1541 5 view .LVU668
1541:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     reg &= ~ENET_MAC_PHY_CTL_CLR;
 2204              		.loc 1 1541 9 is_stmt 0 view .LVU669
 2205 0004 284B     		ldr	r3, .L183
 2206 0006 1C69     		ldr	r4, [r3, #16]
 2207              	.LVL156:
1542:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 2208              		.loc 1 1542 5 is_stmt 1 view .LVU670
1542:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 2209              		.loc 1 1542 9 is_stmt 0 view .LVU671
 2210 0008 24F01C04 		bic	r4, r4, #28
 2211              	.LVL157:
1545:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 2212              		.loc 1 1545 5 is_stmt 1 view .LVU672
1545:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 2213              		.loc 1 1545 14 is_stmt 0 view .LVU673
 2214 000c 0120     		movs	r0, #1
 2215 000e FFF7FEFF 		bl	rcu_clock_freq_get
 2216              	.LVL158:
1548:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         reg |= ENET_MDC_HCLK_DIV16;
 2217              		.loc 1 1548 5 is_stmt 1 view .LVU674
1548:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         reg |= ENET_MDC_HCLK_DIV16;
 2218              		.loc 1 1548 8 is_stmt 0 view .LVU675
 2219 0012 264B     		ldr	r3, .L183+4
 2220 0014 0344     		add	r3, r3, r0
1548:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         reg |= ENET_MDC_HCLK_DIV16;
 2221              		.loc 1 1548 7 view .LVU676
 2222 0016 264A     		ldr	r2, .L183+8
 2223 0018 9342     		cmp	r3, r2
 2224 001a 11D2     		bcs	.L173
1549:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     } else if(ENET_RANGE(ahbclk, 35000000U, 60000000U)) {
 2225              		.loc 1 1549 9 is_stmt 1 view .LVU677
1549:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     } else if(ENET_RANGE(ahbclk, 35000000U, 60000000U)) {
 2226              		.loc 1 1549 13 is_stmt 0 view .LVU678
 2227 001c 44F00804 		orr	r4, r4, #8
 2228              	.LVL159:
 2229              	.L174:
1561:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 2230              		.loc 1 1561 5 is_stmt 1 view .LVU679
1561:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 2231              		.loc 1 1561 22 is_stmt 0 view .LVU680
 2232 0020 214B     		ldr	r3, .L183
 2233 0022 1C61     		str	r4, [r3, #16]
1564:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     if(ERROR == (enet_phy_write_read(ENET_PHY_WRITE, PHY_ADDRESS, PHY_REG_BCR, &phy_value))) {
 2234              		.loc 1 1564 5 is_stmt 1 view .LVU681
1564:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     if(ERROR == (enet_phy_write_read(ENET_PHY_WRITE, PHY_ADDRESS, PHY_REG_BCR, &phy_value))) {
 2235              		.loc 1 1564 15 is_stmt 0 view .LVU682
 2236 0024 4FF40043 		mov	r3, #32768
 2237 0028 ADF80630 		strh	r3, [sp, #6]	@ movhi
ARM GAS  /tmp/ccWDJs20.s 			page 112


1565:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         return enet_state;
 2238              		.loc 1 1565 5 is_stmt 1 view .LVU683
1565:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         return enet_state;
 2239              		.loc 1 1565 18 is_stmt 0 view .LVU684
 2240 002c 0DF10603 		add	r3, sp, #6
 2241 0030 0022     		movs	r2, #0
 2242 0032 0121     		movs	r1, #1
 2243 0034 0220     		movs	r0, #2
 2244              	.LVL160:
1565:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         return enet_state;
 2245              		.loc 1 1565 18 view .LVU685
 2246 0036 FFF7FEFF 		bl	enet_phy_write_read
 2247              	.LVL161:
1565:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         return enet_state;
 2248              		.loc 1 1565 7 view .LVU686
 2249 003a F0B9     		cbnz	r0, .L181
 2250              	.L177:
 2251              	.LVL162:
1582:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 2252              		.loc 1 1582 1 view .LVU687
 2253 003c 02B0     		add	sp, sp, #8
 2254              	.LCFI18:
 2255              		.cfi_remember_state
 2256              		.cfi_def_cfa_offset 8
 2257              		@ sp needed
 2258 003e 10BD     		pop	{r4, pc}
 2259              	.LVL163:
 2260              	.L173:
 2261              	.LCFI19:
 2262              		.cfi_restore_state
1550:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         reg |= ENET_MDC_HCLK_DIV26;
 2263              		.loc 1 1550 12 is_stmt 1 view .LVU688
1550:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         reg |= ENET_MDC_HCLK_DIV26;
 2264              		.loc 1 1550 15 is_stmt 0 view .LVU689
 2265 0040 1C4B     		ldr	r3, .L183+12
 2266 0042 0344     		add	r3, r3, r0
1550:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         reg |= ENET_MDC_HCLK_DIV26;
 2267              		.loc 1 1550 14 view .LVU690
 2268 0044 1C4A     		ldr	r2, .L183+16
 2269 0046 9342     		cmp	r3, r2
 2270 0048 02D8     		bhi	.L175
1551:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     } else if(ENET_RANGE(ahbclk, 60000000U, 100000000U)) {
 2271              		.loc 1 1551 9 is_stmt 1 view .LVU691
1551:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     } else if(ENET_RANGE(ahbclk, 60000000U, 100000000U)) {
 2272              		.loc 1 1551 13 is_stmt 0 view .LVU692
 2273 004a 44F00C04 		orr	r4, r4, #12
 2274              	.LVL164:
1551:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     } else if(ENET_RANGE(ahbclk, 60000000U, 100000000U)) {
 2275              		.loc 1 1551 13 view .LVU693
 2276 004e E7E7     		b	.L174
 2277              	.L175:
1552:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         reg |= ENET_MDC_HCLK_DIV42;
 2278              		.loc 1 1552 12 is_stmt 1 view .LVU694
1552:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         reg |= ENET_MDC_HCLK_DIV42;
 2279              		.loc 1 1552 15 is_stmt 0 view .LVU695
 2280 0050 1A4B     		ldr	r3, .L183+20
 2281 0052 0344     		add	r3, r3, r0
ARM GAS  /tmp/ccWDJs20.s 			page 113


1552:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         reg |= ENET_MDC_HCLK_DIV42;
 2282              		.loc 1 1552 14 view .LVU696
 2283 0054 1A4A     		ldr	r2, .L183+24
 2284 0056 9342     		cmp	r3, r2
 2285 0058 E2D3     		bcc	.L174
1554:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         reg |= ENET_MDC_HCLK_DIV62;
 2286              		.loc 1 1554 12 is_stmt 1 view .LVU697
1554:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         reg |= ENET_MDC_HCLK_DIV62;
 2287              		.loc 1 1554 15 is_stmt 0 view .LVU698
 2288 005a 1A4B     		ldr	r3, .L183+28
 2289 005c 0344     		add	r3, r3, r0
1554:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         reg |= ENET_MDC_HCLK_DIV62;
 2290              		.loc 1 1554 14 view .LVU699
 2291 005e 1A4A     		ldr	r2, .L183+32
 2292 0060 9342     		cmp	r3, r2
 2293 0062 02D8     		bhi	.L176
1555:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     } else if((ENET_RANGE(ahbclk, 150000000U, 240000000U)) || (240000000U == ahbclk)) {
 2294              		.loc 1 1555 9 is_stmt 1 view .LVU700
1555:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     } else if((ENET_RANGE(ahbclk, 150000000U, 240000000U)) || (240000000U == ahbclk)) {
 2295              		.loc 1 1555 13 is_stmt 0 view .LVU701
 2296 0064 44F00404 		orr	r4, r4, #4
 2297              	.LVL165:
1555:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     } else if((ENET_RANGE(ahbclk, 150000000U, 240000000U)) || (240000000U == ahbclk)) {
 2298              		.loc 1 1555 13 view .LVU702
 2299 0068 DAE7     		b	.L174
 2300              	.L176:
1556:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         reg |= ENET_MDC_HCLK_DIV102;
 2301              		.loc 1 1556 12 is_stmt 1 view .LVU703
1556:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         reg |= ENET_MDC_HCLK_DIV102;
 2302              		.loc 1 1556 60 is_stmt 0 view .LVU704
 2303 006a 184B     		ldr	r3, .L183+36
 2304 006c 0344     		add	r3, r3, r0
1556:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         reg |= ENET_MDC_HCLK_DIV102;
 2305              		.loc 1 1556 14 view .LVU705
 2306 006e 184A     		ldr	r2, .L183+40
 2307 0070 9342     		cmp	r3, r2
 2308 0072 16D8     		bhi	.L178
1557:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     } else {
 2309              		.loc 1 1557 9 is_stmt 1 view .LVU706
1557:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     } else {
 2310              		.loc 1 1557 13 is_stmt 0 view .LVU707
 2311 0074 44F01004 		orr	r4, r4, #16
 2312              	.LVL166:
1557:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     } else {
 2313              		.loc 1 1557 13 view .LVU708
 2314 0078 D2E7     		b	.L174
 2315              	.LVL167:
 2316              	.L181:
1569:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 2317              		.loc 1 1569 5 is_stmt 1 view .LVU709
 2318 007a 1648     		ldr	r0, .L183+44
 2319 007c FFF7FEFF 		bl	enet_delay
 2320              	.LVL168:
1572:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         return enet_state;
 2321              		.loc 1 1572 5 view .LVU710
1572:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         return enet_state;
 2322              		.loc 1 1572 18 is_stmt 0 view .LVU711
ARM GAS  /tmp/ccWDJs20.s 			page 114


 2323 0080 0DF10603 		add	r3, sp, #6
 2324 0084 0022     		movs	r2, #0
 2325 0086 0121     		movs	r1, #1
 2326 0088 1046     		mov	r0, r2
 2327 008a FFF7FEFF 		bl	enet_phy_write_read
 2328              	.LVL169:
1572:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         return enet_state;
 2329              		.loc 1 1572 7 view .LVU712
 2330 008e 0028     		cmp	r0, #0
 2331 0090 D4D0     		beq	.L177
1577:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         enet_state = SUCCESS;
 2332              		.loc 1 1577 5 is_stmt 1 view .LVU713
1577:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         enet_state = SUCCESS;
 2333              		.loc 1 1577 14 is_stmt 0 view .LVU714
 2334 0092 BDF90630 		ldrsh	r3, [sp, #6]
1577:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         enet_state = SUCCESS;
 2335              		.loc 1 1577 7 view .LVU715
 2336 0096 002B     		cmp	r3, #0
 2337 0098 01DB     		blt	.L182
1578:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 2338              		.loc 1 1578 20 view .LVU716
 2339 009a 0120     		movs	r0, #1
 2340 009c CEE7     		b	.L177
 2341              	.L182:
1538:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 2342              		.loc 1 1538 15 view .LVU717
 2343 009e 0020     		movs	r0, #0
 2344 00a0 CCE7     		b	.L177
 2345              	.LVL170:
 2346              	.L178:
1559:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 2347              		.loc 1 1559 16 view .LVU718
 2348 00a2 0020     		movs	r0, #0
 2349              	.LVL171:
1559:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 2350              		.loc 1 1559 16 view .LVU719
 2351 00a4 CAE7     		b	.L177
 2352              	.L184:
 2353 00a6 00BF     		.align	2
 2354              	.L183:
 2355 00a8 00800240 		.word	1073905664
 2356 00ac 00D3CEFE 		.word	-20000000
 2357 00b0 C0E1E400 		.word	15000000
 2358 00b4 40F1E9FD 		.word	-35000000
 2359 00b8 3F787D01 		.word	24999999
 2360 00bc 00796CFC 		.word	-60000000
 2361 00c0 005A6202 		.word	40000000
 2362 00c4 001F0AFA 		.word	-100000000
 2363 00c8 7FF0FA02 		.word	49999999
 2364 00cc 802E0FF7 		.word	-150000000
 2365 00d0 804A5D05 		.word	90000000
 2366 00d4 FFFF0400 		.word	327679
 2367              		.cfi_endproc
 2368              	.LFE145:
 2370              		.section	.text.enet_init,"ax",%progbits
 2371              		.align	1
 2372              		.global	enet_init
ARM GAS  /tmp/ccWDJs20.s 			page 115


 2373              		.syntax unified
 2374              		.thumb
 2375              		.thumb_func
 2377              	enet_init:
 2378              	.LVL172:
 2379              	.LFB118:
 338:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     uint32_t reg_value = 0U, reg_temp = 0U, temp = 0U;
 2380              		.loc 1 338 1 is_stmt 1 view -0
 2381              		.cfi_startproc
 2382              		@ args = 0, pretend = 0, frame = 8
 2383              		@ frame_needed = 0, uses_anonymous_args = 0
 338:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     uint32_t reg_value = 0U, reg_temp = 0U, temp = 0U;
 2384              		.loc 1 338 1 is_stmt 0 view .LVU721
 2385 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 2386              	.LCFI20:
 2387              		.cfi_def_cfa_offset 20
 2388              		.cfi_offset 4, -20
 2389              		.cfi_offset 5, -16
 2390              		.cfi_offset 6, -12
 2391              		.cfi_offset 7, -8
 2392              		.cfi_offset 14, -4
 2393 0002 83B0     		sub	sp, sp, #12
 2394              	.LCFI21:
 2395              		.cfi_def_cfa_offset 32
 2396 0004 0446     		mov	r4, r0
 2397 0006 0D46     		mov	r5, r1
 2398 0008 1646     		mov	r6, r2
 339:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     uint32_t media_temp = 0U;
 2399              		.loc 1 339 5 is_stmt 1 view .LVU722
 2400              	.LVL173:
 340:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     uint32_t timeout = 0U;
 2401              		.loc 1 340 5 view .LVU723
 341:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     uint16_t phy_value = 0U;
 2402              		.loc 1 341 5 view .LVU724
 342:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ErrStatus phy_state = ERROR, enet_state = ERROR;
 2403              		.loc 1 342 5 view .LVU725
 342:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ErrStatus phy_state = ERROR, enet_state = ERROR;
 2404              		.loc 1 342 14 is_stmt 0 view .LVU726
 2405 000a 0023     		movs	r3, #0
 2406 000c ADF80630 		strh	r3, [sp, #6]	@ movhi
 343:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 2407              		.loc 1 343 5 is_stmt 1 view .LVU727
 2408              	.LVL174:
 346:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         _ENET_DELAY_(PHY_RESETDELAY);
 2409              		.loc 1 346 5 view .LVU728
 346:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         _ENET_DELAY_(PHY_RESETDELAY);
 2410              		.loc 1 346 17 is_stmt 0 view .LVU729
 2411 0010 FFF7FEFF 		bl	enet_phy_config
 2412              	.LVL175:
 346:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         _ENET_DELAY_(PHY_RESETDELAY);
 2413              		.loc 1 346 7 view .LVU730
 2414 0014 38B9     		cbnz	r0, .L186
 347:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         if(ERROR == enet_phy_config()) {
 2415              		.loc 1 347 9 is_stmt 1 view .LVU731
 2416 0016 3B48     		ldr	r0, .L215
 2417 0018 FFF7FEFF 		bl	enet_delay
 2418              	.LVL176:
ARM GAS  /tmp/ccWDJs20.s 			page 116


 348:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             return enet_state;
 2419              		.loc 1 348 9 view .LVU732
 348:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             return enet_state;
 2420              		.loc 1 348 21 is_stmt 0 view .LVU733
 2421 001c FFF7FEFF 		bl	enet_phy_config
 2422              	.LVL177:
 348:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             return enet_state;
 2423              		.loc 1 348 11 view .LVU734
 2424 0020 0346     		mov	r3, r0
 2425 0022 0028     		cmp	r0, #0
 2426 0024 6AD0     		beq	.L187
 2427              	.L186:
 353:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 2428              		.loc 1 353 5 is_stmt 1 view .LVU735
 2429 0026 FFF7FEFF 		bl	enet_default_init
 2430              	.LVL178:
 356:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* if is PHY auto negotiation */
 2431              		.loc 1 356 5 view .LVU736
 356:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* if is PHY auto negotiation */
 2432              		.loc 1 356 16 is_stmt 0 view .LVU737
 2433 002a 2746     		mov	r7, r4
 2434              	.LVL179:
 358:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* wait for PHY_LINKED_STATUS bit be set */
 2435              		.loc 1 358 5 is_stmt 1 view .LVU738
 358:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* wait for PHY_LINKED_STATUS bit be set */
 2436              		.loc 1 358 7 is_stmt 0 view .LVU739
 2437 002c 012C     		cmp	r4, #1
 2438 002e 51D1     		bne	.L188
 2439              	.LVL180:
 341:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     uint16_t phy_value = 0U;
 2440              		.loc 1 341 14 view .LVU740
 2441 0030 0024     		movs	r4, #0
 2442              	.LVL181:
 2443              	.L190:
 360:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             enet_phy_write_read(ENET_PHY_READ, PHY_ADDRESS, PHY_REG_BSR, &phy_value);
 2444              		.loc 1 360 9 is_stmt 1 discriminator 2 view .LVU741
 361:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             phy_value &= PHY_LINKED_STATUS;
 2445              		.loc 1 361 13 discriminator 2 view .LVU742
 2446 0032 0DF10603 		add	r3, sp, #6
 2447 0036 0122     		movs	r2, #1
 2448 0038 1146     		mov	r1, r2
 2449 003a 0020     		movs	r0, #0
 2450 003c FFF7FEFF 		bl	enet_phy_write_read
 2451              	.LVL182:
 362:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             timeout++;
 2452              		.loc 1 362 13 discriminator 2 view .LVU743
 362:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             timeout++;
 2453              		.loc 1 362 23 is_stmt 0 discriminator 2 view .LVU744
 2454 0040 BDF80630 		ldrh	r3, [sp, #6]
 2455 0044 03F00403 		and	r3, r3, #4
 2456 0048 ADF80630 		strh	r3, [sp, #6]	@ movhi
 363:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         } while((RESET == phy_value) && (timeout < PHY_READ_TO));
 2457              		.loc 1 363 13 is_stmt 1 discriminator 2 view .LVU745
 363:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         } while((RESET == phy_value) && (timeout < PHY_READ_TO));
 2458              		.loc 1 363 20 is_stmt 0 discriminator 2 view .LVU746
 2459 004c 0134     		adds	r4, r4, #1
 2460              	.LVL183:
ARM GAS  /tmp/ccWDJs20.s 			page 117


 364:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* return ERROR due to timeout */
 2461              		.loc 1 364 16 is_stmt 1 discriminator 2 view .LVU747
 364:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* return ERROR due to timeout */
 2462              		.loc 1 364 9 is_stmt 0 discriminator 2 view .LVU748
 2463 004e 13B9     		cbnz	r3, .L189
 364:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* return ERROR due to timeout */
 2464              		.loc 1 364 38 discriminator 1 view .LVU749
 2465 0050 2D4B     		ldr	r3, .L215+4
 2466 0052 9C42     		cmp	r4, r3
 2467 0054 EDD9     		bls	.L190
 2468              	.L189:
 366:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             return enet_state;
 2469              		.loc 1 366 9 is_stmt 1 view .LVU750
 366:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             return enet_state;
 2470              		.loc 1 366 11 is_stmt 0 view .LVU751
 2471 0056 2D4B     		ldr	r3, .L215+8
 2472 0058 9C42     		cmp	r4, r3
 2473 005a 00F05B81 		beq	.L209
 370:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 2474              		.loc 1 370 9 is_stmt 1 view .LVU752
 2475              	.LVL184:
 373:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         phy_state = enet_phy_write_read(ENET_PHY_WRITE, PHY_ADDRESS, PHY_REG_BCR, &phy_value);
 2476              		.loc 1 373 9 view .LVU753
 373:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         phy_state = enet_phy_write_read(ENET_PHY_WRITE, PHY_ADDRESS, PHY_REG_BCR, &phy_value);
 2477              		.loc 1 373 19 is_stmt 0 view .LVU754
 2478 005e 4FF48053 		mov	r3, #4096
 2479 0062 ADF80630 		strh	r3, [sp, #6]	@ movhi
 374:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         if(!phy_state) {
 2480              		.loc 1 374 9 is_stmt 1 view .LVU755
 374:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         if(!phy_state) {
 2481              		.loc 1 374 21 is_stmt 0 view .LVU756
 2482 0066 0DF10603 		add	r3, sp, #6
 2483 006a 0022     		movs	r2, #0
 2484 006c 0121     		movs	r1, #1
 2485 006e 0220     		movs	r0, #2
 2486 0070 FFF7FEFF 		bl	enet_phy_write_read
 2487              	.LVL185:
 375:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             /* return ERROR due to write timeout */
 2488              		.loc 1 375 9 is_stmt 1 view .LVU757
 375:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             /* return ERROR due to write timeout */
 2489              		.loc 1 375 11 is_stmt 0 view .LVU758
 2490 0074 0346     		mov	r3, r0
 2491 0076 0028     		cmp	r0, #0
 2492 0078 40D0     		beq	.L187
 370:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 2493              		.loc 1 370 17 view .LVU759
 2494 007a 0024     		movs	r4, #0
 2495              	.LVL186:
 2496              	.L192:
 381:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             enet_phy_write_read(ENET_PHY_READ, PHY_ADDRESS, PHY_REG_BSR, &phy_value);
 2497              		.loc 1 381 9 is_stmt 1 discriminator 2 view .LVU760
 382:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             phy_value &= PHY_AUTONEGO_COMPLETE;
 2498              		.loc 1 382 13 discriminator 2 view .LVU761
 2499 007c 0DF10603 		add	r3, sp, #6
 2500 0080 0122     		movs	r2, #1
 2501 0082 1146     		mov	r1, r2
 2502 0084 0020     		movs	r0, #0
ARM GAS  /tmp/ccWDJs20.s 			page 118


 2503 0086 FFF7FEFF 		bl	enet_phy_write_read
 2504              	.LVL187:
 383:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             timeout++;
 2505              		.loc 1 383 13 discriminator 2 view .LVU762
 383:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             timeout++;
 2506              		.loc 1 383 23 is_stmt 0 discriminator 2 view .LVU763
 2507 008a BDF80630 		ldrh	r3, [sp, #6]
 2508 008e 03F02003 		and	r3, r3, #32
 2509 0092 ADF80630 		strh	r3, [sp, #6]	@ movhi
 384:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         } while((RESET == phy_value) && (timeout < (uint32_t)PHY_READ_TO));
 2510              		.loc 1 384 13 is_stmt 1 discriminator 2 view .LVU764
 384:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         } while((RESET == phy_value) && (timeout < (uint32_t)PHY_READ_TO));
 2511              		.loc 1 384 20 is_stmt 0 discriminator 2 view .LVU765
 2512 0096 0134     		adds	r4, r4, #1
 2513              	.LVL188:
 385:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* return ERROR due to timeout */
 2514              		.loc 1 385 16 is_stmt 1 discriminator 2 view .LVU766
 385:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* return ERROR due to timeout */
 2515              		.loc 1 385 9 is_stmt 0 discriminator 2 view .LVU767
 2516 0098 13B9     		cbnz	r3, .L191
 385:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* return ERROR due to timeout */
 2517              		.loc 1 385 38 discriminator 1 view .LVU768
 2518 009a 1B4B     		ldr	r3, .L215+4
 2519 009c 9C42     		cmp	r4, r3
 2520 009e EDD9     		bls	.L192
 2521              	.L191:
 387:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             return enet_state;
 2522              		.loc 1 387 9 is_stmt 1 view .LVU769
 387:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             return enet_state;
 2523              		.loc 1 387 11 is_stmt 0 view .LVU770
 2524 00a0 1A4B     		ldr	r3, .L215+8
 2525 00a2 9C42     		cmp	r4, r3
 2526 00a4 00F03881 		beq	.L210
 391:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 2527              		.loc 1 391 9 is_stmt 1 view .LVU771
 2528              	.LVL189:
 394:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* configure the duplex mode of MAC following the auto-negotiation result */
 2529              		.loc 1 394 9 view .LVU772
 2530 00a8 0DF10603 		add	r3, sp, #6
 2531 00ac 1022     		movs	r2, #16
 2532 00ae 0121     		movs	r1, #1
 2533 00b0 0020     		movs	r0, #0
 2534 00b2 FFF7FEFF 		bl	enet_phy_write_read
 2535              	.LVL190:
 396:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             media_temp = ENET_MODE_FULLDUPLEX;
 2536              		.loc 1 396 9 view .LVU773
 396:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             media_temp = ENET_MODE_FULLDUPLEX;
 2537              		.loc 1 396 42 is_stmt 0 view .LVU774
 2538 00b6 BDF80630 		ldrh	r3, [sp, #6]
 396:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             media_temp = ENET_MODE_FULLDUPLEX;
 2539              		.loc 1 396 11 view .LVU775
 2540 00ba 13F0040F 		tst	r3, #4
 2541 00be 07D0     		beq	.L211
 397:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         } else {
 2542              		.loc 1 397 24 view .LVU776
 2543 00c0 4FF40067 		mov	r7, #2048
 2544              	.LVL191:
ARM GAS  /tmp/ccWDJs20.s 			page 119


 2545              	.L193:
 402:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             media_temp |= ENET_SPEEDMODE_10M;
 2546              		.loc 1 402 9 is_stmt 1 view .LVU777
 402:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             media_temp |= ENET_SPEEDMODE_10M;
 2547              		.loc 1 402 11 is_stmt 0 view .LVU778
 2548 00c4 13F0020F 		tst	r3, #2
 2549 00c8 26D1     		bne	.L194
 405:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         }
 2550              		.loc 1 405 13 is_stmt 1 view .LVU779
 405:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         }
 2551              		.loc 1 405 24 is_stmt 0 view .LVU780
 2552 00ca 47F48047 		orr	r7, r7, #16384
 2553              	.LVL192:
 405:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         }
 2554              		.loc 1 405 24 view .LVU781
 2555 00ce 23E0     		b	.L194
 2556              	.L211:
 399:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         }
 2557              		.loc 1 399 24 view .LVU782
 2558 00d0 0027     		movs	r7, #0
 2559              	.LVL193:
 399:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         }
 2560              		.loc 1 399 24 view .LVU783
 2561 00d2 F7E7     		b	.L193
 2562              	.LVL194:
 2563              	.L188:
 408:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         phy_value |= (uint16_t)((media_temp & ENET_MAC_CFG_SPD) >> 1);
 2564              		.loc 1 408 9 is_stmt 1 view .LVU784
 408:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         phy_value |= (uint16_t)((media_temp & ENET_MAC_CFG_SPD) >> 1);
 2565              		.loc 1 408 64 is_stmt 0 view .LVU785
 2566 00d4 E308     		lsrs	r3, r4, #3
 408:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         phy_value |= (uint16_t)((media_temp & ENET_MAC_CFG_SPD) >> 1);
 2567              		.loc 1 408 21 view .LVU786
 2568 00d6 03F48073 		and	r3, r3, #256
 408:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         phy_value |= (uint16_t)((media_temp & ENET_MAC_CFG_SPD) >> 1);
 2569              		.loc 1 408 19 view .LVU787
 2570 00da ADF80630 		strh	r3, [sp, #6]	@ movhi
 409:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         phy_state = enet_phy_write_read(ENET_PHY_WRITE, PHY_ADDRESS, PHY_REG_BCR, &phy_value);
 2571              		.loc 1 409 9 is_stmt 1 view .LVU788
 409:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         phy_state = enet_phy_write_read(ENET_PHY_WRITE, PHY_ADDRESS, PHY_REG_BCR, &phy_value);
 2572              		.loc 1 409 65 is_stmt 0 view .LVU789
 2573 00de 6408     		lsrs	r4, r4, #1
 2574              	.LVL195:
 409:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         phy_state = enet_phy_write_read(ENET_PHY_WRITE, PHY_ADDRESS, PHY_REG_BCR, &phy_value);
 2575              		.loc 1 409 22 view .LVU790
 2576 00e0 04F40054 		and	r4, r4, #8192
 409:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         phy_state = enet_phy_write_read(ENET_PHY_WRITE, PHY_ADDRESS, PHY_REG_BCR, &phy_value);
 2577              		.loc 1 409 19 view .LVU791
 2578 00e4 1C43     		orrs	r4, r4, r3
 2579 00e6 ADF80640 		strh	r4, [sp, #6]	@ movhi
 410:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         if(!phy_state) {
 2580              		.loc 1 410 9 is_stmt 1 view .LVU792
 410:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         if(!phy_state) {
 2581              		.loc 1 410 21 is_stmt 0 view .LVU793
 2582 00ea 0DF10603 		add	r3, sp, #6
 2583 00ee 0022     		movs	r2, #0
 2584 00f0 0121     		movs	r1, #1
ARM GAS  /tmp/ccWDJs20.s 			page 120


 2585 00f2 0220     		movs	r0, #2
 2586 00f4 FFF7FEFF 		bl	enet_phy_write_read
 2587              	.LVL196:
 411:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             /* return ERROR due to write timeout */
 2588              		.loc 1 411 9 is_stmt 1 view .LVU794
 411:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             /* return ERROR due to write timeout */
 2589              		.loc 1 411 11 is_stmt 0 view .LVU795
 2590 00f8 0346     		mov	r3, r0
 2591 00fa 48B9     		cbnz	r0, .L214
 2592              	.LVL197:
 2593              	.L187:
 621:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 2594              		.loc 1 621 1 view .LVU796
 2595 00fc 1846     		mov	r0, r3
 2596 00fe 03B0     		add	sp, sp, #12
 2597              	.LCFI22:
 2598              		.cfi_remember_state
 2599              		.cfi_def_cfa_offset 20
 2600              		@ sp needed
 2601 0100 F0BD     		pop	{r4, r5, r6, r7, pc}
 2602              	.L216:
 2603 0102 00BF     		.align	2
 2604              	.L215:
 2605 0104 FFFF8F00 		.word	9437183
 2606 0108 FEFF0400 		.word	327678
 2607 010c FFFF0400 		.word	327679
 2608              	.LVL198:
 2609              	.L214:
 2610              	.LCFI23:
 2611              		.cfi_restore_state
 416:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 2612              		.loc 1 416 9 is_stmt 1 view .LVU797
 2613 0110 6FF07F40 		mvn	r0, #-16777216
 2614              	.LVL199:
 416:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 2615              		.loc 1 416 9 is_stmt 0 view .LVU798
 2616 0114 FFF7FEFF 		bl	enet_delay
 2617              	.LVL200:
 2618              	.L194:
 419:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* configure ENET_MAC_CFG register */
 2619              		.loc 1 419 5 is_stmt 1 view .LVU799
 419:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* configure ENET_MAC_CFG register */
 2620              		.loc 1 419 15 is_stmt 0 view .LVU800
 2621 0118 814A     		ldr	r2, .L217
 2622 011a 1368     		ldr	r3, [r2]
 2623              	.LVL201:
 421:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     reg_value |= media_temp;
 2624              		.loc 1 421 5 is_stmt 1 view .LVU801
 421:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     reg_value |= media_temp;
 2625              		.loc 1 421 15 is_stmt 0 view .LVU802
 2626 011c 23F4B043 		bic	r3, r3, #22528
 2627              	.LVL202:
 422:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ENET_MAC_CFG = reg_value;
 2628              		.loc 1 422 5 is_stmt 1 view .LVU803
 422:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ENET_MAC_CFG = reg_value;
 2629              		.loc 1 422 15 is_stmt 0 view .LVU804
 2630 0120 1F43     		orrs	r7, r7, r3
ARM GAS  /tmp/ccWDJs20.s 			page 121


 2631              	.LVL203:
 423:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 2632              		.loc 1 423 5 is_stmt 1 view .LVU805
 423:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 2633              		.loc 1 423 18 is_stmt 0 view .LVU806
 2634 0122 1760     		str	r7, [r2]
 427:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         ENET_MAC_CFG |= ENET_CHECKSUMOFFLOAD_ENABLE;
 2635              		.loc 1 427 5 is_stmt 1 view .LVU807
 427:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         ENET_MAC_CFG |= ENET_CHECKSUMOFFLOAD_ENABLE;
 2636              		.loc 1 427 7 is_stmt 0 view .LVU808
 2637 0124 15F4806F 		tst	r5, #1024
 2638 0128 0CD0     		beq	.L195
 428:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 2639              		.loc 1 428 9 is_stmt 1 view .LVU809
 428:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 2640              		.loc 1 428 22 is_stmt 0 view .LVU810
 2641 012a 1368     		ldr	r3, [r2]
 2642 012c 43F48063 		orr	r3, r3, #1024
 2643 0130 1360     		str	r3, [r2]
 430:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* configure ENET_DMA_CTL register */
 2644              		.loc 1 430 9 is_stmt 1 view .LVU811
 430:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* configure ENET_DMA_CTL register */
 2645              		.loc 1 430 19 is_stmt 0 view .LVU812
 2646 0132 02F58052 		add	r2, r2, #4096
 2647 0136 9369     		ldr	r3, [r2, #24]
 2648              	.LVL204:
 432:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         reg_value |= ((uint32_t)checksum & ENET_DMA_CTL_DTCERFD);
 2649              		.loc 1 432 9 is_stmt 1 view .LVU813
 432:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         reg_value |= ((uint32_t)checksum & ENET_DMA_CTL_DTCERFD);
 2650              		.loc 1 432 19 is_stmt 0 view .LVU814
 2651 0138 23F08063 		bic	r3, r3, #67108864
 2652              	.LVL205:
 433:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         ENET_DMA_CTL = reg_value;
 2653              		.loc 1 433 9 is_stmt 1 view .LVU815
 433:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         ENET_DMA_CTL = reg_value;
 2654              		.loc 1 433 42 is_stmt 0 view .LVU816
 2655 013c 05F08065 		and	r5, r5, #67108864
 2656              	.LVL206:
 433:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         ENET_DMA_CTL = reg_value;
 2657              		.loc 1 433 19 view .LVU817
 2658 0140 1D43     		orrs	r5, r5, r3
 2659              	.LVL207:
 434:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 2660              		.loc 1 434 9 is_stmt 1 view .LVU818
 434:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 2661              		.loc 1 434 22 is_stmt 0 view .LVU819
 2662 0142 9561     		str	r5, [r2, #24]
 2663              	.LVL208:
 2664              	.L195:
 438:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 2665              		.loc 1 438 5 is_stmt 1 view .LVU820
 438:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 2666              		.loc 1 438 19 is_stmt 0 view .LVU821
 2667 0144 764A     		ldr	r2, .L217
 2668 0146 5368     		ldr	r3, [r2, #4]
 2669 0148 1E43     		orrs	r6, r6, r3
 2670              	.LVL209:
ARM GAS  /tmp/ccWDJs20.s 			page 122


 438:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 2671              		.loc 1 438 19 view .LVU822
 2672 014a 5660     		str	r6, [r2, #4]
 442:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         reg_temp = enet_initpara.forward_frame;
 2673              		.loc 1 442 5 is_stmt 1 view .LVU823
 442:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         reg_temp = enet_initpara.forward_frame;
 2674              		.loc 1 442 31 is_stmt 0 view .LVU824
 2675 014c 754B     		ldr	r3, .L217+4
 2676 014e 1B68     		ldr	r3, [r3]
 442:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         reg_temp = enet_initpara.forward_frame;
 2677              		.loc 1 442 7 view .LVU825
 2678 0150 13F0010F 		tst	r3, #1
 2679 0154 15D0     		beq	.L196
 443:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 2680              		.loc 1 443 9 is_stmt 1 view .LVU826
 443:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 2681              		.loc 1 443 18 is_stmt 0 view .LVU827
 2682 0156 734B     		ldr	r3, .L217+4
 2683 0158 5B68     		ldr	r3, [r3, #4]
 2684              	.LVL210:
 445:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         temp = reg_temp;
 2685              		.loc 1 445 9 is_stmt 1 view .LVU828
 445:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         temp = reg_temp;
 2686              		.loc 1 445 19 is_stmt 0 view .LVU829
 2687 015a 1146     		mov	r1, r2
 2688 015c 1268     		ldr	r2, [r2]
 2689              	.LVL211:
 446:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* configure ENET_MAC_CFG register */
 2690              		.loc 1 446 9 is_stmt 1 view .LVU830
 448:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         temp &= (ENET_MAC_CFG_TFCD | ENET_MAC_CFG_APCD);
 2691              		.loc 1 448 9 view .LVU831
 448:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         temp &= (ENET_MAC_CFG_TFCD | ENET_MAC_CFG_APCD);
 2692              		.loc 1 448 19 is_stmt 0 view .LVU832
 2693 015e 22F00072 		bic	r2, r2, #33554432
 2694              	.LVL212:
 448:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         temp &= (ENET_MAC_CFG_TFCD | ENET_MAC_CFG_APCD);
 2695              		.loc 1 448 19 view .LVU833
 2696 0162 22F08002 		bic	r2, r2, #128
 2697              	.LVL213:
 449:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         reg_value |= temp;
 2698              		.loc 1 449 9 is_stmt 1 view .LVU834
 449:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         reg_value |= temp;
 2699              		.loc 1 449 14 is_stmt 0 view .LVU835
 2700 0166 7048     		ldr	r0, .L217+8
 2701 0168 1840     		ands	r0, r0, r3
 2702              	.LVL214:
 450:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         ENET_MAC_CFG = reg_value;
 2703              		.loc 1 450 9 is_stmt 1 view .LVU836
 450:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         ENET_MAC_CFG = reg_value;
 2704              		.loc 1 450 19 is_stmt 0 view .LVU837
 2705 016a 0243     		orrs	r2, r2, r0
 2706              	.LVL215:
 451:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 2707              		.loc 1 451 9 is_stmt 1 view .LVU838
 451:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 2708              		.loc 1 451 22 is_stmt 0 view .LVU839
 2709 016c 0A60     		str	r2, [r1]
ARM GAS  /tmp/ccWDJs20.s 			page 123


 453:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         temp = reg_temp;
 2710              		.loc 1 453 9 is_stmt 1 view .LVU840
 453:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         temp = reg_temp;
 2711              		.loc 1 453 19 is_stmt 0 view .LVU841
 2712 016e 01F58051 		add	r1, r1, #4096
 2713 0172 8A69     		ldr	r2, [r1, #24]
 2714              	.LVL216:
 454:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* configure ENET_DMA_CTL register */
 2715              		.loc 1 454 9 is_stmt 1 view .LVU842
 456:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         temp &= ((ENET_DMA_CTL_FERF | ENET_DMA_CTL_FUF) << 2);
 2716              		.loc 1 456 9 view .LVU843
 456:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         temp &= ((ENET_DMA_CTL_FERF | ENET_DMA_CTL_FUF) << 2);
 2717              		.loc 1 456 19 is_stmt 0 view .LVU844
 2718 0174 22F0C002 		bic	r2, r2, #192
 2719              	.LVL217:
 457:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         reg_value |= (temp >> 2);
 2720              		.loc 1 457 9 is_stmt 1 view .LVU845
 458:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         ENET_DMA_CTL = reg_value;
 2721              		.loc 1 458 9 view .LVU846
 458:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         ENET_DMA_CTL = reg_value;
 2722              		.loc 1 458 28 is_stmt 0 view .LVU847
 2723 0178 9B08     		lsrs	r3, r3, #2
 2724              	.LVL218:
 458:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         ENET_DMA_CTL = reg_value;
 2725              		.loc 1 458 28 view .LVU848
 2726 017a 03F0C003 		and	r3, r3, #192
 458:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         ENET_DMA_CTL = reg_value;
 2727              		.loc 1 458 19 view .LVU849
 2728 017e 1343     		orrs	r3, r3, r2
 2729              	.LVL219:
 459:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 2730              		.loc 1 459 9 is_stmt 1 view .LVU850
 459:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 2731              		.loc 1 459 22 is_stmt 0 view .LVU851
 2732 0180 8B61     		str	r3, [r1, #24]
 2733              	.LVL220:
 2734              	.L196:
 463:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         temp = enet_initpara.dmabus_mode;
 2735              		.loc 1 463 5 is_stmt 1 view .LVU852
 463:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         temp = enet_initpara.dmabus_mode;
 2736              		.loc 1 463 31 is_stmt 0 view .LVU853
 2737 0182 684B     		ldr	r3, .L217+4
 2738 0184 1B68     		ldr	r3, [r3]
 463:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         temp = enet_initpara.dmabus_mode;
 2739              		.loc 1 463 7 view .LVU854
 2740 0186 13F0020F 		tst	r3, #2
 2741 018a 09D0     		beq	.L197
 464:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 2742              		.loc 1 464 9 is_stmt 1 view .LVU855
 464:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 2743              		.loc 1 464 14 is_stmt 0 view .LVU856
 2744 018c 654B     		ldr	r3, .L217+4
 2745 018e 9A68     		ldr	r2, [r3, #8]
 2746              	.LVL221:
 466:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* configure ENET_DMA_BCTL register */
 2747              		.loc 1 466 9 is_stmt 1 view .LVU857
 466:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* configure ENET_DMA_BCTL register */
ARM GAS  /tmp/ccWDJs20.s 			page 124


 2748              		.loc 1 466 19 is_stmt 0 view .LVU858
 2749 0190 6649     		ldr	r1, .L217+12
 2750 0192 0B68     		ldr	r3, [r1]
 2751              	.LVL222:
 468:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                        | ENET_DMA_BCTL_FPBL | ENET_DMA_BCTL_MB);
 2752              		.loc 1 468 9 is_stmt 1 view .LVU859
 468:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                        | ENET_DMA_BCTL_FPBL | ENET_DMA_BCTL_MB);
 2753              		.loc 1 468 19 is_stmt 0 view .LVU860
 2754 0194 23F0E063 		bic	r3, r3, #117440512
 2755              	.LVL223:
 468:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                        | ENET_DMA_BCTL_FPBL | ENET_DMA_BCTL_MB);
 2756              		.loc 1 468 19 view .LVU861
 2757 0198 23F48033 		bic	r3, r3, #65536
 2758              	.LVL224:
 470:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         ENET_DMA_BCTL = reg_value;
 2759              		.loc 1 470 9 is_stmt 1 view .LVU862
 470:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         ENET_DMA_BCTL = reg_value;
 2760              		.loc 1 470 19 is_stmt 0 view .LVU863
 2761 019c 1343     		orrs	r3, r3, r2
 2762              	.LVL225:
 471:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 2763              		.loc 1 471 9 is_stmt 1 view .LVU864
 471:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 2764              		.loc 1 471 23 is_stmt 0 view .LVU865
 2765 019e 0B60     		str	r3, [r1]
 2766              	.LVL226:
 2767              	.L197:
 475:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         temp = enet_initpara.dma_maxburst;
 2768              		.loc 1 475 5 is_stmt 1 view .LVU866
 475:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         temp = enet_initpara.dma_maxburst;
 2769              		.loc 1 475 31 is_stmt 0 view .LVU867
 2770 01a0 604B     		ldr	r3, .L217+4
 2771 01a2 1B68     		ldr	r3, [r3]
 475:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         temp = enet_initpara.dma_maxburst;
 2772              		.loc 1 475 7 view .LVU868
 2773 01a4 13F0040F 		tst	r3, #4
 2774 01a8 09D0     		beq	.L198
 476:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 2775              		.loc 1 476 9 is_stmt 1 view .LVU869
 476:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 2776              		.loc 1 476 14 is_stmt 0 view .LVU870
 2777 01aa 5E4B     		ldr	r3, .L217+4
 2778 01ac DA68     		ldr	r2, [r3, #12]
 2779              	.LVL227:
 478:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* configure ENET_DMA_BCTL register */
 2780              		.loc 1 478 9 is_stmt 1 view .LVU871
 478:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* configure ENET_DMA_BCTL register */
 2781              		.loc 1 478 19 is_stmt 0 view .LVU872
 2782 01ae 5F49     		ldr	r1, .L217+12
 2783 01b0 0B68     		ldr	r3, [r1]
 2784              	.LVL228:
 480:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         reg_value |= temp;
 2785              		.loc 1 480 9 is_stmt 1 view .LVU873
 480:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         reg_value |= temp;
 2786              		.loc 1 480 19 is_stmt 0 view .LVU874
 2787 01b2 23F47E03 		bic	r3, r3, #16646144
 2788              	.LVL229:
ARM GAS  /tmp/ccWDJs20.s 			page 125


 480:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         reg_value |= temp;
 2789              		.loc 1 480 19 view .LVU875
 2790 01b6 23F47C53 		bic	r3, r3, #16128
 2791              	.LVL230:
 481:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         ENET_DMA_BCTL = reg_value;
 2792              		.loc 1 481 9 is_stmt 1 view .LVU876
 481:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         ENET_DMA_BCTL = reg_value;
 2793              		.loc 1 481 19 is_stmt 0 view .LVU877
 2794 01ba 1343     		orrs	r3, r3, r2
 2795              	.LVL231:
 482:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 2796              		.loc 1 482 9 is_stmt 1 view .LVU878
 482:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 2797              		.loc 1 482 23 is_stmt 0 view .LVU879
 2798 01bc 0B60     		str	r3, [r1]
 2799              	.LVL232:
 2800              	.L198:
 486:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         temp = enet_initpara.dma_arbitration;
 2801              		.loc 1 486 5 is_stmt 1 view .LVU880
 486:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         temp = enet_initpara.dma_arbitration;
 2802              		.loc 1 486 31 is_stmt 0 view .LVU881
 2803 01be 594B     		ldr	r3, .L217+4
 2804 01c0 1B68     		ldr	r3, [r3]
 486:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         temp = enet_initpara.dma_arbitration;
 2805              		.loc 1 486 7 view .LVU882
 2806 01c2 13F0080F 		tst	r3, #8
 2807 01c6 09D0     		beq	.L199
 487:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 2808              		.loc 1 487 9 is_stmt 1 view .LVU883
 487:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 2809              		.loc 1 487 14 is_stmt 0 view .LVU884
 2810 01c8 564B     		ldr	r3, .L217+4
 2811 01ca 1A69     		ldr	r2, [r3, #16]
 2812              	.LVL233:
 489:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* configure ENET_DMA_BCTL register */
 2813              		.loc 1 489 9 is_stmt 1 view .LVU885
 489:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* configure ENET_DMA_BCTL register */
 2814              		.loc 1 489 19 is_stmt 0 view .LVU886
 2815 01cc 5749     		ldr	r1, .L217+12
 2816 01ce 0B68     		ldr	r3, [r1]
 2817              	.LVL234:
 491:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         reg_value |= temp;
 2818              		.loc 1 491 9 is_stmt 1 view .LVU887
 491:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         reg_value |= temp;
 2819              		.loc 1 491 19 is_stmt 0 view .LVU888
 2820 01d0 23F44043 		bic	r3, r3, #49152
 2821              	.LVL235:
 491:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         reg_value |= temp;
 2822              		.loc 1 491 19 view .LVU889
 2823 01d4 23F00203 		bic	r3, r3, #2
 2824              	.LVL236:
 492:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         ENET_DMA_BCTL = reg_value;
 2825              		.loc 1 492 9 is_stmt 1 view .LVU890
 492:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         ENET_DMA_BCTL = reg_value;
 2826              		.loc 1 492 19 is_stmt 0 view .LVU891
 2827 01d8 1343     		orrs	r3, r3, r2
 2828              	.LVL237:
ARM GAS  /tmp/ccWDJs20.s 			page 126


 493:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 2829              		.loc 1 493 9 is_stmt 1 view .LVU892
 493:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 2830              		.loc 1 493 23 is_stmt 0 view .LVU893
 2831 01da 0B60     		str	r3, [r1]
 2832              	.LVL238:
 2833              	.L199:
 497:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         temp = enet_initpara.store_forward_mode;
 2834              		.loc 1 497 5 is_stmt 1 view .LVU894
 497:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         temp = enet_initpara.store_forward_mode;
 2835              		.loc 1 497 31 is_stmt 0 view .LVU895
 2836 01dc 514B     		ldr	r3, .L217+4
 2837 01de 1B68     		ldr	r3, [r3]
 497:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         temp = enet_initpara.store_forward_mode;
 2838              		.loc 1 497 7 view .LVU896
 2839 01e0 13F0100F 		tst	r3, #16
 2840 01e4 07D0     		beq	.L200
 498:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 2841              		.loc 1 498 9 is_stmt 1 view .LVU897
 498:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 2842              		.loc 1 498 14 is_stmt 0 view .LVU898
 2843 01e6 4F4B     		ldr	r3, .L217+4
 2844 01e8 5B69     		ldr	r3, [r3, #20]
 2845              	.LVL239:
 500:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* configure ENET_DMA_CTL register */
 2846              		.loc 1 500 9 is_stmt 1 view .LVU899
 500:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* configure ENET_DMA_CTL register */
 2847              		.loc 1 500 19 is_stmt 0 view .LVU900
 2848 01ea 5049     		ldr	r1, .L217+12
 2849 01ec 8869     		ldr	r0, [r1, #24]
 2850              	.LVL240:
 502:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         reg_value |= temp;
 2851              		.loc 1 502 9 is_stmt 1 view .LVU901
 502:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         reg_value |= temp;
 2852              		.loc 1 502 19 is_stmt 0 view .LVU902
 2853 01ee 504A     		ldr	r2, .L217+16
 2854 01f0 0240     		ands	r2, r2, r0
 2855              	.LVL241:
 503:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         ENET_DMA_CTL = reg_value;
 2856              		.loc 1 503 9 is_stmt 1 view .LVU903
 503:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         ENET_DMA_CTL = reg_value;
 2857              		.loc 1 503 19 is_stmt 0 view .LVU904
 2858 01f2 1343     		orrs	r3, r3, r2
 2859              	.LVL242:
 504:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 2860              		.loc 1 504 9 is_stmt 1 view .LVU905
 504:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 2861              		.loc 1 504 22 is_stmt 0 view .LVU906
 2862 01f4 8B61     		str	r3, [r1, #24]
 2863              	.LVL243:
 2864              	.L200:
 508:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         reg_temp = enet_initpara.dma_function;
 2865              		.loc 1 508 5 is_stmt 1 view .LVU907
 508:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         reg_temp = enet_initpara.dma_function;
 2866              		.loc 1 508 31 is_stmt 0 view .LVU908
 2867 01f6 4B4B     		ldr	r3, .L217+4
 2868 01f8 1B68     		ldr	r3, [r3]
ARM GAS  /tmp/ccWDJs20.s 			page 127


 508:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         reg_temp = enet_initpara.dma_function;
 2869              		.loc 1 508 7 view .LVU909
 2870 01fa 13F0200F 		tst	r3, #32
 2871 01fe 12D0     		beq	.L201
 509:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 2872              		.loc 1 509 9 is_stmt 1 view .LVU910
 509:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 2873              		.loc 1 509 18 is_stmt 0 view .LVU911
 2874 0200 484B     		ldr	r3, .L217+4
 2875 0202 9969     		ldr	r1, [r3, #24]
 2876              	.LVL244:
 511:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         temp = reg_temp;
 2877              		.loc 1 511 9 is_stmt 1 view .LVU912
 511:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         temp = reg_temp;
 2878              		.loc 1 511 19 is_stmt 0 view .LVU913
 2879 0204 494A     		ldr	r2, .L217+12
 2880 0206 9369     		ldr	r3, [r2, #24]
 2881              	.LVL245:
 512:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* configure ENET_DMA_CTL register */
 2882              		.loc 1 512 9 is_stmt 1 view .LVU914
 514:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         temp &= (ENET_DMA_CTL_DAFRF | ENET_DMA_CTL_OSF);
 2883              		.loc 1 514 9 view .LVU915
 514:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         temp &= (ENET_DMA_CTL_DAFRF | ENET_DMA_CTL_OSF);
 2884              		.loc 1 514 19 is_stmt 0 view .LVU916
 2885 0208 23F08073 		bic	r3, r3, #16777216
 2886              	.LVL246:
 514:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         temp &= (ENET_DMA_CTL_DAFRF | ENET_DMA_CTL_OSF);
 2887              		.loc 1 514 19 view .LVU917
 2888 020c 23F00403 		bic	r3, r3, #4
 2889              	.LVL247:
 515:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         reg_value |= temp;
 2890              		.loc 1 515 9 is_stmt 1 view .LVU918
 515:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         reg_value |= temp;
 2891              		.loc 1 515 14 is_stmt 0 view .LVU919
 2892 0210 4848     		ldr	r0, .L217+20
 2893 0212 0840     		ands	r0, r0, r1
 2894              	.LVL248:
 516:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         ENET_DMA_CTL = reg_value;
 2895              		.loc 1 516 9 is_stmt 1 view .LVU920
 516:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         ENET_DMA_CTL = reg_value;
 2896              		.loc 1 516 19 is_stmt 0 view .LVU921
 2897 0214 0343     		orrs	r3, r3, r0
 2898              	.LVL249:
 517:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 2899              		.loc 1 517 9 is_stmt 1 view .LVU922
 517:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 2900              		.loc 1 517 22 is_stmt 0 view .LVU923
 2901 0216 9361     		str	r3, [r2, #24]
 519:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         temp = reg_temp;
 2902              		.loc 1 519 9 is_stmt 1 view .LVU924
 519:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         temp = reg_temp;
 2903              		.loc 1 519 19 is_stmt 0 view .LVU925
 2904 0218 1368     		ldr	r3, [r2]
 2905              	.LVL250:
 520:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* configure ENET_DMA_BCTL register */
 2906              		.loc 1 520 9 is_stmt 1 view .LVU926
 522:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         temp &= ENET_DMA_BCTL_DFM;
ARM GAS  /tmp/ccWDJs20.s 			page 128


 2907              		.loc 1 522 9 view .LVU927
 522:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         temp &= ENET_DMA_BCTL_DFM;
 2908              		.loc 1 522 19 is_stmt 0 view .LVU928
 2909 021a 23F08003 		bic	r3, r3, #128
 2910              	.LVL251:
 523:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         reg_value |= temp;
 2911              		.loc 1 523 9 is_stmt 1 view .LVU929
 523:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         reg_value |= temp;
 2912              		.loc 1 523 14 is_stmt 0 view .LVU930
 2913 021e 01F08001 		and	r1, r1, #128
 2914              	.LVL252:
 524:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         ENET_DMA_BCTL = reg_value;
 2915              		.loc 1 524 9 is_stmt 1 view .LVU931
 524:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         ENET_DMA_BCTL = reg_value;
 2916              		.loc 1 524 19 is_stmt 0 view .LVU932
 2917 0222 0B43     		orrs	r3, r3, r1
 2918              	.LVL253:
 525:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 2919              		.loc 1 525 9 is_stmt 1 view .LVU933
 525:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 2920              		.loc 1 525 23 is_stmt 0 view .LVU934
 2921 0224 1360     		str	r3, [r2]
 2922              	.LVL254:
 2923              	.L201:
 529:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         reg_temp = enet_initpara.vlan_config;
 2924              		.loc 1 529 5 is_stmt 1 view .LVU935
 529:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         reg_temp = enet_initpara.vlan_config;
 2925              		.loc 1 529 31 is_stmt 0 view .LVU936
 2926 0226 3F4B     		ldr	r3, .L217+4
 2927 0228 1B68     		ldr	r3, [r3]
 529:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         reg_temp = enet_initpara.vlan_config;
 2928              		.loc 1 529 7 view .LVU937
 2929 022a 13F0400F 		tst	r3, #64
 2930 022e 07D0     		beq	.L202
 530:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 2931              		.loc 1 530 9 is_stmt 1 view .LVU938
 530:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 2932              		.loc 1 530 18 is_stmt 0 view .LVU939
 2933 0230 3C4B     		ldr	r3, .L217+4
 2934 0232 DA69     		ldr	r2, [r3, #28]
 2935              	.LVL255:
 532:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* configure ENET_MAC_VLT register */
 2936              		.loc 1 532 9 is_stmt 1 view .LVU940
 532:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* configure ENET_MAC_VLT register */
 2937              		.loc 1 532 19 is_stmt 0 view .LVU941
 2938 0234 3A49     		ldr	r1, .L217
 2939 0236 CB69     		ldr	r3, [r1, #28]
 2940              	.LVL256:
 534:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         reg_value |= reg_temp;
 2941              		.loc 1 534 9 is_stmt 1 view .LVU942
 534:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         reg_value |= reg_temp;
 2942              		.loc 1 534 19 is_stmt 0 view .LVU943
 2943 0238 5B0C     		lsrs	r3, r3, #17
 2944              	.LVL257:
 534:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         reg_value |= reg_temp;
 2945              		.loc 1 534 19 view .LVU944
 2946 023a 5B04     		lsls	r3, r3, #17
ARM GAS  /tmp/ccWDJs20.s 			page 129


 2947              	.LVL258:
 535:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         ENET_MAC_VLT = reg_value;
 2948              		.loc 1 535 9 is_stmt 1 view .LVU945
 535:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         ENET_MAC_VLT = reg_value;
 2949              		.loc 1 535 19 is_stmt 0 view .LVU946
 2950 023c 1343     		orrs	r3, r3, r2
 2951              	.LVL259:
 536:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 2952              		.loc 1 536 9 is_stmt 1 view .LVU947
 536:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 2953              		.loc 1 536 22 is_stmt 0 view .LVU948
 2954 023e CB61     		str	r3, [r1, #28]
 2955              	.LVL260:
 2956              	.L202:
 540:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         reg_temp = enet_initpara.flow_control;
 2957              		.loc 1 540 5 is_stmt 1 view .LVU949
 540:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         reg_temp = enet_initpara.flow_control;
 2958              		.loc 1 540 31 is_stmt 0 view .LVU950
 2959 0240 384B     		ldr	r3, .L217+4
 2960 0242 1B68     		ldr	r3, [r3]
 540:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         reg_temp = enet_initpara.flow_control;
 2961              		.loc 1 540 7 view .LVU951
 2962 0244 13F0800F 		tst	r3, #128
 2963 0248 18D0     		beq	.L203
 541:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 2964              		.loc 1 541 9 is_stmt 1 view .LVU952
 541:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 2965              		.loc 1 541 18 is_stmt 0 view .LVU953
 2966 024a 364B     		ldr	r3, .L217+4
 2967 024c 1B6A     		ldr	r3, [r3, #32]
 2968              	.LVL261:
 543:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         temp = reg_temp;
 2969              		.loc 1 543 9 is_stmt 1 view .LVU954
 543:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         temp = reg_temp;
 2970              		.loc 1 543 19 is_stmt 0 view .LVU955
 2971 024e 3448     		ldr	r0, .L217
 2972 0250 8269     		ldr	r2, [r0, #24]
 2973              	.LVL262:
 544:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* configure ENET_MAC_FCTL register */
 2974              		.loc 1 544 9 is_stmt 1 view .LVU956
 546:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                        | ENET_MAC_FCTL_UPFDT | ENET_MAC_FCTL_RFCEN | ENET_MAC_FCTL_TFCEN);
 2975              		.loc 1 546 9 view .LVU957
 546:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                        | ENET_MAC_FCTL_UPFDT | ENET_MAC_FCTL_RFCEN | ENET_MAC_FCTL_TFCEN);
 2976              		.loc 1 546 19 is_stmt 0 view .LVU958
 2977 0252 22F0BE02 		bic	r2, r2, #190
 2978              	.LVL263:
 546:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                        | ENET_MAC_FCTL_UPFDT | ENET_MAC_FCTL_RFCEN | ENET_MAC_FCTL_TFCEN);
 2979              		.loc 1 546 19 view .LVU959
 2980 0256 1204     		lsls	r2, r2, #16
 2981 0258 120C     		lsrs	r2, r2, #16
 2982              	.LVL264:
 548:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                  | ENET_MAC_FCTL_UPFDT | ENET_MAC_FCTL_RFCEN | ENET_MAC_FCTL_TFCEN);
 2983              		.loc 1 548 9 is_stmt 1 view .LVU960
 548:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                  | ENET_MAC_FCTL_UPFDT | ENET_MAC_FCTL_RFCEN | ENET_MAC_FCTL_TFCEN);
 2984              		.loc 1 548 14 is_stmt 0 view .LVU961
 2985 025a 23F47F41 		bic	r1, r3, #65280
 2986 025e 21F04101 		bic	r1, r1, #65
ARM GAS  /tmp/ccWDJs20.s 			page 130


 2987              	.LVL265:
 550:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         ENET_MAC_FCTL = reg_value;
 2988              		.loc 1 550 9 is_stmt 1 view .LVU962
 550:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         ENET_MAC_FCTL = reg_value;
 2989              		.loc 1 550 19 is_stmt 0 view .LVU963
 2990 0262 0A43     		orrs	r2, r2, r1
 2991              	.LVL266:
 551:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 2992              		.loc 1 551 9 is_stmt 1 view .LVU964
 551:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 2993              		.loc 1 551 23 is_stmt 0 view .LVU965
 2994 0264 8261     		str	r2, [r0, #24]
 553:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         temp = reg_temp;
 2995              		.loc 1 553 9 is_stmt 1 view .LVU966
 553:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         temp = reg_temp;
 2996              		.loc 1 553 19 is_stmt 0 view .LVU967
 2997 0266 3149     		ldr	r1, .L217+12
 2998              	.LVL267:
 553:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         temp = reg_temp;
 2999              		.loc 1 553 19 view .LVU968
 3000 0268 D1F88020 		ldr	r2, [r1, #128]
 3001              	.LVL268:
 554:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* configure ENET_MAC_FCTH register */
 3002              		.loc 1 554 9 is_stmt 1 view .LVU969
 556:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         temp &= ((ENET_MAC_FCTH_RFA | ENET_MAC_FCTH_RFD) << 8);
 3003              		.loc 1 556 9 view .LVU970
 556:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         temp &= ((ENET_MAC_FCTH_RFA | ENET_MAC_FCTH_RFD) << 8);
 3004              		.loc 1 556 19 is_stmt 0 view .LVU971
 3005 026c 22F07702 		bic	r2, r2, #119
 3006              	.LVL269:
 557:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         reg_value |= (temp >> 8);
 3007              		.loc 1 557 9 is_stmt 1 view .LVU972
 558:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         ENET_MAC_FCTH = reg_value;
 3008              		.loc 1 558 9 view .LVU973
 558:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         ENET_MAC_FCTH = reg_value;
 3009              		.loc 1 558 28 is_stmt 0 view .LVU974
 3010 0270 1B0A     		lsrs	r3, r3, #8
 3011              	.LVL270:
 558:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         ENET_MAC_FCTH = reg_value;
 3012              		.loc 1 558 28 view .LVU975
 3013 0272 03F07703 		and	r3, r3, #119
 558:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         ENET_MAC_FCTH = reg_value;
 3014              		.loc 1 558 19 view .LVU976
 3015 0276 1343     		orrs	r3, r3, r2
 3016              	.LVL271:
 559:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 3017              		.loc 1 559 9 is_stmt 1 view .LVU977
 559:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 3018              		.loc 1 559 23 is_stmt 0 view .LVU978
 3019 0278 C1F88030 		str	r3, [r1, #128]
 3020              	.LVL272:
 3021              	.L203:
 563:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         ENET_MAC_HLH = enet_initpara.hashtable_high;
 3022              		.loc 1 563 5 is_stmt 1 view .LVU979
 563:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         ENET_MAC_HLH = enet_initpara.hashtable_high;
 3023              		.loc 1 563 31 is_stmt 0 view .LVU980
 3024 027c 294B     		ldr	r3, .L217+4
ARM GAS  /tmp/ccWDJs20.s 			page 131


 3025 027e 1B68     		ldr	r3, [r3]
 563:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         ENET_MAC_HLH = enet_initpara.hashtable_high;
 3026              		.loc 1 563 7 view .LVU981
 3027 0280 13F4807F 		tst	r3, #256
 3028 0284 03D0     		beq	.L204
 564:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 3029              		.loc 1 564 9 is_stmt 1 view .LVU982
 564:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 3030              		.loc 1 564 37 is_stmt 0 view .LVU983
 3031 0286 274B     		ldr	r3, .L217+4
 3032 0288 5A6A     		ldr	r2, [r3, #36]
 564:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 3033              		.loc 1 564 22 view .LVU984
 3034 028a 254B     		ldr	r3, .L217
 3035 028c 9A60     		str	r2, [r3, #8]
 3036              	.L204:
 568:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         ENET_MAC_HLL = enet_initpara.hashtable_low;
 3037              		.loc 1 568 5 is_stmt 1 view .LVU985
 568:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         ENET_MAC_HLL = enet_initpara.hashtable_low;
 3038              		.loc 1 568 31 is_stmt 0 view .LVU986
 3039 028e 254B     		ldr	r3, .L217+4
 3040 0290 1B68     		ldr	r3, [r3]
 568:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         ENET_MAC_HLL = enet_initpara.hashtable_low;
 3041              		.loc 1 568 7 view .LVU987
 3042 0292 13F4007F 		tst	r3, #512
 3043 0296 03D0     		beq	.L205
 569:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 3044              		.loc 1 569 9 is_stmt 1 view .LVU988
 569:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 3045              		.loc 1 569 37 is_stmt 0 view .LVU989
 3046 0298 224B     		ldr	r3, .L217+4
 3047 029a 9A6A     		ldr	r2, [r3, #40]
 569:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 3048              		.loc 1 569 22 view .LVU990
 3049 029c 204B     		ldr	r3, .L217
 3050 029e DA60     		str	r2, [r3, #12]
 3051              	.L205:
 573:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         reg_temp = enet_initpara.framesfilter_mode;
 3052              		.loc 1 573 5 is_stmt 1 view .LVU991
 573:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         reg_temp = enet_initpara.framesfilter_mode;
 3053              		.loc 1 573 31 is_stmt 0 view .LVU992
 3054 02a0 204B     		ldr	r3, .L217+4
 3055 02a2 1B68     		ldr	r3, [r3]
 573:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         reg_temp = enet_initpara.framesfilter_mode;
 3056              		.loc 1 573 7 view .LVU993
 3057 02a4 13F4806F 		tst	r3, #1024
 3058 02a8 09D0     		beq	.L206
 574:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 3059              		.loc 1 574 9 is_stmt 1 view .LVU994
 574:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 3060              		.loc 1 574 18 is_stmt 0 view .LVU995
 3061 02aa 1E4B     		ldr	r3, .L217+4
 3062 02ac DA6A     		ldr	r2, [r3, #44]
 3063              	.LVL273:
 576:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* configure ENET_MAC_FRMF register */
 3064              		.loc 1 576 9 is_stmt 1 view .LVU996
 576:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* configure ENET_MAC_FRMF register */
ARM GAS  /tmp/ccWDJs20.s 			page 132


 3065              		.loc 1 576 19 is_stmt 0 view .LVU997
 3066 02ae 1C49     		ldr	r1, .L217
 3067 02b0 4B68     		ldr	r3, [r1, #4]
 3068              	.LVL274:
 578:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                        | ENET_MAC_FRMF_HMF | ENET_MAC_FRMF_HPFLT | ENET_MAC_FRMF_MFD \
 3069              		.loc 1 578 9 is_stmt 1 view .LVU998
 578:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                        | ENET_MAC_FRMF_HMF | ENET_MAC_FRMF_HPFLT | ENET_MAC_FRMF_MFD \
 3070              		.loc 1 578 19 is_stmt 0 view .LVU999
 3071 02b2 23F4FB63 		bic	r3, r3, #2008
 3072              	.LVL275:
 578:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                        | ENET_MAC_FRMF_HMF | ENET_MAC_FRMF_HPFLT | ENET_MAC_FRMF_MFD \
 3073              		.loc 1 578 19 view .LVU1000
 3074 02b6 23F00603 		bic	r3, r3, #6
 3075              	.LVL276:
 581:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         ENET_MAC_FRMF = reg_value;
 3076              		.loc 1 581 9 is_stmt 1 view .LVU1001
 581:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         ENET_MAC_FRMF = reg_value;
 3077              		.loc 1 581 19 is_stmt 0 view .LVU1002
 3078 02ba 1343     		orrs	r3, r3, r2
 3079              	.LVL277:
 582:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 3080              		.loc 1 582 9 is_stmt 1 view .LVU1003
 582:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 3081              		.loc 1 582 23 is_stmt 0 view .LVU1004
 3082 02bc 4B60     		str	r3, [r1, #4]
 3083              	.LVL278:
 3084              	.L206:
 586:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         reg_temp = enet_initpara.halfduplex_param;
 3085              		.loc 1 586 5 is_stmt 1 view .LVU1005
 586:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         reg_temp = enet_initpara.halfduplex_param;
 3086              		.loc 1 586 31 is_stmt 0 view .LVU1006
 3087 02be 194B     		ldr	r3, .L217+4
 3088 02c0 1B68     		ldr	r3, [r3]
 586:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         reg_temp = enet_initpara.halfduplex_param;
 3089              		.loc 1 586 7 view .LVU1007
 3090 02c2 13F4006F 		tst	r3, #2048
 3091 02c6 09D0     		beq	.L207
 587:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 3092              		.loc 1 587 9 is_stmt 1 view .LVU1008
 587:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 3093              		.loc 1 587 18 is_stmt 0 view .LVU1009
 3094 02c8 164B     		ldr	r3, .L217+4
 3095 02ca 1A6B     		ldr	r2, [r3, #48]
 3096              	.LVL279:
 589:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* configure ENET_MAC_CFG register */
 3097              		.loc 1 589 9 is_stmt 1 view .LVU1010
 589:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* configure ENET_MAC_CFG register */
 3098              		.loc 1 589 19 is_stmt 0 view .LVU1011
 3099 02cc 1449     		ldr	r1, .L217
 3100 02ce 0B68     		ldr	r3, [r1]
 3101              	.LVL280:
 591:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                        | ENET_MAC_CFG_BOL | ENET_MAC_CFG_DFC);
 3102              		.loc 1 591 9 is_stmt 1 view .LVU1012
 591:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                        | ENET_MAC_CFG_BOL | ENET_MAC_CFG_DFC);
 3103              		.loc 1 591 19 is_stmt 0 view .LVU1013
 3104 02d0 23F49133 		bic	r3, r3, #74240
 3105              	.LVL281:
ARM GAS  /tmp/ccWDJs20.s 			page 133


 591:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                        | ENET_MAC_CFG_BOL | ENET_MAC_CFG_DFC);
 3106              		.loc 1 591 19 view .LVU1014
 3107 02d4 23F07003 		bic	r3, r3, #112
 3108              	.LVL282:
 593:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         ENET_MAC_CFG = reg_value;
 3109              		.loc 1 593 9 is_stmt 1 view .LVU1015
 593:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         ENET_MAC_CFG = reg_value;
 3110              		.loc 1 593 19 is_stmt 0 view .LVU1016
 3111 02d8 1343     		orrs	r3, r3, r2
 3112              	.LVL283:
 594:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 3113              		.loc 1 594 9 is_stmt 1 view .LVU1017
 594:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 3114              		.loc 1 594 22 is_stmt 0 view .LVU1018
 3115 02da 0B60     		str	r3, [r1]
 3116              	.LVL284:
 3117              	.L207:
 598:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         reg_temp = enet_initpara.timer_config;
 3118              		.loc 1 598 5 is_stmt 1 view .LVU1019
 598:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         reg_temp = enet_initpara.timer_config;
 3119              		.loc 1 598 31 is_stmt 0 view .LVU1020
 3120 02dc 114B     		ldr	r3, .L217+4
 3121 02de 1B68     		ldr	r3, [r3]
 598:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         reg_temp = enet_initpara.timer_config;
 3122              		.loc 1 598 7 view .LVU1021
 3123 02e0 13F4805F 		tst	r3, #4096
 3124 02e4 07D0     		beq	.L208
 599:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 3125              		.loc 1 599 9 is_stmt 1 view .LVU1022
 599:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 3126              		.loc 1 599 18 is_stmt 0 view .LVU1023
 3127 02e6 0F4B     		ldr	r3, .L217+4
 3128 02e8 5B6B     		ldr	r3, [r3, #52]
 3129              	.LVL285:
 601:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* configure ENET_MAC_CFG register */
 3130              		.loc 1 601 9 is_stmt 1 view .LVU1024
 601:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* configure ENET_MAC_CFG register */
 3131              		.loc 1 601 19 is_stmt 0 view .LVU1025
 3132 02ea 0D49     		ldr	r1, .L217
 3133 02ec 0A68     		ldr	r2, [r1]
 3134              	.LVL286:
 603:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         reg_value |= reg_temp;
 3135              		.loc 1 603 9 is_stmt 1 view .LVU1026
 603:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         reg_value |= reg_temp;
 3136              		.loc 1 603 19 is_stmt 0 view .LVU1027
 3137 02ee 22F44002 		bic	r2, r2, #12582912
 3138              	.LVL287:
 604:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         ENET_MAC_CFG = reg_value;
 3139              		.loc 1 604 9 is_stmt 1 view .LVU1028
 604:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         ENET_MAC_CFG = reg_value;
 3140              		.loc 1 604 19 is_stmt 0 view .LVU1029
 3141 02f2 1343     		orrs	r3, r3, r2
 3142              	.LVL288:
 605:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 3143              		.loc 1 605 9 is_stmt 1 view .LVU1030
 605:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 3144              		.loc 1 605 22 is_stmt 0 view .LVU1031
ARM GAS  /tmp/ccWDJs20.s 			page 134


 3145 02f4 0B60     		str	r3, [r1]
 3146              	.LVL289:
 3147              	.L208:
 609:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         reg_temp = enet_initpara.interframegap;
 3148              		.loc 1 609 5 is_stmt 1 view .LVU1032
 609:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         reg_temp = enet_initpara.interframegap;
 3149              		.loc 1 609 31 is_stmt 0 view .LVU1033
 3150 02f6 0B4B     		ldr	r3, .L217+4
 3151 02f8 1B68     		ldr	r3, [r3]
 609:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         reg_temp = enet_initpara.interframegap;
 3152              		.loc 1 609 7 view .LVU1034
 3153 02fa 13F4005F 		tst	r3, #8192
 3154 02fe 0DD0     		beq	.L212
 610:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 3155              		.loc 1 610 9 is_stmt 1 view .LVU1035
 610:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 3156              		.loc 1 610 18 is_stmt 0 view .LVU1036
 3157 0300 084B     		ldr	r3, .L217+4
 3158 0302 9B6B     		ldr	r3, [r3, #56]
 3159              	.LVL290:
 612:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* configure ENET_MAC_CFG register */
 3160              		.loc 1 612 9 is_stmt 1 view .LVU1037
 612:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* configure ENET_MAC_CFG register */
 3161              		.loc 1 612 19 is_stmt 0 view .LVU1038
 3162 0304 0649     		ldr	r1, .L217
 3163 0306 0A68     		ldr	r2, [r1]
 3164              	.LVL291:
 614:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         reg_value |= reg_temp;
 3165              		.loc 1 614 9 is_stmt 1 view .LVU1039
 614:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         reg_value |= reg_temp;
 3166              		.loc 1 614 19 is_stmt 0 view .LVU1040
 3167 0308 22F46022 		bic	r2, r2, #917504
 3168              	.LVL292:
 615:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         ENET_MAC_CFG = reg_value;
 3169              		.loc 1 615 9 is_stmt 1 view .LVU1041
 615:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         ENET_MAC_CFG = reg_value;
 3170              		.loc 1 615 19 is_stmt 0 view .LVU1042
 3171 030c 1343     		orrs	r3, r3, r2
 3172              	.LVL293:
 616:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 3173              		.loc 1 616 9 is_stmt 1 view .LVU1043
 616:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 3174              		.loc 1 616 22 is_stmt 0 view .LVU1044
 3175 030e 0B60     		str	r3, [r1]
 620:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 3176              		.loc 1 620 12 view .LVU1045
 3177 0310 0123     		movs	r3, #1
 3178              	.LVL294:
 620:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 3179              		.loc 1 620 12 view .LVU1046
 3180 0312 F3E6     		b	.L187
 3181              	.LVL295:
 3182              	.L209:
 367:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         }
 3183              		.loc 1 367 20 view .LVU1047
 3184 0314 0023     		movs	r3, #0
 3185 0316 F1E6     		b	.L187
ARM GAS  /tmp/ccWDJs20.s 			page 135


 3186              	.LVL296:
 3187              	.L210:
 388:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         }
 3188              		.loc 1 388 20 view .LVU1048
 3189 0318 0023     		movs	r3, #0
 3190 031a EFE6     		b	.L187
 3191              	.LVL297:
 3192              	.L212:
 620:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 3193              		.loc 1 620 12 view .LVU1049
 3194 031c 0123     		movs	r3, #1
 3195 031e EDE6     		b	.L187
 3196              	.L218:
 3197              		.align	2
 3198              	.L217:
 3199 0320 00800240 		.word	1073905664
 3200 0324 00000000 		.word	.LANCHOR0
 3201 0328 80000002 		.word	33554560
 3202 032c 00900240 		.word	1073909760
 3203 0330 E73FDEFD 		.word	-35766297
 3204 0334 04000001 		.word	16777220
 3205              		.cfi_endproc
 3206              	.LFE118:
 3208              		.section	.text.enet_phyloopback_enable,"ax",%progbits
 3209              		.align	1
 3210              		.global	enet_phyloopback_enable
 3211              		.syntax unified
 3212              		.thumb
 3213              		.thumb_func
 3215              	enet_phyloopback_enable:
 3216              	.LFB147:
1638:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     uint16_t temp_phy = 0U;
 3217              		.loc 1 1638 1 is_stmt 1 view -0
 3218              		.cfi_startproc
 3219              		@ args = 0, pretend = 0, frame = 8
 3220              		@ frame_needed = 0, uses_anonymous_args = 0
 3221 0000 10B5     		push	{r4, lr}
 3222              	.LCFI24:
 3223              		.cfi_def_cfa_offset 8
 3224              		.cfi_offset 4, -8
 3225              		.cfi_offset 14, -4
 3226 0002 82B0     		sub	sp, sp, #8
 3227              	.LCFI25:
 3228              		.cfi_def_cfa_offset 16
1639:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ErrStatus phy_state = ERROR;
 3229              		.loc 1 1639 5 view .LVU1051
1639:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ErrStatus phy_state = ERROR;
 3230              		.loc 1 1639 14 is_stmt 0 view .LVU1052
 3231 0004 0024     		movs	r4, #0
 3232 0006 ADF80640 		strh	r4, [sp, #6]	@ movhi
1640:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 3233              		.loc 1 1640 5 is_stmt 1 view .LVU1053
 3234              	.LVL298:
1643:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 3235              		.loc 1 1643 5 view .LVU1054
 3236 000a 0DF10603 		add	r3, sp, #6
 3237 000e 2246     		mov	r2, r4
ARM GAS  /tmp/ccWDJs20.s 			page 136


 3238 0010 0121     		movs	r1, #1
 3239 0012 2046     		mov	r0, r4
 3240 0014 FFF7FEFF 		bl	enet_phy_write_read
 3241              	.LVL299:
1646:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 3242              		.loc 1 1646 5 view .LVU1055
1646:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 3243              		.loc 1 1646 14 is_stmt 0 view .LVU1056
 3244 0018 BDF80630 		ldrh	r3, [sp, #6]
 3245 001c 43F48043 		orr	r3, r3, #16384
 3246 0020 ADF80630 		strh	r3, [sp, #6]	@ movhi
1649:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 3247              		.loc 1 1649 5 is_stmt 1 view .LVU1057
1649:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 3248              		.loc 1 1649 17 is_stmt 0 view .LVU1058
 3249 0024 0DF10603 		add	r3, sp, #6
 3250 0028 2246     		mov	r2, r4
 3251 002a 0121     		movs	r1, #1
 3252 002c 0220     		movs	r0, #2
 3253 002e FFF7FEFF 		bl	enet_phy_write_read
 3254              	.LVL300:
1651:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 3255              		.loc 1 1651 5 is_stmt 1 view .LVU1059
1652:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 3256              		.loc 1 1652 1 is_stmt 0 view .LVU1060
 3257 0032 02B0     		add	sp, sp, #8
 3258              	.LCFI26:
 3259              		.cfi_def_cfa_offset 8
 3260              		@ sp needed
 3261 0034 10BD     		pop	{r4, pc}
 3262              		.cfi_endproc
 3263              	.LFE147:
 3265              		.section	.text.enet_phyloopback_disable,"ax",%progbits
 3266              		.align	1
 3267              		.global	enet_phyloopback_disable
 3268              		.syntax unified
 3269              		.thumb
 3270              		.thumb_func
 3272              	enet_phyloopback_disable:
 3273              	.LFB148:
1661:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     uint16_t temp_phy = 0U;
 3274              		.loc 1 1661 1 is_stmt 1 view -0
 3275              		.cfi_startproc
 3276              		@ args = 0, pretend = 0, frame = 8
 3277              		@ frame_needed = 0, uses_anonymous_args = 0
 3278 0000 10B5     		push	{r4, lr}
 3279              	.LCFI27:
 3280              		.cfi_def_cfa_offset 8
 3281              		.cfi_offset 4, -8
 3282              		.cfi_offset 14, -4
 3283 0002 82B0     		sub	sp, sp, #8
 3284              	.LCFI28:
 3285              		.cfi_def_cfa_offset 16
1662:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ErrStatus phy_state = ERROR;
 3286              		.loc 1 1662 5 view .LVU1062
1662:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ErrStatus phy_state = ERROR;
 3287              		.loc 1 1662 14 is_stmt 0 view .LVU1063
ARM GAS  /tmp/ccWDJs20.s 			page 137


 3288 0004 0024     		movs	r4, #0
 3289 0006 ADF80640 		strh	r4, [sp, #6]	@ movhi
1663:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 3290              		.loc 1 1663 5 is_stmt 1 view .LVU1064
 3291              	.LVL301:
1666:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 3292              		.loc 1 1666 5 view .LVU1065
 3293 000a 0DF10603 		add	r3, sp, #6
 3294 000e 2246     		mov	r2, r4
 3295 0010 0121     		movs	r1, #1
 3296 0012 2046     		mov	r0, r4
 3297 0014 FFF7FEFF 		bl	enet_phy_write_read
 3298              	.LVL302:
1669:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 3299              		.loc 1 1669 5 view .LVU1066
1669:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 3300              		.loc 1 1669 14 is_stmt 0 view .LVU1067
 3301 0018 BDF80630 		ldrh	r3, [sp, #6]
 3302 001c 23F48043 		bic	r3, r3, #16384
 3303 0020 ADF80630 		strh	r3, [sp, #6]	@ movhi
1672:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 3304              		.loc 1 1672 5 is_stmt 1 view .LVU1068
1672:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 3305              		.loc 1 1672 17 is_stmt 0 view .LVU1069
 3306 0024 0DF10603 		add	r3, sp, #6
 3307 0028 2246     		mov	r2, r4
 3308 002a 0121     		movs	r1, #1
 3309 002c 0220     		movs	r0, #2
 3310 002e FFF7FEFF 		bl	enet_phy_write_read
 3311              	.LVL303:
1674:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 3312              		.loc 1 1674 5 is_stmt 1 view .LVU1070
1675:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 3313              		.loc 1 1675 1 is_stmt 0 view .LVU1071
 3314 0032 02B0     		add	sp, sp, #8
 3315              	.LCFI29:
 3316              		.cfi_def_cfa_offset 8
 3317              		@ sp needed
 3318 0034 10BD     		pop	{r4, pc}
 3319              		.cfi_endproc
 3320              	.LFE148:
 3322              		.section	.text.enet_forward_feature_enable,"ax",%progbits
 3323              		.align	1
 3324              		.global	enet_forward_feature_enable
 3325              		.syntax unified
 3326              		.thumb
 3327              		.thumb_func
 3329              	enet_forward_feature_enable:
 3330              	.LVL304:
 3331              	.LFB149:
1689:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     uint32_t mask;
 3332              		.loc 1 1689 1 is_stmt 1 view -0
 3333              		.cfi_startproc
 3334              		@ args = 0, pretend = 0, frame = 0
 3335              		@ frame_needed = 0, uses_anonymous_args = 0
 3336              		@ link register save eliminated.
1690:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
ARM GAS  /tmp/ccWDJs20.s 			page 138


 3337              		.loc 1 1690 5 view .LVU1073
1692:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ENET_MAC_CFG |= mask;
 3338              		.loc 1 1692 5 view .LVU1074
1692:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ENET_MAC_CFG |= mask;
 3339              		.loc 1 1692 10 is_stmt 0 view .LVU1075
 3340 0000 20F44071 		bic	r1, r0, #768
 3341              	.LVL305:
1693:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 3342              		.loc 1 1693 5 is_stmt 1 view .LVU1076
1693:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 3343              		.loc 1 1693 18 is_stmt 0 view .LVU1077
 3344 0004 054A     		ldr	r2, .L224
 3345 0006 1368     		ldr	r3, [r2]
 3346 0008 0B43     		orrs	r3, r3, r1
 3347 000a 1360     		str	r3, [r2]
1695:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ENET_DMA_CTL |= (mask >> 2);
 3348              		.loc 1 1695 5 is_stmt 1 view .LVU1078
 3349              	.LVL306:
1696:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 3350              		.loc 1 1696 5 view .LVU1079
1696:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 3351              		.loc 1 1696 18 is_stmt 0 view .LVU1080
 3352 000c 0449     		ldr	r1, .L224+4
 3353 000e 8B69     		ldr	r3, [r1, #24]
1696:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 3354              		.loc 1 1696 27 view .LVU1081
 3355 0010 044A     		ldr	r2, .L224+8
 3356 0012 02EA9000 		and	r0, r2, r0, lsr #2
 3357              	.LVL307:
1696:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 3358              		.loc 1 1696 18 view .LVU1082
 3359 0016 1843     		orrs	r0, r0, r3
 3360 0018 8861     		str	r0, [r1, #24]
1697:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 3361              		.loc 1 1697 1 view .LVU1083
 3362 001a 7047     		bx	lr
 3363              	.L225:
 3364              		.align	2
 3365              	.L224:
 3366 001c 00800240 		.word	1073905664
 3367 0020 00900240 		.word	1073909760
 3368 0024 DFFF7F3F 		.word	1065353183
 3369              		.cfi_endproc
 3370              	.LFE149:
 3372              		.section	.text.enet_forward_feature_disable,"ax",%progbits
 3373              		.align	1
 3374              		.global	enet_forward_feature_disable
 3375              		.syntax unified
 3376              		.thumb
 3377              		.thumb_func
 3379              	enet_forward_feature_disable:
 3380              	.LVL308:
 3381              	.LFB150:
1711:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     uint32_t mask;
 3382              		.loc 1 1711 1 is_stmt 1 view -0
 3383              		.cfi_startproc
 3384              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /tmp/ccWDJs20.s 			page 139


 3385              		@ frame_needed = 0, uses_anonymous_args = 0
 3386              		@ link register save eliminated.
1712:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 3387              		.loc 1 1712 5 view .LVU1085
1714:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ENET_MAC_CFG &= ~mask;
 3388              		.loc 1 1714 5 view .LVU1086
1714:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ENET_MAC_CFG &= ~mask;
 3389              		.loc 1 1714 10 is_stmt 0 view .LVU1087
 3390 0000 20F44071 		bic	r1, r0, #768
 3391              	.LVL309:
1715:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 3392              		.loc 1 1715 5 is_stmt 1 view .LVU1088
1715:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 3393              		.loc 1 1715 18 is_stmt 0 view .LVU1089
 3394 0004 064A     		ldr	r2, .L227
 3395 0006 1368     		ldr	r3, [r2]
 3396 0008 23EA0103 		bic	r3, r3, r1
 3397 000c 1360     		str	r3, [r2]
1717:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ENET_DMA_CTL &= ~(mask >> 2);
 3398              		.loc 1 1717 5 is_stmt 1 view .LVU1090
 3399              	.LVL310:
1718:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 3400              		.loc 1 1718 5 view .LVU1091
1718:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 3401              		.loc 1 1718 18 is_stmt 0 view .LVU1092
 3402 000e 0549     		ldr	r1, .L227+4
 3403 0010 8B69     		ldr	r3, [r1, #24]
1718:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 3404              		.loc 1 1718 28 view .LVU1093
 3405 0012 054A     		ldr	r2, .L227+8
 3406 0014 02EA9000 		and	r0, r2, r0, lsr #2
 3407              	.LVL311:
1718:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 3408              		.loc 1 1718 18 view .LVU1094
 3409 0018 23EA0000 		bic	r0, r3, r0
 3410 001c 8861     		str	r0, [r1, #24]
1719:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 3411              		.loc 1 1719 1 view .LVU1095
 3412 001e 7047     		bx	lr
 3413              	.L228:
 3414              		.align	2
 3415              	.L227:
 3416 0020 00800240 		.word	1073905664
 3417 0024 00900240 		.word	1073909760
 3418 0028 DFFF7F3F 		.word	1065353183
 3419              		.cfi_endproc
 3420              	.LFE150:
 3422              		.section	.text.enet_fliter_feature_enable,"ax",%progbits
 3423              		.align	1
 3424              		.global	enet_fliter_feature_enable
 3425              		.syntax unified
 3426              		.thumb
 3427              		.thumb_func
 3429              	enet_fliter_feature_enable:
 3430              	.LVL312:
 3431              	.LFB151:
1736:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ENET_MAC_FRMF |= feature;
ARM GAS  /tmp/ccWDJs20.s 			page 140


 3432              		.loc 1 1736 1 is_stmt 1 view -0
 3433              		.cfi_startproc
 3434              		@ args = 0, pretend = 0, frame = 0
 3435              		@ frame_needed = 0, uses_anonymous_args = 0
 3436              		@ link register save eliminated.
1737:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 3437              		.loc 1 1737 5 view .LVU1097
1737:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 3438              		.loc 1 1737 19 is_stmt 0 view .LVU1098
 3439 0000 024A     		ldr	r2, .L230
 3440 0002 5368     		ldr	r3, [r2, #4]
 3441 0004 0343     		orrs	r3, r3, r0
 3442 0006 5360     		str	r3, [r2, #4]
1738:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 3443              		.loc 1 1738 1 view .LVU1099
 3444 0008 7047     		bx	lr
 3445              	.L231:
 3446 000a 00BF     		.align	2
 3447              	.L230:
 3448 000c 00800240 		.word	1073905664
 3449              		.cfi_endproc
 3450              	.LFE151:
 3452              		.section	.text.enet_fliter_feature_disable,"ax",%progbits
 3453              		.align	1
 3454              		.global	enet_fliter_feature_disable
 3455              		.syntax unified
 3456              		.thumb
 3457              		.thumb_func
 3459              	enet_fliter_feature_disable:
 3460              	.LVL313:
 3461              	.LFB152:
1755:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ENET_MAC_FRMF &= ~feature;
 3462              		.loc 1 1755 1 is_stmt 1 view -0
 3463              		.cfi_startproc
 3464              		@ args = 0, pretend = 0, frame = 0
 3465              		@ frame_needed = 0, uses_anonymous_args = 0
 3466              		@ link register save eliminated.
1756:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 3467              		.loc 1 1756 5 view .LVU1101
1756:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 3468              		.loc 1 1756 19 is_stmt 0 view .LVU1102
 3469 0000 024A     		ldr	r2, .L233
 3470 0002 5368     		ldr	r3, [r2, #4]
 3471 0004 23EA0003 		bic	r3, r3, r0
 3472 0008 5360     		str	r3, [r2, #4]
1757:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 3473              		.loc 1 1757 1 view .LVU1103
 3474 000a 7047     		bx	lr
 3475              	.L234:
 3476              		.align	2
 3477              	.L233:
 3478 000c 00800240 		.word	1073905664
 3479              		.cfi_endproc
 3480              	.LFE152:
 3482              		.section	.text.enet_pauseframe_generate,"ax",%progbits
 3483              		.align	1
 3484              		.global	enet_pauseframe_generate
ARM GAS  /tmp/ccWDJs20.s 			page 141


 3485              		.syntax unified
 3486              		.thumb
 3487              		.thumb_func
 3489              	enet_pauseframe_generate:
 3490              	.LFB153:
1767:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ErrStatus enet_state = ERROR;
 3491              		.loc 1 1767 1 is_stmt 1 view -0
 3492              		.cfi_startproc
 3493              		@ args = 0, pretend = 0, frame = 0
 3494              		@ frame_needed = 0, uses_anonymous_args = 0
 3495              		@ link register save eliminated.
1768:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     uint32_t temp = 0U;
 3496              		.loc 1 1768 5 view .LVU1105
 3497              	.LVL314:
1769:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 3498              		.loc 1 1769 5 view .LVU1106
1772:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     if(RESET == temp) {
 3499              		.loc 1 1772 5 view .LVU1107
1772:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     if(RESET == temp) {
 3500              		.loc 1 1772 12 is_stmt 0 view .LVU1108
 3501 0000 064B     		ldr	r3, .L238
 3502 0002 9B69     		ldr	r3, [r3, #24]
 3503              	.LVL315:
1773:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         ENET_MAC_FCTL |= ENET_MAC_FCTL_FLCBBKPA;
 3504              		.loc 1 1773 5 is_stmt 1 view .LVU1109
1773:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         ENET_MAC_FCTL |= ENET_MAC_FCTL_FLCBBKPA;
 3505              		.loc 1 1773 7 is_stmt 0 view .LVU1110
 3506 0004 13F0010F 		tst	r3, #1
 3507 0008 06D1     		bne	.L237
1774:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         enet_state = SUCCESS;
 3508              		.loc 1 1774 9 is_stmt 1 view .LVU1111
1774:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         enet_state = SUCCESS;
 3509              		.loc 1 1774 23 is_stmt 0 view .LVU1112
 3510 000a 044A     		ldr	r2, .L238
 3511 000c 9369     		ldr	r3, [r2, #24]
 3512              	.LVL316:
1774:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         enet_state = SUCCESS;
 3513              		.loc 1 1774 23 view .LVU1113
 3514 000e 43F00103 		orr	r3, r3, #1
 3515 0012 9361     		str	r3, [r2, #24]
1775:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 3516              		.loc 1 1775 9 is_stmt 1 view .LVU1114
 3517              	.LVL317:
1775:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 3518              		.loc 1 1775 20 is_stmt 0 view .LVU1115
 3519 0014 0120     		movs	r0, #1
 3520 0016 7047     		bx	lr
 3521              	.LVL318:
 3522              	.L237:
1768:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     uint32_t temp = 0U;
 3523              		.loc 1 1768 15 view .LVU1116
 3524 0018 0020     		movs	r0, #0
 3525              	.LVL319:
1777:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 3526              		.loc 1 1777 5 is_stmt 1 view .LVU1117
1778:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 3527              		.loc 1 1778 1 is_stmt 0 view .LVU1118
ARM GAS  /tmp/ccWDJs20.s 			page 142


 3528 001a 7047     		bx	lr
 3529              	.L239:
 3530              		.align	2
 3531              	.L238:
 3532 001c 00800240 		.word	1073905664
 3533              		.cfi_endproc
 3534              	.LFE153:
 3536              		.section	.text.enet_pauseframe_detect_config,"ax",%progbits
 3537              		.align	1
 3538              		.global	enet_pauseframe_detect_config
 3539              		.syntax unified
 3540              		.thumb
 3541              		.thumb_func
 3543              	enet_pauseframe_detect_config:
 3544              	.LVL320:
 3545              	.LFB154:
1792:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ENET_MAC_FCTL &= ~ENET_MAC_FCTL_UPFDT;
 3546              		.loc 1 1792 1 is_stmt 1 view -0
 3547              		.cfi_startproc
 3548              		@ args = 0, pretend = 0, frame = 0
 3549              		@ frame_needed = 0, uses_anonymous_args = 0
 3550              		@ link register save eliminated.
1793:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ENET_MAC_FCTL |= detect;
 3551              		.loc 1 1793 5 view .LVU1120
1793:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ENET_MAC_FCTL |= detect;
 3552              		.loc 1 1793 19 is_stmt 0 view .LVU1121
 3553 0000 044B     		ldr	r3, .L241
 3554 0002 9969     		ldr	r1, [r3, #24]
 3555 0004 21F00801 		bic	r1, r1, #8
 3556 0008 9961     		str	r1, [r3, #24]
1794:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 3557              		.loc 1 1794 5 is_stmt 1 view .LVU1122
1794:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 3558              		.loc 1 1794 19 is_stmt 0 view .LVU1123
 3559 000a 9A69     		ldr	r2, [r3, #24]
 3560 000c 0243     		orrs	r2, r2, r0
 3561 000e 9A61     		str	r2, [r3, #24]
1795:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 3562              		.loc 1 1795 1 view .LVU1124
 3563 0010 7047     		bx	lr
 3564              	.L242:
 3565 0012 00BF     		.align	2
 3566              	.L241:
 3567 0014 00800240 		.word	1073905664
 3568              		.cfi_endproc
 3569              	.LFE154:
 3571              		.section	.text.enet_pauseframe_config,"ax",%progbits
 3572              		.align	1
 3573              		.global	enet_pauseframe_config
 3574              		.syntax unified
 3575              		.thumb
 3576              		.thumb_func
 3578              	enet_pauseframe_config:
 3579              	.LVL321:
 3580              	.LFB155:
1811:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ENET_MAC_FCTL &= ~(ENET_MAC_FCTL_PTM | ENET_MAC_FCTL_PLTS);
 3581              		.loc 1 1811 1 is_stmt 1 view -0
ARM GAS  /tmp/ccWDJs20.s 			page 143


 3582              		.cfi_startproc
 3583              		@ args = 0, pretend = 0, frame = 0
 3584              		@ frame_needed = 0, uses_anonymous_args = 0
 3585              		@ link register save eliminated.
1811:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ENET_MAC_FCTL &= ~(ENET_MAC_FCTL_PTM | ENET_MAC_FCTL_PLTS);
 3586              		.loc 1 1811 1 is_stmt 0 view .LVU1126
 3587 0000 10B4     		push	{r4}
 3588              	.LCFI30:
 3589              		.cfi_def_cfa_offset 4
 3590              		.cfi_offset 4, -4
1812:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ENET_MAC_FCTL |= (MAC_FCTL_PTM(pausetime) | pause_threshold);
 3591              		.loc 1 1812 5 is_stmt 1 view .LVU1127
1812:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ENET_MAC_FCTL |= (MAC_FCTL_PTM(pausetime) | pause_threshold);
 3592              		.loc 1 1812 19 is_stmt 0 view .LVU1128
 3593 0002 074B     		ldr	r3, .L245
 3594 0004 9C69     		ldr	r4, [r3, #24]
 3595 0006 24F03004 		bic	r4, r4, #48
 3596 000a 2404     		lsls	r4, r4, #16
 3597 000c 240C     		lsrs	r4, r4, #16
 3598 000e 9C61     		str	r4, [r3, #24]
1813:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 3599              		.loc 1 1813 5 is_stmt 1 view .LVU1129
1813:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 3600              		.loc 1 1813 19 is_stmt 0 view .LVU1130
 3601 0010 9A69     		ldr	r2, [r3, #24]
1813:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 3602              		.loc 1 1813 47 view .LVU1131
 3603 0012 41EA0041 		orr	r1, r1, r0, lsl #16
 3604              	.LVL322:
1813:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 3605              		.loc 1 1813 19 view .LVU1132
 3606 0016 0A43     		orrs	r2, r2, r1
 3607 0018 9A61     		str	r2, [r3, #24]
1814:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 3608              		.loc 1 1814 1 view .LVU1133
 3609 001a 5DF8044B 		ldr	r4, [sp], #4
 3610              	.LCFI31:
 3611              		.cfi_restore 4
 3612              		.cfi_def_cfa_offset 0
 3613 001e 7047     		bx	lr
 3614              	.L246:
 3615              		.align	2
 3616              	.L245:
 3617 0020 00800240 		.word	1073905664
 3618              		.cfi_endproc
 3619              	.LFE155:
 3621              		.section	.text.enet_flowcontrol_threshold_config,"ax",%progbits
 3622              		.align	1
 3623              		.global	enet_flowcontrol_threshold_config
 3624              		.syntax unified
 3625              		.thumb
 3626              		.thumb_func
 3628              	enet_flowcontrol_threshold_config:
 3629              	.LVL323:
 3630              	.LFB156:
1841:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ENET_MAC_FCTH = ((deactive | active) >> 8);
 3631              		.loc 1 1841 1 is_stmt 1 view -0
ARM GAS  /tmp/ccWDJs20.s 			page 144


 3632              		.cfi_startproc
 3633              		@ args = 0, pretend = 0, frame = 0
 3634              		@ frame_needed = 0, uses_anonymous_args = 0
 3635              		@ link register save eliminated.
1842:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 3636              		.loc 1 1842 5 view .LVU1135
1842:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 3637              		.loc 1 1842 32 is_stmt 0 view .LVU1136
 3638 0000 0843     		orrs	r0, r0, r1
 3639              	.LVL324:
1842:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 3640              		.loc 1 1842 42 view .LVU1137
 3641 0002 000A     		lsrs	r0, r0, #8
1842:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 3642              		.loc 1 1842 19 view .LVU1138
 3643 0004 014B     		ldr	r3, .L248
 3644 0006 C3F88000 		str	r0, [r3, #128]
1843:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 3645              		.loc 1 1843 1 view .LVU1139
 3646 000a 7047     		bx	lr
 3647              	.L249:
 3648              		.align	2
 3649              	.L248:
 3650 000c 00900240 		.word	1073909760
 3651              		.cfi_endproc
 3652              	.LFE156:
 3654              		.section	.text.enet_flowcontrol_feature_enable,"ax",%progbits
 3655              		.align	1
 3656              		.global	enet_flowcontrol_feature_enable
 3657              		.syntax unified
 3658              		.thumb
 3659              		.thumb_func
 3661              	enet_flowcontrol_feature_enable:
 3662              	.LVL325:
 3663              	.LFB157:
1857:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     if(RESET != (feature & ENET_ZERO_QUANTA_PAUSE)) {
 3664              		.loc 1 1857 1 is_stmt 1 view -0
 3665              		.cfi_startproc
 3666              		@ args = 0, pretend = 0, frame = 0
 3667              		@ frame_needed = 0, uses_anonymous_args = 0
 3668              		@ link register save eliminated.
1858:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         ENET_MAC_FCTL &= ~ENET_ZERO_QUANTA_PAUSE;
 3669              		.loc 1 1858 5 view .LVU1141
1858:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         ENET_MAC_FCTL &= ~ENET_ZERO_QUANTA_PAUSE;
 3670              		.loc 1 1858 7 is_stmt 0 view .LVU1142
 3671 0000 10F0800F 		tst	r0, #128
 3672 0004 04D0     		beq	.L251
1859:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 3673              		.loc 1 1859 9 is_stmt 1 view .LVU1143
1859:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 3674              		.loc 1 1859 23 is_stmt 0 view .LVU1144
 3675 0006 064A     		ldr	r2, .L252
 3676 0008 9369     		ldr	r3, [r2, #24]
 3677 000a 23F08003 		bic	r3, r3, #128
 3678 000e 9361     		str	r3, [r2, #24]
 3679              	.L251:
1861:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ENET_MAC_FCTL |= feature;
ARM GAS  /tmp/ccWDJs20.s 			page 145


 3680              		.loc 1 1861 5 is_stmt 1 view .LVU1145
1861:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ENET_MAC_FCTL |= feature;
 3681              		.loc 1 1861 13 is_stmt 0 view .LVU1146
 3682 0010 20F08000 		bic	r0, r0, #128
 3683              	.LVL326:
1862:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 3684              		.loc 1 1862 5 is_stmt 1 view .LVU1147
1862:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 3685              		.loc 1 1862 19 is_stmt 0 view .LVU1148
 3686 0014 024A     		ldr	r2, .L252
 3687 0016 9369     		ldr	r3, [r2, #24]
 3688 0018 1843     		orrs	r0, r0, r3
 3689              	.LVL327:
1862:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 3690              		.loc 1 1862 19 view .LVU1149
 3691 001a 9061     		str	r0, [r2, #24]
1863:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 3692              		.loc 1 1863 1 view .LVU1150
 3693 001c 7047     		bx	lr
 3694              	.L253:
 3695 001e 00BF     		.align	2
 3696              	.L252:
 3697 0020 00800240 		.word	1073905664
 3698              		.cfi_endproc
 3699              	.LFE157:
 3701              		.section	.text.enet_flowcontrol_feature_disable,"ax",%progbits
 3702              		.align	1
 3703              		.global	enet_flowcontrol_feature_disable
 3704              		.syntax unified
 3705              		.thumb
 3706              		.thumb_func
 3708              	enet_flowcontrol_feature_disable:
 3709              	.LVL328:
 3710              	.LFB158:
1877:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     if(RESET != (feature & ENET_ZERO_QUANTA_PAUSE)) {
 3711              		.loc 1 1877 1 is_stmt 1 view -0
 3712              		.cfi_startproc
 3713              		@ args = 0, pretend = 0, frame = 0
 3714              		@ frame_needed = 0, uses_anonymous_args = 0
 3715              		@ link register save eliminated.
1878:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         ENET_MAC_FCTL |= ENET_ZERO_QUANTA_PAUSE;
 3716              		.loc 1 1878 5 view .LVU1152
1878:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         ENET_MAC_FCTL |= ENET_ZERO_QUANTA_PAUSE;
 3717              		.loc 1 1878 7 is_stmt 0 view .LVU1153
 3718 0000 10F0800F 		tst	r0, #128
 3719 0004 04D0     		beq	.L255
1879:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 3720              		.loc 1 1879 9 is_stmt 1 view .LVU1154
1879:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 3721              		.loc 1 1879 23 is_stmt 0 view .LVU1155
 3722 0006 064A     		ldr	r2, .L256
 3723 0008 9369     		ldr	r3, [r2, #24]
 3724 000a 43F08003 		orr	r3, r3, #128
 3725 000e 9361     		str	r3, [r2, #24]
 3726              	.L255:
1881:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ENET_MAC_FCTL &= ~feature;
 3727              		.loc 1 1881 5 is_stmt 1 view .LVU1156
ARM GAS  /tmp/ccWDJs20.s 			page 146


1881:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ENET_MAC_FCTL &= ~feature;
 3728              		.loc 1 1881 13 is_stmt 0 view .LVU1157
 3729 0010 20F08000 		bic	r0, r0, #128
 3730              	.LVL329:
1882:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 3731              		.loc 1 1882 5 is_stmt 1 view .LVU1158
1882:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 3732              		.loc 1 1882 19 is_stmt 0 view .LVU1159
 3733 0014 024A     		ldr	r2, .L256
 3734 0016 9369     		ldr	r3, [r2, #24]
 3735 0018 23EA0000 		bic	r0, r3, r0
 3736              	.LVL330:
1882:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 3737              		.loc 1 1882 19 view .LVU1160
 3738 001c 9061     		str	r0, [r2, #24]
1883:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 3739              		.loc 1 1883 1 view .LVU1161
 3740 001e 7047     		bx	lr
 3741              	.L257:
 3742              		.align	2
 3743              	.L256:
 3744 0020 00800240 		.word	1073905664
 3745              		.cfi_endproc
 3746              	.LFE158:
 3748              		.section	.text.enet_dmaprocess_state_get,"ax",%progbits
 3749              		.align	1
 3750              		.global	enet_dmaprocess_state_get
 3751              		.syntax unified
 3752              		.thumb
 3753              		.thumb_func
 3755              	enet_dmaprocess_state_get:
 3756              	.LVL331:
 3757              	.LFB159:
1899:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     uint32_t reval;
 3758              		.loc 1 1899 1 is_stmt 1 view -0
 3759              		.cfi_startproc
 3760              		@ args = 0, pretend = 0, frame = 0
 3761              		@ frame_needed = 0, uses_anonymous_args = 0
 3762              		@ link register save eliminated.
1900:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     reval = (uint32_t)(ENET_DMA_STAT & (uint32_t)direction);
 3763              		.loc 1 1900 5 view .LVU1163
1901:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     return reval;
 3764              		.loc 1 1901 5 view .LVU1164
1901:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     return reval;
 3765              		.loc 1 1901 24 is_stmt 0 view .LVU1165
 3766 0000 014B     		ldr	r3, .L259
 3767 0002 5B69     		ldr	r3, [r3, #20]
 3768              	.LVL332:
1902:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 3769              		.loc 1 1902 5 is_stmt 1 view .LVU1166
1903:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 3770              		.loc 1 1903 1 is_stmt 0 view .LVU1167
 3771 0004 1840     		ands	r0, r0, r3
 3772              	.LVL333:
1903:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 3773              		.loc 1 1903 1 view .LVU1168
 3774 0006 7047     		bx	lr
ARM GAS  /tmp/ccWDJs20.s 			page 147


 3775              	.L260:
 3776              		.align	2
 3777              	.L259:
 3778 0008 00900240 		.word	1073909760
 3779              		.cfi_endproc
 3780              	.LFE159:
 3782              		.section	.text.enet_dmaprocess_resume,"ax",%progbits
 3783              		.align	1
 3784              		.global	enet_dmaprocess_resume
 3785              		.syntax unified
 3786              		.thumb
 3787              		.thumb_func
 3789              	enet_dmaprocess_resume:
 3790              	.LVL334:
 3791              	.LFB160:
1916:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     if(ENET_DMA_TX == direction) {
 3792              		.loc 1 1916 1 is_stmt 1 view -0
 3793              		.cfi_startproc
 3794              		@ args = 0, pretend = 0, frame = 0
 3795              		@ frame_needed = 0, uses_anonymous_args = 0
 3796              		@ link register save eliminated.
1917:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         ENET_DMA_TPEN = 0U;
 3797              		.loc 1 1917 5 view .LVU1170
1917:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         ENET_DMA_TPEN = 0U;
 3798              		.loc 1 1917 7 is_stmt 0 view .LVU1171
 3799 0000 B0F5E00F 		cmp	r0, #7340032
 3800 0004 03D0     		beq	.L264
1920:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 3801              		.loc 1 1920 9 is_stmt 1 view .LVU1172
1920:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 3802              		.loc 1 1920 23 is_stmt 0 view .LVU1173
 3803 0006 044B     		ldr	r3, .L265
 3804 0008 0022     		movs	r2, #0
 3805 000a 9A60     		str	r2, [r3, #8]
1922:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 3806              		.loc 1 1922 1 view .LVU1174
 3807 000c 7047     		bx	lr
 3808              	.L264:
1918:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     } else {
 3809              		.loc 1 1918 9 is_stmt 1 view .LVU1175
1918:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     } else {
 3810              		.loc 1 1918 23 is_stmt 0 view .LVU1176
 3811 000e 024B     		ldr	r3, .L265
 3812 0010 0022     		movs	r2, #0
 3813 0012 5A60     		str	r2, [r3, #4]
 3814 0014 7047     		bx	lr
 3815              	.L266:
 3816 0016 00BF     		.align	2
 3817              	.L265:
 3818 0018 00900240 		.word	1073909760
 3819              		.cfi_endproc
 3820              	.LFE160:
 3822              		.section	.text.enet_rxprocess_check_recovery,"ax",%progbits
 3823              		.align	1
 3824              		.global	enet_rxprocess_check_recovery
 3825              		.syntax unified
 3826              		.thumb
ARM GAS  /tmp/ccWDJs20.s 			page 148


 3827              		.thumb_func
 3829              	enet_rxprocess_check_recovery:
 3830              	.LFB161:
1931:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     uint32_t status;
 3831              		.loc 1 1931 1 is_stmt 1 view -0
 3832              		.cfi_startproc
 3833              		@ args = 0, pretend = 0, frame = 0
 3834              		@ frame_needed = 0, uses_anonymous_args = 0
 3835              		@ link register save eliminated.
1932:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 3836              		.loc 1 1932 5 view .LVU1178
1935:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     status &= ENET_RDES0_DAV;
 3837              		.loc 1 1935 5 view .LVU1179
1935:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     status &= ENET_RDES0_DAV;
 3838              		.loc 1 1935 32 is_stmt 0 view .LVU1180
 3839 0000 074B     		ldr	r3, .L270
 3840 0002 1B68     		ldr	r3, [r3]
1935:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     status &= ENET_RDES0_DAV;
 3841              		.loc 1 1935 12 view .LVU1181
 3842 0004 1968     		ldr	r1, [r3]
 3843              	.LVL335:
1936:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 3844              		.loc 1 1936 5 is_stmt 1 view .LVU1182
1940:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             (ENET_RDES0_DAV == status)) {
 3845              		.loc 1 1940 5 view .LVU1183
1940:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             (ENET_RDES0_DAV == status)) {
 3846              		.loc 1 1940 9 is_stmt 0 view .LVU1184
 3847 0006 074A     		ldr	r2, .L270+4
 3848 0008 D26C     		ldr	r2, [r2, #76]
1940:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             (ENET_RDES0_DAV == status)) {
 3849              		.loc 1 1940 7 view .LVU1185
 3850 000a 9A42     		cmp	r2, r3
 3851 000c 01D0     		beq	.L267
1940:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             (ENET_RDES0_DAV == status)) {
 3852              		.loc 1 1940 61 discriminator 1 view .LVU1186
 3853 000e 0029     		cmp	r1, #0
 3854 0010 00DB     		blt	.L269
 3855              	.L267:
1944:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 3856              		.loc 1 1944 1 view .LVU1187
 3857 0012 7047     		bx	lr
 3858              	.L269:
1942:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 3859              		.loc 1 1942 9 is_stmt 1 view .LVU1188
1942:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 3860              		.loc 1 1942 57 is_stmt 0 view .LVU1189
 3861 0014 034B     		ldr	r3, .L270+4
 3862 0016 DA6C     		ldr	r2, [r3, #76]
1942:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 3863              		.loc 1 1942 28 view .LVU1190
 3864 0018 014B     		ldr	r3, .L270
 3865 001a 1A60     		str	r2, [r3]
1944:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 3866              		.loc 1 1944 1 view .LVU1191
 3867 001c F9E7     		b	.L267
 3868              	.L271:
 3869 001e 00BF     		.align	2
ARM GAS  /tmp/ccWDJs20.s 			page 149


 3870              	.L270:
 3871 0020 00000000 		.word	.LANCHOR4
 3872 0024 00900240 		.word	1073909760
 3873              		.cfi_endproc
 3874              	.LFE161:
 3876              		.section	.text.enet_txfifo_flush,"ax",%progbits
 3877              		.align	1
 3878              		.global	enet_txfifo_flush
 3879              		.syntax unified
 3880              		.thumb
 3881              		.thumb_func
 3883              	enet_txfifo_flush:
 3884              	.LFB162:
1953:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     uint32_t flush_state;
 3885              		.loc 1 1953 1 is_stmt 1 view -0
 3886              		.cfi_startproc
 3887              		@ args = 0, pretend = 0, frame = 0
 3888              		@ frame_needed = 0, uses_anonymous_args = 0
 3889              		@ link register save eliminated.
1954:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     uint32_t timeout = 0U;
 3890              		.loc 1 1954 5 view .LVU1193
1955:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ErrStatus enet_state = ERROR;
 3891              		.loc 1 1955 5 view .LVU1194
 3892              	.LVL336:
1956:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 3893              		.loc 1 1956 5 view .LVU1195
1959:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* wait until the flush operation completes */
 3894              		.loc 1 1959 5 view .LVU1196
1959:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* wait until the flush operation completes */
 3895              		.loc 1 1959 18 is_stmt 0 view .LVU1197
 3896 0000 094A     		ldr	r2, .L277
 3897 0002 9369     		ldr	r3, [r2, #24]
 3898 0004 43F48013 		orr	r3, r3, #1048576
 3899 0008 9361     		str	r3, [r2, #24]
1955:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ErrStatus enet_state = ERROR;
 3900              		.loc 1 1955 14 view .LVU1198
 3901 000a 0022     		movs	r2, #0
 3902              	.LVL337:
 3903              	.L274:
1961:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         flush_state = ENET_DMA_CTL & ENET_DMA_CTL_FTF;
 3904              		.loc 1 1961 5 is_stmt 1 discriminator 2 view .LVU1199
1962:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         timeout++;
 3905              		.loc 1 1962 9 discriminator 2 view .LVU1200
1962:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         timeout++;
 3906              		.loc 1 1962 23 is_stmt 0 discriminator 2 view .LVU1201
 3907 000c 064B     		ldr	r3, .L277
 3908 000e 9B69     		ldr	r3, [r3, #24]
 3909              	.LVL338:
1963:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     } while((RESET != flush_state) && (timeout < ENET_DELAY_TO));
 3910              		.loc 1 1963 9 is_stmt 1 discriminator 2 view .LVU1202
1963:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     } while((RESET != flush_state) && (timeout < ENET_DELAY_TO));
 3911              		.loc 1 1963 16 is_stmt 0 discriminator 2 view .LVU1203
 3912 0010 0132     		adds	r2, r2, #1
 3913              	.LVL339:
1964:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* return ERROR due to timeout */
 3914              		.loc 1 1964 12 is_stmt 1 discriminator 2 view .LVU1204
1964:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* return ERROR due to timeout */
ARM GAS  /tmp/ccWDJs20.s 			page 150


 3915              		.loc 1 1964 5 is_stmt 0 discriminator 2 view .LVU1205
 3916 0012 13F48013 		ands	r3, r3, #1048576
 3917              	.LVL340:
1964:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* return ERROR due to timeout */
 3918              		.loc 1 1964 5 discriminator 2 view .LVU1206
 3919 0016 02D0     		beq	.L273
1964:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* return ERROR due to timeout */
 3920              		.loc 1 1964 36 discriminator 1 view .LVU1207
 3921 0018 0449     		ldr	r1, .L277+4
 3922 001a 8A42     		cmp	r2, r1
 3923 001c F6D9     		bls	.L274
 3924              	.L273:
1966:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         enet_state = SUCCESS;
 3925              		.loc 1 1966 5 is_stmt 1 view .LVU1208
1966:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         enet_state = SUCCESS;
 3926              		.loc 1 1966 7 is_stmt 0 view .LVU1209
 3927 001e 0BB1     		cbz	r3, .L276
1956:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 3928              		.loc 1 1956 15 view .LVU1210
 3929 0020 0020     		movs	r0, #0
 3930 0022 7047     		bx	lr
 3931              	.L276:
1967:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 3932              		.loc 1 1967 20 view .LVU1211
 3933 0024 0120     		movs	r0, #1
 3934              	.LVL341:
1970:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 3935              		.loc 1 1970 5 is_stmt 1 view .LVU1212
1971:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 3936              		.loc 1 1971 1 is_stmt 0 view .LVU1213
 3937 0026 7047     		bx	lr
 3938              	.L278:
 3939              		.align	2
 3940              	.L277:
 3941 0028 00900240 		.word	1073909760
 3942 002c FEFF0400 		.word	327678
 3943              		.cfi_endproc
 3944              	.LFE162:
 3946              		.section	.text.enet_tx_enable,"ax",%progbits
 3947              		.align	1
 3948              		.global	enet_tx_enable
 3949              		.syntax unified
 3950              		.thumb
 3951              		.thumb_func
 3953              	enet_tx_enable:
 3954              	.LFB136:
1340:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ENET_MAC_CFG |= ENET_MAC_CFG_TEN;
 3955              		.loc 1 1340 1 is_stmt 1 view -0
 3956              		.cfi_startproc
 3957              		@ args = 0, pretend = 0, frame = 0
 3958              		@ frame_needed = 0, uses_anonymous_args = 0
 3959 0000 08B5     		push	{r3, lr}
 3960              	.LCFI32:
 3961              		.cfi_def_cfa_offset 8
 3962              		.cfi_offset 3, -8
 3963              		.cfi_offset 14, -4
1341:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     enet_txfifo_flush();
ARM GAS  /tmp/ccWDJs20.s 			page 151


 3964              		.loc 1 1341 5 view .LVU1215
1341:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     enet_txfifo_flush();
 3965              		.loc 1 1341 18 is_stmt 0 view .LVU1216
 3966 0002 064A     		ldr	r2, .L281
 3967 0004 1368     		ldr	r3, [r2]
 3968 0006 43F00803 		orr	r3, r3, #8
 3969 000a 1360     		str	r3, [r2]
1342:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ENET_DMA_CTL |= ENET_DMA_CTL_STE;
 3970              		.loc 1 1342 5 is_stmt 1 view .LVU1217
 3971 000c FFF7FEFF 		bl	enet_txfifo_flush
 3972              	.LVL342:
1343:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 3973              		.loc 1 1343 5 view .LVU1218
1343:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 3974              		.loc 1 1343 18 is_stmt 0 view .LVU1219
 3975 0010 034A     		ldr	r2, .L281+4
 3976 0012 9369     		ldr	r3, [r2, #24]
 3977 0014 43F40053 		orr	r3, r3, #8192
 3978 0018 9361     		str	r3, [r2, #24]
1344:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 3979              		.loc 1 1344 1 view .LVU1220
 3980 001a 08BD     		pop	{r3, pc}
 3981              	.L282:
 3982              		.align	2
 3983              	.L281:
 3984 001c 00800240 		.word	1073905664
 3985 0020 00900240 		.word	1073909760
 3986              		.cfi_endproc
 3987              	.LFE136:
 3989              		.section	.text.enet_enable,"ax",%progbits
 3990              		.align	1
 3991              		.global	enet_enable
 3992              		.syntax unified
 3993              		.thumb
 3994              		.thumb_func
 3996              	enet_enable:
 3997              	.LFB126:
1039:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     enet_tx_enable();
 3998              		.loc 1 1039 1 is_stmt 1 view -0
 3999              		.cfi_startproc
 4000              		@ args = 0, pretend = 0, frame = 0
 4001              		@ frame_needed = 0, uses_anonymous_args = 0
 4002 0000 08B5     		push	{r3, lr}
 4003              	.LCFI33:
 4004              		.cfi_def_cfa_offset 8
 4005              		.cfi_offset 3, -8
 4006              		.cfi_offset 14, -4
1040:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     enet_rx_enable();
 4007              		.loc 1 1040 5 view .LVU1222
 4008 0002 FFF7FEFF 		bl	enet_tx_enable
 4009              	.LVL343:
1041:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 4010              		.loc 1 1041 5 view .LVU1223
 4011 0006 FFF7FEFF 		bl	enet_rx_enable
 4012              	.LVL344:
1042:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 4013              		.loc 1 1042 1 is_stmt 0 view .LVU1224
ARM GAS  /tmp/ccWDJs20.s 			page 152


 4014 000a 08BD     		pop	{r3, pc}
 4015              		.cfi_endproc
 4016              	.LFE126:
 4018              		.section	.text.enet_tx_disable,"ax",%progbits
 4019              		.align	1
 4020              		.global	enet_tx_disable
 4021              		.syntax unified
 4022              		.thumb
 4023              		.thumb_func
 4025              	enet_tx_disable:
 4026              	.LFB137:
1353:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ENET_DMA_CTL &= ~ENET_DMA_CTL_STE;
 4027              		.loc 1 1353 1 is_stmt 1 view -0
 4028              		.cfi_startproc
 4029              		@ args = 0, pretend = 0, frame = 0
 4030              		@ frame_needed = 0, uses_anonymous_args = 0
 4031 0000 08B5     		push	{r3, lr}
 4032              	.LCFI34:
 4033              		.cfi_def_cfa_offset 8
 4034              		.cfi_offset 3, -8
 4035              		.cfi_offset 14, -4
1354:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     enet_txfifo_flush();
 4036              		.loc 1 1354 5 view .LVU1226
1354:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     enet_txfifo_flush();
 4037              		.loc 1 1354 18 is_stmt 0 view .LVU1227
 4038 0002 064A     		ldr	r2, .L287
 4039 0004 9369     		ldr	r3, [r2, #24]
 4040 0006 23F40053 		bic	r3, r3, #8192
 4041 000a 9361     		str	r3, [r2, #24]
1355:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ENET_MAC_CFG &= ~ENET_MAC_CFG_TEN;
 4042              		.loc 1 1355 5 is_stmt 1 view .LVU1228
 4043 000c FFF7FEFF 		bl	enet_txfifo_flush
 4044              	.LVL345:
1356:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 4045              		.loc 1 1356 5 view .LVU1229
1356:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 4046              		.loc 1 1356 18 is_stmt 0 view .LVU1230
 4047 0010 034A     		ldr	r2, .L287+4
 4048 0012 1368     		ldr	r3, [r2]
 4049 0014 23F00803 		bic	r3, r3, #8
 4050 0018 1360     		str	r3, [r2]
1357:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 4051              		.loc 1 1357 1 view .LVU1231
 4052 001a 08BD     		pop	{r3, pc}
 4053              	.L288:
 4054              		.align	2
 4055              	.L287:
 4056 001c 00900240 		.word	1073909760
 4057 0020 00800240 		.word	1073905664
 4058              		.cfi_endproc
 4059              	.LFE137:
 4061              		.section	.text.enet_disable,"ax",%progbits
 4062              		.align	1
 4063              		.global	enet_disable
 4064              		.syntax unified
 4065              		.thumb
 4066              		.thumb_func
ARM GAS  /tmp/ccWDJs20.s 			page 153


 4068              	enet_disable:
 4069              	.LFB127:
1051:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     enet_tx_disable();
 4070              		.loc 1 1051 1 is_stmt 1 view -0
 4071              		.cfi_startproc
 4072              		@ args = 0, pretend = 0, frame = 0
 4073              		@ frame_needed = 0, uses_anonymous_args = 0
 4074 0000 08B5     		push	{r3, lr}
 4075              	.LCFI35:
 4076              		.cfi_def_cfa_offset 8
 4077              		.cfi_offset 3, -8
 4078              		.cfi_offset 14, -4
1052:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     enet_rx_disable();
 4079              		.loc 1 1052 5 view .LVU1233
 4080 0002 FFF7FEFF 		bl	enet_tx_disable
 4081              	.LVL346:
1053:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 4082              		.loc 1 1053 5 view .LVU1234
 4083 0006 FFF7FEFF 		bl	enet_rx_disable
 4084              	.LVL347:
1054:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 4085              		.loc 1 1054 1 is_stmt 0 view .LVU1235
 4086 000a 08BD     		pop	{r3, pc}
 4087              		.cfi_endproc
 4088              	.LFE127:
 4090              		.section	.text.enet_current_desc_address_get,"ax",%progbits
 4091              		.align	1
 4092              		.global	enet_current_desc_address_get
 4093              		.syntax unified
 4094              		.thumb
 4095              		.thumb_func
 4097              	enet_current_desc_address_get:
 4098              	.LVL348:
 4099              	.LFB163:
1989:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     uint32_t reval = 0U;
 4100              		.loc 1 1989 1 is_stmt 1 view -0
 4101              		.cfi_startproc
 4102              		@ args = 0, pretend = 0, frame = 0
 4103              		@ frame_needed = 0, uses_anonymous_args = 0
 4104              		@ link register save eliminated.
1990:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 4105              		.loc 1 1990 5 view .LVU1237
1992:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     return reval;
 4106              		.loc 1 1992 5 view .LVU1238
1992:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     return reval;
 4107              		.loc 1 1992 13 is_stmt 0 view .LVU1239
 4108 0000 00F18040 		add	r0, r0, #1073741824
 4109              	.LVL349:
1992:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     return reval;
 4110              		.loc 1 1992 13 view .LVU1240
 4111 0004 00F52030 		add	r0, r0, #163840
1992:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     return reval;
 4112              		.loc 1 1992 11 view .LVU1241
 4113 0008 0068     		ldr	r0, [r0]
 4114              	.LVL350:
1993:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 4115              		.loc 1 1993 5 is_stmt 1 view .LVU1242
ARM GAS  /tmp/ccWDJs20.s 			page 154


1994:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 4116              		.loc 1 1994 1 is_stmt 0 view .LVU1243
 4117 000a 7047     		bx	lr
 4118              		.cfi_endproc
 4119              	.LFE163:
 4121              		.section	.text.enet_desc_information_get,"ax",%progbits
 4122              		.align	1
 4123              		.global	enet_desc_information_get
 4124              		.syntax unified
 4125              		.thumb
 4126              		.thumb_func
 4128              	enet_desc_information_get:
 4129              	.LVL351:
 4130              	.LFB164:
2011:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     uint32_t reval = 0xFFFFFFFFU;
 4131              		.loc 1 2011 1 is_stmt 1 view -0
 4132              		.cfi_startproc
 4133              		@ args = 0, pretend = 0, frame = 0
 4134              		@ frame_needed = 0, uses_anonymous_args = 0
 4135              		@ link register save eliminated.
2012:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 4136              		.loc 1 2012 5 view .LVU1245
2014:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     case RXDESC_BUFFER_1_SIZE:
 4137              		.loc 1 2014 5 view .LVU1246
 4138 0000 0529     		cmp	r1, #5
 4139 0002 23D8     		bhi	.L301
 4140 0004 DFE801F0 		tbb	[pc, r1]
 4141              	.L295:
 4142 0008 1E       		.byte	(.L300-.L295)/2
 4143 0009 1C       		.byte	(.L299-.L295)/2
 4144 000a 0B       		.byte	(.L298-.L295)/2
 4145 000b 03       		.byte	(.L297-.L295)/2
 4146 000c 07       		.byte	(.L296-.L295)/2
 4147 000d 1A       		.byte	(.L294-.L295)/2
 4148              		.p2align 1
 4149              	.L297:
2016:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         break;
 4150              		.loc 1 2016 9 view .LVU1247
2016:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         break;
 4151              		.loc 1 2016 17 is_stmt 0 view .LVU1248
 4152 000e 4068     		ldr	r0, [r0, #4]
 4153              	.LVL352:
2016:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         break;
 4154              		.loc 1 2016 15 view .LVU1249
 4155 0010 C0F30C00 		ubfx	r0, r0, #0, #13
 4156              	.LVL353:
2017:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     case RXDESC_BUFFER_2_SIZE:
 4157              		.loc 1 2017 9 is_stmt 1 view .LVU1250
 4158 0014 7047     		bx	lr
 4159              	.LVL354:
 4160              	.L296:
2019:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         break;
 4161              		.loc 1 2019 9 view .LVU1251
2019:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         break;
 4162              		.loc 1 2019 17 is_stmt 0 view .LVU1252
 4163 0016 C088     		ldrh	r0, [r0, #6]
 4164              	.LVL355:
ARM GAS  /tmp/ccWDJs20.s 			page 155


2019:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         break;
 4165              		.loc 1 2019 15 view .LVU1253
 4166 0018 C0F30C00 		ubfx	r0, r0, #0, #13
 4167              	.LVL356:
2020:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     case RXDESC_FRAME_LENGTH:
 4168              		.loc 1 2020 9 is_stmt 1 view .LVU1254
 4169 001c 7047     		bx	lr
 4170              	.LVL357:
 4171              	.L298:
2022:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         if(reval > 4U) {
 4172              		.loc 1 2022 9 view .LVU1255
2022:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         if(reval > 4U) {
 4173              		.loc 1 2022 17 is_stmt 0 view .LVU1256
 4174 001e 0268     		ldr	r2, [r0]
2022:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         if(reval > 4U) {
 4175              		.loc 1 2022 15 view .LVU1257
 4176 0020 C2F30D43 		ubfx	r3, r2, #16, #14
 4177              	.LVL358:
2023:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             reval = reval - 4U;
 4178              		.loc 1 2023 9 is_stmt 1 view .LVU1258
2023:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             reval = reval - 4U;
 4179              		.loc 1 2023 11 is_stmt 0 view .LVU1259
 4180 0024 042B     		cmp	r3, #4
 4181 0026 14D9     		bls	.L302
2024:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 4182              		.loc 1 2024 13 is_stmt 1 view .LVU1260
2024:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 4183              		.loc 1 2024 19 is_stmt 0 view .LVU1261
 4184 0028 181F     		subs	r0, r3, #4
 4185              	.LVL359:
2027:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 reval = reval + 4U;
 4186              		.loc 1 2027 13 is_stmt 1 view .LVU1262
2027:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 reval = reval + 4U;
 4187              		.loc 1 2027 27 is_stmt 0 view .LVU1263
 4188 002a 0C49     		ldr	r1, .L304
 4189              	.LVL360:
2027:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 reval = reval + 4U;
 4190              		.loc 1 2027 27 view .LVU1264
 4191 002c 0968     		ldr	r1, [r1]
2027:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 reval = reval + 4U;
 4192              		.loc 1 2027 15 view .LVU1265
 4193 002e 11F0007F 		tst	r1, #33554432
 4194 0032 11D0     		beq	.L292
2027:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 reval = reval + 4U;
 4195              		.loc 1 2027 62 discriminator 1 view .LVU1266
 4196 0034 12F0200F 		tst	r2, #32
 4197 0038 0DD1     		bne	.L303
 4198 003a 7047     		bx	lr
 4199              	.LVL361:
 4200              	.L294:
2036:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         break;
 4201              		.loc 1 2036 9 is_stmt 1 view .LVU1267
2036:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         break;
 4202              		.loc 1 2036 15 is_stmt 0 view .LVU1268
 4203 003c 8068     		ldr	r0, [r0, #8]
 4204              	.LVL362:
2037:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     case TXDESC_BUFFER_1_ADDR:
ARM GAS  /tmp/ccWDJs20.s 			page 156


 4205              		.loc 1 2037 9 is_stmt 1 view .LVU1269
 4206 003e 7047     		bx	lr
 4207              	.LVL363:
 4208              	.L299:
2039:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         break;
 4209              		.loc 1 2039 9 view .LVU1270
2039:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         break;
 4210              		.loc 1 2039 15 is_stmt 0 view .LVU1271
 4211 0040 8068     		ldr	r0, [r0, #8]
 4212              	.LVL364:
2040:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     case TXDESC_COLLISION_COUNT:
 4213              		.loc 1 2040 9 is_stmt 1 view .LVU1272
 4214 0042 7047     		bx	lr
 4215              	.LVL365:
 4216              	.L300:
2042:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         break;
 4217              		.loc 1 2042 9 view .LVU1273
2042:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         break;
 4218              		.loc 1 2042 17 is_stmt 0 view .LVU1274
 4219 0044 0068     		ldr	r0, [r0]
 4220              	.LVL366:
2042:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         break;
 4221              		.loc 1 2042 15 view .LVU1275
 4222 0046 C0F3C300 		ubfx	r0, r0, #3, #4
 4223              	.LVL367:
2043:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     default:
 4224              		.loc 1 2043 9 is_stmt 1 view .LVU1276
 4225 004a 7047     		bx	lr
 4226              	.LVL368:
 4227              	.L301:
2014:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     case RXDESC_BUFFER_1_SIZE:
 4228              		.loc 1 2014 5 is_stmt 0 view .LVU1277
 4229 004c 4FF0FF30 		mov	r0, #-1
 4230              	.LVL369:
2014:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     case RXDESC_BUFFER_1_SIZE:
 4231              		.loc 1 2014 5 view .LVU1278
 4232 0050 7047     		bx	lr
 4233              	.LVL370:
 4234              	.L302:
2031:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         }
 4235              		.loc 1 2031 19 view .LVU1279
 4236 0052 0020     		movs	r0, #0
 4237              	.LVL371:
2031:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         }
 4238              		.loc 1 2031 19 view .LVU1280
 4239 0054 7047     		bx	lr
 4240              	.LVL372:
 4241              	.L303:
2028:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             }
 4242              		.loc 1 2028 23 view .LVU1281
 4243 0056 1846     		mov	r0, r3
 4244              	.LVL373:
2047:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 4245              		.loc 1 2047 5 is_stmt 1 view .LVU1282
 4246              	.L292:
2048:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 4247              		.loc 1 2048 1 is_stmt 0 view .LVU1283
ARM GAS  /tmp/ccWDJs20.s 			page 157


 4248 0058 7047     		bx	lr
 4249              	.L305:
 4250 005a 00BF     		.align	2
 4251              	.L304:
 4252 005c 00800240 		.word	1073905664
 4253              		.cfi_endproc
 4254              	.LFE164:
 4256              		.section	.text.enet_missed_frame_counter_get,"ax",%progbits
 4257              		.align	1
 4258              		.global	enet_missed_frame_counter_get
 4259              		.syntax unified
 4260              		.thumb
 4261              		.thumb_func
 4263              	enet_missed_frame_counter_get:
 4264              	.LVL374:
 4265              	.LFB165:
2058:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     uint32_t temp_counter = 0U;
 4266              		.loc 1 2058 1 is_stmt 1 view -0
 4267              		.cfi_startproc
 4268              		@ args = 0, pretend = 0, frame = 0
 4269              		@ frame_needed = 0, uses_anonymous_args = 0
 4270              		@ link register save eliminated.
2059:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 4271              		.loc 1 2059 5 view .LVU1285
2061:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     *rxfifo_drop = GET_DMA_MFBOCNT_MSFA(temp_counter);
 4272              		.loc 1 2061 5 view .LVU1286
2061:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     *rxfifo_drop = GET_DMA_MFBOCNT_MSFA(temp_counter);
 4273              		.loc 1 2061 18 is_stmt 0 view .LVU1287
 4274 0000 034B     		ldr	r3, .L307
 4275 0002 1B6A     		ldr	r3, [r3, #32]
 4276              	.LVL375:
2062:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     *rxdma_drop = GET_DMA_MFBOCNT_MSFC(temp_counter);
 4277              		.loc 1 2062 5 is_stmt 1 view .LVU1288
2062:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     *rxdma_drop = GET_DMA_MFBOCNT_MSFC(temp_counter);
 4278              		.loc 1 2062 20 is_stmt 0 view .LVU1289
 4279 0004 C3F34A42 		ubfx	r2, r3, #17, #11
2062:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     *rxdma_drop = GET_DMA_MFBOCNT_MSFC(temp_counter);
 4280              		.loc 1 2062 18 view .LVU1290
 4281 0008 0260     		str	r2, [r0]
2063:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 4282              		.loc 1 2063 5 is_stmt 1 view .LVU1291
2063:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 4283              		.loc 1 2063 19 is_stmt 0 view .LVU1292
 4284 000a 9BB2     		uxth	r3, r3
 4285              	.LVL376:
2063:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 4286              		.loc 1 2063 17 view .LVU1293
 4287 000c 0B60     		str	r3, [r1]
2064:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 4288              		.loc 1 2064 1 view .LVU1294
 4289 000e 7047     		bx	lr
 4290              	.L308:
 4291              		.align	2
 4292              	.L307:
 4293 0010 00900240 		.word	1073909760
 4294              		.cfi_endproc
 4295              	.LFE165:
ARM GAS  /tmp/ccWDJs20.s 			page 158


 4297              		.section	.text.enet_desc_flag_get,"ax",%progbits
 4298              		.align	1
 4299              		.global	enet_desc_flag_get
 4300              		.syntax unified
 4301              		.thumb
 4302              		.thumb_func
 4304              	enet_desc_flag_get:
 4305              	.LVL377:
 4306              	.LFB166:
2119:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     FlagStatus enet_flag = RESET;
 4307              		.loc 1 2119 1 is_stmt 1 view -0
 4308              		.cfi_startproc
 4309              		@ args = 0, pretend = 0, frame = 0
 4310              		@ frame_needed = 0, uses_anonymous_args = 0
 4311              		@ link register save eliminated.
2120:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 4312              		.loc 1 2120 5 view .LVU1296
2122:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         enet_flag = SET;
 4313              		.loc 1 2122 5 view .LVU1297
2122:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         enet_flag = SET;
 4314              		.loc 1 2122 32 is_stmt 0 view .LVU1298
 4315 0000 0368     		ldr	r3, [r0]
2122:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         enet_flag = SET;
 4316              		.loc 1 2122 7 view .LVU1299
 4317 0002 0B42     		tst	r3, r1
 4318 0004 01D1     		bne	.L311
2120:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 4319              		.loc 1 2120 16 view .LVU1300
 4320 0006 0020     		movs	r0, #0
 4321              	.LVL378:
2120:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 4322              		.loc 1 2120 16 view .LVU1301
 4323 0008 7047     		bx	lr
 4324              	.LVL379:
 4325              	.L311:
2123:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 4326              		.loc 1 2123 19 view .LVU1302
 4327 000a 0120     		movs	r0, #1
 4328              	.LVL380:
2126:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 4329              		.loc 1 2126 5 is_stmt 1 view .LVU1303
2127:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 4330              		.loc 1 2127 1 is_stmt 0 view .LVU1304
 4331 000c 7047     		bx	lr
 4332              		.cfi_endproc
 4333              	.LFE166:
 4335              		.section	.text.enet_desc_flag_set,"ax",%progbits
 4336              		.align	1
 4337              		.global	enet_desc_flag_set
 4338              		.syntax unified
 4339              		.thumb
 4340              		.thumb_func
 4342              	enet_desc_flag_set:
 4343              	.LVL381:
 4344              	.LFB167:
2150:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     desc->status |= desc_flag;
 4345              		.loc 1 2150 1 is_stmt 1 view -0
ARM GAS  /tmp/ccWDJs20.s 			page 159


 4346              		.cfi_startproc
 4347              		@ args = 0, pretend = 0, frame = 0
 4348              		@ frame_needed = 0, uses_anonymous_args = 0
 4349              		@ link register save eliminated.
2151:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 4350              		.loc 1 2151 5 view .LVU1306
2151:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 4351              		.loc 1 2151 18 is_stmt 0 view .LVU1307
 4352 0000 0368     		ldr	r3, [r0]
 4353 0002 0B43     		orrs	r3, r3, r1
 4354 0004 0360     		str	r3, [r0]
2152:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 4355              		.loc 1 2152 1 view .LVU1308
 4356 0006 7047     		bx	lr
 4357              		.cfi_endproc
 4358              	.LFE167:
 4360              		.section	.text.enet_desc_flag_clear,"ax",%progbits
 4361              		.align	1
 4362              		.global	enet_desc_flag_clear
 4363              		.syntax unified
 4364              		.thumb
 4365              		.thumb_func
 4367              	enet_desc_flag_clear:
 4368              	.LVL382:
 4369              	.LFB168:
2175:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     desc->status &= ~desc_flag;
 4370              		.loc 1 2175 1 is_stmt 1 view -0
 4371              		.cfi_startproc
 4372              		@ args = 0, pretend = 0, frame = 0
 4373              		@ frame_needed = 0, uses_anonymous_args = 0
 4374              		@ link register save eliminated.
2176:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 4375              		.loc 1 2176 5 view .LVU1310
2176:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 4376              		.loc 1 2176 18 is_stmt 0 view .LVU1311
 4377 0000 0368     		ldr	r3, [r0]
 4378 0002 23EA0103 		bic	r3, r3, r1
 4379 0006 0360     		str	r3, [r0]
2177:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 4380              		.loc 1 2177 1 view .LVU1312
 4381 0008 7047     		bx	lr
 4382              		.cfi_endproc
 4383              	.LFE168:
 4385              		.section	.text.enet_rx_desc_immediate_receive_complete_interrupt,"ax",%progbits
 4386              		.align	1
 4387              		.global	enet_rx_desc_immediate_receive_complete_interrupt
 4388              		.syntax unified
 4389              		.thumb
 4390              		.thumb_func
 4392              	enet_rx_desc_immediate_receive_complete_interrupt:
 4393              	.LVL383:
 4394              	.LFB169:
2186:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     desc->control_buffer_size &= ~ENET_RDES1_DINTC;
 4395              		.loc 1 2186 1 is_stmt 1 view -0
 4396              		.cfi_startproc
 4397              		@ args = 0, pretend = 0, frame = 0
 4398              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/ccWDJs20.s 			page 160


 4399              		@ link register save eliminated.
2187:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 4400              		.loc 1 2187 5 view .LVU1314
2187:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 4401              		.loc 1 2187 31 is_stmt 0 view .LVU1315
 4402 0000 4368     		ldr	r3, [r0, #4]
 4403 0002 23F00043 		bic	r3, r3, #-2147483648
 4404 0006 4360     		str	r3, [r0, #4]
2188:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 4405              		.loc 1 2188 1 view .LVU1316
 4406 0008 7047     		bx	lr
 4407              		.cfi_endproc
 4408              	.LFE169:
 4410              		.section	.text.enet_rx_desc_delay_receive_complete_interrupt,"ax",%progbits
 4411              		.align	1
 4412              		.global	enet_rx_desc_delay_receive_complete_interrupt
 4413              		.syntax unified
 4414              		.thumb
 4415              		.thumb_func
 4417              	enet_rx_desc_delay_receive_complete_interrupt:
 4418              	.LVL384:
 4419              	.LFB170:
2198:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     desc->control_buffer_size |= ENET_RDES1_DINTC;
 4420              		.loc 1 2198 1 is_stmt 1 view -0
 4421              		.cfi_startproc
 4422              		@ args = 0, pretend = 0, frame = 0
 4423              		@ frame_needed = 0, uses_anonymous_args = 0
 4424              		@ link register save eliminated.
2199:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ENET_DMA_RSWDC = DMA_RSWDC_WDCFRS(delay_time);
 4425              		.loc 1 2199 5 view .LVU1318
2199:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ENET_DMA_RSWDC = DMA_RSWDC_WDCFRS(delay_time);
 4426              		.loc 1 2199 31 is_stmt 0 view .LVU1319
 4427 0000 4368     		ldr	r3, [r0, #4]
 4428 0002 43F00043 		orr	r3, r3, #-2147483648
 4429 0006 4360     		str	r3, [r0, #4]
2200:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 4430              		.loc 1 2200 5 is_stmt 1 view .LVU1320
2200:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 4431              		.loc 1 2200 22 is_stmt 0 view .LVU1321
 4432 0008 C9B2     		uxtb	r1, r1
 4433              	.LVL385:
2200:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 4434              		.loc 1 2200 20 view .LVU1322
 4435 000a 014B     		ldr	r3, .L316
 4436 000c 5962     		str	r1, [r3, #36]
2201:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 4437              		.loc 1 2201 1 view .LVU1323
 4438 000e 7047     		bx	lr
 4439              	.L317:
 4440              		.align	2
 4441              	.L316:
 4442 0010 00900240 		.word	1073909760
 4443              		.cfi_endproc
 4444              	.LFE170:
 4446              		.section	.text.enet_rxframe_drop,"ax",%progbits
 4447              		.align	1
 4448              		.global	enet_rxframe_drop
ARM GAS  /tmp/ccWDJs20.s 			page 161


 4449              		.syntax unified
 4450              		.thumb
 4451              		.thumb_func
 4453              	enet_rxframe_drop:
 4454              	.LFB171:
2210:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* enable reception, descriptor is owned by DMA */
 4455              		.loc 1 2210 1 is_stmt 1 view -0
 4456              		.cfi_startproc
 4457              		@ args = 0, pretend = 0, frame = 0
 4458              		@ frame_needed = 0, uses_anonymous_args = 0
 4459              		@ link register save eliminated.
2212:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 4460              		.loc 1 2212 5 view .LVU1325
2212:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 4461              		.loc 1 2212 23 is_stmt 0 view .LVU1326
 4462 0000 1C4B     		ldr	r3, .L324
 4463 0002 1A68     		ldr	r2, [r3]
2212:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 4464              		.loc 1 2212 32 view .LVU1327
 4465 0004 4FF00041 		mov	r1, #-2147483648
 4466 0008 1160     		str	r1, [r2]
2215:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         if(NULL != dma_current_ptp_rxdesc) {
 4467              		.loc 1 2215 5 is_stmt 1 view .LVU1328
2215:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         if(NULL != dma_current_ptp_rxdesc) {
 4468              		.loc 1 2215 46 is_stmt 0 view .LVU1329
 4469 000a 1A68     		ldr	r2, [r3]
 4470 000c 5368     		ldr	r3, [r2, #4]
2215:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         if(NULL != dma_current_ptp_rxdesc) {
 4471              		.loc 1 2215 7 view .LVU1330
 4472 000e 13F4804F 		tst	r3, #16384
 4473 0012 12D0     		beq	.L319
2216:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             dma_current_rxdesc = (enet_descriptors_struct *)(dma_current_ptp_rxdesc->buffer2_next_d
 4474              		.loc 1 2216 9 is_stmt 1 view .LVU1331
2216:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             dma_current_rxdesc = (enet_descriptors_struct *)(dma_current_ptp_rxdesc->buffer2_next_d
 4475              		.loc 1 2216 17 is_stmt 0 view .LVU1332
 4476 0014 184B     		ldr	r3, .L324+4
 4477 0016 1B68     		ldr	r3, [r3]
2216:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             dma_current_rxdesc = (enet_descriptors_struct *)(dma_current_ptp_rxdesc->buffer2_next_d
 4478              		.loc 1 2216 11 view .LVU1333
 4479 0018 5BB1     		cbz	r3, .L320
2217:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             /* if it is the last ptp descriptor */
 4480              		.loc 1 2217 13 is_stmt 1 view .LVU1334
2217:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             /* if it is the last ptp descriptor */
 4481              		.loc 1 2217 84 is_stmt 0 view .LVU1335
 4482 001a D968     		ldr	r1, [r3, #12]
2217:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             /* if it is the last ptp descriptor */
 4483              		.loc 1 2217 32 view .LVU1336
 4484 001c 154A     		ldr	r2, .L324
 4485 001e 1160     		str	r1, [r2]
2219:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 /* pointer back to the first ptp descriptor address in the desc_ptptab list address
 4486              		.loc 1 2219 13 is_stmt 1 view .LVU1337
2219:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 /* pointer back to the first ptp descriptor address in the desc_ptptab list address
 4487              		.loc 1 2219 44 is_stmt 0 view .LVU1338
 4488 0020 1A68     		ldr	r2, [r3]
2219:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 /* pointer back to the first ptp descriptor address in the desc_ptptab list address
 4489              		.loc 1 2219 15 view .LVU1339
 4490 0022 12B1     		cbz	r2, .L321
ARM GAS  /tmp/ccWDJs20.s 			page 162


2221:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             } else {
 4491              		.loc 1 2221 17 is_stmt 1 view .LVU1340
2221:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             } else {
 4492              		.loc 1 2221 40 is_stmt 0 view .LVU1341
 4493 0024 144B     		ldr	r3, .L324+4
 4494 0026 1A60     		str	r2, [r3]
 4495 0028 7047     		bx	lr
 4496              	.L321:
2224:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             }
 4497              		.loc 1 2224 17 is_stmt 1 view .LVU1342
2224:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             }
 4498              		.loc 1 2224 39 is_stmt 0 view .LVU1343
 4499 002a 1033     		adds	r3, r3, #16
 4500 002c 124A     		ldr	r2, .L324+4
 4501 002e 1360     		str	r3, [r2]
 4502 0030 7047     		bx	lr
 4503              	.L320:
2227:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         }
 4504              		.loc 1 2227 13 is_stmt 1 view .LVU1344
2227:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         }
 4505              		.loc 1 2227 80 is_stmt 0 view .LVU1345
 4506 0032 D268     		ldr	r2, [r2, #12]
2227:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         }
 4507              		.loc 1 2227 32 view .LVU1346
 4508 0034 0F4B     		ldr	r3, .L324
 4509 0036 1A60     		str	r2, [r3]
 4510 0038 7047     		bx	lr
 4511              	.L319:
2232:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             /* if is the last descriptor in table, the next descriptor is the table header */
 4512              		.loc 1 2232 9 is_stmt 1 view .LVU1347
2232:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             /* if is the last descriptor in table, the next descriptor is the table header */
 4513              		.loc 1 2232 11 is_stmt 0 view .LVU1348
 4514 003a 13F4004F 		tst	r3, #32768
 4515 003e 0AD0     		beq	.L323
2234:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             if(NULL != dma_current_ptp_rxdesc) {
 4516              		.loc 1 2234 13 is_stmt 1 view .LVU1349
2234:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             if(NULL != dma_current_ptp_rxdesc) {
 4517              		.loc 1 2234 62 is_stmt 0 view .LVU1350
 4518 0040 0E4B     		ldr	r3, .L324+8
 4519 0042 DA68     		ldr	r2, [r3, #12]
2234:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             if(NULL != dma_current_ptp_rxdesc) {
 4520              		.loc 1 2234 32 view .LVU1351
 4521 0044 0B4B     		ldr	r3, .L324
 4522 0046 1A60     		str	r2, [r3]
2235:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 dma_current_ptp_rxdesc = (enet_descriptors_struct *)(dma_current_ptp_rxdesc->status
 4523              		.loc 1 2235 13 is_stmt 1 view .LVU1352
2235:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 dma_current_ptp_rxdesc = (enet_descriptors_struct *)(dma_current_ptp_rxdesc->status
 4524              		.loc 1 2235 21 is_stmt 0 view .LVU1353
 4525 0048 0B4B     		ldr	r3, .L324+4
 4526 004a 1B68     		ldr	r3, [r3]
2235:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 dma_current_ptp_rxdesc = (enet_descriptors_struct *)(dma_current_ptp_rxdesc->status
 4527              		.loc 1 2235 15 view .LVU1354
 4528 004c 8BB1     		cbz	r3, .L318
2236:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             }
 4529              		.loc 1 2236 17 is_stmt 1 view .LVU1355
2236:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             }
 4530              		.loc 1 2236 92 is_stmt 0 view .LVU1356
ARM GAS  /tmp/ccWDJs20.s 			page 163


 4531 004e 1A68     		ldr	r2, [r3]
2236:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             }
 4532              		.loc 1 2236 40 view .LVU1357
 4533 0050 094B     		ldr	r3, .L324+4
 4534 0052 1A60     		str	r2, [r3]
 4535 0054 7047     		bx	lr
 4536              	.L323:
2240:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             if(NULL != dma_current_ptp_rxdesc) {
 4537              		.loc 1 2240 13 is_stmt 1 view .LVU1358
2240:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             if(NULL != dma_current_ptp_rxdesc) {
 4538              		.loc 1 2240 124 is_stmt 0 view .LVU1359
 4539 0056 094B     		ldr	r3, .L324+8
 4540 0058 1B68     		ldr	r3, [r3]
 4541 005a C3F38403 		ubfx	r3, r3, #2, #5
2240:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             if(NULL != dma_current_ptp_rxdesc) {
 4542              		.loc 1 2240 61 view .LVU1360
 4543 005e 1A44     		add	r2, r2, r3
 4544 0060 1032     		adds	r2, r2, #16
2240:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             if(NULL != dma_current_ptp_rxdesc) {
 4545              		.loc 1 2240 32 view .LVU1361
 4546 0062 044B     		ldr	r3, .L324
 4547 0064 1A60     		str	r2, [r3]
2241:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 dma_current_ptp_rxdesc++;
 4548              		.loc 1 2241 13 is_stmt 1 view .LVU1362
2241:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 dma_current_ptp_rxdesc++;
 4549              		.loc 1 2241 21 is_stmt 0 view .LVU1363
 4550 0066 044B     		ldr	r3, .L324+4
 4551 0068 1B68     		ldr	r3, [r3]
2241:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 dma_current_ptp_rxdesc++;
 4552              		.loc 1 2241 15 view .LVU1364
 4553 006a 13B1     		cbz	r3, .L318
2242:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             }
 4554              		.loc 1 2242 17 is_stmt 1 view .LVU1365
2242:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             }
 4555              		.loc 1 2242 39 is_stmt 0 view .LVU1366
 4556 006c 1033     		adds	r3, r3, #16
 4557 006e 024A     		ldr	r2, .L324+4
 4558 0070 1360     		str	r3, [r2]
 4559              	.L318:
2246:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 4560              		.loc 1 2246 1 view .LVU1367
 4561 0072 7047     		bx	lr
 4562              	.L325:
 4563              		.align	2
 4564              	.L324:
 4565 0074 00000000 		.word	.LANCHOR4
 4566 0078 00000000 		.word	.LANCHOR5
 4567 007c 00900240 		.word	1073909760
 4568              		.cfi_endproc
 4569              	.LFE171:
 4571              		.section	.text.enet_rxframe_size_get,"ax",%progbits
 4572              		.align	1
 4573              		.global	enet_rxframe_size_get
 4574              		.syntax unified
 4575              		.thumb
 4576              		.thumb_func
 4578              	enet_rxframe_size_get:
ARM GAS  /tmp/ccWDJs20.s 			page 164


 4579              	.LFB120:
 659:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     uint32_t size = 0U;
 4580              		.loc 1 659 1 is_stmt 1 view -0
 4581              		.cfi_startproc
 4582              		@ args = 0, pretend = 0, frame = 0
 4583              		@ frame_needed = 0, uses_anonymous_args = 0
 4584 0000 08B5     		push	{r3, lr}
 4585              	.LCFI36:
 4586              		.cfi_def_cfa_offset 8
 4587              		.cfi_offset 3, -8
 4588              		.cfi_offset 14, -4
 660:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     uint32_t status;
 4589              		.loc 1 660 5 view .LVU1369
 4590              	.LVL386:
 661:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 4591              		.loc 1 661 5 view .LVU1370
 664:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 4592              		.loc 1 664 5 view .LVU1371
 664:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 4593              		.loc 1 664 32 is_stmt 0 view .LVU1372
 4594 0002 124B     		ldr	r3, .L335
 4595 0004 1B68     		ldr	r3, [r3]
 664:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 4596              		.loc 1 664 12 view .LVU1373
 4597 0006 1B68     		ldr	r3, [r3]
 4598              	.LVL387:
 667:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         return 0U;
 4599              		.loc 1 667 5 is_stmt 1 view .LVU1374
 667:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         return 0U;
 4600              		.loc 1 667 7 is_stmt 0 view .LVU1375
 4601 0008 002B     		cmp	r3, #0
 4602 000a 1DDB     		blt	.L330
 672:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             (((uint32_t)RESET) == (status & ENET_RDES0_LDES)) ||
 4603              		.loc 1 672 5 is_stmt 1 view .LVU1376
 673:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             (((uint32_t)RESET) == (status & ENET_RDES0_FDES))) {
 4604              		.loc 1 673 63 is_stmt 0 view .LVU1377
 4605 000c 03F40342 		and	r2, r3, #33536
 672:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             (((uint32_t)RESET) == (status & ENET_RDES0_LDES)) ||
 4606              		.loc 1 672 7 view .LVU1378
 4607 0010 B2F5407F 		cmp	r2, #768
 4608 0014 10D1     		bne	.L333
 691:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             (((uint32_t)RESET) != (status & ENET_RDES0_PCERR))) {
 4609              		.loc 1 691 5 is_stmt 1 view .LVU1379
 691:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             (((uint32_t)RESET) != (status & ENET_RDES0_PCERR))) {
 4610              		.loc 1 691 58 is_stmt 0 view .LVU1380
 4611 0016 03F02102 		and	r2, r3, #33
 691:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             (((uint32_t)RESET) != (status & ENET_RDES0_PCERR))) {
 4612              		.loc 1 691 7 view .LVU1381
 4613 001a 212A     		cmp	r2, #33
 4614 001c 10D0     		beq	.L334
 700:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             (((uint32_t)RESET) == (status & ENET_RDES0_ERRS)) &&
 4615              		.loc 1 700 5 is_stmt 1 view .LVU1382
 705:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* substract the CRC size */
 4616              		.loc 1 705 9 view .LVU1383
 705:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* substract the CRC size */
 4617              		.loc 1 705 14 is_stmt 0 view .LVU1384
 4618 001e C3F30D42 		ubfx	r2, r3, #16, #14
ARM GAS  /tmp/ccWDJs20.s 			page 165


 4619              	.LVL388:
 707:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 4620              		.loc 1 707 9 is_stmt 1 view .LVU1385
 707:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 4621              		.loc 1 707 14 is_stmt 0 view .LVU1386
 4622 0022 101F     		subs	r0, r2, #4
 4623              	.LVL389:
 710:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             size = size + 4U;
 4624              		.loc 1 710 9 is_stmt 1 view .LVU1387
 710:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             size = size + 4U;
 4625              		.loc 1 710 23 is_stmt 0 view .LVU1388
 4626 0024 0A49     		ldr	r1, .L335+4
 4627 0026 0968     		ldr	r1, [r1]
 710:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             size = size + 4U;
 4628              		.loc 1 710 11 view .LVU1389
 4629 0028 11F0007F 		tst	r1, #33554432
 4630 002c 0DD0     		beq	.L326
 710:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             size = size + 4U;
 4631              		.loc 1 710 58 discriminator 1 view .LVU1390
 4632 002e 13F0200F 		tst	r3, #32
 4633 0032 0AD0     		beq	.L326
 711:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         }
 4634              		.loc 1 711 18 view .LVU1391
 4635 0034 1046     		mov	r0, r2
 4636              	.LVL390:
 711:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         }
 4637              		.loc 1 711 18 view .LVU1392
 4638 0036 08E0     		b	.L326
 4639              	.LVL391:
 4640              	.L333:
 676:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 4641              		.loc 1 676 9 is_stmt 1 view .LVU1393
 4642 0038 FFF7FEFF 		bl	enet_rxframe_drop
 4643              	.LVL392:
 678:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 4644              		.loc 1 678 9 view .LVU1394
 678:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 4645              		.loc 1 678 16 is_stmt 0 view .LVU1395
 4646 003c 0120     		movs	r0, #1
 4647 003e 04E0     		b	.L326
 4648              	.LVL393:
 4649              	.L334:
 694:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 4650              		.loc 1 694 9 is_stmt 1 view .LVU1396
 4651 0040 FFF7FEFF 		bl	enet_rxframe_drop
 4652              	.LVL394:
 696:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 4653              		.loc 1 696 9 view .LVU1397
 696:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 4654              		.loc 1 696 16 is_stmt 0 view .LVU1398
 4655 0044 0120     		movs	r0, #1
 4656 0046 00E0     		b	.L326
 4657              	.LVL395:
 4658              	.L330:
 668:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 4659              		.loc 1 668 16 view .LVU1399
 4660 0048 0020     		movs	r0, #0
ARM GAS  /tmp/ccWDJs20.s 			page 166


 4661              	.LVL396:
 4662              	.L326:
 722:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 4663              		.loc 1 722 1 view .LVU1400
 4664 004a 08BD     		pop	{r3, pc}
 4665              	.L336:
 4666              		.align	2
 4667              	.L335:
 4668 004c 00000000 		.word	.LANCHOR4
 4669 0050 00800240 		.word	1073905664
 4670              		.cfi_endproc
 4671              	.LFE120:
 4673              		.section	.text.enet_dma_feature_enable,"ax",%progbits
 4674              		.align	1
 4675              		.global	enet_dma_feature_enable
 4676              		.syntax unified
 4677              		.thumb
 4678              		.thumb_func
 4680              	enet_dma_feature_enable:
 4681              	.LVL397:
 4682              	.LFB172:
2258:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ENET_DMA_CTL |= feature;
 4683              		.loc 1 2258 1 is_stmt 1 view -0
 4684              		.cfi_startproc
 4685              		@ args = 0, pretend = 0, frame = 0
 4686              		@ frame_needed = 0, uses_anonymous_args = 0
 4687              		@ link register save eliminated.
2259:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 4688              		.loc 1 2259 5 view .LVU1402
2259:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 4689              		.loc 1 2259 18 is_stmt 0 view .LVU1403
 4690 0000 024A     		ldr	r2, .L338
 4691 0002 9369     		ldr	r3, [r2, #24]
 4692 0004 0343     		orrs	r3, r3, r0
 4693 0006 9361     		str	r3, [r2, #24]
2260:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 4694              		.loc 1 2260 1 view .LVU1404
 4695 0008 7047     		bx	lr
 4696              	.L339:
 4697 000a 00BF     		.align	2
 4698              	.L338:
 4699 000c 00900240 		.word	1073909760
 4700              		.cfi_endproc
 4701              	.LFE172:
 4703              		.section	.text.enet_dma_feature_disable,"ax",%progbits
 4704              		.align	1
 4705              		.global	enet_dma_feature_disable
 4706              		.syntax unified
 4707              		.thumb
 4708              		.thumb_func
 4710              	enet_dma_feature_disable:
 4711              	.LVL398:
 4712              	.LFB173:
2272:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ENET_DMA_CTL &= ~feature;
 4713              		.loc 1 2272 1 is_stmt 1 view -0
 4714              		.cfi_startproc
 4715              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /tmp/ccWDJs20.s 			page 167


 4716              		@ frame_needed = 0, uses_anonymous_args = 0
 4717              		@ link register save eliminated.
2273:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 4718              		.loc 1 2273 5 view .LVU1406
2273:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 4719              		.loc 1 2273 18 is_stmt 0 view .LVU1407
 4720 0000 024A     		ldr	r2, .L341
 4721 0002 9369     		ldr	r3, [r2, #24]
 4722 0004 23EA0003 		bic	r3, r3, r0
 4723 0008 9361     		str	r3, [r2, #24]
2274:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 4724              		.loc 1 2274 1 view .LVU1408
 4725 000a 7047     		bx	lr
 4726              	.L342:
 4727              		.align	2
 4728              	.L341:
 4729 000c 00900240 		.word	1073909760
 4730              		.cfi_endproc
 4731              	.LFE173:
 4733              		.section	.text.enet_desc_select_normal_mode,"ax",%progbits
 4734              		.align	1
 4735              		.global	enet_desc_select_normal_mode
 4736              		.syntax unified
 4737              		.thumb
 4738              		.thumb_func
 4740              	enet_desc_select_normal_mode:
 4741              	.LFB174:
2669:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ENET_DMA_BCTL &= ~ENET_DMA_BCTL_DFM;
 4742              		.loc 1 2669 1 is_stmt 1 view -0
 4743              		.cfi_startproc
 4744              		@ args = 0, pretend = 0, frame = 0
 4745              		@ frame_needed = 0, uses_anonymous_args = 0
 4746              		@ link register save eliminated.
2670:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 4747              		.loc 1 2670 5 view .LVU1410
2670:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 4748              		.loc 1 2670 19 is_stmt 0 view .LVU1411
 4749 0000 024A     		ldr	r2, .L344
 4750 0002 1368     		ldr	r3, [r2]
 4751 0004 23F08003 		bic	r3, r3, #128
 4752 0008 1360     		str	r3, [r2]
2671:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 4753              		.loc 1 2671 1 view .LVU1412
 4754 000a 7047     		bx	lr
 4755              	.L345:
 4756              		.align	2
 4757              	.L344:
 4758 000c 00900240 		.word	1073909760
 4759              		.cfi_endproc
 4760              	.LFE174:
 4762              		.section	.text.enet_ptp_normal_descriptors_chain_init,"ax",%progbits
 4763              		.align	1
 4764              		.global	enet_ptp_normal_descriptors_chain_init
 4765              		.syntax unified
 4766              		.thumb
 4767              		.thumb_func
 4769              	enet_ptp_normal_descriptors_chain_init:
ARM GAS  /tmp/ccWDJs20.s 			page 168


 4770              	.LVL399:
 4771              	.LFB175:
2684:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     uint32_t num = 0U, count = 0U, maxsize = 0U;
 4772              		.loc 1 2684 1 is_stmt 1 view -0
 4773              		.cfi_startproc
 4774              		@ args = 0, pretend = 0, frame = 0
 4775              		@ frame_needed = 0, uses_anonymous_args = 0
2684:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     uint32_t num = 0U, count = 0U, maxsize = 0U;
 4776              		.loc 1 2684 1 is_stmt 0 view .LVU1414
 4777 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 4778              	.LCFI37:
 4779              		.cfi_def_cfa_offset 20
 4780              		.cfi_offset 4, -20
 4781              		.cfi_offset 5, -16
 4782              		.cfi_offset 6, -12
 4783              		.cfi_offset 7, -8
 4784              		.cfi_offset 14, -4
2685:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     uint32_t desc_status = 0U, desc_bufsize = 0U;
 4785              		.loc 1 2685 5 is_stmt 1 view .LVU1415
 4786              	.LVL400:
2686:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     enet_descriptors_struct *desc, *desc_tab;
 4787              		.loc 1 2686 5 view .LVU1416
2687:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     uint8_t *buf;
 4788              		.loc 1 2687 5 view .LVU1417
2688:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 4789              		.loc 1 2688 5 view .LVU1418
2691:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* save a copy of the DMA Tx descriptors */
 4790              		.loc 1 2691 5 view .LVU1419
2691:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* save a copy of the DMA Tx descriptors */
 4791              		.loc 1 2691 7 is_stmt 0 view .LVU1420
 4792 0002 B0F5E00F 		cmp	r0, #7340032
 4793 0006 0DD0     		beq	.L354
2708:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         buf = &rx_buff[0][0];
 4794              		.loc 1 2708 9 is_stmt 1 view .LVU1421
 4795              	.LVL401:
2709:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         count = ENET_RXBUF_NUM;
 4796              		.loc 1 2709 9 view .LVU1422
2710:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         maxsize = ENET_RXBUF_SIZE;
 4797              		.loc 1 2710 9 view .LVU1423
2711:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 4798              		.loc 1 2711 9 view .LVU1424
2714:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* select receive chained mode and set buffer1 size */
 4799              		.loc 1 2714 9 view .LVU1425
2716:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 4800              		.loc 1 2716 9 view .LVU1426
2719:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         dma_current_rxdesc = desc_tab;
 4801              		.loc 1 2719 9 view .LVU1427
2719:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         dma_current_rxdesc = desc_tab;
 4802              		.loc 1 2719 28 is_stmt 0 view .LVU1428
 4803 0008 1F4C     		ldr	r4, .L357
2719:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         dma_current_rxdesc = desc_tab;
 4804              		.loc 1 2719 26 view .LVU1429
 4805 000a 204B     		ldr	r3, .L357+4
 4806 000c DC60     		str	r4, [r3, #12]
2720:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         dma_current_ptp_rxdesc = desc_ptptab;
 4807              		.loc 1 2720 9 is_stmt 1 view .LVU1430
2720:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         dma_current_ptp_rxdesc = desc_ptptab;
ARM GAS  /tmp/ccWDJs20.s 			page 169


 4808              		.loc 1 2720 28 is_stmt 0 view .LVU1431
 4809 000e 204B     		ldr	r3, .L357+8
 4810 0010 1C60     		str	r4, [r3]
2721:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 4811              		.loc 1 2721 9 is_stmt 1 view .LVU1432
2721:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 4812              		.loc 1 2721 32 is_stmt 0 view .LVU1433
 4813 0012 204B     		ldr	r3, .L357+12
 4814 0014 1960     		str	r1, [r3]
2709:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         count = ENET_RXBUF_NUM;
 4815              		.loc 1 2709 13 view .LVU1434
 4816 0016 204E     		ldr	r6, .L357+16
2716:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 4817              		.loc 1 2716 22 view .LVU1435
 4818 0018 44F2F45E 		movw	lr, #17908
2714:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* select receive chained mode and set buffer1 size */
 4819              		.loc 1 2714 21 view .LVU1436
 4820 001c 4FF00047 		mov	r7, #-2147483648
 4821              	.LVL402:
 4822              	.L348:
2725:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
 4823              		.loc 1 2725 5 is_stmt 1 view .LVU1437
2725:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
 4824              		.loc 1 2725 13 is_stmt 0 view .LVU1438
 4825 0020 0023     		movs	r3, #0
2725:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
 4826              		.loc 1 2725 5 view .LVU1439
 4827 0022 17E0     		b	.L349
 4828              	.LVL403:
 4829              	.L354:
2693:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         buf = &tx_buff[0][0];
 4830              		.loc 1 2693 9 is_stmt 1 view .LVU1440
2694:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         count = ENET_TXBUF_NUM;
 4831              		.loc 1 2694 9 view .LVU1441
2695:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         maxsize = ENET_TXBUF_SIZE;
 4832              		.loc 1 2695 9 view .LVU1442
2696:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 4833              		.loc 1 2696 9 view .LVU1443
2699:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 4834              		.loc 1 2699 9 view .LVU1444
2702:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         dma_current_txdesc = desc_tab;
 4835              		.loc 1 2702 9 view .LVU1445
2702:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         dma_current_txdesc = desc_tab;
 4836              		.loc 1 2702 28 is_stmt 0 view .LVU1446
 4837 0024 1D4C     		ldr	r4, .L357+20
2702:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         dma_current_txdesc = desc_tab;
 4838              		.loc 1 2702 26 view .LVU1447
 4839 0026 194B     		ldr	r3, .L357+4
 4840 0028 1C61     		str	r4, [r3, #16]
2703:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         dma_current_ptp_txdesc = desc_ptptab;
 4841              		.loc 1 2703 9 is_stmt 1 view .LVU1448
2703:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         dma_current_ptp_txdesc = desc_ptptab;
 4842              		.loc 1 2703 28 is_stmt 0 view .LVU1449
 4843 002a 1D4B     		ldr	r3, .L357+24
 4844 002c 1C60     		str	r4, [r3]
2704:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     } else {
 4845              		.loc 1 2704 9 is_stmt 1 view .LVU1450
ARM GAS  /tmp/ccWDJs20.s 			page 170


2704:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     } else {
 4846              		.loc 1 2704 32 is_stmt 0 view .LVU1451
 4847 002e 1D4B     		ldr	r3, .L357+28
 4848 0030 1960     		str	r1, [r3]
2694:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         count = ENET_TXBUF_NUM;
 4849              		.loc 1 2694 13 view .LVU1452
 4850 0032 1D4E     		ldr	r6, .L357+32
2686:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     enet_descriptors_struct *desc, *desc_tab;
 4851              		.loc 1 2686 32 view .LVU1453
 4852 0034 4FF0000E 		mov	lr, #0
2699:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 4853              		.loc 1 2699 21 view .LVU1454
 4854 0038 4FF00477 		mov	r7, #34603008
 4855 003c F0E7     		b	.L348
 4856              	.LVL404:
 4857              	.L356:
2737:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         } else {
 4858              		.loc 1 2737 13 is_stmt 1 view .LVU1455
2737:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         } else {
 4859              		.loc 1 2737 70 is_stmt 0 view .LVU1456
 4860 003e 5D1C     		adds	r5, r3, #1
 4861 0040 04EB0515 		add	r5, r4, r5, lsl #4
2737:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         } else {
 4862              		.loc 1 2737 42 view .LVU1457
 4863 0044 CCF80C50 		str	r5, [ip, #12]
 4864              	.L351:
2744:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         (&desc_ptptab[num])->buffer2_next_desc_addr = desc->buffer2_next_desc_addr;
 4865              		.loc 1 2744 9 is_stmt 1 discriminator 2 view .LVU1458
2744:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         (&desc_ptptab[num])->buffer2_next_desc_addr = desc->buffer2_next_desc_addr;
 4866              		.loc 1 2744 10 is_stmt 0 discriminator 2 view .LVU1459
 4867 0048 0A44     		add	r2, r2, r1
2744:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         (&desc_ptptab[num])->buffer2_next_desc_addr = desc->buffer2_next_desc_addr;
 4868              		.loc 1 2744 43 discriminator 2 view .LVU1460
 4869 004a 9060     		str	r0, [r2, #8]
2745:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 4870              		.loc 1 2745 9 is_stmt 1 discriminator 2 view .LVU1461
2745:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 4871              		.loc 1 2745 59 is_stmt 0 discriminator 2 view .LVU1462
 4872 004c DCF80C00 		ldr	r0, [ip, #12]
2745:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 4873              		.loc 1 2745 53 discriminator 2 view .LVU1463
 4874 0050 D060     		str	r0, [r2, #12]
2725:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
 4875              		.loc 1 2725 32 is_stmt 1 discriminator 2 view .LVU1464
2725:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
 4876              		.loc 1 2725 35 is_stmt 0 discriminator 2 view .LVU1465
 4877 0052 0133     		adds	r3, r3, #1
 4878              	.LVL405:
 4879              	.L349:
2725:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
 4880              		.loc 1 2725 19 is_stmt 1 discriminator 1 view .LVU1466
2725:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
 4881              		.loc 1 2725 5 is_stmt 0 discriminator 1 view .LVU1467
 4882 0054 042B     		cmp	r3, #4
 4883 0056 10D8     		bhi	.L355
2727:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 4884              		.loc 1 2727 9 is_stmt 1 view .LVU1468
ARM GAS  /tmp/ccWDJs20.s 			page 171


2727:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 4885              		.loc 1 2727 25 is_stmt 0 view .LVU1469
 4886 0058 1A01     		lsls	r2, r3, #4
2727:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 4887              		.loc 1 2727 14 view .LVU1470
 4888 005a 04EB031C 		add	ip, r4, r3, lsl #4
 4889              	.LVL406:
2730:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         desc->control_buffer_size = desc_bufsize;
 4890              		.loc 1 2730 9 is_stmt 1 view .LVU1471
2730:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         desc->control_buffer_size = desc_bufsize;
 4891              		.loc 1 2730 22 is_stmt 0 view .LVU1472
 4892 005e A750     		str	r7, [r4, r2]
2731:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         desc->buffer1_addr = (uint32_t)(&buf[num * maxsize]);
 4893              		.loc 1 2731 9 is_stmt 1 view .LVU1473
2731:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         desc->buffer1_addr = (uint32_t)(&buf[num * maxsize]);
 4894              		.loc 1 2731 35 is_stmt 0 view .LVU1474
 4895 0060 CCF804E0 		str	lr, [ip, #4]
2732:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 4896              		.loc 1 2732 9 is_stmt 1 view .LVU1475
2732:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 4897              		.loc 1 2732 41 is_stmt 0 view .LVU1476
 4898 0064 40F2F450 		movw	r0, #1524
 4899 0068 00FB0360 		mla	r0, r0, r3, r6
2732:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 4900              		.loc 1 2732 28 view .LVU1477
 4901 006c CCF80800 		str	r0, [ip, #8]
2735:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             /* configure the next descriptor address */
 4902              		.loc 1 2735 9 is_stmt 1 view .LVU1478
2735:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             /* configure the next descriptor address */
 4903              		.loc 1 2735 11 is_stmt 0 view .LVU1479
 4904 0070 032B     		cmp	r3, #3
 4905 0072 E4D9     		bls	.L356
2741:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         }
 4906              		.loc 1 2741 13 is_stmt 1 view .LVU1480
2741:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         }
 4907              		.loc 1 2741 42 is_stmt 0 view .LVU1481
 4908 0074 CCF80C40 		str	r4, [ip, #12]
 4909 0078 E6E7     		b	.L351
 4910              	.LVL407:
 4911              	.L355:
2749:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 4912              		.loc 1 2749 5 is_stmt 1 view .LVU1482
2749:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 4913              		.loc 1 2749 18 is_stmt 0 view .LVU1483
 4914 007a 03F18053 		add	r3, r3, #268435456
 4915              	.LVL408:
2749:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 4916              		.loc 1 2749 18 view .LVU1484
 4917 007e 013B     		subs	r3, r3, #1
 4918              	.LVL409:
2749:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 4919              		.loc 1 2749 18 view .LVU1485
 4920 0080 1B01     		lsls	r3, r3, #4
 4921              	.LVL410:
2749:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 4922              		.loc 1 2749 38 view .LVU1486
 4923 0082 C950     		str	r1, [r1, r3]
ARM GAS  /tmp/ccWDJs20.s 			page 172


2750:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 4924              		.loc 1 2750 1 view .LVU1487
 4925 0084 F0BD     		pop	{r4, r5, r6, r7, pc}
 4926              	.LVL411:
 4927              	.L358:
2750:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 4928              		.loc 1 2750 1 view .LVU1488
 4929 0086 00BF     		.align	2
 4930              	.L357:
 4931 0088 00000000 		.word	.LANCHOR2
 4932 008c 00900240 		.word	1073909760
 4933 0090 00000000 		.word	.LANCHOR4
 4934 0094 00000000 		.word	.LANCHOR5
 4935 0098 00000000 		.word	rx_buff
 4936 009c 00000000 		.word	.LANCHOR1
 4937 00a0 00000000 		.word	.LANCHOR3
 4938 00a4 00000000 		.word	.LANCHOR6
 4939 00a8 00000000 		.word	tx_buff
 4940              		.cfi_endproc
 4941              	.LFE175:
 4943              		.section	.text.enet_ptp_normal_descriptors_ring_init,"ax",%progbits
 4944              		.align	1
 4945              		.global	enet_ptp_normal_descriptors_ring_init
 4946              		.syntax unified
 4947              		.thumb
 4948              		.thumb_func
 4950              	enet_ptp_normal_descriptors_ring_init:
 4951              	.LVL412:
 4952              	.LFB176:
2763:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     uint32_t num = 0U, count = 0U, maxsize = 0U;
 4953              		.loc 1 2763 1 is_stmt 1 view -0
 4954              		.cfi_startproc
 4955              		@ args = 0, pretend = 0, frame = 0
 4956              		@ frame_needed = 0, uses_anonymous_args = 0
2763:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     uint32_t num = 0U, count = 0U, maxsize = 0U;
 4957              		.loc 1 2763 1 is_stmt 0 view .LVU1490
 4958 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 4959              	.LCFI38:
 4960              		.cfi_def_cfa_offset 24
 4961              		.cfi_offset 4, -24
 4962              		.cfi_offset 5, -20
 4963              		.cfi_offset 6, -16
 4964              		.cfi_offset 7, -12
 4965              		.cfi_offset 8, -8
 4966              		.cfi_offset 14, -4
2764:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     uint32_t desc_status = 0U, desc_bufsize = 0U;
 4967              		.loc 1 2764 5 is_stmt 1 view .LVU1491
 4968              	.LVL413:
2765:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     enet_descriptors_struct *desc, *desc_tab;
 4969              		.loc 1 2765 5 view .LVU1492
2766:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     uint8_t *buf;
 4970              		.loc 1 2766 5 view .LVU1493
2767:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 4971              		.loc 1 2767 5 view .LVU1494
2770:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ENET_DMA_BCTL |= DMA_BCTL_DPSL(0);
 4972              		.loc 1 2770 5 view .LVU1495
2770:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ENET_DMA_BCTL |= DMA_BCTL_DPSL(0);
ARM GAS  /tmp/ccWDJs20.s 			page 173


 4973              		.loc 1 2770 19 is_stmt 0 view .LVU1496
 4974 0004 274B     		ldr	r3, .L370
 4975 0006 1A68     		ldr	r2, [r3]
 4976 0008 22F07C02 		bic	r2, r2, #124
 4977 000c 1A60     		str	r2, [r3]
2771:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 4978              		.loc 1 2771 5 is_stmt 1 view .LVU1497
2771:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 4979              		.loc 1 2771 19 is_stmt 0 view .LVU1498
 4980 000e 1A68     		ldr	r2, [r3]
 4981 0010 1A60     		str	r2, [r3]
2774:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* save a copy of the DMA Tx descriptors */
 4982              		.loc 1 2774 5 is_stmt 1 view .LVU1499
2774:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* save a copy of the DMA Tx descriptors */
 4983              		.loc 1 2774 7 is_stmt 0 view .LVU1500
 4984 0012 B0F5E00F 		cmp	r0, #7340032
 4985 0016 0ED0     		beq	.L367
2791:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         buf = &rx_buff[0][0];
 4986              		.loc 1 2791 9 is_stmt 1 view .LVU1501
 4987              	.LVL414:
2792:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         count = ENET_RXBUF_NUM;
 4988              		.loc 1 2792 9 view .LVU1502
2793:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         maxsize = ENET_RXBUF_SIZE;
 4989              		.loc 1 2793 9 view .LVU1503
2794:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 4990              		.loc 1 2794 9 view .LVU1504
2797:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* select receive ring mode and set buffer1 size */
 4991              		.loc 1 2797 9 view .LVU1505
2799:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 4992              		.loc 1 2799 9 view .LVU1506
2802:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         dma_current_rxdesc = desc_tab;
 4993              		.loc 1 2802 9 view .LVU1507
2802:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         dma_current_rxdesc = desc_tab;
 4994              		.loc 1 2802 28 is_stmt 0 view .LVU1508
 4995 0018 234B     		ldr	r3, .L370+4
2802:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         dma_current_rxdesc = desc_tab;
 4996              		.loc 1 2802 26 view .LVU1509
 4997 001a 224A     		ldr	r2, .L370
 4998 001c D360     		str	r3, [r2, #12]
2803:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         dma_current_ptp_rxdesc = desc_ptptab;
 4999              		.loc 1 2803 9 is_stmt 1 view .LVU1510
2803:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         dma_current_ptp_rxdesc = desc_ptptab;
 5000              		.loc 1 2803 28 is_stmt 0 view .LVU1511
 5001 001e 234A     		ldr	r2, .L370+8
 5002 0020 1360     		str	r3, [r2]
2804:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 5003              		.loc 1 2804 9 is_stmt 1 view .LVU1512
2804:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 5004              		.loc 1 2804 32 is_stmt 0 view .LVU1513
 5005 0022 234A     		ldr	r2, .L370+12
 5006 0024 1160     		str	r1, [r2]
2792:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         count = ENET_RXBUF_NUM;
 5007              		.loc 1 2792 13 view .LVU1514
 5008 0026 234F     		ldr	r7, .L370+16
2791:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         buf = &rx_buff[0][0];
 5009              		.loc 1 2791 18 view .LVU1515
 5010 0028 9E46     		mov	lr, r3
ARM GAS  /tmp/ccWDJs20.s 			page 174


2799:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 5011              		.loc 1 2799 22 view .LVU1516
 5012 002a 40F2F455 		movw	r5, #1524
2797:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* select receive ring mode and set buffer1 size */
 5013              		.loc 1 2797 21 view .LVU1517
 5014 002e 4FF00046 		mov	r6, #-2147483648
 5015              	.LVL415:
 5016              	.L361:
2808:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
 5017              		.loc 1 2808 5 is_stmt 1 view .LVU1518
2808:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
 5018              		.loc 1 2808 13 is_stmt 0 view .LVU1519
 5019 0032 0023     		movs	r3, #0
2808:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
 5020              		.loc 1 2808 5 view .LVU1520
 5021 0034 16E0     		b	.L362
 5022              	.LVL416:
 5023              	.L367:
2776:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         buf = &tx_buff[0][0];
 5024              		.loc 1 2776 9 is_stmt 1 view .LVU1521
2777:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         count = ENET_TXBUF_NUM;
 5025              		.loc 1 2777 9 view .LVU1522
2778:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         maxsize = ENET_TXBUF_SIZE;
 5026              		.loc 1 2778 9 view .LVU1523
2779:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 5027              		.loc 1 2779 9 view .LVU1524
2782:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 5028              		.loc 1 2782 9 view .LVU1525
2785:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         dma_current_txdesc = desc_tab;
 5029              		.loc 1 2785 9 view .LVU1526
2785:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         dma_current_txdesc = desc_tab;
 5030              		.loc 1 2785 28 is_stmt 0 view .LVU1527
 5031 0036 204B     		ldr	r3, .L370+20
2785:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         dma_current_txdesc = desc_tab;
 5032              		.loc 1 2785 26 view .LVU1528
 5033 0038 1A4A     		ldr	r2, .L370
 5034 003a 1361     		str	r3, [r2, #16]
2786:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         dma_current_ptp_txdesc = desc_ptptab;
 5035              		.loc 1 2786 9 is_stmt 1 view .LVU1529
2786:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         dma_current_ptp_txdesc = desc_ptptab;
 5036              		.loc 1 2786 28 is_stmt 0 view .LVU1530
 5037 003c 1F4A     		ldr	r2, .L370+24
 5038 003e 1360     		str	r3, [r2]
2787:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     } else {
 5039              		.loc 1 2787 9 is_stmt 1 view .LVU1531
2787:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     } else {
 5040              		.loc 1 2787 32 is_stmt 0 view .LVU1532
 5041 0040 1F4A     		ldr	r2, .L370+28
 5042 0042 1160     		str	r1, [r2]
2777:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         count = ENET_TXBUF_NUM;
 5043              		.loc 1 2777 13 view .LVU1533
 5044 0044 1F4F     		ldr	r7, .L370+32
2776:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         buf = &tx_buff[0][0];
 5045              		.loc 1 2776 18 view .LVU1534
 5046 0046 9E46     		mov	lr, r3
2765:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     enet_descriptors_struct *desc, *desc_tab;
 5047              		.loc 1 2765 32 view .LVU1535
ARM GAS  /tmp/ccWDJs20.s 			page 175


 5048 0048 0025     		movs	r5, #0
2782:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 5049              		.loc 1 2782 21 view .LVU1536
 5050 004a 4FF00076 		mov	r6, #33554432
 5051 004e F0E7     		b	.L361
 5052              	.LVL417:
 5053              	.L369:
2821:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             } else {
 5054              		.loc 1 2821 17 is_stmt 1 view .LVU1537
2821:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             } else {
 5055              		.loc 1 2821 30 is_stmt 0 view .LVU1538
 5056 0050 46F40018 		orr	r8, r6, #2097152
 5057 0054 CCF80080 		str	r8, [ip]
 5058              	.L363:
2828:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         (&desc_ptptab[num])->buffer2_next_desc_addr = desc->buffer2_next_desc_addr;
 5059              		.loc 1 2828 9 is_stmt 1 discriminator 2 view .LVU1539
2828:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         (&desc_ptptab[num])->buffer2_next_desc_addr = desc->buffer2_next_desc_addr;
 5060              		.loc 1 2828 10 is_stmt 0 discriminator 2 view .LVU1540
 5061 0058 0A44     		add	r2, r2, r1
2828:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         (&desc_ptptab[num])->buffer2_next_desc_addr = desc->buffer2_next_desc_addr;
 5062              		.loc 1 2828 43 discriminator 2 view .LVU1541
 5063 005a 9460     		str	r4, [r2, #8]
2829:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 5064              		.loc 1 2829 9 is_stmt 1 discriminator 2 view .LVU1542
2829:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 5065              		.loc 1 2829 59 is_stmt 0 discriminator 2 view .LVU1543
 5066 005c DCF80C40 		ldr	r4, [ip, #12]
2829:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 5067              		.loc 1 2829 53 discriminator 2 view .LVU1544
 5068 0060 D460     		str	r4, [r2, #12]
2808:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
 5069              		.loc 1 2808 32 is_stmt 1 discriminator 2 view .LVU1545
2808:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
 5070              		.loc 1 2808 35 is_stmt 0 discriminator 2 view .LVU1546
 5071 0062 0133     		adds	r3, r3, #1
 5072              	.LVL418:
 5073              	.L362:
2808:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
 5074              		.loc 1 2808 19 is_stmt 1 discriminator 1 view .LVU1547
2808:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* get the pointer to the next descriptor of the descriptor table */
 5075              		.loc 1 2808 5 is_stmt 0 discriminator 1 view .LVU1548
 5076 0064 042B     		cmp	r3, #4
 5077 0066 16D8     		bhi	.L368
2810:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 5078              		.loc 1 2810 9 is_stmt 1 view .LVU1549
2810:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 5079              		.loc 1 2810 25 is_stmt 0 view .LVU1550
 5080 0068 1A01     		lsls	r2, r3, #4
2810:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 5081              		.loc 1 2810 14 view .LVU1551
 5082 006a 0EEB031C 		add	ip, lr, r3, lsl #4
 5083              	.LVL419:
2813:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         desc->control_buffer_size = desc_bufsize;
 5084              		.loc 1 2813 9 is_stmt 1 view .LVU1552
2813:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         desc->control_buffer_size = desc_bufsize;
 5085              		.loc 1 2813 22 is_stmt 0 view .LVU1553
 5086 006e 4EF80260 		str	r6, [lr, r2]
ARM GAS  /tmp/ccWDJs20.s 			page 176


2814:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         desc->buffer1_addr = (uint32_t)(&buf[num * maxsize]);
 5087              		.loc 1 2814 9 is_stmt 1 view .LVU1554
2814:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         desc->buffer1_addr = (uint32_t)(&buf[num * maxsize]);
 5088              		.loc 1 2814 35 is_stmt 0 view .LVU1555
 5089 0072 CCF80450 		str	r5, [ip, #4]
2815:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 5090              		.loc 1 2815 9 is_stmt 1 view .LVU1556
2815:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 5091              		.loc 1 2815 41 is_stmt 0 view .LVU1557
 5092 0076 40F2F454 		movw	r4, #1524
 5093 007a 04FB0374 		mla	r4, r4, r3, r7
2815:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 5094              		.loc 1 2815 28 view .LVU1558
 5095 007e CCF80840 		str	r4, [ip, #8]
2818:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             if(ENET_DMA_TX == direction) {
 5096              		.loc 1 2818 9 is_stmt 1 view .LVU1559
2818:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             if(ENET_DMA_TX == direction) {
 5097              		.loc 1 2818 11 is_stmt 0 view .LVU1560
 5098 0082 042B     		cmp	r3, #4
 5099 0084 E8D1     		bne	.L363
2819:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 /* configure transmit end of ring mode */
 5100              		.loc 1 2819 13 is_stmt 1 view .LVU1561
2819:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 /* configure transmit end of ring mode */
 5101              		.loc 1 2819 15 is_stmt 0 view .LVU1562
 5102 0086 B0F5E00F 		cmp	r0, #7340032
 5103 008a E1D0     		beq	.L369
2824:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             }
 5104              		.loc 1 2824 17 is_stmt 1 view .LVU1563
2824:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             }
 5105              		.loc 1 2824 43 is_stmt 0 view .LVU1564
 5106 008c 45F40048 		orr	r8, r5, #32768
 5107 0090 CCF80480 		str	r8, [ip, #4]
 5108 0094 E0E7     		b	.L363
 5109              	.LVL420:
 5110              	.L368:
2833:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 5111              		.loc 1 2833 5 is_stmt 1 view .LVU1565
2833:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 5112              		.loc 1 2833 18 is_stmt 0 view .LVU1566
 5113 0096 03F18053 		add	r3, r3, #268435456
 5114              	.LVL421:
2833:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 5115              		.loc 1 2833 18 view .LVU1567
 5116 009a 013B     		subs	r3, r3, #1
 5117              	.LVL422:
2833:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 5118              		.loc 1 2833 18 view .LVU1568
 5119 009c 1B01     		lsls	r3, r3, #4
 5120              	.LVL423:
2833:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 5121              		.loc 1 2833 38 view .LVU1569
 5122 009e C950     		str	r1, [r1, r3]
2834:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 5123              		.loc 1 2834 1 view .LVU1570
 5124 00a0 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 5125              	.LVL424:
 5126              	.L371:
ARM GAS  /tmp/ccWDJs20.s 			page 177


2834:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 5127              		.loc 1 2834 1 view .LVU1571
 5128              		.align	2
 5129              	.L370:
 5130 00a4 00900240 		.word	1073909760
 5131 00a8 00000000 		.word	.LANCHOR2
 5132 00ac 00000000 		.word	.LANCHOR4
 5133 00b0 00000000 		.word	.LANCHOR5
 5134 00b4 00000000 		.word	rx_buff
 5135 00b8 00000000 		.word	.LANCHOR1
 5136 00bc 00000000 		.word	.LANCHOR3
 5137 00c0 00000000 		.word	.LANCHOR6
 5138 00c4 00000000 		.word	tx_buff
 5139              		.cfi_endproc
 5140              	.LFE176:
 5142              		.section	.text.enet_ptpframe_receive_normal_mode,"ax",%progbits
 5143              		.align	1
 5144              		.global	enet_ptpframe_receive_normal_mode
 5145              		.syntax unified
 5146              		.thumb
 5147              		.thumb_func
 5149              	enet_ptpframe_receive_normal_mode:
 5150              	.LVL425:
 5151              	.LFB177:
2845:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     uint32_t offset = 0U, size = 0U;
 5152              		.loc 1 2845 1 is_stmt 1 view -0
 5153              		.cfi_startproc
 5154              		@ args = 0, pretend = 0, frame = 0
 5155              		@ frame_needed = 0, uses_anonymous_args = 0
2846:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 5156              		.loc 1 2846 5 view .LVU1573
2849:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         return ERROR;
 5157              		.loc 1 2849 5 view .LVU1574
2849:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         return ERROR;
 5158              		.loc 1 2849 46 is_stmt 0 view .LVU1575
 5159 0000 3A4B     		ldr	r3, .L390
 5160 0002 1B68     		ldr	r3, [r3]
 5161 0004 1B68     		ldr	r3, [r3]
2849:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         return ERROR;
 5162              		.loc 1 2849 7 view .LVU1576
 5163 0006 002B     		cmp	r3, #0
 5164 0008 6ADB     		blt	.L382
2845:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     uint32_t offset = 0U, size = 0U;
 5165              		.loc 1 2845 1 view .LVU1577
 5166 000a 10B5     		push	{r4, lr}
 5167              	.LCFI39:
 5168              		.cfi_def_cfa_offset 8
 5169              		.cfi_offset 4, -8
 5170              		.cfi_offset 14, -4
2854:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* if no error occurs, and the frame uses only one descriptor */
 5171              		.loc 1 2854 5 is_stmt 1 view .LVU1578
2854:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* if no error occurs, and the frame uses only one descriptor */
 5172              		.loc 1 2854 7 is_stmt 0 view .LVU1579
 5173 000c E8B1     		cbz	r0, .L374
2856:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 ((uint32_t)RESET != (dma_current_rxdesc->status & ENET_RDES0_LDES)) &&
 5174              		.loc 1 2856 9 is_stmt 1 view .LVU1580
2857:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 ((uint32_t)RESET != (dma_current_rxdesc->status & ENET_RDES0_FDES))) {
ARM GAS  /tmp/ccWDJs20.s 			page 178


 5175              		.loc 1 2857 85 is_stmt 0 view .LVU1581
 5176 000e 03F4034C 		and	ip, r3, #33536
2856:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 ((uint32_t)RESET != (dma_current_rxdesc->status & ENET_RDES0_LDES)) &&
 5177              		.loc 1 2856 11 view .LVU1582
 5178 0012 BCF5407F 		cmp	ip, #768
 5179 0016 65D1     		bne	.L383
2861:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             /* if is a type frame, and CRC is not included in forwarding frame */
 5180              		.loc 1 2861 13 is_stmt 1 view .LVU1583
2861:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             /* if is a type frame, and CRC is not included in forwarding frame */
 5181              		.loc 1 2861 20 is_stmt 0 view .LVU1584
 5182 0018 C3F30D4E 		ubfx	lr, r3, #16, #14
2861:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             /* if is a type frame, and CRC is not included in forwarding frame */
 5183              		.loc 1 2861 18 view .LVU1585
 5184 001c AEF1040C 		sub	ip, lr, #4
 5185              	.LVL426:
2863:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 size = size + 4U;
 5186              		.loc 1 2863 13 is_stmt 1 view .LVU1586
2863:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 size = size + 4U;
 5187              		.loc 1 2863 27 is_stmt 0 view .LVU1587
 5188 0020 334C     		ldr	r4, .L390+4
 5189 0022 2468     		ldr	r4, [r4]
2863:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 size = size + 4U;
 5190              		.loc 1 2863 15 view .LVU1588
 5191 0024 14F0007F 		tst	r4, #33554432
 5192 0028 03D0     		beq	.L375
2863:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 size = size + 4U;
 5193              		.loc 1 2863 62 discriminator 1 view .LVU1589
 5194 002a 13F0200F 		tst	r3, #32
 5195 002e 00D0     		beq	.L375
2864:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             }
 5196              		.loc 1 2864 22 view .LVU1590
 5197 0030 F446     		mov	ip, lr
 5198              	.LVL427:
 5199              	.L375:
2868:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 return ERROR;
 5200              		.loc 1 2868 13 is_stmt 1 view .LVU1591
2868:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 return ERROR;
 5201              		.loc 1 2868 15 is_stmt 0 view .LVU1592
 5202 0032 8C45     		cmp	ip, r1
 5203 0034 58D8     		bhi	.L385
2873:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 (*(buffer + offset)) = (*(__IO uint8_t *)(uint32_t)((dma_current_ptp_rxdesc->buffer
 5204              		.loc 1 2873 24 view .LVU1593
 5205 0036 0023     		movs	r3, #0
 5206 0038 05E0     		b	.L376
 5207              	.LVL428:
 5208              	.L377:
2874:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             }
 5209              		.loc 1 2874 17 is_stmt 1 discriminator 3 view .LVU1594
2874:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             }
 5210              		.loc 1 2874 92 is_stmt 0 discriminator 3 view .LVU1595
 5211 003a 2E49     		ldr	r1, .L390+8
 5212 003c 0968     		ldr	r1, [r1]
 5213 003e 8968     		ldr	r1, [r1, #8]
2874:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             }
 5214              		.loc 1 2874 41 discriminator 3 view .LVU1596
 5215 0040 C95C     		ldrb	r1, [r1, r3]	@ zero_extendqisi2
2874:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             }
ARM GAS  /tmp/ccWDJs20.s 			page 179


 5216              		.loc 1 2874 38 discriminator 3 view .LVU1597
 5217 0042 C154     		strb	r1, [r0, r3]
2873:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 (*(buffer + offset)) = (*(__IO uint8_t *)(uint32_t)((dma_current_ptp_rxdesc->buffer
 5218              		.loc 1 2873 45 is_stmt 1 discriminator 3 view .LVU1598
2873:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 (*(buffer + offset)) = (*(__IO uint8_t *)(uint32_t)((dma_current_ptp_rxdesc->buffer
 5219              		.loc 1 2873 51 is_stmt 0 discriminator 3 view .LVU1599
 5220 0044 0133     		adds	r3, r3, #1
 5221              	.LVL429:
 5222              	.L376:
2873:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 (*(buffer + offset)) = (*(__IO uint8_t *)(uint32_t)((dma_current_ptp_rxdesc->buffer
 5223              		.loc 1 2873 30 is_stmt 1 discriminator 1 view .LVU1600
2873:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****                 (*(buffer + offset)) = (*(__IO uint8_t *)(uint32_t)((dma_current_ptp_rxdesc->buffer
 5224              		.loc 1 2873 13 is_stmt 0 discriminator 1 view .LVU1601
 5225 0046 6345     		cmp	r3, ip
 5226 0048 F7D3     		bcc	.L377
 5227              	.LVL430:
 5228              	.L374:
2882:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     timestamp[1] = dma_current_rxdesc->buffer2_next_desc_addr;
 5229              		.loc 1 2882 5 is_stmt 1 view .LVU1602
2882:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     timestamp[1] = dma_current_rxdesc->buffer2_next_desc_addr;
 5230              		.loc 1 2882 38 is_stmt 0 view .LVU1603
 5231 004a 284B     		ldr	r3, .L390
 5232 004c 1968     		ldr	r1, [r3]
 5233 004e 8968     		ldr	r1, [r1, #8]
2882:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     timestamp[1] = dma_current_rxdesc->buffer2_next_desc_addr;
 5234              		.loc 1 2882 18 view .LVU1604
 5235 0050 1160     		str	r1, [r2]
2883:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 5236              		.loc 1 2883 5 is_stmt 1 view .LVU1605
2883:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 5237              		.loc 1 2883 38 is_stmt 0 view .LVU1606
 5238 0052 1B68     		ldr	r3, [r3]
 5239 0054 D968     		ldr	r1, [r3, #12]
2883:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 5240              		.loc 1 2883 18 view .LVU1607
 5241 0056 5160     		str	r1, [r2, #4]
2885:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     dma_current_rxdesc->buffer2_next_desc_addr = dma_current_ptp_rxdesc ->buffer2_next_desc_addr;
 5242              		.loc 1 2885 5 is_stmt 1 view .LVU1608
2885:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     dma_current_rxdesc->buffer2_next_desc_addr = dma_current_ptp_rxdesc ->buffer2_next_desc_addr;
 5243              		.loc 1 2885 63 is_stmt 0 view .LVU1609
 5244 0058 264A     		ldr	r2, .L390+8
 5245              	.LVL431:
2885:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     dma_current_rxdesc->buffer2_next_desc_addr = dma_current_ptp_rxdesc ->buffer2_next_desc_addr;
 5246              		.loc 1 2885 63 view .LVU1610
 5247 005a 1268     		ldr	r2, [r2]
 5248 005c 9168     		ldr	r1, [r2, #8]
2885:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     dma_current_rxdesc->buffer2_next_desc_addr = dma_current_ptp_rxdesc ->buffer2_next_desc_addr;
 5249              		.loc 1 2885 38 view .LVU1611
 5250 005e 9960     		str	r1, [r3, #8]
2886:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 5251              		.loc 1 2886 5 is_stmt 1 view .LVU1612
2886:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 5252              		.loc 1 2886 73 is_stmt 0 view .LVU1613
 5253 0060 D268     		ldr	r2, [r2, #12]
2886:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 5254              		.loc 1 2886 48 view .LVU1614
 5255 0062 DA60     		str	r2, [r3, #12]
ARM GAS  /tmp/ccWDJs20.s 			page 180


2889:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 5256              		.loc 1 2889 5 is_stmt 1 view .LVU1615
2889:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 5257              		.loc 1 2889 32 is_stmt 0 view .LVU1616
 5258 0064 4FF00042 		mov	r2, #-2147483648
 5259 0068 1A60     		str	r2, [r3]
2892:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* clear RBU flag */
 5260              		.loc 1 2892 5 is_stmt 1 view .LVU1617
2892:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* clear RBU flag */
 5261              		.loc 1 2892 28 is_stmt 0 view .LVU1618
 5262 006a 234B     		ldr	r3, .L390+12
 5263 006c 5B69     		ldr	r3, [r3, #20]
2892:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* clear RBU flag */
 5264              		.loc 1 2892 7 view .LVU1619
 5265 006e 13F0800F 		tst	r3, #128
 5266 0072 04D0     		beq	.L378
2894:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* resume DMA reception by writing to the RPEN register*/
 5267              		.loc 1 2894 9 is_stmt 1 view .LVU1620
2894:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* resume DMA reception by writing to the RPEN register*/
 5268              		.loc 1 2894 23 is_stmt 0 view .LVU1621
 5269 0074 204B     		ldr	r3, .L390+12
 5270 0076 8022     		movs	r2, #128
 5271 0078 5A61     		str	r2, [r3, #20]
2896:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 5272              		.loc 1 2896 9 is_stmt 1 view .LVU1622
2896:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 5273              		.loc 1 2896 23 is_stmt 0 view .LVU1623
 5274 007a 0022     		movs	r2, #0
 5275 007c 9A60     		str	r2, [r3, #8]
 5276              	.L378:
2902:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         dma_current_rxdesc = (enet_descriptors_struct *)(dma_current_ptp_rxdesc->buffer2_next_desc_
 5277              		.loc 1 2902 5 is_stmt 1 view .LVU1624
2902:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         dma_current_rxdesc = (enet_descriptors_struct *)(dma_current_ptp_rxdesc->buffer2_next_desc_
 5278              		.loc 1 2902 46 is_stmt 0 view .LVU1625
 5279 007e 1B4B     		ldr	r3, .L390
 5280 0080 1A68     		ldr	r2, [r3]
 5281 0082 5368     		ldr	r3, [r2, #4]
2902:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         dma_current_rxdesc = (enet_descriptors_struct *)(dma_current_ptp_rxdesc->buffer2_next_desc_
 5282              		.loc 1 2902 7 view .LVU1626
 5283 0084 13F4804F 		tst	r3, #16384
 5284 0088 0FD0     		beq	.L379
2903:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* if it is the last ptp descriptor */
 5285              		.loc 1 2903 9 is_stmt 1 view .LVU1627
2903:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* if it is the last ptp descriptor */
 5286              		.loc 1 2903 80 is_stmt 0 view .LVU1628
 5287 008a 1A4B     		ldr	r3, .L390+8
 5288 008c 1B68     		ldr	r3, [r3]
 5289 008e D968     		ldr	r1, [r3, #12]
2903:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* if it is the last ptp descriptor */
 5290              		.loc 1 2903 28 view .LVU1629
 5291 0090 164A     		ldr	r2, .L390
 5292 0092 1160     		str	r1, [r2]
2905:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             /* pointer back to the first ptp descriptor address in the desc_ptptab list address */
 5293              		.loc 1 2905 9 is_stmt 1 view .LVU1630
2905:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             /* pointer back to the first ptp descriptor address in the desc_ptptab list address */
 5294              		.loc 1 2905 40 is_stmt 0 view .LVU1631
 5295 0094 1A68     		ldr	r2, [r3]
ARM GAS  /tmp/ccWDJs20.s 			page 181


2905:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             /* pointer back to the first ptp descriptor address in the desc_ptptab list address */
 5296              		.loc 1 2905 11 view .LVU1632
 5297 0096 1AB1     		cbz	r2, .L380
2907:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         } else {
 5298              		.loc 1 2907 13 is_stmt 1 view .LVU1633
2907:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         } else {
 5299              		.loc 1 2907 36 is_stmt 0 view .LVU1634
 5300 0098 164B     		ldr	r3, .L390+8
 5301 009a 1A60     		str	r2, [r3]
2927:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 5302              		.loc 1 2927 12 view .LVU1635
 5303 009c 0120     		movs	r0, #1
 5304              	.LVL432:
2927:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 5305              		.loc 1 2927 12 view .LVU1636
 5306 009e 22E0     		b	.L373
 5307              	.LVL433:
 5308              	.L380:
2910:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         }
 5309              		.loc 1 2910 13 is_stmt 1 view .LVU1637
2910:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         }
 5310              		.loc 1 2910 35 is_stmt 0 view .LVU1638
 5311 00a0 1033     		adds	r3, r3, #16
 5312 00a2 144A     		ldr	r2, .L390+8
 5313 00a4 1360     		str	r3, [r2]
2927:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 5314              		.loc 1 2927 12 view .LVU1639
 5315 00a6 0120     		movs	r0, #1
 5316              	.LVL434:
2927:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 5317              		.loc 1 2927 12 view .LVU1640
 5318 00a8 1DE0     		b	.L373
 5319              	.LVL435:
 5320              	.L379:
2914:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             /* if is the last descriptor in table, the next descriptor is the table header */
 5321              		.loc 1 2914 9 is_stmt 1 view .LVU1641
2914:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             /* if is the last descriptor in table, the next descriptor is the table header */
 5322              		.loc 1 2914 11 is_stmt 0 view .LVU1642
 5323 00aa 13F4004F 		tst	r3, #32768
 5324 00ae 09D0     		beq	.L381
2916:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             /* RDES2 and RDES3 will not be covered by buffer address, so do not need to preserve a 
 5325              		.loc 1 2916 13 is_stmt 1 view .LVU1643
2916:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             /* RDES2 and RDES3 will not be covered by buffer address, so do not need to preserve a 
 5326              		.loc 1 2916 62 is_stmt 0 view .LVU1644
 5327 00b0 114B     		ldr	r3, .L390+12
 5328 00b2 DA68     		ldr	r2, [r3, #12]
2916:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             /* RDES2 and RDES3 will not be covered by buffer address, so do not need to preserve a 
 5329              		.loc 1 2916 32 view .LVU1645
 5330 00b4 0D4B     		ldr	r3, .L390
 5331 00b6 1A60     		str	r2, [r3]
2919:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         } else {
 5332              		.loc 1 2919 13 is_stmt 1 view .LVU1646
2919:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         } else {
 5333              		.loc 1 2919 88 is_stmt 0 view .LVU1647
 5334 00b8 0E4B     		ldr	r3, .L390+8
 5335 00ba 1A68     		ldr	r2, [r3]
 5336 00bc 1268     		ldr	r2, [r2]
ARM GAS  /tmp/ccWDJs20.s 			page 182


2919:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         } else {
 5337              		.loc 1 2919 36 view .LVU1648
 5338 00be 1A60     		str	r2, [r3]
2927:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 5339              		.loc 1 2927 12 view .LVU1649
 5340 00c0 0120     		movs	r0, #1
 5341              	.LVL436:
2927:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 5342              		.loc 1 2927 12 view .LVU1650
 5343 00c2 10E0     		b	.L373
 5344              	.LVL437:
 5345              	.L381:
2922:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             dma_current_ptp_rxdesc ++;
 5346              		.loc 1 2922 13 is_stmt 1 view .LVU1651
2922:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             dma_current_ptp_rxdesc ++;
 5347              		.loc 1 2922 124 is_stmt 0 view .LVU1652
 5348 00c4 0C4B     		ldr	r3, .L390+12
 5349 00c6 1B68     		ldr	r3, [r3]
 5350 00c8 C3F38403 		ubfx	r3, r3, #2, #5
2922:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             dma_current_ptp_rxdesc ++;
 5351              		.loc 1 2922 61 view .LVU1653
 5352 00cc 1A44     		add	r2, r2, r3
 5353 00ce 1032     		adds	r2, r2, #16
2922:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             dma_current_ptp_rxdesc ++;
 5354              		.loc 1 2922 32 view .LVU1654
 5355 00d0 064B     		ldr	r3, .L390
 5356 00d2 1A60     		str	r2, [r3]
2923:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         }
 5357              		.loc 1 2923 13 is_stmt 1 view .LVU1655
2923:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         }
 5358              		.loc 1 2923 36 is_stmt 0 view .LVU1656
 5359 00d4 074A     		ldr	r2, .L390+8
 5360 00d6 1368     		ldr	r3, [r2]
 5361 00d8 1033     		adds	r3, r3, #16
 5362 00da 1360     		str	r3, [r2]
2927:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 5363              		.loc 1 2927 12 view .LVU1657
 5364 00dc 0120     		movs	r0, #1
 5365              	.LVL438:
2927:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 5366              		.loc 1 2927 12 view .LVU1658
 5367 00de 02E0     		b	.L373
 5368              	.LVL439:
 5369              	.L382:
 5370              	.LCFI40:
 5371              		.cfi_def_cfa_offset 0
 5372              		.cfi_restore 4
 5373              		.cfi_restore 14
2850:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 5374              		.loc 1 2850 16 view .LVU1659
 5375 00e0 0020     		movs	r0, #0
 5376              	.LVL440:
2928:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 5377              		.loc 1 2928 1 view .LVU1660
 5378 00e2 7047     		bx	lr
 5379              	.LVL441:
 5380              	.L383:
ARM GAS  /tmp/ccWDJs20.s 			page 183


 5381              	.LCFI41:
 5382              		.cfi_def_cfa_offset 8
 5383              		.cfi_offset 4, -8
 5384              		.cfi_offset 14, -4
2878:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         }
 5385              		.loc 1 2878 20 view .LVU1661
 5386 00e4 0020     		movs	r0, #0
 5387              	.LVL442:
 5388              	.L373:
2928:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 5389              		.loc 1 2928 1 view .LVU1662
 5390 00e6 10BD     		pop	{r4, pc}
 5391              	.LVL443:
 5392              	.L385:
2869:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             }
 5393              		.loc 1 2869 24 view .LVU1663
 5394 00e8 0020     		movs	r0, #0
 5395              	.LVL444:
2869:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             }
 5396              		.loc 1 2869 24 view .LVU1664
 5397 00ea FCE7     		b	.L373
 5398              	.L391:
 5399              		.align	2
 5400              	.L390:
 5401 00ec 00000000 		.word	.LANCHOR4
 5402 00f0 00800240 		.word	1073905664
 5403 00f4 00000000 		.word	.LANCHOR5
 5404 00f8 00900240 		.word	1073909760
 5405              		.cfi_endproc
 5406              	.LFE177:
 5408              		.section	.text.enet_ptpframe_transmit_normal_mode,"ax",%progbits
 5409              		.align	1
 5410              		.global	enet_ptpframe_transmit_normal_mode
 5411              		.syntax unified
 5412              		.thumb
 5413              		.thumb_func
 5415              	enet_ptpframe_transmit_normal_mode:
 5416              	.LVL445:
 5417              	.LFB178:
2940:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     uint32_t offset = 0U, timeout = 0U;
 5418              		.loc 1 2940 1 is_stmt 1 view -0
 5419              		.cfi_startproc
 5420              		@ args = 0, pretend = 0, frame = 0
 5421              		@ frame_needed = 0, uses_anonymous_args = 0
 5422              		@ link register save eliminated.
2941:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     uint32_t dma_tbu_flag, dma_tu_flag, tdes0_ttmss_flag;
 5423              		.loc 1 2941 5 view .LVU1666
2942:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 5424              		.loc 1 2942 5 view .LVU1667
2945:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         return ERROR;
 5425              		.loc 1 2945 5 view .LVU1668
2945:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         return ERROR;
 5426              		.loc 1 2945 46 is_stmt 0 view .LVU1669
 5427 0000 434B     		ldr	r3, .L413
 5428 0002 1B68     		ldr	r3, [r3]
 5429 0004 1B68     		ldr	r3, [r3]
2945:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         return ERROR;
ARM GAS  /tmp/ccWDJs20.s 			page 184


 5430              		.loc 1 2945 7 view .LVU1670
 5431 0006 002B     		cmp	r3, #0
 5432 0008 7BDB     		blt	.L405
2950:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         return ERROR;
 5433              		.loc 1 2950 5 is_stmt 1 view .LVU1671
2950:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         return ERROR;
 5434              		.loc 1 2950 7 is_stmt 0 view .LVU1672
 5435 000a 40F2F453 		movw	r3, #1524
 5436 000e 9942     		cmp	r1, r3
 5437 0010 79D8     		bhi	.L406
2940:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     uint32_t offset = 0U, timeout = 0U;
 5438              		.loc 1 2940 1 view .LVU1673
 5439 0012 10B4     		push	{r4}
 5440              	.LCFI42:
 5441              		.cfi_def_cfa_offset 4
 5442              		.cfi_offset 4, -4
2955:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* copy frame data from application buffer to Tx buffer */
 5443              		.loc 1 2955 5 is_stmt 1 view .LVU1674
2955:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* copy frame data from application buffer to Tx buffer */
 5444              		.loc 1 2955 7 is_stmt 0 view .LVU1675
 5445 0014 58B1     		cbz	r0, .L395
2957:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             (*(__IO uint8_t *)(uint32_t)((dma_current_ptp_txdesc->buffer1_addr) + offset)) = (*(buf
 5446              		.loc 1 2957 20 view .LVU1676
 5447 0016 0023     		movs	r3, #0
 5448              	.LVL446:
 5449              	.L394:
2957:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             (*(__IO uint8_t *)(uint32_t)((dma_current_ptp_txdesc->buffer1_addr) + offset)) = (*(buf
 5450              		.loc 1 2957 26 is_stmt 1 discriminator 1 view .LVU1677
2957:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             (*(__IO uint8_t *)(uint32_t)((dma_current_ptp_txdesc->buffer1_addr) + offset)) = (*(buf
 5451              		.loc 1 2957 9 is_stmt 0 discriminator 1 view .LVU1678
 5452 0018 8B42     		cmp	r3, r1
 5453 001a 08D2     		bcs	.L395
2958:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         }
 5454              		.loc 1 2958 13 is_stmt 1 discriminator 3 view .LVU1679
2958:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         }
 5455              		.loc 1 2958 65 is_stmt 0 discriminator 3 view .LVU1680
 5456 001c 3D4C     		ldr	r4, .L413+4
 5457 001e 2468     		ldr	r4, [r4]
 5458 0020 A468     		ldr	r4, [r4, #8]
2958:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         }
 5459              		.loc 1 2958 95 discriminator 3 view .LVU1681
 5460 0022 10F803C0 		ldrb	ip, [r0, r3]	@ zero_extendqisi2
2958:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         }
 5461              		.loc 1 2958 92 discriminator 3 view .LVU1682
 5462 0026 04F803C0 		strb	ip, [r4, r3]
2957:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             (*(__IO uint8_t *)(uint32_t)((dma_current_ptp_txdesc->buffer1_addr) + offset)) = (*(buf
 5463              		.loc 1 2957 43 is_stmt 1 discriminator 3 view .LVU1683
2957:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             (*(__IO uint8_t *)(uint32_t)((dma_current_ptp_txdesc->buffer1_addr) + offset)) = (*(buf
 5464              		.loc 1 2957 49 is_stmt 0 discriminator 3 view .LVU1684
 5465 002a 0133     		adds	r3, r3, #1
 5466              	.LVL447:
2957:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             (*(__IO uint8_t *)(uint32_t)((dma_current_ptp_txdesc->buffer1_addr) + offset)) = (*(buf
 5467              		.loc 1 2957 49 discriminator 3 view .LVU1685
 5468 002c F4E7     		b	.L394
 5469              	.LVL448:
 5470              	.L395:
2962:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* set the segment of frame, frame is transmitted in one descriptor */
ARM GAS  /tmp/ccWDJs20.s 			page 185


 5471              		.loc 1 2962 5 is_stmt 1 view .LVU1686
2962:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* set the segment of frame, frame is transmitted in one descriptor */
 5472              		.loc 1 2962 23 is_stmt 0 view .LVU1687
 5473 002e 3848     		ldr	r0, .L413
 5474              	.LVL449:
2962:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* set the segment of frame, frame is transmitted in one descriptor */
 5475              		.loc 1 2962 23 view .LVU1688
 5476 0030 0368     		ldr	r3, [r0]
2962:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* set the segment of frame, frame is transmitted in one descriptor */
 5477              		.loc 1 2962 55 view .LVU1689
 5478 0032 C1F30C01 		ubfx	r1, r1, #0, #13
 5479              	.LVL450:
2962:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* set the segment of frame, frame is transmitted in one descriptor */
 5480              		.loc 1 2962 45 view .LVU1690
 5481 0036 5960     		str	r1, [r3, #4]
2964:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* enable the DMA transmission */
 5482              		.loc 1 2964 5 is_stmt 1 view .LVU1691
2964:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* enable the DMA transmission */
 5483              		.loc 1 2964 32 is_stmt 0 view .LVU1692
 5484 0038 1968     		ldr	r1, [r3]
 5485 003a 41F04051 		orr	r1, r1, #805306368
 5486 003e 1960     		str	r1, [r3]
2966:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 5487              		.loc 1 2966 5 is_stmt 1 view .LVU1693
2966:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 5488              		.loc 1 2966 32 is_stmt 0 view .LVU1694
 5489 0040 0168     		ldr	r1, [r0]
 5490 0042 0B68     		ldr	r3, [r1]
 5491 0044 43F00043 		orr	r3, r3, #-2147483648
 5492 0048 0B60     		str	r3, [r1]
2969:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     dma_tu_flag = (ENET_DMA_STAT & ENET_DMA_STAT_TU);
 5493              		.loc 1 2969 5 is_stmt 1 view .LVU1695
2969:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     dma_tu_flag = (ENET_DMA_STAT & ENET_DMA_STAT_TU);
 5494              		.loc 1 2969 21 is_stmt 0 view .LVU1696
 5495 004a 3349     		ldr	r1, .L413+8
 5496 004c 4B69     		ldr	r3, [r1, #20]
 5497              	.LVL451:
2970:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 5498              		.loc 1 2970 5 is_stmt 1 view .LVU1697
2970:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 5499              		.loc 1 2970 20 is_stmt 0 view .LVU1698
 5500 004e 4969     		ldr	r1, [r1, #20]
2970:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 5501              		.loc 1 2970 17 view .LVU1699
 5502 0050 01F02001 		and	r1, r1, #32
 5503              	.LVL452:
2972:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* clear TBU and TU flag */
 5504              		.loc 1 2972 5 is_stmt 1 view .LVU1700
2972:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* clear TBU and TU flag */
 5505              		.loc 1 2972 7 is_stmt 0 view .LVU1701
 5506 0054 13F00403 		ands	r3, r3, #4
 5507              	.LVL453:
2972:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* clear TBU and TU flag */
 5508              		.loc 1 2972 7 view .LVU1702
 5509 0058 00D1     		bne	.L397
2972:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* clear TBU and TU flag */
 5510              		.loc 1 2972 32 discriminator 1 view .LVU1703
ARM GAS  /tmp/ccWDJs20.s 			page 186


 5511 005a 21B1     		cbz	r1, .L398
 5512              	.L397:
2974:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* resume DMA transmission by writing to the TPEN register*/
 5513              		.loc 1 2974 9 is_stmt 1 view .LVU1704
2974:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* resume DMA transmission by writing to the TPEN register*/
 5514              		.loc 1 2974 39 is_stmt 0 view .LVU1705
 5515 005c 0B43     		orrs	r3, r3, r1
 5516              	.LVL454:
2974:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* resume DMA transmission by writing to the TPEN register*/
 5517              		.loc 1 2974 23 view .LVU1706
 5518 005e 2E49     		ldr	r1, .L413+8
 5519              	.LVL455:
2974:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* resume DMA transmission by writing to the TPEN register*/
 5520              		.loc 1 2974 23 view .LVU1707
 5521 0060 4B61     		str	r3, [r1, #20]
2976:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 5522              		.loc 1 2976 9 is_stmt 1 view .LVU1708
2976:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 5523              		.loc 1 2976 23 is_stmt 0 view .LVU1709
 5524 0062 0023     		movs	r3, #0
 5525 0064 4B60     		str	r3, [r1, #4]
 5526              	.L398:
2980:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* wait for ENET_TDES0_TTMSS flag to be set, a timestamp was captured */
 5527              		.loc 1 2980 5 is_stmt 1 view .LVU1710
2980:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* wait for ENET_TDES0_TTMSS flag to be set, a timestamp was captured */
 5528              		.loc 1 2980 7 is_stmt 0 view .LVU1711
 5529 0066 BAB1     		cbz	r2, .L399
2941:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     uint32_t dma_tbu_flag, dma_tu_flag, tdes0_ttmss_flag;
 5530              		.loc 1 2941 27 view .LVU1712
 5531 0068 0023     		movs	r3, #0
 5532              	.LVL456:
 5533              	.L401:
2982:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             tdes0_ttmss_flag = (dma_current_txdesc->status & ENET_TDES0_TTMSS);
 5534              		.loc 1 2982 9 is_stmt 1 discriminator 2 view .LVU1713
2983:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             timeout++;
 5535              		.loc 1 2983 13 discriminator 2 view .LVU1714
2983:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             timeout++;
 5536              		.loc 1 2983 51 is_stmt 0 discriminator 2 view .LVU1715
 5537 006a 2949     		ldr	r1, .L413
 5538 006c 0868     		ldr	r0, [r1]
 5539 006e 0168     		ldr	r1, [r0]
 5540              	.LVL457:
2984:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         } while((RESET == tdes0_ttmss_flag) && (timeout < ENET_DELAY_TO));
 5541              		.loc 1 2984 13 is_stmt 1 discriminator 2 view .LVU1716
2984:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         } while((RESET == tdes0_ttmss_flag) && (timeout < ENET_DELAY_TO));
 5542              		.loc 1 2984 20 is_stmt 0 discriminator 2 view .LVU1717
 5543 0070 0133     		adds	r3, r3, #1
 5544              	.LVL458:
2985:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 5545              		.loc 1 2985 16 is_stmt 1 discriminator 2 view .LVU1718
2985:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 5546              		.loc 1 2985 9 is_stmt 0 discriminator 2 view .LVU1719
 5547 0072 11F4003F 		tst	r1, #131072
 5548 0076 02D1     		bne	.L400
2985:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 5549              		.loc 1 2985 45 discriminator 1 view .LVU1720
 5550 0078 284C     		ldr	r4, .L413+12
ARM GAS  /tmp/ccWDJs20.s 			page 187


 5551 007a A342     		cmp	r3, r4
 5552 007c F5D9     		bls	.L401
 5553              	.L400:
2988:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             return ERROR;
 5554              		.loc 1 2988 9 is_stmt 1 view .LVU1721
2988:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             return ERROR;
 5555              		.loc 1 2988 11 is_stmt 0 view .LVU1722
 5556 007e 284C     		ldr	r4, .L413+16
 5557 0080 A342     		cmp	r3, r4
 5558 0082 42D0     		beq	.L408
2993:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* get the timestamp value of the transmit frame */
 5559              		.loc 1 2993 9 is_stmt 1 view .LVU1723
2993:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* get the timestamp value of the transmit frame */
 5560              		.loc 1 2993 36 is_stmt 0 view .LVU1724
 5561 0084 21F40031 		bic	r1, r1, #131072
 5562              	.LVL459:
2993:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* get the timestamp value of the transmit frame */
 5563              		.loc 1 2993 36 view .LVU1725
 5564 0088 0160     		str	r1, [r0]
 5565              	.LVL460:
2995:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         timestamp[1] = dma_current_txdesc->buffer2_next_desc_addr;
 5566              		.loc 1 2995 9 is_stmt 1 view .LVU1726
2995:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         timestamp[1] = dma_current_txdesc->buffer2_next_desc_addr;
 5567              		.loc 1 2995 42 is_stmt 0 view .LVU1727
 5568 008a 214B     		ldr	r3, .L413
 5569              	.LVL461:
2995:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         timestamp[1] = dma_current_txdesc->buffer2_next_desc_addr;
 5570              		.loc 1 2995 42 view .LVU1728
 5571 008c 1968     		ldr	r1, [r3]
 5572 008e 8968     		ldr	r1, [r1, #8]
2995:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         timestamp[1] = dma_current_txdesc->buffer2_next_desc_addr;
 5573              		.loc 1 2995 22 view .LVU1729
 5574 0090 1160     		str	r1, [r2]
2996:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 5575              		.loc 1 2996 9 is_stmt 1 view .LVU1730
2996:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 5576              		.loc 1 2996 42 is_stmt 0 view .LVU1731
 5577 0092 1B68     		ldr	r3, [r3]
 5578 0094 DB68     		ldr	r3, [r3, #12]
2996:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 5579              		.loc 1 2996 22 view .LVU1732
 5580 0096 5360     		str	r3, [r2, #4]
 5581              	.L399:
2998:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     dma_current_txdesc->buffer2_next_desc_addr = dma_current_ptp_txdesc ->buffer2_next_desc_addr;
 5582              		.loc 1 2998 5 is_stmt 1 view .LVU1733
2998:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     dma_current_txdesc->buffer2_next_desc_addr = dma_current_ptp_txdesc ->buffer2_next_desc_addr;
 5583              		.loc 1 2998 63 is_stmt 0 view .LVU1734
 5584 0098 1E4B     		ldr	r3, .L413+4
 5585 009a 1B68     		ldr	r3, [r3]
2998:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     dma_current_txdesc->buffer2_next_desc_addr = dma_current_ptp_txdesc ->buffer2_next_desc_addr;
 5586              		.loc 1 2998 23 view .LVU1735
 5587 009c 1C4A     		ldr	r2, .L413
 5588              	.LVL462:
2998:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     dma_current_txdesc->buffer2_next_desc_addr = dma_current_ptp_txdesc ->buffer2_next_desc_addr;
 5589              		.loc 1 2998 23 view .LVU1736
 5590 009e 1268     		ldr	r2, [r2]
2998:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     dma_current_txdesc->buffer2_next_desc_addr = dma_current_ptp_txdesc ->buffer2_next_desc_addr;
ARM GAS  /tmp/ccWDJs20.s 			page 188


 5591              		.loc 1 2998 63 view .LVU1737
 5592 00a0 9968     		ldr	r1, [r3, #8]
2998:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     dma_current_txdesc->buffer2_next_desc_addr = dma_current_ptp_txdesc ->buffer2_next_desc_addr;
 5593              		.loc 1 2998 38 view .LVU1738
 5594 00a2 9160     		str	r1, [r2, #8]
2999:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 5595              		.loc 1 2999 5 is_stmt 1 view .LVU1739
2999:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 5596              		.loc 1 2999 73 is_stmt 0 view .LVU1740
 5597 00a4 D968     		ldr	r1, [r3, #12]
2999:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 5598              		.loc 1 2999 48 view .LVU1741
 5599 00a6 D160     		str	r1, [r2, #12]
3003:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         dma_current_txdesc = (enet_descriptors_struct *)(dma_current_ptp_txdesc->buffer2_next_desc_
 5600              		.loc 1 3003 5 is_stmt 1 view .LVU1742
3003:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         dma_current_txdesc = (enet_descriptors_struct *)(dma_current_ptp_txdesc->buffer2_next_desc_
 5601              		.loc 1 3003 46 is_stmt 0 view .LVU1743
 5602 00a8 1168     		ldr	r1, [r2]
3003:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         dma_current_txdesc = (enet_descriptors_struct *)(dma_current_ptp_txdesc->buffer2_next_desc_
 5603              		.loc 1 3003 7 view .LVU1744
 5604 00aa 11F4801F 		tst	r1, #1048576
 5605 00ae 0FD0     		beq	.L402
3004:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* if it is the last ptp descriptor */
 5606              		.loc 1 3004 9 is_stmt 1 view .LVU1745
3004:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* if it is the last ptp descriptor */
 5607              		.loc 1 3004 80 is_stmt 0 view .LVU1746
 5608 00b0 D968     		ldr	r1, [r3, #12]
3004:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* if it is the last ptp descriptor */
 5609              		.loc 1 3004 28 view .LVU1747
 5610 00b2 174A     		ldr	r2, .L413
 5611 00b4 1160     		str	r1, [r2]
3006:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             /* pointer back to the first ptp descriptor address in the desc_ptptab list address */
 5612              		.loc 1 3006 9 is_stmt 1 view .LVU1748
3006:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             /* pointer back to the first ptp descriptor address in the desc_ptptab list address */
 5613              		.loc 1 3006 40 is_stmt 0 view .LVU1749
 5614 00b6 1A68     		ldr	r2, [r3]
3006:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             /* pointer back to the first ptp descriptor address in the desc_ptptab list address */
 5615              		.loc 1 3006 11 view .LVU1750
 5616 00b8 2AB1     		cbz	r2, .L403
3008:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         } else {
 5617              		.loc 1 3008 13 is_stmt 1 view .LVU1751
3008:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         } else {
 5618              		.loc 1 3008 36 is_stmt 0 view .LVU1752
 5619 00ba 164B     		ldr	r3, .L413+4
 5620 00bc 1A60     		str	r2, [r3]
3027:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 5621              		.loc 1 3027 12 view .LVU1753
 5622 00be 0120     		movs	r0, #1
 5623              	.L393:
3028:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 5624              		.loc 1 3028 1 view .LVU1754
 5625 00c0 5DF8044B 		ldr	r4, [sp], #4
 5626              	.LCFI43:
 5627              		.cfi_remember_state
 5628              		.cfi_restore 4
 5629              		.cfi_def_cfa_offset 0
 5630 00c4 7047     		bx	lr
ARM GAS  /tmp/ccWDJs20.s 			page 189


 5631              	.L403:
 5632              	.LCFI44:
 5633              		.cfi_restore_state
3011:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         }
 5634              		.loc 1 3011 13 is_stmt 1 view .LVU1755
3011:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         }
 5635              		.loc 1 3011 35 is_stmt 0 view .LVU1756
 5636 00c6 1033     		adds	r3, r3, #16
 5637 00c8 124A     		ldr	r2, .L413+4
 5638 00ca 1360     		str	r3, [r2]
3027:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 5639              		.loc 1 3027 12 view .LVU1757
 5640 00cc 0120     		movs	r0, #1
 5641 00ce F7E7     		b	.L393
 5642              	.L402:
3015:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             /* if is the last descriptor in table, the next descriptor is the table header */
 5643              		.loc 1 3015 9 is_stmt 1 view .LVU1758
3015:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             /* if is the last descriptor in table, the next descriptor is the table header */
 5644              		.loc 1 3015 11 is_stmt 0 view .LVU1759
 5645 00d0 11F4001F 		tst	r1, #2097152
 5646 00d4 08D0     		beq	.L404
3017:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             /* TDES2 and TDES3 will not be covered by buffer address, so do not need to preserve a 
 5647              		.loc 1 3017 13 is_stmt 1 view .LVU1760
3017:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             /* TDES2 and TDES3 will not be covered by buffer address, so do not need to preserve a 
 5648              		.loc 1 3017 62 is_stmt 0 view .LVU1761
 5649 00d6 104A     		ldr	r2, .L413+8
 5650 00d8 1169     		ldr	r1, [r2, #16]
3017:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             /* TDES2 and TDES3 will not be covered by buffer address, so do not need to preserve a 
 5651              		.loc 1 3017 32 view .LVU1762
 5652 00da 0D4A     		ldr	r2, .L413
 5653 00dc 1160     		str	r1, [r2]
3020:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         } else {
 5654              		.loc 1 3020 13 is_stmt 1 view .LVU1763
3020:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         } else {
 5655              		.loc 1 3020 88 is_stmt 0 view .LVU1764
 5656 00de 1A68     		ldr	r2, [r3]
3020:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         } else {
 5657              		.loc 1 3020 36 view .LVU1765
 5658 00e0 0C4B     		ldr	r3, .L413+4
 5659 00e2 1A60     		str	r2, [r3]
3027:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 5660              		.loc 1 3027 12 view .LVU1766
 5661 00e4 0120     		movs	r0, #1
 5662 00e6 EBE7     		b	.L393
 5663              	.L404:
3023:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             dma_current_ptp_txdesc ++;
 5664              		.loc 1 3023 13 is_stmt 1 view .LVU1767
3023:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             dma_current_ptp_txdesc ++;
 5665              		.loc 1 3023 124 is_stmt 0 view .LVU1768
 5666 00e8 0B49     		ldr	r1, .L413+8
 5667 00ea 0968     		ldr	r1, [r1]
 5668 00ec C1F38401 		ubfx	r1, r1, #2, #5
3023:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             dma_current_ptp_txdesc ++;
 5669              		.loc 1 3023 61 view .LVU1769
 5670 00f0 0A44     		add	r2, r2, r1
 5671 00f2 1032     		adds	r2, r2, #16
3023:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             dma_current_ptp_txdesc ++;
ARM GAS  /tmp/ccWDJs20.s 			page 190


 5672              		.loc 1 3023 32 view .LVU1770
 5673 00f4 0649     		ldr	r1, .L413
 5674 00f6 0A60     		str	r2, [r1]
3024:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         }
 5675              		.loc 1 3024 13 is_stmt 1 view .LVU1771
3024:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         }
 5676              		.loc 1 3024 36 is_stmt 0 view .LVU1772
 5677 00f8 1033     		adds	r3, r3, #16
 5678 00fa 064A     		ldr	r2, .L413+4
 5679 00fc 1360     		str	r3, [r2]
3027:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 5680              		.loc 1 3027 12 view .LVU1773
 5681 00fe 0120     		movs	r0, #1
 5682 0100 DEE7     		b	.L393
 5683              	.LVL463:
 5684              	.L405:
 5685              	.LCFI45:
 5686              		.cfi_def_cfa_offset 0
 5687              		.cfi_restore 4
2946:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 5688              		.loc 1 2946 16 view .LVU1774
 5689 0102 0020     		movs	r0, #0
 5690              	.LVL464:
2946:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 5691              		.loc 1 2946 16 view .LVU1775
 5692 0104 7047     		bx	lr
 5693              	.LVL465:
 5694              	.L406:
2951:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 5695              		.loc 1 2951 16 view .LVU1776
 5696 0106 0020     		movs	r0, #0
 5697              	.LVL466:
3028:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 5698              		.loc 1 3028 1 view .LVU1777
 5699 0108 7047     		bx	lr
 5700              	.LVL467:
 5701              	.L408:
 5702              	.LCFI46:
 5703              		.cfi_def_cfa_offset 4
 5704              		.cfi_offset 4, -4
2989:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         }
 5705              		.loc 1 2989 20 view .LVU1778
 5706 010a 0020     		movs	r0, #0
 5707 010c D8E7     		b	.L393
 5708              	.L414:
 5709 010e 00BF     		.align	2
 5710              	.L413:
 5711 0110 00000000 		.word	.LANCHOR3
 5712 0114 00000000 		.word	.LANCHOR6
 5713 0118 00900240 		.word	1073909760
 5714 011c FEFF0400 		.word	327678
 5715 0120 FFFF0400 		.word	327679
 5716              		.cfi_endproc
 5717              	.LFE178:
 5719              		.section	.text.enet_wum_filter_register_pointer_reset,"ax",%progbits
 5720              		.align	1
 5721              		.global	enet_wum_filter_register_pointer_reset
ARM GAS  /tmp/ccWDJs20.s 			page 191


 5722              		.syntax unified
 5723              		.thumb
 5724              		.thumb_func
 5726              	enet_wum_filter_register_pointer_reset:
 5727              	.LFB179:
3039:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ENET_MAC_WUM |= ENET_MAC_WUM_WUFFRPR;
 5728              		.loc 1 3039 1 is_stmt 1 view -0
 5729              		.cfi_startproc
 5730              		@ args = 0, pretend = 0, frame = 0
 5731              		@ frame_needed = 0, uses_anonymous_args = 0
 5732              		@ link register save eliminated.
3040:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 5733              		.loc 1 3040 5 view .LVU1780
3040:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 5734              		.loc 1 3040 18 is_stmt 0 view .LVU1781
 5735 0000 024A     		ldr	r2, .L416
 5736 0002 D36A     		ldr	r3, [r2, #44]
 5737 0004 43F00043 		orr	r3, r3, #-2147483648
 5738 0008 D362     		str	r3, [r2, #44]
3041:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 5739              		.loc 1 3041 1 view .LVU1782
 5740 000a 7047     		bx	lr
 5741              	.L417:
 5742              		.align	2
 5743              	.L416:
 5744 000c 00800240 		.word	1073905664
 5745              		.cfi_endproc
 5746              	.LFE179:
 5748              		.section	.text.enet_wum_filter_config,"ax",%progbits
 5749              		.align	1
 5750              		.global	enet_wum_filter_config
 5751              		.syntax unified
 5752              		.thumb
 5753              		.thumb_func
 5755              	enet_wum_filter_config:
 5756              	.LVL468:
 5757              	.LFB180:
3050:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     uint32_t num = 0U;
 5758              		.loc 1 3050 1 is_stmt 1 view -0
 5759              		.cfi_startproc
 5760              		@ args = 0, pretend = 0, frame = 0
 5761              		@ frame_needed = 0, uses_anonymous_args = 0
 5762              		@ link register save eliminated.
3051:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 5763              		.loc 1 3051 5 view .LVU1784
3054:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         ENET_MAC_RWFF = pdata[num];
 5764              		.loc 1 3054 5 view .LVU1785
3054:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         ENET_MAC_RWFF = pdata[num];
 5765              		.loc 1 3054 13 is_stmt 0 view .LVU1786
 5766 0000 0023     		movs	r3, #0
3054:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         ENET_MAC_RWFF = pdata[num];
 5767              		.loc 1 3054 5 view .LVU1787
 5768 0002 04E0     		b	.L419
 5769              	.LVL469:
 5770              	.L420:
3055:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 5771              		.loc 1 3055 9 is_stmt 1 discriminator 3 view .LVU1788
ARM GAS  /tmp/ccWDJs20.s 			page 192


3055:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 5772              		.loc 1 3055 30 is_stmt 0 discriminator 3 view .LVU1789
 5773 0004 50F82310 		ldr	r1, [r0, r3, lsl #2]
3055:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     }
 5774              		.loc 1 3055 23 discriminator 3 view .LVU1790
 5775 0008 024A     		ldr	r2, .L421
 5776 000a 9162     		str	r1, [r2, #40]
3054:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         ENET_MAC_RWFF = pdata[num];
 5777              		.loc 1 3054 53 is_stmt 1 discriminator 3 view .LVU1791
3054:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         ENET_MAC_RWFF = pdata[num];
 5778              		.loc 1 3054 56 is_stmt 0 discriminator 3 view .LVU1792
 5779 000c 0133     		adds	r3, r3, #1
 5780              	.LVL470:
 5781              	.L419:
3054:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         ENET_MAC_RWFF = pdata[num];
 5782              		.loc 1 3054 19 is_stmt 1 discriminator 1 view .LVU1793
3054:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         ENET_MAC_RWFF = pdata[num];
 5783              		.loc 1 3054 5 is_stmt 0 discriminator 1 view .LVU1794
 5784 000e 072B     		cmp	r3, #7
 5785 0010 F8D9     		bls	.L420
3057:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 5786              		.loc 1 3057 1 view .LVU1795
 5787 0012 7047     		bx	lr
 5788              	.L422:
 5789              		.align	2
 5790              	.L421:
 5791 0014 00800240 		.word	1073905664
 5792              		.cfi_endproc
 5793              	.LFE180:
 5795              		.section	.text.enet_wum_feature_enable,"ax",%progbits
 5796              		.align	1
 5797              		.global	enet_wum_feature_enable
 5798              		.syntax unified
 5799              		.thumb
 5800              		.thumb_func
 5802              	enet_wum_feature_enable:
 5803              	.LVL471:
 5804              	.LFB181:
3071:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ENET_MAC_WUM |= feature;
 5805              		.loc 1 3071 1 is_stmt 1 view -0
 5806              		.cfi_startproc
 5807              		@ args = 0, pretend = 0, frame = 0
 5808              		@ frame_needed = 0, uses_anonymous_args = 0
 5809              		@ link register save eliminated.
3072:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 5810              		.loc 1 3072 5 view .LVU1797
3072:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 5811              		.loc 1 3072 18 is_stmt 0 view .LVU1798
 5812 0000 024A     		ldr	r2, .L424
 5813 0002 D36A     		ldr	r3, [r2, #44]
 5814 0004 0343     		orrs	r3, r3, r0
 5815 0006 D362     		str	r3, [r2, #44]
3073:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 5816              		.loc 1 3073 1 view .LVU1799
 5817 0008 7047     		bx	lr
 5818              	.L425:
 5819 000a 00BF     		.align	2
ARM GAS  /tmp/ccWDJs20.s 			page 193


 5820              	.L424:
 5821 000c 00800240 		.word	1073905664
 5822              		.cfi_endproc
 5823              	.LFE181:
 5825              		.section	.text.enet_wum_feature_disable,"ax",%progbits
 5826              		.align	1
 5827              		.global	enet_wum_feature_disable
 5828              		.syntax unified
 5829              		.thumb
 5830              		.thumb_func
 5832              	enet_wum_feature_disable:
 5833              	.LVL472:
 5834              	.LFB182:
3086:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ENET_MAC_WUM &= (~feature);
 5835              		.loc 1 3086 1 is_stmt 1 view -0
 5836              		.cfi_startproc
 5837              		@ args = 0, pretend = 0, frame = 0
 5838              		@ frame_needed = 0, uses_anonymous_args = 0
 5839              		@ link register save eliminated.
3087:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 5840              		.loc 1 3087 5 view .LVU1801
3087:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 5841              		.loc 1 3087 18 is_stmt 0 view .LVU1802
 5842 0000 024A     		ldr	r2, .L427
 5843 0002 D36A     		ldr	r3, [r2, #44]
 5844 0004 23EA0003 		bic	r3, r3, r0
 5845 0008 D362     		str	r3, [r2, #44]
3088:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 5846              		.loc 1 3088 1 view .LVU1803
 5847 000a 7047     		bx	lr
 5848              	.L428:
 5849              		.align	2
 5850              	.L427:
 5851 000c 00800240 		.word	1073905664
 5852              		.cfi_endproc
 5853              	.LFE182:
 5855              		.section	.text.enet_msc_counters_reset,"ax",%progbits
 5856              		.align	1
 5857              		.global	enet_msc_counters_reset
 5858              		.syntax unified
 5859              		.thumb
 5860              		.thumb_func
 5862              	enet_msc_counters_reset:
 5863              	.LFB183:
3097:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     /* reset all counters */
 5864              		.loc 1 3097 1 is_stmt 1 view -0
 5865              		.cfi_startproc
 5866              		@ args = 0, pretend = 0, frame = 0
 5867              		@ frame_needed = 0, uses_anonymous_args = 0
 5868              		@ link register save eliminated.
3099:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 5869              		.loc 1 3099 5 view .LVU1805
3099:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 5870              		.loc 1 3099 18 is_stmt 0 view .LVU1806
 5871 0000 034A     		ldr	r2, .L430
 5872 0002 D2F80031 		ldr	r3, [r2, #256]
 5873 0006 43F00103 		orr	r3, r3, #1
ARM GAS  /tmp/ccWDJs20.s 			page 194


 5874 000a C2F80031 		str	r3, [r2, #256]
3100:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 5875              		.loc 1 3100 1 view .LVU1807
 5876 000e 7047     		bx	lr
 5877              	.L431:
 5878              		.align	2
 5879              	.L430:
 5880 0010 00800240 		.word	1073905664
 5881              		.cfi_endproc
 5882              	.LFE183:
 5884              		.section	.text.enet_msc_feature_enable,"ax",%progbits
 5885              		.align	1
 5886              		.global	enet_msc_feature_enable
 5887              		.syntax unified
 5888              		.thumb
 5889              		.thumb_func
 5891              	enet_msc_feature_enable:
 5892              	.LVL473:
 5893              	.LFB184:
3113:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ENET_MSC_CTL |= feature;
 5894              		.loc 1 3113 1 is_stmt 1 view -0
 5895              		.cfi_startproc
 5896              		@ args = 0, pretend = 0, frame = 0
 5897              		@ frame_needed = 0, uses_anonymous_args = 0
 5898              		@ link register save eliminated.
3114:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 5899              		.loc 1 3114 5 view .LVU1809
3114:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 5900              		.loc 1 3114 18 is_stmt 0 view .LVU1810
 5901 0000 034A     		ldr	r2, .L433
 5902 0002 D2F80031 		ldr	r3, [r2, #256]
 5903 0006 0343     		orrs	r3, r3, r0
 5904 0008 C2F80031 		str	r3, [r2, #256]
3115:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 5905              		.loc 1 3115 1 view .LVU1811
 5906 000c 7047     		bx	lr
 5907              	.L434:
 5908 000e 00BF     		.align	2
 5909              	.L433:
 5910 0010 00800240 		.word	1073905664
 5911              		.cfi_endproc
 5912              	.LFE184:
 5914              		.section	.text.enet_msc_feature_disable,"ax",%progbits
 5915              		.align	1
 5916              		.global	enet_msc_feature_disable
 5917              		.syntax unified
 5918              		.thumb
 5919              		.thumb_func
 5921              	enet_msc_feature_disable:
 5922              	.LVL474:
 5923              	.LFB185:
3128:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ENET_MSC_CTL &= (~feature);
 5924              		.loc 1 3128 1 is_stmt 1 view -0
 5925              		.cfi_startproc
 5926              		@ args = 0, pretend = 0, frame = 0
 5927              		@ frame_needed = 0, uses_anonymous_args = 0
 5928              		@ link register save eliminated.
ARM GAS  /tmp/ccWDJs20.s 			page 195


3129:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 5929              		.loc 1 3129 5 view .LVU1813
3129:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 5930              		.loc 1 3129 18 is_stmt 0 view .LVU1814
 5931 0000 034A     		ldr	r2, .L436
 5932 0002 D2F80031 		ldr	r3, [r2, #256]
 5933 0006 23EA0003 		bic	r3, r3, r0
 5934 000a C2F80031 		str	r3, [r2, #256]
3130:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 5935              		.loc 1 3130 1 view .LVU1815
 5936 000e 7047     		bx	lr
 5937              	.L437:
 5938              		.align	2
 5939              	.L436:
 5940 0010 00800240 		.word	1073905664
 5941              		.cfi_endproc
 5942              	.LFE185:
 5944              		.section	.text.enet_msc_counters_preset_config,"ax",%progbits
 5945              		.align	1
 5946              		.global	enet_msc_counters_preset_config
 5947              		.syntax unified
 5948              		.thumb
 5949              		.thumb_func
 5951              	enet_msc_counters_preset_config:
 5952              	.LVL475:
 5953              	.LFB186:
3143:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ENET_MSC_CTL &= ENET_MSC_PRESET_MASK;
 5954              		.loc 1 3143 1 is_stmt 1 view -0
 5955              		.cfi_startproc
 5956              		@ args = 0, pretend = 0, frame = 0
 5957              		@ frame_needed = 0, uses_anonymous_args = 0
 5958              		@ link register save eliminated.
3144:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ENET_MSC_CTL |= (uint32_t)mode;
 5959              		.loc 1 3144 5 view .LVU1817
3144:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ENET_MSC_CTL |= (uint32_t)mode;
 5960              		.loc 1 3144 18 is_stmt 0 view .LVU1818
 5961 0000 064B     		ldr	r3, .L439
 5962 0002 D3F80011 		ldr	r1, [r3, #256]
 5963 0006 21F03001 		bic	r1, r1, #48
 5964 000a C3F80011 		str	r1, [r3, #256]
3145:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 5965              		.loc 1 3145 5 is_stmt 1 view .LVU1819
3145:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 5966              		.loc 1 3145 18 is_stmt 0 view .LVU1820
 5967 000e D3F80021 		ldr	r2, [r3, #256]
 5968 0012 0243     		orrs	r2, r2, r0
 5969 0014 C3F80021 		str	r2, [r3, #256]
3146:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 5970              		.loc 1 3146 1 view .LVU1821
 5971 0018 7047     		bx	lr
 5972              	.L440:
 5973 001a 00BF     		.align	2
 5974              	.L439:
 5975 001c 00800240 		.word	1073905664
 5976              		.cfi_endproc
 5977              	.LFE186:
 5979              		.section	.text.enet_msc_counters_get,"ax",%progbits
ARM GAS  /tmp/ccWDJs20.s 			page 196


 5980              		.align	1
 5981              		.global	enet_msc_counters_get
 5982              		.syntax unified
 5983              		.thumb
 5984              		.thumb_func
 5986              	enet_msc_counters_get:
 5987              	.LVL476:
 5988              	.LFB187:
3162:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     uint32_t reval;
 5989              		.loc 1 3162 1 is_stmt 1 view -0
 5990              		.cfi_startproc
 5991              		@ args = 0, pretend = 0, frame = 0
 5992              		@ frame_needed = 0, uses_anonymous_args = 0
 5993              		@ link register save eliminated.
3163:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 5994              		.loc 1 3163 5 view .LVU1823
3165:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 5995              		.loc 1 3165 5 view .LVU1824
3165:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 5996              		.loc 1 3165 13 is_stmt 0 view .LVU1825
 5997 0000 00F18040 		add	r0, r0, #1073741824
 5998              	.LVL477:
3165:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 5999              		.loc 1 3165 13 view .LVU1826
 6000 0004 00F52030 		add	r0, r0, #163840
3165:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 6001              		.loc 1 3165 11 view .LVU1827
 6002 0008 0068     		ldr	r0, [r0]
 6003              	.LVL478:
3167:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 6004              		.loc 1 3167 5 is_stmt 1 view .LVU1828
3168:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 6005              		.loc 1 3168 1 is_stmt 0 view .LVU1829
 6006 000a 7047     		bx	lr
 6007              		.cfi_endproc
 6008              	.LFE187:
 6010              		.section	.text.enet_ptp_feature_enable,"ax",%progbits
 6011              		.align	1
 6012              		.global	enet_ptp_feature_enable
 6013              		.syntax unified
 6014              		.thumb
 6015              		.thumb_func
 6017              	enet_ptp_feature_enable:
 6018              	.LVL479:
 6019              	.LFB188:
3185:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ENET_PTP_TSCTL |= feature;
 6020              		.loc 1 3185 1 is_stmt 1 view -0
 6021              		.cfi_startproc
 6022              		@ args = 0, pretend = 0, frame = 0
 6023              		@ frame_needed = 0, uses_anonymous_args = 0
 6024              		@ link register save eliminated.
3186:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 6025              		.loc 1 3186 5 view .LVU1831
3186:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 6026              		.loc 1 3186 20 is_stmt 0 view .LVU1832
 6027 0000 034A     		ldr	r2, .L443
 6028 0002 D2F80037 		ldr	r3, [r2, #1792]
ARM GAS  /tmp/ccWDJs20.s 			page 197


 6029 0006 0343     		orrs	r3, r3, r0
 6030 0008 C2F80037 		str	r3, [r2, #1792]
3187:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 6031              		.loc 1 3187 1 view .LVU1833
 6032 000c 7047     		bx	lr
 6033              	.L444:
 6034 000e 00BF     		.align	2
 6035              	.L443:
 6036 0010 00800240 		.word	1073905664
 6037              		.cfi_endproc
 6038              	.LFE188:
 6040              		.section	.text.enet_ptp_feature_disable,"ax",%progbits
 6041              		.align	1
 6042              		.global	enet_ptp_feature_disable
 6043              		.syntax unified
 6044              		.thumb
 6045              		.thumb_func
 6047              	enet_ptp_feature_disable:
 6048              	.LVL480:
 6049              	.LFB189:
3204:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ENET_PTP_TSCTL &= ~feature;
 6050              		.loc 1 3204 1 is_stmt 1 view -0
 6051              		.cfi_startproc
 6052              		@ args = 0, pretend = 0, frame = 0
 6053              		@ frame_needed = 0, uses_anonymous_args = 0
 6054              		@ link register save eliminated.
3205:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 6055              		.loc 1 3205 5 view .LVU1835
3205:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 6056              		.loc 1 3205 20 is_stmt 0 view .LVU1836
 6057 0000 034A     		ldr	r2, .L446
 6058 0002 D2F80037 		ldr	r3, [r2, #1792]
 6059 0006 23EA0003 		bic	r3, r3, r0
 6060 000a C2F80037 		str	r3, [r2, #1792]
3206:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 6061              		.loc 1 3206 1 view .LVU1837
 6062 000e 7047     		bx	lr
 6063              	.L447:
 6064              		.align	2
 6065              	.L446:
 6066 0010 00800240 		.word	1073905664
 6067              		.cfi_endproc
 6068              	.LFE189:
 6070              		.section	.text.enet_ptp_timestamp_function_config,"ax",%progbits
 6071              		.align	1
 6072              		.global	enet_ptp_timestamp_function_config
 6073              		.syntax unified
 6074              		.thumb
 6075              		.thumb_func
 6077              	enet_ptp_timestamp_function_config:
 6078              	.LVL481:
 6079              	.LFB190:
3234:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     uint32_t temp_config = 0U, temp_state = 0U;
 6080              		.loc 1 3234 1 is_stmt 1 view -0
 6081              		.cfi_startproc
 6082              		@ args = 0, pretend = 0, frame = 0
 6083              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/ccWDJs20.s 			page 198


 6084              		@ link register save eliminated.
3235:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     uint32_t timeout = 0U;
 6085              		.loc 1 3235 5 view .LVU1839
3236:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ErrStatus enet_state = SUCCESS;
 6086              		.loc 1 3236 5 view .LVU1840
3237:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 6087              		.loc 1 3237 5 view .LVU1841
3239:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     case ENET_CKNT_ORDINARY:
 6088              		.loc 1 3239 5 view .LVU1842
 6089 0000 0828     		cmp	r0, #8
 6090 0002 59D0     		beq	.L460
 6091 0004 0FDD     		ble	.L466
 6092 0006 2028     		cmp	r0, #32
 6093 0008 3FD0     		beq	.L462
 6094 000a 26DA     		bge	.L467
 6095              	.L453:
3287:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         if(RESET != ((uint32_t)func & BIT(31))) {
 6096              		.loc 1 3287 9 view .LVU1843
3287:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         if(RESET != ((uint32_t)func & BIT(31))) {
 6097              		.loc 1 3287 21 is_stmt 0 view .LVU1844
 6098 000c 20F00042 		bic	r2, r0, #-2147483648
 6099              	.LVL482:
3288:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             ENET_PTP_TSCTL |= temp_config;
 6100              		.loc 1 3288 9 is_stmt 1 view .LVU1845
3288:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             ENET_PTP_TSCTL |= temp_config;
 6101              		.loc 1 3288 11 is_stmt 0 view .LVU1846
 6102 0010 0028     		cmp	r0, #0
 6103 0012 68DB     		blt	.L468
3291:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         }
 6104              		.loc 1 3291 13 is_stmt 1 view .LVU1847
3291:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         }
 6105              		.loc 1 3291 28 is_stmt 0 view .LVU1848
 6106 0014 3B49     		ldr	r1, .L470
 6107 0016 D1F80037 		ldr	r3, [r1, #1792]
 6108 001a 23EA0203 		bic	r3, r3, r2
 6109 001e C1F80037 		str	r3, [r1, #1792]
3237:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 6110              		.loc 1 3237 15 view .LVU1849
 6111 0022 0120     		movs	r0, #1
 6112              	.LVL483:
3237:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 6113              		.loc 1 3237 15 view .LVU1850
 6114 0024 7047     		bx	lr
 6115              	.LVL484:
 6116              	.L466:
3239:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     case ENET_CKNT_ORDINARY:
 6117              		.loc 1 3239 5 view .LVU1851
 6118 0026 F0B1     		cbz	r0, .L451
 6119 0028 0428     		cmp	r0, #4
 6120 002a EFD1     		bne	.L453
 6121 002c 0023     		movs	r3, #0
 6122              	.LVL485:
 6123              	.L452:
3275:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             temp_state = ENET_PTP_TSCTL & ENET_PTP_TSCTL_TMSSTI;
 6124              		.loc 1 3275 9 is_stmt 1 discriminator 2 view .LVU1852
3276:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             timeout++;
 6125              		.loc 1 3276 13 discriminator 2 view .LVU1853
ARM GAS  /tmp/ccWDJs20.s 			page 199


3276:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             timeout++;
 6126              		.loc 1 3276 26 is_stmt 0 discriminator 2 view .LVU1854
 6127 002e 354A     		ldr	r2, .L470
 6128 0030 D2F80027 		ldr	r2, [r2, #1792]
 6129              	.LVL486:
3277:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         } while((RESET != temp_state) && (timeout < ENET_DELAY_TO));
 6130              		.loc 1 3277 13 is_stmt 1 discriminator 2 view .LVU1855
3277:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         } while((RESET != temp_state) && (timeout < ENET_DELAY_TO));
 6131              		.loc 1 3277 20 is_stmt 0 discriminator 2 view .LVU1856
 6132 0034 0133     		adds	r3, r3, #1
 6133              	.LVL487:
3278:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* return ERROR due to timeout */
 6134              		.loc 1 3278 16 is_stmt 1 discriminator 2 view .LVU1857
3278:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* return ERROR due to timeout */
 6135              		.loc 1 3278 9 is_stmt 0 discriminator 2 view .LVU1858
 6136 0036 12F0040F 		tst	r2, #4
 6137 003a 02D0     		beq	.L458
3278:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* return ERROR due to timeout */
 6138              		.loc 1 3278 39 discriminator 1 view .LVU1859
 6139 003c 324A     		ldr	r2, .L470+4
 6140              	.LVL488:
3278:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* return ERROR due to timeout */
 6141              		.loc 1 3278 39 discriminator 1 view .LVU1860
 6142 003e 9342     		cmp	r3, r2
 6143 0040 F5D9     		bls	.L452
 6144              	.L458:
3280:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             enet_state = ERROR;
 6145              		.loc 1 3280 9 is_stmt 1 view .LVU1861
3280:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             enet_state = ERROR;
 6146              		.loc 1 3280 11 is_stmt 0 view .LVU1862
 6147 0042 324A     		ldr	r2, .L470+8
 6148 0044 9342     		cmp	r3, r2
 6149 0046 5AD0     		beq	.L465
3283:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         }
 6150              		.loc 1 3283 13 is_stmt 1 view .LVU1863
3283:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         }
 6151              		.loc 1 3283 28 is_stmt 0 view .LVU1864
 6152 0048 2E4A     		ldr	r2, .L470
 6153 004a D2F80037 		ldr	r3, [r2, #1792]
 6154              	.LVL489:
3283:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         }
 6155              		.loc 1 3283 28 view .LVU1865
 6156 004e 43F00403 		orr	r3, r3, #4
 6157 0052 C2F80037 		str	r3, [r2, #1792]
3237:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 6158              		.loc 1 3237 15 view .LVU1866
 6159 0056 0120     		movs	r0, #1
 6160              	.LVL490:
3237:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 6161              		.loc 1 3237 15 view .LVU1867
 6162 0058 7047     		bx	lr
 6163              	.LVL491:
 6164              	.L467:
3239:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     case ENET_CKNT_ORDINARY:
 6165              		.loc 1 3239 5 view .LVU1868
 6166 005a B0F5003F 		cmp	r0, #131072
 6167 005e 02D0     		beq	.L451
ARM GAS  /tmp/ccWDJs20.s 			page 200


 6168 0060 B0F5403F 		cmp	r0, #196608
 6169 0064 0DD1     		bne	.L469
 6170              	.L451:
3244:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         ENET_PTP_TSCTL |= (uint32_t)func;
 6171              		.loc 1 3244 9 is_stmt 1 view .LVU1869
3244:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         ENET_PTP_TSCTL |= (uint32_t)func;
 6172              		.loc 1 3244 24 is_stmt 0 view .LVU1870
 6173 0066 274B     		ldr	r3, .L470
 6174 0068 D3F80027 		ldr	r2, [r3, #1792]
 6175 006c 22F44032 		bic	r2, r2, #196608
 6176 0070 C3F80027 		str	r2, [r3, #1792]
3245:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         break;
 6177              		.loc 1 3245 9 is_stmt 1 view .LVU1871
3245:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         break;
 6178              		.loc 1 3245 24 is_stmt 0 view .LVU1872
 6179 0074 D3F80027 		ldr	r2, [r3, #1792]
 6180 0078 1043     		orrs	r0, r0, r2
 6181              	.LVL492:
3245:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         break;
 6182              		.loc 1 3245 24 view .LVU1873
 6183 007a C3F80007 		str	r0, [r3, #1792]
3246:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     case ENET_PTP_ADDEND_UPDATE:
 6184              		.loc 1 3246 9 is_stmt 1 view .LVU1874
3237:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 6185              		.loc 1 3237 15 is_stmt 0 view .LVU1875
 6186 007e 0120     		movs	r0, #1
3246:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     case ENET_PTP_ADDEND_UPDATE:
 6187              		.loc 1 3246 9 view .LVU1876
 6188 0080 7047     		bx	lr
 6189              	.LVL493:
 6190              	.L469:
3239:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     case ENET_CKNT_ORDINARY:
 6191              		.loc 1 3239 5 view .LVU1877
 6192 0082 B0F5803F 		cmp	r0, #65536
 6193 0086 EED0     		beq	.L451
 6194 0088 C0E7     		b	.L453
 6195              	.L462:
3239:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     case ENET_CKNT_ORDINARY:
 6196              		.loc 1 3239 5 view .LVU1878
 6197 008a 0023     		movs	r3, #0
 6198              	.LVL494:
 6199              	.L454:
3249:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             temp_state = ENET_PTP_TSCTL & ENET_PTP_TSCTL_TMSARU;
 6200              		.loc 1 3249 9 is_stmt 1 discriminator 2 view .LVU1879
3250:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             timeout++;
 6201              		.loc 1 3250 13 discriminator 2 view .LVU1880
3250:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             timeout++;
 6202              		.loc 1 3250 26 is_stmt 0 discriminator 2 view .LVU1881
 6203 008c 1D4A     		ldr	r2, .L470
 6204 008e D2F80027 		ldr	r2, [r2, #1792]
 6205              	.LVL495:
3251:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         } while((RESET != temp_state) && (timeout < ENET_DELAY_TO));
 6206              		.loc 1 3251 13 is_stmt 1 discriminator 2 view .LVU1882
3251:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         } while((RESET != temp_state) && (timeout < ENET_DELAY_TO));
 6207              		.loc 1 3251 20 is_stmt 0 discriminator 2 view .LVU1883
 6208 0092 0133     		adds	r3, r3, #1
 6209              	.LVL496:
ARM GAS  /tmp/ccWDJs20.s 			page 201


3252:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* return ERROR due to timeout */
 6210              		.loc 1 3252 16 is_stmt 1 discriminator 2 view .LVU1884
3252:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* return ERROR due to timeout */
 6211              		.loc 1 3252 9 is_stmt 0 discriminator 2 view .LVU1885
 6212 0094 12F0200F 		tst	r2, #32
 6213 0098 02D0     		beq	.L456
3252:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* return ERROR due to timeout */
 6214              		.loc 1 3252 39 discriminator 1 view .LVU1886
 6215 009a 1B4A     		ldr	r2, .L470+4
 6216              	.LVL497:
3252:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* return ERROR due to timeout */
 6217              		.loc 1 3252 39 discriminator 1 view .LVU1887
 6218 009c 9342     		cmp	r3, r2
 6219 009e F5D9     		bls	.L454
 6220              	.L456:
3254:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             enet_state = ERROR;
 6221              		.loc 1 3254 9 is_stmt 1 view .LVU1888
3254:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             enet_state = ERROR;
 6222              		.loc 1 3254 11 is_stmt 0 view .LVU1889
 6223 00a0 1A4A     		ldr	r2, .L470+8
 6224 00a2 9342     		cmp	r3, r2
 6225 00a4 27D0     		beq	.L463
3257:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         }
 6226              		.loc 1 3257 13 is_stmt 1 view .LVU1890
3257:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         }
 6227              		.loc 1 3257 28 is_stmt 0 view .LVU1891
 6228 00a6 174A     		ldr	r2, .L470
 6229 00a8 D2F80037 		ldr	r3, [r2, #1792]
 6230              	.LVL498:
3257:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         }
 6231              		.loc 1 3257 28 view .LVU1892
 6232 00ac 43F02003 		orr	r3, r3, #32
 6233 00b0 C2F80037 		str	r3, [r2, #1792]
3237:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 6234              		.loc 1 3237 15 view .LVU1893
 6235 00b4 0120     		movs	r0, #1
 6236              	.LVL499:
3237:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 6237              		.loc 1 3237 15 view .LVU1894
 6238 00b6 7047     		bx	lr
 6239              	.LVL500:
 6240              	.L460:
3239:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     case ENET_CKNT_ORDINARY:
 6241              		.loc 1 3239 5 view .LVU1895
 6242 00b8 0023     		movs	r3, #0
 6243              	.LVL501:
 6244              	.L449:
3262:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             temp_state = ENET_PTP_TSCTL & (ENET_PTP_TSCTL_TMSSTU | ENET_PTP_TSCTL_TMSSTI);
 6245              		.loc 1 3262 9 is_stmt 1 discriminator 2 view .LVU1896
3263:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             timeout++;
 6246              		.loc 1 3263 13 discriminator 2 view .LVU1897
3263:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             timeout++;
 6247              		.loc 1 3263 26 is_stmt 0 discriminator 2 view .LVU1898
 6248 00ba 124A     		ldr	r2, .L470
 6249 00bc D2F80027 		ldr	r2, [r2, #1792]
 6250              	.LVL502:
3264:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         } while((RESET != temp_state) && (timeout < ENET_DELAY_TO));
ARM GAS  /tmp/ccWDJs20.s 			page 202


 6251              		.loc 1 3264 13 is_stmt 1 discriminator 2 view .LVU1899
3264:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         } while((RESET != temp_state) && (timeout < ENET_DELAY_TO));
 6252              		.loc 1 3264 20 is_stmt 0 discriminator 2 view .LVU1900
 6253 00c0 0133     		adds	r3, r3, #1
 6254              	.LVL503:
3265:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* return ERROR due to timeout */
 6255              		.loc 1 3265 16 is_stmt 1 discriminator 2 view .LVU1901
3265:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* return ERROR due to timeout */
 6256              		.loc 1 3265 9 is_stmt 0 discriminator 2 view .LVU1902
 6257 00c2 12F00C0F 		tst	r2, #12
 6258 00c6 02D0     		beq	.L457
3265:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* return ERROR due to timeout */
 6259              		.loc 1 3265 39 discriminator 1 view .LVU1903
 6260 00c8 0F4A     		ldr	r2, .L470+4
 6261              	.LVL504:
3265:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         /* return ERROR due to timeout */
 6262              		.loc 1 3265 39 discriminator 1 view .LVU1904
 6263 00ca 9342     		cmp	r3, r2
 6264 00cc F5D9     		bls	.L449
 6265              	.L457:
3267:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             enet_state = ERROR;
 6266              		.loc 1 3267 9 is_stmt 1 view .LVU1905
3267:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****             enet_state = ERROR;
 6267              		.loc 1 3267 11 is_stmt 0 view .LVU1906
 6268 00ce 0F4A     		ldr	r2, .L470+8
 6269 00d0 9342     		cmp	r3, r2
 6270 00d2 12D0     		beq	.L464
3270:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         }
 6271              		.loc 1 3270 13 is_stmt 1 view .LVU1907
3270:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         }
 6272              		.loc 1 3270 28 is_stmt 0 view .LVU1908
 6273 00d4 0B4A     		ldr	r2, .L470
 6274 00d6 D2F80037 		ldr	r3, [r2, #1792]
 6275              	.LVL505:
3270:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         }
 6276              		.loc 1 3270 28 view .LVU1909
 6277 00da 43F00803 		orr	r3, r3, #8
 6278 00de C2F80037 		str	r3, [r2, #1792]
3237:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 6279              		.loc 1 3237 15 view .LVU1910
 6280 00e2 0120     		movs	r0, #1
 6281              	.LVL506:
3237:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 6282              		.loc 1 3237 15 view .LVU1911
 6283 00e4 7047     		bx	lr
 6284              	.LVL507:
 6285              	.L468:
3289:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         } else {
 6286              		.loc 1 3289 13 is_stmt 1 view .LVU1912
3289:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         } else {
 6287              		.loc 1 3289 28 is_stmt 0 view .LVU1913
 6288 00e6 0749     		ldr	r1, .L470
 6289 00e8 D1F80037 		ldr	r3, [r1, #1792]
 6290 00ec 1343     		orrs	r3, r3, r2
 6291 00ee C1F80037 		str	r3, [r1, #1792]
3237:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 6292              		.loc 1 3237 15 view .LVU1914
ARM GAS  /tmp/ccWDJs20.s 			page 203


 6293 00f2 0120     		movs	r0, #1
 6294              	.LVL508:
3237:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 6295              		.loc 1 3237 15 view .LVU1915
 6296 00f4 7047     		bx	lr
 6297              	.LVL509:
 6298              	.L463:
3255:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         } else {
 6299              		.loc 1 3255 24 view .LVU1916
 6300 00f6 0020     		movs	r0, #0
 6301              	.LVL510:
3255:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         } else {
 6302              		.loc 1 3255 24 view .LVU1917
 6303 00f8 7047     		bx	lr
 6304              	.LVL511:
 6305              	.L464:
3268:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         } else {
 6306              		.loc 1 3268 24 view .LVU1918
 6307 00fa 0020     		movs	r0, #0
 6308              	.LVL512:
3268:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         } else {
 6309              		.loc 1 3268 24 view .LVU1919
 6310 00fc 7047     		bx	lr
 6311              	.LVL513:
 6312              	.L465:
3281:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****         } else {
 6313              		.loc 1 3281 24 view .LVU1920
 6314 00fe 0020     		movs	r0, #0
 6315              	.LVL514:
3296:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 6316              		.loc 1 3296 5 is_stmt 1 view .LVU1921
3297:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 6317              		.loc 1 3297 1 is_stmt 0 view .LVU1922
 6318 0100 7047     		bx	lr
 6319              	.L471:
 6320 0102 00BF     		.align	2
 6321              	.L470:
 6322 0104 00800240 		.word	1073905664
 6323 0108 FEFF0400 		.word	327678
 6324 010c FFFF0400 		.word	327679
 6325              		.cfi_endproc
 6326              	.LFE190:
 6328              		.section	.text.enet_ptp_subsecond_increment_config,"ax",%progbits
 6329              		.align	1
 6330              		.global	enet_ptp_subsecond_increment_config
 6331              		.syntax unified
 6332              		.thumb
 6333              		.thumb_func
 6335              	enet_ptp_subsecond_increment_config:
 6336              	.LVL515:
 6337              	.LFB191:
3306:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ENET_PTP_SSINC = PTP_SSINC_STMSSI(subsecond);
 6338              		.loc 1 3306 1 is_stmt 1 view -0
 6339              		.cfi_startproc
 6340              		@ args = 0, pretend = 0, frame = 0
 6341              		@ frame_needed = 0, uses_anonymous_args = 0
 6342              		@ link register save eliminated.
ARM GAS  /tmp/ccWDJs20.s 			page 204


3307:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 6343              		.loc 1 3307 5 view .LVU1924
3307:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 6344              		.loc 1 3307 22 is_stmt 0 view .LVU1925
 6345 0000 C0B2     		uxtb	r0, r0
 6346              	.LVL516:
3307:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 6347              		.loc 1 3307 20 view .LVU1926
 6348 0002 024B     		ldr	r3, .L473
 6349 0004 C3F80407 		str	r0, [r3, #1796]
3308:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 6350              		.loc 1 3308 1 view .LVU1927
 6351 0008 7047     		bx	lr
 6352              	.L474:
 6353 000a 00BF     		.align	2
 6354              	.L473:
 6355 000c 00800240 		.word	1073905664
 6356              		.cfi_endproc
 6357              	.LFE191:
 6359              		.section	.text.enet_ptp_timestamp_addend_config,"ax",%progbits
 6360              		.align	1
 6361              		.global	enet_ptp_timestamp_addend_config
 6362              		.syntax unified
 6363              		.thumb
 6364              		.thumb_func
 6366              	enet_ptp_timestamp_addend_config:
 6367              	.LVL517:
 6368              	.LFB192:
3317:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ENET_PTP_TSADDEND = add;
 6369              		.loc 1 3317 1 is_stmt 1 view -0
 6370              		.cfi_startproc
 6371              		@ args = 0, pretend = 0, frame = 0
 6372              		@ frame_needed = 0, uses_anonymous_args = 0
 6373              		@ link register save eliminated.
3318:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 6374              		.loc 1 3318 5 view .LVU1929
3318:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 6375              		.loc 1 3318 23 is_stmt 0 view .LVU1930
 6376 0000 014B     		ldr	r3, .L476
 6377 0002 C3F81807 		str	r0, [r3, #1816]
3319:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 6378              		.loc 1 3319 1 view .LVU1931
 6379 0006 7047     		bx	lr
 6380              	.L477:
 6381              		.align	2
 6382              	.L476:
 6383 0008 00800240 		.word	1073905664
 6384              		.cfi_endproc
 6385              	.LFE192:
 6387              		.section	.text.enet_ptp_timestamp_update_config,"ax",%progbits
 6388              		.align	1
 6389              		.global	enet_ptp_timestamp_update_config
 6390              		.syntax unified
 6391              		.thumb
 6392              		.thumb_func
 6394              	enet_ptp_timestamp_update_config:
 6395              	.LVL518:
ARM GAS  /tmp/ccWDJs20.s 			page 205


 6396              	.LFB193:
3334:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ENET_PTP_TSUH = second;
 6397              		.loc 1 3334 1 is_stmt 1 view -0
 6398              		.cfi_startproc
 6399              		@ args = 0, pretend = 0, frame = 0
 6400              		@ frame_needed = 0, uses_anonymous_args = 0
 6401              		@ link register save eliminated.
3335:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ENET_PTP_TSUL = sign | PTP_TSUL_TMSUSS(subsecond);
 6402              		.loc 1 3335 5 view .LVU1933
3335:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ENET_PTP_TSUL = sign | PTP_TSUL_TMSUSS(subsecond);
 6403              		.loc 1 3335 19 is_stmt 0 view .LVU1934
 6404 0000 044B     		ldr	r3, .L479
 6405 0002 C3F81017 		str	r1, [r3, #1808]
3336:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 6406              		.loc 1 3336 5 is_stmt 1 view .LVU1935
3336:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 6407              		.loc 1 3336 28 is_stmt 0 view .LVU1936
 6408 0006 22F00042 		bic	r2, r2, #-2147483648
 6409              	.LVL519:
3336:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 6410              		.loc 1 3336 26 view .LVU1937
 6411 000a 0243     		orrs	r2, r2, r0
3336:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 6412              		.loc 1 3336 19 view .LVU1938
 6413 000c C3F81427 		str	r2, [r3, #1812]
3337:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 6414              		.loc 1 3337 1 view .LVU1939
 6415 0010 7047     		bx	lr
 6416              	.L480:
 6417 0012 00BF     		.align	2
 6418              	.L479:
 6419 0014 00800240 		.word	1073905664
 6420              		.cfi_endproc
 6421              	.LFE193:
 6423              		.section	.text.enet_ptp_expected_time_config,"ax",%progbits
 6424              		.align	1
 6425              		.global	enet_ptp_expected_time_config
 6426              		.syntax unified
 6427              		.thumb
 6428              		.thumb_func
 6430              	enet_ptp_expected_time_config:
 6431              	.LVL520:
 6432              	.LFB194:
3347:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ENET_PTP_ETH = second;
 6433              		.loc 1 3347 1 is_stmt 1 view -0
 6434              		.cfi_startproc
 6435              		@ args = 0, pretend = 0, frame = 0
 6436              		@ frame_needed = 0, uses_anonymous_args = 0
 6437              		@ link register save eliminated.
3348:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ENET_PTP_ETL = nanosecond;
 6438              		.loc 1 3348 5 view .LVU1941
3348:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ENET_PTP_ETL = nanosecond;
 6439              		.loc 1 3348 18 is_stmt 0 view .LVU1942
 6440 0000 024B     		ldr	r3, .L482
 6441 0002 C3F81C07 		str	r0, [r3, #1820]
3349:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 6442              		.loc 1 3349 5 is_stmt 1 view .LVU1943
ARM GAS  /tmp/ccWDJs20.s 			page 206


3349:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 6443              		.loc 1 3349 18 is_stmt 0 view .LVU1944
 6444 0006 C3F82017 		str	r1, [r3, #1824]
3350:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 6445              		.loc 1 3350 1 view .LVU1945
 6446 000a 7047     		bx	lr
 6447              	.L483:
 6448              		.align	2
 6449              	.L482:
 6450 000c 00800240 		.word	1073905664
 6451              		.cfi_endproc
 6452              	.LFE194:
 6454              		.section	.text.enet_ptp_system_time_get,"ax",%progbits
 6455              		.align	1
 6456              		.global	enet_ptp_system_time_get
 6457              		.syntax unified
 6458              		.thumb
 6459              		.thumb_func
 6461              	enet_ptp_system_time_get:
 6462              	.LVL521:
 6463              	.LFB195:
3364:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     uint32_t temp_sec = 0U, temp_subs = 0U;
 6464              		.loc 1 3364 1 is_stmt 1 view -0
 6465              		.cfi_startproc
 6466              		@ args = 0, pretend = 0, frame = 0
 6467              		@ frame_needed = 0, uses_anonymous_args = 0
 6468              		@ link register save eliminated.
3365:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 6469              		.loc 1 3365 5 view .LVU1947
3368:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     temp_subs = (uint32_t)ENET_PTP_TSL;
 6470              		.loc 1 3368 5 view .LVU1948
3368:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     temp_subs = (uint32_t)ENET_PTP_TSL;
 6471              		.loc 1 3368 14 is_stmt 0 view .LVU1949
 6472 0000 054B     		ldr	r3, .L485
 6473 0002 D3F80827 		ldr	r2, [r3, #1800]
 6474              	.LVL522:
3369:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 6475              		.loc 1 3369 5 is_stmt 1 view .LVU1950
3369:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 6476              		.loc 1 3369 15 is_stmt 0 view .LVU1951
 6477 0006 D3F80C37 		ldr	r3, [r3, #1804]
 6478              	.LVL523:
3372:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     systime_struct->subsecond = GET_PTP_TSL_STMSS(temp_subs);
 6479              		.loc 1 3372 5 is_stmt 1 view .LVU1952
3372:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     systime_struct->subsecond = GET_PTP_TSL_STMSS(temp_subs);
 6480              		.loc 1 3372 28 is_stmt 0 view .LVU1953
 6481 000a 0260     		str	r2, [r0]
3373:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     systime_struct->sign = GET_PTP_TSL_STS(temp_subs);
 6482              		.loc 1 3373 5 is_stmt 1 view .LVU1954
3373:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     systime_struct->sign = GET_PTP_TSL_STS(temp_subs);
 6483              		.loc 1 3373 33 is_stmt 0 view .LVU1955
 6484 000c 23F00042 		bic	r2, r3, #-2147483648
 6485              	.LVL524:
3373:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     systime_struct->sign = GET_PTP_TSL_STS(temp_subs);
 6486              		.loc 1 3373 31 view .LVU1956
 6487 0010 4260     		str	r2, [r0, #4]
3374:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
ARM GAS  /tmp/ccWDJs20.s 			page 207


 6488              		.loc 1 3374 5 is_stmt 1 view .LVU1957
3374:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 6489              		.loc 1 3374 28 is_stmt 0 view .LVU1958
 6490 0012 DB0F     		lsrs	r3, r3, #31
 6491              	.LVL525:
3374:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 6492              		.loc 1 3374 26 view .LVU1959
 6493 0014 8360     		str	r3, [r0, #8]
3375:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 6494              		.loc 1 3375 1 view .LVU1960
 6495 0016 7047     		bx	lr
 6496              	.L486:
 6497              		.align	2
 6498              	.L485:
 6499 0018 00800240 		.word	1073905664
 6500              		.cfi_endproc
 6501              	.LFE195:
 6503              		.section	.text.enet_ptp_pps_output_frequency_config,"ax",%progbits
 6504              		.align	1
 6505              		.global	enet_ptp_pps_output_frequency_config
 6506              		.syntax unified
 6507              		.thumb
 6508              		.thumb_func
 6510              	enet_ptp_pps_output_frequency_config:
 6511              	.LVL526:
 6512              	.LFB196:
3401:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     ENET_PTP_PPSCTL = freq;
 6513              		.loc 1 3401 1 is_stmt 1 view -0
 6514              		.cfi_startproc
 6515              		@ args = 0, pretend = 0, frame = 0
 6516              		@ frame_needed = 0, uses_anonymous_args = 0
 6517              		@ link register save eliminated.
3402:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 6518              		.loc 1 3402 5 view .LVU1962
3402:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 6519              		.loc 1 3402 21 is_stmt 0 view .LVU1963
 6520 0000 014B     		ldr	r3, .L488
 6521 0002 C3F82C07 		str	r0, [r3, #1836]
3403:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 6522              		.loc 1 3403 1 view .LVU1964
 6523 0006 7047     		bx	lr
 6524              	.L489:
 6525              		.align	2
 6526              	.L488:
 6527 0008 00800240 		.word	1073905664
 6528              		.cfi_endproc
 6529              	.LFE196:
 6531              		.section	.text.enet_initpara_reset,"ax",%progbits
 6532              		.align	1
 6533              		.global	enet_initpara_reset
 6534              		.syntax unified
 6535              		.thumb
 6536              		.thumb_func
 6538              	enet_initpara_reset:
 6539              	.LFB197:
3412:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     enet_initpara.option_enable = 0U;
 6540              		.loc 1 3412 1 is_stmt 1 view -0
ARM GAS  /tmp/ccWDJs20.s 			page 208


 6541              		.cfi_startproc
 6542              		@ args = 0, pretend = 0, frame = 0
 6543              		@ frame_needed = 0, uses_anonymous_args = 0
 6544              		@ link register save eliminated.
3413:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     enet_initpara.forward_frame = 0U;
 6545              		.loc 1 3413 5 view .LVU1966
3413:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     enet_initpara.forward_frame = 0U;
 6546              		.loc 1 3413 33 is_stmt 0 view .LVU1967
 6547 0000 084B     		ldr	r3, .L491
 6548 0002 0022     		movs	r2, #0
 6549 0004 1A60     		str	r2, [r3]
3414:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     enet_initpara.dmabus_mode = 0U;
 6550              		.loc 1 3414 5 is_stmt 1 view .LVU1968
3414:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     enet_initpara.dmabus_mode = 0U;
 6551              		.loc 1 3414 33 is_stmt 0 view .LVU1969
 6552 0006 5A60     		str	r2, [r3, #4]
3415:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     enet_initpara.dma_maxburst = 0U;
 6553              		.loc 1 3415 5 is_stmt 1 view .LVU1970
3415:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     enet_initpara.dma_maxburst = 0U;
 6554              		.loc 1 3415 31 is_stmt 0 view .LVU1971
 6555 0008 9A60     		str	r2, [r3, #8]
3416:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     enet_initpara.dma_arbitration = 0U;
 6556              		.loc 1 3416 5 is_stmt 1 view .LVU1972
3416:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     enet_initpara.dma_arbitration = 0U;
 6557              		.loc 1 3416 32 is_stmt 0 view .LVU1973
 6558 000a DA60     		str	r2, [r3, #12]
3417:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     enet_initpara.store_forward_mode = 0U;
 6559              		.loc 1 3417 5 is_stmt 1 view .LVU1974
3417:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     enet_initpara.store_forward_mode = 0U;
 6560              		.loc 1 3417 35 is_stmt 0 view .LVU1975
 6561 000c 1A61     		str	r2, [r3, #16]
3418:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     enet_initpara.dma_function = 0U;
 6562              		.loc 1 3418 5 is_stmt 1 view .LVU1976
3418:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     enet_initpara.dma_function = 0U;
 6563              		.loc 1 3418 38 is_stmt 0 view .LVU1977
 6564 000e 5A61     		str	r2, [r3, #20]
3419:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     enet_initpara.vlan_config = 0U;
 6565              		.loc 1 3419 5 is_stmt 1 view .LVU1978
3419:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     enet_initpara.vlan_config = 0U;
 6566              		.loc 1 3419 32 is_stmt 0 view .LVU1979
 6567 0010 9A61     		str	r2, [r3, #24]
3420:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     enet_initpara.flow_control = 0U;
 6568              		.loc 1 3420 5 is_stmt 1 view .LVU1980
3420:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     enet_initpara.flow_control = 0U;
 6569              		.loc 1 3420 31 is_stmt 0 view .LVU1981
 6570 0012 DA61     		str	r2, [r3, #28]
3421:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     enet_initpara.hashtable_high = 0U;
 6571              		.loc 1 3421 5 is_stmt 1 view .LVU1982
3421:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     enet_initpara.hashtable_high = 0U;
 6572              		.loc 1 3421 32 is_stmt 0 view .LVU1983
 6573 0014 1A62     		str	r2, [r3, #32]
3422:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     enet_initpara.hashtable_low = 0U;
 6574              		.loc 1 3422 5 is_stmt 1 view .LVU1984
3422:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     enet_initpara.hashtable_low = 0U;
 6575              		.loc 1 3422 34 is_stmt 0 view .LVU1985
 6576 0016 5A62     		str	r2, [r3, #36]
3423:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     enet_initpara.framesfilter_mode = 0U;
ARM GAS  /tmp/ccWDJs20.s 			page 209


 6577              		.loc 1 3423 5 is_stmt 1 view .LVU1986
3423:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     enet_initpara.framesfilter_mode = 0U;
 6578              		.loc 1 3423 33 is_stmt 0 view .LVU1987
 6579 0018 9A62     		str	r2, [r3, #40]
3424:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     enet_initpara.halfduplex_param = 0U;
 6580              		.loc 1 3424 5 is_stmt 1 view .LVU1988
3424:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     enet_initpara.halfduplex_param = 0U;
 6581              		.loc 1 3424 37 is_stmt 0 view .LVU1989
 6582 001a DA62     		str	r2, [r3, #44]
3425:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     enet_initpara.timer_config = 0U;
 6583              		.loc 1 3425 5 is_stmt 1 view .LVU1990
3425:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     enet_initpara.timer_config = 0U;
 6584              		.loc 1 3425 36 is_stmt 0 view .LVU1991
 6585 001c 1A63     		str	r2, [r3, #48]
3426:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     enet_initpara.interframegap = 0U;
 6586              		.loc 1 3426 5 is_stmt 1 view .LVU1992
3426:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     enet_initpara.interframegap = 0U;
 6587              		.loc 1 3426 32 is_stmt 0 view .LVU1993
 6588 001e 5A63     		str	r2, [r3, #52]
3427:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 6589              		.loc 1 3427 5 is_stmt 1 view .LVU1994
3427:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 6590              		.loc 1 3427 33 is_stmt 0 view .LVU1995
 6591 0020 9A63     		str	r2, [r3, #56]
3428:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 6592              		.loc 1 3428 1 view .LVU1996
 6593 0022 7047     		bx	lr
 6594              	.L492:
 6595              		.align	2
 6596              	.L491:
 6597 0024 00000000 		.word	.LANCHOR0
 6598              		.cfi_endproc
 6599              	.LFE197:
 6601              		.section	.text.enet_deinit,"ax",%progbits
 6602              		.align	1
 6603              		.global	enet_deinit
 6604              		.syntax unified
 6605              		.thumb
 6606              		.thumb_func
 6608              	enet_deinit:
 6609              	.LFB116:
 111:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     rcu_periph_reset_enable(RCU_ENETRST);
 6610              		.loc 1 111 1 is_stmt 1 view -0
 6611              		.cfi_startproc
 6612              		@ args = 0, pretend = 0, frame = 0
 6613              		@ frame_needed = 0, uses_anonymous_args = 0
 6614 0000 08B5     		push	{r3, lr}
 6615              	.LCFI47:
 6616              		.cfi_def_cfa_offset 8
 6617              		.cfi_offset 3, -8
 6618              		.cfi_offset 14, -4
 112:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     rcu_periph_reset_disable(RCU_ENETRST);
 6619              		.loc 1 112 5 view .LVU1998
 6620 0002 40F21940 		movw	r0, #1049
 6621 0006 FFF7FEFF 		bl	rcu_periph_reset_enable
 6622              	.LVL527:
 113:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c ****     enet_initpara_reset();
ARM GAS  /tmp/ccWDJs20.s 			page 210


 6623              		.loc 1 113 5 view .LVU1999
 6624 000a 40F21940 		movw	r0, #1049
 6625 000e FFF7FEFF 		bl	rcu_periph_reset_disable
 6626              	.LVL528:
 114:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** }
 6627              		.loc 1 114 5 view .LVU2000
 6628 0012 FFF7FEFF 		bl	enet_initpara_reset
 6629              	.LVL529:
 115:Drivers/GD32_F470_STD_Driver/Source/gd32f4xx_enet.c **** 
 6630              		.loc 1 115 1 is_stmt 0 view .LVU2001
 6631 0016 08BD     		pop	{r3, pc}
 6632              		.cfi_endproc
 6633              	.LFE116:
 6635              		.global	dma_current_ptp_rxdesc
 6636              		.global	dma_current_ptp_txdesc
 6637              		.global	dma_current_rxdesc
 6638              		.global	dma_current_txdesc
 6639              		.global	tx_buff
 6640              		.global	rx_buff
 6641              		.global	txdesc_tab
 6642              		.global	rxdesc_tab
 6643              		.section	.bss.dma_current_ptp_rxdesc,"aw",%nobits
 6644              		.align	2
 6645              		.set	.LANCHOR5,. + 0
 6648              	dma_current_ptp_rxdesc:
 6649 0000 00000000 		.space	4
 6650              		.section	.bss.dma_current_ptp_txdesc,"aw",%nobits
 6651              		.align	2
 6652              		.set	.LANCHOR6,. + 0
 6655              	dma_current_ptp_txdesc:
 6656 0000 00000000 		.space	4
 6657              		.section	.bss.dma_current_rxdesc,"aw",%nobits
 6658              		.align	2
 6659              		.set	.LANCHOR4,. + 0
 6662              	dma_current_rxdesc:
 6663 0000 00000000 		.space	4
 6664              		.section	.bss.dma_current_txdesc,"aw",%nobits
 6665              		.align	2
 6666              		.set	.LANCHOR3,. + 0
 6669              	dma_current_txdesc:
 6670 0000 00000000 		.space	4
 6671              		.section	.bss.enet_initpara,"aw",%nobits
 6672              		.align	2
 6673              		.set	.LANCHOR0,. + 0
 6676              	enet_initpara:
 6677 0000 00000000 		.space	60
 6677      00000000 
 6677      00000000 
 6677      00000000 
 6677      00000000 
 6678              		.section	.bss.rx_buff,"aw",%nobits
 6679              		.align	2
 6682              	rx_buff:
 6683 0000 00000000 		.space	7620
 6683      00000000 
 6683      00000000 
 6683      00000000 
ARM GAS  /tmp/ccWDJs20.s 			page 211


 6683      00000000 
 6684              		.section	.bss.rxdesc_tab,"aw",%nobits
 6685              		.align	2
 6686              		.set	.LANCHOR2,. + 0
 6689              	rxdesc_tab:
 6690 0000 00000000 		.space	80
 6690      00000000 
 6690      00000000 
 6690      00000000 
 6690      00000000 
 6691              		.section	.bss.tx_buff,"aw",%nobits
 6692              		.align	2
 6695              	tx_buff:
 6696 0000 00000000 		.space	7620
 6696      00000000 
 6696      00000000 
 6696      00000000 
 6696      00000000 
 6697              		.section	.bss.txdesc_tab,"aw",%nobits
 6698              		.align	2
 6699              		.set	.LANCHOR1,. + 0
 6702              	txdesc_tab:
 6703 0000 00000000 		.space	80
 6703      00000000 
 6703      00000000 
 6703      00000000 
 6703      00000000 
 6704              		.section	.rodata.enet_reg_tab,"a"
 6705              		.align	2
 6706              		.set	.LANCHOR7,. + 0
 6709              	enet_reg_tab:
 6710 0000 0000     		.short	0
 6711 0002 0400     		.short	4
 6712 0004 0800     		.short	8
 6713 0006 0C00     		.short	12
 6714 0008 1000     		.short	16
 6715 000a 1400     		.short	20
 6716 000c 1800     		.short	24
 6717 000e 1C00     		.short	28
 6718 0010 2800     		.short	40
 6719 0012 2C00     		.short	44
 6720 0014 3400     		.short	52
 6721 0016 3800     		.short	56
 6722 0018 3C00     		.short	60
 6723 001a 4000     		.short	64
 6724 001c 4400     		.short	68
 6725 001e 4800     		.short	72
 6726 0020 4C00     		.short	76
 6727 0022 5000     		.short	80
 6728 0024 5400     		.short	84
 6729 0026 5800     		.short	88
 6730 0028 5C00     		.short	92
 6731 002a 8010     		.short	4224
 6732 002c 0001     		.short	256
 6733 002e 0401     		.short	260
 6734 0030 0801     		.short	264
 6735 0032 0C01     		.short	268
ARM GAS  /tmp/ccWDJs20.s 			page 212


 6736 0034 1001     		.short	272
 6737 0036 4C01     		.short	332
 6738 0038 5001     		.short	336
 6739 003a 6801     		.short	360
 6740 003c 9401     		.short	404
 6741 003e 9801     		.short	408
 6742 0040 C401     		.short	452
 6743 0042 0007     		.short	1792
 6744 0044 0407     		.short	1796
 6745 0046 0807     		.short	1800
 6746 0048 0C07     		.short	1804
 6747 004a 1007     		.short	1808
 6748 004c 1407     		.short	1812
 6749 004e 1807     		.short	1816
 6750 0050 1C07     		.short	1820
 6751 0052 2007     		.short	1824
 6752 0054 2807     		.short	1832
 6753 0056 2C07     		.short	1836
 6754 0058 0010     		.short	4096
 6755 005a 0410     		.short	4100
 6756 005c 0810     		.short	4104
 6757 005e 0C10     		.short	4108
 6758 0060 1010     		.short	4112
 6759 0062 1410     		.short	4116
 6760 0064 1810     		.short	4120
 6761 0066 1C10     		.short	4124
 6762 0068 2010     		.short	4128
 6763 006a 2410     		.short	4132
 6764 006c 4810     		.short	4168
 6765 006e 4C10     		.short	4172
 6766 0070 5010     		.short	4176
 6767 0072 5410     		.short	4180
 6768              		.text
 6769              	.Letext0:
 6770              		.file 2 "/home/funtime/arm_gcc/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/machine/_defau
 6771              		.file 3 "/home/funtime/arm_gcc/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/sys/_stdint.h"
 6772              		.file 4 "Core/Inc/gd32f4xx.h"
 6773              		.file 5 "Drivers/GD32_F470_STD_Driver/Include/gd32f4xx_rcu.h"
 6774              		.file 6 "Drivers/GD32_F470_STD_Driver/Include/gd32f4xx_enet.h"
 6775              		.file 7 "Drivers/GD32_F470_STD_Driver/Include/gd32f4xx_dbg.h"
ARM GAS  /tmp/ccWDJs20.s 			page 213


DEFINED SYMBOLS
                            *ABS*:0000000000000000 gd32f4xx_enet.c
     /tmp/ccWDJs20.s:20     .text.enet_default_init:0000000000000000 $t
     /tmp/ccWDJs20.s:25     .text.enet_default_init:0000000000000000 enet_default_init
     /tmp/ccWDJs20.s:115    .text.enet_default_init:000000000000003c $d
     /tmp/ccWDJs20.s:124    .text.enet_delay:0000000000000000 $t
     /tmp/ccWDJs20.s:129    .text.enet_delay:0000000000000000 enet_delay
     /tmp/ccWDJs20.s:174    .text.enet_initpara_config:0000000000000000 $t
     /tmp/ccWDJs20.s:180    .text.enet_initpara_config:0000000000000000 enet_initpara_config
     /tmp/ccWDJs20.s:204    .text.enet_initpara_config:0000000000000018 $d
     /tmp/ccWDJs20.s:236    .text.enet_initpara_config:0000000000000038 $t
     /tmp/ccWDJs20.s:445    .text.enet_initpara_config:0000000000000130 $d
     /tmp/ccWDJs20.s:450    .text.enet_software_reset:0000000000000000 $t
     /tmp/ccWDJs20.s:456    .text.enet_software_reset:0000000000000000 enet_software_reset
     /tmp/ccWDJs20.s:520    .text.enet_software_reset:0000000000000030 $d
     /tmp/ccWDJs20.s:526    .text.enet_descriptors_chain_init:0000000000000000 $t
     /tmp/ccWDJs20.s:532    .text.enet_descriptors_chain_init:0000000000000000 enet_descriptors_chain_init
     /tmp/ccWDJs20.s:678    .text.enet_descriptors_chain_init:000000000000006c $d
     /tmp/ccWDJs20.s:6682   .bss.rx_buff:0000000000000000 rx_buff
     /tmp/ccWDJs20.s:6695   .bss.tx_buff:0000000000000000 tx_buff
     /tmp/ccWDJs20.s:691    .text.enet_descriptors_ring_init:0000000000000000 $t
     /tmp/ccWDJs20.s:697    .text.enet_descriptors_ring_init:0000000000000000 enet_descriptors_ring_init
     /tmp/ccWDJs20.s:858    .text.enet_descriptors_ring_init:0000000000000084 $d
     /tmp/ccWDJs20.s:871    .text.enet_frame_receive:0000000000000000 $t
     /tmp/ccWDJs20.s:877    .text.enet_frame_receive:0000000000000000 enet_frame_receive
     /tmp/ccWDJs20.s:1076   .text.enet_frame_receive:00000000000000b4 $d
     /tmp/ccWDJs20.s:1083   .text.enet_frame_transmit:0000000000000000 $t
     /tmp/ccWDJs20.s:1089   .text.enet_frame_transmit:0000000000000000 enet_frame_transmit
     /tmp/ccWDJs20.s:1257   .text.enet_frame_transmit:00000000000000a4 $d
     /tmp/ccWDJs20.s:1263   .text.enet_transmit_checksum_config:0000000000000000 $t
     /tmp/ccWDJs20.s:1269   .text.enet_transmit_checksum_config:0000000000000000 enet_transmit_checksum_config
     /tmp/ccWDJs20.s:1292   .text.enet_mac_address_set:0000000000000000 $t
     /tmp/ccWDJs20.s:1298   .text.enet_mac_address_set:0000000000000000 enet_mac_address_set
     /tmp/ccWDJs20.s:1332   .text.enet_mac_address_set:0000000000000028 $d
     /tmp/ccWDJs20.s:1338   .text.enet_mac_address_get:0000000000000000 $t
     /tmp/ccWDJs20.s:1344   .text.enet_mac_address_get:0000000000000000 enet_mac_address_get
     /tmp/ccWDJs20.s:1393   .text.enet_mac_address_get:000000000000002c $d
     /tmp/ccWDJs20.s:1399   .text.enet_flag_get:0000000000000000 $t
     /tmp/ccWDJs20.s:1405   .text.enet_flag_get:0000000000000000 enet_flag_get
     /tmp/ccWDJs20.s:1439   .text.enet_flag_clear:0000000000000000 $t
     /tmp/ccWDJs20.s:1445   .text.enet_flag_clear:0000000000000000 enet_flag_clear
     /tmp/ccWDJs20.s:1473   .text.enet_interrupt_enable:0000000000000000 $t
     /tmp/ccWDJs20.s:1479   .text.enet_interrupt_enable:0000000000000000 enet_interrupt_enable
     /tmp/ccWDJs20.s:1531   .text.enet_interrupt_disable:0000000000000000 $t
     /tmp/ccWDJs20.s:1537   .text.enet_interrupt_disable:0000000000000000 enet_interrupt_disable
     /tmp/ccWDJs20.s:1589   .text.enet_interrupt_flag_get:0000000000000000 $t
     /tmp/ccWDJs20.s:1595   .text.enet_interrupt_flag_get:0000000000000000 enet_interrupt_flag_get
     /tmp/ccWDJs20.s:1629   .text.enet_interrupt_flag_clear:0000000000000000 $t
     /tmp/ccWDJs20.s:1635   .text.enet_interrupt_flag_clear:0000000000000000 enet_interrupt_flag_clear
     /tmp/ccWDJs20.s:1663   .text.enet_rx_enable:0000000000000000 $t
     /tmp/ccWDJs20.s:1669   .text.enet_rx_enable:0000000000000000 enet_rx_enable
     /tmp/ccWDJs20.s:1693   .text.enet_rx_enable:0000000000000018 $d
     /tmp/ccWDJs20.s:1698   .text.enet_rx_disable:0000000000000000 $t
     /tmp/ccWDJs20.s:1704   .text.enet_rx_disable:0000000000000000 enet_rx_disable
     /tmp/ccWDJs20.s:1728   .text.enet_rx_disable:0000000000000018 $d
     /tmp/ccWDJs20.s:1733   .text.enet_registers_get:0000000000000000 $t
     /tmp/ccWDJs20.s:1739   .text.enet_registers_get:0000000000000000 enet_registers_get
ARM GAS  /tmp/ccWDJs20.s 			page 214


     /tmp/ccWDJs20.s:1793   .text.enet_registers_get:000000000000002c $d
     /tmp/ccWDJs20.s:1798   .text.enet_debug_status_get:0000000000000000 $t
     /tmp/ccWDJs20.s:1804   .text.enet_debug_status_get:0000000000000000 enet_debug_status_get
     /tmp/ccWDJs20.s:1905   .text.enet_debug_status_get:000000000000005c $d
     /tmp/ccWDJs20.s:1910   .text.enet_address_filter_enable:0000000000000000 $t
     /tmp/ccWDJs20.s:1916   .text.enet_address_filter_enable:0000000000000000 enet_address_filter_enable
     /tmp/ccWDJs20.s:1935   .text.enet_address_filter_enable:000000000000000c $d
     /tmp/ccWDJs20.s:1940   .text.enet_address_filter_disable:0000000000000000 $t
     /tmp/ccWDJs20.s:1946   .text.enet_address_filter_disable:0000000000000000 enet_address_filter_disable
     /tmp/ccWDJs20.s:1965   .text.enet_address_filter_disable:000000000000000c $d
     /tmp/ccWDJs20.s:1970   .text.enet_address_filter_config:0000000000000000 $t
     /tmp/ccWDJs20.s:1976   .text.enet_address_filter_config:0000000000000000 enet_address_filter_config
     /tmp/ccWDJs20.s:2019   .text.enet_address_filter_config:0000000000000018 $d
     /tmp/ccWDJs20.s:2024   .text.enet_phy_write_read:0000000000000000 $t
     /tmp/ccWDJs20.s:2030   .text.enet_phy_write_read:0000000000000000 enet_phy_write_read
     /tmp/ccWDJs20.s:2172   .text.enet_phy_write_read:0000000000000068 $d
     /tmp/ccWDJs20.s:2178   .text.enet_phy_config:0000000000000000 $t
     /tmp/ccWDJs20.s:2184   .text.enet_phy_config:0000000000000000 enet_phy_config
     /tmp/ccWDJs20.s:2355   .text.enet_phy_config:00000000000000a8 $d
     /tmp/ccWDJs20.s:2371   .text.enet_init:0000000000000000 $t
     /tmp/ccWDJs20.s:2377   .text.enet_init:0000000000000000 enet_init
     /tmp/ccWDJs20.s:2605   .text.enet_init:0000000000000104 $d
     /tmp/ccWDJs20.s:2613   .text.enet_init:0000000000000110 $t
     /tmp/ccWDJs20.s:3199   .text.enet_init:0000000000000320 $d
     /tmp/ccWDJs20.s:3209   .text.enet_phyloopback_enable:0000000000000000 $t
     /tmp/ccWDJs20.s:3215   .text.enet_phyloopback_enable:0000000000000000 enet_phyloopback_enable
     /tmp/ccWDJs20.s:3266   .text.enet_phyloopback_disable:0000000000000000 $t
     /tmp/ccWDJs20.s:3272   .text.enet_phyloopback_disable:0000000000000000 enet_phyloopback_disable
     /tmp/ccWDJs20.s:3323   .text.enet_forward_feature_enable:0000000000000000 $t
     /tmp/ccWDJs20.s:3329   .text.enet_forward_feature_enable:0000000000000000 enet_forward_feature_enable
     /tmp/ccWDJs20.s:3366   .text.enet_forward_feature_enable:000000000000001c $d
     /tmp/ccWDJs20.s:3373   .text.enet_forward_feature_disable:0000000000000000 $t
     /tmp/ccWDJs20.s:3379   .text.enet_forward_feature_disable:0000000000000000 enet_forward_feature_disable
     /tmp/ccWDJs20.s:3416   .text.enet_forward_feature_disable:0000000000000020 $d
     /tmp/ccWDJs20.s:3423   .text.enet_fliter_feature_enable:0000000000000000 $t
     /tmp/ccWDJs20.s:3429   .text.enet_fliter_feature_enable:0000000000000000 enet_fliter_feature_enable
     /tmp/ccWDJs20.s:3448   .text.enet_fliter_feature_enable:000000000000000c $d
     /tmp/ccWDJs20.s:3453   .text.enet_fliter_feature_disable:0000000000000000 $t
     /tmp/ccWDJs20.s:3459   .text.enet_fliter_feature_disable:0000000000000000 enet_fliter_feature_disable
     /tmp/ccWDJs20.s:3478   .text.enet_fliter_feature_disable:000000000000000c $d
     /tmp/ccWDJs20.s:3483   .text.enet_pauseframe_generate:0000000000000000 $t
     /tmp/ccWDJs20.s:3489   .text.enet_pauseframe_generate:0000000000000000 enet_pauseframe_generate
     /tmp/ccWDJs20.s:3532   .text.enet_pauseframe_generate:000000000000001c $d
     /tmp/ccWDJs20.s:3537   .text.enet_pauseframe_detect_config:0000000000000000 $t
     /tmp/ccWDJs20.s:3543   .text.enet_pauseframe_detect_config:0000000000000000 enet_pauseframe_detect_config
     /tmp/ccWDJs20.s:3567   .text.enet_pauseframe_detect_config:0000000000000014 $d
     /tmp/ccWDJs20.s:3572   .text.enet_pauseframe_config:0000000000000000 $t
     /tmp/ccWDJs20.s:3578   .text.enet_pauseframe_config:0000000000000000 enet_pauseframe_config
     /tmp/ccWDJs20.s:3617   .text.enet_pauseframe_config:0000000000000020 $d
     /tmp/ccWDJs20.s:3622   .text.enet_flowcontrol_threshold_config:0000000000000000 $t
     /tmp/ccWDJs20.s:3628   .text.enet_flowcontrol_threshold_config:0000000000000000 enet_flowcontrol_threshold_config
     /tmp/ccWDJs20.s:3650   .text.enet_flowcontrol_threshold_config:000000000000000c $d
     /tmp/ccWDJs20.s:3655   .text.enet_flowcontrol_feature_enable:0000000000000000 $t
     /tmp/ccWDJs20.s:3661   .text.enet_flowcontrol_feature_enable:0000000000000000 enet_flowcontrol_feature_enable
     /tmp/ccWDJs20.s:3697   .text.enet_flowcontrol_feature_enable:0000000000000020 $d
     /tmp/ccWDJs20.s:3702   .text.enet_flowcontrol_feature_disable:0000000000000000 $t
     /tmp/ccWDJs20.s:3708   .text.enet_flowcontrol_feature_disable:0000000000000000 enet_flowcontrol_feature_disable
ARM GAS  /tmp/ccWDJs20.s 			page 215


     /tmp/ccWDJs20.s:3744   .text.enet_flowcontrol_feature_disable:0000000000000020 $d
     /tmp/ccWDJs20.s:3749   .text.enet_dmaprocess_state_get:0000000000000000 $t
     /tmp/ccWDJs20.s:3755   .text.enet_dmaprocess_state_get:0000000000000000 enet_dmaprocess_state_get
     /tmp/ccWDJs20.s:3778   .text.enet_dmaprocess_state_get:0000000000000008 $d
     /tmp/ccWDJs20.s:3783   .text.enet_dmaprocess_resume:0000000000000000 $t
     /tmp/ccWDJs20.s:3789   .text.enet_dmaprocess_resume:0000000000000000 enet_dmaprocess_resume
     /tmp/ccWDJs20.s:3818   .text.enet_dmaprocess_resume:0000000000000018 $d
     /tmp/ccWDJs20.s:3823   .text.enet_rxprocess_check_recovery:0000000000000000 $t
     /tmp/ccWDJs20.s:3829   .text.enet_rxprocess_check_recovery:0000000000000000 enet_rxprocess_check_recovery
     /tmp/ccWDJs20.s:3871   .text.enet_rxprocess_check_recovery:0000000000000020 $d
     /tmp/ccWDJs20.s:3877   .text.enet_txfifo_flush:0000000000000000 $t
     /tmp/ccWDJs20.s:3883   .text.enet_txfifo_flush:0000000000000000 enet_txfifo_flush
     /tmp/ccWDJs20.s:3941   .text.enet_txfifo_flush:0000000000000028 $d
     /tmp/ccWDJs20.s:3947   .text.enet_tx_enable:0000000000000000 $t
     /tmp/ccWDJs20.s:3953   .text.enet_tx_enable:0000000000000000 enet_tx_enable
     /tmp/ccWDJs20.s:3984   .text.enet_tx_enable:000000000000001c $d
     /tmp/ccWDJs20.s:3990   .text.enet_enable:0000000000000000 $t
     /tmp/ccWDJs20.s:3996   .text.enet_enable:0000000000000000 enet_enable
     /tmp/ccWDJs20.s:4019   .text.enet_tx_disable:0000000000000000 $t
     /tmp/ccWDJs20.s:4025   .text.enet_tx_disable:0000000000000000 enet_tx_disable
     /tmp/ccWDJs20.s:4056   .text.enet_tx_disable:000000000000001c $d
     /tmp/ccWDJs20.s:4062   .text.enet_disable:0000000000000000 $t
     /tmp/ccWDJs20.s:4068   .text.enet_disable:0000000000000000 enet_disable
     /tmp/ccWDJs20.s:4091   .text.enet_current_desc_address_get:0000000000000000 $t
     /tmp/ccWDJs20.s:4097   .text.enet_current_desc_address_get:0000000000000000 enet_current_desc_address_get
     /tmp/ccWDJs20.s:4122   .text.enet_desc_information_get:0000000000000000 $t
     /tmp/ccWDJs20.s:4128   .text.enet_desc_information_get:0000000000000000 enet_desc_information_get
     /tmp/ccWDJs20.s:4142   .text.enet_desc_information_get:0000000000000008 $d
     /tmp/ccWDJs20.s:4148   .text.enet_desc_information_get:000000000000000e $t
     /tmp/ccWDJs20.s:4252   .text.enet_desc_information_get:000000000000005c $d
     /tmp/ccWDJs20.s:4257   .text.enet_missed_frame_counter_get:0000000000000000 $t
     /tmp/ccWDJs20.s:4263   .text.enet_missed_frame_counter_get:0000000000000000 enet_missed_frame_counter_get
     /tmp/ccWDJs20.s:4293   .text.enet_missed_frame_counter_get:0000000000000010 $d
     /tmp/ccWDJs20.s:4298   .text.enet_desc_flag_get:0000000000000000 $t
     /tmp/ccWDJs20.s:4304   .text.enet_desc_flag_get:0000000000000000 enet_desc_flag_get
     /tmp/ccWDJs20.s:4336   .text.enet_desc_flag_set:0000000000000000 $t
     /tmp/ccWDJs20.s:4342   .text.enet_desc_flag_set:0000000000000000 enet_desc_flag_set
     /tmp/ccWDJs20.s:4361   .text.enet_desc_flag_clear:0000000000000000 $t
     /tmp/ccWDJs20.s:4367   .text.enet_desc_flag_clear:0000000000000000 enet_desc_flag_clear
     /tmp/ccWDJs20.s:4386   .text.enet_rx_desc_immediate_receive_complete_interrupt:0000000000000000 $t
     /tmp/ccWDJs20.s:4392   .text.enet_rx_desc_immediate_receive_complete_interrupt:0000000000000000 enet_rx_desc_immediate_receive_complete_interrupt
     /tmp/ccWDJs20.s:4411   .text.enet_rx_desc_delay_receive_complete_interrupt:0000000000000000 $t
     /tmp/ccWDJs20.s:4417   .text.enet_rx_desc_delay_receive_complete_interrupt:0000000000000000 enet_rx_desc_delay_receive_complete_interrupt
     /tmp/ccWDJs20.s:4442   .text.enet_rx_desc_delay_receive_complete_interrupt:0000000000000010 $d
     /tmp/ccWDJs20.s:4447   .text.enet_rxframe_drop:0000000000000000 $t
     /tmp/ccWDJs20.s:4453   .text.enet_rxframe_drop:0000000000000000 enet_rxframe_drop
     /tmp/ccWDJs20.s:4565   .text.enet_rxframe_drop:0000000000000074 $d
     /tmp/ccWDJs20.s:4572   .text.enet_rxframe_size_get:0000000000000000 $t
     /tmp/ccWDJs20.s:4578   .text.enet_rxframe_size_get:0000000000000000 enet_rxframe_size_get
     /tmp/ccWDJs20.s:4668   .text.enet_rxframe_size_get:000000000000004c $d
     /tmp/ccWDJs20.s:4674   .text.enet_dma_feature_enable:0000000000000000 $t
     /tmp/ccWDJs20.s:4680   .text.enet_dma_feature_enable:0000000000000000 enet_dma_feature_enable
     /tmp/ccWDJs20.s:4699   .text.enet_dma_feature_enable:000000000000000c $d
     /tmp/ccWDJs20.s:4704   .text.enet_dma_feature_disable:0000000000000000 $t
     /tmp/ccWDJs20.s:4710   .text.enet_dma_feature_disable:0000000000000000 enet_dma_feature_disable
     /tmp/ccWDJs20.s:4729   .text.enet_dma_feature_disable:000000000000000c $d
     /tmp/ccWDJs20.s:4734   .text.enet_desc_select_normal_mode:0000000000000000 $t
ARM GAS  /tmp/ccWDJs20.s 			page 216


     /tmp/ccWDJs20.s:4740   .text.enet_desc_select_normal_mode:0000000000000000 enet_desc_select_normal_mode
     /tmp/ccWDJs20.s:4758   .text.enet_desc_select_normal_mode:000000000000000c $d
     /tmp/ccWDJs20.s:4763   .text.enet_ptp_normal_descriptors_chain_init:0000000000000000 $t
     /tmp/ccWDJs20.s:4769   .text.enet_ptp_normal_descriptors_chain_init:0000000000000000 enet_ptp_normal_descriptors_chain_init
     /tmp/ccWDJs20.s:4931   .text.enet_ptp_normal_descriptors_chain_init:0000000000000088 $d
     /tmp/ccWDJs20.s:4944   .text.enet_ptp_normal_descriptors_ring_init:0000000000000000 $t
     /tmp/ccWDJs20.s:4950   .text.enet_ptp_normal_descriptors_ring_init:0000000000000000 enet_ptp_normal_descriptors_ring_init
     /tmp/ccWDJs20.s:5130   .text.enet_ptp_normal_descriptors_ring_init:00000000000000a4 $d
     /tmp/ccWDJs20.s:5143   .text.enet_ptpframe_receive_normal_mode:0000000000000000 $t
     /tmp/ccWDJs20.s:5149   .text.enet_ptpframe_receive_normal_mode:0000000000000000 enet_ptpframe_receive_normal_mode
     /tmp/ccWDJs20.s:5401   .text.enet_ptpframe_receive_normal_mode:00000000000000ec $d
     /tmp/ccWDJs20.s:5409   .text.enet_ptpframe_transmit_normal_mode:0000000000000000 $t
     /tmp/ccWDJs20.s:5415   .text.enet_ptpframe_transmit_normal_mode:0000000000000000 enet_ptpframe_transmit_normal_mode
     /tmp/ccWDJs20.s:5711   .text.enet_ptpframe_transmit_normal_mode:0000000000000110 $d
     /tmp/ccWDJs20.s:5720   .text.enet_wum_filter_register_pointer_reset:0000000000000000 $t
     /tmp/ccWDJs20.s:5726   .text.enet_wum_filter_register_pointer_reset:0000000000000000 enet_wum_filter_register_pointer_reset
     /tmp/ccWDJs20.s:5744   .text.enet_wum_filter_register_pointer_reset:000000000000000c $d
     /tmp/ccWDJs20.s:5749   .text.enet_wum_filter_config:0000000000000000 $t
     /tmp/ccWDJs20.s:5755   .text.enet_wum_filter_config:0000000000000000 enet_wum_filter_config
     /tmp/ccWDJs20.s:5791   .text.enet_wum_filter_config:0000000000000014 $d
     /tmp/ccWDJs20.s:5796   .text.enet_wum_feature_enable:0000000000000000 $t
     /tmp/ccWDJs20.s:5802   .text.enet_wum_feature_enable:0000000000000000 enet_wum_feature_enable
     /tmp/ccWDJs20.s:5821   .text.enet_wum_feature_enable:000000000000000c $d
     /tmp/ccWDJs20.s:5826   .text.enet_wum_feature_disable:0000000000000000 $t
     /tmp/ccWDJs20.s:5832   .text.enet_wum_feature_disable:0000000000000000 enet_wum_feature_disable
     /tmp/ccWDJs20.s:5851   .text.enet_wum_feature_disable:000000000000000c $d
     /tmp/ccWDJs20.s:5856   .text.enet_msc_counters_reset:0000000000000000 $t
     /tmp/ccWDJs20.s:5862   .text.enet_msc_counters_reset:0000000000000000 enet_msc_counters_reset
     /tmp/ccWDJs20.s:5880   .text.enet_msc_counters_reset:0000000000000010 $d
     /tmp/ccWDJs20.s:5885   .text.enet_msc_feature_enable:0000000000000000 $t
     /tmp/ccWDJs20.s:5891   .text.enet_msc_feature_enable:0000000000000000 enet_msc_feature_enable
     /tmp/ccWDJs20.s:5910   .text.enet_msc_feature_enable:0000000000000010 $d
     /tmp/ccWDJs20.s:5915   .text.enet_msc_feature_disable:0000000000000000 $t
     /tmp/ccWDJs20.s:5921   .text.enet_msc_feature_disable:0000000000000000 enet_msc_feature_disable
     /tmp/ccWDJs20.s:5940   .text.enet_msc_feature_disable:0000000000000010 $d
     /tmp/ccWDJs20.s:5945   .text.enet_msc_counters_preset_config:0000000000000000 $t
     /tmp/ccWDJs20.s:5951   .text.enet_msc_counters_preset_config:0000000000000000 enet_msc_counters_preset_config
     /tmp/ccWDJs20.s:5975   .text.enet_msc_counters_preset_config:000000000000001c $d
     /tmp/ccWDJs20.s:5980   .text.enet_msc_counters_get:0000000000000000 $t
     /tmp/ccWDJs20.s:5986   .text.enet_msc_counters_get:0000000000000000 enet_msc_counters_get
     /tmp/ccWDJs20.s:6011   .text.enet_ptp_feature_enable:0000000000000000 $t
     /tmp/ccWDJs20.s:6017   .text.enet_ptp_feature_enable:0000000000000000 enet_ptp_feature_enable
     /tmp/ccWDJs20.s:6036   .text.enet_ptp_feature_enable:0000000000000010 $d
     /tmp/ccWDJs20.s:6041   .text.enet_ptp_feature_disable:0000000000000000 $t
     /tmp/ccWDJs20.s:6047   .text.enet_ptp_feature_disable:0000000000000000 enet_ptp_feature_disable
     /tmp/ccWDJs20.s:6066   .text.enet_ptp_feature_disable:0000000000000010 $d
     /tmp/ccWDJs20.s:6071   .text.enet_ptp_timestamp_function_config:0000000000000000 $t
     /tmp/ccWDJs20.s:6077   .text.enet_ptp_timestamp_function_config:0000000000000000 enet_ptp_timestamp_function_config
     /tmp/ccWDJs20.s:6322   .text.enet_ptp_timestamp_function_config:0000000000000104 $d
     /tmp/ccWDJs20.s:6329   .text.enet_ptp_subsecond_increment_config:0000000000000000 $t
     /tmp/ccWDJs20.s:6335   .text.enet_ptp_subsecond_increment_config:0000000000000000 enet_ptp_subsecond_increment_config
     /tmp/ccWDJs20.s:6355   .text.enet_ptp_subsecond_increment_config:000000000000000c $d
     /tmp/ccWDJs20.s:6360   .text.enet_ptp_timestamp_addend_config:0000000000000000 $t
     /tmp/ccWDJs20.s:6366   .text.enet_ptp_timestamp_addend_config:0000000000000000 enet_ptp_timestamp_addend_config
     /tmp/ccWDJs20.s:6383   .text.enet_ptp_timestamp_addend_config:0000000000000008 $d
     /tmp/ccWDJs20.s:6388   .text.enet_ptp_timestamp_update_config:0000000000000000 $t
     /tmp/ccWDJs20.s:6394   .text.enet_ptp_timestamp_update_config:0000000000000000 enet_ptp_timestamp_update_config
ARM GAS  /tmp/ccWDJs20.s 			page 217


     /tmp/ccWDJs20.s:6419   .text.enet_ptp_timestamp_update_config:0000000000000014 $d
     /tmp/ccWDJs20.s:6424   .text.enet_ptp_expected_time_config:0000000000000000 $t
     /tmp/ccWDJs20.s:6430   .text.enet_ptp_expected_time_config:0000000000000000 enet_ptp_expected_time_config
     /tmp/ccWDJs20.s:6450   .text.enet_ptp_expected_time_config:000000000000000c $d
     /tmp/ccWDJs20.s:6455   .text.enet_ptp_system_time_get:0000000000000000 $t
     /tmp/ccWDJs20.s:6461   .text.enet_ptp_system_time_get:0000000000000000 enet_ptp_system_time_get
     /tmp/ccWDJs20.s:6499   .text.enet_ptp_system_time_get:0000000000000018 $d
     /tmp/ccWDJs20.s:6504   .text.enet_ptp_pps_output_frequency_config:0000000000000000 $t
     /tmp/ccWDJs20.s:6510   .text.enet_ptp_pps_output_frequency_config:0000000000000000 enet_ptp_pps_output_frequency_config
     /tmp/ccWDJs20.s:6527   .text.enet_ptp_pps_output_frequency_config:0000000000000008 $d
     /tmp/ccWDJs20.s:6532   .text.enet_initpara_reset:0000000000000000 $t
     /tmp/ccWDJs20.s:6538   .text.enet_initpara_reset:0000000000000000 enet_initpara_reset
     /tmp/ccWDJs20.s:6597   .text.enet_initpara_reset:0000000000000024 $d
     /tmp/ccWDJs20.s:6602   .text.enet_deinit:0000000000000000 $t
     /tmp/ccWDJs20.s:6608   .text.enet_deinit:0000000000000000 enet_deinit
     /tmp/ccWDJs20.s:6648   .bss.dma_current_ptp_rxdesc:0000000000000000 dma_current_ptp_rxdesc
     /tmp/ccWDJs20.s:6655   .bss.dma_current_ptp_txdesc:0000000000000000 dma_current_ptp_txdesc
     /tmp/ccWDJs20.s:6662   .bss.dma_current_rxdesc:0000000000000000 dma_current_rxdesc
     /tmp/ccWDJs20.s:6669   .bss.dma_current_txdesc:0000000000000000 dma_current_txdesc
     /tmp/ccWDJs20.s:6702   .bss.txdesc_tab:0000000000000000 txdesc_tab
     /tmp/ccWDJs20.s:6689   .bss.rxdesc_tab:0000000000000000 rxdesc_tab
     /tmp/ccWDJs20.s:6644   .bss.dma_current_ptp_rxdesc:0000000000000000 $d
     /tmp/ccWDJs20.s:6651   .bss.dma_current_ptp_txdesc:0000000000000000 $d
     /tmp/ccWDJs20.s:6658   .bss.dma_current_rxdesc:0000000000000000 $d
     /tmp/ccWDJs20.s:6665   .bss.dma_current_txdesc:0000000000000000 $d
     /tmp/ccWDJs20.s:6672   .bss.enet_initpara:0000000000000000 $d
     /tmp/ccWDJs20.s:6676   .bss.enet_initpara:0000000000000000 enet_initpara
     /tmp/ccWDJs20.s:6679   .bss.rx_buff:0000000000000000 $d
     /tmp/ccWDJs20.s:6685   .bss.rxdesc_tab:0000000000000000 $d
     /tmp/ccWDJs20.s:6692   .bss.tx_buff:0000000000000000 $d
     /tmp/ccWDJs20.s:6698   .bss.txdesc_tab:0000000000000000 $d
     /tmp/ccWDJs20.s:6705   .rodata.enet_reg_tab:0000000000000000 $d
     /tmp/ccWDJs20.s:6709   .rodata.enet_reg_tab:0000000000000000 enet_reg_tab

UNDEFINED SYMBOLS
rcu_clock_freq_get
rcu_periph_reset_enable
rcu_periph_reset_disable
