{
  "Top": "xf_cv_subtract",
  "RtlTop": "xf_cv_subtract",
  "RtlPrefix": "",
  "RtlSubPrefix": "xf_cv_subtract_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "img_in1": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_uint<32>*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem0",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "img_in1_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "img_in1_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "img_in2": {
      "index": "1",
      "direction": "in",
      "srcType": "ap_uint<32>*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem1",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "img_in2_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "img_in2_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "img_out": {
      "index": "2",
      "direction": "out",
      "srcType": "ap_uint<32>*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem2",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "img_out_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "img_out_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_csim -clean=1",
      "config_csim -code_analyzer=1",
      "config_export -format=ip_catalog",
      "config_export -flow=none",
      "config_sim -ldflags {-L D:\/OpenCV\/install\/x64\/mingw\/lib -lopencv_imgcodecs440 -lopencv_imgproc440 -lopencv_calib3d440 -lopencv_core440 -lopencv_highgui440 -lopencv_flann440 -lopencv_features2d440}"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "xf_cv_subtract"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "4147217",
    "Latency": "4147216"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "xf_cv_subtract",
    "Version": "1.0",
    "DisplayName": "Xf_cv_subtract",
    "Revision": "2113655640",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_xf_cv_subtract_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/xf_cv_subtract.cpp",
      "..\/..\/xf_cv_subtract.hpp",
      "..\/..\/test.hpp"
    ],
    "TestBench": [
      "..\/..\/main.cpp",
      "..\/..\/captured_frames"
    ],
    "Vhdl": [
      "impl\/vhdl\/xf_cv_subtract_Array2xfMat_32_16_1920_1080_1_2_1.vhd",
      "impl\/vhdl\/xf_cv_subtract_Array2xfMat_32_16_1920_1080_1_2_s.vhd",
      "impl\/vhdl\/xf_cv_subtract_Axi2AxiStream.vhd",
      "impl\/vhdl\/xf_cv_subtract_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1.vhd",
      "impl\/vhdl\/xf_cv_subtract_Axi2Mat.vhd",
      "impl\/vhdl\/xf_cv_subtract_AxiStream2Axi.vhd",
      "impl\/vhdl\/xf_cv_subtract_AxiStream2Axi_Pipeline_MMIterOutLoop2.vhd",
      "impl\/vhdl\/xf_cv_subtract_AxiStream2Mat.vhd",
      "impl\/vhdl\/xf_cv_subtract_AxiStream2MatStream_2_s.vhd",
      "impl\/vhdl\/xf_cv_subtract_control_s_axi.vhd",
      "impl\/vhdl\/xf_cv_subtract_entry_proc.vhd",
      "impl\/vhdl\/xf_cv_subtract_entry_proc1.vhd",
      "impl\/vhdl\/xf_cv_subtract_fifo_w24_d2_S.vhd",
      "impl\/vhdl\/xf_cv_subtract_fifo_w32_d2_S.vhd",
      "impl\/vhdl\/xf_cv_subtract_fifo_w32_d2_S_x.vhd",
      "impl\/vhdl\/xf_cv_subtract_fifo_w64_d3_S.vhd",
      "impl\/vhdl\/xf_cv_subtract_fifo_w64_d4_S.vhd",
      "impl\/vhdl\/xf_cv_subtract_flow_control_loop_delay_pipe.vhd",
      "impl\/vhdl\/xf_cv_subtract_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/xf_cv_subtract_gmem0_m_axi.vhd",
      "impl\/vhdl\/xf_cv_subtract_gmem1_m_axi.vhd",
      "impl\/vhdl\/xf_cv_subtract_gmem2_m_axi.vhd",
      "impl\/vhdl\/xf_cv_subtract_Mat2Axi.vhd",
      "impl\/vhdl\/xf_cv_subtract_Mat2AxiStream.vhd",
      "impl\/vhdl\/xf_cv_subtract_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol.vhd",
      "impl\/vhdl\/xf_cv_subtract_MatStream2AxiStream_2_s.vhd",
      "impl\/vhdl\/xf_cv_subtract_start_for_AxiStream2Axi_U0.vhd",
      "impl\/vhdl\/xf_cv_subtract_start_for_AxiStream2Mat_U0.vhd",
      "impl\/vhdl\/xf_cv_subtract_start_for_subtract_0_16_1920_1080_1_2_2_2_U0.vhd",
      "impl\/vhdl\/xf_cv_subtract_start_for_xfMat2Array_32_16_1920_1080_1_2_1_U0.vhd",
      "impl\/vhdl\/xf_cv_subtract_subtract_0_16_1920_1080_1_2_2_2_Pipeline_colLoop.vhd",
      "impl\/vhdl\/xf_cv_subtract_subtract_0_16_1920_1080_1_2_2_2_s.vhd",
      "impl\/vhdl\/xf_cv_subtract_xfMat2Array_32_16_1920_1080_1_2_1_s.vhd",
      "impl\/vhdl\/xf_cv_subtract.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/xf_cv_subtract_Array2xfMat_32_16_1920_1080_1_2_1.v",
      "impl\/verilog\/xf_cv_subtract_Array2xfMat_32_16_1920_1080_1_2_s.v",
      "impl\/verilog\/xf_cv_subtract_Axi2AxiStream.v",
      "impl\/verilog\/xf_cv_subtract_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1.v",
      "impl\/verilog\/xf_cv_subtract_Axi2Mat.v",
      "impl\/verilog\/xf_cv_subtract_AxiStream2Axi.v",
      "impl\/verilog\/xf_cv_subtract_AxiStream2Axi_Pipeline_MMIterOutLoop2.v",
      "impl\/verilog\/xf_cv_subtract_AxiStream2Mat.v",
      "impl\/verilog\/xf_cv_subtract_AxiStream2MatStream_2_s.v",
      "impl\/verilog\/xf_cv_subtract_control_s_axi.v",
      "impl\/verilog\/xf_cv_subtract_entry_proc.v",
      "impl\/verilog\/xf_cv_subtract_entry_proc1.v",
      "impl\/verilog\/xf_cv_subtract_fifo_w24_d2_S.v",
      "impl\/verilog\/xf_cv_subtract_fifo_w32_d2_S.v",
      "impl\/verilog\/xf_cv_subtract_fifo_w32_d2_S_x.v",
      "impl\/verilog\/xf_cv_subtract_fifo_w64_d3_S.v",
      "impl\/verilog\/xf_cv_subtract_fifo_w64_d4_S.v",
      "impl\/verilog\/xf_cv_subtract_flow_control_loop_delay_pipe.v",
      "impl\/verilog\/xf_cv_subtract_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/xf_cv_subtract_gmem0_m_axi.v",
      "impl\/verilog\/xf_cv_subtract_gmem1_m_axi.v",
      "impl\/verilog\/xf_cv_subtract_gmem2_m_axi.v",
      "impl\/verilog\/xf_cv_subtract_hls_deadlock_detection_unit.v",
      "impl\/verilog\/xf_cv_subtract_hls_deadlock_detector.vh",
      "impl\/verilog\/xf_cv_subtract_hls_deadlock_report_unit.vh",
      "impl\/verilog\/xf_cv_subtract_Mat2Axi.v",
      "impl\/verilog\/xf_cv_subtract_Mat2AxiStream.v",
      "impl\/verilog\/xf_cv_subtract_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol.v",
      "impl\/verilog\/xf_cv_subtract_MatStream2AxiStream_2_s.v",
      "impl\/verilog\/xf_cv_subtract_start_for_AxiStream2Axi_U0.v",
      "impl\/verilog\/xf_cv_subtract_start_for_AxiStream2Mat_U0.v",
      "impl\/verilog\/xf_cv_subtract_start_for_subtract_0_16_1920_1080_1_2_2_2_U0.v",
      "impl\/verilog\/xf_cv_subtract_start_for_xfMat2Array_32_16_1920_1080_1_2_1_U0.v",
      "impl\/verilog\/xf_cv_subtract_subtract_0_16_1920_1080_1_2_2_2_Pipeline_colLoop.v",
      "impl\/verilog\/xf_cv_subtract_subtract_0_16_1920_1080_1_2_2_2_s.v",
      "impl\/verilog\/xf_cv_subtract_xfMat2Array_32_16_1920_1080_1_2_1_s.v",
      "impl\/verilog\/xf_cv_subtract.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/xf_cv_subtract_v1_0\/data\/xf_cv_subtract.mdd",
      "impl\/misc\/drivers\/xf_cv_subtract_v1_0\/data\/xf_cv_subtract.tcl",
      "impl\/misc\/drivers\/xf_cv_subtract_v1_0\/data\/xf_cv_subtract.yaml",
      "impl\/misc\/drivers\/xf_cv_subtract_v1_0\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/xf_cv_subtract_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/xf_cv_subtract_v1_0\/src\/xxf_cv_subtract.c",
      "impl\/misc\/drivers\/xf_cv_subtract_v1_0\/src\/xxf_cv_subtract.h",
      "impl\/misc\/drivers\/xf_cv_subtract_v1_0\/src\/xxf_cv_subtract_hw.h",
      "impl\/misc\/drivers\/xf_cv_subtract_v1_0\/src\/xxf_cv_subtract_linux.c",
      "impl\/misc\/drivers\/xf_cv_subtract_v1_0\/src\/xxf_cv_subtract_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/xf_cv_subtract.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "6",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "offsetMasterName": "m_axi_gmem2",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "img_in1_1",
          "access": "W",
          "description": "Data signal of img_in1",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "img_in1",
              "access": "W",
              "description": "Bit 31 to 0 of img_in1"
            }]
        },
        {
          "offset": "0x14",
          "name": "img_in1_2",
          "access": "W",
          "description": "Data signal of img_in1",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "img_in1",
              "access": "W",
              "description": "Bit 63 to 32 of img_in1"
            }]
        },
        {
          "offset": "0x1c",
          "name": "img_in2_1",
          "access": "W",
          "description": "Data signal of img_in2",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "img_in2",
              "access": "W",
              "description": "Bit 31 to 0 of img_in2"
            }]
        },
        {
          "offset": "0x20",
          "name": "img_in2_2",
          "access": "W",
          "description": "Data signal of img_in2",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "img_in2",
              "access": "W",
              "description": "Bit 63 to 32 of img_in2"
            }]
        },
        {
          "offset": "0x28",
          "name": "img_out_1",
          "access": "W",
          "description": "Data signal of img_out",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "img_out",
              "access": "W",
              "description": "Bit 31 to 0 of img_out"
            }]
        },
        {
          "offset": "0x2c",
          "name": "img_out_2",
          "access": "W",
          "description": "Data signal of img_out",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "img_out",
              "access": "W",
              "description": "Bit 63 to 32 of img_out"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "img_in1"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "28",
          "argName": "img_in2"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "40",
          "argName": "img_out"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:m_axi_gmem0:m_axi_gmem1:m_axi_gmem2",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_gmem0": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem0_",
      "paramPrefix": "C_M_AXI_GMEM0_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem0_ARADDR",
        "m_axi_gmem0_ARBURST",
        "m_axi_gmem0_ARCACHE",
        "m_axi_gmem0_ARID",
        "m_axi_gmem0_ARLEN",
        "m_axi_gmem0_ARLOCK",
        "m_axi_gmem0_ARPROT",
        "m_axi_gmem0_ARQOS",
        "m_axi_gmem0_ARREADY",
        "m_axi_gmem0_ARREGION",
        "m_axi_gmem0_ARSIZE",
        "m_axi_gmem0_ARUSER",
        "m_axi_gmem0_ARVALID",
        "m_axi_gmem0_AWADDR",
        "m_axi_gmem0_AWBURST",
        "m_axi_gmem0_AWCACHE",
        "m_axi_gmem0_AWID",
        "m_axi_gmem0_AWLEN",
        "m_axi_gmem0_AWLOCK",
        "m_axi_gmem0_AWPROT",
        "m_axi_gmem0_AWQOS",
        "m_axi_gmem0_AWREADY",
        "m_axi_gmem0_AWREGION",
        "m_axi_gmem0_AWSIZE",
        "m_axi_gmem0_AWUSER",
        "m_axi_gmem0_AWVALID",
        "m_axi_gmem0_BID",
        "m_axi_gmem0_BREADY",
        "m_axi_gmem0_BRESP",
        "m_axi_gmem0_BUSER",
        "m_axi_gmem0_BVALID",
        "m_axi_gmem0_RDATA",
        "m_axi_gmem0_RID",
        "m_axi_gmem0_RLAST",
        "m_axi_gmem0_RREADY",
        "m_axi_gmem0_RRESP",
        "m_axi_gmem0_RUSER",
        "m_axi_gmem0_RVALID",
        "m_axi_gmem0_WDATA",
        "m_axi_gmem0_WID",
        "m_axi_gmem0_WLAST",
        "m_axi_gmem0_WREADY",
        "m_axi_gmem0_WSTRB",
        "m_axi_gmem0_WUSER",
        "m_axi_gmem0_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "img_in1"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "img_in1"
        }
      ]
    },
    "m_axi_gmem1": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem1_",
      "paramPrefix": "C_M_AXI_GMEM1_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem1_ARADDR",
        "m_axi_gmem1_ARBURST",
        "m_axi_gmem1_ARCACHE",
        "m_axi_gmem1_ARID",
        "m_axi_gmem1_ARLEN",
        "m_axi_gmem1_ARLOCK",
        "m_axi_gmem1_ARPROT",
        "m_axi_gmem1_ARQOS",
        "m_axi_gmem1_ARREADY",
        "m_axi_gmem1_ARREGION",
        "m_axi_gmem1_ARSIZE",
        "m_axi_gmem1_ARUSER",
        "m_axi_gmem1_ARVALID",
        "m_axi_gmem1_AWADDR",
        "m_axi_gmem1_AWBURST",
        "m_axi_gmem1_AWCACHE",
        "m_axi_gmem1_AWID",
        "m_axi_gmem1_AWLEN",
        "m_axi_gmem1_AWLOCK",
        "m_axi_gmem1_AWPROT",
        "m_axi_gmem1_AWQOS",
        "m_axi_gmem1_AWREADY",
        "m_axi_gmem1_AWREGION",
        "m_axi_gmem1_AWSIZE",
        "m_axi_gmem1_AWUSER",
        "m_axi_gmem1_AWVALID",
        "m_axi_gmem1_BID",
        "m_axi_gmem1_BREADY",
        "m_axi_gmem1_BRESP",
        "m_axi_gmem1_BUSER",
        "m_axi_gmem1_BVALID",
        "m_axi_gmem1_RDATA",
        "m_axi_gmem1_RID",
        "m_axi_gmem1_RLAST",
        "m_axi_gmem1_RREADY",
        "m_axi_gmem1_RRESP",
        "m_axi_gmem1_RUSER",
        "m_axi_gmem1_RVALID",
        "m_axi_gmem1_WDATA",
        "m_axi_gmem1_WID",
        "m_axi_gmem1_WLAST",
        "m_axi_gmem1_WREADY",
        "m_axi_gmem1_WSTRB",
        "m_axi_gmem1_WUSER",
        "m_axi_gmem1_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "img_in2"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "img_in2"
        }
      ]
    },
    "m_axi_gmem2": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem2_",
      "paramPrefix": "C_M_AXI_GMEM2_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "WRITE_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem2_ARADDR",
        "m_axi_gmem2_ARBURST",
        "m_axi_gmem2_ARCACHE",
        "m_axi_gmem2_ARID",
        "m_axi_gmem2_ARLEN",
        "m_axi_gmem2_ARLOCK",
        "m_axi_gmem2_ARPROT",
        "m_axi_gmem2_ARQOS",
        "m_axi_gmem2_ARREADY",
        "m_axi_gmem2_ARREGION",
        "m_axi_gmem2_ARSIZE",
        "m_axi_gmem2_ARUSER",
        "m_axi_gmem2_ARVALID",
        "m_axi_gmem2_AWADDR",
        "m_axi_gmem2_AWBURST",
        "m_axi_gmem2_AWCACHE",
        "m_axi_gmem2_AWID",
        "m_axi_gmem2_AWLEN",
        "m_axi_gmem2_AWLOCK",
        "m_axi_gmem2_AWPROT",
        "m_axi_gmem2_AWQOS",
        "m_axi_gmem2_AWREADY",
        "m_axi_gmem2_AWREGION",
        "m_axi_gmem2_AWSIZE",
        "m_axi_gmem2_AWUSER",
        "m_axi_gmem2_AWVALID",
        "m_axi_gmem2_BID",
        "m_axi_gmem2_BREADY",
        "m_axi_gmem2_BRESP",
        "m_axi_gmem2_BUSER",
        "m_axi_gmem2_BVALID",
        "m_axi_gmem2_RDATA",
        "m_axi_gmem2_RID",
        "m_axi_gmem2_RLAST",
        "m_axi_gmem2_RREADY",
        "m_axi_gmem2_RRESP",
        "m_axi_gmem2_RUSER",
        "m_axi_gmem2_RVALID",
        "m_axi_gmem2_WDATA",
        "m_axi_gmem2_WID",
        "m_axi_gmem2_WLAST",
        "m_axi_gmem2_WREADY",
        "m_axi_gmem2_WSTRB",
        "m_axi_gmem2_WUSER",
        "m_axi_gmem2_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "img_out"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "img_out"
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem0_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem0_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem0_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem0_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem0_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem0_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem0_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem0_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem1_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem1_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem1_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem1_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem1_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem1_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem1_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem1_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem2_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem2_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem2_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem2_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem2_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem2_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem2_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem2_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem2_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem2_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem2_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem2_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem2_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem2_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem2_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem2_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem2_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem2_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem2_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem2_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "xf_cv_subtract",
      "BindInstances": "img_out_c_U imgInput1_data_U imgInput2_data_U imgOutput_data_U control_s_axi_U gmem0_m_axi_U gmem1_m_axi_U gmem2_m_axi_U",
      "Instances": [
        {
          "ModuleName": "entry_proc1",
          "InstanceName": "entry_proc1_U0"
        },
        {
          "ModuleName": "Array2xfMat_32_16_1920_1080_1_2_s",
          "InstanceName": "Array2xfMat_32_16_1920_1080_1_2_U0",
          "Instances": [{
              "ModuleName": "Axi2Mat",
              "InstanceName": "grp_Axi2Mat_fu_36",
              "BindInstances": "ldata_U",
              "Instances": [
                {
                  "ModuleName": "Axi2AxiStream",
                  "InstanceName": "Axi2AxiStream_U0",
                  "Instances": [{
                      "ModuleName": "Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1",
                      "InstanceName": "grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_71",
                      "BindInstances": "icmp_ln1021_fu_84_p2 add_ln1021_fu_90_p2"
                    }]
                },
                {
                  "ModuleName": "AxiStream2Mat",
                  "InstanceName": "AxiStream2Mat_U0",
                  "Instances": [{
                      "ModuleName": "AxiStream2MatStream_2_s",
                      "InstanceName": "AxiStream2MatStream_2_U0",
                      "BindInstances": "icmp_ln1054_fu_131_p2 i_4_fu_137_p2 bLast_fu_425_p2 icmp_ln1065_fu_143_p2 sub_ln1074_fu_149_p2 sub_ln1074_1_fu_155_p2 icmp_ln1074_fu_161_p2 sub_ln1074_2_fu_321_p2 xor_ln1074_fu_193_p2 sub_ln1074_3_fu_325_p2 select_ln1074_fu_329_p3 select_ln1074_1_fu_198_p3 select_ln1074_2_fu_205_p3 xor_ln1074_1_fu_336_p2 lshr_ln1074_fu_215_p2 lshr_ln1074_1_fu_346_p2 localbuffer_5_fu_356_p2 rem_3_fu_225_p2 icmp_ln1066_fu_235_p2 sub_ln1067_fu_243_p2 lshr_ln1067_fu_253_p2 lshr_ln1067_1_fu_274_p2 and_ln1067_fu_367_p2 sub_ln1067_1_fu_279_p2 lshr_ln1067_2_fu_288_p2 localbuffer_fu_373_p2 localbuffer_3_fu_378_p3 add_ln1071_fu_294_p2 lshr_ln1071_fu_303_p2 and_ln1071_fu_391_p2 shl_ln1071_fu_312_p2 xor_ln1071_fu_397_p2 and_ln1071_1_fu_402_p2 shl_ln1071_1_fu_408_p2 localbuffer_4_fu_413_p2 rem_2_fu_259_p2 icmp_ln1084_fu_419_p2 add_ln1086_fu_430_p2 j_4_fu_435_p3"
                    }]
                }
              ]
            }]
        },
        {
          "ModuleName": "Array2xfMat_32_16_1920_1080_1_2_1",
          "InstanceName": "Array2xfMat_32_16_1920_1080_1_2_1_U0",
          "Instances": [{
              "ModuleName": "Axi2Mat",
              "InstanceName": "grp_Axi2Mat_fu_36",
              "BindInstances": "ldata_U",
              "Instances": [
                {
                  "ModuleName": "Axi2AxiStream",
                  "InstanceName": "Axi2AxiStream_U0",
                  "Instances": [{
                      "ModuleName": "Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1",
                      "InstanceName": "grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_71",
                      "BindInstances": "icmp_ln1021_fu_84_p2 add_ln1021_fu_90_p2"
                    }]
                },
                {
                  "ModuleName": "AxiStream2Mat",
                  "InstanceName": "AxiStream2Mat_U0",
                  "Instances": [{
                      "ModuleName": "AxiStream2MatStream_2_s",
                      "InstanceName": "AxiStream2MatStream_2_U0",
                      "BindInstances": "icmp_ln1054_fu_131_p2 i_4_fu_137_p2 bLast_fu_425_p2 icmp_ln1065_fu_143_p2 sub_ln1074_fu_149_p2 sub_ln1074_1_fu_155_p2 icmp_ln1074_fu_161_p2 sub_ln1074_2_fu_321_p2 xor_ln1074_fu_193_p2 sub_ln1074_3_fu_325_p2 select_ln1074_fu_329_p3 select_ln1074_1_fu_198_p3 select_ln1074_2_fu_205_p3 xor_ln1074_1_fu_336_p2 lshr_ln1074_fu_215_p2 lshr_ln1074_1_fu_346_p2 localbuffer_5_fu_356_p2 rem_3_fu_225_p2 icmp_ln1066_fu_235_p2 sub_ln1067_fu_243_p2 lshr_ln1067_fu_253_p2 lshr_ln1067_1_fu_274_p2 and_ln1067_fu_367_p2 sub_ln1067_1_fu_279_p2 lshr_ln1067_2_fu_288_p2 localbuffer_fu_373_p2 localbuffer_3_fu_378_p3 add_ln1071_fu_294_p2 lshr_ln1071_fu_303_p2 and_ln1071_fu_391_p2 shl_ln1071_fu_312_p2 xor_ln1071_fu_397_p2 and_ln1071_1_fu_402_p2 shl_ln1071_1_fu_408_p2 localbuffer_4_fu_413_p2 rem_2_fu_259_p2 icmp_ln1084_fu_419_p2 add_ln1086_fu_430_p2 j_4_fu_435_p3"
                    }]
                }
              ]
            }]
        },
        {
          "ModuleName": "subtract_0_16_1920_1080_1_2_2_2_s",
          "InstanceName": "subtract_0_16_1920_1080_1_2_2_2_U0",
          "BindInstances": "icmp_ln820_fu_58_p2 i_2_fu_64_p2",
          "Instances": [{
              "ModuleName": "subtract_0_16_1920_1080_1_2_2_2_Pipeline_colLoop",
              "InstanceName": "grp_subtract_0_16_1920_1080_1_2_2_2_Pipeline_colLoop_fu_40",
              "BindInstances": "icmp_ln827_fu_85_p2 j_2_fu_91_p2 result_temp_fu_118_p2 select_ln851_fu_136_p3 result_temp_1_fu_172_p2 select_ln851_1_fu_190_p3 result_temp_2_fu_226_p2 select_ln851_2_fu_244_p3"
            }]
        },
        {
          "ModuleName": "xfMat2Array_32_16_1920_1080_1_2_1_s",
          "InstanceName": "xfMat2Array_32_16_1920_1080_1_2_1_U0",
          "Instances": [{
              "ModuleName": "Mat2Axi",
              "InstanceName": "grp_Mat2Axi_fu_44",
              "BindInstances": "dout_c_U ldata_U",
              "Instances": [
                {
                  "ModuleName": "Mat2AxiStream",
                  "InstanceName": "Mat2AxiStream_U0",
                  "Instances": [{
                      "ModuleName": "MatStream2AxiStream_2_s",
                      "InstanceName": "MatStream2AxiStream_2_U0",
                      "BindInstances": "icmp_ln1340_fu_56_p2",
                      "Instances": [{
                          "ModuleName": "MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol",
                          "InstanceName": "grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_39",
                          "BindInstances": "icmp_ln1301_fu_119_p2 add_ln1301_fu_125_p2 tempval_fu_147_p2 localbuffer_1_fu_214_p2 icmp_ln1324_fu_163_p2 sub_ln1332_fu_169_p2 sub_ln1332_1_fu_183_p2 shl_ln1332_fu_226_p2 lshr_ln1332_fu_231_p2 localbuffer_2_fu_236_p3 add_ln1333_fu_189_p2 add_ln1325_fu_200_p2"
                        }]
                    }]
                },
                {
                  "ModuleName": "entry_proc",
                  "InstanceName": "entry_proc_U0"
                },
                {
                  "ModuleName": "AxiStream2Axi",
                  "InstanceName": "AxiStream2Axi_U0",
                  "Instances": [{
                      "ModuleName": "AxiStream2Axi_Pipeline_MMIterOutLoop2",
                      "InstanceName": "grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_64",
                      "BindInstances": "icmp_ln1379_fu_88_p2 add_ln1379_fu_94_p2"
                    }]
                }
              ]
            }]
        }
      ]
    },
    "Info": {
      "entry_proc1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Axi2AxiStream": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "AxiStream2MatStream_2_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "AxiStream2Mat": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Axi2Mat": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Array2xfMat_32_16_1920_1080_1_2_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Array2xfMat_32_16_1920_1080_1_2_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "subtract_0_16_1920_1080_1_2_2_2_Pipeline_colLoop": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "subtract_0_16_1920_1080_1_2_2_2_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "entry_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "MatStream2AxiStream_2_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Mat2AxiStream": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "AxiStream2Axi_Pipeline_MMIterOutLoop2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "AxiStream2Axi": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Mat2Axi": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "xfMat2Array_32_16_1920_1080_1_2_1_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "xf_cv_subtract": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "entry_proc1": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.634"
        },
        "Area": {
          "FF": "3",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "29",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1": {
        "Latency": {
          "LatencyBest": "1555203",
          "LatencyAvg": "1555203",
          "LatencyWorst": "1555203",
          "PipelineII": "1555201",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_1021_1",
            "TripCount": "1555200",
            "Latency": "1555201",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "58",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "114",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Axi2AxiStream": {
        "Latency": {
          "LatencyBest": "1555212",
          "LatencyAvg": "1555212",
          "LatencyWorst": "1555212",
          "PipelineII": "1555212",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Area": {
          "FF": "133",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "343",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "AxiStream2MatStream_2_s": {
        "Latency": {
          "LatencyBest": "4147205",
          "LatencyAvg": "4147205",
          "LatencyWorst": "4147205",
          "PipelineII": "4147202",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=2 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.811"
        },
        "Loops": [{
            "Name": "MMIterInLoopRow",
            "TripCount": "2073600",
            "Latency": "4147203",
            "PipelineII": "2",
            "PipelineDepth": "5"
          }],
        "Area": {
          "FF": "479",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "1642",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "3",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "AxiStream2Mat": {
        "Latency": {
          "LatencyBest": "4147205",
          "LatencyAvg": "4147205",
          "LatencyWorst": "4147205",
          "PipelineII": "4147202",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.811"
        },
        "Area": {
          "FF": "479",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "1642",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "3",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Axi2Mat": {
        "Latency": {
          "LatencyBest": "4147215",
          "LatencyAvg": "4147215",
          "LatencyWorst": "4147215",
          "PipelineII": "4147202",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Area": {
          "FF": "711",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "2055",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "3",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Array2xfMat_32_16_1920_1080_1_2_s": {
        "Latency": {
          "LatencyBest": "4147216",
          "LatencyAvg": "4147216",
          "LatencyWorst": "4147216",
          "PipelineII": "4147216",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Area": {
          "FF": "718",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "2118",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "3",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Array2xfMat_32_16_1920_1080_1_2_1": {
        "Latency": {
          "LatencyBest": "4147216",
          "LatencyAvg": "4147216",
          "LatencyWorst": "4147216",
          "PipelineII": "4147216",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Area": {
          "FF": "717",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "2109",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "3",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "subtract_0_16_1920_1080_1_2_2_2_Pipeline_colLoop": {
        "Latency": {
          "LatencyBest": "1083",
          "LatencyAvg": "1083",
          "LatencyWorst": "1083",
          "PipelineII": "1081",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.797"
        },
        "Loops": [{
            "Name": "colLoop",
            "TripCount": "1080",
            "Latency": "1081",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "40",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "159",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "subtract_0_16_1920_1080_1_2_2_2_s": {
        "Latency": {
          "LatencyBest": "2083201",
          "LatencyAvg": "2083201",
          "LatencyWorst": "2083201",
          "PipelineII": "2083201",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.797"
        },
        "Loops": [{
            "Name": "rowLoop",
            "TripCount": "1920",
            "Latency": "2083200",
            "PipelineII": "",
            "PipelineDepth": "1085"
          }],
        "Area": {
          "FF": "56",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "250",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "entry_proc": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.634"
        },
        "Area": {
          "FF": "3",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "29",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol": {
        "Latency": {
          "LatencyBest": "2073604",
          "LatencyAvg": "2073604",
          "LatencyWorst": "2073604",
          "PipelineII": "2073601",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.609"
        },
        "Loops": [{
            "Name": "MMIterOutRow_MMIterOutCol",
            "TripCount": "2073600",
            "Latency": "2073602",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "FF": "162",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "581",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "MatStream2AxiStream_2_s": {
        "Latency": {
          "LatencyBest": "2073606",
          "LatencyAvg": "2073606",
          "LatencyWorst": "2073606",
          "PipelineII": "2073606",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.609"
        },
        "Area": {
          "FF": "167",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "664",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Mat2AxiStream": {
        "Latency": {
          "LatencyBest": "2073606",
          "LatencyAvg": "2073606",
          "LatencyWorst": "2073606",
          "PipelineII": "2073607",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.609"
        },
        "Area": {
          "FF": "167",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "664",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "AxiStream2Axi_Pipeline_MMIterOutLoop2": {
        "Latency": {
          "LatencyBest": "1555203",
          "LatencyAvg": "1555203",
          "LatencyWorst": "1555203",
          "PipelineII": "1555201",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "MMIterOutLoop2",
            "TripCount": "1555200",
            "Latency": "1555201",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "58",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "116",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "AxiStream2Axi": {
        "Latency": {
          "LatencyBest": "1555211",
          "LatencyAvg": "1555211",
          "LatencyWorst": "1555211",
          "PipelineII": "1555211",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Area": {
          "FF": "131",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "362",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Mat2Axi": {
        "Latency": {
          "LatencyBest": "2073606",
          "LatencyAvg": "2073606",
          "LatencyWorst": "2073606",
          "PipelineII": "2073607",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Area": {
          "FF": "501",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "1221",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "xfMat2Array_32_16_1920_1080_1_2_1_s": {
        "Latency": {
          "LatencyBest": "2073607",
          "LatencyAvg": "2073607",
          "LatencyWorst": "2073607",
          "PipelineII": "2073607",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Area": {
          "FF": "571",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "1293",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "xf_cv_subtract": {
        "Latency": {
          "LatencyBest": "4147216",
          "LatencyAvg": "4147216",
          "LatencyWorst": "4147216",
          "PipelineII": "4147217",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Area": {
          "BRAM_18K": "6",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "2",
          "FF": "4717",
          "AVAIL_FF": "106400",
          "UTIL_FF": "4",
          "LUT": "8498",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "15",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-07-21 21:00:20 -0400",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.1"
  }
}
