adapter driver sysfsgpio
adapter speed 1000

# Get the number of the versal_gpio gpiochip. This corresponds to the LPD GPIO controller
regexp {.*gpiochip(\d*)/.*} [exec grep -H versal_gpio {*}[glob /sys/class/gpio/*/label]] trash gpionum
puts stderr [glob /sys/class/gpio/*/label]
puts stderr [exec grep pmc_gpio {*}[glob /sys/class/gpio/*/label]]

# PL EMIO starts at pin 26
set gpionum [expr {$gpionum + 26}]

# Define pin numbers for sysfsgpio
sysfsgpio tck_num [expr {$gpionum + 0}]
sysfsgpio tdi_num [expr {$gpionum + 1}]
sysfsgpio tms_num [expr {$gpionum + 2}]
sysfsgpio trst_num [expr {$gpionum + 3}]
sysfsgpio tdo_num [expr {$gpionum + 4}]

transport select jtag

reset_config srst_only
reset_config srst_nogate
reset_config connect_assert_srst

set chain_length 5
set _CHIPNAME riscv
jtag newtap $_CHIPNAME cpu -irlen $chain_length

set _TARGETNAME_0 $_CHIPNAME.cpu

target create $_TARGETNAME_0 riscv -chain-position $_TARGETNAME_0
  
$_TARGETNAME_0 configure -work-area-phys 0 -work-area-size 0x8000 -work-area-backup 1

# Define custom VEER CSRs. This syntax is for OpenOCD 0.11.0
# reg csrxxx
$_TARGETNAME_0 riscv expose_csrs 1984,1986,1992,1993,1994,1995,2032,2041,2047,4032

gdb_report_data_abort enable

init

# Check if we can read/write CPTRA_DBG_MANUF_SERVICE_REG to see if Caliptra JTAG registers are accessible
set manuf [riscv dmi_read 0x60]
riscv dmi_write 0x60 [expr {0xFFFFFFFF - $manuf}]
set manuf_inv [riscv dmi_read 0x60]
# Restore original value
riscv dmi_write 0x60 [format %08X $manuf]
if { $manuf == $manuf_inv } {
    puts stderr "Caliptra not accessible"
} else {
    puts stderr "Caliptra accessible"
}

set dmstatus [riscv dmi_read 0x11]
if {0x0 == $dmstatus} {
    puts stderr "Core not accessible"
} else {
    puts stderr "Core accessible"
    halt
}
puts stderr "OpenOCD setup finished"
