pr_debug	,	F_2
pixis_bdcfg0	,	V_18
"deviation = %d\n"	,	L_10
monitor_port	,	V_9
"fsl,mpc8610-pci"	,	L_28
rsrc	,	V_41
"%s: can't request pixis event IRQ: %d\n"	,	L_4
simple_gpiochip_init	,	F_10
bits_per_pixel	,	V_8
irq_dispose_mapping	,	F_7
mpc8610_ids	,	V_7
speed_ccb	,	V_25
of_device_is_compatible	,	F_28
pixis_arch	,	V_12
"mpc86xx_hpcd_setup_arch()"	,	L_26
clrsetbits_8	,	F_16
defined	,	F_31
mpc8610_declare_of_platform_devices	,	F_9
PX_BRDCFG0_DIU_MASK	,	V_19
"%c0 - DVI\n"	,	L_23
val	,	V_33
SPRN_TBWL	,	V_53
"can't find device node 'fsl,fpga-pixis'\n"	,	L_33
"Err: can't map FPGA cfg register!\n"	,	L_31
"Entered the else if block %d\n"	,	L_17
request_irq	,	F_6
IRQ_HANDLED	,	V_4
"Err: "	,	L_32
__func__	,	V_3
mpc8610hpcd_set_monitor_port	,	F_15
PAGE_SIZE	,	V_32
get_pixel_format	,	V_46
pr_err	,	F_5
diu_ops	,	V_45
SPRN_TBWU	,	V_54
pixval	,	V_28
"DIU pixval = %lu\n"	,	L_13
"pci"	,	L_27
CONFIG_FB_FSL_DIU_MODULE	,	V_44
ssize_t	,	T_7
of_address_to_resource	,	F_29
set_sysfs_monitor_port	,	V_51
"DIU test pixval i= %d, pixval=%lu, temp freq. = %u\n"	,	L_15
mfspr	,	F_39
device_node	,	V_36
"DIU: Best Freq = %lx\n"	,	L_20
pixis	,	V_38
fsl_add_bridge	,	F_30
CONFIG_FB_FSL_DIU	,	V_43
"fsl,mpc8641-pcie"	,	L_29
"fsl,fpga-pixis"	,	L_30
mpc8610_suspend_init	,	F_3
u8	,	T_3
pixelformat	,	V_10
err	,	V_29
minpixclock	,	V_26
mpc8610hpcd_get_pixel_format	,	F_12
irq	,	V_1
i	,	V_14
"sw9:wakeup"	,	L_3
bdcfg	,	V_15
buf	,	V_31
r	,	V_35
set_monitor_port	,	V_48
__init	,	T_2
MAKE_AD	,	F_13
of_get_flat_dt_root	,	F_35
"%s: PIXIS' event (sw9/wakeup) IRQ handled\n"	,	L_1
progress	,	V_40
"fsl-diu: unsupported pixel depth %u\n"	,	L_6
"DIU bestval = %lu\n"	,	L_14
of_node_put	,	F_33
"%c1 - Single link LVDS\n"	,	L_24
data	,	V_2
bestfreq	,	V_24
"DIU minpixclock - %lu\n"	,	L_11
ppc_md	,	V_39
mpc8610_sw9_irq	,	F_1
__iomem	,	T_5
HID0_TBEN	,	V_56
"DIU: Current value of CLKDVDR = 0x%08x\n"	,	L_21
SPRN_HID0	,	V_55
"fsl,fpga-pixis-gpio-bank"	,	L_5
pixclock	,	V_20
fsl_get_sys_freq	,	F_21
u32	,	T_4
maxpixclock	,	V_27
mtspr	,	F_38
"%c2 - Dual link LVDS\n"	,	L_25
mpc8610hpcd_set_sysfs_monitor_port	,	F_24
ret	,	V_5
"DIU pixclock freq - %u\n"	,	L_9
"DIU: Modified value of CLKDVDR = 0x%08x\n"	,	L_22
"MPC86xx HPCD board from Freescale Semiconductor\n"	,	L_34
pixis_node	,	V_6
"DIU pixclock in ps - %d\n"	,	L_8
"DIU error = %ld\n NomPixClk "	,	L_19
for_each_node_by_type	,	F_27
clkdvdr	,	V_21
resource	,	V_34
"Err: can't map clock divider register!\n"	,	L_7
"DIU exceeds monitor range (%lu to %lu)\n"	,	L_16
ioremap	,	F_18
CONFIG_PCI	,	F_26
mpc8610hpcd_show_monitor_port	,	F_23
irq_of_parse_and_map	,	F_4
bestval	,	V_23
gamma_table_base	,	V_13
iounmap	,	F_22
np	,	V_37
"%s: can't map pixis event IRQ.\n"	,	L_2
printk	,	F_20
"fsl,MPC8610HPCD"	,	L_35
"DIU chose = %lx\n"	,	L_18
PX_BRDCFG0_DVISEL	,	V_16
enable_irq_wake	,	F_8
ulong	,	T_6
get_immrbase	,	F_19
"DIU maxpixclock - %lu\n"	,	L_12
of_find_compatible_node	,	F_32
root	,	V_52
of_flat_dt_is_compatible	,	F_36
set_pixel_clock	,	V_49
PX_BRDCFG0_DLINK	,	V_17
temp	,	V_22
show_monitor_port	,	V_50
irqreturn_t	,	T_1
of_platform_bus_probe	,	F_11
start	,	V_42
arch_monitor	,	V_11
mpc8610hpcd_set_gamma_table	,	F_14
mpc86xx_time_init	,	F_37
mpc86xx_hpcd_setup_arch	,	F_25
mpc86xx_hpcd_probe	,	F_34
KERN_ERR	,	V_30
set_gamma_table	,	V_47
mpc8610hpcd_set_pixel_clock	,	F_17
