{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1526491126445 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1526491126455 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 16 21:48:44 2018 " "Processing started: Wed May 16 21:48:44 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1526491126455 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526491126455 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off avrage -c avrage " "Command: quartus_map --read_settings_files=on --write_settings_files=off avrage -c avrage" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526491126455 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1526491127146 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1526491127146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.sv" "" { Text "C:/Users/asus/Desktop/Qproject/adder.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526491138315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526491138315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.sv 1 1 " "Found 1 design units, including 1 entities, in source file register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.sv" "" { Text "C:/Users/asus/Desktop/Qproject/register.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526491138325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526491138325 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "counter.sv(6) " "Verilog HDL information at counter.sv(6): always construct contains both blocking and non-blocking assignments" {  } { { "counter.sv" "" { Text "C:/Users/asus/Desktop/Qproject/counter.sv" 6 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1526491138325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.sv" "" { Text "C:/Users/asus/Desktop/Qproject/counter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526491138325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526491138325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "andgates.sv 1 1 " "Found 1 design units, including 1 entities, in source file andgates.sv" { { "Info" "ISGN_ENTITY_NAME" "1 andgates " "Found entity 1: andgates" {  } { { "andgates.sv" "" { Text "C:/Users/asus/Desktop/Qproject/andgates.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526491138335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526491138335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avrage.bdf 1 1 " "Found 1 design units, including 1 entities, in source file avrage.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 avrage " "Found entity 1: avrage" {  } { { "avrage.bdf" "" { Schematic "C:/Users/asus/Desktop/Qproject/avrage.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526491138335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526491138335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.sv" "" { Text "C:/Users/asus/Desktop/Qproject/controller.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526491138345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526491138345 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "avrage " "Elaborating entity \"avrage\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1526491138375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:inst " "Elaborating entity \"controller\" for hierarchy \"controller:inst\"" {  } { { "avrage.bdf" "inst" { Schematic "C:/Users/asus/Desktop/Qproject/avrage.bdf" { { 760 744 888 872 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526491138375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:inst5 " "Elaborating entity \"counter\" for hierarchy \"counter:inst5\"" {  } { { "avrage.bdf" "inst5" { Schematic "C:/Users/asus/Desktop/Qproject/avrage.bdf" { { 608 1104 1224 688 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526491138385 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 counter.sv(9) " "Verilog HDL assignment warning at counter.sv(9): truncated value with size 32 to match size of target (3)" {  } { { "counter.sv" "" { Text "C:/Users/asus/Desktop/Qproject/counter.sv" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1526491138385 "|avrage|counter:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andgates andgates:inst4 " "Elaborating entity \"andgates\" for hierarchy \"andgates:inst4\"" {  } { { "avrage.bdf" "inst4" { Schematic "C:/Users/asus/Desktop/Qproject/avrage.bdf" { { 296 1304 1464 376 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526491138385 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 andgates.sv(14) " "Verilog HDL warning at andgates.sv(14): actual bit length 32 differs from formal bit length 1" {  } { { "andgates.sv" "" { Text "C:/Users/asus/Desktop/Qproject/andgates.sv" 14 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1526491138385 "|avrage|andgates:inst4"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 andgates.sv(15) " "Verilog HDL warning at andgates.sv(15): actual bit length 32 differs from formal bit length 1" {  } { { "andgates.sv" "" { Text "C:/Users/asus/Desktop/Qproject/andgates.sv" 15 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1526491138385 "|avrage|andgates:inst4"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 andgates.sv(16) " "Verilog HDL warning at andgates.sv(16): actual bit length 32 differs from formal bit length 1" {  } { { "andgates.sv" "" { Text "C:/Users/asus/Desktop/Qproject/andgates.sv" 16 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1526491138385 "|avrage|andgates:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:inst2 " "Elaborating entity \"adder\" for hierarchy \"adder:inst2\"" {  } { { "avrage.bdf" "inst2" { Schematic "C:/Users/asus/Desktop/Qproject/avrage.bdf" { { 296 848 1008 376 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526491138385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:IN " "Elaborating entity \"register\" for hierarchy \"register:IN\"" {  } { { "avrage.bdf" "IN" { Schematic "C:/Users/asus/Desktop/Qproject/avrage.bdf" { { 208 408 568 352 "IN" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526491138385 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "w\[10\] GND " "Pin \"w\[10\]\" is stuck at GND" {  } { { "avrage.bdf" "" { Schematic "C:/Users/asus/Desktop/Qproject/avrage.bdf" { { 320 1712 1888 336 "w\[10..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526491139096 "|avrage|w[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "w\[9\] GND " "Pin \"w\[9\]\" is stuck at GND" {  } { { "avrage.bdf" "" { Schematic "C:/Users/asus/Desktop/Qproject/avrage.bdf" { { 320 1712 1888 336 "w\[10..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526491139096 "|avrage|w[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "w\[8\] GND " "Pin \"w\[8\]\" is stuck at GND" {  } { { "avrage.bdf" "" { Schematic "C:/Users/asus/Desktop/Qproject/avrage.bdf" { { 320 1712 1888 336 "w\[10..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526491139096 "|avrage|w[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "w\[7\] GND " "Pin \"w\[7\]\" is stuck at GND" {  } { { "avrage.bdf" "" { Schematic "C:/Users/asus/Desktop/Qproject/avrage.bdf" { { 320 1712 1888 336 "w\[10..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526491139096 "|avrage|w[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "w\[6\] GND " "Pin \"w\[6\]\" is stuck at GND" {  } { { "avrage.bdf" "" { Schematic "C:/Users/asus/Desktop/Qproject/avrage.bdf" { { 320 1712 1888 336 "w\[10..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526491139096 "|avrage|w[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "w\[5\] GND " "Pin \"w\[5\]\" is stuck at GND" {  } { { "avrage.bdf" "" { Schematic "C:/Users/asus/Desktop/Qproject/avrage.bdf" { { 320 1712 1888 336 "w\[10..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526491139096 "|avrage|w[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "w\[4\] GND " "Pin \"w\[4\]\" is stuck at GND" {  } { { "avrage.bdf" "" { Schematic "C:/Users/asus/Desktop/Qproject/avrage.bdf" { { 320 1712 1888 336 "w\[10..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526491139096 "|avrage|w[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "w\[3\] GND " "Pin \"w\[3\]\" is stuck at GND" {  } { { "avrage.bdf" "" { Schematic "C:/Users/asus/Desktop/Qproject/avrage.bdf" { { 320 1712 1888 336 "w\[10..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526491139096 "|avrage|w[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "w\[2\] GND " "Pin \"w\[2\]\" is stuck at GND" {  } { { "avrage.bdf" "" { Schematic "C:/Users/asus/Desktop/Qproject/avrage.bdf" { { 320 1712 1888 336 "w\[10..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526491139096 "|avrage|w[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "w\[1\] GND " "Pin \"w\[1\]\" is stuck at GND" {  } { { "avrage.bdf" "" { Schematic "C:/Users/asus/Desktop/Qproject/avrage.bdf" { { 320 1712 1888 336 "w\[10..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526491139096 "|avrage|w[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "w\[0\] GND " "Pin \"w\[0\]\" is stuck at GND" {  } { { "avrage.bdf" "" { Schematic "C:/Users/asus/Desktop/Qproject/avrage.bdf" { { 320 1712 1888 336 "w\[10..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1526491139096 "|avrage|w[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1526491139096 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1526491139216 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "28 " "28 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1526491139767 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/asus/Desktop/Qproject/output_files/avrage.map.smsg " "Generated suppressed messages file C:/Users/asus/Desktop/Qproject/output_files/avrage.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1526491139797 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1526491139967 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1526491139967 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATAin\[10\] " "No output dependent on input pin \"DATAin\[10\]\"" {  } { { "avrage.bdf" "" { Schematic "C:/Users/asus/Desktop/Qproject/avrage.bdf" { { 232 96 272 248 "DATAin" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526491140067 "|avrage|DATAin[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATAin\[9\] " "No output dependent on input pin \"DATAin\[9\]\"" {  } { { "avrage.bdf" "" { Schematic "C:/Users/asus/Desktop/Qproject/avrage.bdf" { { 232 96 272 248 "DATAin" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526491140067 "|avrage|DATAin[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATAin\[8\] " "No output dependent on input pin \"DATAin\[8\]\"" {  } { { "avrage.bdf" "" { Schematic "C:/Users/asus/Desktop/Qproject/avrage.bdf" { { 232 96 272 248 "DATAin" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526491140067 "|avrage|DATAin[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATAin\[7\] " "No output dependent on input pin \"DATAin\[7\]\"" {  } { { "avrage.bdf" "" { Schematic "C:/Users/asus/Desktop/Qproject/avrage.bdf" { { 232 96 272 248 "DATAin" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526491140067 "|avrage|DATAin[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATAin\[6\] " "No output dependent on input pin \"DATAin\[6\]\"" {  } { { "avrage.bdf" "" { Schematic "C:/Users/asus/Desktop/Qproject/avrage.bdf" { { 232 96 272 248 "DATAin" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526491140067 "|avrage|DATAin[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATAin\[5\] " "No output dependent on input pin \"DATAin\[5\]\"" {  } { { "avrage.bdf" "" { Schematic "C:/Users/asus/Desktop/Qproject/avrage.bdf" { { 232 96 272 248 "DATAin" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526491140067 "|avrage|DATAin[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATAin\[4\] " "No output dependent on input pin \"DATAin\[4\]\"" {  } { { "avrage.bdf" "" { Schematic "C:/Users/asus/Desktop/Qproject/avrage.bdf" { { 232 96 272 248 "DATAin" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526491140067 "|avrage|DATAin[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATAin\[3\] " "No output dependent on input pin \"DATAin\[3\]\"" {  } { { "avrage.bdf" "" { Schematic "C:/Users/asus/Desktop/Qproject/avrage.bdf" { { 232 96 272 248 "DATAin" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526491140067 "|avrage|DATAin[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATAin\[2\] " "No output dependent on input pin \"DATAin\[2\]\"" {  } { { "avrage.bdf" "" { Schematic "C:/Users/asus/Desktop/Qproject/avrage.bdf" { { 232 96 272 248 "DATAin" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526491140067 "|avrage|DATAin[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATAin\[1\] " "No output dependent on input pin \"DATAin\[1\]\"" {  } { { "avrage.bdf" "" { Schematic "C:/Users/asus/Desktop/Qproject/avrage.bdf" { { 232 96 272 248 "DATAin" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526491140067 "|avrage|DATAin[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DATAin\[0\] " "No output dependent on input pin \"DATAin\[0\]\"" {  } { { "avrage.bdf" "" { Schematic "C:/Users/asus/Desktop/Qproject/avrage.bdf" { { 232 96 272 248 "DATAin" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1526491140067 "|avrage|DATAin[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1526491140067 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "27 " "Implemented 27 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1526491140067 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1526491140067 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Implemented 1 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1526491140067 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1526491140067 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "726 " "Peak virtual memory: 726 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1526491140164 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 16 21:49:00 2018 " "Processing ended: Wed May 16 21:49:00 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1526491140164 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1526491140164 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1526491140164 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1526491140164 ""}
