 
****************************************
Report : qor
Design : sram
Version: O-2018.06-SP1
Date   : Thu Jan  4 00:00:38 2024
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:               5.00
  Critical Path Length:          0.93
  Critical Path Slack:          98.94
  Critical Path Clk Period:    100.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                427
  Buf/Inv Cell Count:              37
  Buf Cell Count:                   0
  Inv Cell Count:                  37
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       291
  Sequential Cell Count:          136
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     2537.613024
  Noncombinational Area:  4386.081451
  Buf/Inv Area:            274.978801
  Total Buffer Area:             0.00
  Total Inverter Area:         274.98
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:              6923.694476
  Design Area:            6923.694476


  Design Rules
  -----------------------------------
  Total Number of Nets:           571
  Nets With Violations:             8
  Max Trans Violations:             0
  Max Cap Violations:               8
  -----------------------------------


  Hostname: IC_EDA

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.03
  Mapping Optimization:                2.26
  -----------------------------------------
  Overall Compile Time:                4.15
  Overall Compile Wall Clock Time:     4.82

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
