# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../cs223-3.srcs/sources_1/new/2to1mux_beh.sv" \
"../../../../cs223-3.srcs/sources_1/new/4to1mux_beh.sv" \
"../../../../cs223-3.srcs/sources_1/new/decoder2to4.sv" \
"../../../../cs223-3.srcs/sources_1/new/logicF.sv" \
"../../../../cs223-3.srcs/sources_1/new/mux8to1.sv" \
"../../../../cs223-3.srcs/sim_1/new/tb_logicF.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
