# ğŸ” **Instruction Decode Stage (ID) - RISC-V Processor**  

## ğŸ“Œ **Overview**  

The **Decode stage** is the second stage in the **RISC-V processor pipeline**. It is responsible for:  

âœ”ï¸ Decoding the fetched instruction.  
âœ”ï¸ Reading values from the **register file**.  
âœ”ï¸ Identifying instruction type and control signals.  
âœ”ï¸ Passing decoded information to the **Execute stage**.  

This module is designed using **SystemVerilog** and is compatible with **Yosys, Icarus Verilog**, and other FPGA tools.  
