-- ==============================================================
-- Generated by Vitis HLS v2024.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity video_out_pynq_z2_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    bckgndYUV_din : OUT STD_LOGIC_VECTOR (23 downto 0);
    bckgndYUV_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
    bckgndYUV_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
    bckgndYUV_full_n : IN STD_LOGIC;
    bckgndYUV_write : OUT STD_LOGIC;
    rampVal_3_flag_0 : IN STD_LOGIC_VECTOR (0 downto 0);
    hdata_flag_0 : IN STD_LOGIC_VECTOR (0 downto 0);
    rampVal_2_flag_0 : IN STD_LOGIC_VECTOR (0 downto 0);
    width_val : IN STD_LOGIC_VECTOR (15 downto 0);
    conv2_i_i_i282 : IN STD_LOGIC_VECTOR (7 downto 0);
    conv2_i_i_i268 : IN STD_LOGIC_VECTOR (7 downto 0);
    conv2_i_i_i255 : IN STD_LOGIC_VECTOR (7 downto 0);
    conv2_i_i_i240_cast_cast : IN STD_LOGIC_VECTOR (4 downto 0);
    conv2_i_i_i_cast : IN STD_LOGIC_VECTOR (0 downto 0);
    cond_i235 : IN STD_LOGIC_VECTOR (7 downto 0);
    conv2_i_i10_i254_cast_cast_cast_cast : IN STD_LOGIC_VECTOR (2 downto 0);
    conv2_i_i10_i239 : IN STD_LOGIC_VECTOR (7 downto 0);
    conv2_i_i10_i236 : IN STD_LOGIC_VECTOR (7 downto 0);
    rampStart_1 : IN STD_LOGIC_VECTOR (7 downto 0);
    ZplateHorContStart_val : IN STD_LOGIC_VECTOR (15 downto 0);
    patternId_val : IN STD_LOGIC_VECTOR (7 downto 0);
    cmp2_i : IN STD_LOGIC_VECTOR (0 downto 0);
    conv2_i_i10_i233_cast : IN STD_LOGIC_VECTOR (7 downto 0);
    y : IN STD_LOGIC_VECTOR (15 downto 0);
    colorFormat_val : IN STD_LOGIC_VECTOR (7 downto 0);
    empty : IN STD_LOGIC_VECTOR (7 downto 0);
    barWidth_cast : IN STD_LOGIC_VECTOR (10 downto 0);
    barWidth : IN STD_LOGIC_VECTOR (10 downto 0);
    shl_i : IN STD_LOGIC_VECTOR (15 downto 0);
    ZplateHorContDelta_val : IN STD_LOGIC_VECTOR (15 downto 0);
    ZplateVerContStart_val : IN STD_LOGIC_VECTOR (15 downto 0);
    cmp12_i : IN STD_LOGIC_VECTOR (0 downto 0);
    ZplateVerContDelta_val : IN STD_LOGIC_VECTOR (15 downto 0);
    sub_i_i_i : IN STD_LOGIC_VECTOR (10 downto 0);
    barWidthMinSamples : IN STD_LOGIC_VECTOR (9 downto 0);
    cmp11_i : IN STD_LOGIC_VECTOR (0 downto 0);
    cmp_i34 : IN STD_LOGIC_VECTOR (0 downto 0);
    sub35_i : IN STD_LOGIC_VECTOR (16 downto 0);
    add_i349 : IN STD_LOGIC_VECTOR (7 downto 0);
    icmp : IN STD_LOGIC_VECTOR (0 downto 0);
    Sel_cast : IN STD_LOGIC_VECTOR (1 downto 0);
    cmp54_i : IN STD_LOGIC_VECTOR (0 downto 0);
    cmp136_i : IN STD_LOGIC_VECTOR (0 downto 0);
    cmp121_i : IN STD_LOGIC_VECTOR (0 downto 0);
    rampVal_3_flag_1_out : OUT STD_LOGIC_VECTOR (0 downto 0);
    rampVal_3_flag_1_out_ap_vld : OUT STD_LOGIC;
    rampVal_3_new_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    rampVal_3_new_1_out_ap_vld : OUT STD_LOGIC;
    rampVal_3_loc_1_out_i : IN STD_LOGIC_VECTOR (15 downto 0);
    rampVal_3_loc_1_out_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    rampVal_3_loc_1_out_o_ap_vld : OUT STD_LOGIC;
    rampVal_loc_1_out_i : IN STD_LOGIC_VECTOR (15 downto 0);
    rampVal_loc_1_out_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    rampVal_loc_1_out_o_ap_vld : OUT STD_LOGIC;
    hBarSel_4_0_loc_1_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
    hBarSel_4_0_loc_1_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
    hBarSel_4_0_loc_1_out_o_ap_vld : OUT STD_LOGIC;
    zonePlateVAddr_loc_1_out_i : IN STD_LOGIC_VECTOR (15 downto 0);
    zonePlateVAddr_loc_1_out_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    zonePlateVAddr_loc_1_out_o_ap_vld : OUT STD_LOGIC;
    vBarSel_loc_1_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
    vBarSel_loc_1_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
    vBarSel_loc_1_out_o_ap_vld : OUT STD_LOGIC;
    hBarSel_0_loc_1_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
    hBarSel_0_loc_1_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
    hBarSel_0_loc_1_out_o_ap_vld : OUT STD_LOGIC;
    hdata_flag_1_out : OUT STD_LOGIC_VECTOR (0 downto 0);
    hdata_flag_1_out_ap_vld : OUT STD_LOGIC;
    hdata_new_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    hdata_new_1_out_ap_vld : OUT STD_LOGIC;
    hdata_loc_1_out_i : IN STD_LOGIC_VECTOR (15 downto 0);
    hdata_loc_1_out_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    hdata_loc_1_out_o_ap_vld : OUT STD_LOGIC;
    vBarSel_2_loc_1_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
    vBarSel_2_loc_1_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
    vBarSel_2_loc_1_out_o_ap_vld : OUT STD_LOGIC;
    hBarSel_3_0_loc_1_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
    hBarSel_3_0_loc_1_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
    hBarSel_3_0_loc_1_out_o_ap_vld : OUT STD_LOGIC;
    rampVal_2_flag_1_out : OUT STD_LOGIC_VECTOR (0 downto 0);
    rampVal_2_flag_1_out_ap_vld : OUT STD_LOGIC;
    rampVal_2_new_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    rampVal_2_new_1_out_ap_vld : OUT STD_LOGIC;
    rampVal_2_loc_1_out_i : IN STD_LOGIC_VECTOR (15 downto 0);
    rampVal_2_loc_1_out_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    rampVal_2_loc_1_out_o_ap_vld : OUT STD_LOGIC;
    vBarSel_3_loc_1_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
    vBarSel_3_loc_1_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
    vBarSel_3_loc_1_out_o_ap_vld : OUT STD_LOGIC;
    hBarSel_5_0_loc_1_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
    hBarSel_5_0_loc_1_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
    hBarSel_5_0_loc_1_out_o_ap_vld : OUT STD_LOGIC;
    outpix_0_2_0_0_0_load216_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
    outpix_0_2_0_0_0_load216_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
    outpix_0_2_0_0_0_load216_out_o_ap_vld : OUT STD_LOGIC;
    outpix_0_1_0_0_0_load214_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
    outpix_0_1_0_0_0_load214_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
    outpix_0_1_0_0_0_load214_out_o_ap_vld : OUT STD_LOGIC;
    outpix_0_0_0_0_0_load212_out_i : IN STD_LOGIC_VECTOR (7 downto 0);
    outpix_0_0_0_0_0_load212_out_o : OUT STD_LOGIC_VECTOR (7 downto 0);
    outpix_0_0_0_0_0_load212_out_o_ap_vld : OUT STD_LOGIC;
    rampVal : OUT STD_LOGIC_VECTOR (7 downto 0);
    rampVal_ap_vld : OUT STD_LOGIC;
    hBarSel_4_0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    hBarSel_4_0_ap_vld : OUT STD_LOGIC;
    zonePlateVAddr : OUT STD_LOGIC_VECTOR (15 downto 0);
    zonePlateVAddr_ap_vld : OUT STD_LOGIC;
    hBarSel_0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    hBarSel_0_ap_vld : OUT STD_LOGIC;
    vBarSel : OUT STD_LOGIC_VECTOR (2 downto 0);
    vBarSel_ap_vld : OUT STD_LOGIC;
    hBarSel_3_0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    hBarSel_3_0_ap_vld : OUT STD_LOGIC;
    vBarSel_2 : OUT STD_LOGIC_VECTOR (7 downto 0);
    vBarSel_2_ap_vld : OUT STD_LOGIC;
    hBarSel_5_0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    hBarSel_5_0_ap_vld : OUT STD_LOGIC;
    vBarSel_1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    vBarSel_1_ap_vld : OUT STD_LOGIC );
end;


architecture behav of video_out_pynq_z2_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv8_C : STD_LOGIC_VECTOR (7 downto 0) := "00001100";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv8_8 : STD_LOGIC_VECTOR (7 downto 0) := "00001000";
    constant ap_const_lv8_7 : STD_LOGIC_VECTOR (7 downto 0) := "00000111";
    constant ap_const_lv8_6 : STD_LOGIC_VECTOR (7 downto 0) := "00000110";
    constant ap_const_lv8_5 : STD_LOGIC_VECTOR (7 downto 0) := "00000101";
    constant ap_const_lv8_4 : STD_LOGIC_VECTOR (7 downto 0) := "00000100";
    constant ap_const_lv8_A : STD_LOGIC_VECTOR (7 downto 0) := "00001010";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv8_D : STD_LOGIC_VECTOR (7 downto 0) := "00001101";
    constant ap_const_lv8_13 : STD_LOGIC_VECTOR (7 downto 0) := "00010011";
    constant ap_const_lv8_F : STD_LOGIC_VECTOR (7 downto 0) := "00001111";
    constant ap_const_lv8_B : STD_LOGIC_VECTOR (7 downto 0) := "00001011";
    constant ap_const_lv8_9 : STD_LOGIC_VECTOR (7 downto 0) := "00001001";
    constant ap_const_lv8_2 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_const_lv8_E : STD_LOGIC_VECTOR (7 downto 0) := "00001110";
    constant ap_const_lv8_11 : STD_LOGIC_VECTOR (7 downto 0) := "00010001";
    constant ap_const_lv8_12 : STD_LOGIC_VECTOR (7 downto 0) := "00010010";
    constant ap_const_lv8_10 : STD_LOGIC_VECTOR (7 downto 0) := "00010000";
    constant ap_const_lv8_3 : STD_LOGIC_VECTOR (7 downto 0) := "00000011";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv8_0_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv8_FF_2 : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv8_FF_3 : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv8_0_4 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv8_0_5 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv8_FF_6 : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv8_0_7 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv8_0_8 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv8_0_9 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv8_FF_10 : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv8_FF_11 : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv8_FF_12 : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv8_FF_13 : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv8_0_14 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv8_0_15 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv10_0_16 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv10_0_17 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv10_0_18 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv10_0_19 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv10_0_20 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv10_0_21 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv10_0_22 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv6_0_23 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv6_0_24 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv11_554 : STD_LOGIC_VECTOR (10 downto 0) := "10101010100";
    constant ap_const_lv11_2AA : STD_LOGIC_VECTOR (10 downto 0) := "01010101010";
    constant ap_const_lv6_3F : STD_LOGIC_VECTOR (5 downto 0) := "111111";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv11_3 : STD_LOGIC_VECTOR (10 downto 0) := "00000000011";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv23_AAB : STD_LOGIC_VECTOR (22 downto 0) := "00000000000101010101011";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv9_80 : STD_LOGIC_VECTOR (8 downto 0) := "010000000";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv10_3F : STD_LOGIC_VECTOR (9 downto 0) := "0000111111";
    constant ap_const_lv10_3C1 : STD_LOGIC_VECTOR (9 downto 0) := "1111000001";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv28_DD : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000000011011101";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv27_0 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000000000000";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv8_90 : STD_LOGIC_VECTOR (7 downto 0) := "10010000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv8_80 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_lv17_1FFFF : STD_LOGIC_VECTOR (16 downto 0) := "11111111111111111";
    constant ap_const_lv15_4D : STD_LOGIC_VECTOR (14 downto 0) := "000000001001101";
    constant ap_const_lv15_1080 : STD_LOGIC_VECTOR (14 downto 0) := "001000010000000";
    constant ap_const_lv15_7FD5 : STD_LOGIC_VECTOR (14 downto 0) := "111111111010101";
    constant ap_const_lv16_8080 : STD_LOGIC_VECTOR (15 downto 0) := "1000000010000000";
    constant ap_const_lv16_FF95 : STD_LOGIC_VECTOR (15 downto 0) := "1111111110010101";
    constant ap_const_lv14_3FEB : STD_LOGIC_VECTOR (13 downto 0) := "11111111101011";
    constant ap_const_lv16_96 : STD_LOGIC_VECTOR (15 downto 0) := "0000000010010110";
    constant ap_const_lv16_FFAB : STD_LOGIC_VECTOR (15 downto 0) := "1111111110101011";
    constant ap_const_lv13_1D : STD_LOGIC_VECTOR (12 downto 0) := "0000000011101";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter13 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter14 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter15 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter16 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter17 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter18 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter19 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter20 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter21 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state22_pp0_stage0_iter21 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln565_fu_1533_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal redYuv_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal redYuv_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grnYuv_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grnYuv_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal bluYuv_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal bluYuv_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal blkYuv_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal blkYuv_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal whiYuv_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal whiYuv_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgBarSelRgb_r_q0 : STD_LOGIC_VECTOR (1 downto 0);
    signal tpgBarSelYuv_y_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgBarSelRgb_g_q0 : STD_LOGIC_VECTOR (1 downto 0);
    signal tpgBarSelYuv_u_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgBarSelYuv_v_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal xBar_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    signal tpgBarSelRgb_b_q0 : STD_LOGIC_VECTOR (1 downto 0);
    signal tpgSinTableArray_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal tpgSinTableArray_q0 : STD_LOGIC_VECTOR (19 downto 0);
    signal zonePlateVDelta : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal tpgTartanBarArray_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal tpgTartanBarArray_q0 : STD_LOGIC_VECTOR (2 downto 0);
    signal xCount_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal yCount : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal xCount_4_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal vHatch : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal yCount_2 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal whiYuv_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal whiYuv_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal blkYuv_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal blkYuv_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgSinTableArray_9bit_0_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal tpgSinTableArray_9bit_0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgSinTableArray_9bit_0_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tpgSinTableArray_9bit_0_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgSinTableArray_9bit_0_address2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tpgSinTableArray_9bit_0_q2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgSinTableArray_9bit_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal tpgSinTableArray_9bit_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgSinTableArray_9bit_1_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tpgSinTableArray_9bit_1_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgSinTableArray_9bit_1_address2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tpgSinTableArray_9bit_1_q2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgSinTableArray_9bit_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal tpgSinTableArray_9bit_2_q0 : STD_LOGIC_VECTOR (8 downto 0);
    signal tpgSinTableArray_9bit_2_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tpgSinTableArray_9bit_2_q1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tpgSinTableArray_9bit_2_address2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tpgSinTableArray_9bit_2_q2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tpgCheckerBoardArray_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal tpgCheckerBoardArray_q0 : STD_LOGIC_VECTOR (1 downto 0);
    signal xCount_3_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal yCount_3 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal rSerie : STD_LOGIC_VECTOR (27 downto 0) := "0101101001011010010110100101";
    signal gSerie : STD_LOGIC_VECTOR (27 downto 0) := "1010101001010101101010100101";
    signal bSerie : STD_LOGIC_VECTOR (27 downto 0) := "0000000011111111000000001111";
    signal DPtpgBarSelRgb_VESA_r_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal DPtpgBarSelRgb_VESA_r_q0 : STD_LOGIC_VECTOR (1 downto 0);
    signal DPtpgBarSelRgb_VESA_g_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal DPtpgBarSelRgb_VESA_g_q0 : STD_LOGIC_VECTOR (1 downto 0);
    signal DPtpgBarSelRgb_VESA_b_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal DPtpgBarSelRgb_VESA_b_q0 : STD_LOGIC_VECTOR (1 downto 0);
    signal DPtpgBarArray_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal DPtpgBarArray_q0 : STD_LOGIC_VECTOR (2 downto 0);
    signal xCount_5_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal yCount_1 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal DPtpgBarSelRgb_CEA_r_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal DPtpgBarSelRgb_CEA_r_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal DPtpgBarSelRgb_CEA_g_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal DPtpgBarSelRgb_CEA_g_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal DPtpgBarSelRgb_CEA_b_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal DPtpgBarSelRgb_CEA_b_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal DPtpgBarSelYuv_601_y_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal DPtpgBarSelYuv_601_y_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal DPtpgBarSelYuv_601_v_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal DPtpgBarSelYuv_601_v_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal DPtpgBarSelYuv_601_u_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal DPtpgBarSelYuv_601_u_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal DPtpgBarSelYuv_709_y_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal DPtpgBarSelYuv_709_y_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal DPtpgBarSelYuv_709_v_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal DPtpgBarSelYuv_709_v_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal DPtpgBarSelYuv_709_u_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal DPtpgBarSelYuv_709_u_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal bckgndYUV_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal grp_fu_1445_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln565_reg_4765 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln565_reg_4765_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal patternId_val_read_reg_4679 : STD_LOGIC_VECTOR (7 downto 0);
    signal colorFormat_val_read_reg_4656 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln1494_reg_4883 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1494_reg_4883_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_pred540_state19 : BOOLEAN;
    signal ap_predicate_pred545_state19 : BOOLEAN;
    signal ap_predicate_pred554_state19 : BOOLEAN;
    signal ap_predicate_pred563_state19 : BOOLEAN;
    signal ap_predicate_pred572_state19 : BOOLEAN;
    signal ap_predicate_pred581_state19 : BOOLEAN;
    signal ap_predicate_pred590_state19 : BOOLEAN;
    signal cmp121_i_read_reg_4596 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp54_i_read_reg_4605 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i34_read_read_fu_542_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i34_read_reg_4620 : STD_LOGIC_VECTOR (0 downto 0);
    signal colorFormat_val_read_read_fu_614_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal cmp2_i_read_reg_4662 : STD_LOGIC_VECTOR (0 downto 0);
    signal patternId_val_read_read_fu_638_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal Sel_cast_cast_fu_1473_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal Sel_cast_cast_reg_4735 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv2_i_i10_i233_cast_cast_fu_1481_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv2_i_i10_i233_cast_cast_reg_4742 : STD_LOGIC_VECTOR (15 downto 0);
    signal conv2_i_i10_i254_cast_cast_cast_cast_cast_cast_fu_1489_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv2_i_i10_i254_cast_cast_cast_cast_cast_cast_reg_4747 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv2_i_i_i_cast_cast_fu_1493_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv2_i_i_i_cast_cast_reg_4753 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv2_i_i_i240_cast_cast_cast_fu_1501_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv2_i_i_i240_cast_cast_cast_reg_4759 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln565_reg_4765_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln565_reg_4765_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln565_reg_4765_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln565_reg_4765_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln565_reg_4765_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln565_reg_4765_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln565_reg_4765_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln565_reg_4765_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln565_reg_4765_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln565_reg_4765_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln565_reg_4765_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln565_reg_4765_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln565_reg_4765_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln565_reg_4765_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln565_reg_4765_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln565_reg_4765_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln565_reg_4765_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln565_reg_4765_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1347_fu_1545_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln1072_fu_1549_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_4774 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_4774_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_4774_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_4774_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_4774_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_4774_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_4774_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_4774_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_4774_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_4774_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_4774_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_4774_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_4774_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_4774_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_4774_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_4774_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_4774_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_4774_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_4774_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1072_reg_4774_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln565_9_fu_1555_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln565_9_reg_4780 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln565_9_reg_4780_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln565_9_reg_4780_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln565_9_reg_4780_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln565_9_reg_4780_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln565_9_reg_4780_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln565_9_reg_4780_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln565_9_reg_4780_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln565_9_reg_4780_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln565_9_reg_4780_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln565_9_reg_4780_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln565_9_reg_4780_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln565_9_reg_4780_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln565_9_reg_4780_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln565_9_reg_4780_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln565_9_reg_4780_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln565_9_reg_4780_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln565_9_reg_4780_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln565_9_reg_4780_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln565_9_reg_4780_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln565_11_fu_1563_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln565_11_reg_4792 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln565_11_reg_4792_pp0_iter1_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln565_11_reg_4792_pp0_iter2_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln565_11_reg_4792_pp0_iter3_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln565_11_reg_4792_pp0_iter4_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln565_11_reg_4792_pp0_iter5_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln565_11_reg_4792_pp0_iter6_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln565_11_reg_4792_pp0_iter7_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln565_11_reg_4792_pp0_iter8_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln565_11_reg_4792_pp0_iter9_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln565_11_reg_4792_pp0_iter10_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln565_11_reg_4792_pp0_iter11_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln549_fu_1567_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln549_reg_4798 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln549_reg_4798_pp0_iter1_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln549_reg_4798_pp0_iter2_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln549_reg_4798_pp0_iter3_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln549_reg_4798_pp0_iter4_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln549_reg_4798_pp0_iter5_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln549_reg_4798_pp0_iter6_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln549_reg_4798_pp0_iter7_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln549_reg_4798_pp0_iter8_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln549_reg_4798_pp0_iter9_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln549_reg_4798_pp0_iter10_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln549_reg_4798_pp0_iter11_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln549_1_fu_1573_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln549_1_reg_4804 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln549_1_reg_4804_pp0_iter1_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln549_1_reg_4804_pp0_iter2_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln549_1_reg_4804_pp0_iter3_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln549_1_reg_4804_pp0_iter4_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln549_1_reg_4804_pp0_iter5_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln549_1_reg_4804_pp0_iter6_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln549_1_reg_4804_pp0_iter7_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln549_1_reg_4804_pp0_iter8_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln549_1_reg_4804_pp0_iter9_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln549_1_reg_4804_pp0_iter10_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln549_1_reg_4804_pp0_iter11_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln1746_fu_1585_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1746_reg_4810 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1746_reg_4810_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1746_reg_4810_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1746_reg_4810_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1746_reg_4810_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1746_reg_4810_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1746_reg_4810_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1746_reg_4810_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1746_reg_4810_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1746_reg_4810_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1746_reg_4810_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1746_reg_4810_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1746_reg_4810_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1746_reg_4810_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1746_reg_4810_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1746_reg_4810_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1751_fu_1601_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1751_reg_4814 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1751_reg_4814_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1751_reg_4814_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1751_reg_4814_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1751_reg_4814_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1751_reg_4814_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1751_reg_4814_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1751_reg_4814_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1751_reg_4814_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1751_reg_4814_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1751_reg_4814_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1751_reg_4814_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1751_reg_4814_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1751_reg_4814_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1751_reg_4814_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1751_reg_4814_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1629_fu_1631_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1629_reg_4818 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1629_reg_4818_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1629_reg_4818_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1629_reg_4818_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1629_reg_4818_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1629_reg_4818_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1629_reg_4818_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1629_reg_4818_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1629_reg_4818_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1629_reg_4818_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1629_reg_4818_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1629_reg_4818_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1629_reg_4818_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1629_reg_4818_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1629_reg_4818_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1629_reg_4818_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1629_reg_4818_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1629_reg_4818_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1629_reg_4818_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1563_fu_1643_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1563_reg_4823 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1563_reg_4823_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1563_reg_4823_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1563_reg_4823_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1563_reg_4823_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1563_reg_4823_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1563_reg_4823_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1563_reg_4823_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1563_reg_4823_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1563_reg_4823_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1563_reg_4823_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1563_reg_4823_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1563_reg_4823_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1563_reg_4823_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1563_reg_4823_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1563_reg_4823_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1568_fu_1663_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1568_reg_4827 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1568_reg_4827_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1568_reg_4827_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1568_reg_4827_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1568_reg_4827_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1568_reg_4827_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1568_reg_4827_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1568_reg_4827_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1568_reg_4827_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1568_reg_4827_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1568_reg_4827_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1568_reg_4827_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1568_reg_4827_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1568_reg_4827_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1568_reg_4827_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1568_reg_4827_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1586_fu_1697_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1586_reg_4831 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1586_reg_4831_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1586_reg_4831_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1586_reg_4831_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1586_reg_4831_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1586_reg_4831_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1586_reg_4831_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1586_reg_4831_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1586_reg_4831_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1586_reg_4831_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1586_reg_4831_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1586_reg_4831_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1586_reg_4831_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1586_reg_4831_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1586_reg_4831_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1586_reg_4831_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1449_fu_1751_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1449_reg_4835 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1454_fu_1771_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1454_reg_4839 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1473_fu_1801_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1473_reg_4843 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1473_reg_4843_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1381_fu_1813_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1381_reg_4847 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1381_reg_4847_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1381_reg_4847_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1381_reg_4847_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1381_reg_4847_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1381_reg_4847_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1381_reg_4847_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1381_reg_4847_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1381_reg_4847_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1381_reg_4847_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1381_reg_4847_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1381_reg_4847_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1381_reg_4847_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1381_reg_4847_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1381_reg_4847_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1381_reg_4847_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1386_fu_1833_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1386_reg_4851 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1386_reg_4851_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1386_reg_4851_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1386_reg_4851_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1386_reg_4851_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1386_reg_4851_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1386_reg_4851_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1386_reg_4851_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1386_reg_4851_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1386_reg_4851_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1386_reg_4851_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1386_reg_4851_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1386_reg_4851_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1386_reg_4851_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1386_reg_4851_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1386_reg_4851_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1405_fu_1867_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1405_reg_4855 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1405_reg_4855_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1405_reg_4855_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1405_reg_4855_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1405_reg_4855_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1405_reg_4855_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1405_reg_4855_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1405_reg_4855_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1405_reg_4855_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1405_reg_4855_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1405_reg_4855_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1405_reg_4855_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1405_reg_4855_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1405_reg_4855_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1405_reg_4855_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1405_reg_4855_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1330_fu_1909_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1330_reg_4859 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1330_reg_4859_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1330_reg_4859_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1330_reg_4859_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1337_fu_1915_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1337_reg_4863 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1337_reg_4863_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1337_reg_4863_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1337_reg_4863_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1250_fu_1935_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1250_reg_4867 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1250_reg_4867_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1250_reg_4867_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1250_reg_4867_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1250_reg_4867_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1250_reg_4867_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1250_reg_4867_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1250_reg_4867_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1250_reg_4867_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1250_reg_4867_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1250_reg_4867_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1250_reg_4867_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1250_reg_4867_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1250_reg_4867_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1250_reg_4867_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1250_reg_4867_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1250_reg_4867_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1095_fu_1977_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1095_reg_4871 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1095_reg_4871_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1095_reg_4871_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1095_reg_4871_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1095_reg_4871_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1095_reg_4871_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1095_reg_4871_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1095_reg_4871_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1095_reg_4871_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1095_reg_4871_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1095_reg_4871_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1095_reg_4871_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1095_reg_4871_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1095_reg_4871_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1095_reg_4871_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1095_reg_4871_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1095_reg_4871_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1095_reg_4871_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1478_fu_2015_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1483_fu_2021_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1494_fu_2073_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1494_reg_4883_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1494_reg_4883_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1494_reg_4883_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1494_reg_4883_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1494_reg_4883_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1494_reg_4883_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1494_reg_4883_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1494_reg_4883_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1494_reg_4883_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1494_reg_4883_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1494_reg_4883_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1494_reg_4883_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1494_reg_4883_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1494_reg_4883_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal zonePlateVDelta_load_reg_4887 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_reg_int_s_fu_2088_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal lshr_ln3_reg_4902 : STD_LOGIC_VECTOR (10 downto 0);
    signal lshr_ln3_reg_4902_pp0_iter8_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal lshr_ln3_reg_4902_pp0_iter9_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal lshr_ln3_reg_4902_pp0_iter10_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal lshr_ln3_reg_4902_pp0_iter11_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal lshr_ln3_reg_4902_pp0_iter12_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal lshr_ln3_reg_4902_pp0_iter13_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal lshr_ln3_reg_4902_pp0_iter14_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal lshr_ln3_reg_4902_pp0_iter15_reg : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_13_reg_4907 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_15_reg_4912 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_18_reg_4917 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_fu_2267_p9 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_reg_4967 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_3_fu_2299_p9 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_3_reg_4972 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_4_fu_2331_p9 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_4_reg_4977 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_fu_2368_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_reg_4982 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_reg_4982_pp0_iter16_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal r_reg_4982_pp0_iter17_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal r_reg_4982_pp0_iter18_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal r_reg_4982_pp0_iter19_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal g_fu_2393_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal g_reg_4988 : STD_LOGIC_VECTOR (7 downto 0);
    signal g_reg_4988_pp0_iter16_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal g_reg_4988_pp0_iter17_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal g_reg_4988_pp0_iter18_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal b_fu_2418_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal b_reg_4993 : STD_LOGIC_VECTOR (7 downto 0);
    signal b_reg_4993_pp0_iter16_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal b_reg_4993_pp0_iter17_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal b_reg_4993_pp0_iter18_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln1302_fu_2426_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln1302_1_fu_2430_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln1302_1_reg_5006 : STD_LOGIC_VECTOR (15 downto 0);
    signal tpgSinTableArray_load_reg_5036 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_4506_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal b_2_fu_2871_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal b_2_reg_5061 : STD_LOGIC_VECTOR (7 downto 0);
    signal b_2_reg_5061_pp0_iter19_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln1356_fu_2915_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln1356_reg_5074 : STD_LOGIC_VECTOR (27 downto 0);
    signal trunc_ln1356_fu_2921_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal trunc_ln1356_reg_5080 : STD_LOGIC_VECTOR (26 downto 0);
    signal tmp_26_fu_2992_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_26_reg_5145 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln565_2_fu_3039_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln565_2_reg_5180 : STD_LOGIC_VECTOR (0 downto 0);
    signal g_2_fu_3094_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal g_2_reg_5195 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln565_1_fu_3131_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln565_1_reg_5236 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln1359_fu_3182_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln1359_reg_5246 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln565_fu_3213_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln565_reg_5277 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_reg_ap_uint_10_s_fu_1988_ap_start : STD_LOGIC;
    signal grp_reg_ap_uint_10_s_fu_1988_ap_done : STD_LOGIC;
    signal grp_reg_ap_uint_10_s_fu_1988_ap_idle : STD_LOGIC;
    signal grp_reg_ap_uint_10_s_fu_1988_ap_ready : STD_LOGIC;
    signal grp_reg_ap_uint_10_s_fu_1988_ap_ce : STD_LOGIC;
    signal grp_reg_ap_uint_10_s_fu_1988_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_predicate_op212_call_state2 : BOOLEAN;
    signal ap_block_state22_pp0_stage0_iter21_ignore_call0 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp212 : BOOLEAN;
    signal grp_reg_int_s_fu_2088_ap_start : STD_LOGIC;
    signal grp_reg_int_s_fu_2088_ap_done : STD_LOGIC;
    signal grp_reg_int_s_fu_2088_ap_idle : STD_LOGIC;
    signal grp_reg_int_s_fu_2088_ap_ready : STD_LOGIC;
    signal grp_reg_int_s_fu_2088_ap_ce : STD_LOGIC;
    signal grp_reg_int_s_fu_2088_d : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_predicate_op254_call_state4 : BOOLEAN;
    signal ap_block_state22_pp0_stage0_iter21_ignore_call5 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp254 : BOOLEAN;
    signal ap_phi_reg_pp0_iter0_hHatch_reg_1346 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_hHatch_reg_1346 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter2_hHatch_reg_1346 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter3_hHatch_reg_1346 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_pred1849_state3 : BOOLEAN;
    signal ap_predicate_pred1858_state3 : BOOLEAN;
    signal ap_phi_reg_pp0_iter0_phi_ln1519_reg_1368 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter1_phi_ln1519_reg_1368 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter2_phi_ln1519_reg_1368 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter3_phi_ln1519_reg_1368 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter4_phi_ln1519_reg_1368 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter5_phi_ln1519_reg_1368 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter6_phi_ln1519_reg_1368 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter7_phi_ln1519_reg_1368 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter8_phi_ln1519_reg_1368 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter9_phi_ln1519_reg_1368 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter10_phi_ln1519_reg_1368 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter11_phi_ln1519_reg_1368 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter12_phi_ln1519_reg_1368 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter13_phi_ln1519_reg_1368 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter14_phi_ln1519_reg_1368 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter15_phi_ln1519_reg_1368 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter16_phi_ln1519_reg_1368 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter17_phi_ln1519_reg_1368 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter18_phi_ln1519_reg_1368 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter19_phi_ln1519_reg_1368 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter0_phi_ln1504_reg_1379 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter1_phi_ln1504_reg_1379 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter2_phi_ln1504_reg_1379 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter3_phi_ln1504_reg_1379 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter4_phi_ln1504_reg_1379 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter5_phi_ln1504_reg_1379 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter6_phi_ln1504_reg_1379 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter7_phi_ln1504_reg_1379 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter8_phi_ln1504_reg_1379 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter9_phi_ln1504_reg_1379 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter10_phi_ln1504_reg_1379 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter11_phi_ln1504_reg_1379 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter12_phi_ln1504_reg_1379 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter13_phi_ln1504_reg_1379 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter14_phi_ln1504_reg_1379 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter15_phi_ln1504_reg_1379 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter16_phi_ln1504_reg_1379 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter17_phi_ln1504_reg_1379 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter18_phi_ln1504_reg_1379 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter19_phi_ln1504_reg_1379 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter0_phi_ln1228_reg_1390 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter1_phi_ln1228_reg_1390 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter2_phi_ln1228_reg_1390 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter3_phi_ln1228_reg_1390 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter4_phi_ln1228_reg_1390 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter5_phi_ln1228_reg_1390 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter6_phi_ln1228_reg_1390 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter7_phi_ln1228_reg_1390 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter8_phi_ln1228_reg_1390 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter9_phi_ln1228_reg_1390 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter10_phi_ln1228_reg_1390 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter11_phi_ln1228_reg_1390 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter12_phi_ln1228_reg_1390 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter13_phi_ln1228_reg_1390 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter14_phi_ln1228_reg_1390 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter15_phi_ln1228_reg_1390 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter16_phi_ln1228_reg_1390 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter17_phi_ln1228_reg_1390 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter18_phi_ln1228_reg_1390 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter19_phi_ln1228_reg_1390 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter0_phi_ln1207_reg_1401 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter1_phi_ln1207_reg_1401 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter2_phi_ln1207_reg_1401 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter3_phi_ln1207_reg_1401 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter4_phi_ln1207_reg_1401 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter5_phi_ln1207_reg_1401 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter6_phi_ln1207_reg_1401 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter7_phi_ln1207_reg_1401 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter8_phi_ln1207_reg_1401 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter9_phi_ln1207_reg_1401 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter10_phi_ln1207_reg_1401 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter11_phi_ln1207_reg_1401 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter12_phi_ln1207_reg_1401 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter13_phi_ln1207_reg_1401 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter14_phi_ln1207_reg_1401 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter15_phi_ln1207_reg_1401 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter16_phi_ln1207_reg_1401 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter17_phi_ln1207_reg_1401 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter18_phi_ln1207_reg_1401 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter19_phi_ln1207_reg_1401 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter0_phi_ln1186_reg_1412 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter1_phi_ln1186_reg_1412 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter2_phi_ln1186_reg_1412 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter3_phi_ln1186_reg_1412 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter4_phi_ln1186_reg_1412 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter5_phi_ln1186_reg_1412 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter6_phi_ln1186_reg_1412 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter7_phi_ln1186_reg_1412 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter8_phi_ln1186_reg_1412 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter9_phi_ln1186_reg_1412 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter10_phi_ln1186_reg_1412 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter11_phi_ln1186_reg_1412 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter12_phi_ln1186_reg_1412 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter13_phi_ln1186_reg_1412 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter14_phi_ln1186_reg_1412 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter15_phi_ln1186_reg_1412 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter16_phi_ln1186_reg_1412 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter17_phi_ln1186_reg_1412 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter18_phi_ln1186_reg_1412 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter19_phi_ln1186_reg_1412 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter0_phi_ln1165_reg_1423 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter1_phi_ln1165_reg_1423 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter2_phi_ln1165_reg_1423 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter3_phi_ln1165_reg_1423 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter4_phi_ln1165_reg_1423 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter5_phi_ln1165_reg_1423 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter6_phi_ln1165_reg_1423 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter7_phi_ln1165_reg_1423 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter8_phi_ln1165_reg_1423 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter9_phi_ln1165_reg_1423 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter10_phi_ln1165_reg_1423 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter11_phi_ln1165_reg_1423 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter12_phi_ln1165_reg_1423 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter13_phi_ln1165_reg_1423 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter14_phi_ln1165_reg_1423 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter15_phi_ln1165_reg_1423 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter16_phi_ln1165_reg_1423 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter17_phi_ln1165_reg_1423 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter18_phi_ln1165_reg_1423 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter19_phi_ln1165_reg_1423 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter0_phi_ln1144_reg_1434 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter1_phi_ln1144_reg_1434 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter2_phi_ln1144_reg_1434 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter3_phi_ln1144_reg_1434 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter4_phi_ln1144_reg_1434 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter5_phi_ln1144_reg_1434 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter6_phi_ln1144_reg_1434 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter7_phi_ln1144_reg_1434 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter8_phi_ln1144_reg_1434 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter9_phi_ln1144_reg_1434 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter10_phi_ln1144_reg_1434 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter11_phi_ln1144_reg_1434 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter12_phi_ln1144_reg_1434 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter13_phi_ln1144_reg_1434 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter14_phi_ln1144_reg_1434 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter15_phi_ln1144_reg_1434 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter16_phi_ln1144_reg_1434 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter17_phi_ln1144_reg_1434 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter18_phi_ln1144_reg_1434 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter19_phi_ln1144_reg_1434 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_reg_ap_uint_10_s_fu_1988_ap_start_reg : STD_LOGIC := '0';
    signal ap_predicate_op212_call_state2_state1 : BOOLEAN;
    signal ap_block_pp0_stage0_ignoreCallOp212 : BOOLEAN;
    signal grp_reg_int_s_fu_2088_ap_start_reg : STD_LOGIC := '0';
    signal ap_predicate_op254_call_state4_state3 : BOOLEAN;
    signal ap_block_pp0_stage0_ignoreCallOp254 : BOOLEAN;
    signal zext_ln1281_fu_2237_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1285_fu_2243_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1289_fu_2249_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1355_fu_2438_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1784_fu_2786_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1600_fu_2821_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1419_fu_2907_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1784_1_fu_2965_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1600_1_fu_3018_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_predicate_pred2175_state20 : BOOLEAN;
    signal ap_predicate_pred2179_state20 : BOOLEAN;
    signal ap_predicate_pred2138_state20 : BOOLEAN;
    signal zext_ln1519_fu_3100_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1504_fu_3105_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1419_1_fu_3110_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_predicate_pred2200_state20 : BOOLEAN;
    signal ap_predicate_pred2204_state20 : BOOLEAN;
    signal ap_predicate_pred2144_state20 : BOOLEAN;
    signal zext_ln1260_fu_3192_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_predicate_pred2214_state20 : BOOLEAN;
    signal ap_predicate_pred2218_state20 : BOOLEAN;
    signal ap_predicate_pred2213_state20 : BOOLEAN;
    signal zext_ln1228_fu_3219_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1207_fu_3224_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1186_fu_3229_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1165_fu_3234_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1144_fu_3239_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln589_fu_4406_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_predicate_pred2253_state21 : BOOLEAN;
    signal zext_ln1101_fu_3250_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_predicate_pred2273_state20 : BOOLEAN;
    signal ap_predicate_pred2279_state20 : BOOLEAN;
    signal ap_predicate_pred2269_state21 : BOOLEAN;
    signal zext_ln1257_fu_2931_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_predicate_pred2299_state19 : BOOLEAN;
    signal ap_predicate_pred2305_state19 : BOOLEAN;
    signal add_ln1341_fu_2118_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_predicate_pred2323_state6 : BOOLEAN;
    signal ap_predicate_pred2329_state6 : BOOLEAN;
    signal zext_ln1393_fu_2686_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_predicate_pred2351_state18 : BOOLEAN;
    signal ap_predicate_pred2357_state18 : BOOLEAN;
    signal zext_ln1412_fu_2720_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_predicate_pred2373_state18 : BOOLEAN;
    signal ap_predicate_pred2347_state18 : BOOLEAN;
    signal zext_ln693_fu_3829_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_predicate_pred2389_state21 : BOOLEAN;
    signal add_ln1575_fu_2602_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_predicate_pred2403_state18 : BOOLEAN;
    signal ap_predicate_pred2409_state18 : BOOLEAN;
    signal zext_ln1593_fu_2638_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_predicate_pred2423_state18 : BOOLEAN;
    signal ap_predicate_pred2399_state18 : BOOLEAN;
    signal add_ln1664_fu_2996_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_predicate_pred2439_state20 : BOOLEAN;
    signal zext_ln1758_fu_2488_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_predicate_pred2458_state18 : BOOLEAN;
    signal ap_predicate_pred2464_state18 : BOOLEAN;
    signal zext_ln1775_fu_2548_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1768_fu_2524_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_pred2483_state18 : BOOLEAN;
    signal pix_9_cast_fu_3356_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln1786_fu_3386_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln718_fu_3408_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_2_fu_3433_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1_fu_3671_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgBarSelRgb_b_load_2_cast_fu_3800_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln1540_fu_3816_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgBarSelRgb_b_load_1_cast_fu_4073_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln1361_fu_4083_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgBarSelRgb_b_load_cast_fu_4165_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln1107_fu_4362_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln1079_fu_4393_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_predicate_pred2153_state21 : BOOLEAN;
    signal ap_predicate_pred2158_state21 : BOOLEAN;
    signal ap_predicate_pred2165_state21 : BOOLEAN;
    signal ap_predicate_pred2170_state21 : BOOLEAN;
    signal ap_predicate_pred2529_state21 : BOOLEAN;
    signal ap_predicate_pred2439_state21 : BOOLEAN;
    signal ap_predicate_pred2541_state21 : BOOLEAN;
    signal ap_predicate_pred2179_state21 : BOOLEAN;
    signal ap_predicate_pred2175_state21 : BOOLEAN;
    signal ap_predicate_pred2558_state21 : BOOLEAN;
    signal ap_predicate_pred2568_state21 : BOOLEAN;
    signal ap_predicate_pred2577_state21 : BOOLEAN;
    signal ap_predicate_pred2586_state21 : BOOLEAN;
    signal ap_predicate_pred2592_state21 : BOOLEAN;
    signal ap_predicate_pred2600_state21 : BOOLEAN;
    signal ap_predicate_pred2606_state21 : BOOLEAN;
    signal ap_predicate_pred2204_state21 : BOOLEAN;
    signal ap_predicate_pred2200_state21 : BOOLEAN;
    signal ap_predicate_pred1820_state21 : BOOLEAN;
    signal ap_predicate_pred2218_state21 : BOOLEAN;
    signal ap_predicate_pred2214_state21 : BOOLEAN;
    signal ap_predicate_pred2640_state21 : BOOLEAN;
    signal ap_predicate_pred2226_state21 : BOOLEAN;
    signal ap_predicate_pred2653_state21 : BOOLEAN;
    signal ap_predicate_pred2231_state21 : BOOLEAN;
    signal ap_predicate_pred2666_state21 : BOOLEAN;
    signal ap_predicate_pred2236_state21 : BOOLEAN;
    signal ap_predicate_pred2678_state21 : BOOLEAN;
    signal ap_predicate_pred2241_state21 : BOOLEAN;
    signal ap_predicate_pred2690_state21 : BOOLEAN;
    signal ap_predicate_pred2246_state21 : BOOLEAN;
    signal ap_predicate_pred2703_state21 : BOOLEAN;
    signal pix_14_fu_3296_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pix_11_fu_3322_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal pix_8_cast_fu_3352_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln1785_fu_3382_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln1660_fu_3488_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln1862_fu_3697_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal phi_ln2_fu_3762_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal phi_ln1_fu_4035_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal phi_ln_fu_4127_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_predicate_pred2138_state21 : BOOLEAN;
    signal ap_predicate_pred2144_state21 : BOOLEAN;
    signal ap_predicate_pred2213_state21 : BOOLEAN;
    signal pix_7_cast_fu_3348_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln1784_fu_3378_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_6_fu_3467_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln_fu_3649_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal phi_ln1599_fu_3745_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln1532_fu_3810_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_2_fu_3892_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal phi_ln1418_fu_4018_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal phi_ln1260_fu_4110_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_91_fu_4358_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln1072_fu_4387_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln1101_fu_3244_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln1256_fu_1947_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln1252_fu_1941_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln1343_fu_2098_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_predicate_pred2826_state5 : BOOLEAN;
    signal ap_predicate_pred2831_state5 : BOOLEAN;
    signal add_ln1412_fu_2714_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal sub_ln1411_fu_1873_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1407_fu_1885_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1388_fu_1845_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1393_fu_2680_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal sub_ln1490_fu_2027_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1480_fu_2045_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_predicate_pred2884_state3 : BOOLEAN;
    signal ap_predicate_pred2894_state3 : BOOLEAN;
    signal ap_predicate_pred2905_state3 : BOOLEAN;
    signal ap_predicate_pred2912_state3 : BOOLEAN;
    signal add_ln1461_fu_1777_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1593_fu_2632_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal sub_ln1592_fu_1703_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1588_fu_1715_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1570_fu_1675_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal lfsr_r_1_fu_3559_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal lfsr_g_1_fu_3595_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal lfsr_b_1_fu_3631_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal add_ln1775_fu_2542_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln1774_fu_2530_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln1770_fu_2570_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_predicate_pred2476_state18 : BOOLEAN;
    signal add_ln1753_fu_1613_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal xor_ln1758_fu_2482_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phi_mul_fu_480 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal add_ln573_fu_2148_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal x_fu_484 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal add_ln565_fu_1539_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_x_4 : STD_LOGIC_VECTOR (15 downto 0);
    signal rampVal_2_flag_1_fu_488 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter8_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter9_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter10_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter11_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter12_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter13_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter14_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter15_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter16_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter17_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter18_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter19_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter20_reg : STD_LOGIC;
    signal hdata_flag_1_fu_492 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal rampVal_3_flag_1_fu_496 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal p_0_fu_4457_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal bckgndYUV_write_local : STD_LOGIC;
    signal tpgSinTableArray_9bit_0_ce2_local : STD_LOGIC;
    signal tpgSinTableArray_9bit_0_ce1_local : STD_LOGIC;
    signal tpgSinTableArray_9bit_0_ce0_local : STD_LOGIC;
    signal tpgSinTableArray_9bit_1_ce2_local : STD_LOGIC;
    signal tpgSinTableArray_9bit_1_ce1_local : STD_LOGIC;
    signal tpgSinTableArray_9bit_1_ce0_local : STD_LOGIC;
    signal tpgSinTableArray_9bit_2_ce2_local : STD_LOGIC;
    signal tpgSinTableArray_9bit_2_ce1_local : STD_LOGIC;
    signal tpgSinTableArray_9bit_2_ce0_local : STD_LOGIC;
    signal tpgSinTableArray_ce0_local : STD_LOGIC;
    signal DPtpgBarArray_ce0_local : STD_LOGIC;
    signal tpgCheckerBoardArray_ce0_local : STD_LOGIC;
    signal tpgTartanBarArray_ce0_local : STD_LOGIC;
    signal DPtpgBarSelYuv_709_y_ce0_local : STD_LOGIC;
    signal DPtpgBarSelYuv_709_v_ce0_local : STD_LOGIC;
    signal DPtpgBarSelYuv_709_u_ce0_local : STD_LOGIC;
    signal DPtpgBarSelYuv_601_y_ce0_local : STD_LOGIC;
    signal DPtpgBarSelYuv_601_v_ce0_local : STD_LOGIC;
    signal DPtpgBarSelYuv_601_u_ce0_local : STD_LOGIC;
    signal DPtpgBarSelRgb_CEA_r_ce0_local : STD_LOGIC;
    signal DPtpgBarSelRgb_CEA_g_ce0_local : STD_LOGIC;
    signal DPtpgBarSelRgb_CEA_b_ce0_local : STD_LOGIC;
    signal DPtpgBarSelRgb_VESA_r_ce0_local : STD_LOGIC;
    signal DPtpgBarSelRgb_VESA_g_ce0_local : STD_LOGIC;
    signal DPtpgBarSelRgb_VESA_b_ce0_local : STD_LOGIC;
    signal tpgBarSelRgb_r_ce0_local : STD_LOGIC;
    signal tpgBarSelRgb_r_address0_local : STD_LOGIC_VECTOR (2 downto 0);
    signal tpgBarSelYuv_y_ce0_local : STD_LOGIC;
    signal tpgBarSelYuv_y_address0_local : STD_LOGIC_VECTOR (2 downto 0);
    signal tpgBarSelRgb_g_ce0_local : STD_LOGIC;
    signal tpgBarSelRgb_g_address0_local : STD_LOGIC_VECTOR (2 downto 0);
    signal tpgBarSelYuv_u_ce0_local : STD_LOGIC;
    signal tpgBarSelYuv_u_address0_local : STD_LOGIC_VECTOR (2 downto 0);
    signal tpgBarSelYuv_v_ce0_local : STD_LOGIC;
    signal tpgBarSelYuv_v_address0_local : STD_LOGIC_VECTOR (2 downto 0);
    signal tpgBarSelRgb_b_ce0_local : STD_LOGIC;
    signal tpgBarSelRgb_b_address0_local : STD_LOGIC_VECTOR (2 downto 0);
    signal blkYuv_1_ce0_local : STD_LOGIC;
    signal whiYuv_1_ce0_local : STD_LOGIC;
    signal whiYuv_ce0_local : STD_LOGIC;
    signal blkYuv_ce0_local : STD_LOGIC;
    signal bluYuv_ce0_local : STD_LOGIC;
    signal grnYuv_ce0_local : STD_LOGIC;
    signal redYuv_ce0_local : STD_LOGIC;
    signal conv2_i_i10_i254_cast_cast_cast_cast_cast_fu_1485_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal or_ln1746_fu_1579_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln1751_fu_1595_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln565_10_fu_1559_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln1563_fu_1637_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln1568_fu_1653_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln1568_fu_1657_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1733_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_1739_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_1739_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_1745_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_1745_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln1454_fu_1761_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln1454_fu_1765_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1381_fu_1807_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln1386_fu_1823_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln1386_fu_1827_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1330_fu_1903_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln1250_fu_1925_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln1250_fu_1929_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal barWidth_cast_cast_fu_1477_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln1095_fu_1971_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4480_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal lshr_ln3_fu_2171_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4489_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln1281_fu_2183_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln1281_fu_2183_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln1281_fu_2183_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln1285_fu_2202_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln1285_fu_2202_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln1285_fu_2202_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln1289_fu_2221_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln1289_fu_2221_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln1289_fu_2221_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal grp_fu_1733_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_fu_2267_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_fu_2267_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_fu_2267_p7 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_fu_2267_p8 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1739_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_3_fu_2299_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_3_fu_2299_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_3_fu_2299_p7 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_3_fu_2299_p8 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1745_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_4_fu_2331_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_4_fu_2331_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_4_fu_2331_p7 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_4_fu_2331_p8 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln1281_fu_2351_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_14_fu_2356_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1281_1_fu_2364_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln1285_fu_2376_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_17_fu_2381_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1285_1_fu_2389_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln1289_fu_2401_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_19_fu_2406_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1289_1_fu_2414_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln565_5_fu_2474_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln565_2_fu_2462_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln1768_fu_2520_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln1770_fu_2564_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln565_3_fu_2466_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal shl_ln1_fu_2669_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln565_6_fu_2478_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln565_4_fu_2470_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln1778_fu_2760_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln3_fu_2764_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln1778_1_fu_2776_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal or_ln1778_fu_2780_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal empty_92_fu_2795_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1596_fu_2811_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_12_fu_2799_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal tBarSel_fu_2815_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_4497_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln1304_1_fu_2829_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4514_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4524_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln1304_3_fu_2835_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln1304_1_fu_2832_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln1304_1_fu_2829_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln1304_2_fu_2839_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln1304_3_fu_2835_p2 : STD_LOGIC_VECTOR (15 downto 0);
    attribute use_dsp48 : string;
    attribute use_dsp48 of add_ln1304_3_fu_2835_p2 : signal is "no";
    signal tmp_22_fu_2845_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln7_fu_2853_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal b_1_fu_2863_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln1415_fu_2881_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal shl_ln2_fu_2885_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln1415_1_fu_2897_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal or_ln1415_fu_2901_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln1356_fu_2915_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln565_7_fu_2752_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln1257_fu_2925_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln1629_fu_2985_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln1600_fu_3014_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_1457_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln565_2_fu_3028_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1452_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln565_2_fu_3033_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_4534_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln_fu_3048_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln1303_1_fu_3059_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4542_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln1303_1_fu_3059_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln1303_fu_3055_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln1303_2_fu_3062_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_21_fu_3068_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln6_fu_3076_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal g_1_fu_3086_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal xor_ln565_1_fu_3120_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln565_1_fu_3125_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln1356_fu_3144_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal trunc_ln1356_1_fu_3149_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_27_fu_3137_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln1356_1_fu_3159_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln1356_2_fu_3165_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln1356_fu_3174_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal xor_ln565_fu_3202_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln565_fu_3207_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln565_8_fu_2961_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal and_ln1801_fu_3292_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1661_fu_3484_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_fu_3450_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_23_fu_3535_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1838_fu_3531_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1839_fu_3553_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal lshr_ln_fu_3543_p4 : STD_LOGIC_VECTOR (26 downto 0);
    signal tmp_24_fu_3571_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1845_fu_3567_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1846_fu_3589_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal lshr_ln1_fu_3579_p4 : STD_LOGIC_VECTOR (26 downto 0);
    signal tmp_25_fu_3607_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1852_fu_3603_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1853_fu_3625_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal lshr_ln2_fu_3615_p4 : STD_LOGIC_VECTOR (26 downto 0);
    signal tmp_8_fu_3639_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_9_fu_3661_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_10_fu_3679_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal and_ln1862_fu_3657_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_fu_3689_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgBarSelRgb_r_load_2_cast_fu_3741_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal phi_ln2_fu_3762_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal phi_ln2_fu_3762_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal phi_ln2_fu_3762_p8 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln565_fu_3284_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln1545_fu_3823_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4550_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_20_fu_3868_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln5_fu_3875_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_1_fu_3884_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tpgBarSelRgb_r_load_1_cast_fu_4014_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal phi_ln1_fu_4035_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal phi_ln1_fu_4035_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal phi_ln1_fu_4035_p8 : STD_LOGIC_VECTOR (1 downto 0);
    signal tpgBarSelRgb_r_load_cast_fu_4106_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal phi_ln_fu_4127_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal phi_ln_fu_4127_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal phi_ln_fu_4127_p8 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln565_1_fu_3288_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln1084_fu_4400_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4480_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4480_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_4480_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4489_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4497_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4497_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_4497_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_4506_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4506_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_4514_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4514_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4524_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4524_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_4524_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_4534_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4534_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4534_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_4542_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4542_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4550_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_4550_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_4550_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_1733_ce : STD_LOGIC;
    signal grp_fu_1739_ce : STD_LOGIC;
    signal grp_fu_1745_ce : STD_LOGIC;
    signal grp_fu_4480_ce : STD_LOGIC;
    signal grp_fu_4489_ce : STD_LOGIC;
    signal grp_fu_4497_ce : STD_LOGIC;
    signal grp_fu_4506_ce : STD_LOGIC;
    signal grp_fu_4514_ce : STD_LOGIC;
    signal grp_fu_4524_ce : STD_LOGIC;
    signal grp_fu_4534_ce : STD_LOGIC;
    signal grp_fu_4542_ce : STD_LOGIC;
    signal grp_fu_4550_ce : STD_LOGIC;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal grp_fu_4514_p00 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4524_p00 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4524_p20 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4534_p20 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_4550_p00 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_4550_p20 : STD_LOGIC_VECTOR (16 downto 0);
    signal mul_ln1281_fu_2183_p00 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln1285_fu_2202_p00 : STD_LOGIC_VECTOR (22 downto 0);
    signal mul_ln1289_fu_2221_p00 : STD_LOGIC_VECTOR (22 downto 0);
    signal ap_condition_2089 : BOOLEAN;
    signal ap_condition_1840 : BOOLEAN;
    signal ap_condition_2064 : BOOLEAN;
    signal ap_condition_2039 : BOOLEAN;
    signal ap_condition_2014 : BOOLEAN;
    signal ap_condition_1989 : BOOLEAN;
    signal ap_condition_1962 : BOOLEAN;
    signal ap_condition_1938 : BOOLEAN;
    signal ap_condition_2480 : BOOLEAN;
    signal ap_condition_4594 : BOOLEAN;
    signal ap_condition_4093 : BOOLEAN;
    signal ap_condition_4055 : BOOLEAN;
    signal ap_condition_1879 : BOOLEAN;
    signal ap_condition_1875 : BOOLEAN;
    signal ap_condition_1870 : BOOLEAN;
    signal ap_condition_3000 : BOOLEAN;
    signal ap_condition_4629 : BOOLEAN;
    signal ap_condition_4634 : BOOLEAN;
    signal ap_condition_4044 : BOOLEAN;
    signal ap_condition_4641 : BOOLEAN;
    signal tmp_fu_2267_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_fu_2267_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_fu_2267_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_3_fu_2299_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_3_fu_2299_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_3_fu_2299_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_4_fu_2331_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_4_fu_2331_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_4_fu_2331_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_2_fu_3433_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_2_fu_3433_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_2_fu_3433_p5 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_5_fu_3450_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_5_fu_3450_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_5_fu_3450_p5 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_6_fu_3467_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_6_fu_3467_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_6_fu_3467_p5 : STD_LOGIC_VECTOR (15 downto 0);
    signal phi_ln2_fu_3762_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal phi_ln2_fu_3762_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal phi_ln2_fu_3762_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal phi_ln1_fu_4035_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal phi_ln1_fu_4035_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal phi_ln1_fu_4035_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal phi_ln_fu_4127_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal phi_ln_fu_4127_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal phi_ln_fu_4127_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component video_out_pynq_z2_v_tpg_0_0_reg_ap_uint_10_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_ce : IN STD_LOGIC;
        d : IN STD_LOGIC_VECTOR (9 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component video_out_pynq_z2_v_tpg_0_0_reg_int_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_ce : IN STD_LOGIC;
        d : IN STD_LOGIC_VECTOR (15 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component video_out_pynq_z2_v_tpg_0_0_urem_11ns_3ns_2_15_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (10 downto 0);
        din1 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component video_out_pynq_z2_v_tpg_0_0_mul_11ns_13ns_23_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (10 downto 0);
        din1 : IN STD_LOGIC_VECTOR (12 downto 0);
        dout : OUT STD_LOGIC_VECTOR (22 downto 0) );
    end component;


    component video_out_pynq_z2_v_tpg_0_0_sparsemux_7_2_9_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (1 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (1 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (1 downto 0);
        din2_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (8 downto 0);
        din1 : IN STD_LOGIC_VECTOR (8 downto 0);
        din2 : IN STD_LOGIC_VECTOR (8 downto 0);
        def : IN STD_LOGIC_VECTOR (8 downto 0);
        sel : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (8 downto 0) );
    end component;


    component video_out_pynq_z2_v_tpg_0_0_mul_20s_9ns_28_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (19 downto 0);
        din1 : IN STD_LOGIC_VECTOR (8 downto 0);
        dout : OUT STD_LOGIC_VECTOR (27 downto 0) );
    end component;


    component video_out_pynq_z2_v_tpg_0_0_sparsemux_7_16_8_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (15 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (15 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (15 downto 0);
        din2_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        def : IN STD_LOGIC_VECTOR (7 downto 0);
        sel : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component video_out_pynq_z2_v_tpg_0_0_sparsemux_7_2_8_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (1 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (1 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (1 downto 0);
        din2_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        def : IN STD_LOGIC_VECTOR (7 downto 0);
        sel : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component video_out_pynq_z2_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (0 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (16 downto 0) );
    end component;


    component video_out_pynq_z2_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component video_out_pynq_z2_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (6 downto 0);
        din2 : IN STD_LOGIC_VECTOR (12 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component video_out_pynq_z2_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (6 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component video_out_pynq_z2_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component video_out_pynq_z2_v_tpg_0_0_mac_muladd_8ns_6s_15ns_16_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (5 downto 0);
        din2 : IN STD_LOGIC_VECTOR (14 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component video_out_pynq_z2_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (14 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component video_out_pynq_z2_v_tpg_0_0_mac_muladd_8ns_5ns_16ns_17_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (4 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (16 downto 0) );
    end component;


    component video_out_pynq_z2_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_redYuv_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component video_out_pynq_z2_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_grnYuv_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component video_out_pynq_z2_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_bluYuv_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component video_out_pynq_z2_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_blkYuv_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component video_out_pynq_z2_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_whiYuv_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component video_out_pynq_z2_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_r_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component video_out_pynq_z2_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_y_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component video_out_pynq_z2_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_g_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component video_out_pynq_z2_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_u_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component video_out_pynq_z2_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_v_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component video_out_pynq_z2_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_b_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component video_out_pynq_z2_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (19 downto 0) );
    end component;


    component video_out_pynq_z2_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgTartanBarArray_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (2 downto 0) );
    end component;


    component video_out_pynq_z2_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_0_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address2 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce2 : IN STD_LOGIC;
        q2 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component video_out_pynq_z2_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_1_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address2 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce2 : IN STD_LOGIC;
        q2 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component video_out_pynq_z2_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_2_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        address1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        address2 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce2 : IN STD_LOGIC;
        q2 : OUT STD_LOGIC_VECTOR (8 downto 0) );
    end component;


    component video_out_pynq_z2_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgCheckerBoardArray_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component video_out_pynq_z2_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarArray_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (2 downto 0) );
    end component;


    component video_out_pynq_z2_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelRgb_CEA_r_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (5 downto 0) );
    end component;


    component video_out_pynq_z2_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelRgb_CEA_g_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (5 downto 0) );
    end component;


    component video_out_pynq_z2_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelRgb_CEA_b_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (5 downto 0) );
    end component;


    component video_out_pynq_z2_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_y_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component video_out_pynq_z2_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_v_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component video_out_pynq_z2_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_u_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component video_out_pynq_z2_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_y_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component video_out_pynq_z2_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_v_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component video_out_pynq_z2_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_u_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component video_out_pynq_z2_v_tpg_0_0_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    redYuv_U : component video_out_pynq_z2_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_redYuv_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => redYuv_address0,
        ce0 => redYuv_ce0_local,
        q0 => redYuv_q0);

    grnYuv_U : component video_out_pynq_z2_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_grnYuv_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grnYuv_address0,
        ce0 => grnYuv_ce0_local,
        q0 => grnYuv_q0);

    bluYuv_U : component video_out_pynq_z2_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_bluYuv_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => bluYuv_address0,
        ce0 => bluYuv_ce0_local,
        q0 => bluYuv_q0);

    blkYuv_U : component video_out_pynq_z2_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_blkYuv_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => blkYuv_address0,
        ce0 => blkYuv_ce0_local,
        q0 => blkYuv_q0);

    whiYuv_U : component video_out_pynq_z2_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_whiYuv_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => whiYuv_address0,
        ce0 => whiYuv_ce0_local,
        q0 => whiYuv_q0);

    tpgBarSelRgb_r_U : component video_out_pynq_z2_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_r_ROM_AUTO_1R
    generic map (
        DataWidth => 2,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgBarSelRgb_r_address0_local,
        ce0 => tpgBarSelRgb_r_ce0_local,
        q0 => tpgBarSelRgb_r_q0);

    tpgBarSelYuv_y_U : component video_out_pynq_z2_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_y_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgBarSelYuv_y_address0_local,
        ce0 => tpgBarSelYuv_y_ce0_local,
        q0 => tpgBarSelYuv_y_q0);

    tpgBarSelRgb_g_U : component video_out_pynq_z2_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_g_ROM_AUTO_1R
    generic map (
        DataWidth => 2,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgBarSelRgb_g_address0_local,
        ce0 => tpgBarSelRgb_g_ce0_local,
        q0 => tpgBarSelRgb_g_q0);

    tpgBarSelYuv_u_U : component video_out_pynq_z2_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_u_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgBarSelYuv_u_address0_local,
        ce0 => tpgBarSelYuv_u_ce0_local,
        q0 => tpgBarSelYuv_u_q0);

    tpgBarSelYuv_v_U : component video_out_pynq_z2_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_v_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgBarSelYuv_v_address0_local,
        ce0 => tpgBarSelYuv_v_ce0_local,
        q0 => tpgBarSelYuv_v_q0);

    tpgBarSelRgb_b_U : component video_out_pynq_z2_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_b_ROM_AUTO_1R
    generic map (
        DataWidth => 2,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgBarSelRgb_b_address0_local,
        ce0 => tpgBarSelRgb_b_ce0_local,
        q0 => tpgBarSelRgb_b_q0);

    tpgSinTableArray_U : component video_out_pynq_z2_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_ROM_AUTO_1R
    generic map (
        DataWidth => 20,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgSinTableArray_address0,
        ce0 => tpgSinTableArray_ce0_local,
        q0 => tpgSinTableArray_q0);

    tpgTartanBarArray_U : component video_out_pynq_z2_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgTartanBarArray_ROM_AUTO_1R
    generic map (
        DataWidth => 3,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgTartanBarArray_address0,
        ce0 => tpgTartanBarArray_ce0_local,
        q0 => tpgTartanBarArray_q0);

    whiYuv_1_U : component video_out_pynq_z2_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_whiYuv_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => whiYuv_1_address0,
        ce0 => whiYuv_1_ce0_local,
        q0 => whiYuv_1_q0);

    blkYuv_1_U : component video_out_pynq_z2_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_blkYuv_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => blkYuv_1_address0,
        ce0 => blkYuv_1_ce0_local,
        q0 => blkYuv_1_q0);

    tpgSinTableArray_9bit_0_U : component video_out_pynq_z2_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_0_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 683,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgSinTableArray_9bit_0_address0,
        ce0 => tpgSinTableArray_9bit_0_ce0_local,
        q0 => tpgSinTableArray_9bit_0_q0,
        address1 => tpgSinTableArray_9bit_0_address1,
        ce1 => tpgSinTableArray_9bit_0_ce1_local,
        q1 => tpgSinTableArray_9bit_0_q1,
        address2 => tpgSinTableArray_9bit_0_address2,
        ce2 => tpgSinTableArray_9bit_0_ce2_local,
        q2 => tpgSinTableArray_9bit_0_q2);

    tpgSinTableArray_9bit_1_U : component video_out_pynq_z2_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_1_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 683,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgSinTableArray_9bit_1_address0,
        ce0 => tpgSinTableArray_9bit_1_ce0_local,
        q0 => tpgSinTableArray_9bit_1_q0,
        address1 => tpgSinTableArray_9bit_1_address1,
        ce1 => tpgSinTableArray_9bit_1_ce1_local,
        q1 => tpgSinTableArray_9bit_1_q1,
        address2 => tpgSinTableArray_9bit_1_address2,
        ce2 => tpgSinTableArray_9bit_1_ce2_local,
        q2 => tpgSinTableArray_9bit_1_q2);

    tpgSinTableArray_9bit_2_U : component video_out_pynq_z2_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_2_ROM_AUTO_1R
    generic map (
        DataWidth => 9,
        AddressRange => 683,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgSinTableArray_9bit_2_address0,
        ce0 => tpgSinTableArray_9bit_2_ce0_local,
        q0 => tpgSinTableArray_9bit_2_q0,
        address1 => tpgSinTableArray_9bit_2_address1,
        ce1 => tpgSinTableArray_9bit_2_ce1_local,
        q1 => tpgSinTableArray_9bit_2_q1,
        address2 => tpgSinTableArray_9bit_2_address2,
        ce2 => tpgSinTableArray_9bit_2_ce2_local,
        q2 => tpgSinTableArray_9bit_2_q2);

    tpgCheckerBoardArray_U : component video_out_pynq_z2_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgCheckerBoardArray_ROM_AUTO_1R
    generic map (
        DataWidth => 2,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tpgCheckerBoardArray_address0,
        ce0 => tpgCheckerBoardArray_ce0_local,
        q0 => tpgCheckerBoardArray_q0);

    DPtpgBarSelRgb_VESA_r_U : component video_out_pynq_z2_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_r_ROM_AUTO_1R
    generic map (
        DataWidth => 2,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => DPtpgBarSelRgb_VESA_r_address0,
        ce0 => DPtpgBarSelRgb_VESA_r_ce0_local,
        q0 => DPtpgBarSelRgb_VESA_r_q0);

    DPtpgBarSelRgb_VESA_g_U : component video_out_pynq_z2_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_g_ROM_AUTO_1R
    generic map (
        DataWidth => 2,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => DPtpgBarSelRgb_VESA_g_address0,
        ce0 => DPtpgBarSelRgb_VESA_g_ce0_local,
        q0 => DPtpgBarSelRgb_VESA_g_q0);

    DPtpgBarSelRgb_VESA_b_U : component video_out_pynq_z2_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_b_ROM_AUTO_1R
    generic map (
        DataWidth => 2,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => DPtpgBarSelRgb_VESA_b_address0,
        ce0 => DPtpgBarSelRgb_VESA_b_ce0_local,
        q0 => DPtpgBarSelRgb_VESA_b_q0);

    DPtpgBarArray_U : component video_out_pynq_z2_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarArray_ROM_AUTO_1R
    generic map (
        DataWidth => 3,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => DPtpgBarArray_address0,
        ce0 => DPtpgBarArray_ce0_local,
        q0 => DPtpgBarArray_q0);

    DPtpgBarSelRgb_CEA_r_U : component video_out_pynq_z2_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelRgb_CEA_r_ROM_AUTO_1R
    generic map (
        DataWidth => 6,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => DPtpgBarSelRgb_CEA_r_address0,
        ce0 => DPtpgBarSelRgb_CEA_r_ce0_local,
        q0 => DPtpgBarSelRgb_CEA_r_q0);

    DPtpgBarSelRgb_CEA_g_U : component video_out_pynq_z2_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelRgb_CEA_g_ROM_AUTO_1R
    generic map (
        DataWidth => 6,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => DPtpgBarSelRgb_CEA_g_address0,
        ce0 => DPtpgBarSelRgb_CEA_g_ce0_local,
        q0 => DPtpgBarSelRgb_CEA_g_q0);

    DPtpgBarSelRgb_CEA_b_U : component video_out_pynq_z2_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelRgb_CEA_b_ROM_AUTO_1R
    generic map (
        DataWidth => 6,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => DPtpgBarSelRgb_CEA_b_address0,
        ce0 => DPtpgBarSelRgb_CEA_b_ce0_local,
        q0 => DPtpgBarSelRgb_CEA_b_q0);

    DPtpgBarSelYuv_601_y_U : component video_out_pynq_z2_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_y_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => DPtpgBarSelYuv_601_y_address0,
        ce0 => DPtpgBarSelYuv_601_y_ce0_local,
        q0 => DPtpgBarSelYuv_601_y_q0);

    DPtpgBarSelYuv_601_v_U : component video_out_pynq_z2_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_v_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => DPtpgBarSelYuv_601_v_address0,
        ce0 => DPtpgBarSelYuv_601_v_ce0_local,
        q0 => DPtpgBarSelYuv_601_v_q0);

    DPtpgBarSelYuv_601_u_U : component video_out_pynq_z2_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_u_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => DPtpgBarSelYuv_601_u_address0,
        ce0 => DPtpgBarSelYuv_601_u_ce0_local,
        q0 => DPtpgBarSelYuv_601_u_q0);

    DPtpgBarSelYuv_709_y_U : component video_out_pynq_z2_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_y_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => DPtpgBarSelYuv_709_y_address0,
        ce0 => DPtpgBarSelYuv_709_y_ce0_local,
        q0 => DPtpgBarSelYuv_709_y_q0);

    DPtpgBarSelYuv_709_v_U : component video_out_pynq_z2_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_v_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => DPtpgBarSelYuv_709_v_address0,
        ce0 => DPtpgBarSelYuv_709_v_ce0_local,
        q0 => DPtpgBarSelYuv_709_v_q0);

    DPtpgBarSelYuv_709_u_U : component video_out_pynq_z2_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_u_ROM_AUTO_1R
    generic map (
        DataWidth => 8,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => DPtpgBarSelYuv_709_u_address0,
        ce0 => DPtpgBarSelYuv_709_u_ce0_local,
        q0 => DPtpgBarSelYuv_709_u_q0);

    grp_reg_ap_uint_10_s_fu_1988 : component video_out_pynq_z2_v_tpg_0_0_reg_ap_uint_10_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_reg_ap_uint_10_s_fu_1988_ap_start,
        ap_done => grp_reg_ap_uint_10_s_fu_1988_ap_done,
        ap_idle => grp_reg_ap_uint_10_s_fu_1988_ap_idle,
        ap_ready => grp_reg_ap_uint_10_s_fu_1988_ap_ready,
        ap_ce => grp_reg_ap_uint_10_s_fu_1988_ap_ce,
        d => barWidthMinSamples,
        ap_return => grp_reg_ap_uint_10_s_fu_1988_ap_return);

    grp_reg_int_s_fu_2088 : component video_out_pynq_z2_v_tpg_0_0_reg_int_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_reg_int_s_fu_2088_ap_start,
        ap_done => grp_reg_int_s_fu_2088_ap_done,
        ap_idle => grp_reg_int_s_fu_2088_ap_idle,
        ap_ready => grp_reg_int_s_fu_2088_ap_ready,
        ap_ce => grp_reg_int_s_fu_2088_ap_ce,
        d => grp_reg_int_s_fu_2088_d,
        ap_return => grp_reg_int_s_fu_2088_ap_return);

    urem_11ns_3ns_2_15_1_U24 : component video_out_pynq_z2_v_tpg_0_0_urem_11ns_3ns_2_15_1
    generic map (
        ID => 1,
        NUM_STAGE => 15,
        din0_WIDTH => 11,
        din1_WIDTH => 3,
        dout_WIDTH => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => trunc_ln565_11_fu_1563_p1,
        din1 => grp_fu_1733_p1,
        ce => grp_fu_1733_ce,
        dout => grp_fu_1733_p2);

    urem_11ns_3ns_2_15_1_U25 : component video_out_pynq_z2_v_tpg_0_0_urem_11ns_3ns_2_15_1
    generic map (
        ID => 1,
        NUM_STAGE => 15,
        din0_WIDTH => 11,
        din1_WIDTH => 3,
        dout_WIDTH => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1739_p0,
        din1 => grp_fu_1739_p1,
        ce => grp_fu_1739_ce,
        dout => grp_fu_1739_p2);

    urem_11ns_3ns_2_15_1_U26 : component video_out_pynq_z2_v_tpg_0_0_urem_11ns_3ns_2_15_1
    generic map (
        ID => 1,
        NUM_STAGE => 15,
        din0_WIDTH => 11,
        din1_WIDTH => 3,
        dout_WIDTH => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1745_p0,
        din1 => grp_fu_1745_p1,
        ce => grp_fu_1745_ce,
        dout => grp_fu_1745_p2);

    mul_11ns_13ns_23_1_1_U27 : component video_out_pynq_z2_v_tpg_0_0_mul_11ns_13ns_23_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 11,
        din1_WIDTH => 13,
        dout_WIDTH => 23)
    port map (
        din0 => mul_ln1281_fu_2183_p0,
        din1 => mul_ln1281_fu_2183_p1,
        dout => mul_ln1281_fu_2183_p2);

    mul_11ns_13ns_23_1_1_U28 : component video_out_pynq_z2_v_tpg_0_0_mul_11ns_13ns_23_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 11,
        din1_WIDTH => 13,
        dout_WIDTH => 23)
    port map (
        din0 => mul_ln1285_fu_2202_p0,
        din1 => mul_ln1285_fu_2202_p1,
        dout => mul_ln1285_fu_2202_p2);

    mul_11ns_13ns_23_1_1_U29 : component video_out_pynq_z2_v_tpg_0_0_mul_11ns_13ns_23_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 11,
        din1_WIDTH => 13,
        dout_WIDTH => 23)
    port map (
        din0 => mul_ln1289_fu_2221_p0,
        din1 => mul_ln1289_fu_2221_p1,
        dout => mul_ln1289_fu_2221_p2);

    sparsemux_7_2_9_1_1_U30 : component video_out_pynq_z2_v_tpg_0_0_sparsemux_7_2_9_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 9,
        CASE1 => "01",
        din1_WIDTH => 9,
        CASE2 => "10",
        din2_WIDTH => 9,
        def_WIDTH => 9,
        sel_WIDTH => 2,
        dout_WIDTH => 9)
    port map (
        din0 => tmp_fu_2267_p2,
        din1 => tmp_fu_2267_p4,
        din2 => tpgSinTableArray_9bit_2_q2,
        def => tmp_fu_2267_p7,
        sel => tmp_fu_2267_p8,
        dout => tmp_fu_2267_p9);

    sparsemux_7_2_9_1_1_U31 : component video_out_pynq_z2_v_tpg_0_0_sparsemux_7_2_9_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 9,
        CASE1 => "01",
        din1_WIDTH => 9,
        CASE2 => "10",
        din2_WIDTH => 9,
        def_WIDTH => 9,
        sel_WIDTH => 2,
        dout_WIDTH => 9)
    port map (
        din0 => tmp_3_fu_2299_p2,
        din1 => tmp_3_fu_2299_p4,
        din2 => tpgSinTableArray_9bit_2_q1,
        def => tmp_3_fu_2299_p7,
        sel => tmp_3_fu_2299_p8,
        dout => tmp_3_fu_2299_p9);

    sparsemux_7_2_9_1_1_U32 : component video_out_pynq_z2_v_tpg_0_0_sparsemux_7_2_9_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 9,
        CASE1 => "01",
        din1_WIDTH => 9,
        CASE2 => "10",
        din2_WIDTH => 9,
        def_WIDTH => 9,
        sel_WIDTH => 2,
        dout_WIDTH => 9)
    port map (
        din0 => tmp_4_fu_2331_p2,
        din1 => tmp_4_fu_2331_p4,
        din2 => tpgSinTableArray_9bit_2_q0,
        def => tmp_4_fu_2331_p7,
        sel => tmp_4_fu_2331_p8,
        dout => tmp_4_fu_2331_p9);

    mul_20s_9ns_28_1_1_U33 : component video_out_pynq_z2_v_tpg_0_0_mul_20s_9ns_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 20,
        din1_WIDTH => 9,
        dout_WIDTH => 28)
    port map (
        din0 => tpgSinTableArray_load_reg_5036,
        din1 => mul_ln1356_fu_2915_p1,
        dout => mul_ln1356_fu_2915_p2);

    sparsemux_7_16_8_1_1_U34 : component video_out_pynq_z2_v_tpg_0_0_sparsemux_7_16_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "0000000000000000",
        din0_WIDTH => 8,
        CASE1 => "0000000000000001",
        din1_WIDTH => 8,
        CASE2 => "0000000000000010",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 16,
        dout_WIDTH => 8)
    port map (
        din0 => ap_const_lv8_0,
        din1 => ap_const_lv8_0,
        din2 => tmp_26_reg_5145,
        def => tmp_26_reg_5145,
        sel => Sel_cast_cast_reg_4735,
        dout => tmp_2_fu_3433_p9);

    sparsemux_7_16_8_1_1_U35 : component video_out_pynq_z2_v_tpg_0_0_sparsemux_7_16_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "0000000000000000",
        din0_WIDTH => 8,
        CASE1 => "0000000000000001",
        din1_WIDTH => 8,
        CASE2 => "0000000000000010",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 16,
        dout_WIDTH => 8)
    port map (
        din0 => ap_const_lv8_0,
        din1 => tmp_26_reg_5145,
        din2 => ap_const_lv8_0,
        def => tmp_26_reg_5145,
        sel => Sel_cast_cast_reg_4735,
        dout => tmp_5_fu_3450_p9);

    sparsemux_7_16_8_1_1_U36 : component video_out_pynq_z2_v_tpg_0_0_sparsemux_7_16_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "0000000000000000",
        din0_WIDTH => 8,
        CASE1 => "0000000000000001",
        din1_WIDTH => 8,
        CASE2 => "0000000000000010",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 16,
        dout_WIDTH => 8)
    port map (
        din0 => tmp_26_reg_5145,
        din1 => ap_const_lv8_0,
        din2 => ap_const_lv8_0,
        def => tmp_26_reg_5145,
        sel => Sel_cast_cast_reg_4735,
        dout => tmp_6_fu_3467_p9);

    sparsemux_7_2_8_1_1_U37 : component video_out_pynq_z2_v_tpg_0_0_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 8,
        CASE1 => "01",
        din1_WIDTH => 8,
        CASE2 => "00",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => phi_ln2_fu_3762_p2,
        din1 => tpgBarSelYuv_u_q0,
        din2 => tpgBarSelYuv_v_q0,
        def => phi_ln2_fu_3762_p7,
        sel => phi_ln2_fu_3762_p8,
        dout => phi_ln2_fu_3762_p9);

    sparsemux_7_2_8_1_1_U38 : component video_out_pynq_z2_v_tpg_0_0_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 8,
        CASE1 => "01",
        din1_WIDTH => 8,
        CASE2 => "00",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => phi_ln1_fu_4035_p2,
        din1 => tpgBarSelYuv_u_q0,
        din2 => tpgBarSelYuv_v_q0,
        def => phi_ln1_fu_4035_p7,
        sel => phi_ln1_fu_4035_p8,
        dout => phi_ln1_fu_4035_p9);

    sparsemux_7_2_8_1_1_U39 : component video_out_pynq_z2_v_tpg_0_0_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 8,
        CASE1 => "01",
        din1_WIDTH => 8,
        CASE2 => "00",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => phi_ln_fu_4127_p2,
        din1 => tpgBarSelYuv_u_q0,
        din2 => tpgBarSelYuv_v_q0,
        def => phi_ln_fu_4127_p7,
        sel => phi_ln_fu_4127_p8,
        dout => phi_ln_fu_4127_p9);

    am_addmul_16ns_1s_16ns_17_4_1_U40 : component video_out_pynq_z2_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 1,
        din2_WIDTH => 16,
        dout_WIDTH => 17)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_4480_p0,
        din1 => grp_fu_4480_p1,
        din2 => grp_fu_4480_p2,
        ce => grp_fu_4480_ce,
        dout => grp_fu_4480_p3);

    mac_muladd_16s_16s_16ns_16_4_1_U41 : component video_out_pynq_z2_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_reg_int_s_fu_2088_ap_return,
        din1 => ZplateHorContDelta_val,
        din2 => grp_fu_4489_p2,
        ce => grp_fu_4489_ce,
        dout => grp_fu_4489_p3);

    mac_muladd_8ns_7ns_13ns_15_4_1_U42 : component video_out_pynq_z2_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 7,
        din2_WIDTH => 13,
        dout_WIDTH => 15)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_4497_p0,
        din1 => grp_fu_4497_p1,
        din2 => grp_fu_4497_p2,
        ce => grp_fu_4497_ce,
        dout => grp_fu_4497_p3);

    mac_muladd_8ns_7s_16s_16_4_1_U43 : component video_out_pynq_z2_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 7,
        din2_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_4506_p0,
        din1 => grp_fu_4506_p1,
        din2 => ap_const_lv16_8080,
        ce => grp_fu_4506_ce,
        dout => grp_fu_4506_p3);

    mac_muladd_8ns_8s_16s_16_4_1_U44 : component video_out_pynq_z2_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_4514_p0,
        din1 => grp_fu_4514_p1,
        din2 => ap_const_lv16_8080,
        ce => grp_fu_4514_ce,
        dout => grp_fu_4514_p3);

    mac_muladd_8ns_6s_15ns_16_4_1_U45 : component video_out_pynq_z2_v_tpg_0_0_mac_muladd_8ns_6s_15ns_16_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 6,
        din2_WIDTH => 15,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_4524_p0,
        din1 => grp_fu_4524_p1,
        din2 => grp_fu_4524_p2,
        ce => grp_fu_4524_ce,
        dout => grp_fu_4524_p3);

    mac_muladd_8ns_8ns_15ns_16_4_1_U46 : component video_out_pynq_z2_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 15,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_4534_p0,
        din1 => grp_fu_4534_p1,
        din2 => grp_fu_4534_p2,
        ce => grp_fu_4534_ce,
        dout => grp_fu_4534_p3);

    mac_muladd_8ns_8s_16s_16_4_1_U47 : component video_out_pynq_z2_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_4542_p0,
        din1 => grp_fu_4542_p1,
        din2 => grp_fu_4506_p3,
        ce => grp_fu_4542_ce,
        dout => grp_fu_4542_p3);

    mac_muladd_8ns_5ns_16ns_17_4_1_U48 : component video_out_pynq_z2_v_tpg_0_0_mac_muladd_8ns_5ns_16ns_17_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 5,
        din2_WIDTH => 16,
        dout_WIDTH => 17)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_4550_p0,
        din1 => grp_fu_4550_p1,
        din2 => grp_fu_4550_p2,
        ce => grp_fu_4550_ce,
        dout => grp_fu_4550_p3);

    flow_control_loop_pipe_sequential_init_U : component video_out_pynq_z2_v_tpg_0_0_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready_pp0_iter20_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter14 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter15 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter16 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter17_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter17 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter18_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter18 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter19_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter19 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter20_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter20 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter21_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter21 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    grp_reg_ap_uint_10_s_fu_1988_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_reg_ap_uint_10_s_fu_1988_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op212_call_state2_state1 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    grp_reg_ap_uint_10_s_fu_1988_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_reg_ap_uint_10_s_fu_1988_ap_ready = ap_const_logic_1)) then 
                    grp_reg_ap_uint_10_s_fu_1988_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_reg_int_s_fu_2088_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_reg_int_s_fu_2088_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op254_call_state4_state3 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    grp_reg_int_s_fu_2088_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_reg_int_s_fu_2088_ap_ready = ap_const_logic_1)) then 
                    grp_reg_int_s_fu_2088_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter19_phi_ln1144_reg_1434_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_predicate_pred590_state19 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter19_phi_ln1144_reg_1434 <= grp_fu_1445_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter19_phi_ln1144_reg_1434 <= ap_phi_reg_pp0_iter18_phi_ln1144_reg_1434;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter19_phi_ln1165_reg_1423_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_predicate_pred581_state19 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter19_phi_ln1165_reg_1423 <= grp_fu_1445_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter19_phi_ln1165_reg_1423 <= ap_phi_reg_pp0_iter18_phi_ln1165_reg_1423;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter19_phi_ln1186_reg_1412_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_predicate_pred572_state19 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter19_phi_ln1186_reg_1412 <= grp_fu_1445_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter19_phi_ln1186_reg_1412 <= ap_phi_reg_pp0_iter18_phi_ln1186_reg_1412;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter19_phi_ln1207_reg_1401_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_predicate_pred563_state19 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter19_phi_ln1207_reg_1401 <= grp_fu_1445_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter19_phi_ln1207_reg_1401 <= ap_phi_reg_pp0_iter18_phi_ln1207_reg_1401;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter19_phi_ln1228_reg_1390_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_predicate_pred554_state19 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter19_phi_ln1228_reg_1390 <= grp_fu_1445_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter19_phi_ln1228_reg_1390 <= ap_phi_reg_pp0_iter18_phi_ln1228_reg_1390;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter19_phi_ln1504_reg_1379_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_predicate_pred545_state19 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter19_phi_ln1504_reg_1379 <= grp_fu_1445_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter19_phi_ln1504_reg_1379 <= ap_phi_reg_pp0_iter18_phi_ln1504_reg_1379;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter19_phi_ln1519_reg_1368_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_predicate_pred540_state19 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter19_phi_ln1519_reg_1368 <= grp_fu_1445_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter19_phi_ln1519_reg_1368 <= ap_phi_reg_pp0_iter18_phi_ln1519_reg_1368;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_phi_ln1144_reg_1434_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1840)) then
                if ((ap_const_boolean_1 = ap_condition_2089)) then 
                    ap_phi_reg_pp0_iter1_phi_ln1144_reg_1434 <= ap_const_lv2_1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_phi_ln1144_reg_1434 <= ap_phi_reg_pp0_iter0_phi_ln1144_reg_1434;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_phi_ln1165_reg_1423_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1840)) then
                if ((ap_const_boolean_1 = ap_condition_2064)) then 
                    ap_phi_reg_pp0_iter1_phi_ln1165_reg_1423 <= ap_const_lv2_1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_phi_ln1165_reg_1423 <= ap_phi_reg_pp0_iter0_phi_ln1165_reg_1423;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_phi_ln1186_reg_1412_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1840)) then
                if ((ap_const_boolean_1 = ap_condition_2039)) then 
                    ap_phi_reg_pp0_iter1_phi_ln1186_reg_1412 <= ap_const_lv2_1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_phi_ln1186_reg_1412 <= ap_phi_reg_pp0_iter0_phi_ln1186_reg_1412;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_phi_ln1207_reg_1401_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1840)) then
                if ((ap_const_boolean_1 = ap_condition_2014)) then 
                    ap_phi_reg_pp0_iter1_phi_ln1207_reg_1401 <= ap_const_lv2_1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_phi_ln1207_reg_1401 <= ap_phi_reg_pp0_iter0_phi_ln1207_reg_1401;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_phi_ln1228_reg_1390_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1840)) then
                if ((ap_const_boolean_1 = ap_condition_1989)) then 
                    ap_phi_reg_pp0_iter1_phi_ln1228_reg_1390 <= ap_const_lv2_1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_phi_ln1228_reg_1390 <= ap_phi_reg_pp0_iter0_phi_ln1228_reg_1390;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter3_hHatch_reg_1346_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((patternId_val = ap_const_lv8_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln1483_fu_2021_p2 = ap_const_lv1_0) and (icmp_ln1478_fu_2015_p2 = ap_const_lv1_0) and (icmp_ln1473_reg_4843_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln1072_reg_4774_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln565_reg_4765_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((patternId_val = ap_const_lv8_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln1478_fu_2015_p2 = ap_const_lv1_1) and (icmp_ln1473_reg_4843_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln1072_reg_4774_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln565_reg_4765_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                ap_phi_reg_pp0_iter3_hHatch_reg_1346 <= ap_const_lv1_0;
            elsif ((((patternId_val = ap_const_lv8_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln1483_fu_2021_p2 = ap_const_lv1_1) and (icmp_ln1478_fu_2015_p2 = ap_const_lv1_0) and (icmp_ln1473_reg_4843_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln1072_reg_4774_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln565_reg_4765_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1858_state3 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1849_state3 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                ap_phi_reg_pp0_iter3_hHatch_reg_1346 <= ap_const_lv1_1;
            elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter3_hHatch_reg_1346 <= ap_phi_reg_pp0_iter2_hHatch_reg_1346;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_phi_ln1504_reg_1379_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_const_boolean_1 = ap_condition_1962)) then 
                    ap_phi_reg_pp0_iter4_phi_ln1504_reg_1379 <= ap_const_lv2_1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_phi_ln1504_reg_1379 <= ap_phi_reg_pp0_iter3_phi_ln1504_reg_1379;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_phi_ln1519_reg_1368_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_const_boolean_1 = ap_condition_1938)) then 
                    ap_phi_reg_pp0_iter4_phi_ln1519_reg_1368 <= ap_const_lv2_1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_phi_ln1519_reg_1368 <= ap_phi_reg_pp0_iter3_phi_ln1519_reg_1368;
                end if;
            end if; 
        end if;
    end process;

    hdata_flag_1_fu_492_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    hdata_flag_1_fu_492 <= hdata_flag_0;
                elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2389_state21 = ap_const_boolean_1))) then 
                    hdata_flag_1_fu_492 <= ap_const_lv1_1;
                end if;
            end if; 
        end if;
    end process;

    phi_mul_fu_480_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    phi_mul_fu_480 <= ap_const_lv16_0;
                elsif ((ap_enable_reg_pp0_iter6 = ap_const_logic_1)) then 
                    phi_mul_fu_480 <= add_ln573_fu_2148_p2;
                end if;
            end if; 
        end if;
    end process;

    rampVal_2_flag_1_fu_488_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    rampVal_2_flag_1_fu_488 <= rampVal_2_flag_0;
                elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2439_state21 = ap_const_boolean_1))) then 
                    rampVal_2_flag_1_fu_488 <= ap_const_lv1_1;
                end if;
            end if; 
        end if;
    end process;

    rampVal_3_flag_1_fu_496_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    rampVal_3_flag_1_fu_496 <= rampVal_3_flag_0;
                elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2253_state21 = ap_const_boolean_1))) then 
                    rampVal_3_flag_1_fu_496 <= ap_const_lv1_1;
                end if;
            end if; 
        end if;
    end process;

    vHatch_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_predicate_pred2912_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_predicate_pred2905_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                vHatch <= ap_const_lv1_1;
            elsif (((ap_predicate_pred2894_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                vHatch <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    xBar_0_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_4594)) then
                if ((icmp_ln1072_fu_1549_p2 = ap_const_lv1_1)) then 
                    xBar_0 <= ap_const_lv11_0;
                elsif (((icmp_ln1250_fu_1935_p2 = ap_const_lv1_1) and (icmp_ln1072_fu_1549_p2 = ap_const_lv1_0))) then 
                    xBar_0 <= add_ln1252_fu_1941_p2;
                elsif (((icmp_ln1250_fu_1935_p2 = ap_const_lv1_0) and (icmp_ln1072_fu_1549_p2 = ap_const_lv1_0))) then 
                    xBar_0 <= sub_ln1256_fu_1947_p2;
                end if;
            end if; 
        end if;
    end process;

    xCount_0_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_4093)) then
                if ((icmp_ln1072_fu_1549_p2 = ap_const_lv1_1)) then 
                    xCount_0 <= ap_const_lv10_0;
                elsif (((icmp_ln1405_fu_1867_p2 = ap_const_lv1_1) and (icmp_ln1072_fu_1549_p2 = ap_const_lv1_0))) then 
                    xCount_0 <= add_ln1407_fu_1885_p2;
                elsif (((icmp_ln1405_fu_1867_p2 = ap_const_lv1_0) and (icmp_ln1072_fu_1549_p2 = ap_const_lv1_0))) then 
                    xCount_0 <= sub_ln1411_fu_1873_p2;
                end if;
            end if; 
        end if;
    end process;

    xCount_3_0_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_4055)) then
                if ((icmp_ln1072_fu_1549_p2 = ap_const_lv1_1)) then 
                    xCount_3_0 <= ap_const_lv10_0;
                elsif (((icmp_ln1586_fu_1697_p2 = ap_const_lv1_1) and (icmp_ln1072_fu_1549_p2 = ap_const_lv1_0))) then 
                    xCount_3_0 <= add_ln1588_fu_1715_p2;
                elsif (((icmp_ln1586_fu_1697_p2 = ap_const_lv1_0) and (icmp_ln1072_fu_1549_p2 = ap_const_lv1_0))) then 
                    xCount_3_0 <= sub_ln1592_fu_1703_p2;
                end if;
            end if; 
        end if;
    end process;

    xCount_4_0_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_predicate_pred1849_state3 = ap_const_boolean_1)) then 
                    xCount_4_0 <= ap_const_lv10_0_20;
                elsif ((ap_predicate_pred1858_state3 = ap_const_boolean_1)) then 
                    xCount_4_0 <= ap_const_lv10_0_19;
                elsif ((ap_const_boolean_1 = ap_condition_1870)) then 
                    xCount_4_0 <= add_ln1480_fu_2045_p2;
                elsif ((ap_const_boolean_1 = ap_condition_1875)) then 
                    xCount_4_0 <= ap_const_lv10_0_18;
                elsif ((ap_const_boolean_1 = ap_condition_1879)) then 
                    xCount_4_0 <= sub_ln1490_fu_2027_p2;
                end if;
            end if; 
        end if;
    end process;

    xCount_5_0_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_predicate_pred2483_state18 = ap_const_boolean_1)) then 
                    xCount_5_0 <= ap_const_lv10_0;
                elsif ((ap_const_boolean_1 = ap_condition_3000)) then 
                    xCount_5_0 <= zext_ln1770_fu_2570_p1;
                elsif ((ap_const_boolean_1 = ap_condition_2480)) then 
                    xCount_5_0 <= add_ln1774_fu_2530_p2;
                end if;
            end if; 
        end if;
    end process;

    x_fu_484_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln565_fu_1533_p2 = ap_const_lv1_0))) then 
                    x_fu_484 <= add_ln565_fu_1539_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    x_fu_484 <= ap_const_lv16_0;
                end if;
            end if; 
        end if;
    end process;

    yCount_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_4093)) then
                if ((icmp_ln1381_fu_1813_p2 = ap_const_lv1_1)) then 
                    yCount <= ap_const_lv10_0_17;
                elsif (((icmp_ln1381_fu_1813_p2 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln1386_fu_1833_p2))) then 
                    yCount <= add_ln1388_fu_1845_p2;
                elsif ((ap_const_boolean_1 = ap_condition_4629)) then 
                    yCount <= ap_const_lv10_0_16;
                end if;
            end if; 
        end if;
    end process;

    yCount_1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_4044)) then
                if ((icmp_ln1746_fu_1585_p2 = ap_const_lv1_1)) then 
                    yCount_1 <= ap_const_lv6_0_24;
                elsif (((icmp_ln1746_fu_1585_p2 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln1751_fu_1601_p2))) then 
                    yCount_1 <= add_ln1753_fu_1613_p2;
                elsif ((ap_const_boolean_1 = ap_condition_4634)) then 
                    yCount_1 <= ap_const_lv6_0_23;
                end if;
            end if; 
        end if;
    end process;

    yCount_2_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (((patternId_val = ap_const_lv8_C) and (cmp_i34_read_read_fu_542_p2 = ap_const_lv1_1) and (icmp_ln1072_fu_1549_p2 = ap_const_lv1_1) and (icmp_ln565_fu_1533_p2 = ap_const_lv1_0)) or ((patternId_val = ap_const_lv8_C) and (cmp_i34_read_read_fu_542_p2 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln1449_fu_1751_p2) and (icmp_ln565_fu_1533_p2 = ap_const_lv1_0)))) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (((patternId_val = ap_const_lv8_C) and (cmp_i34_read_read_fu_542_p2 = ap_const_lv1_1) and (icmp_ln1072_fu_1549_p2 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln1454_fu_1771_p2) and (icmp_ln565_fu_1533_p2 = ap_const_lv1_0)) or ((patternId_val = ap_const_lv8_C) and (cmp_i34_read_read_fu_542_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln1449_fu_1751_p2) and (ap_const_lv1_1 
    = and_ln1454_fu_1771_p2) and (icmp_ln565_fu_1533_p2 = ap_const_lv1_0)))))) then 
                yCount_2 <= ap_const_lv10_0;
            elsif (((patternId_val = ap_const_lv8_C) and (cmp_i34_read_read_fu_542_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln1454_fu_1771_p2) and (ap_const_lv1_0 = and_ln1449_fu_1751_p2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln1072_fu_1549_p2 = ap_const_lv1_1) and (icmp_ln565_fu_1533_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                yCount_2 <= add_ln1461_fu_1777_p2;
            end if; 
        end if;
    end process;

    yCount_3_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_4055)) then
                if ((icmp_ln1563_fu_1643_p2 = ap_const_lv1_1)) then 
                    yCount_3 <= ap_const_lv10_0_22;
                elsif (((icmp_ln1563_fu_1643_p2 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln1568_fu_1663_p2))) then 
                    yCount_3 <= add_ln1570_fu_1675_p2;
                elsif ((ap_const_boolean_1 = ap_condition_4641)) then 
                    yCount_3 <= ap_const_lv10_0_21;
                end if;
            end if; 
        end if;
    end process;

    zonePlateVDelta_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_predicate_pred2831_state5 = ap_const_boolean_1)) then 
                    zonePlateVDelta <= ZplateVerContStart_val;
                elsif ((ap_predicate_pred2826_state5 = ap_const_boolean_1)) then 
                    zonePlateVDelta <= add_ln1343_fu_2098_p2;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                    Sel_cast_cast_reg_4735(1 downto 0) <= Sel_cast_cast_fu_1473_p1(1 downto 0);
                add_ln549_1_reg_4804 <= add_ln549_1_fu_1573_p2;
                add_ln549_1_reg_4804_pp0_iter1_reg <= add_ln549_1_reg_4804;
                add_ln549_reg_4798 <= add_ln549_fu_1567_p2;
                add_ln549_reg_4798_pp0_iter1_reg <= add_ln549_reg_4798;
                and_ln1337_reg_4863 <= and_ln1337_fu_1915_p2;
                and_ln1337_reg_4863_pp0_iter1_reg <= and_ln1337_reg_4863;
                and_ln1386_reg_4851 <= and_ln1386_fu_1833_p2;
                and_ln1386_reg_4851_pp0_iter1_reg <= and_ln1386_reg_4851;
                and_ln1449_reg_4835 <= and_ln1449_fu_1751_p2;
                and_ln1454_reg_4839 <= and_ln1454_fu_1771_p2;
                and_ln1568_reg_4827 <= and_ln1568_fu_1663_p2;
                and_ln1568_reg_4827_pp0_iter1_reg <= and_ln1568_reg_4827;
                and_ln1751_reg_4814 <= and_ln1751_fu_1601_p2;
                and_ln1751_reg_4814_pp0_iter1_reg <= and_ln1751_reg_4814;
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                    ap_predicate_pred1849_state3 <= ((patternId_val = ap_const_lv8_C) and (icmp_ln565_reg_4765 = ap_const_lv1_0) and (icmp_ln1072_reg_4774 = ap_const_lv1_1));
                    ap_predicate_pred1858_state3 <= ((patternId_val = ap_const_lv8_C) and (icmp_ln565_reg_4765 = ap_const_lv1_0) and (icmp_ln1473_reg_4843 = ap_const_lv1_1) and (icmp_ln1072_reg_4774 = ap_const_lv1_0));
                    ap_predicate_pred2884_state3 <= ((patternId_val = ap_const_lv8_C) and (icmp_ln1473_reg_4843 = ap_const_lv1_0) and (icmp_ln1072_reg_4774 = ap_const_lv1_0));
                    ap_predicate_pred2894_state3 <= ((cmp_i34_read_reg_4620 = ap_const_lv1_0) and (patternId_val = ap_const_lv8_C) and (ap_const_lv1_0 = and_ln1454_reg_4839) and (ap_const_lv1_0 = and_ln1449_reg_4835) and (icmp_ln1072_reg_4774 = ap_const_lv1_1));
                    ap_predicate_pred2905_state3 <= (((cmp_i34_read_reg_4620 = ap_const_lv1_1) and (patternId_val = ap_const_lv8_C) and (icmp_ln1072_reg_4774 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln1454_reg_4839)) or ((cmp_i34_read_reg_4620 = ap_const_lv1_0) and (patternId_val = ap_const_lv8_C) and (ap_const_lv1_0 = and_ln1449_reg_4835) and (ap_const_lv1_1 = and_ln1454_reg_4839)));
                    ap_predicate_pred2912_state3 <= (((cmp_i34_read_reg_4620 = ap_const_lv1_1) and (patternId_val = ap_const_lv8_C) and (icmp_ln1072_reg_4774 = ap_const_lv1_1)) or ((cmp_i34_read_reg_4620 = ap_const_lv1_0) and (patternId_val = ap_const_lv8_C) and (ap_const_lv1_1 = and_ln1449_reg_4835)));
                    conv2_i_i10_i233_cast_cast_reg_4742(7 downto 0) <= conv2_i_i10_i233_cast_cast_fu_1481_p1(7 downto 0);
                    conv2_i_i10_i254_cast_cast_cast_cast_cast_cast_reg_4747(4 downto 0) <= conv2_i_i10_i254_cast_cast_cast_cast_cast_cast_fu_1489_p1(4 downto 0);
                    conv2_i_i_i240_cast_cast_cast_reg_4759(4 downto 0) <= conv2_i_i_i240_cast_cast_cast_fu_1501_p1(4 downto 0);
                conv2_i_i_i_cast_cast_reg_4753 <= conv2_i_i_i_cast_cast_fu_1493_p3;
                icmp_ln1072_reg_4774 <= icmp_ln1072_fu_1549_p2;
                icmp_ln1072_reg_4774_pp0_iter1_reg <= icmp_ln1072_reg_4774;
                icmp_ln1095_reg_4871 <= icmp_ln1095_fu_1977_p2;
                icmp_ln1095_reg_4871_pp0_iter1_reg <= icmp_ln1095_reg_4871;
                icmp_ln1250_reg_4867 <= icmp_ln1250_fu_1935_p2;
                icmp_ln1250_reg_4867_pp0_iter1_reg <= icmp_ln1250_reg_4867;
                icmp_ln1330_reg_4859 <= icmp_ln1330_fu_1909_p2;
                icmp_ln1330_reg_4859_pp0_iter1_reg <= icmp_ln1330_reg_4859;
                icmp_ln1381_reg_4847 <= icmp_ln1381_fu_1813_p2;
                icmp_ln1381_reg_4847_pp0_iter1_reg <= icmp_ln1381_reg_4847;
                icmp_ln1405_reg_4855 <= icmp_ln1405_fu_1867_p2;
                icmp_ln1405_reg_4855_pp0_iter1_reg <= icmp_ln1405_reg_4855;
                icmp_ln1473_reg_4843 <= icmp_ln1473_fu_1801_p2;
                icmp_ln1473_reg_4843_pp0_iter1_reg <= icmp_ln1473_reg_4843;
                icmp_ln1563_reg_4823 <= icmp_ln1563_fu_1643_p2;
                icmp_ln1563_reg_4823_pp0_iter1_reg <= icmp_ln1563_reg_4823;
                icmp_ln1586_reg_4831 <= icmp_ln1586_fu_1697_p2;
                icmp_ln1586_reg_4831_pp0_iter1_reg <= icmp_ln1586_reg_4831;
                icmp_ln1629_reg_4818 <= icmp_ln1629_fu_1631_p2;
                icmp_ln1629_reg_4818_pp0_iter1_reg <= icmp_ln1629_reg_4818;
                icmp_ln1746_reg_4810 <= icmp_ln1746_fu_1585_p2;
                icmp_ln1746_reg_4810_pp0_iter1_reg <= icmp_ln1746_reg_4810;
                icmp_ln565_reg_4765 <= icmp_ln565_fu_1533_p2;
                icmp_ln565_reg_4765_pp0_iter1_reg <= icmp_ln565_reg_4765;
                trunc_ln565_11_reg_4792 <= trunc_ln565_11_fu_1563_p1;
                trunc_ln565_11_reg_4792_pp0_iter1_reg <= trunc_ln565_11_reg_4792;
                trunc_ln565_9_reg_4780 <= trunc_ln565_9_fu_1555_p1;
                trunc_ln565_9_reg_4780_pp0_iter1_reg <= trunc_ln565_9_reg_4780;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                add_ln1359_reg_5246 <= add_ln1359_fu_3182_p2;
                add_ln549_1_reg_4804_pp0_iter10_reg <= add_ln549_1_reg_4804_pp0_iter9_reg;
                add_ln549_1_reg_4804_pp0_iter11_reg <= add_ln549_1_reg_4804_pp0_iter10_reg;
                add_ln549_1_reg_4804_pp0_iter2_reg <= add_ln549_1_reg_4804_pp0_iter1_reg;
                add_ln549_1_reg_4804_pp0_iter3_reg <= add_ln549_1_reg_4804_pp0_iter2_reg;
                add_ln549_1_reg_4804_pp0_iter4_reg <= add_ln549_1_reg_4804_pp0_iter3_reg;
                add_ln549_1_reg_4804_pp0_iter5_reg <= add_ln549_1_reg_4804_pp0_iter4_reg;
                add_ln549_1_reg_4804_pp0_iter6_reg <= add_ln549_1_reg_4804_pp0_iter5_reg;
                add_ln549_1_reg_4804_pp0_iter7_reg <= add_ln549_1_reg_4804_pp0_iter6_reg;
                add_ln549_1_reg_4804_pp0_iter8_reg <= add_ln549_1_reg_4804_pp0_iter7_reg;
                add_ln549_1_reg_4804_pp0_iter9_reg <= add_ln549_1_reg_4804_pp0_iter8_reg;
                add_ln549_reg_4798_pp0_iter10_reg <= add_ln549_reg_4798_pp0_iter9_reg;
                add_ln549_reg_4798_pp0_iter11_reg <= add_ln549_reg_4798_pp0_iter10_reg;
                add_ln549_reg_4798_pp0_iter2_reg <= add_ln549_reg_4798_pp0_iter1_reg;
                add_ln549_reg_4798_pp0_iter3_reg <= add_ln549_reg_4798_pp0_iter2_reg;
                add_ln549_reg_4798_pp0_iter4_reg <= add_ln549_reg_4798_pp0_iter3_reg;
                add_ln549_reg_4798_pp0_iter5_reg <= add_ln549_reg_4798_pp0_iter4_reg;
                add_ln549_reg_4798_pp0_iter6_reg <= add_ln549_reg_4798_pp0_iter5_reg;
                add_ln549_reg_4798_pp0_iter7_reg <= add_ln549_reg_4798_pp0_iter6_reg;
                add_ln549_reg_4798_pp0_iter8_reg <= add_ln549_reg_4798_pp0_iter7_reg;
                add_ln549_reg_4798_pp0_iter9_reg <= add_ln549_reg_4798_pp0_iter8_reg;
                and_ln1337_reg_4863_pp0_iter2_reg <= and_ln1337_reg_4863_pp0_iter1_reg;
                and_ln1337_reg_4863_pp0_iter3_reg <= and_ln1337_reg_4863_pp0_iter2_reg;
                and_ln1386_reg_4851_pp0_iter10_reg <= and_ln1386_reg_4851_pp0_iter9_reg;
                and_ln1386_reg_4851_pp0_iter11_reg <= and_ln1386_reg_4851_pp0_iter10_reg;
                and_ln1386_reg_4851_pp0_iter12_reg <= and_ln1386_reg_4851_pp0_iter11_reg;
                and_ln1386_reg_4851_pp0_iter13_reg <= and_ln1386_reg_4851_pp0_iter12_reg;
                and_ln1386_reg_4851_pp0_iter14_reg <= and_ln1386_reg_4851_pp0_iter13_reg;
                and_ln1386_reg_4851_pp0_iter15_reg <= and_ln1386_reg_4851_pp0_iter14_reg;
                and_ln1386_reg_4851_pp0_iter2_reg <= and_ln1386_reg_4851_pp0_iter1_reg;
                and_ln1386_reg_4851_pp0_iter3_reg <= and_ln1386_reg_4851_pp0_iter2_reg;
                and_ln1386_reg_4851_pp0_iter4_reg <= and_ln1386_reg_4851_pp0_iter3_reg;
                and_ln1386_reg_4851_pp0_iter5_reg <= and_ln1386_reg_4851_pp0_iter4_reg;
                and_ln1386_reg_4851_pp0_iter6_reg <= and_ln1386_reg_4851_pp0_iter5_reg;
                and_ln1386_reg_4851_pp0_iter7_reg <= and_ln1386_reg_4851_pp0_iter6_reg;
                and_ln1386_reg_4851_pp0_iter8_reg <= and_ln1386_reg_4851_pp0_iter7_reg;
                and_ln1386_reg_4851_pp0_iter9_reg <= and_ln1386_reg_4851_pp0_iter8_reg;
                and_ln1568_reg_4827_pp0_iter10_reg <= and_ln1568_reg_4827_pp0_iter9_reg;
                and_ln1568_reg_4827_pp0_iter11_reg <= and_ln1568_reg_4827_pp0_iter10_reg;
                and_ln1568_reg_4827_pp0_iter12_reg <= and_ln1568_reg_4827_pp0_iter11_reg;
                and_ln1568_reg_4827_pp0_iter13_reg <= and_ln1568_reg_4827_pp0_iter12_reg;
                and_ln1568_reg_4827_pp0_iter14_reg <= and_ln1568_reg_4827_pp0_iter13_reg;
                and_ln1568_reg_4827_pp0_iter15_reg <= and_ln1568_reg_4827_pp0_iter14_reg;
                and_ln1568_reg_4827_pp0_iter2_reg <= and_ln1568_reg_4827_pp0_iter1_reg;
                and_ln1568_reg_4827_pp0_iter3_reg <= and_ln1568_reg_4827_pp0_iter2_reg;
                and_ln1568_reg_4827_pp0_iter4_reg <= and_ln1568_reg_4827_pp0_iter3_reg;
                and_ln1568_reg_4827_pp0_iter5_reg <= and_ln1568_reg_4827_pp0_iter4_reg;
                and_ln1568_reg_4827_pp0_iter6_reg <= and_ln1568_reg_4827_pp0_iter5_reg;
                and_ln1568_reg_4827_pp0_iter7_reg <= and_ln1568_reg_4827_pp0_iter6_reg;
                and_ln1568_reg_4827_pp0_iter8_reg <= and_ln1568_reg_4827_pp0_iter7_reg;
                and_ln1568_reg_4827_pp0_iter9_reg <= and_ln1568_reg_4827_pp0_iter8_reg;
                and_ln1751_reg_4814_pp0_iter10_reg <= and_ln1751_reg_4814_pp0_iter9_reg;
                and_ln1751_reg_4814_pp0_iter11_reg <= and_ln1751_reg_4814_pp0_iter10_reg;
                and_ln1751_reg_4814_pp0_iter12_reg <= and_ln1751_reg_4814_pp0_iter11_reg;
                and_ln1751_reg_4814_pp0_iter13_reg <= and_ln1751_reg_4814_pp0_iter12_reg;
                and_ln1751_reg_4814_pp0_iter14_reg <= and_ln1751_reg_4814_pp0_iter13_reg;
                and_ln1751_reg_4814_pp0_iter15_reg <= and_ln1751_reg_4814_pp0_iter14_reg;
                and_ln1751_reg_4814_pp0_iter2_reg <= and_ln1751_reg_4814_pp0_iter1_reg;
                and_ln1751_reg_4814_pp0_iter3_reg <= and_ln1751_reg_4814_pp0_iter2_reg;
                and_ln1751_reg_4814_pp0_iter4_reg <= and_ln1751_reg_4814_pp0_iter3_reg;
                and_ln1751_reg_4814_pp0_iter5_reg <= and_ln1751_reg_4814_pp0_iter4_reg;
                and_ln1751_reg_4814_pp0_iter6_reg <= and_ln1751_reg_4814_pp0_iter5_reg;
                and_ln1751_reg_4814_pp0_iter7_reg <= and_ln1751_reg_4814_pp0_iter6_reg;
                and_ln1751_reg_4814_pp0_iter8_reg <= and_ln1751_reg_4814_pp0_iter7_reg;
                and_ln1751_reg_4814_pp0_iter9_reg <= and_ln1751_reg_4814_pp0_iter8_reg;
                ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
                ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
                ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
                ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
                ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
                ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
                ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
                ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
                ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
                ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
                ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
                ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
                ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
                    ap_predicate_pred1820_state21 <= (patternId_val = ap_const_lv8_A);
                    ap_predicate_pred2138_state20 <= (patternId_val_read_reg_4679 = ap_const_lv8_F);
                    ap_predicate_pred2138_state21 <= (patternId_val_read_reg_4679 = ap_const_lv8_F);
                    ap_predicate_pred2144_state20 <= (patternId_val_read_reg_4679 = ap_const_lv8_B);
                    ap_predicate_pred2144_state21 <= (patternId_val_read_reg_4679 = ap_const_lv8_B);
                    ap_predicate_pred2153_state21 <= ((cmp2_i = ap_const_lv1_0) and (cmp121_i_read_reg_4596 = ap_const_lv1_0) and (patternId_val_read_reg_4679 = ap_const_lv8_13));
                    ap_predicate_pred2158_state21 <= ((cmp2_i = ap_const_lv1_0) and (cmp121_i_read_reg_4596 = ap_const_lv1_1) and (patternId_val_read_reg_4679 = ap_const_lv8_13));
                    ap_predicate_pred2165_state21 <= ((cmp2_i_read_reg_4662 = ap_const_lv1_1) and (cmp54_i_read_reg_4605 = ap_const_lv1_0) and (patternId_val_read_reg_4679 = ap_const_lv8_13));
                    ap_predicate_pred2170_state21 <= ((cmp2_i_read_reg_4662 = ap_const_lv1_1) and (cmp54_i_read_reg_4605 = ap_const_lv1_1) and (patternId_val_read_reg_4679 = ap_const_lv8_13));
                    ap_predicate_pred2175_state20 <= ((cmp2_i_read_reg_4662 = ap_const_lv1_1) and (patternId_val_read_reg_4679 = ap_const_lv8_F));
                    ap_predicate_pred2175_state21 <= ((cmp2_i_read_reg_4662 = ap_const_lv1_1) and (patternId_val_read_reg_4679 = ap_const_lv8_F));
                    ap_predicate_pred2179_state20 <= ((cmp2_i = ap_const_lv1_0) and (patternId_val_read_reg_4679 = ap_const_lv8_F));
                    ap_predicate_pred2179_state21 <= ((cmp2_i = ap_const_lv1_0) and (patternId_val_read_reg_4679 = ap_const_lv8_F));
                    ap_predicate_pred2200_state20 <= ((cmp2_i_read_reg_4662 = ap_const_lv1_1) and (patternId_val_read_reg_4679 = ap_const_lv8_B));
                    ap_predicate_pred2200_state21 <= ((cmp2_i_read_reg_4662 = ap_const_lv1_1) and (patternId_val_read_reg_4679 = ap_const_lv8_B));
                    ap_predicate_pred2204_state20 <= ((cmp2_i = ap_const_lv1_0) and (patternId_val_read_reg_4679 = ap_const_lv8_B));
                    ap_predicate_pred2204_state21 <= ((cmp2_i = ap_const_lv1_0) and (patternId_val_read_reg_4679 = ap_const_lv8_B));
                    ap_predicate_pred2213_state20 <= (patternId_val_read_reg_4679 = ap_const_lv8_9);
                    ap_predicate_pred2213_state21 <= (patternId_val_read_reg_4679 = ap_const_lv8_9);
                    ap_predicate_pred2214_state20 <= ((cmp2_i_read_reg_4662 = ap_const_lv1_1) and (patternId_val_read_reg_4679 = ap_const_lv8_9));
                    ap_predicate_pred2214_state21 <= ((cmp2_i_read_reg_4662 = ap_const_lv1_1) and (patternId_val_read_reg_4679 = ap_const_lv8_9));
                    ap_predicate_pred2218_state20 <= ((cmp2_i = ap_const_lv1_0) and (patternId_val_read_reg_4679 = ap_const_lv8_9));
                    ap_predicate_pred2218_state21 <= ((cmp2_i = ap_const_lv1_0) and (patternId_val_read_reg_4679 = ap_const_lv8_9));
                    ap_predicate_pred2226_state21 <= (not((colorFormat_val_read_reg_4656 = ap_const_lv8_0)) and (patternId_val_read_reg_4679 = ap_const_lv8_8));
                    ap_predicate_pred2231_state21 <= (not((colorFormat_val_read_reg_4656 = ap_const_lv8_0)) and (patternId_val_read_reg_4679 = ap_const_lv8_7));
                    ap_predicate_pred2236_state21 <= (not((colorFormat_val_read_reg_4656 = ap_const_lv8_0)) and (patternId_val_read_reg_4679 = ap_const_lv8_6));
                    ap_predicate_pred2241_state21 <= (not((colorFormat_val_read_reg_4656 = ap_const_lv8_0)) and (patternId_val_read_reg_4679 = ap_const_lv8_5));
                    ap_predicate_pred2246_state21 <= (not((colorFormat_val_read_reg_4656 = ap_const_lv8_0)) and (patternId_val_read_reg_4679 = ap_const_lv8_4));
                    ap_predicate_pred2253_state21 <= (patternId_val_read_reg_4679 = ap_const_lv8_1);
                    ap_predicate_pred2269_state21 <= (patternId_val_read_reg_4679 = ap_const_lv8_2);
                    ap_predicate_pred2273_state20 <= ((patternId_val_read_reg_4679 = ap_const_lv8_2) and (icmp_ln1095_reg_4871_pp0_iter17_reg = ap_const_lv1_0) and (icmp_ln1072_reg_4774_pp0_iter17_reg = ap_const_lv1_1));
                    ap_predicate_pred2279_state20 <= ((patternId_val_read_reg_4679 = ap_const_lv8_2) and (icmp_ln1095_reg_4871_pp0_iter17_reg = ap_const_lv1_1));
                    ap_predicate_pred2299_state19 <= ((patternId_val_read_reg_4679 = ap_const_lv8_9) and (icmp_ln1250_reg_4867_pp0_iter16_reg = ap_const_lv1_0) and (icmp_ln1072_reg_4774_pp0_iter16_reg = ap_const_lv1_0));
                    ap_predicate_pred2305_state19 <= ((patternId_val_read_reg_4679 = ap_const_lv8_9) and (icmp_ln1072_reg_4774_pp0_iter16_reg = ap_const_lv1_1));
                    ap_predicate_pred2323_state6 <= ((patternId_val = ap_const_lv8_A) and (icmp_ln1330_reg_4859_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln1337_reg_4863_pp0_iter3_reg));
                    ap_predicate_pred2329_state6 <= ((patternId_val = ap_const_lv8_A) and (icmp_ln1330_reg_4859_pp0_iter3_reg = ap_const_lv1_1));
                    ap_predicate_pred2347_state18 <= ((patternId_val_read_reg_4679 = ap_const_lv8_B) and (icmp_ln1072_reg_4774_pp0_iter15_reg = ap_const_lv1_1));
                    ap_predicate_pred2351_state18 <= ((patternId_val_read_reg_4679 = ap_const_lv8_B) and (ap_const_lv1_0 = and_ln1386_reg_4851_pp0_iter15_reg) and (icmp_ln1381_reg_4847_pp0_iter15_reg = ap_const_lv1_0) and (icmp_ln1072_reg_4774_pp0_iter15_reg = ap_const_lv1_1));
                    ap_predicate_pred2357_state18 <= ((patternId_val_read_reg_4679 = ap_const_lv8_B) and (icmp_ln1381_reg_4847_pp0_iter15_reg = ap_const_lv1_1));
                    ap_predicate_pred2373_state18 <= ((patternId_val_read_reg_4679 = ap_const_lv8_B) and (icmp_ln1405_reg_4855_pp0_iter15_reg = ap_const_lv1_0) and (icmp_ln1072_reg_4774_pp0_iter15_reg = ap_const_lv1_0));
                    ap_predicate_pred2389_state21 <= (patternId_val_read_reg_4679 = ap_const_lv8_E);
                    ap_predicate_pred2399_state18 <= ((patternId_val_read_reg_4679 = ap_const_lv8_F) and (icmp_ln1072_reg_4774_pp0_iter15_reg = ap_const_lv1_1));
                    ap_predicate_pred2403_state18 <= ((patternId_val_read_reg_4679 = ap_const_lv8_F) and (ap_const_lv1_0 = and_ln1568_reg_4827_pp0_iter15_reg) and (icmp_ln1563_reg_4823_pp0_iter15_reg = ap_const_lv1_0) and (icmp_ln1072_reg_4774_pp0_iter15_reg = ap_const_lv1_1));
                    ap_predicate_pred2409_state18 <= ((patternId_val_read_reg_4679 = ap_const_lv8_F) and (icmp_ln1563_reg_4823_pp0_iter15_reg = ap_const_lv1_1));
                    ap_predicate_pred2423_state18 <= ((patternId_val_read_reg_4679 = ap_const_lv8_F) and (icmp_ln1586_reg_4831_pp0_iter15_reg = ap_const_lv1_0) and (icmp_ln1072_reg_4774_pp0_iter15_reg = ap_const_lv1_0));
                    ap_predicate_pred2439_state20 <= (patternId_val_read_reg_4679 = ap_const_lv8_11);
                    ap_predicate_pred2439_state21 <= (patternId_val_read_reg_4679 = ap_const_lv8_11);
                    ap_predicate_pred2458_state18 <= ((patternId_val_read_reg_4679 = ap_const_lv8_13) and (ap_const_lv1_0 = and_ln1751_reg_4814_pp0_iter15_reg) and (icmp_ln1746_reg_4810_pp0_iter15_reg = ap_const_lv1_0) and (icmp_ln1072_reg_4774_pp0_iter15_reg = ap_const_lv1_1));
                    ap_predicate_pred2464_state18 <= ((patternId_val_read_reg_4679 = ap_const_lv8_13) and (icmp_ln1746_reg_4810_pp0_iter15_reg = ap_const_lv1_1));
                    ap_predicate_pred2476_state18 <= ((patternId_val_read_reg_4679 = ap_const_lv8_13) and (icmp_ln1072_reg_4774_pp0_iter15_reg = ap_const_lv1_0));
                    ap_predicate_pred2483_state18 <= ((patternId_val_read_reg_4679 = ap_const_lv8_13) and (icmp_ln1072_reg_4774_pp0_iter15_reg = ap_const_lv1_1));
                    ap_predicate_pred2529_state21 <= (patternId_val_read_reg_4679 = ap_const_lv8_12);
                    ap_predicate_pred2541_state21 <= (patternId_val_read_reg_4679 = ap_const_lv8_10);
                    ap_predicate_pred2558_state21 <= ((colorFormat_val_read_reg_4656 = ap_const_lv8_0) and (patternId_val = ap_const_lv8_D));
                    ap_predicate_pred2568_state21 <= (((colorFormat_val_read_reg_4656 = ap_const_lv8_1) and (patternId_val = ap_const_lv8_D)) or (not((colorFormat_val_read_reg_4656 = ap_const_lv8_0)) and (patternId_val = ap_const_lv8_D) and (trunc_ln565_9_reg_4780_pp0_iter18_reg = ap_const_lv1_0)));
                    ap_predicate_pred2577_state21 <= (not((colorFormat_val_read_reg_4656 = ap_const_lv8_1)) and not((colorFormat_val_read_reg_4656 = ap_const_lv8_0)) and (patternId_val = ap_const_lv8_D) and (trunc_ln565_9_reg_4780_pp0_iter18_reg = ap_const_lv1_1));
                    ap_predicate_pred2586_state21 <= ((colorFormat_val_read_reg_4656 = ap_const_lv8_0) and (patternId_val = ap_const_lv8_C) and (or_ln1494_reg_4883_pp0_iter18_reg = ap_const_lv1_0));
                    ap_predicate_pred2592_state21 <= (not((colorFormat_val_read_reg_4656 = ap_const_lv8_0)) and (patternId_val = ap_const_lv8_C) and (or_ln1494_reg_4883_pp0_iter18_reg = ap_const_lv1_0));
                    ap_predicate_pred2600_state21 <= ((colorFormat_val_read_reg_4656 = ap_const_lv8_0) and (patternId_val = ap_const_lv8_C) and (or_ln1494_reg_4883_pp0_iter18_reg = ap_const_lv1_1));
                    ap_predicate_pred2606_state21 <= (not((colorFormat_val_read_reg_4656 = ap_const_lv8_0)) and (patternId_val = ap_const_lv8_C) and (or_ln1494_reg_4883_pp0_iter18_reg = ap_const_lv1_1));
                    ap_predicate_pred2640_state21 <= ((colorFormat_val_read_reg_4656 = ap_const_lv8_0) and (patternId_val_read_reg_4679 = ap_const_lv8_8));
                    ap_predicate_pred2653_state21 <= ((colorFormat_val_read_reg_4656 = ap_const_lv8_0) and (patternId_val_read_reg_4679 = ap_const_lv8_7));
                    ap_predicate_pred2666_state21 <= ((colorFormat_val_read_reg_4656 = ap_const_lv8_0) and (patternId_val_read_reg_4679 = ap_const_lv8_6));
                    ap_predicate_pred2678_state21 <= ((colorFormat_val_read_reg_4656 = ap_const_lv8_0) and (patternId_val_read_reg_4679 = ap_const_lv8_5));
                    ap_predicate_pred2690_state21 <= ((colorFormat_val_read_reg_4656 = ap_const_lv8_0) and (patternId_val_read_reg_4679 = ap_const_lv8_4));
                    ap_predicate_pred2703_state21 <= (patternId_val_read_reg_4679 = ap_const_lv8_3);
                    ap_predicate_pred2826_state5 <= ((patternId_val = ap_const_lv8_A) and (icmp_ln1330_reg_4859_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln1337_reg_4863_pp0_iter2_reg));
                    ap_predicate_pred2831_state5 <= ((patternId_val = ap_const_lv8_A) and (icmp_ln1330_reg_4859_pp0_iter2_reg = ap_const_lv1_1));
                    ap_predicate_pred540_state19 <= (not((colorFormat_val_read_reg_4656 = ap_const_lv8_1)) and not((colorFormat_val_read_reg_4656 = ap_const_lv8_0)) and (or_ln1494_reg_4883_pp0_iter16_reg = ap_const_lv1_0) and (patternId_val = ap_const_lv8_C) and (icmp_ln565_reg_4765_pp0_iter16_reg = ap_const_lv1_0));
                    ap_predicate_pred545_state19 <= (not((colorFormat_val_read_reg_4656 = ap_const_lv8_1)) and not((colorFormat_val_read_reg_4656 = ap_const_lv8_0)) and (or_ln1494_reg_4883_pp0_iter16_reg = ap_const_lv1_1) and (patternId_val = ap_const_lv8_C) and (icmp_ln565_reg_4765_pp0_iter16_reg = ap_const_lv1_0));
                    ap_predicate_pred554_state19 <= (not((colorFormat_val_read_reg_4656 = ap_const_lv8_1)) and not((colorFormat_val_read_reg_4656 = ap_const_lv8_0)) and (patternId_val_read_reg_4679 = ap_const_lv8_8) and (icmp_ln565_reg_4765_pp0_iter16_reg = ap_const_lv1_0));
                    ap_predicate_pred563_state19 <= (not((colorFormat_val_read_reg_4656 = ap_const_lv8_1)) and not((colorFormat_val_read_reg_4656 = ap_const_lv8_0)) and (patternId_val_read_reg_4679 = ap_const_lv8_7) and (icmp_ln565_reg_4765_pp0_iter16_reg = ap_const_lv1_0));
                    ap_predicate_pred572_state19 <= (not((colorFormat_val_read_reg_4656 = ap_const_lv8_1)) and not((colorFormat_val_read_reg_4656 = ap_const_lv8_0)) and (patternId_val_read_reg_4679 = ap_const_lv8_6) and (icmp_ln565_reg_4765_pp0_iter16_reg = ap_const_lv1_0));
                    ap_predicate_pred581_state19 <= (not((colorFormat_val_read_reg_4656 = ap_const_lv8_1)) and not((colorFormat_val_read_reg_4656 = ap_const_lv8_0)) and (patternId_val_read_reg_4679 = ap_const_lv8_5) and (icmp_ln565_reg_4765_pp0_iter16_reg = ap_const_lv1_0));
                    ap_predicate_pred590_state19 <= (not((colorFormat_val_read_reg_4656 = ap_const_lv8_1)) and not((colorFormat_val_read_reg_4656 = ap_const_lv8_0)) and (patternId_val_read_reg_4679 = ap_const_lv8_4) and (icmp_ln565_reg_4765_pp0_iter16_reg = ap_const_lv1_0));
                b_2_reg_5061 <= b_2_fu_2871_p3;
                b_2_reg_5061_pp0_iter19_reg <= b_2_reg_5061;
                b_reg_4993 <= b_fu_2418_p3;
                b_reg_4993_pp0_iter16_reg <= b_reg_4993;
                b_reg_4993_pp0_iter17_reg <= b_reg_4993_pp0_iter16_reg;
                b_reg_4993_pp0_iter18_reg <= b_reg_4993_pp0_iter17_reg;
                g_2_reg_5195 <= g_2_fu_3094_p3;
                g_reg_4988 <= g_fu_2393_p3;
                g_reg_4988_pp0_iter16_reg <= g_reg_4988;
                g_reg_4988_pp0_iter17_reg <= g_reg_4988_pp0_iter16_reg;
                g_reg_4988_pp0_iter18_reg <= g_reg_4988_pp0_iter17_reg;
                icmp_ln1072_reg_4774_pp0_iter10_reg <= icmp_ln1072_reg_4774_pp0_iter9_reg;
                icmp_ln1072_reg_4774_pp0_iter11_reg <= icmp_ln1072_reg_4774_pp0_iter10_reg;
                icmp_ln1072_reg_4774_pp0_iter12_reg <= icmp_ln1072_reg_4774_pp0_iter11_reg;
                icmp_ln1072_reg_4774_pp0_iter13_reg <= icmp_ln1072_reg_4774_pp0_iter12_reg;
                icmp_ln1072_reg_4774_pp0_iter14_reg <= icmp_ln1072_reg_4774_pp0_iter13_reg;
                icmp_ln1072_reg_4774_pp0_iter15_reg <= icmp_ln1072_reg_4774_pp0_iter14_reg;
                icmp_ln1072_reg_4774_pp0_iter16_reg <= icmp_ln1072_reg_4774_pp0_iter15_reg;
                icmp_ln1072_reg_4774_pp0_iter17_reg <= icmp_ln1072_reg_4774_pp0_iter16_reg;
                icmp_ln1072_reg_4774_pp0_iter18_reg <= icmp_ln1072_reg_4774_pp0_iter17_reg;
                icmp_ln1072_reg_4774_pp0_iter19_reg <= icmp_ln1072_reg_4774_pp0_iter18_reg;
                icmp_ln1072_reg_4774_pp0_iter2_reg <= icmp_ln1072_reg_4774_pp0_iter1_reg;
                icmp_ln1072_reg_4774_pp0_iter3_reg <= icmp_ln1072_reg_4774_pp0_iter2_reg;
                icmp_ln1072_reg_4774_pp0_iter4_reg <= icmp_ln1072_reg_4774_pp0_iter3_reg;
                icmp_ln1072_reg_4774_pp0_iter5_reg <= icmp_ln1072_reg_4774_pp0_iter4_reg;
                icmp_ln1072_reg_4774_pp0_iter6_reg <= icmp_ln1072_reg_4774_pp0_iter5_reg;
                icmp_ln1072_reg_4774_pp0_iter7_reg <= icmp_ln1072_reg_4774_pp0_iter6_reg;
                icmp_ln1072_reg_4774_pp0_iter8_reg <= icmp_ln1072_reg_4774_pp0_iter7_reg;
                icmp_ln1072_reg_4774_pp0_iter9_reg <= icmp_ln1072_reg_4774_pp0_iter8_reg;
                icmp_ln1095_reg_4871_pp0_iter10_reg <= icmp_ln1095_reg_4871_pp0_iter9_reg;
                icmp_ln1095_reg_4871_pp0_iter11_reg <= icmp_ln1095_reg_4871_pp0_iter10_reg;
                icmp_ln1095_reg_4871_pp0_iter12_reg <= icmp_ln1095_reg_4871_pp0_iter11_reg;
                icmp_ln1095_reg_4871_pp0_iter13_reg <= icmp_ln1095_reg_4871_pp0_iter12_reg;
                icmp_ln1095_reg_4871_pp0_iter14_reg <= icmp_ln1095_reg_4871_pp0_iter13_reg;
                icmp_ln1095_reg_4871_pp0_iter15_reg <= icmp_ln1095_reg_4871_pp0_iter14_reg;
                icmp_ln1095_reg_4871_pp0_iter16_reg <= icmp_ln1095_reg_4871_pp0_iter15_reg;
                icmp_ln1095_reg_4871_pp0_iter17_reg <= icmp_ln1095_reg_4871_pp0_iter16_reg;
                icmp_ln1095_reg_4871_pp0_iter2_reg <= icmp_ln1095_reg_4871_pp0_iter1_reg;
                icmp_ln1095_reg_4871_pp0_iter3_reg <= icmp_ln1095_reg_4871_pp0_iter2_reg;
                icmp_ln1095_reg_4871_pp0_iter4_reg <= icmp_ln1095_reg_4871_pp0_iter3_reg;
                icmp_ln1095_reg_4871_pp0_iter5_reg <= icmp_ln1095_reg_4871_pp0_iter4_reg;
                icmp_ln1095_reg_4871_pp0_iter6_reg <= icmp_ln1095_reg_4871_pp0_iter5_reg;
                icmp_ln1095_reg_4871_pp0_iter7_reg <= icmp_ln1095_reg_4871_pp0_iter6_reg;
                icmp_ln1095_reg_4871_pp0_iter8_reg <= icmp_ln1095_reg_4871_pp0_iter7_reg;
                icmp_ln1095_reg_4871_pp0_iter9_reg <= icmp_ln1095_reg_4871_pp0_iter8_reg;
                icmp_ln1250_reg_4867_pp0_iter10_reg <= icmp_ln1250_reg_4867_pp0_iter9_reg;
                icmp_ln1250_reg_4867_pp0_iter11_reg <= icmp_ln1250_reg_4867_pp0_iter10_reg;
                icmp_ln1250_reg_4867_pp0_iter12_reg <= icmp_ln1250_reg_4867_pp0_iter11_reg;
                icmp_ln1250_reg_4867_pp0_iter13_reg <= icmp_ln1250_reg_4867_pp0_iter12_reg;
                icmp_ln1250_reg_4867_pp0_iter14_reg <= icmp_ln1250_reg_4867_pp0_iter13_reg;
                icmp_ln1250_reg_4867_pp0_iter15_reg <= icmp_ln1250_reg_4867_pp0_iter14_reg;
                icmp_ln1250_reg_4867_pp0_iter16_reg <= icmp_ln1250_reg_4867_pp0_iter15_reg;
                icmp_ln1250_reg_4867_pp0_iter2_reg <= icmp_ln1250_reg_4867_pp0_iter1_reg;
                icmp_ln1250_reg_4867_pp0_iter3_reg <= icmp_ln1250_reg_4867_pp0_iter2_reg;
                icmp_ln1250_reg_4867_pp0_iter4_reg <= icmp_ln1250_reg_4867_pp0_iter3_reg;
                icmp_ln1250_reg_4867_pp0_iter5_reg <= icmp_ln1250_reg_4867_pp0_iter4_reg;
                icmp_ln1250_reg_4867_pp0_iter6_reg <= icmp_ln1250_reg_4867_pp0_iter5_reg;
                icmp_ln1250_reg_4867_pp0_iter7_reg <= icmp_ln1250_reg_4867_pp0_iter6_reg;
                icmp_ln1250_reg_4867_pp0_iter8_reg <= icmp_ln1250_reg_4867_pp0_iter7_reg;
                icmp_ln1250_reg_4867_pp0_iter9_reg <= icmp_ln1250_reg_4867_pp0_iter8_reg;
                icmp_ln1330_reg_4859_pp0_iter2_reg <= icmp_ln1330_reg_4859_pp0_iter1_reg;
                icmp_ln1330_reg_4859_pp0_iter3_reg <= icmp_ln1330_reg_4859_pp0_iter2_reg;
                icmp_ln1381_reg_4847_pp0_iter10_reg <= icmp_ln1381_reg_4847_pp0_iter9_reg;
                icmp_ln1381_reg_4847_pp0_iter11_reg <= icmp_ln1381_reg_4847_pp0_iter10_reg;
                icmp_ln1381_reg_4847_pp0_iter12_reg <= icmp_ln1381_reg_4847_pp0_iter11_reg;
                icmp_ln1381_reg_4847_pp0_iter13_reg <= icmp_ln1381_reg_4847_pp0_iter12_reg;
                icmp_ln1381_reg_4847_pp0_iter14_reg <= icmp_ln1381_reg_4847_pp0_iter13_reg;
                icmp_ln1381_reg_4847_pp0_iter15_reg <= icmp_ln1381_reg_4847_pp0_iter14_reg;
                icmp_ln1381_reg_4847_pp0_iter2_reg <= icmp_ln1381_reg_4847_pp0_iter1_reg;
                icmp_ln1381_reg_4847_pp0_iter3_reg <= icmp_ln1381_reg_4847_pp0_iter2_reg;
                icmp_ln1381_reg_4847_pp0_iter4_reg <= icmp_ln1381_reg_4847_pp0_iter3_reg;
                icmp_ln1381_reg_4847_pp0_iter5_reg <= icmp_ln1381_reg_4847_pp0_iter4_reg;
                icmp_ln1381_reg_4847_pp0_iter6_reg <= icmp_ln1381_reg_4847_pp0_iter5_reg;
                icmp_ln1381_reg_4847_pp0_iter7_reg <= icmp_ln1381_reg_4847_pp0_iter6_reg;
                icmp_ln1381_reg_4847_pp0_iter8_reg <= icmp_ln1381_reg_4847_pp0_iter7_reg;
                icmp_ln1381_reg_4847_pp0_iter9_reg <= icmp_ln1381_reg_4847_pp0_iter8_reg;
                icmp_ln1405_reg_4855_pp0_iter10_reg <= icmp_ln1405_reg_4855_pp0_iter9_reg;
                icmp_ln1405_reg_4855_pp0_iter11_reg <= icmp_ln1405_reg_4855_pp0_iter10_reg;
                icmp_ln1405_reg_4855_pp0_iter12_reg <= icmp_ln1405_reg_4855_pp0_iter11_reg;
                icmp_ln1405_reg_4855_pp0_iter13_reg <= icmp_ln1405_reg_4855_pp0_iter12_reg;
                icmp_ln1405_reg_4855_pp0_iter14_reg <= icmp_ln1405_reg_4855_pp0_iter13_reg;
                icmp_ln1405_reg_4855_pp0_iter15_reg <= icmp_ln1405_reg_4855_pp0_iter14_reg;
                icmp_ln1405_reg_4855_pp0_iter2_reg <= icmp_ln1405_reg_4855_pp0_iter1_reg;
                icmp_ln1405_reg_4855_pp0_iter3_reg <= icmp_ln1405_reg_4855_pp0_iter2_reg;
                icmp_ln1405_reg_4855_pp0_iter4_reg <= icmp_ln1405_reg_4855_pp0_iter3_reg;
                icmp_ln1405_reg_4855_pp0_iter5_reg <= icmp_ln1405_reg_4855_pp0_iter4_reg;
                icmp_ln1405_reg_4855_pp0_iter6_reg <= icmp_ln1405_reg_4855_pp0_iter5_reg;
                icmp_ln1405_reg_4855_pp0_iter7_reg <= icmp_ln1405_reg_4855_pp0_iter6_reg;
                icmp_ln1405_reg_4855_pp0_iter8_reg <= icmp_ln1405_reg_4855_pp0_iter7_reg;
                icmp_ln1405_reg_4855_pp0_iter9_reg <= icmp_ln1405_reg_4855_pp0_iter8_reg;
                icmp_ln1563_reg_4823_pp0_iter10_reg <= icmp_ln1563_reg_4823_pp0_iter9_reg;
                icmp_ln1563_reg_4823_pp0_iter11_reg <= icmp_ln1563_reg_4823_pp0_iter10_reg;
                icmp_ln1563_reg_4823_pp0_iter12_reg <= icmp_ln1563_reg_4823_pp0_iter11_reg;
                icmp_ln1563_reg_4823_pp0_iter13_reg <= icmp_ln1563_reg_4823_pp0_iter12_reg;
                icmp_ln1563_reg_4823_pp0_iter14_reg <= icmp_ln1563_reg_4823_pp0_iter13_reg;
                icmp_ln1563_reg_4823_pp0_iter15_reg <= icmp_ln1563_reg_4823_pp0_iter14_reg;
                icmp_ln1563_reg_4823_pp0_iter2_reg <= icmp_ln1563_reg_4823_pp0_iter1_reg;
                icmp_ln1563_reg_4823_pp0_iter3_reg <= icmp_ln1563_reg_4823_pp0_iter2_reg;
                icmp_ln1563_reg_4823_pp0_iter4_reg <= icmp_ln1563_reg_4823_pp0_iter3_reg;
                icmp_ln1563_reg_4823_pp0_iter5_reg <= icmp_ln1563_reg_4823_pp0_iter4_reg;
                icmp_ln1563_reg_4823_pp0_iter6_reg <= icmp_ln1563_reg_4823_pp0_iter5_reg;
                icmp_ln1563_reg_4823_pp0_iter7_reg <= icmp_ln1563_reg_4823_pp0_iter6_reg;
                icmp_ln1563_reg_4823_pp0_iter8_reg <= icmp_ln1563_reg_4823_pp0_iter7_reg;
                icmp_ln1563_reg_4823_pp0_iter9_reg <= icmp_ln1563_reg_4823_pp0_iter8_reg;
                icmp_ln1586_reg_4831_pp0_iter10_reg <= icmp_ln1586_reg_4831_pp0_iter9_reg;
                icmp_ln1586_reg_4831_pp0_iter11_reg <= icmp_ln1586_reg_4831_pp0_iter10_reg;
                icmp_ln1586_reg_4831_pp0_iter12_reg <= icmp_ln1586_reg_4831_pp0_iter11_reg;
                icmp_ln1586_reg_4831_pp0_iter13_reg <= icmp_ln1586_reg_4831_pp0_iter12_reg;
                icmp_ln1586_reg_4831_pp0_iter14_reg <= icmp_ln1586_reg_4831_pp0_iter13_reg;
                icmp_ln1586_reg_4831_pp0_iter15_reg <= icmp_ln1586_reg_4831_pp0_iter14_reg;
                icmp_ln1586_reg_4831_pp0_iter2_reg <= icmp_ln1586_reg_4831_pp0_iter1_reg;
                icmp_ln1586_reg_4831_pp0_iter3_reg <= icmp_ln1586_reg_4831_pp0_iter2_reg;
                icmp_ln1586_reg_4831_pp0_iter4_reg <= icmp_ln1586_reg_4831_pp0_iter3_reg;
                icmp_ln1586_reg_4831_pp0_iter5_reg <= icmp_ln1586_reg_4831_pp0_iter4_reg;
                icmp_ln1586_reg_4831_pp0_iter6_reg <= icmp_ln1586_reg_4831_pp0_iter5_reg;
                icmp_ln1586_reg_4831_pp0_iter7_reg <= icmp_ln1586_reg_4831_pp0_iter6_reg;
                icmp_ln1586_reg_4831_pp0_iter8_reg <= icmp_ln1586_reg_4831_pp0_iter7_reg;
                icmp_ln1586_reg_4831_pp0_iter9_reg <= icmp_ln1586_reg_4831_pp0_iter8_reg;
                icmp_ln1629_reg_4818_pp0_iter10_reg <= icmp_ln1629_reg_4818_pp0_iter9_reg;
                icmp_ln1629_reg_4818_pp0_iter11_reg <= icmp_ln1629_reg_4818_pp0_iter10_reg;
                icmp_ln1629_reg_4818_pp0_iter12_reg <= icmp_ln1629_reg_4818_pp0_iter11_reg;
                icmp_ln1629_reg_4818_pp0_iter13_reg <= icmp_ln1629_reg_4818_pp0_iter12_reg;
                icmp_ln1629_reg_4818_pp0_iter14_reg <= icmp_ln1629_reg_4818_pp0_iter13_reg;
                icmp_ln1629_reg_4818_pp0_iter15_reg <= icmp_ln1629_reg_4818_pp0_iter14_reg;
                icmp_ln1629_reg_4818_pp0_iter16_reg <= icmp_ln1629_reg_4818_pp0_iter15_reg;
                icmp_ln1629_reg_4818_pp0_iter17_reg <= icmp_ln1629_reg_4818_pp0_iter16_reg;
                icmp_ln1629_reg_4818_pp0_iter18_reg <= icmp_ln1629_reg_4818_pp0_iter17_reg;
                icmp_ln1629_reg_4818_pp0_iter2_reg <= icmp_ln1629_reg_4818_pp0_iter1_reg;
                icmp_ln1629_reg_4818_pp0_iter3_reg <= icmp_ln1629_reg_4818_pp0_iter2_reg;
                icmp_ln1629_reg_4818_pp0_iter4_reg <= icmp_ln1629_reg_4818_pp0_iter3_reg;
                icmp_ln1629_reg_4818_pp0_iter5_reg <= icmp_ln1629_reg_4818_pp0_iter4_reg;
                icmp_ln1629_reg_4818_pp0_iter6_reg <= icmp_ln1629_reg_4818_pp0_iter5_reg;
                icmp_ln1629_reg_4818_pp0_iter7_reg <= icmp_ln1629_reg_4818_pp0_iter6_reg;
                icmp_ln1629_reg_4818_pp0_iter8_reg <= icmp_ln1629_reg_4818_pp0_iter7_reg;
                icmp_ln1629_reg_4818_pp0_iter9_reg <= icmp_ln1629_reg_4818_pp0_iter8_reg;
                icmp_ln1746_reg_4810_pp0_iter10_reg <= icmp_ln1746_reg_4810_pp0_iter9_reg;
                icmp_ln1746_reg_4810_pp0_iter11_reg <= icmp_ln1746_reg_4810_pp0_iter10_reg;
                icmp_ln1746_reg_4810_pp0_iter12_reg <= icmp_ln1746_reg_4810_pp0_iter11_reg;
                icmp_ln1746_reg_4810_pp0_iter13_reg <= icmp_ln1746_reg_4810_pp0_iter12_reg;
                icmp_ln1746_reg_4810_pp0_iter14_reg <= icmp_ln1746_reg_4810_pp0_iter13_reg;
                icmp_ln1746_reg_4810_pp0_iter15_reg <= icmp_ln1746_reg_4810_pp0_iter14_reg;
                icmp_ln1746_reg_4810_pp0_iter2_reg <= icmp_ln1746_reg_4810_pp0_iter1_reg;
                icmp_ln1746_reg_4810_pp0_iter3_reg <= icmp_ln1746_reg_4810_pp0_iter2_reg;
                icmp_ln1746_reg_4810_pp0_iter4_reg <= icmp_ln1746_reg_4810_pp0_iter3_reg;
                icmp_ln1746_reg_4810_pp0_iter5_reg <= icmp_ln1746_reg_4810_pp0_iter4_reg;
                icmp_ln1746_reg_4810_pp0_iter6_reg <= icmp_ln1746_reg_4810_pp0_iter5_reg;
                icmp_ln1746_reg_4810_pp0_iter7_reg <= icmp_ln1746_reg_4810_pp0_iter6_reg;
                icmp_ln1746_reg_4810_pp0_iter8_reg <= icmp_ln1746_reg_4810_pp0_iter7_reg;
                icmp_ln1746_reg_4810_pp0_iter9_reg <= icmp_ln1746_reg_4810_pp0_iter8_reg;
                icmp_ln565_reg_4765_pp0_iter10_reg <= icmp_ln565_reg_4765_pp0_iter9_reg;
                icmp_ln565_reg_4765_pp0_iter11_reg <= icmp_ln565_reg_4765_pp0_iter10_reg;
                icmp_ln565_reg_4765_pp0_iter12_reg <= icmp_ln565_reg_4765_pp0_iter11_reg;
                icmp_ln565_reg_4765_pp0_iter13_reg <= icmp_ln565_reg_4765_pp0_iter12_reg;
                icmp_ln565_reg_4765_pp0_iter14_reg <= icmp_ln565_reg_4765_pp0_iter13_reg;
                icmp_ln565_reg_4765_pp0_iter15_reg <= icmp_ln565_reg_4765_pp0_iter14_reg;
                icmp_ln565_reg_4765_pp0_iter16_reg <= icmp_ln565_reg_4765_pp0_iter15_reg;
                icmp_ln565_reg_4765_pp0_iter17_reg <= icmp_ln565_reg_4765_pp0_iter16_reg;
                icmp_ln565_reg_4765_pp0_iter18_reg <= icmp_ln565_reg_4765_pp0_iter17_reg;
                icmp_ln565_reg_4765_pp0_iter19_reg <= icmp_ln565_reg_4765_pp0_iter18_reg;
                icmp_ln565_reg_4765_pp0_iter2_reg <= icmp_ln565_reg_4765_pp0_iter1_reg;
                icmp_ln565_reg_4765_pp0_iter3_reg <= icmp_ln565_reg_4765_pp0_iter2_reg;
                icmp_ln565_reg_4765_pp0_iter4_reg <= icmp_ln565_reg_4765_pp0_iter3_reg;
                icmp_ln565_reg_4765_pp0_iter5_reg <= icmp_ln565_reg_4765_pp0_iter4_reg;
                icmp_ln565_reg_4765_pp0_iter6_reg <= icmp_ln565_reg_4765_pp0_iter5_reg;
                icmp_ln565_reg_4765_pp0_iter7_reg <= icmp_ln565_reg_4765_pp0_iter6_reg;
                icmp_ln565_reg_4765_pp0_iter8_reg <= icmp_ln565_reg_4765_pp0_iter7_reg;
                icmp_ln565_reg_4765_pp0_iter9_reg <= icmp_ln565_reg_4765_pp0_iter8_reg;
                lshr_ln3_reg_4902 <= lshr_ln3_fu_2171_p1(15 downto 5);
                lshr_ln3_reg_4902_pp0_iter10_reg <= lshr_ln3_reg_4902_pp0_iter9_reg;
                lshr_ln3_reg_4902_pp0_iter11_reg <= lshr_ln3_reg_4902_pp0_iter10_reg;
                lshr_ln3_reg_4902_pp0_iter12_reg <= lshr_ln3_reg_4902_pp0_iter11_reg;
                lshr_ln3_reg_4902_pp0_iter13_reg <= lshr_ln3_reg_4902_pp0_iter12_reg;
                lshr_ln3_reg_4902_pp0_iter14_reg <= lshr_ln3_reg_4902_pp0_iter13_reg;
                lshr_ln3_reg_4902_pp0_iter15_reg <= lshr_ln3_reg_4902_pp0_iter14_reg;
                lshr_ln3_reg_4902_pp0_iter8_reg <= lshr_ln3_reg_4902;
                lshr_ln3_reg_4902_pp0_iter9_reg <= lshr_ln3_reg_4902_pp0_iter8_reg;
                mul_ln1356_reg_5074 <= mul_ln1356_fu_2915_p2;
                or_ln1494_reg_4883 <= or_ln1494_fu_2073_p2;
                or_ln1494_reg_4883_pp0_iter10_reg <= or_ln1494_reg_4883_pp0_iter9_reg;
                or_ln1494_reg_4883_pp0_iter11_reg <= or_ln1494_reg_4883_pp0_iter10_reg;
                or_ln1494_reg_4883_pp0_iter12_reg <= or_ln1494_reg_4883_pp0_iter11_reg;
                or_ln1494_reg_4883_pp0_iter13_reg <= or_ln1494_reg_4883_pp0_iter12_reg;
                or_ln1494_reg_4883_pp0_iter14_reg <= or_ln1494_reg_4883_pp0_iter13_reg;
                or_ln1494_reg_4883_pp0_iter15_reg <= or_ln1494_reg_4883_pp0_iter14_reg;
                or_ln1494_reg_4883_pp0_iter16_reg <= or_ln1494_reg_4883_pp0_iter15_reg;
                or_ln1494_reg_4883_pp0_iter17_reg <= or_ln1494_reg_4883_pp0_iter16_reg;
                or_ln1494_reg_4883_pp0_iter18_reg <= or_ln1494_reg_4883_pp0_iter17_reg;
                or_ln1494_reg_4883_pp0_iter4_reg <= or_ln1494_reg_4883;
                or_ln1494_reg_4883_pp0_iter5_reg <= or_ln1494_reg_4883_pp0_iter4_reg;
                or_ln1494_reg_4883_pp0_iter6_reg <= or_ln1494_reg_4883_pp0_iter5_reg;
                or_ln1494_reg_4883_pp0_iter7_reg <= or_ln1494_reg_4883_pp0_iter6_reg;
                or_ln1494_reg_4883_pp0_iter8_reg <= or_ln1494_reg_4883_pp0_iter7_reg;
                or_ln1494_reg_4883_pp0_iter9_reg <= or_ln1494_reg_4883_pp0_iter8_reg;
                or_ln565_1_reg_5236 <= or_ln565_1_fu_3131_p2;
                or_ln565_2_reg_5180 <= or_ln565_2_fu_3039_p2;
                or_ln565_reg_5277 <= or_ln565_fu_3213_p2;
                r_reg_4982 <= r_fu_2368_p3;
                r_reg_4982_pp0_iter16_reg <= r_reg_4982;
                r_reg_4982_pp0_iter17_reg <= r_reg_4982_pp0_iter16_reg;
                r_reg_4982_pp0_iter18_reg <= r_reg_4982_pp0_iter17_reg;
                r_reg_4982_pp0_iter19_reg <= r_reg_4982_pp0_iter18_reg;
                tmp_13_reg_4907 <= mul_ln1281_fu_2183_p2(22 downto 13);
                tmp_15_reg_4912 <= mul_ln1285_fu_2202_p2(22 downto 13);
                tmp_18_reg_4917 <= mul_ln1289_fu_2221_p2(22 downto 13);
                tmp_26_reg_5145 <= tmp_26_fu_2992_p1;
                tmp_3_reg_4972 <= tmp_3_fu_2299_p9;
                tmp_4_reg_4977 <= tmp_4_fu_2331_p9;
                tmp_reg_4967 <= tmp_fu_2267_p9;
                tpgSinTableArray_load_reg_5036 <= tpgSinTableArray_q0;
                trunc_ln1356_reg_5080 <= trunc_ln1356_fu_2921_p1;
                trunc_ln565_11_reg_4792_pp0_iter10_reg <= trunc_ln565_11_reg_4792_pp0_iter9_reg;
                trunc_ln565_11_reg_4792_pp0_iter11_reg <= trunc_ln565_11_reg_4792_pp0_iter10_reg;
                trunc_ln565_11_reg_4792_pp0_iter2_reg <= trunc_ln565_11_reg_4792_pp0_iter1_reg;
                trunc_ln565_11_reg_4792_pp0_iter3_reg <= trunc_ln565_11_reg_4792_pp0_iter2_reg;
                trunc_ln565_11_reg_4792_pp0_iter4_reg <= trunc_ln565_11_reg_4792_pp0_iter3_reg;
                trunc_ln565_11_reg_4792_pp0_iter5_reg <= trunc_ln565_11_reg_4792_pp0_iter4_reg;
                trunc_ln565_11_reg_4792_pp0_iter6_reg <= trunc_ln565_11_reg_4792_pp0_iter5_reg;
                trunc_ln565_11_reg_4792_pp0_iter7_reg <= trunc_ln565_11_reg_4792_pp0_iter6_reg;
                trunc_ln565_11_reg_4792_pp0_iter8_reg <= trunc_ln565_11_reg_4792_pp0_iter7_reg;
                trunc_ln565_11_reg_4792_pp0_iter9_reg <= trunc_ln565_11_reg_4792_pp0_iter8_reg;
                trunc_ln565_9_reg_4780_pp0_iter10_reg <= trunc_ln565_9_reg_4780_pp0_iter9_reg;
                trunc_ln565_9_reg_4780_pp0_iter11_reg <= trunc_ln565_9_reg_4780_pp0_iter10_reg;
                trunc_ln565_9_reg_4780_pp0_iter12_reg <= trunc_ln565_9_reg_4780_pp0_iter11_reg;
                trunc_ln565_9_reg_4780_pp0_iter13_reg <= trunc_ln565_9_reg_4780_pp0_iter12_reg;
                trunc_ln565_9_reg_4780_pp0_iter14_reg <= trunc_ln565_9_reg_4780_pp0_iter13_reg;
                trunc_ln565_9_reg_4780_pp0_iter15_reg <= trunc_ln565_9_reg_4780_pp0_iter14_reg;
                trunc_ln565_9_reg_4780_pp0_iter16_reg <= trunc_ln565_9_reg_4780_pp0_iter15_reg;
                trunc_ln565_9_reg_4780_pp0_iter17_reg <= trunc_ln565_9_reg_4780_pp0_iter16_reg;
                trunc_ln565_9_reg_4780_pp0_iter18_reg <= trunc_ln565_9_reg_4780_pp0_iter17_reg;
                trunc_ln565_9_reg_4780_pp0_iter19_reg <= trunc_ln565_9_reg_4780_pp0_iter18_reg;
                trunc_ln565_9_reg_4780_pp0_iter2_reg <= trunc_ln565_9_reg_4780_pp0_iter1_reg;
                trunc_ln565_9_reg_4780_pp0_iter3_reg <= trunc_ln565_9_reg_4780_pp0_iter2_reg;
                trunc_ln565_9_reg_4780_pp0_iter4_reg <= trunc_ln565_9_reg_4780_pp0_iter3_reg;
                trunc_ln565_9_reg_4780_pp0_iter5_reg <= trunc_ln565_9_reg_4780_pp0_iter4_reg;
                trunc_ln565_9_reg_4780_pp0_iter6_reg <= trunc_ln565_9_reg_4780_pp0_iter5_reg;
                trunc_ln565_9_reg_4780_pp0_iter7_reg <= trunc_ln565_9_reg_4780_pp0_iter6_reg;
                trunc_ln565_9_reg_4780_pp0_iter8_reg <= trunc_ln565_9_reg_4780_pp0_iter7_reg;
                trunc_ln565_9_reg_4780_pp0_iter9_reg <= trunc_ln565_9_reg_4780_pp0_iter8_reg;
                    zext_ln1302_1_reg_5006(7 downto 0) <= zext_ln1302_1_fu_2430_p1(7 downto 0);
                zonePlateVDelta_load_reg_4887 <= zonePlateVDelta;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter10_phi_ln1144_reg_1434 <= ap_phi_reg_pp0_iter9_phi_ln1144_reg_1434;
                ap_phi_reg_pp0_iter10_phi_ln1165_reg_1423 <= ap_phi_reg_pp0_iter9_phi_ln1165_reg_1423;
                ap_phi_reg_pp0_iter10_phi_ln1186_reg_1412 <= ap_phi_reg_pp0_iter9_phi_ln1186_reg_1412;
                ap_phi_reg_pp0_iter10_phi_ln1207_reg_1401 <= ap_phi_reg_pp0_iter9_phi_ln1207_reg_1401;
                ap_phi_reg_pp0_iter10_phi_ln1228_reg_1390 <= ap_phi_reg_pp0_iter9_phi_ln1228_reg_1390;
                ap_phi_reg_pp0_iter10_phi_ln1504_reg_1379 <= ap_phi_reg_pp0_iter9_phi_ln1504_reg_1379;
                ap_phi_reg_pp0_iter10_phi_ln1519_reg_1368 <= ap_phi_reg_pp0_iter9_phi_ln1519_reg_1368;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter11_phi_ln1144_reg_1434 <= ap_phi_reg_pp0_iter10_phi_ln1144_reg_1434;
                ap_phi_reg_pp0_iter11_phi_ln1165_reg_1423 <= ap_phi_reg_pp0_iter10_phi_ln1165_reg_1423;
                ap_phi_reg_pp0_iter11_phi_ln1186_reg_1412 <= ap_phi_reg_pp0_iter10_phi_ln1186_reg_1412;
                ap_phi_reg_pp0_iter11_phi_ln1207_reg_1401 <= ap_phi_reg_pp0_iter10_phi_ln1207_reg_1401;
                ap_phi_reg_pp0_iter11_phi_ln1228_reg_1390 <= ap_phi_reg_pp0_iter10_phi_ln1228_reg_1390;
                ap_phi_reg_pp0_iter11_phi_ln1504_reg_1379 <= ap_phi_reg_pp0_iter10_phi_ln1504_reg_1379;
                ap_phi_reg_pp0_iter11_phi_ln1519_reg_1368 <= ap_phi_reg_pp0_iter10_phi_ln1519_reg_1368;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter12_phi_ln1144_reg_1434 <= ap_phi_reg_pp0_iter11_phi_ln1144_reg_1434;
                ap_phi_reg_pp0_iter12_phi_ln1165_reg_1423 <= ap_phi_reg_pp0_iter11_phi_ln1165_reg_1423;
                ap_phi_reg_pp0_iter12_phi_ln1186_reg_1412 <= ap_phi_reg_pp0_iter11_phi_ln1186_reg_1412;
                ap_phi_reg_pp0_iter12_phi_ln1207_reg_1401 <= ap_phi_reg_pp0_iter11_phi_ln1207_reg_1401;
                ap_phi_reg_pp0_iter12_phi_ln1228_reg_1390 <= ap_phi_reg_pp0_iter11_phi_ln1228_reg_1390;
                ap_phi_reg_pp0_iter12_phi_ln1504_reg_1379 <= ap_phi_reg_pp0_iter11_phi_ln1504_reg_1379;
                ap_phi_reg_pp0_iter12_phi_ln1519_reg_1368 <= ap_phi_reg_pp0_iter11_phi_ln1519_reg_1368;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter13_phi_ln1144_reg_1434 <= ap_phi_reg_pp0_iter12_phi_ln1144_reg_1434;
                ap_phi_reg_pp0_iter13_phi_ln1165_reg_1423 <= ap_phi_reg_pp0_iter12_phi_ln1165_reg_1423;
                ap_phi_reg_pp0_iter13_phi_ln1186_reg_1412 <= ap_phi_reg_pp0_iter12_phi_ln1186_reg_1412;
                ap_phi_reg_pp0_iter13_phi_ln1207_reg_1401 <= ap_phi_reg_pp0_iter12_phi_ln1207_reg_1401;
                ap_phi_reg_pp0_iter13_phi_ln1228_reg_1390 <= ap_phi_reg_pp0_iter12_phi_ln1228_reg_1390;
                ap_phi_reg_pp0_iter13_phi_ln1504_reg_1379 <= ap_phi_reg_pp0_iter12_phi_ln1504_reg_1379;
                ap_phi_reg_pp0_iter13_phi_ln1519_reg_1368 <= ap_phi_reg_pp0_iter12_phi_ln1519_reg_1368;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter14_phi_ln1144_reg_1434 <= ap_phi_reg_pp0_iter13_phi_ln1144_reg_1434;
                ap_phi_reg_pp0_iter14_phi_ln1165_reg_1423 <= ap_phi_reg_pp0_iter13_phi_ln1165_reg_1423;
                ap_phi_reg_pp0_iter14_phi_ln1186_reg_1412 <= ap_phi_reg_pp0_iter13_phi_ln1186_reg_1412;
                ap_phi_reg_pp0_iter14_phi_ln1207_reg_1401 <= ap_phi_reg_pp0_iter13_phi_ln1207_reg_1401;
                ap_phi_reg_pp0_iter14_phi_ln1228_reg_1390 <= ap_phi_reg_pp0_iter13_phi_ln1228_reg_1390;
                ap_phi_reg_pp0_iter14_phi_ln1504_reg_1379 <= ap_phi_reg_pp0_iter13_phi_ln1504_reg_1379;
                ap_phi_reg_pp0_iter14_phi_ln1519_reg_1368 <= ap_phi_reg_pp0_iter13_phi_ln1519_reg_1368;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter14 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter15_phi_ln1144_reg_1434 <= ap_phi_reg_pp0_iter14_phi_ln1144_reg_1434;
                ap_phi_reg_pp0_iter15_phi_ln1165_reg_1423 <= ap_phi_reg_pp0_iter14_phi_ln1165_reg_1423;
                ap_phi_reg_pp0_iter15_phi_ln1186_reg_1412 <= ap_phi_reg_pp0_iter14_phi_ln1186_reg_1412;
                ap_phi_reg_pp0_iter15_phi_ln1207_reg_1401 <= ap_phi_reg_pp0_iter14_phi_ln1207_reg_1401;
                ap_phi_reg_pp0_iter15_phi_ln1228_reg_1390 <= ap_phi_reg_pp0_iter14_phi_ln1228_reg_1390;
                ap_phi_reg_pp0_iter15_phi_ln1504_reg_1379 <= ap_phi_reg_pp0_iter14_phi_ln1504_reg_1379;
                ap_phi_reg_pp0_iter15_phi_ln1519_reg_1368 <= ap_phi_reg_pp0_iter14_phi_ln1519_reg_1368;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter15 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter16_phi_ln1144_reg_1434 <= ap_phi_reg_pp0_iter15_phi_ln1144_reg_1434;
                ap_phi_reg_pp0_iter16_phi_ln1165_reg_1423 <= ap_phi_reg_pp0_iter15_phi_ln1165_reg_1423;
                ap_phi_reg_pp0_iter16_phi_ln1186_reg_1412 <= ap_phi_reg_pp0_iter15_phi_ln1186_reg_1412;
                ap_phi_reg_pp0_iter16_phi_ln1207_reg_1401 <= ap_phi_reg_pp0_iter15_phi_ln1207_reg_1401;
                ap_phi_reg_pp0_iter16_phi_ln1228_reg_1390 <= ap_phi_reg_pp0_iter15_phi_ln1228_reg_1390;
                ap_phi_reg_pp0_iter16_phi_ln1504_reg_1379 <= ap_phi_reg_pp0_iter15_phi_ln1504_reg_1379;
                ap_phi_reg_pp0_iter16_phi_ln1519_reg_1368 <= ap_phi_reg_pp0_iter15_phi_ln1519_reg_1368;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter17_phi_ln1144_reg_1434 <= ap_phi_reg_pp0_iter16_phi_ln1144_reg_1434;
                ap_phi_reg_pp0_iter17_phi_ln1165_reg_1423 <= ap_phi_reg_pp0_iter16_phi_ln1165_reg_1423;
                ap_phi_reg_pp0_iter17_phi_ln1186_reg_1412 <= ap_phi_reg_pp0_iter16_phi_ln1186_reg_1412;
                ap_phi_reg_pp0_iter17_phi_ln1207_reg_1401 <= ap_phi_reg_pp0_iter16_phi_ln1207_reg_1401;
                ap_phi_reg_pp0_iter17_phi_ln1228_reg_1390 <= ap_phi_reg_pp0_iter16_phi_ln1228_reg_1390;
                ap_phi_reg_pp0_iter17_phi_ln1504_reg_1379 <= ap_phi_reg_pp0_iter16_phi_ln1504_reg_1379;
                ap_phi_reg_pp0_iter17_phi_ln1519_reg_1368 <= ap_phi_reg_pp0_iter16_phi_ln1519_reg_1368;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter18_phi_ln1144_reg_1434 <= ap_phi_reg_pp0_iter17_phi_ln1144_reg_1434;
                ap_phi_reg_pp0_iter18_phi_ln1165_reg_1423 <= ap_phi_reg_pp0_iter17_phi_ln1165_reg_1423;
                ap_phi_reg_pp0_iter18_phi_ln1186_reg_1412 <= ap_phi_reg_pp0_iter17_phi_ln1186_reg_1412;
                ap_phi_reg_pp0_iter18_phi_ln1207_reg_1401 <= ap_phi_reg_pp0_iter17_phi_ln1207_reg_1401;
                ap_phi_reg_pp0_iter18_phi_ln1228_reg_1390 <= ap_phi_reg_pp0_iter17_phi_ln1228_reg_1390;
                ap_phi_reg_pp0_iter18_phi_ln1504_reg_1379 <= ap_phi_reg_pp0_iter17_phi_ln1504_reg_1379;
                ap_phi_reg_pp0_iter18_phi_ln1519_reg_1368 <= ap_phi_reg_pp0_iter17_phi_ln1519_reg_1368;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter1_hHatch_reg_1346 <= ap_phi_reg_pp0_iter0_hHatch_reg_1346;
                ap_phi_reg_pp0_iter1_phi_ln1504_reg_1379 <= ap_phi_reg_pp0_iter0_phi_ln1504_reg_1379;
                ap_phi_reg_pp0_iter1_phi_ln1519_reg_1368 <= ap_phi_reg_pp0_iter0_phi_ln1519_reg_1368;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter2_hHatch_reg_1346 <= ap_phi_reg_pp0_iter1_hHatch_reg_1346;
                ap_phi_reg_pp0_iter2_phi_ln1144_reg_1434 <= ap_phi_reg_pp0_iter1_phi_ln1144_reg_1434;
                ap_phi_reg_pp0_iter2_phi_ln1165_reg_1423 <= ap_phi_reg_pp0_iter1_phi_ln1165_reg_1423;
                ap_phi_reg_pp0_iter2_phi_ln1186_reg_1412 <= ap_phi_reg_pp0_iter1_phi_ln1186_reg_1412;
                ap_phi_reg_pp0_iter2_phi_ln1207_reg_1401 <= ap_phi_reg_pp0_iter1_phi_ln1207_reg_1401;
                ap_phi_reg_pp0_iter2_phi_ln1228_reg_1390 <= ap_phi_reg_pp0_iter1_phi_ln1228_reg_1390;
                ap_phi_reg_pp0_iter2_phi_ln1504_reg_1379 <= ap_phi_reg_pp0_iter1_phi_ln1504_reg_1379;
                ap_phi_reg_pp0_iter2_phi_ln1519_reg_1368 <= ap_phi_reg_pp0_iter1_phi_ln1519_reg_1368;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter3_phi_ln1144_reg_1434 <= ap_phi_reg_pp0_iter2_phi_ln1144_reg_1434;
                ap_phi_reg_pp0_iter3_phi_ln1165_reg_1423 <= ap_phi_reg_pp0_iter2_phi_ln1165_reg_1423;
                ap_phi_reg_pp0_iter3_phi_ln1186_reg_1412 <= ap_phi_reg_pp0_iter2_phi_ln1186_reg_1412;
                ap_phi_reg_pp0_iter3_phi_ln1207_reg_1401 <= ap_phi_reg_pp0_iter2_phi_ln1207_reg_1401;
                ap_phi_reg_pp0_iter3_phi_ln1228_reg_1390 <= ap_phi_reg_pp0_iter2_phi_ln1228_reg_1390;
                ap_phi_reg_pp0_iter3_phi_ln1504_reg_1379 <= ap_phi_reg_pp0_iter2_phi_ln1504_reg_1379;
                ap_phi_reg_pp0_iter3_phi_ln1519_reg_1368 <= ap_phi_reg_pp0_iter2_phi_ln1519_reg_1368;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter4_phi_ln1144_reg_1434 <= ap_phi_reg_pp0_iter3_phi_ln1144_reg_1434;
                ap_phi_reg_pp0_iter4_phi_ln1165_reg_1423 <= ap_phi_reg_pp0_iter3_phi_ln1165_reg_1423;
                ap_phi_reg_pp0_iter4_phi_ln1186_reg_1412 <= ap_phi_reg_pp0_iter3_phi_ln1186_reg_1412;
                ap_phi_reg_pp0_iter4_phi_ln1207_reg_1401 <= ap_phi_reg_pp0_iter3_phi_ln1207_reg_1401;
                ap_phi_reg_pp0_iter4_phi_ln1228_reg_1390 <= ap_phi_reg_pp0_iter3_phi_ln1228_reg_1390;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter5_phi_ln1144_reg_1434 <= ap_phi_reg_pp0_iter4_phi_ln1144_reg_1434;
                ap_phi_reg_pp0_iter5_phi_ln1165_reg_1423 <= ap_phi_reg_pp0_iter4_phi_ln1165_reg_1423;
                ap_phi_reg_pp0_iter5_phi_ln1186_reg_1412 <= ap_phi_reg_pp0_iter4_phi_ln1186_reg_1412;
                ap_phi_reg_pp0_iter5_phi_ln1207_reg_1401 <= ap_phi_reg_pp0_iter4_phi_ln1207_reg_1401;
                ap_phi_reg_pp0_iter5_phi_ln1228_reg_1390 <= ap_phi_reg_pp0_iter4_phi_ln1228_reg_1390;
                ap_phi_reg_pp0_iter5_phi_ln1504_reg_1379 <= ap_phi_reg_pp0_iter4_phi_ln1504_reg_1379;
                ap_phi_reg_pp0_iter5_phi_ln1519_reg_1368 <= ap_phi_reg_pp0_iter4_phi_ln1519_reg_1368;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter6_phi_ln1144_reg_1434 <= ap_phi_reg_pp0_iter5_phi_ln1144_reg_1434;
                ap_phi_reg_pp0_iter6_phi_ln1165_reg_1423 <= ap_phi_reg_pp0_iter5_phi_ln1165_reg_1423;
                ap_phi_reg_pp0_iter6_phi_ln1186_reg_1412 <= ap_phi_reg_pp0_iter5_phi_ln1186_reg_1412;
                ap_phi_reg_pp0_iter6_phi_ln1207_reg_1401 <= ap_phi_reg_pp0_iter5_phi_ln1207_reg_1401;
                ap_phi_reg_pp0_iter6_phi_ln1228_reg_1390 <= ap_phi_reg_pp0_iter5_phi_ln1228_reg_1390;
                ap_phi_reg_pp0_iter6_phi_ln1504_reg_1379 <= ap_phi_reg_pp0_iter5_phi_ln1504_reg_1379;
                ap_phi_reg_pp0_iter6_phi_ln1519_reg_1368 <= ap_phi_reg_pp0_iter5_phi_ln1519_reg_1368;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter7_phi_ln1144_reg_1434 <= ap_phi_reg_pp0_iter6_phi_ln1144_reg_1434;
                ap_phi_reg_pp0_iter7_phi_ln1165_reg_1423 <= ap_phi_reg_pp0_iter6_phi_ln1165_reg_1423;
                ap_phi_reg_pp0_iter7_phi_ln1186_reg_1412 <= ap_phi_reg_pp0_iter6_phi_ln1186_reg_1412;
                ap_phi_reg_pp0_iter7_phi_ln1207_reg_1401 <= ap_phi_reg_pp0_iter6_phi_ln1207_reg_1401;
                ap_phi_reg_pp0_iter7_phi_ln1228_reg_1390 <= ap_phi_reg_pp0_iter6_phi_ln1228_reg_1390;
                ap_phi_reg_pp0_iter7_phi_ln1504_reg_1379 <= ap_phi_reg_pp0_iter6_phi_ln1504_reg_1379;
                ap_phi_reg_pp0_iter7_phi_ln1519_reg_1368 <= ap_phi_reg_pp0_iter6_phi_ln1519_reg_1368;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter8_phi_ln1144_reg_1434 <= ap_phi_reg_pp0_iter7_phi_ln1144_reg_1434;
                ap_phi_reg_pp0_iter8_phi_ln1165_reg_1423 <= ap_phi_reg_pp0_iter7_phi_ln1165_reg_1423;
                ap_phi_reg_pp0_iter8_phi_ln1186_reg_1412 <= ap_phi_reg_pp0_iter7_phi_ln1186_reg_1412;
                ap_phi_reg_pp0_iter8_phi_ln1207_reg_1401 <= ap_phi_reg_pp0_iter7_phi_ln1207_reg_1401;
                ap_phi_reg_pp0_iter8_phi_ln1228_reg_1390 <= ap_phi_reg_pp0_iter7_phi_ln1228_reg_1390;
                ap_phi_reg_pp0_iter8_phi_ln1504_reg_1379 <= ap_phi_reg_pp0_iter7_phi_ln1504_reg_1379;
                ap_phi_reg_pp0_iter8_phi_ln1519_reg_1368 <= ap_phi_reg_pp0_iter7_phi_ln1519_reg_1368;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter9_phi_ln1144_reg_1434 <= ap_phi_reg_pp0_iter8_phi_ln1144_reg_1434;
                ap_phi_reg_pp0_iter9_phi_ln1165_reg_1423 <= ap_phi_reg_pp0_iter8_phi_ln1165_reg_1423;
                ap_phi_reg_pp0_iter9_phi_ln1186_reg_1412 <= ap_phi_reg_pp0_iter8_phi_ln1186_reg_1412;
                ap_phi_reg_pp0_iter9_phi_ln1207_reg_1401 <= ap_phi_reg_pp0_iter8_phi_ln1207_reg_1401;
                ap_phi_reg_pp0_iter9_phi_ln1228_reg_1390 <= ap_phi_reg_pp0_iter8_phi_ln1228_reg_1390;
                ap_phi_reg_pp0_iter9_phi_ln1504_reg_1379 <= ap_phi_reg_pp0_iter8_phi_ln1504_reg_1379;
                ap_phi_reg_pp0_iter9_phi_ln1519_reg_1368 <= ap_phi_reg_pp0_iter8_phi_ln1519_reg_1368;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2541_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                bSerie <= lfsr_b_1_fu_3631_p3;
                gSerie <= lfsr_g_1_fu_3595_p3;
                rSerie <= lfsr_r_1_fu_3559_p3;
            end if;
        end if;
    end process;
    Sel_cast_cast_reg_4735(15 downto 2) <= "00000000000000";
    conv2_i_i10_i233_cast_cast_reg_4742(15 downto 8) <= "00000000";
    conv2_i_i10_i254_cast_cast_cast_cast_cast_cast_reg_4747(7 downto 5) <= "000";
    conv2_i_i_i240_cast_cast_cast_reg_4759(7 downto 5) <= "000";
    zext_ln1302_1_reg_5006(15 downto 8) <= "00000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    DPtpgBarArray_address0 <= zext_ln1784_fu_2786_p1(4 - 1 downto 0);

    DPtpgBarArray_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter18, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DPtpgBarArray_ce0_local <= ap_const_logic_1;
        else 
            DPtpgBarArray_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    DPtpgBarSelRgb_CEA_b_address0 <= zext_ln1784_1_fu_2965_p1(3 - 1 downto 0);

    DPtpgBarSelRgb_CEA_b_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DPtpgBarSelRgb_CEA_b_ce0_local <= ap_const_logic_1;
        else 
            DPtpgBarSelRgb_CEA_b_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    DPtpgBarSelRgb_CEA_g_address0 <= zext_ln1784_1_fu_2965_p1(3 - 1 downto 0);

    DPtpgBarSelRgb_CEA_g_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DPtpgBarSelRgb_CEA_g_ce0_local <= ap_const_logic_1;
        else 
            DPtpgBarSelRgb_CEA_g_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    DPtpgBarSelRgb_CEA_r_address0 <= zext_ln1784_1_fu_2965_p1(3 - 1 downto 0);

    DPtpgBarSelRgb_CEA_r_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DPtpgBarSelRgb_CEA_r_ce0_local <= ap_const_logic_1;
        else 
            DPtpgBarSelRgb_CEA_r_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    DPtpgBarSelRgb_VESA_b_address0 <= zext_ln1784_1_fu_2965_p1(3 - 1 downto 0);

    DPtpgBarSelRgb_VESA_b_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DPtpgBarSelRgb_VESA_b_ce0_local <= ap_const_logic_1;
        else 
            DPtpgBarSelRgb_VESA_b_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    DPtpgBarSelRgb_VESA_g_address0 <= zext_ln1784_1_fu_2965_p1(3 - 1 downto 0);

    DPtpgBarSelRgb_VESA_g_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DPtpgBarSelRgb_VESA_g_ce0_local <= ap_const_logic_1;
        else 
            DPtpgBarSelRgb_VESA_g_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    DPtpgBarSelRgb_VESA_r_address0 <= zext_ln1784_1_fu_2965_p1(3 - 1 downto 0);

    DPtpgBarSelRgb_VESA_r_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DPtpgBarSelRgb_VESA_r_ce0_local <= ap_const_logic_1;
        else 
            DPtpgBarSelRgb_VESA_r_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    DPtpgBarSelYuv_601_u_address0 <= zext_ln1784_1_fu_2965_p1(3 - 1 downto 0);

    DPtpgBarSelYuv_601_u_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DPtpgBarSelYuv_601_u_ce0_local <= ap_const_logic_1;
        else 
            DPtpgBarSelYuv_601_u_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    DPtpgBarSelYuv_601_v_address0 <= zext_ln1784_1_fu_2965_p1(3 - 1 downto 0);

    DPtpgBarSelYuv_601_v_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DPtpgBarSelYuv_601_v_ce0_local <= ap_const_logic_1;
        else 
            DPtpgBarSelYuv_601_v_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    DPtpgBarSelYuv_601_y_address0 <= zext_ln1784_1_fu_2965_p1(3 - 1 downto 0);

    DPtpgBarSelYuv_601_y_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DPtpgBarSelYuv_601_y_ce0_local <= ap_const_logic_1;
        else 
            DPtpgBarSelYuv_601_y_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    DPtpgBarSelYuv_709_u_address0 <= zext_ln1784_1_fu_2965_p1(3 - 1 downto 0);

    DPtpgBarSelYuv_709_u_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DPtpgBarSelYuv_709_u_ce0_local <= ap_const_logic_1;
        else 
            DPtpgBarSelYuv_709_u_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    DPtpgBarSelYuv_709_v_address0 <= zext_ln1784_1_fu_2965_p1(3 - 1 downto 0);

    DPtpgBarSelYuv_709_v_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DPtpgBarSelYuv_709_v_ce0_local <= ap_const_logic_1;
        else 
            DPtpgBarSelYuv_709_v_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    DPtpgBarSelYuv_709_y_address0 <= zext_ln1784_1_fu_2965_p1(3 - 1 downto 0);

    DPtpgBarSelYuv_709_y_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            DPtpgBarSelYuv_709_y_ce0_local <= ap_const_logic_1;
        else 
            DPtpgBarSelYuv_709_y_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    Sel_cast_cast_fu_1473_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(Sel_cast),16));
    add_ln1084_fu_4400_p2 <= std_logic_vector(unsigned(select_ln1072_fu_4387_p3) + unsigned(ap_const_lv8_1));
    add_ln1101_fu_3244_p2 <= std_logic_vector(unsigned(trunc_ln565_8_fu_2961_p1) + unsigned(ap_const_lv8_1));
    add_ln1250_fu_1929_p2 <= std_logic_vector(unsigned(zext_ln1250_fu_1925_p1) + unsigned(ap_const_lv12_1));
    add_ln1252_fu_1941_p2 <= std_logic_vector(unsigned(xBar_0) + unsigned(ap_const_lv11_1));
    add_ln1257_fu_2925_p2 <= std_logic_vector(unsigned(trunc_ln565_7_fu_2752_p1) + unsigned(ap_const_lv3_1));
    add_ln1281_fu_2351_p2 <= std_logic_vector(unsigned(tmp_reg_4967) + unsigned(ap_const_lv9_80));
    add_ln1285_fu_2376_p2 <= std_logic_vector(unsigned(tmp_3_reg_4972) + unsigned(ap_const_lv9_80));
    add_ln1289_fu_2401_p2 <= std_logic_vector(unsigned(tmp_4_reg_4977) + unsigned(ap_const_lv9_80));
    add_ln1303_2_fu_3062_p2 <= std_logic_vector(unsigned(zext_ln1303_1_fu_3059_p1) + unsigned(zext_ln1303_fu_3055_p1));
    add_ln1304_2_fu_2839_p2 <= std_logic_vector(signed(sext_ln1304_1_fu_2832_p1) + signed(zext_ln1304_1_fu_2829_p1));
    add_ln1304_3_fu_2835_p1 <= grp_fu_4514_p3;
    add_ln1304_3_fu_2835_p2 <= std_logic_vector(signed(grp_fu_4524_p3) + signed(add_ln1304_3_fu_2835_p1));
    add_ln1341_fu_2118_p2 <= std_logic_vector(unsigned(zonePlateVDelta_load_reg_4887) + unsigned(zonePlateVAddr_loc_1_out_i));
    add_ln1343_fu_2098_p2 <= std_logic_vector(unsigned(zonePlateVDelta) + unsigned(ZplateVerContDelta_val));
    add_ln1359_fu_3182_p2 <= std_logic_vector(unsigned(select_ln1356_fu_3174_p3) + unsigned(ap_const_lv8_90));
    add_ln1388_fu_1845_p2 <= std_logic_vector(unsigned(yCount) + unsigned(ap_const_lv10_1));
    add_ln1393_fu_2680_p2 <= std_logic_vector(unsigned(trunc_ln565_6_fu_2478_p1) + unsigned(ap_const_lv3_1));
    add_ln1407_fu_1885_p2 <= std_logic_vector(unsigned(xCount_0) + unsigned(ap_const_lv10_1));
    add_ln1412_fu_2714_p2 <= std_logic_vector(unsigned(trunc_ln565_4_fu_2470_p1) + unsigned(ap_const_lv3_1));
    add_ln1461_fu_1777_p2 <= std_logic_vector(unsigned(yCount_2) + unsigned(ap_const_lv10_1));
    add_ln1480_fu_2045_p2 <= std_logic_vector(unsigned(xCount_4_0) + unsigned(ap_const_lv10_1));
    add_ln1545_fu_3823_p2 <= std_logic_vector(unsigned(select_ln1532_fu_3810_p3) + unsigned(ap_const_lv8_1));
    add_ln1570_fu_1675_p2 <= std_logic_vector(unsigned(yCount_3) + unsigned(ap_const_lv10_1));
    add_ln1575_fu_2602_p2 <= std_logic_vector(unsigned(vBarSel_2_loc_1_out_i) + unsigned(ap_const_lv8_1));
    add_ln1588_fu_1715_p2 <= std_logic_vector(unsigned(xCount_3_0) + unsigned(ap_const_lv10_1));
    add_ln1593_fu_2632_p2 <= std_logic_vector(unsigned(trunc_ln565_3_fu_2466_p1) + unsigned(ap_const_lv3_1));
    add_ln1664_fu_2996_p2 <= std_logic_vector(unsigned(select_ln1629_fu_2985_p3) + unsigned(ap_const_lv16_1));
    add_ln1753_fu_1613_p2 <= std_logic_vector(unsigned(yCount_1) + unsigned(ap_const_lv6_1));
    add_ln1770_fu_2564_p2 <= std_logic_vector(unsigned(trunc_ln1768_fu_2520_p1) + unsigned(ap_const_lv6_1));
    add_ln1774_fu_2530_p2 <= std_logic_vector(unsigned(xCount_5_0) + unsigned(ap_const_lv10_3C1));
    add_ln1775_fu_2542_p2 <= std_logic_vector(unsigned(trunc_ln565_2_fu_2462_p1) + unsigned(ap_const_lv3_1));
    add_ln549_1_fu_1573_p2 <= std_logic_vector(unsigned(trunc_ln565_11_fu_1563_p1) + unsigned(ap_const_lv11_2AA));
    add_ln549_fu_1567_p2 <= std_logic_vector(unsigned(trunc_ln565_11_fu_1563_p1) + unsigned(ap_const_lv11_554));
    add_ln565_fu_1539_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_x_4) + unsigned(ap_const_lv16_1));
    add_ln573_fu_2148_p2 <= std_logic_vector(unsigned(phi_mul_fu_480) + unsigned(ZplateHorContStart_val));
    and_ln1337_fu_1915_p2 <= (icmp_ln1072_fu_1549_p2 and cmp12_i);
    and_ln1386_fu_1833_p2 <= (icmp_ln1386_fu_1827_p2 and icmp_ln1072_fu_1549_p2);
    and_ln1449_fu_1751_p2 <= (icmp_ln1072_fu_1549_p2 and cmp11_i);
    and_ln1454_fu_1771_p2 <= (icmp_ln1454_fu_1765_p2 and icmp_ln1072_fu_1549_p2);
    and_ln1568_fu_1663_p2 <= (icmp_ln1568_fu_1657_p2 and icmp_ln1072_fu_1549_p2);
    and_ln1661_fu_3484_p2 <= (trunc_ln565_9_reg_4780_pp0_iter19_reg and icmp);
    and_ln1751_fu_1601_p2 <= (icmp_ln1751_fu_1595_p2 and icmp_ln1072_fu_1549_p2);
    and_ln1801_fu_3292_p2 <= (trunc_ln565_9_reg_4780_pp0_iter19_reg and cmp136_i);
    and_ln1862_fu_3657_p2 <= (trunc_ln565_9_reg_4780_pp0_iter19_reg and icmp);
    and_ln565_1_fu_3125_p2 <= (xor_ln565_1_fu_3120_p2 and grp_fu_1457_p2);
    and_ln565_2_fu_3033_p2 <= (xor_ln565_2_fu_3028_p2 and grp_fu_1457_p2);
    and_ln565_fu_3207_p2 <= (xor_ln565_fu_3202_p2 and grp_fu_1457_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter21, ap_block_state22_pp0_stage0_iter21)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state22_pp0_stage0_iter21));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter21, ap_block_state22_pp0_stage0_iter21)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state22_pp0_stage0_iter21));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp212_assign_proc : process(ap_enable_reg_pp0_iter21, ap_block_state22_pp0_stage0_iter21_ignore_call0)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp212 <= ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state22_pp0_stage0_iter21_ignore_call0));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp254_assign_proc : process(ap_enable_reg_pp0_iter21, ap_block_state22_pp0_stage0_iter21_ignore_call5)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp254 <= ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state22_pp0_stage0_iter21_ignore_call5));
    end process;

        ap_block_pp0_stage0_ignoreCallOp212 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp254 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter21, ap_block_state22_pp0_stage0_iter21)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state22_pp0_stage0_iter21));
    end process;


    ap_block_state22_pp0_stage0_iter21_assign_proc : process(bckgndYUV_full_n)
    begin
                ap_block_state22_pp0_stage0_iter21 <= (bckgndYUV_full_n = ap_const_logic_0);
    end process;


    ap_block_state22_pp0_stage0_iter21_ignore_call0_assign_proc : process(bckgndYUV_full_n)
    begin
                ap_block_state22_pp0_stage0_iter21_ignore_call0 <= (bckgndYUV_full_n = ap_const_logic_0);
    end process;


    ap_block_state22_pp0_stage0_iter21_ignore_call5_assign_proc : process(bckgndYUV_full_n)
    begin
                ap_block_state22_pp0_stage0_iter21_ignore_call5 <= (bckgndYUV_full_n = ap_const_logic_0);
    end process;


    ap_condition_1840_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
                ap_condition_1840 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001));
    end process;


    ap_condition_1870_assign_proc : process(patternId_val, icmp_ln565_reg_4765_pp0_iter1_reg, icmp_ln1072_reg_4774_pp0_iter1_reg, icmp_ln1473_reg_4843_pp0_iter1_reg, icmp_ln1478_fu_2015_p2)
    begin
                ap_condition_1870 <= ((patternId_val = ap_const_lv8_C) and (icmp_ln1478_fu_2015_p2 = ap_const_lv1_1) and (icmp_ln1473_reg_4843_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln1072_reg_4774_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln565_reg_4765_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_condition_1875_assign_proc : process(patternId_val, icmp_ln565_reg_4765_pp0_iter1_reg, icmp_ln1072_reg_4774_pp0_iter1_reg, icmp_ln1473_reg_4843_pp0_iter1_reg, icmp_ln1478_fu_2015_p2, icmp_ln1483_fu_2021_p2)
    begin
                ap_condition_1875 <= ((patternId_val = ap_const_lv8_C) and (icmp_ln1483_fu_2021_p2 = ap_const_lv1_1) and (icmp_ln1478_fu_2015_p2 = ap_const_lv1_0) and (icmp_ln1473_reg_4843_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln1072_reg_4774_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln565_reg_4765_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_condition_1879_assign_proc : process(patternId_val, icmp_ln565_reg_4765_pp0_iter1_reg, icmp_ln1072_reg_4774_pp0_iter1_reg, icmp_ln1473_reg_4843_pp0_iter1_reg, icmp_ln1478_fu_2015_p2, icmp_ln1483_fu_2021_p2)
    begin
                ap_condition_1879 <= ((patternId_val = ap_const_lv8_C) and (icmp_ln1483_fu_2021_p2 = ap_const_lv1_0) and (icmp_ln1478_fu_2015_p2 = ap_const_lv1_0) and (icmp_ln1473_reg_4843_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln1072_reg_4774_pp0_iter1_reg = ap_const_lv1_0) and (icmp_ln565_reg_4765_pp0_iter1_reg = ap_const_lv1_0));
    end process;


    ap_condition_1938_assign_proc : process(patternId_val, colorFormat_val_read_reg_4656, icmp_ln565_reg_4765_pp0_iter2_reg, or_ln1494_fu_2073_p2)
    begin
                ap_condition_1938 <= ((colorFormat_val_read_reg_4656 = ap_const_lv8_1) and (patternId_val = ap_const_lv8_C) and (or_ln1494_fu_2073_p2 = ap_const_lv1_0) and (icmp_ln565_reg_4765_pp0_iter2_reg = ap_const_lv1_0));
    end process;


    ap_condition_1962_assign_proc : process(patternId_val, colorFormat_val_read_reg_4656, icmp_ln565_reg_4765_pp0_iter2_reg, or_ln1494_fu_2073_p2)
    begin
                ap_condition_1962 <= ((colorFormat_val_read_reg_4656 = ap_const_lv8_1) and (patternId_val = ap_const_lv8_C) and (or_ln1494_fu_2073_p2 = ap_const_lv1_1) and (icmp_ln565_reg_4765_pp0_iter2_reg = ap_const_lv1_0));
    end process;


    ap_condition_1989_assign_proc : process(icmp_ln565_fu_1533_p2, colorFormat_val_read_read_fu_614_p2, patternId_val_read_read_fu_638_p2)
    begin
                ap_condition_1989 <= ((patternId_val_read_read_fu_638_p2 = ap_const_lv8_8) and (colorFormat_val_read_read_fu_614_p2 = ap_const_lv8_1) and (icmp_ln565_fu_1533_p2 = ap_const_lv1_0));
    end process;


    ap_condition_2014_assign_proc : process(icmp_ln565_fu_1533_p2, colorFormat_val_read_read_fu_614_p2, patternId_val_read_read_fu_638_p2)
    begin
                ap_condition_2014 <= ((patternId_val_read_read_fu_638_p2 = ap_const_lv8_7) and (colorFormat_val_read_read_fu_614_p2 = ap_const_lv8_1) and (icmp_ln565_fu_1533_p2 = ap_const_lv1_0));
    end process;


    ap_condition_2039_assign_proc : process(icmp_ln565_fu_1533_p2, colorFormat_val_read_read_fu_614_p2, patternId_val_read_read_fu_638_p2)
    begin
                ap_condition_2039 <= ((patternId_val_read_read_fu_638_p2 = ap_const_lv8_6) and (colorFormat_val_read_read_fu_614_p2 = ap_const_lv8_1) and (icmp_ln565_fu_1533_p2 = ap_const_lv1_0));
    end process;


    ap_condition_2064_assign_proc : process(icmp_ln565_fu_1533_p2, colorFormat_val_read_read_fu_614_p2, patternId_val_read_read_fu_638_p2)
    begin
                ap_condition_2064 <= ((patternId_val_read_read_fu_638_p2 = ap_const_lv8_5) and (colorFormat_val_read_read_fu_614_p2 = ap_const_lv8_1) and (icmp_ln565_fu_1533_p2 = ap_const_lv1_0));
    end process;


    ap_condition_2089_assign_proc : process(icmp_ln565_fu_1533_p2, colorFormat_val_read_read_fu_614_p2, patternId_val_read_read_fu_638_p2)
    begin
                ap_condition_2089 <= ((patternId_val_read_read_fu_638_p2 = ap_const_lv8_4) and (colorFormat_val_read_read_fu_614_p2 = ap_const_lv8_1) and (icmp_ln565_fu_1533_p2 = ap_const_lv1_0));
    end process;


    ap_condition_2480_assign_proc : process(patternId_val_read_reg_4679, icmp_ln1072_reg_4774_pp0_iter16_reg, icmp_ln1768_fu_2524_p2)
    begin
                ap_condition_2480 <= ((patternId_val_read_reg_4679 = ap_const_lv8_13) and (icmp_ln1768_fu_2524_p2 = ap_const_lv1_0) and (icmp_ln1072_reg_4774_pp0_iter16_reg = ap_const_lv1_0));
    end process;


    ap_condition_3000_assign_proc : process(patternId_val_read_reg_4679, icmp_ln1072_reg_4774_pp0_iter16_reg, icmp_ln1768_fu_2524_p2)
    begin
                ap_condition_3000 <= ((patternId_val_read_reg_4679 = ap_const_lv8_13) and (icmp_ln1768_fu_2524_p2 = ap_const_lv1_1) and (icmp_ln1072_reg_4774_pp0_iter16_reg = ap_const_lv1_0));
    end process;


    ap_condition_4044_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln565_fu_1533_p2, ap_block_pp0_stage0_11001, patternId_val_read_read_fu_638_p2)
    begin
                ap_condition_4044 <= ((patternId_val_read_read_fu_638_p2 = ap_const_lv8_13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln565_fu_1533_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001));
    end process;


    ap_condition_4055_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln565_fu_1533_p2, ap_block_pp0_stage0_11001, patternId_val_read_read_fu_638_p2)
    begin
                ap_condition_4055 <= ((patternId_val_read_read_fu_638_p2 = ap_const_lv8_F) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln565_fu_1533_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001));
    end process;


    ap_condition_4093_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln565_fu_1533_p2, ap_block_pp0_stage0_11001, patternId_val_read_read_fu_638_p2)
    begin
                ap_condition_4093 <= ((patternId_val_read_read_fu_638_p2 = ap_const_lv8_B) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln565_fu_1533_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001));
    end process;


    ap_condition_4594_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln565_fu_1533_p2, ap_block_pp0_stage0_11001, patternId_val_read_read_fu_638_p2)
    begin
                ap_condition_4594 <= ((patternId_val_read_read_fu_638_p2 = ap_const_lv8_9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln565_fu_1533_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001));
    end process;


    ap_condition_4629_assign_proc : process(icmp_ln1072_fu_1549_p2, icmp_ln1381_fu_1813_p2, and_ln1386_fu_1833_p2)
    begin
                ap_condition_4629 <= ((ap_const_lv1_0 = and_ln1386_fu_1833_p2) and (icmp_ln1381_fu_1813_p2 = ap_const_lv1_0) and (icmp_ln1072_fu_1549_p2 = ap_const_lv1_1));
    end process;


    ap_condition_4634_assign_proc : process(icmp_ln1072_fu_1549_p2, icmp_ln1746_fu_1585_p2, and_ln1751_fu_1601_p2)
    begin
                ap_condition_4634 <= ((ap_const_lv1_0 = and_ln1751_fu_1601_p2) and (icmp_ln1746_fu_1585_p2 = ap_const_lv1_0) and (icmp_ln1072_fu_1549_p2 = ap_const_lv1_1));
    end process;


    ap_condition_4641_assign_proc : process(icmp_ln1072_fu_1549_p2, icmp_ln1563_fu_1643_p2, and_ln1568_fu_1663_p2)
    begin
                ap_condition_4641 <= ((ap_const_lv1_0 = and_ln1568_fu_1663_p2) and (icmp_ln1563_fu_1643_p2 = ap_const_lv1_0) and (icmp_ln1072_fu_1549_p2 = ap_const_lv1_1));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln565_fu_1533_p2)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln565_fu_1533_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_loop_exit_ready_pp0_iter20_reg, ap_done_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter20_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter15, ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_enable_reg_pp0_iter18, ap_enable_reg_pp0_iter19, ap_enable_reg_pp0_iter20, ap_enable_reg_pp0_iter21)
    begin
        if (((ap_enable_reg_pp0_iter21 = ap_const_logic_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_0) and (ap_enable_reg_pp0_iter19 = ap_const_logic_0) and (ap_enable_reg_pp0_iter18 = ap_const_logic_0) and (ap_enable_reg_pp0_iter17 = ap_const_logic_0) and (ap_enable_reg_pp0_iter16 = ap_const_logic_0) and (ap_enable_reg_pp0_iter15 = ap_const_logic_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) 
    and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_phi_reg_pp0_iter0_hHatch_reg_1346 <= "X";
    ap_phi_reg_pp0_iter0_phi_ln1144_reg_1434 <= "XX";
    ap_phi_reg_pp0_iter0_phi_ln1165_reg_1423 <= "XX";
    ap_phi_reg_pp0_iter0_phi_ln1186_reg_1412 <= "XX";
    ap_phi_reg_pp0_iter0_phi_ln1207_reg_1401 <= "XX";
    ap_phi_reg_pp0_iter0_phi_ln1228_reg_1390 <= "XX";
    ap_phi_reg_pp0_iter0_phi_ln1504_reg_1379 <= "XX";
    ap_phi_reg_pp0_iter0_phi_ln1519_reg_1368 <= "XX";

    ap_predicate_op212_call_state2_assign_proc : process(patternId_val, icmp_ln565_reg_4765)
    begin
                ap_predicate_op212_call_state2 <= ((patternId_val = ap_const_lv8_C) and (icmp_ln565_reg_4765 = ap_const_lv1_0));
    end process;


    ap_predicate_op212_call_state2_state1_assign_proc : process(icmp_ln565_fu_1533_p2, patternId_val)
    begin
                ap_predicate_op212_call_state2_state1 <= ((patternId_val = ap_const_lv8_C) and (icmp_ln565_fu_1533_p2 = ap_const_lv1_0));
    end process;


    ap_predicate_op254_call_state4_assign_proc : process(patternId_val, icmp_ln565_reg_4765_pp0_iter2_reg)
    begin
                ap_predicate_op254_call_state4 <= ((patternId_val = ap_const_lv8_A) and (icmp_ln565_reg_4765_pp0_iter2_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op254_call_state4_state3_assign_proc : process(patternId_val, icmp_ln565_reg_4765_pp0_iter1_reg)
    begin
                ap_predicate_op254_call_state4_state3 <= ((patternId_val = ap_const_lv8_A) and (icmp_ln565_reg_4765_pp0_iter1_reg = ap_const_lv1_0));
    end process;

    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_x_4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, x_fu_484)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_x_4 <= ap_const_lv16_0;
        else 
            ap_sig_allocacmp_x_4 <= x_fu_484;
        end if; 
    end process;

    b_1_fu_2863_p3 <= 
        ap_const_lv8_FF when (tmp_22_fu_2845_p3(0) = '1') else 
        trunc_ln7_fu_2853_p4;
    b_2_fu_2871_p3 <= 
        b_reg_4993_pp0_iter17_reg when (cmp2_i(0) = '1') else 
        b_1_fu_2863_p3;
    b_fu_2418_p3 <= 
        ap_const_lv8_FF when (tmp_19_fu_2406_p3(0) = '1') else 
        trunc_ln1289_1_fu_2414_p1;
    barWidth_cast_cast_fu_1477_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(barWidth_cast),12));

    bckgndYUV_blk_n_assign_proc : process(ap_enable_reg_pp0_iter21, bckgndYUV_full_n, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            bckgndYUV_blk_n <= bckgndYUV_full_n;
        else 
            bckgndYUV_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    bckgndYUV_din <= p_0_fu_4457_p4;
    bckgndYUV_write <= bckgndYUV_write_local;

    bckgndYUV_write_local_assign_proc : process(ap_enable_reg_pp0_iter21, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            bckgndYUV_write_local <= ap_const_logic_1;
        else 
            bckgndYUV_write_local <= ap_const_logic_0;
        end if; 
    end process;

    blkYuv_1_address0 <= zext_ln1519_fu_3100_p1(2 - 1 downto 0);

    blkYuv_1_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            blkYuv_1_ce0_local <= ap_const_logic_1;
        else 
            blkYuv_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    blkYuv_address0 <= zext_ln1207_fu_3224_p1(2 - 1 downto 0);

    blkYuv_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            blkYuv_ce0_local <= ap_const_logic_1;
        else 
            blkYuv_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    bluYuv_address0 <= zext_ln1186_fu_3229_p1(2 - 1 downto 0);

    bluYuv_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            bluYuv_ce0_local <= ap_const_logic_1;
        else 
            bluYuv_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    cmp121_i_read_reg_4596 <= cmp121_i;
    cmp2_i_read_reg_4662 <= cmp2_i;
    cmp54_i_read_reg_4605 <= cmp54_i;
    cmp_i34_read_read_fu_542_p2 <= cmp_i34;
    cmp_i34_read_reg_4620 <= cmp_i34;
    colorFormat_val_read_read_fu_614_p2 <= colorFormat_val;
    colorFormat_val_read_reg_4656 <= colorFormat_val;
    conv2_i_i10_i233_cast_cast_fu_1481_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(conv2_i_i10_i233_cast),16));
    conv2_i_i10_i254_cast_cast_cast_cast_cast_cast_fu_1489_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(conv2_i_i10_i254_cast_cast_cast_cast_cast_fu_1485_p1),8));
        conv2_i_i10_i254_cast_cast_cast_cast_cast_fu_1485_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(conv2_i_i10_i254_cast_cast_cast_cast),5));

    conv2_i_i_i240_cast_cast_cast_fu_1501_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(conv2_i_i_i240_cast_cast),8));
    conv2_i_i_i_cast_cast_fu_1493_p3 <= 
        ap_const_lv8_FF when (conv2_i_i_i_cast(0) = '1') else 
        ap_const_lv8_0;
    empty_91_fu_4358_p1 <= rampVal_loc_1_out_i(8 - 1 downto 0);
    empty_92_fu_2795_p1 <= vBarSel_2_loc_1_out_i(1 - 1 downto 0);
    g_1_fu_3086_p3 <= 
        ap_const_lv8_FF when (tmp_21_fu_3068_p3(0) = '1') else 
        trunc_ln6_fu_3076_p4;
    g_2_fu_3094_p3 <= 
        g_reg_4988_pp0_iter18_reg when (cmp2_i(0) = '1') else 
        g_1_fu_3086_p3;
    g_fu_2393_p3 <= 
        ap_const_lv8_FF when (tmp_17_fu_2381_p3(0) = '1') else 
        trunc_ln1285_1_fu_2389_p1;
    grnYuv_address0 <= zext_ln1165_fu_3234_p1(2 - 1 downto 0);

    grnYuv_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grnYuv_ce0_local <= ap_const_logic_1;
        else 
            grnYuv_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1445_p3 <= 
        ap_const_lv2_2 when (trunc_ln565_9_reg_4780_pp0_iter17_reg(0) = '1') else 
        ap_const_lv2_1;
    grp_fu_1452_p2 <= "1" when (colorFormat_val = ap_const_lv8_1) else "0";
    grp_fu_1457_p2 <= "0" when (colorFormat_val = ap_const_lv8_0) else "1";

    grp_fu_1733_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_1733_ce <= ap_const_logic_1;
        else 
            grp_fu_1733_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1733_p1 <= ap_const_lv11_3(3 - 1 downto 0);

    grp_fu_1739_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_1739_ce <= ap_const_logic_1;
        else 
            grp_fu_1739_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1739_p0 <= std_logic_vector(unsigned(trunc_ln565_11_fu_1563_p1) + unsigned(ap_const_lv11_2AA));
    grp_fu_1739_p1 <= ap_const_lv11_3(3 - 1 downto 0);

    grp_fu_1745_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_1745_ce <= ap_const_logic_1;
        else 
            grp_fu_1745_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1745_p0 <= std_logic_vector(unsigned(trunc_ln565_11_fu_1563_p1) + unsigned(ap_const_lv11_554));
    grp_fu_1745_p1 <= ap_const_lv11_3(3 - 1 downto 0);

    grp_fu_4480_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_4480_ce <= ap_const_logic_1;
        else 
            grp_fu_4480_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4480_p0 <= zext_ln1347_fu_1545_p1(16 - 1 downto 0);
    grp_fu_4480_p1 <= ap_const_lv17_1FFFF(1 - 1 downto 0);
    grp_fu_4480_p2 <= zext_ln1347_fu_1545_p1(16 - 1 downto 0);

    grp_fu_4489_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_4489_ce <= ap_const_logic_1;
        else 
            grp_fu_4489_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4489_p2 <= std_logic_vector(unsigned(phi_mul_fu_480) + unsigned(zonePlateVAddr_loc_1_out_i));

    grp_fu_4497_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_4497_ce <= ap_const_logic_1;
        else 
            grp_fu_4497_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4497_p0 <= zext_ln1302_fu_2426_p1(8 - 1 downto 0);
    grp_fu_4497_p1 <= ap_const_lv15_4D(7 - 1 downto 0);
    grp_fu_4497_p2 <= ap_const_lv15_1080(13 - 1 downto 0);

    grp_fu_4506_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_4506_ce <= ap_const_logic_1;
        else 
            grp_fu_4506_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4506_p0 <= zext_ln1302_fu_2426_p1(8 - 1 downto 0);
    grp_fu_4506_p1 <= ap_const_lv15_7FD5(7 - 1 downto 0);

    grp_fu_4514_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_4514_ce <= ap_const_logic_1;
        else 
            grp_fu_4514_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4514_p0 <= grp_fu_4514_p00(8 - 1 downto 0);
    grp_fu_4514_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(g_fu_2393_p3),16));
    grp_fu_4514_p1 <= ap_const_lv16_FF95(8 - 1 downto 0);

    grp_fu_4524_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_4524_ce <= ap_const_logic_1;
        else 
            grp_fu_4524_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4524_p0 <= grp_fu_4524_p00(8 - 1 downto 0);
    grp_fu_4524_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(b_fu_2418_p3),14));
    grp_fu_4524_p1 <= ap_const_lv14_3FEB(6 - 1 downto 0);
    grp_fu_4524_p2 <= grp_fu_4524_p20(15 - 1 downto 0);
    grp_fu_4524_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln1_fu_2669_p3),16));

    grp_fu_4534_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_4534_ce <= ap_const_logic_1;
        else 
            grp_fu_4534_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4534_p0 <= zext_ln1302_1_reg_5006(8 - 1 downto 0);
    grp_fu_4534_p1 <= ap_const_lv16_96(8 - 1 downto 0);
    grp_fu_4534_p2 <= grp_fu_4534_p20(15 - 1 downto 0);
    grp_fu_4534_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_4497_p3),16));

    grp_fu_4542_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_4542_ce <= ap_const_logic_1;
        else 
            grp_fu_4542_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4542_p0 <= zext_ln1302_1_reg_5006(8 - 1 downto 0);
    grp_fu_4542_p1 <= ap_const_lv16_FFAB(8 - 1 downto 0);

    grp_fu_4550_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_4550_ce <= ap_const_logic_1;
        else 
            grp_fu_4550_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_4550_p0 <= grp_fu_4550_p00(8 - 1 downto 0);
    grp_fu_4550_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(b_reg_4993_pp0_iter16_reg),13));
    grp_fu_4550_p1 <= ap_const_lv13_1D(5 - 1 downto 0);
    grp_fu_4550_p2 <= grp_fu_4550_p20(16 - 1 downto 0);
    grp_fu_4550_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_4534_p3),17));

    grp_reg_ap_uint_10_s_fu_1988_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp212)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp212))) then 
            grp_reg_ap_uint_10_s_fu_1988_ap_ce <= ap_const_logic_1;
        else 
            grp_reg_ap_uint_10_s_fu_1988_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_reg_ap_uint_10_s_fu_1988_ap_start <= grp_reg_ap_uint_10_s_fu_1988_ap_start_reg;

    grp_reg_int_s_fu_2088_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp254)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp254))) then 
            grp_reg_int_s_fu_2088_ap_ce <= ap_const_logic_1;
        else 
            grp_reg_int_s_fu_2088_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_reg_int_s_fu_2088_ap_start <= grp_reg_int_s_fu_2088_ap_start_reg;
    grp_reg_int_s_fu_2088_d <= grp_fu_4480_p3(16 downto 1);

    hBarSel_0_assign_proc : process(ap_enable_reg_pp0_iter17, ap_block_pp0_stage0, ap_predicate_pred2373_state18, ap_predicate_pred2347_state18, add_ln1412_fu_2714_p2)
    begin
        if (((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((ap_predicate_pred2347_state18 = ap_const_boolean_1)) then 
                hBarSel_0 <= ap_const_lv3_0;
            elsif ((ap_predicate_pred2373_state18 = ap_const_boolean_1)) then 
                hBarSel_0 <= add_ln1412_fu_2714_p2;
            else 
                hBarSel_0 <= "XXX";
            end if;
        else 
            hBarSel_0 <= "XXX";
        end if; 
    end process;


    hBarSel_0_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter17, ap_block_pp0_stage0_11001, ap_predicate_pred2373_state18, ap_predicate_pred2347_state18)
    begin
        if ((((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_predicate_pred2347_state18 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_predicate_pred2373_state18 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            hBarSel_0_ap_vld <= ap_const_logic_1;
        else 
            hBarSel_0_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    hBarSel_0_loc_1_out_o_assign_proc : process(ap_enable_reg_pp0_iter17, hBarSel_0_loc_1_out_i, ap_block_pp0_stage0, zext_ln1412_fu_2720_p1, ap_predicate_pred2373_state18, ap_predicate_pred2347_state18)
    begin
        if (((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((ap_predicate_pred2347_state18 = ap_const_boolean_1)) then 
                hBarSel_0_loc_1_out_o <= ap_const_lv8_0;
            elsif ((ap_predicate_pred2373_state18 = ap_const_boolean_1)) then 
                hBarSel_0_loc_1_out_o <= zext_ln1412_fu_2720_p1;
            else 
                hBarSel_0_loc_1_out_o <= hBarSel_0_loc_1_out_i;
            end if;
        else 
            hBarSel_0_loc_1_out_o <= hBarSel_0_loc_1_out_i;
        end if; 
    end process;


    hBarSel_0_loc_1_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter17, ap_block_pp0_stage0_11001, ap_predicate_pred2373_state18, ap_predicate_pred2347_state18)
    begin
        if ((((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_predicate_pred2347_state18 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_predicate_pred2373_state18 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            hBarSel_0_loc_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            hBarSel_0_loc_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    hBarSel_3_0_assign_proc : process(ap_enable_reg_pp0_iter17, ap_block_pp0_stage0, ap_predicate_pred2423_state18, ap_predicate_pred2399_state18, add_ln1593_fu_2632_p2)
    begin
        if (((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((ap_predicate_pred2399_state18 = ap_const_boolean_1)) then 
                hBarSel_3_0 <= ap_const_lv3_0;
            elsif ((ap_predicate_pred2423_state18 = ap_const_boolean_1)) then 
                hBarSel_3_0 <= add_ln1593_fu_2632_p2;
            else 
                hBarSel_3_0 <= "XXX";
            end if;
        else 
            hBarSel_3_0 <= "XXX";
        end if; 
    end process;


    hBarSel_3_0_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter17, ap_block_pp0_stage0_11001, ap_predicate_pred2423_state18, ap_predicate_pred2399_state18)
    begin
        if ((((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_predicate_pred2399_state18 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_predicate_pred2423_state18 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            hBarSel_3_0_ap_vld <= ap_const_logic_1;
        else 
            hBarSel_3_0_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    hBarSel_3_0_loc_1_out_o_assign_proc : process(ap_enable_reg_pp0_iter17, hBarSel_3_0_loc_1_out_i, ap_block_pp0_stage0, zext_ln1593_fu_2638_p1, ap_predicate_pred2423_state18, ap_predicate_pred2399_state18)
    begin
        if (((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((ap_predicate_pred2399_state18 = ap_const_boolean_1)) then 
                hBarSel_3_0_loc_1_out_o <= ap_const_lv8_0;
            elsif ((ap_predicate_pred2423_state18 = ap_const_boolean_1)) then 
                hBarSel_3_0_loc_1_out_o <= zext_ln1593_fu_2638_p1;
            else 
                hBarSel_3_0_loc_1_out_o <= hBarSel_3_0_loc_1_out_i;
            end if;
        else 
            hBarSel_3_0_loc_1_out_o <= hBarSel_3_0_loc_1_out_i;
        end if; 
    end process;


    hBarSel_3_0_loc_1_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter17, ap_block_pp0_stage0_11001, ap_predicate_pred2423_state18, ap_predicate_pred2399_state18)
    begin
        if ((((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_predicate_pred2399_state18 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_predicate_pred2423_state18 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            hBarSel_3_0_loc_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            hBarSel_3_0_loc_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    hBarSel_4_0_assign_proc : process(ap_enable_reg_pp0_iter18, empty, ap_block_pp0_stage0, zext_ln1257_fu_2931_p1, ap_predicate_pred2299_state19, ap_predicate_pred2305_state19)
    begin
        if (((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((ap_predicate_pred2305_state19 = ap_const_boolean_1)) then 
                hBarSel_4_0 <= empty;
            elsif ((ap_predicate_pred2299_state19 = ap_const_boolean_1)) then 
                hBarSel_4_0 <= zext_ln1257_fu_2931_p1;
            else 
                hBarSel_4_0 <= "XXXXXXXX";
            end if;
        else 
            hBarSel_4_0 <= "XXXXXXXX";
        end if; 
    end process;


    hBarSel_4_0_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter18, ap_block_pp0_stage0_11001, ap_predicate_pred2299_state19, ap_predicate_pred2305_state19)
    begin
        if ((((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_predicate_pred2305_state19 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_predicate_pred2299_state19 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            hBarSel_4_0_ap_vld <= ap_const_logic_1;
        else 
            hBarSel_4_0_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    hBarSel_4_0_loc_1_out_o_assign_proc : process(ap_enable_reg_pp0_iter18, empty, hBarSel_4_0_loc_1_out_i, ap_block_pp0_stage0, zext_ln1257_fu_2931_p1, ap_predicate_pred2299_state19, ap_predicate_pred2305_state19)
    begin
        if (((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((ap_predicate_pred2305_state19 = ap_const_boolean_1)) then 
                hBarSel_4_0_loc_1_out_o <= empty;
            elsif ((ap_predicate_pred2299_state19 = ap_const_boolean_1)) then 
                hBarSel_4_0_loc_1_out_o <= zext_ln1257_fu_2931_p1;
            else 
                hBarSel_4_0_loc_1_out_o <= hBarSel_4_0_loc_1_out_i;
            end if;
        else 
            hBarSel_4_0_loc_1_out_o <= hBarSel_4_0_loc_1_out_i;
        end if; 
    end process;


    hBarSel_4_0_loc_1_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter18, ap_block_pp0_stage0_11001, ap_predicate_pred2299_state19, ap_predicate_pred2305_state19)
    begin
        if ((((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_predicate_pred2305_state19 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_predicate_pred2299_state19 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            hBarSel_4_0_loc_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            hBarSel_4_0_loc_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    hBarSel_5_0_assign_proc : process(ap_enable_reg_pp0_iter17, ap_block_pp0_stage0, ap_predicate_pred2483_state18, add_ln1775_fu_2542_p2, ap_condition_2480)
    begin
        if (((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((ap_predicate_pred2483_state18 = ap_const_boolean_1)) then 
                hBarSel_5_0 <= ap_const_lv3_0;
            elsif ((ap_const_boolean_1 = ap_condition_2480)) then 
                hBarSel_5_0 <= add_ln1775_fu_2542_p2;
            else 
                hBarSel_5_0 <= "XXX";
            end if;
        else 
            hBarSel_5_0 <= "XXX";
        end if; 
    end process;


    hBarSel_5_0_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter17, ap_block_pp0_stage0_11001, patternId_val_read_reg_4679, icmp_ln1072_reg_4774_pp0_iter16_reg, icmp_ln1768_fu_2524_p2, ap_predicate_pred2483_state18)
    begin
        if ((((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_predicate_pred2483_state18 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (patternId_val_read_reg_4679 = ap_const_lv8_13) and (icmp_ln1768_fu_2524_p2 = ap_const_lv1_0) and (icmp_ln1072_reg_4774_pp0_iter16_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            hBarSel_5_0_ap_vld <= ap_const_logic_1;
        else 
            hBarSel_5_0_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    hBarSel_5_0_loc_1_out_o_assign_proc : process(ap_enable_reg_pp0_iter17, hBarSel_5_0_loc_1_out_i, ap_block_pp0_stage0, zext_ln1775_fu_2548_p1, ap_predicate_pred2483_state18, ap_condition_2480)
    begin
        if (((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((ap_predicate_pred2483_state18 = ap_const_boolean_1)) then 
                hBarSel_5_0_loc_1_out_o <= ap_const_lv8_0;
            elsif ((ap_const_boolean_1 = ap_condition_2480)) then 
                hBarSel_5_0_loc_1_out_o <= zext_ln1775_fu_2548_p1;
            else 
                hBarSel_5_0_loc_1_out_o <= hBarSel_5_0_loc_1_out_i;
            end if;
        else 
            hBarSel_5_0_loc_1_out_o <= hBarSel_5_0_loc_1_out_i;
        end if; 
    end process;


    hBarSel_5_0_loc_1_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter17, ap_block_pp0_stage0_11001, patternId_val_read_reg_4679, icmp_ln1072_reg_4774_pp0_iter16_reg, icmp_ln1768_fu_2524_p2, ap_predicate_pred2483_state18)
    begin
        if ((((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_predicate_pred2483_state18 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (patternId_val_read_reg_4679 = ap_const_lv8_13) and (icmp_ln1768_fu_2524_p2 = ap_const_lv1_0) and (icmp_ln1072_reg_4774_pp0_iter16_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            hBarSel_5_0_loc_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            hBarSel_5_0_loc_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hdata_flag_1_out <= hdata_flag_1_fu_492;

    hdata_flag_1_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln565_reg_4765_pp0_iter19_reg, ap_loop_exit_ready_pp0_iter20_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter20_reg = ap_const_logic_1) and (icmp_ln565_reg_4765_pp0_iter19_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            hdata_flag_1_out_ap_vld <= ap_const_logic_1;
        else 
            hdata_flag_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    hdata_loc_1_out_o_assign_proc : process(ap_enable_reg_pp0_iter20, hdata_loc_1_out_i, ap_block_pp0_stage0, zext_ln693_fu_3829_p1, ap_predicate_pred2389_state21)
    begin
        if (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2389_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            hdata_loc_1_out_o <= zext_ln693_fu_3829_p1;
        else 
            hdata_loc_1_out_o <= hdata_loc_1_out_i;
        end if; 
    end process;


    hdata_loc_1_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter20, ap_block_pp0_stage0_11001, ap_predicate_pred2389_state21)
    begin
        if (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2389_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            hdata_loc_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            hdata_loc_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hdata_new_1_out <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1545_fu_3823_p2),16));

    hdata_new_1_out_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter20, ap_block_pp0_stage0_11001, ap_predicate_pred2389_state21)
    begin
        if (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2389_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            hdata_new_1_out_ap_vld <= ap_const_logic_1;
        else 
            hdata_new_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln1072_fu_1549_p2 <= "1" when (ap_sig_allocacmp_x_4 = ap_const_lv16_0) else "0";
    icmp_ln1095_fu_1977_p2 <= "1" when (or_ln1095_fu_1971_p2 = ap_const_lv16_0) else "0";
    icmp_ln1250_fu_1935_p2 <= "1" when (unsigned(add_ln1250_fu_1929_p2) < unsigned(barWidth_cast_cast_fu_1477_p1)) else "0";
    icmp_ln1330_fu_1909_p2 <= "1" when (or_ln1330_fu_1903_p2 = ap_const_lv16_0) else "0";
    icmp_ln1381_fu_1813_p2 <= "1" when (or_ln1381_fu_1807_p2 = ap_const_lv16_0) else "0";
    icmp_ln1386_fu_1827_p2 <= "1" when (signed(sub_i_i_i) > signed(zext_ln1386_fu_1823_p1)) else "0";
    icmp_ln1405_fu_1867_p2 <= "1" when (unsigned(xCount_0) < unsigned(barWidthMinSamples)) else "0";
    icmp_ln1454_fu_1765_p2 <= "1" when (sub_i_i_i = zext_ln1454_fu_1761_p1) else "0";
    icmp_ln1473_fu_1801_p2 <= "1" when (sub35_i = zext_ln1347_fu_1545_p1) else "0";
    icmp_ln1478_fu_2015_p2 <= "1" when (unsigned(xCount_4_0) < unsigned(grp_reg_ap_uint_10_s_fu_1988_ap_return)) else "0";
    icmp_ln1483_fu_2021_p2 <= "1" when (xCount_4_0 = grp_reg_ap_uint_10_s_fu_1988_ap_return) else "0";
    icmp_ln1563_fu_1643_p2 <= "1" when (or_ln1563_fu_1637_p2 = ap_const_lv16_0) else "0";
    icmp_ln1568_fu_1657_p2 <= "1" when (signed(sub_i_i_i) > signed(zext_ln1568_fu_1653_p1)) else "0";
    icmp_ln1586_fu_1697_p2 <= "1" when (unsigned(xCount_3_0) < unsigned(barWidthMinSamples)) else "0";
    icmp_ln1629_fu_1631_p2 <= "1" when (trunc_ln565_10_fu_1559_p1 = ap_const_lv8_0) else "0";
    icmp_ln1746_fu_1585_p2 <= "1" when (or_ln1746_fu_1579_p2 = ap_const_lv16_0) else "0";
    icmp_ln1751_fu_1595_p2 <= "0" when (yCount_1 = ap_const_lv6_3F) else "1";
    icmp_ln1768_fu_2524_p2 <= "1" when (unsigned(xCount_5_0) < unsigned(ap_const_lv10_3F)) else "0";
    icmp_ln565_fu_1533_p2 <= "1" when (ap_sig_allocacmp_x_4 = width_val) else "0";
    lfsr_b_1_fu_3631_p3 <= (xor_ln1853_fu_3625_p2 & lshr_ln2_fu_3615_p4);
    lfsr_g_1_fu_3595_p3 <= (xor_ln1846_fu_3589_p2 & lshr_ln1_fu_3579_p4);
    lfsr_r_1_fu_3559_p3 <= (xor_ln1839_fu_3553_p2 & lshr_ln_fu_3543_p4);
    lshr_ln1_fu_3579_p4 <= gSerie(27 downto 1);
    lshr_ln2_fu_3615_p4 <= bSerie(27 downto 1);
    lshr_ln3_fu_2171_p1 <= grp_fu_4489_p3;
    lshr_ln_fu_3543_p4 <= rSerie(27 downto 1);
    mul_ln1281_fu_2183_p0 <= mul_ln1281_fu_2183_p00(11 - 1 downto 0);
    mul_ln1281_fu_2183_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln565_11_reg_4792_pp0_iter11_reg),23));
    mul_ln1281_fu_2183_p1 <= ap_const_lv23_AAB(13 - 1 downto 0);
    mul_ln1285_fu_2202_p0 <= mul_ln1285_fu_2202_p00(11 - 1 downto 0);
    mul_ln1285_fu_2202_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln549_1_reg_4804_pp0_iter11_reg),23));
    mul_ln1285_fu_2202_p1 <= ap_const_lv23_AAB(13 - 1 downto 0);
    mul_ln1289_fu_2221_p0 <= mul_ln1289_fu_2221_p00(11 - 1 downto 0);
    mul_ln1289_fu_2221_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln549_reg_4798_pp0_iter11_reg),23));
    mul_ln1289_fu_2221_p1 <= ap_const_lv23_AAB(13 - 1 downto 0);
    mul_ln1356_fu_2915_p1 <= ap_const_lv28_DD(9 - 1 downto 0);
    or_ln1095_fu_1971_p2 <= (y or ap_sig_allocacmp_x_4);
    or_ln1330_fu_1903_p2 <= (y or ap_sig_allocacmp_x_4);
    or_ln1381_fu_1807_p2 <= (y or ap_sig_allocacmp_x_4);
    or_ln1415_fu_2901_p2 <= (trunc_ln1415_1_fu_2897_p1 or shl_ln2_fu_2885_p3);
    or_ln1494_fu_2073_p2 <= (vHatch or ap_phi_reg_pp0_iter3_hHatch_reg_1346);
    or_ln1563_fu_1637_p2 <= (y or ap_sig_allocacmp_x_4);
    or_ln1746_fu_1579_p2 <= (y or ap_sig_allocacmp_x_4);
    or_ln1778_fu_2780_p2 <= (trunc_ln1778_1_fu_2776_p1 or shl_ln3_fu_2764_p3);
    or_ln565_1_fu_3131_p2 <= (grp_fu_1452_p2 or and_ln565_1_fu_3125_p2);
    or_ln565_2_fu_3039_p2 <= (grp_fu_1452_p2 or and_ln565_2_fu_3033_p2);
    or_ln565_fu_3213_p2 <= (grp_fu_1452_p2 or and_ln565_fu_3207_p2);

    outpix_0_0_0_0_0_load212_out_o_assign_proc : process(ap_enable_reg_pp0_iter20, conv2_i_i10_i239, conv2_i_i10_i236, rampStart_1, outpix_0_0_0_0_0_load212_out_i, DPtpgBarSelYuv_601_y_q0, DPtpgBarSelYuv_709_y_q0, ap_block_pp0_stage0, conv2_i_i10_i254_cast_cast_cast_cast_cast_cast_reg_4747, add_ln1359_reg_5246, ap_predicate_pred2253_state21, ap_predicate_pred2269_state21, ap_predicate_pred2389_state21, select_ln718_fu_3408_p3, ap_predicate_pred2153_state21, ap_predicate_pred2158_state21, ap_predicate_pred2165_state21, ap_predicate_pred2170_state21, ap_predicate_pred2529_state21, ap_predicate_pred2439_state21, ap_predicate_pred2541_state21, ap_predicate_pred2558_state21, ap_predicate_pred2568_state21, ap_predicate_pred2577_state21, ap_predicate_pred2586_state21, ap_predicate_pred2592_state21, ap_predicate_pred2600_state21, ap_predicate_pred2606_state21, ap_predicate_pred1820_state21, ap_predicate_pred2640_state21, ap_predicate_pred2226_state21, ap_predicate_pred2653_state21, ap_predicate_pred2231_state21, ap_predicate_pred2666_state21, ap_predicate_pred2236_state21, ap_predicate_pred2678_state21, ap_predicate_pred2241_state21, ap_predicate_pred2690_state21, ap_predicate_pred2246_state21, ap_predicate_pred2703_state21, ap_predicate_pred2138_state21, ap_predicate_pred2144_state21, ap_predicate_pred2213_state21, pix_7_cast_fu_3348_p1, sext_ln1784_fu_3378_p1, tmp_6_fu_3467_p9, trunc_ln_fu_3649_p3, phi_ln1599_fu_3745_p3, select_ln1532_fu_3810_p3, r_2_fu_3892_p3, phi_ln1418_fu_4018_p3, phi_ln1260_fu_4110_p3, empty_91_fu_4358_p1, select_ln1072_fu_4387_p3)
    begin
        if (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2253_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            outpix_0_0_0_0_0_load212_out_o <= select_ln1072_fu_4387_p3;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2269_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            outpix_0_0_0_0_0_load212_out_o <= empty_91_fu_4358_p1;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2703_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            outpix_0_0_0_0_0_load212_out_o <= rampStart_1;
        elsif ((((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2246_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2690_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            outpix_0_0_0_0_0_load212_out_o <= conv2_i_i10_i236;
        elsif ((((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2241_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2678_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            outpix_0_0_0_0_0_load212_out_o <= conv2_i_i10_i239;
        elsif ((((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2236_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2666_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            outpix_0_0_0_0_0_load212_out_o <= conv2_i_i10_i254_cast_cast_cast_cast_cast_cast_reg_4747;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2231_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            outpix_0_0_0_0_0_load212_out_o <= ap_const_lv8_0_15;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2653_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            outpix_0_0_0_0_0_load212_out_o <= ap_const_lv8_0_14;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2226_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            outpix_0_0_0_0_0_load212_out_o <= ap_const_lv8_FF_13;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2640_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            outpix_0_0_0_0_0_load212_out_o <= ap_const_lv8_FF_12;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2213_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            outpix_0_0_0_0_0_load212_out_o <= phi_ln1260_fu_4110_p3;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred1820_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            outpix_0_0_0_0_0_load212_out_o <= add_ln1359_reg_5246;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2144_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            outpix_0_0_0_0_0_load212_out_o <= phi_ln1418_fu_4018_p3;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2606_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            outpix_0_0_0_0_0_load212_out_o <= ap_const_lv8_FF_11;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2600_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            outpix_0_0_0_0_0_load212_out_o <= ap_const_lv8_FF_10;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2592_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            outpix_0_0_0_0_0_load212_out_o <= ap_const_lv8_0_9;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2586_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            outpix_0_0_0_0_0_load212_out_o <= ap_const_lv8_0_8;
        elsif ((((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2577_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2568_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2558_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            outpix_0_0_0_0_0_load212_out_o <= r_2_fu_3892_p3;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2389_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            outpix_0_0_0_0_0_load212_out_o <= select_ln1532_fu_3810_p3;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2138_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            outpix_0_0_0_0_0_load212_out_o <= phi_ln1599_fu_3745_p3;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2541_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            outpix_0_0_0_0_0_load212_out_o <= trunc_ln_fu_3649_p3;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2439_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            outpix_0_0_0_0_0_load212_out_o <= tmp_6_fu_3467_p9;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2529_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            outpix_0_0_0_0_0_load212_out_o <= select_ln718_fu_3408_p3;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2170_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            outpix_0_0_0_0_0_load212_out_o <= sext_ln1784_fu_3378_p1;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2165_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            outpix_0_0_0_0_0_load212_out_o <= pix_7_cast_fu_3348_p1;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2158_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            outpix_0_0_0_0_0_load212_out_o <= DPtpgBarSelYuv_601_y_q0;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2153_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            outpix_0_0_0_0_0_load212_out_o <= DPtpgBarSelYuv_709_y_q0;
        else 
            outpix_0_0_0_0_0_load212_out_o <= outpix_0_0_0_0_0_load212_out_i;
        end if; 
    end process;


    outpix_0_0_0_0_0_load212_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter20, ap_block_pp0_stage0_11001, ap_predicate_pred2253_state21, ap_predicate_pred2269_state21, ap_predicate_pred2389_state21, ap_predicate_pred2153_state21, ap_predicate_pred2158_state21, ap_predicate_pred2165_state21, ap_predicate_pred2170_state21, ap_predicate_pred2529_state21, ap_predicate_pred2439_state21, ap_predicate_pred2541_state21, ap_predicate_pred2558_state21, ap_predicate_pred2568_state21, ap_predicate_pred2577_state21, ap_predicate_pred2586_state21, ap_predicate_pred2592_state21, ap_predicate_pred2600_state21, ap_predicate_pred2606_state21, ap_predicate_pred1820_state21, ap_predicate_pred2640_state21, ap_predicate_pred2226_state21, ap_predicate_pred2653_state21, ap_predicate_pred2231_state21, ap_predicate_pred2666_state21, ap_predicate_pred2236_state21, ap_predicate_pred2678_state21, ap_predicate_pred2241_state21, ap_predicate_pred2690_state21, ap_predicate_pred2246_state21, ap_predicate_pred2703_state21, ap_predicate_pred2138_state21, ap_predicate_pred2144_state21, ap_predicate_pred2213_state21)
    begin
        if ((((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2213_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2144_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2138_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2703_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2246_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2690_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2241_state21 
    = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2678_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2236_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2666_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2231_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2653_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2226_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) 
    or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2640_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred1820_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2606_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2600_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2592_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2586_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2577_state21 
    = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2568_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2558_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2541_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2439_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2529_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2170_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) 
    or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2165_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2158_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2153_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2389_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2269_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2253_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            outpix_0_0_0_0_0_load212_out_o_ap_vld <= ap_const_logic_1;
        else 
            outpix_0_0_0_0_0_load212_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    outpix_0_1_0_0_0_load214_out_o_assign_proc : process(ap_enable_reg_pp0_iter20, cond_i235, outpix_0_1_0_0_0_load214_out_i, redYuv_q0, grnYuv_q0, bluYuv_q0, blkYuv_q0, whiYuv_q0, whiYuv_1_q0, blkYuv_1_q0, ap_block_pp0_stage0, b_2_reg_5061_pp0_iter19_reg, g_2_reg_5195, ap_predicate_pred2253_state21, ap_predicate_pred2269_state21, ap_predicate_pred2389_state21, select_ln718_fu_3408_p3, select_ln1540_fu_3816_p3, select_ln1361_fu_4083_p3, select_ln1107_fu_4362_p3, select_ln1079_fu_4393_p3, ap_predicate_pred2153_state21, ap_predicate_pred2158_state21, ap_predicate_pred2165_state21, ap_predicate_pred2170_state21, ap_predicate_pred2529_state21, ap_predicate_pred2439_state21, ap_predicate_pred2541_state21, ap_predicate_pred2558_state21, ap_predicate_pred2568_state21, ap_predicate_pred2577_state21, ap_predicate_pred2586_state21, ap_predicate_pred2592_state21, ap_predicate_pred2600_state21, ap_predicate_pred2606_state21, ap_predicate_pred1820_state21, ap_predicate_pred2640_state21, ap_predicate_pred2226_state21, ap_predicate_pred2653_state21, ap_predicate_pred2231_state21, ap_predicate_pred2666_state21, ap_predicate_pred2236_state21, ap_predicate_pred2678_state21, ap_predicate_pred2241_state21, ap_predicate_pred2690_state21, ap_predicate_pred2246_state21, ap_predicate_pred2703_state21, pix_14_fu_3296_p3, pix_11_fu_3322_p3, pix_8_cast_fu_3352_p1, sext_ln1785_fu_3382_p1, select_ln1660_fu_3488_p3, select_ln1862_fu_3697_p3, phi_ln2_fu_3762_p9, phi_ln1_fu_4035_p9, phi_ln_fu_4127_p9, ap_predicate_pred2138_state21, ap_predicate_pred2144_state21, ap_predicate_pred2213_state21)
    begin
        if (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2253_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            outpix_0_1_0_0_0_load214_out_o <= select_ln1079_fu_4393_p3;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2269_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            outpix_0_1_0_0_0_load214_out_o <= select_ln1107_fu_4362_p3;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2703_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            outpix_0_1_0_0_0_load214_out_o <= cond_i235;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2246_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            outpix_0_1_0_0_0_load214_out_o <= redYuv_q0;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2690_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            outpix_0_1_0_0_0_load214_out_o <= ap_const_lv8_0_7;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2241_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            outpix_0_1_0_0_0_load214_out_o <= grnYuv_q0;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2678_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            outpix_0_1_0_0_0_load214_out_o <= ap_const_lv8_FF_6;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2236_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            outpix_0_1_0_0_0_load214_out_o <= bluYuv_q0;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2666_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            outpix_0_1_0_0_0_load214_out_o <= ap_const_lv8_0_5;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2231_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            outpix_0_1_0_0_0_load214_out_o <= blkYuv_q0;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2653_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            outpix_0_1_0_0_0_load214_out_o <= ap_const_lv8_0_4;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2226_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            outpix_0_1_0_0_0_load214_out_o <= whiYuv_q0;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2640_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            outpix_0_1_0_0_0_load214_out_o <= ap_const_lv8_FF_3;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2213_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            outpix_0_1_0_0_0_load214_out_o <= phi_ln_fu_4127_p9;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred1820_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            outpix_0_1_0_0_0_load214_out_o <= select_ln1361_fu_4083_p3;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2144_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            outpix_0_1_0_0_0_load214_out_o <= phi_ln1_fu_4035_p9;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2606_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            outpix_0_1_0_0_0_load214_out_o <= whiYuv_1_q0;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2600_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            outpix_0_1_0_0_0_load214_out_o <= ap_const_lv8_FF_2;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2592_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            outpix_0_1_0_0_0_load214_out_o <= blkYuv_1_q0;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2586_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            outpix_0_1_0_0_0_load214_out_o <= ap_const_lv8_0_1;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2577_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            outpix_0_1_0_0_0_load214_out_o <= b_2_reg_5061_pp0_iter19_reg;
        elsif ((((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2568_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2558_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            outpix_0_1_0_0_0_load214_out_o <= g_2_reg_5195;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2389_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            outpix_0_1_0_0_0_load214_out_o <= select_ln1540_fu_3816_p3;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2138_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            outpix_0_1_0_0_0_load214_out_o <= phi_ln2_fu_3762_p9;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2541_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            outpix_0_1_0_0_0_load214_out_o <= select_ln1862_fu_3697_p3;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2439_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            outpix_0_1_0_0_0_load214_out_o <= select_ln1660_fu_3488_p3;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2529_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            outpix_0_1_0_0_0_load214_out_o <= select_ln718_fu_3408_p3;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2170_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            outpix_0_1_0_0_0_load214_out_o <= sext_ln1785_fu_3382_p1;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2165_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            outpix_0_1_0_0_0_load214_out_o <= pix_8_cast_fu_3352_p1;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2158_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            outpix_0_1_0_0_0_load214_out_o <= pix_11_fu_3322_p3;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2153_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            outpix_0_1_0_0_0_load214_out_o <= pix_14_fu_3296_p3;
        else 
            outpix_0_1_0_0_0_load214_out_o <= outpix_0_1_0_0_0_load214_out_i;
        end if; 
    end process;


    outpix_0_1_0_0_0_load214_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter20, ap_block_pp0_stage0_11001, ap_predicate_pred2253_state21, ap_predicate_pred2269_state21, ap_predicate_pred2389_state21, ap_predicate_pred2153_state21, ap_predicate_pred2158_state21, ap_predicate_pred2165_state21, ap_predicate_pred2170_state21, ap_predicate_pred2529_state21, ap_predicate_pred2439_state21, ap_predicate_pred2541_state21, ap_predicate_pred2558_state21, ap_predicate_pred2568_state21, ap_predicate_pred2577_state21, ap_predicate_pred2586_state21, ap_predicate_pred2592_state21, ap_predicate_pred2600_state21, ap_predicate_pred2606_state21, ap_predicate_pred1820_state21, ap_predicate_pred2640_state21, ap_predicate_pred2226_state21, ap_predicate_pred2653_state21, ap_predicate_pred2231_state21, ap_predicate_pred2666_state21, ap_predicate_pred2236_state21, ap_predicate_pred2678_state21, ap_predicate_pred2241_state21, ap_predicate_pred2690_state21, ap_predicate_pred2246_state21, ap_predicate_pred2703_state21, ap_predicate_pred2138_state21, ap_predicate_pred2144_state21, ap_predicate_pred2213_state21)
    begin
        if ((((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2213_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2144_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2138_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2703_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2246_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2690_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2241_state21 
    = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2678_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2236_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2666_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2231_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2653_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2226_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) 
    or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2640_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred1820_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2606_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2600_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2592_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2586_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2577_state21 
    = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2568_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2558_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2541_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2439_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2529_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2170_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) 
    or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2165_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2158_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2153_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2389_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2269_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2253_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            outpix_0_1_0_0_0_load214_out_o_ap_vld <= ap_const_logic_1;
        else 
            outpix_0_1_0_0_0_load214_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    outpix_0_2_0_0_0_load216_out_o_assign_proc : process(ap_enable_reg_pp0_iter20, conv2_i_i_i282, conv2_i_i_i268, conv2_i_i_i255, cond_i235, outpix_0_2_0_0_0_load216_out_i, tpgBarSelYuv_v_q0, DPtpgBarSelYuv_601_v_q0, DPtpgBarSelYuv_709_v_q0, ap_block_pp0_stage0, conv2_i_i_i_cast_cast_reg_4753, conv2_i_i_i240_cast_cast_cast_reg_4759, b_2_reg_5061_pp0_iter19_reg, ap_predicate_pred2253_state21, ap_predicate_pred2269_state21, ap_predicate_pred2389_state21, pix_9_cast_fu_3356_p1, sext_ln1786_fu_3386_p1, select_ln718_fu_3408_p3, tmp_2_fu_3433_p9, tmp_1_fu_3671_p3, tpgBarSelRgb_b_load_2_cast_fu_3800_p1, select_ln1540_fu_3816_p3, tpgBarSelRgb_b_load_1_cast_fu_4073_p1, select_ln1361_fu_4083_p3, tpgBarSelRgb_b_load_cast_fu_4165_p1, select_ln1107_fu_4362_p3, select_ln1079_fu_4393_p3, ap_predicate_pred2153_state21, ap_predicate_pred2158_state21, ap_predicate_pred2165_state21, ap_predicate_pred2170_state21, ap_predicate_pred2529_state21, ap_predicate_pred2439_state21, ap_predicate_pred2541_state21, ap_predicate_pred2179_state21, ap_predicate_pred2175_state21, ap_predicate_pred2558_state21, ap_predicate_pred2568_state21, ap_predicate_pred2577_state21, ap_predicate_pred2586_state21, ap_predicate_pred2592_state21, ap_predicate_pred2600_state21, ap_predicate_pred2606_state21, ap_predicate_pred2204_state21, ap_predicate_pred2200_state21, ap_predicate_pred1820_state21, ap_predicate_pred2218_state21, ap_predicate_pred2214_state21, ap_predicate_pred2640_state21, ap_predicate_pred2226_state21, ap_predicate_pred2653_state21, ap_predicate_pred2231_state21, ap_predicate_pred2666_state21, ap_predicate_pred2236_state21, ap_predicate_pred2678_state21, ap_predicate_pred2241_state21, ap_predicate_pred2690_state21, ap_predicate_pred2246_state21, ap_predicate_pred2703_state21)
    begin
        if (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2253_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            outpix_0_2_0_0_0_load216_out_o <= select_ln1079_fu_4393_p3;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2269_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            outpix_0_2_0_0_0_load216_out_o <= select_ln1107_fu_4362_p3;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2703_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            outpix_0_2_0_0_0_load216_out_o <= cond_i235;
        elsif ((((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2246_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2690_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            outpix_0_2_0_0_0_load216_out_o <= conv2_i_i_i_cast_cast_reg_4753;
        elsif ((((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2241_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2678_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            outpix_0_2_0_0_0_load216_out_o <= conv2_i_i_i240_cast_cast_cast_reg_4759;
        elsif ((((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2236_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2666_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            outpix_0_2_0_0_0_load216_out_o <= conv2_i_i_i255;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2214_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            outpix_0_2_0_0_0_load216_out_o <= tpgBarSelRgb_b_load_cast_fu_4165_p1;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred1820_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            outpix_0_2_0_0_0_load216_out_o <= select_ln1361_fu_4083_p3;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2200_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            outpix_0_2_0_0_0_load216_out_o <= tpgBarSelRgb_b_load_1_cast_fu_4073_p1;
        elsif ((((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2226_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2640_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2606_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2600_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            outpix_0_2_0_0_0_load216_out_o <= conv2_i_i_i282;
        elsif ((((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2231_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2653_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2592_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2586_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            outpix_0_2_0_0_0_load216_out_o <= conv2_i_i_i268;
        elsif ((((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2577_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2568_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2558_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            outpix_0_2_0_0_0_load216_out_o <= b_2_reg_5061_pp0_iter19_reg;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2389_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            outpix_0_2_0_0_0_load216_out_o <= select_ln1540_fu_3816_p3;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2175_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            outpix_0_2_0_0_0_load216_out_o <= tpgBarSelRgb_b_load_2_cast_fu_3800_p1;
        elsif ((((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2218_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2204_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2179_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            outpix_0_2_0_0_0_load216_out_o <= tpgBarSelYuv_v_q0;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2541_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            outpix_0_2_0_0_0_load216_out_o <= tmp_1_fu_3671_p3;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2439_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            outpix_0_2_0_0_0_load216_out_o <= tmp_2_fu_3433_p9;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2529_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            outpix_0_2_0_0_0_load216_out_o <= select_ln718_fu_3408_p3;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2170_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            outpix_0_2_0_0_0_load216_out_o <= sext_ln1786_fu_3386_p1;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2165_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            outpix_0_2_0_0_0_load216_out_o <= pix_9_cast_fu_3356_p1;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2158_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            outpix_0_2_0_0_0_load216_out_o <= DPtpgBarSelYuv_601_v_q0;
        elsif (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2153_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            outpix_0_2_0_0_0_load216_out_o <= DPtpgBarSelYuv_709_v_q0;
        else 
            outpix_0_2_0_0_0_load216_out_o <= outpix_0_2_0_0_0_load216_out_i;
        end if; 
    end process;


    outpix_0_2_0_0_0_load216_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter20, ap_block_pp0_stage0_11001, ap_predicate_pred2253_state21, ap_predicate_pred2269_state21, ap_predicate_pred2389_state21, ap_predicate_pred2153_state21, ap_predicate_pred2158_state21, ap_predicate_pred2165_state21, ap_predicate_pred2170_state21, ap_predicate_pred2529_state21, ap_predicate_pred2439_state21, ap_predicate_pred2541_state21, ap_predicate_pred2179_state21, ap_predicate_pred2175_state21, ap_predicate_pred2558_state21, ap_predicate_pred2568_state21, ap_predicate_pred2577_state21, ap_predicate_pred2586_state21, ap_predicate_pred2592_state21, ap_predicate_pred2600_state21, ap_predicate_pred2606_state21, ap_predicate_pred2204_state21, ap_predicate_pred2200_state21, ap_predicate_pred1820_state21, ap_predicate_pred2218_state21, ap_predicate_pred2214_state21, ap_predicate_pred2640_state21, ap_predicate_pred2226_state21, ap_predicate_pred2653_state21, ap_predicate_pred2231_state21, ap_predicate_pred2666_state21, ap_predicate_pred2236_state21, ap_predicate_pred2678_state21, ap_predicate_pred2241_state21, ap_predicate_pred2690_state21, ap_predicate_pred2246_state21, ap_predicate_pred2703_state21)
    begin
        if ((((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2703_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2246_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2690_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2241_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2678_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2236_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2666_state21 
    = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2231_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2653_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2226_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2640_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2214_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2218_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) 
    or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred1820_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2200_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2204_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2606_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2600_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2592_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2586_state21 
    = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2577_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2568_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2558_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2175_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2179_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2541_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) 
    or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2439_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2529_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2170_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2165_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2158_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2153_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2389_state21 
    = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2269_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2253_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            outpix_0_2_0_0_0_load216_out_o_ap_vld <= ap_const_logic_1;
        else 
            outpix_0_2_0_0_0_load216_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    p_0_fu_4457_p4 <= ((outpix_0_2_0_0_0_load216_out_i & outpix_0_1_0_0_0_load214_out_i) & outpix_0_0_0_0_0_load212_out_i);
    patternId_val_read_read_fu_638_p2 <= patternId_val;
    patternId_val_read_reg_4679 <= patternId_val;
    phi_ln1260_fu_4110_p3 <= 
        tpgBarSelRgb_r_load_cast_fu_4106_p1 when (cmp2_i(0) = '1') else 
        tpgBarSelYuv_y_q0;
    phi_ln1418_fu_4018_p3 <= 
        tpgBarSelRgb_r_load_1_cast_fu_4014_p1 when (cmp2_i(0) = '1') else 
        tpgBarSelYuv_y_q0;
    phi_ln1599_fu_3745_p3 <= 
        tpgBarSelRgb_r_load_2_cast_fu_3741_p1 when (cmp2_i(0) = '1') else 
        tpgBarSelYuv_y_q0;
        phi_ln1_fu_4035_p2 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgBarSelRgb_g_q0),8));

    phi_ln1_fu_4035_p7 <= "XXXXXXXX";
    phi_ln1_fu_4035_p8 <= (cmp2_i & or_ln565_1_reg_5236);
        phi_ln2_fu_3762_p2 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgBarSelRgb_g_q0),8));

    phi_ln2_fu_3762_p7 <= "XXXXXXXX";
    phi_ln2_fu_3762_p8 <= (cmp2_i & or_ln565_2_reg_5180);
        phi_ln_fu_4127_p2 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgBarSelRgb_g_q0),8));

    phi_ln_fu_4127_p7 <= "XXXXXXXX";
    phi_ln_fu_4127_p8 <= (cmp2_i & or_ln565_reg_5277);
    pix_11_fu_3322_p3 <= 
        DPtpgBarSelYuv_601_v_q0 when (and_ln1801_fu_3292_p2(0) = '1') else 
        DPtpgBarSelYuv_601_u_q0;
    pix_14_fu_3296_p3 <= 
        DPtpgBarSelYuv_709_v_q0 when (and_ln1801_fu_3292_p2(0) = '1') else 
        DPtpgBarSelYuv_709_u_q0;
        pix_7_cast_fu_3348_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(DPtpgBarSelRgb_CEA_r_q0),8));

        pix_8_cast_fu_3352_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(DPtpgBarSelRgb_CEA_g_q0),8));

        pix_9_cast_fu_3356_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(DPtpgBarSelRgb_CEA_b_q0),8));

    r_1_fu_3884_p3 <= 
        ap_const_lv8_FF when (tmp_20_fu_3868_p3(0) = '1') else 
        trunc_ln5_fu_3875_p4;
    r_2_fu_3892_p3 <= 
        r_reg_4982_pp0_iter19_reg when (cmp2_i(0) = '1') else 
        r_1_fu_3884_p3;
    r_fu_2368_p3 <= 
        ap_const_lv8_FF when (tmp_14_fu_2356_p3(0) = '1') else 
        trunc_ln1281_1_fu_2364_p1;

    rampVal_assign_proc : process(ap_enable_reg_pp0_iter19, rampStart_1, ap_block_pp0_stage0, ap_predicate_pred2273_state20, ap_predicate_pred2279_state20, add_ln1101_fu_3244_p2)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((ap_predicate_pred2279_state20 = ap_const_boolean_1)) then 
                rampVal <= rampStart_1;
            elsif ((ap_predicate_pred2273_state20 = ap_const_boolean_1)) then 
                rampVal <= add_ln1101_fu_3244_p2;
            else 
                rampVal <= "XXXXXXXX";
            end if;
        else 
            rampVal <= "XXXXXXXX";
        end if; 
    end process;

    rampVal_2_flag_1_out <= rampVal_2_flag_1_fu_488;

    rampVal_2_flag_1_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln565_reg_4765_pp0_iter19_reg, ap_loop_exit_ready_pp0_iter20_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter20_reg = ap_const_logic_1) and (icmp_ln565_reg_4765_pp0_iter19_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            rampVal_2_flag_1_out_ap_vld <= ap_const_logic_1;
        else 
            rampVal_2_flag_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    rampVal_2_loc_1_out_o_assign_proc : process(ap_enable_reg_pp0_iter19, rampVal_2_loc_1_out_i, ap_block_pp0_stage0, add_ln1664_fu_2996_p2, ap_predicate_pred2439_state20)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2439_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            rampVal_2_loc_1_out_o <= add_ln1664_fu_2996_p2;
        else 
            rampVal_2_loc_1_out_o <= rampVal_2_loc_1_out_i;
        end if; 
    end process;


    rampVal_2_loc_1_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001, ap_predicate_pred2439_state20)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2439_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            rampVal_2_loc_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            rampVal_2_loc_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    rampVal_2_new_1_out <= std_logic_vector(unsigned(select_ln1629_fu_2985_p3) + unsigned(ap_const_lv16_1));

    rampVal_2_new_1_out_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001, ap_predicate_pred2439_state20)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2439_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            rampVal_2_new_1_out_ap_vld <= ap_const_logic_1;
        else 
            rampVal_2_new_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    rampVal_3_flag_1_out <= rampVal_3_flag_1_fu_496;

    rampVal_3_flag_1_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln565_reg_4765_pp0_iter19_reg, ap_loop_exit_ready_pp0_iter20_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter20_reg = ap_const_logic_1) and (icmp_ln565_reg_4765_pp0_iter19_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            rampVal_3_flag_1_out_ap_vld <= ap_const_logic_1;
        else 
            rampVal_3_flag_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    rampVal_3_loc_1_out_o_assign_proc : process(ap_enable_reg_pp0_iter20, rampVal_3_loc_1_out_i, ap_block_pp0_stage0, zext_ln589_fu_4406_p1, ap_predicate_pred2253_state21)
    begin
        if (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2253_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            rampVal_3_loc_1_out_o <= zext_ln589_fu_4406_p1;
        else 
            rampVal_3_loc_1_out_o <= rampVal_3_loc_1_out_i;
        end if; 
    end process;


    rampVal_3_loc_1_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter20, ap_block_pp0_stage0_11001, ap_predicate_pred2253_state21)
    begin
        if (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2253_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            rampVal_3_loc_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            rampVal_3_loc_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    rampVal_3_new_1_out <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1084_fu_4400_p2),16));

    rampVal_3_new_1_out_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter20, ap_block_pp0_stage0_11001, ap_predicate_pred2253_state21)
    begin
        if (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_predicate_pred2253_state21 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            rampVal_3_new_1_out_ap_vld <= ap_const_logic_1;
        else 
            rampVal_3_new_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    rampVal_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001, ap_predicate_pred2273_state20, ap_predicate_pred2279_state20)
    begin
        if ((((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2279_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2273_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            rampVal_ap_vld <= ap_const_logic_1;
        else 
            rampVal_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    rampVal_loc_1_out_o_assign_proc : process(ap_enable_reg_pp0_iter19, rampVal_loc_1_out_i, ap_block_pp0_stage0, conv2_i_i10_i233_cast_cast_reg_4742, zext_ln1101_fu_3250_p1, ap_predicate_pred2273_state20, ap_predicate_pred2279_state20)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((ap_predicate_pred2279_state20 = ap_const_boolean_1)) then 
                rampVal_loc_1_out_o <= conv2_i_i10_i233_cast_cast_reg_4742;
            elsif ((ap_predicate_pred2273_state20 = ap_const_boolean_1)) then 
                rampVal_loc_1_out_o <= zext_ln1101_fu_3250_p1;
            else 
                rampVal_loc_1_out_o <= rampVal_loc_1_out_i;
            end if;
        else 
            rampVal_loc_1_out_o <= rampVal_loc_1_out_i;
        end if; 
    end process;


    rampVal_loc_1_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001, ap_predicate_pred2273_state20, ap_predicate_pred2279_state20)
    begin
        if ((((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2279_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2273_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            rampVal_loc_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            rampVal_loc_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    redYuv_address0 <= zext_ln1144_fu_3239_p1(2 - 1 downto 0);

    redYuv_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            redYuv_ce0_local <= ap_const_logic_1;
        else 
            redYuv_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    select_ln1072_fu_4387_p3 <= 
        rampStart_1 when (icmp_ln1072_reg_4774_pp0_iter19_reg(0) = '1') else 
        trunc_ln565_1_fu_3288_p1;
    select_ln1079_fu_4393_p3 <= 
        select_ln1072_fu_4387_p3 when (cmp2_i(0) = '1') else 
        ap_const_lv8_80;
    select_ln1107_fu_4362_p3 <= 
        empty_91_fu_4358_p1 when (cmp2_i(0) = '1') else 
        ap_const_lv8_80;
    select_ln1356_fu_3174_p3 <= 
        sub_ln1356_1_fu_3159_p2 when (tmp_27_fu_3137_p3(0) = '1') else 
        trunc_ln1356_2_fu_3165_p4;
    select_ln1361_fu_4083_p3 <= 
        add_ln1359_reg_5246 when (cmp2_i(0) = '1') else 
        ap_const_lv8_80;
    select_ln1532_fu_3810_p3 <= 
        add_i349 when (icmp_ln1072_reg_4774_pp0_iter19_reg(0) = '1') else 
        trunc_ln565_fu_3284_p1;
    select_ln1540_fu_3816_p3 <= 
        select_ln1532_fu_3810_p3 when (cmp2_i(0) = '1') else 
        ap_const_lv8_80;
    select_ln1629_fu_2985_p3 <= 
        ap_const_lv16_0 when (icmp_ln1629_reg_4818_pp0_iter18_reg(0) = '1') else 
        rampVal_2_loc_1_out_i;
    select_ln1660_fu_3488_p3 <= 
        tmp_2_fu_3433_p9 when (and_ln1661_fu_3484_p2(0) = '1') else 
        tmp_5_fu_3450_p9;
    select_ln1862_fu_3697_p3 <= 
        tmp_1_fu_3671_p3 when (and_ln1862_fu_3657_p2(0) = '1') else 
        tmp_11_fu_3689_p3;
    select_ln718_fu_3408_p3 <= 
        ap_const_lv8_FF when (trunc_ln565_9_reg_4780_pp0_iter19_reg(0) = '1') else 
        ap_const_lv8_0;
        sext_ln1304_1_fu_2832_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_4524_p3),17));

        sext_ln1600_fu_3014_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgCheckerBoardArray_q0),3));

        sext_ln1784_fu_3378_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(DPtpgBarSelRgb_VESA_r_q0),8));

        sext_ln1785_fu_3382_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(DPtpgBarSelRgb_VESA_g_q0),8));

        sext_ln1786_fu_3386_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(DPtpgBarSelRgb_VESA_b_q0),8));

    shl_ln1_fu_2669_p3 <= (r_reg_4982_pp0_iter16_reg & ap_const_lv7_0);
    shl_ln2_fu_2885_p3 <= (trunc_ln1415_fu_2881_p1 & ap_const_lv3_0);
    shl_ln3_fu_2764_p3 <= (trunc_ln1778_fu_2760_p1 & ap_const_lv3_0);
    shl_ln_fu_3048_p3 <= (b_reg_4993_pp0_iter18_reg & ap_const_lv7_0);
    sub_ln1256_fu_1947_p2 <= std_logic_vector(unsigned(add_ln1252_fu_1941_p2) - unsigned(barWidth));
    sub_ln1356_1_fu_3159_p2 <= std_logic_vector(unsigned(ap_const_lv8_0) - unsigned(trunc_ln1356_1_fu_3149_p4));
    sub_ln1356_fu_3144_p2 <= std_logic_vector(unsigned(ap_const_lv27_0) - unsigned(trunc_ln1356_reg_5080));
    sub_ln1411_fu_1873_p2 <= std_logic_vector(unsigned(xCount_0) - unsigned(barWidthMinSamples));
    sub_ln1490_fu_2027_p2 <= std_logic_vector(unsigned(xCount_4_0) - unsigned(grp_reg_ap_uint_10_s_fu_1988_ap_return));
    sub_ln1592_fu_1703_p2 <= std_logic_vector(unsigned(xCount_3_0) - unsigned(barWidthMinSamples));
    tBarSel_fu_2815_p2 <= (trunc_ln1596_fu_2811_p1 or tmp_12_fu_2799_p3);
    tmp_10_fu_3679_p4 <= gSerie(27 downto 21);
    tmp_11_fu_3689_p3 <= (xor_ln1846_fu_3589_p2 & tmp_10_fu_3679_p4);
    tmp_12_fu_2799_p3 <= (empty_92_fu_2795_p1 & ap_const_lv4_0);
    tmp_14_fu_2356_p3 <= add_ln1281_fu_2351_p2(8 downto 8);
    tmp_17_fu_2381_p3 <= add_ln1285_fu_2376_p2(8 downto 8);
    tmp_19_fu_2406_p3 <= add_ln1289_fu_2401_p2(8 downto 8);
    tmp_1_fu_3671_p3 <= (xor_ln1853_fu_3625_p2 & tmp_9_fu_3661_p4);
    tmp_20_fu_3868_p3 <= grp_fu_4550_p3(16 downto 16);
    tmp_21_fu_3068_p3 <= add_ln1303_2_fu_3062_p2(16 downto 16);
    tmp_22_fu_2845_p3 <= add_ln1304_2_fu_2839_p2(16 downto 16);
    tmp_23_fu_3535_p3 <= rSerie(3 downto 3);
    tmp_24_fu_3571_p3 <= gSerie(3 downto 3);
    tmp_25_fu_3607_p3 <= bSerie(3 downto 3);
    tmp_26_fu_2992_p1 <= select_ln1629_fu_2985_p3(8 - 1 downto 0);
    tmp_27_fu_3137_p3 <= mul_ln1356_reg_5074(27 downto 27);
        tmp_3_fu_2299_p2 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgSinTableArray_9bit_0_q1),9));

        tmp_3_fu_2299_p4 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgSinTableArray_9bit_1_q1),9));

    tmp_3_fu_2299_p7 <= "XXXXXXXXX";
    tmp_3_fu_2299_p8 <= grp_fu_1739_p2(2 - 1 downto 0);
        tmp_4_fu_2331_p2 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgSinTableArray_9bit_0_q0),9));

        tmp_4_fu_2331_p4 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgSinTableArray_9bit_1_q0),9));

    tmp_4_fu_2331_p7 <= "XXXXXXXXX";
    tmp_4_fu_2331_p8 <= grp_fu_1745_p2(2 - 1 downto 0);
    tmp_8_fu_3639_p4 <= rSerie(27 downto 21);
    tmp_9_fu_3661_p4 <= bSerie(27 downto 21);
        tmp_fu_2267_p2 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgSinTableArray_9bit_0_q2),9));

        tmp_fu_2267_p4 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgSinTableArray_9bit_1_q2),9));

    tmp_fu_2267_p7 <= "XXXXXXXXX";
    tmp_fu_2267_p8 <= grp_fu_1733_p2(2 - 1 downto 0);

    tpgBarSelRgb_b_address0_local_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0, zext_ln1600_1_fu_3018_p1, ap_predicate_pred2175_state20, zext_ln1419_1_fu_3110_p1, ap_predicate_pred2200_state20, zext_ln1260_fu_3192_p1, ap_predicate_pred2214_state20)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((ap_predicate_pred2214_state20 = ap_const_boolean_1)) then 
                tpgBarSelRgb_b_address0_local <= zext_ln1260_fu_3192_p1(3 - 1 downto 0);
            elsif ((ap_predicate_pred2200_state20 = ap_const_boolean_1)) then 
                tpgBarSelRgb_b_address0_local <= zext_ln1419_1_fu_3110_p1(3 - 1 downto 0);
            elsif ((ap_predicate_pred2175_state20 = ap_const_boolean_1)) then 
                tpgBarSelRgb_b_address0_local <= zext_ln1600_1_fu_3018_p1(3 - 1 downto 0);
            else 
                tpgBarSelRgb_b_address0_local <= "XXX";
            end if;
        else 
            tpgBarSelRgb_b_address0_local <= "XXX";
        end if; 
    end process;


    tpgBarSelRgb_b_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001, ap_predicate_pred2175_state20, ap_predicate_pred2200_state20, ap_predicate_pred2214_state20)
    begin
        if ((((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2214_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2200_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2175_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            tpgBarSelRgb_b_ce0_local <= ap_const_logic_1;
        else 
            tpgBarSelRgb_b_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

        tpgBarSelRgb_b_load_1_cast_fu_4073_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgBarSelRgb_b_q0),8));

        tpgBarSelRgb_b_load_2_cast_fu_3800_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgBarSelRgb_b_q0),8));

        tpgBarSelRgb_b_load_cast_fu_4165_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgBarSelRgb_b_q0),8));


    tpgBarSelRgb_g_address0_local_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0, zext_ln1600_1_fu_3018_p1, ap_predicate_pred2138_state20, zext_ln1419_1_fu_3110_p1, ap_predicate_pred2144_state20, zext_ln1260_fu_3192_p1, ap_predicate_pred2213_state20)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((ap_predicate_pred2213_state20 = ap_const_boolean_1)) then 
                tpgBarSelRgb_g_address0_local <= zext_ln1260_fu_3192_p1(3 - 1 downto 0);
            elsif ((ap_predicate_pred2144_state20 = ap_const_boolean_1)) then 
                tpgBarSelRgb_g_address0_local <= zext_ln1419_1_fu_3110_p1(3 - 1 downto 0);
            elsif ((ap_predicate_pred2138_state20 = ap_const_boolean_1)) then 
                tpgBarSelRgb_g_address0_local <= zext_ln1600_1_fu_3018_p1(3 - 1 downto 0);
            else 
                tpgBarSelRgb_g_address0_local <= "XXX";
            end if;
        else 
            tpgBarSelRgb_g_address0_local <= "XXX";
        end if; 
    end process;


    tpgBarSelRgb_g_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001, ap_predicate_pred2138_state20, ap_predicate_pred2144_state20, ap_predicate_pred2213_state20)
    begin
        if ((((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2213_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2144_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2138_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            tpgBarSelRgb_g_ce0_local <= ap_const_logic_1;
        else 
            tpgBarSelRgb_g_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    tpgBarSelRgb_r_address0_local_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0, zext_ln1600_1_fu_3018_p1, ap_predicate_pred2175_state20, zext_ln1419_1_fu_3110_p1, ap_predicate_pred2200_state20, zext_ln1260_fu_3192_p1, ap_predicate_pred2214_state20)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((ap_predicate_pred2214_state20 = ap_const_boolean_1)) then 
                tpgBarSelRgb_r_address0_local <= zext_ln1260_fu_3192_p1(3 - 1 downto 0);
            elsif ((ap_predicate_pred2200_state20 = ap_const_boolean_1)) then 
                tpgBarSelRgb_r_address0_local <= zext_ln1419_1_fu_3110_p1(3 - 1 downto 0);
            elsif ((ap_predicate_pred2175_state20 = ap_const_boolean_1)) then 
                tpgBarSelRgb_r_address0_local <= zext_ln1600_1_fu_3018_p1(3 - 1 downto 0);
            else 
                tpgBarSelRgb_r_address0_local <= "XXX";
            end if;
        else 
            tpgBarSelRgb_r_address0_local <= "XXX";
        end if; 
    end process;


    tpgBarSelRgb_r_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001, ap_predicate_pred2175_state20, ap_predicate_pred2200_state20, ap_predicate_pred2214_state20)
    begin
        if ((((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2214_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2200_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2175_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            tpgBarSelRgb_r_ce0_local <= ap_const_logic_1;
        else 
            tpgBarSelRgb_r_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

        tpgBarSelRgb_r_load_1_cast_fu_4014_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgBarSelRgb_r_q0),8));

        tpgBarSelRgb_r_load_2_cast_fu_3741_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgBarSelRgb_r_q0),8));

        tpgBarSelRgb_r_load_cast_fu_4106_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tpgBarSelRgb_r_q0),8));


    tpgBarSelYuv_u_address0_local_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0, zext_ln1600_1_fu_3018_p1, ap_predicate_pred2138_state20, zext_ln1419_1_fu_3110_p1, ap_predicate_pred2144_state20, zext_ln1260_fu_3192_p1, ap_predicate_pred2213_state20)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((ap_predicate_pred2213_state20 = ap_const_boolean_1)) then 
                tpgBarSelYuv_u_address0_local <= zext_ln1260_fu_3192_p1(3 - 1 downto 0);
            elsif ((ap_predicate_pred2144_state20 = ap_const_boolean_1)) then 
                tpgBarSelYuv_u_address0_local <= zext_ln1419_1_fu_3110_p1(3 - 1 downto 0);
            elsif ((ap_predicate_pred2138_state20 = ap_const_boolean_1)) then 
                tpgBarSelYuv_u_address0_local <= zext_ln1600_1_fu_3018_p1(3 - 1 downto 0);
            else 
                tpgBarSelYuv_u_address0_local <= "XXX";
            end if;
        else 
            tpgBarSelYuv_u_address0_local <= "XXX";
        end if; 
    end process;


    tpgBarSelYuv_u_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001, ap_predicate_pred2138_state20, ap_predicate_pred2144_state20, ap_predicate_pred2213_state20)
    begin
        if ((((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2213_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2144_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2138_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            tpgBarSelYuv_u_ce0_local <= ap_const_logic_1;
        else 
            tpgBarSelYuv_u_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    tpgBarSelYuv_v_address0_local_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0, zext_ln1600_1_fu_3018_p1, ap_predicate_pred2138_state20, zext_ln1419_1_fu_3110_p1, ap_predicate_pred2144_state20, zext_ln1260_fu_3192_p1, ap_predicate_pred2213_state20)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((ap_predicate_pred2213_state20 = ap_const_boolean_1)) then 
                tpgBarSelYuv_v_address0_local <= zext_ln1260_fu_3192_p1(3 - 1 downto 0);
            elsif ((ap_predicate_pred2144_state20 = ap_const_boolean_1)) then 
                tpgBarSelYuv_v_address0_local <= zext_ln1419_1_fu_3110_p1(3 - 1 downto 0);
            elsif ((ap_predicate_pred2138_state20 = ap_const_boolean_1)) then 
                tpgBarSelYuv_v_address0_local <= zext_ln1600_1_fu_3018_p1(3 - 1 downto 0);
            else 
                tpgBarSelYuv_v_address0_local <= "XXX";
            end if;
        else 
            tpgBarSelYuv_v_address0_local <= "XXX";
        end if; 
    end process;


    tpgBarSelYuv_v_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001, ap_predicate_pred2138_state20, ap_predicate_pred2144_state20, ap_predicate_pred2213_state20)
    begin
        if ((((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2213_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2144_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2138_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            tpgBarSelYuv_v_ce0_local <= ap_const_logic_1;
        else 
            tpgBarSelYuv_v_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    tpgBarSelYuv_y_address0_local_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0, zext_ln1600_1_fu_3018_p1, ap_predicate_pred2179_state20, zext_ln1419_1_fu_3110_p1, ap_predicate_pred2204_state20, zext_ln1260_fu_3192_p1, ap_predicate_pred2218_state20)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((ap_predicate_pred2218_state20 = ap_const_boolean_1)) then 
                tpgBarSelYuv_y_address0_local <= zext_ln1260_fu_3192_p1(3 - 1 downto 0);
            elsif ((ap_predicate_pred2204_state20 = ap_const_boolean_1)) then 
                tpgBarSelYuv_y_address0_local <= zext_ln1419_1_fu_3110_p1(3 - 1 downto 0);
            elsif ((ap_predicate_pred2179_state20 = ap_const_boolean_1)) then 
                tpgBarSelYuv_y_address0_local <= zext_ln1600_1_fu_3018_p1(3 - 1 downto 0);
            else 
                tpgBarSelYuv_y_address0_local <= "XXX";
            end if;
        else 
            tpgBarSelYuv_y_address0_local <= "XXX";
        end if; 
    end process;


    tpgBarSelYuv_y_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001, ap_predicate_pred2179_state20, ap_predicate_pred2204_state20, ap_predicate_pred2218_state20)
    begin
        if ((((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2218_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2204_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_predicate_pred2179_state20 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            tpgBarSelYuv_y_ce0_local <= ap_const_logic_1;
        else 
            tpgBarSelYuv_y_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    tpgCheckerBoardArray_address0 <= zext_ln1600_fu_2821_p1(5 - 1 downto 0);

    tpgCheckerBoardArray_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter18, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgCheckerBoardArray_ce0_local <= ap_const_logic_1;
        else 
            tpgCheckerBoardArray_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    tpgSinTableArray_9bit_0_address0 <= zext_ln1289_fu_2249_p1(10 - 1 downto 0);
    tpgSinTableArray_9bit_0_address1 <= zext_ln1285_fu_2243_p1(10 - 1 downto 0);
    tpgSinTableArray_9bit_0_address2 <= zext_ln1281_fu_2237_p1(10 - 1 downto 0);

    tpgSinTableArray_9bit_0_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgSinTableArray_9bit_0_ce0_local <= ap_const_logic_1;
        else 
            tpgSinTableArray_9bit_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    tpgSinTableArray_9bit_0_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgSinTableArray_9bit_0_ce1_local <= ap_const_logic_1;
        else 
            tpgSinTableArray_9bit_0_ce1_local <= ap_const_logic_0;
        end if; 
    end process;


    tpgSinTableArray_9bit_0_ce2_local_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgSinTableArray_9bit_0_ce2_local <= ap_const_logic_1;
        else 
            tpgSinTableArray_9bit_0_ce2_local <= ap_const_logic_0;
        end if; 
    end process;

    tpgSinTableArray_9bit_1_address0 <= zext_ln1289_fu_2249_p1(10 - 1 downto 0);
    tpgSinTableArray_9bit_1_address1 <= zext_ln1285_fu_2243_p1(10 - 1 downto 0);
    tpgSinTableArray_9bit_1_address2 <= zext_ln1281_fu_2237_p1(10 - 1 downto 0);

    tpgSinTableArray_9bit_1_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgSinTableArray_9bit_1_ce0_local <= ap_const_logic_1;
        else 
            tpgSinTableArray_9bit_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    tpgSinTableArray_9bit_1_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgSinTableArray_9bit_1_ce1_local <= ap_const_logic_1;
        else 
            tpgSinTableArray_9bit_1_ce1_local <= ap_const_logic_0;
        end if; 
    end process;


    tpgSinTableArray_9bit_1_ce2_local_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgSinTableArray_9bit_1_ce2_local <= ap_const_logic_1;
        else 
            tpgSinTableArray_9bit_1_ce2_local <= ap_const_logic_0;
        end if; 
    end process;

    tpgSinTableArray_9bit_2_address0 <= zext_ln1289_fu_2249_p1(10 - 1 downto 0);
    tpgSinTableArray_9bit_2_address1 <= zext_ln1285_fu_2243_p1(10 - 1 downto 0);
    tpgSinTableArray_9bit_2_address2 <= zext_ln1281_fu_2237_p1(10 - 1 downto 0);

    tpgSinTableArray_9bit_2_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgSinTableArray_9bit_2_ce0_local <= ap_const_logic_1;
        else 
            tpgSinTableArray_9bit_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    tpgSinTableArray_9bit_2_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgSinTableArray_9bit_2_ce1_local <= ap_const_logic_1;
        else 
            tpgSinTableArray_9bit_2_ce1_local <= ap_const_logic_0;
        end if; 
    end process;


    tpgSinTableArray_9bit_2_ce2_local_assign_proc : process(ap_enable_reg_pp0_iter13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgSinTableArray_9bit_2_ce2_local <= ap_const_logic_1;
        else 
            tpgSinTableArray_9bit_2_ce2_local <= ap_const_logic_0;
        end if; 
    end process;

    tpgSinTableArray_address0 <= zext_ln1355_fu_2438_p1(11 - 1 downto 0);

    tpgSinTableArray_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter16, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgSinTableArray_ce0_local <= ap_const_logic_1;
        else 
            tpgSinTableArray_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    tpgTartanBarArray_address0 <= zext_ln1419_fu_2907_p1(6 - 1 downto 0);

    tpgTartanBarArray_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter18, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tpgTartanBarArray_ce0_local <= ap_const_logic_1;
        else 
            tpgTartanBarArray_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    trunc_ln1281_1_fu_2364_p1 <= add_ln1281_fu_2351_p2(8 - 1 downto 0);
    trunc_ln1285_1_fu_2389_p1 <= add_ln1285_fu_2376_p2(8 - 1 downto 0);
    trunc_ln1289_1_fu_2414_p1 <= add_ln1289_fu_2401_p2(8 - 1 downto 0);
    trunc_ln1356_1_fu_3149_p4 <= sub_ln1356_fu_3144_p2(26 downto 19);
    trunc_ln1356_2_fu_3165_p4 <= mul_ln1356_reg_5074(26 downto 19);
    trunc_ln1356_fu_2921_p1 <= mul_ln1356_fu_2915_p2(27 - 1 downto 0);
    trunc_ln1415_1_fu_2897_p1 <= hBarSel_0_loc_1_out_i(6 - 1 downto 0);
    trunc_ln1415_fu_2881_p1 <= vBarSel_loc_1_out_i(3 - 1 downto 0);
    trunc_ln1596_fu_2811_p1 <= hBarSel_3_0_loc_1_out_i(5 - 1 downto 0);
    trunc_ln1768_fu_2520_p1 <= xCount_5_0(6 - 1 downto 0);
    trunc_ln1778_1_fu_2776_p1 <= hBarSel_5_0_loc_1_out_i(4 - 1 downto 0);
    trunc_ln1778_fu_2760_p1 <= vBarSel_3_loc_1_out_i(1 - 1 downto 0);
    trunc_ln1838_fu_3531_p1 <= rSerie(1 - 1 downto 0);
    trunc_ln1845_fu_3567_p1 <= gSerie(1 - 1 downto 0);
    trunc_ln1852_fu_3603_p1 <= bSerie(1 - 1 downto 0);
    trunc_ln565_10_fu_1559_p1 <= ap_sig_allocacmp_x_4(8 - 1 downto 0);
    trunc_ln565_11_fu_1563_p1 <= ap_sig_allocacmp_x_4(11 - 1 downto 0);
    trunc_ln565_1_fu_3288_p1 <= rampVal_3_loc_1_out_i(8 - 1 downto 0);
    trunc_ln565_2_fu_2462_p1 <= hBarSel_5_0_loc_1_out_i(3 - 1 downto 0);
    trunc_ln565_3_fu_2466_p1 <= hBarSel_3_0_loc_1_out_i(3 - 1 downto 0);
    trunc_ln565_4_fu_2470_p1 <= hBarSel_0_loc_1_out_i(3 - 1 downto 0);
    trunc_ln565_5_fu_2474_p1 <= vBarSel_3_loc_1_out_i(1 - 1 downto 0);
    trunc_ln565_6_fu_2478_p1 <= vBarSel_loc_1_out_i(3 - 1 downto 0);
    trunc_ln565_7_fu_2752_p1 <= hBarSel_4_0_loc_1_out_i(3 - 1 downto 0);
    trunc_ln565_8_fu_2961_p1 <= rampVal_loc_1_out_i(8 - 1 downto 0);
    trunc_ln565_9_fu_1555_p1 <= ap_sig_allocacmp_x_4(1 - 1 downto 0);
    trunc_ln565_fu_3284_p1 <= hdata_loc_1_out_i(8 - 1 downto 0);
    trunc_ln5_fu_3875_p4 <= grp_fu_4550_p3(15 downto 8);
    trunc_ln6_fu_3076_p4 <= add_ln1303_2_fu_3062_p2(15 downto 8);
    trunc_ln7_fu_2853_p4 <= add_ln1304_3_fu_2835_p2(15 downto 8);
    trunc_ln_fu_3649_p3 <= (xor_ln1839_fu_3553_p2 & tmp_8_fu_3639_p4);

    vBarSel_assign_proc : process(ap_enable_reg_pp0_iter17, ap_block_pp0_stage0, ap_predicate_pred2351_state18, ap_predicate_pred2357_state18, add_ln1393_fu_2680_p2)
    begin
        if (((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((ap_predicate_pred2357_state18 = ap_const_boolean_1)) then 
                vBarSel <= ap_const_lv3_0;
            elsif ((ap_predicate_pred2351_state18 = ap_const_boolean_1)) then 
                vBarSel <= add_ln1393_fu_2680_p2;
            else 
                vBarSel <= "XXX";
            end if;
        else 
            vBarSel <= "XXX";
        end if; 
    end process;


    vBarSel_1_assign_proc : process(ap_enable_reg_pp0_iter17, ap_block_pp0_stage0, ap_predicate_pred2458_state18, ap_predicate_pred2464_state18, xor_ln1758_fu_2482_p2)
    begin
        if (((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((ap_predicate_pred2464_state18 = ap_const_boolean_1)) then 
                vBarSel_1 <= ap_const_lv1_0;
            elsif ((ap_predicate_pred2458_state18 = ap_const_boolean_1)) then 
                vBarSel_1 <= xor_ln1758_fu_2482_p2;
            else 
                vBarSel_1 <= "X";
            end if;
        else 
            vBarSel_1 <= "X";
        end if; 
    end process;


    vBarSel_1_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter17, ap_block_pp0_stage0_11001, ap_predicate_pred2458_state18, ap_predicate_pred2464_state18)
    begin
        if ((((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_predicate_pred2464_state18 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_predicate_pred2458_state18 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            vBarSel_1_ap_vld <= ap_const_logic_1;
        else 
            vBarSel_1_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    vBarSel_2_assign_proc : process(ap_enable_reg_pp0_iter17, ap_block_pp0_stage0, add_ln1575_fu_2602_p2, ap_predicate_pred2403_state18, ap_predicate_pred2409_state18)
    begin
        if (((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((ap_predicate_pred2409_state18 = ap_const_boolean_1)) then 
                vBarSel_2 <= ap_const_lv8_0;
            elsif ((ap_predicate_pred2403_state18 = ap_const_boolean_1)) then 
                vBarSel_2 <= add_ln1575_fu_2602_p2;
            else 
                vBarSel_2 <= "XXXXXXXX";
            end if;
        else 
            vBarSel_2 <= "XXXXXXXX";
        end if; 
    end process;


    vBarSel_2_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter17, ap_block_pp0_stage0_11001, ap_predicate_pred2403_state18, ap_predicate_pred2409_state18)
    begin
        if ((((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_predicate_pred2409_state18 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_predicate_pred2403_state18 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            vBarSel_2_ap_vld <= ap_const_logic_1;
        else 
            vBarSel_2_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    vBarSel_2_loc_1_out_o_assign_proc : process(ap_enable_reg_pp0_iter17, vBarSel_2_loc_1_out_i, ap_block_pp0_stage0, add_ln1575_fu_2602_p2, ap_predicate_pred2403_state18, ap_predicate_pred2409_state18)
    begin
        if (((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((ap_predicate_pred2409_state18 = ap_const_boolean_1)) then 
                vBarSel_2_loc_1_out_o <= ap_const_lv8_0;
            elsif ((ap_predicate_pred2403_state18 = ap_const_boolean_1)) then 
                vBarSel_2_loc_1_out_o <= add_ln1575_fu_2602_p2;
            else 
                vBarSel_2_loc_1_out_o <= vBarSel_2_loc_1_out_i;
            end if;
        else 
            vBarSel_2_loc_1_out_o <= vBarSel_2_loc_1_out_i;
        end if; 
    end process;


    vBarSel_2_loc_1_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter17, ap_block_pp0_stage0_11001, ap_predicate_pred2403_state18, ap_predicate_pred2409_state18)
    begin
        if ((((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_predicate_pred2409_state18 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_predicate_pred2403_state18 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            vBarSel_2_loc_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            vBarSel_2_loc_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    vBarSel_3_loc_1_out_o_assign_proc : process(ap_enable_reg_pp0_iter17, vBarSel_3_loc_1_out_i, ap_block_pp0_stage0, zext_ln1758_fu_2488_p1, ap_predicate_pred2458_state18, ap_predicate_pred2464_state18)
    begin
        if (((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((ap_predicate_pred2464_state18 = ap_const_boolean_1)) then 
                vBarSel_3_loc_1_out_o <= ap_const_lv8_0;
            elsif ((ap_predicate_pred2458_state18 = ap_const_boolean_1)) then 
                vBarSel_3_loc_1_out_o <= zext_ln1758_fu_2488_p1;
            else 
                vBarSel_3_loc_1_out_o <= vBarSel_3_loc_1_out_i;
            end if;
        else 
            vBarSel_3_loc_1_out_o <= vBarSel_3_loc_1_out_i;
        end if; 
    end process;


    vBarSel_3_loc_1_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter17, ap_block_pp0_stage0_11001, ap_predicate_pred2458_state18, ap_predicate_pred2464_state18)
    begin
        if ((((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_predicate_pred2464_state18 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_predicate_pred2458_state18 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            vBarSel_3_loc_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            vBarSel_3_loc_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    vBarSel_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter17, ap_block_pp0_stage0_11001, ap_predicate_pred2351_state18, ap_predicate_pred2357_state18)
    begin
        if ((((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_predicate_pred2357_state18 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_predicate_pred2351_state18 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            vBarSel_ap_vld <= ap_const_logic_1;
        else 
            vBarSel_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    vBarSel_loc_1_out_o_assign_proc : process(ap_enable_reg_pp0_iter17, vBarSel_loc_1_out_i, ap_block_pp0_stage0, zext_ln1393_fu_2686_p1, ap_predicate_pred2351_state18, ap_predicate_pred2357_state18)
    begin
        if (((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((ap_predicate_pred2357_state18 = ap_const_boolean_1)) then 
                vBarSel_loc_1_out_o <= ap_const_lv8_0;
            elsif ((ap_predicate_pred2351_state18 = ap_const_boolean_1)) then 
                vBarSel_loc_1_out_o <= zext_ln1393_fu_2686_p1;
            else 
                vBarSel_loc_1_out_o <= vBarSel_loc_1_out_i;
            end if;
        else 
            vBarSel_loc_1_out_o <= vBarSel_loc_1_out_i;
        end if; 
    end process;


    vBarSel_loc_1_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter17, ap_block_pp0_stage0_11001, ap_predicate_pred2351_state18, ap_predicate_pred2357_state18)
    begin
        if ((((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_predicate_pred2357_state18 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_predicate_pred2351_state18 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            vBarSel_loc_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            vBarSel_loc_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    whiYuv_1_address0 <= zext_ln1504_fu_3105_p1(2 - 1 downto 0);

    whiYuv_1_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            whiYuv_1_ce0_local <= ap_const_logic_1;
        else 
            whiYuv_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    whiYuv_address0 <= zext_ln1228_fu_3219_p1(2 - 1 downto 0);

    whiYuv_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            whiYuv_ce0_local <= ap_const_logic_1;
        else 
            whiYuv_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    xor_ln1758_fu_2482_p2 <= (trunc_ln565_5_fu_2474_p1 xor ap_const_lv1_1);
    xor_ln1839_fu_3553_p2 <= (trunc_ln1838_fu_3531_p1 xor tmp_23_fu_3535_p3);
    xor_ln1846_fu_3589_p2 <= (trunc_ln1845_fu_3567_p1 xor tmp_24_fu_3571_p3);
    xor_ln1853_fu_3625_p2 <= (trunc_ln1852_fu_3603_p1 xor tmp_25_fu_3607_p3);
    xor_ln565_1_fu_3120_p2 <= (trunc_ln565_9_reg_4780_pp0_iter18_reg xor ap_const_lv1_1);
    xor_ln565_2_fu_3028_p2 <= (trunc_ln565_9_reg_4780_pp0_iter18_reg xor ap_const_lv1_1);
    xor_ln565_fu_3202_p2 <= (trunc_ln565_9_reg_4780_pp0_iter18_reg xor ap_const_lv1_1);
    zext_ln1101_fu_3250_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1101_fu_3244_p2),16));
    zext_ln1144_fu_3239_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter19_phi_ln1144_reg_1434),64));
    zext_ln1165_fu_3234_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter19_phi_ln1165_reg_1423),64));
    zext_ln1186_fu_3229_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter19_phi_ln1186_reg_1412),64));
    zext_ln1207_fu_3224_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter19_phi_ln1207_reg_1401),64));
    zext_ln1228_fu_3219_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter19_phi_ln1228_reg_1390),64));
    zext_ln1250_fu_1925_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xBar_0),12));
    zext_ln1257_fu_2931_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1257_fu_2925_p2),8));
    zext_ln1260_fu_3192_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(hBarSel_4_0_loc_1_out_i),64));
    zext_ln1281_fu_2237_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_13_reg_4907),64));
    zext_ln1285_fu_2243_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_15_reg_4912),64));
    zext_ln1289_fu_2249_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_18_reg_4917),64));
    zext_ln1302_1_fu_2430_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(g_fu_2393_p3),16));
    zext_ln1302_fu_2426_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_fu_2368_p3),15));
    zext_ln1303_1_fu_3059_p0 <= grp_fu_4542_p3;
    zext_ln1303_1_fu_3059_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln1303_1_fu_3059_p0),17));
    zext_ln1303_fu_3055_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln_fu_3048_p3),17));
    zext_ln1304_1_fu_2829_p0 <= grp_fu_4514_p3;
    zext_ln1304_1_fu_2829_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln1304_1_fu_2829_p0),17));
    zext_ln1347_fu_1545_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_x_4),17));
    zext_ln1355_fu_2438_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln3_reg_4902_pp0_iter15_reg),64));
    zext_ln1386_fu_1823_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(yCount),11));
    zext_ln1393_fu_2686_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1393_fu_2680_p2),8));
    zext_ln1412_fu_2720_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1412_fu_2714_p2),8));
    zext_ln1419_1_fu_3110_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tpgTartanBarArray_q0),64));
    zext_ln1419_fu_2907_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln1415_fu_2901_p2),64));
    zext_ln1454_fu_1761_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(yCount_2),11));
    zext_ln1504_fu_3105_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter19_phi_ln1504_reg_1379),64));
    zext_ln1519_fu_3100_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter19_phi_ln1519_reg_1368),64));
    zext_ln1568_fu_1653_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(yCount_3),11));
    zext_ln1593_fu_2638_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1593_fu_2632_p2),8));
    zext_ln1600_1_fu_3018_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln1600_fu_3014_p1),64));
    zext_ln1600_fu_2821_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tBarSel_fu_2815_p2),64));
    zext_ln1758_fu_2488_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xor_ln1758_fu_2482_p2),8));
    zext_ln1770_fu_2570_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1770_fu_2564_p2),10));
    zext_ln1775_fu_2548_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1775_fu_2542_p2),8));
    zext_ln1784_1_fu_2965_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(DPtpgBarArray_q0),64));
    zext_ln1784_fu_2786_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln1778_fu_2780_p2),64));
    zext_ln589_fu_4406_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1084_fu_4400_p2),16));
    zext_ln693_fu_3829_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1545_fu_3823_p2),16));

    zonePlateVAddr_assign_proc : process(ap_enable_reg_pp0_iter5, shl_i, ap_block_pp0_stage0, add_ln1341_fu_2118_p2, ap_predicate_pred2323_state6, ap_predicate_pred2329_state6)
    begin
        if (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((ap_predicate_pred2329_state6 = ap_const_boolean_1)) then 
                zonePlateVAddr <= shl_i;
            elsif ((ap_predicate_pred2323_state6 = ap_const_boolean_1)) then 
                zonePlateVAddr <= add_ln1341_fu_2118_p2;
            else 
                zonePlateVAddr <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            zonePlateVAddr <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    zonePlateVAddr_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001, ap_predicate_pred2323_state6, ap_predicate_pred2329_state6)
    begin
        if ((((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_predicate_pred2329_state6 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_predicate_pred2323_state6 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            zonePlateVAddr_ap_vld <= ap_const_logic_1;
        else 
            zonePlateVAddr_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    zonePlateVAddr_loc_1_out_o_assign_proc : process(ap_enable_reg_pp0_iter5, shl_i, zonePlateVAddr_loc_1_out_i, ap_block_pp0_stage0, add_ln1341_fu_2118_p2, ap_predicate_pred2323_state6, ap_predicate_pred2329_state6)
    begin
        if (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then
            if ((ap_predicate_pred2329_state6 = ap_const_boolean_1)) then 
                zonePlateVAddr_loc_1_out_o <= shl_i;
            elsif ((ap_predicate_pred2323_state6 = ap_const_boolean_1)) then 
                zonePlateVAddr_loc_1_out_o <= add_ln1341_fu_2118_p2;
            else 
                zonePlateVAddr_loc_1_out_o <= zonePlateVAddr_loc_1_out_i;
            end if;
        else 
            zonePlateVAddr_loc_1_out_o <= zonePlateVAddr_loc_1_out_i;
        end if; 
    end process;


    zonePlateVAddr_loc_1_out_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001, ap_predicate_pred2323_state6, ap_predicate_pred2329_state6)
    begin
        if ((((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_predicate_pred2329_state6 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_predicate_pred2323_state6 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            zonePlateVAddr_loc_1_out_o_ap_vld <= ap_const_logic_1;
        else 
            zonePlateVAddr_loc_1_out_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

end behav;
