// Seed: 2241795285
module module_0 (
    output wire id_0
);
  wire id_2;
  logic [7:0] id_3;
  assign id_0 = id_3[1 : 1];
  assign id_3[1-:1] = id_2;
  supply1 id_4;
  assign id_4 = 1 == 1;
  wire id_5;
endmodule
module module_1 (
    input tri1 id_0,
    input tri0 id_1,
    input wire id_2,
    input logic id_3,
    output supply0 id_4,
    output tri1 id_5,
    output tri0 id_6,
    input wor id_7,
    output logic id_8
    , id_16,
    input logic id_9,
    input supply0 id_10,
    input wire id_11,
    output wor id_12,
    input supply0 id_13,
    output logic id_14
);
  always @(1'd0 or posedge 1) id_8 <= id_3;
  always begin
    id_14 <= 1'b0;
    id_16[1] = 1;
  end
  assign id_14 = id_9;
  module_0(
      id_6
  );
  wire id_17;
endmodule
