<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file key02_key0.ncd.
Design name: key02
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 5
Loading device for application trce from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2</big></U></B>
Fri May 20 10:52:37 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o key02_key0.twr -gui -msgset C:/Users/Mau/Documents/Arqui/practicas/Segundo Parcial/02-key02/promote.xml key02_key0.ncd key02_key0.prf 
Design file:     key02_key0.ncd
Preference file: key02_key0.prf
Device,speed:    LCMXO2-7000HE,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY NET "K0200/sclk" 2.080000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.
Report:   58.980MHz is the maximum frequency for this preference.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY NET "K0200/sclk" 2.080000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 463.814ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              K0200/D01/sdiv[2]  (from K0200/sclk +)
   Destination:    FF         Data in        K0200/D01/sdiv[20]  (to K0200/sclk +)

   Delay:              16.805ns  (40.5% logic, 59.5% route), 20 logic levels.

 Constraint Details:

     16.805ns physical path delay K0200/D01/SLICE_10 to K0200/D01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 463.814ns

 Physical Path Details:

      Data path K0200/D01/SLICE_10 to K0200/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C23B.CLK to     R12C23B.Q1 K0200/D01/SLICE_10 (from K0200/sclk)
ROUTE         2     1.230     R12C23B.Q1 to     R12C25D.A0 K0200/D01/sdiv[2]
CTOF_DEL    ---     0.452     R12C25D.A0 to     R12C25D.F0 SLICE_32
ROUTE         1     0.839     R12C25D.F0 to     R11C24B.D1 K0200/D01/sdiv15lto18_i_a2_15_4
CTOF_DEL    ---     0.452     R11C24B.D1 to     R11C24B.F1 K0200/D01/SLICE_73
ROUTE         5     0.918     R11C24B.F1 to     R11C23C.B1 K0200/D01/N_24_8
CTOF_DEL    ---     0.452     R11C23C.B1 to     R11C23C.F1 K0200/D01/SLICE_62
ROUTE         4     0.911     R11C23C.F1 to     R11C22A.B0 K0200/D01/N_3_18
CTOF_DEL    ---     0.452     R11C22A.B0 to     R11C22A.F0 K0200/D01/SLICE_69
ROUTE         1     0.541     R11C22A.F0 to     R10C22C.D0 K0200/D01/sdiv15lt20
CTOF_DEL    ---     0.452     R10C22C.D0 to     R10C22C.F0 SLICE_65
ROUTE         2     1.299     R10C22C.F0 to     R11C21A.D0 K0200/D01/outdiv_0_sqmuxa_1
CTOF_DEL    ---     0.452     R11C21A.D0 to     R11C21A.F0 K0200/D01/SLICE_63
ROUTE         1     1.143     R11C21A.F0 to     R14C20A.C1 K0200/D01/un1_sdiv69_3
CTOF_DEL    ---     0.452     R14C20A.C1 to     R14C20A.F1 K0200/D01/SLICE_49
ROUTE         2     1.742     R14C20A.F1 to     R15C25B.B1 K0200/D01/un1_sdiv69_5
CTOF_DEL    ---     0.452     R15C25B.B1 to     R15C25B.F1 SLICE_33
ROUTE         1     1.369     R15C25B.F1 to     R12C23A.B0 K0200/D01/un1_sdiv69_i
C0TOFCO_DE  ---     0.905     R12C23A.B0 to    R12C23A.FCO K0200/D01/SLICE_0
ROUTE         1     0.000    R12C23A.FCO to    R12C23B.FCI K0200/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R12C23B.FCI to    R12C23B.FCO K0200/D01/SLICE_10
ROUTE         1     0.000    R12C23B.FCO to    R12C23C.FCI K0200/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R12C23C.FCI to    R12C23C.FCO K0200/D01/SLICE_9
ROUTE         1     0.000    R12C23C.FCO to    R12C23D.FCI K0200/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R12C23D.FCI to    R12C23D.FCO K0200/D01/SLICE_8
ROUTE         1     0.000    R12C23D.FCO to    R12C24A.FCI K0200/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R12C24A.FCI to    R12C24A.FCO K0200/D01/SLICE_7
ROUTE         1     0.000    R12C24A.FCO to    R12C24B.FCI K0200/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R12C24B.FCI to    R12C24B.FCO K0200/D01/SLICE_6
ROUTE         1     0.000    R12C24B.FCO to    R12C24C.FCI K0200/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R12C24C.FCI to    R12C24C.FCO K0200/D01/SLICE_5
ROUTE         1     0.000    R12C24C.FCO to    R12C24D.FCI K0200/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R12C24D.FCI to    R12C24D.FCO K0200/D01/SLICE_4
ROUTE         1     0.000    R12C24D.FCO to    R12C25A.FCI K0200/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R12C25A.FCI to    R12C25A.FCO K0200/D01/SLICE_3
ROUTE         1     0.000    R12C25A.FCO to    R12C25B.FCI K0200/D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R12C25B.FCI to    R12C25B.FCO K0200/D01/SLICE_2
ROUTE         1     0.000    R12C25B.FCO to    R12C25C.FCI K0200/D01/un1_sdiv_cry_18
FCITOF1_DE  ---     0.569    R12C25C.FCI to     R12C25C.F1 K0200/D01/SLICE_1
ROUTE         1     0.000     R12C25C.F1 to    R12C25C.DI1 K0200/D01/sdiv_11[20] (to K0200/sclk)
                  --------
                   16.805   (40.5% logic, 59.5% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path K0200/D00/OSCInst0 to K0200/D01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R12C23B.CLK K0200/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path K0200/D00/OSCInst0 to K0200/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R12C25C.CLK K0200/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 463.866ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              K0200/D01/sdiv[2]  (from K0200/sclk +)
   Destination:    FF         Data in        K0200/D01/sdiv[19]  (to K0200/sclk +)

   Delay:              16.753ns  (40.4% logic, 59.6% route), 20 logic levels.

 Constraint Details:

     16.753ns physical path delay K0200/D01/SLICE_10 to K0200/D01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 463.866ns

 Physical Path Details:

      Data path K0200/D01/SLICE_10 to K0200/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C23B.CLK to     R12C23B.Q1 K0200/D01/SLICE_10 (from K0200/sclk)
ROUTE         2     1.230     R12C23B.Q1 to     R12C25D.A0 K0200/D01/sdiv[2]
CTOF_DEL    ---     0.452     R12C25D.A0 to     R12C25D.F0 SLICE_32
ROUTE         1     0.839     R12C25D.F0 to     R11C24B.D1 K0200/D01/sdiv15lto18_i_a2_15_4
CTOF_DEL    ---     0.452     R11C24B.D1 to     R11C24B.F1 K0200/D01/SLICE_73
ROUTE         5     0.918     R11C24B.F1 to     R11C23C.B1 K0200/D01/N_24_8
CTOF_DEL    ---     0.452     R11C23C.B1 to     R11C23C.F1 K0200/D01/SLICE_62
ROUTE         4     0.911     R11C23C.F1 to     R11C22A.B0 K0200/D01/N_3_18
CTOF_DEL    ---     0.452     R11C22A.B0 to     R11C22A.F0 K0200/D01/SLICE_69
ROUTE         1     0.541     R11C22A.F0 to     R10C22C.D0 K0200/D01/sdiv15lt20
CTOF_DEL    ---     0.452     R10C22C.D0 to     R10C22C.F0 SLICE_65
ROUTE         2     1.299     R10C22C.F0 to     R11C21A.D0 K0200/D01/outdiv_0_sqmuxa_1
CTOF_DEL    ---     0.452     R11C21A.D0 to     R11C21A.F0 K0200/D01/SLICE_63
ROUTE         1     1.143     R11C21A.F0 to     R14C20A.C1 K0200/D01/un1_sdiv69_3
CTOF_DEL    ---     0.452     R14C20A.C1 to     R14C20A.F1 K0200/D01/SLICE_49
ROUTE         2     1.742     R14C20A.F1 to     R15C25B.B1 K0200/D01/un1_sdiv69_5
CTOF_DEL    ---     0.452     R15C25B.B1 to     R15C25B.F1 SLICE_33
ROUTE         1     1.369     R15C25B.F1 to     R12C23A.B0 K0200/D01/un1_sdiv69_i
C0TOFCO_DE  ---     0.905     R12C23A.B0 to    R12C23A.FCO K0200/D01/SLICE_0
ROUTE         1     0.000    R12C23A.FCO to    R12C23B.FCI K0200/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R12C23B.FCI to    R12C23B.FCO K0200/D01/SLICE_10
ROUTE         1     0.000    R12C23B.FCO to    R12C23C.FCI K0200/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R12C23C.FCI to    R12C23C.FCO K0200/D01/SLICE_9
ROUTE         1     0.000    R12C23C.FCO to    R12C23D.FCI K0200/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R12C23D.FCI to    R12C23D.FCO K0200/D01/SLICE_8
ROUTE         1     0.000    R12C23D.FCO to    R12C24A.FCI K0200/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R12C24A.FCI to    R12C24A.FCO K0200/D01/SLICE_7
ROUTE         1     0.000    R12C24A.FCO to    R12C24B.FCI K0200/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R12C24B.FCI to    R12C24B.FCO K0200/D01/SLICE_6
ROUTE         1     0.000    R12C24B.FCO to    R12C24C.FCI K0200/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R12C24C.FCI to    R12C24C.FCO K0200/D01/SLICE_5
ROUTE         1     0.000    R12C24C.FCO to    R12C24D.FCI K0200/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R12C24D.FCI to    R12C24D.FCO K0200/D01/SLICE_4
ROUTE         1     0.000    R12C24D.FCO to    R12C25A.FCI K0200/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R12C25A.FCI to    R12C25A.FCO K0200/D01/SLICE_3
ROUTE         1     0.000    R12C25A.FCO to    R12C25B.FCI K0200/D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R12C25B.FCI to    R12C25B.FCO K0200/D01/SLICE_2
ROUTE         1     0.000    R12C25B.FCO to    R12C25C.FCI K0200/D01/un1_sdiv_cry_18
FCITOF0_DE  ---     0.517    R12C25C.FCI to     R12C25C.F0 K0200/D01/SLICE_1
ROUTE         1     0.000     R12C25C.F0 to    R12C25C.DI0 K0200/D01/sdiv_11[19] (to K0200/sclk)
                  --------
                   16.753   (40.4% logic, 59.6% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path K0200/D00/OSCInst0 to K0200/D01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R12C23B.CLK K0200/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path K0200/D00/OSCInst0 to K0200/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R12C25C.CLK K0200/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 463.960ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              K0200/D01/sdiv[2]  (from K0200/sclk +)
   Destination:    FF         Data in        K0200/D01/sdiv[18]  (to K0200/sclk +)

   Delay:              16.659ns  (40.0% logic, 60.0% route), 19 logic levels.

 Constraint Details:

     16.659ns physical path delay K0200/D01/SLICE_10 to K0200/D01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 463.960ns

 Physical Path Details:

      Data path K0200/D01/SLICE_10 to K0200/D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C23B.CLK to     R12C23B.Q1 K0200/D01/SLICE_10 (from K0200/sclk)
ROUTE         2     1.230     R12C23B.Q1 to     R12C25D.A0 K0200/D01/sdiv[2]
CTOF_DEL    ---     0.452     R12C25D.A0 to     R12C25D.F0 SLICE_32
ROUTE         1     0.839     R12C25D.F0 to     R11C24B.D1 K0200/D01/sdiv15lto18_i_a2_15_4
CTOF_DEL    ---     0.452     R11C24B.D1 to     R11C24B.F1 K0200/D01/SLICE_73
ROUTE         5     0.918     R11C24B.F1 to     R11C23C.B1 K0200/D01/N_24_8
CTOF_DEL    ---     0.452     R11C23C.B1 to     R11C23C.F1 K0200/D01/SLICE_62
ROUTE         4     0.911     R11C23C.F1 to     R11C22A.B0 K0200/D01/N_3_18
CTOF_DEL    ---     0.452     R11C22A.B0 to     R11C22A.F0 K0200/D01/SLICE_69
ROUTE         1     0.541     R11C22A.F0 to     R10C22C.D0 K0200/D01/sdiv15lt20
CTOF_DEL    ---     0.452     R10C22C.D0 to     R10C22C.F0 SLICE_65
ROUTE         2     1.299     R10C22C.F0 to     R11C21A.D0 K0200/D01/outdiv_0_sqmuxa_1
CTOF_DEL    ---     0.452     R11C21A.D0 to     R11C21A.F0 K0200/D01/SLICE_63
ROUTE         1     1.143     R11C21A.F0 to     R14C20A.C1 K0200/D01/un1_sdiv69_3
CTOF_DEL    ---     0.452     R14C20A.C1 to     R14C20A.F1 K0200/D01/SLICE_49
ROUTE         2     1.742     R14C20A.F1 to     R15C25B.B1 K0200/D01/un1_sdiv69_5
CTOF_DEL    ---     0.452     R15C25B.B1 to     R15C25B.F1 SLICE_33
ROUTE         1     1.369     R15C25B.F1 to     R12C23A.B0 K0200/D01/un1_sdiv69_i
C0TOFCO_DE  ---     0.905     R12C23A.B0 to    R12C23A.FCO K0200/D01/SLICE_0
ROUTE         1     0.000    R12C23A.FCO to    R12C23B.FCI K0200/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R12C23B.FCI to    R12C23B.FCO K0200/D01/SLICE_10
ROUTE         1     0.000    R12C23B.FCO to    R12C23C.FCI K0200/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R12C23C.FCI to    R12C23C.FCO K0200/D01/SLICE_9
ROUTE         1     0.000    R12C23C.FCO to    R12C23D.FCI K0200/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R12C23D.FCI to    R12C23D.FCO K0200/D01/SLICE_8
ROUTE         1     0.000    R12C23D.FCO to    R12C24A.FCI K0200/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R12C24A.FCI to    R12C24A.FCO K0200/D01/SLICE_7
ROUTE         1     0.000    R12C24A.FCO to    R12C24B.FCI K0200/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R12C24B.FCI to    R12C24B.FCO K0200/D01/SLICE_6
ROUTE         1     0.000    R12C24B.FCO to    R12C24C.FCI K0200/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R12C24C.FCI to    R12C24C.FCO K0200/D01/SLICE_5
ROUTE         1     0.000    R12C24C.FCO to    R12C24D.FCI K0200/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R12C24D.FCI to    R12C24D.FCO K0200/D01/SLICE_4
ROUTE         1     0.000    R12C24D.FCO to    R12C25A.FCI K0200/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R12C25A.FCI to    R12C25A.FCO K0200/D01/SLICE_3
ROUTE         1     0.000    R12C25A.FCO to    R12C25B.FCI K0200/D01/un1_sdiv_cry_16
FCITOF1_DE  ---     0.569    R12C25B.FCI to     R12C25B.F1 K0200/D01/SLICE_2
ROUTE         1     0.000     R12C25B.F1 to    R12C25B.DI1 K0200/D01/sdiv_11[18] (to K0200/sclk)
                  --------
                   16.659   (40.0% logic, 60.0% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path K0200/D00/OSCInst0 to K0200/D01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R12C23B.CLK K0200/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path K0200/D00/OSCInst0 to K0200/D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R12C25B.CLK K0200/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 464.012ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              K0200/D01/sdiv[2]  (from K0200/sclk +)
   Destination:    FF         Data in        K0200/D01/sdiv[17]  (to K0200/sclk +)

   Delay:              16.607ns  (39.8% logic, 60.2% route), 19 logic levels.

 Constraint Details:

     16.607ns physical path delay K0200/D01/SLICE_10 to K0200/D01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 464.012ns

 Physical Path Details:

      Data path K0200/D01/SLICE_10 to K0200/D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C23B.CLK to     R12C23B.Q1 K0200/D01/SLICE_10 (from K0200/sclk)
ROUTE         2     1.230     R12C23B.Q1 to     R12C25D.A0 K0200/D01/sdiv[2]
CTOF_DEL    ---     0.452     R12C25D.A0 to     R12C25D.F0 SLICE_32
ROUTE         1     0.839     R12C25D.F0 to     R11C24B.D1 K0200/D01/sdiv15lto18_i_a2_15_4
CTOF_DEL    ---     0.452     R11C24B.D1 to     R11C24B.F1 K0200/D01/SLICE_73
ROUTE         5     0.918     R11C24B.F1 to     R11C23C.B1 K0200/D01/N_24_8
CTOF_DEL    ---     0.452     R11C23C.B1 to     R11C23C.F1 K0200/D01/SLICE_62
ROUTE         4     0.911     R11C23C.F1 to     R11C22A.B0 K0200/D01/N_3_18
CTOF_DEL    ---     0.452     R11C22A.B0 to     R11C22A.F0 K0200/D01/SLICE_69
ROUTE         1     0.541     R11C22A.F0 to     R10C22C.D0 K0200/D01/sdiv15lt20
CTOF_DEL    ---     0.452     R10C22C.D0 to     R10C22C.F0 SLICE_65
ROUTE         2     1.299     R10C22C.F0 to     R11C21A.D0 K0200/D01/outdiv_0_sqmuxa_1
CTOF_DEL    ---     0.452     R11C21A.D0 to     R11C21A.F0 K0200/D01/SLICE_63
ROUTE         1     1.143     R11C21A.F0 to     R14C20A.C1 K0200/D01/un1_sdiv69_3
CTOF_DEL    ---     0.452     R14C20A.C1 to     R14C20A.F1 K0200/D01/SLICE_49
ROUTE         2     1.742     R14C20A.F1 to     R15C25B.B1 K0200/D01/un1_sdiv69_5
CTOF_DEL    ---     0.452     R15C25B.B1 to     R15C25B.F1 SLICE_33
ROUTE         1     1.369     R15C25B.F1 to     R12C23A.B0 K0200/D01/un1_sdiv69_i
C0TOFCO_DE  ---     0.905     R12C23A.B0 to    R12C23A.FCO K0200/D01/SLICE_0
ROUTE         1     0.000    R12C23A.FCO to    R12C23B.FCI K0200/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R12C23B.FCI to    R12C23B.FCO K0200/D01/SLICE_10
ROUTE         1     0.000    R12C23B.FCO to    R12C23C.FCI K0200/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R12C23C.FCI to    R12C23C.FCO K0200/D01/SLICE_9
ROUTE         1     0.000    R12C23C.FCO to    R12C23D.FCI K0200/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R12C23D.FCI to    R12C23D.FCO K0200/D01/SLICE_8
ROUTE         1     0.000    R12C23D.FCO to    R12C24A.FCI K0200/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R12C24A.FCI to    R12C24A.FCO K0200/D01/SLICE_7
ROUTE         1     0.000    R12C24A.FCO to    R12C24B.FCI K0200/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R12C24B.FCI to    R12C24B.FCO K0200/D01/SLICE_6
ROUTE         1     0.000    R12C24B.FCO to    R12C24C.FCI K0200/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R12C24C.FCI to    R12C24C.FCO K0200/D01/SLICE_5
ROUTE         1     0.000    R12C24C.FCO to    R12C24D.FCI K0200/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R12C24D.FCI to    R12C24D.FCO K0200/D01/SLICE_4
ROUTE         1     0.000    R12C24D.FCO to    R12C25A.FCI K0200/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R12C25A.FCI to    R12C25A.FCO K0200/D01/SLICE_3
ROUTE         1     0.000    R12C25A.FCO to    R12C25B.FCI K0200/D01/un1_sdiv_cry_16
FCITOF0_DE  ---     0.517    R12C25B.FCI to     R12C25B.F0 K0200/D01/SLICE_2
ROUTE         1     0.000     R12C25B.F0 to    R12C25B.DI0 K0200/D01/sdiv_11[17] (to K0200/sclk)
                  --------
                   16.607   (39.8% logic, 60.2% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path K0200/D00/OSCInst0 to K0200/D01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R12C23B.CLK K0200/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path K0200/D00/OSCInst0 to K0200/D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R12C25B.CLK K0200/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 464.086ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              K0200/D01/sdiv[6]  (from K0200/sclk +)
   Destination:    FF         Data in        K0200/D01/sdiv[20]  (to K0200/sclk +)

   Delay:              16.533ns  (41.2% logic, 58.8% route), 20 logic levels.

 Constraint Details:

     16.533ns physical path delay K0200/D01/SLICE_8 to K0200/D01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 464.086ns

 Physical Path Details:

      Data path K0200/D01/SLICE_8 to K0200/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C23D.CLK to     R12C23D.Q1 K0200/D01/SLICE_8 (from K0200/sclk)
ROUTE         2     1.187     R12C23D.Q1 to     R11C24A.B0 K0200/D01/sdiv[6]
CTOF_DEL    ---     0.452     R11C24A.B0 to     R11C24A.F0 K0200/D01/SLICE_93
ROUTE         1     0.610     R11C24A.F0 to     R11C24B.B1 K0200/D01/sdiv15lto18_i_a2_15_3
CTOF_DEL    ---     0.452     R11C24B.B1 to     R11C24B.F1 K0200/D01/SLICE_73
ROUTE         5     0.918     R11C24B.F1 to     R11C23C.B1 K0200/D01/N_24_8
CTOF_DEL    ---     0.452     R11C23C.B1 to     R11C23C.F1 K0200/D01/SLICE_62
ROUTE         4     0.911     R11C23C.F1 to     R11C22A.B0 K0200/D01/N_3_18
CTOF_DEL    ---     0.452     R11C22A.B0 to     R11C22A.F0 K0200/D01/SLICE_69
ROUTE         1     0.541     R11C22A.F0 to     R10C22C.D0 K0200/D01/sdiv15lt20
CTOF_DEL    ---     0.452     R10C22C.D0 to     R10C22C.F0 SLICE_65
ROUTE         2     1.299     R10C22C.F0 to     R11C21A.D0 K0200/D01/outdiv_0_sqmuxa_1
CTOF_DEL    ---     0.452     R11C21A.D0 to     R11C21A.F0 K0200/D01/SLICE_63
ROUTE         1     1.143     R11C21A.F0 to     R14C20A.C1 K0200/D01/un1_sdiv69_3
CTOF_DEL    ---     0.452     R14C20A.C1 to     R14C20A.F1 K0200/D01/SLICE_49
ROUTE         2     1.742     R14C20A.F1 to     R15C25B.B1 K0200/D01/un1_sdiv69_5
CTOF_DEL    ---     0.452     R15C25B.B1 to     R15C25B.F1 SLICE_33
ROUTE         1     1.369     R15C25B.F1 to     R12C23A.B0 K0200/D01/un1_sdiv69_i
C0TOFCO_DE  ---     0.905     R12C23A.B0 to    R12C23A.FCO K0200/D01/SLICE_0
ROUTE         1     0.000    R12C23A.FCO to    R12C23B.FCI K0200/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R12C23B.FCI to    R12C23B.FCO K0200/D01/SLICE_10
ROUTE         1     0.000    R12C23B.FCO to    R12C23C.FCI K0200/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R12C23C.FCI to    R12C23C.FCO K0200/D01/SLICE_9
ROUTE         1     0.000    R12C23C.FCO to    R12C23D.FCI K0200/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R12C23D.FCI to    R12C23D.FCO K0200/D01/SLICE_8
ROUTE         1     0.000    R12C23D.FCO to    R12C24A.FCI K0200/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R12C24A.FCI to    R12C24A.FCO K0200/D01/SLICE_7
ROUTE         1     0.000    R12C24A.FCO to    R12C24B.FCI K0200/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R12C24B.FCI to    R12C24B.FCO K0200/D01/SLICE_6
ROUTE         1     0.000    R12C24B.FCO to    R12C24C.FCI K0200/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R12C24C.FCI to    R12C24C.FCO K0200/D01/SLICE_5
ROUTE         1     0.000    R12C24C.FCO to    R12C24D.FCI K0200/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R12C24D.FCI to    R12C24D.FCO K0200/D01/SLICE_4
ROUTE         1     0.000    R12C24D.FCO to    R12C25A.FCI K0200/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R12C25A.FCI to    R12C25A.FCO K0200/D01/SLICE_3
ROUTE         1     0.000    R12C25A.FCO to    R12C25B.FCI K0200/D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R12C25B.FCI to    R12C25B.FCO K0200/D01/SLICE_2
ROUTE         1     0.000    R12C25B.FCO to    R12C25C.FCI K0200/D01/un1_sdiv_cry_18
FCITOF1_DE  ---     0.569    R12C25C.FCI to     R12C25C.F1 K0200/D01/SLICE_1
ROUTE         1     0.000     R12C25C.F1 to    R12C25C.DI1 K0200/D01/sdiv_11[20] (to K0200/sclk)
                  --------
                   16.533   (41.2% logic, 58.8% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path K0200/D00/OSCInst0 to K0200/D01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R12C23D.CLK K0200/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path K0200/D00/OSCInst0 to K0200/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R12C25C.CLK K0200/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 464.106ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              K0200/D01/sdiv[2]  (from K0200/sclk +)
   Destination:    FF         Data in        K0200/D01/sdiv[16]  (to K0200/sclk +)

   Delay:              16.513ns  (39.5% logic, 60.5% route), 18 logic levels.

 Constraint Details:

     16.513ns physical path delay K0200/D01/SLICE_10 to K0200/D01/SLICE_3 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 464.106ns

 Physical Path Details:

      Data path K0200/D01/SLICE_10 to K0200/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C23B.CLK to     R12C23B.Q1 K0200/D01/SLICE_10 (from K0200/sclk)
ROUTE         2     1.230     R12C23B.Q1 to     R12C25D.A0 K0200/D01/sdiv[2]
CTOF_DEL    ---     0.452     R12C25D.A0 to     R12C25D.F0 SLICE_32
ROUTE         1     0.839     R12C25D.F0 to     R11C24B.D1 K0200/D01/sdiv15lto18_i_a2_15_4
CTOF_DEL    ---     0.452     R11C24B.D1 to     R11C24B.F1 K0200/D01/SLICE_73
ROUTE         5     0.918     R11C24B.F1 to     R11C23C.B1 K0200/D01/N_24_8
CTOF_DEL    ---     0.452     R11C23C.B1 to     R11C23C.F1 K0200/D01/SLICE_62
ROUTE         4     0.911     R11C23C.F1 to     R11C22A.B0 K0200/D01/N_3_18
CTOF_DEL    ---     0.452     R11C22A.B0 to     R11C22A.F0 K0200/D01/SLICE_69
ROUTE         1     0.541     R11C22A.F0 to     R10C22C.D0 K0200/D01/sdiv15lt20
CTOF_DEL    ---     0.452     R10C22C.D0 to     R10C22C.F0 SLICE_65
ROUTE         2     1.299     R10C22C.F0 to     R11C21A.D0 K0200/D01/outdiv_0_sqmuxa_1
CTOF_DEL    ---     0.452     R11C21A.D0 to     R11C21A.F0 K0200/D01/SLICE_63
ROUTE         1     1.143     R11C21A.F0 to     R14C20A.C1 K0200/D01/un1_sdiv69_3
CTOF_DEL    ---     0.452     R14C20A.C1 to     R14C20A.F1 K0200/D01/SLICE_49
ROUTE         2     1.742     R14C20A.F1 to     R15C25B.B1 K0200/D01/un1_sdiv69_5
CTOF_DEL    ---     0.452     R15C25B.B1 to     R15C25B.F1 SLICE_33
ROUTE         1     1.369     R15C25B.F1 to     R12C23A.B0 K0200/D01/un1_sdiv69_i
C0TOFCO_DE  ---     0.905     R12C23A.B0 to    R12C23A.FCO K0200/D01/SLICE_0
ROUTE         1     0.000    R12C23A.FCO to    R12C23B.FCI K0200/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R12C23B.FCI to    R12C23B.FCO K0200/D01/SLICE_10
ROUTE         1     0.000    R12C23B.FCO to    R12C23C.FCI K0200/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R12C23C.FCI to    R12C23C.FCO K0200/D01/SLICE_9
ROUTE         1     0.000    R12C23C.FCO to    R12C23D.FCI K0200/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R12C23D.FCI to    R12C23D.FCO K0200/D01/SLICE_8
ROUTE         1     0.000    R12C23D.FCO to    R12C24A.FCI K0200/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R12C24A.FCI to    R12C24A.FCO K0200/D01/SLICE_7
ROUTE         1     0.000    R12C24A.FCO to    R12C24B.FCI K0200/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R12C24B.FCI to    R12C24B.FCO K0200/D01/SLICE_6
ROUTE         1     0.000    R12C24B.FCO to    R12C24C.FCI K0200/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R12C24C.FCI to    R12C24C.FCO K0200/D01/SLICE_5
ROUTE         1     0.000    R12C24C.FCO to    R12C24D.FCI K0200/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R12C24D.FCI to    R12C24D.FCO K0200/D01/SLICE_4
ROUTE         1     0.000    R12C24D.FCO to    R12C25A.FCI K0200/D01/un1_sdiv_cry_14
FCITOF1_DE  ---     0.569    R12C25A.FCI to     R12C25A.F1 K0200/D01/SLICE_3
ROUTE         1     0.000     R12C25A.F1 to    R12C25A.DI1 K0200/D01/sdiv_11[16] (to K0200/sclk)
                  --------
                   16.513   (39.5% logic, 60.5% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path K0200/D00/OSCInst0 to K0200/D01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R12C23B.CLK K0200/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path K0200/D00/OSCInst0 to K0200/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R12C25A.CLK K0200/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 464.124ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              K0200/D01/sdiv[3]  (from K0200/sclk +)
   Destination:    FF         Data in        K0200/D01/sdiv[20]  (to K0200/sclk +)

   Delay:              16.495ns  (41.3% logic, 58.7% route), 20 logic levels.

 Constraint Details:

     16.495ns physical path delay K0200/D01/SLICE_9 to K0200/D01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 464.124ns

 Physical Path Details:

      Data path K0200/D01/SLICE_9 to K0200/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C23C.CLK to     R12C23C.Q0 K0200/D01/SLICE_9 (from K0200/sclk)
ROUTE         2     0.920     R12C23C.Q0 to     R12C25D.D0 K0200/D01/sdiv[3]
CTOF_DEL    ---     0.452     R12C25D.D0 to     R12C25D.F0 SLICE_32
ROUTE         1     0.839     R12C25D.F0 to     R11C24B.D1 K0200/D01/sdiv15lto18_i_a2_15_4
CTOF_DEL    ---     0.452     R11C24B.D1 to     R11C24B.F1 K0200/D01/SLICE_73
ROUTE         5     0.918     R11C24B.F1 to     R11C23C.B1 K0200/D01/N_24_8
CTOF_DEL    ---     0.452     R11C23C.B1 to     R11C23C.F1 K0200/D01/SLICE_62
ROUTE         4     0.911     R11C23C.F1 to     R11C22A.B0 K0200/D01/N_3_18
CTOF_DEL    ---     0.452     R11C22A.B0 to     R11C22A.F0 K0200/D01/SLICE_69
ROUTE         1     0.541     R11C22A.F0 to     R10C22C.D0 K0200/D01/sdiv15lt20
CTOF_DEL    ---     0.452     R10C22C.D0 to     R10C22C.F0 SLICE_65
ROUTE         2     1.299     R10C22C.F0 to     R11C21A.D0 K0200/D01/outdiv_0_sqmuxa_1
CTOF_DEL    ---     0.452     R11C21A.D0 to     R11C21A.F0 K0200/D01/SLICE_63
ROUTE         1     1.143     R11C21A.F0 to     R14C20A.C1 K0200/D01/un1_sdiv69_3
CTOF_DEL    ---     0.452     R14C20A.C1 to     R14C20A.F1 K0200/D01/SLICE_49
ROUTE         2     1.742     R14C20A.F1 to     R15C25B.B1 K0200/D01/un1_sdiv69_5
CTOF_DEL    ---     0.452     R15C25B.B1 to     R15C25B.F1 SLICE_33
ROUTE         1     1.369     R15C25B.F1 to     R12C23A.B0 K0200/D01/un1_sdiv69_i
C0TOFCO_DE  ---     0.905     R12C23A.B0 to    R12C23A.FCO K0200/D01/SLICE_0
ROUTE         1     0.000    R12C23A.FCO to    R12C23B.FCI K0200/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R12C23B.FCI to    R12C23B.FCO K0200/D01/SLICE_10
ROUTE         1     0.000    R12C23B.FCO to    R12C23C.FCI K0200/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R12C23C.FCI to    R12C23C.FCO K0200/D01/SLICE_9
ROUTE         1     0.000    R12C23C.FCO to    R12C23D.FCI K0200/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R12C23D.FCI to    R12C23D.FCO K0200/D01/SLICE_8
ROUTE         1     0.000    R12C23D.FCO to    R12C24A.FCI K0200/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R12C24A.FCI to    R12C24A.FCO K0200/D01/SLICE_7
ROUTE         1     0.000    R12C24A.FCO to    R12C24B.FCI K0200/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R12C24B.FCI to    R12C24B.FCO K0200/D01/SLICE_6
ROUTE         1     0.000    R12C24B.FCO to    R12C24C.FCI K0200/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R12C24C.FCI to    R12C24C.FCO K0200/D01/SLICE_5
ROUTE         1     0.000    R12C24C.FCO to    R12C24D.FCI K0200/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R12C24D.FCI to    R12C24D.FCO K0200/D01/SLICE_4
ROUTE         1     0.000    R12C24D.FCO to    R12C25A.FCI K0200/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R12C25A.FCI to    R12C25A.FCO K0200/D01/SLICE_3
ROUTE         1     0.000    R12C25A.FCO to    R12C25B.FCI K0200/D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R12C25B.FCI to    R12C25B.FCO K0200/D01/SLICE_2
ROUTE         1     0.000    R12C25B.FCO to    R12C25C.FCI K0200/D01/un1_sdiv_cry_18
FCITOF1_DE  ---     0.569    R12C25C.FCI to     R12C25C.F1 K0200/D01/SLICE_1
ROUTE         1     0.000     R12C25C.F1 to    R12C25C.DI1 K0200/D01/sdiv_11[20] (to K0200/sclk)
                  --------
                   16.495   (41.3% logic, 58.7% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path K0200/D00/OSCInst0 to K0200/D01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R12C23C.CLK K0200/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path K0200/D00/OSCInst0 to K0200/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R12C25C.CLK K0200/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 464.133ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              K0200/D01/sdiv[1]  (from K0200/sclk +)
   Destination:    FF         Data in        K0200/D01/sdiv[20]  (to K0200/sclk +)

   Delay:              16.486ns  (41.3% logic, 58.7% route), 20 logic levels.

 Constraint Details:

     16.486ns physical path delay K0200/D01/SLICE_10 to K0200/D01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 464.133ns

 Physical Path Details:

      Data path K0200/D01/SLICE_10 to K0200/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C23B.CLK to     R12C23B.Q0 K0200/D01/SLICE_10 (from K0200/sclk)
ROUTE         2     0.911     R12C23B.Q0 to     R12C25D.B0 K0200/D01/sdiv[1]
CTOF_DEL    ---     0.452     R12C25D.B0 to     R12C25D.F0 SLICE_32
ROUTE         1     0.839     R12C25D.F0 to     R11C24B.D1 K0200/D01/sdiv15lto18_i_a2_15_4
CTOF_DEL    ---     0.452     R11C24B.D1 to     R11C24B.F1 K0200/D01/SLICE_73
ROUTE         5     0.918     R11C24B.F1 to     R11C23C.B1 K0200/D01/N_24_8
CTOF_DEL    ---     0.452     R11C23C.B1 to     R11C23C.F1 K0200/D01/SLICE_62
ROUTE         4     0.911     R11C23C.F1 to     R11C22A.B0 K0200/D01/N_3_18
CTOF_DEL    ---     0.452     R11C22A.B0 to     R11C22A.F0 K0200/D01/SLICE_69
ROUTE         1     0.541     R11C22A.F0 to     R10C22C.D0 K0200/D01/sdiv15lt20
CTOF_DEL    ---     0.452     R10C22C.D0 to     R10C22C.F0 SLICE_65
ROUTE         2     1.299     R10C22C.F0 to     R11C21A.D0 K0200/D01/outdiv_0_sqmuxa_1
CTOF_DEL    ---     0.452     R11C21A.D0 to     R11C21A.F0 K0200/D01/SLICE_63
ROUTE         1     1.143     R11C21A.F0 to     R14C20A.C1 K0200/D01/un1_sdiv69_3
CTOF_DEL    ---     0.452     R14C20A.C1 to     R14C20A.F1 K0200/D01/SLICE_49
ROUTE         2     1.742     R14C20A.F1 to     R15C25B.B1 K0200/D01/un1_sdiv69_5
CTOF_DEL    ---     0.452     R15C25B.B1 to     R15C25B.F1 SLICE_33
ROUTE         1     1.369     R15C25B.F1 to     R12C23A.B0 K0200/D01/un1_sdiv69_i
C0TOFCO_DE  ---     0.905     R12C23A.B0 to    R12C23A.FCO K0200/D01/SLICE_0
ROUTE         1     0.000    R12C23A.FCO to    R12C23B.FCI K0200/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R12C23B.FCI to    R12C23B.FCO K0200/D01/SLICE_10
ROUTE         1     0.000    R12C23B.FCO to    R12C23C.FCI K0200/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R12C23C.FCI to    R12C23C.FCO K0200/D01/SLICE_9
ROUTE         1     0.000    R12C23C.FCO to    R12C23D.FCI K0200/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R12C23D.FCI to    R12C23D.FCO K0200/D01/SLICE_8
ROUTE         1     0.000    R12C23D.FCO to    R12C24A.FCI K0200/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R12C24A.FCI to    R12C24A.FCO K0200/D01/SLICE_7
ROUTE         1     0.000    R12C24A.FCO to    R12C24B.FCI K0200/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R12C24B.FCI to    R12C24B.FCO K0200/D01/SLICE_6
ROUTE         1     0.000    R12C24B.FCO to    R12C24C.FCI K0200/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R12C24C.FCI to    R12C24C.FCO K0200/D01/SLICE_5
ROUTE         1     0.000    R12C24C.FCO to    R12C24D.FCI K0200/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R12C24D.FCI to    R12C24D.FCO K0200/D01/SLICE_4
ROUTE         1     0.000    R12C24D.FCO to    R12C25A.FCI K0200/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R12C25A.FCI to    R12C25A.FCO K0200/D01/SLICE_3
ROUTE         1     0.000    R12C25A.FCO to    R12C25B.FCI K0200/D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R12C25B.FCI to    R12C25B.FCO K0200/D01/SLICE_2
ROUTE         1     0.000    R12C25B.FCO to    R12C25C.FCI K0200/D01/un1_sdiv_cry_18
FCITOF1_DE  ---     0.569    R12C25C.FCI to     R12C25C.F1 K0200/D01/SLICE_1
ROUTE         1     0.000     R12C25C.F1 to    R12C25C.DI1 K0200/D01/sdiv_11[20] (to K0200/sclk)
                  --------
                   16.486   (41.3% logic, 58.7% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path K0200/D00/OSCInst0 to K0200/D01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R12C23B.CLK K0200/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path K0200/D00/OSCInst0 to K0200/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R12C25C.CLK K0200/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 464.138ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              K0200/D01/sdiv[6]  (from K0200/sclk +)
   Destination:    FF         Data in        K0200/D01/sdiv[19]  (to K0200/sclk +)

   Delay:              16.481ns  (41.0% logic, 59.0% route), 20 logic levels.

 Constraint Details:

     16.481ns physical path delay K0200/D01/SLICE_8 to K0200/D01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 464.138ns

 Physical Path Details:

      Data path K0200/D01/SLICE_8 to K0200/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C23D.CLK to     R12C23D.Q1 K0200/D01/SLICE_8 (from K0200/sclk)
ROUTE         2     1.187     R12C23D.Q1 to     R11C24A.B0 K0200/D01/sdiv[6]
CTOF_DEL    ---     0.452     R11C24A.B0 to     R11C24A.F0 K0200/D01/SLICE_93
ROUTE         1     0.610     R11C24A.F0 to     R11C24B.B1 K0200/D01/sdiv15lto18_i_a2_15_3
CTOF_DEL    ---     0.452     R11C24B.B1 to     R11C24B.F1 K0200/D01/SLICE_73
ROUTE         5     0.918     R11C24B.F1 to     R11C23C.B1 K0200/D01/N_24_8
CTOF_DEL    ---     0.452     R11C23C.B1 to     R11C23C.F1 K0200/D01/SLICE_62
ROUTE         4     0.911     R11C23C.F1 to     R11C22A.B0 K0200/D01/N_3_18
CTOF_DEL    ---     0.452     R11C22A.B0 to     R11C22A.F0 K0200/D01/SLICE_69
ROUTE         1     0.541     R11C22A.F0 to     R10C22C.D0 K0200/D01/sdiv15lt20
CTOF_DEL    ---     0.452     R10C22C.D0 to     R10C22C.F0 SLICE_65
ROUTE         2     1.299     R10C22C.F0 to     R11C21A.D0 K0200/D01/outdiv_0_sqmuxa_1
CTOF_DEL    ---     0.452     R11C21A.D0 to     R11C21A.F0 K0200/D01/SLICE_63
ROUTE         1     1.143     R11C21A.F0 to     R14C20A.C1 K0200/D01/un1_sdiv69_3
CTOF_DEL    ---     0.452     R14C20A.C1 to     R14C20A.F1 K0200/D01/SLICE_49
ROUTE         2     1.742     R14C20A.F1 to     R15C25B.B1 K0200/D01/un1_sdiv69_5
CTOF_DEL    ---     0.452     R15C25B.B1 to     R15C25B.F1 SLICE_33
ROUTE         1     1.369     R15C25B.F1 to     R12C23A.B0 K0200/D01/un1_sdiv69_i
C0TOFCO_DE  ---     0.905     R12C23A.B0 to    R12C23A.FCO K0200/D01/SLICE_0
ROUTE         1     0.000    R12C23A.FCO to    R12C23B.FCI K0200/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R12C23B.FCI to    R12C23B.FCO K0200/D01/SLICE_10
ROUTE         1     0.000    R12C23B.FCO to    R12C23C.FCI K0200/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R12C23C.FCI to    R12C23C.FCO K0200/D01/SLICE_9
ROUTE         1     0.000    R12C23C.FCO to    R12C23D.FCI K0200/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R12C23D.FCI to    R12C23D.FCO K0200/D01/SLICE_8
ROUTE         1     0.000    R12C23D.FCO to    R12C24A.FCI K0200/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R12C24A.FCI to    R12C24A.FCO K0200/D01/SLICE_7
ROUTE         1     0.000    R12C24A.FCO to    R12C24B.FCI K0200/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R12C24B.FCI to    R12C24B.FCO K0200/D01/SLICE_6
ROUTE         1     0.000    R12C24B.FCO to    R12C24C.FCI K0200/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R12C24C.FCI to    R12C24C.FCO K0200/D01/SLICE_5
ROUTE         1     0.000    R12C24C.FCO to    R12C24D.FCI K0200/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R12C24D.FCI to    R12C24D.FCO K0200/D01/SLICE_4
ROUTE         1     0.000    R12C24D.FCO to    R12C25A.FCI K0200/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R12C25A.FCI to    R12C25A.FCO K0200/D01/SLICE_3
ROUTE         1     0.000    R12C25A.FCO to    R12C25B.FCI K0200/D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R12C25B.FCI to    R12C25B.FCO K0200/D01/SLICE_2
ROUTE         1     0.000    R12C25B.FCO to    R12C25C.FCI K0200/D01/un1_sdiv_cry_18
FCITOF0_DE  ---     0.517    R12C25C.FCI to     R12C25C.F0 K0200/D01/SLICE_1
ROUTE         1     0.000     R12C25C.F0 to    R12C25C.DI0 K0200/D01/sdiv_11[19] (to K0200/sclk)
                  --------
                   16.481   (41.0% logic, 59.0% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path K0200/D00/OSCInst0 to K0200/D01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R12C23D.CLK K0200/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path K0200/D00/OSCInst0 to K0200/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R12C25C.CLK K0200/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 464.158ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              K0200/D01/sdiv[2]  (from K0200/sclk +)
   Destination:    FF         Data in        K0200/D01/sdiv[15]  (to K0200/sclk +)

   Delay:              16.461ns  (39.3% logic, 60.7% route), 18 logic levels.

 Constraint Details:

     16.461ns physical path delay K0200/D01/SLICE_10 to K0200/D01/SLICE_3 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 464.158ns

 Physical Path Details:

      Data path K0200/D01/SLICE_10 to K0200/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C23B.CLK to     R12C23B.Q1 K0200/D01/SLICE_10 (from K0200/sclk)
ROUTE         2     1.230     R12C23B.Q1 to     R12C25D.A0 K0200/D01/sdiv[2]
CTOF_DEL    ---     0.452     R12C25D.A0 to     R12C25D.F0 SLICE_32
ROUTE         1     0.839     R12C25D.F0 to     R11C24B.D1 K0200/D01/sdiv15lto18_i_a2_15_4
CTOF_DEL    ---     0.452     R11C24B.D1 to     R11C24B.F1 K0200/D01/SLICE_73
ROUTE         5     0.918     R11C24B.F1 to     R11C23C.B1 K0200/D01/N_24_8
CTOF_DEL    ---     0.452     R11C23C.B1 to     R11C23C.F1 K0200/D01/SLICE_62
ROUTE         4     0.911     R11C23C.F1 to     R11C22A.B0 K0200/D01/N_3_18
CTOF_DEL    ---     0.452     R11C22A.B0 to     R11C22A.F0 K0200/D01/SLICE_69
ROUTE         1     0.541     R11C22A.F0 to     R10C22C.D0 K0200/D01/sdiv15lt20
CTOF_DEL    ---     0.452     R10C22C.D0 to     R10C22C.F0 SLICE_65
ROUTE         2     1.299     R10C22C.F0 to     R11C21A.D0 K0200/D01/outdiv_0_sqmuxa_1
CTOF_DEL    ---     0.452     R11C21A.D0 to     R11C21A.F0 K0200/D01/SLICE_63
ROUTE         1     1.143     R11C21A.F0 to     R14C20A.C1 K0200/D01/un1_sdiv69_3
CTOF_DEL    ---     0.452     R14C20A.C1 to     R14C20A.F1 K0200/D01/SLICE_49
ROUTE         2     1.742     R14C20A.F1 to     R15C25B.B1 K0200/D01/un1_sdiv69_5
CTOF_DEL    ---     0.452     R15C25B.B1 to     R15C25B.F1 SLICE_33
ROUTE         1     1.369     R15C25B.F1 to     R12C23A.B0 K0200/D01/un1_sdiv69_i
C0TOFCO_DE  ---     0.905     R12C23A.B0 to    R12C23A.FCO K0200/D01/SLICE_0
ROUTE         1     0.000    R12C23A.FCO to    R12C23B.FCI K0200/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R12C23B.FCI to    R12C23B.FCO K0200/D01/SLICE_10
ROUTE         1     0.000    R12C23B.FCO to    R12C23C.FCI K0200/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R12C23C.FCI to    R12C23C.FCO K0200/D01/SLICE_9
ROUTE         1     0.000    R12C23C.FCO to    R12C23D.FCI K0200/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R12C23D.FCI to    R12C23D.FCO K0200/D01/SLICE_8
ROUTE         1     0.000    R12C23D.FCO to    R12C24A.FCI K0200/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R12C24A.FCI to    R12C24A.FCO K0200/D01/SLICE_7
ROUTE         1     0.000    R12C24A.FCO to    R12C24B.FCI K0200/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R12C24B.FCI to    R12C24B.FCO K0200/D01/SLICE_6
ROUTE         1     0.000    R12C24B.FCO to    R12C24C.FCI K0200/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R12C24C.FCI to    R12C24C.FCO K0200/D01/SLICE_5
ROUTE         1     0.000    R12C24C.FCO to    R12C24D.FCI K0200/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R12C24D.FCI to    R12C24D.FCO K0200/D01/SLICE_4
ROUTE         1     0.000    R12C24D.FCO to    R12C25A.FCI K0200/D01/un1_sdiv_cry_14
FCITOF0_DE  ---     0.517    R12C25A.FCI to     R12C25A.F0 K0200/D01/SLICE_3
ROUTE         1     0.000     R12C25A.F0 to    R12C25A.DI0 K0200/D01/sdiv_11[15] (to K0200/sclk)
                  --------
                   16.461   (39.3% logic, 60.7% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path K0200/D00/OSCInst0 to K0200/D01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R12C23B.CLK K0200/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path K0200/D00/OSCInst0 to K0200/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R12C25A.CLK K0200/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

Report:   58.980MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "K0200/sclk" 2.080000 MHz |             |             |
;                                       |    2.080 MHz|   58.980 MHz|  20  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 2 clocks:

Clock Domain: clk0_c   Source: K0200/D01/SLICE_16.Q0   Loads: 31
   No transfer within this clock domain is found

Clock Domain: K0200/sclk   Source: K0200/D00/OSCInst0.OSC   Loads: 12
   Covered under: FREQUENCY NET "K0200/sclk" 2.080000 MHz ;


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 5335 paths, 1 nets, and 556 connections (79.66% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2</big></U></B>
Fri May 20 10:52:37 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o key02_key0.twr -gui -msgset C:/Users/Mau/Documents/Arqui/practicas/Segundo Parcial/02-key02/promote.xml key02_key0.ncd key02_key0.prf 
Design file:     key02_key0.ncd
Preference file: key02_key0.prf
Device,speed:    LCMXO2-7000HE,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY NET "K0200/sclk" 2.080000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY NET "K0200/sclk" 2.080000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              K0200/D01/sdiv[12]  (from K0200/sclk +)
   Destination:    FF         Data in        K0200/D01/sdiv[12]  (to K0200/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay K0200/D01/SLICE_5 to K0200/D01/SLICE_5 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path K0200/D01/SLICE_5 to K0200/D01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C24C.CLK to     R12C24C.Q1 K0200/D01/SLICE_5 (from K0200/sclk)
ROUTE         4     0.132     R12C24C.Q1 to     R12C24C.A1 K0200/D01/sdiv[12]
CTOF_DEL    ---     0.101     R12C24C.A1 to     R12C24C.F1 K0200/D01/SLICE_5
ROUTE         1     0.000     R12C24C.F1 to    R12C24C.DI1 K0200/D01/sdiv_11[12] (to K0200/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path K0200/D00/OSCInst0 to K0200/D01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R12C24C.CLK K0200/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path K0200/D00/OSCInst0 to K0200/D01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R12C24C.CLK K0200/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              K0200/D01/sdiv[6]  (from K0200/sclk +)
   Destination:    FF         Data in        K0200/D01/sdiv[6]  (to K0200/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay K0200/D01/SLICE_8 to K0200/D01/SLICE_8 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path K0200/D01/SLICE_8 to K0200/D01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C23D.CLK to     R12C23D.Q1 K0200/D01/SLICE_8 (from K0200/sclk)
ROUTE         2     0.132     R12C23D.Q1 to     R12C23D.A1 K0200/D01/sdiv[6]
CTOF_DEL    ---     0.101     R12C23D.A1 to     R12C23D.F1 K0200/D01/SLICE_8
ROUTE         1     0.000     R12C23D.F1 to    R12C23D.DI1 K0200/D01/sdiv_11[6] (to K0200/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path K0200/D00/OSCInst0 to K0200/D01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R12C23D.CLK K0200/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path K0200/D00/OSCInst0 to K0200/D01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R12C23D.CLK K0200/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              K0200/D01/sdiv[7]  (from K0200/sclk +)
   Destination:    FF         Data in        K0200/D01/sdiv[7]  (to K0200/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay K0200/D01/SLICE_7 to K0200/D01/SLICE_7 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path K0200/D01/SLICE_7 to K0200/D01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C24A.CLK to     R12C24A.Q0 K0200/D01/SLICE_7 (from K0200/sclk)
ROUTE         2     0.132     R12C24A.Q0 to     R12C24A.A0 K0200/D01/sdiv[7]
CTOF_DEL    ---     0.101     R12C24A.A0 to     R12C24A.F0 K0200/D01/SLICE_7
ROUTE         1     0.000     R12C24A.F0 to    R12C24A.DI0 K0200/D01/sdiv_11[7] (to K0200/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path K0200/D00/OSCInst0 to K0200/D01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R12C24A.CLK K0200/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path K0200/D00/OSCInst0 to K0200/D01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R12C24A.CLK K0200/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              K0200/D01/sdiv[15]  (from K0200/sclk +)
   Destination:    FF         Data in        K0200/D01/sdiv[15]  (to K0200/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay K0200/D01/SLICE_3 to K0200/D01/SLICE_3 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path K0200/D01/SLICE_3 to K0200/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C25A.CLK to     R12C25A.Q0 K0200/D01/SLICE_3 (from K0200/sclk)
ROUTE         5     0.132     R12C25A.Q0 to     R12C25A.A0 K0200/D01/sdiv[15]
CTOF_DEL    ---     0.101     R12C25A.A0 to     R12C25A.F0 K0200/D01/SLICE_3
ROUTE         1     0.000     R12C25A.F0 to    R12C25A.DI0 K0200/D01/sdiv_11[15] (to K0200/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path K0200/D00/OSCInst0 to K0200/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R12C25A.CLK K0200/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path K0200/D00/OSCInst0 to K0200/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R12C25A.CLK K0200/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              K0200/D01/sdiv[13]  (from K0200/sclk +)
   Destination:    FF         Data in        K0200/D01/sdiv[13]  (to K0200/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay K0200/D01/SLICE_4 to K0200/D01/SLICE_4 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path K0200/D01/SLICE_4 to K0200/D01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C24D.CLK to     R12C24D.Q0 K0200/D01/SLICE_4 (from K0200/sclk)
ROUTE         4     0.132     R12C24D.Q0 to     R12C24D.A0 K0200/D01/sdiv[13]
CTOF_DEL    ---     0.101     R12C24D.A0 to     R12C24D.F0 K0200/D01/SLICE_4
ROUTE         1     0.000     R12C24D.F0 to    R12C24D.DI0 K0200/D01/sdiv_11[13] (to K0200/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path K0200/D00/OSCInst0 to K0200/D01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R12C24D.CLK K0200/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path K0200/D00/OSCInst0 to K0200/D01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R12C24D.CLK K0200/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              K0200/D01/sdiv[20]  (from K0200/sclk +)
   Destination:    FF         Data in        K0200/D01/sdiv[20]  (to K0200/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay K0200/D01/SLICE_1 to K0200/D01/SLICE_1 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path K0200/D01/SLICE_1 to K0200/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C25C.CLK to     R12C25C.Q1 K0200/D01/SLICE_1 (from K0200/sclk)
ROUTE         7     0.132     R12C25C.Q1 to     R12C25C.A1 K0200/D01/sdiv[20]
CTOF_DEL    ---     0.101     R12C25C.A1 to     R12C25C.F1 K0200/D01/SLICE_1
ROUTE         1     0.000     R12C25C.F1 to    R12C25C.DI1 K0200/D01/sdiv_11[20] (to K0200/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path K0200/D00/OSCInst0 to K0200/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R12C25C.CLK K0200/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path K0200/D00/OSCInst0 to K0200/D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R12C25C.CLK K0200/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              K0200/D01/sdiv[0]  (from K0200/sclk +)
   Destination:    FF         Data in        K0200/D01/sdiv[0]  (to K0200/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay K0200/D01/SLICE_0 to K0200/D01/SLICE_0 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path K0200/D01/SLICE_0 to K0200/D01/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C23A.CLK to     R12C23A.Q1 K0200/D01/SLICE_0 (from K0200/sclk)
ROUTE         2     0.132     R12C23A.Q1 to     R12C23A.A1 K0200/D01/sdiv[0]
CTOF_DEL    ---     0.101     R12C23A.A1 to     R12C23A.F1 K0200/D01/SLICE_0
ROUTE         1     0.000     R12C23A.F1 to    R12C23A.DI1 K0200/D01/sdiv_11[0] (to K0200/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path K0200/D00/OSCInst0 to K0200/D01/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R12C23A.CLK K0200/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path K0200/D00/OSCInst0 to K0200/D01/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R12C23A.CLK K0200/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              K0200/D01/sdiv[1]  (from K0200/sclk +)
   Destination:    FF         Data in        K0200/D01/sdiv[1]  (to K0200/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay K0200/D01/SLICE_10 to K0200/D01/SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path K0200/D01/SLICE_10 to K0200/D01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C23B.CLK to     R12C23B.Q0 K0200/D01/SLICE_10 (from K0200/sclk)
ROUTE         2     0.132     R12C23B.Q0 to     R12C23B.A0 K0200/D01/sdiv[1]
CTOF_DEL    ---     0.101     R12C23B.A0 to     R12C23B.F0 K0200/D01/SLICE_10
ROUTE         1     0.000     R12C23B.F0 to    R12C23B.DI0 K0200/D01/sdiv_11[1] (to K0200/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path K0200/D00/OSCInst0 to K0200/D01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R12C23B.CLK K0200/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path K0200/D00/OSCInst0 to K0200/D01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R12C23B.CLK K0200/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              K0200/D01/sdiv[5]  (from K0200/sclk +)
   Destination:    FF         Data in        K0200/D01/sdiv[5]  (to K0200/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay K0200/D01/SLICE_8 to K0200/D01/SLICE_8 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path K0200/D01/SLICE_8 to K0200/D01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C23D.CLK to     R12C23D.Q0 K0200/D01/SLICE_8 (from K0200/sclk)
ROUTE         2     0.132     R12C23D.Q0 to     R12C23D.A0 K0200/D01/sdiv[5]
CTOF_DEL    ---     0.101     R12C23D.A0 to     R12C23D.F0 K0200/D01/SLICE_8
ROUTE         1     0.000     R12C23D.F0 to    R12C23D.DI0 K0200/D01/sdiv_11[5] (to K0200/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path K0200/D00/OSCInst0 to K0200/D01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R12C23D.CLK K0200/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path K0200/D00/OSCInst0 to K0200/D01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R12C23D.CLK K0200/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              K0200/D01/sdiv[10]  (from K0200/sclk +)
   Destination:    FF         Data in        K0200/D01/sdiv[10]  (to K0200/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay K0200/D01/SLICE_6 to K0200/D01/SLICE_6 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path K0200/D01/SLICE_6 to K0200/D01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C24B.CLK to     R12C24B.Q1 K0200/D01/SLICE_6 (from K0200/sclk)
ROUTE         3     0.132     R12C24B.Q1 to     R12C24B.A1 K0200/D01/sdiv[10]
CTOF_DEL    ---     0.101     R12C24B.A1 to     R12C24B.F1 K0200/D01/SLICE_6
ROUTE         1     0.000     R12C24B.F1 to    R12C24B.DI1 K0200/D01/sdiv_11[10] (to K0200/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path K0200/D00/OSCInst0 to K0200/D01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R12C24B.CLK K0200/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path K0200/D00/OSCInst0 to K0200/D01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R12C24B.CLK K0200/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "K0200/sclk" 2.080000 MHz |             |             |
;                                       |     0.000 ns|     0.379 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 2 clocks:

Clock Domain: clk0_c   Source: K0200/D01/SLICE_16.Q0   Loads: 31
   No transfer within this clock domain is found

Clock Domain: K0200/sclk   Source: K0200/D00/OSCInst0.OSC   Loads: 12
   Covered under: FREQUENCY NET "K0200/sclk" 2.080000 MHz ;


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 5335 paths, 1 nets, and 556 connections (79.66% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
