
Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09M
Install: C:\Microchip\Libero_SoC_v2024.1\SynplifyPro
OS: Windows 10 or later
Hostname: HAMAS

Implementation : synthesis

# Written on Thu Jul 25 11:05:11 2024

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      "C:\Users\User\OneDrive\Desktop\Microship_ECE552\Introduction_Tut\SmartDesign_Intro\counter_and_fifo\designer\mydesign\synthesis.fdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                                                               Requested     Requested     Clock        Clock          Clock
Level     Clock                                                               Frequency     Period        Type         Group          Load 
-------------------------------------------------------------------------------------------------------------------------------------------
0 -       PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     100.0 MHz     10.000        inferred     (multiple)     70   
                                                                                                                                           
0 -       mydesign|REF_CLK_0                                                  100.0 MHz     10.000        inferred     (multiple)     54   
===========================================================================================================================================


Clock Load Summary
******************

                                                                    Clock     Source                                           Clock Pin                                                                          Non-clock Pin     Non-clock Pin                           
Clock                                                               Load      Pin                                              Seq Example                                                                        Seq Example       Comb Example                            
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PF_CCC_C0_PF_CCC_C0_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock     70        PF_CCC_C0_0.PF_CCC_C0_0.pll_inst_0.OUT0(PLL)     counter_0.data_out[19:0].C                                                         -                 PF_CCC_C0_0.PF_CCC_C0_0.clkint_0.I(BUFG)
                                                                                                                                                                                                                                                                            
mydesign|REF_CLK_0                                                  54        REF_CLK_0(port)                                  PF_TPSRAM_C0_0.PF_TPSRAM_C0_0.PF_TPSRAM_C0_PF_TPSRAM_C0_0_PF_TPSRAM_R0C0.B_CLK     -                 I_1.A(CLKINT)                           
============================================================================================================================================================================================================================================================================
