

================================================================
== Vitis HLS Report for 'count_appearances'
================================================================
* Date:           Tue Jul 25 10:20:12 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        Byte_Count_Really_Good_This_Time
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.411 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     5387|     5387|  26.935 us|  26.935 us|  5387|  5387|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------+--------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                      |                                            |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                       Instance                       |                   Module                   |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +------------------------------------------------------+--------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_count_appearances_Pipeline_VITIS_LOOP_31_1_fu_71  |count_appearances_Pipeline_VITIS_LOOP_31_1  |      258|      258|   1.290 us|   1.290 us|   258|   258|       no|
        |grp_count_appearances_Pipeline_VITIS_LOOP_36_2_fu_77  |count_appearances_Pipeline_VITIS_LOOP_36_2  |     5125|     5125|  25.625 us|  25.625 us|  5125|  5125|       no|
        +------------------------------------------------------+--------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|     125|    287|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    161|    -|
|Register         |        -|    -|       9|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     134|    450|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------+--------------------------------------------+---------+----+-----+-----+-----+
    |                       Instance                       |                   Module                   | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------------------------+--------------------------------------------+---------+----+-----+-----+-----+
    |grp_count_appearances_Pipeline_VITIS_LOOP_31_1_fu_71  |count_appearances_Pipeline_VITIS_LOOP_31_1  |        0|   0|   21|   65|    0|
    |grp_count_appearances_Pipeline_VITIS_LOOP_36_2_fu_77  |count_appearances_Pipeline_VITIS_LOOP_36_2  |        0|   0|  104|  222|    0|
    +------------------------------------------------------+--------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                 |                                            |        0|   0|  125|  287|    0|
    +------------------------------------------------------+--------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  31|          6|    1|          6|
    |ap_done               |   9|          2|    1|          2|
    |appearances_address0  |  20|          4|    8|         32|
    |appearances_ce0       |  20|          4|    1|          4|
    |appearances_d0        |  20|          4|   16|         64|
    |appearances_o_blk_n   |   9|          2|    1|          2|
    |appearances_we0       |  20|          4|    1|          4|
    |appearances_write     |  14|          3|    1|          3|
    |bytes_read            |   9|          2|    1|          2|
    |real_start            |   9|          2|    1|          2|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 161|         33|   32|        121|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------+---+----+-----+-----------+
    |                                Name                               | FF| LUT| Bits| Const Bits|
    +-------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                          |  5|   0|    5|          0|
    |ap_done_reg                                                        |  1|   0|    1|          0|
    |grp_count_appearances_Pipeline_VITIS_LOOP_31_1_fu_71_ap_start_reg  |  1|   0|    1|          0|
    |grp_count_appearances_Pipeline_VITIS_LOOP_36_2_fu_77_ap_start_reg  |  1|   0|    1|          0|
    |start_once_reg                                                     |  1|   0|    1|          0|
    +-------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                              |  9|   0|    9|          0|
    +-------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+----------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  count_appearances|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  count_appearances|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  count_appearances|  return value|
|start_full_n          |   in|    1|  ap_ctrl_hs|  count_appearances|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  count_appearances|  return value|
|ap_continue           |   in|    1|  ap_ctrl_hs|  count_appearances|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  count_appearances|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  count_appearances|  return value|
|start_out             |  out|    1|  ap_ctrl_hs|  count_appearances|  return value|
|start_write           |  out|    1|  ap_ctrl_hs|  count_appearances|  return value|
|appearances_full_n    |   in|    1|  ap_ctrl_hs|  count_appearances|  return value|
|appearances_write     |  out|    1|  ap_ctrl_hs|  count_appearances|  return value|
|appearances_empty_n   |   in|    1|  ap_ctrl_hs|  count_appearances|  return value|
|appearances_read      |  out|    1|  ap_ctrl_hs|  count_appearances|  return value|
|bytes_dout            |   in|    8|     ap_fifo|              bytes|       pointer|
|bytes_num_data_valid  |   in|    2|     ap_fifo|              bytes|       pointer|
|bytes_fifo_cap        |   in|    2|     ap_fifo|              bytes|       pointer|
|bytes_empty_n         |   in|    1|     ap_fifo|              bytes|       pointer|
|bytes_read            |  out|    1|     ap_fifo|              bytes|       pointer|
|appearances_address0  |  out|    8|    mem_fifo|        appearances|         array|
|appearances_ce0       |  out|    1|    mem_fifo|        appearances|         array|
|appearances_we0       |  out|    1|    mem_fifo|        appearances|         array|
|appearances_d0        |  out|   16|    mem_fifo|        appearances|         array|
|appearances_q0        |   in|   16|    mem_fifo|        appearances|         array|
+----------------------+-----+-----+------------+-------------------+--------------+

