
ProcessAV.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a3fc  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000e78  0800a584  0800a584  0000b584  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b3fc  0800b3fc  0000d064  2**0
                  CONTENTS
  4 .ARM          00000008  0800b3fc  0800b3fc  0000c3fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b404  0800b404  0000d064  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b404  0800b404  0000c404  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b408  0800b408  0000c408  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000064  20000000  0800b40c  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000d064  2**0
                  CONTENTS
 10 .bss          0000080c  20000064  20000064  0000d064  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000870  20000870  0000d064  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000d064  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001908d  00000000  00000000  0000d094  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003aab  00000000  00000000  00026121  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001740  00000000  00000000  00029bd0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000248c7  00000000  00000000  0002b310  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001e041  00000000  00000000  0004fbd7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d6b7e  00000000  00000000  0006dc18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00144796  2**0
                  CONTENTS, READONLY
 20 .debug_rnglists 000011ee  00000000  00000000  001447d9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00006574  00000000  00000000  001459c8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006c  00000000  00000000  0014bf3c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000064 	.word	0x20000064
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800a56c 	.word	0x0800a56c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000068 	.word	0x20000068
 80001c4:	0800a56c 	.word	0x0800a56c

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b96a 	b.w	80004b4 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9d08      	ldr	r5, [sp, #32]
 80001fe:	460c      	mov	r4, r1
 8000200:	2b00      	cmp	r3, #0
 8000202:	d14e      	bne.n	80002a2 <__udivmoddi4+0xaa>
 8000204:	4694      	mov	ip, r2
 8000206:	458c      	cmp	ip, r1
 8000208:	4686      	mov	lr, r0
 800020a:	fab2 f282 	clz	r2, r2
 800020e:	d962      	bls.n	80002d6 <__udivmoddi4+0xde>
 8000210:	b14a      	cbz	r2, 8000226 <__udivmoddi4+0x2e>
 8000212:	f1c2 0320 	rsb	r3, r2, #32
 8000216:	4091      	lsls	r1, r2
 8000218:	fa20 f303 	lsr.w	r3, r0, r3
 800021c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000220:	4319      	orrs	r1, r3
 8000222:	fa00 fe02 	lsl.w	lr, r0, r2
 8000226:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800022a:	fa1f f68c 	uxth.w	r6, ip
 800022e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000232:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000236:	fb07 1114 	mls	r1, r7, r4, r1
 800023a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800023e:	fb04 f106 	mul.w	r1, r4, r6
 8000242:	4299      	cmp	r1, r3
 8000244:	d90a      	bls.n	800025c <__udivmoddi4+0x64>
 8000246:	eb1c 0303 	adds.w	r3, ip, r3
 800024a:	f104 30ff 	add.w	r0, r4, #4294967295
 800024e:	f080 8112 	bcs.w	8000476 <__udivmoddi4+0x27e>
 8000252:	4299      	cmp	r1, r3
 8000254:	f240 810f 	bls.w	8000476 <__udivmoddi4+0x27e>
 8000258:	3c02      	subs	r4, #2
 800025a:	4463      	add	r3, ip
 800025c:	1a59      	subs	r1, r3, r1
 800025e:	fa1f f38e 	uxth.w	r3, lr
 8000262:	fbb1 f0f7 	udiv	r0, r1, r7
 8000266:	fb07 1110 	mls	r1, r7, r0, r1
 800026a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800026e:	fb00 f606 	mul.w	r6, r0, r6
 8000272:	429e      	cmp	r6, r3
 8000274:	d90a      	bls.n	800028c <__udivmoddi4+0x94>
 8000276:	eb1c 0303 	adds.w	r3, ip, r3
 800027a:	f100 31ff 	add.w	r1, r0, #4294967295
 800027e:	f080 80fc 	bcs.w	800047a <__udivmoddi4+0x282>
 8000282:	429e      	cmp	r6, r3
 8000284:	f240 80f9 	bls.w	800047a <__udivmoddi4+0x282>
 8000288:	4463      	add	r3, ip
 800028a:	3802      	subs	r0, #2
 800028c:	1b9b      	subs	r3, r3, r6
 800028e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000292:	2100      	movs	r1, #0
 8000294:	b11d      	cbz	r5, 800029e <__udivmoddi4+0xa6>
 8000296:	40d3      	lsrs	r3, r2
 8000298:	2200      	movs	r2, #0
 800029a:	e9c5 3200 	strd	r3, r2, [r5]
 800029e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002a2:	428b      	cmp	r3, r1
 80002a4:	d905      	bls.n	80002b2 <__udivmoddi4+0xba>
 80002a6:	b10d      	cbz	r5, 80002ac <__udivmoddi4+0xb4>
 80002a8:	e9c5 0100 	strd	r0, r1, [r5]
 80002ac:	2100      	movs	r1, #0
 80002ae:	4608      	mov	r0, r1
 80002b0:	e7f5      	b.n	800029e <__udivmoddi4+0xa6>
 80002b2:	fab3 f183 	clz	r1, r3
 80002b6:	2900      	cmp	r1, #0
 80002b8:	d146      	bne.n	8000348 <__udivmoddi4+0x150>
 80002ba:	42a3      	cmp	r3, r4
 80002bc:	d302      	bcc.n	80002c4 <__udivmoddi4+0xcc>
 80002be:	4290      	cmp	r0, r2
 80002c0:	f0c0 80f0 	bcc.w	80004a4 <__udivmoddi4+0x2ac>
 80002c4:	1a86      	subs	r6, r0, r2
 80002c6:	eb64 0303 	sbc.w	r3, r4, r3
 80002ca:	2001      	movs	r0, #1
 80002cc:	2d00      	cmp	r5, #0
 80002ce:	d0e6      	beq.n	800029e <__udivmoddi4+0xa6>
 80002d0:	e9c5 6300 	strd	r6, r3, [r5]
 80002d4:	e7e3      	b.n	800029e <__udivmoddi4+0xa6>
 80002d6:	2a00      	cmp	r2, #0
 80002d8:	f040 8090 	bne.w	80003fc <__udivmoddi4+0x204>
 80002dc:	eba1 040c 	sub.w	r4, r1, ip
 80002e0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002e4:	fa1f f78c 	uxth.w	r7, ip
 80002e8:	2101      	movs	r1, #1
 80002ea:	fbb4 f6f8 	udiv	r6, r4, r8
 80002ee:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002f2:	fb08 4416 	mls	r4, r8, r6, r4
 80002f6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80002fa:	fb07 f006 	mul.w	r0, r7, r6
 80002fe:	4298      	cmp	r0, r3
 8000300:	d908      	bls.n	8000314 <__udivmoddi4+0x11c>
 8000302:	eb1c 0303 	adds.w	r3, ip, r3
 8000306:	f106 34ff 	add.w	r4, r6, #4294967295
 800030a:	d202      	bcs.n	8000312 <__udivmoddi4+0x11a>
 800030c:	4298      	cmp	r0, r3
 800030e:	f200 80cd 	bhi.w	80004ac <__udivmoddi4+0x2b4>
 8000312:	4626      	mov	r6, r4
 8000314:	1a1c      	subs	r4, r3, r0
 8000316:	fa1f f38e 	uxth.w	r3, lr
 800031a:	fbb4 f0f8 	udiv	r0, r4, r8
 800031e:	fb08 4410 	mls	r4, r8, r0, r4
 8000322:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000326:	fb00 f707 	mul.w	r7, r0, r7
 800032a:	429f      	cmp	r7, r3
 800032c:	d908      	bls.n	8000340 <__udivmoddi4+0x148>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f100 34ff 	add.w	r4, r0, #4294967295
 8000336:	d202      	bcs.n	800033e <__udivmoddi4+0x146>
 8000338:	429f      	cmp	r7, r3
 800033a:	f200 80b0 	bhi.w	800049e <__udivmoddi4+0x2a6>
 800033e:	4620      	mov	r0, r4
 8000340:	1bdb      	subs	r3, r3, r7
 8000342:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000346:	e7a5      	b.n	8000294 <__udivmoddi4+0x9c>
 8000348:	f1c1 0620 	rsb	r6, r1, #32
 800034c:	408b      	lsls	r3, r1
 800034e:	fa22 f706 	lsr.w	r7, r2, r6
 8000352:	431f      	orrs	r7, r3
 8000354:	fa20 fc06 	lsr.w	ip, r0, r6
 8000358:	fa04 f301 	lsl.w	r3, r4, r1
 800035c:	ea43 030c 	orr.w	r3, r3, ip
 8000360:	40f4      	lsrs	r4, r6
 8000362:	fa00 f801 	lsl.w	r8, r0, r1
 8000366:	0c38      	lsrs	r0, r7, #16
 8000368:	ea4f 4913 	mov.w	r9, r3, lsr #16
 800036c:	fbb4 fef0 	udiv	lr, r4, r0
 8000370:	fa1f fc87 	uxth.w	ip, r7
 8000374:	fb00 441e 	mls	r4, r0, lr, r4
 8000378:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800037c:	fb0e f90c 	mul.w	r9, lr, ip
 8000380:	45a1      	cmp	r9, r4
 8000382:	fa02 f201 	lsl.w	r2, r2, r1
 8000386:	d90a      	bls.n	800039e <__udivmoddi4+0x1a6>
 8000388:	193c      	adds	r4, r7, r4
 800038a:	f10e 3aff 	add.w	sl, lr, #4294967295
 800038e:	f080 8084 	bcs.w	800049a <__udivmoddi4+0x2a2>
 8000392:	45a1      	cmp	r9, r4
 8000394:	f240 8081 	bls.w	800049a <__udivmoddi4+0x2a2>
 8000398:	f1ae 0e02 	sub.w	lr, lr, #2
 800039c:	443c      	add	r4, r7
 800039e:	eba4 0409 	sub.w	r4, r4, r9
 80003a2:	fa1f f983 	uxth.w	r9, r3
 80003a6:	fbb4 f3f0 	udiv	r3, r4, r0
 80003aa:	fb00 4413 	mls	r4, r0, r3, r4
 80003ae:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003b2:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b6:	45a4      	cmp	ip, r4
 80003b8:	d907      	bls.n	80003ca <__udivmoddi4+0x1d2>
 80003ba:	193c      	adds	r4, r7, r4
 80003bc:	f103 30ff 	add.w	r0, r3, #4294967295
 80003c0:	d267      	bcs.n	8000492 <__udivmoddi4+0x29a>
 80003c2:	45a4      	cmp	ip, r4
 80003c4:	d965      	bls.n	8000492 <__udivmoddi4+0x29a>
 80003c6:	3b02      	subs	r3, #2
 80003c8:	443c      	add	r4, r7
 80003ca:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80003ce:	fba0 9302 	umull	r9, r3, r0, r2
 80003d2:	eba4 040c 	sub.w	r4, r4, ip
 80003d6:	429c      	cmp	r4, r3
 80003d8:	46ce      	mov	lr, r9
 80003da:	469c      	mov	ip, r3
 80003dc:	d351      	bcc.n	8000482 <__udivmoddi4+0x28a>
 80003de:	d04e      	beq.n	800047e <__udivmoddi4+0x286>
 80003e0:	b155      	cbz	r5, 80003f8 <__udivmoddi4+0x200>
 80003e2:	ebb8 030e 	subs.w	r3, r8, lr
 80003e6:	eb64 040c 	sbc.w	r4, r4, ip
 80003ea:	fa04 f606 	lsl.w	r6, r4, r6
 80003ee:	40cb      	lsrs	r3, r1
 80003f0:	431e      	orrs	r6, r3
 80003f2:	40cc      	lsrs	r4, r1
 80003f4:	e9c5 6400 	strd	r6, r4, [r5]
 80003f8:	2100      	movs	r1, #0
 80003fa:	e750      	b.n	800029e <__udivmoddi4+0xa6>
 80003fc:	f1c2 0320 	rsb	r3, r2, #32
 8000400:	fa20 f103 	lsr.w	r1, r0, r3
 8000404:	fa0c fc02 	lsl.w	ip, ip, r2
 8000408:	fa24 f303 	lsr.w	r3, r4, r3
 800040c:	4094      	lsls	r4, r2
 800040e:	430c      	orrs	r4, r1
 8000410:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000414:	fa00 fe02 	lsl.w	lr, r0, r2
 8000418:	fa1f f78c 	uxth.w	r7, ip
 800041c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000420:	fb08 3110 	mls	r1, r8, r0, r3
 8000424:	0c23      	lsrs	r3, r4, #16
 8000426:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800042a:	fb00 f107 	mul.w	r1, r0, r7
 800042e:	4299      	cmp	r1, r3
 8000430:	d908      	bls.n	8000444 <__udivmoddi4+0x24c>
 8000432:	eb1c 0303 	adds.w	r3, ip, r3
 8000436:	f100 36ff 	add.w	r6, r0, #4294967295
 800043a:	d22c      	bcs.n	8000496 <__udivmoddi4+0x29e>
 800043c:	4299      	cmp	r1, r3
 800043e:	d92a      	bls.n	8000496 <__udivmoddi4+0x29e>
 8000440:	3802      	subs	r0, #2
 8000442:	4463      	add	r3, ip
 8000444:	1a5b      	subs	r3, r3, r1
 8000446:	b2a4      	uxth	r4, r4
 8000448:	fbb3 f1f8 	udiv	r1, r3, r8
 800044c:	fb08 3311 	mls	r3, r8, r1, r3
 8000450:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000454:	fb01 f307 	mul.w	r3, r1, r7
 8000458:	42a3      	cmp	r3, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x276>
 800045c:	eb1c 0404 	adds.w	r4, ip, r4
 8000460:	f101 36ff 	add.w	r6, r1, #4294967295
 8000464:	d213      	bcs.n	800048e <__udivmoddi4+0x296>
 8000466:	42a3      	cmp	r3, r4
 8000468:	d911      	bls.n	800048e <__udivmoddi4+0x296>
 800046a:	3902      	subs	r1, #2
 800046c:	4464      	add	r4, ip
 800046e:	1ae4      	subs	r4, r4, r3
 8000470:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000474:	e739      	b.n	80002ea <__udivmoddi4+0xf2>
 8000476:	4604      	mov	r4, r0
 8000478:	e6f0      	b.n	800025c <__udivmoddi4+0x64>
 800047a:	4608      	mov	r0, r1
 800047c:	e706      	b.n	800028c <__udivmoddi4+0x94>
 800047e:	45c8      	cmp	r8, r9
 8000480:	d2ae      	bcs.n	80003e0 <__udivmoddi4+0x1e8>
 8000482:	ebb9 0e02 	subs.w	lr, r9, r2
 8000486:	eb63 0c07 	sbc.w	ip, r3, r7
 800048a:	3801      	subs	r0, #1
 800048c:	e7a8      	b.n	80003e0 <__udivmoddi4+0x1e8>
 800048e:	4631      	mov	r1, r6
 8000490:	e7ed      	b.n	800046e <__udivmoddi4+0x276>
 8000492:	4603      	mov	r3, r0
 8000494:	e799      	b.n	80003ca <__udivmoddi4+0x1d2>
 8000496:	4630      	mov	r0, r6
 8000498:	e7d4      	b.n	8000444 <__udivmoddi4+0x24c>
 800049a:	46d6      	mov	lr, sl
 800049c:	e77f      	b.n	800039e <__udivmoddi4+0x1a6>
 800049e:	4463      	add	r3, ip
 80004a0:	3802      	subs	r0, #2
 80004a2:	e74d      	b.n	8000340 <__udivmoddi4+0x148>
 80004a4:	4606      	mov	r6, r0
 80004a6:	4623      	mov	r3, r4
 80004a8:	4608      	mov	r0, r1
 80004aa:	e70f      	b.n	80002cc <__udivmoddi4+0xd4>
 80004ac:	3e02      	subs	r6, #2
 80004ae:	4463      	add	r3, ip
 80004b0:	e730      	b.n	8000314 <__udivmoddi4+0x11c>
 80004b2:	bf00      	nop

080004b4 <__aeabi_idiv0>:
 80004b4:	4770      	bx	lr
 80004b6:	bf00      	nop

080004b8 <convert_color_16_to_18>:

#include "graphics.h"


void convert_color_16_to_18(uint16_t color, uint8_t *pixel)
{
 80004b8:	b480      	push	{r7}
 80004ba:	b085      	sub	sp, #20
 80004bc:	af00      	add	r7, sp, #0
 80004be:	4603      	mov	r3, r0
 80004c0:	6039      	str	r1, [r7, #0]
 80004c2:	80fb      	strh	r3, [r7, #6]
	 * Output: Void
	 */

	uint8_t r,g,b;

	r = (color & 0xF800) >> 11;
 80004c4:	88fb      	ldrh	r3, [r7, #6]
 80004c6:	0adb      	lsrs	r3, r3, #11
 80004c8:	b29b      	uxth	r3, r3
 80004ca:	73fb      	strb	r3, [r7, #15]
	g = (color & 0x07E0) >> 5;
 80004cc:	88fb      	ldrh	r3, [r7, #6]
 80004ce:	115b      	asrs	r3, r3, #5
 80004d0:	b2db      	uxtb	r3, r3
 80004d2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80004d6:	73bb      	strb	r3, [r7, #14]
	b = color & 0x001F;
 80004d8:	88fb      	ldrh	r3, [r7, #6]
 80004da:	b2db      	uxtb	r3, r3
 80004dc:	f003 031f 	and.w	r3, r3, #31
 80004e0:	737b      	strb	r3, [r7, #13]

	//16bit->18bit extindere respectand forma de transmisie

	r = (63*r)/31 << 2;
 80004e2:	7bfa      	ldrb	r2, [r7, #15]
 80004e4:	4613      	mov	r3, r2
 80004e6:	019b      	lsls	r3, r3, #6
 80004e8:	1a9b      	subs	r3, r3, r2
 80004ea:	4a16      	ldr	r2, [pc, #88]	@ (8000544 <convert_color_16_to_18+0x8c>)
 80004ec:	fb82 1203 	smull	r1, r2, r2, r3
 80004f0:	441a      	add	r2, r3
 80004f2:	1112      	asrs	r2, r2, #4
 80004f4:	17db      	asrs	r3, r3, #31
 80004f6:	1ad3      	subs	r3, r2, r3
 80004f8:	b2db      	uxtb	r3, r3
 80004fa:	009b      	lsls	r3, r3, #2
 80004fc:	73fb      	strb	r3, [r7, #15]
	g = (63*g)/63 << 2;
 80004fe:	7bbb      	ldrb	r3, [r7, #14]
 8000500:	009b      	lsls	r3, r3, #2
 8000502:	73bb      	strb	r3, [r7, #14]
	b = (63*b)/31 << 2;
 8000504:	7b7a      	ldrb	r2, [r7, #13]
 8000506:	4613      	mov	r3, r2
 8000508:	019b      	lsls	r3, r3, #6
 800050a:	1a9b      	subs	r3, r3, r2
 800050c:	4a0d      	ldr	r2, [pc, #52]	@ (8000544 <convert_color_16_to_18+0x8c>)
 800050e:	fb82 1203 	smull	r1, r2, r2, r3
 8000512:	441a      	add	r2, r3
 8000514:	1112      	asrs	r2, r2, #4
 8000516:	17db      	asrs	r3, r3, #31
 8000518:	1ad3      	subs	r3, r2, r3
 800051a:	b2db      	uxtb	r3, r3
 800051c:	009b      	lsls	r3, r3, #2
 800051e:	737b      	strb	r3, [r7, #13]

	pixel[0] = r;
 8000520:	683b      	ldr	r3, [r7, #0]
 8000522:	7bfa      	ldrb	r2, [r7, #15]
 8000524:	701a      	strb	r2, [r3, #0]
	pixel[1] = g;
 8000526:	683b      	ldr	r3, [r7, #0]
 8000528:	3301      	adds	r3, #1
 800052a:	7bba      	ldrb	r2, [r7, #14]
 800052c:	701a      	strb	r2, [r3, #0]
	pixel[2] = b;
 800052e:	683b      	ldr	r3, [r7, #0]
 8000530:	3302      	adds	r3, #2
 8000532:	7b7a      	ldrb	r2, [r7, #13]
 8000534:	701a      	strb	r2, [r3, #0]

}
 8000536:	bf00      	nop
 8000538:	3714      	adds	r7, #20
 800053a:	46bd      	mov	sp, r7
 800053c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000540:	4770      	bx	lr
 8000542:	bf00      	nop
 8000544:	84210843 	.word	0x84210843

08000548 <write_color>:


void write_color(uint16_t color)
{
 8000548:	b580      	push	{r7, lr}
 800054a:	b084      	sub	sp, #16
 800054c:	af00      	add	r7, sp, #0
 800054e:	4603      	mov	r3, r0
 8000550:	80fb      	strh	r3, [r7, #6]
	 * Output: Void
	 */


	uint8_t data[3];
	convert_color_16_to_18(color, data);
 8000552:	f107 020c 	add.w	r2, r7, #12
 8000556:	88fb      	ldrh	r3, [r7, #6]
 8000558:	4611      	mov	r1, r2
 800055a:	4618      	mov	r0, r3
 800055c:	f7ff ffac 	bl	80004b8 <convert_color_16_to_18>
	//flagDmaSpiTx = 0;

	//HAL_SPI_Transmit_DMA(&hspi1, data, 3);

	//while(flagDmaSpiTx == 0);
	HAL_SPI_Transmit(&hspi1, data, 3, HAL_MAX_DELAY);
 8000560:	f107 010c 	add.w	r1, r7, #12
 8000564:	f04f 33ff 	mov.w	r3, #4294967295
 8000568:	2203      	movs	r2, #3
 800056a:	4803      	ldr	r0, [pc, #12]	@ (8000578 <write_color+0x30>)
 800056c:	f004 faaf 	bl	8004ace <HAL_SPI_Transmit>


}
 8000570:	bf00      	nop
 8000572:	3710      	adds	r7, #16
 8000574:	46bd      	mov	sp, r7
 8000576:	bd80      	pop	{r7, pc}
 8000578:	20000178 	.word	0x20000178

0800057c <draw_pixel>:


void draw_pixel(uint16_t x, uint16_t y, uint16_t color)
{
 800057c:	b590      	push	{r4, r7, lr}
 800057e:	b085      	sub	sp, #20
 8000580:	af02      	add	r7, sp, #8
 8000582:	4603      	mov	r3, r0
 8000584:	80fb      	strh	r3, [r7, #6]
 8000586:	460b      	mov	r3, r1
 8000588:	80bb      	strh	r3, [r7, #4]
 800058a:	4613      	mov	r3, r2
 800058c:	807b      	strh	r3, [r7, #2]
	 * Functie pentru afisarea unui pixel pe ecran.
	 * Parametrii: Coordonatele (x,y) si culoarea
	 * Output: Void
	 */

	set_adress_window(x,y,x,y, 'w');
 800058e:	88bb      	ldrh	r3, [r7, #4]
 8000590:	88fa      	ldrh	r2, [r7, #6]
 8000592:	88b9      	ldrh	r1, [r7, #4]
 8000594:	88f8      	ldrh	r0, [r7, #6]
 8000596:	2477      	movs	r4, #119	@ 0x77
 8000598:	9400      	str	r4, [sp, #0]
 800059a:	f000 fc65 	bl	8000e68 <set_adress_window>

	DC_DATA();
 800059e:	2201      	movs	r2, #1
 80005a0:	2108      	movs	r1, #8
 80005a2:	480a      	ldr	r0, [pc, #40]	@ (80005cc <draw_pixel+0x50>)
 80005a4:	f002 fdc0 	bl	8003128 <HAL_GPIO_WritePin>
	CS_A();
 80005a8:	2200      	movs	r2, #0
 80005aa:	2110      	movs	r1, #16
 80005ac:	4807      	ldr	r0, [pc, #28]	@ (80005cc <draw_pixel+0x50>)
 80005ae:	f002 fdbb 	bl	8003128 <HAL_GPIO_WritePin>

	write_color(color);
 80005b2:	887b      	ldrh	r3, [r7, #2]
 80005b4:	4618      	mov	r0, r3
 80005b6:	f7ff ffc7 	bl	8000548 <write_color>

	CS_D();
 80005ba:	2201      	movs	r2, #1
 80005bc:	2110      	movs	r1, #16
 80005be:	4803      	ldr	r0, [pc, #12]	@ (80005cc <draw_pixel+0x50>)
 80005c0:	f002 fdb2 	bl	8003128 <HAL_GPIO_WritePin>

}
 80005c4:	bf00      	nop
 80005c6:	370c      	adds	r7, #12
 80005c8:	46bd      	mov	sp, r7
 80005ca:	bd90      	pop	{r4, r7, pc}
 80005cc:	40020c00 	.word	0x40020c00

080005d0 <fill_screen1>:




void fill_screen1(uint16_t color)
{
 80005d0:	b580      	push	{r7, lr}
 80005d2:	b088      	sub	sp, #32
 80005d4:	af02      	add	r7, sp, #8
 80005d6:	4603      	mov	r3, r0
 80005d8:	80fb      	strh	r3, [r7, #6]
	 * Input: Culoare pe 16 biti
	 * Output: Void
	 */
	uint8_t r,g,b;

	r = (color & 0xF800) >> 11;
 80005da:	88fb      	ldrh	r3, [r7, #6]
 80005dc:	0adb      	lsrs	r3, r3, #11
 80005de:	b29b      	uxth	r3, r3
 80005e0:	74fb      	strb	r3, [r7, #19]
	g = (color & 0x07E0) >> 5;
 80005e2:	88fb      	ldrh	r3, [r7, #6]
 80005e4:	115b      	asrs	r3, r3, #5
 80005e6:	b2db      	uxtb	r3, r3
 80005e8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80005ec:	74bb      	strb	r3, [r7, #18]
	b = color & 0x001F;
 80005ee:	88fb      	ldrh	r3, [r7, #6]
 80005f0:	b2db      	uxtb	r3, r3
 80005f2:	f003 031f 	and.w	r3, r3, #31
 80005f6:	747b      	strb	r3, [r7, #17]

	r = (255*r)/31;
 80005f8:	7cfa      	ldrb	r2, [r7, #19]
 80005fa:	4613      	mov	r3, r2
 80005fc:	021b      	lsls	r3, r3, #8
 80005fe:	1a9b      	subs	r3, r3, r2
 8000600:	4a3a      	ldr	r2, [pc, #232]	@ (80006ec <fill_screen1+0x11c>)
 8000602:	fb82 1203 	smull	r1, r2, r2, r3
 8000606:	441a      	add	r2, r3
 8000608:	1112      	asrs	r2, r2, #4
 800060a:	17db      	asrs	r3, r3, #31
 800060c:	1ad3      	subs	r3, r2, r3
 800060e:	74fb      	strb	r3, [r7, #19]
	g = (255*g)/63;
 8000610:	7cba      	ldrb	r2, [r7, #18]
 8000612:	4613      	mov	r3, r2
 8000614:	021b      	lsls	r3, r3, #8
 8000616:	1a9b      	subs	r3, r3, r2
 8000618:	4a35      	ldr	r2, [pc, #212]	@ (80006f0 <fill_screen1+0x120>)
 800061a:	fb82 1203 	smull	r1, r2, r2, r3
 800061e:	441a      	add	r2, r3
 8000620:	1152      	asrs	r2, r2, #5
 8000622:	17db      	asrs	r3, r3, #31
 8000624:	1ad3      	subs	r3, r2, r3
 8000626:	74bb      	strb	r3, [r7, #18]
	b = (255*b)/31;
 8000628:	7c7a      	ldrb	r2, [r7, #17]
 800062a:	4613      	mov	r3, r2
 800062c:	021b      	lsls	r3, r3, #8
 800062e:	1a9b      	subs	r3, r3, r2
 8000630:	4a2e      	ldr	r2, [pc, #184]	@ (80006ec <fill_screen1+0x11c>)
 8000632:	fb82 1203 	smull	r1, r2, r2, r3
 8000636:	441a      	add	r2, r3
 8000638:	1112      	asrs	r2, r2, #4
 800063a:	17db      	asrs	r3, r3, #31
 800063c:	1ad3      	subs	r3, r2, r3
 800063e:	747b      	strb	r3, [r7, #17]

	uint8_t pixel[] = {r,g,b};
 8000640:	7cfb      	ldrb	r3, [r7, #19]
 8000642:	723b      	strb	r3, [r7, #8]
 8000644:	7cbb      	ldrb	r3, [r7, #18]
 8000646:	727b      	strb	r3, [r7, #9]
 8000648:	7c7b      	ldrb	r3, [r7, #17]
 800064a:	72bb      	strb	r3, [r7, #10]
	uint8_t *line = malloc(320*sizeof(pixel));
 800064c:	f44f 7070 	mov.w	r0, #960	@ 0x3c0
 8000650:	f009 fdf4 	bl	800a23c <malloc>
 8000654:	4603      	mov	r3, r0
 8000656:	60fb      	str	r3, [r7, #12]

	set_adress_window(0, 0, LCD_Width-1, LCD_Length-1, 'w');
 8000658:	2377      	movs	r3, #119	@ 0x77
 800065a:	9300      	str	r3, [sp, #0]
 800065c:	f240 13df 	movw	r3, #479	@ 0x1df
 8000660:	f240 123f 	movw	r2, #319	@ 0x13f
 8000664:	2100      	movs	r1, #0
 8000666:	2000      	movs	r0, #0
 8000668:	f000 fbfe 	bl	8000e68 <set_adress_window>

	DC_DATA();
 800066c:	2201      	movs	r2, #1
 800066e:	2108      	movs	r1, #8
 8000670:	4820      	ldr	r0, [pc, #128]	@ (80006f4 <fill_screen1+0x124>)
 8000672:	f002 fd59 	bl	8003128 <HAL_GPIO_WritePin>
	CS_A();
 8000676:	2200      	movs	r2, #0
 8000678:	2110      	movs	r1, #16
 800067a:	481e      	ldr	r0, [pc, #120]	@ (80006f4 <fill_screen1+0x124>)
 800067c:	f002 fd54 	bl	8003128 <HAL_GPIO_WritePin>

	for(uint16_t x=0; x<320; x++)
 8000680:	2300      	movs	r3, #0
 8000682:	82fb      	strh	r3, [r7, #22]
 8000684:	e00f      	b.n	80006a6 <fill_screen1+0xd6>
	{
		memcpy(line + x*sizeof(pixel), pixel, sizeof(pixel));
 8000686:	8afa      	ldrh	r2, [r7, #22]
 8000688:	4613      	mov	r3, r2
 800068a:	005b      	lsls	r3, r3, #1
 800068c:	4413      	add	r3, r2
 800068e:	68fa      	ldr	r2, [r7, #12]
 8000690:	4413      	add	r3, r2
 8000692:	461a      	mov	r2, r3
 8000694:	f107 0308 	add.w	r3, r7, #8
 8000698:	8819      	ldrh	r1, [r3, #0]
 800069a:	789b      	ldrb	r3, [r3, #2]
 800069c:	8011      	strh	r1, [r2, #0]
 800069e:	7093      	strb	r3, [r2, #2]
	for(uint16_t x=0; x<320; x++)
 80006a0:	8afb      	ldrh	r3, [r7, #22]
 80006a2:	3301      	adds	r3, #1
 80006a4:	82fb      	strh	r3, [r7, #22]
 80006a6:	8afb      	ldrh	r3, [r7, #22]
 80006a8:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80006ac:	d3eb      	bcc.n	8000686 <fill_screen1+0xb6>
	}

	for(uint16_t y=0; y<480; y++)
 80006ae:	2300      	movs	r3, #0
 80006b0:	82bb      	strh	r3, [r7, #20]
 80006b2:	e00a      	b.n	80006ca <fill_screen1+0xfa>
	{

		HAL_SPI_Transmit(&hspi1, line, 320*sizeof(pixel), HAL_MAX_DELAY);
 80006b4:	f04f 33ff 	mov.w	r3, #4294967295
 80006b8:	f44f 7270 	mov.w	r2, #960	@ 0x3c0
 80006bc:	68f9      	ldr	r1, [r7, #12]
 80006be:	480e      	ldr	r0, [pc, #56]	@ (80006f8 <fill_screen1+0x128>)
 80006c0:	f004 fa05 	bl	8004ace <HAL_SPI_Transmit>
	for(uint16_t y=0; y<480; y++)
 80006c4:	8abb      	ldrh	r3, [r7, #20]
 80006c6:	3301      	adds	r3, #1
 80006c8:	82bb      	strh	r3, [r7, #20]
 80006ca:	8abb      	ldrh	r3, [r7, #20]
 80006cc:	f5b3 7ff0 	cmp.w	r3, #480	@ 0x1e0
 80006d0:	d3f0      	bcc.n	80006b4 <fill_screen1+0xe4>

	}

	free(line);
 80006d2:	68f8      	ldr	r0, [r7, #12]
 80006d4:	f009 fdba 	bl	800a24c <free>

	CS_D();
 80006d8:	2201      	movs	r2, #1
 80006da:	2110      	movs	r1, #16
 80006dc:	4805      	ldr	r0, [pc, #20]	@ (80006f4 <fill_screen1+0x124>)
 80006de:	f002 fd23 	bl	8003128 <HAL_GPIO_WritePin>

}
 80006e2:	bf00      	nop
 80006e4:	3718      	adds	r7, #24
 80006e6:	46bd      	mov	sp, r7
 80006e8:	bd80      	pop	{r7, pc}
 80006ea:	bf00      	nop
 80006ec:	84210843 	.word	0x84210843
 80006f0:	82082083 	.word	0x82082083
 80006f4:	40020c00 	.word	0x40020c00
 80006f8:	20000178 	.word	0x20000178

080006fc <fill_screen2>:


void fill_screen2(uint16_t color)
{
 80006fc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000700:	b08f      	sub	sp, #60	@ 0x3c
 8000702:	af02      	add	r7, sp, #8
 8000704:	4603      	mov	r3, r0
 8000706:	80fb      	strh	r3, [r7, #6]
 8000708:	466b      	mov	r3, sp
 800070a:	461e      	mov	r6, r3
	set_adress_window(0, 0, LCD_Width-1, LCD_Length-1, 'w');
 800070c:	2377      	movs	r3, #119	@ 0x77
 800070e:	9300      	str	r3, [sp, #0]
 8000710:	f240 13df 	movw	r3, #479	@ 0x1df
 8000714:	f240 123f 	movw	r2, #319	@ 0x13f
 8000718:	2100      	movs	r1, #0
 800071a:	2000      	movs	r0, #0
 800071c:	f000 fba4 	bl	8000e68 <set_adress_window>

	uint32_t frameSize = 1200; //numarul de octeti dintr-un frame
 8000720:	f44f 6396 	mov.w	r3, #1200	@ 0x4b0
 8000724:	627b      	str	r3, [r7, #36]	@ 0x24
	uint32_t nrPixel = 320*480;
 8000726:	f44f 3316 	mov.w	r3, #153600	@ 0x25800
 800072a:	623b      	str	r3, [r7, #32]

	uint8_t r,g,b;

	r = (color & 0xF800) >> 11;
 800072c:	88fb      	ldrh	r3, [r7, #6]
 800072e:	0adb      	lsrs	r3, r3, #11
 8000730:	b29b      	uxth	r3, r3
 8000732:	77fb      	strb	r3, [r7, #31]
	g = (color & 0x07E0) >> 5;
 8000734:	88fb      	ldrh	r3, [r7, #6]
 8000736:	115b      	asrs	r3, r3, #5
 8000738:	b2db      	uxtb	r3, r3
 800073a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800073e:	77bb      	strb	r3, [r7, #30]
	b = color & 0x001F;
 8000740:	88fb      	ldrh	r3, [r7, #6]
 8000742:	b2db      	uxtb	r3, r3
 8000744:	f003 031f 	and.w	r3, r3, #31
 8000748:	777b      	strb	r3, [r7, #29]

	r = (255*r)/31;
 800074a:	7ffa      	ldrb	r2, [r7, #31]
 800074c:	4613      	mov	r3, r2
 800074e:	021b      	lsls	r3, r3, #8
 8000750:	1a9b      	subs	r3, r3, r2
 8000752:	4a4f      	ldr	r2, [pc, #316]	@ (8000890 <fill_screen2+0x194>)
 8000754:	fb82 1203 	smull	r1, r2, r2, r3
 8000758:	441a      	add	r2, r3
 800075a:	1112      	asrs	r2, r2, #4
 800075c:	17db      	asrs	r3, r3, #31
 800075e:	1ad3      	subs	r3, r2, r3
 8000760:	77fb      	strb	r3, [r7, #31]
	g = (255*g)/63;
 8000762:	7fba      	ldrb	r2, [r7, #30]
 8000764:	4613      	mov	r3, r2
 8000766:	021b      	lsls	r3, r3, #8
 8000768:	1a9b      	subs	r3, r3, r2
 800076a:	4a4a      	ldr	r2, [pc, #296]	@ (8000894 <fill_screen2+0x198>)
 800076c:	fb82 1203 	smull	r1, r2, r2, r3
 8000770:	441a      	add	r2, r3
 8000772:	1152      	asrs	r2, r2, #5
 8000774:	17db      	asrs	r3, r3, #31
 8000776:	1ad3      	subs	r3, r2, r3
 8000778:	77bb      	strb	r3, [r7, #30]
	b = (255*b)/31;
 800077a:	7f7a      	ldrb	r2, [r7, #29]
 800077c:	4613      	mov	r3, r2
 800077e:	021b      	lsls	r3, r3, #8
 8000780:	1a9b      	subs	r3, r3, r2
 8000782:	4a43      	ldr	r2, [pc, #268]	@ (8000890 <fill_screen2+0x194>)
 8000784:	fb82 1203 	smull	r1, r2, r2, r3
 8000788:	441a      	add	r2, r3
 800078a:	1112      	asrs	r2, r2, #4
 800078c:	17db      	asrs	r3, r3, #31
 800078e:	1ad3      	subs	r3, r2, r3
 8000790:	777b      	strb	r3, [r7, #29]

	DC_DATA();
 8000792:	2201      	movs	r2, #1
 8000794:	2108      	movs	r1, #8
 8000796:	4840      	ldr	r0, [pc, #256]	@ (8000898 <fill_screen2+0x19c>)
 8000798:	f002 fcc6 	bl	8003128 <HAL_GPIO_WritePin>
	CS_A();
 800079c:	2200      	movs	r2, #0
 800079e:	2110      	movs	r1, #16
 80007a0:	483d      	ldr	r0, [pc, #244]	@ (8000898 <fill_screen2+0x19c>)
 80007a2:	f002 fcc1 	bl	8003128 <HAL_GPIO_WritePin>

	uint8_t frame[frameSize]; //nr de octeti de trimis intr-o tranmsisiune
 80007a6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80007a8:	460b      	mov	r3, r1
 80007aa:	3b01      	subs	r3, #1
 80007ac:	61bb      	str	r3, [r7, #24]
 80007ae:	2300      	movs	r3, #0
 80007b0:	4688      	mov	r8, r1
 80007b2:	4699      	mov	r9, r3
 80007b4:	f04f 0200 	mov.w	r2, #0
 80007b8:	f04f 0300 	mov.w	r3, #0
 80007bc:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80007c0:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80007c4:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80007c8:	2300      	movs	r3, #0
 80007ca:	460c      	mov	r4, r1
 80007cc:	461d      	mov	r5, r3
 80007ce:	f04f 0200 	mov.w	r2, #0
 80007d2:	f04f 0300 	mov.w	r3, #0
 80007d6:	00eb      	lsls	r3, r5, #3
 80007d8:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80007dc:	00e2      	lsls	r2, r4, #3
 80007de:	1dcb      	adds	r3, r1, #7
 80007e0:	08db      	lsrs	r3, r3, #3
 80007e2:	00db      	lsls	r3, r3, #3
 80007e4:	ebad 0d03 	sub.w	sp, sp, r3
 80007e8:	ab02      	add	r3, sp, #8
 80007ea:	3300      	adds	r3, #0
 80007ec:	617b      	str	r3, [r7, #20]

	for(uint32_t j=0; j<frameSize; j=j+3)
 80007ee:	2300      	movs	r3, #0
 80007f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80007f2:	e011      	b.n	8000818 <fill_screen2+0x11c>
	{
		frame[j] = r;
 80007f4:	697a      	ldr	r2, [r7, #20]
 80007f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80007f8:	4413      	add	r3, r2
 80007fa:	7ffa      	ldrb	r2, [r7, #31]
 80007fc:	701a      	strb	r2, [r3, #0]
		frame[j+1] = g;
 80007fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000800:	3301      	adds	r3, #1
 8000802:	697a      	ldr	r2, [r7, #20]
 8000804:	7fb9      	ldrb	r1, [r7, #30]
 8000806:	54d1      	strb	r1, [r2, r3]
		frame[j+2] = b;
 8000808:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800080a:	3302      	adds	r3, #2
 800080c:	697a      	ldr	r2, [r7, #20]
 800080e:	7f79      	ldrb	r1, [r7, #29]
 8000810:	54d1      	strb	r1, [r2, r3]
	for(uint32_t j=0; j<frameSize; j=j+3)
 8000812:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000814:	3303      	adds	r3, #3
 8000816:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000818:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800081a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800081c:	429a      	cmp	r2, r3
 800081e:	d3e9      	bcc.n	80007f4 <fill_screen2+0xf8>
	}

	uint32_t data = nrPixel * 3; //nr de octeti de trimis
 8000820:	6a3a      	ldr	r2, [r7, #32]
 8000822:	4613      	mov	r3, r2
 8000824:	005b      	lsls	r3, r3, #1
 8000826:	4413      	add	r3, r2
 8000828:	613b      	str	r3, [r7, #16]
	uint32_t nrFrames = data / frameSize;
 800082a:	693a      	ldr	r2, [r7, #16]
 800082c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800082e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000832:	60fb      	str	r3, [r7, #12]

	flagDmaSpiTx = 1;
 8000834:	4b19      	ldr	r3, [pc, #100]	@ (800089c <fill_screen2+0x1a0>)
 8000836:	2201      	movs	r2, #1
 8000838:	701a      	strb	r2, [r3, #0]

	for(uint32_t j = 0; j < (nrFrames); j++)
 800083a:	2300      	movs	r3, #0
 800083c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800083e:	e012      	b.n	8000866 <fill_screen2+0x16a>
	{
		//HAL_SPI_Transmit(&hspi1, frame, frameSize, 10);

		while(flagDmaSpiTx == 0); //asteapta cat timp este 0
 8000840:	bf00      	nop
 8000842:	4b16      	ldr	r3, [pc, #88]	@ (800089c <fill_screen2+0x1a0>)
 8000844:	781b      	ldrb	r3, [r3, #0]
 8000846:	b2db      	uxtb	r3, r3
 8000848:	2b00      	cmp	r3, #0
 800084a:	d0fa      	beq.n	8000842 <fill_screen2+0x146>
		flagDmaSpiTx = 0;
 800084c:	4b13      	ldr	r3, [pc, #76]	@ (800089c <fill_screen2+0x1a0>)
 800084e:	2200      	movs	r2, #0
 8000850:	701a      	strb	r2, [r3, #0]
		HAL_SPI_Transmit_DMA(&hspi1, frame, frameSize);
 8000852:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000854:	b29b      	uxth	r3, r3
 8000856:	461a      	mov	r2, r3
 8000858:	6979      	ldr	r1, [r7, #20]
 800085a:	4811      	ldr	r0, [pc, #68]	@ (80008a0 <fill_screen2+0x1a4>)
 800085c:	f004 fd3e 	bl	80052dc <HAL_SPI_Transmit_DMA>
	for(uint32_t j = 0; j < (nrFrames); j++)
 8000860:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000862:	3301      	adds	r3, #1
 8000864:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000866:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000868:	68fb      	ldr	r3, [r7, #12]
 800086a:	429a      	cmp	r2, r3
 800086c:	d3e8      	bcc.n	8000840 <fill_screen2+0x144>

	}

	//asteptam sa se finalizeze ultimul transfer -> asteptam flag1

	while(flagDmaSpiTx == 0);
 800086e:	bf00      	nop
 8000870:	4b0a      	ldr	r3, [pc, #40]	@ (800089c <fill_screen2+0x1a0>)
 8000872:	781b      	ldrb	r3, [r3, #0]
 8000874:	b2db      	uxtb	r3, r3
 8000876:	2b00      	cmp	r3, #0
 8000878:	d0fa      	beq.n	8000870 <fill_screen2+0x174>
	CS_D();
 800087a:	2201      	movs	r2, #1
 800087c:	2110      	movs	r1, #16
 800087e:	4806      	ldr	r0, [pc, #24]	@ (8000898 <fill_screen2+0x19c>)
 8000880:	f002 fc52 	bl	8003128 <HAL_GPIO_WritePin>
 8000884:	46b5      	mov	sp, r6
}
 8000886:	bf00      	nop
 8000888:	3734      	adds	r7, #52	@ 0x34
 800088a:	46bd      	mov	sp, r7
 800088c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8000890:	84210843 	.word	0x84210843
 8000894:	82082083 	.word	0x82082083
 8000898:	40020c00 	.word	0x40020c00
 800089c:	20000320 	.word	0x20000320
 80008a0:	20000178 	.word	0x20000178

080008a4 <print_character>:



void print_character(uint16_t x, uint16_t y, char c, uint16_t fontColor, uint16_t backColor)
{
 80008a4:	b590      	push	{r4, r7, lr}
 80008a6:	b089      	sub	sp, #36	@ 0x24
 80008a8:	af02      	add	r7, sp, #8
 80008aa:	4604      	mov	r4, r0
 80008ac:	4608      	mov	r0, r1
 80008ae:	4611      	mov	r1, r2
 80008b0:	461a      	mov	r2, r3
 80008b2:	4623      	mov	r3, r4
 80008b4:	80fb      	strh	r3, [r7, #6]
 80008b6:	4603      	mov	r3, r0
 80008b8:	80bb      	strh	r3, [r7, #4]
 80008ba:	460b      	mov	r3, r1
 80008bc:	70fb      	strb	r3, [r7, #3]
 80008be:	4613      	mov	r3, r2
 80008c0:	803b      	strh	r3, [r7, #0]
	set_adress_window(x, y, x+font.width-1, y+font.height-1, 'w');
 80008c2:	4b3a      	ldr	r3, [pc, #232]	@ (80009ac <print_character+0x108>)
 80008c4:	889a      	ldrh	r2, [r3, #4]
 80008c6:	88fb      	ldrh	r3, [r7, #6]
 80008c8:	4413      	add	r3, r2
 80008ca:	b29b      	uxth	r3, r3
 80008cc:	3b01      	subs	r3, #1
 80008ce:	b29c      	uxth	r4, r3
 80008d0:	4b36      	ldr	r3, [pc, #216]	@ (80009ac <print_character+0x108>)
 80008d2:	88da      	ldrh	r2, [r3, #6]
 80008d4:	88bb      	ldrh	r3, [r7, #4]
 80008d6:	4413      	add	r3, r2
 80008d8:	b29b      	uxth	r3, r3
 80008da:	3b01      	subs	r3, #1
 80008dc:	b29b      	uxth	r3, r3
 80008de:	88b9      	ldrh	r1, [r7, #4]
 80008e0:	88f8      	ldrh	r0, [r7, #6]
 80008e2:	2277      	movs	r2, #119	@ 0x77
 80008e4:	9200      	str	r2, [sp, #0]
 80008e6:	4622      	mov	r2, r4
 80008e8:	f000 fabe 	bl	8000e68 <set_adress_window>

	uint16_t mask = 0x8000;
 80008ec:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80008f0:	82bb      	strh	r3, [r7, #20]

	uint8_t i,j;
	uint16_t line = 0;
 80008f2:	2300      	movs	r3, #0
 80008f4:	827b      	strh	r3, [r7, #18]

	uint8_t dataFont[3];
	uint8_t dataBack[3];

	convert_color_16_to_18(fontColor, dataFont);
 80008f6:	f107 020c 	add.w	r2, r7, #12
 80008fa:	883b      	ldrh	r3, [r7, #0]
 80008fc:	4611      	mov	r1, r2
 80008fe:	4618      	mov	r0, r3
 8000900:	f7ff fdda 	bl	80004b8 <convert_color_16_to_18>
	convert_color_16_to_18(backColor, dataBack);
 8000904:	f107 0208 	add.w	r2, r7, #8
 8000908:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800090a:	4611      	mov	r1, r2
 800090c:	4618      	mov	r0, r3
 800090e:	f7ff fdd3 	bl	80004b8 <convert_color_16_to_18>


	DC_DATA();
 8000912:	2201      	movs	r2, #1
 8000914:	2108      	movs	r1, #8
 8000916:	4826      	ldr	r0, [pc, #152]	@ (80009b0 <print_character+0x10c>)
 8000918:	f002 fc06 	bl	8003128 <HAL_GPIO_WritePin>
	CS_A();
 800091c:	2200      	movs	r2, #0
 800091e:	2110      	movs	r1, #16
 8000920:	4823      	ldr	r0, [pc, #140]	@ (80009b0 <print_character+0x10c>)
 8000922:	f002 fc01 	bl	8003128 <HAL_GPIO_WritePin>

	for(i=0; i<font.height; i++)
 8000926:	2300      	movs	r3, #0
 8000928:	75fb      	strb	r3, [r7, #23]
 800092a:	e030      	b.n	800098e <print_character+0xea>
	{
		line = font.data[((c-32)*font.height)+i];
 800092c:	4b1f      	ldr	r3, [pc, #124]	@ (80009ac <print_character+0x108>)
 800092e:	681a      	ldr	r2, [r3, #0]
 8000930:	78fb      	ldrb	r3, [r7, #3]
 8000932:	3b20      	subs	r3, #32
 8000934:	491d      	ldr	r1, [pc, #116]	@ (80009ac <print_character+0x108>)
 8000936:	88c9      	ldrh	r1, [r1, #6]
 8000938:	fb03 f101 	mul.w	r1, r3, r1
 800093c:	7dfb      	ldrb	r3, [r7, #23]
 800093e:	440b      	add	r3, r1
 8000940:	005b      	lsls	r3, r3, #1
 8000942:	4413      	add	r3, r2
 8000944:	881b      	ldrh	r3, [r3, #0]
 8000946:	827b      	strh	r3, [r7, #18]

		for(j=0; j<font.width; j++)
 8000948:	2300      	movs	r3, #0
 800094a:	75bb      	strb	r3, [r7, #22]
 800094c:	e016      	b.n	800097c <print_character+0xd8>
		{
			if(((line<<j) & (mask)) != 0)
 800094e:	8a7a      	ldrh	r2, [r7, #18]
 8000950:	7dbb      	ldrb	r3, [r7, #22]
 8000952:	409a      	lsls	r2, r3
 8000954:	8abb      	ldrh	r3, [r7, #20]
 8000956:	4013      	ands	r3, r2
 8000958:	2b00      	cmp	r3, #0
 800095a:	d006      	beq.n	800096a <print_character+0xc6>
			{
				LCD_send_data_multi(dataFont,3);
 800095c:	f107 030c 	add.w	r3, r7, #12
 8000960:	2103      	movs	r1, #3
 8000962:	4618      	mov	r0, r3
 8000964:	f000 f904 	bl	8000b70 <LCD_send_data_multi>
 8000968:	e005      	b.n	8000976 <print_character+0xd2>
			}

			else
			{
				LCD_send_data_multi(dataBack,3);
 800096a:	f107 0308 	add.w	r3, r7, #8
 800096e:	2103      	movs	r1, #3
 8000970:	4618      	mov	r0, r3
 8000972:	f000 f8fd 	bl	8000b70 <LCD_send_data_multi>
		for(j=0; j<font.width; j++)
 8000976:	7dbb      	ldrb	r3, [r7, #22]
 8000978:	3301      	adds	r3, #1
 800097a:	75bb      	strb	r3, [r7, #22]
 800097c:	7dbb      	ldrb	r3, [r7, #22]
 800097e:	b29a      	uxth	r2, r3
 8000980:	4b0a      	ldr	r3, [pc, #40]	@ (80009ac <print_character+0x108>)
 8000982:	889b      	ldrh	r3, [r3, #4]
 8000984:	429a      	cmp	r2, r3
 8000986:	d3e2      	bcc.n	800094e <print_character+0xaa>
	for(i=0; i<font.height; i++)
 8000988:	7dfb      	ldrb	r3, [r7, #23]
 800098a:	3301      	adds	r3, #1
 800098c:	75fb      	strb	r3, [r7, #23]
 800098e:	7dfb      	ldrb	r3, [r7, #23]
 8000990:	b29a      	uxth	r2, r3
 8000992:	4b06      	ldr	r3, [pc, #24]	@ (80009ac <print_character+0x108>)
 8000994:	88db      	ldrh	r3, [r3, #6]
 8000996:	429a      	cmp	r2, r3
 8000998:	d3c8      	bcc.n	800092c <print_character+0x88>
			}
		}
	}

	CS_D();
 800099a:	2201      	movs	r2, #1
 800099c:	2110      	movs	r1, #16
 800099e:	4804      	ldr	r0, [pc, #16]	@ (80009b0 <print_character+0x10c>)
 80009a0:	f002 fbc2 	bl	8003128 <HAL_GPIO_WritePin>

}
 80009a4:	bf00      	nop
 80009a6:	371c      	adds	r7, #28
 80009a8:	46bd      	mov	sp, r7
 80009aa:	bd90      	pop	{r4, r7, pc}
 80009ac:	20000000 	.word	0x20000000
 80009b0:	40020c00 	.word	0x40020c00

080009b4 <print_string>:


void print_string(uint16_t x, uint16_t y, char* string, uint8_t n, uint16_t fontColor, uint16_t backColor)
{
 80009b4:	b590      	push	{r4, r7, lr}
 80009b6:	b089      	sub	sp, #36	@ 0x24
 80009b8:	af02      	add	r7, sp, #8
 80009ba:	60ba      	str	r2, [r7, #8]
 80009bc:	461a      	mov	r2, r3
 80009be:	4603      	mov	r3, r0
 80009c0:	81fb      	strh	r3, [r7, #14]
 80009c2:	460b      	mov	r3, r1
 80009c4:	81bb      	strh	r3, [r7, #12]
 80009c6:	4613      	mov	r3, r2
 80009c8:	71fb      	strb	r3, [r7, #7]

	char *temp = string;
 80009ca:	68bb      	ldr	r3, [r7, #8]
 80009cc:	617b      	str	r3, [r7, #20]

	while(string<(temp+n))
 80009ce:	e027      	b.n	8000a20 <print_string+0x6c>
	{
		if(x + font.width > 320)
 80009d0:	89fb      	ldrh	r3, [r7, #14]
 80009d2:	4a19      	ldr	r2, [pc, #100]	@ (8000a38 <print_string+0x84>)
 80009d4:	8892      	ldrh	r2, [r2, #4]
 80009d6:	4413      	add	r3, r2
 80009d8:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80009dc:	dd07      	ble.n	80009ee <print_string+0x3a>
		{
			x = font.width;
 80009de:	4b16      	ldr	r3, [pc, #88]	@ (8000a38 <print_string+0x84>)
 80009e0:	889b      	ldrh	r3, [r3, #4]
 80009e2:	81fb      	strh	r3, [r7, #14]
			y = y + font.height;
 80009e4:	4b14      	ldr	r3, [pc, #80]	@ (8000a38 <print_string+0x84>)
 80009e6:	88da      	ldrh	r2, [r3, #6]
 80009e8:	89bb      	ldrh	r3, [r7, #12]
 80009ea:	4413      	add	r3, r2
 80009ec:	81bb      	strh	r3, [r7, #12]
		}

		if((y + font.height) > 480)
 80009ee:	89bb      	ldrh	r3, [r7, #12]
 80009f0:	4a11      	ldr	r2, [pc, #68]	@ (8000a38 <print_string+0x84>)
 80009f2:	88d2      	ldrh	r2, [r2, #6]
 80009f4:	4413      	add	r3, r2
 80009f6:	f5b3 7ff0 	cmp.w	r3, #480	@ 0x1e0
 80009fa:	dc18      	bgt.n	8000a2e <print_string+0x7a>
		{
			return;
		}

		print_character(x, y, *string, fontColor, backColor);
 80009fc:	68bb      	ldr	r3, [r7, #8]
 80009fe:	781a      	ldrb	r2, [r3, #0]
 8000a00:	8d3c      	ldrh	r4, [r7, #40]	@ 0x28
 8000a02:	89b9      	ldrh	r1, [r7, #12]
 8000a04:	89f8      	ldrh	r0, [r7, #14]
 8000a06:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8000a08:	9300      	str	r3, [sp, #0]
 8000a0a:	4623      	mov	r3, r4
 8000a0c:	f7ff ff4a 	bl	80008a4 <print_character>
		string++;
 8000a10:	68bb      	ldr	r3, [r7, #8]
 8000a12:	3301      	adds	r3, #1
 8000a14:	60bb      	str	r3, [r7, #8]
		x = x + font.width;
 8000a16:	4b08      	ldr	r3, [pc, #32]	@ (8000a38 <print_string+0x84>)
 8000a18:	889a      	ldrh	r2, [r3, #4]
 8000a1a:	89fb      	ldrh	r3, [r7, #14]
 8000a1c:	4413      	add	r3, r2
 8000a1e:	81fb      	strh	r3, [r7, #14]
	while(string<(temp+n))
 8000a20:	79fb      	ldrb	r3, [r7, #7]
 8000a22:	697a      	ldr	r2, [r7, #20]
 8000a24:	4413      	add	r3, r2
 8000a26:	68ba      	ldr	r2, [r7, #8]
 8000a28:	429a      	cmp	r2, r3
 8000a2a:	d3d1      	bcc.n	80009d0 <print_string+0x1c>
 8000a2c:	e000      	b.n	8000a30 <print_string+0x7c>
			return;
 8000a2e:	bf00      	nop
	}

}
 8000a30:	371c      	adds	r7, #28
 8000a32:	46bd      	mov	sp, r7
 8000a34:	bd90      	pop	{r4, r7, pc}
 8000a36:	bf00      	nop
 8000a38:	20000000 	.word	0x20000000

08000a3c <draw_horizontal_line>:


void draw_horizontal_line(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t color)
{
 8000a3c:	b590      	push	{r4, r7, lr}
 8000a3e:	b087      	sub	sp, #28
 8000a40:	af02      	add	r7, sp, #8
 8000a42:	4604      	mov	r4, r0
 8000a44:	4608      	mov	r0, r1
 8000a46:	4611      	mov	r1, r2
 8000a48:	461a      	mov	r2, r3
 8000a4a:	4623      	mov	r3, r4
 8000a4c:	80fb      	strh	r3, [r7, #6]
 8000a4e:	4603      	mov	r3, r0
 8000a50:	80bb      	strh	r3, [r7, #4]
 8000a52:	460b      	mov	r3, r1
 8000a54:	807b      	strh	r3, [r7, #2]
 8000a56:	4613      	mov	r3, r2
 8000a58:	803b      	strh	r3, [r7, #0]
	 * Functie pentru desenarea grafica unei linii orizontale.
	 * Input: x0 si y0 coordonatele initiale, x1 lungimea relativa liniei, si culoarea
	 * Output: Void
	 */

	x1 = x0+x1; //aflam lungimea efectiva
 8000a5a:	88fa      	ldrh	r2, [r7, #6]
 8000a5c:	887b      	ldrh	r3, [r7, #2]
 8000a5e:	4413      	add	r3, r2
 8000a60:	807b      	strh	r3, [r7, #2]
	set_adress_window(x0, y0, x1-1, y0, 'w');
 8000a62:	887b      	ldrh	r3, [r7, #2]
 8000a64:	3b01      	subs	r3, #1
 8000a66:	b29a      	uxth	r2, r3
 8000a68:	88bb      	ldrh	r3, [r7, #4]
 8000a6a:	88b9      	ldrh	r1, [r7, #4]
 8000a6c:	88f8      	ldrh	r0, [r7, #6]
 8000a6e:	2477      	movs	r4, #119	@ 0x77
 8000a70:	9400      	str	r4, [sp, #0]
 8000a72:	f000 f9f9 	bl	8000e68 <set_adress_window>

	uint8_t pixel[3];
	convert_color_16_to_18(color, pixel);
 8000a76:	f107 0208 	add.w	r2, r7, #8
 8000a7a:	883b      	ldrh	r3, [r7, #0]
 8000a7c:	4611      	mov	r1, r2
 8000a7e:	4618      	mov	r0, r3
 8000a80:	f7ff fd1a 	bl	80004b8 <convert_color_16_to_18>

	for(uint16_t i=0; i<x1-x0; i++)
 8000a84:	2300      	movs	r3, #0
 8000a86:	81fb      	strh	r3, [r7, #14]
 8000a88:	e008      	b.n	8000a9c <draw_horizontal_line+0x60>
	{
		LCD_send_data_multi(pixel,sizeof(pixel));
 8000a8a:	f107 0308 	add.w	r3, r7, #8
 8000a8e:	2103      	movs	r1, #3
 8000a90:	4618      	mov	r0, r3
 8000a92:	f000 f86d 	bl	8000b70 <LCD_send_data_multi>
	for(uint16_t i=0; i<x1-x0; i++)
 8000a96:	89fb      	ldrh	r3, [r7, #14]
 8000a98:	3301      	adds	r3, #1
 8000a9a:	81fb      	strh	r3, [r7, #14]
 8000a9c:	89fa      	ldrh	r2, [r7, #14]
 8000a9e:	8879      	ldrh	r1, [r7, #2]
 8000aa0:	88fb      	ldrh	r3, [r7, #6]
 8000aa2:	1acb      	subs	r3, r1, r3
 8000aa4:	429a      	cmp	r2, r3
 8000aa6:	dbf0      	blt.n	8000a8a <draw_horizontal_line+0x4e>
	}


}
 8000aa8:	bf00      	nop
 8000aaa:	bf00      	nop
 8000aac:	3714      	adds	r7, #20
 8000aae:	46bd      	mov	sp, r7
 8000ab0:	bd90      	pop	{r4, r7, pc}

08000ab2 <draw_vertical_line>:


void draw_vertical_line(uint16_t x0, uint16_t y0, uint16_t y1, uint16_t color)
{
 8000ab2:	b590      	push	{r4, r7, lr}
 8000ab4:	b087      	sub	sp, #28
 8000ab6:	af02      	add	r7, sp, #8
 8000ab8:	4604      	mov	r4, r0
 8000aba:	4608      	mov	r0, r1
 8000abc:	4611      	mov	r1, r2
 8000abe:	461a      	mov	r2, r3
 8000ac0:	4623      	mov	r3, r4
 8000ac2:	80fb      	strh	r3, [r7, #6]
 8000ac4:	4603      	mov	r3, r0
 8000ac6:	80bb      	strh	r3, [r7, #4]
 8000ac8:	460b      	mov	r3, r1
 8000aca:	807b      	strh	r3, [r7, #2]
 8000acc:	4613      	mov	r3, r2
 8000ace:	803b      	strh	r3, [r7, #0]
	 * Functie pentru desenarea grafica unei linii verticale.
	 * Input: x0 si y0 coordonatele initiale, y1 lungimea relativa liniei, si culoarea
	 * Output: Void
	 */

	y1 = y0+y1; //aflam lungimea efectiva
 8000ad0:	88ba      	ldrh	r2, [r7, #4]
 8000ad2:	887b      	ldrh	r3, [r7, #2]
 8000ad4:	4413      	add	r3, r2
 8000ad6:	807b      	strh	r3, [r7, #2]
	set_adress_window(x0, y0, x0, y1-1, 'w');
 8000ad8:	887b      	ldrh	r3, [r7, #2]
 8000ada:	3b01      	subs	r3, #1
 8000adc:	b29b      	uxth	r3, r3
 8000ade:	88fa      	ldrh	r2, [r7, #6]
 8000ae0:	88b9      	ldrh	r1, [r7, #4]
 8000ae2:	88f8      	ldrh	r0, [r7, #6]
 8000ae4:	2477      	movs	r4, #119	@ 0x77
 8000ae6:	9400      	str	r4, [sp, #0]
 8000ae8:	f000 f9be 	bl	8000e68 <set_adress_window>

	uint8_t pixel[3];
	convert_color_16_to_18(color, pixel);
 8000aec:	f107 0208 	add.w	r2, r7, #8
 8000af0:	883b      	ldrh	r3, [r7, #0]
 8000af2:	4611      	mov	r1, r2
 8000af4:	4618      	mov	r0, r3
 8000af6:	f7ff fcdf 	bl	80004b8 <convert_color_16_to_18>

	for(uint16_t i=0; i<y1-y0; i++)
 8000afa:	2300      	movs	r3, #0
 8000afc:	81fb      	strh	r3, [r7, #14]
 8000afe:	e008      	b.n	8000b12 <draw_vertical_line+0x60>
	{
		LCD_send_data_multi(pixel,sizeof(pixel));
 8000b00:	f107 0308 	add.w	r3, r7, #8
 8000b04:	2103      	movs	r1, #3
 8000b06:	4618      	mov	r0, r3
 8000b08:	f000 f832 	bl	8000b70 <LCD_send_data_multi>
	for(uint16_t i=0; i<y1-y0; i++)
 8000b0c:	89fb      	ldrh	r3, [r7, #14]
 8000b0e:	3301      	adds	r3, #1
 8000b10:	81fb      	strh	r3, [r7, #14]
 8000b12:	89fa      	ldrh	r2, [r7, #14]
 8000b14:	8879      	ldrh	r1, [r7, #2]
 8000b16:	88bb      	ldrh	r3, [r7, #4]
 8000b18:	1acb      	subs	r3, r1, r3
 8000b1a:	429a      	cmp	r2, r3
 8000b1c:	dbf0      	blt.n	8000b00 <draw_vertical_line+0x4e>
	}


}
 8000b1e:	bf00      	nop
 8000b20:	bf00      	nop
 8000b22:	3714      	adds	r7, #20
 8000b24:	46bd      	mov	sp, r7
 8000b26:	bd90      	pop	{r4, r7, pc}

08000b28 <LCD_send_command>:
#include "lcd.h"


void LCD_send_command(uint8_t cmd)
{
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	b082      	sub	sp, #8
 8000b2c:	af00      	add	r7, sp, #0
 8000b2e:	4603      	mov	r3, r0
 8000b30:	71fb      	strb	r3, [r7, #7]
	 * pentru a realiza transmiterea comenzii (DC,CS).
	 * Input: 1. Comanda pe 8 biti (de obicei in hexazecimal)
	 * Output: Void
	 */

	DC_COMMAND();                                                //Modul de comanda DC LOW
 8000b32:	2200      	movs	r2, #0
 8000b34:	2108      	movs	r1, #8
 8000b36:	480c      	ldr	r0, [pc, #48]	@ (8000b68 <LCD_send_command+0x40>)
 8000b38:	f002 faf6 	bl	8003128 <HAL_GPIO_WritePin>
	CS_A();                                                      //selectare dispozitiv CS LOW
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	2110      	movs	r1, #16
 8000b40:	4809      	ldr	r0, [pc, #36]	@ (8000b68 <LCD_send_command+0x40>)
 8000b42:	f002 faf1 	bl	8003128 <HAL_GPIO_WritePin>

	HAL_SPI_Transmit(&hspi1, (uint8_t*)&cmd, 1, HAL_MAX_DELAY);  //Transmitere SPI comanda
 8000b46:	1df9      	adds	r1, r7, #7
 8000b48:	f04f 33ff 	mov.w	r3, #4294967295
 8000b4c:	2201      	movs	r2, #1
 8000b4e:	4807      	ldr	r0, [pc, #28]	@ (8000b6c <LCD_send_command+0x44>)
 8000b50:	f003 ffbd 	bl	8004ace <HAL_SPI_Transmit>

	CS_D();                                                      //deselectare ecran CS HIGH
 8000b54:	2201      	movs	r2, #1
 8000b56:	2110      	movs	r1, #16
 8000b58:	4803      	ldr	r0, [pc, #12]	@ (8000b68 <LCD_send_command+0x40>)
 8000b5a:	f002 fae5 	bl	8003128 <HAL_GPIO_WritePin>


}
 8000b5e:	bf00      	nop
 8000b60:	3708      	adds	r7, #8
 8000b62:	46bd      	mov	sp, r7
 8000b64:	bd80      	pop	{r7, pc}
 8000b66:	bf00      	nop
 8000b68:	40020c00 	.word	0x40020c00
 8000b6c:	20000178 	.word	0x20000178

08000b70 <LCD_send_data_multi>:


void LCD_send_data_multi(uint8_t *data, unsigned int size)
{
 8000b70:	b580      	push	{r7, lr}
 8000b72:	b086      	sub	sp, #24
 8000b74:	af00      	add	r7, sp, #0
 8000b76:	6078      	str	r0, [r7, #4]
 8000b78:	6039      	str	r1, [r7, #0]
	 * Output: Void
	 */

	//flagDmaSpiTx = 1;

	unsigned int valMaxFrame = 1024; //numarul maxim de octeti pe frame
 8000b7a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000b7e:	613b      	str	r3, [r7, #16]
	unsigned int nrFrames = size/valMaxFrame; //numarul de frameuri de trimis
 8000b80:	683a      	ldr	r2, [r7, #0]
 8000b82:	693b      	ldr	r3, [r7, #16]
 8000b84:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b88:	617b      	str	r3, [r7, #20]
	unsigned int remainder = size%valMaxFrame; //restul de trimis daca e cazul
 8000b8a:	683b      	ldr	r3, [r7, #0]
 8000b8c:	693a      	ldr	r2, [r7, #16]
 8000b8e:	fbb3 f2f2 	udiv	r2, r3, r2
 8000b92:	6939      	ldr	r1, [r7, #16]
 8000b94:	fb01 f202 	mul.w	r2, r1, r2
 8000b98:	1a9b      	subs	r3, r3, r2
 8000b9a:	60fb      	str	r3, [r7, #12]

	DC_DATA();
 8000b9c:	2201      	movs	r2, #1
 8000b9e:	2108      	movs	r1, #8
 8000ba0:	481d      	ldr	r0, [pc, #116]	@ (8000c18 <LCD_send_data_multi+0xa8>)
 8000ba2:	f002 fac1 	bl	8003128 <HAL_GPIO_WritePin>
	CS_A();
 8000ba6:	2200      	movs	r2, #0
 8000ba8:	2110      	movs	r1, #16
 8000baa:	481b      	ldr	r0, [pc, #108]	@ (8000c18 <LCD_send_data_multi+0xa8>)
 8000bac:	f002 fabc 	bl	8003128 <HAL_GPIO_WritePin>


	if(size <= valMaxFrame)
 8000bb0:	683a      	ldr	r2, [r7, #0]
 8000bb2:	693b      	ldr	r3, [r7, #16]
 8000bb4:	429a      	cmp	r2, r3
 8000bb6:	d817      	bhi.n	8000be8 <LCD_send_data_multi+0x78>
	{
		//flagDmaSpiTx = 0;
		//HAL_SPI_Transmit_DMA(&hspi1, data, size);
		HAL_SPI_Transmit(&hspi1, data, size, HAL_MAX_DELAY);
 8000bb8:	683b      	ldr	r3, [r7, #0]
 8000bba:	b29a      	uxth	r2, r3
 8000bbc:	f04f 33ff 	mov.w	r3, #4294967295
 8000bc0:	6879      	ldr	r1, [r7, #4]
 8000bc2:	4816      	ldr	r0, [pc, #88]	@ (8000c1c <LCD_send_data_multi+0xac>)
 8000bc4:	f003 ff83 	bl	8004ace <HAL_SPI_Transmit>
 8000bc8:	e01c      	b.n	8000c04 <LCD_send_data_multi+0x94>
		while(nrFrames != 0)
		{
			//while(flagDmaSpiTx == 0);
			//flagDmaSpiTx = 0;
			//HAL_SPI_Transmit_DMA(&hspi1, data, valMaxFrame);
			HAL_SPI_Transmit(&hspi1, data, valMaxFrame, HAL_MAX_DELAY);
 8000bca:	693b      	ldr	r3, [r7, #16]
 8000bcc:	b29a      	uxth	r2, r3
 8000bce:	f04f 33ff 	mov.w	r3, #4294967295
 8000bd2:	6879      	ldr	r1, [r7, #4]
 8000bd4:	4811      	ldr	r0, [pc, #68]	@ (8000c1c <LCD_send_data_multi+0xac>)
 8000bd6:	f003 ff7a 	bl	8004ace <HAL_SPI_Transmit>
			data = data+valMaxFrame;
 8000bda:	687a      	ldr	r2, [r7, #4]
 8000bdc:	693b      	ldr	r3, [r7, #16]
 8000bde:	4413      	add	r3, r2
 8000be0:	607b      	str	r3, [r7, #4]
			nrFrames--;
 8000be2:	697b      	ldr	r3, [r7, #20]
 8000be4:	3b01      	subs	r3, #1
 8000be6:	617b      	str	r3, [r7, #20]
		while(nrFrames != 0)
 8000be8:	697b      	ldr	r3, [r7, #20]
 8000bea:	2b00      	cmp	r3, #0
 8000bec:	d1ed      	bne.n	8000bca <LCD_send_data_multi+0x5a>
		}

		if(remainder != 0)
 8000bee:	68fb      	ldr	r3, [r7, #12]
 8000bf0:	2b00      	cmp	r3, #0
 8000bf2:	d007      	beq.n	8000c04 <LCD_send_data_multi+0x94>
		{
			//while(flagDmaSpiTx == 0);
			//flagDmaSpiTx = 0;
			//HAL_SPI_Transmit_DMA(&hspi1, data, remainder);
			HAL_SPI_Transmit(&hspi1, data, remainder, HAL_MAX_DELAY);
 8000bf4:	68fb      	ldr	r3, [r7, #12]
 8000bf6:	b29a      	uxth	r2, r3
 8000bf8:	f04f 33ff 	mov.w	r3, #4294967295
 8000bfc:	6879      	ldr	r1, [r7, #4]
 8000bfe:	4807      	ldr	r0, [pc, #28]	@ (8000c1c <LCD_send_data_multi+0xac>)
 8000c00:	f003 ff65 	bl	8004ace <HAL_SPI_Transmit>

		}
	}

	//while(flagDmaSpiTx == 0);
	CS_D();
 8000c04:	2201      	movs	r2, #1
 8000c06:	2110      	movs	r1, #16
 8000c08:	4803      	ldr	r0, [pc, #12]	@ (8000c18 <LCD_send_data_multi+0xa8>)
 8000c0a:	f002 fa8d 	bl	8003128 <HAL_GPIO_WritePin>

}
 8000c0e:	bf00      	nop
 8000c10:	3718      	adds	r7, #24
 8000c12:	46bd      	mov	sp, r7
 8000c14:	bd80      	pop	{r7, pc}
 8000c16:	bf00      	nop
 8000c18:	40020c00 	.word	0x40020c00
 8000c1c:	20000178 	.word	0x20000178

08000c20 <LCD_send_data>:


void LCD_send_data(uint8_t data)
{
 8000c20:	b580      	push	{r7, lr}
 8000c22:	b082      	sub	sp, #8
 8000c24:	af00      	add	r7, sp, #0
 8000c26:	4603      	mov	r3, r0
 8000c28:	71fb      	strb	r3, [r7, #7]
	 * Functie de transmitere a unui singur octet prin SPI (analog cu transmiterea comenzilor).
	 * Parametrii: 1. Datele de transmis pe un octet
	 * Date returnate: Void
	 */

	DC_DATA();
 8000c2a:	2201      	movs	r2, #1
 8000c2c:	2108      	movs	r1, #8
 8000c2e:	480c      	ldr	r0, [pc, #48]	@ (8000c60 <LCD_send_data+0x40>)
 8000c30:	f002 fa7a 	bl	8003128 <HAL_GPIO_WritePin>
	CS_A();
 8000c34:	2200      	movs	r2, #0
 8000c36:	2110      	movs	r1, #16
 8000c38:	4809      	ldr	r0, [pc, #36]	@ (8000c60 <LCD_send_data+0x40>)
 8000c3a:	f002 fa75 	bl	8003128 <HAL_GPIO_WritePin>

	HAL_SPI_Transmit(&hspi1, (uint8_t*)&data, 1, HAL_MAX_DELAY);
 8000c3e:	1df9      	adds	r1, r7, #7
 8000c40:	f04f 33ff 	mov.w	r3, #4294967295
 8000c44:	2201      	movs	r2, #1
 8000c46:	4807      	ldr	r0, [pc, #28]	@ (8000c64 <LCD_send_data+0x44>)
 8000c48:	f003 ff41 	bl	8004ace <HAL_SPI_Transmit>

	CS_D();
 8000c4c:	2201      	movs	r2, #1
 8000c4e:	2110      	movs	r1, #16
 8000c50:	4803      	ldr	r0, [pc, #12]	@ (8000c60 <LCD_send_data+0x40>)
 8000c52:	f002 fa69 	bl	8003128 <HAL_GPIO_WritePin>

}
 8000c56:	bf00      	nop
 8000c58:	3708      	adds	r7, #8
 8000c5a:	46bd      	mov	sp, r7
 8000c5c:	bd80      	pop	{r7, pc}
 8000c5e:	bf00      	nop
 8000c60:	40020c00 	.word	0x40020c00
 8000c64:	20000178 	.word	0x20000178

08000c68 <ILI9488_driver_init>:



void ILI9488_driver_init()
{
 8000c68:	b580      	push	{r7, lr}
 8000c6a:	af00      	add	r7, sp, #0
	 * Output: Void
	 */

	//Mai intai vom incepe printr-un RESET HW

	RST_A();
 8000c6c:	2200      	movs	r2, #0
 8000c6e:	2140      	movs	r1, #64	@ 0x40
 8000c70:	487c      	ldr	r0, [pc, #496]	@ (8000e64 <ILI9488_driver_init+0x1fc>)
 8000c72:	f002 fa59 	bl	8003128 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8000c76:	200a      	movs	r0, #10
 8000c78:	f001 f99c 	bl	8001fb4 <HAL_Delay>
	RST_D();
 8000c7c:	2201      	movs	r2, #1
 8000c7e:	2140      	movs	r1, #64	@ 0x40
 8000c80:	4878      	ldr	r0, [pc, #480]	@ (8000e64 <ILI9488_driver_init+0x1fc>)
 8000c82:	f002 fa51 	bl	8003128 <HAL_GPIO_WritePin>

	//Vom continua prin diferite comenzi urmate de setari specifice pentru initializare

	LCD_send_command(0x01); //Reset SW de driver
 8000c86:	2001      	movs	r0, #1
 8000c88:	f7ff ff4e 	bl	8000b28 <LCD_send_command>
	HAL_Delay(150);
 8000c8c:	2096      	movs	r0, #150	@ 0x96
 8000c8e:	f001 f991 	bl	8001fb4 <HAL_Delay>
	LCD_send_command(ILI9488_SLPOUT); //scoatem sistemul din sleep
 8000c92:	2011      	movs	r0, #17
 8000c94:	f7ff ff48 	bl	8000b28 <LCD_send_command>
	HAL_Delay(255);
 8000c98:	20ff      	movs	r0, #255	@ 0xff
 8000c9a:	f001 f98b 	bl	8001fb4 <HAL_Delay>

	LCD_send_command(0xE0); //Comanda pentru a seta controlul la nivel de GAMMA pozitiv
 8000c9e:	20e0      	movs	r0, #224	@ 0xe0
 8000ca0:	f7ff ff42 	bl	8000b28 <LCD_send_command>
	LCD_send_data(0x00);	   //Urmat de parametrii ce vor defini curba gamma
 8000ca4:	2000      	movs	r0, #0
 8000ca6:	f7ff ffbb 	bl	8000c20 <LCD_send_data>
	LCD_send_data(0x0C);
 8000caa:	200c      	movs	r0, #12
 8000cac:	f7ff ffb8 	bl	8000c20 <LCD_send_data>
	LCD_send_data(0x05);
 8000cb0:	2005      	movs	r0, #5
 8000cb2:	f7ff ffb5 	bl	8000c20 <LCD_send_data>
	LCD_send_data(0x04);
 8000cb6:	2004      	movs	r0, #4
 8000cb8:	f7ff ffb2 	bl	8000c20 <LCD_send_data>
	LCD_send_data(0x0F);
 8000cbc:	200f      	movs	r0, #15
 8000cbe:	f7ff ffaf 	bl	8000c20 <LCD_send_data>
	LCD_send_data(0x06);
 8000cc2:	2006      	movs	r0, #6
 8000cc4:	f7ff ffac 	bl	8000c20 <LCD_send_data>
	LCD_send_data(0x3A);
 8000cc8:	203a      	movs	r0, #58	@ 0x3a
 8000cca:	f7ff ffa9 	bl	8000c20 <LCD_send_data>
	LCD_send_data(0x56);
 8000cce:	2056      	movs	r0, #86	@ 0x56
 8000cd0:	f7ff ffa6 	bl	8000c20 <LCD_send_data>
	LCD_send_data(0x4D);
 8000cd4:	204d      	movs	r0, #77	@ 0x4d
 8000cd6:	f7ff ffa3 	bl	8000c20 <LCD_send_data>
	LCD_send_data(0x03);
 8000cda:	2003      	movs	r0, #3
 8000cdc:	f7ff ffa0 	bl	8000c20 <LCD_send_data>
	LCD_send_data(0x0A);
 8000ce0:	200a      	movs	r0, #10
 8000ce2:	f7ff ff9d 	bl	8000c20 <LCD_send_data>
	LCD_send_data(0x06);
 8000ce6:	2006      	movs	r0, #6
 8000ce8:	f7ff ff9a 	bl	8000c20 <LCD_send_data>
	LCD_send_data(0x30);
 8000cec:	2030      	movs	r0, #48	@ 0x30
 8000cee:	f7ff ff97 	bl	8000c20 <LCD_send_data>
	LCD_send_data(0x3E);
 8000cf2:	203e      	movs	r0, #62	@ 0x3e
 8000cf4:	f7ff ff94 	bl	8000c20 <LCD_send_data>
	LCD_send_data(0x0F);
 8000cf8:	200f      	movs	r0, #15
 8000cfa:	f7ff ff91 	bl	8000c20 <LCD_send_data>

	LCD_send_command(0xE1);  //Comanda pentru a seta controlul la nivel de GAMMA negativ
 8000cfe:	20e1      	movs	r0, #225	@ 0xe1
 8000d00:	f7ff ff12 	bl	8000b28 <LCD_send_command>
	LCD_send_data(0x00);
 8000d04:	2000      	movs	r0, #0
 8000d06:	f7ff ff8b 	bl	8000c20 <LCD_send_data>
	LCD_send_data(0x13);
 8000d0a:	2013      	movs	r0, #19
 8000d0c:	f7ff ff88 	bl	8000c20 <LCD_send_data>
	LCD_send_data(0x18);
 8000d10:	2018      	movs	r0, #24
 8000d12:	f7ff ff85 	bl	8000c20 <LCD_send_data>
	LCD_send_data(0x01);
 8000d16:	2001      	movs	r0, #1
 8000d18:	f7ff ff82 	bl	8000c20 <LCD_send_data>
	LCD_send_data(0x11);
 8000d1c:	2011      	movs	r0, #17
 8000d1e:	f7ff ff7f 	bl	8000c20 <LCD_send_data>
	LCD_send_data(0x06);
 8000d22:	2006      	movs	r0, #6
 8000d24:	f7ff ff7c 	bl	8000c20 <LCD_send_data>
	LCD_send_data(0x38);
 8000d28:	2038      	movs	r0, #56	@ 0x38
 8000d2a:	f7ff ff79 	bl	8000c20 <LCD_send_data>
	LCD_send_data(0x34);
 8000d2e:	2034      	movs	r0, #52	@ 0x34
 8000d30:	f7ff ff76 	bl	8000c20 <LCD_send_data>
	LCD_send_data(0x4D);
 8000d34:	204d      	movs	r0, #77	@ 0x4d
 8000d36:	f7ff ff73 	bl	8000c20 <LCD_send_data>
	LCD_send_data(0x06);
 8000d3a:	2006      	movs	r0, #6
 8000d3c:	f7ff ff70 	bl	8000c20 <LCD_send_data>
	LCD_send_data(0x0D);
 8000d40:	200d      	movs	r0, #13
 8000d42:	f7ff ff6d 	bl	8000c20 <LCD_send_data>
	LCD_send_data(0x0B);
 8000d46:	200b      	movs	r0, #11
 8000d48:	f7ff ff6a 	bl	8000c20 <LCD_send_data>
	LCD_send_data(0x31);
 8000d4c:	2031      	movs	r0, #49	@ 0x31
 8000d4e:	f7ff ff67 	bl	8000c20 <LCD_send_data>
	LCD_send_data(0x37);
 8000d52:	2037      	movs	r0, #55	@ 0x37
 8000d54:	f7ff ff64 	bl	8000c20 <LCD_send_data>
	LCD_send_data(0x0F);
 8000d58:	200f      	movs	r0, #15
 8000d5a:	f7ff ff61 	bl	8000c20 <LCD_send_data>

	LCD_send_command(0xC0); //Comanda pentru PowerControl1
 8000d5e:	20c0      	movs	r0, #192	@ 0xc0
 8000d60:	f7ff fee2 	bl	8000b28 <LCD_send_command>
	LCD_send_data(0x18);
 8000d64:	2018      	movs	r0, #24
 8000d66:	f7ff ff5b 	bl	8000c20 <LCD_send_data>
	LCD_send_data(0x16);
 8000d6a:	2016      	movs	r0, #22
 8000d6c:	f7ff ff58 	bl	8000c20 <LCD_send_data>

	LCD_send_command(0xC1); //Comanda pentru PowerControl2
 8000d70:	20c1      	movs	r0, #193	@ 0xc1
 8000d72:	f7ff fed9 	bl	8000b28 <LCD_send_command>
	LCD_send_data(0x45);
 8000d76:	2045      	movs	r0, #69	@ 0x45
 8000d78:	f7ff ff52 	bl	8000c20 <LCD_send_data>

	LCD_send_command(0xC2); //Comanda pentru PowerControl3
 8000d7c:	20c2      	movs	r0, #194	@ 0xc2
 8000d7e:	f7ff fed3 	bl	8000b28 <LCD_send_command>
	LCD_send_data(0x33);
 8000d82:	2033      	movs	r0, #51	@ 0x33
 8000d84:	f7ff ff4c 	bl	8000c20 <LCD_send_data>

	LCD_send_command(0xC3); //Comanda pentru PowerControl3
 8000d88:	20c3      	movs	r0, #195	@ 0xc3
 8000d8a:	f7ff fecd 	bl	8000b28 <LCD_send_command>
	LCD_send_data(0x33);
 8000d8e:	2033      	movs	r0, #51	@ 0x33
 8000d90:	f7ff ff46 	bl	8000c20 <LCD_send_data>


	LCD_send_command(0x36); //Comanda pentru modul de setare al pixelilor (pg 192)
 8000d94:	2036      	movs	r0, #54	@ 0x36
 8000d96:	f7ff fec7 	bl	8000b28 <LCD_send_command>
	LCD_send_data(0x5C);    //Comanda pentru setare mod RGB, Scriere st-dr sus-jos 5C
 8000d9a:	205c      	movs	r0, #92	@ 0x5c
 8000d9c:	f7ff ff40 	bl	8000c20 <LCD_send_data>

	LCD_send_command(0x3A); //Comanda pentru setarea numarului de biti asociat unui pixel
 8000da0:	203a      	movs	r0, #58	@ 0x3a
 8000da2:	f7ff fec1 	bl	8000b28 <LCD_send_command>
	LCD_send_data(0x06);    //0x66 reprezinta formatul de 18 biti
 8000da6:	2006      	movs	r0, #6
 8000da8:	f7ff ff3a 	bl	8000c20 <LCD_send_data>

	LCD_send_command(0x00); //NOP pentru mic delay
 8000dac:	2000      	movs	r0, #0
 8000dae:	f7ff febb 	bl	8000b28 <LCD_send_command>
	LCD_send_command(0x00);
 8000db2:	2000      	movs	r0, #0
 8000db4:	f7ff feb8 	bl	8000b28 <LCD_send_command>

	LCD_send_command(0xB0); //Comanda pentru setarea interfetei de comunicare cu display-ul
 8000db8:	20b0      	movs	r0, #176	@ 0xb0
 8000dba:	f7ff feb5 	bl	8000b28 <LCD_send_command>
	LCD_send_data(0x00);    //Folosim pinul SDO: SDA_EN 0 0 0 VSPL HSPL DPL EPL (pg219)
 8000dbe:	2000      	movs	r0, #0
 8000dc0:	f7ff ff2e 	bl	8000c20 <LCD_send_data>

	LCD_send_command(0xB1); //Comanda pentru rata de refresh pentru 24 bit culoare
 8000dc4:	20b1      	movs	r0, #177	@ 0xb1
 8000dc6:	f7ff feaf 	bl	8000b28 <LCD_send_command>
	LCD_send_data(0xA0);    //Aproximaiv 60HZ
 8000dca:	20a0      	movs	r0, #160	@ 0xa0
 8000dcc:	f7ff ff28 	bl	8000c20 <LCD_send_data>
	LCD_send_data(0x11);  //Date pentru selectie zona de memorie a datelor pe ecran (nu folosim)
 8000dd0:	2011      	movs	r0, #17
 8000dd2:	f7ff ff25 	bl	8000c20 <LCD_send_data>

	LCD_send_command(0xB4); //Comanda pentru contrast
 8000dd6:	20b4      	movs	r0, #180	@ 0xb4
 8000dd8:	f7ff fea6 	bl	8000b28 <LCD_send_command>
	LCD_send_data(0x02);    //Contrast 2-Dot standard
 8000ddc:	2002      	movs	r0, #2
 8000dde:	f7ff ff1f 	bl	8000c20 <LCD_send_data>

	LCD_send_command(0xB5); //Comanda pentru Blanking Porch
 8000de2:	20b5      	movs	r0, #181	@ 0xb5
 8000de4:	f7ff fea0 	bl	8000b28 <LCD_send_command>
	LCD_send_data(0x02);
 8000de8:	2002      	movs	r0, #2
 8000dea:	f7ff ff19 	bl	8000c20 <LCD_send_data>
	LCD_send_data(0x02);
 8000dee:	2002      	movs	r0, #2
 8000df0:	f7ff ff16 	bl	8000c20 <LCD_send_data>
	LCD_send_data(0x0A);
 8000df4:	200a      	movs	r0, #10
 8000df6:	f7ff ff13 	bl	8000c20 <LCD_send_data>
	LCD_send_data(0x04);
 8000dfa:	2004      	movs	r0, #4
 8000dfc:	f7ff ff10 	bl	8000c20 <LCD_send_data>

	LCD_send_command(0xB6); //Display Function Control
 8000e00:	20b6      	movs	r0, #182	@ 0xb6
 8000e02:	f7ff fe91 	bl	8000b28 <LCD_send_command>
	LCD_send_data(0x02);
 8000e06:	2002      	movs	r0, #2
 8000e08:	f7ff ff0a 	bl	8000c20 <LCD_send_data>
	LCD_send_data(0x02);
 8000e0c:	2002      	movs	r0, #2
 8000e0e:	f7ff ff07 	bl	8000c20 <LCD_send_data>
	LCD_send_data(0x3B);
 8000e12:	203b      	movs	r0, #59	@ 0x3b
 8000e14:	f7ff ff04 	bl	8000c20 <LCD_send_data>

	LCD_send_command(0XE9); //Set Image Function
 8000e18:	20e9      	movs	r0, #233	@ 0xe9
 8000e1a:	f7ff fe85 	bl	8000b28 <LCD_send_command>
	LCD_send_data(0x00);    //Dezactivam modul de 24 de biti
 8000e1e:	2000      	movs	r0, #0
 8000e20:	f7ff fefe 	bl	8000c20 <LCD_send_data>

	LCD_send_command(0xF7); //Comanda pentru DSI dar folosim SPI
 8000e24:	20f7      	movs	r0, #247	@ 0xf7
 8000e26:	f7ff fe7f 	bl	8000b28 <LCD_send_command>
	LCD_send_data(0xA9);
 8000e2a:	20a9      	movs	r0, #169	@ 0xa9
 8000e2c:	f7ff fef8 	bl	8000c20 <LCD_send_data>
	LCD_send_data(0x51);
 8000e30:	2051      	movs	r0, #81	@ 0x51
 8000e32:	f7ff fef5 	bl	8000c20 <LCD_send_data>
	LCD_send_data(0x2C);
 8000e36:	202c      	movs	r0, #44	@ 0x2c
 8000e38:	f7ff fef2 	bl	8000c20 <LCD_send_data>
	LCD_send_data(0x82);
 8000e3c:	2082      	movs	r0, #130	@ 0x82
 8000e3e:	f7ff feef 	bl	8000c20 <LCD_send_data>


	LCD_send_command(ILI9488_SLPOUT);
 8000e42:	2011      	movs	r0, #17
 8000e44:	f7ff fe70 	bl	8000b28 <LCD_send_command>
	HAL_Delay(255);
 8000e48:	20ff      	movs	r0, #255	@ 0xff
 8000e4a:	f001 f8b3 	bl	8001fb4 <HAL_Delay>
	LCD_send_command(0x51); //Luminozittea Display
 8000e4e:	2051      	movs	r0, #81	@ 0x51
 8000e50:	f7ff fe6a 	bl	8000b28 <LCD_send_command>
	LCD_send_data(0xFF);    //maxima
 8000e54:	20ff      	movs	r0, #255	@ 0xff
 8000e56:	f7ff fee3 	bl	8000c20 <LCD_send_data>
	LCD_send_command(ILI9488_DISPON);
 8000e5a:	2029      	movs	r0, #41	@ 0x29
 8000e5c:	f7ff fe64 	bl	8000b28 <LCD_send_command>


}
 8000e60:	bf00      	nop
 8000e62:	bd80      	pop	{r7, pc}
 8000e64:	40020c00 	.word	0x40020c00

08000e68 <set_adress_window>:




void set_adress_window(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, char x)
{
 8000e68:	b590      	push	{r4, r7, lr}
 8000e6a:	b085      	sub	sp, #20
 8000e6c:	af00      	add	r7, sp, #0
 8000e6e:	4604      	mov	r4, r0
 8000e70:	4608      	mov	r0, r1
 8000e72:	4611      	mov	r1, r2
 8000e74:	461a      	mov	r2, r3
 8000e76:	4623      	mov	r3, r4
 8000e78:	80fb      	strh	r3, [r7, #6]
 8000e7a:	4603      	mov	r3, r0
 8000e7c:	80bb      	strh	r3, [r7, #4]
 8000e7e:	460b      	mov	r3, r1
 8000e80:	807b      	strh	r3, [r7, #2]
 8000e82:	4613      	mov	r3, r2
 8000e84:	803b      	strh	r3, [r7, #0]
	 * Output: Void
	 */

	uint8_t data[4];

	LCD_send_command(ILI9488_CASET); //setare coloana anume x0-x1
 8000e86:	202a      	movs	r0, #42	@ 0x2a
 8000e88:	f7ff fe4e 	bl	8000b28 <LCD_send_command>
										//se vor tranmite mai intai MSB apoi LSB (pg 175)

	data[0] = (x0 >> 8) & 0x00FF; data[1] = x0 & 0x00FF; //coordonate de start x0
 8000e8c:	88fb      	ldrh	r3, [r7, #6]
 8000e8e:	0a1b      	lsrs	r3, r3, #8
 8000e90:	b29b      	uxth	r3, r3
 8000e92:	b2db      	uxtb	r3, r3
 8000e94:	733b      	strb	r3, [r7, #12]
 8000e96:	88fb      	ldrh	r3, [r7, #6]
 8000e98:	b2db      	uxtb	r3, r3
 8000e9a:	737b      	strb	r3, [r7, #13]
	data[2] = (x1 >> 8) & 0x00FF; data[3] = x1 & 0x00FF; //coordonate de final x1
 8000e9c:	887b      	ldrh	r3, [r7, #2]
 8000e9e:	0a1b      	lsrs	r3, r3, #8
 8000ea0:	b29b      	uxth	r3, r3
 8000ea2:	b2db      	uxtb	r3, r3
 8000ea4:	73bb      	strb	r3, [r7, #14]
 8000ea6:	887b      	ldrh	r3, [r7, #2]
 8000ea8:	b2db      	uxtb	r3, r3
 8000eaa:	73fb      	strb	r3, [r7, #15]
	LCD_send_data_multi(data, sizeof(data));
 8000eac:	f107 030c 	add.w	r3, r7, #12
 8000eb0:	2104      	movs	r1, #4
 8000eb2:	4618      	mov	r0, r3
 8000eb4:	f7ff fe5c 	bl	8000b70 <LCD_send_data_multi>


	LCD_send_command(ILI9488_PASET);
 8000eb8:	202b      	movs	r0, #43	@ 0x2b
 8000eba:	f7ff fe35 	bl	8000b28 <LCD_send_command>

	data[0] = (y0 >> 8) & 0x00FF; data[1] = y0 & 0x00FF; //coordonate de start y0
 8000ebe:	88bb      	ldrh	r3, [r7, #4]
 8000ec0:	0a1b      	lsrs	r3, r3, #8
 8000ec2:	b29b      	uxth	r3, r3
 8000ec4:	b2db      	uxtb	r3, r3
 8000ec6:	733b      	strb	r3, [r7, #12]
 8000ec8:	88bb      	ldrh	r3, [r7, #4]
 8000eca:	b2db      	uxtb	r3, r3
 8000ecc:	737b      	strb	r3, [r7, #13]
	data[2] = (y1 >> 8) & 0x00FF; data[3] = y1 & 0x00FF; //coordonate de final y1
 8000ece:	883b      	ldrh	r3, [r7, #0]
 8000ed0:	0a1b      	lsrs	r3, r3, #8
 8000ed2:	b29b      	uxth	r3, r3
 8000ed4:	b2db      	uxtb	r3, r3
 8000ed6:	73bb      	strb	r3, [r7, #14]
 8000ed8:	883b      	ldrh	r3, [r7, #0]
 8000eda:	b2db      	uxtb	r3, r3
 8000edc:	73fb      	strb	r3, [r7, #15]
	LCD_send_data_multi(data, sizeof(data));
 8000ede:	f107 030c 	add.w	r3, r7, #12
 8000ee2:	2104      	movs	r1, #4
 8000ee4:	4618      	mov	r0, r3
 8000ee6:	f7ff fe43 	bl	8000b70 <LCD_send_data_multi>

	if(x == 'w')
 8000eea:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000eee:	2b77      	cmp	r3, #119	@ 0x77
 8000ef0:	d102      	bne.n	8000ef8 <set_adress_window+0x90>
	{
		LCD_send_command(ILI9488_RAMWR); //Comanda pentru a pregati ecranul sa primeasca culori
 8000ef2:	202c      	movs	r0, #44	@ 0x2c
 8000ef4:	f7ff fe18 	bl	8000b28 <LCD_send_command>
										//Dupa ce am setat intervalul de selectie
	}

	if(x == 'r')
 8000ef8:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000efc:	2b72      	cmp	r3, #114	@ 0x72
 8000efe:	d102      	bne.n	8000f06 <set_adress_window+0x9e>
	{
		LCD_send_command(ILI9488_RAMRD);
 8000f00:	202e      	movs	r0, #46	@ 0x2e
 8000f02:	f7ff fe11 	bl	8000b28 <LCD_send_command>
	}


}
 8000f06:	bf00      	nop
 8000f08:	3714      	adds	r7, #20
 8000f0a:	46bd      	mov	sp, r7
 8000f0c:	bd90      	pop	{r4, r7, pc}
	...

08000f10 <read_pixel_frame>:



void read_pixel_frame(uint16_t x0, uint16_t y0, uint16_t x, uint16_t y, uint8_t*data)
{
 8000f10:	b590      	push	{r4, r7, lr}
 8000f12:	b087      	sub	sp, #28
 8000f14:	af00      	add	r7, sp, #0
 8000f16:	4604      	mov	r4, r0
 8000f18:	4608      	mov	r0, r1
 8000f1a:	4611      	mov	r1, r2
 8000f1c:	461a      	mov	r2, r3
 8000f1e:	4623      	mov	r3, r4
 8000f20:	80fb      	strh	r3, [r7, #6]
 8000f22:	4603      	mov	r3, r0
 8000f24:	80bb      	strh	r3, [r7, #4]
 8000f26:	460b      	mov	r3, r1
 8000f28:	807b      	strh	r3, [r7, #2]
 8000f2a:	4613      	mov	r3, r2
 8000f2c:	803b      	strh	r3, [r7, #0]
	* Functie pentru receptionarea datelor aferente unei portiuni din ecran.
	* Se va selecta o fereastra de adresare LCD-ului, ca mai apoi sa se trimita comanda
	* de transmitere a datelor LCD->MCU.
	*/

	hspi1.Instance->CR1 &= ~SPI_CR1_SPE; //dezactivare temporara SPI
 8000f2e:	4b7b      	ldr	r3, [pc, #492]	@ (800111c <read_pixel_frame+0x20c>)
 8000f30:	681b      	ldr	r3, [r3, #0]
 8000f32:	681a      	ldr	r2, [r3, #0]
 8000f34:	4b79      	ldr	r3, [pc, #484]	@ (800111c <read_pixel_frame+0x20c>)
 8000f36:	681b      	ldr	r3, [r3, #0]
 8000f38:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8000f3c:	601a      	str	r2, [r3, #0]
	hspi1.Instance->CR1 &= ~SPI_CR1_BR;  //resetare valoare BD
 8000f3e:	4b77      	ldr	r3, [pc, #476]	@ (800111c <read_pixel_frame+0x20c>)
 8000f40:	681b      	ldr	r3, [r3, #0]
 8000f42:	681a      	ldr	r2, [r3, #0]
 8000f44:	4b75      	ldr	r3, [pc, #468]	@ (800111c <read_pixel_frame+0x20c>)
 8000f46:	681b      	ldr	r3, [r3, #0]
 8000f48:	f022 0238 	bic.w	r2, r2, #56	@ 0x38
 8000f4c:	601a      	str	r2, [r3, #0]
	hspi1.Instance->CR1 |= SPI_BAUDRATEPRESCALER_8; //setare valoare BD prescaler de 8
 8000f4e:	4b73      	ldr	r3, [pc, #460]	@ (800111c <read_pixel_frame+0x20c>)
 8000f50:	681b      	ldr	r3, [r3, #0]
 8000f52:	681a      	ldr	r2, [r3, #0]
 8000f54:	4b71      	ldr	r3, [pc, #452]	@ (800111c <read_pixel_frame+0x20c>)
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	f042 0210 	orr.w	r2, r2, #16
 8000f5c:	601a      	str	r2, [r3, #0]

	hspi1.Instance->CR1 |= SPI_CR1_SPE; //reactivare SPI
 8000f5e:	4b6f      	ldr	r3, [pc, #444]	@ (800111c <read_pixel_frame+0x20c>)
 8000f60:	681b      	ldr	r3, [r3, #0]
 8000f62:	681a      	ldr	r2, [r3, #0]
 8000f64:	4b6d      	ldr	r3, [pc, #436]	@ (800111c <read_pixel_frame+0x20c>)
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8000f6c:	601a      	str	r2, [r3, #0]


	flagDmaSpiRx = 0;
 8000f6e:	4b6c      	ldr	r3, [pc, #432]	@ (8001120 <read_pixel_frame+0x210>)
 8000f70:	2200      	movs	r2, #0
 8000f72:	701a      	strb	r2, [r3, #0]

	uint16_t byteNr = 0;
 8000f74:	2300      	movs	r3, #0
 8000f76:	82fb      	strh	r3, [r7, #22]
	byteNr = ((abs(x-x0))*(abs(y-y0))*3);
 8000f78:	887a      	ldrh	r2, [r7, #2]
 8000f7a:	88fb      	ldrh	r3, [r7, #6]
 8000f7c:	1ad3      	subs	r3, r2, r3
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	bfb8      	it	lt
 8000f82:	425b      	neglt	r3, r3
 8000f84:	b29a      	uxth	r2, r3
 8000f86:	8839      	ldrh	r1, [r7, #0]
 8000f88:	88bb      	ldrh	r3, [r7, #4]
 8000f8a:	1acb      	subs	r3, r1, r3
 8000f8c:	2b00      	cmp	r3, #0
 8000f8e:	bfb8      	it	lt
 8000f90:	425b      	neglt	r3, r3
 8000f92:	b29b      	uxth	r3, r3
 8000f94:	fb12 f303 	smulbb	r3, r2, r3
 8000f98:	b29b      	uxth	r3, r3
 8000f9a:	461a      	mov	r2, r3
 8000f9c:	0052      	lsls	r2, r2, #1
 8000f9e:	4413      	add	r3, r2
 8000fa0:	82fb      	strh	r3, [r7, #22]

    uint8_t dummy[1] = {0};
 8000fa2:	2300      	movs	r3, #0
 8000fa4:	753b      	strb	r3, [r7, #20]

    free(data);
 8000fa6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8000fa8:	f009 f950 	bl	800a24c <free>
    data = malloc(byteNr);
 8000fac:	8afb      	ldrh	r3, [r7, #22]
 8000fae:	4618      	mov	r0, r3
 8000fb0:	f009 f944 	bl	800a23c <malloc>
 8000fb4:	4603      	mov	r3, r0
 8000fb6:	62bb      	str	r3, [r7, #40]	@ 0x28

    x--;
 8000fb8:	887b      	ldrh	r3, [r7, #2]
 8000fba:	3b01      	subs	r3, #1
 8000fbc:	807b      	strh	r3, [r7, #2]
    y--;
 8000fbe:	883b      	ldrh	r3, [r7, #0]
 8000fc0:	3b01      	subs	r3, #1
 8000fc2:	803b      	strh	r3, [r7, #0]

    uint8_t xPos[4] = {x0 >> 8, x0 & 0xFF, x >> 8, x & 0xFF};
 8000fc4:	88fb      	ldrh	r3, [r7, #6]
 8000fc6:	0a1b      	lsrs	r3, r3, #8
 8000fc8:	b29b      	uxth	r3, r3
 8000fca:	b2db      	uxtb	r3, r3
 8000fcc:	743b      	strb	r3, [r7, #16]
 8000fce:	88fb      	ldrh	r3, [r7, #6]
 8000fd0:	b2db      	uxtb	r3, r3
 8000fd2:	747b      	strb	r3, [r7, #17]
 8000fd4:	887b      	ldrh	r3, [r7, #2]
 8000fd6:	0a1b      	lsrs	r3, r3, #8
 8000fd8:	b29b      	uxth	r3, r3
 8000fda:	b2db      	uxtb	r3, r3
 8000fdc:	74bb      	strb	r3, [r7, #18]
 8000fde:	887b      	ldrh	r3, [r7, #2]
 8000fe0:	b2db      	uxtb	r3, r3
 8000fe2:	74fb      	strb	r3, [r7, #19]
    uint8_t yPos[4] = {y0 >> 8, y0 & 0xFF, y >> 8, y & 0xFF};
 8000fe4:	88bb      	ldrh	r3, [r7, #4]
 8000fe6:	0a1b      	lsrs	r3, r3, #8
 8000fe8:	b29b      	uxth	r3, r3
 8000fea:	b2db      	uxtb	r3, r3
 8000fec:	733b      	strb	r3, [r7, #12]
 8000fee:	88bb      	ldrh	r3, [r7, #4]
 8000ff0:	b2db      	uxtb	r3, r3
 8000ff2:	737b      	strb	r3, [r7, #13]
 8000ff4:	883b      	ldrh	r3, [r7, #0]
 8000ff6:	0a1b      	lsrs	r3, r3, #8
 8000ff8:	b29b      	uxth	r3, r3
 8000ffa:	b2db      	uxtb	r3, r3
 8000ffc:	73bb      	strb	r3, [r7, #14]
 8000ffe:	883b      	ldrh	r3, [r7, #0]
 8001000:	b2db      	uxtb	r3, r3
 8001002:	73fb      	strb	r3, [r7, #15]

    CS_A();
 8001004:	2200      	movs	r2, #0
 8001006:	2110      	movs	r1, #16
 8001008:	4846      	ldr	r0, [pc, #280]	@ (8001124 <read_pixel_frame+0x214>)
 800100a:	f002 f88d 	bl	8003128 <HAL_GPIO_WritePin>

    DC_COMMAND();
 800100e:	2200      	movs	r2, #0
 8001010:	2108      	movs	r1, #8
 8001012:	4844      	ldr	r0, [pc, #272]	@ (8001124 <read_pixel_frame+0x214>)
 8001014:	f002 f888 	bl	8003128 <HAL_GPIO_WritePin>
    uint8_t cmdCset = 0x2A;
 8001018:	232a      	movs	r3, #42	@ 0x2a
 800101a:	72fb      	strb	r3, [r7, #11]
    HAL_SPI_Transmit(&hspi1, &cmdCset, 1, HAL_MAX_DELAY);
 800101c:	f107 010b 	add.w	r1, r7, #11
 8001020:	f04f 33ff 	mov.w	r3, #4294967295
 8001024:	2201      	movs	r2, #1
 8001026:	483d      	ldr	r0, [pc, #244]	@ (800111c <read_pixel_frame+0x20c>)
 8001028:	f003 fd51 	bl	8004ace <HAL_SPI_Transmit>
    DC_DATA();
 800102c:	2201      	movs	r2, #1
 800102e:	2108      	movs	r1, #8
 8001030:	483c      	ldr	r0, [pc, #240]	@ (8001124 <read_pixel_frame+0x214>)
 8001032:	f002 f879 	bl	8003128 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi1, xPos, 4, HAL_MAX_DELAY);
 8001036:	f107 0110 	add.w	r1, r7, #16
 800103a:	f04f 33ff 	mov.w	r3, #4294967295
 800103e:	2204      	movs	r2, #4
 8001040:	4836      	ldr	r0, [pc, #216]	@ (800111c <read_pixel_frame+0x20c>)
 8001042:	f003 fd44 	bl	8004ace <HAL_SPI_Transmit>

    DC_COMMAND();
 8001046:	2200      	movs	r2, #0
 8001048:	2108      	movs	r1, #8
 800104a:	4836      	ldr	r0, [pc, #216]	@ (8001124 <read_pixel_frame+0x214>)
 800104c:	f002 f86c 	bl	8003128 <HAL_GPIO_WritePin>
    uint8_t cmdPset = 0x2B;
 8001050:	232b      	movs	r3, #43	@ 0x2b
 8001052:	72bb      	strb	r3, [r7, #10]
    HAL_SPI_Transmit(&hspi1, &cmdPset, 1, HAL_MAX_DELAY);
 8001054:	f107 010a 	add.w	r1, r7, #10
 8001058:	f04f 33ff 	mov.w	r3, #4294967295
 800105c:	2201      	movs	r2, #1
 800105e:	482f      	ldr	r0, [pc, #188]	@ (800111c <read_pixel_frame+0x20c>)
 8001060:	f003 fd35 	bl	8004ace <HAL_SPI_Transmit>
    DC_DATA();
 8001064:	2201      	movs	r2, #1
 8001066:	2108      	movs	r1, #8
 8001068:	482e      	ldr	r0, [pc, #184]	@ (8001124 <read_pixel_frame+0x214>)
 800106a:	f002 f85d 	bl	8003128 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi1, yPos, 4, HAL_MAX_DELAY);
 800106e:	f107 010c 	add.w	r1, r7, #12
 8001072:	f04f 33ff 	mov.w	r3, #4294967295
 8001076:	2204      	movs	r2, #4
 8001078:	4828      	ldr	r0, [pc, #160]	@ (800111c <read_pixel_frame+0x20c>)
 800107a:	f003 fd28 	bl	8004ace <HAL_SPI_Transmit>

    DC_COMMAND();
 800107e:	2200      	movs	r2, #0
 8001080:	2108      	movs	r1, #8
 8001082:	4828      	ldr	r0, [pc, #160]	@ (8001124 <read_pixel_frame+0x214>)
 8001084:	f002 f850 	bl	8003128 <HAL_GPIO_WritePin>
    uint8_t cmdRamRead = 0x2E;
 8001088:	232e      	movs	r3, #46	@ 0x2e
 800108a:	727b      	strb	r3, [r7, #9]
    HAL_SPI_Transmit(&hspi1, &cmdRamRead, 1, HAL_MAX_DELAY);
 800108c:	f107 0109 	add.w	r1, r7, #9
 8001090:	f04f 33ff 	mov.w	r3, #4294967295
 8001094:	2201      	movs	r2, #1
 8001096:	4821      	ldr	r0, [pc, #132]	@ (800111c <read_pixel_frame+0x20c>)
 8001098:	f003 fd19 	bl	8004ace <HAL_SPI_Transmit>
    DC_DATA();
 800109c:	2201      	movs	r2, #1
 800109e:	2108      	movs	r1, #8
 80010a0:	4820      	ldr	r0, [pc, #128]	@ (8001124 <read_pixel_frame+0x214>)
 80010a2:	f002 f841 	bl	8003128 <HAL_GPIO_WritePin>

    HAL_SPI_Receive(&hspi1, dummy, 1, HAL_MAX_DELAY);
 80010a6:	f107 0114 	add.w	r1, r7, #20
 80010aa:	f04f 33ff 	mov.w	r3, #4294967295
 80010ae:	2201      	movs	r2, #1
 80010b0:	481a      	ldr	r0, [pc, #104]	@ (800111c <read_pixel_frame+0x20c>)
 80010b2:	f003 fe50 	bl	8004d56 <HAL_SPI_Receive>
    HAL_SPI_Receive_DMA(&hspi1, data, byteNr);
 80010b6:	8afb      	ldrh	r3, [r7, #22]
 80010b8:	461a      	mov	r2, r3
 80010ba:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80010bc:	4817      	ldr	r0, [pc, #92]	@ (800111c <read_pixel_frame+0x20c>)
 80010be:	f004 f9bf 	bl	8005440 <HAL_SPI_Receive_DMA>

    while(flagDmaSpiRx == 0);
 80010c2:	bf00      	nop
 80010c4:	4b16      	ldr	r3, [pc, #88]	@ (8001120 <read_pixel_frame+0x210>)
 80010c6:	781b      	ldrb	r3, [r3, #0]
 80010c8:	b2db      	uxtb	r3, r3
 80010ca:	2b00      	cmp	r3, #0
 80010cc:	d0fa      	beq.n	80010c4 <read_pixel_frame+0x1b4>
    CS_D();
 80010ce:	2201      	movs	r2, #1
 80010d0:	2110      	movs	r1, #16
 80010d2:	4814      	ldr	r0, [pc, #80]	@ (8001124 <read_pixel_frame+0x214>)
 80010d4:	f002 f828 	bl	8003128 <HAL_GPIO_WritePin>

    //HAL_UART_Transmit(&huart1, dummy, 1, HAL_MAX_DELAY);
    //HAL_UART_Transmit(&huart1, data, byteNr, HAL_MAX_DELAY);


    hspi1.Instance->CR1 &= ~SPI_CR1_SPE;
 80010d8:	4b10      	ldr	r3, [pc, #64]	@ (800111c <read_pixel_frame+0x20c>)
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	681a      	ldr	r2, [r3, #0]
 80010de:	4b0f      	ldr	r3, [pc, #60]	@ (800111c <read_pixel_frame+0x20c>)
 80010e0:	681b      	ldr	r3, [r3, #0]
 80010e2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80010e6:	601a      	str	r2, [r3, #0]
    hspi1.Instance->CR1 &= ~SPI_CR1_BR;
 80010e8:	4b0c      	ldr	r3, [pc, #48]	@ (800111c <read_pixel_frame+0x20c>)
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	681a      	ldr	r2, [r3, #0]
 80010ee:	4b0b      	ldr	r3, [pc, #44]	@ (800111c <read_pixel_frame+0x20c>)
 80010f0:	681b      	ldr	r3, [r3, #0]
 80010f2:	f022 0238 	bic.w	r2, r2, #56	@ 0x38
 80010f6:	601a      	str	r2, [r3, #0]
    hspi1.Instance->CR1 |= SPI_BAUDRATEPRESCALER_2;
 80010f8:	4b08      	ldr	r3, [pc, #32]	@ (800111c <read_pixel_frame+0x20c>)
 80010fa:	681a      	ldr	r2, [r3, #0]
 80010fc:	4b07      	ldr	r3, [pc, #28]	@ (800111c <read_pixel_frame+0x20c>)
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	6812      	ldr	r2, [r2, #0]
 8001102:	601a      	str	r2, [r3, #0]

    hspi1.Instance->CR1 |= SPI_CR1_SPE; //reactivare SPI
 8001104:	4b05      	ldr	r3, [pc, #20]	@ (800111c <read_pixel_frame+0x20c>)
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	681a      	ldr	r2, [r3, #0]
 800110a:	4b04      	ldr	r3, [pc, #16]	@ (800111c <read_pixel_frame+0x20c>)
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001112:	601a      	str	r2, [r3, #0]

}
 8001114:	bf00      	nop
 8001116:	371c      	adds	r7, #28
 8001118:	46bd      	mov	sp, r7
 800111a:	bd90      	pop	{r4, r7, pc}
 800111c:	20000178 	.word	0x20000178
 8001120:	20000321 	.word	0x20000321
 8001124:	40020c00 	.word	0x40020c00

08001128 <HAL_SPI_TxCpltCallback>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8001128:	b480      	push	{r7}
 800112a:	b083      	sub	sp, #12
 800112c:	af00      	add	r7, sp, #0
 800112e:	6078      	str	r0, [r7, #4]
	 * folosind DMA. Odata terminat transferul SPI prin DMA,
	 * aceasta functia de CallBack se va apela, setandu-ne un flag
	 * pentru a indica starea acestui transfer de date.
	 */

	flagDmaSpiTx = 1;
 8001130:	4b04      	ldr	r3, [pc, #16]	@ (8001144 <HAL_SPI_TxCpltCallback+0x1c>)
 8001132:	2201      	movs	r2, #1
 8001134:	701a      	strb	r2, [r3, #0]

}
 8001136:	bf00      	nop
 8001138:	370c      	adds	r7, #12
 800113a:	46bd      	mov	sp, r7
 800113c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001140:	4770      	bx	lr
 8001142:	bf00      	nop
 8001144:	20000320 	.word	0x20000320

08001148 <HAL_SPI_RxCpltCallback>:


void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8001148:	b480      	push	{r7}
 800114a:	b083      	sub	sp, #12
 800114c:	af00      	add	r7, sp, #0
 800114e:	6078      	str	r0, [r7, #4]
	/*
	 * Functie de CallBack pentru terminarea receptiei datelor
	 * prin SPI folosind DMA (analog cu functia HAL_SPI_TxCpltCallback)
	 */

	flagDmaSpiRx = 1;
 8001150:	4b04      	ldr	r3, [pc, #16]	@ (8001164 <HAL_SPI_RxCpltCallback+0x1c>)
 8001152:	2201      	movs	r2, #1
 8001154:	701a      	strb	r2, [r3, #0]

}
 8001156:	bf00      	nop
 8001158:	370c      	adds	r7, #12
 800115a:	46bd      	mov	sp, r7
 800115c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001160:	4770      	bx	lr
 8001162:	bf00      	nop
 8001164:	20000321 	.word	0x20000321

08001168 <get_sine>:
  uint32_t var;
  uint32_t sin_val[100];
  #define pi 3.1415926

  void get_sine()
  {
 8001168:	b480      	push	{r7}
 800116a:	b083      	sub	sp, #12
 800116c:	af00      	add	r7, sp, #0
      for (int i = 0; i < 100; i++)
 800116e:	2300      	movs	r3, #0
 8001170:	607b      	str	r3, [r7, #4]
 8001172:	e011      	b.n	8001198 <get_sine+0x30>
      {

          if (i < 50)
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	2b31      	cmp	r3, #49	@ 0x31
 8001178:	dc06      	bgt.n	8001188 <get_sine+0x20>
              sin_val[i] = 4095;
 800117a:	4a0c      	ldr	r2, [pc, #48]	@ (80011ac <get_sine+0x44>)
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	f640 71ff 	movw	r1, #4095	@ 0xfff
 8001182:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8001186:	e004      	b.n	8001192 <get_sine+0x2a>
          else
              sin_val[i] = 0;
 8001188:	4a08      	ldr	r2, [pc, #32]	@ (80011ac <get_sine+0x44>)
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	2100      	movs	r1, #0
 800118e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      for (int i = 0; i < 100; i++)
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	3301      	adds	r3, #1
 8001196:	607b      	str	r3, [r7, #4]
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	2b63      	cmp	r3, #99	@ 0x63
 800119c:	ddea      	ble.n	8001174 <get_sine+0xc>
      }
  }
 800119e:	bf00      	nop
 80011a0:	bf00      	nop
 80011a2:	370c      	adds	r7, #12
 80011a4:	46bd      	mov	sp, r7
 80011a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011aa:	4770      	bx	lr
 80011ac:	20000324 	.word	0x20000324

080011b0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80011b0:	b580      	push	{r7, lr}
 80011b2:	b086      	sub	sp, #24
 80011b4:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80011b6:	f000 fe8b 	bl	8001ed0 <HAL_Init>

  /* USER CODE BEGIN Init */

  initCardSD();  /*Initializare sistem de fisiere card SD*/
 80011ba:	f000 fb23 	bl	8001804 <initCardSD>
  ILI9488_driver_init();  /*Initializare driver ecran LCD*/
 80011be:	f7ff fd53 	bl	8000c68 <ILI9488_driver_init>

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80011c2:	f000 f91d 	bl	8001400 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80011c6:	f000 fab9 	bl	800173c <MX_GPIO_Init>
  MX_DMA_Init();
 80011ca:	f000 fa79 	bl	80016c0 <MX_DMA_Init>
  MX_SPI1_Init();
 80011ce:	f000 f9cb 	bl	8001568 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 80011d2:	f000 fa4b 	bl	800166c <MX_USART1_UART_Init>
  MX_DAC_Init();
 80011d6:	f000 f97d 	bl	80014d4 <MX_DAC_Init>
  MX_TIM2_Init();
 80011da:	f000 f9fb 	bl	80015d4 <MX_TIM2_Init>
  MX_SDIO_SD_Init();
 80011de:	f000 f9a3 	bl	8001528 <MX_SDIO_SD_Init>
  MX_FATFS_Init();
 80011e2:	f006 fd2d 	bl	8007c40 <MX_FATFS_Init>
  /* USER CODE BEGIN 2 */


  HAL_TIM_Base_Start(&htim2);
 80011e6:	487e      	ldr	r0, [pc, #504]	@ (80013e0 <main+0x230>)
 80011e8:	f004 fde8 	bl	8005dbc <HAL_TIM_Base_Start>
  get_sine();
 80011ec:	f7ff ffbc 	bl	8001168 <get_sine>
  HAL_DAC_Start_DMA(&hdac, DAC_CHANNEL_1, sin_val, 100, DAC_ALIGN_12B_R);
 80011f0:	2300      	movs	r3, #0
 80011f2:	9300      	str	r3, [sp, #0]
 80011f4:	2364      	movs	r3, #100	@ 0x64
 80011f6:	4a7b      	ldr	r2, [pc, #492]	@ (80013e4 <main+0x234>)
 80011f8:	2100      	movs	r1, #0
 80011fa:	487b      	ldr	r0, [pc, #492]	@ (80013e8 <main+0x238>)
 80011fc:	f001 f832 	bl	8002264 <HAL_DAC_Start_DMA>


  fill_screen1(0xF100);
 8001200:	f44f 4071 	mov.w	r0, #61696	@ 0xf100
 8001204:	f7ff f9e4 	bl	80005d0 <fill_screen1>
  HAL_Delay(1000);
 8001208:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800120c:	f000 fed2 	bl	8001fb4 <HAL_Delay>
  fill_screen2(0xF00F);
 8001210:	f24f 000f 	movw	r0, #61455	@ 0xf00f
 8001214:	f7ff fa72 	bl	80006fc <fill_screen2>
  HAL_Delay(1000);
 8001218:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800121c:	f000 feca 	bl	8001fb4 <HAL_Delay>
  fill_screen2(0xFFFF);
 8001220:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8001224:	f7ff fa6a 	bl	80006fc <fill_screen2>
  HAL_Delay(1000);
 8001228:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800122c:	f000 fec2 	bl	8001fb4 <HAL_Delay>
  fill_screen2(0x3F51);
 8001230:	f643 7051 	movw	r0, #16209	@ 0x3f51
 8001234:	f7ff fa62 	bl	80006fc <fill_screen2>
  HAL_Delay(1000);
 8001238:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800123c:	f000 feba 	bl	8001fb4 <HAL_Delay>

  //Test_SD_Card();
  char *fileData = NULL;
 8001240:	2300      	movs	r3, #0
 8001242:	60bb      	str	r3, [r7, #8]
  readFile("audio/text.txt", fileData);
 8001244:	68b9      	ldr	r1, [r7, #8]
 8001246:	4869      	ldr	r0, [pc, #420]	@ (80013ec <main+0x23c>)
 8001248:	f000 faea 	bl	8001820 <readFile>

  for(uint8_t i=0;i<100;i++)
 800124c:	2300      	movs	r3, #0
 800124e:	73fb      	strb	r3, [r7, #15]
 8001250:	e043      	b.n	80012da <main+0x12a>
  {
	  for(uint8_t j=0; j<100;j++)
 8001252:	2300      	movs	r3, #0
 8001254:	73bb      	strb	r3, [r7, #14]
 8001256:	e03a      	b.n	80012ce <main+0x11e>
	  {

		  if(i==j)
 8001258:	7bfa      	ldrb	r2, [r7, #15]
 800125a:	7bbb      	ldrb	r3, [r7, #14]
 800125c:	429a      	cmp	r2, r3
 800125e:	d109      	bne.n	8001274 <main+0xc4>
		  {
			  draw_pixel(i,j,0xF100);
 8001260:	7bfb      	ldrb	r3, [r7, #15]
 8001262:	b29b      	uxth	r3, r3
 8001264:	7bba      	ldrb	r2, [r7, #14]
 8001266:	b291      	uxth	r1, r2
 8001268:	f44f 4271 	mov.w	r2, #61696	@ 0xf100
 800126c:	4618      	mov	r0, r3
 800126e:	f7ff f985 	bl	800057c <draw_pixel>
			  continue;
 8001272:	e029      	b.n	80012c8 <main+0x118>
		  }



		  if((i == 80 && j==20) || (i == 80 && j==19) || (i == 81 && j==20) || (i == 81 && j==19))
 8001274:	7bfb      	ldrb	r3, [r7, #15]
 8001276:	2b50      	cmp	r3, #80	@ 0x50
 8001278:	d102      	bne.n	8001280 <main+0xd0>
 800127a:	7bbb      	ldrb	r3, [r7, #14]
 800127c:	2b14      	cmp	r3, #20
 800127e:	d011      	beq.n	80012a4 <main+0xf4>
 8001280:	7bfb      	ldrb	r3, [r7, #15]
 8001282:	2b50      	cmp	r3, #80	@ 0x50
 8001284:	d102      	bne.n	800128c <main+0xdc>
 8001286:	7bbb      	ldrb	r3, [r7, #14]
 8001288:	2b13      	cmp	r3, #19
 800128a:	d00b      	beq.n	80012a4 <main+0xf4>
 800128c:	7bfb      	ldrb	r3, [r7, #15]
 800128e:	2b51      	cmp	r3, #81	@ 0x51
 8001290:	d102      	bne.n	8001298 <main+0xe8>
 8001292:	7bbb      	ldrb	r3, [r7, #14]
 8001294:	2b14      	cmp	r3, #20
 8001296:	d005      	beq.n	80012a4 <main+0xf4>
 8001298:	7bfb      	ldrb	r3, [r7, #15]
 800129a:	2b51      	cmp	r3, #81	@ 0x51
 800129c:	d10b      	bne.n	80012b6 <main+0x106>
 800129e:	7bbb      	ldrb	r3, [r7, #14]
 80012a0:	2b13      	cmp	r3, #19
 80012a2:	d108      	bne.n	80012b6 <main+0x106>
		  {
			  draw_pixel(i,j,0x001F);
 80012a4:	7bfb      	ldrb	r3, [r7, #15]
 80012a6:	b29b      	uxth	r3, r3
 80012a8:	7bba      	ldrb	r2, [r7, #14]
 80012aa:	b291      	uxth	r1, r2
 80012ac:	221f      	movs	r2, #31
 80012ae:	4618      	mov	r0, r3
 80012b0:	f7ff f964 	bl	800057c <draw_pixel>
			  continue;
 80012b4:	e008      	b.n	80012c8 <main+0x118>
		  }


		  draw_pixel(i,j,0xFFFF);
 80012b6:	7bfb      	ldrb	r3, [r7, #15]
 80012b8:	b29b      	uxth	r3, r3
 80012ba:	7bba      	ldrb	r2, [r7, #14]
 80012bc:	b291      	uxth	r1, r2
 80012be:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80012c2:	4618      	mov	r0, r3
 80012c4:	f7ff f95a 	bl	800057c <draw_pixel>
	  for(uint8_t j=0; j<100;j++)
 80012c8:	7bbb      	ldrb	r3, [r7, #14]
 80012ca:	3301      	adds	r3, #1
 80012cc:	73bb      	strb	r3, [r7, #14]
 80012ce:	7bbb      	ldrb	r3, [r7, #14]
 80012d0:	2b63      	cmp	r3, #99	@ 0x63
 80012d2:	d9c1      	bls.n	8001258 <main+0xa8>
  for(uint8_t i=0;i<100;i++)
 80012d4:	7bfb      	ldrb	r3, [r7, #15]
 80012d6:	3301      	adds	r3, #1
 80012d8:	73fb      	strb	r3, [r7, #15]
 80012da:	7bfb      	ldrb	r3, [r7, #15]
 80012dc:	2b63      	cmp	r3, #99	@ 0x63
 80012de:	d9b8      	bls.n	8001252 <main+0xa2>

  LCD_send_command(ILI9488_DISPON);

  */

  fill_screen2(0xF100);
 80012e0:	f44f 4071 	mov.w	r0, #61696	@ 0xf100
 80012e4:	f7ff fa0a 	bl	80006fc <fill_screen2>
  HAL_Delay(1000);
 80012e8:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80012ec:	f000 fe62 	bl	8001fb4 <HAL_Delay>
  fill_screen2(0xF150);
 80012f0:	f24f 1050 	movw	r0, #61776	@ 0xf150
 80012f4:	f7ff fa02 	bl	80006fc <fill_screen2>
  HAL_Delay(1000);
 80012f8:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80012fc:	f000 fe5a 	bl	8001fb4 <HAL_Delay>
  fill_screen2(0xF111);
 8001300:	f24f 1011 	movw	r0, #61713	@ 0xf111
 8001304:	f7ff f9fa 	bl	80006fc <fill_screen2>
  HAL_Delay(1000);
 8001308:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800130c:	f000 fe52 	bl	8001fb4 <HAL_Delay>
  fill_screen2(0xF10F);
 8001310:	f24f 100f 	movw	r0, #61711	@ 0xf10f
 8001314:	f7ff f9f2 	bl	80006fc <fill_screen2>
  HAL_Delay(1000);
 8001318:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800131c:	f000 fe4a 	bl	8001fb4 <HAL_Delay>
  fill_screen2(0xFFFF);
 8001320:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8001324:	f7ff f9ea 	bl	80006fc <fill_screen2>
  HAL_Delay(1000);
 8001328:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800132c:	f000 fe42 	bl	8001fb4 <HAL_Delay>
  fill_screen2(0xFFFF);
 8001330:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8001334:	f7ff f9e2 	bl	80006fc <fill_screen2>

  print_string(36, 200, "Licenta 2025", 12, 0x1F00, 0x001F);
 8001338:	231f      	movs	r3, #31
 800133a:	9301      	str	r3, [sp, #4]
 800133c:	f44f 53f8 	mov.w	r3, #7936	@ 0x1f00
 8001340:	9300      	str	r3, [sp, #0]
 8001342:	230c      	movs	r3, #12
 8001344:	4a2a      	ldr	r2, [pc, #168]	@ (80013f0 <main+0x240>)
 8001346:	21c8      	movs	r1, #200	@ 0xc8
 8001348:	2024      	movs	r0, #36	@ 0x24
 800134a:	f7ff fb33 	bl	80009b4 <print_string>

  uint8_t dataToSend[] = {0x01, 0x02, 0x03, 0x04};
 800134e:	4b29      	ldr	r3, [pc, #164]	@ (80013f4 <main+0x244>)
 8001350:	603b      	str	r3, [r7, #0]
  HAL_SPI_Transmit_DMA(&hspi1, dataToSend, sizeof(dataToSend));
 8001352:	463b      	mov	r3, r7
 8001354:	2204      	movs	r2, #4
 8001356:	4619      	mov	r1, r3
 8001358:	4827      	ldr	r0, [pc, #156]	@ (80013f8 <main+0x248>)
 800135a:	f003 ffbf 	bl	80052dc <HAL_SPI_Transmit_DMA>

  draw_horizontal_line(20, 20, 80, 0xF100);
 800135e:	f44f 4371 	mov.w	r3, #61696	@ 0xf100
 8001362:	2250      	movs	r2, #80	@ 0x50
 8001364:	2114      	movs	r1, #20
 8001366:	2014      	movs	r0, #20
 8001368:	f7ff fb68 	bl	8000a3c <draw_horizontal_line>
  draw_vertical_line(20, 20, 80, 0xF100);
 800136c:	f44f 4371 	mov.w	r3, #61696	@ 0xf100
 8001370:	2250      	movs	r2, #80	@ 0x50
 8001372:	2114      	movs	r1, #20
 8001374:	2014      	movs	r0, #20
 8001376:	f7ff fb9c 	bl	8000ab2 <draw_vertical_line>

  flagDmaSpiTx = 0;
 800137a:	4b20      	ldr	r3, [pc, #128]	@ (80013fc <main+0x24c>)
 800137c:	2200      	movs	r2, #0
 800137e:	701a      	strb	r2, [r3, #0]

  draw_pixel(0,0,0x001F);
 8001380:	221f      	movs	r2, #31
 8001382:	2100      	movs	r1, #0
 8001384:	2000      	movs	r0, #0
 8001386:	f7ff f8f9 	bl	800057c <draw_pixel>
  draw_pixel(1,0,0xF800);
 800138a:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 800138e:	2100      	movs	r1, #0
 8001390:	2001      	movs	r0, #1
 8001392:	f7ff f8f3 	bl	800057c <draw_pixel>
  draw_pixel(0,1,0x001F);
 8001396:	221f      	movs	r2, #31
 8001398:	2101      	movs	r1, #1
 800139a:	2000      	movs	r0, #0
 800139c:	f7ff f8ee 	bl	800057c <draw_pixel>
  draw_pixel(1,1,0xF800);
 80013a0:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 80013a4:	2101      	movs	r1, #1
 80013a6:	2001      	movs	r0, #1
 80013a8:	f7ff f8e8 	bl	800057c <draw_pixel>

  HAL_Delay(50);
 80013ac:	2032      	movs	r0, #50	@ 0x32
 80013ae:	f000 fe01 	bl	8001fb4 <HAL_Delay>

  uint8_t *dataRec;
  dataRec = malloc(sizeof(uint8_t));
 80013b2:	2001      	movs	r0, #1
 80013b4:	f008 ff42 	bl	800a23c <malloc>
 80013b8:	4603      	mov	r3, r0
 80013ba:	607b      	str	r3, [r7, #4]
  //dataRec = LCD_read_data(2,2,0,0);
  //free(dataRec);
  read_pixel_frame(0,0,2,2,dataRec);
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	9300      	str	r3, [sp, #0]
 80013c0:	2302      	movs	r3, #2
 80013c2:	2202      	movs	r2, #2
 80013c4:	2100      	movs	r1, #0
 80013c6:	2000      	movs	r0, #0
 80013c8:	f7ff fda2 	bl	8000f10 <read_pixel_frame>
  //read_pixel_format();
  //HAL_UART_Transmit(&huart1, (uint8_t*)"Pixel Data: ",12,HAL_MAX_DELAY);
  free(dataRec);
 80013cc:	6878      	ldr	r0, [r7, #4]
 80013ce:	f008 ff3d 	bl	800a24c <free>

  HAL_Delay(3000);
 80013d2:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 80013d6:	f000 fded 	bl	8001fb4 <HAL_Delay>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80013da:	bf00      	nop
 80013dc:	e7fd      	b.n	80013da <main+0x22a>
 80013de:	bf00      	nop
 80013e0:	20000290 	.word	0x20000290
 80013e4:	20000324 	.word	0x20000324
 80013e8:	20000080 	.word	0x20000080
 80013ec:	0800a584 	.word	0x0800a584
 80013f0:	0800a594 	.word	0x0800a594
 80013f4:	04030201 	.word	0x04030201
 80013f8:	20000178 	.word	0x20000178
 80013fc:	20000320 	.word	0x20000320

08001400 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001400:	b580      	push	{r7, lr}
 8001402:	b094      	sub	sp, #80	@ 0x50
 8001404:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001406:	f107 0320 	add.w	r3, r7, #32
 800140a:	2230      	movs	r2, #48	@ 0x30
 800140c:	2100      	movs	r1, #0
 800140e:	4618      	mov	r0, r3
 8001410:	f009 f808 	bl	800a424 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001414:	f107 030c 	add.w	r3, r7, #12
 8001418:	2200      	movs	r2, #0
 800141a:	601a      	str	r2, [r3, #0]
 800141c:	605a      	str	r2, [r3, #4]
 800141e:	609a      	str	r2, [r3, #8]
 8001420:	60da      	str	r2, [r3, #12]
 8001422:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001424:	2300      	movs	r3, #0
 8001426:	60bb      	str	r3, [r7, #8]
 8001428:	4b28      	ldr	r3, [pc, #160]	@ (80014cc <SystemClock_Config+0xcc>)
 800142a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800142c:	4a27      	ldr	r2, [pc, #156]	@ (80014cc <SystemClock_Config+0xcc>)
 800142e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001432:	6413      	str	r3, [r2, #64]	@ 0x40
 8001434:	4b25      	ldr	r3, [pc, #148]	@ (80014cc <SystemClock_Config+0xcc>)
 8001436:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001438:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800143c:	60bb      	str	r3, [r7, #8]
 800143e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001440:	2300      	movs	r3, #0
 8001442:	607b      	str	r3, [r7, #4]
 8001444:	4b22      	ldr	r3, [pc, #136]	@ (80014d0 <SystemClock_Config+0xd0>)
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	4a21      	ldr	r2, [pc, #132]	@ (80014d0 <SystemClock_Config+0xd0>)
 800144a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800144e:	6013      	str	r3, [r2, #0]
 8001450:	4b1f      	ldr	r3, [pc, #124]	@ (80014d0 <SystemClock_Config+0xd0>)
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001458:	607b      	str	r3, [r7, #4]
 800145a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800145c:	2301      	movs	r3, #1
 800145e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001460:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001464:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001466:	2302      	movs	r3, #2
 8001468:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800146a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800146e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001470:	2304      	movs	r3, #4
 8001472:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001474:	23a8      	movs	r3, #168	@ 0xa8
 8001476:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001478:	2302      	movs	r3, #2
 800147a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800147c:	2307      	movs	r3, #7
 800147e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001480:	f107 0320 	add.w	r3, r7, #32
 8001484:	4618      	mov	r0, r3
 8001486:	f001 fe69 	bl	800315c <HAL_RCC_OscConfig>
 800148a:	4603      	mov	r3, r0
 800148c:	2b00      	cmp	r3, #0
 800148e:	d001      	beq.n	8001494 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001490:	f000 f9b2 	bl	80017f8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001494:	230f      	movs	r3, #15
 8001496:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001498:	2302      	movs	r3, #2
 800149a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800149c:	2300      	movs	r3, #0
 800149e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80014a0:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80014a4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80014a6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80014aa:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80014ac:	f107 030c 	add.w	r3, r7, #12
 80014b0:	2105      	movs	r1, #5
 80014b2:	4618      	mov	r0, r3
 80014b4:	f002 f8ca 	bl	800364c <HAL_RCC_ClockConfig>
 80014b8:	4603      	mov	r3, r0
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d001      	beq.n	80014c2 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80014be:	f000 f99b 	bl	80017f8 <Error_Handler>
  }
}
 80014c2:	bf00      	nop
 80014c4:	3750      	adds	r7, #80	@ 0x50
 80014c6:	46bd      	mov	sp, r7
 80014c8:	bd80      	pop	{r7, pc}
 80014ca:	bf00      	nop
 80014cc:	40023800 	.word	0x40023800
 80014d0:	40007000 	.word	0x40007000

080014d4 <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 80014d4:	b580      	push	{r7, lr}
 80014d6:	b082      	sub	sp, #8
 80014d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 80014da:	463b      	mov	r3, r7
 80014dc:	2200      	movs	r2, #0
 80014de:	601a      	str	r2, [r3, #0]
 80014e0:	605a      	str	r2, [r3, #4]

  /* USER CODE END DAC_Init 1 */

  /** DAC Initialization
  */
  hdac.Instance = DAC;
 80014e2:	4b0f      	ldr	r3, [pc, #60]	@ (8001520 <MX_DAC_Init+0x4c>)
 80014e4:	4a0f      	ldr	r2, [pc, #60]	@ (8001524 <MX_DAC_Init+0x50>)
 80014e6:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 80014e8:	480d      	ldr	r0, [pc, #52]	@ (8001520 <MX_DAC_Init+0x4c>)
 80014ea:	f000 fe98 	bl	800221e <HAL_DAC_Init>
 80014ee:	4603      	mov	r3, r0
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d001      	beq.n	80014f8 <MX_DAC_Init+0x24>
  {
    Error_Handler();
 80014f4:	f000 f980 	bl	80017f8 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_T2_TRGO;
 80014f8:	2324      	movs	r3, #36	@ 0x24
 80014fa:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80014fc:	2300      	movs	r3, #0
 80014fe:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8001500:	463b      	mov	r3, r7
 8001502:	2200      	movs	r2, #0
 8001504:	4619      	mov	r1, r3
 8001506:	4806      	ldr	r0, [pc, #24]	@ (8001520 <MX_DAC_Init+0x4c>)
 8001508:	f000 ff8c 	bl	8002424 <HAL_DAC_ConfigChannel>
 800150c:	4603      	mov	r3, r0
 800150e:	2b00      	cmp	r3, #0
 8001510:	d001      	beq.n	8001516 <MX_DAC_Init+0x42>
  {
    Error_Handler();
 8001512:	f000 f971 	bl	80017f8 <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 8001516:	bf00      	nop
 8001518:	3708      	adds	r7, #8
 800151a:	46bd      	mov	sp, r7
 800151c:	bd80      	pop	{r7, pc}
 800151e:	bf00      	nop
 8001520:	20000080 	.word	0x20000080
 8001524:	40007400 	.word	0x40007400

08001528 <MX_SDIO_SD_Init>:
  * @brief SDIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDIO_SD_Init(void)
{
 8001528:	b480      	push	{r7}
 800152a:	af00      	add	r7, sp, #0
  /* USER CODE END SDIO_Init 0 */

  /* USER CODE BEGIN SDIO_Init 1 */

  /* USER CODE END SDIO_Init 1 */
  hsd.Instance = SDIO;
 800152c:	4b0c      	ldr	r3, [pc, #48]	@ (8001560 <MX_SDIO_SD_Init+0x38>)
 800152e:	4a0d      	ldr	r2, [pc, #52]	@ (8001564 <MX_SDIO_SD_Init+0x3c>)
 8001530:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 8001532:	4b0b      	ldr	r3, [pc, #44]	@ (8001560 <MX_SDIO_SD_Init+0x38>)
 8001534:	2200      	movs	r2, #0
 8001536:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 8001538:	4b09      	ldr	r3, [pc, #36]	@ (8001560 <MX_SDIO_SD_Init+0x38>)
 800153a:	2200      	movs	r2, #0
 800153c:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 800153e:	4b08      	ldr	r3, [pc, #32]	@ (8001560 <MX_SDIO_SD_Init+0x38>)
 8001540:	2200      	movs	r2, #0
 8001542:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 8001544:	4b06      	ldr	r3, [pc, #24]	@ (8001560 <MX_SDIO_SD_Init+0x38>)
 8001546:	2200      	movs	r2, #0
 8001548:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 800154a:	4b05      	ldr	r3, [pc, #20]	@ (8001560 <MX_SDIO_SD_Init+0x38>)
 800154c:	2200      	movs	r2, #0
 800154e:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 8;
 8001550:	4b03      	ldr	r3, [pc, #12]	@ (8001560 <MX_SDIO_SD_Init+0x38>)
 8001552:	2208      	movs	r2, #8
 8001554:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDIO_Init 2 */

  /* USER CODE END SDIO_Init 2 */

}
 8001556:	bf00      	nop
 8001558:	46bd      	mov	sp, r7
 800155a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800155e:	4770      	bx	lr
 8001560:	200000f4 	.word	0x200000f4
 8001564:	40012c00 	.word	0x40012c00

08001568 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001568:	b580      	push	{r7, lr}
 800156a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800156c:	4b17      	ldr	r3, [pc, #92]	@ (80015cc <MX_SPI1_Init+0x64>)
 800156e:	4a18      	ldr	r2, [pc, #96]	@ (80015d0 <MX_SPI1_Init+0x68>)
 8001570:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001572:	4b16      	ldr	r3, [pc, #88]	@ (80015cc <MX_SPI1_Init+0x64>)
 8001574:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001578:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800157a:	4b14      	ldr	r3, [pc, #80]	@ (80015cc <MX_SPI1_Init+0x64>)
 800157c:	2200      	movs	r2, #0
 800157e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001580:	4b12      	ldr	r3, [pc, #72]	@ (80015cc <MX_SPI1_Init+0x64>)
 8001582:	2200      	movs	r2, #0
 8001584:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001586:	4b11      	ldr	r3, [pc, #68]	@ (80015cc <MX_SPI1_Init+0x64>)
 8001588:	2200      	movs	r2, #0
 800158a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800158c:	4b0f      	ldr	r3, [pc, #60]	@ (80015cc <MX_SPI1_Init+0x64>)
 800158e:	2200      	movs	r2, #0
 8001590:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001592:	4b0e      	ldr	r3, [pc, #56]	@ (80015cc <MX_SPI1_Init+0x64>)
 8001594:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001598:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800159a:	4b0c      	ldr	r3, [pc, #48]	@ (80015cc <MX_SPI1_Init+0x64>)
 800159c:	2200      	movs	r2, #0
 800159e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80015a0:	4b0a      	ldr	r3, [pc, #40]	@ (80015cc <MX_SPI1_Init+0x64>)
 80015a2:	2200      	movs	r2, #0
 80015a4:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80015a6:	4b09      	ldr	r3, [pc, #36]	@ (80015cc <MX_SPI1_Init+0x64>)
 80015a8:	2200      	movs	r2, #0
 80015aa:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80015ac:	4b07      	ldr	r3, [pc, #28]	@ (80015cc <MX_SPI1_Init+0x64>)
 80015ae:	2200      	movs	r2, #0
 80015b0:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80015b2:	4b06      	ldr	r3, [pc, #24]	@ (80015cc <MX_SPI1_Init+0x64>)
 80015b4:	220a      	movs	r2, #10
 80015b6:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80015b8:	4804      	ldr	r0, [pc, #16]	@ (80015cc <MX_SPI1_Init+0x64>)
 80015ba:	f003 f9ff 	bl	80049bc <HAL_SPI_Init>
 80015be:	4603      	mov	r3, r0
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d001      	beq.n	80015c8 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80015c4:	f000 f918 	bl	80017f8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80015c8:	bf00      	nop
 80015ca:	bd80      	pop	{r7, pc}
 80015cc:	20000178 	.word	0x20000178
 80015d0:	40013000 	.word	0x40013000

080015d4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80015d4:	b580      	push	{r7, lr}
 80015d6:	b086      	sub	sp, #24
 80015d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80015da:	f107 0308 	add.w	r3, r7, #8
 80015de:	2200      	movs	r2, #0
 80015e0:	601a      	str	r2, [r3, #0]
 80015e2:	605a      	str	r2, [r3, #4]
 80015e4:	609a      	str	r2, [r3, #8]
 80015e6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80015e8:	463b      	mov	r3, r7
 80015ea:	2200      	movs	r2, #0
 80015ec:	601a      	str	r2, [r3, #0]
 80015ee:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80015f0:	4b1d      	ldr	r3, [pc, #116]	@ (8001668 <MX_TIM2_Init+0x94>)
 80015f2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80015f6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 84-1;
 80015f8:	4b1b      	ldr	r3, [pc, #108]	@ (8001668 <MX_TIM2_Init+0x94>)
 80015fa:	2253      	movs	r2, #83	@ 0x53
 80015fc:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015fe:	4b1a      	ldr	r3, [pc, #104]	@ (8001668 <MX_TIM2_Init+0x94>)
 8001600:	2200      	movs	r2, #0
 8001602:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 10-1;
 8001604:	4b18      	ldr	r3, [pc, #96]	@ (8001668 <MX_TIM2_Init+0x94>)
 8001606:	2209      	movs	r2, #9
 8001608:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800160a:	4b17      	ldr	r3, [pc, #92]	@ (8001668 <MX_TIM2_Init+0x94>)
 800160c:	2200      	movs	r2, #0
 800160e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001610:	4b15      	ldr	r3, [pc, #84]	@ (8001668 <MX_TIM2_Init+0x94>)
 8001612:	2200      	movs	r2, #0
 8001614:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001616:	4814      	ldr	r0, [pc, #80]	@ (8001668 <MX_TIM2_Init+0x94>)
 8001618:	f004 fb80 	bl	8005d1c <HAL_TIM_Base_Init>
 800161c:	4603      	mov	r3, r0
 800161e:	2b00      	cmp	r3, #0
 8001620:	d001      	beq.n	8001626 <MX_TIM2_Init+0x52>
  {
    Error_Handler();
 8001622:	f000 f8e9 	bl	80017f8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001626:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800162a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800162c:	f107 0308 	add.w	r3, r7, #8
 8001630:	4619      	mov	r1, r3
 8001632:	480d      	ldr	r0, [pc, #52]	@ (8001668 <MX_TIM2_Init+0x94>)
 8001634:	f004 fc2a 	bl	8005e8c <HAL_TIM_ConfigClockSource>
 8001638:	4603      	mov	r3, r0
 800163a:	2b00      	cmp	r3, #0
 800163c:	d001      	beq.n	8001642 <MX_TIM2_Init+0x6e>
  {
    Error_Handler();
 800163e:	f000 f8db 	bl	80017f8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001642:	2320      	movs	r3, #32
 8001644:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001646:	2300      	movs	r3, #0
 8001648:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800164a:	463b      	mov	r3, r7
 800164c:	4619      	mov	r1, r3
 800164e:	4806      	ldr	r0, [pc, #24]	@ (8001668 <MX_TIM2_Init+0x94>)
 8001650:	f004 fe2a 	bl	80062a8 <HAL_TIMEx_MasterConfigSynchronization>
 8001654:	4603      	mov	r3, r0
 8001656:	2b00      	cmp	r3, #0
 8001658:	d001      	beq.n	800165e <MX_TIM2_Init+0x8a>
  {
    Error_Handler();
 800165a:	f000 f8cd 	bl	80017f8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800165e:	bf00      	nop
 8001660:	3718      	adds	r7, #24
 8001662:	46bd      	mov	sp, r7
 8001664:	bd80      	pop	{r7, pc}
 8001666:	bf00      	nop
 8001668:	20000290 	.word	0x20000290

0800166c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800166c:	b580      	push	{r7, lr}
 800166e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001670:	4b11      	ldr	r3, [pc, #68]	@ (80016b8 <MX_USART1_UART_Init+0x4c>)
 8001672:	4a12      	ldr	r2, [pc, #72]	@ (80016bc <MX_USART1_UART_Init+0x50>)
 8001674:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8001676:	4b10      	ldr	r3, [pc, #64]	@ (80016b8 <MX_USART1_UART_Init+0x4c>)
 8001678:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 800167c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800167e:	4b0e      	ldr	r3, [pc, #56]	@ (80016b8 <MX_USART1_UART_Init+0x4c>)
 8001680:	2200      	movs	r2, #0
 8001682:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001684:	4b0c      	ldr	r3, [pc, #48]	@ (80016b8 <MX_USART1_UART_Init+0x4c>)
 8001686:	2200      	movs	r2, #0
 8001688:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800168a:	4b0b      	ldr	r3, [pc, #44]	@ (80016b8 <MX_USART1_UART_Init+0x4c>)
 800168c:	2200      	movs	r2, #0
 800168e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001690:	4b09      	ldr	r3, [pc, #36]	@ (80016b8 <MX_USART1_UART_Init+0x4c>)
 8001692:	220c      	movs	r2, #12
 8001694:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001696:	4b08      	ldr	r3, [pc, #32]	@ (80016b8 <MX_USART1_UART_Init+0x4c>)
 8001698:	2200      	movs	r2, #0
 800169a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800169c:	4b06      	ldr	r3, [pc, #24]	@ (80016b8 <MX_USART1_UART_Init+0x4c>)
 800169e:	2200      	movs	r2, #0
 80016a0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80016a2:	4805      	ldr	r0, [pc, #20]	@ (80016b8 <MX_USART1_UART_Init+0x4c>)
 80016a4:	f004 fe7c 	bl	80063a0 <HAL_UART_Init>
 80016a8:	4603      	mov	r3, r0
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d001      	beq.n	80016b2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80016ae:	f000 f8a3 	bl	80017f8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80016b2:	bf00      	nop
 80016b4:	bd80      	pop	{r7, pc}
 80016b6:	bf00      	nop
 80016b8:	200002d8 	.word	0x200002d8
 80016bc:	40011000 	.word	0x40011000

080016c0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b082      	sub	sp, #8
 80016c4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80016c6:	2300      	movs	r3, #0
 80016c8:	607b      	str	r3, [r7, #4]
 80016ca:	4b1b      	ldr	r3, [pc, #108]	@ (8001738 <MX_DMA_Init+0x78>)
 80016cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016ce:	4a1a      	ldr	r2, [pc, #104]	@ (8001738 <MX_DMA_Init+0x78>)
 80016d0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80016d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80016d6:	4b18      	ldr	r3, [pc, #96]	@ (8001738 <MX_DMA_Init+0x78>)
 80016d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016da:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80016de:	607b      	str	r3, [r7, #4]
 80016e0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80016e2:	2300      	movs	r3, #0
 80016e4:	603b      	str	r3, [r7, #0]
 80016e6:	4b14      	ldr	r3, [pc, #80]	@ (8001738 <MX_DMA_Init+0x78>)
 80016e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016ea:	4a13      	ldr	r2, [pc, #76]	@ (8001738 <MX_DMA_Init+0x78>)
 80016ec:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80016f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80016f2:	4b11      	ldr	r3, [pc, #68]	@ (8001738 <MX_DMA_Init+0x78>)
 80016f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016f6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80016fa:	603b      	str	r3, [r7, #0]
 80016fc:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 80016fe:	2200      	movs	r2, #0
 8001700:	2100      	movs	r1, #0
 8001702:	2010      	movs	r0, #16
 8001704:	f000 fd55 	bl	80021b2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001708:	2010      	movs	r0, #16
 800170a:	f000 fd6e 	bl	80021ea <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800170e:	2200      	movs	r2, #0
 8001710:	2100      	movs	r1, #0
 8001712:	2038      	movs	r0, #56	@ 0x38
 8001714:	f000 fd4d 	bl	80021b2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001718:	2038      	movs	r0, #56	@ 0x38
 800171a:	f000 fd66 	bl	80021ea <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 800171e:	2200      	movs	r2, #0
 8001720:	2100      	movs	r1, #0
 8001722:	203b      	movs	r0, #59	@ 0x3b
 8001724:	f000 fd45 	bl	80021b2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8001728:	203b      	movs	r0, #59	@ 0x3b
 800172a:	f000 fd5e 	bl	80021ea <HAL_NVIC_EnableIRQ>

}
 800172e:	bf00      	nop
 8001730:	3708      	adds	r7, #8
 8001732:	46bd      	mov	sp, r7
 8001734:	bd80      	pop	{r7, pc}
 8001736:	bf00      	nop
 8001738:	40023800 	.word	0x40023800

0800173c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800173c:	b580      	push	{r7, lr}
 800173e:	b08a      	sub	sp, #40	@ 0x28
 8001740:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001742:	f107 0314 	add.w	r3, r7, #20
 8001746:	2200      	movs	r2, #0
 8001748:	601a      	str	r2, [r3, #0]
 800174a:	605a      	str	r2, [r3, #4]
 800174c:	609a      	str	r2, [r3, #8]
 800174e:	60da      	str	r2, [r3, #12]
 8001750:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001752:	2300      	movs	r3, #0
 8001754:	613b      	str	r3, [r7, #16]
 8001756:	4b26      	ldr	r3, [pc, #152]	@ (80017f0 <MX_GPIO_Init+0xb4>)
 8001758:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800175a:	4a25      	ldr	r2, [pc, #148]	@ (80017f0 <MX_GPIO_Init+0xb4>)
 800175c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001760:	6313      	str	r3, [r2, #48]	@ 0x30
 8001762:	4b23      	ldr	r3, [pc, #140]	@ (80017f0 <MX_GPIO_Init+0xb4>)
 8001764:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001766:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800176a:	613b      	str	r3, [r7, #16]
 800176c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800176e:	2300      	movs	r3, #0
 8001770:	60fb      	str	r3, [r7, #12]
 8001772:	4b1f      	ldr	r3, [pc, #124]	@ (80017f0 <MX_GPIO_Init+0xb4>)
 8001774:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001776:	4a1e      	ldr	r2, [pc, #120]	@ (80017f0 <MX_GPIO_Init+0xb4>)
 8001778:	f043 0301 	orr.w	r3, r3, #1
 800177c:	6313      	str	r3, [r2, #48]	@ 0x30
 800177e:	4b1c      	ldr	r3, [pc, #112]	@ (80017f0 <MX_GPIO_Init+0xb4>)
 8001780:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001782:	f003 0301 	and.w	r3, r3, #1
 8001786:	60fb      	str	r3, [r7, #12]
 8001788:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800178a:	2300      	movs	r3, #0
 800178c:	60bb      	str	r3, [r7, #8]
 800178e:	4b18      	ldr	r3, [pc, #96]	@ (80017f0 <MX_GPIO_Init+0xb4>)
 8001790:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001792:	4a17      	ldr	r2, [pc, #92]	@ (80017f0 <MX_GPIO_Init+0xb4>)
 8001794:	f043 0304 	orr.w	r3, r3, #4
 8001798:	6313      	str	r3, [r2, #48]	@ 0x30
 800179a:	4b15      	ldr	r3, [pc, #84]	@ (80017f0 <MX_GPIO_Init+0xb4>)
 800179c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800179e:	f003 0304 	and.w	r3, r3, #4
 80017a2:	60bb      	str	r3, [r7, #8]
 80017a4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80017a6:	2300      	movs	r3, #0
 80017a8:	607b      	str	r3, [r7, #4]
 80017aa:	4b11      	ldr	r3, [pc, #68]	@ (80017f0 <MX_GPIO_Init+0xb4>)
 80017ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017ae:	4a10      	ldr	r2, [pc, #64]	@ (80017f0 <MX_GPIO_Init+0xb4>)
 80017b0:	f043 0308 	orr.w	r3, r3, #8
 80017b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80017b6:	4b0e      	ldr	r3, [pc, #56]	@ (80017f0 <MX_GPIO_Init+0xb4>)
 80017b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017ba:	f003 0308 	and.w	r3, r3, #8
 80017be:	607b      	str	r3, [r7, #4]
 80017c0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_6, GPIO_PIN_RESET);
 80017c2:	2200      	movs	r2, #0
 80017c4:	2158      	movs	r1, #88	@ 0x58
 80017c6:	480b      	ldr	r0, [pc, #44]	@ (80017f4 <MX_GPIO_Init+0xb8>)
 80017c8:	f001 fcae 	bl	8003128 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PD3 PD4 PD6 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_6;
 80017cc:	2358      	movs	r3, #88	@ 0x58
 80017ce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017d0:	2301      	movs	r3, #1
 80017d2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017d4:	2300      	movs	r3, #0
 80017d6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017d8:	2300      	movs	r3, #0
 80017da:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80017dc:	f107 0314 	add.w	r3, r7, #20
 80017e0:	4619      	mov	r1, r3
 80017e2:	4804      	ldr	r0, [pc, #16]	@ (80017f4 <MX_GPIO_Init+0xb8>)
 80017e4:	f001 fb04 	bl	8002df0 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80017e8:	bf00      	nop
 80017ea:	3728      	adds	r7, #40	@ 0x28
 80017ec:	46bd      	mov	sp, r7
 80017ee:	bd80      	pop	{r7, pc}
 80017f0:	40023800 	.word	0x40023800
 80017f4:	40020c00 	.word	0x40020c00

080017f8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80017f8:	b480      	push	{r7}
 80017fa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80017fc:	b672      	cpsid	i
}
 80017fe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001800:	bf00      	nop
 8001802:	e7fd      	b.n	8001800 <Error_Handler+0x8>

08001804 <initCardSD>:
static FATFS fs; /*variabila statica pentru sistemul de fisiere card SD*/



void initCardSD()
{
 8001804:	b580      	push	{r7, lr}
 8001806:	af00      	add	r7, sp, #0
	/*
	 * Functie pentru initializarea cardului SD. Se va monta
	 * sistemul de fisiere prin variabila fs declarata static
	 */

	f_mount(&fs, "", 1);
 8001808:	2201      	movs	r2, #1
 800180a:	4903      	ldr	r1, [pc, #12]	@ (8001818 <initCardSD+0x14>)
 800180c:	4803      	ldr	r0, [pc, #12]	@ (800181c <initCardSD+0x18>)
 800180e:	f008 f8d1 	bl	80099b4 <f_mount>

}
 8001812:	bf00      	nop
 8001814:	bd80      	pop	{r7, pc}
 8001816:	bf00      	nop
 8001818:	0800a5a4 	.word	0x0800a5a4
 800181c:	200004b4 	.word	0x200004b4

08001820 <readFile>:



void readFile(char *filePathName, char*fileData)
{
 8001820:	b590      	push	{r4, r7, lr}
 8001822:	f5ad 7d11 	sub.w	sp, sp, #580	@ 0x244
 8001826:	af00      	add	r7, sp, #0
 8001828:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 800182c:	f5a3 730f 	sub.w	r3, r3, #572	@ 0x23c
 8001830:	6018      	str	r0, [r3, #0]
 8001832:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 8001836:	f5a3 7310 	sub.w	r3, r3, #576	@ 0x240
 800183a:	6019      	str	r1, [r3, #0]

	FRESULT res;  //stocarea starii cardului SD (util pentru depanare)
	FIL file;  //stocarea informatiilor despre fisierul deschis
	UINT byteRead;  //contor pentru numarul total de octeti cititi efectivi

	fileData = (char*)malloc(512*sizeof(char));
 800183c:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 8001840:	f5a3 7410 	sub.w	r4, r3, #576	@ 0x240
 8001844:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001848:	f008 fcf8 	bl	800a23c <malloc>
 800184c:	4603      	mov	r3, r0
 800184e:	6023      	str	r3, [r4, #0]

	f_open(&file, filePathName, FA_READ);
 8001850:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 8001854:	f5a3 730f 	sub.w	r3, r3, #572	@ 0x23c
 8001858:	f107 0010 	add.w	r0, r7, #16
 800185c:	2201      	movs	r2, #1
 800185e:	6819      	ldr	r1, [r3, #0]
 8001860:	f008 f8ee 	bl	8009a40 <f_open>

	f_read(&file, fileData, sizeof(fileData)-1, &byteRead);
 8001864:	f107 030c 	add.w	r3, r7, #12
 8001868:	f507 7210 	add.w	r2, r7, #576	@ 0x240
 800186c:	f5a2 7110 	sub.w	r1, r2, #576	@ 0x240
 8001870:	f107 0010 	add.w	r0, r7, #16
 8001874:	2203      	movs	r2, #3
 8001876:	6809      	ldr	r1, [r1, #0]
 8001878:	f008 fa9c 	bl	8009db4 <f_read>
	fileData[byteRead] = '\0';
 800187c:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 8001880:	f5a3 730d 	sub.w	r3, r3, #564	@ 0x234
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	f507 7210 	add.w	r2, r7, #576	@ 0x240
 800188a:	f5a2 7210 	sub.w	r2, r2, #576	@ 0x240
 800188e:	6812      	ldr	r2, [r2, #0]
 8001890:	4413      	add	r3, r2
 8001892:	2200      	movs	r2, #0
 8001894:	701a      	strb	r2, [r3, #0]

	fileData = (char*)realloc(fileData, byteRead);
 8001896:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 800189a:	f5a3 730d 	sub.w	r3, r3, #564	@ 0x234
 800189e:	681a      	ldr	r2, [r3, #0]
 80018a0:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 80018a4:	f5a3 7410 	sub.w	r4, r3, #576	@ 0x240
 80018a8:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 80018ac:	f5a3 7310 	sub.w	r3, r3, #576	@ 0x240
 80018b0:	4611      	mov	r1, r2
 80018b2:	6818      	ldr	r0, [r3, #0]
 80018b4:	f008 fd80 	bl	800a3b8 <realloc>
 80018b8:	6020      	str	r0, [r4, #0]

	f_close(&file);
 80018ba:	f107 0310 	add.w	r3, r7, #16
 80018be:	4618      	mov	r0, r3
 80018c0:	f008 fc35 	bl	800a12e <f_close>


}
 80018c4:	bf00      	nop
 80018c6:	f507 7711 	add.w	r7, r7, #580	@ 0x244
 80018ca:	46bd      	mov	sp, r7
 80018cc:	bd90      	pop	{r4, r7, pc}
	...

080018d0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80018d0:	b480      	push	{r7}
 80018d2:	b083      	sub	sp, #12
 80018d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80018d6:	2300      	movs	r3, #0
 80018d8:	607b      	str	r3, [r7, #4]
 80018da:	4b10      	ldr	r3, [pc, #64]	@ (800191c <HAL_MspInit+0x4c>)
 80018dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018de:	4a0f      	ldr	r2, [pc, #60]	@ (800191c <HAL_MspInit+0x4c>)
 80018e0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80018e4:	6453      	str	r3, [r2, #68]	@ 0x44
 80018e6:	4b0d      	ldr	r3, [pc, #52]	@ (800191c <HAL_MspInit+0x4c>)
 80018e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018ea:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80018ee:	607b      	str	r3, [r7, #4]
 80018f0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80018f2:	2300      	movs	r3, #0
 80018f4:	603b      	str	r3, [r7, #0]
 80018f6:	4b09      	ldr	r3, [pc, #36]	@ (800191c <HAL_MspInit+0x4c>)
 80018f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018fa:	4a08      	ldr	r2, [pc, #32]	@ (800191c <HAL_MspInit+0x4c>)
 80018fc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001900:	6413      	str	r3, [r2, #64]	@ 0x40
 8001902:	4b06      	ldr	r3, [pc, #24]	@ (800191c <HAL_MspInit+0x4c>)
 8001904:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001906:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800190a:	603b      	str	r3, [r7, #0]
 800190c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800190e:	bf00      	nop
 8001910:	370c      	adds	r7, #12
 8001912:	46bd      	mov	sp, r7
 8001914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001918:	4770      	bx	lr
 800191a:	bf00      	nop
 800191c:	40023800 	.word	0x40023800

08001920 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8001920:	b580      	push	{r7, lr}
 8001922:	b08a      	sub	sp, #40	@ 0x28
 8001924:	af00      	add	r7, sp, #0
 8001926:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001928:	f107 0314 	add.w	r3, r7, #20
 800192c:	2200      	movs	r2, #0
 800192e:	601a      	str	r2, [r3, #0]
 8001930:	605a      	str	r2, [r3, #4]
 8001932:	609a      	str	r2, [r3, #8]
 8001934:	60da      	str	r2, [r3, #12]
 8001936:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	4a2f      	ldr	r2, [pc, #188]	@ (80019fc <HAL_DAC_MspInit+0xdc>)
 800193e:	4293      	cmp	r3, r2
 8001940:	d158      	bne.n	80019f4 <HAL_DAC_MspInit+0xd4>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 8001942:	2300      	movs	r3, #0
 8001944:	613b      	str	r3, [r7, #16]
 8001946:	4b2e      	ldr	r3, [pc, #184]	@ (8001a00 <HAL_DAC_MspInit+0xe0>)
 8001948:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800194a:	4a2d      	ldr	r2, [pc, #180]	@ (8001a00 <HAL_DAC_MspInit+0xe0>)
 800194c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8001950:	6413      	str	r3, [r2, #64]	@ 0x40
 8001952:	4b2b      	ldr	r3, [pc, #172]	@ (8001a00 <HAL_DAC_MspInit+0xe0>)
 8001954:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001956:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800195a:	613b      	str	r3, [r7, #16]
 800195c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800195e:	2300      	movs	r3, #0
 8001960:	60fb      	str	r3, [r7, #12]
 8001962:	4b27      	ldr	r3, [pc, #156]	@ (8001a00 <HAL_DAC_MspInit+0xe0>)
 8001964:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001966:	4a26      	ldr	r2, [pc, #152]	@ (8001a00 <HAL_DAC_MspInit+0xe0>)
 8001968:	f043 0301 	orr.w	r3, r3, #1
 800196c:	6313      	str	r3, [r2, #48]	@ 0x30
 800196e:	4b24      	ldr	r3, [pc, #144]	@ (8001a00 <HAL_DAC_MspInit+0xe0>)
 8001970:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001972:	f003 0301 	and.w	r3, r3, #1
 8001976:	60fb      	str	r3, [r7, #12]
 8001978:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800197a:	2310      	movs	r3, #16
 800197c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800197e:	2303      	movs	r3, #3
 8001980:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001982:	2300      	movs	r3, #0
 8001984:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001986:	f107 0314 	add.w	r3, r7, #20
 800198a:	4619      	mov	r1, r3
 800198c:	481d      	ldr	r0, [pc, #116]	@ (8001a04 <HAL_DAC_MspInit+0xe4>)
 800198e:	f001 fa2f 	bl	8002df0 <HAL_GPIO_Init>

    /* DAC DMA Init */
    /* DAC1 Init */
    hdma_dac1.Instance = DMA1_Stream5;
 8001992:	4b1d      	ldr	r3, [pc, #116]	@ (8001a08 <HAL_DAC_MspInit+0xe8>)
 8001994:	4a1d      	ldr	r2, [pc, #116]	@ (8001a0c <HAL_DAC_MspInit+0xec>)
 8001996:	601a      	str	r2, [r3, #0]
    hdma_dac1.Init.Channel = DMA_CHANNEL_7;
 8001998:	4b1b      	ldr	r3, [pc, #108]	@ (8001a08 <HAL_DAC_MspInit+0xe8>)
 800199a:	f04f 6260 	mov.w	r2, #234881024	@ 0xe000000
 800199e:	605a      	str	r2, [r3, #4]
    hdma_dac1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80019a0:	4b19      	ldr	r3, [pc, #100]	@ (8001a08 <HAL_DAC_MspInit+0xe8>)
 80019a2:	2240      	movs	r2, #64	@ 0x40
 80019a4:	609a      	str	r2, [r3, #8]
    hdma_dac1.Init.PeriphInc = DMA_PINC_DISABLE;
 80019a6:	4b18      	ldr	r3, [pc, #96]	@ (8001a08 <HAL_DAC_MspInit+0xe8>)
 80019a8:	2200      	movs	r2, #0
 80019aa:	60da      	str	r2, [r3, #12]
    hdma_dac1.Init.MemInc = DMA_MINC_ENABLE;
 80019ac:	4b16      	ldr	r3, [pc, #88]	@ (8001a08 <HAL_DAC_MspInit+0xe8>)
 80019ae:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80019b2:	611a      	str	r2, [r3, #16]
    hdma_dac1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80019b4:	4b14      	ldr	r3, [pc, #80]	@ (8001a08 <HAL_DAC_MspInit+0xe8>)
 80019b6:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80019ba:	615a      	str	r2, [r3, #20]
    hdma_dac1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80019bc:	4b12      	ldr	r3, [pc, #72]	@ (8001a08 <HAL_DAC_MspInit+0xe8>)
 80019be:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80019c2:	619a      	str	r2, [r3, #24]
    hdma_dac1.Init.Mode = DMA_CIRCULAR;
 80019c4:	4b10      	ldr	r3, [pc, #64]	@ (8001a08 <HAL_DAC_MspInit+0xe8>)
 80019c6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80019ca:	61da      	str	r2, [r3, #28]
    hdma_dac1.Init.Priority = DMA_PRIORITY_LOW;
 80019cc:	4b0e      	ldr	r3, [pc, #56]	@ (8001a08 <HAL_DAC_MspInit+0xe8>)
 80019ce:	2200      	movs	r2, #0
 80019d0:	621a      	str	r2, [r3, #32]
    hdma_dac1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80019d2:	4b0d      	ldr	r3, [pc, #52]	@ (8001a08 <HAL_DAC_MspInit+0xe8>)
 80019d4:	2200      	movs	r2, #0
 80019d6:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_dac1) != HAL_OK)
 80019d8:	480b      	ldr	r0, [pc, #44]	@ (8001a08 <HAL_DAC_MspInit+0xe8>)
 80019da:	f000 fe07 	bl	80025ec <HAL_DMA_Init>
 80019de:	4603      	mov	r3, r0
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	d001      	beq.n	80019e8 <HAL_DAC_MspInit+0xc8>
    {
      Error_Handler();
 80019e4:	f7ff ff08 	bl	80017f8 <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1);
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	4a07      	ldr	r2, [pc, #28]	@ (8001a08 <HAL_DAC_MspInit+0xe8>)
 80019ec:	609a      	str	r2, [r3, #8]
 80019ee:	4a06      	ldr	r2, [pc, #24]	@ (8001a08 <HAL_DAC_MspInit+0xe8>)
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	6393      	str	r3, [r2, #56]	@ 0x38
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 80019f4:	bf00      	nop
 80019f6:	3728      	adds	r7, #40	@ 0x28
 80019f8:	46bd      	mov	sp, r7
 80019fa:	bd80      	pop	{r7, pc}
 80019fc:	40007400 	.word	0x40007400
 8001a00:	40023800 	.word	0x40023800
 8001a04:	40020000 	.word	0x40020000
 8001a08:	20000094 	.word	0x20000094
 8001a0c:	40026088 	.word	0x40026088

08001a10 <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8001a10:	b580      	push	{r7, lr}
 8001a12:	b08a      	sub	sp, #40	@ 0x28
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a18:	f107 0314 	add.w	r3, r7, #20
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	601a      	str	r2, [r3, #0]
 8001a20:	605a      	str	r2, [r3, #4]
 8001a22:	609a      	str	r2, [r3, #8]
 8001a24:	60da      	str	r2, [r3, #12]
 8001a26:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDIO)
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	4a31      	ldr	r2, [pc, #196]	@ (8001af4 <HAL_SD_MspInit+0xe4>)
 8001a2e:	4293      	cmp	r3, r2
 8001a30:	d15b      	bne.n	8001aea <HAL_SD_MspInit+0xda>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 8001a32:	2300      	movs	r3, #0
 8001a34:	613b      	str	r3, [r7, #16]
 8001a36:	4b30      	ldr	r3, [pc, #192]	@ (8001af8 <HAL_SD_MspInit+0xe8>)
 8001a38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a3a:	4a2f      	ldr	r2, [pc, #188]	@ (8001af8 <HAL_SD_MspInit+0xe8>)
 8001a3c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001a40:	6453      	str	r3, [r2, #68]	@ 0x44
 8001a42:	4b2d      	ldr	r3, [pc, #180]	@ (8001af8 <HAL_SD_MspInit+0xe8>)
 8001a44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a46:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001a4a:	613b      	str	r3, [r7, #16]
 8001a4c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a4e:	2300      	movs	r3, #0
 8001a50:	60fb      	str	r3, [r7, #12]
 8001a52:	4b29      	ldr	r3, [pc, #164]	@ (8001af8 <HAL_SD_MspInit+0xe8>)
 8001a54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a56:	4a28      	ldr	r2, [pc, #160]	@ (8001af8 <HAL_SD_MspInit+0xe8>)
 8001a58:	f043 0304 	orr.w	r3, r3, #4
 8001a5c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a5e:	4b26      	ldr	r3, [pc, #152]	@ (8001af8 <HAL_SD_MspInit+0xe8>)
 8001a60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a62:	f003 0304 	and.w	r3, r3, #4
 8001a66:	60fb      	str	r3, [r7, #12]
 8001a68:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001a6a:	2300      	movs	r3, #0
 8001a6c:	60bb      	str	r3, [r7, #8]
 8001a6e:	4b22      	ldr	r3, [pc, #136]	@ (8001af8 <HAL_SD_MspInit+0xe8>)
 8001a70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a72:	4a21      	ldr	r2, [pc, #132]	@ (8001af8 <HAL_SD_MspInit+0xe8>)
 8001a74:	f043 0308 	orr.w	r3, r3, #8
 8001a78:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a7a:	4b1f      	ldr	r3, [pc, #124]	@ (8001af8 <HAL_SD_MspInit+0xe8>)
 8001a7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a7e:	f003 0308 	and.w	r3, r3, #8
 8001a82:	60bb      	str	r3, [r7, #8]
 8001a84:	68bb      	ldr	r3, [r7, #8]
    /**SDIO GPIO Configuration
    PC8     ------> SDIO_D0
    PC12     ------> SDIO_CK
    PD2     ------> SDIO_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001a86:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001a8a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a8c:	2302      	movs	r3, #2
 8001a8e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001a90:	2301      	movs	r3, #1
 8001a92:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a94:	2303      	movs	r3, #3
 8001a96:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8001a98:	230c      	movs	r3, #12
 8001a9a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a9c:	f107 0314 	add.w	r3, r7, #20
 8001aa0:	4619      	mov	r1, r3
 8001aa2:	4816      	ldr	r0, [pc, #88]	@ (8001afc <HAL_SD_MspInit+0xec>)
 8001aa4:	f001 f9a4 	bl	8002df0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001aa8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001aac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001aae:	2302      	movs	r3, #2
 8001ab0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ab6:	2303      	movs	r3, #3
 8001ab8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8001aba:	230c      	movs	r3, #12
 8001abc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001abe:	f107 0314 	add.w	r3, r7, #20
 8001ac2:	4619      	mov	r1, r3
 8001ac4:	480d      	ldr	r0, [pc, #52]	@ (8001afc <HAL_SD_MspInit+0xec>)
 8001ac6:	f001 f993 	bl	8002df0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001aca:	2304      	movs	r3, #4
 8001acc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ace:	2302      	movs	r3, #2
 8001ad0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001ad2:	2301      	movs	r3, #1
 8001ad4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ad6:	2303      	movs	r3, #3
 8001ad8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8001ada:	230c      	movs	r3, #12
 8001adc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001ade:	f107 0314 	add.w	r3, r7, #20
 8001ae2:	4619      	mov	r1, r3
 8001ae4:	4806      	ldr	r0, [pc, #24]	@ (8001b00 <HAL_SD_MspInit+0xf0>)
 8001ae6:	f001 f983 	bl	8002df0 <HAL_GPIO_Init>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }

}
 8001aea:	bf00      	nop
 8001aec:	3728      	adds	r7, #40	@ 0x28
 8001aee:	46bd      	mov	sp, r7
 8001af0:	bd80      	pop	{r7, pc}
 8001af2:	bf00      	nop
 8001af4:	40012c00 	.word	0x40012c00
 8001af8:	40023800 	.word	0x40023800
 8001afc:	40020800 	.word	0x40020800
 8001b00:	40020c00 	.word	0x40020c00

08001b04 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001b04:	b580      	push	{r7, lr}
 8001b06:	b08a      	sub	sp, #40	@ 0x28
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b0c:	f107 0314 	add.w	r3, r7, #20
 8001b10:	2200      	movs	r2, #0
 8001b12:	601a      	str	r2, [r3, #0]
 8001b14:	605a      	str	r2, [r3, #4]
 8001b16:	609a      	str	r2, [r3, #8]
 8001b18:	60da      	str	r2, [r3, #12]
 8001b1a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	4a47      	ldr	r2, [pc, #284]	@ (8001c40 <HAL_SPI_MspInit+0x13c>)
 8001b22:	4293      	cmp	r3, r2
 8001b24:	f040 8088 	bne.w	8001c38 <HAL_SPI_MspInit+0x134>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001b28:	2300      	movs	r3, #0
 8001b2a:	613b      	str	r3, [r7, #16]
 8001b2c:	4b45      	ldr	r3, [pc, #276]	@ (8001c44 <HAL_SPI_MspInit+0x140>)
 8001b2e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b30:	4a44      	ldr	r2, [pc, #272]	@ (8001c44 <HAL_SPI_MspInit+0x140>)
 8001b32:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001b36:	6453      	str	r3, [r2, #68]	@ 0x44
 8001b38:	4b42      	ldr	r3, [pc, #264]	@ (8001c44 <HAL_SPI_MspInit+0x140>)
 8001b3a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b3c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001b40:	613b      	str	r3, [r7, #16]
 8001b42:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b44:	2300      	movs	r3, #0
 8001b46:	60fb      	str	r3, [r7, #12]
 8001b48:	4b3e      	ldr	r3, [pc, #248]	@ (8001c44 <HAL_SPI_MspInit+0x140>)
 8001b4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b4c:	4a3d      	ldr	r2, [pc, #244]	@ (8001c44 <HAL_SPI_MspInit+0x140>)
 8001b4e:	f043 0301 	orr.w	r3, r3, #1
 8001b52:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b54:	4b3b      	ldr	r3, [pc, #236]	@ (8001c44 <HAL_SPI_MspInit+0x140>)
 8001b56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b58:	f003 0301 	and.w	r3, r3, #1
 8001b5c:	60fb      	str	r3, [r7, #12]
 8001b5e:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001b60:	23e0      	movs	r3, #224	@ 0xe0
 8001b62:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b64:	2302      	movs	r3, #2
 8001b66:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b68:	2300      	movs	r3, #0
 8001b6a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b6c:	2303      	movs	r3, #3
 8001b6e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001b70:	2305      	movs	r3, #5
 8001b72:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b74:	f107 0314 	add.w	r3, r7, #20
 8001b78:	4619      	mov	r1, r3
 8001b7a:	4833      	ldr	r0, [pc, #204]	@ (8001c48 <HAL_SPI_MspInit+0x144>)
 8001b7c:	f001 f938 	bl	8002df0 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream3;
 8001b80:	4b32      	ldr	r3, [pc, #200]	@ (8001c4c <HAL_SPI_MspInit+0x148>)
 8001b82:	4a33      	ldr	r2, [pc, #204]	@ (8001c50 <HAL_SPI_MspInit+0x14c>)
 8001b84:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 8001b86:	4b31      	ldr	r3, [pc, #196]	@ (8001c4c <HAL_SPI_MspInit+0x148>)
 8001b88:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 8001b8c:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001b8e:	4b2f      	ldr	r3, [pc, #188]	@ (8001c4c <HAL_SPI_MspInit+0x148>)
 8001b90:	2240      	movs	r2, #64	@ 0x40
 8001b92:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001b94:	4b2d      	ldr	r3, [pc, #180]	@ (8001c4c <HAL_SPI_MspInit+0x148>)
 8001b96:	2200      	movs	r2, #0
 8001b98:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001b9a:	4b2c      	ldr	r3, [pc, #176]	@ (8001c4c <HAL_SPI_MspInit+0x148>)
 8001b9c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001ba0:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001ba2:	4b2a      	ldr	r3, [pc, #168]	@ (8001c4c <HAL_SPI_MspInit+0x148>)
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001ba8:	4b28      	ldr	r3, [pc, #160]	@ (8001c4c <HAL_SPI_MspInit+0x148>)
 8001baa:	2200      	movs	r2, #0
 8001bac:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8001bae:	4b27      	ldr	r3, [pc, #156]	@ (8001c4c <HAL_SPI_MspInit+0x148>)
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001bb4:	4b25      	ldr	r3, [pc, #148]	@ (8001c4c <HAL_SPI_MspInit+0x148>)
 8001bb6:	2200      	movs	r2, #0
 8001bb8:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001bba:	4b24      	ldr	r3, [pc, #144]	@ (8001c4c <HAL_SPI_MspInit+0x148>)
 8001bbc:	2200      	movs	r2, #0
 8001bbe:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8001bc0:	4822      	ldr	r0, [pc, #136]	@ (8001c4c <HAL_SPI_MspInit+0x148>)
 8001bc2:	f000 fd13 	bl	80025ec <HAL_DMA_Init>
 8001bc6:	4603      	mov	r3, r0
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d001      	beq.n	8001bd0 <HAL_SPI_MspInit+0xcc>
    {
      Error_Handler();
 8001bcc:	f7ff fe14 	bl	80017f8 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	4a1e      	ldr	r2, [pc, #120]	@ (8001c4c <HAL_SPI_MspInit+0x148>)
 8001bd4:	649a      	str	r2, [r3, #72]	@ 0x48
 8001bd6:	4a1d      	ldr	r2, [pc, #116]	@ (8001c4c <HAL_SPI_MspInit+0x148>)
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA2_Stream0;
 8001bdc:	4b1d      	ldr	r3, [pc, #116]	@ (8001c54 <HAL_SPI_MspInit+0x150>)
 8001bde:	4a1e      	ldr	r2, [pc, #120]	@ (8001c58 <HAL_SPI_MspInit+0x154>)
 8001be0:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Channel = DMA_CHANNEL_3;
 8001be2:	4b1c      	ldr	r3, [pc, #112]	@ (8001c54 <HAL_SPI_MspInit+0x150>)
 8001be4:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 8001be8:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001bea:	4b1a      	ldr	r3, [pc, #104]	@ (8001c54 <HAL_SPI_MspInit+0x150>)
 8001bec:	2200      	movs	r2, #0
 8001bee:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001bf0:	4b18      	ldr	r3, [pc, #96]	@ (8001c54 <HAL_SPI_MspInit+0x150>)
 8001bf2:	2200      	movs	r2, #0
 8001bf4:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001bf6:	4b17      	ldr	r3, [pc, #92]	@ (8001c54 <HAL_SPI_MspInit+0x150>)
 8001bf8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001bfc:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001bfe:	4b15      	ldr	r3, [pc, #84]	@ (8001c54 <HAL_SPI_MspInit+0x150>)
 8001c00:	2200      	movs	r2, #0
 8001c02:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001c04:	4b13      	ldr	r3, [pc, #76]	@ (8001c54 <HAL_SPI_MspInit+0x150>)
 8001c06:	2200      	movs	r2, #0
 8001c08:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 8001c0a:	4b12      	ldr	r3, [pc, #72]	@ (8001c54 <HAL_SPI_MspInit+0x150>)
 8001c0c:	2200      	movs	r2, #0
 8001c0e:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001c10:	4b10      	ldr	r3, [pc, #64]	@ (8001c54 <HAL_SPI_MspInit+0x150>)
 8001c12:	2200      	movs	r2, #0
 8001c14:	621a      	str	r2, [r3, #32]
    hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001c16:	4b0f      	ldr	r3, [pc, #60]	@ (8001c54 <HAL_SPI_MspInit+0x150>)
 8001c18:	2200      	movs	r2, #0
 8001c1a:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8001c1c:	480d      	ldr	r0, [pc, #52]	@ (8001c54 <HAL_SPI_MspInit+0x150>)
 8001c1e:	f000 fce5 	bl	80025ec <HAL_DMA_Init>
 8001c22:	4603      	mov	r3, r0
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d001      	beq.n	8001c2c <HAL_SPI_MspInit+0x128>
    {
      Error_Handler();
 8001c28:	f7ff fde6 	bl	80017f8 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	4a09      	ldr	r2, [pc, #36]	@ (8001c54 <HAL_SPI_MspInit+0x150>)
 8001c30:	64da      	str	r2, [r3, #76]	@ 0x4c
 8001c32:	4a08      	ldr	r2, [pc, #32]	@ (8001c54 <HAL_SPI_MspInit+0x150>)
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	6393      	str	r3, [r2, #56]	@ 0x38
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001c38:	bf00      	nop
 8001c3a:	3728      	adds	r7, #40	@ 0x28
 8001c3c:	46bd      	mov	sp, r7
 8001c3e:	bd80      	pop	{r7, pc}
 8001c40:	40013000 	.word	0x40013000
 8001c44:	40023800 	.word	0x40023800
 8001c48:	40020000 	.word	0x40020000
 8001c4c:	200001d0 	.word	0x200001d0
 8001c50:	40026458 	.word	0x40026458
 8001c54:	20000230 	.word	0x20000230
 8001c58:	40026410 	.word	0x40026410

08001c5c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001c5c:	b480      	push	{r7}
 8001c5e:	b085      	sub	sp, #20
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001c6c:	d10d      	bne.n	8001c8a <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001c6e:	2300      	movs	r3, #0
 8001c70:	60fb      	str	r3, [r7, #12]
 8001c72:	4b09      	ldr	r3, [pc, #36]	@ (8001c98 <HAL_TIM_Base_MspInit+0x3c>)
 8001c74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c76:	4a08      	ldr	r2, [pc, #32]	@ (8001c98 <HAL_TIM_Base_MspInit+0x3c>)
 8001c78:	f043 0301 	orr.w	r3, r3, #1
 8001c7c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c7e:	4b06      	ldr	r3, [pc, #24]	@ (8001c98 <HAL_TIM_Base_MspInit+0x3c>)
 8001c80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c82:	f003 0301 	and.w	r3, r3, #1
 8001c86:	60fb      	str	r3, [r7, #12]
 8001c88:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001c8a:	bf00      	nop
 8001c8c:	3714      	adds	r7, #20
 8001c8e:	46bd      	mov	sp, r7
 8001c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c94:	4770      	bx	lr
 8001c96:	bf00      	nop
 8001c98:	40023800 	.word	0x40023800

08001c9c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001c9c:	b580      	push	{r7, lr}
 8001c9e:	b08a      	sub	sp, #40	@ 0x28
 8001ca0:	af00      	add	r7, sp, #0
 8001ca2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ca4:	f107 0314 	add.w	r3, r7, #20
 8001ca8:	2200      	movs	r2, #0
 8001caa:	601a      	str	r2, [r3, #0]
 8001cac:	605a      	str	r2, [r3, #4]
 8001cae:	609a      	str	r2, [r3, #8]
 8001cb0:	60da      	str	r2, [r3, #12]
 8001cb2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	4a1d      	ldr	r2, [pc, #116]	@ (8001d30 <HAL_UART_MspInit+0x94>)
 8001cba:	4293      	cmp	r3, r2
 8001cbc:	d134      	bne.n	8001d28 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001cbe:	2300      	movs	r3, #0
 8001cc0:	613b      	str	r3, [r7, #16]
 8001cc2:	4b1c      	ldr	r3, [pc, #112]	@ (8001d34 <HAL_UART_MspInit+0x98>)
 8001cc4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cc6:	4a1b      	ldr	r2, [pc, #108]	@ (8001d34 <HAL_UART_MspInit+0x98>)
 8001cc8:	f043 0310 	orr.w	r3, r3, #16
 8001ccc:	6453      	str	r3, [r2, #68]	@ 0x44
 8001cce:	4b19      	ldr	r3, [pc, #100]	@ (8001d34 <HAL_UART_MspInit+0x98>)
 8001cd0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cd2:	f003 0310 	and.w	r3, r3, #16
 8001cd6:	613b      	str	r3, [r7, #16]
 8001cd8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cda:	2300      	movs	r3, #0
 8001cdc:	60fb      	str	r3, [r7, #12]
 8001cde:	4b15      	ldr	r3, [pc, #84]	@ (8001d34 <HAL_UART_MspInit+0x98>)
 8001ce0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ce2:	4a14      	ldr	r2, [pc, #80]	@ (8001d34 <HAL_UART_MspInit+0x98>)
 8001ce4:	f043 0301 	orr.w	r3, r3, #1
 8001ce8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001cea:	4b12      	ldr	r3, [pc, #72]	@ (8001d34 <HAL_UART_MspInit+0x98>)
 8001cec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cee:	f003 0301 	and.w	r3, r3, #1
 8001cf2:	60fb      	str	r3, [r7, #12]
 8001cf4:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001cf6:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8001cfa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cfc:	2302      	movs	r3, #2
 8001cfe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d00:	2300      	movs	r3, #0
 8001d02:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d04:	2303      	movs	r3, #3
 8001d06:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001d08:	2307      	movs	r3, #7
 8001d0a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d0c:	f107 0314 	add.w	r3, r7, #20
 8001d10:	4619      	mov	r1, r3
 8001d12:	4809      	ldr	r0, [pc, #36]	@ (8001d38 <HAL_UART_MspInit+0x9c>)
 8001d14:	f001 f86c 	bl	8002df0 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001d18:	2200      	movs	r2, #0
 8001d1a:	2100      	movs	r1, #0
 8001d1c:	2025      	movs	r0, #37	@ 0x25
 8001d1e:	f000 fa48 	bl	80021b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001d22:	2025      	movs	r0, #37	@ 0x25
 8001d24:	f000 fa61 	bl	80021ea <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001d28:	bf00      	nop
 8001d2a:	3728      	adds	r7, #40	@ 0x28
 8001d2c:	46bd      	mov	sp, r7
 8001d2e:	bd80      	pop	{r7, pc}
 8001d30:	40011000 	.word	0x40011000
 8001d34:	40023800 	.word	0x40023800
 8001d38:	40020000 	.word	0x40020000

08001d3c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001d3c:	b480      	push	{r7}
 8001d3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001d40:	bf00      	nop
 8001d42:	e7fd      	b.n	8001d40 <NMI_Handler+0x4>

08001d44 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d44:	b480      	push	{r7}
 8001d46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d48:	bf00      	nop
 8001d4a:	e7fd      	b.n	8001d48 <HardFault_Handler+0x4>

08001d4c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001d4c:	b480      	push	{r7}
 8001d4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001d50:	bf00      	nop
 8001d52:	e7fd      	b.n	8001d50 <MemManage_Handler+0x4>

08001d54 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001d54:	b480      	push	{r7}
 8001d56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001d58:	bf00      	nop
 8001d5a:	e7fd      	b.n	8001d58 <BusFault_Handler+0x4>

08001d5c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001d5c:	b480      	push	{r7}
 8001d5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001d60:	bf00      	nop
 8001d62:	e7fd      	b.n	8001d60 <UsageFault_Handler+0x4>

08001d64 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001d64:	b480      	push	{r7}
 8001d66:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001d68:	bf00      	nop
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d70:	4770      	bx	lr

08001d72 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001d72:	b480      	push	{r7}
 8001d74:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001d76:	bf00      	nop
 8001d78:	46bd      	mov	sp, r7
 8001d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d7e:	4770      	bx	lr

08001d80 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001d80:	b480      	push	{r7}
 8001d82:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001d84:	bf00      	nop
 8001d86:	46bd      	mov	sp, r7
 8001d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d8c:	4770      	bx	lr

08001d8e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001d8e:	b580      	push	{r7, lr}
 8001d90:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001d92:	f000 f8ef 	bl	8001f74 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001d96:	bf00      	nop
 8001d98:	bd80      	pop	{r7, pc}
	...

08001d9c <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8001d9c:	b580      	push	{r7, lr}
 8001d9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1);
 8001da0:	4802      	ldr	r0, [pc, #8]	@ (8001dac <DMA1_Stream5_IRQHandler+0x10>)
 8001da2:	f000 fdbb 	bl	800291c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8001da6:	bf00      	nop
 8001da8:	bd80      	pop	{r7, pc}
 8001daa:	bf00      	nop
 8001dac:	20000094 	.word	0x20000094

08001db0 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001db0:	b580      	push	{r7, lr}
 8001db2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001db4:	4802      	ldr	r0, [pc, #8]	@ (8001dc0 <USART1_IRQHandler+0x10>)
 8001db6:	f004 fb43 	bl	8006440 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001dba:	bf00      	nop
 8001dbc:	bd80      	pop	{r7, pc}
 8001dbe:	bf00      	nop
 8001dc0:	200002d8 	.word	0x200002d8

08001dc4 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001dc4:	b580      	push	{r7, lr}
 8001dc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8001dc8:	4802      	ldr	r0, [pc, #8]	@ (8001dd4 <DMA2_Stream0_IRQHandler+0x10>)
 8001dca:	f000 fda7 	bl	800291c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8001dce:	bf00      	nop
 8001dd0:	bd80      	pop	{r7, pc}
 8001dd2:	bf00      	nop
 8001dd4:	20000230 	.word	0x20000230

08001dd8 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8001ddc:	4802      	ldr	r0, [pc, #8]	@ (8001de8 <DMA2_Stream3_IRQHandler+0x10>)
 8001dde:	f000 fd9d 	bl	800291c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8001de2:	bf00      	nop
 8001de4:	bd80      	pop	{r7, pc}
 8001de6:	bf00      	nop
 8001de8:	200001d0 	.word	0x200001d0

08001dec <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001dec:	b580      	push	{r7, lr}
 8001dee:	b086      	sub	sp, #24
 8001df0:	af00      	add	r7, sp, #0
 8001df2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001df4:	4a14      	ldr	r2, [pc, #80]	@ (8001e48 <_sbrk+0x5c>)
 8001df6:	4b15      	ldr	r3, [pc, #84]	@ (8001e4c <_sbrk+0x60>)
 8001df8:	1ad3      	subs	r3, r2, r3
 8001dfa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001dfc:	697b      	ldr	r3, [r7, #20]
 8001dfe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001e00:	4b13      	ldr	r3, [pc, #76]	@ (8001e50 <_sbrk+0x64>)
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d102      	bne.n	8001e0e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001e08:	4b11      	ldr	r3, [pc, #68]	@ (8001e50 <_sbrk+0x64>)
 8001e0a:	4a12      	ldr	r2, [pc, #72]	@ (8001e54 <_sbrk+0x68>)
 8001e0c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001e0e:	4b10      	ldr	r3, [pc, #64]	@ (8001e50 <_sbrk+0x64>)
 8001e10:	681a      	ldr	r2, [r3, #0]
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	4413      	add	r3, r2
 8001e16:	693a      	ldr	r2, [r7, #16]
 8001e18:	429a      	cmp	r2, r3
 8001e1a:	d207      	bcs.n	8001e2c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001e1c:	f008 fb1a 	bl	800a454 <__errno>
 8001e20:	4603      	mov	r3, r0
 8001e22:	220c      	movs	r2, #12
 8001e24:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001e26:	f04f 33ff 	mov.w	r3, #4294967295
 8001e2a:	e009      	b.n	8001e40 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001e2c:	4b08      	ldr	r3, [pc, #32]	@ (8001e50 <_sbrk+0x64>)
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001e32:	4b07      	ldr	r3, [pc, #28]	@ (8001e50 <_sbrk+0x64>)
 8001e34:	681a      	ldr	r2, [r3, #0]
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	4413      	add	r3, r2
 8001e3a:	4a05      	ldr	r2, [pc, #20]	@ (8001e50 <_sbrk+0x64>)
 8001e3c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001e3e:	68fb      	ldr	r3, [r7, #12]
}
 8001e40:	4618      	mov	r0, r3
 8001e42:	3718      	adds	r7, #24
 8001e44:	46bd      	mov	sp, r7
 8001e46:	bd80      	pop	{r7, pc}
 8001e48:	20020000 	.word	0x20020000
 8001e4c:	00000400 	.word	0x00000400
 8001e50:	200006e4 	.word	0x200006e4
 8001e54:	20000870 	.word	0x20000870

08001e58 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001e58:	b480      	push	{r7}
 8001e5a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001e5c:	4b06      	ldr	r3, [pc, #24]	@ (8001e78 <SystemInit+0x20>)
 8001e5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001e62:	4a05      	ldr	r2, [pc, #20]	@ (8001e78 <SystemInit+0x20>)
 8001e64:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001e68:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001e6c:	bf00      	nop
 8001e6e:	46bd      	mov	sp, r7
 8001e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e74:	4770      	bx	lr
 8001e76:	bf00      	nop
 8001e78:	e000ed00 	.word	0xe000ed00

08001e7c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001e7c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001eb4 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001e80:	f7ff ffea 	bl	8001e58 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001e84:	480c      	ldr	r0, [pc, #48]	@ (8001eb8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001e86:	490d      	ldr	r1, [pc, #52]	@ (8001ebc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001e88:	4a0d      	ldr	r2, [pc, #52]	@ (8001ec0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001e8a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001e8c:	e002      	b.n	8001e94 <LoopCopyDataInit>

08001e8e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001e8e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001e90:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001e92:	3304      	adds	r3, #4

08001e94 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001e94:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001e96:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001e98:	d3f9      	bcc.n	8001e8e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001e9a:	4a0a      	ldr	r2, [pc, #40]	@ (8001ec4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001e9c:	4c0a      	ldr	r4, [pc, #40]	@ (8001ec8 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001e9e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001ea0:	e001      	b.n	8001ea6 <LoopFillZerobss>

08001ea2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001ea2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001ea4:	3204      	adds	r2, #4

08001ea6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001ea6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001ea8:	d3fb      	bcc.n	8001ea2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001eaa:	f008 fad9 	bl	800a460 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001eae:	f7ff f97f 	bl	80011b0 <main>
  bx  lr    
 8001eb2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001eb4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001eb8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001ebc:	20000064 	.word	0x20000064
  ldr r2, =_sidata
 8001ec0:	0800b40c 	.word	0x0800b40c
  ldr r2, =_sbss
 8001ec4:	20000064 	.word	0x20000064
  ldr r4, =_ebss
 8001ec8:	20000870 	.word	0x20000870

08001ecc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001ecc:	e7fe      	b.n	8001ecc <ADC_IRQHandler>
	...

08001ed0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ed0:	b580      	push	{r7, lr}
 8001ed2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001ed4:	4b0e      	ldr	r3, [pc, #56]	@ (8001f10 <HAL_Init+0x40>)
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	4a0d      	ldr	r2, [pc, #52]	@ (8001f10 <HAL_Init+0x40>)
 8001eda:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001ede:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001ee0:	4b0b      	ldr	r3, [pc, #44]	@ (8001f10 <HAL_Init+0x40>)
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	4a0a      	ldr	r2, [pc, #40]	@ (8001f10 <HAL_Init+0x40>)
 8001ee6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001eea:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001eec:	4b08      	ldr	r3, [pc, #32]	@ (8001f10 <HAL_Init+0x40>)
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	4a07      	ldr	r2, [pc, #28]	@ (8001f10 <HAL_Init+0x40>)
 8001ef2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001ef6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ef8:	2003      	movs	r0, #3
 8001efa:	f000 f94f 	bl	800219c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001efe:	200f      	movs	r0, #15
 8001f00:	f000 f808 	bl	8001f14 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001f04:	f7ff fce4 	bl	80018d0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001f08:	2300      	movs	r3, #0
}
 8001f0a:	4618      	mov	r0, r3
 8001f0c:	bd80      	pop	{r7, pc}
 8001f0e:	bf00      	nop
 8001f10:	40023c00 	.word	0x40023c00

08001f14 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001f14:	b580      	push	{r7, lr}
 8001f16:	b082      	sub	sp, #8
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001f1c:	4b12      	ldr	r3, [pc, #72]	@ (8001f68 <HAL_InitTick+0x54>)
 8001f1e:	681a      	ldr	r2, [r3, #0]
 8001f20:	4b12      	ldr	r3, [pc, #72]	@ (8001f6c <HAL_InitTick+0x58>)
 8001f22:	781b      	ldrb	r3, [r3, #0]
 8001f24:	4619      	mov	r1, r3
 8001f26:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001f2a:	fbb3 f3f1 	udiv	r3, r3, r1
 8001f2e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f32:	4618      	mov	r0, r3
 8001f34:	f000 f967 	bl	8002206 <HAL_SYSTICK_Config>
 8001f38:	4603      	mov	r3, r0
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d001      	beq.n	8001f42 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001f3e:	2301      	movs	r3, #1
 8001f40:	e00e      	b.n	8001f60 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	2b0f      	cmp	r3, #15
 8001f46:	d80a      	bhi.n	8001f5e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001f48:	2200      	movs	r2, #0
 8001f4a:	6879      	ldr	r1, [r7, #4]
 8001f4c:	f04f 30ff 	mov.w	r0, #4294967295
 8001f50:	f000 f92f 	bl	80021b2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001f54:	4a06      	ldr	r2, [pc, #24]	@ (8001f70 <HAL_InitTick+0x5c>)
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001f5a:	2300      	movs	r3, #0
 8001f5c:	e000      	b.n	8001f60 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001f5e:	2301      	movs	r3, #1
}
 8001f60:	4618      	mov	r0, r3
 8001f62:	3708      	adds	r7, #8
 8001f64:	46bd      	mov	sp, r7
 8001f66:	bd80      	pop	{r7, pc}
 8001f68:	20000008 	.word	0x20000008
 8001f6c:	20000010 	.word	0x20000010
 8001f70:	2000000c 	.word	0x2000000c

08001f74 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001f74:	b480      	push	{r7}
 8001f76:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001f78:	4b06      	ldr	r3, [pc, #24]	@ (8001f94 <HAL_IncTick+0x20>)
 8001f7a:	781b      	ldrb	r3, [r3, #0]
 8001f7c:	461a      	mov	r2, r3
 8001f7e:	4b06      	ldr	r3, [pc, #24]	@ (8001f98 <HAL_IncTick+0x24>)
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	4413      	add	r3, r2
 8001f84:	4a04      	ldr	r2, [pc, #16]	@ (8001f98 <HAL_IncTick+0x24>)
 8001f86:	6013      	str	r3, [r2, #0]
}
 8001f88:	bf00      	nop
 8001f8a:	46bd      	mov	sp, r7
 8001f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f90:	4770      	bx	lr
 8001f92:	bf00      	nop
 8001f94:	20000010 	.word	0x20000010
 8001f98:	200006e8 	.word	0x200006e8

08001f9c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001f9c:	b480      	push	{r7}
 8001f9e:	af00      	add	r7, sp, #0
  return uwTick;
 8001fa0:	4b03      	ldr	r3, [pc, #12]	@ (8001fb0 <HAL_GetTick+0x14>)
 8001fa2:	681b      	ldr	r3, [r3, #0]
}
 8001fa4:	4618      	mov	r0, r3
 8001fa6:	46bd      	mov	sp, r7
 8001fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fac:	4770      	bx	lr
 8001fae:	bf00      	nop
 8001fb0:	200006e8 	.word	0x200006e8

08001fb4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001fb4:	b580      	push	{r7, lr}
 8001fb6:	b084      	sub	sp, #16
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001fbc:	f7ff ffee 	bl	8001f9c <HAL_GetTick>
 8001fc0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001fc6:	68fb      	ldr	r3, [r7, #12]
 8001fc8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001fcc:	d005      	beq.n	8001fda <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001fce:	4b0a      	ldr	r3, [pc, #40]	@ (8001ff8 <HAL_Delay+0x44>)
 8001fd0:	781b      	ldrb	r3, [r3, #0]
 8001fd2:	461a      	mov	r2, r3
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	4413      	add	r3, r2
 8001fd8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001fda:	bf00      	nop
 8001fdc:	f7ff ffde 	bl	8001f9c <HAL_GetTick>
 8001fe0:	4602      	mov	r2, r0
 8001fe2:	68bb      	ldr	r3, [r7, #8]
 8001fe4:	1ad3      	subs	r3, r2, r3
 8001fe6:	68fa      	ldr	r2, [r7, #12]
 8001fe8:	429a      	cmp	r2, r3
 8001fea:	d8f7      	bhi.n	8001fdc <HAL_Delay+0x28>
  {
  }
}
 8001fec:	bf00      	nop
 8001fee:	bf00      	nop
 8001ff0:	3710      	adds	r7, #16
 8001ff2:	46bd      	mov	sp, r7
 8001ff4:	bd80      	pop	{r7, pc}
 8001ff6:	bf00      	nop
 8001ff8:	20000010 	.word	0x20000010

08001ffc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ffc:	b480      	push	{r7}
 8001ffe:	b085      	sub	sp, #20
 8002000:	af00      	add	r7, sp, #0
 8002002:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	f003 0307 	and.w	r3, r3, #7
 800200a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800200c:	4b0c      	ldr	r3, [pc, #48]	@ (8002040 <__NVIC_SetPriorityGrouping+0x44>)
 800200e:	68db      	ldr	r3, [r3, #12]
 8002010:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002012:	68ba      	ldr	r2, [r7, #8]
 8002014:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002018:	4013      	ands	r3, r2
 800201a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002020:	68bb      	ldr	r3, [r7, #8]
 8002022:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002024:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002028:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800202c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800202e:	4a04      	ldr	r2, [pc, #16]	@ (8002040 <__NVIC_SetPriorityGrouping+0x44>)
 8002030:	68bb      	ldr	r3, [r7, #8]
 8002032:	60d3      	str	r3, [r2, #12]
}
 8002034:	bf00      	nop
 8002036:	3714      	adds	r7, #20
 8002038:	46bd      	mov	sp, r7
 800203a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800203e:	4770      	bx	lr
 8002040:	e000ed00 	.word	0xe000ed00

08002044 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002044:	b480      	push	{r7}
 8002046:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002048:	4b04      	ldr	r3, [pc, #16]	@ (800205c <__NVIC_GetPriorityGrouping+0x18>)
 800204a:	68db      	ldr	r3, [r3, #12]
 800204c:	0a1b      	lsrs	r3, r3, #8
 800204e:	f003 0307 	and.w	r3, r3, #7
}
 8002052:	4618      	mov	r0, r3
 8002054:	46bd      	mov	sp, r7
 8002056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800205a:	4770      	bx	lr
 800205c:	e000ed00 	.word	0xe000ed00

08002060 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002060:	b480      	push	{r7}
 8002062:	b083      	sub	sp, #12
 8002064:	af00      	add	r7, sp, #0
 8002066:	4603      	mov	r3, r0
 8002068:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800206a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800206e:	2b00      	cmp	r3, #0
 8002070:	db0b      	blt.n	800208a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002072:	79fb      	ldrb	r3, [r7, #7]
 8002074:	f003 021f 	and.w	r2, r3, #31
 8002078:	4907      	ldr	r1, [pc, #28]	@ (8002098 <__NVIC_EnableIRQ+0x38>)
 800207a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800207e:	095b      	lsrs	r3, r3, #5
 8002080:	2001      	movs	r0, #1
 8002082:	fa00 f202 	lsl.w	r2, r0, r2
 8002086:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800208a:	bf00      	nop
 800208c:	370c      	adds	r7, #12
 800208e:	46bd      	mov	sp, r7
 8002090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002094:	4770      	bx	lr
 8002096:	bf00      	nop
 8002098:	e000e100 	.word	0xe000e100

0800209c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800209c:	b480      	push	{r7}
 800209e:	b083      	sub	sp, #12
 80020a0:	af00      	add	r7, sp, #0
 80020a2:	4603      	mov	r3, r0
 80020a4:	6039      	str	r1, [r7, #0]
 80020a6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80020a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	db0a      	blt.n	80020c6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020b0:	683b      	ldr	r3, [r7, #0]
 80020b2:	b2da      	uxtb	r2, r3
 80020b4:	490c      	ldr	r1, [pc, #48]	@ (80020e8 <__NVIC_SetPriority+0x4c>)
 80020b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020ba:	0112      	lsls	r2, r2, #4
 80020bc:	b2d2      	uxtb	r2, r2
 80020be:	440b      	add	r3, r1
 80020c0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80020c4:	e00a      	b.n	80020dc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020c6:	683b      	ldr	r3, [r7, #0]
 80020c8:	b2da      	uxtb	r2, r3
 80020ca:	4908      	ldr	r1, [pc, #32]	@ (80020ec <__NVIC_SetPriority+0x50>)
 80020cc:	79fb      	ldrb	r3, [r7, #7]
 80020ce:	f003 030f 	and.w	r3, r3, #15
 80020d2:	3b04      	subs	r3, #4
 80020d4:	0112      	lsls	r2, r2, #4
 80020d6:	b2d2      	uxtb	r2, r2
 80020d8:	440b      	add	r3, r1
 80020da:	761a      	strb	r2, [r3, #24]
}
 80020dc:	bf00      	nop
 80020de:	370c      	adds	r7, #12
 80020e0:	46bd      	mov	sp, r7
 80020e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e6:	4770      	bx	lr
 80020e8:	e000e100 	.word	0xe000e100
 80020ec:	e000ed00 	.word	0xe000ed00

080020f0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80020f0:	b480      	push	{r7}
 80020f2:	b089      	sub	sp, #36	@ 0x24
 80020f4:	af00      	add	r7, sp, #0
 80020f6:	60f8      	str	r0, [r7, #12]
 80020f8:	60b9      	str	r1, [r7, #8]
 80020fa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	f003 0307 	and.w	r3, r3, #7
 8002102:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002104:	69fb      	ldr	r3, [r7, #28]
 8002106:	f1c3 0307 	rsb	r3, r3, #7
 800210a:	2b04      	cmp	r3, #4
 800210c:	bf28      	it	cs
 800210e:	2304      	movcs	r3, #4
 8002110:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002112:	69fb      	ldr	r3, [r7, #28]
 8002114:	3304      	adds	r3, #4
 8002116:	2b06      	cmp	r3, #6
 8002118:	d902      	bls.n	8002120 <NVIC_EncodePriority+0x30>
 800211a:	69fb      	ldr	r3, [r7, #28]
 800211c:	3b03      	subs	r3, #3
 800211e:	e000      	b.n	8002122 <NVIC_EncodePriority+0x32>
 8002120:	2300      	movs	r3, #0
 8002122:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002124:	f04f 32ff 	mov.w	r2, #4294967295
 8002128:	69bb      	ldr	r3, [r7, #24]
 800212a:	fa02 f303 	lsl.w	r3, r2, r3
 800212e:	43da      	mvns	r2, r3
 8002130:	68bb      	ldr	r3, [r7, #8]
 8002132:	401a      	ands	r2, r3
 8002134:	697b      	ldr	r3, [r7, #20]
 8002136:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002138:	f04f 31ff 	mov.w	r1, #4294967295
 800213c:	697b      	ldr	r3, [r7, #20]
 800213e:	fa01 f303 	lsl.w	r3, r1, r3
 8002142:	43d9      	mvns	r1, r3
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002148:	4313      	orrs	r3, r2
         );
}
 800214a:	4618      	mov	r0, r3
 800214c:	3724      	adds	r7, #36	@ 0x24
 800214e:	46bd      	mov	sp, r7
 8002150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002154:	4770      	bx	lr
	...

08002158 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002158:	b580      	push	{r7, lr}
 800215a:	b082      	sub	sp, #8
 800215c:	af00      	add	r7, sp, #0
 800215e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	3b01      	subs	r3, #1
 8002164:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002168:	d301      	bcc.n	800216e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800216a:	2301      	movs	r3, #1
 800216c:	e00f      	b.n	800218e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800216e:	4a0a      	ldr	r2, [pc, #40]	@ (8002198 <SysTick_Config+0x40>)
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	3b01      	subs	r3, #1
 8002174:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002176:	210f      	movs	r1, #15
 8002178:	f04f 30ff 	mov.w	r0, #4294967295
 800217c:	f7ff ff8e 	bl	800209c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002180:	4b05      	ldr	r3, [pc, #20]	@ (8002198 <SysTick_Config+0x40>)
 8002182:	2200      	movs	r2, #0
 8002184:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002186:	4b04      	ldr	r3, [pc, #16]	@ (8002198 <SysTick_Config+0x40>)
 8002188:	2207      	movs	r2, #7
 800218a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800218c:	2300      	movs	r3, #0
}
 800218e:	4618      	mov	r0, r3
 8002190:	3708      	adds	r7, #8
 8002192:	46bd      	mov	sp, r7
 8002194:	bd80      	pop	{r7, pc}
 8002196:	bf00      	nop
 8002198:	e000e010 	.word	0xe000e010

0800219c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800219c:	b580      	push	{r7, lr}
 800219e:	b082      	sub	sp, #8
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80021a4:	6878      	ldr	r0, [r7, #4]
 80021a6:	f7ff ff29 	bl	8001ffc <__NVIC_SetPriorityGrouping>
}
 80021aa:	bf00      	nop
 80021ac:	3708      	adds	r7, #8
 80021ae:	46bd      	mov	sp, r7
 80021b0:	bd80      	pop	{r7, pc}

080021b2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80021b2:	b580      	push	{r7, lr}
 80021b4:	b086      	sub	sp, #24
 80021b6:	af00      	add	r7, sp, #0
 80021b8:	4603      	mov	r3, r0
 80021ba:	60b9      	str	r1, [r7, #8]
 80021bc:	607a      	str	r2, [r7, #4]
 80021be:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80021c0:	2300      	movs	r3, #0
 80021c2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80021c4:	f7ff ff3e 	bl	8002044 <__NVIC_GetPriorityGrouping>
 80021c8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80021ca:	687a      	ldr	r2, [r7, #4]
 80021cc:	68b9      	ldr	r1, [r7, #8]
 80021ce:	6978      	ldr	r0, [r7, #20]
 80021d0:	f7ff ff8e 	bl	80020f0 <NVIC_EncodePriority>
 80021d4:	4602      	mov	r2, r0
 80021d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80021da:	4611      	mov	r1, r2
 80021dc:	4618      	mov	r0, r3
 80021de:	f7ff ff5d 	bl	800209c <__NVIC_SetPriority>
}
 80021e2:	bf00      	nop
 80021e4:	3718      	adds	r7, #24
 80021e6:	46bd      	mov	sp, r7
 80021e8:	bd80      	pop	{r7, pc}

080021ea <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80021ea:	b580      	push	{r7, lr}
 80021ec:	b082      	sub	sp, #8
 80021ee:	af00      	add	r7, sp, #0
 80021f0:	4603      	mov	r3, r0
 80021f2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80021f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021f8:	4618      	mov	r0, r3
 80021fa:	f7ff ff31 	bl	8002060 <__NVIC_EnableIRQ>
}
 80021fe:	bf00      	nop
 8002200:	3708      	adds	r7, #8
 8002202:	46bd      	mov	sp, r7
 8002204:	bd80      	pop	{r7, pc}

08002206 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002206:	b580      	push	{r7, lr}
 8002208:	b082      	sub	sp, #8
 800220a:	af00      	add	r7, sp, #0
 800220c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800220e:	6878      	ldr	r0, [r7, #4]
 8002210:	f7ff ffa2 	bl	8002158 <SysTick_Config>
 8002214:	4603      	mov	r3, r0
}
 8002216:	4618      	mov	r0, r3
 8002218:	3708      	adds	r7, #8
 800221a:	46bd      	mov	sp, r7
 800221c:	bd80      	pop	{r7, pc}

0800221e <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 800221e:	b580      	push	{r7, lr}
 8002220:	b082      	sub	sp, #8
 8002222:	af00      	add	r7, sp, #0
 8002224:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	2b00      	cmp	r3, #0
 800222a:	d101      	bne.n	8002230 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 800222c:	2301      	movs	r3, #1
 800222e:	e014      	b.n	800225a <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	791b      	ldrb	r3, [r3, #4]
 8002234:	b2db      	uxtb	r3, r3
 8002236:	2b00      	cmp	r3, #0
 8002238:	d105      	bne.n	8002246 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	2200      	movs	r2, #0
 800223e:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8002240:	6878      	ldr	r0, [r7, #4]
 8002242:	f7ff fb6d 	bl	8001920 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	2202      	movs	r2, #2
 800224a:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	2200      	movs	r2, #0
 8002250:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	2201      	movs	r2, #1
 8002256:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8002258:	2300      	movs	r3, #0
}
 800225a:	4618      	mov	r0, r3
 800225c:	3708      	adds	r7, #8
 800225e:	46bd      	mov	sp, r7
 8002260:	bd80      	pop	{r7, pc}
	...

08002264 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, const uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 8002264:	b580      	push	{r7, lr}
 8002266:	b086      	sub	sp, #24
 8002268:	af00      	add	r7, sp, #0
 800226a:	60f8      	str	r0, [r7, #12]
 800226c:	60b9      	str	r1, [r7, #8]
 800226e:	607a      	str	r2, [r7, #4]
 8002270:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8002272:	2301      	movs	r3, #1
 8002274:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpreg;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	2b00      	cmp	r3, #0
 800227a:	d101      	bne.n	8002280 <HAL_DAC_Start_DMA+0x1c>
  {
    return HAL_ERROR;
 800227c:	2301      	movs	r3, #1
 800227e:	e0a2      	b.n	80023c6 <HAL_DAC_Start_DMA+0x162>
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	795b      	ldrb	r3, [r3, #5]
 8002284:	2b01      	cmp	r3, #1
 8002286:	d101      	bne.n	800228c <HAL_DAC_Start_DMA+0x28>
 8002288:	2302      	movs	r3, #2
 800228a:	e09c      	b.n	80023c6 <HAL_DAC_Start_DMA+0x162>
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	2201      	movs	r2, #1
 8002290:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002292:	68fb      	ldr	r3, [r7, #12]
 8002294:	2202      	movs	r2, #2
 8002296:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 8002298:	68bb      	ldr	r3, [r7, #8]
 800229a:	2b00      	cmp	r3, #0
 800229c:	d129      	bne.n	80022f2 <HAL_DAC_Start_DMA+0x8e>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	689b      	ldr	r3, [r3, #8]
 80022a2:	4a4b      	ldr	r2, [pc, #300]	@ (80023d0 <HAL_DAC_Start_DMA+0x16c>)
 80022a4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	689b      	ldr	r3, [r3, #8]
 80022aa:	4a4a      	ldr	r2, [pc, #296]	@ (80023d4 <HAL_DAC_Start_DMA+0x170>)
 80022ac:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	689b      	ldr	r3, [r3, #8]
 80022b2:	4a49      	ldr	r2, [pc, #292]	@ (80023d8 <HAL_DAC_Start_DMA+0x174>)
 80022b4:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	681a      	ldr	r2, [r3, #0]
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80022c4:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 80022c6:	6a3b      	ldr	r3, [r7, #32]
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d003      	beq.n	80022d4 <HAL_DAC_Start_DMA+0x70>
 80022cc:	6a3b      	ldr	r3, [r7, #32]
 80022ce:	2b04      	cmp	r3, #4
 80022d0:	d005      	beq.n	80022de <HAL_DAC_Start_DMA+0x7a>
 80022d2:	e009      	b.n	80022e8 <HAL_DAC_Start_DMA+0x84>
    {
      case DAC_ALIGN_12B_R:
        /* Get DHR12R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	3308      	adds	r3, #8
 80022da:	613b      	str	r3, [r7, #16]
        break;
 80022dc:	e033      	b.n	8002346 <HAL_DAC_Start_DMA+0xe2>
      case DAC_ALIGN_12B_L:
        /* Get DHR12L1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	330c      	adds	r3, #12
 80022e4:	613b      	str	r3, [r7, #16]
        break;
 80022e6:	e02e      	b.n	8002346 <HAL_DAC_Start_DMA+0xe2>
      default: /* case DAC_ALIGN_8B_R */
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	3310      	adds	r3, #16
 80022ee:	613b      	str	r3, [r7, #16]
        break;
 80022f0:	e029      	b.n	8002346 <HAL_DAC_Start_DMA+0xe2>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	68db      	ldr	r3, [r3, #12]
 80022f6:	4a39      	ldr	r2, [pc, #228]	@ (80023dc <HAL_DAC_Start_DMA+0x178>)
 80022f8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	68db      	ldr	r3, [r3, #12]
 80022fe:	4a38      	ldr	r2, [pc, #224]	@ (80023e0 <HAL_DAC_Start_DMA+0x17c>)
 8002300:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	68db      	ldr	r3, [r3, #12]
 8002306:	4a37      	ldr	r2, [pc, #220]	@ (80023e4 <HAL_DAC_Start_DMA+0x180>)
 8002308:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	681a      	ldr	r2, [r3, #0]
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8002318:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 800231a:	6a3b      	ldr	r3, [r7, #32]
 800231c:	2b00      	cmp	r3, #0
 800231e:	d003      	beq.n	8002328 <HAL_DAC_Start_DMA+0xc4>
 8002320:	6a3b      	ldr	r3, [r7, #32]
 8002322:	2b04      	cmp	r3, #4
 8002324:	d005      	beq.n	8002332 <HAL_DAC_Start_DMA+0xce>
 8002326:	e009      	b.n	800233c <HAL_DAC_Start_DMA+0xd8>
    {
      case DAC_ALIGN_12B_R:
        /* Get DHR12R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	3314      	adds	r3, #20
 800232e:	613b      	str	r3, [r7, #16]
        break;
 8002330:	e009      	b.n	8002346 <HAL_DAC_Start_DMA+0xe2>
      case DAC_ALIGN_12B_L:
        /* Get DHR12L2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	3318      	adds	r3, #24
 8002338:	613b      	str	r3, [r7, #16]
        break;
 800233a:	e004      	b.n	8002346 <HAL_DAC_Start_DMA+0xe2>
      default: /* case DAC_ALIGN_8B_R */
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	331c      	adds	r3, #28
 8002342:	613b      	str	r3, [r7, #16]
        break;
 8002344:	bf00      	nop
    }
  }
#endif /* DAC_CHANNEL2_SUPPORT */
  if (Channel == DAC_CHANNEL_1)
 8002346:	68bb      	ldr	r3, [r7, #8]
 8002348:	2b00      	cmp	r3, #0
 800234a:	d111      	bne.n	8002370 <HAL_DAC_Start_DMA+0x10c>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	681a      	ldr	r2, [r3, #0]
 8002352:	68fb      	ldr	r3, [r7, #12]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800235a:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	6898      	ldr	r0, [r3, #8]
 8002360:	6879      	ldr	r1, [r7, #4]
 8002362:	683b      	ldr	r3, [r7, #0]
 8002364:	693a      	ldr	r2, [r7, #16]
 8002366:	f000 f9ef 	bl	8002748 <HAL_DMA_Start_IT>
 800236a:	4603      	mov	r3, r0
 800236c:	75fb      	strb	r3, [r7, #23]
 800236e:	e010      	b.n	8002392 <HAL_DAC_Start_DMA+0x12e>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	681a      	ldr	r2, [r3, #0]
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 800237e:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	68d8      	ldr	r0, [r3, #12]
 8002384:	6879      	ldr	r1, [r7, #4]
 8002386:	683b      	ldr	r3, [r7, #0]
 8002388:	693a      	ldr	r2, [r7, #16]
 800238a:	f000 f9dd 	bl	8002748 <HAL_DMA_Start_IT>
 800238e:	4603      	mov	r3, r0
 8002390:	75fb      	strb	r3, [r7, #23]
  }
#endif /* DAC_CHANNEL2_SUPPORT */

  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	2200      	movs	r2, #0
 8002396:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 8002398:	7dfb      	ldrb	r3, [r7, #23]
 800239a:	2b00      	cmp	r3, #0
 800239c:	d10c      	bne.n	80023b8 <HAL_DAC_Start_DMA+0x154>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	6819      	ldr	r1, [r3, #0]
 80023a4:	68bb      	ldr	r3, [r7, #8]
 80023a6:	f003 0310 	and.w	r3, r3, #16
 80023aa:	2201      	movs	r2, #1
 80023ac:	409a      	lsls	r2, r3
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	430a      	orrs	r2, r1
 80023b4:	601a      	str	r2, [r3, #0]
 80023b6:	e005      	b.n	80023c4 <HAL_DAC_Start_DMA+0x160>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	691b      	ldr	r3, [r3, #16]
 80023bc:	f043 0204 	orr.w	r2, r3, #4
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 80023c4:	7dfb      	ldrb	r3, [r7, #23]
}
 80023c6:	4618      	mov	r0, r3
 80023c8:	3718      	adds	r7, #24
 80023ca:	46bd      	mov	sp, r7
 80023cc:	bd80      	pop	{r7, pc}
 80023ce:	bf00      	nop
 80023d0:	080024d7 	.word	0x080024d7
 80023d4:	080024f9 	.word	0x080024f9
 80023d8:	08002515 	.word	0x08002515
 80023dc:	0800257f 	.word	0x0800257f
 80023e0:	080025a1 	.word	0x080025a1
 80023e4:	080025bd 	.word	0x080025bd

080023e8 <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 80023e8:	b480      	push	{r7}
 80023ea:	b083      	sub	sp, #12
 80023ec:	af00      	add	r7, sp, #0
 80023ee:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallbackCh1 could be implemented in the user file
   */
}
 80023f0:	bf00      	nop
 80023f2:	370c      	adds	r7, #12
 80023f4:	46bd      	mov	sp, r7
 80023f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023fa:	4770      	bx	lr

080023fc <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 80023fc:	b480      	push	{r7}
 80023fe:	b083      	sub	sp, #12
 8002400:	af00      	add	r7, sp, #0
 8002402:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 8002404:	bf00      	nop
 8002406:	370c      	adds	r7, #12
 8002408:	46bd      	mov	sp, r7
 800240a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800240e:	4770      	bx	lr

08002410 <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8002410:	b480      	push	{r7}
 8002412:	b083      	sub	sp, #12
 8002414:	af00      	add	r7, sp, #0
 8002416:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 8002418:	bf00      	nop
 800241a:	370c      	adds	r7, #12
 800241c:	46bd      	mov	sp, r7
 800241e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002422:	4770      	bx	lr

08002424 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8002424:	b480      	push	{r7}
 8002426:	b089      	sub	sp, #36	@ 0x24
 8002428:	af00      	add	r7, sp, #0
 800242a:	60f8      	str	r0, [r7, #12]
 800242c:	60b9      	str	r1, [r7, #8]
 800242e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002430:	2300      	movs	r3, #0
 8002432:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpreg1;
  uint32_t tmpreg2;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	2b00      	cmp	r3, #0
 8002438:	d002      	beq.n	8002440 <HAL_DAC_ConfigChannel+0x1c>
 800243a:	68bb      	ldr	r3, [r7, #8]
 800243c:	2b00      	cmp	r3, #0
 800243e:	d101      	bne.n	8002444 <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 8002440:	2301      	movs	r3, #1
 8002442:	e042      	b.n	80024ca <HAL_DAC_ConfigChannel+0xa6>
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	795b      	ldrb	r3, [r3, #5]
 8002448:	2b01      	cmp	r3, #1
 800244a:	d101      	bne.n	8002450 <HAL_DAC_ConfigChannel+0x2c>
 800244c:	2302      	movs	r3, #2
 800244e:	e03c      	b.n	80024ca <HAL_DAC_ConfigChannel+0xa6>
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	2201      	movs	r2, #1
 8002454:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	2202      	movs	r2, #2
 800245a:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	61bb      	str	r3, [r7, #24]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
               << (Channel & 0x10UL));
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	f003 0310 	and.w	r3, r3, #16
 800246a:	f640 72fe 	movw	r2, #4094	@ 0xffe
 800246e:	fa02 f303 	lsl.w	r3, r2, r3
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
 8002472:	43db      	mvns	r3, r3
 8002474:	69ba      	ldr	r2, [r7, #24]
 8002476:	4013      	ands	r3, r2
 8002478:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 800247a:	68bb      	ldr	r3, [r7, #8]
 800247c:	681a      	ldr	r2, [r3, #0]
 800247e:	68bb      	ldr	r3, [r7, #8]
 8002480:	685b      	ldr	r3, [r3, #4]
 8002482:	4313      	orrs	r3, r2
 8002484:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	f003 0310 	and.w	r3, r3, #16
 800248c:	697a      	ldr	r2, [r7, #20]
 800248e:	fa02 f303 	lsl.w	r3, r2, r3
 8002492:	69ba      	ldr	r2, [r7, #24]
 8002494:	4313      	orrs	r3, r2
 8002496:	61bb      	str	r3, [r7, #24]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	69ba      	ldr	r2, [r7, #24]
 800249e:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	6819      	ldr	r1, [r3, #0]
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	f003 0310 	and.w	r3, r3, #16
 80024ac:	22c0      	movs	r2, #192	@ 0xc0
 80024ae:	fa02 f303 	lsl.w	r3, r2, r3
 80024b2:	43da      	mvns	r2, r3
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	400a      	ands	r2, r1
 80024ba:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	2201      	movs	r2, #1
 80024c0:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	2200      	movs	r2, #0
 80024c6:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 80024c8:	7ffb      	ldrb	r3, [r7, #31]
}
 80024ca:	4618      	mov	r0, r3
 80024cc:	3724      	adds	r7, #36	@ 0x24
 80024ce:	46bd      	mov	sp, r7
 80024d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d4:	4770      	bx	lr

080024d6 <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 80024d6:	b580      	push	{r7, lr}
 80024d8:	b084      	sub	sp, #16
 80024da:	af00      	add	r7, sp, #0
 80024dc:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80024e2:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 80024e4:	68f8      	ldr	r0, [r7, #12]
 80024e6:	f7ff ff7f 	bl	80023e8 <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	2201      	movs	r2, #1
 80024ee:	711a      	strb	r2, [r3, #4]
}
 80024f0:	bf00      	nop
 80024f2:	3710      	adds	r7, #16
 80024f4:	46bd      	mov	sp, r7
 80024f6:	bd80      	pop	{r7, pc}

080024f8 <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 80024f8:	b580      	push	{r7, lr}
 80024fa:	b084      	sub	sp, #16
 80024fc:	af00      	add	r7, sp, #0
 80024fe:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002504:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 8002506:	68f8      	ldr	r0, [r7, #12]
 8002508:	f7ff ff78 	bl	80023fc <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 800250c:	bf00      	nop
 800250e:	3710      	adds	r7, #16
 8002510:	46bd      	mov	sp, r7
 8002512:	bd80      	pop	{r7, pc}

08002514 <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 8002514:	b580      	push	{r7, lr}
 8002516:	b084      	sub	sp, #16
 8002518:	af00      	add	r7, sp, #0
 800251a:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002520:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8002522:	68fb      	ldr	r3, [r7, #12]
 8002524:	691b      	ldr	r3, [r3, #16]
 8002526:	f043 0204 	orr.w	r2, r3, #4
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 800252e:	68f8      	ldr	r0, [r7, #12]
 8002530:	f7ff ff6e 	bl	8002410 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	2201      	movs	r2, #1
 8002538:	711a      	strb	r2, [r3, #4]
}
 800253a:	bf00      	nop
 800253c:	3710      	adds	r7, #16
 800253e:	46bd      	mov	sp, r7
 8002540:	bd80      	pop	{r7, pc}

08002542 <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8002542:	b480      	push	{r7}
 8002544:	b083      	sub	sp, #12
 8002546:	af00      	add	r7, sp, #0
 8002548:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 800254a:	bf00      	nop
 800254c:	370c      	adds	r7, #12
 800254e:	46bd      	mov	sp, r7
 8002550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002554:	4770      	bx	lr

08002556 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8002556:	b480      	push	{r7}
 8002558:	b083      	sub	sp, #12
 800255a:	af00      	add	r7, sp, #0
 800255c:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 800255e:	bf00      	nop
 8002560:	370c      	adds	r7, #12
 8002562:	46bd      	mov	sp, r7
 8002564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002568:	4770      	bx	lr

0800256a <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 800256a:	b480      	push	{r7}
 800256c:	b083      	sub	sp, #12
 800256e:	af00      	add	r7, sp, #0
 8002570:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 8002572:	bf00      	nop
 8002574:	370c      	adds	r7, #12
 8002576:	46bd      	mov	sp, r7
 8002578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800257c:	4770      	bx	lr

0800257e <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 800257e:	b580      	push	{r7, lr}
 8002580:	b084      	sub	sp, #16
 8002582:	af00      	add	r7, sp, #0
 8002584:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800258a:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 800258c:	68f8      	ldr	r0, [r7, #12]
 800258e:	f7ff ffd8 	bl	8002542 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	2201      	movs	r2, #1
 8002596:	711a      	strb	r2, [r3, #4]
}
 8002598:	bf00      	nop
 800259a:	3710      	adds	r7, #16
 800259c:	46bd      	mov	sp, r7
 800259e:	bd80      	pop	{r7, pc}

080025a0 <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 80025a0:	b580      	push	{r7, lr}
 80025a2:	b084      	sub	sp, #16
 80025a4:	af00      	add	r7, sp, #0
 80025a6:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80025ac:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 80025ae:	68f8      	ldr	r0, [r7, #12]
 80025b0:	f7ff ffd1 	bl	8002556 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 80025b4:	bf00      	nop
 80025b6:	3710      	adds	r7, #16
 80025b8:	46bd      	mov	sp, r7
 80025ba:	bd80      	pop	{r7, pc}

080025bc <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 80025bc:	b580      	push	{r7, lr}
 80025be:	b084      	sub	sp, #16
 80025c0:	af00      	add	r7, sp, #0
 80025c2:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80025c8:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	691b      	ldr	r3, [r3, #16]
 80025ce:	f043 0204 	orr.w	r2, r3, #4
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 80025d6:	68f8      	ldr	r0, [r7, #12]
 80025d8:	f7ff ffc7 	bl	800256a <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	2201      	movs	r2, #1
 80025e0:	711a      	strb	r2, [r3, #4]
}
 80025e2:	bf00      	nop
 80025e4:	3710      	adds	r7, #16
 80025e6:	46bd      	mov	sp, r7
 80025e8:	bd80      	pop	{r7, pc}
	...

080025ec <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80025ec:	b580      	push	{r7, lr}
 80025ee:	b086      	sub	sp, #24
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80025f4:	2300      	movs	r3, #0
 80025f6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80025f8:	f7ff fcd0 	bl	8001f9c <HAL_GetTick>
 80025fc:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	2b00      	cmp	r3, #0
 8002602:	d101      	bne.n	8002608 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002604:	2301      	movs	r3, #1
 8002606:	e099      	b.n	800273c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	2202      	movs	r2, #2
 800260c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	2200      	movs	r2, #0
 8002614:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	681a      	ldr	r2, [r3, #0]
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	f022 0201 	bic.w	r2, r2, #1
 8002626:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002628:	e00f      	b.n	800264a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800262a:	f7ff fcb7 	bl	8001f9c <HAL_GetTick>
 800262e:	4602      	mov	r2, r0
 8002630:	693b      	ldr	r3, [r7, #16]
 8002632:	1ad3      	subs	r3, r2, r3
 8002634:	2b05      	cmp	r3, #5
 8002636:	d908      	bls.n	800264a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	2220      	movs	r2, #32
 800263c:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	2203      	movs	r2, #3
 8002642:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8002646:	2303      	movs	r3, #3
 8002648:	e078      	b.n	800273c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	f003 0301 	and.w	r3, r3, #1
 8002654:	2b00      	cmp	r3, #0
 8002656:	d1e8      	bne.n	800262a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002660:	697a      	ldr	r2, [r7, #20]
 8002662:	4b38      	ldr	r3, [pc, #224]	@ (8002744 <HAL_DMA_Init+0x158>)
 8002664:	4013      	ands	r3, r2
 8002666:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	685a      	ldr	r2, [r3, #4]
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	689b      	ldr	r3, [r3, #8]
 8002670:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002676:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	691b      	ldr	r3, [r3, #16]
 800267c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002682:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	699b      	ldr	r3, [r3, #24]
 8002688:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800268e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	6a1b      	ldr	r3, [r3, #32]
 8002694:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002696:	697a      	ldr	r2, [r7, #20]
 8002698:	4313      	orrs	r3, r2
 800269a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026a0:	2b04      	cmp	r3, #4
 80026a2:	d107      	bne.n	80026b4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026ac:	4313      	orrs	r3, r2
 80026ae:	697a      	ldr	r2, [r7, #20]
 80026b0:	4313      	orrs	r3, r2
 80026b2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	697a      	ldr	r2, [r7, #20]
 80026ba:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	695b      	ldr	r3, [r3, #20]
 80026c2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80026c4:	697b      	ldr	r3, [r7, #20]
 80026c6:	f023 0307 	bic.w	r3, r3, #7
 80026ca:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026d0:	697a      	ldr	r2, [r7, #20]
 80026d2:	4313      	orrs	r3, r2
 80026d4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026da:	2b04      	cmp	r3, #4
 80026dc:	d117      	bne.n	800270e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026e2:	697a      	ldr	r2, [r7, #20]
 80026e4:	4313      	orrs	r3, r2
 80026e6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d00e      	beq.n	800270e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80026f0:	6878      	ldr	r0, [r7, #4]
 80026f2:	f000 fb01 	bl	8002cf8 <DMA_CheckFifoParam>
 80026f6:	4603      	mov	r3, r0
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d008      	beq.n	800270e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	2240      	movs	r2, #64	@ 0x40
 8002700:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	2201      	movs	r2, #1
 8002706:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800270a:	2301      	movs	r3, #1
 800270c:	e016      	b.n	800273c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	697a      	ldr	r2, [r7, #20]
 8002714:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002716:	6878      	ldr	r0, [r7, #4]
 8002718:	f000 fab8 	bl	8002c8c <DMA_CalcBaseAndBitshift>
 800271c:	4603      	mov	r3, r0
 800271e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002724:	223f      	movs	r2, #63	@ 0x3f
 8002726:	409a      	lsls	r2, r3
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	2200      	movs	r2, #0
 8002730:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	2201      	movs	r2, #1
 8002736:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800273a:	2300      	movs	r3, #0
}
 800273c:	4618      	mov	r0, r3
 800273e:	3718      	adds	r7, #24
 8002740:	46bd      	mov	sp, r7
 8002742:	bd80      	pop	{r7, pc}
 8002744:	f010803f 	.word	0xf010803f

08002748 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002748:	b580      	push	{r7, lr}
 800274a:	b086      	sub	sp, #24
 800274c:	af00      	add	r7, sp, #0
 800274e:	60f8      	str	r0, [r7, #12]
 8002750:	60b9      	str	r1, [r7, #8]
 8002752:	607a      	str	r2, [r7, #4]
 8002754:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002756:	2300      	movs	r3, #0
 8002758:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800275e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002766:	2b01      	cmp	r3, #1
 8002768:	d101      	bne.n	800276e <HAL_DMA_Start_IT+0x26>
 800276a:	2302      	movs	r3, #2
 800276c:	e040      	b.n	80027f0 <HAL_DMA_Start_IT+0xa8>
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	2201      	movs	r2, #1
 8002772:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800277c:	b2db      	uxtb	r3, r3
 800277e:	2b01      	cmp	r3, #1
 8002780:	d12f      	bne.n	80027e2 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	2202      	movs	r2, #2
 8002786:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	2200      	movs	r2, #0
 800278e:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002790:	683b      	ldr	r3, [r7, #0]
 8002792:	687a      	ldr	r2, [r7, #4]
 8002794:	68b9      	ldr	r1, [r7, #8]
 8002796:	68f8      	ldr	r0, [r7, #12]
 8002798:	f000 fa4a 	bl	8002c30 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027a0:	223f      	movs	r2, #63	@ 0x3f
 80027a2:	409a      	lsls	r2, r3
 80027a4:	693b      	ldr	r3, [r7, #16]
 80027a6:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	681a      	ldr	r2, [r3, #0]
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	f042 0216 	orr.w	r2, r2, #22
 80027b6:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d007      	beq.n	80027d0 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	681a      	ldr	r2, [r3, #0]
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	f042 0208 	orr.w	r2, r2, #8
 80027ce:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	681a      	ldr	r2, [r3, #0]
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	f042 0201 	orr.w	r2, r2, #1
 80027de:	601a      	str	r2, [r3, #0]
 80027e0:	e005      	b.n	80027ee <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	2200      	movs	r2, #0
 80027e6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80027ea:	2302      	movs	r3, #2
 80027ec:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80027ee:	7dfb      	ldrb	r3, [r7, #23]
}
 80027f0:	4618      	mov	r0, r3
 80027f2:	3718      	adds	r7, #24
 80027f4:	46bd      	mov	sp, r7
 80027f6:	bd80      	pop	{r7, pc}

080027f8 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80027f8:	b580      	push	{r7, lr}
 80027fa:	b084      	sub	sp, #16
 80027fc:	af00      	add	r7, sp, #0
 80027fe:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002804:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002806:	f7ff fbc9 	bl	8001f9c <HAL_GetTick>
 800280a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002812:	b2db      	uxtb	r3, r3
 8002814:	2b02      	cmp	r3, #2
 8002816:	d008      	beq.n	800282a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	2280      	movs	r2, #128	@ 0x80
 800281c:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	2200      	movs	r2, #0
 8002822:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8002826:	2301      	movs	r3, #1
 8002828:	e052      	b.n	80028d0 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	681a      	ldr	r2, [r3, #0]
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	f022 0216 	bic.w	r2, r2, #22
 8002838:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	695a      	ldr	r2, [r3, #20]
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002848:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800284e:	2b00      	cmp	r3, #0
 8002850:	d103      	bne.n	800285a <HAL_DMA_Abort+0x62>
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002856:	2b00      	cmp	r3, #0
 8002858:	d007      	beq.n	800286a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	681a      	ldr	r2, [r3, #0]
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	f022 0208 	bic.w	r2, r2, #8
 8002868:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	681a      	ldr	r2, [r3, #0]
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	f022 0201 	bic.w	r2, r2, #1
 8002878:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800287a:	e013      	b.n	80028a4 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800287c:	f7ff fb8e 	bl	8001f9c <HAL_GetTick>
 8002880:	4602      	mov	r2, r0
 8002882:	68bb      	ldr	r3, [r7, #8]
 8002884:	1ad3      	subs	r3, r2, r3
 8002886:	2b05      	cmp	r3, #5
 8002888:	d90c      	bls.n	80028a4 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	2220      	movs	r2, #32
 800288e:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	2203      	movs	r2, #3
 8002894:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	2200      	movs	r2, #0
 800289c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 80028a0:	2303      	movs	r3, #3
 80028a2:	e015      	b.n	80028d0 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	f003 0301 	and.w	r3, r3, #1
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d1e4      	bne.n	800287c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028b6:	223f      	movs	r2, #63	@ 0x3f
 80028b8:	409a      	lsls	r2, r3
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	2201      	movs	r2, #1
 80028c2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	2200      	movs	r2, #0
 80028ca:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80028ce:	2300      	movs	r3, #0
}
 80028d0:	4618      	mov	r0, r3
 80028d2:	3710      	adds	r7, #16
 80028d4:	46bd      	mov	sp, r7
 80028d6:	bd80      	pop	{r7, pc}

080028d8 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80028d8:	b480      	push	{r7}
 80028da:	b083      	sub	sp, #12
 80028dc:	af00      	add	r7, sp, #0
 80028de:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80028e6:	b2db      	uxtb	r3, r3
 80028e8:	2b02      	cmp	r3, #2
 80028ea:	d004      	beq.n	80028f6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	2280      	movs	r2, #128	@ 0x80
 80028f0:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80028f2:	2301      	movs	r3, #1
 80028f4:	e00c      	b.n	8002910 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	2205      	movs	r2, #5
 80028fa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	681a      	ldr	r2, [r3, #0]
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	f022 0201 	bic.w	r2, r2, #1
 800290c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800290e:	2300      	movs	r3, #0
}
 8002910:	4618      	mov	r0, r3
 8002912:	370c      	adds	r7, #12
 8002914:	46bd      	mov	sp, r7
 8002916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800291a:	4770      	bx	lr

0800291c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800291c:	b580      	push	{r7, lr}
 800291e:	b086      	sub	sp, #24
 8002920:	af00      	add	r7, sp, #0
 8002922:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002924:	2300      	movs	r3, #0
 8002926:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002928:	4b8e      	ldr	r3, [pc, #568]	@ (8002b64 <HAL_DMA_IRQHandler+0x248>)
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	4a8e      	ldr	r2, [pc, #568]	@ (8002b68 <HAL_DMA_IRQHandler+0x24c>)
 800292e:	fba2 2303 	umull	r2, r3, r2, r3
 8002932:	0a9b      	lsrs	r3, r3, #10
 8002934:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800293a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800293c:	693b      	ldr	r3, [r7, #16]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002946:	2208      	movs	r2, #8
 8002948:	409a      	lsls	r2, r3
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	4013      	ands	r3, r2
 800294e:	2b00      	cmp	r3, #0
 8002950:	d01a      	beq.n	8002988 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	f003 0304 	and.w	r3, r3, #4
 800295c:	2b00      	cmp	r3, #0
 800295e:	d013      	beq.n	8002988 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	681a      	ldr	r2, [r3, #0]
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	f022 0204 	bic.w	r2, r2, #4
 800296e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002974:	2208      	movs	r2, #8
 8002976:	409a      	lsls	r2, r3
 8002978:	693b      	ldr	r3, [r7, #16]
 800297a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002980:	f043 0201 	orr.w	r2, r3, #1
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800298c:	2201      	movs	r2, #1
 800298e:	409a      	lsls	r2, r3
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	4013      	ands	r3, r2
 8002994:	2b00      	cmp	r3, #0
 8002996:	d012      	beq.n	80029be <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	695b      	ldr	r3, [r3, #20]
 800299e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d00b      	beq.n	80029be <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029aa:	2201      	movs	r2, #1
 80029ac:	409a      	lsls	r2, r3
 80029ae:	693b      	ldr	r3, [r7, #16]
 80029b0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80029b6:	f043 0202 	orr.w	r2, r3, #2
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029c2:	2204      	movs	r2, #4
 80029c4:	409a      	lsls	r2, r3
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	4013      	ands	r3, r2
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d012      	beq.n	80029f4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	f003 0302 	and.w	r3, r3, #2
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d00b      	beq.n	80029f4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029e0:	2204      	movs	r2, #4
 80029e2:	409a      	lsls	r2, r3
 80029e4:	693b      	ldr	r3, [r7, #16]
 80029e6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80029ec:	f043 0204 	orr.w	r2, r3, #4
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029f8:	2210      	movs	r2, #16
 80029fa:	409a      	lsls	r2, r3
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	4013      	ands	r3, r2
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d043      	beq.n	8002a8c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	f003 0308 	and.w	r3, r3, #8
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d03c      	beq.n	8002a8c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a16:	2210      	movs	r2, #16
 8002a18:	409a      	lsls	r2, r3
 8002a1a:	693b      	ldr	r3, [r7, #16]
 8002a1c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d018      	beq.n	8002a5e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d108      	bne.n	8002a4c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d024      	beq.n	8002a8c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a46:	6878      	ldr	r0, [r7, #4]
 8002a48:	4798      	blx	r3
 8002a4a:	e01f      	b.n	8002a8c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d01b      	beq.n	8002a8c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002a58:	6878      	ldr	r0, [r7, #4]
 8002a5a:	4798      	blx	r3
 8002a5c:	e016      	b.n	8002a8c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d107      	bne.n	8002a7c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	681a      	ldr	r2, [r3, #0]
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	f022 0208 	bic.w	r2, r2, #8
 8002a7a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d003      	beq.n	8002a8c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a88:	6878      	ldr	r0, [r7, #4]
 8002a8a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a90:	2220      	movs	r2, #32
 8002a92:	409a      	lsls	r2, r3
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	4013      	ands	r3, r2
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	f000 808f 	beq.w	8002bbc <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	f003 0310 	and.w	r3, r3, #16
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	f000 8087 	beq.w	8002bbc <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ab2:	2220      	movs	r2, #32
 8002ab4:	409a      	lsls	r2, r3
 8002ab6:	693b      	ldr	r3, [r7, #16]
 8002ab8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002ac0:	b2db      	uxtb	r3, r3
 8002ac2:	2b05      	cmp	r3, #5
 8002ac4:	d136      	bne.n	8002b34 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	681a      	ldr	r2, [r3, #0]
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	f022 0216 	bic.w	r2, r2, #22
 8002ad4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	695a      	ldr	r2, [r3, #20]
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002ae4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d103      	bne.n	8002af6 <HAL_DMA_IRQHandler+0x1da>
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d007      	beq.n	8002b06 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	681a      	ldr	r2, [r3, #0]
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	f022 0208 	bic.w	r2, r2, #8
 8002b04:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b0a:	223f      	movs	r2, #63	@ 0x3f
 8002b0c:	409a      	lsls	r2, r3
 8002b0e:	693b      	ldr	r3, [r7, #16]
 8002b10:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	2201      	movs	r2, #1
 8002b16:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	2200      	movs	r2, #0
 8002b1e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d07e      	beq.n	8002c28 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002b2e:	6878      	ldr	r0, [r7, #4]
 8002b30:	4798      	blx	r3
        }
        return;
 8002b32:	e079      	b.n	8002c28 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d01d      	beq.n	8002b7e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d10d      	bne.n	8002b6c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d031      	beq.n	8002bbc <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b5c:	6878      	ldr	r0, [r7, #4]
 8002b5e:	4798      	blx	r3
 8002b60:	e02c      	b.n	8002bbc <HAL_DMA_IRQHandler+0x2a0>
 8002b62:	bf00      	nop
 8002b64:	20000008 	.word	0x20000008
 8002b68:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d023      	beq.n	8002bbc <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b78:	6878      	ldr	r0, [r7, #4]
 8002b7a:	4798      	blx	r3
 8002b7c:	e01e      	b.n	8002bbc <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d10f      	bne.n	8002bac <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	681a      	ldr	r2, [r3, #0]
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	f022 0210 	bic.w	r2, r2, #16
 8002b9a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	2201      	movs	r2, #1
 8002ba0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	2200      	movs	r2, #0
 8002ba8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d003      	beq.n	8002bbc <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002bb8:	6878      	ldr	r0, [r7, #4]
 8002bba:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d032      	beq.n	8002c2a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002bc8:	f003 0301 	and.w	r3, r3, #1
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d022      	beq.n	8002c16 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	2205      	movs	r2, #5
 8002bd4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	681a      	ldr	r2, [r3, #0]
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	f022 0201 	bic.w	r2, r2, #1
 8002be6:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002be8:	68bb      	ldr	r3, [r7, #8]
 8002bea:	3301      	adds	r3, #1
 8002bec:	60bb      	str	r3, [r7, #8]
 8002bee:	697a      	ldr	r2, [r7, #20]
 8002bf0:	429a      	cmp	r2, r3
 8002bf2:	d307      	bcc.n	8002c04 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	f003 0301 	and.w	r3, r3, #1
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d1f2      	bne.n	8002be8 <HAL_DMA_IRQHandler+0x2cc>
 8002c02:	e000      	b.n	8002c06 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002c04:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	2201      	movs	r2, #1
 8002c0a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	2200      	movs	r2, #0
 8002c12:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d005      	beq.n	8002c2a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c22:	6878      	ldr	r0, [r7, #4]
 8002c24:	4798      	blx	r3
 8002c26:	e000      	b.n	8002c2a <HAL_DMA_IRQHandler+0x30e>
        return;
 8002c28:	bf00      	nop
    }
  }
}
 8002c2a:	3718      	adds	r7, #24
 8002c2c:	46bd      	mov	sp, r7
 8002c2e:	bd80      	pop	{r7, pc}

08002c30 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002c30:	b480      	push	{r7}
 8002c32:	b085      	sub	sp, #20
 8002c34:	af00      	add	r7, sp, #0
 8002c36:	60f8      	str	r0, [r7, #12]
 8002c38:	60b9      	str	r1, [r7, #8]
 8002c3a:	607a      	str	r2, [r7, #4]
 8002c3c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	681a      	ldr	r2, [r3, #0]
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002c4c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	683a      	ldr	r2, [r7, #0]
 8002c54:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	689b      	ldr	r3, [r3, #8]
 8002c5a:	2b40      	cmp	r3, #64	@ 0x40
 8002c5c:	d108      	bne.n	8002c70 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	687a      	ldr	r2, [r7, #4]
 8002c64:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	68ba      	ldr	r2, [r7, #8]
 8002c6c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002c6e:	e007      	b.n	8002c80 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	68ba      	ldr	r2, [r7, #8]
 8002c76:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	687a      	ldr	r2, [r7, #4]
 8002c7e:	60da      	str	r2, [r3, #12]
}
 8002c80:	bf00      	nop
 8002c82:	3714      	adds	r7, #20
 8002c84:	46bd      	mov	sp, r7
 8002c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c8a:	4770      	bx	lr

08002c8c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002c8c:	b480      	push	{r7}
 8002c8e:	b085      	sub	sp, #20
 8002c90:	af00      	add	r7, sp, #0
 8002c92:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	b2db      	uxtb	r3, r3
 8002c9a:	3b10      	subs	r3, #16
 8002c9c:	4a14      	ldr	r2, [pc, #80]	@ (8002cf0 <DMA_CalcBaseAndBitshift+0x64>)
 8002c9e:	fba2 2303 	umull	r2, r3, r2, r3
 8002ca2:	091b      	lsrs	r3, r3, #4
 8002ca4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002ca6:	4a13      	ldr	r2, [pc, #76]	@ (8002cf4 <DMA_CalcBaseAndBitshift+0x68>)
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	4413      	add	r3, r2
 8002cac:	781b      	ldrb	r3, [r3, #0]
 8002cae:	461a      	mov	r2, r3
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	2b03      	cmp	r3, #3
 8002cb8:	d909      	bls.n	8002cce <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002cc2:	f023 0303 	bic.w	r3, r3, #3
 8002cc6:	1d1a      	adds	r2, r3, #4
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	659a      	str	r2, [r3, #88]	@ 0x58
 8002ccc:	e007      	b.n	8002cde <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002cd6:	f023 0303 	bic.w	r3, r3, #3
 8002cda:	687a      	ldr	r2, [r7, #4]
 8002cdc:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8002ce2:	4618      	mov	r0, r3
 8002ce4:	3714      	adds	r7, #20
 8002ce6:	46bd      	mov	sp, r7
 8002ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cec:	4770      	bx	lr
 8002cee:	bf00      	nop
 8002cf0:	aaaaaaab 	.word	0xaaaaaaab
 8002cf4:	0800b360 	.word	0x0800b360

08002cf8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002cf8:	b480      	push	{r7}
 8002cfa:	b085      	sub	sp, #20
 8002cfc:	af00      	add	r7, sp, #0
 8002cfe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002d00:	2300      	movs	r3, #0
 8002d02:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d08:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	699b      	ldr	r3, [r3, #24]
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d11f      	bne.n	8002d52 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002d12:	68bb      	ldr	r3, [r7, #8]
 8002d14:	2b03      	cmp	r3, #3
 8002d16:	d856      	bhi.n	8002dc6 <DMA_CheckFifoParam+0xce>
 8002d18:	a201      	add	r2, pc, #4	@ (adr r2, 8002d20 <DMA_CheckFifoParam+0x28>)
 8002d1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d1e:	bf00      	nop
 8002d20:	08002d31 	.word	0x08002d31
 8002d24:	08002d43 	.word	0x08002d43
 8002d28:	08002d31 	.word	0x08002d31
 8002d2c:	08002dc7 	.word	0x08002dc7
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d34:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d046      	beq.n	8002dca <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002d3c:	2301      	movs	r3, #1
 8002d3e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002d40:	e043      	b.n	8002dca <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d46:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002d4a:	d140      	bne.n	8002dce <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002d4c:	2301      	movs	r3, #1
 8002d4e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002d50:	e03d      	b.n	8002dce <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	699b      	ldr	r3, [r3, #24]
 8002d56:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002d5a:	d121      	bne.n	8002da0 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002d5c:	68bb      	ldr	r3, [r7, #8]
 8002d5e:	2b03      	cmp	r3, #3
 8002d60:	d837      	bhi.n	8002dd2 <DMA_CheckFifoParam+0xda>
 8002d62:	a201      	add	r2, pc, #4	@ (adr r2, 8002d68 <DMA_CheckFifoParam+0x70>)
 8002d64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d68:	08002d79 	.word	0x08002d79
 8002d6c:	08002d7f 	.word	0x08002d7f
 8002d70:	08002d79 	.word	0x08002d79
 8002d74:	08002d91 	.word	0x08002d91
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002d78:	2301      	movs	r3, #1
 8002d7a:	73fb      	strb	r3, [r7, #15]
      break;
 8002d7c:	e030      	b.n	8002de0 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d82:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d025      	beq.n	8002dd6 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002d8a:	2301      	movs	r3, #1
 8002d8c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002d8e:	e022      	b.n	8002dd6 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d94:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002d98:	d11f      	bne.n	8002dda <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002d9a:	2301      	movs	r3, #1
 8002d9c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002d9e:	e01c      	b.n	8002dda <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002da0:	68bb      	ldr	r3, [r7, #8]
 8002da2:	2b02      	cmp	r3, #2
 8002da4:	d903      	bls.n	8002dae <DMA_CheckFifoParam+0xb6>
 8002da6:	68bb      	ldr	r3, [r7, #8]
 8002da8:	2b03      	cmp	r3, #3
 8002daa:	d003      	beq.n	8002db4 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002dac:	e018      	b.n	8002de0 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002dae:	2301      	movs	r3, #1
 8002db0:	73fb      	strb	r3, [r7, #15]
      break;
 8002db2:	e015      	b.n	8002de0 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002db8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d00e      	beq.n	8002dde <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002dc0:	2301      	movs	r3, #1
 8002dc2:	73fb      	strb	r3, [r7, #15]
      break;
 8002dc4:	e00b      	b.n	8002dde <DMA_CheckFifoParam+0xe6>
      break;
 8002dc6:	bf00      	nop
 8002dc8:	e00a      	b.n	8002de0 <DMA_CheckFifoParam+0xe8>
      break;
 8002dca:	bf00      	nop
 8002dcc:	e008      	b.n	8002de0 <DMA_CheckFifoParam+0xe8>
      break;
 8002dce:	bf00      	nop
 8002dd0:	e006      	b.n	8002de0 <DMA_CheckFifoParam+0xe8>
      break;
 8002dd2:	bf00      	nop
 8002dd4:	e004      	b.n	8002de0 <DMA_CheckFifoParam+0xe8>
      break;
 8002dd6:	bf00      	nop
 8002dd8:	e002      	b.n	8002de0 <DMA_CheckFifoParam+0xe8>
      break;   
 8002dda:	bf00      	nop
 8002ddc:	e000      	b.n	8002de0 <DMA_CheckFifoParam+0xe8>
      break;
 8002dde:	bf00      	nop
    }
  } 
  
  return status; 
 8002de0:	7bfb      	ldrb	r3, [r7, #15]
}
 8002de2:	4618      	mov	r0, r3
 8002de4:	3714      	adds	r7, #20
 8002de6:	46bd      	mov	sp, r7
 8002de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dec:	4770      	bx	lr
 8002dee:	bf00      	nop

08002df0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002df0:	b480      	push	{r7}
 8002df2:	b089      	sub	sp, #36	@ 0x24
 8002df4:	af00      	add	r7, sp, #0
 8002df6:	6078      	str	r0, [r7, #4]
 8002df8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002dfa:	2300      	movs	r3, #0
 8002dfc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002dfe:	2300      	movs	r3, #0
 8002e00:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002e02:	2300      	movs	r3, #0
 8002e04:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002e06:	2300      	movs	r3, #0
 8002e08:	61fb      	str	r3, [r7, #28]
 8002e0a:	e16b      	b.n	80030e4 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002e0c:	2201      	movs	r2, #1
 8002e0e:	69fb      	ldr	r3, [r7, #28]
 8002e10:	fa02 f303 	lsl.w	r3, r2, r3
 8002e14:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002e16:	683b      	ldr	r3, [r7, #0]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	697a      	ldr	r2, [r7, #20]
 8002e1c:	4013      	ands	r3, r2
 8002e1e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002e20:	693a      	ldr	r2, [r7, #16]
 8002e22:	697b      	ldr	r3, [r7, #20]
 8002e24:	429a      	cmp	r2, r3
 8002e26:	f040 815a 	bne.w	80030de <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002e2a:	683b      	ldr	r3, [r7, #0]
 8002e2c:	685b      	ldr	r3, [r3, #4]
 8002e2e:	f003 0303 	and.w	r3, r3, #3
 8002e32:	2b01      	cmp	r3, #1
 8002e34:	d005      	beq.n	8002e42 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002e36:	683b      	ldr	r3, [r7, #0]
 8002e38:	685b      	ldr	r3, [r3, #4]
 8002e3a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002e3e:	2b02      	cmp	r3, #2
 8002e40:	d130      	bne.n	8002ea4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	689b      	ldr	r3, [r3, #8]
 8002e46:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002e48:	69fb      	ldr	r3, [r7, #28]
 8002e4a:	005b      	lsls	r3, r3, #1
 8002e4c:	2203      	movs	r2, #3
 8002e4e:	fa02 f303 	lsl.w	r3, r2, r3
 8002e52:	43db      	mvns	r3, r3
 8002e54:	69ba      	ldr	r2, [r7, #24]
 8002e56:	4013      	ands	r3, r2
 8002e58:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002e5a:	683b      	ldr	r3, [r7, #0]
 8002e5c:	68da      	ldr	r2, [r3, #12]
 8002e5e:	69fb      	ldr	r3, [r7, #28]
 8002e60:	005b      	lsls	r3, r3, #1
 8002e62:	fa02 f303 	lsl.w	r3, r2, r3
 8002e66:	69ba      	ldr	r2, [r7, #24]
 8002e68:	4313      	orrs	r3, r2
 8002e6a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	69ba      	ldr	r2, [r7, #24]
 8002e70:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	685b      	ldr	r3, [r3, #4]
 8002e76:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002e78:	2201      	movs	r2, #1
 8002e7a:	69fb      	ldr	r3, [r7, #28]
 8002e7c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e80:	43db      	mvns	r3, r3
 8002e82:	69ba      	ldr	r2, [r7, #24]
 8002e84:	4013      	ands	r3, r2
 8002e86:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002e88:	683b      	ldr	r3, [r7, #0]
 8002e8a:	685b      	ldr	r3, [r3, #4]
 8002e8c:	091b      	lsrs	r3, r3, #4
 8002e8e:	f003 0201 	and.w	r2, r3, #1
 8002e92:	69fb      	ldr	r3, [r7, #28]
 8002e94:	fa02 f303 	lsl.w	r3, r2, r3
 8002e98:	69ba      	ldr	r2, [r7, #24]
 8002e9a:	4313      	orrs	r3, r2
 8002e9c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	69ba      	ldr	r2, [r7, #24]
 8002ea2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002ea4:	683b      	ldr	r3, [r7, #0]
 8002ea6:	685b      	ldr	r3, [r3, #4]
 8002ea8:	f003 0303 	and.w	r3, r3, #3
 8002eac:	2b03      	cmp	r3, #3
 8002eae:	d017      	beq.n	8002ee0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	68db      	ldr	r3, [r3, #12]
 8002eb4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002eb6:	69fb      	ldr	r3, [r7, #28]
 8002eb8:	005b      	lsls	r3, r3, #1
 8002eba:	2203      	movs	r2, #3
 8002ebc:	fa02 f303 	lsl.w	r3, r2, r3
 8002ec0:	43db      	mvns	r3, r3
 8002ec2:	69ba      	ldr	r2, [r7, #24]
 8002ec4:	4013      	ands	r3, r2
 8002ec6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002ec8:	683b      	ldr	r3, [r7, #0]
 8002eca:	689a      	ldr	r2, [r3, #8]
 8002ecc:	69fb      	ldr	r3, [r7, #28]
 8002ece:	005b      	lsls	r3, r3, #1
 8002ed0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ed4:	69ba      	ldr	r2, [r7, #24]
 8002ed6:	4313      	orrs	r3, r2
 8002ed8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	69ba      	ldr	r2, [r7, #24]
 8002ede:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002ee0:	683b      	ldr	r3, [r7, #0]
 8002ee2:	685b      	ldr	r3, [r3, #4]
 8002ee4:	f003 0303 	and.w	r3, r3, #3
 8002ee8:	2b02      	cmp	r3, #2
 8002eea:	d123      	bne.n	8002f34 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002eec:	69fb      	ldr	r3, [r7, #28]
 8002eee:	08da      	lsrs	r2, r3, #3
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	3208      	adds	r2, #8
 8002ef4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002ef8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002efa:	69fb      	ldr	r3, [r7, #28]
 8002efc:	f003 0307 	and.w	r3, r3, #7
 8002f00:	009b      	lsls	r3, r3, #2
 8002f02:	220f      	movs	r2, #15
 8002f04:	fa02 f303 	lsl.w	r3, r2, r3
 8002f08:	43db      	mvns	r3, r3
 8002f0a:	69ba      	ldr	r2, [r7, #24]
 8002f0c:	4013      	ands	r3, r2
 8002f0e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002f10:	683b      	ldr	r3, [r7, #0]
 8002f12:	691a      	ldr	r2, [r3, #16]
 8002f14:	69fb      	ldr	r3, [r7, #28]
 8002f16:	f003 0307 	and.w	r3, r3, #7
 8002f1a:	009b      	lsls	r3, r3, #2
 8002f1c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f20:	69ba      	ldr	r2, [r7, #24]
 8002f22:	4313      	orrs	r3, r2
 8002f24:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002f26:	69fb      	ldr	r3, [r7, #28]
 8002f28:	08da      	lsrs	r2, r3, #3
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	3208      	adds	r2, #8
 8002f2e:	69b9      	ldr	r1, [r7, #24]
 8002f30:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002f3a:	69fb      	ldr	r3, [r7, #28]
 8002f3c:	005b      	lsls	r3, r3, #1
 8002f3e:	2203      	movs	r2, #3
 8002f40:	fa02 f303 	lsl.w	r3, r2, r3
 8002f44:	43db      	mvns	r3, r3
 8002f46:	69ba      	ldr	r2, [r7, #24]
 8002f48:	4013      	ands	r3, r2
 8002f4a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002f4c:	683b      	ldr	r3, [r7, #0]
 8002f4e:	685b      	ldr	r3, [r3, #4]
 8002f50:	f003 0203 	and.w	r2, r3, #3
 8002f54:	69fb      	ldr	r3, [r7, #28]
 8002f56:	005b      	lsls	r3, r3, #1
 8002f58:	fa02 f303 	lsl.w	r3, r2, r3
 8002f5c:	69ba      	ldr	r2, [r7, #24]
 8002f5e:	4313      	orrs	r3, r2
 8002f60:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	69ba      	ldr	r2, [r7, #24]
 8002f66:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002f68:	683b      	ldr	r3, [r7, #0]
 8002f6a:	685b      	ldr	r3, [r3, #4]
 8002f6c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	f000 80b4 	beq.w	80030de <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002f76:	2300      	movs	r3, #0
 8002f78:	60fb      	str	r3, [r7, #12]
 8002f7a:	4b60      	ldr	r3, [pc, #384]	@ (80030fc <HAL_GPIO_Init+0x30c>)
 8002f7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f7e:	4a5f      	ldr	r2, [pc, #380]	@ (80030fc <HAL_GPIO_Init+0x30c>)
 8002f80:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002f84:	6453      	str	r3, [r2, #68]	@ 0x44
 8002f86:	4b5d      	ldr	r3, [pc, #372]	@ (80030fc <HAL_GPIO_Init+0x30c>)
 8002f88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f8a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002f8e:	60fb      	str	r3, [r7, #12]
 8002f90:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002f92:	4a5b      	ldr	r2, [pc, #364]	@ (8003100 <HAL_GPIO_Init+0x310>)
 8002f94:	69fb      	ldr	r3, [r7, #28]
 8002f96:	089b      	lsrs	r3, r3, #2
 8002f98:	3302      	adds	r3, #2
 8002f9a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f9e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002fa0:	69fb      	ldr	r3, [r7, #28]
 8002fa2:	f003 0303 	and.w	r3, r3, #3
 8002fa6:	009b      	lsls	r3, r3, #2
 8002fa8:	220f      	movs	r2, #15
 8002faa:	fa02 f303 	lsl.w	r3, r2, r3
 8002fae:	43db      	mvns	r3, r3
 8002fb0:	69ba      	ldr	r2, [r7, #24]
 8002fb2:	4013      	ands	r3, r2
 8002fb4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	4a52      	ldr	r2, [pc, #328]	@ (8003104 <HAL_GPIO_Init+0x314>)
 8002fba:	4293      	cmp	r3, r2
 8002fbc:	d02b      	beq.n	8003016 <HAL_GPIO_Init+0x226>
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	4a51      	ldr	r2, [pc, #324]	@ (8003108 <HAL_GPIO_Init+0x318>)
 8002fc2:	4293      	cmp	r3, r2
 8002fc4:	d025      	beq.n	8003012 <HAL_GPIO_Init+0x222>
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	4a50      	ldr	r2, [pc, #320]	@ (800310c <HAL_GPIO_Init+0x31c>)
 8002fca:	4293      	cmp	r3, r2
 8002fcc:	d01f      	beq.n	800300e <HAL_GPIO_Init+0x21e>
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	4a4f      	ldr	r2, [pc, #316]	@ (8003110 <HAL_GPIO_Init+0x320>)
 8002fd2:	4293      	cmp	r3, r2
 8002fd4:	d019      	beq.n	800300a <HAL_GPIO_Init+0x21a>
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	4a4e      	ldr	r2, [pc, #312]	@ (8003114 <HAL_GPIO_Init+0x324>)
 8002fda:	4293      	cmp	r3, r2
 8002fdc:	d013      	beq.n	8003006 <HAL_GPIO_Init+0x216>
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	4a4d      	ldr	r2, [pc, #308]	@ (8003118 <HAL_GPIO_Init+0x328>)
 8002fe2:	4293      	cmp	r3, r2
 8002fe4:	d00d      	beq.n	8003002 <HAL_GPIO_Init+0x212>
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	4a4c      	ldr	r2, [pc, #304]	@ (800311c <HAL_GPIO_Init+0x32c>)
 8002fea:	4293      	cmp	r3, r2
 8002fec:	d007      	beq.n	8002ffe <HAL_GPIO_Init+0x20e>
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	4a4b      	ldr	r2, [pc, #300]	@ (8003120 <HAL_GPIO_Init+0x330>)
 8002ff2:	4293      	cmp	r3, r2
 8002ff4:	d101      	bne.n	8002ffa <HAL_GPIO_Init+0x20a>
 8002ff6:	2307      	movs	r3, #7
 8002ff8:	e00e      	b.n	8003018 <HAL_GPIO_Init+0x228>
 8002ffa:	2308      	movs	r3, #8
 8002ffc:	e00c      	b.n	8003018 <HAL_GPIO_Init+0x228>
 8002ffe:	2306      	movs	r3, #6
 8003000:	e00a      	b.n	8003018 <HAL_GPIO_Init+0x228>
 8003002:	2305      	movs	r3, #5
 8003004:	e008      	b.n	8003018 <HAL_GPIO_Init+0x228>
 8003006:	2304      	movs	r3, #4
 8003008:	e006      	b.n	8003018 <HAL_GPIO_Init+0x228>
 800300a:	2303      	movs	r3, #3
 800300c:	e004      	b.n	8003018 <HAL_GPIO_Init+0x228>
 800300e:	2302      	movs	r3, #2
 8003010:	e002      	b.n	8003018 <HAL_GPIO_Init+0x228>
 8003012:	2301      	movs	r3, #1
 8003014:	e000      	b.n	8003018 <HAL_GPIO_Init+0x228>
 8003016:	2300      	movs	r3, #0
 8003018:	69fa      	ldr	r2, [r7, #28]
 800301a:	f002 0203 	and.w	r2, r2, #3
 800301e:	0092      	lsls	r2, r2, #2
 8003020:	4093      	lsls	r3, r2
 8003022:	69ba      	ldr	r2, [r7, #24]
 8003024:	4313      	orrs	r3, r2
 8003026:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003028:	4935      	ldr	r1, [pc, #212]	@ (8003100 <HAL_GPIO_Init+0x310>)
 800302a:	69fb      	ldr	r3, [r7, #28]
 800302c:	089b      	lsrs	r3, r3, #2
 800302e:	3302      	adds	r3, #2
 8003030:	69ba      	ldr	r2, [r7, #24]
 8003032:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003036:	4b3b      	ldr	r3, [pc, #236]	@ (8003124 <HAL_GPIO_Init+0x334>)
 8003038:	689b      	ldr	r3, [r3, #8]
 800303a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800303c:	693b      	ldr	r3, [r7, #16]
 800303e:	43db      	mvns	r3, r3
 8003040:	69ba      	ldr	r2, [r7, #24]
 8003042:	4013      	ands	r3, r2
 8003044:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003046:	683b      	ldr	r3, [r7, #0]
 8003048:	685b      	ldr	r3, [r3, #4]
 800304a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800304e:	2b00      	cmp	r3, #0
 8003050:	d003      	beq.n	800305a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003052:	69ba      	ldr	r2, [r7, #24]
 8003054:	693b      	ldr	r3, [r7, #16]
 8003056:	4313      	orrs	r3, r2
 8003058:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800305a:	4a32      	ldr	r2, [pc, #200]	@ (8003124 <HAL_GPIO_Init+0x334>)
 800305c:	69bb      	ldr	r3, [r7, #24]
 800305e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003060:	4b30      	ldr	r3, [pc, #192]	@ (8003124 <HAL_GPIO_Init+0x334>)
 8003062:	68db      	ldr	r3, [r3, #12]
 8003064:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003066:	693b      	ldr	r3, [r7, #16]
 8003068:	43db      	mvns	r3, r3
 800306a:	69ba      	ldr	r2, [r7, #24]
 800306c:	4013      	ands	r3, r2
 800306e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003070:	683b      	ldr	r3, [r7, #0]
 8003072:	685b      	ldr	r3, [r3, #4]
 8003074:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003078:	2b00      	cmp	r3, #0
 800307a:	d003      	beq.n	8003084 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800307c:	69ba      	ldr	r2, [r7, #24]
 800307e:	693b      	ldr	r3, [r7, #16]
 8003080:	4313      	orrs	r3, r2
 8003082:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003084:	4a27      	ldr	r2, [pc, #156]	@ (8003124 <HAL_GPIO_Init+0x334>)
 8003086:	69bb      	ldr	r3, [r7, #24]
 8003088:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800308a:	4b26      	ldr	r3, [pc, #152]	@ (8003124 <HAL_GPIO_Init+0x334>)
 800308c:	685b      	ldr	r3, [r3, #4]
 800308e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003090:	693b      	ldr	r3, [r7, #16]
 8003092:	43db      	mvns	r3, r3
 8003094:	69ba      	ldr	r2, [r7, #24]
 8003096:	4013      	ands	r3, r2
 8003098:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800309a:	683b      	ldr	r3, [r7, #0]
 800309c:	685b      	ldr	r3, [r3, #4]
 800309e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d003      	beq.n	80030ae <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80030a6:	69ba      	ldr	r2, [r7, #24]
 80030a8:	693b      	ldr	r3, [r7, #16]
 80030aa:	4313      	orrs	r3, r2
 80030ac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80030ae:	4a1d      	ldr	r2, [pc, #116]	@ (8003124 <HAL_GPIO_Init+0x334>)
 80030b0:	69bb      	ldr	r3, [r7, #24]
 80030b2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80030b4:	4b1b      	ldr	r3, [pc, #108]	@ (8003124 <HAL_GPIO_Init+0x334>)
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80030ba:	693b      	ldr	r3, [r7, #16]
 80030bc:	43db      	mvns	r3, r3
 80030be:	69ba      	ldr	r2, [r7, #24]
 80030c0:	4013      	ands	r3, r2
 80030c2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80030c4:	683b      	ldr	r3, [r7, #0]
 80030c6:	685b      	ldr	r3, [r3, #4]
 80030c8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d003      	beq.n	80030d8 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80030d0:	69ba      	ldr	r2, [r7, #24]
 80030d2:	693b      	ldr	r3, [r7, #16]
 80030d4:	4313      	orrs	r3, r2
 80030d6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80030d8:	4a12      	ldr	r2, [pc, #72]	@ (8003124 <HAL_GPIO_Init+0x334>)
 80030da:	69bb      	ldr	r3, [r7, #24]
 80030dc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80030de:	69fb      	ldr	r3, [r7, #28]
 80030e0:	3301      	adds	r3, #1
 80030e2:	61fb      	str	r3, [r7, #28]
 80030e4:	69fb      	ldr	r3, [r7, #28]
 80030e6:	2b0f      	cmp	r3, #15
 80030e8:	f67f ae90 	bls.w	8002e0c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80030ec:	bf00      	nop
 80030ee:	bf00      	nop
 80030f0:	3724      	adds	r7, #36	@ 0x24
 80030f2:	46bd      	mov	sp, r7
 80030f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f8:	4770      	bx	lr
 80030fa:	bf00      	nop
 80030fc:	40023800 	.word	0x40023800
 8003100:	40013800 	.word	0x40013800
 8003104:	40020000 	.word	0x40020000
 8003108:	40020400 	.word	0x40020400
 800310c:	40020800 	.word	0x40020800
 8003110:	40020c00 	.word	0x40020c00
 8003114:	40021000 	.word	0x40021000
 8003118:	40021400 	.word	0x40021400
 800311c:	40021800 	.word	0x40021800
 8003120:	40021c00 	.word	0x40021c00
 8003124:	40013c00 	.word	0x40013c00

08003128 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003128:	b480      	push	{r7}
 800312a:	b083      	sub	sp, #12
 800312c:	af00      	add	r7, sp, #0
 800312e:	6078      	str	r0, [r7, #4]
 8003130:	460b      	mov	r3, r1
 8003132:	807b      	strh	r3, [r7, #2]
 8003134:	4613      	mov	r3, r2
 8003136:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003138:	787b      	ldrb	r3, [r7, #1]
 800313a:	2b00      	cmp	r3, #0
 800313c:	d003      	beq.n	8003146 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800313e:	887a      	ldrh	r2, [r7, #2]
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003144:	e003      	b.n	800314e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003146:	887b      	ldrh	r3, [r7, #2]
 8003148:	041a      	lsls	r2, r3, #16
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	619a      	str	r2, [r3, #24]
}
 800314e:	bf00      	nop
 8003150:	370c      	adds	r7, #12
 8003152:	46bd      	mov	sp, r7
 8003154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003158:	4770      	bx	lr
	...

0800315c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800315c:	b580      	push	{r7, lr}
 800315e:	b086      	sub	sp, #24
 8003160:	af00      	add	r7, sp, #0
 8003162:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	2b00      	cmp	r3, #0
 8003168:	d101      	bne.n	800316e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800316a:	2301      	movs	r3, #1
 800316c:	e267      	b.n	800363e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	f003 0301 	and.w	r3, r3, #1
 8003176:	2b00      	cmp	r3, #0
 8003178:	d075      	beq.n	8003266 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800317a:	4b88      	ldr	r3, [pc, #544]	@ (800339c <HAL_RCC_OscConfig+0x240>)
 800317c:	689b      	ldr	r3, [r3, #8]
 800317e:	f003 030c 	and.w	r3, r3, #12
 8003182:	2b04      	cmp	r3, #4
 8003184:	d00c      	beq.n	80031a0 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003186:	4b85      	ldr	r3, [pc, #532]	@ (800339c <HAL_RCC_OscConfig+0x240>)
 8003188:	689b      	ldr	r3, [r3, #8]
 800318a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800318e:	2b08      	cmp	r3, #8
 8003190:	d112      	bne.n	80031b8 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003192:	4b82      	ldr	r3, [pc, #520]	@ (800339c <HAL_RCC_OscConfig+0x240>)
 8003194:	685b      	ldr	r3, [r3, #4]
 8003196:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800319a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800319e:	d10b      	bne.n	80031b8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80031a0:	4b7e      	ldr	r3, [pc, #504]	@ (800339c <HAL_RCC_OscConfig+0x240>)
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d05b      	beq.n	8003264 <HAL_RCC_OscConfig+0x108>
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	685b      	ldr	r3, [r3, #4]
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d157      	bne.n	8003264 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80031b4:	2301      	movs	r3, #1
 80031b6:	e242      	b.n	800363e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	685b      	ldr	r3, [r3, #4]
 80031bc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80031c0:	d106      	bne.n	80031d0 <HAL_RCC_OscConfig+0x74>
 80031c2:	4b76      	ldr	r3, [pc, #472]	@ (800339c <HAL_RCC_OscConfig+0x240>)
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	4a75      	ldr	r2, [pc, #468]	@ (800339c <HAL_RCC_OscConfig+0x240>)
 80031c8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80031cc:	6013      	str	r3, [r2, #0]
 80031ce:	e01d      	b.n	800320c <HAL_RCC_OscConfig+0xb0>
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	685b      	ldr	r3, [r3, #4]
 80031d4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80031d8:	d10c      	bne.n	80031f4 <HAL_RCC_OscConfig+0x98>
 80031da:	4b70      	ldr	r3, [pc, #448]	@ (800339c <HAL_RCC_OscConfig+0x240>)
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	4a6f      	ldr	r2, [pc, #444]	@ (800339c <HAL_RCC_OscConfig+0x240>)
 80031e0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80031e4:	6013      	str	r3, [r2, #0]
 80031e6:	4b6d      	ldr	r3, [pc, #436]	@ (800339c <HAL_RCC_OscConfig+0x240>)
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	4a6c      	ldr	r2, [pc, #432]	@ (800339c <HAL_RCC_OscConfig+0x240>)
 80031ec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80031f0:	6013      	str	r3, [r2, #0]
 80031f2:	e00b      	b.n	800320c <HAL_RCC_OscConfig+0xb0>
 80031f4:	4b69      	ldr	r3, [pc, #420]	@ (800339c <HAL_RCC_OscConfig+0x240>)
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	4a68      	ldr	r2, [pc, #416]	@ (800339c <HAL_RCC_OscConfig+0x240>)
 80031fa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80031fe:	6013      	str	r3, [r2, #0]
 8003200:	4b66      	ldr	r3, [pc, #408]	@ (800339c <HAL_RCC_OscConfig+0x240>)
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	4a65      	ldr	r2, [pc, #404]	@ (800339c <HAL_RCC_OscConfig+0x240>)
 8003206:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800320a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	685b      	ldr	r3, [r3, #4]
 8003210:	2b00      	cmp	r3, #0
 8003212:	d013      	beq.n	800323c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003214:	f7fe fec2 	bl	8001f9c <HAL_GetTick>
 8003218:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800321a:	e008      	b.n	800322e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800321c:	f7fe febe 	bl	8001f9c <HAL_GetTick>
 8003220:	4602      	mov	r2, r0
 8003222:	693b      	ldr	r3, [r7, #16]
 8003224:	1ad3      	subs	r3, r2, r3
 8003226:	2b64      	cmp	r3, #100	@ 0x64
 8003228:	d901      	bls.n	800322e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800322a:	2303      	movs	r3, #3
 800322c:	e207      	b.n	800363e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800322e:	4b5b      	ldr	r3, [pc, #364]	@ (800339c <HAL_RCC_OscConfig+0x240>)
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003236:	2b00      	cmp	r3, #0
 8003238:	d0f0      	beq.n	800321c <HAL_RCC_OscConfig+0xc0>
 800323a:	e014      	b.n	8003266 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800323c:	f7fe feae 	bl	8001f9c <HAL_GetTick>
 8003240:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003242:	e008      	b.n	8003256 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003244:	f7fe feaa 	bl	8001f9c <HAL_GetTick>
 8003248:	4602      	mov	r2, r0
 800324a:	693b      	ldr	r3, [r7, #16]
 800324c:	1ad3      	subs	r3, r2, r3
 800324e:	2b64      	cmp	r3, #100	@ 0x64
 8003250:	d901      	bls.n	8003256 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003252:	2303      	movs	r3, #3
 8003254:	e1f3      	b.n	800363e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003256:	4b51      	ldr	r3, [pc, #324]	@ (800339c <HAL_RCC_OscConfig+0x240>)
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800325e:	2b00      	cmp	r3, #0
 8003260:	d1f0      	bne.n	8003244 <HAL_RCC_OscConfig+0xe8>
 8003262:	e000      	b.n	8003266 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003264:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	f003 0302 	and.w	r3, r3, #2
 800326e:	2b00      	cmp	r3, #0
 8003270:	d063      	beq.n	800333a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003272:	4b4a      	ldr	r3, [pc, #296]	@ (800339c <HAL_RCC_OscConfig+0x240>)
 8003274:	689b      	ldr	r3, [r3, #8]
 8003276:	f003 030c 	and.w	r3, r3, #12
 800327a:	2b00      	cmp	r3, #0
 800327c:	d00b      	beq.n	8003296 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800327e:	4b47      	ldr	r3, [pc, #284]	@ (800339c <HAL_RCC_OscConfig+0x240>)
 8003280:	689b      	ldr	r3, [r3, #8]
 8003282:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003286:	2b08      	cmp	r3, #8
 8003288:	d11c      	bne.n	80032c4 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800328a:	4b44      	ldr	r3, [pc, #272]	@ (800339c <HAL_RCC_OscConfig+0x240>)
 800328c:	685b      	ldr	r3, [r3, #4]
 800328e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003292:	2b00      	cmp	r3, #0
 8003294:	d116      	bne.n	80032c4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003296:	4b41      	ldr	r3, [pc, #260]	@ (800339c <HAL_RCC_OscConfig+0x240>)
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	f003 0302 	and.w	r3, r3, #2
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d005      	beq.n	80032ae <HAL_RCC_OscConfig+0x152>
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	68db      	ldr	r3, [r3, #12]
 80032a6:	2b01      	cmp	r3, #1
 80032a8:	d001      	beq.n	80032ae <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80032aa:	2301      	movs	r3, #1
 80032ac:	e1c7      	b.n	800363e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80032ae:	4b3b      	ldr	r3, [pc, #236]	@ (800339c <HAL_RCC_OscConfig+0x240>)
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	691b      	ldr	r3, [r3, #16]
 80032ba:	00db      	lsls	r3, r3, #3
 80032bc:	4937      	ldr	r1, [pc, #220]	@ (800339c <HAL_RCC_OscConfig+0x240>)
 80032be:	4313      	orrs	r3, r2
 80032c0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80032c2:	e03a      	b.n	800333a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	68db      	ldr	r3, [r3, #12]
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d020      	beq.n	800330e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80032cc:	4b34      	ldr	r3, [pc, #208]	@ (80033a0 <HAL_RCC_OscConfig+0x244>)
 80032ce:	2201      	movs	r2, #1
 80032d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032d2:	f7fe fe63 	bl	8001f9c <HAL_GetTick>
 80032d6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80032d8:	e008      	b.n	80032ec <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80032da:	f7fe fe5f 	bl	8001f9c <HAL_GetTick>
 80032de:	4602      	mov	r2, r0
 80032e0:	693b      	ldr	r3, [r7, #16]
 80032e2:	1ad3      	subs	r3, r2, r3
 80032e4:	2b02      	cmp	r3, #2
 80032e6:	d901      	bls.n	80032ec <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80032e8:	2303      	movs	r3, #3
 80032ea:	e1a8      	b.n	800363e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80032ec:	4b2b      	ldr	r3, [pc, #172]	@ (800339c <HAL_RCC_OscConfig+0x240>)
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	f003 0302 	and.w	r3, r3, #2
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d0f0      	beq.n	80032da <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80032f8:	4b28      	ldr	r3, [pc, #160]	@ (800339c <HAL_RCC_OscConfig+0x240>)
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	691b      	ldr	r3, [r3, #16]
 8003304:	00db      	lsls	r3, r3, #3
 8003306:	4925      	ldr	r1, [pc, #148]	@ (800339c <HAL_RCC_OscConfig+0x240>)
 8003308:	4313      	orrs	r3, r2
 800330a:	600b      	str	r3, [r1, #0]
 800330c:	e015      	b.n	800333a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800330e:	4b24      	ldr	r3, [pc, #144]	@ (80033a0 <HAL_RCC_OscConfig+0x244>)
 8003310:	2200      	movs	r2, #0
 8003312:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003314:	f7fe fe42 	bl	8001f9c <HAL_GetTick>
 8003318:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800331a:	e008      	b.n	800332e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800331c:	f7fe fe3e 	bl	8001f9c <HAL_GetTick>
 8003320:	4602      	mov	r2, r0
 8003322:	693b      	ldr	r3, [r7, #16]
 8003324:	1ad3      	subs	r3, r2, r3
 8003326:	2b02      	cmp	r3, #2
 8003328:	d901      	bls.n	800332e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800332a:	2303      	movs	r3, #3
 800332c:	e187      	b.n	800363e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800332e:	4b1b      	ldr	r3, [pc, #108]	@ (800339c <HAL_RCC_OscConfig+0x240>)
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	f003 0302 	and.w	r3, r3, #2
 8003336:	2b00      	cmp	r3, #0
 8003338:	d1f0      	bne.n	800331c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	f003 0308 	and.w	r3, r3, #8
 8003342:	2b00      	cmp	r3, #0
 8003344:	d036      	beq.n	80033b4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	695b      	ldr	r3, [r3, #20]
 800334a:	2b00      	cmp	r3, #0
 800334c:	d016      	beq.n	800337c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800334e:	4b15      	ldr	r3, [pc, #84]	@ (80033a4 <HAL_RCC_OscConfig+0x248>)
 8003350:	2201      	movs	r2, #1
 8003352:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003354:	f7fe fe22 	bl	8001f9c <HAL_GetTick>
 8003358:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800335a:	e008      	b.n	800336e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800335c:	f7fe fe1e 	bl	8001f9c <HAL_GetTick>
 8003360:	4602      	mov	r2, r0
 8003362:	693b      	ldr	r3, [r7, #16]
 8003364:	1ad3      	subs	r3, r2, r3
 8003366:	2b02      	cmp	r3, #2
 8003368:	d901      	bls.n	800336e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800336a:	2303      	movs	r3, #3
 800336c:	e167      	b.n	800363e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800336e:	4b0b      	ldr	r3, [pc, #44]	@ (800339c <HAL_RCC_OscConfig+0x240>)
 8003370:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003372:	f003 0302 	and.w	r3, r3, #2
 8003376:	2b00      	cmp	r3, #0
 8003378:	d0f0      	beq.n	800335c <HAL_RCC_OscConfig+0x200>
 800337a:	e01b      	b.n	80033b4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800337c:	4b09      	ldr	r3, [pc, #36]	@ (80033a4 <HAL_RCC_OscConfig+0x248>)
 800337e:	2200      	movs	r2, #0
 8003380:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003382:	f7fe fe0b 	bl	8001f9c <HAL_GetTick>
 8003386:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003388:	e00e      	b.n	80033a8 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800338a:	f7fe fe07 	bl	8001f9c <HAL_GetTick>
 800338e:	4602      	mov	r2, r0
 8003390:	693b      	ldr	r3, [r7, #16]
 8003392:	1ad3      	subs	r3, r2, r3
 8003394:	2b02      	cmp	r3, #2
 8003396:	d907      	bls.n	80033a8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003398:	2303      	movs	r3, #3
 800339a:	e150      	b.n	800363e <HAL_RCC_OscConfig+0x4e2>
 800339c:	40023800 	.word	0x40023800
 80033a0:	42470000 	.word	0x42470000
 80033a4:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80033a8:	4b88      	ldr	r3, [pc, #544]	@ (80035cc <HAL_RCC_OscConfig+0x470>)
 80033aa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80033ac:	f003 0302 	and.w	r3, r3, #2
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d1ea      	bne.n	800338a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	f003 0304 	and.w	r3, r3, #4
 80033bc:	2b00      	cmp	r3, #0
 80033be:	f000 8097 	beq.w	80034f0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80033c2:	2300      	movs	r3, #0
 80033c4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80033c6:	4b81      	ldr	r3, [pc, #516]	@ (80035cc <HAL_RCC_OscConfig+0x470>)
 80033c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033ca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d10f      	bne.n	80033f2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80033d2:	2300      	movs	r3, #0
 80033d4:	60bb      	str	r3, [r7, #8]
 80033d6:	4b7d      	ldr	r3, [pc, #500]	@ (80035cc <HAL_RCC_OscConfig+0x470>)
 80033d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033da:	4a7c      	ldr	r2, [pc, #496]	@ (80035cc <HAL_RCC_OscConfig+0x470>)
 80033dc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80033e0:	6413      	str	r3, [r2, #64]	@ 0x40
 80033e2:	4b7a      	ldr	r3, [pc, #488]	@ (80035cc <HAL_RCC_OscConfig+0x470>)
 80033e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033e6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80033ea:	60bb      	str	r3, [r7, #8]
 80033ec:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80033ee:	2301      	movs	r3, #1
 80033f0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80033f2:	4b77      	ldr	r3, [pc, #476]	@ (80035d0 <HAL_RCC_OscConfig+0x474>)
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d118      	bne.n	8003430 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80033fe:	4b74      	ldr	r3, [pc, #464]	@ (80035d0 <HAL_RCC_OscConfig+0x474>)
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	4a73      	ldr	r2, [pc, #460]	@ (80035d0 <HAL_RCC_OscConfig+0x474>)
 8003404:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003408:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800340a:	f7fe fdc7 	bl	8001f9c <HAL_GetTick>
 800340e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003410:	e008      	b.n	8003424 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003412:	f7fe fdc3 	bl	8001f9c <HAL_GetTick>
 8003416:	4602      	mov	r2, r0
 8003418:	693b      	ldr	r3, [r7, #16]
 800341a:	1ad3      	subs	r3, r2, r3
 800341c:	2b02      	cmp	r3, #2
 800341e:	d901      	bls.n	8003424 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003420:	2303      	movs	r3, #3
 8003422:	e10c      	b.n	800363e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003424:	4b6a      	ldr	r3, [pc, #424]	@ (80035d0 <HAL_RCC_OscConfig+0x474>)
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800342c:	2b00      	cmp	r3, #0
 800342e:	d0f0      	beq.n	8003412 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	689b      	ldr	r3, [r3, #8]
 8003434:	2b01      	cmp	r3, #1
 8003436:	d106      	bne.n	8003446 <HAL_RCC_OscConfig+0x2ea>
 8003438:	4b64      	ldr	r3, [pc, #400]	@ (80035cc <HAL_RCC_OscConfig+0x470>)
 800343a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800343c:	4a63      	ldr	r2, [pc, #396]	@ (80035cc <HAL_RCC_OscConfig+0x470>)
 800343e:	f043 0301 	orr.w	r3, r3, #1
 8003442:	6713      	str	r3, [r2, #112]	@ 0x70
 8003444:	e01c      	b.n	8003480 <HAL_RCC_OscConfig+0x324>
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	689b      	ldr	r3, [r3, #8]
 800344a:	2b05      	cmp	r3, #5
 800344c:	d10c      	bne.n	8003468 <HAL_RCC_OscConfig+0x30c>
 800344e:	4b5f      	ldr	r3, [pc, #380]	@ (80035cc <HAL_RCC_OscConfig+0x470>)
 8003450:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003452:	4a5e      	ldr	r2, [pc, #376]	@ (80035cc <HAL_RCC_OscConfig+0x470>)
 8003454:	f043 0304 	orr.w	r3, r3, #4
 8003458:	6713      	str	r3, [r2, #112]	@ 0x70
 800345a:	4b5c      	ldr	r3, [pc, #368]	@ (80035cc <HAL_RCC_OscConfig+0x470>)
 800345c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800345e:	4a5b      	ldr	r2, [pc, #364]	@ (80035cc <HAL_RCC_OscConfig+0x470>)
 8003460:	f043 0301 	orr.w	r3, r3, #1
 8003464:	6713      	str	r3, [r2, #112]	@ 0x70
 8003466:	e00b      	b.n	8003480 <HAL_RCC_OscConfig+0x324>
 8003468:	4b58      	ldr	r3, [pc, #352]	@ (80035cc <HAL_RCC_OscConfig+0x470>)
 800346a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800346c:	4a57      	ldr	r2, [pc, #348]	@ (80035cc <HAL_RCC_OscConfig+0x470>)
 800346e:	f023 0301 	bic.w	r3, r3, #1
 8003472:	6713      	str	r3, [r2, #112]	@ 0x70
 8003474:	4b55      	ldr	r3, [pc, #340]	@ (80035cc <HAL_RCC_OscConfig+0x470>)
 8003476:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003478:	4a54      	ldr	r2, [pc, #336]	@ (80035cc <HAL_RCC_OscConfig+0x470>)
 800347a:	f023 0304 	bic.w	r3, r3, #4
 800347e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	689b      	ldr	r3, [r3, #8]
 8003484:	2b00      	cmp	r3, #0
 8003486:	d015      	beq.n	80034b4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003488:	f7fe fd88 	bl	8001f9c <HAL_GetTick>
 800348c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800348e:	e00a      	b.n	80034a6 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003490:	f7fe fd84 	bl	8001f9c <HAL_GetTick>
 8003494:	4602      	mov	r2, r0
 8003496:	693b      	ldr	r3, [r7, #16]
 8003498:	1ad3      	subs	r3, r2, r3
 800349a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800349e:	4293      	cmp	r3, r2
 80034a0:	d901      	bls.n	80034a6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80034a2:	2303      	movs	r3, #3
 80034a4:	e0cb      	b.n	800363e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80034a6:	4b49      	ldr	r3, [pc, #292]	@ (80035cc <HAL_RCC_OscConfig+0x470>)
 80034a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80034aa:	f003 0302 	and.w	r3, r3, #2
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d0ee      	beq.n	8003490 <HAL_RCC_OscConfig+0x334>
 80034b2:	e014      	b.n	80034de <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80034b4:	f7fe fd72 	bl	8001f9c <HAL_GetTick>
 80034b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80034ba:	e00a      	b.n	80034d2 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80034bc:	f7fe fd6e 	bl	8001f9c <HAL_GetTick>
 80034c0:	4602      	mov	r2, r0
 80034c2:	693b      	ldr	r3, [r7, #16]
 80034c4:	1ad3      	subs	r3, r2, r3
 80034c6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80034ca:	4293      	cmp	r3, r2
 80034cc:	d901      	bls.n	80034d2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80034ce:	2303      	movs	r3, #3
 80034d0:	e0b5      	b.n	800363e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80034d2:	4b3e      	ldr	r3, [pc, #248]	@ (80035cc <HAL_RCC_OscConfig+0x470>)
 80034d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80034d6:	f003 0302 	and.w	r3, r3, #2
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d1ee      	bne.n	80034bc <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80034de:	7dfb      	ldrb	r3, [r7, #23]
 80034e0:	2b01      	cmp	r3, #1
 80034e2:	d105      	bne.n	80034f0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80034e4:	4b39      	ldr	r3, [pc, #228]	@ (80035cc <HAL_RCC_OscConfig+0x470>)
 80034e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034e8:	4a38      	ldr	r2, [pc, #224]	@ (80035cc <HAL_RCC_OscConfig+0x470>)
 80034ea:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80034ee:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	699b      	ldr	r3, [r3, #24]
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	f000 80a1 	beq.w	800363c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80034fa:	4b34      	ldr	r3, [pc, #208]	@ (80035cc <HAL_RCC_OscConfig+0x470>)
 80034fc:	689b      	ldr	r3, [r3, #8]
 80034fe:	f003 030c 	and.w	r3, r3, #12
 8003502:	2b08      	cmp	r3, #8
 8003504:	d05c      	beq.n	80035c0 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	699b      	ldr	r3, [r3, #24]
 800350a:	2b02      	cmp	r3, #2
 800350c:	d141      	bne.n	8003592 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800350e:	4b31      	ldr	r3, [pc, #196]	@ (80035d4 <HAL_RCC_OscConfig+0x478>)
 8003510:	2200      	movs	r2, #0
 8003512:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003514:	f7fe fd42 	bl	8001f9c <HAL_GetTick>
 8003518:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800351a:	e008      	b.n	800352e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800351c:	f7fe fd3e 	bl	8001f9c <HAL_GetTick>
 8003520:	4602      	mov	r2, r0
 8003522:	693b      	ldr	r3, [r7, #16]
 8003524:	1ad3      	subs	r3, r2, r3
 8003526:	2b02      	cmp	r3, #2
 8003528:	d901      	bls.n	800352e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800352a:	2303      	movs	r3, #3
 800352c:	e087      	b.n	800363e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800352e:	4b27      	ldr	r3, [pc, #156]	@ (80035cc <HAL_RCC_OscConfig+0x470>)
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003536:	2b00      	cmp	r3, #0
 8003538:	d1f0      	bne.n	800351c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	69da      	ldr	r2, [r3, #28]
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	6a1b      	ldr	r3, [r3, #32]
 8003542:	431a      	orrs	r2, r3
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003548:	019b      	lsls	r3, r3, #6
 800354a:	431a      	orrs	r2, r3
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003550:	085b      	lsrs	r3, r3, #1
 8003552:	3b01      	subs	r3, #1
 8003554:	041b      	lsls	r3, r3, #16
 8003556:	431a      	orrs	r2, r3
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800355c:	061b      	lsls	r3, r3, #24
 800355e:	491b      	ldr	r1, [pc, #108]	@ (80035cc <HAL_RCC_OscConfig+0x470>)
 8003560:	4313      	orrs	r3, r2
 8003562:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003564:	4b1b      	ldr	r3, [pc, #108]	@ (80035d4 <HAL_RCC_OscConfig+0x478>)
 8003566:	2201      	movs	r2, #1
 8003568:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800356a:	f7fe fd17 	bl	8001f9c <HAL_GetTick>
 800356e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003570:	e008      	b.n	8003584 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003572:	f7fe fd13 	bl	8001f9c <HAL_GetTick>
 8003576:	4602      	mov	r2, r0
 8003578:	693b      	ldr	r3, [r7, #16]
 800357a:	1ad3      	subs	r3, r2, r3
 800357c:	2b02      	cmp	r3, #2
 800357e:	d901      	bls.n	8003584 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003580:	2303      	movs	r3, #3
 8003582:	e05c      	b.n	800363e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003584:	4b11      	ldr	r3, [pc, #68]	@ (80035cc <HAL_RCC_OscConfig+0x470>)
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800358c:	2b00      	cmp	r3, #0
 800358e:	d0f0      	beq.n	8003572 <HAL_RCC_OscConfig+0x416>
 8003590:	e054      	b.n	800363c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003592:	4b10      	ldr	r3, [pc, #64]	@ (80035d4 <HAL_RCC_OscConfig+0x478>)
 8003594:	2200      	movs	r2, #0
 8003596:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003598:	f7fe fd00 	bl	8001f9c <HAL_GetTick>
 800359c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800359e:	e008      	b.n	80035b2 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80035a0:	f7fe fcfc 	bl	8001f9c <HAL_GetTick>
 80035a4:	4602      	mov	r2, r0
 80035a6:	693b      	ldr	r3, [r7, #16]
 80035a8:	1ad3      	subs	r3, r2, r3
 80035aa:	2b02      	cmp	r3, #2
 80035ac:	d901      	bls.n	80035b2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80035ae:	2303      	movs	r3, #3
 80035b0:	e045      	b.n	800363e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80035b2:	4b06      	ldr	r3, [pc, #24]	@ (80035cc <HAL_RCC_OscConfig+0x470>)
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d1f0      	bne.n	80035a0 <HAL_RCC_OscConfig+0x444>
 80035be:	e03d      	b.n	800363c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	699b      	ldr	r3, [r3, #24]
 80035c4:	2b01      	cmp	r3, #1
 80035c6:	d107      	bne.n	80035d8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80035c8:	2301      	movs	r3, #1
 80035ca:	e038      	b.n	800363e <HAL_RCC_OscConfig+0x4e2>
 80035cc:	40023800 	.word	0x40023800
 80035d0:	40007000 	.word	0x40007000
 80035d4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80035d8:	4b1b      	ldr	r3, [pc, #108]	@ (8003648 <HAL_RCC_OscConfig+0x4ec>)
 80035da:	685b      	ldr	r3, [r3, #4]
 80035dc:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	699b      	ldr	r3, [r3, #24]
 80035e2:	2b01      	cmp	r3, #1
 80035e4:	d028      	beq.n	8003638 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80035f0:	429a      	cmp	r2, r3
 80035f2:	d121      	bne.n	8003638 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80035fe:	429a      	cmp	r2, r3
 8003600:	d11a      	bne.n	8003638 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003602:	68fa      	ldr	r2, [r7, #12]
 8003604:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003608:	4013      	ands	r3, r2
 800360a:	687a      	ldr	r2, [r7, #4]
 800360c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800360e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003610:	4293      	cmp	r3, r2
 8003612:	d111      	bne.n	8003638 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800361e:	085b      	lsrs	r3, r3, #1
 8003620:	3b01      	subs	r3, #1
 8003622:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003624:	429a      	cmp	r2, r3
 8003626:	d107      	bne.n	8003638 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003632:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003634:	429a      	cmp	r2, r3
 8003636:	d001      	beq.n	800363c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003638:	2301      	movs	r3, #1
 800363a:	e000      	b.n	800363e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800363c:	2300      	movs	r3, #0
}
 800363e:	4618      	mov	r0, r3
 8003640:	3718      	adds	r7, #24
 8003642:	46bd      	mov	sp, r7
 8003644:	bd80      	pop	{r7, pc}
 8003646:	bf00      	nop
 8003648:	40023800 	.word	0x40023800

0800364c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800364c:	b580      	push	{r7, lr}
 800364e:	b084      	sub	sp, #16
 8003650:	af00      	add	r7, sp, #0
 8003652:	6078      	str	r0, [r7, #4]
 8003654:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	2b00      	cmp	r3, #0
 800365a:	d101      	bne.n	8003660 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800365c:	2301      	movs	r3, #1
 800365e:	e0cc      	b.n	80037fa <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003660:	4b68      	ldr	r3, [pc, #416]	@ (8003804 <HAL_RCC_ClockConfig+0x1b8>)
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	f003 0307 	and.w	r3, r3, #7
 8003668:	683a      	ldr	r2, [r7, #0]
 800366a:	429a      	cmp	r2, r3
 800366c:	d90c      	bls.n	8003688 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800366e:	4b65      	ldr	r3, [pc, #404]	@ (8003804 <HAL_RCC_ClockConfig+0x1b8>)
 8003670:	683a      	ldr	r2, [r7, #0]
 8003672:	b2d2      	uxtb	r2, r2
 8003674:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003676:	4b63      	ldr	r3, [pc, #396]	@ (8003804 <HAL_RCC_ClockConfig+0x1b8>)
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	f003 0307 	and.w	r3, r3, #7
 800367e:	683a      	ldr	r2, [r7, #0]
 8003680:	429a      	cmp	r2, r3
 8003682:	d001      	beq.n	8003688 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003684:	2301      	movs	r3, #1
 8003686:	e0b8      	b.n	80037fa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	f003 0302 	and.w	r3, r3, #2
 8003690:	2b00      	cmp	r3, #0
 8003692:	d020      	beq.n	80036d6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	f003 0304 	and.w	r3, r3, #4
 800369c:	2b00      	cmp	r3, #0
 800369e:	d005      	beq.n	80036ac <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80036a0:	4b59      	ldr	r3, [pc, #356]	@ (8003808 <HAL_RCC_ClockConfig+0x1bc>)
 80036a2:	689b      	ldr	r3, [r3, #8]
 80036a4:	4a58      	ldr	r2, [pc, #352]	@ (8003808 <HAL_RCC_ClockConfig+0x1bc>)
 80036a6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80036aa:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	f003 0308 	and.w	r3, r3, #8
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d005      	beq.n	80036c4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80036b8:	4b53      	ldr	r3, [pc, #332]	@ (8003808 <HAL_RCC_ClockConfig+0x1bc>)
 80036ba:	689b      	ldr	r3, [r3, #8]
 80036bc:	4a52      	ldr	r2, [pc, #328]	@ (8003808 <HAL_RCC_ClockConfig+0x1bc>)
 80036be:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80036c2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80036c4:	4b50      	ldr	r3, [pc, #320]	@ (8003808 <HAL_RCC_ClockConfig+0x1bc>)
 80036c6:	689b      	ldr	r3, [r3, #8]
 80036c8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	689b      	ldr	r3, [r3, #8]
 80036d0:	494d      	ldr	r1, [pc, #308]	@ (8003808 <HAL_RCC_ClockConfig+0x1bc>)
 80036d2:	4313      	orrs	r3, r2
 80036d4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	f003 0301 	and.w	r3, r3, #1
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d044      	beq.n	800376c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	685b      	ldr	r3, [r3, #4]
 80036e6:	2b01      	cmp	r3, #1
 80036e8:	d107      	bne.n	80036fa <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80036ea:	4b47      	ldr	r3, [pc, #284]	@ (8003808 <HAL_RCC_ClockConfig+0x1bc>)
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d119      	bne.n	800372a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80036f6:	2301      	movs	r3, #1
 80036f8:	e07f      	b.n	80037fa <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	685b      	ldr	r3, [r3, #4]
 80036fe:	2b02      	cmp	r3, #2
 8003700:	d003      	beq.n	800370a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003706:	2b03      	cmp	r3, #3
 8003708:	d107      	bne.n	800371a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800370a:	4b3f      	ldr	r3, [pc, #252]	@ (8003808 <HAL_RCC_ClockConfig+0x1bc>)
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003712:	2b00      	cmp	r3, #0
 8003714:	d109      	bne.n	800372a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003716:	2301      	movs	r3, #1
 8003718:	e06f      	b.n	80037fa <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800371a:	4b3b      	ldr	r3, [pc, #236]	@ (8003808 <HAL_RCC_ClockConfig+0x1bc>)
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	f003 0302 	and.w	r3, r3, #2
 8003722:	2b00      	cmp	r3, #0
 8003724:	d101      	bne.n	800372a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003726:	2301      	movs	r3, #1
 8003728:	e067      	b.n	80037fa <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800372a:	4b37      	ldr	r3, [pc, #220]	@ (8003808 <HAL_RCC_ClockConfig+0x1bc>)
 800372c:	689b      	ldr	r3, [r3, #8]
 800372e:	f023 0203 	bic.w	r2, r3, #3
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	685b      	ldr	r3, [r3, #4]
 8003736:	4934      	ldr	r1, [pc, #208]	@ (8003808 <HAL_RCC_ClockConfig+0x1bc>)
 8003738:	4313      	orrs	r3, r2
 800373a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800373c:	f7fe fc2e 	bl	8001f9c <HAL_GetTick>
 8003740:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003742:	e00a      	b.n	800375a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003744:	f7fe fc2a 	bl	8001f9c <HAL_GetTick>
 8003748:	4602      	mov	r2, r0
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	1ad3      	subs	r3, r2, r3
 800374e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003752:	4293      	cmp	r3, r2
 8003754:	d901      	bls.n	800375a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003756:	2303      	movs	r3, #3
 8003758:	e04f      	b.n	80037fa <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800375a:	4b2b      	ldr	r3, [pc, #172]	@ (8003808 <HAL_RCC_ClockConfig+0x1bc>)
 800375c:	689b      	ldr	r3, [r3, #8]
 800375e:	f003 020c 	and.w	r2, r3, #12
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	685b      	ldr	r3, [r3, #4]
 8003766:	009b      	lsls	r3, r3, #2
 8003768:	429a      	cmp	r2, r3
 800376a:	d1eb      	bne.n	8003744 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800376c:	4b25      	ldr	r3, [pc, #148]	@ (8003804 <HAL_RCC_ClockConfig+0x1b8>)
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	f003 0307 	and.w	r3, r3, #7
 8003774:	683a      	ldr	r2, [r7, #0]
 8003776:	429a      	cmp	r2, r3
 8003778:	d20c      	bcs.n	8003794 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800377a:	4b22      	ldr	r3, [pc, #136]	@ (8003804 <HAL_RCC_ClockConfig+0x1b8>)
 800377c:	683a      	ldr	r2, [r7, #0]
 800377e:	b2d2      	uxtb	r2, r2
 8003780:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003782:	4b20      	ldr	r3, [pc, #128]	@ (8003804 <HAL_RCC_ClockConfig+0x1b8>)
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	f003 0307 	and.w	r3, r3, #7
 800378a:	683a      	ldr	r2, [r7, #0]
 800378c:	429a      	cmp	r2, r3
 800378e:	d001      	beq.n	8003794 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003790:	2301      	movs	r3, #1
 8003792:	e032      	b.n	80037fa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	f003 0304 	and.w	r3, r3, #4
 800379c:	2b00      	cmp	r3, #0
 800379e:	d008      	beq.n	80037b2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80037a0:	4b19      	ldr	r3, [pc, #100]	@ (8003808 <HAL_RCC_ClockConfig+0x1bc>)
 80037a2:	689b      	ldr	r3, [r3, #8]
 80037a4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	68db      	ldr	r3, [r3, #12]
 80037ac:	4916      	ldr	r1, [pc, #88]	@ (8003808 <HAL_RCC_ClockConfig+0x1bc>)
 80037ae:	4313      	orrs	r3, r2
 80037b0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	f003 0308 	and.w	r3, r3, #8
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d009      	beq.n	80037d2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80037be:	4b12      	ldr	r3, [pc, #72]	@ (8003808 <HAL_RCC_ClockConfig+0x1bc>)
 80037c0:	689b      	ldr	r3, [r3, #8]
 80037c2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	691b      	ldr	r3, [r3, #16]
 80037ca:	00db      	lsls	r3, r3, #3
 80037cc:	490e      	ldr	r1, [pc, #56]	@ (8003808 <HAL_RCC_ClockConfig+0x1bc>)
 80037ce:	4313      	orrs	r3, r2
 80037d0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80037d2:	f000 f821 	bl	8003818 <HAL_RCC_GetSysClockFreq>
 80037d6:	4602      	mov	r2, r0
 80037d8:	4b0b      	ldr	r3, [pc, #44]	@ (8003808 <HAL_RCC_ClockConfig+0x1bc>)
 80037da:	689b      	ldr	r3, [r3, #8]
 80037dc:	091b      	lsrs	r3, r3, #4
 80037de:	f003 030f 	and.w	r3, r3, #15
 80037e2:	490a      	ldr	r1, [pc, #40]	@ (800380c <HAL_RCC_ClockConfig+0x1c0>)
 80037e4:	5ccb      	ldrb	r3, [r1, r3]
 80037e6:	fa22 f303 	lsr.w	r3, r2, r3
 80037ea:	4a09      	ldr	r2, [pc, #36]	@ (8003810 <HAL_RCC_ClockConfig+0x1c4>)
 80037ec:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80037ee:	4b09      	ldr	r3, [pc, #36]	@ (8003814 <HAL_RCC_ClockConfig+0x1c8>)
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	4618      	mov	r0, r3
 80037f4:	f7fe fb8e 	bl	8001f14 <HAL_InitTick>

  return HAL_OK;
 80037f8:	2300      	movs	r3, #0
}
 80037fa:	4618      	mov	r0, r3
 80037fc:	3710      	adds	r7, #16
 80037fe:	46bd      	mov	sp, r7
 8003800:	bd80      	pop	{r7, pc}
 8003802:	bf00      	nop
 8003804:	40023c00 	.word	0x40023c00
 8003808:	40023800 	.word	0x40023800
 800380c:	0800b348 	.word	0x0800b348
 8003810:	20000008 	.word	0x20000008
 8003814:	2000000c 	.word	0x2000000c

08003818 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003818:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800381c:	b094      	sub	sp, #80	@ 0x50
 800381e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003820:	2300      	movs	r3, #0
 8003822:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8003824:	2300      	movs	r3, #0
 8003826:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8003828:	2300      	movs	r3, #0
 800382a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 800382c:	2300      	movs	r3, #0
 800382e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003830:	4b79      	ldr	r3, [pc, #484]	@ (8003a18 <HAL_RCC_GetSysClockFreq+0x200>)
 8003832:	689b      	ldr	r3, [r3, #8]
 8003834:	f003 030c 	and.w	r3, r3, #12
 8003838:	2b08      	cmp	r3, #8
 800383a:	d00d      	beq.n	8003858 <HAL_RCC_GetSysClockFreq+0x40>
 800383c:	2b08      	cmp	r3, #8
 800383e:	f200 80e1 	bhi.w	8003a04 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003842:	2b00      	cmp	r3, #0
 8003844:	d002      	beq.n	800384c <HAL_RCC_GetSysClockFreq+0x34>
 8003846:	2b04      	cmp	r3, #4
 8003848:	d003      	beq.n	8003852 <HAL_RCC_GetSysClockFreq+0x3a>
 800384a:	e0db      	b.n	8003a04 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800384c:	4b73      	ldr	r3, [pc, #460]	@ (8003a1c <HAL_RCC_GetSysClockFreq+0x204>)
 800384e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003850:	e0db      	b.n	8003a0a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003852:	4b73      	ldr	r3, [pc, #460]	@ (8003a20 <HAL_RCC_GetSysClockFreq+0x208>)
 8003854:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003856:	e0d8      	b.n	8003a0a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003858:	4b6f      	ldr	r3, [pc, #444]	@ (8003a18 <HAL_RCC_GetSysClockFreq+0x200>)
 800385a:	685b      	ldr	r3, [r3, #4]
 800385c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003860:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003862:	4b6d      	ldr	r3, [pc, #436]	@ (8003a18 <HAL_RCC_GetSysClockFreq+0x200>)
 8003864:	685b      	ldr	r3, [r3, #4]
 8003866:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800386a:	2b00      	cmp	r3, #0
 800386c:	d063      	beq.n	8003936 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800386e:	4b6a      	ldr	r3, [pc, #424]	@ (8003a18 <HAL_RCC_GetSysClockFreq+0x200>)
 8003870:	685b      	ldr	r3, [r3, #4]
 8003872:	099b      	lsrs	r3, r3, #6
 8003874:	2200      	movs	r2, #0
 8003876:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003878:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800387a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800387c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003880:	633b      	str	r3, [r7, #48]	@ 0x30
 8003882:	2300      	movs	r3, #0
 8003884:	637b      	str	r3, [r7, #52]	@ 0x34
 8003886:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800388a:	4622      	mov	r2, r4
 800388c:	462b      	mov	r3, r5
 800388e:	f04f 0000 	mov.w	r0, #0
 8003892:	f04f 0100 	mov.w	r1, #0
 8003896:	0159      	lsls	r1, r3, #5
 8003898:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800389c:	0150      	lsls	r0, r2, #5
 800389e:	4602      	mov	r2, r0
 80038a0:	460b      	mov	r3, r1
 80038a2:	4621      	mov	r1, r4
 80038a4:	1a51      	subs	r1, r2, r1
 80038a6:	6139      	str	r1, [r7, #16]
 80038a8:	4629      	mov	r1, r5
 80038aa:	eb63 0301 	sbc.w	r3, r3, r1
 80038ae:	617b      	str	r3, [r7, #20]
 80038b0:	f04f 0200 	mov.w	r2, #0
 80038b4:	f04f 0300 	mov.w	r3, #0
 80038b8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80038bc:	4659      	mov	r1, fp
 80038be:	018b      	lsls	r3, r1, #6
 80038c0:	4651      	mov	r1, sl
 80038c2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80038c6:	4651      	mov	r1, sl
 80038c8:	018a      	lsls	r2, r1, #6
 80038ca:	4651      	mov	r1, sl
 80038cc:	ebb2 0801 	subs.w	r8, r2, r1
 80038d0:	4659      	mov	r1, fp
 80038d2:	eb63 0901 	sbc.w	r9, r3, r1
 80038d6:	f04f 0200 	mov.w	r2, #0
 80038da:	f04f 0300 	mov.w	r3, #0
 80038de:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80038e2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80038e6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80038ea:	4690      	mov	r8, r2
 80038ec:	4699      	mov	r9, r3
 80038ee:	4623      	mov	r3, r4
 80038f0:	eb18 0303 	adds.w	r3, r8, r3
 80038f4:	60bb      	str	r3, [r7, #8]
 80038f6:	462b      	mov	r3, r5
 80038f8:	eb49 0303 	adc.w	r3, r9, r3
 80038fc:	60fb      	str	r3, [r7, #12]
 80038fe:	f04f 0200 	mov.w	r2, #0
 8003902:	f04f 0300 	mov.w	r3, #0
 8003906:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800390a:	4629      	mov	r1, r5
 800390c:	024b      	lsls	r3, r1, #9
 800390e:	4621      	mov	r1, r4
 8003910:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003914:	4621      	mov	r1, r4
 8003916:	024a      	lsls	r2, r1, #9
 8003918:	4610      	mov	r0, r2
 800391a:	4619      	mov	r1, r3
 800391c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800391e:	2200      	movs	r2, #0
 8003920:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003922:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003924:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003928:	f7fc fc4e 	bl	80001c8 <__aeabi_uldivmod>
 800392c:	4602      	mov	r2, r0
 800392e:	460b      	mov	r3, r1
 8003930:	4613      	mov	r3, r2
 8003932:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003934:	e058      	b.n	80039e8 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003936:	4b38      	ldr	r3, [pc, #224]	@ (8003a18 <HAL_RCC_GetSysClockFreq+0x200>)
 8003938:	685b      	ldr	r3, [r3, #4]
 800393a:	099b      	lsrs	r3, r3, #6
 800393c:	2200      	movs	r2, #0
 800393e:	4618      	mov	r0, r3
 8003940:	4611      	mov	r1, r2
 8003942:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003946:	623b      	str	r3, [r7, #32]
 8003948:	2300      	movs	r3, #0
 800394a:	627b      	str	r3, [r7, #36]	@ 0x24
 800394c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003950:	4642      	mov	r2, r8
 8003952:	464b      	mov	r3, r9
 8003954:	f04f 0000 	mov.w	r0, #0
 8003958:	f04f 0100 	mov.w	r1, #0
 800395c:	0159      	lsls	r1, r3, #5
 800395e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003962:	0150      	lsls	r0, r2, #5
 8003964:	4602      	mov	r2, r0
 8003966:	460b      	mov	r3, r1
 8003968:	4641      	mov	r1, r8
 800396a:	ebb2 0a01 	subs.w	sl, r2, r1
 800396e:	4649      	mov	r1, r9
 8003970:	eb63 0b01 	sbc.w	fp, r3, r1
 8003974:	f04f 0200 	mov.w	r2, #0
 8003978:	f04f 0300 	mov.w	r3, #0
 800397c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003980:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003984:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003988:	ebb2 040a 	subs.w	r4, r2, sl
 800398c:	eb63 050b 	sbc.w	r5, r3, fp
 8003990:	f04f 0200 	mov.w	r2, #0
 8003994:	f04f 0300 	mov.w	r3, #0
 8003998:	00eb      	lsls	r3, r5, #3
 800399a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800399e:	00e2      	lsls	r2, r4, #3
 80039a0:	4614      	mov	r4, r2
 80039a2:	461d      	mov	r5, r3
 80039a4:	4643      	mov	r3, r8
 80039a6:	18e3      	adds	r3, r4, r3
 80039a8:	603b      	str	r3, [r7, #0]
 80039aa:	464b      	mov	r3, r9
 80039ac:	eb45 0303 	adc.w	r3, r5, r3
 80039b0:	607b      	str	r3, [r7, #4]
 80039b2:	f04f 0200 	mov.w	r2, #0
 80039b6:	f04f 0300 	mov.w	r3, #0
 80039ba:	e9d7 4500 	ldrd	r4, r5, [r7]
 80039be:	4629      	mov	r1, r5
 80039c0:	028b      	lsls	r3, r1, #10
 80039c2:	4621      	mov	r1, r4
 80039c4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80039c8:	4621      	mov	r1, r4
 80039ca:	028a      	lsls	r2, r1, #10
 80039cc:	4610      	mov	r0, r2
 80039ce:	4619      	mov	r1, r3
 80039d0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80039d2:	2200      	movs	r2, #0
 80039d4:	61bb      	str	r3, [r7, #24]
 80039d6:	61fa      	str	r2, [r7, #28]
 80039d8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80039dc:	f7fc fbf4 	bl	80001c8 <__aeabi_uldivmod>
 80039e0:	4602      	mov	r2, r0
 80039e2:	460b      	mov	r3, r1
 80039e4:	4613      	mov	r3, r2
 80039e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80039e8:	4b0b      	ldr	r3, [pc, #44]	@ (8003a18 <HAL_RCC_GetSysClockFreq+0x200>)
 80039ea:	685b      	ldr	r3, [r3, #4]
 80039ec:	0c1b      	lsrs	r3, r3, #16
 80039ee:	f003 0303 	and.w	r3, r3, #3
 80039f2:	3301      	adds	r3, #1
 80039f4:	005b      	lsls	r3, r3, #1
 80039f6:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80039f8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80039fa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80039fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a00:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003a02:	e002      	b.n	8003a0a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003a04:	4b05      	ldr	r3, [pc, #20]	@ (8003a1c <HAL_RCC_GetSysClockFreq+0x204>)
 8003a06:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003a08:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003a0a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8003a0c:	4618      	mov	r0, r3
 8003a0e:	3750      	adds	r7, #80	@ 0x50
 8003a10:	46bd      	mov	sp, r7
 8003a12:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003a16:	bf00      	nop
 8003a18:	40023800 	.word	0x40023800
 8003a1c:	00f42400 	.word	0x00f42400
 8003a20:	007a1200 	.word	0x007a1200

08003a24 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003a24:	b480      	push	{r7}
 8003a26:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003a28:	4b03      	ldr	r3, [pc, #12]	@ (8003a38 <HAL_RCC_GetHCLKFreq+0x14>)
 8003a2a:	681b      	ldr	r3, [r3, #0]
}
 8003a2c:	4618      	mov	r0, r3
 8003a2e:	46bd      	mov	sp, r7
 8003a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a34:	4770      	bx	lr
 8003a36:	bf00      	nop
 8003a38:	20000008 	.word	0x20000008

08003a3c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003a3c:	b580      	push	{r7, lr}
 8003a3e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003a40:	f7ff fff0 	bl	8003a24 <HAL_RCC_GetHCLKFreq>
 8003a44:	4602      	mov	r2, r0
 8003a46:	4b05      	ldr	r3, [pc, #20]	@ (8003a5c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003a48:	689b      	ldr	r3, [r3, #8]
 8003a4a:	0a9b      	lsrs	r3, r3, #10
 8003a4c:	f003 0307 	and.w	r3, r3, #7
 8003a50:	4903      	ldr	r1, [pc, #12]	@ (8003a60 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003a52:	5ccb      	ldrb	r3, [r1, r3]
 8003a54:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003a58:	4618      	mov	r0, r3
 8003a5a:	bd80      	pop	{r7, pc}
 8003a5c:	40023800 	.word	0x40023800
 8003a60:	0800b358 	.word	0x0800b358

08003a64 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003a64:	b580      	push	{r7, lr}
 8003a66:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003a68:	f7ff ffdc 	bl	8003a24 <HAL_RCC_GetHCLKFreq>
 8003a6c:	4602      	mov	r2, r0
 8003a6e:	4b05      	ldr	r3, [pc, #20]	@ (8003a84 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003a70:	689b      	ldr	r3, [r3, #8]
 8003a72:	0b5b      	lsrs	r3, r3, #13
 8003a74:	f003 0307 	and.w	r3, r3, #7
 8003a78:	4903      	ldr	r1, [pc, #12]	@ (8003a88 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003a7a:	5ccb      	ldrb	r3, [r1, r3]
 8003a7c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003a80:	4618      	mov	r0, r3
 8003a82:	bd80      	pop	{r7, pc}
 8003a84:	40023800 	.word	0x40023800
 8003a88:	0800b358 	.word	0x0800b358

08003a8c <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 8003a8c:	b580      	push	{r7, lr}
 8003a8e:	b082      	sub	sp, #8
 8003a90:	af00      	add	r7, sp, #0
 8003a92:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d101      	bne.n	8003a9e <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 8003a9a:	2301      	movs	r3, #1
 8003a9c:	e022      	b.n	8003ae4 <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8003aa4:	b2db      	uxtb	r3, r3
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d105      	bne.n	8003ab6 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	2200      	movs	r2, #0
 8003aae:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8003ab0:	6878      	ldr	r0, [r7, #4]
 8003ab2:	f7fd ffad 	bl	8001a10 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	2203      	movs	r2, #3
 8003aba:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 8003abe:	6878      	ldr	r0, [r7, #4]
 8003ac0:	f000 f814 	bl	8003aec <HAL_SD_InitCard>
 8003ac4:	4603      	mov	r3, r0
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d001      	beq.n	8003ace <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 8003aca:	2301      	movs	r3, #1
 8003acc:	e00a      	b.n	8003ae4 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	2200      	movs	r2, #0
 8003ad2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	2200      	movs	r2, #0
 8003ad8:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	2201      	movs	r2, #1
 8003ade:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003ae2:	2300      	movs	r3, #0
}
 8003ae4:	4618      	mov	r0, r3
 8003ae6:	3708      	adds	r7, #8
 8003ae8:	46bd      	mov	sp, r7
 8003aea:	bd80      	pop	{r7, pc}

08003aec <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8003aec:	b5b0      	push	{r4, r5, r7, lr}
 8003aee:	b08e      	sub	sp, #56	@ 0x38
 8003af0:	af04      	add	r7, sp, #16
 8003af2:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 8003af4:	2300      	movs	r3, #0
 8003af6:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 8003af8:	2300      	movs	r3, #0
 8003afa:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8003afc:	2300      	movs	r3, #0
 8003afe:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 8003b00:	2300      	movs	r3, #0
 8003b02:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8003b04:	2300      	movs	r3, #0
 8003b06:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 8003b08:	2376      	movs	r3, #118	@ 0x76
 8003b0a:	61fb      	str	r3, [r7, #28]

  /* Initialize SDIO peripheral interface with default configuration */
  status = SDIO_Init(hsd->Instance, Init);
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681d      	ldr	r5, [r3, #0]
 8003b10:	466c      	mov	r4, sp
 8003b12:	f107 0314 	add.w	r3, r7, #20
 8003b16:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8003b1a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8003b1e:	f107 0308 	add.w	r3, r7, #8
 8003b22:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003b24:	4628      	mov	r0, r5
 8003b26:	f003 fb59 	bl	80071dc <SDIO_Init>
 8003b2a:	4603      	mov	r3, r0
 8003b2c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  if(status != HAL_OK)
 8003b30:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d001      	beq.n	8003b3c <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 8003b38:	2301      	movs	r3, #1
 8003b3a:	e04f      	b.n	8003bdc <HAL_SD_InitCard+0xf0>
  }

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 8003b3c:	4b29      	ldr	r3, [pc, #164]	@ (8003be4 <HAL_SD_InitCard+0xf8>)
 8003b3e:	2200      	movs	r2, #0
 8003b40:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	4618      	mov	r0, r3
 8003b48:	f003 fb91 	bl	800726e <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 8003b4c:	4b25      	ldr	r3, [pc, #148]	@ (8003be4 <HAL_SD_InitCard+0xf8>)
 8003b4e:	2201      	movs	r2, #1
 8003b50:	601a      	str	r2, [r3, #0]

  /* Required power up waiting time before starting the SD initialization  sequence */
  HAL_Delay(2);
 8003b52:	2002      	movs	r0, #2
 8003b54:	f7fe fa2e 	bl	8001fb4 <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 8003b58:	6878      	ldr	r0, [r7, #4]
 8003b5a:	f000 fe79 	bl	8004850 <SD_PowerON>
 8003b5e:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8003b60:	6a3b      	ldr	r3, [r7, #32]
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d00b      	beq.n	8003b7e <HAL_SD_InitCard+0x92>
  {
    hsd->State = HAL_SD_STATE_READY;
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	2201      	movs	r2, #1
 8003b6a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003b72:	6a3b      	ldr	r3, [r7, #32]
 8003b74:	431a      	orrs	r2, r3
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8003b7a:	2301      	movs	r3, #1
 8003b7c:	e02e      	b.n	8003bdc <HAL_SD_InitCard+0xf0>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 8003b7e:	6878      	ldr	r0, [r7, #4]
 8003b80:	f000 fd98 	bl	80046b4 <SD_InitCard>
 8003b84:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8003b86:	6a3b      	ldr	r3, [r7, #32]
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d00b      	beq.n	8003ba4 <HAL_SD_InitCard+0xb8>
  {
    hsd->State = HAL_SD_STATE_READY;
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	2201      	movs	r2, #1
 8003b90:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003b98:	6a3b      	ldr	r3, [r7, #32]
 8003b9a:	431a      	orrs	r2, r3
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8003ba0:	2301      	movs	r3, #1
 8003ba2:	e01b      	b.n	8003bdc <HAL_SD_InitCard+0xf0>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8003bac:	4618      	mov	r0, r3
 8003bae:	f003 fbf0 	bl	8007392 <SDMMC_CmdBlockLength>
 8003bb2:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8003bb4:	6a3b      	ldr	r3, [r7, #32]
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d00f      	beq.n	8003bda <HAL_SD_InitCard+0xee>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	4a0a      	ldr	r2, [pc, #40]	@ (8003be8 <HAL_SD_InitCard+0xfc>)
 8003bc0:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003bc6:	6a3b      	ldr	r3, [r7, #32]
 8003bc8:	431a      	orrs	r2, r3
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	2201      	movs	r2, #1
 8003bd2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8003bd6:	2301      	movs	r3, #1
 8003bd8:	e000      	b.n	8003bdc <HAL_SD_InitCard+0xf0>
  }

  return HAL_OK;
 8003bda:	2300      	movs	r3, #0
}
 8003bdc:	4618      	mov	r0, r3
 8003bde:	3728      	adds	r7, #40	@ 0x28
 8003be0:	46bd      	mov	sp, r7
 8003be2:	bdb0      	pop	{r4, r5, r7, pc}
 8003be4:	422580a0 	.word	0x422580a0
 8003be8:	004005ff 	.word	0x004005ff

08003bec <HAL_SD_ReadBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to read
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 8003bec:	b580      	push	{r7, lr}
 8003bee:	b092      	sub	sp, #72	@ 0x48
 8003bf0:	af00      	add	r7, sp, #0
 8003bf2:	60f8      	str	r0, [r7, #12]
 8003bf4:	60b9      	str	r1, [r7, #8]
 8003bf6:	607a      	str	r2, [r7, #4]
 8003bf8:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8003bfa:	f7fe f9cf 	bl	8001f9c <HAL_GetTick>
 8003bfe:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint8_t *tempbuff = pData;
 8003c04:	68bb      	ldr	r3, [r7, #8]
 8003c06:	637b      	str	r3, [r7, #52]	@ 0x34

  if(NULL == pData)
 8003c08:	68bb      	ldr	r3, [r7, #8]
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d107      	bne.n	8003c1e <HAL_SD_ReadBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c12:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8003c1a:	2301      	movs	r3, #1
 8003c1c:	e1c5      	b.n	8003faa <HAL_SD_ReadBlocks+0x3be>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8003c24:	b2db      	uxtb	r3, r3
 8003c26:	2b01      	cmp	r3, #1
 8003c28:	f040 81b8 	bne.w	8003f9c <HAL_SD_ReadBlocks+0x3b0>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	2200      	movs	r2, #0
 8003c30:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8003c32:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8003c34:	683b      	ldr	r3, [r7, #0]
 8003c36:	441a      	add	r2, r3
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c3c:	429a      	cmp	r2, r3
 8003c3e:	d907      	bls.n	8003c50 <HAL_SD_ReadBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c44:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 8003c4c:	2301      	movs	r3, #1
 8003c4e:	e1ac      	b.n	8003faa <HAL_SD_ReadBlocks+0x3be>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	2203      	movs	r2, #3
 8003c54:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	2200      	movs	r2, #0
 8003c5e:	62da      	str	r2, [r3, #44]	@ 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c64:	2b01      	cmp	r3, #1
 8003c66:	d002      	beq.n	8003c6e <HAL_SD_ReadBlocks+0x82>
    {
      add *= 512U;
 8003c68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c6a:	025b      	lsls	r3, r3, #9
 8003c6c:	63bb      	str	r3, [r7, #56]	@ 0x38
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8003c6e:	f04f 33ff 	mov.w	r3, #4294967295
 8003c72:	617b      	str	r3, [r7, #20]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 8003c74:	683b      	ldr	r3, [r7, #0]
 8003c76:	025b      	lsls	r3, r3, #9
 8003c78:	61bb      	str	r3, [r7, #24]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8003c7a:	2390      	movs	r3, #144	@ 0x90
 8003c7c:	61fb      	str	r3, [r7, #28]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8003c7e:	2302      	movs	r3, #2
 8003c80:	623b      	str	r3, [r7, #32]
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8003c82:	2300      	movs	r3, #0
 8003c84:	627b      	str	r3, [r7, #36]	@ 0x24
    config.DPSM          = SDIO_DPSM_ENABLE;
 8003c86:	2301      	movs	r3, #1
 8003c88:	62bb      	str	r3, [r7, #40]	@ 0x28
    (void)SDIO_ConfigData(hsd->Instance, &config);
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	f107 0214 	add.w	r2, r7, #20
 8003c92:	4611      	mov	r1, r2
 8003c94:	4618      	mov	r0, r3
 8003c96:	f003 fb50 	bl	800733a <SDIO_ConfigData>

    /* Read block(s) in polling mode */
    if(NumberOfBlocks > 1U)
 8003c9a:	683b      	ldr	r3, [r7, #0]
 8003c9c:	2b01      	cmp	r3, #1
 8003c9e:	d90a      	bls.n	8003cb6 <HAL_SD_ReadBlocks+0xca>
    {
      hsd->Context = SD_CONTEXT_READ_MULTIPLE_BLOCK;
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	2202      	movs	r2, #2
 8003ca4:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Read Multi Block command */
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003cac:	4618      	mov	r0, r3
 8003cae:	f003 fbb4 	bl	800741a <SDMMC_CmdReadMultiBlock>
 8003cb2:	6478      	str	r0, [r7, #68]	@ 0x44
 8003cb4:	e009      	b.n	8003cca <HAL_SD_ReadBlocks+0xde>
    }
    else
    {
      hsd->Context = SD_CONTEXT_READ_SINGLE_BLOCK;
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	2201      	movs	r2, #1
 8003cba:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Read Single Block command */
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003cc2:	4618      	mov	r0, r3
 8003cc4:	f003 fb87 	bl	80073d6 <SDMMC_CmdReadSingleBlock>
 8003cc8:	6478      	str	r0, [r7, #68]	@ 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8003cca:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d012      	beq.n	8003cf6 <HAL_SD_ReadBlocks+0x10a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	4a7e      	ldr	r2, [pc, #504]	@ (8003ed0 <HAL_SD_ReadBlocks+0x2e4>)
 8003cd6:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003cdc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003cde:	431a      	orrs	r2, r3
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	2201      	movs	r2, #1
 8003ce8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	2200      	movs	r2, #0
 8003cf0:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8003cf2:	2301      	movs	r3, #1
 8003cf4:	e159      	b.n	8003faa <HAL_SD_ReadBlocks+0x3be>
    }

    /* Poll on SDIO flags */
    dataremaining = config.DataLength;
 8003cf6:	69bb      	ldr	r3, [r7, #24]
 8003cf8:	63fb      	str	r3, [r7, #60]	@ 0x3c
#if defined(SDIO_STA_STBITERR)
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 8003cfa:	e061      	b.n	8003dc0 <HAL_SD_ReadBlocks+0x1d4>
#else /* SDIO_STA_STBITERR not defined */
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
#endif /* SDIO_STA_STBITERR */
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) && (dataremaining > 0U))
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003d02:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d03c      	beq.n	8003d84 <HAL_SD_ReadBlocks+0x198>
 8003d0a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d039      	beq.n	8003d84 <HAL_SD_ReadBlocks+0x198>
      {
        /* Read data from SDIO Rx FIFO */
        for(count = 0U; count < 8U; count++)
 8003d10:	2300      	movs	r3, #0
 8003d12:	643b      	str	r3, [r7, #64]	@ 0x40
 8003d14:	e033      	b.n	8003d7e <HAL_SD_ReadBlocks+0x192>
        {
          data = SDIO_ReadFIFO(hsd->Instance);
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	4618      	mov	r0, r3
 8003d1c:	f003 fa89 	bl	8007232 <SDIO_ReadFIFO>
 8003d20:	62f8      	str	r0, [r7, #44]	@ 0x2c
          *tempbuff = (uint8_t)(data & 0xFFU);
 8003d22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d24:	b2da      	uxtb	r2, r3
 8003d26:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003d28:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8003d2a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003d2c:	3301      	adds	r3, #1
 8003d2e:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 8003d30:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003d32:	3b01      	subs	r3, #1
 8003d34:	63fb      	str	r3, [r7, #60]	@ 0x3c
          *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 8003d36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d38:	0a1b      	lsrs	r3, r3, #8
 8003d3a:	b2da      	uxtb	r2, r3
 8003d3c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003d3e:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8003d40:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003d42:	3301      	adds	r3, #1
 8003d44:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 8003d46:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003d48:	3b01      	subs	r3, #1
 8003d4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
          *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 8003d4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d4e:	0c1b      	lsrs	r3, r3, #16
 8003d50:	b2da      	uxtb	r2, r3
 8003d52:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003d54:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8003d56:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003d58:	3301      	adds	r3, #1
 8003d5a:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 8003d5c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003d5e:	3b01      	subs	r3, #1
 8003d60:	63fb      	str	r3, [r7, #60]	@ 0x3c
          *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 8003d62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d64:	0e1b      	lsrs	r3, r3, #24
 8003d66:	b2da      	uxtb	r2, r3
 8003d68:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003d6a:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8003d6c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003d6e:	3301      	adds	r3, #1
 8003d70:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 8003d72:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003d74:	3b01      	subs	r3, #1
 8003d76:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for(count = 0U; count < 8U; count++)
 8003d78:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003d7a:	3301      	adds	r3, #1
 8003d7c:	643b      	str	r3, [r7, #64]	@ 0x40
 8003d7e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003d80:	2b07      	cmp	r3, #7
 8003d82:	d9c8      	bls.n	8003d16 <HAL_SD_ReadBlocks+0x12a>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 8003d84:	f7fe f90a 	bl	8001f9c <HAL_GetTick>
 8003d88:	4602      	mov	r2, r0
 8003d8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d8c:	1ad3      	subs	r3, r2, r3
 8003d8e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8003d90:	429a      	cmp	r2, r3
 8003d92:	d902      	bls.n	8003d9a <HAL_SD_ReadBlocks+0x1ae>
 8003d94:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d112      	bne.n	8003dc0 <HAL_SD_ReadBlocks+0x1d4>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	4a4c      	ldr	r2, [pc, #304]	@ (8003ed0 <HAL_SD_ReadBlocks+0x2e4>)
 8003da0:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003da6:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State= HAL_SD_STATE_READY;
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	2201      	movs	r2, #1
 8003db2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	2200      	movs	r2, #0
 8003dba:	631a      	str	r2, [r3, #48]	@ 0x30
        return HAL_TIMEOUT;
 8003dbc:	2303      	movs	r3, #3
 8003dbe:	e0f4      	b.n	8003faa <HAL_SD_ReadBlocks+0x3be>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003dc6:	f240 332a 	movw	r3, #810	@ 0x32a
 8003dca:	4013      	ands	r3, r2
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d095      	beq.n	8003cfc <HAL_SD_ReadBlocks+0x110>
      }
    }
    
    /* Send stop transmission command in case of multiblock read */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003dd6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d022      	beq.n	8003e24 <HAL_SD_ReadBlocks+0x238>
 8003dde:	683b      	ldr	r3, [r7, #0]
 8003de0:	2b01      	cmp	r3, #1
 8003de2:	d91f      	bls.n	8003e24 <HAL_SD_ReadBlocks+0x238>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003de8:	2b03      	cmp	r3, #3
 8003dea:	d01b      	beq.n	8003e24 <HAL_SD_ReadBlocks+0x238>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	4618      	mov	r0, r3
 8003df2:	f003 fb79 	bl	80074e8 <SDMMC_CmdStopTransfer>
 8003df6:	6478      	str	r0, [r7, #68]	@ 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 8003df8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d012      	beq.n	8003e24 <HAL_SD_ReadBlocks+0x238>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	4a33      	ldr	r2, [pc, #204]	@ (8003ed0 <HAL_SD_ReadBlocks+0x2e4>)
 8003e04:	639a      	str	r2, [r3, #56]	@ 0x38
          hsd->ErrorCode |= errorstate;
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003e0a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003e0c:	431a      	orrs	r2, r3
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	639a      	str	r2, [r3, #56]	@ 0x38
          hsd->State = HAL_SD_STATE_READY;
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	2201      	movs	r2, #1
 8003e16:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          hsd->Context = SD_CONTEXT_NONE;
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	2200      	movs	r2, #0
 8003e1e:	631a      	str	r2, [r3, #48]	@ 0x30
          return HAL_ERROR;
 8003e20:	2301      	movs	r3, #1
 8003e22:	e0c2      	b.n	8003faa <HAL_SD_ReadBlocks+0x3be>
      }
    }

    /* Get error state */
#if defined(SDIO_STA_STBITERR)
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) || (__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_STBITERR)))
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e2a:	f003 0308 	and.w	r3, r3, #8
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d106      	bne.n	8003e40 <HAL_SD_ReadBlocks+0x254>
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e38:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d012      	beq.n	8003e66 <HAL_SD_ReadBlocks+0x27a>
#else /* SDIO_STA_STBITERR not defined */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
#endif /* SDIO_STA_STBITERR */
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	4a22      	ldr	r2, [pc, #136]	@ (8003ed0 <HAL_SD_ReadBlocks+0x2e4>)
 8003e46:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e4c:	f043 0208 	orr.w	r2, r3, #8
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	2201      	movs	r2, #1
 8003e58:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	2200      	movs	r2, #0
 8003e60:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8003e62:	2301      	movs	r3, #1
 8003e64:	e0a1      	b.n	8003faa <HAL_SD_ReadBlocks+0x3be>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e6c:	f003 0302 	and.w	r3, r3, #2
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d012      	beq.n	8003e9a <HAL_SD_ReadBlocks+0x2ae>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	4a15      	ldr	r2, [pc, #84]	@ (8003ed0 <HAL_SD_ReadBlocks+0x2e4>)
 8003e7a:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e80:	f043 0202 	orr.w	r2, r3, #2
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	2201      	movs	r2, #1
 8003e8c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	2200      	movs	r2, #0
 8003e94:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8003e96:	2301      	movs	r3, #1
 8003e98:	e087      	b.n	8003faa <HAL_SD_ReadBlocks+0x3be>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003ea0:	f003 0320 	and.w	r3, r3, #32
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d064      	beq.n	8003f72 <HAL_SD_ReadBlocks+0x386>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	4a08      	ldr	r2, [pc, #32]	@ (8003ed0 <HAL_SD_ReadBlocks+0x2e4>)
 8003eae:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003eb4:	f043 0220 	orr.w	r2, r3, #32
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	2201      	movs	r2, #1
 8003ec0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	2200      	movs	r2, #0
 8003ec8:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8003eca:	2301      	movs	r3, #1
 8003ecc:	e06d      	b.n	8003faa <HAL_SD_ReadBlocks+0x3be>
 8003ece:	bf00      	nop
 8003ed0:	004005ff 	.word	0x004005ff
    }

    /* Empty FIFO if there is still any data */
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)) && (dataremaining > 0U))
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	4618      	mov	r0, r3
 8003eda:	f003 f9aa 	bl	8007232 <SDIO_ReadFIFO>
 8003ede:	62f8      	str	r0, [r7, #44]	@ 0x2c
      *tempbuff = (uint8_t)(data & 0xFFU);
 8003ee0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003ee2:	b2da      	uxtb	r2, r3
 8003ee4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003ee6:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8003ee8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003eea:	3301      	adds	r3, #1
 8003eec:	637b      	str	r3, [r7, #52]	@ 0x34
      dataremaining--;
 8003eee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003ef0:	3b01      	subs	r3, #1
 8003ef2:	63fb      	str	r3, [r7, #60]	@ 0x3c
      *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 8003ef4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003ef6:	0a1b      	lsrs	r3, r3, #8
 8003ef8:	b2da      	uxtb	r2, r3
 8003efa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003efc:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8003efe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003f00:	3301      	adds	r3, #1
 8003f02:	637b      	str	r3, [r7, #52]	@ 0x34
      dataremaining--;
 8003f04:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003f06:	3b01      	subs	r3, #1
 8003f08:	63fb      	str	r3, [r7, #60]	@ 0x3c
      *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 8003f0a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003f0c:	0c1b      	lsrs	r3, r3, #16
 8003f0e:	b2da      	uxtb	r2, r3
 8003f10:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003f12:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8003f14:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003f16:	3301      	adds	r3, #1
 8003f18:	637b      	str	r3, [r7, #52]	@ 0x34
      dataremaining--;
 8003f1a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003f1c:	3b01      	subs	r3, #1
 8003f1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
      *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 8003f20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003f22:	0e1b      	lsrs	r3, r3, #24
 8003f24:	b2da      	uxtb	r2, r3
 8003f26:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003f28:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8003f2a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003f2c:	3301      	adds	r3, #1
 8003f2e:	637b      	str	r3, [r7, #52]	@ 0x34
      dataremaining--;
 8003f30:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003f32:	3b01      	subs	r3, #1
 8003f34:	63fb      	str	r3, [r7, #60]	@ 0x3c

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 8003f36:	f7fe f831 	bl	8001f9c <HAL_GetTick>
 8003f3a:	4602      	mov	r2, r0
 8003f3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f3e:	1ad3      	subs	r3, r2, r3
 8003f40:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8003f42:	429a      	cmp	r2, r3
 8003f44:	d902      	bls.n	8003f4c <HAL_SD_ReadBlocks+0x360>
 8003f46:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d112      	bne.n	8003f72 <HAL_SD_ReadBlocks+0x386>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	4a18      	ldr	r2, [pc, #96]	@ (8003fb4 <HAL_SD_ReadBlocks+0x3c8>)
 8003f52:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f58:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State= HAL_SD_STATE_READY;
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	2201      	movs	r2, #1
 8003f64:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	2200      	movs	r2, #0
 8003f6c:	631a      	str	r2, [r3, #48]	@ 0x30
        return HAL_ERROR;
 8003f6e:	2301      	movs	r3, #1
 8003f70:	e01b      	b.n	8003faa <HAL_SD_ReadBlocks+0x3be>
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)) && (dataremaining > 0U))
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003f78:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d002      	beq.n	8003f86 <HAL_SD_ReadBlocks+0x39a>
 8003f80:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d1a6      	bne.n	8003ed4 <HAL_SD_ReadBlocks+0x2e8>
      }
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	f240 523a 	movw	r2, #1338	@ 0x53a
 8003f8e:	639a      	str	r2, [r3, #56]	@ 0x38

    hsd->State = HAL_SD_STATE_READY;
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	2201      	movs	r2, #1
 8003f94:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_OK;
 8003f98:	2300      	movs	r3, #0
 8003f9a:	e006      	b.n	8003faa <HAL_SD_ReadBlocks+0x3be>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003fa0:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8003fa8:	2301      	movs	r3, #1
  }
}
 8003faa:	4618      	mov	r0, r3
 8003fac:	3748      	adds	r7, #72	@ 0x48
 8003fae:	46bd      	mov	sp, r7
 8003fb0:	bd80      	pop	{r7, pc}
 8003fb2:	bf00      	nop
 8003fb4:	004005ff 	.word	0x004005ff

08003fb8 <HAL_SD_WriteBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to write
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 8003fb8:	b580      	push	{r7, lr}
 8003fba:	b092      	sub	sp, #72	@ 0x48
 8003fbc:	af00      	add	r7, sp, #0
 8003fbe:	60f8      	str	r0, [r7, #12]
 8003fc0:	60b9      	str	r1, [r7, #8]
 8003fc2:	607a      	str	r2, [r7, #4]
 8003fc4:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8003fc6:	f7fd ffe9 	bl	8001f9c <HAL_GetTick>
 8003fca:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint8_t *tempbuff = pData;
 8003fd0:	68bb      	ldr	r3, [r7, #8]
 8003fd2:	637b      	str	r3, [r7, #52]	@ 0x34

  if(NULL == pData)
 8003fd4:	68bb      	ldr	r3, [r7, #8]
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d107      	bne.n	8003fea <HAL_SD_WriteBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003fde:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8003fe6:	2301      	movs	r3, #1
 8003fe8:	e16d      	b.n	80042c6 <HAL_SD_WriteBlocks+0x30e>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8003ff0:	b2db      	uxtb	r3, r3
 8003ff2:	2b01      	cmp	r3, #1
 8003ff4:	f040 8160 	bne.w	80042b8 <HAL_SD_WriteBlocks+0x300>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	2200      	movs	r2, #0
 8003ffc:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8003ffe:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004000:	683b      	ldr	r3, [r7, #0]
 8004002:	441a      	add	r2, r3
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004008:	429a      	cmp	r2, r3
 800400a:	d907      	bls.n	800401c <HAL_SD_WriteBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004010:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 8004018:	2301      	movs	r3, #1
 800401a:	e154      	b.n	80042c6 <HAL_SD_WriteBlocks+0x30e>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	2203      	movs	r2, #3
 8004020:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	2200      	movs	r2, #0
 800402a:	62da      	str	r2, [r3, #44]	@ 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004030:	2b01      	cmp	r3, #1
 8004032:	d002      	beq.n	800403a <HAL_SD_WriteBlocks+0x82>
    {
      add *= 512U;
 8004034:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004036:	025b      	lsls	r3, r3, #9
 8004038:	63bb      	str	r3, [r7, #56]	@ 0x38
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800403a:	f04f 33ff 	mov.w	r3, #4294967295
 800403e:	61bb      	str	r3, [r7, #24]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 8004040:	683b      	ldr	r3, [r7, #0]
 8004042:	025b      	lsls	r3, r3, #9
 8004044:	61fb      	str	r3, [r7, #28]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8004046:	2390      	movs	r3, #144	@ 0x90
 8004048:	623b      	str	r3, [r7, #32]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 800404a:	2300      	movs	r3, #0
 800404c:	627b      	str	r3, [r7, #36]	@ 0x24
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 800404e:	2300      	movs	r3, #0
 8004050:	62bb      	str	r3, [r7, #40]	@ 0x28
    config.DPSM          = SDIO_DPSM_ENABLE;
 8004052:	2301      	movs	r3, #1
 8004054:	62fb      	str	r3, [r7, #44]	@ 0x2c
    (void)SDIO_ConfigData(hsd->Instance, &config);
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	f107 0218 	add.w	r2, r7, #24
 800405e:	4611      	mov	r1, r2
 8004060:	4618      	mov	r0, r3
 8004062:	f003 f96a 	bl	800733a <SDIO_ConfigData>

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 8004066:	683b      	ldr	r3, [r7, #0]
 8004068:	2b01      	cmp	r3, #1
 800406a:	d90a      	bls.n	8004082 <HAL_SD_WriteBlocks+0xca>
    {
      hsd->Context = SD_CONTEXT_WRITE_MULTIPLE_BLOCK;
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	2220      	movs	r2, #32
 8004070:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8004078:	4618      	mov	r0, r3
 800407a:	f003 fa12 	bl	80074a2 <SDMMC_CmdWriteMultiBlock>
 800407e:	6478      	str	r0, [r7, #68]	@ 0x44
 8004080:	e009      	b.n	8004096 <HAL_SD_WriteBlocks+0xde>
    }
    else
    {
      hsd->Context = SD_CONTEXT_WRITE_SINGLE_BLOCK;
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	2210      	movs	r2, #16
 8004086:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800408e:	4618      	mov	r0, r3
 8004090:	f003 f9e5 	bl	800745e <SDMMC_CmdWriteSingleBlock>
 8004094:	6478      	str	r0, [r7, #68]	@ 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8004096:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004098:	2b00      	cmp	r3, #0
 800409a:	d012      	beq.n	80040c2 <HAL_SD_WriteBlocks+0x10a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	4a8b      	ldr	r2, [pc, #556]	@ (80042d0 <HAL_SD_WriteBlocks+0x318>)
 80040a2:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80040a8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80040aa:	431a      	orrs	r2, r3
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	2201      	movs	r2, #1
 80040b4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	2200      	movs	r2, #0
 80040bc:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 80040be:	2301      	movs	r3, #1
 80040c0:	e101      	b.n	80042c6 <HAL_SD_WriteBlocks+0x30e>
    }

    /* Write block(s) in polling mode */
    dataremaining = config.DataLength;
 80040c2:	69fb      	ldr	r3, [r7, #28]
 80040c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
#if defined(SDIO_STA_STBITERR)
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 80040c6:	e065      	b.n	8004194 <HAL_SD_WriteBlocks+0x1dc>
#else /* SDIO_STA_STBITERR not defined */
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
#endif /* SDIO_STA_STBITERR */
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) && (dataremaining > 0U))
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80040ce:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d040      	beq.n	8004158 <HAL_SD_WriteBlocks+0x1a0>
 80040d6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d03d      	beq.n	8004158 <HAL_SD_WriteBlocks+0x1a0>
      {
        /* Write data to SDIO Tx FIFO */
        for(count = 0U; count < 8U; count++)
 80040dc:	2300      	movs	r3, #0
 80040de:	643b      	str	r3, [r7, #64]	@ 0x40
 80040e0:	e037      	b.n	8004152 <HAL_SD_WriteBlocks+0x19a>
        {
          data = (uint32_t)(*tempbuff);
 80040e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80040e4:	781b      	ldrb	r3, [r3, #0]
 80040e6:	617b      	str	r3, [r7, #20]
          tempbuff++;
 80040e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80040ea:	3301      	adds	r3, #1
 80040ec:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 80040ee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80040f0:	3b01      	subs	r3, #1
 80040f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
          data |= ((uint32_t)(*tempbuff) << 8U);
 80040f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80040f6:	781b      	ldrb	r3, [r3, #0]
 80040f8:	021a      	lsls	r2, r3, #8
 80040fa:	697b      	ldr	r3, [r7, #20]
 80040fc:	4313      	orrs	r3, r2
 80040fe:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8004100:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004102:	3301      	adds	r3, #1
 8004104:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 8004106:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004108:	3b01      	subs	r3, #1
 800410a:	63fb      	str	r3, [r7, #60]	@ 0x3c
          data |= ((uint32_t)(*tempbuff) << 16U);
 800410c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800410e:	781b      	ldrb	r3, [r3, #0]
 8004110:	041a      	lsls	r2, r3, #16
 8004112:	697b      	ldr	r3, [r7, #20]
 8004114:	4313      	orrs	r3, r2
 8004116:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8004118:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800411a:	3301      	adds	r3, #1
 800411c:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 800411e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004120:	3b01      	subs	r3, #1
 8004122:	63fb      	str	r3, [r7, #60]	@ 0x3c
          data |= ((uint32_t)(*tempbuff) << 24U);
 8004124:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004126:	781b      	ldrb	r3, [r3, #0]
 8004128:	061a      	lsls	r2, r3, #24
 800412a:	697b      	ldr	r3, [r7, #20]
 800412c:	4313      	orrs	r3, r2
 800412e:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8004130:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004132:	3301      	adds	r3, #1
 8004134:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 8004136:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004138:	3b01      	subs	r3, #1
 800413a:	63fb      	str	r3, [r7, #60]	@ 0x3c
          (void)SDIO_WriteFIFO(hsd->Instance, &data);
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	f107 0214 	add.w	r2, r7, #20
 8004144:	4611      	mov	r1, r2
 8004146:	4618      	mov	r0, r3
 8004148:	f003 f880 	bl	800724c <SDIO_WriteFIFO>
        for(count = 0U; count < 8U; count++)
 800414c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800414e:	3301      	adds	r3, #1
 8004150:	643b      	str	r3, [r7, #64]	@ 0x40
 8004152:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004154:	2b07      	cmp	r3, #7
 8004156:	d9c4      	bls.n	80040e2 <HAL_SD_WriteBlocks+0x12a>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 8004158:	f7fd ff20 	bl	8001f9c <HAL_GetTick>
 800415c:	4602      	mov	r2, r0
 800415e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004160:	1ad3      	subs	r3, r2, r3
 8004162:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8004164:	429a      	cmp	r2, r3
 8004166:	d902      	bls.n	800416e <HAL_SD_WriteBlocks+0x1b6>
 8004168:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800416a:	2b00      	cmp	r3, #0
 800416c:	d112      	bne.n	8004194 <HAL_SD_WriteBlocks+0x1dc>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	4a57      	ldr	r2, [pc, #348]	@ (80042d0 <HAL_SD_WriteBlocks+0x318>)
 8004174:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= errorstate;
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800417a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800417c:	431a      	orrs	r2, r3
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	2201      	movs	r2, #1
 8004186:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	2200      	movs	r2, #0
 800418e:	631a      	str	r2, [r3, #48]	@ 0x30
        return HAL_TIMEOUT;
 8004190:	2303      	movs	r3, #3
 8004192:	e098      	b.n	80042c6 <HAL_SD_WriteBlocks+0x30e>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800419a:	f240 331a 	movw	r3, #794	@ 0x31a
 800419e:	4013      	ands	r3, r2
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d091      	beq.n	80040c8 <HAL_SD_WriteBlocks+0x110>
      }
    }

    /* Send stop transmission command in case of multiblock write */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80041aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d022      	beq.n	80041f8 <HAL_SD_WriteBlocks+0x240>
 80041b2:	683b      	ldr	r3, [r7, #0]
 80041b4:	2b01      	cmp	r3, #1
 80041b6:	d91f      	bls.n	80041f8 <HAL_SD_WriteBlocks+0x240>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041bc:	2b03      	cmp	r3, #3
 80041be:	d01b      	beq.n	80041f8 <HAL_SD_WriteBlocks+0x240>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	4618      	mov	r0, r3
 80041c6:	f003 f98f 	bl	80074e8 <SDMMC_CmdStopTransfer>
 80041ca:	6478      	str	r0, [r7, #68]	@ 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 80041cc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d012      	beq.n	80041f8 <HAL_SD_WriteBlocks+0x240>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	4a3e      	ldr	r2, [pc, #248]	@ (80042d0 <HAL_SD_WriteBlocks+0x318>)
 80041d8:	639a      	str	r2, [r3, #56]	@ 0x38
          hsd->ErrorCode |= errorstate;
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80041de:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80041e0:	431a      	orrs	r2, r3
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	639a      	str	r2, [r3, #56]	@ 0x38
          hsd->State = HAL_SD_STATE_READY;
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	2201      	movs	r2, #1
 80041ea:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          hsd->Context = SD_CONTEXT_NONE;
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	2200      	movs	r2, #0
 80041f2:	631a      	str	r2, [r3, #48]	@ 0x30
          return HAL_ERROR;
 80041f4:	2301      	movs	r3, #1
 80041f6:	e066      	b.n	80042c6 <HAL_SD_WriteBlocks+0x30e>
      }
    }

    /* Get error state */
#if defined(SDIO_STA_STBITERR)
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) || (__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_STBITERR)))
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80041fe:	f003 0308 	and.w	r3, r3, #8
 8004202:	2b00      	cmp	r3, #0
 8004204:	d106      	bne.n	8004214 <HAL_SD_WriteBlocks+0x25c>
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800420c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004210:	2b00      	cmp	r3, #0
 8004212:	d012      	beq.n	800423a <HAL_SD_WriteBlocks+0x282>
#else /* SDIO_STA_STBITERR not defined */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
#endif /* SDIO_STA_STBITERR */		
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	4a2d      	ldr	r2, [pc, #180]	@ (80042d0 <HAL_SD_WriteBlocks+0x318>)
 800421a:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004220:	f043 0208 	orr.w	r2, r3, #8
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	2201      	movs	r2, #1
 800422c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	2200      	movs	r2, #0
 8004234:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8004236:	2301      	movs	r3, #1
 8004238:	e045      	b.n	80042c6 <HAL_SD_WriteBlocks+0x30e>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004240:	f003 0302 	and.w	r3, r3, #2
 8004244:	2b00      	cmp	r3, #0
 8004246:	d012      	beq.n	800426e <HAL_SD_WriteBlocks+0x2b6>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	4a20      	ldr	r2, [pc, #128]	@ (80042d0 <HAL_SD_WriteBlocks+0x318>)
 800424e:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004254:	f043 0202 	orr.w	r2, r3, #2
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	2201      	movs	r2, #1
 8004260:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	2200      	movs	r2, #0
 8004268:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 800426a:	2301      	movs	r3, #1
 800426c:	e02b      	b.n	80042c6 <HAL_SD_WriteBlocks+0x30e>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR))
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004274:	f003 0310 	and.w	r3, r3, #16
 8004278:	2b00      	cmp	r3, #0
 800427a:	d012      	beq.n	80042a2 <HAL_SD_WriteBlocks+0x2ea>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	4a13      	ldr	r2, [pc, #76]	@ (80042d0 <HAL_SD_WriteBlocks+0x318>)
 8004282:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004288:	f043 0210 	orr.w	r2, r3, #16
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	2201      	movs	r2, #1
 8004294:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	2200      	movs	r2, #0
 800429c:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 800429e:	2301      	movs	r3, #1
 80042a0:	e011      	b.n	80042c6 <HAL_SD_WriteBlocks+0x30e>
    {
      /* Nothing to do */
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	f240 523a 	movw	r2, #1338	@ 0x53a
 80042aa:	639a      	str	r2, [r3, #56]	@ 0x38

    hsd->State = HAL_SD_STATE_READY;
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	2201      	movs	r2, #1
 80042b0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_OK;
 80042b4:	2300      	movs	r3, #0
 80042b6:	e006      	b.n	80042c6 <HAL_SD_WriteBlocks+0x30e>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042bc:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 80042c4:	2301      	movs	r3, #1
  }
}
 80042c6:	4618      	mov	r0, r3
 80042c8:	3748      	adds	r7, #72	@ 0x48
 80042ca:	46bd      	mov	sp, r7
 80042cc:	bd80      	pop	{r7, pc}
 80042ce:	bf00      	nop
 80042d0:	004005ff 	.word	0x004005ff

080042d4 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 80042d4:	b480      	push	{r7}
 80042d6:	b083      	sub	sp, #12
 80042d8:	af00      	add	r7, sp, #0
 80042da:	6078      	str	r0, [r7, #4]
 80042dc:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80042e2:	0f9b      	lsrs	r3, r3, #30
 80042e4:	b2da      	uxtb	r2, r3
 80042e6:	683b      	ldr	r3, [r7, #0]
 80042e8:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80042ee:	0e9b      	lsrs	r3, r3, #26
 80042f0:	b2db      	uxtb	r3, r3
 80042f2:	f003 030f 	and.w	r3, r3, #15
 80042f6:	b2da      	uxtb	r2, r3
 80042f8:	683b      	ldr	r3, [r7, #0]
 80042fa:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004300:	0e1b      	lsrs	r3, r3, #24
 8004302:	b2db      	uxtb	r3, r3
 8004304:	f003 0303 	and.w	r3, r3, #3
 8004308:	b2da      	uxtb	r2, r3
 800430a:	683b      	ldr	r3, [r7, #0]
 800430c:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004312:	0c1b      	lsrs	r3, r3, #16
 8004314:	b2da      	uxtb	r2, r3
 8004316:	683b      	ldr	r3, [r7, #0]
 8004318:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800431e:	0a1b      	lsrs	r3, r3, #8
 8004320:	b2da      	uxtb	r2, r3
 8004322:	683b      	ldr	r3, [r7, #0]
 8004324:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800432a:	b2da      	uxtb	r2, r3
 800432c:	683b      	ldr	r3, [r7, #0]
 800432e:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004334:	0d1b      	lsrs	r3, r3, #20
 8004336:	b29a      	uxth	r2, r3
 8004338:	683b      	ldr	r3, [r7, #0]
 800433a:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004340:	0c1b      	lsrs	r3, r3, #16
 8004342:	b2db      	uxtb	r3, r3
 8004344:	f003 030f 	and.w	r3, r3, #15
 8004348:	b2da      	uxtb	r2, r3
 800434a:	683b      	ldr	r3, [r7, #0]
 800434c:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004352:	0bdb      	lsrs	r3, r3, #15
 8004354:	b2db      	uxtb	r3, r3
 8004356:	f003 0301 	and.w	r3, r3, #1
 800435a:	b2da      	uxtb	r2, r3
 800435c:	683b      	ldr	r3, [r7, #0]
 800435e:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004364:	0b9b      	lsrs	r3, r3, #14
 8004366:	b2db      	uxtb	r3, r3
 8004368:	f003 0301 	and.w	r3, r3, #1
 800436c:	b2da      	uxtb	r2, r3
 800436e:	683b      	ldr	r3, [r7, #0]
 8004370:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004376:	0b5b      	lsrs	r3, r3, #13
 8004378:	b2db      	uxtb	r3, r3
 800437a:	f003 0301 	and.w	r3, r3, #1
 800437e:	b2da      	uxtb	r2, r3
 8004380:	683b      	ldr	r3, [r7, #0]
 8004382:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004388:	0b1b      	lsrs	r3, r3, #12
 800438a:	b2db      	uxtb	r3, r3
 800438c:	f003 0301 	and.w	r3, r3, #1
 8004390:	b2da      	uxtb	r2, r3
 8004392:	683b      	ldr	r3, [r7, #0]
 8004394:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 8004396:	683b      	ldr	r3, [r7, #0]
 8004398:	2200      	movs	r2, #0
 800439a:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d163      	bne.n	800446c <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80043a8:	009a      	lsls	r2, r3, #2
 80043aa:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80043ae:	4013      	ands	r3, r2
 80043b0:	687a      	ldr	r2, [r7, #4]
 80043b2:	6ed2      	ldr	r2, [r2, #108]	@ 0x6c
 80043b4:	0f92      	lsrs	r2, r2, #30
 80043b6:	431a      	orrs	r2, r3
 80043b8:	683b      	ldr	r3, [r7, #0]
 80043ba:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80043c0:	0edb      	lsrs	r3, r3, #27
 80043c2:	b2db      	uxtb	r3, r3
 80043c4:	f003 0307 	and.w	r3, r3, #7
 80043c8:	b2da      	uxtb	r2, r3
 80043ca:	683b      	ldr	r3, [r7, #0]
 80043cc:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80043d2:	0e1b      	lsrs	r3, r3, #24
 80043d4:	b2db      	uxtb	r3, r3
 80043d6:	f003 0307 	and.w	r3, r3, #7
 80043da:	b2da      	uxtb	r2, r3
 80043dc:	683b      	ldr	r3, [r7, #0]
 80043de:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80043e4:	0d5b      	lsrs	r3, r3, #21
 80043e6:	b2db      	uxtb	r3, r3
 80043e8:	f003 0307 	and.w	r3, r3, #7
 80043ec:	b2da      	uxtb	r2, r3
 80043ee:	683b      	ldr	r3, [r7, #0]
 80043f0:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80043f6:	0c9b      	lsrs	r3, r3, #18
 80043f8:	b2db      	uxtb	r3, r3
 80043fa:	f003 0307 	and.w	r3, r3, #7
 80043fe:	b2da      	uxtb	r2, r3
 8004400:	683b      	ldr	r3, [r7, #0]
 8004402:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004408:	0bdb      	lsrs	r3, r3, #15
 800440a:	b2db      	uxtb	r3, r3
 800440c:	f003 0307 	and.w	r3, r3, #7
 8004410:	b2da      	uxtb	r2, r3
 8004412:	683b      	ldr	r3, [r7, #0]
 8004414:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8004416:	683b      	ldr	r3, [r7, #0]
 8004418:	691b      	ldr	r3, [r3, #16]
 800441a:	1c5a      	adds	r2, r3, #1
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8004420:	683b      	ldr	r3, [r7, #0]
 8004422:	7e1b      	ldrb	r3, [r3, #24]
 8004424:	b2db      	uxtb	r3, r3
 8004426:	f003 0307 	and.w	r3, r3, #7
 800442a:	3302      	adds	r3, #2
 800442c:	2201      	movs	r2, #1
 800442e:	fa02 f303 	lsl.w	r3, r2, r3
 8004432:	687a      	ldr	r2, [r7, #4]
 8004434:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8004436:	fb03 f202 	mul.w	r2, r3, r2
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 800443e:	683b      	ldr	r3, [r7, #0]
 8004440:	7a1b      	ldrb	r3, [r3, #8]
 8004442:	b2db      	uxtb	r3, r3
 8004444:	f003 030f 	and.w	r3, r3, #15
 8004448:	2201      	movs	r2, #1
 800444a:	409a      	lsls	r2, r3
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	659a      	str	r2, [r3, #88]	@ 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004454:	687a      	ldr	r2, [r7, #4]
 8004456:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8004458:	0a52      	lsrs	r2, r2, #9
 800445a:	fb03 f202 	mul.w	r2, r3, r2
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004468:	661a      	str	r2, [r3, #96]	@ 0x60
 800446a:	e031      	b.n	80044d0 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004470:	2b01      	cmp	r3, #1
 8004472:	d11d      	bne.n	80044b0 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004478:	041b      	lsls	r3, r3, #16
 800447a:	f403 127c 	and.w	r2, r3, #4128768	@ 0x3f0000
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004482:	0c1b      	lsrs	r3, r3, #16
 8004484:	431a      	orrs	r2, r3
 8004486:	683b      	ldr	r3, [r7, #0]
 8004488:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 800448a:	683b      	ldr	r3, [r7, #0]
 800448c:	691b      	ldr	r3, [r3, #16]
 800448e:	3301      	adds	r3, #1
 8004490:	029a      	lsls	r2, r3, #10
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.BlockSize = 512U;
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80044a4:	659a      	str	r2, [r3, #88]	@ 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	661a      	str	r2, [r3, #96]	@ 0x60
 80044ae:	e00f      	b.n	80044d0 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	4a58      	ldr	r2, [pc, #352]	@ (8004618 <HAL_SD_GetCardCSD+0x344>)
 80044b6:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044bc:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	2201      	movs	r2, #1
 80044c8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 80044cc:	2301      	movs	r3, #1
 80044ce:	e09d      	b.n	800460c <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80044d4:	0b9b      	lsrs	r3, r3, #14
 80044d6:	b2db      	uxtb	r3, r3
 80044d8:	f003 0301 	and.w	r3, r3, #1
 80044dc:	b2da      	uxtb	r2, r3
 80044de:	683b      	ldr	r3, [r7, #0]
 80044e0:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80044e6:	09db      	lsrs	r3, r3, #7
 80044e8:	b2db      	uxtb	r3, r3
 80044ea:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80044ee:	b2da      	uxtb	r2, r3
 80044f0:	683b      	ldr	r3, [r7, #0]
 80044f2:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80044f8:	b2db      	uxtb	r3, r3
 80044fa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80044fe:	b2da      	uxtb	r2, r3
 8004500:	683b      	ldr	r3, [r7, #0]
 8004502:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004508:	0fdb      	lsrs	r3, r3, #31
 800450a:	b2da      	uxtb	r2, r3
 800450c:	683b      	ldr	r3, [r7, #0]
 800450e:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004514:	0f5b      	lsrs	r3, r3, #29
 8004516:	b2db      	uxtb	r3, r3
 8004518:	f003 0303 	and.w	r3, r3, #3
 800451c:	b2da      	uxtb	r2, r3
 800451e:	683b      	ldr	r3, [r7, #0]
 8004520:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004526:	0e9b      	lsrs	r3, r3, #26
 8004528:	b2db      	uxtb	r3, r3
 800452a:	f003 0307 	and.w	r3, r3, #7
 800452e:	b2da      	uxtb	r2, r3
 8004530:	683b      	ldr	r3, [r7, #0]
 8004532:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004538:	0d9b      	lsrs	r3, r3, #22
 800453a:	b2db      	uxtb	r3, r3
 800453c:	f003 030f 	and.w	r3, r3, #15
 8004540:	b2da      	uxtb	r2, r3
 8004542:	683b      	ldr	r3, [r7, #0]
 8004544:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800454a:	0d5b      	lsrs	r3, r3, #21
 800454c:	b2db      	uxtb	r3, r3
 800454e:	f003 0301 	and.w	r3, r3, #1
 8004552:	b2da      	uxtb	r2, r3
 8004554:	683b      	ldr	r3, [r7, #0]
 8004556:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 800455a:	683b      	ldr	r3, [r7, #0]
 800455c:	2200      	movs	r2, #0
 800455e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004566:	0c1b      	lsrs	r3, r3, #16
 8004568:	b2db      	uxtb	r3, r3
 800456a:	f003 0301 	and.w	r3, r3, #1
 800456e:	b2da      	uxtb	r2, r3
 8004570:	683b      	ldr	r3, [r7, #0]
 8004572:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800457a:	0bdb      	lsrs	r3, r3, #15
 800457c:	b2db      	uxtb	r3, r3
 800457e:	f003 0301 	and.w	r3, r3, #1
 8004582:	b2da      	uxtb	r2, r3
 8004584:	683b      	ldr	r3, [r7, #0]
 8004586:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800458e:	0b9b      	lsrs	r3, r3, #14
 8004590:	b2db      	uxtb	r3, r3
 8004592:	f003 0301 	and.w	r3, r3, #1
 8004596:	b2da      	uxtb	r2, r3
 8004598:	683b      	ldr	r3, [r7, #0]
 800459a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80045a2:	0b5b      	lsrs	r3, r3, #13
 80045a4:	b2db      	uxtb	r3, r3
 80045a6:	f003 0301 	and.w	r3, r3, #1
 80045aa:	b2da      	uxtb	r2, r3
 80045ac:	683b      	ldr	r3, [r7, #0]
 80045ae:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80045b6:	0b1b      	lsrs	r3, r3, #12
 80045b8:	b2db      	uxtb	r3, r3
 80045ba:	f003 0301 	and.w	r3, r3, #1
 80045be:	b2da      	uxtb	r2, r3
 80045c0:	683b      	ldr	r3, [r7, #0]
 80045c2:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80045ca:	0a9b      	lsrs	r3, r3, #10
 80045cc:	b2db      	uxtb	r3, r3
 80045ce:	f003 0303 	and.w	r3, r3, #3
 80045d2:	b2da      	uxtb	r2, r3
 80045d4:	683b      	ldr	r3, [r7, #0]
 80045d6:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80045de:	0a1b      	lsrs	r3, r3, #8
 80045e0:	b2db      	uxtb	r3, r3
 80045e2:	f003 0303 	and.w	r3, r3, #3
 80045e6:	b2da      	uxtb	r2, r3
 80045e8:	683b      	ldr	r3, [r7, #0]
 80045ea:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80045f2:	085b      	lsrs	r3, r3, #1
 80045f4:	b2db      	uxtb	r3, r3
 80045f6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80045fa:	b2da      	uxtb	r2, r3
 80045fc:	683b      	ldr	r3, [r7, #0]
 80045fe:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

  pCSD->Reserved4 = 1;
 8004602:	683b      	ldr	r3, [r7, #0]
 8004604:	2201      	movs	r2, #1
 8004606:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

  return HAL_OK;
 800460a:	2300      	movs	r3, #0
}
 800460c:	4618      	mov	r0, r3
 800460e:	370c      	adds	r7, #12
 8004610:	46bd      	mov	sp, r7
 8004612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004616:	4770      	bx	lr
 8004618:	004005ff 	.word	0x004005ff

0800461c <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 800461c:	b480      	push	{r7}
 800461e:	b083      	sub	sp, #12
 8004620:	af00      	add	r7, sp, #0
 8004622:	6078      	str	r0, [r7, #4]
 8004624:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800462a:	683b      	ldr	r3, [r7, #0]
 800462c:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004632:	683b      	ldr	r3, [r7, #0]
 8004634:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800463a:	683b      	ldr	r3, [r7, #0]
 800463c:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004642:	683b      	ldr	r3, [r7, #0]
 8004644:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800464a:	683b      	ldr	r3, [r7, #0]
 800464c:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8004652:	683b      	ldr	r3, [r7, #0]
 8004654:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800465a:	683b      	ldr	r3, [r7, #0]
 800465c:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8004662:	683b      	ldr	r3, [r7, #0]
 8004664:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 8004666:	2300      	movs	r3, #0
}
 8004668:	4618      	mov	r0, r3
 800466a:	370c      	adds	r7, #12
 800466c:	46bd      	mov	sp, r7
 800466e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004672:	4770      	bx	lr

08004674 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8004674:	b580      	push	{r7, lr}
 8004676:	b086      	sub	sp, #24
 8004678:	af00      	add	r7, sp, #0
 800467a:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 800467c:	2300      	movs	r3, #0
 800467e:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 8004680:	f107 030c 	add.w	r3, r7, #12
 8004684:	4619      	mov	r1, r3
 8004686:	6878      	ldr	r0, [r7, #4]
 8004688:	f000 f970 	bl	800496c <SD_SendStatus>
 800468c:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800468e:	697b      	ldr	r3, [r7, #20]
 8004690:	2b00      	cmp	r3, #0
 8004692:	d005      	beq.n	80046a0 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004698:	697b      	ldr	r3, [r7, #20]
 800469a:	431a      	orrs	r2, r3
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	0a5b      	lsrs	r3, r3, #9
 80046a4:	f003 030f 	and.w	r3, r3, #15
 80046a8:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 80046aa:	693b      	ldr	r3, [r7, #16]
}
 80046ac:	4618      	mov	r0, r3
 80046ae:	3718      	adds	r7, #24
 80046b0:	46bd      	mov	sp, r7
 80046b2:	bd80      	pop	{r7, pc}

080046b4 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 80046b4:	b5b0      	push	{r4, r5, r7, lr}
 80046b6:	b094      	sub	sp, #80	@ 0x50
 80046b8:	af04      	add	r7, sp, #16
 80046ba:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 80046bc:	2301      	movs	r3, #1
 80046be:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	4618      	mov	r0, r3
 80046c6:	f002 fde0 	bl	800728a <SDIO_GetPowerState>
 80046ca:	4603      	mov	r3, r0
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d102      	bne.n	80046d6 <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 80046d0:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 80046d4:	e0b8      	b.n	8004848 <SD_InitCard+0x194>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80046da:	2b03      	cmp	r3, #3
 80046dc:	d02f      	beq.n	800473e <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	4618      	mov	r0, r3
 80046e4:	f002 ffc7 	bl	8007676 <SDMMC_CmdSendCID>
 80046e8:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 80046ea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d001      	beq.n	80046f4 <SD_InitCard+0x40>
    {
      return errorstate;
 80046f0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80046f2:	e0a9      	b.n	8004848 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	2100      	movs	r1, #0
 80046fa:	4618      	mov	r0, r3
 80046fc:	f002 fe0a 	bl	8007314 <SDIO_GetResponse>
 8004700:	4602      	mov	r2, r0
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	675a      	str	r2, [r3, #116]	@ 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	2104      	movs	r1, #4
 800470c:	4618      	mov	r0, r3
 800470e:	f002 fe01 	bl	8007314 <SDIO_GetResponse>
 8004712:	4602      	mov	r2, r0
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	679a      	str	r2, [r3, #120]	@ 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	2108      	movs	r1, #8
 800471e:	4618      	mov	r0, r3
 8004720:	f002 fdf8 	bl	8007314 <SDIO_GetResponse>
 8004724:	4602      	mov	r2, r0
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	67da      	str	r2, [r3, #124]	@ 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	210c      	movs	r1, #12
 8004730:	4618      	mov	r0, r3
 8004732:	f002 fdef 	bl	8007314 <SDIO_GetResponse>
 8004736:	4602      	mov	r2, r0
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004742:	2b03      	cmp	r3, #3
 8004744:	d00d      	beq.n	8004762 <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	f107 020e 	add.w	r2, r7, #14
 800474e:	4611      	mov	r1, r2
 8004750:	4618      	mov	r0, r3
 8004752:	f002 ffcd 	bl	80076f0 <SDMMC_CmdSetRelAdd>
 8004756:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8004758:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800475a:	2b00      	cmp	r3, #0
 800475c:	d001      	beq.n	8004762 <SD_InitCard+0xae>
    {
      return errorstate;
 800475e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004760:	e072      	b.n	8004848 <SD_InitCard+0x194>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004766:	2b03      	cmp	r3, #3
 8004768:	d036      	beq.n	80047d8 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 800476a:	89fb      	ldrh	r3, [r7, #14]
 800476c:	461a      	mov	r2, r3
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681a      	ldr	r2, [r3, #0]
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800477a:	041b      	lsls	r3, r3, #16
 800477c:	4619      	mov	r1, r3
 800477e:	4610      	mov	r0, r2
 8004780:	f002 ff97 	bl	80076b2 <SDMMC_CmdSendCSD>
 8004784:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8004786:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004788:	2b00      	cmp	r3, #0
 800478a:	d001      	beq.n	8004790 <SD_InitCard+0xdc>
    {
      return errorstate;
 800478c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800478e:	e05b      	b.n	8004848 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	2100      	movs	r1, #0
 8004796:	4618      	mov	r0, r3
 8004798:	f002 fdbc 	bl	8007314 <SDIO_GetResponse>
 800479c:	4602      	mov	r2, r0
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	665a      	str	r2, [r3, #100]	@ 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	2104      	movs	r1, #4
 80047a8:	4618      	mov	r0, r3
 80047aa:	f002 fdb3 	bl	8007314 <SDIO_GetResponse>
 80047ae:	4602      	mov	r2, r0
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	669a      	str	r2, [r3, #104]	@ 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	2108      	movs	r1, #8
 80047ba:	4618      	mov	r0, r3
 80047bc:	f002 fdaa 	bl	8007314 <SDIO_GetResponse>
 80047c0:	4602      	mov	r2, r0
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	66da      	str	r2, [r3, #108]	@ 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	210c      	movs	r1, #12
 80047cc:	4618      	mov	r0, r3
 80047ce:	f002 fda1 	bl	8007314 <SDIO_GetResponse>
 80047d2:	4602      	mov	r2, r0
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	671a      	str	r2, [r3, #112]	@ 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	2104      	movs	r1, #4
 80047de:	4618      	mov	r0, r3
 80047e0:	f002 fd98 	bl	8007314 <SDIO_GetResponse>
 80047e4:	4603      	mov	r3, r0
 80047e6:	0d1a      	lsrs	r2, r3, #20
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 80047ec:	f107 0310 	add.w	r3, r7, #16
 80047f0:	4619      	mov	r1, r3
 80047f2:	6878      	ldr	r0, [r7, #4]
 80047f4:	f7ff fd6e 	bl	80042d4 <HAL_SD_GetCardCSD>
 80047f8:	4603      	mov	r3, r0
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d002      	beq.n	8004804 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80047fe:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8004802:	e021      	b.n	8004848 <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	6819      	ldr	r1, [r3, #0]
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800480c:	041b      	lsls	r3, r3, #16
 800480e:	2200      	movs	r2, #0
 8004810:	461c      	mov	r4, r3
 8004812:	4615      	mov	r5, r2
 8004814:	4622      	mov	r2, r4
 8004816:	462b      	mov	r3, r5
 8004818:	4608      	mov	r0, r1
 800481a:	f002 fe87 	bl	800752c <SDMMC_CmdSelDesel>
 800481e:	63f8      	str	r0, [r7, #60]	@ 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 8004820:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004822:	2b00      	cmp	r3, #0
 8004824:	d001      	beq.n	800482a <SD_InitCard+0x176>
  {
    return errorstate;
 8004826:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004828:	e00e      	b.n	8004848 <SD_InitCard+0x194>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681d      	ldr	r5, [r3, #0]
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	466c      	mov	r4, sp
 8004832:	f103 0210 	add.w	r2, r3, #16
 8004836:	ca07      	ldmia	r2, {r0, r1, r2}
 8004838:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800483c:	3304      	adds	r3, #4
 800483e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004840:	4628      	mov	r0, r5
 8004842:	f002 fccb 	bl	80071dc <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 8004846:	2300      	movs	r3, #0
}
 8004848:	4618      	mov	r0, r3
 800484a:	3740      	adds	r7, #64	@ 0x40
 800484c:	46bd      	mov	sp, r7
 800484e:	bdb0      	pop	{r4, r5, r7, pc}

08004850 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8004850:	b580      	push	{r7, lr}
 8004852:	b086      	sub	sp, #24
 8004854:	af00      	add	r7, sp, #0
 8004856:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004858:	2300      	movs	r3, #0
 800485a:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 800485c:	2300      	movs	r3, #0
 800485e:	617b      	str	r3, [r7, #20]
 8004860:	2300      	movs	r3, #0
 8004862:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	4618      	mov	r0, r3
 800486a:	f002 fe82 	bl	8007572 <SDMMC_CmdGoIdleState>
 800486e:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	2b00      	cmp	r3, #0
 8004874:	d001      	beq.n	800487a <SD_PowerON+0x2a>
  {
    return errorstate;
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	e072      	b.n	8004960 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	4618      	mov	r0, r3
 8004880:	f002 fe95 	bl	80075ae <SDMMC_CmdOperCond>
 8004884:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	2b00      	cmp	r3, #0
 800488a:	d00d      	beq.n	80048a8 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	2200      	movs	r2, #0
 8004890:	649a      	str	r2, [r3, #72]	@ 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	4618      	mov	r0, r3
 8004898:	f002 fe6b 	bl	8007572 <SDMMC_CmdGoIdleState>
 800489c:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d004      	beq.n	80048ae <SD_PowerON+0x5e>
    {
      return errorstate;
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	e05b      	b.n	8004960 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	2201      	movs	r2, #1
 80048ac:	649a      	str	r2, [r3, #72]	@ 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80048b2:	2b01      	cmp	r3, #1
 80048b4:	d137      	bne.n	8004926 <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	2100      	movs	r1, #0
 80048bc:	4618      	mov	r0, r3
 80048be:	f002 fe95 	bl	80075ec <SDMMC_CmdAppCommand>
 80048c2:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d02d      	beq.n	8004926 <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80048ca:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80048ce:	e047      	b.n	8004960 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	2100      	movs	r1, #0
 80048d6:	4618      	mov	r0, r3
 80048d8:	f002 fe88 	bl	80075ec <SDMMC_CmdAppCommand>
 80048dc:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d001      	beq.n	80048e8 <SD_PowerON+0x98>
    {
      return errorstate;
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	e03b      	b.n	8004960 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	491e      	ldr	r1, [pc, #120]	@ (8004968 <SD_PowerON+0x118>)
 80048ee:	4618      	mov	r0, r3
 80048f0:	f002 fe9e 	bl	8007630 <SDMMC_CmdAppOperCommand>
 80048f4:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d002      	beq.n	8004902 <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80048fc:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8004900:	e02e      	b.n	8004960 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	2100      	movs	r1, #0
 8004908:	4618      	mov	r0, r3
 800490a:	f002 fd03 	bl	8007314 <SDIO_GetResponse>
 800490e:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8004910:	697b      	ldr	r3, [r7, #20]
 8004912:	0fdb      	lsrs	r3, r3, #31
 8004914:	2b01      	cmp	r3, #1
 8004916:	d101      	bne.n	800491c <SD_PowerON+0xcc>
 8004918:	2301      	movs	r3, #1
 800491a:	e000      	b.n	800491e <SD_PowerON+0xce>
 800491c:	2300      	movs	r3, #0
 800491e:	613b      	str	r3, [r7, #16]

    count++;
 8004920:	68bb      	ldr	r3, [r7, #8]
 8004922:	3301      	adds	r3, #1
 8004924:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 8004926:	68bb      	ldr	r3, [r7, #8]
 8004928:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 800492c:	4293      	cmp	r3, r2
 800492e:	d802      	bhi.n	8004936 <SD_PowerON+0xe6>
 8004930:	693b      	ldr	r3, [r7, #16]
 8004932:	2b00      	cmp	r3, #0
 8004934:	d0cc      	beq.n	80048d0 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 8004936:	68bb      	ldr	r3, [r7, #8]
 8004938:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 800493c:	4293      	cmp	r3, r2
 800493e:	d902      	bls.n	8004946 <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8004940:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004944:	e00c      	b.n	8004960 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 8004946:	697b      	ldr	r3, [r7, #20]
 8004948:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800494c:	2b00      	cmp	r3, #0
 800494e:	d003      	beq.n	8004958 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	2201      	movs	r2, #1
 8004954:	645a      	str	r2, [r3, #68]	@ 0x44
 8004956:	e002      	b.n	800495e <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	2200      	movs	r2, #0
 800495c:	645a      	str	r2, [r3, #68]	@ 0x44
  }


  return HAL_SD_ERROR_NONE;
 800495e:	2300      	movs	r3, #0
}
 8004960:	4618      	mov	r0, r3
 8004962:	3718      	adds	r7, #24
 8004964:	46bd      	mov	sp, r7
 8004966:	bd80      	pop	{r7, pc}
 8004968:	c1100000 	.word	0xc1100000

0800496c <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 800496c:	b580      	push	{r7, lr}
 800496e:	b084      	sub	sp, #16
 8004970:	af00      	add	r7, sp, #0
 8004972:	6078      	str	r0, [r7, #4]
 8004974:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 8004976:	683b      	ldr	r3, [r7, #0]
 8004978:	2b00      	cmp	r3, #0
 800497a:	d102      	bne.n	8004982 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 800497c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8004980:	e018      	b.n	80049b4 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	681a      	ldr	r2, [r3, #0]
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800498a:	041b      	lsls	r3, r3, #16
 800498c:	4619      	mov	r1, r3
 800498e:	4610      	mov	r0, r2
 8004990:	f002 fecf 	bl	8007732 <SDMMC_CmdSendStatus>
 8004994:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	2b00      	cmp	r3, #0
 800499a:	d001      	beq.n	80049a0 <SD_SendStatus+0x34>
  {
    return errorstate;
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	e009      	b.n	80049b4 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	2100      	movs	r1, #0
 80049a6:	4618      	mov	r0, r3
 80049a8:	f002 fcb4 	bl	8007314 <SDIO_GetResponse>
 80049ac:	4602      	mov	r2, r0
 80049ae:	683b      	ldr	r3, [r7, #0]
 80049b0:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 80049b2:	2300      	movs	r3, #0
}
 80049b4:	4618      	mov	r0, r3
 80049b6:	3710      	adds	r7, #16
 80049b8:	46bd      	mov	sp, r7
 80049ba:	bd80      	pop	{r7, pc}

080049bc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80049bc:	b580      	push	{r7, lr}
 80049be:	b082      	sub	sp, #8
 80049c0:	af00      	add	r7, sp, #0
 80049c2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d101      	bne.n	80049ce <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80049ca:	2301      	movs	r3, #1
 80049cc:	e07b      	b.n	8004ac6 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	d108      	bne.n	80049e8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	685b      	ldr	r3, [r3, #4]
 80049da:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80049de:	d009      	beq.n	80049f4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	2200      	movs	r2, #0
 80049e4:	61da      	str	r2, [r3, #28]
 80049e6:	e005      	b.n	80049f4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	2200      	movs	r2, #0
 80049ec:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	2200      	movs	r2, #0
 80049f2:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	2200      	movs	r2, #0
 80049f8:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004a00:	b2db      	uxtb	r3, r3
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d106      	bne.n	8004a14 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	2200      	movs	r2, #0
 8004a0a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004a0e:	6878      	ldr	r0, [r7, #4]
 8004a10:	f7fd f878 	bl	8001b04 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	2202      	movs	r2, #2
 8004a18:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	681a      	ldr	r2, [r3, #0]
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004a2a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	685b      	ldr	r3, [r3, #4]
 8004a30:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	689b      	ldr	r3, [r3, #8]
 8004a38:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004a3c:	431a      	orrs	r2, r3
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	68db      	ldr	r3, [r3, #12]
 8004a42:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004a46:	431a      	orrs	r2, r3
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	691b      	ldr	r3, [r3, #16]
 8004a4c:	f003 0302 	and.w	r3, r3, #2
 8004a50:	431a      	orrs	r2, r3
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	695b      	ldr	r3, [r3, #20]
 8004a56:	f003 0301 	and.w	r3, r3, #1
 8004a5a:	431a      	orrs	r2, r3
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	699b      	ldr	r3, [r3, #24]
 8004a60:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004a64:	431a      	orrs	r2, r3
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	69db      	ldr	r3, [r3, #28]
 8004a6a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004a6e:	431a      	orrs	r2, r3
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	6a1b      	ldr	r3, [r3, #32]
 8004a74:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004a78:	ea42 0103 	orr.w	r1, r2, r3
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a80:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	430a      	orrs	r2, r1
 8004a8a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	699b      	ldr	r3, [r3, #24]
 8004a90:	0c1b      	lsrs	r3, r3, #16
 8004a92:	f003 0104 	and.w	r1, r3, #4
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a9a:	f003 0210 	and.w	r2, r3, #16
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	430a      	orrs	r2, r1
 8004aa4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	69da      	ldr	r2, [r3, #28]
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004ab4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	2200      	movs	r2, #0
 8004aba:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	2201      	movs	r2, #1
 8004ac0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8004ac4:	2300      	movs	r3, #0
}
 8004ac6:	4618      	mov	r0, r3
 8004ac8:	3708      	adds	r7, #8
 8004aca:	46bd      	mov	sp, r7
 8004acc:	bd80      	pop	{r7, pc}

08004ace <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004ace:	b580      	push	{r7, lr}
 8004ad0:	b088      	sub	sp, #32
 8004ad2:	af00      	add	r7, sp, #0
 8004ad4:	60f8      	str	r0, [r7, #12]
 8004ad6:	60b9      	str	r1, [r7, #8]
 8004ad8:	603b      	str	r3, [r7, #0]
 8004ada:	4613      	mov	r3, r2
 8004adc:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004ade:	f7fd fa5d 	bl	8001f9c <HAL_GetTick>
 8004ae2:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8004ae4:	88fb      	ldrh	r3, [r7, #6]
 8004ae6:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004aee:	b2db      	uxtb	r3, r3
 8004af0:	2b01      	cmp	r3, #1
 8004af2:	d001      	beq.n	8004af8 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8004af4:	2302      	movs	r3, #2
 8004af6:	e12a      	b.n	8004d4e <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8004af8:	68bb      	ldr	r3, [r7, #8]
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d002      	beq.n	8004b04 <HAL_SPI_Transmit+0x36>
 8004afe:	88fb      	ldrh	r3, [r7, #6]
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d101      	bne.n	8004b08 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8004b04:	2301      	movs	r3, #1
 8004b06:	e122      	b.n	8004d4e <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004b0e:	2b01      	cmp	r3, #1
 8004b10:	d101      	bne.n	8004b16 <HAL_SPI_Transmit+0x48>
 8004b12:	2302      	movs	r3, #2
 8004b14:	e11b      	b.n	8004d4e <HAL_SPI_Transmit+0x280>
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	2201      	movs	r2, #1
 8004b1a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	2203      	movs	r2, #3
 8004b22:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	2200      	movs	r2, #0
 8004b2a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	68ba      	ldr	r2, [r7, #8]
 8004b30:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	88fa      	ldrh	r2, [r7, #6]
 8004b36:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	88fa      	ldrh	r2, [r7, #6]
 8004b3c:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	2200      	movs	r2, #0
 8004b42:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	2200      	movs	r2, #0
 8004b48:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	2200      	movs	r2, #0
 8004b4e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	2200      	movs	r2, #0
 8004b54:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	2200      	movs	r2, #0
 8004b5a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	689b      	ldr	r3, [r3, #8]
 8004b60:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004b64:	d10f      	bne.n	8004b86 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	681a      	ldr	r2, [r3, #0]
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004b74:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	681a      	ldr	r2, [r3, #0]
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004b84:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004b90:	2b40      	cmp	r3, #64	@ 0x40
 8004b92:	d007      	beq.n	8004ba4 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	681a      	ldr	r2, [r3, #0]
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004ba2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	68db      	ldr	r3, [r3, #12]
 8004ba8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004bac:	d152      	bne.n	8004c54 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	685b      	ldr	r3, [r3, #4]
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d002      	beq.n	8004bbc <HAL_SPI_Transmit+0xee>
 8004bb6:	8b7b      	ldrh	r3, [r7, #26]
 8004bb8:	2b01      	cmp	r3, #1
 8004bba:	d145      	bne.n	8004c48 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004bc0:	881a      	ldrh	r2, [r3, #0]
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004bcc:	1c9a      	adds	r2, r3, #2
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004bd6:	b29b      	uxth	r3, r3
 8004bd8:	3b01      	subs	r3, #1
 8004bda:	b29a      	uxth	r2, r3
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004be0:	e032      	b.n	8004c48 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	689b      	ldr	r3, [r3, #8]
 8004be8:	f003 0302 	and.w	r3, r3, #2
 8004bec:	2b02      	cmp	r3, #2
 8004bee:	d112      	bne.n	8004c16 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004bf4:	881a      	ldrh	r2, [r3, #0]
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c00:	1c9a      	adds	r2, r3, #2
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004c0a:	b29b      	uxth	r3, r3
 8004c0c:	3b01      	subs	r3, #1
 8004c0e:	b29a      	uxth	r2, r3
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004c14:	e018      	b.n	8004c48 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004c16:	f7fd f9c1 	bl	8001f9c <HAL_GetTick>
 8004c1a:	4602      	mov	r2, r0
 8004c1c:	69fb      	ldr	r3, [r7, #28]
 8004c1e:	1ad3      	subs	r3, r2, r3
 8004c20:	683a      	ldr	r2, [r7, #0]
 8004c22:	429a      	cmp	r2, r3
 8004c24:	d803      	bhi.n	8004c2e <HAL_SPI_Transmit+0x160>
 8004c26:	683b      	ldr	r3, [r7, #0]
 8004c28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c2c:	d102      	bne.n	8004c34 <HAL_SPI_Transmit+0x166>
 8004c2e:	683b      	ldr	r3, [r7, #0]
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d109      	bne.n	8004c48 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	2201      	movs	r2, #1
 8004c38:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	2200      	movs	r2, #0
 8004c40:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004c44:	2303      	movs	r3, #3
 8004c46:	e082      	b.n	8004d4e <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004c4c:	b29b      	uxth	r3, r3
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d1c7      	bne.n	8004be2 <HAL_SPI_Transmit+0x114>
 8004c52:	e053      	b.n	8004cfc <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	685b      	ldr	r3, [r3, #4]
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d002      	beq.n	8004c62 <HAL_SPI_Transmit+0x194>
 8004c5c:	8b7b      	ldrh	r3, [r7, #26]
 8004c5e:	2b01      	cmp	r3, #1
 8004c60:	d147      	bne.n	8004cf2 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	330c      	adds	r3, #12
 8004c6c:	7812      	ldrb	r2, [r2, #0]
 8004c6e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c74:	1c5a      	adds	r2, r3, #1
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004c7e:	b29b      	uxth	r3, r3
 8004c80:	3b01      	subs	r3, #1
 8004c82:	b29a      	uxth	r2, r3
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004c88:	e033      	b.n	8004cf2 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	689b      	ldr	r3, [r3, #8]
 8004c90:	f003 0302 	and.w	r3, r3, #2
 8004c94:	2b02      	cmp	r3, #2
 8004c96:	d113      	bne.n	8004cc0 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	330c      	adds	r3, #12
 8004ca2:	7812      	ldrb	r2, [r2, #0]
 8004ca4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004caa:	1c5a      	adds	r2, r3, #1
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004cb4:	b29b      	uxth	r3, r3
 8004cb6:	3b01      	subs	r3, #1
 8004cb8:	b29a      	uxth	r2, r3
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004cbe:	e018      	b.n	8004cf2 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004cc0:	f7fd f96c 	bl	8001f9c <HAL_GetTick>
 8004cc4:	4602      	mov	r2, r0
 8004cc6:	69fb      	ldr	r3, [r7, #28]
 8004cc8:	1ad3      	subs	r3, r2, r3
 8004cca:	683a      	ldr	r2, [r7, #0]
 8004ccc:	429a      	cmp	r2, r3
 8004cce:	d803      	bhi.n	8004cd8 <HAL_SPI_Transmit+0x20a>
 8004cd0:	683b      	ldr	r3, [r7, #0]
 8004cd2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004cd6:	d102      	bne.n	8004cde <HAL_SPI_Transmit+0x210>
 8004cd8:	683b      	ldr	r3, [r7, #0]
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d109      	bne.n	8004cf2 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	2201      	movs	r2, #1
 8004ce2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	2200      	movs	r2, #0
 8004cea:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004cee:	2303      	movs	r3, #3
 8004cf0:	e02d      	b.n	8004d4e <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004cf6:	b29b      	uxth	r3, r3
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d1c6      	bne.n	8004c8a <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004cfc:	69fa      	ldr	r2, [r7, #28]
 8004cfe:	6839      	ldr	r1, [r7, #0]
 8004d00:	68f8      	ldr	r0, [r7, #12]
 8004d02:	f000 ffb7 	bl	8005c74 <SPI_EndRxTxTransaction>
 8004d06:	4603      	mov	r3, r0
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d002      	beq.n	8004d12 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	2220      	movs	r2, #32
 8004d10:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	689b      	ldr	r3, [r3, #8]
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d10a      	bne.n	8004d30 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004d1a:	2300      	movs	r3, #0
 8004d1c:	617b      	str	r3, [r7, #20]
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	68db      	ldr	r3, [r3, #12]
 8004d24:	617b      	str	r3, [r7, #20]
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	689b      	ldr	r3, [r3, #8]
 8004d2c:	617b      	str	r3, [r7, #20]
 8004d2e:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	2201      	movs	r2, #1
 8004d34:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	2200      	movs	r2, #0
 8004d3c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	d001      	beq.n	8004d4c <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8004d48:	2301      	movs	r3, #1
 8004d4a:	e000      	b.n	8004d4e <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8004d4c:	2300      	movs	r3, #0
  }
}
 8004d4e:	4618      	mov	r0, r3
 8004d50:	3720      	adds	r7, #32
 8004d52:	46bd      	mov	sp, r7
 8004d54:	bd80      	pop	{r7, pc}

08004d56 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004d56:	b580      	push	{r7, lr}
 8004d58:	b088      	sub	sp, #32
 8004d5a:	af02      	add	r7, sp, #8
 8004d5c:	60f8      	str	r0, [r7, #12]
 8004d5e:	60b9      	str	r1, [r7, #8]
 8004d60:	603b      	str	r3, [r7, #0]
 8004d62:	4613      	mov	r3, r2
 8004d64:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004d6c:	b2db      	uxtb	r3, r3
 8004d6e:	2b01      	cmp	r3, #1
 8004d70:	d001      	beq.n	8004d76 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8004d72:	2302      	movs	r3, #2
 8004d74:	e104      	b.n	8004f80 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	685b      	ldr	r3, [r3, #4]
 8004d7a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004d7e:	d112      	bne.n	8004da6 <HAL_SPI_Receive+0x50>
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	689b      	ldr	r3, [r3, #8]
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d10e      	bne.n	8004da6 <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	2204      	movs	r2, #4
 8004d8c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8004d90:	88fa      	ldrh	r2, [r7, #6]
 8004d92:	683b      	ldr	r3, [r7, #0]
 8004d94:	9300      	str	r3, [sp, #0]
 8004d96:	4613      	mov	r3, r2
 8004d98:	68ba      	ldr	r2, [r7, #8]
 8004d9a:	68b9      	ldr	r1, [r7, #8]
 8004d9c:	68f8      	ldr	r0, [r7, #12]
 8004d9e:	f000 f8f3 	bl	8004f88 <HAL_SPI_TransmitReceive>
 8004da2:	4603      	mov	r3, r0
 8004da4:	e0ec      	b.n	8004f80 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004da6:	f7fd f8f9 	bl	8001f9c <HAL_GetTick>
 8004daa:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 8004dac:	68bb      	ldr	r3, [r7, #8]
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d002      	beq.n	8004db8 <HAL_SPI_Receive+0x62>
 8004db2:	88fb      	ldrh	r3, [r7, #6]
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d101      	bne.n	8004dbc <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 8004db8:	2301      	movs	r3, #1
 8004dba:	e0e1      	b.n	8004f80 <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004dc2:	2b01      	cmp	r3, #1
 8004dc4:	d101      	bne.n	8004dca <HAL_SPI_Receive+0x74>
 8004dc6:	2302      	movs	r3, #2
 8004dc8:	e0da      	b.n	8004f80 <HAL_SPI_Receive+0x22a>
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	2201      	movs	r2, #1
 8004dce:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	2204      	movs	r2, #4
 8004dd6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	2200      	movs	r2, #0
 8004dde:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	68ba      	ldr	r2, [r7, #8]
 8004de4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	88fa      	ldrh	r2, [r7, #6]
 8004dea:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	88fa      	ldrh	r2, [r7, #6]
 8004df0:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	2200      	movs	r2, #0
 8004df6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	2200      	movs	r2, #0
 8004dfc:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	2200      	movs	r2, #0
 8004e02:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	2200      	movs	r2, #0
 8004e08:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	2200      	movs	r2, #0
 8004e0e:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	689b      	ldr	r3, [r3, #8]
 8004e14:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004e18:	d10f      	bne.n	8004e3a <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	681a      	ldr	r2, [r3, #0]
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004e28:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	681a      	ldr	r2, [r3, #0]
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004e38:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e44:	2b40      	cmp	r3, #64	@ 0x40
 8004e46:	d007      	beq.n	8004e58 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	681a      	ldr	r2, [r3, #0]
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004e56:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	68db      	ldr	r3, [r3, #12]
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d170      	bne.n	8004f42 <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8004e60:	e035      	b.n	8004ece <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	689b      	ldr	r3, [r3, #8]
 8004e68:	f003 0301 	and.w	r3, r3, #1
 8004e6c:	2b01      	cmp	r3, #1
 8004e6e:	d115      	bne.n	8004e9c <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	f103 020c 	add.w	r2, r3, #12
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e7c:	7812      	ldrb	r2, [r2, #0]
 8004e7e:	b2d2      	uxtb	r2, r2
 8004e80:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e86:	1c5a      	adds	r2, r3, #1
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004e90:	b29b      	uxth	r3, r3
 8004e92:	3b01      	subs	r3, #1
 8004e94:	b29a      	uxth	r2, r3
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004e9a:	e018      	b.n	8004ece <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004e9c:	f7fd f87e 	bl	8001f9c <HAL_GetTick>
 8004ea0:	4602      	mov	r2, r0
 8004ea2:	697b      	ldr	r3, [r7, #20]
 8004ea4:	1ad3      	subs	r3, r2, r3
 8004ea6:	683a      	ldr	r2, [r7, #0]
 8004ea8:	429a      	cmp	r2, r3
 8004eaa:	d803      	bhi.n	8004eb4 <HAL_SPI_Receive+0x15e>
 8004eac:	683b      	ldr	r3, [r7, #0]
 8004eae:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004eb2:	d102      	bne.n	8004eba <HAL_SPI_Receive+0x164>
 8004eb4:	683b      	ldr	r3, [r7, #0]
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d109      	bne.n	8004ece <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	2201      	movs	r2, #1
 8004ebe:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	2200      	movs	r2, #0
 8004ec6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004eca:	2303      	movs	r3, #3
 8004ecc:	e058      	b.n	8004f80 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004ed2:	b29b      	uxth	r3, r3
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d1c4      	bne.n	8004e62 <HAL_SPI_Receive+0x10c>
 8004ed8:	e038      	b.n	8004f4c <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	689b      	ldr	r3, [r3, #8]
 8004ee0:	f003 0301 	and.w	r3, r3, #1
 8004ee4:	2b01      	cmp	r3, #1
 8004ee6:	d113      	bne.n	8004f10 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	68da      	ldr	r2, [r3, #12]
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ef2:	b292      	uxth	r2, r2
 8004ef4:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004efa:	1c9a      	adds	r2, r3, #2
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004f04:	b29b      	uxth	r3, r3
 8004f06:	3b01      	subs	r3, #1
 8004f08:	b29a      	uxth	r2, r3
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004f0e:	e018      	b.n	8004f42 <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004f10:	f7fd f844 	bl	8001f9c <HAL_GetTick>
 8004f14:	4602      	mov	r2, r0
 8004f16:	697b      	ldr	r3, [r7, #20]
 8004f18:	1ad3      	subs	r3, r2, r3
 8004f1a:	683a      	ldr	r2, [r7, #0]
 8004f1c:	429a      	cmp	r2, r3
 8004f1e:	d803      	bhi.n	8004f28 <HAL_SPI_Receive+0x1d2>
 8004f20:	683b      	ldr	r3, [r7, #0]
 8004f22:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f26:	d102      	bne.n	8004f2e <HAL_SPI_Receive+0x1d8>
 8004f28:	683b      	ldr	r3, [r7, #0]
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d109      	bne.n	8004f42 <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	2201      	movs	r2, #1
 8004f32:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	2200      	movs	r2, #0
 8004f3a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004f3e:	2303      	movs	r3, #3
 8004f40:	e01e      	b.n	8004f80 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004f46:	b29b      	uxth	r3, r3
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d1c6      	bne.n	8004eda <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004f4c:	697a      	ldr	r2, [r7, #20]
 8004f4e:	6839      	ldr	r1, [r7, #0]
 8004f50:	68f8      	ldr	r0, [r7, #12]
 8004f52:	f000 fe29 	bl	8005ba8 <SPI_EndRxTransaction>
 8004f56:	4603      	mov	r3, r0
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d002      	beq.n	8004f62 <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	2220      	movs	r2, #32
 8004f60:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	2201      	movs	r2, #1
 8004f66:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	2200      	movs	r2, #0
 8004f6e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d001      	beq.n	8004f7e <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 8004f7a:	2301      	movs	r3, #1
 8004f7c:	e000      	b.n	8004f80 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8004f7e:	2300      	movs	r3, #0
  }
}
 8004f80:	4618      	mov	r0, r3
 8004f82:	3718      	adds	r7, #24
 8004f84:	46bd      	mov	sp, r7
 8004f86:	bd80      	pop	{r7, pc}

08004f88 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8004f88:	b580      	push	{r7, lr}
 8004f8a:	b08a      	sub	sp, #40	@ 0x28
 8004f8c:	af00      	add	r7, sp, #0
 8004f8e:	60f8      	str	r0, [r7, #12]
 8004f90:	60b9      	str	r1, [r7, #8]
 8004f92:	607a      	str	r2, [r7, #4]
 8004f94:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004f96:	2301      	movs	r3, #1
 8004f98:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004f9a:	f7fc ffff 	bl	8001f9c <HAL_GetTick>
 8004f9e:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004fa6:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	685b      	ldr	r3, [r3, #4]
 8004fac:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8004fae:	887b      	ldrh	r3, [r7, #2]
 8004fb0:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004fb2:	7ffb      	ldrb	r3, [r7, #31]
 8004fb4:	2b01      	cmp	r3, #1
 8004fb6:	d00c      	beq.n	8004fd2 <HAL_SPI_TransmitReceive+0x4a>
 8004fb8:	69bb      	ldr	r3, [r7, #24]
 8004fba:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004fbe:	d106      	bne.n	8004fce <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	689b      	ldr	r3, [r3, #8]
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d102      	bne.n	8004fce <HAL_SPI_TransmitReceive+0x46>
 8004fc8:	7ffb      	ldrb	r3, [r7, #31]
 8004fca:	2b04      	cmp	r3, #4
 8004fcc:	d001      	beq.n	8004fd2 <HAL_SPI_TransmitReceive+0x4a>
  {
    return HAL_BUSY;
 8004fce:	2302      	movs	r3, #2
 8004fd0:	e17f      	b.n	80052d2 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004fd2:	68bb      	ldr	r3, [r7, #8]
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	d005      	beq.n	8004fe4 <HAL_SPI_TransmitReceive+0x5c>
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d002      	beq.n	8004fe4 <HAL_SPI_TransmitReceive+0x5c>
 8004fde:	887b      	ldrh	r3, [r7, #2]
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d101      	bne.n	8004fe8 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8004fe4:	2301      	movs	r3, #1
 8004fe6:	e174      	b.n	80052d2 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004fee:	2b01      	cmp	r3, #1
 8004ff0:	d101      	bne.n	8004ff6 <HAL_SPI_TransmitReceive+0x6e>
 8004ff2:	2302      	movs	r3, #2
 8004ff4:	e16d      	b.n	80052d2 <HAL_SPI_TransmitReceive+0x34a>
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	2201      	movs	r2, #1
 8004ffa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005004:	b2db      	uxtb	r3, r3
 8005006:	2b04      	cmp	r3, #4
 8005008:	d003      	beq.n	8005012 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	2205      	movs	r2, #5
 800500e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	2200      	movs	r2, #0
 8005016:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	687a      	ldr	r2, [r7, #4]
 800501c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	887a      	ldrh	r2, [r7, #2]
 8005022:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	887a      	ldrh	r2, [r7, #2]
 8005028:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	68ba      	ldr	r2, [r7, #8]
 800502e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	887a      	ldrh	r2, [r7, #2]
 8005034:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	887a      	ldrh	r2, [r7, #2]
 800503a:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	2200      	movs	r2, #0
 8005040:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	2200      	movs	r2, #0
 8005046:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005052:	2b40      	cmp	r3, #64	@ 0x40
 8005054:	d007      	beq.n	8005066 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	681a      	ldr	r2, [r3, #0]
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005064:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	68db      	ldr	r3, [r3, #12]
 800506a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800506e:	d17e      	bne.n	800516e <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	685b      	ldr	r3, [r3, #4]
 8005074:	2b00      	cmp	r3, #0
 8005076:	d002      	beq.n	800507e <HAL_SPI_TransmitReceive+0xf6>
 8005078:	8afb      	ldrh	r3, [r7, #22]
 800507a:	2b01      	cmp	r3, #1
 800507c:	d16c      	bne.n	8005158 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005082:	881a      	ldrh	r2, [r3, #0]
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800508e:	1c9a      	adds	r2, r3, #2
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005098:	b29b      	uxth	r3, r3
 800509a:	3b01      	subs	r3, #1
 800509c:	b29a      	uxth	r2, r3
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80050a2:	e059      	b.n	8005158 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	689b      	ldr	r3, [r3, #8]
 80050aa:	f003 0302 	and.w	r3, r3, #2
 80050ae:	2b02      	cmp	r3, #2
 80050b0:	d11b      	bne.n	80050ea <HAL_SPI_TransmitReceive+0x162>
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80050b6:	b29b      	uxth	r3, r3
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	d016      	beq.n	80050ea <HAL_SPI_TransmitReceive+0x162>
 80050bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050be:	2b01      	cmp	r3, #1
 80050c0:	d113      	bne.n	80050ea <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80050c6:	881a      	ldrh	r2, [r3, #0]
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80050d2:	1c9a      	adds	r2, r3, #2
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80050dc:	b29b      	uxth	r3, r3
 80050de:	3b01      	subs	r3, #1
 80050e0:	b29a      	uxth	r2, r3
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80050e6:	2300      	movs	r3, #0
 80050e8:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	689b      	ldr	r3, [r3, #8]
 80050f0:	f003 0301 	and.w	r3, r3, #1
 80050f4:	2b01      	cmp	r3, #1
 80050f6:	d119      	bne.n	800512c <HAL_SPI_TransmitReceive+0x1a4>
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80050fc:	b29b      	uxth	r3, r3
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d014      	beq.n	800512c <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	68da      	ldr	r2, [r3, #12]
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800510c:	b292      	uxth	r2, r2
 800510e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005114:	1c9a      	adds	r2, r3, #2
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800511e:	b29b      	uxth	r3, r3
 8005120:	3b01      	subs	r3, #1
 8005122:	b29a      	uxth	r2, r3
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005128:	2301      	movs	r3, #1
 800512a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800512c:	f7fc ff36 	bl	8001f9c <HAL_GetTick>
 8005130:	4602      	mov	r2, r0
 8005132:	6a3b      	ldr	r3, [r7, #32]
 8005134:	1ad3      	subs	r3, r2, r3
 8005136:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005138:	429a      	cmp	r2, r3
 800513a:	d80d      	bhi.n	8005158 <HAL_SPI_TransmitReceive+0x1d0>
 800513c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800513e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005142:	d009      	beq.n	8005158 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	2201      	movs	r2, #1
 8005148:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	2200      	movs	r2, #0
 8005150:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8005154:	2303      	movs	r3, #3
 8005156:	e0bc      	b.n	80052d2 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800515c:	b29b      	uxth	r3, r3
 800515e:	2b00      	cmp	r3, #0
 8005160:	d1a0      	bne.n	80050a4 <HAL_SPI_TransmitReceive+0x11c>
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005166:	b29b      	uxth	r3, r3
 8005168:	2b00      	cmp	r3, #0
 800516a:	d19b      	bne.n	80050a4 <HAL_SPI_TransmitReceive+0x11c>
 800516c:	e082      	b.n	8005274 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	685b      	ldr	r3, [r3, #4]
 8005172:	2b00      	cmp	r3, #0
 8005174:	d002      	beq.n	800517c <HAL_SPI_TransmitReceive+0x1f4>
 8005176:	8afb      	ldrh	r3, [r7, #22]
 8005178:	2b01      	cmp	r3, #1
 800517a:	d171      	bne.n	8005260 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	330c      	adds	r3, #12
 8005186:	7812      	ldrb	r2, [r2, #0]
 8005188:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800518e:	1c5a      	adds	r2, r3, #1
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005198:	b29b      	uxth	r3, r3
 800519a:	3b01      	subs	r3, #1
 800519c:	b29a      	uxth	r2, r3
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80051a2:	e05d      	b.n	8005260 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	689b      	ldr	r3, [r3, #8]
 80051aa:	f003 0302 	and.w	r3, r3, #2
 80051ae:	2b02      	cmp	r3, #2
 80051b0:	d11c      	bne.n	80051ec <HAL_SPI_TransmitReceive+0x264>
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80051b6:	b29b      	uxth	r3, r3
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d017      	beq.n	80051ec <HAL_SPI_TransmitReceive+0x264>
 80051bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051be:	2b01      	cmp	r3, #1
 80051c0:	d114      	bne.n	80051ec <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	330c      	adds	r3, #12
 80051cc:	7812      	ldrb	r2, [r2, #0]
 80051ce:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80051d4:	1c5a      	adds	r2, r3, #1
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80051de:	b29b      	uxth	r3, r3
 80051e0:	3b01      	subs	r3, #1
 80051e2:	b29a      	uxth	r2, r3
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80051e8:	2300      	movs	r3, #0
 80051ea:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	689b      	ldr	r3, [r3, #8]
 80051f2:	f003 0301 	and.w	r3, r3, #1
 80051f6:	2b01      	cmp	r3, #1
 80051f8:	d119      	bne.n	800522e <HAL_SPI_TransmitReceive+0x2a6>
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80051fe:	b29b      	uxth	r3, r3
 8005200:	2b00      	cmp	r3, #0
 8005202:	d014      	beq.n	800522e <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	68da      	ldr	r2, [r3, #12]
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800520e:	b2d2      	uxtb	r2, r2
 8005210:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005216:	1c5a      	adds	r2, r3, #1
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005220:	b29b      	uxth	r3, r3
 8005222:	3b01      	subs	r3, #1
 8005224:	b29a      	uxth	r2, r3
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800522a:	2301      	movs	r3, #1
 800522c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800522e:	f7fc feb5 	bl	8001f9c <HAL_GetTick>
 8005232:	4602      	mov	r2, r0
 8005234:	6a3b      	ldr	r3, [r7, #32]
 8005236:	1ad3      	subs	r3, r2, r3
 8005238:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800523a:	429a      	cmp	r2, r3
 800523c:	d803      	bhi.n	8005246 <HAL_SPI_TransmitReceive+0x2be>
 800523e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005240:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005244:	d102      	bne.n	800524c <HAL_SPI_TransmitReceive+0x2c4>
 8005246:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005248:	2b00      	cmp	r3, #0
 800524a:	d109      	bne.n	8005260 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	2201      	movs	r2, #1
 8005250:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	2200      	movs	r2, #0
 8005258:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800525c:	2303      	movs	r3, #3
 800525e:	e038      	b.n	80052d2 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005264:	b29b      	uxth	r3, r3
 8005266:	2b00      	cmp	r3, #0
 8005268:	d19c      	bne.n	80051a4 <HAL_SPI_TransmitReceive+0x21c>
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800526e:	b29b      	uxth	r3, r3
 8005270:	2b00      	cmp	r3, #0
 8005272:	d197      	bne.n	80051a4 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005274:	6a3a      	ldr	r2, [r7, #32]
 8005276:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005278:	68f8      	ldr	r0, [r7, #12]
 800527a:	f000 fcfb 	bl	8005c74 <SPI_EndRxTxTransaction>
 800527e:	4603      	mov	r3, r0
 8005280:	2b00      	cmp	r3, #0
 8005282:	d008      	beq.n	8005296 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	2220      	movs	r2, #32
 8005288:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	2200      	movs	r2, #0
 800528e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8005292:	2301      	movs	r3, #1
 8005294:	e01d      	b.n	80052d2 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	689b      	ldr	r3, [r3, #8]
 800529a:	2b00      	cmp	r3, #0
 800529c:	d10a      	bne.n	80052b4 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800529e:	2300      	movs	r3, #0
 80052a0:	613b      	str	r3, [r7, #16]
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	68db      	ldr	r3, [r3, #12]
 80052a8:	613b      	str	r3, [r7, #16]
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	689b      	ldr	r3, [r3, #8]
 80052b0:	613b      	str	r3, [r7, #16]
 80052b2:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	2201      	movs	r2, #1
 80052b8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	2200      	movs	r2, #0
 80052c0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	d001      	beq.n	80052d0 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 80052cc:	2301      	movs	r3, #1
 80052ce:	e000      	b.n	80052d2 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 80052d0:	2300      	movs	r3, #0
  }
}
 80052d2:	4618      	mov	r0, r3
 80052d4:	3728      	adds	r7, #40	@ 0x28
 80052d6:	46bd      	mov	sp, r7
 80052d8:	bd80      	pop	{r7, pc}
	...

080052dc <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size)
{
 80052dc:	b580      	push	{r7, lr}
 80052de:	b084      	sub	sp, #16
 80052e0:	af00      	add	r7, sp, #0
 80052e2:	60f8      	str	r0, [r7, #12]
 80052e4:	60b9      	str	r1, [r7, #8]
 80052e6:	4613      	mov	r3, r2
 80052e8:	80fb      	strh	r3, [r7, #6]
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  if (hspi->State != HAL_SPI_STATE_READY)
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80052f0:	b2db      	uxtb	r3, r3
 80052f2:	2b01      	cmp	r3, #1
 80052f4:	d001      	beq.n	80052fa <HAL_SPI_Transmit_DMA+0x1e>
  {
    return HAL_BUSY;
 80052f6:	2302      	movs	r3, #2
 80052f8:	e097      	b.n	800542a <HAL_SPI_Transmit_DMA+0x14e>
  }

  if ((pData == NULL) || (Size == 0U))
 80052fa:	68bb      	ldr	r3, [r7, #8]
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d002      	beq.n	8005306 <HAL_SPI_Transmit_DMA+0x2a>
 8005300:	88fb      	ldrh	r3, [r7, #6]
 8005302:	2b00      	cmp	r3, #0
 8005304:	d101      	bne.n	800530a <HAL_SPI_Transmit_DMA+0x2e>
  {
    return HAL_ERROR;
 8005306:	2301      	movs	r3, #1
 8005308:	e08f      	b.n	800542a <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005310:	2b01      	cmp	r3, #1
 8005312:	d101      	bne.n	8005318 <HAL_SPI_Transmit_DMA+0x3c>
 8005314:	2302      	movs	r3, #2
 8005316:	e088      	b.n	800542a <HAL_SPI_Transmit_DMA+0x14e>
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	2201      	movs	r2, #1
 800531c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	2203      	movs	r2, #3
 8005324:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	2200      	movs	r2, #0
 800532c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	68ba      	ldr	r2, [r7, #8]
 8005332:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	88fa      	ldrh	r2, [r7, #6]
 8005338:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	88fa      	ldrh	r2, [r7, #6]
 800533e:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	2200      	movs	r2, #0
 8005344:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxISR       = NULL;
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	2200      	movs	r2, #0
 800534a:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	2200      	movs	r2, #0
 8005350:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	2200      	movs	r2, #0
 8005356:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	2200      	movs	r2, #0
 800535c:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	689b      	ldr	r3, [r3, #8]
 8005362:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005366:	d10f      	bne.n	8005388 <HAL_SPI_Transmit_DMA+0xac>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	681a      	ldr	r2, [r3, #0]
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005376:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	681a      	ldr	r2, [r3, #0]
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005386:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800538c:	4a29      	ldr	r2, [pc, #164]	@ (8005434 <HAL_SPI_Transmit_DMA+0x158>)
 800538e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005394:	4a28      	ldr	r2, [pc, #160]	@ (8005438 <HAL_SPI_Transmit_DMA+0x15c>)
 8005396:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800539c:	4a27      	ldr	r2, [pc, #156]	@ (800543c <HAL_SPI_Transmit_DMA+0x160>)
 800539e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80053a4:	2200      	movs	r2, #0
 80053a6:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053b0:	4619      	mov	r1, r3
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	330c      	adds	r3, #12
 80053b8:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80053be:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80053c0:	f7fd f9c2 	bl	8002748 <HAL_DMA_Start_IT>
 80053c4:	4603      	mov	r3, r0
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d00b      	beq.n	80053e2 <HAL_SPI_Transmit_DMA+0x106>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80053ce:	f043 0210 	orr.w	r2, r3, #16
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	2200      	movs	r2, #0
 80053da:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 80053de:	2301      	movs	r3, #1
 80053e0:	e023      	b.n	800542a <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80053ec:	2b40      	cmp	r3, #64	@ 0x40
 80053ee:	d007      	beq.n	8005400 <HAL_SPI_Transmit_DMA+0x124>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	681a      	ldr	r2, [r3, #0]
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80053fe:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	2200      	movs	r2, #0
 8005404:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	685a      	ldr	r2, [r3, #4]
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	f042 0220 	orr.w	r2, r2, #32
 8005416:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	685a      	ldr	r2, [r3, #4]
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	f042 0202 	orr.w	r2, r2, #2
 8005426:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8005428:	2300      	movs	r3, #0
}
 800542a:	4618      	mov	r0, r3
 800542c:	3710      	adds	r7, #16
 800542e:	46bd      	mov	sp, r7
 8005430:	bd80      	pop	{r7, pc}
 8005432:	bf00      	nop
 8005434:	08005a05 	.word	0x08005a05
 8005438:	08005825 	.word	0x08005825
 800543c:	08005a59 	.word	0x08005a59

08005440 <HAL_SPI_Receive_DMA>:
  * @note   When the CRC feature is enabled the pData Length must be Size + 1.
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8005440:	b580      	push	{r7, lr}
 8005442:	b084      	sub	sp, #16
 8005444:	af00      	add	r7, sp, #0
 8005446:	60f8      	str	r0, [r7, #12]
 8005448:	60b9      	str	r1, [r7, #8]
 800544a:	4613      	mov	r3, r2
 800544c:	80fb      	strh	r3, [r7, #6]
  /* Check rx dma handle */
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmarx));

  if (hspi->State != HAL_SPI_STATE_READY)
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005454:	b2db      	uxtb	r3, r3
 8005456:	2b01      	cmp	r3, #1
 8005458:	d001      	beq.n	800545e <HAL_SPI_Receive_DMA+0x1e>
  {
    return HAL_BUSY;
 800545a:	2302      	movs	r3, #2
 800545c:	e0a9      	b.n	80055b2 <HAL_SPI_Receive_DMA+0x172>
  }

  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	689b      	ldr	r3, [r3, #8]
 8005462:	2b00      	cmp	r3, #0
 8005464:	d110      	bne.n	8005488 <HAL_SPI_Receive_DMA+0x48>
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	685b      	ldr	r3, [r3, #4]
 800546a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800546e:	d10b      	bne.n	8005488 <HAL_SPI_Receive_DMA+0x48>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	2204      	movs	r2, #4
 8005474:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

    /* Check tx dma handle */
    assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_DMA(hspi, pData, pData, Size);
 8005478:	88fb      	ldrh	r3, [r7, #6]
 800547a:	68ba      	ldr	r2, [r7, #8]
 800547c:	68b9      	ldr	r1, [r7, #8]
 800547e:	68f8      	ldr	r0, [r7, #12]
 8005480:	f000 f8a2 	bl	80055c8 <HAL_SPI_TransmitReceive_DMA>
 8005484:	4603      	mov	r3, r0
 8005486:	e094      	b.n	80055b2 <HAL_SPI_Receive_DMA+0x172>
  }

  if ((pData == NULL) || (Size == 0U))
 8005488:	68bb      	ldr	r3, [r7, #8]
 800548a:	2b00      	cmp	r3, #0
 800548c:	d002      	beq.n	8005494 <HAL_SPI_Receive_DMA+0x54>
 800548e:	88fb      	ldrh	r3, [r7, #6]
 8005490:	2b00      	cmp	r3, #0
 8005492:	d101      	bne.n	8005498 <HAL_SPI_Receive_DMA+0x58>
  {
    return HAL_ERROR;
 8005494:	2301      	movs	r3, #1
 8005496:	e08c      	b.n	80055b2 <HAL_SPI_Receive_DMA+0x172>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800549e:	2b01      	cmp	r3, #1
 80054a0:	d101      	bne.n	80054a6 <HAL_SPI_Receive_DMA+0x66>
 80054a2:	2302      	movs	r3, #2
 80054a4:	e085      	b.n	80055b2 <HAL_SPI_Receive_DMA+0x172>
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	2201      	movs	r2, #1
 80054aa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  
  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	2204      	movs	r2, #4
 80054b2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	2200      	movs	r2, #0
 80054ba:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	68ba      	ldr	r2, [r7, #8]
 80054c0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	88fa      	ldrh	r2, [r7, #6]
 80054c6:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	88fa      	ldrh	r2, [r7, #6]
 80054cc:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	2200      	movs	r2, #0
 80054d2:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	2200      	movs	r2, #0
 80054d8:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->TxXferSize  = 0U;
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	2200      	movs	r2, #0
 80054de:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	2200      	movs	r2, #0
 80054e4:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	689b      	ldr	r3, [r3, #8]
 80054ea:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80054ee:	d10f      	bne.n	8005510 <HAL_SPI_Receive_DMA+0xd0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	681a      	ldr	r2, [r3, #0]
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80054fe:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	681a      	ldr	r2, [r3, #0]
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800550e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI RxDMA Half transfer complete callback */
  hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005514:	4a29      	ldr	r2, [pc, #164]	@ (80055bc <HAL_SPI_Receive_DMA+0x17c>)
 8005516:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the SPI Rx DMA transfer complete callback */
  hspi->hdmarx->XferCpltCallback = SPI_DMAReceiveCplt;
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800551c:	4a28      	ldr	r2, [pc, #160]	@ (80055c0 <HAL_SPI_Receive_DMA+0x180>)
 800551e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005524:	4a27      	ldr	r2, [pc, #156]	@ (80055c4 <HAL_SPI_Receive_DMA+0x184>)
 8005526:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800552c:	2200      	movs	r2, #0
 800552e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	330c      	adds	r3, #12
 800553a:	4619      	mov	r1, r3
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005540:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005546:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8005548:	f7fd f8fe 	bl	8002748 <HAL_DMA_Start_IT>
 800554c:	4603      	mov	r3, r0
 800554e:	2b00      	cmp	r3, #0
 8005550:	d00b      	beq.n	800556a <HAL_SPI_Receive_DMA+0x12a>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005556:	f043 0210 	orr.w	r2, r3, #16
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	2200      	movs	r2, #0
 8005562:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8005566:	2301      	movs	r3, #1
 8005568:	e023      	b.n	80055b2 <HAL_SPI_Receive_DMA+0x172>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005574:	2b40      	cmp	r3, #64	@ 0x40
 8005576:	d007      	beq.n	8005588 <HAL_SPI_Receive_DMA+0x148>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	681a      	ldr	r2, [r3, #0]
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005586:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	2200      	movs	r2, #0
 800558c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	685a      	ldr	r2, [r3, #4]
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	f042 0220 	orr.w	r2, r2, #32
 800559e:	605a      	str	r2, [r3, #4]

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	685a      	ldr	r2, [r3, #4]
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	f042 0201 	orr.w	r2, r2, #1
 80055ae:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 80055b0:	2300      	movs	r3, #0
}
 80055b2:	4618      	mov	r0, r3
 80055b4:	3710      	adds	r7, #16
 80055b6:	46bd      	mov	sp, r7
 80055b8:	bd80      	pop	{r7, pc}
 80055ba:	bf00      	nop
 80055bc:	08005a21 	.word	0x08005a21
 80055c0:	080058cd 	.word	0x080058cd
 80055c4:	08005a59 	.word	0x08005a59

080055c8 <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 80055c8:	b580      	push	{r7, lr}
 80055ca:	b086      	sub	sp, #24
 80055cc:	af00      	add	r7, sp, #0
 80055ce:	60f8      	str	r0, [r7, #12]
 80055d0:	60b9      	str	r1, [r7, #8]
 80055d2:	607a      	str	r2, [r7, #4]
 80055d4:	807b      	strh	r3, [r7, #2]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80055dc:	75fb      	strb	r3, [r7, #23]
  tmp_mode            = hspi->Init.Mode;
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	685b      	ldr	r3, [r3, #4]
 80055e2:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 80055e4:	7dfb      	ldrb	r3, [r7, #23]
 80055e6:	2b01      	cmp	r3, #1
 80055e8:	d00c      	beq.n	8005604 <HAL_SPI_TransmitReceive_DMA+0x3c>
 80055ea:	693b      	ldr	r3, [r7, #16]
 80055ec:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80055f0:	d106      	bne.n	8005600 <HAL_SPI_TransmitReceive_DMA+0x38>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	689b      	ldr	r3, [r3, #8]
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d102      	bne.n	8005600 <HAL_SPI_TransmitReceive_DMA+0x38>
 80055fa:	7dfb      	ldrb	r3, [r7, #23]
 80055fc:	2b04      	cmp	r3, #4
 80055fe:	d001      	beq.n	8005604 <HAL_SPI_TransmitReceive_DMA+0x3c>
  {
    return HAL_BUSY;
 8005600:	2302      	movs	r3, #2
 8005602:	e0cf      	b.n	80057a4 <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005604:	68bb      	ldr	r3, [r7, #8]
 8005606:	2b00      	cmp	r3, #0
 8005608:	d005      	beq.n	8005616 <HAL_SPI_TransmitReceive_DMA+0x4e>
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	2b00      	cmp	r3, #0
 800560e:	d002      	beq.n	8005616 <HAL_SPI_TransmitReceive_DMA+0x4e>
 8005610:	887b      	ldrh	r3, [r7, #2]
 8005612:	2b00      	cmp	r3, #0
 8005614:	d101      	bne.n	800561a <HAL_SPI_TransmitReceive_DMA+0x52>
  {
    return HAL_ERROR;
 8005616:	2301      	movs	r3, #1
 8005618:	e0c4      	b.n	80057a4 <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Process locked */
  __HAL_LOCK(hspi);
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005620:	2b01      	cmp	r3, #1
 8005622:	d101      	bne.n	8005628 <HAL_SPI_TransmitReceive_DMA+0x60>
 8005624:	2302      	movs	r3, #2
 8005626:	e0bd      	b.n	80057a4 <HAL_SPI_TransmitReceive_DMA+0x1dc>
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	2201      	movs	r2, #1
 800562c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005636:	b2db      	uxtb	r3, r3
 8005638:	2b04      	cmp	r3, #4
 800563a:	d003      	beq.n	8005644 <HAL_SPI_TransmitReceive_DMA+0x7c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	2205      	movs	r2, #5
 8005640:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	2200      	movs	r2, #0
 8005648:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	68ba      	ldr	r2, [r7, #8]
 800564e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	887a      	ldrh	r2, [r7, #2]
 8005654:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	887a      	ldrh	r2, [r7, #2]
 800565a:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	687a      	ldr	r2, [r7, #4]
 8005660:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	887a      	ldrh	r2, [r7, #2]
 8005666:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	887a      	ldrh	r2, [r7, #2]
 800566c:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	2200      	movs	r2, #0
 8005672:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	2200      	movs	r2, #0
 8005678:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005680:	b2db      	uxtb	r3, r3
 8005682:	2b04      	cmp	r3, #4
 8005684:	d108      	bne.n	8005698 <HAL_SPI_TransmitReceive_DMA+0xd0>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800568a:	4a48      	ldr	r2, [pc, #288]	@ (80057ac <HAL_SPI_TransmitReceive_DMA+0x1e4>)
 800568c:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005692:	4a47      	ldr	r2, [pc, #284]	@ (80057b0 <HAL_SPI_TransmitReceive_DMA+0x1e8>)
 8005694:	63da      	str	r2, [r3, #60]	@ 0x3c
 8005696:	e007      	b.n	80056a8 <HAL_SPI_TransmitReceive_DMA+0xe0>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800569c:	4a45      	ldr	r2, [pc, #276]	@ (80057b4 <HAL_SPI_TransmitReceive_DMA+0x1ec>)
 800569e:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80056a4:	4a44      	ldr	r2, [pc, #272]	@ (80057b8 <HAL_SPI_TransmitReceive_DMA+0x1f0>)
 80056a6:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80056ac:	4a43      	ldr	r2, [pc, #268]	@ (80057bc <HAL_SPI_TransmitReceive_DMA+0x1f4>)
 80056ae:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80056b4:	2200      	movs	r2, #0
 80056b6:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	330c      	adds	r3, #12
 80056c2:	4619      	mov	r1, r3
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056c8:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80056ce:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 80056d0:	f7fd f83a 	bl	8002748 <HAL_DMA_Start_IT>
 80056d4:	4603      	mov	r3, r0
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d00b      	beq.n	80056f2 <HAL_SPI_TransmitReceive_DMA+0x12a>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80056de:	f043 0210 	orr.w	r2, r3, #16
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	2200      	movs	r2, #0
 80056ea:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 80056ee:	2301      	movs	r3, #1
 80056f0:	e058      	b.n	80057a4 <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	685a      	ldr	r2, [r3, #4]
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	f042 0201 	orr.w	r2, r2, #1
 8005700:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005706:	2200      	movs	r2, #0
 8005708:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->hdmatx->XferCpltCallback     = NULL;
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800570e:	2200      	movs	r2, #0
 8005710:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi->hdmatx->XferErrorCallback    = NULL;
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005716:	2200      	movs	r2, #0
 8005718:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->hdmatx->XferAbortCallback    = NULL;
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800571e:	2200      	movs	r2, #0
 8005720:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800572a:	4619      	mov	r1, r3
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	330c      	adds	r3, #12
 8005732:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005738:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800573a:	f7fd f805 	bl	8002748 <HAL_DMA_Start_IT>
 800573e:	4603      	mov	r3, r0
 8005740:	2b00      	cmp	r3, #0
 8005742:	d00b      	beq.n	800575c <HAL_SPI_TransmitReceive_DMA+0x194>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005748:	f043 0210 	orr.w	r2, r3, #16
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	2200      	movs	r2, #0
 8005754:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8005758:	2301      	movs	r3, #1
 800575a:	e023      	b.n	80057a4 <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005766:	2b40      	cmp	r3, #64	@ 0x40
 8005768:	d007      	beq.n	800577a <HAL_SPI_TransmitReceive_DMA+0x1b2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	681a      	ldr	r2, [r3, #0]
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005778:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	2200      	movs	r2, #0
 800577e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	685a      	ldr	r2, [r3, #4]
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	f042 0220 	orr.w	r2, r2, #32
 8005790:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	685a      	ldr	r2, [r3, #4]
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	f042 0202 	orr.w	r2, r2, #2
 80057a0:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 80057a2:	2300      	movs	r3, #0
}
 80057a4:	4618      	mov	r0, r3
 80057a6:	3718      	adds	r7, #24
 80057a8:	46bd      	mov	sp, r7
 80057aa:	bd80      	pop	{r7, pc}
 80057ac:	08005a21 	.word	0x08005a21
 80057b0:	080058cd 	.word	0x080058cd
 80057b4:	08005a3d 	.word	0x08005a3d
 80057b8:	08005975 	.word	0x08005975
 80057bc:	08005a59 	.word	0x08005a59

080057c0 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80057c0:	b480      	push	{r7}
 80057c2:	b083      	sub	sp, #12
 80057c4:	af00      	add	r7, sp, #0
 80057c6:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 80057c8:	bf00      	nop
 80057ca:	370c      	adds	r7, #12
 80057cc:	46bd      	mov	sp, r7
 80057ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057d2:	4770      	bx	lr

080057d4 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 80057d4:	b480      	push	{r7}
 80057d6:	b083      	sub	sp, #12
 80057d8:	af00      	add	r7, sp, #0
 80057da:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 80057dc:	bf00      	nop
 80057de:	370c      	adds	r7, #12
 80057e0:	46bd      	mov	sp, r7
 80057e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057e6:	4770      	bx	lr

080057e8 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 80057e8:	b480      	push	{r7}
 80057ea:	b083      	sub	sp, #12
 80057ec:	af00      	add	r7, sp, #0
 80057ee:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 80057f0:	bf00      	nop
 80057f2:	370c      	adds	r7, #12
 80057f4:	46bd      	mov	sp, r7
 80057f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057fa:	4770      	bx	lr

080057fc <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 80057fc:	b480      	push	{r7}
 80057fe:	b083      	sub	sp, #12
 8005800:	af00      	add	r7, sp, #0
 8005802:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 8005804:	bf00      	nop
 8005806:	370c      	adds	r7, #12
 8005808:	46bd      	mov	sp, r7
 800580a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800580e:	4770      	bx	lr

08005810 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8005810:	b480      	push	{r7}
 8005812:	b083      	sub	sp, #12
 8005814:	af00      	add	r7, sp, #0
 8005816:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8005818:	bf00      	nop
 800581a:	370c      	adds	r7, #12
 800581c:	46bd      	mov	sp, r7
 800581e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005822:	4770      	bx	lr

08005824 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8005824:	b580      	push	{r7, lr}
 8005826:	b086      	sub	sp, #24
 8005828:	af00      	add	r7, sp, #0
 800582a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005830:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005832:	f7fc fbb3 	bl	8001f9c <HAL_GetTick>
 8005836:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005842:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005846:	d03b      	beq.n	80058c0 <SPI_DMATransmitCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8005848:	697b      	ldr	r3, [r7, #20]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	685a      	ldr	r2, [r3, #4]
 800584e:	697b      	ldr	r3, [r7, #20]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	f022 0220 	bic.w	r2, r2, #32
 8005856:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8005858:	697b      	ldr	r3, [r7, #20]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	685a      	ldr	r2, [r3, #4]
 800585e:	697b      	ldr	r3, [r7, #20]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	f022 0202 	bic.w	r2, r2, #2
 8005866:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8005868:	693a      	ldr	r2, [r7, #16]
 800586a:	2164      	movs	r1, #100	@ 0x64
 800586c:	6978      	ldr	r0, [r7, #20]
 800586e:	f000 fa01 	bl	8005c74 <SPI_EndRxTxTransaction>
 8005872:	4603      	mov	r3, r0
 8005874:	2b00      	cmp	r3, #0
 8005876:	d005      	beq.n	8005884 <SPI_DMATransmitCplt+0x60>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005878:	697b      	ldr	r3, [r7, #20]
 800587a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800587c:	f043 0220 	orr.w	r2, r3, #32
 8005880:	697b      	ldr	r3, [r7, #20]
 8005882:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005884:	697b      	ldr	r3, [r7, #20]
 8005886:	689b      	ldr	r3, [r3, #8]
 8005888:	2b00      	cmp	r3, #0
 800588a:	d10a      	bne.n	80058a2 <SPI_DMATransmitCplt+0x7e>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800588c:	2300      	movs	r3, #0
 800588e:	60fb      	str	r3, [r7, #12]
 8005890:	697b      	ldr	r3, [r7, #20]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	68db      	ldr	r3, [r3, #12]
 8005896:	60fb      	str	r3, [r7, #12]
 8005898:	697b      	ldr	r3, [r7, #20]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	689b      	ldr	r3, [r3, #8]
 800589e:	60fb      	str	r3, [r7, #12]
 80058a0:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 80058a2:	697b      	ldr	r3, [r7, #20]
 80058a4:	2200      	movs	r2, #0
 80058a6:	86da      	strh	r2, [r3, #54]	@ 0x36
    hspi->State = HAL_SPI_STATE_READY;
 80058a8:	697b      	ldr	r3, [r7, #20]
 80058aa:	2201      	movs	r2, #1
 80058ac:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80058b0:	697b      	ldr	r3, [r7, #20]
 80058b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	d003      	beq.n	80058c0 <SPI_DMATransmitCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 80058b8:	6978      	ldr	r0, [r7, #20]
 80058ba:	f7ff ffa9 	bl	8005810 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 80058be:	e002      	b.n	80058c6 <SPI_DMATransmitCplt+0xa2>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 80058c0:	6978      	ldr	r0, [r7, #20]
 80058c2:	f7fb fc31 	bl	8001128 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80058c6:	3718      	adds	r7, #24
 80058c8:	46bd      	mov	sp, r7
 80058ca:	bd80      	pop	{r7, pc}

080058cc <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80058cc:	b580      	push	{r7, lr}
 80058ce:	b084      	sub	sp, #16
 80058d0:	af00      	add	r7, sp, #0
 80058d2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80058d8:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80058da:	f7fc fb5f 	bl	8001f9c <HAL_GetTick>
 80058de:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80058ea:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80058ee:	d03b      	beq.n	8005968 <SPI_DMAReceiveCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	685a      	ldr	r2, [r3, #4]
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	f022 0220 	bic.w	r2, r2, #32
 80058fe:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	689b      	ldr	r3, [r3, #8]
 8005904:	2b00      	cmp	r3, #0
 8005906:	d10d      	bne.n	8005924 <SPI_DMAReceiveCplt+0x58>
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	685b      	ldr	r3, [r3, #4]
 800590c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005910:	d108      	bne.n	8005924 <SPI_DMAReceiveCplt+0x58>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	685a      	ldr	r2, [r3, #4]
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	f022 0203 	bic.w	r2, r2, #3
 8005920:	605a      	str	r2, [r3, #4]
 8005922:	e007      	b.n	8005934 <SPI_DMAReceiveCplt+0x68>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	685a      	ldr	r2, [r3, #4]
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	f022 0201 	bic.w	r2, r2, #1
 8005932:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8005934:	68ba      	ldr	r2, [r7, #8]
 8005936:	2164      	movs	r1, #100	@ 0x64
 8005938:	68f8      	ldr	r0, [r7, #12]
 800593a:	f000 f935 	bl	8005ba8 <SPI_EndRxTransaction>
 800593e:	4603      	mov	r3, r0
 8005940:	2b00      	cmp	r3, #0
 8005942:	d002      	beq.n	800594a <SPI_DMAReceiveCplt+0x7e>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	2220      	movs	r2, #32
 8005948:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    hspi->RxXferCount = 0U;
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	2200      	movs	r2, #0
 800594e:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	2201      	movs	r2, #1
 8005954:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800595c:	2b00      	cmp	r3, #0
 800595e:	d003      	beq.n	8005968 <SPI_DMAReceiveCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8005960:	68f8      	ldr	r0, [r7, #12]
 8005962:	f7ff ff55 	bl	8005810 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8005966:	e002      	b.n	800596e <SPI_DMAReceiveCplt+0xa2>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 8005968:	68f8      	ldr	r0, [r7, #12]
 800596a:	f7fb fbed 	bl	8001148 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800596e:	3710      	adds	r7, #16
 8005970:	46bd      	mov	sp, r7
 8005972:	bd80      	pop	{r7, pc}

08005974 <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005974:	b580      	push	{r7, lr}
 8005976:	b084      	sub	sp, #16
 8005978:	af00      	add	r7, sp, #0
 800597a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005980:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005982:	f7fc fb0b 	bl	8001f9c <HAL_GetTick>
 8005986:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005992:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005996:	d02f      	beq.n	80059f8 <SPI_DMATransmitReceiveCplt+0x84>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	685a      	ldr	r2, [r3, #4]
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	f022 0220 	bic.w	r2, r2, #32
 80059a6:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 80059a8:	68ba      	ldr	r2, [r7, #8]
 80059aa:	2164      	movs	r1, #100	@ 0x64
 80059ac:	68f8      	ldr	r0, [r7, #12]
 80059ae:	f000 f961 	bl	8005c74 <SPI_EndRxTxTransaction>
 80059b2:	4603      	mov	r3, r0
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d005      	beq.n	80059c4 <SPI_DMATransmitReceiveCplt+0x50>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80059bc:	f043 0220 	orr.w	r2, r3, #32
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	685a      	ldr	r2, [r3, #4]
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	f022 0203 	bic.w	r2, r2, #3
 80059d2:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	2200      	movs	r2, #0
 80059d8:	86da      	strh	r2, [r3, #54]	@ 0x36
    hspi->RxXferCount = 0U;
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	2200      	movs	r2, #0
 80059de:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	2201      	movs	r2, #1
 80059e4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d003      	beq.n	80059f8 <SPI_DMATransmitReceiveCplt+0x84>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 80059f0:	68f8      	ldr	r0, [r7, #12]
 80059f2:	f7ff ff0d 	bl	8005810 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 80059f6:	e002      	b.n	80059fe <SPI_DMATransmitReceiveCplt+0x8a>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 80059f8:	68f8      	ldr	r0, [r7, #12]
 80059fa:	f7ff fee1 	bl	80057c0 <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80059fe:	3710      	adds	r7, #16
 8005a00:	46bd      	mov	sp, r7
 8005a02:	bd80      	pop	{r7, pc}

08005a04 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8005a04:	b580      	push	{r7, lr}
 8005a06:	b084      	sub	sp, #16
 8005a08:	af00      	add	r7, sp, #0
 8005a0a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a10:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 8005a12:	68f8      	ldr	r0, [r7, #12]
 8005a14:	f7ff fede 	bl	80057d4 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005a18:	bf00      	nop
 8005a1a:	3710      	adds	r7, #16
 8005a1c:	46bd      	mov	sp, r7
 8005a1e:	bd80      	pop	{r7, pc}

08005a20 <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005a20:	b580      	push	{r7, lr}
 8005a22:	b084      	sub	sp, #16
 8005a24:	af00      	add	r7, sp, #0
 8005a26:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a2c:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 8005a2e:	68f8      	ldr	r0, [r7, #12]
 8005a30:	f7ff feda 	bl	80057e8 <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005a34:	bf00      	nop
 8005a36:	3710      	adds	r7, #16
 8005a38:	46bd      	mov	sp, r7
 8005a3a:	bd80      	pop	{r7, pc}

08005a3c <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005a3c:	b580      	push	{r7, lr}
 8005a3e:	b084      	sub	sp, #16
 8005a40:	af00      	add	r7, sp, #0
 8005a42:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a48:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 8005a4a:	68f8      	ldr	r0, [r7, #12]
 8005a4c:	f7ff fed6 	bl	80057fc <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005a50:	bf00      	nop
 8005a52:	3710      	adds	r7, #16
 8005a54:	46bd      	mov	sp, r7
 8005a56:	bd80      	pop	{r7, pc}

08005a58 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8005a58:	b580      	push	{r7, lr}
 8005a5a:	b084      	sub	sp, #16
 8005a5c:	af00      	add	r7, sp, #0
 8005a5e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a64:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	685a      	ldr	r2, [r3, #4]
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	f022 0203 	bic.w	r2, r2, #3
 8005a74:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a7a:	f043 0210 	orr.w	r2, r3, #16
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	2201      	movs	r2, #1
 8005a86:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8005a8a:	68f8      	ldr	r0, [r7, #12]
 8005a8c:	f7ff fec0 	bl	8005810 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005a90:	bf00      	nop
 8005a92:	3710      	adds	r7, #16
 8005a94:	46bd      	mov	sp, r7
 8005a96:	bd80      	pop	{r7, pc}

08005a98 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005a98:	b580      	push	{r7, lr}
 8005a9a:	b088      	sub	sp, #32
 8005a9c:	af00      	add	r7, sp, #0
 8005a9e:	60f8      	str	r0, [r7, #12]
 8005aa0:	60b9      	str	r1, [r7, #8]
 8005aa2:	603b      	str	r3, [r7, #0]
 8005aa4:	4613      	mov	r3, r2
 8005aa6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005aa8:	f7fc fa78 	bl	8001f9c <HAL_GetTick>
 8005aac:	4602      	mov	r2, r0
 8005aae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ab0:	1a9b      	subs	r3, r3, r2
 8005ab2:	683a      	ldr	r2, [r7, #0]
 8005ab4:	4413      	add	r3, r2
 8005ab6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005ab8:	f7fc fa70 	bl	8001f9c <HAL_GetTick>
 8005abc:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005abe:	4b39      	ldr	r3, [pc, #228]	@ (8005ba4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	015b      	lsls	r3, r3, #5
 8005ac4:	0d1b      	lsrs	r3, r3, #20
 8005ac6:	69fa      	ldr	r2, [r7, #28]
 8005ac8:	fb02 f303 	mul.w	r3, r2, r3
 8005acc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005ace:	e054      	b.n	8005b7a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005ad0:	683b      	ldr	r3, [r7, #0]
 8005ad2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ad6:	d050      	beq.n	8005b7a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005ad8:	f7fc fa60 	bl	8001f9c <HAL_GetTick>
 8005adc:	4602      	mov	r2, r0
 8005ade:	69bb      	ldr	r3, [r7, #24]
 8005ae0:	1ad3      	subs	r3, r2, r3
 8005ae2:	69fa      	ldr	r2, [r7, #28]
 8005ae4:	429a      	cmp	r2, r3
 8005ae6:	d902      	bls.n	8005aee <SPI_WaitFlagStateUntilTimeout+0x56>
 8005ae8:	69fb      	ldr	r3, [r7, #28]
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d13d      	bne.n	8005b6a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	685a      	ldr	r2, [r3, #4]
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005afc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	685b      	ldr	r3, [r3, #4]
 8005b02:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005b06:	d111      	bne.n	8005b2c <SPI_WaitFlagStateUntilTimeout+0x94>
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	689b      	ldr	r3, [r3, #8]
 8005b0c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005b10:	d004      	beq.n	8005b1c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	689b      	ldr	r3, [r3, #8]
 8005b16:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005b1a:	d107      	bne.n	8005b2c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	681a      	ldr	r2, [r3, #0]
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005b2a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b30:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005b34:	d10f      	bne.n	8005b56 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	681a      	ldr	r2, [r3, #0]
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005b44:	601a      	str	r2, [r3, #0]
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	681a      	ldr	r2, [r3, #0]
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005b54:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	2201      	movs	r2, #1
 8005b5a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	2200      	movs	r2, #0
 8005b62:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8005b66:	2303      	movs	r3, #3
 8005b68:	e017      	b.n	8005b9a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005b6a:	697b      	ldr	r3, [r7, #20]
 8005b6c:	2b00      	cmp	r3, #0
 8005b6e:	d101      	bne.n	8005b74 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005b70:	2300      	movs	r3, #0
 8005b72:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005b74:	697b      	ldr	r3, [r7, #20]
 8005b76:	3b01      	subs	r3, #1
 8005b78:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	689a      	ldr	r2, [r3, #8]
 8005b80:	68bb      	ldr	r3, [r7, #8]
 8005b82:	4013      	ands	r3, r2
 8005b84:	68ba      	ldr	r2, [r7, #8]
 8005b86:	429a      	cmp	r2, r3
 8005b88:	bf0c      	ite	eq
 8005b8a:	2301      	moveq	r3, #1
 8005b8c:	2300      	movne	r3, #0
 8005b8e:	b2db      	uxtb	r3, r3
 8005b90:	461a      	mov	r2, r3
 8005b92:	79fb      	ldrb	r3, [r7, #7]
 8005b94:	429a      	cmp	r2, r3
 8005b96:	d19b      	bne.n	8005ad0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005b98:	2300      	movs	r3, #0
}
 8005b9a:	4618      	mov	r0, r3
 8005b9c:	3720      	adds	r7, #32
 8005b9e:	46bd      	mov	sp, r7
 8005ba0:	bd80      	pop	{r7, pc}
 8005ba2:	bf00      	nop
 8005ba4:	20000008 	.word	0x20000008

08005ba8 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8005ba8:	b580      	push	{r7, lr}
 8005baa:	b086      	sub	sp, #24
 8005bac:	af02      	add	r7, sp, #8
 8005bae:	60f8      	str	r0, [r7, #12]
 8005bb0:	60b9      	str	r1, [r7, #8]
 8005bb2:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	685b      	ldr	r3, [r3, #4]
 8005bb8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005bbc:	d111      	bne.n	8005be2 <SPI_EndRxTransaction+0x3a>
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	689b      	ldr	r3, [r3, #8]
 8005bc2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005bc6:	d004      	beq.n	8005bd2 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	689b      	ldr	r3, [r3, #8]
 8005bcc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005bd0:	d107      	bne.n	8005be2 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	681a      	ldr	r2, [r3, #0]
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005be0:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	685b      	ldr	r3, [r3, #4]
 8005be6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005bea:	d12a      	bne.n	8005c42 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	689b      	ldr	r3, [r3, #8]
 8005bf0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005bf4:	d012      	beq.n	8005c1c <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	9300      	str	r3, [sp, #0]
 8005bfa:	68bb      	ldr	r3, [r7, #8]
 8005bfc:	2200      	movs	r2, #0
 8005bfe:	2180      	movs	r1, #128	@ 0x80
 8005c00:	68f8      	ldr	r0, [r7, #12]
 8005c02:	f7ff ff49 	bl	8005a98 <SPI_WaitFlagStateUntilTimeout>
 8005c06:	4603      	mov	r3, r0
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	d02d      	beq.n	8005c68 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c10:	f043 0220 	orr.w	r2, r3, #32
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8005c18:	2303      	movs	r3, #3
 8005c1a:	e026      	b.n	8005c6a <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	9300      	str	r3, [sp, #0]
 8005c20:	68bb      	ldr	r3, [r7, #8]
 8005c22:	2200      	movs	r2, #0
 8005c24:	2101      	movs	r1, #1
 8005c26:	68f8      	ldr	r0, [r7, #12]
 8005c28:	f7ff ff36 	bl	8005a98 <SPI_WaitFlagStateUntilTimeout>
 8005c2c:	4603      	mov	r3, r0
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d01a      	beq.n	8005c68 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c36:	f043 0220 	orr.w	r2, r3, #32
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8005c3e:	2303      	movs	r3, #3
 8005c40:	e013      	b.n	8005c6a <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	9300      	str	r3, [sp, #0]
 8005c46:	68bb      	ldr	r3, [r7, #8]
 8005c48:	2200      	movs	r2, #0
 8005c4a:	2101      	movs	r1, #1
 8005c4c:	68f8      	ldr	r0, [r7, #12]
 8005c4e:	f7ff ff23 	bl	8005a98 <SPI_WaitFlagStateUntilTimeout>
 8005c52:	4603      	mov	r3, r0
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d007      	beq.n	8005c68 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c5c:	f043 0220 	orr.w	r2, r3, #32
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8005c64:	2303      	movs	r3, #3
 8005c66:	e000      	b.n	8005c6a <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8005c68:	2300      	movs	r3, #0
}
 8005c6a:	4618      	mov	r0, r3
 8005c6c:	3710      	adds	r7, #16
 8005c6e:	46bd      	mov	sp, r7
 8005c70:	bd80      	pop	{r7, pc}
	...

08005c74 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005c74:	b580      	push	{r7, lr}
 8005c76:	b088      	sub	sp, #32
 8005c78:	af02      	add	r7, sp, #8
 8005c7a:	60f8      	str	r0, [r7, #12]
 8005c7c:	60b9      	str	r1, [r7, #8]
 8005c7e:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	9300      	str	r3, [sp, #0]
 8005c84:	68bb      	ldr	r3, [r7, #8]
 8005c86:	2201      	movs	r2, #1
 8005c88:	2102      	movs	r1, #2
 8005c8a:	68f8      	ldr	r0, [r7, #12]
 8005c8c:	f7ff ff04 	bl	8005a98 <SPI_WaitFlagStateUntilTimeout>
 8005c90:	4603      	mov	r3, r0
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	d007      	beq.n	8005ca6 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c9a:	f043 0220 	orr.w	r2, r3, #32
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8005ca2:	2303      	movs	r3, #3
 8005ca4:	e032      	b.n	8005d0c <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005ca6:	4b1b      	ldr	r3, [pc, #108]	@ (8005d14 <SPI_EndRxTxTransaction+0xa0>)
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	4a1b      	ldr	r2, [pc, #108]	@ (8005d18 <SPI_EndRxTxTransaction+0xa4>)
 8005cac:	fba2 2303 	umull	r2, r3, r2, r3
 8005cb0:	0d5b      	lsrs	r3, r3, #21
 8005cb2:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8005cb6:	fb02 f303 	mul.w	r3, r2, r3
 8005cba:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	685b      	ldr	r3, [r3, #4]
 8005cc0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005cc4:	d112      	bne.n	8005cec <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	9300      	str	r3, [sp, #0]
 8005cca:	68bb      	ldr	r3, [r7, #8]
 8005ccc:	2200      	movs	r2, #0
 8005cce:	2180      	movs	r1, #128	@ 0x80
 8005cd0:	68f8      	ldr	r0, [r7, #12]
 8005cd2:	f7ff fee1 	bl	8005a98 <SPI_WaitFlagStateUntilTimeout>
 8005cd6:	4603      	mov	r3, r0
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	d016      	beq.n	8005d0a <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ce0:	f043 0220 	orr.w	r2, r3, #32
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8005ce8:	2303      	movs	r3, #3
 8005cea:	e00f      	b.n	8005d0c <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005cec:	697b      	ldr	r3, [r7, #20]
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d00a      	beq.n	8005d08 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8005cf2:	697b      	ldr	r3, [r7, #20]
 8005cf4:	3b01      	subs	r3, #1
 8005cf6:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	689b      	ldr	r3, [r3, #8]
 8005cfe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005d02:	2b80      	cmp	r3, #128	@ 0x80
 8005d04:	d0f2      	beq.n	8005cec <SPI_EndRxTxTransaction+0x78>
 8005d06:	e000      	b.n	8005d0a <SPI_EndRxTxTransaction+0x96>
        break;
 8005d08:	bf00      	nop
  }

  return HAL_OK;
 8005d0a:	2300      	movs	r3, #0
}
 8005d0c:	4618      	mov	r0, r3
 8005d0e:	3718      	adds	r7, #24
 8005d10:	46bd      	mov	sp, r7
 8005d12:	bd80      	pop	{r7, pc}
 8005d14:	20000008 	.word	0x20000008
 8005d18:	165e9f81 	.word	0x165e9f81

08005d1c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005d1c:	b580      	push	{r7, lr}
 8005d1e:	b082      	sub	sp, #8
 8005d20:	af00      	add	r7, sp, #0
 8005d22:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d101      	bne.n	8005d2e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005d2a:	2301      	movs	r3, #1
 8005d2c:	e041      	b.n	8005db2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005d34:	b2db      	uxtb	r3, r3
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d106      	bne.n	8005d48 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	2200      	movs	r2, #0
 8005d3e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005d42:	6878      	ldr	r0, [r7, #4]
 8005d44:	f7fb ff8a 	bl	8001c5c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	2202      	movs	r2, #2
 8005d4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	681a      	ldr	r2, [r3, #0]
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	3304      	adds	r3, #4
 8005d58:	4619      	mov	r1, r3
 8005d5a:	4610      	mov	r0, r2
 8005d5c:	f000 f95e 	bl	800601c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	2201      	movs	r2, #1
 8005d64:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	2201      	movs	r2, #1
 8005d6c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	2201      	movs	r2, #1
 8005d74:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	2201      	movs	r2, #1
 8005d7c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	2201      	movs	r2, #1
 8005d84:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	2201      	movs	r2, #1
 8005d8c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	2201      	movs	r2, #1
 8005d94:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	2201      	movs	r2, #1
 8005d9c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	2201      	movs	r2, #1
 8005da4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	2201      	movs	r2, #1
 8005dac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005db0:	2300      	movs	r3, #0
}
 8005db2:	4618      	mov	r0, r3
 8005db4:	3708      	adds	r7, #8
 8005db6:	46bd      	mov	sp, r7
 8005db8:	bd80      	pop	{r7, pc}
	...

08005dbc <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005dbc:	b480      	push	{r7}
 8005dbe:	b085      	sub	sp, #20
 8005dc0:	af00      	add	r7, sp, #0
 8005dc2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005dca:	b2db      	uxtb	r3, r3
 8005dcc:	2b01      	cmp	r3, #1
 8005dce:	d001      	beq.n	8005dd4 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005dd0:	2301      	movs	r3, #1
 8005dd2:	e046      	b.n	8005e62 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	2202      	movs	r2, #2
 8005dd8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	4a23      	ldr	r2, [pc, #140]	@ (8005e70 <HAL_TIM_Base_Start+0xb4>)
 8005de2:	4293      	cmp	r3, r2
 8005de4:	d022      	beq.n	8005e2c <HAL_TIM_Base_Start+0x70>
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005dee:	d01d      	beq.n	8005e2c <HAL_TIM_Base_Start+0x70>
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	4a1f      	ldr	r2, [pc, #124]	@ (8005e74 <HAL_TIM_Base_Start+0xb8>)
 8005df6:	4293      	cmp	r3, r2
 8005df8:	d018      	beq.n	8005e2c <HAL_TIM_Base_Start+0x70>
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	4a1e      	ldr	r2, [pc, #120]	@ (8005e78 <HAL_TIM_Base_Start+0xbc>)
 8005e00:	4293      	cmp	r3, r2
 8005e02:	d013      	beq.n	8005e2c <HAL_TIM_Base_Start+0x70>
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	4a1c      	ldr	r2, [pc, #112]	@ (8005e7c <HAL_TIM_Base_Start+0xc0>)
 8005e0a:	4293      	cmp	r3, r2
 8005e0c:	d00e      	beq.n	8005e2c <HAL_TIM_Base_Start+0x70>
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	4a1b      	ldr	r2, [pc, #108]	@ (8005e80 <HAL_TIM_Base_Start+0xc4>)
 8005e14:	4293      	cmp	r3, r2
 8005e16:	d009      	beq.n	8005e2c <HAL_TIM_Base_Start+0x70>
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	4a19      	ldr	r2, [pc, #100]	@ (8005e84 <HAL_TIM_Base_Start+0xc8>)
 8005e1e:	4293      	cmp	r3, r2
 8005e20:	d004      	beq.n	8005e2c <HAL_TIM_Base_Start+0x70>
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	4a18      	ldr	r2, [pc, #96]	@ (8005e88 <HAL_TIM_Base_Start+0xcc>)
 8005e28:	4293      	cmp	r3, r2
 8005e2a:	d111      	bne.n	8005e50 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	689b      	ldr	r3, [r3, #8]
 8005e32:	f003 0307 	and.w	r3, r3, #7
 8005e36:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	2b06      	cmp	r3, #6
 8005e3c:	d010      	beq.n	8005e60 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	681a      	ldr	r2, [r3, #0]
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	f042 0201 	orr.w	r2, r2, #1
 8005e4c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005e4e:	e007      	b.n	8005e60 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	681a      	ldr	r2, [r3, #0]
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	f042 0201 	orr.w	r2, r2, #1
 8005e5e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005e60:	2300      	movs	r3, #0
}
 8005e62:	4618      	mov	r0, r3
 8005e64:	3714      	adds	r7, #20
 8005e66:	46bd      	mov	sp, r7
 8005e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e6c:	4770      	bx	lr
 8005e6e:	bf00      	nop
 8005e70:	40010000 	.word	0x40010000
 8005e74:	40000400 	.word	0x40000400
 8005e78:	40000800 	.word	0x40000800
 8005e7c:	40000c00 	.word	0x40000c00
 8005e80:	40010400 	.word	0x40010400
 8005e84:	40014000 	.word	0x40014000
 8005e88:	40001800 	.word	0x40001800

08005e8c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005e8c:	b580      	push	{r7, lr}
 8005e8e:	b084      	sub	sp, #16
 8005e90:	af00      	add	r7, sp, #0
 8005e92:	6078      	str	r0, [r7, #4]
 8005e94:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005e96:	2300      	movs	r3, #0
 8005e98:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005ea0:	2b01      	cmp	r3, #1
 8005ea2:	d101      	bne.n	8005ea8 <HAL_TIM_ConfigClockSource+0x1c>
 8005ea4:	2302      	movs	r3, #2
 8005ea6:	e0b4      	b.n	8006012 <HAL_TIM_ConfigClockSource+0x186>
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	2201      	movs	r2, #1
 8005eac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	2202      	movs	r2, #2
 8005eb4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	689b      	ldr	r3, [r3, #8]
 8005ebe:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005ec0:	68bb      	ldr	r3, [r7, #8]
 8005ec2:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005ec6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005ec8:	68bb      	ldr	r3, [r7, #8]
 8005eca:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005ece:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	68ba      	ldr	r2, [r7, #8]
 8005ed6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005ed8:	683b      	ldr	r3, [r7, #0]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005ee0:	d03e      	beq.n	8005f60 <HAL_TIM_ConfigClockSource+0xd4>
 8005ee2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005ee6:	f200 8087 	bhi.w	8005ff8 <HAL_TIM_ConfigClockSource+0x16c>
 8005eea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005eee:	f000 8086 	beq.w	8005ffe <HAL_TIM_ConfigClockSource+0x172>
 8005ef2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005ef6:	d87f      	bhi.n	8005ff8 <HAL_TIM_ConfigClockSource+0x16c>
 8005ef8:	2b70      	cmp	r3, #112	@ 0x70
 8005efa:	d01a      	beq.n	8005f32 <HAL_TIM_ConfigClockSource+0xa6>
 8005efc:	2b70      	cmp	r3, #112	@ 0x70
 8005efe:	d87b      	bhi.n	8005ff8 <HAL_TIM_ConfigClockSource+0x16c>
 8005f00:	2b60      	cmp	r3, #96	@ 0x60
 8005f02:	d050      	beq.n	8005fa6 <HAL_TIM_ConfigClockSource+0x11a>
 8005f04:	2b60      	cmp	r3, #96	@ 0x60
 8005f06:	d877      	bhi.n	8005ff8 <HAL_TIM_ConfigClockSource+0x16c>
 8005f08:	2b50      	cmp	r3, #80	@ 0x50
 8005f0a:	d03c      	beq.n	8005f86 <HAL_TIM_ConfigClockSource+0xfa>
 8005f0c:	2b50      	cmp	r3, #80	@ 0x50
 8005f0e:	d873      	bhi.n	8005ff8 <HAL_TIM_ConfigClockSource+0x16c>
 8005f10:	2b40      	cmp	r3, #64	@ 0x40
 8005f12:	d058      	beq.n	8005fc6 <HAL_TIM_ConfigClockSource+0x13a>
 8005f14:	2b40      	cmp	r3, #64	@ 0x40
 8005f16:	d86f      	bhi.n	8005ff8 <HAL_TIM_ConfigClockSource+0x16c>
 8005f18:	2b30      	cmp	r3, #48	@ 0x30
 8005f1a:	d064      	beq.n	8005fe6 <HAL_TIM_ConfigClockSource+0x15a>
 8005f1c:	2b30      	cmp	r3, #48	@ 0x30
 8005f1e:	d86b      	bhi.n	8005ff8 <HAL_TIM_ConfigClockSource+0x16c>
 8005f20:	2b20      	cmp	r3, #32
 8005f22:	d060      	beq.n	8005fe6 <HAL_TIM_ConfigClockSource+0x15a>
 8005f24:	2b20      	cmp	r3, #32
 8005f26:	d867      	bhi.n	8005ff8 <HAL_TIM_ConfigClockSource+0x16c>
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d05c      	beq.n	8005fe6 <HAL_TIM_ConfigClockSource+0x15a>
 8005f2c:	2b10      	cmp	r3, #16
 8005f2e:	d05a      	beq.n	8005fe6 <HAL_TIM_ConfigClockSource+0x15a>
 8005f30:	e062      	b.n	8005ff8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005f36:	683b      	ldr	r3, [r7, #0]
 8005f38:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005f3a:	683b      	ldr	r3, [r7, #0]
 8005f3c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005f3e:	683b      	ldr	r3, [r7, #0]
 8005f40:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005f42:	f000 f991 	bl	8006268 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	689b      	ldr	r3, [r3, #8]
 8005f4c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005f4e:	68bb      	ldr	r3, [r7, #8]
 8005f50:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005f54:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	68ba      	ldr	r2, [r7, #8]
 8005f5c:	609a      	str	r2, [r3, #8]
      break;
 8005f5e:	e04f      	b.n	8006000 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005f64:	683b      	ldr	r3, [r7, #0]
 8005f66:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005f68:	683b      	ldr	r3, [r7, #0]
 8005f6a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005f6c:	683b      	ldr	r3, [r7, #0]
 8005f6e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005f70:	f000 f97a 	bl	8006268 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	689a      	ldr	r2, [r3, #8]
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005f82:	609a      	str	r2, [r3, #8]
      break;
 8005f84:	e03c      	b.n	8006000 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005f8a:	683b      	ldr	r3, [r7, #0]
 8005f8c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005f8e:	683b      	ldr	r3, [r7, #0]
 8005f90:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005f92:	461a      	mov	r2, r3
 8005f94:	f000 f8ee 	bl	8006174 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	2150      	movs	r1, #80	@ 0x50
 8005f9e:	4618      	mov	r0, r3
 8005fa0:	f000 f947 	bl	8006232 <TIM_ITRx_SetConfig>
      break;
 8005fa4:	e02c      	b.n	8006000 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005faa:	683b      	ldr	r3, [r7, #0]
 8005fac:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005fae:	683b      	ldr	r3, [r7, #0]
 8005fb0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005fb2:	461a      	mov	r2, r3
 8005fb4:	f000 f90d 	bl	80061d2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	2160      	movs	r1, #96	@ 0x60
 8005fbe:	4618      	mov	r0, r3
 8005fc0:	f000 f937 	bl	8006232 <TIM_ITRx_SetConfig>
      break;
 8005fc4:	e01c      	b.n	8006000 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005fca:	683b      	ldr	r3, [r7, #0]
 8005fcc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005fce:	683b      	ldr	r3, [r7, #0]
 8005fd0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005fd2:	461a      	mov	r2, r3
 8005fd4:	f000 f8ce 	bl	8006174 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	2140      	movs	r1, #64	@ 0x40
 8005fde:	4618      	mov	r0, r3
 8005fe0:	f000 f927 	bl	8006232 <TIM_ITRx_SetConfig>
      break;
 8005fe4:	e00c      	b.n	8006000 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	681a      	ldr	r2, [r3, #0]
 8005fea:	683b      	ldr	r3, [r7, #0]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	4619      	mov	r1, r3
 8005ff0:	4610      	mov	r0, r2
 8005ff2:	f000 f91e 	bl	8006232 <TIM_ITRx_SetConfig>
      break;
 8005ff6:	e003      	b.n	8006000 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005ff8:	2301      	movs	r3, #1
 8005ffa:	73fb      	strb	r3, [r7, #15]
      break;
 8005ffc:	e000      	b.n	8006000 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005ffe:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	2201      	movs	r2, #1
 8006004:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	2200      	movs	r2, #0
 800600c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006010:	7bfb      	ldrb	r3, [r7, #15]
}
 8006012:	4618      	mov	r0, r3
 8006014:	3710      	adds	r7, #16
 8006016:	46bd      	mov	sp, r7
 8006018:	bd80      	pop	{r7, pc}
	...

0800601c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800601c:	b480      	push	{r7}
 800601e:	b085      	sub	sp, #20
 8006020:	af00      	add	r7, sp, #0
 8006022:	6078      	str	r0, [r7, #4]
 8006024:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	4a46      	ldr	r2, [pc, #280]	@ (8006148 <TIM_Base_SetConfig+0x12c>)
 8006030:	4293      	cmp	r3, r2
 8006032:	d013      	beq.n	800605c <TIM_Base_SetConfig+0x40>
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800603a:	d00f      	beq.n	800605c <TIM_Base_SetConfig+0x40>
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	4a43      	ldr	r2, [pc, #268]	@ (800614c <TIM_Base_SetConfig+0x130>)
 8006040:	4293      	cmp	r3, r2
 8006042:	d00b      	beq.n	800605c <TIM_Base_SetConfig+0x40>
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	4a42      	ldr	r2, [pc, #264]	@ (8006150 <TIM_Base_SetConfig+0x134>)
 8006048:	4293      	cmp	r3, r2
 800604a:	d007      	beq.n	800605c <TIM_Base_SetConfig+0x40>
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	4a41      	ldr	r2, [pc, #260]	@ (8006154 <TIM_Base_SetConfig+0x138>)
 8006050:	4293      	cmp	r3, r2
 8006052:	d003      	beq.n	800605c <TIM_Base_SetConfig+0x40>
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	4a40      	ldr	r2, [pc, #256]	@ (8006158 <TIM_Base_SetConfig+0x13c>)
 8006058:	4293      	cmp	r3, r2
 800605a:	d108      	bne.n	800606e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006062:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006064:	683b      	ldr	r3, [r7, #0]
 8006066:	685b      	ldr	r3, [r3, #4]
 8006068:	68fa      	ldr	r2, [r7, #12]
 800606a:	4313      	orrs	r3, r2
 800606c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	4a35      	ldr	r2, [pc, #212]	@ (8006148 <TIM_Base_SetConfig+0x12c>)
 8006072:	4293      	cmp	r3, r2
 8006074:	d02b      	beq.n	80060ce <TIM_Base_SetConfig+0xb2>
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800607c:	d027      	beq.n	80060ce <TIM_Base_SetConfig+0xb2>
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	4a32      	ldr	r2, [pc, #200]	@ (800614c <TIM_Base_SetConfig+0x130>)
 8006082:	4293      	cmp	r3, r2
 8006084:	d023      	beq.n	80060ce <TIM_Base_SetConfig+0xb2>
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	4a31      	ldr	r2, [pc, #196]	@ (8006150 <TIM_Base_SetConfig+0x134>)
 800608a:	4293      	cmp	r3, r2
 800608c:	d01f      	beq.n	80060ce <TIM_Base_SetConfig+0xb2>
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	4a30      	ldr	r2, [pc, #192]	@ (8006154 <TIM_Base_SetConfig+0x138>)
 8006092:	4293      	cmp	r3, r2
 8006094:	d01b      	beq.n	80060ce <TIM_Base_SetConfig+0xb2>
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	4a2f      	ldr	r2, [pc, #188]	@ (8006158 <TIM_Base_SetConfig+0x13c>)
 800609a:	4293      	cmp	r3, r2
 800609c:	d017      	beq.n	80060ce <TIM_Base_SetConfig+0xb2>
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	4a2e      	ldr	r2, [pc, #184]	@ (800615c <TIM_Base_SetConfig+0x140>)
 80060a2:	4293      	cmp	r3, r2
 80060a4:	d013      	beq.n	80060ce <TIM_Base_SetConfig+0xb2>
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	4a2d      	ldr	r2, [pc, #180]	@ (8006160 <TIM_Base_SetConfig+0x144>)
 80060aa:	4293      	cmp	r3, r2
 80060ac:	d00f      	beq.n	80060ce <TIM_Base_SetConfig+0xb2>
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	4a2c      	ldr	r2, [pc, #176]	@ (8006164 <TIM_Base_SetConfig+0x148>)
 80060b2:	4293      	cmp	r3, r2
 80060b4:	d00b      	beq.n	80060ce <TIM_Base_SetConfig+0xb2>
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	4a2b      	ldr	r2, [pc, #172]	@ (8006168 <TIM_Base_SetConfig+0x14c>)
 80060ba:	4293      	cmp	r3, r2
 80060bc:	d007      	beq.n	80060ce <TIM_Base_SetConfig+0xb2>
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	4a2a      	ldr	r2, [pc, #168]	@ (800616c <TIM_Base_SetConfig+0x150>)
 80060c2:	4293      	cmp	r3, r2
 80060c4:	d003      	beq.n	80060ce <TIM_Base_SetConfig+0xb2>
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	4a29      	ldr	r2, [pc, #164]	@ (8006170 <TIM_Base_SetConfig+0x154>)
 80060ca:	4293      	cmp	r3, r2
 80060cc:	d108      	bne.n	80060e0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80060d4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80060d6:	683b      	ldr	r3, [r7, #0]
 80060d8:	68db      	ldr	r3, [r3, #12]
 80060da:	68fa      	ldr	r2, [r7, #12]
 80060dc:	4313      	orrs	r3, r2
 80060de:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80060e6:	683b      	ldr	r3, [r7, #0]
 80060e8:	695b      	ldr	r3, [r3, #20]
 80060ea:	4313      	orrs	r3, r2
 80060ec:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	68fa      	ldr	r2, [r7, #12]
 80060f2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80060f4:	683b      	ldr	r3, [r7, #0]
 80060f6:	689a      	ldr	r2, [r3, #8]
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80060fc:	683b      	ldr	r3, [r7, #0]
 80060fe:	681a      	ldr	r2, [r3, #0]
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	4a10      	ldr	r2, [pc, #64]	@ (8006148 <TIM_Base_SetConfig+0x12c>)
 8006108:	4293      	cmp	r3, r2
 800610a:	d003      	beq.n	8006114 <TIM_Base_SetConfig+0xf8>
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	4a12      	ldr	r2, [pc, #72]	@ (8006158 <TIM_Base_SetConfig+0x13c>)
 8006110:	4293      	cmp	r3, r2
 8006112:	d103      	bne.n	800611c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006114:	683b      	ldr	r3, [r7, #0]
 8006116:	691a      	ldr	r2, [r3, #16]
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	2201      	movs	r2, #1
 8006120:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	691b      	ldr	r3, [r3, #16]
 8006126:	f003 0301 	and.w	r3, r3, #1
 800612a:	2b01      	cmp	r3, #1
 800612c:	d105      	bne.n	800613a <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	691b      	ldr	r3, [r3, #16]
 8006132:	f023 0201 	bic.w	r2, r3, #1
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	611a      	str	r2, [r3, #16]
  }
}
 800613a:	bf00      	nop
 800613c:	3714      	adds	r7, #20
 800613e:	46bd      	mov	sp, r7
 8006140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006144:	4770      	bx	lr
 8006146:	bf00      	nop
 8006148:	40010000 	.word	0x40010000
 800614c:	40000400 	.word	0x40000400
 8006150:	40000800 	.word	0x40000800
 8006154:	40000c00 	.word	0x40000c00
 8006158:	40010400 	.word	0x40010400
 800615c:	40014000 	.word	0x40014000
 8006160:	40014400 	.word	0x40014400
 8006164:	40014800 	.word	0x40014800
 8006168:	40001800 	.word	0x40001800
 800616c:	40001c00 	.word	0x40001c00
 8006170:	40002000 	.word	0x40002000

08006174 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006174:	b480      	push	{r7}
 8006176:	b087      	sub	sp, #28
 8006178:	af00      	add	r7, sp, #0
 800617a:	60f8      	str	r0, [r7, #12]
 800617c:	60b9      	str	r1, [r7, #8]
 800617e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	6a1b      	ldr	r3, [r3, #32]
 8006184:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	6a1b      	ldr	r3, [r3, #32]
 800618a:	f023 0201 	bic.w	r2, r3, #1
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	699b      	ldr	r3, [r3, #24]
 8006196:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006198:	693b      	ldr	r3, [r7, #16]
 800619a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800619e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	011b      	lsls	r3, r3, #4
 80061a4:	693a      	ldr	r2, [r7, #16]
 80061a6:	4313      	orrs	r3, r2
 80061a8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80061aa:	697b      	ldr	r3, [r7, #20]
 80061ac:	f023 030a 	bic.w	r3, r3, #10
 80061b0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80061b2:	697a      	ldr	r2, [r7, #20]
 80061b4:	68bb      	ldr	r3, [r7, #8]
 80061b6:	4313      	orrs	r3, r2
 80061b8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	693a      	ldr	r2, [r7, #16]
 80061be:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	697a      	ldr	r2, [r7, #20]
 80061c4:	621a      	str	r2, [r3, #32]
}
 80061c6:	bf00      	nop
 80061c8:	371c      	adds	r7, #28
 80061ca:	46bd      	mov	sp, r7
 80061cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061d0:	4770      	bx	lr

080061d2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80061d2:	b480      	push	{r7}
 80061d4:	b087      	sub	sp, #28
 80061d6:	af00      	add	r7, sp, #0
 80061d8:	60f8      	str	r0, [r7, #12]
 80061da:	60b9      	str	r1, [r7, #8]
 80061dc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	6a1b      	ldr	r3, [r3, #32]
 80061e2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	6a1b      	ldr	r3, [r3, #32]
 80061e8:	f023 0210 	bic.w	r2, r3, #16
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	699b      	ldr	r3, [r3, #24]
 80061f4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80061f6:	693b      	ldr	r3, [r7, #16]
 80061f8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80061fc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	031b      	lsls	r3, r3, #12
 8006202:	693a      	ldr	r2, [r7, #16]
 8006204:	4313      	orrs	r3, r2
 8006206:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006208:	697b      	ldr	r3, [r7, #20]
 800620a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800620e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006210:	68bb      	ldr	r3, [r7, #8]
 8006212:	011b      	lsls	r3, r3, #4
 8006214:	697a      	ldr	r2, [r7, #20]
 8006216:	4313      	orrs	r3, r2
 8006218:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	693a      	ldr	r2, [r7, #16]
 800621e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	697a      	ldr	r2, [r7, #20]
 8006224:	621a      	str	r2, [r3, #32]
}
 8006226:	bf00      	nop
 8006228:	371c      	adds	r7, #28
 800622a:	46bd      	mov	sp, r7
 800622c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006230:	4770      	bx	lr

08006232 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006232:	b480      	push	{r7}
 8006234:	b085      	sub	sp, #20
 8006236:	af00      	add	r7, sp, #0
 8006238:	6078      	str	r0, [r7, #4]
 800623a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	689b      	ldr	r3, [r3, #8]
 8006240:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006248:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800624a:	683a      	ldr	r2, [r7, #0]
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	4313      	orrs	r3, r2
 8006250:	f043 0307 	orr.w	r3, r3, #7
 8006254:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	68fa      	ldr	r2, [r7, #12]
 800625a:	609a      	str	r2, [r3, #8]
}
 800625c:	bf00      	nop
 800625e:	3714      	adds	r7, #20
 8006260:	46bd      	mov	sp, r7
 8006262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006266:	4770      	bx	lr

08006268 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006268:	b480      	push	{r7}
 800626a:	b087      	sub	sp, #28
 800626c:	af00      	add	r7, sp, #0
 800626e:	60f8      	str	r0, [r7, #12]
 8006270:	60b9      	str	r1, [r7, #8]
 8006272:	607a      	str	r2, [r7, #4]
 8006274:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	689b      	ldr	r3, [r3, #8]
 800627a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800627c:	697b      	ldr	r3, [r7, #20]
 800627e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006282:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006284:	683b      	ldr	r3, [r7, #0]
 8006286:	021a      	lsls	r2, r3, #8
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	431a      	orrs	r2, r3
 800628c:	68bb      	ldr	r3, [r7, #8]
 800628e:	4313      	orrs	r3, r2
 8006290:	697a      	ldr	r2, [r7, #20]
 8006292:	4313      	orrs	r3, r2
 8006294:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	697a      	ldr	r2, [r7, #20]
 800629a:	609a      	str	r2, [r3, #8]
}
 800629c:	bf00      	nop
 800629e:	371c      	adds	r7, #28
 80062a0:	46bd      	mov	sp, r7
 80062a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062a6:	4770      	bx	lr

080062a8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80062a8:	b480      	push	{r7}
 80062aa:	b085      	sub	sp, #20
 80062ac:	af00      	add	r7, sp, #0
 80062ae:	6078      	str	r0, [r7, #4]
 80062b0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80062b8:	2b01      	cmp	r3, #1
 80062ba:	d101      	bne.n	80062c0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80062bc:	2302      	movs	r3, #2
 80062be:	e05a      	b.n	8006376 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	2201      	movs	r2, #1
 80062c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	2202      	movs	r2, #2
 80062cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	685b      	ldr	r3, [r3, #4]
 80062d6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	689b      	ldr	r3, [r3, #8]
 80062de:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80062e6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80062e8:	683b      	ldr	r3, [r7, #0]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	68fa      	ldr	r2, [r7, #12]
 80062ee:	4313      	orrs	r3, r2
 80062f0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	68fa      	ldr	r2, [r7, #12]
 80062f8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	4a21      	ldr	r2, [pc, #132]	@ (8006384 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006300:	4293      	cmp	r3, r2
 8006302:	d022      	beq.n	800634a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800630c:	d01d      	beq.n	800634a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	4a1d      	ldr	r2, [pc, #116]	@ (8006388 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006314:	4293      	cmp	r3, r2
 8006316:	d018      	beq.n	800634a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	4a1b      	ldr	r2, [pc, #108]	@ (800638c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800631e:	4293      	cmp	r3, r2
 8006320:	d013      	beq.n	800634a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	4a1a      	ldr	r2, [pc, #104]	@ (8006390 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006328:	4293      	cmp	r3, r2
 800632a:	d00e      	beq.n	800634a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	4a18      	ldr	r2, [pc, #96]	@ (8006394 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8006332:	4293      	cmp	r3, r2
 8006334:	d009      	beq.n	800634a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	4a17      	ldr	r2, [pc, #92]	@ (8006398 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800633c:	4293      	cmp	r3, r2
 800633e:	d004      	beq.n	800634a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	4a15      	ldr	r2, [pc, #84]	@ (800639c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006346:	4293      	cmp	r3, r2
 8006348:	d10c      	bne.n	8006364 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800634a:	68bb      	ldr	r3, [r7, #8]
 800634c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006350:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006352:	683b      	ldr	r3, [r7, #0]
 8006354:	685b      	ldr	r3, [r3, #4]
 8006356:	68ba      	ldr	r2, [r7, #8]
 8006358:	4313      	orrs	r3, r2
 800635a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	68ba      	ldr	r2, [r7, #8]
 8006362:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	2201      	movs	r2, #1
 8006368:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	2200      	movs	r2, #0
 8006370:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006374:	2300      	movs	r3, #0
}
 8006376:	4618      	mov	r0, r3
 8006378:	3714      	adds	r7, #20
 800637a:	46bd      	mov	sp, r7
 800637c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006380:	4770      	bx	lr
 8006382:	bf00      	nop
 8006384:	40010000 	.word	0x40010000
 8006388:	40000400 	.word	0x40000400
 800638c:	40000800 	.word	0x40000800
 8006390:	40000c00 	.word	0x40000c00
 8006394:	40010400 	.word	0x40010400
 8006398:	40014000 	.word	0x40014000
 800639c:	40001800 	.word	0x40001800

080063a0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80063a0:	b580      	push	{r7, lr}
 80063a2:	b082      	sub	sp, #8
 80063a4:	af00      	add	r7, sp, #0
 80063a6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	d101      	bne.n	80063b2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80063ae:	2301      	movs	r3, #1
 80063b0:	e042      	b.n	8006438 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80063b8:	b2db      	uxtb	r3, r3
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	d106      	bne.n	80063cc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	2200      	movs	r2, #0
 80063c2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80063c6:	6878      	ldr	r0, [r7, #4]
 80063c8:	f7fb fc68 	bl	8001c9c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	2224      	movs	r2, #36	@ 0x24
 80063d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	68da      	ldr	r2, [r3, #12]
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80063e2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80063e4:	6878      	ldr	r0, [r7, #4]
 80063e6:	f000 fc85 	bl	8006cf4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	691a      	ldr	r2, [r3, #16]
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80063f8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	695a      	ldr	r2, [r3, #20]
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006408:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	68da      	ldr	r2, [r3, #12]
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006418:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	2200      	movs	r2, #0
 800641e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	2220      	movs	r2, #32
 8006424:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	2220      	movs	r2, #32
 800642c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	2200      	movs	r2, #0
 8006434:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8006436:	2300      	movs	r3, #0
}
 8006438:	4618      	mov	r0, r3
 800643a:	3708      	adds	r7, #8
 800643c:	46bd      	mov	sp, r7
 800643e:	bd80      	pop	{r7, pc}

08006440 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006440:	b580      	push	{r7, lr}
 8006442:	b0ba      	sub	sp, #232	@ 0xe8
 8006444:	af00      	add	r7, sp, #0
 8006446:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	68db      	ldr	r3, [r3, #12]
 8006458:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	695b      	ldr	r3, [r3, #20]
 8006462:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8006466:	2300      	movs	r3, #0
 8006468:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800646c:	2300      	movs	r3, #0
 800646e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006472:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006476:	f003 030f 	and.w	r3, r3, #15
 800647a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800647e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006482:	2b00      	cmp	r3, #0
 8006484:	d10f      	bne.n	80064a6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006486:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800648a:	f003 0320 	and.w	r3, r3, #32
 800648e:	2b00      	cmp	r3, #0
 8006490:	d009      	beq.n	80064a6 <HAL_UART_IRQHandler+0x66>
 8006492:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006496:	f003 0320 	and.w	r3, r3, #32
 800649a:	2b00      	cmp	r3, #0
 800649c:	d003      	beq.n	80064a6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800649e:	6878      	ldr	r0, [r7, #4]
 80064a0:	f000 fb69 	bl	8006b76 <UART_Receive_IT>
      return;
 80064a4:	e25b      	b.n	800695e <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80064a6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	f000 80de 	beq.w	800666c <HAL_UART_IRQHandler+0x22c>
 80064b0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80064b4:	f003 0301 	and.w	r3, r3, #1
 80064b8:	2b00      	cmp	r3, #0
 80064ba:	d106      	bne.n	80064ca <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80064bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80064c0:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	f000 80d1 	beq.w	800666c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80064ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80064ce:	f003 0301 	and.w	r3, r3, #1
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d00b      	beq.n	80064ee <HAL_UART_IRQHandler+0xae>
 80064d6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80064da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80064de:	2b00      	cmp	r3, #0
 80064e0:	d005      	beq.n	80064ee <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80064e6:	f043 0201 	orr.w	r2, r3, #1
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80064ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80064f2:	f003 0304 	and.w	r3, r3, #4
 80064f6:	2b00      	cmp	r3, #0
 80064f8:	d00b      	beq.n	8006512 <HAL_UART_IRQHandler+0xd2>
 80064fa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80064fe:	f003 0301 	and.w	r3, r3, #1
 8006502:	2b00      	cmp	r3, #0
 8006504:	d005      	beq.n	8006512 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800650a:	f043 0202 	orr.w	r2, r3, #2
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006512:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006516:	f003 0302 	and.w	r3, r3, #2
 800651a:	2b00      	cmp	r3, #0
 800651c:	d00b      	beq.n	8006536 <HAL_UART_IRQHandler+0xf6>
 800651e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006522:	f003 0301 	and.w	r3, r3, #1
 8006526:	2b00      	cmp	r3, #0
 8006528:	d005      	beq.n	8006536 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800652e:	f043 0204 	orr.w	r2, r3, #4
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8006536:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800653a:	f003 0308 	and.w	r3, r3, #8
 800653e:	2b00      	cmp	r3, #0
 8006540:	d011      	beq.n	8006566 <HAL_UART_IRQHandler+0x126>
 8006542:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006546:	f003 0320 	and.w	r3, r3, #32
 800654a:	2b00      	cmp	r3, #0
 800654c:	d105      	bne.n	800655a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800654e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006552:	f003 0301 	and.w	r3, r3, #1
 8006556:	2b00      	cmp	r3, #0
 8006558:	d005      	beq.n	8006566 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800655e:	f043 0208 	orr.w	r2, r3, #8
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800656a:	2b00      	cmp	r3, #0
 800656c:	f000 81f2 	beq.w	8006954 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006570:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006574:	f003 0320 	and.w	r3, r3, #32
 8006578:	2b00      	cmp	r3, #0
 800657a:	d008      	beq.n	800658e <HAL_UART_IRQHandler+0x14e>
 800657c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006580:	f003 0320 	and.w	r3, r3, #32
 8006584:	2b00      	cmp	r3, #0
 8006586:	d002      	beq.n	800658e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8006588:	6878      	ldr	r0, [r7, #4]
 800658a:	f000 faf4 	bl	8006b76 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	695b      	ldr	r3, [r3, #20]
 8006594:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006598:	2b40      	cmp	r3, #64	@ 0x40
 800659a:	bf0c      	ite	eq
 800659c:	2301      	moveq	r3, #1
 800659e:	2300      	movne	r3, #0
 80065a0:	b2db      	uxtb	r3, r3
 80065a2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80065aa:	f003 0308 	and.w	r3, r3, #8
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d103      	bne.n	80065ba <HAL_UART_IRQHandler+0x17a>
 80065b2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	d04f      	beq.n	800665a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80065ba:	6878      	ldr	r0, [r7, #4]
 80065bc:	f000 f9fc 	bl	80069b8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	695b      	ldr	r3, [r3, #20]
 80065c6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80065ca:	2b40      	cmp	r3, #64	@ 0x40
 80065cc:	d141      	bne.n	8006652 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	3314      	adds	r3, #20
 80065d4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065d8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80065dc:	e853 3f00 	ldrex	r3, [r3]
 80065e0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80065e4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80065e8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80065ec:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	3314      	adds	r3, #20
 80065f6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80065fa:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80065fe:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006602:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8006606:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800660a:	e841 2300 	strex	r3, r2, [r1]
 800660e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8006612:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006616:	2b00      	cmp	r3, #0
 8006618:	d1d9      	bne.n	80065ce <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800661e:	2b00      	cmp	r3, #0
 8006620:	d013      	beq.n	800664a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006626:	4a7e      	ldr	r2, [pc, #504]	@ (8006820 <HAL_UART_IRQHandler+0x3e0>)
 8006628:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800662e:	4618      	mov	r0, r3
 8006630:	f7fc f952 	bl	80028d8 <HAL_DMA_Abort_IT>
 8006634:	4603      	mov	r3, r0
 8006636:	2b00      	cmp	r3, #0
 8006638:	d016      	beq.n	8006668 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800663e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006640:	687a      	ldr	r2, [r7, #4]
 8006642:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8006644:	4610      	mov	r0, r2
 8006646:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006648:	e00e      	b.n	8006668 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800664a:	6878      	ldr	r0, [r7, #4]
 800664c:	f000 f99e 	bl	800698c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006650:	e00a      	b.n	8006668 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006652:	6878      	ldr	r0, [r7, #4]
 8006654:	f000 f99a 	bl	800698c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006658:	e006      	b.n	8006668 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800665a:	6878      	ldr	r0, [r7, #4]
 800665c:	f000 f996 	bl	800698c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	2200      	movs	r2, #0
 8006664:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8006666:	e175      	b.n	8006954 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006668:	bf00      	nop
    return;
 800666a:	e173      	b.n	8006954 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006670:	2b01      	cmp	r3, #1
 8006672:	f040 814f 	bne.w	8006914 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8006676:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800667a:	f003 0310 	and.w	r3, r3, #16
 800667e:	2b00      	cmp	r3, #0
 8006680:	f000 8148 	beq.w	8006914 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8006684:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006688:	f003 0310 	and.w	r3, r3, #16
 800668c:	2b00      	cmp	r3, #0
 800668e:	f000 8141 	beq.w	8006914 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006692:	2300      	movs	r3, #0
 8006694:	60bb      	str	r3, [r7, #8]
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	60bb      	str	r3, [r7, #8]
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	685b      	ldr	r3, [r3, #4]
 80066a4:	60bb      	str	r3, [r7, #8]
 80066a6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	695b      	ldr	r3, [r3, #20]
 80066ae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80066b2:	2b40      	cmp	r3, #64	@ 0x40
 80066b4:	f040 80b6 	bne.w	8006824 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	685b      	ldr	r3, [r3, #4]
 80066c0:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80066c4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	f000 8145 	beq.w	8006958 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80066d2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80066d6:	429a      	cmp	r2, r3
 80066d8:	f080 813e 	bcs.w	8006958 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80066e2:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80066e8:	69db      	ldr	r3, [r3, #28]
 80066ea:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80066ee:	f000 8088 	beq.w	8006802 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	330c      	adds	r3, #12
 80066f8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066fc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006700:	e853 3f00 	ldrex	r3, [r3]
 8006704:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8006708:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800670c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006710:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	330c      	adds	r3, #12
 800671a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800671e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006722:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006726:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800672a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800672e:	e841 2300 	strex	r3, r2, [r1]
 8006732:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8006736:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800673a:	2b00      	cmp	r3, #0
 800673c:	d1d9      	bne.n	80066f2 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	3314      	adds	r3, #20
 8006744:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006746:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006748:	e853 3f00 	ldrex	r3, [r3]
 800674c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800674e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006750:	f023 0301 	bic.w	r3, r3, #1
 8006754:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	3314      	adds	r3, #20
 800675e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8006762:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8006766:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006768:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800676a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800676e:	e841 2300 	strex	r3, r2, [r1]
 8006772:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006774:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006776:	2b00      	cmp	r3, #0
 8006778:	d1e1      	bne.n	800673e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	3314      	adds	r3, #20
 8006780:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006782:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006784:	e853 3f00 	ldrex	r3, [r3]
 8006788:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800678a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800678c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006790:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	3314      	adds	r3, #20
 800679a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800679e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80067a0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067a2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80067a4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80067a6:	e841 2300 	strex	r3, r2, [r1]
 80067aa:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80067ac:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80067ae:	2b00      	cmp	r3, #0
 80067b0:	d1e3      	bne.n	800677a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	2220      	movs	r2, #32
 80067b6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	2200      	movs	r2, #0
 80067be:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	330c      	adds	r3, #12
 80067c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067c8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80067ca:	e853 3f00 	ldrex	r3, [r3]
 80067ce:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80067d0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80067d2:	f023 0310 	bic.w	r3, r3, #16
 80067d6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	330c      	adds	r3, #12
 80067e0:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80067e4:	65ba      	str	r2, [r7, #88]	@ 0x58
 80067e6:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067e8:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80067ea:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80067ec:	e841 2300 	strex	r3, r2, [r1]
 80067f0:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80067f2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80067f4:	2b00      	cmp	r3, #0
 80067f6:	d1e3      	bne.n	80067c0 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80067fc:	4618      	mov	r0, r3
 80067fe:	f7fb fffb 	bl	80027f8 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	2202      	movs	r2, #2
 8006806:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006810:	b29b      	uxth	r3, r3
 8006812:	1ad3      	subs	r3, r2, r3
 8006814:	b29b      	uxth	r3, r3
 8006816:	4619      	mov	r1, r3
 8006818:	6878      	ldr	r0, [r7, #4]
 800681a:	f000 f8c1 	bl	80069a0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800681e:	e09b      	b.n	8006958 <HAL_UART_IRQHandler+0x518>
 8006820:	08006a7f 	.word	0x08006a7f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800682c:	b29b      	uxth	r3, r3
 800682e:	1ad3      	subs	r3, r2, r3
 8006830:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006838:	b29b      	uxth	r3, r3
 800683a:	2b00      	cmp	r3, #0
 800683c:	f000 808e 	beq.w	800695c <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8006840:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006844:	2b00      	cmp	r3, #0
 8006846:	f000 8089 	beq.w	800695c <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	330c      	adds	r3, #12
 8006850:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006852:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006854:	e853 3f00 	ldrex	r3, [r3]
 8006858:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800685a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800685c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006860:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	330c      	adds	r3, #12
 800686a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800686e:	647a      	str	r2, [r7, #68]	@ 0x44
 8006870:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006872:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006874:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006876:	e841 2300 	strex	r3, r2, [r1]
 800687a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800687c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800687e:	2b00      	cmp	r3, #0
 8006880:	d1e3      	bne.n	800684a <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	3314      	adds	r3, #20
 8006888:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800688a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800688c:	e853 3f00 	ldrex	r3, [r3]
 8006890:	623b      	str	r3, [r7, #32]
   return(result);
 8006892:	6a3b      	ldr	r3, [r7, #32]
 8006894:	f023 0301 	bic.w	r3, r3, #1
 8006898:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	3314      	adds	r3, #20
 80068a2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80068a6:	633a      	str	r2, [r7, #48]	@ 0x30
 80068a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068aa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80068ac:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80068ae:	e841 2300 	strex	r3, r2, [r1]
 80068b2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80068b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	d1e3      	bne.n	8006882 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	2220      	movs	r2, #32
 80068be:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	2200      	movs	r2, #0
 80068c6:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	330c      	adds	r3, #12
 80068ce:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068d0:	693b      	ldr	r3, [r7, #16]
 80068d2:	e853 3f00 	ldrex	r3, [r3]
 80068d6:	60fb      	str	r3, [r7, #12]
   return(result);
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	f023 0310 	bic.w	r3, r3, #16
 80068de:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	330c      	adds	r3, #12
 80068e8:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80068ec:	61fa      	str	r2, [r7, #28]
 80068ee:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068f0:	69b9      	ldr	r1, [r7, #24]
 80068f2:	69fa      	ldr	r2, [r7, #28]
 80068f4:	e841 2300 	strex	r3, r2, [r1]
 80068f8:	617b      	str	r3, [r7, #20]
   return(result);
 80068fa:	697b      	ldr	r3, [r7, #20]
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	d1e3      	bne.n	80068c8 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	2202      	movs	r2, #2
 8006904:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006906:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800690a:	4619      	mov	r1, r3
 800690c:	6878      	ldr	r0, [r7, #4]
 800690e:	f000 f847 	bl	80069a0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006912:	e023      	b.n	800695c <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006914:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006918:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800691c:	2b00      	cmp	r3, #0
 800691e:	d009      	beq.n	8006934 <HAL_UART_IRQHandler+0x4f4>
 8006920:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006924:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006928:	2b00      	cmp	r3, #0
 800692a:	d003      	beq.n	8006934 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 800692c:	6878      	ldr	r0, [r7, #4]
 800692e:	f000 f8ba 	bl	8006aa6 <UART_Transmit_IT>
    return;
 8006932:	e014      	b.n	800695e <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006934:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006938:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800693c:	2b00      	cmp	r3, #0
 800693e:	d00e      	beq.n	800695e <HAL_UART_IRQHandler+0x51e>
 8006940:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006944:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006948:	2b00      	cmp	r3, #0
 800694a:	d008      	beq.n	800695e <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 800694c:	6878      	ldr	r0, [r7, #4]
 800694e:	f000 f8fa 	bl	8006b46 <UART_EndTransmit_IT>
    return;
 8006952:	e004      	b.n	800695e <HAL_UART_IRQHandler+0x51e>
    return;
 8006954:	bf00      	nop
 8006956:	e002      	b.n	800695e <HAL_UART_IRQHandler+0x51e>
      return;
 8006958:	bf00      	nop
 800695a:	e000      	b.n	800695e <HAL_UART_IRQHandler+0x51e>
      return;
 800695c:	bf00      	nop
  }
}
 800695e:	37e8      	adds	r7, #232	@ 0xe8
 8006960:	46bd      	mov	sp, r7
 8006962:	bd80      	pop	{r7, pc}

08006964 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006964:	b480      	push	{r7}
 8006966:	b083      	sub	sp, #12
 8006968:	af00      	add	r7, sp, #0
 800696a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800696c:	bf00      	nop
 800696e:	370c      	adds	r7, #12
 8006970:	46bd      	mov	sp, r7
 8006972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006976:	4770      	bx	lr

08006978 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8006978:	b480      	push	{r7}
 800697a:	b083      	sub	sp, #12
 800697c:	af00      	add	r7, sp, #0
 800697e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8006980:	bf00      	nop
 8006982:	370c      	adds	r7, #12
 8006984:	46bd      	mov	sp, r7
 8006986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800698a:	4770      	bx	lr

0800698c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800698c:	b480      	push	{r7}
 800698e:	b083      	sub	sp, #12
 8006990:	af00      	add	r7, sp, #0
 8006992:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006994:	bf00      	nop
 8006996:	370c      	adds	r7, #12
 8006998:	46bd      	mov	sp, r7
 800699a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800699e:	4770      	bx	lr

080069a0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80069a0:	b480      	push	{r7}
 80069a2:	b083      	sub	sp, #12
 80069a4:	af00      	add	r7, sp, #0
 80069a6:	6078      	str	r0, [r7, #4]
 80069a8:	460b      	mov	r3, r1
 80069aa:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80069ac:	bf00      	nop
 80069ae:	370c      	adds	r7, #12
 80069b0:	46bd      	mov	sp, r7
 80069b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069b6:	4770      	bx	lr

080069b8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80069b8:	b480      	push	{r7}
 80069ba:	b095      	sub	sp, #84	@ 0x54
 80069bc:	af00      	add	r7, sp, #0
 80069be:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	330c      	adds	r3, #12
 80069c6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80069ca:	e853 3f00 	ldrex	r3, [r3]
 80069ce:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80069d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069d2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80069d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	330c      	adds	r3, #12
 80069de:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80069e0:	643a      	str	r2, [r7, #64]	@ 0x40
 80069e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069e4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80069e6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80069e8:	e841 2300 	strex	r3, r2, [r1]
 80069ec:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80069ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	d1e5      	bne.n	80069c0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	3314      	adds	r3, #20
 80069fa:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069fc:	6a3b      	ldr	r3, [r7, #32]
 80069fe:	e853 3f00 	ldrex	r3, [r3]
 8006a02:	61fb      	str	r3, [r7, #28]
   return(result);
 8006a04:	69fb      	ldr	r3, [r7, #28]
 8006a06:	f023 0301 	bic.w	r3, r3, #1
 8006a0a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	3314      	adds	r3, #20
 8006a12:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006a14:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006a16:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a18:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006a1a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006a1c:	e841 2300 	strex	r3, r2, [r1]
 8006a20:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006a22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a24:	2b00      	cmp	r3, #0
 8006a26:	d1e5      	bne.n	80069f4 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006a2c:	2b01      	cmp	r3, #1
 8006a2e:	d119      	bne.n	8006a64 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	330c      	adds	r3, #12
 8006a36:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	e853 3f00 	ldrex	r3, [r3]
 8006a3e:	60bb      	str	r3, [r7, #8]
   return(result);
 8006a40:	68bb      	ldr	r3, [r7, #8]
 8006a42:	f023 0310 	bic.w	r3, r3, #16
 8006a46:	647b      	str	r3, [r7, #68]	@ 0x44
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	330c      	adds	r3, #12
 8006a4e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006a50:	61ba      	str	r2, [r7, #24]
 8006a52:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a54:	6979      	ldr	r1, [r7, #20]
 8006a56:	69ba      	ldr	r2, [r7, #24]
 8006a58:	e841 2300 	strex	r3, r2, [r1]
 8006a5c:	613b      	str	r3, [r7, #16]
   return(result);
 8006a5e:	693b      	ldr	r3, [r7, #16]
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	d1e5      	bne.n	8006a30 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	2220      	movs	r2, #32
 8006a68:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	2200      	movs	r2, #0
 8006a70:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8006a72:	bf00      	nop
 8006a74:	3754      	adds	r7, #84	@ 0x54
 8006a76:	46bd      	mov	sp, r7
 8006a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a7c:	4770      	bx	lr

08006a7e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006a7e:	b580      	push	{r7, lr}
 8006a80:	b084      	sub	sp, #16
 8006a82:	af00      	add	r7, sp, #0
 8006a84:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a8a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	2200      	movs	r2, #0
 8006a90:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8006a92:	68fb      	ldr	r3, [r7, #12]
 8006a94:	2200      	movs	r2, #0
 8006a96:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006a98:	68f8      	ldr	r0, [r7, #12]
 8006a9a:	f7ff ff77 	bl	800698c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006a9e:	bf00      	nop
 8006aa0:	3710      	adds	r7, #16
 8006aa2:	46bd      	mov	sp, r7
 8006aa4:	bd80      	pop	{r7, pc}

08006aa6 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006aa6:	b480      	push	{r7}
 8006aa8:	b085      	sub	sp, #20
 8006aaa:	af00      	add	r7, sp, #0
 8006aac:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006ab4:	b2db      	uxtb	r3, r3
 8006ab6:	2b21      	cmp	r3, #33	@ 0x21
 8006ab8:	d13e      	bne.n	8006b38 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	689b      	ldr	r3, [r3, #8]
 8006abe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006ac2:	d114      	bne.n	8006aee <UART_Transmit_IT+0x48>
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	691b      	ldr	r3, [r3, #16]
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	d110      	bne.n	8006aee <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	6a1b      	ldr	r3, [r3, #32]
 8006ad0:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	881b      	ldrh	r3, [r3, #0]
 8006ad6:	461a      	mov	r2, r3
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006ae0:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	6a1b      	ldr	r3, [r3, #32]
 8006ae6:	1c9a      	adds	r2, r3, #2
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	621a      	str	r2, [r3, #32]
 8006aec:	e008      	b.n	8006b00 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	6a1b      	ldr	r3, [r3, #32]
 8006af2:	1c59      	adds	r1, r3, #1
 8006af4:	687a      	ldr	r2, [r7, #4]
 8006af6:	6211      	str	r1, [r2, #32]
 8006af8:	781a      	ldrb	r2, [r3, #0]
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006b04:	b29b      	uxth	r3, r3
 8006b06:	3b01      	subs	r3, #1
 8006b08:	b29b      	uxth	r3, r3
 8006b0a:	687a      	ldr	r2, [r7, #4]
 8006b0c:	4619      	mov	r1, r3
 8006b0e:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8006b10:	2b00      	cmp	r3, #0
 8006b12:	d10f      	bne.n	8006b34 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	68da      	ldr	r2, [r3, #12]
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006b22:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	68da      	ldr	r2, [r3, #12]
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006b32:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006b34:	2300      	movs	r3, #0
 8006b36:	e000      	b.n	8006b3a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006b38:	2302      	movs	r3, #2
  }
}
 8006b3a:	4618      	mov	r0, r3
 8006b3c:	3714      	adds	r7, #20
 8006b3e:	46bd      	mov	sp, r7
 8006b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b44:	4770      	bx	lr

08006b46 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006b46:	b580      	push	{r7, lr}
 8006b48:	b082      	sub	sp, #8
 8006b4a:	af00      	add	r7, sp, #0
 8006b4c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	68da      	ldr	r2, [r3, #12]
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006b5c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	2220      	movs	r2, #32
 8006b62:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006b66:	6878      	ldr	r0, [r7, #4]
 8006b68:	f7ff fefc 	bl	8006964 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006b6c:	2300      	movs	r3, #0
}
 8006b6e:	4618      	mov	r0, r3
 8006b70:	3708      	adds	r7, #8
 8006b72:	46bd      	mov	sp, r7
 8006b74:	bd80      	pop	{r7, pc}

08006b76 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006b76:	b580      	push	{r7, lr}
 8006b78:	b08c      	sub	sp, #48	@ 0x30
 8006b7a:	af00      	add	r7, sp, #0
 8006b7c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006b84:	b2db      	uxtb	r3, r3
 8006b86:	2b22      	cmp	r3, #34	@ 0x22
 8006b88:	f040 80ae 	bne.w	8006ce8 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	689b      	ldr	r3, [r3, #8]
 8006b90:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006b94:	d117      	bne.n	8006bc6 <UART_Receive_IT+0x50>
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	691b      	ldr	r3, [r3, #16]
 8006b9a:	2b00      	cmp	r3, #0
 8006b9c:	d113      	bne.n	8006bc6 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8006b9e:	2300      	movs	r3, #0
 8006ba0:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ba6:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	685b      	ldr	r3, [r3, #4]
 8006bae:	b29b      	uxth	r3, r3
 8006bb0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006bb4:	b29a      	uxth	r2, r3
 8006bb6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006bb8:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006bbe:	1c9a      	adds	r2, r3, #2
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	629a      	str	r2, [r3, #40]	@ 0x28
 8006bc4:	e026      	b.n	8006c14 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006bca:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8006bcc:	2300      	movs	r3, #0
 8006bce:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	689b      	ldr	r3, [r3, #8]
 8006bd4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006bd8:	d007      	beq.n	8006bea <UART_Receive_IT+0x74>
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	689b      	ldr	r3, [r3, #8]
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	d10a      	bne.n	8006bf8 <UART_Receive_IT+0x82>
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	691b      	ldr	r3, [r3, #16]
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	d106      	bne.n	8006bf8 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	685b      	ldr	r3, [r3, #4]
 8006bf0:	b2da      	uxtb	r2, r3
 8006bf2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006bf4:	701a      	strb	r2, [r3, #0]
 8006bf6:	e008      	b.n	8006c0a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	685b      	ldr	r3, [r3, #4]
 8006bfe:	b2db      	uxtb	r3, r3
 8006c00:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006c04:	b2da      	uxtb	r2, r3
 8006c06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c08:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c0e:	1c5a      	adds	r2, r3, #1
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006c18:	b29b      	uxth	r3, r3
 8006c1a:	3b01      	subs	r3, #1
 8006c1c:	b29b      	uxth	r3, r3
 8006c1e:	687a      	ldr	r2, [r7, #4]
 8006c20:	4619      	mov	r1, r3
 8006c22:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8006c24:	2b00      	cmp	r3, #0
 8006c26:	d15d      	bne.n	8006ce4 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	68da      	ldr	r2, [r3, #12]
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	f022 0220 	bic.w	r2, r2, #32
 8006c36:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	68da      	ldr	r2, [r3, #12]
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006c46:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	695a      	ldr	r2, [r3, #20]
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	f022 0201 	bic.w	r2, r2, #1
 8006c56:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	2220      	movs	r2, #32
 8006c5c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	2200      	movs	r2, #0
 8006c64:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006c6a:	2b01      	cmp	r3, #1
 8006c6c:	d135      	bne.n	8006cda <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	2200      	movs	r2, #0
 8006c72:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	330c      	adds	r3, #12
 8006c7a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c7c:	697b      	ldr	r3, [r7, #20]
 8006c7e:	e853 3f00 	ldrex	r3, [r3]
 8006c82:	613b      	str	r3, [r7, #16]
   return(result);
 8006c84:	693b      	ldr	r3, [r7, #16]
 8006c86:	f023 0310 	bic.w	r3, r3, #16
 8006c8a:	627b      	str	r3, [r7, #36]	@ 0x24
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	330c      	adds	r3, #12
 8006c92:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006c94:	623a      	str	r2, [r7, #32]
 8006c96:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c98:	69f9      	ldr	r1, [r7, #28]
 8006c9a:	6a3a      	ldr	r2, [r7, #32]
 8006c9c:	e841 2300 	strex	r3, r2, [r1]
 8006ca0:	61bb      	str	r3, [r7, #24]
   return(result);
 8006ca2:	69bb      	ldr	r3, [r7, #24]
 8006ca4:	2b00      	cmp	r3, #0
 8006ca6:	d1e5      	bne.n	8006c74 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	f003 0310 	and.w	r3, r3, #16
 8006cb2:	2b10      	cmp	r3, #16
 8006cb4:	d10a      	bne.n	8006ccc <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006cb6:	2300      	movs	r3, #0
 8006cb8:	60fb      	str	r3, [r7, #12]
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	60fb      	str	r3, [r7, #12]
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	685b      	ldr	r3, [r3, #4]
 8006cc8:	60fb      	str	r3, [r7, #12]
 8006cca:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006cd0:	4619      	mov	r1, r3
 8006cd2:	6878      	ldr	r0, [r7, #4]
 8006cd4:	f7ff fe64 	bl	80069a0 <HAL_UARTEx_RxEventCallback>
 8006cd8:	e002      	b.n	8006ce0 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006cda:	6878      	ldr	r0, [r7, #4]
 8006cdc:	f7ff fe4c 	bl	8006978 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006ce0:	2300      	movs	r3, #0
 8006ce2:	e002      	b.n	8006cea <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8006ce4:	2300      	movs	r3, #0
 8006ce6:	e000      	b.n	8006cea <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8006ce8:	2302      	movs	r3, #2
  }
}
 8006cea:	4618      	mov	r0, r3
 8006cec:	3730      	adds	r7, #48	@ 0x30
 8006cee:	46bd      	mov	sp, r7
 8006cf0:	bd80      	pop	{r7, pc}
	...

08006cf4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006cf4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006cf8:	b0c0      	sub	sp, #256	@ 0x100
 8006cfa:	af00      	add	r7, sp, #0
 8006cfc:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006d00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	691b      	ldr	r3, [r3, #16]
 8006d08:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8006d0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006d10:	68d9      	ldr	r1, [r3, #12]
 8006d12:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006d16:	681a      	ldr	r2, [r3, #0]
 8006d18:	ea40 0301 	orr.w	r3, r0, r1
 8006d1c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006d1e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006d22:	689a      	ldr	r2, [r3, #8]
 8006d24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006d28:	691b      	ldr	r3, [r3, #16]
 8006d2a:	431a      	orrs	r2, r3
 8006d2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006d30:	695b      	ldr	r3, [r3, #20]
 8006d32:	431a      	orrs	r2, r3
 8006d34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006d38:	69db      	ldr	r3, [r3, #28]
 8006d3a:	4313      	orrs	r3, r2
 8006d3c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006d40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	68db      	ldr	r3, [r3, #12]
 8006d48:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8006d4c:	f021 010c 	bic.w	r1, r1, #12
 8006d50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006d54:	681a      	ldr	r2, [r3, #0]
 8006d56:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8006d5a:	430b      	orrs	r3, r1
 8006d5c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006d5e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	695b      	ldr	r3, [r3, #20]
 8006d66:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8006d6a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006d6e:	6999      	ldr	r1, [r3, #24]
 8006d70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006d74:	681a      	ldr	r2, [r3, #0]
 8006d76:	ea40 0301 	orr.w	r3, r0, r1
 8006d7a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006d7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006d80:	681a      	ldr	r2, [r3, #0]
 8006d82:	4b8f      	ldr	r3, [pc, #572]	@ (8006fc0 <UART_SetConfig+0x2cc>)
 8006d84:	429a      	cmp	r2, r3
 8006d86:	d005      	beq.n	8006d94 <UART_SetConfig+0xa0>
 8006d88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006d8c:	681a      	ldr	r2, [r3, #0]
 8006d8e:	4b8d      	ldr	r3, [pc, #564]	@ (8006fc4 <UART_SetConfig+0x2d0>)
 8006d90:	429a      	cmp	r2, r3
 8006d92:	d104      	bne.n	8006d9e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006d94:	f7fc fe66 	bl	8003a64 <HAL_RCC_GetPCLK2Freq>
 8006d98:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8006d9c:	e003      	b.n	8006da6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006d9e:	f7fc fe4d 	bl	8003a3c <HAL_RCC_GetPCLK1Freq>
 8006da2:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006da6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006daa:	69db      	ldr	r3, [r3, #28]
 8006dac:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006db0:	f040 810c 	bne.w	8006fcc <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006db4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006db8:	2200      	movs	r2, #0
 8006dba:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006dbe:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8006dc2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8006dc6:	4622      	mov	r2, r4
 8006dc8:	462b      	mov	r3, r5
 8006dca:	1891      	adds	r1, r2, r2
 8006dcc:	65b9      	str	r1, [r7, #88]	@ 0x58
 8006dce:	415b      	adcs	r3, r3
 8006dd0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006dd2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8006dd6:	4621      	mov	r1, r4
 8006dd8:	eb12 0801 	adds.w	r8, r2, r1
 8006ddc:	4629      	mov	r1, r5
 8006dde:	eb43 0901 	adc.w	r9, r3, r1
 8006de2:	f04f 0200 	mov.w	r2, #0
 8006de6:	f04f 0300 	mov.w	r3, #0
 8006dea:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006dee:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006df2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006df6:	4690      	mov	r8, r2
 8006df8:	4699      	mov	r9, r3
 8006dfa:	4623      	mov	r3, r4
 8006dfc:	eb18 0303 	adds.w	r3, r8, r3
 8006e00:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006e04:	462b      	mov	r3, r5
 8006e06:	eb49 0303 	adc.w	r3, r9, r3
 8006e0a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006e0e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006e12:	685b      	ldr	r3, [r3, #4]
 8006e14:	2200      	movs	r2, #0
 8006e16:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006e1a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8006e1e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8006e22:	460b      	mov	r3, r1
 8006e24:	18db      	adds	r3, r3, r3
 8006e26:	653b      	str	r3, [r7, #80]	@ 0x50
 8006e28:	4613      	mov	r3, r2
 8006e2a:	eb42 0303 	adc.w	r3, r2, r3
 8006e2e:	657b      	str	r3, [r7, #84]	@ 0x54
 8006e30:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8006e34:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8006e38:	f7f9 f9c6 	bl	80001c8 <__aeabi_uldivmod>
 8006e3c:	4602      	mov	r2, r0
 8006e3e:	460b      	mov	r3, r1
 8006e40:	4b61      	ldr	r3, [pc, #388]	@ (8006fc8 <UART_SetConfig+0x2d4>)
 8006e42:	fba3 2302 	umull	r2, r3, r3, r2
 8006e46:	095b      	lsrs	r3, r3, #5
 8006e48:	011c      	lsls	r4, r3, #4
 8006e4a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006e4e:	2200      	movs	r2, #0
 8006e50:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006e54:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8006e58:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8006e5c:	4642      	mov	r2, r8
 8006e5e:	464b      	mov	r3, r9
 8006e60:	1891      	adds	r1, r2, r2
 8006e62:	64b9      	str	r1, [r7, #72]	@ 0x48
 8006e64:	415b      	adcs	r3, r3
 8006e66:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006e68:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8006e6c:	4641      	mov	r1, r8
 8006e6e:	eb12 0a01 	adds.w	sl, r2, r1
 8006e72:	4649      	mov	r1, r9
 8006e74:	eb43 0b01 	adc.w	fp, r3, r1
 8006e78:	f04f 0200 	mov.w	r2, #0
 8006e7c:	f04f 0300 	mov.w	r3, #0
 8006e80:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006e84:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006e88:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006e8c:	4692      	mov	sl, r2
 8006e8e:	469b      	mov	fp, r3
 8006e90:	4643      	mov	r3, r8
 8006e92:	eb1a 0303 	adds.w	r3, sl, r3
 8006e96:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006e9a:	464b      	mov	r3, r9
 8006e9c:	eb4b 0303 	adc.w	r3, fp, r3
 8006ea0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8006ea4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006ea8:	685b      	ldr	r3, [r3, #4]
 8006eaa:	2200      	movs	r2, #0
 8006eac:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006eb0:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8006eb4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8006eb8:	460b      	mov	r3, r1
 8006eba:	18db      	adds	r3, r3, r3
 8006ebc:	643b      	str	r3, [r7, #64]	@ 0x40
 8006ebe:	4613      	mov	r3, r2
 8006ec0:	eb42 0303 	adc.w	r3, r2, r3
 8006ec4:	647b      	str	r3, [r7, #68]	@ 0x44
 8006ec6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8006eca:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8006ece:	f7f9 f97b 	bl	80001c8 <__aeabi_uldivmod>
 8006ed2:	4602      	mov	r2, r0
 8006ed4:	460b      	mov	r3, r1
 8006ed6:	4611      	mov	r1, r2
 8006ed8:	4b3b      	ldr	r3, [pc, #236]	@ (8006fc8 <UART_SetConfig+0x2d4>)
 8006eda:	fba3 2301 	umull	r2, r3, r3, r1
 8006ede:	095b      	lsrs	r3, r3, #5
 8006ee0:	2264      	movs	r2, #100	@ 0x64
 8006ee2:	fb02 f303 	mul.w	r3, r2, r3
 8006ee6:	1acb      	subs	r3, r1, r3
 8006ee8:	00db      	lsls	r3, r3, #3
 8006eea:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8006eee:	4b36      	ldr	r3, [pc, #216]	@ (8006fc8 <UART_SetConfig+0x2d4>)
 8006ef0:	fba3 2302 	umull	r2, r3, r3, r2
 8006ef4:	095b      	lsrs	r3, r3, #5
 8006ef6:	005b      	lsls	r3, r3, #1
 8006ef8:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8006efc:	441c      	add	r4, r3
 8006efe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006f02:	2200      	movs	r2, #0
 8006f04:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006f08:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8006f0c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8006f10:	4642      	mov	r2, r8
 8006f12:	464b      	mov	r3, r9
 8006f14:	1891      	adds	r1, r2, r2
 8006f16:	63b9      	str	r1, [r7, #56]	@ 0x38
 8006f18:	415b      	adcs	r3, r3
 8006f1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006f1c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8006f20:	4641      	mov	r1, r8
 8006f22:	1851      	adds	r1, r2, r1
 8006f24:	6339      	str	r1, [r7, #48]	@ 0x30
 8006f26:	4649      	mov	r1, r9
 8006f28:	414b      	adcs	r3, r1
 8006f2a:	637b      	str	r3, [r7, #52]	@ 0x34
 8006f2c:	f04f 0200 	mov.w	r2, #0
 8006f30:	f04f 0300 	mov.w	r3, #0
 8006f34:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8006f38:	4659      	mov	r1, fp
 8006f3a:	00cb      	lsls	r3, r1, #3
 8006f3c:	4651      	mov	r1, sl
 8006f3e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006f42:	4651      	mov	r1, sl
 8006f44:	00ca      	lsls	r2, r1, #3
 8006f46:	4610      	mov	r0, r2
 8006f48:	4619      	mov	r1, r3
 8006f4a:	4603      	mov	r3, r0
 8006f4c:	4642      	mov	r2, r8
 8006f4e:	189b      	adds	r3, r3, r2
 8006f50:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006f54:	464b      	mov	r3, r9
 8006f56:	460a      	mov	r2, r1
 8006f58:	eb42 0303 	adc.w	r3, r2, r3
 8006f5c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006f60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f64:	685b      	ldr	r3, [r3, #4]
 8006f66:	2200      	movs	r2, #0
 8006f68:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006f6c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8006f70:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8006f74:	460b      	mov	r3, r1
 8006f76:	18db      	adds	r3, r3, r3
 8006f78:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006f7a:	4613      	mov	r3, r2
 8006f7c:	eb42 0303 	adc.w	r3, r2, r3
 8006f80:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006f82:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006f86:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8006f8a:	f7f9 f91d 	bl	80001c8 <__aeabi_uldivmod>
 8006f8e:	4602      	mov	r2, r0
 8006f90:	460b      	mov	r3, r1
 8006f92:	4b0d      	ldr	r3, [pc, #52]	@ (8006fc8 <UART_SetConfig+0x2d4>)
 8006f94:	fba3 1302 	umull	r1, r3, r3, r2
 8006f98:	095b      	lsrs	r3, r3, #5
 8006f9a:	2164      	movs	r1, #100	@ 0x64
 8006f9c:	fb01 f303 	mul.w	r3, r1, r3
 8006fa0:	1ad3      	subs	r3, r2, r3
 8006fa2:	00db      	lsls	r3, r3, #3
 8006fa4:	3332      	adds	r3, #50	@ 0x32
 8006fa6:	4a08      	ldr	r2, [pc, #32]	@ (8006fc8 <UART_SetConfig+0x2d4>)
 8006fa8:	fba2 2303 	umull	r2, r3, r2, r3
 8006fac:	095b      	lsrs	r3, r3, #5
 8006fae:	f003 0207 	and.w	r2, r3, #7
 8006fb2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	4422      	add	r2, r4
 8006fba:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006fbc:	e106      	b.n	80071cc <UART_SetConfig+0x4d8>
 8006fbe:	bf00      	nop
 8006fc0:	40011000 	.word	0x40011000
 8006fc4:	40011400 	.word	0x40011400
 8006fc8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006fcc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006fd0:	2200      	movs	r2, #0
 8006fd2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006fd6:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8006fda:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8006fde:	4642      	mov	r2, r8
 8006fe0:	464b      	mov	r3, r9
 8006fe2:	1891      	adds	r1, r2, r2
 8006fe4:	6239      	str	r1, [r7, #32]
 8006fe6:	415b      	adcs	r3, r3
 8006fe8:	627b      	str	r3, [r7, #36]	@ 0x24
 8006fea:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006fee:	4641      	mov	r1, r8
 8006ff0:	1854      	adds	r4, r2, r1
 8006ff2:	4649      	mov	r1, r9
 8006ff4:	eb43 0501 	adc.w	r5, r3, r1
 8006ff8:	f04f 0200 	mov.w	r2, #0
 8006ffc:	f04f 0300 	mov.w	r3, #0
 8007000:	00eb      	lsls	r3, r5, #3
 8007002:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007006:	00e2      	lsls	r2, r4, #3
 8007008:	4614      	mov	r4, r2
 800700a:	461d      	mov	r5, r3
 800700c:	4643      	mov	r3, r8
 800700e:	18e3      	adds	r3, r4, r3
 8007010:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007014:	464b      	mov	r3, r9
 8007016:	eb45 0303 	adc.w	r3, r5, r3
 800701a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800701e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007022:	685b      	ldr	r3, [r3, #4]
 8007024:	2200      	movs	r2, #0
 8007026:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800702a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800702e:	f04f 0200 	mov.w	r2, #0
 8007032:	f04f 0300 	mov.w	r3, #0
 8007036:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800703a:	4629      	mov	r1, r5
 800703c:	008b      	lsls	r3, r1, #2
 800703e:	4621      	mov	r1, r4
 8007040:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007044:	4621      	mov	r1, r4
 8007046:	008a      	lsls	r2, r1, #2
 8007048:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800704c:	f7f9 f8bc 	bl	80001c8 <__aeabi_uldivmod>
 8007050:	4602      	mov	r2, r0
 8007052:	460b      	mov	r3, r1
 8007054:	4b60      	ldr	r3, [pc, #384]	@ (80071d8 <UART_SetConfig+0x4e4>)
 8007056:	fba3 2302 	umull	r2, r3, r3, r2
 800705a:	095b      	lsrs	r3, r3, #5
 800705c:	011c      	lsls	r4, r3, #4
 800705e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007062:	2200      	movs	r2, #0
 8007064:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007068:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800706c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8007070:	4642      	mov	r2, r8
 8007072:	464b      	mov	r3, r9
 8007074:	1891      	adds	r1, r2, r2
 8007076:	61b9      	str	r1, [r7, #24]
 8007078:	415b      	adcs	r3, r3
 800707a:	61fb      	str	r3, [r7, #28]
 800707c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007080:	4641      	mov	r1, r8
 8007082:	1851      	adds	r1, r2, r1
 8007084:	6139      	str	r1, [r7, #16]
 8007086:	4649      	mov	r1, r9
 8007088:	414b      	adcs	r3, r1
 800708a:	617b      	str	r3, [r7, #20]
 800708c:	f04f 0200 	mov.w	r2, #0
 8007090:	f04f 0300 	mov.w	r3, #0
 8007094:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007098:	4659      	mov	r1, fp
 800709a:	00cb      	lsls	r3, r1, #3
 800709c:	4651      	mov	r1, sl
 800709e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80070a2:	4651      	mov	r1, sl
 80070a4:	00ca      	lsls	r2, r1, #3
 80070a6:	4610      	mov	r0, r2
 80070a8:	4619      	mov	r1, r3
 80070aa:	4603      	mov	r3, r0
 80070ac:	4642      	mov	r2, r8
 80070ae:	189b      	adds	r3, r3, r2
 80070b0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80070b4:	464b      	mov	r3, r9
 80070b6:	460a      	mov	r2, r1
 80070b8:	eb42 0303 	adc.w	r3, r2, r3
 80070bc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80070c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80070c4:	685b      	ldr	r3, [r3, #4]
 80070c6:	2200      	movs	r2, #0
 80070c8:	67bb      	str	r3, [r7, #120]	@ 0x78
 80070ca:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80070cc:	f04f 0200 	mov.w	r2, #0
 80070d0:	f04f 0300 	mov.w	r3, #0
 80070d4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80070d8:	4649      	mov	r1, r9
 80070da:	008b      	lsls	r3, r1, #2
 80070dc:	4641      	mov	r1, r8
 80070de:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80070e2:	4641      	mov	r1, r8
 80070e4:	008a      	lsls	r2, r1, #2
 80070e6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80070ea:	f7f9 f86d 	bl	80001c8 <__aeabi_uldivmod>
 80070ee:	4602      	mov	r2, r0
 80070f0:	460b      	mov	r3, r1
 80070f2:	4611      	mov	r1, r2
 80070f4:	4b38      	ldr	r3, [pc, #224]	@ (80071d8 <UART_SetConfig+0x4e4>)
 80070f6:	fba3 2301 	umull	r2, r3, r3, r1
 80070fa:	095b      	lsrs	r3, r3, #5
 80070fc:	2264      	movs	r2, #100	@ 0x64
 80070fe:	fb02 f303 	mul.w	r3, r2, r3
 8007102:	1acb      	subs	r3, r1, r3
 8007104:	011b      	lsls	r3, r3, #4
 8007106:	3332      	adds	r3, #50	@ 0x32
 8007108:	4a33      	ldr	r2, [pc, #204]	@ (80071d8 <UART_SetConfig+0x4e4>)
 800710a:	fba2 2303 	umull	r2, r3, r2, r3
 800710e:	095b      	lsrs	r3, r3, #5
 8007110:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007114:	441c      	add	r4, r3
 8007116:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800711a:	2200      	movs	r2, #0
 800711c:	673b      	str	r3, [r7, #112]	@ 0x70
 800711e:	677a      	str	r2, [r7, #116]	@ 0x74
 8007120:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8007124:	4642      	mov	r2, r8
 8007126:	464b      	mov	r3, r9
 8007128:	1891      	adds	r1, r2, r2
 800712a:	60b9      	str	r1, [r7, #8]
 800712c:	415b      	adcs	r3, r3
 800712e:	60fb      	str	r3, [r7, #12]
 8007130:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007134:	4641      	mov	r1, r8
 8007136:	1851      	adds	r1, r2, r1
 8007138:	6039      	str	r1, [r7, #0]
 800713a:	4649      	mov	r1, r9
 800713c:	414b      	adcs	r3, r1
 800713e:	607b      	str	r3, [r7, #4]
 8007140:	f04f 0200 	mov.w	r2, #0
 8007144:	f04f 0300 	mov.w	r3, #0
 8007148:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800714c:	4659      	mov	r1, fp
 800714e:	00cb      	lsls	r3, r1, #3
 8007150:	4651      	mov	r1, sl
 8007152:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007156:	4651      	mov	r1, sl
 8007158:	00ca      	lsls	r2, r1, #3
 800715a:	4610      	mov	r0, r2
 800715c:	4619      	mov	r1, r3
 800715e:	4603      	mov	r3, r0
 8007160:	4642      	mov	r2, r8
 8007162:	189b      	adds	r3, r3, r2
 8007164:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007166:	464b      	mov	r3, r9
 8007168:	460a      	mov	r2, r1
 800716a:	eb42 0303 	adc.w	r3, r2, r3
 800716e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007170:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007174:	685b      	ldr	r3, [r3, #4]
 8007176:	2200      	movs	r2, #0
 8007178:	663b      	str	r3, [r7, #96]	@ 0x60
 800717a:	667a      	str	r2, [r7, #100]	@ 0x64
 800717c:	f04f 0200 	mov.w	r2, #0
 8007180:	f04f 0300 	mov.w	r3, #0
 8007184:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8007188:	4649      	mov	r1, r9
 800718a:	008b      	lsls	r3, r1, #2
 800718c:	4641      	mov	r1, r8
 800718e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007192:	4641      	mov	r1, r8
 8007194:	008a      	lsls	r2, r1, #2
 8007196:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800719a:	f7f9 f815 	bl	80001c8 <__aeabi_uldivmod>
 800719e:	4602      	mov	r2, r0
 80071a0:	460b      	mov	r3, r1
 80071a2:	4b0d      	ldr	r3, [pc, #52]	@ (80071d8 <UART_SetConfig+0x4e4>)
 80071a4:	fba3 1302 	umull	r1, r3, r3, r2
 80071a8:	095b      	lsrs	r3, r3, #5
 80071aa:	2164      	movs	r1, #100	@ 0x64
 80071ac:	fb01 f303 	mul.w	r3, r1, r3
 80071b0:	1ad3      	subs	r3, r2, r3
 80071b2:	011b      	lsls	r3, r3, #4
 80071b4:	3332      	adds	r3, #50	@ 0x32
 80071b6:	4a08      	ldr	r2, [pc, #32]	@ (80071d8 <UART_SetConfig+0x4e4>)
 80071b8:	fba2 2303 	umull	r2, r3, r2, r3
 80071bc:	095b      	lsrs	r3, r3, #5
 80071be:	f003 020f 	and.w	r2, r3, #15
 80071c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	4422      	add	r2, r4
 80071ca:	609a      	str	r2, [r3, #8]
}
 80071cc:	bf00      	nop
 80071ce:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80071d2:	46bd      	mov	sp, r7
 80071d4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80071d8:	51eb851f 	.word	0x51eb851f

080071dc <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 80071dc:	b084      	sub	sp, #16
 80071de:	b480      	push	{r7}
 80071e0:	b085      	sub	sp, #20
 80071e2:	af00      	add	r7, sp, #0
 80071e4:	6078      	str	r0, [r7, #4]
 80071e6:	f107 001c 	add.w	r0, r7, #28
 80071ea:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 80071ee:	2300      	movs	r3, #0
 80071f0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 80071f2:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 80071f4:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 80071f6:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 80071f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
             Init.ClockBypass         |\
 80071fa:	431a      	orrs	r2, r3
             Init.BusWide             |\
 80071fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
             Init.ClockPowerSave      |\
 80071fe:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 8007200:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
             Init.BusWide             |\
 8007202:	431a      	orrs	r2, r3
             Init.ClockDiv
 8007204:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
             Init.HardwareFlowControl |\
 8007206:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 8007208:	68fa      	ldr	r2, [r7, #12]
 800720a:	4313      	orrs	r3, r2
 800720c:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	685b      	ldr	r3, [r3, #4]
 8007212:	f423 43fd 	bic.w	r3, r3, #32384	@ 0x7e80
 8007216:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800721a:	68fa      	ldr	r2, [r7, #12]
 800721c:	431a      	orrs	r2, r3
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8007222:	2300      	movs	r3, #0
}
 8007224:	4618      	mov	r0, r3
 8007226:	3714      	adds	r7, #20
 8007228:	46bd      	mov	sp, r7
 800722a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800722e:	b004      	add	sp, #16
 8007230:	4770      	bx	lr

08007232 <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 8007232:	b480      	push	{r7}
 8007234:	b083      	sub	sp, #12
 8007236:	af00      	add	r7, sp, #0
 8007238:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
}
 8007240:	4618      	mov	r0, r3
 8007242:	370c      	adds	r7, #12
 8007244:	46bd      	mov	sp, r7
 8007246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800724a:	4770      	bx	lr

0800724c <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 800724c:	b480      	push	{r7}
 800724e:	b083      	sub	sp, #12
 8007250:	af00      	add	r7, sp, #0
 8007252:	6078      	str	r0, [r7, #4]
 8007254:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 8007256:	683b      	ldr	r3, [r7, #0]
 8007258:	681a      	ldr	r2, [r3, #0]
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 8007260:	2300      	movs	r3, #0
}
 8007262:	4618      	mov	r0, r3
 8007264:	370c      	adds	r7, #12
 8007266:	46bd      	mov	sp, r7
 8007268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800726c:	4770      	bx	lr

0800726e <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 800726e:	b480      	push	{r7}
 8007270:	b083      	sub	sp, #12
 8007272:	af00      	add	r7, sp, #0
 8007274:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	2203      	movs	r2, #3
 800727a:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 800727c:	2300      	movs	r3, #0
}
 800727e:	4618      	mov	r0, r3
 8007280:	370c      	adds	r7, #12
 8007282:	46bd      	mov	sp, r7
 8007284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007288:	4770      	bx	lr

0800728a <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 800728a:	b480      	push	{r7}
 800728c:	b083      	sub	sp, #12
 800728e:	af00      	add	r7, sp, #0
 8007290:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	f003 0303 	and.w	r3, r3, #3
}
 800729a:	4618      	mov	r0, r3
 800729c:	370c      	adds	r7, #12
 800729e:	46bd      	mov	sp, r7
 80072a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072a4:	4770      	bx	lr

080072a6 <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 80072a6:	b480      	push	{r7}
 80072a8:	b085      	sub	sp, #20
 80072aa:	af00      	add	r7, sp, #0
 80072ac:	6078      	str	r0, [r7, #4]
 80072ae:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 80072b0:	2300      	movs	r3, #0
 80072b2:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 80072b4:	683b      	ldr	r3, [r7, #0]
 80072b6:	681a      	ldr	r2, [r3, #0]
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 80072bc:	683b      	ldr	r3, [r7, #0]
 80072be:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 80072c0:	683b      	ldr	r3, [r7, #0]
 80072c2:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 80072c4:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 80072c6:	683b      	ldr	r3, [r7, #0]
 80072c8:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 80072ca:	431a      	orrs	r2, r3
                       Command->CPSM);
 80072cc:	683b      	ldr	r3, [r7, #0]
 80072ce:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 80072d0:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 80072d2:	68fa      	ldr	r2, [r7, #12]
 80072d4:	4313      	orrs	r3, r2
 80072d6:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	68db      	ldr	r3, [r3, #12]
 80072dc:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 80072e0:	f023 030f 	bic.w	r3, r3, #15
 80072e4:	68fa      	ldr	r2, [r7, #12]
 80072e6:	431a      	orrs	r2, r3
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 80072ec:	2300      	movs	r3, #0
}
 80072ee:	4618      	mov	r0, r3
 80072f0:	3714      	adds	r7, #20
 80072f2:	46bd      	mov	sp, r7
 80072f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072f8:	4770      	bx	lr

080072fa <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 80072fa:	b480      	push	{r7}
 80072fc:	b083      	sub	sp, #12
 80072fe:	af00      	add	r7, sp, #0
 8007300:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	691b      	ldr	r3, [r3, #16]
 8007306:	b2db      	uxtb	r3, r3
}
 8007308:	4618      	mov	r0, r3
 800730a:	370c      	adds	r7, #12
 800730c:	46bd      	mov	sp, r7
 800730e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007312:	4770      	bx	lr

08007314 <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 8007314:	b480      	push	{r7}
 8007316:	b085      	sub	sp, #20
 8007318:	af00      	add	r7, sp, #0
 800731a:	6078      	str	r0, [r7, #4]
 800731c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	3314      	adds	r3, #20
 8007322:	461a      	mov	r2, r3
 8007324:	683b      	ldr	r3, [r7, #0]
 8007326:	4413      	add	r3, r2
 8007328:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 800732a:	68fb      	ldr	r3, [r7, #12]
 800732c:	681b      	ldr	r3, [r3, #0]
}  
 800732e:	4618      	mov	r0, r3
 8007330:	3714      	adds	r7, #20
 8007332:	46bd      	mov	sp, r7
 8007334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007338:	4770      	bx	lr

0800733a <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 800733a:	b480      	push	{r7}
 800733c:	b085      	sub	sp, #20
 800733e:	af00      	add	r7, sp, #0
 8007340:	6078      	str	r0, [r7, #4]
 8007342:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8007344:	2300      	movs	r3, #0
 8007346:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 8007348:	683b      	ldr	r3, [r7, #0]
 800734a:	681a      	ldr	r2, [r3, #0]
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 8007350:	683b      	ldr	r3, [r7, #0]
 8007352:	685a      	ldr	r2, [r3, #4]
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8007358:	683b      	ldr	r3, [r7, #0]
 800735a:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 800735c:	683b      	ldr	r3, [r7, #0]
 800735e:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8007360:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 8007362:	683b      	ldr	r3, [r7, #0]
 8007364:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 8007366:	431a      	orrs	r2, r3
                       Data->DPSM);
 8007368:	683b      	ldr	r3, [r7, #0]
 800736a:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 800736c:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800736e:	68fa      	ldr	r2, [r7, #12]
 8007370:	4313      	orrs	r3, r2
 8007372:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007378:	f023 02f7 	bic.w	r2, r3, #247	@ 0xf7
 800737c:	68fb      	ldr	r3, [r7, #12]
 800737e:	431a      	orrs	r2, r3
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	62da      	str	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 8007384:	2300      	movs	r3, #0

}
 8007386:	4618      	mov	r0, r3
 8007388:	3714      	adds	r7, #20
 800738a:	46bd      	mov	sp, r7
 800738c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007390:	4770      	bx	lr

08007392 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 8007392:	b580      	push	{r7, lr}
 8007394:	b088      	sub	sp, #32
 8007396:	af00      	add	r7, sp, #0
 8007398:	6078      	str	r0, [r7, #4]
 800739a:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 800739c:	683b      	ldr	r3, [r7, #0]
 800739e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 80073a0:	2310      	movs	r3, #16
 80073a2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80073a4:	2340      	movs	r3, #64	@ 0x40
 80073a6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80073a8:	2300      	movs	r3, #0
 80073aa:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80073ac:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80073b0:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80073b2:	f107 0308 	add.w	r3, r7, #8
 80073b6:	4619      	mov	r1, r3
 80073b8:	6878      	ldr	r0, [r7, #4]
 80073ba:	f7ff ff74 	bl	80072a6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 80073be:	f241 3288 	movw	r2, #5000	@ 0x1388
 80073c2:	2110      	movs	r1, #16
 80073c4:	6878      	ldr	r0, [r7, #4]
 80073c6:	f000 f9d7 	bl	8007778 <SDMMC_GetCmdResp1>
 80073ca:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80073cc:	69fb      	ldr	r3, [r7, #28]
}
 80073ce:	4618      	mov	r0, r3
 80073d0:	3720      	adds	r7, #32
 80073d2:	46bd      	mov	sp, r7
 80073d4:	bd80      	pop	{r7, pc}

080073d6 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 80073d6:	b580      	push	{r7, lr}
 80073d8:	b088      	sub	sp, #32
 80073da:	af00      	add	r7, sp, #0
 80073dc:	6078      	str	r0, [r7, #4]
 80073de:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 80073e0:	683b      	ldr	r3, [r7, #0]
 80073e2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 80073e4:	2311      	movs	r3, #17
 80073e6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80073e8:	2340      	movs	r3, #64	@ 0x40
 80073ea:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80073ec:	2300      	movs	r3, #0
 80073ee:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80073f0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80073f4:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80073f6:	f107 0308 	add.w	r3, r7, #8
 80073fa:	4619      	mov	r1, r3
 80073fc:	6878      	ldr	r0, [r7, #4]
 80073fe:	f7ff ff52 	bl	80072a6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8007402:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007406:	2111      	movs	r1, #17
 8007408:	6878      	ldr	r0, [r7, #4]
 800740a:	f000 f9b5 	bl	8007778 <SDMMC_GetCmdResp1>
 800740e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007410:	69fb      	ldr	r3, [r7, #28]
}
 8007412:	4618      	mov	r0, r3
 8007414:	3720      	adds	r7, #32
 8007416:	46bd      	mov	sp, r7
 8007418:	bd80      	pop	{r7, pc}

0800741a <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 800741a:	b580      	push	{r7, lr}
 800741c:	b088      	sub	sp, #32
 800741e:	af00      	add	r7, sp, #0
 8007420:	6078      	str	r0, [r7, #4]
 8007422:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8007424:	683b      	ldr	r3, [r7, #0]
 8007426:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 8007428:	2312      	movs	r3, #18
 800742a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800742c:	2340      	movs	r3, #64	@ 0x40
 800742e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007430:	2300      	movs	r3, #0
 8007432:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007434:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007438:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800743a:	f107 0308 	add.w	r3, r7, #8
 800743e:	4619      	mov	r1, r3
 8007440:	6878      	ldr	r0, [r7, #4]
 8007442:	f7ff ff30 	bl	80072a6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8007446:	f241 3288 	movw	r2, #5000	@ 0x1388
 800744a:	2112      	movs	r1, #18
 800744c:	6878      	ldr	r0, [r7, #4]
 800744e:	f000 f993 	bl	8007778 <SDMMC_GetCmdResp1>
 8007452:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007454:	69fb      	ldr	r3, [r7, #28]
}
 8007456:	4618      	mov	r0, r3
 8007458:	3720      	adds	r7, #32
 800745a:	46bd      	mov	sp, r7
 800745c:	bd80      	pop	{r7, pc}

0800745e <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 800745e:	b580      	push	{r7, lr}
 8007460:	b088      	sub	sp, #32
 8007462:	af00      	add	r7, sp, #0
 8007464:	6078      	str	r0, [r7, #4]
 8007466:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8007468:	683b      	ldr	r3, [r7, #0]
 800746a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 800746c:	2318      	movs	r3, #24
 800746e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007470:	2340      	movs	r3, #64	@ 0x40
 8007472:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007474:	2300      	movs	r3, #0
 8007476:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007478:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800747c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800747e:	f107 0308 	add.w	r3, r7, #8
 8007482:	4619      	mov	r1, r3
 8007484:	6878      	ldr	r0, [r7, #4]
 8007486:	f7ff ff0e 	bl	80072a6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 800748a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800748e:	2118      	movs	r1, #24
 8007490:	6878      	ldr	r0, [r7, #4]
 8007492:	f000 f971 	bl	8007778 <SDMMC_GetCmdResp1>
 8007496:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007498:	69fb      	ldr	r3, [r7, #28]
}
 800749a:	4618      	mov	r0, r3
 800749c:	3720      	adds	r7, #32
 800749e:	46bd      	mov	sp, r7
 80074a0:	bd80      	pop	{r7, pc}

080074a2 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 80074a2:	b580      	push	{r7, lr}
 80074a4:	b088      	sub	sp, #32
 80074a6:	af00      	add	r7, sp, #0
 80074a8:	6078      	str	r0, [r7, #4]
 80074aa:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 80074ac:	683b      	ldr	r3, [r7, #0]
 80074ae:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 80074b0:	2319      	movs	r3, #25
 80074b2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80074b4:	2340      	movs	r3, #64	@ 0x40
 80074b6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80074b8:	2300      	movs	r3, #0
 80074ba:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80074bc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80074c0:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80074c2:	f107 0308 	add.w	r3, r7, #8
 80074c6:	4619      	mov	r1, r3
 80074c8:	6878      	ldr	r0, [r7, #4]
 80074ca:	f7ff feec 	bl	80072a6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 80074ce:	f241 3288 	movw	r2, #5000	@ 0x1388
 80074d2:	2119      	movs	r1, #25
 80074d4:	6878      	ldr	r0, [r7, #4]
 80074d6:	f000 f94f 	bl	8007778 <SDMMC_GetCmdResp1>
 80074da:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80074dc:	69fb      	ldr	r3, [r7, #28]
}
 80074de:	4618      	mov	r0, r3
 80074e0:	3720      	adds	r7, #32
 80074e2:	46bd      	mov	sp, r7
 80074e4:	bd80      	pop	{r7, pc}
	...

080074e8 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 80074e8:	b580      	push	{r7, lr}
 80074ea:	b088      	sub	sp, #32
 80074ec:	af00      	add	r7, sp, #0
 80074ee:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 80074f0:	2300      	movs	r3, #0
 80074f2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 80074f4:	230c      	movs	r3, #12
 80074f6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80074f8:	2340      	movs	r3, #64	@ 0x40
 80074fa:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80074fc:	2300      	movs	r3, #0
 80074fe:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007500:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007504:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007506:	f107 0308 	add.w	r3, r7, #8
 800750a:	4619      	mov	r1, r3
 800750c:	6878      	ldr	r0, [r7, #4]
 800750e:	f7ff feca 	bl	80072a6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 8007512:	4a05      	ldr	r2, [pc, #20]	@ (8007528 <SDMMC_CmdStopTransfer+0x40>)
 8007514:	210c      	movs	r1, #12
 8007516:	6878      	ldr	r0, [r7, #4]
 8007518:	f000 f92e 	bl	8007778 <SDMMC_GetCmdResp1>
 800751c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800751e:	69fb      	ldr	r3, [r7, #28]
}
 8007520:	4618      	mov	r0, r3
 8007522:	3720      	adds	r7, #32
 8007524:	46bd      	mov	sp, r7
 8007526:	bd80      	pop	{r7, pc}
 8007528:	05f5e100 	.word	0x05f5e100

0800752c <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 800752c:	b580      	push	{r7, lr}
 800752e:	b08a      	sub	sp, #40	@ 0x28
 8007530:	af00      	add	r7, sp, #0
 8007532:	60f8      	str	r0, [r7, #12]
 8007534:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8007538:	683b      	ldr	r3, [r7, #0]
 800753a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 800753c:	2307      	movs	r3, #7
 800753e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007540:	2340      	movs	r3, #64	@ 0x40
 8007542:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007544:	2300      	movs	r3, #0
 8007546:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007548:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800754c:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800754e:	f107 0310 	add.w	r3, r7, #16
 8007552:	4619      	mov	r1, r3
 8007554:	68f8      	ldr	r0, [r7, #12]
 8007556:	f7ff fea6 	bl	80072a6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 800755a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800755e:	2107      	movs	r1, #7
 8007560:	68f8      	ldr	r0, [r7, #12]
 8007562:	f000 f909 	bl	8007778 <SDMMC_GetCmdResp1>
 8007566:	6278      	str	r0, [r7, #36]	@ 0x24

  return errorstate;
 8007568:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800756a:	4618      	mov	r0, r3
 800756c:	3728      	adds	r7, #40	@ 0x28
 800756e:	46bd      	mov	sp, r7
 8007570:	bd80      	pop	{r7, pc}

08007572 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 8007572:	b580      	push	{r7, lr}
 8007574:	b088      	sub	sp, #32
 8007576:	af00      	add	r7, sp, #0
 8007578:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 800757a:	2300      	movs	r3, #0
 800757c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 800757e:	2300      	movs	r3, #0
 8007580:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 8007582:	2300      	movs	r3, #0
 8007584:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007586:	2300      	movs	r3, #0
 8007588:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800758a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800758e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007590:	f107 0308 	add.w	r3, r7, #8
 8007594:	4619      	mov	r1, r3
 8007596:	6878      	ldr	r0, [r7, #4]
 8007598:	f7ff fe85 	bl	80072a6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 800759c:	6878      	ldr	r0, [r7, #4]
 800759e:	f000 fb23 	bl	8007be8 <SDMMC_GetCmdError>
 80075a2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80075a4:	69fb      	ldr	r3, [r7, #28]
}
 80075a6:	4618      	mov	r0, r3
 80075a8:	3720      	adds	r7, #32
 80075aa:	46bd      	mov	sp, r7
 80075ac:	bd80      	pop	{r7, pc}

080075ae <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 80075ae:	b580      	push	{r7, lr}
 80075b0:	b088      	sub	sp, #32
 80075b2:	af00      	add	r7, sp, #0
 80075b4:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 80075b6:	f44f 73d5 	mov.w	r3, #426	@ 0x1aa
 80075ba:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 80075bc:	2308      	movs	r3, #8
 80075be:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80075c0:	2340      	movs	r3, #64	@ 0x40
 80075c2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80075c4:	2300      	movs	r3, #0
 80075c6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80075c8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80075cc:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80075ce:	f107 0308 	add.w	r3, r7, #8
 80075d2:	4619      	mov	r1, r3
 80075d4:	6878      	ldr	r0, [r7, #4]
 80075d6:	f7ff fe66 	bl	80072a6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 80075da:	6878      	ldr	r0, [r7, #4]
 80075dc:	f000 fab6 	bl	8007b4c <SDMMC_GetCmdResp7>
 80075e0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80075e2:	69fb      	ldr	r3, [r7, #28]
}
 80075e4:	4618      	mov	r0, r3
 80075e6:	3720      	adds	r7, #32
 80075e8:	46bd      	mov	sp, r7
 80075ea:	bd80      	pop	{r7, pc}

080075ec <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 80075ec:	b580      	push	{r7, lr}
 80075ee:	b088      	sub	sp, #32
 80075f0:	af00      	add	r7, sp, #0
 80075f2:	6078      	str	r0, [r7, #4]
 80075f4:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 80075f6:	683b      	ldr	r3, [r7, #0]
 80075f8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 80075fa:	2337      	movs	r3, #55	@ 0x37
 80075fc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80075fe:	2340      	movs	r3, #64	@ 0x40
 8007600:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007602:	2300      	movs	r3, #0
 8007604:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007606:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800760a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800760c:	f107 0308 	add.w	r3, r7, #8
 8007610:	4619      	mov	r1, r3
 8007612:	6878      	ldr	r0, [r7, #4]
 8007614:	f7ff fe47 	bl	80072a6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 8007618:	f241 3288 	movw	r2, #5000	@ 0x1388
 800761c:	2137      	movs	r1, #55	@ 0x37
 800761e:	6878      	ldr	r0, [r7, #4]
 8007620:	f000 f8aa 	bl	8007778 <SDMMC_GetCmdResp1>
 8007624:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007626:	69fb      	ldr	r3, [r7, #28]
}
 8007628:	4618      	mov	r0, r3
 800762a:	3720      	adds	r7, #32
 800762c:	46bd      	mov	sp, r7
 800762e:	bd80      	pop	{r7, pc}

08007630 <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8007630:	b580      	push	{r7, lr}
 8007632:	b088      	sub	sp, #32
 8007634:	af00      	add	r7, sp, #0
 8007636:	6078      	str	r0, [r7, #4]
 8007638:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 800763a:	683b      	ldr	r3, [r7, #0]
 800763c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007640:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007644:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 8007646:	2329      	movs	r3, #41	@ 0x29
 8007648:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800764a:	2340      	movs	r3, #64	@ 0x40
 800764c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800764e:	2300      	movs	r3, #0
 8007650:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007652:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007656:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007658:	f107 0308 	add.w	r3, r7, #8
 800765c:	4619      	mov	r1, r3
 800765e:	6878      	ldr	r0, [r7, #4]
 8007660:	f7ff fe21 	bl	80072a6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 8007664:	6878      	ldr	r0, [r7, #4]
 8007666:	f000 f9bd 	bl	80079e4 <SDMMC_GetCmdResp3>
 800766a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800766c:	69fb      	ldr	r3, [r7, #28]
}
 800766e:	4618      	mov	r0, r3
 8007670:	3720      	adds	r7, #32
 8007672:	46bd      	mov	sp, r7
 8007674:	bd80      	pop	{r7, pc}

08007676 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 8007676:	b580      	push	{r7, lr}
 8007678:	b088      	sub	sp, #32
 800767a:	af00      	add	r7, sp, #0
 800767c:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 800767e:	2300      	movs	r3, #0
 8007680:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8007682:	2302      	movs	r3, #2
 8007684:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8007686:	23c0      	movs	r3, #192	@ 0xc0
 8007688:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800768a:	2300      	movs	r3, #0
 800768c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800768e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007692:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007694:	f107 0308 	add.w	r3, r7, #8
 8007698:	4619      	mov	r1, r3
 800769a:	6878      	ldr	r0, [r7, #4]
 800769c:	f7ff fe03 	bl	80072a6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 80076a0:	6878      	ldr	r0, [r7, #4]
 80076a2:	f000 f957 	bl	8007954 <SDMMC_GetCmdResp2>
 80076a6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80076a8:	69fb      	ldr	r3, [r7, #28]
}
 80076aa:	4618      	mov	r0, r3
 80076ac:	3720      	adds	r7, #32
 80076ae:	46bd      	mov	sp, r7
 80076b0:	bd80      	pop	{r7, pc}

080076b2 <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 80076b2:	b580      	push	{r7, lr}
 80076b4:	b088      	sub	sp, #32
 80076b6:	af00      	add	r7, sp, #0
 80076b8:	6078      	str	r0, [r7, #4]
 80076ba:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 80076bc:	683b      	ldr	r3, [r7, #0]
 80076be:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 80076c0:	2309      	movs	r3, #9
 80076c2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 80076c4:	23c0      	movs	r3, #192	@ 0xc0
 80076c6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80076c8:	2300      	movs	r3, #0
 80076ca:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80076cc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80076d0:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80076d2:	f107 0308 	add.w	r3, r7, #8
 80076d6:	4619      	mov	r1, r3
 80076d8:	6878      	ldr	r0, [r7, #4]
 80076da:	f7ff fde4 	bl	80072a6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 80076de:	6878      	ldr	r0, [r7, #4]
 80076e0:	f000 f938 	bl	8007954 <SDMMC_GetCmdResp2>
 80076e4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80076e6:	69fb      	ldr	r3, [r7, #28]
}
 80076e8:	4618      	mov	r0, r3
 80076ea:	3720      	adds	r7, #32
 80076ec:	46bd      	mov	sp, r7
 80076ee:	bd80      	pop	{r7, pc}

080076f0 <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 80076f0:	b580      	push	{r7, lr}
 80076f2:	b088      	sub	sp, #32
 80076f4:	af00      	add	r7, sp, #0
 80076f6:	6078      	str	r0, [r7, #4]
 80076f8:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 80076fa:	2300      	movs	r3, #0
 80076fc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 80076fe:	2303      	movs	r3, #3
 8007700:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007702:	2340      	movs	r3, #64	@ 0x40
 8007704:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007706:	2300      	movs	r3, #0
 8007708:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800770a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800770e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007710:	f107 0308 	add.w	r3, r7, #8
 8007714:	4619      	mov	r1, r3
 8007716:	6878      	ldr	r0, [r7, #4]
 8007718:	f7ff fdc5 	bl	80072a6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 800771c:	683a      	ldr	r2, [r7, #0]
 800771e:	2103      	movs	r1, #3
 8007720:	6878      	ldr	r0, [r7, #4]
 8007722:	f000 f99d 	bl	8007a60 <SDMMC_GetCmdResp6>
 8007726:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007728:	69fb      	ldr	r3, [r7, #28]
}
 800772a:	4618      	mov	r0, r3
 800772c:	3720      	adds	r7, #32
 800772e:	46bd      	mov	sp, r7
 8007730:	bd80      	pop	{r7, pc}

08007732 <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8007732:	b580      	push	{r7, lr}
 8007734:	b088      	sub	sp, #32
 8007736:	af00      	add	r7, sp, #0
 8007738:	6078      	str	r0, [r7, #4]
 800773a:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 800773c:	683b      	ldr	r3, [r7, #0]
 800773e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 8007740:	230d      	movs	r3, #13
 8007742:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007744:	2340      	movs	r3, #64	@ 0x40
 8007746:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007748:	2300      	movs	r3, #0
 800774a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800774c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007750:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007752:	f107 0308 	add.w	r3, r7, #8
 8007756:	4619      	mov	r1, r3
 8007758:	6878      	ldr	r0, [r7, #4]
 800775a:	f7ff fda4 	bl	80072a6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 800775e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007762:	210d      	movs	r1, #13
 8007764:	6878      	ldr	r0, [r7, #4]
 8007766:	f000 f807 	bl	8007778 <SDMMC_GetCmdResp1>
 800776a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800776c:	69fb      	ldr	r3, [r7, #28]
}
 800776e:	4618      	mov	r0, r3
 8007770:	3720      	adds	r7, #32
 8007772:	46bd      	mov	sp, r7
 8007774:	bd80      	pop	{r7, pc}
	...

08007778 <SDMMC_GetCmdResp1>:
  * @param  SDIOx Pointer to SDMMC register base
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 8007778:	b580      	push	{r7, lr}
 800777a:	b088      	sub	sp, #32
 800777c:	af00      	add	r7, sp, #0
 800777e:	60f8      	str	r0, [r7, #12]
 8007780:	460b      	mov	r3, r1
 8007782:	607a      	str	r2, [r7, #4]
 8007784:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8007786:	4b70      	ldr	r3, [pc, #448]	@ (8007948 <SDMMC_GetCmdResp1+0x1d0>)
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	4a70      	ldr	r2, [pc, #448]	@ (800794c <SDMMC_GetCmdResp1+0x1d4>)
 800778c:	fba2 2303 	umull	r2, r3, r2, r3
 8007790:	0a5a      	lsrs	r2, r3, #9
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	fb02 f303 	mul.w	r3, r2, r3
 8007798:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 800779a:	69fb      	ldr	r3, [r7, #28]
 800779c:	1e5a      	subs	r2, r3, #1
 800779e:	61fa      	str	r2, [r7, #28]
 80077a0:	2b00      	cmp	r3, #0
 80077a2:	d102      	bne.n	80077aa <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 80077a4:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80077a8:	e0c9      	b.n	800793e <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDIOx->STA;
 80077aa:	68fb      	ldr	r3, [r7, #12]
 80077ac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80077ae:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80077b0:	69bb      	ldr	r3, [r7, #24]
 80077b2:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 80077b6:	2b00      	cmp	r3, #0
 80077b8:	d0ef      	beq.n	800779a <SDMMC_GetCmdResp1+0x22>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 80077ba:	69bb      	ldr	r3, [r7, #24]
 80077bc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80077c0:	2b00      	cmp	r3, #0
 80077c2:	d1ea      	bne.n	800779a <SDMMC_GetCmdResp1+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80077c8:	f003 0304 	and.w	r3, r3, #4
 80077cc:	2b00      	cmp	r3, #0
 80077ce:	d004      	beq.n	80077da <SDMMC_GetCmdResp1+0x62>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	2204      	movs	r2, #4
 80077d4:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80077d6:	2304      	movs	r3, #4
 80077d8:	e0b1      	b.n	800793e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 80077da:	68fb      	ldr	r3, [r7, #12]
 80077dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80077de:	f003 0301 	and.w	r3, r3, #1
 80077e2:	2b00      	cmp	r3, #0
 80077e4:	d004      	beq.n	80077f0 <SDMMC_GetCmdResp1+0x78>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 80077e6:	68fb      	ldr	r3, [r7, #12]
 80077e8:	2201      	movs	r2, #1
 80077ea:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80077ec:	2301      	movs	r3, #1
 80077ee:	e0a6      	b.n	800793e <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 80077f0:	68fb      	ldr	r3, [r7, #12]
 80077f2:	22c5      	movs	r2, #197	@ 0xc5
 80077f4:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 80077f6:	68f8      	ldr	r0, [r7, #12]
 80077f8:	f7ff fd7f 	bl	80072fa <SDIO_GetCommandResponse>
 80077fc:	4603      	mov	r3, r0
 80077fe:	461a      	mov	r2, r3
 8007800:	7afb      	ldrb	r3, [r7, #11]
 8007802:	4293      	cmp	r3, r2
 8007804:	d001      	beq.n	800780a <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8007806:	2301      	movs	r3, #1
 8007808:	e099      	b.n	800793e <SDMMC_GetCmdResp1+0x1c6>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800780a:	2100      	movs	r1, #0
 800780c:	68f8      	ldr	r0, [r7, #12]
 800780e:	f7ff fd81 	bl	8007314 <SDIO_GetResponse>
 8007812:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8007814:	697a      	ldr	r2, [r7, #20]
 8007816:	4b4e      	ldr	r3, [pc, #312]	@ (8007950 <SDMMC_GetCmdResp1+0x1d8>)
 8007818:	4013      	ands	r3, r2
 800781a:	2b00      	cmp	r3, #0
 800781c:	d101      	bne.n	8007822 <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 800781e:	2300      	movs	r3, #0
 8007820:	e08d      	b.n	800793e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8007822:	697b      	ldr	r3, [r7, #20]
 8007824:	2b00      	cmp	r3, #0
 8007826:	da02      	bge.n	800782e <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8007828:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800782c:	e087      	b.n	800793e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800782e:	697b      	ldr	r3, [r7, #20]
 8007830:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8007834:	2b00      	cmp	r3, #0
 8007836:	d001      	beq.n	800783c <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8007838:	2340      	movs	r3, #64	@ 0x40
 800783a:	e080      	b.n	800793e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800783c:	697b      	ldr	r3, [r7, #20]
 800783e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007842:	2b00      	cmp	r3, #0
 8007844:	d001      	beq.n	800784a <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8007846:	2380      	movs	r3, #128	@ 0x80
 8007848:	e079      	b.n	800793e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800784a:	697b      	ldr	r3, [r7, #20]
 800784c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007850:	2b00      	cmp	r3, #0
 8007852:	d002      	beq.n	800785a <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8007854:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8007858:	e071      	b.n	800793e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800785a:	697b      	ldr	r3, [r7, #20]
 800785c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007860:	2b00      	cmp	r3, #0
 8007862:	d002      	beq.n	800786a <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8007864:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007868:	e069      	b.n	800793e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800786a:	697b      	ldr	r3, [r7, #20]
 800786c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8007870:	2b00      	cmp	r3, #0
 8007872:	d002      	beq.n	800787a <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8007874:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007878:	e061      	b.n	800793e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800787a:	697b      	ldr	r3, [r7, #20]
 800787c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007880:	2b00      	cmp	r3, #0
 8007882:	d002      	beq.n	800788a <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8007884:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8007888:	e059      	b.n	800793e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800788a:	697b      	ldr	r3, [r7, #20]
 800788c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007890:	2b00      	cmp	r3, #0
 8007892:	d002      	beq.n	800789a <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8007894:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8007898:	e051      	b.n	800793e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800789a:	697b      	ldr	r3, [r7, #20]
 800789c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80078a0:	2b00      	cmp	r3, #0
 80078a2:	d002      	beq.n	80078aa <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 80078a4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80078a8:	e049      	b.n	800793e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 80078aa:	697b      	ldr	r3, [r7, #20]
 80078ac:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80078b0:	2b00      	cmp	r3, #0
 80078b2:	d002      	beq.n	80078ba <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 80078b4:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80078b8:	e041      	b.n	800793e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 80078ba:	697b      	ldr	r3, [r7, #20]
 80078bc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80078c0:	2b00      	cmp	r3, #0
 80078c2:	d002      	beq.n	80078ca <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 80078c4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80078c8:	e039      	b.n	800793e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 80078ca:	697b      	ldr	r3, [r7, #20]
 80078cc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80078d0:	2b00      	cmp	r3, #0
 80078d2:	d002      	beq.n	80078da <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 80078d4:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80078d8:	e031      	b.n	800793e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 80078da:	697b      	ldr	r3, [r7, #20]
 80078dc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80078e0:	2b00      	cmp	r3, #0
 80078e2:	d002      	beq.n	80078ea <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 80078e4:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 80078e8:	e029      	b.n	800793e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 80078ea:	697b      	ldr	r3, [r7, #20]
 80078ec:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	d002      	beq.n	80078fa <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 80078f4:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80078f8:	e021      	b.n	800793e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 80078fa:	697b      	ldr	r3, [r7, #20]
 80078fc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007900:	2b00      	cmp	r3, #0
 8007902:	d002      	beq.n	800790a <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8007904:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8007908:	e019      	b.n	800793e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800790a:	697b      	ldr	r3, [r7, #20]
 800790c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007910:	2b00      	cmp	r3, #0
 8007912:	d002      	beq.n	800791a <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8007914:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8007918:	e011      	b.n	800793e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800791a:	697b      	ldr	r3, [r7, #20]
 800791c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007920:	2b00      	cmp	r3, #0
 8007922:	d002      	beq.n	800792a <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 8007924:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8007928:	e009      	b.n	800793e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800792a:	697b      	ldr	r3, [r7, #20]
 800792c:	f003 0308 	and.w	r3, r3, #8
 8007930:	2b00      	cmp	r3, #0
 8007932:	d002      	beq.n	800793a <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8007934:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 8007938:	e001      	b.n	800793e <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800793a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 800793e:	4618      	mov	r0, r3
 8007940:	3720      	adds	r7, #32
 8007942:	46bd      	mov	sp, r7
 8007944:	bd80      	pop	{r7, pc}
 8007946:	bf00      	nop
 8007948:	20000008 	.word	0x20000008
 800794c:	10624dd3 	.word	0x10624dd3
 8007950:	fdffe008 	.word	0xfdffe008

08007954 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 8007954:	b480      	push	{r7}
 8007956:	b085      	sub	sp, #20
 8007958:	af00      	add	r7, sp, #0
 800795a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800795c:	4b1f      	ldr	r3, [pc, #124]	@ (80079dc <SDMMC_GetCmdResp2+0x88>)
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	4a1f      	ldr	r2, [pc, #124]	@ (80079e0 <SDMMC_GetCmdResp2+0x8c>)
 8007962:	fba2 2303 	umull	r2, r3, r2, r3
 8007966:	0a5b      	lsrs	r3, r3, #9
 8007968:	f241 3288 	movw	r2, #5000	@ 0x1388
 800796c:	fb02 f303 	mul.w	r3, r2, r3
 8007970:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8007972:	68fb      	ldr	r3, [r7, #12]
 8007974:	1e5a      	subs	r2, r3, #1
 8007976:	60fa      	str	r2, [r7, #12]
 8007978:	2b00      	cmp	r3, #0
 800797a:	d102      	bne.n	8007982 <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800797c:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8007980:	e026      	b.n	80079d0 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDIOx->STA;
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007986:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007988:	68bb      	ldr	r3, [r7, #8]
 800798a:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800798e:	2b00      	cmp	r3, #0
 8007990:	d0ef      	beq.n	8007972 <SDMMC_GetCmdResp2+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8007992:	68bb      	ldr	r3, [r7, #8]
 8007994:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007998:	2b00      	cmp	r3, #0
 800799a:	d1ea      	bne.n	8007972 <SDMMC_GetCmdResp2+0x1e>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80079a0:	f003 0304 	and.w	r3, r3, #4
 80079a4:	2b00      	cmp	r3, #0
 80079a6:	d004      	beq.n	80079b2 <SDMMC_GetCmdResp2+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	2204      	movs	r2, #4
 80079ac:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80079ae:	2304      	movs	r3, #4
 80079b0:	e00e      	b.n	80079d0 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80079b6:	f003 0301 	and.w	r3, r3, #1
 80079ba:	2b00      	cmp	r3, #0
 80079bc:	d004      	beq.n	80079c8 <SDMMC_GetCmdResp2+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	2201      	movs	r2, #1
 80079c2:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80079c4:	2301      	movs	r3, #1
 80079c6:	e003      	b.n	80079d0 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	22c5      	movs	r2, #197	@ 0xc5
 80079cc:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 80079ce:	2300      	movs	r3, #0
}
 80079d0:	4618      	mov	r0, r3
 80079d2:	3714      	adds	r7, #20
 80079d4:	46bd      	mov	sp, r7
 80079d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079da:	4770      	bx	lr
 80079dc:	20000008 	.word	0x20000008
 80079e0:	10624dd3 	.word	0x10624dd3

080079e4 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 80079e4:	b480      	push	{r7}
 80079e6:	b085      	sub	sp, #20
 80079e8:	af00      	add	r7, sp, #0
 80079ea:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80079ec:	4b1a      	ldr	r3, [pc, #104]	@ (8007a58 <SDMMC_GetCmdResp3+0x74>)
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	4a1a      	ldr	r2, [pc, #104]	@ (8007a5c <SDMMC_GetCmdResp3+0x78>)
 80079f2:	fba2 2303 	umull	r2, r3, r2, r3
 80079f6:	0a5b      	lsrs	r3, r3, #9
 80079f8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80079fc:	fb02 f303 	mul.w	r3, r2, r3
 8007a00:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8007a02:	68fb      	ldr	r3, [r7, #12]
 8007a04:	1e5a      	subs	r2, r3, #1
 8007a06:	60fa      	str	r2, [r7, #12]
 8007a08:	2b00      	cmp	r3, #0
 8007a0a:	d102      	bne.n	8007a12 <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8007a0c:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8007a10:	e01b      	b.n	8007a4a <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDIOx->STA;
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007a16:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007a18:	68bb      	ldr	r3, [r7, #8]
 8007a1a:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8007a1e:	2b00      	cmp	r3, #0
 8007a20:	d0ef      	beq.n	8007a02 <SDMMC_GetCmdResp3+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8007a22:	68bb      	ldr	r3, [r7, #8]
 8007a24:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007a28:	2b00      	cmp	r3, #0
 8007a2a:	d1ea      	bne.n	8007a02 <SDMMC_GetCmdResp3+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007a30:	f003 0304 	and.w	r3, r3, #4
 8007a34:	2b00      	cmp	r3, #0
 8007a36:	d004      	beq.n	8007a42 <SDMMC_GetCmdResp3+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	2204      	movs	r2, #4
 8007a3c:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8007a3e:	2304      	movs	r3, #4
 8007a40:	e003      	b.n	8007a4a <SDMMC_GetCmdResp3+0x66>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	22c5      	movs	r2, #197	@ 0xc5
 8007a46:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8007a48:	2300      	movs	r3, #0
}
 8007a4a:	4618      	mov	r0, r3
 8007a4c:	3714      	adds	r7, #20
 8007a4e:	46bd      	mov	sp, r7
 8007a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a54:	4770      	bx	lr
 8007a56:	bf00      	nop
 8007a58:	20000008 	.word	0x20000008
 8007a5c:	10624dd3 	.word	0x10624dd3

08007a60 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 8007a60:	b580      	push	{r7, lr}
 8007a62:	b088      	sub	sp, #32
 8007a64:	af00      	add	r7, sp, #0
 8007a66:	60f8      	str	r0, [r7, #12]
 8007a68:	460b      	mov	r3, r1
 8007a6a:	607a      	str	r2, [r7, #4]
 8007a6c:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8007a6e:	4b35      	ldr	r3, [pc, #212]	@ (8007b44 <SDMMC_GetCmdResp6+0xe4>)
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	4a35      	ldr	r2, [pc, #212]	@ (8007b48 <SDMMC_GetCmdResp6+0xe8>)
 8007a74:	fba2 2303 	umull	r2, r3, r2, r3
 8007a78:	0a5b      	lsrs	r3, r3, #9
 8007a7a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007a7e:	fb02 f303 	mul.w	r3, r2, r3
 8007a82:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 8007a84:	69fb      	ldr	r3, [r7, #28]
 8007a86:	1e5a      	subs	r2, r3, #1
 8007a88:	61fa      	str	r2, [r7, #28]
 8007a8a:	2b00      	cmp	r3, #0
 8007a8c:	d102      	bne.n	8007a94 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 8007a8e:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8007a92:	e052      	b.n	8007b3a <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDIOx->STA;
 8007a94:	68fb      	ldr	r3, [r7, #12]
 8007a96:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007a98:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007a9a:	69bb      	ldr	r3, [r7, #24]
 8007a9c:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8007aa0:	2b00      	cmp	r3, #0
 8007aa2:	d0ef      	beq.n	8007a84 <SDMMC_GetCmdResp6+0x24>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8007aa4:	69bb      	ldr	r3, [r7, #24]
 8007aa6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007aaa:	2b00      	cmp	r3, #0
 8007aac:	d1ea      	bne.n	8007a84 <SDMMC_GetCmdResp6+0x24>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8007aae:	68fb      	ldr	r3, [r7, #12]
 8007ab0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007ab2:	f003 0304 	and.w	r3, r3, #4
 8007ab6:	2b00      	cmp	r3, #0
 8007ab8:	d004      	beq.n	8007ac4 <SDMMC_GetCmdResp6+0x64>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	2204      	movs	r2, #4
 8007abe:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8007ac0:	2304      	movs	r3, #4
 8007ac2:	e03a      	b.n	8007b3a <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8007ac4:	68fb      	ldr	r3, [r7, #12]
 8007ac6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007ac8:	f003 0301 	and.w	r3, r3, #1
 8007acc:	2b00      	cmp	r3, #0
 8007ace:	d004      	beq.n	8007ada <SDMMC_GetCmdResp6+0x7a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8007ad0:	68fb      	ldr	r3, [r7, #12]
 8007ad2:	2201      	movs	r2, #1
 8007ad4:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8007ad6:	2301      	movs	r3, #1
 8007ad8:	e02f      	b.n	8007b3a <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8007ada:	68f8      	ldr	r0, [r7, #12]
 8007adc:	f7ff fc0d 	bl	80072fa <SDIO_GetCommandResponse>
 8007ae0:	4603      	mov	r3, r0
 8007ae2:	461a      	mov	r2, r3
 8007ae4:	7afb      	ldrb	r3, [r7, #11]
 8007ae6:	4293      	cmp	r3, r2
 8007ae8:	d001      	beq.n	8007aee <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8007aea:	2301      	movs	r3, #1
 8007aec:	e025      	b.n	8007b3a <SDMMC_GetCmdResp6+0xda>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8007aee:	68fb      	ldr	r3, [r7, #12]
 8007af0:	22c5      	movs	r2, #197	@ 0xc5
 8007af2:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8007af4:	2100      	movs	r1, #0
 8007af6:	68f8      	ldr	r0, [r7, #12]
 8007af8:	f7ff fc0c 	bl	8007314 <SDIO_GetResponse>
 8007afc:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 8007afe:	697b      	ldr	r3, [r7, #20]
 8007b00:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 8007b04:	2b00      	cmp	r3, #0
 8007b06:	d106      	bne.n	8007b16 <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 8007b08:	697b      	ldr	r3, [r7, #20]
 8007b0a:	0c1b      	lsrs	r3, r3, #16
 8007b0c:	b29a      	uxth	r2, r3
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 8007b12:	2300      	movs	r3, #0
 8007b14:	e011      	b.n	8007b3a <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 8007b16:	697b      	ldr	r3, [r7, #20]
 8007b18:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007b1c:	2b00      	cmp	r3, #0
 8007b1e:	d002      	beq.n	8007b26 <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8007b20:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8007b24:	e009      	b.n	8007b3a <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 8007b26:	697b      	ldr	r3, [r7, #20]
 8007b28:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007b2c:	2b00      	cmp	r3, #0
 8007b2e:	d002      	beq.n	8007b36 <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8007b30:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8007b34:	e001      	b.n	8007b3a <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8007b36:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 8007b3a:	4618      	mov	r0, r3
 8007b3c:	3720      	adds	r7, #32
 8007b3e:	46bd      	mov	sp, r7
 8007b40:	bd80      	pop	{r7, pc}
 8007b42:	bf00      	nop
 8007b44:	20000008 	.word	0x20000008
 8007b48:	10624dd3 	.word	0x10624dd3

08007b4c <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 8007b4c:	b480      	push	{r7}
 8007b4e:	b085      	sub	sp, #20
 8007b50:	af00      	add	r7, sp, #0
 8007b52:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8007b54:	4b22      	ldr	r3, [pc, #136]	@ (8007be0 <SDMMC_GetCmdResp7+0x94>)
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	4a22      	ldr	r2, [pc, #136]	@ (8007be4 <SDMMC_GetCmdResp7+0x98>)
 8007b5a:	fba2 2303 	umull	r2, r3, r2, r3
 8007b5e:	0a5b      	lsrs	r3, r3, #9
 8007b60:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007b64:	fb02 f303 	mul.w	r3, r2, r3
 8007b68:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8007b6a:	68fb      	ldr	r3, [r7, #12]
 8007b6c:	1e5a      	subs	r2, r3, #1
 8007b6e:	60fa      	str	r2, [r7, #12]
 8007b70:	2b00      	cmp	r3, #0
 8007b72:	d102      	bne.n	8007b7a <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8007b74:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8007b78:	e02c      	b.n	8007bd4 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDIOx->STA;
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007b7e:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007b80:	68bb      	ldr	r3, [r7, #8]
 8007b82:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8007b86:	2b00      	cmp	r3, #0
 8007b88:	d0ef      	beq.n	8007b6a <SDMMC_GetCmdResp7+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8007b8a:	68bb      	ldr	r3, [r7, #8]
 8007b8c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007b90:	2b00      	cmp	r3, #0
 8007b92:	d1ea      	bne.n	8007b6a <SDMMC_GetCmdResp7+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007b98:	f003 0304 	and.w	r3, r3, #4
 8007b9c:	2b00      	cmp	r3, #0
 8007b9e:	d004      	beq.n	8007baa <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	2204      	movs	r2, #4
 8007ba4:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8007ba6:	2304      	movs	r3, #4
 8007ba8:	e014      	b.n	8007bd4 <SDMMC_GetCmdResp7+0x88>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007bae:	f003 0301 	and.w	r3, r3, #1
 8007bb2:	2b00      	cmp	r3, #0
 8007bb4:	d004      	beq.n	8007bc0 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	2201      	movs	r2, #1
 8007bba:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8007bbc:	2301      	movs	r3, #1
 8007bbe:	e009      	b.n	8007bd4 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007bc4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007bc8:	2b00      	cmp	r3, #0
 8007bca:	d002      	beq.n	8007bd2 <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	2240      	movs	r2, #64	@ 0x40
 8007bd0:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8007bd2:	2300      	movs	r3, #0
  
}
 8007bd4:	4618      	mov	r0, r3
 8007bd6:	3714      	adds	r7, #20
 8007bd8:	46bd      	mov	sp, r7
 8007bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bde:	4770      	bx	lr
 8007be0:	20000008 	.word	0x20000008
 8007be4:	10624dd3 	.word	0x10624dd3

08007be8 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 8007be8:	b480      	push	{r7}
 8007bea:	b085      	sub	sp, #20
 8007bec:	af00      	add	r7, sp, #0
 8007bee:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8007bf0:	4b11      	ldr	r3, [pc, #68]	@ (8007c38 <SDMMC_GetCmdError+0x50>)
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	4a11      	ldr	r2, [pc, #68]	@ (8007c3c <SDMMC_GetCmdError+0x54>)
 8007bf6:	fba2 2303 	umull	r2, r3, r2, r3
 8007bfa:	0a5b      	lsrs	r3, r3, #9
 8007bfc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007c00:	fb02 f303 	mul.w	r3, r2, r3
 8007c04:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8007c06:	68fb      	ldr	r3, [r7, #12]
 8007c08:	1e5a      	subs	r2, r3, #1
 8007c0a:	60fa      	str	r2, [r7, #12]
 8007c0c:	2b00      	cmp	r3, #0
 8007c0e:	d102      	bne.n	8007c16 <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8007c10:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8007c14:	e009      	b.n	8007c2a <SDMMC_GetCmdError+0x42>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007c1a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007c1e:	2b00      	cmp	r3, #0
 8007c20:	d0f1      	beq.n	8007c06 <SDMMC_GetCmdError+0x1e>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	22c5      	movs	r2, #197	@ 0xc5
 8007c26:	639a      	str	r2, [r3, #56]	@ 0x38
  
  return SDMMC_ERROR_NONE;
 8007c28:	2300      	movs	r3, #0
}
 8007c2a:	4618      	mov	r0, r3
 8007c2c:	3714      	adds	r7, #20
 8007c2e:	46bd      	mov	sp, r7
 8007c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c34:	4770      	bx	lr
 8007c36:	bf00      	nop
 8007c38:	20000008 	.word	0x20000008
 8007c3c:	10624dd3 	.word	0x10624dd3

08007c40 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8007c40:	b580      	push	{r7, lr}
 8007c42:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 8007c44:	4904      	ldr	r1, [pc, #16]	@ (8007c58 <MX_FATFS_Init+0x18>)
 8007c46:	4805      	ldr	r0, [pc, #20]	@ (8007c5c <MX_FATFS_Init+0x1c>)
 8007c48:	f002 fae8 	bl	800a21c <FATFS_LinkDriver>
 8007c4c:	4603      	mov	r3, r0
 8007c4e:	461a      	mov	r2, r3
 8007c50:	4b03      	ldr	r3, [pc, #12]	@ (8007c60 <MX_FATFS_Init+0x20>)
 8007c52:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8007c54:	bf00      	nop
 8007c56:	bd80      	pop	{r7, pc}
 8007c58:	200006f0 	.word	0x200006f0
 8007c5c:	0800b368 	.word	0x0800b368
 8007c60:	200006ec 	.word	0x200006ec

08007c64 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8007c64:	b480      	push	{r7}
 8007c66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8007c68:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 8007c6a:	4618      	mov	r0, r3
 8007c6c:	46bd      	mov	sp, r7
 8007c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c72:	4770      	bx	lr

08007c74 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 8007c74:	b580      	push	{r7, lr}
 8007c76:	b082      	sub	sp, #8
 8007c78:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 8007c7a:	2300      	movs	r3, #0
 8007c7c:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 8007c7e:	f000 f86b 	bl	8007d58 <BSP_SD_IsDetected>
 8007c82:	4603      	mov	r3, r0
 8007c84:	2b01      	cmp	r3, #1
 8007c86:	d001      	beq.n	8007c8c <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 8007c88:	2301      	movs	r3, #1
 8007c8a:	e005      	b.n	8007c98 <BSP_SD_Init+0x24>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 8007c8c:	4804      	ldr	r0, [pc, #16]	@ (8007ca0 <BSP_SD_Init+0x2c>)
 8007c8e:	f7fb fefd 	bl	8003a8c <HAL_SD_Init>
 8007c92:	4603      	mov	r3, r0
 8007c94:	71fb      	strb	r3, [r7, #7]

  return sd_state;
 8007c96:	79fb      	ldrb	r3, [r7, #7]
}
 8007c98:	4618      	mov	r0, r3
 8007c9a:	3708      	adds	r7, #8
 8007c9c:	46bd      	mov	sp, r7
 8007c9e:	bd80      	pop	{r7, pc}
 8007ca0:	200000f4 	.word	0x200000f4

08007ca4 <BSP_SD_ReadBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to read
  * @param  Timeout: Timeout for read operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 8007ca4:	b580      	push	{r7, lr}
 8007ca6:	b088      	sub	sp, #32
 8007ca8:	af02      	add	r7, sp, #8
 8007caa:	60f8      	str	r0, [r7, #12]
 8007cac:	60b9      	str	r1, [r7, #8]
 8007cae:	607a      	str	r2, [r7, #4]
 8007cb0:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 8007cb2:	2300      	movs	r3, #0
 8007cb4:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_ReadBlocks(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks, Timeout) != HAL_OK)
 8007cb6:	683b      	ldr	r3, [r7, #0]
 8007cb8:	9300      	str	r3, [sp, #0]
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	68ba      	ldr	r2, [r7, #8]
 8007cbe:	68f9      	ldr	r1, [r7, #12]
 8007cc0:	4806      	ldr	r0, [pc, #24]	@ (8007cdc <BSP_SD_ReadBlocks+0x38>)
 8007cc2:	f7fb ff93 	bl	8003bec <HAL_SD_ReadBlocks>
 8007cc6:	4603      	mov	r3, r0
 8007cc8:	2b00      	cmp	r3, #0
 8007cca:	d001      	beq.n	8007cd0 <BSP_SD_ReadBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 8007ccc:	2301      	movs	r3, #1
 8007cce:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 8007cd0:	7dfb      	ldrb	r3, [r7, #23]
}
 8007cd2:	4618      	mov	r0, r3
 8007cd4:	3718      	adds	r7, #24
 8007cd6:	46bd      	mov	sp, r7
 8007cd8:	bd80      	pop	{r7, pc}
 8007cda:	bf00      	nop
 8007cdc:	200000f4 	.word	0x200000f4

08007ce0 <BSP_SD_WriteBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to write
  * @param  Timeout: Timeout for write operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 8007ce0:	b580      	push	{r7, lr}
 8007ce2:	b088      	sub	sp, #32
 8007ce4:	af02      	add	r7, sp, #8
 8007ce6:	60f8      	str	r0, [r7, #12]
 8007ce8:	60b9      	str	r1, [r7, #8]
 8007cea:	607a      	str	r2, [r7, #4]
 8007cec:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 8007cee:	2300      	movs	r3, #0
 8007cf0:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_WriteBlocks(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks, Timeout) != HAL_OK)
 8007cf2:	683b      	ldr	r3, [r7, #0]
 8007cf4:	9300      	str	r3, [sp, #0]
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	68ba      	ldr	r2, [r7, #8]
 8007cfa:	68f9      	ldr	r1, [r7, #12]
 8007cfc:	4806      	ldr	r0, [pc, #24]	@ (8007d18 <BSP_SD_WriteBlocks+0x38>)
 8007cfe:	f7fc f95b 	bl	8003fb8 <HAL_SD_WriteBlocks>
 8007d02:	4603      	mov	r3, r0
 8007d04:	2b00      	cmp	r3, #0
 8007d06:	d001      	beq.n	8007d0c <BSP_SD_WriteBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 8007d08:	2301      	movs	r3, #1
 8007d0a:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 8007d0c:	7dfb      	ldrb	r3, [r7, #23]
}
 8007d0e:	4618      	mov	r0, r3
 8007d10:	3718      	adds	r7, #24
 8007d12:	46bd      	mov	sp, r7
 8007d14:	bd80      	pop	{r7, pc}
 8007d16:	bf00      	nop
 8007d18:	200000f4 	.word	0x200000f4

08007d1c <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 8007d1c:	b580      	push	{r7, lr}
 8007d1e:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 8007d20:	4805      	ldr	r0, [pc, #20]	@ (8007d38 <BSP_SD_GetCardState+0x1c>)
 8007d22:	f7fc fca7 	bl	8004674 <HAL_SD_GetCardState>
 8007d26:	4603      	mov	r3, r0
 8007d28:	2b04      	cmp	r3, #4
 8007d2a:	bf14      	ite	ne
 8007d2c:	2301      	movne	r3, #1
 8007d2e:	2300      	moveq	r3, #0
 8007d30:	b2db      	uxtb	r3, r3
}
 8007d32:	4618      	mov	r0, r3
 8007d34:	bd80      	pop	{r7, pc}
 8007d36:	bf00      	nop
 8007d38:	200000f4 	.word	0x200000f4

08007d3c <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 8007d3c:	b580      	push	{r7, lr}
 8007d3e:	b082      	sub	sp, #8
 8007d40:	af00      	add	r7, sp, #0
 8007d42:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 8007d44:	6879      	ldr	r1, [r7, #4]
 8007d46:	4803      	ldr	r0, [pc, #12]	@ (8007d54 <BSP_SD_GetCardInfo+0x18>)
 8007d48:	f7fc fc68 	bl	800461c <HAL_SD_GetCardInfo>
}
 8007d4c:	bf00      	nop
 8007d4e:	3708      	adds	r7, #8
 8007d50:	46bd      	mov	sp, r7
 8007d52:	bd80      	pop	{r7, pc}
 8007d54:	200000f4 	.word	0x200000f4

08007d58 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 8007d58:	b480      	push	{r7}
 8007d5a:	b083      	sub	sp, #12
 8007d5c:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 8007d5e:	2301      	movs	r3, #1
 8007d60:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN 1 */
  /* user code can be inserted here */
  /* USER CODE END 1 */

  return status;
 8007d62:	79fb      	ldrb	r3, [r7, #7]
 8007d64:	b2db      	uxtb	r3, r3
}
 8007d66:	4618      	mov	r0, r3
 8007d68:	370c      	adds	r7, #12
 8007d6a:	46bd      	mov	sp, r7
 8007d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d70:	4770      	bx	lr
	...

08007d74 <SD_CheckStatus>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static DSTATUS SD_CheckStatus(BYTE lun)
{
 8007d74:	b580      	push	{r7, lr}
 8007d76:	b082      	sub	sp, #8
 8007d78:	af00      	add	r7, sp, #0
 8007d7a:	4603      	mov	r3, r0
 8007d7c:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 8007d7e:	4b0b      	ldr	r3, [pc, #44]	@ (8007dac <SD_CheckStatus+0x38>)
 8007d80:	2201      	movs	r2, #1
 8007d82:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 8007d84:	f7ff ffca 	bl	8007d1c <BSP_SD_GetCardState>
 8007d88:	4603      	mov	r3, r0
 8007d8a:	2b00      	cmp	r3, #0
 8007d8c:	d107      	bne.n	8007d9e <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 8007d8e:	4b07      	ldr	r3, [pc, #28]	@ (8007dac <SD_CheckStatus+0x38>)
 8007d90:	781b      	ldrb	r3, [r3, #0]
 8007d92:	b2db      	uxtb	r3, r3
 8007d94:	f023 0301 	bic.w	r3, r3, #1
 8007d98:	b2da      	uxtb	r2, r3
 8007d9a:	4b04      	ldr	r3, [pc, #16]	@ (8007dac <SD_CheckStatus+0x38>)
 8007d9c:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 8007d9e:	4b03      	ldr	r3, [pc, #12]	@ (8007dac <SD_CheckStatus+0x38>)
 8007da0:	781b      	ldrb	r3, [r3, #0]
 8007da2:	b2db      	uxtb	r3, r3
}
 8007da4:	4618      	mov	r0, r3
 8007da6:	3708      	adds	r7, #8
 8007da8:	46bd      	mov	sp, r7
 8007daa:	bd80      	pop	{r7, pc}
 8007dac:	20000011 	.word	0x20000011

08007db0 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 8007db0:	b580      	push	{r7, lr}
 8007db2:	b082      	sub	sp, #8
 8007db4:	af00      	add	r7, sp, #0
 8007db6:	4603      	mov	r3, r0
 8007db8:	71fb      	strb	r3, [r7, #7]
Stat = STA_NOINIT;
 8007dba:	4b0b      	ldr	r3, [pc, #44]	@ (8007de8 <SD_initialize+0x38>)
 8007dbc:	2201      	movs	r2, #1
 8007dbe:	701a      	strb	r2, [r3, #0]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 8007dc0:	f7ff ff58 	bl	8007c74 <BSP_SD_Init>
 8007dc4:	4603      	mov	r3, r0
 8007dc6:	2b00      	cmp	r3, #0
 8007dc8:	d107      	bne.n	8007dda <SD_initialize+0x2a>
  {
    Stat = SD_CheckStatus(lun);
 8007dca:	79fb      	ldrb	r3, [r7, #7]
 8007dcc:	4618      	mov	r0, r3
 8007dce:	f7ff ffd1 	bl	8007d74 <SD_CheckStatus>
 8007dd2:	4603      	mov	r3, r0
 8007dd4:	461a      	mov	r2, r3
 8007dd6:	4b04      	ldr	r3, [pc, #16]	@ (8007de8 <SD_initialize+0x38>)
 8007dd8:	701a      	strb	r2, [r3, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 8007dda:	4b03      	ldr	r3, [pc, #12]	@ (8007de8 <SD_initialize+0x38>)
 8007ddc:	781b      	ldrb	r3, [r3, #0]
 8007dde:	b2db      	uxtb	r3, r3
}
 8007de0:	4618      	mov	r0, r3
 8007de2:	3708      	adds	r7, #8
 8007de4:	46bd      	mov	sp, r7
 8007de6:	bd80      	pop	{r7, pc}
 8007de8:	20000011 	.word	0x20000011

08007dec <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 8007dec:	b580      	push	{r7, lr}
 8007dee:	b082      	sub	sp, #8
 8007df0:	af00      	add	r7, sp, #0
 8007df2:	4603      	mov	r3, r0
 8007df4:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 8007df6:	79fb      	ldrb	r3, [r7, #7]
 8007df8:	4618      	mov	r0, r3
 8007dfa:	f7ff ffbb 	bl	8007d74 <SD_CheckStatus>
 8007dfe:	4603      	mov	r3, r0
}
 8007e00:	4618      	mov	r0, r3
 8007e02:	3708      	adds	r7, #8
 8007e04:	46bd      	mov	sp, r7
 8007e06:	bd80      	pop	{r7, pc}

08007e08 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 8007e08:	b580      	push	{r7, lr}
 8007e0a:	b086      	sub	sp, #24
 8007e0c:	af00      	add	r7, sp, #0
 8007e0e:	60b9      	str	r1, [r7, #8]
 8007e10:	607a      	str	r2, [r7, #4]
 8007e12:	603b      	str	r3, [r7, #0]
 8007e14:	4603      	mov	r3, r0
 8007e16:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8007e18:	2301      	movs	r3, #1
 8007e1a:	75fb      	strb	r3, [r7, #23]

  if(BSP_SD_ReadBlocks((uint32_t*)buff,
 8007e1c:	f04f 33ff 	mov.w	r3, #4294967295
 8007e20:	683a      	ldr	r2, [r7, #0]
 8007e22:	6879      	ldr	r1, [r7, #4]
 8007e24:	68b8      	ldr	r0, [r7, #8]
 8007e26:	f7ff ff3d 	bl	8007ca4 <BSP_SD_ReadBlocks>
 8007e2a:	4603      	mov	r3, r0
 8007e2c:	2b00      	cmp	r3, #0
 8007e2e:	d107      	bne.n	8007e40 <SD_read+0x38>
                       (uint32_t) (sector),
                       count, SD_TIMEOUT) == MSD_OK)
  {
    /* wait until the read operation is finished */
    while(BSP_SD_GetCardState()!= MSD_OK)
 8007e30:	bf00      	nop
 8007e32:	f7ff ff73 	bl	8007d1c <BSP_SD_GetCardState>
 8007e36:	4603      	mov	r3, r0
 8007e38:	2b00      	cmp	r3, #0
 8007e3a:	d1fa      	bne.n	8007e32 <SD_read+0x2a>
    {
    }
    res = RES_OK;
 8007e3c:	2300      	movs	r3, #0
 8007e3e:	75fb      	strb	r3, [r7, #23]
  }

  return res;
 8007e40:	7dfb      	ldrb	r3, [r7, #23]
}
 8007e42:	4618      	mov	r0, r3
 8007e44:	3718      	adds	r7, #24
 8007e46:	46bd      	mov	sp, r7
 8007e48:	bd80      	pop	{r7, pc}

08007e4a <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 8007e4a:	b580      	push	{r7, lr}
 8007e4c:	b086      	sub	sp, #24
 8007e4e:	af00      	add	r7, sp, #0
 8007e50:	60b9      	str	r1, [r7, #8]
 8007e52:	607a      	str	r2, [r7, #4]
 8007e54:	603b      	str	r3, [r7, #0]
 8007e56:	4603      	mov	r3, r0
 8007e58:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8007e5a:	2301      	movs	r3, #1
 8007e5c:	75fb      	strb	r3, [r7, #23]

  if(BSP_SD_WriteBlocks((uint32_t*)buff,
 8007e5e:	f04f 33ff 	mov.w	r3, #4294967295
 8007e62:	683a      	ldr	r2, [r7, #0]
 8007e64:	6879      	ldr	r1, [r7, #4]
 8007e66:	68b8      	ldr	r0, [r7, #8]
 8007e68:	f7ff ff3a 	bl	8007ce0 <BSP_SD_WriteBlocks>
 8007e6c:	4603      	mov	r3, r0
 8007e6e:	2b00      	cmp	r3, #0
 8007e70:	d107      	bne.n	8007e82 <SD_write+0x38>
                        (uint32_t)(sector),
                        count, SD_TIMEOUT) == MSD_OK)
  {
	/* wait until the Write operation is finished */
    while(BSP_SD_GetCardState() != MSD_OK)
 8007e72:	bf00      	nop
 8007e74:	f7ff ff52 	bl	8007d1c <BSP_SD_GetCardState>
 8007e78:	4603      	mov	r3, r0
 8007e7a:	2b00      	cmp	r3, #0
 8007e7c:	d1fa      	bne.n	8007e74 <SD_write+0x2a>
    {
    }
    res = RES_OK;
 8007e7e:	2300      	movs	r3, #0
 8007e80:	75fb      	strb	r3, [r7, #23]
  }

  return res;
 8007e82:	7dfb      	ldrb	r3, [r7, #23]
}
 8007e84:	4618      	mov	r0, r3
 8007e86:	3718      	adds	r7, #24
 8007e88:	46bd      	mov	sp, r7
 8007e8a:	bd80      	pop	{r7, pc}

08007e8c <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 8007e8c:	b580      	push	{r7, lr}
 8007e8e:	b08c      	sub	sp, #48	@ 0x30
 8007e90:	af00      	add	r7, sp, #0
 8007e92:	4603      	mov	r3, r0
 8007e94:	603a      	str	r2, [r7, #0]
 8007e96:	71fb      	strb	r3, [r7, #7]
 8007e98:	460b      	mov	r3, r1
 8007e9a:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 8007e9c:	2301      	movs	r3, #1
 8007e9e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8007ea2:	4b25      	ldr	r3, [pc, #148]	@ (8007f38 <SD_ioctl+0xac>)
 8007ea4:	781b      	ldrb	r3, [r3, #0]
 8007ea6:	b2db      	uxtb	r3, r3
 8007ea8:	f003 0301 	and.w	r3, r3, #1
 8007eac:	2b00      	cmp	r3, #0
 8007eae:	d001      	beq.n	8007eb4 <SD_ioctl+0x28>
 8007eb0:	2303      	movs	r3, #3
 8007eb2:	e03c      	b.n	8007f2e <SD_ioctl+0xa2>

  switch (cmd)
 8007eb4:	79bb      	ldrb	r3, [r7, #6]
 8007eb6:	2b03      	cmp	r3, #3
 8007eb8:	d834      	bhi.n	8007f24 <SD_ioctl+0x98>
 8007eba:	a201      	add	r2, pc, #4	@ (adr r2, 8007ec0 <SD_ioctl+0x34>)
 8007ebc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ec0:	08007ed1 	.word	0x08007ed1
 8007ec4:	08007ed9 	.word	0x08007ed9
 8007ec8:	08007ef1 	.word	0x08007ef1
 8007ecc:	08007f0b 	.word	0x08007f0b
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 8007ed0:	2300      	movs	r3, #0
 8007ed2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 8007ed6:	e028      	b.n	8007f2a <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 8007ed8:	f107 030c 	add.w	r3, r7, #12
 8007edc:	4618      	mov	r0, r3
 8007ede:	f7ff ff2d 	bl	8007d3c <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 8007ee2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007ee4:	683b      	ldr	r3, [r7, #0]
 8007ee6:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8007ee8:	2300      	movs	r3, #0
 8007eea:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 8007eee:	e01c      	b.n	8007f2a <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8007ef0:	f107 030c 	add.w	r3, r7, #12
 8007ef4:	4618      	mov	r0, r3
 8007ef6:	f7ff ff21 	bl	8007d3c <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 8007efa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007efc:	b29a      	uxth	r2, r3
 8007efe:	683b      	ldr	r3, [r7, #0]
 8007f00:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 8007f02:	2300      	movs	r3, #0
 8007f04:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 8007f08:	e00f      	b.n	8007f2a <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8007f0a:	f107 030c 	add.w	r3, r7, #12
 8007f0e:	4618      	mov	r0, r3
 8007f10:	f7ff ff14 	bl	8007d3c <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 8007f14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f16:	0a5a      	lsrs	r2, r3, #9
 8007f18:	683b      	ldr	r3, [r7, #0]
 8007f1a:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8007f1c:	2300      	movs	r3, #0
 8007f1e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 8007f22:	e002      	b.n	8007f2a <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 8007f24:	2304      	movs	r3, #4
 8007f26:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  return res;
 8007f2a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8007f2e:	4618      	mov	r0, r3
 8007f30:	3730      	adds	r7, #48	@ 0x30
 8007f32:	46bd      	mov	sp, r7
 8007f34:	bd80      	pop	{r7, pc}
 8007f36:	bf00      	nop
 8007f38:	20000011 	.word	0x20000011

08007f3c <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8007f3c:	b580      	push	{r7, lr}
 8007f3e:	b084      	sub	sp, #16
 8007f40:	af00      	add	r7, sp, #0
 8007f42:	4603      	mov	r3, r0
 8007f44:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8007f46:	79fb      	ldrb	r3, [r7, #7]
 8007f48:	4a08      	ldr	r2, [pc, #32]	@ (8007f6c <disk_status+0x30>)
 8007f4a:	009b      	lsls	r3, r3, #2
 8007f4c:	4413      	add	r3, r2
 8007f4e:	685b      	ldr	r3, [r3, #4]
 8007f50:	685b      	ldr	r3, [r3, #4]
 8007f52:	79fa      	ldrb	r2, [r7, #7]
 8007f54:	4905      	ldr	r1, [pc, #20]	@ (8007f6c <disk_status+0x30>)
 8007f56:	440a      	add	r2, r1
 8007f58:	7a12      	ldrb	r2, [r2, #8]
 8007f5a:	4610      	mov	r0, r2
 8007f5c:	4798      	blx	r3
 8007f5e:	4603      	mov	r3, r0
 8007f60:	73fb      	strb	r3, [r7, #15]
  return stat;
 8007f62:	7bfb      	ldrb	r3, [r7, #15]
}
 8007f64:	4618      	mov	r0, r3
 8007f66:	3710      	adds	r7, #16
 8007f68:	46bd      	mov	sp, r7
 8007f6a:	bd80      	pop	{r7, pc}
 8007f6c:	2000071c 	.word	0x2000071c

08007f70 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8007f70:	b580      	push	{r7, lr}
 8007f72:	b084      	sub	sp, #16
 8007f74:	af00      	add	r7, sp, #0
 8007f76:	4603      	mov	r3, r0
 8007f78:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 8007f7a:	2300      	movs	r3, #0
 8007f7c:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 8007f7e:	79fb      	ldrb	r3, [r7, #7]
 8007f80:	4a0e      	ldr	r2, [pc, #56]	@ (8007fbc <disk_initialize+0x4c>)
 8007f82:	5cd3      	ldrb	r3, [r2, r3]
 8007f84:	2b00      	cmp	r3, #0
 8007f86:	d114      	bne.n	8007fb2 <disk_initialize+0x42>
  {
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8007f88:	79fb      	ldrb	r3, [r7, #7]
 8007f8a:	4a0c      	ldr	r2, [pc, #48]	@ (8007fbc <disk_initialize+0x4c>)
 8007f8c:	009b      	lsls	r3, r3, #2
 8007f8e:	4413      	add	r3, r2
 8007f90:	685b      	ldr	r3, [r3, #4]
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	79fa      	ldrb	r2, [r7, #7]
 8007f96:	4909      	ldr	r1, [pc, #36]	@ (8007fbc <disk_initialize+0x4c>)
 8007f98:	440a      	add	r2, r1
 8007f9a:	7a12      	ldrb	r2, [r2, #8]
 8007f9c:	4610      	mov	r0, r2
 8007f9e:	4798      	blx	r3
 8007fa0:	4603      	mov	r3, r0
 8007fa2:	73fb      	strb	r3, [r7, #15]
    if(stat == RES_OK)
 8007fa4:	7bfb      	ldrb	r3, [r7, #15]
 8007fa6:	2b00      	cmp	r3, #0
 8007fa8:	d103      	bne.n	8007fb2 <disk_initialize+0x42>
    {
      disk.is_initialized[pdrv] = 1;
 8007faa:	79fb      	ldrb	r3, [r7, #7]
 8007fac:	4a03      	ldr	r2, [pc, #12]	@ (8007fbc <disk_initialize+0x4c>)
 8007fae:	2101      	movs	r1, #1
 8007fb0:	54d1      	strb	r1, [r2, r3]
    }
  }
  return stat;
 8007fb2:	7bfb      	ldrb	r3, [r7, #15]
}
 8007fb4:	4618      	mov	r0, r3
 8007fb6:	3710      	adds	r7, #16
 8007fb8:	46bd      	mov	sp, r7
 8007fba:	bd80      	pop	{r7, pc}
 8007fbc:	2000071c 	.word	0x2000071c

08007fc0 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8007fc0:	b590      	push	{r4, r7, lr}
 8007fc2:	b087      	sub	sp, #28
 8007fc4:	af00      	add	r7, sp, #0
 8007fc6:	60b9      	str	r1, [r7, #8]
 8007fc8:	607a      	str	r2, [r7, #4]
 8007fca:	603b      	str	r3, [r7, #0]
 8007fcc:	4603      	mov	r3, r0
 8007fce:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8007fd0:	7bfb      	ldrb	r3, [r7, #15]
 8007fd2:	4a0a      	ldr	r2, [pc, #40]	@ (8007ffc <disk_read+0x3c>)
 8007fd4:	009b      	lsls	r3, r3, #2
 8007fd6:	4413      	add	r3, r2
 8007fd8:	685b      	ldr	r3, [r3, #4]
 8007fda:	689c      	ldr	r4, [r3, #8]
 8007fdc:	7bfb      	ldrb	r3, [r7, #15]
 8007fde:	4a07      	ldr	r2, [pc, #28]	@ (8007ffc <disk_read+0x3c>)
 8007fe0:	4413      	add	r3, r2
 8007fe2:	7a18      	ldrb	r0, [r3, #8]
 8007fe4:	683b      	ldr	r3, [r7, #0]
 8007fe6:	687a      	ldr	r2, [r7, #4]
 8007fe8:	68b9      	ldr	r1, [r7, #8]
 8007fea:	47a0      	blx	r4
 8007fec:	4603      	mov	r3, r0
 8007fee:	75fb      	strb	r3, [r7, #23]
  return res;
 8007ff0:	7dfb      	ldrb	r3, [r7, #23]
}
 8007ff2:	4618      	mov	r0, r3
 8007ff4:	371c      	adds	r7, #28
 8007ff6:	46bd      	mov	sp, r7
 8007ff8:	bd90      	pop	{r4, r7, pc}
 8007ffa:	bf00      	nop
 8007ffc:	2000071c 	.word	0x2000071c

08008000 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8008000:	b590      	push	{r4, r7, lr}
 8008002:	b087      	sub	sp, #28
 8008004:	af00      	add	r7, sp, #0
 8008006:	60b9      	str	r1, [r7, #8]
 8008008:	607a      	str	r2, [r7, #4]
 800800a:	603b      	str	r3, [r7, #0]
 800800c:	4603      	mov	r3, r0
 800800e:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8008010:	7bfb      	ldrb	r3, [r7, #15]
 8008012:	4a0a      	ldr	r2, [pc, #40]	@ (800803c <disk_write+0x3c>)
 8008014:	009b      	lsls	r3, r3, #2
 8008016:	4413      	add	r3, r2
 8008018:	685b      	ldr	r3, [r3, #4]
 800801a:	68dc      	ldr	r4, [r3, #12]
 800801c:	7bfb      	ldrb	r3, [r7, #15]
 800801e:	4a07      	ldr	r2, [pc, #28]	@ (800803c <disk_write+0x3c>)
 8008020:	4413      	add	r3, r2
 8008022:	7a18      	ldrb	r0, [r3, #8]
 8008024:	683b      	ldr	r3, [r7, #0]
 8008026:	687a      	ldr	r2, [r7, #4]
 8008028:	68b9      	ldr	r1, [r7, #8]
 800802a:	47a0      	blx	r4
 800802c:	4603      	mov	r3, r0
 800802e:	75fb      	strb	r3, [r7, #23]
  return res;
 8008030:	7dfb      	ldrb	r3, [r7, #23]
}
 8008032:	4618      	mov	r0, r3
 8008034:	371c      	adds	r7, #28
 8008036:	46bd      	mov	sp, r7
 8008038:	bd90      	pop	{r4, r7, pc}
 800803a:	bf00      	nop
 800803c:	2000071c 	.word	0x2000071c

08008040 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8008040:	b580      	push	{r7, lr}
 8008042:	b084      	sub	sp, #16
 8008044:	af00      	add	r7, sp, #0
 8008046:	4603      	mov	r3, r0
 8008048:	603a      	str	r2, [r7, #0]
 800804a:	71fb      	strb	r3, [r7, #7]
 800804c:	460b      	mov	r3, r1
 800804e:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8008050:	79fb      	ldrb	r3, [r7, #7]
 8008052:	4a09      	ldr	r2, [pc, #36]	@ (8008078 <disk_ioctl+0x38>)
 8008054:	009b      	lsls	r3, r3, #2
 8008056:	4413      	add	r3, r2
 8008058:	685b      	ldr	r3, [r3, #4]
 800805a:	691b      	ldr	r3, [r3, #16]
 800805c:	79fa      	ldrb	r2, [r7, #7]
 800805e:	4906      	ldr	r1, [pc, #24]	@ (8008078 <disk_ioctl+0x38>)
 8008060:	440a      	add	r2, r1
 8008062:	7a10      	ldrb	r0, [r2, #8]
 8008064:	79b9      	ldrb	r1, [r7, #6]
 8008066:	683a      	ldr	r2, [r7, #0]
 8008068:	4798      	blx	r3
 800806a:	4603      	mov	r3, r0
 800806c:	73fb      	strb	r3, [r7, #15]
  return res;
 800806e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008070:	4618      	mov	r0, r3
 8008072:	3710      	adds	r7, #16
 8008074:	46bd      	mov	sp, r7
 8008076:	bd80      	pop	{r7, pc}
 8008078:	2000071c 	.word	0x2000071c

0800807c <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800807c:	b480      	push	{r7}
 800807e:	b085      	sub	sp, #20
 8008080:	af00      	add	r7, sp, #0
 8008082:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	3301      	adds	r3, #1
 8008088:	781b      	ldrb	r3, [r3, #0]
 800808a:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800808c:	89fb      	ldrh	r3, [r7, #14]
 800808e:	021b      	lsls	r3, r3, #8
 8008090:	b21a      	sxth	r2, r3
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	781b      	ldrb	r3, [r3, #0]
 8008096:	b21b      	sxth	r3, r3
 8008098:	4313      	orrs	r3, r2
 800809a:	b21b      	sxth	r3, r3
 800809c:	81fb      	strh	r3, [r7, #14]
	return rv;
 800809e:	89fb      	ldrh	r3, [r7, #14]
}
 80080a0:	4618      	mov	r0, r3
 80080a2:	3714      	adds	r7, #20
 80080a4:	46bd      	mov	sp, r7
 80080a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080aa:	4770      	bx	lr

080080ac <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 80080ac:	b480      	push	{r7}
 80080ae:	b085      	sub	sp, #20
 80080b0:	af00      	add	r7, sp, #0
 80080b2:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	3303      	adds	r3, #3
 80080b8:	781b      	ldrb	r3, [r3, #0]
 80080ba:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 80080bc:	68fb      	ldr	r3, [r7, #12]
 80080be:	021b      	lsls	r3, r3, #8
 80080c0:	687a      	ldr	r2, [r7, #4]
 80080c2:	3202      	adds	r2, #2
 80080c4:	7812      	ldrb	r2, [r2, #0]
 80080c6:	4313      	orrs	r3, r2
 80080c8:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 80080ca:	68fb      	ldr	r3, [r7, #12]
 80080cc:	021b      	lsls	r3, r3, #8
 80080ce:	687a      	ldr	r2, [r7, #4]
 80080d0:	3201      	adds	r2, #1
 80080d2:	7812      	ldrb	r2, [r2, #0]
 80080d4:	4313      	orrs	r3, r2
 80080d6:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 80080d8:	68fb      	ldr	r3, [r7, #12]
 80080da:	021b      	lsls	r3, r3, #8
 80080dc:	687a      	ldr	r2, [r7, #4]
 80080de:	7812      	ldrb	r2, [r2, #0]
 80080e0:	4313      	orrs	r3, r2
 80080e2:	60fb      	str	r3, [r7, #12]
	return rv;
 80080e4:	68fb      	ldr	r3, [r7, #12]
}
 80080e6:	4618      	mov	r0, r3
 80080e8:	3714      	adds	r7, #20
 80080ea:	46bd      	mov	sp, r7
 80080ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080f0:	4770      	bx	lr

080080f2 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 80080f2:	b480      	push	{r7}
 80080f4:	b083      	sub	sp, #12
 80080f6:	af00      	add	r7, sp, #0
 80080f8:	6078      	str	r0, [r7, #4]
 80080fa:	460b      	mov	r3, r1
 80080fc:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	1c5a      	adds	r2, r3, #1
 8008102:	607a      	str	r2, [r7, #4]
 8008104:	887a      	ldrh	r2, [r7, #2]
 8008106:	b2d2      	uxtb	r2, r2
 8008108:	701a      	strb	r2, [r3, #0]
 800810a:	887b      	ldrh	r3, [r7, #2]
 800810c:	0a1b      	lsrs	r3, r3, #8
 800810e:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	1c5a      	adds	r2, r3, #1
 8008114:	607a      	str	r2, [r7, #4]
 8008116:	887a      	ldrh	r2, [r7, #2]
 8008118:	b2d2      	uxtb	r2, r2
 800811a:	701a      	strb	r2, [r3, #0]
}
 800811c:	bf00      	nop
 800811e:	370c      	adds	r7, #12
 8008120:	46bd      	mov	sp, r7
 8008122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008126:	4770      	bx	lr

08008128 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8008128:	b480      	push	{r7}
 800812a:	b083      	sub	sp, #12
 800812c:	af00      	add	r7, sp, #0
 800812e:	6078      	str	r0, [r7, #4]
 8008130:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	1c5a      	adds	r2, r3, #1
 8008136:	607a      	str	r2, [r7, #4]
 8008138:	683a      	ldr	r2, [r7, #0]
 800813a:	b2d2      	uxtb	r2, r2
 800813c:	701a      	strb	r2, [r3, #0]
 800813e:	683b      	ldr	r3, [r7, #0]
 8008140:	0a1b      	lsrs	r3, r3, #8
 8008142:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	1c5a      	adds	r2, r3, #1
 8008148:	607a      	str	r2, [r7, #4]
 800814a:	683a      	ldr	r2, [r7, #0]
 800814c:	b2d2      	uxtb	r2, r2
 800814e:	701a      	strb	r2, [r3, #0]
 8008150:	683b      	ldr	r3, [r7, #0]
 8008152:	0a1b      	lsrs	r3, r3, #8
 8008154:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	1c5a      	adds	r2, r3, #1
 800815a:	607a      	str	r2, [r7, #4]
 800815c:	683a      	ldr	r2, [r7, #0]
 800815e:	b2d2      	uxtb	r2, r2
 8008160:	701a      	strb	r2, [r3, #0]
 8008162:	683b      	ldr	r3, [r7, #0]
 8008164:	0a1b      	lsrs	r3, r3, #8
 8008166:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	1c5a      	adds	r2, r3, #1
 800816c:	607a      	str	r2, [r7, #4]
 800816e:	683a      	ldr	r2, [r7, #0]
 8008170:	b2d2      	uxtb	r2, r2
 8008172:	701a      	strb	r2, [r3, #0]
}
 8008174:	bf00      	nop
 8008176:	370c      	adds	r7, #12
 8008178:	46bd      	mov	sp, r7
 800817a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800817e:	4770      	bx	lr

08008180 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8008180:	b480      	push	{r7}
 8008182:	b087      	sub	sp, #28
 8008184:	af00      	add	r7, sp, #0
 8008186:	60f8      	str	r0, [r7, #12]
 8008188:	60b9      	str	r1, [r7, #8]
 800818a:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800818c:	68fb      	ldr	r3, [r7, #12]
 800818e:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8008190:	68bb      	ldr	r3, [r7, #8]
 8008192:	613b      	str	r3, [r7, #16]

	if (cnt) {
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	2b00      	cmp	r3, #0
 8008198:	d00d      	beq.n	80081b6 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800819a:	693a      	ldr	r2, [r7, #16]
 800819c:	1c53      	adds	r3, r2, #1
 800819e:	613b      	str	r3, [r7, #16]
 80081a0:	697b      	ldr	r3, [r7, #20]
 80081a2:	1c59      	adds	r1, r3, #1
 80081a4:	6179      	str	r1, [r7, #20]
 80081a6:	7812      	ldrb	r2, [r2, #0]
 80081a8:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	3b01      	subs	r3, #1
 80081ae:	607b      	str	r3, [r7, #4]
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	2b00      	cmp	r3, #0
 80081b4:	d1f1      	bne.n	800819a <mem_cpy+0x1a>
	}
}
 80081b6:	bf00      	nop
 80081b8:	371c      	adds	r7, #28
 80081ba:	46bd      	mov	sp, r7
 80081bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081c0:	4770      	bx	lr

080081c2 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 80081c2:	b480      	push	{r7}
 80081c4:	b087      	sub	sp, #28
 80081c6:	af00      	add	r7, sp, #0
 80081c8:	60f8      	str	r0, [r7, #12]
 80081ca:	60b9      	str	r1, [r7, #8]
 80081cc:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 80081ce:	68fb      	ldr	r3, [r7, #12]
 80081d0:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 80081d2:	697b      	ldr	r3, [r7, #20]
 80081d4:	1c5a      	adds	r2, r3, #1
 80081d6:	617a      	str	r2, [r7, #20]
 80081d8:	68ba      	ldr	r2, [r7, #8]
 80081da:	b2d2      	uxtb	r2, r2
 80081dc:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	3b01      	subs	r3, #1
 80081e2:	607b      	str	r3, [r7, #4]
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	2b00      	cmp	r3, #0
 80081e8:	d1f3      	bne.n	80081d2 <mem_set+0x10>
}
 80081ea:	bf00      	nop
 80081ec:	bf00      	nop
 80081ee:	371c      	adds	r7, #28
 80081f0:	46bd      	mov	sp, r7
 80081f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081f6:	4770      	bx	lr

080081f8 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 80081f8:	b480      	push	{r7}
 80081fa:	b089      	sub	sp, #36	@ 0x24
 80081fc:	af00      	add	r7, sp, #0
 80081fe:	60f8      	str	r0, [r7, #12]
 8008200:	60b9      	str	r1, [r7, #8]
 8008202:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8008204:	68fb      	ldr	r3, [r7, #12]
 8008206:	61fb      	str	r3, [r7, #28]
 8008208:	68bb      	ldr	r3, [r7, #8]
 800820a:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800820c:	2300      	movs	r3, #0
 800820e:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 8008210:	69fb      	ldr	r3, [r7, #28]
 8008212:	1c5a      	adds	r2, r3, #1
 8008214:	61fa      	str	r2, [r7, #28]
 8008216:	781b      	ldrb	r3, [r3, #0]
 8008218:	4619      	mov	r1, r3
 800821a:	69bb      	ldr	r3, [r7, #24]
 800821c:	1c5a      	adds	r2, r3, #1
 800821e:	61ba      	str	r2, [r7, #24]
 8008220:	781b      	ldrb	r3, [r3, #0]
 8008222:	1acb      	subs	r3, r1, r3
 8008224:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	3b01      	subs	r3, #1
 800822a:	607b      	str	r3, [r7, #4]
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	2b00      	cmp	r3, #0
 8008230:	d002      	beq.n	8008238 <mem_cmp+0x40>
 8008232:	697b      	ldr	r3, [r7, #20]
 8008234:	2b00      	cmp	r3, #0
 8008236:	d0eb      	beq.n	8008210 <mem_cmp+0x18>

	return r;
 8008238:	697b      	ldr	r3, [r7, #20]
}
 800823a:	4618      	mov	r0, r3
 800823c:	3724      	adds	r7, #36	@ 0x24
 800823e:	46bd      	mov	sp, r7
 8008240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008244:	4770      	bx	lr

08008246 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 8008246:	b480      	push	{r7}
 8008248:	b083      	sub	sp, #12
 800824a:	af00      	add	r7, sp, #0
 800824c:	6078      	str	r0, [r7, #4]
 800824e:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8008250:	e002      	b.n	8008258 <chk_chr+0x12>
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	3301      	adds	r3, #1
 8008256:	607b      	str	r3, [r7, #4]
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	781b      	ldrb	r3, [r3, #0]
 800825c:	2b00      	cmp	r3, #0
 800825e:	d005      	beq.n	800826c <chk_chr+0x26>
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	781b      	ldrb	r3, [r3, #0]
 8008264:	461a      	mov	r2, r3
 8008266:	683b      	ldr	r3, [r7, #0]
 8008268:	4293      	cmp	r3, r2
 800826a:	d1f2      	bne.n	8008252 <chk_chr+0xc>
	return *str;
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	781b      	ldrb	r3, [r3, #0]
}
 8008270:	4618      	mov	r0, r3
 8008272:	370c      	adds	r7, #12
 8008274:	46bd      	mov	sp, r7
 8008276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800827a:	4770      	bx	lr

0800827c <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800827c:	b480      	push	{r7}
 800827e:	b085      	sub	sp, #20
 8008280:	af00      	add	r7, sp, #0
 8008282:	6078      	str	r0, [r7, #4]
 8008284:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8008286:	2300      	movs	r3, #0
 8008288:	60bb      	str	r3, [r7, #8]
 800828a:	68bb      	ldr	r3, [r7, #8]
 800828c:	60fb      	str	r3, [r7, #12]
 800828e:	e029      	b.n	80082e4 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8008290:	4a27      	ldr	r2, [pc, #156]	@ (8008330 <chk_lock+0xb4>)
 8008292:	68fb      	ldr	r3, [r7, #12]
 8008294:	011b      	lsls	r3, r3, #4
 8008296:	4413      	add	r3, r2
 8008298:	681b      	ldr	r3, [r3, #0]
 800829a:	2b00      	cmp	r3, #0
 800829c:	d01d      	beq.n	80082da <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800829e:	4a24      	ldr	r2, [pc, #144]	@ (8008330 <chk_lock+0xb4>)
 80082a0:	68fb      	ldr	r3, [r7, #12]
 80082a2:	011b      	lsls	r3, r3, #4
 80082a4:	4413      	add	r3, r2
 80082a6:	681a      	ldr	r2, [r3, #0]
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	681b      	ldr	r3, [r3, #0]
 80082ac:	429a      	cmp	r2, r3
 80082ae:	d116      	bne.n	80082de <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 80082b0:	4a1f      	ldr	r2, [pc, #124]	@ (8008330 <chk_lock+0xb4>)
 80082b2:	68fb      	ldr	r3, [r7, #12]
 80082b4:	011b      	lsls	r3, r3, #4
 80082b6:	4413      	add	r3, r2
 80082b8:	3304      	adds	r3, #4
 80082ba:	681a      	ldr	r2, [r3, #0]
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 80082c0:	429a      	cmp	r2, r3
 80082c2:	d10c      	bne.n	80082de <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 80082c4:	4a1a      	ldr	r2, [pc, #104]	@ (8008330 <chk_lock+0xb4>)
 80082c6:	68fb      	ldr	r3, [r7, #12]
 80082c8:	011b      	lsls	r3, r3, #4
 80082ca:	4413      	add	r3, r2
 80082cc:	3308      	adds	r3, #8
 80082ce:	681a      	ldr	r2, [r3, #0]
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 80082d4:	429a      	cmp	r2, r3
 80082d6:	d102      	bne.n	80082de <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 80082d8:	e007      	b.n	80082ea <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 80082da:	2301      	movs	r3, #1
 80082dc:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 80082de:	68fb      	ldr	r3, [r7, #12]
 80082e0:	3301      	adds	r3, #1
 80082e2:	60fb      	str	r3, [r7, #12]
 80082e4:	68fb      	ldr	r3, [r7, #12]
 80082e6:	2b01      	cmp	r3, #1
 80082e8:	d9d2      	bls.n	8008290 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 80082ea:	68fb      	ldr	r3, [r7, #12]
 80082ec:	2b02      	cmp	r3, #2
 80082ee:	d109      	bne.n	8008304 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 80082f0:	68bb      	ldr	r3, [r7, #8]
 80082f2:	2b00      	cmp	r3, #0
 80082f4:	d102      	bne.n	80082fc <chk_lock+0x80>
 80082f6:	683b      	ldr	r3, [r7, #0]
 80082f8:	2b02      	cmp	r3, #2
 80082fa:	d101      	bne.n	8008300 <chk_lock+0x84>
 80082fc:	2300      	movs	r3, #0
 80082fe:	e010      	b.n	8008322 <chk_lock+0xa6>
 8008300:	2312      	movs	r3, #18
 8008302:	e00e      	b.n	8008322 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8008304:	683b      	ldr	r3, [r7, #0]
 8008306:	2b00      	cmp	r3, #0
 8008308:	d108      	bne.n	800831c <chk_lock+0xa0>
 800830a:	4a09      	ldr	r2, [pc, #36]	@ (8008330 <chk_lock+0xb4>)
 800830c:	68fb      	ldr	r3, [r7, #12]
 800830e:	011b      	lsls	r3, r3, #4
 8008310:	4413      	add	r3, r2
 8008312:	330c      	adds	r3, #12
 8008314:	881b      	ldrh	r3, [r3, #0]
 8008316:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800831a:	d101      	bne.n	8008320 <chk_lock+0xa4>
 800831c:	2310      	movs	r3, #16
 800831e:	e000      	b.n	8008322 <chk_lock+0xa6>
 8008320:	2300      	movs	r3, #0
}
 8008322:	4618      	mov	r0, r3
 8008324:	3714      	adds	r7, #20
 8008326:	46bd      	mov	sp, r7
 8008328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800832c:	4770      	bx	lr
 800832e:	bf00      	nop
 8008330:	200006fc 	.word	0x200006fc

08008334 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8008334:	b480      	push	{r7}
 8008336:	b083      	sub	sp, #12
 8008338:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800833a:	2300      	movs	r3, #0
 800833c:	607b      	str	r3, [r7, #4]
 800833e:	e002      	b.n	8008346 <enq_lock+0x12>
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	3301      	adds	r3, #1
 8008344:	607b      	str	r3, [r7, #4]
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	2b01      	cmp	r3, #1
 800834a:	d806      	bhi.n	800835a <enq_lock+0x26>
 800834c:	4a09      	ldr	r2, [pc, #36]	@ (8008374 <enq_lock+0x40>)
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	011b      	lsls	r3, r3, #4
 8008352:	4413      	add	r3, r2
 8008354:	681b      	ldr	r3, [r3, #0]
 8008356:	2b00      	cmp	r3, #0
 8008358:	d1f2      	bne.n	8008340 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	2b02      	cmp	r3, #2
 800835e:	bf14      	ite	ne
 8008360:	2301      	movne	r3, #1
 8008362:	2300      	moveq	r3, #0
 8008364:	b2db      	uxtb	r3, r3
}
 8008366:	4618      	mov	r0, r3
 8008368:	370c      	adds	r7, #12
 800836a:	46bd      	mov	sp, r7
 800836c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008370:	4770      	bx	lr
 8008372:	bf00      	nop
 8008374:	200006fc 	.word	0x200006fc

08008378 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8008378:	b480      	push	{r7}
 800837a:	b085      	sub	sp, #20
 800837c:	af00      	add	r7, sp, #0
 800837e:	6078      	str	r0, [r7, #4]
 8008380:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8008382:	2300      	movs	r3, #0
 8008384:	60fb      	str	r3, [r7, #12]
 8008386:	e01f      	b.n	80083c8 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8008388:	4a41      	ldr	r2, [pc, #260]	@ (8008490 <inc_lock+0x118>)
 800838a:	68fb      	ldr	r3, [r7, #12]
 800838c:	011b      	lsls	r3, r3, #4
 800838e:	4413      	add	r3, r2
 8008390:	681a      	ldr	r2, [r3, #0]
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	429a      	cmp	r2, r3
 8008398:	d113      	bne.n	80083c2 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800839a:	4a3d      	ldr	r2, [pc, #244]	@ (8008490 <inc_lock+0x118>)
 800839c:	68fb      	ldr	r3, [r7, #12]
 800839e:	011b      	lsls	r3, r3, #4
 80083a0:	4413      	add	r3, r2
 80083a2:	3304      	adds	r3, #4
 80083a4:	681a      	ldr	r2, [r3, #0]
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 80083aa:	429a      	cmp	r2, r3
 80083ac:	d109      	bne.n	80083c2 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 80083ae:	4a38      	ldr	r2, [pc, #224]	@ (8008490 <inc_lock+0x118>)
 80083b0:	68fb      	ldr	r3, [r7, #12]
 80083b2:	011b      	lsls	r3, r3, #4
 80083b4:	4413      	add	r3, r2
 80083b6:	3308      	adds	r3, #8
 80083b8:	681a      	ldr	r2, [r3, #0]
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 80083be:	429a      	cmp	r2, r3
 80083c0:	d006      	beq.n	80083d0 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 80083c2:	68fb      	ldr	r3, [r7, #12]
 80083c4:	3301      	adds	r3, #1
 80083c6:	60fb      	str	r3, [r7, #12]
 80083c8:	68fb      	ldr	r3, [r7, #12]
 80083ca:	2b01      	cmp	r3, #1
 80083cc:	d9dc      	bls.n	8008388 <inc_lock+0x10>
 80083ce:	e000      	b.n	80083d2 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 80083d0:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 80083d2:	68fb      	ldr	r3, [r7, #12]
 80083d4:	2b02      	cmp	r3, #2
 80083d6:	d132      	bne.n	800843e <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80083d8:	2300      	movs	r3, #0
 80083da:	60fb      	str	r3, [r7, #12]
 80083dc:	e002      	b.n	80083e4 <inc_lock+0x6c>
 80083de:	68fb      	ldr	r3, [r7, #12]
 80083e0:	3301      	adds	r3, #1
 80083e2:	60fb      	str	r3, [r7, #12]
 80083e4:	68fb      	ldr	r3, [r7, #12]
 80083e6:	2b01      	cmp	r3, #1
 80083e8:	d806      	bhi.n	80083f8 <inc_lock+0x80>
 80083ea:	4a29      	ldr	r2, [pc, #164]	@ (8008490 <inc_lock+0x118>)
 80083ec:	68fb      	ldr	r3, [r7, #12]
 80083ee:	011b      	lsls	r3, r3, #4
 80083f0:	4413      	add	r3, r2
 80083f2:	681b      	ldr	r3, [r3, #0]
 80083f4:	2b00      	cmp	r3, #0
 80083f6:	d1f2      	bne.n	80083de <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 80083f8:	68fb      	ldr	r3, [r7, #12]
 80083fa:	2b02      	cmp	r3, #2
 80083fc:	d101      	bne.n	8008402 <inc_lock+0x8a>
 80083fe:	2300      	movs	r3, #0
 8008400:	e040      	b.n	8008484 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	681a      	ldr	r2, [r3, #0]
 8008406:	4922      	ldr	r1, [pc, #136]	@ (8008490 <inc_lock+0x118>)
 8008408:	68fb      	ldr	r3, [r7, #12]
 800840a:	011b      	lsls	r3, r3, #4
 800840c:	440b      	add	r3, r1
 800840e:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	689a      	ldr	r2, [r3, #8]
 8008414:	491e      	ldr	r1, [pc, #120]	@ (8008490 <inc_lock+0x118>)
 8008416:	68fb      	ldr	r3, [r7, #12]
 8008418:	011b      	lsls	r3, r3, #4
 800841a:	440b      	add	r3, r1
 800841c:	3304      	adds	r3, #4
 800841e:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	695a      	ldr	r2, [r3, #20]
 8008424:	491a      	ldr	r1, [pc, #104]	@ (8008490 <inc_lock+0x118>)
 8008426:	68fb      	ldr	r3, [r7, #12]
 8008428:	011b      	lsls	r3, r3, #4
 800842a:	440b      	add	r3, r1
 800842c:	3308      	adds	r3, #8
 800842e:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8008430:	4a17      	ldr	r2, [pc, #92]	@ (8008490 <inc_lock+0x118>)
 8008432:	68fb      	ldr	r3, [r7, #12]
 8008434:	011b      	lsls	r3, r3, #4
 8008436:	4413      	add	r3, r2
 8008438:	330c      	adds	r3, #12
 800843a:	2200      	movs	r2, #0
 800843c:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800843e:	683b      	ldr	r3, [r7, #0]
 8008440:	2b00      	cmp	r3, #0
 8008442:	d009      	beq.n	8008458 <inc_lock+0xe0>
 8008444:	4a12      	ldr	r2, [pc, #72]	@ (8008490 <inc_lock+0x118>)
 8008446:	68fb      	ldr	r3, [r7, #12]
 8008448:	011b      	lsls	r3, r3, #4
 800844a:	4413      	add	r3, r2
 800844c:	330c      	adds	r3, #12
 800844e:	881b      	ldrh	r3, [r3, #0]
 8008450:	2b00      	cmp	r3, #0
 8008452:	d001      	beq.n	8008458 <inc_lock+0xe0>
 8008454:	2300      	movs	r3, #0
 8008456:	e015      	b.n	8008484 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8008458:	683b      	ldr	r3, [r7, #0]
 800845a:	2b00      	cmp	r3, #0
 800845c:	d108      	bne.n	8008470 <inc_lock+0xf8>
 800845e:	4a0c      	ldr	r2, [pc, #48]	@ (8008490 <inc_lock+0x118>)
 8008460:	68fb      	ldr	r3, [r7, #12]
 8008462:	011b      	lsls	r3, r3, #4
 8008464:	4413      	add	r3, r2
 8008466:	330c      	adds	r3, #12
 8008468:	881b      	ldrh	r3, [r3, #0]
 800846a:	3301      	adds	r3, #1
 800846c:	b29a      	uxth	r2, r3
 800846e:	e001      	b.n	8008474 <inc_lock+0xfc>
 8008470:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8008474:	4906      	ldr	r1, [pc, #24]	@ (8008490 <inc_lock+0x118>)
 8008476:	68fb      	ldr	r3, [r7, #12]
 8008478:	011b      	lsls	r3, r3, #4
 800847a:	440b      	add	r3, r1
 800847c:	330c      	adds	r3, #12
 800847e:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8008480:	68fb      	ldr	r3, [r7, #12]
 8008482:	3301      	adds	r3, #1
}
 8008484:	4618      	mov	r0, r3
 8008486:	3714      	adds	r7, #20
 8008488:	46bd      	mov	sp, r7
 800848a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800848e:	4770      	bx	lr
 8008490:	200006fc 	.word	0x200006fc

08008494 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8008494:	b480      	push	{r7}
 8008496:	b085      	sub	sp, #20
 8008498:	af00      	add	r7, sp, #0
 800849a:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	3b01      	subs	r3, #1
 80084a0:	607b      	str	r3, [r7, #4]
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	2b01      	cmp	r3, #1
 80084a6:	d825      	bhi.n	80084f4 <dec_lock+0x60>
		n = Files[i].ctr;
 80084a8:	4a17      	ldr	r2, [pc, #92]	@ (8008508 <dec_lock+0x74>)
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	011b      	lsls	r3, r3, #4
 80084ae:	4413      	add	r3, r2
 80084b0:	330c      	adds	r3, #12
 80084b2:	881b      	ldrh	r3, [r3, #0]
 80084b4:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 80084b6:	89fb      	ldrh	r3, [r7, #14]
 80084b8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80084bc:	d101      	bne.n	80084c2 <dec_lock+0x2e>
 80084be:	2300      	movs	r3, #0
 80084c0:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 80084c2:	89fb      	ldrh	r3, [r7, #14]
 80084c4:	2b00      	cmp	r3, #0
 80084c6:	d002      	beq.n	80084ce <dec_lock+0x3a>
 80084c8:	89fb      	ldrh	r3, [r7, #14]
 80084ca:	3b01      	subs	r3, #1
 80084cc:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 80084ce:	4a0e      	ldr	r2, [pc, #56]	@ (8008508 <dec_lock+0x74>)
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	011b      	lsls	r3, r3, #4
 80084d4:	4413      	add	r3, r2
 80084d6:	330c      	adds	r3, #12
 80084d8:	89fa      	ldrh	r2, [r7, #14]
 80084da:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 80084dc:	89fb      	ldrh	r3, [r7, #14]
 80084de:	2b00      	cmp	r3, #0
 80084e0:	d105      	bne.n	80084ee <dec_lock+0x5a>
 80084e2:	4a09      	ldr	r2, [pc, #36]	@ (8008508 <dec_lock+0x74>)
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	011b      	lsls	r3, r3, #4
 80084e8:	4413      	add	r3, r2
 80084ea:	2200      	movs	r2, #0
 80084ec:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 80084ee:	2300      	movs	r3, #0
 80084f0:	737b      	strb	r3, [r7, #13]
 80084f2:	e001      	b.n	80084f8 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 80084f4:	2302      	movs	r3, #2
 80084f6:	737b      	strb	r3, [r7, #13]
	}
	return res;
 80084f8:	7b7b      	ldrb	r3, [r7, #13]
}
 80084fa:	4618      	mov	r0, r3
 80084fc:	3714      	adds	r7, #20
 80084fe:	46bd      	mov	sp, r7
 8008500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008504:	4770      	bx	lr
 8008506:	bf00      	nop
 8008508:	200006fc 	.word	0x200006fc

0800850c <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800850c:	b480      	push	{r7}
 800850e:	b085      	sub	sp, #20
 8008510:	af00      	add	r7, sp, #0
 8008512:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8008514:	2300      	movs	r3, #0
 8008516:	60fb      	str	r3, [r7, #12]
 8008518:	e010      	b.n	800853c <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800851a:	4a0d      	ldr	r2, [pc, #52]	@ (8008550 <clear_lock+0x44>)
 800851c:	68fb      	ldr	r3, [r7, #12]
 800851e:	011b      	lsls	r3, r3, #4
 8008520:	4413      	add	r3, r2
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	687a      	ldr	r2, [r7, #4]
 8008526:	429a      	cmp	r2, r3
 8008528:	d105      	bne.n	8008536 <clear_lock+0x2a>
 800852a:	4a09      	ldr	r2, [pc, #36]	@ (8008550 <clear_lock+0x44>)
 800852c:	68fb      	ldr	r3, [r7, #12]
 800852e:	011b      	lsls	r3, r3, #4
 8008530:	4413      	add	r3, r2
 8008532:	2200      	movs	r2, #0
 8008534:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8008536:	68fb      	ldr	r3, [r7, #12]
 8008538:	3301      	adds	r3, #1
 800853a:	60fb      	str	r3, [r7, #12]
 800853c:	68fb      	ldr	r3, [r7, #12]
 800853e:	2b01      	cmp	r3, #1
 8008540:	d9eb      	bls.n	800851a <clear_lock+0xe>
	}
}
 8008542:	bf00      	nop
 8008544:	bf00      	nop
 8008546:	3714      	adds	r7, #20
 8008548:	46bd      	mov	sp, r7
 800854a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800854e:	4770      	bx	lr
 8008550:	200006fc 	.word	0x200006fc

08008554 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8008554:	b580      	push	{r7, lr}
 8008556:	b086      	sub	sp, #24
 8008558:	af00      	add	r7, sp, #0
 800855a:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800855c:	2300      	movs	r3, #0
 800855e:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	78db      	ldrb	r3, [r3, #3]
 8008564:	2b00      	cmp	r3, #0
 8008566:	d034      	beq.n	80085d2 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800856c:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	7858      	ldrb	r0, [r3, #1]
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8008578:	2301      	movs	r3, #1
 800857a:	697a      	ldr	r2, [r7, #20]
 800857c:	f7ff fd40 	bl	8008000 <disk_write>
 8008580:	4603      	mov	r3, r0
 8008582:	2b00      	cmp	r3, #0
 8008584:	d002      	beq.n	800858c <sync_window+0x38>
			res = FR_DISK_ERR;
 8008586:	2301      	movs	r3, #1
 8008588:	73fb      	strb	r3, [r7, #15]
 800858a:	e022      	b.n	80085d2 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	2200      	movs	r2, #0
 8008590:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	6a1b      	ldr	r3, [r3, #32]
 8008596:	697a      	ldr	r2, [r7, #20]
 8008598:	1ad2      	subs	r2, r2, r3
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	699b      	ldr	r3, [r3, #24]
 800859e:	429a      	cmp	r2, r3
 80085a0:	d217      	bcs.n	80085d2 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	789b      	ldrb	r3, [r3, #2]
 80085a6:	613b      	str	r3, [r7, #16]
 80085a8:	e010      	b.n	80085cc <sync_window+0x78>
					wsect += fs->fsize;
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	699b      	ldr	r3, [r3, #24]
 80085ae:	697a      	ldr	r2, [r7, #20]
 80085b0:	4413      	add	r3, r2
 80085b2:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	7858      	ldrb	r0, [r3, #1]
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80085be:	2301      	movs	r3, #1
 80085c0:	697a      	ldr	r2, [r7, #20]
 80085c2:	f7ff fd1d 	bl	8008000 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80085c6:	693b      	ldr	r3, [r7, #16]
 80085c8:	3b01      	subs	r3, #1
 80085ca:	613b      	str	r3, [r7, #16]
 80085cc:	693b      	ldr	r3, [r7, #16]
 80085ce:	2b01      	cmp	r3, #1
 80085d0:	d8eb      	bhi.n	80085aa <sync_window+0x56>
				}
			}
		}
	}
	return res;
 80085d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80085d4:	4618      	mov	r0, r3
 80085d6:	3718      	adds	r7, #24
 80085d8:	46bd      	mov	sp, r7
 80085da:	bd80      	pop	{r7, pc}

080085dc <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 80085dc:	b580      	push	{r7, lr}
 80085de:	b084      	sub	sp, #16
 80085e0:	af00      	add	r7, sp, #0
 80085e2:	6078      	str	r0, [r7, #4]
 80085e4:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 80085e6:	2300      	movs	r3, #0
 80085e8:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80085ee:	683a      	ldr	r2, [r7, #0]
 80085f0:	429a      	cmp	r2, r3
 80085f2:	d01b      	beq.n	800862c <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 80085f4:	6878      	ldr	r0, [r7, #4]
 80085f6:	f7ff ffad 	bl	8008554 <sync_window>
 80085fa:	4603      	mov	r3, r0
 80085fc:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 80085fe:	7bfb      	ldrb	r3, [r7, #15]
 8008600:	2b00      	cmp	r3, #0
 8008602:	d113      	bne.n	800862c <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	7858      	ldrb	r0, [r3, #1]
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800860e:	2301      	movs	r3, #1
 8008610:	683a      	ldr	r2, [r7, #0]
 8008612:	f7ff fcd5 	bl	8007fc0 <disk_read>
 8008616:	4603      	mov	r3, r0
 8008618:	2b00      	cmp	r3, #0
 800861a:	d004      	beq.n	8008626 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800861c:	f04f 33ff 	mov.w	r3, #4294967295
 8008620:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8008622:	2301      	movs	r3, #1
 8008624:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	683a      	ldr	r2, [r7, #0]
 800862a:	62da      	str	r2, [r3, #44]	@ 0x2c
		}
	}
	return res;
 800862c:	7bfb      	ldrb	r3, [r7, #15]
}
 800862e:	4618      	mov	r0, r3
 8008630:	3710      	adds	r7, #16
 8008632:	46bd      	mov	sp, r7
 8008634:	bd80      	pop	{r7, pc}
	...

08008638 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8008638:	b580      	push	{r7, lr}
 800863a:	b084      	sub	sp, #16
 800863c:	af00      	add	r7, sp, #0
 800863e:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8008640:	6878      	ldr	r0, [r7, #4]
 8008642:	f7ff ff87 	bl	8008554 <sync_window>
 8008646:	4603      	mov	r3, r0
 8008648:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800864a:	7bfb      	ldrb	r3, [r7, #15]
 800864c:	2b00      	cmp	r3, #0
 800864e:	d158      	bne.n	8008702 <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	781b      	ldrb	r3, [r3, #0]
 8008654:	2b03      	cmp	r3, #3
 8008656:	d148      	bne.n	80086ea <sync_fs+0xb2>
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	791b      	ldrb	r3, [r3, #4]
 800865c:	2b01      	cmp	r3, #1
 800865e:	d144      	bne.n	80086ea <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	3330      	adds	r3, #48	@ 0x30
 8008664:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008668:	2100      	movs	r1, #0
 800866a:	4618      	mov	r0, r3
 800866c:	f7ff fda9 	bl	80081c2 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	3330      	adds	r3, #48	@ 0x30
 8008674:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8008678:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 800867c:	4618      	mov	r0, r3
 800867e:	f7ff fd38 	bl	80080f2 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	3330      	adds	r3, #48	@ 0x30
 8008686:	4921      	ldr	r1, [pc, #132]	@ (800870c <sync_fs+0xd4>)
 8008688:	4618      	mov	r0, r3
 800868a:	f7ff fd4d 	bl	8008128 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	3330      	adds	r3, #48	@ 0x30
 8008692:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 8008696:	491e      	ldr	r1, [pc, #120]	@ (8008710 <sync_fs+0xd8>)
 8008698:	4618      	mov	r0, r3
 800869a:	f7ff fd45 	bl	8008128 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	3330      	adds	r3, #48	@ 0x30
 80086a2:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	691b      	ldr	r3, [r3, #16]
 80086aa:	4619      	mov	r1, r3
 80086ac:	4610      	mov	r0, r2
 80086ae:	f7ff fd3b 	bl	8008128 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	3330      	adds	r3, #48	@ 0x30
 80086b6:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	68db      	ldr	r3, [r3, #12]
 80086be:	4619      	mov	r1, r3
 80086c0:	4610      	mov	r0, r2
 80086c2:	f7ff fd31 	bl	8008128 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	69db      	ldr	r3, [r3, #28]
 80086ca:	1c5a      	adds	r2, r3, #1
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	62da      	str	r2, [r3, #44]	@ 0x2c
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	7858      	ldrb	r0, [r3, #1]
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80086de:	2301      	movs	r3, #1
 80086e0:	f7ff fc8e 	bl	8008000 <disk_write>
			fs->fsi_flag = 0;
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	2200      	movs	r2, #0
 80086e8:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	785b      	ldrb	r3, [r3, #1]
 80086ee:	2200      	movs	r2, #0
 80086f0:	2100      	movs	r1, #0
 80086f2:	4618      	mov	r0, r3
 80086f4:	f7ff fca4 	bl	8008040 <disk_ioctl>
 80086f8:	4603      	mov	r3, r0
 80086fa:	2b00      	cmp	r3, #0
 80086fc:	d001      	beq.n	8008702 <sync_fs+0xca>
 80086fe:	2301      	movs	r3, #1
 8008700:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8008702:	7bfb      	ldrb	r3, [r7, #15]
}
 8008704:	4618      	mov	r0, r3
 8008706:	3710      	adds	r7, #16
 8008708:	46bd      	mov	sp, r7
 800870a:	bd80      	pop	{r7, pc}
 800870c:	41615252 	.word	0x41615252
 8008710:	61417272 	.word	0x61417272

08008714 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8008714:	b480      	push	{r7}
 8008716:	b083      	sub	sp, #12
 8008718:	af00      	add	r7, sp, #0
 800871a:	6078      	str	r0, [r7, #4]
 800871c:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800871e:	683b      	ldr	r3, [r7, #0]
 8008720:	3b02      	subs	r3, #2
 8008722:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	695b      	ldr	r3, [r3, #20]
 8008728:	3b02      	subs	r3, #2
 800872a:	683a      	ldr	r2, [r7, #0]
 800872c:	429a      	cmp	r2, r3
 800872e:	d301      	bcc.n	8008734 <clust2sect+0x20>
 8008730:	2300      	movs	r3, #0
 8008732:	e008      	b.n	8008746 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	895b      	ldrh	r3, [r3, #10]
 8008738:	461a      	mov	r2, r3
 800873a:	683b      	ldr	r3, [r7, #0]
 800873c:	fb03 f202 	mul.w	r2, r3, r2
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008744:	4413      	add	r3, r2
}
 8008746:	4618      	mov	r0, r3
 8008748:	370c      	adds	r7, #12
 800874a:	46bd      	mov	sp, r7
 800874c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008750:	4770      	bx	lr

08008752 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8008752:	b580      	push	{r7, lr}
 8008754:	b086      	sub	sp, #24
 8008756:	af00      	add	r7, sp, #0
 8008758:	6078      	str	r0, [r7, #4]
 800875a:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	681b      	ldr	r3, [r3, #0]
 8008760:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8008762:	683b      	ldr	r3, [r7, #0]
 8008764:	2b01      	cmp	r3, #1
 8008766:	d904      	bls.n	8008772 <get_fat+0x20>
 8008768:	693b      	ldr	r3, [r7, #16]
 800876a:	695b      	ldr	r3, [r3, #20]
 800876c:	683a      	ldr	r2, [r7, #0]
 800876e:	429a      	cmp	r2, r3
 8008770:	d302      	bcc.n	8008778 <get_fat+0x26>
		val = 1;	/* Internal error */
 8008772:	2301      	movs	r3, #1
 8008774:	617b      	str	r3, [r7, #20]
 8008776:	e08e      	b.n	8008896 <get_fat+0x144>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8008778:	f04f 33ff 	mov.w	r3, #4294967295
 800877c:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800877e:	693b      	ldr	r3, [r7, #16]
 8008780:	781b      	ldrb	r3, [r3, #0]
 8008782:	2b03      	cmp	r3, #3
 8008784:	d061      	beq.n	800884a <get_fat+0xf8>
 8008786:	2b03      	cmp	r3, #3
 8008788:	dc7b      	bgt.n	8008882 <get_fat+0x130>
 800878a:	2b01      	cmp	r3, #1
 800878c:	d002      	beq.n	8008794 <get_fat+0x42>
 800878e:	2b02      	cmp	r3, #2
 8008790:	d041      	beq.n	8008816 <get_fat+0xc4>
 8008792:	e076      	b.n	8008882 <get_fat+0x130>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8008794:	683b      	ldr	r3, [r7, #0]
 8008796:	60fb      	str	r3, [r7, #12]
 8008798:	68fb      	ldr	r3, [r7, #12]
 800879a:	085b      	lsrs	r3, r3, #1
 800879c:	68fa      	ldr	r2, [r7, #12]
 800879e:	4413      	add	r3, r2
 80087a0:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80087a2:	693b      	ldr	r3, [r7, #16]
 80087a4:	6a1a      	ldr	r2, [r3, #32]
 80087a6:	68fb      	ldr	r3, [r7, #12]
 80087a8:	0a5b      	lsrs	r3, r3, #9
 80087aa:	4413      	add	r3, r2
 80087ac:	4619      	mov	r1, r3
 80087ae:	6938      	ldr	r0, [r7, #16]
 80087b0:	f7ff ff14 	bl	80085dc <move_window>
 80087b4:	4603      	mov	r3, r0
 80087b6:	2b00      	cmp	r3, #0
 80087b8:	d166      	bne.n	8008888 <get_fat+0x136>
			wc = fs->win[bc++ % SS(fs)];
 80087ba:	68fb      	ldr	r3, [r7, #12]
 80087bc:	1c5a      	adds	r2, r3, #1
 80087be:	60fa      	str	r2, [r7, #12]
 80087c0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80087c4:	693a      	ldr	r2, [r7, #16]
 80087c6:	4413      	add	r3, r2
 80087c8:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80087cc:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80087ce:	693b      	ldr	r3, [r7, #16]
 80087d0:	6a1a      	ldr	r2, [r3, #32]
 80087d2:	68fb      	ldr	r3, [r7, #12]
 80087d4:	0a5b      	lsrs	r3, r3, #9
 80087d6:	4413      	add	r3, r2
 80087d8:	4619      	mov	r1, r3
 80087da:	6938      	ldr	r0, [r7, #16]
 80087dc:	f7ff fefe 	bl	80085dc <move_window>
 80087e0:	4603      	mov	r3, r0
 80087e2:	2b00      	cmp	r3, #0
 80087e4:	d152      	bne.n	800888c <get_fat+0x13a>
			wc |= fs->win[bc % SS(fs)] << 8;
 80087e6:	68fb      	ldr	r3, [r7, #12]
 80087e8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80087ec:	693a      	ldr	r2, [r7, #16]
 80087ee:	4413      	add	r3, r2
 80087f0:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80087f4:	021b      	lsls	r3, r3, #8
 80087f6:	68ba      	ldr	r2, [r7, #8]
 80087f8:	4313      	orrs	r3, r2
 80087fa:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 80087fc:	683b      	ldr	r3, [r7, #0]
 80087fe:	f003 0301 	and.w	r3, r3, #1
 8008802:	2b00      	cmp	r3, #0
 8008804:	d002      	beq.n	800880c <get_fat+0xba>
 8008806:	68bb      	ldr	r3, [r7, #8]
 8008808:	091b      	lsrs	r3, r3, #4
 800880a:	e002      	b.n	8008812 <get_fat+0xc0>
 800880c:	68bb      	ldr	r3, [r7, #8]
 800880e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008812:	617b      	str	r3, [r7, #20]
			break;
 8008814:	e03f      	b.n	8008896 <get_fat+0x144>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8008816:	693b      	ldr	r3, [r7, #16]
 8008818:	6a1a      	ldr	r2, [r3, #32]
 800881a:	683b      	ldr	r3, [r7, #0]
 800881c:	0a1b      	lsrs	r3, r3, #8
 800881e:	4413      	add	r3, r2
 8008820:	4619      	mov	r1, r3
 8008822:	6938      	ldr	r0, [r7, #16]
 8008824:	f7ff feda 	bl	80085dc <move_window>
 8008828:	4603      	mov	r3, r0
 800882a:	2b00      	cmp	r3, #0
 800882c:	d130      	bne.n	8008890 <get_fat+0x13e>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800882e:	693b      	ldr	r3, [r7, #16]
 8008830:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8008834:	683b      	ldr	r3, [r7, #0]
 8008836:	005b      	lsls	r3, r3, #1
 8008838:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 800883c:	4413      	add	r3, r2
 800883e:	4618      	mov	r0, r3
 8008840:	f7ff fc1c 	bl	800807c <ld_word>
 8008844:	4603      	mov	r3, r0
 8008846:	617b      	str	r3, [r7, #20]
			break;
 8008848:	e025      	b.n	8008896 <get_fat+0x144>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800884a:	693b      	ldr	r3, [r7, #16]
 800884c:	6a1a      	ldr	r2, [r3, #32]
 800884e:	683b      	ldr	r3, [r7, #0]
 8008850:	09db      	lsrs	r3, r3, #7
 8008852:	4413      	add	r3, r2
 8008854:	4619      	mov	r1, r3
 8008856:	6938      	ldr	r0, [r7, #16]
 8008858:	f7ff fec0 	bl	80085dc <move_window>
 800885c:	4603      	mov	r3, r0
 800885e:	2b00      	cmp	r3, #0
 8008860:	d118      	bne.n	8008894 <get_fat+0x142>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8008862:	693b      	ldr	r3, [r7, #16]
 8008864:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8008868:	683b      	ldr	r3, [r7, #0]
 800886a:	009b      	lsls	r3, r3, #2
 800886c:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8008870:	4413      	add	r3, r2
 8008872:	4618      	mov	r0, r3
 8008874:	f7ff fc1a 	bl	80080ac <ld_dword>
 8008878:	4603      	mov	r3, r0
 800887a:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800887e:	617b      	str	r3, [r7, #20]
			break;
 8008880:	e009      	b.n	8008896 <get_fat+0x144>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 8008882:	2301      	movs	r3, #1
 8008884:	617b      	str	r3, [r7, #20]
 8008886:	e006      	b.n	8008896 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8008888:	bf00      	nop
 800888a:	e004      	b.n	8008896 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800888c:	bf00      	nop
 800888e:	e002      	b.n	8008896 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8008890:	bf00      	nop
 8008892:	e000      	b.n	8008896 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8008894:	bf00      	nop
		}
	}

	return val;
 8008896:	697b      	ldr	r3, [r7, #20]
}
 8008898:	4618      	mov	r0, r3
 800889a:	3718      	adds	r7, #24
 800889c:	46bd      	mov	sp, r7
 800889e:	bd80      	pop	{r7, pc}

080088a0 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 80088a0:	b590      	push	{r4, r7, lr}
 80088a2:	b089      	sub	sp, #36	@ 0x24
 80088a4:	af00      	add	r7, sp, #0
 80088a6:	60f8      	str	r0, [r7, #12]
 80088a8:	60b9      	str	r1, [r7, #8]
 80088aa:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 80088ac:	2302      	movs	r3, #2
 80088ae:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 80088b0:	68bb      	ldr	r3, [r7, #8]
 80088b2:	2b01      	cmp	r3, #1
 80088b4:	f240 80d9 	bls.w	8008a6a <put_fat+0x1ca>
 80088b8:	68fb      	ldr	r3, [r7, #12]
 80088ba:	695b      	ldr	r3, [r3, #20]
 80088bc:	68ba      	ldr	r2, [r7, #8]
 80088be:	429a      	cmp	r2, r3
 80088c0:	f080 80d3 	bcs.w	8008a6a <put_fat+0x1ca>
		switch (fs->fs_type) {
 80088c4:	68fb      	ldr	r3, [r7, #12]
 80088c6:	781b      	ldrb	r3, [r3, #0]
 80088c8:	2b03      	cmp	r3, #3
 80088ca:	f000 8096 	beq.w	80089fa <put_fat+0x15a>
 80088ce:	2b03      	cmp	r3, #3
 80088d0:	f300 80cb 	bgt.w	8008a6a <put_fat+0x1ca>
 80088d4:	2b01      	cmp	r3, #1
 80088d6:	d002      	beq.n	80088de <put_fat+0x3e>
 80088d8:	2b02      	cmp	r3, #2
 80088da:	d06e      	beq.n	80089ba <put_fat+0x11a>
 80088dc:	e0c5      	b.n	8008a6a <put_fat+0x1ca>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 80088de:	68bb      	ldr	r3, [r7, #8]
 80088e0:	61bb      	str	r3, [r7, #24]
 80088e2:	69bb      	ldr	r3, [r7, #24]
 80088e4:	085b      	lsrs	r3, r3, #1
 80088e6:	69ba      	ldr	r2, [r7, #24]
 80088e8:	4413      	add	r3, r2
 80088ea:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 80088ec:	68fb      	ldr	r3, [r7, #12]
 80088ee:	6a1a      	ldr	r2, [r3, #32]
 80088f0:	69bb      	ldr	r3, [r7, #24]
 80088f2:	0a5b      	lsrs	r3, r3, #9
 80088f4:	4413      	add	r3, r2
 80088f6:	4619      	mov	r1, r3
 80088f8:	68f8      	ldr	r0, [r7, #12]
 80088fa:	f7ff fe6f 	bl	80085dc <move_window>
 80088fe:	4603      	mov	r3, r0
 8008900:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8008902:	7ffb      	ldrb	r3, [r7, #31]
 8008904:	2b00      	cmp	r3, #0
 8008906:	f040 80a9 	bne.w	8008a5c <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 800890a:	68fb      	ldr	r3, [r7, #12]
 800890c:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8008910:	69bb      	ldr	r3, [r7, #24]
 8008912:	1c59      	adds	r1, r3, #1
 8008914:	61b9      	str	r1, [r7, #24]
 8008916:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800891a:	4413      	add	r3, r2
 800891c:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800891e:	68bb      	ldr	r3, [r7, #8]
 8008920:	f003 0301 	and.w	r3, r3, #1
 8008924:	2b00      	cmp	r3, #0
 8008926:	d00d      	beq.n	8008944 <put_fat+0xa4>
 8008928:	697b      	ldr	r3, [r7, #20]
 800892a:	781b      	ldrb	r3, [r3, #0]
 800892c:	b25b      	sxtb	r3, r3
 800892e:	f003 030f 	and.w	r3, r3, #15
 8008932:	b25a      	sxtb	r2, r3
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	b2db      	uxtb	r3, r3
 8008938:	011b      	lsls	r3, r3, #4
 800893a:	b25b      	sxtb	r3, r3
 800893c:	4313      	orrs	r3, r2
 800893e:	b25b      	sxtb	r3, r3
 8008940:	b2db      	uxtb	r3, r3
 8008942:	e001      	b.n	8008948 <put_fat+0xa8>
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	b2db      	uxtb	r3, r3
 8008948:	697a      	ldr	r2, [r7, #20]
 800894a:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800894c:	68fb      	ldr	r3, [r7, #12]
 800894e:	2201      	movs	r2, #1
 8008950:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8008952:	68fb      	ldr	r3, [r7, #12]
 8008954:	6a1a      	ldr	r2, [r3, #32]
 8008956:	69bb      	ldr	r3, [r7, #24]
 8008958:	0a5b      	lsrs	r3, r3, #9
 800895a:	4413      	add	r3, r2
 800895c:	4619      	mov	r1, r3
 800895e:	68f8      	ldr	r0, [r7, #12]
 8008960:	f7ff fe3c 	bl	80085dc <move_window>
 8008964:	4603      	mov	r3, r0
 8008966:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8008968:	7ffb      	ldrb	r3, [r7, #31]
 800896a:	2b00      	cmp	r3, #0
 800896c:	d178      	bne.n	8008a60 <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 800896e:	68fb      	ldr	r3, [r7, #12]
 8008970:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8008974:	69bb      	ldr	r3, [r7, #24]
 8008976:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800897a:	4413      	add	r3, r2
 800897c:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800897e:	68bb      	ldr	r3, [r7, #8]
 8008980:	f003 0301 	and.w	r3, r3, #1
 8008984:	2b00      	cmp	r3, #0
 8008986:	d003      	beq.n	8008990 <put_fat+0xf0>
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	091b      	lsrs	r3, r3, #4
 800898c:	b2db      	uxtb	r3, r3
 800898e:	e00e      	b.n	80089ae <put_fat+0x10e>
 8008990:	697b      	ldr	r3, [r7, #20]
 8008992:	781b      	ldrb	r3, [r3, #0]
 8008994:	b25b      	sxtb	r3, r3
 8008996:	f023 030f 	bic.w	r3, r3, #15
 800899a:	b25a      	sxtb	r2, r3
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	0a1b      	lsrs	r3, r3, #8
 80089a0:	b25b      	sxtb	r3, r3
 80089a2:	f003 030f 	and.w	r3, r3, #15
 80089a6:	b25b      	sxtb	r3, r3
 80089a8:	4313      	orrs	r3, r2
 80089aa:	b25b      	sxtb	r3, r3
 80089ac:	b2db      	uxtb	r3, r3
 80089ae:	697a      	ldr	r2, [r7, #20]
 80089b0:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 80089b2:	68fb      	ldr	r3, [r7, #12]
 80089b4:	2201      	movs	r2, #1
 80089b6:	70da      	strb	r2, [r3, #3]
			break;
 80089b8:	e057      	b.n	8008a6a <put_fat+0x1ca>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 80089ba:	68fb      	ldr	r3, [r7, #12]
 80089bc:	6a1a      	ldr	r2, [r3, #32]
 80089be:	68bb      	ldr	r3, [r7, #8]
 80089c0:	0a1b      	lsrs	r3, r3, #8
 80089c2:	4413      	add	r3, r2
 80089c4:	4619      	mov	r1, r3
 80089c6:	68f8      	ldr	r0, [r7, #12]
 80089c8:	f7ff fe08 	bl	80085dc <move_window>
 80089cc:	4603      	mov	r3, r0
 80089ce:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80089d0:	7ffb      	ldrb	r3, [r7, #31]
 80089d2:	2b00      	cmp	r3, #0
 80089d4:	d146      	bne.n	8008a64 <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 80089d6:	68fb      	ldr	r3, [r7, #12]
 80089d8:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80089dc:	68bb      	ldr	r3, [r7, #8]
 80089de:	005b      	lsls	r3, r3, #1
 80089e0:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 80089e4:	4413      	add	r3, r2
 80089e6:	687a      	ldr	r2, [r7, #4]
 80089e8:	b292      	uxth	r2, r2
 80089ea:	4611      	mov	r1, r2
 80089ec:	4618      	mov	r0, r3
 80089ee:	f7ff fb80 	bl	80080f2 <st_word>
			fs->wflag = 1;
 80089f2:	68fb      	ldr	r3, [r7, #12]
 80089f4:	2201      	movs	r2, #1
 80089f6:	70da      	strb	r2, [r3, #3]
			break;
 80089f8:	e037      	b.n	8008a6a <put_fat+0x1ca>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 80089fa:	68fb      	ldr	r3, [r7, #12]
 80089fc:	6a1a      	ldr	r2, [r3, #32]
 80089fe:	68bb      	ldr	r3, [r7, #8]
 8008a00:	09db      	lsrs	r3, r3, #7
 8008a02:	4413      	add	r3, r2
 8008a04:	4619      	mov	r1, r3
 8008a06:	68f8      	ldr	r0, [r7, #12]
 8008a08:	f7ff fde8 	bl	80085dc <move_window>
 8008a0c:	4603      	mov	r3, r0
 8008a0e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8008a10:	7ffb      	ldrb	r3, [r7, #31]
 8008a12:	2b00      	cmp	r3, #0
 8008a14:	d128      	bne.n	8008a68 <put_fat+0x1c8>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 8008a1c:	68fb      	ldr	r3, [r7, #12]
 8008a1e:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8008a22:	68bb      	ldr	r3, [r7, #8]
 8008a24:	009b      	lsls	r3, r3, #2
 8008a26:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8008a2a:	4413      	add	r3, r2
 8008a2c:	4618      	mov	r0, r3
 8008a2e:	f7ff fb3d 	bl	80080ac <ld_dword>
 8008a32:	4603      	mov	r3, r0
 8008a34:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8008a38:	4323      	orrs	r3, r4
 8008a3a:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8008a3c:	68fb      	ldr	r3, [r7, #12]
 8008a3e:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8008a42:	68bb      	ldr	r3, [r7, #8]
 8008a44:	009b      	lsls	r3, r3, #2
 8008a46:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8008a4a:	4413      	add	r3, r2
 8008a4c:	6879      	ldr	r1, [r7, #4]
 8008a4e:	4618      	mov	r0, r3
 8008a50:	f7ff fb6a 	bl	8008128 <st_dword>
			fs->wflag = 1;
 8008a54:	68fb      	ldr	r3, [r7, #12]
 8008a56:	2201      	movs	r2, #1
 8008a58:	70da      	strb	r2, [r3, #3]
			break;
 8008a5a:	e006      	b.n	8008a6a <put_fat+0x1ca>
			if (res != FR_OK) break;
 8008a5c:	bf00      	nop
 8008a5e:	e004      	b.n	8008a6a <put_fat+0x1ca>
			if (res != FR_OK) break;
 8008a60:	bf00      	nop
 8008a62:	e002      	b.n	8008a6a <put_fat+0x1ca>
			if (res != FR_OK) break;
 8008a64:	bf00      	nop
 8008a66:	e000      	b.n	8008a6a <put_fat+0x1ca>
			if (res != FR_OK) break;
 8008a68:	bf00      	nop
		}
	}
	return res;
 8008a6a:	7ffb      	ldrb	r3, [r7, #31]
}
 8008a6c:	4618      	mov	r0, r3
 8008a6e:	3724      	adds	r7, #36	@ 0x24
 8008a70:	46bd      	mov	sp, r7
 8008a72:	bd90      	pop	{r4, r7, pc}

08008a74 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 8008a74:	b580      	push	{r7, lr}
 8008a76:	b088      	sub	sp, #32
 8008a78:	af00      	add	r7, sp, #0
 8008a7a:	60f8      	str	r0, [r7, #12]
 8008a7c:	60b9      	str	r1, [r7, #8]
 8008a7e:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 8008a80:	2300      	movs	r3, #0
 8008a82:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8008a84:	68fb      	ldr	r3, [r7, #12]
 8008a86:	681b      	ldr	r3, [r3, #0]
 8008a88:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8008a8a:	68bb      	ldr	r3, [r7, #8]
 8008a8c:	2b01      	cmp	r3, #1
 8008a8e:	d904      	bls.n	8008a9a <remove_chain+0x26>
 8008a90:	69bb      	ldr	r3, [r7, #24]
 8008a92:	695b      	ldr	r3, [r3, #20]
 8008a94:	68ba      	ldr	r2, [r7, #8]
 8008a96:	429a      	cmp	r2, r3
 8008a98:	d301      	bcc.n	8008a9e <remove_chain+0x2a>
 8008a9a:	2302      	movs	r3, #2
 8008a9c:	e04b      	b.n	8008b36 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	2b00      	cmp	r3, #0
 8008aa2:	d00c      	beq.n	8008abe <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8008aa4:	f04f 32ff 	mov.w	r2, #4294967295
 8008aa8:	6879      	ldr	r1, [r7, #4]
 8008aaa:	69b8      	ldr	r0, [r7, #24]
 8008aac:	f7ff fef8 	bl	80088a0 <put_fat>
 8008ab0:	4603      	mov	r3, r0
 8008ab2:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 8008ab4:	7ffb      	ldrb	r3, [r7, #31]
 8008ab6:	2b00      	cmp	r3, #0
 8008ab8:	d001      	beq.n	8008abe <remove_chain+0x4a>
 8008aba:	7ffb      	ldrb	r3, [r7, #31]
 8008abc:	e03b      	b.n	8008b36 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8008abe:	68b9      	ldr	r1, [r7, #8]
 8008ac0:	68f8      	ldr	r0, [r7, #12]
 8008ac2:	f7ff fe46 	bl	8008752 <get_fat>
 8008ac6:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8008ac8:	697b      	ldr	r3, [r7, #20]
 8008aca:	2b00      	cmp	r3, #0
 8008acc:	d031      	beq.n	8008b32 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8008ace:	697b      	ldr	r3, [r7, #20]
 8008ad0:	2b01      	cmp	r3, #1
 8008ad2:	d101      	bne.n	8008ad8 <remove_chain+0x64>
 8008ad4:	2302      	movs	r3, #2
 8008ad6:	e02e      	b.n	8008b36 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8008ad8:	697b      	ldr	r3, [r7, #20]
 8008ada:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ade:	d101      	bne.n	8008ae4 <remove_chain+0x70>
 8008ae0:	2301      	movs	r3, #1
 8008ae2:	e028      	b.n	8008b36 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8008ae4:	2200      	movs	r2, #0
 8008ae6:	68b9      	ldr	r1, [r7, #8]
 8008ae8:	69b8      	ldr	r0, [r7, #24]
 8008aea:	f7ff fed9 	bl	80088a0 <put_fat>
 8008aee:	4603      	mov	r3, r0
 8008af0:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 8008af2:	7ffb      	ldrb	r3, [r7, #31]
 8008af4:	2b00      	cmp	r3, #0
 8008af6:	d001      	beq.n	8008afc <remove_chain+0x88>
 8008af8:	7ffb      	ldrb	r3, [r7, #31]
 8008afa:	e01c      	b.n	8008b36 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8008afc:	69bb      	ldr	r3, [r7, #24]
 8008afe:	691a      	ldr	r2, [r3, #16]
 8008b00:	69bb      	ldr	r3, [r7, #24]
 8008b02:	695b      	ldr	r3, [r3, #20]
 8008b04:	3b02      	subs	r3, #2
 8008b06:	429a      	cmp	r2, r3
 8008b08:	d20b      	bcs.n	8008b22 <remove_chain+0xae>
			fs->free_clst++;
 8008b0a:	69bb      	ldr	r3, [r7, #24]
 8008b0c:	691b      	ldr	r3, [r3, #16]
 8008b0e:	1c5a      	adds	r2, r3, #1
 8008b10:	69bb      	ldr	r3, [r7, #24]
 8008b12:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;
 8008b14:	69bb      	ldr	r3, [r7, #24]
 8008b16:	791b      	ldrb	r3, [r3, #4]
 8008b18:	f043 0301 	orr.w	r3, r3, #1
 8008b1c:	b2da      	uxtb	r2, r3
 8008b1e:	69bb      	ldr	r3, [r7, #24]
 8008b20:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 8008b22:	697b      	ldr	r3, [r7, #20]
 8008b24:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8008b26:	69bb      	ldr	r3, [r7, #24]
 8008b28:	695b      	ldr	r3, [r3, #20]
 8008b2a:	68ba      	ldr	r2, [r7, #8]
 8008b2c:	429a      	cmp	r2, r3
 8008b2e:	d3c6      	bcc.n	8008abe <remove_chain+0x4a>
 8008b30:	e000      	b.n	8008b34 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 8008b32:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 8008b34:	2300      	movs	r3, #0
}
 8008b36:	4618      	mov	r0, r3
 8008b38:	3720      	adds	r7, #32
 8008b3a:	46bd      	mov	sp, r7
 8008b3c:	bd80      	pop	{r7, pc}

08008b3e <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8008b3e:	b580      	push	{r7, lr}
 8008b40:	b088      	sub	sp, #32
 8008b42:	af00      	add	r7, sp, #0
 8008b44:	6078      	str	r0, [r7, #4]
 8008b46:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	681b      	ldr	r3, [r3, #0]
 8008b4c:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8008b4e:	683b      	ldr	r3, [r7, #0]
 8008b50:	2b00      	cmp	r3, #0
 8008b52:	d10d      	bne.n	8008b70 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8008b54:	693b      	ldr	r3, [r7, #16]
 8008b56:	68db      	ldr	r3, [r3, #12]
 8008b58:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8008b5a:	69bb      	ldr	r3, [r7, #24]
 8008b5c:	2b00      	cmp	r3, #0
 8008b5e:	d004      	beq.n	8008b6a <create_chain+0x2c>
 8008b60:	693b      	ldr	r3, [r7, #16]
 8008b62:	695b      	ldr	r3, [r3, #20]
 8008b64:	69ba      	ldr	r2, [r7, #24]
 8008b66:	429a      	cmp	r2, r3
 8008b68:	d31b      	bcc.n	8008ba2 <create_chain+0x64>
 8008b6a:	2301      	movs	r3, #1
 8008b6c:	61bb      	str	r3, [r7, #24]
 8008b6e:	e018      	b.n	8008ba2 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8008b70:	6839      	ldr	r1, [r7, #0]
 8008b72:	6878      	ldr	r0, [r7, #4]
 8008b74:	f7ff fded 	bl	8008752 <get_fat>
 8008b78:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 8008b7a:	68fb      	ldr	r3, [r7, #12]
 8008b7c:	2b01      	cmp	r3, #1
 8008b7e:	d801      	bhi.n	8008b84 <create_chain+0x46>
 8008b80:	2301      	movs	r3, #1
 8008b82:	e070      	b.n	8008c66 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8008b84:	68fb      	ldr	r3, [r7, #12]
 8008b86:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008b8a:	d101      	bne.n	8008b90 <create_chain+0x52>
 8008b8c:	68fb      	ldr	r3, [r7, #12]
 8008b8e:	e06a      	b.n	8008c66 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8008b90:	693b      	ldr	r3, [r7, #16]
 8008b92:	695b      	ldr	r3, [r3, #20]
 8008b94:	68fa      	ldr	r2, [r7, #12]
 8008b96:	429a      	cmp	r2, r3
 8008b98:	d201      	bcs.n	8008b9e <create_chain+0x60>
 8008b9a:	68fb      	ldr	r3, [r7, #12]
 8008b9c:	e063      	b.n	8008c66 <create_chain+0x128>
		scl = clst;
 8008b9e:	683b      	ldr	r3, [r7, #0]
 8008ba0:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 8008ba2:	69bb      	ldr	r3, [r7, #24]
 8008ba4:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 8008ba6:	69fb      	ldr	r3, [r7, #28]
 8008ba8:	3301      	adds	r3, #1
 8008baa:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8008bac:	693b      	ldr	r3, [r7, #16]
 8008bae:	695b      	ldr	r3, [r3, #20]
 8008bb0:	69fa      	ldr	r2, [r7, #28]
 8008bb2:	429a      	cmp	r2, r3
 8008bb4:	d307      	bcc.n	8008bc6 <create_chain+0x88>
				ncl = 2;
 8008bb6:	2302      	movs	r3, #2
 8008bb8:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 8008bba:	69fa      	ldr	r2, [r7, #28]
 8008bbc:	69bb      	ldr	r3, [r7, #24]
 8008bbe:	429a      	cmp	r2, r3
 8008bc0:	d901      	bls.n	8008bc6 <create_chain+0x88>
 8008bc2:	2300      	movs	r3, #0
 8008bc4:	e04f      	b.n	8008c66 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8008bc6:	69f9      	ldr	r1, [r7, #28]
 8008bc8:	6878      	ldr	r0, [r7, #4]
 8008bca:	f7ff fdc2 	bl	8008752 <get_fat>
 8008bce:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8008bd0:	68fb      	ldr	r3, [r7, #12]
 8008bd2:	2b00      	cmp	r3, #0
 8008bd4:	d00e      	beq.n	8008bf4 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8008bd6:	68fb      	ldr	r3, [r7, #12]
 8008bd8:	2b01      	cmp	r3, #1
 8008bda:	d003      	beq.n	8008be4 <create_chain+0xa6>
 8008bdc:	68fb      	ldr	r3, [r7, #12]
 8008bde:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008be2:	d101      	bne.n	8008be8 <create_chain+0xaa>
 8008be4:	68fb      	ldr	r3, [r7, #12]
 8008be6:	e03e      	b.n	8008c66 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 8008be8:	69fa      	ldr	r2, [r7, #28]
 8008bea:	69bb      	ldr	r3, [r7, #24]
 8008bec:	429a      	cmp	r2, r3
 8008bee:	d1da      	bne.n	8008ba6 <create_chain+0x68>
 8008bf0:	2300      	movs	r3, #0
 8008bf2:	e038      	b.n	8008c66 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 8008bf4:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8008bf6:	f04f 32ff 	mov.w	r2, #4294967295
 8008bfa:	69f9      	ldr	r1, [r7, #28]
 8008bfc:	6938      	ldr	r0, [r7, #16]
 8008bfe:	f7ff fe4f 	bl	80088a0 <put_fat>
 8008c02:	4603      	mov	r3, r0
 8008c04:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8008c06:	7dfb      	ldrb	r3, [r7, #23]
 8008c08:	2b00      	cmp	r3, #0
 8008c0a:	d109      	bne.n	8008c20 <create_chain+0xe2>
 8008c0c:	683b      	ldr	r3, [r7, #0]
 8008c0e:	2b00      	cmp	r3, #0
 8008c10:	d006      	beq.n	8008c20 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8008c12:	69fa      	ldr	r2, [r7, #28]
 8008c14:	6839      	ldr	r1, [r7, #0]
 8008c16:	6938      	ldr	r0, [r7, #16]
 8008c18:	f7ff fe42 	bl	80088a0 <put_fat>
 8008c1c:	4603      	mov	r3, r0
 8008c1e:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8008c20:	7dfb      	ldrb	r3, [r7, #23]
 8008c22:	2b00      	cmp	r3, #0
 8008c24:	d116      	bne.n	8008c54 <create_chain+0x116>
		fs->last_clst = ncl;
 8008c26:	693b      	ldr	r3, [r7, #16]
 8008c28:	69fa      	ldr	r2, [r7, #28]
 8008c2a:	60da      	str	r2, [r3, #12]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8008c2c:	693b      	ldr	r3, [r7, #16]
 8008c2e:	691a      	ldr	r2, [r3, #16]
 8008c30:	693b      	ldr	r3, [r7, #16]
 8008c32:	695b      	ldr	r3, [r3, #20]
 8008c34:	3b02      	subs	r3, #2
 8008c36:	429a      	cmp	r2, r3
 8008c38:	d804      	bhi.n	8008c44 <create_chain+0x106>
 8008c3a:	693b      	ldr	r3, [r7, #16]
 8008c3c:	691b      	ldr	r3, [r3, #16]
 8008c3e:	1e5a      	subs	r2, r3, #1
 8008c40:	693b      	ldr	r3, [r7, #16]
 8008c42:	611a      	str	r2, [r3, #16]
		fs->fsi_flag |= 1;
 8008c44:	693b      	ldr	r3, [r7, #16]
 8008c46:	791b      	ldrb	r3, [r3, #4]
 8008c48:	f043 0301 	orr.w	r3, r3, #1
 8008c4c:	b2da      	uxtb	r2, r3
 8008c4e:	693b      	ldr	r3, [r7, #16]
 8008c50:	711a      	strb	r2, [r3, #4]
 8008c52:	e007      	b.n	8008c64 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8008c54:	7dfb      	ldrb	r3, [r7, #23]
 8008c56:	2b01      	cmp	r3, #1
 8008c58:	d102      	bne.n	8008c60 <create_chain+0x122>
 8008c5a:	f04f 33ff 	mov.w	r3, #4294967295
 8008c5e:	e000      	b.n	8008c62 <create_chain+0x124>
 8008c60:	2301      	movs	r3, #1
 8008c62:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 8008c64:	69fb      	ldr	r3, [r7, #28]
}
 8008c66:	4618      	mov	r0, r3
 8008c68:	3720      	adds	r7, #32
 8008c6a:	46bd      	mov	sp, r7
 8008c6c:	bd80      	pop	{r7, pc}

08008c6e <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 8008c6e:	b480      	push	{r7}
 8008c70:	b087      	sub	sp, #28
 8008c72:	af00      	add	r7, sp, #0
 8008c74:	6078      	str	r0, [r7, #4]
 8008c76:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	681b      	ldr	r3, [r3, #0]
 8008c7c:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008c82:	3304      	adds	r3, #4
 8008c84:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8008c86:	683b      	ldr	r3, [r7, #0]
 8008c88:	0a5b      	lsrs	r3, r3, #9
 8008c8a:	68fa      	ldr	r2, [r7, #12]
 8008c8c:	8952      	ldrh	r2, [r2, #10]
 8008c8e:	fbb3 f3f2 	udiv	r3, r3, r2
 8008c92:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8008c94:	693b      	ldr	r3, [r7, #16]
 8008c96:	1d1a      	adds	r2, r3, #4
 8008c98:	613a      	str	r2, [r7, #16]
 8008c9a:	681b      	ldr	r3, [r3, #0]
 8008c9c:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8008c9e:	68bb      	ldr	r3, [r7, #8]
 8008ca0:	2b00      	cmp	r3, #0
 8008ca2:	d101      	bne.n	8008ca8 <clmt_clust+0x3a>
 8008ca4:	2300      	movs	r3, #0
 8008ca6:	e010      	b.n	8008cca <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 8008ca8:	697a      	ldr	r2, [r7, #20]
 8008caa:	68bb      	ldr	r3, [r7, #8]
 8008cac:	429a      	cmp	r2, r3
 8008cae:	d307      	bcc.n	8008cc0 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 8008cb0:	697a      	ldr	r2, [r7, #20]
 8008cb2:	68bb      	ldr	r3, [r7, #8]
 8008cb4:	1ad3      	subs	r3, r2, r3
 8008cb6:	617b      	str	r3, [r7, #20]
 8008cb8:	693b      	ldr	r3, [r7, #16]
 8008cba:	3304      	adds	r3, #4
 8008cbc:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8008cbe:	e7e9      	b.n	8008c94 <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 8008cc0:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8008cc2:	693b      	ldr	r3, [r7, #16]
 8008cc4:	681a      	ldr	r2, [r3, #0]
 8008cc6:	697b      	ldr	r3, [r7, #20]
 8008cc8:	4413      	add	r3, r2
}
 8008cca:	4618      	mov	r0, r3
 8008ccc:	371c      	adds	r7, #28
 8008cce:	46bd      	mov	sp, r7
 8008cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cd4:	4770      	bx	lr

08008cd6 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8008cd6:	b580      	push	{r7, lr}
 8008cd8:	b086      	sub	sp, #24
 8008cda:	af00      	add	r7, sp, #0
 8008cdc:	6078      	str	r0, [r7, #4]
 8008cde:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	681b      	ldr	r3, [r3, #0]
 8008ce4:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8008ce6:	683b      	ldr	r3, [r7, #0]
 8008ce8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008cec:	d204      	bcs.n	8008cf8 <dir_sdi+0x22>
 8008cee:	683b      	ldr	r3, [r7, #0]
 8008cf0:	f003 031f 	and.w	r3, r3, #31
 8008cf4:	2b00      	cmp	r3, #0
 8008cf6:	d001      	beq.n	8008cfc <dir_sdi+0x26>
		return FR_INT_ERR;
 8008cf8:	2302      	movs	r3, #2
 8008cfa:	e063      	b.n	8008dc4 <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	683a      	ldr	r2, [r7, #0]
 8008d00:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	689b      	ldr	r3, [r3, #8]
 8008d06:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8008d08:	697b      	ldr	r3, [r7, #20]
 8008d0a:	2b00      	cmp	r3, #0
 8008d0c:	d106      	bne.n	8008d1c <dir_sdi+0x46>
 8008d0e:	693b      	ldr	r3, [r7, #16]
 8008d10:	781b      	ldrb	r3, [r3, #0]
 8008d12:	2b02      	cmp	r3, #2
 8008d14:	d902      	bls.n	8008d1c <dir_sdi+0x46>
		clst = fs->dirbase;
 8008d16:	693b      	ldr	r3, [r7, #16]
 8008d18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008d1a:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8008d1c:	697b      	ldr	r3, [r7, #20]
 8008d1e:	2b00      	cmp	r3, #0
 8008d20:	d10c      	bne.n	8008d3c <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8008d22:	683b      	ldr	r3, [r7, #0]
 8008d24:	095b      	lsrs	r3, r3, #5
 8008d26:	693a      	ldr	r2, [r7, #16]
 8008d28:	8912      	ldrh	r2, [r2, #8]
 8008d2a:	4293      	cmp	r3, r2
 8008d2c:	d301      	bcc.n	8008d32 <dir_sdi+0x5c>
 8008d2e:	2302      	movs	r3, #2
 8008d30:	e048      	b.n	8008dc4 <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 8008d32:	693b      	ldr	r3, [r7, #16]
 8008d34:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	61da      	str	r2, [r3, #28]
 8008d3a:	e029      	b.n	8008d90 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8008d3c:	693b      	ldr	r3, [r7, #16]
 8008d3e:	895b      	ldrh	r3, [r3, #10]
 8008d40:	025b      	lsls	r3, r3, #9
 8008d42:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8008d44:	e019      	b.n	8008d7a <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	6979      	ldr	r1, [r7, #20]
 8008d4a:	4618      	mov	r0, r3
 8008d4c:	f7ff fd01 	bl	8008752 <get_fat>
 8008d50:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8008d52:	697b      	ldr	r3, [r7, #20]
 8008d54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008d58:	d101      	bne.n	8008d5e <dir_sdi+0x88>
 8008d5a:	2301      	movs	r3, #1
 8008d5c:	e032      	b.n	8008dc4 <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8008d5e:	697b      	ldr	r3, [r7, #20]
 8008d60:	2b01      	cmp	r3, #1
 8008d62:	d904      	bls.n	8008d6e <dir_sdi+0x98>
 8008d64:	693b      	ldr	r3, [r7, #16]
 8008d66:	695b      	ldr	r3, [r3, #20]
 8008d68:	697a      	ldr	r2, [r7, #20]
 8008d6a:	429a      	cmp	r2, r3
 8008d6c:	d301      	bcc.n	8008d72 <dir_sdi+0x9c>
 8008d6e:	2302      	movs	r3, #2
 8008d70:	e028      	b.n	8008dc4 <dir_sdi+0xee>
			ofs -= csz;
 8008d72:	683a      	ldr	r2, [r7, #0]
 8008d74:	68fb      	ldr	r3, [r7, #12]
 8008d76:	1ad3      	subs	r3, r2, r3
 8008d78:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8008d7a:	683a      	ldr	r2, [r7, #0]
 8008d7c:	68fb      	ldr	r3, [r7, #12]
 8008d7e:	429a      	cmp	r2, r3
 8008d80:	d2e1      	bcs.n	8008d46 <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 8008d82:	6979      	ldr	r1, [r7, #20]
 8008d84:	6938      	ldr	r0, [r7, #16]
 8008d86:	f7ff fcc5 	bl	8008714 <clust2sect>
 8008d8a:	4602      	mov	r2, r0
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	697a      	ldr	r2, [r7, #20]
 8008d94:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	69db      	ldr	r3, [r3, #28]
 8008d9a:	2b00      	cmp	r3, #0
 8008d9c:	d101      	bne.n	8008da2 <dir_sdi+0xcc>
 8008d9e:	2302      	movs	r3, #2
 8008da0:	e010      	b.n	8008dc4 <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	69da      	ldr	r2, [r3, #28]
 8008da6:	683b      	ldr	r3, [r7, #0]
 8008da8:	0a5b      	lsrs	r3, r3, #9
 8008daa:	441a      	add	r2, r3
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8008db0:	693b      	ldr	r3, [r7, #16]
 8008db2:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8008db6:	683b      	ldr	r3, [r7, #0]
 8008db8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008dbc:	441a      	add	r2, r3
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8008dc2:	2300      	movs	r3, #0
}
 8008dc4:	4618      	mov	r0, r3
 8008dc6:	3718      	adds	r7, #24
 8008dc8:	46bd      	mov	sp, r7
 8008dca:	bd80      	pop	{r7, pc}

08008dcc <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8008dcc:	b580      	push	{r7, lr}
 8008dce:	b086      	sub	sp, #24
 8008dd0:	af00      	add	r7, sp, #0
 8008dd2:	6078      	str	r0, [r7, #4]
 8008dd4:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	681b      	ldr	r3, [r3, #0]
 8008dda:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	695b      	ldr	r3, [r3, #20]
 8008de0:	3320      	adds	r3, #32
 8008de2:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	69db      	ldr	r3, [r3, #28]
 8008de8:	2b00      	cmp	r3, #0
 8008dea:	d003      	beq.n	8008df4 <dir_next+0x28>
 8008dec:	68bb      	ldr	r3, [r7, #8]
 8008dee:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008df2:	d301      	bcc.n	8008df8 <dir_next+0x2c>
 8008df4:	2304      	movs	r3, #4
 8008df6:	e0aa      	b.n	8008f4e <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8008df8:	68bb      	ldr	r3, [r7, #8]
 8008dfa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008dfe:	2b00      	cmp	r3, #0
 8008e00:	f040 8098 	bne.w	8008f34 <dir_next+0x168>
		dp->sect++;				/* Next sector */
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	69db      	ldr	r3, [r3, #28]
 8008e08:	1c5a      	adds	r2, r3, #1
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	699b      	ldr	r3, [r3, #24]
 8008e12:	2b00      	cmp	r3, #0
 8008e14:	d10b      	bne.n	8008e2e <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8008e16:	68bb      	ldr	r3, [r7, #8]
 8008e18:	095b      	lsrs	r3, r3, #5
 8008e1a:	68fa      	ldr	r2, [r7, #12]
 8008e1c:	8912      	ldrh	r2, [r2, #8]
 8008e1e:	4293      	cmp	r3, r2
 8008e20:	f0c0 8088 	bcc.w	8008f34 <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	2200      	movs	r2, #0
 8008e28:	61da      	str	r2, [r3, #28]
 8008e2a:	2304      	movs	r3, #4
 8008e2c:	e08f      	b.n	8008f4e <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8008e2e:	68bb      	ldr	r3, [r7, #8]
 8008e30:	0a5b      	lsrs	r3, r3, #9
 8008e32:	68fa      	ldr	r2, [r7, #12]
 8008e34:	8952      	ldrh	r2, [r2, #10]
 8008e36:	3a01      	subs	r2, #1
 8008e38:	4013      	ands	r3, r2
 8008e3a:	2b00      	cmp	r3, #0
 8008e3c:	d17a      	bne.n	8008f34 <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8008e3e:	687a      	ldr	r2, [r7, #4]
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	699b      	ldr	r3, [r3, #24]
 8008e44:	4619      	mov	r1, r3
 8008e46:	4610      	mov	r0, r2
 8008e48:	f7ff fc83 	bl	8008752 <get_fat>
 8008e4c:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8008e4e:	697b      	ldr	r3, [r7, #20]
 8008e50:	2b01      	cmp	r3, #1
 8008e52:	d801      	bhi.n	8008e58 <dir_next+0x8c>
 8008e54:	2302      	movs	r3, #2
 8008e56:	e07a      	b.n	8008f4e <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8008e58:	697b      	ldr	r3, [r7, #20]
 8008e5a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008e5e:	d101      	bne.n	8008e64 <dir_next+0x98>
 8008e60:	2301      	movs	r3, #1
 8008e62:	e074      	b.n	8008f4e <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 8008e64:	68fb      	ldr	r3, [r7, #12]
 8008e66:	695b      	ldr	r3, [r3, #20]
 8008e68:	697a      	ldr	r2, [r7, #20]
 8008e6a:	429a      	cmp	r2, r3
 8008e6c:	d358      	bcc.n	8008f20 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8008e6e:	683b      	ldr	r3, [r7, #0]
 8008e70:	2b00      	cmp	r3, #0
 8008e72:	d104      	bne.n	8008e7e <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	2200      	movs	r2, #0
 8008e78:	61da      	str	r2, [r3, #28]
 8008e7a:	2304      	movs	r3, #4
 8008e7c:	e067      	b.n	8008f4e <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8008e7e:	687a      	ldr	r2, [r7, #4]
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	699b      	ldr	r3, [r3, #24]
 8008e84:	4619      	mov	r1, r3
 8008e86:	4610      	mov	r0, r2
 8008e88:	f7ff fe59 	bl	8008b3e <create_chain>
 8008e8c:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8008e8e:	697b      	ldr	r3, [r7, #20]
 8008e90:	2b00      	cmp	r3, #0
 8008e92:	d101      	bne.n	8008e98 <dir_next+0xcc>
 8008e94:	2307      	movs	r3, #7
 8008e96:	e05a      	b.n	8008f4e <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8008e98:	697b      	ldr	r3, [r7, #20]
 8008e9a:	2b01      	cmp	r3, #1
 8008e9c:	d101      	bne.n	8008ea2 <dir_next+0xd6>
 8008e9e:	2302      	movs	r3, #2
 8008ea0:	e055      	b.n	8008f4e <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8008ea2:	697b      	ldr	r3, [r7, #20]
 8008ea4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ea8:	d101      	bne.n	8008eae <dir_next+0xe2>
 8008eaa:	2301      	movs	r3, #1
 8008eac:	e04f      	b.n	8008f4e <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8008eae:	68f8      	ldr	r0, [r7, #12]
 8008eb0:	f7ff fb50 	bl	8008554 <sync_window>
 8008eb4:	4603      	mov	r3, r0
 8008eb6:	2b00      	cmp	r3, #0
 8008eb8:	d001      	beq.n	8008ebe <dir_next+0xf2>
 8008eba:	2301      	movs	r3, #1
 8008ebc:	e047      	b.n	8008f4e <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8008ebe:	68fb      	ldr	r3, [r7, #12]
 8008ec0:	3330      	adds	r3, #48	@ 0x30
 8008ec2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008ec6:	2100      	movs	r1, #0
 8008ec8:	4618      	mov	r0, r3
 8008eca:	f7ff f97a 	bl	80081c2 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8008ece:	2300      	movs	r3, #0
 8008ed0:	613b      	str	r3, [r7, #16]
 8008ed2:	6979      	ldr	r1, [r7, #20]
 8008ed4:	68f8      	ldr	r0, [r7, #12]
 8008ed6:	f7ff fc1d 	bl	8008714 <clust2sect>
 8008eda:	4602      	mov	r2, r0
 8008edc:	68fb      	ldr	r3, [r7, #12]
 8008ede:	62da      	str	r2, [r3, #44]	@ 0x2c
 8008ee0:	e012      	b.n	8008f08 <dir_next+0x13c>
						fs->wflag = 1;
 8008ee2:	68fb      	ldr	r3, [r7, #12]
 8008ee4:	2201      	movs	r2, #1
 8008ee6:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8008ee8:	68f8      	ldr	r0, [r7, #12]
 8008eea:	f7ff fb33 	bl	8008554 <sync_window>
 8008eee:	4603      	mov	r3, r0
 8008ef0:	2b00      	cmp	r3, #0
 8008ef2:	d001      	beq.n	8008ef8 <dir_next+0x12c>
 8008ef4:	2301      	movs	r3, #1
 8008ef6:	e02a      	b.n	8008f4e <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8008ef8:	693b      	ldr	r3, [r7, #16]
 8008efa:	3301      	adds	r3, #1
 8008efc:	613b      	str	r3, [r7, #16]
 8008efe:	68fb      	ldr	r3, [r7, #12]
 8008f00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f02:	1c5a      	adds	r2, r3, #1
 8008f04:	68fb      	ldr	r3, [r7, #12]
 8008f06:	62da      	str	r2, [r3, #44]	@ 0x2c
 8008f08:	68fb      	ldr	r3, [r7, #12]
 8008f0a:	895b      	ldrh	r3, [r3, #10]
 8008f0c:	461a      	mov	r2, r3
 8008f0e:	693b      	ldr	r3, [r7, #16]
 8008f10:	4293      	cmp	r3, r2
 8008f12:	d3e6      	bcc.n	8008ee2 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 8008f14:	68fb      	ldr	r3, [r7, #12]
 8008f16:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008f18:	693b      	ldr	r3, [r7, #16]
 8008f1a:	1ad2      	subs	r2, r2, r3
 8008f1c:	68fb      	ldr	r3, [r7, #12]
 8008f1e:	62da      	str	r2, [r3, #44]	@ 0x2c
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	697a      	ldr	r2, [r7, #20]
 8008f24:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 8008f26:	6979      	ldr	r1, [r7, #20]
 8008f28:	68f8      	ldr	r0, [r7, #12]
 8008f2a:	f7ff fbf3 	bl	8008714 <clust2sect>
 8008f2e:	4602      	mov	r2, r0
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	68ba      	ldr	r2, [r7, #8]
 8008f38:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8008f3a:	68fb      	ldr	r3, [r7, #12]
 8008f3c:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8008f40:	68bb      	ldr	r3, [r7, #8]
 8008f42:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008f46:	441a      	add	r2, r3
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8008f4c:	2300      	movs	r3, #0
}
 8008f4e:	4618      	mov	r0, r3
 8008f50:	3718      	adds	r7, #24
 8008f52:	46bd      	mov	sp, r7
 8008f54:	bd80      	pop	{r7, pc}

08008f56 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 8008f56:	b580      	push	{r7, lr}
 8008f58:	b086      	sub	sp, #24
 8008f5a:	af00      	add	r7, sp, #0
 8008f5c:	6078      	str	r0, [r7, #4]
 8008f5e:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	681b      	ldr	r3, [r3, #0]
 8008f64:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 8008f66:	2100      	movs	r1, #0
 8008f68:	6878      	ldr	r0, [r7, #4]
 8008f6a:	f7ff feb4 	bl	8008cd6 <dir_sdi>
 8008f6e:	4603      	mov	r3, r0
 8008f70:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8008f72:	7dfb      	ldrb	r3, [r7, #23]
 8008f74:	2b00      	cmp	r3, #0
 8008f76:	d12b      	bne.n	8008fd0 <dir_alloc+0x7a>
		n = 0;
 8008f78:	2300      	movs	r3, #0
 8008f7a:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	69db      	ldr	r3, [r3, #28]
 8008f80:	4619      	mov	r1, r3
 8008f82:	68f8      	ldr	r0, [r7, #12]
 8008f84:	f7ff fb2a 	bl	80085dc <move_window>
 8008f88:	4603      	mov	r3, r0
 8008f8a:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8008f8c:	7dfb      	ldrb	r3, [r7, #23]
 8008f8e:	2b00      	cmp	r3, #0
 8008f90:	d11d      	bne.n	8008fce <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	6a1b      	ldr	r3, [r3, #32]
 8008f96:	781b      	ldrb	r3, [r3, #0]
 8008f98:	2be5      	cmp	r3, #229	@ 0xe5
 8008f9a:	d004      	beq.n	8008fa6 <dir_alloc+0x50>
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	6a1b      	ldr	r3, [r3, #32]
 8008fa0:	781b      	ldrb	r3, [r3, #0]
 8008fa2:	2b00      	cmp	r3, #0
 8008fa4:	d107      	bne.n	8008fb6 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8008fa6:	693b      	ldr	r3, [r7, #16]
 8008fa8:	3301      	adds	r3, #1
 8008faa:	613b      	str	r3, [r7, #16]
 8008fac:	693a      	ldr	r2, [r7, #16]
 8008fae:	683b      	ldr	r3, [r7, #0]
 8008fb0:	429a      	cmp	r2, r3
 8008fb2:	d102      	bne.n	8008fba <dir_alloc+0x64>
 8008fb4:	e00c      	b.n	8008fd0 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8008fb6:	2300      	movs	r3, #0
 8008fb8:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 8008fba:	2101      	movs	r1, #1
 8008fbc:	6878      	ldr	r0, [r7, #4]
 8008fbe:	f7ff ff05 	bl	8008dcc <dir_next>
 8008fc2:	4603      	mov	r3, r0
 8008fc4:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 8008fc6:	7dfb      	ldrb	r3, [r7, #23]
 8008fc8:	2b00      	cmp	r3, #0
 8008fca:	d0d7      	beq.n	8008f7c <dir_alloc+0x26>
 8008fcc:	e000      	b.n	8008fd0 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 8008fce:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8008fd0:	7dfb      	ldrb	r3, [r7, #23]
 8008fd2:	2b04      	cmp	r3, #4
 8008fd4:	d101      	bne.n	8008fda <dir_alloc+0x84>
 8008fd6:	2307      	movs	r3, #7
 8008fd8:	75fb      	strb	r3, [r7, #23]
	return res;
 8008fda:	7dfb      	ldrb	r3, [r7, #23]
}
 8008fdc:	4618      	mov	r0, r3
 8008fde:	3718      	adds	r7, #24
 8008fe0:	46bd      	mov	sp, r7
 8008fe2:	bd80      	pop	{r7, pc}

08008fe4 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 8008fe4:	b580      	push	{r7, lr}
 8008fe6:	b084      	sub	sp, #16
 8008fe8:	af00      	add	r7, sp, #0
 8008fea:	6078      	str	r0, [r7, #4]
 8008fec:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8008fee:	683b      	ldr	r3, [r7, #0]
 8008ff0:	331a      	adds	r3, #26
 8008ff2:	4618      	mov	r0, r3
 8008ff4:	f7ff f842 	bl	800807c <ld_word>
 8008ff8:	4603      	mov	r3, r0
 8008ffa:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	781b      	ldrb	r3, [r3, #0]
 8009000:	2b03      	cmp	r3, #3
 8009002:	d109      	bne.n	8009018 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8009004:	683b      	ldr	r3, [r7, #0]
 8009006:	3314      	adds	r3, #20
 8009008:	4618      	mov	r0, r3
 800900a:	f7ff f837 	bl	800807c <ld_word>
 800900e:	4603      	mov	r3, r0
 8009010:	041b      	lsls	r3, r3, #16
 8009012:	68fa      	ldr	r2, [r7, #12]
 8009014:	4313      	orrs	r3, r2
 8009016:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 8009018:	68fb      	ldr	r3, [r7, #12]
}
 800901a:	4618      	mov	r0, r3
 800901c:	3710      	adds	r7, #16
 800901e:	46bd      	mov	sp, r7
 8009020:	bd80      	pop	{r7, pc}

08009022 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8009022:	b580      	push	{r7, lr}
 8009024:	b084      	sub	sp, #16
 8009026:	af00      	add	r7, sp, #0
 8009028:	60f8      	str	r0, [r7, #12]
 800902a:	60b9      	str	r1, [r7, #8]
 800902c:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800902e:	68bb      	ldr	r3, [r7, #8]
 8009030:	331a      	adds	r3, #26
 8009032:	687a      	ldr	r2, [r7, #4]
 8009034:	b292      	uxth	r2, r2
 8009036:	4611      	mov	r1, r2
 8009038:	4618      	mov	r0, r3
 800903a:	f7ff f85a 	bl	80080f2 <st_word>
	if (fs->fs_type == FS_FAT32) {
 800903e:	68fb      	ldr	r3, [r7, #12]
 8009040:	781b      	ldrb	r3, [r3, #0]
 8009042:	2b03      	cmp	r3, #3
 8009044:	d109      	bne.n	800905a <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 8009046:	68bb      	ldr	r3, [r7, #8]
 8009048:	f103 0214 	add.w	r2, r3, #20
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	0c1b      	lsrs	r3, r3, #16
 8009050:	b29b      	uxth	r3, r3
 8009052:	4619      	mov	r1, r3
 8009054:	4610      	mov	r0, r2
 8009056:	f7ff f84c 	bl	80080f2 <st_word>
	}
}
 800905a:	bf00      	nop
 800905c:	3710      	adds	r7, #16
 800905e:	46bd      	mov	sp, r7
 8009060:	bd80      	pop	{r7, pc}

08009062 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 8009062:	b580      	push	{r7, lr}
 8009064:	b086      	sub	sp, #24
 8009066:	af00      	add	r7, sp, #0
 8009068:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800906a:	687b      	ldr	r3, [r7, #4]
 800906c:	681b      	ldr	r3, [r3, #0]
 800906e:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8009070:	2100      	movs	r1, #0
 8009072:	6878      	ldr	r0, [r7, #4]
 8009074:	f7ff fe2f 	bl	8008cd6 <dir_sdi>
 8009078:	4603      	mov	r3, r0
 800907a:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800907c:	7dfb      	ldrb	r3, [r7, #23]
 800907e:	2b00      	cmp	r3, #0
 8009080:	d001      	beq.n	8009086 <dir_find+0x24>
 8009082:	7dfb      	ldrb	r3, [r7, #23]
 8009084:	e03e      	b.n	8009104 <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	69db      	ldr	r3, [r3, #28]
 800908a:	4619      	mov	r1, r3
 800908c:	6938      	ldr	r0, [r7, #16]
 800908e:	f7ff faa5 	bl	80085dc <move_window>
 8009092:	4603      	mov	r3, r0
 8009094:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8009096:	7dfb      	ldrb	r3, [r7, #23]
 8009098:	2b00      	cmp	r3, #0
 800909a:	d12f      	bne.n	80090fc <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	6a1b      	ldr	r3, [r3, #32]
 80090a0:	781b      	ldrb	r3, [r3, #0]
 80090a2:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 80090a4:	7bfb      	ldrb	r3, [r7, #15]
 80090a6:	2b00      	cmp	r3, #0
 80090a8:	d102      	bne.n	80090b0 <dir_find+0x4e>
 80090aa:	2304      	movs	r3, #4
 80090ac:	75fb      	strb	r3, [r7, #23]
 80090ae:	e028      	b.n	8009102 <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	6a1b      	ldr	r3, [r3, #32]
 80090b4:	330b      	adds	r3, #11
 80090b6:	781b      	ldrb	r3, [r3, #0]
 80090b8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80090bc:	b2da      	uxtb	r2, r3
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	6a1b      	ldr	r3, [r3, #32]
 80090c6:	330b      	adds	r3, #11
 80090c8:	781b      	ldrb	r3, [r3, #0]
 80090ca:	f003 0308 	and.w	r3, r3, #8
 80090ce:	2b00      	cmp	r3, #0
 80090d0:	d10a      	bne.n	80090e8 <dir_find+0x86>
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	6a18      	ldr	r0, [r3, #32]
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	3324      	adds	r3, #36	@ 0x24
 80090da:	220b      	movs	r2, #11
 80090dc:	4619      	mov	r1, r3
 80090de:	f7ff f88b 	bl	80081f8 <mem_cmp>
 80090e2:	4603      	mov	r3, r0
 80090e4:	2b00      	cmp	r3, #0
 80090e6:	d00b      	beq.n	8009100 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 80090e8:	2100      	movs	r1, #0
 80090ea:	6878      	ldr	r0, [r7, #4]
 80090ec:	f7ff fe6e 	bl	8008dcc <dir_next>
 80090f0:	4603      	mov	r3, r0
 80090f2:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 80090f4:	7dfb      	ldrb	r3, [r7, #23]
 80090f6:	2b00      	cmp	r3, #0
 80090f8:	d0c5      	beq.n	8009086 <dir_find+0x24>
 80090fa:	e002      	b.n	8009102 <dir_find+0xa0>
		if (res != FR_OK) break;
 80090fc:	bf00      	nop
 80090fe:	e000      	b.n	8009102 <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8009100:	bf00      	nop

	return res;
 8009102:	7dfb      	ldrb	r3, [r7, #23]
}
 8009104:	4618      	mov	r0, r3
 8009106:	3718      	adds	r7, #24
 8009108:	46bd      	mov	sp, r7
 800910a:	bd80      	pop	{r7, pc}

0800910c <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800910c:	b580      	push	{r7, lr}
 800910e:	b084      	sub	sp, #16
 8009110:	af00      	add	r7, sp, #0
 8009112:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	681b      	ldr	r3, [r3, #0]
 8009118:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 800911a:	2101      	movs	r1, #1
 800911c:	6878      	ldr	r0, [r7, #4]
 800911e:	f7ff ff1a 	bl	8008f56 <dir_alloc>
 8009122:	4603      	mov	r3, r0
 8009124:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 8009126:	7bfb      	ldrb	r3, [r7, #15]
 8009128:	2b00      	cmp	r3, #0
 800912a:	d11c      	bne.n	8009166 <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	69db      	ldr	r3, [r3, #28]
 8009130:	4619      	mov	r1, r3
 8009132:	68b8      	ldr	r0, [r7, #8]
 8009134:	f7ff fa52 	bl	80085dc <move_window>
 8009138:	4603      	mov	r3, r0
 800913a:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800913c:	7bfb      	ldrb	r3, [r7, #15]
 800913e:	2b00      	cmp	r3, #0
 8009140:	d111      	bne.n	8009166 <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	6a1b      	ldr	r3, [r3, #32]
 8009146:	2220      	movs	r2, #32
 8009148:	2100      	movs	r1, #0
 800914a:	4618      	mov	r0, r3
 800914c:	f7ff f839 	bl	80081c2 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	6a18      	ldr	r0, [r3, #32]
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	3324      	adds	r3, #36	@ 0x24
 8009158:	220b      	movs	r2, #11
 800915a:	4619      	mov	r1, r3
 800915c:	f7ff f810 	bl	8008180 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 8009160:	68bb      	ldr	r3, [r7, #8]
 8009162:	2201      	movs	r2, #1
 8009164:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 8009166:	7bfb      	ldrb	r3, [r7, #15]
}
 8009168:	4618      	mov	r0, r3
 800916a:	3710      	adds	r7, #16
 800916c:	46bd      	mov	sp, r7
 800916e:	bd80      	pop	{r7, pc}

08009170 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8009170:	b580      	push	{r7, lr}
 8009172:	b088      	sub	sp, #32
 8009174:	af00      	add	r7, sp, #0
 8009176:	6078      	str	r0, [r7, #4]
 8009178:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 800917a:	683b      	ldr	r3, [r7, #0]
 800917c:	681b      	ldr	r3, [r3, #0]
 800917e:	60fb      	str	r3, [r7, #12]
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	3324      	adds	r3, #36	@ 0x24
 8009184:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 8009186:	220b      	movs	r2, #11
 8009188:	2120      	movs	r1, #32
 800918a:	68b8      	ldr	r0, [r7, #8]
 800918c:	f7ff f819 	bl	80081c2 <mem_set>
	si = i = 0; ni = 8;
 8009190:	2300      	movs	r3, #0
 8009192:	613b      	str	r3, [r7, #16]
 8009194:	693b      	ldr	r3, [r7, #16]
 8009196:	61fb      	str	r3, [r7, #28]
 8009198:	2308      	movs	r3, #8
 800919a:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 800919c:	69fb      	ldr	r3, [r7, #28]
 800919e:	1c5a      	adds	r2, r3, #1
 80091a0:	61fa      	str	r2, [r7, #28]
 80091a2:	68fa      	ldr	r2, [r7, #12]
 80091a4:	4413      	add	r3, r2
 80091a6:	781b      	ldrb	r3, [r3, #0]
 80091a8:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 80091aa:	7efb      	ldrb	r3, [r7, #27]
 80091ac:	2b20      	cmp	r3, #32
 80091ae:	d94e      	bls.n	800924e <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 80091b0:	7efb      	ldrb	r3, [r7, #27]
 80091b2:	2b2f      	cmp	r3, #47	@ 0x2f
 80091b4:	d006      	beq.n	80091c4 <create_name+0x54>
 80091b6:	7efb      	ldrb	r3, [r7, #27]
 80091b8:	2b5c      	cmp	r3, #92	@ 0x5c
 80091ba:	d110      	bne.n	80091de <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 80091bc:	e002      	b.n	80091c4 <create_name+0x54>
 80091be:	69fb      	ldr	r3, [r7, #28]
 80091c0:	3301      	adds	r3, #1
 80091c2:	61fb      	str	r3, [r7, #28]
 80091c4:	68fa      	ldr	r2, [r7, #12]
 80091c6:	69fb      	ldr	r3, [r7, #28]
 80091c8:	4413      	add	r3, r2
 80091ca:	781b      	ldrb	r3, [r3, #0]
 80091cc:	2b2f      	cmp	r3, #47	@ 0x2f
 80091ce:	d0f6      	beq.n	80091be <create_name+0x4e>
 80091d0:	68fa      	ldr	r2, [r7, #12]
 80091d2:	69fb      	ldr	r3, [r7, #28]
 80091d4:	4413      	add	r3, r2
 80091d6:	781b      	ldrb	r3, [r3, #0]
 80091d8:	2b5c      	cmp	r3, #92	@ 0x5c
 80091da:	d0f0      	beq.n	80091be <create_name+0x4e>
			break;
 80091dc:	e038      	b.n	8009250 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 80091de:	7efb      	ldrb	r3, [r7, #27]
 80091e0:	2b2e      	cmp	r3, #46	@ 0x2e
 80091e2:	d003      	beq.n	80091ec <create_name+0x7c>
 80091e4:	693a      	ldr	r2, [r7, #16]
 80091e6:	697b      	ldr	r3, [r7, #20]
 80091e8:	429a      	cmp	r2, r3
 80091ea:	d30c      	bcc.n	8009206 <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 80091ec:	697b      	ldr	r3, [r7, #20]
 80091ee:	2b0b      	cmp	r3, #11
 80091f0:	d002      	beq.n	80091f8 <create_name+0x88>
 80091f2:	7efb      	ldrb	r3, [r7, #27]
 80091f4:	2b2e      	cmp	r3, #46	@ 0x2e
 80091f6:	d001      	beq.n	80091fc <create_name+0x8c>
 80091f8:	2306      	movs	r3, #6
 80091fa:	e044      	b.n	8009286 <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 80091fc:	2308      	movs	r3, #8
 80091fe:	613b      	str	r3, [r7, #16]
 8009200:	230b      	movs	r3, #11
 8009202:	617b      	str	r3, [r7, #20]
			continue;
 8009204:	e022      	b.n	800924c <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 8009206:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800920a:	2b00      	cmp	r3, #0
 800920c:	da04      	bge.n	8009218 <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 800920e:	7efb      	ldrb	r3, [r7, #27]
 8009210:	3b80      	subs	r3, #128	@ 0x80
 8009212:	4a1f      	ldr	r2, [pc, #124]	@ (8009290 <create_name+0x120>)
 8009214:	5cd3      	ldrb	r3, [r2, r3]
 8009216:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 8009218:	7efb      	ldrb	r3, [r7, #27]
 800921a:	4619      	mov	r1, r3
 800921c:	481d      	ldr	r0, [pc, #116]	@ (8009294 <create_name+0x124>)
 800921e:	f7ff f812 	bl	8008246 <chk_chr>
 8009222:	4603      	mov	r3, r0
 8009224:	2b00      	cmp	r3, #0
 8009226:	d001      	beq.n	800922c <create_name+0xbc>
 8009228:	2306      	movs	r3, #6
 800922a:	e02c      	b.n	8009286 <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 800922c:	7efb      	ldrb	r3, [r7, #27]
 800922e:	2b60      	cmp	r3, #96	@ 0x60
 8009230:	d905      	bls.n	800923e <create_name+0xce>
 8009232:	7efb      	ldrb	r3, [r7, #27]
 8009234:	2b7a      	cmp	r3, #122	@ 0x7a
 8009236:	d802      	bhi.n	800923e <create_name+0xce>
 8009238:	7efb      	ldrb	r3, [r7, #27]
 800923a:	3b20      	subs	r3, #32
 800923c:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 800923e:	693b      	ldr	r3, [r7, #16]
 8009240:	1c5a      	adds	r2, r3, #1
 8009242:	613a      	str	r2, [r7, #16]
 8009244:	68ba      	ldr	r2, [r7, #8]
 8009246:	4413      	add	r3, r2
 8009248:	7efa      	ldrb	r2, [r7, #27]
 800924a:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 800924c:	e7a6      	b.n	800919c <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 800924e:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 8009250:	68fa      	ldr	r2, [r7, #12]
 8009252:	69fb      	ldr	r3, [r7, #28]
 8009254:	441a      	add	r2, r3
 8009256:	683b      	ldr	r3, [r7, #0]
 8009258:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 800925a:	693b      	ldr	r3, [r7, #16]
 800925c:	2b00      	cmp	r3, #0
 800925e:	d101      	bne.n	8009264 <create_name+0xf4>
 8009260:	2306      	movs	r3, #6
 8009262:	e010      	b.n	8009286 <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8009264:	68bb      	ldr	r3, [r7, #8]
 8009266:	781b      	ldrb	r3, [r3, #0]
 8009268:	2be5      	cmp	r3, #229	@ 0xe5
 800926a:	d102      	bne.n	8009272 <create_name+0x102>
 800926c:	68bb      	ldr	r3, [r7, #8]
 800926e:	2205      	movs	r2, #5
 8009270:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8009272:	7efb      	ldrb	r3, [r7, #27]
 8009274:	2b20      	cmp	r3, #32
 8009276:	d801      	bhi.n	800927c <create_name+0x10c>
 8009278:	2204      	movs	r2, #4
 800927a:	e000      	b.n	800927e <create_name+0x10e>
 800927c:	2200      	movs	r2, #0
 800927e:	68bb      	ldr	r3, [r7, #8]
 8009280:	330b      	adds	r3, #11
 8009282:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 8009284:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 8009286:	4618      	mov	r0, r3
 8009288:	3720      	adds	r7, #32
 800928a:	46bd      	mov	sp, r7
 800928c:	bd80      	pop	{r7, pc}
 800928e:	bf00      	nop
 8009290:	0800b37c 	.word	0x0800b37c
 8009294:	0800a5a8 	.word	0x0800a5a8

08009298 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8009298:	b580      	push	{r7, lr}
 800929a:	b086      	sub	sp, #24
 800929c:	af00      	add	r7, sp, #0
 800929e:	6078      	str	r0, [r7, #4]
 80092a0:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 80092a6:	693b      	ldr	r3, [r7, #16]
 80092a8:	681b      	ldr	r3, [r3, #0]
 80092aa:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 80092ac:	e002      	b.n	80092b4 <follow_path+0x1c>
 80092ae:	683b      	ldr	r3, [r7, #0]
 80092b0:	3301      	adds	r3, #1
 80092b2:	603b      	str	r3, [r7, #0]
 80092b4:	683b      	ldr	r3, [r7, #0]
 80092b6:	781b      	ldrb	r3, [r3, #0]
 80092b8:	2b2f      	cmp	r3, #47	@ 0x2f
 80092ba:	d0f8      	beq.n	80092ae <follow_path+0x16>
 80092bc:	683b      	ldr	r3, [r7, #0]
 80092be:	781b      	ldrb	r3, [r3, #0]
 80092c0:	2b5c      	cmp	r3, #92	@ 0x5c
 80092c2:	d0f4      	beq.n	80092ae <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 80092c4:	693b      	ldr	r3, [r7, #16]
 80092c6:	2200      	movs	r2, #0
 80092c8:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 80092ca:	683b      	ldr	r3, [r7, #0]
 80092cc:	781b      	ldrb	r3, [r3, #0]
 80092ce:	2b1f      	cmp	r3, #31
 80092d0:	d80a      	bhi.n	80092e8 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	2280      	movs	r2, #128	@ 0x80
 80092d6:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 80092da:	2100      	movs	r1, #0
 80092dc:	6878      	ldr	r0, [r7, #4]
 80092de:	f7ff fcfa 	bl	8008cd6 <dir_sdi>
 80092e2:	4603      	mov	r3, r0
 80092e4:	75fb      	strb	r3, [r7, #23]
 80092e6:	e043      	b.n	8009370 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80092e8:	463b      	mov	r3, r7
 80092ea:	4619      	mov	r1, r3
 80092ec:	6878      	ldr	r0, [r7, #4]
 80092ee:	f7ff ff3f 	bl	8009170 <create_name>
 80092f2:	4603      	mov	r3, r0
 80092f4:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 80092f6:	7dfb      	ldrb	r3, [r7, #23]
 80092f8:	2b00      	cmp	r3, #0
 80092fa:	d134      	bne.n	8009366 <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 80092fc:	6878      	ldr	r0, [r7, #4]
 80092fe:	f7ff feb0 	bl	8009062 <dir_find>
 8009302:	4603      	mov	r3, r0
 8009304:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800930c:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800930e:	7dfb      	ldrb	r3, [r7, #23]
 8009310:	2b00      	cmp	r3, #0
 8009312:	d00a      	beq.n	800932a <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8009314:	7dfb      	ldrb	r3, [r7, #23]
 8009316:	2b04      	cmp	r3, #4
 8009318:	d127      	bne.n	800936a <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800931a:	7afb      	ldrb	r3, [r7, #11]
 800931c:	f003 0304 	and.w	r3, r3, #4
 8009320:	2b00      	cmp	r3, #0
 8009322:	d122      	bne.n	800936a <follow_path+0xd2>
 8009324:	2305      	movs	r3, #5
 8009326:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 8009328:	e01f      	b.n	800936a <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800932a:	7afb      	ldrb	r3, [r7, #11]
 800932c:	f003 0304 	and.w	r3, r3, #4
 8009330:	2b00      	cmp	r3, #0
 8009332:	d11c      	bne.n	800936e <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8009334:	693b      	ldr	r3, [r7, #16]
 8009336:	799b      	ldrb	r3, [r3, #6]
 8009338:	f003 0310 	and.w	r3, r3, #16
 800933c:	2b00      	cmp	r3, #0
 800933e:	d102      	bne.n	8009346 <follow_path+0xae>
				res = FR_NO_PATH; break;
 8009340:	2305      	movs	r3, #5
 8009342:	75fb      	strb	r3, [r7, #23]
 8009344:	e014      	b.n	8009370 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 8009346:	68fb      	ldr	r3, [r7, #12]
 8009348:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	695b      	ldr	r3, [r3, #20]
 8009350:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009354:	4413      	add	r3, r2
 8009356:	4619      	mov	r1, r3
 8009358:	68f8      	ldr	r0, [r7, #12]
 800935a:	f7ff fe43 	bl	8008fe4 <ld_clust>
 800935e:	4602      	mov	r2, r0
 8009360:	693b      	ldr	r3, [r7, #16]
 8009362:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8009364:	e7c0      	b.n	80092e8 <follow_path+0x50>
			if (res != FR_OK) break;
 8009366:	bf00      	nop
 8009368:	e002      	b.n	8009370 <follow_path+0xd8>
				break;
 800936a:	bf00      	nop
 800936c:	e000      	b.n	8009370 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800936e:	bf00      	nop
			}
		}
	}

	return res;
 8009370:	7dfb      	ldrb	r3, [r7, #23]
}
 8009372:	4618      	mov	r0, r3
 8009374:	3718      	adds	r7, #24
 8009376:	46bd      	mov	sp, r7
 8009378:	bd80      	pop	{r7, pc}

0800937a <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800937a:	b480      	push	{r7}
 800937c:	b087      	sub	sp, #28
 800937e:	af00      	add	r7, sp, #0
 8009380:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8009382:	f04f 33ff 	mov.w	r3, #4294967295
 8009386:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	681b      	ldr	r3, [r3, #0]
 800938c:	2b00      	cmp	r3, #0
 800938e:	d031      	beq.n	80093f4 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	681b      	ldr	r3, [r3, #0]
 8009394:	617b      	str	r3, [r7, #20]
 8009396:	e002      	b.n	800939e <get_ldnumber+0x24>
 8009398:	697b      	ldr	r3, [r7, #20]
 800939a:	3301      	adds	r3, #1
 800939c:	617b      	str	r3, [r7, #20]
 800939e:	697b      	ldr	r3, [r7, #20]
 80093a0:	781b      	ldrb	r3, [r3, #0]
 80093a2:	2b20      	cmp	r3, #32
 80093a4:	d903      	bls.n	80093ae <get_ldnumber+0x34>
 80093a6:	697b      	ldr	r3, [r7, #20]
 80093a8:	781b      	ldrb	r3, [r3, #0]
 80093aa:	2b3a      	cmp	r3, #58	@ 0x3a
 80093ac:	d1f4      	bne.n	8009398 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 80093ae:	697b      	ldr	r3, [r7, #20]
 80093b0:	781b      	ldrb	r3, [r3, #0]
 80093b2:	2b3a      	cmp	r3, #58	@ 0x3a
 80093b4:	d11c      	bne.n	80093f0 <get_ldnumber+0x76>
			tp = *path;
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	681b      	ldr	r3, [r3, #0]
 80093ba:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 80093bc:	68fb      	ldr	r3, [r7, #12]
 80093be:	1c5a      	adds	r2, r3, #1
 80093c0:	60fa      	str	r2, [r7, #12]
 80093c2:	781b      	ldrb	r3, [r3, #0]
 80093c4:	3b30      	subs	r3, #48	@ 0x30
 80093c6:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 80093c8:	68bb      	ldr	r3, [r7, #8]
 80093ca:	2b09      	cmp	r3, #9
 80093cc:	d80e      	bhi.n	80093ec <get_ldnumber+0x72>
 80093ce:	68fa      	ldr	r2, [r7, #12]
 80093d0:	697b      	ldr	r3, [r7, #20]
 80093d2:	429a      	cmp	r2, r3
 80093d4:	d10a      	bne.n	80093ec <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 80093d6:	68bb      	ldr	r3, [r7, #8]
 80093d8:	2b00      	cmp	r3, #0
 80093da:	d107      	bne.n	80093ec <get_ldnumber+0x72>
					vol = (int)i;
 80093dc:	68bb      	ldr	r3, [r7, #8]
 80093de:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 80093e0:	697b      	ldr	r3, [r7, #20]
 80093e2:	3301      	adds	r3, #1
 80093e4:	617b      	str	r3, [r7, #20]
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	697a      	ldr	r2, [r7, #20]
 80093ea:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 80093ec:	693b      	ldr	r3, [r7, #16]
 80093ee:	e002      	b.n	80093f6 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 80093f0:	2300      	movs	r3, #0
 80093f2:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 80093f4:	693b      	ldr	r3, [r7, #16]
}
 80093f6:	4618      	mov	r0, r3
 80093f8:	371c      	adds	r7, #28
 80093fa:	46bd      	mov	sp, r7
 80093fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009400:	4770      	bx	lr
	...

08009404 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8009404:	b580      	push	{r7, lr}
 8009406:	b082      	sub	sp, #8
 8009408:	af00      	add	r7, sp, #0
 800940a:	6078      	str	r0, [r7, #4]
 800940c:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	2200      	movs	r2, #0
 8009412:	70da      	strb	r2, [r3, #3]
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	f04f 32ff 	mov.w	r2, #4294967295
 800941a:	62da      	str	r2, [r3, #44]	@ 0x2c
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800941c:	6839      	ldr	r1, [r7, #0]
 800941e:	6878      	ldr	r0, [r7, #4]
 8009420:	f7ff f8dc 	bl	80085dc <move_window>
 8009424:	4603      	mov	r3, r0
 8009426:	2b00      	cmp	r3, #0
 8009428:	d001      	beq.n	800942e <check_fs+0x2a>
 800942a:	2304      	movs	r3, #4
 800942c:	e038      	b.n	80094a0 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	3330      	adds	r3, #48	@ 0x30
 8009432:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8009436:	4618      	mov	r0, r3
 8009438:	f7fe fe20 	bl	800807c <ld_word>
 800943c:	4603      	mov	r3, r0
 800943e:	461a      	mov	r2, r3
 8009440:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 8009444:	429a      	cmp	r2, r3
 8009446:	d001      	beq.n	800944c <check_fs+0x48>
 8009448:	2303      	movs	r3, #3
 800944a:	e029      	b.n	80094a0 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8009452:	2be9      	cmp	r3, #233	@ 0xe9
 8009454:	d009      	beq.n	800946a <check_fs+0x66>
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800945c:	2beb      	cmp	r3, #235	@ 0xeb
 800945e:	d11e      	bne.n	800949e <check_fs+0x9a>
 8009460:	687b      	ldr	r3, [r7, #4]
 8009462:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8009466:	2b90      	cmp	r3, #144	@ 0x90
 8009468:	d119      	bne.n	800949e <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	3330      	adds	r3, #48	@ 0x30
 800946e:	3336      	adds	r3, #54	@ 0x36
 8009470:	4618      	mov	r0, r3
 8009472:	f7fe fe1b 	bl	80080ac <ld_dword>
 8009476:	4603      	mov	r3, r0
 8009478:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800947c:	4a0a      	ldr	r2, [pc, #40]	@ (80094a8 <check_fs+0xa4>)
 800947e:	4293      	cmp	r3, r2
 8009480:	d101      	bne.n	8009486 <check_fs+0x82>
 8009482:	2300      	movs	r3, #0
 8009484:	e00c      	b.n	80094a0 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	3330      	adds	r3, #48	@ 0x30
 800948a:	3352      	adds	r3, #82	@ 0x52
 800948c:	4618      	mov	r0, r3
 800948e:	f7fe fe0d 	bl	80080ac <ld_dword>
 8009492:	4603      	mov	r3, r0
 8009494:	4a05      	ldr	r2, [pc, #20]	@ (80094ac <check_fs+0xa8>)
 8009496:	4293      	cmp	r3, r2
 8009498:	d101      	bne.n	800949e <check_fs+0x9a>
 800949a:	2300      	movs	r3, #0
 800949c:	e000      	b.n	80094a0 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800949e:	2302      	movs	r3, #2
}
 80094a0:	4618      	mov	r0, r3
 80094a2:	3708      	adds	r7, #8
 80094a4:	46bd      	mov	sp, r7
 80094a6:	bd80      	pop	{r7, pc}
 80094a8:	00544146 	.word	0x00544146
 80094ac:	33544146 	.word	0x33544146

080094b0 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 80094b0:	b580      	push	{r7, lr}
 80094b2:	b096      	sub	sp, #88	@ 0x58
 80094b4:	af00      	add	r7, sp, #0
 80094b6:	60f8      	str	r0, [r7, #12]
 80094b8:	60b9      	str	r1, [r7, #8]
 80094ba:	4613      	mov	r3, r2
 80094bc:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 80094be:	68bb      	ldr	r3, [r7, #8]
 80094c0:	2200      	movs	r2, #0
 80094c2:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 80094c4:	68f8      	ldr	r0, [r7, #12]
 80094c6:	f7ff ff58 	bl	800937a <get_ldnumber>
 80094ca:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 80094cc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80094ce:	2b00      	cmp	r3, #0
 80094d0:	da01      	bge.n	80094d6 <find_volume+0x26>
 80094d2:	230b      	movs	r3, #11
 80094d4:	e22d      	b.n	8009932 <find_volume+0x482>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 80094d6:	4aa1      	ldr	r2, [pc, #644]	@ (800975c <find_volume+0x2ac>)
 80094d8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80094da:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80094de:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 80094e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80094e2:	2b00      	cmp	r3, #0
 80094e4:	d101      	bne.n	80094ea <find_volume+0x3a>
 80094e6:	230c      	movs	r3, #12
 80094e8:	e223      	b.n	8009932 <find_volume+0x482>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 80094ea:	68bb      	ldr	r3, [r7, #8]
 80094ec:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80094ee:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 80094f0:	79fb      	ldrb	r3, [r7, #7]
 80094f2:	f023 0301 	bic.w	r3, r3, #1
 80094f6:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 80094f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80094fa:	781b      	ldrb	r3, [r3, #0]
 80094fc:	2b00      	cmp	r3, #0
 80094fe:	d01a      	beq.n	8009536 <find_volume+0x86>
		stat = disk_status(fs->drv);
 8009500:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009502:	785b      	ldrb	r3, [r3, #1]
 8009504:	4618      	mov	r0, r3
 8009506:	f7fe fd19 	bl	8007f3c <disk_status>
 800950a:	4603      	mov	r3, r0
 800950c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8009510:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8009514:	f003 0301 	and.w	r3, r3, #1
 8009518:	2b00      	cmp	r3, #0
 800951a:	d10c      	bne.n	8009536 <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800951c:	79fb      	ldrb	r3, [r7, #7]
 800951e:	2b00      	cmp	r3, #0
 8009520:	d007      	beq.n	8009532 <find_volume+0x82>
 8009522:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8009526:	f003 0304 	and.w	r3, r3, #4
 800952a:	2b00      	cmp	r3, #0
 800952c:	d001      	beq.n	8009532 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 800952e:	230a      	movs	r3, #10
 8009530:	e1ff      	b.n	8009932 <find_volume+0x482>
			}
			return FR_OK;				/* The file system object is valid */
 8009532:	2300      	movs	r3, #0
 8009534:	e1fd      	b.n	8009932 <find_volume+0x482>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8009536:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009538:	2200      	movs	r2, #0
 800953a:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800953c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800953e:	b2da      	uxtb	r2, r3
 8009540:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009542:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8009544:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009546:	785b      	ldrb	r3, [r3, #1]
 8009548:	4618      	mov	r0, r3
 800954a:	f7fe fd11 	bl	8007f70 <disk_initialize>
 800954e:	4603      	mov	r3, r0
 8009550:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8009554:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8009558:	f003 0301 	and.w	r3, r3, #1
 800955c:	2b00      	cmp	r3, #0
 800955e:	d001      	beq.n	8009564 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8009560:	2303      	movs	r3, #3
 8009562:	e1e6      	b.n	8009932 <find_volume+0x482>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8009564:	79fb      	ldrb	r3, [r7, #7]
 8009566:	2b00      	cmp	r3, #0
 8009568:	d007      	beq.n	800957a <find_volume+0xca>
 800956a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800956e:	f003 0304 	and.w	r3, r3, #4
 8009572:	2b00      	cmp	r3, #0
 8009574:	d001      	beq.n	800957a <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 8009576:	230a      	movs	r3, #10
 8009578:	e1db      	b.n	8009932 <find_volume+0x482>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800957a:	2300      	movs	r3, #0
 800957c:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800957e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8009580:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8009582:	f7ff ff3f 	bl	8009404 <check_fs>
 8009586:	4603      	mov	r3, r0
 8009588:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800958c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8009590:	2b02      	cmp	r3, #2
 8009592:	d149      	bne.n	8009628 <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8009594:	2300      	movs	r3, #0
 8009596:	643b      	str	r3, [r7, #64]	@ 0x40
 8009598:	e01e      	b.n	80095d8 <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800959a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800959c:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80095a0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80095a2:	011b      	lsls	r3, r3, #4
 80095a4:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 80095a8:	4413      	add	r3, r2
 80095aa:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 80095ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095ae:	3304      	adds	r3, #4
 80095b0:	781b      	ldrb	r3, [r3, #0]
 80095b2:	2b00      	cmp	r3, #0
 80095b4:	d006      	beq.n	80095c4 <find_volume+0x114>
 80095b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095b8:	3308      	adds	r3, #8
 80095ba:	4618      	mov	r0, r3
 80095bc:	f7fe fd76 	bl	80080ac <ld_dword>
 80095c0:	4602      	mov	r2, r0
 80095c2:	e000      	b.n	80095c6 <find_volume+0x116>
 80095c4:	2200      	movs	r2, #0
 80095c6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80095c8:	009b      	lsls	r3, r3, #2
 80095ca:	3358      	adds	r3, #88	@ 0x58
 80095cc:	443b      	add	r3, r7
 80095ce:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 80095d2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80095d4:	3301      	adds	r3, #1
 80095d6:	643b      	str	r3, [r7, #64]	@ 0x40
 80095d8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80095da:	2b03      	cmp	r3, #3
 80095dc:	d9dd      	bls.n	800959a <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 80095de:	2300      	movs	r3, #0
 80095e0:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 80095e2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80095e4:	2b00      	cmp	r3, #0
 80095e6:	d002      	beq.n	80095ee <find_volume+0x13e>
 80095e8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80095ea:	3b01      	subs	r3, #1
 80095ec:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 80095ee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80095f0:	009b      	lsls	r3, r3, #2
 80095f2:	3358      	adds	r3, #88	@ 0x58
 80095f4:	443b      	add	r3, r7
 80095f6:	f853 3c44 	ldr.w	r3, [r3, #-68]
 80095fa:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 80095fc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80095fe:	2b00      	cmp	r3, #0
 8009600:	d005      	beq.n	800960e <find_volume+0x15e>
 8009602:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8009604:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8009606:	f7ff fefd 	bl	8009404 <check_fs>
 800960a:	4603      	mov	r3, r0
 800960c:	e000      	b.n	8009610 <find_volume+0x160>
 800960e:	2303      	movs	r3, #3
 8009610:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8009614:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8009618:	2b01      	cmp	r3, #1
 800961a:	d905      	bls.n	8009628 <find_volume+0x178>
 800961c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800961e:	3301      	adds	r3, #1
 8009620:	643b      	str	r3, [r7, #64]	@ 0x40
 8009622:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009624:	2b03      	cmp	r3, #3
 8009626:	d9e2      	bls.n	80095ee <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8009628:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800962c:	2b04      	cmp	r3, #4
 800962e:	d101      	bne.n	8009634 <find_volume+0x184>
 8009630:	2301      	movs	r3, #1
 8009632:	e17e      	b.n	8009932 <find_volume+0x482>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8009634:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8009638:	2b01      	cmp	r3, #1
 800963a:	d901      	bls.n	8009640 <find_volume+0x190>
 800963c:	230d      	movs	r3, #13
 800963e:	e178      	b.n	8009932 <find_volume+0x482>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8009640:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009642:	3330      	adds	r3, #48	@ 0x30
 8009644:	330b      	adds	r3, #11
 8009646:	4618      	mov	r0, r3
 8009648:	f7fe fd18 	bl	800807c <ld_word>
 800964c:	4603      	mov	r3, r0
 800964e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009652:	d001      	beq.n	8009658 <find_volume+0x1a8>
 8009654:	230d      	movs	r3, #13
 8009656:	e16c      	b.n	8009932 <find_volume+0x482>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8009658:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800965a:	3330      	adds	r3, #48	@ 0x30
 800965c:	3316      	adds	r3, #22
 800965e:	4618      	mov	r0, r3
 8009660:	f7fe fd0c 	bl	800807c <ld_word>
 8009664:	4603      	mov	r3, r0
 8009666:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8009668:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800966a:	2b00      	cmp	r3, #0
 800966c:	d106      	bne.n	800967c <find_volume+0x1cc>
 800966e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009670:	3330      	adds	r3, #48	@ 0x30
 8009672:	3324      	adds	r3, #36	@ 0x24
 8009674:	4618      	mov	r0, r3
 8009676:	f7fe fd19 	bl	80080ac <ld_dword>
 800967a:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 800967c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800967e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8009680:	619a      	str	r2, [r3, #24]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8009682:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009684:	f893 2040 	ldrb.w	r2, [r3, #64]	@ 0x40
 8009688:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800968a:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800968c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800968e:	789b      	ldrb	r3, [r3, #2]
 8009690:	2b01      	cmp	r3, #1
 8009692:	d005      	beq.n	80096a0 <find_volume+0x1f0>
 8009694:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009696:	789b      	ldrb	r3, [r3, #2]
 8009698:	2b02      	cmp	r3, #2
 800969a:	d001      	beq.n	80096a0 <find_volume+0x1f0>
 800969c:	230d      	movs	r3, #13
 800969e:	e148      	b.n	8009932 <find_volume+0x482>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 80096a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80096a2:	789b      	ldrb	r3, [r3, #2]
 80096a4:	461a      	mov	r2, r3
 80096a6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80096a8:	fb02 f303 	mul.w	r3, r2, r3
 80096ac:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 80096ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80096b0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80096b4:	461a      	mov	r2, r3
 80096b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80096b8:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 80096ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80096bc:	895b      	ldrh	r3, [r3, #10]
 80096be:	2b00      	cmp	r3, #0
 80096c0:	d008      	beq.n	80096d4 <find_volume+0x224>
 80096c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80096c4:	895b      	ldrh	r3, [r3, #10]
 80096c6:	461a      	mov	r2, r3
 80096c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80096ca:	895b      	ldrh	r3, [r3, #10]
 80096cc:	3b01      	subs	r3, #1
 80096ce:	4013      	ands	r3, r2
 80096d0:	2b00      	cmp	r3, #0
 80096d2:	d001      	beq.n	80096d8 <find_volume+0x228>
 80096d4:	230d      	movs	r3, #13
 80096d6:	e12c      	b.n	8009932 <find_volume+0x482>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 80096d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80096da:	3330      	adds	r3, #48	@ 0x30
 80096dc:	3311      	adds	r3, #17
 80096de:	4618      	mov	r0, r3
 80096e0:	f7fe fccc 	bl	800807c <ld_word>
 80096e4:	4603      	mov	r3, r0
 80096e6:	461a      	mov	r2, r3
 80096e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80096ea:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 80096ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80096ee:	891b      	ldrh	r3, [r3, #8]
 80096f0:	f003 030f 	and.w	r3, r3, #15
 80096f4:	b29b      	uxth	r3, r3
 80096f6:	2b00      	cmp	r3, #0
 80096f8:	d001      	beq.n	80096fe <find_volume+0x24e>
 80096fa:	230d      	movs	r3, #13
 80096fc:	e119      	b.n	8009932 <find_volume+0x482>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 80096fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009700:	3330      	adds	r3, #48	@ 0x30
 8009702:	3313      	adds	r3, #19
 8009704:	4618      	mov	r0, r3
 8009706:	f7fe fcb9 	bl	800807c <ld_word>
 800970a:	4603      	mov	r3, r0
 800970c:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800970e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009710:	2b00      	cmp	r3, #0
 8009712:	d106      	bne.n	8009722 <find_volume+0x272>
 8009714:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009716:	3330      	adds	r3, #48	@ 0x30
 8009718:	3320      	adds	r3, #32
 800971a:	4618      	mov	r0, r3
 800971c:	f7fe fcc6 	bl	80080ac <ld_dword>
 8009720:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8009722:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009724:	3330      	adds	r3, #48	@ 0x30
 8009726:	330e      	adds	r3, #14
 8009728:	4618      	mov	r0, r3
 800972a:	f7fe fca7 	bl	800807c <ld_word>
 800972e:	4603      	mov	r3, r0
 8009730:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8009732:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8009734:	2b00      	cmp	r3, #0
 8009736:	d101      	bne.n	800973c <find_volume+0x28c>
 8009738:	230d      	movs	r3, #13
 800973a:	e0fa      	b.n	8009932 <find_volume+0x482>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800973c:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800973e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009740:	4413      	add	r3, r2
 8009742:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009744:	8912      	ldrh	r2, [r2, #8]
 8009746:	0912      	lsrs	r2, r2, #4
 8009748:	b292      	uxth	r2, r2
 800974a:	4413      	add	r3, r2
 800974c:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800974e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009750:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009752:	429a      	cmp	r2, r3
 8009754:	d204      	bcs.n	8009760 <find_volume+0x2b0>
 8009756:	230d      	movs	r3, #13
 8009758:	e0eb      	b.n	8009932 <find_volume+0x482>
 800975a:	bf00      	nop
 800975c:	200006f4 	.word	0x200006f4
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8009760:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009762:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009764:	1ad3      	subs	r3, r2, r3
 8009766:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009768:	8952      	ldrh	r2, [r2, #10]
 800976a:	fbb3 f3f2 	udiv	r3, r3, r2
 800976e:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8009770:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009772:	2b00      	cmp	r3, #0
 8009774:	d101      	bne.n	800977a <find_volume+0x2ca>
 8009776:	230d      	movs	r3, #13
 8009778:	e0db      	b.n	8009932 <find_volume+0x482>
		fmt = FS_FAT32;
 800977a:	2303      	movs	r3, #3
 800977c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8009780:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009782:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 8009786:	4293      	cmp	r3, r2
 8009788:	d802      	bhi.n	8009790 <find_volume+0x2e0>
 800978a:	2302      	movs	r3, #2
 800978c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8009790:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009792:	f640 72f5 	movw	r2, #4085	@ 0xff5
 8009796:	4293      	cmp	r3, r2
 8009798:	d802      	bhi.n	80097a0 <find_volume+0x2f0>
 800979a:	2301      	movs	r3, #1
 800979c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 80097a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097a2:	1c9a      	adds	r2, r3, #2
 80097a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80097a6:	615a      	str	r2, [r3, #20]
		fs->volbase = bsect;							/* Volume start sector */
 80097a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80097aa:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80097ac:	61da      	str	r2, [r3, #28]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 80097ae:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 80097b0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80097b2:	441a      	add	r2, r3
 80097b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80097b6:	621a      	str	r2, [r3, #32]
		fs->database = bsect + sysect;					/* Data start sector */
 80097b8:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80097ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80097bc:	441a      	add	r2, r3
 80097be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80097c0:	629a      	str	r2, [r3, #40]	@ 0x28
		if (fmt == FS_FAT32) {
 80097c2:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80097c6:	2b03      	cmp	r3, #3
 80097c8:	d11e      	bne.n	8009808 <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 80097ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80097cc:	3330      	adds	r3, #48	@ 0x30
 80097ce:	332a      	adds	r3, #42	@ 0x2a
 80097d0:	4618      	mov	r0, r3
 80097d2:	f7fe fc53 	bl	800807c <ld_word>
 80097d6:	4603      	mov	r3, r0
 80097d8:	2b00      	cmp	r3, #0
 80097da:	d001      	beq.n	80097e0 <find_volume+0x330>
 80097dc:	230d      	movs	r3, #13
 80097de:	e0a8      	b.n	8009932 <find_volume+0x482>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 80097e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80097e2:	891b      	ldrh	r3, [r3, #8]
 80097e4:	2b00      	cmp	r3, #0
 80097e6:	d001      	beq.n	80097ec <find_volume+0x33c>
 80097e8:	230d      	movs	r3, #13
 80097ea:	e0a2      	b.n	8009932 <find_volume+0x482>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 80097ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80097ee:	3330      	adds	r3, #48	@ 0x30
 80097f0:	332c      	adds	r3, #44	@ 0x2c
 80097f2:	4618      	mov	r0, r3
 80097f4:	f7fe fc5a 	bl	80080ac <ld_dword>
 80097f8:	4602      	mov	r2, r0
 80097fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80097fc:	625a      	str	r2, [r3, #36]	@ 0x24
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 80097fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009800:	695b      	ldr	r3, [r3, #20]
 8009802:	009b      	lsls	r3, r3, #2
 8009804:	647b      	str	r3, [r7, #68]	@ 0x44
 8009806:	e01f      	b.n	8009848 <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8009808:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800980a:	891b      	ldrh	r3, [r3, #8]
 800980c:	2b00      	cmp	r3, #0
 800980e:	d101      	bne.n	8009814 <find_volume+0x364>
 8009810:	230d      	movs	r3, #13
 8009812:	e08e      	b.n	8009932 <find_volume+0x482>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8009814:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009816:	6a1a      	ldr	r2, [r3, #32]
 8009818:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800981a:	441a      	add	r2, r3
 800981c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800981e:	625a      	str	r2, [r3, #36]	@ 0x24
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8009820:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8009824:	2b02      	cmp	r3, #2
 8009826:	d103      	bne.n	8009830 <find_volume+0x380>
 8009828:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800982a:	695b      	ldr	r3, [r3, #20]
 800982c:	005b      	lsls	r3, r3, #1
 800982e:	e00a      	b.n	8009846 <find_volume+0x396>
 8009830:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009832:	695a      	ldr	r2, [r3, #20]
 8009834:	4613      	mov	r3, r2
 8009836:	005b      	lsls	r3, r3, #1
 8009838:	4413      	add	r3, r2
 800983a:	085a      	lsrs	r2, r3, #1
 800983c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800983e:	695b      	ldr	r3, [r3, #20]
 8009840:	f003 0301 	and.w	r3, r3, #1
 8009844:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 8009846:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8009848:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800984a:	699a      	ldr	r2, [r3, #24]
 800984c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800984e:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 8009852:	0a5b      	lsrs	r3, r3, #9
 8009854:	429a      	cmp	r2, r3
 8009856:	d201      	bcs.n	800985c <find_volume+0x3ac>
 8009858:	230d      	movs	r3, #13
 800985a:	e06a      	b.n	8009932 <find_volume+0x482>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800985c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800985e:	f04f 32ff 	mov.w	r2, #4294967295
 8009862:	611a      	str	r2, [r3, #16]
 8009864:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009866:	691a      	ldr	r2, [r3, #16]
 8009868:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800986a:	60da      	str	r2, [r3, #12]
		fs->fsi_flag = 0x80;
 800986c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800986e:	2280      	movs	r2, #128	@ 0x80
 8009870:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8009872:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8009876:	2b03      	cmp	r3, #3
 8009878:	d149      	bne.n	800990e <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800987a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800987c:	3330      	adds	r3, #48	@ 0x30
 800987e:	3330      	adds	r3, #48	@ 0x30
 8009880:	4618      	mov	r0, r3
 8009882:	f7fe fbfb 	bl	800807c <ld_word>
 8009886:	4603      	mov	r3, r0
 8009888:	2b01      	cmp	r3, #1
 800988a:	d140      	bne.n	800990e <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 800988c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800988e:	3301      	adds	r3, #1
 8009890:	4619      	mov	r1, r3
 8009892:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8009894:	f7fe fea2 	bl	80085dc <move_window>
 8009898:	4603      	mov	r3, r0
 800989a:	2b00      	cmp	r3, #0
 800989c:	d137      	bne.n	800990e <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 800989e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80098a0:	2200      	movs	r2, #0
 80098a2:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 80098a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80098a6:	3330      	adds	r3, #48	@ 0x30
 80098a8:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 80098ac:	4618      	mov	r0, r3
 80098ae:	f7fe fbe5 	bl	800807c <ld_word>
 80098b2:	4603      	mov	r3, r0
 80098b4:	461a      	mov	r2, r3
 80098b6:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 80098ba:	429a      	cmp	r2, r3
 80098bc:	d127      	bne.n	800990e <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 80098be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80098c0:	3330      	adds	r3, #48	@ 0x30
 80098c2:	4618      	mov	r0, r3
 80098c4:	f7fe fbf2 	bl	80080ac <ld_dword>
 80098c8:	4603      	mov	r3, r0
 80098ca:	4a1c      	ldr	r2, [pc, #112]	@ (800993c <find_volume+0x48c>)
 80098cc:	4293      	cmp	r3, r2
 80098ce:	d11e      	bne.n	800990e <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 80098d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80098d2:	3330      	adds	r3, #48	@ 0x30
 80098d4:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 80098d8:	4618      	mov	r0, r3
 80098da:	f7fe fbe7 	bl	80080ac <ld_dword>
 80098de:	4603      	mov	r3, r0
 80098e0:	4a17      	ldr	r2, [pc, #92]	@ (8009940 <find_volume+0x490>)
 80098e2:	4293      	cmp	r3, r2
 80098e4:	d113      	bne.n	800990e <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 80098e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80098e8:	3330      	adds	r3, #48	@ 0x30
 80098ea:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 80098ee:	4618      	mov	r0, r3
 80098f0:	f7fe fbdc 	bl	80080ac <ld_dword>
 80098f4:	4602      	mov	r2, r0
 80098f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80098f8:	611a      	str	r2, [r3, #16]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 80098fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80098fc:	3330      	adds	r3, #48	@ 0x30
 80098fe:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 8009902:	4618      	mov	r0, r3
 8009904:	f7fe fbd2 	bl	80080ac <ld_dword>
 8009908:	4602      	mov	r2, r0
 800990a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800990c:	60da      	str	r2, [r3, #12]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800990e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009910:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 8009914:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8009916:	4b0b      	ldr	r3, [pc, #44]	@ (8009944 <find_volume+0x494>)
 8009918:	881b      	ldrh	r3, [r3, #0]
 800991a:	3301      	adds	r3, #1
 800991c:	b29a      	uxth	r2, r3
 800991e:	4b09      	ldr	r3, [pc, #36]	@ (8009944 <find_volume+0x494>)
 8009920:	801a      	strh	r2, [r3, #0]
 8009922:	4b08      	ldr	r3, [pc, #32]	@ (8009944 <find_volume+0x494>)
 8009924:	881a      	ldrh	r2, [r3, #0]
 8009926:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009928:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800992a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800992c:	f7fe fdee 	bl	800850c <clear_lock>
#endif
	return FR_OK;
 8009930:	2300      	movs	r3, #0
}
 8009932:	4618      	mov	r0, r3
 8009934:	3758      	adds	r7, #88	@ 0x58
 8009936:	46bd      	mov	sp, r7
 8009938:	bd80      	pop	{r7, pc}
 800993a:	bf00      	nop
 800993c:	41615252 	.word	0x41615252
 8009940:	61417272 	.word	0x61417272
 8009944:	200006f8 	.word	0x200006f8

08009948 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8009948:	b580      	push	{r7, lr}
 800994a:	b084      	sub	sp, #16
 800994c:	af00      	add	r7, sp, #0
 800994e:	6078      	str	r0, [r7, #4]
 8009950:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 8009952:	2309      	movs	r3, #9
 8009954:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 8009956:	687b      	ldr	r3, [r7, #4]
 8009958:	2b00      	cmp	r3, #0
 800995a:	d01c      	beq.n	8009996 <validate+0x4e>
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	681b      	ldr	r3, [r3, #0]
 8009960:	2b00      	cmp	r3, #0
 8009962:	d018      	beq.n	8009996 <validate+0x4e>
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	681b      	ldr	r3, [r3, #0]
 8009968:	781b      	ldrb	r3, [r3, #0]
 800996a:	2b00      	cmp	r3, #0
 800996c:	d013      	beq.n	8009996 <validate+0x4e>
 800996e:	687b      	ldr	r3, [r7, #4]
 8009970:	889a      	ldrh	r2, [r3, #4]
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	681b      	ldr	r3, [r3, #0]
 8009976:	88db      	ldrh	r3, [r3, #6]
 8009978:	429a      	cmp	r2, r3
 800997a:	d10c      	bne.n	8009996 <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	681b      	ldr	r3, [r3, #0]
 8009980:	785b      	ldrb	r3, [r3, #1]
 8009982:	4618      	mov	r0, r3
 8009984:	f7fe fada 	bl	8007f3c <disk_status>
 8009988:	4603      	mov	r3, r0
 800998a:	f003 0301 	and.w	r3, r3, #1
 800998e:	2b00      	cmp	r3, #0
 8009990:	d101      	bne.n	8009996 <validate+0x4e>
			res = FR_OK;
 8009992:	2300      	movs	r3, #0
 8009994:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 8009996:	7bfb      	ldrb	r3, [r7, #15]
 8009998:	2b00      	cmp	r3, #0
 800999a:	d102      	bne.n	80099a2 <validate+0x5a>
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	681b      	ldr	r3, [r3, #0]
 80099a0:	e000      	b.n	80099a4 <validate+0x5c>
 80099a2:	2300      	movs	r3, #0
 80099a4:	683a      	ldr	r2, [r7, #0]
 80099a6:	6013      	str	r3, [r2, #0]
	return res;
 80099a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80099aa:	4618      	mov	r0, r3
 80099ac:	3710      	adds	r7, #16
 80099ae:	46bd      	mov	sp, r7
 80099b0:	bd80      	pop	{r7, pc}
	...

080099b4 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 80099b4:	b580      	push	{r7, lr}
 80099b6:	b088      	sub	sp, #32
 80099b8:	af00      	add	r7, sp, #0
 80099ba:	60f8      	str	r0, [r7, #12]
 80099bc:	60b9      	str	r1, [r7, #8]
 80099be:	4613      	mov	r3, r2
 80099c0:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 80099c2:	68bb      	ldr	r3, [r7, #8]
 80099c4:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 80099c6:	f107 0310 	add.w	r3, r7, #16
 80099ca:	4618      	mov	r0, r3
 80099cc:	f7ff fcd5 	bl	800937a <get_ldnumber>
 80099d0:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 80099d2:	69fb      	ldr	r3, [r7, #28]
 80099d4:	2b00      	cmp	r3, #0
 80099d6:	da01      	bge.n	80099dc <f_mount+0x28>
 80099d8:	230b      	movs	r3, #11
 80099da:	e02b      	b.n	8009a34 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 80099dc:	4a17      	ldr	r2, [pc, #92]	@ (8009a3c <f_mount+0x88>)
 80099de:	69fb      	ldr	r3, [r7, #28]
 80099e0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80099e4:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 80099e6:	69bb      	ldr	r3, [r7, #24]
 80099e8:	2b00      	cmp	r3, #0
 80099ea:	d005      	beq.n	80099f8 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 80099ec:	69b8      	ldr	r0, [r7, #24]
 80099ee:	f7fe fd8d 	bl	800850c <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 80099f2:	69bb      	ldr	r3, [r7, #24]
 80099f4:	2200      	movs	r2, #0
 80099f6:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 80099f8:	68fb      	ldr	r3, [r7, #12]
 80099fa:	2b00      	cmp	r3, #0
 80099fc:	d002      	beq.n	8009a04 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 80099fe:	68fb      	ldr	r3, [r7, #12]
 8009a00:	2200      	movs	r2, #0
 8009a02:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8009a04:	68fa      	ldr	r2, [r7, #12]
 8009a06:	490d      	ldr	r1, [pc, #52]	@ (8009a3c <f_mount+0x88>)
 8009a08:	69fb      	ldr	r3, [r7, #28]
 8009a0a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8009a0e:	68fb      	ldr	r3, [r7, #12]
 8009a10:	2b00      	cmp	r3, #0
 8009a12:	d002      	beq.n	8009a1a <f_mount+0x66>
 8009a14:	79fb      	ldrb	r3, [r7, #7]
 8009a16:	2b01      	cmp	r3, #1
 8009a18:	d001      	beq.n	8009a1e <f_mount+0x6a>
 8009a1a:	2300      	movs	r3, #0
 8009a1c:	e00a      	b.n	8009a34 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8009a1e:	f107 010c 	add.w	r1, r7, #12
 8009a22:	f107 0308 	add.w	r3, r7, #8
 8009a26:	2200      	movs	r2, #0
 8009a28:	4618      	mov	r0, r3
 8009a2a:	f7ff fd41 	bl	80094b0 <find_volume>
 8009a2e:	4603      	mov	r3, r0
 8009a30:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 8009a32:	7dfb      	ldrb	r3, [r7, #23]
}
 8009a34:	4618      	mov	r0, r3
 8009a36:	3720      	adds	r7, #32
 8009a38:	46bd      	mov	sp, r7
 8009a3a:	bd80      	pop	{r7, pc}
 8009a3c:	200006f4 	.word	0x200006f4

08009a40 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8009a40:	b580      	push	{r7, lr}
 8009a42:	b098      	sub	sp, #96	@ 0x60
 8009a44:	af00      	add	r7, sp, #0
 8009a46:	60f8      	str	r0, [r7, #12]
 8009a48:	60b9      	str	r1, [r7, #8]
 8009a4a:	4613      	mov	r3, r2
 8009a4c:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8009a4e:	68fb      	ldr	r3, [r7, #12]
 8009a50:	2b00      	cmp	r3, #0
 8009a52:	d101      	bne.n	8009a58 <f_open+0x18>
 8009a54:	2309      	movs	r3, #9
 8009a56:	e1a9      	b.n	8009dac <f_open+0x36c>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8009a58:	79fb      	ldrb	r3, [r7, #7]
 8009a5a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009a5e:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 8009a60:	79fa      	ldrb	r2, [r7, #7]
 8009a62:	f107 0110 	add.w	r1, r7, #16
 8009a66:	f107 0308 	add.w	r3, r7, #8
 8009a6a:	4618      	mov	r0, r3
 8009a6c:	f7ff fd20 	bl	80094b0 <find_volume>
 8009a70:	4603      	mov	r3, r0
 8009a72:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	if (res == FR_OK) {
 8009a76:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009a7a:	2b00      	cmp	r3, #0
 8009a7c:	f040 818d 	bne.w	8009d9a <f_open+0x35a>
		dj.obj.fs = fs;
 8009a80:	693b      	ldr	r3, [r7, #16]
 8009a82:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 8009a84:	68ba      	ldr	r2, [r7, #8]
 8009a86:	f107 0314 	add.w	r3, r7, #20
 8009a8a:	4611      	mov	r1, r2
 8009a8c:	4618      	mov	r0, r3
 8009a8e:	f7ff fc03 	bl	8009298 <follow_path>
 8009a92:	4603      	mov	r3, r0
 8009a94:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8009a98:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009a9c:	2b00      	cmp	r3, #0
 8009a9e:	d118      	bne.n	8009ad2 <f_open+0x92>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8009aa0:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8009aa4:	b25b      	sxtb	r3, r3
 8009aa6:	2b00      	cmp	r3, #0
 8009aa8:	da03      	bge.n	8009ab2 <f_open+0x72>
				res = FR_INVALID_NAME;
 8009aaa:	2306      	movs	r3, #6
 8009aac:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8009ab0:	e00f      	b.n	8009ad2 <f_open+0x92>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8009ab2:	79fb      	ldrb	r3, [r7, #7]
 8009ab4:	2b01      	cmp	r3, #1
 8009ab6:	bf8c      	ite	hi
 8009ab8:	2301      	movhi	r3, #1
 8009aba:	2300      	movls	r3, #0
 8009abc:	b2db      	uxtb	r3, r3
 8009abe:	461a      	mov	r2, r3
 8009ac0:	f107 0314 	add.w	r3, r7, #20
 8009ac4:	4611      	mov	r1, r2
 8009ac6:	4618      	mov	r0, r3
 8009ac8:	f7fe fbd8 	bl	800827c <chk_lock>
 8009acc:	4603      	mov	r3, r0
 8009ace:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8009ad2:	79fb      	ldrb	r3, [r7, #7]
 8009ad4:	f003 031c 	and.w	r3, r3, #28
 8009ad8:	2b00      	cmp	r3, #0
 8009ada:	d07f      	beq.n	8009bdc <f_open+0x19c>
			if (res != FR_OK) {					/* No file, create new */
 8009adc:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009ae0:	2b00      	cmp	r3, #0
 8009ae2:	d017      	beq.n	8009b14 <f_open+0xd4>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8009ae4:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009ae8:	2b04      	cmp	r3, #4
 8009aea:	d10e      	bne.n	8009b0a <f_open+0xca>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8009aec:	f7fe fc22 	bl	8008334 <enq_lock>
 8009af0:	4603      	mov	r3, r0
 8009af2:	2b00      	cmp	r3, #0
 8009af4:	d006      	beq.n	8009b04 <f_open+0xc4>
 8009af6:	f107 0314 	add.w	r3, r7, #20
 8009afa:	4618      	mov	r0, r3
 8009afc:	f7ff fb06 	bl	800910c <dir_register>
 8009b00:	4603      	mov	r3, r0
 8009b02:	e000      	b.n	8009b06 <f_open+0xc6>
 8009b04:	2312      	movs	r3, #18
 8009b06:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8009b0a:	79fb      	ldrb	r3, [r7, #7]
 8009b0c:	f043 0308 	orr.w	r3, r3, #8
 8009b10:	71fb      	strb	r3, [r7, #7]
 8009b12:	e010      	b.n	8009b36 <f_open+0xf6>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8009b14:	7ebb      	ldrb	r3, [r7, #26]
 8009b16:	f003 0311 	and.w	r3, r3, #17
 8009b1a:	2b00      	cmp	r3, #0
 8009b1c:	d003      	beq.n	8009b26 <f_open+0xe6>
					res = FR_DENIED;
 8009b1e:	2307      	movs	r3, #7
 8009b20:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8009b24:	e007      	b.n	8009b36 <f_open+0xf6>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8009b26:	79fb      	ldrb	r3, [r7, #7]
 8009b28:	f003 0304 	and.w	r3, r3, #4
 8009b2c:	2b00      	cmp	r3, #0
 8009b2e:	d002      	beq.n	8009b36 <f_open+0xf6>
 8009b30:	2308      	movs	r3, #8
 8009b32:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8009b36:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009b3a:	2b00      	cmp	r3, #0
 8009b3c:	d168      	bne.n	8009c10 <f_open+0x1d0>
 8009b3e:	79fb      	ldrb	r3, [r7, #7]
 8009b40:	f003 0308 	and.w	r3, r3, #8
 8009b44:	2b00      	cmp	r3, #0
 8009b46:	d063      	beq.n	8009c10 <f_open+0x1d0>
				dw = GET_FATTIME();
 8009b48:	f7fe f88c 	bl	8007c64 <get_fattime>
 8009b4c:	6538      	str	r0, [r7, #80]	@ 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 8009b4e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009b50:	330e      	adds	r3, #14
 8009b52:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8009b54:	4618      	mov	r0, r3
 8009b56:	f7fe fae7 	bl	8008128 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8009b5a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009b5c:	3316      	adds	r3, #22
 8009b5e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8009b60:	4618      	mov	r0, r3
 8009b62:	f7fe fae1 	bl	8008128 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8009b66:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009b68:	330b      	adds	r3, #11
 8009b6a:	2220      	movs	r2, #32
 8009b6c:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8009b6e:	693b      	ldr	r3, [r7, #16]
 8009b70:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009b72:	4611      	mov	r1, r2
 8009b74:	4618      	mov	r0, r3
 8009b76:	f7ff fa35 	bl	8008fe4 <ld_clust>
 8009b7a:	64f8      	str	r0, [r7, #76]	@ 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8009b7c:	693b      	ldr	r3, [r7, #16]
 8009b7e:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8009b80:	2200      	movs	r2, #0
 8009b82:	4618      	mov	r0, r3
 8009b84:	f7ff fa4d 	bl	8009022 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8009b88:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009b8a:	331c      	adds	r3, #28
 8009b8c:	2100      	movs	r1, #0
 8009b8e:	4618      	mov	r0, r3
 8009b90:	f7fe faca 	bl	8008128 <st_dword>
					fs->wflag = 1;
 8009b94:	693b      	ldr	r3, [r7, #16]
 8009b96:	2201      	movs	r2, #1
 8009b98:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 8009b9a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009b9c:	2b00      	cmp	r3, #0
 8009b9e:	d037      	beq.n	8009c10 <f_open+0x1d0>
						dw = fs->winsect;
 8009ba0:	693b      	ldr	r3, [r7, #16]
 8009ba2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009ba4:	653b      	str	r3, [r7, #80]	@ 0x50
						res = remove_chain(&dj.obj, cl, 0);
 8009ba6:	f107 0314 	add.w	r3, r7, #20
 8009baa:	2200      	movs	r2, #0
 8009bac:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8009bae:	4618      	mov	r0, r3
 8009bb0:	f7fe ff60 	bl	8008a74 <remove_chain>
 8009bb4:	4603      	mov	r3, r0
 8009bb6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
						if (res == FR_OK) {
 8009bba:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009bbe:	2b00      	cmp	r3, #0
 8009bc0:	d126      	bne.n	8009c10 <f_open+0x1d0>
							res = move_window(fs, dw);
 8009bc2:	693b      	ldr	r3, [r7, #16]
 8009bc4:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8009bc6:	4618      	mov	r0, r3
 8009bc8:	f7fe fd08 	bl	80085dc <move_window>
 8009bcc:	4603      	mov	r3, r0
 8009bce:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8009bd2:	693b      	ldr	r3, [r7, #16]
 8009bd4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8009bd6:	3a01      	subs	r2, #1
 8009bd8:	60da      	str	r2, [r3, #12]
 8009bda:	e019      	b.n	8009c10 <f_open+0x1d0>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 8009bdc:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009be0:	2b00      	cmp	r3, #0
 8009be2:	d115      	bne.n	8009c10 <f_open+0x1d0>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8009be4:	7ebb      	ldrb	r3, [r7, #26]
 8009be6:	f003 0310 	and.w	r3, r3, #16
 8009bea:	2b00      	cmp	r3, #0
 8009bec:	d003      	beq.n	8009bf6 <f_open+0x1b6>
					res = FR_NO_FILE;
 8009bee:	2304      	movs	r3, #4
 8009bf0:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8009bf4:	e00c      	b.n	8009c10 <f_open+0x1d0>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 8009bf6:	79fb      	ldrb	r3, [r7, #7]
 8009bf8:	f003 0302 	and.w	r3, r3, #2
 8009bfc:	2b00      	cmp	r3, #0
 8009bfe:	d007      	beq.n	8009c10 <f_open+0x1d0>
 8009c00:	7ebb      	ldrb	r3, [r7, #26]
 8009c02:	f003 0301 	and.w	r3, r3, #1
 8009c06:	2b00      	cmp	r3, #0
 8009c08:	d002      	beq.n	8009c10 <f_open+0x1d0>
						res = FR_DENIED;
 8009c0a:	2307      	movs	r3, #7
 8009c0c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 8009c10:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009c14:	2b00      	cmp	r3, #0
 8009c16:	d126      	bne.n	8009c66 <f_open+0x226>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8009c18:	79fb      	ldrb	r3, [r7, #7]
 8009c1a:	f003 0308 	and.w	r3, r3, #8
 8009c1e:	2b00      	cmp	r3, #0
 8009c20:	d003      	beq.n	8009c2a <f_open+0x1ea>
				mode |= FA_MODIFIED;
 8009c22:	79fb      	ldrb	r3, [r7, #7]
 8009c24:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009c28:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8009c2a:	693b      	ldr	r3, [r7, #16]
 8009c2c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009c2e:	68fb      	ldr	r3, [r7, #12]
 8009c30:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 8009c32:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009c34:	68fb      	ldr	r3, [r7, #12]
 8009c36:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8009c38:	79fb      	ldrb	r3, [r7, #7]
 8009c3a:	2b01      	cmp	r3, #1
 8009c3c:	bf8c      	ite	hi
 8009c3e:	2301      	movhi	r3, #1
 8009c40:	2300      	movls	r3, #0
 8009c42:	b2db      	uxtb	r3, r3
 8009c44:	461a      	mov	r2, r3
 8009c46:	f107 0314 	add.w	r3, r7, #20
 8009c4a:	4611      	mov	r1, r2
 8009c4c:	4618      	mov	r0, r3
 8009c4e:	f7fe fb93 	bl	8008378 <inc_lock>
 8009c52:	4602      	mov	r2, r0
 8009c54:	68fb      	ldr	r3, [r7, #12]
 8009c56:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8009c58:	68fb      	ldr	r3, [r7, #12]
 8009c5a:	691b      	ldr	r3, [r3, #16]
 8009c5c:	2b00      	cmp	r3, #0
 8009c5e:	d102      	bne.n	8009c66 <f_open+0x226>
 8009c60:	2302      	movs	r3, #2
 8009c62:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 8009c66:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009c6a:	2b00      	cmp	r3, #0
 8009c6c:	f040 8095 	bne.w	8009d9a <f_open+0x35a>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8009c70:	693b      	ldr	r3, [r7, #16]
 8009c72:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009c74:	4611      	mov	r1, r2
 8009c76:	4618      	mov	r0, r3
 8009c78:	f7ff f9b4 	bl	8008fe4 <ld_clust>
 8009c7c:	4602      	mov	r2, r0
 8009c7e:	68fb      	ldr	r3, [r7, #12]
 8009c80:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8009c82:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009c84:	331c      	adds	r3, #28
 8009c86:	4618      	mov	r0, r3
 8009c88:	f7fe fa10 	bl	80080ac <ld_dword>
 8009c8c:	4602      	mov	r2, r0
 8009c8e:	68fb      	ldr	r3, [r7, #12]
 8009c90:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 8009c92:	68fb      	ldr	r3, [r7, #12]
 8009c94:	2200      	movs	r2, #0
 8009c96:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8009c98:	693a      	ldr	r2, [r7, #16]
 8009c9a:	68fb      	ldr	r3, [r7, #12]
 8009c9c:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 8009c9e:	693b      	ldr	r3, [r7, #16]
 8009ca0:	88da      	ldrh	r2, [r3, #6]
 8009ca2:	68fb      	ldr	r3, [r7, #12]
 8009ca4:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 8009ca6:	68fb      	ldr	r3, [r7, #12]
 8009ca8:	79fa      	ldrb	r2, [r7, #7]
 8009caa:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 8009cac:	68fb      	ldr	r3, [r7, #12]
 8009cae:	2200      	movs	r2, #0
 8009cb0:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 8009cb2:	68fb      	ldr	r3, [r7, #12]
 8009cb4:	2200      	movs	r2, #0
 8009cb6:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8009cb8:	68fb      	ldr	r3, [r7, #12]
 8009cba:	2200      	movs	r2, #0
 8009cbc:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8009cbe:	68fb      	ldr	r3, [r7, #12]
 8009cc0:	3330      	adds	r3, #48	@ 0x30
 8009cc2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009cc6:	2100      	movs	r1, #0
 8009cc8:	4618      	mov	r0, r3
 8009cca:	f7fe fa7a 	bl	80081c2 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8009cce:	79fb      	ldrb	r3, [r7, #7]
 8009cd0:	f003 0320 	and.w	r3, r3, #32
 8009cd4:	2b00      	cmp	r3, #0
 8009cd6:	d060      	beq.n	8009d9a <f_open+0x35a>
 8009cd8:	68fb      	ldr	r3, [r7, #12]
 8009cda:	68db      	ldr	r3, [r3, #12]
 8009cdc:	2b00      	cmp	r3, #0
 8009cde:	d05c      	beq.n	8009d9a <f_open+0x35a>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8009ce0:	68fb      	ldr	r3, [r7, #12]
 8009ce2:	68da      	ldr	r2, [r3, #12]
 8009ce4:	68fb      	ldr	r3, [r7, #12]
 8009ce6:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8009ce8:	693b      	ldr	r3, [r7, #16]
 8009cea:	895b      	ldrh	r3, [r3, #10]
 8009cec:	025b      	lsls	r3, r3, #9
 8009cee:	64bb      	str	r3, [r7, #72]	@ 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8009cf0:	68fb      	ldr	r3, [r7, #12]
 8009cf2:	689b      	ldr	r3, [r3, #8]
 8009cf4:	65bb      	str	r3, [r7, #88]	@ 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8009cf6:	68fb      	ldr	r3, [r7, #12]
 8009cf8:	68db      	ldr	r3, [r3, #12]
 8009cfa:	657b      	str	r3, [r7, #84]	@ 0x54
 8009cfc:	e016      	b.n	8009d2c <f_open+0x2ec>
					clst = get_fat(&fp->obj, clst);
 8009cfe:	68fb      	ldr	r3, [r7, #12]
 8009d00:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8009d02:	4618      	mov	r0, r3
 8009d04:	f7fe fd25 	bl	8008752 <get_fat>
 8009d08:	65b8      	str	r0, [r7, #88]	@ 0x58
					if (clst <= 1) res = FR_INT_ERR;
 8009d0a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009d0c:	2b01      	cmp	r3, #1
 8009d0e:	d802      	bhi.n	8009d16 <f_open+0x2d6>
 8009d10:	2302      	movs	r3, #2
 8009d12:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 8009d16:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009d18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009d1c:	d102      	bne.n	8009d24 <f_open+0x2e4>
 8009d1e:	2301      	movs	r3, #1
 8009d20:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8009d24:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8009d26:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009d28:	1ad3      	subs	r3, r2, r3
 8009d2a:	657b      	str	r3, [r7, #84]	@ 0x54
 8009d2c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009d30:	2b00      	cmp	r3, #0
 8009d32:	d103      	bne.n	8009d3c <f_open+0x2fc>
 8009d34:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8009d36:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009d38:	429a      	cmp	r2, r3
 8009d3a:	d8e0      	bhi.n	8009cfe <f_open+0x2be>
				}
				fp->clust = clst;
 8009d3c:	68fb      	ldr	r3, [r7, #12]
 8009d3e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009d40:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 8009d42:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009d46:	2b00      	cmp	r3, #0
 8009d48:	d127      	bne.n	8009d9a <f_open+0x35a>
 8009d4a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009d4c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009d50:	2b00      	cmp	r3, #0
 8009d52:	d022      	beq.n	8009d9a <f_open+0x35a>
					if ((sc = clust2sect(fs, clst)) == 0) {
 8009d54:	693b      	ldr	r3, [r7, #16]
 8009d56:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8009d58:	4618      	mov	r0, r3
 8009d5a:	f7fe fcdb 	bl	8008714 <clust2sect>
 8009d5e:	6478      	str	r0, [r7, #68]	@ 0x44
 8009d60:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009d62:	2b00      	cmp	r3, #0
 8009d64:	d103      	bne.n	8009d6e <f_open+0x32e>
						res = FR_INT_ERR;
 8009d66:	2302      	movs	r3, #2
 8009d68:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8009d6c:	e015      	b.n	8009d9a <f_open+0x35a>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8009d6e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009d70:	0a5a      	lsrs	r2, r3, #9
 8009d72:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009d74:	441a      	add	r2, r3
 8009d76:	68fb      	ldr	r3, [r7, #12]
 8009d78:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8009d7a:	693b      	ldr	r3, [r7, #16]
 8009d7c:	7858      	ldrb	r0, [r3, #1]
 8009d7e:	68fb      	ldr	r3, [r7, #12]
 8009d80:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8009d84:	68fb      	ldr	r3, [r7, #12]
 8009d86:	6a1a      	ldr	r2, [r3, #32]
 8009d88:	2301      	movs	r3, #1
 8009d8a:	f7fe f919 	bl	8007fc0 <disk_read>
 8009d8e:	4603      	mov	r3, r0
 8009d90:	2b00      	cmp	r3, #0
 8009d92:	d002      	beq.n	8009d9a <f_open+0x35a>
 8009d94:	2301      	movs	r3, #1
 8009d96:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 8009d9a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009d9e:	2b00      	cmp	r3, #0
 8009da0:	d002      	beq.n	8009da8 <f_open+0x368>
 8009da2:	68fb      	ldr	r3, [r7, #12]
 8009da4:	2200      	movs	r2, #0
 8009da6:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8009da8:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
 8009dac:	4618      	mov	r0, r3
 8009dae:	3760      	adds	r7, #96	@ 0x60
 8009db0:	46bd      	mov	sp, r7
 8009db2:	bd80      	pop	{r7, pc}

08009db4 <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 8009db4:	b580      	push	{r7, lr}
 8009db6:	b08e      	sub	sp, #56	@ 0x38
 8009db8:	af00      	add	r7, sp, #0
 8009dba:	60f8      	str	r0, [r7, #12]
 8009dbc:	60b9      	str	r1, [r7, #8]
 8009dbe:	607a      	str	r2, [r7, #4]
 8009dc0:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 8009dc2:	68bb      	ldr	r3, [r7, #8]
 8009dc4:	627b      	str	r3, [r7, #36]	@ 0x24


	*br = 0;	/* Clear read byte counter */
 8009dc6:	683b      	ldr	r3, [r7, #0]
 8009dc8:	2200      	movs	r2, #0
 8009dca:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 8009dcc:	68fb      	ldr	r3, [r7, #12]
 8009dce:	f107 0214 	add.w	r2, r7, #20
 8009dd2:	4611      	mov	r1, r2
 8009dd4:	4618      	mov	r0, r3
 8009dd6:	f7ff fdb7 	bl	8009948 <validate>
 8009dda:	4603      	mov	r3, r0
 8009ddc:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8009de0:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8009de4:	2b00      	cmp	r3, #0
 8009de6:	d107      	bne.n	8009df8 <f_read+0x44>
 8009de8:	68fb      	ldr	r3, [r7, #12]
 8009dea:	7d5b      	ldrb	r3, [r3, #21]
 8009dec:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8009df0:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8009df4:	2b00      	cmp	r3, #0
 8009df6:	d002      	beq.n	8009dfe <f_read+0x4a>
 8009df8:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8009dfc:	e115      	b.n	800a02a <f_read+0x276>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 8009dfe:	68fb      	ldr	r3, [r7, #12]
 8009e00:	7d1b      	ldrb	r3, [r3, #20]
 8009e02:	f003 0301 	and.w	r3, r3, #1
 8009e06:	2b00      	cmp	r3, #0
 8009e08:	d101      	bne.n	8009e0e <f_read+0x5a>
 8009e0a:	2307      	movs	r3, #7
 8009e0c:	e10d      	b.n	800a02a <f_read+0x276>
	remain = fp->obj.objsize - fp->fptr;
 8009e0e:	68fb      	ldr	r3, [r7, #12]
 8009e10:	68da      	ldr	r2, [r3, #12]
 8009e12:	68fb      	ldr	r3, [r7, #12]
 8009e14:	699b      	ldr	r3, [r3, #24]
 8009e16:	1ad3      	subs	r3, r2, r3
 8009e18:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 8009e1a:	687a      	ldr	r2, [r7, #4]
 8009e1c:	6a3b      	ldr	r3, [r7, #32]
 8009e1e:	429a      	cmp	r2, r3
 8009e20:	f240 80fe 	bls.w	800a020 <f_read+0x26c>
 8009e24:	6a3b      	ldr	r3, [r7, #32]
 8009e26:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 8009e28:	e0fa      	b.n	800a020 <f_read+0x26c>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 8009e2a:	68fb      	ldr	r3, [r7, #12]
 8009e2c:	699b      	ldr	r3, [r3, #24]
 8009e2e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009e32:	2b00      	cmp	r3, #0
 8009e34:	f040 80c6 	bne.w	8009fc4 <f_read+0x210>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 8009e38:	68fb      	ldr	r3, [r7, #12]
 8009e3a:	699b      	ldr	r3, [r3, #24]
 8009e3c:	0a5b      	lsrs	r3, r3, #9
 8009e3e:	697a      	ldr	r2, [r7, #20]
 8009e40:	8952      	ldrh	r2, [r2, #10]
 8009e42:	3a01      	subs	r2, #1
 8009e44:	4013      	ands	r3, r2
 8009e46:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 8009e48:	69fb      	ldr	r3, [r7, #28]
 8009e4a:	2b00      	cmp	r3, #0
 8009e4c:	d12f      	bne.n	8009eae <f_read+0xfa>
				if (fp->fptr == 0) {			/* On the top of the file? */
 8009e4e:	68fb      	ldr	r3, [r7, #12]
 8009e50:	699b      	ldr	r3, [r3, #24]
 8009e52:	2b00      	cmp	r3, #0
 8009e54:	d103      	bne.n	8009e5e <f_read+0xaa>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 8009e56:	68fb      	ldr	r3, [r7, #12]
 8009e58:	689b      	ldr	r3, [r3, #8]
 8009e5a:	633b      	str	r3, [r7, #48]	@ 0x30
 8009e5c:	e013      	b.n	8009e86 <f_read+0xd2>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8009e5e:	68fb      	ldr	r3, [r7, #12]
 8009e60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009e62:	2b00      	cmp	r3, #0
 8009e64:	d007      	beq.n	8009e76 <f_read+0xc2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8009e66:	68fb      	ldr	r3, [r7, #12]
 8009e68:	699b      	ldr	r3, [r3, #24]
 8009e6a:	4619      	mov	r1, r3
 8009e6c:	68f8      	ldr	r0, [r7, #12]
 8009e6e:	f7fe fefe 	bl	8008c6e <clmt_clust>
 8009e72:	6338      	str	r0, [r7, #48]	@ 0x30
 8009e74:	e007      	b.n	8009e86 <f_read+0xd2>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 8009e76:	68fa      	ldr	r2, [r7, #12]
 8009e78:	68fb      	ldr	r3, [r7, #12]
 8009e7a:	69db      	ldr	r3, [r3, #28]
 8009e7c:	4619      	mov	r1, r3
 8009e7e:	4610      	mov	r0, r2
 8009e80:	f7fe fc67 	bl	8008752 <get_fat>
 8009e84:	6338      	str	r0, [r7, #48]	@ 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 8009e86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e88:	2b01      	cmp	r3, #1
 8009e8a:	d804      	bhi.n	8009e96 <f_read+0xe2>
 8009e8c:	68fb      	ldr	r3, [r7, #12]
 8009e8e:	2202      	movs	r2, #2
 8009e90:	755a      	strb	r2, [r3, #21]
 8009e92:	2302      	movs	r3, #2
 8009e94:	e0c9      	b.n	800a02a <f_read+0x276>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8009e96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009e9c:	d104      	bne.n	8009ea8 <f_read+0xf4>
 8009e9e:	68fb      	ldr	r3, [r7, #12]
 8009ea0:	2201      	movs	r2, #1
 8009ea2:	755a      	strb	r2, [r3, #21]
 8009ea4:	2301      	movs	r3, #1
 8009ea6:	e0c0      	b.n	800a02a <f_read+0x276>
				fp->clust = clst;				/* Update current cluster */
 8009ea8:	68fb      	ldr	r3, [r7, #12]
 8009eaa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009eac:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8009eae:	697a      	ldr	r2, [r7, #20]
 8009eb0:	68fb      	ldr	r3, [r7, #12]
 8009eb2:	69db      	ldr	r3, [r3, #28]
 8009eb4:	4619      	mov	r1, r3
 8009eb6:	4610      	mov	r0, r2
 8009eb8:	f7fe fc2c 	bl	8008714 <clust2sect>
 8009ebc:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8009ebe:	69bb      	ldr	r3, [r7, #24]
 8009ec0:	2b00      	cmp	r3, #0
 8009ec2:	d104      	bne.n	8009ece <f_read+0x11a>
 8009ec4:	68fb      	ldr	r3, [r7, #12]
 8009ec6:	2202      	movs	r2, #2
 8009ec8:	755a      	strb	r2, [r3, #21]
 8009eca:	2302      	movs	r3, #2
 8009ecc:	e0ad      	b.n	800a02a <f_read+0x276>
			sect += csect;
 8009ece:	69ba      	ldr	r2, [r7, #24]
 8009ed0:	69fb      	ldr	r3, [r7, #28]
 8009ed2:	4413      	add	r3, r2
 8009ed4:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 8009ed6:	687b      	ldr	r3, [r7, #4]
 8009ed8:	0a5b      	lsrs	r3, r3, #9
 8009eda:	62bb      	str	r3, [r7, #40]	@ 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 8009edc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ede:	2b00      	cmp	r3, #0
 8009ee0:	d039      	beq.n	8009f56 <f_read+0x1a2>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8009ee2:	69fa      	ldr	r2, [r7, #28]
 8009ee4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ee6:	4413      	add	r3, r2
 8009ee8:	697a      	ldr	r2, [r7, #20]
 8009eea:	8952      	ldrh	r2, [r2, #10]
 8009eec:	4293      	cmp	r3, r2
 8009eee:	d905      	bls.n	8009efc <f_read+0x148>
					cc = fs->csize - csect;
 8009ef0:	697b      	ldr	r3, [r7, #20]
 8009ef2:	895b      	ldrh	r3, [r3, #10]
 8009ef4:	461a      	mov	r2, r3
 8009ef6:	69fb      	ldr	r3, [r7, #28]
 8009ef8:	1ad3      	subs	r3, r2, r3
 8009efa:	62bb      	str	r3, [r7, #40]	@ 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8009efc:	697b      	ldr	r3, [r7, #20]
 8009efe:	7858      	ldrb	r0, [r3, #1]
 8009f00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f02:	69ba      	ldr	r2, [r7, #24]
 8009f04:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8009f06:	f7fe f85b 	bl	8007fc0 <disk_read>
 8009f0a:	4603      	mov	r3, r0
 8009f0c:	2b00      	cmp	r3, #0
 8009f0e:	d004      	beq.n	8009f1a <f_read+0x166>
 8009f10:	68fb      	ldr	r3, [r7, #12]
 8009f12:	2201      	movs	r2, #1
 8009f14:	755a      	strb	r2, [r3, #21]
 8009f16:	2301      	movs	r3, #1
 8009f18:	e087      	b.n	800a02a <f_read+0x276>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 8009f1a:	68fb      	ldr	r3, [r7, #12]
 8009f1c:	7d1b      	ldrb	r3, [r3, #20]
 8009f1e:	b25b      	sxtb	r3, r3
 8009f20:	2b00      	cmp	r3, #0
 8009f22:	da14      	bge.n	8009f4e <f_read+0x19a>
 8009f24:	68fb      	ldr	r3, [r7, #12]
 8009f26:	6a1a      	ldr	r2, [r3, #32]
 8009f28:	69bb      	ldr	r3, [r7, #24]
 8009f2a:	1ad3      	subs	r3, r2, r3
 8009f2c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009f2e:	429a      	cmp	r2, r3
 8009f30:	d90d      	bls.n	8009f4e <f_read+0x19a>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 8009f32:	68fb      	ldr	r3, [r7, #12]
 8009f34:	6a1a      	ldr	r2, [r3, #32]
 8009f36:	69bb      	ldr	r3, [r7, #24]
 8009f38:	1ad3      	subs	r3, r2, r3
 8009f3a:	025b      	lsls	r3, r3, #9
 8009f3c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009f3e:	18d0      	adds	r0, r2, r3
 8009f40:	68fb      	ldr	r3, [r7, #12]
 8009f42:	3330      	adds	r3, #48	@ 0x30
 8009f44:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009f48:	4619      	mov	r1, r3
 8009f4a:	f7fe f919 	bl	8008180 <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 8009f4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f50:	025b      	lsls	r3, r3, #9
 8009f52:	62fb      	str	r3, [r7, #44]	@ 0x2c
				continue;
 8009f54:	e050      	b.n	8009ff8 <f_read+0x244>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 8009f56:	68fb      	ldr	r3, [r7, #12]
 8009f58:	6a1b      	ldr	r3, [r3, #32]
 8009f5a:	69ba      	ldr	r2, [r7, #24]
 8009f5c:	429a      	cmp	r2, r3
 8009f5e:	d02e      	beq.n	8009fbe <f_read+0x20a>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 8009f60:	68fb      	ldr	r3, [r7, #12]
 8009f62:	7d1b      	ldrb	r3, [r3, #20]
 8009f64:	b25b      	sxtb	r3, r3
 8009f66:	2b00      	cmp	r3, #0
 8009f68:	da18      	bge.n	8009f9c <f_read+0x1e8>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8009f6a:	697b      	ldr	r3, [r7, #20]
 8009f6c:	7858      	ldrb	r0, [r3, #1]
 8009f6e:	68fb      	ldr	r3, [r7, #12]
 8009f70:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8009f74:	68fb      	ldr	r3, [r7, #12]
 8009f76:	6a1a      	ldr	r2, [r3, #32]
 8009f78:	2301      	movs	r3, #1
 8009f7a:	f7fe f841 	bl	8008000 <disk_write>
 8009f7e:	4603      	mov	r3, r0
 8009f80:	2b00      	cmp	r3, #0
 8009f82:	d004      	beq.n	8009f8e <f_read+0x1da>
 8009f84:	68fb      	ldr	r3, [r7, #12]
 8009f86:	2201      	movs	r2, #1
 8009f88:	755a      	strb	r2, [r3, #21]
 8009f8a:	2301      	movs	r3, #1
 8009f8c:	e04d      	b.n	800a02a <f_read+0x276>
					fp->flag &= (BYTE)~FA_DIRTY;
 8009f8e:	68fb      	ldr	r3, [r7, #12]
 8009f90:	7d1b      	ldrb	r3, [r3, #20]
 8009f92:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009f96:	b2da      	uxtb	r2, r3
 8009f98:	68fb      	ldr	r3, [r7, #12]
 8009f9a:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8009f9c:	697b      	ldr	r3, [r7, #20]
 8009f9e:	7858      	ldrb	r0, [r3, #1]
 8009fa0:	68fb      	ldr	r3, [r7, #12]
 8009fa2:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8009fa6:	2301      	movs	r3, #1
 8009fa8:	69ba      	ldr	r2, [r7, #24]
 8009faa:	f7fe f809 	bl	8007fc0 <disk_read>
 8009fae:	4603      	mov	r3, r0
 8009fb0:	2b00      	cmp	r3, #0
 8009fb2:	d004      	beq.n	8009fbe <f_read+0x20a>
 8009fb4:	68fb      	ldr	r3, [r7, #12]
 8009fb6:	2201      	movs	r2, #1
 8009fb8:	755a      	strb	r2, [r3, #21]
 8009fba:	2301      	movs	r3, #1
 8009fbc:	e035      	b.n	800a02a <f_read+0x276>
			}
#endif
			fp->sect = sect;
 8009fbe:	68fb      	ldr	r3, [r7, #12]
 8009fc0:	69ba      	ldr	r2, [r7, #24]
 8009fc2:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8009fc4:	68fb      	ldr	r3, [r7, #12]
 8009fc6:	699b      	ldr	r3, [r3, #24]
 8009fc8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009fcc:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 8009fd0:	62fb      	str	r3, [r7, #44]	@ 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 8009fd2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009fd4:	687b      	ldr	r3, [r7, #4]
 8009fd6:	429a      	cmp	r2, r3
 8009fd8:	d901      	bls.n	8009fde <f_read+0x22a>
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	62fb      	str	r3, [r7, #44]	@ 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 8009fde:	68fb      	ldr	r3, [r7, #12]
 8009fe0:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8009fe4:	68fb      	ldr	r3, [r7, #12]
 8009fe6:	699b      	ldr	r3, [r3, #24]
 8009fe8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009fec:	4413      	add	r3, r2
 8009fee:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009ff0:	4619      	mov	r1, r3
 8009ff2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8009ff4:	f7fe f8c4 	bl	8008180 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 8009ff8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009ffa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009ffc:	4413      	add	r3, r2
 8009ffe:	627b      	str	r3, [r7, #36]	@ 0x24
 800a000:	68fb      	ldr	r3, [r7, #12]
 800a002:	699a      	ldr	r2, [r3, #24]
 800a004:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a006:	441a      	add	r2, r3
 800a008:	68fb      	ldr	r3, [r7, #12]
 800a00a:	619a      	str	r2, [r3, #24]
 800a00c:	683b      	ldr	r3, [r7, #0]
 800a00e:	681a      	ldr	r2, [r3, #0]
 800a010:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a012:	441a      	add	r2, r3
 800a014:	683b      	ldr	r3, [r7, #0]
 800a016:	601a      	str	r2, [r3, #0]
 800a018:	687a      	ldr	r2, [r7, #4]
 800a01a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a01c:	1ad3      	subs	r3, r2, r3
 800a01e:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	2b00      	cmp	r3, #0
 800a024:	f47f af01 	bne.w	8009e2a <f_read+0x76>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 800a028:	2300      	movs	r3, #0
}
 800a02a:	4618      	mov	r0, r3
 800a02c:	3738      	adds	r7, #56	@ 0x38
 800a02e:	46bd      	mov	sp, r7
 800a030:	bd80      	pop	{r7, pc}

0800a032 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800a032:	b580      	push	{r7, lr}
 800a034:	b086      	sub	sp, #24
 800a036:	af00      	add	r7, sp, #0
 800a038:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800a03a:	687b      	ldr	r3, [r7, #4]
 800a03c:	f107 0208 	add.w	r2, r7, #8
 800a040:	4611      	mov	r1, r2
 800a042:	4618      	mov	r0, r3
 800a044:	f7ff fc80 	bl	8009948 <validate>
 800a048:	4603      	mov	r3, r0
 800a04a:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800a04c:	7dfb      	ldrb	r3, [r7, #23]
 800a04e:	2b00      	cmp	r3, #0
 800a050:	d168      	bne.n	800a124 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800a052:	687b      	ldr	r3, [r7, #4]
 800a054:	7d1b      	ldrb	r3, [r3, #20]
 800a056:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a05a:	2b00      	cmp	r3, #0
 800a05c:	d062      	beq.n	800a124 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800a05e:	687b      	ldr	r3, [r7, #4]
 800a060:	7d1b      	ldrb	r3, [r3, #20]
 800a062:	b25b      	sxtb	r3, r3
 800a064:	2b00      	cmp	r3, #0
 800a066:	da15      	bge.n	800a094 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800a068:	68bb      	ldr	r3, [r7, #8]
 800a06a:	7858      	ldrb	r0, [r3, #1]
 800a06c:	687b      	ldr	r3, [r7, #4]
 800a06e:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800a072:	687b      	ldr	r3, [r7, #4]
 800a074:	6a1a      	ldr	r2, [r3, #32]
 800a076:	2301      	movs	r3, #1
 800a078:	f7fd ffc2 	bl	8008000 <disk_write>
 800a07c:	4603      	mov	r3, r0
 800a07e:	2b00      	cmp	r3, #0
 800a080:	d001      	beq.n	800a086 <f_sync+0x54>
 800a082:	2301      	movs	r3, #1
 800a084:	e04f      	b.n	800a126 <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 800a086:	687b      	ldr	r3, [r7, #4]
 800a088:	7d1b      	ldrb	r3, [r3, #20]
 800a08a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a08e:	b2da      	uxtb	r2, r3
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800a094:	f7fd fde6 	bl	8007c64 <get_fattime>
 800a098:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800a09a:	68ba      	ldr	r2, [r7, #8]
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a0a0:	4619      	mov	r1, r3
 800a0a2:	4610      	mov	r0, r2
 800a0a4:	f7fe fa9a 	bl	80085dc <move_window>
 800a0a8:	4603      	mov	r3, r0
 800a0aa:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800a0ac:	7dfb      	ldrb	r3, [r7, #23]
 800a0ae:	2b00      	cmp	r3, #0
 800a0b0:	d138      	bne.n	800a124 <f_sync+0xf2>
					dir = fp->dir_ptr;
 800a0b2:	687b      	ldr	r3, [r7, #4]
 800a0b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a0b6:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800a0b8:	68fb      	ldr	r3, [r7, #12]
 800a0ba:	330b      	adds	r3, #11
 800a0bc:	781a      	ldrb	r2, [r3, #0]
 800a0be:	68fb      	ldr	r3, [r7, #12]
 800a0c0:	330b      	adds	r3, #11
 800a0c2:	f042 0220 	orr.w	r2, r2, #32
 800a0c6:	b2d2      	uxtb	r2, r2
 800a0c8:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800a0ca:	687b      	ldr	r3, [r7, #4]
 800a0cc:	6818      	ldr	r0, [r3, #0]
 800a0ce:	687b      	ldr	r3, [r7, #4]
 800a0d0:	689b      	ldr	r3, [r3, #8]
 800a0d2:	461a      	mov	r2, r3
 800a0d4:	68f9      	ldr	r1, [r7, #12]
 800a0d6:	f7fe ffa4 	bl	8009022 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800a0da:	68fb      	ldr	r3, [r7, #12]
 800a0dc:	f103 021c 	add.w	r2, r3, #28
 800a0e0:	687b      	ldr	r3, [r7, #4]
 800a0e2:	68db      	ldr	r3, [r3, #12]
 800a0e4:	4619      	mov	r1, r3
 800a0e6:	4610      	mov	r0, r2
 800a0e8:	f7fe f81e 	bl	8008128 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800a0ec:	68fb      	ldr	r3, [r7, #12]
 800a0ee:	3316      	adds	r3, #22
 800a0f0:	6939      	ldr	r1, [r7, #16]
 800a0f2:	4618      	mov	r0, r3
 800a0f4:	f7fe f818 	bl	8008128 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800a0f8:	68fb      	ldr	r3, [r7, #12]
 800a0fa:	3312      	adds	r3, #18
 800a0fc:	2100      	movs	r1, #0
 800a0fe:	4618      	mov	r0, r3
 800a100:	f7fd fff7 	bl	80080f2 <st_word>
					fs->wflag = 1;
 800a104:	68bb      	ldr	r3, [r7, #8]
 800a106:	2201      	movs	r2, #1
 800a108:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800a10a:	68bb      	ldr	r3, [r7, #8]
 800a10c:	4618      	mov	r0, r3
 800a10e:	f7fe fa93 	bl	8008638 <sync_fs>
 800a112:	4603      	mov	r3, r0
 800a114:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800a116:	687b      	ldr	r3, [r7, #4]
 800a118:	7d1b      	ldrb	r3, [r3, #20]
 800a11a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a11e:	b2da      	uxtb	r2, r3
 800a120:	687b      	ldr	r3, [r7, #4]
 800a122:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800a124:	7dfb      	ldrb	r3, [r7, #23]
}
 800a126:	4618      	mov	r0, r3
 800a128:	3718      	adds	r7, #24
 800a12a:	46bd      	mov	sp, r7
 800a12c:	bd80      	pop	{r7, pc}

0800a12e <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800a12e:	b580      	push	{r7, lr}
 800a130:	b084      	sub	sp, #16
 800a132:	af00      	add	r7, sp, #0
 800a134:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800a136:	6878      	ldr	r0, [r7, #4]
 800a138:	f7ff ff7b 	bl	800a032 <f_sync>
 800a13c:	4603      	mov	r3, r0
 800a13e:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800a140:	7bfb      	ldrb	r3, [r7, #15]
 800a142:	2b00      	cmp	r3, #0
 800a144:	d118      	bne.n	800a178 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800a146:	687b      	ldr	r3, [r7, #4]
 800a148:	f107 0208 	add.w	r2, r7, #8
 800a14c:	4611      	mov	r1, r2
 800a14e:	4618      	mov	r0, r3
 800a150:	f7ff fbfa 	bl	8009948 <validate>
 800a154:	4603      	mov	r3, r0
 800a156:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800a158:	7bfb      	ldrb	r3, [r7, #15]
 800a15a:	2b00      	cmp	r3, #0
 800a15c:	d10c      	bne.n	800a178 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800a15e:	687b      	ldr	r3, [r7, #4]
 800a160:	691b      	ldr	r3, [r3, #16]
 800a162:	4618      	mov	r0, r3
 800a164:	f7fe f996 	bl	8008494 <dec_lock>
 800a168:	4603      	mov	r3, r0
 800a16a:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800a16c:	7bfb      	ldrb	r3, [r7, #15]
 800a16e:	2b00      	cmp	r3, #0
 800a170:	d102      	bne.n	800a178 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800a172:	687b      	ldr	r3, [r7, #4]
 800a174:	2200      	movs	r2, #0
 800a176:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 800a178:	7bfb      	ldrb	r3, [r7, #15]
}
 800a17a:	4618      	mov	r0, r3
 800a17c:	3710      	adds	r7, #16
 800a17e:	46bd      	mov	sp, r7
 800a180:	bd80      	pop	{r7, pc}
	...

0800a184 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800a184:	b480      	push	{r7}
 800a186:	b087      	sub	sp, #28
 800a188:	af00      	add	r7, sp, #0
 800a18a:	60f8      	str	r0, [r7, #12]
 800a18c:	60b9      	str	r1, [r7, #8]
 800a18e:	4613      	mov	r3, r2
 800a190:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800a192:	2301      	movs	r3, #1
 800a194:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800a196:	2300      	movs	r3, #0
 800a198:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800a19a:	4b1f      	ldr	r3, [pc, #124]	@ (800a218 <FATFS_LinkDriverEx+0x94>)
 800a19c:	7a5b      	ldrb	r3, [r3, #9]
 800a19e:	b2db      	uxtb	r3, r3
 800a1a0:	2b00      	cmp	r3, #0
 800a1a2:	d131      	bne.n	800a208 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800a1a4:	4b1c      	ldr	r3, [pc, #112]	@ (800a218 <FATFS_LinkDriverEx+0x94>)
 800a1a6:	7a5b      	ldrb	r3, [r3, #9]
 800a1a8:	b2db      	uxtb	r3, r3
 800a1aa:	461a      	mov	r2, r3
 800a1ac:	4b1a      	ldr	r3, [pc, #104]	@ (800a218 <FATFS_LinkDriverEx+0x94>)
 800a1ae:	2100      	movs	r1, #0
 800a1b0:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800a1b2:	4b19      	ldr	r3, [pc, #100]	@ (800a218 <FATFS_LinkDriverEx+0x94>)
 800a1b4:	7a5b      	ldrb	r3, [r3, #9]
 800a1b6:	b2db      	uxtb	r3, r3
 800a1b8:	4a17      	ldr	r2, [pc, #92]	@ (800a218 <FATFS_LinkDriverEx+0x94>)
 800a1ba:	009b      	lsls	r3, r3, #2
 800a1bc:	4413      	add	r3, r2
 800a1be:	68fa      	ldr	r2, [r7, #12]
 800a1c0:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800a1c2:	4b15      	ldr	r3, [pc, #84]	@ (800a218 <FATFS_LinkDriverEx+0x94>)
 800a1c4:	7a5b      	ldrb	r3, [r3, #9]
 800a1c6:	b2db      	uxtb	r3, r3
 800a1c8:	461a      	mov	r2, r3
 800a1ca:	4b13      	ldr	r3, [pc, #76]	@ (800a218 <FATFS_LinkDriverEx+0x94>)
 800a1cc:	4413      	add	r3, r2
 800a1ce:	79fa      	ldrb	r2, [r7, #7]
 800a1d0:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800a1d2:	4b11      	ldr	r3, [pc, #68]	@ (800a218 <FATFS_LinkDriverEx+0x94>)
 800a1d4:	7a5b      	ldrb	r3, [r3, #9]
 800a1d6:	b2db      	uxtb	r3, r3
 800a1d8:	1c5a      	adds	r2, r3, #1
 800a1da:	b2d1      	uxtb	r1, r2
 800a1dc:	4a0e      	ldr	r2, [pc, #56]	@ (800a218 <FATFS_LinkDriverEx+0x94>)
 800a1de:	7251      	strb	r1, [r2, #9]
 800a1e0:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800a1e2:	7dbb      	ldrb	r3, [r7, #22]
 800a1e4:	3330      	adds	r3, #48	@ 0x30
 800a1e6:	b2da      	uxtb	r2, r3
 800a1e8:	68bb      	ldr	r3, [r7, #8]
 800a1ea:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800a1ec:	68bb      	ldr	r3, [r7, #8]
 800a1ee:	3301      	adds	r3, #1
 800a1f0:	223a      	movs	r2, #58	@ 0x3a
 800a1f2:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800a1f4:	68bb      	ldr	r3, [r7, #8]
 800a1f6:	3302      	adds	r3, #2
 800a1f8:	222f      	movs	r2, #47	@ 0x2f
 800a1fa:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800a1fc:	68bb      	ldr	r3, [r7, #8]
 800a1fe:	3303      	adds	r3, #3
 800a200:	2200      	movs	r2, #0
 800a202:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800a204:	2300      	movs	r3, #0
 800a206:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800a208:	7dfb      	ldrb	r3, [r7, #23]
}
 800a20a:	4618      	mov	r0, r3
 800a20c:	371c      	adds	r7, #28
 800a20e:	46bd      	mov	sp, r7
 800a210:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a214:	4770      	bx	lr
 800a216:	bf00      	nop
 800a218:	2000071c 	.word	0x2000071c

0800a21c <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800a21c:	b580      	push	{r7, lr}
 800a21e:	b082      	sub	sp, #8
 800a220:	af00      	add	r7, sp, #0
 800a222:	6078      	str	r0, [r7, #4]
 800a224:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800a226:	2200      	movs	r2, #0
 800a228:	6839      	ldr	r1, [r7, #0]
 800a22a:	6878      	ldr	r0, [r7, #4]
 800a22c:	f7ff ffaa 	bl	800a184 <FATFS_LinkDriverEx>
 800a230:	4603      	mov	r3, r0
}
 800a232:	4618      	mov	r0, r3
 800a234:	3708      	adds	r7, #8
 800a236:	46bd      	mov	sp, r7
 800a238:	bd80      	pop	{r7, pc}
	...

0800a23c <malloc>:
 800a23c:	4b02      	ldr	r3, [pc, #8]	@ (800a248 <malloc+0xc>)
 800a23e:	4601      	mov	r1, r0
 800a240:	6818      	ldr	r0, [r3, #0]
 800a242:	f000 b82d 	b.w	800a2a0 <_malloc_r>
 800a246:	bf00      	nop
 800a248:	20000014 	.word	0x20000014

0800a24c <free>:
 800a24c:	4b02      	ldr	r3, [pc, #8]	@ (800a258 <free+0xc>)
 800a24e:	4601      	mov	r1, r0
 800a250:	6818      	ldr	r0, [r3, #0]
 800a252:	f000 b939 	b.w	800a4c8 <_free_r>
 800a256:	bf00      	nop
 800a258:	20000014 	.word	0x20000014

0800a25c <sbrk_aligned>:
 800a25c:	b570      	push	{r4, r5, r6, lr}
 800a25e:	4e0f      	ldr	r6, [pc, #60]	@ (800a29c <sbrk_aligned+0x40>)
 800a260:	460c      	mov	r4, r1
 800a262:	6831      	ldr	r1, [r6, #0]
 800a264:	4605      	mov	r5, r0
 800a266:	b911      	cbnz	r1, 800a26e <sbrk_aligned+0x12>
 800a268:	f000 f8e4 	bl	800a434 <_sbrk_r>
 800a26c:	6030      	str	r0, [r6, #0]
 800a26e:	4621      	mov	r1, r4
 800a270:	4628      	mov	r0, r5
 800a272:	f000 f8df 	bl	800a434 <_sbrk_r>
 800a276:	1c43      	adds	r3, r0, #1
 800a278:	d103      	bne.n	800a282 <sbrk_aligned+0x26>
 800a27a:	f04f 34ff 	mov.w	r4, #4294967295
 800a27e:	4620      	mov	r0, r4
 800a280:	bd70      	pop	{r4, r5, r6, pc}
 800a282:	1cc4      	adds	r4, r0, #3
 800a284:	f024 0403 	bic.w	r4, r4, #3
 800a288:	42a0      	cmp	r0, r4
 800a28a:	d0f8      	beq.n	800a27e <sbrk_aligned+0x22>
 800a28c:	1a21      	subs	r1, r4, r0
 800a28e:	4628      	mov	r0, r5
 800a290:	f000 f8d0 	bl	800a434 <_sbrk_r>
 800a294:	3001      	adds	r0, #1
 800a296:	d1f2      	bne.n	800a27e <sbrk_aligned+0x22>
 800a298:	e7ef      	b.n	800a27a <sbrk_aligned+0x1e>
 800a29a:	bf00      	nop
 800a29c:	20000728 	.word	0x20000728

0800a2a0 <_malloc_r>:
 800a2a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a2a4:	1ccd      	adds	r5, r1, #3
 800a2a6:	f025 0503 	bic.w	r5, r5, #3
 800a2aa:	3508      	adds	r5, #8
 800a2ac:	2d0c      	cmp	r5, #12
 800a2ae:	bf38      	it	cc
 800a2b0:	250c      	movcc	r5, #12
 800a2b2:	2d00      	cmp	r5, #0
 800a2b4:	4606      	mov	r6, r0
 800a2b6:	db01      	blt.n	800a2bc <_malloc_r+0x1c>
 800a2b8:	42a9      	cmp	r1, r5
 800a2ba:	d904      	bls.n	800a2c6 <_malloc_r+0x26>
 800a2bc:	230c      	movs	r3, #12
 800a2be:	6033      	str	r3, [r6, #0]
 800a2c0:	2000      	movs	r0, #0
 800a2c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a2c6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800a39c <_malloc_r+0xfc>
 800a2ca:	f000 f869 	bl	800a3a0 <__malloc_lock>
 800a2ce:	f8d8 3000 	ldr.w	r3, [r8]
 800a2d2:	461c      	mov	r4, r3
 800a2d4:	bb44      	cbnz	r4, 800a328 <_malloc_r+0x88>
 800a2d6:	4629      	mov	r1, r5
 800a2d8:	4630      	mov	r0, r6
 800a2da:	f7ff ffbf 	bl	800a25c <sbrk_aligned>
 800a2de:	1c43      	adds	r3, r0, #1
 800a2e0:	4604      	mov	r4, r0
 800a2e2:	d158      	bne.n	800a396 <_malloc_r+0xf6>
 800a2e4:	f8d8 4000 	ldr.w	r4, [r8]
 800a2e8:	4627      	mov	r7, r4
 800a2ea:	2f00      	cmp	r7, #0
 800a2ec:	d143      	bne.n	800a376 <_malloc_r+0xd6>
 800a2ee:	2c00      	cmp	r4, #0
 800a2f0:	d04b      	beq.n	800a38a <_malloc_r+0xea>
 800a2f2:	6823      	ldr	r3, [r4, #0]
 800a2f4:	4639      	mov	r1, r7
 800a2f6:	4630      	mov	r0, r6
 800a2f8:	eb04 0903 	add.w	r9, r4, r3
 800a2fc:	f000 f89a 	bl	800a434 <_sbrk_r>
 800a300:	4581      	cmp	r9, r0
 800a302:	d142      	bne.n	800a38a <_malloc_r+0xea>
 800a304:	6821      	ldr	r1, [r4, #0]
 800a306:	1a6d      	subs	r5, r5, r1
 800a308:	4629      	mov	r1, r5
 800a30a:	4630      	mov	r0, r6
 800a30c:	f7ff ffa6 	bl	800a25c <sbrk_aligned>
 800a310:	3001      	adds	r0, #1
 800a312:	d03a      	beq.n	800a38a <_malloc_r+0xea>
 800a314:	6823      	ldr	r3, [r4, #0]
 800a316:	442b      	add	r3, r5
 800a318:	6023      	str	r3, [r4, #0]
 800a31a:	f8d8 3000 	ldr.w	r3, [r8]
 800a31e:	685a      	ldr	r2, [r3, #4]
 800a320:	bb62      	cbnz	r2, 800a37c <_malloc_r+0xdc>
 800a322:	f8c8 7000 	str.w	r7, [r8]
 800a326:	e00f      	b.n	800a348 <_malloc_r+0xa8>
 800a328:	6822      	ldr	r2, [r4, #0]
 800a32a:	1b52      	subs	r2, r2, r5
 800a32c:	d420      	bmi.n	800a370 <_malloc_r+0xd0>
 800a32e:	2a0b      	cmp	r2, #11
 800a330:	d917      	bls.n	800a362 <_malloc_r+0xc2>
 800a332:	1961      	adds	r1, r4, r5
 800a334:	42a3      	cmp	r3, r4
 800a336:	6025      	str	r5, [r4, #0]
 800a338:	bf18      	it	ne
 800a33a:	6059      	strne	r1, [r3, #4]
 800a33c:	6863      	ldr	r3, [r4, #4]
 800a33e:	bf08      	it	eq
 800a340:	f8c8 1000 	streq.w	r1, [r8]
 800a344:	5162      	str	r2, [r4, r5]
 800a346:	604b      	str	r3, [r1, #4]
 800a348:	4630      	mov	r0, r6
 800a34a:	f000 f82f 	bl	800a3ac <__malloc_unlock>
 800a34e:	f104 000b 	add.w	r0, r4, #11
 800a352:	1d23      	adds	r3, r4, #4
 800a354:	f020 0007 	bic.w	r0, r0, #7
 800a358:	1ac2      	subs	r2, r0, r3
 800a35a:	bf1c      	itt	ne
 800a35c:	1a1b      	subne	r3, r3, r0
 800a35e:	50a3      	strne	r3, [r4, r2]
 800a360:	e7af      	b.n	800a2c2 <_malloc_r+0x22>
 800a362:	6862      	ldr	r2, [r4, #4]
 800a364:	42a3      	cmp	r3, r4
 800a366:	bf0c      	ite	eq
 800a368:	f8c8 2000 	streq.w	r2, [r8]
 800a36c:	605a      	strne	r2, [r3, #4]
 800a36e:	e7eb      	b.n	800a348 <_malloc_r+0xa8>
 800a370:	4623      	mov	r3, r4
 800a372:	6864      	ldr	r4, [r4, #4]
 800a374:	e7ae      	b.n	800a2d4 <_malloc_r+0x34>
 800a376:	463c      	mov	r4, r7
 800a378:	687f      	ldr	r7, [r7, #4]
 800a37a:	e7b6      	b.n	800a2ea <_malloc_r+0x4a>
 800a37c:	461a      	mov	r2, r3
 800a37e:	685b      	ldr	r3, [r3, #4]
 800a380:	42a3      	cmp	r3, r4
 800a382:	d1fb      	bne.n	800a37c <_malloc_r+0xdc>
 800a384:	2300      	movs	r3, #0
 800a386:	6053      	str	r3, [r2, #4]
 800a388:	e7de      	b.n	800a348 <_malloc_r+0xa8>
 800a38a:	230c      	movs	r3, #12
 800a38c:	6033      	str	r3, [r6, #0]
 800a38e:	4630      	mov	r0, r6
 800a390:	f000 f80c 	bl	800a3ac <__malloc_unlock>
 800a394:	e794      	b.n	800a2c0 <_malloc_r+0x20>
 800a396:	6005      	str	r5, [r0, #0]
 800a398:	e7d6      	b.n	800a348 <_malloc_r+0xa8>
 800a39a:	bf00      	nop
 800a39c:	2000072c 	.word	0x2000072c

0800a3a0 <__malloc_lock>:
 800a3a0:	4801      	ldr	r0, [pc, #4]	@ (800a3a8 <__malloc_lock+0x8>)
 800a3a2:	f000 b881 	b.w	800a4a8 <__retarget_lock_acquire_recursive>
 800a3a6:	bf00      	nop
 800a3a8:	2000086c 	.word	0x2000086c

0800a3ac <__malloc_unlock>:
 800a3ac:	4801      	ldr	r0, [pc, #4]	@ (800a3b4 <__malloc_unlock+0x8>)
 800a3ae:	f000 b87c 	b.w	800a4aa <__retarget_lock_release_recursive>
 800a3b2:	bf00      	nop
 800a3b4:	2000086c 	.word	0x2000086c

0800a3b8 <realloc>:
 800a3b8:	4b02      	ldr	r3, [pc, #8]	@ (800a3c4 <realloc+0xc>)
 800a3ba:	460a      	mov	r2, r1
 800a3bc:	4601      	mov	r1, r0
 800a3be:	6818      	ldr	r0, [r3, #0]
 800a3c0:	f000 b802 	b.w	800a3c8 <_realloc_r>
 800a3c4:	20000014 	.word	0x20000014

0800a3c8 <_realloc_r>:
 800a3c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a3cc:	4680      	mov	r8, r0
 800a3ce:	4615      	mov	r5, r2
 800a3d0:	460c      	mov	r4, r1
 800a3d2:	b921      	cbnz	r1, 800a3de <_realloc_r+0x16>
 800a3d4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a3d8:	4611      	mov	r1, r2
 800a3da:	f7ff bf61 	b.w	800a2a0 <_malloc_r>
 800a3de:	b92a      	cbnz	r2, 800a3ec <_realloc_r+0x24>
 800a3e0:	f000 f872 	bl	800a4c8 <_free_r>
 800a3e4:	2400      	movs	r4, #0
 800a3e6:	4620      	mov	r0, r4
 800a3e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a3ec:	f000 f8b6 	bl	800a55c <_malloc_usable_size_r>
 800a3f0:	4285      	cmp	r5, r0
 800a3f2:	4606      	mov	r6, r0
 800a3f4:	d802      	bhi.n	800a3fc <_realloc_r+0x34>
 800a3f6:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800a3fa:	d8f4      	bhi.n	800a3e6 <_realloc_r+0x1e>
 800a3fc:	4629      	mov	r1, r5
 800a3fe:	4640      	mov	r0, r8
 800a400:	f7ff ff4e 	bl	800a2a0 <_malloc_r>
 800a404:	4607      	mov	r7, r0
 800a406:	2800      	cmp	r0, #0
 800a408:	d0ec      	beq.n	800a3e4 <_realloc_r+0x1c>
 800a40a:	42b5      	cmp	r5, r6
 800a40c:	462a      	mov	r2, r5
 800a40e:	4621      	mov	r1, r4
 800a410:	bf28      	it	cs
 800a412:	4632      	movcs	r2, r6
 800a414:	f000 f84a 	bl	800a4ac <memcpy>
 800a418:	4621      	mov	r1, r4
 800a41a:	4640      	mov	r0, r8
 800a41c:	f000 f854 	bl	800a4c8 <_free_r>
 800a420:	463c      	mov	r4, r7
 800a422:	e7e0      	b.n	800a3e6 <_realloc_r+0x1e>

0800a424 <memset>:
 800a424:	4402      	add	r2, r0
 800a426:	4603      	mov	r3, r0
 800a428:	4293      	cmp	r3, r2
 800a42a:	d100      	bne.n	800a42e <memset+0xa>
 800a42c:	4770      	bx	lr
 800a42e:	f803 1b01 	strb.w	r1, [r3], #1
 800a432:	e7f9      	b.n	800a428 <memset+0x4>

0800a434 <_sbrk_r>:
 800a434:	b538      	push	{r3, r4, r5, lr}
 800a436:	4d06      	ldr	r5, [pc, #24]	@ (800a450 <_sbrk_r+0x1c>)
 800a438:	2300      	movs	r3, #0
 800a43a:	4604      	mov	r4, r0
 800a43c:	4608      	mov	r0, r1
 800a43e:	602b      	str	r3, [r5, #0]
 800a440:	f7f7 fcd4 	bl	8001dec <_sbrk>
 800a444:	1c43      	adds	r3, r0, #1
 800a446:	d102      	bne.n	800a44e <_sbrk_r+0x1a>
 800a448:	682b      	ldr	r3, [r5, #0]
 800a44a:	b103      	cbz	r3, 800a44e <_sbrk_r+0x1a>
 800a44c:	6023      	str	r3, [r4, #0]
 800a44e:	bd38      	pop	{r3, r4, r5, pc}
 800a450:	20000868 	.word	0x20000868

0800a454 <__errno>:
 800a454:	4b01      	ldr	r3, [pc, #4]	@ (800a45c <__errno+0x8>)
 800a456:	6818      	ldr	r0, [r3, #0]
 800a458:	4770      	bx	lr
 800a45a:	bf00      	nop
 800a45c:	20000014 	.word	0x20000014

0800a460 <__libc_init_array>:
 800a460:	b570      	push	{r4, r5, r6, lr}
 800a462:	4d0d      	ldr	r5, [pc, #52]	@ (800a498 <__libc_init_array+0x38>)
 800a464:	4c0d      	ldr	r4, [pc, #52]	@ (800a49c <__libc_init_array+0x3c>)
 800a466:	1b64      	subs	r4, r4, r5
 800a468:	10a4      	asrs	r4, r4, #2
 800a46a:	2600      	movs	r6, #0
 800a46c:	42a6      	cmp	r6, r4
 800a46e:	d109      	bne.n	800a484 <__libc_init_array+0x24>
 800a470:	4d0b      	ldr	r5, [pc, #44]	@ (800a4a0 <__libc_init_array+0x40>)
 800a472:	4c0c      	ldr	r4, [pc, #48]	@ (800a4a4 <__libc_init_array+0x44>)
 800a474:	f000 f87a 	bl	800a56c <_init>
 800a478:	1b64      	subs	r4, r4, r5
 800a47a:	10a4      	asrs	r4, r4, #2
 800a47c:	2600      	movs	r6, #0
 800a47e:	42a6      	cmp	r6, r4
 800a480:	d105      	bne.n	800a48e <__libc_init_array+0x2e>
 800a482:	bd70      	pop	{r4, r5, r6, pc}
 800a484:	f855 3b04 	ldr.w	r3, [r5], #4
 800a488:	4798      	blx	r3
 800a48a:	3601      	adds	r6, #1
 800a48c:	e7ee      	b.n	800a46c <__libc_init_array+0xc>
 800a48e:	f855 3b04 	ldr.w	r3, [r5], #4
 800a492:	4798      	blx	r3
 800a494:	3601      	adds	r6, #1
 800a496:	e7f2      	b.n	800a47e <__libc_init_array+0x1e>
 800a498:	0800b404 	.word	0x0800b404
 800a49c:	0800b404 	.word	0x0800b404
 800a4a0:	0800b404 	.word	0x0800b404
 800a4a4:	0800b408 	.word	0x0800b408

0800a4a8 <__retarget_lock_acquire_recursive>:
 800a4a8:	4770      	bx	lr

0800a4aa <__retarget_lock_release_recursive>:
 800a4aa:	4770      	bx	lr

0800a4ac <memcpy>:
 800a4ac:	440a      	add	r2, r1
 800a4ae:	4291      	cmp	r1, r2
 800a4b0:	f100 33ff 	add.w	r3, r0, #4294967295
 800a4b4:	d100      	bne.n	800a4b8 <memcpy+0xc>
 800a4b6:	4770      	bx	lr
 800a4b8:	b510      	push	{r4, lr}
 800a4ba:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a4be:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a4c2:	4291      	cmp	r1, r2
 800a4c4:	d1f9      	bne.n	800a4ba <memcpy+0xe>
 800a4c6:	bd10      	pop	{r4, pc}

0800a4c8 <_free_r>:
 800a4c8:	b538      	push	{r3, r4, r5, lr}
 800a4ca:	4605      	mov	r5, r0
 800a4cc:	2900      	cmp	r1, #0
 800a4ce:	d041      	beq.n	800a554 <_free_r+0x8c>
 800a4d0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a4d4:	1f0c      	subs	r4, r1, #4
 800a4d6:	2b00      	cmp	r3, #0
 800a4d8:	bfb8      	it	lt
 800a4da:	18e4      	addlt	r4, r4, r3
 800a4dc:	f7ff ff60 	bl	800a3a0 <__malloc_lock>
 800a4e0:	4a1d      	ldr	r2, [pc, #116]	@ (800a558 <_free_r+0x90>)
 800a4e2:	6813      	ldr	r3, [r2, #0]
 800a4e4:	b933      	cbnz	r3, 800a4f4 <_free_r+0x2c>
 800a4e6:	6063      	str	r3, [r4, #4]
 800a4e8:	6014      	str	r4, [r2, #0]
 800a4ea:	4628      	mov	r0, r5
 800a4ec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a4f0:	f7ff bf5c 	b.w	800a3ac <__malloc_unlock>
 800a4f4:	42a3      	cmp	r3, r4
 800a4f6:	d908      	bls.n	800a50a <_free_r+0x42>
 800a4f8:	6820      	ldr	r0, [r4, #0]
 800a4fa:	1821      	adds	r1, r4, r0
 800a4fc:	428b      	cmp	r3, r1
 800a4fe:	bf01      	itttt	eq
 800a500:	6819      	ldreq	r1, [r3, #0]
 800a502:	685b      	ldreq	r3, [r3, #4]
 800a504:	1809      	addeq	r1, r1, r0
 800a506:	6021      	streq	r1, [r4, #0]
 800a508:	e7ed      	b.n	800a4e6 <_free_r+0x1e>
 800a50a:	461a      	mov	r2, r3
 800a50c:	685b      	ldr	r3, [r3, #4]
 800a50e:	b10b      	cbz	r3, 800a514 <_free_r+0x4c>
 800a510:	42a3      	cmp	r3, r4
 800a512:	d9fa      	bls.n	800a50a <_free_r+0x42>
 800a514:	6811      	ldr	r1, [r2, #0]
 800a516:	1850      	adds	r0, r2, r1
 800a518:	42a0      	cmp	r0, r4
 800a51a:	d10b      	bne.n	800a534 <_free_r+0x6c>
 800a51c:	6820      	ldr	r0, [r4, #0]
 800a51e:	4401      	add	r1, r0
 800a520:	1850      	adds	r0, r2, r1
 800a522:	4283      	cmp	r3, r0
 800a524:	6011      	str	r1, [r2, #0]
 800a526:	d1e0      	bne.n	800a4ea <_free_r+0x22>
 800a528:	6818      	ldr	r0, [r3, #0]
 800a52a:	685b      	ldr	r3, [r3, #4]
 800a52c:	6053      	str	r3, [r2, #4]
 800a52e:	4408      	add	r0, r1
 800a530:	6010      	str	r0, [r2, #0]
 800a532:	e7da      	b.n	800a4ea <_free_r+0x22>
 800a534:	d902      	bls.n	800a53c <_free_r+0x74>
 800a536:	230c      	movs	r3, #12
 800a538:	602b      	str	r3, [r5, #0]
 800a53a:	e7d6      	b.n	800a4ea <_free_r+0x22>
 800a53c:	6820      	ldr	r0, [r4, #0]
 800a53e:	1821      	adds	r1, r4, r0
 800a540:	428b      	cmp	r3, r1
 800a542:	bf04      	itt	eq
 800a544:	6819      	ldreq	r1, [r3, #0]
 800a546:	685b      	ldreq	r3, [r3, #4]
 800a548:	6063      	str	r3, [r4, #4]
 800a54a:	bf04      	itt	eq
 800a54c:	1809      	addeq	r1, r1, r0
 800a54e:	6021      	streq	r1, [r4, #0]
 800a550:	6054      	str	r4, [r2, #4]
 800a552:	e7ca      	b.n	800a4ea <_free_r+0x22>
 800a554:	bd38      	pop	{r3, r4, r5, pc}
 800a556:	bf00      	nop
 800a558:	2000072c 	.word	0x2000072c

0800a55c <_malloc_usable_size_r>:
 800a55c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a560:	1f18      	subs	r0, r3, #4
 800a562:	2b00      	cmp	r3, #0
 800a564:	bfbc      	itt	lt
 800a566:	580b      	ldrlt	r3, [r1, r0]
 800a568:	18c0      	addlt	r0, r0, r3
 800a56a:	4770      	bx	lr

0800a56c <_init>:
 800a56c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a56e:	bf00      	nop
 800a570:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a572:	bc08      	pop	{r3}
 800a574:	469e      	mov	lr, r3
 800a576:	4770      	bx	lr

0800a578 <_fini>:
 800a578:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a57a:	bf00      	nop
 800a57c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a57e:	bc08      	pop	{r3}
 800a580:	469e      	mov	lr, r3
 800a582:	4770      	bx	lr
