#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue Apr 23 00:14:46 2024
# Process ID: 451420
# Current directory: /media/lifrankfan/CrucialX6/CameraDriverV2/CameraDriverV2.runs/impl_1
# Command line: vivado -log camera_toplevel.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source camera_toplevel.tcl -notrace
# Log file: /media/lifrankfan/CrucialX6/CameraDriverV2/CameraDriverV2.runs/impl_1/camera_toplevel.vdi
# Journal file: /media/lifrankfan/CrucialX6/CameraDriverV2/CameraDriverV2.runs/impl_1/vivado.jou
# Running On: pop-os, OS: Linux, CPU Frequency: 1257.082 MHz, CPU Physical cores: 14, Host memory: 16365 MB
#-----------------------------------------------------------
source camera_toplevel.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/lifrankfan/CrucialX6/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/lifrankfan/Apps/Vivado/2022.2/data/ip'.
Command: link_design -top camera_toplevel -part xc7s50csga324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Project 1-454] Reading design checkpoint '/media/lifrankfan/CrucialX6/CameraDriverV2/CameraDriverV2.gen/sources_1/bd/i2c_interface/ip/i2c_interface_axi_gpio_0_0/i2c_interface_axi_gpio_0_0.dcp' for cell 'i2c_interface_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/media/lifrankfan/CrucialX6/CameraDriverV2/CameraDriverV2.gen/sources_1/bd/i2c_interface/ip/i2c_interface_axi_to_iic_0_0/i2c_interface_axi_to_iic_0_0.dcp' for cell 'i2c_interface_i/axi_to_iic_0'
INFO: [Project 1-454] Reading design checkpoint '/media/lifrankfan/CrucialX6/CameraDriverV2/CameraDriverV2.gen/sources_1/bd/i2c_interface/ip/i2c_interface_axi_uartlite_0_0/i2c_interface_axi_uartlite_0_0.dcp' for cell 'i2c_interface_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint '/media/lifrankfan/CrucialX6/CameraDriverV2/CameraDriverV2.gen/sources_1/bd/i2c_interface/ip/i2c_interface_clk_wiz_1_0/i2c_interface_clk_wiz_1_0.dcp' for cell 'i2c_interface_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint '/media/lifrankfan/CrucialX6/CameraDriverV2/CameraDriverV2.gen/sources_1/bd/i2c_interface/ip/i2c_interface_mdm_1_0/i2c_interface_mdm_1_0.dcp' for cell 'i2c_interface_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint '/media/lifrankfan/CrucialX6/CameraDriverV2/CameraDriverV2.gen/sources_1/bd/i2c_interface/ip/i2c_interface_microblaze_0_0/i2c_interface_microblaze_0_0.dcp' for cell 'i2c_interface_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint '/media/lifrankfan/CrucialX6/CameraDriverV2/CameraDriverV2.gen/sources_1/bd/i2c_interface/ip/i2c_interface_microblaze_0_axi_intc_0/i2c_interface_microblaze_0_axi_intc_0.dcp' for cell 'i2c_interface_i/microblaze_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint '/media/lifrankfan/CrucialX6/CameraDriverV2/CameraDriverV2.gen/sources_1/bd/i2c_interface/ip/i2c_interface_rst_clk_wiz_1_100M_0/i2c_interface_rst_clk_wiz_1_100M_0.dcp' for cell 'i2c_interface_i/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint '/media/lifrankfan/CrucialX6/CameraDriverV2/CameraDriverV2.gen/sources_1/bd/i2c_interface/ip/i2c_interface_xbar_0/i2c_interface_xbar_0.dcp' for cell 'i2c_interface_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/media/lifrankfan/CrucialX6/CameraDriverV2/CameraDriverV2.gen/sources_1/bd/i2c_interface/ip/i2c_interface_dlmb_bram_if_cntlr_0/i2c_interface_dlmb_bram_if_cntlr_0.dcp' for cell 'i2c_interface_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/media/lifrankfan/CrucialX6/CameraDriverV2/CameraDriverV2.gen/sources_1/bd/i2c_interface/ip/i2c_interface_dlmb_v10_0/i2c_interface_dlmb_v10_0.dcp' for cell 'i2c_interface_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/media/lifrankfan/CrucialX6/CameraDriverV2/CameraDriverV2.gen/sources_1/bd/i2c_interface/ip/i2c_interface_ilmb_bram_if_cntlr_0/i2c_interface_ilmb_bram_if_cntlr_0.dcp' for cell 'i2c_interface_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/media/lifrankfan/CrucialX6/CameraDriverV2/CameraDriverV2.gen/sources_1/bd/i2c_interface/ip/i2c_interface_ilmb_v10_0/i2c_interface_ilmb_v10_0.dcp' for cell 'i2c_interface_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/media/lifrankfan/CrucialX6/CameraDriverV2/CameraDriverV2.gen/sources_1/bd/i2c_interface/ip/i2c_interface_lmb_bram_0/i2c_interface_lmb_bram_0.dcp' for cell 'i2c_interface_i/microblaze_0_local_memory/lmb_bram'
Netlist sorting complete. Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1642.820 ; gain = 0.000 ; free physical = 1386 ; free virtual = 16666
INFO: [Netlist 29-17] Analyzing 325 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/media/lifrankfan/CrucialX6/CameraDriverV2/CameraDriverV2.gen/sources_1/bd/i2c_interface/ip/i2c_interface_microblaze_0_0/i2c_interface_microblaze_0_0.xdc] for cell 'i2c_interface_i/microblaze_0/U0'
Finished Parsing XDC File [/media/lifrankfan/CrucialX6/CameraDriverV2/CameraDriverV2.gen/sources_1/bd/i2c_interface/ip/i2c_interface_microblaze_0_0/i2c_interface_microblaze_0_0.xdc] for cell 'i2c_interface_i/microblaze_0/U0'
Parsing XDC File [/media/lifrankfan/CrucialX6/CameraDriverV2/CameraDriverV2.gen/sources_1/bd/i2c_interface/ip/i2c_interface_axi_uartlite_0_0/i2c_interface_axi_uartlite_0_0_board.xdc] for cell 'i2c_interface_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/media/lifrankfan/CrucialX6/CameraDriverV2/CameraDriverV2.gen/sources_1/bd/i2c_interface/ip/i2c_interface_axi_uartlite_0_0/i2c_interface_axi_uartlite_0_0_board.xdc] for cell 'i2c_interface_i/axi_uartlite_0/U0'
Parsing XDC File [/media/lifrankfan/CrucialX6/CameraDriverV2/CameraDriverV2.gen/sources_1/bd/i2c_interface/ip/i2c_interface_axi_uartlite_0_0/i2c_interface_axi_uartlite_0_0.xdc] for cell 'i2c_interface_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/media/lifrankfan/CrucialX6/CameraDriverV2/CameraDriverV2.gen/sources_1/bd/i2c_interface/ip/i2c_interface_axi_uartlite_0_0/i2c_interface_axi_uartlite_0_0.xdc] for cell 'i2c_interface_i/axi_uartlite_0/U0'
Parsing XDC File [/media/lifrankfan/CrucialX6/CameraDriverV2/CameraDriverV2.gen/sources_1/bd/i2c_interface/ip/i2c_interface_axi_gpio_0_0/i2c_interface_axi_gpio_0_0_board.xdc] for cell 'i2c_interface_i/axi_gpio_0/U0'
Finished Parsing XDC File [/media/lifrankfan/CrucialX6/CameraDriverV2/CameraDriverV2.gen/sources_1/bd/i2c_interface/ip/i2c_interface_axi_gpio_0_0/i2c_interface_axi_gpio_0_0_board.xdc] for cell 'i2c_interface_i/axi_gpio_0/U0'
Parsing XDC File [/media/lifrankfan/CrucialX6/CameraDriverV2/CameraDriverV2.gen/sources_1/bd/i2c_interface/ip/i2c_interface_axi_gpio_0_0/i2c_interface_axi_gpio_0_0.xdc] for cell 'i2c_interface_i/axi_gpio_0/U0'
Finished Parsing XDC File [/media/lifrankfan/CrucialX6/CameraDriverV2/CameraDriverV2.gen/sources_1/bd/i2c_interface/ip/i2c_interface_axi_gpio_0_0/i2c_interface_axi_gpio_0_0.xdc] for cell 'i2c_interface_i/axi_gpio_0/U0'
Parsing XDC File [/media/lifrankfan/CrucialX6/CameraDriverV2/CameraDriverV2.gen/sources_1/bd/i2c_interface/ip/i2c_interface_microblaze_0_axi_intc_0/i2c_interface_microblaze_0_axi_intc_0.xdc] for cell 'i2c_interface_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [/media/lifrankfan/CrucialX6/CameraDriverV2/CameraDriverV2.gen/sources_1/bd/i2c_interface/ip/i2c_interface_microblaze_0_axi_intc_0/i2c_interface_microblaze_0_axi_intc_0.xdc] for cell 'i2c_interface_i/microblaze_0_axi_intc/U0'
Parsing XDC File [/media/lifrankfan/CrucialX6/CameraDriverV2/CameraDriverV2.gen/sources_1/bd/i2c_interface/ip/i2c_interface_clk_wiz_1_0/i2c_interface_clk_wiz_1_0_board.xdc] for cell 'i2c_interface_i/clk_wiz_1/inst'
Finished Parsing XDC File [/media/lifrankfan/CrucialX6/CameraDriverV2/CameraDriverV2.gen/sources_1/bd/i2c_interface/ip/i2c_interface_clk_wiz_1_0/i2c_interface_clk_wiz_1_0_board.xdc] for cell 'i2c_interface_i/clk_wiz_1/inst'
Parsing XDC File [/media/lifrankfan/CrucialX6/CameraDriverV2/CameraDriverV2.gen/sources_1/bd/i2c_interface/ip/i2c_interface_clk_wiz_1_0/i2c_interface_clk_wiz_1_0.xdc] for cell 'i2c_interface_i/clk_wiz_1/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/media/lifrankfan/CrucialX6/CameraDriverV2/CameraDriverV2.gen/sources_1/bd/i2c_interface/ip/i2c_interface_clk_wiz_1_0/i2c_interface_clk_wiz_1_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/media/lifrankfan/CrucialX6/CameraDriverV2/CameraDriverV2.gen/sources_1/bd/i2c_interface/ip/i2c_interface_clk_wiz_1_0/i2c_interface_clk_wiz_1_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2215.129 ; gain = 412.719 ; free physical = 926 ; free virtual = 16256
Finished Parsing XDC File [/media/lifrankfan/CrucialX6/CameraDriverV2/CameraDriverV2.gen/sources_1/bd/i2c_interface/ip/i2c_interface_clk_wiz_1_0/i2c_interface_clk_wiz_1_0.xdc] for cell 'i2c_interface_i/clk_wiz_1/inst'
Parsing XDC File [/media/lifrankfan/CrucialX6/CameraDriverV2/CameraDriverV2.gen/sources_1/bd/i2c_interface/ip/i2c_interface_rst_clk_wiz_1_100M_0/i2c_interface_rst_clk_wiz_1_100M_0_board.xdc] for cell 'i2c_interface_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [/media/lifrankfan/CrucialX6/CameraDriverV2/CameraDriverV2.gen/sources_1/bd/i2c_interface/ip/i2c_interface_rst_clk_wiz_1_100M_0/i2c_interface_rst_clk_wiz_1_100M_0_board.xdc] for cell 'i2c_interface_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [/media/lifrankfan/CrucialX6/CameraDriverV2/CameraDriverV2.gen/sources_1/bd/i2c_interface/ip/i2c_interface_rst_clk_wiz_1_100M_0/i2c_interface_rst_clk_wiz_1_100M_0.xdc] for cell 'i2c_interface_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [/media/lifrankfan/CrucialX6/CameraDriverV2/CameraDriverV2.gen/sources_1/bd/i2c_interface/ip/i2c_interface_rst_clk_wiz_1_100M_0/i2c_interface_rst_clk_wiz_1_100M_0.xdc] for cell 'i2c_interface_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [/media/lifrankfan/CrucialX6/CameraDriverV2/CameraDriverV2.srcs/constrs_1/new/pin_map.xdc]
WARNING: [Vivado 12-584] No ports matched 'Clk'. [/media/lifrankfan/CrucialX6/CameraDriverV2/CameraDriverV2.srcs/constrs_1/new/pin_map.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/lifrankfan/CrucialX6/CameraDriverV2/CameraDriverV2.srcs/constrs_1/new/pin_map.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led'. [/media/lifrankfan/CrucialX6/CameraDriverV2/CameraDriverV2.srcs/constrs_1/new/pin_map.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/lifrankfan/CrucialX6/CameraDriverV2/CameraDriverV2.srcs/constrs_1/new/pin_map.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'scl'. [/media/lifrankfan/CrucialX6/CameraDriverV2/CameraDriverV2.srcs/constrs_1/new/pin_map.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/lifrankfan/CrucialX6/CameraDriverV2/CameraDriverV2.srcs/constrs_1/new/pin_map.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sda'. [/media/lifrankfan/CrucialX6/CameraDriverV2/CameraDriverV2.srcs/constrs_1/new/pin_map.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/lifrankfan/CrucialX6/CameraDriverV2/CameraDriverV2.srcs/constrs_1/new/pin_map.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Clk'. [/media/lifrankfan/CrucialX6/CameraDriverV2/CameraDriverV2.srcs/constrs_1/new/pin_map.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/lifrankfan/CrucialX6/CameraDriverV2/CameraDriverV2.srcs/constrs_1/new/pin_map.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led'. [/media/lifrankfan/CrucialX6/CameraDriverV2/CameraDriverV2.srcs/constrs_1/new/pin_map.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/lifrankfan/CrucialX6/CameraDriverV2/CameraDriverV2.srcs/constrs_1/new/pin_map.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'scl'. [/media/lifrankfan/CrucialX6/CameraDriverV2/CameraDriverV2.srcs/constrs_1/new/pin_map.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/lifrankfan/CrucialX6/CameraDriverV2/CameraDriverV2.srcs/constrs_1/new/pin_map.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sda'. [/media/lifrankfan/CrucialX6/CameraDriverV2/CameraDriverV2.srcs/constrs_1/new/pin_map.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/lifrankfan/CrucialX6/CameraDriverV2/CameraDriverV2.srcs/constrs_1/new/pin_map.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/media/lifrankfan/CrucialX6/CameraDriverV2/CameraDriverV2.srcs/constrs_1/new/pin_map.xdc]
Parsing XDC File [/media/lifrankfan/CrucialX6/CameraDriverV2/CameraDriverV2.gen/sources_1/bd/i2c_interface/ip/i2c_interface_microblaze_0_axi_intc_0/i2c_interface_microblaze_0_axi_intc_0_clocks.xdc] for cell 'i2c_interface_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [/media/lifrankfan/CrucialX6/CameraDriverV2/CameraDriverV2.gen/sources_1/bd/i2c_interface/ip/i2c_interface_microblaze_0_axi_intc_0/i2c_interface_microblaze_0_axi_intc_0_clocks.xdc] for cell 'i2c_interface_i/microblaze_0_axi_intc/U0'
Parsing XDC File [/media/lifrankfan/CrucialX6/CameraDriverV2/CameraDriverV2.gen/sources_1/bd/i2c_interface/ip/i2c_interface_mdm_1_0/i2c_interface_mdm_1_0.xdc] for cell 'i2c_interface_i/mdm_1/U0'
Finished Parsing XDC File [/media/lifrankfan/CrucialX6/CameraDriverV2/CameraDriverV2.gen/sources_1/bd/i2c_interface/ip/i2c_interface_mdm_1_0/i2c_interface_mdm_1_0.xdc] for cell 'i2c_interface_i/mdm_1/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'camera_toplevel'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /media/lifrankfan/CrucialX6/CameraDriverV2/CameraDriverV2.gen/sources_1/bd/i2c_interface/ip/i2c_interface_microblaze_0_0/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2407.223 ; gain = 0.000 ; free physical = 916 ; free virtual = 16234
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 242 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 
  LUT6_2 => LUT6_2 (LUT5, LUT6): 145 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 64 instances

27 Infos, 8 Warnings, 8 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2407.223 ; gain = 1123.965 ; free physical = 916 ; free virtual = 16234
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.81 . Memory (MB): peak = 2407.223 ; gain = 0.000 ; free physical = 931 ; free virtual = 16217

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1385d2a3d

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2407.223 ; gain = 0.000 ; free physical = 929 ; free virtual = 16215

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter i2c_interface_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_1 into driver instance i2c_interface_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_2, which resulted in an inversion of 14 pins
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: dfb7b2a9

Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2533.910 ; gain = 0.000 ; free physical = 681 ; free virtual = 15968
INFO: [Opt 31-389] Phase Retarget created 184 cells and removed 269 cells
INFO: [Opt 31-1021] In phase Retarget, 3 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 126090dbf

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.3 . Memory (MB): peak = 2533.910 ; gain = 0.000 ; free physical = 681 ; free virtual = 15968
INFO: [Opt 31-389] Phase Constant propagation created 5 cells and removed 24 cells
INFO: [Opt 31-1021] In phase Constant propagation, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 146c86132

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2533.910 ; gain = 0.000 ; free physical = 681 ; free virtual = 15968
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 45 cells
INFO: [Opt 31-1021] In phase Sweep, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG i2c_interface_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst to drive 40 load(s) on clock net i2c_interface_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: c5d4a5e7

Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2533.910 ; gain = 0.000 ; free physical = 681 ; free virtual = 15968
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: c5d4a5e7

Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.5 . Memory (MB): peak = 2533.910 ; gain = 0.000 ; free physical = 681 ; free virtual = 15968
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1375fdbba

Time (s): cpu = 00:00:00.9 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2533.910 ; gain = 0.000 ; free physical = 681 ; free virtual = 15968
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             184  |             269  |                                              3  |
|  Constant propagation         |               5  |              24  |                                              1  |
|  Sweep                        |               1  |              45  |                                              1  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              1  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2533.910 ; gain = 0.000 ; free physical = 681 ; free virtual = 15968
Ending Logic Optimization Task | Checksum: 1e344e1bb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.6 . Memory (MB): peak = 2533.910 ; gain = 0.000 ; free physical = 681 ; free virtual = 15968

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 8 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 16
Ending PowerOpt Patch Enables Task | Checksum: 1e344e1bb

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2810.855 ; gain = 0.000 ; free physical = 921 ; free virtual = 16066
Ending Power Optimization Task | Checksum: 1e344e1bb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2810.855 ; gain = 276.945 ; free physical = 926 ; free virtual = 16070

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1e344e1bb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2810.855 ; gain = 0.000 ; free physical = 926 ; free virtual = 16070

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2810.855 ; gain = 0.000 ; free physical = 927 ; free virtual = 16070
Ending Netlist Obfuscation Task | Checksum: 1e344e1bb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2810.855 ; gain = 0.000 ; free physical = 927 ; free virtual = 16070
INFO: [Common 17-83] Releasing license: Implementation
56 Infos, 8 Warnings, 8 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2810.855 ; gain = 0.000 ; free physical = 931 ; free virtual = 16053
INFO: [Common 17-1381] The checkpoint '/media/lifrankfan/CrucialX6/CameraDriverV2/CameraDriverV2.runs/impl_1/camera_toplevel_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file camera_toplevel_drc_opted.rpt -pb camera_toplevel_drc_opted.pb -rpx camera_toplevel_drc_opted.rpx
Command: report_drc -file camera_toplevel_drc_opted.rpt -pb camera_toplevel_drc_opted.pb -rpx camera_toplevel_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /media/lifrankfan/CrucialX6/CameraDriverV2/CameraDriverV2.runs/impl_1/camera_toplevel_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2810.855 ; gain = 0.000 ; free physical = 884 ; free virtual = 16003
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f475e326

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2810.855 ; gain = 0.000 ; free physical = 884 ; free virtual = 16003
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2810.855 ; gain = 0.000 ; free physical = 884 ; free virtual = 16003

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 193eed3a4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2810.855 ; gain = 0.000 ; free physical = 881 ; free virtual = 16003

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1c0ee1a7c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.92 . Memory (MB): peak = 2810.855 ; gain = 0.000 ; free physical = 877 ; free virtual = 16000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1c0ee1a7c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.92 . Memory (MB): peak = 2810.855 ; gain = 0.000 ; free physical = 877 ; free virtual = 16000
Phase 1 Placer Initialization | Checksum: 1c0ee1a7c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.93 . Memory (MB): peak = 2810.855 ; gain = 0.000 ; free physical = 877 ; free virtual = 16000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2757dfde8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2810.855 ; gain = 0.000 ; free physical = 824 ; free virtual = 15948

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 27e9ad66c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 2810.855 ; gain = 0.000 ; free physical = 824 ; free virtual = 15948

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 27e9ad66c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 2810.855 ; gain = 0.000 ; free physical = 824 ; free virtual = 15948

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 2047b6dda

Time (s): cpu = 00:00:29 ; elapsed = 00:00:06 . Memory (MB): peak = 2810.855 ; gain = 0.000 ; free physical = 755 ; free virtual = 15882

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 120 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 53 nets or LUTs. Breaked 0 LUT, combined 53 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2810.855 ; gain = 0.000 ; free physical = 754 ; free virtual = 15883

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             53  |                    53  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             53  |                    53  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1a0c78e51

Time (s): cpu = 00:00:31 ; elapsed = 00:00:07 . Memory (MB): peak = 2810.855 ; gain = 0.000 ; free physical = 754 ; free virtual = 15883
Phase 2.4 Global Placement Core | Checksum: 1c185f354

Time (s): cpu = 00:00:32 ; elapsed = 00:00:07 . Memory (MB): peak = 2810.855 ; gain = 0.000 ; free physical = 754 ; free virtual = 15883
Phase 2 Global Placement | Checksum: 1c185f354

Time (s): cpu = 00:00:32 ; elapsed = 00:00:07 . Memory (MB): peak = 2810.855 ; gain = 0.000 ; free physical = 754 ; free virtual = 15883

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 167b46165

Time (s): cpu = 00:00:33 ; elapsed = 00:00:07 . Memory (MB): peak = 2810.855 ; gain = 0.000 ; free physical = 754 ; free virtual = 15883

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: c2a08336

Time (s): cpu = 00:00:34 ; elapsed = 00:00:07 . Memory (MB): peak = 2810.855 ; gain = 0.000 ; free physical = 753 ; free virtual = 15882

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: b372057e

Time (s): cpu = 00:00:35 ; elapsed = 00:00:08 . Memory (MB): peak = 2810.855 ; gain = 0.000 ; free physical = 752 ; free virtual = 15882

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: eac8749f

Time (s): cpu = 00:00:35 ; elapsed = 00:00:08 . Memory (MB): peak = 2810.855 ; gain = 0.000 ; free physical = 752 ; free virtual = 15882

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1c77e55a3

Time (s): cpu = 00:00:36 ; elapsed = 00:00:08 . Memory (MB): peak = 2810.855 ; gain = 0.000 ; free physical = 749 ; free virtual = 15879

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 2017f20c8

Time (s): cpu = 00:00:36 ; elapsed = 00:00:08 . Memory (MB): peak = 2810.855 ; gain = 0.000 ; free physical = 749 ; free virtual = 15879

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 15af250e4

Time (s): cpu = 00:00:36 ; elapsed = 00:00:08 . Memory (MB): peak = 2810.855 ; gain = 0.000 ; free physical = 749 ; free virtual = 15879
Phase 3 Detail Placement | Checksum: 15af250e4

Time (s): cpu = 00:00:36 ; elapsed = 00:00:08 . Memory (MB): peak = 2810.855 ; gain = 0.000 ; free physical = 749 ; free virtual = 15879

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 10b5909d4

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.275 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 17b3e841f

Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2810.855 ; gain = 0.000 ; free physical = 746 ; free virtual = 15876
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1a5417969

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2810.855 ; gain = 0.000 ; free physical = 746 ; free virtual = 15876
Phase 4.1.1.1 BUFG Insertion | Checksum: 10b5909d4

Time (s): cpu = 00:00:39 ; elapsed = 00:00:09 . Memory (MB): peak = 2810.855 ; gain = 0.000 ; free physical = 746 ; free virtual = 15876

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.275. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 112bb8074

Time (s): cpu = 00:00:39 ; elapsed = 00:00:09 . Memory (MB): peak = 2810.855 ; gain = 0.000 ; free physical = 746 ; free virtual = 15876

Time (s): cpu = 00:00:39 ; elapsed = 00:00:09 . Memory (MB): peak = 2810.855 ; gain = 0.000 ; free physical = 746 ; free virtual = 15876
Phase 4.1 Post Commit Optimization | Checksum: 112bb8074

Time (s): cpu = 00:00:39 ; elapsed = 00:00:09 . Memory (MB): peak = 2810.855 ; gain = 0.000 ; free physical = 746 ; free virtual = 15876

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 112bb8074

Time (s): cpu = 00:00:40 ; elapsed = 00:00:09 . Memory (MB): peak = 2810.855 ; gain = 0.000 ; free physical = 746 ; free virtual = 15876

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                4x4|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 112bb8074

Time (s): cpu = 00:00:40 ; elapsed = 00:00:09 . Memory (MB): peak = 2810.855 ; gain = 0.000 ; free physical = 746 ; free virtual = 15876
Phase 4.3 Placer Reporting | Checksum: 112bb8074

Time (s): cpu = 00:00:40 ; elapsed = 00:00:09 . Memory (MB): peak = 2810.855 ; gain = 0.000 ; free physical = 746 ; free virtual = 15876

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2810.855 ; gain = 0.000 ; free physical = 746 ; free virtual = 15876

Time (s): cpu = 00:00:40 ; elapsed = 00:00:10 . Memory (MB): peak = 2810.855 ; gain = 0.000 ; free physical = 746 ; free virtual = 15876
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 196ba5a6e

Time (s): cpu = 00:00:40 ; elapsed = 00:00:10 . Memory (MB): peak = 2810.855 ; gain = 0.000 ; free physical = 746 ; free virtual = 15876
Ending Placer Task | Checksum: 13a7154ce

Time (s): cpu = 00:00:40 ; elapsed = 00:00:10 . Memory (MB): peak = 2810.855 ; gain = 0.000 ; free physical = 746 ; free virtual = 15876
INFO: [Common 17-83] Releasing license: Implementation
91 Infos, 8 Warnings, 8 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:10 . Memory (MB): peak = 2810.855 ; gain = 0.000 ; free physical = 748 ; free virtual = 15878
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2810.855 ; gain = 0.000 ; free physical = 730 ; free virtual = 15865
INFO: [Common 17-1381] The checkpoint '/media/lifrankfan/CrucialX6/CameraDriverV2/CameraDriverV2.runs/impl_1/camera_toplevel_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file camera_toplevel_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2810.855 ; gain = 0.000 ; free physical = 735 ; free virtual = 15867
INFO: [runtcl-4] Executing : report_utilization -file camera_toplevel_utilization_placed.rpt -pb camera_toplevel_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file camera_toplevel_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2810.855 ; gain = 0.000 ; free physical = 734 ; free virtual = 15870
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2810.855 ; gain = 0.000 ; free physical = 733 ; free virtual = 15868
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
100 Infos, 8 Warnings, 8 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2810.855 ; gain = 0.000 ; free physical = 723 ; free virtual = 15864
INFO: [Common 17-1381] The checkpoint '/media/lifrankfan/CrucialX6/CameraDriverV2/CameraDriverV2.runs/impl_1/camera_toplevel_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 7ee9844a ConstDB: 0 ShapeSum: bb87d084 RouteDB: 0
Post Restoration Checksum: NetGraph: faeaabc4 NumContArr: 825aced4 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 17d457a98

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2810.855 ; gain = 0.000 ; free physical = 676 ; free virtual = 15793

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 17d457a98

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2810.855 ; gain = 0.000 ; free physical = 647 ; free virtual = 15764

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 17d457a98

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2810.855 ; gain = 0.000 ; free physical = 646 ; free virtual = 15764
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: ee6cf465

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2810.855 ; gain = 0.000 ; free physical = 646 ; free virtual = 15764
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.368  | TNS=0.000  | WHS=-0.164 | THS=-40.439|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00669696 %
  Global Horizontal Routing Utilization  = 0.00130141 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2948
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2948
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1251be9f1

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2810.855 ; gain = 0.000 ; free physical = 637 ; free virtual = 15755

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1251be9f1

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2810.855 ; gain = 0.000 ; free physical = 637 ; free virtual = 15755
Phase 3 Initial Routing | Checksum: ff499901

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 2810.855 ; gain = 0.000 ; free physical = 627 ; free virtual = 15745

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 356
 Number of Nodes with overlaps = 69
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.533  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 7715e059

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2810.855 ; gain = 0.000 ; free physical = 553 ; free virtual = 15723

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.533  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 14658394b

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2810.855 ; gain = 0.000 ; free physical = 614 ; free virtual = 15765
Phase 4 Rip-up And Reroute | Checksum: 14658394b

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2810.855 ; gain = 0.000 ; free physical = 616 ; free virtual = 15765

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 14658394b

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2810.855 ; gain = 0.000 ; free physical = 618 ; free virtual = 15764

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 14658394b

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2810.855 ; gain = 0.000 ; free physical = 620 ; free virtual = 15765
Phase 5 Delay and Skew Optimization | Checksum: 14658394b

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 2810.855 ; gain = 0.000 ; free physical = 622 ; free virtual = 15767

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1451e47fb

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2810.855 ; gain = 0.000 ; free physical = 695 ; free virtual = 15810
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.613  | TNS=0.000  | WHS=0.068  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1451e47fb

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2810.855 ; gain = 0.000 ; free physical = 710 ; free virtual = 15823
Phase 6 Post Hold Fix | Checksum: 1451e47fb

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2810.855 ; gain = 0.000 ; free physical = 711 ; free virtual = 15822

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.23838 %
  Global Horizontal Routing Utilization  = 1.31052 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 11a36de99

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2810.855 ; gain = 0.000 ; free physical = 725 ; free virtual = 15830

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 11a36de99

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2810.855 ; gain = 0.000 ; free physical = 727 ; free virtual = 15829

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 19d08e330

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2810.855 ; gain = 0.000 ; free physical = 778 ; free virtual = 15840

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.613  | TNS=0.000  | WHS=0.068  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 19d08e330

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 2810.855 ; gain = 0.000 ; free physical = 778 ; free virtual = 15840
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 2810.855 ; gain = 0.000 ; free physical = 806 ; free virtual = 15867

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
115 Infos, 8 Warnings, 8 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:20 . Memory (MB): peak = 2810.855 ; gain = 0.000 ; free physical = 806 ; free virtual = 15867
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2810.855 ; gain = 0.000 ; free physical = 786 ; free virtual = 15853
INFO: [Common 17-1381] The checkpoint '/media/lifrankfan/CrucialX6/CameraDriverV2/CameraDriverV2.runs/impl_1/camera_toplevel_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file camera_toplevel_drc_routed.rpt -pb camera_toplevel_drc_routed.pb -rpx camera_toplevel_drc_routed.rpx
Command: report_drc -file camera_toplevel_drc_routed.rpt -pb camera_toplevel_drc_routed.pb -rpx camera_toplevel_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /media/lifrankfan/CrucialX6/CameraDriverV2/CameraDriverV2.runs/impl_1/camera_toplevel_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file camera_toplevel_methodology_drc_routed.rpt -pb camera_toplevel_methodology_drc_routed.pb -rpx camera_toplevel_methodology_drc_routed.rpx
Command: report_methodology -file camera_toplevel_methodology_drc_routed.rpt -pb camera_toplevel_methodology_drc_routed.pb -rpx camera_toplevel_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /media/lifrankfan/CrucialX6/CameraDriverV2/CameraDriverV2.runs/impl_1/camera_toplevel_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file camera_toplevel_power_routed.rpt -pb camera_toplevel_power_summary_routed.pb -rpx camera_toplevel_power_routed.rpx
Command: report_power -file camera_toplevel_power_routed.rpt -pb camera_toplevel_power_summary_routed.pb -rpx camera_toplevel_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
127 Infos, 9 Warnings, 8 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file camera_toplevel_route_status.rpt -pb camera_toplevel_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file camera_toplevel_timing_summary_routed.rpt -pb camera_toplevel_timing_summary_routed.pb -rpx camera_toplevel_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file camera_toplevel_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file camera_toplevel_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file camera_toplevel_bus_skew_routed.rpt -pb camera_toplevel_bus_skew_routed.pb -rpx camera_toplevel_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force camera_toplevel.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./camera_toplevel.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 3105.773 ; gain = 253.023 ; free physical = 1008 ; free virtual = 15818
INFO: [Common 17-206] Exiting Vivado at Tue Apr 23 00:16:11 2024...
