{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1580524942021 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1580524942022 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 31 23:42:21 2020 " "Processing started: Fri Jan 31 23:42:21 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1580524942022 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580524942022 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off niosII_freeRTOS_DE0_nano -c niosII_freeRTOS_DE0_nano " "Command: quartus_map --read_settings_files=on --write_settings_files=off niosII_freeRTOS_DE0_nano -c niosII_freeRTOS_DE0_nano" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580524942022 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1580524942522 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1580524942523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosII/synthesis/niosII.v 1 1 " "Found 1 design units, including 1 entities, in source file niosII/synthesis/niosII.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII " "Found entity 1: niosII" {  } { { "niosII/synthesis/niosII.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/niosII.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580524954611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580524954611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosII/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "niosII/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580524954612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580524954612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosII/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "niosII/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580524954613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580524954613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosII/synthesis/submodules/altera_irq_clock_crosser.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/altera_irq_clock_crosser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_irq_clock_crosser " "Found entity 1: altera_irq_clock_crosser" {  } { { "niosII/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/altera_irq_clock_crosser.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580524954613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580524954613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosII/synthesis/submodules/niosII_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/niosII_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_irq_mapper " "Found entity 1: niosII_irq_mapper" {  } { { "niosII/synthesis/submodules/niosII_irq_mapper.sv" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580524954614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580524954614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosII/synthesis/submodules/niosII_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/niosII_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0 " "Found entity 1: niosII_mm_interconnect_0" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580524954623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580524954623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosII/synthesis/submodules/niosII_mm_interconnect_0_avalon_st_adapter_009.v 1 1 " "Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/niosII_mm_interconnect_0_avalon_st_adapter_009.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_avalon_st_adapter_009 " "Found entity 1: niosII_mm_interconnect_0_avalon_st_adapter_009" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0_avalon_st_adapter_009.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_mm_interconnect_0_avalon_st_adapter_009.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580524954623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580524954623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosII/synthesis/submodules/niosII_mm_interconnect_0_avalon_st_adapter_009_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/niosII_mm_interconnect_0_avalon_st_adapter_009_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_avalon_st_adapter_009_error_adapter_0 " "Found entity 1: niosII_mm_interconnect_0_avalon_st_adapter_009_error_adapter_0" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0_avalon_st_adapter_009_error_adapter_0.sv" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_mm_interconnect_0_avalon_st_adapter_009_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580524954624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580524954624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosII/synthesis/submodules/niosII_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/niosII_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_avalon_st_adapter " "Found entity 1: niosII_mm_interconnect_0_avalon_st_adapter" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580524954624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580524954624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosII/synthesis/submodules/niosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/niosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: niosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580524954625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580524954625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosII/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "niosII/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580524954626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580524954626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosII/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "niosII/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580524954626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580524954626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosII/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "niosII/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580524954627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580524954627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosII/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "niosII/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580524954627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580524954627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosII/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "niosII/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580524954629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580524954629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosII/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "niosII/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580524954630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580524954630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosII/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "niosII/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580524954631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580524954631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosII/synthesis/submodules/niosII_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/niosII_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_rsp_mux_001 " "Found entity 1: niosII_mm_interconnect_0_rsp_mux_001" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580524954631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580524954631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosII/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosII/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "niosII/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580524954632 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "niosII/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580524954632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580524954632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosII/synthesis/submodules/niosII_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/niosII_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_rsp_mux " "Found entity 1: niosII_mm_interconnect_0_rsp_mux" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580524954634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580524954634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosII/synthesis/submodules/niosII_mm_interconnect_0_rsp_demux_006.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/niosII_mm_interconnect_0_rsp_demux_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_rsp_demux_006 " "Found entity 1: niosII_mm_interconnect_0_rsp_demux_006" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0_rsp_demux_006.sv" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_mm_interconnect_0_rsp_demux_006.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580524954634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580524954634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosII/synthesis/submodules/niosII_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/niosII_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_rsp_demux_001 " "Found entity 1: niosII_mm_interconnect_0_rsp_demux_001" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0_rsp_demux_001.sv" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580524954635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580524954635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosII/synthesis/submodules/niosII_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/niosII_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_rsp_demux " "Found entity 1: niosII_mm_interconnect_0_rsp_demux" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580524954635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580524954635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosII/synthesis/submodules/niosII_mm_interconnect_0_cmd_mux_006.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/niosII_mm_interconnect_0_cmd_mux_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_cmd_mux_006 " "Found entity 1: niosII_mm_interconnect_0_cmd_mux_006" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0_cmd_mux_006.sv" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_mm_interconnect_0_cmd_mux_006.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580524954636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580524954636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosII/synthesis/submodules/niosII_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/niosII_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_cmd_mux " "Found entity 1: niosII_mm_interconnect_0_cmd_mux" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580524954636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580524954636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosII/synthesis/submodules/niosII_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/niosII_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_cmd_demux_001 " "Found entity 1: niosII_mm_interconnect_0_cmd_demux_001" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580524954637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580524954637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosII/synthesis/submodules/niosII_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/niosII_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_cmd_demux " "Found entity 1: niosII_mm_interconnect_0_cmd_demux" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580524954638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580524954638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosII/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "niosII/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580524954638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580524954638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosII/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "niosII/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580524954639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580524954639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosII/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file niosII/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "niosII/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580524954641 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "niosII/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580524954641 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "niosII/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580524954641 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "niosII/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580524954641 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "niosII/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580524954641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580524954641 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "niosII/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580524954644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosII/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "niosII/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580524954645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580524954645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosII/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "niosII/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580524954646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580524954646 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "niosII/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580524954646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosII/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "niosII/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580524954646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580524954646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosII/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "niosII/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580524954647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580524954647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosII/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "niosII/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580524954648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580524954648 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niosII_mm_interconnect_0_router_011.sv(48) " "Verilog HDL Declaration information at niosII_mm_interconnect_0_router_011.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0_router_011.sv" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_mm_interconnect_0_router_011.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580524954648 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niosII_mm_interconnect_0_router_011.sv(49) " "Verilog HDL Declaration information at niosII_mm_interconnect_0_router_011.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0_router_011.sv" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_mm_interconnect_0_router_011.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580524954648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosII/synthesis/submodules/niosII_mm_interconnect_0_router_011.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosII/synthesis/submodules/niosII_mm_interconnect_0_router_011.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_router_011_default_decode " "Found entity 1: niosII_mm_interconnect_0_router_011_default_decode" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0_router_011.sv" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_mm_interconnect_0_router_011.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580524954648 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosII_mm_interconnect_0_router_011 " "Found entity 2: niosII_mm_interconnect_0_router_011" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0_router_011.sv" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_mm_interconnect_0_router_011.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580524954648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580524954648 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niosII_mm_interconnect_0_router_008.sv(48) " "Verilog HDL Declaration information at niosII_mm_interconnect_0_router_008.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0_router_008.sv" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_mm_interconnect_0_router_008.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580524954649 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niosII_mm_interconnect_0_router_008.sv(49) " "Verilog HDL Declaration information at niosII_mm_interconnect_0_router_008.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0_router_008.sv" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_mm_interconnect_0_router_008.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580524954649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosII/synthesis/submodules/niosII_mm_interconnect_0_router_008.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosII/synthesis/submodules/niosII_mm_interconnect_0_router_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_router_008_default_decode " "Found entity 1: niosII_mm_interconnect_0_router_008_default_decode" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0_router_008.sv" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_mm_interconnect_0_router_008.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580524954649 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosII_mm_interconnect_0_router_008 " "Found entity 2: niosII_mm_interconnect_0_router_008" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0_router_008.sv" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_mm_interconnect_0_router_008.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580524954649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580524954649 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niosII_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at niosII_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0_router_002.sv" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580524954650 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niosII_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at niosII_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0_router_002.sv" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580524954650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosII/synthesis/submodules/niosII_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosII/synthesis/submodules/niosII_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_router_002_default_decode " "Found entity 1: niosII_mm_interconnect_0_router_002_default_decode" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0_router_002.sv" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580524954650 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosII_mm_interconnect_0_router_002 " "Found entity 2: niosII_mm_interconnect_0_router_002" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0_router_002.sv" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580524954650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580524954650 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niosII_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at niosII_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0_router_001.sv" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580524954650 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niosII_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at niosII_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0_router_001.sv" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580524954651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosII/synthesis/submodules/niosII_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosII/synthesis/submodules/niosII_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_router_001_default_decode " "Found entity 1: niosII_mm_interconnect_0_router_001_default_decode" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0_router_001.sv" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580524954651 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosII_mm_interconnect_0_router_001 " "Found entity 2: niosII_mm_interconnect_0_router_001" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0_router_001.sv" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580524954651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580524954651 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niosII_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at niosII_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0_router.sv" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580524954651 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niosII_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at niosII_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0_router.sv" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1580524954651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosII/synthesis/submodules/niosII_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosII/synthesis/submodules/niosII_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_mm_interconnect_0_router_default_decode " "Found entity 1: niosII_mm_interconnect_0_router_default_decode" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0_router.sv" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580524954652 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosII_mm_interconnect_0_router " "Found entity 2: niosII_mm_interconnect_0_router" {  } { { "niosII/synthesis/submodules/niosII_mm_interconnect_0_router.sv" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580524954652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580524954652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosII/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "niosII/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580524954653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580524954653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosII/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "niosII/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580524954655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580524954655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosII/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "niosII/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580524954655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580524954655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosII/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "niosII/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580524954656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580524954656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosII/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "niosII/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580524954658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580524954658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosII/synthesis/submodules/niosII_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file niosII/synthesis/submodules/niosII_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_uart_tx " "Found entity 1: niosII_uart_tx" {  } { { "niosII/synthesis/submodules/niosII_uart.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580524954659 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosII_uart_rx_stimulus_source " "Found entity 2: niosII_uart_rx_stimulus_source" {  } { { "niosII/synthesis/submodules/niosII_uart.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_uart.v" 194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580524954659 ""} { "Info" "ISGN_ENTITY_NAME" "3 niosII_uart_rx " "Found entity 3: niosII_uart_rx" {  } { { "niosII/synthesis/submodules/niosII_uart.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_uart.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580524954659 ""} { "Info" "ISGN_ENTITY_NAME" "4 niosII_uart_regs " "Found entity 4: niosII_uart_regs" {  } { { "niosII/synthesis/submodules/niosII_uart.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_uart.v" 547 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580524954659 ""} { "Info" "ISGN_ENTITY_NAME" "5 niosII_uart " "Found entity 5: niosII_uart" {  } { { "niosII/synthesis/submodules/niosII_uart.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_uart.v" 793 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580524954659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580524954659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosII/synthesis/submodules/niosII_sys_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file niosII/synthesis/submodules/niosII_sys_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_sys_pll_dffpipe_l2c " "Found entity 1: niosII_sys_pll_dffpipe_l2c" {  } { { "niosII/synthesis/submodules/niosII_sys_pll.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_sys_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580524954660 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosII_sys_pll_stdsync_sv6 " "Found entity 2: niosII_sys_pll_stdsync_sv6" {  } { { "niosII/synthesis/submodules/niosII_sys_pll.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_sys_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580524954660 ""} { "Info" "ISGN_ENTITY_NAME" "3 niosII_sys_pll_altpll_8ra2 " "Found entity 3: niosII_sys_pll_altpll_8ra2" {  } { { "niosII/synthesis/submodules/niosII_sys_pll.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_sys_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580524954660 ""} { "Info" "ISGN_ENTITY_NAME" "4 niosII_sys_pll " "Found entity 4: niosII_sys_pll" {  } { { "niosII/synthesis/submodules/niosII_sys_pll.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_sys_pll.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580524954660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580524954660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosII/synthesis/submodules/niosII_sys_id.v 1 1 " "Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/niosII_sys_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_sys_id " "Found entity 1: niosII_sys_id" {  } { { "niosII/synthesis/submodules/niosII_sys_id.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_sys_id.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580524954661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580524954661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosII/synthesis/submodules/niosII_sys_clk_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/niosII_sys_clk_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_sys_clk_timer " "Found entity 1: niosII_sys_clk_timer" {  } { { "niosII/synthesis/submodules/niosII_sys_clk_timer.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_sys_clk_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580524954662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580524954662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosII/synthesis/submodules/niosII_spi.v 1 1 " "Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/niosII_spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_spi " "Found entity 1: niosII_spi" {  } { { "niosII/synthesis/submodules/niosII_spi.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_spi.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580524954663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580524954663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosII/synthesis/submodules/niosII_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file niosII/synthesis/submodules/niosII_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_sdram_input_efifo_module " "Found entity 1: niosII_sdram_input_efifo_module" {  } { { "niosII/synthesis/submodules/niosII_sdram.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580524954664 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosII_sdram " "Found entity 2: niosII_sdram" {  } { { "niosII/synthesis/submodules/niosII_sdram.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580524954664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580524954664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosII/synthesis/submodules/niosII_jtag.v 5 5 " "Found 5 design units, including 5 entities, in source file niosII/synthesis/submodules/niosII_jtag.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_jtag_sim_scfifo_w " "Found entity 1: niosII_jtag_sim_scfifo_w" {  } { { "niosII/synthesis/submodules/niosII_jtag.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_jtag.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580524954666 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosII_jtag_scfifo_w " "Found entity 2: niosII_jtag_scfifo_w" {  } { { "niosII/synthesis/submodules/niosII_jtag.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_jtag.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580524954666 ""} { "Info" "ISGN_ENTITY_NAME" "3 niosII_jtag_sim_scfifo_r " "Found entity 3: niosII_jtag_sim_scfifo_r" {  } { { "niosII/synthesis/submodules/niosII_jtag.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_jtag.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580524954666 ""} { "Info" "ISGN_ENTITY_NAME" "4 niosII_jtag_scfifo_r " "Found entity 4: niosII_jtag_scfifo_r" {  } { { "niosII/synthesis/submodules/niosII_jtag.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_jtag.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580524954666 ""} { "Info" "ISGN_ENTITY_NAME" "5 niosII_jtag " "Found entity 5: niosII_jtag" {  } { { "niosII/synthesis/submodules/niosII_jtag.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_jtag.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580524954666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580524954666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosII/synthesis/submodules/niosII_epcs.v 2 2 " "Found 2 design units, including 2 entities, in source file niosII/synthesis/submodules/niosII_epcs.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_epcs_sub " "Found entity 1: niosII_epcs_sub" {  } { { "niosII/synthesis/submodules/niosII_epcs.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_epcs.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580524954667 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosII_epcs " "Found entity 2: niosII_epcs" {  } { { "niosII/synthesis/submodules/niosII_epcs.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_epcs.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580524954667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580524954667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosII/synthesis/submodules/niosII_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/niosII_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_cpu " "Found entity 1: niosII_cpu" {  } { { "niosII/synthesis/submodules/niosII_cpu.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580524954668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580524954668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosII/synthesis/submodules/niosII_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/niosII_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_cpu_cpu_debug_slave_sysclk " "Found entity 1: niosII_cpu_cpu_debug_slave_sysclk" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu_debug_slave_sysclk.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580524954668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580524954668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosII/synthesis/submodules/niosII_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/niosII_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_cpu_cpu_test_bench " "Found entity 1: niosII_cpu_cpu_test_bench" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu_test_bench.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580524954669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580524954669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosII/synthesis/submodules/niosII_cpu_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file niosII/synthesis/submodules/niosII_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_cpu_cpu_register_bank_a_module " "Found entity 1: niosII_cpu_cpu_register_bank_a_module" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580524954678 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosII_cpu_cpu_register_bank_b_module " "Found entity 2: niosII_cpu_cpu_register_bank_b_module" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_cpu_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580524954678 ""} { "Info" "ISGN_ENTITY_NAME" "3 niosII_cpu_cpu_nios2_oci_debug " "Found entity 3: niosII_cpu_cpu_nios2_oci_debug" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_cpu_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580524954678 ""} { "Info" "ISGN_ENTITY_NAME" "4 niosII_cpu_cpu_nios2_oci_break " "Found entity 4: niosII_cpu_cpu_nios2_oci_break" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_cpu_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580524954678 ""} { "Info" "ISGN_ENTITY_NAME" "5 niosII_cpu_cpu_nios2_oci_xbrk " "Found entity 5: niosII_cpu_cpu_nios2_oci_xbrk" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_cpu_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580524954678 ""} { "Info" "ISGN_ENTITY_NAME" "6 niosII_cpu_cpu_nios2_oci_dbrk " "Found entity 6: niosII_cpu_cpu_nios2_oci_dbrk" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_cpu_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580524954678 ""} { "Info" "ISGN_ENTITY_NAME" "7 niosII_cpu_cpu_nios2_oci_itrace " "Found entity 7: niosII_cpu_cpu_nios2_oci_itrace" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_cpu_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580524954678 ""} { "Info" "ISGN_ENTITY_NAME" "8 niosII_cpu_cpu_nios2_oci_td_mode " "Found entity 8: niosII_cpu_cpu_nios2_oci_td_mode" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_cpu_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580524954678 ""} { "Info" "ISGN_ENTITY_NAME" "9 niosII_cpu_cpu_nios2_oci_dtrace " "Found entity 9: niosII_cpu_cpu_nios2_oci_dtrace" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_cpu_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580524954678 ""} { "Info" "ISGN_ENTITY_NAME" "10 niosII_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: niosII_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_cpu_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580524954678 ""} { "Info" "ISGN_ENTITY_NAME" "11 niosII_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: niosII_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_cpu_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580524954678 ""} { "Info" "ISGN_ENTITY_NAME" "12 niosII_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: niosII_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_cpu_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580524954678 ""} { "Info" "ISGN_ENTITY_NAME" "13 niosII_cpu_cpu_nios2_oci_fifo " "Found entity 13: niosII_cpu_cpu_nios2_oci_fifo" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_cpu_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580524954678 ""} { "Info" "ISGN_ENTITY_NAME" "14 niosII_cpu_cpu_nios2_oci_pib " "Found entity 14: niosII_cpu_cpu_nios2_oci_pib" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_cpu_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580524954678 ""} { "Info" "ISGN_ENTITY_NAME" "15 niosII_cpu_cpu_nios2_oci_im " "Found entity 15: niosII_cpu_cpu_nios2_oci_im" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_cpu_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580524954678 ""} { "Info" "ISGN_ENTITY_NAME" "16 niosII_cpu_cpu_nios2_performance_monitors " "Found entity 16: niosII_cpu_cpu_nios2_performance_monitors" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_cpu_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580524954678 ""} { "Info" "ISGN_ENTITY_NAME" "17 niosII_cpu_cpu_nios2_avalon_reg " "Found entity 17: niosII_cpu_cpu_nios2_avalon_reg" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_cpu_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580524954678 ""} { "Info" "ISGN_ENTITY_NAME" "18 niosII_cpu_cpu_ociram_sp_ram_module " "Found entity 18: niosII_cpu_cpu_ociram_sp_ram_module" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_cpu_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580524954678 ""} { "Info" "ISGN_ENTITY_NAME" "19 niosII_cpu_cpu_nios2_ocimem " "Found entity 19: niosII_cpu_cpu_nios2_ocimem" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_cpu_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580524954678 ""} { "Info" "ISGN_ENTITY_NAME" "20 niosII_cpu_cpu_nios2_oci " "Found entity 20: niosII_cpu_cpu_nios2_oci" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_cpu_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580524954678 ""} { "Info" "ISGN_ENTITY_NAME" "21 niosII_cpu_cpu " "Found entity 21: niosII_cpu_cpu" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_cpu_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580524954678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580524954678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosII/synthesis/submodules/niosII_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/niosII_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_cpu_cpu_debug_slave_tck " "Found entity 1: niosII_cpu_cpu_debug_slave_tck" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu_debug_slave_tck.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580524954679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580524954679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosII/synthesis/submodules/niosII_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/niosII_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_cpu_cpu_debug_slave_wrapper " "Found entity 1: niosII_cpu_cpu_debug_slave_wrapper" {  } { { "niosII/synthesis/submodules/niosII_cpu_cpu_debug_slave_wrapper.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580524954680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580524954680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosII/synthesis/submodules/niosII_Switch_Pio.v 1 1 " "Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/niosII_Switch_Pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_Switch_Pio " "Found entity 1: niosII_Switch_Pio" {  } { { "niosII/synthesis/submodules/niosII_Switch_Pio.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_Switch_Pio.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580524954680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580524954680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosII/synthesis/submodules/niosII_LED_Pio.v 1 1 " "Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/niosII_LED_Pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_LED_Pio " "Found entity 1: niosII_LED_Pio" {  } { { "niosII/synthesis/submodules/niosII_LED_Pio.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_LED_Pio.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580524954681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580524954681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosII/synthesis/submodules/niosII_IO_Pio.v 1 1 " "Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/niosII_IO_Pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_IO_Pio " "Found entity 1: niosII_IO_Pio" {  } { { "niosII/synthesis/submodules/niosII_IO_Pio.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_IO_Pio.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580524954682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580524954682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosII/synthesis/submodules/niosII_Button_Pio.v 1 1 " "Found 1 design units, including 1 entities, in source file niosII/synthesis/submodules/niosII_Button_Pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosII_Button_Pio " "Found entity 1: niosII_Button_Pio" {  } { { "niosII/synthesis/submodules/niosII_Button_Pio.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_Button_Pio.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580524954682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580524954682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0Nano_FreeRTOS.v 1 1 " "Found 1 design units, including 1 entities, in source file DE0Nano_FreeRTOS.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0Nano_FreeRTOS " "Found entity 1: DE0Nano_FreeRTOS" {  } { { "DE0Nano_FreeRTOS.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/DE0Nano_FreeRTOS.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580524954683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580524954683 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "niosII_epcs.v(402) " "Verilog HDL or VHDL warning at niosII_epcs.v(402): conditional expression evaluates to a constant" {  } { { "niosII/synthesis/submodules/niosII_epcs.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_epcs.v" 402 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1580524954695 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "niosII_sdram.v(318) " "Verilog HDL or VHDL warning at niosII_sdram.v(318): conditional expression evaluates to a constant" {  } { { "niosII/synthesis/submodules/niosII_sdram.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1580524954696 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "niosII_sdram.v(328) " "Verilog HDL or VHDL warning at niosII_sdram.v(328): conditional expression evaluates to a constant" {  } { { "niosII/synthesis/submodules/niosII_sdram.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1580524954697 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "niosII_sdram.v(338) " "Verilog HDL or VHDL warning at niosII_sdram.v(338): conditional expression evaluates to a constant" {  } { { "niosII/synthesis/submodules/niosII_sdram.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1580524954697 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "niosII_sdram.v(682) " "Verilog HDL or VHDL warning at niosII_sdram.v(682): conditional expression evaluates to a constant" {  } { { "niosII/synthesis/submodules/niosII_sdram.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/niosII/synthesis/submodules/niosII_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1580524954698 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "vGPIO_0 DE0Nano_FreeRTOS.v(110) " "Verilog HDL error at DE0Nano_FreeRTOS.v(110): object \"vGPIO_0\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "DE0Nano_FreeRTOS.v" "" { Text "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/DE0Nano_FreeRTOS.v" 110 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1580524954732 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/nestor/repositorios/niosII_freeRTOS_DE0_nano/output_files/niosII_freeRTOS_DE0_nano.map.smsg " "Generated suppressed messages file /home/nestor/repositorios/niosII_freeRTOS_DE0_nano/output_files/niosII_freeRTOS_DE0_nano.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580524954774 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "903 " "Peak virtual memory: 903 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1580524956875 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jan 31 23:42:36 2020 " "Processing ended: Fri Jan 31 23:42:36 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1580524956875 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1580524956875 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1580524956875 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1580524956875 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 6 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 6 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1580524957061 ""}
