Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date         : Thu Oct 12 20:46:06 2017
| Host         : localhost.localdomain running 64-bit unknown
| Command      : report_control_sets -verbose -file fft_top_control_sets_placed.rpt
| Design       : fft_top
| Device       : xcku035
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     3 |
| Unused register locations in slices containing registers |     6 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             257 |           37 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              64 |           16 |
| Yes          | No                    | Yes                    |               1 |            1 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------------+-------------------+------------------+----------------+
|  Clock Signal  |           Enable Signal           |  Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+-----------------------------------+-------------------+------------------+----------------+
|  clk_IBUF_BUFG | en_in_IBUF_inst/O                 | rst_n_IBUF_inst/O |                1 |              1 |
|  clk_IBUF_BUFG | data_input_buffered[0][7]_i_1_n_0 |                   |               16 |             64 |
|  clk_IBUF_BUFG |                                   |                   |               37 |            257 |
+----------------+-----------------------------------+-------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 16+    |                     2 |
+--------+-----------------------+


