
use_spice -cell Xadc;
choose xa ../rtl/adc.sp -c ../sim_cfg/co_sim_xa_veriloga.cfg ;
d2a rise_time=10u fall_time=100p delay=300p hiv=1 lov=0 node=tb_top.dut.vin;
d2a rise_time=100p fall_time=100p delay=300p hiv=1 lov=0 node=tb_top.dut.clock;

a2d loth=0.2v hith=0.8v node=tb_top.dut.d*;