// Seed: 87210435
module module_0 (
    input tri0 id_0,
    input wor  id_1
);
  wire id_3[1 : -1], id_4, id_5, id_6, id_7;
  assign id_6 = id_5;
  wire  id_8;
  wire  id_9;
  logic id_10;
  wire  id_11;
  assign id_10[-1'd0&(1)] = id_3 << -1;
  assign id_11 = id_5;
  logic [1 : -1] id_12 = id_11;
endmodule
module module_1 (
    input tri id_0,
    input uwire id_1,
    input supply0 id_2,
    output wire id_3,
    input wand id_4,
    input uwire id_5,
    output uwire id_6,
    input wire id_7,
    input wor id_8,
    input uwire id_9,
    input wor id_10
);
  assign id_6 = id_1;
  for (id_12 = id_2; -1; id_12 = "") wire id_13;
  ;
  assign id_6 = id_1;
  assign id_3 = 1;
  wire id_14;
  module_0 modCall_1 (
      id_8,
      id_10
  );
  assign id_12 = id_8;
  wire id_15, id_16;
  assign id_3 = 1'b0;
endmodule
