Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Feb 24 13:24:53 2025
| Host         : hberkal running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file JK_FF_timing_summary_routed.rpt -pb JK_FF_timing_summary_routed.pb -rpx JK_FF_timing_summary_routed.rpx -warn_on_violation
| Design       : JK_FF
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     18.025        0.000                      0                    2        0.496        0.000                      0                    2        9.500        0.000                       0                     3  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
clk_pin  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pin            18.025        0.000                      0                    2        0.496        0.000                      0                    2        9.500        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_pin                     
(none)                      clk_pin       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       18.025ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.496ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.025ns  (required time - arrival time)
  Source:                 QQp_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            QQp_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pin fall@30.000ns - clk_pin fall@10.000ns)
  Data Path Delay:        1.972ns  (logic 0.583ns (29.571%)  route 1.389ns (70.429%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.126ns = ( 35.126 - 30.000 ) 
    Source Clock Delay      (SCD):    5.436ns = ( 15.436 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   10.000    10.000 f  
    C15                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450    11.450 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.819 f  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.617    15.436    clk_IBUF_BUFG
    SLICE_X65Y84         FDRE                                         r  QQp_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDRE (Prop_fdre_C_Q)         0.459    15.895 r  QQp_reg[0]/Q
                         net (fo=2, routed)           1.389    17.284    Qp_OBUF
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.124    17.408 r  QQp[0]_i_1/O
                         net (fo=1, routed)           0.000    17.408    QQp[0]_i_1_n_0
    SLICE_X65Y84         FDRE                                         r  QQp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   30.000    30.000 f  
    C15                                               0.000    30.000 f  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380    31.380 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    33.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    33.626 f  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.500    35.126    clk_IBUF_BUFG
    SLICE_X65Y84         FDRE                                         r  QQp_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.311    35.436    
                         clock uncertainty           -0.035    35.401    
    SLICE_X65Y84         FDRE (Setup_fdre_C_D)        0.032    35.433    QQp_reg[0]
  -------------------------------------------------------------------
                         required time                         35.433    
                         arrival time                         -17.408    
  -------------------------------------------------------------------
                         slack                                 18.025    

Slack (MET) :             18.577ns  (required time - arrival time)
  Source:                 QQp_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            QQp_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pin fall@30.000ns - clk_pin fall@10.000ns)
  Data Path Delay:        1.466ns  (logic 0.715ns (48.779%)  route 0.751ns (51.221%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.126ns = ( 35.126 - 30.000 ) 
    Source Clock Delay      (SCD):    5.436ns = ( 15.436 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   10.000    10.000 f  
    C15                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450    11.450 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.819 f  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.617    15.436    clk_IBUF_BUFG
    SLICE_X65Y84         FDRE                                         r  QQp_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDRE (Prop_fdre_C_Q)         0.422    15.858 r  QQp_reg[1]/Q
                         net (fo=2, routed)           0.751    16.609    Q_OBUF
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.293    16.902 r  QQp[1]_i_1/O
                         net (fo=1, routed)           0.000    16.902    QQp[1]_i_1_n_0
    SLICE_X65Y84         FDRE                                         r  QQp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   30.000    30.000 f  
    C15                                               0.000    30.000 f  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380    31.380 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    33.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    33.626 f  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.500    35.126    clk_IBUF_BUFG
    SLICE_X65Y84         FDRE                                         r  QQp_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.311    35.436    
                         clock uncertainty           -0.035    35.401    
    SLICE_X65Y84         FDRE (Setup_fdre_C_D)        0.078    35.479    QQp_reg[1]
  -------------------------------------------------------------------
                         required time                         35.479    
                         arrival time                         -16.902    
  -------------------------------------------------------------------
                         slack                                 18.577    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 QQp_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            QQp_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin fall@10.000ns - clk_pin fall@10.000ns)
  Data Path Delay:        0.610ns  (logic 0.235ns (38.538%)  route 0.375ns (61.462%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.155ns = ( 12.155 - 10.000 ) 
    Source Clock Delay      (SCD):    1.633ns = ( 11.633 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   10.000    10.000 f  
    C15                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218    10.218 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802    11.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.046 f  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.587    11.633    clk_IBUF_BUFG
    SLICE_X65Y84         FDRE                                         r  QQp_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDRE (Prop_fdre_C_Q)         0.133    11.766 r  QQp_reg[1]/Q
                         net (fo=2, routed)           0.375    12.140    Q_OBUF
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.102    12.242 r  QQp[1]_i_1/O
                         net (fo=1, routed)           0.000    12.242    QQp[1]_i_1_n_0
    SLICE_X65Y84         FDRE                                         r  QQp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   10.000    10.000 f  
    C15                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406    10.406 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865    11.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.300 f  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.855    12.155    clk_IBUF_BUFG
    SLICE_X65Y84         FDRE                                         r  QQp_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.522    11.633    
    SLICE_X65Y84         FDRE (Hold_fdre_C_D)         0.114    11.747    QQp_reg[1]
  -------------------------------------------------------------------
                         required time                        -11.747    
                         arrival time                          12.242    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.669ns  (arrival time - required time)
  Source:                 QQp_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            QQp_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin fall@10.000ns - clk_pin fall@10.000ns)
  Data Path Delay:        0.767ns  (logic 0.191ns (24.918%)  route 0.576ns (75.082%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.155ns = ( 12.155 - 10.000 ) 
    Source Clock Delay      (SCD):    1.633ns = ( 11.633 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   10.000    10.000 f  
    C15                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218    10.218 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802    11.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.046 f  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.587    11.633    clk_IBUF_BUFG
    SLICE_X65Y84         FDRE                                         r  QQp_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDRE (Prop_fdre_C_Q)         0.146    11.779 r  QQp_reg[0]/Q
                         net (fo=2, routed)           0.576    12.354    Qp_OBUF
    SLICE_X65Y84         LUT3 (Prop_lut3_I2_O)        0.045    12.399 r  QQp[0]_i_1/O
                         net (fo=1, routed)           0.000    12.399    QQp[0]_i_1_n_0
    SLICE_X65Y84         FDRE                                         r  QQp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   10.000    10.000 f  
    C15                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406    10.406 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865    11.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.300 f  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.855    12.155    clk_IBUF_BUFG
    SLICE_X65Y84         FDRE                                         r  QQp_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.522    11.633    
    SLICE_X65Y84         FDRE (Hold_fdre_C_D)         0.098    11.731    QQp_reg[0]
  -------------------------------------------------------------------
                         required time                        -11.731    
                         arrival time                          12.399    
  -------------------------------------------------------------------
                         slack                                  0.669    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X65Y84    QQp_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X65Y84    QQp_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X65Y84    QQp_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X65Y84    QQp_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X65Y84    QQp_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X65Y84    QQp_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X65Y84    QQp_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X65Y84    QQp_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X65Y84    QQp_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X65Y84    QQp_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pin
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 QQp_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Q
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.254ns  (logic 4.109ns (44.399%)  route 5.145ns (55.601%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   10.000    10.000 f  
    C15                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450    11.450 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.819 f  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.617    15.436    clk_IBUF_BUFG
    SLICE_X65Y84         FDRE                                         r  QQp_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDRE (Prop_fdre_C_Q)         0.422    15.858 r  QQp_reg[1]/Q
                         net (fo=2, routed)           5.145    21.004    Q_OBUF
    A16                  OBUF (Prop_obuf_I_O)         3.687    24.690 r  Q_OBUF_inst/O
                         net (fo=0)                   0.000    24.690    Q
    A16                                                               r  Q (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 QQp_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Qp
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.652ns  (logic 3.969ns (70.224%)  route 1.683ns (29.776%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   10.000    10.000 f  
    C15                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450    11.450 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273    13.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.819 f  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.617    15.436    clk_IBUF_BUFG
    SLICE_X65Y84         FDRE                                         r  QQp_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDRE (Prop_fdre_C_Q)         0.459    15.895 r  QQp_reg[0]/Q
                         net (fo=2, routed)           1.683    17.578    Qp_OBUF
    K3                   OBUF (Prop_obuf_I_O)         3.510    21.089 r  Qp_OBUF_inst/O
                         net (fo=0)                   0.000    21.089    Qp
    K3                                                                r  Qp (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 QQp_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Qp
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.696ns  (logic 1.357ns (80.060%)  route 0.338ns (19.940%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   10.000    10.000 f  
    C15                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218    10.218 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802    11.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.046 f  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.587    11.633    clk_IBUF_BUFG
    SLICE_X65Y84         FDRE                                         r  QQp_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDRE (Prop_fdre_C_Q)         0.146    11.779 r  QQp_reg[0]/Q
                         net (fo=2, routed)           0.338    12.117    Qp_OBUF
    K3                   OBUF (Prop_obuf_I_O)         1.211    13.328 r  Qp_OBUF_inst/O
                         net (fo=0)                   0.000    13.328    Qp
    K3                                                                r  Qp (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 QQp_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Q
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.441ns  (logic 1.400ns (40.679%)  route 2.041ns (59.321%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)   10.000    10.000 f  
    C15                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218    10.218 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802    11.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.046 f  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.587    11.633    clk_IBUF_BUFG
    SLICE_X65Y84         FDRE                                         r  QQp_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDRE (Prop_fdre_C_Q)         0.133    11.766 r  QQp_reg[1]/Q
                         net (fo=2, routed)           2.041    13.807    Q_OBUF
    A16                  OBUF (Prop_obuf_I_O)         1.267    15.074 r  Q_OBUF_inst/O
                         net (fo=0)                   0.000    15.074    Q
    A16                                                               r  Q (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pin

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 J
                            (input port)
  Destination:            QQp_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.809ns  (logic 1.607ns (57.232%)  route 1.201ns (42.768%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.126ns = ( 15.126 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M3                                                0.000     0.000 r  J (IN)
                         net (fo=0)                   0.000     0.000    J
    M3                   IBUF (Prop_ibuf_I_O)         1.457     1.457 r  J_IBUF_inst/O
                         net (fo=2, routed)           1.201     2.659    J_IBUF
    SLICE_X65Y84         LUT3 (Prop_lut3_I0_O)        0.150     2.809 r  QQp[1]_i_1/O
                         net (fo=1, routed)           0.000     2.809    QQp[1]_i_1_n_0
    SLICE_X65Y84         FDRE                                         r  QQp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   10.000    10.000 f  
    C15                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380    11.380 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    13.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.626 f  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.500    15.126    clk_IBUF_BUFG
    SLICE_X65Y84         FDRE                                         r  QQp_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 J
                            (input port)
  Destination:            QQp_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.783ns  (logic 1.581ns (56.832%)  route 1.201ns (43.168%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.126ns = ( 15.126 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M3                                                0.000     0.000 f  J (IN)
                         net (fo=0)                   0.000     0.000    J
    M3                   IBUF (Prop_ibuf_I_O)         1.457     1.457 f  J_IBUF_inst/O
                         net (fo=2, routed)           1.201     2.659    J_IBUF
    SLICE_X65Y84         LUT3 (Prop_lut3_I0_O)        0.124     2.783 r  QQp[0]_i_1/O
                         net (fo=1, routed)           0.000     2.783    QQp[0]_i_1_n_0
    SLICE_X65Y84         FDRE                                         r  QQp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   10.000    10.000 f  
    C15                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380    11.380 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    13.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.626 f  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.500    15.126    clk_IBUF_BUFG
    SLICE_X65Y84         FDRE                                         r  QQp_reg[0]/C  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 K
                            (input port)
  Destination:            QQp_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.637ns  (logic 0.262ns (41.101%)  route 0.375ns (58.899%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.155ns = ( 12.155 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  K (IN)
                         net (fo=0)                   0.000     0.000    K
    L3                   IBUF (Prop_ibuf_I_O)         0.217     0.217 r  K_IBUF_inst/O
                         net (fo=2, routed)           0.375     0.592    K_IBUF
    SLICE_X65Y84         LUT3 (Prop_lut3_I1_O)        0.045     0.637 r  QQp[0]_i_1/O
                         net (fo=1, routed)           0.000     0.637    QQp[0]_i_1_n_0
    SLICE_X65Y84         FDRE                                         r  QQp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   10.000    10.000 f  
    C15                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406    10.406 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865    11.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.300 f  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.855    12.155    clk_IBUF_BUFG
    SLICE_X65Y84         FDRE                                         r  QQp_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 K
                            (input port)
  Destination:            QQp_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.638ns  (logic 0.263ns (41.193%)  route 0.375ns (58.807%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.155ns = ( 12.155 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 f  K (IN)
                         net (fo=0)                   0.000     0.000    K
    L3                   IBUF (Prop_ibuf_I_O)         0.217     0.217 f  K_IBUF_inst/O
                         net (fo=2, routed)           0.375     0.592    K_IBUF
    SLICE_X65Y84         LUT3 (Prop_lut3_I1_O)        0.046     0.638 r  QQp[1]_i_1/O
                         net (fo=1, routed)           0.000     0.638    QQp[1]_i_1_n_0
    SLICE_X65Y84         FDRE                                         r  QQp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)   10.000    10.000 f  
    C15                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406    10.406 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865    11.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.300 f  clk_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.855    12.155    clk_IBUF_BUFG
    SLICE_X65Y84         FDRE                                         r  QQp_reg[1]/C  (IS_INVERTED)





