// Seed: 3441667995
module module_0;
  reg id_1;
  always id_1 <= 1;
  tri0 id_2;
  assign id_2 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_4 = id_6;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2;
  logic [7:0] id_2;
  tri1 id_3 = id_1[1];
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  assign id_3 = 1;
  assign id_2 = id_1;
  wire id_4, id_5, id_6;
endmodule
