-- ==============================================================
-- Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
-- Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity nn_inference_hwmm_layer1_Pipeline_prod21_layer1_weights_18 is 
    generic(
             DataWidth     : integer := 32; 
             AddressWidth     : integer := 7; 
             AddressRange    : integer := 100
    ); 
    port (
          address0      : in std_logic_vector(AddressWidth-1 downto 0); 
          ce0       : in std_logic; 
          q0         : out std_logic_vector(DataWidth-1 downto 0);
          reset     : in std_logic;
          clk       : in std_logic
    ); 
end entity; 


architecture rtl of nn_inference_hwmm_layer1_Pipeline_prod21_layer1_weights_18 is 

signal address0_tmp : std_logic_vector(AddressWidth-1 downto 0); 
type mem_array is array (0 to AddressRange-1) of std_logic_vector (DataWidth-1 downto 0); 
signal mem : mem_array := (
    0 => "10111110011111011111111000101010", 
    1 => "10111111010011110011011111101000", 
    2 => "10111111100100100101111111100101", 
    3 => "10111110000101001100110001100100", 
    4 => "10111111100111001010010101010111", 
    5 => "10111111101101111001100111000001", 
    6 => "00111110110011110010100100110101", 
    7 => "00111111001101001000011111111010", 
    8 => "00111110001111101001001010100001", 
    9 => "11000000001111111100110100111001", 
    10 => "00111111100100110100101001111111", 
    11 => "10111110100000001000110111111010", 
    12 => "10111111100001001100001010101111", 
    13 => "10111111000010011010110110101111", 
    14 => "00111101010110010011101110100111", 
    15 => "10111110011101011101000110110111", 
    16 => "00111110000101101000010000100010", 
    17 => "00111110100001100110101101011111", 
    18 => "00111110101101011000011001101101", 
    19 => "10111111100010000001001000101000", 
    20 => "10111101000001010010001000010010", 
    21 => "00111110001000101001001101000100", 
    22 => "10111111101001010011101000111001", 
    23 => "10111111100000000000101100110101", 
    24 => "10111101110010110001110110011101", 
    25 => "10111110101100110110101000110011", 
    26 => "10111110000111101001011110100101", 
    27 => "00111110100001111000011100000100", 
    28 => "00111110001001100010000111010110", 
    29 => "10111111110100110111101011010101", 
    30 => "00111110110011001100100100011110", 
    31 => "00111110101110010001001011111001", 
    32 => "10111110111000110110000011010100", 
    33 => "10111111010100011011100100100001", 
    34 => "00111111000111101001000111000001", 
    35 => "00111110001111000010001010101000", 
    36 => "00111010101000000111001001100110", 
    37 => "10111110101101100000001011001111", 
    38 => "10111111010010010111111111111110", 
    39 => "10111110100000010110101010000010", 
    40 => "00111111011000010111011001000100", 
    41 => "10111111000001101100111100110011", 
    42 => "10111110110101101100100011100011", 
    43 => "00111100100111111100000000110110", 
    44 => "00111111101100101000100110011111", 
    45 => "00111110010101000000111111110010", 
    46 => "00111110000011000101101100000101", 
    47 => "00111111001111110100100011011001", 
    48 => "10111111000000001100011100101100", 
    49 => "11000000000100101111101100100111", 
    50 => "10111111000000001111111011010111", 
    51 => "00111110000001011001010101011110", 
    52 => "10111110101100111001000110001001", 
    53 => "00111110010001001011110000100111", 
    54 => "00111110110110101111010000110101", 
    55 => "00111110010001001111000001110111", 
    56 => "00111101110111011000000001111100", 
    57 => "10111110111011011111010100010110", 
    58 => "10111111000111111110110110011001", 
    59 => "10111111100110100110001010011011", 
    60 => "10111111011000011000011011001110", 
    61 => "00111111000110101101011001110011", 
    62 => "10111111000001000010001011101100", 
    63 => "10111110100000110100001110001001", 
    64 => "00111110111000100010010110110101", 
    65 => "10111110011010111100111101011000", 
    66 => "10111110011101000000100001111101", 
    67 => "10111110011110010000110100010111", 
    68 => "00111111000100100000011011110000", 
    69 => "00111101110001111000000100001000", 
    70 => "10111111010101110000101000111111", 
    71 => "10111111000101010100110101011010", 
    72 => "10111101101010010101110101011110", 
    73 => "10111110101001111011010110111111", 
    74 => "10111101100110001111110000100100", 
    75 => "10111110001001100111011000110101", 
    76 => "10111110111110111001110100010100", 
    77 => "10111110000101001000111101011010", 
    78 => "10111111010010111100111010100011", 
    79 => "00111111101111100001100111101000", 
    80 => "10111111011110110101001101101101", 
    81 => "00111110100101101100010000110001", 
    82 => "10111101111001000100011010010010", 
    83 => "10111110010101001000100001010101", 
    84 => "10111110010101010001011110001110", 
    85 => "00111110101011011000001000111100", 
    86 => "00111111001111101110010011111100", 
    87 => "00111111001100001111000010000111", 
    88 => "00111111100011001000001011100010", 
    89 => "00111111110101001101011000101001", 
    90 => "10111111001001100111111010100010", 
    91 => "10111111100000110010000010001111", 
    92 => "10111111000100000111000011011111", 
    93 => "10111100100010011110111010100100", 
    94 => "00111101010101000011011101110100", 
    95 => "00111110101010001000111100111101", 
    96 => "10111111010011010110111001010000", 
    97 => "00111110011010010111000001101011", 
    98 => "00111111101011110010101000001111", 
    99 => "00111111100110010001011110100010" );


begin 


memory_access_guard_0: process (address0) 
begin
      address0_tmp <= address0;
--synthesis translate_off
      if (CONV_INTEGER(address0) > AddressRange-1) then
           address0_tmp <= (others => '0');
      else 
           address0_tmp <= address0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
        if (ce0 = '1') then 
            q0 <= mem(CONV_INTEGER(address0_tmp)); 
        end if;
    end if;
end process;

end rtl;

