

================================================================
== Vivado HLS Report for 'matrix_multiply_top'
================================================================
* Date:           Wed Dec 19 00:32:46 2018

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        proj_matrix_multiply
* Solution:       solution2
* Product family: kintex7
* Target device:  xc7k70tfbv676-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   1.00|     1.534|        0.13|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   57|   57|   51|   51| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +----------------------------------+-----------------------+-----+-----+-----+-----+----------+
        |                                  |                       |  Latency  |  Interval | Pipeline |
        |             Instance             |         Module        | min | max | min | max |   Type   |
        +----------------------------------+-----------------------+-----+-----+-----+-----+----------+
        |grp_matrix_multiply_top_1_fu_482  |matrix_multiply_top_1  |   45|   45|    5|    5| function |
        +----------------------------------+-----------------------+-----+-----+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      0|      4|
|FIFO             |        -|      -|      -|      -|
|Instance         |        0|     12|   6643|   3587|
|Memory           |        4|      -|      0|      0|
|Multiplexer      |        -|      -|      -|    685|
|Register         |        -|      -|    470|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        4|     12|   7113|   4276|
+-----------------+---------+-------+-------+-------+
|Available        |      270|    240|  84400|  42200|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        1|      5|      8|     10|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +----------------------------------+-----------------------+---------+-------+------+------+
    |             Instance             |         Module        | BRAM_18K| DSP48E|  FF  |  LUT |
    +----------------------------------+-----------------------+---------+-------+------+------+
    |grp_matrix_multiply_top_1_fu_482  |matrix_multiply_top_1  |        0|     12|  6643|  3587|
    +----------------------------------+-----------------------+---------+-------+------+------+
    |Total                             |                       |        0|     12|  6643|  3587|
    +----------------------------------+-----------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    +-------+----------------------+---------+---+----+------+-----+------+-------------+
    | Memory|        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------+----------------------+---------+---+----+------+-----+------+-------------+
    |a_i_U  |matrix_multiply_tdEe  |        2|  0|   0|     9|   32|     1|          288|
    |b_i_U  |matrix_multiply_tdEe  |        2|  0|   0|     9|   32|     1|          288|
    +-------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total  |                      |        4|  0|   0|    18|   64|     2|          576|
    +-------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |ap_block_pp0_stage0_11001  |    and   |      0|  0|   2|           1|           1|
    |ap_enable_pp0              |    xor   |      0|  0|   2|           1|           2|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0|   4|           2|           3|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+-----+-----------+-----+-----------+
    |           Name          | LUT | Input Size| Bits| Total Bits|
    +-------------------------+-----+-----------+-----+-----------+
    |A_address0               |   33|          6|    4|         24|
    |A_address1               |   27|          5|    4|         20|
    |B_address0               |   33|          6|    4|         24|
    |B_address1               |   27|          5|    4|         20|
    |C_address0               |   33|          6|    4|         24|
    |C_address1               |   27|          5|    4|         20|
    |C_d0                     |   33|          6|   32|        192|
    |C_d1                     |   27|          5|   32|        160|
    |a_i_address0             |   38|          7|    4|         28|
    |a_i_address1             |   33|          6|    4|         24|
    |a_i_ce0                  |   15|          3|    1|          3|
    |a_i_ce1                  |   15|          3|    1|          3|
    |ap_NS_fsm                |  225|         52|    1|         52|
    |ap_enable_reg_pp0_iter0  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |    9|          2|    1|          2|
    |b_i_address0             |   38|          7|    4|         28|
    |b_i_address1             |   33|          6|    4|         24|
    |b_i_ce0                  |   15|          3|    1|          3|
    |b_i_ce1                  |   15|          3|    1|          3|
    +-------------------------+-----+-----------+-----+-----------+
    |Total                    |  685|        138|  111|        656|
    +-------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------+----+----+-----+-----------+
    |                      Name                     | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                      |  51|   0|   51|          0|
    |ap_enable_reg_pp0_iter0_reg                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                        |   1|   0|    1|          0|
    |c_i_0_1_reg_639                                |  32|   0|   32|          0|
    |c_i_0_2_reg_644                                |  32|   0|   32|          0|
    |c_i_1_1_reg_654                                |  32|   0|   32|          0|
    |c_i_1_2_reg_659                                |  32|   0|   32|          0|
    |c_i_1_reg_649                                  |  32|   0|   32|          0|
    |c_i_2_1_reg_669                                |  32|   0|   32|          0|
    |c_i_2_2_reg_674                                |  32|   0|   32|          0|
    |c_i_2_reg_664                                  |  32|   0|   32|          0|
    |c_i_reg_634                                    |  32|   0|   32|          0|
    |grp_matrix_multiply_top_1_fu_482_ap_start_reg  |   1|   0|    1|          0|
    |reg_488                                        |  32|   0|   32|          0|
    |reg_493                                        |  32|   0|   32|          0|
    |reg_498                                        |  32|   0|   32|          0|
    |reg_503                                        |  32|   0|   32|          0|
    +-----------------------------------------------+----+----+-----+-----------+
    |Total                                          | 470|   0|  470|          0|
    +-----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+---------------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+------------+-----+-----+------------+---------------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs | matrix_multiply_top | return value |
|ap_rst      |  in |    1| ap_ctrl_hs | matrix_multiply_top | return value |
|ap_start    |  in |    1| ap_ctrl_hs | matrix_multiply_top | return value |
|ap_done     | out |    1| ap_ctrl_hs | matrix_multiply_top | return value |
|ap_idle     | out |    1| ap_ctrl_hs | matrix_multiply_top | return value |
|ap_ready    | out |    1| ap_ctrl_hs | matrix_multiply_top | return value |
|A_address0  | out |    4|  ap_memory |          A          |     array    |
|A_ce0       | out |    1|  ap_memory |          A          |     array    |
|A_q0        |  in |   32|  ap_memory |          A          |     array    |
|A_address1  | out |    4|  ap_memory |          A          |     array    |
|A_ce1       | out |    1|  ap_memory |          A          |     array    |
|A_q1        |  in |   32|  ap_memory |          A          |     array    |
|B_address0  | out |    4|  ap_memory |          B          |     array    |
|B_ce0       | out |    1|  ap_memory |          B          |     array    |
|B_q0        |  in |   32|  ap_memory |          B          |     array    |
|B_address1  | out |    4|  ap_memory |          B          |     array    |
|B_ce1       | out |    1|  ap_memory |          B          |     array    |
|B_q1        |  in |   32|  ap_memory |          B          |     array    |
|C_address0  | out |    4|  ap_memory |          C          |     array    |
|C_ce0       | out |    1|  ap_memory |          C          |     array    |
|C_we0       | out |    1|  ap_memory |          C          |     array    |
|C_d0        | out |   32|  ap_memory |          C          |     array    |
|C_address1  | out |    4|  ap_memory |          C          |     array    |
|C_ce1       | out |    1|  ap_memory |          C          |     array    |
|C_we1       | out |    1|  ap_memory |          C          |     array    |
|C_d1        | out |   32|  ap_memory |          C          |     array    |
+------------+-----+-----+------------+---------------------+--------------+

