design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GLB_RT_ADJUSTMENT,STD_CELL_LIBRARY,CELL_PAD,DIODE_INSERTION_STRATEGY
/root/hellochip/openlane/arbitor,bus_arbiter,22_09_12_23_50,flow completed,0h3m18s0ms,0h1m16s0ms,-2.0,0.09,-1,2.33,1077.32,-1,0,0,0,0,0,0,0,-1,0,-1,-1,61506,3642,0.0,0.0,0.0,0.0,-1,0.0,0.0,0.0,0.0,-1,58227741.0,0.0,27.41,12.37,1.95,0.0,-1,55,354,30,329,0,0,0,102,1,3,0,2,13,0,0,70,148,77,6,94,1102,0,1196,75528.23040000001,0.00011,6.4e-05,3.42e-06,0.000135,8.19e-05,7.17e-09,0.000154,9.71e-05,7.87e-09,2.46,11.0,90.9090909090909,10,AREA 0,5,50,1,147.24,32.06,0.55,0.3,sky130_fd_sc_hd,4,3
