[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of LMK04828BISQ/NOPB production of TEXAS INSTRUMENTS from the text:Product\nFolder\nOrder\nNow\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.LMK04821 ,LMK04826 ,LMK04828\nSNAS605AS –MARCH 2013 –REVISED MAY 2020\nLMK0482x UltraLow-Noise JESD204B Compliant\nClock JitterCleaner WithDualLoopPLLs\n11Features\n1•JEDEC JESD204B Support\n•Ultra-Low RMS Jitter\n–88fsRMS Jitter (12kHzto20MHz)\n–91fsRMS Jitter (100 Hzto20MHz)\n––162.5 dBc/Hz Noise Floor at245.76 MHz\n•Upto14Differential Device Clocks from PLL2\n–Upto7SYSREF Clocks\n–Maximum Clock Output Frequency 3.1GHz\n–LVPECL, LVDS, HSDS, LCPECL\nProgrammable Outputs from PLL2\n•Upto1Buffered VCXO/Crystal Output from PLL1\n–LVPECL, LVDS, 2xLVCMOS Programmable\n•Dual Loop PLLatinum ™PLL Architecture\n•PLL1\n–Upto3Redundant Input Clocks\n–Automatic andManual Switch-Over Modes\n–Hitless Switching andLOS\n–Integrated Low-Noise Crystal Oscillator Circuit\n–Holdover Mode When Input Clocks areLost\n•PLL2\n–Normalized [1Hz]PLL Noise Floor of\n–227dBc/Hz\n–Phase Detector Rate upto155MHz\n–OSCin Frequency-Doubler\n–Two Integrated Low-Noise VCOs\n•50% Duty Cycle Output Divides, 1to32\n(even andodd)\n•Precision Digital Delay, Dynamically Adjustable\n•25-ps Step Analog Delay\n•Multi-Mode: Dual PLL, Single PLL, andClock\nDistribution\n•Industrial Temperature Range: –40to85°C\n•Supports 105°CPCB Temperature (Measured at\nThermal Pad)\n•3.15-V to3.45-V Operation\n•Package: 64-Pin QFN (9.0mm×9.0mm×0.8\nmm)2Applications\n•Wireless Infrastructure\n•Data Converter Clocking\n•Networking, SONET/SDH, DSLAM\n•Medical /Video /Military /Aerospace\n•Test andMeasurement\n3Description\nThe LMK0482x family isthe industry \'shighest\nperformance clock conditioner with JEDEC\nJESD204B support.\nThe 14clock outputs from PLL2 canbeconfigured to\ndrive seven JESD204B converters orother logic\ndevices, using device and SYSREF clocks. SYSREF\ncanbeprovided using both DCandACcoupling. Not\nlimited toJESD204B applications, each ofthe14\noutputs can beindividually configured ashigh-\nperformance outputs fortraditional clocking systems.\nThe high performance, combined with features such\nasthe ability totrade offbetween power or\nperformance, dual VCOs, dynamic digital delay,\nholdover, and glitchless analog delay, make the\nLMK0482x family ideal forproviding flexible high-\nperformance clocking trees.\nDevice Information(1)\nPART\nNUMBERVCO0\nFREQUENCYVCO1 FREQUENCY\nLMK04821 1930 to2075 MHz2920 to3080 MHz\nVCO1 Div=÷2to÷8\n(÷2=1460 to1540 MHz)\nLMK04826 1840 to1970 MHz 2440 to2505 MHz\nLMK04828 2370 to2630 MHz 2920 to3080 MHz\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedatasheet.\nSimplified Schematic\n2LMK04821 ,LMK04826 ,LMK04828\nSNAS605AS –MARCH 2013 –REVISED MAY 2020 www.ti.com\nProduct Folder Links: LMK04821 LMK04826 LMK04828Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments IncorporatedTable ofContents\n1Features .................................................................. 1\n2Applications ........................................................... 1\n3Description ............................................................. 1\n4Revision History ..................................................... 2\n5Device Comparison Table ..................................... 7\n5.1 Device Configuration Information .............................. 7\n6PinConfiguration andFunctions ......................... 8\n7Specifications ....................................................... 11\n7.1 Absolute Maximum Ratings .................................... 11\n7.2 ESD Ratings ............................................................ 11\n7.3 Recommended Operating Conditions ..................... 11\n7.4 Thermal Information ................................................ 11\n7.5 Electrical Characteristics ......................................... 12\n7.6 SPIInterface Timing ............................................... 25\n7.7 Typical Characteristics –Clock Output AC\nCharacteristics ......................................................... 26\n8Parameter Measurement Information ................ 28\n8.1 Charge Pump Current Specification Definitions...... 28\n8.2 Differential Voltage Measurement Terminology .....29\n9Detailed Description ............................................ 30\n9.1 Overview ................................................................. 30\n9.2 Functional Block Diagram ....................................... 35\n9.3 Feature Description ................................................. 39\n9.4 Device Functional Modes ........................................ 50\n9.5 Programming ........................................................... 569.6 Register Maps ........................................................ 57\n9.7 Device Register Descriptions .................................. 61\n10Applications andImplementation .................... 102\n10.1 Application Information ........................................ 102\n10.2 Digital Lock Detect Frequency Accuracy ............ 102\n10.3 Driving CLKin andOSCin Inputs......................... 103\n10.4 Output Termination andBiasing ......................... 105\n10.5 Typical Applications ............................................ 107\n10.6 System Examples .............................................. 110\n10.7 Do\'sandDon\'ts................................................... 113\n11Power Supply Recommendations ................... 114\n11.1 PinConnection Recommendations ..................... 114\n11.2 Current Consumption /Power Dissipation\nCalculations ............................................................ 116\n12Layout ................................................................. 117\n12.1 Layout Guidelines ............................................... 117\n12.2 Layout Example .................................................. 118\n13Device andDocumentation Support ............... 119\n13.1 Device Support .................................................. 119\n13.2 Related Links ...................................................... 119\n13.3 Trademarks ......................................................... 119\n13.4 Electrostatic Discharge Caution .......................... 119\n13.5 Glossary .............................................................. 119\n14Mechanical, Packaging, andOrderable\nInformation ......................................................... 119\n4Revision History\nChanges from Revision AR(December 2015) toRevision AS Page\n•Deleted references to"LMK0482xB "andreplaced with device names ................................................................................. 1\n•Updated PinConfiguration andFunctions table with expanded descriptions ........................................................................ 8\n•Changed mVpp to|mV| for10-mA HSDS VODinElectrical Characteristics ......................................................................... 22\n•Added requirements forOSCout LVPECL emitter resistors toDetailed Description ........................................................... 30\n•Changed Overview toprovide more detail. .......................................................................................................................... 30\n•Changed Three PLL1 Redundant Reference Inputs toprovide more detail. ....................................................................... 31\n•Changed Frequency Holdover wording foradded clarity. .................................................................................................... 31\n•Moved VCO1 Divider (LMK04821 only) towithin Internal VCOs ......................................................................................... 31\n•Changed allinstances of\'0-delay \'to\'zero-delay \'andadded reference toMulti-Clock Synchronization appnote. ............ 33\n•Changed Figure 10andFigure 11toshow OSCout_MUX ,SYNC/SYSREF detail, andcolor. ........................................... 35\n•Changed Figure 13toshow distribution path reclocking, other FB_MUX targets. .............................................................. 38\n•Added SYSREF_DDLY_PD andDCLKoutX_DDLY_PD conditions foradded power savings inSYNC/SYSREF .............. 39\n•Added reference toRecommended Programming Sequence .............................................................................................. 40\n•Changed _CNTH/_CNTL register values to0,representing delay value of16,inTable 3................................................ 43\n•Added timing alignment figure, alignment equations toSYSREF toDevice Clock Alignment ............................................ 45\n•Added LOS register requirements toInput Clock Switching -Automatic Mode ................................................................... 47\n•Merged redundant paragraph intoDigital Lock Detect ........................................................................................................ 47\n•Added note clarifying PLL1 phase detector frequency effect onPLL1_WND_SIZE inDigital Lock Detect ......................... 47\n•Added holdover entry conditions andclarifications inHoldover ........................................................................................... 48\n•Added Single-Loop Mode ,Single-Loop Mode With External VCO ,Distribution Mode toDevice Functional Modes .......... 50\n3LMK04821 ,LMK04826 ,LMK04828\nwww.ti.com SNAS605AS –MARCH 2013 –REVISED MAY 2020\nProduct Folder Links: LMK04821 LMK04826 LMK04828Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments IncorporatedRevision History (continued)\n•Added RESET PintoRecommended Programming Sequence ........................................................................................... 56\n•Changed CLKoutX_Y_ODL, CLKoutX_Y_IDL, DCLKoutX_DIV descriptions toaddmore detail. ....................................... 63\n•Changed DCLKoutX_ADLY description inDCLKoutX_ADLY, DCLKoutX_ADLY_MUX, DCLKout_MUX ........................... 64\n•Changed SDCLKoutY_ADLY description inSDCLKoutY_ADLY_EN, SDCLKoutY_ADLY ................................................. 65\n•Added OSCout LVPECL format instructions inVCO_MUX, OSCout_MUX, OSCout_FMT ................................................ 68\n•Changed SYSREF_CLR description inSYSREF_CLR, SYNC_1SHOT_EN, SYNC_POL, SYNC_EN,\nSYNC_PLL2_DLD, SYNC_PLL1_DLD, SYNC_MODE toaddmore detail. ......................................................................... 74\n•Added time alongside frequency forLOS_TIMEOUT inTable 45....................................................................................... 80\n•Changed LOS_EN description toclarify requirements inTable 45...................................................................................... 80\n•Changed Table 53,Table 55,Table 56register textfrom "Ncounter "to"Rdivider ".......................................................... 84\n•Changed Table 57maximum field value tomatch register size. .......................................................................................... 85\n•Changed Table 75headers from Resistance toCapacitance ........................................................................................... 96\n•Changed Application Information toreference current TItools. ......................................................................................... 102\n•Changed allimages inDriving CLKin andOSCin Inputs toinclude OSCin. ..................................................................... 103\n•Changed CLKinX_BUF_TYPE toCLKinX_TYPE inDriving CLKin andOSCin Pins With aSingle-Ended Source .......... 104\n•Added Output Termination andBiasing section. ................................................................................................................ 105\n•Changed Typical Applications toreference up-to-date tools. ............................................................................................. 107\n•Added System Examples .................................................................................................................................................. 110\n•Added OSCout, LVDS/HSDS, andRESET pinrecommendations toDo\'sandDon\'ts...................................................... 113\n•Added PinConnection Recommendations ........................................................................................................................ 114\n•Deleted empty column inTable 87andredirected toTICS Procurrent calculator. ........................................................... 116\n•Changed tools listed inDevice Support ............................................................................................................................ 119\nChanges from Revision AQ(August 2014) toRevision AR Page\n•Added Support for105°Cthermal padtemperature. .............................................................................................................. 1\n•Changed from I/OtoIforpin6inPinFunctions table. ......................................................................................................... 8\n•Deleted programmable status pininDescription column forpin6inPinFunctions table. .................................................... 8\n•Changed from Noconnection toDonotconnect forpins 7,8,9inPinFunctions table. ..................................................... 9\n•Changed toReference Clock Input Port 1forPLL1forPins 34,35inPinFunctions. ........................................................ 9\n•Added Reference Clock Input Port 2forPLL1 forpins 40,41inPinFunctions. ................................................................ 10\n•Added ESD Ratings .............................................................................................................................................................. 11\n•Added PCB temperature inRecommended Operating Conditions. ..................................................................................... 11\n•Added Digital Input Timing inElectrical Characteristics. ..................................................................................................... 24\n•Changed Detailed block diagrams forLMK04821 andLMK04826/8. ................................................................................. 35\n•Added 6toDCLKout0 sequence and7toSDCLKout1 sequence inFigure 12................................................................... 37\n•Added 6toDCLKout0 sequence and7toSDCLKout1 sequence inFigure 13................................................................... 38\n•Added Foreach SDCLKoutY being used inSYNC/SYSREF ............................................................................................... 39\n•Deleted "SDCLKoutY_PD asrequired peroutput. "inTable 1............................................................................................ 39\n•Added footnote starting SDCLKoutY_PD =0as... inTable 1............................................................................................. 39\n•Added SDCLKout1_PD =0,SDCLKout3_PD =0inSetup ofSYSREF Example ............................................................... 40\n•Changed DLD_HOLD_CNT toHOLDOVER_DLD_CNT inHoldover Mode -Automatic ExitofHoldover ......................... 49\n•Changed Recommended Programming Sequence. ............................................................................................................ 56\n•Added 0x171/0x172 toRegister Map. ................................................................................................................................. 60\n•Added LMK04821 register setting. ....................................................................................................................................... 62\n•Revised Register 0x143 table. .............................................................................................................................................. 74\n4LMK04821 ,LMK04826 ,LMK04828\nSNAS605AS –MARCH 2013 –REVISED MAY 2020 www.ti.com\nProduct Folder Links: LMK04821 LMK04826 LMK04828Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments Incorporated•Added fixed register setting for0x171 .................................................................................................................................. 75\n•Added fixed register setting for0x172 ................................................................................................................................. 75\n•Added LMK04821 register setting. ...................................................................................................................................... 98\n•Added LMK04821 register setting. ...................................................................................................................................... 99\n•Changed RB_PLL1_LD description. .................................................................................................................................... 99\n•Changed RB_PLL2_LD description. .................................................................................................................................... 99\nChanges from Revision AP(June 2013) toRevision AQ Page\n•Changed data sheet flow andlayout toconform with new TIstandards. Added, updated, orrenamed thefollowing\nsections: Device Information Table, Application andImplementation; Power Supply Recommendations; Layout;\nDevice andDocumentation Support; Mechanical, Packaging, andOrdering Information .................................................... 1\n•Added values forLMK04821 under "Features "section. ........................................................................................................ 1\n•Changed LMK04820 family toLMK0482x family. ................................................................................................................. 1\n•Added values forLMK04821 inDevice Configuration Information ......................................................................................... 7\n•Added holdover DAC topin36description inPinFunctions. ............................................................................................... 9\n•Changed Thermal Information header from LMK0482xB toLMK0482x. ............................................................................ 11\n•Changed CLKinX_BUF_TYPE toCLKinX_TYPE inElectrical Characteristics. ................................................................... 12\n•Added values forLMK04821 under Internal VCO Specifications inElectrical Characteristics. ........................................... 15\n•Added values forLMK04821 under Noise Floor inElectrical Characteristics. ..................................................................... 16\n•Added values forLMK04821 under CLKout Closed Loop Phase Noise Specifications aCommercial Quality VCXO\ninElectrical Characteristics. ................................................................................................................................................. 17\n•Added 245.76 MHz asfrequency forLMK04826B phase noise data L(f)CLKout forVCO0. .................................................. 18\n•Added 245.76 MHz asfrequency forLMK04826B phase noise data L(f)CLKout forVCO1. .................................................. 18\n•Added 245.76 MHz asfrequency forLMK04828B phase noise data L(f)CLKout forVCO0. .................................................. 18\n•Added 245.76 MHz asfrequency forLMK04828B phase noise data L(f)CLKout forVCO1. .................................................. 18\n•Added values forLMK04821 under CLKout Closed Loop Jitter Specifications aCommercial Quality VCXO. ................... 19\n•Added SDCLKoutY_HS =0fortsJESD204B inElectrical Characteristics ................................................................................ 21\n•Added Propagation Delay from CLKin0 toSDCLKoutY inElectrical Characteristics ........................................................... 21\n•Added footnote thatLMK04821 hasnoDCLKoutX orSDCLKoutY outputs onatpower up,only OSCout. ...................... 21\n•Changed VOHTEST CONDITIONS to=3or4andVOLTEST CONDITIONS to3,4,or6under DIGITAL OUTPUTS\n(CLKin_SELX, Status_LDX, andRESET/GPO) subheading inElectrical Characteristics ................................................... 23\n•Changed Digital Inputs (SCK, SDIO, CS*) IIHVIH=VCC minlinefrom 5µAto–5µA........................................................ 24\n•Added 4wire mode read back hassame timing asSDIO pin,R/W bit=0isforSPIwrite ,R/W bit=1isforSPI\nread,W1andW0shall bewritten as0................................................................................................................................ 25\n•Added LMK04821 phase noise graphs under Clock Output ACCharacteristics. ................................................................ 26\n•Added linktoAN-912 Application Report. ............................................................................................................................ 29\n•Changed from Glitchless HalfShift toGlitchless HalfStep. ................................................................................................. 33\n•Added LMK04821 detailed block diagram. ........................................................................................................................... 35\n•Changed block from SDCLKoutY_POL toDCLKoutX_POL inFigure 12............................................................................ 37\n•Added SYSREF_CLKin0_MUX block toFigure 13image. .................................................................................................. 38\n•Changed Figure 13toshow thatFB_MUX SYSREF input comes from SYSREF Divider, notSYSREF_MUX. ................. 38\n•Changed term pulsor topulser throughout. .......................................................................................................................... 39\n•Changed DCLKout0_1_DIV toDCLKout0_DIV; DCLKout2_3_DIV toDCLKout2_DIV; DCLKout4_5_DIV to\nDCLKout4_DIV. .................................................................................................................................................................... 40\n•Added DCLKout4_DIV =20................................................................................................................................................. 40\n•Added DCLKout0_DDLY_PD =0,DCLKout2_DDLY_PD =0,DCLKout4_DDLY_PD =0.................................................. 40\n•Changed texttoread, Setdevice clock andSYSREF divider digital delays: DCLKout0_DDLY_CNTH,\nDCLKout0_DDLY_CNTL, DCLKout2_DDLY_CNTH, DCLKout2_DDLY_CNTL, DCLKout4_DDLY_CNTH,\n5LMK04821 ,LMK04826 ,LMK04828\nwww.ti.com SNAS605AS –MARCH 2013 –REVISED MAY 2020\nProduct Folder Links: LMK04821 LMK04826 LMK04828Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments IncorporatedDCLKout4_DDLY_CNTL, SYSREF_DDLY ......................................................................................................................... 40\n•Added =1inSYSREF Request .......................................................................................................................................... 41\n•Changed step numbers indynamic delay andreferences tosteps tobecorrect, step 8was duplicated. ......................... 44\n•Added note LMK04821 includes VCO1 divider onVCO1 output. ........................................................................................ 50\n•Added note LMK04821 includes VCO1 divider onVCO1 output. ........................................................................................ 51\n•Added R/W bit=0isforSPIwrite. R/W bit=1isforSPIread. ......................................................................................... 56\n•Added Ifusing LMK04821, program register 0x174 inRecommended Programming Sequence. ..................................... 56\n•Added SYSREF_CLKin0_MUX andVCO1_DIV toregister map. ........................................................................................ 58\n•Added CLKin_OVERRIDE bittoregister map. .................................................................................................................... 59\n•Changed from halfshift tohalfstep...................................................................................................................................... 64\n•Changed definition ofSDCLKoutY_DDLY value of0from Reserved toBypass ................................................................. 64\n•Changed from Sets thepolarity ofSYSREF clocks toSets thepolarity ofclock onSDCLKoutY when device clock\noutput isselected withSDCLKoutY_MUX. ........................................................................................................................... 67\n•Changed Sets thepolarity ofthedevice clocks toSets thepolarity ofthedevice clocks from theDCLKoutX outputs. .....67\n•Added LMK04821 DCLKoutX_FMT power onreset values aspowerdown. ........................................................................ 67\n•Changed from SYSREF toSYSREF Divider inSource column ofRegister 0x13F. ........................................................... 71\n•Changed reserved toOffforCLKin1_OUT_MUX. .............................................................................................................. 76\n•Changed reserved toOffforCLKin0_OUT_MUX. .............................................................................................................. 76\n•Added CLKin_OVERRIDE bit............................................................................................................................................... 83\n•Added LMK04821 register 0x174 forVCO1_DIV. ................................................................................................................ 98\n•Deleted LMK04828 from Core line. ................................................................................................................................... 116\n•Added VCO1 Iccincluding VCO1 Divider forLMK04821. .................................................................................................. 116\n•Changed VCO1 Iccandpower dissipated forLMK04828B/26B from 6mAto13.5 mAand19.8 mW to44.55 mW. ......116\nChanges from Revision AO(March 2013) toRevision AP Page\n•Changed datasheet titlefrom LMK04828 toLMK0482xB ...................................................................................................... 1\n•Changed LMK04828 family toLMK04820 family. .................................................................................................................. 1\n•Changed image from LMK04828B toLMK0482xB. ............................................................................................................... 1\n•Added LMK04826 toDevice Configuration Information table. ............................................................................................... 7\n•Changed -increased LMK04828B VCO0 max frequency from 2600 MHz to2630 MHz. ..................................................... 7\n•Changed -expanded LMK04828B VCO1 frequency range from 2945 -3005 MHz to2920 MHz -3080 MHz..................... 7\n•Changed Thermal Information header from LMK04828B toLMK0482xB. ........................................................................... 11\n•Added LMK04826 VCO Range Specification ....................................................................................................................... 15\n•Changed -increased LMK04828B VCO0 max frequency from 2600 MHz to2630 MHz. ................................................... 15\n•Changed -expanded LMK04828B VCO1 frequency range from 2945 -3005 MHz to2920 MHz -3080 MHz................... 15\n•Added LMK04826 KVCOspecification. .................................................................................................................................. 15\n•Added clarification ofLMK04828 specification vsLMK04826 specification forKVCO........................................................... 15\n•Added LMK04826 noise floor data. ...................................................................................................................................... 16\n•Changed -clarified phase noise data section header. ......................................................................................................... 17\n•Added LMK04826 phase noise data. ................................................................................................................................... 18\n•Added LMK04826 jitter data. ................................................................................................................................................ 19\n•Added LMK04826 fCLKout-startup spec. ..................................................................................................................................... 21\n•Added clarification ofLMK04828 specification vs.LMK04826 specification forfCLKout-startup. ................................................ 21\n•Added LMK04826B Phase Noise Performance Graph forVCO0. ....................................................................................... 26\n•Added LMK04826B Phase Noise Performance Graph forVCO1. ....................................................................................... 26\n•Added Added PLL2 loop filter bandwidth andphase margin infotoplot. ............................................................................ 27\n6LMK04821 ,LMK04826 ,LMK04828\nSNAS605AS –MARCH 2013 –REVISED MAY 2020 www.ti.com\nProduct Folder Links: LMK04821 LMK04826 LMK04828Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments Incorporated•Changed LMK04828 toLMK0482xB inVCXO/Crystal Buffered Output. ............................................................................ 31\n•Changed LMK04828 toLMK0482xB inStatus Pins. ........................................................................................................... 33\n•Changed image from LMK04828 toLMK0482xB. ................................................................................................................ 50\n•Changed -corrected value ofPLL2_P selection tobe0tocorrespond with register programming definition. ................... 50\n•Changed image from LMK04828 toLMK0482xB. ................................................................................................................ 51\n•Changed image from LMK04828 toLMK0482xB. ................................................................................................................ 52\n•Added LMK04826 register setting. ....................................................................................................................................... 62\n•Added LMK04826 register setting. ....................................................................................................................................... 98\n•Added LMK04826 register setting. ....................................................................................................................................... 99\n7LMK04821 ,LMK04826 ,LMK04828\nwww.ti.com SNAS605AS –MARCH 2013 –REVISED MAY 2020\nProduct Folder Links: LMK04821 LMK04826 LMK04828Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments Incorporated(1) OSCout may also bethird clock input, CLKin2.5Device Comparison Table\n5.1 Device Configuration Information\nPART NUMBERREF-\nERENCE\nINPUTS(1)OSCout (BUFFERED\nOSCin Clock) LVDS/\nLVPECL/ LVCMOS(1)PLL2\nPROGRAMMABLE\nLVDS/LVPECL/HSDS\nOUTPUTSVCO0 FREQUENCY VCO1 FREQUENCY\nLMK04821 Upto3 Upto1 14 1930 to2075 MHzVCO1_DIV =÷2\n1460 to1540 MHz\nVCO1_DIV =÷3\n974to1026 MHz\nVCO1_DIV =÷4\n730to770MHz\nVCO1_DIV =÷5\n584to616MHz\nVCO1_DIV =÷6\n487to513MHz\nVCO1_DIV =÷7\n418to440MHz\nVCO1_DIV =÷8\n365to385MHz\nLMK04826 Upto3 Upto1 14 1840 to1970 MHz 2440 to2505 MHz\nLMK04828 Upto3 Upto1 14 2370 to2630 MHz 2920 to3080 MHz\nSDCLKout1\nSCK\nSDIOCS*NC\nNCNC\nVcc1_VCO\nLDObyp1\nLDObyp2\nStatus_LD1Vcc9_CP2\nVcc7_OSCoutVcc12_CG0\nCPout2Vcc10_PLL2DCLKout4*DCLKout4OSCinOSCin*CPout1Vcc8_OSCin\nCLKin0CLKin0*\nSDCLKout3*SDCLKout3\nVcc2_CG1DCLKout2\nDCLKout2*1\n2\n3\n4\n5\n6\n7\n8\n9\n10\n11\n12\n13\n14\n15\n16\n3231302928272625242322212019181748\n47\n46\n45\n44\n43\n42\n41\n40\n39\n38\n37\n36\n35\n34\n3349505152535455565758596061626364\nSDCLKout1*\nVcc11_CG3DCLKout10\nSYNC/SYSREF_REQ\nVcc6_PLL1\nCLKin1/Fin/FBCLKinCLKin1*/Fin*/FBCLKin*CLKin_SEL1\nDCLKout0\nDCLKout0*\nSDCLKout11* DCLKout10*SDCLKout11SDCLKout5\nSDCLKout5*OSCout*/CLKin2*\nOSCout/CLKin2SDCLKout13DCLKout12* SDCLKout13*DCLKout12\nSDCLKout7*SDCLKout7DCLKout6*DCLKout6\nSDCLKout9DCLKout8* SDCLKout9*DCLKout8Vcc4_CG2 Status_LD2\nRESET/GPO\nCLKin_SEL0Vcc3_SYSREFLLP-64\nTop down view\nDAP\nVcc5_DIG\nClock Group 1Clock Group 0\nClock Group 2Clock Group 3\n8LMK04821 ,LMK04826 ,LMK04828\nSNAS605AS –MARCH 2013 –REVISED MAY 2020 www.ti.com\nProduct Folder Links: LMK04821 LMK04826 LMK04828Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments Incorporated(1) Thedefinitions below define theI/Otype foreach pin.\n(a)I=Input\n(b)O=Output\n(c)I/O=Input /Output (Configurable)\n(d)P=Power Supply\n(e)BP=Bypass (LDO output)\n(f)G=Ground\n(g)NC=NoConnect\n(2) SeePinConnection Recommendations forrecommended connections.6PinConfiguration andFunctions\nNKD Package\n64-Pin WQFN\nTop View\nPinFunctions\nPIN\nI/O(1)DESCRIPTION(2)\nNO. NAME\n1 DCLKout0\nODevice clock output 0.Differential clock output. Part ofclock group 0.Tominimize noise, keep alloutputs intheclock\ngroup atthesame frequency, oratfrequencies without spurious interference. Ifunused, setoutput format buffer to\npowerdown andleave pins floating. 2 DCLKout0*\n3 SDCLKout1\nOSYSREF /Device clock output 1.Differential clock output. Part ofclock group 0.Tominimize noise, keep alloutputs in\ntheclock group atthesame frequency, oratfrequencies without spurious interference. Ifunused, setoutput format\nbuffer topowerdown andleave pins floating. 4 SDCLKout1*\n5 RESET/GPO I/ODevice reset input orGPO. Ifused asareset input, pinpolarity andnominal 160-kΩpull-up orpull-down arecontrolled\nbyregister settings. Ifused asanoutput, canbesettopush-pull oropen-drain.\n6 SYNC/SYSREF_REQ ISynchronization input. .Can beused toreset dividers, trigger theSYSREF pulser, orrequest continuous SYSREF from\ntheSYSREF divider. Pinpolarity iscontrolled byregister settings. Nominal 160-kΩpulldown.\n9LMK04821 ,LMK04826 ,LMK04828\nwww.ti.com SNAS605AS –MARCH 2013 –REVISED MAY 2020\nProduct Folder Links: LMK04821 LMK04826 LMK04828Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments IncorporatedPinFunctions (continued)\nPIN\nI/O(1)DESCRIPTION(2)\nNO. NAME\n7, - NC\nDonotconnect. These pins must beleftfloating. 8 - NC\n9 - NC\n10 Vcc1_VCO PPower supply forVCO LDO. Decoupling capacitance requirements may change with system frequency. See Pin\nConnection Recommendations forrecommendations.\n11 LDObyp1 BP LDO bypass. This pinmust bebypassed toground with 10-µFcapacitor placed close tothepin.\n12 LDObyp2 BP LDO bypass.This pinmust bebypassed toground with a0.1-µFcapacitor placed close tothepin.\n13, SDCLKout3\nOSYSREF /Device clock output 3.Differential clock output. Part ofclock group 1.Tominimize noise, keep alloutputs in\ntheclock group atthesame frequency, oratfrequencies without spurious interference. Ifunused, setoutput format\nbuffer topowerdown andleave pins floating. 14 SDCLKout3*\n15 DCLKout2\nODevice clock output 2.Differential clock output. Part ofclock group 1.Tominimize noise, keep alloutputs intheclock\ngroup atthesame frequency, oratfrequencies without spurious interference. Ifunused, setoutput format buffer to\npowerdown andleave pins floating. 16 DCLKout2*\n17 Vcc2_CG1 PPower supply forclock outputs 2and3.Decoupling capacitance requirements may change with system frequency. See\nPinConnection Recommendations forrecommendations.\n18 CS* I SPIChip select. Active-low input. Must bepulled upexternally oractively driven high when notinuse.\n19 SCK I SPIclock. Active-high input. Nominal 160-kΩpulldown.\n20 SDIO I/OSPIdata. This pincanimplement bidirectional I/O.Asanoutput, thispincanbeconfigured foropen-drain orpush-pull.\nOpen-drain output requires external pull-up. Register settings candisable theoutput feature ofthispin.Other GPIO pins\ncanalso beconfigured asSPIMISO (master-in slave-out) fortraditional 4-wire SPI.\n21 Vcc3_SYSREF PPower supply forSYSREF divider andSYNC. Decoupling capacitance requirements may change with system\nfrequency. See PinConnection Recommendations forrecommendations.\n22 SDCLKout5\nOSYSREF /Device clock output 5.Differential clock output. Part ofclock group 2.Tominimize noise, keep alloutputs in\ntheclock group atthesame frequency, oratfrequencies without spurious interference. Ifunused, setoutput format\nbuffer topowerdown andleave pins floating. 23 SDCLKout5*\n24 DCLKout4\nODevice clock output 4.Differential clock output. Part ofclock group 2.Tominimize noise, keep alloutputs intheclock\ngroup atthesame frequency, oratfrequencies without spurious interference. Ifunused, setoutput format buffer to\npowerdown andleave pins floating. 25 DCLKout4*\n26 Vcc4_CG2Power supply forclock outputs 4,5,6,and7.Decoupling capacitance requirements may change with system frequency.\nSee PinConnection Recommendations forrecommendations.\n27 DCLKout6\nODevice clock output 6.Differential clock output. Part ofclock group 2.Tominimize noise, keep alloutputs intheclock\ngroup atthesame frequency, oratfrequencies without spurious interference. Ifunused, setoutput format buffer to\npowerdown andleave pins floating. 28 DCLKout6*\n29 SDCLKout7\nOSYSREF /Device clock output 7.Differential clock output. Part ofclock group 2.Tominimize noise, keep alloutputs in\ntheclock group atthesame frequency, oratfrequencies without spurious interference. Ifunused, setoutput format\nbuffer topowerdown andleave pins floating. 30 SDCLKout7*\n31 Status_LD1 I/OProgrammable status pin.Bydefault, thispinisconfigured asanactive-high output representing thestate ofPLL1 lock\ndetect. Other status conditions andoutput polarity areregister-selectable. This pincanbeconfigured foropen-drain or\npush-pull output.\n32 CPout1 OCharge pump 1output. This pinisconnected totheexternal loop filter components forPLL1, andtotheVCXO control\nvoltage pin.\n33 Vcc5_DIG PPower supply fordigital circuitry, such asSPIbusandGPIO pins. Decoupling capacitance requirements may change\nwith system frequency. See PinConnection Recommendations forrecommendations.\n34CLKin1 I(Default) Reference clock input port1forPLL1. Can beconfigured forDCorACcoupling. Accepts single-ended or\ndifferential clocks. Ifunused insingle-ended configuration, connect toGND with a0.1-µFcapacitor. Leave floating if\nboth pins areunused. See Driving CLKin andOSCin Inputs forsingle-ended termination information.\nFBCLKin IFeedback input forexternal clock feedback input (zero –delay mode). Can beconfigured forDCorACcoupling. Accepts\nsingle-ended ordifferential clocks. Ifunused insingle-ended configuration, connect toGND with a0.1-µFcapacitor.\nLeave floating ifboth pins areunused. See Driving CLKin andOSCin Inputs forsingle-ended termination information.\nFin IExternal VCO input (external VCO mode) orClock Distribution input (distribution mode). Can beconfigured forDCor\nACcoupling. Accepts single-ended ordifferential clocks. Ifunused insingle-ended configuration, connect toGND with a\n0.1-µFcapacitor. Leave floating ifboth pins areunused. See Driving CLKin andOSCin Inputs forsingle-ended\ntermination information.\n35CLKin1* I(Default) Reference clock input port1forPLL1. Can beconfigured forDCorACcoupling. Accepts single-ended or\ndifferential clocks. Ifunused insingle-ended configuration, connect toGND with a0.1-µFcapacitor. Leave floating if\nboth pins areunused. See Driving CLKin andOSCin Inputs forsingle-ended termination information.\nFBCLKin* IFeedback input forexternal clock feedback input (zero-delay mode). Can beconfigured forDCorACcoupling. Accepts\nsingle-ended ordifferential clocks. Ifunused insingle-ended configuration, connect toGND with a0.1-µFcapacitor.\nLeave floating ifboth pins areunused. See Driving CLKin andOSCin Inputs forsingle-ended termination information.\nFin* IExternal VCO input (external VCO mode) orClock Distribution input (distribution mode). Can beconfigured forDCor\nACcoupling. Accepts single-ended ordifferential clocks. Ifunused insingle-ended configuration, connect toGND with a\n0.1-µFcapacitor. Leave floating ifboth pins areunused. See Driving CLKin andOSCin Inputs forsingle-ended\ntermination information.\n36 Vcc6_PLL1 PPower supply forPLL1, charge pump 1,holdover DAC. Decoupling capacitance requirements may change with system\nfrequency. See PinConnection Recommendations forrecommendations.\n37 CLKin0\nIReference clock input port0forPLL1. Can also beused asasynchronization input forSYNC/SYSREF. Can be\nconfigured forDCorACcoupling. Accepts single-ended ordifferential clocks. Ifunused insingle-ended configuration,\nconnect toGND with a0.1-µFcapacitor. Leave floating ifboth pins areunused. See Driving CLKin andOSCin Inputs for\nsingle-ended termination information.38 CLKin0*\n10LMK04821 ,LMK04826 ,LMK04828\nSNAS605AS –MARCH 2013 –REVISED MAY 2020 www.ti.com\nProduct Folder Links: LMK04821 LMK04826 LMK04828Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments IncorporatedPinFunctions (continued)\nPIN\nI/O(1)DESCRIPTION(2)\nNO. NAME\n39 Vcc7_OSCout PPower supply forOSCout portandCLKin2. Decoupling capacitance requirements may change with system frequency.\nSee PinConnection Recommendations forrecommendations.\n40OSCout\nI/O(Default) Buffered output ofOSCin port. Defaults toLVPECL. InLVPECL output format, thispinonly supports 240-Ω\nemitter resistors. Ifunused, setoutput format buffer topowerdown andleave pins floating.\nCLKin2Reference clock input port2forPLL1. Can beconfigured forDCorACcoupling. Accepts single-ended ordifferential\nclocks. Ifunused insingle-ended configuration, connect toGND with a0.1-µFcapacitor. Leave floating ifboth pins are\nunused. See Driving CLKin andOSCin Inputs forsingle-ended termination information. Registers must beconfigured to\nsetthispinasaninput.\n41OSCout*\nI/O(Default) Buffered output ofOSCin port. Defaults toLVPECL. InLVPECL output format, thispinonly supports 240-Ω\nemitter resistors. Ifunused, setoutput format buffer topowerdown andleave pins floating.\nCLKin2*Reference clock input port2forPLL1. Can beconfigured forDCorACcoupling. Accepts single-ended ordifferential\nclocks. Ifunused insingle-ended configuration, connect toGND with a0.1-µFcapacitor. Leave floating ifboth pins are\nunused. See Driving CLKin andOSCin Inputs forsingle-ended termination information. Registers must beconfigured to\nsetthispinasaninput.\n42 Vcc8_OSCin PPower supply forOSCin. Decoupling capacitance requirements may change with system frequency. See PinConnection\nRecommendations forrecommendations.\n43 OSCin\nIFeedback toPLL1, reference input toPLL2. Inputs tothispinshould beAC-coupled. Accepts single-ended ordifferential\nclocks. Ifunused insingle-ended configuration, connect toGND with a0.1-µFcapacitor. Leave floating ifboth pins are\nunused. See Driving CLKin andOSCin Inputs forsingle-ended termination information. 44 OSCin*\n45 Vcc9_CP2 PPower supply forPLL2 charge pump. Decoupling capacitance requirements may change with system frequency. See\nPinConnection Recommendations forrecommendations.\n46 CPout2 OCharge pump 2output. This pinisconnected totheexternal components ofthePLL2 loop filter. Ifanexternal VCO is\nused, thispinisalso connected totheexternal VCO control voltage pin.Donotroute thispinnear noisy signals.\n47 Vcc10_PLL2 PPower supply forPLL2. Decoupling capacitance requirements may change with system frequency. See PinConnection\nRecommendations forrecommendations.\n48 Status_LD2 I/OProgrammable status pin.Bydefault, thispinisconfigured asanactive-high output representing thestate ofPLL2 lock\ndetect. Other status conditions andoutput polarity areregister-selectable. This pincanbeconfigured foropen-drain or\npush-pull output.\n49 SDCLKout9\nOSYSREF /Device clock 9.Differential clock output. Part ofclock group 3.Tominimize noise, keep alloutputs inthe\nclock group atthesame frequency, oratfrequencies without spurious interference. Ifunused, setoutput format buffer to\npowerdown andleave pins floating. 50 SDCLKout9*\n51 DCLKout8\nODevice clock output 8.Differential clock output. Part ofclock group 3.Tominimize noise, keep alloutputs intheclock\ngroup atthesame frequency, oratfrequencies without spurious interference. Ifunused, setoutput format buffer to\npowerdown andleave pins floating. 52 DCLKout8*\n53 Vcc11_CG3 PPower supply forclock outputs 8,9,10,and11.Decoupling capacitance requirements may change with system\nfrequency. See PinConnection Recommendations forrecommendations.\n54 DCLKout10\nODevice clock output 10.Differential clock output. Part ofclock group 3.Tominimize noise, keep alloutputs intheclock\ngroup atthesame frequency, oratfrequencies without spurious interference. Ifunused, setoutput format buffer to\npowerdown andleave pins floating. 55 DCLKout10*\n56 SDCLKout11\nOSYSREF /Device clock output 11.Differential clock output. Part ofclock group 3.Tominimize noise, keep alloutputs in\ntheclock group atthesame frequency, oratfrequencies without spurious interference. Ifunused, setoutput format\nbuffer topowerdown andleave pins floating. 57 SDCLKout11*\n58 CLKin_SEL0 I/OProgrammable status pin.Bydefault thispinisprogrammed asanactive-high input with nominal 160-kΩpulldown that\nselects which CLKin isused asthereference toPLL1 inpin-select mode. Ifused asaninput, pinpolarity andnominal\n160-kΩpull-up orpull-down arecontrolled byregister settings. Ifused asanoutput, canbesettopush-pull oropen-\ndrain.\n59 CLKin_SEL1 I/OProgrammable status pin.Bydefault thispinisprogrammed asanactive-high input with nominal 160-kΩpulldown that\nselects which CLKin isused asthereference toPLL1 inpin-select mode. Ifused asaninput, pinpolarity andnominal\n160-kΩpull-up orpull-down arecontrolled byregister settings. Ifused asanoutput, canbesettopush-pull oropen-\ndrain.\n60 SDCLKout13\nOSYSREF /Device clock output 13.Differential clock output. Part ofclock group 0.Tominimize noise, keep alloutputs in\ntheclock group atthesame frequency, oratfrequencies without spurious interference. Ifunused, setoutput format\nbuffer topowerdown andleave pins floating. 61 SDCLKout13*\n62 DCLKout12\nODevice clock output 12.Differential clock output. Part ofclock group 0.Tominimize noise, keep alloutputs intheclock\ngroup atthesame frequency, oratfrequencies without spurious interference. Ifunused, setoutput format buffer to\npowerdown andleave pins floating. 63 DCLKout12*\n64 Vcc12_CG0 PPower supply forclock outputs 0,1,12,and13.Decoupling capacitance requirements may change with system\nfrequency. See PinConnection Recommendations forrecommendations.\n- DAP GDieattach pad. Connect directly toGND plane through multiple vias tominimize resistive andinductive effects andto\nachieve good thermal performance. Allpower supply pins arereferred totheDAP ground.\n11LMK04821 ,LMK04826 ,LMK04828\nwww.ti.com SNAS605AS –MARCH 2013 –REVISED MAY 2020\nProduct Folder Links: LMK04821 LMK04826 LMK04828Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments Incorporated(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, which donotimply functional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended\nOperating Conditions .Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.\n(2) Never toexceed 3.6V.7Specifications\n7.1 Absolute Maximum Ratings\nover operating free-air temperature range (unless otherwise noted)(1)\nMIN MAX UNIT\nVCC Supply voltage(2)–0.3 3.6 V\nVIN Input voltage –0.3(VCC+\n0.3)V\nTL Lead temperature (solder 4seconds) 260 °C\nTJ Junction temperature 150 °C\nIINDifferential input current (CLKinX/X*,\nOSCin/OSCin*, FBCLKin/FBCLKin*, Fin/Fin*)±5 mA\nMSL Moisture sensitivity level 3\nTstg Storage temperature –65 150 °C\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process. Manufacturing with\nless than 500-V HBM ispossible with thenecessary precautions. Pins listed as±2000 Vmay actually have higher performance.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process. Manufacturing with\nless than 250-V CDM ispossible with thenecessary precautions. Pins listed as±250Vmay actually have higher performance.7.2 ESD Ratings\nVALUE UNIT\nV(ESD) Electrostatic dischargeHuman-body model (HBM), perANSI/ESDA/JEDEC JS-001(1)±2000\nVMachine Model (MM) ±150\nCharged-device model (CDM), perJEDEC specification JESD22-\nC101(2) ±250\n7.3 Recommended Operating Conditions\nover operating free-air temperature range (unless otherwise noted)\nMIN TYP MAX UNIT\nTJ Junction temperature 125 °C\nTA Ambient temperature –40 25 85 °C\nTPCB PCB temperature (measured atthermal pad) 105 °C\nVCC Supply voltage 3.15 3.3 3.45 V\n(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport (SPRA953 ).\n(2) Thejunction-to-ambient thermal resistance under natural convection isobtained inasimulation onaJEDEC-standard, High-K board, as\nspecified inJESD51-7, inanenvironment described inJESD51-2a.\n(3) Thejunction-to-case(top) thermal resistance isobtained bysimulating acold plate testonthepackage top.Nospecific JEDEC-standard\ntestexists, butaclose description canbefound intheANSI SEMI standard G30-88.\n(4) Thejunction-to-board thermal resistance isobtained bysimulating inanenvironment with aringcold plate fixture tocontrol thePCB\ntemperature, asdescribed inJESD51-8.7.4 Thermal Information\nTHERMAL METRIC(1)LMK0482x\nUNIT NKD (WQFN)\n64PINS\nRθJA Junction-to-ambient thermal resistance(2)24.3 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance(3)6.1 °C/W\nRθJB Junction-to-board thermal resistance(4)3.5 °C/W\n12LMK04821 ,LMK04826 ,LMK04828\nSNAS605AS –MARCH 2013 –REVISED MAY 2020 www.ti.com\nProduct Folder Links: LMK04821 LMK04826 LMK04828Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments IncorporatedThermal Information (continued)\nTHERMAL METRIC(1)LMK0482x\nUNIT NKD (WQFN)\n64PINS\n(5) Thejunction-to-top characterization parameter, ΨJT,estimates thejunction temperature ofadevice inarealsystem andisextracted\nfrom thesimulation data forobtaining RθJA,using aprocedure described inJESD51-2a (sections 6and7).\n(6) Thejunction-to-board characterization parameter, ΨJBestimates thejunction temperature ofadevice inarealsystem andisextracted\nfrom thesimulation data forobtaining RθJA,using aprocedure described inJESD51-2a (sections 6and7).\n(7) Thejunction-to-case(bottom) thermal resistance isobtained bysimulating acold plate testontheexposed (power) pad. Nospecific\nJEDEC standard testexists, butaclose description canbefound intheANSI SEMI standard G30-88.ψJT Junction-to-top characterization parameter(5)0.1 °C/W\nψJB Junction-to-board characterization parameter(6)3.5 °C/W\nRθJC(bot) Junction-to-case (bottom) thermal resistance(7)0.7 °C/W\n(1) See theapplications section ofPower Supply Recommendations forIccforspecific partconfiguration andhow tocalculate Iccfora\nspecific design.\n(2) Tomeet thejitter performance listed inthesubsequent sections ofthisdata sheet, theminimum recommended slew rateforallinput\nclocks is0.5V/ns. This isespecially trueforsingle-ended clocks. Phase-noise performance begins todegrade astheclock input slew\nrateisreduced. However, thedevice willfunction atslew rates down totheminimum listed. When compared tosingle-ended clocks,\ndifferential clocks (LVDS, LVPECL) areless susceptible todegradation inphase-noise performance atlower slew rates, duetotheir\ncommon-mode noise rejection. However, TIalso recommends using thehighest possible slew ratefordifferential clocks toachieve\noptimal phase-noise performance atthedevice outputs.\n(3) SeeDifferential Voltage Measurement Terminology fordefinition ofVIDandVODvoltages.\n(4) Assured bycharacterization. ATE tested at2949.12 MHz.7.5 Electrical Characteristics\n(3.15 V<VCC<3.45 V,–40°C<TA<85°CandTPCB≤105°C.Typical values atVCC=3.3V,TA=25°C,atthe\nRecommended Operating Conditions andarenotassured.)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nCURRENT CONSUMPTION\nICC_PD Power down supply current 1 3 mA\nICC_CLKS Supply current(1) 14HSDS 8-mA clocks enabled\nPLL1 andPLL2 locked.565 665 mA\nCLKin0/0*, CLKin1/1*, andCLKin2/2* INPUT CLOCK SPECIFICATIONS\nfCLKin Clock input frequency 0.001 750 MHz\nSLEW CLKin Clock input slew rate(2)20% to80% 0.15 0.5 V/ns\nVIDCLKin Clock input\nDifferential input voltage(3)\nFigure 8ACcoupled0.125 1.55 |V|\nVSSCLKin 0.25 3.1 Vpp\nVCLKinClock input\nSingle-ended input voltageACcoupled toCLKinX;\nCLKinX* ACcoupled toground\nCLKinX_TYPE =0(bipolar)0.25 2.4 Vpp\nACcoupled toCLKinX;\nCLKinX* ACcoupled toground\nCLKinX_TYPE =1(MOS)0.35 2.4 Vpp\n|VCLKinX-offset |DCoffset voltage between\nCLKinX/CLKinX* (CLKinX* -CLKinX)Each pinACcoupled, CLKin0/1/2\nCLKinX_TYPE =0(bipolar)0 |mV|\nEach pinACcoupled, CLKin0/1\nCLKinX_TYPE =1(MOS)55 |mV|\nDCoffset voltage between\nCLKin2/CLKin2* (CLKin2* -CLKin2)Each pinACcoupled\nCLKinX_TYPE =1(MOS)20 |mV|\nVCLKin- VIH High input voltage DCcoupled toCLKinX;\nCLKinX* ACcoupled toground\nCLKinX_TYPE =1(MOS)2.0 VCC V\nVCLKin- VIL Low input voltage 0.0 0.4 V\nFBCLKin/FBCLKin* andFin/Fin* INPUT SPECIFICATIONS\nfFBCLKinClock input frequency for\nzero-delay with external feedback.ACcoupled\nCLKinX_TYPE =0(bipolar)0.001 750 MHz\nfFinClock input frequency for\nexternal VCO ordistribution modeACcoupled(4)\nCLKinX_TYPE =0(bipolar)0.001 3100 MHz\n13LMK04821 ,LMK04826 ,LMK04828\nwww.ti.com SNAS605AS –MARCH 2013 –REVISED MAY 2020\nProduct Folder Links: LMK04821 LMK04826 LMK04828Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments IncorporatedElectrical Characteristics (continued)\n(3.15 V<VCC<3.45 V,–40°C<TA<85°CandTPCB≤105°C.Typical values atVCC=3.3V,TA=25°C,atthe\nRecommended Operating Conditions andarenotassured.)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\n(5) This parameter isprogrammable.\n(6) FOSCin maximum frequency assured bycharacterization. Production tested at122.88 MHz.\n(7) Assured bycharacterization. ATE tested at122.88 MHz.\n(8) TheEN_PLL2_REF_2X bitenables ordisables afrequency doubler mode forthePLL2 OSCin path.VFBCLKin/FinSingle ended\nClock input voltageACcoupled\nCLKinX_TYPE =0(bipolar)0.25 2.0 Vpp\nSLEW FBCLKin/Fin Slew rateonCLKin(2) ACcoupled; 20% to80%;\n(CLKinX_TYPE =0)0.15 0.5 V/ns\nPLL1 SPECIFICATIONS\nfPD1 PLL1 phase detector frequency 40 MHz\nICPout1 SOURCEPLL1 charge\nPump source current(5)VCPout1 =VCC/2,PLL1_CP_GAIN =0 50\nµAVCPout1 =VCC/2,PLL1_CP_GAIN =1 150\nVCPout1 =VCC/2,PLL1_CP_GAIN =2 250\n… …\nVCPout1 =VCC/2,PLL1_CP_GAIN =14 1450\nVCPout1 =VCC/2,PLL1_CP_GAIN =15 1550\nICPout1 SINKPLL1 charge\nPump sink current(5)VCPout1 =VCC/2,PLL1_CP_GAIN =0 –50\nµAVCPout1 =VCC/2,PLL1_CP_GAIN =1 –150\nVCPout1 =VCC/2,PLL1_CP_GAIN =2 –250\n… …\nVCPout1 =VCC/2,PLL1_CP_GAIN =14 –1450\nVCPout1 =VCC/2,PLL1_CP_GAIN =15 –1550\nICPout1 %MISCharge pump\nSink /source mismatchVCPout1 =VCC/2,T=25°C 1% 10%\nICPout1 VTUNEMagnitude ofcharge pump current\nvariation vs.charge pump voltage0.5V<VCPout1 <VCC-0.5V\nTA=25°C4%\nICPout1 %TEMPCharge pump current vs.temperature\nvariation4%\nICPout1 TRICharge pump TRI-STATE leakage\ncurrent0.5V<VCPout <VCC-0.5V 5 nA\nPN10kHzPLL 1/fnoise at10-kHz offset.\nNormalized to1-GHz output\nfrequencyPLL1_CP_GAIN =350µA –117\ndBc/Hz\nPLL1_CP_GAIN =1550 µA –118\nPN1Hz Normalized phase noise contributionPLL1_CP_GAIN =350µA –221.5\ndBc/Hz\nPLL1_CP_GAIN =1550 µA –223\nPLL2 REFERENCE INPUT (OSCin) SPECIFICATIONS\nfOSCin PLL2 reference input(6)500 MHz\nSLEW OSCinPLL2 reference clock minimum slew\nrateonOSCin(2) 20% to80% 0.15 0.5 V/ns\nVOSCin Input voltage forOSCin orOSCin*ACcoupled; single-ended\n(unused pinACcoupled toGND)0.2 2.4 Vpp\nVIDOSCin Differential voltage swing\nFigure 8ACcoupled0.2 1.55 |V|\nVSSOSCin 0.4 3.1 Vpp\n|VOSCin-offset |DCoffset voltage between\nOSCin/OSCin* (OSCinX* -OSCinX)Each pinACcoupled 20 |mV|\nfdoubler_max Doubler input frequency(7) EN_PLL2_REF_2X =1(8);\nOSCin duty cycle 40% to60%155 MHz\n14LMK04821 ,LMK04826 ,LMK04828\nSNAS605AS –MARCH 2013 –REVISED MAY 2020 www.ti.com\nProduct Folder Links: LMK04821 LMK04826 LMK04828Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments IncorporatedElectrical Characteristics (continued)\n(3.15 V<VCC<3.45 V,–40°C<TA<85°CandTPCB≤105°C.Typical values atVCC=3.3V,TA=25°C,atthe\nRecommended Operating Conditions andarenotassured.)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\n(9) Aspecification inmodeling PLL in-band phase noise isthe1/fflicker noise, LPLL_flicker (f),which isdominant close tothecarrier. Flicker\nnoise hasa10-dB/decade slope. PN10kHz isnormalized toa10-kHz offset anda1-GHz carrier frequency. PN10kHz =LPLL_flicker (10\nkHz) -20log(Fout /1GHz), where LPLL_flicker (f)isthesingle side band phase noise ofonly theflicker noise \'scontribution tototal noise,\nL(f). Tomeasure LPLL_flicker (f),itisimportant tobeonthe10-dB/decade slope close tothecarrier. Ahigh compare frequency anda\nclean crystal areimportant toisolating thisnoise source from thetotal phase noise, L(f). LPLL_flicker (f)canbemasked bythereference\noscillator performance ifalowpower ornoisy source isused. Thetotal PLL in-band phase noise performance isthesum ofLPLL_flicker (f)\nandLPLL_flat (f).\n(10) Aspecification modeling PLL in-band phase noise. Thenormalized phase noise contribution ofthePLL, LPLL_flat (f),isdefined as:\nPN1HZ=L PLL_flat (f)-20log(N) -10log(f PDX).LPLL_flat (f)isthesingle side band phase noise measured atanoffset frequency, f,ina1-Hz\nbandwidth andfPDXisthephase-detector frequency ofthesynthesizer. LPLL_flat (f)contributes tothetotal noise, L(f).CRYSTAL OSCILLATOR MODE SPECIFICATIONS\nFXTAL Crystal frequency rangeFundamental mode crystal\nESR =200Ω(10to30MHz)\nESR =125Ω(30to40MHz)10 40 MHz\nCIN Input capacitance ofOSCin port –40to85°C 1 pF\nPLL2 PHASE DETECTOR andCHARGE PUMP SPECIFICATIONS\nfPD2 Phase detector frequency(7)155 MHz\nICPout SOURCE PLL2 charge pump source current(5)VCPout2 =VCC/2,PLL2_CP_GAIN =0 100\nµAVCPout2 =VCC/2,PLL2_CP_GAIN =1 400\nVCPout2 =VCC/2,PLL2_CP_GAIN =2 1600\nVCPout2 =VCC/2,PLL2_CP_GAIN =3 3200\nICPout SINK PLL2 charge pump sink current(5)VCPout2 =VCC/2,PLL2_CP_GAIN =0 –100\nµAVCPout2 =VCC/2,PLL2_CP_GAIN =1 –400\nVCPout2 =VCC/2,PLL2_CP_GAIN =2 –1600\nVCPout2 =VCC/2,PLL2_CP_GAIN =3 –3200\nICPout2 %MIS Charge pump sink/source mismatch VCPout2 =VCC/2,TA=25°C 1% 10%\nICPout2 VTUNEMagnitude ofcharge pump current vs.\ncharge pump voltage variation0.5V<VCPout2 <VCC-0.5V\nTA=25°C4%\nICPout2 %TEMPCharge pump current vs.temperature\nvariation4%\nICPout2 TRI Charge pump leakage 0.5V<VCPout2 <VCC-0.5V 10 nA\nPN10kHzPLL 1/fnoise at10-kHz offset(9).\nNormalized to\n1-GHz output frequencyPLL2_CP_GAIN =400µA –118\ndBc/Hz\nPLL2_CP_GAIN =3200 µA –121\nPN1HzNormalized phase noise contribution\n(10)PLL2_CP_GAIN =400µA –222.5\ndBc/Hz\nPLL2_CP_GAIN =3200 µA –227\n15LMK04821 ,LMK04826 ,LMK04828\nwww.ti.com SNAS605AS –MARCH 2013 –REVISED MAY 2020\nProduct Folder Links: LMK04821 LMK04826 LMK04828Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments IncorporatedElectrical Characteristics (continued)\n(3.15 V<VCC<3.45 V,–40°C<TA<85°CandTPCB≤105°C.Typical values atVCC=3.3V,TA=25°C,atthe\nRecommended Operating Conditions andarenotassured.)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\n(11) TheVCO1 divider, VCO1_DIV inregister 0x174, canbeprogrammed to÷2to÷8resulting inalower effective VCO frequency range, as\nshown inDevice Configuration Information .\n(12) Maximum allowable temperature driftforcontinuous lock ishow farthetemperature candriftineither direction from thevalue itwas at\nthetime thatthe0x168 register was lastprogrammed with PLL2_FCAL_DIS =0,andstillhave thepartstay inlock. Theaction of\nprogramming the0x168 register, even tothesame value, activates afrequency calibration routine. This implies thepartwillwork over\ntheentire frequency range, butifthetemperature drifts more than themaximum allowable driftforcontinuous lock, then itisnecessary\ntoreload theappropriate register toensure itstays inlock. Regardless ofwhat temperature thepartwas initially programmed at,the\ntemperature cannever driftoutside thefrequency range of–40°Cto85°Cwithout violating specifications.INTERNAL VCO SPECIFICATIONS\nfVCOLMK04821 VCO tuning rangeVCO0 1930 2075\nMHz\nVCO1(11)2920 3080\nLMK04826 VCO tuning rangeVCO0 1840 1970\nMHz\nVCO1 2440 2505\nLMK04828 VCO tuning rangeVCO0 2370 2630\nMHz\nVCO1 2920 3080\nKVCOLMK04821 finetuning sensitivityLMK04821 VCO0 12to20\nMHz/V\nLMK04821 VCO1 15to24\nLMK04826 finetuning sensitivityLMK04826 VCO0 11to19\nMHz/V\nLMK04826 VCO1 8to11\nLMK04828 finetuning sensitivityLMK04828 VCO0 at2457.6 MHz 17to27\nMHz/V\nLMK04828 VCO1 at2949.12 MHz 17to23\n|ΔTCL|Allowable temperature driftfor\ncontinuous lock\n(12)After programming forlock, nochanges\ntooutput configuration arepermitted to\nassure continuous lock125 °C\n16LMK04821 ,LMK04826 ,LMK04828\nSNAS605AS –MARCH 2013 –REVISED MAY 2020 www.ti.com\nProduct Folder Links: LMK04821 LMK04826 LMK04828Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments IncorporatedElectrical Characteristics (continued)\n(3.15 V<VCC<3.45 V,–40°C<TA<85°CandTPCB≤105°C.Typical values atVCC=3.3V,TA=25°C,atthe\nRecommended Operating Conditions andarenotassured.)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\n(13) Data collected using aProdyn BIB-100G balun. Loop filter isC1=47pF,C2=3.9nF,R2=620Ω,C3=10pF,R3=200Ω,C4=10\npF,R4=200Ω,PLL1_CP =450µA,PLL2_CP =3.2mA.. VCO0 PLL2 loop filter bandwidth =288kHz, phase margin =72degrees.\nVCO1 Loop filter loop bandwidth =221kHz, phase margin =70degrees. CLKoutX_Y_IDL =1,CLKoutX_Y_ODL =0.\n(14) Data collected using aProdyn BIB-100G balun. Loop filter forPLL2 isC1=47pF,C2=3.9nF,R2=620Ω,C3=10pF,R3=200Ω,\nC4=10pF,R4=200Ω,PLL1_CP =450µA,PLL2_CP =3.2mA.. VCO0 loop filter bandwidth =303kHz, phase margin =73degrees.\nVCO1 Loop filter loop bandwidth =151kHz, phase margin =64degrees. CLKoutX_Y_IDL =1,CLKoutX_Y_ODL =0.NOISE FLOOR\nL(f)CLKoutLMK04821, VCO0, noise floor\n20-MHz offset(13) 245.76 MHzLVDS –158.2\ndBc/HzHSDS 6mA –160\nHSDS 8mA –161\nHSDS 10mA –161.4\nLVPECL16 with 240\nΩ–161.6\nLVPECL20 with 240\nΩ–162\nLVPECL 161.7\nL(f)CLKoutLMK04821, VCO1, noise floor\n20-MHz offset(13) 245.76 MHzLVDS –157.1\ndBc/HzHSDS 6mA –158.3\nHSDS 8mA –159\nHSDS 10mA –159.2\nLVPECL16 with 240\nΩ–158.8\nLVPECL20 with 240\nΩ–158.9\nLVPECL –158.8\nL(f)CLKoutLMK04826, VCO0, noise floor\n20-MHz offset(14) 245.76 MHzLVDS –158.1\ndBc/HzHSDS 6mA –159.7\nHSDS 8mA –160.8\nHSDS 10mA –161.3\nLVPECL16 with 240\nΩ–161.8\nLVPECL20 with 240\nΩ–162.0\nLCPECL –161.7\nL(f)CLKoutLMK04826, VCO1, noise floor\n20-MHz offset(14) 245.76 MHzLVDS –157.5\ndBc/HzHSDS 6mA –158.9\nHSDS 8mA –159.8\nHSDS 10mA –160.3\nLVPECL16 with 240\nΩ–160.8\nLVPECL20 with 240\nΩ–160.7\nLCPECL –160.7\n17LMK04821 ,LMK04826 ,LMK04828\nwww.ti.com SNAS605AS –MARCH 2013 –REVISED MAY 2020\nProduct Folder Links: LMK04821 LMK04826 LMK04828Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments IncorporatedElectrical Characteristics (continued)\n(3.15 V<VCC<3.45 V,–40°C<TA<85°CandTPCB≤105°C.Typical values atVCC=3.3V,TA=25°C,atthe\nRecommended Operating Conditions andarenotassured.)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\n(15) Data collected using ADT2-1T+ balun. Loop filter isC1=47pF,C2=3.9nF,R2=620Ω,C3=10pF,R3=200Ω,C4=10pF,R4=\n200Ω,PLL1_CP =450µA,PLL2_CP =3.2mA.. VCO0 loop filter bandwidth =344kHz, phase margin =73degrees. VCO1 Loop filter\nloop bandwidth =233kHz, phase margin =70degrees. CLKoutX_Y_IDL =1,CLKoutX_Y_ODL =0.\n(16) VCXO used isa122.88-MHz Crystek CVHD-950-122.880.NOISE FLOOR (continued)\nL(f)CLKoutLMK04828, VCO0, noise floor\n20-MHz offset(15) 245.76 MHzLVDS –156.3\ndBc/HzHSDS 6mA –158.4\nHSDS 8mA –159.3\nHSDS 10mA –158.9\nLVPECL16 with 240\nΩ–161.6\nLVPECL20 with 240\nΩ–162.5\nLCPECL –162.1\nL(f)CLKoutLMK04828, VCO1, noise floor\n20-MHz offset(15) 245.76 MHzLVDS –155.7\ndBc/HzHSDS 6mA –157.5\nHSDS 8mA –158.1\nHSDS 10mA –157.7\nLVPECL16 with 240\nΩ–160.3\nLVPECL20 with 240\nΩ–161.1\nLCPECL –160.8\nCLKout CLOSED LOOP PHASE NOISE SPECIFICATIONS aCOMMERCIAL QUALITY VCXO(16)\nL(f)CLKoutLMK04821\nVCO0\nSSB phase noise(13)\n245.76 MHzOffset =1kHz –126.9\ndBc/HzOffset =10kHz –133.5\nOffset =100kHz –135.4\nOffset =1MHz –149.8\nOffset =10MHzLVDS –158.1\nHSDS 8mA –161.1\nLVPECL16 with 240\nΩ–161.7\nL(f)CLKoutLMK04821\nVCO1\nSSB phase noise(13)\n245.76 MHzOffset =1kHz –126.8\ndBc/HzOffset =10kHz –133.4\nOffset =100kHz –135.4\nOffset =1MHz –151.8\nOffset =10MHzLVDS –157.2\nHSDS 8mA –159.1\nLVPECL16 with 240\nΩ–158.9\n18LMK04821 ,LMK04826 ,LMK04828\nSNAS605AS –MARCH 2013 –REVISED MAY 2020 www.ti.com\nProduct Folder Links: LMK04821 LMK04826 LMK04828Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments IncorporatedElectrical Characteristics (continued)\n(3.15 V<VCC<3.45 V,–40°C<TA<85°CandTPCB≤105°C.Typical values atVCC=3.3V,TA=25°C,atthe\nRecommended Operating Conditions andarenotassured.)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nCLKout CLOSED LOOP PHASE NOISE SPECIFICATIONS aCOMMERCIAL QUALITY VCXO (continued)\nL(f)CLKoutLMK04826\nVCO0\nSSB phase noise(14)\n245.76 MHzOffset =10kHz –134.8\ndBc/HzOffset =100kHz –135.4\nOffset =1MHzLVDS –148.2\nHSDS 8mA\nLVPECL16 with 240\nΩ–148.6\nOffset =10MHzLVDS –157.8\nHSDS 8mA –160.4\nLVPECL16 with 240\nΩ–161.5\nL(f)CLKoutLMK04826\nVCO1\nSSB phase noise(14)\n245.76 MHzOffset =10kHz –134.3\ndBc/HzOffset =100kHz –133.7\nOffset =1MHzLVDS –152.5\nHSDS 8mA\nLVPECL16 with 240\nΩ–153.6\nOffset =10MHzLVDS –157.3\nHSDS 8mA –159.6\nLVPECL16 with 240\nΩ–160.5\nL(f)CLKoutLMK04828\nVCO0\nSSB phase noise(15)\n245.76 MHzOffset =1kHz –124.3\ndBc/HzOffset =10kHz –134.7\nOffset =100kHz –136.5\nOffset =1MHz –148.4\nOffset =10MHzLVDS –156.4\nHSDS 8mA –159.1\nLVPECL16 with 240\nΩ–160.8\nL(f)CLKoutLMK04828\nVCO1\nSSB phase noise(15)\n245.76 MHzOffset =1kHz –124.2\ndBc/HzOffset =10kHz –134.4\nOffset =100kHz –135.2\nOffset =1MHz –151.5\nOffset =10MHzLVDS –159.9\nHSDS 8mA –155.8\nLVPECL16 with 240\nΩ–158.1\n19LMK04821 ,LMK04826 ,LMK04828\nwww.ti.com SNAS605AS –MARCH 2013 –REVISED MAY 2020\nProduct Folder Links: LMK04821 LMK04826 LMK04828Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments IncorporatedElectrical Characteristics (continued)\n(3.15 V<VCC<3.45 V,–40°C<TA<85°CandTPCB≤105°C.Typical values atVCC=3.3V,TA=25°C,atthe\nRecommended Operating Conditions andarenotassured.)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nCLKout CLOSED LOOP JITTER SPECIFICATIONS aCOMMERCIAL QUALITY VCXO(16)\nJCLKoutLMK04821, VCO0\nfCLKout =245.76-MHz\nintegrated RMS jitter(13)LVDS, BW=12kHzto20MHz 99\nfsrmsHSDS 8mA, BW=12kHzto20MHz 94\nLVPECL16 with 240Ω,\nBW=12kHzto20MHz96\nLVPECL20 with 240Ω,\nBW=12kHzto20MHz94\nLCPECL with 240Ω,\nBW=12kHzto20MHz93\nLMK04821, VCO1\nfCLKout =245.76-MHz\nintegrated RMS jitter(13)LVDS, BW=12kHzto20MHz 96\nfsrmsHSDS 8mA, BW=12kHzto20MHz 90\nLVPECL16 with 240Ω,\nBW=12kHzto20MHz92\nLVPECL20 with 240Ω,\nBW=12kHzto20MHz91\nLCPECL with 240Ω,\nBW=12kHzto20MHz91\nCLKout CLOSED LOOP JITTER SPECIFICATIONS aCOMMERCIAL QUALITY VCXO (continued)(16)\nJCLKoutLMK04826, VCO0\nfCLKout =245.76-MHz\nintegrated RMS jitter(14)LVDS, BW=100Hzto20MHz 106\nfsrmsLVDS, BW=12kHzto20MHz 104\nHSDS 8mA, BW=100Hzto20MHz 99\nHSDS 8mA, BW=12kHzto20MHz 97\nLVPECL16 /w240Ω,\nBW=100Hzto20MHz99\nLVPECL16 /w240Ω,\nBW=12kHzto20MHz96\nLCPECL /w240Ω,\nBW=100Hzto20MHz100\nLCPECL /w240Ω,\nBW=12kHzto20MHz97\nLMK04826, VCO1\nfCLKout =245.76-MHz\nintegrated RMS jitter(14)LVDS, BW=100Hzto20MHz 99\nfsrmsLVDS, BW=12kHzto20MHz 97\nHSDS 8mA, BW=100Hzto20MHz 92\nHSDS 8mA, BW=12kHzto20MHz 90\nLVPECL16 /w240Ω,\nBW=100Hzto20MHz91\nLVPECL20 /w240Ω,\nBW=12kHzto20MHz89\nLCPECL /w240Ω,\nBW=100Hzto20MHz92\nLCPECL /w240Ω,\nBW=12kHzto20MHz89\n20LMK04821 ,LMK04826 ,LMK04828\nSNAS605AS –MARCH 2013 –REVISED MAY 2020 www.ti.com\nProduct Folder Links: LMK04821 LMK04826 LMK04828Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments IncorporatedElectrical Characteristics (continued)\n(3.15 V<VCC<3.45 V,–40°C<TA<85°CandTPCB≤105°C.Typical values atVCC=3.3V,TA=25°C,atthe\nRecommended Operating Conditions andarenotassured.)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nCLKout CLOSED LOOP JITTER SPECIFICATIONS aCOMMERCIAL QUALITY VCXO (continued)(16)\nJCLKoutLMK04828, VCO0\nfCLKout =245.76-MHz\nintegrated RMS jitter(15)LVDS, BW=100Hzto20MHz 112\nfsrmsLVDS, BW=12kHzto20MHz 109\nHSDS 8mA, BW=100Hzto20MHz 102\nHSDS 8mA, BW=12kHzto20MHz 99\nLVPECL16 /w240Ω,\nBW=100Hzto20MHz98\nLVPECL20 /w240Ω,\nBW=12kHzto20MHz95\nLCPECL /w240Ω,\nBW=100Hzto20MHz96\nLCPECL /w240Ω,\nBW=12kHzto20MHz93\nLMK04828, VCO1\nfCLKout =245.76-MHz\nintegrated RMS jitter(15)LVDS, BW=100Hzto20MHz 108\nfsrmsLVDS, BW=12kHzto20MHz 105\nHSDS 8mA, BW=100Hzto20MHz 98\nHSDS 8mA, BW=12kHzto20MHz 94\nLVPECL16 /w240Ω,\nBW=100Hzto20MHz93\nLVPECL20 /w240Ω,\nBW=12kHzto20MHz90\nLCPECL /w240Ω,\nBW=100Hzto20MHz91\nLCPECL /w240Ω,\nBW=12kHzto20MHz88\n21LMK04821 ,LMK04826 ,LMK04828\nwww.ti.com SNAS605AS –MARCH 2013 –REVISED MAY 2020\nProduct Folder Links: LMK04821 LMK04826 LMK04828Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments IncorporatedElectrical Characteristics (continued)\n(3.15 V<VCC<3.45 V,–40°C<TA<85°CandTPCB≤105°C.Typical values atVCC=3.3V,TA=25°C,atthe\nRecommended Operating Conditions andarenotassured.)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\n(17) OSCout oscillates atstart-up atthefrequency oftheVCXO attached totheOSCin port.\n(18) LMK04821 hasnoDCLKoutX orSDCLKoutY outputs which oscillate atpower on.Only OSCout oscillates atpower on.\n(19) Equal loading andidentical clock output configuration oneach clock output isrequired forspecification tobevalid. Specification notvalid\nfordelay mode.\n(20) LVPECL uses a120-Ωemitter resistor, LVDS andHSDS uses a560-Ωshunt.DEFAULT POWER onRESET CLOCK OUTPUT FREQUENCY\nfCLKout-startupDefault output clock frequency at\ndevice power on(17)(18)LMK04826 235\nMHz\nLMK04828 315\nfOSCout OSCout frequency(7)500 MHz\nCLOCK SKEW andDELAY\n|TSKEW |DCLKoutX toSDCLKoutY\nFCLK=245.76 MHz, RL=100Ω\nACcoupled(19)Same pair, same format(20)\nSDCLKoutY_MUX =0(device clock)25\n|ps| Maximum DCLKoutX orSDCLKoutY\ntoDCLKoutX orSDCLKoutY\nFCLK=245.76 MHz, RL=100Ω\nACcoupledAnypair, same format(20)\nSDCLKoutY_MUX =0(device clock)50\ntsJESD204BSYSREF todevice clock setup time\nbase reference.\nSeeSYSREF toDevice Clock\nAlignment toadjust SYSREF to\ndevice clock setup time asrequired.SDCLKoutY_MUX =1(SYSREF)\nSYSREF_DIV =30\nSYSREF_DDLY =8(global)\nSDCLKoutY_DDLY =1(2cycles, local)\nDCLKoutX_MUX =1(Div+DCC+HS)\nDCLKoutX_DIV =30\nDCLKoutX_DDLY_CNTH =7\nDCLKoutX_DDLY_CNTL =6\nDCLKoutX_HS =0\nSDCLKoutY_HS =0–80 ps\ntPDCLKin0_\nSDCLKout1Propagation delay from CLKin0 to\nSDCLKout1CLKin0_OUT_MUX =0(SYSREF mux)\nSYSREF_CLKin0_MUX =1(CLKin0)\nSDCLKout1_PD =0\nSDCLKout1_DDLY =0(bypass)\nSDCLKout1_MUX =1(SR)\nEN_SYNC =1\nLVPECL16 /w240Ω0.65 ns\nfADLYmax Maximum analog delay frequency DCLKoutX_MUX =4 1536 MHz\nLVDS CLOCK OUTPUTS (DCLKoutX, SDCLKoutY, andOSCout)\nVOD Differential output voltage\nT=25°C,DCmeasurement\nACcoupled toreceiver input\nRL=100-Ωdifferential termination395 |mV|\nΔVODChange inmagnitude ofVODfor\ncomplementary output states–60 60 mV\nVOS Output offset voltage 1.125 1.25 1.375 V\nΔVOSChange inVOSforcomplementary\noutput states35 |mV|\nTR/TFOutput risetime 20% to80%, RL=100Ω,245.76 MHz\n180 ps\nOutput falltime 80% to20%, RL=100Ω\nISA\nISBOutput short circuit current -single\nendedSingle-ended output shorted toGND\nT=25°C–24 24 mA\nISABOutput short circuit current -\ndifferentialComplimentary outputs tiedtogether –12 12 mA\n22LMK04821 ,LMK04826 ,LMK04828\nSNAS605AS –MARCH 2013 –REVISED MAY 2020 www.ti.com\nProduct Folder Links: LMK04821 LMK04826 LMK04828Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments IncorporatedElectrical Characteristics (continued)\n(3.15 V<VCC<3.45 V,–40°C<TA<85°CandTPCB≤105°C.Typical values atVCC=3.3V,TA=25°C,atthe\nRecommended Operating Conditions andarenotassured.)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\n6-mA HSDS CLOCK OUTPUTS (DCLKoutX andSDCLKoutY)\nVOH\nT=25°C,DCmeasurement\nTermination =50Ωto\nVCC-1.42 VVCC-\n1.05\nVOLVCC-\n1.64\nVOD Differential output voltage 590 |mV|\nΔVODChange inVODforcomplementary\noutput states–80 80 mVpp\n8-mA HSDS CLOCK OUTPUTS (DCLKoutX andSDCLKoutY)\nTR/TFOutput risetime 245.76 MHz, 20% to80%, RL=100Ω\n170 ps\nOutput falltime 245.76 MHz, 80% to20%, RL=100Ω\nVOH\nT=25°C,DCmeasurement\nTermination =50Ωto\nVCC-1.64 VVCC-\n1.26\nVOLVCC\n–2.06\nVOD Differential output voltage 800 |mV|\nΔVODChange inVODforcomplementary\noutput states–115 115 mVpp\n10-mA HSDS CLOCK OUTPUTS (DCLKoutX andSDCLKoutY)\nVOH\nT=25°C,DCmeasurement\nTermination =50Ωto\nVCC-1.43 VVCC-\n0.99\nVOLVCC-\n1.97\nVOD 980 |mv|\nΔVODChange inVODforcomplementary\noutput states–115 115 mVpp\nLVPECL CLOCK OUTPUTS (DCLKoutX andSDCLKoutY)\nTR/TF20% to80% output rise RL=100Ω,emitter resistors =240Ωto\nGND\nDCLKoutX_TYPE =4or5\n(1600 or2000 mVpp)150 ps\n80% to20% output falltime\n1600-mVpp LVPECL CLOCK OUTPUTS (DCLKoutX andSDCLKoutY)\nVOH Output high voltage\nDCmeasurement\nTermination =50Ωto\nVCC-2.0VVCC-\n1.04V\nVOL Output lowvoltageVCC-\n1.80V\nVODOutput voltage\nFigure 9760 |mV|\n2000-mVpp LVPECL CLOCK OUTPUTS (DCLKoutX andSDCLKoutY)\nVOH Output high voltage\nDCmeasurement\nTermination =50ΩtoVCC-2.3VVCC-\n1.09V\nVOL Output lowvoltageVCC-\n2.05V\nVODOutput voltage\nFigure 9960 |mV|\nLCPECL CLOCK OUTPUTS (DCLKoutX andSDCLKoutY)\nVOH Output high voltage\nDCmeasurement\nTermination =50Ωto0.5V1.57 V\nVOL Output lowvoltage 0.62 V\nVODOutput voltage\nFigure 9950 |mV|\n23LMK04821 ,LMK04826 ,LMK04828\nwww.ti.com SNAS605AS –MARCH 2013 –REVISED MAY 2020\nProduct Folder Links: LMK04821 LMK04826 LMK04828Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments IncorporatedElectrical Characteristics (continued)\n(3.15 V<VCC<3.45 V,–40°C<TA<85°CandTPCB≤105°C.Typical values atVCC=3.3V,TA=25°C,atthe\nRecommended Operating Conditions andarenotassured.)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\n(21) Assured bycharacterization. ATE tested to10MHz.\n(22) Assumes OSCin has50% input duty cycle.LVCMOS CLOCK OUTPUTS (OSCout)\nfCLKoutMaximum frequency\n(21) 5-pF load 250 MHz\nVOH Output high voltage 1-mA loadVCC-\n0.1V\nVOL Output lowvoltage 1-mA load 0.1 V\nIOH Output high current (source) VCC=3.3V,VO=1.65 V 28 mA\nIOL Output lowcurrent (sink) VCC=3.3V,VO=1.65 V 28 mA\nDUTY CLK Output duty cycle(22) VCC/2toVCC/2,\nFCLK=100MHz, T=25°C50%\nTR Output risetime 20% to80%, RL=50Ω,CL=5pF 400 ps\nTF Output falltime 80% to20%, RL=50Ω,CL=5pF 400 ps\nDIGITAL OUTPUTS (CLKin_SELX, Status_LDX, andRESET/GPO)\nVOH High-level output voltageIOH=–500µA\nCLKin_SELX_TYPE =3or4\nStatus_LDX_TYPE =3or4\nRESET_TYPE =3or4VCC-\n0.4V\nVOL Low-level output voltageIOL=500µA\nCLKin_SELX_TYPE =3,4,or6\nStatus_LDX_TYPE =3,4,or6\nRESET_TYPE =3,4,or60.4 V\nDIGITAL OUTPUT (SDIO)\nVOH High-level output voltageIOH=–500µA;During SPIread.\nSDIO_RDBK_TYPE =0VCC-\n0.4V\nVOL Low-level output voltageIOL=500µA;During SPIread.\nSDIO_RDBK_TYPE =0or10.4 V\nDIGITAL INPUTS (CLKinX_SEL, RESET/GPO, SYNC, SCK, SDIO, orCS*)\nVIH High-level input voltage 1.2 VCC V\nVIL Low-level input voltage 0.4 V\nDIGITAL INPUTS (CLKinX_SEL)\nIIHHigh-level input current\nVIH=VCCCLKin_SELX_TYPE =0,\n(high impedance)–5 5\nµACLKin_SELX_TYPE =1(pull-up) –5 5\nCLKin_SELX_TYPE =2(pull-down) 10 80\nIILLow-level input current\nVIL=0VCLKin_SELX_TYPE =0,\n(high impedance)–5 5\nµACLKin_SELX_TYPE =1(pull-up) –40 –5\nCLKin_SELX_TYPE =2(pull-down) –5 5\nDIGITAL INPUT (RESET/GPO)\nIIHHigh-level input current\nVIH=VCCRESET_TYPE =2\n(pull-down)10 80 µA\nIILLow-level input current\nVIL=0VRESET_TYPE =0(high impedance) –5 5\nµA RESET_TYPE =1(pull-up) –40 –5\nRESET_TYPE =2(pull-down) –5 5\nDIGITAL INPUTS (SYNC)\nIIH High-level input current VIH=VCC 25\nµA\nIIL Low-level input current VIL=0V –5 5\nDIGITAL INPUTS (SCK, SDIO, CS*)\n24LMK04821 ,LMK04826 ,LMK04828\nSNAS605AS –MARCH 2013 –REVISED MAY 2020 www.ti.com\nProduct Folder Links: LMK04821 LMK04826 LMK04828Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments IncorporatedElectrical Characteristics (continued)\n(3.15 V<VCC<3.45 V,–40°C<TA<85°CandTPCB≤105°C.Typical values atVCC=3.3V,TA=25°C,atthe\nRecommended Operating Conditions andarenotassured.)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nIIH High-level input current VIH=VCC –5 5 µA\nIIL Low-level input current VIL=0 –5 5 µA\nDIGITAL INPUT TIMING\ntHIGH RESET pinheld high fordevice reset 25 ns\nSDIO\n(WRITE)\nSCLK\nCS*tcH tcStdS\ntSCLKtHIGH tLOWtdH\nSDIO\n(Read)R/W W1 W0 D1 D0\nD1 D0\ntdVData valid only \nduring readA12 to A0, \nD7 to D2\nD7 to\nD2\n25LMK04821 ,LMK04826 ,LMK04828\nwww.ti.com SNAS605AS –MARCH 2013 –REVISED MAY 2020\nProduct Folder Links: LMK04821 LMK04826 LMK04828Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments Incorporated(1) 20MHz7.6 SPIInterface Timing\nTEST CONDITIONS MIN TYP MAX UNIT\ntds Setup time forSDIedge toSCLK rising edge See Figure 1 10 ns\ntdH Hold time forSDIedge from SCLK rising edge See Figure 1 10 ns\ntSCLK Period ofSCLK See Figure 1 50(1)ns\ntHIGH High width ofSCLK See Figure 1 25 ns\ntLOW Low width ofSCLK See Figure 1 25 ns\ntcs Setup time forCS* falling edge toSCLK rising edge See Figure 1 10 ns\ntcH Hold time forCS* rising edge from SCLK rising edge See Figure 1 30 ns\ntdv SCLK falling edge tovalid read back data See Figure 1 20 ns\nRegister programming information ontheSDIO pinisclocked intoashift register oneach rising edge oftheSCK\nsignal. Ontherising edge oftheCS* signal, theregister issent from theshift register totheregister addressed.\nAslew rate ofatleast 30V/µsisrecommended forthese signals. After programming iscomplete, theCS* signal\nshould bereturned toahigh state. IftheSCK orSDIO lines aretoggled while theVCO isinlock, asis\nsometimes thecase when these lines areshared with other parts, thephase noise may bedegraded during this\nprogramming.\n4-wire mode read back hassame timing astheSDIO pin.\nR/W bit=0isforSPIwrite. R/W bit=1isforSPIread.\nW1andW0arewritten as0.\nFigure 1.SPITiming Diagram\n26LMK04821 ,LMK04826 ,LMK04828\nSNAS605AS –MARCH 2013 –REVISED MAY 2020 www.ti.com\nProduct Folder Links: LMK04821 LMK04826 LMK04828Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments Incorporated7.7 Typical Characteristics –Clock Output ACCharacteristics\nThese plots show performance atfrequencies beyond thepoint atwhich thepartisensured tooperate, togive anidea ofthe\ncapabilities ofthepart. They donotimply anysortofensured specification.\nForFigure 2through Figure 7,CLKout2_3_IDL=1; CLKout2_3_ODL=0; LVPECL20 with 240-Ωemitter resistors; DCLKout2\nFrequency =245.76 MHz; DCLKout2_MUX =0(Divider). ForFigure 2through Figure 5,Balun Prodyn BIB-100G. For\nFigure 6andFigure 7,Balun ADT2-1T+.\nVCO_MUX =0(VCO0) PLL2 Loop Filter Bandwidth =288kHz\nVCO0 =1966.08 MHz PLL2 Phase Margin =72°\nDCLKout2_DIV =8\nFigure 2.LMK04821 DCLKout2 Phase NoiseVCO_MUX =1(VCO1) VCO1_DIV =0(÷2)\nVCO =2949.12 MHz PLL2 Loop Filter Bandwidth =221kHz\nDCLKout2_DIV =6 PLL2 Phase Margin =70°\nFigure 3.LMK04821 DCLKout2 Phase Noise\nVCO_MUX =0(VCO0) PLL2 Loop Filter Bandwidth =303kHz\nVCO0 =1966.08 MHz PLL2 Phase Margin =73°\nDCLKout2_DIV =8\nFigure 4.LMK04826 DCLKout2 Phase NoiseVCO_MUX =1(VCO1) PLL2 Loop Filter Bandwidth =151kHz\nVCO =2457.6 MHz PLL2 Phase Margin =64°\nDCLKout2_DIV =10\nFigure 5.LMK04826 DCLKout2 Phase Noise\n27LMK04821 ,LMK04826 ,LMK04828\nwww.ti.com SNAS605AS –MARCH 2013 –REVISED MAY 2020\nProduct Folder Links: LMK04821 LMK04826 LMK04828Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments IncorporatedTypical Characteristics –Clock Output ACCharacteristics (continued)\nThese plots show performance atfrequencies beyond thepoint atwhich thepartisensured tooperate, togive anidea ofthe\ncapabilities ofthepart. They donotimply anysortofensured specification.\nForFigure 2through Figure 7,CLKout2_3_IDL=1; CLKout2_3_ODL=0; LVPECL20 with 240-Ωemitter resistors; DCLKout2\nFrequency =245.76 MHz; DCLKout2_MUX =0(Divider). ForFigure 2through Figure 5,Balun Prodyn BIB-100G. For\nFigure 6andFigure 7,Balun ADT2-1T+.\nVCO_MUX =0(VCO0) PLL2 Loop Filter Bandwidth =344kHz\nVCO0 =2457.6 MHz PLL2 Phase Margin =73°\nDCLKout2_DIV =10\nFigure 6.LMK04828 DCLKout2 Phase NoiseVCO_MUX =1(VCO1) PLL2 Loop Filter Bandwidth =233kHz\nVCO =2949.12 MHz PLL2 Phase Margin =70°\nDCLKout2_DIV =12\nFigure 7.LMK04828 DCLKout2 Phase Noise\n28LMK04821 ,LMK04826 ,LMK04828\nSNAS605AS –MARCH 2013 –REVISED MAY 2020 www.ti.com\nProduct Folder Links: LMK04821 LMK04826 LMK04828Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments Incorporated8Parameter Measurement Information\n8.1 Charge Pump Current Specification Definitions\nI1=Charge Pump Sink Current atVCPout =VCC-ΔV\nI2=Charge Pump Sink Current atVCPout =VCC/2\nI3=Charge Pump Sink Current atVCPout =ΔV\nI4=Charge Pump Source Current atVCPout =VCC-ΔV\nI5=Charge Pump Source Current atVCPout =VCC/2\nI6=Charge Pump Source Current atVCPout =ΔV\nΔV=Voltage offset from thepositive andnegative supply rails. Defined tobe0.5Vforthisdevice.\n8.1.1 Charge Pump Output Current Magnitude Variation Vs.Charge Pump Output Voltage\n8.1.2 Charge Pump Sink Current Vs.Charge Pump Output Source Current Mismatch\n8.1.3 Charge Pump Output Current Magnitude Variation Vs.Ambient Temperature\nVA\nVB\nGNDVOD = | V A - VB | VSS = 2·VODVOD Definition V SS Definition for Output\nNon-Inverting Clock\nInverting ClockVOD 2·VOD\nVA\nVB\nGNDVID = | V A - VB | VSS = 2·VIDVID Definition V SS Definition for Input\nNon-Inverting Clock\nInverting ClockVID 2·VID\n29LMK04821 ,LMK04826 ,LMK04828\nwww.ti.com SNAS605AS –MARCH 2013 –REVISED MAY 2020\nProduct Folder Links: LMK04821 LMK04826 LMK04828Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments Incorporated8.2 Differential Voltage Measurement Terminology\nThe differential voltage ofadifferential signal can bedescribed bytwodifferent definitions, which can cause\nconfusion when reading data sheets orcommunicating with other engineers. This section addresses the\nmeasurement anddescription ofadifferential signal, sothatthereader canunderstand anddistinguish between\nthetwodifferent definitions.\nThe firstdefinition used todescribe adifferential signal istheabsolute value ofthevoltage potential between the\ninverting andnon-inverting signal. The symbol forthisfirstmeasurement istypically VIDorVOD,depending onif\naninput oroutput voltage isbeing described.\nThe second definition used todescribe adifferential signal istomeasure thepotential ofthenon-inverting signal\nwith respect totheinverting signal. The symbol forthis second measurement isVSS,and isacalculated\nparameter. This signal does notexist intheICwith respect toground; itonly exists inreference toitsdifferential\npair. VSScan bemeasured directly byoscilloscopes with floating references; otherwise this value can be\ncalculated astwice thevalue ofVOD,asdescribed inthefirstdescription.\nFigure 8illustrates thetwodifferent definitions side-by-side forinputs, and Figure 9illustrates thetwodifferent\ndefinitions side-by-side foroutputs. The VIDandVODdefinitions show VAandVBDClevels thatthenon-inverting\nand inverting signals toggle between with respect toground. VSSinput and output definitions show that ifthe\ninverting signal isconsidered thevoltage potential reference, thenon-inverting signal voltage potential isnow\nincreasing and decreasing above and below thenon-inverting reference. Thus, thepeak-to-peak voltage ofthe\ndifferential signal canbemeasured.\nVIDandVODareoften defined asvolts (V)andVSSisoften defined asvolts peak-to-peak (VPP).\nFigure 8.Two Different Definitions for\nDifferential Input Signals\nFigure 9.Two Different Definitions for\nDifferential Output Signals\nRefer toapplication note AN-912 Common Data Transmission Parameters andtheir Definitions (SNLA036 )for\nmore information.\n30LMK04821 ,LMK04826 ,LMK04828\nSNAS605AS –MARCH 2013 –REVISED MAY 2020 www.ti.com\nProduct Folder Links: LMK04821 LMK04826 LMK04828Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments Incorporated9Detailed Description\n9.1 Overview\nThe LMK0482x family aremulti-purpose, jitter cleaning dual-PLL circuits, with user-programmable settings to\nsupport aflexible setofconfigurations formany different application requirements. PLL1 isoptimized forusewith\nanexternal VCXO asthePLL oscillator, while PLL2 includes adual-range integrated VCO and distributes the\nVCO output to7integrated 10-bit channel dividers anda13-bit SYSREF divider, yielding atotal of14differential\nclock outputs atupto8different frequencies.\nThe primary usecase isasadual-loop jitter cleaner (dual-loop mode), when using areference clock with good\nfrequency accuracy butpoor phase noise togenerate ultra-low jitter output clocks. Dual-loop mode also helps to\nmaintain ahigh phase detector frequency and loop bandwidth intheclock generation PLL when thegreatest\ncommon divisor ofthereference clock frequency andtheoutput clock frequencies issmall, avoiding alowphase\ndetector frequency thatwould elevate output clock phase noise.\nBoth PLLs canoptionally bedisabled. Bydisabling PLL1, theLMK0482x canbeused asastandard single-PLL\nclock generator with integrated VCO (single-loop mode). Bydisabling both PLLs, theLMK0482x can actasa\ndistribution buffer/divider, directly connecting aninput reference totheclock dividers and theSYSREF divider.\nTheclock output dividers canalso bebypassed orsettodivide of1fordistribution only mode.\nInatypical dual-loop configuration, theexternal VCXO isconnected tothePLL1 N-divider, and theintegrated\nVCO isconnected totheN-divider directly. However, byrouting thedivided clock orSYSREF output ofPLL2 to\ntheN-divider ofPLL1, PLL2, orboth PLLs inafamily ofconfigurations called zero-delay mode, theLMK0482x\ncanestablish adeterministic phase relationship between reference input phase and clock output phase. Using\nzero-delay mode, multiple LMK0482x canbecascaded tofanoutexponentially more outputs, while maintaining\npredictable input-to-output phase throughout thewhole chain ofdevices. Zero-delay mode issupported in\nsingleloop anddual-loop mode, with twodual-loop configurations: nested dual-loop (feedback connected toPLL1\nNdivider) andcascaded dual-loop (feedback connected toPLL2 N-divider).\nThe LMK0482x may beused inJESD204B sytems byproviding adevice clock andSYSREF toupto7devices.\nHowever, alternate (non-JESD204B) systems arealso possible byprogramming pairs ofoutputs toshare the\nclock divider. AnymixofJESD204B andalternate systems canbesupported.\n9.1.1 Jitter Cleaning\nThe dual-loop PLL architecture oftheLMK0482x family provides thelowest jitter performance over awide range\nofoutput frequencies and phase-noise integration bandwidths. The first-stage PLL (PLL1) isdriven byan\nexternal reference clock, and uses anexternal VCXO ortunable crystal toprovide afrequency accurate, low\nphase-noise reference clock forthesecond-stage frequency multiplication PLL (PLL2).\nPLL1 typically uses anarrow-loop bandwidth (10Hzto200Hz)toretain thefrequency accuracy ofthereference\nclock input signal, while atthesame time suppressing thehigher offset frequency phase noise thatthereference\nclock may have accumulated along itspath orfrom other circuits. This “cleaned ”reference clock provides the\nreference input toPLL2.\nThelowphase-noise reference provided toPLL2 allows PLL2 tooperate with awide-loop bandwidth (typically 50\nkHz to200kHz). The loop bandwidth forPLL2 ischosen totake advantage ofthesuperior high-offset frequency\nphase-noise profile oftheinternal VCO, and thegood low-offset frequency phase noise ofthereference VCXO\nortunable crystal.\nUltra lowjitter isachieved byallowing theexternal VCXO orcrystal phase noise todominate thefinal output\nphase noise atlow-offset frequencies, and theinternal VCO phase noise todominate thefinal output phase\nnoise athigh-offset frequencies. This results inbest overall phase noise andjitter performance.\n9.1.2 JEDEC JESD204B Support\nThe LMK0482x family provides support forJEDEC JESD204B. The LMK0482x clocks upto7JESD204B targets\nusing 7device clocks (DCLKoutX) and 7SYSREF clocks (SDCLKoutY). Each device clock isgrouped with a\nSYSREF clock.\nThe user can reprogram SYSREF clocks tobehave asextra device clocks forapplications which have non-\nJESD204B clock requirements.\n31LMK04821 ,LMK04826 ,LMK04828\nwww.ti.com SNAS605AS –MARCH 2013 –REVISED MAY 2020\nProduct Folder Links: LMK04821 LMK04826 LMK04828Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments IncorporatedOverview (continued)\n9.1.3 Three PLL1 Redundant Reference Inputs\nThe LMK0482x family hasuptothree reference clock inputs forPLL1. They areCLKin0, CLKin1, and CLKin2.\nThe active clock ischosen based onCLKin_SEL_MODE. Automatic ormanual switching canoccur between the\ninputs.\nCLKin0, CLKin1, andCLKin2 each have their own PLL1 Rdividers. CLKin0, CLKin1, and CLKin2 each support\ndifferential orsingle-ended inputs, and support DCcoupling orACcoupling. See Driving CLKin and OSCin\nInputs .\nCLKin1 isshared foruseasanexternal zero-delay feedback (FBCLKin), orforusewith anexternal VCO (Fin).\nCLKin2 isshared foruse asOSCout. Touse CLKin2 asaninput, OSCout must bepowered down. See\nVCO_MUX, OSCout_MUX, OSCout_FMT .\nFast manual switching between reference clocks ispossible with aexternal pins CLKin_SEL0 andCLKin_SEL1.\nForclock distribution mode, areference signal isapplied totheFinpins forclock distribution. CLKin0 canalso be\nused todistribute aSYSREF signal through thedevice. Inthisusecase, CLKin0 may bere-clocked byFin, or\ncanberouted directly totheSYSREF outputs.\n9.1.4 VCXO/Crystal Buffered Output\nCLKin2 may instead beconfigured asOSCout, which bydefault isabuffered copy ofthePLL1 feedback/PLL2\nreference input (OSCin). This reference input istypically alow-noise VCXO orcrystal. When using aVCXO, this\noutput can beused toclock external devices such asmicrocontrollers, FPGAs, and CPLDs, before the\nLMK0482x isprogrammed.\nThe OSCout buffer output type isprogrammable toLVDS, LVPECL, orLVCMOS. OSCout LVPECL mode only\nsupports 240-Ωemitter resistors.\nThe VCXO/crystal buffered output canbesynchronized totheVCO clock distribution outputs byusing cascaded\nzero-delay mode. Thebuffered output ofVCXO/crystal hasadeterministic phase relationship with CLKin.\n9.1.5 Frequency Holdover\nWhen thereference inputs toPLL1 arelost, theLMK0482x family can enter holdover mode until avalid\nreference clock signal isre-established. Holdover mode forces aconstant DCvoltage output tothecontrol pinof\nthePLL1 VCXO, ensuring minimal frequency driftwhile thereference inputs areabsent.\n9.1.6 PLL2 Integrated Loop Filter Poles\nThe LMK0482x family features programmable 3rd- and 4th-order loop filter poles forPLL2. These internal\nresistors andcapacitor values may beselected from afixed range ofvalues toachieve either a3rd- or4th-order\nloop filter response. The integrated programmable resistors and capacitors compliment external components\nmounted near thechip.\nThese integrated components canbeeffectively disabled byprogramming theintegrated resistors andcapacitors\ntotheir minimum values.\n9.1.7 Internal VCOs\nThe LMK0482x family hastwointernal VCOs, selected byVCO_MUX. The output oftheselected VCO isrouted\ntotheclock distribution path. This same selection isalso fedback tothePLL2 phase detector through a\nprescaler andN-divider.\n9.1.7.1 VCO1 Divider (LMK04821 only)\nThe LMK04821 includes aVCO divider ontheoutput ofVCO1. The VCO1 divider canbeprogrammed from 2to\n8.\nWhen using aVCO1 frequency of2949.12 MHz and adivide of8,frequencies aslowas11.52 MHz can be\nachieved. Using theVCO1_DIV limits themaximum output frequency from anyoutput totheVCO1 frequency,\ndivided byVCO1_DIV value.\n32LMK04821 ,LMK04826 ,LMK04828\nSNAS605AS –MARCH 2013 –REVISED MAY 2020 www.ti.com\nProduct Folder Links: LMK04821 LMK04826 LMK04828Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments IncorporatedOverview (continued)\nWhen using VCO1, theoutput frequency from theVCO1_DIV defines thedigital delay resolution.\nThe VCO1_DIV divider also impacts thetotal Ndivide value forPLL2 when VCO1 isselected; thisshould be\naccounted forwhen selecting PLL2_N andPLL2_P value.\n9.1.8 External VCO Mode\nTheFin/Fin* input allows anexternal VCO tobeused with PLL2 oftheLMK0482x family.\nUsing anexternal VCO prevents theuseofCLKin1 forother purposes.\n9.1.9 Clock Distribution\nTheLMK0482x family features atotal of14PLL2 clock outputs, driven from theinternal orexternal VCO.\nAllPLL2 clock outputs have programmable output types. They canbeprogrammed toLVPECL, LVDS, orHSDS,\norLCPECL.\nIfOSCout isincluded inthetotal number ofclock outputs theLMK0482x family isable todistribute, then upto15\ndifferential clocks. OSCout may beabuffered version ofOSCin, DCLKout6, DCLKout8, orSYSREF. Itsoutput\nformat isprogrammable toLVDS, LVPECL, orLVCMOS. OSCout LVPECL mode only supports 240-Ωemitter\nresistors.\nThe following sections discuss specific features oftheclock distribution channels that allow theuser tocontrol\nvarious aspects oftheoutput clocks.\n9.1.9.1 Device Clock Divider\nEach device clock, DCLKoutX, hasasingle clock output divider. The divider supports adivide range of1to32\n(even andodd) with 50% output duty cycle, using duty cycle correction mode. Theoutput ofthisdivider may also\nbedirected toSDCLKoutY, where Y=X+1.\n9.1.9.2 SYSREF Clock Divider\nThe SYSREF clocks, SDCLKoutY, allshare acommon divider. The divider supports adivide range of8to8191\n(even andodd).\n9.1.9.3 Device Clock Delay\nThedevice clocks include both aanalog anddigital delay forphase adjustment oftheclock outputs.\nThe analog delay allows anominal 25-ps step size, and range from 0to575 psoftotal delay. Enabling the\nanalog delay adds anominal 500psofdelay, inaddition totheprogrammed value.\nThe digital delay allows agroup ofoutputs tobedelayed from 4to32VCO cycles. The delay step canbeas\nsmall ashalftheperiod oftheclock distribution path. Forexample, a2-GHz VCO frequency results in250 ps\ncoarse tuning steps. Thecoarse (digital) delay value takes effect ontheclock outputs after aSYNC event.\nThere aretwoways tousethedigital delay.\n1.Fixed digital delay –Allows alltheoutputs tohave aknown phase relationship upon aSYNC event. Typically\nperformed atstartup.\n2.Dynamic digital delay –Allows thephase relationships oftheclocks tochange while theclocks continue to\noperate.\n9.1.9.4 SYSREF Delay\nThe global SYSREF divider includes adigital delay block, which allows aglobal phase shift with respect tothe\nother clocks.\nEach local SYSREF clock output includes both ananalog and additional local digital delay, forunique phase\nadjustment ofeach SYSREF clock.\nThelocal analog delay allows for150-ps steps.\n33LMK04821 ,LMK04826 ,LMK04828\nwww.ti.com SNAS605AS –MARCH 2013 –REVISED MAY 2020\nProduct Folder Links: LMK04821 LMK04826 LMK04828Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments IncorporatedOverview (continued)\nThelocal digital delay andSYSREF_HS bitallows theeach individual SYSREF output tobedelayed from, 1.5to\n11VCO cycles. The delay step canbeassmall ashalftheperiod oftheclock distribution path, byusing the\nDCLKoutX_HS bit.Forexample, a2-GHz VCO frequency results in250pscoarse tuning steps.\n9.1.9.5 Glitchless Half Step andGlitchless Analog Delay\nThe device clocks include afeature toensure glitchless operation ofthehalfstep and analog delay operations,\nwhen enabled.\n9.1.9.6 Programmable Output Formats\nForincreased flexibility allLMK0482x family device andSYSREF clock outputs, DCLKoutX andSDCLKoutY, can\nbeprogrammed toanLVDS, HSDS, LVPECL, orLCPECL output type. The OSCout canbeprogrammed toan\nLVDS, LVPECL, orLVCMOS output type. OSCout LVPECL mode only supports 240-Ωemitter resistors.\nAny LVPECL output type can beprogrammed to1600- or2000-mVpp amplitude levels. The 2000-mVpp\nLVPECL output type isaTexas Instruments proprietary configuration that produces a2000-mVpp differential\nswing forcompatibility with many data converters, andisknown as2VPECL.\nLCPECL allows forDCcoupling SYSREF tolow-voltage converters.\n9.1.9.7 Clock Output Synchronization\nUsing theSYNC input causes allactive clock outputs toshare arising edge, asprogrammed byfixed digital\ndelay.\nTheSYNC event must occur fordigital delay values totake effect.\n9.1.10 Zero-Delay\nTheLMK0482x family supports twotypes ofzero-delay.\n1.Cascaded zero-delay\n2.Nested zero-delay\nCascaded zero-delay mode establishes afixed deterministic phase relationship ofthephase ofthePLL2 input\nclock (OSCin) tothephase ofaclock selected bythefeedback mux. The zero-delay feedback may performed\nwith aninternal feedback from CLKout6, CLKout8, SYSREF, orwith anexternal feedback loop intotheFBCLKin\nport asselected bytheFB_MUX. Because OSCin hasafixed deterministic phase relationship tothefeedback\nclock, OSCout willalso have afixed deterministic phase relationship tothefeedback clock. Inthismode, the\nPLL1 input clock (CLKinX) also has afixed deterministic phase relationship toPLL2 input clock (OSCin); this\nresults inafixed deterministic phase relationship between allclocks from CLKinX totheclock outputs.\nNested zero-delay mode establishes afixed deterministic phase relationship ofthephase ofthePLL1 input clock\n(CLKinX) tothephase ofaclock selected bythefeedback mux. Thezero-delay feedback may performed with an\ninternal feedback from CLKout6, CLKout8, SYSREF, orwith anexternal feedback loop intotheFBCLKin port as\nselected bytheFB_MUX.\nWithout using zero-delay mode, there arenumerous possible fixed phase relationships from clock input toclock\noutput, depending ontheclock output divide value. Careful selection ofthezero-delay feedback value can\nreduce thenumber offixed phase relationships from clock input toclock output, potentially toasfewasone. As\naresult, zero-delay simplifies input-to-output phase guarantees, especially across multiple devices. Formore\ninformation, seetheapplication note Multi-Clock Synchronization .\nUsing anexternal zero-delay feedback prevents theuseofCLKin1 forother purposes.\n9.1.11 Status Pins\nThe LMK0482x provides status pins, which can bemonitored forfeedback, orinsome cases used forinput\ndepending upon device programming. Forexample:\n•TheCLKin_SEL0 pinmay beconfigured asanoutput, indicating theLOS (loss-of-signal) forCLKin0.\n•TheCLKin_SEL1 pinmay beconfigured asaninput, forselecting theactive clock input.\n•TheStatus_LD1 pinmay indicate ifthedevice islocked (PLL1 andPLL2 locked).\n34LMK04821 ,LMK04826 ,LMK04828\nSNAS605AS –MARCH 2013 –REVISED MAY 2020 www.ti.com\nProduct Folder Links: LMK04821 LMK04826 LMK04828Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments IncorporatedOverview (continued)\n•TheStatus_LD2 pinmay indicate ifPLL2 islocked.\nThe status pins canbeprogrammed toavariety ofother outputs, including PLL divider outputs, combined PLL\nlock detect signals, PLL1 Vtune railing, SPIreadback, andsoforth. Refer totheprogramming section ofthisdata\nsheet formore information.\n35LMK04821 ,LMK04826 ,LMK04828\nwww.ti.com SNAS605AS –MARCH 2013 –REVISED MAY 2020\nProduct Folder Links: LMK04821 LMK04826 LMK04828Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments Incorporated9.2 Functional Block Diagram\nFigure 10andFigure 11illustrate thecomplete LMK0482x family block diagram.\nFigure 10.Detailed LMK04821 Block Diagram\n36LMK04821 ,LMK04826 ,LMK04828\nSNAS605AS –MARCH 2013 –REVISED MAY 2020 www.ti.com\nProduct Folder Links: LMK04821 LMK04826 LMK04828Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments IncorporatedFunctional Block Diagram (continued)\nFigure 11.Detailed LMK04826 andLMK04828 Block Diagram\nDDLY\n(4 to 32)Divider\n(1 to 32)\nSYNC_\nDISX\nAnalog \nDLYDigital \nDLYVCO\nSYSREF/SYNCDCLKout0, 2, 4, 6, 8, 10, 12\nSDCLKout1, 3, 5, 7, 9, 11, 13SDCLKoutY_DIS_MODE\nOne \nShotSYNC_\n1SHOT_ENDDDLYdX_ENDCLKoutX\n_MUXHS/\nDCC\nAnalog \nDLY\nSDCLKoutY\n_ADLY_ENDCLKoutX_\nFMT\nSDCLKoutY\n_MUXDCLKoutX\n_ADLY\n_MUX\nSDCLKoutY_\nFMT\nSYSREF_CLRHalf \nStepDCLKoutX_ADLY_PD\nDCLKoutX_ADLYg_PD DCLKoutX_HSg_PD\nSDCLKoutY_PDCLKoutX_Y_PD\nSDCLKoutY\n_POL\nDCLKoutX\n_POLDCLKout6/8 to FB_MUX\nSYSREF_GBL_PDDCLKoutX_DDLY_PD\nCLKoutX_Y_ODL\nCLKoutX_Y_IDL\nSPI RegisterLegend SYSREF/SYNC Clock\nVCO/Distribution Clock\n37LMK04821 ,LMK04826 ,LMK04828\nwww.ti.com SNAS605AS –MARCH 2013 –REVISED MAY 2020\nProduct Folder Links: LMK04821 LMK04826 LMK04828Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments IncorporatedFunctional Block Diagram (continued)\nFigure 12.Device andSYSREF Clock Output Block\n38LMK04821 ,LMK04826 ,LMK04828\nSNAS605AS –MARCH 2013 –REVISED MAY 2020 www.ti.com\nProduct Folder Links: LMK04821 LMK04826 LMK04828Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments IncorporatedFunctional Block Diagram (continued)\nFigure 13.SYNC/SYSREF Clocking Paths\n39LMK04821 ,LMK04826 ,LMK04828\nwww.ti.com SNAS605AS –MARCH 2013 –REVISED MAY 2020\nProduct Folder Links: LMK04821 LMK04826 LMK04828Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments Incorporated(1) SDCLKoutY_PD =0asrequired perSYSREF output. This applies toanySYNC orSYSREF output onSDCLKoutY when\nSDCLKoutY_MUX =1(SYSREF output)9.3 Feature Description\n9.3.1 SYNC/SYSREF\nToproperly useSYNC orSYSREF forJESD204B, itisimportant tounderstand theSYNC/SYSREF system. The\nSYNC and SYSREF signals share thesame clocking path, with SYNC_DISX bitsused toenable thepath from\nSYSREF/SYNC toeach divider reset port. Figure 12illustrates thedetailed diagram ofaclock output block with\nSYNC circuitry included. Figure 13illustrates theinterconnects and highlights some important registers used in\ncontrolling thedevice forSYNC/SYSREF purposes.\nToreset orsynchronize adivider, thefollowing conditions must bemet:\n1.SYNC_EN must beset.This ensures proper operation oftheSYNC circuitry.\n2.SYSREF_MUX and SYNC_MODE must besettoaproper combination toprovide avalid SYNC/SYSREF\nsignal.\n–IfSYSREF block isbeing used, theSYSREF_PD bitmust beclear.\n–IftheSYSREF Pulser isbeing used, theSYSREF_PLSR_PD bitmust beclear.\n–Foreach SDCLKoutY being used forSYSREF, respective SDCLKoutY_PD bitsmust becleared.\n3.SYSREF_DDLY_PD and DCLKoutX_DDLY_PD bits must beclear topower upthedigital delay circuitry\nduring SYNC. After theSYNC event, these bitsmay besettoreduce power consumption.\n4.The SYNC_DISX bitmust beclear toallow theSYNC/SYSREF signal toreset thedivider circuit. The\nSYSREF_MUX register selects theSYNC source.\n5.Other bitswhich impact theoperation ofSYNC, such asSYNC_1SHOT_EN, may besetasdesired.\nTable 1illustrates thesome possible combinations ofSYSREF_MUX andSYNC_MODE.\nTable 1.Some Possible SYNC Configurations\nNAME SYNC_MODE SYSREF_MUX OTHER DESCRIPTION\nSYNC disabled 0 0 CLKin0_OUT_MUX ≠0 NoSYNC occurs.\nPinorSPISYNC 1 0 CLKin0_OUT_MUX ≠0Basic SYNC functionality, SYNC pinpolarity is\nselected bySYNC_POL.\nToachieve SYNC through SPI, toggle the\nSYNC_POL bit.\nDifferential input\nSYNC0or1 0or1 CLKin0_OUT_MUX =0 Differential CLKin0 now operates asSYNC input.\nJESD204B pulser\nonpintransition.2 2SYSREF_PULSE_CNT\nsets pulse countProduce SYSREF_PULSE_CNT programmed\nnumber ofpulses onpintransition. SYNC_POL can\nbeused tocause SYNC through SPI.\nJESD204B pulser\nonSPI\nprogramming.3 2SYSREF_PULSE_CNT\nsets pulse countProgramming theSYSREF_PULSE_CNT register\nstarts sending thenumber ofpulses.\nRe-clocked SYNC 1 1SYSREF operational,\nSYSREF divider as\nrequired fortraining frame\nsize.Allows precise SYNC forn-bit frame training patterns\nfornon-JESD converters such asLM97600.\nExternal SYSREF\nrequest0 2SYSREF_REQ_EN =1\nPulser powered upWhen theSYNC pinisasserted, continuous SYSERF\npulses occur. Turning onandoffofthepulses is\nsynchronized, toprevent runtpulses from occurring\nonSYSREF.\nContinuous\nSYSREFX 3SYSREF_PD =0\nSYSREF_DDLY_PD =0\nSYSREF_PLSR_PD =1\n(1)Continuous SYSREF signal. Useful forvalidating\nphase alignment ofSYSREF clocks, butnot\nrecommended foruseinlow-noise applications dueto\ncrosstalk spurs.\n40LMK04821 ,LMK04826 ,LMK04828\nSNAS605AS –MARCH 2013 –REVISED MAY 2020 www.ti.com\nProduct Folder Links: LMK04821 LMK04826 LMK04828Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments IncorporatedFeature Description (continued)\nTable 1.Some Possible SYNC Configurations (continued)\nNAME SYNC_MODE SYSREF_MUX OTHER DESCRIPTION\nDirect SYSREF\ndistribution0 0CLKin0_OUT_MUX =0\nSDCLKoutY_DDLY =0\n(Local sysref DDLY\nbypassed)\nSYSREF_DDLY_PD =1\nSYSREF_PLSR_PD =1\nSYSREF_PD =1.Adirect fan-out ofSYSREF with nore-clocking to\nclock distribution path.\n9.3.2 JEDEC JESD204B\n9.3.2.1 How ToEnable SYSREF\nTable 2summarizes thebitsneeded tomake SYSREF functionality operational.\nTable 2.SYSREF Bits\nREGIS\nTERFIELD VALUE DESCRIPTION\n0x140 SYSREF_PD 0 Must beclear topower-up SYSREF circuitry.\n0x140SYSREF_DDLY_\nPD0 Must beclear topower-up digital delay circuitry during initial SYNC, toensure deterministic timing.\n0x143 SYNC_EN 1 Must besettoenable SYNC.\n0x143 SYSREF_CLR 1→0Donothold local SYSREF_DDLY block inreset except atstart.\nAnytime SYSREF_PD =1because ofuser programming ordevice RESET, itisnecessary toset\nSYSREF_CLR for15clock distribution path cycles toclear thelocal SYSREF digital delay. After\nclearing local delays, SYSREF_CLR must becleared toallow SYSREF tooperate.\nEnabling JESD204B operation involves synchronizing alltheclock dividers with theSYSREF divider, then\nconfiguring theactual SYSREF functionality.\n9.3.2.1.1 Setup ofSYSREF Example\nThe following procedure isaprogramming example forasystem operating with a3000-MHz VCO frequency.\nUse DCLKout0 andDCLKout2 todrive converters at1500 MHz. Use DCLKout4 todrive anFPGA at150 MHz.\nSynchronize theconverters andFPGA using twoSYSREF pulses at10MHz.\n1.Program registers 0x000 to0x1fff asdesired. Key toprepare forSYSREF operations (see Recommended\nProgramming Sequence ):\na.Prepare formanual SYNC: SYNC_POL =0,SYNC_MODE =1,SYSREF_MUX =0\nb.Setup output dividers asperexample: DCLKout0_DIV and DCLKout2_DIV =2forfrequency of1500\nMHz. DCLKout4_DIV =20forfrequency of150MHz.\nc.Setup output dividers asperexample: SYSREF_DIV =300for10MHz SYSREF\nd.Setup SYSREF: SYSREF_PD =0,SYSREF_DDLY_PD =0,DCLKout0_DDLY_PD =0,\nDCLKout2_DDLY_PD =0,DCLKout4_DDLY_PD =0,SYNC_EN =1,SYSREF_PLSR_PD =0,\nSYSREF_PULSE_CNT =1(2pulses). SDCLKout1_PD =0,SDCLKout3_PD =0\ne.Clear Local SYSREF DDLY: SYSREF_CLR =1.\n2.Establish deterministic phase relationships between SYSREF andthedevice clock forJESD204B:\na.Setdevice clock andSYSREF divider digital delays: DCLKout0_DDLY_CNTH, DCLKout0_DDLY_CNTL,\nDCLKout2_DDLY_CNTH, DCLKout2_DDLY_CNTL, DCLKout4_DDLY_CNTH, DCLKout4_DDLY_CNTL,\nSYSREF_DDLY.\nb.Setdevice clock digital delay halfsteps: DCLKout0_HS, DCLKout2_HS, DCLKout4_HS.\nc.SetSYSREF clock digital delay asrequired toachieve known phase relationships: SDCLKout1_DDLY,\nSDCLKout3_DDLY, SDCLKout5_DDLY.\nd.To allow SYNC toeffect dividers: SYNC_DIS0 =0,SYNC_DIS2 =0,SYNC_DIS4 =0,\nSYNC_DISSYSREF =0\n41LMK04821 ,LMK04826 ,LMK04828\nwww.ti.com SNAS605AS –MARCH 2013 –REVISED MAY 2020\nProduct Folder Links: LMK04821 LMK04826 LMK04828Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments Incorporatede.Perform SYNC bytoggling SYNC_POL =1,then SYNC_POL =0.\n3.When thedividers aresynchronized, disable SYNC from resetting these dividers. Itisnotdesired for\nSYSREF toreset it\'sown divider orthedividers oftheoutput clocks.\na.Prevent SYSREF from affecting dividers: SYNC_DIS0 =1,SYNC_DIS2 =1,SYNC_DIS4 =1,\nSYNC_DISSYSREF =1.\n4.Release reset oflocal SYSREF digital delay.\na.SYSREF_CLR =0.Note this bitneeds tobesetforonly 15clock distribution path cycles after\nSYSREF_PD =0.\n5.SetSYSREF operation.\na.Allow pinSYNC event tostart pulser: SYNC_MODE =2.\nb.Select pulser asSYSREF signal: SYSREF_MUX =2.\n6.After theprocedure iscomplete, asserting theSYNC pinortoggling SYNC_POL results inaseries of2\nSYSREF pulses.\n9.3.2.1.2 SYSREF_CLR\nThe local digital delay oftheSDCLKout isimplemented asashift buffer. Toensure nounwanted pulses occur at\nthisSYSREF output atstartup when using SYSREF, clear thebuffers bysetting SYSREF_CLR =1for15VCO\nclock cycles. This bitissetafter areset; thus, itmust becleared before theSYSREF output isused.\n9.3.2.2 SYSREF Modes\n9.3.2.2.1 SYSREF Pulser\nThis mode allows fortheoutput of1,2,4,or8SYSREF pulses forevery SYNC pinevent orSPIprogramming.\nThis implements thegapped periodic functionality oftheJEDEC JESD204B specification.\nWhen inSYSREF pulser mode, programming thefield SYSREF_PULSE_CNT inregister 0x13E results inthe\npulser sending theprogrammed number ofpulses.\n9.3.2.2.2 Continuous SYSREF\nThis mode allows forcontinuous output oftheSYSREF clock.\nContinuous operation ofSYSREF isnotrecommended, duetocrosstalk from theSYSREF clock todevice clock.\nJESD204B isdesigned tooperate with asingle burst ofpulses toinitialize thesystem atstartup, after which itis\ntheoretically notrequired tosend another SYSREF, because thesystem continues tooperate with deterministic\nphases.\nIfcontinuous operation ofSYSREF isrequired, consider using aSYSREF output from anon-adjacent output or\nSYSREF from theOSCout pin,tominimize crosstalk.\n9.3.2.2.3 SYSREF Request\nThis mode allows anexternal source tosynchronously turn onoroffacontinuous stream ofSYSREF pulses,\nusing theSYNC/SYSREF_REQ pin.\nSetupthemode byprogramming SYSREF_REQ_EN =1andSYSREF_MUX =2(Pulser). The pulser does not\nneed tobepowered forthismode ofoperation.\nWhen theSYSREF_REQ pinisasserted, theSYSREF_MUX issynchronously settocontinuous mode, providing\ncontinuous pulses attheSYSREF frequency, until theSYSREF_REQ pinisunasserted and thefinal SYSREF\npulse completes sending synchronously.\nDCLKout0\n368.64 MHz\nDCLKout2\n368.64 MHzNo CLKout during SYNC\nSYNC event 1 VCO cycle delay\n42LMK04821 ,LMK04826 ,LMK04828\nSNAS605AS –MARCH 2013 –REVISED MAY 2020 www.ti.com\nProduct Folder Links: LMK04821 LMK04826 LMK04828Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments Incorporated9.3.3 Digital Delay\nDigital (coarse) delay allows agroup ofoutputs tobedelayed by4to32VCO cycles. The delay step canbeas\nsmall ashalftheperiod oftheVCO cycle, byusing theDCLKoutX_HS bit.There aretwoways tousethedigital\ndelay:\n1.Fixed digital delay\n2.Dynamic digital delay\nInboth delay modes, theregular clock divider issubstituted with analternative divide value. Thesubstitute divide\nvalue consists oftwo values, DCLKoutX_DDLY_CNTH and DCLKoutX_DDLY_CNTL. The minimum\n_CNTH/_CNTL value is2and themaximum _CNTH/_CNTL value is16.This results inaminimum alternative\ndivide value of4andamaximum of32.\n9.3.3.1 Fixed Digital Delay\nFixed digital delay value takes effect ontheclock outputs after aSYNC event. Assuch, theoutputs areLOW for\nawhile during theSYNC event. Applications that cannot accept clock interruption when adjusting digital delay\nshould usedynamic digital delay.\n9.3.3.1.1 Fixed Digital Delay Example\nAssuming thedevice already hasthefollowing initial configurations, andtheapplication should delay DCLKout2\nbyoneVCO cycle compared toDCLKout0:\n•VCO frequency =2949.12 MHz\n•DCLKout0 =368.64 MHz (DCLKout0_DIV =8)\n•DCLKout2 =368.64 MHz (DCLKout2_DIV =8)\nThese steps should befollowed:\n1.SetDCLKout0_DDLY_CNTH =4andDCLKout2_DDLY_CNTH =4.First partofdelay foreach clock.\n2.SetDCLKout0_DDLY_CNTL =4andDCLKout2_DDLY_CNTL =5.Second partofdelay foreach clock.\n3.SetDCLKout0_DDLY_PD =0andDCLKout2_DDLY_PD =0.Power upthedigital delay circuit.\n4.SetSYNC_DIS0 =0andSYNC_DIS2 =0.Allow theoutput tobesynchronized.\n5.Perform SYNC byasserting, then deasserting SYNC. Either byusing SYNC_POL bitortheSYNC pin.\n6.When theSYNC iscomplete, power down DCLKout0_DDLY_PD =1and/or DCLKout2_DDLY_PD =1to\nsave power.\n7.Set SYNC_DIS0 =1and SYNC_DIS2 =1,toprevent theoutputs from being synchronized byother\nSYNC/SYSREF events.\nFigure 14.Fixed Digital Delay Example\n43LMK04821 ,LMK04826 ,LMK04828\nwww.ti.com SNAS605AS –MARCH 2013 –REVISED MAY 2020\nProduct Folder Links: LMK04821 LMK04826 LMK04828Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments Incorporated(1) Toachieve _CNTH/_CNTL value of16,0must beprogrammed intothe_CNTH/_CNTL field.9.3.3.2 Dynamic Digital Delay\nDynamic digital delay allows thephase ofclocks tobechanged with respect toeach other, with little impact to\ntheclock signal. This isaccomplished bysubstituting theregular clock divider with analternate divide value for\none cycle. This substitution occurs anumber oftimes equal tothe value programmed into the\nDDLYd_STEP_CNT field foralloutputs with DDLYdX_EN =1.\n•Byprogramming alarger alternate divider (delay) value, thephase oftheadjusted outputs isdelayed with\nrespect totheother clocks.\n•Byprogramming asmaller alternate divider (delay) value, thephase oftheadjusted output isadvanced with\nrespect totheother clocks.\nTable 3shows therecommended DCLKoutX_DDLY_CNTH andDCLKoutX_DDLY_CNTL alternate divide setting\nfordelay byone VCO cycle. The clock output ishigh during theDCLKoutX_DDLY_CNTH time topermit a\ncontinuous output clock. Theclock output islowduring theDCLKoutX_DDLY_CNTL time.\nTable 3.Recommended DCLKoutX_DDLY_CNTH/_CNTL Values forDelay byOne VCO Cycle\nCLOCK DIVIDER _CNTH _CNTL CLOCK DIVIDER _CNTH _CNTL\n2 2 3 17 9 9\n3 3 4 18 9 10\n4 2 3 19 10 10\n5 3 3 20 10 11\n6 3 4 21 11 11\n7 4 4 22 11 12\n8 4 5 23 12 12\n9 5 5 24 12 13\n10 5 6 25 13 13\n11 6 6 26 13 14\n12 6 7 27 14 14\n13 7 7 28 14 15\n14 7 8 29 15 15\n15 8 8 30 15 0(1)\n16 8 9 31 0(1)0(1)\nDCLKout0\n368.64 MHz\nDCLKout2\n368.64 MHz\nFirst \nAdjustmentVCO\n2949.12 MHz\nDCLKout2\n368.64 MHz\nSecond \nAdjustmentCNTH = 4 CNTL = 5\nCNTH = 4 CNTL = 5 CNTH = 4 CNTL = 5\n44LMK04821 ,LMK04826 ,LMK04828\nSNAS605AS –MARCH 2013 –REVISED MAY 2020 www.ti.com\nProduct Folder Links: LMK04821 LMK04826 LMK04828Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments Incorporated9.3.3.3 Single andMultiple Dynamic Digital Delay Example\nInthisexample, twoseparate adjustments aremade tothedevice clocks. Inthefirstadjustment, asingle delay\nof1VCO cycle occurs between DCLKout2 andDCLKout0. Inthesecond adjustment, twodelays of1VCO cycle\noccur between DCLKout2 and DCLKout0. Atthis point intheexample, DCLKout2 isdelayed 3VCO cycles\nbehind DCLKout0.\nAssuming thedevice already hasthefollowing initial configurations:\n•VCO frequency: 2949.12 MHz\n•DCLKout0 =368.64 MHz, DCLKout0_DIV =8\n•DCLKout2 =368.64 MHz, DCLKout2_DIV =8\nThefollowing steps illustrate theexample above:\n1.SetDCLKout2_DDLY_CNTH =4.First partofdelay forDCLKout2.\n2.SetDCLKout2_DDLY_CNTL =5.Second partofdelay forDCLKout2.\n3.SetDCLKout2_DDLY_PD =0.Enable thedigital delay forDCLKout2.\n4.SetDDLYd2_EN =1.Enable dynamic digital delay forDCLKout2.\n5.SetSYNC_DIS0 =1andSYNC_DIS2 =0.Sync should bedisabled toDCLKout0, butnotDCLKout2.\n6.SetSYNC_MODE =3.Enable SYNC event from SPIwrite totheDDLYd_STEP_CNT register.\n7.SetSYNC_MODE =2,SYSREF_MUX =2.Setup proper SYNC settings.\n8.SetDDLYd_STEP_CNT =1.This begins thefirstadjustment.\nBefore step 8DCLKout2 clock edge isaligned withDCLKout0.\nAfter step 8,DCLKout2 counts four VCO cycles high and then fiveVCO cycles lowasprogrammed by\nDCLKout2_DDLY_CNTH and DCLKout2_DDLY_CNTL fields, effectively delaying DCLKout2 byone VCO\ncycle withrespect toDCLKout0. This isthefirst adjustment.\n9.SetDDLYd_STEP_CNT =2.This begins thesecond adjustment.\nBefore step 9,DCLKout2 clock edge wasdelayed 1VCO cycle from DCLKout0.\nAfter step 9,DCLKout2 counts four VCO cycles high and then fiveVCO cycles low, asprogrammed by\nDCLKout2_DDLY_CNTH andDCLKout2_DDLY_CNTL fields twice, delaying DCLKout2 bytwoVCO cycles\nwithrespect toDCLKout0. This isthesecond adjustment.\nFigure 15.Single andMultiple Adjustment Dynamic Digital Delay Example\n45LMK04821 ,LMK04826 ,LMK04828\nwww.ti.com SNAS605AS –MARCH 2013 –REVISED MAY 2020\nProduct Folder Links: LMK04821 LMK04826 LMK04828Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments Incorporated9.3.4 SYSREF toDevice Clock Alignment\nToensure proper JESD204B operation, thetiming relationship between theSYSREF andthedevice clock must\nbeadjusted foroptimum setup andhold time asshown in\nAdded timing alignment figure, alignment equations toSYSREF toDevice Clock Alignment .The global SYSREF\ndigital delay (SYSREF_DDLY). local SYSREF digital delay (SDCLKoutY_DDLY), local SYSREF half step\n(SDCLKoutY_HS), and local SYSREF analog delay (SDCLKoutY_ADLY, SDCLKoutY_ADLY_EN) can be\nadjusted toprovide therequired setup and hold time between SYSREF and device clock. Itisalso possible to\nadjust thedevice clock digital delay (DCLKoutX_DDLY_CNTH, DCLKoutX_DDLY_CNTL), device clock halfstep\n(DCLKoutX_HS), device clock analog delay (DCLKoutX_ADLY, DCLKoutX_ADLY_EN), anddevice clock muxes\n(DCLKoutX_MUX, DCLKoutX_ADLY_MUX) toadjust phase with respect toSYSREF.\nFigure 16.SYSREF toDevice Clock Timing Alignment\nDepending onthesettings forDCLKoutX andtheSYSREF divider, some adjustment may beneeded tocorrectly\nalign DCLKoutX toSDCLKoutY. Equation 1andEquation 2predict therelative DCLKoutX toSDCLKoutY delay:\nDELAYDCLK =DCLKoutX_DDLY_CNTH +DCLKoutX_DDLY_CNTL (1)\nDELAYSDCLK =SYSREF_DDLY +SDCLKoutY_DDLY +SYSREF_DIV_ADJUST +DCLKout_MUX_ADJUST\nwhere\n•SYSREF_DIV_ADJUST =2IF(SYSREF_DIV %4<2)ELSE 3\n•DCLKoutX_MUX_ADJUST =1IF(Duty Cycle Correction enabled) ELSE 0 (2)\nFortherelative delay equations, thecycle delay rather than theregister value should beused, since cycle delay\ndoes notalways equal register value (example: _CNTH/_CNTL=0, delay=16). Device clock duty cycle correction\ncanbeenabled forboth digital andanalog paths, either bysetting DCLKoutX_MUX=1 (digital only), orbysetting\nDCLKoutX_MUX=3 andDCLKoutX_ADLY_MUX=1. Ifhalfstep isenabled oneither path, delay canbeincluded\nby subtracting 0.5 from the enabled path. As an example, ifDCLKoutX_DDLY_CNTH=7,\nDCLKoutX_DDLY_CNTL=6, SYSREF_DDLY=8, SDCLKoutY_DDLY=2 cycles, SYSREF_DIV=30,\nDCLKoutX_MUX=1, DCLKoutX_HS=0, SDCLKoutX_HS=0:\n•DELAY DCLK =7+6=13\n•SYSREF_DIV_ADJUST =(30%4<2)?2:3=3\n•DCLKoutX_MUX_ADJUST =DCC ?1:0=0\n•DELAY SDCLK =8+2+3+0=13\nTocalculate theexpected time delay from thefirstedge ofDCLKoutX tothefirstedge ofSDCLKoutY, refer to\nEquation 3.Substitute the analog delays with the appropriate time values (inseconds) according to\nDCLKoutX_ADLY, DCLKoutX_ADLY_MUX, DCLKout_MUX and SDCLKoutY_ADLY_EN, SDCLKoutY_ADLY .\ntsJESD204B isprovided intheElectrical Characteristics section fortheconditions intheexample above as-80ps.\ntDCLK-to-SDCLK =(FDistribution )-1×(DELAYSDCLK -DELAYDCLK)+SDCLKoutY_ADLY -DCLKoutY_ADLY +tsJESD204B (3)\n46LMK04821 ,LMK04826 ,LMK04828\nSNAS605AS –MARCH 2013 –REVISED MAY 2020 www.ti.com\nProduct Folder Links: LMK04821 LMK04826 LMK04828Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments Incorporated9.3.5 Input Clock Switching\nManual, pinselect, and automatic are three kinds clock input switching modes that can besetwith the\nCLKin_SEL_MODE register.\nThe following sections describe how theactive input clock isselected andwhat causes aswitching event inthe\nvarious clock input selection modes.\n9.3.5.1 Input Clock Switching -Manual Mode\nWhen CLKin_SEL_MODE is0,1,or2,then CLKin0, CLKin1, orCLKin2 respectively isalways selected asthe\nactive input clock. Manual mode also overrides theEN_CLKinX bits, such thattheCLKinX buffer operates even if\nEN_CLKinX =0.\nIfholdover isentered inthismode, thedevice re-locks totheselected CLKin upon holdover exit.\n9.3.5.2 Input Clock Switching -PinSelect Mode\nWhen CLKin_SEL_MODE is3,thepins CLKin_SEL0 andCLKin_SEL1 select which clock input isactive.\nConfiguring PinSelect Mode\nThe CLKin_SEL0_TYPE must beprogrammed toaninput value fortheCLKin_SEL0 pintofunction asaninput\nforpinselect mode.\nThe CLKin_SEL1_TYPE must beprogrammed toaninput value fortheCLKin_SEL1 pintofunction asaninput\nforpinselect mode.\nIftheCLKin_SELX_TYPE issetasoutput, thepininput value isconsidered low.\nThepolarity ofCLKin_SEL0 andCLKin_SEL1 input pins canbeinverted with theCLKin_SEL_INV bit.\nTable 4defines which input clock isactive depending onCLKin_SEL0 andCLKin_SEL1 state.\nTable 4.Active Clock Input -PinSelect Mode, CLKin_SEL_INV =0\nPINCLKin_SEL1 PINCLKin_SEL0 ACTIVE CLOCK\nLow Low CLKin0\nLow High CLKin1\nHigh Low CLKin2\nHigh High Holdover\nThe pinselect mode ignores theEN_CLKinX bits, such thattheCLKinX buffer operates even ifEN_CLKinX =0.\nToswitch asfastaspossible, keep theswitchable clock input buffers enabled (EN_CLKinX =1).\nPLLX Lock Count\nPLLX_DLD_CNT=Phase Error < /c103NO\nNONO\nYES\nPhase Error < /c103 STARTPLLX\nLock Detected = False\nLock Count = 0Increment\nPLLX Lock CountPLLX\nLock Detected = TrueYES\nYES\n47LMK04821 ,LMK04826 ,LMK04828\nwww.ti.com SNAS605AS –MARCH 2013 –REVISED MAY 2020\nProduct Folder Links: LMK04821 LMK04826 LMK04828Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments Incorporated9.3.5.3 Input Clock Switching -Automatic Mode\nWhen CLKin_SEL_MODE is4and LOS_EN =1,theactive clock isselected inround-robin order ofenabled\nclock inputs, starting onaninput clock switch event. The switching order oftheclocks isCLKin0→CLKin1→\nCLKin2→CLKin0, andsoforth.\nFor aclock input tobeeligible tobeswitched through, itmust beenabled using EN_CLKinX. The\nLOS_TIMEOUT should also besettoafrequency below theinput frequency.\nToensure LOS isvalid forAC-coupled inputs, theMOS mode must besetforCLKinX and notermination is\nallowed tobebetween thepins unless DC-blocked. Forexample, with anLVDS differential signal intoCLKin0, no\n100-Ωtermination should beplaced directly across CLKin0 andCLKin0* pins ontheICside oftheACcoupling\ncapacitors. 100Ωcould instead beplaced onthetransmitter side oftheACcoupling capacitors.\nStarting Active Clock\nWhen programming thismode, thecurrently active clock remains active ifPLL1 lock detect ishigh. Toensure a\nparticular clock input istheactive clock when starting thismode, program CLKin_SEL_MODE tothemanual\nmode which selects thedesired clock input (CLKin0, 1,or2).Wait forPLL1 tolock PLL1_DLD =1,then select\nthismode with CLKin_SEL_MODE =4.\n9.3.6 Digital Lock Detect\nBoth PLL1 and PLL2 support digital lock detect. Digital lock detect compares thephase between thereference\npath (R)andthefeedback path (N)ofthePLL atthephase detector. When thetime error(phase error) between\nthetwosignals isless than aspecified window size (ε),alock detect count increments. When thelock detect\ncount reaches auser-specified value, PLL1_DLD_CNT orPLL2_DLD_CNT, lock detect isasserted (true). When\ndigital lock detect istrue, asingle phase comparison outside thespecified window causes digital lock detect to\nbedeasserted (false). This isillustrated inFigure 17.\nFigure 17.Digital Lock Detect Flowchart\nThis incremental lock detect count feature functions asadigital filter, toensure that lock detect isnotasserted\nwhen thephases ofRandNarewithin thespecified tolerance forabrief time during initial phase lock.\nSee Digital Lock Detect Frequency Accuracy formore detailed information onprogramming theregisters to\nachieve aspecified frequency accuracy inppm with lock detect.\nThe digital lock detect signal can bemonitored ontheStatus_LD1 orStatus_LD2 pin. The pinmay be\nprogrammed tooutput thestatus oflock detect forPLL1, PLL2, orboth PLL1 andPLL2.\nThe digital lock detect feature canalso beused with holdover toautomatically exitholdover mode. See Exiting\nHoldover formore info.\nNOTE\nIncases where theperiod ofthephase detector frequency approaches thevalue ofthe\ndefault PLL1_WND_SIZE increment (40ns), thelock detect circuit willnotfunction with\nthedefault value ofPLL1_WND_SIZE. ForPLL1 phase detector frequencies atorabove\n25MHz, TIrecommends setting PLL1_WND_SIZE less than orequal to0x02 (19ns).\n48LMK04821 ,LMK04826 ,LMK04828\nSNAS605AS –MARCH 2013 –REVISED MAY 2020 www.ti.com\nProduct Folder Links: LMK04821 LMK04826 LMK04828Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments Incorporated9.3.7 Holdover\nHoldover mode causes PLL2 tostay locked onfrequency with minimal frequency drift when aninput clock\nreference toPLL1 becomes invalid, when PLL1 loses lock, orwhen theCPout1 voltage isoutside ofauser-\nspecified acceptable range. While inholdover mode, thePLL1 charge pump isTRI-STATED and afixed tuning\nvoltage issetonCPout1 tooperate PLL1 inopen loop.\n9.3.7.1 Enable Holdover\nProgram HOLDOVER_EN =1toenable holdover mode. Enabling holdover mode does notplace thedevice in\nholdover unless therelevant criteria have been met(example: PLL1 loss oflock). Program HOLDOVER_FORCE\n=1toforce thedevice intoholdover.\nHoldover mode canbeconfigured tosettheCPout1 voltage upon holdover entry, toafixed user-defined voltage\noratracked voltage.\n9.3.7.1.1 Fixed (Manual) CPout1 Holdover Mode\nByprogramming MAN_DAC_EN =1,theMAN_DAC value issetontheCPout1 pinduring holdover.\nThe user canoptionally enable CPout1 voltage tracking (TRACK_EN =1),read back thetracked DAC value,\nthen reprogram MAN_DAC value toauser-desired value based oninformation from previous DAC read backs.\nThis allows themost user control over theholdover CPout1 voltage, butalso requires more user intervention.\n9.3.7.1.2 Tracked CPout1 Holdover Mode\nByprogramming MAN_DAC_EN =0and TRACK_EN =1,thetracked voltage ofCPout1 issetontheCPout1\npinduring holdover. When theDAC has acquired thecurrent CPout1 voltage, theDAC_Locked signal isset,\nwhich may beobserved onStatus_LD1 orStatus_LD2 pins byprogramming PLL1_LD_MUX orPLL2_LD_MUX,\nrespectively.\nUpdates totheDAC value fortheTracked CPout1 sub-mode occurs attherate ofthePLL1 phase detector\nfrequency divided by(DAC_CLK_MULT ×DAC_CLK_CNTR).\nTheDAC update rateshould beprogrammed for≤100kHztoensure DAC holdover accuracy.\nTheability toprogram slow DAC update rates, forexample oneDAC update per4.08 seconds when using 1024-\nkHz PLL1 phase-detector frequency with DAC_CLK_MULT =16,384 and DAC_CLK_CNTR =255, allows the\ndevice tolook-back and setCPout1 atprevious "good" CPout1 tuning voltage values before theevent which\ncaused holdover tooccur.\nThecurrent voltage ofDAC value canberead back using RB_DAC_VALUE; seeRB_DAC_VALUE .\n9.3.7.2 Entering Holdover\nThere areseveral ways toenter holdover.\n•HOLDOVER_LOS_DET =1andaloss ofactive reference isdetected.\n•HOLDOVER_PLL1_DET =1andPLL1 loss oflock isdetected.\n•HOLDOVER_VTUNE_DET =1and thevoltage monitored bytheDAC onCPout1 isless than thevalue set\nbyDAC_TRIP_LOW, orgreater than thevalue setbyDAC_TRIP_HIGH.\n•HOLDOVER_FORCE =1.\n9.3.7.3 During Holdover\nPLL1 isruninopen-loop mode.\n•PLL1 charge pump issettoTRI-STATE.\n•PLL1 DLD isdeasserted.\n•TheHOLDOVER status isasserted.\n•During holdover, ifPLL2 was locked prior toentry ofholdover mode, PLL2 DLD continues tobeasserted.\n•CPout1 voltage issetto:\n–avoltage setintheMAN_DAC register (MAN_DAC_EN =1).\n–avoltage determined tobethelastvalid CPout1 voltage (MAN_DAC_EN =0).\n•PLL1 attempts tolock with theactive clock input.\nHoldover accuracy (ppm) = ± 6.4 mV × Kv × 1e6\nVCXO Frequency\n49LMK04821 ,LMK04826 ,LMK04828\nwww.ti.com SNAS605AS –MARCH 2013 –REVISED MAY 2020\nProduct Folder Links: LMK04821 LMK04826 LMK04828Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments IncorporatedThe HOLDOVER status signal can bemonitored ontheStatus_LD1 orStatus_LD2 pinbyprogramming the\nPLL1_DLD_MUX orPLL2_DLD_MUX register toHoldover Status.\n9.3.7.4 Exiting Holdover\nHoldover mode canbeexited inoneoftwoways.\n•Manually, byprogramming thedevice from thehost.\n•Automatically, byaclock operating within aspecified ppm ofthecurrent PLL1 frequency ontheactive clock\ninput.\n9.3.7.5 Holdover Frequency Accuracy andDAC Performance\nWhen inholdover mode, PLL1 runs inopen loop andtheDAC sets theCPout1 voltage. Iffixed CPout1 mode is\nused, then theoutput oftheDAC isvoltage-dependant upon theMAN_DAC register. Iftracked CPout1 mode is\nused, then theoutput oftheDAC isthevoltage attheCPout1 pinbefore holdover mode was entered. When\nusing tracked mode and MAN_DAC_EN =1,during holdover theDAC value isloaded with theprogrammed\nvalue inMAN_DAC, notthetracked value.\nWhen intracked CPout1 mode, theDAC hasaworst-case tracking error of±2LSBs when PLL1 tuning voltage is\nacquired. The step size isapproximately 3.2mV, thus theVCXO frequency error during holdover mode caused\nbytheDAC tracking accuracy is±6.4mV×Kv,where Kvisthetuning sensitivity oftheVCXO inuse. Thus, the\naccuracy ofthesystem when inholdover mode inppm is:\n(4)\nExample: consider asystem with a19.2-MHz clock input, and a153.6-MHz VCXO with aKvof17kHz/V. The\naccuracy ofthesystem inholdover inppm is:\n±0.71 ppm =±6.4mV×17kHz/V ×1e6/153.6 MHz (5)\nItisimportant toaccount forthisfrequency error when determining theallowable frequency error window to\ncause holdover mode toexit.\n9.3.7.6 Holdover Mode -Automatic Exit ofHoldover\nThe LMK0482x device can beprogrammed toautomatically exit holdover mode when thefrequency onthe\nactive clock input achieves aspecified accuracy. The programmable variables include PLL1_WND_SIZE and\nHOLDOVER_DLD_CNT .\nSee Digital Lock Detect Frequency Accuracy tocalculate theregister values tocause holdover toautomatically\nexitupon reference signal recovery towithin auser specified ppm error oftheholdover frequency.\nThe time toexitholdover may vary, because thecondition forautomatic holdover exitisforthereference and\nfeedback signals tohave atime/phase error less than aprogrammable value. Because twoclock signals may be\nvery close infrequency butnotclose inphase, itmay take along time forthephases oftheclocks toalign\nthemselves within theallowable time/phase error before holdover exits.\nRCLKinX\nCLKinX* \nNPhase \nDetector\nPLL1External VCXO \nor Tunable \nCrystal\nR\nNPhase \nDetector\nPLL2\nDual\nInternal\nVCOsExternal\nLoop Filter\nOSCin CPout1OSCout\nOSCout*\nLMK0482xCPout2\nDevice Clock\nDivider\nDigital Delay\nAnalog Delay\nSDCLKoutY\nSDCLKoutY* \nDCLKoutX\nDCLKoutX*\n Partially \nIntegrated \nLoop Filter7 Device \nClocksExternal \nLoop FilterPLL1 PLL2\n7 blocks\nUp to 3 \ninputs\nInput \nBuffer\nSYSREF\nDigital Delay\nAnalog Delay7 SYSREF \nor Device \nClocks\n1 Global SYSREF DividerUp to 1 OSCout\n50LMK04821 ,LMK04826 ,LMK04828\nSNAS605AS –MARCH 2013 –REVISED MAY 2020 www.ti.com\nProduct Folder Links: LMK04821 LMK04826 LMK04828Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments Incorporated9.4 Device Functional Modes\nThe following section describes thesettings toenable various modes ofoperation fortheLMK0482x family. See\nFigure 12andFigure 13forvisual diagrams ofeach mode.\nThe LMK0482x family isaflexible device that can beconfigured formany different use cases. The following\nsimplified block diagrams show theuser thedifferent usecases ofthedevice.\n9.4.1 Dual PLL\nFigure 18illustrates thetypical use case oftheLMK0482x family indual-loop mode. Indual-loop mode, the\nreference toPLL1 isfrom CLKin0, CLKin1, orCLKin2. Anexternal VCXO ortunable crystal isused toprovide\nfeedback forthefirstPLL, and areference tothesecond PLL. This firstPLL cleans thejitter with theVCXO or\nlow-cost tunable crystal byusing anarrow loop bandwidth. The VCXO ortunable crystal output may bebuffered\nthrough theOSCout port. The VCXO ortunable crystal isused asthereference toPLL2, and may bedoubled\nusing thefrequency doubler. Theinternal VCO drives uptoseven divide/delay blocks, which drive upto14clock\noutputs.\nHitless switching and holdover functionality areoptionally available when theinput reference clock islost.\nHoldover works byfixing thetuning voltage ofPLL1 totheVCXO ortunable crystal.\nItisalso possible touseanexternal VCO inplace ofthePLL2 internal VCO. Inthiscase, one less CLKin is\navailable asareference.\nLMK04821 includes VCO1 divider onVCO1 output.\nFigure 18.Simplified Functional Block Diagram forDual-Loop Mode\nTable 5.Dual-Loop Mode Register Configuration\nFIELDREGISTER\nADDRESSFUNCTION VALUE SELECTED VALUE\nPLL1_NCLK_MUX 0x13F Selects theinput tothePLL1 Ndivider 0 OSCin\nPLL2_NCLK_MUX 0x13F Selects theinput tothePLL2 Ndivider 0 PLL2_P\nFB_MUX_EN 0x13F Enables thefeedback mux 0 Disabled\nFB_MUX 0x13F Selects theoutput ofthefeedback mux X Don\'t care because FB_MUX isdisabled\nOSCin_PD 0x140 Powers down theOSCin port 0 Powered up\nCLKin0_OUT_MUX 0x147Selects where theoutput ofCLKin0 is\ndirected.2 PLL1\nCLKin1_OUT_MUX 0x147Selects where theoutput ofCLKin1 is\ndirected.2 PLL1\nVCO_MUX 0x138 Selects theVCO 0,1oranexternal VCO 0or1 VCO 0orVCO 1\nRCLKinX\nCLKinX* \nPhase \nDetector\nPLL1External VCXO \nor Tunable \nCrystal\nR\nNPhase \nDetector\nPLL2\nDual\nInternal\nVCOsExternal\nLoop Filter\nInput \nBuffer CPout1OSCout\nOSCout*\nLMK0482xCPout2\nDivider\nDigital Delay\nAnalog DelaySDCLKoutY\nSDCLKoutY* \nDCLKoutX\nDCLKoutX* Partially \nIntegrated \nLoop Filter\n7 Device\nClocksExternal \nLoop FilterPLL1 PLL2\n7 blocksUp to 3 \ninputs\nN\nOSCin\nInternal or external loopback, user programmableSYSREF\nAnalog Delay\nDigital Delay\n1 Global SYSREF Divider7 SYSREF \nor Device \nClocksUp to 1 OSCout\n51LMK04821 ,LMK04826 ,LMK04828\nwww.ti.com SNAS605AS –MARCH 2013 –REVISED MAY 2020\nProduct Folder Links: LMK04821 LMK04826 LMK04828Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments Incorporated9.4.2 Zero-Delay Dual PLL\nFigure 19illustrates theusecase ofcascaded zero-delay dual-loop mode. This configuration differs from dual-\nloop mode Figure 18inthat thefeedback forPLL2 isdriven byaclock output instead oftheVCO output.\nFigure 20illustrates theusecase ofnested zero-delay dual-loop mode. This configuration issimilar tothedual\nPLL inDual PLL,except that thefeedback tothefirst PLL isdriven byaclock output. This causes theclock\noutputs tohave deterministic phase relationship with theclock input. Because alltheclock outputs can be\nsynchronized together, alltheclock outputs canshare thesame deterministic phase relationship with theclock\ninput signal. The feedback toPLL1 canbeconnected internally asshown using CLKout6, CLKout8, SYSREF, or\nexternally using FBCLKin (CLKin1).\nItisalso possible touseanexternal VCO inplace ofthePLL2 internal VCO; however, because CLKin1 must be\nused asFinfortheexternal VCO, itisunavailable asareference toPLL1 orasexternal zero-delay feedback.\nLMK04821 includes VCO1 divider onVCO1 output.\nFigure 19.Simplified Functional Block Diagram forCascaded Zero-Delay Dual-Loop Mode\nTable 6.Cascaded Zero-Delay Dual-Loop Mode Register Configuration\nFIELDREGISTER\nADDRESSFUNCTION VALUE SELECTED VALUE\nPLL1_NCLK_MUX 0x13F Selects theinput tothePLL1 Ndivider 0 OSCin\nPLL2_NCLK_MUX 0x13F Selects theinput tothePLL2 Ndivider 1 Feedback mux\nFB_MUX_EN 0x13F Enables thefeedback mux. 1 Feedback mux enabled\nFB_MUX 0x13F Selects theoutput ofthefeedback mux. 0,1,or2Select between DCLKout6,\nDCLKout8, SYSREF\nOSCin_PD 0x140 Powers down theOSCin port. 0 Powered up\nCLKin0_OUT_MUX 0x147 Selects where theoutput ofCLKin0 isdirected. 0 PLL1\nCLKin1_OUT_MUX 0x147 Selects where theoutput ofCLKin1 isdirected. 0or2 FinorPLL1\nVCO_MUX 0x138 Selects theVCO 0,1oranexternal VCO 0or1 VCO 0orVCO 1\nRCLKinX\nCLKinX* \nPhase \nDetector\nPLL1External VCXO \nor Tunable \nCrystal\nR\nNPhase \nDetector\nPLL2\nDual\nInternal\nVCOsExternal\nLoop Filter\nInput \nBuffer CPout1OSCout\nOSCout*\nLMK0482xCPout2\nDivider\nDigital Delay\nAnalog DelaySDCLKoutY\nSDCLKoutY* \nDCLKoutX\nDCLKoutX* Partially \nIntegrated \nLoop Filter\n7 Device\nClocksExternal \nLoop FilterPLL1 PLL2\n7 blocksUp to 3 \ninputs\nN\nOSCin\nInternal or external loopback, user programmableSYSREF\nAnalog Delay\nDigital Delay\n1 Global SYSREF Divider7 SYSREF \nor Device \nClocksUp to 1 OSCout\n52LMK04821 ,LMK04826 ,LMK04828\nSNAS605AS –MARCH 2013 –REVISED MAY 2020 www.ti.com\nProduct Folder Links: LMK04821 LMK04826 LMK04828Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments IncorporatedFigure 20.Simplified Functional Block Diagram forNested Zero-Delay Dual-Loop Mode\nLMK04821 includes theVCO1 divider ontheVCO1 output.\nTable 7illustrates nested zero-delay mode. This isthesame ascascaded, except theclock outfeedback isto\nPLL1. The CLKin and CLKout have thesame deterministic phase relationship, buttheVCXO\'s phase isnot\ndeterministic totheCLKin orCLKouts.\nTable 7.Nested Zero-Delay Dual-Loop Mode Register Configuration\nFIELDREGISTER\nADDRESSFUNCTION VALUE SELECTED VALUE\nPLL1_NCLK_MUX 0x13F Selects theinput tothePLL1 Ndivider 1 Feedback mux\nPLL2_NCLK_MUX 0x13F Selects theinput tothePLL2 Ndivider 0 PLL2 P\nFB_MUX_EN 0x13F Enables thefeedback mux. 1 Enabled\nFB_MUX 0x13F Selects theoutput ofthefeedback mux. 0,1,or2Select between DCLKout6,\nDCLKout8, SYSREF\nOSCin_PD 0x140 Powers down theOSCin port. 0 Powered up\nCLKin0_OUT_MUX 0x147 Selects where theoutput ofCLKin0 isdirected. 2 PLL1\nCLKin1_OUT_MUX 0x147 Selects where theoutput ofCLKin1 isdirected. 0or2 FinorPLL1\nVCO_MUX 0x138 Selects theVCO 0,1oranexternal VCO 0or1 VCO 0orVCO 1\n53LMK04821 ,LMK04826 ,LMK04828\nwww.ti.com SNAS605AS –MARCH 2013 –REVISED MAY 2020\nProduct Folder Links: LMK04821 LMK04826 LMK04828Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments Incorporated9.4.3 Single-Loop Mode\nFigure 21illustrates theusecase ofPLL2 single loop mode. When used with aclean high frequency reference\nonOSCin, performance canbecomparable to(oreven better than) dual-loop mode.\nFigure 21.Simplified Functional Block Diagram forSingle-Loop Mode\nTable 8.Single-Loop Mode Register Configuration\nFIELDREGISTER\nADDRESSFUNCTION VALUE SELECTED VALUE\nPLL1_NCLK_MUX 0x13F Selects theinput tothePLL1 Ndivider X Don\'t care\nPLL2_NCLK_MUX 0x13F Selects theinput tothePLL2 Ndivider 0 PLL2 P\nFB_MUX_EN 0x13F Enables thefeedback mux. 0 Disabled\nFB_MUX 0x13F Selects theoutput ofthefeedback mux. 0,1,or2Select between DCLKout6, DCLKout8,\nSYSREF\nOSCin_PD 0x140 Powers down theOSCin port. 0 Powered up\nPLL1_PD 0x140 Powers down PLL1. 1 Powered down\nCLKin0_OUT_MUX 0x147Selects where theoutput ofCLKin0 is\ndirected.X Don\'t care\nCLKin1_OUT_MUX 0x147Selects where theoutput ofCLKin1 is\ndirected.3 Off\nVCO_MUX 0x138 Selects theVCO 0,1oranexternal VCO 0or1 VCO 0orVCO 1\n54LMK04821 ,LMK04826 ,LMK04828\nSNAS605AS –MARCH 2013 –REVISED MAY 2020 www.ti.com\nProduct Folder Links: LMK04821 LMK04826 LMK04828Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments Incorporated9.4.4 Single-Loop Mode With External VCO\nAdding anexternal VCO ispossible using theCLKin1/Fin input port. The input may besingle-ended or\ndifferential. Athigh frequency theinput impedance toFinislow, soaresistive padisrecommended formatching.\nFigure 22.Simplified Functional Block Diagram forSingle-Loop Mode With External VCO\nTable 9.Single-Loop Mode With External VCO Register Configuration\nFIELDREGISTER\nADDRESSFUNCTION VALUE SELECTED VALUE\nPLL1_NCLK_MUX 0x13F Selects theinput tothePLL1 Ndivider X Don\'t care\nPLL2_NCLK_MUX 0x13F Selects theinput tothePLL2 Ndivider 0 PLL2_P\nFB_MUX_EN 0x13F Enables thefeedback mux. 0 Disabled\nFB_MUX 0x13F Selects theoutput ofthefeedback mux. X Don\'t care\nOSCin_PD 0x140 Powers down theOSCin port. 0 Powered up\nVCO_LDO_PD 0x140 Powers down theVCO LDO. 1 Powered down\nVCO_PD 0x140 Powers down theVCO. 1 Powered down\nPLL1_PD 0x140 Powers down PLL1. 1 Powered down\nCLKin0_OUT_MUX 0x147Selects where theoutput ofCLKin0 is\ndirected.X Don\'t care\nCLKin1_OUT_MUX 0x147Selects where theoutput ofCLKin1 is\ndirected.0 Fin\nVCO_MUX 0x138 Selects theVCO 0,1oranexternal VCO 2 External VCO\n55LMK04821 ,LMK04826 ,LMK04828\nwww.ti.com SNAS605AS –MARCH 2013 –REVISED MAY 2020\nProduct Folder Links: LMK04821 LMK04826 LMK04828Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments Incorporated9.4.5 Distribution Mode\nFigure 23illustrates theusecase ofdistribution mode. Asinallother usecases, OSCin toOSCout canbeused\nasabuffer toOSCin orfrom clock distribution path viaCLKout6, CLKout8, ortheSYSREF divider. Athigh\nfrequency theinput impedance toFinislow, soaresistive padisrecommended formatching.\nFigure 23.Simplified Functional Block Diagram forDistribution Mode\nTable 10.Distribution Mode Register Configuration\nFIELDREGISTER\nADDRESSFUNCTION VALUE SELECTED VALUE\nPLL1_NCLK_MUX 0x13F Selects theinput tothePLL1 Ndivider X Don\'t care\nPLL2_NCLK_MUX 0x13F Selects theinput tothePLL2 Ndivider X Don\'t care\nFB_MUX_EN 0x13F Enables thefeedback mux. 0 Disabled\nFB_MUX 0x13F Selects theoutput ofthefeedback mux. X Don\'t care\nOSCin_PD 0x140 Powers down theOSCin port. 1 Powered down\nVCO_LDO_PD 0x140 Powers down theVCO LDO. 1 Powered down\nVCO_PD 0x140 Powers down theVCO. 1 Powered down\nPLL1_PD 0x140 Powers down PLL1. 1 Powered down\nPLL2_PRE_PD 0x173 Powers down PLL2 prescaler. 1 Powered down\nPLL2_PD 0x173 Powers down PLL2. 1 Powered down\nCLKin0_OUT_MUX 0x147Selects where theoutput ofCLKin0 is\ndirected.X Don\'t care\nCLKin1_OUT_MUX 0x147Selects where theoutput ofCLKin1 is\ndirected.0 Fin\nVCO_MUX 0x138 Selects theVCO 0,1oranexternal VCO 2 External VCO\n56LMK04821 ,LMK04826 ,LMK04828\nSNAS605AS –MARCH 2013 –REVISED MAY 2020 www.ti.com\nProduct Folder Links: LMK04821 LMK04826 LMK04828Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments Incorporated9.5 Programming\nLMK0482x family devices areprogrammed using 24-bit registers. Each register consists ofa1-bit command field\n(R/W), a2-bit multi-byte field (W1, W0), a13-bit address field (A12 toA0), andan8-bit data field (D7toD0). The\ncontents ofeach register isclocked inMSB first (R/W), and theLSB (D0) last. During programming, theCS*\nsignal isheld low. The serial data isclocked inontherising edge oftheSCK signal. After theLSB isclocked in,\ntheCS* signal goes high tolatch thecontents intotheshift register. TIrecommends programming registers in\nnumeric order –forexample, 0x000 to0x1FFF –toachieve proper device operation. Each register consists of\none ormore fields which control thedevice functionality. See Electrical Characteristics and Figure 1fortiming\ndetails.\nR/W bit=0isforSPIwrite. R/W bit=1isforSPIread.\nW1andW0should bewritten as0.\n9.5.1 Recommended Programming Sequence\nRegisters areprogrammed innumeric order, with 0x000 being thefirst and 0x1FFF being thelast register\nprogrammed. Therecommended programming sequence from POR involves:\n1.Program register 0x000 with RESET =1.\n2.Program registers innumeric order from 0x000 to0x165. Ensure thefollowing register isprogrammed as\nfollows:\n–0x145 =127(0x7F)\n3.Program register 0x171 to0xAA and0x172 to0x02.\n4.Ifusing LMK04821, program register 0x174.\n5.Program registers 0x17C and0x17D asrequired byOPT_REG_1 andOPT_REG_2 .\n6.Program registers 0x166 to0x1FFF.\nWhen using LMK04821: Program register 0x174, bits4:0(VCO1_DIV) with theproper value before programming\nthePLL2_N register in0x166, 0x167, and0x168 forproper total PLL2_N value.\nProgram register 0x171, 0x172, 0x17C (OPT_REG_1) and 0x17D (OPT_REG_2) before programming PLL2 in\nregisters: 0x166, 0x167, and0x168, tooptimize PLL2_N andVCO1 phase-noise performance over temperature.\n9.5.1.1 SPILOCK\nWhen writing toSPI_LOCK, registers 0x1FFD, 0x1FFE, and0x1FFF should allalways bewritten sequentially.\n9.5.1.2 SYSREF_CLR\nWhen using SYSREF output, SYSREF local digital delay block should becleared using SYSREF_CLR bit.See\nSYSREF_CLR formore info.\n9.5.1.3 RESET Pin\nIftheRESET pinisnotused during normal operation, TIrecommends programming theRESET_TYPE register\ntoanoutput setting, toprevent noise from spontaneously resetting thedevice.\n57LMK04821 ,LMK04826 ,LMK04828\nwww.ti.com SNAS605AS –MARCH 2013 –REVISED MAY 2020\nProduct Folder Links: LMK04821 LMK04826 LMK04828Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments Incorporated9.6 Register Maps\n9.6.1 Register Map forDevice Programming\nTable 11provides theregister map fordevice programming. Any register can beread from thesame data\naddress itiswritten to.\nTable 11.LMK0482x Register Map\nADDRESS DATA\n[11:0] 7 6 5 4 3 2 1 0\n0x000 RESET 0 0SPI_3WIRE\n_DIS0 0 0 0\n0x002 0 0 0 0 0 0 0POWER\nDOWN\n0x003 ID_DEVICE_TYPE\n0x004 ID_PROD[15:8]\n0x005 ID_PROD[7:0]\n0x006 ID_MASKREV\n0x00C ID_VNDR[15:8]\n0x00D ID_VNDR[7:0]\n0x100 0CLKout0_1\n_ODLCLKout0_1\n_IDLDCLKout0_DIV\n0x101 DCLKout0_DDLY_CNTH DCLKout0_DDLY_CNTL\n0x103 DCLKout0_ADLYDCLKout0_\nADLY_MUXDCLKout0_MUX\n0x104 0DCLKout0\n_HSSDCLKout1\n_MUXSDCLKout1_DDLYSDCLKout1\n_HS\n0x105 0 0 0SDCLKout1_\nADLY_ENSDCLKout1_ADLY\n0x106DCLKout0\n_DDLY_PDDCLKout0\n_HSg_PDDCLKout0\n_ADLYg_PDDCLKout0\n_ADLY _PDCLKout0_1\n_PDSDCLKout1_DIS_MODESDCLKout1\n_PD\n0x107SDCLKout1\n_POLCLKout1_FMTDCLKout0\n_POLCLKout0_FMT\n0x108 0CLKout2_3\n_ODLCLKout2_3\n_IDLDCLKout2_DIV\n0x109 DCLKout2_DDLY_CNTH DCLKout2_DDLY_CNTL\n0x10B DCLKout2_ADLYDCLKout2_\nADLY_MUXDCLKout2_MUX\n0x10C 0DCLKout2\n_HSSDCLKout3\n_MUXSDCLKout3_DDLYSDCLKout3\n_HS\n0x10D 0 0 0SDCLKout3\n_ADLY_ENSDCLKout3_ADLY\n0x10EDCLKout2\n_DDLY_PDDCLKout2\n_HSg_PDDCLKout2\n_ADLYg_PDDCLKout2\n_ADLY _PDCLKout2_3\n_PDSDCLKout3_DIS_MODESDCLKout3\n_PD\n0x10FSDCLKout3\n_POLCLKout3_FMTDCLKout2\n_POLCLKout2_FMT\n0x110 0CLKout4_5\n_ODLCLKout4_5\n_IDLDCLKout4_DIV\n0x111 DCLKout4_DDLY_CNTH DCLKout4_DDLY_CNTL\n0x113 DCLKout4_ADLYDCLKout4_\nADLY_MUXDCLKout4_MUX\n0x114 0DCLKout4\n_HSSDCLKout5\n_MUXSDCLKout5_DDLYSDCLKout5\n_HS\n0x115 0 0 0SDCLKout5\n_ADLY_ENSDCLKout5_ADLY\n0x116DCLKout4\n_DDLY_PDDCLKout4\n_HSg_PDDCLKout4\n_ADLYg_PDDCLKout4\n_ADLY _PDCLKout4_5\n_PDSDCLKout5_DIS_MODESDCLKout5\n_PD\n0x117SDCLKout5\n_POLCLKout5_FMTDCLKout4\n_POLCLKout4_FMT\n0x118 0CLKout6_7\n_ODLCLKout6_8\n_IDLDCLKout6_DIV\n58LMK04821 ,LMK04826 ,LMK04828\nSNAS605AS –MARCH 2013 –REVISED MAY 2020 www.ti.com\nProduct Folder Links: LMK04821 LMK04826 LMK04828Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments IncorporatedRegister Maps (continued)\nTable 11.LMK0482x Register Map (continued)\nADDRESS DATA\n[11:0] 7 6 5 4 3 2 1 0\n0x119 DCLKout6_DDLY_CNTH DCLKout6_DDLY_CNTL\n0x11B DCLKout6_ADLYDCLKout6_\nADLY_MUXDCLKout6_MUX\n0x11C 0DCLKout6\n_HSSDCLKout7\n_MUXSDCLKout7_DDLYSDCLKout7\n_HS\n0x11D 0 0 0SDCLKout7\n_ADLY_ENSDCLKout7_ADLY\n0x11EDCLKout6\n_DDLY_PDDCLKout6\n_HSg_PDDCLKout6\n_ADLYg_PDDCLKout6\n_ADLY _PDCLKout6_7\n_PDSDCLKout7_DIS_MODESDCLKout7\n_PD\n0x11FSDCLKout7\n_POLCLKout7\n_FMTDCLKout6\n_POLCLKout6_FMT\n0x120 0CLKout8_9\n_ODLCLKout8_9\n_IDLDCLKout8_DIV\n0x121 DCLKout8_DDLY_CNTH DCLKout8_DDLY_CNTL\n0x123 DCLKout8_ADLYDCLKout8\n_ADLY_MUXDCLKout8_MUX\n0x124 0DCLKout8\n_HSSDCLKout9\n_MUXSDCLKout9_DDLYSDCLKout9\n_HS\n0x125 0 0 0SDCLKout9\n_ADLY_ENSDCLKout9_ADLY\n0x126DCLKout8\n_DDLY_PDDCLKout8\n_HSg_PDDCLKout8\n_ADLYg_PDDCLKout8\n_ADLY _PDCLKout8_9\n_PDSDCLKout9_DIS_MODESDCLKout9\n_PD\n0x127SDCLKout9\n_POLCLKout9_FMTDCLKout8\n_POLCLKout8_FMT\n0x128 0CLKout10\n_11_ODLCLKout10\n_11_IDLDCLKout10_DIV\n0x129 DCLKout10_DDLY_CNTH DCLKout10_DDLY_CNTL\n0x12B DCLKout10_ADLYDCLKout10\n_ADLY_MUXDCLKout10_MUX\n0x12C 0DCLKout10\n_HSSDCLKout11\n_MUXSDCLKout11_DDLYSDCLKout11\n_HS\n0x12D 0 0 0SDCKLout11\n_ADLY_ENSDCLKout11_ADLY\n0x12EDCLKout10\n_DDLY_PDDCLKout10\n_HSg_PDDLCLKout10\n_ADLYg_PDDCLKout10\n_ADLY_PDCLKout10\n_11_PDSDCLKout11_DIS_MODESDCLKout11\n_PD\n0x12FSDCLKout11\n_POLCLKout11_FMTDCLKout10\n_POLCLKout10_FMT\n0x130 0CLKout12\n_13_ODLCLKout12\n_13_IDLDCLKout12_DIV\n0x131 DCLKout12_DDLY_CNTH DCLKout12_DDLY_CNTL\n0x133 DCLKout12_ADLYDCLKout12_\nADLY_MUXDCLKout12_MUX\n0x134 0DCLKout12\n_HSSDCLKout13\n_MUXSDCLKout13_DDLYSDCLKout13\n_HS\n0x135 0 0 0SDCLKout13\n_ADLY_ENSDCLKout13_ADLY\n0x136DCLKout12\n_DDLY_PDDCLKout12\n_HSg_PDDCLKout12\n_ADLYg_PDDCLKout12\n_ADLY_PDCLKout12\n_13_PDSDCLKout13_DIS_MODESDCLKout13\n_PD\n0x137SDCLKout13\n_POLCLKout13_FMTDCLKout12\n_POLCLKout12_FMT\n0x138 0 VCO_MUXOSCout\n_MUXOSCout_FMT\n0x139 0 0 0 0 0SYSREF_\nCLKin0_MUXSYSREF_MUX\n0x13A 0 0 0 SYSREF_DIV[12:8]\n0x13B SYSREF_DIV[7:0]\n0x13C 0 0 0 SYSREF_DDLY[12:8]\n59LMK04821 ,LMK04826 ,LMK04828\nwww.ti.com SNAS605AS –MARCH 2013 –REVISED MAY 2020\nProduct Folder Links: LMK04821 LMK04826 LMK04828Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments IncorporatedRegister Maps (continued)\nTable 11.LMK0482x Register Map (continued)\nADDRESS DATA\n[11:0] 7 6 5 4 3 2 1 0\n0x13D SYSREF_DDLY[7:0]\n0x13E 0 0 0 0 0 0 SYSREF_PULSE_CNT\n0x13F 0 0 0PLL2_NCLK\n_MUXPLL1_NCLK\n_MUXFB_MUXFB_MUX\n_EN\n0x140 PLL1_PD VCO_LDO_PD VCO_PD OSCin_PDSYSREF_GBL\n_PDSYSREF_PDSYSREF\n_DDLY_PDSYSREF\n_PLSR_PD\n0x141DDLYd_\nSYSREF_ENDDLYd12\n_ENDDLYd10\n_ENDDLYd7_EN DDLYd6_EN DDLYd4_EN DDLYd2_EN DDLYd0_EN\n0x142 0 0 0 DDLYd_STEP_CNT\n0x143SYSREF_DDLY\n_CLRSYNC_1SHOT\n_ENSYNC_POL SYNC_ENSYNC_PLL2\n_DLDSYNC_PLL1\n_DLDSYNC_MODE\n0x144SYNC\n_DISSYSREFSYNC_DIS12 SYNC_DIS10 SYNC_DIS8 SYNC_DIS6 SYNC_DIS4 SYNC_DIS2 SYNC_DIS0\n0x145 0 1 1 1 1 1 1 1\n0x146 0 0 CLKin2_EN CLKin1_EN CLKin0_EN CLKin2_TYPE CLKin1_TYPE CLKin0_TYPE\n0x147CLKin_SEL\n_POLCLKin_SEL_MODE CLKin1_OUT_MUX CLKin0_OUT_MUX\n0x148 0 0 CLKin_SEL0_MUX CLKin_SEL0_TYPE\n0x149 0SDIO_RDBK\n_TYPECLKin_SEL1_MUX CLKin_SEL1_TYPE\n0x14A 0 0 RESET_MUX RESET_TYPE\n0x14B LOS_TIMEOUT LOS_EN TRACK_ENHOLDOVER\n_FORCEMAN_DAC\n_ENMAN_DAC[9:8]\n0x14C MAN_DAC[7:0]\n0x14D 0 0 DAC_TRIP_LOW\n0x14E DAC_CLK_MULT DAC_TRIP_HIGH\n0x14F DAC_CLK_CNTR\n0x150 0CLKin\n_OVERRIDE0HOLDOVER\n_PLL1_DETHOLDOVER\n_LOS _DETHOLDOVER\n_VTUNE_DETHOLDOVER\n_HITLESS\n_SWITCHHOLDOVER\n_EN\n0x151 0 0 HOLDOVER_DLD_CNT[13:8]\n0x152 HOLDOVER_DLD_CNT[7:0]\n0x153 0 0 CLKin0_R[13:8]\n0x154 CLKin0_R[7:0]\n0x155 0 0 CLKin1_R[13:8]\n0x156 CLKin1_R[7:0]\n0x157 0 0 CLKin2_R[13:8]\n0x158 CLKin2_R[7:0]\n0x159 0 0 PLL1_N[13:8]\n0x15A PLL1_N[7:0]\n0x15B PLL1_WND_SIZEPLL1\n_CP_TRIPLL1\n_CP_POLPLL1_CP_GAIN\n0x15C 0 0 PLL1_DLD_CNT[13:8]\n0x15D PLL1_DLD_CNT[7:0]\n0x15E 0 0 PLL1_R_DLY PLL1_N_DLY\n0x15F PLL1_LD_MUX PLL1_LD_TYPE\n0x160 0 0 0 0 PLL2_R[11:8]\n0x161 PLL2_R[7:0]\n0x162 PLL2_P OSCin_FREQPLL2\n_XTAL_ENPLL2\n_REF_2X_EN\n0x163 0 0 0 0 0 0 PLL2_N_CAL[17:16]\n0x164 PLL2_N_CAL[15:8]\n0x165 PLL2_N_CAL[7:0]\n60LMK04821 ,LMK04826 ,LMK04828\nSNAS605AS –MARCH 2013 –REVISED MAY 2020 www.ti.com\nProduct Folder Links: LMK04821 LMK04826 LMK04828Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments IncorporatedRegister Maps (continued)\nTable 11.LMK0482x Register Map (continued)\nADDRESS DATA\n[11:0] 7 6 5 4 3 2 1 0\n0x166 0 0 0 0 0PLL2_FCAL\n_DISPLL2_N[17:16]\n0x167 PLL2_N[15:8]\n0x168 PLL2_N[7:0]\n0x169 0 PLL2_WND_SIZE PLL2_CP_GAINPLL2\n_CP_POLPLL\n2_CP_TRI1\n0x16A 0SYSREF_REQ_\nENPLL2_DLD_CNT[15:8]\n0x16B PLL2_DLD_CNT[7:0]\n0x16C 0 0 PLL2_LF_R4 PLL2_LF_R3\n0x16D PLL2_LF_C4 PLL2_LF_C3\n0x16E PLL2_LD_MUX PLL2_LD_TYPE\n0x171 1 0 1 0 1 0 1 0\n0x172 0 0 0 0 0 0 1 0\n0x173 0 PLL2_PRE_PD PLL2_PD 0 0 0 0 0\n0x174 0 0 0 VCO1_DIV\n0x17C OPT_REG_1\n0x17D OPT_REG_2\n0x182 0 0 0 0 0RB_PLL1_\nLD_LOSTRB_PLL1_LDCLR_PLL1_\nLD_LOST\n0x183 0 0 0 0 0RB_PLL2_\nLD_LOSTRB_PLL2_LDCLR_PLL2_\nLD_LOST\n0x184 RB_DAC_VALUE[9:8]RB_CLKin2_\nSELRB_CLKin1_\nSELRB_CLKin0_\nSELXRB_CLKin1_\nLOSRB_CLKin0_\nLOS\n0x185 RB_DAC_VALUE[7:0]\n0x188 0 0 0RB_\nHOLDOVERX X X X\n0x1FFD SPI_LOCK[23:16]\n0x1FFE SPI_LOCK[15:8]\n0x1FFF SPI_LOCK[7:0]\n61LMK04821 ,LMK04826 ,LMK04828\nwww.ti.com SNAS605AS –MARCH 2013 –REVISED MAY 2020\nProduct Folder Links: LMK04821 LMK04826 LMK04828Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments Incorporated9.7 Device Register Descriptions\nThe following section details thefields ofeach register, thepower-on reset defaults, andspecific descriptions of\neach bit.\nInsome cases, similar fields arelocated inmultiple registers. Inthiscase, specific outputs may bedesignated as\nXorY.Inthese cases, theXrepresents even numbers from 0to12,andtheYrepresents oddnumbers from 1\nto13.Inthecase where XandYareboth used inabitname, then Y=X+1.\n9.7.1 System Functions\n9.7.1.1 RESET, SPI_3WIRE_DIS\nThis register contains theRESET function, andasetting todisable 3-wire SPImode.\nTable 12.Register 0x000\nBIT NAME POR\nDEFAULTDESCRIPTION\n7 RESET 00:Normal operation\n1:Reset (automatically cleared)\n6:5 NA 0 Reserved\n4 SPI_3WIRE_DIS 0Disable 3-wire SPImode. 4-wire SPImode isenabled byselecting SPIRead back inone\noftheoutput MUX settings. Forexample, CLKin0_SEL_MUX.\n0:3-wire mode enabled\n1:3-wire mode disabled\n3:0 NA NA Reserved\n9.7.1.2 POWERDOWN\nThis register contains thePOWERDOWN function.\nTable 13.Register 0x002\nBIT NAMEPOR\nDEFAULTDESCRIPTION\n7:1 NA 0 Reserved\n0 POWERDOWN 00:Normal operation\n1:Powerdown\n9.7.1.3 ID_DEVICE_TYPE\nThis register contains theproduct device type. This isread only register.\nTable 14.Register 0x003\nBIT NAMEPOR\nDEFAULTDESCRIPTION\n7:0 ID_DEVICE_TYPE 6 PLL product device type\n62LMK04821 ,LMK04826 ,LMK04828\nSNAS605AS –MARCH 2013 –REVISED MAY 2020 www.ti.com\nProduct Folder Links: LMK04821 LMK04826 LMK04828Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments Incorporated9.7.1.4 ID_PROD[15:8], ID_PROD\nThese registers contain theproduct identifier. This isaread only register.\nTable 15.ID_PROD Register Configuration, ID_PROD[15:0]\nMSB LSB\n0x004[7:0] 0x005[7:0]\nBIT REGISTERS FIELD NAMEPOR\nDEFAULTDESCRIPTION\n7:0 0x004 ID_PROD[15:8] 208 MSB oftheproduct identifier\n7:0 0x005 ID_PROD 91 LSB oftheproduct identifier\n9.7.1.5 ID_MASKREV\nThis register contains theICversion identifier. This isaread only register.\nTable 16.Register 0x006\nBIT NAMEPOR\nDEFAULTDESCRIPTION\n7:0 ID_MASKREV36 ICversion identifier forLMK04821\n37 ICversion identifier forLMK04826\n32 ICversion identifier forLMK04828\n9.7.1.6 ID_VNDR[15:8], ID_VNDR\nThese registers contain thevendor identifier. This isaread only register.\nTable 17.ID_VNDR Register Configuration, ID_VNDR[15:0]\nMSB LSB\n0x00C[7:0] 0x00D[7:0]\nTable 18.Registers 0x00C, 0x00D\nBIT REGISTERS NAME POR\nDEFAULTDESCRIPTION\n7:0 0x00C ID_VNDR[15:8] 81 MSB ofthevendor identifier\n7:0 0x00D ID_VNDR 4 LSB ofthevendor identifier\n63LMK04821 ,LMK04826 ,LMK04828\nwww.ti.com SNAS605AS –MARCH 2013 –REVISED MAY 2020\nProduct Folder Links: LMK04821 LMK04826 LMK04828Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments Incorporated(1) Notvalid ifDCLKoutX_MUX =0,divider only. Notvalid ifDCLKoutX_MUX =3(analog delay +divider) andDCLKoutX_ADLY_MUX =0\n(without duty cycle correction/halfstep).9.7.2 (0x100 -0x138) Device Clock andSYSREF Clock Output Controls\n9.7.2.1 CLKoutX_Y_ODL, CLKoutX_Y_IDL, DCLKoutX_DIV\nThese registers control theinput andoutput drive level, aswellasthedevice clock outdivider values.\nTable 19.Registers 0x100, 0x108, 0x110, 0x118, 0x120, 0x128, and0x130\nBIT NAMEPOR\nDEFAULTDESCRIPTION\n7 NA 0 Reserved\n6 CLKoutX_Y_ODL 0Output drive level. Setting thisbitincreases thecurrent totheCLKoutX_Y output buffers,\nwhich canslightly improve noise floor.\n5 CLKoutX_Y_IDL 0Input drive level. Setting thisbitincreases thecurrent totheclock distribution buffer\nsourcing CLKoutX_Y, which canslightly improve noise floor.\n4:0 DCLKoutX_DIVX=0→2\nX=2→4\nX=4→8\nX=6→8\nX=8→8\nX=10→8\nX=12→2DCLKoutX_DIV sets thedivide value fortheclock output; thedivide may beeven orodd.\nBoth even orodddivides output a50% duty cycle clock ifduty cycle correction (DCC) is\nselected.\nDivider isunused ifDCLKoutX_MUX =2(bypass), equivalent divide of1.\nField Value Divider Value\n0(0x00) 32\n1(0x01) 1(1)\n2(0x02) 2\n... ...\n30(0x1E) 30\n31(0x1F) 31\n9.7.2.2 DCLKoutX_DDLY_CNTH, DCLKoutX_DDLY_CNTL\nThis register controls thedigital delay high andlowcount values forthedevice clock outputs.\nTable 20.Registers 0x101, 0x109, 0x111, 0x119, 0x121, 0x129, 0x131\nBIT NAMEPOR\nDEFAULTDESCRIPTION\n7:4DCLKoutX\n_DDLY_CNTH5Number ofclock cycles theoutput ishigh when digital delay isengaged.\nField Value Delay Values\n0(0x00) 16\n1(0x01) Reserved\n2(0x02) 2\n... ...\n15(0x0F) 15\n3:0DCLKoutX\n_DDLY_CNTL5Number ofclock cycles theoutput islowwhen dynamic digital delay isengaged.\nField Value Delay Values\n0(0x00) 16\n1(0x01) Reserved\n2(0x02) 2\n... ...\n15(0x0F) 15\n64LMK04821 ,LMK04826 ,LMK04828\nSNAS605AS –MARCH 2013 –REVISED MAY 2020 www.ti.com\nProduct Folder Links: LMK04821 LMK04826 LMK04828Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments Incorporated(1) DCLKoutX_DIV =1isnotvalid when DCLKoutX_MUX =0.DCLKoutX_DIV =1isvalid forDCLKoutX_MUX =1,orDCLKoutX_MUX =3\nandDCLKoutX_ADLY_MUX =1.9.7.2.3 DCLKoutX_ADLY, DCLKoutX_ADLY_MUX, DCLKout_MUX\nThese registers control theanalog delay properties forthedevice clocks.\nTable 21.Registers 0x103, 0x10B, 0x113, 0x11B, 0x123, 0x12B, 0x133\nBIT NAMEPOR\nDEFAULTDESCRIPTION\n7:3 DCLKoutX_ALDY 0Device clock analog delay value. Delay step size is25ps.DCLKoutX_ADLY_PD =0\n(DCLK analog delay powered up)also adds afixed 500-ps delay. Effective range is500ps\nto1075 ps.\nField Value Delay Value\n0(0x00) 0ps\n1(0x01) 25ps\n2(0x02) 50ps\n... ...\n23(0x17) 575ps\n2DCLKoutX_ADLY\n_MUX0This register selects theinput totheanalog delay forthedevice clock. Used when\nDCLKoutX_MUX =3.\n0:Divided without duty cycle correction orhalfstep.(1)\n1:Divided with duty cycle correction andhalfstep.\n1:0 DCLKoutX_MUX 0This selects theinput tothedevice clock buffer.\nField Value Mux Output\n0(0x0) Divider only(1)\n1(0x1)Divider with duty cycle Correction\nandhalfstep\n2(0x2) Bypass\n3(0x3) Analog delay +divider\n9.7.2.4 DCLKoutX_HS, SDCLKoutY_MUX, SDCLKoutY_DDLY, SDCLKoutY_HS\nThese registers setthehalfstep forthedevice clock, theSYSREF output MUX, theSYSREF clock digital delay,\nandhalfstep.\nTable 22.Registers 0x104, 0x10C, 0x114, 0x11C, 0x124, 0x12C, 0x134\nBIT NAME POR\nDEFAULTDESCRIPTION\n7 NA 0 Reserved\n6 DCLKoutX_HS 0Sets thedevice clock halfstep value. Half step must bezero (0)foradivide of1.\n0:0cycles\n1:-0.5cycles\n5 SDCLKoutY_MUX 0Sets theinput thetheSDCLKoutX outputs.\n0:Device clock output\n1:SYSREF output\n4:1 SDCLKoutY_DDLY 0Sets thenumber ofVCO cycles todelay theSDCLKout by.\nField Value Delay Cycles\n0(0x00) Bypass\n1(0x01) 2\n2(0x02) 3\n... ...\n10(0x0A) 11\n11to15(0x0B to0x0F) Reserved\n0 SDCLKoutY_HS 0Sets theSYSREF clock half-step value.\n0:0cycles\n1:-0.5cycles\n65LMK04821 ,LMK04826 ,LMK04828\nwww.ti.com SNAS605AS –MARCH 2013 –REVISED MAY 2020\nProduct Folder Links: LMK04821 LMK04826 LMK04828Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments Incorporated9.7.2.5 SDCLKoutY_ADLY_EN, SDCLKoutY_ADLY\nThese registers settheanalog delay parameters fortheSYSREF outputs.\nTable 23.Registers 0x105, 0x10D, 0x115, 0x11D, 0x125, 0x12D, 0x135\nBIT NAME POR\nDEFAULTDESCRIPTION\n7:5 NA 0 Reserved\n4SDCLKoutY\n_ADLY_EN0Enables analog delay fortheSYSREF output.\n0:Disabled\n1:Enabled\n3:0SDCLKoutY\n_ADLY0Sets theanalog delay value fortheSYSREF output. Step size is150ps,except firststep\n(600 ps).SDCLKoutY_ADLY_EN =1(SDCLK analog delay enabled) also adds afixed\n700-ps delay. Effective range is700psto2950 ps.\nField Value Delay Value\n0(0x0) 0ps\n1(0x1) 600ps\n2(0x2) 750ps(+150 psfrom 0x1)\n3(0x3) 900ps(+150 psfrom 0x2)\n... ...\n14(0xE) 2100 ps(+150 psfrom 0xD)\n15(0xF) 2250 ps(+150 psfrom 0xE)\n66LMK04821 ,LMK04826 ,LMK04828\nSNAS605AS –MARCH 2013 –REVISED MAY 2020 www.ti.com\nProduct Folder Links: LMK04821 LMK04826 LMK04828Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments Incorporated(1) IfLVPECL mode isused with emitter resistors toground, theoutput Vcm is~0V,andeach pinis~0V.9.7.2.6 DCLKoutX_DDLY_PD, DCLKoutX_HSg_PD, DCLKout_ADLYg_PD, DCLKout_ADLY_PD,\nDCLKoutX_Y_PD, SDCLKoutY_DIS_MODE, SDCLKoutY_PD\nThis register controls thepower-down functions forthedigital delay, glitchless halfstep, glitchless analog delay,\nanalog delay, outputs, andSYSREF disable modes.\nTable 24.Registers 0x106, 0x10E, 0x116, 0x11E, 0x126, 0x12E, 0x136\nBIT NAME POR DEFAULT DESCRIPTION\n7DCLKoutX\n_DDLY_PD0Powerdown thedevice clock digital delay circuitry.\n0:Enabled\n1:Powerdown\n6DCLKoutX\n_HSg_PD1Powerdown thedevice clock glitchless half-step feature.\n0:Enabled\n1:Powerdown\n5DCLKoutX\n_ADLYg_PD1Powerdown thedevice clock glitchless analog delay feature.\n0:Enabled, analog delay step size ofonecode isglitchless between values 1to23.\n1:Powerdown\n4DCLKoutX\n_ADLY_PD1Powerdown thedevice clock analog delay feature.\n0:Enabled\n1:Powerdown\n3 CLKoutX_Y_PDX_Y =0_1→1\nX_Y =2_3→1\nX_Y =4_5→0\nX_Y =6_7→0\nX_Y =8_9→0\nX_Y =10_11→0\nX_Y =12_13→1Powerdown theclock group defined byXandY.\n0:Enabled\n1:Powerdown\n2:1SDCLKoutY\n_DIS_MODE0Configures theoutput state oftheSYSREF\nField Value Disable Mode\n0(0x00) Active innormal operation\n1(0x01) IfSYSREF_GBL_PD =1,theoutput isa\nlogic low, otherwise itisactive.\n2(0x02) IfSYSREF_GBL_PD =1,theoutput isa\nnominal Vcm voltage(1),otherwise itis\nactive.\n3(0x03) Output isanominal Vcm voltage(1)\n0 SDCLKoutY_PD 1 Powerdown SDCLKoutY andsettothestate defined bySDCLKoutY_DIS_MODE\n67LMK04821 ,LMK04826 ,LMK04828\nwww.ti.com SNAS605AS –MARCH 2013 –REVISED MAY 2020\nProduct Folder Links: LMK04821 LMK04826 LMK04828Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments Incorporated9.7.2.7 SDCLKoutY_POL, SDCLKoutY_FMT, DCLKoutX_POL, DCLKoutX_FMT\nThese registers configure theoutput polarity, andformat.\nTable 25.Registers 0x107, 0x10F, 0x117, 0x11F, 0x127, 0x12F, 0x137\nBITNAMEPOR\nDEFAULTDESCRIPTION\n7 SDCLKoutY_POL 0Sets thepolarity ofclock onSDCLKoutY when device clock output isselected with\nSDCLKoutY_MUX.\n0:Normal\n1:Inverted\n6:4 SDCLKoutY_FMT 0Sets theoutput format oftheSYSREF clocks\nField Value Output Format\n0(0x00) Powerdown\n1(0x01) LVDS\n2(0x02) HSDS 6mA\n3(0x03) HSDS 8mA\n4(0x04) HSDS 10mA\n5(0x05) LVPECL 1600 mV\n6(0x06) LVPECL 2000 mV\n7(0x07) LCPECL\n3 DCLKoutX_POL 0Sets thepolarity ofthedevice clocks from theDCLKoutX outputs\n0:Normal\n1:Inverted\n2:0 DCLKoutX_FMTLMK04821: 0\nLMK04826/\nLMK04828:\nX=0→0\nX=2→0\nX=4→1\nX=6→1\nX=8→1\nX=10→1\nX=12→0Sets theoutput format ofthedevice clocks.\nField Value Output Format\n0(0x00) Powerdown\n1(0x01) LVDS\n2(0x02) HSDS 6mA\n3(0x03) HSDS 8mA\n4(0x04) HSDS 10mA\n5(0x05) LVPECL 1600 mV\n6(0x06) LVPECL 2000 mV\n7(0x07) LCPECL\n68LMK04821 ,LMK04826 ,LMK04828\nSNAS605AS –MARCH 2013 –REVISED MAY 2020 www.ti.com\nProduct Folder Links: LMK04821 LMK04826 LMK04828Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments Incorporated(1) When settoanLVPECL drive format, OSCout emitter resistors must be240ΩtoGND.9.7.3 SYSREF, SYNC, andDevice Config\n9.7.3.1 VCO_MUX, OSCout_MUX, OSCout_FMT\nThis register selects theclock distribution source, andOSCout parameters.\nTable 26.Register 0x138\nBIT NAMEPOR\nDEFAULTDESCRIPTION\n7 NA 0 Reserved\n6:5 VCO_MUX 0Selects clock distribution path source from VCO0, VCO1, orCLKin (external VCO)\nField Value VCO Selected\n0(0x00) VCO 0\n1(0x01) VCO 1\n2(0x02) CLKin1 (external VCO)\n3(0x03) Reserved\n4 OSCout_MUX 0Select thesource forOSCout:\n0:Buffered OSCin\n1:Feedback mux\n3:0 OSCout_FMT 4Selects theoutput format ofOSCout. When powered down, these pins may beused as\nCLKin2.\nField Value OSCout Format\n0(0x00) Powerdown (CLKin2)\n1(0x01) LVDS\n2(0x02) Reserved\n3(0x03) Reserved\n4(0x04) LVPECL 1600 mVpp(1)\n5(0x05) LVPECL 2000 mVpp(1)\n6(0x06) LVCMOS (Norm /Inv)\n7(0x07) LVCMOS (Inv/Norm)\n8(0x08) LVCMOS (Norm /Norm)\n9(0x09) LVCMOS (Inv/Inv)\n10(0x0A) LVCMOS (Off/Norm)\n11(0x0B) LVCMOS (Off/Inv)\n12(0x0C) LVCMOS (Norm /Off)\n13(0x0D) LVCMOS (Inv/Off)\n14(0x0E) LVCMOS (Off/Off)\n69LMK04821 ,LMK04826 ,LMK04828\nwww.ti.com SNAS605AS –MARCH 2013 –REVISED MAY 2020\nProduct Folder Links: LMK04821 LMK04826 LMK04828Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments Incorporated9.7.3.2 SYSREF_CLKin0_MUX, SYSREF_MUX\nThis register sets thesource fortheSYSREF outputs. Refer toFigure 13andSYNC/SYSREF .\nTable 27.Register 0x139\nBIT NAMEPOR\nDEFAULTDESCRIPTION\n7:3 NA 0 Reserved\n2SYSREF_\nCLKin0_MUX0Selects theSYSREF output from SYSREF_MUX orCLKin0 direct\nField Value SYSREF Source\n0 SYSREF Mux\n1 CLKin0 direct (from CLKin0_OUT_MUX)\n1:0 SYSREF_MUX 0Selects theSYSREF source.\nField Value SYSREF Source\n0(0x00) Normal SYNC\n1(0x01) Re-clocked\n2(0x02) SYSREF pulser\n3(0x03) SYSREF continuous\n70LMK04821 ,LMK04826 ,LMK04828\nSNAS605AS –MARCH 2013 –REVISED MAY 2020 www.ti.com\nProduct Folder Links: LMK04821 LMK04826 LMK04828Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments Incorporated9.7.3.3 SYSREF_DIV[12:8], SYSREF_DIV[7:0]\nThese registers setthevalue oftheSYSREF output divider.\nTable 28.Registers 0x13A, 0x13B\nMSB LSB\n0x13A[4:0] 0x13B[7:0]\nBIT REGISTERS NAMEPOR\nDEFAULTDESCRIPTION\n7:5 0x13A NA 0 Reserved\n4:0 0x13A SYSREF_DIV[12:8] 12Divide value fortheSYSREF outputs.\nField Value Divide Value\n0x00 to0x07 Reserved\n8(0x08) 8\n7:0 0x13B SYSREF_DIV[7:0] 09(0x09) 9\n... ...\n8190 (0x1FFE) 8190\n8191 (0X1FFF) 8191\n9.7.3.4 SYSREF_DDLY[12:8], SYSREF_DDLY[7:0]\nThese registers setthedelay oftheSYSREF digital delay value.\nTable 29.SYSREF Digital Delay Register Configuration, SYSREF_DDLY[12:0]\nMSB LSB\n0x13C[4:0] 0x13D[7:0]\nBIT REGISTERS NAMEPOR\nDEFAULTDESCRIPTION\n7:5 0x13C NA 0 Reserved\n4:0 0x13C SYSREF_DDLY[12:8] 0Sets thevalue oftheSYSREF digital delay.\nField Value Delay Value\n0x00 to0x07 Reserved\n8(0x08) 8\n7:0 0x13D SYSREF_DDLY[7:0] 89(0x09) 9\n... ...\n8190 (0x1FFE) 8190\n8191 (0X1FFF) 8191\n71LMK04821 ,LMK04826 ,LMK04828\nwww.ti.com SNAS605AS –MARCH 2013 –REVISED MAY 2020\nProduct Folder Links: LMK04821 LMK04826 LMK04828Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments Incorporated9.7.3.5 SYSREF_PULSE_CNT\nThis register sets the number ofSYSREF pulses ifSYSREF isnot incontinuous mode. See\nSYSREF_CLKin0_MUX, SYSREF_MUX forfurther description ofSYSREF\'s outputs.\nProgramming theregister causes thespecified number ofpulses tobeoutput if"SYSREF Pulses" isselected by\nSYSREF_MUX andSYSREF functionality ispowered up.\nTable 30.Register 0x13E\nBIT NAMEPOR\nDEFAULTDESCRIPTION\n7:2 NA 0 Reserved\n1:0 SYSREF_PULSE_CNT 3Sets thenumber ofSYSREF pulses generated when notincontinuous mode.\nSeeSYSREF_CLKin0_MUX, SYSREF_MUX formore information onSYSREF modes.\nField Value Number ofPulses\n0(0x00) 1pulse\n1(0x01) 2pulses\n2(0x02) 4pulses\n3(0x03) 8pulses\n9.7.3.6 PLL2_NCLK_MUX, PLL1_NCLK_MUX, FB_MUX, FB_MUX_EN\nThis register controls thefeedback feature.\nTable 31.Register 0x13F\nBIT NAMEPOR\nDEFAULTDESCRIPTION\n7:5 NA 0 Reserved\n4 PLL2_NCLK_MUX 0Selects theinput tothePLL2 Ndivider\n0:PLL prescaler\n1:Feedback mux\n3 PLL1_NCLK_MUX 0Selects theinput tothePLL1 Ndelay\n0:OSCin\n1:Feedback mux\n2:1 FB_MUX 0When inzero-delay mode, thefeedback mux selects theclock output tobefedback into\nthePLL1 Ndivider.\nField Value Source\n0(0x00) DCLKout6\n1(0x01) DCLKout8\n2(0x02) SYSREF Divider\n3(0x03) External\n0 FB_MUX_EN 0When using zero-delay, FB_MUX_EN must besetto1topower upthefeedback mux.\n0:Feedback mux powered down\n1:Feedback mux enabled\n72LMK04821 ,LMK04826 ,LMK04828\nSNAS605AS –MARCH 2013 –REVISED MAY 2020 www.ti.com\nProduct Folder Links: LMK04821 LMK04826 LMK04828Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments Incorporated9.7.3.7 PLL1_PD, VCO_LDO_PD, VCO_PD, OSCin_PD, SYSREF_GBL_PD, SYSREF_PD,\nSYSREF_DDLY_PD, SYSREF_PLSR_PD\nThis register contains powerdown controls forOSCin andSYSREF functions.\nTable 32.Register 0x140\nBIT NAMEPOR\nDEFAULTDESCRIPTION\n7 PLL1_PD 0Powerdown PLL1\n0:Normal operation\n1:Powerdown\n6 VCO_LDO_PD 0Powerdown VCO_LDO\n0:Normal operation\n1:Powerdown\n5 VCO_PD 0Powerdown VCO\n0:Normal operation\n1:Powerdown\n4 OSCin_PD 0Powerdown theOSCin port.\n0:Normal operation\n1:Powerdown\n3 SYSREF_GBL_PD 0Powerdown individual SYSREF outputs depending onthesetting of\nSDCLKoutY_DIS_MODE foreach SYSREF output. SYSREF_GBL_PD allows many\nSYSREF outputs tobecontrolled through asingle bit.\n0:Normal operation\n1:Activate powerdown mode\n2 SYSREF_PD 1Powerdown theSYSREF circuitry anddivider. Ifpowered down, SYSREF output mode\ncannot beused. SYNC cannot beprovided either.\n0:SYSREF canbeused asprogrammed byindividual SYSREF output registers.\n1:Powerdown\n1 SYSREF_DDLY_PD 1Powerdown theSYSREF digital delay circuitry.\n0:Normal operation, SYSREF digital delay may beused. Must bepowered upduring\nSYNC fordeterministic phase relationship with other clocks.\n1:Powerdown\n0 SYSREF_PLSR_PD 1Powerdown theSYSREF pulse generator.\n0:Normal operation\n1:Powerdown\n9.7.3.8 DDLYdSYSREF_EN, DDLYdX_EN\nThis register enables dynamic digital delay forenabled device clocks andSYSREF when DDLYd_STEP_CNT is\nprogrammed.\nTable 33.Register 0x141\nBIT NAME POR DEFAULT DESCRIPTION\n7 DDLYd _SYSREF_EN 0 Enables dynamic digital delay onSYSREF outputs\n0:Disabled\n1:Enabled6 DDLYd12_EN 0 Enables dynamic digital delay onDCLKout12\n5 DDLYd10_EN 0 Enables dynamic digital delay onDCLKout10\n4 DDLYd8_EN 0 Enables dynamic digital delay onDCLKout8\n3 DDLYd6_EN 0 Enables dynamic digital delay onDCLKout6\n2 DDLYd4_EN 0 Enables dynamic digital delay onDCLKout4\n1 DDLYd2_EN 0 Enables dynamic digital delay onDCLKout2\n0 DDLYd0_EN 0 Enables dynamic digital delay onDCLKout0\n73LMK04821 ,LMK04826 ,LMK04828\nwww.ti.com SNAS605AS –MARCH 2013 –REVISED MAY 2020\nProduct Folder Links: LMK04821 LMK04826 LMK04828Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments Incorporated9.7.3.9 DDLYd_STEP_CNT\nThis register sets thenumber ofdynamic digital delay adjustments occur. Upon programming, thedynamic digital\ndelay adjustment begins foreach clock output with dynamic digital delay enabled. Dynamic digital delay canonly\nbestarted bySPI.\nOther registers must beset:SYNC_MODE =3\nTable 34.Register 0x142\nBIT NAMEPOR\nDEFAULTDESCRIPTION\n7:4 NA 0 Reserved\n3:0 DDLYd_STEP_CNT 0Sets thenumber ofdynamic digital delay adjustments thatoccur.\nField Value SYNC Generation\n0(0x00) Noadjust\n1(0x01) 1step\n2(0x02) 2steps\n3(0x03) 3steps\n... ...\n14(0x0E) 14steps\n15(0x0F) 15steps\n74LMK04821 ,LMK04826 ,LMK04828\nSNAS605AS –MARCH 2013 –REVISED MAY 2020 www.ti.com\nProduct Folder Links: LMK04821 LMK04826 LMK04828Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments Incorporated9.7.3.10 SYSREF_CLR, SYNC_1SHOT_EN, SYNC_POL, SYNC_EN, SYNC_PLL2_DLD, SYNC_PLL1_DLD,\nSYNC_MODE\nThis register sets general SYNC parameters such aspolarization, and mode. Refer toFigure 13forblock\ndiagram. Refer toTable 1forusing SYNC_MODE forspecific SYNC usecases.\nTable 35.Register 0x143\nBIT NAMEPOR\nDEFAULTDESCRIPTION\n7 SYSREF_CLR 1Resets andarms theSDCLKoutY_DDLY path, allowing local digital delays totake effect\nafter aSYNC event. Except during theSYSREF setup procedure (see SYNC/SYSREF ),this\nbitshould always beprogrammed to0.While thisbitisset,extra current isused. Refer to\nTable 87.\n6 SYNC_1SHOT_EN 0SYNC oneshot enables edge-sensitive SYNC.\n0:SYNC islevel sensitive andoutputs areheld inSYNC while SYNC isasserted.\n1:SYNC isedge sensitive, outputs areSYNCed onrising edge ofSYNC. This results inthe\nclock being held inSYNC foraminimum amount oftime.\n5 SYNC_POL 0Sets thepolarity oftheSYNC pin.\n0:Normal\n1:Inverted\n4 SYNC_EN 1Enables theSYNC functionality.\n0:Disabled\n1:Enabled\n3 SYNC_PLL2_DLD 00:Off\n1:Assert SYNC until PLL2 DLD =1\n2 SYNC_PLL1_DLD 00:Off\n1:Assert SYNC until PLL1 DLD =1\n1:0 SYNC_MODE 1Sets themethod ofgenerating aSYNC event.\nField Value SYNC Generation\n0(0x00)Prevents SYNC pin,SYNC_PLL1_DLD flag, or\nSYNC_PLL2_DLD flagfrom generating aSYNC event.\n1(0x01)SYNC event generated from SYNC pinor,ifenabled, the\nSYNC_PLL1_DLD flagorSYNC_PLL2_DLD flag.\n2(0x02)Forusewith pulser –SYNC/SYSREF pulses aregenerated by\npulser block through theSYNC pinor,ifenabled, the\nSYNC_PLL1_DLD flagorSYNC_PLL2_DLD flag.\n3(0x03)Forusewith pulser –SYNC/SYSREF pulses aregenerated by\npulser block when programming register 0x13E\n(SYSREF_PULSE_CNT) iswritten to(see SYSREF Pulser ).\n75LMK04821 ,LMK04826 ,LMK04828\nwww.ti.com SNAS605AS –MARCH 2013 –REVISED MAY 2020\nProduct Folder Links: LMK04821 LMK04826 LMK04828Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments Incorporated9.7.3.11 SYNC_DISSYSREF, SYNC_DISX\nSYNC_DISX prevents aclock output from being synchronized orinterrupted byaSYNC event, orwhen\noutputting SYSREF.\nTable 36.Register 0x144\nBIT NAMEPOR\nDEFAULTDESCRIPTION\n7 SYNC_DISSYSREF 0Prevents theSYSREF clocks from becoming synchronized during aSYNC event. If\nSYNC_DISSYSREF isenabled, itcontinues tooperate normally during aSYNC event.\n6 SYNC_DIS12 0\nPrevents thedevice clock output from becoming synchronized during aSYNC event or\nSYSREF clock. IfSYNC_DIS bitforaparticular output isenabled, then itcontinues to\noperate normally during aSYNC event orSYSREF clock.5 SYNC_DIS10 0\n4 SYNC_DIS8 0\n3 SYNC_DIS6 0\n2 SYNC_DIS4 0\n1 SYNC_DIS2 0\n0 SYNC_DIS0 0\n9.7.3.12 Fixed Registers (0x145, 0x171 -0x172)\nAlways program thisregister tovalue 127.\nTable 37.Register 0x145\nBIT NAMEPOR\nDEFAULTDESCRIPTION\n7:0 Fixed Register 0 Always program to127\nAlways program thisregister tovalue 170.\nTable 38.Register 0x171\nBIT NAMEPOR\nDEFAULTDESCRIPTION\n7:0 Fixed Register 10(0x0A) Always program to170(0xAA)\nAlways program thisregister tovalue 2.\nTable 39.Register 0x172\nBIT NAMEPOR\nDEFAULTDESCRIPTION\n7:0 Fixed Register 0 Always program to2(0x02)\n9.7.4 (0x146 -0x149) CLKin Control\n9.7.4.1 CLKin2_EN, CLKin1_EN, CLKin0_EN, CLKin2_TYPE, CLKin1_TYPE, CLKin0_TYPE\nThis register hasCLKin enable andtype controls.\nTable 40.Register 0x146\nBITNAMEPOR\nDEFAULTDESCRIPTION\n7:6 NA 0 Reserved\n5 CLKin2_EN 0Enable CLKin2 tobeused during auto-switching ofCLKin_SEL_MODE.\n0:Notenabled forauto mode\n1:Enabled forauto mode\n4 CLKin1_EN 1Enable CLKin1 tobeused during auto-switching ofCLKin_SEL_MODE.\n0:Notenabled forauto mode\n1:Enabled forauto mode\n76LMK04821 ,LMK04826 ,LMK04828\nSNAS605AS –MARCH 2013 –REVISED MAY 2020 www.ti.com\nProduct Folder Links: LMK04821 LMK04826 LMK04828Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments IncorporatedTable 40.Register 0x146 (continued)\nBITNAMEPOR\nDEFAULTDESCRIPTION\n3 CLKin0_EN 1Enable CLKin0 tobeused during auto-switching ofCLKin_SEL_MODE.\n0:Notenabled forauto mode\n1:Enabled forauto mode\n2 CLKin2_TYPE 0\n0:Bipolar\n1:MOSThere aretwobuffer types forCLKin0, 1,and2:bipolar andCMOS.\nBipolar isrecommended fordifferential inputs such asLVDS or\nLVPECL. CMOS isrecommended forDC-coupled single-ended\ninputs.\nWhen using bipolar, CLKinX andCLKinX* must beACcoupled.\nWhen using CMOS, CLKinX andCLKinX* may beACorDCcoupled\niftheinput signal isdifferential. Iftheinput signal issingle-ended, the\nused input may beeither ACorDCcoupled, andtheunused input\nmust ACgrounded (see Driving CLKin andOSCin Pins With aSingle-\nEnded Source ).1 CLKin1_TYPE 0\n0 CLKin0_TYPE 0\n9.7.4.2 CLKin_SEL_POL, CLKin_SEL_MODE, CLKin1_OUT_MUX, CLKin0_OUT_MUX\nTable 41.Register 0x147\nBIT NAMEPOR\nDEFAULTDESCRIPTION\n7 CLKin_SEL_POL 0Inverts theCLKin polarity foruseinpinselect mode.\n0:Active high\n1:Active low\n6:4 CLKin_SEL_MODE 3Sets themode used indetermining thereference forPLL1.\nField Value CLKin Mode\n0(0x00) CLKin0 manual\n1(0x01) CLKin1 manual\n2(0x02) CLKin2 manual\n3(0x03) Pinselect mode\n4(0x04) Auto mode\n5(0x05) Reserved\n6(0x06) Reserved\n7(0x07) Reserved\n3:2 CLKin1_OUT_MUX 2Selects where theoutput oftheCLKin1 buffer isdirected.\nField Value CLKin1 Destination\n0(0x00) Fin\n1(0x01) Feedback mux (zero-delay mode)\n2(0x02) PLL1\n3(0x03) Off\n1:0 CLKin0_OUT_MUX 2Selects where theoutput oftheCLKin0 buffer isdirected.\nField Value CLKin0 Destination\n0(0x00) SYSREF mux\n1(0x01) Reserved\n2(0x02) PLL1\n3(0x03) Off\n77LMK04821 ,LMK04826 ,LMK04828\nwww.ti.com SNAS605AS –MARCH 2013 –REVISED MAY 2020\nProduct Folder Links: LMK04821 LMK04826 LMK04828Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments Incorporated9.7.4.3 CLKin_SEL0_MUX, CLKin_SEL0_TYPE\nThis register hasCLKin_SEL0 controls.\nTable 42.Register 0x148\nBIT NAME POR\nDEFAULTDESCRIPTION\n7:6 NA 0 Reserved\n5:3 CLKin_SEL0_MUX 0This settheoutput value oftheCLKin_SEL0 pin.This register only applies if\nCLKin_SEL0_TYPE issettoanoutput mode\nField Value Output Format\n0(0x00) Logic low\n1(0x01) CLKin0 LOS\n2(0x02) CLKin0 selected\n3(0x03) DAC locked\n4(0x04) DAC low\n5(0x05) DAC high\n6(0x06) SPIreadback\n7(0x07) Reserved\n2:0 CLKin_SEL0_TYPE 2This sets theI/Otype oftheCLKin_SEL0 pin.\nField Value Configuration Function\n0(0x00) Input Input mode, seeInput\nClock Switching -Pin\nSelect Mode for\ndescription ofinput mode.1(0x01) Input with pull-up resistor\n2(0x02) Input with pull-down resistor\n3(0x03) Output (push-pull)Output modes; the\nCLKin_SEL0_MUX\nregister fordescription of\noutputs.4(0x04) Output inverted (push-pull)\n5(0x05) Reserved\n6(0x06) Output (open drain)\n78LMK04821 ,LMK04826 ,LMK04828\nSNAS605AS –MARCH 2013 –REVISED MAY 2020 www.ti.com\nProduct Folder Links: LMK04821 LMK04826 LMK04828Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments Incorporated9.7.4.4 SDIO_RDBK_TYPE, CLKin_SEL1_MUX, CLKin_SEL1_TYPE\nThis register hasCLKin_SEL1 controls andregister readback SDIO pintype.\nTable 43.Register 0x149\nBIT NAMEPOR\nDEFAULTDESCRIPTION\n7 NA 0 Reserved\n6 SDIO_RDBK_TYPE 1Sets theSDIO pintoopen drain when during SPIreadback in3-wire mode.\n0:Output, push-pull\n1:Output, open drain.\n5:3 CLKin_SEL1_MUX 0This settheoutput value oftheCLKin_SEL1 pin.This register only applies if\nCLKin_SEL1_TYPE issettoanoutput mode.\nField Value Output Format\n0(0x00) Logic low\n1(0x01) CLKin1 LOS\n2(0x02) CLKin1 selected\n3(0x03) DAC locked\n4(0x04) DAC low\n5(0x05) DAC high\n6(0x06) SPIreadback\n7(0x07) Reserved\n2:0 CLKin_SEL1_TYPE 2This sets theI/Otype oftheCLKin_SEL1 pin.\nField Value Configuration Function\n0(0x00) InputInput mode, seeInput Clock\nSwitching -PinSelect Mode for\ndescription ofinput mode.1(0x01) Input with pull-up resistor\n2(0x02) Input with pull-down resistor\n3(0x03) Output (push-pull)\nOutput modes; seethe\nCLKin_SEL1_MUX register for\ndescription ofoutputs.4(0x04) Output inverted (push-pull)\n5(0x05) Reserved\n6(0x06) Output (open drain)\n79LMK04821 ,LMK04826 ,LMK04828\nwww.ti.com SNAS605AS –MARCH 2013 –REVISED MAY 2020\nProduct Folder Links: LMK04821 LMK04826 LMK04828Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments Incorporated9.7.5 RESET_MUX, RESET_TYPE\nThis register contains control oftheRESET pin.\nTable 44.Register 0x14A\nBIT NAMEPOR\nDEFAUL\nTDESCRIPTION\n7:6 NA 0 Reserved\n5:3 RESET_MUX 0This sets theoutput value oftheRESET pin.This register only applies ifRESET_TYPE issettoan\noutput mode.\nField Value Output Format\n0(0x00) Logic low\n1(0x01) Reserved\n2(0x02) CLKin2 selected\n3(0x03) DAC locked\n4(0x04) DAC low\n5(0x05) DAC high\n6(0x06) SPIreadback\n2:0 RESET_TYPE 2This sets theI/Otype oftheRESET pin.\nField Value Configuration Function\n0(0x00) Input\nReset mode\nReset pinhigh =reset1(0x01) Input with pull-up resistor\n2(0x02) Input with pull-down resistor\n3(0x03) Output (push-pull)\nOutput modes; seethe\nRESET_MUX register for\ndescription ofoutputs.4(0x04) Output inverted (push-pull)\n5(0x05) Reserved\n6(0x06) Output (open drain)\n80LMK04821 ,LMK04826 ,LMK04828\nSNAS605AS –MARCH 2013 –REVISED MAY 2020 www.ti.com\nProduct Folder Links: LMK04821 LMK04826 LMK04828Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments Incorporated9.7.6 (0x14B -0x152) Holdover\n9.7.6.1 LOS_TIMEOUT, LOS_EN, TRACK_EN, HOLDOVER_FORCE, MAN_DAC_EN, MAN_DAC[9:8]\nThis register contains theholdover functions.\nTable 45.Register 0x14B\nBIT NAMEPOR\nDEFAULTDESCRIPTION\n7:6 LOS_TIMEOUT 0This controls theamount oftime inwhich noactivity onaCLKin forces aclock switch\nevent.\nField Value Timeout\n0(0x00) 370kHz(2.7µs)\n1(0x01) 2.1MHz (480 ns)\n2(0x02) 8.8MHz (115 ns)\n3(0x03) 22MHz (45ns)\n5 LOS_EN 0Enables theLOS (loss-of-signal) timeout control. Valid only forMOS clock inputs. To\nensure LOS isvalid forAC-coupled inputs, notermination isallowed between CLKinX and\nCLKinX* pins unless DC-blocked. Forexample, 100-Ωtermination across CLKin0 and\nCLKin0* pins ontheICside ofACcoupling capacitors would invalidate theLOS detector. If\ntermination isrequired, itshould beplaced ontheother side oftheACcoupling capacitors,\naway from theICpins.\n0:Disabled\n1:Enabled\n4 TRACK_EN 1Enable theDAC totrack thePLL1 tuning voltage, optionally foruseinholdover mode. After\ndevice reset, tracking starts atDAC code =512(midrange).\nTracking canbeused tomonitor PLL1 voltage inanymode.\n0:Disabled\n1:Enabled, only tracks when PLL1 islocked.\n3HOLDOVER\n_FORCE0This bitforces holdover mode. When holdover mode isforced, ifMAN_DAC_EN =1,then\ntheDAC sets theprogrammed MAN_DAC value. Otherwise thetracked DAC value sets the\nDAC voltage.\n0:Disabled\n1:Enabled\n2 MAN_DAC_EN 1This bitenables themanual DAC mode.\n0:Automatic\n1:Manual\n1:0 MAN_DAC[9:8] 2 SeeMAN_DAC[9:8], MAN_DAC[7:0] formore information ontheMAN_DAC settings.\n81LMK04821 ,LMK04826 ,LMK04828\nwww.ti.com SNAS605AS –MARCH 2013 –REVISED MAY 2020\nProduct Folder Links: LMK04821 LMK04826 LMK04828Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments Incorporated9.7.6.2 MAN_DAC[9:8], MAN_DAC[7:0]\nThese registers setthevalue oftheDAC inholdover mode when used manually.\nTable 46.MAN_DAC[9:0]\nMSB LSB\n0x14B[1:0] 0x14C[7:0]\nBIT REGISTERS NAMEPOR\nDEFAULTDESCRIPTION\n7:2 0x14BSeeLOS_TIMEOUT, LOS_EN, TRACK_EN, HOLDOVER_FORCE,\nMAN_DAC_EN, MAN_DAC[9:8] forinformation onthese bits.\n1:0 0x14B MAN_DAC[9:8] 2Sets thevalue ofthemanual DAC when inmanual DAC mode.\nField Value DAC Value\n0(0x00) 0\n1(0x01) 1\n7:0 0x14C MAN_DAC[7:0] 02(0x02) 2\n... ...\n1022 (0x3FE) 1022\n1023 (0x3FF) 1023\n9.7.6.3 DAC_TRIP_LOW\nThis register contains thehigh value atwhich holdover mode isentered.\nTable 47.Register 0x14D\nBIT NAMEPOR\nDEFAULTDESCRIPTION\n7:6 NA 0 Reserved\n5:0 DAC_TRIP_LOW 0Voltage from GND atwhich holdover isentered ifHOLDOVER_VTUNE_DET isenabled.\nField Value DAC Trip Value\n0(0x00) 1xVcc/64\n1(0x01) 2xVcc/64\n2(0x02) 3xVcc/64\n3(0x03) 4xVcc/64\n... ...\n61(0x17) 62xVcc/64\n62(0x18) 63xVcc/64\n63(0x19) 64xVcc/64\n82LMK04821 ,LMK04826 ,LMK04828\nSNAS605AS –MARCH 2013 –REVISED MAY 2020 www.ti.com\nProduct Folder Links: LMK04821 LMK04826 LMK04828Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments Incorporated9.7.6.4 DAC_CLK_MULT, DAC_TRIP_HIGH\nThis register contains themultiplier fortheDAC clock counter, and thelowvalue atwhich holdover mode is\nentered.\nTable 48.Register 0x14E\nBIT NAMEPOR\nDEFAULTDESCRIPTION\n7:6 DAC_CLK_MULT 0This isthemultiplier fortheDAC_CLK_CNTR which sets therateatwhich theDAC value is\ntracked.\nField Value DAC Multiplier Value\n0(0x00) 4\n1(0x01) 64\n2(0x02) 1024\n3(0x03) 16384\n5:0 DAC_TRIP_HIGH 0Voltage from Vccatwhich holdover isentered ifHOLDOVER_VTUNE_DET isenabled.\nField Value DAC Trip Value\n0(0x00) 1xVcc/64\n1(0x01) 2xVcc/64\n2(0x02) 3xVcc/64\n3(0x03) 4xVcc/64\n... ...\n61(0x17) 62xVcc/64\n62(0x18) 63xVcc/64\n63(0x19) 64xVcc/64\n9.7.6.5 DAC_CLK_CNTR\nThis register contains thevalue oftheDAC when intracked mode.\nTable 49.Register 0x14F\nBIT NAMEPOR\nDEFAULTDESCRIPTION\n7:0 DAC_CLK_CNTR 127This with DAC_CLK_MULT settherateatwhich theDAC isupdated. Theupdate rate(in\nseconds) is=DAC_CLK_MULT *DAC_CLK_CNTR /PLL1 PDF (Hz)\nField Value DAC Value\n0(0x00) 0\n1(0x01) 1\n2(0x02) 2\n3(0x03) 3\n... ...\n253(0xFD) 253\n254(0xFE) 254\n255(0xFF) 255\n83LMK04821 ,LMK04826 ,LMK04828\nwww.ti.com SNAS605AS –MARCH 2013 –REVISED MAY 2020\nProduct Folder Links: LMK04821 LMK04826 LMK04828Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments Incorporated9.7.6.6 CLKin_OVERRIDE, HOLDOVER_PLL1_DET, HOLDOVER_LOS_DET, HOLDOVER_VTUNE_DET,\nHOLDOVER_HITLESS_SWITCH, HOLDOVER_EN\nThis register hascontrols forenabling clock inswitch events.\nTable 50.Register 0x150\nBIT NAMEPOR\nDEFAULTDESCRIPTION\n7 NA 0 Reserved\n6CLKin\n_OVERRIDE0When CLKin_SEL_MODE =0/1/2 toselect amanual clock input, CLKin_OVERRIDE =1\nforces thatclock input. Used with clock distribution mode forbest performance.\n0:Normal, nooverride.\n1:Force select ofonly CLKin0/1/2, asspecified byCLKin_SEL_MODE inmanual mode.\n5 NA 0 Reserved\n4HOLDOVER\n_PLL1_DET0This enables theHOLDOVER when PLL1 lock detect signal transitions from high tolow.\n0:PLL1 DLD does notcause aclock switch event\n1:PLL1 DLD causes aclock switch event\n3HOLDOVER\n_LOS_DET0This enables HOLDOVER when PLL1 LOS signal isdetected.\n0:Disabled\n1:Enabled\n2HOLDOVER\n_VTUNE_DET0Enables theDAC Vtune raildetections. When theDAC achieves aspecified Vtune, ifthis\nbitisenabled, thecurrent clock input isconsidered invalid andaninput clock switch event\nisgenerated.\n0:Disabled\n1:Enabled\n1HOLDOVER\n_HITLESS\n_SWITCH1Determines whether aclock switch event willenter holdover usehitless switching.\n0:Hard Switch\n1:Hitless switching (has anundefined switch time)\n0 HOLDOVER_EN 1Sets whether holdover mode canbeentered when holdover conditions aremet.\n0:Disabled\n1:Enabled\n9.7.6.7 HOLDOVER_DLD_CNT[13:8], HOLDOVER_DLD_CNT[7:0]\nTable 51.HOLDOVER_DLD_CNT[13:0]\nMSB LSB\n0x151[5:0] 0x152[7:0]\nThis register hasthenumber ofvalid clocks ofPLL1 PDF before holdover isexited.\nTable 52.Registers 0x151 and0x152\nBIT REGISTERS NAMEPOR\nDEFAULTDESCRIPTION\n7:6 0x151 NA 0 Reserved\n5:0 0x151HOLDOVER\n_DLD_CNT[13:8]2Thenumber ofvalid clocks ofPLL1 PDF before holdover mode isexited.\nField Value Count Value\n0(0x00) 0\n1(0x01) 1\n7:0 0x152HOLDOVER\n_DLD_CNT[7:0]02(0x02) 2\n... ...\n16382 (0x3FFE) 16382\n16383 (0x3FFF) 16383\n84LMK04821 ,LMK04826 ,LMK04828\nSNAS605AS –MARCH 2013 –REVISED MAY 2020 www.ti.com\nProduct Folder Links: LMK04821 LMK04826 LMK04828Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments Incorporated9.7.7 (0x153 -0x15F) PLL1 Configuration\n9.7.7.1 CLKin0_R[13:8], CLKin0_R[7:0]\nTable 53.CLKin0_R[13:0]\nMSB LSB\n0x153[5:0] 0x154[7:0]\nThese registers contain thevalue oftheCLKin0 divider.\nBIT REGISTERS NAMEPOR\nDEFAULTDESCRIPTION\n7:6 0x153 NA 0 Reserved\n5:0 0x153 CLKin0_R[13:8] 0Thevalue ofPLL1 Rdivider when CLKin0 isselected.\nField Value Divide Value\n0(0x00) Reserved\n1(0x01) 1\n7:0 0x154 CLKin0_R[7:0] 1202(0x02) 2\n... ...\n16382 (0x3FFE) 16382\n16383 (0x3FFF) 16383\n9.7.7.2 CLKin1_R[13:8], CLKin1_R[7:0]\nTable 54.CLKin1_R[13:0]\nMSB LSB\n0x155[5:0] 0x156[7:0]\nThese registers contain thevalue oftheCLKin1 Rdivider.\nTable 55.Registers 0x155 and0x156\nBIT REGISTERS NAMEPOR\nDEFAULTDESCRIPTION\n7:6 0x155 NA 0 Reserved\n5:0 0x155 CLKin1_R[13:8] 0Thevalue ofPLL1 Rdivider when CLKin1 isselected.\nField Value Divide Value\n0(0x00) Reserved\n1(0x01) 1\n7:0 0x156 CLKin1_R[7:0] 1502(0x02) 2\n... ...\n16382 (0x3FFE) 16382\n16383 (0x3FFF) 16383\n85LMK04821 ,LMK04826 ,LMK04828\nwww.ti.com SNAS605AS –MARCH 2013 –REVISED MAY 2020\nProduct Folder Links: LMK04821 LMK04826 LMK04828Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments Incorporated9.7.7.3 CLKin2_R[13:8], CLKin2_R[7:0]\nMSB LSB\n0x157[5:0] 0x158[7:0]\nThese registers contain thevalue oftheCLKin2 Rdivider.\nTable 56.Registers 0x157 and0x158\nBIT REGISTERS NAMEPOR\nDEFAULTDESCRIPTION\n7:6 0x157 NA 0 Reserved\n5:0 0x157 CLKin2_R[13:8] 0Thevalue ofPLL1 Rdivider when CLKin2 isselected.\nField Value Divide Value\n0(0x00) Reserved\n1(0x01) 1\n7:0 0x158 CLKin2_R[7:0] 1502(0x02) 2\n... ...\n16382 (0x3FFE) 16382\n16383 (0x3FFF) 16383\n9.7.7.4 PLL1_N\nTable 57.PLL1_N[13:8], PLL1_N[7:0]\nPLL1_N[13:0]\nMSB LSB\n0x159[5:0] 0x15A[7:0]\nThese registers contain theNdivider value forPLL1.\nTable 58.Registers 0x159 and0x15A\nBIT REGISTERS NAMEPOR\nDEFAULTDESCRIPTION\n7:6 0x159 NA 0 Reserved\n5:0 0x159 PLL1_N[13:8] 0Thevalue ofPLL1 Ndivider.\nField Value Divide Value\n0(0x00) Notvalid\n1(0x01) 1\n7:0 0x15A PLL1_N[7:0] 1202(0x02) 2\n... ...\n16,383 (0x3FFF) 16,383\n86LMK04821 ,LMK04826 ,LMK04828\nSNAS605AS –MARCH 2013 –REVISED MAY 2020 www.ti.com\nProduct Folder Links: LMK04821 LMK04826 LMK04828Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments Incorporated9.7.7.5 PLL1_WND_SIZE, PLL1_CP_TRI, PLL1_CP_POL, PLL1_CP_GAIN\nThis register controls thePLL1 phase detector.\nTable 59.Register 0x15B\nBIT NAMEPOR\nDEFAULTDESCRIPTION\n7:6 PLL1_WND_SIZE 3PLL1_WND_SIZE sets thewindow size used fordigital lock detect forPLL1. Ifthephase\nerror between thereference andfeedback ofPLL1 isless than specified time, thePLL1\nlock counter increments.\nField Value Definition\n0(0x00) 4ns\n1(0x01) 9ns\n2(0x02) 19ns\n3(0x03) 43ns\n5 PLL1_CP_TRI 0This bitallows forthePLL1 charge pump output pin,CPout1, tobeplaced intoTRI-STATE.\n0:PLL1 CPout1 isactive\n1:PLL1 CPout1 isatTRI-STATE\n4 PLL1_CP_POL 1PLL1_CP_POL sets thecharge pump polarity forPLL1. Many VCXOs usepositive slope.\nApositive-slope VCXO increases output frequency with increasing voltage. Anegative-\nslope VCXO decreases output frequency with increasing voltage.\n0:Negative-slope VCO/VCXO\n1:Positive-slope VCO/VCXO\n3:0 PLL1_CP_GAIN 4This bitprograms thePLL1 charge pump output current level.\nField Value Gain\n0(0x00) 50µA\n1(0x01) 150µA\n2(0x02) 250µA\n3(0x03) 350µA\n4(0x04) 450µA\n... ...\n14(0x0E) 1450 µA\n15(0x0F) 1550 µA\n87LMK04821 ,LMK04826 ,LMK04828\nwww.ti.com SNAS605AS –MARCH 2013 –REVISED MAY 2020\nProduct Folder Links: LMK04821 LMK04826 LMK04828Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments Incorporated9.7.7.6 PLL1_DLD_CNT[13:8], PLL1_DLD_CNT[7:0]\nTable 60.PLL1_DLD_CNT[13:0]\nMSB LSB\n0x15C[5:0] 0x15D[7:0]\nThis register contains thevalue ofthePLL1 DLD counter.\nTable 61.Registers 0x15C and0x15D\nBIT REGISTERS NAME POR DEFAULT DESCRIPTION\n7:6 0x15C NA 0 Reserved\n5:0 0x15CPLL1_DLD\n_CNT[13:8]32Thereference andfeedback ofPLL1 must bewithin thewindow ofphase\nerror, asspecified byPLL1_WND_SIZE forthismany phase detector\ncycles, before PLL1 digital lock detect isasserted.\nField Value Delay Value\n0(0x00) Reserved\n1(0x01) 1\n7:0 0x15DPLL1_DLD\n_CNT[7:0]02(0x02) 2\n3(0x03) 3\n... ...\n16,382 (0x3FFE) 16,382\n16,383 (0x3FFF) 16,383\n88LMK04821 ,LMK04826 ,LMK04828\nSNAS605AS –MARCH 2013 –REVISED MAY 2020 www.ti.com\nProduct Folder Links: LMK04821 LMK04826 LMK04828Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments Incorporated9.7.7.7 PLL1_R_DLY, PLL1_N_DLY\nThis register contains thedelay value forPLL1 NandRdelays.\nTable 62.Register 0x15E\nBIT NAMEPOR\nDEFAULTDESCRIPTION\n7:6 NA 0 Reserved\n5:3 PLL1_R_DLY 0Increasing delay ofPLL1_R_DLY causes theoutputs tolagfrom CLKinX. Foruseinzero-\ndelay mode.\nField Value Gain\n0(0x00) 0ps\n1(0x01) 205ps\n2(0x02) 410ps\n3(0x03) 615ps\n4(0x04) 820ps\n5(0x05) 1025 ps\n6(0x06) 1230 ps\n7(0x07) 1435 ps\n2:0 PLL1_N_DLY 0Increasing delay ofPLL1_N_DLY causes theoutputs tolead from CLKinX. Foruseinzero-\ndelay mode.\nField Value Gain\n0(0x00) 0ps\n1(0x01) 205ps\n2(0x02) 410ps\n3(0x03) 615ps\n4(0x04) 820ps\n5(0x05) 1025 ps\n6(0x06) 1230 ps\n7(0x07) 1435 ps\n89LMK04821 ,LMK04826 ,LMK04828\nwww.ti.com SNAS605AS –MARCH 2013 –REVISED MAY 2020\nProduct Folder Links: LMK04821 LMK04826 LMK04828Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments Incorporated(1) Only valid when PLL2_LD_MUX isnotsetto2(PLL2_DLD) or3(PLL1 andPLL2 DLD).9.7.7.8 PLL1_LD_MUX, PLL1_LD_TYPE\nThis register configures thePLL1 LDpin.\nTable 63.Register 0x15F\nBIT NAMEPOR\nDEFAULTDESCRIPTION\n7:3 PLL1_LD_MUX 1This sets theoutput value oftheStatus_LD1 pin.\nField Value MUX Value\n0(0x00) Logic low\n1(0x01) PLL1 DLD\n2(0x02) PLL2 DLD\n3(0x03) PLL1 andPLL2 DLD\n4(0x04) Holdover status\n5(0x05) DAC locked\n6(0x06) Reserved\n7(0x07) SPIreadback\n8(0x08) DAC rail\n9(0x09) DAC low\n10(0x0A) DAC high\n11(0x0B) PLL1_N\n12(0x0C) PLL1_N/2\n13(0x0D) PLL2_N\n14(0x0E) PLL2_N/2\n15(0x0F) PLL1_R\n16(0x10) PLL1_R/2\n17(0x11) PLL2_R(1)\n18(0x12) PLL2_R/2(1)\n2:0 PLL1_LD_TYPE 6Sets theI/Otype oftheStatus_LD1 pin.\nField Value TYPE\n0(0x00) Reserved\n1(0x01) Reserved\n2(0x02) Reserved\n3(0x03) Output (push-pull)\n4(0x04) Output inverted (push-pull)\n5(0x05) Reserved\n6(0x06) Output (open drain)\n90LMK04821 ,LMK04826 ,LMK04828\nSNAS605AS –MARCH 2013 –REVISED MAY 2020 www.ti.com\nProduct Folder Links: LMK04821 LMK04826 LMK04828Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments Incorporated9.7.8 (0x160 -0x16E) PLL2 Configuration\n9.7.8.1 PLL2_R[11:8], PLL2_R[7:0]\nTable 64.PLL2_R[11:0]\nMSB LSB\n0x160[3:0] 0x161[7:0]\nThis register contains thevalue ofthePLL2 Rdivider.\nTable 65.Registers 0x160 and0x161\nBIT REGISTERS NAME POR DEFAULT DESCRIPTION\n7:4 0x160 NA 0 Reserved\n3:0 0x160 PLL2_R[11:8] 0Valid values forthePLL2 Rdivider.\nField Value Divide Value\n0(0x00) Notvalid\n1(0x01) 1\n7:0 0x161 PLL2_R[7:0] 22(0x02) 2\n3(0x03) 3\n... ...\n4,094 (0xFFE) 4,094\n4,095 (0xFFF) 4,095\n91LMK04821 ,LMK04826 ,LMK04828\nwww.ti.com SNAS605AS –MARCH 2013 –REVISED MAY 2020\nProduct Folder Links: LMK04821 LMK04826 LMK04828Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments Incorporated9.7.8.2 PLL2_P, OSCin_FREQ, PLL2_XTAL_EN, PLL2_REF_2X_EN\nThis register sets other PLL2 functions.\nTable 66.Register 0x162\nBIT NAMEPOR\nDEFAULTDESCRIPTION\n7:5 PLL2_P 2ThePLL2 Nprescaler divides theoutput oftheVCO asselected byMode_MUX1 andis\nconnected tothePLL2 Ndivider.\nField Value Value\n0(0x00) 8\n1(0x01) 2\n2(0x02) 2\n3(0x03) 3\n4(0x04) 4\n5(0x05) 5\n6(0x06) 6\n7(0x07) 7\n4:2 OSCin_FREQ 7Thefrequency ofthePLL2 reference input tothePLL2 phase detector (OSCin/OSCin* port)\nmust beprogrammed tosupport proper operation ofthefrequency calibration routine,\nwhich locks theinternal VCO tothetarget frequency.\nField Value OSCin Frequency\n0(0x00) 0to63MHz\n1(0x01) >63MHz to127MHz\n2(0x02) >127MHz to255MHz\n3(0x03) Reserved\n4(0x04) >255MHz to500MHz\n5(0x05) to7(0x07) Reserved\n1 PLL2_XTAL_EN 0Ifanexternal crystal isbeing used toimplement adiscrete VCXO, theinternal feedback\namplifier must beenabled with thisbittocomplete theoscillator circuit.\n0:Oscillator amplifier disabled\n1:Oscillator amplifier enabled\n0 PLL2_REF_2X_EN 1Enabling thePLL2 reference frequency doubler allows forhigher phase-detector\nfrequencies onPLL2 than would normally beallowed with thegiven VCXO orcrystal\nfrequency.\nHigher phase-detector frequencies reduce thePLL Nvalues, which makes thedesign of\nwider-loop bandwidth filters possible.\n0:Doubler disabled\n1:Doubler enabled\n92LMK04821 ,LMK04826 ,LMK04828\nSNAS605AS –MARCH 2013 –REVISED MAY 2020 www.ti.com\nProduct Folder Links: LMK04821 LMK04826 LMK04828Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments Incorporated9.7.8.3 PLL2_N_CAL\nPLL2_N_CAL[17:0]\nPLL2 never uses zero-delay during frequency calibration. These registers contain thevalue ofthePLL2 Ndivider\nused with thePLL2 prescaler during calibration forcascaded zero-delay mode. When calibration iscomplete,\nPLL2 uses thePLL2_N value. Cascaded zero-delay mode occurs when PLL2_NCLK_MUX =1.\nTable 67.Register 0x162\nMSB — LSB\n0x163[1:0] 0x164[7:0] 0x165[7:0]\nTable 68.Registers 0x163, 0x164, and0x165\nBIT REGISTERS NAMEPOR\nDEFAULTDESCRIPTION\n7:2 0x163 NA 0 Reserved\n1:0 0x163PLL2_N\n_CAL[17:16]0Field Value Divide Value\n0(0x00) Notvalid\n7:0 0x164 PLL2_N_CAL[15:8] 01(0x01) 1\n2(0x02) 2\n7:0 0x165 PLL2_N_CAL[7:0] 12... ...\n262,143 (0x3FFFF) 262,143\n9.7.8.4 PLL2_FCAL_DIS, PLL2_N\nThis register disables frequency calibration and sets thePLL2 Ndivider value. Programming register 0x168\nstarts aVCO calibration routine ifPLL2_FCAL_DIS =0.\nTable 69.PLL2_N[17:0]\nMSB — LSB\n0x166[1:0] 0x167[7:0] 0x168[7:0]\nTable 70.Registers 0x166, 0x167, and0x168\nBIT REGISTERS NAMEPOR\nDEFAULTDESCRIPTION\n7:3 0x166 NA 0 Reserved\n2 0x166 PLL2_FCAL_DIS 0This disables thePLL2 frequency calibration onprogramming register 0x168.\n0:Frequency calibration enabled\n1:Frequency calibration disabled\n1:0 0x166 PLL2_N[17:16] 0Field Value Divide Value\n0(0x00) Notvalid\n7:0 0x167 PLL2_N[15:8] 01(0x01) 1\n2(0x02) 2\n7:0 0x168 PLL2_N[7:0] 12... ...\n262,143 (0x3FFFF) 262,143\n93LMK04821 ,LMK04826 ,LMK04828\nwww.ti.com SNAS605AS –MARCH 2013 –REVISED MAY 2020\nProduct Folder Links: LMK04821 LMK04826 LMK04828Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments Incorporated9.7.8.5 PLL2_WND_SIZE, PLL2_CP_GAIN, PLL2_CP_POL, PLL2_CP_TRI\nThis register controls thePLL2 phase detector.\nTable 71.Register 0x169\nBIT NAMEPOR\nDEFAULTDESCRIPTION\n7 NA 0 Reserved\n6:5 PLL2_WND_SIZE 2PLL2_WND_SIZE sets thewindow size used fordigital lock detect forPLL2. Ifthephase\nerror between thereference andfeedback ofPLL2 isless than thespecified time, then the\nPLL2 lock counter increments. This value must beprogrammed to2(3.7ns).\nField Value Definition\n0(0x00) Reserved\n1(0x01) Reserved\n2(0x02) 3.7ns\n3(0x03) Reserved\n4:3 PLL2_CP_GAIN 3This bitprograms thePLL2 charge pump output current level. Thetable below also\nillustrates theimpact ofthePLL2 TRISTATE bitinconjunction with PLL2_CP_GAIN.\nField Value Definition\n0(0x00) 100µA\n1(0x01) 400µA\n2(0x02) 1600 µA\n3(0x03) 3200 µA\n2 PLL2_CP_POL 0PLL2_CP_POL sets thecharge pump polarity forPLL2. Theinternal VCO requires the\nnegative charge pump polarity tobeselected. Many VCOs usepositive slope.\nApositive-slope VCO increases output frequency with increasing voltage. Anegative-slope\nVCO decreases output frequency with increasing voltage.\nField Value Description\n0 Negative-slope VCO/VCXO\n1 Positive-slope VCO/VCXO\n1 PLL2_CP_TRI 0PLL2_CP_TRI TRI-STATEs theoutput ofthePLL2 charge pump.\n0:Disabled\n1:TRI-STATE\n0 Fixed Value 1 When programming register 0x169, thisfield must besetto1.\n94LMK04821 ,LMK04826 ,LMK04828\nSNAS605AS –MARCH 2013 –REVISED MAY 2020 www.ti.com\nProduct Folder Links: LMK04821 LMK04826 LMK04828Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments Incorporated9.7.8.6 SYSREF_REQ_EN, PLL2_DLD_CNT\nTable 72.PLL2_DLD_CNT[15:0]\nMSB LSB\n0x16A[5:0] 0x16B[7:0]\nThis register hasthevalue ofthePLL2 DLD counter.\nTable 73.Registers 0x16A and0x16B\nBIT REGISTERS NAMEPOR\nDEFAULTDESCRIPTION\n7 0x16A NA 0 Reserved\n6 0x16A SYSREF_REQ_EN 0Enables theSYNC/SYSREF_REQ pintoforce theSYSREF_MUX =3for\ncontinuous pulses. When using thisfeature, enable thepulser andset\nSYSREF_MUX =2(pulser).\n5:0 0x16APLL2_DLD\n_CNT[13:8]32Thereference andfeedback ofPLL2 must bewithin thewindow ofphase error,\nasspecified byPLL2_WND_SIZE forPLL2_DLD_CNT cycles, before PLL2\ndigital lock detect isasserted.\nField Value Divide Value\n0(0x00) Notvalid\n1(0x01) 1\n7:0 0x16B PLL2_DLD_CNT 02(0x02) 2\n3(0x03) 3\n... ...\n16,382 (0x3FFE) 16,382\n16,383 (0x3FFF) 16,383\n95LMK04821 ,LMK04826 ,LMK04828\nwww.ti.com SNAS605AS –MARCH 2013 –REVISED MAY 2020\nProduct Folder Links: LMK04821 LMK04826 LMK04828Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments Incorporated9.7.8.7 PLL2_LF_R4, PLL2_LF_R3\nThis register controls theintegrated loop filter resistors.\nTable 74.Register 0x16C\nBIT NAMEPOR\nDEFAULTDESCRIPTION\n7:6 NA 0 Reserved\n5:3 PLL2_LF_R4 0Internal loop filter components areavailable forPLL2, enabling either 3rd- or4th-order loop\nfilters without requiring external components.\nInternal loop filter resistor R4canbesetaccording tothefollowing table.\nField Value Resistance\n0(0x00) 200Ω\n1(0x01) 1kΩ\n2(0x02) 2kΩ\n3(0x03) 4kΩ\n4(0x04) 16kΩ\n5(0x05) Reserved\n6(0x06) Reserved\n7(0x07) Reserved\n2:0 PLL2_LF_R3 0Internal loop filter components areavailable forPLL2, enabling either 3rd- or4th-order loop\nfilters without requiring external components.\nInternal loop filter resistor R3canbesetaccording tothefollowing table.\nField Value Resistance\n0(0x00) 200Ω\n1(0x01) 1kΩ\n2(0x02) 2kΩ\n3(0x03) 4kΩ\n4(0x04) 16kΩ\n5(0x05) Reserved\n6(0x06) Reserved\n7(0x07) Reserved\n96LMK04821 ,LMK04826 ,LMK04828\nSNAS605AS –MARCH 2013 –REVISED MAY 2020 www.ti.com\nProduct Folder Links: LMK04821 LMK04826 LMK04828Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments Incorporated9.7.8.8 PLL2_LF_C4, PLL2_LF_C3\nThis register controls theintegrated loop filter capacitors.\nTable 75.Register 0x16D\nBIT NAMEPOR\nDEFAULTDESCRIPTION\n7:4 PLL2_LF_C4 0Internal loop filter components areavailable forPLL2, enabling either 3rd- or4th-order loop\nfilters without requiring external components.\nInternal loop filter capacitor C4canbesetaccording tothefollowing table.\nField Value Capacitance\n0(0x00) 10pF\n1(0x01) 15pF\n2(0x02) 29pF\n3(0x03) 34pF\n4(0x04) 47pF\n5(0x05) 52pF\n6(0x06) 66pF\n7(0x07) 71pF\n8(0x08) 103pF\n9(0x09) 108pF\n10(0x0A) 122pF\n11(0x0B) 126pF\n12(0x0C) 141pF\n13(0x0D) 146pF\n14(0x0E) Reserved\n15(0x0F) Reserved\n3:0 PLL2_LF_C3 0Internal loop filter components areavailable forPLL2, enabling either 3rd- or4th-order loop\nfilters without requiring external components.\nInternal loop filter capacitor C3canbesetaccording tothefollowing table.\nField Value Capacitance\n0(0x00) 10pF\n1(0x01) 11pF\n2(0x02) 15pF\n3(0x03) 16pF\n4(0x04) 19pF\n5(0x05) 20pF\n6(0x06) 24pF\n7(0x07) 25pF\n8(0x08) 29pF\n9(0x09) 30pF\n10(0x0A) 33pF\n11(0x0B) 34pF\n12(0x0C) 38pF\n13(0x0D) 39pF\n14(0x0E) Reserved\n15(0x0F) Reserved\n97LMK04821 ,LMK04826 ,LMK04828\nwww.ti.com SNAS605AS –MARCH 2013 –REVISED MAY 2020\nProduct Folder Links: LMK04821 LMK04826 LMK04828Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments Incorporated(1) Only valid when PLL1_LD_MUX isnotsetto2(PLL2_DLD) or3(PLL1 andPLL2 DLD).9.7.8.9 PLL2_LD_MUX, PLL2_LD_TYPE\nThis register sets theoutput value oftheStatus_LD2 pin.\nTable 76.Register 0x16E\nBIT NAMEPOR\nDEFAULTDESCRIPTION\n7:3 PLL2_LD_MUX 2This sets theoutput value oftheStatus_LD2 pin.\nField Value MUX Value\n0(0x00) Logic low\n1(0x01) PLL1 DLD\n2(0x02) PLL2 DLD\n3(0x03) PLL1 andPLL2 DLD\n4(0x04) Holdover status\n5(0x05) DAC locked\n6(0x06) Reserved\n7(0x07) SPIreadback\n8(0x08) DAC rail\n9(0x09) DAC low\n10(0x0A) DAC high\n11(0x0B) PLL1_N\n12(0x0C) PLL1_N/2\n13(0x0D) PLL2_N\n14(0x0E) PLL2_N/2\n15(0x0F) PLL1_R\n16(0x10) PLL1_R/2\n17(0x11) PLL2_R(1)\n18(0x12) PLL2_R/2(1)\n2:0 PLL2_LD_TYPE 6Sets theI/Otype oftheStatus_LD2 pin.\nField Value TYPE\n0(0x00) Reserved\n1(0x01) Reserved\n2(0x02) Reserved\n3(0x03) Output (push-pull)\n4(0x04) Output inverted (push-pull)\n5(0x05) Reserved\n6(0x06) Output (open drain)\n98LMK04821 ,LMK04826 ,LMK04828\nSNAS605AS –MARCH 2013 –REVISED MAY 2020 www.ti.com\nProduct Folder Links: LMK04821 LMK04826 LMK04828Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments Incorporated9.7.9 (0x16F -0x1FFF) Misc Registers\n9.7.9.1 PLL2_PRE_PD, PLL2_PD\nTable 77.Register 0x173\nBIT NAME DESCRIPTION\n7 N/A Reserved\n6 PLL2_PRE_PDPowerdown PLL2 prescaler\n0:Normal operation\n1:Powerdown\n5 PLL2_PDPowerdown PLL2\n0:Normal operation\n1:Powerdown\n4:0 N/A Reserved\n9.7.9.2 VCO1_DIV\nSets theVCO1 VCO divider value. This divider cannot bebypassed, andhasaminimum value of2.This register\nisreserved forLMK04826 andLMK04828, andshould beleftunprogrammed.\nTable 78.Register 0x174\nBIT NAMEPOR\nDEFAULTDESCRIPTION\n7:5 N/A 0 Reserved\n4:0VCO1_DIV\n(LMK04821 only)0When VCO_MUX selects VCO1 forLMK04821, theclock distribution frequency isequal to\nVCO1 frequency divided bythisdivide value. This divider isalso onthePLL2 feedback\npath, andimpacts thePLL2 Ndivider value.\nUnlisted field values arereserved.\nField Value Divide Value\n0(0x00) 2\n5(0x05) 3\n10(0x0A) 8\n20(0x14) 4\n23(0x17) 5\n27(0x1B) 7\n30(0x1E) 6\n9.7.9.3 OPT_REG_1\nThis register must bewritten with thefollowing value, depending onwhich LMK0482x family part isused to\noptimize VCO1 phase-noise performance over temperature. This register must bewritten before writing register\n0x168 when using VCO1.\nTable 79.Register 0x17C\nBIT NAME DESCRIPTION\n7:0 OPT_REG_121:LMK04821\n24:LMK04826\n21:LMK04828\n99LMK04821 ,LMK04826 ,LMK04828\nwww.ti.com SNAS605AS –MARCH 2013 –REVISED MAY 2020\nProduct Folder Links: LMK04821 LMK04826 LMK04828Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments Incorporated9.7.9.4 OPT_REG_2\nThis register must bewritten with thefollowing value, depending onwhich LMK0482x family part isused to\noptimize VCO1 phase-noise performance over temperature. This register must bewritten before writing register\n0x168 when using VCO1.\nTable 80.Register 0x17D\nBIT NAME DESCRIPTION\n7:0 OPT_REG_251:LMK04821\n119: LMK04826\n51:LMK04828\n9.7.9.5 RB_PLL1_LD_LOST, RB_PLL1_LD, CLR_PLL1_LD_LOST\nTable 81.Register 0x182\nBIT NAME DESCRIPTION\n7:3 N/A Reserved\n2 RB_PLL1_LD_LOST This issetwhen PLL1 DLD edge falls. Does notsetifcleared while PLL1 DLD islow.\n1 RB_PLL1_LDRead back 0:PLL1 DLD islow.\nRead back 1:PLL1 DLD ishigh.\n0 CLR_PLL1_LD_LOSTToreset RB_PLL1_LD_LOST, write CLR_PLL1_LD_LOST with 1andthen 0.\n0:RB_PLL1_LD_LOST issetonnext falling PLL1 DLD edge.\n1:RB_PLL1_LD_LOST isheld clear (0).User must clear thisbittoallow RB_PLL1_LD_LOST to\nbecome setagain.\n9.7.9.6 RB_PLL2_LD_LOST, RB_PLL2_LD, CLR_PLL2_LD_LOST\nTable 82.Register 0x0x183\nBIT NAME DESCRIPTION\n7:3 N/A Reserved\n2 RB_PLL2_LD_LOST This issetwhen PLL2 DLD edge falls. Does notsetifcleared while PLL2 DLD islow.\n1 RB_PLL2_LDPLL1_LD_MUX orPLL2_LD_MUX must select setting 2(PLL2 DLD) forvalid reading ofthisbit.\nRead back 0:PLL2 DLD islow.\nRead back 1:PLL2 DLD ishigh.\n0 CLR_PLL2_LD_LOSTToreset RB_PLL2_LD_LOST, write CLR_PLL2_LD_LOST with 1andthen 0.\n0:RB_PLL2_LD_LOST issetonnext falling PLL2 DLD edge.\n1:RB_PLL2_LD_LOST isheld clear (0).User must clear thisbittoallow RB_PLL2_LD_LOST to\nbecome setagain.\n100LMK04821 ,LMK04826 ,LMK04828\nSNAS605AS –MARCH 2013 –REVISED MAY 2020 www.ti.com\nProduct Folder Links: LMK04821 LMK04826 LMK04828Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments Incorporated9.7.9.7 RB_DAC_VALUE(MSB), RB_CLKinX_SEL, RB_CLKinX_LOS\nThis register provides read back access toCLKinX selection indicator and CLKinX LOS indicator. The 2MSBs\nareshared with theRB_DAC_VALUE. See RB_DAC_VALUE section.\nTable 83.Register 0x184\nBIT NAME DESCRIPTION\n7:6 RB_DAC_VALUE[9:8] See RB_DAC_VALUE section.\n5 RB_CLKin2_SELRead back 0:CLKin2 isnotselected forinput toPLL1.\nRead back 1:CLKin2 isselected forinput toPLL1.\n4 RB_CLKin1_SELRead back 0:CLKin1 isnotselected forinput toPLL1.\nRead back 1:CLKin1 isselected forinput toPLL1.\n3 RB_CLKin0_SELRead back 0:CLKin0 isnotselected forinput toPLL1.\nRead back 1:CLKin0 isselected forinput toPLL1.\n2 N/A\n1 RB_CLKin1_LOSRead back 1:CLKin1 LOS isactive.\nRead back 0:CLKin1 LOS isnotactive.\n0 RB_CLKin0_LOSRead back 1:CLKin0 LOS isactive.\nRead back 0:CLKin0 LOS isnotactive.\n9.7.9.8 RB_DAC_VALUE\nContains thevalue oftheDAC foruser readback.\nFIELD NAME MSB LSB\nRB_DAC_VALUE 0x184 [7:6] 0x185 [7:0]\nTable 84.Registers 0x184 and0x185\nBIT REGISTERS NAMEPOR\nDEFAULTDESCRIPTION\n7:6 0x184RB_DAC_\nVALUE[9:8]2DAC value is512onpower-on reset; ifPLL1 locks upon power-up, theDAC\nvalue changes.\n7:0 0x185RB_DAC_\nVALUE[7:0]0\n9.7.9.9 RB_HOLDOVER\nTable 85.Register 0x188\nBIT NAME DESCRIPTION\n7:5 N/A Reserved\n4 RB_HOLDOVERRead back 0:NotinHOLDOVER\nRead back 1:InHOLDOVER\n3:0 N/A Reserved\n101LMK04821 ,LMK04826 ,LMK04828\nwww.ti.com SNAS605AS –MARCH 2013 –REVISED MAY 2020\nProduct Folder Links: LMK04821 LMK04826 LMK04828Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments Incorporated9.7.9.10 SPI_LOCK\nPrevents SPIregisters from being written to,except for0x1FFD, 0x1FFE, and0x1FFF. These registers must be\nwritten tosequentially andinorder: 0x1FFD, 0x1FFE, 0x1FFF.\nThese registers cannot beread back.\nMSB — LSB\n0x1FFD [7:0] 0x1FFE [7:0] 0x1FFF [7:0]\nTable 86.Registers 0x1FFD, 0x1FFE, and0x1FFF\nBIT REGISTERS NAMEPOR\nDEFAULTDESCRIPTION\n7:0 0x1FFD SPI_LOCK[23:16] 00:Registers unlocked.\n1to255: Registers locked\n7:0 0x1FFE SPI_LOCK[15:8] 00:Registers unlocked.\n1to255: Registers locked\n7:0 0x1FFF SPI_LOCK[7:0] 830to82:Registers locked\n83:Registers unlocked\n84to256: Registers locked\n1e6 × PLLX_WND_SIZE × f PDX\nPLLX_DLD_CNTppm = \n102LMK04821 ,LMK04826 ,LMK04828\nSNAS605AS –MARCH 2013 –REVISED MAY 2020 www.ti.com\nProduct Folder Links: LMK04821 LMK04826 LMK04828Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments Incorporated10Applications andImplementation\n10.1 Application Information\nToassist customers infrequency planning anddesigning loop filters, Texas Instruments provides PLLatinum Sim\n(www.ti.com/tool/PLLATINUMSIM-SW )andTICS Pro(www.ti.com/tool/TICSPRO-SW ).\n10.2 Digital Lock Detect Frequency Accuracy\nThedigital lock detect circuit isused todetermine PLL1 locked, PLL2 locked, andholdover exitevents. Awindow\nsize andlock count register areprogrammed tosetappm frequency accuracy ofreference tofeedback signals\nofthePLL, foreach event tooccur. When aPLL digital lock event occurs, thePLL digital lock detect isasserted\ntrue. When theholdover exitevent occurs, thedevice exits holdover mode.\nEVENT PLL WINDOW SIZE LOCK COUNT\nPLL1 locked PLL1 PLL1_WND_SIZE PLL1_DLD_CNT\nPLL2 locked PLL2 PLL2_WND_SIZE PLL2_DLD_CNT\nHoldover exit PLL1 PLL1_WND_SIZE HOLDOVER_DLD_CNT\nForadigital lock detect event tooccur, there must bea“lock count ”number ofphase-detector cycles ofPLLX,\nduring which thetime/phase error ofthePLLX_R reference and PLLX_N feedback signal edges arewithin the\nuser programmable "window size." Because there must beatleast "lock count" phase-detector events before a\nlock event occurs, aminimum digital lock event time canbecalculated as"lock count" /fPDX,where X=1for\nPLL1 or2forPLL2.\nByusing Equation 6,values fora"lock count" and "window size" canbechosen tosetthefrequency accuracy\nrequired bythesystem inppm before thedigital lock detect event occurs:\n(6)\nTheeffect ofthe"lock count" value isthatitshortens theeffective lock window size bydividing the"window size"\nby"lock count".\nIfatanytime thePLLX_R reference andPLLX_N feedback signals areoutside thetime window setby"window\nsize", then the“lock count ”value isreset to0.\n10.2.1 Minimum Lock Time Calculation Example\nTocalculate theminimum PLL2 digital lock time given aPLL2 phase-detector frequency of40MHz and\nPLL2_DLD_CNT =10,000: theminimum lock time ofPLL2 is10,000 /40MHz =250µs.\n103LMK04821 ,LMK04826 ,LMK04828\nwww.ti.com SNAS605AS –MARCH 2013 –REVISED MAY 2020\nProduct Folder Links: LMK04821 LMK04826 LMK04828Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments Incorporated10.3 Driving CLKin andOSCin Inputs\n10.3.1 Driving CLKin andOSCin Pins With aDifferential Source\nBoth CLKin ports can bedriven bydifferential signals. TIrecommends that theCLKin input mode besetto\nbipolar (CLKinX_TYPE =0)when using differential reference clocks. The OSCin input mode ishard-wired to\nbipolar-equivalent. The LMK0482x family internally biases theinput pins, thus thedifferential interface should be\nACcoupled. The recommended circuits fordriving theCLKin/OSCin pins with either LVDS orLVPECL are\nshown inFigure 24andFigure 25.\nFigure 24.CLKinX andOSCin Termination foranLVDS Reference Clock Source\nFigure 25.CLKinX andOSCin Termination foranLVPECL Reference Clock Source\nAreference clock source thatproduces adifferential sine wave output candrive theCLKin/OSCin pins using the\nfollowing circuit. The signal level must conform totherequirements fortheCLKin/OSCin pins listed inElectrical\nCharacteristics .\nFigure 26.CLKinX andOSCin Termination foraDifferential Sinewave Reference Clock Source\n104LMK04821 ,LMK04826 ,LMK04828\nSNAS605AS –MARCH 2013 –REVISED MAY 2020 www.ti.com\nProduct Folder Links: LMK04821 LMK04826 LMK04828Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments IncorporatedDriving CLKin andOSCin Inputs (continued)\n10.3.2 Driving CLKin andOSCin Pins With aSingle-Ended Source\nThe CLKin/OSCin pins oftheLMK0482x family canbedriven using asingle-ended reference clock source; for\nexample, either asine wave source oranLVCMOS/LVTTL source. FortheCLKin pins, either ACcoupling orDC\ncoupling may beused. FortheOSCin pins, ACcoupling isrequired. Inthecase ofthesine wave source thatis\nexpecting a50-Ωload, TIrecommends using ACcoupling, asshown inthecircuit below with a50-Ωtermination.\nNOTE\nThe signal level must conform totherequirements fortheCLKin/OSCin pins listed in\nElectrical Characteristics .CLKinX_TYPE isrecommended tobesettobipolar mode\n(CLKinX_TYPE =0).OSCin ishard-wired tobipolar mode.\nFigure 27.CLKinX andOSCin Single-Ended Termination\nIftheCLKin pins arebeing driven with asingle-ended LVCMOS/LVTTL source, either DCcoupling orAC\ncoupling may beused. IfDC coupling isused, theCLKinX_TYPE should besettoMOS buffer mode\n(CLKinX_TYPE =1),and thevoltage swing ofthesource must meet thespecifications forDC-coupled, MOS-\nmode clock inputs given inElectrical Characteristics .IfACcoupling isused, theCLKinX_TYPE should besetto\nthebipolar buffer mode (CLKinX_TYPE =0),andthevoltage swing attheinput pins must meet thespecifications\nforAC-coupled, bipolar-mode clock inputs given inElectrical Characteristics .InAC-coupled bipolar mode, some\nattenuation oftheclock input level may berequired. Asimple resistive divider circuit before theACcoupling\ncapacitor issufficient.\nFigure 28.DC-Coupled LVCMOS/LVTTL Reference Clock\n105LMK04821 ,LMK04826 ,LMK04828\nwww.ti.com SNAS605AS –MARCH 2013 –REVISED MAY 2020\nProduct Folder Links: LMK04821 LMK04826 LMK04828Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments Incorporated10.4 Output Termination andBiasing\n10.4.1 LVPECL\nFigure 29shows therecommended resistor biasing configuration fortheLVPECL format forboth CLKout and\nOSCout pins. TheLVPECL emitter resistors forDCLKoutX orSDCLKoutY canbeselected such that120Ω≤Re\n≤240Ω.When OSCout (pins 40and 41)areconfigured toprovide abuffered oscillator output inLVPECL\nformat, TIrecommends setting thevalue oftheemitter resistors forOSCout to240Ω.Toavoid bias mismatch or\nexcessive loading ofthebias circuitry, TIrecommends connecting LVPECL outputs totheload through AC-\ncoupling capacitors asshown.\nFigure 29.LVPECL Biasing forCLKout andOSCout\n10.4.2 LVDS/HSDS\nFigure 30shows therecommended resistor biasing configuration fortheLVDS/HSDS format forboth CLKout\nand OSCout pins. When connecting anHSDS output toaload, itshould beAC-coupled. Incases where the\ncommon mode output voltage oftheLMK0482x family LVDS matches thecommon mode input voltage ofthe\nLVDS receiver, DC coupling can beused; however, frequently LVDS isalso AC-coupled toavoid any\ndriver/receiver mismatch issues.\nThe LVDS/HSDS driver requires aDCpath forcurrent from CLKoutX toCLKoutX* andfrom OSCout toOSCout*\noninitial startup. IfaDCpath forcurrent isnotpresent onstartup, LVDS/HSDS outputs may start upwith lower\namplitude than expected, and insome cases could generate runt pulses orfailtooscillate forsome time after\nstartup. Whenever AC-coupled LVDS orHSDS isused with external termination, the100-Ωtermination should\nbeplaced ontheLMK0482x side oftheAC-coupling capacitors asillustrated inFigure 30.\nFigure 30.LVDS/HSDS Output Termination forOSCout andCLKout, External Receiver Termination\nIncases where the termination isinternal tothe receiver, place 560Ωclose tothe CLKoutX/X* or\nOSCout/OSCout* pins, toprovide aDCpath fortheoutput onstartup asillustrated inFigure 31.\n106LMK04821 ,LMK04826 ,LMK04828\nSNAS605AS –MARCH 2013 –REVISED MAY 2020 www.ti.com\nProduct Folder Links: LMK04821 LMK04826 LMK04828Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments IncorporatedOutput Termination andBiasing (continued)\nFigure 31.LVDS/HSDS Output Termination forOSCout andCLKout, Internal Receiver Termination\n107LMK04821 ,LMK04826 ,LMK04828\nwww.ti.com SNAS605AS –MARCH 2013 –REVISED MAY 2020\nProduct Folder Links: LMK04821 LMK04826 LMK04828Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments Incorporated10.5 Typical Applications\n10.5.1 Design Example\nThis design example below highlights using theavailable tools todesign loop filters and create aprogramming\nmap fortheLMK0482x.\n10.5.1.1 Design Requirements\nClocks outputs:\n•1x245.76-MHz clock forJESD204B ADC, LVPECL.\n–This clock requires thebest performance inthisexample.\n•2x983.04-MHz clock forJESD204B DAC, LVPECL.\n•1x122.88-MHz clock forJESD204B FPGA block, LVDS\n•4x10.24-MHz SYSREF forADC (LCPECL), DAC (LVPECL), FPGA (LVDS).\n•2x122.88-MHz clock forFPGA, LVDS\nForbest performance, thehighest possible phase detector frequency isused atPLL2. Assuch, a122.88-MHz\nVCXO isused.\n10.5.1.2 Detailed Design Procedure\nThis information iscurrent asofthedate oftherelease ofthis data sheet. Design tools receive continuous\nimprovements toaddfeatures andimprove model accuracy. Refer tothesoftware instructions ortraining forthe\nlatest features.\n10.5.1.2.1 Device Configuration andSimulation -PLLatinum Sim\nSelect theLMK04828 and choose thePLL and VCO tosimulate. Make adjustments formore accurate\nsimulations depending ontheapplication. Forexample:\n•Enter theVCO gain oftheexternal VCXO orpossible external VCO-used device.\n•Adjust thecharge pump current tohelp with loop filter component selection. Lower charge pump currents\nresult insmaller components, butmay increase impacts ofleakage, and atthelowest values reduce PLL\nphase-noise performance.\n•PLLatinum Sim allows loading acustom phase noise plotforanyblock. Typically, acustom phase-noise plot\nisentered forCLKin tomatch thereference phase noise todevice; aphase-noise plot fortheVCXO can\nadditionally beprovided tomatch theperformance ofVCXO used. Forimproved accuracy insimulation and\noptimum loop filter design, load these custom noise profiles foruseintheapplication.\n•The design tools return with high reference andphase-detector frequencies bydefault. Ifdesired, experiment\nwith different reference divider settings, phase detector frequencies, andloop bandwidths. Due tothenarrow\nloop bandwidth used onPLL1, itiscommon toreduce thephase detector frequency onPLL1.\n10.5.1.2.2 Device Programming\nUsing thePLLatinum Sim configuration, theTICS Prosoftware ismanually updated with thisinformation tomeet\ntherequired application. FortheJESD204B outputs, place thedevice clocks ontheDCLKoutX output, then turn\nonthepaired SDCLKoutY output forSYSREF output. Fornon-JESD204B outputs, both DCLKoutX and paired\nSDCLKoutY may bedriven bythedevice clock divider tomaximize number ofavailable outputs.\nFrequency planning forassignment ofoutputs:\n•Tominimize crosstalk, perform frequency planning /CLKout assignments tokeep common frequencies on\noutputs close together.\n•Itisbest toplace common device clock output frequencies onoutputs sharing thesame Vcc group. For\nexample, these outputs share Vcc4_CG2. Refer toPinConfiguration andFunctions toseetheVccgroupings\ntheclock outputs.\nInthis example, the245.76-MHz ADC output requires thebest performance. DCLKout2 ontheLMK0482x\nprovides thebest noise floor /performance. The 245.76 MHz isplaced onDCLKout2 with 10.24-MHz SYSREF\nonSDCLKout3.\n•Forbest performance, theinput and output drive level bits may beset. Best noise floor performance is\nachieved with CLKout2_IDL =1andCLKout2_ODL =1.\n108LMK04821 ,LMK04826 ,LMK04828\nSNAS605AS –MARCH 2013 –REVISED MAY 2020 www.ti.com\nProduct Folder Links: LMK04821 LMK04826 LMK04828Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments IncorporatedTypical Applications (continued)\nInthisexample, the983.04-MHz DAC output isplaced onDCLKout4 and DCLKout6, with 10.24-MHz SYSREF\nonpaired SDCLKout5 andSDCLKout7 outputs.\n•These outputs share Vcc4_CG2.\nInthisexample, the122.88-MHz FPGA JESD204B output isplaced onDCLKout10, with 10.24-MHz SYSREF on\npaired SDCLKout11 output.\nAdditionally, the122.88-MHz FPGA non-JESD204B outputs areplaced onDCLKout8 andSDCLKout9.\n•When frequency planning, consider PLL2 asaclock output atthephase-detector frequency. Assuch, these\n122.88-MHz outputs have been placed ontheoutputs close tothePLL2 andcharge pump power supplies.\nThe register programming can bevalidated liveonthedevice, with aSPI header wired toaTIUSB2ANY\nprogrammer. When thedevice programming iscompleted asdesired intheTICS Prosoftware, itispossible to\nexport theregister settings byusing theExport HexRegisters option inthefilemenu.\n10.5.1.3 Application Curves\nFigure 32.DCLKout0, 245.76-MHz\nLVPECL20 With 240-ΩEmitter Resistors\nCLKout0_1_IDL =1,CLKout0_1_ODL =1Figure 33.DCLKout2, 245.76-MHz\nLVPECL20 With 240-ΩEmitter Resistors\nCLKout2_3_IDL =1,CLKout2_3_ODL =1\n109LMK04821 ,LMK04826 ,LMK04828\nwww.ti.com SNAS605AS –MARCH 2013 –REVISED MAY 2020\nProduct Folder Links: LMK04821 LMK04826 LMK04828Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments IncorporatedTypical Applications (continued)\nFigure 34.DCLKout4, 983.04-MHz\nLVPECL16 With 240-ΩEmitter Resistors\nCLKout4_5_IDL =1,CLKout4_5_ODL =0Figure 35.DCLKout6, 983.04-MHz\nLVPECL16 With 240-ΩEmitter Resistors\nCLKout6_7_IDL =1,CLKout6_7_ODL =0\nFigure 36.DCLKout10, 122.88 MHz, LVDS\nCLKout10_11_IDL =1,CLKout10_11_ODL =0Figure 37.SDCLKout11, 122.88 MHz, LVDS\nCLKout10_11_IDL =1,CLKout10_11_ODL =0\n110LMK04821 ,LMK04826 ,LMK04828\nSNAS605AS –MARCH 2013 –REVISED MAY 2020 www.ti.com\nProduct Folder Links: LMK04821 LMK04826 LMK04828Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments IncorporatedTypical Applications (continued)\nFigure 38.OSCout, 122.88 MHz, LVCMOS (Norm/Inv)\nNormal Output Measured, Inverse 50-ΩTerminationFigure 39.Direct VCXO Measurement\nOpen Loop, Holdover Mode Set\n10.6 System Examples\n10.6.1 System Level Diagram\nFigure 40and Figure 41show anLMK0482x family device with external circuitry forclocking and forpower\nsupply toserve asaguideline forgood practices when designing with theLMK0482x family. Refer toPin\nConnection Recommendations formore details onthepinconnections and bypassing recommendations. Also\nrefer totheevaluation board inLMK04826/28 User \'sGuide .PCB design willalso play arole indevice\nperformance.\n111LMK04821 ,LMK04826 ,LMK04828\nwww.ti.com SNAS605AS –MARCH 2013 –REVISED MAY 2020\nProduct Folder Links: LMK04821 LMK04826 LMK04828Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments IncorporatedSystem Examples (continued)\nFigure 40.Example Application -System Schematic Except forPower\nFigure 40shows theprimary reference clock input isatCLKin0/0*. Asecondary reference clock isdriving\nCLKin1/1*. Both clocks aredepicted asAC-coupled drivers. The VCXO attached totheOSCin/OSCin* port is\nconfigured asanAC-coupled single-ended driver. Any oftheinput ports (CLKin0/0*, CLKin1/1*, CLKin2/2*,\nOSCin/OSCin*) may beconfigured aseither differential orsingle-ended (see Driving CLKin andOSCin Inputs ).\n112LMK04821 ,LMK04826 ,LMK04828\nSNAS605AS –MARCH 2013 –REVISED MAY 2020 www.ti.com\nProduct Folder Links: LMK04821 LMK04826 LMK04828Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments IncorporatedSystem Examples (continued)\nTheloop filter forPLL1 isconfigured asa2nd-order passive filter, while theloop filter forPLL2 isconfigured asa\n4thorder passive filter (using internal 3rdand4thorder components). Typically itisnotnecessary toincrease the\nfilter beyond 2nd order forPLL1. PLL2 allows software programmability ofthe3rdand 4thorder components\n(see PLL2 Integrated Loop Filter Poles ).PLLatinum Simcanbeused tocompute theloop filter values foroptimal\nphase noise.\nAlltheLVPECL clock outputs areAC-coupled with 0.1µFcapacitors. Some LVPECL outputs aredepicted with\n240-Ωemitter resistors, and some aredepicted with 150-Ωemitter resistors. LVPECL clock outputs can use\nemitter resistors between 120Ωand 240Ω.OSCout LVPECL format only supports 240-Ωemitter resistors is\ndepicted with 240-Ωemitter resistors. The LCPECL SYSREF output isDC-coupled, with termination values\nmatching theconditions specified forLCPECL intheElectrical Characteristics .The non-JESD204B LVDS\noutputs areAC-coupled, and include 560Ωbetween thepins ofthedifferential pair tocreate aDCpath for\ncurrent onstartup (see LVDS/HSDS ).The JESD204B LVDS outputs areDC-coupled. Unused outputs areleft\nfloating.\nPCB design willinfluence crosstalk performance. Tightly coupled clock traces willhave less crosstalk than\nloosely coupled clock traces. Proximity toother clock traces willinfluence crosstalk.\nFigure 41.Example Application -Power System Schematic\n113LMK04821 ,LMK04826 ,LMK04828\nwww.ti.com SNAS605AS –MARCH 2013 –REVISED MAY 2020\nProduct Folder Links: LMK04821 LMK04826 LMK04828Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments IncorporatedSystem Examples (continued)\nFigure 41shows anexample decoupling and bypassing scheme fortheLMK0482x, which could apply tothe\nconfiguration shown inFigure 40.Components drawn indotted lines are optional (see Pin Connection\nRecommendations ).Two power planes areused inthese example designs, onefortheclock outputs andonefor\nthePLL circuits. Itispossible toreduce thenumber ofdecoupling components bytying together clock output Vcc\npins forCLKouts that share thesame frequency orotherwise cantolerate potential crosstalk between outputs\nwith different frequencies. Inthetwo examples, Vcc2 and Vcc11 can betied together since nooutputs are\nutilized from Clock Group 0.PCB design willinfluence impedance tothesupply. Vias andtraces willincrease the\nimpedance tothepower supply. Ensure good direct return current paths.\n10.7 Do\'sandDon\'ts\n•VCCPins andDecoupling :allVCCpins must always beconnected.\n•Unused Clock Outputs: leave unused clock outputs floating andpowered down.\n•Unused Clock Inputs: unused clock inputs canbeleftfloating.\n•OSCout: When settoanLVPECL drive format, OSCout emitter resistors should be240ΩtoGND.\nOtherwise, OSCout may betreated likeanyother clock output.\n•LVDS/HSDS Outputs: Ensure that there isaDCpath forcurrent from CLKoutX toCLKoutX*, and from\nOSCout toOSCout*, forallLVDS/HSDS outputs atstartup. See LVDS/HSDS .\n•RESET Pin: IftheRESET pinisused, place acapacitor onRESET pintoprevent external noise from\ncausing device reset. Ifreset functionality isnotused, consider resetting GPIO asoutput toprevent external\nnoise from causing device reset.\n114LMK04821 ,LMK04826 ,LMK04828\nSNAS605AS –MARCH 2013 –REVISED MAY 2020 www.ti.com\nProduct Folder Links: LMK04821 LMK04826 LMK04828Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments Incorporated11Power Supply Recommendations\n11.1 PinConnection Recommendations\n11.1.1 VCC Pins andDecoupling\nAllVccpins must always beconnected.\nIntegrated capacitance onthe LMK0482x makes external high frequency decoupling capacitors (<1nF)\nunnecessary. The internal capacitance ismore effective atfiltering high frequency noise than off-device bypass\ncapacitance because there isnobond wire inductance between theLMK0482x circuit andthebypass capacitor.\nForlower-frequency decoupling andvoltage stabilization, decoupling capacitors arestillbeneficial.\n11.1.1.1 Clock Output Supplies\nThese supplies include Vcc2_CG1, Vcc3_SYSREF, Vcc4_CG2, Vcc11_CG3, and Vcc12_CG0. IfOSCout is\nused, Vcc7_OSCout canalso beconsidered aclock output supply.\nFerrite beads may beused toreduce crosstalk between different clock groups onthesame LMK0482x device.\nFerrite beads placed between thepower supply andaclock group Vccpinshould reduce noise between theVcc\npinand thepower supply modestly above 30MHz. Below 30MHz, integrated LDOs provide additional noise\nmitigation. When twoclock groups share thesame frequency, orifaclock group isnotused, asingle ferrite bead\ncanbeused between thepower supply andeach same-frequency clock group Vccpin.\nWhen using ferrite beads onclock group Vccpins, consider thefollowing guidelines toensure thepower supply\nwillsource theneeded switching current:\n•Incases with anoutput frequency >30MHz, aferrite bead may beplaced and theinternal capacitance is\nsufficient\n•Ifaferrite bead isused with alowfrequency output (<30MHz), andtheoutput format issettoahigh current\nswitching format such asLVPECL orLCPECL, then:\n–Theferrite bead canberemoved tolower theimpedance tothemain power supply andbypass capacitors,\nor\n–Localized capacitance can beplaced between theferrite bead and Vcc pintosupport theswitching\ncurrent.\n–Note :thedecoupling capacitors used between theferrite bead and aclock group Vcc pincanpermit\nhigh frequency switching noise tocouple through thecapacitors intotheground plane and onto other\nclock VCC pins through their decoupling capacitors. Placing unnecessary decoupling capacitances, or\nplacing ferrite beads with excessive impedance athigh frequency (>200Ω)can degrade crosstalk\nperformance.\n–IftheOSCout buffer format isLVCMOS, TIrecommends using acomplementary output format such as\nLVCMOS (Norm/Inv) toreduce switching noise andcrosstalk. Ifonly asingle LVCMOS output isrequired,\nthecomplementary LVCMOS output format can stillbeused byleaving theunused LVCMOS output\nfloating.\n•Vcc3_SYSREF powers both theSYSREF divider and theSYNC circuitry. IfSYNC isused buttheSYSREF\ndivider isnot, Vcc3_SYSREF can beconnected toany other clock output supply without impacting noise\nperformance.\n11.1.1.2 Low-Crosstalk Supplies\nThese supplies include Vcc1_VCO, Vcc5_DIG, andVcc6_PLL1.\nEach ofthese pins hasinternal bypass capacitance. Ferrite beads should notbeneeded between these pins and\nthepower supply. Aferrite bead can optionally before thecommon point connecting these supplies, inwhich\ncase alarge decoupling capacitance (1µFormore) should beused forvoltage stability after theferrite bead.\nThe typical application diagram inFigure 41shows allthese supply pins connected together tothepower supply\nwith anoptional ferrite bead anddecoupling capacitance.\n115LMK04821 ,LMK04826 ,LMK04828\nwww.ti.com SNAS605AS –MARCH 2013 –REVISED MAY 2020\nProduct Folder Links: LMK04821 LMK04826 LMK04828Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments IncorporatedPinConnection Recommendations (continued)\nThese supplies areconsidered low-crosstalk supplies because they donotgenerate much noise. Vcc1_VCO\nnoise iseffectively captured bytheon-chip bypass capacitance, since noise from thispinistypically very high\nfrequency. This pinalso uses ahigh-quality integrated LDO tominimize noise below 30MHz. Vcc5_DIG isonly\nactive atstartup andduring GPIO events, soafter startup there isnocontinuous noise contribution from thispin.\nVcc6_PLL1 isusually low-noise aswell, due tothelowfrequency ofthePLL1 phase detector. Anon-chip LDO\nregulates thissupply and prevents most PLL1 charge pump noise from escaping. IfthePLL1 phase detector is\nsettoahigh frequency, aferrite bead may optionally beused onthissupply. Ifaferrite bead isused with this\nsupply, theDCresistance ofthis ferrite bead should beminimized toavoid voltage fluctuation atthePLL1\nsupply/PLL1 charge pump, anda0.1-µFdecoupling capacitor should beplaced after theferrite bead close tothe\nsupply pin.\n11.1.1.3 PLL2 Supplies\nThese supplies include Vcc9_CP2 andVcc10_PLL2.\nEach ofthese pins hasaninternal bypass capacitor. Aferrite bead should beplaced between thepower supply\nand Vcc9. The DCresistance ofthisferrite bead should beminimized toavoid voltage fluctuations atthePLL2\ncharge pump. Typically thefrequency ofthePLL2 phase detector is>50MHz and anexternal decoupling\ncapacitor isnotnecessary. Forlower PLL2 phase detector frequencies, a0.1-µFdecoupling capacitor should be\nplaced after theferrite bead close tothesupply pin. Use ofaferrite bead between thepower supply and\nVcc10_PLL2 isoptional. Normally thefrequency ofthedividers used byPLL2 ishigh enough that allnoise is\nwell-constrained bytheon-chip bypass capacitance. Ifaferrite bead isused, a0.1-µFdecoupling capacitor\nshould beplaced after theferrite bead close tothesupply pin.\n11.1.1.4 Clock Input Supplies\nThese supplies include Vcc6_PLL1 andVcc9_OSCin. IfCLKin2 isused, Vcc7_OSCout isalso included.\nForVcc6_PLL1, follow guidance inLow-Crosstalk Supplies .ForVcc9_OSCin, aferrite bead isrecommended for\nVCXO frequencies above 30MHz. Typically above 100MHz nobypass capacitance isnecessary onthispin,but\niftheOSCin frequency is<100MHz, a0.1-µFdecoupling capacitor should beplaced after theferrite bead close\ntothesupply pin. Vcc7_OSCout should follow similar guidance toVcc9 forCLKin2 above 30MHz, and\nVcc6_PLL1 forCLKin2 below 30MHz.\nWhen CLKin1 isused asFinorFBCLKin, TIrecommends using CLKin2 asthesource toPLL1 whenever\npossible. CLKin0 and CLKin1 share Vcc6_PLL1 supply, and incases where FinorFBCLKin ishigh frequency,\nCLKin0 can crosstalk toFin/FBCLKin through Vcc6_PLL1. CLKin2 ispowered from Vcc7_OSCout, and the\ncrosstalk between Fin/FBCLKin andCLKin2 issignificantly reduced asaresult.\n11.1.1.5 Unused Clock Inputs/Outputs\nLeave unused clock inputs and outputs floating. Setunused clock outputs topowerdown format, and disable\nunused channel pairs. IftheSYSREF isnotused inachannel pair, SDCLKoutY_PD canbeset.Formaximum\npower savings and noise immunity, setDCLKoutX_PD, SDCLKoutY_PD, and CLKoutX_Y_PD onallunused\nchannel pairs.\n116LMK04821 ,LMK04826 ,LMK04828\nSNAS605AS –MARCH 2013 –REVISED MAY 2020 www.ti.com\nProduct Folder Links: LMK04821 LMK04826 LMK04828Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments Incorporated11.2 Current Consumption /Power Dissipation Calculations\nFrom Table 87,thecurrent consumption canbecalculated foranyconfiguration. The data below istypical and\nnotassured.\nTheTICS Prodevice profiles forLMK0482x family devices also include acurrent calculator, which performs real-\ntime analysis oftheregister settings andestimates thecurrent consumption based onwhich blocks areenabled.\nTIstrongly recommends using TICS Protocompute thecurrent foranydevice profile, asitisfaster and more\nflexible than manual computation using thetable below. TICS Pro does notrequire aconnection tothe\nLMK0482x togenerate acurrent consumption estimate oraregister file.\nTable 87.Typical Current Consumption forSelected Functional Blocks\n(TA=25°C,VCC=3.3V)\nBLOCK CONDITIONTYPICAL ICC\n(mA)POWER\nDISSIPATED\ninDEVICE\n(mW)\nCORE andFUNCTIONAL BLOCKS\nCore Dual loop, internal VCO0 PLL1 andPLL2 locked 131.5 433.95\nVCO (with VCO divider for\nLMK04821)VCO1 isselectedLMK04826/LMK04828 13.5 44.55\nLMK04821 22 72.6\nOSCin Doubler Doubler isenabled EN_PLL2_REF_2X =1 3 9.9\nCLKin AnyoneoftheCLKinX isenabled 4.9 16.17\nHoldoverHoldover isenabled HOLDOVER_EN =1 1.3 4.29\nHitless switch isenabledHOLDOVER_HITLESS_SWI\nTCH =10.9 2.97\nTrack mode TRACK_EN =1 2.5 8.25\nSYNC_EN =1 Required forSYNC andSYSREF functionality 7.6 25.08\nSYSREFEnabled SYSREF_PD =0 27.2 89.76\nDynamic digital delay\nenabledSYSREF_DDLY_PD =05 16.5\nPulser isenabled SYSREF_PLSR_PD =0 4.1 13.53\nSYSREF pulses mode SYSREF_MUX =2 3 9.9\nSYSREF continuous mode SYSREF_MUX =3 3 9.9\nCLOCK GROUP\nEnabled AnyoneoftheCLKoutX_Y_PD =0 20.1 66.33\nIDL AnyoneoftheCLKoutX_Y_IDL =1 2.2 7.26\nODL Andy oneoftheCLKoutX_Y_ODL =1 3.2 10.56\nClock DividerDivider only DCLKoutX_MUX =0 13.6 44.88\nDivider +DCC +HS DCLKoutX_MUX =1 17.7 58.41\nAnalog delay +divider DCLKoutX_MUX =3 13.6 44.88\nCLOCK OUTPUT BUFFERS\nLVDS 100-Ωdifferential termination 6 19.8\nHSDSHSDS 6mA, 100-Ωdifferential termination 8.8 29.04\nHSDS 8mA, 100-Ωdifferential termination 11.6 38.28\nHSDS 10mA, 100-Ωdifferential termination 19.4 64.02\nOSCout BUFFERS\nLVDS 100-Ωdifferential termination 18.5 61.05\nLVCMOSLVCMOS pair 150MHz 42.6 140.58\nLVCMOS single 150MHz 27 89.1\n0.2 mm\n1.46 mm7.2 mm\n1.15 mm\n117LMK04821 ,LMK04826 ,LMK04828\nwww.ti.com SNAS605AS –MARCH 2013 –REVISED MAY 2020\nProduct Folder Links: LMK04821 LMK04826 LMK04828Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments Incorporated12Layout\n12.1 Layout Guidelines\n12.1.1 Thermal Management\nPower consumption oftheLMK0482x family ofdevices can behigh enough torequire attention tothermal\nmanagement. Forreliability and performance reasons, thedietemperature should belimited toamaximum of\n125°C.That is,asanestimate, TA(ambient temperature) plus device power consumption multiplied byRθJA\nshould notexceed 125°C.\nThepackage ofthedevice hasanexposed padthatprovides theprimary heat removal path, aswell asexcellent\nelectrical grounding toaprinted circuit board. Tomaximize theremoval ofheat from thepackage, athermal land\npattern, including multiple vias toaground plane, must beincorporated onthePCB within thefootprint ofthe\npackage. Theexposed padmust besoldered down toensure adequate heat conduction outofthepackage.\nFigure 42.Recommended Land andViaPattern\n118LMK04821 ,LMK04826 ,LMK04828\nSNAS605AS –MARCH 2013 –REVISED MAY 2020 www.ti.com\nProduct Folder Links: LMK04821 LMK04826 LMK04828Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments Incorporated12.2 Layout Example\nFigure 43.LMK0482x Layout Example\n119LMK04821 ,LMK04826 ,LMK04828\nwww.ti.com SNAS605AS –MARCH 2013 –REVISED MAY 2020\nProduct Folder Links: LMK04821 LMK04826 LMK04828Submit Documentation Feedback Copyright ©2013 –2020, Texas Instruments Incorporated13Device andDocumentation Support\n13.1 Device Support\n13.1.1 Development Support\n13.1.1.1 PLLatinum Sim\nLoop filter design andsimulation.\nForPLLatinum Sim, gotowww.ti.com/tool/PLLATINUMSIM-SW .\n13.1.1.2 TICS Pro\nEVM programming software. Can also beused togenerate register map forprogramming foraspecific\napplication.\nForTICS Pro, gotowww.ti.com/tool/TICSPRO-SW\n13.2 Related Links\nThe table below lists quick access links. Categories include technical documents, support and community\nresources, tools andsoftware, andquick access tosample orbuy.\nTable 88.Related Links\nPARTS PRODUCT FOLDER SAMPLE &BUYTECHNICAL\nDOCUMENTSTOOLS &\nSOFTWARESUPPORT &\nCOMMUNITY\nLMK04821 Click here Click here Click here Click here Click here\nLMK04826 Click here Click here Click here Click here Click here\nLMK04828 Click here Click here Click here Click here Click here\n13.3 Trademarks\nPLLatinum isatrademark ofTexas Instruments.\nAllother trademarks aretheproperty oftheir respective owners.\n13.4 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. The leads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n13.5 Glossary\nSLYZ022 —TIGlossary .\nThis glossary listsandexplains terms, acronyms, anddefinitions.\n14Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nLMK04821NKDR ACTIVE WQFN NKD 641000RoHS & Green SN Level-3-260C-168 HR -40 to 85 K04821NKD\nLMK04821NKDT ACTIVE WQFN NKD 64250RoHS & Green SN Level-3-260C-168 HR -40 to 85 K04821NKD\nLMK04826BISQ/NOPB ACTIVE WQFN NKD 641000RoHS & Green SN Level-3-260C-168 HR -40 to 85 K04826BISQ\nLMK04826BISQE/NOPB ACTIVE WQFN NKD 64250RoHS & Green SN Level-3-260C-168 HR -40 to 85 K04826BISQ\nLMK04826BISQX/NOPB ACTIVE WQFN NKD 642000RoHS & Green SN Level-3-260C-168 HR -40 to 85 K04826BISQ\nLMK04828BISQ/NOPB ACTIVE WQFN NKD 641000RoHS & Green SN Level-3-260C-168 HR -40 to 85 K04828BISQ\nLMK04828BISQE/NOPB ACTIVE WQFN NKD 64250RoHS & Green SN Level-3-260C-168 HR -40 to 85 K04828BISQ\nLMK04828BISQX/NOPB ACTIVE WQFN NKD 642000RoHS & Green SN Level-3-260C-168 HR -40 to 85 K04828BISQ\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 2 \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \n OTHER QUALIFIED VERSIONS OF LMK04828 :\n•Enhanced Product: LMK04828-EP\n NOTE: Qualified Version Definitions:\n•Enhanced Product - Supports Defense, Aerospace and Medical Applications\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 9-Aug-2022\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nLMK04821NKDR WQFN NKD 641000 330.0 16.4 9.39.31.312.016.0 Q1\nLMK04821NKDT WQFN NKD 64250 178.0 16.4 9.39.31.312.016.0 Q1\nLMK04826BISQ/NOPB WQFN NKD 641000 330.0 16.4 9.39.31.312.016.0 Q1\nLMK04826BISQE/NOPB WQFN NKD 64250 178.0 16.4 9.39.31.312.016.0 Q1\nLMK04826BISQX/NOPB WQFN NKD 642000 330.0 16.4 9.39.31.312.016.0 Q1\nLMK04828BISQ/NOPB WQFN NKD 641000 330.0 16.4 9.39.31.312.016.0 Q1\nLMK04828BISQE/NOPB WQFN NKD 64250 178.0 16.4 9.39.31.312.016.0 Q1\nLMK04828BISQX/NOPB WQFN NKD 642000 330.0 16.4 9.39.31.312.016.0 Q1\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 9-Aug-2022\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nLMK04821NKDR WQFN NKD 641000 356.0 356.0 35.0\nLMK04821NKDT WQFN NKD 64250 208.0 191.0 35.0\nLMK04826BISQ/NOPB WQFN NKD 641000 356.0 356.0 35.0\nLMK04826BISQE/NOPB WQFN NKD 64250 208.0 191.0 35.0\nLMK04826BISQX/NOPB WQFN NKD 642000 356.0 356.0 35.0\nLMK04828BISQ/NOPB WQFN NKD 641000 356.0 356.0 35.0\nLMK04828BISQE/NOPB WQFN NKD 64250 208.0 191.0 35.0\nLMK04828BISQX/NOPB WQFN NKD 642000 356.0 356.0 35.0\nPack Materials-Page 2\nwww.ti.comGENERIC PACKAGE VIEW\nThis image is a representation of the package family, actual package may vary.\nRefer to the product data sheet for package details.WQFN - 0.8 mm max height NKD 64\nPLASTIC QUAD FLATPACK - NO LEAD 9 x 9, 0.5 mm pitch\n4229637/A\nwww.ti.comPACKAGE OUTLINE\nC\n64X 0.3\n0.27.2 0.1\n60X 0.5\n64X 0.50.30.8 MAX\n4X\n7.5A\n9.18.9B9.1\n8.9\n0.3\n0.20.5\n0.3\n(0.1)\nTYP\n4214996/A   08/2013WQFN - 0.8 mm max height NKD0064A\nWQFN\nPIN 1 INDEX AREA\nSEATING PLANE\n116 33\n4817 32\n64 49\n(OPTIONAL)PIN 1 IDSEE TERMINALDETAIL\nNOTES: 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M.2. This drawing is subject to change without notice. 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.0.1 CA B\n0.05 CSCALE  1.600\nDETAIL\nOPTIONAL TERMINAL\nTYPICAL\nwww.ti.comEXAMPLE BOARD LAYOUT\n( 7.2)\n0.07 MIN\nALL AROUND0.07 MAX\nALL AROUND64X (0.6)\n64X (0.25)\n(8.8)\n(8.8)60X (0.5)\n( ) VIA\nTYP0.2(1.36)\nTYP\n8X (1.31)\n(1.36) TYP 8X (1.31)\n4214996/A   08/2013WQFN - 0.8 mm max height NKD0064A\nWQFN\nSYMM\nSEE DETAILS\n1\n16\n17 32334849 64\nSYMM\nLAND PATTERN EXAMPLE\nSCALE:8X\nNOTES: (continued)\n 4. This package is designed to be soldered to a thermal pad on the board. For more information, refer to QFN/SON PCB application note    in literature No. SLUA271 (www.ti.com/lit/slua271).  SOLDER MASKOPENING\nMETAL\nSOLDER MASK\nDEFINEDMETAL\nSOLDER MASKOPENING\nSOLDER MASK DETAILSNON SOLDER MASK\nDEFINED\n(PREFERRED)\nwww.ti.comEXAMPLE STENCIL DESIGN\n(8.8)64X (0.6)\n64X (0.25)\n25X (1.16)(8.8)60X (0.5)(1.36) TYP\n(1.36)\nTYP\n4214996/A   08/2013WQFN - 0.8 mm max height NKD0064A\nWQFN\nNOTES: (continued)\n 5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate   design recommendations.  SYMM\nMETALTYP\nSOLDERPASTE EXAMPLE\nBASED ON 0.125mm THICK STENCIL\n \nEXPOSED PAD\n65% PRINTED SOLDER COVERAGE BY AREA\nSCALE:10X1\n16\n17 32334849 64\nSYMM\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com  or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 3, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: LMK04828BISQ/NOPB

#### Key Characteristics and Specifications:
- **Voltage Ratings**: 3.15 V to 3.45 V
- **Current Ratings**: 
  - Supply current (ICC_CLKS): 565 mA to 665 mA (with PLL1 and PLL2 locked)
  - Power down supply current (ICC_PD): 1 mA to 3 mA
- **Power Consumption**: 
  - Typical power dissipation: 19.8 mW (VCO1), 44.55 mW (VCO2)
- **Operating Temperature Range**: -40°C to 85°C
- **Package Type**: 64-Pin QFN (9.0 mm x 9.0 mm x 0.8 mm)
- **Moisture Sensitive Level (MSL)**: Level 3 (according to JEDEC J-STD-020E)
- **Special Features**:
  - Dual-loop PLL architecture for ultra-low jitter performance
  - Supports JESD204B standard
  - Up to 14 differential device clocks from PLL2
  - Integrated low-noise crystal oscillator circuit
  - Holdover mode when input clocks are lost
  - Programmable output formats (LVPECL, LVDS, HSDS, LCPECL)

#### Description:
The **LMK04828BISQ/NOPB** is a high-performance clock jitter cleaner and clock generator from Texas Instruments. It features a dual-loop PLL architecture designed to provide ultra-low RMS jitter, making it suitable for high-frequency applications. The device supports up to 14 differential clock outputs and is compliant with the JESD204B standard, which is essential for high-speed data converters.

#### Typical Applications:
- **Wireless Infrastructure**: Used in base stations and other communication equipment to ensure precise timing and synchronization.
- **Data Converter Clocking**: Provides clock signals for ADCs and DACs, ensuring minimal jitter and high fidelity in signal processing.
- **Networking**: Utilized in SONET/SDH systems for reliable data transmission.
- **Medical Equipment**: Ensures accurate timing in medical imaging and monitoring devices.
- **Video and Military Applications**: Provides stable clock signals in high-performance video processing and military communication systems.
- **Test and Measurement**: Used in oscilloscopes and signal analyzers for accurate timing measurements.

This component is ideal for applications requiring precise clock generation and distribution, particularly in environments where low jitter and high reliability are critical.