<html><head><title></title></head><body><a name=TopSummary>
#### START OF AREA REPORT #####[<pre>
Part:			XC7K325TFBG676-2 (Xilinx)

Click here to go to specific block report:
<a href="rpt_led_stream_areasrr.htm#led_stream"><h5 align="center">led_stream</h5></a><br><a href="rpt_led_stream_areasrr.htm#led_stream.syn_identify_core0_0"><h5 align="center">syn_identify_core0_0</h5></a><br><a href="rpt_led_stream_areasrr.htm#syn_identify_core0_0.IICE_x_0"><h5 align="center">IICE_x_0</h5></a><br><a href="rpt_led_stream_areasrr.htm#IICE_x_0.b7_OCByLXC_Z1_x_0"><h5 align="center">b7_OCByLXC_Z1_x_0</h5></a><br><a href="rpt_led_stream_areasrr.htm#b7_OCByLXC_Z1_x_0.b16_n2FydH_ab_FH9_K4_5s_x_0"><h5 align="center">b16_n2FydH_ab_FH9_K4_5s_x_0</h5></a><br><a href="rpt_led_stream_areasrr.htm#b7_OCByLXC_Z1_x_0.b16_n2FydH_ab_FH9_K4_4s_x_0"><h5 align="center">b16_n2FydH_ab_FH9_K4_4s_x_0</h5></a><br><a href="rpt_led_stream_areasrr.htm#b7_OCByLXC_Z1_x_0.b8_nR_ymqrG_7s_5s_0_0s_0s_0_63s_x_0"><h5 align="center">b8_nR_ymqrG_7s_5s_0_0s_0s_0_63s_x_0</h5></a><br><a href="rpt_led_stream_areasrr.htm#IICE_x_0.b8_PfFzrNYI_x_0"><h5 align="center">b8_PfFzrNYI_x_0</h5></a><br><a href="rpt_led_stream_areasrr.htm#b8_PfFzrNYI_x_0.b13_PSyil9s1fkJ_K_x_0"><h5 align="center">b13_PSyil9s1fkJ_K_x_0</h5></a><br><a href="rpt_led_stream_areasrr.htm#b13_PSyil9s1fkJ_K_x_0.b7_V71OJqz_65535_x_21_0"><h5 align="center">b7_V71OJqz_65535_x_21_0</h5></a><br><a href="rpt_led_stream_areasrr.htm#b13_PSyil9s1fkJ_K_x_0.b7_V71OJqz_65535_x_20_0"><h5 align="center">b7_V71OJqz_65535_x_20_0</h5></a><br><a href="rpt_led_stream_areasrr.htm#b13_PSyil9s1fkJ_K_x_0.b7_V71OJqz_65535_x_19_0"><h5 align="center">b7_V71OJqz_65535_x_19_0</h5></a><br><a href="rpt_led_stream_areasrr.htm#b13_PSyil9s1fkJ_K_x_0.b7_V71OJqz_65535_x_18_0"><h5 align="center">b7_V71OJqz_65535_x_18_0</h5></a><br><a href="rpt_led_stream_areasrr.htm#b13_PSyil9s1fkJ_K_x_0.b7_V71OJqz_65535_x_17_0"><h5 align="center">b7_V71OJqz_65535_x_17_0</h5></a><br><a href="rpt_led_stream_areasrr.htm#b13_PSyil9s1fkJ_K_x_0.b7_V71OJqz_65535_x_16_0"><h5 align="center">b7_V71OJqz_65535_x_16_0</h5></a><br><a href="rpt_led_stream_areasrr.htm#b13_PSyil9s1fkJ_K_x_0.b7_V71OJqz_65535_x_15_0"><h5 align="center">b7_V71OJqz_65535_x_15_0</h5></a><br><a href="rpt_led_stream_areasrr.htm#b13_PSyil9s1fkJ_K_x_0.b7_V71OJqz_65535_x_14_0"><h5 align="center">b7_V71OJqz_65535_x_14_0</h5></a><br><a href="rpt_led_stream_areasrr.htm#b13_PSyil9s1fkJ_K_x_0.b7_V71OJqz_65535_x_13_0"><h5 align="center">b7_V71OJqz_65535_x_13_0</h5></a><br><a href="rpt_led_stream_areasrr.htm#b13_PSyil9s1fkJ_K_x_0.b7_V71OJqz_65535_x_12_0"><h5 align="center">b7_V71OJqz_65535_x_12_0</h5></a><br><a href="rpt_led_stream_areasrr.htm#b13_PSyil9s1fkJ_K_x_0.b7_V71OJqz_65535_x_11_0"><h5 align="center">b7_V71OJqz_65535_x_11_0</h5></a><br><a href="rpt_led_stream_areasrr.htm#b13_PSyil9s1fkJ_K_x_0.b7_V71OJqz_65535_x_10_0"><h5 align="center">b7_V71OJqz_65535_x_10_0</h5></a><br><a href="rpt_led_stream_areasrr.htm#b13_PSyil9s1fkJ_K_x_0.b7_V71OJqz_65535_x_9_0"><h5 align="center">b7_V71OJqz_65535_x_9_0</h5></a><br><a href="rpt_led_stream_areasrr.htm#b13_PSyil9s1fkJ_K_x_0.b7_V71OJqz_65535_x_8_0"><h5 align="center">b7_V71OJqz_65535_x_8_0</h5></a><br><a href="rpt_led_stream_areasrr.htm#b13_PSyil9s1fkJ_K_x_0.b7_V71OJqz_65535_x_7_0"><h5 align="center">b7_V71OJqz_65535_x_7_0</h5></a><br><a href="rpt_led_stream_areasrr.htm#b13_PSyil9s1fkJ_K_x_0.b7_V71OJqz_65535_x_6_0"><h5 align="center">b7_V71OJqz_65535_x_6_0</h5></a><br><a href="rpt_led_stream_areasrr.htm#b13_PSyil9s1fkJ_K_x_0.b7_V71OJqz_65535_x_5_0"><h5 align="center">b7_V71OJqz_65535_x_5_0</h5></a><br><a href="rpt_led_stream_areasrr.htm#b13_PSyil9s1fkJ_K_x_0.b7_V71OJqz_65535_x_4_0"><h5 align="center">b7_V71OJqz_65535_x_4_0</h5></a><br><a href="rpt_led_stream_areasrr.htm#b13_PSyil9s1fkJ_K_x_0.b7_V71OJqz_65535_x_3_0"><h5 align="center">b7_V71OJqz_65535_x_3_0</h5></a><br><a href="rpt_led_stream_areasrr.htm#b13_PSyil9s1fkJ_K_x_0.b7_V71OJqz_65535_x_2_0"><h5 align="center">b7_V71OJqz_65535_x_2_0</h5></a><br><a href="rpt_led_stream_areasrr.htm#b13_PSyil9s1fkJ_K_x_0.b7_V71OJqz_65535_x_1_0"><h5 align="center">b7_V71OJqz_65535_x_1_0</h5></a><br><a href="rpt_led_stream_areasrr.htm#b13_PSyil9s1fkJ_K_x_0.b7_V71OJqz_65535_x_0_0"><h5 align="center">b7_V71OJqz_65535_x_0_0</h5></a><br><a href="rpt_led_stream_areasrr.htm#b13_PSyil9s1fkJ_K_x_0.b15_CRGcTCua_eH4_ki_x_0"><h5 align="center">b15_CRGcTCua_eH4_ki_x_0</h5></a><br><a href="rpt_led_stream_areasrr.htm#b15_CRGcTCua_eH4_ki_x_0.b9_O2yyf_fG2_x_0_0"><h5 align="center">b9_O2yyf_fG2_x_0_0</h5></a><br><a href="rpt_led_stream_areasrr.htm#IICE_x_0.b3_uKr_x_0"><h5 align="center">b3_uKr_x_0</h5></a><br><a href="rpt_led_stream_areasrr.htm#IICE_x_0.b11_OFWNT9s_8tZ_Z3_x_0"><h5 align="center">b11_OFWNT9s_8tZ_Z3_x_0</h5></a><br><a href="rpt_led_stream_areasrr.htm#b11_OFWNT9s_8tZ_Z3_x_0.b19_nczQ_DYg_YFaRM_oUoP_32s_0s_x_0"><h5 align="center">b19_nczQ_DYg_YFaRM_oUoP_32s_0s_x_0</h5></a><br><a href="rpt_led_stream_areasrr.htm#b11_OFWNT9s_8tZ_Z3_x_0.b19_nczQ_DYg_YFaRM_oUoP_18s_0s_x_0"><h5 align="center">b19_nczQ_DYg_YFaRM_oUoP_18s_0s_x_0</h5></a><br><a href="rpt_led_stream_areasrr.htm#b11_OFWNT9s_8tZ_Z3_x_0.b13_vFW_xNywD_EdR_50s_7s_128s_0s_x_0"><h5 align="center">b13_vFW_xNywD_EdR_50s_7s_128s_0s_x_0</h5></a><br><a href="rpt_led_stream_areasrr.htm#b11_OFWNT9s_8tZ_Z3_x_0.b11_SoWyP0zEFKY_Z2_x_0"><h5 align="center">b11_SoWyP0zEFKY_Z2_x_0</h5></a><br><a href="rpt_led_stream_areasrr.htm#syn_identify_core0_0.comm_block_x_0"><h5 align="center">comm_block_x_0</h5></a><br><a href="rpt_led_stream_areasrr.htm#comm_block_x_0.jtag_interface_x_0"><h5 align="center">jtag_interface_x_0</h5></a><br><a href="rpt_led_stream_areasrr.htm#comm_block_x_0.b16_Rcmi_qlx9_yHpm7y_6s_1s_0s_0s_8s_0s_0s_1s_6s_7s_x_0"><h5 align="center">b16_Rcmi_qlx9_yHpm7y_6s_1s_0s_0s_8s_0s_0s_1s_6s_7s_x_0</h5></a><br><a href="rpt_led_stream_areasrr.htm#comm_block_x_0.b9_ORbIwXaEF_32s_18446744071913144800_0s_x_0"><h5 align="center">b9_ORbIwXaEF_32s_18446744071913144800_0s_x_0</h5></a><br><a name=led_stream>
--------------------------------------------------------------------------
########   Utilization report for  Top level view:   led_stream   ########
==========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     532                532            100 %                
=====================================================================
Total SEQUENTIAL ELEMENTS in the block led_stream:	532 (53.47 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            313                313            100 %                
Shared LUTS     24                 -12            100 %                
=======================================================================
Total COMBINATIONAL LOGIC in the block led_stream:	337 (33.87 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
SYNC RAMS     1                  1              100 %                
=====================================================================
Total MEMORY ELEMENTS in the block led_stream:	1 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed Memory
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
SRLS     22                 22             100 %                
================================================================
Total Distributed Memory in the block led_stream:	22 (2.21 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
PADS     10                 10             100 %                
================================================================
Total IO PADS in the block led_stream:	10 (1.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     335                323                                 
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=led_stream.syn_identify_core0_0>
--------------------------------------------------------------------------
########   Utilization report for  cell:   syn_identify_core0_0   ########
Instance path:   led_stream.syn_identify_core0_0                          
==========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     497                497            93.4 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block led_stream.syn_identify_core0_0:	497 (49.95 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            252                252            80.5 %               
Shared LUTS     16                 -8             66.7 %               
=======================================================================
Total COMBINATIONAL LOGIC in the block led_stream.syn_identify_core0_0:	268 (26.93 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
SYNC RAMS     1                  1              100 %                
=====================================================================
Total MEMORY ELEMENTS in the block led_stream.syn_identify_core0_0:	1 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed Memory
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
SRLS     22                 22             100 %                
================================================================
Total Distributed Memory in the block led_stream.syn_identify_core0_0:	22 (2.21 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     274                266                                 
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=syn_identify_core0_0.IICE_x_0>
--------------------------------------------------------------
########   Utilization report for  cell:   IICE_x_0   ########
Instance path:   syn_identify_core0_0.IICE_x_0                
==============================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     449                449            84.4 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block syn_identify_core0_0.IICE_x_0:	449 (45.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            247                247            78.9 %               
Shared LUTS     16                 -8             66.7 %               
=======================================================================
Total COMBINATIONAL LOGIC in the block syn_identify_core0_0.IICE_x_0:	263 (26.43 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
SYNC RAMS     1                  1              100 %                
=====================================================================
Total MEMORY ELEMENTS in the block syn_identify_core0_0.IICE_x_0:	1 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed Memory
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
SRLS     22                 22             100 %                
================================================================
Total Distributed Memory in the block syn_identify_core0_0.IICE_x_0:	22 (2.21 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     269                261                                 
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=IICE_x_0.b11_OFWNT9s_8tZ_Z3_x_0>
----------------------------------------------------------------------------
########   Utilization report for  cell:   b11_OFWNT9s_8tZ_Z3_x_0   ########
Instance path:   IICE_x_0.b11_OFWNT9s_8tZ_Z3_x_0                            
============================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     222                222            41.7 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block IICE_x_0.b11_OFWNT9s_8tZ_Z3_x_0:	222 (22.31 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            119                119            38 %                 
Shared LUTS     4                  -2             16.7 %               
=======================================================================
Total COMBINATIONAL LOGIC in the block IICE_x_0.b11_OFWNT9s_8tZ_Z3_x_0:	123 (12.36 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
SYNC RAMS     1                  1              100 %                
=====================================================================
Total MEMORY ELEMENTS in the block IICE_x_0.b11_OFWNT9s_8tZ_Z3_x_0:	1 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     119                117                                 
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=b11_OFWNT9s_8tZ_Z3_x_0.b11_SoWyP0zEFKY_Z2_x_0>
----------------------------------------------------------------------------
########   Utilization report for  cell:   b11_SoWyP0zEFKY_Z2_x_0   ########
Instance path:   b11_OFWNT9s_8tZ_Z3_x_0.b11_SoWyP0zEFKY_Z2_x_0              
============================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     45                 45             8.46 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block b11_OFWNT9s_8tZ_Z3_x_0.b11_SoWyP0zEFKY_Z2_x_0:	45 (4.52 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     1                  1              0.3190 %             
================================================================
Total COMBINATIONAL LOGIC in the block b11_OFWNT9s_8tZ_Z3_x_0.b11_SoWyP0zEFKY_Z2_x_0:	1 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     1                  1                                   
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=b11_OFWNT9s_8tZ_Z3_x_0.b13_vFW_xNywD_EdR_50s_7s_128s_0s_x_0>
------------------------------------------------------------------------------------------
########   Utilization report for  cell:   b13_vFW_xNywD_EdR_50s_7s_128s_0s_x_0   ########
Instance path:   b11_OFWNT9s_8tZ_Z3_x_0.b13_vFW_xNywD_EdR_50s_7s_128s_0s_x_0              
==========================================================================================

MEMORY ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
SYNC RAMS     1                  1              100 %                
=====================================================================
Total MEMORY ELEMENTS in the block b11_OFWNT9s_8tZ_Z3_x_0.b13_vFW_xNywD_EdR_50s_7s_128s_0s_x_0:	1 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     0                  0                                   
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=b11_OFWNT9s_8tZ_Z3_x_0.b19_nczQ_DYg_YFaRM_oUoP_18s_0s_x_0>
----------------------------------------------------------------------------------------
########   Utilization report for  cell:   b19_nczQ_DYg_YFaRM_oUoP_18s_0s_x_0   ########
Instance path:   b11_OFWNT9s_8tZ_Z3_x_0.b19_nczQ_DYg_YFaRM_oUoP_18s_0s_x_0              
========================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     18                 18             3.38 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block b11_OFWNT9s_8tZ_Z3_x_0.b19_nczQ_DYg_YFaRM_oUoP_18s_0s_x_0:	18 (1.81 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     18                 18             5.75 %               
================================================================
Total COMBINATIONAL LOGIC in the block b11_OFWNT9s_8tZ_Z3_x_0.b19_nczQ_DYg_YFaRM_oUoP_18s_0s_x_0:	18 (1.81 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     18                 18                                  
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=b11_OFWNT9s_8tZ_Z3_x_0.b19_nczQ_DYg_YFaRM_oUoP_32s_0s_x_0>
----------------------------------------------------------------------------------------
########   Utilization report for  cell:   b19_nczQ_DYg_YFaRM_oUoP_32s_0s_x_0   ########
Instance path:   b11_OFWNT9s_8tZ_Z3_x_0.b19_nczQ_DYg_YFaRM_oUoP_32s_0s_x_0              
========================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     32                 32             6.02 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block b11_OFWNT9s_8tZ_Z3_x_0.b19_nczQ_DYg_YFaRM_oUoP_32s_0s_x_0:	32 (3.22 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     32                 32             10.2 %               
================================================================
Total COMBINATIONAL LOGIC in the block b11_OFWNT9s_8tZ_Z3_x_0.b19_nczQ_DYg_YFaRM_oUoP_32s_0s_x_0:	32 (3.22 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     32                 32                                  
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=IICE_x_0.b3_uKr_x_0>
----------------------------------------------------------------
########   Utilization report for  cell:   b3_uKr_x_0   ########
Instance path:   IICE_x_0.b3_uKr_x_0                            
================================================================

COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            10                 10             3.19 %               
Shared LUTS     2                  -1             8.33 %               
=======================================================================
Total COMBINATIONAL LOGIC in the block IICE_x_0.b3_uKr_x_0:	12 (1.21 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     10                 9                                   
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=IICE_x_0.b7_OCByLXC_Z1_x_0>
-----------------------------------------------------------------------
########   Utilization report for  cell:   b7_OCByLXC_Z1_x_0   ########
Instance path:   IICE_x_0.b7_OCByLXC_Z1_x_0                            
=======================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     161                161            30.3 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block IICE_x_0.b7_OCByLXC_Z1_x_0:	161 (16.18 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name            Total elements     Total area     Utilization     Notes
-----------------------------------------------------------------------
LUTS            104                104            33.2 %               
Shared LUTS     10                 -5             41.7 %               
=======================================================================
Total COMBINATIONAL LOGIC in the block IICE_x_0.b7_OCByLXC_Z1_x_0:	114 (11.46 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     104                99                                  
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=b7_OCByLXC_Z1_x_0.b16_n2FydH_ab_FH9_K4_4s_x_0>
---------------------------------------------------------------------------------
########   Utilization report for  cell:   b16_n2FydH_ab_FH9_K4_4s_x_0   ########
Instance path:   b7_OCByLXC_Z1_x_0.b16_n2FydH_ab_FH9_K4_4s_x_0                   
=================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     13                 13             2.44 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block b7_OCByLXC_Z1_x_0.b16_n2FydH_ab_FH9_K4_4s_x_0:	13 (1.31 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     16                 16             5.11 %               
================================================================
Total COMBINATIONAL LOGIC in the block b7_OCByLXC_Z1_x_0.b16_n2FydH_ab_FH9_K4_4s_x_0:	16 (1.61 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     16                 16                                  
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=b7_OCByLXC_Z1_x_0.b16_n2FydH_ab_FH9_K4_5s_x_0>
---------------------------------------------------------------------------------
########   Utilization report for  cell:   b16_n2FydH_ab_FH9_K4_5s_x_0   ########
Instance path:   b7_OCByLXC_Z1_x_0.b16_n2FydH_ab_FH9_K4_5s_x_0                   
=================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     13                 13             2.44 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block b7_OCByLXC_Z1_x_0.b16_n2FydH_ab_FH9_K4_5s_x_0:	13 (1.31 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     10                 10             3.19 %               
================================================================
Total COMBINATIONAL LOGIC in the block b7_OCByLXC_Z1_x_0.b16_n2FydH_ab_FH9_K4_5s_x_0:	10 (1.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     10                 10                                  
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=b7_OCByLXC_Z1_x_0.b8_nR_ymqrG_7s_5s_0_0s_0s_0_63s_x_0>
-----------------------------------------------------------------------------------------
########   Utilization report for  cell:   b8_nR_ymqrG_7s_5s_0_0s_0s_0_63s_x_0   ########
Instance path:   b7_OCByLXC_Z1_x_0.b8_nR_ymqrG_7s_5s_0_0s_0s_0_63s_x_0                   
=========================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     26                 26             4.89 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block b7_OCByLXC_Z1_x_0.b8_nR_ymqrG_7s_5s_0_0s_0s_0_63s_x_0:	26 (2.61 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     4                  4              1.28 %               
================================================================
Total COMBINATIONAL LOGIC in the block b7_OCByLXC_Z1_x_0.b8_nR_ymqrG_7s_5s_0_0s_0s_0_63s_x_0:	4 (0.40 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     4                  4                                   
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=IICE_x_0.b8_PfFzrNYI_x_0>
---------------------------------------------------------------------
########   Utilization report for  cell:   b8_PfFzrNYI_x_0   ########
Instance path:   IICE_x_0.b8_PfFzrNYI_x_0                            
=====================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     21                 21             3.95 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block IICE_x_0.b8_PfFzrNYI_x_0:	21 (2.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     7                  7              2.24 %               
================================================================
Total COMBINATIONAL LOGIC in the block IICE_x_0.b8_PfFzrNYI_x_0:	7 (0.70 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed Memory
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
SRLS     22                 22             100 %                
================================================================
Total Distributed Memory in the block IICE_x_0.b8_PfFzrNYI_x_0:	22 (2.21 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     29                 29                                  
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=b8_PfFzrNYI_x_0.b13_PSyil9s1fkJ_K_x_0>
---------------------------------------------------------------------------
########   Utilization report for  cell:   b13_PSyil9s1fkJ_K_x_0   ########
Instance path:   b8_PfFzrNYI_x_0.b13_PSyil9s1fkJ_K_x_0                     
===========================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     21                 21             3.95 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block b8_PfFzrNYI_x_0.b13_PSyil9s1fkJ_K_x_0:	21 (2.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     7                  7              2.24 %               
================================================================
Total COMBINATIONAL LOGIC in the block b8_PfFzrNYI_x_0.b13_PSyil9s1fkJ_K_x_0:	7 (0.70 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Distributed Memory
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
SRLS     22                 22             100 %                
================================================================
Total Distributed Memory in the block b8_PfFzrNYI_x_0.b13_PSyil9s1fkJ_K_x_0:	22 (2.21 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     29                 29                                  
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=b13_PSyil9s1fkJ_K_x_0.b15_CRGcTCua_eH4_ki_x_0>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   b15_CRGcTCua_eH4_ki_x_0   ########
Instance path:   b13_PSyil9s1fkJ_K_x_0.b15_CRGcTCua_eH4_ki_x_0               
=============================================================================

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     5                  5              1.6 %                
================================================================
Total COMBINATIONAL LOGIC in the block b13_PSyil9s1fkJ_K_x_0.b15_CRGcTCua_eH4_ki_x_0:	5 (0.50 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     5                  5                                   
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=b15_CRGcTCua_eH4_ki_x_0.b9_O2yyf_fG2_x_0_0>
------------------------------------------------------------------------
########   Utilization report for  cell:   b9_O2yyf_fG2_x_0_0   ########
Instance path:   b15_CRGcTCua_eH4_ki_x_0.b9_O2yyf_fG2_x_0_0             
========================================================================

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     5                  5              1.6 %                
================================================================
Total COMBINATIONAL LOGIC in the block b15_CRGcTCua_eH4_ki_x_0.b9_O2yyf_fG2_x_0_0:	5 (0.50 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     5                  5                                   
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=b13_PSyil9s1fkJ_K_x_0.b7_V71OJqz_65535_x_0_0>
----------------------------------------------------------------------------
########   Utilization report for  cell:   b7_V71OJqz_65535_x_0_0   ########
Instance path:   b13_PSyil9s1fkJ_K_x_0.b7_V71OJqz_65535_x_0_0               
============================================================================

Distributed Memory
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
SRLS     1                  1              4.55 %               
================================================================
Total Distributed Memory in the block b13_PSyil9s1fkJ_K_x_0.b7_V71OJqz_65535_x_0_0:	1 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     1                  1                                   
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=b13_PSyil9s1fkJ_K_x_0.b7_V71OJqz_65535_x_10_0>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   b7_V71OJqz_65535_x_10_0   ########
Instance path:   b13_PSyil9s1fkJ_K_x_0.b7_V71OJqz_65535_x_10_0               
=============================================================================

Distributed Memory
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
SRLS     1                  1              4.55 %               
================================================================
Total Distributed Memory in the block b13_PSyil9s1fkJ_K_x_0.b7_V71OJqz_65535_x_10_0:	1 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     1                  1                                   
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=b13_PSyil9s1fkJ_K_x_0.b7_V71OJqz_65535_x_11_0>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   b7_V71OJqz_65535_x_11_0   ########
Instance path:   b13_PSyil9s1fkJ_K_x_0.b7_V71OJqz_65535_x_11_0               
=============================================================================

Distributed Memory
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
SRLS     1                  1              4.55 %               
================================================================
Total Distributed Memory in the block b13_PSyil9s1fkJ_K_x_0.b7_V71OJqz_65535_x_11_0:	1 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     1                  1                                   
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=b13_PSyil9s1fkJ_K_x_0.b7_V71OJqz_65535_x_12_0>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   b7_V71OJqz_65535_x_12_0   ########
Instance path:   b13_PSyil9s1fkJ_K_x_0.b7_V71OJqz_65535_x_12_0               
=============================================================================

Distributed Memory
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
SRLS     1                  1              4.55 %               
================================================================
Total Distributed Memory in the block b13_PSyil9s1fkJ_K_x_0.b7_V71OJqz_65535_x_12_0:	1 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     1                  1                                   
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=b13_PSyil9s1fkJ_K_x_0.b7_V71OJqz_65535_x_13_0>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   b7_V71OJqz_65535_x_13_0   ########
Instance path:   b13_PSyil9s1fkJ_K_x_0.b7_V71OJqz_65535_x_13_0               
=============================================================================

Distributed Memory
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
SRLS     1                  1              4.55 %               
================================================================
Total Distributed Memory in the block b13_PSyil9s1fkJ_K_x_0.b7_V71OJqz_65535_x_13_0:	1 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     1                  1                                   
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=b13_PSyil9s1fkJ_K_x_0.b7_V71OJqz_65535_x_14_0>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   b7_V71OJqz_65535_x_14_0   ########
Instance path:   b13_PSyil9s1fkJ_K_x_0.b7_V71OJqz_65535_x_14_0               
=============================================================================

Distributed Memory
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
SRLS     1                  1              4.55 %               
================================================================
Total Distributed Memory in the block b13_PSyil9s1fkJ_K_x_0.b7_V71OJqz_65535_x_14_0:	1 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     1                  1                                   
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=b13_PSyil9s1fkJ_K_x_0.b7_V71OJqz_65535_x_15_0>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   b7_V71OJqz_65535_x_15_0   ########
Instance path:   b13_PSyil9s1fkJ_K_x_0.b7_V71OJqz_65535_x_15_0               
=============================================================================

Distributed Memory
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
SRLS     1                  1              4.55 %               
================================================================
Total Distributed Memory in the block b13_PSyil9s1fkJ_K_x_0.b7_V71OJqz_65535_x_15_0:	1 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     1                  1                                   
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=b13_PSyil9s1fkJ_K_x_0.b7_V71OJqz_65535_x_16_0>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   b7_V71OJqz_65535_x_16_0   ########
Instance path:   b13_PSyil9s1fkJ_K_x_0.b7_V71OJqz_65535_x_16_0               
=============================================================================

Distributed Memory
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
SRLS     1                  1              4.55 %               
================================================================
Total Distributed Memory in the block b13_PSyil9s1fkJ_K_x_0.b7_V71OJqz_65535_x_16_0:	1 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     1                  1                                   
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=b13_PSyil9s1fkJ_K_x_0.b7_V71OJqz_65535_x_17_0>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   b7_V71OJqz_65535_x_17_0   ########
Instance path:   b13_PSyil9s1fkJ_K_x_0.b7_V71OJqz_65535_x_17_0               
=============================================================================

Distributed Memory
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
SRLS     1                  1              4.55 %               
================================================================
Total Distributed Memory in the block b13_PSyil9s1fkJ_K_x_0.b7_V71OJqz_65535_x_17_0:	1 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     1                  1                                   
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=b13_PSyil9s1fkJ_K_x_0.b7_V71OJqz_65535_x_18_0>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   b7_V71OJqz_65535_x_18_0   ########
Instance path:   b13_PSyil9s1fkJ_K_x_0.b7_V71OJqz_65535_x_18_0               
=============================================================================

Distributed Memory
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
SRLS     1                  1              4.55 %               
================================================================
Total Distributed Memory in the block b13_PSyil9s1fkJ_K_x_0.b7_V71OJqz_65535_x_18_0:	1 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     1                  1                                   
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=b13_PSyil9s1fkJ_K_x_0.b7_V71OJqz_65535_x_19_0>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   b7_V71OJqz_65535_x_19_0   ########
Instance path:   b13_PSyil9s1fkJ_K_x_0.b7_V71OJqz_65535_x_19_0               
=============================================================================

Distributed Memory
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
SRLS     1                  1              4.55 %               
================================================================
Total Distributed Memory in the block b13_PSyil9s1fkJ_K_x_0.b7_V71OJqz_65535_x_19_0:	1 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     1                  1                                   
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=b13_PSyil9s1fkJ_K_x_0.b7_V71OJqz_65535_x_1_0>
----------------------------------------------------------------------------
########   Utilization report for  cell:   b7_V71OJqz_65535_x_1_0   ########
Instance path:   b13_PSyil9s1fkJ_K_x_0.b7_V71OJqz_65535_x_1_0               
============================================================================

Distributed Memory
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
SRLS     1                  1              4.55 %               
================================================================
Total Distributed Memory in the block b13_PSyil9s1fkJ_K_x_0.b7_V71OJqz_65535_x_1_0:	1 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     1                  1                                   
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=b13_PSyil9s1fkJ_K_x_0.b7_V71OJqz_65535_x_20_0>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   b7_V71OJqz_65535_x_20_0   ########
Instance path:   b13_PSyil9s1fkJ_K_x_0.b7_V71OJqz_65535_x_20_0               
=============================================================================

Distributed Memory
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
SRLS     1                  1              4.55 %               
================================================================
Total Distributed Memory in the block b13_PSyil9s1fkJ_K_x_0.b7_V71OJqz_65535_x_20_0:	1 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     1                  1                                   
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=b13_PSyil9s1fkJ_K_x_0.b7_V71OJqz_65535_x_21_0>
-----------------------------------------------------------------------------
########   Utilization report for  cell:   b7_V71OJqz_65535_x_21_0   ########
Instance path:   b13_PSyil9s1fkJ_K_x_0.b7_V71OJqz_65535_x_21_0               
=============================================================================

Distributed Memory
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
SRLS     1                  1              4.55 %               
================================================================
Total Distributed Memory in the block b13_PSyil9s1fkJ_K_x_0.b7_V71OJqz_65535_x_21_0:	1 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     1                  1                                   
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=b13_PSyil9s1fkJ_K_x_0.b7_V71OJqz_65535_x_2_0>
----------------------------------------------------------------------------
########   Utilization report for  cell:   b7_V71OJqz_65535_x_2_0   ########
Instance path:   b13_PSyil9s1fkJ_K_x_0.b7_V71OJqz_65535_x_2_0               
============================================================================

Distributed Memory
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
SRLS     1                  1              4.55 %               
================================================================
Total Distributed Memory in the block b13_PSyil9s1fkJ_K_x_0.b7_V71OJqz_65535_x_2_0:	1 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     1                  1                                   
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=b13_PSyil9s1fkJ_K_x_0.b7_V71OJqz_65535_x_3_0>
----------------------------------------------------------------------------
########   Utilization report for  cell:   b7_V71OJqz_65535_x_3_0   ########
Instance path:   b13_PSyil9s1fkJ_K_x_0.b7_V71OJqz_65535_x_3_0               
============================================================================

Distributed Memory
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
SRLS     1                  1              4.55 %               
================================================================
Total Distributed Memory in the block b13_PSyil9s1fkJ_K_x_0.b7_V71OJqz_65535_x_3_0:	1 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     1                  1                                   
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=b13_PSyil9s1fkJ_K_x_0.b7_V71OJqz_65535_x_4_0>
----------------------------------------------------------------------------
########   Utilization report for  cell:   b7_V71OJqz_65535_x_4_0   ########
Instance path:   b13_PSyil9s1fkJ_K_x_0.b7_V71OJqz_65535_x_4_0               
============================================================================

Distributed Memory
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
SRLS     1                  1              4.55 %               
================================================================
Total Distributed Memory in the block b13_PSyil9s1fkJ_K_x_0.b7_V71OJqz_65535_x_4_0:	1 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     1                  1                                   
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=b13_PSyil9s1fkJ_K_x_0.b7_V71OJqz_65535_x_5_0>
----------------------------------------------------------------------------
########   Utilization report for  cell:   b7_V71OJqz_65535_x_5_0   ########
Instance path:   b13_PSyil9s1fkJ_K_x_0.b7_V71OJqz_65535_x_5_0               
============================================================================

Distributed Memory
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
SRLS     1                  1              4.55 %               
================================================================
Total Distributed Memory in the block b13_PSyil9s1fkJ_K_x_0.b7_V71OJqz_65535_x_5_0:	1 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     1                  1                                   
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=b13_PSyil9s1fkJ_K_x_0.b7_V71OJqz_65535_x_6_0>
----------------------------------------------------------------------------
########   Utilization report for  cell:   b7_V71OJqz_65535_x_6_0   ########
Instance path:   b13_PSyil9s1fkJ_K_x_0.b7_V71OJqz_65535_x_6_0               
============================================================================

Distributed Memory
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
SRLS     1                  1              4.55 %               
================================================================
Total Distributed Memory in the block b13_PSyil9s1fkJ_K_x_0.b7_V71OJqz_65535_x_6_0:	1 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     1                  1                                   
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=b13_PSyil9s1fkJ_K_x_0.b7_V71OJqz_65535_x_7_0>
----------------------------------------------------------------------------
########   Utilization report for  cell:   b7_V71OJqz_65535_x_7_0   ########
Instance path:   b13_PSyil9s1fkJ_K_x_0.b7_V71OJqz_65535_x_7_0               
============================================================================

Distributed Memory
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
SRLS     1                  1              4.55 %               
================================================================
Total Distributed Memory in the block b13_PSyil9s1fkJ_K_x_0.b7_V71OJqz_65535_x_7_0:	1 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     1                  1                                   
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=b13_PSyil9s1fkJ_K_x_0.b7_V71OJqz_65535_x_8_0>
----------------------------------------------------------------------------
########   Utilization report for  cell:   b7_V71OJqz_65535_x_8_0   ########
Instance path:   b13_PSyil9s1fkJ_K_x_0.b7_V71OJqz_65535_x_8_0               
============================================================================

Distributed Memory
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
SRLS     1                  1              4.55 %               
================================================================
Total Distributed Memory in the block b13_PSyil9s1fkJ_K_x_0.b7_V71OJqz_65535_x_8_0:	1 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     1                  1                                   
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=b13_PSyil9s1fkJ_K_x_0.b7_V71OJqz_65535_x_9_0>
----------------------------------------------------------------------------
########   Utilization report for  cell:   b7_V71OJqz_65535_x_9_0   ########
Instance path:   b13_PSyil9s1fkJ_K_x_0.b7_V71OJqz_65535_x_9_0               
============================================================================

Distributed Memory
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
SRLS     1                  1              4.55 %               
================================================================
Total Distributed Memory in the block b13_PSyil9s1fkJ_K_x_0.b7_V71OJqz_65535_x_9_0:	1 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     1                  1                                   
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=syn_identify_core0_0.comm_block_x_0>
--------------------------------------------------------------------
########   Utilization report for  cell:   comm_block_x_0   ########
Instance path:   syn_identify_core0_0.comm_block_x_0                
====================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     48                 48             9.02 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block syn_identify_core0_0.comm_block_x_0:	48 (4.82 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     5                  5              1.6 %                
================================================================
Total COMBINATIONAL LOGIC in the block syn_identify_core0_0.comm_block_x_0:	5 (0.50 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     5                  5                                   
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=comm_block_x_0.b16_Rcmi_qlx9_yHpm7y_6s_1s_0s_0s_8s_0s_0s_1s_6s_7s_x_0>
------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   b16_Rcmi_qlx9_yHpm7y_6s_1s_0s_0s_8s_0s_0s_1s_6s_7s_x_0   ########
Instance path:   comm_block_x_0.b16_Rcmi_qlx9_yHpm7y_6s_1s_0s_0s_8s_0s_0s_1s_6s_7s_x_0                      
============================================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     16                 16             3.01 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block comm_block_x_0.b16_Rcmi_qlx9_yHpm7y_6s_1s_0s_0s_8s_0s_0s_1s_6s_7s_x_0:	16 (1.61 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     2                  2              0.6390 %             
================================================================
Total COMBINATIONAL LOGIC in the block comm_block_x_0.b16_Rcmi_qlx9_yHpm7y_6s_1s_0s_0s_8s_0s_0s_1s_6s_7s_x_0:	2 (0.20 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     2                  2                                   
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=comm_block_x_0.b9_ORbIwXaEF_32s_18446744071913144800_0s_x_0>
--------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   b9_ORbIwXaEF_32s_18446744071913144800_0s_x_0   ########
Instance path:   comm_block_x_0.b9_ORbIwXaEF_32s_18446744071913144800_0s_x_0                      
==================================================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Total area     Utilization     Notes
---------------------------------------------------------------------
REGISTERS     32                 32             6.02 %               
=====================================================================
Total SEQUENTIAL ELEMENTS in the block comm_block_x_0.b9_ORbIwXaEF_32s_18446744071913144800_0s_x_0:	32 (3.22 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     2                  2              0.6390 %             
================================================================
Total COMBINATIONAL LOGIC in the block comm_block_x_0.b9_ORbIwXaEF_32s_18446744071913144800_0s_x_0:	2 (0.20 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     2                  2                                   
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=comm_block_x_0.jtag_interface_x_0>
------------------------------------------------------------------------
########   Utilization report for  cell:   jtag_interface_x_0   ########
Instance path:   comm_block_x_0.jtag_interface_x_0                      
========================================================================

COMBINATIONAL LOGIC
Name     Total elements     Total area     Utilization     Notes
----------------------------------------------------------------
LUTS     1                  1              0.3190 %             
================================================================
Total COMBINATIONAL LOGIC in the block comm_block_x_0.jtag_interface_x_0:	1 (0.10 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

Summary Table
Name         Total elements     Total area     Utilization     Notes
--------------------------------------------------------------------
LUT Site     1                  1                                   
====================================================================
<a href="#TopSummary"><h5 align="right">Top</h5></a>
#### START OF Block RAM DETAILED REPORT ####

Total Block RAMs: 1

ident_coreinst.IICE_INST.b3_SoW.b3_SoW.b3_SoW_b3_SoW_0_0
----------------------------
READ_WIDTH_A			72
WRITE_WIDTH_B			72
WRITE_MODE_A			READ_FIRST
WRITE_MODE_B			READ_FIRST
SRVAL_A					000000000
SRVAL_B					000000000
DOA_REG					0
DOB_REG					0
----------------------------

#### END OF  Block RAM DETAILED REPORT ####


##### END OF AREA REPORT #####]
</a></body></html>
