<stg><name>relu_4</name>


<trans_list>

<trans id="55" from="1" to="2">
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="56" from="2" to="3">
<condition id="26">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="57" from="3" to="4">
<condition id="28">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="63" from="3" to="2">
<condition id="37">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="58" from="4" to="5">
<condition id="29">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="62" from="4" to="3">
<condition id="35">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="60" from="5" to="6">
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="61" from="6" to="4">
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="8" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.loopexit:0  %i = phi i5 [ 0, %0 ], [ %i_9, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit:1  %exitcond2 = icmp eq i5 %i, -16

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit:3  %i_9 = add i5 %i, 1

]]></Node>
<StgValue><ssdm name="i_9"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:4  br i1 %exitcond2, label %3, label %.preheader3.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="10" bw="8" op_0_bw="5">
<![CDATA[
.preheader3.preheader:0  %tmp_cast = zext i5 %i to i8

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="11" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
.preheader3.preheader:1  %tmp_s = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %i, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="12" bw="8" op_0_bw="7">
<![CDATA[
.preheader3.preheader:2  %p_shl_cast = zext i7 %tmp_s to i8

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader3.preheader:3  %tmp_23 = add i8 %tmp_cast, %p_shl_cast

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0">
<![CDATA[
.preheader3.preheader:4  br label %.preheader3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="19" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader3:0  %j = phi i3 [ 0, %.preheader3.preheader ], [ %j_5, %.preheader3.loopexit ]

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="20" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader3:1  %exitcond1 = icmp eq i3 %j, -3

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3:2  %empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader3:3  %j_5 = add i3 %j, 1

]]></Node>
<StgValue><ssdm name="j_5"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3:4  br i1 %exitcond1, label %.loopexit.loopexit, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="3">
<![CDATA[
.preheader.preheader:0  %tmp_cast_14 = zext i3 %j to i8

]]></Node>
<StgValue><ssdm name="tmp_cast_14"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1  %tmp_24 = add i8 %tmp_23, %tmp_cast_14

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="10" op_0_bw="8">
<![CDATA[
.preheader.preheader:2  %tmp_36_cast4 = zext i8 %tmp_24 to i10

]]></Node>
<StgValue><ssdm name="tmp_36_cast4"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
.preheader.preheader:3  %p_shl1_cast = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_24, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:4  %tmp_25 = add i10 %tmp_36_cast4, %p_shl1_cast

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:5  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="31" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader:0  %k = phi i3 [ %k_4, %._crit_edge ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:1  %exitcond = icmp eq i3 %k, -3

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:3  %k_4 = add i3 %k, 1

]]></Node>
<StgValue><ssdm name="k_4"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %exitcond, label %.preheader3.loopexit, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="10" op_0_bw="3">
<![CDATA[
:0  %tmp_5_cast = zext i3 %k to i10

]]></Node>
<StgValue><ssdm name="tmp_5_cast"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  %tmp_26 = add i10 %tmp_25, %tmp_5_cast

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="10">
<![CDATA[
:2  %tmp_39_cast = zext i10 %tmp_26 to i64

]]></Node>
<StgValue><ssdm name="tmp_39_cast"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %output_addr = getelementptr [400 x float]* %output_r, i64 0, i64 %tmp_39_cast

]]></Node>
<StgValue><ssdm name="output_addr"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="9">
<![CDATA[
:4  %output_load = load float* %output_addr, align 4

]]></Node>
<StgValue><ssdm name="output_load"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
.preheader3.loopexit:0  br label %.preheader3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="42" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="9">
<![CDATA[
:4  %output_load = load float* %output_addr, align 4

]]></Node>
<StgValue><ssdm name="output_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="43" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32">
<![CDATA[
:5  %output_load_to_int = bitcast float %output_load to i32

]]></Node>
<StgValue><ssdm name="output_load_to_int"/></StgValue>
</operation>

<operation id="44" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %tmp_9 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %output_load_to_int, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="45" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="23" op_0_bw="32">
<![CDATA[
:7  %tmp = trunc i32 %output_load_to_int to i23

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="46" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:8  %notlhs = icmp ne i8 %tmp_9, -1

]]></Node>
<StgValue><ssdm name="notlhs"/></StgValue>
</operation>

<operation id="47" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:9  %notrhs = icmp eq i23 %tmp, 0

]]></Node>
<StgValue><ssdm name="notrhs"/></StgValue>
</operation>

<operation id="48" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:10  %tmp_2 = or i1 %notrhs, %notlhs

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="49" st_id="6" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_3 = fcmp olt float %output_load, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="50" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:12  %tmp_4 = and i1 %tmp_2, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="51" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:13  br i1 %tmp_4, label %2, label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="52" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:0  store float 0.000000e+00, float* %output_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="53" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="54" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="64" name="output_r" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="output_r"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="66" from="StgValue_65" to="i" fromId="65" toId="8">
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="67" from="StgValue_7" to="i" fromId="7" toId="8">
</dataflow>
<dataflow id="68" from="i_9" to="i" fromId="11" toId="8">
<BackEdge/>
<condition id="45">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="69" from="StgValue_30" to="i" fromId="30" toId="8">
<BackEdge/>
</dataflow>
<dataflow id="70" from="i" to="exitcond2" fromId="8" toId="9">
</dataflow>
<dataflow id="72" from="StgValue_71" to="exitcond2" fromId="71" toId="9">
</dataflow>
<dataflow id="74" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="73" toId="10">
</dataflow>
<dataflow id="76" from="StgValue_75" to="empty" fromId="75" toId="10">
</dataflow>
<dataflow id="77" from="StgValue_75" to="empty" fromId="75" toId="10">
</dataflow>
<dataflow id="78" from="StgValue_75" to="empty" fromId="75" toId="10">
</dataflow>
<dataflow id="79" from="i" to="i_9" fromId="8" toId="11">
</dataflow>
<dataflow id="81" from="StgValue_80" to="i_9" fromId="80" toId="11">
</dataflow>
<dataflow id="82" from="exitcond2" to="StgValue_12" fromId="9" toId="12">
</dataflow>
<dataflow id="83" from="i" to="tmp_cast" fromId="8" toId="13">
</dataflow>
<dataflow id="85" from="_ssdm_op_BitConcatenate.i7.i5.i2" to="tmp_s" fromId="84" toId="14">
</dataflow>
<dataflow id="86" from="i" to="tmp_s" fromId="8" toId="14">
</dataflow>
<dataflow id="88" from="StgValue_87" to="tmp_s" fromId="87" toId="14">
</dataflow>
<dataflow id="89" from="tmp_s" to="p_shl_cast" fromId="14" toId="15">
</dataflow>
<dataflow id="90" from="tmp_cast" to="tmp_23" fromId="13" toId="16">
</dataflow>
<dataflow id="91" from="p_shl_cast" to="tmp_23" fromId="15" toId="16">
</dataflow>
<dataflow id="93" from="StgValue_92" to="j" fromId="92" toId="19">
<condition id="46">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="94" from="StgValue_17" to="j" fromId="17" toId="19">
</dataflow>
<dataflow id="95" from="j_5" to="j" fromId="22" toId="19">
<BackEdge/>
<condition id="47">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="96" from="StgValue_41" to="j" fromId="41" toId="19">
<BackEdge/>
</dataflow>
<dataflow id="97" from="j" to="exitcond1" fromId="19" toId="20">
</dataflow>
<dataflow id="99" from="StgValue_98" to="exitcond1" fromId="98" toId="20">
</dataflow>
<dataflow id="100" from="_ssdm_op_SpecLoopTripCount" to="empty_13" fromId="73" toId="21">
</dataflow>
<dataflow id="102" from="StgValue_101" to="empty_13" fromId="101" toId="21">
</dataflow>
<dataflow id="103" from="StgValue_101" to="empty_13" fromId="101" toId="21">
</dataflow>
<dataflow id="104" from="StgValue_101" to="empty_13" fromId="101" toId="21">
</dataflow>
<dataflow id="105" from="j" to="j_5" fromId="19" toId="22">
</dataflow>
<dataflow id="107" from="StgValue_106" to="j_5" fromId="106" toId="22">
</dataflow>
<dataflow id="108" from="exitcond1" to="StgValue_23" fromId="20" toId="23">
</dataflow>
<dataflow id="109" from="j" to="tmp_cast_14" fromId="19" toId="24">
</dataflow>
<dataflow id="110" from="tmp_23" to="tmp_24" fromId="16" toId="25">
</dataflow>
<dataflow id="111" from="tmp_cast_14" to="tmp_24" fromId="24" toId="25">
</dataflow>
<dataflow id="112" from="tmp_24" to="tmp_36_cast4" fromId="25" toId="26">
</dataflow>
<dataflow id="114" from="_ssdm_op_BitConcatenate.i10.i8.i2" to="p_shl1_cast" fromId="113" toId="27">
</dataflow>
<dataflow id="115" from="tmp_24" to="p_shl1_cast" fromId="25" toId="27">
</dataflow>
<dataflow id="116" from="StgValue_87" to="p_shl1_cast" fromId="87" toId="27">
</dataflow>
<dataflow id="117" from="tmp_36_cast4" to="tmp_25" fromId="26" toId="28">
</dataflow>
<dataflow id="118" from="p_shl1_cast" to="tmp_25" fromId="27" toId="28">
</dataflow>
<dataflow id="119" from="k_4" to="k" fromId="34" toId="31">
<BackEdge/>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="120" from="StgValue_54" to="k" fromId="54" toId="31">
<BackEdge/>
</dataflow>
<dataflow id="121" from="StgValue_92" to="k" fromId="92" toId="31">
<condition id="49">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="122" from="StgValue_29" to="k" fromId="29" toId="31">
</dataflow>
<dataflow id="123" from="k" to="exitcond" fromId="31" toId="32">
</dataflow>
<dataflow id="124" from="StgValue_98" to="exitcond" fromId="98" toId="32">
</dataflow>
<dataflow id="125" from="_ssdm_op_SpecLoopTripCount" to="empty_15" fromId="73" toId="33">
</dataflow>
<dataflow id="126" from="StgValue_101" to="empty_15" fromId="101" toId="33">
</dataflow>
<dataflow id="127" from="StgValue_101" to="empty_15" fromId="101" toId="33">
</dataflow>
<dataflow id="128" from="StgValue_101" to="empty_15" fromId="101" toId="33">
</dataflow>
<dataflow id="129" from="k" to="k_4" fromId="31" toId="34">
</dataflow>
<dataflow id="130" from="StgValue_106" to="k_4" fromId="106" toId="34">
</dataflow>
<dataflow id="131" from="exitcond" to="StgValue_35" fromId="32" toId="35">
</dataflow>
<dataflow id="132" from="k" to="tmp_5_cast" fromId="31" toId="36">
</dataflow>
<dataflow id="133" from="tmp_25" to="tmp_26" fromId="28" toId="37">
</dataflow>
<dataflow id="134" from="tmp_5_cast" to="tmp_26" fromId="36" toId="37">
</dataflow>
<dataflow id="135" from="tmp_26" to="tmp_39_cast" fromId="37" toId="38">
</dataflow>
<dataflow id="136" from="output_r" to="output_addr" fromId="64" toId="39">
</dataflow>
<dataflow id="138" from="StgValue_137" to="output_addr" fromId="137" toId="39">
</dataflow>
<dataflow id="139" from="tmp_39_cast" to="output_addr" fromId="38" toId="39">
</dataflow>
<dataflow id="140" from="output_addr" to="output_load" fromId="39" toId="40">
</dataflow>
<dataflow id="141" from="output_addr" to="output_load" fromId="39" toId="42">
</dataflow>
<dataflow id="142" from="output_load" to="output_load_to_int" fromId="42" toId="43">
</dataflow>
<dataflow id="144" from="_ssdm_op_PartSelect.i8.i32.i32.i32" to="tmp_9" fromId="143" toId="44">
</dataflow>
<dataflow id="145" from="output_load_to_int" to="tmp_9" fromId="43" toId="44">
</dataflow>
<dataflow id="147" from="StgValue_146" to="tmp_9" fromId="146" toId="44">
</dataflow>
<dataflow id="149" from="StgValue_148" to="tmp_9" fromId="148" toId="44">
</dataflow>
<dataflow id="150" from="output_load_to_int" to="tmp" fromId="43" toId="45">
</dataflow>
<dataflow id="151" from="tmp_9" to="notlhs" fromId="44" toId="46">
</dataflow>
<dataflow id="153" from="StgValue_152" to="notlhs" fromId="152" toId="46">
</dataflow>
<dataflow id="154" from="tmp" to="notrhs" fromId="45" toId="47">
</dataflow>
<dataflow id="156" from="StgValue_155" to="notrhs" fromId="155" toId="47">
</dataflow>
<dataflow id="157" from="notrhs" to="tmp_2" fromId="47" toId="48">
</dataflow>
<dataflow id="158" from="notlhs" to="tmp_2" fromId="46" toId="48">
</dataflow>
<dataflow id="159" from="output_load" to="tmp_3" fromId="42" toId="49">
</dataflow>
<dataflow id="161" from="StgValue_160" to="tmp_3" fromId="160" toId="49">
</dataflow>
<dataflow id="162" from="tmp_2" to="tmp_4" fromId="48" toId="50">
</dataflow>
<dataflow id="163" from="tmp_3" to="tmp_4" fromId="49" toId="50">
</dataflow>
<dataflow id="164" from="tmp_4" to="StgValue_51" fromId="50" toId="51">
</dataflow>
<dataflow id="165" from="StgValue_160" to="StgValue_52" fromId="160" toId="52">
</dataflow>
<dataflow id="166" from="output_addr" to="StgValue_52" fromId="39" toId="52">
</dataflow>
<dataflow id="167" from="exitcond2" to="StgValue_2" fromId="9" toId="2">
</dataflow>
<dataflow id="168" from="exitcond1" to="StgValue_3" fromId="20" toId="3">
</dataflow>
<dataflow id="169" from="exitcond" to="StgValue_4" fromId="32" toId="4">
</dataflow>
<dataflow id="170" from="tmp_4" to="StgValue_6" fromId="50" toId="6">
</dataflow>
</dataflows>


</stg>
