<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 13.4 Trace  (nt)</twExecVer><twCopyright>Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml FPGA_main.twx FPGA_main.ncd -o FPGA_main.twr FPGA_main.pcf
-ucf constraints.ucf

</twCmdLine><twDesign>FPGA_main.ncd</twDesign><twDesignPath>FPGA_main.ncd</twDesignPath><twPCF>FPGA_main.pcf</twPCF><twPcfPath>FPGA_main.pcf</twPcfPath><twDevInfo arch="spartan3e" pkg="vq100"><twDevName>xc3s250e</twDevName><twSpeedGrade>-5</twSpeedGrade><twSpeedVer>PRODUCTION 1.27 2012-01-07</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="3">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twInfo anchorID="6">INFO:Timing:3390 - This architecture does not support a default System Jitter value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock Uncertainty calculation.</twInfo><twInfo anchorID="7">INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 'Phase Error' calculations, these terms will be zero in the Clock Uncertainty calculation.  Please make appropriate modification to SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase Error.</twInfo><twBody><twVerboseRpt><twConst anchorID="8" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC &quot;TS_clk_10&quot;	 = period &quot;clk_10_tm&quot; 10 MHz HIGH 50% input_jitter 1 ns;" ScopeName="">TS_clk_10 = PERIOD TIMEGRP &quot;clk_10_tm&quot; 10 MHz HIGH 50% INPUT_JITTER 1 ns;</twConstName><twItemCnt>324</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>59</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>20.000</twMinPer></twConstHead><twPathRptBanner iPaths="24" iCriticalPaths="0" sType="EndPoint">Paths for end point pps_status (SLICE_X21Y27.CE), 24 paths
</twPathRptBanner><twPathRpt anchorID="9"><twConstPath anchorID="10" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>95.417</twSlack><twSrc BELType="FF">pps_status_count_3</twSrc><twDest BELType="FF">pps_status</twDest><twTotPathDel>4.065</twTotPathDel><twClkSkew dest = "0.040" src = "0.058">0.018</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>pps_status_count_3</twSrc><twDest BELType='FF'>pps_status</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X23Y10.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_10_i_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X23Y10.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>pps_status_count&lt;2&gt;</twComp><twBEL>pps_status_count_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y13.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.820</twDelInfo><twComp>pps_status_count&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y13.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>Mcompar_pps_status_cmp_gt0000_cy&lt;1&gt;</twComp><twBEL>Mcompar_pps_status_cmp_gt0000_lut&lt;0&gt;</twBEL><twBEL>Mcompar_pps_status_cmp_gt0000_cy&lt;0&gt;</twBEL><twBEL>Mcompar_pps_status_cmp_gt0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y14.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcompar_pps_status_cmp_gt0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y14.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>Mcompar_pps_status_cmp_gt0000_cy&lt;3&gt;</twComp><twBEL>Mcompar_pps_status_cmp_gt0000_cy&lt;2&gt;</twBEL><twBEL>Mcompar_pps_status_cmp_gt0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcompar_pps_status_cmp_gt0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y15.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>Mcompar_pps_status_cmp_gt0000_cy&lt;5&gt;</twComp><twBEL>Mcompar_pps_status_cmp_gt0000_cy&lt;4&gt;</twBEL><twBEL>Mcompar_pps_status_cmp_gt0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcompar_pps_status_cmp_gt0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y16.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>Mcompar_pps_status_cmp_gt0000_cy&lt;7&gt;</twComp><twBEL>Mcompar_pps_status_cmp_gt0000_cy&lt;6&gt;</twBEL><twBEL>Mcompar_pps_status_cmp_gt0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcompar_pps_status_cmp_gt0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y17.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>Mcompar_pps_status_cmp_gt0000_cy&lt;9&gt;</twComp><twBEL>Mcompar_pps_status_cmp_gt0000_cy&lt;8&gt;</twBEL><twBEL>Mcompar_pps_status_cmp_gt0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcompar_pps_status_cmp_gt0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y18.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>Mcompar_pps_status_cmp_gt0000_cy&lt;11&gt;</twComp><twBEL>Mcompar_pps_status_cmp_gt0000_cy&lt;10&gt;</twBEL><twBEL>Mcompar_pps_status_cmp_gt0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y27.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.725</twDelInfo><twComp>Mcompar_pps_status_cmp_gt0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y27.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>pps_status</twComp><twBEL>pps_status</twBEL></twPathDel><twLogDel>2.520</twLogDel><twRouteDel>1.545</twRouteDel><twTotDel>4.065</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_10_i_IBUFG</twDestClk><twPctLog>62.0</twPctLog><twPctRoute>38.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="11"><twConstPath anchorID="12" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>95.595</twSlack><twSrc BELType="FF">pps_status_count_7</twSrc><twDest BELType="FF">pps_status</twDest><twTotPathDel>3.885</twTotPathDel><twClkSkew dest = "0.040" src = "0.060">0.020</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>pps_status_count_7</twSrc><twDest BELType='FF'>pps_status</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X23Y12.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_10_i_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X23Y12.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>pps_status_count&lt;6&gt;</twComp><twBEL>pps_status_count_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y15.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.846</twDelInfo><twComp>pps_status_count&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y15.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>Mcompar_pps_status_cmp_gt0000_cy&lt;5&gt;</twComp><twBEL>Mcompar_pps_status_cmp_gt0000_lut&lt;4&gt;</twBEL><twBEL>Mcompar_pps_status_cmp_gt0000_cy&lt;4&gt;</twBEL><twBEL>Mcompar_pps_status_cmp_gt0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcompar_pps_status_cmp_gt0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y16.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>Mcompar_pps_status_cmp_gt0000_cy&lt;7&gt;</twComp><twBEL>Mcompar_pps_status_cmp_gt0000_cy&lt;6&gt;</twBEL><twBEL>Mcompar_pps_status_cmp_gt0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcompar_pps_status_cmp_gt0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y17.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>Mcompar_pps_status_cmp_gt0000_cy&lt;9&gt;</twComp><twBEL>Mcompar_pps_status_cmp_gt0000_cy&lt;8&gt;</twBEL><twBEL>Mcompar_pps_status_cmp_gt0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcompar_pps_status_cmp_gt0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y18.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>Mcompar_pps_status_cmp_gt0000_cy&lt;11&gt;</twComp><twBEL>Mcompar_pps_status_cmp_gt0000_cy&lt;10&gt;</twBEL><twBEL>Mcompar_pps_status_cmp_gt0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y27.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.725</twDelInfo><twComp>Mcompar_pps_status_cmp_gt0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y27.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>pps_status</twComp><twBEL>pps_status</twBEL></twPathDel><twLogDel>2.314</twLogDel><twRouteDel>1.571</twRouteDel><twTotDel>3.885</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_10_i_IBUFG</twDestClk><twPctLog>59.6</twPctLog><twPctRoute>40.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>95.596</twSlack><twSrc BELType="FF">pps_status_count_0</twSrc><twDest BELType="FF">pps_status</twDest><twTotPathDel>3.885</twTotPathDel><twClkSkew dest = "0.040" src = "0.059">0.019</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>pps_status_count_0</twSrc><twDest BELType='FF'>pps_status</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X23Y9.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_10_i_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X23Y9.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>pps_status_count&lt;0&gt;</twComp><twBEL>pps_status_count_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y13.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.637</twDelInfo><twComp>pps_status_count&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y13.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>Mcompar_pps_status_cmp_gt0000_cy&lt;1&gt;</twComp><twBEL>Mcompar_pps_status_cmp_gt0000_lut&lt;0&gt;</twBEL><twBEL>Mcompar_pps_status_cmp_gt0000_cy&lt;0&gt;</twBEL><twBEL>Mcompar_pps_status_cmp_gt0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y14.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcompar_pps_status_cmp_gt0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y14.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>Mcompar_pps_status_cmp_gt0000_cy&lt;3&gt;</twComp><twBEL>Mcompar_pps_status_cmp_gt0000_cy&lt;2&gt;</twBEL><twBEL>Mcompar_pps_status_cmp_gt0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcompar_pps_status_cmp_gt0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y15.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>Mcompar_pps_status_cmp_gt0000_cy&lt;5&gt;</twComp><twBEL>Mcompar_pps_status_cmp_gt0000_cy&lt;4&gt;</twBEL><twBEL>Mcompar_pps_status_cmp_gt0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcompar_pps_status_cmp_gt0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y16.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>Mcompar_pps_status_cmp_gt0000_cy&lt;7&gt;</twComp><twBEL>Mcompar_pps_status_cmp_gt0000_cy&lt;6&gt;</twBEL><twBEL>Mcompar_pps_status_cmp_gt0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcompar_pps_status_cmp_gt0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y17.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>Mcompar_pps_status_cmp_gt0000_cy&lt;9&gt;</twComp><twBEL>Mcompar_pps_status_cmp_gt0000_cy&lt;8&gt;</twBEL><twBEL>Mcompar_pps_status_cmp_gt0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcompar_pps_status_cmp_gt0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y18.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>Mcompar_pps_status_cmp_gt0000_cy&lt;11&gt;</twComp><twBEL>Mcompar_pps_status_cmp_gt0000_cy&lt;10&gt;</twBEL><twBEL>Mcompar_pps_status_cmp_gt0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y27.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.725</twDelInfo><twComp>Mcompar_pps_status_cmp_gt0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y27.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>pps_status</twComp><twBEL>pps_status</twBEL></twPathDel><twLogDel>2.523</twLogDel><twRouteDel>1.362</twRouteDel><twTotDel>3.885</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_10_i_IBUFG</twDestClk><twPctLog>64.9</twPctLog><twPctRoute>35.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="22" iCriticalPaths="0" sType="EndPoint">Paths for end point pps_status_count_23 (SLICE_X23Y20.CIN), 22 paths
</twPathRptBanner><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>95.685</twSlack><twSrc BELType="FF">pps_status_count_2</twSrc><twDest BELType="FF">pps_status_count_23</twDest><twTotPathDel>3.802</twTotPathDel><twClkSkew dest = "0.045" src = "0.058">0.013</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>pps_status_count_2</twSrc><twDest BELType='FF'>pps_status_count_23</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X23Y10.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_10_i_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X23Y10.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>pps_status_count&lt;2&gt;</twComp><twBEL>pps_status_count_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y10.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>pps_status_count&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y10.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>pps_status_count&lt;2&gt;</twComp><twBEL>pps_status_count&lt;2&gt;_rt</twBEL><twBEL>Mcount_pps_status_count_cy&lt;2&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y11.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y11.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;4&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;4&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y12.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y12.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;6&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;6&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y13.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y13.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;8&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;8&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y14.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y14.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;10&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;10&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y15.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;12&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;12&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y16.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;14&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;14&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y17.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;16&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;16&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y18.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;18&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;18&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y19.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y19.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;20&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;20&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y20.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.872</twDelInfo><twComp>pps_status_count&lt;22&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;22&gt;</twBEL><twBEL>Mcount_pps_status_count_xor&lt;23&gt;</twBEL><twBEL>pps_status_count_23</twBEL></twPathDel><twLogDel>3.324</twLogDel><twRouteDel>0.478</twRouteDel><twTotDel>3.802</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_10_i_IBUFG</twDestClk><twPctLog>87.4</twPctLog><twPctRoute>12.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>95.697</twSlack><twSrc BELType="FF">pps_status_count_0</twSrc><twDest BELType="FF">pps_status_count_23</twDest><twTotPathDel>3.789</twTotPathDel><twClkSkew dest = "0.045" src = "0.059">0.014</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>pps_status_count_0</twSrc><twDest BELType='FF'>pps_status_count_23</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X23Y9.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_10_i_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X23Y9.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>pps_status_count&lt;0&gt;</twComp><twBEL>pps_status_count_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y9.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>pps_status_count&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y9.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>pps_status_count&lt;0&gt;</twComp><twBEL>Mcount_pps_status_count_lut&lt;0&gt;_INV_0</twBEL><twBEL>Mcount_pps_status_count_cy&lt;0&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y10.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y10.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;2&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;2&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y11.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y11.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;4&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;4&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y12.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y12.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;6&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;6&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y13.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y13.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;8&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;8&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y14.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y14.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;10&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;10&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y15.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;12&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;12&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y16.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;14&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;14&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y17.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;16&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;16&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y18.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;18&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;18&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y19.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y19.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;20&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;20&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y20.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.872</twDelInfo><twComp>pps_status_count&lt;22&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;22&gt;</twBEL><twBEL>Mcount_pps_status_count_xor&lt;23&gt;</twBEL><twBEL>pps_status_count_23</twBEL></twPathDel><twLogDel>3.427</twLogDel><twRouteDel>0.362</twRouteDel><twTotDel>3.789</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_10_i_IBUFG</twDestClk><twPctLog>90.4</twPctLog><twPctRoute>9.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>95.785</twSlack><twSrc BELType="FF">pps_status_count_1</twSrc><twDest BELType="FF">pps_status_count_23</twDest><twTotPathDel>3.701</twTotPathDel><twClkSkew dest = "0.045" src = "0.059">0.014</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>pps_status_count_1</twSrc><twDest BELType='FF'>pps_status_count_23</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X23Y9.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_10_i_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X23Y9.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>pps_status_count&lt;0&gt;</twComp><twBEL>pps_status_count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y9.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.417</twDelInfo><twComp>pps_status_count&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y9.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>pps_status_count&lt;0&gt;</twComp><twBEL>pps_status_count&lt;1&gt;_rt</twBEL><twBEL>Mcount_pps_status_count_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y10.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y10.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;2&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;2&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y11.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y11.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;4&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;4&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y12.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y12.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;6&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;6&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y13.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y13.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;8&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;8&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y14.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y14.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;10&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;10&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y15.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;12&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;12&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y16.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;14&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;14&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y17.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;16&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;16&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y18.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;18&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;18&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y19.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y19.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;20&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;20&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y20.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.872</twDelInfo><twComp>pps_status_count&lt;22&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;22&gt;</twBEL><twBEL>Mcount_pps_status_count_xor&lt;23&gt;</twBEL><twBEL>pps_status_count_23</twBEL></twPathDel><twLogDel>3.284</twLogDel><twRouteDel>0.417</twRouteDel><twTotDel>3.701</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_10_i_IBUFG</twDestClk><twPctLog>88.7</twPctLog><twPctRoute>11.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="20" iCriticalPaths="0" sType="EndPoint">Paths for end point pps_status_count_21 (SLICE_X23Y19.CIN), 20 paths
</twPathRptBanner><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>95.788</twSlack><twSrc BELType="FF">pps_status_count_2</twSrc><twDest BELType="FF">pps_status_count_21</twDest><twTotPathDel>3.699</twTotPathDel><twClkSkew dest = "0.045" src = "0.058">0.013</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>pps_status_count_2</twSrc><twDest BELType='FF'>pps_status_count_21</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X23Y10.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_10_i_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X23Y10.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>pps_status_count&lt;2&gt;</twComp><twBEL>pps_status_count_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y10.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>pps_status_count&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y10.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>pps_status_count&lt;2&gt;</twComp><twBEL>pps_status_count&lt;2&gt;_rt</twBEL><twBEL>Mcount_pps_status_count_cy&lt;2&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y11.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y11.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;4&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;4&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y12.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y12.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;6&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;6&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y13.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y13.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;8&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;8&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y14.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y14.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;10&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;10&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y15.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;12&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;12&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y16.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;14&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;14&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y17.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;16&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;16&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y18.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;18&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;18&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y19.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y19.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.872</twDelInfo><twComp>pps_status_count&lt;20&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;20&gt;</twBEL><twBEL>Mcount_pps_status_count_xor&lt;21&gt;</twBEL><twBEL>pps_status_count_21</twBEL></twPathDel><twLogDel>3.221</twLogDel><twRouteDel>0.478</twRouteDel><twTotDel>3.699</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_10_i_IBUFG</twDestClk><twPctLog>87.1</twPctLog><twPctRoute>12.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>95.800</twSlack><twSrc BELType="FF">pps_status_count_0</twSrc><twDest BELType="FF">pps_status_count_21</twDest><twTotPathDel>3.686</twTotPathDel><twClkSkew dest = "0.045" src = "0.059">0.014</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>pps_status_count_0</twSrc><twDest BELType='FF'>pps_status_count_21</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X23Y9.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_10_i_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X23Y9.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>pps_status_count&lt;0&gt;</twComp><twBEL>pps_status_count_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y9.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>pps_status_count&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y9.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>pps_status_count&lt;0&gt;</twComp><twBEL>Mcount_pps_status_count_lut&lt;0&gt;_INV_0</twBEL><twBEL>Mcount_pps_status_count_cy&lt;0&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y10.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y10.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;2&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;2&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y11.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y11.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;4&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;4&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y12.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y12.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;6&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;6&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y13.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y13.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;8&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;8&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y14.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y14.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;10&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;10&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y15.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;12&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;12&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y16.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;14&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;14&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y17.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;16&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;16&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y18.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;18&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;18&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y19.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y19.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.872</twDelInfo><twComp>pps_status_count&lt;20&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;20&gt;</twBEL><twBEL>Mcount_pps_status_count_xor&lt;21&gt;</twBEL><twBEL>pps_status_count_21</twBEL></twPathDel><twLogDel>3.324</twLogDel><twRouteDel>0.362</twRouteDel><twTotDel>3.686</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_10_i_IBUFG</twDestClk><twPctLog>90.2</twPctLog><twPctRoute>9.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>95.888</twSlack><twSrc BELType="FF">pps_status_count_1</twSrc><twDest BELType="FF">pps_status_count_21</twDest><twTotPathDel>3.598</twTotPathDel><twClkSkew dest = "0.045" src = "0.059">0.014</twClkSkew><twDelConst>100.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>pps_status_count_1</twSrc><twDest BELType='FF'>pps_status_count_21</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X23Y9.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_10_i_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X23Y9.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>pps_status_count&lt;0&gt;</twComp><twBEL>pps_status_count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y9.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.417</twDelInfo><twComp>pps_status_count&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y9.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>pps_status_count&lt;0&gt;</twComp><twBEL>pps_status_count&lt;1&gt;_rt</twBEL><twBEL>Mcount_pps_status_count_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y10.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y10.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;2&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;2&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y11.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y11.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;4&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;4&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y12.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y12.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;6&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;6&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y13.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y13.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;8&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;8&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y14.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y14.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;10&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;10&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y15.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;12&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;12&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y16.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;14&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;14&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y17.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;16&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;16&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y18.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>pps_status_count&lt;18&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;18&gt;</twBEL><twBEL>Mcount_pps_status_count_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y19.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcount_pps_status_count_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y19.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.872</twDelInfo><twComp>pps_status_count&lt;20&gt;</twComp><twBEL>Mcount_pps_status_count_cy&lt;20&gt;</twBEL><twBEL>Mcount_pps_status_count_xor&lt;21&gt;</twBEL><twBEL>pps_status_count_21</twBEL></twPathDel><twLogDel>3.181</twLogDel><twRouteDel>0.417</twRouteDel><twTotDel>3.598</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_10_i_IBUFG</twDestClk><twPctLog>88.4</twPctLog><twPctRoute>11.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clk_10 = PERIOD TIMEGRP &quot;clk_10_tm&quot; 10 MHz HIGH 50% INPUT_JITTER 1 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pps_status_count_0 (SLICE_X23Y9.F4), 1 path
</twPathRptBanner><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.397</twSlack><twSrc BELType="FF">pps_status_count_0</twSrc><twDest BELType="FF">pps_status_count_0</twDest><twTotPathDel>1.397</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>pps_status_count_0</twSrc><twDest BELType='FF'>pps_status_count_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X23Y9.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">clk_10_i_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X23Y9.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.411</twDelInfo><twComp>pps_status_count&lt;0&gt;</twComp><twBEL>pps_status_count_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y9.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.290</twDelInfo><twComp>pps_status_count&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X23Y9.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twFalling">0.696</twDelInfo><twComp>pps_status_count&lt;0&gt;</twComp><twBEL>Mcount_pps_status_count_lut&lt;0&gt;_INV_0</twBEL><twBEL>Mcount_pps_status_count_xor&lt;0&gt;</twBEL><twBEL>pps_status_count_0</twBEL></twPathDel><twLogDel>1.107</twLogDel><twRouteDel>0.290</twRouteDel><twTotDel>1.397</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_10_i_IBUFG</twDestClk><twPctLog>79.2</twPctLog><twPctRoute>20.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pps_status_count_4 (SLICE_X23Y11.F4), 1 path
</twPathRptBanner><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.397</twSlack><twSrc BELType="FF">pps_status_count_4</twSrc><twDest BELType="FF">pps_status_count_4</twDest><twTotPathDel>1.397</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>pps_status_count_4</twSrc><twDest BELType='FF'>pps_status_count_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X23Y11.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">clk_10_i_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X23Y11.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.411</twDelInfo><twComp>pps_status_count&lt;4&gt;</twComp><twBEL>pps_status_count_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y11.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.290</twDelInfo><twComp>pps_status_count&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X23Y11.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twFalling">0.696</twDelInfo><twComp>pps_status_count&lt;4&gt;</twComp><twBEL>pps_status_count&lt;4&gt;_rt</twBEL><twBEL>Mcount_pps_status_count_xor&lt;4&gt;</twBEL><twBEL>pps_status_count_4</twBEL></twPathDel><twLogDel>1.107</twLogDel><twRouteDel>0.290</twRouteDel><twTotDel>1.397</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_10_i_IBUFG</twDestClk><twPctLog>79.2</twPctLog><twPctRoute>20.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pps_status_count_16 (SLICE_X23Y17.F4), 1 path
</twPathRptBanner><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.397</twSlack><twSrc BELType="FF">pps_status_count_16</twSrc><twDest BELType="FF">pps_status_count_16</twDest><twTotPathDel>1.397</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>pps_status_count_16</twSrc><twDest BELType='FF'>pps_status_count_16</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X23Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">clk_10_i_IBUFG</twSrcClk><twPathDel><twSite>SLICE_X23Y17.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.411</twDelInfo><twComp>pps_status_count&lt;16&gt;</twComp><twBEL>pps_status_count_16</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y17.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.290</twDelInfo><twComp>pps_status_count&lt;16&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X23Y17.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twFalling">0.696</twDelInfo><twComp>pps_status_count&lt;16&gt;</twComp><twBEL>pps_status_count&lt;16&gt;_rt</twBEL><twBEL>Mcount_pps_status_count_xor&lt;16&gt;</twBEL><twBEL>pps_status_count_16</twBEL></twPathDel><twLogDel>1.107</twLogDel><twRouteDel>0.290</twRouteDel><twTotDel>1.397</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_10_i_IBUFG</twDestClk><twPctLog>79.2</twPctLog><twPctRoute>20.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="33"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_10 = PERIOD TIMEGRP &quot;clk_10_tm&quot; 10 MHz HIGH 50% INPUT_JITTER 1 ns;</twPinLimitBanner><twPinLimit anchorID="34" type="MINPERIOD" name="Tdcmpfx" slack="6.933" period="10.000" constraintValue="10.000" deviceLimit="3.067" freqLimit="326.052" physResource="PLL_clock_gen/DCM_SP_INST/CLKFX" logResource="PLL_clock_gen/DCM_SP_INST/CLKFX" locationPin="DCM_X1Y0.CLKFX" clockNet="PLL_clock_gen/CLKFX_BUF"/><twPinLimit anchorID="35" type="MINLOWPULSE" name="Tdcmpw_CLKIN_10_25" slack="80.000" period="100.000" constraintValue="50.000" deviceLimit="10.000" physResource="PLL_clock_gen/DCM_SP_INST/CLKIN" logResource="PLL_clock_gen/DCM_SP_INST/CLKIN" locationPin="DCM_X1Y0.CLKIN" clockNet="clk_10_i_IBUFG1"/><twPinLimit anchorID="36" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_10_25" slack="80.000" period="100.000" constraintValue="50.000" deviceLimit="10.000" physResource="PLL_clock_gen/DCM_SP_INST/CLKIN" logResource="PLL_clock_gen/DCM_SP_INST/CLKIN" locationPin="DCM_X1Y0.CLKIN" clockNet="clk_10_i_IBUFG1"/></twPinLimitRpt></twConst><twConst anchorID="37" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC &quot;TS_clk_148&quot; = period &quot;clk_148_tm&quot; 149 MHz HIGH 50% input_jitter 1 ns;" ScopeName="">TS_clk_148 = PERIOD TIMEGRP &quot;clk_148_tm&quot; 149 MHz HIGH 50% INPUT_JITTER 1 ns;</twConstName><twItemCnt>19228</twItemCnt><twErrCntSetup>2</twErrCntSetup><twErrCntEndPt>2</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2484</twEndPtCnt><twPathErrCnt>15</twPathErrCnt><twMinPer>6.927</twMinPer></twConstHead><twPathRptBanner iPaths="67" iCriticalPaths="4" sType="EndPoint">Paths for end point serial_interface/state_FSM_FFd4 (SLICE_X0Y34.F3), 67 paths
</twPathRptBanner><twPathRpt anchorID="38"><twConstPath anchorID="39" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.216</twSlack><twSrc BELType="FF">serial_interface/recieve_byte_1</twSrc><twDest BELType="FF">serial_interface/state_FSM_FFd4</twDest><twTotPathDel>6.427</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>6.711</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>serial_interface/recieve_byte_1</twSrc><twDest BELType='FF'>serial_interface/state_FSM_FFd4</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X12Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_148</twSrcClk><twPathDel><twSite>SLICE_X12Y33.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>serial_interface/recieve_byte&lt;1&gt;</twComp><twBEL>serial_interface/recieve_byte_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y32.G1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>serial_interface/recieve_byte&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y32.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>serial_interface/state_cmp_eq0010</twComp><twBEL>serial_interface/state_cmp_eq0010_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y32.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.020</twDelInfo><twComp>N151</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y32.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>serial_interface/state_cmp_eq0010</twComp><twBEL>serial_interface/state_cmp_eq0010</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y35.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.622</twDelInfo><twComp>serial_interface/state_cmp_eq0010</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y35.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>serial_interface/state_FSM_FFd4-In136</twComp><twBEL>serial_interface/state_FSM_FFd2-In23</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y35.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.033</twDelInfo><twComp>serial_interface/state_FSM_N2</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y35.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>serial_interface/state_FSM_FFd4-In136</twComp><twBEL>serial_interface/state_FSM_FFd4-In136</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y34.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.048</twDelInfo><twComp>serial_interface/state_FSM_FFd4-In136</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y34.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>N320</twComp><twBEL>serial_interface/state_FSM_FFd4-In179</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y34.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.020</twDelInfo><twComp>serial_interface/state_FSM_FFd4-In179</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y34.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>N320</twComp><twBEL>serial_interface/state_FSM_FFd4-In2161_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y34.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.020</twDelInfo><twComp>N320</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y34.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.776</twDelInfo><twComp>serial_interface/state_FSM_FFd4</twComp><twBEL>serial_interface/state_FSM_FFd4-In2161</twBEL><twBEL>serial_interface/state_FSM_FFd4</twBEL></twPathDel><twLogDel>5.155</twLogDel><twRouteDel>1.272</twRouteDel><twTotDel>6.427</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.711">clk_148</twDestClk><twPctLog>80.2</twPctLog><twPctRoute>19.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.165</twSlack><twSrc BELType="FF">serial_interface/recieve_byte_3</twSrc><twDest BELType="FF">serial_interface/state_FSM_FFd4</twDest><twTotPathDel>6.376</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>6.711</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>serial_interface/recieve_byte_3</twSrc><twDest BELType='FF'>serial_interface/state_FSM_FFd4</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X12Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_148</twSrcClk><twPathDel><twSite>SLICE_X12Y35.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>serial_interface/recieve_byte&lt;3&gt;</twComp><twBEL>serial_interface/recieve_byte_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y32.G4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.458</twDelInfo><twComp>serial_interface/recieve_byte&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y32.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>serial_interface/state_cmp_eq0010</twComp><twBEL>serial_interface/state_cmp_eq0010_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y32.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.020</twDelInfo><twComp>N151</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y32.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>serial_interface/state_cmp_eq0010</twComp><twBEL>serial_interface/state_cmp_eq0010</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y35.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.622</twDelInfo><twComp>serial_interface/state_cmp_eq0010</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y35.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>serial_interface/state_FSM_FFd4-In136</twComp><twBEL>serial_interface/state_FSM_FFd2-In23</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y35.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.033</twDelInfo><twComp>serial_interface/state_FSM_N2</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y35.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>serial_interface/state_FSM_FFd4-In136</twComp><twBEL>serial_interface/state_FSM_FFd4-In136</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y34.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.048</twDelInfo><twComp>serial_interface/state_FSM_FFd4-In136</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y34.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>N320</twComp><twBEL>serial_interface/state_FSM_FFd4-In179</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y34.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.020</twDelInfo><twComp>serial_interface/state_FSM_FFd4-In179</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y34.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>N320</twComp><twBEL>serial_interface/state_FSM_FFd4-In2161_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y34.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.020</twDelInfo><twComp>N320</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y34.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.776</twDelInfo><twComp>serial_interface/state_FSM_FFd4</twComp><twBEL>serial_interface/state_FSM_FFd4-In2161</twBEL><twBEL>serial_interface/state_FSM_FFd4</twBEL></twPathDel><twLogDel>5.155</twLogDel><twRouteDel>1.221</twRouteDel><twTotDel>6.376</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.711">clk_148</twDestClk><twPctLog>80.9</twPctLog><twPctRoute>19.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.141</twSlack><twSrc BELType="FF">serial_interface/recieve_byte_4</twSrc><twDest BELType="FF">serial_interface/state_FSM_FFd4</twDest><twTotPathDel>6.352</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>6.711</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>serial_interface/recieve_byte_4</twSrc><twDest BELType='FF'>serial_interface/state_FSM_FFd4</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X13Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_148</twSrcClk><twPathDel><twSite>SLICE_X13Y35.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>serial_interface/recieve_byte&lt;4&gt;</twComp><twBEL>serial_interface/recieve_byte_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y32.G2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.435</twDelInfo><twComp>serial_interface/recieve_byte&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y32.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>serial_interface/state_cmp_eq0010</twComp><twBEL>serial_interface/state_cmp_eq0010_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y32.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.020</twDelInfo><twComp>N151</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y32.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>serial_interface/state_cmp_eq0010</twComp><twBEL>serial_interface/state_cmp_eq0010</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y35.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.622</twDelInfo><twComp>serial_interface/state_cmp_eq0010</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y35.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>serial_interface/state_FSM_FFd4-In136</twComp><twBEL>serial_interface/state_FSM_FFd2-In23</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y35.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.033</twDelInfo><twComp>serial_interface/state_FSM_N2</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y35.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>serial_interface/state_FSM_FFd4-In136</twComp><twBEL>serial_interface/state_FSM_FFd4-In136</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y34.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.048</twDelInfo><twComp>serial_interface/state_FSM_FFd4-In136</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y34.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>N320</twComp><twBEL>serial_interface/state_FSM_FFd4-In179</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y34.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.020</twDelInfo><twComp>serial_interface/state_FSM_FFd4-In179</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y34.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>N320</twComp><twBEL>serial_interface/state_FSM_FFd4-In2161_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y34.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.020</twDelInfo><twComp>N320</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y34.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.776</twDelInfo><twComp>serial_interface/state_FSM_FFd4</twComp><twBEL>serial_interface/state_FSM_FFd4-In2161</twBEL><twBEL>serial_interface/state_FSM_FFd4</twBEL></twPathDel><twLogDel>5.154</twLogDel><twRouteDel>1.198</twRouteDel><twTotDel>6.352</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.711">clk_148</twDestClk><twPctLog>81.1</twPctLog><twPctRoute>18.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="57" iCriticalPaths="11" sType="EndPoint">Paths for end point serial_interface/state_FSM_FFd2 (SLICE_X0Y33.F4), 57 paths
</twPathRptBanner><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.155</twSlack><twSrc BELType="FF">serial_interface/time_out_5</twSrc><twDest BELType="FF">serial_interface/state_FSM_FFd2</twDest><twTotPathDel>6.366</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>6.711</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>serial_interface/time_out_5</twSrc><twDest BELType='FF'>serial_interface/state_FSM_FFd2</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X2Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_148</twSrcClk><twPathDel><twSite>SLICE_X2Y25.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>serial_interface/time_out&lt;5&gt;</twComp><twBEL>serial_interface/time_out_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y27.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>serial_interface/time_out&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y27.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>serial_interface/state_cmp_eq0011_wg_cy&lt;3&gt;</twComp><twBEL>serial_interface/state_cmp_eq0011_wg_lut&lt;2&gt;</twBEL><twBEL>serial_interface/state_cmp_eq0011_wg_cy&lt;2&gt;</twBEL><twBEL>serial_interface/state_cmp_eq0011_wg_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>serial_interface/state_cmp_eq0011_wg_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y28.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>serial_interface/state_cmp_eq0011</twComp><twBEL>serial_interface/state_cmp_eq0011_wg_cy&lt;4&gt;</twBEL><twBEL>serial_interface/state_cmp_eq0011_wg_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y23.F2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.872</twDelInfo><twComp>serial_interface/state_cmp_eq0011</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y23.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>N370</twComp><twBEL>serial_interface/state_FSM_FFd2-In16_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y22.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.096</twDelInfo><twComp>N370</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y22.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>serial_interface/state_FSM_FFd2-In55</twComp><twBEL>serial_interface/state_FSM_FFd2-In16</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y22.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.020</twDelInfo><twComp>serial_interface/state_FSM_FFd2-In16</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y22.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>serial_interface/state_FSM_FFd2-In55</twComp><twBEL>serial_interface/state_FSM_FFd2-In55</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y33.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.462</twDelInfo><twComp>serial_interface/state_FSM_FFd2-In55</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y33.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.776</twDelInfo><twComp>serial_interface/state_FSM_FFd2</twComp><twBEL>serial_interface/state_FSM_FFd2-In167</twBEL><twBEL>serial_interface/state_FSM_FFd2</twBEL></twPathDel><twLogDel>4.437</twLogDel><twRouteDel>1.929</twRouteDel><twTotDel>6.366</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.711">clk_148</twDestClk><twPctLog>69.7</twPctLog><twPctRoute>30.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.130</twSlack><twSrc BELType="FF">serial_interface/time_out_11</twSrc><twDest BELType="FF">serial_interface/state_FSM_FFd2</twDest><twTotPathDel>6.341</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>6.711</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>serial_interface/time_out_11</twSrc><twDest BELType='FF'>serial_interface/state_FSM_FFd2</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X2Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_148</twSrcClk><twPathDel><twSite>SLICE_X2Y26.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>serial_interface/time_out&lt;18&gt;</twComp><twBEL>serial_interface/time_out_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y27.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.454</twDelInfo><twComp>serial_interface/time_out&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y27.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>serial_interface/state_cmp_eq0011_wg_cy&lt;3&gt;</twComp><twBEL>serial_interface/state_cmp_eq0011_wg_lut&lt;2&gt;</twBEL><twBEL>serial_interface/state_cmp_eq0011_wg_cy&lt;2&gt;</twBEL><twBEL>serial_interface/state_cmp_eq0011_wg_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>serial_interface/state_cmp_eq0011_wg_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y28.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>serial_interface/state_cmp_eq0011</twComp><twBEL>serial_interface/state_cmp_eq0011_wg_cy&lt;4&gt;</twBEL><twBEL>serial_interface/state_cmp_eq0011_wg_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y23.F2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.872</twDelInfo><twComp>serial_interface/state_cmp_eq0011</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y23.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>N370</twComp><twBEL>serial_interface/state_FSM_FFd2-In16_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y22.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.096</twDelInfo><twComp>N370</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y22.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>serial_interface/state_FSM_FFd2-In55</twComp><twBEL>serial_interface/state_FSM_FFd2-In16</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y22.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.020</twDelInfo><twComp>serial_interface/state_FSM_FFd2-In16</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y22.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>serial_interface/state_FSM_FFd2-In55</twComp><twBEL>serial_interface/state_FSM_FFd2-In55</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y33.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.462</twDelInfo><twComp>serial_interface/state_FSM_FFd2-In55</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y33.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.776</twDelInfo><twComp>serial_interface/state_FSM_FFd2</twComp><twBEL>serial_interface/state_FSM_FFd2-In167</twBEL><twBEL>serial_interface/state_FSM_FFd2</twBEL></twPathDel><twLogDel>4.437</twLogDel><twRouteDel>1.904</twRouteDel><twTotDel>6.341</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.711">clk_148</twDestClk><twPctLog>70.0</twPctLog><twPctRoute>30.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.130</twSlack><twSrc BELType="FF">serial_interface/time_out_4</twSrc><twDest BELType="FF">serial_interface/state_FSM_FFd2</twDest><twTotPathDel>6.341</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>6.711</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>serial_interface/time_out_4</twSrc><twDest BELType='FF'>serial_interface/state_FSM_FFd2</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X0Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_148</twSrcClk><twPathDel><twSite>SLICE_X0Y24.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>serial_interface/time_out&lt;4&gt;</twComp><twBEL>serial_interface/time_out_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y26.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.351</twDelInfo><twComp>serial_interface/time_out&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y26.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>serial_interface/state_cmp_eq0011_wg_cy&lt;1&gt;</twComp><twBEL>serial_interface/state_cmp_eq0011_wg_lut&lt;0&gt;</twBEL><twBEL>serial_interface/state_cmp_eq0011_wg_cy&lt;0&gt;</twBEL><twBEL>serial_interface/state_cmp_eq0011_wg_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y27.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>serial_interface/state_cmp_eq0011_wg_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y27.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>serial_interface/state_cmp_eq0011_wg_cy&lt;3&gt;</twComp><twBEL>serial_interface/state_cmp_eq0011_wg_cy&lt;2&gt;</twBEL><twBEL>serial_interface/state_cmp_eq0011_wg_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y28.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>serial_interface/state_cmp_eq0011_wg_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y28.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>serial_interface/state_cmp_eq0011</twComp><twBEL>serial_interface/state_cmp_eq0011_wg_cy&lt;4&gt;</twBEL><twBEL>serial_interface/state_cmp_eq0011_wg_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y23.F2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.872</twDelInfo><twComp>serial_interface/state_cmp_eq0011</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y23.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>N370</twComp><twBEL>serial_interface/state_FSM_FFd2-In16_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y22.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.096</twDelInfo><twComp>N370</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y22.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>serial_interface/state_FSM_FFd2-In55</twComp><twBEL>serial_interface/state_FSM_FFd2-In16</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y22.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.020</twDelInfo><twComp>serial_interface/state_FSM_FFd2-In16</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y22.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>serial_interface/state_FSM_FFd2-In55</twComp><twBEL>serial_interface/state_FSM_FFd2-In55</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y33.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.462</twDelInfo><twComp>serial_interface/state_FSM_FFd2-In55</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y33.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.776</twDelInfo><twComp>serial_interface/state_FSM_FFd2</twComp><twBEL>serial_interface/state_FSM_FFd2-In167</twBEL><twBEL>serial_interface/state_FSM_FFd2</twBEL></twPathDel><twLogDel>4.540</twLogDel><twRouteDel>1.801</twRouteDel><twTotDel>6.341</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.711">clk_148</twDestClk><twPctLog>71.6</twPctLog><twPctRoute>28.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="25" iCriticalPaths="0" sType="EndPoint">Paths for end point LTC_A/delay_count_low_12 (SLICE_X19Y42.SR), 25 paths
</twPathRptBanner><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.051</twSlack><twSrc BELType="FF">LTC_A/delay_count_low_14</twSrc><twDest BELType="FF">LTC_A/delay_count_low_12</twDest><twTotPathDel>6.160</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>6.711</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>LTC_A/delay_count_low_14</twSrc><twDest BELType='FF'>LTC_A/delay_count_low_12</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X19Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_148</twSrcClk><twPathDel><twSite>SLICE_X19Y43.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>LTC_A/delay_count_low&lt;14&gt;</twComp><twBEL>LTC_A/delay_count_low_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y39.F1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.200</twDelInfo><twComp>LTC_A/delay_count_low&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y39.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>LTC_A/delay_count_high_cmp_eq0000_wg_cy&lt;3&gt;</twComp><twBEL>LTC_A/delay_count_high_cmp_eq0000_wg_lut&lt;2&gt;</twBEL><twBEL>LTC_A/delay_count_high_cmp_eq0000_wg_cy&lt;2&gt;</twBEL><twBEL>LTC_A/delay_count_high_cmp_eq0000_wg_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y40.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>LTC_A/delay_count_high_cmp_eq0000_wg_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y40.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>LTC_A/delay_count_high_cmp_eq0000</twComp><twBEL>LTC_A/delay_count_high_cmp_eq0000_wg_cy&lt;4&gt;</twBEL><twBEL>LTC_A/delay_count_high_cmp_eq0000_wg_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y42.G2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.820</twDelInfo><twComp>LTC_A/delay_count_high_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y42.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>LTC_A/delay_count_low_or0000</twComp><twBEL>LTC_A/delay_count_low_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y42.SR</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.058</twDelInfo><twComp>LTC_A/delay_count_low_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y42.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>LTC_A/delay_count_low&lt;12&gt;</twComp><twBEL>LTC_A/delay_count_low_12</twBEL></twPathDel><twLogDel>3.082</twLogDel><twRouteDel>3.078</twRouteDel><twTotDel>6.160</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.711">clk_148</twDestClk><twPctLog>50.0</twPctLog><twPctRoute>50.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.063</twSlack><twSrc BELType="FF">LTC_A/delay_count_low_5</twSrc><twDest BELType="FF">LTC_A/delay_count_low_12</twDest><twTotPathDel>6.146</twTotPathDel><twClkSkew dest = "0.021" src = "0.023">0.002</twClkSkew><twDelConst>6.711</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>LTC_A/delay_count_low_5</twSrc><twDest BELType='FF'>LTC_A/delay_count_low_12</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X19Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_148</twSrcClk><twPathDel><twSite>SLICE_X19Y38.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>LTC_A/delay_count_low&lt;4&gt;</twComp><twBEL>LTC_A/delay_count_low_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y39.F2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.189</twDelInfo><twComp>LTC_A/delay_count_low&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y39.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>LTC_A/delay_count_high_cmp_eq0000_wg_cy&lt;3&gt;</twComp><twBEL>LTC_A/delay_count_high_cmp_eq0000_wg_lut&lt;2&gt;</twBEL><twBEL>LTC_A/delay_count_high_cmp_eq0000_wg_cy&lt;2&gt;</twBEL><twBEL>LTC_A/delay_count_high_cmp_eq0000_wg_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y40.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>LTC_A/delay_count_high_cmp_eq0000_wg_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y40.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>LTC_A/delay_count_high_cmp_eq0000</twComp><twBEL>LTC_A/delay_count_high_cmp_eq0000_wg_cy&lt;4&gt;</twBEL><twBEL>LTC_A/delay_count_high_cmp_eq0000_wg_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y42.G2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.820</twDelInfo><twComp>LTC_A/delay_count_high_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y42.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>LTC_A/delay_count_low_or0000</twComp><twBEL>LTC_A/delay_count_low_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y42.SR</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.058</twDelInfo><twComp>LTC_A/delay_count_low_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y42.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>LTC_A/delay_count_low&lt;12&gt;</twComp><twBEL>LTC_A/delay_count_low_12</twBEL></twPathDel><twLogDel>3.079</twLogDel><twRouteDel>3.067</twRouteDel><twTotDel>6.146</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.711">clk_148</twDestClk><twPctLog>50.1</twPctLog><twPctRoute>49.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.140</twSlack><twSrc BELType="FF">LTC_A/delay_count_low_13</twSrc><twDest BELType="FF">LTC_A/delay_count_low_12</twDest><twTotPathDel>6.071</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>6.711</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>LTC_A/delay_count_low_13</twSrc><twDest BELType='FF'>LTC_A/delay_count_low_12</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X19Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_148</twSrcClk><twPathDel><twSite>SLICE_X19Y42.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>LTC_A/delay_count_low&lt;12&gt;</twComp><twBEL>LTC_A/delay_count_low_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y39.F4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.114</twDelInfo><twComp>LTC_A/delay_count_low&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y39.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>LTC_A/delay_count_high_cmp_eq0000_wg_cy&lt;3&gt;</twComp><twBEL>LTC_A/delay_count_high_cmp_eq0000_wg_lut&lt;2&gt;</twBEL><twBEL>LTC_A/delay_count_high_cmp_eq0000_wg_cy&lt;2&gt;</twBEL><twBEL>LTC_A/delay_count_high_cmp_eq0000_wg_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y40.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>LTC_A/delay_count_high_cmp_eq0000_wg_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y40.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>LTC_A/delay_count_high_cmp_eq0000</twComp><twBEL>LTC_A/delay_count_high_cmp_eq0000_wg_cy&lt;4&gt;</twBEL><twBEL>LTC_A/delay_count_high_cmp_eq0000_wg_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y42.G2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.820</twDelInfo><twComp>LTC_A/delay_count_high_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y42.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>LTC_A/delay_count_low_or0000</twComp><twBEL>LTC_A/delay_count_low_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y42.SR</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.058</twDelInfo><twComp>LTC_A/delay_count_low_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y42.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>LTC_A/delay_count_low&lt;12&gt;</twComp><twBEL>LTC_A/delay_count_low_12</twBEL></twPathDel><twLogDel>3.079</twLogDel><twRouteDel>2.992</twRouteDel><twTotDel>6.071</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.711">clk_148</twDestClk><twPctLog>50.7</twPctLog><twPctRoute>49.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clk_148 = PERIOD TIMEGRP &quot;clk_148_tm&quot; 149 MHz HIGH 50% INPUT_JITTER 1 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point LTC_b_delay_27 (SLICE_X29Y38.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.828</twSlack><twSrc BELType="FF">genlock_register_18_3</twSrc><twDest BELType="FF">LTC_b_delay_27</twDest><twTotPathDel>0.827</twTotPathDel><twClkSkew dest = "0.003" src = "0.004">0.001</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>genlock_register_18_3</twSrc><twDest BELType='FF'>LTC_b_delay_27</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X28Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.711">clk_148</twSrcClk><twPathDel><twSite>SLICE_X28Y37.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.412</twDelInfo><twComp>genlock_register_18_3</twComp><twBEL>genlock_register_18_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y38.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.335</twDelInfo><twComp>genlock_register_18_3</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X29Y38.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.080</twDelInfo><twComp>LTC_b_delay&lt;27&gt;</twComp><twBEL>LTC_b_delay_27</twBEL></twPathDel><twLogDel>0.492</twLogDel><twRouteDel>0.335</twRouteDel><twTotDel>0.827</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.711">clk_148</twDestClk><twPctLog>59.5</twPctLog><twPctRoute>40.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point LTC_a_mins_1 (SLICE_X37Y28.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.836</twSlack><twSrc BELType="FF">genlock_register_4_1</twSrc><twDest BELType="FF">LTC_a_mins_1</twDest><twTotPathDel>0.838</twTotPathDel><twClkSkew dest = "0.003" src = "0.001">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>genlock_register_4_1</twSrc><twDest BELType='FF'>LTC_a_mins_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X36Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.711">clk_148</twSrcClk><twPathDel><twSite>SLICE_X36Y26.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.412</twDelInfo><twComp>genlock_register_4_1</twComp><twBEL>genlock_register_4_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y28.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.346</twDelInfo><twComp>genlock_register_4_1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X37Y28.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.080</twDelInfo><twComp>LTC_a_mins&lt;1&gt;</twComp><twBEL>LTC_a_mins_1</twBEL></twPathDel><twLogDel>0.492</twLogDel><twRouteDel>0.346</twRouteDel><twTotDel>0.838</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.711">clk_148</twDestClk><twPctLog>58.7</twPctLog><twPctRoute>41.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point LTC_b_delay_21 (SLICE_X33Y45.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.837</twSlack><twSrc BELType="FF">genlock_register_17_5</twSrc><twDest BELType="FF">LTC_b_delay_21</twDest><twTotPathDel>0.839</twTotPathDel><twClkSkew dest = "0.003" src = "0.001">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>genlock_register_17_5</twSrc><twDest BELType='FF'>LTC_b_delay_21</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X33Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.711">clk_148</twSrcClk><twPathDel><twSite>SLICE_X33Y42.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.411</twDelInfo><twComp>genlock_register_17_5</twComp><twBEL>genlock_register_17_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y45.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.348</twDelInfo><twComp>genlock_register_17_5</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X33Y45.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.080</twDelInfo><twComp>LTC_b_delay&lt;21&gt;</twComp><twBEL>LTC_b_delay_21</twBEL></twPathDel><twLogDel>0.491</twLogDel><twRouteDel>0.348</twRouteDel><twTotDel>0.839</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.711">clk_148</twDestClk><twPctLog>58.5</twPctLog><twPctRoute>41.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="62"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_148 = PERIOD TIMEGRP &quot;clk_148_tm&quot; 149 MHz HIGH 50% INPUT_JITTER 1 ns;</twPinLimitBanner><twPinLimit anchorID="63" type="MINLOWPULSE" name="Twpl" slack="4.959" period="6.711" constraintValue="3.355" deviceLimit="0.876" physResource="communication/update_line&lt;1&gt;/CLK" logResource="communication/Mshreg_update_line_0/SRL16E/WS" locationPin="SLICE_X20Y29.CLK" clockNet="clk_148"/><twPinLimit anchorID="64" type="MINHIGHPULSE" name="Twph" slack="4.959" period="6.711" constraintValue="3.355" deviceLimit="0.876" physResource="communication/update_line&lt;1&gt;/CLK" logResource="communication/Mshreg_update_line_0/SRL16E/WS" locationPin="SLICE_X20Y29.CLK" clockNet="clk_148"/><twPinLimit anchorID="65" type="MINLOWPULSE" name="Twpl" slack="4.959" period="6.711" constraintValue="3.355" deviceLimit="0.876" physResource="VCXO_pll/phase_detector/clk_ref_dec_delayed&lt;1&gt;/CLK" logResource="VCXO_pll/phase_detector/Mshreg_clk_ref_dec_delayed_0/SRL16E/WS" locationPin="SLICE_X16Y48.CLK" clockNet="clk_148"/></twPinLimitRpt></twConst><twConst anchorID="66" twConstType="PATHDELAY" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC &quot;TS_multi_cycle_100&quot; = FROM &quot;multi_cycle_100&quot; TO &quot;multi_cycle_100&quot; &quot;TS_clk_10&quot; / 1000;" ScopeName="">TS_multi_cycle_100 = MAXDELAY FROM TIMEGRP &quot;multi_cycle_100&quot; TO TIMEGRP         &quot;multi_cycle_100&quot; TS_clk_10 / 1000;</twConstName><twItemCnt>649943</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>107</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>14.050</twMaxDel></twConstHead><twPathRptBanner iPaths="33387" iCriticalPaths="0" sType="EndPoint">Paths for end point dac_OCXO/shift_reg_1 (SLICE_X29Y10.F1), 33387 paths
</twPathRptBanner><twPathRpt anchorID="67"><twConstPath anchorID="68" twDataPathType="twDataPathFromToDelay"><twSlack>99985.950</twSlack><twSrc BELType="FF">OCXO_pll/phase_loop/integrator_3</twSrc><twDest BELType="FF">dac_OCXO/shift_reg_1</twDest><twTotPathDel>13.550</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100000.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>OCXO_pll/phase_loop/integrator_3</twSrc><twDest BELType='FF'>dac_OCXO/shift_reg_1</twDest><twLogLvls>21</twLogLvls><twSrcSite>SLICE_X38Y1.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X38Y1.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>OCXO_pll/phase_loop/integrator&lt;3&gt;</twComp><twBEL>OCXO_pll/phase_loop/integrator_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y4.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>OCXO_pll/phase_loop/integrator&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y4.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;1&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_lut&lt;0&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;0&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y5.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y5.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.113</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;3&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;2&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y6.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.113</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;5&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;4&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y7.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y7.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.113</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;7&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;6&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y8.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y8.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.113</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;9&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;8&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y9.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.113</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;11&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;10&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y10.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y10.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.113</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;13&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;12&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y11.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y11.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.113</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;15&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;14&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y12.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y12.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.431</twDelInfo><twComp>OCXO_pll/phase_loop/integrator_limit&lt;8&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;16&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y5.G1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.103</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y5.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>OCXO_pll/phase_loop/Mmux_integrator_limit1011_2</twComp><twBEL>OCXO_pll/phase_loop/Mmux_integrator_limit1011_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y9.F2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.850</twDelInfo><twComp>OCXO_pll/phase_loop/Mmux_integrator_limit1011</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y9.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;8&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_lut&lt;8&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;8&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y10.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y10.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;10&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;10&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y11.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y11.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;12&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;12&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y12.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y12.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;14&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;14&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y13.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y13.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;16&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;16&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y14.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y14.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;18&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;18&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y15.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;20&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;20&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y16.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;22&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;22&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y17.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;24&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;24&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_xor&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y14.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.625</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y14.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy&lt;13&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_lut&lt;12&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy&lt;12&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y10.F1</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">2.445</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y10.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.728</twDelInfo><twComp>dac_OCXO/shift_reg&lt;1&gt;</twComp><twBEL>dac_OCXO/shift_reg_mux0000&lt;1&gt;1</twBEL><twBEL>dac_OCXO/shift_reg_1</twBEL></twPathDel><twLogDel>7.635</twLogDel><twRouteDel>5.915</twRouteDel><twTotDel>13.550</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twDestClk><twPctLog>56.3</twPctLog><twPctRoute>43.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="69"><twConstPath anchorID="70" twDataPathType="twDataPathFromToDelay"><twSlack>99985.999</twSlack><twSrc BELType="FF">OCXO_pll/phase_loop/integrator_3</twSrc><twDest BELType="FF">dac_OCXO/shift_reg_1</twDest><twTotPathDel>13.501</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100000.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>OCXO_pll/phase_loop/integrator_3</twSrc><twDest BELType='FF'>dac_OCXO/shift_reg_1</twDest><twLogLvls>14</twLogLvls><twSrcSite>SLICE_X38Y1.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X38Y1.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>OCXO_pll/phase_loop/integrator&lt;3&gt;</twComp><twBEL>OCXO_pll/phase_loop/integrator_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y4.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>OCXO_pll/phase_loop/integrator&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y4.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;1&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_lut&lt;0&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;0&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y5.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y5.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.113</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;3&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;2&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y6.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.113</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;5&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;4&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y7.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y7.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.113</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;7&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;6&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y8.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y8.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.113</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;9&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;8&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y9.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.113</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;11&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;10&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y10.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y10.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.113</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;13&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;12&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y11.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y11.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.113</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;15&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;14&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y12.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y12.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.431</twDelInfo><twComp>OCXO_pll/phase_loop/integrator_limit&lt;8&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;16&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y5.F1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.098</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y5.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>OCXO_pll/phase_loop/Mmux_integrator_limit1011_2</twComp><twBEL>OCXO_pll/phase_loop/Mmux_integrator_limit1011_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y16.G2</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">1.667</twDelInfo><twComp>OCXO_pll/phase_loop/Mmux_integrator_limit1011_2</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y16.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;22&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_lut&lt;23&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y17.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;24&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;24&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_xor&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y14.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.625</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y14.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy&lt;13&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_lut&lt;12&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy&lt;12&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y10.F1</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">2.445</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y10.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.728</twDelInfo><twComp>dac_OCXO/shift_reg&lt;1&gt;</twComp><twBEL>dac_OCXO/shift_reg_mux0000&lt;1&gt;1</twBEL><twBEL>dac_OCXO/shift_reg_1</twBEL></twPathDel><twLogDel>6.774</twLogDel><twRouteDel>6.727</twRouteDel><twTotDel>13.501</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twDestClk><twPctLog>50.2</twPctLog><twPctRoute>49.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="71"><twConstPath anchorID="72" twDataPathType="twDataPathFromToDelay"><twSlack>99986.011</twSlack><twSrc BELType="FF">OCXO_pll/phase_loop/integrator_3</twSrc><twDest BELType="FF">dac_OCXO/shift_reg_1</twDest><twTotPathDel>13.489</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100000.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>OCXO_pll/phase_loop/integrator_3</twSrc><twDest BELType='FF'>dac_OCXO/shift_reg_1</twDest><twLogLvls>23</twLogLvls><twSrcSite>SLICE_X38Y1.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X38Y1.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>OCXO_pll/phase_loop/integrator&lt;3&gt;</twComp><twBEL>OCXO_pll/phase_loop/integrator_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y4.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>OCXO_pll/phase_loop/integrator&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y4.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;1&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_lut&lt;0&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;0&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y5.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y5.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.113</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;3&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;2&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y6.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.113</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;5&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;4&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y7.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y7.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.113</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;7&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;6&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y8.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y8.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.113</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;9&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;8&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y9.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.113</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;11&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;10&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y10.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y10.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.113</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;13&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;12&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y11.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y11.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.113</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;15&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;14&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y12.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y12.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.431</twDelInfo><twComp>OCXO_pll/phase_loop/integrator_limit&lt;8&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;16&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y7.G4</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.349</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y7.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>OCXO_pll/phase_loop/integrator_limit&lt;21&gt;</twComp><twBEL>OCXO_pll/phase_loop/integrator_limit&lt;12&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y7.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>OCXO_pll/phase_loop/integrator_limit&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y7.COUT</twSite><twDelType>Tbxcy</twDelType><twDelInfo twEdge="twRising">0.953</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;4&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;4&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y8.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y8.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;6&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;6&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y9.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;8&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;8&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y10.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y10.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;10&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;10&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y11.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y11.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;12&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;12&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y12.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y12.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;14&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;14&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y13.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y13.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;16&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;16&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y14.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y14.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;18&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;18&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y15.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;20&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;20&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y16.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;22&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;22&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y17.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;24&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;24&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_xor&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y14.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.625</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y14.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy&lt;13&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_lut&lt;12&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy&lt;12&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y10.F1</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">2.445</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y10.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.728</twDelInfo><twComp>dac_OCXO/shift_reg&lt;1&gt;</twComp><twBEL>dac_OCXO/shift_reg_mux0000&lt;1&gt;1</twBEL><twBEL>dac_OCXO/shift_reg_1</twBEL></twPathDel><twLogDel>7.783</twLogDel><twRouteDel>5.706</twRouteDel><twTotDel>13.489</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twDestClk><twPctLog>57.7</twPctLog><twPctRoute>42.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="33387" iCriticalPaths="0" sType="EndPoint">Paths for end point dac_OCXO/shift_reg_11 (SLICE_X29Y11.F1), 33387 paths
</twPathRptBanner><twPathRpt anchorID="73"><twConstPath anchorID="74" twDataPathType="twDataPathFromToDelay"><twSlack>99985.950</twSlack><twSrc BELType="FF">OCXO_pll/phase_loop/integrator_3</twSrc><twDest BELType="FF">dac_OCXO/shift_reg_11</twDest><twTotPathDel>13.550</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100000.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>OCXO_pll/phase_loop/integrator_3</twSrc><twDest BELType='FF'>dac_OCXO/shift_reg_11</twDest><twLogLvls>21</twLogLvls><twSrcSite>SLICE_X38Y1.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X38Y1.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>OCXO_pll/phase_loop/integrator&lt;3&gt;</twComp><twBEL>OCXO_pll/phase_loop/integrator_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y4.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>OCXO_pll/phase_loop/integrator&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y4.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;1&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_lut&lt;0&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;0&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y5.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y5.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.113</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;3&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;2&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y6.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.113</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;5&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;4&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y7.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y7.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.113</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;7&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;6&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y8.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y8.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.113</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;9&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;8&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y9.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.113</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;11&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;10&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y10.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y10.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.113</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;13&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;12&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y11.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y11.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.113</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;15&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;14&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y12.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y12.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.431</twDelInfo><twComp>OCXO_pll/phase_loop/integrator_limit&lt;8&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;16&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y5.G1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.103</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y5.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>OCXO_pll/phase_loop/Mmux_integrator_limit1011_2</twComp><twBEL>OCXO_pll/phase_loop/Mmux_integrator_limit1011_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y9.F2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.850</twDelInfo><twComp>OCXO_pll/phase_loop/Mmux_integrator_limit1011</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y9.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;8&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_lut&lt;8&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;8&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y10.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y10.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;10&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;10&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y11.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y11.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;12&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;12&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y12.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y12.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;14&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;14&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y13.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y13.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;16&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;16&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y14.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y14.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;18&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;18&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y15.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;20&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;20&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y16.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;22&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;22&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y17.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;24&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;24&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_xor&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y14.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.625</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y14.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy&lt;13&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_lut&lt;12&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy&lt;12&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y11.F1</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">2.445</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y11.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.728</twDelInfo><twComp>dac_OCXO/shift_reg&lt;11&gt;</twComp><twBEL>dac_OCXO/shift_reg_mux0000&lt;11&gt;1</twBEL><twBEL>dac_OCXO/shift_reg_11</twBEL></twPathDel><twLogDel>7.635</twLogDel><twRouteDel>5.915</twRouteDel><twTotDel>13.550</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twDestClk><twPctLog>56.3</twPctLog><twPctRoute>43.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="75"><twConstPath anchorID="76" twDataPathType="twDataPathFromToDelay"><twSlack>99985.999</twSlack><twSrc BELType="FF">OCXO_pll/phase_loop/integrator_3</twSrc><twDest BELType="FF">dac_OCXO/shift_reg_11</twDest><twTotPathDel>13.501</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100000.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>OCXO_pll/phase_loop/integrator_3</twSrc><twDest BELType='FF'>dac_OCXO/shift_reg_11</twDest><twLogLvls>14</twLogLvls><twSrcSite>SLICE_X38Y1.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X38Y1.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>OCXO_pll/phase_loop/integrator&lt;3&gt;</twComp><twBEL>OCXO_pll/phase_loop/integrator_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y4.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>OCXO_pll/phase_loop/integrator&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y4.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;1&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_lut&lt;0&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;0&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y5.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y5.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.113</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;3&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;2&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y6.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.113</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;5&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;4&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y7.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y7.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.113</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;7&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;6&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y8.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y8.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.113</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;9&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;8&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y9.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.113</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;11&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;10&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y10.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y10.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.113</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;13&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;12&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y11.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y11.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.113</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;15&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;14&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y12.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y12.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.431</twDelInfo><twComp>OCXO_pll/phase_loop/integrator_limit&lt;8&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;16&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y5.F1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.098</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y5.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>OCXO_pll/phase_loop/Mmux_integrator_limit1011_2</twComp><twBEL>OCXO_pll/phase_loop/Mmux_integrator_limit1011_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y16.G2</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">1.667</twDelInfo><twComp>OCXO_pll/phase_loop/Mmux_integrator_limit1011_2</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y16.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;22&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_lut&lt;23&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y17.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;24&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;24&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_xor&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y14.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.625</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y14.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy&lt;13&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_lut&lt;12&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy&lt;12&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y11.F1</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">2.445</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y11.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.728</twDelInfo><twComp>dac_OCXO/shift_reg&lt;11&gt;</twComp><twBEL>dac_OCXO/shift_reg_mux0000&lt;11&gt;1</twBEL><twBEL>dac_OCXO/shift_reg_11</twBEL></twPathDel><twLogDel>6.774</twLogDel><twRouteDel>6.727</twRouteDel><twTotDel>13.501</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twDestClk><twPctLog>50.2</twPctLog><twPctRoute>49.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="77"><twConstPath anchorID="78" twDataPathType="twDataPathFromToDelay"><twSlack>99986.011</twSlack><twSrc BELType="FF">OCXO_pll/phase_loop/integrator_3</twSrc><twDest BELType="FF">dac_OCXO/shift_reg_11</twDest><twTotPathDel>13.489</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100000.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>OCXO_pll/phase_loop/integrator_3</twSrc><twDest BELType='FF'>dac_OCXO/shift_reg_11</twDest><twLogLvls>23</twLogLvls><twSrcSite>SLICE_X38Y1.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X38Y1.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>OCXO_pll/phase_loop/integrator&lt;3&gt;</twComp><twBEL>OCXO_pll/phase_loop/integrator_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y4.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>OCXO_pll/phase_loop/integrator&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y4.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;1&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_lut&lt;0&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;0&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y5.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y5.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.113</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;3&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;2&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y6.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.113</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;5&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;4&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y7.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y7.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.113</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;7&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;6&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y8.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y8.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.113</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;9&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;8&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y9.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.113</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;11&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;10&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y10.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y10.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.113</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;13&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;12&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y11.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y11.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.113</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;15&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;14&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y12.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y12.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.431</twDelInfo><twComp>OCXO_pll/phase_loop/integrator_limit&lt;8&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;16&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y7.G4</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.349</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y7.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>OCXO_pll/phase_loop/integrator_limit&lt;21&gt;</twComp><twBEL>OCXO_pll/phase_loop/integrator_limit&lt;12&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y7.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>OCXO_pll/phase_loop/integrator_limit&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y7.COUT</twSite><twDelType>Tbxcy</twDelType><twDelInfo twEdge="twRising">0.953</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;4&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;4&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y8.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y8.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;6&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;6&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y9.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;8&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;8&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y10.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y10.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;10&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;10&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y11.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y11.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;12&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;12&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y12.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y12.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;14&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;14&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y13.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y13.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;16&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;16&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y14.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y14.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;18&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;18&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y15.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;20&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;20&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y16.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;22&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;22&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y17.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;24&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;24&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_xor&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y14.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.625</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y14.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy&lt;13&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_lut&lt;12&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy&lt;12&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y11.F1</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">2.445</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y11.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.728</twDelInfo><twComp>dac_OCXO/shift_reg&lt;11&gt;</twComp><twBEL>dac_OCXO/shift_reg_mux0000&lt;11&gt;1</twBEL><twBEL>dac_OCXO/shift_reg_11</twBEL></twPathDel><twLogDel>7.783</twLogDel><twRouteDel>5.706</twRouteDel><twTotDel>13.489</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twDestClk><twPctLog>57.7</twPctLog><twPctRoute>42.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="33387" iCriticalPaths="0" sType="EndPoint">Paths for end point dac_OCXO/shift_reg_0 (SLICE_X26Y10.F1), 33387 paths
</twPathRptBanner><twPathRpt anchorID="79"><twConstPath anchorID="80" twDataPathType="twDataPathFromToDelay"><twSlack>99986.382</twSlack><twSrc BELType="FF">OCXO_pll/phase_loop/integrator_3</twSrc><twDest BELType="FF">dac_OCXO/shift_reg_0</twDest><twTotPathDel>13.118</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100000.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>OCXO_pll/phase_loop/integrator_3</twSrc><twDest BELType='FF'>dac_OCXO/shift_reg_0</twDest><twLogLvls>21</twLogLvls><twSrcSite>SLICE_X38Y1.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X38Y1.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>OCXO_pll/phase_loop/integrator&lt;3&gt;</twComp><twBEL>OCXO_pll/phase_loop/integrator_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y4.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>OCXO_pll/phase_loop/integrator&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y4.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;1&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_lut&lt;0&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;0&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y5.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y5.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.113</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;3&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;2&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y6.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.113</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;5&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;4&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y7.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y7.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.113</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;7&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;6&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y8.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y8.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.113</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;9&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;8&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y9.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.113</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;11&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;10&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y10.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y10.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.113</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;13&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;12&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y11.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y11.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.113</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;15&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;14&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y12.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y12.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.431</twDelInfo><twComp>OCXO_pll/phase_loop/integrator_limit&lt;8&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;16&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y5.G1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.103</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y5.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>OCXO_pll/phase_loop/Mmux_integrator_limit1011_2</twComp><twBEL>OCXO_pll/phase_loop/Mmux_integrator_limit1011_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y9.F2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.850</twDelInfo><twComp>OCXO_pll/phase_loop/Mmux_integrator_limit1011</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y9.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;8&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_lut&lt;8&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;8&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y10.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y10.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;10&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;10&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y11.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y11.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;12&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;12&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y12.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y12.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;14&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;14&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y13.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y13.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;16&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;16&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y14.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y14.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;18&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;18&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y15.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;20&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;20&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y16.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;22&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;22&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y17.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;24&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;24&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_xor&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y14.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.625</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y14.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy&lt;13&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_lut&lt;12&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy&lt;12&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y10.F1</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.965</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y10.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.776</twDelInfo><twComp>dac_OCXO/shift_reg&lt;0&gt;</twComp><twBEL>dac_OCXO/shift_reg_mux0000&lt;0&gt;1</twBEL><twBEL>dac_OCXO/shift_reg_0</twBEL></twPathDel><twLogDel>7.683</twLogDel><twRouteDel>5.435</twRouteDel><twTotDel>13.118</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twDestClk><twPctLog>58.6</twPctLog><twPctRoute>41.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="81"><twConstPath anchorID="82" twDataPathType="twDataPathFromToDelay"><twSlack>99986.431</twSlack><twSrc BELType="FF">OCXO_pll/phase_loop/integrator_3</twSrc><twDest BELType="FF">dac_OCXO/shift_reg_0</twDest><twTotPathDel>13.069</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100000.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>OCXO_pll/phase_loop/integrator_3</twSrc><twDest BELType='FF'>dac_OCXO/shift_reg_0</twDest><twLogLvls>14</twLogLvls><twSrcSite>SLICE_X38Y1.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X38Y1.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>OCXO_pll/phase_loop/integrator&lt;3&gt;</twComp><twBEL>OCXO_pll/phase_loop/integrator_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y4.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>OCXO_pll/phase_loop/integrator&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y4.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;1&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_lut&lt;0&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;0&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y5.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y5.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.113</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;3&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;2&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y6.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.113</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;5&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;4&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y7.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y7.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.113</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;7&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;6&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y8.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y8.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.113</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;9&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;8&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y9.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.113</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;11&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;10&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y10.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y10.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.113</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;13&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;12&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y11.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y11.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.113</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;15&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;14&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y12.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y12.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.431</twDelInfo><twComp>OCXO_pll/phase_loop/integrator_limit&lt;8&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;16&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y5.F1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.098</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y5.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>OCXO_pll/phase_loop/Mmux_integrator_limit1011_2</twComp><twBEL>OCXO_pll/phase_loop/Mmux_integrator_limit1011_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y16.G2</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">1.667</twDelInfo><twComp>OCXO_pll/phase_loop/Mmux_integrator_limit1011_2</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y16.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;22&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_lut&lt;23&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y17.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;24&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;24&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_xor&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y14.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.625</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y14.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy&lt;13&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_lut&lt;12&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy&lt;12&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y10.F1</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.965</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y10.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.776</twDelInfo><twComp>dac_OCXO/shift_reg&lt;0&gt;</twComp><twBEL>dac_OCXO/shift_reg_mux0000&lt;0&gt;1</twBEL><twBEL>dac_OCXO/shift_reg_0</twBEL></twPathDel><twLogDel>6.822</twLogDel><twRouteDel>6.247</twRouteDel><twTotDel>13.069</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twDestClk><twPctLog>52.2</twPctLog><twPctRoute>47.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="83"><twConstPath anchorID="84" twDataPathType="twDataPathFromToDelay"><twSlack>99986.443</twSlack><twSrc BELType="FF">OCXO_pll/phase_loop/integrator_3</twSrc><twDest BELType="FF">dac_OCXO/shift_reg_0</twDest><twTotPathDel>13.057</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100000.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>OCXO_pll/phase_loop/integrator_3</twSrc><twDest BELType='FF'>dac_OCXO/shift_reg_0</twDest><twLogLvls>23</twLogLvls><twSrcSite>SLICE_X38Y1.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X38Y1.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>OCXO_pll/phase_loop/integrator&lt;3&gt;</twComp><twBEL>OCXO_pll/phase_loop/integrator_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y4.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>OCXO_pll/phase_loop/integrator&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y4.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;1&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_lut&lt;0&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;0&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y5.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y5.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.113</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;3&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;2&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y6.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.113</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;5&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;4&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y7.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y7.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.113</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;7&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;6&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y8.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y8.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.113</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;9&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;8&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y9.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.113</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;11&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;10&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y10.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y10.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.113</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;13&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;12&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y11.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y11.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.113</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;15&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;14&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y12.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y12.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.431</twDelInfo><twComp>OCXO_pll/phase_loop/integrator_limit&lt;8&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;16&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y7.G4</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.349</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y7.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>OCXO_pll/phase_loop/integrator_limit&lt;21&gt;</twComp><twBEL>OCXO_pll/phase_loop/integrator_limit&lt;12&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y7.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.395</twDelInfo><twComp>OCXO_pll/phase_loop/integrator_limit&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y7.COUT</twSite><twDelType>Tbxcy</twDelType><twDelInfo twEdge="twRising">0.953</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;4&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;4&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y8.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y8.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;6&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;6&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y9.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;8&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;8&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y10.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y10.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;10&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;10&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y11.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y11.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;12&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;12&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y12.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y12.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;14&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;14&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y13.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y13.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;16&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;16&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y14.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y14.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;18&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;18&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y15.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;20&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;20&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y16.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;22&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;22&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y17.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;24&gt;</twComp><twBEL>OCXO_pll/phase_loop/Madd_out_sum_cy&lt;24&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Madd_out_sum_xor&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y14.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.625</twDelInfo><twComp>OCXO_pll/phase_loop/out_sum&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y14.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy&lt;13&gt;</twComp><twBEL>OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_lut&lt;12&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy&lt;12&gt;</twBEL><twBEL>OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y10.F1</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.965</twDelInfo><twComp>OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y10.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.776</twDelInfo><twComp>dac_OCXO/shift_reg&lt;0&gt;</twComp><twBEL>dac_OCXO/shift_reg_mux0000&lt;0&gt;1</twBEL><twBEL>dac_OCXO/shift_reg_0</twBEL></twPathDel><twLogDel>7.831</twLogDel><twRouteDel>5.226</twRouteDel><twTotDel>13.057</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twDestClk><twPctLog>60.0</twPctLog><twPctRoute>40.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_multi_cycle_100 = MAXDELAY FROM TIMEGRP &quot;multi_cycle_100&quot; TO TIMEGRP
        &quot;multi_cycle_100&quot; TS_clk_10 / 1000;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point dac_OCXO/shift_reg_19 (SLICE_X19Y8.F4), 1 path
</twPathRptBanner><twPathRpt anchorID="85"><twUnconstPath anchorID="86" twDataPathType="twDataPathMinDelay" ><twTotDel>1.110</twTotDel><twSrc BELType="FF">dac_OCXO/shift_reg_18</twSrc><twDest BELType="FF">dac_OCXO/shift_reg_19</twDest><twDelConst>0.000</twDelConst><twDel>0.662</twDel><twSUTime>-0.448</twSUTime><twTotPathDel>1.110</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>dac_OCXO/shift_reg_18</twSrc><twDest BELType='FF'>dac_OCXO/shift_reg_19</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X19Y8.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X19Y8.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>dac_OCXO/shift_reg&lt;19&gt;</twComp><twBEL>dac_OCXO/shift_reg_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y8.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.253</twDelInfo><twComp>dac_OCXO/shift_reg&lt;18&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X19Y8.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>dac_OCXO/shift_reg&lt;19&gt;</twComp><twBEL>dac_OCXO/shift_reg_mux0000&lt;19&gt;1</twBEL><twBEL>dac_OCXO/shift_reg_19</twBEL></twPathDel><twLogDel>0.857</twLogDel><twRouteDel>0.253</twRouteDel><twTotDel>1.110</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twDestClk><twPctLog>77.2</twPctLog><twPctRoute>22.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point dac_OCXO/shift_reg_22 (SLICE_X15Y5.G4), 1 path
</twPathRptBanner><twPathRpt anchorID="87"><twUnconstPath anchorID="88" twDataPathType="twDataPathMinDelay" ><twTotDel>1.111</twTotDel><twSrc BELType="FF">dac_OCXO/shift_reg_21</twSrc><twDest BELType="FF">dac_OCXO/shift_reg_22</twDest><twDelConst>0.000</twDelConst><twDel>0.663</twDel><twSUTime>-0.448</twSUTime><twTotPathDel>1.111</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>dac_OCXO/shift_reg_21</twSrc><twDest BELType='FF'>dac_OCXO/shift_reg_22</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y5.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X14Y5.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.412</twDelInfo><twComp>dac_OCXO/shift_reg&lt;21&gt;</twComp><twBEL>dac_OCXO/shift_reg_21</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y5.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>dac_OCXO/shift_reg&lt;21&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X15Y5.CLK</twSite><twDelType>Tckg</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>dac_OCXO/shift_reg&lt;23&gt;</twComp><twBEL>dac_OCXO/shift_reg_mux0000&lt;22&gt;1</twBEL><twBEL>dac_OCXO/shift_reg_22</twBEL></twPathDel><twLogDel>0.860</twLogDel><twRouteDel>0.251</twRouteDel><twTotDel>1.111</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twDestClk><twPctLog>77.4</twPctLog><twPctRoute>22.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point dac_OCXO/shift_reg_21 (SLICE_X14Y5.F4), 1 path
</twPathRptBanner><twPathRpt anchorID="89"><twUnconstPath anchorID="90" twDataPathType="twDataPathMinDelay" ><twTotDel>1.194</twTotDel><twSrc BELType="FF">dac_OCXO/shift_reg_20</twSrc><twDest BELType="FF">dac_OCXO/shift_reg_21</twDest><twDelConst>0.000</twDelConst><twDel>0.707</twDel><twSUTime>-0.487</twSUTime><twTotPathDel>1.194</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>dac_OCXO/shift_reg_20</twSrc><twDest BELType='FF'>dac_OCXO/shift_reg_21</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y5.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X14Y5.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.454</twDelInfo><twComp>dac_OCXO/shift_reg&lt;21&gt;</twComp><twBEL>dac_OCXO/shift_reg_20</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y5.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.253</twDelInfo><twComp>dac_OCXO/shift_reg&lt;20&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X14Y5.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>dac_OCXO/shift_reg&lt;21&gt;</twComp><twBEL>dac_OCXO/shift_reg_mux0000&lt;21&gt;1</twBEL><twBEL>dac_OCXO/shift_reg_21</twBEL></twPathDel><twLogDel>0.941</twLogDel><twRouteDel>0.253</twRouteDel><twTotDel>1.194</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twDestClk><twPctLog>78.8</twPctLog><twPctRoute>21.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="91" twConstType="PATHDELAY" ><twConstHead uID="4"><twConstName UCFConstName="TIMESPEC &quot;TS_multi_cycle_LTC&quot; = FROM &quot;multi_cycle_LTC&quot; TO &quot;multi_cycle_LTC&quot; &quot;TS_clk_148&quot; / 15;" ScopeName="">TS_multi_cycle_LTC = MAXDELAY FROM TIMEGRP &quot;multi_cycle_LTC&quot; TO TIMEGRP         &quot;multi_cycle_LTC&quot; TS_clk_148 / 15;</twConstName><twItemCnt>1520</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>274</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>9.767</twMaxDel></twConstHead><twPathRptBanner iPaths="85" iCriticalPaths="0" sType="EndPoint">Paths for end point LTC_B/LTC_biphase_generator/biphase_code (SLICE_X50Y55.CE), 85 paths
</twPathRptBanner><twPathRpt anchorID="92"><twConstPath anchorID="93" twDataPathType="twDataPathFromToDelay"><twSlack>90.904</twSlack><twSrc BELType="FF">LTC_B/LTC_clockgenerator/ltc_bitcount_5</twSrc><twDest BELType="FF">LTC_B/LTC_biphase_generator/biphase_code</twDest><twTotPathDel>9.264</twTotPathDel><twClkSkew dest = "0.028" src = "0.031">0.003</twClkSkew><twDelConst>100.671</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>LTC_B/LTC_clockgenerator/ltc_bitcount_5</twSrc><twDest BELType='FF'>LTC_B/LTC_biphase_generator/biphase_code</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X49Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_148</twSrcClk><twPathDel><twSite>SLICE_X49Y66.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>LTC_B/LTC_clockgenerator/ltc_bitcount&lt;4&gt;</twComp><twBEL>LTC_B/LTC_clockgenerator/ltc_bitcount_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y67.G4</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.922</twDelInfo><twComp>LTC_B/LTC_clockgenerator/ltc_bitcount&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y67.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>LTC_B/LTC_biphase_generator/ltc_frame_i_sub0000&lt;5&gt;</twComp><twBEL>LTC_B/LTC_biphase_generator/Madd_ltc_frame_i_sub0000_xor&lt;5&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y67.BX</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.465</twDelInfo><twComp>LTC_B/LTC_biphase_generator/ltc_frame_i_sub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y67.F5</twSite><twDelType>Tbxf5</twDelType><twDelInfo twEdge="twRising">0.510</twDelInfo><twComp>LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_15_f5</twComp><twBEL>LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_15_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y66.FXINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_15_f5</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y66.Y</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f6</twComp><twBEL>LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f6</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y64.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f6</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y64.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.000</twDelInfo><twComp>LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_8_f5</twComp><twBEL>LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_8_f5_F</twBEL><twBEL>LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_8_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y64.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.586</twDelInfo><twComp>LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_8_f5</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y64.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>LTC_B/LTC_biphase_generator/biphase_code_not0002</twComp><twBEL>LTC_B/LTC_biphase_generator/biphase_code_not000251</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y64.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.020</twDelInfo><twComp>LTC_B/LTC_biphase_generator/biphase_code_not000251</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y64.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>LTC_B/LTC_biphase_generator/biphase_code_not0002</twComp><twBEL>LTC_B/LTC_biphase_generator/biphase_code_not000277</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y55.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.795</twDelInfo><twComp>LTC_B/LTC_biphase_generator/biphase_code_not0002</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y55.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>LTC_B/LTC_biphase_generator/biphase_code</twComp><twBEL>LTC_B/LTC_biphase_generator/biphase_code</twBEL></twPathDel><twLogDel>4.935</twLogDel><twRouteDel>4.329</twRouteDel><twTotDel>9.264</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.711">clk_148</twDestClk><twPctLog>53.3</twPctLog><twPctRoute>46.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="94"><twConstPath anchorID="95" twDataPathType="twDataPathFromToDelay"><twSlack>90.904</twSlack><twSrc BELType="FF">LTC_B/LTC_clockgenerator/ltc_bitcount_5</twSrc><twDest BELType="FF">LTC_B/LTC_biphase_generator/biphase_code</twDest><twTotPathDel>9.264</twTotPathDel><twClkSkew dest = "0.028" src = "0.031">0.003</twClkSkew><twDelConst>100.671</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>LTC_B/LTC_clockgenerator/ltc_bitcount_5</twSrc><twDest BELType='FF'>LTC_B/LTC_biphase_generator/biphase_code</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X49Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_148</twSrcClk><twPathDel><twSite>SLICE_X49Y66.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>LTC_B/LTC_clockgenerator/ltc_bitcount&lt;4&gt;</twComp><twBEL>LTC_B/LTC_clockgenerator/ltc_bitcount_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y67.G4</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.922</twDelInfo><twComp>LTC_B/LTC_clockgenerator/ltc_bitcount&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y67.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>LTC_B/LTC_biphase_generator/ltc_frame_i_sub0000&lt;5&gt;</twComp><twBEL>LTC_B/LTC_biphase_generator/Madd_ltc_frame_i_sub0000_xor&lt;5&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y66.BX</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.465</twDelInfo><twComp>LTC_B/LTC_biphase_generator/ltc_frame_i_sub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y66.F5</twSite><twDelType>Tbxf5</twDelType><twDelInfo twEdge="twRising">0.510</twDelInfo><twComp>LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f6</twComp><twBEL>LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_14_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y66.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_14_f5</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y66.Y</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f6</twComp><twBEL>LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f6</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y64.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f6</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y64.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.000</twDelInfo><twComp>LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_8_f5</twComp><twBEL>LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_8_f5_F</twBEL><twBEL>LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_8_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y64.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.586</twDelInfo><twComp>LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_8_f5</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y64.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>LTC_B/LTC_biphase_generator/biphase_code_not0002</twComp><twBEL>LTC_B/LTC_biphase_generator/biphase_code_not000251</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y64.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.020</twDelInfo><twComp>LTC_B/LTC_biphase_generator/biphase_code_not000251</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y64.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>LTC_B/LTC_biphase_generator/biphase_code_not0002</twComp><twBEL>LTC_B/LTC_biphase_generator/biphase_code_not000277</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y55.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.795</twDelInfo><twComp>LTC_B/LTC_biphase_generator/biphase_code_not0002</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y55.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>LTC_B/LTC_biphase_generator/biphase_code</twComp><twBEL>LTC_B/LTC_biphase_generator/biphase_code</twBEL></twPathDel><twLogDel>4.935</twLogDel><twRouteDel>4.329</twRouteDel><twTotDel>9.264</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.711">clk_148</twDestClk><twPctLog>53.3</twPctLog><twPctRoute>46.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="96"><twConstPath anchorID="97" twDataPathType="twDataPathFromToDelay"><twSlack>91.110</twSlack><twSrc BELType="FF">LTC_B/LTC_clockgenerator/ltc_bitcount_5</twSrc><twDest BELType="FF">LTC_B/LTC_biphase_generator/biphase_code</twDest><twTotPathDel>9.058</twTotPathDel><twClkSkew dest = "0.028" src = "0.031">0.003</twClkSkew><twDelConst>100.671</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>LTC_B/LTC_clockgenerator/ltc_bitcount_5</twSrc><twDest BELType='FF'>LTC_B/LTC_biphase_generator/biphase_code</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X49Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_148</twSrcClk><twPathDel><twSite>SLICE_X49Y66.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>LTC_B/LTC_clockgenerator/ltc_bitcount&lt;4&gt;</twComp><twBEL>LTC_B/LTC_clockgenerator/ltc_bitcount_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y67.G4</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.922</twDelInfo><twComp>LTC_B/LTC_clockgenerator/ltc_bitcount&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y67.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>LTC_B/LTC_biphase_generator/ltc_frame_i_sub0000&lt;5&gt;</twComp><twBEL>LTC_B/LTC_biphase_generator/Madd_ltc_frame_i_sub0000_xor&lt;5&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y62.BX</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.599</twDelInfo><twComp>LTC_B/LTC_biphase_generator/ltc_frame_i_sub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y62.F5</twSite><twDelType>Tbxf5</twDelType><twDelInfo twEdge="twRising">0.595</twDelInfo><twComp>LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_15_f51</twComp><twBEL>LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_15_f5_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y62.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_15_f51</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y62.FX</twSite><twDelType>Tinafx</twDelType><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_15_f51</twComp><twBEL>LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_14_f6</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y63.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_14_f6</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y63.Y</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f7</twComp><twBEL>LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y65.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.805</twDelInfo><twComp>LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y65.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>LTC_B/LTC_clockgenerator/ltc_bitcount_or0000113</twComp><twBEL>LTC_B/LTC_biphase_generator/biphase_code_not000223</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y64.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.019</twDelInfo><twComp>LTC_B/LTC_biphase_generator/biphase_code_not000223</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y64.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>LTC_B/LTC_biphase_generator/biphase_code_not0002</twComp><twBEL>LTC_B/LTC_biphase_generator/biphase_code_not000251</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y64.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.020</twDelInfo><twComp>LTC_B/LTC_biphase_generator/biphase_code_not000251</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y64.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>LTC_B/LTC_biphase_generator/biphase_code_not0002</twComp><twBEL>LTC_B/LTC_biphase_generator/biphase_code_not000277</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y55.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.795</twDelInfo><twComp>LTC_B/LTC_biphase_generator/biphase_code_not0002</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y55.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>LTC_B/LTC_biphase_generator/biphase_code</twComp><twBEL>LTC_B/LTC_biphase_generator/biphase_code</twBEL></twPathDel><twLogDel>4.898</twLogDel><twRouteDel>4.160</twRouteDel><twTotDel>9.058</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.711">clk_148</twDestClk><twPctLog>54.1</twPctLog><twPctRoute>45.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="21" iCriticalPaths="0" sType="EndPoint">Paths for end point LTC_B/LTC_frame_count/hour_units_3 (SLICE_X31Y57.SR), 21 paths
</twPathRptBanner><twPathRpt anchorID="98"><twConstPath anchorID="99" twDataPathType="twDataPathFromToDelay"><twSlack>91.140</twSlack><twSrc BELType="FF">LTC_B/LTC_frame_count/sec_tens_1</twSrc><twDest BELType="FF">LTC_B/LTC_frame_count/hour_units_3</twDest><twTotPathDel>9.031</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.671</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>LTC_B/LTC_frame_count/sec_tens_1</twSrc><twDest BELType='FF'>LTC_B/LTC_frame_count/hour_units_3</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X33Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_148</twSrcClk><twPathDel><twSite>SLICE_X33Y58.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>LTC_B/LTC_frame_count/sec_tens&lt;1&gt;</twComp><twBEL>LTC_B/LTC_frame_count/sec_tens_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y58.G1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.556</twDelInfo><twComp>LTC_B/LTC_frame_count/sec_tens&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y58.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>LTC_B/LTC_frame_count/frame_units_mux0009&lt;1&gt;26</twComp><twBEL>LTC_B/LTC_frame_count/frame_units_mux0009&lt;1&gt;221</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y57.F1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.026</twDelInfo><twComp>LTC_B/LTC_frame_count/N49</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y57.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>N131</twComp><twBEL>LTC_B/LTC_frame_count/hour_tens_not00021_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y58.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.562</twDelInfo><twComp>N131</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y58.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>LTC_B/LTC_frame_count/N111</twComp><twBEL>LTC_B/LTC_frame_count/hour_tens_not00021</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y58.F4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.057</twDelInfo><twComp>LTC_B/LTC_frame_count/N9</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y58.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>LTC_B/LTC_frame_count/N111</twComp><twBEL>LTC_B/LTC_frame_count/hour_tens_not000221</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y59.G4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.561</twDelInfo><twComp>LTC_B/LTC_frame_count/N111</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y59.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>LTC_B/LTC_frame_count/hour_units_and0000</twComp><twBEL>LTC_B/LTC_frame_count/hour_units_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y57.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.757</twDelInfo><twComp>LTC_B/LTC_frame_count/hour_units_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y57.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>LTC_B/LTC_frame_count/hour_units&lt;3&gt;</twComp><twBEL>LTC_B/LTC_frame_count/hour_units_3</twBEL></twPathDel><twLogDel>4.512</twLogDel><twRouteDel>4.519</twRouteDel><twTotDel>9.031</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.711">clk_148</twDestClk><twPctLog>50.0</twPctLog><twPctRoute>50.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="100"><twConstPath anchorID="101" twDataPathType="twDataPathFromToDelay"><twSlack>91.147</twSlack><twSrc BELType="FF">LTC_B/LTC_frame_count/sec_tens_0</twSrc><twDest BELType="FF">LTC_B/LTC_frame_count/hour_units_3</twDest><twTotPathDel>9.024</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.671</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>LTC_B/LTC_frame_count/sec_tens_0</twSrc><twDest BELType='FF'>LTC_B/LTC_frame_count/hour_units_3</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X33Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_148</twSrcClk><twPathDel><twSite>SLICE_X33Y58.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>LTC_B/LTC_frame_count/sec_tens&lt;1&gt;</twComp><twBEL>LTC_B/LTC_frame_count/sec_tens_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y58.G4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>LTC_B/LTC_frame_count/sec_tens&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y58.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>LTC_B/LTC_frame_count/frame_units_mux0009&lt;1&gt;26</twComp><twBEL>LTC_B/LTC_frame_count/frame_units_mux0009&lt;1&gt;221</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y57.F1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.026</twDelInfo><twComp>LTC_B/LTC_frame_count/N49</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y57.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>N131</twComp><twBEL>LTC_B/LTC_frame_count/hour_tens_not00021_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y58.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.562</twDelInfo><twComp>N131</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y58.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>LTC_B/LTC_frame_count/N111</twComp><twBEL>LTC_B/LTC_frame_count/hour_tens_not00021</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y58.F4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.057</twDelInfo><twComp>LTC_B/LTC_frame_count/N9</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y58.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>LTC_B/LTC_frame_count/N111</twComp><twBEL>LTC_B/LTC_frame_count/hour_tens_not000221</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y59.G4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.561</twDelInfo><twComp>LTC_B/LTC_frame_count/N111</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y59.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>LTC_B/LTC_frame_count/hour_units_and0000</twComp><twBEL>LTC_B/LTC_frame_count/hour_units_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y57.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.757</twDelInfo><twComp>LTC_B/LTC_frame_count/hour_units_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y57.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>LTC_B/LTC_frame_count/hour_units&lt;3&gt;</twComp><twBEL>LTC_B/LTC_frame_count/hour_units_3</twBEL></twPathDel><twLogDel>4.509</twLogDel><twRouteDel>4.515</twRouteDel><twTotDel>9.024</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.711">clk_148</twDestClk><twPctLog>50.0</twPctLog><twPctRoute>50.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="102"><twConstPath anchorID="103" twDataPathType="twDataPathFromToDelay"><twSlack>91.240</twSlack><twSrc BELType="FF">LTC_B/LTC_frame_count/sec_tens_2</twSrc><twDest BELType="FF">LTC_B/LTC_frame_count/hour_units_3</twDest><twTotPathDel>8.931</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>100.671</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>LTC_B/LTC_frame_count/sec_tens_2</twSrc><twDest BELType='FF'>LTC_B/LTC_frame_count/hour_units_3</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X32Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_148</twSrcClk><twPathDel><twSite>SLICE_X32Y59.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>LTC_B/LTC_frame_count/sec_tens&lt;2&gt;</twComp><twBEL>LTC_B/LTC_frame_count/sec_tens_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y58.G2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>LTC_B/LTC_frame_count/sec_tens&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y58.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>LTC_B/LTC_frame_count/frame_units_mux0009&lt;1&gt;26</twComp><twBEL>LTC_B/LTC_frame_count/frame_units_mux0009&lt;1&gt;221</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y57.F1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.026</twDelInfo><twComp>LTC_B/LTC_frame_count/N49</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y57.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>N131</twComp><twBEL>LTC_B/LTC_frame_count/hour_tens_not00021_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y58.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.562</twDelInfo><twComp>N131</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y58.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>LTC_B/LTC_frame_count/N111</twComp><twBEL>LTC_B/LTC_frame_count/hour_tens_not00021</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y58.F4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.057</twDelInfo><twComp>LTC_B/LTC_frame_count/N9</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y58.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>LTC_B/LTC_frame_count/N111</twComp><twBEL>LTC_B/LTC_frame_count/hour_tens_not000221</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y59.G4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.561</twDelInfo><twComp>LTC_B/LTC_frame_count/N111</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y59.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>LTC_B/LTC_frame_count/hour_units_and0000</twComp><twBEL>LTC_B/LTC_frame_count/hour_units_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y57.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.757</twDelInfo><twComp>LTC_B/LTC_frame_count/hour_units_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y57.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>LTC_B/LTC_frame_count/hour_units&lt;3&gt;</twComp><twBEL>LTC_B/LTC_frame_count/hour_units_3</twBEL></twPathDel><twLogDel>4.513</twLogDel><twRouteDel>4.418</twRouteDel><twTotDel>8.931</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.711">clk_148</twDestClk><twPctLog>50.5</twPctLog><twPctRoute>49.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="85" iCriticalPaths="0" sType="EndPoint">Paths for end point LTC_A/LTC_biphase_generator/biphase_code (SLICE_X50Y42.CE), 85 paths
</twPathRptBanner><twPathRpt anchorID="104"><twConstPath anchorID="105" twDataPathType="twDataPathFromToDelay"><twSlack>91.148</twSlack><twSrc BELType="FF">LTC_A/LTC_clockgenerator/ltc_bitcount_6</twSrc><twDest BELType="FF">LTC_A/LTC_biphase_generator/biphase_code</twDest><twTotPathDel>9.021</twTotPathDel><twClkSkew dest = "0.001" src = "0.003">0.002</twClkSkew><twDelConst>100.671</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>LTC_A/LTC_clockgenerator/ltc_bitcount_6</twSrc><twDest BELType='FF'>LTC_A/LTC_biphase_generator/biphase_code</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X51Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_148</twSrcClk><twPathDel><twSite>SLICE_X51Y45.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>LTC_A/LTC_clockgenerator/ltc_bitcount&lt;6&gt;</twComp><twBEL>LTC_A/LTC_clockgenerator/ltc_bitcount_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y37.G2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.469</twDelInfo><twComp>LTC_A/LTC_clockgenerator/ltc_bitcount&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y37.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>LTC_A/LTC_biphase_generator/ltc_frame_i_sub0000&lt;5&gt;</twComp><twBEL>LTC_A/LTC_biphase_generator/Madd_ltc_frame_i_sub0000_xor&lt;5&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y33.BX</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.606</twDelInfo><twComp>LTC_A/LTC_biphase_generator/ltc_frame_i_sub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y33.F5</twSite><twDelType>Tbxf5</twDelType><twDelInfo twEdge="twRising">0.595</twDelInfo><twComp>LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f7</twComp><twBEL>LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_16_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y32.FXINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_16_f5</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y32.FX</twSite><twDelType>Tinbfx</twDelType><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_15_f51</twComp><twBEL>LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_14_f6</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y33.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_14_f6</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y33.Y</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f7</twComp><twBEL>LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y41.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.795</twDelInfo><twComp>LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y41.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>LTC_A/LTC_clockgenerator/ltc_bitcount_or0000113</twComp><twBEL>LTC_A/LTC_biphase_generator/biphase_code_not000223</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y41.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.066</twDelInfo><twComp>LTC_A/LTC_biphase_generator/biphase_code_not000223</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y41.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>LTC_A/LTC_biphase_generator/biphase_code_not0002</twComp><twBEL>LTC_A/LTC_biphase_generator/biphase_code_not000251</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y41.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.305</twDelInfo><twComp>LTC_A/LTC_biphase_generator/biphase_code_not000251</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y41.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>LTC_A/LTC_biphase_generator/biphase_code_not0002</twComp><twBEL>LTC_A/LTC_biphase_generator/biphase_code_not000277</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y42.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.975</twDelInfo><twComp>LTC_A/LTC_biphase_generator/biphase_code_not0002</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y42.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>LTC_A/LTC_biphase_generator/biphase_code</twComp><twBEL>LTC_A/LTC_biphase_generator/biphase_code</twBEL></twPathDel><twLogDel>4.805</twLogDel><twRouteDel>4.216</twRouteDel><twTotDel>9.021</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.711">clk_148</twDestClk><twPctLog>53.3</twPctLog><twPctRoute>46.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="106"><twConstPath anchorID="107" twDataPathType="twDataPathFromToDelay"><twSlack>91.148</twSlack><twSrc BELType="FF">LTC_A/LTC_clockgenerator/ltc_bitcount_6</twSrc><twDest BELType="FF">LTC_A/LTC_biphase_generator/biphase_code</twDest><twTotPathDel>9.021</twTotPathDel><twClkSkew dest = "0.001" src = "0.003">0.002</twClkSkew><twDelConst>100.671</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>LTC_A/LTC_clockgenerator/ltc_bitcount_6</twSrc><twDest BELType='FF'>LTC_A/LTC_biphase_generator/biphase_code</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X51Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_148</twSrcClk><twPathDel><twSite>SLICE_X51Y45.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>LTC_A/LTC_clockgenerator/ltc_bitcount&lt;6&gt;</twComp><twBEL>LTC_A/LTC_clockgenerator/ltc_bitcount_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y37.G2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.469</twDelInfo><twComp>LTC_A/LTC_clockgenerator/ltc_bitcount&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y37.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>LTC_A/LTC_biphase_generator/ltc_frame_i_sub0000&lt;5&gt;</twComp><twBEL>LTC_A/LTC_biphase_generator/Madd_ltc_frame_i_sub0000_xor&lt;5&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y32.BX</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.606</twDelInfo><twComp>LTC_A/LTC_biphase_generator/ltc_frame_i_sub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y32.F5</twSite><twDelType>Tbxf5</twDelType><twDelInfo twEdge="twRising">0.595</twDelInfo><twComp>LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_15_f51</twComp><twBEL>LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_15_f5_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y32.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_15_f51</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y32.FX</twSite><twDelType>Tinafx</twDelType><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_15_f51</twComp><twBEL>LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_14_f6</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y33.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_14_f6</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y33.Y</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f7</twComp><twBEL>LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y41.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.795</twDelInfo><twComp>LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y41.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>LTC_A/LTC_clockgenerator/ltc_bitcount_or0000113</twComp><twBEL>LTC_A/LTC_biphase_generator/biphase_code_not000223</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y41.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.066</twDelInfo><twComp>LTC_A/LTC_biphase_generator/biphase_code_not000223</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y41.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>LTC_A/LTC_biphase_generator/biphase_code_not0002</twComp><twBEL>LTC_A/LTC_biphase_generator/biphase_code_not000251</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y41.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.305</twDelInfo><twComp>LTC_A/LTC_biphase_generator/biphase_code_not000251</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y41.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>LTC_A/LTC_biphase_generator/biphase_code_not0002</twComp><twBEL>LTC_A/LTC_biphase_generator/biphase_code_not000277</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y42.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.975</twDelInfo><twComp>LTC_A/LTC_biphase_generator/biphase_code_not0002</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y42.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>LTC_A/LTC_biphase_generator/biphase_code</twComp><twBEL>LTC_A/LTC_biphase_generator/biphase_code</twBEL></twPathDel><twLogDel>4.805</twLogDel><twRouteDel>4.216</twRouteDel><twTotDel>9.021</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.711">clk_148</twDestClk><twPctLog>53.3</twPctLog><twPctRoute>46.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="108"><twConstPath anchorID="109" twDataPathType="twDataPathFromToDelay"><twSlack>91.384</twSlack><twSrc BELType="FF">LTC_A/LTC_clockgenerator/ltc_bitcount_6</twSrc><twDest BELType="FF">LTC_A/LTC_biphase_generator/biphase_code</twDest><twTotPathDel>8.785</twTotPathDel><twClkSkew dest = "0.001" src = "0.003">0.002</twClkSkew><twDelConst>100.671</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>LTC_A/LTC_clockgenerator/ltc_bitcount_6</twSrc><twDest BELType='FF'>LTC_A/LTC_biphase_generator/biphase_code</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X51Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_148</twSrcClk><twPathDel><twSite>SLICE_X51Y45.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>LTC_A/LTC_clockgenerator/ltc_bitcount&lt;6&gt;</twComp><twBEL>LTC_A/LTC_clockgenerator/ltc_bitcount_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y37.G2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.469</twDelInfo><twComp>LTC_A/LTC_clockgenerator/ltc_bitcount&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y37.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>LTC_A/LTC_biphase_generator/ltc_frame_i_sub0000&lt;5&gt;</twComp><twBEL>LTC_A/LTC_biphase_generator/Madd_ltc_frame_i_sub0000_xor&lt;5&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y32.BX</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.369</twDelInfo><twComp>LTC_A/LTC_biphase_generator/ltc_frame_i_sub0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y32.F5</twSite><twDelType>Tbxf5</twDelType><twDelInfo twEdge="twRising">0.510</twDelInfo><twComp>LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_16_f51</twComp><twBEL>LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_16_f5_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y32.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_16_f51</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y32.FX</twSite><twDelType>Tinafx</twDelType><twDelInfo twEdge="twRising">0.401</twDelInfo><twComp>LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_16_f51</twComp><twBEL>LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_15_f6</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y33.FXINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_15_f6</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y33.Y</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f7</twComp><twBEL>LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y41.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.795</twDelInfo><twComp>LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y41.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>LTC_A/LTC_clockgenerator/ltc_bitcount_or0000113</twComp><twBEL>LTC_A/LTC_biphase_generator/biphase_code_not000223</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y41.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.066</twDelInfo><twComp>LTC_A/LTC_biphase_generator/biphase_code_not000223</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y41.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>LTC_A/LTC_biphase_generator/biphase_code_not0002</twComp><twBEL>LTC_A/LTC_biphase_generator/biphase_code_not000251</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y41.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.305</twDelInfo><twComp>LTC_A/LTC_biphase_generator/biphase_code_not000251</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y41.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>LTC_A/LTC_biphase_generator/biphase_code_not0002</twComp><twBEL>LTC_A/LTC_biphase_generator/biphase_code_not000277</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y42.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.975</twDelInfo><twComp>LTC_A/LTC_biphase_generator/biphase_code_not0002</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y42.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>LTC_A/LTC_biphase_generator/biphase_code</twComp><twBEL>LTC_A/LTC_biphase_generator/biphase_code</twBEL></twPathDel><twLogDel>4.806</twLogDel><twRouteDel>3.979</twRouteDel><twTotDel>8.785</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.711">clk_148</twDestClk><twPctLog>54.7</twPctLog><twPctRoute>45.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_multi_cycle_LTC = MAXDELAY FROM TIMEGRP &quot;multi_cycle_LTC&quot; TO TIMEGRP
        &quot;multi_cycle_LTC&quot; TS_clk_148 / 15;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point LTC_A/LTC_clockgenerator/ltc_bitcount_7 (SLICE_X51Y45.G4), 1 path
</twPathRptBanner><twPathRpt anchorID="110"><twUnconstPath anchorID="111" twDataPathType="twDataPathMinDelay" ><twTotDel>1.518</twTotDel><twSrc BELType="FF">LTC_A/LTC_clockgenerator/ltc_bitcount_7</twSrc><twDest BELType="FF">LTC_A/LTC_clockgenerator/ltc_bitcount_7</twDest><twDelConst>0.000</twDelConst><twDel>0.703</twDel><twSUTime>-0.815</twSUTime><twTotPathDel>1.518</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>LTC_A/LTC_clockgenerator/ltc_bitcount_7</twSrc><twDest BELType='FF'>LTC_A/LTC_clockgenerator/ltc_bitcount_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X51Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.711">clk_148</twSrcClk><twPathDel><twSite>SLICE_X51Y45.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>LTC_A/LTC_clockgenerator/ltc_bitcount&lt;6&gt;</twComp><twBEL>LTC_A/LTC_clockgenerator/ltc_bitcount_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y45.G4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.294</twDelInfo><twComp>LTC_A/LTC_clockgenerator/ltc_bitcount&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X51Y45.CLK</twSite><twDelType>Tckg</twDelType><twDelInfo twEdge="twRising">0.815</twDelInfo><twComp>LTC_A/LTC_clockgenerator/ltc_bitcount&lt;6&gt;</twComp><twBEL>LTC_A/LTC_clockgenerator/ltc_bitcount&lt;7&gt;_rt</twBEL><twBEL>LTC_A/LTC_clockgenerator/Mcount_ltc_bitcount_xor&lt;7&gt;</twBEL><twBEL>LTC_A/LTC_clockgenerator/ltc_bitcount_7</twBEL></twPathDel><twLogDel>1.224</twLogDel><twRouteDel>0.294</twRouteDel><twTotDel>1.518</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.711">clk_148</twDestClk><twPctLog>80.6</twPctLog><twPctRoute>19.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point LTC_B/delay_count_high_3 (SLICE_X28Y53.F4), 1 path
</twPathRptBanner><twPathRpt anchorID="112"><twUnconstPath anchorID="113" twDataPathType="twDataPathMinDelay" ><twTotDel>1.195</twTotDel><twSrc BELType="FF">LTC_B/delay_count_high_3</twSrc><twDest BELType="FF">LTC_B/delay_count_high_3</twDest><twDelConst>0.000</twDelConst><twDel>0.708</twDel><twSUTime>-0.487</twSUTime><twTotPathDel>1.195</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>LTC_B/delay_count_high_3</twSrc><twDest BELType='FF'>LTC_B/delay_count_high_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.711">clk_148</twSrcClk><twPathDel><twSite>SLICE_X28Y53.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.412</twDelInfo><twComp>LTC_B/delay_count_high&lt;3&gt;</twComp><twBEL>LTC_B/delay_count_high_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y53.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>LTC_B/delay_count_high&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X28Y53.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>LTC_B/delay_count_high&lt;3&gt;</twComp><twBEL>LTC_B/Mcount_delay_count_high_xor&lt;3&gt;11</twBEL><twBEL>LTC_B/delay_count_high_3</twBEL></twPathDel><twLogDel>0.899</twLogDel><twRouteDel>0.296</twRouteDel><twTotDel>1.195</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.711">clk_148</twDestClk><twPctLog>75.2</twPctLog><twPctRoute>24.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point LTC_A/LTC_clockgenerator/ltc_bitcount_5 (SLICE_X51Y44.G3), 1 path
</twPathRptBanner><twPathRpt anchorID="114"><twUnconstPath anchorID="115" twDataPathType="twDataPathMinDelay" ><twTotDel>1.543</twTotDel><twSrc BELType="FF">LTC_A/LTC_clockgenerator/ltc_bitcount_5</twSrc><twDest BELType="FF">LTC_A/LTC_clockgenerator/ltc_bitcount_5</twDest><twDelConst>0.000</twDelConst><twDel>0.728</twDel><twSUTime>-0.815</twSUTime><twTotPathDel>1.543</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>LTC_A/LTC_clockgenerator/ltc_bitcount_5</twSrc><twDest BELType='FF'>LTC_A/LTC_clockgenerator/ltc_bitcount_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X51Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.711">clk_148</twSrcClk><twPathDel><twSite>SLICE_X51Y44.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>LTC_A/LTC_clockgenerator/ltc_bitcount&lt;4&gt;</twComp><twBEL>LTC_A/LTC_clockgenerator/ltc_bitcount_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y44.G3</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>LTC_A/LTC_clockgenerator/ltc_bitcount&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X51Y44.CLK</twSite><twDelType>Tckg</twDelType><twDelInfo twEdge="twRising">0.815</twDelInfo><twComp>LTC_A/LTC_clockgenerator/ltc_bitcount&lt;4&gt;</twComp><twBEL>LTC_A/LTC_clockgenerator/ltc_bitcount&lt;5&gt;_rt</twBEL><twBEL>LTC_A/LTC_clockgenerator/Mcount_ltc_bitcount_xor&lt;5&gt;</twBEL><twBEL>LTC_A/LTC_clockgenerator/ltc_bitcount_5</twBEL></twPathDel><twLogDel>1.224</twLogDel><twRouteDel>0.319</twRouteDel><twTotDel>1.543</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.711">clk_148</twDestClk><twPctLog>79.3</twPctLog><twPctRoute>20.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="116" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="TIMESPEC &quot;TS_clk_10&quot;	 = period &quot;clk_10_tm&quot; 10 MHz HIGH 50% input_jitter 1 ns;" ScopeName="">TS_PLL_clock_gen_CLKFX_BUF = PERIOD TIMEGRP &quot;PLL_clock_gen_CLKFX_BUF&quot;         TS_clk_10 * 10 HIGH 50% INPUT_JITTER 1 ns;</twConstName><twItemCnt>1819</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>340</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.610</twMinPer></twConstHead><twPathRptBanner iPaths="10" iCriticalPaths="0" sType="EndPoint">Paths for end point dac_OCXO/bit_count_4 (SLICE_X17Y4.SR), 10 paths
</twPathRptBanner><twPathRpt anchorID="117"><twConstPath anchorID="118" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.390</twSlack><twSrc BELType="FF">OCXO_pll/phase_detect/update_tick</twSrc><twDest BELType="FF">dac_OCXO/bit_count_4</twDest><twTotPathDel>7.108</twTotPathDel><twClkSkew dest = "0.069" src = "0.071">0.002</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>OCXO_pll/phase_detect/update_tick</twSrc><twDest BELType='FF'>dac_OCXO/bit_count_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X46Y6.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X46Y6.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>OCXO_pll/phase_detect/update_tick</twComp><twBEL>OCXO_pll/phase_detect/update_tick</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y4.G1</twSite><twDelType>net</twDelType><twFanCnt>49</twFanCnt><twDelInfo twEdge="twRising">3.556</twDelInfo><twComp>OCXO_pll/phase_detect/update_tick</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y4.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>dac_OCXO/bit_count_not0001_inv</twComp><twBEL>dac_OCXO/bit_count_not00014</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y6.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>dac_OCXO/bit_count_not00014</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y6.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>N237</twComp><twBEL>dac_OCXO/Mcount_bit_count_val1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y4.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.546</twDelInfo><twComp>dac_OCXO/Mcount_bit_count_val</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y4.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>dac_OCXO/bit_count&lt;4&gt;</twComp><twBEL>dac_OCXO/bit_count_4</twBEL></twPathDel><twLogDel>2.629</twLogDel><twRouteDel>4.479</twRouteDel><twTotDel>7.108</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twDestClk><twPctLog>37.0</twPctLog><twPctRoute>63.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="119"><twConstPath anchorID="120" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.952</twSlack><twSrc BELType="FF">OCXO_pll/phase_detect/update_tick</twSrc><twDest BELType="FF">dac_OCXO/bit_count_4</twDest><twTotPathDel>5.546</twTotPathDel><twClkSkew dest = "0.069" src = "0.071">0.002</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>OCXO_pll/phase_detect/update_tick</twSrc><twDest BELType='FF'>dac_OCXO/bit_count_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X46Y6.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X46Y6.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>OCXO_pll/phase_detect/update_tick</twComp><twBEL>OCXO_pll/phase_detect/update_tick</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y6.G4</twSite><twDelType>net</twDelType><twFanCnt>49</twFanCnt><twDelInfo twEdge="twRising">3.031</twDelInfo><twComp>OCXO_pll/phase_detect/update_tick</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y6.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>N237</twComp><twBEL>dac_OCXO/Mcount_bit_count_val1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y4.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.546</twDelInfo><twComp>dac_OCXO/Mcount_bit_count_val</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y4.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>dac_OCXO/bit_count&lt;4&gt;</twComp><twBEL>dac_OCXO/bit_count_4</twBEL></twPathDel><twLogDel>1.969</twLogDel><twRouteDel>3.577</twRouteDel><twTotDel>5.546</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twDestClk><twPctLog>35.5</twPctLog><twPctRoute>64.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="121"><twConstPath anchorID="122" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.465</twSlack><twSrc BELType="FF">dac_OCXO/bit_count_0</twSrc><twDest BELType="FF">dac_OCXO/bit_count_4</twDest><twTotPathDel>5.034</twTotPathDel><twClkSkew dest = "0.006" src = "0.007">0.001</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>dac_OCXO/bit_count_0</twSrc><twDest BELType='FF'>dac_OCXO/bit_count_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X17Y2.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X17Y2.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>dac_OCXO/bit_count&lt;0&gt;</twComp><twBEL>dac_OCXO/bit_count_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y7.G2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.403</twDelInfo><twComp>dac_OCXO/bit_count&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y7.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.000</twDelInfo><twComp>dac_OCXO/bit_count_not000111</twComp><twBEL>dac_OCXO/bit_count_not0001111</twBEL><twBEL>dac_OCXO/bit_count_not000111_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y6.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.117</twDelInfo><twComp>dac_OCXO/bit_count_not000111</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y6.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>N237</twComp><twBEL>dac_OCXO/Mcount_bit_count_val1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y4.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.546</twDelInfo><twComp>dac_OCXO/Mcount_bit_count_val</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y4.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>dac_OCXO/bit_count&lt;4&gt;</twComp><twBEL>dac_OCXO/bit_count_4</twBEL></twPathDel><twLogDel>2.968</twLogDel><twRouteDel>2.066</twRouteDel><twTotDel>5.034</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twDestClk><twPctLog>59.0</twPctLog><twPctRoute>41.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="10" iCriticalPaths="0" sType="EndPoint">Paths for end point dac_OCXO/bit_count_5 (SLICE_X17Y4.SR), 10 paths
</twPathRptBanner><twPathRpt anchorID="123"><twConstPath anchorID="124" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.390</twSlack><twSrc BELType="FF">OCXO_pll/phase_detect/update_tick</twSrc><twDest BELType="FF">dac_OCXO/bit_count_5</twDest><twTotPathDel>7.108</twTotPathDel><twClkSkew dest = "0.069" src = "0.071">0.002</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>OCXO_pll/phase_detect/update_tick</twSrc><twDest BELType='FF'>dac_OCXO/bit_count_5</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X46Y6.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X46Y6.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>OCXO_pll/phase_detect/update_tick</twComp><twBEL>OCXO_pll/phase_detect/update_tick</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y4.G1</twSite><twDelType>net</twDelType><twFanCnt>49</twFanCnt><twDelInfo twEdge="twRising">3.556</twDelInfo><twComp>OCXO_pll/phase_detect/update_tick</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y4.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>dac_OCXO/bit_count_not0001_inv</twComp><twBEL>dac_OCXO/bit_count_not00014</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y6.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>dac_OCXO/bit_count_not00014</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y6.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>N237</twComp><twBEL>dac_OCXO/Mcount_bit_count_val1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y4.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.546</twDelInfo><twComp>dac_OCXO/Mcount_bit_count_val</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y4.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>dac_OCXO/bit_count&lt;4&gt;</twComp><twBEL>dac_OCXO/bit_count_5</twBEL></twPathDel><twLogDel>2.629</twLogDel><twRouteDel>4.479</twRouteDel><twTotDel>7.108</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twDestClk><twPctLog>37.0</twPctLog><twPctRoute>63.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="125"><twConstPath anchorID="126" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.952</twSlack><twSrc BELType="FF">OCXO_pll/phase_detect/update_tick</twSrc><twDest BELType="FF">dac_OCXO/bit_count_5</twDest><twTotPathDel>5.546</twTotPathDel><twClkSkew dest = "0.069" src = "0.071">0.002</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>OCXO_pll/phase_detect/update_tick</twSrc><twDest BELType='FF'>dac_OCXO/bit_count_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X46Y6.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X46Y6.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>OCXO_pll/phase_detect/update_tick</twComp><twBEL>OCXO_pll/phase_detect/update_tick</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y6.G4</twSite><twDelType>net</twDelType><twFanCnt>49</twFanCnt><twDelInfo twEdge="twRising">3.031</twDelInfo><twComp>OCXO_pll/phase_detect/update_tick</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y6.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>N237</twComp><twBEL>dac_OCXO/Mcount_bit_count_val1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y4.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.546</twDelInfo><twComp>dac_OCXO/Mcount_bit_count_val</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y4.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>dac_OCXO/bit_count&lt;4&gt;</twComp><twBEL>dac_OCXO/bit_count_5</twBEL></twPathDel><twLogDel>1.969</twLogDel><twRouteDel>3.577</twRouteDel><twTotDel>5.546</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twDestClk><twPctLog>35.5</twPctLog><twPctRoute>64.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="127"><twConstPath anchorID="128" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.465</twSlack><twSrc BELType="FF">dac_OCXO/bit_count_0</twSrc><twDest BELType="FF">dac_OCXO/bit_count_5</twDest><twTotPathDel>5.034</twTotPathDel><twClkSkew dest = "0.006" src = "0.007">0.001</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>dac_OCXO/bit_count_0</twSrc><twDest BELType='FF'>dac_OCXO/bit_count_5</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X17Y2.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X17Y2.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>dac_OCXO/bit_count&lt;0&gt;</twComp><twBEL>dac_OCXO/bit_count_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y7.G2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.403</twDelInfo><twComp>dac_OCXO/bit_count&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y7.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.000</twDelInfo><twComp>dac_OCXO/bit_count_not000111</twComp><twBEL>dac_OCXO/bit_count_not0001111</twBEL><twBEL>dac_OCXO/bit_count_not000111_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y6.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.117</twDelInfo><twComp>dac_OCXO/bit_count_not000111</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y6.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>N237</twComp><twBEL>dac_OCXO/Mcount_bit_count_val1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y4.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.546</twDelInfo><twComp>dac_OCXO/Mcount_bit_count_val</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y4.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>dac_OCXO/bit_count&lt;4&gt;</twComp><twBEL>dac_OCXO/bit_count_5</twBEL></twPathDel><twLogDel>2.968</twLogDel><twRouteDel>2.066</twRouteDel><twTotDel>5.034</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twDestClk><twPctLog>59.0</twPctLog><twPctRoute>41.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="10" iCriticalPaths="0" sType="EndPoint">Paths for end point dac_OCXO/bit_count_3 (SLICE_X16Y5.SR), 10 paths
</twPathRptBanner><twPathRpt anchorID="129"><twConstPath anchorID="130" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.390</twSlack><twSrc BELType="FF">OCXO_pll/phase_detect/update_tick</twSrc><twDest BELType="FF">dac_OCXO/bit_count_3</twDest><twTotPathDel>7.108</twTotPathDel><twClkSkew dest = "0.069" src = "0.071">0.002</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>OCXO_pll/phase_detect/update_tick</twSrc><twDest BELType='FF'>dac_OCXO/bit_count_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X46Y6.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X46Y6.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>OCXO_pll/phase_detect/update_tick</twComp><twBEL>OCXO_pll/phase_detect/update_tick</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y4.G1</twSite><twDelType>net</twDelType><twFanCnt>49</twFanCnt><twDelInfo twEdge="twRising">3.556</twDelInfo><twComp>OCXO_pll/phase_detect/update_tick</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y4.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>dac_OCXO/bit_count_not0001_inv</twComp><twBEL>dac_OCXO/bit_count_not00014</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y6.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>dac_OCXO/bit_count_not00014</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y6.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>N237</twComp><twBEL>dac_OCXO/Mcount_bit_count_val1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y5.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.546</twDelInfo><twComp>dac_OCXO/Mcount_bit_count_val</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y5.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>dac_OCXO/bit_count&lt;3&gt;</twComp><twBEL>dac_OCXO/bit_count_3</twBEL></twPathDel><twLogDel>2.629</twLogDel><twRouteDel>4.479</twRouteDel><twTotDel>7.108</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twDestClk><twPctLog>37.0</twPctLog><twPctRoute>63.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="131"><twConstPath anchorID="132" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.952</twSlack><twSrc BELType="FF">OCXO_pll/phase_detect/update_tick</twSrc><twDest BELType="FF">dac_OCXO/bit_count_3</twDest><twTotPathDel>5.546</twTotPathDel><twClkSkew dest = "0.069" src = "0.071">0.002</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>OCXO_pll/phase_detect/update_tick</twSrc><twDest BELType='FF'>dac_OCXO/bit_count_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X46Y6.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X46Y6.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>OCXO_pll/phase_detect/update_tick</twComp><twBEL>OCXO_pll/phase_detect/update_tick</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y6.G4</twSite><twDelType>net</twDelType><twFanCnt>49</twFanCnt><twDelInfo twEdge="twRising">3.031</twDelInfo><twComp>OCXO_pll/phase_detect/update_tick</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y6.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>N237</twComp><twBEL>dac_OCXO/Mcount_bit_count_val1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y5.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.546</twDelInfo><twComp>dac_OCXO/Mcount_bit_count_val</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y5.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>dac_OCXO/bit_count&lt;3&gt;</twComp><twBEL>dac_OCXO/bit_count_3</twBEL></twPathDel><twLogDel>1.969</twLogDel><twRouteDel>3.577</twRouteDel><twTotDel>5.546</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twDestClk><twPctLog>35.5</twPctLog><twPctRoute>64.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="133"><twConstPath anchorID="134" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.465</twSlack><twSrc BELType="FF">dac_OCXO/bit_count_0</twSrc><twDest BELType="FF">dac_OCXO/bit_count_3</twDest><twTotPathDel>5.034</twTotPathDel><twClkSkew dest = "0.006" src = "0.007">0.001</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="1.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.500</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>dac_OCXO/bit_count_0</twSrc><twDest BELType='FF'>dac_OCXO/bit_count_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X17Y2.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X17Y2.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.514</twDelInfo><twComp>dac_OCXO/bit_count&lt;0&gt;</twComp><twBEL>dac_OCXO/bit_count_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y7.G2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.403</twDelInfo><twComp>dac_OCXO/bit_count&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y7.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.000</twDelInfo><twComp>dac_OCXO/bit_count_not000111</twComp><twBEL>dac_OCXO/bit_count_not0001111</twBEL><twBEL>dac_OCXO/bit_count_not000111_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y6.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.117</twDelInfo><twComp>dac_OCXO/bit_count_not000111</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y6.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>N237</twComp><twBEL>dac_OCXO/Mcount_bit_count_val1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y5.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.546</twDelInfo><twComp>dac_OCXO/Mcount_bit_count_val</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y5.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>dac_OCXO/bit_count&lt;3&gt;</twComp><twBEL>dac_OCXO/bit_count_3</twBEL></twPathDel><twLogDel>2.968</twLogDel><twRouteDel>2.066</twRouteDel><twTotDel>5.034</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twDestClk><twPctLog>59.0</twPctLog><twPctRoute>41.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_PLL_clock_gen_CLKFX_BUF = PERIOD TIMEGRP &quot;PLL_clock_gen_CLKFX_BUF&quot;
        TS_clk_10 * 10 HIGH 50% INPUT_JITTER 1 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point OCXO_pll/phase_detect/phase_diff_16 (SLICE_X48Y9.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="135"><twConstPath anchorID="136" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.917</twSlack><twSrc BELType="FF">OCXO_pll/phase_detect/phase_counter_15</twSrc><twDest BELType="FF">OCXO_pll/phase_detect/phase_diff_16</twDest><twTotPathDel>0.915</twTotPathDel><twClkSkew dest = "0.002" src = "0.004">0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>OCXO_pll/phase_detect/phase_counter_15</twSrc><twDest BELType='FF'>OCXO_pll/phase_detect/phase_diff_16</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X49Y7.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X49Y7.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.409</twDelInfo><twComp>OCXO_pll/phase_detect/phase_counter&lt;14&gt;</twComp><twBEL>OCXO_pll/phase_detect/phase_counter_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y9.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.390</twDelInfo><twComp>OCXO_pll/phase_detect/phase_counter&lt;15&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X48Y9.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.116</twDelInfo><twComp>OCXO_pll/phase_detect/phase_diff&lt;16&gt;</twComp><twBEL>OCXO_pll/phase_detect/phase_diff_16</twBEL></twPathDel><twLogDel>0.525</twLogDel><twRouteDel>0.390</twRouteDel><twTotDel>0.915</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twDestClk><twPctLog>57.4</twPctLog><twPctRoute>42.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point pps_edge_1 (SLICE_X50Y21.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="137"><twConstPath anchorID="138" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.929</twSlack><twSrc BELType="FF">pps_edge_0</twSrc><twDest BELType="FF">pps_edge_1</twDest><twTotPathDel>0.929</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>pps_edge_0</twSrc><twDest BELType='FF'>pps_edge_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X50Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X50Y21.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.454</twDelInfo><twComp>pps_edge&lt;1&gt;</twComp><twBEL>pps_edge_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y21.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.359</twDelInfo><twComp>pps_edge&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X50Y21.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.116</twDelInfo><twComp>pps_edge&lt;1&gt;</twComp><twBEL>pps_edge_1</twBEL></twPathDel><twLogDel>0.570</twLogDel><twRouteDel>0.359</twRouteDel><twTotDel>0.929</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twDestClk><twPctLog>61.4</twPctLog><twPctRoute>38.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point OCXO_pll/phase_detect/phase_diff_18 (SLICE_X50Y11.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="139"><twConstPath anchorID="140" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.939</twSlack><twSrc BELType="FF">OCXO_pll/phase_detect/phase_counter_17</twSrc><twDest BELType="FF">OCXO_pll/phase_detect/phase_diff_18</twDest><twTotPathDel>0.938</twTotPathDel><twClkSkew dest = "0.026" src = "0.027">0.001</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>OCXO_pll/phase_detect/phase_counter_17</twSrc><twDest BELType='FF'>OCXO_pll/phase_detect/phase_diff_18</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X50Y8.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twSrcClk><twPathDel><twSite>SLICE_X50Y8.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.412</twDelInfo><twComp>OCXO_pll/phase_detect/phase_counter&lt;17&gt;</twComp><twBEL>OCXO_pll/phase_detect/phase_counter_17</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y11.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.410</twDelInfo><twComp>OCXO_pll/phase_detect/phase_counter&lt;17&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X50Y11.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.116</twDelInfo><twComp>OCXO_pll/phase_detect/phase_diff&lt;18&gt;</twComp><twBEL>OCXO_pll/phase_detect/phase_diff_18</twBEL></twPathDel><twLogDel>0.528</twLogDel><twRouteDel>0.410</twRouteDel><twTotDel>0.938</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100</twDestClk><twPctLog>56.3</twPctLog><twPctRoute>43.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="141"><twPinLimitBanner>Component Switching Limit Checks: TS_PLL_clock_gen_CLKFX_BUF = PERIOD TIMEGRP &quot;PLL_clock_gen_CLKFX_BUF&quot;
        TS_clk_10 * 10 HIGH 50% INPUT_JITTER 1 ns;</twPinLimitBanner><twPinLimit anchorID="142" type="MINLOWPULSE" name="Tcl" slack="8.562" period="10.000" constraintValue="5.000" deviceLimit="0.719" physResource="kvant_pps/CLK" logResource="kvant_pps/CK" locationPin="SLICE_X50Y20.CLK" clockNet="clk_100"/><twPinLimit anchorID="143" type="MINHIGHPULSE" name="Tch" slack="8.562" period="10.000" constraintValue="5.000" deviceLimit="0.719" physResource="kvant_pps/CLK" logResource="kvant_pps/CK" locationPin="SLICE_X50Y20.CLK" clockNet="clk_100"/><twPinLimit anchorID="144" type="MINLOWPULSE" name="Tcl" slack="8.562" period="10.000" constraintValue="5.000" deviceLimit="0.719" physResource="OCXO_pll/phase_detect/phase_counter&lt;17&gt;/CLK" logResource="OCXO_pll/phase_detect/phase_counter_17/CK" locationPin="SLICE_X50Y8.CLK" clockNet="clk_100"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="145"><twConstRollup name="TS_clk_10" fullName="TS_clk_10 = PERIOD TIMEGRP &quot;clk_10_tm&quot; 10 MHz HIGH 50% INPUT_JITTER 1 ns;" type="origin" depth="0" requirement="100.000" prefType="period" actual="20.000" actualRollup="76.100" errors="0" errorRollup="0" items="324" itemsRollup="651762"/><twConstRollup name="TS_multi_cycle_100" fullName="TS_multi_cycle_100 = MAXDELAY FROM TIMEGRP &quot;multi_cycle_100&quot; TO TIMEGRP         &quot;multi_cycle_100&quot; TS_clk_10 / 1000;" type="child" depth="1" requirement="100000.000" prefType="maxdelay" actual="14.050" actualRollup="N/A" errors="0" errorRollup="0" items="649943" itemsRollup="0"/><twConstRollup name="TS_PLL_clock_gen_CLKFX_BUF" fullName="TS_PLL_clock_gen_CLKFX_BUF = PERIOD TIMEGRP &quot;PLL_clock_gen_CLKFX_BUF&quot;         TS_clk_10 * 10 HIGH 50% INPUT_JITTER 1 ns;" type="child" depth="1" requirement="10.000" prefType="period" actual="7.610" actualRollup="N/A" errors="0" errorRollup="0" items="1819" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="2" anchorID="146"><twConstRollup name="TS_clk_148" fullName="TS_clk_148 = PERIOD TIMEGRP &quot;clk_148_tm&quot; 149 MHz HIGH 50% INPUT_JITTER 1 ns;" type="origin" depth="0" requirement="6.711" prefType="period" actual="6.927" actualRollup="0.651" errors="2" errorRollup="0" items="19228" itemsRollup="1520"/><twConstRollup name="TS_multi_cycle_LTC" fullName="TS_multi_cycle_LTC = MAXDELAY FROM TIMEGRP &quot;multi_cycle_LTC&quot; TO TIMEGRP         &quot;multi_cycle_LTC&quot; TS_clk_148 / 15;" type="child" depth="1" requirement="100.671" prefType="maxdelay" actual="9.767" actualRollup="N/A" errors="0" errorRollup="0" items="1520" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="147">1</twUnmetConstCnt><twDataSheet anchorID="148" twNameLen="15"><twClk2SUList anchorID="149" twDestWidth="8"><twDest>clk_10_i</twDest><twClk2SU><twSrc>clk_10_i</twSrc><twRiseRise>14.050</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="150" twDestWidth="9"><twDest>clk_148_n</twDest><twClk2SU><twSrc>clk_148_n</twSrc><twRiseRise>9.767</twRiseRise></twClk2SU><twClk2SU><twSrc>clk_148_p</twSrc><twRiseRise>9.767</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="151" twDestWidth="9"><twDest>clk_148_p</twDest><twClk2SU><twSrc>clk_148_n</twSrc><twRiseRise>9.767</twRiseRise></twClk2SU><twClk2SU><twSrc>clk_148_p</twSrc><twRiseRise>9.767</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="152"><twErrCnt>2</twErrCnt><twScore>371</twScore><twSetupScore>371</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>672834</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>5612</twConnCnt></twConstCov><twStats anchorID="153"><twMinPer>20.000</twMinPer><twFootnote number="1" /><twMaxFreq>50.000</twMaxFreq><twMaxFromToDel>14.050</twMaxFromToDel></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Thu Jun 21 13:28:00 2012 </twTimestamp></twFoot><twClientInfo anchorID="154"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 110 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
