\documentclass[../main.tex]{subfiles}
\begin{document}

% ------- Selected Projects ------------------------------------------------------
\pdfbookmark{Selected Academic Projects}{Selected Academic Projects}
\begin{category}
\section{Selected Academic Projects}
	\citembullet \textbf{RTL to Verilog converter}: Converts RTL code to Verilog code written in Python \hfill Spring 2018
    \href{https://github.com/mehr74/LibFS}{\citembullet \textbf{LibFS}:
    A user-level library which handles an adequate portion of a file system, written in C++.} \hspace*{13.5cm} Fall 2016   
    \citembullet \textbf{Image Processing}:
    Image filters such as edge detection,
    high pass, and low pass filters implemented with Verilog in Altera Quartus and MATLAB. \hspace*{5cm} {Fall 2016}
    \citembullet \textbf{FP Adder}:
    Design and implementation of a IEEE-754 standard floating point addition, designed by Altera Quartus. \hfill Fall 2016
    \citembullet \textbf{LogicSim}:
    A simple logic gate simulator, written in C++. \hfill Fall 2015
    \citembullet \textbf{Slide Puzzle}:
    Simple Slide puzzle game including an AI, written in C++. \hfill Fall 2015
    \citembullet \textbf{Pacman}:
    Classic pacman game including an AI, written in C++. \hfill Fall 2015
    \\[-12pt]
\end{category}
\end{document}
