# UART-Transmitter-And-Receiver
UART design in SystemVerilog
