
13_ADC_DMA.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005480  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a0  08005610  08005610  00006610  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080056b0  080056b0  0000705c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080056b0  080056b0  000066b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080056b8  080056b8  0000705c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080056b8  080056b8  000066b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080056bc  080056bc  000066bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  080056c0  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002d8  2000005c  0800571c  0000705c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000334  0800571c  00007334  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000705c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f115  00000000  00000000  0000708c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000020e8  00000000  00000000  000161a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d38  00000000  00000000  00018290  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a31  00000000  00000000  00018fc8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00027a61  00000000  00000000  000199f9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000f3f6  00000000  00000000  0004145a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000faf8b  00000000  00000000  00050850  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0014b7db  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003c74  00000000  00000000  0014b820  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000056  00000000  00000000  0014f494  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000005c 	.word	0x2000005c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080055f8 	.word	0x080055f8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000060 	.word	0x20000060
 80001cc:	080055f8 	.word	0x080055f8

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b988 	b.w	80005a8 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	468e      	mov	lr, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	4688      	mov	r8, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d962      	bls.n	800038c <__udivmoddi4+0xdc>
 80002c6:	fab2 f682 	clz	r6, r2
 80002ca:	b14e      	cbz	r6, 80002e0 <__udivmoddi4+0x30>
 80002cc:	f1c6 0320 	rsb	r3, r6, #32
 80002d0:	fa01 f806 	lsl.w	r8, r1, r6
 80002d4:	fa20 f303 	lsr.w	r3, r0, r3
 80002d8:	40b7      	lsls	r7, r6
 80002da:	ea43 0808 	orr.w	r8, r3, r8
 80002de:	40b4      	lsls	r4, r6
 80002e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002e4:	fa1f fc87 	uxth.w	ip, r7
 80002e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002ec:	0c23      	lsrs	r3, r4, #16
 80002ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80002f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f6:	fb01 f20c 	mul.w	r2, r1, ip
 80002fa:	429a      	cmp	r2, r3
 80002fc:	d909      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fe:	18fb      	adds	r3, r7, r3
 8000300:	f101 30ff 	add.w	r0, r1, #4294967295
 8000304:	f080 80ea 	bcs.w	80004dc <__udivmoddi4+0x22c>
 8000308:	429a      	cmp	r2, r3
 800030a:	f240 80e7 	bls.w	80004dc <__udivmoddi4+0x22c>
 800030e:	3902      	subs	r1, #2
 8000310:	443b      	add	r3, r7
 8000312:	1a9a      	subs	r2, r3, r2
 8000314:	b2a3      	uxth	r3, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb00 fc0c 	mul.w	ip, r0, ip
 8000326:	459c      	cmp	ip, r3
 8000328:	d909      	bls.n	800033e <__udivmoddi4+0x8e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000330:	f080 80d6 	bcs.w	80004e0 <__udivmoddi4+0x230>
 8000334:	459c      	cmp	ip, r3
 8000336:	f240 80d3 	bls.w	80004e0 <__udivmoddi4+0x230>
 800033a:	443b      	add	r3, r7
 800033c:	3802      	subs	r0, #2
 800033e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000342:	eba3 030c 	sub.w	r3, r3, ip
 8000346:	2100      	movs	r1, #0
 8000348:	b11d      	cbz	r5, 8000352 <__udivmoddi4+0xa2>
 800034a:	40f3      	lsrs	r3, r6
 800034c:	2200      	movs	r2, #0
 800034e:	e9c5 3200 	strd	r3, r2, [r5]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d905      	bls.n	8000366 <__udivmoddi4+0xb6>
 800035a:	b10d      	cbz	r5, 8000360 <__udivmoddi4+0xb0>
 800035c:	e9c5 0100 	strd	r0, r1, [r5]
 8000360:	2100      	movs	r1, #0
 8000362:	4608      	mov	r0, r1
 8000364:	e7f5      	b.n	8000352 <__udivmoddi4+0xa2>
 8000366:	fab3 f183 	clz	r1, r3
 800036a:	2900      	cmp	r1, #0
 800036c:	d146      	bne.n	80003fc <__udivmoddi4+0x14c>
 800036e:	4573      	cmp	r3, lr
 8000370:	d302      	bcc.n	8000378 <__udivmoddi4+0xc8>
 8000372:	4282      	cmp	r2, r0
 8000374:	f200 8105 	bhi.w	8000582 <__udivmoddi4+0x2d2>
 8000378:	1a84      	subs	r4, r0, r2
 800037a:	eb6e 0203 	sbc.w	r2, lr, r3
 800037e:	2001      	movs	r0, #1
 8000380:	4690      	mov	r8, r2
 8000382:	2d00      	cmp	r5, #0
 8000384:	d0e5      	beq.n	8000352 <__udivmoddi4+0xa2>
 8000386:	e9c5 4800 	strd	r4, r8, [r5]
 800038a:	e7e2      	b.n	8000352 <__udivmoddi4+0xa2>
 800038c:	2a00      	cmp	r2, #0
 800038e:	f000 8090 	beq.w	80004b2 <__udivmoddi4+0x202>
 8000392:	fab2 f682 	clz	r6, r2
 8000396:	2e00      	cmp	r6, #0
 8000398:	f040 80a4 	bne.w	80004e4 <__udivmoddi4+0x234>
 800039c:	1a8a      	subs	r2, r1, r2
 800039e:	0c03      	lsrs	r3, r0, #16
 80003a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a4:	b280      	uxth	r0, r0
 80003a6:	b2bc      	uxth	r4, r7
 80003a8:	2101      	movs	r1, #1
 80003aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80003b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ba:	429a      	cmp	r2, r3
 80003bc:	d907      	bls.n	80003ce <__udivmoddi4+0x11e>
 80003be:	18fb      	adds	r3, r7, r3
 80003c0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003c4:	d202      	bcs.n	80003cc <__udivmoddi4+0x11c>
 80003c6:	429a      	cmp	r2, r3
 80003c8:	f200 80e0 	bhi.w	800058c <__udivmoddi4+0x2dc>
 80003cc:	46c4      	mov	ip, r8
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003dc:	fb02 f404 	mul.w	r4, r2, r4
 80003e0:	429c      	cmp	r4, r3
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x144>
 80003e4:	18fb      	adds	r3, r7, r3
 80003e6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x142>
 80003ec:	429c      	cmp	r4, r3
 80003ee:	f200 80ca 	bhi.w	8000586 <__udivmoddi4+0x2d6>
 80003f2:	4602      	mov	r2, r0
 80003f4:	1b1b      	subs	r3, r3, r4
 80003f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003fa:	e7a5      	b.n	8000348 <__udivmoddi4+0x98>
 80003fc:	f1c1 0620 	rsb	r6, r1, #32
 8000400:	408b      	lsls	r3, r1
 8000402:	fa22 f706 	lsr.w	r7, r2, r6
 8000406:	431f      	orrs	r7, r3
 8000408:	fa0e f401 	lsl.w	r4, lr, r1
 800040c:	fa20 f306 	lsr.w	r3, r0, r6
 8000410:	fa2e fe06 	lsr.w	lr, lr, r6
 8000414:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000418:	4323      	orrs	r3, r4
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	fa1f fc87 	uxth.w	ip, r7
 8000422:	fbbe f0f9 	udiv	r0, lr, r9
 8000426:	0c1c      	lsrs	r4, r3, #16
 8000428:	fb09 ee10 	mls	lr, r9, r0, lr
 800042c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000430:	fb00 fe0c 	mul.w	lr, r0, ip
 8000434:	45a6      	cmp	lr, r4
 8000436:	fa02 f201 	lsl.w	r2, r2, r1
 800043a:	d909      	bls.n	8000450 <__udivmoddi4+0x1a0>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000442:	f080 809c 	bcs.w	800057e <__udivmoddi4+0x2ce>
 8000446:	45a6      	cmp	lr, r4
 8000448:	f240 8099 	bls.w	800057e <__udivmoddi4+0x2ce>
 800044c:	3802      	subs	r0, #2
 800044e:	443c      	add	r4, r7
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	fa1f fe83 	uxth.w	lr, r3
 8000458:	fbb4 f3f9 	udiv	r3, r4, r9
 800045c:	fb09 4413 	mls	r4, r9, r3, r4
 8000460:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000464:	fb03 fc0c 	mul.w	ip, r3, ip
 8000468:	45a4      	cmp	ip, r4
 800046a:	d908      	bls.n	800047e <__udivmoddi4+0x1ce>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000472:	f080 8082 	bcs.w	800057a <__udivmoddi4+0x2ca>
 8000476:	45a4      	cmp	ip, r4
 8000478:	d97f      	bls.n	800057a <__udivmoddi4+0x2ca>
 800047a:	3b02      	subs	r3, #2
 800047c:	443c      	add	r4, r7
 800047e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000482:	eba4 040c 	sub.w	r4, r4, ip
 8000486:	fba0 ec02 	umull	lr, ip, r0, r2
 800048a:	4564      	cmp	r4, ip
 800048c:	4673      	mov	r3, lr
 800048e:	46e1      	mov	r9, ip
 8000490:	d362      	bcc.n	8000558 <__udivmoddi4+0x2a8>
 8000492:	d05f      	beq.n	8000554 <__udivmoddi4+0x2a4>
 8000494:	b15d      	cbz	r5, 80004ae <__udivmoddi4+0x1fe>
 8000496:	ebb8 0203 	subs.w	r2, r8, r3
 800049a:	eb64 0409 	sbc.w	r4, r4, r9
 800049e:	fa04 f606 	lsl.w	r6, r4, r6
 80004a2:	fa22 f301 	lsr.w	r3, r2, r1
 80004a6:	431e      	orrs	r6, r3
 80004a8:	40cc      	lsrs	r4, r1
 80004aa:	e9c5 6400 	strd	r6, r4, [r5]
 80004ae:	2100      	movs	r1, #0
 80004b0:	e74f      	b.n	8000352 <__udivmoddi4+0xa2>
 80004b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004b6:	0c01      	lsrs	r1, r0, #16
 80004b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004bc:	b280      	uxth	r0, r0
 80004be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004c2:	463b      	mov	r3, r7
 80004c4:	4638      	mov	r0, r7
 80004c6:	463c      	mov	r4, r7
 80004c8:	46b8      	mov	r8, r7
 80004ca:	46be      	mov	lr, r7
 80004cc:	2620      	movs	r6, #32
 80004ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80004d2:	eba2 0208 	sub.w	r2, r2, r8
 80004d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004da:	e766      	b.n	80003aa <__udivmoddi4+0xfa>
 80004dc:	4601      	mov	r1, r0
 80004de:	e718      	b.n	8000312 <__udivmoddi4+0x62>
 80004e0:	4610      	mov	r0, r2
 80004e2:	e72c      	b.n	800033e <__udivmoddi4+0x8e>
 80004e4:	f1c6 0220 	rsb	r2, r6, #32
 80004e8:	fa2e f302 	lsr.w	r3, lr, r2
 80004ec:	40b7      	lsls	r7, r6
 80004ee:	40b1      	lsls	r1, r6
 80004f0:	fa20 f202 	lsr.w	r2, r0, r2
 80004f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004f8:	430a      	orrs	r2, r1
 80004fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80004fe:	b2bc      	uxth	r4, r7
 8000500:	fb0e 3318 	mls	r3, lr, r8, r3
 8000504:	0c11      	lsrs	r1, r2, #16
 8000506:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800050a:	fb08 f904 	mul.w	r9, r8, r4
 800050e:	40b0      	lsls	r0, r6
 8000510:	4589      	cmp	r9, r1
 8000512:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000516:	b280      	uxth	r0, r0
 8000518:	d93e      	bls.n	8000598 <__udivmoddi4+0x2e8>
 800051a:	1879      	adds	r1, r7, r1
 800051c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000520:	d201      	bcs.n	8000526 <__udivmoddi4+0x276>
 8000522:	4589      	cmp	r9, r1
 8000524:	d81f      	bhi.n	8000566 <__udivmoddi4+0x2b6>
 8000526:	eba1 0109 	sub.w	r1, r1, r9
 800052a:	fbb1 f9fe 	udiv	r9, r1, lr
 800052e:	fb09 f804 	mul.w	r8, r9, r4
 8000532:	fb0e 1119 	mls	r1, lr, r9, r1
 8000536:	b292      	uxth	r2, r2
 8000538:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800053c:	4542      	cmp	r2, r8
 800053e:	d229      	bcs.n	8000594 <__udivmoddi4+0x2e4>
 8000540:	18ba      	adds	r2, r7, r2
 8000542:	f109 31ff 	add.w	r1, r9, #4294967295
 8000546:	d2c4      	bcs.n	80004d2 <__udivmoddi4+0x222>
 8000548:	4542      	cmp	r2, r8
 800054a:	d2c2      	bcs.n	80004d2 <__udivmoddi4+0x222>
 800054c:	f1a9 0102 	sub.w	r1, r9, #2
 8000550:	443a      	add	r2, r7
 8000552:	e7be      	b.n	80004d2 <__udivmoddi4+0x222>
 8000554:	45f0      	cmp	r8, lr
 8000556:	d29d      	bcs.n	8000494 <__udivmoddi4+0x1e4>
 8000558:	ebbe 0302 	subs.w	r3, lr, r2
 800055c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000560:	3801      	subs	r0, #1
 8000562:	46e1      	mov	r9, ip
 8000564:	e796      	b.n	8000494 <__udivmoddi4+0x1e4>
 8000566:	eba7 0909 	sub.w	r9, r7, r9
 800056a:	4449      	add	r1, r9
 800056c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000570:	fbb1 f9fe 	udiv	r9, r1, lr
 8000574:	fb09 f804 	mul.w	r8, r9, r4
 8000578:	e7db      	b.n	8000532 <__udivmoddi4+0x282>
 800057a:	4673      	mov	r3, lr
 800057c:	e77f      	b.n	800047e <__udivmoddi4+0x1ce>
 800057e:	4650      	mov	r0, sl
 8000580:	e766      	b.n	8000450 <__udivmoddi4+0x1a0>
 8000582:	4608      	mov	r0, r1
 8000584:	e6fd      	b.n	8000382 <__udivmoddi4+0xd2>
 8000586:	443b      	add	r3, r7
 8000588:	3a02      	subs	r2, #2
 800058a:	e733      	b.n	80003f4 <__udivmoddi4+0x144>
 800058c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000590:	443b      	add	r3, r7
 8000592:	e71c      	b.n	80003ce <__udivmoddi4+0x11e>
 8000594:	4649      	mov	r1, r9
 8000596:	e79c      	b.n	80004d2 <__udivmoddi4+0x222>
 8000598:	eba1 0109 	sub.w	r1, r1, r9
 800059c:	46c4      	mov	ip, r8
 800059e:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a2:	fb09 f804 	mul.w	r8, r9, r4
 80005a6:	e7c4      	b.n	8000532 <__udivmoddi4+0x282>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <main>:
static void MX_USART2_UART_Init(void);
static void MX_ADC1_Init(void);
static void MX_DMA_Init(void);

int main(void)
{
 80005ac:	b5b0      	push	{r4, r5, r7, lr}
 80005ae:	b086      	sub	sp, #24
 80005b0:	af04      	add	r7, sp, #16
    HAL_Init();                 // Initialize HAL library
 80005b2:	f000 fb75 	bl	8000ca0 <HAL_Init>
    SystemClock_Config();       // Configure system clock
 80005b6:	f000 f883 	bl	80006c0 <SystemClock_Config>
    MX_DMA_Init();              // Enable DMA controller
 80005ba:	f000 f8d3 	bl	8000764 <MX_DMA_Init>
    MX_USART2_UART_Init();      // Initialize UART
 80005be:	f000 f975 	bl	80008ac <MX_USART2_UART_Init>
    MX_ADC1_Init();             // Initialize ADC
 80005c2:	f000 f8ed 	bl	80007a0 <MX_ADC1_Init>

    // Start ADC in DMA mode (continuous scan of 2 channels)
    HAL_ADC_Start_DMA(&hadc1, (uint32_t*)ADC_VAL, 2);
 80005c6:	2202      	movs	r2, #2
 80005c8:	4930      	ldr	r1, [pc, #192]	@ (800068c <main+0xe0>)
 80005ca:	4831      	ldr	r0, [pc, #196]	@ (8000690 <main+0xe4>)
 80005cc:	f000 ff2e 	bl	800142c <HAL_ADC_Start_DMA>

    while (1)
    {
        // Convert raw ADC values to millivolts
        uint32_t ch1_mV = (ADC_VAL[0] * 3300UL) / 4095UL;
 80005d0:	4b2e      	ldr	r3, [pc, #184]	@ (800068c <main+0xe0>)
 80005d2:	881b      	ldrh	r3, [r3, #0]
 80005d4:	461a      	mov	r2, r3
 80005d6:	f640 43e4 	movw	r3, #3300	@ 0xce4
 80005da:	fb03 f202 	mul.w	r2, r3, r2
 80005de:	4b2d      	ldr	r3, [pc, #180]	@ (8000694 <main+0xe8>)
 80005e0:	fba3 1302 	umull	r1, r3, r3, r2
 80005e4:	1ad2      	subs	r2, r2, r3
 80005e6:	0852      	lsrs	r2, r2, #1
 80005e8:	4413      	add	r3, r2
 80005ea:	0adb      	lsrs	r3, r3, #11
 80005ec:	607b      	str	r3, [r7, #4]
        uint32_t ch2_mV = (ADC_VAL[1] * 3300UL) / 4095UL;
 80005ee:	4b27      	ldr	r3, [pc, #156]	@ (800068c <main+0xe0>)
 80005f0:	885b      	ldrh	r3, [r3, #2]
 80005f2:	461a      	mov	r2, r3
 80005f4:	f640 43e4 	movw	r3, #3300	@ 0xce4
 80005f8:	fb03 f202 	mul.w	r2, r3, r2
 80005fc:	4b25      	ldr	r3, [pc, #148]	@ (8000694 <main+0xe8>)
 80005fe:	fba3 1302 	umull	r1, r3, r3, r2
 8000602:	1ad2      	subs	r2, r2, r3
 8000604:	0852      	lsrs	r2, r2, #1
 8000606:	4413      	add	r3, r2
 8000608:	0adb      	lsrs	r3, r3, #11
 800060a:	603b      	str	r3, [r7, #0]

        // Format voltage values into string
        snprintf(msg, sizeof(msg),
 800060c:	687b      	ldr	r3, [r7, #4]
 800060e:	4a22      	ldr	r2, [pc, #136]	@ (8000698 <main+0xec>)
 8000610:	fba2 2303 	umull	r2, r3, r2, r3
 8000614:	099c      	lsrs	r4, r3, #6
                 "CH1: %lu.%02luV  CH2: %lu.%02luV\r\n",
                 ch1_mV / 1000, (ch1_mV % 1000) / 10,
 8000616:	687a      	ldr	r2, [r7, #4]
 8000618:	4b1f      	ldr	r3, [pc, #124]	@ (8000698 <main+0xec>)
 800061a:	fba3 1302 	umull	r1, r3, r3, r2
 800061e:	099b      	lsrs	r3, r3, #6
 8000620:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000624:	fb01 f303 	mul.w	r3, r1, r3
 8000628:	1ad3      	subs	r3, r2, r3
        snprintf(msg, sizeof(msg),
 800062a:	4a1c      	ldr	r2, [pc, #112]	@ (800069c <main+0xf0>)
 800062c:	fba2 2303 	umull	r2, r3, r2, r3
 8000630:	08d9      	lsrs	r1, r3, #3
 8000632:	683b      	ldr	r3, [r7, #0]
 8000634:	4a18      	ldr	r2, [pc, #96]	@ (8000698 <main+0xec>)
 8000636:	fba2 2303 	umull	r2, r3, r2, r3
 800063a:	0998      	lsrs	r0, r3, #6
                 ch2_mV / 1000, (ch2_mV % 1000) / 10);
 800063c:	683a      	ldr	r2, [r7, #0]
 800063e:	4b16      	ldr	r3, [pc, #88]	@ (8000698 <main+0xec>)
 8000640:	fba3 5302 	umull	r5, r3, r3, r2
 8000644:	099b      	lsrs	r3, r3, #6
 8000646:	f44f 757a 	mov.w	r5, #1000	@ 0x3e8
 800064a:	fb05 f303 	mul.w	r3, r5, r3
 800064e:	1ad3      	subs	r3, r2, r3
        snprintf(msg, sizeof(msg),
 8000650:	4a12      	ldr	r2, [pc, #72]	@ (800069c <main+0xf0>)
 8000652:	fba2 2303 	umull	r2, r3, r2, r3
 8000656:	08db      	lsrs	r3, r3, #3
 8000658:	9302      	str	r3, [sp, #8]
 800065a:	9001      	str	r0, [sp, #4]
 800065c:	9100      	str	r1, [sp, #0]
 800065e:	4623      	mov	r3, r4
 8000660:	4a0f      	ldr	r2, [pc, #60]	@ (80006a0 <main+0xf4>)
 8000662:	2132      	movs	r1, #50	@ 0x32
 8000664:	480f      	ldr	r0, [pc, #60]	@ (80006a4 <main+0xf8>)
 8000666:	f004 fb13 	bl	8004c90 <sniprintf>

        // Send over UART
        HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 800066a:	480e      	ldr	r0, [pc, #56]	@ (80006a4 <main+0xf8>)
 800066c:	f7ff fdb0 	bl	80001d0 <strlen>
 8000670:	4603      	mov	r3, r0
 8000672:	b29a      	uxth	r2, r3
 8000674:	f04f 33ff 	mov.w	r3, #4294967295
 8000678:	490a      	ldr	r1, [pc, #40]	@ (80006a4 <main+0xf8>)
 800067a:	480b      	ldr	r0, [pc, #44]	@ (80006a8 <main+0xfc>)
 800067c:	f003 fdaa 	bl	80041d4 <HAL_UART_Transmit>

        HAL_Delay(250); // Small delay between messages
 8000680:	20fa      	movs	r0, #250	@ 0xfa
 8000682:	f000 fb89 	bl	8000d98 <HAL_Delay>
    {
 8000686:	bf00      	nop
 8000688:	e7a2      	b.n	80005d0 <main+0x24>
 800068a:	bf00      	nop
 800068c:	200001ac 	.word	0x200001ac
 8000690:	20000078 	.word	0x20000078
 8000694:	00100101 	.word	0x00100101
 8000698:	10624dd3 	.word	0x10624dd3
 800069c:	cccccccd 	.word	0xcccccccd
 80006a0:	08005610 	.word	0x08005610
 80006a4:	200001b0 	.word	0x200001b0
 80006a8:	20000124 	.word	0x20000124

080006ac <HAL_ADC_ConvCpltCallback>:
    }
}

// DMA interrupt handlers will call this when data is ready
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80006ac:	b480      	push	{r7}
 80006ae:	b083      	sub	sp, #12
 80006b0:	af00      	add	r7, sp, #0
 80006b2:	6078      	str	r0, [r7, #4]
    // This callback can be used if needed for real-time processing
    // Currently we process in main loop
}
 80006b4:	bf00      	nop
 80006b6:	370c      	adds	r7, #12
 80006b8:	46bd      	mov	sp, r7
 80006ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006be:	4770      	bx	lr

080006c0 <SystemClock_Config>:

void SystemClock_Config(void)
{
 80006c0:	b580      	push	{r7, lr}
 80006c2:	b096      	sub	sp, #88	@ 0x58
 80006c4:	af00      	add	r7, sp, #0
    RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006c6:	f107 0314 	add.w	r3, r7, #20
 80006ca:	2244      	movs	r2, #68	@ 0x44
 80006cc:	2100      	movs	r1, #0
 80006ce:	4618      	mov	r0, r3
 80006d0:	f004 fb14 	bl	8004cfc <memset>
    RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006d4:	463b      	mov	r3, r7
 80006d6:	2200      	movs	r2, #0
 80006d8:	601a      	str	r2, [r3, #0]
 80006da:	605a      	str	r2, [r3, #4]
 80006dc:	609a      	str	r2, [r3, #8]
 80006de:	60da      	str	r2, [r3, #12]
 80006e0:	611a      	str	r2, [r3, #16]

    if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80006e2:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80006e6:	f002 fa15 	bl	8002b14 <HAL_PWREx_ControlVoltageScaling>
 80006ea:	4603      	mov	r3, r0
 80006ec:	2b00      	cmp	r3, #0
 80006ee:	d001      	beq.n	80006f4 <SystemClock_Config+0x34>
    {
        Error_Handler();
 80006f0:	f000 f90c 	bl	800090c <Error_Handler>
    }

    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80006f4:	2302      	movs	r3, #2
 80006f6:	617b      	str	r3, [r7, #20]
    RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006f8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80006fc:	623b      	str	r3, [r7, #32]
    RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006fe:	2310      	movs	r3, #16
 8000700:	627b      	str	r3, [r7, #36]	@ 0x24
    RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000702:	2302      	movs	r3, #2
 8000704:	63fb      	str	r3, [r7, #60]	@ 0x3c
    RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000706:	2302      	movs	r3, #2
 8000708:	643b      	str	r3, [r7, #64]	@ 0x40
    RCC_OscInitStruct.PLL.PLLM = 1;
 800070a:	2301      	movs	r3, #1
 800070c:	647b      	str	r3, [r7, #68]	@ 0x44
    RCC_OscInitStruct.PLL.PLLN = 10;
 800070e:	230a      	movs	r3, #10
 8000710:	64bb      	str	r3, [r7, #72]	@ 0x48
    RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000712:	2307      	movs	r3, #7
 8000714:	64fb      	str	r3, [r7, #76]	@ 0x4c
    RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000716:	2302      	movs	r3, #2
 8000718:	653b      	str	r3, [r7, #80]	@ 0x50
    RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800071a:	2302      	movs	r3, #2
 800071c:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800071e:	f107 0314 	add.w	r3, r7, #20
 8000722:	4618      	mov	r0, r3
 8000724:	f002 fa4c 	bl	8002bc0 <HAL_RCC_OscConfig>
 8000728:	4603      	mov	r3, r0
 800072a:	2b00      	cmp	r3, #0
 800072c:	d001      	beq.n	8000732 <SystemClock_Config+0x72>
    {
        Error_Handler();
 800072e:	f000 f8ed 	bl	800090c <Error_Handler>
    }

    RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8000732:	230f      	movs	r3, #15
 8000734:	603b      	str	r3, [r7, #0]
                                | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000736:	2303      	movs	r3, #3
 8000738:	607b      	str	r3, [r7, #4]
    RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800073a:	2300      	movs	r3, #0
 800073c:	60bb      	str	r3, [r7, #8]
    RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800073e:	2300      	movs	r3, #0
 8000740:	60fb      	str	r3, [r7, #12]
    RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000742:	2300      	movs	r3, #0
 8000744:	613b      	str	r3, [r7, #16]

    if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000746:	463b      	mov	r3, r7
 8000748:	2104      	movs	r1, #4
 800074a:	4618      	mov	r0, r3
 800074c:	f002 fe14 	bl	8003378 <HAL_RCC_ClockConfig>
 8000750:	4603      	mov	r3, r0
 8000752:	2b00      	cmp	r3, #0
 8000754:	d001      	beq.n	800075a <SystemClock_Config+0x9a>
    {
        Error_Handler();
 8000756:	f000 f8d9 	bl	800090c <Error_Handler>
    }
}
 800075a:	bf00      	nop
 800075c:	3758      	adds	r7, #88	@ 0x58
 800075e:	46bd      	mov	sp, r7
 8000760:	bd80      	pop	{r7, pc}
	...

08000764 <MX_DMA_Init>:

static void MX_DMA_Init(void)
{
 8000764:	b580      	push	{r7, lr}
 8000766:	b082      	sub	sp, #8
 8000768:	af00      	add	r7, sp, #0
    __HAL_RCC_DMA1_CLK_ENABLE();
 800076a:	4b0c      	ldr	r3, [pc, #48]	@ (800079c <MX_DMA_Init+0x38>)
 800076c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800076e:	4a0b      	ldr	r2, [pc, #44]	@ (800079c <MX_DMA_Init+0x38>)
 8000770:	f043 0301 	orr.w	r3, r3, #1
 8000774:	6493      	str	r3, [r2, #72]	@ 0x48
 8000776:	4b09      	ldr	r3, [pc, #36]	@ (800079c <MX_DMA_Init+0x38>)
 8000778:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800077a:	f003 0301 	and.w	r3, r3, #1
 800077e:	607b      	str	r3, [r7, #4]
 8000780:	687b      	ldr	r3, [r7, #4]

    // Configure NVIC for DMA
    HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000782:	2200      	movs	r2, #0
 8000784:	2100      	movs	r1, #0
 8000786:	200b      	movs	r0, #11
 8000788:	f001 fddd 	bl	8002346 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800078c:	200b      	movs	r0, #11
 800078e:	f001 fdf6 	bl	800237e <HAL_NVIC_EnableIRQ>
}
 8000792:	bf00      	nop
 8000794:	3708      	adds	r7, #8
 8000796:	46bd      	mov	sp, r7
 8000798:	bd80      	pop	{r7, pc}
 800079a:	bf00      	nop
 800079c:	40021000 	.word	0x40021000

080007a0 <MX_ADC1_Init>:

static void MX_ADC1_Init(void)
{
 80007a0:	b580      	push	{r7, lr}
 80007a2:	b08a      	sub	sp, #40	@ 0x28
 80007a4:	af00      	add	r7, sp, #0
    ADC_MultiModeTypeDef multimode = {0};
 80007a6:	f107 031c 	add.w	r3, r7, #28
 80007aa:	2200      	movs	r2, #0
 80007ac:	601a      	str	r2, [r3, #0]
 80007ae:	605a      	str	r2, [r3, #4]
 80007b0:	609a      	str	r2, [r3, #8]
    ADC_ChannelConfTypeDef sConfig = {0};
 80007b2:	1d3b      	adds	r3, r7, #4
 80007b4:	2200      	movs	r2, #0
 80007b6:	601a      	str	r2, [r3, #0]
 80007b8:	605a      	str	r2, [r3, #4]
 80007ba:	609a      	str	r2, [r3, #8]
 80007bc:	60da      	str	r2, [r3, #12]
 80007be:	611a      	str	r2, [r3, #16]
 80007c0:	615a      	str	r2, [r3, #20]

    hadc1.Instance = ADC1;
 80007c2:	4b36      	ldr	r3, [pc, #216]	@ (800089c <MX_ADC1_Init+0xfc>)
 80007c4:	4a36      	ldr	r2, [pc, #216]	@ (80008a0 <MX_ADC1_Init+0x100>)
 80007c6:	601a      	str	r2, [r3, #0]
    hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80007c8:	4b34      	ldr	r3, [pc, #208]	@ (800089c <MX_ADC1_Init+0xfc>)
 80007ca:	2200      	movs	r2, #0
 80007cc:	605a      	str	r2, [r3, #4]
    hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80007ce:	4b33      	ldr	r3, [pc, #204]	@ (800089c <MX_ADC1_Init+0xfc>)
 80007d0:	2200      	movs	r2, #0
 80007d2:	609a      	str	r2, [r3, #8]
    hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80007d4:	4b31      	ldr	r3, [pc, #196]	@ (800089c <MX_ADC1_Init+0xfc>)
 80007d6:	2200      	movs	r2, #0
 80007d8:	60da      	str	r2, [r3, #12]
    hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80007da:	4b30      	ldr	r3, [pc, #192]	@ (800089c <MX_ADC1_Init+0xfc>)
 80007dc:	2201      	movs	r2, #1
 80007de:	611a      	str	r2, [r3, #16]
    hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 80007e0:	4b2e      	ldr	r3, [pc, #184]	@ (800089c <MX_ADC1_Init+0xfc>)
 80007e2:	2208      	movs	r2, #8
 80007e4:	615a      	str	r2, [r3, #20]
    hadc1.Init.LowPowerAutoWait = DISABLE;
 80007e6:	4b2d      	ldr	r3, [pc, #180]	@ (800089c <MX_ADC1_Init+0xfc>)
 80007e8:	2200      	movs	r2, #0
 80007ea:	761a      	strb	r2, [r3, #24]
    hadc1.Init.ContinuousConvMode = ENABLE;
 80007ec:	4b2b      	ldr	r3, [pc, #172]	@ (800089c <MX_ADC1_Init+0xfc>)
 80007ee:	2201      	movs	r2, #1
 80007f0:	765a      	strb	r2, [r3, #25]
    hadc1.Init.NbrOfConversion = 2;
 80007f2:	4b2a      	ldr	r3, [pc, #168]	@ (800089c <MX_ADC1_Init+0xfc>)
 80007f4:	2202      	movs	r2, #2
 80007f6:	61da      	str	r2, [r3, #28]
    hadc1.Init.DiscontinuousConvMode = DISABLE;
 80007f8:	4b28      	ldr	r3, [pc, #160]	@ (800089c <MX_ADC1_Init+0xfc>)
 80007fa:	2200      	movs	r2, #0
 80007fc:	f883 2020 	strb.w	r2, [r3, #32]
    hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000800:	4b26      	ldr	r3, [pc, #152]	@ (800089c <MX_ADC1_Init+0xfc>)
 8000802:	2200      	movs	r2, #0
 8000804:	629a      	str	r2, [r3, #40]	@ 0x28
    hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000806:	4b25      	ldr	r3, [pc, #148]	@ (800089c <MX_ADC1_Init+0xfc>)
 8000808:	2200      	movs	r2, #0
 800080a:	62da      	str	r2, [r3, #44]	@ 0x2c
    hadc1.Init.DMAContinuousRequests = ENABLE;
 800080c:	4b23      	ldr	r3, [pc, #140]	@ (800089c <MX_ADC1_Init+0xfc>)
 800080e:	2201      	movs	r2, #1
 8000810:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000814:	4b21      	ldr	r3, [pc, #132]	@ (800089c <MX_ADC1_Init+0xfc>)
 8000816:	2200      	movs	r2, #0
 8000818:	635a      	str	r2, [r3, #52]	@ 0x34
    hadc1.Init.OversamplingMode = DISABLE;
 800081a:	4b20      	ldr	r3, [pc, #128]	@ (800089c <MX_ADC1_Init+0xfc>)
 800081c:	2200      	movs	r2, #0
 800081e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000822:	481e      	ldr	r0, [pc, #120]	@ (800089c <MX_ADC1_Init+0xfc>)
 8000824:	f000 fcb2 	bl	800118c <HAL_ADC_Init>
 8000828:	4603      	mov	r3, r0
 800082a:	2b00      	cmp	r3, #0
 800082c:	d001      	beq.n	8000832 <MX_ADC1_Init+0x92>
    {
        Error_Handler();
 800082e:	f000 f86d 	bl	800090c <Error_Handler>
    }

    multimode.Mode = ADC_MODE_INDEPENDENT;
 8000832:	2300      	movs	r3, #0
 8000834:	61fb      	str	r3, [r7, #28]
    if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000836:	f107 031c 	add.w	r3, r7, #28
 800083a:	4619      	mov	r1, r3
 800083c:	4817      	ldr	r0, [pc, #92]	@ (800089c <MX_ADC1_Init+0xfc>)
 800083e:	f001 fbf7 	bl	8002030 <HAL_ADCEx_MultiModeConfigChannel>
 8000842:	4603      	mov	r3, r0
 8000844:	2b00      	cmp	r3, #0
 8000846:	d001      	beq.n	800084c <MX_ADC1_Init+0xac>
    {
        Error_Handler();
 8000848:	f000 f860 	bl	800090c <Error_Handler>
    }

    // Channel 1: ADC_CHANNEL_5
    sConfig.Channel = ADC_CHANNEL_5;
 800084c:	4b15      	ldr	r3, [pc, #84]	@ (80008a4 <MX_ADC1_Init+0x104>)
 800084e:	607b      	str	r3, [r7, #4]
    sConfig.Rank = ADC_REGULAR_RANK_1;
 8000850:	2306      	movs	r3, #6
 8000852:	60bb      	str	r3, [r7, #8]
    sConfig.SamplingTime = ADC_SAMPLETIME_47CYCLES_5;
 8000854:	2304      	movs	r3, #4
 8000856:	60fb      	str	r3, [r7, #12]
    sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000858:	237f      	movs	r3, #127	@ 0x7f
 800085a:	613b      	str	r3, [r7, #16]
    sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800085c:	2304      	movs	r3, #4
 800085e:	617b      	str	r3, [r7, #20]
    sConfig.Offset = 0;
 8000860:	2300      	movs	r3, #0
 8000862:	61bb      	str	r3, [r7, #24]
    if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000864:	1d3b      	adds	r3, r7, #4
 8000866:	4619      	mov	r1, r3
 8000868:	480c      	ldr	r0, [pc, #48]	@ (800089c <MX_ADC1_Init+0xfc>)
 800086a:	f000 feaf 	bl	80015cc <HAL_ADC_ConfigChannel>
 800086e:	4603      	mov	r3, r0
 8000870:	2b00      	cmp	r3, #0
 8000872:	d001      	beq.n	8000878 <MX_ADC1_Init+0xd8>
    {
        Error_Handler();
 8000874:	f000 f84a 	bl	800090c <Error_Handler>
    }

    // Channel 2: ADC_CHANNEL_4
    sConfig.Channel = ADC_CHANNEL_4;
 8000878:	4b0b      	ldr	r3, [pc, #44]	@ (80008a8 <MX_ADC1_Init+0x108>)
 800087a:	607b      	str	r3, [r7, #4]
    sConfig.Rank = ADC_REGULAR_RANK_2;
 800087c:	230c      	movs	r3, #12
 800087e:	60bb      	str	r3, [r7, #8]
    if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000880:	1d3b      	adds	r3, r7, #4
 8000882:	4619      	mov	r1, r3
 8000884:	4805      	ldr	r0, [pc, #20]	@ (800089c <MX_ADC1_Init+0xfc>)
 8000886:	f000 fea1 	bl	80015cc <HAL_ADC_ConfigChannel>
 800088a:	4603      	mov	r3, r0
 800088c:	2b00      	cmp	r3, #0
 800088e:	d001      	beq.n	8000894 <MX_ADC1_Init+0xf4>
    {
        Error_Handler();
 8000890:	f000 f83c 	bl	800090c <Error_Handler>
    }
}
 8000894:	bf00      	nop
 8000896:	3728      	adds	r7, #40	@ 0x28
 8000898:	46bd      	mov	sp, r7
 800089a:	bd80      	pop	{r7, pc}
 800089c:	20000078 	.word	0x20000078
 80008a0:	50040000 	.word	0x50040000
 80008a4:	14f00020 	.word	0x14f00020
 80008a8:	10c00010 	.word	0x10c00010

080008ac <MX_USART2_UART_Init>:

static void MX_USART2_UART_Init(void)
{
 80008ac:	b580      	push	{r7, lr}
 80008ae:	af00      	add	r7, sp, #0
    huart2.Instance = USART2;
 80008b0:	4b14      	ldr	r3, [pc, #80]	@ (8000904 <MX_USART2_UART_Init+0x58>)
 80008b2:	4a15      	ldr	r2, [pc, #84]	@ (8000908 <MX_USART2_UART_Init+0x5c>)
 80008b4:	601a      	str	r2, [r3, #0]
    huart2.Init.BaudRate = 115200;
 80008b6:	4b13      	ldr	r3, [pc, #76]	@ (8000904 <MX_USART2_UART_Init+0x58>)
 80008b8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80008bc:	605a      	str	r2, [r3, #4]
    huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80008be:	4b11      	ldr	r3, [pc, #68]	@ (8000904 <MX_USART2_UART_Init+0x58>)
 80008c0:	2200      	movs	r2, #0
 80008c2:	609a      	str	r2, [r3, #8]
    huart2.Init.StopBits = UART_STOPBITS_1;
 80008c4:	4b0f      	ldr	r3, [pc, #60]	@ (8000904 <MX_USART2_UART_Init+0x58>)
 80008c6:	2200      	movs	r2, #0
 80008c8:	60da      	str	r2, [r3, #12]
    huart2.Init.Parity = UART_PARITY_NONE;
 80008ca:	4b0e      	ldr	r3, [pc, #56]	@ (8000904 <MX_USART2_UART_Init+0x58>)
 80008cc:	2200      	movs	r2, #0
 80008ce:	611a      	str	r2, [r3, #16]
    huart2.Init.Mode = UART_MODE_TX_RX;
 80008d0:	4b0c      	ldr	r3, [pc, #48]	@ (8000904 <MX_USART2_UART_Init+0x58>)
 80008d2:	220c      	movs	r2, #12
 80008d4:	615a      	str	r2, [r3, #20]
    huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80008d6:	4b0b      	ldr	r3, [pc, #44]	@ (8000904 <MX_USART2_UART_Init+0x58>)
 80008d8:	2200      	movs	r2, #0
 80008da:	619a      	str	r2, [r3, #24]
    huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80008dc:	4b09      	ldr	r3, [pc, #36]	@ (8000904 <MX_USART2_UART_Init+0x58>)
 80008de:	2200      	movs	r2, #0
 80008e0:	61da      	str	r2, [r3, #28]
    huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80008e2:	4b08      	ldr	r3, [pc, #32]	@ (8000904 <MX_USART2_UART_Init+0x58>)
 80008e4:	2200      	movs	r2, #0
 80008e6:	621a      	str	r2, [r3, #32]
    huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80008e8:	4b06      	ldr	r3, [pc, #24]	@ (8000904 <MX_USART2_UART_Init+0x58>)
 80008ea:	2200      	movs	r2, #0
 80008ec:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_UART_Init(&huart2) != HAL_OK)
 80008ee:	4805      	ldr	r0, [pc, #20]	@ (8000904 <MX_USART2_UART_Init+0x58>)
 80008f0:	f003 fc22 	bl	8004138 <HAL_UART_Init>
 80008f4:	4603      	mov	r3, r0
 80008f6:	2b00      	cmp	r3, #0
 80008f8:	d001      	beq.n	80008fe <MX_USART2_UART_Init+0x52>
    {
        Error_Handler();
 80008fa:	f000 f807 	bl	800090c <Error_Handler>
    }
}
 80008fe:	bf00      	nop
 8000900:	bd80      	pop	{r7, pc}
 8000902:	bf00      	nop
 8000904:	20000124 	.word	0x20000124
 8000908:	40004400 	.word	0x40004400

0800090c <Error_Handler>:

void Error_Handler(void)
{
 800090c:	b480      	push	{r7}
 800090e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000910:	b672      	cpsid	i
}
 8000912:	bf00      	nop
    __disable_irq();
    while (1) {}
 8000914:	bf00      	nop
 8000916:	e7fd      	b.n	8000914 <Error_Handler+0x8>

08000918 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000918:	b480      	push	{r7}
 800091a:	b083      	sub	sp, #12
 800091c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800091e:	4b0f      	ldr	r3, [pc, #60]	@ (800095c <HAL_MspInit+0x44>)
 8000920:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000922:	4a0e      	ldr	r2, [pc, #56]	@ (800095c <HAL_MspInit+0x44>)
 8000924:	f043 0301 	orr.w	r3, r3, #1
 8000928:	6613      	str	r3, [r2, #96]	@ 0x60
 800092a:	4b0c      	ldr	r3, [pc, #48]	@ (800095c <HAL_MspInit+0x44>)
 800092c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800092e:	f003 0301 	and.w	r3, r3, #1
 8000932:	607b      	str	r3, [r7, #4]
 8000934:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000936:	4b09      	ldr	r3, [pc, #36]	@ (800095c <HAL_MspInit+0x44>)
 8000938:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800093a:	4a08      	ldr	r2, [pc, #32]	@ (800095c <HAL_MspInit+0x44>)
 800093c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000940:	6593      	str	r3, [r2, #88]	@ 0x58
 8000942:	4b06      	ldr	r3, [pc, #24]	@ (800095c <HAL_MspInit+0x44>)
 8000944:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000946:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800094a:	603b      	str	r3, [r7, #0]
 800094c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800094e:	bf00      	nop
 8000950:	370c      	adds	r7, #12
 8000952:	46bd      	mov	sp, r7
 8000954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000958:	4770      	bx	lr
 800095a:	bf00      	nop
 800095c:	40021000 	.word	0x40021000

08000960 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000960:	b580      	push	{r7, lr}
 8000962:	b0ac      	sub	sp, #176	@ 0xb0
 8000964:	af00      	add	r7, sp, #0
 8000966:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000968:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800096c:	2200      	movs	r2, #0
 800096e:	601a      	str	r2, [r3, #0]
 8000970:	605a      	str	r2, [r3, #4]
 8000972:	609a      	str	r2, [r3, #8]
 8000974:	60da      	str	r2, [r3, #12]
 8000976:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000978:	f107 0314 	add.w	r3, r7, #20
 800097c:	2288      	movs	r2, #136	@ 0x88
 800097e:	2100      	movs	r1, #0
 8000980:	4618      	mov	r0, r3
 8000982:	f004 f9bb 	bl	8004cfc <memset>
  if(hadc->Instance==ADC1)
 8000986:	687b      	ldr	r3, [r7, #4]
 8000988:	681b      	ldr	r3, [r3, #0]
 800098a:	4a3c      	ldr	r2, [pc, #240]	@ (8000a7c <HAL_ADC_MspInit+0x11c>)
 800098c:	4293      	cmp	r3, r2
 800098e:	d171      	bne.n	8000a74 <HAL_ADC_MspInit+0x114>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000990:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000994:	617b      	str	r3, [r7, #20]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8000996:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800099a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 800099e:	2302      	movs	r3, #2
 80009a0:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 80009a2:	2301      	movs	r3, #1
 80009a4:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 80009a6:	2308      	movs	r3, #8
 80009a8:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 80009aa:	2307      	movs	r3, #7
 80009ac:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 80009ae:	2302      	movs	r3, #2
 80009b0:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 80009b2:	2302      	movs	r3, #2
 80009b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 80009b6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80009ba:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80009bc:	f107 0314 	add.w	r3, r7, #20
 80009c0:	4618      	mov	r0, r3
 80009c2:	f002 fefd 	bl	80037c0 <HAL_RCCEx_PeriphCLKConfig>
 80009c6:	4603      	mov	r3, r0
 80009c8:	2b00      	cmp	r3, #0
 80009ca:	d001      	beq.n	80009d0 <HAL_ADC_MspInit+0x70>
    {
      Error_Handler();
 80009cc:	f7ff ff9e 	bl	800090c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 80009d0:	4b2b      	ldr	r3, [pc, #172]	@ (8000a80 <HAL_ADC_MspInit+0x120>)
 80009d2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009d4:	4a2a      	ldr	r2, [pc, #168]	@ (8000a80 <HAL_ADC_MspInit+0x120>)
 80009d6:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80009da:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80009dc:	4b28      	ldr	r3, [pc, #160]	@ (8000a80 <HAL_ADC_MspInit+0x120>)
 80009de:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009e0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80009e4:	613b      	str	r3, [r7, #16]
 80009e6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80009e8:	4b25      	ldr	r3, [pc, #148]	@ (8000a80 <HAL_ADC_MspInit+0x120>)
 80009ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009ec:	4a24      	ldr	r2, [pc, #144]	@ (8000a80 <HAL_ADC_MspInit+0x120>)
 80009ee:	f043 0304 	orr.w	r3, r3, #4
 80009f2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80009f4:	4b22      	ldr	r3, [pc, #136]	@ (8000a80 <HAL_ADC_MspInit+0x120>)
 80009f6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009f8:	f003 0304 	and.w	r3, r3, #4
 80009fc:	60fb      	str	r3, [r7, #12]
 80009fe:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000a00:	2301      	movs	r3, #1
 8000a02:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000a06:	230b      	movs	r3, #11
 8000a08:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a0c:	2300      	movs	r3, #0
 8000a0e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a12:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000a16:	4619      	mov	r1, r3
 8000a18:	481a      	ldr	r0, [pc, #104]	@ (8000a84 <HAL_ADC_MspInit+0x124>)
 8000a1a:	f001 fec3 	bl	80027a4 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8000a1e:	4b1a      	ldr	r3, [pc, #104]	@ (8000a88 <HAL_ADC_MspInit+0x128>)
 8000a20:	4a1a      	ldr	r2, [pc, #104]	@ (8000a8c <HAL_ADC_MspInit+0x12c>)
 8000a22:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_0;
 8000a24:	4b18      	ldr	r3, [pc, #96]	@ (8000a88 <HAL_ADC_MspInit+0x128>)
 8000a26:	2200      	movs	r2, #0
 8000a28:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000a2a:	4b17      	ldr	r3, [pc, #92]	@ (8000a88 <HAL_ADC_MspInit+0x128>)
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000a30:	4b15      	ldr	r3, [pc, #84]	@ (8000a88 <HAL_ADC_MspInit+0x128>)
 8000a32:	2200      	movs	r2, #0
 8000a34:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000a36:	4b14      	ldr	r3, [pc, #80]	@ (8000a88 <HAL_ADC_MspInit+0x128>)
 8000a38:	2280      	movs	r2, #128	@ 0x80
 8000a3a:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000a3c:	4b12      	ldr	r3, [pc, #72]	@ (8000a88 <HAL_ADC_MspInit+0x128>)
 8000a3e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000a42:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000a44:	4b10      	ldr	r3, [pc, #64]	@ (8000a88 <HAL_ADC_MspInit+0x128>)
 8000a46:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000a4a:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000a4c:	4b0e      	ldr	r3, [pc, #56]	@ (8000a88 <HAL_ADC_MspInit+0x128>)
 8000a4e:	2220      	movs	r2, #32
 8000a50:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000a52:	4b0d      	ldr	r3, [pc, #52]	@ (8000a88 <HAL_ADC_MspInit+0x128>)
 8000a54:	2200      	movs	r2, #0
 8000a56:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000a58:	480b      	ldr	r0, [pc, #44]	@ (8000a88 <HAL_ADC_MspInit+0x128>)
 8000a5a:	f001 fcab 	bl	80023b4 <HAL_DMA_Init>
 8000a5e:	4603      	mov	r3, r0
 8000a60:	2b00      	cmp	r3, #0
 8000a62:	d001      	beq.n	8000a68 <HAL_ADC_MspInit+0x108>
    {
      Error_Handler();
 8000a64:	f7ff ff52 	bl	800090c <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8000a68:	687b      	ldr	r3, [r7, #4]
 8000a6a:	4a07      	ldr	r2, [pc, #28]	@ (8000a88 <HAL_ADC_MspInit+0x128>)
 8000a6c:	64da      	str	r2, [r3, #76]	@ 0x4c
 8000a6e:	4a06      	ldr	r2, [pc, #24]	@ (8000a88 <HAL_ADC_MspInit+0x128>)
 8000a70:	687b      	ldr	r3, [r7, #4]
 8000a72:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8000a74:	bf00      	nop
 8000a76:	37b0      	adds	r7, #176	@ 0xb0
 8000a78:	46bd      	mov	sp, r7
 8000a7a:	bd80      	pop	{r7, pc}
 8000a7c:	50040000 	.word	0x50040000
 8000a80:	40021000 	.word	0x40021000
 8000a84:	48000800 	.word	0x48000800
 8000a88:	200000dc 	.word	0x200000dc
 8000a8c:	40020008 	.word	0x40020008

08000a90 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000a90:	b580      	push	{r7, lr}
 8000a92:	b0ac      	sub	sp, #176	@ 0xb0
 8000a94:	af00      	add	r7, sp, #0
 8000a96:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a98:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000a9c:	2200      	movs	r2, #0
 8000a9e:	601a      	str	r2, [r3, #0]
 8000aa0:	605a      	str	r2, [r3, #4]
 8000aa2:	609a      	str	r2, [r3, #8]
 8000aa4:	60da      	str	r2, [r3, #12]
 8000aa6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000aa8:	f107 0314 	add.w	r3, r7, #20
 8000aac:	2288      	movs	r2, #136	@ 0x88
 8000aae:	2100      	movs	r1, #0
 8000ab0:	4618      	mov	r0, r3
 8000ab2:	f004 f923 	bl	8004cfc <memset>
  if(huart->Instance==USART2)
 8000ab6:	687b      	ldr	r3, [r7, #4]
 8000ab8:	681b      	ldr	r3, [r3, #0]
 8000aba:	4a21      	ldr	r2, [pc, #132]	@ (8000b40 <HAL_UART_MspInit+0xb0>)
 8000abc:	4293      	cmp	r3, r2
 8000abe:	d13b      	bne.n	8000b38 <HAL_UART_MspInit+0xa8>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000ac0:	2302      	movs	r3, #2
 8000ac2:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000ac4:	2300      	movs	r3, #0
 8000ac6:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000ac8:	f107 0314 	add.w	r3, r7, #20
 8000acc:	4618      	mov	r0, r3
 8000ace:	f002 fe77 	bl	80037c0 <HAL_RCCEx_PeriphCLKConfig>
 8000ad2:	4603      	mov	r3, r0
 8000ad4:	2b00      	cmp	r3, #0
 8000ad6:	d001      	beq.n	8000adc <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000ad8:	f7ff ff18 	bl	800090c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000adc:	4b19      	ldr	r3, [pc, #100]	@ (8000b44 <HAL_UART_MspInit+0xb4>)
 8000ade:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000ae0:	4a18      	ldr	r2, [pc, #96]	@ (8000b44 <HAL_UART_MspInit+0xb4>)
 8000ae2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000ae6:	6593      	str	r3, [r2, #88]	@ 0x58
 8000ae8:	4b16      	ldr	r3, [pc, #88]	@ (8000b44 <HAL_UART_MspInit+0xb4>)
 8000aea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000aec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000af0:	613b      	str	r3, [r7, #16]
 8000af2:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000af4:	4b13      	ldr	r3, [pc, #76]	@ (8000b44 <HAL_UART_MspInit+0xb4>)
 8000af6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000af8:	4a12      	ldr	r2, [pc, #72]	@ (8000b44 <HAL_UART_MspInit+0xb4>)
 8000afa:	f043 0301 	orr.w	r3, r3, #1
 8000afe:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b00:	4b10      	ldr	r3, [pc, #64]	@ (8000b44 <HAL_UART_MspInit+0xb4>)
 8000b02:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b04:	f003 0301 	and.w	r3, r3, #1
 8000b08:	60fb      	str	r3, [r7, #12]
 8000b0a:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000b0c:	230c      	movs	r3, #12
 8000b0e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b12:	2302      	movs	r3, #2
 8000b14:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b18:	2300      	movs	r3, #0
 8000b1a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b1e:	2303      	movs	r3, #3
 8000b20:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000b24:	2307      	movs	r3, #7
 8000b26:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b2a:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000b2e:	4619      	mov	r1, r3
 8000b30:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000b34:	f001 fe36 	bl	80027a4 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000b38:	bf00      	nop
 8000b3a:	37b0      	adds	r7, #176	@ 0xb0
 8000b3c:	46bd      	mov	sp, r7
 8000b3e:	bd80      	pop	{r7, pc}
 8000b40:	40004400 	.word	0x40004400
 8000b44:	40021000 	.word	0x40021000

08000b48 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b48:	b480      	push	{r7}
 8000b4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000b4c:	bf00      	nop
 8000b4e:	e7fd      	b.n	8000b4c <NMI_Handler+0x4>

08000b50 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b50:	b480      	push	{r7}
 8000b52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b54:	bf00      	nop
 8000b56:	e7fd      	b.n	8000b54 <HardFault_Handler+0x4>

08000b58 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b58:	b480      	push	{r7}
 8000b5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b5c:	bf00      	nop
 8000b5e:	e7fd      	b.n	8000b5c <MemManage_Handler+0x4>

08000b60 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b60:	b480      	push	{r7}
 8000b62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b64:	bf00      	nop
 8000b66:	e7fd      	b.n	8000b64 <BusFault_Handler+0x4>

08000b68 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b68:	b480      	push	{r7}
 8000b6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b6c:	bf00      	nop
 8000b6e:	e7fd      	b.n	8000b6c <UsageFault_Handler+0x4>

08000b70 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b70:	b480      	push	{r7}
 8000b72:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000b74:	bf00      	nop
 8000b76:	46bd      	mov	sp, r7
 8000b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b7c:	4770      	bx	lr

08000b7e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b7e:	b480      	push	{r7}
 8000b80:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b82:	bf00      	nop
 8000b84:	46bd      	mov	sp, r7
 8000b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b8a:	4770      	bx	lr

08000b8c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b8c:	b480      	push	{r7}
 8000b8e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b90:	bf00      	nop
 8000b92:	46bd      	mov	sp, r7
 8000b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b98:	4770      	bx	lr

08000b9a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b9a:	b580      	push	{r7, lr}
 8000b9c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b9e:	f000 f8db 	bl	8000d58 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000ba2:	bf00      	nop
 8000ba4:	bd80      	pop	{r7, pc}
	...

08000ba8 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8000ba8:	b580      	push	{r7, lr}
 8000baa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8000bac:	4802      	ldr	r0, [pc, #8]	@ (8000bb8 <DMA1_Channel1_IRQHandler+0x10>)
 8000bae:	f001 fd19 	bl	80025e4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8000bb2:	bf00      	nop
 8000bb4:	bd80      	pop	{r7, pc}
 8000bb6:	bf00      	nop
 8000bb8:	200000dc 	.word	0x200000dc

08000bbc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000bbc:	b580      	push	{r7, lr}
 8000bbe:	b086      	sub	sp, #24
 8000bc0:	af00      	add	r7, sp, #0
 8000bc2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000bc4:	4a14      	ldr	r2, [pc, #80]	@ (8000c18 <_sbrk+0x5c>)
 8000bc6:	4b15      	ldr	r3, [pc, #84]	@ (8000c1c <_sbrk+0x60>)
 8000bc8:	1ad3      	subs	r3, r2, r3
 8000bca:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000bcc:	697b      	ldr	r3, [r7, #20]
 8000bce:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000bd0:	4b13      	ldr	r3, [pc, #76]	@ (8000c20 <_sbrk+0x64>)
 8000bd2:	681b      	ldr	r3, [r3, #0]
 8000bd4:	2b00      	cmp	r3, #0
 8000bd6:	d102      	bne.n	8000bde <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000bd8:	4b11      	ldr	r3, [pc, #68]	@ (8000c20 <_sbrk+0x64>)
 8000bda:	4a12      	ldr	r2, [pc, #72]	@ (8000c24 <_sbrk+0x68>)
 8000bdc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000bde:	4b10      	ldr	r3, [pc, #64]	@ (8000c20 <_sbrk+0x64>)
 8000be0:	681a      	ldr	r2, [r3, #0]
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	4413      	add	r3, r2
 8000be6:	693a      	ldr	r2, [r7, #16]
 8000be8:	429a      	cmp	r2, r3
 8000bea:	d207      	bcs.n	8000bfc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000bec:	f004 f88e 	bl	8004d0c <__errno>
 8000bf0:	4603      	mov	r3, r0
 8000bf2:	220c      	movs	r2, #12
 8000bf4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000bf6:	f04f 33ff 	mov.w	r3, #4294967295
 8000bfa:	e009      	b.n	8000c10 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000bfc:	4b08      	ldr	r3, [pc, #32]	@ (8000c20 <_sbrk+0x64>)
 8000bfe:	681b      	ldr	r3, [r3, #0]
 8000c00:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000c02:	4b07      	ldr	r3, [pc, #28]	@ (8000c20 <_sbrk+0x64>)
 8000c04:	681a      	ldr	r2, [r3, #0]
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	4413      	add	r3, r2
 8000c0a:	4a05      	ldr	r2, [pc, #20]	@ (8000c20 <_sbrk+0x64>)
 8000c0c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000c0e:	68fb      	ldr	r3, [r7, #12]
}
 8000c10:	4618      	mov	r0, r3
 8000c12:	3718      	adds	r7, #24
 8000c14:	46bd      	mov	sp, r7
 8000c16:	bd80      	pop	{r7, pc}
 8000c18:	20018000 	.word	0x20018000
 8000c1c:	00000400 	.word	0x00000400
 8000c20:	200001e4 	.word	0x200001e4
 8000c24:	20000338 	.word	0x20000338

08000c28 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000c28:	b480      	push	{r7}
 8000c2a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000c2c:	4b06      	ldr	r3, [pc, #24]	@ (8000c48 <SystemInit+0x20>)
 8000c2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000c32:	4a05      	ldr	r2, [pc, #20]	@ (8000c48 <SystemInit+0x20>)
 8000c34:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000c38:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8000c3c:	bf00      	nop
 8000c3e:	46bd      	mov	sp, r7
 8000c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop
 8000c48:	e000ed00 	.word	0xe000ed00

08000c4c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000c4c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000c84 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000c50:	f7ff ffea 	bl	8000c28 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000c54:	480c      	ldr	r0, [pc, #48]	@ (8000c88 <LoopForever+0x6>)
  ldr r1, =_edata
 8000c56:	490d      	ldr	r1, [pc, #52]	@ (8000c8c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000c58:	4a0d      	ldr	r2, [pc, #52]	@ (8000c90 <LoopForever+0xe>)
  movs r3, #0
 8000c5a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c5c:	e002      	b.n	8000c64 <LoopCopyDataInit>

08000c5e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c5e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c60:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c62:	3304      	adds	r3, #4

08000c64 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c64:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c66:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c68:	d3f9      	bcc.n	8000c5e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c6a:	4a0a      	ldr	r2, [pc, #40]	@ (8000c94 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000c6c:	4c0a      	ldr	r4, [pc, #40]	@ (8000c98 <LoopForever+0x16>)
  movs r3, #0
 8000c6e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c70:	e001      	b.n	8000c76 <LoopFillZerobss>

08000c72 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c72:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c74:	3204      	adds	r2, #4

08000c76 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c76:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c78:	d3fb      	bcc.n	8000c72 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000c7a:	f004 f84d 	bl	8004d18 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000c7e:	f7ff fc95 	bl	80005ac <main>

08000c82 <LoopForever>:

LoopForever:
    b LoopForever
 8000c82:	e7fe      	b.n	8000c82 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000c84:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000c88:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c8c:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000c90:	080056c0 	.word	0x080056c0
  ldr r2, =_sbss
 8000c94:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000c98:	20000334 	.word	0x20000334

08000c9c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000c9c:	e7fe      	b.n	8000c9c <ADC1_2_IRQHandler>
	...

08000ca0 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ca0:	b580      	push	{r7, lr}
 8000ca2:	b082      	sub	sp, #8
 8000ca4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000ca6:	2300      	movs	r3, #0
 8000ca8:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000caa:	4b0c      	ldr	r3, [pc, #48]	@ (8000cdc <HAL_Init+0x3c>)
 8000cac:	681b      	ldr	r3, [r3, #0]
 8000cae:	4a0b      	ldr	r2, [pc, #44]	@ (8000cdc <HAL_Init+0x3c>)
 8000cb0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000cb4:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000cb6:	2003      	movs	r0, #3
 8000cb8:	f001 fb3a 	bl	8002330 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000cbc:	2000      	movs	r0, #0
 8000cbe:	f000 f80f 	bl	8000ce0 <HAL_InitTick>
 8000cc2:	4603      	mov	r3, r0
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	d002      	beq.n	8000cce <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8000cc8:	2301      	movs	r3, #1
 8000cca:	71fb      	strb	r3, [r7, #7]
 8000ccc:	e001      	b.n	8000cd2 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000cce:	f7ff fe23 	bl	8000918 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000cd2:	79fb      	ldrb	r3, [r7, #7]
}
 8000cd4:	4618      	mov	r0, r3
 8000cd6:	3708      	adds	r7, #8
 8000cd8:	46bd      	mov	sp, r7
 8000cda:	bd80      	pop	{r7, pc}
 8000cdc:	40022000 	.word	0x40022000

08000ce0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ce0:	b580      	push	{r7, lr}
 8000ce2:	b084      	sub	sp, #16
 8000ce4:	af00      	add	r7, sp, #0
 8000ce6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000ce8:	2300      	movs	r3, #0
 8000cea:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000cec:	4b17      	ldr	r3, [pc, #92]	@ (8000d4c <HAL_InitTick+0x6c>)
 8000cee:	781b      	ldrb	r3, [r3, #0]
 8000cf0:	2b00      	cmp	r3, #0
 8000cf2:	d023      	beq.n	8000d3c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000cf4:	4b16      	ldr	r3, [pc, #88]	@ (8000d50 <HAL_InitTick+0x70>)
 8000cf6:	681a      	ldr	r2, [r3, #0]
 8000cf8:	4b14      	ldr	r3, [pc, #80]	@ (8000d4c <HAL_InitTick+0x6c>)
 8000cfa:	781b      	ldrb	r3, [r3, #0]
 8000cfc:	4619      	mov	r1, r3
 8000cfe:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000d02:	fbb3 f3f1 	udiv	r3, r3, r1
 8000d06:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d0a:	4618      	mov	r0, r3
 8000d0c:	f001 fb45 	bl	800239a <HAL_SYSTICK_Config>
 8000d10:	4603      	mov	r3, r0
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	d10f      	bne.n	8000d36 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	2b0f      	cmp	r3, #15
 8000d1a:	d809      	bhi.n	8000d30 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	6879      	ldr	r1, [r7, #4]
 8000d20:	f04f 30ff 	mov.w	r0, #4294967295
 8000d24:	f001 fb0f 	bl	8002346 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000d28:	4a0a      	ldr	r2, [pc, #40]	@ (8000d54 <HAL_InitTick+0x74>)
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	6013      	str	r3, [r2, #0]
 8000d2e:	e007      	b.n	8000d40 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000d30:	2301      	movs	r3, #1
 8000d32:	73fb      	strb	r3, [r7, #15]
 8000d34:	e004      	b.n	8000d40 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000d36:	2301      	movs	r3, #1
 8000d38:	73fb      	strb	r3, [r7, #15]
 8000d3a:	e001      	b.n	8000d40 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000d3c:	2301      	movs	r3, #1
 8000d3e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000d40:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d42:	4618      	mov	r0, r3
 8000d44:	3710      	adds	r7, #16
 8000d46:	46bd      	mov	sp, r7
 8000d48:	bd80      	pop	{r7, pc}
 8000d4a:	bf00      	nop
 8000d4c:	20000008 	.word	0x20000008
 8000d50:	20000000 	.word	0x20000000
 8000d54:	20000004 	.word	0x20000004

08000d58 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d58:	b480      	push	{r7}
 8000d5a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000d5c:	4b06      	ldr	r3, [pc, #24]	@ (8000d78 <HAL_IncTick+0x20>)
 8000d5e:	781b      	ldrb	r3, [r3, #0]
 8000d60:	461a      	mov	r2, r3
 8000d62:	4b06      	ldr	r3, [pc, #24]	@ (8000d7c <HAL_IncTick+0x24>)
 8000d64:	681b      	ldr	r3, [r3, #0]
 8000d66:	4413      	add	r3, r2
 8000d68:	4a04      	ldr	r2, [pc, #16]	@ (8000d7c <HAL_IncTick+0x24>)
 8000d6a:	6013      	str	r3, [r2, #0]
}
 8000d6c:	bf00      	nop
 8000d6e:	46bd      	mov	sp, r7
 8000d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d74:	4770      	bx	lr
 8000d76:	bf00      	nop
 8000d78:	20000008 	.word	0x20000008
 8000d7c:	200001e8 	.word	0x200001e8

08000d80 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d80:	b480      	push	{r7}
 8000d82:	af00      	add	r7, sp, #0
  return uwTick;
 8000d84:	4b03      	ldr	r3, [pc, #12]	@ (8000d94 <HAL_GetTick+0x14>)
 8000d86:	681b      	ldr	r3, [r3, #0]
}
 8000d88:	4618      	mov	r0, r3
 8000d8a:	46bd      	mov	sp, r7
 8000d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d90:	4770      	bx	lr
 8000d92:	bf00      	nop
 8000d94:	200001e8 	.word	0x200001e8

08000d98 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000d98:	b580      	push	{r7, lr}
 8000d9a:	b084      	sub	sp, #16
 8000d9c:	af00      	add	r7, sp, #0
 8000d9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000da0:	f7ff ffee 	bl	8000d80 <HAL_GetTick>
 8000da4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000daa:	68fb      	ldr	r3, [r7, #12]
 8000dac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000db0:	d005      	beq.n	8000dbe <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8000db2:	4b0a      	ldr	r3, [pc, #40]	@ (8000ddc <HAL_Delay+0x44>)
 8000db4:	781b      	ldrb	r3, [r3, #0]
 8000db6:	461a      	mov	r2, r3
 8000db8:	68fb      	ldr	r3, [r7, #12]
 8000dba:	4413      	add	r3, r2
 8000dbc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000dbe:	bf00      	nop
 8000dc0:	f7ff ffde 	bl	8000d80 <HAL_GetTick>
 8000dc4:	4602      	mov	r2, r0
 8000dc6:	68bb      	ldr	r3, [r7, #8]
 8000dc8:	1ad3      	subs	r3, r2, r3
 8000dca:	68fa      	ldr	r2, [r7, #12]
 8000dcc:	429a      	cmp	r2, r3
 8000dce:	d8f7      	bhi.n	8000dc0 <HAL_Delay+0x28>
  {
  }
}
 8000dd0:	bf00      	nop
 8000dd2:	bf00      	nop
 8000dd4:	3710      	adds	r7, #16
 8000dd6:	46bd      	mov	sp, r7
 8000dd8:	bd80      	pop	{r7, pc}
 8000dda:	bf00      	nop
 8000ddc:	20000008 	.word	0x20000008

08000de0 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8000de0:	b480      	push	{r7}
 8000de2:	b083      	sub	sp, #12
 8000de4:	af00      	add	r7, sp, #0
 8000de6:	6078      	str	r0, [r7, #4]
 8000de8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	689b      	ldr	r3, [r3, #8]
 8000dee:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8000df2:	683b      	ldr	r3, [r7, #0]
 8000df4:	431a      	orrs	r2, r3
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	609a      	str	r2, [r3, #8]
}
 8000dfa:	bf00      	nop
 8000dfc:	370c      	adds	r7, #12
 8000dfe:	46bd      	mov	sp, r7
 8000e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e04:	4770      	bx	lr

08000e06 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8000e06:	b480      	push	{r7}
 8000e08:	b083      	sub	sp, #12
 8000e0a:	af00      	add	r7, sp, #0
 8000e0c:	6078      	str	r0, [r7, #4]
 8000e0e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	689b      	ldr	r3, [r3, #8]
 8000e14:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8000e18:	683b      	ldr	r3, [r7, #0]
 8000e1a:	431a      	orrs	r2, r3
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	609a      	str	r2, [r3, #8]
}
 8000e20:	bf00      	nop
 8000e22:	370c      	adds	r7, #12
 8000e24:	46bd      	mov	sp, r7
 8000e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e2a:	4770      	bx	lr

08000e2c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8000e2c:	b480      	push	{r7}
 8000e2e:	b083      	sub	sp, #12
 8000e30:	af00      	add	r7, sp, #0
 8000e32:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	689b      	ldr	r3, [r3, #8]
 8000e38:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8000e3c:	4618      	mov	r0, r3
 8000e3e:	370c      	adds	r7, #12
 8000e40:	46bd      	mov	sp, r7
 8000e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e46:	4770      	bx	lr

08000e48 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8000e48:	b480      	push	{r7}
 8000e4a:	b087      	sub	sp, #28
 8000e4c:	af00      	add	r7, sp, #0
 8000e4e:	60f8      	str	r0, [r7, #12]
 8000e50:	60b9      	str	r1, [r7, #8]
 8000e52:	607a      	str	r2, [r7, #4]
 8000e54:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000e56:	68fb      	ldr	r3, [r7, #12]
 8000e58:	3360      	adds	r3, #96	@ 0x60
 8000e5a:	461a      	mov	r2, r3
 8000e5c:	68bb      	ldr	r3, [r7, #8]
 8000e5e:	009b      	lsls	r3, r3, #2
 8000e60:	4413      	add	r3, r2
 8000e62:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000e64:	697b      	ldr	r3, [r7, #20]
 8000e66:	681a      	ldr	r2, [r3, #0]
 8000e68:	4b08      	ldr	r3, [pc, #32]	@ (8000e8c <LL_ADC_SetOffset+0x44>)
 8000e6a:	4013      	ands	r3, r2
 8000e6c:	687a      	ldr	r2, [r7, #4]
 8000e6e:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8000e72:	683a      	ldr	r2, [r7, #0]
 8000e74:	430a      	orrs	r2, r1
 8000e76:	4313      	orrs	r3, r2
 8000e78:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8000e7c:	697b      	ldr	r3, [r7, #20]
 8000e7e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8000e80:	bf00      	nop
 8000e82:	371c      	adds	r7, #28
 8000e84:	46bd      	mov	sp, r7
 8000e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e8a:	4770      	bx	lr
 8000e8c:	03fff000 	.word	0x03fff000

08000e90 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8000e90:	b480      	push	{r7}
 8000e92:	b085      	sub	sp, #20
 8000e94:	af00      	add	r7, sp, #0
 8000e96:	6078      	str	r0, [r7, #4]
 8000e98:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	3360      	adds	r3, #96	@ 0x60
 8000e9e:	461a      	mov	r2, r3
 8000ea0:	683b      	ldr	r3, [r7, #0]
 8000ea2:	009b      	lsls	r3, r3, #2
 8000ea4:	4413      	add	r3, r2
 8000ea6:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8000ea8:	68fb      	ldr	r3, [r7, #12]
 8000eaa:	681b      	ldr	r3, [r3, #0]
 8000eac:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8000eb0:	4618      	mov	r0, r3
 8000eb2:	3714      	adds	r7, #20
 8000eb4:	46bd      	mov	sp, r7
 8000eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eba:	4770      	bx	lr

08000ebc <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8000ebc:	b480      	push	{r7}
 8000ebe:	b087      	sub	sp, #28
 8000ec0:	af00      	add	r7, sp, #0
 8000ec2:	60f8      	str	r0, [r7, #12]
 8000ec4:	60b9      	str	r1, [r7, #8]
 8000ec6:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000ec8:	68fb      	ldr	r3, [r7, #12]
 8000eca:	3360      	adds	r3, #96	@ 0x60
 8000ecc:	461a      	mov	r2, r3
 8000ece:	68bb      	ldr	r3, [r7, #8]
 8000ed0:	009b      	lsls	r3, r3, #2
 8000ed2:	4413      	add	r3, r2
 8000ed4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000ed6:	697b      	ldr	r3, [r7, #20]
 8000ed8:	681b      	ldr	r3, [r3, #0]
 8000eda:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	431a      	orrs	r2, r3
 8000ee2:	697b      	ldr	r3, [r7, #20]
 8000ee4:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8000ee6:	bf00      	nop
 8000ee8:	371c      	adds	r7, #28
 8000eea:	46bd      	mov	sp, r7
 8000eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef0:	4770      	bx	lr

08000ef2 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8000ef2:	b480      	push	{r7}
 8000ef4:	b083      	sub	sp, #12
 8000ef6:	af00      	add	r7, sp, #0
 8000ef8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	68db      	ldr	r3, [r3, #12]
 8000efe:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8000f02:	2b00      	cmp	r3, #0
 8000f04:	d101      	bne.n	8000f0a <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8000f06:	2301      	movs	r3, #1
 8000f08:	e000      	b.n	8000f0c <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8000f0a:	2300      	movs	r3, #0
}
 8000f0c:	4618      	mov	r0, r3
 8000f0e:	370c      	adds	r7, #12
 8000f10:	46bd      	mov	sp, r7
 8000f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f16:	4770      	bx	lr

08000f18 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8000f18:	b480      	push	{r7}
 8000f1a:	b087      	sub	sp, #28
 8000f1c:	af00      	add	r7, sp, #0
 8000f1e:	60f8      	str	r0, [r7, #12]
 8000f20:	60b9      	str	r1, [r7, #8]
 8000f22:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8000f24:	68fb      	ldr	r3, [r7, #12]
 8000f26:	3330      	adds	r3, #48	@ 0x30
 8000f28:	461a      	mov	r2, r3
 8000f2a:	68bb      	ldr	r3, [r7, #8]
 8000f2c:	0a1b      	lsrs	r3, r3, #8
 8000f2e:	009b      	lsls	r3, r3, #2
 8000f30:	f003 030c 	and.w	r3, r3, #12
 8000f34:	4413      	add	r3, r2
 8000f36:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8000f38:	697b      	ldr	r3, [r7, #20]
 8000f3a:	681a      	ldr	r2, [r3, #0]
 8000f3c:	68bb      	ldr	r3, [r7, #8]
 8000f3e:	f003 031f 	and.w	r3, r3, #31
 8000f42:	211f      	movs	r1, #31
 8000f44:	fa01 f303 	lsl.w	r3, r1, r3
 8000f48:	43db      	mvns	r3, r3
 8000f4a:	401a      	ands	r2, r3
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	0e9b      	lsrs	r3, r3, #26
 8000f50:	f003 011f 	and.w	r1, r3, #31
 8000f54:	68bb      	ldr	r3, [r7, #8]
 8000f56:	f003 031f 	and.w	r3, r3, #31
 8000f5a:	fa01 f303 	lsl.w	r3, r1, r3
 8000f5e:	431a      	orrs	r2, r3
 8000f60:	697b      	ldr	r3, [r7, #20]
 8000f62:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8000f64:	bf00      	nop
 8000f66:	371c      	adds	r7, #28
 8000f68:	46bd      	mov	sp, r7
 8000f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f6e:	4770      	bx	lr

08000f70 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8000f70:	b480      	push	{r7}
 8000f72:	b087      	sub	sp, #28
 8000f74:	af00      	add	r7, sp, #0
 8000f76:	60f8      	str	r0, [r7, #12]
 8000f78:	60b9      	str	r1, [r7, #8]
 8000f7a:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8000f7c:	68fb      	ldr	r3, [r7, #12]
 8000f7e:	3314      	adds	r3, #20
 8000f80:	461a      	mov	r2, r3
 8000f82:	68bb      	ldr	r3, [r7, #8]
 8000f84:	0e5b      	lsrs	r3, r3, #25
 8000f86:	009b      	lsls	r3, r3, #2
 8000f88:	f003 0304 	and.w	r3, r3, #4
 8000f8c:	4413      	add	r3, r2
 8000f8e:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8000f90:	697b      	ldr	r3, [r7, #20]
 8000f92:	681a      	ldr	r2, [r3, #0]
 8000f94:	68bb      	ldr	r3, [r7, #8]
 8000f96:	0d1b      	lsrs	r3, r3, #20
 8000f98:	f003 031f 	and.w	r3, r3, #31
 8000f9c:	2107      	movs	r1, #7
 8000f9e:	fa01 f303 	lsl.w	r3, r1, r3
 8000fa2:	43db      	mvns	r3, r3
 8000fa4:	401a      	ands	r2, r3
 8000fa6:	68bb      	ldr	r3, [r7, #8]
 8000fa8:	0d1b      	lsrs	r3, r3, #20
 8000faa:	f003 031f 	and.w	r3, r3, #31
 8000fae:	6879      	ldr	r1, [r7, #4]
 8000fb0:	fa01 f303 	lsl.w	r3, r1, r3
 8000fb4:	431a      	orrs	r2, r3
 8000fb6:	697b      	ldr	r3, [r7, #20]
 8000fb8:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8000fba:	bf00      	nop
 8000fbc:	371c      	adds	r7, #28
 8000fbe:	46bd      	mov	sp, r7
 8000fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc4:	4770      	bx	lr
	...

08000fc8 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8000fc8:	b480      	push	{r7}
 8000fca:	b085      	sub	sp, #20
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	60f8      	str	r0, [r7, #12]
 8000fd0:	60b9      	str	r1, [r7, #8]
 8000fd2:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8000fd4:	68fb      	ldr	r3, [r7, #12]
 8000fd6:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8000fda:	68bb      	ldr	r3, [r7, #8]
 8000fdc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8000fe0:	43db      	mvns	r3, r3
 8000fe2:	401a      	ands	r2, r3
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	f003 0318 	and.w	r3, r3, #24
 8000fea:	4908      	ldr	r1, [pc, #32]	@ (800100c <LL_ADC_SetChannelSingleDiff+0x44>)
 8000fec:	40d9      	lsrs	r1, r3
 8000fee:	68bb      	ldr	r3, [r7, #8]
 8000ff0:	400b      	ands	r3, r1
 8000ff2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8000ff6:	431a      	orrs	r2, r3
 8000ff8:	68fb      	ldr	r3, [r7, #12]
 8000ffa:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8000ffe:	bf00      	nop
 8001000:	3714      	adds	r7, #20
 8001002:	46bd      	mov	sp, r7
 8001004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001008:	4770      	bx	lr
 800100a:	bf00      	nop
 800100c:	0007ffff 	.word	0x0007ffff

08001010 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001010:	b480      	push	{r7}
 8001012:	b083      	sub	sp, #12
 8001014:	af00      	add	r7, sp, #0
 8001016:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	689b      	ldr	r3, [r3, #8]
 800101c:	f003 031f 	and.w	r3, r3, #31
}
 8001020:	4618      	mov	r0, r3
 8001022:	370c      	adds	r7, #12
 8001024:	46bd      	mov	sp, r7
 8001026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800102a:	4770      	bx	lr

0800102c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 800102c:	b480      	push	{r7}
 800102e:	b083      	sub	sp, #12
 8001030:	af00      	add	r7, sp, #0
 8001032:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	689b      	ldr	r3, [r3, #8]
 8001038:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 800103c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001040:	687a      	ldr	r2, [r7, #4]
 8001042:	6093      	str	r3, [r2, #8]
}
 8001044:	bf00      	nop
 8001046:	370c      	adds	r7, #12
 8001048:	46bd      	mov	sp, r7
 800104a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800104e:	4770      	bx	lr

08001050 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8001050:	b480      	push	{r7}
 8001052:	b083      	sub	sp, #12
 8001054:	af00      	add	r7, sp, #0
 8001056:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	689b      	ldr	r3, [r3, #8]
 800105c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001060:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001064:	d101      	bne.n	800106a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8001066:	2301      	movs	r3, #1
 8001068:	e000      	b.n	800106c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800106a:	2300      	movs	r3, #0
}
 800106c:	4618      	mov	r0, r3
 800106e:	370c      	adds	r7, #12
 8001070:	46bd      	mov	sp, r7
 8001072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001076:	4770      	bx	lr

08001078 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001078:	b480      	push	{r7}
 800107a:	b083      	sub	sp, #12
 800107c:	af00      	add	r7, sp, #0
 800107e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	689b      	ldr	r3, [r3, #8]
 8001084:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8001088:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800108c:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001094:	bf00      	nop
 8001096:	370c      	adds	r7, #12
 8001098:	46bd      	mov	sp, r7
 800109a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800109e:	4770      	bx	lr

080010a0 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80010a0:	b480      	push	{r7}
 80010a2:	b083      	sub	sp, #12
 80010a4:	af00      	add	r7, sp, #0
 80010a6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	689b      	ldr	r3, [r3, #8]
 80010ac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80010b0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80010b4:	d101      	bne.n	80010ba <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80010b6:	2301      	movs	r3, #1
 80010b8:	e000      	b.n	80010bc <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80010ba:	2300      	movs	r3, #0
}
 80010bc:	4618      	mov	r0, r3
 80010be:	370c      	adds	r7, #12
 80010c0:	46bd      	mov	sp, r7
 80010c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c6:	4770      	bx	lr

080010c8 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80010c8:	b480      	push	{r7}
 80010ca:	b083      	sub	sp, #12
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	689b      	ldr	r3, [r3, #8]
 80010d4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80010d8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80010dc:	f043 0201 	orr.w	r2, r3, #1
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80010e4:	bf00      	nop
 80010e6:	370c      	adds	r7, #12
 80010e8:	46bd      	mov	sp, r7
 80010ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ee:	4770      	bx	lr

080010f0 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80010f0:	b480      	push	{r7}
 80010f2:	b083      	sub	sp, #12
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	689b      	ldr	r3, [r3, #8]
 80010fc:	f003 0301 	and.w	r3, r3, #1
 8001100:	2b01      	cmp	r3, #1
 8001102:	d101      	bne.n	8001108 <LL_ADC_IsEnabled+0x18>
 8001104:	2301      	movs	r3, #1
 8001106:	e000      	b.n	800110a <LL_ADC_IsEnabled+0x1a>
 8001108:	2300      	movs	r3, #0
}
 800110a:	4618      	mov	r0, r3
 800110c:	370c      	adds	r7, #12
 800110e:	46bd      	mov	sp, r7
 8001110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001114:	4770      	bx	lr

08001116 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001116:	b480      	push	{r7}
 8001118:	b083      	sub	sp, #12
 800111a:	af00      	add	r7, sp, #0
 800111c:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	689b      	ldr	r3, [r3, #8]
 8001122:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001126:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800112a:	f043 0204 	orr.w	r2, r3, #4
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8001132:	bf00      	nop
 8001134:	370c      	adds	r7, #12
 8001136:	46bd      	mov	sp, r7
 8001138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800113c:	4770      	bx	lr

0800113e <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800113e:	b480      	push	{r7}
 8001140:	b083      	sub	sp, #12
 8001142:	af00      	add	r7, sp, #0
 8001144:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	689b      	ldr	r3, [r3, #8]
 800114a:	f003 0304 	and.w	r3, r3, #4
 800114e:	2b04      	cmp	r3, #4
 8001150:	d101      	bne.n	8001156 <LL_ADC_REG_IsConversionOngoing+0x18>
 8001152:	2301      	movs	r3, #1
 8001154:	e000      	b.n	8001158 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001156:	2300      	movs	r3, #0
}
 8001158:	4618      	mov	r0, r3
 800115a:	370c      	adds	r7, #12
 800115c:	46bd      	mov	sp, r7
 800115e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001162:	4770      	bx	lr

08001164 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001164:	b480      	push	{r7}
 8001166:	b083      	sub	sp, #12
 8001168:	af00      	add	r7, sp, #0
 800116a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	689b      	ldr	r3, [r3, #8]
 8001170:	f003 0308 	and.w	r3, r3, #8
 8001174:	2b08      	cmp	r3, #8
 8001176:	d101      	bne.n	800117c <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001178:	2301      	movs	r3, #1
 800117a:	e000      	b.n	800117e <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800117c:	2300      	movs	r3, #0
}
 800117e:	4618      	mov	r0, r3
 8001180:	370c      	adds	r7, #12
 8001182:	46bd      	mov	sp, r7
 8001184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001188:	4770      	bx	lr
	...

0800118c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800118c:	b590      	push	{r4, r7, lr}
 800118e:	b089      	sub	sp, #36	@ 0x24
 8001190:	af00      	add	r7, sp, #0
 8001192:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001194:	2300      	movs	r3, #0
 8001196:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8001198:	2300      	movs	r3, #0
 800119a:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d101      	bne.n	80011a6 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80011a2:	2301      	movs	r3, #1
 80011a4:	e130      	b.n	8001408 <HAL_ADC_Init+0x27c>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	691b      	ldr	r3, [r3, #16]
 80011aa:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d109      	bne.n	80011c8 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80011b4:	6878      	ldr	r0, [r7, #4]
 80011b6:	f7ff fbd3 	bl	8000960 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	2200      	movs	r2, #0
 80011be:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	2200      	movs	r2, #0
 80011c4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	4618      	mov	r0, r3
 80011ce:	f7ff ff3f 	bl	8001050 <LL_ADC_IsDeepPowerDownEnabled>
 80011d2:	4603      	mov	r3, r0
 80011d4:	2b00      	cmp	r3, #0
 80011d6:	d004      	beq.n	80011e2 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	4618      	mov	r0, r3
 80011de:	f7ff ff25 	bl	800102c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	4618      	mov	r0, r3
 80011e8:	f7ff ff5a 	bl	80010a0 <LL_ADC_IsInternalRegulatorEnabled>
 80011ec:	4603      	mov	r3, r0
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d115      	bne.n	800121e <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	4618      	mov	r0, r3
 80011f8:	f7ff ff3e 	bl	8001078 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80011fc:	4b84      	ldr	r3, [pc, #528]	@ (8001410 <HAL_ADC_Init+0x284>)
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	099b      	lsrs	r3, r3, #6
 8001202:	4a84      	ldr	r2, [pc, #528]	@ (8001414 <HAL_ADC_Init+0x288>)
 8001204:	fba2 2303 	umull	r2, r3, r2, r3
 8001208:	099b      	lsrs	r3, r3, #6
 800120a:	3301      	adds	r3, #1
 800120c:	005b      	lsls	r3, r3, #1
 800120e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001210:	e002      	b.n	8001218 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8001212:	68fb      	ldr	r3, [r7, #12]
 8001214:	3b01      	subs	r3, #1
 8001216:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001218:	68fb      	ldr	r3, [r7, #12]
 800121a:	2b00      	cmp	r3, #0
 800121c:	d1f9      	bne.n	8001212 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	4618      	mov	r0, r3
 8001224:	f7ff ff3c 	bl	80010a0 <LL_ADC_IsInternalRegulatorEnabled>
 8001228:	4603      	mov	r3, r0
 800122a:	2b00      	cmp	r3, #0
 800122c:	d10d      	bne.n	800124a <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001232:	f043 0210 	orr.w	r2, r3, #16
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800123e:	f043 0201 	orr.w	r2, r3, #1
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8001246:	2301      	movs	r3, #1
 8001248:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	4618      	mov	r0, r3
 8001250:	f7ff ff75 	bl	800113e <LL_ADC_REG_IsConversionOngoing>
 8001254:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800125a:	f003 0310 	and.w	r3, r3, #16
 800125e:	2b00      	cmp	r3, #0
 8001260:	f040 80c9 	bne.w	80013f6 <HAL_ADC_Init+0x26a>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8001264:	697b      	ldr	r3, [r7, #20]
 8001266:	2b00      	cmp	r3, #0
 8001268:	f040 80c5 	bne.w	80013f6 <HAL_ADC_Init+0x26a>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001270:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8001274:	f043 0202 	orr.w	r2, r3, #2
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	4618      	mov	r0, r3
 8001282:	f7ff ff35 	bl	80010f0 <LL_ADC_IsEnabled>
 8001286:	4603      	mov	r3, r0
 8001288:	2b00      	cmp	r3, #0
 800128a:	d115      	bne.n	80012b8 <HAL_ADC_Init+0x12c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800128c:	4862      	ldr	r0, [pc, #392]	@ (8001418 <HAL_ADC_Init+0x28c>)
 800128e:	f7ff ff2f 	bl	80010f0 <LL_ADC_IsEnabled>
 8001292:	4604      	mov	r4, r0
 8001294:	4861      	ldr	r0, [pc, #388]	@ (800141c <HAL_ADC_Init+0x290>)
 8001296:	f7ff ff2b 	bl	80010f0 <LL_ADC_IsEnabled>
 800129a:	4603      	mov	r3, r0
 800129c:	431c      	orrs	r4, r3
 800129e:	4860      	ldr	r0, [pc, #384]	@ (8001420 <HAL_ADC_Init+0x294>)
 80012a0:	f7ff ff26 	bl	80010f0 <LL_ADC_IsEnabled>
 80012a4:	4603      	mov	r3, r0
 80012a6:	4323      	orrs	r3, r4
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d105      	bne.n	80012b8 <HAL_ADC_Init+0x12c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	685b      	ldr	r3, [r3, #4]
 80012b0:	4619      	mov	r1, r3
 80012b2:	485c      	ldr	r0, [pc, #368]	@ (8001424 <HAL_ADC_Init+0x298>)
 80012b4:	f7ff fd94 	bl	8000de0 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	7e5b      	ldrb	r3, [r3, #25]
 80012bc:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80012c2:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 80012c8:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 80012ce:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80012d6:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80012d8:	4313      	orrs	r3, r2
 80012da:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	f893 3020 	ldrb.w	r3, [r3, #32]
 80012e2:	2b01      	cmp	r3, #1
 80012e4:	d106      	bne.n	80012f4 <HAL_ADC_Init+0x168>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80012ea:	3b01      	subs	r3, #1
 80012ec:	045b      	lsls	r3, r3, #17
 80012ee:	69ba      	ldr	r2, [r7, #24]
 80012f0:	4313      	orrs	r3, r2
 80012f2:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d009      	beq.n	8001310 <HAL_ADC_Init+0x184>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001300:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001308:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800130a:	69ba      	ldr	r2, [r7, #24]
 800130c:	4313      	orrs	r3, r2
 800130e:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	68da      	ldr	r2, [r3, #12]
 8001316:	4b44      	ldr	r3, [pc, #272]	@ (8001428 <HAL_ADC_Init+0x29c>)
 8001318:	4013      	ands	r3, r2
 800131a:	687a      	ldr	r2, [r7, #4]
 800131c:	6812      	ldr	r2, [r2, #0]
 800131e:	69b9      	ldr	r1, [r7, #24]
 8001320:	430b      	orrs	r3, r1
 8001322:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	4618      	mov	r0, r3
 800132a:	f7ff ff1b 	bl	8001164 <LL_ADC_INJ_IsConversionOngoing>
 800132e:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001330:	697b      	ldr	r3, [r7, #20]
 8001332:	2b00      	cmp	r3, #0
 8001334:	d13d      	bne.n	80013b2 <HAL_ADC_Init+0x226>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001336:	693b      	ldr	r3, [r7, #16]
 8001338:	2b00      	cmp	r3, #0
 800133a:	d13a      	bne.n	80013b2 <HAL_ADC_Init+0x226>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	7e1b      	ldrb	r3, [r3, #24]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001340:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8001348:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800134a:	4313      	orrs	r3, r2
 800134c:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	68db      	ldr	r3, [r3, #12]
 8001354:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8001358:	f023 0302 	bic.w	r3, r3, #2
 800135c:	687a      	ldr	r2, [r7, #4]
 800135e:	6812      	ldr	r2, [r2, #0]
 8001360:	69b9      	ldr	r1, [r7, #24]
 8001362:	430b      	orrs	r3, r1
 8001364:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800136c:	2b01      	cmp	r3, #1
 800136e:	d118      	bne.n	80013a2 <HAL_ADC_Init+0x216>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	691b      	ldr	r3, [r3, #16]
 8001376:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800137a:	f023 0304 	bic.w	r3, r3, #4
 800137e:	687a      	ldr	r2, [r7, #4]
 8001380:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8001382:	687a      	ldr	r2, [r7, #4]
 8001384:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8001386:	4311      	orrs	r1, r2
 8001388:	687a      	ldr	r2, [r7, #4]
 800138a:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 800138c:	4311      	orrs	r1, r2
 800138e:	687a      	ldr	r2, [r7, #4]
 8001390:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8001392:	430a      	orrs	r2, r1
 8001394:	431a      	orrs	r2, r3
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	f042 0201 	orr.w	r2, r2, #1
 800139e:	611a      	str	r2, [r3, #16]
 80013a0:	e007      	b.n	80013b2 <HAL_ADC_Init+0x226>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	691a      	ldr	r2, [r3, #16]
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	f022 0201 	bic.w	r2, r2, #1
 80013b0:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	691b      	ldr	r3, [r3, #16]
 80013b6:	2b01      	cmp	r3, #1
 80013b8:	d10c      	bne.n	80013d4 <HAL_ADC_Init+0x248>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013c0:	f023 010f 	bic.w	r1, r3, #15
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	69db      	ldr	r3, [r3, #28]
 80013c8:	1e5a      	subs	r2, r3, #1
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	430a      	orrs	r2, r1
 80013d0:	631a      	str	r2, [r3, #48]	@ 0x30
 80013d2:	e007      	b.n	80013e4 <HAL_ADC_Init+0x258>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	f022 020f 	bic.w	r2, r2, #15
 80013e2:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80013e8:	f023 0303 	bic.w	r3, r3, #3
 80013ec:	f043 0201 	orr.w	r2, r3, #1
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	655a      	str	r2, [r3, #84]	@ 0x54
 80013f4:	e007      	b.n	8001406 <HAL_ADC_Init+0x27a>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80013fa:	f043 0210 	orr.w	r2, r3, #16
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8001402:	2301      	movs	r3, #1
 8001404:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8001406:	7ffb      	ldrb	r3, [r7, #31]
}
 8001408:	4618      	mov	r0, r3
 800140a:	3724      	adds	r7, #36	@ 0x24
 800140c:	46bd      	mov	sp, r7
 800140e:	bd90      	pop	{r4, r7, pc}
 8001410:	20000000 	.word	0x20000000
 8001414:	053e2d63 	.word	0x053e2d63
 8001418:	50040000 	.word	0x50040000
 800141c:	50040100 	.word	0x50040100
 8001420:	50040200 	.word	0x50040200
 8001424:	50040300 	.word	0x50040300
 8001428:	fff0c007 	.word	0xfff0c007

0800142c <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 800142c:	b580      	push	{r7, lr}
 800142e:	b086      	sub	sp, #24
 8001430:	af00      	add	r7, sp, #0
 8001432:	60f8      	str	r0, [r7, #12]
 8001434:	60b9      	str	r1, [r7, #8]
 8001436:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001438:	4853      	ldr	r0, [pc, #332]	@ (8001588 <HAL_ADC_Start_DMA+0x15c>)
 800143a:	f7ff fde9 	bl	8001010 <LL_ADC_GetMultimode>
 800143e:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001440:	68fb      	ldr	r3, [r7, #12]
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	4618      	mov	r0, r3
 8001446:	f7ff fe7a 	bl	800113e <LL_ADC_REG_IsConversionOngoing>
 800144a:	4603      	mov	r3, r0
 800144c:	2b00      	cmp	r3, #0
 800144e:	f040 8093 	bne.w	8001578 <HAL_ADC_Start_DMA+0x14c>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001452:	68fb      	ldr	r3, [r7, #12]
 8001454:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8001458:	2b01      	cmp	r3, #1
 800145a:	d101      	bne.n	8001460 <HAL_ADC_Start_DMA+0x34>
 800145c:	2302      	movs	r3, #2
 800145e:	e08e      	b.n	800157e <HAL_ADC_Start_DMA+0x152>
 8001460:	68fb      	ldr	r3, [r7, #12]
 8001462:	2201      	movs	r2, #1
 8001464:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8001468:	68fb      	ldr	r3, [r7, #12]
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	4a47      	ldr	r2, [pc, #284]	@ (800158c <HAL_ADC_Start_DMA+0x160>)
 800146e:	4293      	cmp	r3, r2
 8001470:	d008      	beq.n	8001484 <HAL_ADC_Start_DMA+0x58>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001472:	693b      	ldr	r3, [r7, #16]
 8001474:	2b00      	cmp	r3, #0
 8001476:	d005      	beq.n	8001484 <HAL_ADC_Start_DMA+0x58>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8001478:	693b      	ldr	r3, [r7, #16]
 800147a:	2b05      	cmp	r3, #5
 800147c:	d002      	beq.n	8001484 <HAL_ADC_Start_DMA+0x58>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800147e:	693b      	ldr	r3, [r7, #16]
 8001480:	2b09      	cmp	r3, #9
 8001482:	d172      	bne.n	800156a <HAL_ADC_Start_DMA+0x13e>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8001484:	68f8      	ldr	r0, [r7, #12]
 8001486:	f000 fc93 	bl	8001db0 <ADC_Enable>
 800148a:	4603      	mov	r3, r0
 800148c:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 800148e:	7dfb      	ldrb	r3, [r7, #23]
 8001490:	2b00      	cmp	r3, #0
 8001492:	d165      	bne.n	8001560 <HAL_ADC_Start_DMA+0x134>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8001494:	68fb      	ldr	r3, [r7, #12]
 8001496:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001498:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800149c:	f023 0301 	bic.w	r3, r3, #1
 80014a0:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80014a4:	68fb      	ldr	r3, [r7, #12]
 80014a6:	655a      	str	r2, [r3, #84]	@ 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80014a8:	68fb      	ldr	r3, [r7, #12]
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	4a38      	ldr	r2, [pc, #224]	@ (8001590 <HAL_ADC_Start_DMA+0x164>)
 80014ae:	4293      	cmp	r3, r2
 80014b0:	d002      	beq.n	80014b8 <HAL_ADC_Start_DMA+0x8c>
 80014b2:	68fb      	ldr	r3, [r7, #12]
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	e000      	b.n	80014ba <HAL_ADC_Start_DMA+0x8e>
 80014b8:	4b36      	ldr	r3, [pc, #216]	@ (8001594 <HAL_ADC_Start_DMA+0x168>)
 80014ba:	68fa      	ldr	r2, [r7, #12]
 80014bc:	6812      	ldr	r2, [r2, #0]
 80014be:	4293      	cmp	r3, r2
 80014c0:	d002      	beq.n	80014c8 <HAL_ADC_Start_DMA+0x9c>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80014c2:	693b      	ldr	r3, [r7, #16]
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d105      	bne.n	80014d4 <HAL_ADC_Start_DMA+0xa8>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80014c8:	68fb      	ldr	r3, [r7, #12]
 80014ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80014cc:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80014d0:	68fb      	ldr	r3, [r7, #12]
 80014d2:	655a      	str	r2, [r3, #84]	@ 0x54
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 80014d4:	68fb      	ldr	r3, [r7, #12]
 80014d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80014d8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80014dc:	2b00      	cmp	r3, #0
 80014de:	d006      	beq.n	80014ee <HAL_ADC_Start_DMA+0xc2>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80014e0:	68fb      	ldr	r3, [r7, #12]
 80014e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014e4:	f023 0206 	bic.w	r2, r3, #6
 80014e8:	68fb      	ldr	r3, [r7, #12]
 80014ea:	659a      	str	r2, [r3, #88]	@ 0x58
 80014ec:	e002      	b.n	80014f4 <HAL_ADC_Start_DMA+0xc8>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 80014ee:	68fb      	ldr	r3, [r7, #12]
 80014f0:	2200      	movs	r2, #0
 80014f2:	659a      	str	r2, [r3, #88]	@ 0x58
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80014f4:	68fb      	ldr	r3, [r7, #12]
 80014f6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014f8:	4a27      	ldr	r2, [pc, #156]	@ (8001598 <HAL_ADC_Start_DMA+0x16c>)
 80014fa:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80014fc:	68fb      	ldr	r3, [r7, #12]
 80014fe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001500:	4a26      	ldr	r2, [pc, #152]	@ (800159c <HAL_ADC_Start_DMA+0x170>)
 8001502:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001504:	68fb      	ldr	r3, [r7, #12]
 8001506:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001508:	4a25      	ldr	r2, [pc, #148]	@ (80015a0 <HAL_ADC_Start_DMA+0x174>)
 800150a:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800150c:	68fb      	ldr	r3, [r7, #12]
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	221c      	movs	r2, #28
 8001512:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8001514:	68fb      	ldr	r3, [r7, #12]
 8001516:	2200      	movs	r2, #0
 8001518:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800151c:	68fb      	ldr	r3, [r7, #12]
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	685a      	ldr	r2, [r3, #4]
 8001522:	68fb      	ldr	r3, [r7, #12]
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	f042 0210 	orr.w	r2, r2, #16
 800152a:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 800152c:	68fb      	ldr	r3, [r7, #12]
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	68da      	ldr	r2, [r3, #12]
 8001532:	68fb      	ldr	r3, [r7, #12]
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	f042 0201 	orr.w	r2, r2, #1
 800153a:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800153c:	68fb      	ldr	r3, [r7, #12]
 800153e:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 8001540:	68fb      	ldr	r3, [r7, #12]
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	3340      	adds	r3, #64	@ 0x40
 8001546:	4619      	mov	r1, r3
 8001548:	68ba      	ldr	r2, [r7, #8]
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	f000 ffea 	bl	8002524 <HAL_DMA_Start_IT>
 8001550:	4603      	mov	r3, r0
 8001552:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8001554:	68fb      	ldr	r3, [r7, #12]
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	4618      	mov	r0, r3
 800155a:	f7ff fddc 	bl	8001116 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 800155e:	e00d      	b.n	800157c <HAL_ADC_Start_DMA+0x150>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8001560:	68fb      	ldr	r3, [r7, #12]
 8001562:	2200      	movs	r2, #0
 8001564:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      if (tmp_hal_status == HAL_OK)
 8001568:	e008      	b.n	800157c <HAL_ADC_Start_DMA+0x150>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 800156a:	2301      	movs	r3, #1
 800156c:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800156e:	68fb      	ldr	r3, [r7, #12]
 8001570:	2200      	movs	r2, #0
 8001572:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 8001576:	e001      	b.n	800157c <HAL_ADC_Start_DMA+0x150>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001578:	2302      	movs	r3, #2
 800157a:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 800157c:	7dfb      	ldrb	r3, [r7, #23]
}
 800157e:	4618      	mov	r0, r3
 8001580:	3718      	adds	r7, #24
 8001582:	46bd      	mov	sp, r7
 8001584:	bd80      	pop	{r7, pc}
 8001586:	bf00      	nop
 8001588:	50040300 	.word	0x50040300
 800158c:	50040200 	.word	0x50040200
 8001590:	50040100 	.word	0x50040100
 8001594:	50040000 	.word	0x50040000
 8001598:	08001ebd 	.word	0x08001ebd
 800159c:	08001f95 	.word	0x08001f95
 80015a0:	08001fb1 	.word	0x08001fb1

080015a4 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 80015a4:	b480      	push	{r7}
 80015a6:	b083      	sub	sp, #12
 80015a8:	af00      	add	r7, sp, #0
 80015aa:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80015ac:	bf00      	nop
 80015ae:	370c      	adds	r7, #12
 80015b0:	46bd      	mov	sp, r7
 80015b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b6:	4770      	bx	lr

080015b8 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80015b8:	b480      	push	{r7}
 80015ba:	b083      	sub	sp, #12
 80015bc:	af00      	add	r7, sp, #0
 80015be:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80015c0:	bf00      	nop
 80015c2:	370c      	adds	r7, #12
 80015c4:	46bd      	mov	sp, r7
 80015c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ca:	4770      	bx	lr

080015cc <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 80015cc:	b580      	push	{r7, lr}
 80015ce:	b0b6      	sub	sp, #216	@ 0xd8
 80015d0:	af00      	add	r7, sp, #0
 80015d2:	6078      	str	r0, [r7, #4]
 80015d4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80015d6:	2300      	movs	r3, #0
 80015d8:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80015dc:	2300      	movs	r3, #0
 80015de:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80015e6:	2b01      	cmp	r3, #1
 80015e8:	d101      	bne.n	80015ee <HAL_ADC_ConfigChannel+0x22>
 80015ea:	2302      	movs	r3, #2
 80015ec:	e3c9      	b.n	8001d82 <HAL_ADC_ConfigChannel+0x7b6>
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	2201      	movs	r2, #1
 80015f2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	4618      	mov	r0, r3
 80015fc:	f7ff fd9f 	bl	800113e <LL_ADC_REG_IsConversionOngoing>
 8001600:	4603      	mov	r3, r0
 8001602:	2b00      	cmp	r3, #0
 8001604:	f040 83aa 	bne.w	8001d5c <HAL_ADC_ConfigChannel+0x790>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 8001608:	683b      	ldr	r3, [r7, #0]
 800160a:	685b      	ldr	r3, [r3, #4]
 800160c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 8001610:	683b      	ldr	r3, [r7, #0]
 8001612:	685b      	ldr	r3, [r3, #4]
 8001614:	2b05      	cmp	r3, #5
 8001616:	d824      	bhi.n	8001662 <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 8001618:	683b      	ldr	r3, [r7, #0]
 800161a:	685b      	ldr	r3, [r3, #4]
 800161c:	3b02      	subs	r3, #2
 800161e:	2b03      	cmp	r3, #3
 8001620:	d81b      	bhi.n	800165a <HAL_ADC_ConfigChannel+0x8e>
 8001622:	a201      	add	r2, pc, #4	@ (adr r2, 8001628 <HAL_ADC_ConfigChannel+0x5c>)
 8001624:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001628:	08001639 	.word	0x08001639
 800162c:	08001641 	.word	0x08001641
 8001630:	08001649 	.word	0x08001649
 8001634:	08001651 	.word	0x08001651
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 8001638:	230c      	movs	r3, #12
 800163a:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800163e:	e010      	b.n	8001662 <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 8001640:	2312      	movs	r3, #18
 8001642:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8001646:	e00c      	b.n	8001662 <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 8001648:	2318      	movs	r3, #24
 800164a:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800164e:	e008      	b.n	8001662 <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 8001650:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001654:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8001658:	e003      	b.n	8001662 <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 800165a:	2306      	movs	r3, #6
 800165c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8001660:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	6818      	ldr	r0, [r3, #0]
 8001666:	683b      	ldr	r3, [r7, #0]
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	461a      	mov	r2, r3
 800166c:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 8001670:	f7ff fc52 	bl	8000f18 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	4618      	mov	r0, r3
 800167a:	f7ff fd60 	bl	800113e <LL_ADC_REG_IsConversionOngoing>
 800167e:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	4618      	mov	r0, r3
 8001688:	f7ff fd6c 	bl	8001164 <LL_ADC_INJ_IsConversionOngoing>
 800168c:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001690:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8001694:	2b00      	cmp	r3, #0
 8001696:	f040 81a4 	bne.w	80019e2 <HAL_ADC_ConfigChannel+0x416>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800169a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800169e:	2b00      	cmp	r3, #0
 80016a0:	f040 819f 	bne.w	80019e2 <HAL_ADC_ConfigChannel+0x416>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	6818      	ldr	r0, [r3, #0]
 80016a8:	683b      	ldr	r3, [r7, #0]
 80016aa:	6819      	ldr	r1, [r3, #0]
 80016ac:	683b      	ldr	r3, [r7, #0]
 80016ae:	689b      	ldr	r3, [r3, #8]
 80016b0:	461a      	mov	r2, r3
 80016b2:	f7ff fc5d 	bl	8000f70 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80016b6:	683b      	ldr	r3, [r7, #0]
 80016b8:	695a      	ldr	r2, [r3, #20]
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	68db      	ldr	r3, [r3, #12]
 80016c0:	08db      	lsrs	r3, r3, #3
 80016c2:	f003 0303 	and.w	r3, r3, #3
 80016c6:	005b      	lsls	r3, r3, #1
 80016c8:	fa02 f303 	lsl.w	r3, r2, r3
 80016cc:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 80016d0:	683b      	ldr	r3, [r7, #0]
 80016d2:	691b      	ldr	r3, [r3, #16]
 80016d4:	2b04      	cmp	r3, #4
 80016d6:	d00a      	beq.n	80016ee <HAL_ADC_ConfigChannel+0x122>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	6818      	ldr	r0, [r3, #0]
 80016dc:	683b      	ldr	r3, [r7, #0]
 80016de:	6919      	ldr	r1, [r3, #16]
 80016e0:	683b      	ldr	r3, [r7, #0]
 80016e2:	681a      	ldr	r2, [r3, #0]
 80016e4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80016e8:	f7ff fbae 	bl	8000e48 <LL_ADC_SetOffset>
 80016ec:	e179      	b.n	80019e2 <HAL_ADC_ConfigChannel+0x416>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	2100      	movs	r1, #0
 80016f4:	4618      	mov	r0, r3
 80016f6:	f7ff fbcb 	bl	8000e90 <LL_ADC_GetOffsetChannel>
 80016fa:	4603      	mov	r3, r0
 80016fc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001700:	2b00      	cmp	r3, #0
 8001702:	d10a      	bne.n	800171a <HAL_ADC_ConfigChannel+0x14e>
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	2100      	movs	r1, #0
 800170a:	4618      	mov	r0, r3
 800170c:	f7ff fbc0 	bl	8000e90 <LL_ADC_GetOffsetChannel>
 8001710:	4603      	mov	r3, r0
 8001712:	0e9b      	lsrs	r3, r3, #26
 8001714:	f003 021f 	and.w	r2, r3, #31
 8001718:	e01e      	b.n	8001758 <HAL_ADC_ConfigChannel+0x18c>
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	2100      	movs	r1, #0
 8001720:	4618      	mov	r0, r3
 8001722:	f7ff fbb5 	bl	8000e90 <LL_ADC_GetOffsetChannel>
 8001726:	4603      	mov	r3, r0
 8001728:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800172c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8001730:	fa93 f3a3 	rbit	r3, r3
 8001734:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001738:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800173c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8001740:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001744:	2b00      	cmp	r3, #0
 8001746:	d101      	bne.n	800174c <HAL_ADC_ConfigChannel+0x180>
  {
    return 32U;
 8001748:	2320      	movs	r3, #32
 800174a:	e004      	b.n	8001756 <HAL_ADC_ConfigChannel+0x18a>
  }
  return __builtin_clz(value);
 800174c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001750:	fab3 f383 	clz	r3, r3
 8001754:	b2db      	uxtb	r3, r3
 8001756:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001758:	683b      	ldr	r3, [r7, #0]
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001760:	2b00      	cmp	r3, #0
 8001762:	d105      	bne.n	8001770 <HAL_ADC_ConfigChannel+0x1a4>
 8001764:	683b      	ldr	r3, [r7, #0]
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	0e9b      	lsrs	r3, r3, #26
 800176a:	f003 031f 	and.w	r3, r3, #31
 800176e:	e018      	b.n	80017a2 <HAL_ADC_ConfigChannel+0x1d6>
 8001770:	683b      	ldr	r3, [r7, #0]
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001778:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800177c:	fa93 f3a3 	rbit	r3, r3
 8001780:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 8001784:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001788:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 800178c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8001790:	2b00      	cmp	r3, #0
 8001792:	d101      	bne.n	8001798 <HAL_ADC_ConfigChannel+0x1cc>
    return 32U;
 8001794:	2320      	movs	r3, #32
 8001796:	e004      	b.n	80017a2 <HAL_ADC_ConfigChannel+0x1d6>
  return __builtin_clz(value);
 8001798:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800179c:	fab3 f383 	clz	r3, r3
 80017a0:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80017a2:	429a      	cmp	r2, r3
 80017a4:	d106      	bne.n	80017b4 <HAL_ADC_ConfigChannel+0x1e8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	2200      	movs	r2, #0
 80017ac:	2100      	movs	r1, #0
 80017ae:	4618      	mov	r0, r3
 80017b0:	f7ff fb84 	bl	8000ebc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	2101      	movs	r1, #1
 80017ba:	4618      	mov	r0, r3
 80017bc:	f7ff fb68 	bl	8000e90 <LL_ADC_GetOffsetChannel>
 80017c0:	4603      	mov	r3, r0
 80017c2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d10a      	bne.n	80017e0 <HAL_ADC_ConfigChannel+0x214>
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	2101      	movs	r1, #1
 80017d0:	4618      	mov	r0, r3
 80017d2:	f7ff fb5d 	bl	8000e90 <LL_ADC_GetOffsetChannel>
 80017d6:	4603      	mov	r3, r0
 80017d8:	0e9b      	lsrs	r3, r3, #26
 80017da:	f003 021f 	and.w	r2, r3, #31
 80017de:	e01e      	b.n	800181e <HAL_ADC_ConfigChannel+0x252>
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	2101      	movs	r1, #1
 80017e6:	4618      	mov	r0, r3
 80017e8:	f7ff fb52 	bl	8000e90 <LL_ADC_GetOffsetChannel>
 80017ec:	4603      	mov	r3, r0
 80017ee:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017f2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80017f6:	fa93 f3a3 	rbit	r3, r3
 80017fa:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 80017fe:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001802:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 8001806:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800180a:	2b00      	cmp	r3, #0
 800180c:	d101      	bne.n	8001812 <HAL_ADC_ConfigChannel+0x246>
    return 32U;
 800180e:	2320      	movs	r3, #32
 8001810:	e004      	b.n	800181c <HAL_ADC_ConfigChannel+0x250>
  return __builtin_clz(value);
 8001812:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001816:	fab3 f383 	clz	r3, r3
 800181a:	b2db      	uxtb	r3, r3
 800181c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800181e:	683b      	ldr	r3, [r7, #0]
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001826:	2b00      	cmp	r3, #0
 8001828:	d105      	bne.n	8001836 <HAL_ADC_ConfigChannel+0x26a>
 800182a:	683b      	ldr	r3, [r7, #0]
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	0e9b      	lsrs	r3, r3, #26
 8001830:	f003 031f 	and.w	r3, r3, #31
 8001834:	e018      	b.n	8001868 <HAL_ADC_ConfigChannel+0x29c>
 8001836:	683b      	ldr	r3, [r7, #0]
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800183e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8001842:	fa93 f3a3 	rbit	r3, r3
 8001846:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 800184a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800184e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 8001852:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001856:	2b00      	cmp	r3, #0
 8001858:	d101      	bne.n	800185e <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 800185a:	2320      	movs	r3, #32
 800185c:	e004      	b.n	8001868 <HAL_ADC_ConfigChannel+0x29c>
  return __builtin_clz(value);
 800185e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001862:	fab3 f383 	clz	r3, r3
 8001866:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8001868:	429a      	cmp	r2, r3
 800186a:	d106      	bne.n	800187a <HAL_ADC_ConfigChannel+0x2ae>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	2200      	movs	r2, #0
 8001872:	2101      	movs	r1, #1
 8001874:	4618      	mov	r0, r3
 8001876:	f7ff fb21 	bl	8000ebc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	2102      	movs	r1, #2
 8001880:	4618      	mov	r0, r3
 8001882:	f7ff fb05 	bl	8000e90 <LL_ADC_GetOffsetChannel>
 8001886:	4603      	mov	r3, r0
 8001888:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800188c:	2b00      	cmp	r3, #0
 800188e:	d10a      	bne.n	80018a6 <HAL_ADC_ConfigChannel+0x2da>
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	2102      	movs	r1, #2
 8001896:	4618      	mov	r0, r3
 8001898:	f7ff fafa 	bl	8000e90 <LL_ADC_GetOffsetChannel>
 800189c:	4603      	mov	r3, r0
 800189e:	0e9b      	lsrs	r3, r3, #26
 80018a0:	f003 021f 	and.w	r2, r3, #31
 80018a4:	e01e      	b.n	80018e4 <HAL_ADC_ConfigChannel+0x318>
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	2102      	movs	r1, #2
 80018ac:	4618      	mov	r0, r3
 80018ae:	f7ff faef 	bl	8000e90 <LL_ADC_GetOffsetChannel>
 80018b2:	4603      	mov	r3, r0
 80018b4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018b8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80018bc:	fa93 f3a3 	rbit	r3, r3
 80018c0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 80018c4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80018c8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 80018cc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d101      	bne.n	80018d8 <HAL_ADC_ConfigChannel+0x30c>
    return 32U;
 80018d4:	2320      	movs	r3, #32
 80018d6:	e004      	b.n	80018e2 <HAL_ADC_ConfigChannel+0x316>
  return __builtin_clz(value);
 80018d8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80018dc:	fab3 f383 	clz	r3, r3
 80018e0:	b2db      	uxtb	r3, r3
 80018e2:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80018e4:	683b      	ldr	r3, [r7, #0]
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d105      	bne.n	80018fc <HAL_ADC_ConfigChannel+0x330>
 80018f0:	683b      	ldr	r3, [r7, #0]
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	0e9b      	lsrs	r3, r3, #26
 80018f6:	f003 031f 	and.w	r3, r3, #31
 80018fa:	e014      	b.n	8001926 <HAL_ADC_ConfigChannel+0x35a>
 80018fc:	683b      	ldr	r3, [r7, #0]
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001902:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8001904:	fa93 f3a3 	rbit	r3, r3
 8001908:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 800190a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800190c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 8001910:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001914:	2b00      	cmp	r3, #0
 8001916:	d101      	bne.n	800191c <HAL_ADC_ConfigChannel+0x350>
    return 32U;
 8001918:	2320      	movs	r3, #32
 800191a:	e004      	b.n	8001926 <HAL_ADC_ConfigChannel+0x35a>
  return __builtin_clz(value);
 800191c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001920:	fab3 f383 	clz	r3, r3
 8001924:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8001926:	429a      	cmp	r2, r3
 8001928:	d106      	bne.n	8001938 <HAL_ADC_ConfigChannel+0x36c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	2200      	movs	r2, #0
 8001930:	2102      	movs	r1, #2
 8001932:	4618      	mov	r0, r3
 8001934:	f7ff fac2 	bl	8000ebc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	2103      	movs	r1, #3
 800193e:	4618      	mov	r0, r3
 8001940:	f7ff faa6 	bl	8000e90 <LL_ADC_GetOffsetChannel>
 8001944:	4603      	mov	r3, r0
 8001946:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800194a:	2b00      	cmp	r3, #0
 800194c:	d10a      	bne.n	8001964 <HAL_ADC_ConfigChannel+0x398>
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	2103      	movs	r1, #3
 8001954:	4618      	mov	r0, r3
 8001956:	f7ff fa9b 	bl	8000e90 <LL_ADC_GetOffsetChannel>
 800195a:	4603      	mov	r3, r0
 800195c:	0e9b      	lsrs	r3, r3, #26
 800195e:	f003 021f 	and.w	r2, r3, #31
 8001962:	e017      	b.n	8001994 <HAL_ADC_ConfigChannel+0x3c8>
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	2103      	movs	r1, #3
 800196a:	4618      	mov	r0, r3
 800196c:	f7ff fa90 	bl	8000e90 <LL_ADC_GetOffsetChannel>
 8001970:	4603      	mov	r3, r0
 8001972:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001974:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8001976:	fa93 f3a3 	rbit	r3, r3
 800197a:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 800197c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800197e:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 8001980:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001982:	2b00      	cmp	r3, #0
 8001984:	d101      	bne.n	800198a <HAL_ADC_ConfigChannel+0x3be>
    return 32U;
 8001986:	2320      	movs	r3, #32
 8001988:	e003      	b.n	8001992 <HAL_ADC_ConfigChannel+0x3c6>
  return __builtin_clz(value);
 800198a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800198c:	fab3 f383 	clz	r3, r3
 8001990:	b2db      	uxtb	r3, r3
 8001992:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001994:	683b      	ldr	r3, [r7, #0]
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800199c:	2b00      	cmp	r3, #0
 800199e:	d105      	bne.n	80019ac <HAL_ADC_ConfigChannel+0x3e0>
 80019a0:	683b      	ldr	r3, [r7, #0]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	0e9b      	lsrs	r3, r3, #26
 80019a6:	f003 031f 	and.w	r3, r3, #31
 80019aa:	e011      	b.n	80019d0 <HAL_ADC_ConfigChannel+0x404>
 80019ac:	683b      	ldr	r3, [r7, #0]
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019b2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80019b4:	fa93 f3a3 	rbit	r3, r3
 80019b8:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 80019ba:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80019bc:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 80019be:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d101      	bne.n	80019c8 <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 80019c4:	2320      	movs	r3, #32
 80019c6:	e003      	b.n	80019d0 <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 80019c8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80019ca:	fab3 f383 	clz	r3, r3
 80019ce:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80019d0:	429a      	cmp	r2, r3
 80019d2:	d106      	bne.n	80019e2 <HAL_ADC_ConfigChannel+0x416>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	2200      	movs	r2, #0
 80019da:	2103      	movs	r1, #3
 80019dc:	4618      	mov	r0, r3
 80019de:	f7ff fa6d 	bl	8000ebc <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	4618      	mov	r0, r3
 80019e8:	f7ff fb82 	bl	80010f0 <LL_ADC_IsEnabled>
 80019ec:	4603      	mov	r3, r0
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	f040 8140 	bne.w	8001c74 <HAL_ADC_ConfigChannel+0x6a8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	6818      	ldr	r0, [r3, #0]
 80019f8:	683b      	ldr	r3, [r7, #0]
 80019fa:	6819      	ldr	r1, [r3, #0]
 80019fc:	683b      	ldr	r3, [r7, #0]
 80019fe:	68db      	ldr	r3, [r3, #12]
 8001a00:	461a      	mov	r2, r3
 8001a02:	f7ff fae1 	bl	8000fc8 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8001a06:	683b      	ldr	r3, [r7, #0]
 8001a08:	68db      	ldr	r3, [r3, #12]
 8001a0a:	4a8f      	ldr	r2, [pc, #572]	@ (8001c48 <HAL_ADC_ConfigChannel+0x67c>)
 8001a0c:	4293      	cmp	r3, r2
 8001a0e:	f040 8131 	bne.w	8001c74 <HAL_ADC_ConfigChannel+0x6a8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8001a16:	683b      	ldr	r3, [r7, #0]
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d10b      	bne.n	8001a3a <HAL_ADC_ConfigChannel+0x46e>
 8001a22:	683b      	ldr	r3, [r7, #0]
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	0e9b      	lsrs	r3, r3, #26
 8001a28:	3301      	adds	r3, #1
 8001a2a:	f003 031f 	and.w	r3, r3, #31
 8001a2e:	2b09      	cmp	r3, #9
 8001a30:	bf94      	ite	ls
 8001a32:	2301      	movls	r3, #1
 8001a34:	2300      	movhi	r3, #0
 8001a36:	b2db      	uxtb	r3, r3
 8001a38:	e019      	b.n	8001a6e <HAL_ADC_ConfigChannel+0x4a2>
 8001a3a:	683b      	ldr	r3, [r7, #0]
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a40:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001a42:	fa93 f3a3 	rbit	r3, r3
 8001a46:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 8001a48:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001a4a:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 8001a4c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d101      	bne.n	8001a56 <HAL_ADC_ConfigChannel+0x48a>
    return 32U;
 8001a52:	2320      	movs	r3, #32
 8001a54:	e003      	b.n	8001a5e <HAL_ADC_ConfigChannel+0x492>
  return __builtin_clz(value);
 8001a56:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001a58:	fab3 f383 	clz	r3, r3
 8001a5c:	b2db      	uxtb	r3, r3
 8001a5e:	3301      	adds	r3, #1
 8001a60:	f003 031f 	and.w	r3, r3, #31
 8001a64:	2b09      	cmp	r3, #9
 8001a66:	bf94      	ite	ls
 8001a68:	2301      	movls	r3, #1
 8001a6a:	2300      	movhi	r3, #0
 8001a6c:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d079      	beq.n	8001b66 <HAL_ADC_ConfigChannel+0x59a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8001a72:	683b      	ldr	r3, [r7, #0]
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d107      	bne.n	8001a8e <HAL_ADC_ConfigChannel+0x4c2>
 8001a7e:	683b      	ldr	r3, [r7, #0]
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	0e9b      	lsrs	r3, r3, #26
 8001a84:	3301      	adds	r3, #1
 8001a86:	069b      	lsls	r3, r3, #26
 8001a88:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001a8c:	e015      	b.n	8001aba <HAL_ADC_ConfigChannel+0x4ee>
 8001a8e:	683b      	ldr	r3, [r7, #0]
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a94:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001a96:	fa93 f3a3 	rbit	r3, r3
 8001a9a:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 8001a9c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001a9e:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 8001aa0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d101      	bne.n	8001aaa <HAL_ADC_ConfigChannel+0x4de>
    return 32U;
 8001aa6:	2320      	movs	r3, #32
 8001aa8:	e003      	b.n	8001ab2 <HAL_ADC_ConfigChannel+0x4e6>
  return __builtin_clz(value);
 8001aaa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001aac:	fab3 f383 	clz	r3, r3
 8001ab0:	b2db      	uxtb	r3, r3
 8001ab2:	3301      	adds	r3, #1
 8001ab4:	069b      	lsls	r3, r3, #26
 8001ab6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001aba:	683b      	ldr	r3, [r7, #0]
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d109      	bne.n	8001ada <HAL_ADC_ConfigChannel+0x50e>
 8001ac6:	683b      	ldr	r3, [r7, #0]
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	0e9b      	lsrs	r3, r3, #26
 8001acc:	3301      	adds	r3, #1
 8001ace:	f003 031f 	and.w	r3, r3, #31
 8001ad2:	2101      	movs	r1, #1
 8001ad4:	fa01 f303 	lsl.w	r3, r1, r3
 8001ad8:	e017      	b.n	8001b0a <HAL_ADC_ConfigChannel+0x53e>
 8001ada:	683b      	ldr	r3, [r7, #0]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ae0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001ae2:	fa93 f3a3 	rbit	r3, r3
 8001ae6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 8001ae8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001aea:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 8001aec:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d101      	bne.n	8001af6 <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 8001af2:	2320      	movs	r3, #32
 8001af4:	e003      	b.n	8001afe <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 8001af6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001af8:	fab3 f383 	clz	r3, r3
 8001afc:	b2db      	uxtb	r3, r3
 8001afe:	3301      	adds	r3, #1
 8001b00:	f003 031f 	and.w	r3, r3, #31
 8001b04:	2101      	movs	r1, #1
 8001b06:	fa01 f303 	lsl.w	r3, r1, r3
 8001b0a:	ea42 0103 	orr.w	r1, r2, r3
 8001b0e:	683b      	ldr	r3, [r7, #0]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d10a      	bne.n	8001b30 <HAL_ADC_ConfigChannel+0x564>
 8001b1a:	683b      	ldr	r3, [r7, #0]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	0e9b      	lsrs	r3, r3, #26
 8001b20:	3301      	adds	r3, #1
 8001b22:	f003 021f 	and.w	r2, r3, #31
 8001b26:	4613      	mov	r3, r2
 8001b28:	005b      	lsls	r3, r3, #1
 8001b2a:	4413      	add	r3, r2
 8001b2c:	051b      	lsls	r3, r3, #20
 8001b2e:	e018      	b.n	8001b62 <HAL_ADC_ConfigChannel+0x596>
 8001b30:	683b      	ldr	r3, [r7, #0]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b36:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001b38:	fa93 f3a3 	rbit	r3, r3
 8001b3c:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 8001b3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001b40:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 8001b42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	d101      	bne.n	8001b4c <HAL_ADC_ConfigChannel+0x580>
    return 32U;
 8001b48:	2320      	movs	r3, #32
 8001b4a:	e003      	b.n	8001b54 <HAL_ADC_ConfigChannel+0x588>
  return __builtin_clz(value);
 8001b4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001b4e:	fab3 f383 	clz	r3, r3
 8001b52:	b2db      	uxtb	r3, r3
 8001b54:	3301      	adds	r3, #1
 8001b56:	f003 021f 	and.w	r2, r3, #31
 8001b5a:	4613      	mov	r3, r2
 8001b5c:	005b      	lsls	r3, r3, #1
 8001b5e:	4413      	add	r3, r2
 8001b60:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001b62:	430b      	orrs	r3, r1
 8001b64:	e081      	b.n	8001c6a <HAL_ADC_ConfigChannel+0x69e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8001b66:	683b      	ldr	r3, [r7, #0]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d107      	bne.n	8001b82 <HAL_ADC_ConfigChannel+0x5b6>
 8001b72:	683b      	ldr	r3, [r7, #0]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	0e9b      	lsrs	r3, r3, #26
 8001b78:	3301      	adds	r3, #1
 8001b7a:	069b      	lsls	r3, r3, #26
 8001b7c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001b80:	e015      	b.n	8001bae <HAL_ADC_ConfigChannel+0x5e2>
 8001b82:	683b      	ldr	r3, [r7, #0]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001b8a:	fa93 f3a3 	rbit	r3, r3
 8001b8e:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 8001b90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b92:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 8001b94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d101      	bne.n	8001b9e <HAL_ADC_ConfigChannel+0x5d2>
    return 32U;
 8001b9a:	2320      	movs	r3, #32
 8001b9c:	e003      	b.n	8001ba6 <HAL_ADC_ConfigChannel+0x5da>
  return __builtin_clz(value);
 8001b9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001ba0:	fab3 f383 	clz	r3, r3
 8001ba4:	b2db      	uxtb	r3, r3
 8001ba6:	3301      	adds	r3, #1
 8001ba8:	069b      	lsls	r3, r3, #26
 8001baa:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001bae:	683b      	ldr	r3, [r7, #0]
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d109      	bne.n	8001bce <HAL_ADC_ConfigChannel+0x602>
 8001bba:	683b      	ldr	r3, [r7, #0]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	0e9b      	lsrs	r3, r3, #26
 8001bc0:	3301      	adds	r3, #1
 8001bc2:	f003 031f 	and.w	r3, r3, #31
 8001bc6:	2101      	movs	r1, #1
 8001bc8:	fa01 f303 	lsl.w	r3, r1, r3
 8001bcc:	e017      	b.n	8001bfe <HAL_ADC_ConfigChannel+0x632>
 8001bce:	683b      	ldr	r3, [r7, #0]
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bd4:	69fb      	ldr	r3, [r7, #28]
 8001bd6:	fa93 f3a3 	rbit	r3, r3
 8001bda:	61bb      	str	r3, [r7, #24]
  return result;
 8001bdc:	69bb      	ldr	r3, [r7, #24]
 8001bde:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8001be0:	6a3b      	ldr	r3, [r7, #32]
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d101      	bne.n	8001bea <HAL_ADC_ConfigChannel+0x61e>
    return 32U;
 8001be6:	2320      	movs	r3, #32
 8001be8:	e003      	b.n	8001bf2 <HAL_ADC_ConfigChannel+0x626>
  return __builtin_clz(value);
 8001bea:	6a3b      	ldr	r3, [r7, #32]
 8001bec:	fab3 f383 	clz	r3, r3
 8001bf0:	b2db      	uxtb	r3, r3
 8001bf2:	3301      	adds	r3, #1
 8001bf4:	f003 031f 	and.w	r3, r3, #31
 8001bf8:	2101      	movs	r1, #1
 8001bfa:	fa01 f303 	lsl.w	r3, r1, r3
 8001bfe:	ea42 0103 	orr.w	r1, r2, r3
 8001c02:	683b      	ldr	r3, [r7, #0]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d10d      	bne.n	8001c2a <HAL_ADC_ConfigChannel+0x65e>
 8001c0e:	683b      	ldr	r3, [r7, #0]
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	0e9b      	lsrs	r3, r3, #26
 8001c14:	3301      	adds	r3, #1
 8001c16:	f003 021f 	and.w	r2, r3, #31
 8001c1a:	4613      	mov	r3, r2
 8001c1c:	005b      	lsls	r3, r3, #1
 8001c1e:	4413      	add	r3, r2
 8001c20:	3b1e      	subs	r3, #30
 8001c22:	051b      	lsls	r3, r3, #20
 8001c24:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001c28:	e01e      	b.n	8001c68 <HAL_ADC_ConfigChannel+0x69c>
 8001c2a:	683b      	ldr	r3, [r7, #0]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c30:	693b      	ldr	r3, [r7, #16]
 8001c32:	fa93 f3a3 	rbit	r3, r3
 8001c36:	60fb      	str	r3, [r7, #12]
  return result;
 8001c38:	68fb      	ldr	r3, [r7, #12]
 8001c3a:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8001c3c:	697b      	ldr	r3, [r7, #20]
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d104      	bne.n	8001c4c <HAL_ADC_ConfigChannel+0x680>
    return 32U;
 8001c42:	2320      	movs	r3, #32
 8001c44:	e006      	b.n	8001c54 <HAL_ADC_ConfigChannel+0x688>
 8001c46:	bf00      	nop
 8001c48:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8001c4c:	697b      	ldr	r3, [r7, #20]
 8001c4e:	fab3 f383 	clz	r3, r3
 8001c52:	b2db      	uxtb	r3, r3
 8001c54:	3301      	adds	r3, #1
 8001c56:	f003 021f 	and.w	r2, r3, #31
 8001c5a:	4613      	mov	r3, r2
 8001c5c:	005b      	lsls	r3, r3, #1
 8001c5e:	4413      	add	r3, r2
 8001c60:	3b1e      	subs	r3, #30
 8001c62:	051b      	lsls	r3, r3, #20
 8001c64:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001c68:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8001c6a:	683a      	ldr	r2, [r7, #0]
 8001c6c:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001c6e:	4619      	mov	r1, r3
 8001c70:	f7ff f97e 	bl	8000f70 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8001c74:	683b      	ldr	r3, [r7, #0]
 8001c76:	681a      	ldr	r2, [r3, #0]
 8001c78:	4b44      	ldr	r3, [pc, #272]	@ (8001d8c <HAL_ADC_ConfigChannel+0x7c0>)
 8001c7a:	4013      	ands	r3, r2
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d07a      	beq.n	8001d76 <HAL_ADC_ConfigChannel+0x7aa>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001c80:	4843      	ldr	r0, [pc, #268]	@ (8001d90 <HAL_ADC_ConfigChannel+0x7c4>)
 8001c82:	f7ff f8d3 	bl	8000e2c <LL_ADC_GetCommonPathInternalCh>
 8001c86:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001c8a:	683b      	ldr	r3, [r7, #0]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	4a41      	ldr	r2, [pc, #260]	@ (8001d94 <HAL_ADC_ConfigChannel+0x7c8>)
 8001c90:	4293      	cmp	r3, r2
 8001c92:	d12c      	bne.n	8001cee <HAL_ADC_ConfigChannel+0x722>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8001c94:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8001c98:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d126      	bne.n	8001cee <HAL_ADC_ConfigChannel+0x722>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	4a3c      	ldr	r2, [pc, #240]	@ (8001d98 <HAL_ADC_ConfigChannel+0x7cc>)
 8001ca6:	4293      	cmp	r3, r2
 8001ca8:	d004      	beq.n	8001cb4 <HAL_ADC_ConfigChannel+0x6e8>
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	4a3b      	ldr	r2, [pc, #236]	@ (8001d9c <HAL_ADC_ConfigChannel+0x7d0>)
 8001cb0:	4293      	cmp	r3, r2
 8001cb2:	d15d      	bne.n	8001d70 <HAL_ADC_ConfigChannel+0x7a4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001cb4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8001cb8:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001cbc:	4619      	mov	r1, r3
 8001cbe:	4834      	ldr	r0, [pc, #208]	@ (8001d90 <HAL_ADC_ConfigChannel+0x7c4>)
 8001cc0:	f7ff f8a1 	bl	8000e06 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001cc4:	4b36      	ldr	r3, [pc, #216]	@ (8001da0 <HAL_ADC_ConfigChannel+0x7d4>)
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	099b      	lsrs	r3, r3, #6
 8001cca:	4a36      	ldr	r2, [pc, #216]	@ (8001da4 <HAL_ADC_ConfigChannel+0x7d8>)
 8001ccc:	fba2 2303 	umull	r2, r3, r2, r3
 8001cd0:	099b      	lsrs	r3, r3, #6
 8001cd2:	1c5a      	adds	r2, r3, #1
 8001cd4:	4613      	mov	r3, r2
 8001cd6:	005b      	lsls	r3, r3, #1
 8001cd8:	4413      	add	r3, r2
 8001cda:	009b      	lsls	r3, r3, #2
 8001cdc:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8001cde:	e002      	b.n	8001ce6 <HAL_ADC_ConfigChannel+0x71a>
          {
            wait_loop_index--;
 8001ce0:	68bb      	ldr	r3, [r7, #8]
 8001ce2:	3b01      	subs	r3, #1
 8001ce4:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8001ce6:	68bb      	ldr	r3, [r7, #8]
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d1f9      	bne.n	8001ce0 <HAL_ADC_ConfigChannel+0x714>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8001cec:	e040      	b.n	8001d70 <HAL_ADC_ConfigChannel+0x7a4>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8001cee:	683b      	ldr	r3, [r7, #0]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	4a2d      	ldr	r2, [pc, #180]	@ (8001da8 <HAL_ADC_ConfigChannel+0x7dc>)
 8001cf4:	4293      	cmp	r3, r2
 8001cf6:	d118      	bne.n	8001d2a <HAL_ADC_ConfigChannel+0x75e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8001cf8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8001cfc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d112      	bne.n	8001d2a <HAL_ADC_ConfigChannel+0x75e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	4a23      	ldr	r2, [pc, #140]	@ (8001d98 <HAL_ADC_ConfigChannel+0x7cc>)
 8001d0a:	4293      	cmp	r3, r2
 8001d0c:	d004      	beq.n	8001d18 <HAL_ADC_ConfigChannel+0x74c>
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	4a22      	ldr	r2, [pc, #136]	@ (8001d9c <HAL_ADC_ConfigChannel+0x7d0>)
 8001d14:	4293      	cmp	r3, r2
 8001d16:	d12d      	bne.n	8001d74 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001d18:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8001d1c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001d20:	4619      	mov	r1, r3
 8001d22:	481b      	ldr	r0, [pc, #108]	@ (8001d90 <HAL_ADC_ConfigChannel+0x7c4>)
 8001d24:	f7ff f86f 	bl	8000e06 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8001d28:	e024      	b.n	8001d74 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8001d2a:	683b      	ldr	r3, [r7, #0]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	4a1f      	ldr	r2, [pc, #124]	@ (8001dac <HAL_ADC_ConfigChannel+0x7e0>)
 8001d30:	4293      	cmp	r3, r2
 8001d32:	d120      	bne.n	8001d76 <HAL_ADC_ConfigChannel+0x7aa>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8001d34:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8001d38:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d11a      	bne.n	8001d76 <HAL_ADC_ConfigChannel+0x7aa>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	4a14      	ldr	r2, [pc, #80]	@ (8001d98 <HAL_ADC_ConfigChannel+0x7cc>)
 8001d46:	4293      	cmp	r3, r2
 8001d48:	d115      	bne.n	8001d76 <HAL_ADC_ConfigChannel+0x7aa>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001d4a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8001d4e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001d52:	4619      	mov	r1, r3
 8001d54:	480e      	ldr	r0, [pc, #56]	@ (8001d90 <HAL_ADC_ConfigChannel+0x7c4>)
 8001d56:	f7ff f856 	bl	8000e06 <LL_ADC_SetCommonPathInternalCh>
 8001d5a:	e00c      	b.n	8001d76 <HAL_ADC_ConfigChannel+0x7aa>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001d60:	f043 0220 	orr.w	r2, r3, #32
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8001d68:	2301      	movs	r3, #1
 8001d6a:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 8001d6e:	e002      	b.n	8001d76 <HAL_ADC_ConfigChannel+0x7aa>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8001d70:	bf00      	nop
 8001d72:	e000      	b.n	8001d76 <HAL_ADC_ConfigChannel+0x7aa>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8001d74:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	2200      	movs	r2, #0
 8001d7a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8001d7e:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8001d82:	4618      	mov	r0, r3
 8001d84:	37d8      	adds	r7, #216	@ 0xd8
 8001d86:	46bd      	mov	sp, r7
 8001d88:	bd80      	pop	{r7, pc}
 8001d8a:	bf00      	nop
 8001d8c:	80080000 	.word	0x80080000
 8001d90:	50040300 	.word	0x50040300
 8001d94:	c7520000 	.word	0xc7520000
 8001d98:	50040000 	.word	0x50040000
 8001d9c:	50040200 	.word	0x50040200
 8001da0:	20000000 	.word	0x20000000
 8001da4:	053e2d63 	.word	0x053e2d63
 8001da8:	cb840000 	.word	0xcb840000
 8001dac:	80000001 	.word	0x80000001

08001db0 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8001db0:	b580      	push	{r7, lr}
 8001db2:	b084      	sub	sp, #16
 8001db4:	af00      	add	r7, sp, #0
 8001db6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8001db8:	2300      	movs	r3, #0
 8001dba:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	4618      	mov	r0, r3
 8001dc2:	f7ff f995 	bl	80010f0 <LL_ADC_IsEnabled>
 8001dc6:	4603      	mov	r3, r0
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d169      	bne.n	8001ea0 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	689a      	ldr	r2, [r3, #8]
 8001dd2:	4b36      	ldr	r3, [pc, #216]	@ (8001eac <ADC_Enable+0xfc>)
 8001dd4:	4013      	ands	r3, r2
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d00d      	beq.n	8001df6 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001dde:	f043 0210 	orr.w	r2, r3, #16
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001dea:	f043 0201 	orr.w	r2, r3, #1
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 8001df2:	2301      	movs	r3, #1
 8001df4:	e055      	b.n	8001ea2 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	4618      	mov	r0, r3
 8001dfc:	f7ff f964 	bl	80010c8 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8001e00:	482b      	ldr	r0, [pc, #172]	@ (8001eb0 <ADC_Enable+0x100>)
 8001e02:	f7ff f813 	bl	8000e2c <LL_ADC_GetCommonPathInternalCh>
 8001e06:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8001e08:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d013      	beq.n	8001e38 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001e10:	4b28      	ldr	r3, [pc, #160]	@ (8001eb4 <ADC_Enable+0x104>)
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	099b      	lsrs	r3, r3, #6
 8001e16:	4a28      	ldr	r2, [pc, #160]	@ (8001eb8 <ADC_Enable+0x108>)
 8001e18:	fba2 2303 	umull	r2, r3, r2, r3
 8001e1c:	099b      	lsrs	r3, r3, #6
 8001e1e:	1c5a      	adds	r2, r3, #1
 8001e20:	4613      	mov	r3, r2
 8001e22:	005b      	lsls	r3, r3, #1
 8001e24:	4413      	add	r3, r2
 8001e26:	009b      	lsls	r3, r3, #2
 8001e28:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8001e2a:	e002      	b.n	8001e32 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8001e2c:	68bb      	ldr	r3, [r7, #8]
 8001e2e:	3b01      	subs	r3, #1
 8001e30:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8001e32:	68bb      	ldr	r3, [r7, #8]
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d1f9      	bne.n	8001e2c <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8001e38:	f7fe ffa2 	bl	8000d80 <HAL_GetTick>
 8001e3c:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001e3e:	e028      	b.n	8001e92 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	4618      	mov	r0, r3
 8001e46:	f7ff f953 	bl	80010f0 <LL_ADC_IsEnabled>
 8001e4a:	4603      	mov	r3, r0
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d104      	bne.n	8001e5a <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	4618      	mov	r0, r3
 8001e56:	f7ff f937 	bl	80010c8 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001e5a:	f7fe ff91 	bl	8000d80 <HAL_GetTick>
 8001e5e:	4602      	mov	r2, r0
 8001e60:	68fb      	ldr	r3, [r7, #12]
 8001e62:	1ad3      	subs	r3, r2, r3
 8001e64:	2b02      	cmp	r3, #2
 8001e66:	d914      	bls.n	8001e92 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	f003 0301 	and.w	r3, r3, #1
 8001e72:	2b01      	cmp	r3, #1
 8001e74:	d00d      	beq.n	8001e92 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e7a:	f043 0210 	orr.w	r2, r3, #16
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e86:	f043 0201 	orr.w	r2, r3, #1
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8001e8e:	2301      	movs	r3, #1
 8001e90:	e007      	b.n	8001ea2 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	f003 0301 	and.w	r3, r3, #1
 8001e9c:	2b01      	cmp	r3, #1
 8001e9e:	d1cf      	bne.n	8001e40 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8001ea0:	2300      	movs	r3, #0
}
 8001ea2:	4618      	mov	r0, r3
 8001ea4:	3710      	adds	r7, #16
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	bd80      	pop	{r7, pc}
 8001eaa:	bf00      	nop
 8001eac:	8000003f 	.word	0x8000003f
 8001eb0:	50040300 	.word	0x50040300
 8001eb4:	20000000 	.word	0x20000000
 8001eb8:	053e2d63 	.word	0x053e2d63

08001ebc <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8001ebc:	b580      	push	{r7, lr}
 8001ebe:	b084      	sub	sp, #16
 8001ec0:	af00      	add	r7, sp, #0
 8001ec2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ec8:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ece:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d14b      	bne.n	8001f6e <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001ed6:	68fb      	ldr	r3, [r7, #12]
 8001ed8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001eda:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001ede:	68fb      	ldr	r3, [r7, #12]
 8001ee0:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8001ee2:	68fb      	ldr	r3, [r7, #12]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	f003 0308 	and.w	r3, r3, #8
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	d021      	beq.n	8001f34 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	4618      	mov	r0, r3
 8001ef6:	f7fe fffc 	bl	8000ef2 <LL_ADC_REG_IsTriggerSourceSWStart>
 8001efa:	4603      	mov	r3, r0
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d032      	beq.n	8001f66 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	68db      	ldr	r3, [r3, #12]
 8001f06:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d12b      	bne.n	8001f66 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f12:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	655a      	str	r2, [r3, #84]	@ 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8001f1a:	68fb      	ldr	r3, [r7, #12]
 8001f1c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f1e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d11f      	bne.n	8001f66 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001f26:	68fb      	ldr	r3, [r7, #12]
 8001f28:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f2a:	f043 0201 	orr.w	r2, r3, #1
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	655a      	str	r2, [r3, #84]	@ 0x54
 8001f32:	e018      	b.n	8001f66 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8001f34:	68fb      	ldr	r3, [r7, #12]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	68db      	ldr	r3, [r3, #12]
 8001f3a:	f003 0302 	and.w	r3, r3, #2
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d111      	bne.n	8001f66 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f46:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001f4a:	68fb      	ldr	r3, [r7, #12]
 8001f4c:	655a      	str	r2, [r3, #84]	@ 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8001f4e:	68fb      	ldr	r3, [r7, #12]
 8001f50:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f52:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d105      	bne.n	8001f66 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001f5a:	68fb      	ldr	r3, [r7, #12]
 8001f5c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f5e:	f043 0201 	orr.w	r2, r3, #1
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001f66:	68f8      	ldr	r0, [r7, #12]
 8001f68:	f7fe fba0 	bl	80006ac <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8001f6c:	e00e      	b.n	8001f8c <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8001f6e:	68fb      	ldr	r3, [r7, #12]
 8001f70:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f72:	f003 0310 	and.w	r3, r3, #16
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d003      	beq.n	8001f82 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8001f7a:	68f8      	ldr	r0, [r7, #12]
 8001f7c:	f7ff fb1c 	bl	80015b8 <HAL_ADC_ErrorCallback>
}
 8001f80:	e004      	b.n	8001f8c <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f86:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001f88:	6878      	ldr	r0, [r7, #4]
 8001f8a:	4798      	blx	r3
}
 8001f8c:	bf00      	nop
 8001f8e:	3710      	adds	r7, #16
 8001f90:	46bd      	mov	sp, r7
 8001f92:	bd80      	pop	{r7, pc}

08001f94 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8001f94:	b580      	push	{r7, lr}
 8001f96:	b084      	sub	sp, #16
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001fa0:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8001fa2:	68f8      	ldr	r0, [r7, #12]
 8001fa4:	f7ff fafe 	bl	80015a4 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001fa8:	bf00      	nop
 8001faa:	3710      	adds	r7, #16
 8001fac:	46bd      	mov	sp, r7
 8001fae:	bd80      	pop	{r7, pc}

08001fb0 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	b084      	sub	sp, #16
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001fbc:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8001fbe:	68fb      	ldr	r3, [r7, #12]
 8001fc0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001fc2:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8001fc6:	68fb      	ldr	r3, [r7, #12]
 8001fc8:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8001fca:	68fb      	ldr	r3, [r7, #12]
 8001fcc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001fce:	f043 0204 	orr.w	r2, r3, #4
 8001fd2:	68fb      	ldr	r3, [r7, #12]
 8001fd4:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8001fd6:	68f8      	ldr	r0, [r7, #12]
 8001fd8:	f7ff faee 	bl	80015b8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001fdc:	bf00      	nop
 8001fde:	3710      	adds	r7, #16
 8001fe0:	46bd      	mov	sp, r7
 8001fe2:	bd80      	pop	{r7, pc}

08001fe4 <LL_ADC_IsEnabled>:
{
 8001fe4:	b480      	push	{r7}
 8001fe6:	b083      	sub	sp, #12
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	689b      	ldr	r3, [r3, #8]
 8001ff0:	f003 0301 	and.w	r3, r3, #1
 8001ff4:	2b01      	cmp	r3, #1
 8001ff6:	d101      	bne.n	8001ffc <LL_ADC_IsEnabled+0x18>
 8001ff8:	2301      	movs	r3, #1
 8001ffa:	e000      	b.n	8001ffe <LL_ADC_IsEnabled+0x1a>
 8001ffc:	2300      	movs	r3, #0
}
 8001ffe:	4618      	mov	r0, r3
 8002000:	370c      	adds	r7, #12
 8002002:	46bd      	mov	sp, r7
 8002004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002008:	4770      	bx	lr

0800200a <LL_ADC_REG_IsConversionOngoing>:
{
 800200a:	b480      	push	{r7}
 800200c:	b083      	sub	sp, #12
 800200e:	af00      	add	r7, sp, #0
 8002010:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	689b      	ldr	r3, [r3, #8]
 8002016:	f003 0304 	and.w	r3, r3, #4
 800201a:	2b04      	cmp	r3, #4
 800201c:	d101      	bne.n	8002022 <LL_ADC_REG_IsConversionOngoing+0x18>
 800201e:	2301      	movs	r3, #1
 8002020:	e000      	b.n	8002024 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002022:	2300      	movs	r3, #0
}
 8002024:	4618      	mov	r0, r3
 8002026:	370c      	adds	r7, #12
 8002028:	46bd      	mov	sp, r7
 800202a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800202e:	4770      	bx	lr

08002030 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8002030:	b590      	push	{r4, r7, lr}
 8002032:	b09f      	sub	sp, #124	@ 0x7c
 8002034:	af00      	add	r7, sp, #0
 8002036:	6078      	str	r0, [r7, #4]
 8002038:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800203a:	2300      	movs	r3, #0
 800203c:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002046:	2b01      	cmp	r3, #1
 8002048:	d101      	bne.n	800204e <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800204a:	2302      	movs	r3, #2
 800204c:	e093      	b.n	8002176 <HAL_ADCEx_MultiModeConfigChannel+0x146>
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	2201      	movs	r2, #1
 8002052:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8002056:	2300      	movs	r3, #0
 8002058:	65fb      	str	r3, [r7, #92]	@ 0x5c
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 800205a:	2300      	movs	r3, #0
 800205c:	663b      	str	r3, [r7, #96]	@ 0x60

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	4a47      	ldr	r2, [pc, #284]	@ (8002180 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8002064:	4293      	cmp	r3, r2
 8002066:	d102      	bne.n	800206e <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8002068:	4b46      	ldr	r3, [pc, #280]	@ (8002184 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 800206a:	60bb      	str	r3, [r7, #8]
 800206c:	e001      	b.n	8002072 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 800206e:	2300      	movs	r3, #0
 8002070:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8002072:	68bb      	ldr	r3, [r7, #8]
 8002074:	2b00      	cmp	r3, #0
 8002076:	d10b      	bne.n	8002090 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800207c:	f043 0220 	orr.w	r2, r3, #32
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	2200      	movs	r2, #0
 8002088:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    return HAL_ERROR;
 800208c:	2301      	movs	r3, #1
 800208e:	e072      	b.n	8002176 <HAL_ADCEx_MultiModeConfigChannel+0x146>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8002090:	68bb      	ldr	r3, [r7, #8]
 8002092:	4618      	mov	r0, r3
 8002094:	f7ff ffb9 	bl	800200a <LL_ADC_REG_IsConversionOngoing>
 8002098:	6738      	str	r0, [r7, #112]	@ 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	4618      	mov	r0, r3
 80020a0:	f7ff ffb3 	bl	800200a <LL_ADC_REG_IsConversionOngoing>
 80020a4:	4603      	mov	r3, r0
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d154      	bne.n	8002154 <HAL_ADCEx_MultiModeConfigChannel+0x124>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 80020aa:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d151      	bne.n	8002154 <HAL_ADCEx_MultiModeConfigChannel+0x124>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80020b0:	4b35      	ldr	r3, [pc, #212]	@ (8002188 <HAL_ADCEx_MultiModeConfigChannel+0x158>)
 80020b2:	66fb      	str	r3, [r7, #108]	@ 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80020b4:	683b      	ldr	r3, [r7, #0]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d02c      	beq.n	8002116 <HAL_ADCEx_MultiModeConfigChannel+0xe6>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80020bc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80020be:	689b      	ldr	r3, [r3, #8]
 80020c0:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80020c4:	683b      	ldr	r3, [r7, #0]
 80020c6:	6859      	ldr	r1, [r3, #4]
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80020ce:	035b      	lsls	r3, r3, #13
 80020d0:	430b      	orrs	r3, r1
 80020d2:	431a      	orrs	r2, r3
 80020d4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80020d6:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80020d8:	4829      	ldr	r0, [pc, #164]	@ (8002180 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 80020da:	f7ff ff83 	bl	8001fe4 <LL_ADC_IsEnabled>
 80020de:	4604      	mov	r4, r0
 80020e0:	4828      	ldr	r0, [pc, #160]	@ (8002184 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 80020e2:	f7ff ff7f 	bl	8001fe4 <LL_ADC_IsEnabled>
 80020e6:	4603      	mov	r3, r0
 80020e8:	431c      	orrs	r4, r3
 80020ea:	4828      	ldr	r0, [pc, #160]	@ (800218c <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 80020ec:	f7ff ff7a 	bl	8001fe4 <LL_ADC_IsEnabled>
 80020f0:	4603      	mov	r3, r0
 80020f2:	4323      	orrs	r3, r4
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d137      	bne.n	8002168 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80020f8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80020fa:	689b      	ldr	r3, [r3, #8]
 80020fc:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8002100:	f023 030f 	bic.w	r3, r3, #15
 8002104:	683a      	ldr	r2, [r7, #0]
 8002106:	6811      	ldr	r1, [r2, #0]
 8002108:	683a      	ldr	r2, [r7, #0]
 800210a:	6892      	ldr	r2, [r2, #8]
 800210c:	430a      	orrs	r2, r1
 800210e:	431a      	orrs	r2, r3
 8002110:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002112:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002114:	e028      	b.n	8002168 <HAL_ADCEx_MultiModeConfigChannel+0x138>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8002116:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002118:	689b      	ldr	r3, [r3, #8]
 800211a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800211e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002120:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002122:	4817      	ldr	r0, [pc, #92]	@ (8002180 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8002124:	f7ff ff5e 	bl	8001fe4 <LL_ADC_IsEnabled>
 8002128:	4604      	mov	r4, r0
 800212a:	4816      	ldr	r0, [pc, #88]	@ (8002184 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 800212c:	f7ff ff5a 	bl	8001fe4 <LL_ADC_IsEnabled>
 8002130:	4603      	mov	r3, r0
 8002132:	431c      	orrs	r4, r3
 8002134:	4815      	ldr	r0, [pc, #84]	@ (800218c <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8002136:	f7ff ff55 	bl	8001fe4 <LL_ADC_IsEnabled>
 800213a:	4603      	mov	r3, r0
 800213c:	4323      	orrs	r3, r4
 800213e:	2b00      	cmp	r3, #0
 8002140:	d112      	bne.n	8002168 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8002142:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002144:	689b      	ldr	r3, [r3, #8]
 8002146:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800214a:	f023 030f 	bic.w	r3, r3, #15
 800214e:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8002150:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002152:	e009      	b.n	8002168 <HAL_ADCEx_MultiModeConfigChannel+0x138>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002158:	f043 0220 	orr.w	r2, r3, #32
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8002160:	2301      	movs	r3, #1
 8002162:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 8002166:	e000      	b.n	800216a <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002168:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	2200      	movs	r2, #0
 800216e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8002172:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
}
 8002176:	4618      	mov	r0, r3
 8002178:	377c      	adds	r7, #124	@ 0x7c
 800217a:	46bd      	mov	sp, r7
 800217c:	bd90      	pop	{r4, r7, pc}
 800217e:	bf00      	nop
 8002180:	50040000 	.word	0x50040000
 8002184:	50040100 	.word	0x50040100
 8002188:	50040300 	.word	0x50040300
 800218c:	50040200 	.word	0x50040200

08002190 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002190:	b480      	push	{r7}
 8002192:	b085      	sub	sp, #20
 8002194:	af00      	add	r7, sp, #0
 8002196:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	f003 0307 	and.w	r3, r3, #7
 800219e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80021a0:	4b0c      	ldr	r3, [pc, #48]	@ (80021d4 <__NVIC_SetPriorityGrouping+0x44>)
 80021a2:	68db      	ldr	r3, [r3, #12]
 80021a4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80021a6:	68ba      	ldr	r2, [r7, #8]
 80021a8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80021ac:	4013      	ands	r3, r2
 80021ae:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80021b4:	68bb      	ldr	r3, [r7, #8]
 80021b6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80021b8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80021bc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80021c0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80021c2:	4a04      	ldr	r2, [pc, #16]	@ (80021d4 <__NVIC_SetPriorityGrouping+0x44>)
 80021c4:	68bb      	ldr	r3, [r7, #8]
 80021c6:	60d3      	str	r3, [r2, #12]
}
 80021c8:	bf00      	nop
 80021ca:	3714      	adds	r7, #20
 80021cc:	46bd      	mov	sp, r7
 80021ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d2:	4770      	bx	lr
 80021d4:	e000ed00 	.word	0xe000ed00

080021d8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80021d8:	b480      	push	{r7}
 80021da:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80021dc:	4b04      	ldr	r3, [pc, #16]	@ (80021f0 <__NVIC_GetPriorityGrouping+0x18>)
 80021de:	68db      	ldr	r3, [r3, #12]
 80021e0:	0a1b      	lsrs	r3, r3, #8
 80021e2:	f003 0307 	and.w	r3, r3, #7
}
 80021e6:	4618      	mov	r0, r3
 80021e8:	46bd      	mov	sp, r7
 80021ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ee:	4770      	bx	lr
 80021f0:	e000ed00 	.word	0xe000ed00

080021f4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80021f4:	b480      	push	{r7}
 80021f6:	b083      	sub	sp, #12
 80021f8:	af00      	add	r7, sp, #0
 80021fa:	4603      	mov	r3, r0
 80021fc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80021fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002202:	2b00      	cmp	r3, #0
 8002204:	db0b      	blt.n	800221e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002206:	79fb      	ldrb	r3, [r7, #7]
 8002208:	f003 021f 	and.w	r2, r3, #31
 800220c:	4907      	ldr	r1, [pc, #28]	@ (800222c <__NVIC_EnableIRQ+0x38>)
 800220e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002212:	095b      	lsrs	r3, r3, #5
 8002214:	2001      	movs	r0, #1
 8002216:	fa00 f202 	lsl.w	r2, r0, r2
 800221a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800221e:	bf00      	nop
 8002220:	370c      	adds	r7, #12
 8002222:	46bd      	mov	sp, r7
 8002224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002228:	4770      	bx	lr
 800222a:	bf00      	nop
 800222c:	e000e100 	.word	0xe000e100

08002230 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002230:	b480      	push	{r7}
 8002232:	b083      	sub	sp, #12
 8002234:	af00      	add	r7, sp, #0
 8002236:	4603      	mov	r3, r0
 8002238:	6039      	str	r1, [r7, #0]
 800223a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800223c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002240:	2b00      	cmp	r3, #0
 8002242:	db0a      	blt.n	800225a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002244:	683b      	ldr	r3, [r7, #0]
 8002246:	b2da      	uxtb	r2, r3
 8002248:	490c      	ldr	r1, [pc, #48]	@ (800227c <__NVIC_SetPriority+0x4c>)
 800224a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800224e:	0112      	lsls	r2, r2, #4
 8002250:	b2d2      	uxtb	r2, r2
 8002252:	440b      	add	r3, r1
 8002254:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002258:	e00a      	b.n	8002270 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800225a:	683b      	ldr	r3, [r7, #0]
 800225c:	b2da      	uxtb	r2, r3
 800225e:	4908      	ldr	r1, [pc, #32]	@ (8002280 <__NVIC_SetPriority+0x50>)
 8002260:	79fb      	ldrb	r3, [r7, #7]
 8002262:	f003 030f 	and.w	r3, r3, #15
 8002266:	3b04      	subs	r3, #4
 8002268:	0112      	lsls	r2, r2, #4
 800226a:	b2d2      	uxtb	r2, r2
 800226c:	440b      	add	r3, r1
 800226e:	761a      	strb	r2, [r3, #24]
}
 8002270:	bf00      	nop
 8002272:	370c      	adds	r7, #12
 8002274:	46bd      	mov	sp, r7
 8002276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800227a:	4770      	bx	lr
 800227c:	e000e100 	.word	0xe000e100
 8002280:	e000ed00 	.word	0xe000ed00

08002284 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002284:	b480      	push	{r7}
 8002286:	b089      	sub	sp, #36	@ 0x24
 8002288:	af00      	add	r7, sp, #0
 800228a:	60f8      	str	r0, [r7, #12]
 800228c:	60b9      	str	r1, [r7, #8]
 800228e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	f003 0307 	and.w	r3, r3, #7
 8002296:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002298:	69fb      	ldr	r3, [r7, #28]
 800229a:	f1c3 0307 	rsb	r3, r3, #7
 800229e:	2b04      	cmp	r3, #4
 80022a0:	bf28      	it	cs
 80022a2:	2304      	movcs	r3, #4
 80022a4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80022a6:	69fb      	ldr	r3, [r7, #28]
 80022a8:	3304      	adds	r3, #4
 80022aa:	2b06      	cmp	r3, #6
 80022ac:	d902      	bls.n	80022b4 <NVIC_EncodePriority+0x30>
 80022ae:	69fb      	ldr	r3, [r7, #28]
 80022b0:	3b03      	subs	r3, #3
 80022b2:	e000      	b.n	80022b6 <NVIC_EncodePriority+0x32>
 80022b4:	2300      	movs	r3, #0
 80022b6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80022b8:	f04f 32ff 	mov.w	r2, #4294967295
 80022bc:	69bb      	ldr	r3, [r7, #24]
 80022be:	fa02 f303 	lsl.w	r3, r2, r3
 80022c2:	43da      	mvns	r2, r3
 80022c4:	68bb      	ldr	r3, [r7, #8]
 80022c6:	401a      	ands	r2, r3
 80022c8:	697b      	ldr	r3, [r7, #20]
 80022ca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80022cc:	f04f 31ff 	mov.w	r1, #4294967295
 80022d0:	697b      	ldr	r3, [r7, #20]
 80022d2:	fa01 f303 	lsl.w	r3, r1, r3
 80022d6:	43d9      	mvns	r1, r3
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80022dc:	4313      	orrs	r3, r2
         );
}
 80022de:	4618      	mov	r0, r3
 80022e0:	3724      	adds	r7, #36	@ 0x24
 80022e2:	46bd      	mov	sp, r7
 80022e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e8:	4770      	bx	lr
	...

080022ec <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80022ec:	b580      	push	{r7, lr}
 80022ee:	b082      	sub	sp, #8
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	3b01      	subs	r3, #1
 80022f8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80022fc:	d301      	bcc.n	8002302 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80022fe:	2301      	movs	r3, #1
 8002300:	e00f      	b.n	8002322 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002302:	4a0a      	ldr	r2, [pc, #40]	@ (800232c <SysTick_Config+0x40>)
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	3b01      	subs	r3, #1
 8002308:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800230a:	210f      	movs	r1, #15
 800230c:	f04f 30ff 	mov.w	r0, #4294967295
 8002310:	f7ff ff8e 	bl	8002230 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002314:	4b05      	ldr	r3, [pc, #20]	@ (800232c <SysTick_Config+0x40>)
 8002316:	2200      	movs	r2, #0
 8002318:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800231a:	4b04      	ldr	r3, [pc, #16]	@ (800232c <SysTick_Config+0x40>)
 800231c:	2207      	movs	r2, #7
 800231e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002320:	2300      	movs	r3, #0
}
 8002322:	4618      	mov	r0, r3
 8002324:	3708      	adds	r7, #8
 8002326:	46bd      	mov	sp, r7
 8002328:	bd80      	pop	{r7, pc}
 800232a:	bf00      	nop
 800232c:	e000e010 	.word	0xe000e010

08002330 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002330:	b580      	push	{r7, lr}
 8002332:	b082      	sub	sp, #8
 8002334:	af00      	add	r7, sp, #0
 8002336:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002338:	6878      	ldr	r0, [r7, #4]
 800233a:	f7ff ff29 	bl	8002190 <__NVIC_SetPriorityGrouping>
}
 800233e:	bf00      	nop
 8002340:	3708      	adds	r7, #8
 8002342:	46bd      	mov	sp, r7
 8002344:	bd80      	pop	{r7, pc}

08002346 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002346:	b580      	push	{r7, lr}
 8002348:	b086      	sub	sp, #24
 800234a:	af00      	add	r7, sp, #0
 800234c:	4603      	mov	r3, r0
 800234e:	60b9      	str	r1, [r7, #8]
 8002350:	607a      	str	r2, [r7, #4]
 8002352:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002354:	2300      	movs	r3, #0
 8002356:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002358:	f7ff ff3e 	bl	80021d8 <__NVIC_GetPriorityGrouping>
 800235c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800235e:	687a      	ldr	r2, [r7, #4]
 8002360:	68b9      	ldr	r1, [r7, #8]
 8002362:	6978      	ldr	r0, [r7, #20]
 8002364:	f7ff ff8e 	bl	8002284 <NVIC_EncodePriority>
 8002368:	4602      	mov	r2, r0
 800236a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800236e:	4611      	mov	r1, r2
 8002370:	4618      	mov	r0, r3
 8002372:	f7ff ff5d 	bl	8002230 <__NVIC_SetPriority>
}
 8002376:	bf00      	nop
 8002378:	3718      	adds	r7, #24
 800237a:	46bd      	mov	sp, r7
 800237c:	bd80      	pop	{r7, pc}

0800237e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800237e:	b580      	push	{r7, lr}
 8002380:	b082      	sub	sp, #8
 8002382:	af00      	add	r7, sp, #0
 8002384:	4603      	mov	r3, r0
 8002386:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002388:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800238c:	4618      	mov	r0, r3
 800238e:	f7ff ff31 	bl	80021f4 <__NVIC_EnableIRQ>
}
 8002392:	bf00      	nop
 8002394:	3708      	adds	r7, #8
 8002396:	46bd      	mov	sp, r7
 8002398:	bd80      	pop	{r7, pc}

0800239a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800239a:	b580      	push	{r7, lr}
 800239c:	b082      	sub	sp, #8
 800239e:	af00      	add	r7, sp, #0
 80023a0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80023a2:	6878      	ldr	r0, [r7, #4]
 80023a4:	f7ff ffa2 	bl	80022ec <SysTick_Config>
 80023a8:	4603      	mov	r3, r0
}
 80023aa:	4618      	mov	r0, r3
 80023ac:	3708      	adds	r7, #8
 80023ae:	46bd      	mov	sp, r7
 80023b0:	bd80      	pop	{r7, pc}
	...

080023b4 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80023b4:	b480      	push	{r7}
 80023b6:	b085      	sub	sp, #20
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d101      	bne.n	80023c6 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80023c2:	2301      	movs	r3, #1
 80023c4:	e098      	b.n	80024f8 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	461a      	mov	r2, r3
 80023cc:	4b4d      	ldr	r3, [pc, #308]	@ (8002504 <HAL_DMA_Init+0x150>)
 80023ce:	429a      	cmp	r2, r3
 80023d0:	d80f      	bhi.n	80023f2 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	461a      	mov	r2, r3
 80023d8:	4b4b      	ldr	r3, [pc, #300]	@ (8002508 <HAL_DMA_Init+0x154>)
 80023da:	4413      	add	r3, r2
 80023dc:	4a4b      	ldr	r2, [pc, #300]	@ (800250c <HAL_DMA_Init+0x158>)
 80023de:	fba2 2303 	umull	r2, r3, r2, r3
 80023e2:	091b      	lsrs	r3, r3, #4
 80023e4:	009a      	lsls	r2, r3, #2
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	4a48      	ldr	r2, [pc, #288]	@ (8002510 <HAL_DMA_Init+0x15c>)
 80023ee:	641a      	str	r2, [r3, #64]	@ 0x40
 80023f0:	e00e      	b.n	8002410 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	461a      	mov	r2, r3
 80023f8:	4b46      	ldr	r3, [pc, #280]	@ (8002514 <HAL_DMA_Init+0x160>)
 80023fa:	4413      	add	r3, r2
 80023fc:	4a43      	ldr	r2, [pc, #268]	@ (800250c <HAL_DMA_Init+0x158>)
 80023fe:	fba2 2303 	umull	r2, r3, r2, r3
 8002402:	091b      	lsrs	r3, r3, #4
 8002404:	009a      	lsls	r2, r3, #2
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	4a42      	ldr	r2, [pc, #264]	@ (8002518 <HAL_DMA_Init+0x164>)
 800240e:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	2202      	movs	r2, #2
 8002414:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8002426:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800242a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8002434:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	691b      	ldr	r3, [r3, #16]
 800243a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002440:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	699b      	ldr	r3, [r3, #24]
 8002446:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800244c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	6a1b      	ldr	r3, [r3, #32]
 8002452:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002454:	68fa      	ldr	r2, [r7, #12]
 8002456:	4313      	orrs	r3, r2
 8002458:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	68fa      	ldr	r2, [r7, #12]
 8002460:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	689b      	ldr	r3, [r3, #8]
 8002466:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800246a:	d039      	beq.n	80024e0 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002470:	4a27      	ldr	r2, [pc, #156]	@ (8002510 <HAL_DMA_Init+0x15c>)
 8002472:	4293      	cmp	r3, r2
 8002474:	d11a      	bne.n	80024ac <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8002476:	4b29      	ldr	r3, [pc, #164]	@ (800251c <HAL_DMA_Init+0x168>)
 8002478:	681a      	ldr	r2, [r3, #0]
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800247e:	f003 031c 	and.w	r3, r3, #28
 8002482:	210f      	movs	r1, #15
 8002484:	fa01 f303 	lsl.w	r3, r1, r3
 8002488:	43db      	mvns	r3, r3
 800248a:	4924      	ldr	r1, [pc, #144]	@ (800251c <HAL_DMA_Init+0x168>)
 800248c:	4013      	ands	r3, r2
 800248e:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8002490:	4b22      	ldr	r3, [pc, #136]	@ (800251c <HAL_DMA_Init+0x168>)
 8002492:	681a      	ldr	r2, [r3, #0]
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	6859      	ldr	r1, [r3, #4]
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800249c:	f003 031c 	and.w	r3, r3, #28
 80024a0:	fa01 f303 	lsl.w	r3, r1, r3
 80024a4:	491d      	ldr	r1, [pc, #116]	@ (800251c <HAL_DMA_Init+0x168>)
 80024a6:	4313      	orrs	r3, r2
 80024a8:	600b      	str	r3, [r1, #0]
 80024aa:	e019      	b.n	80024e0 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80024ac:	4b1c      	ldr	r3, [pc, #112]	@ (8002520 <HAL_DMA_Init+0x16c>)
 80024ae:	681a      	ldr	r2, [r3, #0]
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024b4:	f003 031c 	and.w	r3, r3, #28
 80024b8:	210f      	movs	r1, #15
 80024ba:	fa01 f303 	lsl.w	r3, r1, r3
 80024be:	43db      	mvns	r3, r3
 80024c0:	4917      	ldr	r1, [pc, #92]	@ (8002520 <HAL_DMA_Init+0x16c>)
 80024c2:	4013      	ands	r3, r2
 80024c4:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80024c6:	4b16      	ldr	r3, [pc, #88]	@ (8002520 <HAL_DMA_Init+0x16c>)
 80024c8:	681a      	ldr	r2, [r3, #0]
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	6859      	ldr	r1, [r3, #4]
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024d2:	f003 031c 	and.w	r3, r3, #28
 80024d6:	fa01 f303 	lsl.w	r3, r1, r3
 80024da:	4911      	ldr	r1, [pc, #68]	@ (8002520 <HAL_DMA_Init+0x16c>)
 80024dc:	4313      	orrs	r3, r2
 80024de:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	2200      	movs	r2, #0
 80024e4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	2201      	movs	r2, #1
 80024ea:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	2200      	movs	r2, #0
 80024f2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80024f6:	2300      	movs	r3, #0
}
 80024f8:	4618      	mov	r0, r3
 80024fa:	3714      	adds	r7, #20
 80024fc:	46bd      	mov	sp, r7
 80024fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002502:	4770      	bx	lr
 8002504:	40020407 	.word	0x40020407
 8002508:	bffdfff8 	.word	0xbffdfff8
 800250c:	cccccccd 	.word	0xcccccccd
 8002510:	40020000 	.word	0x40020000
 8002514:	bffdfbf8 	.word	0xbffdfbf8
 8002518:	40020400 	.word	0x40020400
 800251c:	400200a8 	.word	0x400200a8
 8002520:	400204a8 	.word	0x400204a8

08002524 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002524:	b580      	push	{r7, lr}
 8002526:	b086      	sub	sp, #24
 8002528:	af00      	add	r7, sp, #0
 800252a:	60f8      	str	r0, [r7, #12]
 800252c:	60b9      	str	r1, [r7, #8]
 800252e:	607a      	str	r2, [r7, #4]
 8002530:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002532:	2300      	movs	r3, #0
 8002534:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800253c:	2b01      	cmp	r3, #1
 800253e:	d101      	bne.n	8002544 <HAL_DMA_Start_IT+0x20>
 8002540:	2302      	movs	r3, #2
 8002542:	e04b      	b.n	80025dc <HAL_DMA_Start_IT+0xb8>
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	2201      	movs	r2, #1
 8002548:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002552:	b2db      	uxtb	r3, r3
 8002554:	2b01      	cmp	r3, #1
 8002556:	d13a      	bne.n	80025ce <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	2202      	movs	r2, #2
 800255c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	2200      	movs	r2, #0
 8002564:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002566:	68fb      	ldr	r3, [r7, #12]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	681a      	ldr	r2, [r3, #0]
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	f022 0201 	bic.w	r2, r2, #1
 8002574:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002576:	683b      	ldr	r3, [r7, #0]
 8002578:	687a      	ldr	r2, [r7, #4]
 800257a:	68b9      	ldr	r1, [r7, #8]
 800257c:	68f8      	ldr	r0, [r7, #12]
 800257e:	f000 f8e0 	bl	8002742 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002586:	2b00      	cmp	r3, #0
 8002588:	d008      	beq.n	800259c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	681a      	ldr	r2, [r3, #0]
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	f042 020e 	orr.w	r2, r2, #14
 8002598:	601a      	str	r2, [r3, #0]
 800259a:	e00f      	b.n	80025bc <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	681a      	ldr	r2, [r3, #0]
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	f022 0204 	bic.w	r2, r2, #4
 80025aa:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	681a      	ldr	r2, [r3, #0]
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	f042 020a 	orr.w	r2, r2, #10
 80025ba:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	681a      	ldr	r2, [r3, #0]
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	f042 0201 	orr.w	r2, r2, #1
 80025ca:	601a      	str	r2, [r3, #0]
 80025cc:	e005      	b.n	80025da <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	2200      	movs	r2, #0
 80025d2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80025d6:	2302      	movs	r3, #2
 80025d8:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80025da:	7dfb      	ldrb	r3, [r7, #23]
}
 80025dc:	4618      	mov	r0, r3
 80025de:	3718      	adds	r7, #24
 80025e0:	46bd      	mov	sp, r7
 80025e2:	bd80      	pop	{r7, pc}

080025e4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80025e4:	b580      	push	{r7, lr}
 80025e6:	b084      	sub	sp, #16
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002600:	f003 031c 	and.w	r3, r3, #28
 8002604:	2204      	movs	r2, #4
 8002606:	409a      	lsls	r2, r3
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	4013      	ands	r3, r2
 800260c:	2b00      	cmp	r3, #0
 800260e:	d026      	beq.n	800265e <HAL_DMA_IRQHandler+0x7a>
 8002610:	68bb      	ldr	r3, [r7, #8]
 8002612:	f003 0304 	and.w	r3, r3, #4
 8002616:	2b00      	cmp	r3, #0
 8002618:	d021      	beq.n	800265e <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	f003 0320 	and.w	r3, r3, #32
 8002624:	2b00      	cmp	r3, #0
 8002626:	d107      	bne.n	8002638 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	681a      	ldr	r2, [r3, #0]
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	f022 0204 	bic.w	r2, r2, #4
 8002636:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800263c:	f003 021c 	and.w	r2, r3, #28
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002644:	2104      	movs	r1, #4
 8002646:	fa01 f202 	lsl.w	r2, r1, r2
 800264a:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002650:	2b00      	cmp	r3, #0
 8002652:	d071      	beq.n	8002738 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002658:	6878      	ldr	r0, [r7, #4]
 800265a:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800265c:	e06c      	b.n	8002738 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002662:	f003 031c 	and.w	r3, r3, #28
 8002666:	2202      	movs	r2, #2
 8002668:	409a      	lsls	r2, r3
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	4013      	ands	r3, r2
 800266e:	2b00      	cmp	r3, #0
 8002670:	d02e      	beq.n	80026d0 <HAL_DMA_IRQHandler+0xec>
 8002672:	68bb      	ldr	r3, [r7, #8]
 8002674:	f003 0302 	and.w	r3, r3, #2
 8002678:	2b00      	cmp	r3, #0
 800267a:	d029      	beq.n	80026d0 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	f003 0320 	and.w	r3, r3, #32
 8002686:	2b00      	cmp	r3, #0
 8002688:	d10b      	bne.n	80026a2 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	681a      	ldr	r2, [r3, #0]
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	f022 020a 	bic.w	r2, r2, #10
 8002698:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	2201      	movs	r2, #1
 800269e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026a6:	f003 021c 	and.w	r2, r3, #28
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026ae:	2102      	movs	r1, #2
 80026b0:	fa01 f202 	lsl.w	r2, r1, r2
 80026b4:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	2200      	movs	r2, #0
 80026ba:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d038      	beq.n	8002738 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026ca:	6878      	ldr	r0, [r7, #4]
 80026cc:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80026ce:	e033      	b.n	8002738 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026d4:	f003 031c 	and.w	r3, r3, #28
 80026d8:	2208      	movs	r2, #8
 80026da:	409a      	lsls	r2, r3
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	4013      	ands	r3, r2
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d02a      	beq.n	800273a <HAL_DMA_IRQHandler+0x156>
 80026e4:	68bb      	ldr	r3, [r7, #8]
 80026e6:	f003 0308 	and.w	r3, r3, #8
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d025      	beq.n	800273a <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	681a      	ldr	r2, [r3, #0]
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	f022 020e 	bic.w	r2, r2, #14
 80026fc:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002702:	f003 021c 	and.w	r2, r3, #28
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800270a:	2101      	movs	r1, #1
 800270c:	fa01 f202 	lsl.w	r2, r1, r2
 8002710:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	2201      	movs	r2, #1
 8002716:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	2201      	movs	r2, #1
 800271c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	2200      	movs	r2, #0
 8002724:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800272c:	2b00      	cmp	r3, #0
 800272e:	d004      	beq.n	800273a <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002734:	6878      	ldr	r0, [r7, #4]
 8002736:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8002738:	bf00      	nop
 800273a:	bf00      	nop
}
 800273c:	3710      	adds	r7, #16
 800273e:	46bd      	mov	sp, r7
 8002740:	bd80      	pop	{r7, pc}

08002742 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002742:	b480      	push	{r7}
 8002744:	b085      	sub	sp, #20
 8002746:	af00      	add	r7, sp, #0
 8002748:	60f8      	str	r0, [r7, #12]
 800274a:	60b9      	str	r1, [r7, #8]
 800274c:	607a      	str	r2, [r7, #4]
 800274e:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002754:	f003 021c 	and.w	r2, r3, #28
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800275c:	2101      	movs	r1, #1
 800275e:	fa01 f202 	lsl.w	r2, r1, r2
 8002762:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	683a      	ldr	r2, [r7, #0]
 800276a:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	689b      	ldr	r3, [r3, #8]
 8002770:	2b10      	cmp	r3, #16
 8002772:	d108      	bne.n	8002786 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	687a      	ldr	r2, [r7, #4]
 800277a:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	68ba      	ldr	r2, [r7, #8]
 8002782:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002784:	e007      	b.n	8002796 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	68ba      	ldr	r2, [r7, #8]
 800278c:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	687a      	ldr	r2, [r7, #4]
 8002794:	60da      	str	r2, [r3, #12]
}
 8002796:	bf00      	nop
 8002798:	3714      	adds	r7, #20
 800279a:	46bd      	mov	sp, r7
 800279c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a0:	4770      	bx	lr
	...

080027a4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80027a4:	b480      	push	{r7}
 80027a6:	b087      	sub	sp, #28
 80027a8:	af00      	add	r7, sp, #0
 80027aa:	6078      	str	r0, [r7, #4]
 80027ac:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80027ae:	2300      	movs	r3, #0
 80027b0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80027b2:	e17f      	b.n	8002ab4 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80027b4:	683b      	ldr	r3, [r7, #0]
 80027b6:	681a      	ldr	r2, [r3, #0]
 80027b8:	2101      	movs	r1, #1
 80027ba:	697b      	ldr	r3, [r7, #20]
 80027bc:	fa01 f303 	lsl.w	r3, r1, r3
 80027c0:	4013      	ands	r3, r2
 80027c2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	f000 8171 	beq.w	8002aae <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80027cc:	683b      	ldr	r3, [r7, #0]
 80027ce:	685b      	ldr	r3, [r3, #4]
 80027d0:	f003 0303 	and.w	r3, r3, #3
 80027d4:	2b01      	cmp	r3, #1
 80027d6:	d005      	beq.n	80027e4 <HAL_GPIO_Init+0x40>
 80027d8:	683b      	ldr	r3, [r7, #0]
 80027da:	685b      	ldr	r3, [r3, #4]
 80027dc:	f003 0303 	and.w	r3, r3, #3
 80027e0:	2b02      	cmp	r3, #2
 80027e2:	d130      	bne.n	8002846 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	689b      	ldr	r3, [r3, #8]
 80027e8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80027ea:	697b      	ldr	r3, [r7, #20]
 80027ec:	005b      	lsls	r3, r3, #1
 80027ee:	2203      	movs	r2, #3
 80027f0:	fa02 f303 	lsl.w	r3, r2, r3
 80027f4:	43db      	mvns	r3, r3
 80027f6:	693a      	ldr	r2, [r7, #16]
 80027f8:	4013      	ands	r3, r2
 80027fa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80027fc:	683b      	ldr	r3, [r7, #0]
 80027fe:	68da      	ldr	r2, [r3, #12]
 8002800:	697b      	ldr	r3, [r7, #20]
 8002802:	005b      	lsls	r3, r3, #1
 8002804:	fa02 f303 	lsl.w	r3, r2, r3
 8002808:	693a      	ldr	r2, [r7, #16]
 800280a:	4313      	orrs	r3, r2
 800280c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	693a      	ldr	r2, [r7, #16]
 8002812:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	685b      	ldr	r3, [r3, #4]
 8002818:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800281a:	2201      	movs	r2, #1
 800281c:	697b      	ldr	r3, [r7, #20]
 800281e:	fa02 f303 	lsl.w	r3, r2, r3
 8002822:	43db      	mvns	r3, r3
 8002824:	693a      	ldr	r2, [r7, #16]
 8002826:	4013      	ands	r3, r2
 8002828:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800282a:	683b      	ldr	r3, [r7, #0]
 800282c:	685b      	ldr	r3, [r3, #4]
 800282e:	091b      	lsrs	r3, r3, #4
 8002830:	f003 0201 	and.w	r2, r3, #1
 8002834:	697b      	ldr	r3, [r7, #20]
 8002836:	fa02 f303 	lsl.w	r3, r2, r3
 800283a:	693a      	ldr	r2, [r7, #16]
 800283c:	4313      	orrs	r3, r2
 800283e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	693a      	ldr	r2, [r7, #16]
 8002844:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8002846:	683b      	ldr	r3, [r7, #0]
 8002848:	685b      	ldr	r3, [r3, #4]
 800284a:	f003 0303 	and.w	r3, r3, #3
 800284e:	2b03      	cmp	r3, #3
 8002850:	d118      	bne.n	8002884 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002856:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8002858:	2201      	movs	r2, #1
 800285a:	697b      	ldr	r3, [r7, #20]
 800285c:	fa02 f303 	lsl.w	r3, r2, r3
 8002860:	43db      	mvns	r3, r3
 8002862:	693a      	ldr	r2, [r7, #16]
 8002864:	4013      	ands	r3, r2
 8002866:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8002868:	683b      	ldr	r3, [r7, #0]
 800286a:	685b      	ldr	r3, [r3, #4]
 800286c:	08db      	lsrs	r3, r3, #3
 800286e:	f003 0201 	and.w	r2, r3, #1
 8002872:	697b      	ldr	r3, [r7, #20]
 8002874:	fa02 f303 	lsl.w	r3, r2, r3
 8002878:	693a      	ldr	r2, [r7, #16]
 800287a:	4313      	orrs	r3, r2
 800287c:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	693a      	ldr	r2, [r7, #16]
 8002882:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002884:	683b      	ldr	r3, [r7, #0]
 8002886:	685b      	ldr	r3, [r3, #4]
 8002888:	f003 0303 	and.w	r3, r3, #3
 800288c:	2b03      	cmp	r3, #3
 800288e:	d017      	beq.n	80028c0 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	68db      	ldr	r3, [r3, #12]
 8002894:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002896:	697b      	ldr	r3, [r7, #20]
 8002898:	005b      	lsls	r3, r3, #1
 800289a:	2203      	movs	r2, #3
 800289c:	fa02 f303 	lsl.w	r3, r2, r3
 80028a0:	43db      	mvns	r3, r3
 80028a2:	693a      	ldr	r2, [r7, #16]
 80028a4:	4013      	ands	r3, r2
 80028a6:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80028a8:	683b      	ldr	r3, [r7, #0]
 80028aa:	689a      	ldr	r2, [r3, #8]
 80028ac:	697b      	ldr	r3, [r7, #20]
 80028ae:	005b      	lsls	r3, r3, #1
 80028b0:	fa02 f303 	lsl.w	r3, r2, r3
 80028b4:	693a      	ldr	r2, [r7, #16]
 80028b6:	4313      	orrs	r3, r2
 80028b8:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	693a      	ldr	r2, [r7, #16]
 80028be:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80028c0:	683b      	ldr	r3, [r7, #0]
 80028c2:	685b      	ldr	r3, [r3, #4]
 80028c4:	f003 0303 	and.w	r3, r3, #3
 80028c8:	2b02      	cmp	r3, #2
 80028ca:	d123      	bne.n	8002914 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80028cc:	697b      	ldr	r3, [r7, #20]
 80028ce:	08da      	lsrs	r2, r3, #3
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	3208      	adds	r2, #8
 80028d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80028d8:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80028da:	697b      	ldr	r3, [r7, #20]
 80028dc:	f003 0307 	and.w	r3, r3, #7
 80028e0:	009b      	lsls	r3, r3, #2
 80028e2:	220f      	movs	r2, #15
 80028e4:	fa02 f303 	lsl.w	r3, r2, r3
 80028e8:	43db      	mvns	r3, r3
 80028ea:	693a      	ldr	r2, [r7, #16]
 80028ec:	4013      	ands	r3, r2
 80028ee:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80028f0:	683b      	ldr	r3, [r7, #0]
 80028f2:	691a      	ldr	r2, [r3, #16]
 80028f4:	697b      	ldr	r3, [r7, #20]
 80028f6:	f003 0307 	and.w	r3, r3, #7
 80028fa:	009b      	lsls	r3, r3, #2
 80028fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002900:	693a      	ldr	r2, [r7, #16]
 8002902:	4313      	orrs	r3, r2
 8002904:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002906:	697b      	ldr	r3, [r7, #20]
 8002908:	08da      	lsrs	r2, r3, #3
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	3208      	adds	r2, #8
 800290e:	6939      	ldr	r1, [r7, #16]
 8002910:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800291a:	697b      	ldr	r3, [r7, #20]
 800291c:	005b      	lsls	r3, r3, #1
 800291e:	2203      	movs	r2, #3
 8002920:	fa02 f303 	lsl.w	r3, r2, r3
 8002924:	43db      	mvns	r3, r3
 8002926:	693a      	ldr	r2, [r7, #16]
 8002928:	4013      	ands	r3, r2
 800292a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800292c:	683b      	ldr	r3, [r7, #0]
 800292e:	685b      	ldr	r3, [r3, #4]
 8002930:	f003 0203 	and.w	r2, r3, #3
 8002934:	697b      	ldr	r3, [r7, #20]
 8002936:	005b      	lsls	r3, r3, #1
 8002938:	fa02 f303 	lsl.w	r3, r2, r3
 800293c:	693a      	ldr	r2, [r7, #16]
 800293e:	4313      	orrs	r3, r2
 8002940:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	693a      	ldr	r2, [r7, #16]
 8002946:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002948:	683b      	ldr	r3, [r7, #0]
 800294a:	685b      	ldr	r3, [r3, #4]
 800294c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002950:	2b00      	cmp	r3, #0
 8002952:	f000 80ac 	beq.w	8002aae <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002956:	4b5f      	ldr	r3, [pc, #380]	@ (8002ad4 <HAL_GPIO_Init+0x330>)
 8002958:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800295a:	4a5e      	ldr	r2, [pc, #376]	@ (8002ad4 <HAL_GPIO_Init+0x330>)
 800295c:	f043 0301 	orr.w	r3, r3, #1
 8002960:	6613      	str	r3, [r2, #96]	@ 0x60
 8002962:	4b5c      	ldr	r3, [pc, #368]	@ (8002ad4 <HAL_GPIO_Init+0x330>)
 8002964:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002966:	f003 0301 	and.w	r3, r3, #1
 800296a:	60bb      	str	r3, [r7, #8]
 800296c:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800296e:	4a5a      	ldr	r2, [pc, #360]	@ (8002ad8 <HAL_GPIO_Init+0x334>)
 8002970:	697b      	ldr	r3, [r7, #20]
 8002972:	089b      	lsrs	r3, r3, #2
 8002974:	3302      	adds	r3, #2
 8002976:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800297a:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800297c:	697b      	ldr	r3, [r7, #20]
 800297e:	f003 0303 	and.w	r3, r3, #3
 8002982:	009b      	lsls	r3, r3, #2
 8002984:	220f      	movs	r2, #15
 8002986:	fa02 f303 	lsl.w	r3, r2, r3
 800298a:	43db      	mvns	r3, r3
 800298c:	693a      	ldr	r2, [r7, #16]
 800298e:	4013      	ands	r3, r2
 8002990:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002998:	d025      	beq.n	80029e6 <HAL_GPIO_Init+0x242>
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	4a4f      	ldr	r2, [pc, #316]	@ (8002adc <HAL_GPIO_Init+0x338>)
 800299e:	4293      	cmp	r3, r2
 80029a0:	d01f      	beq.n	80029e2 <HAL_GPIO_Init+0x23e>
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	4a4e      	ldr	r2, [pc, #312]	@ (8002ae0 <HAL_GPIO_Init+0x33c>)
 80029a6:	4293      	cmp	r3, r2
 80029a8:	d019      	beq.n	80029de <HAL_GPIO_Init+0x23a>
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	4a4d      	ldr	r2, [pc, #308]	@ (8002ae4 <HAL_GPIO_Init+0x340>)
 80029ae:	4293      	cmp	r3, r2
 80029b0:	d013      	beq.n	80029da <HAL_GPIO_Init+0x236>
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	4a4c      	ldr	r2, [pc, #304]	@ (8002ae8 <HAL_GPIO_Init+0x344>)
 80029b6:	4293      	cmp	r3, r2
 80029b8:	d00d      	beq.n	80029d6 <HAL_GPIO_Init+0x232>
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	4a4b      	ldr	r2, [pc, #300]	@ (8002aec <HAL_GPIO_Init+0x348>)
 80029be:	4293      	cmp	r3, r2
 80029c0:	d007      	beq.n	80029d2 <HAL_GPIO_Init+0x22e>
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	4a4a      	ldr	r2, [pc, #296]	@ (8002af0 <HAL_GPIO_Init+0x34c>)
 80029c6:	4293      	cmp	r3, r2
 80029c8:	d101      	bne.n	80029ce <HAL_GPIO_Init+0x22a>
 80029ca:	2306      	movs	r3, #6
 80029cc:	e00c      	b.n	80029e8 <HAL_GPIO_Init+0x244>
 80029ce:	2307      	movs	r3, #7
 80029d0:	e00a      	b.n	80029e8 <HAL_GPIO_Init+0x244>
 80029d2:	2305      	movs	r3, #5
 80029d4:	e008      	b.n	80029e8 <HAL_GPIO_Init+0x244>
 80029d6:	2304      	movs	r3, #4
 80029d8:	e006      	b.n	80029e8 <HAL_GPIO_Init+0x244>
 80029da:	2303      	movs	r3, #3
 80029dc:	e004      	b.n	80029e8 <HAL_GPIO_Init+0x244>
 80029de:	2302      	movs	r3, #2
 80029e0:	e002      	b.n	80029e8 <HAL_GPIO_Init+0x244>
 80029e2:	2301      	movs	r3, #1
 80029e4:	e000      	b.n	80029e8 <HAL_GPIO_Init+0x244>
 80029e6:	2300      	movs	r3, #0
 80029e8:	697a      	ldr	r2, [r7, #20]
 80029ea:	f002 0203 	and.w	r2, r2, #3
 80029ee:	0092      	lsls	r2, r2, #2
 80029f0:	4093      	lsls	r3, r2
 80029f2:	693a      	ldr	r2, [r7, #16]
 80029f4:	4313      	orrs	r3, r2
 80029f6:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80029f8:	4937      	ldr	r1, [pc, #220]	@ (8002ad8 <HAL_GPIO_Init+0x334>)
 80029fa:	697b      	ldr	r3, [r7, #20]
 80029fc:	089b      	lsrs	r3, r3, #2
 80029fe:	3302      	adds	r3, #2
 8002a00:	693a      	ldr	r2, [r7, #16]
 8002a02:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002a06:	4b3b      	ldr	r3, [pc, #236]	@ (8002af4 <HAL_GPIO_Init+0x350>)
 8002a08:	689b      	ldr	r3, [r3, #8]
 8002a0a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	43db      	mvns	r3, r3
 8002a10:	693a      	ldr	r2, [r7, #16]
 8002a12:	4013      	ands	r3, r2
 8002a14:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002a16:	683b      	ldr	r3, [r7, #0]
 8002a18:	685b      	ldr	r3, [r3, #4]
 8002a1a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d003      	beq.n	8002a2a <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8002a22:	693a      	ldr	r2, [r7, #16]
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	4313      	orrs	r3, r2
 8002a28:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002a2a:	4a32      	ldr	r2, [pc, #200]	@ (8002af4 <HAL_GPIO_Init+0x350>)
 8002a2c:	693b      	ldr	r3, [r7, #16]
 8002a2e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002a30:	4b30      	ldr	r3, [pc, #192]	@ (8002af4 <HAL_GPIO_Init+0x350>)
 8002a32:	68db      	ldr	r3, [r3, #12]
 8002a34:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	43db      	mvns	r3, r3
 8002a3a:	693a      	ldr	r2, [r7, #16]
 8002a3c:	4013      	ands	r3, r2
 8002a3e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002a40:	683b      	ldr	r3, [r7, #0]
 8002a42:	685b      	ldr	r3, [r3, #4]
 8002a44:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d003      	beq.n	8002a54 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8002a4c:	693a      	ldr	r2, [r7, #16]
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	4313      	orrs	r3, r2
 8002a52:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002a54:	4a27      	ldr	r2, [pc, #156]	@ (8002af4 <HAL_GPIO_Init+0x350>)
 8002a56:	693b      	ldr	r3, [r7, #16]
 8002a58:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002a5a:	4b26      	ldr	r3, [pc, #152]	@ (8002af4 <HAL_GPIO_Init+0x350>)
 8002a5c:	685b      	ldr	r3, [r3, #4]
 8002a5e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	43db      	mvns	r3, r3
 8002a64:	693a      	ldr	r2, [r7, #16]
 8002a66:	4013      	ands	r3, r2
 8002a68:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002a6a:	683b      	ldr	r3, [r7, #0]
 8002a6c:	685b      	ldr	r3, [r3, #4]
 8002a6e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d003      	beq.n	8002a7e <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8002a76:	693a      	ldr	r2, [r7, #16]
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	4313      	orrs	r3, r2
 8002a7c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002a7e:	4a1d      	ldr	r2, [pc, #116]	@ (8002af4 <HAL_GPIO_Init+0x350>)
 8002a80:	693b      	ldr	r3, [r7, #16]
 8002a82:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002a84:	4b1b      	ldr	r3, [pc, #108]	@ (8002af4 <HAL_GPIO_Init+0x350>)
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	43db      	mvns	r3, r3
 8002a8e:	693a      	ldr	r2, [r7, #16]
 8002a90:	4013      	ands	r3, r2
 8002a92:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002a94:	683b      	ldr	r3, [r7, #0]
 8002a96:	685b      	ldr	r3, [r3, #4]
 8002a98:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d003      	beq.n	8002aa8 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8002aa0:	693a      	ldr	r2, [r7, #16]
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	4313      	orrs	r3, r2
 8002aa6:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002aa8:	4a12      	ldr	r2, [pc, #72]	@ (8002af4 <HAL_GPIO_Init+0x350>)
 8002aaa:	693b      	ldr	r3, [r7, #16]
 8002aac:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002aae:	697b      	ldr	r3, [r7, #20]
 8002ab0:	3301      	adds	r3, #1
 8002ab2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002ab4:	683b      	ldr	r3, [r7, #0]
 8002ab6:	681a      	ldr	r2, [r3, #0]
 8002ab8:	697b      	ldr	r3, [r7, #20]
 8002aba:	fa22 f303 	lsr.w	r3, r2, r3
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	f47f ae78 	bne.w	80027b4 <HAL_GPIO_Init+0x10>
  }
}
 8002ac4:	bf00      	nop
 8002ac6:	bf00      	nop
 8002ac8:	371c      	adds	r7, #28
 8002aca:	46bd      	mov	sp, r7
 8002acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad0:	4770      	bx	lr
 8002ad2:	bf00      	nop
 8002ad4:	40021000 	.word	0x40021000
 8002ad8:	40010000 	.word	0x40010000
 8002adc:	48000400 	.word	0x48000400
 8002ae0:	48000800 	.word	0x48000800
 8002ae4:	48000c00 	.word	0x48000c00
 8002ae8:	48001000 	.word	0x48001000
 8002aec:	48001400 	.word	0x48001400
 8002af0:	48001800 	.word	0x48001800
 8002af4:	40010400 	.word	0x40010400

08002af8 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002af8:	b480      	push	{r7}
 8002afa:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002afc:	4b04      	ldr	r3, [pc, #16]	@ (8002b10 <HAL_PWREx_GetVoltageRange+0x18>)
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8002b04:	4618      	mov	r0, r3
 8002b06:	46bd      	mov	sp, r7
 8002b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b0c:	4770      	bx	lr
 8002b0e:	bf00      	nop
 8002b10:	40007000 	.word	0x40007000

08002b14 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002b14:	b480      	push	{r7}
 8002b16:	b085      	sub	sp, #20
 8002b18:	af00      	add	r7, sp, #0
 8002b1a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002b22:	d130      	bne.n	8002b86 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002b24:	4b23      	ldr	r3, [pc, #140]	@ (8002bb4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002b2c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002b30:	d038      	beq.n	8002ba4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002b32:	4b20      	ldr	r3, [pc, #128]	@ (8002bb4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002b3a:	4a1e      	ldr	r2, [pc, #120]	@ (8002bb4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002b3c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002b40:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002b42:	4b1d      	ldr	r3, [pc, #116]	@ (8002bb8 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	2232      	movs	r2, #50	@ 0x32
 8002b48:	fb02 f303 	mul.w	r3, r2, r3
 8002b4c:	4a1b      	ldr	r2, [pc, #108]	@ (8002bbc <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002b4e:	fba2 2303 	umull	r2, r3, r2, r3
 8002b52:	0c9b      	lsrs	r3, r3, #18
 8002b54:	3301      	adds	r3, #1
 8002b56:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002b58:	e002      	b.n	8002b60 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	3b01      	subs	r3, #1
 8002b5e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002b60:	4b14      	ldr	r3, [pc, #80]	@ (8002bb4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002b62:	695b      	ldr	r3, [r3, #20]
 8002b64:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002b68:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002b6c:	d102      	bne.n	8002b74 <HAL_PWREx_ControlVoltageScaling+0x60>
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d1f2      	bne.n	8002b5a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002b74:	4b0f      	ldr	r3, [pc, #60]	@ (8002bb4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002b76:	695b      	ldr	r3, [r3, #20]
 8002b78:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002b7c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002b80:	d110      	bne.n	8002ba4 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002b82:	2303      	movs	r3, #3
 8002b84:	e00f      	b.n	8002ba6 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002b86:	4b0b      	ldr	r3, [pc, #44]	@ (8002bb4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002b8e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002b92:	d007      	beq.n	8002ba4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002b94:	4b07      	ldr	r3, [pc, #28]	@ (8002bb4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002b9c:	4a05      	ldr	r2, [pc, #20]	@ (8002bb4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002b9e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002ba2:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002ba4:	2300      	movs	r3, #0
}
 8002ba6:	4618      	mov	r0, r3
 8002ba8:	3714      	adds	r7, #20
 8002baa:	46bd      	mov	sp, r7
 8002bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb0:	4770      	bx	lr
 8002bb2:	bf00      	nop
 8002bb4:	40007000 	.word	0x40007000
 8002bb8:	20000000 	.word	0x20000000
 8002bbc:	431bde83 	.word	0x431bde83

08002bc0 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002bc0:	b580      	push	{r7, lr}
 8002bc2:	b088      	sub	sp, #32
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d101      	bne.n	8002bd2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002bce:	2301      	movs	r3, #1
 8002bd0:	e3ca      	b.n	8003368 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002bd2:	4b97      	ldr	r3, [pc, #604]	@ (8002e30 <HAL_RCC_OscConfig+0x270>)
 8002bd4:	689b      	ldr	r3, [r3, #8]
 8002bd6:	f003 030c 	and.w	r3, r3, #12
 8002bda:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002bdc:	4b94      	ldr	r3, [pc, #592]	@ (8002e30 <HAL_RCC_OscConfig+0x270>)
 8002bde:	68db      	ldr	r3, [r3, #12]
 8002be0:	f003 0303 	and.w	r3, r3, #3
 8002be4:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	f003 0310 	and.w	r3, r3, #16
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	f000 80e4 	beq.w	8002dbc <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002bf4:	69bb      	ldr	r3, [r7, #24]
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d007      	beq.n	8002c0a <HAL_RCC_OscConfig+0x4a>
 8002bfa:	69bb      	ldr	r3, [r7, #24]
 8002bfc:	2b0c      	cmp	r3, #12
 8002bfe:	f040 808b 	bne.w	8002d18 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002c02:	697b      	ldr	r3, [r7, #20]
 8002c04:	2b01      	cmp	r3, #1
 8002c06:	f040 8087 	bne.w	8002d18 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002c0a:	4b89      	ldr	r3, [pc, #548]	@ (8002e30 <HAL_RCC_OscConfig+0x270>)
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	f003 0302 	and.w	r3, r3, #2
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d005      	beq.n	8002c22 <HAL_RCC_OscConfig+0x62>
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	699b      	ldr	r3, [r3, #24]
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d101      	bne.n	8002c22 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8002c1e:	2301      	movs	r3, #1
 8002c20:	e3a2      	b.n	8003368 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	6a1a      	ldr	r2, [r3, #32]
 8002c26:	4b82      	ldr	r3, [pc, #520]	@ (8002e30 <HAL_RCC_OscConfig+0x270>)
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	f003 0308 	and.w	r3, r3, #8
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d004      	beq.n	8002c3c <HAL_RCC_OscConfig+0x7c>
 8002c32:	4b7f      	ldr	r3, [pc, #508]	@ (8002e30 <HAL_RCC_OscConfig+0x270>)
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002c3a:	e005      	b.n	8002c48 <HAL_RCC_OscConfig+0x88>
 8002c3c:	4b7c      	ldr	r3, [pc, #496]	@ (8002e30 <HAL_RCC_OscConfig+0x270>)
 8002c3e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002c42:	091b      	lsrs	r3, r3, #4
 8002c44:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002c48:	4293      	cmp	r3, r2
 8002c4a:	d223      	bcs.n	8002c94 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	6a1b      	ldr	r3, [r3, #32]
 8002c50:	4618      	mov	r0, r3
 8002c52:	f000 fd55 	bl	8003700 <RCC_SetFlashLatencyFromMSIRange>
 8002c56:	4603      	mov	r3, r0
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d001      	beq.n	8002c60 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8002c5c:	2301      	movs	r3, #1
 8002c5e:	e383      	b.n	8003368 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002c60:	4b73      	ldr	r3, [pc, #460]	@ (8002e30 <HAL_RCC_OscConfig+0x270>)
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	4a72      	ldr	r2, [pc, #456]	@ (8002e30 <HAL_RCC_OscConfig+0x270>)
 8002c66:	f043 0308 	orr.w	r3, r3, #8
 8002c6a:	6013      	str	r3, [r2, #0]
 8002c6c:	4b70      	ldr	r3, [pc, #448]	@ (8002e30 <HAL_RCC_OscConfig+0x270>)
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	6a1b      	ldr	r3, [r3, #32]
 8002c78:	496d      	ldr	r1, [pc, #436]	@ (8002e30 <HAL_RCC_OscConfig+0x270>)
 8002c7a:	4313      	orrs	r3, r2
 8002c7c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002c7e:	4b6c      	ldr	r3, [pc, #432]	@ (8002e30 <HAL_RCC_OscConfig+0x270>)
 8002c80:	685b      	ldr	r3, [r3, #4]
 8002c82:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	69db      	ldr	r3, [r3, #28]
 8002c8a:	021b      	lsls	r3, r3, #8
 8002c8c:	4968      	ldr	r1, [pc, #416]	@ (8002e30 <HAL_RCC_OscConfig+0x270>)
 8002c8e:	4313      	orrs	r3, r2
 8002c90:	604b      	str	r3, [r1, #4]
 8002c92:	e025      	b.n	8002ce0 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002c94:	4b66      	ldr	r3, [pc, #408]	@ (8002e30 <HAL_RCC_OscConfig+0x270>)
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	4a65      	ldr	r2, [pc, #404]	@ (8002e30 <HAL_RCC_OscConfig+0x270>)
 8002c9a:	f043 0308 	orr.w	r3, r3, #8
 8002c9e:	6013      	str	r3, [r2, #0]
 8002ca0:	4b63      	ldr	r3, [pc, #396]	@ (8002e30 <HAL_RCC_OscConfig+0x270>)
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	6a1b      	ldr	r3, [r3, #32]
 8002cac:	4960      	ldr	r1, [pc, #384]	@ (8002e30 <HAL_RCC_OscConfig+0x270>)
 8002cae:	4313      	orrs	r3, r2
 8002cb0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002cb2:	4b5f      	ldr	r3, [pc, #380]	@ (8002e30 <HAL_RCC_OscConfig+0x270>)
 8002cb4:	685b      	ldr	r3, [r3, #4]
 8002cb6:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	69db      	ldr	r3, [r3, #28]
 8002cbe:	021b      	lsls	r3, r3, #8
 8002cc0:	495b      	ldr	r1, [pc, #364]	@ (8002e30 <HAL_RCC_OscConfig+0x270>)
 8002cc2:	4313      	orrs	r3, r2
 8002cc4:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002cc6:	69bb      	ldr	r3, [r7, #24]
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d109      	bne.n	8002ce0 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	6a1b      	ldr	r3, [r3, #32]
 8002cd0:	4618      	mov	r0, r3
 8002cd2:	f000 fd15 	bl	8003700 <RCC_SetFlashLatencyFromMSIRange>
 8002cd6:	4603      	mov	r3, r0
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d001      	beq.n	8002ce0 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8002cdc:	2301      	movs	r3, #1
 8002cde:	e343      	b.n	8003368 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002ce0:	f000 fc4a 	bl	8003578 <HAL_RCC_GetSysClockFreq>
 8002ce4:	4602      	mov	r2, r0
 8002ce6:	4b52      	ldr	r3, [pc, #328]	@ (8002e30 <HAL_RCC_OscConfig+0x270>)
 8002ce8:	689b      	ldr	r3, [r3, #8]
 8002cea:	091b      	lsrs	r3, r3, #4
 8002cec:	f003 030f 	and.w	r3, r3, #15
 8002cf0:	4950      	ldr	r1, [pc, #320]	@ (8002e34 <HAL_RCC_OscConfig+0x274>)
 8002cf2:	5ccb      	ldrb	r3, [r1, r3]
 8002cf4:	f003 031f 	and.w	r3, r3, #31
 8002cf8:	fa22 f303 	lsr.w	r3, r2, r3
 8002cfc:	4a4e      	ldr	r2, [pc, #312]	@ (8002e38 <HAL_RCC_OscConfig+0x278>)
 8002cfe:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002d00:	4b4e      	ldr	r3, [pc, #312]	@ (8002e3c <HAL_RCC_OscConfig+0x27c>)
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	4618      	mov	r0, r3
 8002d06:	f7fd ffeb 	bl	8000ce0 <HAL_InitTick>
 8002d0a:	4603      	mov	r3, r0
 8002d0c:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002d0e:	7bfb      	ldrb	r3, [r7, #15]
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d052      	beq.n	8002dba <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8002d14:	7bfb      	ldrb	r3, [r7, #15]
 8002d16:	e327      	b.n	8003368 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	699b      	ldr	r3, [r3, #24]
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d032      	beq.n	8002d86 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002d20:	4b43      	ldr	r3, [pc, #268]	@ (8002e30 <HAL_RCC_OscConfig+0x270>)
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	4a42      	ldr	r2, [pc, #264]	@ (8002e30 <HAL_RCC_OscConfig+0x270>)
 8002d26:	f043 0301 	orr.w	r3, r3, #1
 8002d2a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002d2c:	f7fe f828 	bl	8000d80 <HAL_GetTick>
 8002d30:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002d32:	e008      	b.n	8002d46 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002d34:	f7fe f824 	bl	8000d80 <HAL_GetTick>
 8002d38:	4602      	mov	r2, r0
 8002d3a:	693b      	ldr	r3, [r7, #16]
 8002d3c:	1ad3      	subs	r3, r2, r3
 8002d3e:	2b02      	cmp	r3, #2
 8002d40:	d901      	bls.n	8002d46 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8002d42:	2303      	movs	r3, #3
 8002d44:	e310      	b.n	8003368 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002d46:	4b3a      	ldr	r3, [pc, #232]	@ (8002e30 <HAL_RCC_OscConfig+0x270>)
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	f003 0302 	and.w	r3, r3, #2
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d0f0      	beq.n	8002d34 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002d52:	4b37      	ldr	r3, [pc, #220]	@ (8002e30 <HAL_RCC_OscConfig+0x270>)
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	4a36      	ldr	r2, [pc, #216]	@ (8002e30 <HAL_RCC_OscConfig+0x270>)
 8002d58:	f043 0308 	orr.w	r3, r3, #8
 8002d5c:	6013      	str	r3, [r2, #0]
 8002d5e:	4b34      	ldr	r3, [pc, #208]	@ (8002e30 <HAL_RCC_OscConfig+0x270>)
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	6a1b      	ldr	r3, [r3, #32]
 8002d6a:	4931      	ldr	r1, [pc, #196]	@ (8002e30 <HAL_RCC_OscConfig+0x270>)
 8002d6c:	4313      	orrs	r3, r2
 8002d6e:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002d70:	4b2f      	ldr	r3, [pc, #188]	@ (8002e30 <HAL_RCC_OscConfig+0x270>)
 8002d72:	685b      	ldr	r3, [r3, #4]
 8002d74:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	69db      	ldr	r3, [r3, #28]
 8002d7c:	021b      	lsls	r3, r3, #8
 8002d7e:	492c      	ldr	r1, [pc, #176]	@ (8002e30 <HAL_RCC_OscConfig+0x270>)
 8002d80:	4313      	orrs	r3, r2
 8002d82:	604b      	str	r3, [r1, #4]
 8002d84:	e01a      	b.n	8002dbc <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002d86:	4b2a      	ldr	r3, [pc, #168]	@ (8002e30 <HAL_RCC_OscConfig+0x270>)
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	4a29      	ldr	r2, [pc, #164]	@ (8002e30 <HAL_RCC_OscConfig+0x270>)
 8002d8c:	f023 0301 	bic.w	r3, r3, #1
 8002d90:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002d92:	f7fd fff5 	bl	8000d80 <HAL_GetTick>
 8002d96:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002d98:	e008      	b.n	8002dac <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002d9a:	f7fd fff1 	bl	8000d80 <HAL_GetTick>
 8002d9e:	4602      	mov	r2, r0
 8002da0:	693b      	ldr	r3, [r7, #16]
 8002da2:	1ad3      	subs	r3, r2, r3
 8002da4:	2b02      	cmp	r3, #2
 8002da6:	d901      	bls.n	8002dac <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8002da8:	2303      	movs	r3, #3
 8002daa:	e2dd      	b.n	8003368 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002dac:	4b20      	ldr	r3, [pc, #128]	@ (8002e30 <HAL_RCC_OscConfig+0x270>)
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	f003 0302 	and.w	r3, r3, #2
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d1f0      	bne.n	8002d9a <HAL_RCC_OscConfig+0x1da>
 8002db8:	e000      	b.n	8002dbc <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002dba:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	f003 0301 	and.w	r3, r3, #1
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d074      	beq.n	8002eb2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002dc8:	69bb      	ldr	r3, [r7, #24]
 8002dca:	2b08      	cmp	r3, #8
 8002dcc:	d005      	beq.n	8002dda <HAL_RCC_OscConfig+0x21a>
 8002dce:	69bb      	ldr	r3, [r7, #24]
 8002dd0:	2b0c      	cmp	r3, #12
 8002dd2:	d10e      	bne.n	8002df2 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002dd4:	697b      	ldr	r3, [r7, #20]
 8002dd6:	2b03      	cmp	r3, #3
 8002dd8:	d10b      	bne.n	8002df2 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002dda:	4b15      	ldr	r3, [pc, #84]	@ (8002e30 <HAL_RCC_OscConfig+0x270>)
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d064      	beq.n	8002eb0 <HAL_RCC_OscConfig+0x2f0>
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	685b      	ldr	r3, [r3, #4]
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d160      	bne.n	8002eb0 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002dee:	2301      	movs	r3, #1
 8002df0:	e2ba      	b.n	8003368 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	685b      	ldr	r3, [r3, #4]
 8002df6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002dfa:	d106      	bne.n	8002e0a <HAL_RCC_OscConfig+0x24a>
 8002dfc:	4b0c      	ldr	r3, [pc, #48]	@ (8002e30 <HAL_RCC_OscConfig+0x270>)
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	4a0b      	ldr	r2, [pc, #44]	@ (8002e30 <HAL_RCC_OscConfig+0x270>)
 8002e02:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002e06:	6013      	str	r3, [r2, #0]
 8002e08:	e026      	b.n	8002e58 <HAL_RCC_OscConfig+0x298>
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	685b      	ldr	r3, [r3, #4]
 8002e0e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002e12:	d115      	bne.n	8002e40 <HAL_RCC_OscConfig+0x280>
 8002e14:	4b06      	ldr	r3, [pc, #24]	@ (8002e30 <HAL_RCC_OscConfig+0x270>)
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	4a05      	ldr	r2, [pc, #20]	@ (8002e30 <HAL_RCC_OscConfig+0x270>)
 8002e1a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002e1e:	6013      	str	r3, [r2, #0]
 8002e20:	4b03      	ldr	r3, [pc, #12]	@ (8002e30 <HAL_RCC_OscConfig+0x270>)
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	4a02      	ldr	r2, [pc, #8]	@ (8002e30 <HAL_RCC_OscConfig+0x270>)
 8002e26:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002e2a:	6013      	str	r3, [r2, #0]
 8002e2c:	e014      	b.n	8002e58 <HAL_RCC_OscConfig+0x298>
 8002e2e:	bf00      	nop
 8002e30:	40021000 	.word	0x40021000
 8002e34:	08005634 	.word	0x08005634
 8002e38:	20000000 	.word	0x20000000
 8002e3c:	20000004 	.word	0x20000004
 8002e40:	4ba0      	ldr	r3, [pc, #640]	@ (80030c4 <HAL_RCC_OscConfig+0x504>)
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	4a9f      	ldr	r2, [pc, #636]	@ (80030c4 <HAL_RCC_OscConfig+0x504>)
 8002e46:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002e4a:	6013      	str	r3, [r2, #0]
 8002e4c:	4b9d      	ldr	r3, [pc, #628]	@ (80030c4 <HAL_RCC_OscConfig+0x504>)
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	4a9c      	ldr	r2, [pc, #624]	@ (80030c4 <HAL_RCC_OscConfig+0x504>)
 8002e52:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002e56:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	685b      	ldr	r3, [r3, #4]
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d013      	beq.n	8002e88 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e60:	f7fd ff8e 	bl	8000d80 <HAL_GetTick>
 8002e64:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002e66:	e008      	b.n	8002e7a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002e68:	f7fd ff8a 	bl	8000d80 <HAL_GetTick>
 8002e6c:	4602      	mov	r2, r0
 8002e6e:	693b      	ldr	r3, [r7, #16]
 8002e70:	1ad3      	subs	r3, r2, r3
 8002e72:	2b64      	cmp	r3, #100	@ 0x64
 8002e74:	d901      	bls.n	8002e7a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002e76:	2303      	movs	r3, #3
 8002e78:	e276      	b.n	8003368 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002e7a:	4b92      	ldr	r3, [pc, #584]	@ (80030c4 <HAL_RCC_OscConfig+0x504>)
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d0f0      	beq.n	8002e68 <HAL_RCC_OscConfig+0x2a8>
 8002e86:	e014      	b.n	8002eb2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e88:	f7fd ff7a 	bl	8000d80 <HAL_GetTick>
 8002e8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002e8e:	e008      	b.n	8002ea2 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002e90:	f7fd ff76 	bl	8000d80 <HAL_GetTick>
 8002e94:	4602      	mov	r2, r0
 8002e96:	693b      	ldr	r3, [r7, #16]
 8002e98:	1ad3      	subs	r3, r2, r3
 8002e9a:	2b64      	cmp	r3, #100	@ 0x64
 8002e9c:	d901      	bls.n	8002ea2 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002e9e:	2303      	movs	r3, #3
 8002ea0:	e262      	b.n	8003368 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002ea2:	4b88      	ldr	r3, [pc, #544]	@ (80030c4 <HAL_RCC_OscConfig+0x504>)
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d1f0      	bne.n	8002e90 <HAL_RCC_OscConfig+0x2d0>
 8002eae:	e000      	b.n	8002eb2 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002eb0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	f003 0302 	and.w	r3, r3, #2
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d060      	beq.n	8002f80 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002ebe:	69bb      	ldr	r3, [r7, #24]
 8002ec0:	2b04      	cmp	r3, #4
 8002ec2:	d005      	beq.n	8002ed0 <HAL_RCC_OscConfig+0x310>
 8002ec4:	69bb      	ldr	r3, [r7, #24]
 8002ec6:	2b0c      	cmp	r3, #12
 8002ec8:	d119      	bne.n	8002efe <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002eca:	697b      	ldr	r3, [r7, #20]
 8002ecc:	2b02      	cmp	r3, #2
 8002ece:	d116      	bne.n	8002efe <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002ed0:	4b7c      	ldr	r3, [pc, #496]	@ (80030c4 <HAL_RCC_OscConfig+0x504>)
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d005      	beq.n	8002ee8 <HAL_RCC_OscConfig+0x328>
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	68db      	ldr	r3, [r3, #12]
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d101      	bne.n	8002ee8 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002ee4:	2301      	movs	r3, #1
 8002ee6:	e23f      	b.n	8003368 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ee8:	4b76      	ldr	r3, [pc, #472]	@ (80030c4 <HAL_RCC_OscConfig+0x504>)
 8002eea:	685b      	ldr	r3, [r3, #4]
 8002eec:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	691b      	ldr	r3, [r3, #16]
 8002ef4:	061b      	lsls	r3, r3, #24
 8002ef6:	4973      	ldr	r1, [pc, #460]	@ (80030c4 <HAL_RCC_OscConfig+0x504>)
 8002ef8:	4313      	orrs	r3, r2
 8002efa:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002efc:	e040      	b.n	8002f80 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	68db      	ldr	r3, [r3, #12]
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d023      	beq.n	8002f4e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002f06:	4b6f      	ldr	r3, [pc, #444]	@ (80030c4 <HAL_RCC_OscConfig+0x504>)
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	4a6e      	ldr	r2, [pc, #440]	@ (80030c4 <HAL_RCC_OscConfig+0x504>)
 8002f0c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002f10:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f12:	f7fd ff35 	bl	8000d80 <HAL_GetTick>
 8002f16:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002f18:	e008      	b.n	8002f2c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002f1a:	f7fd ff31 	bl	8000d80 <HAL_GetTick>
 8002f1e:	4602      	mov	r2, r0
 8002f20:	693b      	ldr	r3, [r7, #16]
 8002f22:	1ad3      	subs	r3, r2, r3
 8002f24:	2b02      	cmp	r3, #2
 8002f26:	d901      	bls.n	8002f2c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002f28:	2303      	movs	r3, #3
 8002f2a:	e21d      	b.n	8003368 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002f2c:	4b65      	ldr	r3, [pc, #404]	@ (80030c4 <HAL_RCC_OscConfig+0x504>)
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d0f0      	beq.n	8002f1a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f38:	4b62      	ldr	r3, [pc, #392]	@ (80030c4 <HAL_RCC_OscConfig+0x504>)
 8002f3a:	685b      	ldr	r3, [r3, #4]
 8002f3c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	691b      	ldr	r3, [r3, #16]
 8002f44:	061b      	lsls	r3, r3, #24
 8002f46:	495f      	ldr	r1, [pc, #380]	@ (80030c4 <HAL_RCC_OscConfig+0x504>)
 8002f48:	4313      	orrs	r3, r2
 8002f4a:	604b      	str	r3, [r1, #4]
 8002f4c:	e018      	b.n	8002f80 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002f4e:	4b5d      	ldr	r3, [pc, #372]	@ (80030c4 <HAL_RCC_OscConfig+0x504>)
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	4a5c      	ldr	r2, [pc, #368]	@ (80030c4 <HAL_RCC_OscConfig+0x504>)
 8002f54:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002f58:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f5a:	f7fd ff11 	bl	8000d80 <HAL_GetTick>
 8002f5e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002f60:	e008      	b.n	8002f74 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002f62:	f7fd ff0d 	bl	8000d80 <HAL_GetTick>
 8002f66:	4602      	mov	r2, r0
 8002f68:	693b      	ldr	r3, [r7, #16]
 8002f6a:	1ad3      	subs	r3, r2, r3
 8002f6c:	2b02      	cmp	r3, #2
 8002f6e:	d901      	bls.n	8002f74 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002f70:	2303      	movs	r3, #3
 8002f72:	e1f9      	b.n	8003368 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002f74:	4b53      	ldr	r3, [pc, #332]	@ (80030c4 <HAL_RCC_OscConfig+0x504>)
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d1f0      	bne.n	8002f62 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	f003 0308 	and.w	r3, r3, #8
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d03c      	beq.n	8003006 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	695b      	ldr	r3, [r3, #20]
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d01c      	beq.n	8002fce <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002f94:	4b4b      	ldr	r3, [pc, #300]	@ (80030c4 <HAL_RCC_OscConfig+0x504>)
 8002f96:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002f9a:	4a4a      	ldr	r2, [pc, #296]	@ (80030c4 <HAL_RCC_OscConfig+0x504>)
 8002f9c:	f043 0301 	orr.w	r3, r3, #1
 8002fa0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002fa4:	f7fd feec 	bl	8000d80 <HAL_GetTick>
 8002fa8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002faa:	e008      	b.n	8002fbe <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002fac:	f7fd fee8 	bl	8000d80 <HAL_GetTick>
 8002fb0:	4602      	mov	r2, r0
 8002fb2:	693b      	ldr	r3, [r7, #16]
 8002fb4:	1ad3      	subs	r3, r2, r3
 8002fb6:	2b02      	cmp	r3, #2
 8002fb8:	d901      	bls.n	8002fbe <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002fba:	2303      	movs	r3, #3
 8002fbc:	e1d4      	b.n	8003368 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002fbe:	4b41      	ldr	r3, [pc, #260]	@ (80030c4 <HAL_RCC_OscConfig+0x504>)
 8002fc0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002fc4:	f003 0302 	and.w	r3, r3, #2
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d0ef      	beq.n	8002fac <HAL_RCC_OscConfig+0x3ec>
 8002fcc:	e01b      	b.n	8003006 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002fce:	4b3d      	ldr	r3, [pc, #244]	@ (80030c4 <HAL_RCC_OscConfig+0x504>)
 8002fd0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002fd4:	4a3b      	ldr	r2, [pc, #236]	@ (80030c4 <HAL_RCC_OscConfig+0x504>)
 8002fd6:	f023 0301 	bic.w	r3, r3, #1
 8002fda:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002fde:	f7fd fecf 	bl	8000d80 <HAL_GetTick>
 8002fe2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002fe4:	e008      	b.n	8002ff8 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002fe6:	f7fd fecb 	bl	8000d80 <HAL_GetTick>
 8002fea:	4602      	mov	r2, r0
 8002fec:	693b      	ldr	r3, [r7, #16]
 8002fee:	1ad3      	subs	r3, r2, r3
 8002ff0:	2b02      	cmp	r3, #2
 8002ff2:	d901      	bls.n	8002ff8 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002ff4:	2303      	movs	r3, #3
 8002ff6:	e1b7      	b.n	8003368 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002ff8:	4b32      	ldr	r3, [pc, #200]	@ (80030c4 <HAL_RCC_OscConfig+0x504>)
 8002ffa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002ffe:	f003 0302 	and.w	r3, r3, #2
 8003002:	2b00      	cmp	r3, #0
 8003004:	d1ef      	bne.n	8002fe6 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	f003 0304 	and.w	r3, r3, #4
 800300e:	2b00      	cmp	r3, #0
 8003010:	f000 80a6 	beq.w	8003160 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003014:	2300      	movs	r3, #0
 8003016:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003018:	4b2a      	ldr	r3, [pc, #168]	@ (80030c4 <HAL_RCC_OscConfig+0x504>)
 800301a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800301c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003020:	2b00      	cmp	r3, #0
 8003022:	d10d      	bne.n	8003040 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003024:	4b27      	ldr	r3, [pc, #156]	@ (80030c4 <HAL_RCC_OscConfig+0x504>)
 8003026:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003028:	4a26      	ldr	r2, [pc, #152]	@ (80030c4 <HAL_RCC_OscConfig+0x504>)
 800302a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800302e:	6593      	str	r3, [r2, #88]	@ 0x58
 8003030:	4b24      	ldr	r3, [pc, #144]	@ (80030c4 <HAL_RCC_OscConfig+0x504>)
 8003032:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003034:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003038:	60bb      	str	r3, [r7, #8]
 800303a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800303c:	2301      	movs	r3, #1
 800303e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003040:	4b21      	ldr	r3, [pc, #132]	@ (80030c8 <HAL_RCC_OscConfig+0x508>)
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003048:	2b00      	cmp	r3, #0
 800304a:	d118      	bne.n	800307e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800304c:	4b1e      	ldr	r3, [pc, #120]	@ (80030c8 <HAL_RCC_OscConfig+0x508>)
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	4a1d      	ldr	r2, [pc, #116]	@ (80030c8 <HAL_RCC_OscConfig+0x508>)
 8003052:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003056:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003058:	f7fd fe92 	bl	8000d80 <HAL_GetTick>
 800305c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800305e:	e008      	b.n	8003072 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003060:	f7fd fe8e 	bl	8000d80 <HAL_GetTick>
 8003064:	4602      	mov	r2, r0
 8003066:	693b      	ldr	r3, [r7, #16]
 8003068:	1ad3      	subs	r3, r2, r3
 800306a:	2b02      	cmp	r3, #2
 800306c:	d901      	bls.n	8003072 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800306e:	2303      	movs	r3, #3
 8003070:	e17a      	b.n	8003368 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003072:	4b15      	ldr	r3, [pc, #84]	@ (80030c8 <HAL_RCC_OscConfig+0x508>)
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800307a:	2b00      	cmp	r3, #0
 800307c:	d0f0      	beq.n	8003060 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	689b      	ldr	r3, [r3, #8]
 8003082:	2b01      	cmp	r3, #1
 8003084:	d108      	bne.n	8003098 <HAL_RCC_OscConfig+0x4d8>
 8003086:	4b0f      	ldr	r3, [pc, #60]	@ (80030c4 <HAL_RCC_OscConfig+0x504>)
 8003088:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800308c:	4a0d      	ldr	r2, [pc, #52]	@ (80030c4 <HAL_RCC_OscConfig+0x504>)
 800308e:	f043 0301 	orr.w	r3, r3, #1
 8003092:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003096:	e029      	b.n	80030ec <HAL_RCC_OscConfig+0x52c>
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	689b      	ldr	r3, [r3, #8]
 800309c:	2b05      	cmp	r3, #5
 800309e:	d115      	bne.n	80030cc <HAL_RCC_OscConfig+0x50c>
 80030a0:	4b08      	ldr	r3, [pc, #32]	@ (80030c4 <HAL_RCC_OscConfig+0x504>)
 80030a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80030a6:	4a07      	ldr	r2, [pc, #28]	@ (80030c4 <HAL_RCC_OscConfig+0x504>)
 80030a8:	f043 0304 	orr.w	r3, r3, #4
 80030ac:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80030b0:	4b04      	ldr	r3, [pc, #16]	@ (80030c4 <HAL_RCC_OscConfig+0x504>)
 80030b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80030b6:	4a03      	ldr	r2, [pc, #12]	@ (80030c4 <HAL_RCC_OscConfig+0x504>)
 80030b8:	f043 0301 	orr.w	r3, r3, #1
 80030bc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80030c0:	e014      	b.n	80030ec <HAL_RCC_OscConfig+0x52c>
 80030c2:	bf00      	nop
 80030c4:	40021000 	.word	0x40021000
 80030c8:	40007000 	.word	0x40007000
 80030cc:	4b9c      	ldr	r3, [pc, #624]	@ (8003340 <HAL_RCC_OscConfig+0x780>)
 80030ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80030d2:	4a9b      	ldr	r2, [pc, #620]	@ (8003340 <HAL_RCC_OscConfig+0x780>)
 80030d4:	f023 0301 	bic.w	r3, r3, #1
 80030d8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80030dc:	4b98      	ldr	r3, [pc, #608]	@ (8003340 <HAL_RCC_OscConfig+0x780>)
 80030de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80030e2:	4a97      	ldr	r2, [pc, #604]	@ (8003340 <HAL_RCC_OscConfig+0x780>)
 80030e4:	f023 0304 	bic.w	r3, r3, #4
 80030e8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	689b      	ldr	r3, [r3, #8]
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d016      	beq.n	8003122 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80030f4:	f7fd fe44 	bl	8000d80 <HAL_GetTick>
 80030f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80030fa:	e00a      	b.n	8003112 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80030fc:	f7fd fe40 	bl	8000d80 <HAL_GetTick>
 8003100:	4602      	mov	r2, r0
 8003102:	693b      	ldr	r3, [r7, #16]
 8003104:	1ad3      	subs	r3, r2, r3
 8003106:	f241 3288 	movw	r2, #5000	@ 0x1388
 800310a:	4293      	cmp	r3, r2
 800310c:	d901      	bls.n	8003112 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800310e:	2303      	movs	r3, #3
 8003110:	e12a      	b.n	8003368 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003112:	4b8b      	ldr	r3, [pc, #556]	@ (8003340 <HAL_RCC_OscConfig+0x780>)
 8003114:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003118:	f003 0302 	and.w	r3, r3, #2
 800311c:	2b00      	cmp	r3, #0
 800311e:	d0ed      	beq.n	80030fc <HAL_RCC_OscConfig+0x53c>
 8003120:	e015      	b.n	800314e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003122:	f7fd fe2d 	bl	8000d80 <HAL_GetTick>
 8003126:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003128:	e00a      	b.n	8003140 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800312a:	f7fd fe29 	bl	8000d80 <HAL_GetTick>
 800312e:	4602      	mov	r2, r0
 8003130:	693b      	ldr	r3, [r7, #16]
 8003132:	1ad3      	subs	r3, r2, r3
 8003134:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003138:	4293      	cmp	r3, r2
 800313a:	d901      	bls.n	8003140 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800313c:	2303      	movs	r3, #3
 800313e:	e113      	b.n	8003368 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003140:	4b7f      	ldr	r3, [pc, #508]	@ (8003340 <HAL_RCC_OscConfig+0x780>)
 8003142:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003146:	f003 0302 	and.w	r3, r3, #2
 800314a:	2b00      	cmp	r3, #0
 800314c:	d1ed      	bne.n	800312a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800314e:	7ffb      	ldrb	r3, [r7, #31]
 8003150:	2b01      	cmp	r3, #1
 8003152:	d105      	bne.n	8003160 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003154:	4b7a      	ldr	r3, [pc, #488]	@ (8003340 <HAL_RCC_OscConfig+0x780>)
 8003156:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003158:	4a79      	ldr	r2, [pc, #484]	@ (8003340 <HAL_RCC_OscConfig+0x780>)
 800315a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800315e:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003164:	2b00      	cmp	r3, #0
 8003166:	f000 80fe 	beq.w	8003366 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800316e:	2b02      	cmp	r3, #2
 8003170:	f040 80d0 	bne.w	8003314 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003174:	4b72      	ldr	r3, [pc, #456]	@ (8003340 <HAL_RCC_OscConfig+0x780>)
 8003176:	68db      	ldr	r3, [r3, #12]
 8003178:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800317a:	697b      	ldr	r3, [r7, #20]
 800317c:	f003 0203 	and.w	r2, r3, #3
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003184:	429a      	cmp	r2, r3
 8003186:	d130      	bne.n	80031ea <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003188:	697b      	ldr	r3, [r7, #20]
 800318a:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003192:	3b01      	subs	r3, #1
 8003194:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003196:	429a      	cmp	r2, r3
 8003198:	d127      	bne.n	80031ea <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800319a:	697b      	ldr	r3, [r7, #20]
 800319c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80031a4:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80031a6:	429a      	cmp	r2, r3
 80031a8:	d11f      	bne.n	80031ea <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80031aa:	697b      	ldr	r3, [r7, #20]
 80031ac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031b0:	687a      	ldr	r2, [r7, #4]
 80031b2:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80031b4:	2a07      	cmp	r2, #7
 80031b6:	bf14      	ite	ne
 80031b8:	2201      	movne	r2, #1
 80031ba:	2200      	moveq	r2, #0
 80031bc:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80031be:	4293      	cmp	r3, r2
 80031c0:	d113      	bne.n	80031ea <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80031c2:	697b      	ldr	r3, [r7, #20]
 80031c4:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80031cc:	085b      	lsrs	r3, r3, #1
 80031ce:	3b01      	subs	r3, #1
 80031d0:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80031d2:	429a      	cmp	r2, r3
 80031d4:	d109      	bne.n	80031ea <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80031d6:	697b      	ldr	r3, [r7, #20]
 80031d8:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031e0:	085b      	lsrs	r3, r3, #1
 80031e2:	3b01      	subs	r3, #1
 80031e4:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80031e6:	429a      	cmp	r2, r3
 80031e8:	d06e      	beq.n	80032c8 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80031ea:	69bb      	ldr	r3, [r7, #24]
 80031ec:	2b0c      	cmp	r3, #12
 80031ee:	d069      	beq.n	80032c4 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80031f0:	4b53      	ldr	r3, [pc, #332]	@ (8003340 <HAL_RCC_OscConfig+0x780>)
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d105      	bne.n	8003208 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80031fc:	4b50      	ldr	r3, [pc, #320]	@ (8003340 <HAL_RCC_OscConfig+0x780>)
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003204:	2b00      	cmp	r3, #0
 8003206:	d001      	beq.n	800320c <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8003208:	2301      	movs	r3, #1
 800320a:	e0ad      	b.n	8003368 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800320c:	4b4c      	ldr	r3, [pc, #304]	@ (8003340 <HAL_RCC_OscConfig+0x780>)
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	4a4b      	ldr	r2, [pc, #300]	@ (8003340 <HAL_RCC_OscConfig+0x780>)
 8003212:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003216:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003218:	f7fd fdb2 	bl	8000d80 <HAL_GetTick>
 800321c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800321e:	e008      	b.n	8003232 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003220:	f7fd fdae 	bl	8000d80 <HAL_GetTick>
 8003224:	4602      	mov	r2, r0
 8003226:	693b      	ldr	r3, [r7, #16]
 8003228:	1ad3      	subs	r3, r2, r3
 800322a:	2b02      	cmp	r3, #2
 800322c:	d901      	bls.n	8003232 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800322e:	2303      	movs	r3, #3
 8003230:	e09a      	b.n	8003368 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003232:	4b43      	ldr	r3, [pc, #268]	@ (8003340 <HAL_RCC_OscConfig+0x780>)
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800323a:	2b00      	cmp	r3, #0
 800323c:	d1f0      	bne.n	8003220 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800323e:	4b40      	ldr	r3, [pc, #256]	@ (8003340 <HAL_RCC_OscConfig+0x780>)
 8003240:	68da      	ldr	r2, [r3, #12]
 8003242:	4b40      	ldr	r3, [pc, #256]	@ (8003344 <HAL_RCC_OscConfig+0x784>)
 8003244:	4013      	ands	r3, r2
 8003246:	687a      	ldr	r2, [r7, #4]
 8003248:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 800324a:	687a      	ldr	r2, [r7, #4]
 800324c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800324e:	3a01      	subs	r2, #1
 8003250:	0112      	lsls	r2, r2, #4
 8003252:	4311      	orrs	r1, r2
 8003254:	687a      	ldr	r2, [r7, #4]
 8003256:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003258:	0212      	lsls	r2, r2, #8
 800325a:	4311      	orrs	r1, r2
 800325c:	687a      	ldr	r2, [r7, #4]
 800325e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003260:	0852      	lsrs	r2, r2, #1
 8003262:	3a01      	subs	r2, #1
 8003264:	0552      	lsls	r2, r2, #21
 8003266:	4311      	orrs	r1, r2
 8003268:	687a      	ldr	r2, [r7, #4]
 800326a:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800326c:	0852      	lsrs	r2, r2, #1
 800326e:	3a01      	subs	r2, #1
 8003270:	0652      	lsls	r2, r2, #25
 8003272:	4311      	orrs	r1, r2
 8003274:	687a      	ldr	r2, [r7, #4]
 8003276:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003278:	0912      	lsrs	r2, r2, #4
 800327a:	0452      	lsls	r2, r2, #17
 800327c:	430a      	orrs	r2, r1
 800327e:	4930      	ldr	r1, [pc, #192]	@ (8003340 <HAL_RCC_OscConfig+0x780>)
 8003280:	4313      	orrs	r3, r2
 8003282:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003284:	4b2e      	ldr	r3, [pc, #184]	@ (8003340 <HAL_RCC_OscConfig+0x780>)
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	4a2d      	ldr	r2, [pc, #180]	@ (8003340 <HAL_RCC_OscConfig+0x780>)
 800328a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800328e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003290:	4b2b      	ldr	r3, [pc, #172]	@ (8003340 <HAL_RCC_OscConfig+0x780>)
 8003292:	68db      	ldr	r3, [r3, #12]
 8003294:	4a2a      	ldr	r2, [pc, #168]	@ (8003340 <HAL_RCC_OscConfig+0x780>)
 8003296:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800329a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800329c:	f7fd fd70 	bl	8000d80 <HAL_GetTick>
 80032a0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80032a2:	e008      	b.n	80032b6 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80032a4:	f7fd fd6c 	bl	8000d80 <HAL_GetTick>
 80032a8:	4602      	mov	r2, r0
 80032aa:	693b      	ldr	r3, [r7, #16]
 80032ac:	1ad3      	subs	r3, r2, r3
 80032ae:	2b02      	cmp	r3, #2
 80032b0:	d901      	bls.n	80032b6 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80032b2:	2303      	movs	r3, #3
 80032b4:	e058      	b.n	8003368 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80032b6:	4b22      	ldr	r3, [pc, #136]	@ (8003340 <HAL_RCC_OscConfig+0x780>)
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d0f0      	beq.n	80032a4 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80032c2:	e050      	b.n	8003366 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80032c4:	2301      	movs	r3, #1
 80032c6:	e04f      	b.n	8003368 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80032c8:	4b1d      	ldr	r3, [pc, #116]	@ (8003340 <HAL_RCC_OscConfig+0x780>)
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d148      	bne.n	8003366 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80032d4:	4b1a      	ldr	r3, [pc, #104]	@ (8003340 <HAL_RCC_OscConfig+0x780>)
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	4a19      	ldr	r2, [pc, #100]	@ (8003340 <HAL_RCC_OscConfig+0x780>)
 80032da:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80032de:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80032e0:	4b17      	ldr	r3, [pc, #92]	@ (8003340 <HAL_RCC_OscConfig+0x780>)
 80032e2:	68db      	ldr	r3, [r3, #12]
 80032e4:	4a16      	ldr	r2, [pc, #88]	@ (8003340 <HAL_RCC_OscConfig+0x780>)
 80032e6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80032ea:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80032ec:	f7fd fd48 	bl	8000d80 <HAL_GetTick>
 80032f0:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80032f2:	e008      	b.n	8003306 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80032f4:	f7fd fd44 	bl	8000d80 <HAL_GetTick>
 80032f8:	4602      	mov	r2, r0
 80032fa:	693b      	ldr	r3, [r7, #16]
 80032fc:	1ad3      	subs	r3, r2, r3
 80032fe:	2b02      	cmp	r3, #2
 8003300:	d901      	bls.n	8003306 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8003302:	2303      	movs	r3, #3
 8003304:	e030      	b.n	8003368 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003306:	4b0e      	ldr	r3, [pc, #56]	@ (8003340 <HAL_RCC_OscConfig+0x780>)
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800330e:	2b00      	cmp	r3, #0
 8003310:	d0f0      	beq.n	80032f4 <HAL_RCC_OscConfig+0x734>
 8003312:	e028      	b.n	8003366 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003314:	69bb      	ldr	r3, [r7, #24]
 8003316:	2b0c      	cmp	r3, #12
 8003318:	d023      	beq.n	8003362 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800331a:	4b09      	ldr	r3, [pc, #36]	@ (8003340 <HAL_RCC_OscConfig+0x780>)
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	4a08      	ldr	r2, [pc, #32]	@ (8003340 <HAL_RCC_OscConfig+0x780>)
 8003320:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003324:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003326:	f7fd fd2b 	bl	8000d80 <HAL_GetTick>
 800332a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800332c:	e00c      	b.n	8003348 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800332e:	f7fd fd27 	bl	8000d80 <HAL_GetTick>
 8003332:	4602      	mov	r2, r0
 8003334:	693b      	ldr	r3, [r7, #16]
 8003336:	1ad3      	subs	r3, r2, r3
 8003338:	2b02      	cmp	r3, #2
 800333a:	d905      	bls.n	8003348 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 800333c:	2303      	movs	r3, #3
 800333e:	e013      	b.n	8003368 <HAL_RCC_OscConfig+0x7a8>
 8003340:	40021000 	.word	0x40021000
 8003344:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003348:	4b09      	ldr	r3, [pc, #36]	@ (8003370 <HAL_RCC_OscConfig+0x7b0>)
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003350:	2b00      	cmp	r3, #0
 8003352:	d1ec      	bne.n	800332e <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8003354:	4b06      	ldr	r3, [pc, #24]	@ (8003370 <HAL_RCC_OscConfig+0x7b0>)
 8003356:	68da      	ldr	r2, [r3, #12]
 8003358:	4905      	ldr	r1, [pc, #20]	@ (8003370 <HAL_RCC_OscConfig+0x7b0>)
 800335a:	4b06      	ldr	r3, [pc, #24]	@ (8003374 <HAL_RCC_OscConfig+0x7b4>)
 800335c:	4013      	ands	r3, r2
 800335e:	60cb      	str	r3, [r1, #12]
 8003360:	e001      	b.n	8003366 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003362:	2301      	movs	r3, #1
 8003364:	e000      	b.n	8003368 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8003366:	2300      	movs	r3, #0
}
 8003368:	4618      	mov	r0, r3
 800336a:	3720      	adds	r7, #32
 800336c:	46bd      	mov	sp, r7
 800336e:	bd80      	pop	{r7, pc}
 8003370:	40021000 	.word	0x40021000
 8003374:	feeefffc 	.word	0xfeeefffc

08003378 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003378:	b580      	push	{r7, lr}
 800337a:	b084      	sub	sp, #16
 800337c:	af00      	add	r7, sp, #0
 800337e:	6078      	str	r0, [r7, #4]
 8003380:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	2b00      	cmp	r3, #0
 8003386:	d101      	bne.n	800338c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003388:	2301      	movs	r3, #1
 800338a:	e0e7      	b.n	800355c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800338c:	4b75      	ldr	r3, [pc, #468]	@ (8003564 <HAL_RCC_ClockConfig+0x1ec>)
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	f003 0307 	and.w	r3, r3, #7
 8003394:	683a      	ldr	r2, [r7, #0]
 8003396:	429a      	cmp	r2, r3
 8003398:	d910      	bls.n	80033bc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800339a:	4b72      	ldr	r3, [pc, #456]	@ (8003564 <HAL_RCC_ClockConfig+0x1ec>)
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	f023 0207 	bic.w	r2, r3, #7
 80033a2:	4970      	ldr	r1, [pc, #448]	@ (8003564 <HAL_RCC_ClockConfig+0x1ec>)
 80033a4:	683b      	ldr	r3, [r7, #0]
 80033a6:	4313      	orrs	r3, r2
 80033a8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80033aa:	4b6e      	ldr	r3, [pc, #440]	@ (8003564 <HAL_RCC_ClockConfig+0x1ec>)
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	f003 0307 	and.w	r3, r3, #7
 80033b2:	683a      	ldr	r2, [r7, #0]
 80033b4:	429a      	cmp	r2, r3
 80033b6:	d001      	beq.n	80033bc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80033b8:	2301      	movs	r3, #1
 80033ba:	e0cf      	b.n	800355c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	f003 0302 	and.w	r3, r3, #2
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d010      	beq.n	80033ea <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	689a      	ldr	r2, [r3, #8]
 80033cc:	4b66      	ldr	r3, [pc, #408]	@ (8003568 <HAL_RCC_ClockConfig+0x1f0>)
 80033ce:	689b      	ldr	r3, [r3, #8]
 80033d0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80033d4:	429a      	cmp	r2, r3
 80033d6:	d908      	bls.n	80033ea <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80033d8:	4b63      	ldr	r3, [pc, #396]	@ (8003568 <HAL_RCC_ClockConfig+0x1f0>)
 80033da:	689b      	ldr	r3, [r3, #8]
 80033dc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	689b      	ldr	r3, [r3, #8]
 80033e4:	4960      	ldr	r1, [pc, #384]	@ (8003568 <HAL_RCC_ClockConfig+0x1f0>)
 80033e6:	4313      	orrs	r3, r2
 80033e8:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	f003 0301 	and.w	r3, r3, #1
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d04c      	beq.n	8003490 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	685b      	ldr	r3, [r3, #4]
 80033fa:	2b03      	cmp	r3, #3
 80033fc:	d107      	bne.n	800340e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80033fe:	4b5a      	ldr	r3, [pc, #360]	@ (8003568 <HAL_RCC_ClockConfig+0x1f0>)
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003406:	2b00      	cmp	r3, #0
 8003408:	d121      	bne.n	800344e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800340a:	2301      	movs	r3, #1
 800340c:	e0a6      	b.n	800355c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	685b      	ldr	r3, [r3, #4]
 8003412:	2b02      	cmp	r3, #2
 8003414:	d107      	bne.n	8003426 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003416:	4b54      	ldr	r3, [pc, #336]	@ (8003568 <HAL_RCC_ClockConfig+0x1f0>)
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800341e:	2b00      	cmp	r3, #0
 8003420:	d115      	bne.n	800344e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003422:	2301      	movs	r3, #1
 8003424:	e09a      	b.n	800355c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	685b      	ldr	r3, [r3, #4]
 800342a:	2b00      	cmp	r3, #0
 800342c:	d107      	bne.n	800343e <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800342e:	4b4e      	ldr	r3, [pc, #312]	@ (8003568 <HAL_RCC_ClockConfig+0x1f0>)
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	f003 0302 	and.w	r3, r3, #2
 8003436:	2b00      	cmp	r3, #0
 8003438:	d109      	bne.n	800344e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800343a:	2301      	movs	r3, #1
 800343c:	e08e      	b.n	800355c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800343e:	4b4a      	ldr	r3, [pc, #296]	@ (8003568 <HAL_RCC_ClockConfig+0x1f0>)
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003446:	2b00      	cmp	r3, #0
 8003448:	d101      	bne.n	800344e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800344a:	2301      	movs	r3, #1
 800344c:	e086      	b.n	800355c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800344e:	4b46      	ldr	r3, [pc, #280]	@ (8003568 <HAL_RCC_ClockConfig+0x1f0>)
 8003450:	689b      	ldr	r3, [r3, #8]
 8003452:	f023 0203 	bic.w	r2, r3, #3
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	685b      	ldr	r3, [r3, #4]
 800345a:	4943      	ldr	r1, [pc, #268]	@ (8003568 <HAL_RCC_ClockConfig+0x1f0>)
 800345c:	4313      	orrs	r3, r2
 800345e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003460:	f7fd fc8e 	bl	8000d80 <HAL_GetTick>
 8003464:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003466:	e00a      	b.n	800347e <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003468:	f7fd fc8a 	bl	8000d80 <HAL_GetTick>
 800346c:	4602      	mov	r2, r0
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	1ad3      	subs	r3, r2, r3
 8003472:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003476:	4293      	cmp	r3, r2
 8003478:	d901      	bls.n	800347e <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800347a:	2303      	movs	r3, #3
 800347c:	e06e      	b.n	800355c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800347e:	4b3a      	ldr	r3, [pc, #232]	@ (8003568 <HAL_RCC_ClockConfig+0x1f0>)
 8003480:	689b      	ldr	r3, [r3, #8]
 8003482:	f003 020c 	and.w	r2, r3, #12
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	685b      	ldr	r3, [r3, #4]
 800348a:	009b      	lsls	r3, r3, #2
 800348c:	429a      	cmp	r2, r3
 800348e:	d1eb      	bne.n	8003468 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	f003 0302 	and.w	r3, r3, #2
 8003498:	2b00      	cmp	r3, #0
 800349a:	d010      	beq.n	80034be <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	689a      	ldr	r2, [r3, #8]
 80034a0:	4b31      	ldr	r3, [pc, #196]	@ (8003568 <HAL_RCC_ClockConfig+0x1f0>)
 80034a2:	689b      	ldr	r3, [r3, #8]
 80034a4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80034a8:	429a      	cmp	r2, r3
 80034aa:	d208      	bcs.n	80034be <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80034ac:	4b2e      	ldr	r3, [pc, #184]	@ (8003568 <HAL_RCC_ClockConfig+0x1f0>)
 80034ae:	689b      	ldr	r3, [r3, #8]
 80034b0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	689b      	ldr	r3, [r3, #8]
 80034b8:	492b      	ldr	r1, [pc, #172]	@ (8003568 <HAL_RCC_ClockConfig+0x1f0>)
 80034ba:	4313      	orrs	r3, r2
 80034bc:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80034be:	4b29      	ldr	r3, [pc, #164]	@ (8003564 <HAL_RCC_ClockConfig+0x1ec>)
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	f003 0307 	and.w	r3, r3, #7
 80034c6:	683a      	ldr	r2, [r7, #0]
 80034c8:	429a      	cmp	r2, r3
 80034ca:	d210      	bcs.n	80034ee <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80034cc:	4b25      	ldr	r3, [pc, #148]	@ (8003564 <HAL_RCC_ClockConfig+0x1ec>)
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	f023 0207 	bic.w	r2, r3, #7
 80034d4:	4923      	ldr	r1, [pc, #140]	@ (8003564 <HAL_RCC_ClockConfig+0x1ec>)
 80034d6:	683b      	ldr	r3, [r7, #0]
 80034d8:	4313      	orrs	r3, r2
 80034da:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80034dc:	4b21      	ldr	r3, [pc, #132]	@ (8003564 <HAL_RCC_ClockConfig+0x1ec>)
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	f003 0307 	and.w	r3, r3, #7
 80034e4:	683a      	ldr	r2, [r7, #0]
 80034e6:	429a      	cmp	r2, r3
 80034e8:	d001      	beq.n	80034ee <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80034ea:	2301      	movs	r3, #1
 80034ec:	e036      	b.n	800355c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	f003 0304 	and.w	r3, r3, #4
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d008      	beq.n	800350c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80034fa:	4b1b      	ldr	r3, [pc, #108]	@ (8003568 <HAL_RCC_ClockConfig+0x1f0>)
 80034fc:	689b      	ldr	r3, [r3, #8]
 80034fe:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	68db      	ldr	r3, [r3, #12]
 8003506:	4918      	ldr	r1, [pc, #96]	@ (8003568 <HAL_RCC_ClockConfig+0x1f0>)
 8003508:	4313      	orrs	r3, r2
 800350a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	f003 0308 	and.w	r3, r3, #8
 8003514:	2b00      	cmp	r3, #0
 8003516:	d009      	beq.n	800352c <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003518:	4b13      	ldr	r3, [pc, #76]	@ (8003568 <HAL_RCC_ClockConfig+0x1f0>)
 800351a:	689b      	ldr	r3, [r3, #8]
 800351c:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	691b      	ldr	r3, [r3, #16]
 8003524:	00db      	lsls	r3, r3, #3
 8003526:	4910      	ldr	r1, [pc, #64]	@ (8003568 <HAL_RCC_ClockConfig+0x1f0>)
 8003528:	4313      	orrs	r3, r2
 800352a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800352c:	f000 f824 	bl	8003578 <HAL_RCC_GetSysClockFreq>
 8003530:	4602      	mov	r2, r0
 8003532:	4b0d      	ldr	r3, [pc, #52]	@ (8003568 <HAL_RCC_ClockConfig+0x1f0>)
 8003534:	689b      	ldr	r3, [r3, #8]
 8003536:	091b      	lsrs	r3, r3, #4
 8003538:	f003 030f 	and.w	r3, r3, #15
 800353c:	490b      	ldr	r1, [pc, #44]	@ (800356c <HAL_RCC_ClockConfig+0x1f4>)
 800353e:	5ccb      	ldrb	r3, [r1, r3]
 8003540:	f003 031f 	and.w	r3, r3, #31
 8003544:	fa22 f303 	lsr.w	r3, r2, r3
 8003548:	4a09      	ldr	r2, [pc, #36]	@ (8003570 <HAL_RCC_ClockConfig+0x1f8>)
 800354a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800354c:	4b09      	ldr	r3, [pc, #36]	@ (8003574 <HAL_RCC_ClockConfig+0x1fc>)
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	4618      	mov	r0, r3
 8003552:	f7fd fbc5 	bl	8000ce0 <HAL_InitTick>
 8003556:	4603      	mov	r3, r0
 8003558:	72fb      	strb	r3, [r7, #11]

  return status;
 800355a:	7afb      	ldrb	r3, [r7, #11]
}
 800355c:	4618      	mov	r0, r3
 800355e:	3710      	adds	r7, #16
 8003560:	46bd      	mov	sp, r7
 8003562:	bd80      	pop	{r7, pc}
 8003564:	40022000 	.word	0x40022000
 8003568:	40021000 	.word	0x40021000
 800356c:	08005634 	.word	0x08005634
 8003570:	20000000 	.word	0x20000000
 8003574:	20000004 	.word	0x20000004

08003578 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003578:	b480      	push	{r7}
 800357a:	b089      	sub	sp, #36	@ 0x24
 800357c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800357e:	2300      	movs	r3, #0
 8003580:	61fb      	str	r3, [r7, #28]
 8003582:	2300      	movs	r3, #0
 8003584:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003586:	4b3e      	ldr	r3, [pc, #248]	@ (8003680 <HAL_RCC_GetSysClockFreq+0x108>)
 8003588:	689b      	ldr	r3, [r3, #8]
 800358a:	f003 030c 	and.w	r3, r3, #12
 800358e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003590:	4b3b      	ldr	r3, [pc, #236]	@ (8003680 <HAL_RCC_GetSysClockFreq+0x108>)
 8003592:	68db      	ldr	r3, [r3, #12]
 8003594:	f003 0303 	and.w	r3, r3, #3
 8003598:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800359a:	693b      	ldr	r3, [r7, #16]
 800359c:	2b00      	cmp	r3, #0
 800359e:	d005      	beq.n	80035ac <HAL_RCC_GetSysClockFreq+0x34>
 80035a0:	693b      	ldr	r3, [r7, #16]
 80035a2:	2b0c      	cmp	r3, #12
 80035a4:	d121      	bne.n	80035ea <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	2b01      	cmp	r3, #1
 80035aa:	d11e      	bne.n	80035ea <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80035ac:	4b34      	ldr	r3, [pc, #208]	@ (8003680 <HAL_RCC_GetSysClockFreq+0x108>)
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	f003 0308 	and.w	r3, r3, #8
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d107      	bne.n	80035c8 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80035b8:	4b31      	ldr	r3, [pc, #196]	@ (8003680 <HAL_RCC_GetSysClockFreq+0x108>)
 80035ba:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80035be:	0a1b      	lsrs	r3, r3, #8
 80035c0:	f003 030f 	and.w	r3, r3, #15
 80035c4:	61fb      	str	r3, [r7, #28]
 80035c6:	e005      	b.n	80035d4 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80035c8:	4b2d      	ldr	r3, [pc, #180]	@ (8003680 <HAL_RCC_GetSysClockFreq+0x108>)
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	091b      	lsrs	r3, r3, #4
 80035ce:	f003 030f 	and.w	r3, r3, #15
 80035d2:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80035d4:	4a2b      	ldr	r2, [pc, #172]	@ (8003684 <HAL_RCC_GetSysClockFreq+0x10c>)
 80035d6:	69fb      	ldr	r3, [r7, #28]
 80035d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80035dc:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80035de:	693b      	ldr	r3, [r7, #16]
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d10d      	bne.n	8003600 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80035e4:	69fb      	ldr	r3, [r7, #28]
 80035e6:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80035e8:	e00a      	b.n	8003600 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80035ea:	693b      	ldr	r3, [r7, #16]
 80035ec:	2b04      	cmp	r3, #4
 80035ee:	d102      	bne.n	80035f6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80035f0:	4b25      	ldr	r3, [pc, #148]	@ (8003688 <HAL_RCC_GetSysClockFreq+0x110>)
 80035f2:	61bb      	str	r3, [r7, #24]
 80035f4:	e004      	b.n	8003600 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80035f6:	693b      	ldr	r3, [r7, #16]
 80035f8:	2b08      	cmp	r3, #8
 80035fa:	d101      	bne.n	8003600 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80035fc:	4b23      	ldr	r3, [pc, #140]	@ (800368c <HAL_RCC_GetSysClockFreq+0x114>)
 80035fe:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003600:	693b      	ldr	r3, [r7, #16]
 8003602:	2b0c      	cmp	r3, #12
 8003604:	d134      	bne.n	8003670 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003606:	4b1e      	ldr	r3, [pc, #120]	@ (8003680 <HAL_RCC_GetSysClockFreq+0x108>)
 8003608:	68db      	ldr	r3, [r3, #12]
 800360a:	f003 0303 	and.w	r3, r3, #3
 800360e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003610:	68bb      	ldr	r3, [r7, #8]
 8003612:	2b02      	cmp	r3, #2
 8003614:	d003      	beq.n	800361e <HAL_RCC_GetSysClockFreq+0xa6>
 8003616:	68bb      	ldr	r3, [r7, #8]
 8003618:	2b03      	cmp	r3, #3
 800361a:	d003      	beq.n	8003624 <HAL_RCC_GetSysClockFreq+0xac>
 800361c:	e005      	b.n	800362a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800361e:	4b1a      	ldr	r3, [pc, #104]	@ (8003688 <HAL_RCC_GetSysClockFreq+0x110>)
 8003620:	617b      	str	r3, [r7, #20]
      break;
 8003622:	e005      	b.n	8003630 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003624:	4b19      	ldr	r3, [pc, #100]	@ (800368c <HAL_RCC_GetSysClockFreq+0x114>)
 8003626:	617b      	str	r3, [r7, #20]
      break;
 8003628:	e002      	b.n	8003630 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800362a:	69fb      	ldr	r3, [r7, #28]
 800362c:	617b      	str	r3, [r7, #20]
      break;
 800362e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003630:	4b13      	ldr	r3, [pc, #76]	@ (8003680 <HAL_RCC_GetSysClockFreq+0x108>)
 8003632:	68db      	ldr	r3, [r3, #12]
 8003634:	091b      	lsrs	r3, r3, #4
 8003636:	f003 0307 	and.w	r3, r3, #7
 800363a:	3301      	adds	r3, #1
 800363c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800363e:	4b10      	ldr	r3, [pc, #64]	@ (8003680 <HAL_RCC_GetSysClockFreq+0x108>)
 8003640:	68db      	ldr	r3, [r3, #12]
 8003642:	0a1b      	lsrs	r3, r3, #8
 8003644:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003648:	697a      	ldr	r2, [r7, #20]
 800364a:	fb03 f202 	mul.w	r2, r3, r2
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	fbb2 f3f3 	udiv	r3, r2, r3
 8003654:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003656:	4b0a      	ldr	r3, [pc, #40]	@ (8003680 <HAL_RCC_GetSysClockFreq+0x108>)
 8003658:	68db      	ldr	r3, [r3, #12]
 800365a:	0e5b      	lsrs	r3, r3, #25
 800365c:	f003 0303 	and.w	r3, r3, #3
 8003660:	3301      	adds	r3, #1
 8003662:	005b      	lsls	r3, r3, #1
 8003664:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003666:	697a      	ldr	r2, [r7, #20]
 8003668:	683b      	ldr	r3, [r7, #0]
 800366a:	fbb2 f3f3 	udiv	r3, r2, r3
 800366e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003670:	69bb      	ldr	r3, [r7, #24]
}
 8003672:	4618      	mov	r0, r3
 8003674:	3724      	adds	r7, #36	@ 0x24
 8003676:	46bd      	mov	sp, r7
 8003678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800367c:	4770      	bx	lr
 800367e:	bf00      	nop
 8003680:	40021000 	.word	0x40021000
 8003684:	0800564c 	.word	0x0800564c
 8003688:	00f42400 	.word	0x00f42400
 800368c:	007a1200 	.word	0x007a1200

08003690 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003690:	b480      	push	{r7}
 8003692:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003694:	4b03      	ldr	r3, [pc, #12]	@ (80036a4 <HAL_RCC_GetHCLKFreq+0x14>)
 8003696:	681b      	ldr	r3, [r3, #0]
}
 8003698:	4618      	mov	r0, r3
 800369a:	46bd      	mov	sp, r7
 800369c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a0:	4770      	bx	lr
 80036a2:	bf00      	nop
 80036a4:	20000000 	.word	0x20000000

080036a8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80036a8:	b580      	push	{r7, lr}
 80036aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80036ac:	f7ff fff0 	bl	8003690 <HAL_RCC_GetHCLKFreq>
 80036b0:	4602      	mov	r2, r0
 80036b2:	4b06      	ldr	r3, [pc, #24]	@ (80036cc <HAL_RCC_GetPCLK1Freq+0x24>)
 80036b4:	689b      	ldr	r3, [r3, #8]
 80036b6:	0a1b      	lsrs	r3, r3, #8
 80036b8:	f003 0307 	and.w	r3, r3, #7
 80036bc:	4904      	ldr	r1, [pc, #16]	@ (80036d0 <HAL_RCC_GetPCLK1Freq+0x28>)
 80036be:	5ccb      	ldrb	r3, [r1, r3]
 80036c0:	f003 031f 	and.w	r3, r3, #31
 80036c4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80036c8:	4618      	mov	r0, r3
 80036ca:	bd80      	pop	{r7, pc}
 80036cc:	40021000 	.word	0x40021000
 80036d0:	08005644 	.word	0x08005644

080036d4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80036d4:	b580      	push	{r7, lr}
 80036d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80036d8:	f7ff ffda 	bl	8003690 <HAL_RCC_GetHCLKFreq>
 80036dc:	4602      	mov	r2, r0
 80036de:	4b06      	ldr	r3, [pc, #24]	@ (80036f8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80036e0:	689b      	ldr	r3, [r3, #8]
 80036e2:	0adb      	lsrs	r3, r3, #11
 80036e4:	f003 0307 	and.w	r3, r3, #7
 80036e8:	4904      	ldr	r1, [pc, #16]	@ (80036fc <HAL_RCC_GetPCLK2Freq+0x28>)
 80036ea:	5ccb      	ldrb	r3, [r1, r3]
 80036ec:	f003 031f 	and.w	r3, r3, #31
 80036f0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80036f4:	4618      	mov	r0, r3
 80036f6:	bd80      	pop	{r7, pc}
 80036f8:	40021000 	.word	0x40021000
 80036fc:	08005644 	.word	0x08005644

08003700 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003700:	b580      	push	{r7, lr}
 8003702:	b086      	sub	sp, #24
 8003704:	af00      	add	r7, sp, #0
 8003706:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003708:	2300      	movs	r3, #0
 800370a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800370c:	4b2a      	ldr	r3, [pc, #168]	@ (80037b8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800370e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003710:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003714:	2b00      	cmp	r3, #0
 8003716:	d003      	beq.n	8003720 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003718:	f7ff f9ee 	bl	8002af8 <HAL_PWREx_GetVoltageRange>
 800371c:	6178      	str	r0, [r7, #20]
 800371e:	e014      	b.n	800374a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003720:	4b25      	ldr	r3, [pc, #148]	@ (80037b8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003722:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003724:	4a24      	ldr	r2, [pc, #144]	@ (80037b8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003726:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800372a:	6593      	str	r3, [r2, #88]	@ 0x58
 800372c:	4b22      	ldr	r3, [pc, #136]	@ (80037b8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800372e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003730:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003734:	60fb      	str	r3, [r7, #12]
 8003736:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003738:	f7ff f9de 	bl	8002af8 <HAL_PWREx_GetVoltageRange>
 800373c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800373e:	4b1e      	ldr	r3, [pc, #120]	@ (80037b8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003740:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003742:	4a1d      	ldr	r2, [pc, #116]	@ (80037b8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003744:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003748:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800374a:	697b      	ldr	r3, [r7, #20]
 800374c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003750:	d10b      	bne.n	800376a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	2b80      	cmp	r3, #128	@ 0x80
 8003756:	d919      	bls.n	800378c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	2ba0      	cmp	r3, #160	@ 0xa0
 800375c:	d902      	bls.n	8003764 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800375e:	2302      	movs	r3, #2
 8003760:	613b      	str	r3, [r7, #16]
 8003762:	e013      	b.n	800378c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003764:	2301      	movs	r3, #1
 8003766:	613b      	str	r3, [r7, #16]
 8003768:	e010      	b.n	800378c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	2b80      	cmp	r3, #128	@ 0x80
 800376e:	d902      	bls.n	8003776 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003770:	2303      	movs	r3, #3
 8003772:	613b      	str	r3, [r7, #16]
 8003774:	e00a      	b.n	800378c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	2b80      	cmp	r3, #128	@ 0x80
 800377a:	d102      	bne.n	8003782 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800377c:	2302      	movs	r3, #2
 800377e:	613b      	str	r3, [r7, #16]
 8003780:	e004      	b.n	800378c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	2b70      	cmp	r3, #112	@ 0x70
 8003786:	d101      	bne.n	800378c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003788:	2301      	movs	r3, #1
 800378a:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800378c:	4b0b      	ldr	r3, [pc, #44]	@ (80037bc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	f023 0207 	bic.w	r2, r3, #7
 8003794:	4909      	ldr	r1, [pc, #36]	@ (80037bc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003796:	693b      	ldr	r3, [r7, #16]
 8003798:	4313      	orrs	r3, r2
 800379a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800379c:	4b07      	ldr	r3, [pc, #28]	@ (80037bc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	f003 0307 	and.w	r3, r3, #7
 80037a4:	693a      	ldr	r2, [r7, #16]
 80037a6:	429a      	cmp	r2, r3
 80037a8:	d001      	beq.n	80037ae <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80037aa:	2301      	movs	r3, #1
 80037ac:	e000      	b.n	80037b0 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80037ae:	2300      	movs	r3, #0
}
 80037b0:	4618      	mov	r0, r3
 80037b2:	3718      	adds	r7, #24
 80037b4:	46bd      	mov	sp, r7
 80037b6:	bd80      	pop	{r7, pc}
 80037b8:	40021000 	.word	0x40021000
 80037bc:	40022000 	.word	0x40022000

080037c0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80037c0:	b580      	push	{r7, lr}
 80037c2:	b086      	sub	sp, #24
 80037c4:	af00      	add	r7, sp, #0
 80037c6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80037c8:	2300      	movs	r3, #0
 80037ca:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80037cc:	2300      	movs	r3, #0
 80037ce:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d041      	beq.n	8003860 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80037e0:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80037e4:	d02a      	beq.n	800383c <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80037e6:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80037ea:	d824      	bhi.n	8003836 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80037ec:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80037f0:	d008      	beq.n	8003804 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80037f2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80037f6:	d81e      	bhi.n	8003836 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d00a      	beq.n	8003812 <HAL_RCCEx_PeriphCLKConfig+0x52>
 80037fc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003800:	d010      	beq.n	8003824 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003802:	e018      	b.n	8003836 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003804:	4b86      	ldr	r3, [pc, #536]	@ (8003a20 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003806:	68db      	ldr	r3, [r3, #12]
 8003808:	4a85      	ldr	r2, [pc, #532]	@ (8003a20 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800380a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800380e:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003810:	e015      	b.n	800383e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	3304      	adds	r3, #4
 8003816:	2100      	movs	r1, #0
 8003818:	4618      	mov	r0, r3
 800381a:	f000 fabb 	bl	8003d94 <RCCEx_PLLSAI1_Config>
 800381e:	4603      	mov	r3, r0
 8003820:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003822:	e00c      	b.n	800383e <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	3320      	adds	r3, #32
 8003828:	2100      	movs	r1, #0
 800382a:	4618      	mov	r0, r3
 800382c:	f000 fba6 	bl	8003f7c <RCCEx_PLLSAI2_Config>
 8003830:	4603      	mov	r3, r0
 8003832:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003834:	e003      	b.n	800383e <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003836:	2301      	movs	r3, #1
 8003838:	74fb      	strb	r3, [r7, #19]
      break;
 800383a:	e000      	b.n	800383e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 800383c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800383e:	7cfb      	ldrb	r3, [r7, #19]
 8003840:	2b00      	cmp	r3, #0
 8003842:	d10b      	bne.n	800385c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003844:	4b76      	ldr	r3, [pc, #472]	@ (8003a20 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003846:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800384a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003852:	4973      	ldr	r1, [pc, #460]	@ (8003a20 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003854:	4313      	orrs	r3, r2
 8003856:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800385a:	e001      	b.n	8003860 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800385c:	7cfb      	ldrb	r3, [r7, #19]
 800385e:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003868:	2b00      	cmp	r3, #0
 800386a:	d041      	beq.n	80038f0 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003870:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003874:	d02a      	beq.n	80038cc <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8003876:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800387a:	d824      	bhi.n	80038c6 <HAL_RCCEx_PeriphCLKConfig+0x106>
 800387c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003880:	d008      	beq.n	8003894 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003882:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003886:	d81e      	bhi.n	80038c6 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003888:	2b00      	cmp	r3, #0
 800388a:	d00a      	beq.n	80038a2 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 800388c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003890:	d010      	beq.n	80038b4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003892:	e018      	b.n	80038c6 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003894:	4b62      	ldr	r3, [pc, #392]	@ (8003a20 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003896:	68db      	ldr	r3, [r3, #12]
 8003898:	4a61      	ldr	r2, [pc, #388]	@ (8003a20 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800389a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800389e:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80038a0:	e015      	b.n	80038ce <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	3304      	adds	r3, #4
 80038a6:	2100      	movs	r1, #0
 80038a8:	4618      	mov	r0, r3
 80038aa:	f000 fa73 	bl	8003d94 <RCCEx_PLLSAI1_Config>
 80038ae:	4603      	mov	r3, r0
 80038b0:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80038b2:	e00c      	b.n	80038ce <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	3320      	adds	r3, #32
 80038b8:	2100      	movs	r1, #0
 80038ba:	4618      	mov	r0, r3
 80038bc:	f000 fb5e 	bl	8003f7c <RCCEx_PLLSAI2_Config>
 80038c0:	4603      	mov	r3, r0
 80038c2:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80038c4:	e003      	b.n	80038ce <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80038c6:	2301      	movs	r3, #1
 80038c8:	74fb      	strb	r3, [r7, #19]
      break;
 80038ca:	e000      	b.n	80038ce <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 80038cc:	bf00      	nop
    }

    if(ret == HAL_OK)
 80038ce:	7cfb      	ldrb	r3, [r7, #19]
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d10b      	bne.n	80038ec <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80038d4:	4b52      	ldr	r3, [pc, #328]	@ (8003a20 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80038d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80038da:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80038e2:	494f      	ldr	r1, [pc, #316]	@ (8003a20 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80038e4:	4313      	orrs	r3, r2
 80038e6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80038ea:	e001      	b.n	80038f0 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80038ec:	7cfb      	ldrb	r3, [r7, #19]
 80038ee:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	f000 80a0 	beq.w	8003a3e <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80038fe:	2300      	movs	r3, #0
 8003900:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003902:	4b47      	ldr	r3, [pc, #284]	@ (8003a20 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003904:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003906:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800390a:	2b00      	cmp	r3, #0
 800390c:	d101      	bne.n	8003912 <HAL_RCCEx_PeriphCLKConfig+0x152>
 800390e:	2301      	movs	r3, #1
 8003910:	e000      	b.n	8003914 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8003912:	2300      	movs	r3, #0
 8003914:	2b00      	cmp	r3, #0
 8003916:	d00d      	beq.n	8003934 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003918:	4b41      	ldr	r3, [pc, #260]	@ (8003a20 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800391a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800391c:	4a40      	ldr	r2, [pc, #256]	@ (8003a20 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800391e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003922:	6593      	str	r3, [r2, #88]	@ 0x58
 8003924:	4b3e      	ldr	r3, [pc, #248]	@ (8003a20 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003926:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003928:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800392c:	60bb      	str	r3, [r7, #8]
 800392e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003930:	2301      	movs	r3, #1
 8003932:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003934:	4b3b      	ldr	r3, [pc, #236]	@ (8003a24 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	4a3a      	ldr	r2, [pc, #232]	@ (8003a24 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800393a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800393e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003940:	f7fd fa1e 	bl	8000d80 <HAL_GetTick>
 8003944:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003946:	e009      	b.n	800395c <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003948:	f7fd fa1a 	bl	8000d80 <HAL_GetTick>
 800394c:	4602      	mov	r2, r0
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	1ad3      	subs	r3, r2, r3
 8003952:	2b02      	cmp	r3, #2
 8003954:	d902      	bls.n	800395c <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8003956:	2303      	movs	r3, #3
 8003958:	74fb      	strb	r3, [r7, #19]
        break;
 800395a:	e005      	b.n	8003968 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800395c:	4b31      	ldr	r3, [pc, #196]	@ (8003a24 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003964:	2b00      	cmp	r3, #0
 8003966:	d0ef      	beq.n	8003948 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8003968:	7cfb      	ldrb	r3, [r7, #19]
 800396a:	2b00      	cmp	r3, #0
 800396c:	d15c      	bne.n	8003a28 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800396e:	4b2c      	ldr	r3, [pc, #176]	@ (8003a20 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003970:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003974:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003978:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800397a:	697b      	ldr	r3, [r7, #20]
 800397c:	2b00      	cmp	r3, #0
 800397e:	d01f      	beq.n	80039c0 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003986:	697a      	ldr	r2, [r7, #20]
 8003988:	429a      	cmp	r2, r3
 800398a:	d019      	beq.n	80039c0 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800398c:	4b24      	ldr	r3, [pc, #144]	@ (8003a20 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800398e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003992:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003996:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003998:	4b21      	ldr	r3, [pc, #132]	@ (8003a20 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800399a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800399e:	4a20      	ldr	r2, [pc, #128]	@ (8003a20 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80039a0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80039a4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80039a8:	4b1d      	ldr	r3, [pc, #116]	@ (8003a20 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80039aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80039ae:	4a1c      	ldr	r2, [pc, #112]	@ (8003a20 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80039b0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80039b4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80039b8:	4a19      	ldr	r2, [pc, #100]	@ (8003a20 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80039ba:	697b      	ldr	r3, [r7, #20]
 80039bc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80039c0:	697b      	ldr	r3, [r7, #20]
 80039c2:	f003 0301 	and.w	r3, r3, #1
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d016      	beq.n	80039f8 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039ca:	f7fd f9d9 	bl	8000d80 <HAL_GetTick>
 80039ce:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80039d0:	e00b      	b.n	80039ea <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80039d2:	f7fd f9d5 	bl	8000d80 <HAL_GetTick>
 80039d6:	4602      	mov	r2, r0
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	1ad3      	subs	r3, r2, r3
 80039dc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80039e0:	4293      	cmp	r3, r2
 80039e2:	d902      	bls.n	80039ea <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 80039e4:	2303      	movs	r3, #3
 80039e6:	74fb      	strb	r3, [r7, #19]
            break;
 80039e8:	e006      	b.n	80039f8 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80039ea:	4b0d      	ldr	r3, [pc, #52]	@ (8003a20 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80039ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80039f0:	f003 0302 	and.w	r3, r3, #2
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d0ec      	beq.n	80039d2 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 80039f8:	7cfb      	ldrb	r3, [r7, #19]
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d10c      	bne.n	8003a18 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80039fe:	4b08      	ldr	r3, [pc, #32]	@ (8003a20 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003a00:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a04:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003a0e:	4904      	ldr	r1, [pc, #16]	@ (8003a20 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003a10:	4313      	orrs	r3, r2
 8003a12:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8003a16:	e009      	b.n	8003a2c <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003a18:	7cfb      	ldrb	r3, [r7, #19]
 8003a1a:	74bb      	strb	r3, [r7, #18]
 8003a1c:	e006      	b.n	8003a2c <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8003a1e:	bf00      	nop
 8003a20:	40021000 	.word	0x40021000
 8003a24:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a28:	7cfb      	ldrb	r3, [r7, #19]
 8003a2a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003a2c:	7c7b      	ldrb	r3, [r7, #17]
 8003a2e:	2b01      	cmp	r3, #1
 8003a30:	d105      	bne.n	8003a3e <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003a32:	4b9e      	ldr	r3, [pc, #632]	@ (8003cac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a36:	4a9d      	ldr	r2, [pc, #628]	@ (8003cac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a38:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003a3c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	f003 0301 	and.w	r3, r3, #1
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d00a      	beq.n	8003a60 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003a4a:	4b98      	ldr	r3, [pc, #608]	@ (8003cac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a50:	f023 0203 	bic.w	r2, r3, #3
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a58:	4994      	ldr	r1, [pc, #592]	@ (8003cac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a5a:	4313      	orrs	r3, r2
 8003a5c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	f003 0302 	and.w	r3, r3, #2
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d00a      	beq.n	8003a82 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003a6c:	4b8f      	ldr	r3, [pc, #572]	@ (8003cac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a72:	f023 020c 	bic.w	r2, r3, #12
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a7a:	498c      	ldr	r1, [pc, #560]	@ (8003cac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a7c:	4313      	orrs	r3, r2
 8003a7e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	f003 0304 	and.w	r3, r3, #4
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d00a      	beq.n	8003aa4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003a8e:	4b87      	ldr	r3, [pc, #540]	@ (8003cac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a90:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a94:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a9c:	4983      	ldr	r1, [pc, #524]	@ (8003cac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a9e:	4313      	orrs	r3, r2
 8003aa0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	f003 0308 	and.w	r3, r3, #8
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d00a      	beq.n	8003ac6 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003ab0:	4b7e      	ldr	r3, [pc, #504]	@ (8003cac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ab2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ab6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003abe:	497b      	ldr	r1, [pc, #492]	@ (8003cac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ac0:	4313      	orrs	r3, r2
 8003ac2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	f003 0310 	and.w	r3, r3, #16
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d00a      	beq.n	8003ae8 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003ad2:	4b76      	ldr	r3, [pc, #472]	@ (8003cac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ad4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ad8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003ae0:	4972      	ldr	r1, [pc, #456]	@ (8003cac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ae2:	4313      	orrs	r3, r2
 8003ae4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	f003 0320 	and.w	r3, r3, #32
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d00a      	beq.n	8003b0a <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003af4:	4b6d      	ldr	r3, [pc, #436]	@ (8003cac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003af6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003afa:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b02:	496a      	ldr	r1, [pc, #424]	@ (8003cac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b04:	4313      	orrs	r3, r2
 8003b06:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d00a      	beq.n	8003b2c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003b16:	4b65      	ldr	r3, [pc, #404]	@ (8003cac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b18:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b1c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b24:	4961      	ldr	r1, [pc, #388]	@ (8003cac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b26:	4313      	orrs	r3, r2
 8003b28:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d00a      	beq.n	8003b4e <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003b38:	4b5c      	ldr	r3, [pc, #368]	@ (8003cac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b3e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003b46:	4959      	ldr	r1, [pc, #356]	@ (8003cac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b48:	4313      	orrs	r3, r2
 8003b4a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d00a      	beq.n	8003b70 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003b5a:	4b54      	ldr	r3, [pc, #336]	@ (8003cac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b5c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b60:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003b68:	4950      	ldr	r1, [pc, #320]	@ (8003cac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b6a:	4313      	orrs	r3, r2
 8003b6c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d00a      	beq.n	8003b92 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003b7c:	4b4b      	ldr	r3, [pc, #300]	@ (8003cac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b82:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b8a:	4948      	ldr	r1, [pc, #288]	@ (8003cac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b8c:	4313      	orrs	r3, r2
 8003b8e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d00a      	beq.n	8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003b9e:	4b43      	ldr	r3, [pc, #268]	@ (8003cac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ba0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ba4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003bac:	493f      	ldr	r1, [pc, #252]	@ (8003cac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003bae:	4313      	orrs	r3, r2
 8003bb0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d028      	beq.n	8003c12 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003bc0:	4b3a      	ldr	r3, [pc, #232]	@ (8003cac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003bc2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003bc6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003bce:	4937      	ldr	r1, [pc, #220]	@ (8003cac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003bd0:	4313      	orrs	r3, r2
 8003bd2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003bda:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003bde:	d106      	bne.n	8003bee <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003be0:	4b32      	ldr	r3, [pc, #200]	@ (8003cac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003be2:	68db      	ldr	r3, [r3, #12]
 8003be4:	4a31      	ldr	r2, [pc, #196]	@ (8003cac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003be6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003bea:	60d3      	str	r3, [r2, #12]
 8003bec:	e011      	b.n	8003c12 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003bf2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003bf6:	d10c      	bne.n	8003c12 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	3304      	adds	r3, #4
 8003bfc:	2101      	movs	r1, #1
 8003bfe:	4618      	mov	r0, r3
 8003c00:	f000 f8c8 	bl	8003d94 <RCCEx_PLLSAI1_Config>
 8003c04:	4603      	mov	r3, r0
 8003c06:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003c08:	7cfb      	ldrb	r3, [r7, #19]
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d001      	beq.n	8003c12 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8003c0e:	7cfb      	ldrb	r3, [r7, #19]
 8003c10:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d028      	beq.n	8003c70 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003c1e:	4b23      	ldr	r3, [pc, #140]	@ (8003cac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c20:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c24:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c2c:	491f      	ldr	r1, [pc, #124]	@ (8003cac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c2e:	4313      	orrs	r3, r2
 8003c30:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c38:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003c3c:	d106      	bne.n	8003c4c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003c3e:	4b1b      	ldr	r3, [pc, #108]	@ (8003cac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c40:	68db      	ldr	r3, [r3, #12]
 8003c42:	4a1a      	ldr	r2, [pc, #104]	@ (8003cac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c44:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003c48:	60d3      	str	r3, [r2, #12]
 8003c4a:	e011      	b.n	8003c70 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c50:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003c54:	d10c      	bne.n	8003c70 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	3304      	adds	r3, #4
 8003c5a:	2101      	movs	r1, #1
 8003c5c:	4618      	mov	r0, r3
 8003c5e:	f000 f899 	bl	8003d94 <RCCEx_PLLSAI1_Config>
 8003c62:	4603      	mov	r3, r0
 8003c64:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003c66:	7cfb      	ldrb	r3, [r7, #19]
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d001      	beq.n	8003c70 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8003c6c:	7cfb      	ldrb	r3, [r7, #19]
 8003c6e:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d02b      	beq.n	8003cd4 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003c7c:	4b0b      	ldr	r3, [pc, #44]	@ (8003cac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c82:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003c8a:	4908      	ldr	r1, [pc, #32]	@ (8003cac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c8c:	4313      	orrs	r3, r2
 8003c8e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003c96:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003c9a:	d109      	bne.n	8003cb0 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003c9c:	4b03      	ldr	r3, [pc, #12]	@ (8003cac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c9e:	68db      	ldr	r3, [r3, #12]
 8003ca0:	4a02      	ldr	r2, [pc, #8]	@ (8003cac <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ca2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003ca6:	60d3      	str	r3, [r2, #12]
 8003ca8:	e014      	b.n	8003cd4 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8003caa:	bf00      	nop
 8003cac:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003cb4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003cb8:	d10c      	bne.n	8003cd4 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	3304      	adds	r3, #4
 8003cbe:	2101      	movs	r1, #1
 8003cc0:	4618      	mov	r0, r3
 8003cc2:	f000 f867 	bl	8003d94 <RCCEx_PLLSAI1_Config>
 8003cc6:	4603      	mov	r3, r0
 8003cc8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003cca:	7cfb      	ldrb	r3, [r7, #19]
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d001      	beq.n	8003cd4 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8003cd0:	7cfb      	ldrb	r3, [r7, #19]
 8003cd2:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d02f      	beq.n	8003d40 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003ce0:	4b2b      	ldr	r3, [pc, #172]	@ (8003d90 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003ce2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ce6:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003cee:	4928      	ldr	r1, [pc, #160]	@ (8003d90 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003cf0:	4313      	orrs	r3, r2
 8003cf2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003cfa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003cfe:	d10d      	bne.n	8003d1c <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	3304      	adds	r3, #4
 8003d04:	2102      	movs	r1, #2
 8003d06:	4618      	mov	r0, r3
 8003d08:	f000 f844 	bl	8003d94 <RCCEx_PLLSAI1_Config>
 8003d0c:	4603      	mov	r3, r0
 8003d0e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003d10:	7cfb      	ldrb	r3, [r7, #19]
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d014      	beq.n	8003d40 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003d16:	7cfb      	ldrb	r3, [r7, #19]
 8003d18:	74bb      	strb	r3, [r7, #18]
 8003d1a:	e011      	b.n	8003d40 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003d20:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003d24:	d10c      	bne.n	8003d40 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	3320      	adds	r3, #32
 8003d2a:	2102      	movs	r1, #2
 8003d2c:	4618      	mov	r0, r3
 8003d2e:	f000 f925 	bl	8003f7c <RCCEx_PLLSAI2_Config>
 8003d32:	4603      	mov	r3, r0
 8003d34:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003d36:	7cfb      	ldrb	r3, [r7, #19]
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d001      	beq.n	8003d40 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003d3c:	7cfb      	ldrb	r3, [r7, #19]
 8003d3e:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d00a      	beq.n	8003d62 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003d4c:	4b10      	ldr	r3, [pc, #64]	@ (8003d90 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003d4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d52:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003d5a:	490d      	ldr	r1, [pc, #52]	@ (8003d90 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003d5c:	4313      	orrs	r3, r2
 8003d5e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d00b      	beq.n	8003d86 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003d6e:	4b08      	ldr	r3, [pc, #32]	@ (8003d90 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003d70:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d74:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003d7e:	4904      	ldr	r1, [pc, #16]	@ (8003d90 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003d80:	4313      	orrs	r3, r2
 8003d82:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003d86:	7cbb      	ldrb	r3, [r7, #18]
}
 8003d88:	4618      	mov	r0, r3
 8003d8a:	3718      	adds	r7, #24
 8003d8c:	46bd      	mov	sp, r7
 8003d8e:	bd80      	pop	{r7, pc}
 8003d90:	40021000 	.word	0x40021000

08003d94 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003d94:	b580      	push	{r7, lr}
 8003d96:	b084      	sub	sp, #16
 8003d98:	af00      	add	r7, sp, #0
 8003d9a:	6078      	str	r0, [r7, #4]
 8003d9c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003d9e:	2300      	movs	r3, #0
 8003da0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003da2:	4b75      	ldr	r3, [pc, #468]	@ (8003f78 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003da4:	68db      	ldr	r3, [r3, #12]
 8003da6:	f003 0303 	and.w	r3, r3, #3
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d018      	beq.n	8003de0 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003dae:	4b72      	ldr	r3, [pc, #456]	@ (8003f78 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003db0:	68db      	ldr	r3, [r3, #12]
 8003db2:	f003 0203 	and.w	r2, r3, #3
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	429a      	cmp	r2, r3
 8003dbc:	d10d      	bne.n	8003dda <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
       ||
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d009      	beq.n	8003dda <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8003dc6:	4b6c      	ldr	r3, [pc, #432]	@ (8003f78 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003dc8:	68db      	ldr	r3, [r3, #12]
 8003dca:	091b      	lsrs	r3, r3, #4
 8003dcc:	f003 0307 	and.w	r3, r3, #7
 8003dd0:	1c5a      	adds	r2, r3, #1
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	685b      	ldr	r3, [r3, #4]
       ||
 8003dd6:	429a      	cmp	r2, r3
 8003dd8:	d047      	beq.n	8003e6a <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003dda:	2301      	movs	r3, #1
 8003ddc:	73fb      	strb	r3, [r7, #15]
 8003dde:	e044      	b.n	8003e6a <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	2b03      	cmp	r3, #3
 8003de6:	d018      	beq.n	8003e1a <RCCEx_PLLSAI1_Config+0x86>
 8003de8:	2b03      	cmp	r3, #3
 8003dea:	d825      	bhi.n	8003e38 <RCCEx_PLLSAI1_Config+0xa4>
 8003dec:	2b01      	cmp	r3, #1
 8003dee:	d002      	beq.n	8003df6 <RCCEx_PLLSAI1_Config+0x62>
 8003df0:	2b02      	cmp	r3, #2
 8003df2:	d009      	beq.n	8003e08 <RCCEx_PLLSAI1_Config+0x74>
 8003df4:	e020      	b.n	8003e38 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003df6:	4b60      	ldr	r3, [pc, #384]	@ (8003f78 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	f003 0302 	and.w	r3, r3, #2
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d11d      	bne.n	8003e3e <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8003e02:	2301      	movs	r3, #1
 8003e04:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003e06:	e01a      	b.n	8003e3e <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003e08:	4b5b      	ldr	r3, [pc, #364]	@ (8003f78 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d116      	bne.n	8003e42 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8003e14:	2301      	movs	r3, #1
 8003e16:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003e18:	e013      	b.n	8003e42 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003e1a:	4b57      	ldr	r3, [pc, #348]	@ (8003f78 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d10f      	bne.n	8003e46 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003e26:	4b54      	ldr	r3, [pc, #336]	@ (8003f78 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d109      	bne.n	8003e46 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8003e32:	2301      	movs	r3, #1
 8003e34:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003e36:	e006      	b.n	8003e46 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003e38:	2301      	movs	r3, #1
 8003e3a:	73fb      	strb	r3, [r7, #15]
      break;
 8003e3c:	e004      	b.n	8003e48 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003e3e:	bf00      	nop
 8003e40:	e002      	b.n	8003e48 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003e42:	bf00      	nop
 8003e44:	e000      	b.n	8003e48 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003e46:	bf00      	nop
    }

    if(status == HAL_OK)
 8003e48:	7bfb      	ldrb	r3, [r7, #15]
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d10d      	bne.n	8003e6a <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003e4e:	4b4a      	ldr	r3, [pc, #296]	@ (8003f78 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e50:	68db      	ldr	r3, [r3, #12]
 8003e52:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	6819      	ldr	r1, [r3, #0]
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	685b      	ldr	r3, [r3, #4]
 8003e5e:	3b01      	subs	r3, #1
 8003e60:	011b      	lsls	r3, r3, #4
 8003e62:	430b      	orrs	r3, r1
 8003e64:	4944      	ldr	r1, [pc, #272]	@ (8003f78 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e66:	4313      	orrs	r3, r2
 8003e68:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003e6a:	7bfb      	ldrb	r3, [r7, #15]
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d17d      	bne.n	8003f6c <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003e70:	4b41      	ldr	r3, [pc, #260]	@ (8003f78 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	4a40      	ldr	r2, [pc, #256]	@ (8003f78 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e76:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003e7a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003e7c:	f7fc ff80 	bl	8000d80 <HAL_GetTick>
 8003e80:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003e82:	e009      	b.n	8003e98 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003e84:	f7fc ff7c 	bl	8000d80 <HAL_GetTick>
 8003e88:	4602      	mov	r2, r0
 8003e8a:	68bb      	ldr	r3, [r7, #8]
 8003e8c:	1ad3      	subs	r3, r2, r3
 8003e8e:	2b02      	cmp	r3, #2
 8003e90:	d902      	bls.n	8003e98 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003e92:	2303      	movs	r3, #3
 8003e94:	73fb      	strb	r3, [r7, #15]
        break;
 8003e96:	e005      	b.n	8003ea4 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003e98:	4b37      	ldr	r3, [pc, #220]	@ (8003f78 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d1ef      	bne.n	8003e84 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003ea4:	7bfb      	ldrb	r3, [r7, #15]
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d160      	bne.n	8003f6c <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003eaa:	683b      	ldr	r3, [r7, #0]
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d111      	bne.n	8003ed4 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003eb0:	4b31      	ldr	r3, [pc, #196]	@ (8003f78 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003eb2:	691b      	ldr	r3, [r3, #16]
 8003eb4:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8003eb8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003ebc:	687a      	ldr	r2, [r7, #4]
 8003ebe:	6892      	ldr	r2, [r2, #8]
 8003ec0:	0211      	lsls	r1, r2, #8
 8003ec2:	687a      	ldr	r2, [r7, #4]
 8003ec4:	68d2      	ldr	r2, [r2, #12]
 8003ec6:	0912      	lsrs	r2, r2, #4
 8003ec8:	0452      	lsls	r2, r2, #17
 8003eca:	430a      	orrs	r2, r1
 8003ecc:	492a      	ldr	r1, [pc, #168]	@ (8003f78 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003ece:	4313      	orrs	r3, r2
 8003ed0:	610b      	str	r3, [r1, #16]
 8003ed2:	e027      	b.n	8003f24 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003ed4:	683b      	ldr	r3, [r7, #0]
 8003ed6:	2b01      	cmp	r3, #1
 8003ed8:	d112      	bne.n	8003f00 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003eda:	4b27      	ldr	r3, [pc, #156]	@ (8003f78 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003edc:	691b      	ldr	r3, [r3, #16]
 8003ede:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8003ee2:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003ee6:	687a      	ldr	r2, [r7, #4]
 8003ee8:	6892      	ldr	r2, [r2, #8]
 8003eea:	0211      	lsls	r1, r2, #8
 8003eec:	687a      	ldr	r2, [r7, #4]
 8003eee:	6912      	ldr	r2, [r2, #16]
 8003ef0:	0852      	lsrs	r2, r2, #1
 8003ef2:	3a01      	subs	r2, #1
 8003ef4:	0552      	lsls	r2, r2, #21
 8003ef6:	430a      	orrs	r2, r1
 8003ef8:	491f      	ldr	r1, [pc, #124]	@ (8003f78 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003efa:	4313      	orrs	r3, r2
 8003efc:	610b      	str	r3, [r1, #16]
 8003efe:	e011      	b.n	8003f24 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003f00:	4b1d      	ldr	r3, [pc, #116]	@ (8003f78 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003f02:	691b      	ldr	r3, [r3, #16]
 8003f04:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8003f08:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003f0c:	687a      	ldr	r2, [r7, #4]
 8003f0e:	6892      	ldr	r2, [r2, #8]
 8003f10:	0211      	lsls	r1, r2, #8
 8003f12:	687a      	ldr	r2, [r7, #4]
 8003f14:	6952      	ldr	r2, [r2, #20]
 8003f16:	0852      	lsrs	r2, r2, #1
 8003f18:	3a01      	subs	r2, #1
 8003f1a:	0652      	lsls	r2, r2, #25
 8003f1c:	430a      	orrs	r2, r1
 8003f1e:	4916      	ldr	r1, [pc, #88]	@ (8003f78 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003f20:	4313      	orrs	r3, r2
 8003f22:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003f24:	4b14      	ldr	r3, [pc, #80]	@ (8003f78 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	4a13      	ldr	r2, [pc, #76]	@ (8003f78 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003f2a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003f2e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f30:	f7fc ff26 	bl	8000d80 <HAL_GetTick>
 8003f34:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003f36:	e009      	b.n	8003f4c <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003f38:	f7fc ff22 	bl	8000d80 <HAL_GetTick>
 8003f3c:	4602      	mov	r2, r0
 8003f3e:	68bb      	ldr	r3, [r7, #8]
 8003f40:	1ad3      	subs	r3, r2, r3
 8003f42:	2b02      	cmp	r3, #2
 8003f44:	d902      	bls.n	8003f4c <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8003f46:	2303      	movs	r3, #3
 8003f48:	73fb      	strb	r3, [r7, #15]
          break;
 8003f4a:	e005      	b.n	8003f58 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003f4c:	4b0a      	ldr	r3, [pc, #40]	@ (8003f78 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d0ef      	beq.n	8003f38 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8003f58:	7bfb      	ldrb	r3, [r7, #15]
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d106      	bne.n	8003f6c <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003f5e:	4b06      	ldr	r3, [pc, #24]	@ (8003f78 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003f60:	691a      	ldr	r2, [r3, #16]
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	699b      	ldr	r3, [r3, #24]
 8003f66:	4904      	ldr	r1, [pc, #16]	@ (8003f78 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003f68:	4313      	orrs	r3, r2
 8003f6a:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003f6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f6e:	4618      	mov	r0, r3
 8003f70:	3710      	adds	r7, #16
 8003f72:	46bd      	mov	sp, r7
 8003f74:	bd80      	pop	{r7, pc}
 8003f76:	bf00      	nop
 8003f78:	40021000 	.word	0x40021000

08003f7c <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003f7c:	b580      	push	{r7, lr}
 8003f7e:	b084      	sub	sp, #16
 8003f80:	af00      	add	r7, sp, #0
 8003f82:	6078      	str	r0, [r7, #4]
 8003f84:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003f86:	2300      	movs	r3, #0
 8003f88:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003f8a:	4b6a      	ldr	r3, [pc, #424]	@ (8004134 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f8c:	68db      	ldr	r3, [r3, #12]
 8003f8e:	f003 0303 	and.w	r3, r3, #3
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d018      	beq.n	8003fc8 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8003f96:	4b67      	ldr	r3, [pc, #412]	@ (8004134 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f98:	68db      	ldr	r3, [r3, #12]
 8003f9a:	f003 0203 	and.w	r2, r3, #3
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	429a      	cmp	r2, r3
 8003fa4:	d10d      	bne.n	8003fc2 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
       ||
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d009      	beq.n	8003fc2 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8003fae:	4b61      	ldr	r3, [pc, #388]	@ (8004134 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003fb0:	68db      	ldr	r3, [r3, #12]
 8003fb2:	091b      	lsrs	r3, r3, #4
 8003fb4:	f003 0307 	and.w	r3, r3, #7
 8003fb8:	1c5a      	adds	r2, r3, #1
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	685b      	ldr	r3, [r3, #4]
       ||
 8003fbe:	429a      	cmp	r2, r3
 8003fc0:	d047      	beq.n	8004052 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003fc2:	2301      	movs	r3, #1
 8003fc4:	73fb      	strb	r3, [r7, #15]
 8003fc6:	e044      	b.n	8004052 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	2b03      	cmp	r3, #3
 8003fce:	d018      	beq.n	8004002 <RCCEx_PLLSAI2_Config+0x86>
 8003fd0:	2b03      	cmp	r3, #3
 8003fd2:	d825      	bhi.n	8004020 <RCCEx_PLLSAI2_Config+0xa4>
 8003fd4:	2b01      	cmp	r3, #1
 8003fd6:	d002      	beq.n	8003fde <RCCEx_PLLSAI2_Config+0x62>
 8003fd8:	2b02      	cmp	r3, #2
 8003fda:	d009      	beq.n	8003ff0 <RCCEx_PLLSAI2_Config+0x74>
 8003fdc:	e020      	b.n	8004020 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003fde:	4b55      	ldr	r3, [pc, #340]	@ (8004134 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	f003 0302 	and.w	r3, r3, #2
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d11d      	bne.n	8004026 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8003fea:	2301      	movs	r3, #1
 8003fec:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003fee:	e01a      	b.n	8004026 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003ff0:	4b50      	ldr	r3, [pc, #320]	@ (8004134 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d116      	bne.n	800402a <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8003ffc:	2301      	movs	r3, #1
 8003ffe:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004000:	e013      	b.n	800402a <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004002:	4b4c      	ldr	r3, [pc, #304]	@ (8004134 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800400a:	2b00      	cmp	r3, #0
 800400c:	d10f      	bne.n	800402e <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800400e:	4b49      	ldr	r3, [pc, #292]	@ (8004134 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004016:	2b00      	cmp	r3, #0
 8004018:	d109      	bne.n	800402e <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800401a:	2301      	movs	r3, #1
 800401c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800401e:	e006      	b.n	800402e <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004020:	2301      	movs	r3, #1
 8004022:	73fb      	strb	r3, [r7, #15]
      break;
 8004024:	e004      	b.n	8004030 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004026:	bf00      	nop
 8004028:	e002      	b.n	8004030 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800402a:	bf00      	nop
 800402c:	e000      	b.n	8004030 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800402e:	bf00      	nop
    }

    if(status == HAL_OK)
 8004030:	7bfb      	ldrb	r3, [r7, #15]
 8004032:	2b00      	cmp	r3, #0
 8004034:	d10d      	bne.n	8004052 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004036:	4b3f      	ldr	r3, [pc, #252]	@ (8004134 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004038:	68db      	ldr	r3, [r3, #12]
 800403a:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	6819      	ldr	r1, [r3, #0]
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	685b      	ldr	r3, [r3, #4]
 8004046:	3b01      	subs	r3, #1
 8004048:	011b      	lsls	r3, r3, #4
 800404a:	430b      	orrs	r3, r1
 800404c:	4939      	ldr	r1, [pc, #228]	@ (8004134 <RCCEx_PLLSAI2_Config+0x1b8>)
 800404e:	4313      	orrs	r3, r2
 8004050:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004052:	7bfb      	ldrb	r3, [r7, #15]
 8004054:	2b00      	cmp	r3, #0
 8004056:	d167      	bne.n	8004128 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8004058:	4b36      	ldr	r3, [pc, #216]	@ (8004134 <RCCEx_PLLSAI2_Config+0x1b8>)
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	4a35      	ldr	r2, [pc, #212]	@ (8004134 <RCCEx_PLLSAI2_Config+0x1b8>)
 800405e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004062:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004064:	f7fc fe8c 	bl	8000d80 <HAL_GetTick>
 8004068:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800406a:	e009      	b.n	8004080 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800406c:	f7fc fe88 	bl	8000d80 <HAL_GetTick>
 8004070:	4602      	mov	r2, r0
 8004072:	68bb      	ldr	r3, [r7, #8]
 8004074:	1ad3      	subs	r3, r2, r3
 8004076:	2b02      	cmp	r3, #2
 8004078:	d902      	bls.n	8004080 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800407a:	2303      	movs	r3, #3
 800407c:	73fb      	strb	r3, [r7, #15]
        break;
 800407e:	e005      	b.n	800408c <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004080:	4b2c      	ldr	r3, [pc, #176]	@ (8004134 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004088:	2b00      	cmp	r3, #0
 800408a:	d1ef      	bne.n	800406c <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800408c:	7bfb      	ldrb	r3, [r7, #15]
 800408e:	2b00      	cmp	r3, #0
 8004090:	d14a      	bne.n	8004128 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004092:	683b      	ldr	r3, [r7, #0]
 8004094:	2b00      	cmp	r3, #0
 8004096:	d111      	bne.n	80040bc <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004098:	4b26      	ldr	r3, [pc, #152]	@ (8004134 <RCCEx_PLLSAI2_Config+0x1b8>)
 800409a:	695b      	ldr	r3, [r3, #20]
 800409c:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80040a0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80040a4:	687a      	ldr	r2, [r7, #4]
 80040a6:	6892      	ldr	r2, [r2, #8]
 80040a8:	0211      	lsls	r1, r2, #8
 80040aa:	687a      	ldr	r2, [r7, #4]
 80040ac:	68d2      	ldr	r2, [r2, #12]
 80040ae:	0912      	lsrs	r2, r2, #4
 80040b0:	0452      	lsls	r2, r2, #17
 80040b2:	430a      	orrs	r2, r1
 80040b4:	491f      	ldr	r1, [pc, #124]	@ (8004134 <RCCEx_PLLSAI2_Config+0x1b8>)
 80040b6:	4313      	orrs	r3, r2
 80040b8:	614b      	str	r3, [r1, #20]
 80040ba:	e011      	b.n	80040e0 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80040bc:	4b1d      	ldr	r3, [pc, #116]	@ (8004134 <RCCEx_PLLSAI2_Config+0x1b8>)
 80040be:	695b      	ldr	r3, [r3, #20]
 80040c0:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80040c4:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80040c8:	687a      	ldr	r2, [r7, #4]
 80040ca:	6892      	ldr	r2, [r2, #8]
 80040cc:	0211      	lsls	r1, r2, #8
 80040ce:	687a      	ldr	r2, [r7, #4]
 80040d0:	6912      	ldr	r2, [r2, #16]
 80040d2:	0852      	lsrs	r2, r2, #1
 80040d4:	3a01      	subs	r2, #1
 80040d6:	0652      	lsls	r2, r2, #25
 80040d8:	430a      	orrs	r2, r1
 80040da:	4916      	ldr	r1, [pc, #88]	@ (8004134 <RCCEx_PLLSAI2_Config+0x1b8>)
 80040dc:	4313      	orrs	r3, r2
 80040de:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80040e0:	4b14      	ldr	r3, [pc, #80]	@ (8004134 <RCCEx_PLLSAI2_Config+0x1b8>)
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	4a13      	ldr	r2, [pc, #76]	@ (8004134 <RCCEx_PLLSAI2_Config+0x1b8>)
 80040e6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80040ea:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80040ec:	f7fc fe48 	bl	8000d80 <HAL_GetTick>
 80040f0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80040f2:	e009      	b.n	8004108 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80040f4:	f7fc fe44 	bl	8000d80 <HAL_GetTick>
 80040f8:	4602      	mov	r2, r0
 80040fa:	68bb      	ldr	r3, [r7, #8]
 80040fc:	1ad3      	subs	r3, r2, r3
 80040fe:	2b02      	cmp	r3, #2
 8004100:	d902      	bls.n	8004108 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8004102:	2303      	movs	r3, #3
 8004104:	73fb      	strb	r3, [r7, #15]
          break;
 8004106:	e005      	b.n	8004114 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004108:	4b0a      	ldr	r3, [pc, #40]	@ (8004134 <RCCEx_PLLSAI2_Config+0x1b8>)
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004110:	2b00      	cmp	r3, #0
 8004112:	d0ef      	beq.n	80040f4 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8004114:	7bfb      	ldrb	r3, [r7, #15]
 8004116:	2b00      	cmp	r3, #0
 8004118:	d106      	bne.n	8004128 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800411a:	4b06      	ldr	r3, [pc, #24]	@ (8004134 <RCCEx_PLLSAI2_Config+0x1b8>)
 800411c:	695a      	ldr	r2, [r3, #20]
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	695b      	ldr	r3, [r3, #20]
 8004122:	4904      	ldr	r1, [pc, #16]	@ (8004134 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004124:	4313      	orrs	r3, r2
 8004126:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8004128:	7bfb      	ldrb	r3, [r7, #15]
}
 800412a:	4618      	mov	r0, r3
 800412c:	3710      	adds	r7, #16
 800412e:	46bd      	mov	sp, r7
 8004130:	bd80      	pop	{r7, pc}
 8004132:	bf00      	nop
 8004134:	40021000 	.word	0x40021000

08004138 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004138:	b580      	push	{r7, lr}
 800413a:	b082      	sub	sp, #8
 800413c:	af00      	add	r7, sp, #0
 800413e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	2b00      	cmp	r3, #0
 8004144:	d101      	bne.n	800414a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004146:	2301      	movs	r3, #1
 8004148:	e040      	b.n	80041cc <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800414e:	2b00      	cmp	r3, #0
 8004150:	d106      	bne.n	8004160 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	2200      	movs	r2, #0
 8004156:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800415a:	6878      	ldr	r0, [r7, #4]
 800415c:	f7fc fc98 	bl	8000a90 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	2224      	movs	r2, #36	@ 0x24
 8004164:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	681a      	ldr	r2, [r3, #0]
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	f022 0201 	bic.w	r2, r2, #1
 8004174:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800417a:	2b00      	cmp	r3, #0
 800417c:	d002      	beq.n	8004184 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800417e:	6878      	ldr	r0, [r7, #4]
 8004180:	f000 fb6a 	bl	8004858 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004184:	6878      	ldr	r0, [r7, #4]
 8004186:	f000 f8af 	bl	80042e8 <UART_SetConfig>
 800418a:	4603      	mov	r3, r0
 800418c:	2b01      	cmp	r3, #1
 800418e:	d101      	bne.n	8004194 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8004190:	2301      	movs	r3, #1
 8004192:	e01b      	b.n	80041cc <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	685a      	ldr	r2, [r3, #4]
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80041a2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	689a      	ldr	r2, [r3, #8]
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80041b2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	681a      	ldr	r2, [r3, #0]
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	f042 0201 	orr.w	r2, r2, #1
 80041c2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80041c4:	6878      	ldr	r0, [r7, #4]
 80041c6:	f000 fbe9 	bl	800499c <UART_CheckIdleState>
 80041ca:	4603      	mov	r3, r0
}
 80041cc:	4618      	mov	r0, r3
 80041ce:	3708      	adds	r7, #8
 80041d0:	46bd      	mov	sp, r7
 80041d2:	bd80      	pop	{r7, pc}

080041d4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80041d4:	b580      	push	{r7, lr}
 80041d6:	b08a      	sub	sp, #40	@ 0x28
 80041d8:	af02      	add	r7, sp, #8
 80041da:	60f8      	str	r0, [r7, #12]
 80041dc:	60b9      	str	r1, [r7, #8]
 80041de:	603b      	str	r3, [r7, #0]
 80041e0:	4613      	mov	r3, r2
 80041e2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80041e8:	2b20      	cmp	r3, #32
 80041ea:	d177      	bne.n	80042dc <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 80041ec:	68bb      	ldr	r3, [r7, #8]
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d002      	beq.n	80041f8 <HAL_UART_Transmit+0x24>
 80041f2:	88fb      	ldrh	r3, [r7, #6]
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d101      	bne.n	80041fc <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 80041f8:	2301      	movs	r3, #1
 80041fa:	e070      	b.n	80042de <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	2200      	movs	r2, #0
 8004200:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	2221      	movs	r2, #33	@ 0x21
 8004208:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800420a:	f7fc fdb9 	bl	8000d80 <HAL_GetTick>
 800420e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	88fa      	ldrh	r2, [r7, #6]
 8004214:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	88fa      	ldrh	r2, [r7, #6]
 800421c:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	689b      	ldr	r3, [r3, #8]
 8004224:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004228:	d108      	bne.n	800423c <HAL_UART_Transmit+0x68>
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	691b      	ldr	r3, [r3, #16]
 800422e:	2b00      	cmp	r3, #0
 8004230:	d104      	bne.n	800423c <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8004232:	2300      	movs	r3, #0
 8004234:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004236:	68bb      	ldr	r3, [r7, #8]
 8004238:	61bb      	str	r3, [r7, #24]
 800423a:	e003      	b.n	8004244 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 800423c:	68bb      	ldr	r3, [r7, #8]
 800423e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004240:	2300      	movs	r3, #0
 8004242:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004244:	e02f      	b.n	80042a6 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004246:	683b      	ldr	r3, [r7, #0]
 8004248:	9300      	str	r3, [sp, #0]
 800424a:	697b      	ldr	r3, [r7, #20]
 800424c:	2200      	movs	r2, #0
 800424e:	2180      	movs	r1, #128	@ 0x80
 8004250:	68f8      	ldr	r0, [r7, #12]
 8004252:	f000 fc4b 	bl	8004aec <UART_WaitOnFlagUntilTimeout>
 8004256:	4603      	mov	r3, r0
 8004258:	2b00      	cmp	r3, #0
 800425a:	d004      	beq.n	8004266 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	2220      	movs	r2, #32
 8004260:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8004262:	2303      	movs	r3, #3
 8004264:	e03b      	b.n	80042de <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8004266:	69fb      	ldr	r3, [r7, #28]
 8004268:	2b00      	cmp	r3, #0
 800426a:	d10b      	bne.n	8004284 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800426c:	69bb      	ldr	r3, [r7, #24]
 800426e:	881a      	ldrh	r2, [r3, #0]
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004278:	b292      	uxth	r2, r2
 800427a:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800427c:	69bb      	ldr	r3, [r7, #24]
 800427e:	3302      	adds	r3, #2
 8004280:	61bb      	str	r3, [r7, #24]
 8004282:	e007      	b.n	8004294 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004284:	69fb      	ldr	r3, [r7, #28]
 8004286:	781a      	ldrb	r2, [r3, #0]
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800428e:	69fb      	ldr	r3, [r7, #28]
 8004290:	3301      	adds	r3, #1
 8004292:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800429a:	b29b      	uxth	r3, r3
 800429c:	3b01      	subs	r3, #1
 800429e:	b29a      	uxth	r2, r3
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80042ac:	b29b      	uxth	r3, r3
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d1c9      	bne.n	8004246 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80042b2:	683b      	ldr	r3, [r7, #0]
 80042b4:	9300      	str	r3, [sp, #0]
 80042b6:	697b      	ldr	r3, [r7, #20]
 80042b8:	2200      	movs	r2, #0
 80042ba:	2140      	movs	r1, #64	@ 0x40
 80042bc:	68f8      	ldr	r0, [r7, #12]
 80042be:	f000 fc15 	bl	8004aec <UART_WaitOnFlagUntilTimeout>
 80042c2:	4603      	mov	r3, r0
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d004      	beq.n	80042d2 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	2220      	movs	r2, #32
 80042cc:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 80042ce:	2303      	movs	r3, #3
 80042d0:	e005      	b.n	80042de <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	2220      	movs	r2, #32
 80042d6:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80042d8:	2300      	movs	r3, #0
 80042da:	e000      	b.n	80042de <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 80042dc:	2302      	movs	r3, #2
  }
}
 80042de:	4618      	mov	r0, r3
 80042e0:	3720      	adds	r7, #32
 80042e2:	46bd      	mov	sp, r7
 80042e4:	bd80      	pop	{r7, pc}
	...

080042e8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80042e8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80042ec:	b08a      	sub	sp, #40	@ 0x28
 80042ee:	af00      	add	r7, sp, #0
 80042f0:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80042f2:	2300      	movs	r3, #0
 80042f4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	689a      	ldr	r2, [r3, #8]
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	691b      	ldr	r3, [r3, #16]
 8004300:	431a      	orrs	r2, r3
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	695b      	ldr	r3, [r3, #20]
 8004306:	431a      	orrs	r2, r3
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	69db      	ldr	r3, [r3, #28]
 800430c:	4313      	orrs	r3, r2
 800430e:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	681a      	ldr	r2, [r3, #0]
 8004316:	4ba4      	ldr	r3, [pc, #656]	@ (80045a8 <UART_SetConfig+0x2c0>)
 8004318:	4013      	ands	r3, r2
 800431a:	68fa      	ldr	r2, [r7, #12]
 800431c:	6812      	ldr	r2, [r2, #0]
 800431e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004320:	430b      	orrs	r3, r1
 8004322:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	685b      	ldr	r3, [r3, #4]
 800432a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	68da      	ldr	r2, [r3, #12]
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	430a      	orrs	r2, r1
 8004338:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	699b      	ldr	r3, [r3, #24]
 800433e:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	4a99      	ldr	r2, [pc, #612]	@ (80045ac <UART_SetConfig+0x2c4>)
 8004346:	4293      	cmp	r3, r2
 8004348:	d004      	beq.n	8004354 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	6a1b      	ldr	r3, [r3, #32]
 800434e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004350:	4313      	orrs	r3, r2
 8004352:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	689b      	ldr	r3, [r3, #8]
 800435a:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004364:	430a      	orrs	r2, r1
 8004366:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	4a90      	ldr	r2, [pc, #576]	@ (80045b0 <UART_SetConfig+0x2c8>)
 800436e:	4293      	cmp	r3, r2
 8004370:	d126      	bne.n	80043c0 <UART_SetConfig+0xd8>
 8004372:	4b90      	ldr	r3, [pc, #576]	@ (80045b4 <UART_SetConfig+0x2cc>)
 8004374:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004378:	f003 0303 	and.w	r3, r3, #3
 800437c:	2b03      	cmp	r3, #3
 800437e:	d81b      	bhi.n	80043b8 <UART_SetConfig+0xd0>
 8004380:	a201      	add	r2, pc, #4	@ (adr r2, 8004388 <UART_SetConfig+0xa0>)
 8004382:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004386:	bf00      	nop
 8004388:	08004399 	.word	0x08004399
 800438c:	080043a9 	.word	0x080043a9
 8004390:	080043a1 	.word	0x080043a1
 8004394:	080043b1 	.word	0x080043b1
 8004398:	2301      	movs	r3, #1
 800439a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800439e:	e116      	b.n	80045ce <UART_SetConfig+0x2e6>
 80043a0:	2302      	movs	r3, #2
 80043a2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80043a6:	e112      	b.n	80045ce <UART_SetConfig+0x2e6>
 80043a8:	2304      	movs	r3, #4
 80043aa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80043ae:	e10e      	b.n	80045ce <UART_SetConfig+0x2e6>
 80043b0:	2308      	movs	r3, #8
 80043b2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80043b6:	e10a      	b.n	80045ce <UART_SetConfig+0x2e6>
 80043b8:	2310      	movs	r3, #16
 80043ba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80043be:	e106      	b.n	80045ce <UART_SetConfig+0x2e6>
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	4a7c      	ldr	r2, [pc, #496]	@ (80045b8 <UART_SetConfig+0x2d0>)
 80043c6:	4293      	cmp	r3, r2
 80043c8:	d138      	bne.n	800443c <UART_SetConfig+0x154>
 80043ca:	4b7a      	ldr	r3, [pc, #488]	@ (80045b4 <UART_SetConfig+0x2cc>)
 80043cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043d0:	f003 030c 	and.w	r3, r3, #12
 80043d4:	2b0c      	cmp	r3, #12
 80043d6:	d82d      	bhi.n	8004434 <UART_SetConfig+0x14c>
 80043d8:	a201      	add	r2, pc, #4	@ (adr r2, 80043e0 <UART_SetConfig+0xf8>)
 80043da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80043de:	bf00      	nop
 80043e0:	08004415 	.word	0x08004415
 80043e4:	08004435 	.word	0x08004435
 80043e8:	08004435 	.word	0x08004435
 80043ec:	08004435 	.word	0x08004435
 80043f0:	08004425 	.word	0x08004425
 80043f4:	08004435 	.word	0x08004435
 80043f8:	08004435 	.word	0x08004435
 80043fc:	08004435 	.word	0x08004435
 8004400:	0800441d 	.word	0x0800441d
 8004404:	08004435 	.word	0x08004435
 8004408:	08004435 	.word	0x08004435
 800440c:	08004435 	.word	0x08004435
 8004410:	0800442d 	.word	0x0800442d
 8004414:	2300      	movs	r3, #0
 8004416:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800441a:	e0d8      	b.n	80045ce <UART_SetConfig+0x2e6>
 800441c:	2302      	movs	r3, #2
 800441e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004422:	e0d4      	b.n	80045ce <UART_SetConfig+0x2e6>
 8004424:	2304      	movs	r3, #4
 8004426:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800442a:	e0d0      	b.n	80045ce <UART_SetConfig+0x2e6>
 800442c:	2308      	movs	r3, #8
 800442e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004432:	e0cc      	b.n	80045ce <UART_SetConfig+0x2e6>
 8004434:	2310      	movs	r3, #16
 8004436:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800443a:	e0c8      	b.n	80045ce <UART_SetConfig+0x2e6>
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	4a5e      	ldr	r2, [pc, #376]	@ (80045bc <UART_SetConfig+0x2d4>)
 8004442:	4293      	cmp	r3, r2
 8004444:	d125      	bne.n	8004492 <UART_SetConfig+0x1aa>
 8004446:	4b5b      	ldr	r3, [pc, #364]	@ (80045b4 <UART_SetConfig+0x2cc>)
 8004448:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800444c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004450:	2b30      	cmp	r3, #48	@ 0x30
 8004452:	d016      	beq.n	8004482 <UART_SetConfig+0x19a>
 8004454:	2b30      	cmp	r3, #48	@ 0x30
 8004456:	d818      	bhi.n	800448a <UART_SetConfig+0x1a2>
 8004458:	2b20      	cmp	r3, #32
 800445a:	d00a      	beq.n	8004472 <UART_SetConfig+0x18a>
 800445c:	2b20      	cmp	r3, #32
 800445e:	d814      	bhi.n	800448a <UART_SetConfig+0x1a2>
 8004460:	2b00      	cmp	r3, #0
 8004462:	d002      	beq.n	800446a <UART_SetConfig+0x182>
 8004464:	2b10      	cmp	r3, #16
 8004466:	d008      	beq.n	800447a <UART_SetConfig+0x192>
 8004468:	e00f      	b.n	800448a <UART_SetConfig+0x1a2>
 800446a:	2300      	movs	r3, #0
 800446c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004470:	e0ad      	b.n	80045ce <UART_SetConfig+0x2e6>
 8004472:	2302      	movs	r3, #2
 8004474:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004478:	e0a9      	b.n	80045ce <UART_SetConfig+0x2e6>
 800447a:	2304      	movs	r3, #4
 800447c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004480:	e0a5      	b.n	80045ce <UART_SetConfig+0x2e6>
 8004482:	2308      	movs	r3, #8
 8004484:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004488:	e0a1      	b.n	80045ce <UART_SetConfig+0x2e6>
 800448a:	2310      	movs	r3, #16
 800448c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004490:	e09d      	b.n	80045ce <UART_SetConfig+0x2e6>
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	4a4a      	ldr	r2, [pc, #296]	@ (80045c0 <UART_SetConfig+0x2d8>)
 8004498:	4293      	cmp	r3, r2
 800449a:	d125      	bne.n	80044e8 <UART_SetConfig+0x200>
 800449c:	4b45      	ldr	r3, [pc, #276]	@ (80045b4 <UART_SetConfig+0x2cc>)
 800449e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044a2:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80044a6:	2bc0      	cmp	r3, #192	@ 0xc0
 80044a8:	d016      	beq.n	80044d8 <UART_SetConfig+0x1f0>
 80044aa:	2bc0      	cmp	r3, #192	@ 0xc0
 80044ac:	d818      	bhi.n	80044e0 <UART_SetConfig+0x1f8>
 80044ae:	2b80      	cmp	r3, #128	@ 0x80
 80044b0:	d00a      	beq.n	80044c8 <UART_SetConfig+0x1e0>
 80044b2:	2b80      	cmp	r3, #128	@ 0x80
 80044b4:	d814      	bhi.n	80044e0 <UART_SetConfig+0x1f8>
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d002      	beq.n	80044c0 <UART_SetConfig+0x1d8>
 80044ba:	2b40      	cmp	r3, #64	@ 0x40
 80044bc:	d008      	beq.n	80044d0 <UART_SetConfig+0x1e8>
 80044be:	e00f      	b.n	80044e0 <UART_SetConfig+0x1f8>
 80044c0:	2300      	movs	r3, #0
 80044c2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80044c6:	e082      	b.n	80045ce <UART_SetConfig+0x2e6>
 80044c8:	2302      	movs	r3, #2
 80044ca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80044ce:	e07e      	b.n	80045ce <UART_SetConfig+0x2e6>
 80044d0:	2304      	movs	r3, #4
 80044d2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80044d6:	e07a      	b.n	80045ce <UART_SetConfig+0x2e6>
 80044d8:	2308      	movs	r3, #8
 80044da:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80044de:	e076      	b.n	80045ce <UART_SetConfig+0x2e6>
 80044e0:	2310      	movs	r3, #16
 80044e2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80044e6:	e072      	b.n	80045ce <UART_SetConfig+0x2e6>
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	4a35      	ldr	r2, [pc, #212]	@ (80045c4 <UART_SetConfig+0x2dc>)
 80044ee:	4293      	cmp	r3, r2
 80044f0:	d12a      	bne.n	8004548 <UART_SetConfig+0x260>
 80044f2:	4b30      	ldr	r3, [pc, #192]	@ (80045b4 <UART_SetConfig+0x2cc>)
 80044f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044f8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80044fc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004500:	d01a      	beq.n	8004538 <UART_SetConfig+0x250>
 8004502:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004506:	d81b      	bhi.n	8004540 <UART_SetConfig+0x258>
 8004508:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800450c:	d00c      	beq.n	8004528 <UART_SetConfig+0x240>
 800450e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004512:	d815      	bhi.n	8004540 <UART_SetConfig+0x258>
 8004514:	2b00      	cmp	r3, #0
 8004516:	d003      	beq.n	8004520 <UART_SetConfig+0x238>
 8004518:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800451c:	d008      	beq.n	8004530 <UART_SetConfig+0x248>
 800451e:	e00f      	b.n	8004540 <UART_SetConfig+0x258>
 8004520:	2300      	movs	r3, #0
 8004522:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004526:	e052      	b.n	80045ce <UART_SetConfig+0x2e6>
 8004528:	2302      	movs	r3, #2
 800452a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800452e:	e04e      	b.n	80045ce <UART_SetConfig+0x2e6>
 8004530:	2304      	movs	r3, #4
 8004532:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004536:	e04a      	b.n	80045ce <UART_SetConfig+0x2e6>
 8004538:	2308      	movs	r3, #8
 800453a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800453e:	e046      	b.n	80045ce <UART_SetConfig+0x2e6>
 8004540:	2310      	movs	r3, #16
 8004542:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004546:	e042      	b.n	80045ce <UART_SetConfig+0x2e6>
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	4a17      	ldr	r2, [pc, #92]	@ (80045ac <UART_SetConfig+0x2c4>)
 800454e:	4293      	cmp	r3, r2
 8004550:	d13a      	bne.n	80045c8 <UART_SetConfig+0x2e0>
 8004552:	4b18      	ldr	r3, [pc, #96]	@ (80045b4 <UART_SetConfig+0x2cc>)
 8004554:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004558:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800455c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004560:	d01a      	beq.n	8004598 <UART_SetConfig+0x2b0>
 8004562:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004566:	d81b      	bhi.n	80045a0 <UART_SetConfig+0x2b8>
 8004568:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800456c:	d00c      	beq.n	8004588 <UART_SetConfig+0x2a0>
 800456e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004572:	d815      	bhi.n	80045a0 <UART_SetConfig+0x2b8>
 8004574:	2b00      	cmp	r3, #0
 8004576:	d003      	beq.n	8004580 <UART_SetConfig+0x298>
 8004578:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800457c:	d008      	beq.n	8004590 <UART_SetConfig+0x2a8>
 800457e:	e00f      	b.n	80045a0 <UART_SetConfig+0x2b8>
 8004580:	2300      	movs	r3, #0
 8004582:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004586:	e022      	b.n	80045ce <UART_SetConfig+0x2e6>
 8004588:	2302      	movs	r3, #2
 800458a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800458e:	e01e      	b.n	80045ce <UART_SetConfig+0x2e6>
 8004590:	2304      	movs	r3, #4
 8004592:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004596:	e01a      	b.n	80045ce <UART_SetConfig+0x2e6>
 8004598:	2308      	movs	r3, #8
 800459a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800459e:	e016      	b.n	80045ce <UART_SetConfig+0x2e6>
 80045a0:	2310      	movs	r3, #16
 80045a2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80045a6:	e012      	b.n	80045ce <UART_SetConfig+0x2e6>
 80045a8:	efff69f3 	.word	0xefff69f3
 80045ac:	40008000 	.word	0x40008000
 80045b0:	40013800 	.word	0x40013800
 80045b4:	40021000 	.word	0x40021000
 80045b8:	40004400 	.word	0x40004400
 80045bc:	40004800 	.word	0x40004800
 80045c0:	40004c00 	.word	0x40004c00
 80045c4:	40005000 	.word	0x40005000
 80045c8:	2310      	movs	r3, #16
 80045ca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	4a9f      	ldr	r2, [pc, #636]	@ (8004850 <UART_SetConfig+0x568>)
 80045d4:	4293      	cmp	r3, r2
 80045d6:	d17a      	bne.n	80046ce <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80045d8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80045dc:	2b08      	cmp	r3, #8
 80045de:	d824      	bhi.n	800462a <UART_SetConfig+0x342>
 80045e0:	a201      	add	r2, pc, #4	@ (adr r2, 80045e8 <UART_SetConfig+0x300>)
 80045e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045e6:	bf00      	nop
 80045e8:	0800460d 	.word	0x0800460d
 80045ec:	0800462b 	.word	0x0800462b
 80045f0:	08004615 	.word	0x08004615
 80045f4:	0800462b 	.word	0x0800462b
 80045f8:	0800461b 	.word	0x0800461b
 80045fc:	0800462b 	.word	0x0800462b
 8004600:	0800462b 	.word	0x0800462b
 8004604:	0800462b 	.word	0x0800462b
 8004608:	08004623 	.word	0x08004623
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800460c:	f7ff f84c 	bl	80036a8 <HAL_RCC_GetPCLK1Freq>
 8004610:	61f8      	str	r0, [r7, #28]
        break;
 8004612:	e010      	b.n	8004636 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004614:	4b8f      	ldr	r3, [pc, #572]	@ (8004854 <UART_SetConfig+0x56c>)
 8004616:	61fb      	str	r3, [r7, #28]
        break;
 8004618:	e00d      	b.n	8004636 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800461a:	f7fe ffad 	bl	8003578 <HAL_RCC_GetSysClockFreq>
 800461e:	61f8      	str	r0, [r7, #28]
        break;
 8004620:	e009      	b.n	8004636 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004622:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004626:	61fb      	str	r3, [r7, #28]
        break;
 8004628:	e005      	b.n	8004636 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 800462a:	2300      	movs	r3, #0
 800462c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800462e:	2301      	movs	r3, #1
 8004630:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004634:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004636:	69fb      	ldr	r3, [r7, #28]
 8004638:	2b00      	cmp	r3, #0
 800463a:	f000 80fb 	beq.w	8004834 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	685a      	ldr	r2, [r3, #4]
 8004642:	4613      	mov	r3, r2
 8004644:	005b      	lsls	r3, r3, #1
 8004646:	4413      	add	r3, r2
 8004648:	69fa      	ldr	r2, [r7, #28]
 800464a:	429a      	cmp	r2, r3
 800464c:	d305      	bcc.n	800465a <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	685b      	ldr	r3, [r3, #4]
 8004652:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004654:	69fa      	ldr	r2, [r7, #28]
 8004656:	429a      	cmp	r2, r3
 8004658:	d903      	bls.n	8004662 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 800465a:	2301      	movs	r3, #1
 800465c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004660:	e0e8      	b.n	8004834 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8004662:	69fb      	ldr	r3, [r7, #28]
 8004664:	2200      	movs	r2, #0
 8004666:	461c      	mov	r4, r3
 8004668:	4615      	mov	r5, r2
 800466a:	f04f 0200 	mov.w	r2, #0
 800466e:	f04f 0300 	mov.w	r3, #0
 8004672:	022b      	lsls	r3, r5, #8
 8004674:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8004678:	0222      	lsls	r2, r4, #8
 800467a:	68f9      	ldr	r1, [r7, #12]
 800467c:	6849      	ldr	r1, [r1, #4]
 800467e:	0849      	lsrs	r1, r1, #1
 8004680:	2000      	movs	r0, #0
 8004682:	4688      	mov	r8, r1
 8004684:	4681      	mov	r9, r0
 8004686:	eb12 0a08 	adds.w	sl, r2, r8
 800468a:	eb43 0b09 	adc.w	fp, r3, r9
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	685b      	ldr	r3, [r3, #4]
 8004692:	2200      	movs	r2, #0
 8004694:	603b      	str	r3, [r7, #0]
 8004696:	607a      	str	r2, [r7, #4]
 8004698:	e9d7 2300 	ldrd	r2, r3, [r7]
 800469c:	4650      	mov	r0, sl
 800469e:	4659      	mov	r1, fp
 80046a0:	f7fb fdee 	bl	8000280 <__aeabi_uldivmod>
 80046a4:	4602      	mov	r2, r0
 80046a6:	460b      	mov	r3, r1
 80046a8:	4613      	mov	r3, r2
 80046aa:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80046ac:	69bb      	ldr	r3, [r7, #24]
 80046ae:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80046b2:	d308      	bcc.n	80046c6 <UART_SetConfig+0x3de>
 80046b4:	69bb      	ldr	r3, [r7, #24]
 80046b6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80046ba:	d204      	bcs.n	80046c6 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	69ba      	ldr	r2, [r7, #24]
 80046c2:	60da      	str	r2, [r3, #12]
 80046c4:	e0b6      	b.n	8004834 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 80046c6:	2301      	movs	r3, #1
 80046c8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80046cc:	e0b2      	b.n	8004834 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	69db      	ldr	r3, [r3, #28]
 80046d2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80046d6:	d15e      	bne.n	8004796 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 80046d8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80046dc:	2b08      	cmp	r3, #8
 80046de:	d828      	bhi.n	8004732 <UART_SetConfig+0x44a>
 80046e0:	a201      	add	r2, pc, #4	@ (adr r2, 80046e8 <UART_SetConfig+0x400>)
 80046e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046e6:	bf00      	nop
 80046e8:	0800470d 	.word	0x0800470d
 80046ec:	08004715 	.word	0x08004715
 80046f0:	0800471d 	.word	0x0800471d
 80046f4:	08004733 	.word	0x08004733
 80046f8:	08004723 	.word	0x08004723
 80046fc:	08004733 	.word	0x08004733
 8004700:	08004733 	.word	0x08004733
 8004704:	08004733 	.word	0x08004733
 8004708:	0800472b 	.word	0x0800472b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800470c:	f7fe ffcc 	bl	80036a8 <HAL_RCC_GetPCLK1Freq>
 8004710:	61f8      	str	r0, [r7, #28]
        break;
 8004712:	e014      	b.n	800473e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004714:	f7fe ffde 	bl	80036d4 <HAL_RCC_GetPCLK2Freq>
 8004718:	61f8      	str	r0, [r7, #28]
        break;
 800471a:	e010      	b.n	800473e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800471c:	4b4d      	ldr	r3, [pc, #308]	@ (8004854 <UART_SetConfig+0x56c>)
 800471e:	61fb      	str	r3, [r7, #28]
        break;
 8004720:	e00d      	b.n	800473e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004722:	f7fe ff29 	bl	8003578 <HAL_RCC_GetSysClockFreq>
 8004726:	61f8      	str	r0, [r7, #28]
        break;
 8004728:	e009      	b.n	800473e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800472a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800472e:	61fb      	str	r3, [r7, #28]
        break;
 8004730:	e005      	b.n	800473e <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8004732:	2300      	movs	r3, #0
 8004734:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004736:	2301      	movs	r3, #1
 8004738:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800473c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800473e:	69fb      	ldr	r3, [r7, #28]
 8004740:	2b00      	cmp	r3, #0
 8004742:	d077      	beq.n	8004834 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004744:	69fb      	ldr	r3, [r7, #28]
 8004746:	005a      	lsls	r2, r3, #1
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	685b      	ldr	r3, [r3, #4]
 800474c:	085b      	lsrs	r3, r3, #1
 800474e:	441a      	add	r2, r3
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	685b      	ldr	r3, [r3, #4]
 8004754:	fbb2 f3f3 	udiv	r3, r2, r3
 8004758:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800475a:	69bb      	ldr	r3, [r7, #24]
 800475c:	2b0f      	cmp	r3, #15
 800475e:	d916      	bls.n	800478e <UART_SetConfig+0x4a6>
 8004760:	69bb      	ldr	r3, [r7, #24]
 8004762:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004766:	d212      	bcs.n	800478e <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004768:	69bb      	ldr	r3, [r7, #24]
 800476a:	b29b      	uxth	r3, r3
 800476c:	f023 030f 	bic.w	r3, r3, #15
 8004770:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004772:	69bb      	ldr	r3, [r7, #24]
 8004774:	085b      	lsrs	r3, r3, #1
 8004776:	b29b      	uxth	r3, r3
 8004778:	f003 0307 	and.w	r3, r3, #7
 800477c:	b29a      	uxth	r2, r3
 800477e:	8afb      	ldrh	r3, [r7, #22]
 8004780:	4313      	orrs	r3, r2
 8004782:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	8afa      	ldrh	r2, [r7, #22]
 800478a:	60da      	str	r2, [r3, #12]
 800478c:	e052      	b.n	8004834 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800478e:	2301      	movs	r3, #1
 8004790:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004794:	e04e      	b.n	8004834 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004796:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800479a:	2b08      	cmp	r3, #8
 800479c:	d827      	bhi.n	80047ee <UART_SetConfig+0x506>
 800479e:	a201      	add	r2, pc, #4	@ (adr r2, 80047a4 <UART_SetConfig+0x4bc>)
 80047a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047a4:	080047c9 	.word	0x080047c9
 80047a8:	080047d1 	.word	0x080047d1
 80047ac:	080047d9 	.word	0x080047d9
 80047b0:	080047ef 	.word	0x080047ef
 80047b4:	080047df 	.word	0x080047df
 80047b8:	080047ef 	.word	0x080047ef
 80047bc:	080047ef 	.word	0x080047ef
 80047c0:	080047ef 	.word	0x080047ef
 80047c4:	080047e7 	.word	0x080047e7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80047c8:	f7fe ff6e 	bl	80036a8 <HAL_RCC_GetPCLK1Freq>
 80047cc:	61f8      	str	r0, [r7, #28]
        break;
 80047ce:	e014      	b.n	80047fa <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80047d0:	f7fe ff80 	bl	80036d4 <HAL_RCC_GetPCLK2Freq>
 80047d4:	61f8      	str	r0, [r7, #28]
        break;
 80047d6:	e010      	b.n	80047fa <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80047d8:	4b1e      	ldr	r3, [pc, #120]	@ (8004854 <UART_SetConfig+0x56c>)
 80047da:	61fb      	str	r3, [r7, #28]
        break;
 80047dc:	e00d      	b.n	80047fa <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80047de:	f7fe fecb 	bl	8003578 <HAL_RCC_GetSysClockFreq>
 80047e2:	61f8      	str	r0, [r7, #28]
        break;
 80047e4:	e009      	b.n	80047fa <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80047e6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80047ea:	61fb      	str	r3, [r7, #28]
        break;
 80047ec:	e005      	b.n	80047fa <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 80047ee:	2300      	movs	r3, #0
 80047f0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80047f2:	2301      	movs	r3, #1
 80047f4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80047f8:	bf00      	nop
    }

    if (pclk != 0U)
 80047fa:	69fb      	ldr	r3, [r7, #28]
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d019      	beq.n	8004834 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	685b      	ldr	r3, [r3, #4]
 8004804:	085a      	lsrs	r2, r3, #1
 8004806:	69fb      	ldr	r3, [r7, #28]
 8004808:	441a      	add	r2, r3
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	685b      	ldr	r3, [r3, #4]
 800480e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004812:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004814:	69bb      	ldr	r3, [r7, #24]
 8004816:	2b0f      	cmp	r3, #15
 8004818:	d909      	bls.n	800482e <UART_SetConfig+0x546>
 800481a:	69bb      	ldr	r3, [r7, #24]
 800481c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004820:	d205      	bcs.n	800482e <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004822:	69bb      	ldr	r3, [r7, #24]
 8004824:	b29a      	uxth	r2, r3
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	60da      	str	r2, [r3, #12]
 800482c:	e002      	b.n	8004834 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800482e:	2301      	movs	r3, #1
 8004830:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	2200      	movs	r2, #0
 8004838:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	2200      	movs	r2, #0
 800483e:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8004840:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8004844:	4618      	mov	r0, r3
 8004846:	3728      	adds	r7, #40	@ 0x28
 8004848:	46bd      	mov	sp, r7
 800484a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800484e:	bf00      	nop
 8004850:	40008000 	.word	0x40008000
 8004854:	00f42400 	.word	0x00f42400

08004858 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004858:	b480      	push	{r7}
 800485a:	b083      	sub	sp, #12
 800485c:	af00      	add	r7, sp, #0
 800485e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004864:	f003 0308 	and.w	r3, r3, #8
 8004868:	2b00      	cmp	r3, #0
 800486a:	d00a      	beq.n	8004882 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	685b      	ldr	r3, [r3, #4]
 8004872:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	430a      	orrs	r2, r1
 8004880:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004886:	f003 0301 	and.w	r3, r3, #1
 800488a:	2b00      	cmp	r3, #0
 800488c:	d00a      	beq.n	80048a4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	685b      	ldr	r3, [r3, #4]
 8004894:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	430a      	orrs	r2, r1
 80048a2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048a8:	f003 0302 	and.w	r3, r3, #2
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d00a      	beq.n	80048c6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	685b      	ldr	r3, [r3, #4]
 80048b6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	430a      	orrs	r2, r1
 80048c4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048ca:	f003 0304 	and.w	r3, r3, #4
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d00a      	beq.n	80048e8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	685b      	ldr	r3, [r3, #4]
 80048d8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	430a      	orrs	r2, r1
 80048e6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048ec:	f003 0310 	and.w	r3, r3, #16
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d00a      	beq.n	800490a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	689b      	ldr	r3, [r3, #8]
 80048fa:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	430a      	orrs	r2, r1
 8004908:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800490e:	f003 0320 	and.w	r3, r3, #32
 8004912:	2b00      	cmp	r3, #0
 8004914:	d00a      	beq.n	800492c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	689b      	ldr	r3, [r3, #8]
 800491c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	430a      	orrs	r2, r1
 800492a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004930:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004934:	2b00      	cmp	r3, #0
 8004936:	d01a      	beq.n	800496e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	685b      	ldr	r3, [r3, #4]
 800493e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	430a      	orrs	r2, r1
 800494c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004952:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004956:	d10a      	bne.n	800496e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	685b      	ldr	r3, [r3, #4]
 800495e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	430a      	orrs	r2, r1
 800496c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004972:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004976:	2b00      	cmp	r3, #0
 8004978:	d00a      	beq.n	8004990 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	685b      	ldr	r3, [r3, #4]
 8004980:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	430a      	orrs	r2, r1
 800498e:	605a      	str	r2, [r3, #4]
  }
}
 8004990:	bf00      	nop
 8004992:	370c      	adds	r7, #12
 8004994:	46bd      	mov	sp, r7
 8004996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800499a:	4770      	bx	lr

0800499c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800499c:	b580      	push	{r7, lr}
 800499e:	b098      	sub	sp, #96	@ 0x60
 80049a0:	af02      	add	r7, sp, #8
 80049a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	2200      	movs	r2, #0
 80049a8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80049ac:	f7fc f9e8 	bl	8000d80 <HAL_GetTick>
 80049b0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	f003 0308 	and.w	r3, r3, #8
 80049bc:	2b08      	cmp	r3, #8
 80049be:	d12e      	bne.n	8004a1e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80049c0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80049c4:	9300      	str	r3, [sp, #0]
 80049c6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80049c8:	2200      	movs	r2, #0
 80049ca:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80049ce:	6878      	ldr	r0, [r7, #4]
 80049d0:	f000 f88c 	bl	8004aec <UART_WaitOnFlagUntilTimeout>
 80049d4:	4603      	mov	r3, r0
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d021      	beq.n	8004a1e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80049e2:	e853 3f00 	ldrex	r3, [r3]
 80049e6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80049e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80049ea:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80049ee:	653b      	str	r3, [r7, #80]	@ 0x50
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	461a      	mov	r2, r3
 80049f6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80049f8:	647b      	str	r3, [r7, #68]	@ 0x44
 80049fa:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049fc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80049fe:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004a00:	e841 2300 	strex	r3, r2, [r1]
 8004a04:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004a06:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d1e6      	bne.n	80049da <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	2220      	movs	r2, #32
 8004a10:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	2200      	movs	r2, #0
 8004a16:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004a1a:	2303      	movs	r3, #3
 8004a1c:	e062      	b.n	8004ae4 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	f003 0304 	and.w	r3, r3, #4
 8004a28:	2b04      	cmp	r3, #4
 8004a2a:	d149      	bne.n	8004ac0 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004a2c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004a30:	9300      	str	r3, [sp, #0]
 8004a32:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004a34:	2200      	movs	r2, #0
 8004a36:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8004a3a:	6878      	ldr	r0, [r7, #4]
 8004a3c:	f000 f856 	bl	8004aec <UART_WaitOnFlagUntilTimeout>
 8004a40:	4603      	mov	r3, r0
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d03c      	beq.n	8004ac0 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a4e:	e853 3f00 	ldrex	r3, [r3]
 8004a52:	623b      	str	r3, [r7, #32]
   return(result);
 8004a54:	6a3b      	ldr	r3, [r7, #32]
 8004a56:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004a5a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	461a      	mov	r2, r3
 8004a62:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004a64:	633b      	str	r3, [r7, #48]	@ 0x30
 8004a66:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a68:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004a6a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004a6c:	e841 2300 	strex	r3, r2, [r1]
 8004a70:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004a72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d1e6      	bne.n	8004a46 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	3308      	adds	r3, #8
 8004a7e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a80:	693b      	ldr	r3, [r7, #16]
 8004a82:	e853 3f00 	ldrex	r3, [r3]
 8004a86:	60fb      	str	r3, [r7, #12]
   return(result);
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	f023 0301 	bic.w	r3, r3, #1
 8004a8e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	3308      	adds	r3, #8
 8004a96:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004a98:	61fa      	str	r2, [r7, #28]
 8004a9a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a9c:	69b9      	ldr	r1, [r7, #24]
 8004a9e:	69fa      	ldr	r2, [r7, #28]
 8004aa0:	e841 2300 	strex	r3, r2, [r1]
 8004aa4:	617b      	str	r3, [r7, #20]
   return(result);
 8004aa6:	697b      	ldr	r3, [r7, #20]
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d1e5      	bne.n	8004a78 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	2220      	movs	r2, #32
 8004ab0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	2200      	movs	r2, #0
 8004ab8:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004abc:	2303      	movs	r3, #3
 8004abe:	e011      	b.n	8004ae4 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	2220      	movs	r2, #32
 8004ac4:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	2220      	movs	r2, #32
 8004aca:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	2200      	movs	r2, #0
 8004ad2:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	2200      	movs	r2, #0
 8004ad8:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	2200      	movs	r2, #0
 8004ade:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8004ae2:	2300      	movs	r3, #0
}
 8004ae4:	4618      	mov	r0, r3
 8004ae6:	3758      	adds	r7, #88	@ 0x58
 8004ae8:	46bd      	mov	sp, r7
 8004aea:	bd80      	pop	{r7, pc}

08004aec <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004aec:	b580      	push	{r7, lr}
 8004aee:	b084      	sub	sp, #16
 8004af0:	af00      	add	r7, sp, #0
 8004af2:	60f8      	str	r0, [r7, #12]
 8004af4:	60b9      	str	r1, [r7, #8]
 8004af6:	603b      	str	r3, [r7, #0]
 8004af8:	4613      	mov	r3, r2
 8004afa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004afc:	e04f      	b.n	8004b9e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004afe:	69bb      	ldr	r3, [r7, #24]
 8004b00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b04:	d04b      	beq.n	8004b9e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004b06:	f7fc f93b 	bl	8000d80 <HAL_GetTick>
 8004b0a:	4602      	mov	r2, r0
 8004b0c:	683b      	ldr	r3, [r7, #0]
 8004b0e:	1ad3      	subs	r3, r2, r3
 8004b10:	69ba      	ldr	r2, [r7, #24]
 8004b12:	429a      	cmp	r2, r3
 8004b14:	d302      	bcc.n	8004b1c <UART_WaitOnFlagUntilTimeout+0x30>
 8004b16:	69bb      	ldr	r3, [r7, #24]
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d101      	bne.n	8004b20 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004b1c:	2303      	movs	r3, #3
 8004b1e:	e04e      	b.n	8004bbe <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	f003 0304 	and.w	r3, r3, #4
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d037      	beq.n	8004b9e <UART_WaitOnFlagUntilTimeout+0xb2>
 8004b2e:	68bb      	ldr	r3, [r7, #8]
 8004b30:	2b80      	cmp	r3, #128	@ 0x80
 8004b32:	d034      	beq.n	8004b9e <UART_WaitOnFlagUntilTimeout+0xb2>
 8004b34:	68bb      	ldr	r3, [r7, #8]
 8004b36:	2b40      	cmp	r3, #64	@ 0x40
 8004b38:	d031      	beq.n	8004b9e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	69db      	ldr	r3, [r3, #28]
 8004b40:	f003 0308 	and.w	r3, r3, #8
 8004b44:	2b08      	cmp	r3, #8
 8004b46:	d110      	bne.n	8004b6a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	2208      	movs	r2, #8
 8004b4e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004b50:	68f8      	ldr	r0, [r7, #12]
 8004b52:	f000 f838 	bl	8004bc6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	2208      	movs	r2, #8
 8004b5a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	2200      	movs	r2, #0
 8004b62:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8004b66:	2301      	movs	r3, #1
 8004b68:	e029      	b.n	8004bbe <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	69db      	ldr	r3, [r3, #28]
 8004b70:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004b74:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004b78:	d111      	bne.n	8004b9e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004b82:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004b84:	68f8      	ldr	r0, [r7, #12]
 8004b86:	f000 f81e 	bl	8004bc6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	2220      	movs	r2, #32
 8004b8e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	2200      	movs	r2, #0
 8004b96:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8004b9a:	2303      	movs	r3, #3
 8004b9c:	e00f      	b.n	8004bbe <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	69da      	ldr	r2, [r3, #28]
 8004ba4:	68bb      	ldr	r3, [r7, #8]
 8004ba6:	4013      	ands	r3, r2
 8004ba8:	68ba      	ldr	r2, [r7, #8]
 8004baa:	429a      	cmp	r2, r3
 8004bac:	bf0c      	ite	eq
 8004bae:	2301      	moveq	r3, #1
 8004bb0:	2300      	movne	r3, #0
 8004bb2:	b2db      	uxtb	r3, r3
 8004bb4:	461a      	mov	r2, r3
 8004bb6:	79fb      	ldrb	r3, [r7, #7]
 8004bb8:	429a      	cmp	r2, r3
 8004bba:	d0a0      	beq.n	8004afe <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004bbc:	2300      	movs	r3, #0
}
 8004bbe:	4618      	mov	r0, r3
 8004bc0:	3710      	adds	r7, #16
 8004bc2:	46bd      	mov	sp, r7
 8004bc4:	bd80      	pop	{r7, pc}

08004bc6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004bc6:	b480      	push	{r7}
 8004bc8:	b095      	sub	sp, #84	@ 0x54
 8004bca:	af00      	add	r7, sp, #0
 8004bcc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bd4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004bd6:	e853 3f00 	ldrex	r3, [r3]
 8004bda:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004bdc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004bde:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004be2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	461a      	mov	r2, r3
 8004bea:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004bec:	643b      	str	r3, [r7, #64]	@ 0x40
 8004bee:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bf0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004bf2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004bf4:	e841 2300 	strex	r3, r2, [r1]
 8004bf8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004bfa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d1e6      	bne.n	8004bce <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	3308      	adds	r3, #8
 8004c06:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c08:	6a3b      	ldr	r3, [r7, #32]
 8004c0a:	e853 3f00 	ldrex	r3, [r3]
 8004c0e:	61fb      	str	r3, [r7, #28]
   return(result);
 8004c10:	69fb      	ldr	r3, [r7, #28]
 8004c12:	f023 0301 	bic.w	r3, r3, #1
 8004c16:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	3308      	adds	r3, #8
 8004c1e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004c20:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004c22:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c24:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004c26:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004c28:	e841 2300 	strex	r3, r2, [r1]
 8004c2c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004c2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d1e5      	bne.n	8004c00 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004c38:	2b01      	cmp	r3, #1
 8004c3a:	d118      	bne.n	8004c6e <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	e853 3f00 	ldrex	r3, [r3]
 8004c48:	60bb      	str	r3, [r7, #8]
   return(result);
 8004c4a:	68bb      	ldr	r3, [r7, #8]
 8004c4c:	f023 0310 	bic.w	r3, r3, #16
 8004c50:	647b      	str	r3, [r7, #68]	@ 0x44
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	461a      	mov	r2, r3
 8004c58:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004c5a:	61bb      	str	r3, [r7, #24]
 8004c5c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c5e:	6979      	ldr	r1, [r7, #20]
 8004c60:	69ba      	ldr	r2, [r7, #24]
 8004c62:	e841 2300 	strex	r3, r2, [r1]
 8004c66:	613b      	str	r3, [r7, #16]
   return(result);
 8004c68:	693b      	ldr	r3, [r7, #16]
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d1e6      	bne.n	8004c3c <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	2220      	movs	r2, #32
 8004c72:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	2200      	movs	r2, #0
 8004c7a:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	2200      	movs	r2, #0
 8004c80:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8004c82:	bf00      	nop
 8004c84:	3754      	adds	r7, #84	@ 0x54
 8004c86:	46bd      	mov	sp, r7
 8004c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c8c:	4770      	bx	lr
	...

08004c90 <sniprintf>:
 8004c90:	b40c      	push	{r2, r3}
 8004c92:	b530      	push	{r4, r5, lr}
 8004c94:	4b18      	ldr	r3, [pc, #96]	@ (8004cf8 <sniprintf+0x68>)
 8004c96:	1e0c      	subs	r4, r1, #0
 8004c98:	681d      	ldr	r5, [r3, #0]
 8004c9a:	b09d      	sub	sp, #116	@ 0x74
 8004c9c:	da08      	bge.n	8004cb0 <sniprintf+0x20>
 8004c9e:	238b      	movs	r3, #139	@ 0x8b
 8004ca0:	602b      	str	r3, [r5, #0]
 8004ca2:	f04f 30ff 	mov.w	r0, #4294967295
 8004ca6:	b01d      	add	sp, #116	@ 0x74
 8004ca8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004cac:	b002      	add	sp, #8
 8004cae:	4770      	bx	lr
 8004cb0:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8004cb4:	f8ad 3014 	strh.w	r3, [sp, #20]
 8004cb8:	f04f 0300 	mov.w	r3, #0
 8004cbc:	931b      	str	r3, [sp, #108]	@ 0x6c
 8004cbe:	bf14      	ite	ne
 8004cc0:	f104 33ff 	addne.w	r3, r4, #4294967295
 8004cc4:	4623      	moveq	r3, r4
 8004cc6:	9304      	str	r3, [sp, #16]
 8004cc8:	9307      	str	r3, [sp, #28]
 8004cca:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8004cce:	9002      	str	r0, [sp, #8]
 8004cd0:	9006      	str	r0, [sp, #24]
 8004cd2:	f8ad 3016 	strh.w	r3, [sp, #22]
 8004cd6:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8004cd8:	ab21      	add	r3, sp, #132	@ 0x84
 8004cda:	a902      	add	r1, sp, #8
 8004cdc:	4628      	mov	r0, r5
 8004cde:	9301      	str	r3, [sp, #4]
 8004ce0:	f000 f994 	bl	800500c <_svfiprintf_r>
 8004ce4:	1c43      	adds	r3, r0, #1
 8004ce6:	bfbc      	itt	lt
 8004ce8:	238b      	movlt	r3, #139	@ 0x8b
 8004cea:	602b      	strlt	r3, [r5, #0]
 8004cec:	2c00      	cmp	r4, #0
 8004cee:	d0da      	beq.n	8004ca6 <sniprintf+0x16>
 8004cf0:	9b02      	ldr	r3, [sp, #8]
 8004cf2:	2200      	movs	r2, #0
 8004cf4:	701a      	strb	r2, [r3, #0]
 8004cf6:	e7d6      	b.n	8004ca6 <sniprintf+0x16>
 8004cf8:	2000000c 	.word	0x2000000c

08004cfc <memset>:
 8004cfc:	4402      	add	r2, r0
 8004cfe:	4603      	mov	r3, r0
 8004d00:	4293      	cmp	r3, r2
 8004d02:	d100      	bne.n	8004d06 <memset+0xa>
 8004d04:	4770      	bx	lr
 8004d06:	f803 1b01 	strb.w	r1, [r3], #1
 8004d0a:	e7f9      	b.n	8004d00 <memset+0x4>

08004d0c <__errno>:
 8004d0c:	4b01      	ldr	r3, [pc, #4]	@ (8004d14 <__errno+0x8>)
 8004d0e:	6818      	ldr	r0, [r3, #0]
 8004d10:	4770      	bx	lr
 8004d12:	bf00      	nop
 8004d14:	2000000c 	.word	0x2000000c

08004d18 <__libc_init_array>:
 8004d18:	b570      	push	{r4, r5, r6, lr}
 8004d1a:	4d0d      	ldr	r5, [pc, #52]	@ (8004d50 <__libc_init_array+0x38>)
 8004d1c:	4c0d      	ldr	r4, [pc, #52]	@ (8004d54 <__libc_init_array+0x3c>)
 8004d1e:	1b64      	subs	r4, r4, r5
 8004d20:	10a4      	asrs	r4, r4, #2
 8004d22:	2600      	movs	r6, #0
 8004d24:	42a6      	cmp	r6, r4
 8004d26:	d109      	bne.n	8004d3c <__libc_init_array+0x24>
 8004d28:	4d0b      	ldr	r5, [pc, #44]	@ (8004d58 <__libc_init_array+0x40>)
 8004d2a:	4c0c      	ldr	r4, [pc, #48]	@ (8004d5c <__libc_init_array+0x44>)
 8004d2c:	f000 fc64 	bl	80055f8 <_init>
 8004d30:	1b64      	subs	r4, r4, r5
 8004d32:	10a4      	asrs	r4, r4, #2
 8004d34:	2600      	movs	r6, #0
 8004d36:	42a6      	cmp	r6, r4
 8004d38:	d105      	bne.n	8004d46 <__libc_init_array+0x2e>
 8004d3a:	bd70      	pop	{r4, r5, r6, pc}
 8004d3c:	f855 3b04 	ldr.w	r3, [r5], #4
 8004d40:	4798      	blx	r3
 8004d42:	3601      	adds	r6, #1
 8004d44:	e7ee      	b.n	8004d24 <__libc_init_array+0xc>
 8004d46:	f855 3b04 	ldr.w	r3, [r5], #4
 8004d4a:	4798      	blx	r3
 8004d4c:	3601      	adds	r6, #1
 8004d4e:	e7f2      	b.n	8004d36 <__libc_init_array+0x1e>
 8004d50:	080056b8 	.word	0x080056b8
 8004d54:	080056b8 	.word	0x080056b8
 8004d58:	080056b8 	.word	0x080056b8
 8004d5c:	080056bc 	.word	0x080056bc

08004d60 <__retarget_lock_acquire_recursive>:
 8004d60:	4770      	bx	lr

08004d62 <__retarget_lock_release_recursive>:
 8004d62:	4770      	bx	lr

08004d64 <_free_r>:
 8004d64:	b538      	push	{r3, r4, r5, lr}
 8004d66:	4605      	mov	r5, r0
 8004d68:	2900      	cmp	r1, #0
 8004d6a:	d041      	beq.n	8004df0 <_free_r+0x8c>
 8004d6c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004d70:	1f0c      	subs	r4, r1, #4
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	bfb8      	it	lt
 8004d76:	18e4      	addlt	r4, r4, r3
 8004d78:	f000 f8e0 	bl	8004f3c <__malloc_lock>
 8004d7c:	4a1d      	ldr	r2, [pc, #116]	@ (8004df4 <_free_r+0x90>)
 8004d7e:	6813      	ldr	r3, [r2, #0]
 8004d80:	b933      	cbnz	r3, 8004d90 <_free_r+0x2c>
 8004d82:	6063      	str	r3, [r4, #4]
 8004d84:	6014      	str	r4, [r2, #0]
 8004d86:	4628      	mov	r0, r5
 8004d88:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004d8c:	f000 b8dc 	b.w	8004f48 <__malloc_unlock>
 8004d90:	42a3      	cmp	r3, r4
 8004d92:	d908      	bls.n	8004da6 <_free_r+0x42>
 8004d94:	6820      	ldr	r0, [r4, #0]
 8004d96:	1821      	adds	r1, r4, r0
 8004d98:	428b      	cmp	r3, r1
 8004d9a:	bf01      	itttt	eq
 8004d9c:	6819      	ldreq	r1, [r3, #0]
 8004d9e:	685b      	ldreq	r3, [r3, #4]
 8004da0:	1809      	addeq	r1, r1, r0
 8004da2:	6021      	streq	r1, [r4, #0]
 8004da4:	e7ed      	b.n	8004d82 <_free_r+0x1e>
 8004da6:	461a      	mov	r2, r3
 8004da8:	685b      	ldr	r3, [r3, #4]
 8004daa:	b10b      	cbz	r3, 8004db0 <_free_r+0x4c>
 8004dac:	42a3      	cmp	r3, r4
 8004dae:	d9fa      	bls.n	8004da6 <_free_r+0x42>
 8004db0:	6811      	ldr	r1, [r2, #0]
 8004db2:	1850      	adds	r0, r2, r1
 8004db4:	42a0      	cmp	r0, r4
 8004db6:	d10b      	bne.n	8004dd0 <_free_r+0x6c>
 8004db8:	6820      	ldr	r0, [r4, #0]
 8004dba:	4401      	add	r1, r0
 8004dbc:	1850      	adds	r0, r2, r1
 8004dbe:	4283      	cmp	r3, r0
 8004dc0:	6011      	str	r1, [r2, #0]
 8004dc2:	d1e0      	bne.n	8004d86 <_free_r+0x22>
 8004dc4:	6818      	ldr	r0, [r3, #0]
 8004dc6:	685b      	ldr	r3, [r3, #4]
 8004dc8:	6053      	str	r3, [r2, #4]
 8004dca:	4408      	add	r0, r1
 8004dcc:	6010      	str	r0, [r2, #0]
 8004dce:	e7da      	b.n	8004d86 <_free_r+0x22>
 8004dd0:	d902      	bls.n	8004dd8 <_free_r+0x74>
 8004dd2:	230c      	movs	r3, #12
 8004dd4:	602b      	str	r3, [r5, #0]
 8004dd6:	e7d6      	b.n	8004d86 <_free_r+0x22>
 8004dd8:	6820      	ldr	r0, [r4, #0]
 8004dda:	1821      	adds	r1, r4, r0
 8004ddc:	428b      	cmp	r3, r1
 8004dde:	bf04      	itt	eq
 8004de0:	6819      	ldreq	r1, [r3, #0]
 8004de2:	685b      	ldreq	r3, [r3, #4]
 8004de4:	6063      	str	r3, [r4, #4]
 8004de6:	bf04      	itt	eq
 8004de8:	1809      	addeq	r1, r1, r0
 8004dea:	6021      	streq	r1, [r4, #0]
 8004dec:	6054      	str	r4, [r2, #4]
 8004dee:	e7ca      	b.n	8004d86 <_free_r+0x22>
 8004df0:	bd38      	pop	{r3, r4, r5, pc}
 8004df2:	bf00      	nop
 8004df4:	20000330 	.word	0x20000330

08004df8 <sbrk_aligned>:
 8004df8:	b570      	push	{r4, r5, r6, lr}
 8004dfa:	4e0f      	ldr	r6, [pc, #60]	@ (8004e38 <sbrk_aligned+0x40>)
 8004dfc:	460c      	mov	r4, r1
 8004dfe:	6831      	ldr	r1, [r6, #0]
 8004e00:	4605      	mov	r5, r0
 8004e02:	b911      	cbnz	r1, 8004e0a <sbrk_aligned+0x12>
 8004e04:	f000 fba4 	bl	8005550 <_sbrk_r>
 8004e08:	6030      	str	r0, [r6, #0]
 8004e0a:	4621      	mov	r1, r4
 8004e0c:	4628      	mov	r0, r5
 8004e0e:	f000 fb9f 	bl	8005550 <_sbrk_r>
 8004e12:	1c43      	adds	r3, r0, #1
 8004e14:	d103      	bne.n	8004e1e <sbrk_aligned+0x26>
 8004e16:	f04f 34ff 	mov.w	r4, #4294967295
 8004e1a:	4620      	mov	r0, r4
 8004e1c:	bd70      	pop	{r4, r5, r6, pc}
 8004e1e:	1cc4      	adds	r4, r0, #3
 8004e20:	f024 0403 	bic.w	r4, r4, #3
 8004e24:	42a0      	cmp	r0, r4
 8004e26:	d0f8      	beq.n	8004e1a <sbrk_aligned+0x22>
 8004e28:	1a21      	subs	r1, r4, r0
 8004e2a:	4628      	mov	r0, r5
 8004e2c:	f000 fb90 	bl	8005550 <_sbrk_r>
 8004e30:	3001      	adds	r0, #1
 8004e32:	d1f2      	bne.n	8004e1a <sbrk_aligned+0x22>
 8004e34:	e7ef      	b.n	8004e16 <sbrk_aligned+0x1e>
 8004e36:	bf00      	nop
 8004e38:	2000032c 	.word	0x2000032c

08004e3c <_malloc_r>:
 8004e3c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004e40:	1ccd      	adds	r5, r1, #3
 8004e42:	f025 0503 	bic.w	r5, r5, #3
 8004e46:	3508      	adds	r5, #8
 8004e48:	2d0c      	cmp	r5, #12
 8004e4a:	bf38      	it	cc
 8004e4c:	250c      	movcc	r5, #12
 8004e4e:	2d00      	cmp	r5, #0
 8004e50:	4606      	mov	r6, r0
 8004e52:	db01      	blt.n	8004e58 <_malloc_r+0x1c>
 8004e54:	42a9      	cmp	r1, r5
 8004e56:	d904      	bls.n	8004e62 <_malloc_r+0x26>
 8004e58:	230c      	movs	r3, #12
 8004e5a:	6033      	str	r3, [r6, #0]
 8004e5c:	2000      	movs	r0, #0
 8004e5e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004e62:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004f38 <_malloc_r+0xfc>
 8004e66:	f000 f869 	bl	8004f3c <__malloc_lock>
 8004e6a:	f8d8 3000 	ldr.w	r3, [r8]
 8004e6e:	461c      	mov	r4, r3
 8004e70:	bb44      	cbnz	r4, 8004ec4 <_malloc_r+0x88>
 8004e72:	4629      	mov	r1, r5
 8004e74:	4630      	mov	r0, r6
 8004e76:	f7ff ffbf 	bl	8004df8 <sbrk_aligned>
 8004e7a:	1c43      	adds	r3, r0, #1
 8004e7c:	4604      	mov	r4, r0
 8004e7e:	d158      	bne.n	8004f32 <_malloc_r+0xf6>
 8004e80:	f8d8 4000 	ldr.w	r4, [r8]
 8004e84:	4627      	mov	r7, r4
 8004e86:	2f00      	cmp	r7, #0
 8004e88:	d143      	bne.n	8004f12 <_malloc_r+0xd6>
 8004e8a:	2c00      	cmp	r4, #0
 8004e8c:	d04b      	beq.n	8004f26 <_malloc_r+0xea>
 8004e8e:	6823      	ldr	r3, [r4, #0]
 8004e90:	4639      	mov	r1, r7
 8004e92:	4630      	mov	r0, r6
 8004e94:	eb04 0903 	add.w	r9, r4, r3
 8004e98:	f000 fb5a 	bl	8005550 <_sbrk_r>
 8004e9c:	4581      	cmp	r9, r0
 8004e9e:	d142      	bne.n	8004f26 <_malloc_r+0xea>
 8004ea0:	6821      	ldr	r1, [r4, #0]
 8004ea2:	1a6d      	subs	r5, r5, r1
 8004ea4:	4629      	mov	r1, r5
 8004ea6:	4630      	mov	r0, r6
 8004ea8:	f7ff ffa6 	bl	8004df8 <sbrk_aligned>
 8004eac:	3001      	adds	r0, #1
 8004eae:	d03a      	beq.n	8004f26 <_malloc_r+0xea>
 8004eb0:	6823      	ldr	r3, [r4, #0]
 8004eb2:	442b      	add	r3, r5
 8004eb4:	6023      	str	r3, [r4, #0]
 8004eb6:	f8d8 3000 	ldr.w	r3, [r8]
 8004eba:	685a      	ldr	r2, [r3, #4]
 8004ebc:	bb62      	cbnz	r2, 8004f18 <_malloc_r+0xdc>
 8004ebe:	f8c8 7000 	str.w	r7, [r8]
 8004ec2:	e00f      	b.n	8004ee4 <_malloc_r+0xa8>
 8004ec4:	6822      	ldr	r2, [r4, #0]
 8004ec6:	1b52      	subs	r2, r2, r5
 8004ec8:	d420      	bmi.n	8004f0c <_malloc_r+0xd0>
 8004eca:	2a0b      	cmp	r2, #11
 8004ecc:	d917      	bls.n	8004efe <_malloc_r+0xc2>
 8004ece:	1961      	adds	r1, r4, r5
 8004ed0:	42a3      	cmp	r3, r4
 8004ed2:	6025      	str	r5, [r4, #0]
 8004ed4:	bf18      	it	ne
 8004ed6:	6059      	strne	r1, [r3, #4]
 8004ed8:	6863      	ldr	r3, [r4, #4]
 8004eda:	bf08      	it	eq
 8004edc:	f8c8 1000 	streq.w	r1, [r8]
 8004ee0:	5162      	str	r2, [r4, r5]
 8004ee2:	604b      	str	r3, [r1, #4]
 8004ee4:	4630      	mov	r0, r6
 8004ee6:	f000 f82f 	bl	8004f48 <__malloc_unlock>
 8004eea:	f104 000b 	add.w	r0, r4, #11
 8004eee:	1d23      	adds	r3, r4, #4
 8004ef0:	f020 0007 	bic.w	r0, r0, #7
 8004ef4:	1ac2      	subs	r2, r0, r3
 8004ef6:	bf1c      	itt	ne
 8004ef8:	1a1b      	subne	r3, r3, r0
 8004efa:	50a3      	strne	r3, [r4, r2]
 8004efc:	e7af      	b.n	8004e5e <_malloc_r+0x22>
 8004efe:	6862      	ldr	r2, [r4, #4]
 8004f00:	42a3      	cmp	r3, r4
 8004f02:	bf0c      	ite	eq
 8004f04:	f8c8 2000 	streq.w	r2, [r8]
 8004f08:	605a      	strne	r2, [r3, #4]
 8004f0a:	e7eb      	b.n	8004ee4 <_malloc_r+0xa8>
 8004f0c:	4623      	mov	r3, r4
 8004f0e:	6864      	ldr	r4, [r4, #4]
 8004f10:	e7ae      	b.n	8004e70 <_malloc_r+0x34>
 8004f12:	463c      	mov	r4, r7
 8004f14:	687f      	ldr	r7, [r7, #4]
 8004f16:	e7b6      	b.n	8004e86 <_malloc_r+0x4a>
 8004f18:	461a      	mov	r2, r3
 8004f1a:	685b      	ldr	r3, [r3, #4]
 8004f1c:	42a3      	cmp	r3, r4
 8004f1e:	d1fb      	bne.n	8004f18 <_malloc_r+0xdc>
 8004f20:	2300      	movs	r3, #0
 8004f22:	6053      	str	r3, [r2, #4]
 8004f24:	e7de      	b.n	8004ee4 <_malloc_r+0xa8>
 8004f26:	230c      	movs	r3, #12
 8004f28:	6033      	str	r3, [r6, #0]
 8004f2a:	4630      	mov	r0, r6
 8004f2c:	f000 f80c 	bl	8004f48 <__malloc_unlock>
 8004f30:	e794      	b.n	8004e5c <_malloc_r+0x20>
 8004f32:	6005      	str	r5, [r0, #0]
 8004f34:	e7d6      	b.n	8004ee4 <_malloc_r+0xa8>
 8004f36:	bf00      	nop
 8004f38:	20000330 	.word	0x20000330

08004f3c <__malloc_lock>:
 8004f3c:	4801      	ldr	r0, [pc, #4]	@ (8004f44 <__malloc_lock+0x8>)
 8004f3e:	f7ff bf0f 	b.w	8004d60 <__retarget_lock_acquire_recursive>
 8004f42:	bf00      	nop
 8004f44:	20000328 	.word	0x20000328

08004f48 <__malloc_unlock>:
 8004f48:	4801      	ldr	r0, [pc, #4]	@ (8004f50 <__malloc_unlock+0x8>)
 8004f4a:	f7ff bf0a 	b.w	8004d62 <__retarget_lock_release_recursive>
 8004f4e:	bf00      	nop
 8004f50:	20000328 	.word	0x20000328

08004f54 <__ssputs_r>:
 8004f54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004f58:	688e      	ldr	r6, [r1, #8]
 8004f5a:	461f      	mov	r7, r3
 8004f5c:	42be      	cmp	r6, r7
 8004f5e:	680b      	ldr	r3, [r1, #0]
 8004f60:	4682      	mov	sl, r0
 8004f62:	460c      	mov	r4, r1
 8004f64:	4690      	mov	r8, r2
 8004f66:	d82d      	bhi.n	8004fc4 <__ssputs_r+0x70>
 8004f68:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004f6c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8004f70:	d026      	beq.n	8004fc0 <__ssputs_r+0x6c>
 8004f72:	6965      	ldr	r5, [r4, #20]
 8004f74:	6909      	ldr	r1, [r1, #16]
 8004f76:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004f7a:	eba3 0901 	sub.w	r9, r3, r1
 8004f7e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004f82:	1c7b      	adds	r3, r7, #1
 8004f84:	444b      	add	r3, r9
 8004f86:	106d      	asrs	r5, r5, #1
 8004f88:	429d      	cmp	r5, r3
 8004f8a:	bf38      	it	cc
 8004f8c:	461d      	movcc	r5, r3
 8004f8e:	0553      	lsls	r3, r2, #21
 8004f90:	d527      	bpl.n	8004fe2 <__ssputs_r+0x8e>
 8004f92:	4629      	mov	r1, r5
 8004f94:	f7ff ff52 	bl	8004e3c <_malloc_r>
 8004f98:	4606      	mov	r6, r0
 8004f9a:	b360      	cbz	r0, 8004ff6 <__ssputs_r+0xa2>
 8004f9c:	6921      	ldr	r1, [r4, #16]
 8004f9e:	464a      	mov	r2, r9
 8004fa0:	f000 fae6 	bl	8005570 <memcpy>
 8004fa4:	89a3      	ldrh	r3, [r4, #12]
 8004fa6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8004faa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004fae:	81a3      	strh	r3, [r4, #12]
 8004fb0:	6126      	str	r6, [r4, #16]
 8004fb2:	6165      	str	r5, [r4, #20]
 8004fb4:	444e      	add	r6, r9
 8004fb6:	eba5 0509 	sub.w	r5, r5, r9
 8004fba:	6026      	str	r6, [r4, #0]
 8004fbc:	60a5      	str	r5, [r4, #8]
 8004fbe:	463e      	mov	r6, r7
 8004fc0:	42be      	cmp	r6, r7
 8004fc2:	d900      	bls.n	8004fc6 <__ssputs_r+0x72>
 8004fc4:	463e      	mov	r6, r7
 8004fc6:	6820      	ldr	r0, [r4, #0]
 8004fc8:	4632      	mov	r2, r6
 8004fca:	4641      	mov	r1, r8
 8004fcc:	f000 faa6 	bl	800551c <memmove>
 8004fd0:	68a3      	ldr	r3, [r4, #8]
 8004fd2:	1b9b      	subs	r3, r3, r6
 8004fd4:	60a3      	str	r3, [r4, #8]
 8004fd6:	6823      	ldr	r3, [r4, #0]
 8004fd8:	4433      	add	r3, r6
 8004fda:	6023      	str	r3, [r4, #0]
 8004fdc:	2000      	movs	r0, #0
 8004fde:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004fe2:	462a      	mov	r2, r5
 8004fe4:	f000 fad2 	bl	800558c <_realloc_r>
 8004fe8:	4606      	mov	r6, r0
 8004fea:	2800      	cmp	r0, #0
 8004fec:	d1e0      	bne.n	8004fb0 <__ssputs_r+0x5c>
 8004fee:	6921      	ldr	r1, [r4, #16]
 8004ff0:	4650      	mov	r0, sl
 8004ff2:	f7ff feb7 	bl	8004d64 <_free_r>
 8004ff6:	230c      	movs	r3, #12
 8004ff8:	f8ca 3000 	str.w	r3, [sl]
 8004ffc:	89a3      	ldrh	r3, [r4, #12]
 8004ffe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005002:	81a3      	strh	r3, [r4, #12]
 8005004:	f04f 30ff 	mov.w	r0, #4294967295
 8005008:	e7e9      	b.n	8004fde <__ssputs_r+0x8a>
	...

0800500c <_svfiprintf_r>:
 800500c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005010:	4698      	mov	r8, r3
 8005012:	898b      	ldrh	r3, [r1, #12]
 8005014:	061b      	lsls	r3, r3, #24
 8005016:	b09d      	sub	sp, #116	@ 0x74
 8005018:	4607      	mov	r7, r0
 800501a:	460d      	mov	r5, r1
 800501c:	4614      	mov	r4, r2
 800501e:	d510      	bpl.n	8005042 <_svfiprintf_r+0x36>
 8005020:	690b      	ldr	r3, [r1, #16]
 8005022:	b973      	cbnz	r3, 8005042 <_svfiprintf_r+0x36>
 8005024:	2140      	movs	r1, #64	@ 0x40
 8005026:	f7ff ff09 	bl	8004e3c <_malloc_r>
 800502a:	6028      	str	r0, [r5, #0]
 800502c:	6128      	str	r0, [r5, #16]
 800502e:	b930      	cbnz	r0, 800503e <_svfiprintf_r+0x32>
 8005030:	230c      	movs	r3, #12
 8005032:	603b      	str	r3, [r7, #0]
 8005034:	f04f 30ff 	mov.w	r0, #4294967295
 8005038:	b01d      	add	sp, #116	@ 0x74
 800503a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800503e:	2340      	movs	r3, #64	@ 0x40
 8005040:	616b      	str	r3, [r5, #20]
 8005042:	2300      	movs	r3, #0
 8005044:	9309      	str	r3, [sp, #36]	@ 0x24
 8005046:	2320      	movs	r3, #32
 8005048:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800504c:	f8cd 800c 	str.w	r8, [sp, #12]
 8005050:	2330      	movs	r3, #48	@ 0x30
 8005052:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80051f0 <_svfiprintf_r+0x1e4>
 8005056:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800505a:	f04f 0901 	mov.w	r9, #1
 800505e:	4623      	mov	r3, r4
 8005060:	469a      	mov	sl, r3
 8005062:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005066:	b10a      	cbz	r2, 800506c <_svfiprintf_r+0x60>
 8005068:	2a25      	cmp	r2, #37	@ 0x25
 800506a:	d1f9      	bne.n	8005060 <_svfiprintf_r+0x54>
 800506c:	ebba 0b04 	subs.w	fp, sl, r4
 8005070:	d00b      	beq.n	800508a <_svfiprintf_r+0x7e>
 8005072:	465b      	mov	r3, fp
 8005074:	4622      	mov	r2, r4
 8005076:	4629      	mov	r1, r5
 8005078:	4638      	mov	r0, r7
 800507a:	f7ff ff6b 	bl	8004f54 <__ssputs_r>
 800507e:	3001      	adds	r0, #1
 8005080:	f000 80a7 	beq.w	80051d2 <_svfiprintf_r+0x1c6>
 8005084:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005086:	445a      	add	r2, fp
 8005088:	9209      	str	r2, [sp, #36]	@ 0x24
 800508a:	f89a 3000 	ldrb.w	r3, [sl]
 800508e:	2b00      	cmp	r3, #0
 8005090:	f000 809f 	beq.w	80051d2 <_svfiprintf_r+0x1c6>
 8005094:	2300      	movs	r3, #0
 8005096:	f04f 32ff 	mov.w	r2, #4294967295
 800509a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800509e:	f10a 0a01 	add.w	sl, sl, #1
 80050a2:	9304      	str	r3, [sp, #16]
 80050a4:	9307      	str	r3, [sp, #28]
 80050a6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80050aa:	931a      	str	r3, [sp, #104]	@ 0x68
 80050ac:	4654      	mov	r4, sl
 80050ae:	2205      	movs	r2, #5
 80050b0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80050b4:	484e      	ldr	r0, [pc, #312]	@ (80051f0 <_svfiprintf_r+0x1e4>)
 80050b6:	f7fb f893 	bl	80001e0 <memchr>
 80050ba:	9a04      	ldr	r2, [sp, #16]
 80050bc:	b9d8      	cbnz	r0, 80050f6 <_svfiprintf_r+0xea>
 80050be:	06d0      	lsls	r0, r2, #27
 80050c0:	bf44      	itt	mi
 80050c2:	2320      	movmi	r3, #32
 80050c4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80050c8:	0711      	lsls	r1, r2, #28
 80050ca:	bf44      	itt	mi
 80050cc:	232b      	movmi	r3, #43	@ 0x2b
 80050ce:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80050d2:	f89a 3000 	ldrb.w	r3, [sl]
 80050d6:	2b2a      	cmp	r3, #42	@ 0x2a
 80050d8:	d015      	beq.n	8005106 <_svfiprintf_r+0xfa>
 80050da:	9a07      	ldr	r2, [sp, #28]
 80050dc:	4654      	mov	r4, sl
 80050de:	2000      	movs	r0, #0
 80050e0:	f04f 0c0a 	mov.w	ip, #10
 80050e4:	4621      	mov	r1, r4
 80050e6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80050ea:	3b30      	subs	r3, #48	@ 0x30
 80050ec:	2b09      	cmp	r3, #9
 80050ee:	d94b      	bls.n	8005188 <_svfiprintf_r+0x17c>
 80050f0:	b1b0      	cbz	r0, 8005120 <_svfiprintf_r+0x114>
 80050f2:	9207      	str	r2, [sp, #28]
 80050f4:	e014      	b.n	8005120 <_svfiprintf_r+0x114>
 80050f6:	eba0 0308 	sub.w	r3, r0, r8
 80050fa:	fa09 f303 	lsl.w	r3, r9, r3
 80050fe:	4313      	orrs	r3, r2
 8005100:	9304      	str	r3, [sp, #16]
 8005102:	46a2      	mov	sl, r4
 8005104:	e7d2      	b.n	80050ac <_svfiprintf_r+0xa0>
 8005106:	9b03      	ldr	r3, [sp, #12]
 8005108:	1d19      	adds	r1, r3, #4
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	9103      	str	r1, [sp, #12]
 800510e:	2b00      	cmp	r3, #0
 8005110:	bfbb      	ittet	lt
 8005112:	425b      	neglt	r3, r3
 8005114:	f042 0202 	orrlt.w	r2, r2, #2
 8005118:	9307      	strge	r3, [sp, #28]
 800511a:	9307      	strlt	r3, [sp, #28]
 800511c:	bfb8      	it	lt
 800511e:	9204      	strlt	r2, [sp, #16]
 8005120:	7823      	ldrb	r3, [r4, #0]
 8005122:	2b2e      	cmp	r3, #46	@ 0x2e
 8005124:	d10a      	bne.n	800513c <_svfiprintf_r+0x130>
 8005126:	7863      	ldrb	r3, [r4, #1]
 8005128:	2b2a      	cmp	r3, #42	@ 0x2a
 800512a:	d132      	bne.n	8005192 <_svfiprintf_r+0x186>
 800512c:	9b03      	ldr	r3, [sp, #12]
 800512e:	1d1a      	adds	r2, r3, #4
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	9203      	str	r2, [sp, #12]
 8005134:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005138:	3402      	adds	r4, #2
 800513a:	9305      	str	r3, [sp, #20]
 800513c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8005200 <_svfiprintf_r+0x1f4>
 8005140:	7821      	ldrb	r1, [r4, #0]
 8005142:	2203      	movs	r2, #3
 8005144:	4650      	mov	r0, sl
 8005146:	f7fb f84b 	bl	80001e0 <memchr>
 800514a:	b138      	cbz	r0, 800515c <_svfiprintf_r+0x150>
 800514c:	9b04      	ldr	r3, [sp, #16]
 800514e:	eba0 000a 	sub.w	r0, r0, sl
 8005152:	2240      	movs	r2, #64	@ 0x40
 8005154:	4082      	lsls	r2, r0
 8005156:	4313      	orrs	r3, r2
 8005158:	3401      	adds	r4, #1
 800515a:	9304      	str	r3, [sp, #16]
 800515c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005160:	4824      	ldr	r0, [pc, #144]	@ (80051f4 <_svfiprintf_r+0x1e8>)
 8005162:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005166:	2206      	movs	r2, #6
 8005168:	f7fb f83a 	bl	80001e0 <memchr>
 800516c:	2800      	cmp	r0, #0
 800516e:	d036      	beq.n	80051de <_svfiprintf_r+0x1d2>
 8005170:	4b21      	ldr	r3, [pc, #132]	@ (80051f8 <_svfiprintf_r+0x1ec>)
 8005172:	bb1b      	cbnz	r3, 80051bc <_svfiprintf_r+0x1b0>
 8005174:	9b03      	ldr	r3, [sp, #12]
 8005176:	3307      	adds	r3, #7
 8005178:	f023 0307 	bic.w	r3, r3, #7
 800517c:	3308      	adds	r3, #8
 800517e:	9303      	str	r3, [sp, #12]
 8005180:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005182:	4433      	add	r3, r6
 8005184:	9309      	str	r3, [sp, #36]	@ 0x24
 8005186:	e76a      	b.n	800505e <_svfiprintf_r+0x52>
 8005188:	fb0c 3202 	mla	r2, ip, r2, r3
 800518c:	460c      	mov	r4, r1
 800518e:	2001      	movs	r0, #1
 8005190:	e7a8      	b.n	80050e4 <_svfiprintf_r+0xd8>
 8005192:	2300      	movs	r3, #0
 8005194:	3401      	adds	r4, #1
 8005196:	9305      	str	r3, [sp, #20]
 8005198:	4619      	mov	r1, r3
 800519a:	f04f 0c0a 	mov.w	ip, #10
 800519e:	4620      	mov	r0, r4
 80051a0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80051a4:	3a30      	subs	r2, #48	@ 0x30
 80051a6:	2a09      	cmp	r2, #9
 80051a8:	d903      	bls.n	80051b2 <_svfiprintf_r+0x1a6>
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d0c6      	beq.n	800513c <_svfiprintf_r+0x130>
 80051ae:	9105      	str	r1, [sp, #20]
 80051b0:	e7c4      	b.n	800513c <_svfiprintf_r+0x130>
 80051b2:	fb0c 2101 	mla	r1, ip, r1, r2
 80051b6:	4604      	mov	r4, r0
 80051b8:	2301      	movs	r3, #1
 80051ba:	e7f0      	b.n	800519e <_svfiprintf_r+0x192>
 80051bc:	ab03      	add	r3, sp, #12
 80051be:	9300      	str	r3, [sp, #0]
 80051c0:	462a      	mov	r2, r5
 80051c2:	4b0e      	ldr	r3, [pc, #56]	@ (80051fc <_svfiprintf_r+0x1f0>)
 80051c4:	a904      	add	r1, sp, #16
 80051c6:	4638      	mov	r0, r7
 80051c8:	f3af 8000 	nop.w
 80051cc:	1c42      	adds	r2, r0, #1
 80051ce:	4606      	mov	r6, r0
 80051d0:	d1d6      	bne.n	8005180 <_svfiprintf_r+0x174>
 80051d2:	89ab      	ldrh	r3, [r5, #12]
 80051d4:	065b      	lsls	r3, r3, #25
 80051d6:	f53f af2d 	bmi.w	8005034 <_svfiprintf_r+0x28>
 80051da:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80051dc:	e72c      	b.n	8005038 <_svfiprintf_r+0x2c>
 80051de:	ab03      	add	r3, sp, #12
 80051e0:	9300      	str	r3, [sp, #0]
 80051e2:	462a      	mov	r2, r5
 80051e4:	4b05      	ldr	r3, [pc, #20]	@ (80051fc <_svfiprintf_r+0x1f0>)
 80051e6:	a904      	add	r1, sp, #16
 80051e8:	4638      	mov	r0, r7
 80051ea:	f000 f879 	bl	80052e0 <_printf_i>
 80051ee:	e7ed      	b.n	80051cc <_svfiprintf_r+0x1c0>
 80051f0:	0800567c 	.word	0x0800567c
 80051f4:	08005686 	.word	0x08005686
 80051f8:	00000000 	.word	0x00000000
 80051fc:	08004f55 	.word	0x08004f55
 8005200:	08005682 	.word	0x08005682

08005204 <_printf_common>:
 8005204:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005208:	4616      	mov	r6, r2
 800520a:	4698      	mov	r8, r3
 800520c:	688a      	ldr	r2, [r1, #8]
 800520e:	690b      	ldr	r3, [r1, #16]
 8005210:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005214:	4293      	cmp	r3, r2
 8005216:	bfb8      	it	lt
 8005218:	4613      	movlt	r3, r2
 800521a:	6033      	str	r3, [r6, #0]
 800521c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005220:	4607      	mov	r7, r0
 8005222:	460c      	mov	r4, r1
 8005224:	b10a      	cbz	r2, 800522a <_printf_common+0x26>
 8005226:	3301      	adds	r3, #1
 8005228:	6033      	str	r3, [r6, #0]
 800522a:	6823      	ldr	r3, [r4, #0]
 800522c:	0699      	lsls	r1, r3, #26
 800522e:	bf42      	ittt	mi
 8005230:	6833      	ldrmi	r3, [r6, #0]
 8005232:	3302      	addmi	r3, #2
 8005234:	6033      	strmi	r3, [r6, #0]
 8005236:	6825      	ldr	r5, [r4, #0]
 8005238:	f015 0506 	ands.w	r5, r5, #6
 800523c:	d106      	bne.n	800524c <_printf_common+0x48>
 800523e:	f104 0a19 	add.w	sl, r4, #25
 8005242:	68e3      	ldr	r3, [r4, #12]
 8005244:	6832      	ldr	r2, [r6, #0]
 8005246:	1a9b      	subs	r3, r3, r2
 8005248:	42ab      	cmp	r3, r5
 800524a:	dc26      	bgt.n	800529a <_printf_common+0x96>
 800524c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005250:	6822      	ldr	r2, [r4, #0]
 8005252:	3b00      	subs	r3, #0
 8005254:	bf18      	it	ne
 8005256:	2301      	movne	r3, #1
 8005258:	0692      	lsls	r2, r2, #26
 800525a:	d42b      	bmi.n	80052b4 <_printf_common+0xb0>
 800525c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005260:	4641      	mov	r1, r8
 8005262:	4638      	mov	r0, r7
 8005264:	47c8      	blx	r9
 8005266:	3001      	adds	r0, #1
 8005268:	d01e      	beq.n	80052a8 <_printf_common+0xa4>
 800526a:	6823      	ldr	r3, [r4, #0]
 800526c:	6922      	ldr	r2, [r4, #16]
 800526e:	f003 0306 	and.w	r3, r3, #6
 8005272:	2b04      	cmp	r3, #4
 8005274:	bf02      	ittt	eq
 8005276:	68e5      	ldreq	r5, [r4, #12]
 8005278:	6833      	ldreq	r3, [r6, #0]
 800527a:	1aed      	subeq	r5, r5, r3
 800527c:	68a3      	ldr	r3, [r4, #8]
 800527e:	bf0c      	ite	eq
 8005280:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005284:	2500      	movne	r5, #0
 8005286:	4293      	cmp	r3, r2
 8005288:	bfc4      	itt	gt
 800528a:	1a9b      	subgt	r3, r3, r2
 800528c:	18ed      	addgt	r5, r5, r3
 800528e:	2600      	movs	r6, #0
 8005290:	341a      	adds	r4, #26
 8005292:	42b5      	cmp	r5, r6
 8005294:	d11a      	bne.n	80052cc <_printf_common+0xc8>
 8005296:	2000      	movs	r0, #0
 8005298:	e008      	b.n	80052ac <_printf_common+0xa8>
 800529a:	2301      	movs	r3, #1
 800529c:	4652      	mov	r2, sl
 800529e:	4641      	mov	r1, r8
 80052a0:	4638      	mov	r0, r7
 80052a2:	47c8      	blx	r9
 80052a4:	3001      	adds	r0, #1
 80052a6:	d103      	bne.n	80052b0 <_printf_common+0xac>
 80052a8:	f04f 30ff 	mov.w	r0, #4294967295
 80052ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80052b0:	3501      	adds	r5, #1
 80052b2:	e7c6      	b.n	8005242 <_printf_common+0x3e>
 80052b4:	18e1      	adds	r1, r4, r3
 80052b6:	1c5a      	adds	r2, r3, #1
 80052b8:	2030      	movs	r0, #48	@ 0x30
 80052ba:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80052be:	4422      	add	r2, r4
 80052c0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80052c4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80052c8:	3302      	adds	r3, #2
 80052ca:	e7c7      	b.n	800525c <_printf_common+0x58>
 80052cc:	2301      	movs	r3, #1
 80052ce:	4622      	mov	r2, r4
 80052d0:	4641      	mov	r1, r8
 80052d2:	4638      	mov	r0, r7
 80052d4:	47c8      	blx	r9
 80052d6:	3001      	adds	r0, #1
 80052d8:	d0e6      	beq.n	80052a8 <_printf_common+0xa4>
 80052da:	3601      	adds	r6, #1
 80052dc:	e7d9      	b.n	8005292 <_printf_common+0x8e>
	...

080052e0 <_printf_i>:
 80052e0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80052e4:	7e0f      	ldrb	r7, [r1, #24]
 80052e6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80052e8:	2f78      	cmp	r7, #120	@ 0x78
 80052ea:	4691      	mov	r9, r2
 80052ec:	4680      	mov	r8, r0
 80052ee:	460c      	mov	r4, r1
 80052f0:	469a      	mov	sl, r3
 80052f2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80052f6:	d807      	bhi.n	8005308 <_printf_i+0x28>
 80052f8:	2f62      	cmp	r7, #98	@ 0x62
 80052fa:	d80a      	bhi.n	8005312 <_printf_i+0x32>
 80052fc:	2f00      	cmp	r7, #0
 80052fe:	f000 80d1 	beq.w	80054a4 <_printf_i+0x1c4>
 8005302:	2f58      	cmp	r7, #88	@ 0x58
 8005304:	f000 80b8 	beq.w	8005478 <_printf_i+0x198>
 8005308:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800530c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005310:	e03a      	b.n	8005388 <_printf_i+0xa8>
 8005312:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005316:	2b15      	cmp	r3, #21
 8005318:	d8f6      	bhi.n	8005308 <_printf_i+0x28>
 800531a:	a101      	add	r1, pc, #4	@ (adr r1, 8005320 <_printf_i+0x40>)
 800531c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005320:	08005379 	.word	0x08005379
 8005324:	0800538d 	.word	0x0800538d
 8005328:	08005309 	.word	0x08005309
 800532c:	08005309 	.word	0x08005309
 8005330:	08005309 	.word	0x08005309
 8005334:	08005309 	.word	0x08005309
 8005338:	0800538d 	.word	0x0800538d
 800533c:	08005309 	.word	0x08005309
 8005340:	08005309 	.word	0x08005309
 8005344:	08005309 	.word	0x08005309
 8005348:	08005309 	.word	0x08005309
 800534c:	0800548b 	.word	0x0800548b
 8005350:	080053b7 	.word	0x080053b7
 8005354:	08005445 	.word	0x08005445
 8005358:	08005309 	.word	0x08005309
 800535c:	08005309 	.word	0x08005309
 8005360:	080054ad 	.word	0x080054ad
 8005364:	08005309 	.word	0x08005309
 8005368:	080053b7 	.word	0x080053b7
 800536c:	08005309 	.word	0x08005309
 8005370:	08005309 	.word	0x08005309
 8005374:	0800544d 	.word	0x0800544d
 8005378:	6833      	ldr	r3, [r6, #0]
 800537a:	1d1a      	adds	r2, r3, #4
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	6032      	str	r2, [r6, #0]
 8005380:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005384:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005388:	2301      	movs	r3, #1
 800538a:	e09c      	b.n	80054c6 <_printf_i+0x1e6>
 800538c:	6833      	ldr	r3, [r6, #0]
 800538e:	6820      	ldr	r0, [r4, #0]
 8005390:	1d19      	adds	r1, r3, #4
 8005392:	6031      	str	r1, [r6, #0]
 8005394:	0606      	lsls	r6, r0, #24
 8005396:	d501      	bpl.n	800539c <_printf_i+0xbc>
 8005398:	681d      	ldr	r5, [r3, #0]
 800539a:	e003      	b.n	80053a4 <_printf_i+0xc4>
 800539c:	0645      	lsls	r5, r0, #25
 800539e:	d5fb      	bpl.n	8005398 <_printf_i+0xb8>
 80053a0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80053a4:	2d00      	cmp	r5, #0
 80053a6:	da03      	bge.n	80053b0 <_printf_i+0xd0>
 80053a8:	232d      	movs	r3, #45	@ 0x2d
 80053aa:	426d      	negs	r5, r5
 80053ac:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80053b0:	4858      	ldr	r0, [pc, #352]	@ (8005514 <_printf_i+0x234>)
 80053b2:	230a      	movs	r3, #10
 80053b4:	e011      	b.n	80053da <_printf_i+0xfa>
 80053b6:	6821      	ldr	r1, [r4, #0]
 80053b8:	6833      	ldr	r3, [r6, #0]
 80053ba:	0608      	lsls	r0, r1, #24
 80053bc:	f853 5b04 	ldr.w	r5, [r3], #4
 80053c0:	d402      	bmi.n	80053c8 <_printf_i+0xe8>
 80053c2:	0649      	lsls	r1, r1, #25
 80053c4:	bf48      	it	mi
 80053c6:	b2ad      	uxthmi	r5, r5
 80053c8:	2f6f      	cmp	r7, #111	@ 0x6f
 80053ca:	4852      	ldr	r0, [pc, #328]	@ (8005514 <_printf_i+0x234>)
 80053cc:	6033      	str	r3, [r6, #0]
 80053ce:	bf14      	ite	ne
 80053d0:	230a      	movne	r3, #10
 80053d2:	2308      	moveq	r3, #8
 80053d4:	2100      	movs	r1, #0
 80053d6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80053da:	6866      	ldr	r6, [r4, #4]
 80053dc:	60a6      	str	r6, [r4, #8]
 80053de:	2e00      	cmp	r6, #0
 80053e0:	db05      	blt.n	80053ee <_printf_i+0x10e>
 80053e2:	6821      	ldr	r1, [r4, #0]
 80053e4:	432e      	orrs	r6, r5
 80053e6:	f021 0104 	bic.w	r1, r1, #4
 80053ea:	6021      	str	r1, [r4, #0]
 80053ec:	d04b      	beq.n	8005486 <_printf_i+0x1a6>
 80053ee:	4616      	mov	r6, r2
 80053f0:	fbb5 f1f3 	udiv	r1, r5, r3
 80053f4:	fb03 5711 	mls	r7, r3, r1, r5
 80053f8:	5dc7      	ldrb	r7, [r0, r7]
 80053fa:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80053fe:	462f      	mov	r7, r5
 8005400:	42bb      	cmp	r3, r7
 8005402:	460d      	mov	r5, r1
 8005404:	d9f4      	bls.n	80053f0 <_printf_i+0x110>
 8005406:	2b08      	cmp	r3, #8
 8005408:	d10b      	bne.n	8005422 <_printf_i+0x142>
 800540a:	6823      	ldr	r3, [r4, #0]
 800540c:	07df      	lsls	r7, r3, #31
 800540e:	d508      	bpl.n	8005422 <_printf_i+0x142>
 8005410:	6923      	ldr	r3, [r4, #16]
 8005412:	6861      	ldr	r1, [r4, #4]
 8005414:	4299      	cmp	r1, r3
 8005416:	bfde      	ittt	le
 8005418:	2330      	movle	r3, #48	@ 0x30
 800541a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800541e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005422:	1b92      	subs	r2, r2, r6
 8005424:	6122      	str	r2, [r4, #16]
 8005426:	f8cd a000 	str.w	sl, [sp]
 800542a:	464b      	mov	r3, r9
 800542c:	aa03      	add	r2, sp, #12
 800542e:	4621      	mov	r1, r4
 8005430:	4640      	mov	r0, r8
 8005432:	f7ff fee7 	bl	8005204 <_printf_common>
 8005436:	3001      	adds	r0, #1
 8005438:	d14a      	bne.n	80054d0 <_printf_i+0x1f0>
 800543a:	f04f 30ff 	mov.w	r0, #4294967295
 800543e:	b004      	add	sp, #16
 8005440:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005444:	6823      	ldr	r3, [r4, #0]
 8005446:	f043 0320 	orr.w	r3, r3, #32
 800544a:	6023      	str	r3, [r4, #0]
 800544c:	4832      	ldr	r0, [pc, #200]	@ (8005518 <_printf_i+0x238>)
 800544e:	2778      	movs	r7, #120	@ 0x78
 8005450:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005454:	6823      	ldr	r3, [r4, #0]
 8005456:	6831      	ldr	r1, [r6, #0]
 8005458:	061f      	lsls	r7, r3, #24
 800545a:	f851 5b04 	ldr.w	r5, [r1], #4
 800545e:	d402      	bmi.n	8005466 <_printf_i+0x186>
 8005460:	065f      	lsls	r7, r3, #25
 8005462:	bf48      	it	mi
 8005464:	b2ad      	uxthmi	r5, r5
 8005466:	6031      	str	r1, [r6, #0]
 8005468:	07d9      	lsls	r1, r3, #31
 800546a:	bf44      	itt	mi
 800546c:	f043 0320 	orrmi.w	r3, r3, #32
 8005470:	6023      	strmi	r3, [r4, #0]
 8005472:	b11d      	cbz	r5, 800547c <_printf_i+0x19c>
 8005474:	2310      	movs	r3, #16
 8005476:	e7ad      	b.n	80053d4 <_printf_i+0xf4>
 8005478:	4826      	ldr	r0, [pc, #152]	@ (8005514 <_printf_i+0x234>)
 800547a:	e7e9      	b.n	8005450 <_printf_i+0x170>
 800547c:	6823      	ldr	r3, [r4, #0]
 800547e:	f023 0320 	bic.w	r3, r3, #32
 8005482:	6023      	str	r3, [r4, #0]
 8005484:	e7f6      	b.n	8005474 <_printf_i+0x194>
 8005486:	4616      	mov	r6, r2
 8005488:	e7bd      	b.n	8005406 <_printf_i+0x126>
 800548a:	6833      	ldr	r3, [r6, #0]
 800548c:	6825      	ldr	r5, [r4, #0]
 800548e:	6961      	ldr	r1, [r4, #20]
 8005490:	1d18      	adds	r0, r3, #4
 8005492:	6030      	str	r0, [r6, #0]
 8005494:	062e      	lsls	r6, r5, #24
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	d501      	bpl.n	800549e <_printf_i+0x1be>
 800549a:	6019      	str	r1, [r3, #0]
 800549c:	e002      	b.n	80054a4 <_printf_i+0x1c4>
 800549e:	0668      	lsls	r0, r5, #25
 80054a0:	d5fb      	bpl.n	800549a <_printf_i+0x1ba>
 80054a2:	8019      	strh	r1, [r3, #0]
 80054a4:	2300      	movs	r3, #0
 80054a6:	6123      	str	r3, [r4, #16]
 80054a8:	4616      	mov	r6, r2
 80054aa:	e7bc      	b.n	8005426 <_printf_i+0x146>
 80054ac:	6833      	ldr	r3, [r6, #0]
 80054ae:	1d1a      	adds	r2, r3, #4
 80054b0:	6032      	str	r2, [r6, #0]
 80054b2:	681e      	ldr	r6, [r3, #0]
 80054b4:	6862      	ldr	r2, [r4, #4]
 80054b6:	2100      	movs	r1, #0
 80054b8:	4630      	mov	r0, r6
 80054ba:	f7fa fe91 	bl	80001e0 <memchr>
 80054be:	b108      	cbz	r0, 80054c4 <_printf_i+0x1e4>
 80054c0:	1b80      	subs	r0, r0, r6
 80054c2:	6060      	str	r0, [r4, #4]
 80054c4:	6863      	ldr	r3, [r4, #4]
 80054c6:	6123      	str	r3, [r4, #16]
 80054c8:	2300      	movs	r3, #0
 80054ca:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80054ce:	e7aa      	b.n	8005426 <_printf_i+0x146>
 80054d0:	6923      	ldr	r3, [r4, #16]
 80054d2:	4632      	mov	r2, r6
 80054d4:	4649      	mov	r1, r9
 80054d6:	4640      	mov	r0, r8
 80054d8:	47d0      	blx	sl
 80054da:	3001      	adds	r0, #1
 80054dc:	d0ad      	beq.n	800543a <_printf_i+0x15a>
 80054de:	6823      	ldr	r3, [r4, #0]
 80054e0:	079b      	lsls	r3, r3, #30
 80054e2:	d413      	bmi.n	800550c <_printf_i+0x22c>
 80054e4:	68e0      	ldr	r0, [r4, #12]
 80054e6:	9b03      	ldr	r3, [sp, #12]
 80054e8:	4298      	cmp	r0, r3
 80054ea:	bfb8      	it	lt
 80054ec:	4618      	movlt	r0, r3
 80054ee:	e7a6      	b.n	800543e <_printf_i+0x15e>
 80054f0:	2301      	movs	r3, #1
 80054f2:	4632      	mov	r2, r6
 80054f4:	4649      	mov	r1, r9
 80054f6:	4640      	mov	r0, r8
 80054f8:	47d0      	blx	sl
 80054fa:	3001      	adds	r0, #1
 80054fc:	d09d      	beq.n	800543a <_printf_i+0x15a>
 80054fe:	3501      	adds	r5, #1
 8005500:	68e3      	ldr	r3, [r4, #12]
 8005502:	9903      	ldr	r1, [sp, #12]
 8005504:	1a5b      	subs	r3, r3, r1
 8005506:	42ab      	cmp	r3, r5
 8005508:	dcf2      	bgt.n	80054f0 <_printf_i+0x210>
 800550a:	e7eb      	b.n	80054e4 <_printf_i+0x204>
 800550c:	2500      	movs	r5, #0
 800550e:	f104 0619 	add.w	r6, r4, #25
 8005512:	e7f5      	b.n	8005500 <_printf_i+0x220>
 8005514:	0800568d 	.word	0x0800568d
 8005518:	0800569e 	.word	0x0800569e

0800551c <memmove>:
 800551c:	4288      	cmp	r0, r1
 800551e:	b510      	push	{r4, lr}
 8005520:	eb01 0402 	add.w	r4, r1, r2
 8005524:	d902      	bls.n	800552c <memmove+0x10>
 8005526:	4284      	cmp	r4, r0
 8005528:	4623      	mov	r3, r4
 800552a:	d807      	bhi.n	800553c <memmove+0x20>
 800552c:	1e43      	subs	r3, r0, #1
 800552e:	42a1      	cmp	r1, r4
 8005530:	d008      	beq.n	8005544 <memmove+0x28>
 8005532:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005536:	f803 2f01 	strb.w	r2, [r3, #1]!
 800553a:	e7f8      	b.n	800552e <memmove+0x12>
 800553c:	4402      	add	r2, r0
 800553e:	4601      	mov	r1, r0
 8005540:	428a      	cmp	r2, r1
 8005542:	d100      	bne.n	8005546 <memmove+0x2a>
 8005544:	bd10      	pop	{r4, pc}
 8005546:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800554a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800554e:	e7f7      	b.n	8005540 <memmove+0x24>

08005550 <_sbrk_r>:
 8005550:	b538      	push	{r3, r4, r5, lr}
 8005552:	4d06      	ldr	r5, [pc, #24]	@ (800556c <_sbrk_r+0x1c>)
 8005554:	2300      	movs	r3, #0
 8005556:	4604      	mov	r4, r0
 8005558:	4608      	mov	r0, r1
 800555a:	602b      	str	r3, [r5, #0]
 800555c:	f7fb fb2e 	bl	8000bbc <_sbrk>
 8005560:	1c43      	adds	r3, r0, #1
 8005562:	d102      	bne.n	800556a <_sbrk_r+0x1a>
 8005564:	682b      	ldr	r3, [r5, #0]
 8005566:	b103      	cbz	r3, 800556a <_sbrk_r+0x1a>
 8005568:	6023      	str	r3, [r4, #0]
 800556a:	bd38      	pop	{r3, r4, r5, pc}
 800556c:	20000324 	.word	0x20000324

08005570 <memcpy>:
 8005570:	440a      	add	r2, r1
 8005572:	4291      	cmp	r1, r2
 8005574:	f100 33ff 	add.w	r3, r0, #4294967295
 8005578:	d100      	bne.n	800557c <memcpy+0xc>
 800557a:	4770      	bx	lr
 800557c:	b510      	push	{r4, lr}
 800557e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005582:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005586:	4291      	cmp	r1, r2
 8005588:	d1f9      	bne.n	800557e <memcpy+0xe>
 800558a:	bd10      	pop	{r4, pc}

0800558c <_realloc_r>:
 800558c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005590:	4607      	mov	r7, r0
 8005592:	4614      	mov	r4, r2
 8005594:	460d      	mov	r5, r1
 8005596:	b921      	cbnz	r1, 80055a2 <_realloc_r+0x16>
 8005598:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800559c:	4611      	mov	r1, r2
 800559e:	f7ff bc4d 	b.w	8004e3c <_malloc_r>
 80055a2:	b92a      	cbnz	r2, 80055b0 <_realloc_r+0x24>
 80055a4:	f7ff fbde 	bl	8004d64 <_free_r>
 80055a8:	4625      	mov	r5, r4
 80055aa:	4628      	mov	r0, r5
 80055ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80055b0:	f000 f81a 	bl	80055e8 <_malloc_usable_size_r>
 80055b4:	4284      	cmp	r4, r0
 80055b6:	4606      	mov	r6, r0
 80055b8:	d802      	bhi.n	80055c0 <_realloc_r+0x34>
 80055ba:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80055be:	d8f4      	bhi.n	80055aa <_realloc_r+0x1e>
 80055c0:	4621      	mov	r1, r4
 80055c2:	4638      	mov	r0, r7
 80055c4:	f7ff fc3a 	bl	8004e3c <_malloc_r>
 80055c8:	4680      	mov	r8, r0
 80055ca:	b908      	cbnz	r0, 80055d0 <_realloc_r+0x44>
 80055cc:	4645      	mov	r5, r8
 80055ce:	e7ec      	b.n	80055aa <_realloc_r+0x1e>
 80055d0:	42b4      	cmp	r4, r6
 80055d2:	4622      	mov	r2, r4
 80055d4:	4629      	mov	r1, r5
 80055d6:	bf28      	it	cs
 80055d8:	4632      	movcs	r2, r6
 80055da:	f7ff ffc9 	bl	8005570 <memcpy>
 80055de:	4629      	mov	r1, r5
 80055e0:	4638      	mov	r0, r7
 80055e2:	f7ff fbbf 	bl	8004d64 <_free_r>
 80055e6:	e7f1      	b.n	80055cc <_realloc_r+0x40>

080055e8 <_malloc_usable_size_r>:
 80055e8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80055ec:	1f18      	subs	r0, r3, #4
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	bfbc      	itt	lt
 80055f2:	580b      	ldrlt	r3, [r1, r0]
 80055f4:	18c0      	addlt	r0, r0, r3
 80055f6:	4770      	bx	lr

080055f8 <_init>:
 80055f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80055fa:	bf00      	nop
 80055fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80055fe:	bc08      	pop	{r3}
 8005600:	469e      	mov	lr, r3
 8005602:	4770      	bx	lr

08005604 <_fini>:
 8005604:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005606:	bf00      	nop
 8005608:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800560a:	bc08      	pop	{r3}
 800560c:	469e      	mov	lr, r3
 800560e:	4770      	bx	lr
