

================================================================
== Vivado HLS Report for 'dataflow_parent_loop_1'
================================================================
* Date:           Sun Jun  6 19:26:52 2021

* Version:        2019.1.3 (Build 2642998 on Wed Sep 04 10:25:22 MDT 2019)
* Project:        resnet50_0
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu19eg-ffvc1760-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+--------+------+--------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min |   max  |  min |   max  |   Type  |
    +------+--------+------+--------+---------+
    |  6470|  911946|  6470|  911946|   none  |
    +------+--------+------+--------+---------+

    + Detail: 
        * Instance: 
        +-------------------------+----------------------+------+------+------+------+----------+
        |                         |                      |   Latency   |   Interval  | Pipeline |
        |         Instance        |        Module        |  min |  max |  min |  max |   Type   |
        +-------------------------+----------------------+------+------+------+------+----------+
        |dataflow_in_loop_Con_U0  |dataflow_in_loop_Con  |  3302|  3302|  3166|  3166| dataflow |
        +-------------------------+----------------------+------+------+------+------+----------+

        * Loop: 
        +---------------+------+--------+----------+-----------+-----------+---------+----------+
        |               |    Latency    | Iteration|  Initiation Interval  |   Trip  |          |
        |   Loop Name   |  min |   max  |  Latency |  achieved |   target  |  Count  | Pipelined|
        +---------------+------+--------+----------+-----------+-----------+---------+----------+
        |- Convolution  |  6469|  911945|      3304|          -|          -| 2 ~ 288 |    no    |
        +---------------+------+--------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+--------+-----+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+-----------------+---------+-------+---------+--------+-----+
|DSP              |        -|      -|        -|       -|    -|
|Expression       |        -|      -|        0|      72|    -|
|FIFO             |        -|      -|        -|       -|    -|
|Instance         |        0|   1026|    63358|  107626|    -|
|Memory           |        -|      -|        -|       -|    -|
|Multiplexer      |        -|      -|        -|      18|    -|
|Register         |        -|      -|       34|       -|    -|
+-----------------+---------+-------+---------+--------+-----+
|Total            |        0|   1026|    63392|  107716|    0|
+-----------------+---------+-------+---------+--------+-----+
|Available        |     1968|   1968|  1045440|  522720|  128|
+-----------------+---------+-------+---------+--------+-----+
|Utilization (%)  |        0|     52|        6|      20|    0|
+-----------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-------+--------+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|   FF  |   LUT  | URAM|
    +-------------------------+----------------------+---------+-------+-------+--------+-----+
    |dataflow_in_loop_Con_U0  |dataflow_in_loop_Con  |        0|   1026|  63358|  107626|    0|
    +-------------------------+----------------------+---------+-------+-------+--------+-----+
    |Total                    |                      |        0|   1026|  63358|  107626|    0|
    +-------------------------+----------------------+---------+-------+-------+--------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |loop_dataflow_input_count   |     +    |      0|  0|  24|          17|           1|
    |loop_dataflow_output_count  |     +    |      0|  0|  24|          17|           1|
    |bound_minus_1               |     -    |      0|  0|  24|          17|           1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |Total                       |          |      0|  0|  72|          51|           3|
    +----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |loop_dataflow_input_count   |   9|          2|   17|         34|
    |loop_dataflow_output_count  |   9|          2|   17|         34|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  18|          4|   34|         68|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |loop_dataflow_input_count   |  17|   0|   17|          0|
    |loop_dataflow_output_count  |  17|   0|   17|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       |  34|   0|   34|          0|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+------+------------+------------------------+--------------+
|       RTL Ports      | Dir | Bits |  Protocol  |      Source Object     |    C Type    |
+----------------------+-----+------+------------+------------------------+--------------+
|mul_ln189_2           |  in |    17|   ap_none  |       mul_ln189_2      |    scalar    |
|input_V_address0      | out |    15|  ap_memory |         input_V        |     array    |
|input_V_ce0           | out |     1|  ap_memory |         input_V        |     array    |
|input_V_d0            | out |   288|  ap_memory |         input_V        |     array    |
|input_V_q0            |  in |   288|  ap_memory |         input_V        |     array    |
|input_V_we0           | out |     1|  ap_memory |         input_V        |     array    |
|input_V_address1      | out |    15|  ap_memory |         input_V        |     array    |
|input_V_ce1           | out |     1|  ap_memory |         input_V        |     array    |
|input_V_d1            | out |   288|  ap_memory |         input_V        |     array    |
|input_V_q1            |  in |   288|  ap_memory |         input_V        |     array    |
|input_V_we1           | out |     1|  ap_memory |         input_V        |     array    |
|m_axi_ddr_V_AWVALID   | out |     1|    m_axi   |          ddr_V         |    pointer   |
|m_axi_ddr_V_AWREADY   |  in |     1|    m_axi   |          ddr_V         |    pointer   |
|m_axi_ddr_V_AWADDR    | out |    32|    m_axi   |          ddr_V         |    pointer   |
|m_axi_ddr_V_AWID      | out |     1|    m_axi   |          ddr_V         |    pointer   |
|m_axi_ddr_V_AWLEN     | out |    32|    m_axi   |          ddr_V         |    pointer   |
|m_axi_ddr_V_AWSIZE    | out |     3|    m_axi   |          ddr_V         |    pointer   |
|m_axi_ddr_V_AWBURST   | out |     2|    m_axi   |          ddr_V         |    pointer   |
|m_axi_ddr_V_AWLOCK    | out |     2|    m_axi   |          ddr_V         |    pointer   |
|m_axi_ddr_V_AWCACHE   | out |     4|    m_axi   |          ddr_V         |    pointer   |
|m_axi_ddr_V_AWPROT    | out |     3|    m_axi   |          ddr_V         |    pointer   |
|m_axi_ddr_V_AWQOS     | out |     4|    m_axi   |          ddr_V         |    pointer   |
|m_axi_ddr_V_AWREGION  | out |     4|    m_axi   |          ddr_V         |    pointer   |
|m_axi_ddr_V_AWUSER    | out |     1|    m_axi   |          ddr_V         |    pointer   |
|m_axi_ddr_V_WVALID    | out |     1|    m_axi   |          ddr_V         |    pointer   |
|m_axi_ddr_V_WREADY    |  in |     1|    m_axi   |          ddr_V         |    pointer   |
|m_axi_ddr_V_WDATA     | out |   128|    m_axi   |          ddr_V         |    pointer   |
|m_axi_ddr_V_WSTRB     | out |    16|    m_axi   |          ddr_V         |    pointer   |
|m_axi_ddr_V_WLAST     | out |     1|    m_axi   |          ddr_V         |    pointer   |
|m_axi_ddr_V_WID       | out |     1|    m_axi   |          ddr_V         |    pointer   |
|m_axi_ddr_V_WUSER     | out |     1|    m_axi   |          ddr_V         |    pointer   |
|m_axi_ddr_V_ARVALID   | out |     1|    m_axi   |          ddr_V         |    pointer   |
|m_axi_ddr_V_ARREADY   |  in |     1|    m_axi   |          ddr_V         |    pointer   |
|m_axi_ddr_V_ARADDR    | out |    32|    m_axi   |          ddr_V         |    pointer   |
|m_axi_ddr_V_ARID      | out |     1|    m_axi   |          ddr_V         |    pointer   |
|m_axi_ddr_V_ARLEN     | out |    32|    m_axi   |          ddr_V         |    pointer   |
|m_axi_ddr_V_ARSIZE    | out |     3|    m_axi   |          ddr_V         |    pointer   |
|m_axi_ddr_V_ARBURST   | out |     2|    m_axi   |          ddr_V         |    pointer   |
|m_axi_ddr_V_ARLOCK    | out |     2|    m_axi   |          ddr_V         |    pointer   |
|m_axi_ddr_V_ARCACHE   | out |     4|    m_axi   |          ddr_V         |    pointer   |
|m_axi_ddr_V_ARPROT    | out |     3|    m_axi   |          ddr_V         |    pointer   |
|m_axi_ddr_V_ARQOS     | out |     4|    m_axi   |          ddr_V         |    pointer   |
|m_axi_ddr_V_ARREGION  | out |     4|    m_axi   |          ddr_V         |    pointer   |
|m_axi_ddr_V_ARUSER    | out |     1|    m_axi   |          ddr_V         |    pointer   |
|m_axi_ddr_V_RVALID    |  in |     1|    m_axi   |          ddr_V         |    pointer   |
|m_axi_ddr_V_RREADY    | out |     1|    m_axi   |          ddr_V         |    pointer   |
|m_axi_ddr_V_RDATA     |  in |   128|    m_axi   |          ddr_V         |    pointer   |
|m_axi_ddr_V_RLAST     |  in |     1|    m_axi   |          ddr_V         |    pointer   |
|m_axi_ddr_V_RID       |  in |     1|    m_axi   |          ddr_V         |    pointer   |
|m_axi_ddr_V_RUSER     |  in |     1|    m_axi   |          ddr_V         |    pointer   |
|m_axi_ddr_V_RRESP     |  in |     2|    m_axi   |          ddr_V         |    pointer   |
|m_axi_ddr_V_BVALID    |  in |     1|    m_axi   |          ddr_V         |    pointer   |
|m_axi_ddr_V_BREADY    | out |     1|    m_axi   |          ddr_V         |    pointer   |
|m_axi_ddr_V_BRESP     |  in |     2|    m_axi   |          ddr_V         |    pointer   |
|m_axi_ddr_V_BID       |  in |     1|    m_axi   |          ddr_V         |    pointer   |
|m_axi_ddr_V_BUSER     |  in |     1|    m_axi   |          ddr_V         |    pointer   |
|OFFSET                |  in |    18|   ap_none  |         OFFSET         |    scalar    |
|OFFSET_ap_vld         |  in |     1|   ap_none  |         OFFSET         |    scalar    |
|TO_r                  |  in |     3|   ap_none  |          TO_r          |    scalar    |
|TO_r_ap_vld           |  in |     1|   ap_none  |          TO_r          |    scalar    |
|TI                    |  in |     4|   ap_none  |           TI           |    scalar    |
|TI_ap_vld             |  in |     1|   ap_none  |           TI           |    scalar    |
|P                     |  in |     1|   ap_none  |            P           |    scalar    |
|P_ap_vld              |  in |     1|   ap_none  |            P           |    scalar    |
|K                     |  in |     2|   ap_none  |            K           |    scalar    |
|K_ap_vld              |  in |     1|   ap_none  |            K           |    scalar    |
|outbuf_V_address0     | out |    14|  ap_memory |        outbuf_V        |     array    |
|outbuf_V_ce0          | out |     1|  ap_memory |        outbuf_V        |     array    |
|outbuf_V_d0           | out |  1536|  ap_memory |        outbuf_V        |     array    |
|outbuf_V_q0           |  in |  1536|  ap_memory |        outbuf_V        |     array    |
|outbuf_V_we0          | out |     1|  ap_memory |        outbuf_V        |     array    |
|outbuf_V_address1     | out |    14|  ap_memory |        outbuf_V        |     array    |
|outbuf_V_ce1          | out |     1|  ap_memory |        outbuf_V        |     array    |
|outbuf_V_d1           | out |  1536|  ap_memory |        outbuf_V        |     array    |
|outbuf_V_q1           |  in |  1536|  ap_memory |        outbuf_V        |     array    |
|outbuf_V_we1          | out |     1|  ap_memory |        outbuf_V        |     array    |
|ap_clk                |  in |     1| ap_ctrl_hs | dataflow_parent_loop.1 | return value |
|ap_rst                |  in |     1| ap_ctrl_hs | dataflow_parent_loop.1 | return value |
|ap_start              |  in |     1| ap_ctrl_hs | dataflow_parent_loop.1 | return value |
|ap_done               | out |     1| ap_ctrl_hs | dataflow_parent_loop.1 | return value |
|ap_ready              | out |     1| ap_ctrl_hs | dataflow_parent_loop.1 | return value |
|ap_idle               | out |     1| ap_ctrl_hs | dataflow_parent_loop.1 | return value |
|ap_continue           |  in |     1| ap_ctrl_hs | dataflow_parent_loop.1 | return value |
+----------------------+-----+------+------------+------------------------+--------------+

