D:/Project/Myimp/SAD_full_search/rtl/absolute.v {1 {vlog -work work -stats=none D:/Project/Myimp/SAD_full_search/rtl/absolute.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module absolute

Top level modules:
	absolute

} {} {}} D:/Project/Myimp/SAD_full_search/rtl/sad_controlpath.v {1 {vlog -work work -stats=none D:/Project/Myimp/SAD_full_search/rtl/sad_controlpath.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module sad_controlpath

Top level modules:
	sad_controlpath

} {} {}} D:/Project/Myimp/SAD_full_search/rtl/SAD_top.v {1 {vlog -work work -stats=none D:/Project/Myimp/SAD_full_search/rtl/SAD_top.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module SAD_top

Top level modules:
	SAD_top

} {} {}} D:/Project/Myimp/SAD_full_search/rtl/FIFO_synchronous.v {1 {vlog -work work -stats=none D:/Project/Myimp/SAD_full_search/rtl/FIFO_synchronous.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module FIFO_synchronous

Top level modules:
	FIFO_synchronous

} {} {}} D:/Project/Myimp/SAD_full_search/rtl/cla_8bit_subtractor.v {1 {vlog -work work -stats=none D:/Project/Myimp/SAD_full_search/rtl/cla_8bit_subtractor.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module cla_8bit_subtractor

Top level modules:
	cla_8bit_subtractor

} {} {}} D:/Project/Myimp/SAD_full_search/rtl/cla_8bit.v {1 {vlog -work work -stats=none D:/Project/Myimp/SAD_full_search/rtl/cla_8bit.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module cla_8bit

Top level modules:
	cla_8bit

} {} {}}
