{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1604163705140 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604163705151 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 01 04:01:45 2020 " "Processing started: Sun Nov 01 04:01:45 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1604163705151 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604163705151 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS_32bit -c MIPS_32bit " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS_32bit -c MIPS_32bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604163705151 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1604163705976 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1604163705976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.v" "" { Text "E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS-32/data_memory.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604163716008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604163716008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mips_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS_32bit " "Found entity 1: MIPS_32bit" {  } { { "MIPS_32bit.v" "" { Text "E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS-32/MIPS_32bit.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604163716012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604163716012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_32bit.v 5 5 " "Found 5 design units, including 5 entities, in source file alu_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_32bit " "Found entity 1: ALU_32bit" {  } { { "ALU_32bit.v" "" { Text "E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS-32/ALU_32bit.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604163716017 ""} { "Info" "ISGN_ENTITY_NAME" "2 ALU_1bit_MSB " "Found entity 2: ALU_1bit_MSB" {  } { { "ALU_32bit.v" "" { Text "E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS-32/ALU_32bit.v" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604163716017 ""} { "Info" "ISGN_ENTITY_NAME" "3 ALU_1bit " "Found entity 3: ALU_1bit" {  } { { "ALU_32bit.v" "" { Text "E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS-32/ALU_32bit.v" 121 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604163716017 ""} { "Info" "ISGN_ENTITY_NAME" "4 adder_1bit " "Found entity 4: adder_1bit" {  } { { "ALU_32bit.v" "" { Text "E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS-32/ALU_32bit.v" 165 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604163716017 ""} { "Info" "ISGN_ENTITY_NAME" "5 mux_4x1 " "Found entity 5: mux_4x1" {  } { { "ALU_32bit.v" "" { Text "E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS-32/ALU_32bit.v" 187 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604163716017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604163716017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_control.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_Control " "Found entity 1: ALU_Control" {  } { { "ALU_Control.v" "" { Text "E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS-32/ALU_Control.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604163716020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604163716020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.v 4 4 " "Found 4 design units, including 4 entities, in source file test.v" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.v" "" { Text "E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS-32/test.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604163716025 ""} { "Info" "ISGN_ENTITY_NAME" "2 test_reg_file " "Found entity 2: test_reg_file" {  } { { "test.v" "" { Text "E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS-32/test.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604163716025 ""} { "Info" "ISGN_ENTITY_NAME" "3 test_inst_mem " "Found entity 3: test_inst_mem" {  } { { "test.v" "" { Text "E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS-32/test.v" 118 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604163716025 ""} { "Info" "ISGN_ENTITY_NAME" "4 test_ALU " "Found entity 4: test_ALU" {  } { { "test.v" "" { Text "E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS-32/test.v" 143 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604163716025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604163716025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Instruction_memory " "Found entity 1: Instruction_memory" {  } { { "Instruction_memory.v" "" { Text "E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS-32/Instruction_memory.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604163716028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604163716028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.v" "" { Text "E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS-32/register_file.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604163716032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604163716032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit " "Found entity 1: Control_Unit" {  } { { "Control_Unit.v" "" { Text "E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS-32/Control_Unit.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604163716035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604163716035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS-32/ALU.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604163716039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604163716039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.v 1 1 " "Found 1 design units, including 1 entities, in source file top_level.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.v" "" { Text "E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS-32/top_level.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604163716042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604163716042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level_block.bdf 1 1 " "Found 1 design units, including 1 entities, in source file top_level_block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Top_Level_Block " "Found entity 1: Top_Level_Block" {  } { { "Top_Level_Block.bdf" "" { Schematic "E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS-32/Top_Level_Block.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604163716045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604163716045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hextossd/ssd.v 1 1 " "Found 1 design units, including 1 entities, in source file hextossd/ssd.v" { { "Info" "ISGN_ENTITY_NAME" "1 SSD " "Found entity 1: SSD" {  } { { "HexToSSD/SSD.v" "" { Text "E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS-32/HexToSSD/SSD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604163716049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604163716049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hextossd/ssd_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file hextossd/ssd_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 SSD_MUX " "Found entity 1: SSD_MUX" {  } { { "HexToSSD/SSD_MUX.v" "" { Text "E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS-32/HexToSSD/SSD_MUX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604163716053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604163716053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hextossd/decoder_2_to_4.v 1 1 " "Found 1 design units, including 1 entities, in source file hextossd/decoder_2_to_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder_2_to_4 " "Found entity 1: Decoder_2_to_4" {  } { { "HexToSSD/Decoder_2_to_4.v" "" { Text "E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS-32/HexToSSD/Decoder_2_to_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604163716057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604163716057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hextossd/counterup_modulo_50m.v 1 1 " "Found 1 design units, including 1 entities, in source file hextossd/counterup_modulo_50m.v" { { "Info" "ISGN_ENTITY_NAME" "1 CounterUp_modulo_50M " "Found entity 1: CounterUp_modulo_50M" {  } { { "HexToSSD/CounterUp_modulo_50M.v" "" { Text "E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS-32/HexToSSD/CounterUp_modulo_50M.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604163716061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604163716061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hextossd/counterup_2bit.v 1 1 " "Found 1 design units, including 1 entities, in source file hextossd/counterup_2bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 CounterUp_2bit " "Found entity 1: CounterUp_2bit" {  } { { "HexToSSD/CounterUp_2bit.v" "" { Text "E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS-32/HexToSSD/CounterUp_2bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604163716065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604163716065 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Top_Level_Block " "Elaborating entity \"Top_Level_Block\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1604163716147 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst23 " "Block or symbol \"NOT\" of instance \"inst23\" overlaps another block or symbol" {  } { { "Top_Level_Block.bdf" "" { Schematic "E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS-32/Top_Level_Block.bdf" { { 400 1560 1608 432 "inst23" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1604163716150 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst25 " "Block or symbol \"NOT\" of instance \"inst25\" overlaps another block or symbol" {  } { { "Top_Level_Block.bdf" "" { Schematic "E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS-32/Top_Level_Block.bdf" { { 432 1496 1544 464 "inst25" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1604163716150 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "Clock " "Found inconsistent dimensions for element \"Clock\"" {  } { { "Top_Level_Block.bdf" "" { Schematic "E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS-32/Top_Level_Block.bdf" { { 728 800 880 752 "CLOCk\[25..0\]" "" } { 400 608 670 417 "CLOCK\[12\]" "" } { 128 184 272 145 "CLOCK\[20\]" "" } { 744 448 624 760 "Clock" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604163716150 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "CLOCk " "Converted elements in bus name \"CLOCk\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "CLOCk\[25..0\] CLOCk25..0 " "Converted element name(s) from \"CLOCk\[25..0\]\" to \"CLOCk25..0\"" {  } { { "Top_Level_Block.bdf" "" { Schematic "E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS-32/Top_Level_Block.bdf" { { 728 800 880 752 "CLOCk\[25..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1604163716150 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "CLOCk\[12\] CLOCk12 " "Converted element name(s) from \"CLOCk\[12\]\" to \"CLOCk12\"" {  } { { "Top_Level_Block.bdf" "" { Schematic "E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS-32/Top_Level_Block.bdf" { { 400 608 670 417 "CLOCK\[12\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1604163716150 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "CLOCk\[20\] CLOCk20 " "Converted element name(s) from \"CLOCk\[20\]\" to \"CLOCk20\"" {  } { { "Top_Level_Block.bdf" "" { Schematic "E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS-32/Top_Level_Block.bdf" { { 128 184 272 145 "CLOCK\[20\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1604163716150 ""}  } { { "Top_Level_Block.bdf" "" { Schematic "E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS-32/Top_Level_Block.bdf" { { 728 800 880 752 "CLOCk\[25..0\]" "" } { 400 608 670 417 "CLOCK\[12\]" "" } { 128 184 272 145 "CLOCK\[20\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1604163716150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SSD SSD:inst " "Elaborating entity \"SSD\" for hierarchy \"SSD:inst\"" {  } { { "Top_Level_Block.bdf" "inst" { Schematic "E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS-32/Top_Level_Block.bdf" { { 384 1248 1416 560 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604163716160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SSD_MUX SSD_MUX:inst5 " "Elaborating entity \"SSD_MUX\" for hierarchy \"SSD_MUX:inst5\"" {  } { { "Top_Level_Block.bdf" "inst5" { Schematic "E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS-32/Top_Level_Block.bdf" { { 384 1024 1200 528 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604163716162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory data_memory:inst2 " "Elaborating entity \"data_memory\" for hierarchy \"data_memory:inst2\"" {  } { { "Top_Level_Block.bdf" "inst2" { Schematic "E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS-32/Top_Level_Block.bdf" { { 112 872 1104 256 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604163716164 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "data_memory.v(42) " "Verilog HDL warning at data_memory.v(42): ignoring unsupported system task" {  } { { "data_memory.v" "" { Text "E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS-32/data_memory.v" 42 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1604163716171 "|Top_Level_Block|data_memory:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIPS_32bit MIPS_32bit:inst32 " "Elaborating entity \"MIPS_32bit\" for hierarchy \"MIPS_32bit:inst32\"" {  } { { "Top_Level_Block.bdf" "inst32" { Schematic "E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS-32/Top_Level_Block.bdf" { { 112 408 728 256 "inst32" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604163716172 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "MIPS_32bit.v(85) " "Verilog HDL warning at MIPS_32bit.v(85): ignoring unsupported system task" {  } { { "MIPS_32bit.v" "" { Text "E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS-32/MIPS_32bit.v" 85 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1604163716174 "|Top_Level_Block|MIPS_32bit:inst32"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instruction_memory MIPS_32bit:inst32\|Instruction_memory:IM " "Elaborating entity \"Instruction_memory\" for hierarchy \"MIPS_32bit:inst32\|Instruction_memory:IM\"" {  } { { "MIPS_32bit.v" "IM" { Text "E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS-32/MIPS_32bit.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604163716175 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "9 0 255 Instruction_memory.v(23) " "Verilog HDL warning at Instruction_memory.v(23): number of words (9) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "Instruction_memory.v" "" { Text "E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS-32/Instruction_memory.v" 23 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1604163716176 "|Top_Level_Block|MIPS_32bit:inst32|Instruction_memory:IM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instructions.data_a 0 Instruction_memory.v(19) " "Net \"instructions.data_a\" at Instruction_memory.v(19) has no driver or initial value, using a default initial value '0'" {  } { { "Instruction_memory.v" "" { Text "E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS-32/Instruction_memory.v" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1604163716176 "|Top_Level_Block|MIPS_32bit:inst32|Instruction_memory:IM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instructions.waddr_a 0 Instruction_memory.v(19) " "Net \"instructions.waddr_a\" at Instruction_memory.v(19) has no driver or initial value, using a default initial value '0'" {  } { { "Instruction_memory.v" "" { Text "E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS-32/Instruction_memory.v" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1604163716176 "|Top_Level_Block|MIPS_32bit:inst32|Instruction_memory:IM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instructions.we_a 0 Instruction_memory.v(19) " "Net \"instructions.we_a\" at Instruction_memory.v(19) has no driver or initial value, using a default initial value '0'" {  } { { "Instruction_memory.v" "" { Text "E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS-32/Instruction_memory.v" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1604163716176 "|Top_Level_Block|MIPS_32bit:inst32|Instruction_memory:IM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_Unit MIPS_32bit:inst32\|Control_Unit:CU " "Elaborating entity \"Control_Unit\" for hierarchy \"MIPS_32bit:inst32\|Control_Unit:CU\"" {  } { { "MIPS_32bit.v" "CU" { Text "E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS-32/MIPS_32bit.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604163716178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file MIPS_32bit:inst32\|register_file:RF " "Elaborating entity \"register_file\" for hierarchy \"MIPS_32bit:inst32\|register_file:RF\"" {  } { { "MIPS_32bit.v" "RF" { Text "E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS-32/MIPS_32bit.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604163716180 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "register_file.v(32) " "Verilog HDL warning at register_file.v(32): ignoring unsupported system task" {  } { { "register_file.v" "" { Text "E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS-32/register_file.v" 32 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1604163716187 "|Top_Level_Block|MIPS_32bit:inst32|register_file:RF"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "register_file.v(42) " "Verilog HDL warning at register_file.v(42): ignoring unsupported system task" {  } { { "register_file.v" "" { Text "E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS-32/register_file.v" 42 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1604163716187 "|Top_Level_Block|MIPS_32bit:inst32|register_file:RF"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "register_file.v(49) " "Verilog HDL warning at register_file.v(49): ignoring unsupported system task" {  } { { "register_file.v" "" { Text "E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS-32/register_file.v" 49 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1604163716187 "|Top_Level_Block|MIPS_32bit:inst32|register_file:RF"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_Control MIPS_32bit:inst32\|ALU_Control:ALU_CU " "Elaborating entity \"ALU_Control\" for hierarchy \"MIPS_32bit:inst32\|ALU_Control:ALU_CU\"" {  } { { "MIPS_32bit.v" "ALU_CU" { Text "E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS-32/MIPS_32bit.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604163716189 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "ALU_Control.v(85) " "Verilog HDL warning at ALU_Control.v(85): ignoring unsupported system task" {  } { { "ALU_Control.v" "" { Text "E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS-32/ALU_Control.v" 85 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1604163716191 "|Top_Level_Block|MIPS_32bit:inst|ALU_Control:ALU_CU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_32bit MIPS_32bit:inst32\|ALU_32bit:ALU " "Elaborating entity \"ALU_32bit\" for hierarchy \"MIPS_32bit:inst32\|ALU_32bit:ALU\"" {  } { { "MIPS_32bit.v" "ALU" { Text "E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS-32/MIPS_32bit.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604163716192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_1bit MIPS_32bit:inst32\|ALU_32bit:ALU\|ALU_1bit:alu0 " "Elaborating entity \"ALU_1bit\" for hierarchy \"MIPS_32bit:inst32\|ALU_32bit:ALU\|ALU_1bit:alu0\"" {  } { { "ALU_32bit.v" "alu0" { Text "E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS-32/ALU_32bit.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604163716194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_1bit MIPS_32bit:inst32\|ALU_32bit:ALU\|ALU_1bit:alu0\|adder_1bit:adder " "Elaborating entity \"adder_1bit\" for hierarchy \"MIPS_32bit:inst32\|ALU_32bit:ALU\|ALU_1bit:alu0\|adder_1bit:adder\"" {  } { { "ALU_32bit.v" "adder" { Text "E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS-32/ALU_32bit.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604163716196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4x1 MIPS_32bit:inst32\|ALU_32bit:ALU\|ALU_1bit:alu0\|mux_4x1:opMUX " "Elaborating entity \"mux_4x1\" for hierarchy \"MIPS_32bit:inst32\|ALU_32bit:ALU\|ALU_1bit:alu0\|mux_4x1:opMUX\"" {  } { { "ALU_32bit.v" "opMUX" { Text "E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS-32/ALU_32bit.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604163716197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_1bit_MSB MIPS_32bit:inst32\|ALU_32bit:ALU\|ALU_1bit_MSB:alu31 " "Elaborating entity \"ALU_1bit_MSB\" for hierarchy \"MIPS_32bit:inst32\|ALU_32bit:ALU\|ALU_1bit_MSB:alu31\"" {  } { { "ALU_32bit.v" "alu31" { Text "E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS-32/ALU_32bit.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604163716243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CounterUp_modulo_50M CounterUp_modulo_50M:inst7 " "Elaborating entity \"CounterUp_modulo_50M\" for hierarchy \"CounterUp_modulo_50M:inst7\"" {  } { { "Top_Level_Block.bdf" "inst7" { Schematic "E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS-32/Top_Level_Block.bdf" { { 720 648 800 800 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604163716246 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 CounterUp_modulo_50M.v(17) " "Verilog HDL assignment warning at CounterUp_modulo_50M.v(17): truncated value with size 32 to match size of target (26)" {  } { { "HexToSSD/CounterUp_modulo_50M.v" "" { Text "E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS-32/HexToSSD/CounterUp_modulo_50M.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604163716248 "|Top_Level_Block|CounterUp_modulo_50M:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CounterUp_2bit CounterUp_2bit:inst9 " "Elaborating entity \"CounterUp_2bit\" for hierarchy \"CounterUp_2bit:inst9\"" {  } { { "Top_Level_Block.bdf" "inst9" { Schematic "E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS-32/Top_Level_Block.bdf" { { 384 656 800 464 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604163716249 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 CounterUp_2bit.v(12) " "Verilog HDL assignment warning at CounterUp_2bit.v(12): truncated value with size 32 to match size of target (2)" {  } { { "HexToSSD/CounterUp_2bit.v" "" { Text "E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS-32/HexToSSD/CounterUp_2bit.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1604163716250 "|Top_Level_Block|CounterUp_2bit:inst9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder_2_to_4 Decoder_2_to_4:inst6 " "Elaborating entity \"Decoder_2_to_4\" for hierarchy \"Decoder_2_to_4:inst6\"" {  } { { "Top_Level_Block.bdf" "inst6" { Schematic "E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS-32/Top_Level_Block.bdf" { { 648 1256 1416 760 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604163716251 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MIPS_32bit:inst32\|Instruction_memory:IM\|instructions_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MIPS_32bit:inst32\|Instruction_memory:IM\|instructions_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604163719075 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604163719075 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604163719075 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604163719075 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604163719075 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604163719075 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604163719075 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604163719075 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604163719075 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/MIPS_32bit.ram0_Instruction_memory_895be9cc.hdl.mif " "Parameter INIT_FILE set to db/MIPS_32bit.ram0_Instruction_memory_895be9cc.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1604163719075 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1604163719075 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1604163719075 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MIPS_32bit:inst32\|Instruction_memory:IM\|altsyncram:instructions_rtl_0 " "Elaborated megafunction instantiation \"MIPS_32bit:inst32\|Instruction_memory:IM\|altsyncram:instructions_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604163719140 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MIPS_32bit:inst32\|Instruction_memory:IM\|altsyncram:instructions_rtl_0 " "Instantiated megafunction \"MIPS_32bit:inst32\|Instruction_memory:IM\|altsyncram:instructions_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604163719141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604163719141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604163719141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604163719141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604163719141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604163719141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604163719141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604163719141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604163719141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/MIPS_32bit.ram0_Instruction_memory_895be9cc.hdl.mif " "Parameter \"INIT_FILE\" = \"db/MIPS_32bit.ram0_Instruction_memory_895be9cc.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1604163719141 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1604163719141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_le81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_le81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_le81 " "Found entity 1: altsyncram_le81" {  } { { "db/altsyncram_le81.tdf" "" { Text "E:/UTS_Current/Academics/2020 Spring/48451 Embedded Systems Studio A/MIPS-32/db/altsyncram_le81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604163719193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604163719193 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1604163722260 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1604163727288 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604163727288 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4568 " "Implemented 4568 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1604163727562 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1604163727562 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4523 " "Implemented 4523 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1604163727562 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1604163727562 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1604163727562 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4808 " "Peak virtual memory: 4808 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1604163727584 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 01 04:02:07 2020 " "Processing ended: Sun Nov 01 04:02:07 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1604163727584 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1604163727584 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1604163727584 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1604163727584 ""}
