strict digraph "" {
	node [label="\N"];
	"896:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdee0c8d50>",
		def_var="['MODER_Wr']",
		fillcolor=deepskyblue,
		label="896:AS
MODER_Wr[0] = Write[0] & MODER_Sel;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['Write', 'MODER_Sel']"];
}
