<dec f='llvm/build/lib/Target/RISCV/RISCVGenRegisterInfo.inc' l='89' type='69'/>
<use f='llvm/build/lib/Target/RISCV/RISCVGenAsmMatcher.inc' l='2465' c='_ZL20validateOperandClassRN4llvm18MCParsedAsmOperandEN12_GLOBAL__N_114MatchClassKindE'/>
<use f='llvm/llvm/lib/Target/RISCV/AsmParser/RISCVAsmParser.cpp' l='889' u='r' c='_ZL19convertFPR64ToFPR16N4llvm10MCRegisterE'/>
<use f='llvm/llvm/lib/Target/RISCV/AsmParser/RISCVAsmParser.cpp' l='894' u='r' c='_ZL19convertFPR64ToFPR32N4llvm10MCRegisterE'/>
<use f='llvm/llvm/lib/Target/RISCV/AsmParser/RISCVAsmParser.cpp' l='1161' u='r' c='_ZL23matchRegisterNameHelperbRN4llvm10MCRegisterENS_9StringRefE'/>
<use f='llvm/llvm/lib/Target/RISCV/AsmParser/RISCVAsmParser.cpp' l='1162' u='r' c='_ZL23matchRegisterNameHelperbRN4llvm10MCRegisterENS_9StringRefE'/>
<use f='llvm/llvm/lib/Target/RISCV/Disassembler/RISCVDisassembler.cpp' l='117' u='r' c='_ZL24DecodeFPR64RegisterClassRN4llvm6MCInstEmmPKv'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVISelLowering.cpp' l='3351' u='r' c='_ZL15CC_RISCV_FastCCjN4llvm3MVTES0_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERNS_7CCStateE'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVISelLowering.cpp' l='4248' u='r' c='_ZNK4llvm19RISCVTargetLowering28getRegForInlineAsmConstraintEPKNS_18TargetRegisterInfoENS_9StringRefENS_3MVTE'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVRegisterInfo.cpp' l='38' u='r'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVRegisterInfo.cpp' l='39' u='r'/>
