[17:20:50.148] <TB3>     INFO: *** Welcome to pxar ***
[17:20:50.148] <TB3>     INFO: *** Today: 2016/06/09
[17:20:50.155] <TB3>     INFO: *** Version: b2a7-dirty
[17:20:50.155] <TB3>     INFO: readRocDacs: /home/silpix5/allTestResults/M-P-2-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-P-2-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//dacParameters_C15.dat
[17:20:50.155] <TB3>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-P-2-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-P-2-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//tbmParameters_C0b.dat
[17:20:50.155] <TB3>     INFO: readMaskFile: /home/silpix5/allTestResults/M-P-2-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//defaultMaskFile.dat
[17:20:50.155] <TB3>     INFO: readTrimFile: /home/silpix5/allTestResults/M-P-2-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-P-2-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//trimParameters_C15.dat
[17:20:50.232] <TB3>     INFO:         clk: 4
[17:20:50.232] <TB3>     INFO:         ctr: 4
[17:20:50.232] <TB3>     INFO:         sda: 19
[17:20:50.232] <TB3>     INFO:         tin: 9
[17:20:50.232] <TB3>     INFO:         level: 15
[17:20:50.232] <TB3>     INFO:         triggerdelay: 0
[17:20:50.232] <TB3>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[17:20:50.232] <TB3>     INFO: Log level: DEBUG
[17:20:50.240] <TB3>     INFO: Found DTB DTB_WRE7QJ
[17:20:50.250] <TB3>    QUIET: Connection to board DTB_WRE7QJ opened.
[17:20:50.253] <TB3>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    24
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRE7QJ
MAC address: 40D855118018
Hostname:    pixelDTB024
Comment:     
------------------------------------------------------
[17:20:50.256] <TB3>     INFO: RPC call hashes of host and DTB match: 398089610
[17:20:51.815] <TB3>     INFO: DUT info: 
[17:20:51.815] <TB3>     INFO: The DUT currently contains the following objects:
[17:20:51.815] <TB3>     INFO:  2 TBM Cores tbm08c (2 ON)
[17:20:51.815] <TB3>     INFO: 	TBM Core alpha (0): 7 registers set
[17:20:51.815] <TB3>     INFO: 	TBM Core beta  (1): 7 registers set
[17:20:51.815] <TB3>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[17:20:51.815] <TB3>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[17:20:51.815] <TB3>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[17:20:51.815] <TB3>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[17:20:51.815] <TB3>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[17:20:51.815] <TB3>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[17:20:51.815] <TB3>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[17:20:51.815] <TB3>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[17:20:51.815] <TB3>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[17:20:51.815] <TB3>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[17:20:51.815] <TB3>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[17:20:51.815] <TB3>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[17:20:51.815] <TB3>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[17:20:51.815] <TB3>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[17:20:51.816] <TB3>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[17:20:51.816] <TB3>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[17:20:51.816] <TB3>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[17:20:51.816] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[17:20:51.816] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[17:20:51.816] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[17:20:51.816] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[17:20:51.816] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[17:20:51.816] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[17:20:51.816] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[17:20:51.816] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[17:20:51.816] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[17:20:51.816] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[17:20:51.816] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[17:20:51.816] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[17:20:51.816] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[17:20:51.816] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[17:20:51.816] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[17:20:51.816] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[17:20:51.816] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[17:20:51.816] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[17:20:51.816] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[17:20:51.816] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[17:20:51.816] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[17:20:51.816] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[17:20:51.816] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[17:20:51.816] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[17:20:51.816] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[17:20:51.816] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[17:20:51.817] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[17:20:51.817] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[17:20:51.817] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[17:20:51.817] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[17:20:51.817] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[17:20:51.817] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[17:20:51.817] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[17:20:51.817] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[17:20:51.817] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[17:20:51.817] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[17:20:51.817] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[17:20:51.817] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[17:20:51.817] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[17:20:51.817] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[17:20:51.817] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[17:20:51.817] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[17:20:51.817] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[17:20:51.817] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[17:20:51.817] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[17:20:51.817] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[17:20:51.817] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[17:20:51.817] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[17:20:51.817] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[17:20:51.817] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[17:20:51.817] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[17:20:51.817] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[17:20:51.817] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[17:20:51.817] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[17:20:51.817] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[17:20:51.817] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[17:20:51.817] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[17:20:51.817] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[17:20:51.817] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[17:20:51.817] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[17:20:51.817] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[17:20:51.817] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[17:20:51.817] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[17:20:51.817] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[17:20:51.817] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[17:20:51.817] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[17:20:51.817] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[17:20:51.817] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[17:20:51.817] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[17:20:51.817] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[17:20:51.817] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[17:20:51.817] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[17:20:51.817] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[17:20:51.818] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[17:20:51.818] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[17:20:51.818] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[17:20:51.818] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[17:20:51.818] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[17:20:51.818] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[17:20:51.818] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[17:20:51.818] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[17:20:51.818] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[17:20:51.818] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[17:20:51.818] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[17:20:51.818] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[17:20:51.818] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[17:20:51.818] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[17:20:51.818] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[17:20:51.818] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[17:20:51.818] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[17:20:51.818] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[17:20:51.818] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[17:20:51.818] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[17:20:51.818] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[17:20:51.818] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[17:20:51.818] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[17:20:51.818] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[17:20:51.818] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[17:20:51.818] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[17:20:51.818] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[17:20:51.818] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[17:20:51.818] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[17:20:51.818] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[17:20:51.818] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[17:20:51.818] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[17:20:51.818] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[17:20:51.818] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[17:20:51.818] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[17:20:51.818] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[17:20:51.818] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[17:20:51.818] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[17:20:51.818] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[17:20:51.818] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[17:20:51.818] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[17:20:51.818] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[17:20:51.818] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[17:20:51.818] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[17:20:51.818] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[17:20:51.818] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[17:20:51.818] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[17:20:51.819] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[17:20:51.819] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[17:20:51.819] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[17:20:51.819] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[17:20:51.819] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[17:20:51.819] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[17:20:51.819] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[17:20:51.819] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[17:20:51.819] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[17:20:51.819] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[17:20:51.819] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[17:20:51.819] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[17:20:51.819] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[17:20:51.819] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[17:20:51.819] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[17:20:51.819] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[17:20:51.819] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[17:20:51.819] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[17:20:51.819] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[17:20:51.819] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[17:20:51.819] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[17:20:51.819] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[17:20:51.819] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[17:20:51.819] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[17:20:51.819] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[17:20:51.819] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[17:20:51.819] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[17:20:51.819] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[17:20:51.819] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[17:20:51.819] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[17:20:51.819] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[17:20:51.819] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[17:20:51.819] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[17:20:51.819] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[17:20:51.819] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[17:20:51.819] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[17:20:51.819] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[17:20:51.819] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[17:20:51.819] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[17:20:51.819] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[17:20:51.819] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[17:20:51.819] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[17:20:51.819] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[17:20:51.819] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[17:20:51.819] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[17:20:51.819] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[17:20:51.821] <TB3>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 30887936
[17:20:51.821] <TB3>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x151d8d0
[17:20:51.821] <TB3>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x12f2770
[17:20:51.821] <TB3>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f4ca9d94010
[17:20:51.821] <TB3>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f4caffff510
[17:20:51.821] <TB3>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 30953472 fPxarMemory = 0x7f4ca9d94010
[17:20:51.822] <TB3>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 363.4mA
[17:20:51.823] <TB3>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 459.8mA
[17:20:51.823] <TB3>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 15.7 C
[17:20:51.824] <TB3>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[17:20:52.224] <TB3>     INFO: enter 'restricted' command line mode
[17:20:52.224] <TB3>     INFO: enter test to run
[17:20:52.224] <TB3>     INFO:   test: FPIXTest no parameter change
[17:20:52.224] <TB3>     INFO:   running: fpixtest
[17:20:52.224] <TB3>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[17:20:52.227] <TB3>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[17:20:52.227] <TB3>     INFO: ######################################################################
[17:20:52.227] <TB3>     INFO: PixTestFPIXTest::doTest()
[17:20:52.227] <TB3>     INFO: ######################################################################
[17:20:52.230] <TB3>     INFO: ######################################################################
[17:20:52.230] <TB3>     INFO: PixTestPretest::doTest()
[17:20:52.230] <TB3>     INFO: ######################################################################
[17:20:52.233] <TB3>     INFO:    ----------------------------------------------------------------------
[17:20:52.233] <TB3>     INFO:    PixTestPretest::programROC() 
[17:20:52.233] <TB3>     INFO:    ----------------------------------------------------------------------
[17:21:10.250] <TB3>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[17:21:10.250] <TB3>     INFO: IA differences per ROC:  16.9 16.9 18.5 19.3 16.9 17.7 17.7 17.7 18.5 17.7 18.5 17.7 17.7 17.7 19.3 18.5
[17:21:10.318] <TB3>     INFO:    ----------------------------------------------------------------------
[17:21:10.318] <TB3>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[17:21:10.318] <TB3>     INFO:    ----------------------------------------------------------------------
[17:21:10.421] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 66.2812 mA
[17:21:10.523] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 22.1188 mA
[17:21:10.624] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  89 Ia 24.5188 mA
[17:21:10.725] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  2 Vana  87 Ia 24.5188 mA
[17:21:10.826] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  3 Vana  85 Ia 23.7188 mA
[17:21:10.926] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  4 Vana  87 Ia 24.5188 mA
[17:21:11.027] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  5 Vana  85 Ia 23.7188 mA
[17:21:11.128] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  6 Vana  87 Ia 24.5188 mA
[17:21:11.229] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  7 Vana  85 Ia 23.7188 mA
[17:21:11.329] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  8 Vana  87 Ia 23.7188 mA
[17:21:11.431] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  9 Vana  89 Ia 24.5188 mA
[17:21:11.531] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 10 Vana  87 Ia 24.5188 mA
[17:21:11.634] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 11 Vana  85 Ia 23.7188 mA
[17:21:11.735] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 21.3187 mA
[17:21:11.836] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  1 Vana  94 Ia 24.5188 mA
[17:21:11.937] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  2 Vana  92 Ia 24.5188 mA
[17:21:12.037] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  3 Vana  90 Ia 23.7188 mA
[17:21:12.139] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  4 Vana  92 Ia 24.5188 mA
[17:21:12.240] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  5 Vana  90 Ia 23.7188 mA
[17:21:12.340] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  6 Vana  92 Ia 24.5188 mA
[17:21:12.441] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  7 Vana  90 Ia 23.7188 mA
[17:21:12.542] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  8 Vana  92 Ia 24.5188 mA
[17:21:12.643] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  9 Vana  90 Ia 23.7188 mA
[17:21:12.744] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 10 Vana  92 Ia 23.7188 mA
[17:21:12.844] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 11 Vana  94 Ia 25.3187 mA
[17:21:12.946] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 22.9188 mA
[17:21:13.046] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  1 Vana  85 Ia 25.3187 mA
[17:21:13.147] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  2 Vana  78 Ia 23.7188 mA
[17:21:13.247] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  3 Vana  80 Ia 23.7188 mA
[17:21:13.348] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  4 Vana  82 Ia 24.5188 mA
[17:21:13.449] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  5 Vana  80 Ia 23.7188 mA
[17:21:13.550] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  6 Vana  82 Ia 24.5188 mA
[17:21:13.651] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  7 Vana  80 Ia 24.5188 mA
[17:21:13.752] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  8 Vana  78 Ia 22.9188 mA
[17:21:13.853] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  9 Vana  85 Ia 25.3187 mA
[17:21:13.954] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 10 Vana  78 Ia 23.7188 mA
[17:21:14.054] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 11 Vana  80 Ia 23.7188 mA
[17:21:14.155] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 23.7188 mA
[17:21:14.256] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  1 Vana  80 Ia 24.5188 mA
[17:21:14.357] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  2 Vana  78 Ia 23.7188 mA
[17:21:14.458] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  3 Vana  80 Ia 25.3187 mA
[17:21:14.558] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  4 Vana  73 Ia 22.9188 mA
[17:21:14.659] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  5 Vana  80 Ia 25.3187 mA
[17:21:14.760] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  6 Vana  73 Ia 22.9188 mA
[17:21:14.861] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  7 Vana  80 Ia 25.3187 mA
[17:21:14.962] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  8 Vana  73 Ia 22.9188 mA
[17:21:15.062] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  9 Vana  80 Ia 24.5188 mA
[17:21:15.163] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 10 Vana  78 Ia 23.7188 mA
[17:21:15.263] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 11 Vana  80 Ia 25.3187 mA
[17:21:15.365] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 21.3187 mA
[17:21:15.465] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  94 Ia 25.3187 mA
[17:21:15.566] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  2 Vana  87 Ia 23.7188 mA
[17:21:15.667] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  3 Vana  89 Ia 24.5188 mA
[17:21:15.768] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  4 Vana  87 Ia 23.7188 mA
[17:21:15.869] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  5 Vana  89 Ia 23.7188 mA
[17:21:15.969] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  6 Vana  91 Ia 24.5188 mA
[17:21:16.070] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  7 Vana  89 Ia 24.5188 mA
[17:21:16.171] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  8 Vana  87 Ia 24.5188 mA
[17:21:16.272] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  9 Vana  85 Ia 23.7188 mA
[17:21:16.373] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 10 Vana  87 Ia 24.5188 mA
[17:21:16.474] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 11 Vana  85 Ia 22.9188 mA
[17:21:16.575] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 22.9188 mA
[17:21:16.676] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  1 Vana  85 Ia 24.5188 mA
[17:21:16.777] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  2 Vana  83 Ia 23.7188 mA
[17:21:16.877] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  3 Vana  85 Ia 24.5188 mA
[17:21:16.979] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  4 Vana  83 Ia 23.7188 mA
[17:21:17.080] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  5 Vana  85 Ia 24.5188 mA
[17:21:17.180] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  6 Vana  83 Ia 23.7188 mA
[17:21:17.280] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  7 Vana  85 Ia 24.5188 mA
[17:21:17.381] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  8 Vana  83 Ia 24.5188 mA
[17:21:17.483] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  9 Vana  81 Ia 23.7188 mA
[17:21:17.583] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 10 Vana  83 Ia 23.7188 mA
[17:21:17.684] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 11 Vana  85 Ia 24.5188 mA
[17:21:17.786] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 22.1188 mA
[17:21:17.887] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana  89 Ia 24.5188 mA
[17:21:17.988] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  2 Vana  87 Ia 24.5188 mA
[17:21:18.089] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  3 Vana  85 Ia 23.7188 mA
[17:21:18.189] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  4 Vana  87 Ia 24.5188 mA
[17:21:18.291] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  5 Vana  85 Ia 23.7188 mA
[17:21:18.391] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  6 Vana  87 Ia 24.5188 mA
[17:21:18.492] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  7 Vana  85 Ia 23.7188 mA
[17:21:18.592] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  8 Vana  87 Ia 24.5188 mA
[17:21:18.693] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  9 Vana  85 Ia 23.7188 mA
[17:21:18.794] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 10 Vana  87 Ia 24.5188 mA
[17:21:18.894] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 11 Vana  85 Ia 23.7188 mA
[17:21:18.996] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 22.1188 mA
[17:21:19.097] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  1 Vana  89 Ia 24.5188 mA
[17:21:19.197] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  2 Vana  87 Ia 24.5188 mA
[17:21:19.298] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  3 Vana  85 Ia 23.7188 mA
[17:21:19.398] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  4 Vana  87 Ia 24.5188 mA
[17:21:19.499] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  5 Vana  85 Ia 24.5188 mA
[17:21:19.599] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  6 Vana  83 Ia 23.7188 mA
[17:21:19.700] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  7 Vana  85 Ia 23.7188 mA
[17:21:19.801] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  8 Vana  87 Ia 24.5188 mA
[17:21:19.902] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  9 Vana  85 Ia 23.7188 mA
[17:21:19.003] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 10 Vana  87 Ia 24.5188 mA
[17:21:20.106] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 11 Vana  85 Ia 23.7188 mA
[17:21:20.208] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 22.9188 mA
[17:21:20.309] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  1 Vana  85 Ia 25.3187 mA
[17:21:20.409] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  2 Vana  78 Ia 22.9188 mA
[17:21:20.510] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  3 Vana  85 Ia 25.3187 mA
[17:21:20.610] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  4 Vana  78 Ia 22.9188 mA
[17:21:20.711] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  5 Vana  85 Ia 25.3187 mA
[17:21:20.812] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  6 Vana  78 Ia 22.9188 mA
[17:21:20.913] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  7 Vana  85 Ia 25.3187 mA
[17:21:21.014] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  8 Vana  78 Ia 22.9188 mA
[17:21:21.114] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  9 Vana  85 Ia 25.3187 mA
[17:21:21.215] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 10 Vana  78 Ia 22.9188 mA
[17:21:21.316] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 11 Vana  85 Ia 25.3187 mA
[17:21:21.417] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 22.1188 mA
[17:21:21.517] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  89 Ia 24.5188 mA
[17:21:21.618] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  2 Vana  87 Ia 23.7188 mA
[17:21:21.719] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  3 Vana  89 Ia 24.5188 mA
[17:21:21.820] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  4 Vana  87 Ia 23.7188 mA
[17:21:21.921] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  5 Vana  89 Ia 24.5188 mA
[17:21:22.022] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  6 Vana  87 Ia 23.7188 mA
[17:21:22.122] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  7 Vana  89 Ia 24.5188 mA
[17:21:22.223] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  8 Vana  87 Ia 24.5188 mA
[17:21:22.324] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  9 Vana  85 Ia 23.7188 mA
[17:21:22.424] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 10 Vana  87 Ia 24.5188 mA
[17:21:22.525] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 11 Vana  85 Ia 23.7188 mA
[17:21:22.627] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 22.9188 mA
[17:21:22.728] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  85 Ia 24.5188 mA
[17:21:22.828] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  2 Vana  83 Ia 24.5188 mA
[17:21:22.930] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  3 Vana  81 Ia 23.7188 mA
[17:21:23.030] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  4 Vana  83 Ia 24.5188 mA
[17:21:23.131] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  5 Vana  81 Ia 23.7188 mA
[17:21:23.232] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  6 Vana  83 Ia 24.5188 mA
[17:21:23.332] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  7 Vana  81 Ia 23.7188 mA
[17:21:23.433] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  8 Vana  83 Ia 24.5188 mA
[17:21:23.533] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  9 Vana  81 Ia 24.5188 mA
[17:21:23.634] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 10 Vana  79 Ia 22.9188 mA
[17:21:23.735] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 11 Vana  86 Ia 25.3187 mA
[17:21:23.837] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 22.9188 mA
[17:21:23.937] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  1 Vana  85 Ia 25.3187 mA
[17:21:24.038] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  2 Vana  78 Ia 22.9188 mA
[17:21:24.139] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  3 Vana  85 Ia 24.5188 mA
[17:21:24.240] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  4 Vana  83 Ia 24.5188 mA
[17:21:24.341] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  5 Vana  81 Ia 23.7188 mA
[17:21:24.442] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  6 Vana  83 Ia 24.5188 mA
[17:21:24.543] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  7 Vana  81 Ia 23.7188 mA
[17:21:24.643] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  8 Vana  83 Ia 24.5188 mA
[17:21:24.744] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  9 Vana  81 Ia 23.7188 mA
[17:21:24.845] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 10 Vana  83 Ia 24.5188 mA
[17:21:24.946] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 11 Vana  81 Ia 23.7188 mA
[17:21:25.047] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 22.1188 mA
[17:21:25.148] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  1 Vana  89 Ia 24.5188 mA
[17:21:25.249] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  2 Vana  87 Ia 24.5188 mA
[17:21:25.349] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  3 Vana  85 Ia 24.5188 mA
[17:21:25.450] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  4 Vana  83 Ia 23.7188 mA
[17:21:25.550] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  5 Vana  85 Ia 24.5188 mA
[17:21:25.651] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  6 Vana  83 Ia 24.5188 mA
[17:21:25.751] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  7 Vana  81 Ia 23.7188 mA
[17:21:25.852] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  8 Vana  83 Ia 23.7188 mA
[17:21:25.953] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  9 Vana  85 Ia 24.5188 mA
[17:21:26.053] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 10 Vana  83 Ia 23.7188 mA
[17:21:26.154] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 11 Vana  85 Ia 23.7188 mA
[17:21:26.256] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 22.9188 mA
[17:21:26.356] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  85 Ia 24.5188 mA
[17:21:26.457] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  2 Vana  83 Ia 23.7188 mA
[17:21:26.558] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  3 Vana  85 Ia 24.5188 mA
[17:21:26.658] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  4 Vana  83 Ia 23.7188 mA
[17:21:26.760] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  5 Vana  85 Ia 24.5188 mA
[17:21:26.860] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  6 Vana  83 Ia 23.7188 mA
[17:21:26.961] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  7 Vana  85 Ia 24.5188 mA
[17:21:27.062] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  8 Vana  83 Ia 23.7188 mA
[17:21:27.163] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  9 Vana  85 Ia 24.5188 mA
[17:21:27.264] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 10 Vana  83 Ia 23.7188 mA
[17:21:27.365] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 11 Vana  85 Ia 24.5188 mA
[17:21:27.466] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 23.7188 mA
[17:21:27.567] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  80 Ia 24.5188 mA
[17:21:27.667] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  2 Vana  78 Ia 23.7188 mA
[17:21:27.768] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  3 Vana  80 Ia 24.5188 mA
[17:21:27.869] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  4 Vana  78 Ia 23.7188 mA
[17:21:27.970] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  5 Vana  80 Ia 24.5188 mA
[17:21:28.070] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  6 Vana  78 Ia 23.7188 mA
[17:21:28.171] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  7 Vana  80 Ia 25.3187 mA
[17:21:28.271] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  8 Vana  73 Ia 22.1188 mA
[17:21:28.373] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  9 Vana  84 Ia 25.3187 mA
[17:21:28.474] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 10 Vana  77 Ia 23.7188 mA
[17:21:28.574] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 11 Vana  79 Ia 24.5188 mA
[17:21:28.676] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 22.9188 mA
[17:21:28.776] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  1 Vana  85 Ia 25.3187 mA
[17:21:28.878] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  2 Vana  78 Ia 22.9188 mA
[17:21:28.979] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  3 Vana  85 Ia 24.5188 mA
[17:21:29.079] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  4 Vana  83 Ia 24.5188 mA
[17:21:29.180] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  5 Vana  81 Ia 23.7188 mA
[17:21:29.281] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  6 Vana  83 Ia 24.5188 mA
[17:21:29.381] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  7 Vana  81 Ia 24.5188 mA
[17:21:29.482] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  8 Vana  79 Ia 22.9188 mA
[17:21:29.583] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  9 Vana  86 Ia 25.3187 mA
[17:21:29.684] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 10 Vana  79 Ia 22.9188 mA
[17:21:29.785] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 11 Vana  86 Ia 25.3187 mA
[17:21:29.813] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  85
[17:21:29.814] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  94
[17:21:29.814] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  80
[17:21:29.814] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  80
[17:21:29.814] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  85
[17:21:29.816] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  85
[17:21:29.816] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  85
[17:21:29.816] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  85
[17:21:29.816] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  85
[17:21:29.816] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  85
[17:21:29.816] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  86
[17:21:29.817] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  81
[17:21:29.817] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  85
[17:21:29.817] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  85
[17:21:29.817] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  79
[17:21:29.817] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  86
[17:21:31.644] <TB3>     INFO: PixTestPretest::setVana() done, Module Ia 393.1 mA = 24.5688 mA/ROC
[17:21:31.644] <TB3>     INFO: i(loss) [mA/ROC]:     20.1  20.9  20.1  20.9  20.1  20.1  20.1  20.1  20.9  19.3  20.9  19.3  20.1  20.1  20.1  20.9
[17:21:31.677] <TB3>     INFO:    ----------------------------------------------------------------------
[17:21:31.677] <TB3>     INFO:    PixTestPretest::findWorkingPixel()
[17:21:31.677] <TB3>     INFO:    ----------------------------------------------------------------------
[17:21:31.813] <TB3>     INFO: Expecting 231680 events.
[17:21:40.044] <TB3>     INFO: 231680 events read in total (7514ms).
[17:21:40.200] <TB3>     INFO: Test took 8520ms.
[17:21:40.402] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 91 and Delta(CalDel) = 62
[17:21:40.405] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 99 and Delta(CalDel) = 62
[17:21:40.409] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 98 and Delta(CalDel) = 62
[17:21:40.412] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 104 and Delta(CalDel) = 62
[17:21:40.416] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 81 and Delta(CalDel) = 63
[17:21:40.419] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 95 and Delta(CalDel) = 65
[17:21:40.423] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 86 and Delta(CalDel) = 60
[17:21:40.426] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 83 and Delta(CalDel) = 63
[17:21:40.430] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 95 and Delta(CalDel) = 65
[17:21:40.433] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 64 and Delta(CalDel) = 66
[17:21:40.437] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 102 and Delta(CalDel) = 65
[17:21:40.440] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 86 and Delta(CalDel) = 60
[17:21:40.444] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 92 and Delta(CalDel) = 59
[17:21:40.447] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 87 and Delta(CalDel) = 60
[17:21:40.451] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 96 and Delta(CalDel) = 61
[17:21:40.454] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 101 and Delta(CalDel) = 63
[17:21:40.496] <TB3>     INFO: Found working pixel in all ROCs: col/row = 12/22
[17:21:40.531] <TB3>     INFO:    ----------------------------------------------------------------------
[17:21:40.531] <TB3>     INFO:    PixTestPretest::setVthrCompCalDel()
[17:21:40.531] <TB3>     INFO:    ----------------------------------------------------------------------
[17:21:40.668] <TB3>     INFO: Expecting 231680 events.
[17:21:48.937] <TB3>     INFO: 231680 events read in total (7555ms).
[17:21:48.941] <TB3>     INFO: Test took 8405ms.
[17:21:48.964] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 137 +/- 30.5
[17:21:49.279] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 131 +/- 31
[17:21:49.284] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 158 +/- 31
[17:21:49.287] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 133 +/- 31
[17:21:49.291] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 140 +/- 30.5
[17:21:49.294] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 144 +/- 32
[17:21:49.297] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 128 +/- 30.5
[17:21:49.302] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 153 +/- 31.5
[17:21:49.305] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 145 +/- 32
[17:21:49.309] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 163 +/- 33
[17:21:49.312] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 144 +/- 32
[17:21:49.316] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 132 +/- 29.5
[17:21:49.320] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 130 +/- 30
[17:21:49.323] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 145 +/- 30
[17:21:49.326] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 136 +/- 31.5
[17:21:49.330] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 142 +/- 31
[17:21:49.366] <TB3>     INFO: PixTestPretest::setVthrCompCalDel() done
[17:21:49.366] <TB3>     INFO: CalDel:      137   131   158   133   140   144   128   153   145   163   144   132   130   145   136   142
[17:21:49.366] <TB3>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[17:21:49.371] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//dacParameters_C0.dat
[17:21:49.371] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//dacParameters_C1.dat
[17:21:49.372] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//dacParameters_C2.dat
[17:21:49.372] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//dacParameters_C3.dat
[17:21:49.372] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//dacParameters_C4.dat
[17:21:49.372] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//dacParameters_C5.dat
[17:21:49.372] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//dacParameters_C6.dat
[17:21:49.373] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//dacParameters_C7.dat
[17:21:49.373] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//dacParameters_C8.dat
[17:21:49.373] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//dacParameters_C9.dat
[17:21:49.373] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//dacParameters_C10.dat
[17:21:49.373] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//dacParameters_C11.dat
[17:21:49.373] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//dacParameters_C12.dat
[17:21:49.374] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//dacParameters_C13.dat
[17:21:49.374] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//dacParameters_C14.dat
[17:21:49.374] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//dacParameters_C15.dat
[17:21:49.374] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-2-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//tbmParameters_C0a.dat
[17:21:49.374] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-2-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//tbmParameters_C0b.dat
[17:21:49.374] <TB3>     INFO: PixTestPretest::doTest() done, duration: 57 seconds
[17:21:49.374] <TB3>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[17:21:49.461] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[17:21:49.462] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[17:21:49.462] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[17:21:49.462] <TB3>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[17:21:49.464] <TB3>     INFO: ######################################################################
[17:21:49.464] <TB3>     INFO: PixTestTiming::doTest()
[17:21:49.464] <TB3>     INFO: ######################################################################
[17:21:49.464] <TB3>     INFO:    ----------------------------------------------------------------------
[17:21:49.464] <TB3>     INFO:    PixTestTiming::TBMPhaseScan()
[17:21:49.464] <TB3>     INFO:    ----------------------------------------------------------------------
[17:21:49.465] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[17:21:51.361] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[17:21:53.634] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[17:21:55.907] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[17:21:58.181] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[17:22:00.454] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[17:22:02.727] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[17:22:04.001] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[17:22:07.274] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[17:22:08.794] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[17:22:10.314] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[17:22:11.833] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[17:22:13.353] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[17:22:14.873] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[17:22:16.392] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[17:22:17.912] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[17:22:19.431] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[17:22:20.951] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[17:22:22.471] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[17:22:23.991] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[17:22:25.511] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[17:22:27.031] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[17:22:28.550] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[17:22:30.072] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[17:22:31.592] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[17:22:33.114] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[17:22:34.635] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[17:22:36.154] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[17:22:37.676] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[17:22:39.196] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[17:22:40.717] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[17:22:42.237] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[17:22:43.759] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[17:22:45.278] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[17:22:46.798] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[17:22:48.319] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[17:22:49.839] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[17:22:51.360] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[17:22:52.881] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[17:22:54.401] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[17:22:55.921] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[17:22:58.194] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[17:22:59.713] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[17:23:01.233] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[17:23:03.506] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[17:23:05.025] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[17:23:06.545] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[17:23:08.064] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[17:23:10.338] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[17:23:12.611] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[17:23:14.885] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[17:23:17.158] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[17:23:19.432] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[17:23:21.706] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[17:23:23.979] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[17:23:26.252] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[17:23:28.525] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[17:23:30.799] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[17:23:33.071] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[17:23:35.344] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[17:23:37.617] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[17:23:39.891] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[17:23:42.166] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[17:23:44.439] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[17:23:46.713] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[17:23:48.986] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[17:23:51.259] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[17:23:53.532] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[17:23:55.805] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[17:23:58.078] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[17:24:00.351] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[17:24:02.625] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[17:24:04.904] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[17:24:07.178] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[17:24:09.454] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[17:24:11.729] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[17:24:13.002] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[17:24:16.276] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[17:24:18.549] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[17:24:20.822] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[17:24:23.095] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[17:24:24.614] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[17:24:26.889] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[17:24:29.162] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[17:24:31.435] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[17:24:33.708] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[17:24:35.981] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[17:24:38.254] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[17:24:40.527] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[17:24:42.048] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[17:24:43.567] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[17:24:45.086] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[17:24:46.606] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[17:24:48.125] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[17:24:49.644] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[17:24:51.165] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[17:24:52.683] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[17:24:54.203] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[17:24:55.725] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[17:24:57.245] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[17:24:58.765] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[17:25:00.286] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[17:25:01.807] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[17:25:03.327] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[17:25:04.848] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[17:25:07.122] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[17:25:08.643] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[17:25:10.163] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[17:25:11.685] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[17:25:13.206] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[17:25:14.727] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[17:25:16.249] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[17:25:17.769] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[17:25:20.042] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[17:25:22.316] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[17:25:24.589] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[17:25:26.863] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[17:25:29.136] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[17:25:31.412] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[17:25:33.686] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[17:25:35.959] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[17:25:38.232] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[17:25:40.507] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[17:25:42.781] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[17:25:45.054] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[17:25:47.329] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[17:25:49.601] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[17:25:51.874] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[17:25:54.532] <TB3>     INFO: TBM Phase Settings: 236
[17:25:54.532] <TB3>     INFO: 400MHz Phase: 3
[17:25:54.532] <TB3>     INFO: 160MHz Phase: 7
[17:25:54.532] <TB3>     INFO: Functional Phase Area: 3
[17:25:54.535] <TB3>     INFO: Test took 245071 ms.
[17:25:54.535] <TB3>     INFO: PixTestTiming::TBMPhaseScan() done.
[17:25:54.535] <TB3>     INFO:    ----------------------------------------------------------------------
[17:25:54.535] <TB3>     INFO:    PixTestTiming::ROCDelayScan()
[17:25:54.535] <TB3>     INFO:    ----------------------------------------------------------------------
[17:25:54.535] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[17:25:55.677] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[17:25:59.453] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[17:26:03.229] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[17:26:07.005] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[17:26:10.780] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[17:26:14.559] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[17:26:18.337] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[17:26:22.117] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[17:26:23.637] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[17:26:25.157] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[17:26:26.679] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[17:26:28.198] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[17:26:29.718] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[17:26:31.239] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[17:26:32.759] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[17:26:34.280] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[17:26:35.802] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[17:26:37.333] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[17:26:38.852] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[17:26:40.383] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[17:26:41.903] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[17:26:43.428] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[17:26:44.954] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[17:26:46.473] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[17:26:47.993] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[17:26:49.519] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[17:26:51.794] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[17:26:54.068] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[17:26:56.342] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[17:26:58.616] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[17:27:00.890] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[17:27:02.413] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[17:27:03.933] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[17:27:05.454] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[17:27:07.738] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[17:27:10.018] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[17:27:12.291] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[17:27:14.567] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[17:27:16.841] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[17:27:18.360] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[17:27:19.886] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[17:27:21.405] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[17:27:23.682] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[17:27:25.957] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[17:27:28.235] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[17:27:30.508] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[17:27:32.782] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[17:27:34.307] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[17:27:35.828] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[17:27:37.350] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[17:27:38.870] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[17:27:40.390] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[17:27:41.910] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[17:27:43.430] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[17:27:44.951] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[17:27:46.472] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[17:27:47.992] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[17:27:49.511] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[17:27:51.032] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[17:27:52.552] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[17:27:54.072] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[17:27:55.592] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[17:27:57.112] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[17:27:59.022] <TB3>     INFO: ROC Delay Settings: 228
[17:27:59.022] <TB3>     INFO: ROC Header-Trailer/Token Delay: 11
[17:27:59.022] <TB3>     INFO: ROC Port 0 Delay: 4
[17:27:59.022] <TB3>     INFO: ROC Port 1 Delay: 4
[17:27:59.022] <TB3>     INFO: Functional ROC Area: 3
[17:27:59.026] <TB3>     INFO: Test took 124491 ms.
[17:27:59.026] <TB3>     INFO: PixTestTiming::ROCDelayScan() done.
[17:27:59.026] <TB3>     INFO:    ----------------------------------------------------------------------
[17:27:59.026] <TB3>     INFO:    PixTestTiming::TimingTest()
[17:27:59.026] <TB3>     INFO:    ----------------------------------------------------------------------
[17:28:00.165] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8040 40c8 40c9 40c8 40c9 40c8 40c9 40c8 40c9 e062 c000 a101 80b1 40c8 40c8 40c8 40c8 40c8 40c8 40c8 40c8 e062 c000 
[17:28:00.165] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 80b1 40c8 40c8 40c8 40c8 40c8 40c8 40c8 40c8 e022 c000 a102 80c0 40c8 40c8 40c8 40c8 40c8 40c8 40c8 40c8 e022 c000 
[17:28:00.166] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80c0 40c8 40c8 40c8 40c8 40c8 40c8 40c8 40c8 e022 c000 a103 8000 40c9 40c9 40c9 40c9 40c9 40c9 40c9 40c9 e022 c000 
[17:28:00.166] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[17:28:14.528] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:28:14.528] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[17:28:28.906] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:28:28.906] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[17:28:43.257] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:28:43.257] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[17:28:57.580] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:28:57.580] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[17:29:11.935] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:29:11.935] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[17:29:26.092] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:29:26.092] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[17:29:40.270] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:29:40.270] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[17:29:54.445] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:29:54.445] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[17:30:08.707] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:30:08.707] <TB3>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[17:30:22.833] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:30:23.210] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:30:23.223] <TB3>     INFO: Decoding statistics:
[17:30:23.223] <TB3>     INFO:   General information:
[17:30:23.223] <TB3>     INFO: 	 16bit words read:         240000000
[17:30:23.223] <TB3>     INFO: 	 valid events total:       20000000
[17:30:23.223] <TB3>     INFO: 	 empty events:             20000000
[17:30:23.223] <TB3>     INFO: 	 valid events with pixels: 0
[17:30:23.223] <TB3>     INFO: 	 valid pixel hits:         0
[17:30:23.223] <TB3>     INFO:   Event errors: 	           0
[17:30:23.223] <TB3>     INFO: 	 start marker:             0
[17:30:23.223] <TB3>     INFO: 	 stop marker:              0
[17:30:23.223] <TB3>     INFO: 	 overflow:                 0
[17:30:23.223] <TB3>     INFO: 	 invalid 5bit words:       0
[17:30:23.223] <TB3>     INFO: 	 invalid XOR eye diagram:  0
[17:30:23.223] <TB3>     INFO:   TBM errors: 		           0
[17:30:23.223] <TB3>     INFO: 	 flawed TBM headers:       0
[17:30:23.223] <TB3>     INFO: 	 flawed TBM trailers:      0
[17:30:23.223] <TB3>     INFO: 	 event ID mismatches:      0
[17:30:23.223] <TB3>     INFO:   ROC errors: 		           0
[17:30:23.223] <TB3>     INFO: 	 missing ROC header(s):    0
[17:30:23.223] <TB3>     INFO: 	 misplaced readback start: 0
[17:30:23.223] <TB3>     INFO:   Pixel decoding errors:	   0
[17:30:23.224] <TB3>     INFO: 	 pixel data incomplete:    0
[17:30:23.224] <TB3>     INFO: 	 pixel address:            0
[17:30:23.224] <TB3>     INFO: 	 pulse height fill bit:    0
[17:30:23.224] <TB3>     INFO: 	 buffer corruption:        0
[17:30:23.224] <TB3>     INFO:    ----------------------------------------------------------------------
[17:30:23.224] <TB3>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[17:30:23.224] <TB3>     INFO:    ----------------------------------------------------------------------
[17:30:23.224] <TB3>     INFO:    ----------------------------------------------------------------------
[17:30:23.224] <TB3>     INFO:    Read back bit status: 1
[17:30:23.224] <TB3>     INFO:    ----------------------------------------------------------------------
[17:30:23.224] <TB3>     INFO:    ----------------------------------------------------------------------
[17:30:23.224] <TB3>     INFO:    Timings are good!
[17:30:23.224] <TB3>     INFO:    ----------------------------------------------------------------------
[17:30:23.224] <TB3>     INFO: Test took 144198 ms.
[17:30:23.224] <TB3>     INFO: PixTestTiming::TimingTest() done.
[17:30:23.224] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-2-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//tbmParameters_C0a.dat
[17:30:23.224] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-2-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//tbmParameters_C0b.dat
[17:30:23.224] <TB3>     INFO: PixTestTiming::doTest took 513762 ms.
[17:30:23.224] <TB3>     INFO: PixTestTiming::doTest() done
[17:30:23.224] <TB3>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[17:30:23.224] <TB3>     INFO: Write out TBMPhaseScan_0_V0
[17:30:23.224] <TB3>     INFO: Write out TBMPhaseScan_1_V0
[17:30:23.225] <TB3>     INFO: Write out CombinedTBMPhaseScan_V0
[17:30:23.225] <TB3>     INFO: Write out ROCDelayScan3_V0
[17:30:23.225] <TB3>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[17:30:23.225] <TB3>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[17:30:23.578] <TB3>     INFO: ######################################################################
[17:30:23.578] <TB3>     INFO: PixTestAlive::doTest()
[17:30:23.578] <TB3>     INFO: ######################################################################
[17:30:23.581] <TB3>     INFO:    ----------------------------------------------------------------------
[17:30:23.581] <TB3>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[17:30:23.581] <TB3>     INFO:    ----------------------------------------------------------------------
[17:30:23.582] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[17:30:23.928] <TB3>     INFO: Expecting 41600 events.
[17:30:28.006] <TB3>     INFO: 41600 events read in total (3363ms).
[17:30:28.007] <TB3>     INFO: Test took 4425ms.
[17:30:28.015] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:30:28.016] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[17:30:28.016] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[17:30:28.388] <TB3>     INFO: PixTestAlive::aliveTest() done
[17:30:28.388] <TB3>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[17:30:28.388] <TB3>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[17:30:28.391] <TB3>     INFO:    ----------------------------------------------------------------------
[17:30:28.391] <TB3>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[17:30:28.391] <TB3>     INFO:    ----------------------------------------------------------------------
[17:30:28.392] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[17:30:28.737] <TB3>     INFO: Expecting 41600 events.
[17:30:31.706] <TB3>     INFO: 41600 events read in total (2254ms).
[17:30:31.706] <TB3>     INFO: Test took 3314ms.
[17:30:31.706] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:30:31.706] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[17:30:31.707] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[17:30:31.707] <TB3>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[17:30:32.114] <TB3>     INFO: PixTestAlive::maskTest() done
[17:30:32.114] <TB3>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[17:30:32.116] <TB3>     INFO:    ----------------------------------------------------------------------
[17:30:32.116] <TB3>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[17:30:32.116] <TB3>     INFO:    ----------------------------------------------------------------------
[17:30:32.118] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[17:30:32.469] <TB3>     INFO: Expecting 41600 events.
[17:30:36.569] <TB3>     INFO: 41600 events read in total (3385ms).
[17:30:36.569] <TB3>     INFO: Test took 4451ms.
[17:30:36.577] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:30:36.577] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[17:30:36.577] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[17:30:36.952] <TB3>     INFO: PixTestAlive::addressDecodingTest() done
[17:30:36.952] <TB3>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[17:30:36.952] <TB3>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[17:30:36.952] <TB3>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[17:30:36.961] <TB3>     INFO: ######################################################################
[17:30:36.961] <TB3>     INFO: PixTestTrim::doTest()
[17:30:36.961] <TB3>     INFO: ######################################################################
[17:30:36.964] <TB3>     INFO:    ----------------------------------------------------------------------
[17:30:36.964] <TB3>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[17:30:36.964] <TB3>     INFO:    ----------------------------------------------------------------------
[17:30:37.040] <TB3>     INFO: ---> VthrComp thr map (minimal VthrComp)
[17:30:37.041] <TB3>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[17:30:37.080] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[17:30:37.080] <TB3>     INFO:     run 1 of 1
[17:30:37.080] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:30:37.423] <TB3>     INFO: Expecting 5025280 events.
[17:31:21.791] <TB3>     INFO: 1352344 events read in total (43653ms).
[17:32:05.275] <TB3>     INFO: 2688024 events read in total (87137ms).
[17:32:48.941] <TB3>     INFO: 4032880 events read in total (130804ms).
[17:33:20.892] <TB3>     INFO: 5025280 events read in total (162755ms).
[17:33:20.937] <TB3>     INFO: Test took 163857ms.
[17:33:20.004] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:33:21.118] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:33:22.622] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:33:24.055] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:33:25.485] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:33:26.946] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:33:28.362] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:33:29.779] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:33:31.183] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:33:32.569] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:33:34.037] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:33:35.362] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:33:36.831] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:33:38.265] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:33:39.753] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:33:41.157] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:33:42.588] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:33:44.038] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 256028672
[17:33:44.042] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 103.648 minThrLimit = 103.544 minThrNLimit = 130.507 -> result = 103.648 -> 103
[17:33:44.042] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.1161 minThrLimit = 93.0861 minThrNLimit = 120.293 -> result = 93.1161 -> 93
[17:33:44.043] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 83.9368 minThrLimit = 83.9263 minThrNLimit = 112.857 -> result = 83.9368 -> 83
[17:33:44.043] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.7249 minThrLimit = 97.7133 minThrNLimit = 125.403 -> result = 97.7249 -> 97
[17:33:44.044] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.1552 minThrLimit = 88.134 minThrNLimit = 116.745 -> result = 88.1552 -> 88
[17:33:44.044] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.272 minThrLimit = 89.2488 minThrNLimit = 117.608 -> result = 89.272 -> 89
[17:33:44.045] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.9863 minThrLimit = 95.9684 minThrNLimit = 118.899 -> result = 95.9863 -> 95
[17:33:44.045] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 82.2708 minThrLimit = 82.2615 minThrNLimit = 108.824 -> result = 82.2708 -> 82
[17:33:44.045] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.8281 minThrLimit = 98.7838 minThrNLimit = 128.178 -> result = 98.8281 -> 98
[17:33:44.046] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 76.8401 minThrLimit = 76.7434 minThrNLimit = 101.009 -> result = 76.8401 -> 76
[17:33:44.046] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.488 minThrLimit = 98.4849 minThrNLimit = 127.348 -> result = 98.488 -> 98
[17:33:44.047] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 82.109 minThrLimit = 82.1084 minThrNLimit = 115.497 -> result = 82.109 -> 82
[17:33:44.047] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.2133 minThrLimit = 95.1624 minThrNLimit = 127.497 -> result = 95.2133 -> 95
[17:33:44.047] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 81.9111 minThrLimit = 81.8971 minThrNLimit = 110.071 -> result = 81.9111 -> 81
[17:33:44.048] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.6655 minThrLimit = 90.6638 minThrNLimit = 118.596 -> result = 90.6655 -> 90
[17:33:44.048] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.593 minThrLimit = 86.5335 minThrNLimit = 118.113 -> result = 86.593 -> 86
[17:33:44.048] <TB3>     INFO: ROC 0 VthrComp = 103
[17:33:44.048] <TB3>     INFO: ROC 1 VthrComp = 93
[17:33:44.049] <TB3>     INFO: ROC 2 VthrComp = 83
[17:33:44.049] <TB3>     INFO: ROC 3 VthrComp = 97
[17:33:44.049] <TB3>     INFO: ROC 4 VthrComp = 88
[17:33:44.049] <TB3>     INFO: ROC 5 VthrComp = 89
[17:33:44.049] <TB3>     INFO: ROC 6 VthrComp = 95
[17:33:44.049] <TB3>     INFO: ROC 7 VthrComp = 82
[17:33:44.049] <TB3>     INFO: ROC 8 VthrComp = 98
[17:33:44.049] <TB3>     INFO: ROC 9 VthrComp = 76
[17:33:44.050] <TB3>     INFO: ROC 10 VthrComp = 98
[17:33:44.050] <TB3>     INFO: ROC 11 VthrComp = 82
[17:33:44.050] <TB3>     INFO: ROC 12 VthrComp = 95
[17:33:44.050] <TB3>     INFO: ROC 13 VthrComp = 81
[17:33:44.050] <TB3>     INFO: ROC 14 VthrComp = 90
[17:33:44.051] <TB3>     INFO: ROC 15 VthrComp = 86
[17:33:44.051] <TB3>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[17:33:44.051] <TB3>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[17:33:44.067] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[17:33:44.067] <TB3>     INFO:     run 1 of 1
[17:33:44.067] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:33:44.411] <TB3>     INFO: Expecting 5025280 events.
[17:34:20.169] <TB3>     INFO: 883600 events read in total (35043ms).
[17:34:54.683] <TB3>     INFO: 1764560 events read in total (69557ms).
[17:35:29.240] <TB3>     INFO: 2643680 events read in total (104114ms).
[17:36:04.142] <TB3>     INFO: 3514416 events read in total (139016ms).
[17:36:39.209] <TB3>     INFO: 4381368 events read in total (174084ms).
[17:37:05.208] <TB3>     INFO: 5025280 events read in total (200082ms).
[17:37:05.282] <TB3>     INFO: Test took 201216ms.
[17:37:05.461] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:37:05.819] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:37:07.444] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:37:09.037] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:37:10.604] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:37:12.172] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:37:13.750] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:37:15.308] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:37:16.934] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:37:18.487] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:37:20.071] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:37:21.651] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:37:23.234] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:37:24.792] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:37:26.379] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:37:27.967] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:37:29.541] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:37:31.124] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 245723136
[17:37:31.127] <TB3>     INFO:    roc 0 with ID = 0  has maximal Vcal 58.8668 for pixel 12/77 mean/min/max = 45.8748/32.6151/59.1344
[17:37:31.127] <TB3>     INFO:    roc 1 with ID = 1  has maximal Vcal 57.2813 for pixel 18/9 mean/min/max = 44.8209/32.2605/57.3812
[17:37:31.128] <TB3>     INFO:    roc 2 with ID = 2  has maximal Vcal 54.6427 for pixel 24/75 mean/min/max = 43.9894/32.8847/55.0941
[17:37:31.128] <TB3>     INFO:    roc 3 with ID = 3  has maximal Vcal 54.6152 for pixel 51/1 mean/min/max = 43.5553/32.462/54.6487
[17:37:31.128] <TB3>     INFO:    roc 4 with ID = 4  has maximal Vcal 55.4927 for pixel 0/47 mean/min/max = 44.7198/33.8893/55.5502
[17:37:31.129] <TB3>     INFO:    roc 5 with ID = 5  has maximal Vcal 53.6482 for pixel 22/79 mean/min/max = 44.0931/34.0325/54.1537
[17:37:31.129] <TB3>     INFO:    roc 6 with ID = 6  has maximal Vcal 62.5239 for pixel 10/77 mean/min/max = 46.8307/31.0751/62.5862
[17:37:31.129] <TB3>     INFO:    roc 7 with ID = 7  has maximal Vcal 54.4464 for pixel 18/45 mean/min/max = 43.7303/32.4869/54.9736
[17:37:31.130] <TB3>     INFO:    roc 8 with ID = 8  has maximal Vcal 55.0848 for pixel 26/8 mean/min/max = 43.9609/32.4927/55.4292
[17:37:31.130] <TB3>     INFO:    roc 9 with ID = 9  has maximal Vcal 55.6716 for pixel 0/76 mean/min/max = 46.0477/36.2847/55.8106
[17:37:31.130] <TB3>     INFO:    roc 10 with ID = 10  has maximal Vcal 53.4976 for pixel 0/32 mean/min/max = 43.1405/32.1042/54.1769
[17:37:31.131] <TB3>     INFO:    roc 11 with ID = 11  has maximal Vcal 53.227 for pixel 0/1 mean/min/max = 42.7874/32.3049/53.2699
[17:37:31.131] <TB3>     INFO:    roc 12 with ID = 12  has maximal Vcal 54.2003 for pixel 0/1 mean/min/max = 43.6308/32.5079/54.7537
[17:37:31.131] <TB3>     INFO:    roc 13 with ID = 13  has maximal Vcal 55.1691 for pixel 13/59 mean/min/max = 44.2843/33.2989/55.2696
[17:37:31.132] <TB3>     INFO:    roc 14 with ID = 14  has maximal Vcal 55.7735 for pixel 24/79 mean/min/max = 44.9229/33.9161/55.9297
[17:37:31.132] <TB3>     INFO:    roc 15 with ID = 15  has maximal Vcal 55.8506 for pixel 0/75 mean/min/max = 43.9696/32.0795/55.8598
[17:37:31.132] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:37:31.264] <TB3>     INFO: Expecting 411648 events.
[17:37:38.915] <TB3>     INFO: 411648 events read in total (6936ms).
[17:37:38.920] <TB3>     INFO: Expecting 411648 events.
[17:37:46.536] <TB3>     INFO: 411648 events read in total (6944ms).
[17:37:46.546] <TB3>     INFO: Expecting 411648 events.
[17:37:54.200] <TB3>     INFO: 411648 events read in total (6994ms).
[17:37:54.213] <TB3>     INFO: Expecting 411648 events.
[17:38:01.805] <TB3>     INFO: 411648 events read in total (6935ms).
[17:38:01.820] <TB3>     INFO: Expecting 411648 events.
[17:38:09.445] <TB3>     INFO: 411648 events read in total (6964ms).
[17:38:09.464] <TB3>     INFO: Expecting 411648 events.
[17:38:16.887] <TB3>     INFO: 411648 events read in total (6772ms).
[17:38:16.906] <TB3>     INFO: Expecting 411648 events.
[17:38:24.278] <TB3>     INFO: 411648 events read in total (6715ms).
[17:38:24.300] <TB3>     INFO: Expecting 411648 events.
[17:38:31.743] <TB3>     INFO: 411648 events read in total (6785ms).
[17:38:31.768] <TB3>     INFO: Expecting 411648 events.
[17:38:39.301] <TB3>     INFO: 411648 events read in total (6888ms).
[17:38:39.329] <TB3>     INFO: Expecting 411648 events.
[17:38:46.895] <TB3>     INFO: 411648 events read in total (6929ms).
[17:38:46.924] <TB3>     INFO: Expecting 411648 events.
[17:38:54.528] <TB3>     INFO: 411648 events read in total (6956ms).
[17:38:54.560] <TB3>     INFO: Expecting 411648 events.
[17:39:02.076] <TB3>     INFO: 411648 events read in total (6875ms).
[17:39:02.111] <TB3>     INFO: Expecting 411648 events.
[17:39:09.586] <TB3>     INFO: 411648 events read in total (6839ms).
[17:39:09.624] <TB3>     INFO: Expecting 411648 events.
[17:39:17.174] <TB3>     INFO: 411648 events read in total (6913ms).
[17:39:17.219] <TB3>     INFO: Expecting 411648 events.
[17:39:24.755] <TB3>     INFO: 411648 events read in total (6911ms).
[17:39:24.798] <TB3>     INFO: Expecting 411648 events.
[17:39:32.428] <TB3>     INFO: 411648 events read in total (7001ms).
[17:39:32.472] <TB3>     INFO: Test took 121340ms.
[17:39:32.977] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2271 < 35 for itrim = 102; old thr = 34.1592 ... break
[17:39:33.021] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7239 < 35 for itrim+1 = 113; old thr = 34.8084 ... break
[17:39:33.067] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2379 < 35 for itrim = 110; old thr = 34.7223 ... break
[17:39:33.106] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2538 < 35 for itrim = 98; old thr = 33.9208 ... break
[17:39:33.146] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0225 < 35 for itrim = 108; old thr = 34.2099 ... break
[17:39:33.184] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.9175 < 35 for itrim+1 = 96; old thr = 34.1401 ... break
[17:39:33.209] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3971 < 35 for itrim = 109; old thr = 33.0238 ... break
[17:39:33.259] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0931 < 35 for itrim = 109; old thr = 34.4426 ... break
[17:39:33.310] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1291 < 35 for itrim = 116; old thr = 34.5443 ... break
[17:39:33.340] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0079 < 35 for itrim = 89; old thr = 34.6794 ... break
[17:39:33.377] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0568 < 35 for itrim = 96; old thr = 34.7816 ... break
[17:39:33.427] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5078 < 35 for itrim+1 = 102; old thr = 34.7367 ... break
[17:39:33.470] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2375 < 35 for itrim = 94; old thr = 34.7618 ... break
[17:39:33.521] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.587 < 35 for itrim+1 = 112; old thr = 34.954 ... break
[17:39:33.562] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.0739 < 35 for itrim+1 = 99; old thr = 34.9872 ... break
[17:39:33.604] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0712 < 35 for itrim = 101; old thr = 34.6226 ... break
[17:39:33.680] <TB3>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[17:39:33.691] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[17:39:33.691] <TB3>     INFO:     run 1 of 1
[17:39:33.691] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:39:34.033] <TB3>     INFO: Expecting 5025280 events.
[17:40:09.994] <TB3>     INFO: 871552 events read in total (35246ms).
[17:40:45.151] <TB3>     INFO: 1741744 events read in total (70403ms).
[17:41:20.151] <TB3>     INFO: 2611136 events read in total (105403ms).
[17:41:54.995] <TB3>     INFO: 3470264 events read in total (140247ms).
[17:42:29.768] <TB3>     INFO: 4324744 events read in total (175021ms).
[17:42:58.427] <TB3>     INFO: 5025280 events read in total (203679ms).
[17:42:58.505] <TB3>     INFO: Test took 204814ms.
[17:42:58.685] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:42:59.062] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:43:00.631] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:43:02.177] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:43:03.677] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:43:05.199] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:43:06.708] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:43:08.208] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:43:09.796] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:43:11.307] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:43:12.840] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:43:14.384] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:43:15.905] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:43:17.384] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:43:18.899] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:43:20.421] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:43:21.962] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:43:23.477] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 275034112
[17:43:23.479] <TB3>     INFO: ---> TrimStepCorr4 extremal thresholds: 11.926354 .. 54.538975
[17:43:23.553] <TB3>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 1 .. 64 (-1/-1) hits flags = 528 (plus default)
[17:43:23.563] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[17:43:23.563] <TB3>     INFO:     run 1 of 1
[17:43:23.563] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:43:23.905] <TB3>     INFO: Expecting 2129920 events.
[17:44:04.186] <TB3>     INFO: 1120216 events read in total (39566ms).
[17:44:39.240] <TB3>     INFO: 2129920 events read in total (74620ms).
[17:44:39.263] <TB3>     INFO: Test took 75700ms.
[17:44:39.309] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:44:39.408] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:44:40.477] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:44:41.553] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:44:42.626] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:44:43.699] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:44:44.772] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:44:45.842] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:44:46.911] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:44:47.982] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:44:49.055] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:44:50.124] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:44:51.206] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:44:52.289] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:44:53.367] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:44:54.438] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:44:55.508] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:44:56.592] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 245858304
[17:44:56.674] <TB3>     INFO: ---> TrimStepCorr2 extremal thresholds: 19.722447 .. 46.917316
[17:44:56.748] <TB3>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 9 .. 56 (-1/-1) hits flags = 528 (plus default)
[17:44:56.758] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[17:44:56.758] <TB3>     INFO:     run 1 of 1
[17:44:56.758] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:44:57.102] <TB3>     INFO: Expecting 1597440 events.
[17:45:38.105] <TB3>     INFO: 1122792 events read in total (40288ms).
[17:45:54.003] <TB3>     INFO: 1597440 events read in total (57186ms).
[17:45:55.018] <TB3>     INFO: Test took 58260ms.
[17:45:55.052] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:45:55.127] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:45:56.112] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:45:57.105] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:45:58.097] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:45:59.093] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:46:00.092] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:46:01.095] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:46:02.098] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:46:03.107] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:46:04.105] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:46:05.106] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:46:06.108] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:46:07.109] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:46:08.112] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:46:09.108] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:46:10.114] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:46:11.120] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 303226880
[17:46:11.201] <TB3>     INFO: ---> TrimStepCorr1a extremal thresholds: 24.286778 .. 44.139585
[17:46:11.276] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 14 .. 54 (-1/-1) hits flags = 528 (plus default)
[17:46:11.287] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[17:46:11.287] <TB3>     INFO:     run 1 of 1
[17:46:11.287] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:46:11.630] <TB3>     INFO: Expecting 1364480 events.
[17:46:52.079] <TB3>     INFO: 1095752 events read in total (39734ms).
[17:47:02.294] <TB3>     INFO: 1364480 events read in total (49949ms).
[17:47:02.306] <TB3>     INFO: Test took 51019ms.
[17:47:02.338] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:47:02.404] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:47:03.360] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:47:04.319] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:47:05.281] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:47:06.241] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:47:07.201] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:47:08.167] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:47:09.122] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:47:10.085] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:47:11.047] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:47:12.008] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:47:12.970] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:47:13.931] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:47:14.890] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:47:15.848] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:47:16.807] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:47:17.771] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 346943488
[17:47:17.851] <TB3>     INFO: ---> TrimStepCorr1b extremal thresholds: 26.458210 .. 44.139585
[17:47:17.926] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 16 .. 54 (-1/-1) hits flags = 528 (plus default)
[17:47:17.936] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[17:47:17.936] <TB3>     INFO:     run 1 of 1
[17:47:17.936] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:47:18.279] <TB3>     INFO: Expecting 1297920 events.
[17:47:57.497] <TB3>     INFO: 1079088 events read in total (38504ms).
[17:48:05.955] <TB3>     INFO: 1297920 events read in total (46962ms).
[17:48:05.967] <TB3>     INFO: Test took 48032ms.
[17:48:05.999] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:48:06.065] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:48:07.017] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:48:07.977] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:48:08.936] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:48:09.898] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:48:10.857] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:48:11.815] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:48:12.760] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:48:13.720] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:48:14.676] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:48:15.633] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:48:16.591] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:48:17.553] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:48:18.511] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:48:19.469] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:48:20.427] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:48:21.389] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 353103872
[17:48:21.472] <TB3>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[17:48:21.472] <TB3>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[17:48:21.483] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[17:48:21.483] <TB3>     INFO:     run 1 of 1
[17:48:21.483] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:48:21.825] <TB3>     INFO: Expecting 1364480 events.
[17:49:01.317] <TB3>     INFO: 1074072 events read in total (38777ms).
[17:49:12.387] <TB3>     INFO: 1364480 events read in total (49847ms).
[17:49:12.409] <TB3>     INFO: Test took 50926ms.
[17:49:12.446] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:49:12.517] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:49:13.511] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:49:14.518] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:49:15.520] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:49:16.520] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:49:17.521] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:49:18.524] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:49:19.517] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:49:20.519] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:49:21.526] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:49:22.535] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:49:23.539] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:49:24.552] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:49:25.560] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:49:26.575] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:49:27.589] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:49:28.606] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 361197568
[17:49:28.641] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//dacParameters35_C0.dat
[17:49:28.641] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//dacParameters35_C1.dat
[17:49:28.641] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//dacParameters35_C2.dat
[17:49:28.641] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//dacParameters35_C3.dat
[17:49:28.641] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//dacParameters35_C4.dat
[17:49:28.641] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//dacParameters35_C5.dat
[17:49:28.641] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//dacParameters35_C6.dat
[17:49:28.641] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//dacParameters35_C7.dat
[17:49:28.642] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//dacParameters35_C8.dat
[17:49:28.642] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//dacParameters35_C9.dat
[17:49:28.642] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//dacParameters35_C10.dat
[17:49:28.642] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//dacParameters35_C11.dat
[17:49:28.642] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//dacParameters35_C12.dat
[17:49:28.642] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//dacParameters35_C13.dat
[17:49:28.642] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//dacParameters35_C14.dat
[17:49:28.642] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//dacParameters35_C15.dat
[17:49:28.642] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//trimParameters35_C0.dat
[17:49:28.651] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//trimParameters35_C1.dat
[17:49:28.658] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//trimParameters35_C2.dat
[17:49:28.665] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//trimParameters35_C3.dat
[17:49:28.672] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//trimParameters35_C4.dat
[17:49:28.679] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//trimParameters35_C5.dat
[17:49:28.686] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//trimParameters35_C6.dat
[17:49:28.693] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//trimParameters35_C7.dat
[17:49:28.700] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//trimParameters35_C8.dat
[17:49:28.706] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//trimParameters35_C9.dat
[17:49:28.713] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//trimParameters35_C10.dat
[17:49:28.720] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//trimParameters35_C11.dat
[17:49:28.727] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//trimParameters35_C12.dat
[17:49:28.734] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//trimParameters35_C13.dat
[17:49:28.741] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//trimParameters35_C14.dat
[17:49:28.748] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//trimParameters35_C15.dat
[17:49:28.755] <TB3>     INFO: PixTestTrim::trimTest() done
[17:49:28.755] <TB3>     INFO: vtrim:     102 113 110  98 108  96 109 109 116  89  96 102  94 112  99 101 
[17:49:28.755] <TB3>     INFO: vthrcomp:  103  93  83  97  88  89  95  82  98  76  98  82  95  81  90  86 
[17:49:28.755] <TB3>     INFO: vcal mean:  34.94  34.91  34.95  34.95  34.95  34.95  34.96  34.93  34.94  34.94  34.94  34.92  34.91  34.93  34.94  34.96 
[17:49:28.755] <TB3>     INFO: vcal RMS:    0.86   0.83   0.76   0.73   0.75   0.71   0.89   0.78   0.80   0.77   0.78   0.71   0.75   0.79   0.76   0.76 
[17:49:28.755] <TB3>     INFO: bits mean:   9.36   9.93  10.00   9.69   9.48   9.80   8.98  10.17  10.20   8.16  10.30  10.22   9.64  10.00   9.07   9.60 
[17:49:28.755] <TB3>     INFO: bits RMS:    2.69   2.56   2.49   2.65   2.53   2.37   2.94   2.48   2.44   2.65   2.44   2.48   2.74   2.41   2.67   2.76 
[17:49:28.770] <TB3>     INFO:    ----------------------------------------------------------------------
[17:49:28.770] <TB3>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[17:49:28.770] <TB3>     INFO:    ----------------------------------------------------------------------
[17:49:28.773] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[17:49:28.773] <TB3>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[17:49:28.783] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[17:49:28.783] <TB3>     INFO:     run 1 of 1
[17:49:28.783] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:49:29.127] <TB3>     INFO: Expecting 4160000 events.
[17:50:14.071] <TB3>     INFO: 1080370 events read in total (44230ms).
[17:50:58.324] <TB3>     INFO: 2149760 events read in total (88483ms).
[17:51:43.041] <TB3>     INFO: 3207650 events read in total (133201ms).
[17:52:22.717] <TB3>     INFO: 4160000 events read in total (172876ms).
[17:52:22.788] <TB3>     INFO: Test took 174005ms.
[17:52:22.934] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:52:23.221] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:52:25.112] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:52:26.967] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:52:28.862] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:52:30.738] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:52:32.638] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:52:34.519] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:52:36.409] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:52:38.267] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:52:40.107] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:52:41.002] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:52:43.844] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:52:45.711] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:52:47.595] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:52:49.489] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:52:51.394] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:52:53.289] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 381140992
[17:52:53.289] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[17:52:53.364] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[17:52:53.364] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 178 (-1/-1) hits flags = 528 (plus default)
[17:52:53.374] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[17:52:53.374] <TB3>     INFO:     run 1 of 1
[17:52:53.374] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:52:53.717] <TB3>     INFO: Expecting 3723200 events.
[17:53:39.531] <TB3>     INFO: 1092890 events read in total (45097ms).
[17:54:24.055] <TB3>     INFO: 2172740 events read in total (89622ms).
[17:55:07.356] <TB3>     INFO: 3240450 events read in total (132923ms).
[17:55:27.166] <TB3>     INFO: 3723200 events read in total (152732ms).
[17:55:27.222] <TB3>     INFO: Test took 153848ms.
[17:55:27.345] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:55:27.588] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:55:29.414] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:55:31.262] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:55:33.103] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:55:34.936] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:55:36.703] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:55:38.490] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:55:40.264] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:55:42.065] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:55:43.857] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:55:45.660] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:55:47.465] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:55:49.236] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:55:51.020] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:55:52.832] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:55:54.630] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:55:56.429] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 400449536
[17:55:56.430] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[17:55:56.503] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[17:55:56.503] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 166 (-1/-1) hits flags = 528 (plus default)
[17:55:56.514] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[17:55:56.514] <TB3>     INFO:     run 1 of 1
[17:55:56.514] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:55:56.857] <TB3>     INFO: Expecting 3473600 events.
[17:56:43.453] <TB3>     INFO: 1128425 events read in total (45881ms).
[17:57:27.063] <TB3>     INFO: 2238275 events read in total (89492ms).
[17:58:12.359] <TB3>     INFO: 3338285 events read in total (134787ms).
[17:58:18.195] <TB3>     INFO: 3473600 events read in total (140623ms).
[17:58:18.245] <TB3>     INFO: Test took 141732ms.
[17:58:18.355] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:58:18.561] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:58:20.220] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:58:21.930] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:58:23.658] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:58:25.366] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:58:27.071] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:58:28.795] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:58:30.474] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:58:32.211] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:58:33.918] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:58:35.654] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:58:37.376] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:58:39.087] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:58:40.797] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:58:42.544] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:58:44.270] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:58:45.003] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 400449536
[17:58:45.004] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[17:58:46.077] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[17:58:46.077] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 165 (-1/-1) hits flags = 528 (plus default)
[17:58:46.088] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[17:58:46.088] <TB3>     INFO:     run 1 of 1
[17:58:46.088] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:58:46.431] <TB3>     INFO: Expecting 3452800 events.
[17:59:32.798] <TB3>     INFO: 1130440 events read in total (45652ms).
[18:00:16.883] <TB3>     INFO: 2242560 events read in total (89737ms).
[18:01:02.228] <TB3>     INFO: 3345845 events read in total (135082ms).
[18:01:07.007] <TB3>     INFO: 3452800 events read in total (139861ms).
[18:01:07.056] <TB3>     INFO: Test took 140968ms.
[18:01:07.163] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[18:01:07.369] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[18:01:09.075] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[18:01:10.830] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[18:01:12.595] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[18:01:14.346] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[18:01:16.113] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[18:01:17.886] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[18:01:19.615] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[18:01:21.398] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[18:01:23.162] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[18:01:24.950] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[18:01:26.728] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[18:01:28.518] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[18:01:30.299] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[18:01:32.116] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[18:01:33.917] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[18:01:35.707] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 348164096
[18:01:35.708] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[18:01:35.781] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[18:01:35.781] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 166 (-1/-1) hits flags = 528 (plus default)
[18:01:35.792] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[18:01:35.792] <TB3>     INFO:     run 1 of 1
[18:01:35.792] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[18:01:36.135] <TB3>     INFO: Expecting 3473600 events.
[18:02:22.285] <TB3>     INFO: 1126370 events read in total (45435ms).
[18:03:05.436] <TB3>     INFO: 2235965 events read in total (88586ms).
[18:03:50.752] <TB3>     INFO: 3335615 events read in total (133902ms).
[18:03:56.774] <TB3>     INFO: 3473600 events read in total (139924ms).
[18:03:56.825] <TB3>     INFO: Test took 141033ms.
[18:03:56.934] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[18:03:57.140] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[18:03:58.865] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[18:04:00.656] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[18:04:02.440] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[18:04:04.224] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[18:04:05.997] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[18:04:07.790] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[18:04:09.525] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[18:04:11.320] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[18:04:13.097] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[18:04:14.889] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[18:04:16.671] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[18:04:18.425] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[18:04:20.194] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[18:04:21.994] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[18:04:23.773] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[18:04:25.543] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 387153920
[18:04:25.544] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 10.4409, thr difference RMS: 1.67471
[18:04:25.544] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 8.3456, thr difference RMS: 1.59598
[18:04:25.545] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 7.7618, thr difference RMS: 1.28905
[18:04:25.545] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 8.28139, thr difference RMS: 1.41247
[18:04:25.545] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 7.94757, thr difference RMS: 1.39992
[18:04:25.545] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 8.45035, thr difference RMS: 1.18612
[18:04:25.546] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 9.30763, thr difference RMS: 1.98647
[18:04:25.546] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 8.13455, thr difference RMS: 1.18535
[18:04:25.546] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 7.79464, thr difference RMS: 1.61488
[18:04:25.546] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.33591, thr difference RMS: 1.41176
[18:04:25.546] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.76564, thr difference RMS: 1.37824
[18:04:25.547] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 7.26221, thr difference RMS: 1.33173
[18:04:25.547] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.89377, thr difference RMS: 1.39567
[18:04:25.547] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 7.77375, thr difference RMS: 1.34556
[18:04:25.547] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.48679, thr difference RMS: 1.20362
[18:04:25.547] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 7.52867, thr difference RMS: 1.34901
[18:04:25.548] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 10.5309, thr difference RMS: 1.62322
[18:04:25.548] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 8.35522, thr difference RMS: 1.60132
[18:04:25.548] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 7.70869, thr difference RMS: 1.26271
[18:04:25.548] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 8.17152, thr difference RMS: 1.40661
[18:04:25.548] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 7.88207, thr difference RMS: 1.38438
[18:04:25.549] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 8.44055, thr difference RMS: 1.18485
[18:04:25.549] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 9.30192, thr difference RMS: 1.96936
[18:04:25.549] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 8.09322, thr difference RMS: 1.16035
[18:04:25.549] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 7.76072, thr difference RMS: 1.61936
[18:04:25.550] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.28491, thr difference RMS: 1.39468
[18:04:25.550] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 8.87685, thr difference RMS: 1.37344
[18:04:25.550] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 7.21054, thr difference RMS: 1.32896
[18:04:25.550] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.86222, thr difference RMS: 1.39019
[18:04:25.550] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 7.72009, thr difference RMS: 1.34046
[18:04:25.551] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.54683, thr difference RMS: 1.19198
[18:04:25.551] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 7.53977, thr difference RMS: 1.32376
[18:04:25.551] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 10.616, thr difference RMS: 1.65064
[18:04:25.551] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 8.41594, thr difference RMS: 1.57654
[18:04:25.551] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 7.81348, thr difference RMS: 1.28336
[18:04:25.552] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 8.16727, thr difference RMS: 1.41516
[18:04:25.552] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 8.00603, thr difference RMS: 1.38441
[18:04:25.552] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 8.51037, thr difference RMS: 1.19403
[18:04:25.552] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 9.39345, thr difference RMS: 1.98622
[18:04:25.552] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 8.04702, thr difference RMS: 1.15072
[18:04:25.553] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 7.79517, thr difference RMS: 1.5993
[18:04:25.553] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.42095, thr difference RMS: 1.39862
[18:04:25.553] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 8.97813, thr difference RMS: 1.35429
[18:04:25.553] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 7.26965, thr difference RMS: 1.3519
[18:04:25.554] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 8.92608, thr difference RMS: 1.37468
[18:04:25.554] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 7.89004, thr difference RMS: 1.31229
[18:04:25.554] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 8.62647, thr difference RMS: 1.21825
[18:04:25.554] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 7.65971, thr difference RMS: 1.32289
[18:04:25.554] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 10.7181, thr difference RMS: 1.66538
[18:04:25.555] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 8.45497, thr difference RMS: 1.55985
[18:04:25.555] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 7.8937, thr difference RMS: 1.29018
[18:04:25.555] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 8.16074, thr difference RMS: 1.39565
[18:04:25.555] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 8.05489, thr difference RMS: 1.40796
[18:04:25.555] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 8.56569, thr difference RMS: 1.19297
[18:04:25.556] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 9.41644, thr difference RMS: 1.96949
[18:04:25.556] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 8.15359, thr difference RMS: 1.1583
[18:04:25.556] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 7.81295, thr difference RMS: 1.58602
[18:04:25.556] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.43016, thr difference RMS: 1.40792
[18:04:25.556] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 9.08233, thr difference RMS: 1.3558
[18:04:25.557] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 7.29822, thr difference RMS: 1.33603
[18:04:25.557] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 9.09143, thr difference RMS: 1.39073
[18:04:25.557] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 7.93042, thr difference RMS: 1.33858
[18:04:25.557] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 8.74297, thr difference RMS: 1.21445
[18:04:25.557] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 7.7377, thr difference RMS: 1.33858
[18:04:25.665] <TB3>     INFO: PixTestTrim::trimBitTest() done 
[18:04:25.668] <TB3>     INFO: PixTestTrim::doTest() done, duration: 2028 seconds
[18:04:25.669] <TB3>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[18:04:26.369] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[18:04:26.369] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[18:04:26.372] <TB3>     INFO: ######################################################################
[18:04:26.372] <TB3>     INFO: PixTestScurves::doTest() ntrig = 200
[18:04:26.372] <TB3>     INFO: ######################################################################
[18:04:26.372] <TB3>     INFO:    ----------------------------------------------------------------------
[18:04:26.372] <TB3>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[18:04:26.372] <TB3>     INFO:    ----------------------------------------------------------------------
[18:04:26.372] <TB3>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[18:04:26.385] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 200
[18:04:26.385] <TB3>     INFO:     run 1 of 1
[18:04:26.385] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[18:04:26.731] <TB3>     INFO: Expecting 59072000 events.
[18:04:55.967] <TB3>     INFO: 1072400 events read in total (28521ms).
[18:05:22.378] <TB3>     INFO: 2141200 events read in total (54932ms).
[18:05:50.668] <TB3>     INFO: 3210600 events read in total (83222ms).
[18:06:18.939] <TB3>     INFO: 4281800 events read in total (111493ms).
[18:06:47.218] <TB3>     INFO: 5349800 events read in total (139772ms).
[18:07:15.285] <TB3>     INFO: 6418000 events read in total (167839ms).
[18:07:42.726] <TB3>     INFO: 7491000 events read in total (195280ms).
[18:08:10.918] <TB3>     INFO: 8559400 events read in total (223472ms).
[18:08:39.213] <TB3>     INFO: 9627400 events read in total (251767ms).
[18:09:07.528] <TB3>     INFO: 10699400 events read in total (280082ms).
[18:09:35.861] <TB3>     INFO: 11767800 events read in total (308415ms).
[18:10:04.066] <TB3>     INFO: 12836600 events read in total (336620ms).
[18:10:32.415] <TB3>     INFO: 13909000 events read in total (364969ms).
[18:11:00.804] <TB3>     INFO: 14976800 events read in total (393358ms).
[18:11:29.084] <TB3>     INFO: 16044600 events read in total (421638ms).
[18:11:56.434] <TB3>     INFO: 17116200 events read in total (448988ms).
[18:12:24.420] <TB3>     INFO: 18185800 events read in total (476974ms).
[18:12:52.753] <TB3>     INFO: 19254000 events read in total (505307ms).
[18:13:21.142] <TB3>     INFO: 20324400 events read in total (533696ms).
[18:13:49.453] <TB3>     INFO: 21394400 events read in total (562007ms).
[18:14:17.765] <TB3>     INFO: 22463200 events read in total (590319ms).
[18:14:46.139] <TB3>     INFO: 23534800 events read in total (618693ms).
[18:15:14.366] <TB3>     INFO: 24603600 events read in total (646920ms).
[18:15:42.581] <TB3>     INFO: 25671200 events read in total (675135ms).
[18:16:10.597] <TB3>     INFO: 26740600 events read in total (703151ms).
[18:16:37.935] <TB3>     INFO: 27812200 events read in total (730489ms).
[18:17:06.178] <TB3>     INFO: 28880400 events read in total (758732ms).
[18:17:34.436] <TB3>     INFO: 29948600 events read in total (786990ms).
[18:18:02.717] <TB3>     INFO: 31020200 events read in total (815271ms).
[18:18:30.963] <TB3>     INFO: 32088800 events read in total (843517ms).
[18:18:59.204] <TB3>     INFO: 33157400 events read in total (871758ms).
[18:19:27.653] <TB3>     INFO: 34229600 events read in total (900207ms).
[18:19:55.996] <TB3>     INFO: 35297800 events read in total (928550ms).
[18:20:24.333] <TB3>     INFO: 36365600 events read in total (956887ms).
[18:20:51.745] <TB3>     INFO: 37437000 events read in total (984299ms).
[18:21:19.541] <TB3>     INFO: 38506400 events read in total (1012095ms).
[18:21:47.908] <TB3>     INFO: 39574200 events read in total (1040462ms).
[18:22:16.281] <TB3>     INFO: 40643800 events read in total (1068835ms).
[18:22:44.620] <TB3>     INFO: 41714200 events read in total (1097174ms).
[18:23:12.950] <TB3>     INFO: 42782600 events read in total (1125504ms).
[18:23:41.313] <TB3>     INFO: 43852200 events read in total (1153867ms).
[18:24:09.655] <TB3>     INFO: 44922600 events read in total (1182209ms).
[18:24:37.962] <TB3>     INFO: 45990400 events read in total (1210516ms).
[18:25:06.120] <TB3>     INFO: 47058400 events read in total (1238674ms).
[18:25:33.517] <TB3>     INFO: 48131000 events read in total (1266071ms).
[18:26:01.856] <TB3>     INFO: 49199200 events read in total (1294410ms).
[18:26:30.171] <TB3>     INFO: 50266400 events read in total (1322725ms).
[18:26:58.582] <TB3>     INFO: 51335000 events read in total (1351136ms).
[18:27:27.054] <TB3>     INFO: 52405800 events read in total (1379608ms).
[18:27:55.459] <TB3>     INFO: 53474200 events read in total (1408013ms).
[18:28:23.937] <TB3>     INFO: 54542000 events read in total (1436491ms).
[18:28:52.439] <TB3>     INFO: 55612600 events read in total (1464993ms).
[18:29:20.861] <TB3>     INFO: 56681200 events read in total (1493415ms).
[18:29:49.460] <TB3>     INFO: 57748800 events read in total (1522014ms).
[18:30:17.967] <TB3>     INFO: 58819400 events read in total (1550521ms).
[18:30:25.155] <TB3>     INFO: 59072000 events read in total (1557709ms).
[18:30:25.175] <TB3>     INFO: Test took 1558790ms.
[18:30:25.230] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[18:30:25.353] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[18:30:25.353] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[18:30:26.525] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[18:30:26.525] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[18:30:27.681] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[18:30:27.681] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[18:30:28.835] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[18:30:28.835] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[18:30:30.021] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[18:30:30.021] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[18:30:31.164] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[18:30:31.164] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[18:30:32.327] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[18:30:32.327] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[18:30:33.486] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[18:30:33.486] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[18:30:34.658] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[18:30:34.659] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[18:30:35.825] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[18:30:35.825] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[18:30:36.981] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[18:30:36.981] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[18:30:38.151] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[18:30:38.151] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[18:30:39.323] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[18:30:39.323] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[18:30:40.482] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[18:30:40.482] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[18:30:41.633] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[18:30:41.633] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[18:30:42.809] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[18:30:42.809] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[18:30:43.951] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 497782784
[18:30:43.985] <TB3>     INFO: PixTestScurves::scurves() done 
[18:30:43.985] <TB3>     INFO: Vcal mean:  35.09  35.07  35.06  35.07  35.05  35.05  35.13  35.03  35.07  35.07  35.03  35.03  35.01  35.07  35.08  35.08 
[18:30:43.985] <TB3>     INFO: Vcal RMS:    0.72   0.71   0.63   0.61   0.61   0.60   0.77   0.64   0.68   0.62   0.65   0.58   0.61   0.65   0.64   0.63 
[18:30:43.985] <TB3>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[18:30:44.057] <TB3>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[18:30:44.057] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[18:30:44.057] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[18:30:44.058] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[18:30:44.058] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[18:30:44.058] <TB3>     INFO: ######################################################################
[18:30:44.058] <TB3>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[18:30:44.058] <TB3>     INFO: ######################################################################
[18:30:44.062] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[18:30:44.411] <TB3>     INFO: Expecting 41600 events.
[18:30:48.546] <TB3>     INFO: 41600 events read in total (3413ms).
[18:30:48.547] <TB3>     INFO: Test took 4485ms.
[18:30:48.555] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[18:30:48.555] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[18:30:48.555] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[18:30:48.563] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 0
[18:30:48.563] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[18:30:48.563] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[18:30:48.563] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[18:30:48.901] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[18:30:49.250] <TB3>     INFO: Expecting 41600 events.
[18:30:53.387] <TB3>     INFO: 41600 events read in total (3422ms).
[18:30:53.388] <TB3>     INFO: Test took 4487ms.
[18:30:53.396] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[18:30:53.396] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[18:30:53.396] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[18:30:53.400] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.724
[18:30:53.400] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 186
[18:30:53.400] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.78
[18:30:53.400] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 182
[18:30:53.400] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.14
[18:30:53.400] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 183
[18:30:53.401] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 192.429
[18:30:53.401] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 192
[18:30:53.401] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 198.805
[18:30:53.401] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,7] phvalue 198
[18:30:53.401] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 190.052
[18:30:53.401] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [10 ,5] phvalue 191
[18:30:53.401] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.126
[18:30:53.401] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,9] phvalue 180
[18:30:53.401] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 191.241
[18:30:53.401] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,12] phvalue 192
[18:30:53.401] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 194.452
[18:30:53.401] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,10] phvalue 194
[18:30:53.401] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.056
[18:30:53.401] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 178
[18:30:53.402] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.186
[18:30:53.402] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 187
[18:30:53.402] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.959
[18:30:53.402] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 181
[18:30:53.402] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.505
[18:30:53.402] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,17] phvalue 173
[18:30:53.402] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.43
[18:30:53.402] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 184
[18:30:53.402] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.022
[18:30:53.402] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 182
[18:30:53.402] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.446
[18:30:53.402] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [11 ,15] phvalue 183
[18:30:53.402] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[18:30:53.402] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[18:30:53.402] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[18:30:53.492] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[18:30:53.839] <TB3>     INFO: Expecting 41600 events.
[18:30:57.982] <TB3>     INFO: 41600 events read in total (3428ms).
[18:30:57.983] <TB3>     INFO: Test took 4491ms.
[18:30:57.991] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[18:30:57.991] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[18:30:57.991] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[18:30:57.995] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[18:30:57.995] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 62minph_roc = 14
[18:30:57.995] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.5967
[18:30:57.995] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,44] phvalue 70
[18:30:57.996] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.9987
[18:30:57.996] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 69
[18:30:57.996] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.7489
[18:30:57.996] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 77
[18:30:57.996] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 86.9002
[18:30:57.996] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,13] phvalue 87
[18:30:57.996] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 96.2165
[18:30:57.996] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [16 ,12] phvalue 97
[18:30:57.996] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 90.6393
[18:30:57.996] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,6] phvalue 91
[18:30:57.996] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.7041
[18:30:57.996] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,32] phvalue 73
[18:30:57.997] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 93.8444
[18:30:57.997] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 94
[18:30:57.997] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 86.477
[18:30:57.997] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,7] phvalue 87
[18:30:57.997] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.8218
[18:30:57.997] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,13] phvalue 77
[18:30:57.997] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 89.6767
[18:30:57.997] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,49] phvalue 90
[18:30:57.997] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 86.0322
[18:30:57.997] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,49] phvalue 87
[18:30:57.997] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.9162
[18:30:57.997] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,44] phvalue 71
[18:30:57.997] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 85.4877
[18:30:57.997] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 86
[18:30:57.998] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 65.7954
[18:30:57.998] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,42] phvalue 66
[18:30:57.998] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.0727
[18:30:57.998] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [5 ,13] phvalue 77
[18:30:57.000] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 44, 0 0
[18:30:58.410] <TB3>     INFO: Expecting 2560 events.
[18:30:59.368] <TB3>     INFO: 2560 events read in total (243ms).
[18:30:59.368] <TB3>     INFO: Test took 1368ms.
[18:30:59.368] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[18:30:59.369] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 1 1
[18:30:59.876] <TB3>     INFO: Expecting 2560 events.
[18:31:00.833] <TB3>     INFO: 2560 events read in total (242ms).
[18:31:00.833] <TB3>     INFO: Test took 1464ms.
[18:31:00.833] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[18:31:00.833] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 2 2
[18:31:01.340] <TB3>     INFO: Expecting 2560 events.
[18:31:02.298] <TB3>     INFO: 2560 events read in total (243ms).
[18:31:02.298] <TB3>     INFO: Test took 1465ms.
[18:31:02.298] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[18:31:02.299] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 13, 3 3
[18:31:02.806] <TB3>     INFO: Expecting 2560 events.
[18:31:03.763] <TB3>     INFO: 2560 events read in total (242ms).
[18:31:03.764] <TB3>     INFO: Test took 1465ms.
[18:31:03.764] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[18:31:03.764] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 16, 12, 4 4
[18:31:04.273] <TB3>     INFO: Expecting 2560 events.
[18:31:05.230] <TB3>     INFO: 2560 events read in total (242ms).
[18:31:05.231] <TB3>     INFO: Test took 1467ms.
[18:31:05.231] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[18:31:05.232] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 6, 5 5
[18:31:05.738] <TB3>     INFO: Expecting 2560 events.
[18:31:06.695] <TB3>     INFO: 2560 events read in total (242ms).
[18:31:06.695] <TB3>     INFO: Test took 1463ms.
[18:31:06.696] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[18:31:06.696] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 32, 6 6
[18:31:07.204] <TB3>     INFO: Expecting 2560 events.
[18:31:08.162] <TB3>     INFO: 2560 events read in total (243ms).
[18:31:08.162] <TB3>     INFO: Test took 1466ms.
[18:31:08.164] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[18:31:08.165] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 7 7
[18:31:08.670] <TB3>     INFO: Expecting 2560 events.
[18:31:09.627] <TB3>     INFO: 2560 events read in total (242ms).
[18:31:09.628] <TB3>     INFO: Test took 1463ms.
[18:31:09.628] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[18:31:09.628] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 7, 8 8
[18:31:10.135] <TB3>     INFO: Expecting 2560 events.
[18:31:11.092] <TB3>     INFO: 2560 events read in total (242ms).
[18:31:11.093] <TB3>     INFO: Test took 1465ms.
[18:31:11.093] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[18:31:11.093] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 13, 9 9
[18:31:11.600] <TB3>     INFO: Expecting 2560 events.
[18:31:12.558] <TB3>     INFO: 2560 events read in total (243ms).
[18:31:12.558] <TB3>     INFO: Test took 1465ms.
[18:31:12.559] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[18:31:12.559] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 49, 10 10
[18:31:13.066] <TB3>     INFO: Expecting 2560 events.
[18:31:14.025] <TB3>     INFO: 2560 events read in total (244ms).
[18:31:14.026] <TB3>     INFO: Test took 1467ms.
[18:31:14.026] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[18:31:14.026] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 49, 11 11
[18:31:14.534] <TB3>     INFO: Expecting 2560 events.
[18:31:15.495] <TB3>     INFO: 2560 events read in total (245ms).
[18:31:15.495] <TB3>     INFO: Test took 1469ms.
[18:31:15.495] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[18:31:15.495] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 44, 12 12
[18:31:15.004] <TB3>     INFO: Expecting 2560 events.
[18:31:16.962] <TB3>     INFO: 2560 events read in total (244ms).
[18:31:16.963] <TB3>     INFO: Test took 1468ms.
[18:31:16.963] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[18:31:16.963] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 13 13
[18:31:17.470] <TB3>     INFO: Expecting 2560 events.
[18:31:18.429] <TB3>     INFO: 2560 events read in total (244ms).
[18:31:18.429] <TB3>     INFO: Test took 1466ms.
[18:31:18.430] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[18:31:18.430] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 42, 14 14
[18:31:18.937] <TB3>     INFO: Expecting 2560 events.
[18:31:19.895] <TB3>     INFO: 2560 events read in total (243ms).
[18:31:19.895] <TB3>     INFO: Test took 1465ms.
[18:31:19.895] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[18:31:19.896] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 5, 13, 15 15
[18:31:20.403] <TB3>     INFO: Expecting 2560 events.
[18:31:21.361] <TB3>     INFO: 2560 events read in total (243ms).
[18:31:21.362] <TB3>     INFO: Test took 1466ms.
[18:31:21.363] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[18:31:21.364] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC0
[18:31:21.364] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC1
[18:31:21.364] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC2
[18:31:21.364] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC3
[18:31:21.364] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC4
[18:31:21.364] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC5
[18:31:21.364] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC6
[18:31:21.364] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC7
[18:31:21.364] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC8
[18:31:21.364] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC9
[18:31:21.364] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC10
[18:31:21.364] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC11
[18:31:21.364] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC12
[18:31:21.364] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC13
[18:31:21.364] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC14
[18:31:21.364] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC15
[18:31:21.366] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[18:31:21.871] <TB3>     INFO: Expecting 655360 events.
[18:31:33.328] <TB3>     INFO: 655360 events read in total (10742ms).
[18:31:33.339] <TB3>     INFO: Expecting 655360 events.
[18:31:44.907] <TB3>     INFO: 655360 events read in total (10996ms).
[18:31:44.922] <TB3>     INFO: Expecting 655360 events.
[18:31:56.537] <TB3>     INFO: 655360 events read in total (11047ms).
[18:31:56.560] <TB3>     INFO: Expecting 655360 events.
[18:32:08.154] <TB3>     INFO: 655360 events read in total (11035ms).
[18:32:08.177] <TB3>     INFO: Expecting 655360 events.
[18:32:19.862] <TB3>     INFO: 655360 events read in total (11131ms).
[18:32:19.889] <TB3>     INFO: Expecting 655360 events.
[18:32:31.491] <TB3>     INFO: 655360 events read in total (11048ms).
[18:32:31.525] <TB3>     INFO: Expecting 655360 events.
[18:32:43.159] <TB3>     INFO: 655360 events read in total (11086ms).
[18:32:43.196] <TB3>     INFO: Expecting 655360 events.
[18:32:54.787] <TB3>     INFO: 655360 events read in total (11047ms).
[18:32:54.828] <TB3>     INFO: Expecting 655360 events.
[18:33:06.443] <TB3>     INFO: 655360 events read in total (11075ms).
[18:33:06.488] <TB3>     INFO: Expecting 655360 events.
[18:33:18.128] <TB3>     INFO: 655360 events read in total (11103ms).
[18:33:18.177] <TB3>     INFO: Expecting 655360 events.
[18:33:29.761] <TB3>     INFO: 655360 events read in total (11053ms).
[18:33:29.814] <TB3>     INFO: Expecting 655360 events.
[18:33:41.442] <TB3>     INFO: 655360 events read in total (11101ms).
[18:33:41.498] <TB3>     INFO: Expecting 655360 events.
[18:33:53.136] <TB3>     INFO: 655360 events read in total (11111ms).
[18:33:53.199] <TB3>     INFO: Expecting 655360 events.
[18:34:04.844] <TB3>     INFO: 655360 events read in total (11118ms).
[18:34:04.913] <TB3>     INFO: Expecting 655360 events.
[18:34:16.573] <TB3>     INFO: 655360 events read in total (11134ms).
[18:34:16.642] <TB3>     INFO: Expecting 655360 events.
[18:34:28.246] <TB3>     INFO: 655360 events read in total (11077ms).
[18:34:28.320] <TB3>     INFO: Test took 186954ms.
[18:34:28.412] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[18:34:28.720] <TB3>     INFO: Expecting 655360 events.
[18:34:40.426] <TB3>     INFO: 655360 events read in total (10991ms).
[18:34:40.437] <TB3>     INFO: Expecting 655360 events.
[18:34:52.052] <TB3>     INFO: 655360 events read in total (11037ms).
[18:34:52.068] <TB3>     INFO: Expecting 655360 events.
[18:35:03.703] <TB3>     INFO: 655360 events read in total (11072ms).
[18:35:03.723] <TB3>     INFO: Expecting 655360 events.
[18:35:15.285] <TB3>     INFO: 655360 events read in total (11001ms).
[18:35:15.308] <TB3>     INFO: Expecting 655360 events.
[18:35:26.859] <TB3>     INFO: 655360 events read in total (10992ms).
[18:35:26.887] <TB3>     INFO: Expecting 655360 events.
[18:35:38.542] <TB3>     INFO: 655360 events read in total (11101ms).
[18:35:38.576] <TB3>     INFO: Expecting 655360 events.
[18:35:50.149] <TB3>     INFO: 655360 events read in total (11027ms).
[18:35:50.186] <TB3>     INFO: Expecting 655360 events.
[18:36:01.814] <TB3>     INFO: 655360 events read in total (11079ms).
[18:36:01.854] <TB3>     INFO: Expecting 655360 events.
[18:36:13.481] <TB3>     INFO: 655360 events read in total (11083ms).
[18:36:13.527] <TB3>     INFO: Expecting 655360 events.
[18:36:25.151] <TB3>     INFO: 655360 events read in total (11093ms).
[18:36:25.199] <TB3>     INFO: Expecting 655360 events.
[18:36:36.805] <TB3>     INFO: 655360 events read in total (11073ms).
[18:36:36.860] <TB3>     INFO: Expecting 655360 events.
[18:36:48.504] <TB3>     INFO: 655360 events read in total (11118ms).
[18:36:48.562] <TB3>     INFO: Expecting 655360 events.
[18:37:00.219] <TB3>     INFO: 655360 events read in total (11130ms).
[18:37:00.281] <TB3>     INFO: Expecting 655360 events.
[18:37:11.905] <TB3>     INFO: 655360 events read in total (11097ms).
[18:37:11.974] <TB3>     INFO: Expecting 655360 events.
[18:37:23.645] <TB3>     INFO: 655360 events read in total (11144ms).
[18:37:23.714] <TB3>     INFO: Expecting 655360 events.
[18:37:35.325] <TB3>     INFO: 655360 events read in total (11084ms).
[18:37:35.400] <TB3>     INFO: Test took 186988ms.
[18:37:35.570] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[18:37:35.570] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[18:37:35.570] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[18:37:35.571] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[18:37:35.571] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[18:37:35.571] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[18:37:35.571] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[18:37:35.571] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[18:37:35.571] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[18:37:35.572] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[18:37:35.572] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[18:37:35.572] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[18:37:35.572] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[18:37:35.573] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[18:37:35.573] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[18:37:35.573] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[18:37:35.573] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[18:37:35.573] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[18:37:35.573] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[18:37:35.574] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[18:37:35.574] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[18:37:35.574] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[18:37:35.574] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[18:37:35.575] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[18:37:35.575] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[18:37:35.575] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[18:37:35.575] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[18:37:35.575] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[18:37:35.575] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[18:37:35.576] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[18:37:35.576] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[18:37:35.576] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[18:37:35.576] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[18:37:35.583] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[18:37:35.590] <TB3>     INFO: safety margin for low PH: adding 2, margin is now 22
[18:37:35.597] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[18:37:35.604] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[18:37:35.611] <TB3>     INFO: safety margin for low PH: adding 2, margin is now 22
[18:37:35.618] <TB3>     INFO: safety margin for low PH: adding 3, margin is now 23
[18:37:35.625] <TB3>     INFO: safety margin for low PH: adding 4, margin is now 24
[18:37:35.633] <TB3>     INFO: safety margin for low PH: adding 5, margin is now 25
[18:37:35.641] <TB3>     INFO: safety margin for low PH: adding 6, margin is now 26
[18:37:35.649] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[18:37:35.656] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[18:37:35.663] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[18:37:35.670] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[18:37:35.677] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[18:37:35.683] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[18:37:35.691] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[18:37:35.698] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[18:37:35.704] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[18:37:35.711] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[18:37:35.718] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[18:37:35.725] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[18:37:35.732] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[18:37:35.739] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[18:37:35.746] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[18:37:35.777] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//dacParameters35_C0.dat
[18:37:35.777] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//dacParameters35_C1.dat
[18:37:35.777] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//dacParameters35_C2.dat
[18:37:35.777] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//dacParameters35_C3.dat
[18:37:35.777] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//dacParameters35_C4.dat
[18:37:35.778] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//dacParameters35_C5.dat
[18:37:35.778] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//dacParameters35_C6.dat
[18:37:35.778] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//dacParameters35_C7.dat
[18:37:35.778] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//dacParameters35_C8.dat
[18:37:35.778] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//dacParameters35_C9.dat
[18:37:35.778] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//dacParameters35_C10.dat
[18:37:35.778] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//dacParameters35_C11.dat
[18:37:35.778] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//dacParameters35_C12.dat
[18:37:35.779] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//dacParameters35_C13.dat
[18:37:35.779] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//dacParameters35_C14.dat
[18:37:35.779] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//dacParameters35_C15.dat
[18:37:36.125] <TB3>     INFO: Expecting 41600 events.
[18:37:39.963] <TB3>     INFO: 41600 events read in total (3121ms).
[18:37:39.963] <TB3>     INFO: Test took 4182ms.
[18:37:40.612] <TB3>     INFO: Expecting 41600 events.
[18:37:44.436] <TB3>     INFO: 41600 events read in total (3109ms).
[18:37:44.437] <TB3>     INFO: Test took 4168ms.
[18:37:45.089] <TB3>     INFO: Expecting 41600 events.
[18:37:48.911] <TB3>     INFO: 41600 events read in total (3106ms).
[18:37:48.911] <TB3>     INFO: Test took 4167ms.
[18:37:49.218] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[18:37:49.351] <TB3>     INFO: Expecting 2560 events.
[18:37:50.311] <TB3>     INFO: 2560 events read in total (245ms).
[18:37:50.311] <TB3>     INFO: Test took 1093ms.
[18:37:50.313] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[18:37:50.820] <TB3>     INFO: Expecting 2560 events.
[18:37:51.779] <TB3>     INFO: 2560 events read in total (244ms).
[18:37:51.780] <TB3>     INFO: Test took 1467ms.
[18:37:51.782] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[18:37:52.288] <TB3>     INFO: Expecting 2560 events.
[18:37:53.247] <TB3>     INFO: 2560 events read in total (244ms).
[18:37:53.248] <TB3>     INFO: Test took 1466ms.
[18:37:53.251] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[18:37:53.756] <TB3>     INFO: Expecting 2560 events.
[18:37:54.714] <TB3>     INFO: 2560 events read in total (243ms).
[18:37:54.715] <TB3>     INFO: Test took 1464ms.
[18:37:54.717] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[18:37:55.223] <TB3>     INFO: Expecting 2560 events.
[18:37:56.181] <TB3>     INFO: 2560 events read in total (243ms).
[18:37:56.182] <TB3>     INFO: Test took 1465ms.
[18:37:56.184] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[18:37:56.690] <TB3>     INFO: Expecting 2560 events.
[18:37:57.647] <TB3>     INFO: 2560 events read in total (242ms).
[18:37:57.647] <TB3>     INFO: Test took 1463ms.
[18:37:57.649] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[18:37:58.156] <TB3>     INFO: Expecting 2560 events.
[18:37:59.114] <TB3>     INFO: 2560 events read in total (243ms).
[18:37:59.115] <TB3>     INFO: Test took 1466ms.
[18:37:59.117] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[18:37:59.623] <TB3>     INFO: Expecting 2560 events.
[18:38:00.581] <TB3>     INFO: 2560 events read in total (243ms).
[18:38:00.582] <TB3>     INFO: Test took 1465ms.
[18:38:00.584] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[18:38:01.090] <TB3>     INFO: Expecting 2560 events.
[18:38:02.049] <TB3>     INFO: 2560 events read in total (244ms).
[18:38:02.050] <TB3>     INFO: Test took 1466ms.
[18:38:02.052] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[18:38:02.558] <TB3>     INFO: Expecting 2560 events.
[18:38:03.517] <TB3>     INFO: 2560 events read in total (244ms).
[18:38:03.517] <TB3>     INFO: Test took 1465ms.
[18:38:03.520] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[18:38:04.026] <TB3>     INFO: Expecting 2560 events.
[18:38:04.984] <TB3>     INFO: 2560 events read in total (244ms).
[18:38:04.984] <TB3>     INFO: Test took 1464ms.
[18:38:04.986] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[18:38:05.492] <TB3>     INFO: Expecting 2560 events.
[18:38:06.450] <TB3>     INFO: 2560 events read in total (243ms).
[18:38:06.450] <TB3>     INFO: Test took 1464ms.
[18:38:06.453] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[18:38:06.960] <TB3>     INFO: Expecting 2560 events.
[18:38:07.916] <TB3>     INFO: 2560 events read in total (241ms).
[18:38:07.917] <TB3>     INFO: Test took 1464ms.
[18:38:07.919] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[18:38:08.425] <TB3>     INFO: Expecting 2560 events.
[18:38:09.383] <TB3>     INFO: 2560 events read in total (243ms).
[18:38:09.384] <TB3>     INFO: Test took 1465ms.
[18:38:09.385] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[18:38:09.892] <TB3>     INFO: Expecting 2560 events.
[18:38:10.851] <TB3>     INFO: 2560 events read in total (244ms).
[18:38:10.851] <TB3>     INFO: Test took 1466ms.
[18:38:10.853] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[18:38:11.359] <TB3>     INFO: Expecting 2560 events.
[18:38:12.318] <TB3>     INFO: 2560 events read in total (244ms).
[18:38:12.319] <TB3>     INFO: Test took 1466ms.
[18:38:12.321] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[18:38:12.827] <TB3>     INFO: Expecting 2560 events.
[18:38:13.786] <TB3>     INFO: 2560 events read in total (244ms).
[18:38:13.786] <TB3>     INFO: Test took 1465ms.
[18:38:13.788] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[18:38:14.295] <TB3>     INFO: Expecting 2560 events.
[18:38:15.253] <TB3>     INFO: 2560 events read in total (243ms).
[18:38:15.253] <TB3>     INFO: Test took 1465ms.
[18:38:15.255] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[18:38:15.762] <TB3>     INFO: Expecting 2560 events.
[18:38:16.720] <TB3>     INFO: 2560 events read in total (243ms).
[18:38:16.720] <TB3>     INFO: Test took 1465ms.
[18:38:16.722] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[18:38:17.229] <TB3>     INFO: Expecting 2560 events.
[18:38:18.188] <TB3>     INFO: 2560 events read in total (244ms).
[18:38:18.188] <TB3>     INFO: Test took 1466ms.
[18:38:18.191] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[18:38:18.697] <TB3>     INFO: Expecting 2560 events.
[18:38:19.659] <TB3>     INFO: 2560 events read in total (247ms).
[18:38:19.659] <TB3>     INFO: Test took 1469ms.
[18:38:19.662] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[18:38:20.168] <TB3>     INFO: Expecting 2560 events.
[18:38:21.128] <TB3>     INFO: 2560 events read in total (245ms).
[18:38:21.129] <TB3>     INFO: Test took 1467ms.
[18:38:21.131] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[18:38:21.638] <TB3>     INFO: Expecting 2560 events.
[18:38:22.598] <TB3>     INFO: 2560 events read in total (246ms).
[18:38:22.599] <TB3>     INFO: Test took 1468ms.
[18:38:22.601] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[18:38:23.108] <TB3>     INFO: Expecting 2560 events.
[18:38:24.068] <TB3>     INFO: 2560 events read in total (245ms).
[18:38:24.068] <TB3>     INFO: Test took 1467ms.
[18:38:24.071] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[18:38:24.576] <TB3>     INFO: Expecting 2560 events.
[18:38:25.534] <TB3>     INFO: 2560 events read in total (243ms).
[18:38:25.535] <TB3>     INFO: Test took 1465ms.
[18:38:25.537] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[18:38:26.043] <TB3>     INFO: Expecting 2560 events.
[18:38:26.003] <TB3>     INFO: 2560 events read in total (245ms).
[18:38:26.003] <TB3>     INFO: Test took 1466ms.
[18:38:27.007] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[18:38:27.511] <TB3>     INFO: Expecting 2560 events.
[18:38:28.470] <TB3>     INFO: 2560 events read in total (244ms).
[18:38:28.471] <TB3>     INFO: Test took 1465ms.
[18:38:28.473] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[18:38:28.979] <TB3>     INFO: Expecting 2560 events.
[18:38:29.938] <TB3>     INFO: 2560 events read in total (244ms).
[18:38:29.938] <TB3>     INFO: Test took 1465ms.
[18:38:29.942] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[18:38:30.447] <TB3>     INFO: Expecting 2560 events.
[18:38:31.405] <TB3>     INFO: 2560 events read in total (243ms).
[18:38:31.405] <TB3>     INFO: Test took 1464ms.
[18:38:31.407] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[18:38:31.914] <TB3>     INFO: Expecting 2560 events.
[18:38:32.872] <TB3>     INFO: 2560 events read in total (243ms).
[18:38:32.872] <TB3>     INFO: Test took 1465ms.
[18:38:32.875] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[18:38:33.385] <TB3>     INFO: Expecting 2560 events.
[18:38:34.341] <TB3>     INFO: 2560 events read in total (241ms).
[18:38:34.342] <TB3>     INFO: Test took 1467ms.
[18:38:34.344] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[18:38:34.850] <TB3>     INFO: Expecting 2560 events.
[18:38:35.808] <TB3>     INFO: 2560 events read in total (243ms).
[18:38:35.809] <TB3>     INFO: Test took 1465ms.
[18:38:36.827] <TB3>     INFO: PixTestPhOptimization::doTest() done, duration: 472 seconds
[18:38:36.827] <TB3>     INFO: PH scale (per ROC):    81  85  86  85  83  85  75  85  82  79  82  80  88  85  93  92
[18:38:36.828] <TB3>     INFO: PH offset (per ROC):  176 176 165 159 149 155 176 152 160 173 156 160 171 159 174 163
[18:38:36.002] <TB3>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[18:38:37.005] <TB3>     INFO: ######################################################################
[18:38:37.005] <TB3>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[18:38:37.005] <TB3>     INFO: ######################################################################
[18:38:37.005] <TB3>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[18:38:37.017] <TB3>     INFO: scanning low vcal = 10
[18:38:37.360] <TB3>     INFO: Expecting 41600 events.
[18:38:41.082] <TB3>     INFO: 41600 events read in total (3006ms).
[18:38:41.082] <TB3>     INFO: Test took 4065ms.
[18:38:41.084] <TB3>     INFO: scanning low vcal = 20
[18:38:41.590] <TB3>     INFO: Expecting 41600 events.
[18:38:45.310] <TB3>     INFO: 41600 events read in total (3005ms).
[18:38:45.311] <TB3>     INFO: Test took 4227ms.
[18:38:45.313] <TB3>     INFO: scanning low vcal = 30
[18:38:45.820] <TB3>     INFO: Expecting 41600 events.
[18:38:49.559] <TB3>     INFO: 41600 events read in total (3025ms).
[18:38:49.559] <TB3>     INFO: Test took 4245ms.
[18:38:49.561] <TB3>     INFO: scanning low vcal = 40
[18:38:50.065] <TB3>     INFO: Expecting 41600 events.
[18:38:54.308] <TB3>     INFO: 41600 events read in total (3528ms).
[18:38:54.309] <TB3>     INFO: Test took 4748ms.
[18:38:54.312] <TB3>     INFO: scanning low vcal = 50
[18:38:54.734] <TB3>     INFO: Expecting 41600 events.
[18:38:58.993] <TB3>     INFO: 41600 events read in total (3544ms).
[18:38:58.993] <TB3>     INFO: Test took 4681ms.
[18:38:58.997] <TB3>     INFO: scanning low vcal = 60
[18:38:59.419] <TB3>     INFO: Expecting 41600 events.
[18:39:03.666] <TB3>     INFO: 41600 events read in total (3532ms).
[18:39:03.668] <TB3>     INFO: Test took 4671ms.
[18:39:03.671] <TB3>     INFO: scanning low vcal = 70
[18:39:04.092] <TB3>     INFO: Expecting 41600 events.
[18:39:08.356] <TB3>     INFO: 41600 events read in total (3549ms).
[18:39:08.357] <TB3>     INFO: Test took 4686ms.
[18:39:08.361] <TB3>     INFO: scanning low vcal = 80
[18:39:08.780] <TB3>     INFO: Expecting 41600 events.
[18:39:13.044] <TB3>     INFO: 41600 events read in total (3549ms).
[18:39:13.044] <TB3>     INFO: Test took 4683ms.
[18:39:13.048] <TB3>     INFO: scanning low vcal = 90
[18:39:13.469] <TB3>     INFO: Expecting 41600 events.
[18:39:17.758] <TB3>     INFO: 41600 events read in total (3574ms).
[18:39:17.759] <TB3>     INFO: Test took 4711ms.
[18:39:17.763] <TB3>     INFO: scanning low vcal = 100
[18:39:18.184] <TB3>     INFO: Expecting 41600 events.
[18:39:22.574] <TB3>     INFO: 41600 events read in total (3675ms).
[18:39:22.574] <TB3>     INFO: Test took 4811ms.
[18:39:22.578] <TB3>     INFO: scanning low vcal = 110
[18:39:22.998] <TB3>     INFO: Expecting 41600 events.
[18:39:27.247] <TB3>     INFO: 41600 events read in total (3534ms).
[18:39:27.247] <TB3>     INFO: Test took 4669ms.
[18:39:27.250] <TB3>     INFO: scanning low vcal = 120
[18:39:27.673] <TB3>     INFO: Expecting 41600 events.
[18:39:31.934] <TB3>     INFO: 41600 events read in total (3546ms).
[18:39:31.934] <TB3>     INFO: Test took 4684ms.
[18:39:31.937] <TB3>     INFO: scanning low vcal = 130
[18:39:32.359] <TB3>     INFO: Expecting 41600 events.
[18:39:36.620] <TB3>     INFO: 41600 events read in total (3546ms).
[18:39:36.620] <TB3>     INFO: Test took 4683ms.
[18:39:36.624] <TB3>     INFO: scanning low vcal = 140
[18:39:37.046] <TB3>     INFO: Expecting 41600 events.
[18:39:41.292] <TB3>     INFO: 41600 events read in total (3531ms).
[18:39:41.293] <TB3>     INFO: Test took 4669ms.
[18:39:41.297] <TB3>     INFO: scanning low vcal = 150
[18:39:41.718] <TB3>     INFO: Expecting 41600 events.
[18:39:45.993] <TB3>     INFO: 41600 events read in total (3560ms).
[18:39:45.994] <TB3>     INFO: Test took 4697ms.
[18:39:45.996] <TB3>     INFO: scanning low vcal = 160
[18:39:46.422] <TB3>     INFO: Expecting 41600 events.
[18:39:50.677] <TB3>     INFO: 41600 events read in total (3540ms).
[18:39:50.677] <TB3>     INFO: Test took 4681ms.
[18:39:50.680] <TB3>     INFO: scanning low vcal = 170
[18:39:51.103] <TB3>     INFO: Expecting 41600 events.
[18:39:55.352] <TB3>     INFO: 41600 events read in total (3534ms).
[18:39:55.353] <TB3>     INFO: Test took 4673ms.
[18:39:55.357] <TB3>     INFO: scanning low vcal = 180
[18:39:55.781] <TB3>     INFO: Expecting 41600 events.
[18:40:00.039] <TB3>     INFO: 41600 events read in total (3543ms).
[18:40:00.040] <TB3>     INFO: Test took 4683ms.
[18:40:00.044] <TB3>     INFO: scanning low vcal = 190
[18:40:00.465] <TB3>     INFO: Expecting 41600 events.
[18:40:04.717] <TB3>     INFO: 41600 events read in total (3537ms).
[18:40:04.718] <TB3>     INFO: Test took 4674ms.
[18:40:04.721] <TB3>     INFO: scanning low vcal = 200
[18:40:05.143] <TB3>     INFO: Expecting 41600 events.
[18:40:09.397] <TB3>     INFO: 41600 events read in total (3539ms).
[18:40:09.398] <TB3>     INFO: Test took 4677ms.
[18:40:09.401] <TB3>     INFO: scanning low vcal = 210
[18:40:09.824] <TB3>     INFO: Expecting 41600 events.
[18:40:14.116] <TB3>     INFO: 41600 events read in total (3578ms).
[18:40:14.117] <TB3>     INFO: Test took 4716ms.
[18:40:14.120] <TB3>     INFO: scanning low vcal = 220
[18:40:14.543] <TB3>     INFO: Expecting 41600 events.
[18:40:18.821] <TB3>     INFO: 41600 events read in total (3563ms).
[18:40:18.822] <TB3>     INFO: Test took 4702ms.
[18:40:18.826] <TB3>     INFO: scanning low vcal = 230
[18:40:19.249] <TB3>     INFO: Expecting 41600 events.
[18:40:23.499] <TB3>     INFO: 41600 events read in total (3535ms).
[18:40:23.500] <TB3>     INFO: Test took 4674ms.
[18:40:23.503] <TB3>     INFO: scanning low vcal = 240
[18:40:23.928] <TB3>     INFO: Expecting 41600 events.
[18:40:28.179] <TB3>     INFO: 41600 events read in total (3536ms).
[18:40:28.180] <TB3>     INFO: Test took 4677ms.
[18:40:28.183] <TB3>     INFO: scanning low vcal = 250
[18:40:28.606] <TB3>     INFO: Expecting 41600 events.
[18:40:32.860] <TB3>     INFO: 41600 events read in total (3539ms).
[18:40:32.861] <TB3>     INFO: Test took 4678ms.
[18:40:32.865] <TB3>     INFO: scanning high vcal = 30 (= 210 in low range)
[18:40:33.285] <TB3>     INFO: Expecting 41600 events.
[18:40:37.547] <TB3>     INFO: 41600 events read in total (3547ms).
[18:40:37.548] <TB3>     INFO: Test took 4683ms.
[18:40:37.551] <TB3>     INFO: scanning high vcal = 50 (= 350 in low range)
[18:40:37.973] <TB3>     INFO: Expecting 41600 events.
[18:40:42.253] <TB3>     INFO: 41600 events read in total (3565ms).
[18:40:42.253] <TB3>     INFO: Test took 4702ms.
[18:40:42.257] <TB3>     INFO: scanning high vcal = 70 (= 490 in low range)
[18:40:42.678] <TB3>     INFO: Expecting 41600 events.
[18:40:46.961] <TB3>     INFO: 41600 events read in total (3568ms).
[18:40:46.962] <TB3>     INFO: Test took 4704ms.
[18:40:46.965] <TB3>     INFO: scanning high vcal = 90 (= 630 in low range)
[18:40:47.386] <TB3>     INFO: Expecting 41600 events.
[18:40:51.634] <TB3>     INFO: 41600 events read in total (3533ms).
[18:40:51.634] <TB3>     INFO: Test took 4669ms.
[18:40:51.638] <TB3>     INFO: scanning high vcal = 200 (= 1400 in low range)
[18:40:52.060] <TB3>     INFO: Expecting 41600 events.
[18:40:56.308] <TB3>     INFO: 41600 events read in total (3533ms).
[18:40:56.309] <TB3>     INFO: Test took 4671ms.
[18:40:56.855] <TB3>     INFO: PixTestGainPedestal::measure() done 
[18:40:56.858] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[18:40:56.858] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[18:40:56.858] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[18:40:56.859] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[18:40:56.859] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[18:40:56.859] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[18:40:56.859] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[18:40:56.859] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[18:40:56.859] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[18:40:56.860] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[18:40:56.860] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[18:40:56.860] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[18:40:56.860] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[18:40:56.860] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[18:40:56.861] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[18:40:56.861] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[18:41:35.041] <TB3>     INFO: PixTestGainPedestal::fit() done
[18:41:35.041] <TB3>     INFO: non-linearity mean:  0.960 0.962 0.952 0.963 0.953 0.960 0.961 0.959 0.963 0.955 0.957 0.952 0.960 0.956 0.958 0.954
[18:41:35.041] <TB3>     INFO: non-linearity RMS:   0.005 0.005 0.006 0.005 0.006 0.006 0.005 0.006 0.006 0.006 0.005 0.007 0.006 0.005 0.006 0.006
[18:41:35.041] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[18:41:35.064] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[18:41:35.086] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[18:41:35.108] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[18:41:35.131] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[18:41:35.153] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[18:41:35.176] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[18:41:35.198] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[18:41:35.220] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[18:41:35.242] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[18:41:35.265] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[18:41:35.287] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[18:41:35.309] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[18:41:35.332] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[18:41:35.354] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[18:41:35.376] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-34_FPIXTest-17C-Nebraska-160609-1717_2016-06-09_17h18m_1465510680//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[18:41:35.399] <TB3>     INFO: PixTestGainPedestal::doTest() done, duration: 178 seconds
[18:41:35.399] <TB3>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[18:41:35.406] <TB3>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[18:41:35.406] <TB3>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[18:41:35.409] <TB3>     INFO: ######################################################################
[18:41:35.409] <TB3>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[18:41:35.409] <TB3>     INFO: ######################################################################
[18:41:35.411] <TB3>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[18:41:35.422] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[18:41:35.422] <TB3>     INFO:     run 1 of 1
[18:41:35.422] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[18:41:35.766] <TB3>     INFO: Expecting 3120000 events.
[18:42:24.197] <TB3>     INFO: 1254585 events read in total (47716ms).
[18:43:13.548] <TB3>     INFO: 2506160 events read in total (97068ms).
[18:43:37.808] <TB3>     INFO: 3120000 events read in total (121328ms).
[18:43:37.865] <TB3>     INFO: Test took 122444ms.
[18:43:37.951] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[18:43:38.090] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[18:43:39.627] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[18:43:41.129] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[18:43:42.579] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[18:43:44.113] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[18:43:45.591] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[18:43:47.073] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[18:43:48.543] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[18:43:49.963] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[18:43:51.519] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[18:43:52.884] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[18:43:54.418] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[18:43:55.902] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[18:43:57.476] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[18:43:58.933] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[18:44:00.431] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[18:44:01.936] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 392548352
[18:44:01.967] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[18:44:01.967] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 91.5765, RMS = 1.77052
[18:44:01.967] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 101
[18:44:01.967] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[18:44:01.967] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.2211, RMS = 2.33682
[18:44:01.967] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 97
[18:44:01.969] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[18:44:01.969] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.6866, RMS = 1.37118
[18:44:01.969] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 91
[18:44:01.969] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[18:44:01.969] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.9413, RMS = 1.02851
[18:44:01.969] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[18:44:01.970] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[18:44:01.970] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.4334, RMS = 1.13479
[18:44:01.970] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[18:44:01.970] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[18:44:01.970] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.3876, RMS = 1.67177
[18:44:01.970] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[18:44:01.972] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[18:44:01.972] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 88.8005, RMS = 2.09464
[18:44:01.972] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 100
[18:44:01.972] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[18:44:01.972] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.7112, RMS = 2.07302
[18:44:01.972] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 95
[18:44:01.973] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[18:44:01.973] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.3438, RMS = 1.24174
[18:44:01.973] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[18:44:01.973] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[18:44:01.973] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.7597, RMS = 1.11886
[18:44:01.973] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[18:44:01.975] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[18:44:01.975] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.4292, RMS = 1.43901
[18:44:01.975] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[18:44:01.975] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[18:44:01.975] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.1639, RMS = 1.25107
[18:44:01.975] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[18:44:01.976] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[18:44:01.976] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.7856, RMS = 1.14017
[18:44:01.976] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[18:44:01.976] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[18:44:01.976] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.8117, RMS = 1.57135
[18:44:01.976] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[18:44:01.978] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[18:44:01.978] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.4931, RMS = 1.03912
[18:44:01.978] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[18:44:01.978] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[18:44:01.978] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.9106, RMS = 1.7181
[18:44:01.978] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[18:44:01.979] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[18:44:01.979] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.5039, RMS = 1.63756
[18:44:01.979] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 94
[18:44:01.979] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[18:44:01.979] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.6667, RMS = 1.31936
[18:44:01.979] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[18:44:01.980] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[18:44:01.980] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 65.3046, RMS = 1.58144
[18:44:01.980] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 74
[18:44:01.980] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[18:44:01.980] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 62.7413, RMS = 1.56486
[18:44:01.980] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 71
[18:44:01.982] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[18:44:01.982] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 88.6987, RMS = 2.04504
[18:44:01.982] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 99
[18:44:01.982] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[18:44:01.982] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.2999, RMS = 2.11548
[18:44:01.982] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 95
[18:44:01.983] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[18:44:01.983] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.84, RMS = 1.03952
[18:44:01.983] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[18:44:01.983] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[18:44:01.983] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.0544, RMS = 1.67615
[18:44:01.983] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[18:44:01.984] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[18:44:01.984] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.1742, RMS = 2.37491
[18:44:01.984] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[18:44:01.985] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[18:44:01.985] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.1662, RMS = 1.8335
[18:44:01.985] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 90
[18:44:01.986] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[18:44:01.986] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 72.2647, RMS = 2.01761
[18:44:01.986] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[18:44:01.986] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[18:44:01.986] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 65.128, RMS = 1.89444
[18:44:01.986] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 75
[18:44:01.987] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[18:44:01.987] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.4631, RMS = 1.36607
[18:44:01.987] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[18:44:01.987] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[18:44:01.987] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 71.9891, RMS = 2.25008
[18:44:01.987] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[18:44:01.989] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[18:44:01.989] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.4728, RMS = 1.43064
[18:44:01.989] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[18:44:01.989] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[18:44:01.989] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 70.8951, RMS = 2.28836
[18:44:01.989] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[18:44:01.992] <TB3>     INFO: PixTestBB3Map::doTest() done, duration: 146 seconds
[18:44:01.992] <TB3>     INFO: number of dead bumps (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[18:44:01.992] <TB3>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[18:44:02.089] <TB3>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[18:44:02.089] <TB3>     INFO: enter test to run
[18:44:02.089] <TB3>     INFO:   test:  no parameter change
[18:44:02.089] <TB3>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 394.7mA
[18:44:02.090] <TB3>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 461.4mA
[18:44:02.090] <TB3>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.8 C
[18:44:02.090] <TB3>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[18:44:02.575] <TB3>    QUIET: Connection to board 24 closed.
[18:44:02.575] <TB3>     INFO: pXar: this is the end, my friend
[18:44:02.575] <TB3>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
