{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1758064811141 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1758064811141 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 16 20:20:11 2025 " "Processing started: Tue Sep 16 20:20:11 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1758064811141 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758064811141 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off exp3_t2bB6 -c exp3_desafio " "Command: quartus_map --read_settings_files=on --write_settings_files=off exp3_t2bB6 -c exp3_desafio" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758064811141 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1758064811515 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1758064811521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/betoj/poli/6-2-quadriaula/pcs3645-labdig2/experiencias/exp3/quartus/verilog/circuito_pwm.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/betoj/poli/6-2-quadriaula/pcs3645-labdig2/experiencias/exp3/quartus/verilog/circuito_pwm.v" { { "Info" "ISGN_ENTITY_NAME" "1 circuito_pwm " "Found entity 1: circuito_pwm" {  } { { "../Verilog/circuito_pwm.v" "" { Text "C:/Users/betoj/Poli/6-2-QuadriAula/PCS3645-LabDig2/experiencias/exp3/Quartus/Verilog/circuito_pwm.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758064818081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758064818081 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "interface_hcsr04_uc.v(52) " "Verilog HDL information at interface_hcsr04_uc.v(52): always construct contains both blocking and non-blocking assignments" {  } { { "../Verilog/interface_hcsr04_uc.v" "" { Text "C:/Users/betoj/Poli/6-2-QuadriAula/PCS3645-LabDig2/experiencias/exp3/Quartus/Verilog/interface_hcsr04_uc.v" 52 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1758064818088 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "interface_hcsr04_uc.v(69) " "Verilog HDL information at interface_hcsr04_uc.v(69): always construct contains both blocking and non-blocking assignments" {  } { { "../Verilog/interface_hcsr04_uc.v" "" { Text "C:/Users/betoj/Poli/6-2-QuadriAula/PCS3645-LabDig2/experiencias/exp3/Quartus/Verilog/interface_hcsr04_uc.v" 69 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1758064818091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/betoj/poli/6-2-quadriaula/pcs3645-labdig2/experiencias/exp3/quartus/verilog/interface_hcsr04_uc.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/betoj/poli/6-2-quadriaula/pcs3645-labdig2/experiencias/exp3/quartus/verilog/interface_hcsr04_uc.v" { { "Info" "ISGN_ENTITY_NAME" "1 interface_hcsr04_uc " "Found entity 1: interface_hcsr04_uc" {  } { { "../Verilog/interface_hcsr04_uc.v" "" { Text "C:/Users/betoj/Poli/6-2-QuadriAula/PCS3645-LabDig2/experiencias/exp3/Quartus/Verilog/interface_hcsr04_uc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758064818091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758064818091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/betoj/poli/6-2-quadriaula/pcs3645-labdig2/experiencias/exp3/quartus/verilog/interface_hcsr04_fd.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/betoj/poli/6-2-quadriaula/pcs3645-labdig2/experiencias/exp3/quartus/verilog/interface_hcsr04_fd.v" { { "Info" "ISGN_ENTITY_NAME" "1 interface_hcsr04_fd " "Found entity 1: interface_hcsr04_fd" {  } { { "../Verilog/interface_hcsr04_fd.v" "" { Text "C:/Users/betoj/Poli/6-2-QuadriAula/PCS3645-LabDig2/experiencias/exp3/Quartus/Verilog/interface_hcsr04_fd.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758064818096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758064818096 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "final contador_cm_uc.v(41) " "Verilog HDL Declaration warning at contador_cm_uc.v(41): \"final\" is SystemVerilog-2005 keyword" {  } { { "../Verilog/contador_cm_uc.v" "" { Text "C:/Users/betoj/Poli/6-2-QuadriAula/PCS3645-LabDig2/experiencias/exp3/Quartus/Verilog/contador_cm_uc.v" 41 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1758064818098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/betoj/poli/6-2-quadriaula/pcs3645-labdig2/experiencias/exp3/quartus/verilog/contador_cm_uc.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/betoj/poli/6-2-quadriaula/pcs3645-labdig2/experiencias/exp3/quartus/verilog/contador_cm_uc.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_cm_uc " "Found entity 1: contador_cm_uc" {  } { { "../Verilog/contador_cm_uc.v" "" { Text "C:/Users/betoj/Poli/6-2-QuadriAula/PCS3645-LabDig2/experiencias/exp3/Quartus/Verilog/contador_cm_uc.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758064818100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758064818100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/betoj/poli/6-2-quadriaula/pcs3645-labdig2/experiencias/exp3/quartus/verilog/registrador_n.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/betoj/poli/6-2-quadriaula/pcs3645-labdig2/experiencias/exp3/quartus/verilog/registrador_n.v" { { "Info" "ISGN_ENTITY_NAME" "1 registrador_n " "Found entity 1: registrador_n" {  } { { "../Verilog/registrador_n.v" "" { Text "C:/Users/betoj/Poli/6-2-QuadriAula/PCS3645-LabDig2/experiencias/exp3/Quartus/Verilog/registrador_n.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758064818101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758064818101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/betoj/poli/6-2-quadriaula/pcs3645-labdig2/experiencias/exp3/quartus/verilog/interface_hcsr04_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/betoj/poli/6-2-quadriaula/pcs3645-labdig2/experiencias/exp3/quartus/verilog/interface_hcsr04_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 interface_hcsr04_tb " "Found entity 1: interface_hcsr04_tb" {  } { { "../Verilog/interface_hcsr04_tb.v" "" { Text "C:/Users/betoj/Poli/6-2-QuadriAula/PCS3645-LabDig2/experiencias/exp3/Quartus/Verilog/interface_hcsr04_tb.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758064818104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758064818104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/betoj/poli/6-2-quadriaula/pcs3645-labdig2/experiencias/exp3/quartus/verilog/interface_hcsr04.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/betoj/poli/6-2-quadriaula/pcs3645-labdig2/experiencias/exp3/quartus/verilog/interface_hcsr04.v" { { "Info" "ISGN_ENTITY_NAME" "1 interface_hcsr04 " "Found entity 1: interface_hcsr04" {  } { { "../Verilog/interface_hcsr04.v" "" { Text "C:/Users/betoj/Poli/6-2-QuadriAula/PCS3645-LabDig2/experiencias/exp3/Quartus/Verilog/interface_hcsr04.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758064818105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758064818105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/betoj/poli/6-2-quadriaula/pcs3645-labdig2/experiencias/exp3/quartus/verilog/hexa7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/betoj/poli/6-2-quadriaula/pcs3645-labdig2/experiencias/exp3/quartus/verilog/hexa7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hexa7seg " "Found entity 1: hexa7seg" {  } { { "../Verilog/hexa7seg.v" "" { Text "C:/Users/betoj/Poli/6-2-QuadriAula/PCS3645-LabDig2/experiencias/exp3/Quartus/Verilog/hexa7seg.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758064818107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758064818107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/betoj/poli/6-2-quadriaula/pcs3645-labdig2/experiencias/exp3/quartus/verilog/gerador_pulso_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/betoj/poli/6-2-quadriaula/pcs3645-labdig2/experiencias/exp3/quartus/verilog/gerador_pulso_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 gerador_pulso_tb " "Found entity 1: gerador_pulso_tb" {  } { { "../Verilog/gerador_pulso_tb.v" "" { Text "C:/Users/betoj/Poli/6-2-QuadriAula/PCS3645-LabDig2/experiencias/exp3/Quartus/Verilog/gerador_pulso_tb.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758064818109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758064818109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/betoj/poli/6-2-quadriaula/pcs3645-labdig2/experiencias/exp3/quartus/verilog/gerador_pulso.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/betoj/poli/6-2-quadriaula/pcs3645-labdig2/experiencias/exp3/quartus/verilog/gerador_pulso.v" { { "Info" "ISGN_ENTITY_NAME" "1 gerador_pulso " "Found entity 1: gerador_pulso" {  } { { "../Verilog/gerador_pulso.v" "" { Text "C:/Users/betoj/Poli/6-2-QuadriAula/PCS3645-LabDig2/experiencias/exp3/Quartus/Verilog/gerador_pulso.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758064818111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758064818111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/betoj/poli/6-2-quadriaula/pcs3645-labdig2/experiencias/exp3/quartus/verilog/exp3_sensor.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/betoj/poli/6-2-quadriaula/pcs3645-labdig2/experiencias/exp3/quartus/verilog/exp3_sensor.v" { { "Info" "ISGN_ENTITY_NAME" "1 exp3_sensor " "Found entity 1: exp3_sensor" {  } { { "../Verilog/exp3_sensor.v" "" { Text "C:/Users/betoj/Poli/6-2-QuadriAula/PCS3645-LabDig2/experiencias/exp3/Quartus/Verilog/exp3_sensor.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758064818113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758064818113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/betoj/poli/6-2-quadriaula/pcs3645-labdig2/experiencias/exp3/quartus/verilog/edge_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/betoj/poli/6-2-quadriaula/pcs3645-labdig2/experiencias/exp3/quartus/verilog/edge_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 edge_detector " "Found entity 1: edge_detector" {  } { { "../Verilog/edge_detector.v" "" { Text "C:/Users/betoj/Poli/6-2-QuadriAula/PCS3645-LabDig2/experiencias/exp3/Quartus/Verilog/edge_detector.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758064818113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758064818113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/betoj/poli/6-2-quadriaula/pcs3645-labdig2/experiencias/exp3/quartus/verilog/contador_m_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/betoj/poli/6-2-quadriaula/pcs3645-labdig2/experiencias/exp3/quartus/verilog/contador_m_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_m_tb " "Found entity 1: contador_m_tb" {  } { { "../Verilog/contador_m_tb.v" "" { Text "C:/Users/betoj/Poli/6-2-QuadriAula/PCS3645-LabDig2/experiencias/exp3/Quartus/Verilog/contador_m_tb.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758064818116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758064818116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/betoj/poli/6-2-quadriaula/pcs3645-labdig2/experiencias/exp3/quartus/verilog/contador_m.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/betoj/poli/6-2-quadriaula/pcs3645-labdig2/experiencias/exp3/quartus/verilog/contador_m.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_m " "Found entity 1: contador_m" {  } { { "../Verilog/contador_m.v" "" { Text "C:/Users/betoj/Poli/6-2-QuadriAula/PCS3645-LabDig2/experiencias/exp3/Quartus/Verilog/contador_m.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758064818118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758064818118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/betoj/poli/6-2-quadriaula/pcs3645-labdig2/experiencias/exp3/quartus/verilog/contador_cm_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/betoj/poli/6-2-quadriaula/pcs3645-labdig2/experiencias/exp3/quartus/verilog/contador_cm_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_cm_tb " "Found entity 1: contador_cm_tb" {  } { { "../Verilog/contador_cm_tb.v" "" { Text "C:/Users/betoj/Poli/6-2-QuadriAula/PCS3645-LabDig2/experiencias/exp3/Quartus/Verilog/contador_cm_tb.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758064818120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758064818120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/betoj/poli/6-2-quadriaula/pcs3645-labdig2/experiencias/exp3/quartus/verilog/contador_cm_fd.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/betoj/poli/6-2-quadriaula/pcs3645-labdig2/experiencias/exp3/quartus/verilog/contador_cm_fd.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_cm_fd " "Found entity 1: contador_cm_fd" {  } { { "../Verilog/contador_cm_fd.v" "" { Text "C:/Users/betoj/Poli/6-2-QuadriAula/PCS3645-LabDig2/experiencias/exp3/Quartus/Verilog/contador_cm_fd.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758064818121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758064818121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/betoj/poli/6-2-quadriaula/pcs3645-labdig2/experiencias/exp3/quartus/verilog/contador_cm.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/betoj/poli/6-2-quadriaula/pcs3645-labdig2/experiencias/exp3/quartus/verilog/contador_cm.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_cm " "Found entity 1: contador_cm" {  } { { "../Verilog/contador_cm.v" "" { Text "C:/Users/betoj/Poli/6-2-QuadriAula/PCS3645-LabDig2/experiencias/exp3/Quartus/Verilog/contador_cm.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758064818121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758064818121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/betoj/poli/6-2-quadriaula/pcs3645-labdig2/experiencias/exp3/quartus/verilog/contador_bcd_3digitos_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/betoj/poli/6-2-quadriaula/pcs3645-labdig2/experiencias/exp3/quartus/verilog/contador_bcd_3digitos_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_bcd_3digitos_tb " "Found entity 1: contador_bcd_3digitos_tb" {  } { { "../Verilog/contador_bcd_3digitos_tb.v" "" { Text "C:/Users/betoj/Poli/6-2-QuadriAula/PCS3645-LabDig2/experiencias/exp3/Quartus/Verilog/contador_bcd_3digitos_tb.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758064818121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758064818121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/betoj/poli/6-2-quadriaula/pcs3645-labdig2/experiencias/exp3/quartus/verilog/contador_bcd_3digitos.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/betoj/poli/6-2-quadriaula/pcs3645-labdig2/experiencias/exp3/quartus/verilog/contador_bcd_3digitos.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_bcd_3digitos " "Found entity 1: contador_bcd_3digitos" {  } { { "../Verilog/contador_bcd_3digitos.v" "" { Text "C:/Users/betoj/Poli/6-2-QuadriAula/PCS3645-LabDig2/experiencias/exp3/Quartus/Verilog/contador_bcd_3digitos.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758064818121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758064818121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/betoj/poli/6-2-quadriaula/pcs3645-labdig2/experiencias/exp3/quartus/verilog/controle_servo.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/betoj/poli/6-2-quadriaula/pcs3645-labdig2/experiencias/exp3/quartus/verilog/controle_servo.v" { { "Info" "ISGN_ENTITY_NAME" "1 controle_servo " "Found entity 1: controle_servo" {  } { { "../Verilog/controle_servo.v" "" { Text "C:/Users/betoj/Poli/6-2-QuadriAula/PCS3645-LabDig2/experiencias/exp3/Quartus/Verilog/controle_servo.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758064818129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758064818129 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "exp3_sensor " "Elaborating entity \"exp3_sensor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1758064818171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controle_servo controle_servo:SERVO " "Elaborating entity \"controle_servo\" for hierarchy \"controle_servo:SERVO\"" {  } { { "../Verilog/exp3_sensor.v" "SERVO" { Text "C:/Users/betoj/Poli/6-2-QuadriAula/PCS3645-LabDig2/experiencias/exp3/Quartus/Verilog/exp3_sensor.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758064818238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "circuito_pwm controle_servo:SERVO\|circuito_pwm:pwm " "Elaborating entity \"circuito_pwm\" for hierarchy \"controle_servo:SERVO\|circuito_pwm:pwm\"" {  } { { "../Verilog/controle_servo.v" "pwm" { Text "C:/Users/betoj/Poli/6-2-QuadriAula/PCS3645-LabDig2/experiencias/exp3/Quartus/Verilog/controle_servo.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758064818241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interface_hcsr04 interface_hcsr04:INT " "Elaborating entity \"interface_hcsr04\" for hierarchy \"interface_hcsr04:INT\"" {  } { { "../Verilog/exp3_sensor.v" "INT" { Text "C:/Users/betoj/Poli/6-2-QuadriAula/PCS3645-LabDig2/experiencias/exp3/Quartus/Verilog/exp3_sensor.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758064818261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interface_hcsr04_uc interface_hcsr04:INT\|interface_hcsr04_uc:U1 " "Elaborating entity \"interface_hcsr04_uc\" for hierarchy \"interface_hcsr04:INT\|interface_hcsr04_uc:U1\"" {  } { { "../Verilog/interface_hcsr04.v" "U1" { Text "C:/Users/betoj/Poli/6-2-QuadriAula/PCS3645-LabDig2/experiencias/exp3/Quartus/Verilog/interface_hcsr04.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758064818268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interface_hcsr04_fd interface_hcsr04:INT\|interface_hcsr04_fd:U2 " "Elaborating entity \"interface_hcsr04_fd\" for hierarchy \"interface_hcsr04:INT\|interface_hcsr04_fd:U2\"" {  } { { "../Verilog/interface_hcsr04.v" "U2" { Text "C:/Users/betoj/Poli/6-2-QuadriAula/PCS3645-LabDig2/experiencias/exp3/Quartus/Verilog/interface_hcsr04.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758064818276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gerador_pulso interface_hcsr04:INT\|interface_hcsr04_fd:U2\|gerador_pulso:U1 " "Elaborating entity \"gerador_pulso\" for hierarchy \"interface_hcsr04:INT\|interface_hcsr04_fd:U2\|gerador_pulso:U1\"" {  } { { "../Verilog/interface_hcsr04_fd.v" "U1" { Text "C:/Users/betoj/Poli/6-2-QuadriAula/PCS3645-LabDig2/experiencias/exp3/Quartus/Verilog/interface_hcsr04_fd.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758064818285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_cm interface_hcsr04:INT\|interface_hcsr04_fd:U2\|contador_cm:U2 " "Elaborating entity \"contador_cm\" for hierarchy \"interface_hcsr04:INT\|interface_hcsr04_fd:U2\|contador_cm:U2\"" {  } { { "../Verilog/interface_hcsr04_fd.v" "U2" { Text "C:/Users/betoj/Poli/6-2-QuadriAula/PCS3645-LabDig2/experiencias/exp3/Quartus/Verilog/interface_hcsr04_fd.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758064818294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_cm_fd interface_hcsr04:INT\|interface_hcsr04_fd:U2\|contador_cm:U2\|contador_cm_fd:FD " "Elaborating entity \"contador_cm_fd\" for hierarchy \"interface_hcsr04:INT\|interface_hcsr04_fd:U2\|contador_cm:U2\|contador_cm_fd:FD\"" {  } { { "../Verilog/contador_cm.v" "FD" { Text "C:/Users/betoj/Poli/6-2-QuadriAula/PCS3645-LabDig2/experiencias/exp3/Quartus/Verilog/contador_cm.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758064818301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_m interface_hcsr04:INT\|interface_hcsr04_fd:U2\|contador_cm:U2\|contador_cm_fd:FD\|contador_m:U1 " "Elaborating entity \"contador_m\" for hierarchy \"interface_hcsr04:INT\|interface_hcsr04_fd:U2\|contador_cm:U2\|contador_cm_fd:FD\|contador_m:U1\"" {  } { { "../Verilog/contador_cm_fd.v" "U1" { Text "C:/Users/betoj/Poli/6-2-QuadriAula/PCS3645-LabDig2/experiencias/exp3/Quartus/Verilog/contador_cm_fd.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758064818301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_bcd_3digitos interface_hcsr04:INT\|interface_hcsr04_fd:U2\|contador_cm:U2\|contador_cm_fd:FD\|contador_bcd_3digitos:U2 " "Elaborating entity \"contador_bcd_3digitos\" for hierarchy \"interface_hcsr04:INT\|interface_hcsr04_fd:U2\|contador_cm:U2\|contador_cm_fd:FD\|contador_bcd_3digitos:U2\"" {  } { { "../Verilog/contador_cm_fd.v" "U2" { Text "C:/Users/betoj/Poli/6-2-QuadriAula/PCS3645-LabDig2/experiencias/exp3/Quartus/Verilog/contador_cm_fd.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758064818312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_cm_uc interface_hcsr04:INT\|interface_hcsr04_fd:U2\|contador_cm:U2\|contador_cm_uc:UC " "Elaborating entity \"contador_cm_uc\" for hierarchy \"interface_hcsr04:INT\|interface_hcsr04_fd:U2\|contador_cm:U2\|contador_cm_uc:UC\"" {  } { { "../Verilog/contador_cm.v" "UC" { Text "C:/Users/betoj/Poli/6-2-QuadriAula/PCS3645-LabDig2/experiencias/exp3/Quartus/Verilog/contador_cm.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758064818322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador_n interface_hcsr04:INT\|interface_hcsr04_fd:U2\|registrador_n:U3 " "Elaborating entity \"registrador_n\" for hierarchy \"interface_hcsr04:INT\|interface_hcsr04_fd:U2\|registrador_n:U3\"" {  } { { "../Verilog/interface_hcsr04_fd.v" "U3" { Text "C:/Users/betoj/Poli/6-2-QuadriAula/PCS3645-LabDig2/experiencias/exp3/Quartus/Verilog/interface_hcsr04_fd.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758064818330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexa7seg hexa7seg:H0 " "Elaborating entity \"hexa7seg\" for hierarchy \"hexa7seg:H0\"" {  } { { "../Verilog/exp3_sensor.v" "H0" { Text "C:/Users/betoj/Poli/6-2-QuadriAula/PCS3645-LabDig2/experiencias/exp3/Quartus/Verilog/exp3_sensor.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758064818334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_detector edge_detector:DB " "Elaborating entity \"edge_detector\" for hierarchy \"edge_detector:DB\"" {  } { { "../Verilog/exp3_sensor.v" "DB" { Text "C:/Users/betoj/Poli/6-2-QuadriAula/PCS3645-LabDig2/experiencias/exp3/Quartus/Verilog/exp3_sensor.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758064818345 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1758064819071 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1758064819481 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/betoj/Poli/6-2-QuadriAula/PCS3645-LabDig2/experiencias/exp3/Quartus/Quartus/output_files/exp3_desafio.map.smsg " "Generated suppressed messages file C:/Users/betoj/Poli/6-2-QuadriAula/PCS3645-LabDig2/experiencias/exp3/Quartus/Quartus/output_files/exp3_desafio.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758064819531 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1758064819707 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758064819707 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "262 " "Implemented 262 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1758064819821 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1758064819821 ""} { "Info" "ICUT_CUT_TM_LCELLS" "221 " "Implemented 221 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1758064819821 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1758064819821 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4900 " "Peak virtual memory: 4900 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1758064819840 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 16 20:20:19 2025 " "Processing ended: Tue Sep 16 20:20:19 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1758064819840 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1758064819840 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1758064819840 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1758064819840 ""}
