 
****************************************
Report : qor
Design : FPA_final
Version: U-2022.12-SP7
Date   : Thu Dec 28 23:44:04 2023
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              69.00
  Critical Path Length:          4.63
  Critical Path Slack:           0.53
  Critical Path Clk Period:      5.54
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         18
  Hierarchical Port Count:       1021
  Leaf Cell Count:               1935
  Buf/Inv Cell Count:             446
  Buf Cell Count:                  44
  Inv Cell Count:                 402
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      1839
  Sequential Cell Count:           96
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     2526.468013
  Noncombinational Area:   434.111984
  Buf/Inv Area:            248.976001
  Total Buffer Area:            35.11
  Total Inverter Area:         213.86
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:              2960.579997
  Design Area:            2960.579997


  Design Rules
  -----------------------------------
  Total Number of Nets:          2183
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: ip-172-31-17-209.ec2.internal

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    1.52
  Logic Optimization:                  0.62
  Mapping Optimization:                0.87
  -----------------------------------------
  Overall Compile Time:                3.80
  Overall Compile Wall Clock Time:     4.07

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
