* ******************************************************************************

* iCEcube Router

* Version:            2017.08.27940

* Build Date:         Sep 11 2017 17:03:11

* File Generated:     May 19 2019 07:10:54

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : uu2.un28_w_addr_user_i_0_0
T_4_6_wire_logic_cluster/lc_0/out
T_5_3_sp4_v_t_41
T_5_0_span4_vert_31
T_5_3_sp4_v_t_47
T_5_5_lc_trk_g2_2
T_5_5_wire_logic_cluster/lc_3/cen

T_4_6_wire_logic_cluster/lc_0/out
T_5_3_sp4_v_t_41
T_5_0_span4_vert_31
T_5_3_sp4_v_t_47
T_5_5_lc_trk_g2_2
T_5_5_wire_logic_cluster/lc_3/cen

T_4_6_wire_logic_cluster/lc_0/out
T_5_3_sp4_v_t_41
T_5_0_span4_vert_31
T_5_3_sp4_v_t_47
T_5_5_lc_trk_g2_2
T_5_5_wire_logic_cluster/lc_3/cen

T_4_6_wire_logic_cluster/lc_0/out
T_5_3_sp4_v_t_41
T_5_0_span4_vert_31
T_5_3_sp4_v_t_47
T_5_5_lc_trk_g2_2
T_5_5_wire_logic_cluster/lc_3/cen

T_4_6_wire_logic_cluster/lc_0/out
T_5_3_sp4_v_t_41
T_5_0_span4_vert_31
T_5_3_sp4_v_t_47
T_5_5_lc_trk_g2_2
T_5_5_wire_logic_cluster/lc_3/cen

End 

Net : L3_tx_data_3
T_5_8_wire_logic_cluster/lc_3/out
T_5_8_lc_trk_g0_3
T_5_8_wire_logic_cluster/lc_5/in_0

T_5_8_wire_logic_cluster/lc_3/out
T_4_8_lc_trk_g2_3
T_4_8_wire_logic_cluster/lc_0/in_1

T_5_8_wire_logic_cluster/lc_3/out
T_5_5_sp4_v_t_46
T_4_6_lc_trk_g3_6
T_4_6_wire_logic_cluster/lc_6/in_3

End 

Net : uu2.un28_w_addr_user_i_0
T_4_7_wire_logic_cluster/lc_4/out
T_4_6_lc_trk_g1_4
T_4_6_wire_logic_cluster/lc_0/in_3

T_4_7_wire_logic_cluster/lc_4/out
T_4_3_sp4_v_t_45
T_4_5_lc_trk_g2_0
T_4_5_wire_logic_cluster/lc_5/in_3

T_4_7_wire_logic_cluster/lc_4/out
T_4_7_lc_trk_g1_4
T_4_7_wire_logic_cluster/lc_7/in_0

T_4_7_wire_logic_cluster/lc_4/out
T_4_7_lc_trk_g1_4
T_4_7_wire_logic_cluster/lc_6/in_3

End 

Net : uu2.w_data_i_o2_4Z0Z_0_cascade_
T_5_8_wire_logic_cluster/lc_5/ltout
T_5_8_wire_logic_cluster/lc_6/in_2

End 

Net : uu2.N_97
T_4_8_wire_logic_cluster/lc_1/out
T_4_7_lc_trk_g0_1
T_4_7_wire_logic_cluster/lc_4/in_1

T_4_8_wire_logic_cluster/lc_1/out
T_5_4_sp4_v_t_38
T_5_5_lc_trk_g3_6
T_5_5_wire_logic_cluster/lc_1/in_0

T_4_8_wire_logic_cluster/lc_1/out
T_5_4_sp4_v_t_38
T_5_5_lc_trk_g3_6
T_5_5_wire_logic_cluster/lc_3/in_0

T_4_8_wire_logic_cluster/lc_1/out
T_5_4_sp4_v_t_38
T_4_5_lc_trk_g2_6
T_4_5_wire_logic_cluster/lc_5/in_1

T_4_8_wire_logic_cluster/lc_1/out
T_5_4_sp4_v_t_38
T_5_5_lc_trk_g3_6
T_5_5_wire_logic_cluster/lc_0/in_3

T_4_8_wire_logic_cluster/lc_1/out
T_5_4_sp4_v_t_38
T_5_5_lc_trk_g3_6
T_5_5_wire_logic_cluster/lc_4/in_3

T_4_8_wire_logic_cluster/lc_1/out
T_5_4_sp4_v_t_38
T_5_5_lc_trk_g3_6
T_5_5_wire_logic_cluster/lc_2/in_3

T_4_8_wire_logic_cluster/lc_1/out
T_4_7_lc_trk_g0_1
T_4_7_wire_logic_cluster/lc_5/in_0

T_4_8_wire_logic_cluster/lc_1/out
T_4_7_lc_trk_g0_1
T_4_7_wire_logic_cluster/lc_6/in_1

T_4_8_wire_logic_cluster/lc_1/out
T_4_7_lc_trk_g0_1
T_4_7_input_2_7
T_4_7_wire_logic_cluster/lc_7/in_2

End 

Net : N_96
T_5_8_wire_logic_cluster/lc_6/out
T_4_8_lc_trk_g2_6
T_4_8_wire_logic_cluster/lc_1/in_3

T_5_8_wire_logic_cluster/lc_6/out
T_6_6_sp4_v_t_40
T_7_6_sp4_h_l_10
T_9_6_lc_trk_g2_7
T_9_6_wire_logic_cluster/lc_2/in_3

T_5_8_wire_logic_cluster/lc_6/out
T_6_5_sp4_v_t_37
T_7_5_sp4_h_l_5
T_7_5_lc_trk_g1_0
T_7_5_wire_logic_cluster/lc_4/in_1

T_5_8_wire_logic_cluster/lc_6/out
T_5_5_sp4_v_t_36
T_4_6_lc_trk_g2_4
T_4_6_wire_logic_cluster/lc_7/in_3

T_5_8_wire_logic_cluster/lc_6/out
T_6_5_sp4_v_t_37
T_7_5_sp4_h_l_5
T_6_5_lc_trk_g1_5
T_6_5_wire_logic_cluster/lc_5/in_3

T_5_8_wire_logic_cluster/lc_6/out
T_6_5_sp4_v_t_37
T_7_5_sp4_h_l_5
T_6_5_lc_trk_g1_5
T_6_5_wire_logic_cluster/lc_0/in_0

T_5_8_wire_logic_cluster/lc_6/out
T_6_5_sp4_v_t_37
T_7_5_sp4_h_l_5
T_6_5_lc_trk_g1_5
T_6_5_wire_logic_cluster/lc_3/in_3

T_5_8_wire_logic_cluster/lc_6/out
T_6_5_sp4_v_t_37
T_7_5_sp4_h_l_5
T_7_5_lc_trk_g1_0
T_7_5_wire_logic_cluster/lc_1/in_0

T_5_8_wire_logic_cluster/lc_6/out
T_6_5_sp4_v_t_37
T_7_5_sp4_h_l_0
T_8_5_lc_trk_g3_0
T_8_5_input_2_5
T_8_5_wire_logic_cluster/lc_5/in_2

T_5_8_wire_logic_cluster/lc_6/out
T_5_5_sp4_v_t_36
T_2_5_sp4_h_l_7
T_4_5_lc_trk_g3_2
T_4_5_wire_logic_cluster/lc_1/in_0

T_5_8_wire_logic_cluster/lc_6/out
T_6_8_lc_trk_g0_6
T_6_8_wire_logic_cluster/lc_1/in_3

T_5_8_wire_logic_cluster/lc_6/out
T_6_5_sp4_v_t_37
T_7_5_sp4_h_l_5
T_6_5_lc_trk_g1_5
T_6_5_wire_logic_cluster/lc_7/in_3

T_5_8_wire_logic_cluster/lc_6/out
T_6_8_lc_trk_g0_6
T_6_8_wire_logic_cluster/lc_0/in_0

T_5_8_wire_logic_cluster/lc_6/out
T_5_5_sp4_v_t_36
T_5_1_sp4_v_t_41
T_4_4_lc_trk_g3_1
T_4_4_wire_logic_cluster/lc_7/in_3

T_5_8_wire_logic_cluster/lc_6/out
T_5_5_sp4_v_t_36
T_2_5_sp4_h_l_7
T_4_5_lc_trk_g3_2
T_4_5_wire_logic_cluster/lc_0/in_3

T_5_8_wire_logic_cluster/lc_6/out
T_4_7_lc_trk_g2_6
T_4_7_wire_logic_cluster/lc_1/in_3

T_5_8_wire_logic_cluster/lc_6/out
T_5_5_sp4_v_t_36
T_4_6_lc_trk_g2_4
T_4_6_wire_logic_cluster/lc_2/in_0

End 

Net : L3_tx_data_1
T_6_9_wire_logic_cluster/lc_6/out
T_5_8_lc_trk_g2_6
T_5_8_wire_logic_cluster/lc_5/in_1

T_6_9_wire_logic_cluster/lc_6/out
T_5_8_lc_trk_g2_6
T_5_8_wire_logic_cluster/lc_2/in_0

T_6_9_wire_logic_cluster/lc_6/out
T_6_6_sp4_v_t_36
T_7_6_sp4_h_l_1
T_9_6_lc_trk_g3_4
T_9_6_wire_logic_cluster/lc_2/in_1

End 

Net : L3_tx_data_4
T_4_8_wire_logic_cluster/lc_2/out
T_5_8_lc_trk_g1_2
T_5_8_input_2_5
T_5_8_wire_logic_cluster/lc_5/in_2

T_4_8_wire_logic_cluster/lc_2/out
T_4_8_lc_trk_g2_2
T_4_8_wire_logic_cluster/lc_1/in_1

T_4_8_wire_logic_cluster/lc_2/out
T_5_5_sp4_v_t_45
T_5_6_lc_trk_g2_5
T_5_6_wire_logic_cluster/lc_0/in_1

End 

Net : L3_tx_data_0
T_5_7_wire_logic_cluster/lc_7/out
T_5_8_lc_trk_g1_7
T_5_8_wire_logic_cluster/lc_5/in_3

T_5_7_wire_logic_cluster/lc_7/out
T_4_8_lc_trk_g0_7
T_4_8_wire_logic_cluster/lc_0/in_3

T_5_7_wire_logic_cluster/lc_7/out
T_5_6_lc_trk_g1_7
T_5_6_wire_logic_cluster/lc_3/in_3

End 

Net : uu2.mem0.N_22_cascade_
T_7_5_wire_logic_cluster/lc_6/ltout
T_7_5_wire_logic_cluster/lc_7/in_2

End 

Net : uu2.mem0.N_66_0_i
T_7_5_wire_logic_cluster/lc_7/out
T_7_5_sp4_h_l_3
T_3_5_sp4_h_l_6
T_3_5_lc_trk_g0_3
T_3_5_wire_bram/ram/WDATA_2

End 

Net : uu2.mem0.N_13_0
T_8_6_wire_logic_cluster/lc_1/out
T_7_5_lc_trk_g2_1
T_7_5_wire_logic_cluster/lc_6/in_3

End 

Net : uu2.mem0.ram512X8_inst_RNOZ0Z_80
T_9_8_wire_logic_cluster/lc_4/out
T_9_7_lc_trk_g0_4
T_9_7_wire_logic_cluster/lc_7/in_3

End 

Net : uu2.mem0.N_294
T_9_7_wire_logic_cluster/lc_7/out
T_8_6_lc_trk_g2_7
T_8_6_wire_logic_cluster/lc_1/in_0

End 

Net : uu2.mem0.N_271
T_8_9_wire_logic_cluster/lc_7/out
T_9_8_lc_trk_g2_7
T_9_8_wire_logic_cluster/lc_4/in_3

End 

Net : uu2.bitmapZ0Z_308
T_8_8_wire_logic_cluster/lc_4/out
T_8_9_lc_trk_g1_4
T_8_9_wire_logic_cluster/lc_7/in_0

T_8_8_wire_logic_cluster/lc_4/out
T_7_9_lc_trk_g0_4
T_7_9_wire_logic_cluster/lc_1/in_1

End 

Net : uu2.N_77_0
T_8_4_wire_logic_cluster/lc_5/out
T_7_4_lc_trk_g2_5
T_7_4_input_2_3
T_7_4_wire_logic_cluster/lc_3/in_2

T_8_4_wire_logic_cluster/lc_5/out
T_9_3_sp4_v_t_43
T_6_7_sp4_h_l_11
T_5_7_lc_trk_g0_3
T_5_7_wire_logic_cluster/lc_4/in_3

End 

Net : uu2.mem0.i14_mux
T_7_4_wire_logic_cluster/lc_3/out
T_7_5_lc_trk_g1_3
T_7_5_wire_logic_cluster/lc_6/in_0

End 

Net : uu2.un28_w_addr_user_i_0_a2Z0Z_4
T_5_8_wire_logic_cluster/lc_2/out
T_4_8_lc_trk_g3_2
T_4_8_wire_logic_cluster/lc_1/in_0

End 

Net : uu2.w_addr_displaying_0_repZ0Z1
T_5_6_wire_logic_cluster/lc_7/out
T_6_4_sp4_v_t_42
T_7_4_sp4_h_l_0
T_8_4_lc_trk_g2_0
T_8_4_wire_logic_cluster/lc_6/in_0

T_5_6_wire_logic_cluster/lc_7/out
T_5_3_sp4_v_t_38
T_6_3_sp4_h_l_3
T_7_3_lc_trk_g3_3
T_7_3_wire_logic_cluster/lc_4/in_0

T_5_6_wire_logic_cluster/lc_7/out
T_5_3_sp4_v_t_38
T_6_3_sp4_h_l_3
T_7_3_lc_trk_g3_3
T_7_3_wire_logic_cluster/lc_7/in_3

T_5_6_wire_logic_cluster/lc_7/out
T_6_6_lc_trk_g0_7
T_6_6_wire_logic_cluster/lc_0/in_3

T_5_6_wire_logic_cluster/lc_7/out
T_6_6_lc_trk_g1_7
T_6_6_wire_logic_cluster/lc_2/in_0

T_5_6_wire_logic_cluster/lc_7/out
T_6_3_sp4_v_t_39
T_6_4_lc_trk_g2_7
T_6_4_wire_logic_cluster/lc_7/in_0

T_5_6_wire_logic_cluster/lc_7/out
T_6_6_lc_trk_g0_7
T_6_6_wire_logic_cluster/lc_7/in_0

T_5_6_wire_logic_cluster/lc_7/out
T_6_6_lc_trk_g1_7
T_6_6_wire_logic_cluster/lc_1/in_1

T_5_6_wire_logic_cluster/lc_7/out
T_5_6_lc_trk_g3_7
T_5_6_wire_logic_cluster/lc_7/in_1

End 

Net : uu2.N_1581_0
T_8_4_wire_logic_cluster/lc_6/out
T_8_4_lc_trk_g2_6
T_8_4_wire_logic_cluster/lc_5/in_3

End 

Net : uu2.bitmapZ0Z_52
T_8_9_wire_logic_cluster/lc_3/out
T_8_9_lc_trk_g1_3
T_8_9_wire_logic_cluster/lc_7/in_1

T_8_9_wire_logic_cluster/lc_3/out
T_7_9_lc_trk_g3_3
T_7_9_wire_logic_cluster/lc_1/in_3

End 

Net : uu2.w_addr_displaying_fastZ0Z_8
T_7_8_wire_logic_cluster/lc_4/out
T_8_9_lc_trk_g2_4
T_8_9_wire_logic_cluster/lc_7/in_3

T_7_8_wire_logic_cluster/lc_4/out
T_7_7_lc_trk_g0_4
T_7_7_wire_logic_cluster/lc_5/in_1

T_7_8_wire_logic_cluster/lc_4/out
T_7_8_lc_trk_g0_4
T_7_8_input_2_4
T_7_8_wire_logic_cluster/lc_4/in_2

End 

Net : L3_tx_data_5
T_5_7_wire_logic_cluster/lc_1/out
T_5_8_lc_trk_g0_1
T_5_8_wire_logic_cluster/lc_2/in_1

T_5_7_wire_logic_cluster/lc_1/out
T_5_8_lc_trk_g0_1
T_5_8_wire_logic_cluster/lc_6/in_1

T_5_7_wire_logic_cluster/lc_1/out
T_6_5_sp4_v_t_46
T_7_5_sp4_h_l_4
T_8_5_lc_trk_g2_4
T_8_5_wire_logic_cluster/lc_1/in_1

End 

Net : L3_tx_data_6
T_5_7_wire_logic_cluster/lc_6/out
T_5_8_lc_trk_g0_6
T_5_8_input_2_2
T_5_8_wire_logic_cluster/lc_2/in_2

T_5_7_wire_logic_cluster/lc_6/out
T_5_8_lc_trk_g0_6
T_5_8_wire_logic_cluster/lc_6/in_0

T_5_7_wire_logic_cluster/lc_6/out
T_4_7_sp4_h_l_4
T_7_3_sp4_v_t_47
T_6_5_lc_trk_g2_2
T_6_5_wire_logic_cluster/lc_3/in_1

End 

Net : uu2.m76_bm_1_0
T_9_4_wire_logic_cluster/lc_6/out
T_8_4_lc_trk_g3_6
T_8_4_wire_logic_cluster/lc_6/in_3

End 

Net : uu2.bitmapZ0Z_200
T_9_4_wire_logic_cluster/lc_5/out
T_9_4_lc_trk_g1_5
T_9_4_wire_logic_cluster/lc_6/in_0

End 

Net : uu2.mem0.N_74_0
T_6_4_wire_logic_cluster/lc_7/out
T_7_4_lc_trk_g1_7
T_7_4_wire_logic_cluster/lc_3/in_3

End 

Net : uu2.mem0.N_98_0
T_9_8_wire_logic_cluster/lc_5/out
T_9_4_sp4_v_t_47
T_6_4_sp4_h_l_4
T_6_4_lc_trk_g1_1
T_6_4_wire_logic_cluster/lc_7/in_1

End 

Net : uu2.w_addr_displaying_7_repZ0Z1
T_9_6_wire_logic_cluster/lc_5/out
T_9_5_sp4_v_t_42
T_9_8_lc_trk_g0_2
T_9_8_wire_logic_cluster/lc_5/in_1

T_9_6_wire_logic_cluster/lc_5/out
T_9_5_sp4_v_t_42
T_9_8_lc_trk_g0_2
T_9_8_wire_logic_cluster/lc_4/in_0

T_9_6_wire_logic_cluster/lc_5/out
T_8_6_sp4_h_l_2
T_7_2_sp4_v_t_39
T_6_4_lc_trk_g1_2
T_6_4_wire_logic_cluster/lc_5/in_0

T_9_6_wire_logic_cluster/lc_5/out
T_8_7_lc_trk_g0_5
T_8_7_wire_logic_cluster/lc_2/in_1

T_9_6_wire_logic_cluster/lc_5/out
T_8_6_sp4_h_l_2
T_7_6_sp4_v_t_39
T_6_7_lc_trk_g2_7
T_6_7_wire_logic_cluster/lc_0/in_1

T_9_6_wire_logic_cluster/lc_5/out
T_8_6_sp4_h_l_2
T_7_2_sp4_v_t_39
T_6_4_lc_trk_g1_2
T_6_4_wire_logic_cluster/lc_6/in_3

T_9_6_wire_logic_cluster/lc_5/out
T_9_2_sp4_v_t_47
T_8_4_lc_trk_g0_1
T_8_4_wire_logic_cluster/lc_4/in_1

T_9_6_wire_logic_cluster/lc_5/out
T_9_6_lc_trk_g3_5
T_9_6_wire_logic_cluster/lc_3/in_1

T_9_6_wire_logic_cluster/lc_5/out
T_9_6_lc_trk_g3_5
T_9_6_input_2_0
T_9_6_wire_logic_cluster/lc_0/in_2

T_9_6_wire_logic_cluster/lc_5/out
T_8_7_lc_trk_g1_5
T_8_7_wire_logic_cluster/lc_3/in_1

T_9_6_wire_logic_cluster/lc_5/out
T_9_6_lc_trk_g3_5
T_9_6_wire_logic_cluster/lc_5/in_3

End 

Net : L3_tx_data_2
T_5_8_wire_logic_cluster/lc_1/out
T_5_8_lc_trk_g2_1
T_5_8_wire_logic_cluster/lc_2/in_3

T_5_8_wire_logic_cluster/lc_1/out
T_5_8_lc_trk_g2_1
T_5_8_wire_logic_cluster/lc_6/in_3

T_5_8_wire_logic_cluster/lc_1/out
T_5_5_sp4_v_t_42
T_6_5_sp4_h_l_0
T_7_5_lc_trk_g2_0
T_7_5_wire_logic_cluster/lc_1/in_3

End 

Net : uu2.w_addr_displaying_fastZ0Z_7
T_9_3_wire_logic_cluster/lc_7/out
T_9_4_lc_trk_g0_7
T_9_4_wire_logic_cluster/lc_6/in_1

T_9_3_wire_logic_cluster/lc_7/out
T_9_0_span12_vert_18
T_9_7_lc_trk_g2_6
T_9_7_wire_logic_cluster/lc_1/in_1

T_9_3_wire_logic_cluster/lc_7/out
T_8_3_lc_trk_g2_7
T_8_3_wire_logic_cluster/lc_6/in_1

T_9_3_wire_logic_cluster/lc_7/out
T_8_3_sp4_h_l_6
T_7_3_lc_trk_g0_6
T_7_3_wire_logic_cluster/lc_3/in_1

T_9_3_wire_logic_cluster/lc_7/out
T_8_3_sp4_h_l_6
T_7_3_lc_trk_g0_6
T_7_3_wire_logic_cluster/lc_6/in_0

T_9_3_wire_logic_cluster/lc_7/out
T_9_3_lc_trk_g3_7
T_9_3_wire_logic_cluster/lc_5/in_1

T_9_3_wire_logic_cluster/lc_7/out
T_9_3_lc_trk_g3_7
T_9_3_wire_logic_cluster/lc_7/in_3

End 

Net : uu2.w_addr_displaying_fastZ0Z_0
T_9_4_wire_logic_cluster/lc_7/out
T_9_4_lc_trk_g1_7
T_9_4_input_2_6
T_9_4_wire_logic_cluster/lc_6/in_2

T_9_4_wire_logic_cluster/lc_7/out
T_9_3_lc_trk_g0_7
T_9_3_wire_logic_cluster/lc_5/in_0

T_9_4_wire_logic_cluster/lc_7/out
T_9_2_sp4_v_t_43
T_6_6_sp4_h_l_11
T_6_6_lc_trk_g1_6
T_6_6_wire_logic_cluster/lc_5/in_0

T_9_4_wire_logic_cluster/lc_7/out
T_9_4_lc_trk_g1_7
T_9_4_wire_logic_cluster/lc_7/in_1

End 

Net : uu2.mem0.i14_mux_0_0_0_cascade_
T_5_7_wire_logic_cluster/lc_4/ltout
T_5_7_wire_logic_cluster/lc_5/in_2

End 

Net : uu2.mem0.N_8_0_0_1
T_5_7_wire_logic_cluster/lc_5/out
T_4_6_lc_trk_g3_5
T_4_6_wire_logic_cluster/lc_5/in_3

End 

Net : uu2.mem0.N_63_0_i
T_4_6_wire_logic_cluster/lc_5/out
T_3_5_lc_trk_g2_5
T_3_5_wire_bram/ram/WDATA_6

End 

Net : uu2.bitmapZ0Z_72
T_9_4_wire_logic_cluster/lc_3/out
T_9_4_lc_trk_g0_3
T_9_4_wire_logic_cluster/lc_6/in_3

End 

Net : uu2.mem0.ram512X8_inst_RNOZ0Z_81_cascade_
T_9_7_wire_logic_cluster/lc_6/ltout
T_9_7_wire_logic_cluster/lc_7/in_2

End 

Net : uu2.N_272
T_9_7_wire_logic_cluster/lc_1/out
T_9_7_lc_trk_g2_1
T_9_7_wire_logic_cluster/lc_6/in_3

End 

Net : uu2.N_101_0
T_8_3_wire_logic_cluster/lc_6/out
T_7_3_lc_trk_g3_6
T_7_3_wire_logic_cluster/lc_4/in_3

T_8_3_wire_logic_cluster/lc_6/out
T_7_3_lc_trk_g3_6
T_7_3_wire_logic_cluster/lc_7/in_0

End 

Net : uu2.mem0.m73_ns_1_0
T_7_3_wire_logic_cluster/lc_4/out
T_6_4_lc_trk_g0_4
T_6_4_wire_logic_cluster/lc_7/in_3

End 

Net : uu2.bitmapZ0Z_66
T_8_3_wire_logic_cluster/lc_3/out
T_8_3_lc_trk_g3_3
T_8_3_wire_logic_cluster/lc_6/in_0

End 

Net : uu2.un21_w_addr_displaying_i_0
T_6_7_wire_logic_cluster/lc_5/out
T_6_3_sp4_v_t_47
T_6_7_sp4_v_t_43
T_6_8_lc_trk_g3_3
T_6_8_wire_logic_cluster/lc_2/cen

T_6_7_wire_logic_cluster/lc_5/out
T_4_7_sp4_h_l_7
T_7_7_sp4_v_t_42
T_7_8_lc_trk_g2_2
T_7_8_wire_logic_cluster/lc_6/cen

T_6_7_wire_logic_cluster/lc_5/out
T_4_7_sp4_h_l_7
T_7_7_sp4_v_t_42
T_7_8_lc_trk_g2_2
T_7_8_wire_logic_cluster/lc_6/cen

T_6_7_wire_logic_cluster/lc_5/out
T_4_7_sp4_h_l_7
T_7_7_sp4_v_t_42
T_7_8_lc_trk_g2_2
T_7_8_wire_logic_cluster/lc_6/cen

T_6_7_wire_logic_cluster/lc_5/out
T_4_7_sp4_h_l_7
T_7_7_sp4_v_t_42
T_7_8_lc_trk_g2_2
T_7_8_wire_logic_cluster/lc_6/cen

T_6_7_wire_logic_cluster/lc_5/out
T_4_7_sp4_h_l_7
T_7_7_sp4_v_t_42
T_7_8_lc_trk_g2_2
T_7_8_wire_logic_cluster/lc_6/cen

T_6_7_wire_logic_cluster/lc_5/out
T_7_5_sp4_v_t_38
T_8_5_sp4_h_l_3
T_9_5_lc_trk_g3_3
T_9_5_wire_logic_cluster/lc_4/cen

T_6_7_wire_logic_cluster/lc_5/out
T_7_5_sp4_v_t_38
T_8_5_sp4_h_l_3
T_9_5_lc_trk_g3_3
T_9_5_wire_logic_cluster/lc_4/cen

End 

Net : uu2.un21_w_addr_displaying_i
T_5_6_wire_logic_cluster/lc_4/out
T_6_7_lc_trk_g2_4
T_6_7_wire_logic_cluster/lc_5/in_3

T_5_6_wire_logic_cluster/lc_4/out
T_6_6_sp4_h_l_8
T_9_6_sp4_v_t_36
T_8_8_lc_trk_g1_1
T_8_8_wire_logic_cluster/lc_6/in_0

T_5_6_wire_logic_cluster/lc_4/out
T_6_6_sp4_h_l_8
T_9_2_sp4_v_t_45
T_9_3_lc_trk_g3_5
T_9_3_wire_logic_cluster/lc_7/in_1

T_5_6_wire_logic_cluster/lc_4/out
T_6_6_sp4_h_l_8
T_10_6_sp4_h_l_8
T_9_6_lc_trk_g1_0
T_9_6_wire_logic_cluster/lc_7/in_0

T_5_6_wire_logic_cluster/lc_4/out
T_6_6_sp4_h_l_8
T_10_6_sp4_h_l_8
T_9_6_lc_trk_g1_0
T_9_6_wire_logic_cluster/lc_5/in_0

T_5_6_wire_logic_cluster/lc_4/out
T_6_6_sp4_h_l_8
T_9_6_sp4_v_t_36
T_8_8_lc_trk_g1_1
T_8_8_wire_logic_cluster/lc_7/in_3

T_5_6_wire_logic_cluster/lc_4/out
T_6_6_sp4_h_l_8
T_9_6_sp4_v_t_36
T_8_8_lc_trk_g1_1
T_8_8_wire_logic_cluster/lc_5/in_3

T_5_6_wire_logic_cluster/lc_4/out
T_6_4_sp4_v_t_36
T_7_4_sp4_h_l_1
T_9_4_lc_trk_g2_4
T_9_4_wire_logic_cluster/lc_7/in_3

T_5_6_wire_logic_cluster/lc_4/out
T_6_6_sp4_h_l_8
T_10_6_sp4_h_l_8
T_9_6_lc_trk_g1_0
T_9_6_wire_logic_cluster/lc_6/in_3

T_5_6_wire_logic_cluster/lc_4/out
T_6_6_sp4_h_l_8
T_7_6_lc_trk_g2_0
T_7_6_wire_logic_cluster/lc_6/in_0

T_5_6_wire_logic_cluster/lc_4/out
T_6_6_sp4_h_l_8
T_7_6_lc_trk_g2_0
T_7_6_wire_logic_cluster/lc_5/in_3

T_5_6_wire_logic_cluster/lc_4/out
T_5_6_lc_trk_g0_4
T_5_6_wire_logic_cluster/lc_6/in_0

T_5_6_wire_logic_cluster/lc_4/out
T_5_6_lc_trk_g0_4
T_5_6_wire_logic_cluster/lc_7/in_3

End 

Net : N_96_cascade_
T_5_8_wire_logic_cluster/lc_6/ltout
T_5_8_wire_logic_cluster/lc_7/in_2

End 

Net : uu2.w_data_i_0_tzZ0Z_0
T_5_8_wire_logic_cluster/lc_7/out
T_6_5_sp4_v_t_39
T_5_6_lc_trk_g2_7
T_5_6_wire_logic_cluster/lc_4/in_3

T_5_8_wire_logic_cluster/lc_7/out
T_5_6_sp4_v_t_43
T_2_6_sp4_h_l_6
T_2_6_lc_trk_g1_3
T_2_6_wire_logic_cluster/lc_7/in_3

T_5_8_wire_logic_cluster/lc_7/out
T_6_5_sp4_v_t_39
T_7_5_sp4_h_l_7
T_8_5_lc_trk_g3_7
T_8_5_wire_logic_cluster/lc_1/in_3

T_5_8_wire_logic_cluster/lc_7/out
T_6_5_sp4_v_t_39
T_5_6_lc_trk_g2_7
T_5_6_wire_logic_cluster/lc_3/in_0

T_5_8_wire_logic_cluster/lc_7/out
T_6_5_sp4_v_t_39
T_5_6_lc_trk_g2_7
T_5_6_wire_logic_cluster/lc_0/in_3

End 

Net : uu2.bitmapZ0Z_194
T_8_3_wire_logic_cluster/lc_5/out
T_8_3_lc_trk_g2_5
T_8_3_wire_logic_cluster/lc_6/in_3

End 

Net : uu2.vram_rd_clk_det_RNI95711Z0Z_1
T_2_7_wire_logic_cluster/lc_3/out
T_2_7_sp4_h_l_11
T_1_3_sp4_v_t_46
T_1_5_lc_trk_g3_3
T_1_5_wire_logic_cluster/lc_1/cen

T_2_7_wire_logic_cluster/lc_3/out
T_2_0_span12_vert_18
T_2_5_lc_trk_g2_2
T_2_5_wire_logic_cluster/lc_2/cen

T_2_7_wire_logic_cluster/lc_3/out
T_2_0_span12_vert_18
T_2_5_lc_trk_g2_2
T_2_5_wire_logic_cluster/lc_2/cen

T_2_7_wire_logic_cluster/lc_3/out
T_2_0_span12_vert_18
T_2_5_lc_trk_g2_2
T_2_5_wire_logic_cluster/lc_2/cen

T_2_7_wire_logic_cluster/lc_3/out
T_2_0_span12_vert_18
T_2_5_lc_trk_g2_2
T_2_5_wire_logic_cluster/lc_2/cen

T_2_7_wire_logic_cluster/lc_3/out
T_2_0_span12_vert_18
T_2_5_lc_trk_g2_2
T_2_5_wire_logic_cluster/lc_2/cen

T_2_7_wire_logic_cluster/lc_3/out
T_2_0_span12_vert_18
T_2_5_lc_trk_g2_2
T_2_5_wire_logic_cluster/lc_2/cen

T_2_7_wire_logic_cluster/lc_3/out
T_2_0_span12_vert_18
T_2_5_lc_trk_g2_2
T_2_5_wire_logic_cluster/lc_2/cen

End 

Net : rst_g
T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_7_glb2local_0
T_2_7_lc_trk_g0_4
T_2_7_wire_logic_cluster/lc_3/in_3

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_9_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_7_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_7_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_7_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_8_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_8_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_8_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_8_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_8_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_8_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_5_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_8_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_8_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_8_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_8_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_8_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_8_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_8_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_8_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_5_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_5_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_5_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_5_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_5_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_7_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_7_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_9_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_9_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_9_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_4_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_4_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_7_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_7_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_3_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_3_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_4_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_4_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_4_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_5_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_5_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_3_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_3_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_3_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_4_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_4_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_4_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_4_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_3_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_3_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_3_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_3_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_9_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_9_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_8_glb2local_3
T_2_8_lc_trk_g0_7
T_2_8_wire_logic_cluster/lc_2/in_3

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_11_glb2local_1
T_7_11_lc_trk_g0_5
T_7_11_wire_logic_cluster/lc_0/in_3

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_10_glb2local_1
T_8_10_lc_trk_g0_5
T_8_10_wire_logic_cluster/lc_0/in_3

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_9_glb2local_3
T_4_9_lc_trk_g0_7
T_4_9_wire_logic_cluster/lc_6/in_3

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_9_glb2local_1
T_12_9_lc_trk_g0_5
T_12_9_wire_logic_cluster/lc_2/in_3

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_11_glb2local_1
T_11_11_lc_trk_g0_5
T_11_11_wire_logic_cluster/lc_2/in_3

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_10_glb2local_1
T_8_10_lc_trk_g0_5
T_8_10_wire_logic_cluster/lc_4/in_3

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_10_glb2local_1
T_8_10_lc_trk_g0_5
T_8_10_wire_logic_cluster/lc_2/in_3

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_7_glb2local_0
T_2_7_lc_trk_g0_4
T_2_7_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_7_glb2local_0
T_2_7_lc_trk_g0_4
T_2_7_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_7_glb2local_0
T_2_7_lc_trk_g0_4
T_2_7_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_8_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_8_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_8_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_8_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_8_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_8_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_8_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_4_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_4_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_4_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_10_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_10_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_10_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_10_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_10_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_10_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_11_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_8_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_8_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_4_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_12_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_12_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_12_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_12_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_14_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_13_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_13_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_8_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_8_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_8_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_7_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_7_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_7_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_9_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_9_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_9_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_9_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_11_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_11_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_11_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_11_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_10_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_10_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_10_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_10_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_10_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_11_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_11_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_11_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_11_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_11_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_12_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_10_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_10_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_10_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_13_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_13_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_13_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_11_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_11_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_11_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_11_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_11_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_11_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_11_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_11_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_8_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_8_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_8_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_8_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_12_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_12_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_12_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_14_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_14_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_14_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_14_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_14_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_13_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_13_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_12_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_15_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_14_wire_logic_cluster/lc_5/s_r

End 

Net : rst
T_6_7_wire_logic_cluster/lc_7/out
T_6_6_sp4_v_t_46
T_3_6_sp4_h_l_5
T_0_6_span4_horz_25
T_0_6_span4_vert_t_12
T_0_8_lc_trk_g1_0
T_0_8_wire_gbuf/in

T_6_7_wire_logic_cluster/lc_7/out
T_6_6_sp4_v_t_46
T_3_6_sp4_h_l_5
T_4_6_lc_trk_g2_5
T_4_6_wire_logic_cluster/lc_0/in_1

T_6_7_wire_logic_cluster/lc_7/out
T_6_7_lc_trk_g1_7
T_6_7_wire_logic_cluster/lc_5/in_1

T_6_7_wire_logic_cluster/lc_7/out
T_6_6_sp4_v_t_46
T_5_9_lc_trk_g3_6
T_5_9_wire_logic_cluster/lc_6/in_3

T_6_7_wire_logic_cluster/lc_7/out
T_5_7_sp4_h_l_6
T_4_7_sp4_v_t_43
T_4_8_lc_trk_g3_3
T_4_8_wire_logic_cluster/lc_7/in_3

T_6_7_wire_logic_cluster/lc_7/out
T_6_6_sp4_v_t_46
T_5_9_lc_trk_g3_6
T_5_9_wire_logic_cluster/lc_3/in_0

End 

Net : uu2.mem0.N_74_0_0_1
T_6_6_wire_logic_cluster/lc_1/out
T_5_7_lc_trk_g1_1
T_5_7_input_2_4
T_5_7_wire_logic_cluster/lc_4/in_2

End 

Net : uu2.mem0.m73_ns_1_0_0_1
T_7_3_wire_logic_cluster/lc_7/out
T_7_2_sp4_v_t_46
T_6_6_lc_trk_g2_3
T_6_6_input_2_1
T_6_6_wire_logic_cluster/lc_1/in_2

End 

Net : uu2.bitmapZ0Z_197
T_8_8_wire_logic_cluster/lc_2/out
T_9_8_lc_trk_g1_2
T_9_8_wire_logic_cluster/lc_5/in_0

T_8_8_wire_logic_cluster/lc_2/out
T_8_7_sp4_v_t_36
T_5_7_sp4_h_l_7
T_6_7_lc_trk_g3_7
T_6_7_wire_logic_cluster/lc_0/in_0

End 

Net : uu2.bitmapZ0Z_69
T_8_8_wire_logic_cluster/lc_1/out
T_9_8_lc_trk_g1_1
T_9_8_wire_logic_cluster/lc_5/in_3

T_8_8_wire_logic_cluster/lc_1/out
T_8_8_sp4_h_l_7
T_7_4_sp4_v_t_37
T_6_7_lc_trk_g2_5
T_6_7_wire_logic_cluster/lc_0/in_3

End 

Net : uu2.mem0.G_13_0_0
T_9_6_wire_logic_cluster/lc_2/out
T_9_5_sp4_v_t_36
T_6_5_sp4_h_l_1
T_7_5_lc_trk_g3_1
T_7_5_wire_logic_cluster/lc_7/in_3

End 

Net : uu2.mem0.G_13_0_a3_1_2
T_6_6_wire_logic_cluster/lc_0/out
T_3_6_sp12_h_l_0
T_9_6_lc_trk_g1_7
T_9_6_wire_logic_cluster/lc_1/in_3

End 

Net : uu2.w_addr_displaying_2_repZ0Z1
T_8_8_wire_logic_cluster/lc_5/out
T_8_6_sp4_v_t_39
T_5_6_sp4_h_l_8
T_6_6_lc_trk_g2_0
T_6_6_input_2_0
T_6_6_wire_logic_cluster/lc_0/in_2

T_8_8_wire_logic_cluster/lc_5/out
T_8_6_sp4_v_t_39
T_5_10_sp4_h_l_2
T_7_10_lc_trk_g3_7
T_7_10_wire_logic_cluster/lc_0/in_0

T_8_8_wire_logic_cluster/lc_5/out
T_8_4_sp4_v_t_47
T_7_6_lc_trk_g0_1
T_7_6_input_2_7
T_7_6_wire_logic_cluster/lc_7/in_2

T_8_8_wire_logic_cluster/lc_5/out
T_8_6_sp4_v_t_39
T_9_6_sp4_h_l_7
T_8_6_lc_trk_g0_7
T_8_6_wire_logic_cluster/lc_7/in_0

T_8_8_wire_logic_cluster/lc_5/out
T_8_4_sp4_v_t_47
T_7_6_lc_trk_g2_2
T_7_6_wire_logic_cluster/lc_4/in_0

T_8_8_wire_logic_cluster/lc_5/out
T_9_4_sp4_v_t_46
T_9_5_lc_trk_g3_6
T_9_5_wire_logic_cluster/lc_3/in_0

T_8_8_wire_logic_cluster/lc_5/out
T_8_4_sp4_v_t_47
T_7_6_lc_trk_g2_2
T_7_6_wire_logic_cluster/lc_1/in_1

T_8_8_wire_logic_cluster/lc_5/out
T_8_4_sp4_v_t_47
T_7_6_lc_trk_g2_2
T_7_6_input_2_2
T_7_6_wire_logic_cluster/lc_2/in_2

T_8_8_wire_logic_cluster/lc_5/out
T_8_6_sp4_v_t_39
T_8_2_sp4_v_t_39
T_7_5_lc_trk_g2_7
T_7_5_input_2_3
T_7_5_wire_logic_cluster/lc_3/in_2

T_8_8_wire_logic_cluster/lc_5/out
T_8_8_lc_trk_g3_5
T_8_8_wire_logic_cluster/lc_5/in_1

End 

Net : uu2.mem0.G_13_0_a2_2_cascade_
T_9_6_wire_logic_cluster/lc_1/ltout
T_9_6_wire_logic_cluster/lc_2/in_2

End 

Net : uu2.mem0.N_92_0_cascade_
T_7_3_wire_logic_cluster/lc_3/ltout
T_7_3_wire_logic_cluster/lc_4/in_2

End 

Net : uu2.mem0.N_6_0_0_0
T_8_7_wire_logic_cluster/lc_5/out
T_6_7_sp4_h_l_7
T_5_7_lc_trk_g1_7
T_5_7_wire_logic_cluster/lc_5/in_3

End 

Net : uu2.mem0.m317_0_0
T_8_7_wire_logic_cluster/lc_1/out
T_8_7_lc_trk_g0_1
T_8_7_wire_logic_cluster/lc_5/in_0

End 

Net : uu2.mem0.m317_0_a6_1_0
T_8_6_wire_logic_cluster/lc_3/out
T_9_7_lc_trk_g2_3
T_9_7_wire_logic_cluster/lc_2/in_3

End 

Net : uu2.w_addr_displaying_3_repZ0Z1
T_7_8_wire_logic_cluster/lc_0/out
T_8_5_sp4_v_t_41
T_8_6_lc_trk_g3_1
T_8_6_wire_logic_cluster/lc_3/in_3

T_7_8_wire_logic_cluster/lc_0/out
T_7_0_span12_vert_15
T_7_3_lc_trk_g2_3
T_7_3_wire_logic_cluster/lc_4/in_1

T_7_8_wire_logic_cluster/lc_0/out
T_8_7_lc_trk_g2_0
T_8_7_wire_logic_cluster/lc_2/in_0

T_7_8_wire_logic_cluster/lc_0/out
T_8_5_sp4_v_t_41
T_8_1_sp4_v_t_42
T_7_3_lc_trk_g1_7
T_7_3_wire_logic_cluster/lc_7/in_1

T_7_8_wire_logic_cluster/lc_0/out
T_8_5_sp4_v_t_41
T_8_6_lc_trk_g3_1
T_8_6_wire_logic_cluster/lc_2/in_0

T_7_8_wire_logic_cluster/lc_0/out
T_8_7_lc_trk_g2_0
T_8_7_wire_logic_cluster/lc_0/in_0

T_7_8_wire_logic_cluster/lc_0/out
T_7_7_lc_trk_g1_0
T_7_7_input_2_5
T_7_7_wire_logic_cluster/lc_5/in_2

T_7_8_wire_logic_cluster/lc_0/out
T_7_7_lc_trk_g1_0
T_7_7_wire_logic_cluster/lc_6/in_3

T_7_8_wire_logic_cluster/lc_0/out
T_8_7_lc_trk_g2_0
T_8_7_wire_logic_cluster/lc_3/in_3

T_7_8_wire_logic_cluster/lc_0/out
T_7_8_lc_trk_g1_0
T_7_8_wire_logic_cluster/lc_0/in_3

End 

Net : uu2.mem0.N_15
T_8_7_wire_logic_cluster/lc_2/out
T_8_7_lc_trk_g0_2
T_8_7_wire_logic_cluster/lc_1/in_1

End 

Net : uu2.mem0.N_13
T_9_7_wire_logic_cluster/lc_2/out
T_8_7_lc_trk_g2_2
T_8_7_wire_logic_cluster/lc_5/in_1

End 

Net : uu2.bitmapZ0Z_180
T_8_9_wire_logic_cluster/lc_1/out
T_9_5_sp4_v_t_38
T_8_7_lc_trk_g0_3
T_8_7_wire_logic_cluster/lc_2/in_3

T_8_9_wire_logic_cluster/lc_1/out
T_9_8_lc_trk_g2_1
T_9_8_wire_logic_cluster/lc_4/in_1

End 

Net : uu2.bitmapZ0Z_168
T_9_4_wire_logic_cluster/lc_1/out
T_10_2_sp4_v_t_46
T_7_6_sp4_h_l_11
T_8_6_lc_trk_g2_3
T_8_6_wire_logic_cluster/lc_2/in_1

T_9_4_wire_logic_cluster/lc_1/out
T_9_4_sp4_h_l_7
T_8_4_sp4_v_t_42
T_8_7_lc_trk_g1_2
T_8_7_wire_logic_cluster/lc_0/in_1

End 

Net : uu2.N_8
T_8_6_wire_logic_cluster/lc_2/out
T_7_7_lc_trk_g0_2
T_7_7_wire_logic_cluster/lc_7/in_3

T_8_6_wire_logic_cluster/lc_2/out
T_8_6_lc_trk_g3_2
T_8_6_wire_logic_cluster/lc_0/in_1

End 

Net : uu2.mem0.ram512X8_inst_RNOZ0Z_57
T_7_7_wire_logic_cluster/lc_7/out
T_8_6_lc_trk_g3_7
T_8_6_wire_logic_cluster/lc_1/in_3

End 

Net : uu2.w_addr_displaying_3_repZ0Z2
T_7_8_wire_logic_cluster/lc_2/out
T_7_4_sp4_v_t_41
T_7_6_lc_trk_g2_4
T_7_6_wire_logic_cluster/lc_7/in_1

T_7_8_wire_logic_cluster/lc_2/out
T_7_4_sp4_v_t_41
T_6_6_lc_trk_g1_4
T_6_6_wire_logic_cluster/lc_0/in_1

T_7_8_wire_logic_cluster/lc_2/out
T_7_7_sp4_v_t_36
T_7_10_lc_trk_g1_4
T_7_10_wire_logic_cluster/lc_0/in_1

T_7_8_wire_logic_cluster/lc_2/out
T_7_4_sp4_v_t_41
T_6_6_lc_trk_g1_4
T_6_6_wire_logic_cluster/lc_2/in_3

T_7_8_wire_logic_cluster/lc_2/out
T_8_5_sp4_v_t_45
T_9_5_sp4_h_l_1
T_9_5_lc_trk_g0_4
T_9_5_wire_logic_cluster/lc_3/in_1

T_7_8_wire_logic_cluster/lc_2/out
T_7_7_sp4_v_t_36
T_8_7_sp4_h_l_1
T_9_7_lc_trk_g3_1
T_9_7_wire_logic_cluster/lc_7/in_1

T_7_8_wire_logic_cluster/lc_2/out
T_8_5_sp4_v_t_45
T_8_7_lc_trk_g3_0
T_8_7_wire_logic_cluster/lc_6/in_1

T_7_8_wire_logic_cluster/lc_2/out
T_7_4_sp4_v_t_41
T_6_6_lc_trk_g1_4
T_6_6_input_2_3
T_6_6_wire_logic_cluster/lc_3/in_2

T_7_8_wire_logic_cluster/lc_2/out
T_7_8_lc_trk_g0_2
T_7_8_input_2_2
T_7_8_wire_logic_cluster/lc_2/in_2

End 

Net : uu2.N_67
T_7_6_wire_logic_cluster/lc_7/out
T_5_6_sp12_h_l_1
T_9_6_lc_trk_g0_2
T_9_6_wire_logic_cluster/lc_1/in_1

T_7_6_wire_logic_cluster/lc_7/out
T_8_5_lc_trk_g2_7
T_8_5_wire_logic_cluster/lc_4/in_3

T_7_6_wire_logic_cluster/lc_7/out
T_5_6_sp12_h_l_1
T_5_6_lc_trk_g0_2
T_5_6_wire_logic_cluster/lc_1/in_3

T_7_6_wire_logic_cluster/lc_7/out
T_8_5_lc_trk_g2_7
T_8_5_wire_logic_cluster/lc_2/in_3

T_7_6_wire_logic_cluster/lc_7/out
T_5_6_sp12_h_l_1
T_9_6_lc_trk_g0_2
T_9_6_wire_logic_cluster/lc_4/in_0

T_7_6_wire_logic_cluster/lc_7/out
T_6_5_lc_trk_g2_7
T_6_5_wire_logic_cluster/lc_2/in_3

T_7_6_wire_logic_cluster/lc_7/out
T_5_6_sp12_h_l_1
T_9_6_lc_trk_g0_2
T_9_6_wire_logic_cluster/lc_6/in_0

End 

Net : uu2.mem0.ram512X8_inst_RNOZ0Z_67
T_7_10_wire_logic_cluster/lc_0/out
T_8_8_sp4_v_t_44
T_8_4_sp4_v_t_40
T_8_5_lc_trk_g2_0
T_8_5_wire_logic_cluster/lc_6/in_0

End 

Net : uu2.mem0.N_57_cascade_
T_8_5_wire_logic_cluster/lc_6/ltout
T_8_5_wire_logic_cluster/lc_7/in_2

End 

Net : uu2.mem0.g0_7_0_3
T_8_5_wire_logic_cluster/lc_7/out
T_7_5_lc_trk_g3_7
T_7_5_wire_logic_cluster/lc_7/in_1

End 

Net : uu2.mem0.g0_7_0_0
T_5_8_wire_logic_cluster/lc_4/out
T_5_7_sp4_v_t_40
T_6_7_sp4_h_l_5
T_9_3_sp4_v_t_46
T_8_5_lc_trk_g0_0
T_8_5_wire_logic_cluster/lc_7/in_1

End 

Net : uu2.w_addr_displayingZ0Z_4
T_8_6_wire_logic_cluster/lc_5/out
T_6_6_sp4_h_l_7
T_5_6_sp4_v_t_36
T_5_8_lc_trk_g3_1
T_5_8_wire_logic_cluster/lc_4/in_0

T_8_6_wire_logic_cluster/lc_5/out
T_9_6_sp4_h_l_10
T_5_6_sp4_h_l_10
T_6_6_lc_trk_g2_2
T_6_6_input_2_2
T_6_6_wire_logic_cluster/lc_2/in_2

T_8_6_wire_logic_cluster/lc_5/out
T_7_6_lc_trk_g2_5
T_7_6_wire_logic_cluster/lc_7/in_0

T_8_6_wire_logic_cluster/lc_5/out
T_9_6_sp4_h_l_10
T_5_6_sp4_h_l_10
T_6_6_lc_trk_g2_2
T_6_6_wire_logic_cluster/lc_7/in_1

T_8_6_wire_logic_cluster/lc_5/out
T_7_6_lc_trk_g2_5
T_7_6_wire_logic_cluster/lc_4/in_1

T_8_6_wire_logic_cluster/lc_5/out
T_8_4_sp4_v_t_39
T_5_8_sp4_h_l_2
T_6_8_lc_trk_g3_2
T_6_8_wire_logic_cluster/lc_6/in_3

T_8_6_wire_logic_cluster/lc_5/out
T_8_6_lc_trk_g1_5
T_8_6_wire_logic_cluster/lc_7/in_1

T_8_6_wire_logic_cluster/lc_5/out
T_7_7_lc_trk_g1_5
T_7_7_wire_logic_cluster/lc_7/in_1

T_8_6_wire_logic_cluster/lc_5/out
T_7_6_lc_trk_g2_5
T_7_6_wire_logic_cluster/lc_2/in_1

T_8_6_wire_logic_cluster/lc_5/out
T_8_5_sp4_v_t_42
T_5_5_sp4_h_l_1
T_6_5_lc_trk_g2_1
T_6_5_wire_logic_cluster/lc_4/in_1

T_8_6_wire_logic_cluster/lc_5/out
T_6_6_sp4_h_l_7
T_5_6_sp4_v_t_36
T_5_7_lc_trk_g3_4
T_5_7_wire_logic_cluster/lc_2/in_1

T_8_6_wire_logic_cluster/lc_5/out
T_7_5_lc_trk_g2_5
T_7_5_wire_logic_cluster/lc_3/in_0

T_8_6_wire_logic_cluster/lc_5/out
T_8_6_lc_trk_g1_5
T_8_6_wire_logic_cluster/lc_0/in_0

T_8_6_wire_logic_cluster/lc_5/out
T_6_6_sp4_h_l_7
T_5_6_sp4_v_t_36
T_4_7_lc_trk_g2_4
T_4_7_wire_logic_cluster/lc_1/in_1

T_8_6_wire_logic_cluster/lc_5/out
T_8_6_lc_trk_g0_5
T_8_6_wire_logic_cluster/lc_5/in_0

End 

Net : uu2.w_addr_displaying_4_repZ0Z1
T_8_6_wire_logic_cluster/lc_4/out
T_7_6_sp4_h_l_0
T_6_6_lc_trk_g0_0
T_6_6_wire_logic_cluster/lc_0/in_0

T_8_6_wire_logic_cluster/lc_4/out
T_8_7_lc_trk_g0_4
T_8_7_input_2_2
T_8_7_wire_logic_cluster/lc_2/in_2

T_8_6_wire_logic_cluster/lc_4/out
T_8_6_lc_trk_g0_4
T_8_6_wire_logic_cluster/lc_3/in_1

T_8_6_wire_logic_cluster/lc_4/out
T_8_7_lc_trk_g0_4
T_8_7_wire_logic_cluster/lc_6/in_0

T_8_6_wire_logic_cluster/lc_4/out
T_8_7_lc_trk_g0_4
T_8_7_wire_logic_cluster/lc_1/in_3

T_8_6_wire_logic_cluster/lc_4/out
T_7_6_sp4_h_l_0
T_6_6_lc_trk_g0_0
T_6_6_wire_logic_cluster/lc_3/in_1

T_8_6_wire_logic_cluster/lc_4/out
T_8_7_lc_trk_g0_4
T_8_7_wire_logic_cluster/lc_4/in_0

T_8_6_wire_logic_cluster/lc_4/out
T_8_6_lc_trk_g0_4
T_8_6_wire_logic_cluster/lc_4/in_0

End 

Net : uu2.bitmapZ0Z_58
T_9_7_wire_logic_cluster/lc_3/out
T_9_7_lc_trk_g0_3
T_9_7_wire_logic_cluster/lc_1/in_0

End 

Net : uu2.bitmapZ0Z_162
T_8_3_wire_logic_cluster/lc_1/out
T_8_0_span12_vert_22
T_8_6_lc_trk_g2_5
T_8_6_wire_logic_cluster/lc_2/in_3

T_8_3_wire_logic_cluster/lc_1/out
T_8_0_span12_vert_22
T_8_7_lc_trk_g3_2
T_8_7_wire_logic_cluster/lc_0/in_3

End 

Net : uu2.un28_w_addr_user_i_0_a2Z0Z_0_cascade_
T_4_8_wire_logic_cluster/lc_0/ltout
T_4_8_wire_logic_cluster/lc_1/in_2

End 

Net : uu2.w_addr_displayingZ0Z_1
T_7_6_wire_logic_cluster/lc_5/out
T_7_4_sp4_v_t_39
T_4_8_sp4_h_l_2
T_5_8_lc_trk_g3_2
T_5_8_wire_logic_cluster/lc_4/in_1

T_7_6_wire_logic_cluster/lc_5/out
T_7_4_sp4_v_t_39
T_4_8_sp4_h_l_2
T_6_8_lc_trk_g3_7
T_6_8_input_2_6
T_6_8_wire_logic_cluster/lc_6/in_2

T_7_6_wire_logic_cluster/lc_5/out
T_7_4_sp4_v_t_39
T_4_8_sp4_h_l_2
T_6_8_lc_trk_g3_7
T_6_8_wire_logic_cluster/lc_5/in_1

T_7_6_wire_logic_cluster/lc_5/out
T_7_6_lc_trk_g1_5
T_7_6_wire_logic_cluster/lc_2/in_0

T_7_6_wire_logic_cluster/lc_5/out
T_6_6_sp4_h_l_2
T_5_6_sp4_v_t_45
T_5_7_lc_trk_g3_5
T_5_7_wire_logic_cluster/lc_2/in_0

T_7_6_wire_logic_cluster/lc_5/out
T_7_2_sp4_v_t_47
T_7_4_lc_trk_g2_2
T_7_4_wire_logic_cluster/lc_3/in_1

T_7_6_wire_logic_cluster/lc_5/out
T_6_5_lc_trk_g3_5
T_6_5_wire_logic_cluster/lc_4/in_0

T_7_6_wire_logic_cluster/lc_5/out
T_6_6_sp4_h_l_2
T_5_6_sp4_v_t_45
T_5_7_lc_trk_g3_5
T_5_7_wire_logic_cluster/lc_4/in_0

T_7_6_wire_logic_cluster/lc_5/out
T_7_4_sp4_v_t_39
T_4_8_sp4_h_l_2
T_6_8_lc_trk_g3_7
T_6_8_input_2_0
T_6_8_wire_logic_cluster/lc_0/in_2

T_7_6_wire_logic_cluster/lc_5/out
T_6_6_sp4_h_l_2
T_5_6_sp4_v_t_45
T_5_7_lc_trk_g3_5
T_5_7_wire_logic_cluster/lc_3/in_3

T_7_6_wire_logic_cluster/lc_5/out
T_7_4_sp4_v_t_39
T_4_8_sp4_h_l_2
T_6_8_lc_trk_g3_7
T_6_8_wire_logic_cluster/lc_7/in_1

T_7_6_wire_logic_cluster/lc_5/out
T_7_4_sp4_v_t_39
T_8_8_sp4_h_l_8
T_7_8_lc_trk_g0_0
T_7_8_input_2_0
T_7_8_wire_logic_cluster/lc_0/in_2

T_7_6_wire_logic_cluster/lc_5/out
T_7_4_sp4_v_t_39
T_7_8_lc_trk_g1_2
T_7_8_wire_logic_cluster/lc_1/in_0

T_7_6_wire_logic_cluster/lc_5/out
T_7_4_sp4_v_t_39
T_7_8_lc_trk_g1_2
T_7_8_wire_logic_cluster/lc_2/in_1

T_7_6_wire_logic_cluster/lc_5/out
T_7_6_lc_trk_g1_5
T_7_6_wire_logic_cluster/lc_5/in_1

End 

Net : uu2.bitmapZ0Z_186
T_9_7_wire_logic_cluster/lc_5/out
T_9_7_lc_trk_g1_5
T_9_7_wire_logic_cluster/lc_1/in_3

End 

Net : uu2.mem0.ram512X8_inst_RNOZ0Z_66
T_6_6_wire_logic_cluster/lc_2/out
T_6_5_sp4_v_t_36
T_7_5_sp4_h_l_1
T_8_5_lc_trk_g2_1
T_8_5_wire_logic_cluster/lc_6/in_1

End 

Net : uu2.N_1580_0_cascade_
T_8_4_wire_logic_cluster/lc_4/ltout
T_8_4_wire_logic_cluster/lc_5/in_2

End 

Net : uu2.m76_am_1
T_9_3_wire_logic_cluster/lc_5/out
T_8_4_lc_trk_g0_5
T_8_4_wire_logic_cluster/lc_4/in_3

End 

Net : uu2.mem0.g0_1_3_cascade_
T_7_5_wire_logic_cluster/lc_5/ltout
T_7_5_wire_logic_cluster/lc_6/in_2

End 

Net : uu2.mem0.g0_2
T_6_6_wire_logic_cluster/lc_4/out
T_7_5_lc_trk_g2_4
T_7_5_wire_logic_cluster/lc_5/in_3

End 

Net : uu2.mem0.N_9_cascade_
T_8_7_wire_logic_cluster/lc_0/ltout
T_8_7_wire_logic_cluster/lc_1/in_2

End 

Net : uu2.w_addr_displaying_8_repZ0Z1
T_7_8_wire_logic_cluster/lc_3/out
T_7_8_sp4_h_l_11
T_10_4_sp4_v_t_40
T_9_6_lc_trk_g0_5
T_9_6_input_2_3
T_9_6_wire_logic_cluster/lc_3/in_2

T_7_8_wire_logic_cluster/lc_3/out
T_7_7_sp4_v_t_38
T_7_9_lc_trk_g2_3
T_7_9_wire_logic_cluster/lc_1/in_0

T_7_8_wire_logic_cluster/lc_3/out
T_7_7_lc_trk_g0_3
T_7_7_wire_logic_cluster/lc_4/in_3

T_7_8_wire_logic_cluster/lc_3/out
T_7_7_sp4_v_t_38
T_8_7_sp4_h_l_8
T_9_7_lc_trk_g3_0
T_9_7_wire_logic_cluster/lc_6/in_1

T_7_8_wire_logic_cluster/lc_3/out
T_7_9_lc_trk_g1_3
T_7_9_wire_logic_cluster/lc_6/in_0

T_7_8_wire_logic_cluster/lc_3/out
T_7_7_sp4_v_t_38
T_8_7_sp4_h_l_8
T_9_7_lc_trk_g3_0
T_9_7_wire_logic_cluster/lc_2/in_1

T_7_8_wire_logic_cluster/lc_3/out
T_7_8_sp4_h_l_11
T_10_4_sp4_v_t_46
T_9_6_lc_trk_g0_0
T_9_6_wire_logic_cluster/lc_0/in_0

T_7_8_wire_logic_cluster/lc_3/out
T_7_8_lc_trk_g1_3
T_7_8_wire_logic_cluster/lc_3/in_3

End 

Net : uu2.mem0.bitmap_pmux_u_i_4_0_N_3_0
T_9_6_wire_logic_cluster/lc_3/out
T_7_6_sp4_h_l_3
T_6_6_lc_trk_g0_3
T_6_6_wire_logic_cluster/lc_4/in_1

End 

Net : uu2.mem0.N_92_0_0_cascade_
T_7_3_wire_logic_cluster/lc_6/ltout
T_7_3_wire_logic_cluster/lc_7/in_2

End 

Net : uu2.N_1585_0_0
T_6_7_wire_logic_cluster/lc_2/out
T_6_6_lc_trk_g1_2
T_6_6_wire_logic_cluster/lc_6/in_3

T_6_7_wire_logic_cluster/lc_2/out
T_6_6_lc_trk_g1_2
T_6_6_wire_logic_cluster/lc_4/in_3

End 

Net : uu2.mem0.g0_1_cascade_
T_7_5_wire_logic_cluster/lc_4/ltout
T_7_5_wire_logic_cluster/lc_5/in_2

End 

Net : uu2.mem0.N_57_0_0
T_6_6_wire_logic_cluster/lc_6/out
T_7_5_lc_trk_g3_6
T_7_5_wire_logic_cluster/lc_4/in_3

End 

Net : uu2.w_addr_displaying_fastZ0Z_2
T_8_8_wire_logic_cluster/lc_6/out
T_8_7_sp4_v_t_44
T_5_7_sp4_h_l_3
T_6_7_lc_trk_g2_3
T_6_7_wire_logic_cluster/lc_2/in_1

T_8_8_wire_logic_cluster/lc_6/out
T_8_6_sp4_v_t_41
T_5_6_sp4_h_l_4
T_6_6_lc_trk_g2_4
T_6_6_wire_logic_cluster/lc_3/in_3

T_8_8_wire_logic_cluster/lc_6/out
T_8_8_lc_trk_g3_6
T_8_8_wire_logic_cluster/lc_6/in_3

End 

Net : uu2.w_addr_displaying_1_repZ0Z1
T_7_6_wire_logic_cluster/lc_6/out
T_7_0_span12_vert_23
T_7_10_lc_trk_g3_4
T_7_10_wire_logic_cluster/lc_0/in_3

T_7_6_wire_logic_cluster/lc_6/out
T_7_6_lc_trk_g2_6
T_7_6_wire_logic_cluster/lc_7/in_3

T_7_6_wire_logic_cluster/lc_6/out
T_7_5_sp4_v_t_44
T_8_5_sp4_h_l_2
T_9_5_lc_trk_g2_2
T_9_5_wire_logic_cluster/lc_3/in_3

T_7_6_wire_logic_cluster/lc_6/out
T_6_6_lc_trk_g3_6
T_6_6_wire_logic_cluster/lc_2/in_1

T_7_6_wire_logic_cluster/lc_6/out
T_6_6_lc_trk_g3_6
T_6_6_input_2_7
T_6_6_wire_logic_cluster/lc_7/in_2

T_7_6_wire_logic_cluster/lc_6/out
T_7_6_lc_trk_g2_6
T_7_6_wire_logic_cluster/lc_1/in_3

T_7_6_wire_logic_cluster/lc_6/out
T_6_6_lc_trk_g3_6
T_6_6_wire_logic_cluster/lc_3/in_0

T_7_6_wire_logic_cluster/lc_6/out
T_7_5_lc_trk_g0_6
T_7_5_wire_logic_cluster/lc_3/in_3

T_7_6_wire_logic_cluster/lc_6/out
T_7_6_lc_trk_g2_6
T_7_6_input_2_6
T_7_6_wire_logic_cluster/lc_6/in_2

End 

Net : uu2.mem0.N_107_0_0
T_6_4_wire_logic_cluster/lc_5/out
T_7_3_sp4_v_t_43
T_6_6_lc_trk_g3_3
T_6_6_wire_logic_cluster/lc_1/in_3

End 

Net : uu2.bitmapZ0Z_84
T_9_3_wire_logic_cluster/lc_6/out
T_9_3_lc_trk_g1_6
T_9_3_input_2_5
T_9_3_wire_logic_cluster/lc_5/in_2

End 

Net : uu2.bitmapZ0Z_90
T_7_3_wire_logic_cluster/lc_1/out
T_7_3_lc_trk_g2_1
T_7_3_wire_logic_cluster/lc_3/in_0

T_7_3_wire_logic_cluster/lc_1/out
T_7_3_lc_trk_g2_1
T_7_3_wire_logic_cluster/lc_6/in_3

End 

Net : uu2.bitmapZ0Z_218
T_7_3_wire_logic_cluster/lc_5/out
T_7_3_lc_trk_g1_5
T_7_3_wire_logic_cluster/lc_3/in_3

T_7_3_wire_logic_cluster/lc_5/out
T_7_3_lc_trk_g1_5
T_7_3_input_2_6
T_7_3_wire_logic_cluster/lc_6/in_2

End 

Net : uu2.mem0.N_11_0_0_cascade_
T_8_7_wire_logic_cluster/lc_4/ltout
T_8_7_wire_logic_cluster/lc_5/in_2

End 

Net : uu2.mem0.N_6_0
T_7_9_wire_logic_cluster/lc_1/out
T_8_6_sp4_v_t_43
T_8_7_lc_trk_g2_3
T_8_7_wire_logic_cluster/lc_4/in_3

End 

Net : uu2.bitmapZ0Z_87
T_9_3_wire_logic_cluster/lc_4/out
T_9_3_lc_trk_g0_4
T_9_3_wire_logic_cluster/lc_5/in_3

End 

Net : L3_tx_data_rdy
T_5_8_wire_logic_cluster/lc_0/out
T_5_8_lc_trk_g2_0
T_5_8_wire_logic_cluster/lc_7/in_3

T_5_8_wire_logic_cluster/lc_0/out
T_4_7_lc_trk_g3_0
T_4_7_wire_logic_cluster/lc_4/in_3

T_5_8_wire_logic_cluster/lc_0/out
T_6_8_sp4_h_l_0
T_9_4_sp4_v_t_37
T_9_6_lc_trk_g2_0
T_9_6_wire_logic_cluster/lc_2/in_0

T_5_8_wire_logic_cluster/lc_0/out
T_5_5_sp4_v_t_40
T_6_5_sp4_h_l_10
T_7_5_lc_trk_g2_2
T_7_5_wire_logic_cluster/lc_4/in_0

T_5_8_wire_logic_cluster/lc_0/out
T_5_5_sp4_v_t_40
T_4_6_lc_trk_g3_0
T_4_6_wire_logic_cluster/lc_7/in_0

T_5_8_wire_logic_cluster/lc_0/out
T_5_5_sp4_v_t_40
T_6_5_sp4_h_l_10
T_6_5_lc_trk_g1_7
T_6_5_wire_logic_cluster/lc_5/in_1

T_5_8_wire_logic_cluster/lc_0/out
T_5_5_sp4_v_t_40
T_6_5_sp4_h_l_10
T_6_5_lc_trk_g0_7
T_6_5_wire_logic_cluster/lc_3/in_0

T_5_8_wire_logic_cluster/lc_0/out
T_6_8_sp4_h_l_0
T_9_4_sp4_v_t_37
T_8_5_lc_trk_g2_5
T_8_5_wire_logic_cluster/lc_5/in_0

T_5_8_wire_logic_cluster/lc_0/out
T_5_5_sp4_v_t_40
T_6_5_sp4_h_l_10
T_6_5_lc_trk_g1_7
T_6_5_input_2_0
T_6_5_wire_logic_cluster/lc_0/in_2

T_5_8_wire_logic_cluster/lc_0/out
T_5_5_sp4_v_t_40
T_6_5_sp4_h_l_10
T_7_5_lc_trk_g2_2
T_7_5_wire_logic_cluster/lc_1/in_1

T_5_8_wire_logic_cluster/lc_0/out
T_5_5_sp4_v_t_40
T_6_5_sp4_h_l_10
T_6_5_lc_trk_g0_7
T_6_5_wire_logic_cluster/lc_7/in_0

T_5_8_wire_logic_cluster/lc_0/out
T_5_5_sp4_v_t_40
T_5_1_sp4_v_t_36
T_4_5_lc_trk_g1_1
T_4_5_wire_logic_cluster/lc_1/in_1

T_5_8_wire_logic_cluster/lc_0/out
T_6_8_lc_trk_g0_0
T_6_8_wire_logic_cluster/lc_1/in_1

T_5_8_wire_logic_cluster/lc_0/out
T_5_5_sp4_v_t_40
T_5_1_sp4_v_t_36
T_4_5_lc_trk_g1_1
T_4_5_wire_logic_cluster/lc_0/in_0

T_5_8_wire_logic_cluster/lc_0/out
T_5_5_sp4_v_t_40
T_5_1_sp4_v_t_40
T_4_4_lc_trk_g3_0
T_4_4_wire_logic_cluster/lc_7/in_0

T_5_8_wire_logic_cluster/lc_0/out
T_4_7_lc_trk_g3_0
T_4_7_wire_logic_cluster/lc_1/in_0

T_5_8_wire_logic_cluster/lc_0/out
T_6_8_lc_trk_g1_0
T_6_8_wire_logic_cluster/lc_0/in_3

T_5_8_wire_logic_cluster/lc_0/out
T_5_5_sp4_v_t_40
T_4_6_lc_trk_g3_0
T_4_6_wire_logic_cluster/lc_2/in_1

End 

Net : uu2.mem0.N_14
T_8_7_wire_logic_cluster/lc_6/out
T_8_7_lc_trk_g2_6
T_8_7_wire_logic_cluster/lc_5/in_3

End 

Net : uu2.mem0.N_5_0
T_7_7_wire_logic_cluster/lc_4/out
T_8_7_lc_trk_g1_4
T_8_7_wire_logic_cluster/lc_6/in_3

End 

Net : uu2.bitmapZ0Z_40
T_7_7_wire_logic_cluster/lc_3/out
T_7_7_lc_trk_g1_3
T_7_7_wire_logic_cluster/lc_4/in_0

T_7_7_wire_logic_cluster/lc_3/out
T_7_7_sp4_h_l_11
T_7_7_lc_trk_g1_6
T_7_7_wire_logic_cluster/lc_5/in_0

End 

Net : uu2.mem0.N_98_0_0_0
T_6_7_wire_logic_cluster/lc_0/out
T_6_6_lc_trk_g1_0
T_6_6_wire_logic_cluster/lc_1/in_0

End 

Net : uu2.N_272_cascade_
T_9_7_wire_logic_cluster/lc_1/ltout
T_9_7_wire_logic_cluster/lc_2/in_2

End 

Net : uu2.w_addr_displayingZ0Z_3
T_6_8_wire_logic_cluster/lc_7/out
T_6_8_sp4_h_l_3
T_5_4_sp4_v_t_45
T_6_4_sp4_h_l_1
T_8_4_lc_trk_g2_4
T_8_4_wire_logic_cluster/lc_5/in_1

T_6_8_wire_logic_cluster/lc_7/out
T_6_6_sp4_v_t_43
T_7_6_sp4_h_l_6
T_8_6_lc_trk_g2_6
T_8_6_wire_logic_cluster/lc_7/in_3

T_6_8_wire_logic_cluster/lc_7/out
T_7_5_sp4_v_t_39
T_7_6_lc_trk_g2_7
T_7_6_wire_logic_cluster/lc_4/in_3

T_6_8_wire_logic_cluster/lc_7/out
T_5_8_lc_trk_g2_7
T_5_8_wire_logic_cluster/lc_4/in_3

T_6_8_wire_logic_cluster/lc_7/out
T_7_5_sp4_v_t_39
T_7_6_lc_trk_g2_7
T_7_6_wire_logic_cluster/lc_1/in_0

T_6_8_wire_logic_cluster/lc_7/out
T_6_5_sp4_v_t_38
T_6_6_lc_trk_g2_6
T_6_6_wire_logic_cluster/lc_7/in_3

T_6_8_wire_logic_cluster/lc_7/out
T_6_5_sp4_v_t_38
T_7_5_sp4_h_l_8
T_7_5_lc_trk_g1_5
T_7_5_wire_logic_cluster/lc_3/in_1

T_6_8_wire_logic_cluster/lc_7/out
T_7_5_sp4_v_t_39
T_7_6_lc_trk_g2_7
T_7_6_wire_logic_cluster/lc_2/in_3

T_6_8_wire_logic_cluster/lc_7/out
T_6_8_lc_trk_g1_7
T_6_8_wire_logic_cluster/lc_6/in_0

T_6_8_wire_logic_cluster/lc_7/out
T_6_8_lc_trk_g1_7
T_6_8_wire_logic_cluster/lc_5/in_3

T_6_8_wire_logic_cluster/lc_7/out
T_6_5_sp4_v_t_38
T_7_5_sp4_h_l_8
T_6_5_lc_trk_g1_0
T_6_5_wire_logic_cluster/lc_4/in_3

T_6_8_wire_logic_cluster/lc_7/out
T_5_7_lc_trk_g2_7
T_5_7_wire_logic_cluster/lc_2/in_3

T_6_8_wire_logic_cluster/lc_7/out
T_6_8_sp4_h_l_3
T_5_4_sp4_v_t_45
T_6_4_sp4_h_l_1
T_2_4_sp4_h_l_9
T_4_4_lc_trk_g2_4
T_4_4_wire_logic_cluster/lc_7/in_1

T_6_8_wire_logic_cluster/lc_7/out
T_6_6_sp4_v_t_43
T_7_6_sp4_h_l_6
T_8_6_lc_trk_g2_6
T_8_6_wire_logic_cluster/lc_6/in_0

T_6_8_wire_logic_cluster/lc_7/out
T_6_6_sp4_v_t_43
T_7_6_sp4_h_l_6
T_8_6_lc_trk_g2_6
T_8_6_wire_logic_cluster/lc_5/in_1

T_6_8_wire_logic_cluster/lc_7/out
T_6_6_sp4_v_t_43
T_7_6_sp4_h_l_6
T_8_6_lc_trk_g2_6
T_8_6_input_2_4
T_8_6_wire_logic_cluster/lc_4/in_2

T_6_8_wire_logic_cluster/lc_7/out
T_6_8_lc_trk_g1_7
T_6_8_wire_logic_cluster/lc_7/in_3

End 

Net : uu2.w_addr_displayingZ0Z_2
T_8_8_wire_logic_cluster/lc_7/out
T_6_8_sp4_h_l_11
T_5_8_lc_trk_g1_3
T_5_8_input_2_4
T_5_8_wire_logic_cluster/lc_4/in_2

T_8_8_wire_logic_cluster/lc_7/out
T_6_8_sp4_h_l_11
T_6_8_lc_trk_g1_6
T_6_8_wire_logic_cluster/lc_5/in_0

T_8_8_wire_logic_cluster/lc_7/out
T_6_8_sp4_h_l_11
T_6_8_lc_trk_g1_6
T_6_8_wire_logic_cluster/lc_6/in_1

T_8_8_wire_logic_cluster/lc_7/out
T_8_5_sp4_v_t_38
T_5_5_sp4_h_l_3
T_6_5_lc_trk_g3_3
T_6_5_input_2_4
T_6_5_wire_logic_cluster/lc_4/in_2

T_8_8_wire_logic_cluster/lc_7/out
T_8_7_sp4_v_t_46
T_5_7_sp4_h_l_11
T_5_7_lc_trk_g0_6
T_5_7_input_2_2
T_5_7_wire_logic_cluster/lc_2/in_2

T_8_8_wire_logic_cluster/lc_7/out
T_8_5_sp4_v_t_38
T_5_5_sp4_h_l_3
T_6_5_lc_trk_g2_3
T_6_5_wire_logic_cluster/lc_0/in_3

T_8_8_wire_logic_cluster/lc_7/out
T_8_7_sp4_v_t_46
T_5_7_sp4_h_l_11
T_8_3_sp4_v_t_40
T_8_6_lc_trk_g1_0
T_8_6_wire_logic_cluster/lc_4/in_1

T_8_8_wire_logic_cluster/lc_7/out
T_8_7_sp4_v_t_46
T_5_7_sp4_h_l_11
T_8_3_sp4_v_t_40
T_8_6_lc_trk_g1_0
T_8_6_wire_logic_cluster/lc_6/in_1

T_8_8_wire_logic_cluster/lc_7/out
T_8_7_sp4_v_t_46
T_5_7_sp4_h_l_11
T_8_3_sp4_v_t_40
T_8_6_lc_trk_g1_0
T_8_6_input_2_5
T_8_6_wire_logic_cluster/lc_5/in_2

T_8_8_wire_logic_cluster/lc_7/out
T_6_8_sp4_h_l_11
T_6_8_lc_trk_g1_6
T_6_8_input_2_7
T_6_8_wire_logic_cluster/lc_7/in_2

T_8_8_wire_logic_cluster/lc_7/out
T_8_8_lc_trk_g1_7
T_8_8_wire_logic_cluster/lc_7/in_1

T_8_8_wire_logic_cluster/lc_7/out
T_7_8_lc_trk_g2_7
T_7_8_wire_logic_cluster/lc_0/in_1

T_8_8_wire_logic_cluster/lc_7/out
T_7_8_lc_trk_g2_7
T_7_8_input_2_1
T_7_8_wire_logic_cluster/lc_1/in_2

T_8_8_wire_logic_cluster/lc_7/out
T_7_8_lc_trk_g2_7
T_7_8_wire_logic_cluster/lc_2/in_3

End 

Net : uu2.bitmapZ0Z_75
T_8_4_wire_logic_cluster/lc_1/out
T_8_4_lc_trk_g2_1
T_8_4_wire_logic_cluster/lc_6/in_1

End 

Net : uu2.bitmapZ0Z_296
T_7_7_wire_logic_cluster/lc_1/out
T_7_7_lc_trk_g3_1
T_7_7_input_2_4
T_7_7_wire_logic_cluster/lc_4/in_2

T_7_7_wire_logic_cluster/lc_1/out
T_7_7_lc_trk_g3_1
T_7_7_wire_logic_cluster/lc_5/in_3

End 

Net : uu2.N_16_cascade_
T_7_7_wire_logic_cluster/lc_6/ltout
T_7_7_wire_logic_cluster/lc_7/in_2

End 

Net : uu2.bitmapZ0Z_203
T_8_4_wire_logic_cluster/lc_3/out
T_8_4_lc_trk_g1_3
T_8_4_input_2_6
T_8_4_wire_logic_cluster/lc_6/in_2

End 

Net : uu2.m95_i_m2_i_m2_1_cascade_
T_7_7_wire_logic_cluster/lc_5/ltout
T_7_7_wire_logic_cluster/lc_6/in_2

End 

Net : uu2.mem0.N_107_0_cascade_
T_6_4_wire_logic_cluster/lc_6/ltout
T_6_4_wire_logic_cluster/lc_7/in_2

End 

Net : uu2.N_9_i
T_8_6_wire_logic_cluster/lc_7/out
T_6_6_sp12_h_l_1
T_5_6_lc_trk_g1_1
T_5_6_wire_logic_cluster/lc_1/in_1

T_8_6_wire_logic_cluster/lc_7/out
T_8_5_lc_trk_g0_7
T_8_5_wire_logic_cluster/lc_2/in_1

End 

Net : uu2.mem0.ram512X8_inst_RNOZ0Z_12
T_5_6_wire_logic_cluster/lc_0/out
T_4_6_sp4_h_l_8
T_3_6_lc_trk_g1_0
T_3_6_wire_bram/ram/WDATA_8

End 

Net : uu2.N_132_mux
T_5_6_wire_logic_cluster/lc_2/out
T_5_6_lc_trk_g2_2
T_5_6_wire_logic_cluster/lc_0/in_0

End 

Net : uu2.N_41_0_cascade_
T_5_6_wire_logic_cluster/lc_1/ltout
T_5_6_wire_logic_cluster/lc_2/in_2

End 

Net : uu2.mem0.N_7
T_7_9_wire_logic_cluster/lc_6/out
T_8_6_sp4_v_t_37
T_8_7_lc_trk_g2_5
T_8_7_wire_logic_cluster/lc_4/in_1

End 

Net : uu2.bitmapZ0Z_34
T_8_8_wire_logic_cluster/lc_0/out
T_7_9_lc_trk_g1_0
T_7_9_wire_logic_cluster/lc_6/in_3

T_8_8_wire_logic_cluster/lc_0/out
T_7_7_lc_trk_g3_0
T_7_7_wire_logic_cluster/lc_6/in_1

End 

Net : uu2.mem0.ram512X8_inst_RNOZ0Z_58_cascade_
T_8_6_wire_logic_cluster/lc_0/ltout
T_8_6_wire_logic_cluster/lc_1/in_2

End 

Net : uu2.bitmapZ0Z_290
T_8_8_wire_logic_cluster/lc_3/out
T_7_9_lc_trk_g0_3
T_7_9_wire_logic_cluster/lc_6/in_1

T_8_8_wire_logic_cluster/lc_3/out
T_7_7_lc_trk_g3_3
T_7_7_wire_logic_cluster/lc_6/in_0

End 

Net : uu2.N_16
T_7_7_wire_logic_cluster/lc_6/out
T_8_6_lc_trk_g3_6
T_8_6_wire_logic_cluster/lc_0/in_3

End 

Net : uu2.mem0.bitmap_pmux_u_i_5_1
T_8_5_wire_logic_cluster/lc_4/out
T_8_5_lc_trk_g0_4
T_8_5_wire_logic_cluster/lc_7/in_3

End 

Net : uu2.w_addr_displaying_nesr_RNI83ID7Z0Z_8
T_2_6_wire_logic_cluster/lc_7/out
T_0_6_span12_horz_2
T_8_6_lc_trk_g0_2
T_8_6_input_2_6
T_8_6_wire_logic_cluster/lc_6/in_2

T_2_6_wire_logic_cluster/lc_7/out
T_0_6_span12_horz_2
T_8_6_lc_trk_g0_2
T_8_6_wire_logic_cluster/lc_5/in_3

T_2_6_wire_logic_cluster/lc_7/out
T_0_6_span12_horz_2
T_8_6_lc_trk_g1_2
T_8_6_wire_logic_cluster/lc_4/in_3

End 

Net : uu2.bitmapZ0Z_215
T_8_9_wire_logic_cluster/lc_6/out
T_8_3_sp12_v_t_23
T_8_4_lc_trk_g3_7
T_8_4_input_2_4
T_8_4_wire_logic_cluster/lc_4/in_2

End 

Net : uu2.bitmapZ0Z_314
T_9_3_wire_logic_cluster/lc_1/out
T_9_0_span12_vert_22
T_9_7_lc_trk_g2_2
T_9_7_wire_logic_cluster/lc_6/in_0

T_9_3_wire_logic_cluster/lc_1/out
T_9_0_span12_vert_22
T_9_7_lc_trk_g2_2
T_9_7_wire_logic_cluster/lc_2/in_0

End 

Net : uu2.mem0.G_17_0_0_0
T_4_6_wire_logic_cluster/lc_6/out
T_4_6_lc_trk_g2_6
T_4_6_wire_logic_cluster/lc_5/in_1

End 

Net : uu2.mem0.N_55_0_0_0
T_7_6_wire_logic_cluster/lc_3/out
T_5_6_sp4_h_l_3
T_4_6_lc_trk_g1_3
T_4_6_wire_logic_cluster/lc_6/in_0

End 

Net : uu2.mem0.g2_1
T_7_6_wire_logic_cluster/lc_4/out
T_7_6_lc_trk_g0_4
T_7_6_wire_logic_cluster/lc_3/in_3

End 

Net : uu2.mem0.N_134_mux_cascade_
T_8_5_wire_logic_cluster/lc_0/ltout
T_8_5_wire_logic_cluster/lc_1/in_2

End 

Net : uu2.mem0.N_55_0
T_8_5_wire_logic_cluster/lc_2/out
T_8_5_lc_trk_g3_2
T_8_5_wire_logic_cluster/lc_0/in_3

End 

Net : uu2.mem0.N_60_0_i
T_8_5_wire_logic_cluster/lc_1/out
T_8_0_span12_vert_10
T_0_6_span12_horz_9
T_3_6_lc_trk_g1_6
T_3_6_wire_bram/ram/WDATA_10

End 

Net : uu2.mem0.N_3_0_cascade_
T_6_6_wire_logic_cluster/lc_5/ltout
T_6_6_wire_logic_cluster/lc_6/in_2

End 

Net : uu2.mem0.bitmap_pmux_u_i_4_0
T_9_5_wire_logic_cluster/lc_4/out
T_8_5_lc_trk_g3_4
T_8_5_wire_logic_cluster/lc_7/in_0

End 

Net : uu2.mem0.ram512X8_inst_RNOZ0Z_68_cascade_
T_9_5_wire_logic_cluster/lc_3/ltout
T_9_5_wire_logic_cluster/lc_4/in_2

End 

Net : uu2.mem0.ram512X8_inst_RNOZ0Z_69
T_9_5_wire_logic_cluster/lc_5/out
T_9_5_lc_trk_g2_5
T_9_5_wire_logic_cluster/lc_4/in_3

End 

Net : uu2.w_addr_displayingZ0Z_7
T_9_6_wire_logic_cluster/lc_7/out
T_9_5_lc_trk_g0_7
T_9_5_wire_logic_cluster/lc_5/in_0

T_9_6_wire_logic_cluster/lc_7/out
T_9_3_sp4_v_t_38
T_6_7_sp4_h_l_3
T_7_7_lc_trk_g2_3
T_7_7_wire_logic_cluster/lc_7/in_0

T_9_6_wire_logic_cluster/lc_7/out
T_8_7_lc_trk_g0_7
T_8_7_wire_logic_cluster/lc_1/in_0

T_9_6_wire_logic_cluster/lc_7/out
T_8_7_lc_trk_g1_7
T_8_7_input_2_6
T_8_7_wire_logic_cluster/lc_6/in_2

T_9_6_wire_logic_cluster/lc_7/out
T_9_3_sp4_v_t_38
T_8_5_lc_trk_g1_3
T_8_5_wire_logic_cluster/lc_4/in_0

T_9_6_wire_logic_cluster/lc_7/out
T_9_5_lc_trk_g0_7
T_9_5_wire_logic_cluster/lc_2/in_3

T_9_6_wire_logic_cluster/lc_7/out
T_9_5_lc_trk_g0_7
T_9_5_wire_logic_cluster/lc_0/in_3

T_9_6_wire_logic_cluster/lc_7/out
T_9_4_sp4_v_t_43
T_6_8_sp4_h_l_6
T_6_8_lc_trk_g0_3
T_6_8_wire_logic_cluster/lc_3/in_0

T_9_6_wire_logic_cluster/lc_7/out
T_9_4_sp4_v_t_43
T_8_6_lc_trk_g0_6
T_8_6_input_2_0
T_8_6_wire_logic_cluster/lc_0/in_2

T_9_6_wire_logic_cluster/lc_7/out
T_9_5_lc_trk_g0_7
T_9_5_wire_logic_cluster/lc_1/in_0

T_9_6_wire_logic_cluster/lc_7/out
T_9_6_sp4_h_l_3
T_5_6_sp4_h_l_6
T_5_6_lc_trk_g0_3
T_5_6_wire_logic_cluster/lc_2/in_3

T_9_6_wire_logic_cluster/lc_7/out
T_9_5_sp4_v_t_46
T_6_5_sp4_h_l_11
T_6_5_lc_trk_g1_6
T_6_5_wire_logic_cluster/lc_2/in_1

T_9_6_wire_logic_cluster/lc_7/out
T_9_3_sp4_v_t_38
T_6_7_sp4_h_l_3
T_2_7_sp4_h_l_6
T_2_7_lc_trk_g0_3
T_2_7_wire_logic_cluster/lc_4/in_1

T_9_6_wire_logic_cluster/lc_7/out
T_9_3_sp4_v_t_38
T_8_5_lc_trk_g1_3
T_8_5_wire_logic_cluster/lc_0/in_0

T_9_6_wire_logic_cluster/lc_7/out
T_9_5_sp4_v_t_46
T_6_5_sp4_h_l_11
T_2_5_sp4_h_l_2
T_4_5_lc_trk_g2_7
T_4_5_wire_logic_cluster/lc_0/in_1

T_9_6_wire_logic_cluster/lc_7/out
T_9_4_sp4_v_t_43
T_6_8_sp4_h_l_6
T_7_8_lc_trk_g2_6
T_7_8_wire_logic_cluster/lc_4/in_0

T_9_6_wire_logic_cluster/lc_7/out
T_9_4_sp4_v_t_43
T_6_8_sp4_h_l_6
T_7_8_lc_trk_g2_6
T_7_8_wire_logic_cluster/lc_3/in_1

T_9_6_wire_logic_cluster/lc_7/out
T_10_3_sp4_v_t_39
T_9_5_lc_trk_g0_2
T_9_5_wire_logic_cluster/lc_7/in_1

T_9_6_wire_logic_cluster/lc_7/out
T_10_3_sp4_v_t_39
T_9_5_lc_trk_g0_2
T_9_5_input_2_6
T_9_5_wire_logic_cluster/lc_6/in_2

T_9_6_wire_logic_cluster/lc_7/out
T_9_6_lc_trk_g3_7
T_9_6_wire_logic_cluster/lc_7/in_1

End 

Net : uu2.bitmapZ0Z_111
T_2_9_wire_logic_cluster/lc_0/out
T_2_5_sp12_v_t_23
T_3_5_sp12_h_l_0
T_9_5_lc_trk_g1_7
T_9_5_wire_logic_cluster/lc_4/in_0

T_2_9_wire_logic_cluster/lc_0/out
T_3_6_sp4_v_t_41
T_0_6_span4_horz_17
T_4_6_sp4_h_l_0
T_6_6_lc_trk_g3_5
T_6_6_wire_logic_cluster/lc_4/in_0

T_2_9_wire_logic_cluster/lc_0/out
T_3_6_sp4_v_t_41
T_0_6_span4_horz_17
T_4_6_sp4_h_l_0
T_7_6_sp4_v_t_40
T_6_8_lc_trk_g0_5
T_6_8_wire_logic_cluster/lc_4/in_3

End 

Net : uu2.w_addr_displayingZ0Z_6
T_9_5_wire_logic_cluster/lc_6/out
T_9_5_lc_trk_g2_6
T_9_5_wire_logic_cluster/lc_5/in_1

T_9_5_wire_logic_cluster/lc_6/out
T_9_6_lc_trk_g0_6
T_9_6_wire_logic_cluster/lc_3/in_3

T_9_5_wire_logic_cluster/lc_6/out
T_9_2_sp4_v_t_36
T_6_6_sp4_h_l_6
T_6_6_lc_trk_g1_3
T_6_6_wire_logic_cluster/lc_6/in_0

T_9_5_wire_logic_cluster/lc_6/out
T_9_3_sp4_v_t_41
T_6_7_sp4_h_l_9
T_6_7_lc_trk_g1_4
T_6_7_wire_logic_cluster/lc_6/in_1

T_9_5_wire_logic_cluster/lc_6/out
T_9_2_sp4_v_t_36
T_9_6_lc_trk_g0_1
T_9_6_wire_logic_cluster/lc_0/in_1

T_9_5_wire_logic_cluster/lc_6/out
T_8_5_lc_trk_g3_6
T_8_5_wire_logic_cluster/lc_3/in_0

T_9_5_wire_logic_cluster/lc_6/out
T_8_5_sp4_h_l_4
T_7_5_lc_trk_g1_4
T_7_5_wire_logic_cluster/lc_0/in_1

T_9_5_wire_logic_cluster/lc_6/out
T_9_5_lc_trk_g2_6
T_9_5_input_2_2
T_9_5_wire_logic_cluster/lc_2/in_2

T_9_5_wire_logic_cluster/lc_6/out
T_9_5_lc_trk_g2_6
T_9_5_input_2_0
T_9_5_wire_logic_cluster/lc_0/in_2

T_9_5_wire_logic_cluster/lc_6/out
T_9_4_sp4_v_t_44
T_8_7_lc_trk_g3_4
T_8_7_wire_logic_cluster/lc_7/in_0

T_9_5_wire_logic_cluster/lc_6/out
T_9_4_sp4_v_t_44
T_6_8_sp4_h_l_9
T_6_8_lc_trk_g0_4
T_6_8_wire_logic_cluster/lc_3/in_1

T_9_5_wire_logic_cluster/lc_6/out
T_9_2_sp4_v_t_36
T_6_6_sp4_h_l_6
T_7_6_lc_trk_g3_6
T_7_6_wire_logic_cluster/lc_0/in_1

T_9_5_wire_logic_cluster/lc_6/out
T_9_5_lc_trk_g2_6
T_9_5_wire_logic_cluster/lc_1/in_1

T_9_5_wire_logic_cluster/lc_6/out
T_9_3_sp4_v_t_41
T_6_7_sp4_h_l_9
T_2_7_sp4_h_l_9
T_2_7_lc_trk_g1_4
T_2_7_wire_logic_cluster/lc_4/in_3

T_9_5_wire_logic_cluster/lc_6/out
T_7_5_sp4_h_l_9
T_6_5_lc_trk_g1_1
T_6_5_wire_logic_cluster/lc_7/in_1

T_9_5_wire_logic_cluster/lc_6/out
T_9_4_sp4_v_t_44
T_6_8_sp4_h_l_9
T_7_8_lc_trk_g2_1
T_7_8_wire_logic_cluster/lc_3/in_0

T_9_5_wire_logic_cluster/lc_6/out
T_9_4_sp4_v_t_44
T_6_8_sp4_h_l_9
T_7_8_lc_trk_g2_1
T_7_8_wire_logic_cluster/lc_4/in_1

T_9_5_wire_logic_cluster/lc_6/out
T_9_2_sp4_v_t_36
T_9_3_lc_trk_g3_4
T_9_3_wire_logic_cluster/lc_7/in_0

T_9_5_wire_logic_cluster/lc_6/out
T_9_5_lc_trk_g2_6
T_9_5_wire_logic_cluster/lc_6/in_0

T_9_5_wire_logic_cluster/lc_6/out
T_9_6_lc_trk_g0_6
T_9_6_wire_logic_cluster/lc_5/in_1

T_9_5_wire_logic_cluster/lc_6/out
T_9_5_lc_trk_g2_6
T_9_5_wire_logic_cluster/lc_7/in_3

T_9_5_wire_logic_cluster/lc_6/out
T_9_6_lc_trk_g0_6
T_9_6_wire_logic_cluster/lc_7/in_3

End 

Net : uu2.w_addr_displaying_fastZ0Z_1
T_5_6_wire_logic_cluster/lc_6/out
T_6_7_lc_trk_g2_6
T_6_7_wire_logic_cluster/lc_2/in_0

T_5_6_wire_logic_cluster/lc_6/out
T_6_6_lc_trk_g0_6
T_6_6_wire_logic_cluster/lc_5/in_1

T_5_6_wire_logic_cluster/lc_6/out
T_5_6_lc_trk_g3_6
T_5_6_wire_logic_cluster/lc_6/in_3

End 

Net : uu2.w_addr_displayingZ0Z_5
T_9_6_wire_logic_cluster/lc_6/out
T_9_6_lc_trk_g1_6
T_9_6_wire_logic_cluster/lc_3/in_0

T_9_6_wire_logic_cluster/lc_6/out
T_9_5_lc_trk_g0_6
T_9_5_wire_logic_cluster/lc_5/in_3

T_9_6_wire_logic_cluster/lc_6/out
T_9_5_sp4_v_t_44
T_6_5_sp4_h_l_3
T_7_5_lc_trk_g2_3
T_7_5_wire_logic_cluster/lc_0/in_3

T_9_6_wire_logic_cluster/lc_6/out
T_9_3_sp4_v_t_36
T_6_7_sp4_h_l_6
T_6_7_lc_trk_g0_3
T_6_7_wire_logic_cluster/lc_6/in_3

T_9_6_wire_logic_cluster/lc_6/out
T_8_5_lc_trk_g2_6
T_8_5_wire_logic_cluster/lc_3/in_3

T_9_6_wire_logic_cluster/lc_6/out
T_9_5_lc_trk_g0_6
T_9_5_wire_logic_cluster/lc_2/in_0

T_9_6_wire_logic_cluster/lc_6/out
T_7_6_sp4_h_l_9
T_6_6_lc_trk_g0_1
T_6_6_wire_logic_cluster/lc_6/in_1

T_9_6_wire_logic_cluster/lc_6/out
T_9_5_lc_trk_g0_6
T_9_5_wire_logic_cluster/lc_0/in_0

T_9_6_wire_logic_cluster/lc_6/out
T_9_6_lc_trk_g1_6
T_9_6_wire_logic_cluster/lc_0/in_3

T_9_6_wire_logic_cluster/lc_6/out
T_7_6_sp4_h_l_9
T_6_6_sp4_v_t_44
T_6_8_lc_trk_g3_1
T_6_8_wire_logic_cluster/lc_3/in_3

T_9_6_wire_logic_cluster/lc_6/out
T_8_7_lc_trk_g0_6
T_8_7_wire_logic_cluster/lc_7/in_3

T_9_6_wire_logic_cluster/lc_6/out
T_7_6_sp4_h_l_9
T_7_6_lc_trk_g1_4
T_7_6_wire_logic_cluster/lc_0/in_3

T_9_6_wire_logic_cluster/lc_6/out
T_9_5_lc_trk_g0_6
T_9_5_wire_logic_cluster/lc_1/in_3

T_9_6_wire_logic_cluster/lc_6/out
T_9_6_lc_trk_g1_6
T_9_6_wire_logic_cluster/lc_4/in_3

T_9_6_wire_logic_cluster/lc_6/out
T_0_6_span12_horz_3
T_4_6_lc_trk_g0_3
T_4_6_wire_logic_cluster/lc_2/in_3

T_9_6_wire_logic_cluster/lc_6/out
T_9_6_lc_trk_g2_6
T_9_6_input_2_6
T_9_6_wire_logic_cluster/lc_6/in_2

End 

Net : uu2.w_addr_displayingZ0Z_8
T_9_5_wire_logic_cluster/lc_7/out
T_9_5_lc_trk_g2_7
T_9_5_input_2_5
T_9_5_wire_logic_cluster/lc_5/in_2

T_9_5_wire_logic_cluster/lc_7/out
T_9_5_lc_trk_g2_7
T_9_5_wire_logic_cluster/lc_2/in_1

T_9_5_wire_logic_cluster/lc_7/out
T_9_5_lc_trk_g2_7
T_9_5_wire_logic_cluster/lc_0/in_1

T_9_5_wire_logic_cluster/lc_7/out
T_7_5_sp4_h_l_11
T_8_5_lc_trk_g2_3
T_8_5_wire_logic_cluster/lc_4/in_1

T_9_5_wire_logic_cluster/lc_7/out
T_10_4_sp4_v_t_47
T_7_8_sp4_h_l_10
T_6_8_lc_trk_g1_2
T_6_8_input_2_3
T_6_8_wire_logic_cluster/lc_3/in_2

T_9_5_wire_logic_cluster/lc_7/out
T_10_4_sp4_v_t_47
T_7_8_sp4_h_l_10
T_6_4_sp4_v_t_38
T_5_6_lc_trk_g1_3
T_5_6_wire_logic_cluster/lc_2/in_0

T_9_5_wire_logic_cluster/lc_7/out
T_9_5_lc_trk_g2_7
T_9_5_input_2_1
T_9_5_wire_logic_cluster/lc_1/in_2

T_9_5_wire_logic_cluster/lc_7/out
T_7_5_sp4_h_l_11
T_8_5_lc_trk_g3_3
T_8_5_input_2_0
T_8_5_wire_logic_cluster/lc_0/in_2

T_9_5_wire_logic_cluster/lc_7/out
T_7_5_sp4_h_l_11
T_6_5_lc_trk_g1_3
T_6_5_input_2_2
T_6_5_wire_logic_cluster/lc_2/in_2

T_9_5_wire_logic_cluster/lc_7/out
T_0_5_span12_horz_5
T_4_5_lc_trk_g1_5
T_4_5_wire_logic_cluster/lc_1/in_3

T_9_5_wire_logic_cluster/lc_7/out
T_10_4_sp4_v_t_47
T_7_8_sp4_h_l_10
T_6_4_sp4_v_t_38
T_5_6_lc_trk_g1_3
T_5_6_wire_logic_cluster/lc_4/in_0

T_9_5_wire_logic_cluster/lc_7/out
T_7_5_sp4_h_l_11
T_3_5_sp4_h_l_2
T_2_5_sp4_v_t_39
T_2_6_lc_trk_g3_7
T_2_6_wire_logic_cluster/lc_7/in_1

T_9_5_wire_logic_cluster/lc_7/out
T_9_5_lc_trk_g2_7
T_9_5_wire_logic_cluster/lc_6/in_1

T_9_5_wire_logic_cluster/lc_7/out
T_9_5_lc_trk_g2_7
T_9_5_input_2_7
T_9_5_wire_logic_cluster/lc_7/in_2

End 

Net : uu2.mem0.G_13_0_a2_1_cascade_
T_9_6_wire_logic_cluster/lc_0/ltout
T_9_6_wire_logic_cluster/lc_1/in_2

End 

Net : uu2.mem0.g2_0_0_0
T_7_6_wire_logic_cluster/lc_0/out
T_7_6_sp4_h_l_5
T_3_6_sp4_h_l_1
T_4_6_lc_trk_g2_1
T_4_6_wire_logic_cluster/lc_4/in_3

End 

Net : uu2.mem0.g1_3_0_cascade_
T_4_6_wire_logic_cluster/lc_4/ltout
T_4_6_wire_logic_cluster/lc_5/in_2

End 

Net : uu2.mem0.g0_i_m2_1
T_6_6_wire_logic_cluster/lc_7/out
T_7_6_lc_trk_g1_7
T_7_6_wire_logic_cluster/lc_0/in_0

End 

Net : uu2.w_addr_displaying_fastZ0Z_3
T_7_8_wire_logic_cluster/lc_1/out
T_6_7_lc_trk_g3_1
T_6_7_input_2_2
T_6_7_wire_logic_cluster/lc_2/in_2

T_7_8_wire_logic_cluster/lc_1/out
T_7_5_sp4_v_t_42
T_6_6_lc_trk_g3_2
T_6_6_input_2_5
T_6_6_wire_logic_cluster/lc_5/in_2

T_7_8_wire_logic_cluster/lc_1/out
T_7_8_lc_trk_g3_1
T_7_8_wire_logic_cluster/lc_1/in_3

End 

Net : uu2.mem0.N_94_i
T_5_6_wire_logic_cluster/lc_3/out
T_5_5_sp4_v_t_38
T_2_5_sp4_h_l_3
T_3_5_lc_trk_g2_3
T_3_5_wire_bram/ram/WDATA_0

End 

Net : uu2.N_132_mux_cascade_
T_5_6_wire_logic_cluster/lc_2/ltout
T_5_6_wire_logic_cluster/lc_3/in_2

End 

Net : uu2.bitmapZ0Z_221
T_6_4_wire_logic_cluster/lc_4/out
T_6_4_lc_trk_g2_4
T_6_4_wire_logic_cluster/lc_5/in_3

T_6_4_wire_logic_cluster/lc_4/out
T_6_4_lc_trk_g2_4
T_6_4_wire_logic_cluster/lc_6/in_0

End 

Net : uu2.bitmapZ0Z_93
T_6_4_wire_logic_cluster/lc_2/out
T_6_4_lc_trk_g3_2
T_6_4_input_2_5
T_6_4_wire_logic_cluster/lc_5/in_2

T_6_4_wire_logic_cluster/lc_2/out
T_6_4_lc_trk_g3_2
T_6_4_wire_logic_cluster/lc_6/in_1

End 

Net : uu2.mem0.G_13_0_a2_0_1
T_6_5_wire_logic_cluster/lc_5/out
T_7_5_lc_trk_g0_5
T_7_5_wire_logic_cluster/lc_7/in_0

End 

Net : uu2.mem0.ram512X8_inst_RNOZ0Z_34
T_7_5_wire_logic_cluster/lc_0/out
T_6_5_lc_trk_g3_0
T_6_5_wire_logic_cluster/lc_5/in_0

End 

Net : uu2.mem0.g1_2_0
T_6_8_wire_logic_cluster/lc_4/out
T_7_6_sp4_v_t_36
T_4_6_sp4_h_l_7
T_4_6_lc_trk_g1_2
T_4_6_wire_logic_cluster/lc_5/in_0

End 

Net : uu2.mem0.g0_7_0_0_1
T_6_8_wire_logic_cluster/lc_6/out
T_6_8_lc_trk_g2_6
T_6_8_wire_logic_cluster/lc_4/in_0

End 

Net : uu2.mem0.N_126_0
T_6_7_wire_logic_cluster/lc_6/out
T_7_5_sp4_v_t_40
T_8_5_sp4_h_l_10
T_7_5_lc_trk_g1_2
T_7_5_wire_logic_cluster/lc_6/in_1

End 

Net : uu2.bitmapZ0Z_212
T_8_4_wire_logic_cluster/lc_7/out
T_8_4_lc_trk_g1_7
T_8_4_wire_logic_cluster/lc_4/in_0

End 

Net : uu2.mem0.bitmap_pmux_u_i_4_0_N_2_0
T_6_8_wire_logic_cluster/lc_5/out
T_6_8_lc_trk_g2_5
T_6_8_wire_logic_cluster/lc_4/in_1

End 

Net : uu2.w_addr_displaying_fastZ0Z_4
T_8_6_wire_logic_cluster/lc_6/out
T_7_6_sp4_h_l_4
T_6_6_lc_trk_g0_4
T_6_6_wire_logic_cluster/lc_5/in_3

T_8_6_wire_logic_cluster/lc_6/out
T_8_6_lc_trk_g1_6
T_8_6_wire_logic_cluster/lc_6/in_3

End 

Net : uu2.mem0.bitmap_pmux_u_i_4_0_N_2_1
T_7_6_wire_logic_cluster/lc_1/out
T_7_6_lc_trk_g3_1
T_7_6_input_2_0
T_7_6_wire_logic_cluster/lc_0/in_2

End 

Net : uu2.w_addr_displayingZ0Z_0
T_5_6_wire_logic_cluster/lc_5/out
T_6_6_sp4_h_l_10
T_10_6_sp4_h_l_10
T_9_6_lc_trk_g1_2
T_9_6_wire_logic_cluster/lc_1/in_0

T_5_6_wire_logic_cluster/lc_5/out
T_6_6_sp4_h_l_10
T_7_6_lc_trk_g3_2
T_7_6_wire_logic_cluster/lc_3/in_0

T_5_6_wire_logic_cluster/lc_5/out
T_6_6_sp4_h_l_10
T_9_2_sp4_v_t_41
T_8_5_lc_trk_g3_1
T_8_5_wire_logic_cluster/lc_2/in_0

T_5_6_wire_logic_cluster/lc_5/out
T_5_4_sp4_v_t_39
T_6_4_sp4_h_l_7
T_7_4_lc_trk_g2_7
T_7_4_wire_logic_cluster/lc_3/in_0

T_5_6_wire_logic_cluster/lc_5/out
T_6_6_sp4_h_l_10
T_10_6_sp4_h_l_10
T_9_6_lc_trk_g1_2
T_9_6_wire_logic_cluster/lc_4/in_1

T_5_6_wire_logic_cluster/lc_5/out
T_5_6_lc_trk_g0_5
T_5_6_wire_logic_cluster/lc_1/in_0

T_5_6_wire_logic_cluster/lc_5/out
T_5_7_lc_trk_g0_5
T_5_7_wire_logic_cluster/lc_4/in_1

T_5_6_wire_logic_cluster/lc_5/out
T_6_6_sp4_h_l_10
T_9_2_sp4_v_t_41
T_8_5_lc_trk_g3_1
T_8_5_wire_logic_cluster/lc_5/in_1

T_5_6_wire_logic_cluster/lc_5/out
T_5_7_lc_trk_g0_5
T_5_7_wire_logic_cluster/lc_3/in_0

T_5_6_wire_logic_cluster/lc_5/out
T_5_4_sp4_v_t_39
T_6_8_sp4_h_l_2
T_6_8_lc_trk_g0_7
T_6_8_wire_logic_cluster/lc_7/in_0

T_5_6_wire_logic_cluster/lc_5/out
T_5_4_sp4_v_t_39
T_6_8_sp4_h_l_8
T_7_8_lc_trk_g2_0
T_7_8_wire_logic_cluster/lc_0/in_0

T_5_6_wire_logic_cluster/lc_5/out
T_5_4_sp4_v_t_39
T_6_8_sp4_h_l_8
T_7_8_lc_trk_g2_0
T_7_8_wire_logic_cluster/lc_2/in_0

T_5_6_wire_logic_cluster/lc_5/out
T_5_4_sp4_v_t_39
T_6_8_sp4_h_l_8
T_7_8_lc_trk_g2_0
T_7_8_wire_logic_cluster/lc_1/in_1

T_5_6_wire_logic_cluster/lc_5/out
T_6_6_sp4_h_l_10
T_10_6_sp4_h_l_10
T_9_6_lc_trk_g1_2
T_9_6_wire_logic_cluster/lc_6/in_1

T_5_6_wire_logic_cluster/lc_5/out
T_6_6_sp4_h_l_10
T_7_6_lc_trk_g3_2
T_7_6_wire_logic_cluster/lc_5/in_0

T_5_6_wire_logic_cluster/lc_5/out
T_6_6_sp4_h_l_10
T_7_6_lc_trk_g3_2
T_7_6_wire_logic_cluster/lc_6/in_3

T_5_6_wire_logic_cluster/lc_5/out
T_5_6_lc_trk_g0_5
T_5_6_wire_logic_cluster/lc_5/in_0

T_5_6_wire_logic_cluster/lc_5/out
T_5_6_lc_trk_g0_5
T_5_6_wire_logic_cluster/lc_6/in_1

End 

Net : uu2.mem0.g0_7_0_0_2_cascade_
T_6_6_wire_logic_cluster/lc_3/ltout
T_6_6_wire_logic_cluster/lc_4/in_2

End 

Net : uu2.N_126
T_8_5_wire_logic_cluster/lc_3/out
T_8_2_sp4_v_t_46
T_5_6_sp4_h_l_11
T_5_6_lc_trk_g1_6
T_5_6_wire_logic_cluster/lc_2/in_1

T_8_5_wire_logic_cluster/lc_3/out
T_8_5_lc_trk_g0_3
T_8_5_wire_logic_cluster/lc_6/in_3

T_8_5_wire_logic_cluster/lc_3/out
T_2_5_sp12_h_l_1
T_6_5_lc_trk_g0_2
T_6_5_wire_logic_cluster/lc_2/in_0

T_8_5_wire_logic_cluster/lc_3/out
T_8_5_lc_trk_g0_3
T_8_5_wire_logic_cluster/lc_0/in_1

End 

Net : uu2.mem0.g2_2
T_9_5_wire_logic_cluster/lc_2/out
T_9_5_sp4_h_l_9
T_5_5_sp4_h_l_9
T_7_5_lc_trk_g3_4
T_7_5_wire_logic_cluster/lc_5/in_0

End 

Net : uu2.N_67_1_0_cascade_
T_7_6_wire_logic_cluster/lc_2/ltout
T_7_6_wire_logic_cluster/lc_3/in_2

End 

Net : uu2.mem0.N_67_0
T_7_5_wire_logic_cluster/lc_3/out
T_7_5_lc_trk_g3_3
T_7_5_wire_logic_cluster/lc_5/in_1

End 

Net : uu2.N_12_i
T_9_6_wire_logic_cluster/lc_4/out
T_8_6_sp4_h_l_0
T_4_6_sp4_h_l_3
T_3_6_sp4_v_t_38
T_2_7_lc_trk_g2_6
T_2_7_wire_logic_cluster/lc_4/in_0

T_9_6_wire_logic_cluster/lc_4/out
T_8_6_sp4_h_l_0
T_7_6_sp4_v_t_43
T_7_8_lc_trk_g3_6
T_7_8_input_2_3
T_7_8_wire_logic_cluster/lc_3/in_2

T_9_6_wire_logic_cluster/lc_4/out
T_8_6_sp4_h_l_0
T_7_6_sp4_v_t_43
T_7_8_lc_trk_g3_6
T_7_8_wire_logic_cluster/lc_4/in_3

T_9_6_wire_logic_cluster/lc_4/out
T_9_0_span12_vert_19
T_9_3_lc_trk_g2_7
T_9_3_input_2_7
T_9_3_wire_logic_cluster/lc_7/in_2

T_9_6_wire_logic_cluster/lc_4/out
T_9_5_lc_trk_g1_4
T_9_5_wire_logic_cluster/lc_7/in_0

T_9_6_wire_logic_cluster/lc_4/out
T_9_6_lc_trk_g1_4
T_9_6_input_2_7
T_9_6_wire_logic_cluster/lc_7/in_2

T_9_6_wire_logic_cluster/lc_4/out
T_9_5_lc_trk_g1_4
T_9_5_wire_logic_cluster/lc_6/in_3

End 

Net : uu2.N_15_i
T_2_7_wire_logic_cluster/lc_4/out
T_3_7_sp4_h_l_8
T_6_3_sp4_v_t_45
T_5_6_lc_trk_g3_5
T_5_6_input_2_4
T_5_6_wire_logic_cluster/lc_4/in_2

T_2_7_wire_logic_cluster/lc_4/out
T_2_6_lc_trk_g1_4
T_2_6_wire_logic_cluster/lc_7/in_0

End 

Net : uu2.mem0.g1_2_2
T_9_5_wire_logic_cluster/lc_0/out
T_9_2_sp4_v_t_40
T_6_6_sp4_h_l_5
T_2_6_sp4_h_l_1
T_4_6_lc_trk_g3_4
T_4_6_wire_logic_cluster/lc_6/in_1

End 

Net : Lab_UT.di_Mtens_1
T_6_11_wire_logic_cluster/lc_3/out
T_6_2_sp12_v_t_22
T_6_3_sp4_v_t_44
T_7_3_sp4_h_l_9
T_8_3_lc_trk_g2_1
T_8_3_wire_logic_cluster/lc_7/in_0

T_6_11_wire_logic_cluster/lc_3/out
T_6_10_sp4_v_t_38
T_7_10_sp4_h_l_3
T_8_10_lc_trk_g3_3
T_8_10_wire_logic_cluster/lc_6/in_0

T_6_11_wire_logic_cluster/lc_3/out
T_6_10_sp4_v_t_38
T_7_10_sp4_h_l_3
T_8_10_lc_trk_g3_3
T_8_10_wire_logic_cluster/lc_5/in_1

T_6_11_wire_logic_cluster/lc_3/out
T_6_10_sp4_v_t_38
T_7_10_sp4_h_l_3
T_8_10_lc_trk_g3_3
T_8_10_wire_logic_cluster/lc_7/in_1

T_6_11_wire_logic_cluster/lc_3/out
T_6_2_sp12_v_t_22
T_6_3_sp4_v_t_44
T_7_3_sp4_h_l_9
T_8_3_lc_trk_g2_1
T_8_3_wire_logic_cluster/lc_0/in_3

T_6_11_wire_logic_cluster/lc_3/out
T_6_2_sp12_v_t_22
T_6_3_sp4_v_t_44
T_7_3_sp4_h_l_9
T_8_3_lc_trk_g2_1
T_8_3_wire_logic_cluster/lc_2/in_3

T_6_11_wire_logic_cluster/lc_3/out
T_6_2_sp12_v_t_22
T_6_3_sp4_v_t_44
T_7_3_sp4_h_l_9
T_8_3_lc_trk_g2_1
T_8_3_wire_logic_cluster/lc_4/in_3

T_6_11_wire_logic_cluster/lc_3/out
T_7_10_lc_trk_g2_3
T_7_10_wire_logic_cluster/lc_1/in_0

T_6_11_wire_logic_cluster/lc_3/out
T_6_10_lc_trk_g1_3
T_6_10_wire_logic_cluster/lc_1/in_1

T_6_11_wire_logic_cluster/lc_3/out
T_6_10_lc_trk_g1_3
T_6_10_wire_logic_cluster/lc_5/in_1

T_6_11_wire_logic_cluster/lc_3/out
T_6_8_sp4_v_t_46
T_6_9_lc_trk_g3_6
T_6_9_wire_logic_cluster/lc_4/in_3

T_6_11_wire_logic_cluster/lc_3/out
T_6_10_sp4_v_t_38
T_7_10_sp4_h_l_3
T_8_10_lc_trk_g3_3
T_8_10_wire_logic_cluster/lc_1/in_3

T_6_11_wire_logic_cluster/lc_3/out
T_6_11_lc_trk_g1_3
T_6_11_wire_logic_cluster/lc_2/in_0

T_6_11_wire_logic_cluster/lc_3/out
T_6_11_lc_trk_g1_3
T_6_11_wire_logic_cluster/lc_3/in_3

End 

Net : Lab_UT.bcd2segment1.N_239
T_8_3_wire_logic_cluster/lc_7/out
T_8_1_sp4_v_t_43
T_8_5_sp4_v_t_43
T_8_8_lc_trk_g1_3
T_8_8_wire_logic_cluster/lc_3/in_3

End 

Net : uu2.N_126_cascade_
T_8_5_wire_logic_cluster/lc_3/ltout
T_8_5_wire_logic_cluster/lc_4/in_2

End 

Net : uu2.mem0.m317_0_a6_0_cascade_
T_8_7_wire_logic_cluster/lc_3/ltout
T_8_7_wire_logic_cluster/lc_4/in_2

End 

Net : uu2.mem0.g1_2_2_2_1
T_8_7_wire_logic_cluster/lc_7/out
T_6_7_sp12_h_l_1
T_5_7_lc_trk_g0_1
T_5_7_wire_logic_cluster/lc_5/in_0

End 

Net : uu2.mem0.bitmap_pmux_u_i_4_0_N_3_1_cascade_
T_6_8_wire_logic_cluster/lc_3/ltout
T_6_8_wire_logic_cluster/lc_4/in_2

End 

Net : uu2.mem0.N_17_0_cascade_
T_6_5_wire_logic_cluster/lc_4/ltout
T_6_5_wire_logic_cluster/lc_5/in_2

End 

Net : uu2.mem0.N_13_1_0_0
T_5_7_wire_logic_cluster/lc_2/out
T_5_7_lc_trk_g2_2
T_5_7_wire_logic_cluster/lc_5/in_1

End 

Net : uu2.un28_w_addr_user_i_0_cascade_
T_4_7_wire_logic_cluster/lc_4/ltout
T_4_7_wire_logic_cluster/lc_5/in_2

End 

Net : Lab_UT.di_Mtens_0
T_7_10_wire_logic_cluster/lc_6/out
T_8_7_sp4_v_t_37
T_8_3_sp4_v_t_37
T_8_0_span4_vert_24
T_8_3_lc_trk_g0_0
T_8_3_wire_logic_cluster/lc_7/in_1

T_7_10_wire_logic_cluster/lc_6/out
T_7_10_lc_trk_g2_6
T_7_10_wire_logic_cluster/lc_1/in_1

T_7_10_wire_logic_cluster/lc_6/out
T_8_10_lc_trk_g1_6
T_8_10_wire_logic_cluster/lc_6/in_1

T_7_10_wire_logic_cluster/lc_6/out
T_8_10_lc_trk_g1_6
T_8_10_input_2_5
T_8_10_wire_logic_cluster/lc_5/in_2

T_7_10_wire_logic_cluster/lc_6/out
T_8_10_lc_trk_g1_6
T_8_10_input_2_7
T_8_10_wire_logic_cluster/lc_7/in_2

T_7_10_wire_logic_cluster/lc_6/out
T_8_7_sp4_v_t_37
T_8_3_sp4_v_t_37
T_8_0_span4_vert_24
T_8_3_lc_trk_g0_0
T_8_3_input_2_0
T_8_3_wire_logic_cluster/lc_0/in_2

T_7_10_wire_logic_cluster/lc_6/out
T_8_7_sp4_v_t_37
T_8_3_sp4_v_t_37
T_8_0_span4_vert_24
T_8_3_lc_trk_g0_0
T_8_3_input_2_2
T_8_3_wire_logic_cluster/lc_2/in_2

T_7_10_wire_logic_cluster/lc_6/out
T_8_7_sp4_v_t_37
T_8_3_sp4_v_t_37
T_8_0_span4_vert_24
T_8_3_lc_trk_g0_0
T_8_3_input_2_4
T_8_3_wire_logic_cluster/lc_4/in_2

T_7_10_wire_logic_cluster/lc_6/out
T_7_9_sp4_v_t_44
T_8_9_sp4_h_l_2
T_9_9_lc_trk_g2_2
T_9_9_wire_logic_cluster/lc_1/in_3

T_7_10_wire_logic_cluster/lc_6/out
T_6_10_lc_trk_g2_6
T_6_10_wire_logic_cluster/lc_1/in_3

T_7_10_wire_logic_cluster/lc_6/out
T_6_10_lc_trk_g2_6
T_6_10_wire_logic_cluster/lc_5/in_3

T_7_10_wire_logic_cluster/lc_6/out
T_8_10_lc_trk_g0_6
T_8_10_input_2_0
T_8_10_wire_logic_cluster/lc_0/in_2

T_7_10_wire_logic_cluster/lc_6/out
T_7_10_lc_trk_g2_6
T_7_10_wire_logic_cluster/lc_5/in_1

T_7_10_wire_logic_cluster/lc_6/out
T_6_11_lc_trk_g1_6
T_6_11_wire_logic_cluster/lc_2/in_1

T_7_10_wire_logic_cluster/lc_6/out
T_7_10_lc_trk_g2_6
T_7_10_wire_logic_cluster/lc_6/in_0

End 

Net : uu2.mem0.N_130_mux_cascade_
T_6_5_wire_logic_cluster/lc_2/ltout
T_6_5_wire_logic_cluster/lc_3/in_2

End 

Net : uu2.mem0.N_54_0_i
T_6_5_wire_logic_cluster/lc_3/out
T_6_2_sp4_v_t_46
T_3_6_sp4_h_l_4
T_3_6_lc_trk_g0_1
T_3_6_wire_bram/ram/WDATA_12

End 

Net : Lab_UT.dictrl.dicRun_2
T_5_11_wire_logic_cluster/lc_2/out
T_0_11_span12_horz_3
T_7_11_lc_trk_g0_0
T_7_11_wire_logic_cluster/lc_6/in_0

T_5_11_wire_logic_cluster/lc_2/out
T_0_11_span12_horz_3
T_12_11_sp12_h_l_0
T_11_11_lc_trk_g0_0
T_11_11_wire_logic_cluster/lc_0/in_0

End 

Net : Lab_UT.Run
T_7_11_wire_logic_cluster/lc_6/out
T_0_11_span12_horz_7
T_9_0_span12_vert_20
T_9_3_lc_trk_g2_0
T_9_3_wire_logic_cluster/lc_6/in_0

T_7_11_wire_logic_cluster/lc_6/out
T_0_11_span12_horz_7
T_9_0_span12_vert_20
T_9_3_lc_trk_g2_0
T_9_3_wire_logic_cluster/lc_4/in_0

T_7_11_wire_logic_cluster/lc_6/out
T_7_10_sp4_v_t_44
T_7_6_sp4_v_t_37
T_7_2_sp4_v_t_38
T_7_3_lc_trk_g2_6
T_7_3_wire_logic_cluster/lc_5/in_3

T_7_11_wire_logic_cluster/lc_6/out
T_7_10_sp4_v_t_44
T_7_6_sp4_v_t_37
T_7_2_sp4_v_t_38
T_7_3_lc_trk_g2_6
T_7_3_wire_logic_cluster/lc_1/in_3

T_7_11_wire_logic_cluster/lc_6/out
T_7_10_sp4_v_t_44
T_7_6_sp4_v_t_37
T_7_2_sp4_v_t_38
T_6_4_lc_trk_g0_3
T_6_4_wire_logic_cluster/lc_4/in_3

T_7_11_wire_logic_cluster/lc_6/out
T_7_10_sp4_v_t_44
T_7_6_sp4_v_t_37
T_7_2_sp4_v_t_38
T_6_4_lc_trk_g0_3
T_6_4_wire_logic_cluster/lc_2/in_3

T_7_11_wire_logic_cluster/lc_6/out
T_8_8_sp4_v_t_37
T_8_4_sp4_v_t_45
T_8_0_span4_vert_41
T_8_3_lc_trk_g1_1
T_8_3_wire_logic_cluster/lc_1/in_3

T_7_11_wire_logic_cluster/lc_6/out
T_8_8_sp4_v_t_37
T_8_4_sp4_v_t_45
T_8_0_span4_vert_41
T_8_3_lc_trk_g1_1
T_8_3_wire_logic_cluster/lc_5/in_3

T_7_11_wire_logic_cluster/lc_6/out
T_8_8_sp4_v_t_37
T_8_4_sp4_v_t_45
T_8_0_span4_vert_41
T_8_3_lc_trk_g1_1
T_8_3_wire_logic_cluster/lc_3/in_3

T_7_11_wire_logic_cluster/lc_6/out
T_8_8_sp4_v_t_37
T_8_4_sp4_v_t_45
T_9_4_sp4_h_l_1
T_8_4_lc_trk_g1_1
T_8_4_wire_logic_cluster/lc_3/in_3

T_7_11_wire_logic_cluster/lc_6/out
T_8_8_sp4_v_t_37
T_8_4_sp4_v_t_45
T_9_4_sp4_h_l_1
T_8_4_lc_trk_g1_1
T_8_4_wire_logic_cluster/lc_7/in_3

T_7_11_wire_logic_cluster/lc_6/out
T_8_8_sp4_v_t_37
T_8_4_sp4_v_t_45
T_9_4_sp4_h_l_1
T_8_4_lc_trk_g1_1
T_8_4_wire_logic_cluster/lc_1/in_3

T_7_11_wire_logic_cluster/lc_6/out
T_8_8_sp4_v_t_37
T_8_4_sp4_v_t_45
T_9_4_sp4_h_l_1
T_9_4_lc_trk_g0_4
T_9_4_wire_logic_cluster/lc_1/in_3

T_7_11_wire_logic_cluster/lc_6/out
T_8_8_sp4_v_t_37
T_8_4_sp4_v_t_45
T_9_4_sp4_h_l_1
T_9_4_lc_trk_g0_4
T_9_4_wire_logic_cluster/lc_5/in_3

T_7_11_wire_logic_cluster/lc_6/out
T_8_8_sp4_v_t_37
T_8_4_sp4_v_t_45
T_9_4_sp4_h_l_1
T_9_4_lc_trk_g0_4
T_9_4_wire_logic_cluster/lc_3/in_3

T_7_11_wire_logic_cluster/lc_6/out
T_0_11_span12_horz_7
T_9_0_span12_vert_20
T_9_7_lc_trk_g2_0
T_9_7_wire_logic_cluster/lc_5/in_3

T_7_11_wire_logic_cluster/lc_6/out
T_0_11_span12_horz_7
T_9_0_span12_vert_20
T_9_7_lc_trk_g2_0
T_9_7_wire_logic_cluster/lc_3/in_3

T_7_11_wire_logic_cluster/lc_6/out
T_0_11_span12_horz_7
T_9_0_span12_vert_20
T_9_3_lc_trk_g2_0
T_9_3_wire_logic_cluster/lc_1/in_3

T_7_11_wire_logic_cluster/lc_6/out
T_8_8_sp4_v_t_37
T_9_8_sp4_h_l_0
T_8_8_lc_trk_g1_0
T_8_8_wire_logic_cluster/lc_3/in_0

T_7_11_wire_logic_cluster/lc_6/out
T_8_8_sp4_v_t_37
T_9_8_sp4_h_l_0
T_8_8_lc_trk_g1_0
T_8_8_wire_logic_cluster/lc_1/in_0

T_7_11_wire_logic_cluster/lc_6/out
T_7_10_sp4_v_t_44
T_7_6_sp4_v_t_37
T_7_7_lc_trk_g3_5
T_7_7_wire_logic_cluster/lc_1/in_3

T_7_11_wire_logic_cluster/lc_6/out
T_7_10_sp4_v_t_44
T_7_6_sp4_v_t_37
T_7_7_lc_trk_g3_5
T_7_7_wire_logic_cluster/lc_3/in_3

T_7_11_wire_logic_cluster/lc_6/out
T_8_8_sp4_v_t_37
T_9_8_sp4_h_l_0
T_8_8_lc_trk_g1_0
T_8_8_wire_logic_cluster/lc_2/in_3

T_7_11_wire_logic_cluster/lc_6/out
T_8_8_sp4_v_t_37
T_9_8_sp4_h_l_0
T_8_8_lc_trk_g1_0
T_8_8_wire_logic_cluster/lc_4/in_3

T_7_11_wire_logic_cluster/lc_6/out
T_8_8_sp4_v_t_37
T_9_8_sp4_h_l_0
T_8_8_lc_trk_g1_0
T_8_8_wire_logic_cluster/lc_0/in_3

T_7_11_wire_logic_cluster/lc_6/out
T_8_8_sp4_v_t_37
T_8_9_lc_trk_g3_5
T_8_9_wire_logic_cluster/lc_6/in_0

T_7_11_wire_logic_cluster/lc_6/out
T_8_8_sp4_v_t_37
T_8_9_lc_trk_g3_5
T_8_9_wire_logic_cluster/lc_1/in_3

T_7_11_wire_logic_cluster/lc_6/out
T_8_8_sp4_v_t_37
T_8_9_lc_trk_g3_5
T_8_9_wire_logic_cluster/lc_3/in_3

T_7_11_wire_logic_cluster/lc_6/out
T_7_9_sp4_v_t_41
T_4_13_sp4_h_l_9
T_6_13_lc_trk_g2_4
T_6_13_wire_logic_cluster/lc_6/in_0

T_7_11_wire_logic_cluster/lc_6/out
T_7_10_sp4_v_t_44
T_7_13_lc_trk_g1_4
T_7_13_input_2_3
T_7_13_wire_logic_cluster/lc_3/in_2

T_7_11_wire_logic_cluster/lc_6/out
T_7_10_sp4_v_t_44
T_7_13_lc_trk_g1_4
T_7_13_wire_logic_cluster/lc_6/in_1

End 

Net : Lab_UT.di_Mtens_2
T_7_10_wire_logic_cluster/lc_7/out
T_0_10_span12_horz_9
T_8_0_span12_vert_18
T_8_3_lc_trk_g3_6
T_8_3_input_2_7
T_8_3_wire_logic_cluster/lc_7/in_2

T_7_10_wire_logic_cluster/lc_7/out
T_7_10_lc_trk_g2_7
T_7_10_input_2_1
T_7_10_wire_logic_cluster/lc_1/in_2

T_7_10_wire_logic_cluster/lc_7/out
T_8_10_lc_trk_g1_7
T_8_10_input_2_6
T_8_10_wire_logic_cluster/lc_6/in_2

T_7_10_wire_logic_cluster/lc_7/out
T_8_10_lc_trk_g1_7
T_8_10_wire_logic_cluster/lc_5/in_3

T_7_10_wire_logic_cluster/lc_7/out
T_8_10_lc_trk_g1_7
T_8_10_wire_logic_cluster/lc_7/in_3

T_7_10_wire_logic_cluster/lc_7/out
T_0_10_span12_horz_9
T_8_0_span12_vert_18
T_8_3_lc_trk_g3_6
T_8_3_wire_logic_cluster/lc_0/in_1

T_7_10_wire_logic_cluster/lc_7/out
T_0_10_span12_horz_9
T_8_0_span12_vert_18
T_8_3_lc_trk_g3_6
T_8_3_wire_logic_cluster/lc_2/in_1

T_7_10_wire_logic_cluster/lc_7/out
T_0_10_span12_horz_9
T_8_0_span12_vert_18
T_8_3_lc_trk_g3_6
T_8_3_wire_logic_cluster/lc_4/in_1

T_7_10_wire_logic_cluster/lc_7/out
T_0_10_span12_horz_9
T_6_10_lc_trk_g0_5
T_6_10_wire_logic_cluster/lc_1/in_0

T_7_10_wire_logic_cluster/lc_7/out
T_8_7_sp4_v_t_39
T_5_7_sp4_h_l_2
T_6_7_lc_trk_g2_2
T_6_7_wire_logic_cluster/lc_3/in_3

T_7_10_wire_logic_cluster/lc_7/out
T_0_10_span12_horz_9
T_6_10_lc_trk_g0_5
T_6_10_wire_logic_cluster/lc_5/in_0

T_7_10_wire_logic_cluster/lc_7/out
T_8_10_lc_trk_g1_7
T_8_10_wire_logic_cluster/lc_1/in_1

T_7_10_wire_logic_cluster/lc_7/out
T_7_10_lc_trk_g2_7
T_7_10_wire_logic_cluster/lc_7/in_0

End 

Net : Lab_UT.di_Stens_2
T_11_9_wire_logic_cluster/lc_7/out
T_9_9_sp12_h_l_1
T_8_9_lc_trk_g1_1
T_8_9_wire_logic_cluster/lc_4/in_0

T_11_9_wire_logic_cluster/lc_7/out
T_0_9_span12_horz_1
T_7_9_lc_trk_g1_6
T_7_9_wire_logic_cluster/lc_5/in_0

T_11_9_wire_logic_cluster/lc_7/out
T_11_8_lc_trk_g1_7
T_11_8_wire_logic_cluster/lc_1/in_1

T_11_9_wire_logic_cluster/lc_7/out
T_11_8_lc_trk_g1_7
T_11_8_wire_logic_cluster/lc_5/in_1

T_11_9_wire_logic_cluster/lc_7/out
T_0_9_span12_horz_1
T_7_9_lc_trk_g1_6
T_7_9_wire_logic_cluster/lc_0/in_3

T_11_9_wire_logic_cluster/lc_7/out
T_11_8_lc_trk_g1_7
T_11_8_wire_logic_cluster/lc_4/in_0

T_11_9_wire_logic_cluster/lc_7/out
T_9_9_sp12_h_l_1
T_8_9_lc_trk_g1_1
T_8_9_wire_logic_cluster/lc_0/in_0

T_11_9_wire_logic_cluster/lc_7/out
T_9_9_sp12_h_l_1
T_8_9_lc_trk_g1_1
T_8_9_wire_logic_cluster/lc_5/in_3

T_11_9_wire_logic_cluster/lc_7/out
T_11_7_sp4_v_t_43
T_8_7_sp4_h_l_6
T_4_7_sp4_h_l_6
T_5_7_lc_trk_g3_6
T_5_7_wire_logic_cluster/lc_0/in_3

T_11_9_wire_logic_cluster/lc_7/out
T_11_9_lc_trk_g3_7
T_11_9_wire_logic_cluster/lc_3/in_1

T_11_9_wire_logic_cluster/lc_7/out
T_9_9_sp12_h_l_1
T_9_9_lc_trk_g0_2
T_9_9_wire_logic_cluster/lc_3/in_1

T_11_9_wire_logic_cluster/lc_7/out
T_11_9_lc_trk_g3_7
T_11_9_wire_logic_cluster/lc_5/in_3

T_11_9_wire_logic_cluster/lc_7/out
T_11_9_lc_trk_g3_7
T_11_9_wire_logic_cluster/lc_7/in_3

End 

Net : Lab_UT.bcd2segment2.segment_0Z0Z_1
T_8_9_wire_logic_cluster/lc_4/out
T_9_8_sp4_v_t_41
T_9_4_sp4_v_t_42
T_9_0_span4_vert_42
T_9_3_lc_trk_g1_2
T_9_3_wire_logic_cluster/lc_4/in_3

End 

Net : Lab_UT.di_Stens_1
T_11_9_wire_logic_cluster/lc_1/out
T_7_9_sp12_h_l_1
T_8_9_lc_trk_g0_5
T_8_9_wire_logic_cluster/lc_4/in_1

T_11_9_wire_logic_cluster/lc_1/out
T_7_9_sp12_h_l_1
T_7_9_lc_trk_g0_2
T_7_9_wire_logic_cluster/lc_5/in_3

T_11_9_wire_logic_cluster/lc_1/out
T_11_8_lc_trk_g1_1
T_11_8_wire_logic_cluster/lc_1/in_3

T_11_9_wire_logic_cluster/lc_1/out
T_11_8_lc_trk_g1_1
T_11_8_wire_logic_cluster/lc_5/in_3

T_11_9_wire_logic_cluster/lc_1/out
T_7_9_sp12_h_l_1
T_7_9_lc_trk_g0_2
T_7_9_input_2_0
T_7_9_wire_logic_cluster/lc_0/in_2

T_11_9_wire_logic_cluster/lc_1/out
T_11_8_lc_trk_g0_1
T_11_8_wire_logic_cluster/lc_4/in_1

T_11_9_wire_logic_cluster/lc_1/out
T_7_9_sp12_h_l_1
T_8_9_lc_trk_g0_5
T_8_9_wire_logic_cluster/lc_0/in_1

T_11_9_wire_logic_cluster/lc_1/out
T_7_9_sp12_h_l_1
T_8_9_lc_trk_g0_5
T_8_9_input_2_5
T_8_9_wire_logic_cluster/lc_5/in_2

T_11_9_wire_logic_cluster/lc_1/out
T_11_6_sp4_v_t_42
T_8_10_sp4_h_l_0
T_9_10_lc_trk_g3_0
T_9_10_wire_logic_cluster/lc_6/in_3

T_11_9_wire_logic_cluster/lc_1/out
T_11_9_lc_trk_g2_1
T_11_9_wire_logic_cluster/lc_2/in_3

T_11_9_wire_logic_cluster/lc_1/out
T_11_8_lc_trk_g1_1
T_11_8_wire_logic_cluster/lc_3/in_3

T_11_9_wire_logic_cluster/lc_1/out
T_11_9_lc_trk_g2_1
T_11_9_wire_logic_cluster/lc_1/in_0

End 

Net : Lab_UT.di_Stens_3
T_11_9_wire_logic_cluster/lc_6/out
T_2_9_sp12_h_l_0
T_8_9_lc_trk_g1_7
T_8_9_input_2_4
T_8_9_wire_logic_cluster/lc_4/in_2

T_11_9_wire_logic_cluster/lc_6/out
T_11_9_sp4_h_l_1
T_7_9_sp4_h_l_4
T_7_9_lc_trk_g0_1
T_7_9_input_2_5
T_7_9_wire_logic_cluster/lc_5/in_2

T_11_9_wire_logic_cluster/lc_6/out
T_11_8_lc_trk_g1_6
T_11_8_input_2_1
T_11_8_wire_logic_cluster/lc_1/in_2

T_11_9_wire_logic_cluster/lc_6/out
T_11_8_lc_trk_g1_6
T_11_8_input_2_5
T_11_8_wire_logic_cluster/lc_5/in_2

T_11_9_wire_logic_cluster/lc_6/out
T_11_9_sp4_h_l_1
T_7_9_sp4_h_l_4
T_7_9_lc_trk_g0_1
T_7_9_wire_logic_cluster/lc_0/in_1

T_11_9_wire_logic_cluster/lc_6/out
T_11_8_lc_trk_g0_6
T_11_8_input_2_4
T_11_8_wire_logic_cluster/lc_4/in_2

T_11_9_wire_logic_cluster/lc_6/out
T_2_9_sp12_h_l_0
T_8_9_lc_trk_g1_7
T_8_9_wire_logic_cluster/lc_5/in_1

T_11_9_wire_logic_cluster/lc_6/out
T_2_9_sp12_h_l_0
T_8_9_lc_trk_g1_7
T_8_9_input_2_0
T_8_9_wire_logic_cluster/lc_0/in_2

T_11_9_wire_logic_cluster/lc_6/out
T_11_9_sp4_h_l_1
T_11_9_lc_trk_g1_4
T_11_9_wire_logic_cluster/lc_2/in_1

T_11_9_wire_logic_cluster/lc_6/out
T_11_9_sp4_h_l_1
T_7_9_sp4_h_l_4
T_6_9_lc_trk_g0_4
T_6_9_wire_logic_cluster/lc_7/in_3

T_11_9_wire_logic_cluster/lc_6/out
T_11_9_sp4_h_l_1
T_11_9_lc_trk_g1_4
T_11_9_wire_logic_cluster/lc_6/in_3

End 

Net : uu2.un21_w_addr_displaying_i_cascade_
T_5_6_wire_logic_cluster/lc_4/ltout
T_5_6_wire_logic_cluster/lc_5/in_2

End 

Net : Lab_UT.di_Stens_0
T_11_9_wire_logic_cluster/lc_0/out
T_8_9_sp12_h_l_0
T_8_9_lc_trk_g0_3
T_8_9_wire_logic_cluster/lc_4/in_3

T_11_9_wire_logic_cluster/lc_0/out
T_11_8_lc_trk_g1_0
T_11_8_wire_logic_cluster/lc_1/in_0

T_11_9_wire_logic_cluster/lc_0/out
T_8_9_sp12_h_l_0
T_7_9_lc_trk_g0_0
T_7_9_wire_logic_cluster/lc_5/in_1

T_11_9_wire_logic_cluster/lc_0/out
T_11_8_lc_trk_g1_0
T_11_8_wire_logic_cluster/lc_5/in_0

T_11_9_wire_logic_cluster/lc_0/out
T_8_9_sp12_h_l_0
T_7_9_lc_trk_g0_0
T_7_9_wire_logic_cluster/lc_0/in_0

T_11_9_wire_logic_cluster/lc_0/out
T_11_8_lc_trk_g1_0
T_11_8_wire_logic_cluster/lc_4/in_3

T_11_9_wire_logic_cluster/lc_0/out
T_8_9_sp12_h_l_0
T_8_9_lc_trk_g0_3
T_8_9_wire_logic_cluster/lc_5/in_0

T_11_9_wire_logic_cluster/lc_0/out
T_8_9_sp12_h_l_0
T_8_9_lc_trk_g0_3
T_8_9_wire_logic_cluster/lc_0/in_3

T_11_9_wire_logic_cluster/lc_0/out
T_8_9_sp12_h_l_0
T_0_9_span12_horz_11
T_5_9_lc_trk_g1_4
T_5_9_wire_logic_cluster/lc_0/in_1

T_11_9_wire_logic_cluster/lc_0/out
T_11_9_lc_trk_g2_0
T_11_9_wire_logic_cluster/lc_3/in_3

T_11_9_wire_logic_cluster/lc_0/out
T_11_8_lc_trk_g1_0
T_11_8_wire_logic_cluster/lc_3/in_0

T_11_9_wire_logic_cluster/lc_0/out
T_8_9_sp12_h_l_0
T_9_9_lc_trk_g0_4
T_9_9_wire_logic_cluster/lc_3/in_3

T_11_9_wire_logic_cluster/lc_0/out
T_11_9_lc_trk_g2_0
T_11_9_wire_logic_cluster/lc_0/in_0

T_11_9_wire_logic_cluster/lc_0/out
T_11_9_lc_trk_g2_0
T_11_9_wire_logic_cluster/lc_1/in_3

End 

Net : Lab_UT.di_Mtens_3
T_7_10_wire_logic_cluster/lc_4/out
T_8_6_sp4_v_t_44
T_8_2_sp4_v_t_44
T_8_3_lc_trk_g2_4
T_8_3_wire_logic_cluster/lc_7/in_3

T_7_10_wire_logic_cluster/lc_4/out
T_8_10_sp4_h_l_8
T_7_10_lc_trk_g1_0
T_7_10_wire_logic_cluster/lc_3/in_0

T_7_10_wire_logic_cluster/lc_4/out
T_8_10_lc_trk_g1_4
T_8_10_wire_logic_cluster/lc_5/in_0

T_7_10_wire_logic_cluster/lc_4/out
T_8_10_lc_trk_g1_4
T_8_10_wire_logic_cluster/lc_7/in_0

T_7_10_wire_logic_cluster/lc_4/out
T_8_10_lc_trk_g1_4
T_8_10_wire_logic_cluster/lc_6/in_3

T_7_10_wire_logic_cluster/lc_4/out
T_8_6_sp4_v_t_44
T_8_2_sp4_v_t_44
T_8_3_lc_trk_g2_4
T_8_3_wire_logic_cluster/lc_0/in_0

T_7_10_wire_logic_cluster/lc_4/out
T_8_6_sp4_v_t_44
T_8_2_sp4_v_t_44
T_8_3_lc_trk_g2_4
T_8_3_wire_logic_cluster/lc_2/in_0

T_7_10_wire_logic_cluster/lc_4/out
T_8_6_sp4_v_t_44
T_8_2_sp4_v_t_44
T_8_3_lc_trk_g2_4
T_8_3_wire_logic_cluster/lc_4/in_0

T_7_10_wire_logic_cluster/lc_4/out
T_6_9_lc_trk_g3_4
T_6_9_wire_logic_cluster/lc_2/in_3

T_7_10_wire_logic_cluster/lc_4/out
T_6_10_lc_trk_g3_4
T_6_10_wire_logic_cluster/lc_0/in_1

T_7_10_wire_logic_cluster/lc_4/out
T_8_10_lc_trk_g0_4
T_8_10_wire_logic_cluster/lc_0/in_0

T_7_10_wire_logic_cluster/lc_4/out
T_8_10_sp4_h_l_8
T_7_10_lc_trk_g1_0
T_7_10_wire_logic_cluster/lc_4/in_3

End 

Net : uu2.r_data_wire_4
T_3_6_wire_bram/ram/RDATA_8
T_2_6_sp4_h_l_8
T_1_2_sp4_v_t_45
T_1_5_lc_trk_g0_5
T_1_5_wire_logic_cluster/lc_6/in_3

End 

Net : uu2.mem0.g2_0_0_0_0
T_9_5_wire_logic_cluster/lc_1/out
T_9_0_span12_vert_10
T_0_6_span12_horz_6
T_4_6_lc_trk_g0_6
T_4_6_wire_logic_cluster/lc_4/in_0

End 

Net : Lab_UT.bcd2segment1.N_229
T_8_10_wire_logic_cluster/lc_6/out
T_8_4_sp12_v_t_23
T_8_8_lc_trk_g2_0
T_8_8_wire_logic_cluster/lc_1/in_3

End 

Net : Lab_UT.bcd2segment1.N_233
T_8_10_wire_logic_cluster/lc_7/out
T_9_7_sp4_v_t_39
T_8_8_lc_trk_g2_7
T_8_8_wire_logic_cluster/lc_2/in_1

End 

Net : Lab_UT.bcd2segment1.N_181
T_8_10_wire_logic_cluster/lc_5/out
T_9_6_sp4_v_t_46
T_8_8_lc_trk_g2_3
T_8_8_wire_logic_cluster/lc_0/in_1

End 

Net : Lab_UT.dictrl.G_74
T_5_9_wire_logic_cluster/lc_6/out
T_5_3_sp12_v_t_23
T_5_9_sp4_v_t_39
T_5_13_lc_trk_g0_2
T_5_13_wire_logic_cluster/lc_0/cen

End 

Net : Lab_UT.dictrl.next_alarmstate_latmux_0_mb_1
T_6_10_wire_logic_cluster/lc_7/out
T_5_9_lc_trk_g2_7
T_5_9_wire_logic_cluster/lc_4/in_3

T_6_10_wire_logic_cluster/lc_7/out
T_5_10_lc_trk_g2_7
T_5_10_wire_logic_cluster/lc_0/in_3

End 

Net : Lab_UT.alarmMatch
T_7_10_wire_logic_cluster/lc_2/out
T_6_10_lc_trk_g2_2
T_6_10_wire_logic_cluster/lc_7/in_3

T_7_10_wire_logic_cluster/lc_2/out
T_6_10_lc_trk_g2_2
T_6_10_wire_logic_cluster/lc_3/in_3

End 

Net : Lab_UT.zero
T_7_9_wire_logic_cluster/lc_5/out
T_7_10_lc_trk_g0_5
T_7_10_wire_logic_cluster/lc_2/in_3

End 

Net : Lab_UT.dictrl.next_alarmstate_1
T_5_9_wire_logic_cluster/lc_4/out
T_5_9_lc_trk_g3_4
T_5_9_wire_logic_cluster/lc_6/in_1

T_5_9_wire_logic_cluster/lc_4/out
T_5_8_sp4_v_t_40
T_2_8_sp4_h_l_5
T_2_8_lc_trk_g1_0
T_2_8_wire_logic_cluster/lc_5/in_0

T_5_9_wire_logic_cluster/lc_4/out
T_5_8_sp4_v_t_40
T_2_8_sp4_h_l_5
T_2_8_lc_trk_g1_0
T_2_8_wire_logic_cluster/lc_4/in_3

T_5_9_wire_logic_cluster/lc_4/out
T_4_8_lc_trk_g2_4
T_4_8_wire_logic_cluster/lc_7/in_1

End 

Net : Lab_UT.bcd2segment1.segmentUQ_0_1_4
T_7_3_wire_logic_cluster/lc_2/out
T_7_3_lc_trk_g2_2
T_7_3_wire_logic_cluster/lc_5/in_1

End 

Net : Lab_UT.di_Sones_2
T_11_8_wire_logic_cluster/lc_7/out
T_11_3_sp12_v_t_22
T_0_3_span12_horz_2
T_7_3_lc_trk_g1_1
T_7_3_wire_logic_cluster/lc_2/in_0

T_11_8_wire_logic_cluster/lc_7/out
T_11_7_lc_trk_g1_7
T_11_7_wire_logic_cluster/lc_0/in_0

T_11_8_wire_logic_cluster/lc_7/out
T_11_7_lc_trk_g1_7
T_11_7_wire_logic_cluster/lc_4/in_0

T_11_8_wire_logic_cluster/lc_7/out
T_11_8_sp4_h_l_3
T_10_4_sp4_v_t_45
T_7_4_sp4_h_l_8
T_6_4_lc_trk_g0_0
T_6_4_wire_logic_cluster/lc_1/in_1

T_11_8_wire_logic_cluster/lc_7/out
T_11_8_sp4_h_l_3
T_10_4_sp4_v_t_45
T_7_4_sp4_h_l_8
T_6_4_lc_trk_g0_0
T_6_4_wire_logic_cluster/lc_3/in_1

T_11_8_wire_logic_cluster/lc_7/out
T_11_3_sp12_v_t_22
T_0_3_span12_horz_2
T_9_3_lc_trk_g1_5
T_9_3_wire_logic_cluster/lc_0/in_0

T_11_8_wire_logic_cluster/lc_7/out
T_11_3_sp12_v_t_22
T_0_3_span12_horz_2
T_7_3_lc_trk_g1_1
T_7_3_wire_logic_cluster/lc_0/in_0

T_11_8_wire_logic_cluster/lc_7/out
T_11_3_sp12_v_t_22
T_11_10_lc_trk_g2_2
T_11_10_wire_logic_cluster/lc_6/in_0

T_11_8_wire_logic_cluster/lc_7/out
T_11_8_sp4_h_l_3
T_10_4_sp4_v_t_45
T_7_4_sp4_h_l_8
T_6_4_sp4_v_t_45
T_6_7_lc_trk_g1_5
T_6_7_wire_logic_cluster/lc_3/in_1

T_11_8_wire_logic_cluster/lc_7/out
T_11_8_sp4_h_l_3
T_10_4_sp4_v_t_45
T_10_8_sp4_v_t_46
T_9_9_lc_trk_g3_6
T_9_9_wire_logic_cluster/lc_0/in_1

T_11_8_wire_logic_cluster/lc_7/out
T_11_3_sp12_v_t_22
T_11_10_lc_trk_g2_2
T_11_10_wire_logic_cluster/lc_1/in_1

T_11_8_wire_logic_cluster/lc_7/out
T_11_8_lc_trk_g3_7
T_11_8_wire_logic_cluster/lc_7/in_3

End 

Net : Lab_UT.di_Sones_3
T_11_10_wire_logic_cluster/lc_2/out
T_11_6_sp4_v_t_41
T_8_6_sp4_h_l_4
T_7_2_sp4_v_t_44
T_7_3_lc_trk_g2_4
T_7_3_input_2_2
T_7_3_wire_logic_cluster/lc_2/in_2

T_11_10_wire_logic_cluster/lc_2/out
T_11_6_sp4_v_t_41
T_11_7_lc_trk_g3_1
T_11_7_input_2_0
T_11_7_wire_logic_cluster/lc_0/in_2

T_11_10_wire_logic_cluster/lc_2/out
T_11_6_sp4_v_t_41
T_11_7_lc_trk_g3_1
T_11_7_input_2_4
T_11_7_wire_logic_cluster/lc_4/in_2

T_11_10_wire_logic_cluster/lc_2/out
T_11_7_sp4_v_t_44
T_11_3_sp4_v_t_44
T_8_3_sp4_h_l_9
T_9_3_lc_trk_g3_1
T_9_3_input_2_0
T_9_3_wire_logic_cluster/lc_0/in_2

T_11_10_wire_logic_cluster/lc_2/out
T_11_6_sp4_v_t_41
T_8_6_sp4_h_l_4
T_7_2_sp4_v_t_44
T_6_4_lc_trk_g2_1
T_6_4_input_2_1
T_6_4_wire_logic_cluster/lc_1/in_2

T_11_10_wire_logic_cluster/lc_2/out
T_11_6_sp4_v_t_41
T_8_6_sp4_h_l_4
T_7_2_sp4_v_t_44
T_6_4_lc_trk_g2_1
T_6_4_input_2_3
T_6_4_wire_logic_cluster/lc_3/in_2

T_11_10_wire_logic_cluster/lc_2/out
T_11_6_sp4_v_t_41
T_8_6_sp4_h_l_4
T_7_2_sp4_v_t_44
T_7_3_lc_trk_g2_4
T_7_3_input_2_0
T_7_3_wire_logic_cluster/lc_0/in_2

T_11_10_wire_logic_cluster/lc_2/out
T_11_6_sp4_v_t_41
T_8_6_sp4_h_l_4
T_7_6_sp4_v_t_41
T_6_9_lc_trk_g3_1
T_6_9_wire_logic_cluster/lc_2/in_0

T_11_10_wire_logic_cluster/lc_2/out
T_11_10_lc_trk_g0_2
T_11_10_input_2_6
T_11_10_wire_logic_cluster/lc_6/in_2

T_11_10_wire_logic_cluster/lc_2/out
T_11_9_sp4_v_t_36
T_8_9_sp4_h_l_1
T_9_9_lc_trk_g3_1
T_9_9_input_2_0
T_9_9_wire_logic_cluster/lc_0/in_2

T_11_10_wire_logic_cluster/lc_2/out
T_11_10_lc_trk_g0_2
T_11_10_wire_logic_cluster/lc_2/in_0

End 

Net : uu2.N_67_1_0
T_7_6_wire_logic_cluster/lc_2/out
T_5_6_sp4_h_l_1
T_4_6_lc_trk_g0_1
T_4_6_wire_logic_cluster/lc_4/in_1

End 

Net : Lab_UT.di_Sones_1
T_11_8_wire_logic_cluster/lc_2/out
T_11_4_sp4_v_t_41
T_8_4_sp4_h_l_4
T_7_0_span4_vert_41
T_7_3_lc_trk_g0_1
T_7_3_wire_logic_cluster/lc_2/in_1

T_11_8_wire_logic_cluster/lc_2/out
T_11_7_lc_trk_g1_2
T_11_7_wire_logic_cluster/lc_0/in_1

T_11_8_wire_logic_cluster/lc_2/out
T_11_7_lc_trk_g1_2
T_11_7_wire_logic_cluster/lc_4/in_1

T_11_8_wire_logic_cluster/lc_2/out
T_11_7_sp4_v_t_36
T_11_3_sp4_v_t_36
T_8_3_sp4_h_l_1
T_9_3_lc_trk_g2_1
T_9_3_wire_logic_cluster/lc_0/in_1

T_11_8_wire_logic_cluster/lc_2/out
T_11_4_sp4_v_t_41
T_8_4_sp4_h_l_4
T_7_0_span4_vert_41
T_7_3_lc_trk_g0_1
T_7_3_wire_logic_cluster/lc_0/in_1

T_11_8_wire_logic_cluster/lc_2/out
T_11_4_sp4_v_t_41
T_8_4_sp4_h_l_4
T_4_4_sp4_h_l_0
T_6_4_lc_trk_g3_5
T_6_4_wire_logic_cluster/lc_1/in_3

T_11_8_wire_logic_cluster/lc_2/out
T_11_4_sp4_v_t_41
T_8_4_sp4_h_l_4
T_4_4_sp4_h_l_0
T_6_4_lc_trk_g3_5
T_6_4_wire_logic_cluster/lc_3/in_3

T_11_8_wire_logic_cluster/lc_2/out
T_11_7_sp4_v_t_36
T_11_10_lc_trk_g1_4
T_11_10_wire_logic_cluster/lc_6/in_1

T_11_8_wire_logic_cluster/lc_2/out
T_11_7_sp4_v_t_36
T_8_11_sp4_h_l_6
T_7_7_sp4_v_t_43
T_6_9_lc_trk_g1_6
T_6_9_wire_logic_cluster/lc_4/in_1

T_11_8_wire_logic_cluster/lc_2/out
T_11_7_sp4_v_t_36
T_11_10_lc_trk_g0_4
T_11_10_wire_logic_cluster/lc_1/in_3

T_11_8_wire_logic_cluster/lc_2/out
T_11_5_sp4_v_t_44
T_8_9_sp4_h_l_9
T_9_9_lc_trk_g2_1
T_9_9_wire_logic_cluster/lc_0/in_3

T_11_8_wire_logic_cluster/lc_2/out
T_11_8_lc_trk_g3_2
T_11_8_wire_logic_cluster/lc_6/in_1

T_11_8_wire_logic_cluster/lc_2/out
T_11_8_lc_trk_g2_2
T_11_8_input_2_2
T_11_8_wire_logic_cluster/lc_2/in_2

End 

Net : Lab_UT.state_0
T_8_12_wire_logic_cluster/lc_5/out
T_7_11_lc_trk_g2_5
T_7_11_wire_logic_cluster/lc_6/in_3

T_8_12_wire_logic_cluster/lc_5/out
T_8_11_sp4_v_t_42
T_8_14_lc_trk_g0_2
T_8_14_wire_logic_cluster/lc_7/in_3

T_8_12_wire_logic_cluster/lc_5/out
T_8_13_lc_trk_g1_5
T_8_13_wire_logic_cluster/lc_3/in_1

T_8_12_wire_logic_cluster/lc_5/out
T_8_11_sp4_v_t_42
T_8_14_lc_trk_g0_2
T_8_14_wire_logic_cluster/lc_4/in_0

T_8_12_wire_logic_cluster/lc_5/out
T_8_13_lc_trk_g1_5
T_8_13_wire_logic_cluster/lc_0/in_0

T_8_12_wire_logic_cluster/lc_5/out
T_8_11_sp4_v_t_42
T_8_14_lc_trk_g0_2
T_8_14_wire_logic_cluster/lc_1/in_3

T_8_12_wire_logic_cluster/lc_5/out
T_8_13_lc_trk_g1_5
T_8_13_wire_logic_cluster/lc_7/in_3

T_8_12_wire_logic_cluster/lc_5/out
T_8_11_sp4_v_t_42
T_7_14_lc_trk_g3_2
T_7_14_wire_logic_cluster/lc_6/in_3

T_8_12_wire_logic_cluster/lc_5/out
T_8_8_sp4_v_t_47
T_7_11_lc_trk_g3_7
T_7_11_wire_logic_cluster/lc_4/in_0

T_8_12_wire_logic_cluster/lc_5/out
T_8_11_sp4_v_t_42
T_8_14_lc_trk_g0_2
T_8_14_wire_logic_cluster/lc_0/in_0

T_8_12_wire_logic_cluster/lc_5/out
T_8_13_lc_trk_g1_5
T_8_13_wire_logic_cluster/lc_1/in_3

T_8_12_wire_logic_cluster/lc_5/out
T_8_11_sp4_v_t_42
T_9_11_sp4_h_l_0
T_11_11_lc_trk_g2_5
T_11_11_wire_logic_cluster/lc_0/in_3

End 

Net : Lab_UT.state_i_3_2
T_8_12_wire_logic_cluster/lc_4/out
T_7_11_lc_trk_g3_4
T_7_11_wire_logic_cluster/lc_6/in_1

T_8_12_wire_logic_cluster/lc_4/out
T_8_11_sp4_v_t_40
T_8_14_lc_trk_g1_0
T_8_14_input_2_7
T_8_14_wire_logic_cluster/lc_7/in_2

T_8_12_wire_logic_cluster/lc_4/out
T_9_10_sp4_v_t_36
T_6_14_sp4_h_l_1
T_7_14_lc_trk_g2_1
T_7_14_wire_logic_cluster/lc_5/in_0

T_8_12_wire_logic_cluster/lc_4/out
T_8_11_sp4_v_t_40
T_8_14_lc_trk_g1_0
T_8_14_wire_logic_cluster/lc_4/in_1

T_8_12_wire_logic_cluster/lc_4/out
T_8_13_lc_trk_g0_4
T_8_13_wire_logic_cluster/lc_7/in_1

T_8_12_wire_logic_cluster/lc_4/out
T_8_11_sp4_v_t_40
T_8_14_lc_trk_g0_0
T_8_14_wire_logic_cluster/lc_2/in_0

T_8_12_wire_logic_cluster/lc_4/out
T_7_11_lc_trk_g3_4
T_7_11_wire_logic_cluster/lc_4/in_3

T_8_12_wire_logic_cluster/lc_4/out
T_8_13_lc_trk_g0_4
T_8_13_wire_logic_cluster/lc_1/in_1

T_8_12_wire_logic_cluster/lc_4/out
T_8_11_sp4_v_t_40
T_9_11_sp4_h_l_5
T_11_11_lc_trk_g3_0
T_11_11_wire_logic_cluster/lc_0/in_1

End 

Net : Lab_UT.bcd2segment2.segmentUQ_0_5
T_11_8_wire_logic_cluster/lc_1/out
T_11_8_sp4_h_l_7
T_10_4_sp4_v_t_37
T_10_0_span4_vert_37
T_9_3_lc_trk_g2_5
T_9_3_wire_logic_cluster/lc_6/in_3

End 

Net : Lab_UT.didp.countrce3.did_alarmMatch_0
T_7_10_wire_logic_cluster/lc_3/out
T_7_10_lc_trk_g0_3
T_7_10_wire_logic_cluster/lc_2/in_1

End 

Net : Lab_UT.bcd2segment1.N_244
T_7_4_wire_logic_cluster/lc_7/out
T_7_4_sp4_h_l_3
T_9_4_lc_trk_g2_6
T_9_4_wire_logic_cluster/lc_1/in_1

End 

Net : Lab_UT.di_Mones_0
T_7_9_wire_logic_cluster/lc_4/out
T_7_1_sp12_v_t_23
T_7_4_lc_trk_g2_3
T_7_4_wire_logic_cluster/lc_7/in_0

T_7_9_wire_logic_cluster/lc_4/out
T_7_10_lc_trk_g0_4
T_7_10_wire_logic_cluster/lc_1/in_3

T_7_9_wire_logic_cluster/lc_4/out
T_7_8_sp4_v_t_40
T_7_4_sp4_v_t_36
T_8_4_sp4_h_l_1
T_9_4_lc_trk_g3_1
T_9_4_wire_logic_cluster/lc_2/in_0

T_7_9_wire_logic_cluster/lc_4/out
T_7_8_sp4_v_t_40
T_7_4_sp4_v_t_36
T_8_4_sp4_h_l_1
T_9_4_lc_trk_g3_1
T_9_4_wire_logic_cluster/lc_4/in_0

T_7_9_wire_logic_cluster/lc_4/out
T_8_5_sp4_v_t_44
T_8_1_sp4_v_t_37
T_8_4_lc_trk_g1_5
T_8_4_wire_logic_cluster/lc_0/in_0

T_7_9_wire_logic_cluster/lc_4/out
T_8_5_sp4_v_t_44
T_8_1_sp4_v_t_37
T_8_4_lc_trk_g1_5
T_8_4_wire_logic_cluster/lc_2/in_0

T_7_9_wire_logic_cluster/lc_4/out
T_7_1_sp12_v_t_23
T_7_7_lc_trk_g2_4
T_7_7_wire_logic_cluster/lc_0/in_0

T_7_9_wire_logic_cluster/lc_4/out
T_7_1_sp12_v_t_23
T_7_7_lc_trk_g2_4
T_7_7_wire_logic_cluster/lc_2/in_0

T_7_9_wire_logic_cluster/lc_4/out
T_6_9_sp4_h_l_0
T_5_9_sp4_v_t_37
T_5_10_lc_trk_g3_5
T_5_10_wire_logic_cluster/lc_7/in_1

T_7_9_wire_logic_cluster/lc_4/out
T_7_1_sp12_v_t_23
T_7_4_lc_trk_g2_3
T_7_4_wire_logic_cluster/lc_0/in_3

T_7_9_wire_logic_cluster/lc_4/out
T_6_9_sp4_h_l_0
T_5_9_lc_trk_g0_0
T_5_9_wire_logic_cluster/lc_7/in_1

T_7_9_wire_logic_cluster/lc_4/out
T_7_1_sp12_v_t_23
T_7_4_lc_trk_g2_3
T_7_4_wire_logic_cluster/lc_6/in_3

T_7_9_wire_logic_cluster/lc_4/out
T_7_9_lc_trk_g3_4
T_7_9_wire_logic_cluster/lc_4/in_3

End 

Net : Lab_UT.di_Sones_0
T_11_8_wire_logic_cluster/lc_0/out
T_11_4_sp4_v_t_37
T_8_4_sp4_h_l_0
T_7_0_span4_vert_37
T_7_3_lc_trk_g0_5
T_7_3_wire_logic_cluster/lc_2/in_3

T_11_8_wire_logic_cluster/lc_0/out
T_11_7_lc_trk_g1_0
T_11_7_wire_logic_cluster/lc_0/in_3

T_11_8_wire_logic_cluster/lc_0/out
T_11_4_sp4_v_t_37
T_8_4_sp4_h_l_0
T_7_0_span4_vert_37
T_6_4_lc_trk_g1_0
T_6_4_wire_logic_cluster/lc_1/in_0

T_11_8_wire_logic_cluster/lc_0/out
T_11_4_sp4_v_t_37
T_8_4_sp4_h_l_0
T_7_0_span4_vert_37
T_6_4_lc_trk_g1_0
T_6_4_wire_logic_cluster/lc_3/in_0

T_11_8_wire_logic_cluster/lc_0/out
T_11_7_lc_trk_g1_0
T_11_7_wire_logic_cluster/lc_4/in_3

T_11_8_wire_logic_cluster/lc_0/out
T_10_8_sp4_h_l_8
T_9_4_sp4_v_t_36
T_9_0_span4_vert_44
T_9_3_lc_trk_g1_4
T_9_3_wire_logic_cluster/lc_0/in_3

T_11_8_wire_logic_cluster/lc_0/out
T_11_4_sp4_v_t_37
T_8_4_sp4_h_l_0
T_7_0_span4_vert_37
T_7_3_lc_trk_g0_5
T_7_3_wire_logic_cluster/lc_0/in_3

T_11_8_wire_logic_cluster/lc_0/out
T_10_8_sp4_h_l_8
T_9_8_sp4_v_t_39
T_9_9_lc_trk_g3_7
T_9_9_wire_logic_cluster/lc_1/in_1

T_11_8_wire_logic_cluster/lc_0/out
T_11_6_sp4_v_t_45
T_11_10_lc_trk_g1_0
T_11_10_wire_logic_cluster/lc_6/in_3

T_11_8_wire_logic_cluster/lc_0/out
T_10_8_sp4_h_l_8
T_9_8_sp4_v_t_39
T_9_9_lc_trk_g3_7
T_9_9_wire_logic_cluster/lc_0/in_0

T_11_8_wire_logic_cluster/lc_0/out
T_11_6_sp4_v_t_45
T_11_10_lc_trk_g1_0
T_11_10_wire_logic_cluster/lc_1/in_0

T_11_8_wire_logic_cluster/lc_0/out
T_11_8_lc_trk_g3_0
T_11_8_wire_logic_cluster/lc_6/in_3

T_11_8_wire_logic_cluster/lc_0/out
T_11_8_lc_trk_g3_0
T_11_8_wire_logic_cluster/lc_2/in_1

T_11_8_wire_logic_cluster/lc_0/out
T_11_8_lc_trk_g3_0
T_11_8_wire_logic_cluster/lc_0/in_3

End 

Net : uu2.r_data_wire_1
T_3_5_wire_bram/ram/RDATA_2
T_3_5_sp4_h_l_9
T_2_5_lc_trk_g1_1
T_2_5_wire_logic_cluster/lc_1/in_3

End 

Net : Lab_UT.di_Mones_3
T_7_9_wire_logic_cluster/lc_3/out
T_7_0_span12_vert_22
T_7_4_lc_trk_g3_1
T_7_4_wire_logic_cluster/lc_7/in_1

T_7_9_wire_logic_cluster/lc_3/out
T_7_10_lc_trk_g1_3
T_7_10_wire_logic_cluster/lc_3/in_1

T_7_9_wire_logic_cluster/lc_3/out
T_7_8_sp4_v_t_38
T_7_4_sp4_v_t_46
T_8_4_sp4_h_l_11
T_9_4_lc_trk_g2_3
T_9_4_wire_logic_cluster/lc_2/in_1

T_7_9_wire_logic_cluster/lc_3/out
T_7_8_sp4_v_t_38
T_7_4_sp4_v_t_46
T_8_4_sp4_h_l_11
T_9_4_lc_trk_g2_3
T_9_4_wire_logic_cluster/lc_4/in_1

T_7_9_wire_logic_cluster/lc_3/out
T_7_8_sp4_v_t_38
T_7_4_sp4_v_t_46
T_8_4_sp4_h_l_11
T_8_4_lc_trk_g1_6
T_8_4_wire_logic_cluster/lc_0/in_1

T_7_9_wire_logic_cluster/lc_3/out
T_7_8_sp4_v_t_38
T_7_4_sp4_v_t_46
T_8_4_sp4_h_l_11
T_8_4_lc_trk_g1_6
T_8_4_wire_logic_cluster/lc_2/in_1

T_7_9_wire_logic_cluster/lc_3/out
T_7_6_sp4_v_t_46
T_7_7_lc_trk_g3_6
T_7_7_wire_logic_cluster/lc_0/in_1

T_7_9_wire_logic_cluster/lc_3/out
T_7_6_sp4_v_t_46
T_7_7_lc_trk_g3_6
T_7_7_wire_logic_cluster/lc_2/in_1

T_7_9_wire_logic_cluster/lc_3/out
T_7_6_sp4_v_t_46
T_4_10_sp4_h_l_4
T_5_10_lc_trk_g2_4
T_5_10_wire_logic_cluster/lc_7/in_3

T_7_9_wire_logic_cluster/lc_3/out
T_5_9_sp4_h_l_3
T_5_9_lc_trk_g0_6
T_5_9_wire_logic_cluster/lc_1/in_3

T_7_9_wire_logic_cluster/lc_3/out
T_7_8_sp4_v_t_38
T_7_9_lc_trk_g2_6
T_7_9_wire_logic_cluster/lc_3/in_1

End 

Net : Lab_UT.bcd2segment2.segmentUQ_0_4
T_11_8_wire_logic_cluster/lc_5/out
T_11_4_sp4_v_t_47
T_8_4_sp4_h_l_10
T_8_4_lc_trk_g0_7
T_8_4_wire_logic_cluster/lc_7/in_0

End 

Net : Lab_UT.dictrl.dicRun_2_reti
T_8_11_wire_logic_cluster/lc_6/out
T_8_9_sp4_v_t_41
T_5_9_sp4_h_l_10
T_5_9_lc_trk_g1_7
T_5_9_wire_logic_cluster/lc_3/in_3

End 

Net : Lab_UT.dictrl.next_stateZ0Z_1
T_7_12_wire_logic_cluster/lc_6/out
T_8_11_lc_trk_g3_6
T_8_11_wire_logic_cluster/lc_6/in_3

T_7_12_wire_logic_cluster/lc_6/out
T_8_11_lc_trk_g3_6
T_8_11_wire_logic_cluster/lc_3/in_0

T_7_12_wire_logic_cluster/lc_6/out
T_7_11_sp4_v_t_44
T_4_11_sp4_h_l_9
T_5_11_lc_trk_g2_1
T_5_11_wire_logic_cluster/lc_2/in_3

End 

Net : Lab_UT.di_Mones_2
T_7_9_wire_logic_cluster/lc_2/out
T_7_0_span12_vert_20
T_7_4_lc_trk_g3_7
T_7_4_wire_logic_cluster/lc_7/in_3

T_7_9_wire_logic_cluster/lc_2/out
T_7_10_lc_trk_g0_2
T_7_10_wire_logic_cluster/lc_3/in_3

T_7_9_wire_logic_cluster/lc_2/out
T_7_8_sp4_v_t_36
T_7_4_sp4_v_t_44
T_8_4_sp4_h_l_9
T_9_4_lc_trk_g2_1
T_9_4_wire_logic_cluster/lc_2/in_3

T_7_9_wire_logic_cluster/lc_2/out
T_7_8_sp4_v_t_36
T_7_4_sp4_v_t_44
T_8_4_sp4_h_l_9
T_9_4_lc_trk_g2_1
T_9_4_wire_logic_cluster/lc_4/in_3

T_7_9_wire_logic_cluster/lc_2/out
T_8_6_sp4_v_t_45
T_8_2_sp4_v_t_41
T_8_4_lc_trk_g3_4
T_8_4_wire_logic_cluster/lc_0/in_3

T_7_9_wire_logic_cluster/lc_2/out
T_8_6_sp4_v_t_45
T_8_2_sp4_v_t_41
T_8_4_lc_trk_g3_4
T_8_4_wire_logic_cluster/lc_2/in_3

T_7_9_wire_logic_cluster/lc_2/out
T_7_6_sp4_v_t_44
T_7_7_lc_trk_g3_4
T_7_7_wire_logic_cluster/lc_0/in_3

T_7_9_wire_logic_cluster/lc_2/out
T_7_6_sp4_v_t_44
T_7_7_lc_trk_g3_4
T_7_7_wire_logic_cluster/lc_2/in_3

T_7_9_wire_logic_cluster/lc_2/out
T_7_9_sp4_h_l_9
T_9_9_lc_trk_g3_4
T_9_9_wire_logic_cluster/lc_4/in_3

T_7_9_wire_logic_cluster/lc_2/out
T_7_5_sp4_v_t_41
T_6_7_lc_trk_g0_4
T_6_7_wire_logic_cluster/lc_4/in_0

T_7_9_wire_logic_cluster/lc_2/out
T_8_10_lc_trk_g3_2
T_8_10_wire_logic_cluster/lc_0/in_1

T_7_9_wire_logic_cluster/lc_2/out
T_7_9_sp4_h_l_9
T_7_9_lc_trk_g1_4
T_7_9_wire_logic_cluster/lc_2/in_3

T_7_9_wire_logic_cluster/lc_2/out
T_8_10_lc_trk_g3_2
T_8_10_wire_logic_cluster/lc_3/in_0

T_7_9_wire_logic_cluster/lc_2/out
T_8_10_lc_trk_g3_2
T_8_10_wire_logic_cluster/lc_4/in_1

End 

Net : Lab_UT.dictrl.next_state_RNI72HD1Z0Z_1
T_7_11_wire_logic_cluster/lc_1/out
T_7_12_lc_trk_g0_1
T_7_12_wire_logic_cluster/lc_6/in_1

T_7_11_wire_logic_cluster/lc_1/out
T_7_9_sp4_v_t_47
T_8_13_sp4_h_l_10
T_9_13_lc_trk_g3_2
T_9_13_wire_logic_cluster/lc_6/in_1

T_7_11_wire_logic_cluster/lc_1/out
T_8_12_lc_trk_g3_1
T_8_12_wire_logic_cluster/lc_1/in_1

End 

Net : Lab_UT.state_i_3_3
T_9_13_wire_logic_cluster/lc_4/out
T_8_13_lc_trk_g3_4
T_8_13_wire_logic_cluster/lc_6/in_3

T_9_13_wire_logic_cluster/lc_4/out
T_8_14_lc_trk_g1_4
T_8_14_wire_logic_cluster/lc_7/in_0

T_9_13_wire_logic_cluster/lc_4/out
T_8_13_sp4_h_l_0
T_7_13_sp4_v_t_43
T_7_14_lc_trk_g3_3
T_7_14_wire_logic_cluster/lc_5/in_1

T_9_13_wire_logic_cluster/lc_4/out
T_9_11_sp4_v_t_37
T_6_11_sp4_h_l_0
T_7_11_lc_trk_g3_0
T_7_11_wire_logic_cluster/lc_3/in_0

T_9_13_wire_logic_cluster/lc_4/out
T_8_13_sp4_h_l_0
T_7_13_sp4_v_t_43
T_7_14_lc_trk_g2_3
T_7_14_wire_logic_cluster/lc_6/in_1

T_9_13_wire_logic_cluster/lc_4/out
T_8_13_lc_trk_g3_4
T_8_13_wire_logic_cluster/lc_0/in_3

T_9_13_wire_logic_cluster/lc_4/out
T_9_11_sp4_v_t_37
T_6_11_sp4_h_l_0
T_7_11_lc_trk_g3_0
T_7_11_wire_logic_cluster/lc_4/in_1

T_9_13_wire_logic_cluster/lc_4/out
T_8_14_lc_trk_g1_4
T_8_14_wire_logic_cluster/lc_1/in_0

T_9_13_wire_logic_cluster/lc_4/out
T_8_13_lc_trk_g3_4
T_8_13_input_2_1
T_8_13_wire_logic_cluster/lc_1/in_2

T_9_13_wire_logic_cluster/lc_4/out
T_8_14_lc_trk_g1_4
T_8_14_wire_logic_cluster/lc_0/in_3

End 

Net : Lab_UT.state_1
T_8_12_wire_logic_cluster/lc_1/out
T_8_13_lc_trk_g0_1
T_8_13_wire_logic_cluster/lc_6/in_1

T_8_12_wire_logic_cluster/lc_1/out
T_8_10_sp4_v_t_47
T_7_14_lc_trk_g2_2
T_7_14_wire_logic_cluster/lc_5/in_3

T_8_12_wire_logic_cluster/lc_1/out
T_8_10_sp4_v_t_47
T_8_14_lc_trk_g1_2
T_8_14_wire_logic_cluster/lc_5/in_0

T_8_12_wire_logic_cluster/lc_1/out
T_8_13_lc_trk_g0_1
T_8_13_wire_logic_cluster/lc_0/in_1

T_8_12_wire_logic_cluster/lc_1/out
T_8_10_sp4_v_t_47
T_8_14_lc_trk_g1_2
T_8_14_wire_logic_cluster/lc_2/in_3

T_8_12_wire_logic_cluster/lc_1/out
T_7_11_lc_trk_g3_1
T_7_11_wire_logic_cluster/lc_3/in_3

T_8_12_wire_logic_cluster/lc_1/out
T_8_13_lc_trk_g0_1
T_8_13_wire_logic_cluster/lc_1/in_0

End 

Net : Lab_UT.dictrl.state_ret_1_RNIAD2VZ0
T_8_13_wire_logic_cluster/lc_3/out
T_8_9_sp4_v_t_43
T_7_11_lc_trk_g0_6
T_7_11_wire_logic_cluster/lc_1/in_3

T_8_13_wire_logic_cluster/lc_3/out
T_7_12_lc_trk_g3_3
T_7_12_wire_logic_cluster/lc_6/in_0

T_8_13_wire_logic_cluster/lc_3/out
T_8_9_sp4_v_t_43
T_7_11_lc_trk_g0_6
T_7_11_wire_logic_cluster/lc_2/in_0

T_8_13_wire_logic_cluster/lc_3/out
T_8_12_lc_trk_g0_3
T_8_12_wire_logic_cluster/lc_1/in_0

T_8_13_wire_logic_cluster/lc_3/out
T_9_13_lc_trk_g1_3
T_9_13_wire_logic_cluster/lc_6/in_0

End 

Net : Lab_UT.dictrl.un1_state_11
T_8_13_wire_logic_cluster/lc_6/out
T_8_13_lc_trk_g2_6
T_8_13_wire_logic_cluster/lc_3/in_3

End 

Net : Lab_UT.bcd2segment1.segment_0Z0Z_0
T_11_7_wire_logic_cluster/lc_0/out
T_10_7_sp4_h_l_8
T_9_7_lc_trk_g1_0
T_9_7_wire_logic_cluster/lc_3/in_0

End 

Net : Lab_UT.dictrl.next_state_set_0
T_7_13_wire_logic_cluster/lc_3/out
T_7_12_lc_trk_g0_3
T_7_12_wire_logic_cluster/lc_6/in_3

T_7_13_wire_logic_cluster/lc_3/out
T_7_10_sp4_v_t_46
T_7_11_lc_trk_g3_6
T_7_11_wire_logic_cluster/lc_2/in_3

T_7_13_wire_logic_cluster/lc_3/out
T_7_13_sp4_h_l_11
T_9_13_lc_trk_g3_6
T_9_13_wire_logic_cluster/lc_6/in_3

T_7_13_wire_logic_cluster/lc_3/out
T_8_12_lc_trk_g3_3
T_8_12_wire_logic_cluster/lc_1/in_3

End 

Net : Lab_UT.dictrl.next_state16Z0Z_4
T_7_14_wire_logic_cluster/lc_7/out
T_7_14_lc_trk_g2_7
T_7_14_wire_logic_cluster/lc_0/in_3

T_7_14_wire_logic_cluster/lc_7/out
T_7_13_lc_trk_g1_7
T_7_13_wire_logic_cluster/lc_5/in_3

T_7_14_wire_logic_cluster/lc_7/out
T_8_14_lc_trk_g1_7
T_8_14_wire_logic_cluster/lc_3/in_3

End 

Net : Lab_UT.dictrl.next_state_set_0_1
T_7_14_wire_logic_cluster/lc_0/out
T_7_13_lc_trk_g0_0
T_7_13_wire_logic_cluster/lc_3/in_1

End 

Net : bu_rx_data_2
T_9_14_wire_logic_cluster/lc_1/out
T_8_14_sp4_h_l_10
T_7_14_lc_trk_g1_2
T_7_14_input_2_7
T_7_14_wire_logic_cluster/lc_7/in_2

T_9_14_wire_logic_cluster/lc_1/out
T_8_14_sp4_h_l_10
T_7_10_sp4_v_t_47
T_6_13_lc_trk_g3_7
T_6_13_wire_logic_cluster/lc_2/in_0

T_9_14_wire_logic_cluster/lc_1/out
T_8_14_sp4_h_l_10
T_7_10_sp4_v_t_47
T_6_13_lc_trk_g3_7
T_6_13_wire_logic_cluster/lc_4/in_0

T_9_14_wire_logic_cluster/lc_1/out
T_8_14_sp4_h_l_10
T_7_14_lc_trk_g1_2
T_7_14_wire_logic_cluster/lc_2/in_3

T_9_14_wire_logic_cluster/lc_1/out
T_8_14_sp4_h_l_10
T_7_10_sp4_v_t_47
T_7_13_lc_trk_g0_7
T_7_13_wire_logic_cluster/lc_7/in_0

T_9_14_wire_logic_cluster/lc_1/out
T_8_14_sp4_h_l_10
T_7_10_sp4_v_t_47
T_4_10_sp4_h_l_10
T_6_10_lc_trk_g2_7
T_6_10_wire_logic_cluster/lc_6/in_3

T_9_14_wire_logic_cluster/lc_1/out
T_8_14_sp4_h_l_10
T_7_10_sp4_v_t_47
T_6_14_lc_trk_g2_2
T_6_14_wire_logic_cluster/lc_5/in_3

End 

Net : bu_rx_data_0
T_7_15_wire_logic_cluster/lc_0/out
T_7_12_sp4_v_t_40
T_6_13_lc_trk_g3_0
T_6_13_wire_logic_cluster/lc_0/in_3

T_7_15_wire_logic_cluster/lc_0/out
T_7_12_sp4_v_t_40
T_6_13_lc_trk_g3_0
T_6_13_wire_logic_cluster/lc_1/in_0

T_7_15_wire_logic_cluster/lc_0/out
T_7_14_lc_trk_g0_0
T_7_14_wire_logic_cluster/lc_1/in_1

T_7_15_wire_logic_cluster/lc_0/out
T_7_12_sp4_v_t_40
T_6_13_lc_trk_g3_0
T_6_13_wire_logic_cluster/lc_4/in_1

T_7_15_wire_logic_cluster/lc_0/out
T_7_12_sp4_v_t_40
T_7_13_lc_trk_g2_0
T_7_13_wire_logic_cluster/lc_7/in_1

T_7_15_wire_logic_cluster/lc_0/out
T_7_3_sp12_v_t_23
T_7_10_lc_trk_g3_3
T_7_10_wire_logic_cluster/lc_5/in_3

End 

Net : Lab_UT.dictrl.next_state16Z0Z_5
T_6_13_wire_logic_cluster/lc_0/out
T_7_14_lc_trk_g3_0
T_7_14_wire_logic_cluster/lc_0/in_1

T_6_13_wire_logic_cluster/lc_0/out
T_7_13_lc_trk_g1_0
T_7_13_wire_logic_cluster/lc_5/in_0

T_6_13_wire_logic_cluster/lc_0/out
T_6_10_sp4_v_t_40
T_7_14_sp4_h_l_5
T_8_14_lc_trk_g3_5
T_8_14_wire_logic_cluster/lc_3/in_1

End 

Net : uu2.r_data_wire_3
T_3_5_wire_bram/ram/RDATA_6
T_2_5_lc_trk_g3_6
T_2_5_wire_logic_cluster/lc_3/in_0

End 

Net : uu2.r_data_wire_5
T_3_6_wire_bram/ram/RDATA_10
T_2_5_lc_trk_g3_2
T_2_5_wire_logic_cluster/lc_5/in_0

End 

Net : uu2.r_data_wire_2
T_3_5_wire_bram/ram/RDATA_4
T_2_5_lc_trk_g2_4
T_2_5_wire_logic_cluster/lc_2/in_0

End 

Net : Lab_UT.bcd2segment1.N_192
T_11_7_wire_logic_cluster/lc_4/out
T_10_7_sp4_h_l_0
T_9_7_lc_trk_g0_0
T_9_7_wire_logic_cluster/lc_5/in_1

End 

Net : Lab_UT.dictrl.next_alarmstateZ0Z_0_cascade_
T_5_9_wire_logic_cluster/lc_5/ltout
T_5_9_wire_logic_cluster/lc_6/in_2

End 

Net : Lab_UT.dictrl.next_alarmstate_1_0
T_6_10_wire_logic_cluster/lc_3/out
T_5_9_lc_trk_g3_3
T_5_9_wire_logic_cluster/lc_5/in_3

T_6_10_wire_logic_cluster/lc_3/out
T_5_10_lc_trk_g3_3
T_5_10_wire_logic_cluster/lc_2/in_0

T_6_10_wire_logic_cluster/lc_3/out
T_5_10_lc_trk_g3_3
T_5_10_wire_logic_cluster/lc_1/in_3

End 

Net : Lab_UT.bcd2segment2.segment_0Z0Z_0
T_7_9_wire_logic_cluster/lc_0/out
T_8_9_lc_trk_g0_0
T_8_9_wire_logic_cluster/lc_3/in_1

End 

Net : Lab_UT.dictrl.next_state_set
T_6_13_wire_logic_cluster/lc_6/out
T_6_11_sp4_v_t_41
T_7_11_sp4_h_l_9
T_8_11_lc_trk_g2_1
T_8_11_wire_logic_cluster/lc_2/in_3

T_6_13_wire_logic_cluster/lc_6/out
T_6_11_sp4_v_t_41
T_7_11_sp4_h_l_9
T_8_11_lc_trk_g2_1
T_8_11_wire_logic_cluster/lc_7/in_0

T_6_13_wire_logic_cluster/lc_6/out
T_6_12_sp4_v_t_44
T_7_12_sp4_h_l_2
T_8_12_lc_trk_g2_2
T_8_12_wire_logic_cluster/lc_5/in_3

End 

Net : Lab_UT.m72_0
T_8_13_wire_logic_cluster/lc_0/out
T_7_13_sp4_h_l_8
T_6_13_lc_trk_g1_0
T_6_13_wire_logic_cluster/lc_6/in_1

T_8_13_wire_logic_cluster/lc_0/out
T_8_9_sp12_v_t_23
T_8_11_lc_trk_g2_4
T_8_11_wire_logic_cluster/lc_5/s_r

End 

Net : Lab_UT.un1_state_13
T_8_13_wire_logic_cluster/lc_2/out
T_8_13_lc_trk_g0_2
T_8_13_input_2_0
T_8_13_wire_logic_cluster/lc_0/in_2

End 

Net : Lab_UT.dictrl.next_stateZ0Z_0
T_8_11_wire_logic_cluster/lc_2/out
T_6_11_sp4_h_l_1
T_5_7_sp4_v_t_36
T_5_9_lc_trk_g3_1
T_5_9_wire_logic_cluster/lc_3/in_1

End 

Net : Lab_UT.state_2
T_8_14_wire_logic_cluster/lc_6/out
T_8_13_lc_trk_g1_6
T_8_13_wire_logic_cluster/lc_2/in_3

T_8_14_wire_logic_cluster/lc_6/out
T_8_14_lc_trk_g2_6
T_8_14_wire_logic_cluster/lc_7/in_1

T_8_14_wire_logic_cluster/lc_6/out
T_8_11_sp4_v_t_36
T_5_11_sp4_h_l_1
T_7_11_lc_trk_g2_4
T_7_11_wire_logic_cluster/lc_3/in_1

T_8_14_wire_logic_cluster/lc_6/out
T_8_14_lc_trk_g2_6
T_8_14_wire_logic_cluster/lc_1/in_1

T_8_14_wire_logic_cluster/lc_6/out
T_7_13_lc_trk_g2_6
T_7_13_wire_logic_cluster/lc_5/in_1

T_8_14_wire_logic_cluster/lc_6/out
T_7_14_lc_trk_g2_6
T_7_14_wire_logic_cluster/lc_6/in_0

T_8_14_wire_logic_cluster/lc_6/out
T_8_14_lc_trk_g2_6
T_8_14_input_2_0
T_8_14_wire_logic_cluster/lc_0/in_2

End 

Net : Lab_UT.dictrl.next_alarmstateZ0Z4
T_6_13_wire_logic_cluster/lc_2/out
T_6_9_sp4_v_t_41
T_6_10_lc_trk_g3_1
T_6_10_wire_logic_cluster/lc_3/in_1

T_6_13_wire_logic_cluster/lc_2/out
T_7_9_sp4_v_t_40
T_4_9_sp4_h_l_5
T_5_9_lc_trk_g3_5
T_5_9_input_2_4
T_5_9_wire_logic_cluster/lc_4/in_2

T_6_13_wire_logic_cluster/lc_2/out
T_6_9_sp4_v_t_41
T_5_10_lc_trk_g3_1
T_5_10_wire_logic_cluster/lc_0/in_0

End 

Net : Lab_UT.dictrl.next_alarmstate4Z0Z_0
T_6_13_wire_logic_cluster/lc_3/out
T_6_13_lc_trk_g0_3
T_6_13_wire_logic_cluster/lc_2/in_1

End 

Net : bu_rx_data_5
T_6_14_wire_logic_cluster/lc_7/out
T_6_13_lc_trk_g1_7
T_6_13_wire_logic_cluster/lc_3/in_3

T_6_14_wire_logic_cluster/lc_7/out
T_7_14_lc_trk_g0_7
T_7_14_wire_logic_cluster/lc_7/in_0

T_6_14_wire_logic_cluster/lc_7/out
T_6_14_lc_trk_g1_7
T_6_14_wire_logic_cluster/lc_1/in_1

T_6_14_wire_logic_cluster/lc_7/out
T_6_13_lc_trk_g1_7
T_6_13_wire_logic_cluster/lc_7/in_3

T_6_14_wire_logic_cluster/lc_7/out
T_6_13_sp4_v_t_46
T_7_13_sp4_h_l_4
T_7_13_lc_trk_g1_1
T_7_13_wire_logic_cluster/lc_7/in_3

T_6_14_wire_logic_cluster/lc_7/out
T_6_14_lc_trk_g1_7
T_6_14_wire_logic_cluster/lc_6/in_0

End 

Net : Lab_UT.state_3
T_8_12_wire_logic_cluster/lc_2/out
T_8_13_lc_trk_g1_2
T_8_13_wire_logic_cluster/lc_2/in_1

T_8_12_wire_logic_cluster/lc_2/out
T_8_10_sp12_v_t_23
T_8_10_sp4_v_t_45
T_7_14_lc_trk_g2_0
T_7_14_wire_logic_cluster/lc_0/in_0

T_8_12_wire_logic_cluster/lc_2/out
T_8_10_sp12_v_t_23
T_8_14_lc_trk_g3_0
T_8_14_wire_logic_cluster/lc_4/in_3

T_8_12_wire_logic_cluster/lc_2/out
T_8_10_sp12_v_t_23
T_8_14_lc_trk_g3_0
T_8_14_wire_logic_cluster/lc_2/in_1

T_8_12_wire_logic_cluster/lc_2/out
T_8_10_sp12_v_t_23
T_8_14_lc_trk_g3_0
T_8_14_wire_logic_cluster/lc_3/in_0

End 

Net : bu_rx_data_7
T_7_13_wire_logic_cluster/lc_0/out
T_6_13_lc_trk_g2_0
T_6_13_wire_logic_cluster/lc_3/in_1

T_7_13_wire_logic_cluster/lc_0/out
T_6_13_lc_trk_g2_0
T_6_13_input_2_0
T_6_13_wire_logic_cluster/lc_0/in_2

T_7_13_wire_logic_cluster/lc_0/out
T_7_14_lc_trk_g1_0
T_7_14_input_2_1
T_7_14_wire_logic_cluster/lc_1/in_2

T_7_13_wire_logic_cluster/lc_0/out
T_6_13_lc_trk_g2_0
T_6_13_input_2_4
T_6_13_wire_logic_cluster/lc_4/in_2

T_7_13_wire_logic_cluster/lc_0/out
T_7_13_lc_trk_g3_0
T_7_13_input_2_7
T_7_13_wire_logic_cluster/lc_7/in_2

T_7_13_wire_logic_cluster/lc_0/out
T_7_13_lc_trk_g3_0
T_7_13_wire_logic_cluster/lc_1/in_0

End 

Net : Lab_UT.dictrl.next_state_1_sqmuxa_1
T_7_13_wire_logic_cluster/lc_5/out
T_6_13_lc_trk_g2_5
T_6_13_wire_logic_cluster/lc_6/in_3

End 

Net : Lab_UT.dictrl.state_0_RNIB7JE1Z0Z_1
T_8_14_wire_logic_cluster/lc_5/out
T_9_10_sp4_v_t_46
T_9_12_lc_trk_g2_3
T_9_12_wire_logic_cluster/lc_5/in_0

T_8_14_wire_logic_cluster/lc_5/out
T_8_7_sp12_v_t_22
T_8_11_lc_trk_g3_1
T_8_11_wire_logic_cluster/lc_4/in_0

T_8_14_wire_logic_cluster/lc_5/out
T_9_10_sp4_v_t_46
T_9_12_lc_trk_g2_3
T_9_12_wire_logic_cluster/lc_0/in_1

T_8_14_wire_logic_cluster/lc_5/out
T_9_10_sp4_v_t_46
T_8_12_lc_trk_g2_3
T_8_12_wire_logic_cluster/lc_4/in_3

End 

Net : Lab_UT.dictrl.next_stateZ0Z_2
T_8_11_wire_logic_cluster/lc_4/out
T_8_11_lc_trk_g0_4
T_8_11_wire_logic_cluster/lc_3/in_3

T_8_11_wire_logic_cluster/lc_4/out
T_8_9_sp4_v_t_37
T_5_9_sp4_h_l_0
T_5_9_lc_trk_g0_5
T_5_9_input_2_3
T_5_9_wire_logic_cluster/lc_3/in_2

End 

Net : Lab_UT.dictrl.un1_state_21_reti_i
T_8_11_wire_logic_cluster/lc_3/out
T_8_11_lc_trk_g1_3
T_8_11_wire_logic_cluster/lc_3/cen

T_8_11_wire_logic_cluster/lc_3/out
T_7_11_lc_trk_g3_3
T_7_11_wire_logic_cluster/lc_2/cen

T_8_11_wire_logic_cluster/lc_3/out
T_9_11_lc_trk_g1_3
T_9_11_wire_logic_cluster/lc_2/cen

T_8_11_wire_logic_cluster/lc_3/out
T_9_12_lc_trk_g3_3
T_9_12_wire_logic_cluster/lc_1/cen

End 

Net : Lab_UT.dictrl.next_state_RNI9T1T1Z0Z_2
T_9_12_wire_logic_cluster/lc_5/out
T_8_11_lc_trk_g3_5
T_8_11_input_2_4
T_8_11_wire_logic_cluster/lc_4/in_2

T_9_12_wire_logic_cluster/lc_5/out
T_9_11_sp4_v_t_42
T_8_14_lc_trk_g3_2
T_8_14_wire_logic_cluster/lc_6/in_1

T_9_12_wire_logic_cluster/lc_5/out
T_9_12_lc_trk_g3_5
T_9_12_wire_logic_cluster/lc_0/in_0

T_9_12_wire_logic_cluster/lc_5/out
T_8_12_lc_trk_g3_5
T_8_12_input_2_4
T_8_12_wire_logic_cluster/lc_4/in_2

End 

Net : Lab_UT.dictrl.state_0_RNIEI8UZ0Z_2
T_8_14_wire_logic_cluster/lc_7/out
T_8_14_lc_trk_g3_7
T_8_14_wire_logic_cluster/lc_5/in_3

End 

Net : bu_rx_data_1
T_6_14_wire_logic_cluster/lc_5/out
T_7_14_lc_trk_g1_5
T_7_14_wire_logic_cluster/lc_7/in_1

T_6_14_wire_logic_cluster/lc_5/out
T_7_14_lc_trk_g1_5
T_7_14_wire_logic_cluster/lc_1/in_3

T_6_14_wire_logic_cluster/lc_5/out
T_6_13_lc_trk_g0_5
T_6_13_wire_logic_cluster/lc_2/in_3

T_6_14_wire_logic_cluster/lc_5/out
T_6_13_lc_trk_g0_5
T_6_13_wire_logic_cluster/lc_4/in_3

T_6_14_wire_logic_cluster/lc_5/out
T_6_10_sp4_v_t_47
T_6_12_lc_trk_g3_2
T_6_12_wire_logic_cluster/lc_0/in_1

T_6_14_wire_logic_cluster/lc_5/out
T_6_10_sp4_v_t_47
T_6_11_lc_trk_g3_7
T_6_11_input_2_2
T_6_11_wire_logic_cluster/lc_2/in_2

T_6_14_wire_logic_cluster/lc_5/out
T_7_15_lc_trk_g2_5
T_7_15_wire_logic_cluster/lc_0/in_3

End 

Net : bu_rx_data_6
T_7_13_wire_logic_cluster/lc_1/out
T_6_13_lc_trk_g3_1
T_6_13_wire_logic_cluster/lc_0/in_0

T_7_13_wire_logic_cluster/lc_1/out
T_8_11_sp4_v_t_46
T_7_14_lc_trk_g3_6
T_7_14_wire_logic_cluster/lc_1/in_0

T_7_13_wire_logic_cluster/lc_1/out
T_6_13_lc_trk_g3_1
T_6_13_wire_logic_cluster/lc_7/in_1

T_7_13_wire_logic_cluster/lc_1/out
T_6_13_lc_trk_g3_1
T_6_13_wire_logic_cluster/lc_1/in_1

T_7_13_wire_logic_cluster/lc_1/out
T_6_12_lc_trk_g3_1
T_6_12_input_2_0
T_6_12_wire_logic_cluster/lc_0/in_2

T_7_13_wire_logic_cluster/lc_1/out
T_6_14_lc_trk_g1_1
T_6_14_wire_logic_cluster/lc_7/in_3

End 

Net : Lab_UT.dictrl.next_state_set_2
T_8_14_wire_logic_cluster/lc_3/out
T_8_10_sp4_v_t_43
T_8_11_lc_trk_g3_3
T_8_11_wire_logic_cluster/lc_5/in_3

T_8_14_wire_logic_cluster/lc_3/out
T_8_10_sp4_v_t_43
T_8_12_lc_trk_g3_6
T_8_12_wire_logic_cluster/lc_2/in_1

T_8_14_wire_logic_cluster/lc_3/out
T_9_10_sp4_v_t_42
T_9_11_lc_trk_g3_2
T_9_11_wire_logic_cluster/lc_2/in_3

T_8_14_wire_logic_cluster/lc_3/out
T_9_13_lc_trk_g2_3
T_9_13_wire_logic_cluster/lc_4/in_3

End 

Net : Lab_UT.dictrl.next_stateZ0Z_3
T_8_11_wire_logic_cluster/lc_5/out
T_9_11_sp4_h_l_10
T_8_11_lc_trk_g0_2
T_8_11_wire_logic_cluster/lc_3/in_1

T_8_11_wire_logic_cluster/lc_5/out
T_6_11_sp4_h_l_7
T_5_11_lc_trk_g0_7
T_5_11_wire_logic_cluster/lc_2/in_1

End 

Net : bu_rx_data_4
T_6_14_wire_logic_cluster/lc_6/out
T_6_13_lc_trk_g1_6
T_6_13_wire_logic_cluster/lc_0/in_1

T_6_14_wire_logic_cluster/lc_6/out
T_6_13_lc_trk_g1_6
T_6_13_input_2_1
T_6_13_wire_logic_cluster/lc_1/in_2

T_6_14_wire_logic_cluster/lc_6/out
T_7_14_lc_trk_g0_6
T_7_14_wire_logic_cluster/lc_2/in_0

T_6_14_wire_logic_cluster/lc_6/out
T_6_13_lc_trk_g1_6
T_6_13_wire_logic_cluster/lc_5/in_0

T_6_14_wire_logic_cluster/lc_6/out
T_6_11_sp4_v_t_36
T_6_12_lc_trk_g2_4
T_6_12_wire_logic_cluster/lc_0/in_0

T_6_14_wire_logic_cluster/lc_6/out
T_6_14_lc_trk_g2_6
T_6_14_wire_logic_cluster/lc_3/in_3

End 

Net : Lab_UT.dictrl.next_state_1_sqmuxaZ0Z_5
T_7_14_wire_logic_cluster/lc_2/out
T_7_13_lc_trk_g0_2
T_7_13_wire_logic_cluster/lc_3/in_3

T_7_14_wire_logic_cluster/lc_2/out
T_7_13_lc_trk_g0_2
T_7_13_wire_logic_cluster/lc_6/in_0

End 

Net : Lab_UT.dictrl.next_state_1_sqmuxaZ0Z_0
T_6_14_wire_logic_cluster/lc_1/out
T_7_14_lc_trk_g0_1
T_7_14_wire_logic_cluster/lc_2/in_1

End 

Net : bu_rx_data_3
T_6_14_wire_logic_cluster/lc_3/out
T_6_14_lc_trk_g1_3
T_6_14_wire_logic_cluster/lc_1/in_3

T_6_14_wire_logic_cluster/lc_3/out
T_7_14_lc_trk_g1_3
T_7_14_wire_logic_cluster/lc_7/in_3

T_6_14_wire_logic_cluster/lc_3/out
T_6_13_lc_trk_g1_3
T_6_13_wire_logic_cluster/lc_1/in_3

T_6_14_wire_logic_cluster/lc_3/out
T_6_13_lc_trk_g1_3
T_6_13_wire_logic_cluster/lc_5/in_3

T_6_14_wire_logic_cluster/lc_3/out
T_6_11_sp4_v_t_46
T_6_12_lc_trk_g3_6
T_6_12_wire_logic_cluster/lc_0/in_3

T_6_14_wire_logic_cluster/lc_3/out
T_6_11_sp4_v_t_46
T_6_7_sp4_v_t_46
T_6_10_lc_trk_g0_6
T_6_10_input_2_0
T_6_10_wire_logic_cluster/lc_0/in_2

T_6_14_wire_logic_cluster/lc_3/out
T_7_14_sp4_h_l_6
T_9_14_lc_trk_g3_3
T_9_14_wire_logic_cluster/lc_1/in_3

End 

Net : uu2.N_155
T_4_6_wire_logic_cluster/lc_3/out
T_4_7_lc_trk_g1_3
T_4_7_wire_logic_cluster/lc_4/in_0

T_4_6_wire_logic_cluster/lc_3/out
T_5_2_sp4_v_t_42
T_5_5_lc_trk_g0_2
T_5_5_input_2_0
T_5_5_wire_logic_cluster/lc_0/in_2

T_4_6_wire_logic_cluster/lc_3/out
T_5_2_sp4_v_t_42
T_5_5_lc_trk_g0_2
T_5_5_input_2_2
T_5_5_wire_logic_cluster/lc_2/in_2

End 

Net : uu2.w_addr_user_3_i_a2_3_6
T_4_5_wire_logic_cluster/lc_7/out
T_4_6_lc_trk_g0_7
T_4_6_wire_logic_cluster/lc_3/in_0

End 

Net : uu2.w_addr_userZ0Z_5
T_4_7_wire_logic_cluster/lc_7/out
T_4_4_sp4_v_t_38
T_4_5_lc_trk_g3_6
T_4_5_wire_logic_cluster/lc_7/in_0

T_4_7_wire_logic_cluster/lc_7/out
T_4_4_sp4_v_t_38
T_4_6_lc_trk_g3_3
T_4_6_input_2_2
T_4_6_wire_logic_cluster/lc_2/in_2

T_4_7_wire_logic_cluster/lc_7/out
T_4_4_sp4_v_t_38
T_4_5_lc_trk_g3_6
T_4_5_wire_logic_cluster/lc_4/in_1

T_4_7_wire_logic_cluster/lc_7/out
T_4_7_lc_trk_g1_7
T_4_7_wire_logic_cluster/lc_7/in_3

End 

Net : Lab_UT.di_Mones_1
T_7_4_wire_logic_cluster/lc_6/out
T_7_0_span12_vert_19
T_7_10_lc_trk_g2_0
T_7_10_wire_logic_cluster/lc_2/in_0

T_7_4_wire_logic_cluster/lc_6/out
T_7_4_lc_trk_g1_6
T_7_4_input_2_7
T_7_4_wire_logic_cluster/lc_7/in_2

T_7_4_wire_logic_cluster/lc_6/out
T_6_4_sp12_h_l_0
T_9_4_lc_trk_g0_0
T_9_4_input_2_2
T_9_4_wire_logic_cluster/lc_2/in_2

T_7_4_wire_logic_cluster/lc_6/out
T_6_4_sp12_h_l_0
T_9_4_lc_trk_g0_0
T_9_4_input_2_4
T_9_4_wire_logic_cluster/lc_4/in_2

T_7_4_wire_logic_cluster/lc_6/out
T_7_0_span12_vert_19
T_7_7_lc_trk_g3_7
T_7_7_input_2_0
T_7_7_wire_logic_cluster/lc_0/in_2

T_7_4_wire_logic_cluster/lc_6/out
T_7_0_span12_vert_19
T_7_7_lc_trk_g3_7
T_7_7_input_2_2
T_7_7_wire_logic_cluster/lc_2/in_2

T_7_4_wire_logic_cluster/lc_6/out
T_8_4_lc_trk_g0_6
T_8_4_input_2_0
T_8_4_wire_logic_cluster/lc_0/in_2

T_7_4_wire_logic_cluster/lc_6/out
T_8_4_lc_trk_g0_6
T_8_4_input_2_2
T_8_4_wire_logic_cluster/lc_2/in_2

T_7_4_wire_logic_cluster/lc_6/out
T_6_4_sp12_h_l_0
T_5_4_sp12_v_t_23
T_5_10_lc_trk_g3_4
T_5_10_wire_logic_cluster/lc_7/in_0

T_7_4_wire_logic_cluster/lc_6/out
T_7_4_lc_trk_g1_6
T_7_4_wire_logic_cluster/lc_0/in_1

T_7_4_wire_logic_cluster/lc_6/out
T_7_3_sp4_v_t_44
T_7_7_sp4_v_t_40
T_6_9_lc_trk_g1_5
T_6_9_wire_logic_cluster/lc_5/in_3

T_7_4_wire_logic_cluster/lc_6/out
T_7_4_lc_trk_g1_6
T_7_4_wire_logic_cluster/lc_6/in_1

End 

Net : buart.Z_rx.idle
T_9_12_wire_logic_cluster/lc_6/out
T_9_12_lc_trk_g2_6
T_9_12_wire_logic_cluster/lc_3/in_3

T_9_12_wire_logic_cluster/lc_6/out
T_8_13_lc_trk_g0_6
T_8_13_wire_logic_cluster/lc_5/in_3

End 

Net : buart.Z_rx.idle_0
T_9_11_wire_logic_cluster/lc_3/out
T_9_12_lc_trk_g0_3
T_9_12_wire_logic_cluster/lc_6/in_3

End 

Net : buart.Z_rx.bitcount_lm_1
T_9_11_wire_logic_cluster/lc_6/out
T_9_5_sp12_v_t_23
T_9_8_lc_trk_g3_3
T_9_8_wire_logic_cluster/lc_2/in_0

End 

Net : buart.Z_rx.bitcountZ0Z_1
T_9_8_wire_logic_cluster/lc_2/out
T_9_7_sp4_v_t_36
T_9_11_lc_trk_g1_1
T_9_11_wire_logic_cluster/lc_3/in_3

T_9_8_wire_logic_cluster/lc_2/out
T_9_6_sp12_v_t_23
T_9_12_lc_trk_g3_4
T_9_12_wire_logic_cluster/lc_1/in_0

T_9_8_wire_logic_cluster/lc_2/out
T_9_7_sp4_v_t_36
T_9_10_lc_trk_g0_4
T_9_10_wire_logic_cluster/lc_1/in_1

T_9_8_wire_logic_cluster/lc_2/out
T_9_7_sp4_v_t_36
T_9_11_lc_trk_g1_1
T_9_11_wire_logic_cluster/lc_0/in_0

T_9_8_wire_logic_cluster/lc_2/out
T_9_7_sp4_v_t_36
T_9_11_lc_trk_g1_1
T_9_11_wire_logic_cluster/lc_6/in_0

T_9_8_wire_logic_cluster/lc_2/out
T_9_8_lc_trk_g3_2
T_9_8_wire_logic_cluster/lc_2/in_1

End 

Net : buart.Z_rx.N_27_0_i
T_9_12_wire_logic_cluster/lc_3/out
T_9_3_sp12_v_t_22
T_9_11_lc_trk_g3_1
T_9_11_input_2_6
T_9_11_wire_logic_cluster/lc_6/in_2

T_9_12_wire_logic_cluster/lc_3/out
T_9_3_sp12_v_t_22
T_9_11_lc_trk_g3_1
T_9_11_wire_logic_cluster/lc_7/in_3

T_9_12_wire_logic_cluster/lc_3/out
T_9_8_sp4_v_t_43
T_9_10_lc_trk_g2_6
T_9_10_wire_logic_cluster/lc_4/in_0

T_9_12_wire_logic_cluster/lc_3/out
T_9_8_sp4_v_t_43
T_9_10_lc_trk_g2_6
T_9_10_wire_logic_cluster/lc_7/in_3

T_9_12_wire_logic_cluster/lc_3/out
T_9_8_sp4_v_t_43
T_8_12_lc_trk_g1_6
T_8_12_wire_logic_cluster/lc_6/in_1

End 

Net : uu2.r_data_wire_6
T_3_6_wire_bram/ram/RDATA_12
T_2_5_lc_trk_g3_4
T_2_5_wire_logic_cluster/lc_6/in_3

End 

Net : uu2.r_data_wire_0
T_3_5_wire_bram/ram/RDATA_0
T_2_5_lc_trk_g3_0
T_2_5_wire_logic_cluster/lc_0/in_3

End 

Net : uu2.r_data_wire_7
T_3_6_wire_bram/ram/RDATA_14
T_2_5_lc_trk_g2_6
T_2_5_wire_logic_cluster/lc_7/in_3

End 

Net : Lab_UT.bcd2segment1.N_127_mux_cascade_
T_8_3_wire_logic_cluster/lc_0/ltout
T_8_3_wire_logic_cluster/lc_1/in_2

End 

Net : Lab_UT.bcd2segment1.N_237_cascade_
T_8_3_wire_logic_cluster/lc_4/ltout
T_8_3_wire_logic_cluster/lc_5/in_2

End 

Net : Lab_UT.bcd2segment1.N_235_cascade_
T_8_3_wire_logic_cluster/lc_2/ltout
T_8_3_wire_logic_cluster/lc_3/in_2

End 

Net : Lab_UT.un1_state_13_cascade_
T_8_13_wire_logic_cluster/lc_2/ltout
T_8_13_wire_logic_cluster/lc_3/in_2

End 

Net : Lab_UT.dictrl.next_alarmstate4_2Z0Z_0_cascade_
T_6_13_wire_logic_cluster/lc_1/ltout
T_6_13_wire_logic_cluster/lc_2/in_2

End 

Net : Lab_UT.dictrl.next_stateZ0Z_0_cascade_
T_8_11_wire_logic_cluster/lc_2/ltout
T_8_11_wire_logic_cluster/lc_3/in_2

End 

Net : Lab_UT.dictrl.next_state_set_1
T_7_13_wire_logic_cluster/lc_6/out
T_8_10_sp4_v_t_37
T_8_11_lc_trk_g2_5
T_8_11_wire_logic_cluster/lc_4/in_3

T_7_13_wire_logic_cluster/lc_6/out
T_7_12_sp4_v_t_44
T_8_12_sp4_h_l_9
T_9_12_lc_trk_g2_1
T_9_12_wire_logic_cluster/lc_0/in_3

T_7_13_wire_logic_cluster/lc_6/out
T_8_12_lc_trk_g2_6
T_8_12_wire_logic_cluster/lc_4/in_0

T_7_13_wire_logic_cluster/lc_6/out
T_8_14_lc_trk_g3_6
T_8_14_wire_logic_cluster/lc_6/in_3

End 

Net : uu2.w_addr_user_3_i_a2_2_6
T_4_7_wire_logic_cluster/lc_2/out
T_4_6_lc_trk_g0_2
T_4_6_wire_logic_cluster/lc_3/in_3

End 

Net : uu2.w_addr_userZ0Z_4
T_5_5_wire_logic_cluster/lc_4/out
T_5_3_sp4_v_t_37
T_4_7_lc_trk_g1_0
T_4_7_wire_logic_cluster/lc_2/in_1

T_5_5_wire_logic_cluster/lc_4/out
T_5_3_sp4_v_t_37
T_4_7_lc_trk_g1_0
T_4_7_input_2_1
T_4_7_wire_logic_cluster/lc_1/in_2

T_5_5_wire_logic_cluster/lc_4/out
T_4_5_lc_trk_g2_4
T_4_5_wire_logic_cluster/lc_4/in_0

T_5_5_wire_logic_cluster/lc_4/out
T_4_5_lc_trk_g3_4
T_4_5_wire_logic_cluster/lc_6/in_1

T_5_5_wire_logic_cluster/lc_4/out
T_5_5_lc_trk_g2_4
T_5_5_wire_logic_cluster/lc_4/in_0

End 

Net : Lab_UT.didp.did_alarmMatch_1_cascade_
T_7_10_wire_logic_cluster/lc_1/ltout
T_7_10_wire_logic_cluster/lc_2/in_2

End 

Net : Lab_UT.bcd2segment2.segmentUQ_0_3
T_11_8_wire_logic_cluster/lc_4/out
T_9_8_sp4_h_l_5
T_8_8_lc_trk_g0_5
T_8_8_wire_logic_cluster/lc_4/in_1

End 

Net : Lab_UT.dictrl.next_alarmstateZ0Z_0
T_5_9_wire_logic_cluster/lc_5/out
T_5_8_sp4_v_t_42
T_2_8_sp4_h_l_7
T_2_8_lc_trk_g1_2
T_2_8_wire_logic_cluster/lc_4/in_1

T_5_9_wire_logic_cluster/lc_5/out
T_5_8_sp4_v_t_42
T_2_8_sp4_h_l_7
T_2_8_lc_trk_g1_2
T_2_8_input_2_5
T_2_8_wire_logic_cluster/lc_5/in_2

T_5_9_wire_logic_cluster/lc_5/out
T_4_8_lc_trk_g2_5
T_4_8_wire_logic_cluster/lc_7/in_0

End 

Net : buart.Z_rx.startbit
T_8_13_wire_logic_cluster/lc_5/out
T_9_9_sp4_v_t_46
T_9_11_lc_trk_g2_3
T_9_11_wire_logic_cluster/lc_6/in_3

T_8_13_wire_logic_cluster/lc_5/out
T_9_9_sp4_v_t_46
T_9_11_lc_trk_g2_3
T_9_11_wire_logic_cluster/lc_7/in_0

T_8_13_wire_logic_cluster/lc_5/out
T_9_9_sp4_v_t_46
T_9_10_lc_trk_g3_6
T_9_10_wire_logic_cluster/lc_7/in_0

T_8_13_wire_logic_cluster/lc_5/out
T_9_9_sp4_v_t_46
T_9_10_lc_trk_g3_6
T_9_10_wire_logic_cluster/lc_4/in_1

T_8_13_wire_logic_cluster/lc_5/out
T_9_11_sp4_v_t_38
T_9_7_sp4_v_t_43
T_9_8_lc_trk_g2_3
T_9_8_wire_logic_cluster/lc_3/in_0

T_8_13_wire_logic_cluster/lc_5/out
T_9_11_sp4_v_t_38
T_9_7_sp4_v_t_43
T_9_8_lc_trk_g2_3
T_9_8_wire_logic_cluster/lc_1/in_0

T_8_13_wire_logic_cluster/lc_5/out
T_9_11_sp4_v_t_38
T_9_7_sp4_v_t_43
T_9_8_lc_trk_g2_3
T_9_8_wire_logic_cluster/lc_0/in_3

T_8_13_wire_logic_cluster/lc_5/out
T_9_11_sp4_v_t_38
T_9_7_sp4_v_t_43
T_9_8_lc_trk_g2_3
T_9_8_wire_logic_cluster/lc_2/in_3

T_8_13_wire_logic_cluster/lc_5/out
T_9_11_sp4_v_t_38
T_6_11_sp4_h_l_9
T_6_11_lc_trk_g1_4
T_6_11_wire_logic_cluster/lc_6/in_3

T_8_13_wire_logic_cluster/lc_5/out
T_8_12_sp4_v_t_42
T_5_12_sp4_h_l_7
T_6_12_lc_trk_g3_7
T_6_12_wire_logic_cluster/lc_5/in_3

T_8_13_wire_logic_cluster/lc_5/out
T_9_11_sp4_v_t_38
T_6_11_sp4_h_l_9
T_6_11_lc_trk_g1_4
T_6_11_wire_logic_cluster/lc_0/in_3

T_8_13_wire_logic_cluster/lc_5/out
T_8_12_lc_trk_g0_5
T_8_12_wire_logic_cluster/lc_6/in_3

T_8_13_wire_logic_cluster/lc_5/out
T_7_12_lc_trk_g2_5
T_7_12_wire_logic_cluster/lc_5/in_0

T_8_13_wire_logic_cluster/lc_5/out
T_7_12_lc_trk_g2_5
T_7_12_wire_logic_cluster/lc_7/in_0

T_8_13_wire_logic_cluster/lc_5/out
T_8_12_lc_trk_g0_5
T_8_12_wire_logic_cluster/lc_7/in_0

T_8_13_wire_logic_cluster/lc_5/out
T_7_12_lc_trk_g3_5
T_7_12_wire_logic_cluster/lc_2/in_0

End 

Net : Lab_UT.dictrl.next_state_1_sqmuxaZ0Z_4_cascade_
T_7_14_wire_logic_cluster/lc_1/ltout
T_7_14_wire_logic_cluster/lc_2/in_2

End 

Net : uu2.trig_rd_is_det_0
T_2_8_wire_logic_cluster/lc_2/out
T_2_6_sp12_v_t_23
T_2_4_sp4_v_t_47
T_3_4_sp4_h_l_3
T_2_4_lc_trk_g1_3
T_2_4_wire_logic_cluster/lc_3/cen

T_2_8_wire_logic_cluster/lc_2/out
T_2_6_sp12_v_t_23
T_2_4_sp4_v_t_47
T_3_4_sp4_h_l_3
T_2_4_lc_trk_g1_3
T_2_4_wire_logic_cluster/lc_3/cen

T_2_8_wire_logic_cluster/lc_2/out
T_2_6_sp12_v_t_23
T_2_4_sp4_v_t_47
T_3_4_sp4_h_l_3
T_2_4_lc_trk_g1_3
T_2_4_wire_logic_cluster/lc_3/cen

T_2_8_wire_logic_cluster/lc_2/out
T_2_6_sp12_v_t_23
T_2_4_sp4_v_t_47
T_2_6_lc_trk_g2_2
T_2_6_wire_logic_cluster/lc_3/cen

End 

Net : uu2.mem0.ram512X8_inst_RNOZ0Z_0
T_6_8_wire_logic_cluster/lc_0/out
T_6_5_sp4_v_t_40
T_3_5_sp4_h_l_11
T_3_5_lc_trk_g1_6
T_3_5_input0_1
T_3_5_wire_bram/ram/WADDR_1

End 

Net : uu2.w_addr_userZ0Z_1
T_4_7_wire_logic_cluster/lc_5/out
T_3_7_sp4_h_l_2
T_6_7_sp4_v_t_39
T_6_8_lc_trk_g2_7
T_6_8_wire_logic_cluster/lc_0/in_1

T_4_7_wire_logic_cluster/lc_5/out
T_4_6_lc_trk_g0_5
T_4_6_input_2_3
T_4_6_wire_logic_cluster/lc_3/in_2

T_4_7_wire_logic_cluster/lc_5/out
T_4_3_sp4_v_t_47
T_4_5_lc_trk_g2_2
T_4_5_wire_logic_cluster/lc_3/in_1

T_4_7_wire_logic_cluster/lc_5/out
T_5_3_sp4_v_t_46
T_5_5_lc_trk_g2_3
T_5_5_input_2_1
T_5_5_wire_logic_cluster/lc_1/in_2

T_4_7_wire_logic_cluster/lc_5/out
T_4_7_lc_trk_g3_5
T_4_7_wire_logic_cluster/lc_5/in_1

End 

Net : buart.Z_rx.bitcount_lm_2
T_9_11_wire_logic_cluster/lc_7/out
T_9_6_sp12_v_t_22
T_9_8_lc_trk_g3_5
T_9_8_wire_logic_cluster/lc_3/in_3

End 

Net : Lab_UT.dictrl.state_0_RNIFOTFZ0Z_3_cascade_
T_8_14_wire_logic_cluster/lc_4/ltout
T_8_14_wire_logic_cluster/lc_5/in_2

End 

Net : Lab_UT.dictrl.next_stateZ0Z_3_cascade_
T_8_11_wire_logic_cluster/lc_5/ltout
T_8_11_wire_logic_cluster/lc_6/in_2

End 

Net : Lab_UT.dictrl.un1_state_16_cascade_
T_7_14_wire_logic_cluster/lc_5/ltout
T_7_14_wire_logic_cluster/lc_6/in_2

End 

Net : Lab_UT.dictrl.state_0_RNIS90D1Z0Z_2
T_7_14_wire_logic_cluster/lc_6/out
T_7_13_lc_trk_g1_6
T_7_13_wire_logic_cluster/lc_6/in_3

T_7_14_wire_logic_cluster/lc_6/out
T_7_12_sp4_v_t_41
T_8_12_sp4_h_l_4
T_9_12_lc_trk_g2_4
T_9_12_wire_logic_cluster/lc_5/s_r

End 

Net : Lab_UT.bcd2segment1.N_246_cascade_
T_9_4_wire_logic_cluster/lc_2/ltout
T_9_4_wire_logic_cluster/lc_3/in_2

End 

Net : Lab_UT.bcd2segment1.N_248_cascade_
T_9_4_wire_logic_cluster/lc_4/ltout
T_9_4_wire_logic_cluster/lc_5/in_2

End 

Net : buart.Z_rx.bitcount_lm_0
T_9_10_wire_logic_cluster/lc_7/out
T_9_7_sp4_v_t_38
T_9_8_lc_trk_g3_6
T_9_8_wire_logic_cluster/lc_0/in_1

End 

Net : Lab_UT.dictrl.next_state_0_sqmuxaZ0Z_0
T_6_13_wire_logic_cluster/lc_7/out
T_6_13_sp4_h_l_3
T_6_13_lc_trk_g0_6
T_6_13_wire_logic_cluster/lc_5/in_1

End 

Net : Lab_UT.dictrl.next_state_0_sqmuxaZ0Z_4_cascade_
T_6_13_wire_logic_cluster/lc_5/ltout
T_6_13_wire_logic_cluster/lc_6/in_2

End 

Net : Lab_UT.state_i_3_1
T_9_13_wire_logic_cluster/lc_6/out
T_8_13_lc_trk_g3_6
T_8_13_wire_logic_cluster/lc_3/in_0

T_9_13_wire_logic_cluster/lc_6/out
T_8_13_lc_trk_g3_6
T_8_13_wire_logic_cluster/lc_7/in_0

T_9_13_wire_logic_cluster/lc_6/out
T_8_14_lc_trk_g1_6
T_8_14_wire_logic_cluster/lc_0/in_1

End 

Net : uu2.mem0.ram512X8_inst_RNOZ0Z_2
T_4_4_wire_logic_cluster/lc_7/out
T_3_5_lc_trk_g0_7
T_3_5_input0_3
T_3_5_wire_bram/ram/WADDR_3

End 

Net : Lab_UT.bcd2segment1.segmentUQ_0_3_cascade_
T_9_3_wire_logic_cluster/lc_0/ltout
T_9_3_wire_logic_cluster/lc_1/in_2

End 

Net : Lab_UT.bcd2segment1.N_187_cascade_
T_6_4_wire_logic_cluster/lc_1/ltout
T_6_4_wire_logic_cluster/lc_2/in_2

End 

Net : Lab_UT.bcd2segment1.N_189_cascade_
T_6_4_wire_logic_cluster/lc_3/ltout
T_6_4_wire_logic_cluster/lc_4/in_2

End 

Net : uu2.w_addr_userZ0Z_7
T_5_5_wire_logic_cluster/lc_3/out
T_4_5_lc_trk_g3_3
T_4_5_wire_logic_cluster/lc_7/in_1

T_5_5_wire_logic_cluster/lc_3/out
T_4_5_lc_trk_g3_3
T_4_5_input_2_0
T_4_5_wire_logic_cluster/lc_0/in_2

T_5_5_wire_logic_cluster/lc_3/out
T_4_4_lc_trk_g3_3
T_4_4_wire_logic_cluster/lc_1/in_3

T_5_5_wire_logic_cluster/lc_3/out
T_5_5_lc_trk_g1_3
T_5_5_wire_logic_cluster/lc_3/in_3

End 

Net : Lab_UT.bcd2segment3.segment_0Z0Z_2_cascade_
T_8_4_wire_logic_cluster/lc_2/ltout
T_8_4_wire_logic_cluster/lc_3/in_2

End 

Net : Lab_UT.bcd2segment1.N_242_cascade_
T_8_4_wire_logic_cluster/lc_0/ltout
T_8_4_wire_logic_cluster/lc_1/in_2

End 

Net : uu2.w_addr_userZ0Z_8
T_4_5_wire_logic_cluster/lc_5/out
T_4_5_lc_trk_g0_5
T_4_5_input_2_7
T_4_5_wire_logic_cluster/lc_7/in_2

T_4_5_wire_logic_cluster/lc_5/out
T_4_5_lc_trk_g0_5
T_4_5_input_2_1
T_4_5_wire_logic_cluster/lc_1/in_2

T_4_5_wire_logic_cluster/lc_5/out
T_4_4_lc_trk_g1_5
T_4_4_wire_logic_cluster/lc_1/in_1

T_4_5_wire_logic_cluster/lc_5/out
T_4_5_lc_trk_g0_5
T_4_5_wire_logic_cluster/lc_5/in_0

End 

Net : uu2.mem0.ram512X8_inst_RNOZ0Z_3
T_4_7_wire_logic_cluster/lc_1/out
T_4_5_sp4_v_t_47
T_0_5_span4_horz_4
T_3_5_lc_trk_g3_1
T_3_5_input0_4
T_3_5_wire_bram/ram/WADDR_4

End 

Net : Lab_UT.bcd2segment1.N_194_cascade_
T_7_3_wire_logic_cluster/lc_0/ltout
T_7_3_wire_logic_cluster/lc_1/in_2

End 

Net : buart.Z_rx.bitcountZ0Z_3
T_8_12_wire_logic_cluster/lc_7/out
T_9_11_lc_trk_g3_7
T_9_11_wire_logic_cluster/lc_3/in_1

T_8_12_wire_logic_cluster/lc_7/out
T_9_12_lc_trk_g0_7
T_9_12_wire_logic_cluster/lc_2/in_3

T_8_12_wire_logic_cluster/lc_7/out
T_9_11_lc_trk_g2_7
T_9_11_wire_logic_cluster/lc_0/in_3

T_8_12_wire_logic_cluster/lc_7/out
T_9_9_sp4_v_t_39
T_9_10_lc_trk_g2_7
T_9_10_input_2_3
T_9_10_wire_logic_cluster/lc_3/in_2

T_8_12_wire_logic_cluster/lc_7/out
T_8_12_lc_trk_g1_7
T_8_12_wire_logic_cluster/lc_6/in_0

T_8_12_wire_logic_cluster/lc_7/out
T_8_12_lc_trk_g1_7
T_8_12_wire_logic_cluster/lc_7/in_3

End 

Net : buart.Z_rx.bitcount_lm_4
T_9_10_wire_logic_cluster/lc_4/out
T_9_6_sp4_v_t_45
T_9_8_lc_trk_g2_0
T_9_8_wire_logic_cluster/lc_1/in_3

End 

Net : uu2.w_addr_userZ0Z_2
T_5_5_wire_logic_cluster/lc_1/out
T_4_5_lc_trk_g3_1
T_4_5_wire_logic_cluster/lc_7/in_3

T_5_5_wire_logic_cluster/lc_1/out
T_6_5_lc_trk_g0_1
T_6_5_wire_logic_cluster/lc_0/in_1

T_5_5_wire_logic_cluster/lc_1/out
T_4_5_lc_trk_g3_1
T_4_5_wire_logic_cluster/lc_3/in_3

T_5_5_wire_logic_cluster/lc_1/out
T_5_5_lc_trk_g3_1
T_5_5_wire_logic_cluster/lc_1/in_3

End 

Net : uu2.w_addr_userZ0Z_3
T_4_7_wire_logic_cluster/lc_6/out
T_4_7_lc_trk_g3_6
T_4_7_wire_logic_cluster/lc_2/in_3

T_4_7_wire_logic_cluster/lc_6/out
T_4_1_sp12_v_t_23
T_4_4_lc_trk_g2_3
T_4_4_input_2_7
T_4_4_wire_logic_cluster/lc_7/in_2

T_4_7_wire_logic_cluster/lc_6/out
T_4_1_sp12_v_t_23
T_4_5_lc_trk_g3_0
T_4_5_wire_logic_cluster/lc_4/in_3

T_4_7_wire_logic_cluster/lc_6/out
T_4_1_sp12_v_t_23
T_4_5_lc_trk_g3_0
T_4_5_wire_logic_cluster/lc_6/in_3

T_4_7_wire_logic_cluster/lc_6/out
T_5_4_sp4_v_t_37
T_5_5_lc_trk_g3_5
T_5_5_input_2_4
T_5_5_wire_logic_cluster/lc_4/in_2

T_4_7_wire_logic_cluster/lc_6/out
T_4_7_lc_trk_g0_6
T_4_7_wire_logic_cluster/lc_6/in_0

End 

Net : Lab_UT.dictrl.state_ret_1_RNITFCDZ0Z1
T_8_13_wire_logic_cluster/lc_7/out
T_7_13_lc_trk_g2_7
T_7_13_wire_logic_cluster/lc_3/in_0

T_8_13_wire_logic_cluster/lc_7/out
T_8_11_sp4_v_t_43
T_5_11_sp4_h_l_0
T_7_11_lc_trk_g3_5
T_7_11_wire_logic_cluster/lc_5/s_r

End 

Net : Lab_UT.dictrl.un1_state_11_cascade_
T_8_13_wire_logic_cluster/lc_6/ltout
T_8_13_wire_logic_cluster/lc_7/in_2

End 

Net : Lab_UT.dictrl.next_state_1_sqmuxa_1_cascade_
T_7_13_wire_logic_cluster/lc_5/ltout
T_7_13_wire_logic_cluster/lc_6/in_2

End 

Net : uu2.mem0.ram512X8_inst_RNOZ0
T_8_5_wire_logic_cluster/lc_5/out
T_0_5_span12_horz_2
T_3_5_lc_trk_g1_1
T_3_5_input0_0
T_3_5_wire_bram/ram/WADDR_0

End 

Net : Lab_UT.dictrl.next_state_RNIR0FR1Z0Z_3
T_7_11_wire_logic_cluster/lc_5/out
T_8_11_lc_trk_g1_5
T_8_11_wire_logic_cluster/lc_5/in_1

T_7_11_wire_logic_cluster/lc_5/out
T_7_9_sp4_v_t_39
T_8_13_sp4_h_l_8
T_9_13_lc_trk_g3_0
T_9_13_wire_logic_cluster/lc_4/in_1

T_7_11_wire_logic_cluster/lc_5/out
T_8_11_sp4_h_l_10
T_9_11_lc_trk_g2_2
T_9_11_wire_logic_cluster/lc_2/in_0

T_7_11_wire_logic_cluster/lc_5/out
T_8_9_sp4_v_t_38
T_8_12_lc_trk_g0_6
T_8_12_input_2_2
T_8_12_wire_logic_cluster/lc_2/in_2

End 

Net : Lab_UT.dictrl.N_97_cascade_
T_7_11_wire_logic_cluster/lc_3/ltout
T_7_11_wire_logic_cluster/lc_4/in_2

End 

Net : Lab_UT.dictrl.state_ret_3_RNIS90DZ0Z1_cascade_
T_7_11_wire_logic_cluster/lc_4/ltout
T_7_11_wire_logic_cluster/lc_5/in_2

End 

Net : buart.Z_rx.bitcountZ0Z_2
T_9_8_wire_logic_cluster/lc_3/out
T_10_8_sp4_h_l_6
T_9_8_sp4_v_t_37
T_9_12_lc_trk_g0_0
T_9_12_input_2_6
T_9_12_wire_logic_cluster/lc_6/in_2

T_9_8_wire_logic_cluster/lc_3/out
T_10_8_sp4_h_l_6
T_9_8_sp4_v_t_37
T_9_12_lc_trk_g0_0
T_9_12_wire_logic_cluster/lc_2/in_0

T_9_8_wire_logic_cluster/lc_3/out
T_10_8_sp4_h_l_6
T_9_8_sp4_v_t_37
T_9_10_lc_trk_g2_0
T_9_10_input_2_2
T_9_10_wire_logic_cluster/lc_2/in_2

T_9_8_wire_logic_cluster/lc_3/out
T_10_8_sp4_h_l_6
T_9_8_sp4_v_t_37
T_9_11_lc_trk_g1_5
T_9_11_input_2_0
T_9_11_wire_logic_cluster/lc_0/in_2

T_9_8_wire_logic_cluster/lc_3/out
T_10_8_sp4_h_l_6
T_9_8_sp4_v_t_37
T_9_11_lc_trk_g0_5
T_9_11_input_2_7
T_9_11_wire_logic_cluster/lc_7/in_2

T_9_8_wire_logic_cluster/lc_3/out
T_9_8_lc_trk_g0_3
T_9_8_input_2_3
T_9_8_wire_logic_cluster/lc_3/in_2

End 

Net : Lab_UT.dictrl.next_state_0_sqmuxaZ0Z_3_cascade_
T_6_13_wire_logic_cluster/lc_4/ltout
T_6_13_wire_logic_cluster/lc_5/in_2

End 

Net : uu0.un11_l_count_i_g
T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_9_wire_logic_cluster/lc_4/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_9_wire_logic_cluster/lc_4/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_9_wire_logic_cluster/lc_4/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_9_wire_logic_cluster/lc_4/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_8_wire_logic_cluster/lc_0/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_8_wire_logic_cluster/lc_0/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_8_wire_logic_cluster/lc_0/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_11_wire_logic_cluster/lc_1/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_11_wire_logic_cluster/lc_1/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_11_wire_logic_cluster/lc_1/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_11_wire_logic_cluster/lc_1/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_7_wire_logic_cluster/lc_0/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_7_wire_logic_cluster/lc_0/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_7_wire_logic_cluster/lc_0/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_10_wire_logic_cluster/lc_5/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_10_wire_logic_cluster/lc_5/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_10_wire_logic_cluster/lc_5/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_10_wire_logic_cluster/lc_5/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_10_wire_logic_cluster/lc_5/cen

End 

Net : uu0.un11_l_count_i
T_1_10_wire_logic_cluster/lc_2/out
T_0_9_lc_trk_g1_2
T_0_9_wire_gbuf/in

End 

Net : uu0.un4_l_count_0_cascade_
T_1_10_wire_logic_cluster/lc_1/ltout
T_1_10_wire_logic_cluster/lc_2/in_2

End 

Net : uu0.un4_l_count_0_8
T_2_7_wire_logic_cluster/lc_5/out
T_2_0_span12_vert_22
T_2_11_lc_trk_g3_2
T_2_11_wire_logic_cluster/lc_6/in_3

T_2_7_wire_logic_cluster/lc_5/out
T_2_6_sp4_v_t_42
T_1_9_lc_trk_g3_2
T_1_9_wire_logic_cluster/lc_7/in_0

T_2_7_wire_logic_cluster/lc_5/out
T_2_6_sp4_v_t_42
T_1_9_lc_trk_g3_2
T_1_9_wire_logic_cluster/lc_2/in_3

T_2_7_wire_logic_cluster/lc_5/out
T_2_6_sp4_v_t_42
T_1_9_lc_trk_g3_2
T_1_9_wire_logic_cluster/lc_4/in_1

End 

Net : uu0.l_countZ0Z_12
T_1_7_wire_logic_cluster/lc_6/out
T_2_7_lc_trk_g0_6
T_2_7_wire_logic_cluster/lc_5/in_3

T_1_7_wire_logic_cluster/lc_6/out
T_2_7_lc_trk_g0_6
T_2_7_wire_logic_cluster/lc_6/in_0

T_1_7_wire_logic_cluster/lc_6/out
T_1_7_lc_trk_g1_6
T_1_7_wire_logic_cluster/lc_6/in_3

End 

Net : uu0.un4_l_count_18
T_2_11_wire_logic_cluster/lc_6/out
T_1_10_lc_trk_g2_6
T_1_10_wire_logic_cluster/lc_1/in_3

End 

Net : uu2.mem0.ram512X8_inst_RNOZ0Z_1
T_6_5_wire_logic_cluster/lc_0/out
T_5_5_sp4_h_l_8
T_0_5_span4_horz_11
T_3_5_lc_trk_g2_6
T_3_5_input0_2
T_3_5_wire_bram/ram/WADDR_2

End 

Net : uu0.l_countZ0Z_13
T_1_7_wire_logic_cluster/lc_1/out
T_2_7_lc_trk_g1_1
T_2_7_wire_logic_cluster/lc_5/in_1

T_1_7_wire_logic_cluster/lc_1/out
T_1_7_lc_trk_g3_1
T_1_7_wire_logic_cluster/lc_1/in_3

End 

Net : Lab_UT.dictrl.state_ret_4_RNINNUGZ0
T_7_11_wire_logic_cluster/lc_0/out
T_7_11_sp4_h_l_5
T_10_11_sp4_v_t_47
T_9_12_lc_trk_g3_7
T_9_12_input_2_0
T_9_12_wire_logic_cluster/lc_0/in_2

T_7_11_wire_logic_cluster/lc_0/out
T_7_11_sp4_h_l_5
T_9_11_lc_trk_g2_0
T_9_11_input_2_2
T_9_11_wire_logic_cluster/lc_2/in_2

T_7_11_wire_logic_cluster/lc_0/out
T_7_11_lc_trk_g1_0
T_7_11_wire_logic_cluster/lc_2/in_1

T_7_11_wire_logic_cluster/lc_0/out
T_8_11_lc_trk_g0_0
T_8_11_wire_logic_cluster/lc_7/in_1

End 

Net : Lab_UT.m68_0_ns_cascade_
T_8_14_wire_logic_cluster/lc_2/ltout
T_8_14_wire_logic_cluster/lc_3/in_2

End 

Net : Lab_UT.bcd2segment1.m68_0_nsZ0Z_1_cascade_
T_8_14_wire_logic_cluster/lc_1/ltout
T_8_14_wire_logic_cluster/lc_2/in_2

End 

Net : buart.Z_rx.bitcountZ0Z_4
T_9_8_wire_logic_cluster/lc_1/out
T_9_5_sp12_v_t_22
T_9_12_lc_trk_g2_2
T_9_12_wire_logic_cluster/lc_6/in_0

T_9_8_wire_logic_cluster/lc_1/out
T_9_5_sp12_v_t_22
T_9_12_lc_trk_g2_2
T_9_12_wire_logic_cluster/lc_1/in_3

T_9_8_wire_logic_cluster/lc_1/out
T_9_5_sp12_v_t_22
T_9_11_lc_trk_g2_5
T_9_11_wire_logic_cluster/lc_0/in_1

T_9_8_wire_logic_cluster/lc_1/out
T_9_6_sp4_v_t_47
T_9_10_lc_trk_g0_2
T_9_10_input_2_4
T_9_10_wire_logic_cluster/lc_4/in_2

T_9_8_wire_logic_cluster/lc_1/out
T_9_8_lc_trk_g0_1
T_9_8_input_2_1
T_9_8_wire_logic_cluster/lc_1/in_2

End 

Net : buart.Z_rx.bitcountZ0Z_0
T_9_8_wire_logic_cluster/lc_0/out
T_9_4_sp12_v_t_23
T_9_12_lc_trk_g3_0
T_9_12_wire_logic_cluster/lc_6/in_1

T_9_8_wire_logic_cluster/lc_0/out
T_9_4_sp12_v_t_23
T_9_12_lc_trk_g3_0
T_9_12_wire_logic_cluster/lc_2/in_1

T_9_8_wire_logic_cluster/lc_0/out
T_9_4_sp12_v_t_23
T_9_10_lc_trk_g3_4
T_9_10_wire_logic_cluster/lc_0/in_1

T_9_8_wire_logic_cluster/lc_0/out
T_9_4_sp12_v_t_23
T_9_11_lc_trk_g3_3
T_9_11_wire_logic_cluster/lc_1/in_3

T_9_8_wire_logic_cluster/lc_0/out
T_9_4_sp12_v_t_23
T_9_10_lc_trk_g3_4
T_9_10_input_2_7
T_9_10_wire_logic_cluster/lc_7/in_2

T_9_8_wire_logic_cluster/lc_0/out
T_9_8_lc_trk_g0_0
T_9_8_wire_logic_cluster/lc_0/in_0

End 

Net : buart.Z_tx.un1_uart_wr_i_0_i
T_1_12_wire_logic_cluster/lc_0/out
T_2_9_sp4_v_t_41
T_0_9_span4_horz_34
T_2_5_sp4_v_t_47
T_2_7_lc_trk_g2_2
T_2_7_wire_logic_cluster/lc_0/cen

T_1_12_wire_logic_cluster/lc_0/out
T_2_9_sp4_v_t_41
T_0_9_span4_horz_34
T_2_5_sp4_v_t_47
T_2_7_lc_trk_g2_2
T_2_7_wire_logic_cluster/lc_0/cen

T_1_12_wire_logic_cluster/lc_0/out
T_2_9_sp4_v_t_41
T_0_9_span4_horz_34
T_2_5_sp4_v_t_47
T_2_7_lc_trk_g2_2
T_2_7_wire_logic_cluster/lc_0/cen

T_1_12_wire_logic_cluster/lc_0/out
T_1_8_sp4_v_t_37
T_1_4_sp4_v_t_38
T_1_6_lc_trk_g3_3
T_1_6_wire_logic_cluster/lc_0/cen

T_1_12_wire_logic_cluster/lc_0/out
T_1_8_sp4_v_t_37
T_1_4_sp4_v_t_38
T_1_6_lc_trk_g3_3
T_1_6_wire_logic_cluster/lc_0/cen

T_1_12_wire_logic_cluster/lc_0/out
T_1_8_sp4_v_t_37
T_1_4_sp4_v_t_38
T_1_6_lc_trk_g3_3
T_1_6_wire_logic_cluster/lc_0/cen

T_1_12_wire_logic_cluster/lc_0/out
T_1_8_sp4_v_t_37
T_1_4_sp4_v_t_38
T_1_6_lc_trk_g3_3
T_1_6_wire_logic_cluster/lc_0/cen

T_1_12_wire_logic_cluster/lc_0/out
T_1_8_sp4_v_t_37
T_1_4_sp4_v_t_38
T_1_6_lc_trk_g3_3
T_1_6_wire_logic_cluster/lc_0/cen

T_1_12_wire_logic_cluster/lc_0/out
T_1_8_sp4_v_t_37
T_1_4_sp4_v_t_38
T_1_6_lc_trk_g3_3
T_1_6_wire_logic_cluster/lc_0/cen

T_1_12_wire_logic_cluster/lc_0/out
T_1_8_sp4_v_t_37
T_1_4_sp4_v_t_38
T_1_6_lc_trk_g3_3
T_1_6_wire_logic_cluster/lc_0/cen

End 

Net : buart.Z_tx.ser_clk
T_4_13_wire_logic_cluster/lc_7/out
T_3_13_sp4_h_l_6
T_2_13_lc_trk_g1_6
T_2_13_wire_logic_cluster/lc_4/in_3

T_4_13_wire_logic_cluster/lc_7/out
T_4_13_lc_trk_g1_7
T_4_13_wire_logic_cluster/lc_2/in_0

T_4_13_wire_logic_cluster/lc_7/out
T_4_13_lc_trk_g1_7
T_4_13_wire_logic_cluster/lc_4/in_0

T_4_13_wire_logic_cluster/lc_7/out
T_4_13_lc_trk_g1_7
T_4_13_wire_logic_cluster/lc_5/in_1

End 

Net : buart.Z_tx.Z_baudgen.counterZ0Z_5
T_4_13_wire_logic_cluster/lc_4/out
T_4_13_lc_trk_g0_4
T_4_13_wire_logic_cluster/lc_6/in_0

T_4_13_wire_logic_cluster/lc_4/out
T_4_13_lc_trk_g0_4
T_4_13_input_2_4
T_4_13_wire_logic_cluster/lc_4/in_2

End 

Net : buart.Z_tx.bitcount_RNIVE1P1Z0Z_2
T_2_13_wire_logic_cluster/lc_4/out
T_1_12_lc_trk_g3_4
T_1_12_wire_logic_cluster/lc_0/in_3

T_2_13_wire_logic_cluster/lc_4/out
T_2_13_lc_trk_g0_4
T_2_13_wire_logic_cluster/lc_1/in_3

T_2_13_wire_logic_cluster/lc_4/out
T_2_13_lc_trk_g0_4
T_2_13_wire_logic_cluster/lc_0/in_0

T_2_13_wire_logic_cluster/lc_4/out
T_2_13_lc_trk_g0_4
T_2_13_wire_logic_cluster/lc_2/in_0

T_2_13_wire_logic_cluster/lc_4/out
T_2_12_lc_trk_g1_4
T_2_12_wire_logic_cluster/lc_0/in_3

End 

Net : buart.Z_tx.Z_baudgen.ser_clk_4_cascade_
T_4_13_wire_logic_cluster/lc_6/ltout
T_4_13_wire_logic_cluster/lc_7/in_2

End 

Net : buart.Z_tx.Z_baudgen.counterZ0Z_4
T_4_13_wire_logic_cluster/lc_3/out
T_4_13_lc_trk_g0_3
T_4_13_wire_logic_cluster/lc_6/in_1

T_4_13_wire_logic_cluster/lc_3/out
T_4_13_lc_trk_g0_3
T_4_13_input_2_3
T_4_13_wire_logic_cluster/lc_3/in_2

End 

Net : buart.Z_tx.Z_baudgen.counterZ0Z_6
T_4_13_wire_logic_cluster/lc_5/out
T_4_13_lc_trk_g1_5
T_4_13_input_2_6
T_4_13_wire_logic_cluster/lc_6/in_2

T_4_13_wire_logic_cluster/lc_5/out
T_4_13_lc_trk_g2_5
T_4_13_wire_logic_cluster/lc_5/in_0

End 

Net : N_72_mux
T_4_6_wire_logic_cluster/lc_7/out
T_4_6_lc_trk_g1_7
T_4_6_input_2_6
T_4_6_wire_logic_cluster/lc_6/in_2

T_4_6_wire_logic_cluster/lc_7/out
T_4_6_lc_trk_g1_7
T_4_6_input_2_4
T_4_6_wire_logic_cluster/lc_4/in_2

End 

Net : buart.Z_tx.Z_baudgen.counterZ0Z_2
T_4_13_wire_logic_cluster/lc_1/out
T_4_13_lc_trk_g2_1
T_4_13_wire_logic_cluster/lc_6/in_3

T_4_13_wire_logic_cluster/lc_1/out
T_4_13_lc_trk_g2_1
T_4_13_input_2_1
T_4_13_wire_logic_cluster/lc_1/in_2

End 

Net : Lab_UT.dictrl.state_ret_3_RNIS90DZ0Z1
T_7_11_wire_logic_cluster/lc_4/out
T_8_11_lc_trk_g1_4
T_8_11_wire_logic_cluster/lc_5/in_0

T_7_11_wire_logic_cluster/lc_4/out
T_7_9_sp4_v_t_37
T_8_13_sp4_h_l_6
T_9_13_lc_trk_g2_6
T_9_13_wire_logic_cluster/lc_4/in_0

T_7_11_wire_logic_cluster/lc_4/out
T_8_11_sp4_h_l_8
T_9_11_lc_trk_g3_0
T_9_11_wire_logic_cluster/lc_2/in_1

T_7_11_wire_logic_cluster/lc_4/out
T_8_12_lc_trk_g2_4
T_8_12_wire_logic_cluster/lc_2/in_0

End 

Net : bu_rx_data_rdy_cascade_
T_9_12_wire_logic_cluster/lc_2/ltout
T_9_12_wire_logic_cluster/lc_3/in_2

End 

Net : buart.Z_rx.valid_0_cascade_
T_9_12_wire_logic_cluster/lc_1/ltout
T_9_12_wire_logic_cluster/lc_2/in_2

End 

Net : uu2.mem0.ram512X8_inst_RNOZ0Z_6
T_4_5_wire_logic_cluster/lc_0/out
T_3_5_lc_trk_g3_0
T_3_5_input0_7
T_3_5_wire_bram/ram/WADDR_7

End 

Net : oneSecStrb_i
T_2_7_wire_logic_cluster/lc_7/out
T_2_6_sp4_v_t_46
T_3_10_sp4_h_l_5
T_7_10_sp4_h_l_5
T_11_10_sp4_h_l_1
T_13_10_span4_horz_1
T_12_6_sp4_v_t_36
T_12_10_sp4_v_t_36
T_11_11_lc_trk_g2_4
T_11_11_wire_logic_cluster/lc_5/s_r

T_2_7_wire_logic_cluster/lc_7/out
T_2_6_sp4_v_t_46
T_3_10_sp4_h_l_5
T_7_10_sp4_h_l_5
T_11_10_sp4_h_l_1
T_13_10_span4_horz_1
T_12_6_sp4_v_t_36
T_12_10_sp4_v_t_36
T_11_11_lc_trk_g2_4
T_11_11_wire_logic_cluster/lc_5/s_r

T_2_7_wire_logic_cluster/lc_7/out
T_2_6_sp4_v_t_46
T_3_10_sp4_h_l_5
T_7_10_sp4_h_l_5
T_11_10_sp4_h_l_1
T_13_10_span4_horz_1
T_12_6_sp4_v_t_36
T_12_9_lc_trk_g0_4
T_12_9_wire_logic_cluster/lc_5/s_r

T_2_7_wire_logic_cluster/lc_7/out
T_2_6_sp4_v_t_46
T_3_10_sp4_h_l_5
T_7_10_sp4_h_l_1
T_10_6_sp4_v_t_36
T_9_9_lc_trk_g2_4
T_9_9_wire_logic_cluster/lc_5/s_r

T_2_7_wire_logic_cluster/lc_7/out
T_2_6_sp4_v_t_46
T_3_10_sp4_h_l_5
T_7_10_sp4_h_l_1
T_10_6_sp4_v_t_36
T_9_9_lc_trk_g2_4
T_9_9_wire_logic_cluster/lc_5/s_r

T_2_7_wire_logic_cluster/lc_7/out
T_2_6_sp4_v_t_46
T_3_10_sp4_h_l_5
T_7_10_sp4_h_l_5
T_8_10_lc_trk_g3_5
T_8_10_wire_logic_cluster/lc_5/s_r

T_2_7_wire_logic_cluster/lc_7/out
T_2_6_sp4_v_t_46
T_3_10_sp4_h_l_5
T_7_10_sp4_h_l_5
T_8_10_lc_trk_g3_5
T_8_10_wire_logic_cluster/lc_5/s_r

T_2_7_wire_logic_cluster/lc_7/out
T_2_6_sp4_v_t_46
T_3_10_sp4_h_l_5
T_7_10_sp4_h_l_5
T_8_10_lc_trk_g3_5
T_8_10_wire_logic_cluster/lc_5/s_r

End 

Net : o_One_Sec_Pulse
T_5_11_wire_logic_cluster/lc_3/out
T_3_11_sp4_h_l_3
T_2_7_sp4_v_t_45
T_2_3_sp4_v_t_46
T_2_7_lc_trk_g1_3
T_2_7_wire_logic_cluster/lc_7/in_3

T_5_11_wire_logic_cluster/lc_3/out
T_3_11_sp4_h_l_3
T_2_7_sp4_v_t_45
T_2_9_lc_trk_g3_0
T_2_9_wire_logic_cluster/lc_0/in_3

T_5_11_wire_logic_cluster/lc_3/out
T_3_11_sp4_h_l_3
T_2_7_sp4_v_t_45
T_2_3_sp4_v_t_46
T_2_7_sp4_v_t_42
T_1_10_lc_trk_g3_2
T_1_10_wire_logic_cluster/lc_3/in_0

T_5_11_wire_logic_cluster/lc_3/out
T_5_11_lc_trk_g1_3
T_5_11_wire_logic_cluster/lc_3/in_1

End 

Net : uu0.un4_l_count_12
T_1_12_wire_logic_cluster/lc_6/out
T_1_9_sp4_v_t_36
T_1_10_lc_trk_g3_4
T_1_10_wire_logic_cluster/lc_1/in_0

End 

Net : uu0.l_countZ0Z_5
T_1_8_wire_logic_cluster/lc_4/out
T_1_0_span12_vert_23
T_1_12_lc_trk_g3_0
T_1_12_wire_logic_cluster/lc_6/in_1

T_1_8_wire_logic_cluster/lc_4/out
T_1_8_lc_trk_g0_4
T_1_8_wire_logic_cluster/lc_5/in_3

T_1_8_wire_logic_cluster/lc_4/out
T_1_8_lc_trk_g0_4
T_1_8_wire_logic_cluster/lc_4/in_0

End 

Net : buart.Z_tx.Z_baudgen.counterZ0Z_3
T_4_13_wire_logic_cluster/lc_2/out
T_4_13_lc_trk_g3_2
T_4_13_wire_logic_cluster/lc_7/in_0

T_4_13_wire_logic_cluster/lc_2/out
T_4_13_lc_trk_g3_2
T_4_13_wire_logic_cluster/lc_2/in_1

End 

Net : uu2.w_addr_userZ0Z_0
T_5_5_wire_logic_cluster/lc_0/out
T_2_5_sp12_h_l_0
T_8_5_lc_trk_g1_7
T_8_5_wire_logic_cluster/lc_5/in_3

T_5_5_wire_logic_cluster/lc_0/out
T_4_6_lc_trk_g0_0
T_4_6_wire_logic_cluster/lc_3/in_1

T_5_5_wire_logic_cluster/lc_0/out
T_5_3_sp4_v_t_45
T_4_5_lc_trk_g0_3
T_4_5_wire_logic_cluster/lc_3/in_0

T_5_5_wire_logic_cluster/lc_0/out
T_5_3_sp4_v_t_45
T_4_7_lc_trk_g2_0
T_4_7_wire_logic_cluster/lc_5/in_3

T_5_5_wire_logic_cluster/lc_0/out
T_5_5_lc_trk_g0_0
T_5_5_wire_logic_cluster/lc_0/in_0

T_5_5_wire_logic_cluster/lc_0/out
T_5_5_lc_trk_g0_0
T_5_5_wire_logic_cluster/lc_1/in_1

End 

Net : resetGen.escKeyZ0
T_7_9_wire_logic_cluster/lc_7/out
T_5_9_sp4_h_l_11
T_4_5_sp4_v_t_41
T_4_8_lc_trk_g1_1
T_4_8_wire_logic_cluster/lc_5/in_3

T_7_9_wire_logic_cluster/lc_7/out
T_5_9_sp4_h_l_11
T_4_9_lc_trk_g1_3
T_4_9_wire_logic_cluster/lc_0/in_0

T_7_9_wire_logic_cluster/lc_7/out
T_5_9_sp4_h_l_11
T_4_9_lc_trk_g1_3
T_4_9_wire_logic_cluster/lc_4/in_0

T_7_9_wire_logic_cluster/lc_7/out
T_5_9_sp4_h_l_11
T_4_9_lc_trk_g1_3
T_4_9_wire_logic_cluster/lc_2/in_0

T_7_9_wire_logic_cluster/lc_7/out
T_5_9_sp4_h_l_11
T_4_9_lc_trk_g1_3
T_4_9_wire_logic_cluster/lc_5/in_3

End 

Net : bu_rx_data_rdy
T_9_12_wire_logic_cluster/lc_2/out
T_9_9_sp4_v_t_44
T_6_9_sp4_h_l_9
T_7_9_lc_trk_g3_1
T_7_9_wire_logic_cluster/lc_7/in_3

T_9_12_wire_logic_cluster/lc_2/out
T_9_12_lc_trk_g0_2
T_9_12_wire_logic_cluster/lc_7/in_3

End 

Net : buart.Z_tx.Z_baudgen.counterZ0Z_0
T_4_12_wire_logic_cluster/lc_0/out
T_4_13_lc_trk_g0_0
T_4_13_wire_logic_cluster/lc_7/in_1

T_4_12_wire_logic_cluster/lc_0/out
T_4_13_lc_trk_g1_0
T_4_13_wire_logic_cluster/lc_0/in_1

T_4_12_wire_logic_cluster/lc_0/out
T_4_12_lc_trk_g1_0
T_4_12_wire_logic_cluster/lc_3/in_0

T_4_12_wire_logic_cluster/lc_0/out
T_4_12_lc_trk_g1_0
T_4_12_wire_logic_cluster/lc_0/in_3

End 

Net : buart.Z_rx.Z_baudgen.counterZ0Z_3
T_7_12_wire_logic_cluster/lc_2/out
T_7_12_sp4_h_l_9
T_6_12_lc_trk_g0_1
T_6_12_wire_logic_cluster/lc_7/in_0

T_7_12_wire_logic_cluster/lc_2/out
T_7_12_lc_trk_g1_2
T_7_12_wire_logic_cluster/lc_2/in_1

End 

Net : buart.Z_rx.ser_clk_3
T_6_12_wire_logic_cluster/lc_7/out
T_6_12_sp4_h_l_3
T_9_8_sp4_v_t_38
T_9_11_lc_trk_g1_6
T_9_11_wire_logic_cluster/lc_1/in_0

T_6_12_wire_logic_cluster/lc_7/out
T_6_12_sp4_h_l_3
T_9_8_sp4_v_t_38
T_9_12_lc_trk_g1_3
T_9_12_wire_logic_cluster/lc_7/in_1

T_6_12_wire_logic_cluster/lc_7/out
T_6_12_sp4_h_l_3
T_6_12_lc_trk_g0_6
T_6_12_wire_logic_cluster/lc_5/in_1

T_6_12_wire_logic_cluster/lc_7/out
T_6_12_sp4_h_l_3
T_7_12_lc_trk_g2_3
T_7_12_input_2_7
T_7_12_wire_logic_cluster/lc_7/in_2

T_6_12_wire_logic_cluster/lc_7/out
T_7_12_lc_trk_g1_7
T_7_12_wire_logic_cluster/lc_5/in_1

End 

Net : buart.Z_rx.sample
T_9_11_wire_logic_cluster/lc_1/out
T_10_8_sp4_v_t_43
T_7_12_sp4_h_l_11
T_6_12_sp4_v_t_46
T_6_14_lc_trk_g3_3
T_6_14_wire_logic_cluster/lc_1/cen

T_9_11_wire_logic_cluster/lc_1/out
T_10_8_sp4_v_t_43
T_7_12_sp4_h_l_11
T_6_12_sp4_v_t_46
T_6_14_lc_trk_g3_3
T_6_14_wire_logic_cluster/lc_1/cen

T_9_11_wire_logic_cluster/lc_1/out
T_10_8_sp4_v_t_43
T_7_12_sp4_h_l_11
T_6_12_sp4_v_t_46
T_6_14_lc_trk_g3_3
T_6_14_wire_logic_cluster/lc_1/cen

T_9_11_wire_logic_cluster/lc_1/out
T_10_8_sp4_v_t_43
T_7_12_sp4_h_l_11
T_6_12_sp4_v_t_46
T_6_14_lc_trk_g3_3
T_6_14_wire_logic_cluster/lc_1/cen

T_9_11_wire_logic_cluster/lc_1/out
T_9_11_sp4_h_l_7
T_5_11_sp4_h_l_3
T_8_11_sp4_v_t_38
T_7_15_lc_trk_g1_3
T_7_15_wire_logic_cluster/lc_1/cen

T_9_11_wire_logic_cluster/lc_1/out
T_9_8_sp4_v_t_42
T_9_12_sp4_v_t_47
T_9_14_lc_trk_g2_2
T_9_14_wire_logic_cluster/lc_3/cen

T_9_11_wire_logic_cluster/lc_1/out
T_9_9_sp4_v_t_47
T_6_13_sp4_h_l_10
T_7_13_lc_trk_g2_2
T_7_13_wire_logic_cluster/lc_5/cen

T_9_11_wire_logic_cluster/lc_1/out
T_9_9_sp4_v_t_47
T_6_13_sp4_h_l_10
T_7_13_lc_trk_g2_2
T_7_13_wire_logic_cluster/lc_5/cen

End 

Net : uu0.un4_l_count_16
T_1_10_wire_logic_cluster/lc_5/out
T_1_10_lc_trk_g3_5
T_1_10_wire_logic_cluster/lc_1/in_1

End 

Net : uu0.un4_l_count_11_cascade_
T_1_10_wire_logic_cluster/lc_4/ltout
T_1_10_wire_logic_cluster/lc_5/in_2

End 

Net : uu0.l_countZ0Z_7
T_1_7_wire_logic_cluster/lc_2/out
T_1_6_sp4_v_t_36
T_1_10_lc_trk_g0_1
T_1_10_wire_logic_cluster/lc_4/in_1

T_1_7_wire_logic_cluster/lc_2/out
T_1_6_sp4_v_t_36
T_1_10_lc_trk_g0_1
T_1_10_wire_logic_cluster/lc_7/in_0

T_1_7_wire_logic_cluster/lc_2/out
T_1_7_lc_trk_g3_2
T_1_7_wire_logic_cluster/lc_2/in_3

End 

Net : buart.Z_tx.Z_baudgen.counterZ0Z_1
T_4_12_wire_logic_cluster/lc_3/out
T_4_13_lc_trk_g1_3
T_4_13_wire_logic_cluster/lc_7/in_3

T_4_12_wire_logic_cluster/lc_3/out
T_4_13_lc_trk_g1_3
T_4_13_input_2_0
T_4_13_wire_logic_cluster/lc_0/in_2

T_4_12_wire_logic_cluster/lc_3/out
T_4_12_lc_trk_g1_3
T_4_12_wire_logic_cluster/lc_3/in_3

End 

Net : Lab_UT.bcd2segment2.segment_0Z0Z_2_cascade_
T_8_9_wire_logic_cluster/lc_5/ltout
T_8_9_wire_logic_cluster/lc_6/in_2

End 

Net : Lab_UT.bcd2segment1.i2_mux_cascade_
T_7_7_wire_logic_cluster/lc_2/ltout
T_7_7_wire_logic_cluster/lc_3/in_2

End 

Net : Lab_UT.bcd2segment1.N_250_cascade_
T_7_7_wire_logic_cluster/lc_0/ltout
T_7_7_wire_logic_cluster/lc_1/in_2

End 

Net : Lab_UT.bcd2segment2.segmentUQ_0_6_cascade_
T_8_9_wire_logic_cluster/lc_0/ltout
T_8_9_wire_logic_cluster/lc_1/in_2

End 

Net : buart.Z_rx.bitcount_lm_3_cascade_
T_8_12_wire_logic_cluster/lc_6/ltout
T_8_12_wire_logic_cluster/lc_7/in_2

End 

Net : uu0.un4_l_count_14_cascade_
T_2_11_wire_logic_cluster/lc_5/ltout
T_2_11_wire_logic_cluster/lc_6/in_2

End 

Net : uu0.l_countZ0Z_8
T_1_8_wire_logic_cluster/lc_3/out
T_2_7_sp4_v_t_39
T_2_11_lc_trk_g1_2
T_2_11_wire_logic_cluster/lc_5/in_0

T_1_8_wire_logic_cluster/lc_3/out
T_1_5_sp4_v_t_46
T_2_9_sp4_h_l_11
T_4_9_lc_trk_g2_6
T_4_9_wire_logic_cluster/lc_7/in_1

T_1_8_wire_logic_cluster/lc_3/out
T_1_9_lc_trk_g0_3
T_1_9_wire_logic_cluster/lc_6/in_3

T_1_8_wire_logic_cluster/lc_3/out
T_2_7_sp4_v_t_39
T_2_10_lc_trk_g0_7
T_2_10_wire_logic_cluster/lc_2/in_1

T_1_8_wire_logic_cluster/lc_3/out
T_1_9_lc_trk_g0_3
T_1_9_wire_logic_cluster/lc_1/in_0

T_1_8_wire_logic_cluster/lc_3/out
T_1_8_lc_trk_g1_3
T_1_8_wire_logic_cluster/lc_3/in_3

End 

Net : uu0.un4_l_count_0
T_1_10_wire_logic_cluster/lc_1/out
T_2_7_sp4_v_t_43
T_3_11_sp4_h_l_6
T_5_11_lc_trk_g3_3
T_5_11_wire_logic_cluster/lc_3/in_3

T_1_10_wire_logic_cluster/lc_1/out
T_2_6_sp4_v_t_38
T_1_7_lc_trk_g2_6
T_1_7_wire_logic_cluster/lc_6/in_0

T_1_10_wire_logic_cluster/lc_1/out
T_2_6_sp4_v_t_38
T_1_7_lc_trk_g2_6
T_1_7_wire_logic_cluster/lc_2/in_0

T_1_10_wire_logic_cluster/lc_1/out
T_2_6_sp4_v_t_38
T_1_8_lc_trk_g0_3
T_1_8_wire_logic_cluster/lc_2/in_1

T_1_10_wire_logic_cluster/lc_1/out
T_2_6_sp4_v_t_38
T_1_7_lc_trk_g2_6
T_1_7_wire_logic_cluster/lc_1/in_1

T_1_10_wire_logic_cluster/lc_1/out
T_1_11_lc_trk_g1_1
T_1_11_wire_logic_cluster/lc_4/in_0

T_1_10_wire_logic_cluster/lc_1/out
T_2_10_lc_trk_g1_1
T_2_10_wire_logic_cluster/lc_5/in_1

T_1_10_wire_logic_cluster/lc_1/out
T_1_9_lc_trk_g1_1
T_1_9_wire_logic_cluster/lc_3/in_1

T_1_10_wire_logic_cluster/lc_1/out
T_2_10_lc_trk_g1_1
T_2_10_wire_logic_cluster/lc_7/in_1

T_1_10_wire_logic_cluster/lc_1/out
T_2_10_lc_trk_g1_1
T_2_10_wire_logic_cluster/lc_1/in_1

T_1_10_wire_logic_cluster/lc_1/out
T_1_9_lc_trk_g1_1
T_1_9_wire_logic_cluster/lc_5/in_1

T_1_10_wire_logic_cluster/lc_1/out
T_1_11_lc_trk_g1_1
T_1_11_wire_logic_cluster/lc_7/in_1

End 

Net : uu2.mem0.ram512X8_inst_RNOZ0Z_7
T_4_5_wire_logic_cluster/lc_1/out
T_4_5_sp4_h_l_7
T_3_5_lc_trk_g1_7
T_3_5_input2_0
T_3_5_wire_bram/ram/WADDR_8

End 

Net : uu2.vbuf_count.un328_ci_3
T_6_11_wire_logic_cluster/lc_1/out
T_2_11_sp12_h_l_1
T_2_11_sp4_h_l_0
T_5_7_sp4_v_t_43
T_4_10_lc_trk_g3_3
T_4_10_input_2_6
T_4_10_wire_logic_cluster/lc_6/in_2

T_6_11_wire_logic_cluster/lc_1/out
T_2_11_sp12_h_l_1
T_2_11_sp4_h_l_0
T_5_7_sp4_v_t_43
T_4_10_lc_trk_g3_3
T_4_10_wire_logic_cluster/lc_5/in_1

T_6_11_wire_logic_cluster/lc_1/out
T_2_11_sp12_h_l_1
T_5_11_lc_trk_g0_1
T_5_11_wire_logic_cluster/lc_1/in_0

End 

Net : uu2.un350_ci
T_4_10_wire_logic_cluster/lc_6/out
T_5_9_sp4_v_t_45
T_5_12_lc_trk_g1_5
T_5_12_wire_logic_cluster/lc_7/in_3

T_4_10_wire_logic_cluster/lc_6/out
T_4_11_lc_trk_g0_6
T_4_11_wire_logic_cluster/lc_7/in_1

End 

Net : uu2.l_countZ0Z_4
T_4_11_wire_logic_cluster/lc_5/out
T_5_11_sp4_h_l_10
T_6_11_lc_trk_g2_2
T_6_11_wire_logic_cluster/lc_1/in_3

T_4_11_wire_logic_cluster/lc_5/out
T_4_11_lc_trk_g3_5
T_4_11_wire_logic_cluster/lc_1/in_1

T_4_11_wire_logic_cluster/lc_5/out
T_4_11_lc_trk_g3_5
T_4_11_wire_logic_cluster/lc_3/in_1

T_4_11_wire_logic_cluster/lc_5/out
T_4_11_lc_trk_g3_5
T_4_11_wire_logic_cluster/lc_5/in_1

T_4_11_wire_logic_cluster/lc_5/out
T_5_11_lc_trk_g0_5
T_5_11_wire_logic_cluster/lc_0/in_1

End 

Net : resetGen.escKeyZ0Z_5
T_7_13_wire_logic_cluster/lc_7/out
T_7_8_sp12_v_t_22
T_7_9_lc_trk_g3_6
T_7_9_wire_logic_cluster/lc_7/in_0

End 

Net : uu0.sec_clkDZ0
T_1_10_wire_logic_cluster/lc_3/out
T_2_7_sp4_v_t_47
T_3_7_sp4_h_l_10
T_2_7_lc_trk_g0_2
T_2_7_wire_logic_cluster/lc_7/in_1

End 

Net : Lab_UT.dictrl.alarmstateZ0Z_1
T_5_10_wire_logic_cluster/lc_0/out
T_6_10_lc_trk_g1_0
T_6_10_wire_logic_cluster/lc_7/in_0

T_5_10_wire_logic_cluster/lc_0/out
T_6_10_lc_trk_g1_0
T_6_10_wire_logic_cluster/lc_2/in_3

T_5_10_wire_logic_cluster/lc_0/out
T_5_6_sp4_v_t_37
T_4_8_lc_trk_g0_0
T_4_8_wire_logic_cluster/lc_3/in_1

T_5_10_wire_logic_cluster/lc_0/out
T_6_9_lc_trk_g3_0
T_6_9_wire_logic_cluster/lc_0/in_3

T_5_10_wire_logic_cluster/lc_0/out
T_6_10_lc_trk_g1_0
T_6_10_wire_logic_cluster/lc_4/in_3

T_5_10_wire_logic_cluster/lc_0/out
T_5_9_lc_trk_g1_0
T_5_9_wire_logic_cluster/lc_2/in_3

End 

Net : uu2.N_115
T_5_7_wire_logic_cluster/lc_3/out
T_6_6_sp4_v_t_39
T_3_6_sp4_h_l_2
T_2_6_lc_trk_g1_2
T_2_6_input_2_7
T_2_6_wire_logic_cluster/lc_7/in_2

T_5_7_wire_logic_cluster/lc_3/out
T_5_4_sp4_v_t_46
T_6_8_sp4_h_l_5
T_8_8_lc_trk_g3_0
T_8_8_wire_logic_cluster/lc_7/in_0

T_5_7_wire_logic_cluster/lc_3/out
T_5_4_sp4_v_t_46
T_6_8_sp4_h_l_5
T_8_8_lc_trk_g3_0
T_8_8_wire_logic_cluster/lc_5/in_0

T_5_7_wire_logic_cluster/lc_3/out
T_5_4_sp4_v_t_46
T_6_8_sp4_h_l_5
T_8_8_lc_trk_g3_0
T_8_8_wire_logic_cluster/lc_6/in_1

End 

Net : uu2.mem0.ram512X8_inst_RNOZ0Z_5
T_6_5_wire_logic_cluster/lc_7/out
T_4_5_sp4_h_l_11
T_3_5_lc_trk_g1_3
T_3_5_input0_6
T_3_5_wire_bram/ram/WADDR_6

End 

Net : Lab_UT.dictrl.alarmstate_i_3_0
T_5_10_wire_logic_cluster/lc_2/out
T_6_10_lc_trk_g0_2
T_6_10_wire_logic_cluster/lc_7/in_1

T_5_10_wire_logic_cluster/lc_2/out
T_6_10_lc_trk_g1_2
T_6_10_wire_logic_cluster/lc_2/in_1

T_5_10_wire_logic_cluster/lc_2/out
T_5_6_sp4_v_t_41
T_4_8_lc_trk_g0_4
T_4_8_wire_logic_cluster/lc_3/in_3

T_5_10_wire_logic_cluster/lc_2/out
T_6_10_lc_trk_g1_2
T_6_10_wire_logic_cluster/lc_4/in_1

End 

Net : uu0.l_precountZ0Z_1
T_2_11_wire_logic_cluster/lc_3/out
T_1_12_lc_trk_g1_3
T_1_12_wire_logic_cluster/lc_6/in_0

T_2_11_wire_logic_cluster/lc_3/out
T_2_11_lc_trk_g0_3
T_2_11_wire_logic_cluster/lc_3/in_0

T_2_11_wire_logic_cluster/lc_3/out
T_2_11_lc_trk_g0_3
T_2_11_wire_logic_cluster/lc_0/in_1

T_2_11_wire_logic_cluster/lc_3/out
T_2_11_lc_trk_g0_3
T_2_11_wire_logic_cluster/lc_4/in_1

T_2_11_wire_logic_cluster/lc_3/out
T_2_11_lc_trk_g0_3
T_2_11_input_2_1
T_2_11_wire_logic_cluster/lc_1/in_2

End 

Net : buart.Z_rx.ser_clk_2
T_6_12_wire_logic_cluster/lc_4/out
T_7_12_sp4_h_l_8
T_10_8_sp4_v_t_45
T_9_11_lc_trk_g3_5
T_9_11_wire_logic_cluster/lc_1/in_1

T_6_12_wire_logic_cluster/lc_4/out
T_7_12_sp4_h_l_8
T_9_12_lc_trk_g2_5
T_9_12_wire_logic_cluster/lc_7/in_0

T_6_12_wire_logic_cluster/lc_4/out
T_7_12_lc_trk_g0_4
T_7_12_wire_logic_cluster/lc_7/in_1

T_6_12_wire_logic_cluster/lc_4/out
T_7_12_lc_trk_g0_4
T_7_12_wire_logic_cluster/lc_5/in_3

End 

Net : buart.Z_rx.Z_baudgen.counterZ0Z_1
T_6_11_wire_logic_cluster/lc_0/out
T_6_12_lc_trk_g0_0
T_6_12_wire_logic_cluster/lc_7/in_1

T_6_11_wire_logic_cluster/lc_0/out
T_7_12_lc_trk_g3_0
T_7_12_wire_logic_cluster/lc_0/in_1

T_6_11_wire_logic_cluster/lc_0/out
T_6_11_lc_trk_g1_0
T_6_11_wire_logic_cluster/lc_0/in_1

End 

Net : buart.Z_rx.Z_baudgen.counterZ0Z_0
T_6_11_wire_logic_cluster/lc_6/out
T_6_12_lc_trk_g1_6
T_6_12_wire_logic_cluster/lc_4/in_3

T_6_11_wire_logic_cluster/lc_6/out
T_7_12_lc_trk_g2_6
T_7_12_input_2_0
T_7_12_wire_logic_cluster/lc_0/in_2

T_6_11_wire_logic_cluster/lc_6/out
T_6_11_lc_trk_g2_6
T_6_11_wire_logic_cluster/lc_0/in_0

T_6_11_wire_logic_cluster/lc_6/out
T_6_11_lc_trk_g3_6
T_6_11_wire_logic_cluster/lc_6/in_1

End 

Net : uu0.l_countZ0Z_9
T_2_10_wire_logic_cluster/lc_2/out
T_1_10_lc_trk_g2_2
T_1_10_wire_logic_cluster/lc_4/in_0

T_2_10_wire_logic_cluster/lc_2/out
T_1_9_lc_trk_g2_2
T_1_9_wire_logic_cluster/lc_6/in_0

T_2_10_wire_logic_cluster/lc_2/out
T_2_9_sp4_v_t_36
T_3_9_sp4_h_l_1
T_4_9_lc_trk_g3_1
T_4_9_wire_logic_cluster/lc_7/in_3

T_2_10_wire_logic_cluster/lc_2/out
T_2_10_lc_trk_g3_2
T_2_10_wire_logic_cluster/lc_2/in_3

T_2_10_wire_logic_cluster/lc_2/out
T_1_9_lc_trk_g2_2
T_1_9_wire_logic_cluster/lc_1/in_3

End 

Net : buart.Z_rx.Z_baudgen.counterZ0Z_4
T_7_12_wire_logic_cluster/lc_7/out
T_6_12_lc_trk_g2_7
T_6_12_input_2_7
T_6_12_wire_logic_cluster/lc_7/in_2

T_7_12_wire_logic_cluster/lc_7/out
T_7_12_lc_trk_g3_7
T_7_12_wire_logic_cluster/lc_3/in_1

End 

Net : uu0.l_precountZ0Z_3
T_2_11_wire_logic_cluster/lc_1/out
T_1_12_lc_trk_g1_1
T_1_12_input_2_6
T_1_12_wire_logic_cluster/lc_6/in_2

T_2_11_wire_logic_cluster/lc_1/out
T_2_11_lc_trk_g3_1
T_2_11_wire_logic_cluster/lc_0/in_0

T_2_11_wire_logic_cluster/lc_1/out
T_2_11_lc_trk_g3_1
T_2_11_wire_logic_cluster/lc_1/in_3

End 

Net : uu0.l_countZ0Z_17
T_2_10_wire_logic_cluster/lc_3/out
T_1_10_lc_trk_g3_3
T_1_10_input_2_4
T_1_10_wire_logic_cluster/lc_4/in_2

T_2_10_wire_logic_cluster/lc_3/out
T_2_10_lc_trk_g0_3
T_2_10_wire_logic_cluster/lc_6/in_3

T_2_10_wire_logic_cluster/lc_3/out
T_2_10_lc_trk_g0_3
T_2_10_wire_logic_cluster/lc_3/in_0

End 

Net : buart.Z_rx.Z_baudgen.counterZ0Z_5
T_6_12_wire_logic_cluster/lc_5/out
T_6_12_lc_trk_g2_5
T_6_12_wire_logic_cluster/lc_4/in_1

T_6_12_wire_logic_cluster/lc_5/out
T_7_12_lc_trk_g0_5
T_7_12_wire_logic_cluster/lc_4/in_1

End 

Net : Lab_UT.dictrl.next_state_out_3
T_9_11_wire_logic_cluster/lc_2/out
T_7_11_sp4_h_l_1
T_7_11_lc_trk_g0_4
T_7_11_wire_logic_cluster/lc_5/in_3

End 

Net : resetGen.escKeyZ0Z_4
T_6_12_wire_logic_cluster/lc_0/out
T_6_9_sp4_v_t_40
T_7_9_sp4_h_l_10
T_7_9_lc_trk_g1_7
T_7_9_wire_logic_cluster/lc_7/in_1

End 

Net : buart.Z_rx.Z_baudgen.counterZ0Z_2
T_7_12_wire_logic_cluster/lc_5/out
T_6_12_lc_trk_g3_5
T_6_12_wire_logic_cluster/lc_7/in_3

T_7_12_wire_logic_cluster/lc_5/out
T_7_12_lc_trk_g1_5
T_7_12_wire_logic_cluster/lc_1/in_1

End 

Net : uu0.l_countZ0Z_1
T_1_11_wire_logic_cluster/lc_2/out
T_1_12_lc_trk_g1_2
T_1_12_wire_logic_cluster/lc_6/in_3

T_1_11_wire_logic_cluster/lc_2/out
T_1_11_lc_trk_g0_2
T_1_11_input_2_6
T_1_11_wire_logic_cluster/lc_6/in_2

T_1_11_wire_logic_cluster/lc_2/out
T_1_11_lc_trk_g0_2
T_1_11_wire_logic_cluster/lc_3/in_1

T_1_11_wire_logic_cluster/lc_2/out
T_1_11_lc_trk_g0_2
T_1_11_wire_logic_cluster/lc_2/in_0

T_1_11_wire_logic_cluster/lc_2/out
T_1_11_lc_trk_g0_2
T_1_11_wire_logic_cluster/lc_1/in_1

End 

Net : buart.Z_rx.bitcountlde_0
T_9_12_wire_logic_cluster/lc_7/out
T_9_7_sp12_v_t_22
T_9_8_lc_trk_g2_6
T_9_8_wire_logic_cluster/lc_3/in_1

T_9_12_wire_logic_cluster/lc_7/out
T_9_7_sp12_v_t_22
T_9_8_lc_trk_g2_6
T_9_8_wire_logic_cluster/lc_1/in_1

T_9_12_wire_logic_cluster/lc_7/out
T_9_7_sp12_v_t_22
T_9_8_lc_trk_g2_6
T_9_8_input_2_0
T_9_8_wire_logic_cluster/lc_0/in_2

T_9_12_wire_logic_cluster/lc_7/out
T_9_7_sp12_v_t_22
T_9_8_lc_trk_g2_6
T_9_8_input_2_2
T_9_8_wire_logic_cluster/lc_2/in_2

T_9_12_wire_logic_cluster/lc_7/out
T_8_12_lc_trk_g3_7
T_8_12_wire_logic_cluster/lc_7/in_1

End 

Net : Lab_UT.dictrl.idle_cascade_
T_6_10_wire_logic_cluster/lc_2/ltout
T_6_10_wire_logic_cluster/lc_3/in_2

End 

Net : uu0.l_countZ0Z_3
T_2_10_wire_logic_cluster/lc_1/out
T_1_10_lc_trk_g2_1
T_1_10_wire_logic_cluster/lc_4/in_3

T_2_10_wire_logic_cluster/lc_1/out
T_1_11_lc_trk_g0_1
T_1_11_wire_logic_cluster/lc_6/in_1

T_2_10_wire_logic_cluster/lc_1/out
T_2_10_lc_trk_g3_1
T_2_10_wire_logic_cluster/lc_1/in_3

End 

Net : uu0.l_countZ0Z_2
T_1_11_wire_logic_cluster/lc_1/out
T_2_11_lc_trk_g1_1
T_2_11_wire_logic_cluster/lc_5/in_1

T_1_11_wire_logic_cluster/lc_1/out
T_1_11_lc_trk_g3_1
T_1_11_wire_logic_cluster/lc_6/in_0

T_1_11_wire_logic_cluster/lc_1/out
T_1_11_lc_trk_g3_1
T_1_11_wire_logic_cluster/lc_3/in_3

T_1_11_wire_logic_cluster/lc_1/out
T_1_11_lc_trk_g3_1
T_1_11_wire_logic_cluster/lc_1/in_3

End 

Net : uu2.w_addr_userZ0Z_6
T_5_5_wire_logic_cluster/lc_2/out
T_6_5_sp4_h_l_4
T_5_5_sp4_v_t_41
T_4_7_lc_trk_g0_4
T_4_7_input_2_4
T_4_7_wire_logic_cluster/lc_4/in_2

T_5_5_wire_logic_cluster/lc_2/out
T_6_5_lc_trk_g1_2
T_6_5_input_2_7
T_6_5_wire_logic_cluster/lc_7/in_2

T_5_5_wire_logic_cluster/lc_2/out
T_4_4_lc_trk_g3_2
T_4_4_input_2_1
T_4_4_wire_logic_cluster/lc_1/in_2

T_5_5_wire_logic_cluster/lc_2/out
T_5_5_lc_trk_g3_2
T_5_5_wire_logic_cluster/lc_0/in_1

T_5_5_wire_logic_cluster/lc_2/out
T_5_5_lc_trk_g3_2
T_5_5_wire_logic_cluster/lc_2/in_1

T_5_5_wire_logic_cluster/lc_2/out
T_5_5_lc_trk_g3_2
T_5_5_input_2_3
T_5_5_wire_logic_cluster/lc_3/in_2

End 

Net : uu0.l_countZ0Z_16
T_1_8_wire_logic_cluster/lc_2/out
T_2_7_sp4_v_t_37
T_2_11_lc_trk_g1_0
T_2_11_wire_logic_cluster/lc_6/in_1

T_1_8_wire_logic_cluster/lc_2/out
T_2_7_sp4_v_t_37
T_2_10_lc_trk_g0_5
T_2_10_wire_logic_cluster/lc_6/in_1

T_1_8_wire_logic_cluster/lc_2/out
T_2_7_sp4_v_t_37
T_2_10_lc_trk_g0_5
T_2_10_input_2_3
T_2_10_wire_logic_cluster/lc_3/in_2

T_1_8_wire_logic_cluster/lc_2/out
T_1_8_lc_trk_g3_2
T_1_8_wire_logic_cluster/lc_2/in_3

End 

Net : Lab_UT.dictrl.next_state_out_1
T_7_11_wire_logic_cluster/lc_2/out
T_7_11_lc_trk_g2_2
T_7_11_wire_logic_cluster/lc_1/in_1

End 

Net : uu0.l_precountZ0Z_2
T_2_11_wire_logic_cluster/lc_4/out
T_2_11_lc_trk_g3_4
T_2_11_input_2_5
T_2_11_wire_logic_cluster/lc_5/in_2

T_2_11_wire_logic_cluster/lc_4/out
T_2_11_lc_trk_g3_4
T_2_11_wire_logic_cluster/lc_1/in_0

T_2_11_wire_logic_cluster/lc_4/out
T_2_11_lc_trk_g3_4
T_2_11_wire_logic_cluster/lc_0/in_3

T_2_11_wire_logic_cluster/lc_4/out
T_2_11_lc_trk_g3_4
T_2_11_wire_logic_cluster/lc_4/in_3

End 

Net : buart.Z_rx.hhZ0Z_1
T_5_14_wire_logic_cluster/lc_5/out
T_5_13_sp4_v_t_42
T_6_13_sp4_h_l_7
T_8_13_lc_trk_g3_2
T_8_13_wire_logic_cluster/lc_5/in_0

T_5_14_wire_logic_cluster/lc_5/out
T_5_13_sp4_v_t_42
T_6_13_sp4_h_l_7
T_7_13_lc_trk_g3_7
T_7_13_wire_logic_cluster/lc_0/in_0

End 

Net : Lab_UT.bcd2segment1.m39_eZ0Z_3_cascade_
T_8_10_wire_logic_cluster/lc_1/ltout
T_8_10_wire_logic_cluster/lc_2/in_2

End 

Net : Lab_UT.bcd2segment1.m39_eZ0Z_2_cascade_
T_8_10_wire_logic_cluster/lc_0/ltout
T_8_10_wire_logic_cluster/lc_1/in_2

End 

Net : buart.Z_rx.bitcount_cry_0_THRU_CO
T_9_10_wire_logic_cluster/lc_1/out
T_9_11_lc_trk_g0_1
T_9_11_wire_logic_cluster/lc_6/in_1

End 

Net : buart.Z_rx.bitcount_cry_0
T_9_10_wire_logic_cluster/lc_0/cout
T_9_10_wire_logic_cluster/lc_1/in_3

Net : buart.Z_rx.hhZ0Z_0
T_5_12_wire_logic_cluster/lc_3/out
T_5_9_sp4_v_t_46
T_6_13_sp4_h_l_5
T_8_13_lc_trk_g2_0
T_8_13_wire_logic_cluster/lc_5/in_1

T_5_12_wire_logic_cluster/lc_3/out
T_5_11_sp4_v_t_38
T_5_14_lc_trk_g0_6
T_5_14_wire_logic_cluster/lc_5/in_3

End 

Net : uu0.l_countZ0Z_0
T_1_11_wire_logic_cluster/lc_4/out
T_2_11_lc_trk_g0_4
T_2_11_wire_logic_cluster/lc_5/in_3

T_1_11_wire_logic_cluster/lc_4/out
T_1_11_lc_trk_g1_4
T_1_11_wire_logic_cluster/lc_6/in_3

T_1_11_wire_logic_cluster/lc_4/out
T_1_11_lc_trk_g1_4
T_1_11_wire_logic_cluster/lc_3/in_0

T_1_11_wire_logic_cluster/lc_4/out
T_1_11_lc_trk_g1_4
T_1_11_wire_logic_cluster/lc_1/in_0

T_1_11_wire_logic_cluster/lc_4/out
T_1_11_lc_trk_g1_4
T_1_11_wire_logic_cluster/lc_4/in_3

T_1_11_wire_logic_cluster/lc_4/out
T_1_11_lc_trk_g1_4
T_1_11_wire_logic_cluster/lc_2/in_3

End 

Net : uu2.l_countZ0Z_5
T_5_11_wire_logic_cluster/lc_0/out
T_6_11_lc_trk_g0_0
T_6_11_wire_logic_cluster/lc_1/in_1

T_5_11_wire_logic_cluster/lc_0/out
T_4_12_lc_trk_g0_0
T_4_12_wire_logic_cluster/lc_2/in_0

T_5_11_wire_logic_cluster/lc_0/out
T_5_11_lc_trk_g1_0
T_5_11_wire_logic_cluster/lc_0/in_3

End 

Net : Lab_UT.dictrl.state_0_RNIDH8UZ0Z_1
T_8_13_wire_logic_cluster/lc_1/out
T_8_10_sp4_v_t_42
T_8_11_lc_trk_g2_2
T_8_11_wire_logic_cluster/lc_1/in_3

T_8_13_wire_logic_cluster/lc_1/out
T_8_10_sp4_v_t_42
T_8_11_lc_trk_g2_2
T_8_11_wire_logic_cluster/lc_2/in_0

T_8_13_wire_logic_cluster/lc_1/out
T_8_10_sp4_v_t_42
T_8_11_lc_trk_g2_2
T_8_11_wire_logic_cluster/lc_7/in_3

T_8_13_wire_logic_cluster/lc_1/out
T_8_12_lc_trk_g1_1
T_8_12_wire_logic_cluster/lc_5/in_1

End 

Net : Lab_UT.dictrl.next_state_RNI95NC1Z0Z_0_cascade_
T_8_11_wire_logic_cluster/lc_1/ltout
T_8_11_wire_logic_cluster/lc_2/in_2

End 

Net : uu2.vram_rd_clkZ0
T_5_11_wire_logic_cluster/lc_4/out
T_6_9_sp4_v_t_36
T_3_9_sp4_h_l_7
T_2_9_lc_trk_g1_7
T_2_9_wire_logic_cluster/lc_1/in_3

T_5_11_wire_logic_cluster/lc_4/out
T_6_9_sp4_v_t_36
T_3_9_sp4_h_l_7
T_2_5_sp4_v_t_37
T_2_8_lc_trk_g0_5
T_2_8_wire_logic_cluster/lc_6/in_1

T_5_11_wire_logic_cluster/lc_4/out
T_6_9_sp4_v_t_36
T_3_9_sp4_h_l_7
T_4_9_lc_trk_g3_7
T_4_9_wire_logic_cluster/lc_6/in_0

T_5_11_wire_logic_cluster/lc_4/out
T_5_11_lc_trk_g3_4
T_5_11_wire_logic_cluster/lc_4/in_1

End 

Net : buart.Z_rx.bitcount_cry_1
T_9_10_wire_logic_cluster/lc_1/cout
T_9_10_wire_logic_cluster/lc_2/in_3

Net : buart.Z_rx.bitcount_cry_1_THRU_CO
T_9_10_wire_logic_cluster/lc_2/out
T_9_11_lc_trk_g0_2
T_9_11_wire_logic_cluster/lc_7/in_1

End 

Net : Lab_UT.q_5_3
T_6_10_wire_logic_cluster/lc_0/out
T_7_10_lc_trk_g0_0
T_7_10_wire_logic_cluster/lc_4/in_0

End 

Net : Lab_UT.bcd2segment1.N_264
T_8_14_wire_logic_cluster/lc_0/out
T_8_14_sp4_h_l_5
T_7_10_sp4_v_t_40
T_4_10_sp4_h_l_5
T_6_10_lc_trk_g3_0
T_6_10_wire_logic_cluster/lc_0/in_3

T_8_14_wire_logic_cluster/lc_0/out
T_8_14_sp4_h_l_5
T_7_10_sp4_v_t_40
T_4_10_sp4_h_l_5
T_6_10_lc_trk_g3_0
T_6_10_wire_logic_cluster/lc_6/in_1

T_8_14_wire_logic_cluster/lc_0/out
T_8_14_sp4_h_l_5
T_7_10_sp4_v_t_40
T_8_10_sp4_h_l_10
T_7_10_lc_trk_g1_2
T_7_10_wire_logic_cluster/lc_5/in_0

T_8_14_wire_logic_cluster/lc_0/out
T_8_14_sp4_h_l_5
T_7_10_sp4_v_t_40
T_6_11_lc_trk_g3_0
T_6_11_wire_logic_cluster/lc_2/in_3

End 

Net : uu0.l_countZ0Z_11
T_2_10_wire_logic_cluster/lc_5/out
T_1_10_lc_trk_g2_5
T_1_10_wire_logic_cluster/lc_5/in_0

T_2_10_wire_logic_cluster/lc_5/out
T_1_9_lc_trk_g3_5
T_1_9_input_2_6
T_1_9_wire_logic_cluster/lc_6/in_2

T_2_10_wire_logic_cluster/lc_5/out
T_2_10_lc_trk_g2_5
T_2_10_input_2_5
T_2_10_wire_logic_cluster/lc_5/in_2

End 

Net : Lab_UT.dictrl.next_alarmstate_0_0
T_5_13_wire_logic_cluster/lc_0/out
T_5_1_sp12_v_t_23
T_5_9_lc_trk_g3_0
T_5_9_wire_logic_cluster/lc_4/in_1

T_5_13_wire_logic_cluster/lc_0/out
T_5_1_sp12_v_t_23
T_5_9_lc_trk_g3_0
T_5_9_wire_logic_cluster/lc_5/in_0

T_5_13_wire_logic_cluster/lc_0/out
T_5_10_sp4_v_t_40
T_6_10_sp4_h_l_10
T_5_10_lc_trk_g1_2
T_5_10_wire_logic_cluster/lc_1/in_0

T_5_13_wire_logic_cluster/lc_0/out
T_5_10_sp4_v_t_40
T_6_10_sp4_h_l_10
T_5_10_lc_trk_g1_2
T_5_10_wire_logic_cluster/lc_2/in_1

T_5_13_wire_logic_cluster/lc_0/out
T_5_10_sp4_v_t_40
T_6_10_sp4_h_l_10
T_5_10_lc_trk_g0_2
T_5_10_input_2_0
T_5_10_wire_logic_cluster/lc_0/in_2

End 

Net : Lab_UT.bcd2segment1.m59_amZ0
T_5_9_wire_logic_cluster/lc_7/out
T_5_6_sp4_v_t_38
T_5_7_lc_trk_g2_6
T_5_7_wire_logic_cluster/lc_7/in_3

End 

Net : Lab_UT.bcd2segment1.N_166
T_9_9_wire_logic_cluster/lc_1/out
T_5_9_sp12_h_l_1
T_5_9_lc_trk_g0_2
T_5_9_wire_logic_cluster/lc_7/in_3

End 

Net : Lab_UT.cnt_3
T_5_10_wire_logic_cluster/lc_3/out
T_6_9_sp4_v_t_39
T_7_9_sp4_h_l_7
T_9_9_lc_trk_g3_2
T_9_9_wire_logic_cluster/lc_1/in_0

T_5_10_wire_logic_cluster/lc_3/out
T_0_10_span12_horz_5
T_9_10_lc_trk_g1_6
T_9_10_wire_logic_cluster/lc_6/in_1

T_5_10_wire_logic_cluster/lc_3/out
T_6_9_lc_trk_g2_3
T_6_9_wire_logic_cluster/lc_2/in_1

T_5_10_wire_logic_cluster/lc_3/out
T_6_6_sp4_v_t_42
T_6_7_lc_trk_g3_2
T_6_7_wire_logic_cluster/lc_3/in_0

T_5_10_wire_logic_cluster/lc_3/out
T_6_6_sp4_v_t_42
T_5_7_lc_trk_g3_2
T_5_7_wire_logic_cluster/lc_0/in_1

T_5_10_wire_logic_cluster/lc_3/out
T_5_9_lc_trk_g1_3
T_5_9_input_2_0
T_5_9_wire_logic_cluster/lc_0/in_2

T_5_10_wire_logic_cluster/lc_3/out
T_5_9_lc_trk_g0_3
T_5_9_wire_logic_cluster/lc_7/in_0

T_5_10_wire_logic_cluster/lc_3/out
T_6_6_sp4_v_t_42
T_6_7_lc_trk_g3_2
T_6_7_wire_logic_cluster/lc_4/in_3

T_5_10_wire_logic_cluster/lc_3/out
T_6_9_lc_trk_g2_3
T_6_9_input_2_7
T_6_9_wire_logic_cluster/lc_7/in_2

T_5_10_wire_logic_cluster/lc_3/out
T_5_9_lc_trk_g0_3
T_5_9_wire_logic_cluster/lc_1/in_0

T_5_10_wire_logic_cluster/lc_3/out
T_6_9_lc_trk_g3_3
T_6_9_wire_logic_cluster/lc_4/in_0

T_5_10_wire_logic_cluster/lc_3/out
T_5_10_sp4_h_l_11
T_4_6_sp4_v_t_41
T_4_8_lc_trk_g3_4
T_4_8_wire_logic_cluster/lc_2/in_3

T_5_10_wire_logic_cluster/lc_3/out
T_6_6_sp4_v_t_42
T_5_7_lc_trk_g3_2
T_5_7_wire_logic_cluster/lc_1/in_0

T_5_10_wire_logic_cluster/lc_3/out
T_6_6_sp4_v_t_42
T_5_7_lc_trk_g3_2
T_5_7_wire_logic_cluster/lc_6/in_1

T_5_10_wire_logic_cluster/lc_3/out
T_6_9_lc_trk_g2_3
T_6_9_wire_logic_cluster/lc_5/in_0

T_5_10_wire_logic_cluster/lc_3/out
T_5_10_lc_trk_g0_3
T_5_10_wire_logic_cluster/lc_3/in_0

T_5_10_wire_logic_cluster/lc_3/out
T_5_10_lc_trk_g0_3
T_5_10_wire_logic_cluster/lc_4/in_3

End 

Net : uu0.l_countZ0Z_18
T_2_10_wire_logic_cluster/lc_7/out
T_1_10_lc_trk_g3_7
T_1_10_wire_logic_cluster/lc_5/in_1

T_2_10_wire_logic_cluster/lc_7/out
T_2_10_lc_trk_g2_7
T_2_10_wire_logic_cluster/lc_7/in_0

End 

Net : uu2.mem0.N_93_i
T_7_5_wire_logic_cluster/lc_1/out
T_3_5_sp12_h_l_1
T_3_5_lc_trk_g1_2
T_3_5_wire_bram/ram/WDATA_4

End 

Net : Lab_UT.q_RNI84NN1_2
T_11_9_wire_logic_cluster/lc_3/out
T_11_6_sp4_v_t_46
T_8_10_sp4_h_l_4
T_8_10_lc_trk_g1_1
T_8_10_wire_logic_cluster/lc_4/in_0

T_11_9_wire_logic_cluster/lc_3/out
T_11_6_sp4_v_t_46
T_8_10_sp4_h_l_4
T_8_10_lc_trk_g0_1
T_8_10_wire_logic_cluster/lc_2/in_1

T_11_9_wire_logic_cluster/lc_3/out
T_11_6_sp4_v_t_46
T_8_10_sp4_h_l_4
T_8_10_lc_trk_g1_1
T_8_10_wire_logic_cluster/lc_3/in_3

T_11_9_wire_logic_cluster/lc_3/out
T_12_9_lc_trk_g0_3
T_12_9_wire_logic_cluster/lc_2/in_1

End 

Net : Lab_UT.nine
T_11_10_wire_logic_cluster/lc_6/out
T_11_9_lc_trk_g1_6
T_11_9_wire_logic_cluster/lc_3/in_0

T_11_10_wire_logic_cluster/lc_6/out
T_11_9_sp4_v_t_44
T_8_9_sp4_h_l_3
T_9_9_lc_trk_g2_3
T_9_9_wire_logic_cluster/lc_3/in_0

T_11_10_wire_logic_cluster/lc_6/out
T_11_11_lc_trk_g1_6
T_11_11_wire_logic_cluster/lc_2/in_1

End 

Net : Lab_UT.q_5_2
T_6_10_wire_logic_cluster/lc_6/out
T_7_10_lc_trk_g0_6
T_7_10_wire_logic_cluster/lc_7/in_3

End 

Net : uu0.l_precountZ0Z_0
T_2_11_wire_logic_cluster/lc_7/out
T_2_11_lc_trk_g3_7
T_2_11_wire_logic_cluster/lc_6/in_0

T_2_11_wire_logic_cluster/lc_7/out
T_2_11_lc_trk_g3_7
T_2_11_wire_logic_cluster/lc_4/in_0

T_2_11_wire_logic_cluster/lc_7/out
T_2_11_lc_trk_g3_7
T_2_11_wire_logic_cluster/lc_1/in_1

T_2_11_wire_logic_cluster/lc_7/out
T_2_11_lc_trk_g3_7
T_2_11_input_2_0
T_2_11_wire_logic_cluster/lc_0/in_2

T_2_11_wire_logic_cluster/lc_7/out
T_2_11_lc_trk_g3_7
T_2_11_wire_logic_cluster/lc_7/in_3

T_2_11_wire_logic_cluster/lc_7/out
T_2_11_lc_trk_g3_7
T_2_11_wire_logic_cluster/lc_3/in_3

End 

Net : Lab_UT.dictrl.state_retZ0Z_4
T_5_9_wire_logic_cluster/lc_3/out
T_5_8_sp4_v_t_38
T_6_12_sp4_h_l_9
T_9_8_sp4_v_t_44
T_8_11_lc_trk_g3_4
T_8_11_input_2_5
T_8_11_wire_logic_cluster/lc_5/in_2

T_5_9_wire_logic_cluster/lc_3/out
T_5_8_sp4_v_t_38
T_6_12_sp4_h_l_9
T_7_12_lc_trk_g3_1
T_7_12_input_2_6
T_7_12_wire_logic_cluster/lc_6/in_2

T_5_9_wire_logic_cluster/lc_3/out
T_5_8_sp12_v_t_22
T_5_7_sp4_v_t_46
T_6_11_sp4_h_l_11
T_7_11_lc_trk_g2_3
T_7_11_wire_logic_cluster/lc_0/in_1

T_5_9_wire_logic_cluster/lc_3/out
T_5_8_sp4_v_t_38
T_6_12_sp4_h_l_9
T_9_8_sp4_v_t_44
T_8_11_lc_trk_g3_4
T_8_11_wire_logic_cluster/lc_4/in_1

T_5_9_wire_logic_cluster/lc_3/out
T_5_8_sp4_v_t_38
T_6_12_sp4_h_l_9
T_9_8_sp4_v_t_44
T_8_11_lc_trk_g3_4
T_8_11_wire_logic_cluster/lc_2/in_1

T_5_9_wire_logic_cluster/lc_3/out
T_5_8_sp12_v_t_22
T_5_7_sp4_v_t_46
T_6_11_sp4_h_l_11
T_9_11_sp4_v_t_41
T_8_14_lc_trk_g3_1
T_8_14_wire_logic_cluster/lc_6/in_0

T_5_9_wire_logic_cluster/lc_3/out
T_5_8_sp12_v_t_22
T_5_7_sp4_v_t_46
T_6_11_sp4_h_l_11
T_9_11_sp4_v_t_41
T_9_13_lc_trk_g2_4
T_9_13_input_2_6
T_9_13_wire_logic_cluster/lc_6/in_2

T_5_9_wire_logic_cluster/lc_3/out
T_5_8_sp12_v_t_22
T_5_7_sp4_v_t_46
T_6_11_sp4_h_l_11
T_9_11_sp4_v_t_41
T_9_13_lc_trk_g2_4
T_9_13_input_2_4
T_9_13_wire_logic_cluster/lc_4/in_2

T_5_9_wire_logic_cluster/lc_3/out
T_5_8_sp4_v_t_38
T_6_12_sp4_h_l_9
T_8_12_lc_trk_g3_4
T_8_12_wire_logic_cluster/lc_5/in_0

T_5_9_wire_logic_cluster/lc_3/out
T_5_8_sp4_v_t_38
T_6_12_sp4_h_l_9
T_8_12_lc_trk_g3_4
T_8_12_wire_logic_cluster/lc_4/in_1

T_5_9_wire_logic_cluster/lc_3/out
T_5_8_sp4_v_t_38
T_6_12_sp4_h_l_9
T_8_12_lc_trk_g3_4
T_8_12_input_2_1
T_8_12_wire_logic_cluster/lc_1/in_2

T_5_9_wire_logic_cluster/lc_3/out
T_5_8_sp4_v_t_38
T_6_12_sp4_h_l_9
T_8_12_lc_trk_g3_4
T_8_12_wire_logic_cluster/lc_2/in_3

End 

Net : Lab_UT.dictrl.alarmstateZ0Z_0
T_5_10_wire_logic_cluster/lc_1/out
T_6_10_lc_trk_g0_1
T_6_10_wire_logic_cluster/lc_3/in_0

T_5_10_wire_logic_cluster/lc_1/out
T_6_9_lc_trk_g2_1
T_6_9_wire_logic_cluster/lc_0/in_1

T_5_10_wire_logic_cluster/lc_1/out
T_5_9_lc_trk_g0_1
T_5_9_wire_logic_cluster/lc_2/in_1

End 

Net : uu0.l_countZ0Z_6
T_1_11_wire_logic_cluster/lc_7/out
T_1_10_lc_trk_g1_7
T_1_10_wire_logic_cluster/lc_5/in_3

T_1_11_wire_logic_cluster/lc_7/out
T_1_6_sp12_v_t_22
T_1_8_lc_trk_g2_5
T_1_8_wire_logic_cluster/lc_6/in_3

T_1_11_wire_logic_cluster/lc_7/out
T_1_10_lc_trk_g1_7
T_1_10_wire_logic_cluster/lc_7/in_3

T_1_11_wire_logic_cluster/lc_7/out
T_1_11_lc_trk_g1_7
T_1_11_wire_logic_cluster/lc_7/in_3

End 

Net : buart.Z_tx.bitcountZ0Z_3
T_2_13_wire_logic_cluster/lc_2/out
T_2_13_lc_trk_g0_2
T_2_13_wire_logic_cluster/lc_3/in_3

T_2_13_wire_logic_cluster/lc_2/out
T_2_13_lc_trk_g3_2
T_2_13_wire_logic_cluster/lc_2/in_3

End 

Net : buart.Z_tx.bitcountZ0Z_0
T_2_12_wire_logic_cluster/lc_0/out
T_2_13_lc_trk_g0_0
T_2_13_wire_logic_cluster/lc_3/in_1

T_2_12_wire_logic_cluster/lc_0/out
T_2_13_lc_trk_g0_0
T_2_13_wire_logic_cluster/lc_5/in_1

T_2_12_wire_logic_cluster/lc_0/out
T_2_13_lc_trk_g1_0
T_2_13_input_2_1
T_2_13_wire_logic_cluster/lc_1/in_2

T_2_12_wire_logic_cluster/lc_0/out
T_2_12_lc_trk_g1_0
T_2_12_wire_logic_cluster/lc_0/in_1

T_2_12_wire_logic_cluster/lc_0/out
T_2_13_lc_trk_g1_0
T_2_13_wire_logic_cluster/lc_0/in_3

End 

Net : buart.Z_tx.uart_busy_0_0_cascade_
T_2_13_wire_logic_cluster/lc_3/ltout
T_2_13_wire_logic_cluster/lc_4/in_2

End 

Net : uu2.vram_wr_en_0_iZ0
T_6_8_wire_logic_cluster/lc_1/out
T_6_5_sp4_v_t_42
T_3_5_sp4_h_l_7
T_3_5_lc_trk_g0_2
T_3_5_wire_bram/ram/WCLKE

T_6_8_wire_logic_cluster/lc_1/out
T_6_5_sp4_v_t_42
T_3_5_sp4_h_l_1
T_3_5_lc_trk_g0_4
T_3_5_wire_bram/ram/WE

End 

Net : uu2.trig_rd_is_det
T_1_8_wire_logic_cluster/lc_7/out
T_2_8_lc_trk_g1_7
T_2_8_wire_logic_cluster/lc_2/in_0

T_1_8_wire_logic_cluster/lc_7/out
T_0_8_span12_horz_5
T_9_8_lc_trk_g0_6
T_9_8_wire_logic_cluster/lc_6/in_0

T_1_8_wire_logic_cluster/lc_7/out
T_0_8_span12_horz_5
T_9_8_lc_trk_g0_6
T_9_8_wire_logic_cluster/lc_7/in_3

T_1_8_wire_logic_cluster/lc_7/out
T_2_8_lc_trk_g1_7
T_2_8_wire_logic_cluster/lc_0/in_0

T_1_8_wire_logic_cluster/lc_7/out
T_2_8_lc_trk_g1_7
T_2_8_wire_logic_cluster/lc_3/in_3

T_1_8_wire_logic_cluster/lc_7/out
T_2_8_lc_trk_g1_7
T_2_8_wire_logic_cluster/lc_1/in_3

End 

Net : uu2.trig_rd_detZ0Z_0
T_2_8_wire_logic_cluster/lc_6/out
T_1_8_lc_trk_g3_6
T_1_8_wire_logic_cluster/lc_7/in_0

T_2_8_wire_logic_cluster/lc_6/out
T_2_8_lc_trk_g2_6
T_2_8_wire_logic_cluster/lc_7/in_3

End 

Net : uu2.mem0.ram512X8_inst_RNOZ0Z_4
T_4_6_wire_logic_cluster/lc_2/out
T_3_5_lc_trk_g3_2
T_3_5_input0_5
T_3_5_wire_bram/ram/WADDR_5

End 

Net : buart.Z_rx.bitcount_cry_2
T_9_10_wire_logic_cluster/lc_2/cout
T_9_10_wire_logic_cluster/lc_3/in_3

Net : buart.Z_rx.bitcount_cry_2_THRU_CO
T_9_10_wire_logic_cluster/lc_3/out
T_10_10_sp4_h_l_6
T_9_10_sp4_v_t_37
T_8_12_lc_trk_g0_0
T_8_12_input_2_6
T_8_12_wire_logic_cluster/lc_6/in_2

End 

Net : uu2.trig_rd_detZ0Z_1
T_2_8_wire_logic_cluster/lc_7/out
T_1_8_lc_trk_g3_7
T_1_8_wire_logic_cluster/lc_7/in_3

End 

Net : buart.Z_rx.idle_cascade_
T_9_12_wire_logic_cluster/lc_6/ltout
T_9_12_wire_logic_cluster/lc_7/in_2

End 

Net : buart.Z_rx.un1_sample_0_cascade_
T_9_11_wire_logic_cluster/lc_0/ltout
T_9_11_wire_logic_cluster/lc_1/in_2

End 

Net : Lab_UT.bcd2segment1.N_160
T_6_9_wire_logic_cluster/lc_2/out
T_5_9_lc_trk_g2_2
T_5_9_wire_logic_cluster/lc_1/in_1

End 

Net : Lab_UT.bcd2segment1.m52_amZ0
T_5_9_wire_logic_cluster/lc_1/out
T_5_8_lc_trk_g1_1
T_5_8_wire_logic_cluster/lc_3/in_3

End 

Net : buart.Z_tx.bitcountZ0Z_2
T_2_13_wire_logic_cluster/lc_6/out
T_2_13_lc_trk_g2_6
T_2_13_wire_logic_cluster/lc_4/in_0

T_2_13_wire_logic_cluster/lc_6/out
T_2_13_lc_trk_g2_6
T_2_13_wire_logic_cluster/lc_1/in_1

T_2_13_wire_logic_cluster/lc_6/out
T_2_13_lc_trk_g2_6
T_2_13_wire_logic_cluster/lc_5/in_3

End 

Net : Lab_UT.dictrl.un1_next_alarmstate21_0
T_4_8_wire_logic_cluster/lc_7/out
T_5_9_lc_trk_g3_7
T_5_9_wire_logic_cluster/lc_4/in_0

T_4_8_wire_logic_cluster/lc_7/out
T_5_9_lc_trk_g3_7
T_5_9_wire_logic_cluster/lc_5/in_1

T_4_8_wire_logic_cluster/lc_7/out
T_5_9_lc_trk_g3_7
T_5_9_wire_logic_cluster/lc_6/in_0

T_4_8_wire_logic_cluster/lc_7/out
T_5_7_sp4_v_t_47
T_5_10_lc_trk_g1_7
T_5_10_wire_logic_cluster/lc_1/in_1

T_4_8_wire_logic_cluster/lc_7/out
T_5_7_sp4_v_t_47
T_5_10_lc_trk_g0_7
T_5_10_wire_logic_cluster/lc_0/in_1

T_4_8_wire_logic_cluster/lc_7/out
T_5_7_sp4_v_t_47
T_5_10_lc_trk_g0_7
T_5_10_wire_logic_cluster/lc_2/in_3

End 

Net : uu0.un110_ci
T_1_10_wire_logic_cluster/lc_7/out
T_1_5_sp12_v_t_22
T_1_7_lc_trk_g2_5
T_1_7_wire_logic_cluster/lc_1/in_0

T_1_10_wire_logic_cluster/lc_7/out
T_1_5_sp12_v_t_22
T_1_8_lc_trk_g2_2
T_1_8_wire_logic_cluster/lc_2/in_0

T_1_10_wire_logic_cluster/lc_7/out
T_1_5_sp12_v_t_22
T_1_7_lc_trk_g2_5
T_1_7_wire_logic_cluster/lc_6/in_1

T_1_10_wire_logic_cluster/lc_7/out
T_1_5_sp12_v_t_22
T_1_8_lc_trk_g2_2
T_1_8_wire_logic_cluster/lc_3/in_1

T_1_10_wire_logic_cluster/lc_7/out
T_2_10_lc_trk_g1_7
T_2_10_wire_logic_cluster/lc_6/in_0

T_1_10_wire_logic_cluster/lc_7/out
T_1_9_lc_trk_g0_7
T_1_9_wire_logic_cluster/lc_3/in_0

T_1_10_wire_logic_cluster/lc_7/out
T_2_10_lc_trk_g1_7
T_2_10_wire_logic_cluster/lc_2/in_0

T_1_10_wire_logic_cluster/lc_7/out
T_1_9_lc_trk_g1_7
T_1_9_wire_logic_cluster/lc_1/in_1

T_1_10_wire_logic_cluster/lc_7/out
T_1_9_lc_trk_g1_7
T_1_9_input_2_4
T_1_9_wire_logic_cluster/lc_4/in_2

T_1_10_wire_logic_cluster/lc_7/out
T_2_10_lc_trk_g1_7
T_2_10_wire_logic_cluster/lc_5/in_3

T_1_10_wire_logic_cluster/lc_7/out
T_2_10_lc_trk_g1_7
T_2_10_wire_logic_cluster/lc_3/in_3

End 

Net : uu0.un88_ci_3
T_1_8_wire_logic_cluster/lc_5/out
T_1_7_sp4_v_t_42
T_1_10_lc_trk_g1_2
T_1_10_input_2_7
T_1_10_wire_logic_cluster/lc_7/in_2

T_1_8_wire_logic_cluster/lc_5/out
T_1_7_sp4_v_t_42
T_1_11_lc_trk_g0_7
T_1_11_wire_logic_cluster/lc_7/in_0

End 

Net : uu0.l_countZ0Z_4
T_1_9_wire_logic_cluster/lc_5/out
T_1_8_lc_trk_g1_5
T_1_8_wire_logic_cluster/lc_5/in_1

T_1_9_wire_logic_cluster/lc_5/out
T_1_10_lc_trk_g0_5
T_1_10_wire_logic_cluster/lc_0/in_3

T_1_9_wire_logic_cluster/lc_5/out
T_1_9_lc_trk_g1_5
T_1_9_wire_logic_cluster/lc_5/in_3

T_1_9_wire_logic_cluster/lc_5/out
T_1_8_lc_trk_g0_5
T_1_8_wire_logic_cluster/lc_4/in_3

End 

Net : buart.Z_tx.un1_bitcount_c3_cascade_
T_2_13_wire_logic_cluster/lc_1/ltout
T_2_13_wire_logic_cluster/lc_2/in_2

End 

Net : buart.Z_tx.bitcountZ0Z_1
T_2_13_wire_logic_cluster/lc_0/out
T_2_13_lc_trk_g3_0
T_2_13_wire_logic_cluster/lc_4/in_1

T_2_13_wire_logic_cluster/lc_0/out
T_2_13_lc_trk_g3_0
T_2_13_wire_logic_cluster/lc_5/in_0

T_2_13_wire_logic_cluster/lc_0/out
T_2_13_lc_trk_g3_0
T_2_13_wire_logic_cluster/lc_1/in_0

T_2_13_wire_logic_cluster/lc_0/out
T_2_13_lc_trk_g3_0
T_2_13_wire_logic_cluster/lc_0/in_1

End 

Net : uu2.un306_ci
T_4_12_wire_logic_cluster/lc_7/out
T_4_9_sp4_v_t_38
T_4_10_lc_trk_g3_6
T_4_10_wire_logic_cluster/lc_6/in_3

T_4_12_wire_logic_cluster/lc_7/out
T_4_9_sp4_v_t_38
T_4_10_lc_trk_g3_6
T_4_10_wire_logic_cluster/lc_5/in_0

T_4_12_wire_logic_cluster/lc_7/out
T_5_11_lc_trk_g3_7
T_5_11_wire_logic_cluster/lc_0/in_0

T_4_12_wire_logic_cluster/lc_7/out
T_5_11_lc_trk_g3_7
T_5_11_wire_logic_cluster/lc_1/in_3

T_4_12_wire_logic_cluster/lc_7/out
T_4_11_lc_trk_g1_7
T_4_11_wire_logic_cluster/lc_5/in_3

End 

Net : uu2.l_countZ0Z_1
T_4_10_wire_logic_cluster/lc_1/out
T_4_8_sp4_v_t_47
T_4_12_lc_trk_g0_2
T_4_12_wire_logic_cluster/lc_7/in_1

T_4_10_wire_logic_cluster/lc_1/out
T_4_11_lc_trk_g0_1
T_4_11_wire_logic_cluster/lc_2/in_1

T_4_10_wire_logic_cluster/lc_1/out
T_4_8_sp4_v_t_47
T_4_12_lc_trk_g0_2
T_4_12_wire_logic_cluster/lc_1/in_1

T_4_10_wire_logic_cluster/lc_1/out
T_4_11_lc_trk_g0_1
T_4_11_wire_logic_cluster/lc_4/in_1

T_4_10_wire_logic_cluster/lc_1/out
T_4_10_lc_trk_g1_1
T_4_10_wire_logic_cluster/lc_1/in_3

End 

Net : Lab_UT.dictrl.next_state_out_2
T_9_12_wire_logic_cluster/lc_0/out
T_9_12_lc_trk_g2_0
T_9_12_wire_logic_cluster/lc_5/in_3

End 

Net : uu2.N_105
T_4_5_wire_logic_cluster/lc_6/out
T_5_3_sp4_v_t_40
T_4_7_lc_trk_g1_5
T_4_7_wire_logic_cluster/lc_7/in_1

End 

Net : uu2.N_102
T_4_5_wire_logic_cluster/lc_3/out
T_4_5_lc_trk_g1_3
T_4_5_wire_logic_cluster/lc_6/in_0

T_4_5_wire_logic_cluster/lc_3/out
T_4_4_sp12_v_t_22
T_4_7_lc_trk_g2_2
T_4_7_input_2_6
T_4_7_wire_logic_cluster/lc_6/in_2

T_4_5_wire_logic_cluster/lc_3/out
T_5_5_lc_trk_g0_3
T_5_5_wire_logic_cluster/lc_4/in_1

End 

Net : uu2.l_countZ0Z_0
T_4_10_wire_logic_cluster/lc_2/out
T_4_9_sp4_v_t_36
T_4_12_lc_trk_g0_4
T_4_12_wire_logic_cluster/lc_7/in_3

T_4_10_wire_logic_cluster/lc_2/out
T_4_11_lc_trk_g0_2
T_4_11_wire_logic_cluster/lc_1/in_3

T_4_10_wire_logic_cluster/lc_2/out
T_4_9_sp4_v_t_36
T_4_12_lc_trk_g0_4
T_4_12_wire_logic_cluster/lc_1/in_3

T_4_10_wire_logic_cluster/lc_2/out
T_4_11_lc_trk_g0_2
T_4_11_wire_logic_cluster/lc_3/in_3

T_4_10_wire_logic_cluster/lc_2/out
T_4_10_lc_trk_g3_2
T_4_10_wire_logic_cluster/lc_1/in_0

T_4_10_wire_logic_cluster/lc_2/out
T_4_10_lc_trk_g3_2
T_4_10_wire_logic_cluster/lc_2/in_3

End 

Net : Lab_UT.q_5_0_cascade_
T_7_10_wire_logic_cluster/lc_5/ltout
T_7_10_wire_logic_cluster/lc_6/in_2

End 

Net : uu2.N_102_cascade_
T_4_5_wire_logic_cluster/lc_3/ltout
T_4_5_wire_logic_cluster/lc_4/in_2

End 

Net : uu2.N_106
T_4_5_wire_logic_cluster/lc_4/out
T_4_4_lc_trk_g1_4
T_4_4_wire_logic_cluster/lc_1/in_0

T_4_5_wire_logic_cluster/lc_4/out
T_5_5_lc_trk_g0_4
T_5_5_wire_logic_cluster/lc_2/in_0

T_4_5_wire_logic_cluster/lc_4/out
T_5_5_lc_trk_g0_4
T_5_5_wire_logic_cluster/lc_3/in_1

End 

Net : uu2.N_61_i
T_4_4_wire_logic_cluster/lc_1/out
T_4_5_lc_trk_g0_1
T_4_5_input_2_5
T_4_5_wire_logic_cluster/lc_5/in_2

End 

Net : uu0.un220_ci_cascade_
T_2_10_wire_logic_cluster/lc_6/ltout
T_2_10_wire_logic_cluster/lc_7/in_2

End 

Net : uu0.un198_ci_2
T_1_9_wire_logic_cluster/lc_7/out
T_2_10_lc_trk_g3_7
T_2_10_input_2_6
T_2_10_wire_logic_cluster/lc_6/in_2

T_1_9_wire_logic_cluster/lc_7/out
T_2_10_lc_trk_g3_7
T_2_10_wire_logic_cluster/lc_3/in_1

T_1_9_wire_logic_cluster/lc_7/out
T_1_8_lc_trk_g1_7
T_1_8_input_2_2
T_1_8_wire_logic_cluster/lc_2/in_2

End 

Net : uu2.un1_l_count_1_0
T_4_11_wire_logic_cluster/lc_2/out
T_4_8_sp4_v_t_44
T_0_8_span4_horz_3
T_2_8_lc_trk_g2_3
T_2_8_wire_logic_cluster/lc_6/in_3

T_4_11_wire_logic_cluster/lc_2/out
T_4_8_sp4_v_t_44
T_4_9_lc_trk_g3_4
T_4_9_wire_logic_cluster/lc_6/in_1

End 

Net : uu2.un1_l_count_1_3
T_4_12_wire_logic_cluster/lc_2/out
T_4_11_lc_trk_g1_2
T_4_11_wire_logic_cluster/lc_2/in_3

T_4_12_wire_logic_cluster/lc_2/out
T_4_11_lc_trk_g1_2
T_4_11_wire_logic_cluster/lc_4/in_3

End 

Net : uu2.l_countZ0Z_7
T_4_10_wire_logic_cluster/lc_5/out
T_4_9_sp4_v_t_42
T_4_12_lc_trk_g1_2
T_4_12_wire_logic_cluster/lc_2/in_1

T_4_10_wire_logic_cluster/lc_5/out
T_4_10_lc_trk_g2_5
T_4_10_wire_logic_cluster/lc_6/in_1

T_4_10_wire_logic_cluster/lc_5/out
T_4_10_lc_trk_g2_5
T_4_10_input_2_5
T_4_10_wire_logic_cluster/lc_5/in_2

End 

Net : uu0.l_countZ0Z_10
T_1_9_wire_logic_cluster/lc_1/out
T_1_10_lc_trk_g1_1
T_1_10_wire_logic_cluster/lc_0/in_0

T_1_9_wire_logic_cluster/lc_1/out
T_1_9_lc_trk_g0_1
T_1_9_wire_logic_cluster/lc_6/in_1

T_1_9_wire_logic_cluster/lc_1/out
T_2_9_sp4_h_l_2
T_4_9_lc_trk_g2_7
T_4_9_wire_logic_cluster/lc_7/in_0

T_1_9_wire_logic_cluster/lc_1/out
T_1_9_lc_trk_g0_1
T_1_9_input_2_1
T_1_9_wire_logic_cluster/lc_1/in_2

End 

Net : uu0.un4_l_count_13_cascade_
T_1_10_wire_logic_cluster/lc_0/ltout
T_1_10_wire_logic_cluster/lc_1/in_2

End 

Net : uu0.l_countZ0Z_14
T_1_9_wire_logic_cluster/lc_4/out
T_1_10_lc_trk_g1_4
T_1_10_wire_logic_cluster/lc_0/in_1

T_1_9_wire_logic_cluster/lc_4/out
T_1_9_lc_trk_g0_4
T_1_9_wire_logic_cluster/lc_7/in_3

T_1_9_wire_logic_cluster/lc_4/out
T_1_9_lc_trk_g0_4
T_1_9_wire_logic_cluster/lc_2/in_0

T_1_9_wire_logic_cluster/lc_4/out
T_1_9_lc_trk_g0_4
T_1_9_wire_logic_cluster/lc_4/in_0

End 

Net : Lab_UT.bcd2segment1.N_42_i
T_6_10_wire_logic_cluster/lc_1/out
T_6_10_lc_trk_g1_1
T_6_10_wire_logic_cluster/lc_0/in_0

End 

Net : uu0.l_countZ0Z_15
T_1_9_wire_logic_cluster/lc_3/out
T_1_10_lc_trk_g1_3
T_1_10_input_2_0
T_1_10_wire_logic_cluster/lc_0/in_2

T_1_9_wire_logic_cluster/lc_3/out
T_1_9_lc_trk_g1_3
T_1_9_wire_logic_cluster/lc_7/in_1

T_1_9_wire_logic_cluster/lc_3/out
T_1_9_lc_trk_g1_3
T_1_9_wire_logic_cluster/lc_3/in_3

End 

Net : uu0.delay_lineZ0Z_1
T_5_11_wire_logic_cluster/lc_7/out
T_5_10_sp4_v_t_46
T_2_10_sp4_h_l_11
T_1_10_lc_trk_g0_3
T_1_10_wire_logic_cluster/lc_2/in_1

End 

Net : Lab_UT.N_9_0
T_5_10_wire_logic_cluster/lc_7/out
T_3_10_sp12_h_l_1
T_8_10_lc_trk_g1_5
T_8_10_wire_logic_cluster/lc_2/in_0

T_5_10_wire_logic_cluster/lc_7/out
T_3_10_sp12_h_l_1
T_8_10_lc_trk_g1_5
T_8_10_wire_logic_cluster/lc_3/in_1

T_5_10_wire_logic_cluster/lc_7/out
T_3_10_sp12_h_l_1
T_8_10_lc_trk_g1_5
T_8_10_input_2_4
T_8_10_wire_logic_cluster/lc_4/in_2

End 

Net : Lab_UT.bcd2segment1.m68_amZ0
T_6_7_wire_logic_cluster/lc_4/out
T_5_8_lc_trk_g0_4
T_5_8_wire_logic_cluster/lc_1/in_3

End 

Net : Lab_UT.bcd2segment1.i6_mux_cascade_
T_6_7_wire_logic_cluster/lc_3/ltout
T_6_7_wire_logic_cluster/lc_4/in_2

End 

Net : uu0.un66_ci
T_1_11_wire_logic_cluster/lc_6/out
T_1_10_lc_trk_g0_6
T_1_10_wire_logic_cluster/lc_7/in_1

T_1_11_wire_logic_cluster/lc_6/out
T_1_5_sp12_v_t_23
T_1_8_lc_trk_g2_3
T_1_8_wire_logic_cluster/lc_4/in_1

T_1_11_wire_logic_cluster/lc_6/out
T_1_5_sp12_v_t_23
T_1_7_lc_trk_g3_4
T_1_7_wire_logic_cluster/lc_2/in_1

T_1_11_wire_logic_cluster/lc_6/out
T_1_8_sp4_v_t_36
T_1_9_lc_trk_g3_4
T_1_9_wire_logic_cluster/lc_5/in_0

End 

Net : Lab_UT.dictrl.next_state_RNI72HD1Z0Z_1_cascade_
T_7_11_wire_logic_cluster/lc_1/ltout
T_7_11_wire_logic_cluster/lc_2/in_2

End 

Net : uu2.l_countZ0Z_3
T_5_11_wire_logic_cluster/lc_6/out
T_4_12_lc_trk_g1_6
T_4_12_wire_logic_cluster/lc_7/in_0

T_5_11_wire_logic_cluster/lc_6/out
T_4_12_lc_trk_g1_6
T_4_12_wire_logic_cluster/lc_2/in_3

T_5_11_wire_logic_cluster/lc_6/out
T_5_11_lc_trk_g3_6
T_5_11_wire_logic_cluster/lc_6/in_3

End 

Net : buart.Z_rx.bitcount_cry_3
T_9_10_wire_logic_cluster/lc_3/cout
T_9_10_wire_logic_cluster/lc_4/in_3

End 

Net : Lab_UT.bcd2segment1.m42_bmZ0
T_9_10_wire_logic_cluster/lc_6/out
T_10_9_sp4_v_t_45
T_7_9_sp4_h_l_8
T_6_9_lc_trk_g1_0
T_6_9_wire_logic_cluster/lc_6/in_3

End 

Net : Lab_UT.cnt_1
T_5_4_wire_logic_cluster/lc_2/out
T_6_3_sp4_v_t_37
T_7_7_sp4_h_l_6
T_10_7_sp4_v_t_43
T_9_10_lc_trk_g3_3
T_9_10_input_2_6
T_9_10_wire_logic_cluster/lc_6/in_2

T_5_4_wire_logic_cluster/lc_2/out
T_5_2_sp12_v_t_23
T_5_9_lc_trk_g2_3
T_5_9_wire_logic_cluster/lc_0/in_3

T_5_4_wire_logic_cluster/lc_2/out
T_6_3_sp4_v_t_37
T_6_7_sp4_v_t_45
T_6_9_lc_trk_g2_0
T_6_9_wire_logic_cluster/lc_7/in_1

T_5_4_wire_logic_cluster/lc_2/out
T_5_2_sp12_v_t_23
T_5_9_lc_trk_g2_3
T_5_9_input_2_7
T_5_9_wire_logic_cluster/lc_7/in_2

T_5_4_wire_logic_cluster/lc_2/out
T_5_2_sp12_v_t_23
T_5_7_lc_trk_g3_7
T_5_7_input_2_0
T_5_7_wire_logic_cluster/lc_0/in_2

T_5_4_wire_logic_cluster/lc_2/out
T_5_2_sp12_v_t_23
T_5_9_lc_trk_g2_3
T_5_9_input_2_1
T_5_9_wire_logic_cluster/lc_1/in_2

T_5_4_wire_logic_cluster/lc_2/out
T_6_3_sp4_v_t_37
T_6_7_lc_trk_g1_0
T_6_7_wire_logic_cluster/lc_4/in_1

T_5_4_wire_logic_cluster/lc_2/out
T_6_3_sp4_v_t_37
T_6_7_sp4_v_t_45
T_6_9_lc_trk_g2_0
T_6_9_wire_logic_cluster/lc_5/in_1

T_5_4_wire_logic_cluster/lc_2/out
T_5_2_sp12_v_t_23
T_5_4_sp4_v_t_43
T_4_8_lc_trk_g1_6
T_4_8_wire_logic_cluster/lc_2/in_1

T_5_4_wire_logic_cluster/lc_2/out
T_5_2_sp12_v_t_23
T_5_7_lc_trk_g3_7
T_5_7_wire_logic_cluster/lc_6/in_0

T_5_4_wire_logic_cluster/lc_2/out
T_5_2_sp12_v_t_23
T_5_10_lc_trk_g3_0
T_5_10_wire_logic_cluster/lc_5/in_0

T_5_4_wire_logic_cluster/lc_2/out
T_5_2_sp12_v_t_23
T_5_10_lc_trk_g3_0
T_5_10_wire_logic_cluster/lc_4/in_1

T_5_4_wire_logic_cluster/lc_2/out
T_5_2_sp12_v_t_23
T_5_10_lc_trk_g3_0
T_5_10_input_2_3
T_5_10_wire_logic_cluster/lc_3/in_2

T_5_4_wire_logic_cluster/lc_2/out
T_5_2_sp12_v_t_23
T_5_7_lc_trk_g3_7
T_5_7_wire_logic_cluster/lc_1/in_3

T_5_4_wire_logic_cluster/lc_2/out
T_5_4_lc_trk_g3_2
T_5_4_wire_logic_cluster/lc_2/in_3

End 

Net : vbuf_tx_data_rdy
T_4_9_wire_logic_cluster/lc_6/out
T_5_8_sp4_v_t_45
T_2_12_sp4_h_l_1
T_1_12_lc_trk_g0_1
T_1_12_wire_logic_cluster/lc_0/in_1

T_4_9_wire_logic_cluster/lc_6/out
T_4_9_sp4_h_l_1
T_3_9_sp4_v_t_42
T_0_13_span4_horz_13
T_2_13_lc_trk_g2_5
T_2_13_wire_logic_cluster/lc_2/in_1

T_4_9_wire_logic_cluster/lc_6/out
T_4_9_sp4_h_l_1
T_3_9_sp4_v_t_42
T_2_13_lc_trk_g1_7
T_2_13_wire_logic_cluster/lc_6/in_0

T_4_9_wire_logic_cluster/lc_6/out
T_5_8_sp4_v_t_45
T_2_12_sp4_h_l_1
T_2_12_lc_trk_g0_4
T_2_12_wire_logic_cluster/lc_0/in_0

T_4_9_wire_logic_cluster/lc_6/out
T_4_9_sp4_h_l_1
T_3_9_sp4_v_t_42
T_2_13_lc_trk_g1_7
T_2_13_input_2_0
T_2_13_wire_logic_cluster/lc_0/in_2

T_4_9_wire_logic_cluster/lc_6/out
T_4_6_sp4_v_t_36
T_0_6_span4_horz_1
T_1_6_lc_trk_g0_4
T_1_6_wire_logic_cluster/lc_2/in_0

T_4_9_wire_logic_cluster/lc_6/out
T_4_7_sp4_v_t_41
T_0_7_span4_horz_10
T_2_7_lc_trk_g3_2
T_2_7_wire_logic_cluster/lc_1/in_0

T_4_9_wire_logic_cluster/lc_6/out
T_4_6_sp4_v_t_36
T_0_6_span4_horz_1
T_1_6_lc_trk_g0_4
T_1_6_wire_logic_cluster/lc_0/in_0

T_4_9_wire_logic_cluster/lc_6/out
T_4_6_sp4_v_t_36
T_0_6_span4_horz_1
T_1_6_lc_trk_g0_4
T_1_6_wire_logic_cluster/lc_4/in_0

T_4_9_wire_logic_cluster/lc_6/out
T_4_6_sp4_v_t_36
T_0_6_span4_horz_1
T_1_6_lc_trk_g0_4
T_1_6_wire_logic_cluster/lc_6/in_0

T_4_9_wire_logic_cluster/lc_6/out
T_4_7_sp4_v_t_41
T_0_7_span4_horz_10
T_2_7_lc_trk_g3_2
T_2_7_wire_logic_cluster/lc_2/in_1

T_4_9_wire_logic_cluster/lc_6/out
T_4_7_sp4_v_t_41
T_0_7_span4_horz_10
T_2_7_lc_trk_g3_2
T_2_7_wire_logic_cluster/lc_0/in_1

T_4_9_wire_logic_cluster/lc_6/out
T_4_6_sp4_v_t_36
T_0_6_span4_horz_1
T_1_6_lc_trk_g0_4
T_1_6_wire_logic_cluster/lc_3/in_1

T_4_9_wire_logic_cluster/lc_6/out
T_4_6_sp4_v_t_36
T_0_6_span4_horz_1
T_1_6_lc_trk_g0_4
T_1_6_wire_logic_cluster/lc_5/in_1

T_4_9_wire_logic_cluster/lc_6/out
T_4_6_sp4_v_t_36
T_0_6_span4_horz_1
T_1_6_lc_trk_g0_4
T_1_6_wire_logic_cluster/lc_1/in_3

T_4_9_wire_logic_cluster/lc_6/out
T_4_9_lc_trk_g0_6
T_4_9_input_2_6
T_4_9_wire_logic_cluster/lc_6/in_2

End 

Net : uu2.l_countZ0Z_2
T_5_12_wire_logic_cluster/lc_1/out
T_4_12_lc_trk_g2_1
T_4_12_input_2_7
T_4_12_wire_logic_cluster/lc_7/in_2

T_5_12_wire_logic_cluster/lc_1/out
T_4_11_lc_trk_g3_1
T_4_11_wire_logic_cluster/lc_2/in_0

T_5_12_wire_logic_cluster/lc_1/out
T_4_11_lc_trk_g3_1
T_4_11_wire_logic_cluster/lc_4/in_0

T_5_12_wire_logic_cluster/lc_1/out
T_5_11_lc_trk_g1_1
T_5_11_wire_logic_cluster/lc_6/in_0

T_5_12_wire_logic_cluster/lc_1/out
T_5_12_lc_trk_g3_1
T_5_12_wire_logic_cluster/lc_1/in_3

End 

Net : Lab_UT.didp.countrce2.un15_ce_2_cascade_
T_11_9_wire_logic_cluster/lc_2/ltout
T_11_9_wire_logic_cluster/lc_3/in_2

End 

Net : uu2.un404_ci
T_2_6_wire_logic_cluster/lc_4/out
T_2_2_sp4_v_t_45
T_2_4_lc_trk_g3_0
T_2_4_wire_logic_cluster/lc_7/in_0

T_2_6_wire_logic_cluster/lc_4/out
T_2_5_sp4_v_t_40
T_2_8_lc_trk_g0_0
T_2_8_wire_logic_cluster/lc_1/in_1

T_2_6_wire_logic_cluster/lc_4/out
T_2_5_sp4_v_t_40
T_2_8_lc_trk_g0_0
T_2_8_input_2_0
T_2_8_wire_logic_cluster/lc_0/in_2

T_2_6_wire_logic_cluster/lc_4/out
T_2_2_sp4_v_t_45
T_2_4_lc_trk_g3_0
T_2_4_wire_logic_cluster/lc_0/in_3

End 

Net : uu2.r_addrZ0Z_2
T_9_8_wire_logic_cluster/lc_6/out
T_9_6_sp4_v_t_41
T_6_6_sp4_h_l_4
T_2_6_sp4_h_l_4
T_2_6_lc_trk_g1_1
T_2_6_wire_logic_cluster/lc_4/in_0

T_9_8_wire_logic_cluster/lc_6/out
T_7_8_sp4_h_l_9
T_6_4_sp4_v_t_39
T_3_4_sp4_h_l_8
T_2_4_lc_trk_g0_0
T_2_4_wire_logic_cluster/lc_4/in_0

T_9_8_wire_logic_cluster/lc_6/out
T_9_6_sp4_v_t_41
T_6_6_sp4_h_l_4
T_2_6_sp4_h_l_4
T_3_6_lc_trk_g2_4
T_3_6_input0_2
T_3_6_wire_bram/ram/RADDR_2

T_9_8_wire_logic_cluster/lc_6/out
T_9_8_lc_trk_g1_6
T_9_8_wire_logic_cluster/lc_6/in_1

End 

Net : Lab_UT.dictrl.next_state_RNI95NC1Z0Z_0
T_8_11_wire_logic_cluster/lc_1/out
T_8_11_lc_trk_g0_1
T_8_11_input_2_7
T_8_11_wire_logic_cluster/lc_7/in_2

T_8_11_wire_logic_cluster/lc_1/out
T_8_12_lc_trk_g0_1
T_8_12_input_2_5
T_8_12_wire_logic_cluster/lc_5/in_2

End 

Net : uu2.r_addrZ0Z_1
T_9_8_wire_logic_cluster/lc_7/out
T_9_6_sp4_v_t_43
T_6_6_sp4_h_l_0
T_2_6_sp4_h_l_0
T_2_6_lc_trk_g0_5
T_2_6_wire_logic_cluster/lc_4/in_1

T_9_8_wire_logic_cluster/lc_7/out
T_9_6_sp4_v_t_43
T_6_6_sp4_h_l_0
T_2_6_sp4_h_l_0
T_0_6_span4_horz_37
T_0_6_span4_horz_13
T_3_2_sp4_v_t_43
T_2_4_lc_trk_g1_6
T_2_4_wire_logic_cluster/lc_4/in_1

T_9_8_wire_logic_cluster/lc_7/out
T_9_6_sp4_v_t_43
T_6_6_sp4_h_l_0
T_2_6_sp4_h_l_0
T_3_6_lc_trk_g3_0
T_3_6_input0_1
T_3_6_wire_bram/ram/RADDR_1

T_9_8_wire_logic_cluster/lc_7/out
T_9_8_lc_trk_g0_7
T_9_8_wire_logic_cluster/lc_7/in_0

T_9_8_wire_logic_cluster/lc_7/out
T_9_8_lc_trk_g0_7
T_9_8_wire_logic_cluster/lc_6/in_3

End 

Net : uu0.un165_ci_0
T_2_7_wire_logic_cluster/lc_6/out
T_1_7_lc_trk_g3_6
T_1_7_input_2_1
T_1_7_wire_logic_cluster/lc_1/in_2

End 

Net : uu0.un154_ci_9
T_1_9_wire_logic_cluster/lc_6/out
T_2_6_sp4_v_t_37
T_2_7_lc_trk_g2_5
T_2_7_wire_logic_cluster/lc_6/in_3

T_1_9_wire_logic_cluster/lc_6/out
T_1_3_sp12_v_t_23
T_1_7_lc_trk_g2_0
T_1_7_input_2_6
T_1_7_wire_logic_cluster/lc_6/in_2

T_1_9_wire_logic_cluster/lc_6/out
T_1_9_lc_trk_g3_6
T_1_9_wire_logic_cluster/lc_2/in_1

T_1_9_wire_logic_cluster/lc_6/out
T_1_9_lc_trk_g3_6
T_1_9_wire_logic_cluster/lc_4/in_3

End 

Net : uu2.l_countZ0Z_8
T_5_12_wire_logic_cluster/lc_7/out
T_4_12_lc_trk_g3_7
T_4_12_input_2_2
T_4_12_wire_logic_cluster/lc_2/in_2

T_5_12_wire_logic_cluster/lc_7/out
T_4_11_lc_trk_g2_7
T_4_11_wire_logic_cluster/lc_7/in_0

T_5_12_wire_logic_cluster/lc_7/out
T_5_12_lc_trk_g1_7
T_5_12_wire_logic_cluster/lc_7/in_1

End 

Net : Lab_UT.q_5_1_cascade_
T_6_11_wire_logic_cluster/lc_2/ltout
T_6_11_wire_logic_cluster/lc_3/in_2

End 

Net : uu0.un143_ci_0
T_4_9_wire_logic_cluster/lc_7/out
T_4_6_sp4_v_t_38
T_0_10_span4_horz_8
T_2_10_lc_trk_g3_0
T_2_10_wire_logic_cluster/lc_5/in_0

End 

Net : buart.Z_tx.bitcount_RNIVE1P1Z0Z_2_cascade_
T_2_13_wire_logic_cluster/lc_4/ltout
T_2_13_wire_logic_cluster/lc_5/in_2

End 

Net : buart.Z_tx.bitcount_RNO_0Z0Z_2_cascade_
T_2_13_wire_logic_cluster/lc_5/ltout
T_2_13_wire_logic_cluster/lc_6/in_2

End 

Net : uu2.un1_l_count_2_0
T_4_11_wire_logic_cluster/lc_4/out
T_5_11_lc_trk_g1_4
T_5_11_wire_logic_cluster/lc_6/in_1

T_4_11_wire_logic_cluster/lc_4/out
T_5_11_lc_trk_g1_4
T_5_11_wire_logic_cluster/lc_4/in_3

T_4_11_wire_logic_cluster/lc_4/out
T_4_11_lc_trk_g0_4
T_4_11_wire_logic_cluster/lc_7/in_3

End 

Net : Lab_UT.N_27_i
T_7_4_wire_logic_cluster/lc_0/out
T_7_2_sp4_v_t_45
T_7_6_sp4_v_t_45
T_7_9_lc_trk_g0_5
T_7_9_wire_logic_cluster/lc_2/in_1

T_7_4_wire_logic_cluster/lc_0/out
T_7_2_sp4_v_t_45
T_7_6_sp4_v_t_45
T_7_9_lc_trk_g0_5
T_7_9_input_2_3
T_7_9_wire_logic_cluster/lc_3/in_2

End 

Net : Lab_UT.m68_0_ns
T_8_14_wire_logic_cluster/lc_2/out
T_8_11_sp4_v_t_44
T_9_11_sp4_h_l_9
T_9_11_lc_trk_g0_4
T_9_11_wire_logic_cluster/lc_5/s_r

End 

Net : uu2.N_12_i_cascade_
T_9_6_wire_logic_cluster/lc_4/ltout
T_9_6_wire_logic_cluster/lc_5/in_2

End 

Net : Lab_UT.didp.countrce3.q_RNO_0Z0Z_3
T_9_9_wire_logic_cluster/lc_4/out
T_10_9_sp4_h_l_8
T_6_9_sp4_h_l_8
T_7_9_lc_trk_g3_0
T_7_9_wire_logic_cluster/lc_3/in_0

End 

Net : Lab_UT.bcd2segment1.m59_bmZ0
T_5_9_wire_logic_cluster/lc_0/out
T_5_6_sp4_v_t_40
T_5_7_lc_trk_g2_0
T_5_7_wire_logic_cluster/lc_7/in_1

End 

Net : Lab_UT.dictrl.next_state_out_0
T_8_11_wire_logic_cluster/lc_7/out
T_8_11_lc_trk_g1_7
T_8_11_wire_logic_cluster/lc_1/in_1

End 

Net : uu2.vram_rd_clk_detZ0Z_1
T_2_9_wire_logic_cluster/lc_2/out
T_2_6_sp4_v_t_44
T_2_7_lc_trk_g3_4
T_2_7_wire_logic_cluster/lc_3/in_0

End 

Net : uu0.delay_lineZ0Z_0
T_2_11_wire_logic_cluster/lc_0/out
T_1_10_lc_trk_g3_0
T_1_10_wire_logic_cluster/lc_2/in_3

T_2_11_wire_logic_cluster/lc_0/out
T_3_11_sp4_h_l_0
T_5_11_lc_trk_g3_5
T_5_11_wire_logic_cluster/lc_7/in_3

End 

Net : uu2.vram_rd_clk_detZ0Z_0
T_2_9_wire_logic_cluster/lc_1/out
T_3_6_sp4_v_t_43
T_2_7_lc_trk_g3_3
T_2_7_wire_logic_cluster/lc_3/in_1

T_2_9_wire_logic_cluster/lc_1/out
T_2_9_lc_trk_g2_1
T_2_9_wire_logic_cluster/lc_2/in_3

End 

Net : Lab_UT.alarmcharZ0Z_1
T_6_10_wire_logic_cluster/lc_4/out
T_7_10_sp4_h_l_8
T_9_10_lc_trk_g3_5
T_9_10_wire_logic_cluster/lc_6/in_0

T_6_10_wire_logic_cluster/lc_4/out
T_6_9_lc_trk_g1_4
T_6_9_wire_logic_cluster/lc_7/in_0

End 

Net : buart.Z_rx.Z_baudgen.un5_counter_cry_4
T_7_12_wire_logic_cluster/lc_3/cout
T_7_12_wire_logic_cluster/lc_4/in_3

End 

Net : buart.Z_rx.Z_baudgen.counter_RNO_0Z0Z_5
T_7_12_wire_logic_cluster/lc_4/out
T_6_12_lc_trk_g3_4
T_6_12_wire_logic_cluster/lc_5/in_0

End 

Net : Lab_UT.bcd2segment1.m68_bmZ0
T_5_7_wire_logic_cluster/lc_0/out
T_5_8_lc_trk_g0_0
T_5_8_wire_logic_cluster/lc_1/in_1

End 

Net : uu2.l_countZ0Z_6
T_5_11_wire_logic_cluster/lc_1/out
T_4_11_lc_trk_g2_1
T_4_11_wire_logic_cluster/lc_1/in_0

T_5_11_wire_logic_cluster/lc_1/out
T_4_11_lc_trk_g2_1
T_4_11_wire_logic_cluster/lc_3/in_0

T_5_11_wire_logic_cluster/lc_1/out
T_4_10_lc_trk_g3_1
T_4_10_wire_logic_cluster/lc_6/in_0

T_5_11_wire_logic_cluster/lc_1/out
T_5_11_sp4_h_l_7
T_5_11_lc_trk_g0_2
T_5_11_wire_logic_cluster/lc_1/in_1

T_5_11_wire_logic_cluster/lc_1/out
T_4_10_lc_trk_g3_1
T_4_10_wire_logic_cluster/lc_5/in_3

End 

Net : uu2.un1_l_count_1_2_0_cascade_
T_4_11_wire_logic_cluster/lc_1/ltout
T_4_11_wire_logic_cluster/lc_2/in_2

End 

Net : uu2.l_countZ0Z_9
T_4_11_wire_logic_cluster/lc_7/out
T_4_11_lc_trk_g0_7
T_4_11_input_2_1
T_4_11_wire_logic_cluster/lc_1/in_2

T_4_11_wire_logic_cluster/lc_7/out
T_4_11_lc_trk_g0_7
T_4_11_input_2_3
T_4_11_wire_logic_cluster/lc_3/in_2

T_4_11_wire_logic_cluster/lc_7/out
T_4_11_lc_trk_g0_7
T_4_11_input_2_7
T_4_11_wire_logic_cluster/lc_7/in_2

End 

Net : uu2.vbuf_raddr.un448_ci_0
T_2_6_wire_logic_cluster/lc_6/out
T_2_3_sp4_v_t_36
T_2_4_lc_trk_g2_4
T_2_4_wire_logic_cluster/lc_0/in_0

End 

Net : uu2.r_addrZ0Z_7
T_2_4_wire_logic_cluster/lc_7/out
T_2_2_sp4_v_t_43
T_2_6_lc_trk_g1_6
T_2_6_wire_logic_cluster/lc_6/in_1

T_2_4_wire_logic_cluster/lc_7/out
T_3_3_sp4_v_t_47
T_3_6_lc_trk_g0_7
T_3_6_input0_7
T_3_6_wire_bram/ram/RADDR_7

T_2_4_wire_logic_cluster/lc_7/out
T_2_4_lc_trk_g3_7
T_2_4_wire_logic_cluster/lc_7/in_1

End 

Net : uu2.r_addrZ0Z_3
T_2_4_wire_logic_cluster/lc_4/out
T_2_3_sp4_v_t_40
T_2_6_lc_trk_g0_0
T_2_6_input_2_4
T_2_6_wire_logic_cluster/lc_4/in_2

T_2_4_wire_logic_cluster/lc_4/out
T_2_2_sp4_v_t_37
T_3_6_sp4_h_l_6
T_3_6_lc_trk_g0_3
T_3_6_input0_3
T_3_6_wire_bram/ram/RADDR_3

T_2_4_wire_logic_cluster/lc_4/out
T_2_4_lc_trk_g0_4
T_2_4_input_2_4
T_2_4_wire_logic_cluster/lc_4/in_2

End 

Net : uu2.vbuf_raddr.un426_ci_3
T_2_6_wire_logic_cluster/lc_1/out
T_2_3_sp4_v_t_42
T_2_4_lc_trk_g3_2
T_2_4_wire_logic_cluster/lc_0/in_1

T_2_6_wire_logic_cluster/lc_1/out
T_2_3_sp4_v_t_42
T_2_4_lc_trk_g3_2
T_2_4_input_2_7
T_2_4_wire_logic_cluster/lc_7/in_2

End 

Net : uu2.r_addrZ0Z_4
T_2_8_wire_logic_cluster/lc_1/out
T_3_5_sp4_v_t_43
T_2_6_lc_trk_g3_3
T_2_6_wire_logic_cluster/lc_1/in_3

T_2_8_wire_logic_cluster/lc_1/out
T_3_5_sp4_v_t_43
T_2_6_lc_trk_g3_3
T_2_6_wire_logic_cluster/lc_5/in_3

T_2_8_wire_logic_cluster/lc_1/out
T_3_5_sp4_v_t_43
T_3_6_lc_trk_g3_3
T_3_6_input0_4
T_3_6_wire_bram/ram/RADDR_4

T_2_8_wire_logic_cluster/lc_1/out
T_2_8_lc_trk_g0_1
T_2_8_wire_logic_cluster/lc_1/in_0

T_2_8_wire_logic_cluster/lc_1/out
T_2_8_lc_trk_g0_1
T_2_8_wire_logic_cluster/lc_0/in_1

End 

Net : Lab_UT.alarmcharZ0Z_0
T_5_9_wire_logic_cluster/lc_2/out
T_5_9_sp4_h_l_9
T_5_9_lc_trk_g0_4
T_5_9_wire_logic_cluster/lc_0/in_0

End 

Net : Lab_UT.bcd2segment1.N_222_cascade_
T_6_10_wire_logic_cluster/lc_5/ltout
T_6_10_wire_logic_cluster/lc_6/in_2

End 

Net : Lab_UT.didp.ceZ0Z_2
T_9_9_wire_logic_cluster/lc_3/out
T_9_9_lc_trk_g0_3
T_9_9_wire_logic_cluster/lc_4/in_1

T_9_9_wire_logic_cluster/lc_3/out
T_10_8_sp4_v_t_39
T_11_8_sp4_h_l_2
T_10_4_sp4_v_t_42
T_7_4_sp4_h_l_7
T_7_4_lc_trk_g0_2
T_7_4_wire_logic_cluster/lc_6/in_0

T_9_9_wire_logic_cluster/lc_3/out
T_7_9_sp4_h_l_3
T_7_9_lc_trk_g0_6
T_7_9_wire_logic_cluster/lc_4/in_0

T_9_9_wire_logic_cluster/lc_3/out
T_7_9_sp4_h_l_3
T_7_9_lc_trk_g0_6
T_7_9_input_2_2
T_7_9_wire_logic_cluster/lc_2/in_2

End 

Net : Lab_UT.alarmcharZ0Z_2
T_6_9_wire_logic_cluster/lc_1/out
T_7_7_sp4_v_t_46
T_4_7_sp4_h_l_11
T_5_7_lc_trk_g3_3
T_5_7_wire_logic_cluster/lc_0/in_0

End 

Net : uu0.un187_ci_1_cascade_
T_1_9_wire_logic_cluster/lc_2/ltout
T_1_9_wire_logic_cluster/lc_3/in_2

End 

Net : uu2.r_addrZ0Z_5
T_2_8_wire_logic_cluster/lc_0/out
T_2_4_sp4_v_t_37
T_2_6_lc_trk_g2_0
T_2_6_wire_logic_cluster/lc_1/in_1

T_2_8_wire_logic_cluster/lc_0/out
T_2_4_sp4_v_t_37
T_2_6_lc_trk_g2_0
T_2_6_wire_logic_cluster/lc_5/in_1

T_2_8_wire_logic_cluster/lc_0/out
T_3_5_sp4_v_t_41
T_3_6_lc_trk_g2_1
T_3_6_input0_5
T_3_6_wire_bram/ram/RADDR_5

T_2_8_wire_logic_cluster/lc_0/out
T_2_8_lc_trk_g3_0
T_2_8_wire_logic_cluster/lc_0/in_3

End 

Net : Lab_UT.bcd2segment1.m52_bmZ0
T_6_9_wire_logic_cluster/lc_7/out
T_5_8_lc_trk_g3_7
T_5_8_wire_logic_cluster/lc_3/in_1

End 

Net : uu2.r_addrZ0Z_0
T_2_8_wire_logic_cluster/lc_3/out
T_2_5_sp4_v_t_46
T_2_6_lc_trk_g3_6
T_2_6_wire_logic_cluster/lc_4/in_3

T_2_8_wire_logic_cluster/lc_3/out
T_3_8_sp4_h_l_6
T_7_8_sp4_h_l_2
T_9_8_lc_trk_g3_7
T_9_8_wire_logic_cluster/lc_7/in_1

T_2_8_wire_logic_cluster/lc_3/out
T_3_8_sp4_h_l_6
T_7_8_sp4_h_l_2
T_9_8_lc_trk_g3_7
T_9_8_input_2_6
T_9_8_wire_logic_cluster/lc_6/in_2

T_2_8_wire_logic_cluster/lc_3/out
T_2_0_span12_vert_21
T_2_4_lc_trk_g3_6
T_2_4_wire_logic_cluster/lc_4/in_3

T_2_8_wire_logic_cluster/lc_3/out
T_3_5_sp4_v_t_47
T_3_6_lc_trk_g3_7
T_3_6_input0_0
T_3_6_wire_bram/ram/RADDR_0

T_2_8_wire_logic_cluster/lc_3/out
T_2_8_lc_trk_g1_3
T_2_8_wire_logic_cluster/lc_3/in_1

End 

Net : Lab_UT.didp.countrce2.un15_ce_2
T_11_9_wire_logic_cluster/lc_2/out
T_9_9_sp4_h_l_1
T_9_9_lc_trk_g1_4
T_9_9_input_2_3
T_9_9_wire_logic_cluster/lc_3/in_2

End 

Net : Lab_UT.bcd2segment1.m42_amZ0_cascade_
T_6_9_wire_logic_cluster/lc_5/ltout
T_6_9_wire_logic_cluster/lc_6/in_2

End 

Net : Lab_UT.bcd2segment1.i5_mux_cascade_
T_6_9_wire_logic_cluster/lc_4/ltout
T_6_9_wire_logic_cluster/lc_5/in_2

End 

Net : uu0.un154_ci_9_cascade_
T_1_9_wire_logic_cluster/lc_6/ltout
T_1_9_wire_logic_cluster/lc_7/in_2

End 

Net : Lab_UT.dictrl.state_0_RNIB7JE1Z0Z_1_cascade_
T_8_14_wire_logic_cluster/lc_5/ltout
T_8_14_wire_logic_cluster/lc_6/in_2

End 

Net : uu2.un1_l_count_2_0_cascade_
T_4_11_wire_logic_cluster/lc_4/ltout
T_4_11_wire_logic_cluster/lc_5/in_2

End 

Net : Lab_UT.alarmchar_2_1_1
T_4_8_wire_logic_cluster/lc_3/out
T_5_5_sp4_v_t_47
T_4_6_lc_trk_g3_7
T_4_6_wire_logic_cluster/lc_1/in_3

End 

Net : buart.Z_rx.Z_baudgen.counter_RNO_0Z0Z_4
T_7_12_wire_logic_cluster/lc_3/out
T_7_12_lc_trk_g1_3
T_7_12_wire_logic_cluster/lc_7/in_3

End 

Net : buart.Z_rx.Z_baudgen.un5_counter_cry_3
T_7_12_wire_logic_cluster/lc_2/cout
T_7_12_wire_logic_cluster/lc_3/in_3

Net : uu0.un99_ci_0
T_1_8_wire_logic_cluster/lc_6/out
T_1_7_lc_trk_g0_6
T_1_7_input_2_2
T_1_7_wire_logic_cluster/lc_2/in_2

End 

Net : uu2.r_addrZ0Z_6
T_2_6_wire_logic_cluster/lc_5/out
T_2_6_lc_trk_g2_5
T_2_6_wire_logic_cluster/lc_6/in_3

T_2_6_wire_logic_cluster/lc_5/out
T_2_2_sp4_v_t_47
T_2_4_lc_trk_g2_2
T_2_4_wire_logic_cluster/lc_7/in_3

T_2_6_wire_logic_cluster/lc_5/out
T_2_6_lc_trk_g2_5
T_2_6_wire_logic_cluster/lc_5/in_0

T_2_6_wire_logic_cluster/lc_5/out
T_3_6_lc_trk_g1_5
T_3_6_input0_6
T_3_6_wire_bram/ram/RADDR_6

End 

Net : buart.Z_rx.Z_baudgen.un5_counter_cry_1
T_7_12_wire_logic_cluster/lc_0/cout
T_7_12_wire_logic_cluster/lc_1/in_3

Net : buart.Z_rx.Z_baudgen.counter_RNO_0Z0Z_2
T_7_12_wire_logic_cluster/lc_1/out
T_7_12_lc_trk_g2_1
T_7_12_input_2_5
T_7_12_wire_logic_cluster/lc_5/in_2

End 

Net : uu2.un284_ci
T_4_12_wire_logic_cluster/lc_1/out
T_5_12_lc_trk_g1_1
T_5_12_wire_logic_cluster/lc_1/in_1

T_4_12_wire_logic_cluster/lc_1/out
T_5_11_lc_trk_g3_1
T_5_11_input_2_6
T_5_11_wire_logic_cluster/lc_6/in_2

End 

Net : uu2.un1_l_count_2_2_cascade_
T_4_11_wire_logic_cluster/lc_3/ltout
T_4_11_wire_logic_cluster/lc_4/in_2

End 

Net : Lab_UT.three_2_0
T_11_8_wire_logic_cluster/lc_3/out
T_11_9_lc_trk_g1_3
T_11_9_wire_logic_cluster/lc_5/in_1

T_11_8_wire_logic_cluster/lc_3/out
T_11_9_lc_trk_g1_3
T_11_9_wire_logic_cluster/lc_7/in_1

End 

Net : Lab_UT.didp.countrce2.un20_qPone_cascade_
T_11_9_wire_logic_cluster/lc_5/ltout
T_11_9_wire_logic_cluster/lc_6/in_2

End 

Net : uu0.un88_ci_3_cascade_
T_1_8_wire_logic_cluster/lc_5/ltout
T_1_8_wire_logic_cluster/lc_6/in_2

End 

Net : uu2.un404_ci_cascade_
T_2_6_wire_logic_cluster/lc_4/ltout
T_2_6_wire_logic_cluster/lc_5/in_2

End 

Net : vbuf_tx_data_7
T_2_5_wire_logic_cluster/lc_7/out
T_2_4_sp4_v_t_46
T_2_7_lc_trk_g1_6
T_2_7_wire_logic_cluster/lc_2/in_3

End 

Net : vbuf_tx_data_6
T_2_5_wire_logic_cluster/lc_6/out
T_3_4_sp4_v_t_45
T_2_7_lc_trk_g3_5
T_2_7_wire_logic_cluster/lc_1/in_3

End 

Net : vbuf_tx_data_5
T_2_5_wire_logic_cluster/lc_5/out
T_2_4_sp4_v_t_42
T_2_7_lc_trk_g1_2
T_2_7_wire_logic_cluster/lc_0/in_3

End 

Net : uu0.un55_ci
T_1_11_wire_logic_cluster/lc_3/out
T_2_10_lc_trk_g2_3
T_2_10_wire_logic_cluster/lc_1/in_0

End 

Net : resetGen.reset_countZ0Z_0
T_4_9_wire_logic_cluster/lc_5/out
T_4_9_lc_trk_g1_5
T_4_9_wire_logic_cluster/lc_3/in_3

T_4_9_wire_logic_cluster/lc_5/out
T_4_9_lc_trk_g1_5
T_4_9_wire_logic_cluster/lc_1/in_1

T_4_9_wire_logic_cluster/lc_5/out
T_4_9_lc_trk_g1_5
T_4_9_wire_logic_cluster/lc_5/in_1

T_4_9_wire_logic_cluster/lc_5/out
T_4_9_lc_trk_g1_5
T_4_9_input_2_0
T_4_9_wire_logic_cluster/lc_0/in_2

End 

Net : resetGen.un241_ci
T_4_9_wire_logic_cluster/lc_3/out
T_4_8_lc_trk_g1_3
T_4_8_wire_logic_cluster/lc_5/in_1

End 

Net : resetGen.reset_countZ0Z_1
T_4_9_wire_logic_cluster/lc_0/out
T_4_9_lc_trk_g0_0
T_4_9_wire_logic_cluster/lc_3/in_1

T_4_9_wire_logic_cluster/lc_0/out
T_4_9_lc_trk_g1_0
T_4_9_wire_logic_cluster/lc_1/in_0

T_4_9_wire_logic_cluster/lc_0/out
T_4_9_lc_trk_g1_0
T_4_9_wire_logic_cluster/lc_0/in_3

End 

Net : buart.Z_tx.Z_baudgen.un2_counter_cry_5
T_4_13_wire_logic_cluster/lc_4/cout
T_4_13_wire_logic_cluster/lc_5/in_3

End 

Net : Lab_UT.didp.resetZ0Z_2
T_8_10_wire_logic_cluster/lc_4/out
T_8_2_sp12_v_t_23
T_8_2_sp4_v_t_45
T_7_4_lc_trk_g2_0
T_7_4_input_2_6
T_7_4_wire_logic_cluster/lc_6/in_2

T_8_10_wire_logic_cluster/lc_4/out
T_7_9_lc_trk_g2_4
T_7_9_wire_logic_cluster/lc_2/in_0

T_8_10_wire_logic_cluster/lc_4/out
T_7_9_lc_trk_g2_4
T_7_9_input_2_4
T_7_9_wire_logic_cluster/lc_4/in_2

T_8_10_wire_logic_cluster/lc_4/out
T_7_9_lc_trk_g2_4
T_7_9_wire_logic_cluster/lc_3/in_3

End 

Net : Lab_UT.cnt_0
T_5_10_wire_logic_cluster/lc_4/out
T_6_10_sp12_h_l_0
T_5_0_span12_vert_19
T_5_4_lc_trk_g3_4
T_5_4_wire_logic_cluster/lc_2/in_1

T_5_10_wire_logic_cluster/lc_4/out
T_6_10_sp12_h_l_0
T_5_0_span12_vert_19
T_5_8_lc_trk_g3_4
T_5_8_wire_logic_cluster/lc_0/in_3

T_5_10_wire_logic_cluster/lc_4/out
T_5_10_lc_trk_g0_4
T_5_10_wire_logic_cluster/lc_4/in_0

T_5_10_wire_logic_cluster/lc_4/out
T_5_10_lc_trk_g0_4
T_5_10_wire_logic_cluster/lc_3/in_1

T_5_10_wire_logic_cluster/lc_4/out
T_5_10_lc_trk_g0_4
T_5_10_wire_logic_cluster/lc_5/in_3

End 

Net : Lab_UT.alarmchar10_i_2
T_2_8_wire_logic_cluster/lc_5/out
T_3_7_sp4_v_t_43
T_3_3_sp4_v_t_39
T_4_3_sp4_h_l_7
T_4_3_lc_trk_g1_2
T_4_3_wire_logic_cluster/lc_2/in_3

End 

Net : Lab_UT.didp.countrce1.un20_qPone_cascade_
T_11_10_wire_logic_cluster/lc_1/ltout
T_11_10_wire_logic_cluster/lc_2/in_2

End 

Net : Lab_UT.cnt_2
T_5_10_wire_logic_cluster/lc_5/out
T_5_8_sp4_v_t_39
T_5_4_sp4_v_t_40
T_5_7_lc_trk_g1_0
T_5_7_wire_logic_cluster/lc_7/in_0

T_5_10_wire_logic_cluster/lc_5/out
T_5_8_sp4_v_t_39
T_5_4_sp4_v_t_40
T_4_8_lc_trk_g1_5
T_4_8_wire_logic_cluster/lc_2/in_0

T_5_10_wire_logic_cluster/lc_5/out
T_5_8_sp4_v_t_39
T_5_4_sp4_v_t_40
T_5_8_lc_trk_g0_5
T_5_8_wire_logic_cluster/lc_1/in_0

T_5_10_wire_logic_cluster/lc_5/out
T_5_8_sp4_v_t_39
T_5_4_sp4_v_t_40
T_5_8_lc_trk_g0_5
T_5_8_wire_logic_cluster/lc_3/in_0

T_5_10_wire_logic_cluster/lc_5/out
T_6_9_sp4_v_t_43
T_6_5_sp4_v_t_44
T_5_7_lc_trk_g0_2
T_5_7_wire_logic_cluster/lc_1/in_1

T_5_10_wire_logic_cluster/lc_5/out
T_5_8_sp4_v_t_39
T_5_4_sp4_v_t_40
T_5_7_lc_trk_g1_0
T_5_7_wire_logic_cluster/lc_6/in_3

T_5_10_wire_logic_cluster/lc_5/out
T_6_9_lc_trk_g2_5
T_6_9_wire_logic_cluster/lc_6/in_1

T_5_10_wire_logic_cluster/lc_5/out
T_5_10_lc_trk_g1_5
T_5_10_wire_logic_cluster/lc_5/in_1

T_5_10_wire_logic_cluster/lc_5/out
T_5_10_lc_trk_g1_5
T_5_10_input_2_4
T_5_10_wire_logic_cluster/lc_4/in_2

T_5_10_wire_logic_cluster/lc_5/out
T_5_10_lc_trk_g1_5
T_5_10_wire_logic_cluster/lc_3/in_3

End 

Net : buart.Z_tx.Z_baudgen.un2_counter_cry_4
T_4_13_wire_logic_cluster/lc_3/cout
T_4_13_wire_logic_cluster/lc_4/in_3

Net : Lab_UT.didp.resetZ0Z_3
T_8_10_wire_logic_cluster/lc_2/out
T_9_7_sp4_v_t_45
T_6_11_sp4_h_l_8
T_6_11_lc_trk_g0_5
T_6_11_wire_logic_cluster/lc_3/in_0

T_8_10_wire_logic_cluster/lc_2/out
T_7_10_lc_trk_g3_2
T_7_10_wire_logic_cluster/lc_6/in_1

T_8_10_wire_logic_cluster/lc_2/out
T_7_10_lc_trk_g2_2
T_7_10_wire_logic_cluster/lc_7/in_1

T_8_10_wire_logic_cluster/lc_2/out
T_7_10_lc_trk_g2_2
T_7_10_input_2_4
T_7_10_wire_logic_cluster/lc_4/in_2

End 

Net : Lab_UT.alarmcharZ0Z_5
T_4_3_wire_logic_cluster/lc_2/out
T_2_3_sp4_h_l_1
T_5_3_sp4_v_t_43
T_5_7_lc_trk_g1_6
T_5_7_input_2_1
T_5_7_wire_logic_cluster/lc_1/in_2

End 

Net : Lab_UT.didp.ceZ0Z_3
T_8_10_wire_logic_cluster/lc_3/out
T_9_6_sp4_v_t_42
T_6_10_sp4_h_l_0
T_7_10_lc_trk_g3_0
T_7_10_wire_logic_cluster/lc_4/in_1

T_8_10_wire_logic_cluster/lc_3/out
T_9_7_sp4_v_t_47
T_6_11_sp4_h_l_3
T_6_11_lc_trk_g0_6
T_6_11_wire_logic_cluster/lc_3/in_1

T_8_10_wire_logic_cluster/lc_3/out
T_9_6_sp4_v_t_42
T_6_10_sp4_h_l_0
T_7_10_lc_trk_g3_0
T_7_10_input_2_7
T_7_10_wire_logic_cluster/lc_7/in_2

T_8_10_wire_logic_cluster/lc_3/out
T_9_6_sp4_v_t_42
T_6_10_sp4_h_l_0
T_7_10_lc_trk_g3_0
T_7_10_wire_logic_cluster/lc_6/in_3

End 

Net : buart.Z_tx.Z_baudgen.un2_counter_cry_3
T_4_13_wire_logic_cluster/lc_2/cout
T_4_13_wire_logic_cluster/lc_3/in_3

Net : resetGen.reset_countZ0Z_4
T_4_8_wire_logic_cluster/lc_5/out
T_4_7_sp4_v_t_42
T_5_7_sp4_h_l_0
T_6_7_lc_trk_g2_0
T_6_7_wire_logic_cluster/lc_7/in_3

T_4_8_wire_logic_cluster/lc_5/out
T_4_8_lc_trk_g0_5
T_4_8_wire_logic_cluster/lc_5/in_0

T_4_8_wire_logic_cluster/lc_5/out
T_4_9_lc_trk_g0_5
T_4_9_wire_logic_cluster/lc_5/in_0

T_4_8_wire_logic_cluster/lc_5/out
T_4_9_lc_trk_g0_5
T_4_9_wire_logic_cluster/lc_2/in_1

T_4_8_wire_logic_cluster/lc_5/out
T_4_9_lc_trk_g0_5
T_4_9_wire_logic_cluster/lc_0/in_1

T_4_8_wire_logic_cluster/lc_5/out
T_4_9_lc_trk_g0_5
T_4_9_wire_logic_cluster/lc_4/in_3

End 

Net : buart.Z_tx.Z_baudgen.un2_counter_cry_2
T_4_13_wire_logic_cluster/lc_1/cout
T_4_13_wire_logic_cluster/lc_2/in_3

Net : buart.Z_rx.Z_baudgen.un5_counter_cry_2
T_7_12_wire_logic_cluster/lc_1/cout
T_7_12_wire_logic_cluster/lc_2/in_3

Net : vbuf_tx_data_0
T_2_5_wire_logic_cluster/lc_0/out
T_1_6_lc_trk_g1_0
T_1_6_wire_logic_cluster/lc_0/in_3

End 

Net : vbuf_tx_data_1
T_2_5_wire_logic_cluster/lc_1/out
T_1_6_lc_trk_g1_1
T_1_6_wire_logic_cluster/lc_3/in_3

End 

Net : vbuf_tx_data_2
T_2_5_wire_logic_cluster/lc_2/out
T_1_6_lc_trk_g1_2
T_1_6_wire_logic_cluster/lc_4/in_3

End 

Net : vbuf_tx_data_3
T_2_5_wire_logic_cluster/lc_3/out
T_1_6_lc_trk_g1_3
T_1_6_wire_logic_cluster/lc_5/in_3

End 

Net : vbuf_tx_data_4
T_1_5_wire_logic_cluster/lc_6/out
T_1_6_lc_trk_g1_6
T_1_6_wire_logic_cluster/lc_6/in_3

End 

Net : Lab_UT.didp.resetZ0Z_0
T_11_11_wire_logic_cluster/lc_2/out
T_11_7_sp4_v_t_41
T_11_8_lc_trk_g3_1
T_11_8_wire_logic_cluster/lc_0/in_0

T_11_11_wire_logic_cluster/lc_2/out
T_11_7_sp4_v_t_41
T_11_8_lc_trk_g3_1
T_11_8_wire_logic_cluster/lc_2/in_0

T_11_11_wire_logic_cluster/lc_2/out
T_11_7_sp4_v_t_41
T_11_8_lc_trk_g3_1
T_11_8_wire_logic_cluster/lc_7/in_1

T_11_11_wire_logic_cluster/lc_2/out
T_11_10_lc_trk_g1_2
T_11_10_wire_logic_cluster/lc_2/in_1

End 

Net : Lab_UT.didp.ceZ0Z_1
T_9_9_wire_logic_cluster/lc_0/out
T_9_9_sp4_h_l_5
T_11_9_lc_trk_g3_0
T_11_9_wire_logic_cluster/lc_7/in_0

T_9_9_wire_logic_cluster/lc_0/out
T_9_9_sp4_h_l_5
T_11_9_lc_trk_g3_0
T_11_9_wire_logic_cluster/lc_6/in_1

T_9_9_wire_logic_cluster/lc_0/out
T_9_9_sp4_h_l_5
T_11_9_lc_trk_g3_0
T_11_9_input_2_1
T_11_9_wire_logic_cluster/lc_1/in_2

T_9_9_wire_logic_cluster/lc_0/out
T_9_9_sp4_h_l_5
T_11_9_lc_trk_g3_0
T_11_9_wire_logic_cluster/lc_0/in_3

End 

Net : Lab_UT.didp.ceZ0Z_0
T_11_11_wire_logic_cluster/lc_0/out
T_11_7_sp4_v_t_37
T_11_8_lc_trk_g2_5
T_11_8_wire_logic_cluster/lc_7/in_0

T_11_11_wire_logic_cluster/lc_0/out
T_11_7_sp4_v_t_37
T_11_8_lc_trk_g2_5
T_11_8_wire_logic_cluster/lc_0/in_1

T_11_11_wire_logic_cluster/lc_0/out
T_11_9_sp4_v_t_45
T_11_10_lc_trk_g2_5
T_11_10_wire_logic_cluster/lc_2/in_3

T_11_11_wire_logic_cluster/lc_0/out
T_11_7_sp4_v_t_37
T_11_8_lc_trk_g2_5
T_11_8_wire_logic_cluster/lc_2/in_3

End 

Net : uart_RXD
T_0_11_wire_io_cluster/io_1/D_IN_0
T_0_8_span4_vert_t_14
T_0_12_span4_horz_13
T_4_12_sp4_h_l_3
T_5_12_lc_trk_g3_3
T_5_12_wire_logic_cluster/lc_3/in_3

End 

Net : buart.Z_tx.Z_baudgen.un2_counter_cry_1
T_4_13_wire_logic_cluster/lc_0/cout
T_4_13_wire_logic_cluster/lc_1/in_3

Net : buart.Z_tx.shifterZ0Z_8
T_2_7_wire_logic_cluster/lc_2/out
T_2_6_sp4_v_t_36
T_2_7_lc_trk_g2_4
T_2_7_wire_logic_cluster/lc_1/in_1

End 

Net : Lab_UT.three_2_cascade_
T_11_8_wire_logic_cluster/lc_6/ltout
T_11_8_wire_logic_cluster/lc_7/in_2

End 

Net : resetGen.reset_countZ0Z_2
T_4_9_wire_logic_cluster/lc_4/out
T_4_8_lc_trk_g1_4
T_4_8_wire_logic_cluster/lc_4/in_3

T_4_9_wire_logic_cluster/lc_4/out
T_4_9_lc_trk_g0_4
T_4_9_wire_logic_cluster/lc_1/in_3

T_4_9_wire_logic_cluster/lc_4/out
T_4_9_lc_trk_g1_4
T_4_9_wire_logic_cluster/lc_4/in_1

End 

Net : buart.Z_rx.ser_clk_2_cascade_
T_6_12_wire_logic_cluster/lc_4/ltout
T_6_12_wire_logic_cluster/lc_5/in_2

End 

Net : resetGen.un241_ci_cascade_
T_4_9_wire_logic_cluster/lc_3/ltout
T_4_9_wire_logic_cluster/lc_4/in_2

End 

Net : resetGen.un252_ci_cascade_
T_4_9_wire_logic_cluster/lc_1/ltout
T_4_9_wire_logic_cluster/lc_2/in_2

End 

Net : resetGen.reset_count_2_0_4_cascade_
T_4_8_wire_logic_cluster/lc_4/ltout
T_4_8_wire_logic_cluster/lc_5/in_2

End 

Net : uu0.un66_ci_cascade_
T_1_11_wire_logic_cluster/lc_6/ltout
T_1_11_wire_logic_cluster/lc_7/in_2

End 

Net : resetGen.reset_countZ0Z_3
T_4_9_wire_logic_cluster/lc_2/out
T_4_8_lc_trk_g1_2
T_4_8_wire_logic_cluster/lc_4/in_1

T_4_9_wire_logic_cluster/lc_2/out
T_4_9_lc_trk_g3_2
T_4_9_wire_logic_cluster/lc_2/in_3

End 

Net : Lab_UT.alarmchar9_cascade_
T_6_9_wire_logic_cluster/lc_0/ltout
T_6_9_wire_logic_cluster/lc_1/in_2

End 

Net : Lab_UT.alarmchar10
T_2_8_wire_logic_cluster/lc_4/out
T_3_8_sp4_h_l_8
T_4_8_lc_trk_g3_0
T_4_8_wire_logic_cluster/lc_6/in_3

End 

Net : uu2.r_addrZ0Z_8
T_2_4_wire_logic_cluster/lc_0/out
T_3_2_sp4_v_t_44
T_3_6_lc_trk_g1_1
T_3_6_input2_0
T_3_6_wire_bram/ram/RADDR_8

T_2_4_wire_logic_cluster/lc_0/out
T_2_4_lc_trk_g2_0
T_2_4_input_2_0
T_2_4_wire_logic_cluster/lc_0/in_2

End 

Net : clk
T_6_0_wire_io_cluster/io_1/D_IN_0
T_6_0_span4_vert_44
T_6_4_sp4_v_t_44
T_6_8_lc_trk_g0_1
T_6_8_wire_logic_cluster/lc_1/in_0

T_6_0_wire_io_cluster/io_1/D_IN_0
T_6_0_span12_vert_12
T_6_7_sp12_v_t_23
T_6_17_lc_trk_g1_4
T_6_17_wire_gbuf/in

End 

Net : Lab_UT.didp.resetZ0Z_1
T_12_9_wire_logic_cluster/lc_2/out
T_11_9_lc_trk_g2_2
T_11_9_wire_logic_cluster/lc_6/in_0

T_12_9_wire_logic_cluster/lc_2/out
T_11_9_lc_trk_g3_2
T_11_9_wire_logic_cluster/lc_0/in_1

T_12_9_wire_logic_cluster/lc_2/out
T_11_9_lc_trk_g2_2
T_11_9_wire_logic_cluster/lc_1/in_1

T_12_9_wire_logic_cluster/lc_2/out
T_11_9_lc_trk_g3_2
T_11_9_input_2_7
T_11_9_wire_logic_cluster/lc_7/in_2

End 

Net : buart.Z_tx.shifterZ0Z_7
T_2_7_wire_logic_cluster/lc_1/out
T_2_7_lc_trk_g3_1
T_2_7_wire_logic_cluster/lc_0/in_0

End 

Net : buart.Z_tx.shifterZ0Z_5
T_1_6_wire_logic_cluster/lc_6/out
T_1_6_lc_trk_g3_6
T_1_6_wire_logic_cluster/lc_5/in_0

End 

Net : buart.Z_tx.shifterZ0Z_3
T_1_6_wire_logic_cluster/lc_4/out
T_1_6_lc_trk_g1_4
T_1_6_wire_logic_cluster/lc_3/in_0

End 

Net : buart.Z_tx.shifterZ0Z_1
T_1_6_wire_logic_cluster/lc_0/out
T_1_6_lc_trk_g0_0
T_1_6_wire_logic_cluster/lc_1/in_1

End 

Net : buart.Z_tx.shifterZ0Z_6
T_2_7_wire_logic_cluster/lc_0/out
T_1_6_lc_trk_g3_0
T_1_6_wire_logic_cluster/lc_6/in_1

End 

Net : buart.Z_tx.shifterZ0Z_4
T_1_6_wire_logic_cluster/lc_5/out
T_1_6_lc_trk_g2_5
T_1_6_wire_logic_cluster/lc_4/in_1

End 

Net : buart.Z_tx.shifterZ0Z_2
T_1_6_wire_logic_cluster/lc_3/out
T_1_6_lc_trk_g0_3
T_1_6_wire_logic_cluster/lc_0/in_1

End 

Net : Lab_UT.alarmcharZ0Z_6
T_4_6_wire_logic_cluster/lc_1/out
T_5_7_lc_trk_g3_1
T_5_7_input_2_6
T_5_7_wire_logic_cluster/lc_6/in_2

End 

Net : Lab_UT.alarmcharZ0Z_4
T_4_8_wire_logic_cluster/lc_6/out
T_4_8_lc_trk_g0_6
T_4_8_input_2_2
T_4_8_wire_logic_cluster/lc_2/in_2

End 

Net : buart.Z_tx.shifterZ0Z_0
T_1_6_wire_logic_cluster/lc_1/out
T_1_6_lc_trk_g2_1
T_1_6_wire_logic_cluster/lc_2/in_3

End 

Net : clk_g
T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_14_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_14_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_14_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_14_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_15_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_14_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_12_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_13_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_13_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_13_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_14_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_11_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_11_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_11_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_13_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_13_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_13_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_13_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_13_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_12_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_12_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_12_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_12_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_12_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_12_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_14_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_10_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_12_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_12_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_11_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_11_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_11_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_11_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_11_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_11_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_11_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_11_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_12_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_12_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_12_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_12_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_12_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_13_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_13_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_9_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_9_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_13_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_13_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_13_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_11_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_11_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_10_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_10_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_10_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_10_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_10_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_10_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_10_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_10_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_10_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_11_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_12_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_8_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_12_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_10_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_10_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_10_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_9_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_9_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_9_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_9_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_9_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_10_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_10_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_10_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_11_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_7_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_11_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_11_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_11_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_11_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_11_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_9_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_9_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_9_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_9_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_9_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_8_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_8_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_8_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_8_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_9_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_11_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_11_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_1_11_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_1_11_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_1_11_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_1_11_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_10_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_10_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_10_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_10_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_10_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_8_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_8_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_8_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_8_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_7_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_7_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_7_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_7_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_8_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_9_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_9_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_0_11_wire_io_cluster/io_1/inclk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_10_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_1_10_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_9_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_7_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_6_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_6_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_8_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_8_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_8_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_8_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_8_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_8_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_4_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_9_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_9_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_9_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_9_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_1_9_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_1_9_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_1_9_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_1_9_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_8_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_8_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_8_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_8_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_8_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_8_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_8_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_6_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_5_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_6_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_7_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_8_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_8_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_8_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_9_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_1_8_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_1_8_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_1_8_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_7_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_7_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_7_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_5_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_4_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_4_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_6_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_1_7_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_1_7_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_1_7_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_6_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_3_5_wire_bram/ram/WCLK

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_3_6_wire_bram/ram/RCLK

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_3_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_4_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_5_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_1_6_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_1_6_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_1_6_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_1_6_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_1_6_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_1_6_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_1_6_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_5_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_3_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_3_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_4_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_1_5_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_4_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_4_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_4_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_3_wire_logic_cluster/lc_3/clk

End 

Net : CONSTANT_ONE_NET
T_7_8_wire_logic_cluster/lc_5/out
T_8_6_sp4_v_t_38
T_9_10_sp4_h_l_3
T_9_10_lc_trk_g0_6
T_9_10_wire_logic_cluster/lc_7/in_1

T_7_8_wire_logic_cluster/lc_5/out
T_7_1_sp12_v_t_22
T_0_13_span12_horz_10
T_5_13_lc_trk_g1_5
T_5_13_wire_logic_cluster/lc_0/in_0

T_7_8_wire_logic_cluster/lc_5/out
T_8_6_sp4_v_t_38
T_5_6_sp4_h_l_9
T_0_6_span4_horz_0
T_3_6_lc_trk_g3_5
T_3_6_wire_bram/ram/RE

T_7_8_wire_logic_cluster/lc_5/out
T_8_6_sp4_v_t_38
T_5_6_sp4_h_l_9
T_4_2_sp4_v_t_44
T_4_0_span4_vert_13
T_0_1_span4_vert_b_2
T_2_0_lc_trk_g1_2
T_6_0_wire_pll/RESET

End 

Net : clk_in_c
T_0_8_wire_io_cluster/io_1/D_IN_0
T_0_4_span4_vert_t_14
T_0_1_span4_vert_b_14
T_0_1_lc_trk_g1_6
T_6_0_wire_pll/REFERENCECLK

End 

Net : o_serial_data_c
T_1_6_wire_logic_cluster/lc_2/out
T_1_5_sp4_v_t_36
T_0_9_span4_horz_43
T_0_9_span4_vert_t_15
T_0_12_lc_trk_g1_7
T_0_12_wire_io_cluster/io_0/D_OUT_0

End 

