In mode: Internal_scan...
  Design has scan chains in this mode
  Design is scan routed
  Post-DFT DRC enabled

Information: Starting test design rule checking. (TEST-222)
  Loading test protocol
  ...basic checks...
  ...basic sequential cell checks...
  ...checking vector rules...
  ...checking clock rules...
  ...checking scan chain rules...
  ...checking scan compression rules...
  ...checking X-state rules...
  ...checking tristate rules...
  ...extracting scan details...

-----------------------------------------------------------------
  DRC Report

  Total violations: 0

-----------------------------------------------------------------


Test Design rule checking did not find violations

-----------------------------------------------------------------
  Sequential Cell Report

  0 out of 302 sequential cells have violations

-----------------------------------------------------------------

SEQUENTIAL CELLS WITHOUT VIOLATIONS
      *   1 cell is a valid non-scan cell
         CLK_Gate1/enable_latch_reg
      * 301 cells are valid scan cells
         SYNC_RX1/Multi_Flop_reg[1]
         SYNC_RX1/sync_bus_reg[2]
         SYNC_RX1/sync_bus_reg[5]
         SYNC_RX1/sync_bus_reg[7]
         SYNC_RX1/sync_bus_reg[6]
         SYNC_RX1/sync_bus_reg[1]
         SYNC_RX1/sync_bus_reg[0]
         SYNC_RX1/enable_pulse_reg
         SYNC_RX1/sync_bus_reg[4]
         SYNC_RX1/sync_bus_reg[3]
         SYNC_RX1/Multi_Flop_reg[0]
         SYNC_RX1/Pulse_GenFF_reg
         BUSY_SYNC1/Multi_Flop_reg[0][0]
         BUSY_SYNC1/Multi_Flop_reg[1][0]
         Data_Valid_TX_SYNC1/Multi_Flop_reg[0][0]
         Data_Valid_TX_SYNC1/Multi_Flop_reg[1][0]
         SYNC_TX1/Multi_Flop_reg[1]
         SYNC_TX1/Multi_Flop_reg[0]
         SYNC_TX1/Pulse_GenFF_reg
         SYNC_TX1/enable_pulse_reg
         SYNC_TX1/sync_bus_reg[2]
         SYNC_TX1/sync_bus_reg[4]
         SYNC_TX1/sync_bus_reg[0]
         SYNC_TX1/sync_bus_reg[5]
         SYNC_TX1/sync_bus_reg[1]
         SYNC_TX1/sync_bus_reg[6]
         SYNC_TX1/sync_bus_reg[7]
         SYNC_TX1/sync_bus_reg[3]
         RST_SYNC1/Multi_Flop_reg[1]
         RST_SYNC1/Multi_Flop_reg[0]
         RST_SYNC2/Multi_Flop_reg[1]
         RST_SYNC2/Multi_Flop_reg[0]
         TX_DIV1/Duty_reg[3]
         TX_DIV1/Duty_reg[2]
         TX_DIV1/out_seq_reg
         TX_DIV1/Counter_reg[1]
         TX_DIV1/Duty_reg[1]
         TX_DIV1/Counter_reg[0]
         TX_DIV1/Duty_reg[5]
         TX_DIV1/Duty_reg[4]
         TX_DIV1/Counter_reg[4]
         TX_DIV1/Counter_reg[3]
         TX_DIV1/Counter_reg[2]
         TX_DIV1/Counter_reg[5]
         TX_DIV1/Duty_reg[0]
         REG_FILE1/MEM_reg[2][4]
         REG_FILE1/MEM_reg[1][5]
         REG_FILE1/MEM_reg[1][4]
         REG_FILE1/MEM_reg[1][3]
         REG_FILE1/MEM_reg[1][2]
         REG_FILE1/MEM_reg[1][1]
         REG_FILE1/MEM_reg[1][0]
         REG_FILE1/MEM_reg[6][0]
         REG_FILE1/MEM_reg[4][0]
         REG_FILE1/MEM_reg[11][7]
         REG_FILE1/MEM_reg[11][6]
         REG_FILE1/MEM_reg[11][5]
         REG_FILE1/MEM_reg[11][4]
         REG_FILE1/MEM_reg[11][3]
         REG_FILE1/MEM_reg[11][2]
         REG_FILE1/MEM_reg[11][1]
         REG_FILE1/MEM_reg[14][0]
         REG_FILE1/MEM_reg[12][0]
         REG_FILE1/MEM_reg[8][0]
         REG_FILE1/MEM_reg[10][0]
         REG_FILE1/MEM_reg[9][4]
         REG_FILE1/MEM_reg[9][3]
         REG_FILE1/MEM_reg[9][2]
         REG_FILE1/MEM_reg[9][1]
         REG_FILE1/MEM_reg[6][7]
         REG_FILE1/MEM_reg[6][6]
         REG_FILE1/MEM_reg[6][5]
         REG_FILE1/MEM_reg[6][4]
         REG_FILE1/MEM_reg[6][3]
         REG_FILE1/MEM_reg[6][2]
         REG_FILE1/MEM_reg[6][1]
         REG_FILE1/MEM_reg[4][7]
         REG_FILE1/MEM_reg[4][6]
         REG_FILE1/MEM_reg[4][5]
         REG_FILE1/MEM_reg[4][4]
         REG_FILE1/MEM_reg[4][3]
         REG_FILE1/MEM_reg[4][2]
         REG_FILE1/MEM_reg[4][1]
         REG_FILE1/MEM_reg[2][7]
         REG_FILE1/MEM_reg[2][6]
         REG_FILE1/MEM_reg[2][2]
         REG_FILE1/MEM_reg[14][7]
         REG_FILE1/MEM_reg[14][6]
         REG_FILE1/MEM_reg[14][5]
         REG_FILE1/MEM_reg[14][4]
         REG_FILE1/MEM_reg[14][3]
         REG_FILE1/MEM_reg[14][2]
         REG_FILE1/MEM_reg[14][1]
         REG_FILE1/MEM_reg[12][7]
         REG_FILE1/MEM_reg[12][6]
         REG_FILE1/MEM_reg[12][5]
         REG_FILE1/MEM_reg[12][4]
         REG_FILE1/MEM_reg[12][3]
         REG_FILE1/MEM_reg[12][2]
         REG_FILE1/MEM_reg[12][1]
         REG_FILE1/MEM_reg[8][7]
         REG_FILE1/MEM_reg[8][6]
         REG_FILE1/MEM_reg[8][5]
         REG_FILE1/MEM_reg[8][4]
         REG_FILE1/MEM_reg[8][3]
         REG_FILE1/MEM_reg[8][2]
         REG_FILE1/MEM_reg[8][1]
         REG_FILE1/MEM_reg[10][7]
         REG_FILE1/MEM_reg[10][6]
         REG_FILE1/MEM_reg[10][5]
         REG_FILE1/MEM_reg[10][4]
         REG_FILE1/MEM_reg[10][3]
         REG_FILE1/MEM_reg[10][2]
         REG_FILE1/MEM_reg[10][1]
         REG_FILE1/MEM_reg[0][7]
         REG_FILE1/RdData_reg[7]
         REG_FILE1/RdData_reg[6]
         REG_FILE1/RdData_reg[5]
         REG_FILE1/RdData_reg[3]
         REG_FILE1/RdData_reg[4]
         REG_FILE1/RdData_reg[2]
         REG_FILE1/RdData_reg[0]
         REG_FILE1/RdData_reg[1]
         REG_FILE1/MEM_reg[2][1]
         REG_FILE1/MEM_reg[2][3]
         REG_FILE1/MEM_reg[0][6]
         REG_FILE1/MEM_reg[0][5]
         REG_FILE1/MEM_reg[0][4]
         REG_FILE1/MEM_reg[0][3]
         REG_FILE1/MEM_reg[0][2]
         REG_FILE1/MEM_reg[0][1]
         REG_FILE1/MEM_reg[0][0]
         REG_FILE1/MEM_reg[3][3]
         REG_FILE1/MEM_reg[2][0]
         REG_FILE1/MEM_reg[2][5]
         REG_FILE1/RdData_Valid_reg
         REG_FILE1/MEM_reg[5][0]
         REG_FILE1/MEM_reg[7][0]
         REG_FILE1/MEM_reg[15][0]
         REG_FILE1/MEM_reg[13][0]
         REG_FILE1/MEM_reg[9][0]
         REG_FILE1/MEM_reg[11][0]
         REG_FILE1/MEM_reg[5][7]
         REG_FILE1/MEM_reg[5][6]
         REG_FILE1/MEM_reg[5][5]
         REG_FILE1/MEM_reg[5][4]
         REG_FILE1/MEM_reg[5][3]
         REG_FILE1/MEM_reg[5][2]
         REG_FILE1/MEM_reg[5][1]
         REG_FILE1/MEM_reg[7][7]
         REG_FILE1/MEM_reg[7][6]
         REG_FILE1/MEM_reg[7][5]
         REG_FILE1/MEM_reg[7][4]
         REG_FILE1/MEM_reg[7][3]
         REG_FILE1/MEM_reg[7][2]
         REG_FILE1/MEM_reg[7][1]
         REG_FILE1/MEM_reg[3][7]
         REG_FILE1/MEM_reg[3][6]
         REG_FILE1/MEM_reg[3][5]
         REG_FILE1/MEM_reg[15][7]
         REG_FILE1/MEM_reg[15][6]
         REG_FILE1/MEM_reg[15][5]
         REG_FILE1/MEM_reg[15][4]
         REG_FILE1/MEM_reg[15][3]
         REG_FILE1/MEM_reg[15][2]
         REG_FILE1/MEM_reg[15][1]
         REG_FILE1/MEM_reg[13][7]
         REG_FILE1/MEM_reg[13][6]
         REG_FILE1/MEM_reg[13][5]
         REG_FILE1/MEM_reg[13][4]
         REG_FILE1/MEM_reg[13][3]
         REG_FILE1/MEM_reg[13][2]
         REG_FILE1/MEM_reg[13][1]
         REG_FILE1/MEM_reg[1][7]
         REG_FILE1/MEM_reg[1][6]
         REG_FILE1/MEM_reg[9][7]
         REG_FILE1/MEM_reg[9][6]
         REG_FILE1/MEM_reg[9][5]
         REG_FILE1/MEM_reg[3][2]
         REG_FILE1/MEM_reg[3][4]
         REG_FILE1/MEM_reg[3][1]
         REG_FILE1/MEM_reg[3][0]
         ALU1/U2/Arith_Flag_reg
         ALU1/U2/Arith_OUT_reg[6]
         ALU1/U2/Arith_OUT_reg[7]
         ALU1/U2/Arith_OUT_reg[8]
         ALU1/U2/Arith_OUT_reg[9]
         ALU1/U2/Arith_OUT_reg[5]
         ALU1/U2/Arith_OUT_reg[10]
         ALU1/U2/Arith_OUT_reg[11]
         ALU1/U2/Arith_OUT_reg[12]
         ALU1/U2/Arith_OUT_reg[13]
         ALU1/U2/Arith_OUT_reg[14]
         ALU1/U2/Arith_OUT_reg[4]
         ALU1/U2/Arith_OUT_reg[15]
         ALU1/U2/Arith_OUT_reg[3]
         ALU1/U2/Arith_OUT_reg[2]
         ALU1/U2/Arith_OUT_reg[1]
         ALU1/U2/Carry_OUT_reg
         ALU1/U2/Arith_OUT_reg[0]
         ALU1/U3/Logic_Flag_reg
         ALU1/U3/Logic_OUT_reg[6]
         ALU1/U3/Logic_OUT_reg[3]
         ALU1/U3/Logic_OUT_reg[0]
         ALU1/U3/Logic_OUT_reg[2]
         ALU1/U3/Logic_OUT_reg[4]
         ALU1/U3/Logic_OUT_reg[1]
         ALU1/U3/Logic_OUT_reg[7]
         ALU1/U3/Logic_OUT_reg[5]
         ALU1/U3/Logic_OUT_reg[15]
         ALU1/U3/Logic_OUT_reg[14]
         ALU1/U3/Logic_OUT_reg[13]
         ALU1/U3/Logic_OUT_reg[12]
         ALU1/U3/Logic_OUT_reg[11]
         ALU1/U3/Logic_OUT_reg[10]
         ALU1/U3/Logic_OUT_reg[9]
         ALU1/U3/Logic_OUT_reg[8]
         ALU1/U4/CMP_Flag_reg
         ALU1/U4/CMP_OUT_reg[1]
         ALU1/U4/CMP_OUT_reg[0]
         ALU1/U5/Shift_Flag_reg
         ALU1/U5/Shift_OUT_reg[0]
         ALU1/U5/Shift_OUT_reg[2]
         ALU1/U5/Shift_OUT_reg[1]
         ALU1/U5/Shift_OUT_reg[3]
         ALU1/U5/Shift_OUT_reg[4]
         ALU1/U5/Shift_OUT_reg[5]
         ALU1/U5/Shift_OUT_reg[6]
         ALU1/U5/Shift_OUT_reg[8]
         ALU1/U5/Shift_OUT_reg[7]
         SYS_CTRL1/TX_Control/REG_RdData_reg[7]
         SYS_CTRL1/TX_Control/REG_RdData_reg[6]
         SYS_CTRL1/TX_Control/REG_RdData_reg[5]
         SYS_CTRL1/TX_Control/REG_RdData_reg[4]
         SYS_CTRL1/TX_Control/REG_RdData_reg[3]
         SYS_CTRL1/TX_Control/REG_RdData_reg[2]
         SYS_CTRL1/TX_Control/REG_RdData_reg[1]
         SYS_CTRL1/TX_Control/REG_RdData_reg[0]
         SYS_CTRL1/TX_Control/REG_ALU_OUT_reg[15]
         SYS_CTRL1/TX_Control/REG_ALU_OUT_reg[14]
         SYS_CTRL1/TX_Control/REG_ALU_OUT_reg[13]
         SYS_CTRL1/TX_Control/REG_ALU_OUT_reg[12]
         SYS_CTRL1/TX_Control/REG_ALU_OUT_reg[11]
         SYS_CTRL1/TX_Control/REG_ALU_OUT_reg[10]
         SYS_CTRL1/TX_Control/REG_ALU_OUT_reg[9]
         SYS_CTRL1/TX_Control/REG_ALU_OUT_reg[8]
         SYS_CTRL1/TX_Control/REG_ALU_OUT_reg[7]
         SYS_CTRL1/TX_Control/REG_ALU_OUT_reg[6]
         SYS_CTRL1/TX_Control/REG_ALU_OUT_reg[5]
         SYS_CTRL1/TX_Control/REG_ALU_OUT_reg[4]
         SYS_CTRL1/TX_Control/REG_ALU_OUT_reg[3]
         SYS_CTRL1/TX_Control/REG_ALU_OUT_reg[2]
         SYS_CTRL1/TX_Control/REG_ALU_OUT_reg[1]
         SYS_CTRL1/TX_Control/REG_ALU_OUT_reg[0]
         SYS_CTRL1/TX_Control/Current_State_reg[2]
         SYS_CTRL1/TX_Control/Current_State_reg[0]
         SYS_CTRL1/TX_Control/Current_State_reg[1]
         SYS_CTRL1/RX_Control/Current_State_reg[4]
         SYS_CTRL1/RX_Control/P_Data_Addr_reg[0]
         SYS_CTRL1/RX_Control/Current_State_reg[0]
         SYS_CTRL1/RX_Control/P_Data_Addr_reg[1]
         SYS_CTRL1/RX_Control/P_Data_Addr_reg[3]
         SYS_CTRL1/RX_Control/P_Data_Addr_reg[2]
         SYS_CTRL1/RX_Control/Current_State_reg[3]
         SYS_CTRL1/RX_Control/Current_State_reg[1]
         SYS_CTRL1/RX_Control/Current_State_reg[2]
         U1/UARTTX/U1/Current_state_reg[1]
         U1/UARTTX/U1/busy_reg
         U1/UARTTX/U1/Current_state_reg[2]
         U1/UARTTX/U1/Current_state_reg[0]
         U1/UARTTX/U2/TX_OUT_reg
         U1/UARTTX/U3/par_bit_reg
         U1/UARTTX/U4/ser_data_reg
         U1/UARTTX/U4/Counter_reg[2]
         U1/UARTTX/U4/Counter_reg[0]
         U1/UARTTX/U4/Counter_reg[1]
         U1/UARTTX/U4/ser_done_reg
         U1/UARTRX/FSM1/Curr_state_reg[2]
         U1/UARTRX/FSM1/Curr_state_reg[0]
         U1/UARTRX/FSM1/Curr_state_reg[1]
         U1/UARTRX/FSM1/data_valid_reg
         U1/UARTRX/Counter1/edge_cnt_reg[1]
         U1/UARTRX/Counter1/bit_cnt_reg[3]
         U1/UARTRX/Counter1/edge_cnt_reg[0]
         U1/UARTRX/Counter1/edge_cnt_reg[2]
         U1/UARTRX/Counter1/bit_cnt_reg[0]
         U1/UARTRX/Counter1/bit_cnt_reg[1]
         U1/UARTRX/Counter1/bit_cnt_reg[2]
         U1/UARTRX/Sample1/buffer_reg[2]
         U1/UARTRX/Sample1/sampled_bit_reg
         U1/UARTRX/Sample1/buffer_reg[1]
         U1/UARTRX/Sample1/buffer_reg[0]
         U1/UARTRX/Check2/par_err_reg
         U1/UARTRX/Deserializer1/P_DATA_reg[6]
         U1/UARTRX/Deserializer1/P_DATA_reg[5]
         U1/UARTRX/Deserializer1/P_DATA_reg[4]
         U1/UARTRX/Deserializer1/P_DATA_reg[3]
         U1/UARTRX/Deserializer1/P_DATA_reg[2]
         U1/UARTRX/Deserializer1/P_DATA_reg[1]
         U1/UARTRX/Deserializer1/P_DATA_reg[7]
         U1/UARTRX/Deserializer1/P_DATA_reg[0]

....Inferring feed-through connections....
Information: Test design rule checking completed. (TEST-123)
  Running test coverage estimation...
 14390 faults were added to fault list.
 0            6864   4067         0/0/0    71.37%      0.00
 0            1468   2599         0/0/0    81.58%      0.01
 0             803   1795         1/0/0    87.17%      0.01
 0             554   1235         3/0/0    91.06%      0.01
 0             260    966         8/0/0    92.93%      0.01
 0             204    758        10/1/1    94.36%      0.01
 0             230    519        17/1/2    96.02%      0.01
 0             116    395        23/1/2    96.87%      0.01
 0              82    304        28/3/3    97.49%      0.02
 0              66    227        37/4/5    98.02%      0.02
 0              69    139        49/5/7    98.62%      0.03
 0              45     91        52/5/7    98.95%      0.03
 0              30     35        66/6/9    99.34%      0.03
 
            Pattern Summary Report
 -----------------------------------------------
 #internal patterns                           0
 -----------------------------------------------
 

     Uncollapsed Stuck Fault Summary Report
 -----------------------------------------------
 fault class                     code   #faults
 ------------------------------  ----  ---------
 Detected                         DT      14183
 Possibly detected                PT          3
 Undetectable                     UD        111
 ATPG untestable                  AU         58
 Not detected                     ND         35
 -----------------------------------------------
 total faults                             14390
 test coverage                            99.34%
 -----------------------------------------------
  Information: The test coverage above may be inferior
               than the real test coverage with customized
               protocol and test simulation library.
1
