{
  "module_name": "intel_dsb_regs.h",
  "hash_id": "18b9ac3a140b1610829daf6d74dfae04227574c46c3b169357b587f401e78635",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/i915/display/intel_dsb_regs.h",
  "human_readable_source": " \n \n\n#ifndef __INTEL_DSB_REGS_H__\n#define __INTEL_DSB_REGS_H__\n\n#include \"intel_display_reg_defs.h\"\n\n \n#define _DSBSL_INSTANCE_BASE\t\t0x70B00\n#define DSBSL_INSTANCE(pipe, id)\t(_DSBSL_INSTANCE_BASE + \\\n\t\t\t\t\t (pipe) * 0x1000 + (id) * 0x100)\n#define DSB_HEAD(pipe, id)\t\t_MMIO(DSBSL_INSTANCE(pipe, id) + 0x0)\n#define DSB_TAIL(pipe, id)\t\t_MMIO(DSBSL_INSTANCE(pipe, id) + 0x4)\n#define DSB_CTRL(pipe, id)\t\t_MMIO(DSBSL_INSTANCE(pipe, id) + 0x8)\n#define   DSB_ENABLE\t\t\tREG_BIT(31)\n#define   DSB_BUF_REITERATE\t\tREG_BIT(29)\n#define   DSB_WAIT_FOR_VBLANK\t\tREG_BIT(28)\n#define   DSB_WAIT_FOR_LINE_IN\t\tREG_BIT(27)\n#define   DSB_HALT\t\t\tREG_BIT(16)\n#define   DSB_NON_POSTED\t\tREG_BIT(8)\n#define   DSB_STATUS_BUSY\t\tREG_BIT(0)\n#define DSB_MMIOCTRL(pipe, id)\t\t_MMIO(DSBSL_INSTANCE(pipe, id) + 0xc)\n#define   DSB_MMIO_DEAD_CLOCKS_ENABLE\tREG_BIT(31)\n#define   DSB_MMIO_DEAD_CLOCKS_COUNT_MASK\tREG_GENMASK(15, 8)\n#define   DSB_MMIO_DEAD_CLOCKS_COUNT(x)\tREG_FIELD_PREP(DSB_MMIO_DEAD_CLOCK_COUNT_MASK, (x))\n#define   DSB_MMIO_CYCLES_MASK\t\tREG_GENMASK(7, 0)\n#define   DSB_MMIO_CYCLES(x)\t\tREG_FIELD_PREP(DSB_MMIO_CYCLES_MASK, (x))\n#define DSB_POLLFUNC(pipe, id)\t\t_MMIO(DSBSL_INSTANCE(pipe, id) + 0x10)\n#define   DSB_POLL_ENABLE\t\tREG_BIT(31)\n#define   DSB_POLL_WAIT_MASK\t\tREG_GENMASK(30, 23)\n#define   DSB_POLL_WAIT(x)\t\tREG_FIELD_PREP(DSB_POLL_WAIT_MASK, (x))  \n#define   DSB_POLL_COUNT_MASK\t\tREG_GENMASK(22, 15)\n#define   DSB_POLL_COUNT(x)\t\tREG_FIELD_PREP(DSB_POLL_COUNT_MASK, (x))\n#define DSB_DEBUG(pipe, id)\t\t_MMIO(DSBSL_INSTANCE(pipe, id) + 0x14)\n#define DSB_POLLMASK(pipe, id)\t\t_MMIO(DSBSL_INSTANCE(pipe, id) + 0x1c)\n#define DSB_STATUS(pipe, id)\t\t_MMIO(DSBSL_INSTANCE(pipe, id) + 0x24)\n#define DSB_INTERRUPT(pipe, id)\t\t_MMIO(DSBSL_INSTANCE(pipe, id) + 0x28)\n#define   DSB_ATS_FAULT_INT_EN\t\tREG_BIT(20)\n#define   DSB_GTT_FAULT_INT_EN\t\tREG_BIT(19)\n#define   DSB_RSPTIMEOUT_INT_EN\t\tREG_BIT(18)\n#define   DSB_POLL_ERR_INT_EN\t\tREG_BIT(17)\n#define   DSB_PROG_INT_EN\t\tREG_BIT(16)\n#define   DSB_ATS_FAULT_INT_STATUS\tREG_BIT(4)\n#define   DSB_GTT_FAULT_INT_STATUS\tREG_BIT(3)\n#define   DSB_RSPTIMEOUT_INT_STATUS\tREG_BIT(2)\n#define   DSB_POLL_ERR_INT_STATUS\tREG_BIT(1)\n#define   DSB_PROG_INT_STATUS\t\tREG_BIT(0)\n#define DSB_CURRENT_HEAD(pipe, id)\t_MMIO(DSBSL_INSTANCE(pipe, id) + 0x2c)\n#define DSB_RM_TIMEOUT(pipe, id)\t_MMIO(DSBSL_INSTANCE(pipe, id) + 0x30)\n#define   DSB_RM_CLAIM_TIMEOUT\t\tREG_BIT(31)\n#define   DSB_RM_READY_TIMEOUT\t\tREG_BIT(30)\n#define   DSB_RM_CLAIM_TIMEOUT_COUNT_MASK\tREG_GENMASK(23, 16)\n#define   DSB_RM_CLAIM_TIMEOUT_COUNT(x)\tREG_FIELD_PREP(DSB_RM_CLAIM_TIMEOUT_COUNT_MASK, (x))  \n#define   DSB_RM_READY_TIMEOUT_VALUE_MASK\tREG_GENMASK(15, 0)\n#define   DSB_RM_READY_TIMEOUT_VALUE(x)\tREG_FIELD_PREP(DSB_RM_READY_TIMEOUT_VALUE, (x))  \n#define DSB_RMTIMEOUTREG_CAPTURE(pipe, id)\t_MMIO(DSBSL_INSTANCE(pipe, id) + 0x34)\n#define DSB_PMCTRL(pipe, id)\t\t_MMIO(DSBSL_INSTANCE(pipe, id) + 0x38)\n#define DSB_PMCTRL_2(pipe, id)\t\t_MMIO(DSBSL_INSTANCE(pipe, id) + 0x3c)\n#define DSB_PF_LN_LOWER(pipe, id)\t_MMIO(DSBSL_INSTANCE(pipe, id) + 0x40)\n#define DSB_PF_LN_UPPER(pipe, id)\t_MMIO(DSBSL_INSTANCE(pipe, id) + 0x44)\n#define DSB_BUFRPT_CNT(pipe, id)\t_MMIO(DSBSL_INSTANCE(pipe, id) + 0x48)\n#define DSB_CHICKEN(pipe, id)\t\t_MMIO(DSBSL_INSTANCE(pipe, id) + 0xf0)\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}