"CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/pll_inst_0:OUT0",,"CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/pll_inst_0:OUT0","CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/pll_inst_0:OUT0"
"CLOCKS_RESETS_0/RCOSC_0/RCOSC_0/I_OSC_160:CLK",,"CLOCKS_RESETS_0/RCOSC_0/RCOSC_0/I_OSC_160:CLK","CLOCKS_RESETS_0/RCOSC_0/RCOSC_0/I_OSC_160:CLK"
"DDR4_0/CCC_0/pll_inst_0:OUT1",,"DDR4_0/CCC_0/pll_inst_0:OUT1","DDR4_0/CCC_0/pll_inst_0:OUT1"
"DDR4_0/CCC_0/pll_inst_0:OUT2",,"DDR4_0/CCC_0/pll_inst_0:OUT2","DDR4_0/CCC_0/pll_inst_0:OUT2"
"DDR4_0/CCC_0/pll_inst_0:OUT3",,"DDR4_0/CCC_0/pll_inst_0:OUT3","DDR4_0/CCC_0/pll_inst_0:OUT3"
"DDR4_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[0]:Q",,"DDR4_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[0]:Q","DDR4_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[0]:Q"
"DDR4_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[1]:Q",,"DDR4_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[1]:Q","DDR4_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[1]:Q"
"DDR4_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[0]:Q",,"DDR4_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[0]:Q","DDR4_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[0]:Q"
"DDR4_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[10]:Q",,"DDR4_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[10]:Q","DDR4_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[10]:Q"
"DDR4_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[11]:Q",,"DDR4_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[11]:Q","DDR4_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[11]:Q"
"DDR4_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[12]:Q",,"DDR4_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[12]:Q","DDR4_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[12]:Q"
"DDR4_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[13]:Q",,"DDR4_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[13]:Q","DDR4_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[13]:Q"
"DDR4_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[14]:Q",,"DDR4_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[14]:Q","DDR4_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[14]:Q"
"DDR4_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[15]:Q",,"DDR4_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[15]:Q","DDR4_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[15]:Q"
"DDR4_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[16]:Q",,"DDR4_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[16]:Q","DDR4_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[16]:Q"
"DDR4_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[1]:Q",,"DDR4_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[1]:Q","DDR4_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[1]:Q"
"DDR4_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[2]:Q",,"DDR4_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[2]:Q","DDR4_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[2]:Q"
"DDR4_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[3]:Q",,"DDR4_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[3]:Q","DDR4_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[3]:Q"
"DDR4_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[4]:Q",,"DDR4_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[4]:Q","DDR4_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[4]:Q"
"DDR4_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[5]:Q",,"DDR4_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[5]:Q","DDR4_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[5]:Q"
"DDR4_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[6]:Q",,"DDR4_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[6]:Q","DDR4_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[6]:Q"
"DDR4_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[7]:Q",,"DDR4_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[7]:Q","DDR4_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[7]:Q"
"DDR4_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[8]:Q",,"DDR4_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[8]:Q","DDR4_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[8]:Q"
"DDR4_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[9]:Q",,"DDR4_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[9]:Q","DDR4_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[9]:Q"
"DDR4_0/DDRPHY_BLK_0/LANECTRL_ADDR_CMD_0/I_LANECTRL:TX_DQS_270",,"DDR4_0/DDRPHY_BLK_0/LANECTRL_ADDR_CMD_0/I_LANECTRL:TX_DQS_270","DDR4_0/DDRPHY_BLK_0/LANECTRL_ADDR_CMD_0/I_LANECTRL:TX_DQS_270"
"DDR4_0/DDRPHY_BLK_0/LANE_0_CTRL/I_LANECTRL:RX_DQS_90[0]",,"DDR4_0/DDRPHY_BLK_0/LANE_0_CTRL/I_LANECTRL:RX_DQS_90[0]","DDR4_0/DDRPHY_BLK_0/LANE_0_CTRL/I_LANECTRL:RX_DQS_90[0]"
"DDR4_0/DDRPHY_BLK_0/LANE_0_CTRL/I_LANECTRL:TX_DQS",,"DDR4_0/DDRPHY_BLK_0/LANE_0_CTRL/I_LANECTRL:TX_DQS","DDR4_0/DDRPHY_BLK_0/LANE_0_CTRL/I_LANECTRL:TX_DQS"
"DDR4_0/DDRPHY_BLK_0/LANE_0_CTRL/I_LANECTRL:TX_DQS_270",,"DDR4_0/DDRPHY_BLK_0/LANE_0_CTRL/I_LANECTRL:TX_DQS_270","DDR4_0/DDRPHY_BLK_0/LANE_0_CTRL/I_LANECTRL:TX_DQS_270"
"DDR4_0/DDRPHY_BLK_0/LANE_1_CTRL/I_LANECTRL:RX_DQS_90[0]",,"DDR4_0/DDRPHY_BLK_0/LANE_1_CTRL/I_LANECTRL:RX_DQS_90[0]","DDR4_0/DDRPHY_BLK_0/LANE_1_CTRL/I_LANECTRL:RX_DQS_90[0]"
"DDR4_0/DDRPHY_BLK_0/LANE_1_CTRL/I_LANECTRL:TX_DQS",,"DDR4_0/DDRPHY_BLK_0/LANE_1_CTRL/I_LANECTRL:TX_DQS","DDR4_0/DDRPHY_BLK_0/LANE_1_CTRL/I_LANECTRL:TX_DQS"
"DDR4_0/DDRPHY_BLK_0/LANE_1_CTRL/I_LANECTRL:TX_DQS_270",,"DDR4_0/DDRPHY_BLK_0/LANE_1_CTRL/I_LANECTRL:TX_DQS_270","DDR4_0/DDRPHY_BLK_0/LANE_1_CTRL/I_LANECTRL:TX_DQS_270"
"DQS[0]",,"DQS[0]","DQS[0]"
"DQS[1]",,"DQS[1]","DQS[1]"
