<html>
    <head>
        <style>
      body { font-family:arial; font-size:10pt; text-align:left; }
      h1, h2 {
          padding-top: 30px;
      }
      h3 {
          padding-top: 20px;
      }
      h4, h5, h6 {
          padding-top: 10px;
          font-size:12pt;
      }
      table {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          border-collapse:collapse;
      }
      table th, table td {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          padding: 4px;
      }
     </style>
    </head>
    <body>
        <h1 align="center">Global Net Report</h1>
        <p>Microchip Technology Inc. - Microchip Libero Software Release v2022.2 (Version 2022.2.0.10)</p>
        <p>Date: Wed Oct 19 20:48:21 2022
</p>
        <h2>Global Nets Information</h2>
        <table cellpadding="4">
            <tr>
                <th/>
                <th> From </th>
                <th> GB Location </th>
                <th> Net Name </th>
                <th> Fanout </th>
            </tr>
            <tr>
                <td>1</td>
                <td>DDR3_0_0/CCC_0/clkint_4/U0</td>
                <td>(1166, 162)</td>
                <td>DDR3_0_0/CCC_0/clkint_4/U0_Y</td>
                <td>9876</td>
            </tr>
            <tr>
                <td>2</td>
                <td>DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep_RNINRV2/U0</td>
                <td>(1165, 162)</td>
                <td>DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep_RNINRV2/U0_Y</td>
                <td>4771</td>
            </tr>
            <tr>
                <td>3</td>
                <td>CCC_C0_0/CCC_C0_0/clkint_0/U0_GB0</td>
                <td>(1164, 163)</td>
                <td>CCC_C0_0/CCC_C0_0/clkint_0/U0_gbs_1</td>
                <td>4083</td>
            </tr>
            <tr>
                <td>4</td>
                <td>DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/MSC_i_4/MSC_i_5/Ib1A09tuj4226Arj/U0</td>
                <td>(1167, 162)</td>
                <td>DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/MSC_i_4/MSC_i_5/Ib1A09tuj4226Arj/U0_Y</td>
                <td>4025</td>
            </tr>
            <tr>
                <td>5</td>
                <td>Axi4Interconnect_0/Axi4Interconnect_0/arst_aclk_sync/sysReset_RNIULU4/U0</td>
                <td>(1164, 162)</td>
                <td>Axi4Interconnect_0/Axi4Interconnect_0/arst_aclk_sync/sysReset_RNIULU4/U0_Y</td>
                <td>1462</td>
            </tr>
            <tr>
                <td>6</td>
                <td>reset_syn_0_0/reset_syn_0_0/dff_15_rep_RNIB6IB/U0_GB0</td>
                <td>(1175, 163)</td>
                <td>reset_syn_0_0/reset_syn_0_0/dff_15_rep_RNIB6IB/U0_gbs_1</td>
                <td>789</td>
            </tr>
            <tr>
                <td>7</td>
                <td>CCC_C0_0/CCC_C0_0/clkint_0/U0</td>
                <td>(1152, 162)</td>
                <td>CCC_C0_0/CCC_C0_0/clkint_0/U0_Y</td>
                <td>460</td>
            </tr>
            <tr>
                <td>8</td>
                <td>reset_syn_0_0/reset_syn_0_0/dff_15_rep_RNIB6IB/U0</td>
                <td>(1163, 163)</td>
                <td>reset_syn_0_0/reset_syn_0_0/dff_15_rep_RNIB6IB/U0_Y</td>
                <td>305</td>
            </tr>
            <tr>
                <td>9</td>
                <td>COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.TGT_TCK_GLB/U0</td>
                <td>(1154, 162)</td>
                <td>COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.TGT_TCK_GLB/U0_Y</td>
                <td>209</td>
            </tr>
            <tr>
                <td>10</td>
                <td>COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/iUDRCK_inferred_clock_RNIVJK7/U0</td>
                <td>(1163, 162)</td>
                <td>COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/iUDRCK_inferred_clock_RNIVJK7/U0_Y</td>
                <td>18</td>
            </tr>
            <tr>
                <td>11</td>
                <td>DDR3_0_0/DDRPHY_BLK_0/CLKINT_CMD/U0</td>
                <td>(1175, 162)</td>
                <td>DDR3_0_0/DDRPHY_BLK_0/CLKINT_CMD/U0_Y</td>
                <td>3</td>
            </tr>
        </table>
        <p/>
        <h2>I/O to GB Connections</h2>
        <p>(none)</p>
        <h2>Fabric to GB Connections</h2>
        <table cellpadding="4">
            <tr>
                <th/>
                <th> From </th>
                <th> From Location </th>
                <th> To </th>
                <th> Net Name </th>
                <th> Net Type </th>
                <th> Fanout </th>
            </tr>
            <tr>
                <td>1</td>
                <td>DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep:Q</td>
                <td>(1692, 169)</td>
                <td>DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep_RNINRV2/U0</td>
                <td>DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep_Z</td>
                <td>ROUTED</td>
                <td>1</td>
            </tr>
            <tr>
                <td>2</td>
                <td>DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/MSC_i_4/MSC_i_5/ImCr:Q</td>
                <td>(1563, 229)</td>
                <td>DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/MSC_i_4/MSC_i_5/Ib1A09tuj4226Arj/U0</td>
                <td>DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/MSC_i_4/MSC_i_5/MSC_net_4</td>
                <td>ROUTED</td>
                <td>1</td>
            </tr>
            <tr>
                <td>3</td>
                <td>Axi4Interconnect_0/Axi4Interconnect_0/arst_aclk_sync/sysReset:Q</td>
                <td>(1489, 274)</td>
                <td>Axi4Interconnect_0/Axi4Interconnect_0/arst_aclk_sync/sysReset_RNIULU4/U0</td>
                <td>Axi4Interconnect_0/Axi4Interconnect_0/arst_aclk_sync/sysReset_0</td>
                <td>ROUTED</td>
                <td>1</td>
            </tr>
            <tr>
                <td>4</td>
                <td>reset_syn_0_0/reset_syn_0_0/dff_15_rep_GB_DEMOTE:Q</td>
                <td>(1158, 265)</td>
                <td>reset_syn_0_0/reset_syn_0_0/dff_15_rep_RNIB6IB/U0_GB0</td>
                <td>reset_syn_0_0/reset_syn_0_0/dff_15_rep_GB_DEMOTE_net</td>
                <td>ROUTED</td>
                <td>2</td>
            </tr>
            <tr>
                <td>5</td>
                <td>reset_syn_0_0/reset_syn_0_0/dff_15_rep_GB_DEMOTE:Q</td>
                <td>(1158, 265)</td>
                <td>reset_syn_0_0/reset_syn_0_0/dff_15_rep_RNIB6IB/U0</td>
                <td>reset_syn_0_0/reset_syn_0_0/dff_15_rep_GB_DEMOTE_net</td>
                <td>ROUTED</td>
                <td>2</td>
            </tr>
            <tr>
                <td>6</td>
                <td>COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK_0:Y</td>
                <td>(492, 54)</td>
                <td>COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.TGT_TCK_GLB/U0</td>
                <td>COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/un1_DUT_TCK</td>
                <td>ROUTED</td>
                <td>1</td>
            </tr>
            <tr>
                <td>7</td>
                <td>COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk1.genblk1.genblk1.UJTAG_inst:UDRCK</td>
                <td>(504, 2)</td>
                <td>COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/iUDRCK_inferred_clock_RNIVJK7/U0</td>
                <td>COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/iUDRCK_0</td>
                <td>HARDWIRED</td>
                <td>1</td>
            </tr>
            <tr>
                <td>8</td>
                <td>DDR3_0_0/DDRPHY_BLK_0/DFN1_CMD:Q</td>
                <td>(2200, 370)</td>
                <td>DDR3_0_0/DDRPHY_BLK_0/CLKINT_CMD/U0</td>
                <td>DDR3_0_0/DDRPHY_BLK_0/DFN1_CMD_Q</td>
                <td>ROUTED</td>
                <td>1</td>
            </tr>
        </table>
        <p/>
        <h2>CCC to GB Connections</h2>
        <table cellpadding="4">
            <tr>
                <th/>
                <th> From </th>
                <th> From Location </th>
                <th> To </th>
                <th> Net Name </th>
                <th> Net Type </th>
                <th> Fanout </th>
            </tr>
            <tr>
                <td>1</td>
                <td>DDR3_0_0/CCC_0/pll_inst_0:OUT1</td>
                <td>(2460, 377)</td>
                <td>DDR3_0_0/CCC_0/clkint_4/U0</td>
                <td>DDR3_0_0/CCC_0/pll_inst_0_clkint_4</td>
                <td>HARDWIRED</td>
                <td>1</td>
            </tr>
            <tr>
                <td>2</td>
                <td>CCC_C0_0/CCC_C0_0/pll_inst_0:OUT0</td>
                <td>(2460, 5)</td>
                <td>CCC_C0_0/CCC_C0_0/clkint_0/U0_GB0</td>
                <td>CCC_C0_0/CCC_C0_0/pll_inst_0_clkint_0</td>
                <td>HARDWIRED</td>
                <td>1</td>
            </tr>
            <tr>
                <td>3</td>
                <td>CCC_C0_0/CCC_C0_0/pll_inst_0:OUT0</td>
                <td>(2460, 5)</td>
                <td>CCC_C0_0/CCC_C0_0/clkint_0/U0</td>
                <td>CCC_C0_0/CCC_C0_0/pll_inst_0_clkint_0</td>
                <td>HARDWIRED</td>
                <td>1</td>
            </tr>
        </table>
        <p/>
        <h2>CCC Input Connections</h2>
        <table cellpadding="4">
            <tr>
                <th/>
                <th> Port Name </th>
                <th> Pin Number </th>
                <th> I/O Function </th>
                <th> From </th>
                <th> From Location </th>
                <th> To </th>
                <th> CCC Location </th>
                <th> Net Name </th>
                <th> Net Type </th>
                <th> Fanout </th>
            </tr>
            <tr>
                <td>1</td>
                <td>REF_CLK_0</td>
                <td>E25</td>
                <td>HSIO63PB6/CLKIN_S_12/CCC_SE_CLKIN_S_12/CCC_SE_PLL0_OUT0</td>
                <td>REF_CLK_0_ibuf/U_IOPAD:Y</td>
                <td>(2256, 1)</td>
                <td>CCC_C0_0/CCC_C0_0/pll_inst_0:REF_CLK_0</td>
                <td>(2460, 5)</td>
                <td>REF_CLK_0_c</td>
                <td>HARDWIRED</td>
                <td>2</td>
            </tr>
            <tr>
                <td>2</td>
                <td>-</td>
                <td>-</td>
                <td>-</td>
                <td>CCC_C0_0/CCC_C0_0/pll_inst_0:OUT0</td>
                <td>(2460, 5)</td>
                <td>DDR3_0_0/CCC_0/pll_inst_0:REF_CLK_0</td>
                <td>(2460, 377)</td>
                <td>CCC_C0_0/CCC_C0_0/pll_inst_0_clkint_0</td>
                <td>ROUTED</td>
                <td>1</td>
            </tr>
        </table>
        <p/>
        <h2>Local Nets to RGB Connections</h2>
        <p>(none)</p>
        <h2>Global Nets to RGB Connections</h2>
        <table cellpadding="4">
            <tr>
                <th/>
                <th> From </th>
                <th> From Location </th>
                <th> Net Name </th>
                <th> Fanout </th>
                <th/>
                <th> RGB Location </th>
                <th> Local Fanout </th>
            </tr>
            <tr>
                <td>1</td>
                <td>DDR3_0_0/CCC_0/clkint_4/U0</td>
                <td>(1166, 162)</td>
                <td>DDR3_0_0/CCC_0/clkint_4/U0_Y</td>
                <td>9876</td>
                <td>1</td>
                <td>(1741, 179)</td>
                <td>1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2</td>
                <td>(1741, 233)</td>
                <td>19</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>3</td>
                <td>(1741, 260)</td>
                <td>27</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>4</td>
                <td>(1741, 287)</td>
                <td>236</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>5</td>
                <td>(1741, 314)</td>
                <td>604</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>6</td>
                <td>(1741, 341)</td>
                <td>1004</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>7</td>
                <td>(1741, 368)</td>
                <td>474</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>8</td>
                <td>(1747, 287)</td>
                <td>484</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>9</td>
                <td>(1747, 314)</td>
                <td>2617</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>10</td>
                <td>(1747, 341)</td>
                <td>2296</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>11</td>
                <td>(1747, 368)</td>
                <td>2114</td>
            </tr>
            <tr>
                <td>2</td>
                <td>DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep_RNINRV2/U0</td>
                <td>(1165, 162)</td>
                <td>DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep_RNINRV2/U0_Y</td>
                <td>4771</td>
                <td>1</td>
                <td>(1743, 231)</td>
                <td>2</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2</td>
                <td>(1743, 285)</td>
                <td>174</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>3</td>
                <td>(1743, 312)</td>
                <td>546</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>4</td>
                <td>(1743, 339)</td>
                <td>887</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>5</td>
                <td>(1743, 366)</td>
                <td>270</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>6</td>
                <td>(1749, 285)</td>
                <td>145</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>7</td>
                <td>(1749, 312)</td>
                <td>321</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>8</td>
                <td>(1749, 339)</td>
                <td>928</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>9</td>
                <td>(1749, 366)</td>
                <td>1498</td>
            </tr>
            <tr>
                <td>3</td>
                <td>CCC_C0_0/CCC_C0_0/clkint_0/U0_GB0</td>
                <td>(1164, 163)</td>
                <td>CCC_C0_0/CCC_C0_0/clkint_0/U0_gbs_1</td>
                <td>4083</td>
                <td>1</td>
                <td>(1741, 231)</td>
                <td>16</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2</td>
                <td>(1741, 258)</td>
                <td>356</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>3</td>
                <td>(1741, 285)</td>
                <td>1289</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>4</td>
                <td>(1741, 312)</td>
                <td>1635</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>5</td>
                <td>(1741, 339)</td>
                <td>786</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>6</td>
                <td>(1747, 366)</td>
                <td>1</td>
            </tr>
            <tr>
                <td>4</td>
                <td>DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/MSC_i_4/MSC_i_5/Ib1A09tuj4226Arj/U0</td>
                <td>(1167, 162)</td>
                <td>DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/MSC_i_4/MSC_i_5/Ib1A09tuj4226Arj/U0_Y</td>
                <td>4025</td>
                <td>1</td>
                <td>(1744, 233)</td>
                <td>13</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2</td>
                <td>(1744, 341)</td>
                <td>74</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>3</td>
                <td>(1744, 368)</td>
                <td>194</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>4</td>
                <td>(1750, 287)</td>
                <td>243</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>5</td>
                <td>(1750, 314)</td>
                <td>1984</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>6</td>
                <td>(1750, 341)</td>
                <td>1308</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>7</td>
                <td>(1750, 368)</td>
                <td>209</td>
            </tr>
            <tr>
                <td>5</td>
                <td>Axi4Interconnect_0/Axi4Interconnect_0/arst_aclk_sync/sysReset_RNIULU4/U0</td>
                <td>(1164, 162)</td>
                <td>Axi4Interconnect_0/Axi4Interconnect_0/arst_aclk_sync/sysReset_RNIULU4/U0_Y</td>
                <td>1462</td>
                <td>1</td>
                <td>(1740, 285)</td>
                <td>132</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2</td>
                <td>(1740, 312)</td>
                <td>742</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>3</td>
                <td>(1740, 339)</td>
                <td>588</td>
            </tr>
            <tr>
                <td>6</td>
                <td>reset_syn_0_0/reset_syn_0_0/dff_15_rep_RNIB6IB/U0_GB0</td>
                <td>(1175, 163)</td>
                <td>reset_syn_0_0/reset_syn_0_0/dff_15_rep_RNIB6IB/U0_gbs_1</td>
                <td>789</td>
                <td>1</td>
                <td>(1744, 259)</td>
                <td>140</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2</td>
                <td>(1744, 286)</td>
                <td>362</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>3</td>
                <td>(1744, 313)</td>
                <td>238</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>4</td>
                <td>(1744, 340)</td>
                <td>49</td>
            </tr>
            <tr>
                <td>7</td>
                <td>CCC_C0_0/CCC_C0_0/clkint_0/U0</td>
                <td>(1152, 162)</td>
                <td>CCC_C0_0/CCC_C0_0/clkint_0/U0_Y</td>
                <td>460</td>
                <td>1</td>
                <td>(582, 258)</td>
                <td>25</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2</td>
                <td>(582, 285)</td>
                <td>69</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>3</td>
                <td>(582, 312)</td>
                <td>361</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>4</td>
                <td>(582, 339)</td>
                <td>5</td>
            </tr>
            <tr>
                <td>8</td>
                <td>reset_syn_0_0/reset_syn_0_0/dff_15_rep_RNIB6IB/U0</td>
                <td>(1163, 163)</td>
                <td>reset_syn_0_0/reset_syn_0_0/dff_15_rep_RNIB6IB/U0_Y</td>
                <td>305</td>
                <td>1</td>
                <td>(586, 286)</td>
                <td>44</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2</td>
                <td>(586, 313)</td>
                <td>256</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>3</td>
                <td>(586, 340)</td>
                <td>5</td>
            </tr>
            <tr>
                <td>9</td>
                <td>COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.TGT_TCK_GLB/U0</td>
                <td>(1154, 162)</td>
                <td>COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.TGT_TCK_GLB/U0_Y</td>
                <td>209</td>
                <td>1</td>
                <td>(583, 287)</td>
                <td>67</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2</td>
                <td>(583, 314)</td>
                <td>142</td>
            </tr>
            <tr>
                <td>10</td>
                <td>COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/iUDRCK_inferred_clock_RNIVJK7/U0</td>
                <td>(1163, 162)</td>
                <td>COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/iUDRCK_inferred_clock_RNIVJK7/U0_Y</td>
                <td>18</td>
                <td>1</td>
                <td>(581, 40)</td>
                <td>8</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>2</td>
                <td>(581, 67)</td>
                <td>10</td>
            </tr>
            <tr>
                <td>11</td>
                <td>DDR3_0_0/DDRPHY_BLK_0/CLKINT_CMD/U0</td>
                <td>(1175, 162)</td>
                <td>DDR3_0_0/DDRPHY_BLK_0/CLKINT_CMD/U0_Y</td>
                <td>3</td>
                <td/>
                <td>(1751, 367)</td>
                <td>3</td>
            </tr>
        </table>
        <p/>
        <h2>Clock Signals Summary</h2>
        <table cellpadding="4">
            <tr/>
            <tr>
                <td>The number of clock signals through  H-Chip Global resources</td>
                <td>5</td>
            </tr>
            <tr>
                <td>The number of clock signals through     Row Global resources</td>
                <td>24</td>
            </tr>
            <tr>
                <td>The number of clock signals through  Sector Global resources</td>
                <td>95</td>
            </tr>
            <tr>
                <td>The number of clock signals through Cluster Global resources</td>
                <td>1916</td>
            </tr>
        </table>
        <p/>
        <h2>Warning: Local Clock Nets</h2>
        <p>The following clocks are routed using regular routing resources instead of dedicated global resources. Clocks using regular routing have less predictable amounts of clock jitter versus the dedicated global resources. Microchip recommends using clock input and clock generation paths that maximize the usage of dedicated global routing resources, as well as promoting these signals below to dedicated global resources. Refer to the PolarFire and PolarFire SoC Clocking Resources User Guide for more information
</p>
        <table cellpadding="4">
            <tr>
                <th/>
                <th> From </th>
                <th> Driving Net </th>
                <th> To </th>
            </tr>
            <tr>
                <td>1</td>
                <td>scheduler_0/un1_triger_reg123:Y</td>
                <td>scheduler_0/un1_triger_reg123_Z</td>
                <td>scheduler_0/un1_triger_reg123_5_rs:CLK</td>
            </tr>
            <tr>
                <td>2</td>
                <td>scheduler_0/un1_triger_reg123_8:Y</td>
                <td>scheduler_0/un1_triger_reg123_8_Z</td>
                <td>scheduler_0/un1_triger_reg123_10_rs:CLK</td>
            </tr>
            <tr>
                <td>3</td>
                <td>scheduler_0/un1_triger_reg123_13:Y</td>
                <td>scheduler_0/un1_triger_reg123_13_Z</td>
                <td>scheduler_0/un1_triger_reg123_14_rs:CLK</td>
            </tr>
            <tr>
                <td>4</td>
                <td>scheduler_0/un1_triger_reg123_9:Y</td>
                <td>scheduler_0/un1_triger_reg123_9_Z</td>
                <td>scheduler_0/un1_triger_reg123_7_rs:CLK</td>
            </tr>
            <tr>
                <td>5</td>
                <td>scheduler_0/un1_triger_reg123_11:Y</td>
                <td>scheduler_0/un1_triger_reg123_11_Z</td>
                <td>scheduler_0/un1_triger_reg123_15_rs:CLK</td>
            </tr>
            <tr>
                <td>6</td>
                <td>scheduler_0/un1_triger_reg123_6:Y</td>
                <td>scheduler_0/un1_triger_reg123_6_Z</td>
                <td>scheduler_0/un1_triger_reg123_4_rs:CLK</td>
            </tr>
            <tr>
                <td>7</td>
                <td>scheduler_0/un1_triger_reg123_3:Y</td>
                <td>scheduler_0/un1_triger_reg123_3_Z</td>
                <td>scheduler_0/un1_triger_reg123_1_rs:CLK</td>
            </tr>
            <tr>
                <td>8</td>
                <td>scheduler_0/un1_triger_reg123_2:Y</td>
                <td>scheduler_0/un1_triger_reg123_2_Z</td>
                <td>scheduler_0/un1_triger_reg123_12_rs:CLK</td>
            </tr>
        </table>
    </body>
</html>
