{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 04 19:38:28 2020 " "Info: Processing started: Wed Nov 04 19:38:28 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off sled_4 -c sled_4 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off sled_4 -c sled_4 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "sled_4.v" "" { Text "D:/1---Work/working space/quartus/sled_4/sled_4.v" 2 -1 0 } } { "d:/1---apps/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/1---apps/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register b\[7\] register b\[0\] 231.86 MHz 4.313 ns Internal " "Info: Clock \"clk\" has Internal fmax of 231.86 MHz between source register \"b\[7\]\" and destination register \"b\[0\]\" (period= 4.313 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.049 ns + Longest register register " "Info: + Longest register to register delay is 4.049 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns b\[7\] 1 REG LCFF_X31_Y17_N15 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y17_N15; Fanout = 3; REG Node = 'b\[7\]'" {  } { { "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { b[7] } "NODE_NAME" } } { "sled_4.v" "" { Text "D:/1---Work/working space/quartus/sled_4/sled_4.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.079 ns) + CELL(0.651 ns) 1.730 ns LessThan0~1 2 COMB LCCOMB_X30_Y17_N24 1 " "Info: 2: + IC(1.079 ns) + CELL(0.651 ns) = 1.730 ns; Loc. = LCCOMB_X30_Y17_N24; Fanout = 1; COMB Node = 'LessThan0~1'" {  } { { "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "1.730 ns" { b[7] LessThan0~1 } "NODE_NAME" } } { "sled_4.v" "" { Text "D:/1---Work/working space/quartus/sled_4/sled_4.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.650 ns) 2.766 ns LessThan0~3 3 COMB LCCOMB_X30_Y17_N12 13 " "Info: 3: + IC(0.386 ns) + CELL(0.650 ns) = 2.766 ns; Loc. = LCCOMB_X30_Y17_N12; Fanout = 13; COMB Node = 'LessThan0~3'" {  } { { "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "1.036 ns" { LessThan0~1 LessThan0~3 } "NODE_NAME" } } { "sled_4.v" "" { Text "D:/1---Work/working space/quartus/sled_4/sled_4.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.623 ns) + CELL(0.660 ns) 4.049 ns b\[0\] 4 REG LCFF_X31_Y17_N1 3 " "Info: 4: + IC(0.623 ns) + CELL(0.660 ns) = 4.049 ns; Loc. = LCFF_X31_Y17_N1; Fanout = 3; REG Node = 'b\[0\]'" {  } { { "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "1.283 ns" { LessThan0~3 b[0] } "NODE_NAME" } } { "sled_4.v" "" { Text "D:/1---Work/working space/quartus/sled_4/sled_4.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.961 ns ( 48.43 % ) " "Info: Total cell delay = 1.961 ns ( 48.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.088 ns ( 51.57 % ) " "Info: Total interconnect delay = 2.088 ns ( 51.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "4.049 ns" { b[7] LessThan0~1 LessThan0~3 b[0] } "NODE_NAME" } } { "d:/1---apps/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/1---apps/quartus/quartus/bin64/Technology_Viewer.qrui" "4.049 ns" { b[7] {} LessThan0~1 {} LessThan0~3 {} b[0] {} } { 0.000ns 1.079ns 0.386ns 0.623ns } { 0.000ns 0.651ns 0.650ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.874 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.874 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "sled_4.v" "" { Text "D:/1---Work/working space/quartus/sled_4/sled_4.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns clk~clkctrl 2 COMB CLKCTRL_G2 13 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 13; COMB Node = 'clk~clkctrl'" {  } { { "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } } { "sled_4.v" "" { Text "D:/1---Work/working space/quartus/sled_4/sled_4.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.666 ns) 2.874 ns b\[0\] 3 REG LCFF_X31_Y17_N1 3 " "Info: 3: + IC(0.929 ns) + CELL(0.666 ns) = 2.874 ns; Loc. = LCFF_X31_Y17_N1; Fanout = 3; REG Node = 'b\[0\]'" {  } { { "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "1.595 ns" { clk~clkctrl b[0] } "NODE_NAME" } } { "sled_4.v" "" { Text "D:/1---Work/working space/quartus/sled_4/sled_4.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 62.84 % ) " "Info: Total cell delay = 1.806 ns ( 62.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.068 ns ( 37.16 % ) " "Info: Total interconnect delay = 1.068 ns ( 37.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "2.874 ns" { clk clk~clkctrl b[0] } "NODE_NAME" } } { "d:/1---apps/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/1---apps/quartus/quartus/bin64/Technology_Viewer.qrui" "2.874 ns" { clk {} clk~combout {} clk~clkctrl {} b[0] {} } { 0.000ns 0.000ns 0.139ns 0.929ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.874 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.874 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "sled_4.v" "" { Text "D:/1---Work/working space/quartus/sled_4/sled_4.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns clk~clkctrl 2 COMB CLKCTRL_G2 13 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 13; COMB Node = 'clk~clkctrl'" {  } { { "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } } { "sled_4.v" "" { Text "D:/1---Work/working space/quartus/sled_4/sled_4.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.666 ns) 2.874 ns b\[7\] 3 REG LCFF_X31_Y17_N15 3 " "Info: 3: + IC(0.929 ns) + CELL(0.666 ns) = 2.874 ns; Loc. = LCFF_X31_Y17_N15; Fanout = 3; REG Node = 'b\[7\]'" {  } { { "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "1.595 ns" { clk~clkctrl b[7] } "NODE_NAME" } } { "sled_4.v" "" { Text "D:/1---Work/working space/quartus/sled_4/sled_4.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 62.84 % ) " "Info: Total cell delay = 1.806 ns ( 62.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.068 ns ( 37.16 % ) " "Info: Total interconnect delay = 1.068 ns ( 37.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "2.874 ns" { clk clk~clkctrl b[7] } "NODE_NAME" } } { "d:/1---apps/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/1---apps/quartus/quartus/bin64/Technology_Viewer.qrui" "2.874 ns" { clk {} clk~combout {} clk~clkctrl {} b[7] {} } { 0.000ns 0.000ns 0.139ns 0.929ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "2.874 ns" { clk clk~clkctrl b[0] } "NODE_NAME" } } { "d:/1---apps/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/1---apps/quartus/quartus/bin64/Technology_Viewer.qrui" "2.874 ns" { clk {} clk~combout {} clk~clkctrl {} b[0] {} } { 0.000ns 0.000ns 0.139ns 0.929ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "2.874 ns" { clk clk~clkctrl b[7] } "NODE_NAME" } } { "d:/1---apps/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/1---apps/quartus/quartus/bin64/Technology_Viewer.qrui" "2.874 ns" { clk {} clk~combout {} clk~clkctrl {} b[7] {} } { 0.000ns 0.000ns 0.139ns 0.929ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "sled_4.v" "" { Text "D:/1---Work/working space/quartus/sled_4/sled_4.v" 10 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "sled_4.v" "" { Text "D:/1---Work/working space/quartus/sled_4/sled_4.v" 10 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "4.049 ns" { b[7] LessThan0~1 LessThan0~3 b[0] } "NODE_NAME" } } { "d:/1---apps/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/1---apps/quartus/quartus/bin64/Technology_Viewer.qrui" "4.049 ns" { b[7] {} LessThan0~1 {} LessThan0~3 {} b[0] {} } { 0.000ns 1.079ns 0.386ns 0.623ns } { 0.000ns 0.651ns 0.650ns 0.660ns } "" } } { "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "2.874 ns" { clk clk~clkctrl b[0] } "NODE_NAME" } } { "d:/1---apps/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/1---apps/quartus/quartus/bin64/Technology_Viewer.qrui" "2.874 ns" { clk {} clk~combout {} clk~clkctrl {} b[0] {} } { 0.000ns 0.000ns 0.139ns 0.929ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "2.874 ns" { clk clk~clkctrl b[7] } "NODE_NAME" } } { "d:/1---apps/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/1---apps/quartus/quartus/bin64/Technology_Viewer.qrui" "2.874 ns" { clk {} clk~combout {} clk~clkctrl {} b[7] {} } { 0.000ns 0.000ns 0.139ns 0.929ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk dig\[1\] a\[1\] 10.958 ns register " "Info: tco from clock \"clk\" to destination pin \"dig\[1\]\" through register \"a\[1\]\" is 10.958 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.873 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.873 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "sled_4.v" "" { Text "D:/1---Work/working space/quartus/sled_4/sled_4.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns clk~clkctrl 2 COMB CLKCTRL_G2 13 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 13; COMB Node = 'clk~clkctrl'" {  } { { "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } } { "sled_4.v" "" { Text "D:/1---Work/working space/quartus/sled_4/sled_4.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.928 ns) + CELL(0.666 ns) 2.873 ns a\[1\] 3 REG LCFF_X30_Y17_N9 6 " "Info: 3: + IC(0.928 ns) + CELL(0.666 ns) = 2.873 ns; Loc. = LCFF_X30_Y17_N9; Fanout = 6; REG Node = 'a\[1\]'" {  } { { "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "1.594 ns" { clk~clkctrl a[1] } "NODE_NAME" } } { "sled_4.v" "" { Text "D:/1---Work/working space/quartus/sled_4/sled_4.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 62.86 % ) " "Info: Total cell delay = 1.806 ns ( 62.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.067 ns ( 37.14 % ) " "Info: Total interconnect delay = 1.067 ns ( 37.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "2.873 ns" { clk clk~clkctrl a[1] } "NODE_NAME" } } { "d:/1---apps/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/1---apps/quartus/quartus/bin64/Technology_Viewer.qrui" "2.873 ns" { clk {} clk~combout {} clk~clkctrl {} a[1] {} } { 0.000ns 0.000ns 0.139ns 0.928ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "sled_4.v" "" { Text "D:/1---Work/working space/quartus/sled_4/sled_4.v" 10 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.781 ns + Longest register pin " "Info: + Longest register to pin delay is 7.781 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns a\[1\] 1 REG LCFF_X30_Y17_N9 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y17_N9; Fanout = 6; REG Node = 'a\[1\]'" {  } { { "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[1] } "NODE_NAME" } } { "sled_4.v" "" { Text "D:/1---Work/working space/quartus/sled_4/sled_4.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.474 ns) + CELL(0.370 ns) 0.844 ns Decoder0~0 2 COMB LCCOMB_X30_Y17_N6 3 " "Info: 2: + IC(0.474 ns) + CELL(0.370 ns) = 0.844 ns; Loc. = LCCOMB_X30_Y17_N6; Fanout = 3; COMB Node = 'Decoder0~0'" {  } { { "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "0.844 ns" { a[1] Decoder0~0 } "NODE_NAME" } } { "sled_4.v" "" { Text "D:/1---Work/working space/quartus/sled_4/sled_4.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.631 ns) + CELL(3.306 ns) 7.781 ns dig\[1\] 3 PIN PIN_207 0 " "Info: 3: + IC(3.631 ns) + CELL(3.306 ns) = 7.781 ns; Loc. = PIN_207; Fanout = 0; PIN Node = 'dig\[1\]'" {  } { { "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "6.937 ns" { Decoder0~0 dig[1] } "NODE_NAME" } } { "sled_4.v" "" { Text "D:/1---Work/working space/quartus/sled_4/sled_4.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.676 ns ( 47.24 % ) " "Info: Total cell delay = 3.676 ns ( 47.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.105 ns ( 52.76 % ) " "Info: Total interconnect delay = 4.105 ns ( 52.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "7.781 ns" { a[1] Decoder0~0 dig[1] } "NODE_NAME" } } { "d:/1---apps/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/1---apps/quartus/quartus/bin64/Technology_Viewer.qrui" "7.781 ns" { a[1] {} Decoder0~0 {} dig[1] {} } { 0.000ns 0.474ns 3.631ns } { 0.000ns 0.370ns 3.306ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "2.873 ns" { clk clk~clkctrl a[1] } "NODE_NAME" } } { "d:/1---apps/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/1---apps/quartus/quartus/bin64/Technology_Viewer.qrui" "2.873 ns" { clk {} clk~combout {} clk~clkctrl {} a[1] {} } { 0.000ns 0.000ns 0.139ns 0.928ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/1---apps/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "7.781 ns" { a[1] Decoder0~0 dig[1] } "NODE_NAME" } } { "d:/1---apps/quartus/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/1---apps/quartus/quartus/bin64/Technology_Viewer.qrui" "7.781 ns" { a[1] {} Decoder0~0 {} dig[1] {} } { 0.000ns 0.474ns 3.631ns } { 0.000ns 0.370ns 3.306ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4362 " "Info: Peak virtual memory: 4362 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 04 19:38:28 2020 " "Info: Processing ended: Wed Nov 04 19:38:28 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
