#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Wed Jun 05 08:00:19 2019
# Process ID: 536
# Log file: C:/Users/yizii/Desktop/SOC作业/OrginalPongZyboSpring2019/vivado.log
# Journal file: C:/Users/yizii/Desktop/SOC作业/OrginalPongZyboSpring2019\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/yizii/Desktop/SOC作业/OrginalPongZyboSpring2019/OriginalPongZyboSpring2019.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/yizii/Desktop/yzh/OrginalPongZyboSpring2019' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Users/XLInux/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 702.863 ; gain = 149.375
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream
[Wed Jun 05 08:05:09 2019] Launched impl_1...
Run output will be captured here: C:/Users/yizii/Desktop/SOC作业/OrginalPongZyboSpring2019/OriginalPongZyboSpring2019.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2015.2
  **** Build date : Jun 26 2015-16:56:39
    ** Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.


open_hw_target [lindex [get_hw_targets -of_objects [get_hw_servers localhost]] 0]
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210279654348A
set_property PROGRAM.FILE {C:/Users/yizii/Desktop/SOC作业/OrginalPongZyboSpring2019/OriginalPongZyboSpring2019.runs/impl_1/pongZybo2019spring.bit} [lindex [get_hw_devices] 1]
current_hw_device [lindex [get_hw_devices] 1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1435] Device xc7z010 (JTAG device index = 1) is not programmed (DONE status = 0).
refresh_hw_device [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1435] Device xc7z010 (JTAG device index = 1) is not programmed (DONE status = 0).
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream
[Wed Jun 05 08:06:21 2019] Launched impl_1...
Run output will be captured here: C:/Users/yizii/Desktop/SOC作业/OrginalPongZyboSpring2019/OriginalPongZyboSpring2019.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 25 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/yizii/Desktop/SOC作业/OrginalPongZyboSpring2019/.Xil/Vivado-536-DESKTOP-VUIUF3J/dcp/pongZybo2019spring.xdc]
Finished Parsing XDC File [C:/Users/yizii/Desktop/SOC作业/OrginalPongZyboSpring2019/.Xil/Vivado-536-DESKTOP-VUIUF3J/dcp/pongZybo2019spring.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 996.473 ; gain = 0.977
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 996.473 ; gain = 0.980
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1094.480 ; gain = 300.438
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
refresh_hw_device [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1435] Device xc7z010 (JTAG device index = 1) is not programmed (DONE status = 0).
****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/yizii/Desktop/SOC作业/OrginalPongZyboSpring2019/OriginalPongZyboSpring2019.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/yizii/Desktop/SOC作业/OrginalPongZyboSpring2019/OriginalPongZyboSpring2019.hw/webtalk/usage_statistics_ext_labtool.xml' has been successfully sent to Xilinx on Wed Jun 05 08:09:20 2019. For additional details about this file, please refer to the WebTalk help file at C:/Users/XLInux/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 05 08:09:20 2019...
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jun 05 08:09:23 2019...
