set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow Model"} {ModelSimTest.vo ModelSimTest_v.sdo}}
	{{"Fast Model"} {ModelSimTest_fast.vo ModelSimTest_v_fast.sdo}}
}
