

================================================================
== Vitis HLS Report for 'conv2d_Pipeline_VITIS_LOOP_85_11_VITIS_LOOP_87_12'
================================================================
* Date:           Tue May 13 12:46:06 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        HLS_Convolution
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.120 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                   |
    |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                     |
    +---------+---------+----------+----------+-------+-------+-----------------------------------------------+
    |    16390|    16390|  0.131 ms|  0.131 ms|  16385|  16385|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-------+-------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_85_11_VITIS_LOOP_87_12  |    16388|    16388|         6|          1|          1|  16384|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    172|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     77|    -|
|Register         |        -|    -|     182|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     182|    281|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln85_1_fu_113_p2   |         +|   0|  0|  20|          15|           1|
    |add_ln85_fu_144_p2     |         +|   0|  0|  15|           8|           1|
    |add_ln87_fu_161_p2     |         +|   0|  0|  15|           8|           1|
    |add_ln89_fu_203_p2     |         +|   0|  0|  14|          14|          14|
    |sub_ln87_fu_194_p2     |         -|   0|  0|  14|          14|          14|
    |icmp_ln85_fu_107_p2    |      icmp|   0|  0|  23|          15|          16|
    |icmp_ln87_fu_122_p2    |      icmp|   0|  0|  14|           8|           9|
    |icmp_ln89_fu_219_p2    |      icmp|   0|  0|  23|          16|          16|
    |max_val_2_fu_225_p3    |    select|   0|  0|  16|           1|          16|
    |select_ln82_fu_128_p3  |    select|   0|  0|   8|           1|           1|
    |select_ln85_fu_150_p3  |    select|   0|  0|   8|           1|           8|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 172|         102|          99|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_col_load               |  14|          3|    8|         24|
    |ap_sig_allocacmp_indvar_flatten20_load  |   9|          2|   15|         30|
    |col_fu_52                               |   9|          2|    8|         16|
    |indvar_flatten20_fu_60                  |   9|          2|   15|         30|
    |max_val_fu_48                           |   9|          2|   16|         32|
    |row_fu_56                               |   9|          2|    8|         16|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  77|         17|   72|        152|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln89_reg_296                   |  14|   0|   14|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |col_fu_52                          |   8|   0|    8|          0|
    |icmp_ln85_reg_271                  |   1|   0|    1|          0|
    |icmp_ln87_reg_275                  |   1|   0|    1|          0|
    |indvar_flatten20_fu_60             |  15|   0|   15|          0|
    |max_val_fu_48                      |  16|   0|   16|          0|
    |out_image_sobel_load_reg_306       |  13|   0|   13|          0|
    |row_fu_56                          |   8|   0|    8|          0|
    |select_ln82_reg_280                |   8|   0|    8|          0|
    |select_ln82_reg_280_pp0_iter1_reg  |   8|   0|    8|          0|
    |select_ln85_reg_286                |   8|   0|    8|          0|
    |trunc_ln89_reg_291                 |   7|   0|    7|          0|
    |icmp_ln85_reg_271                  |  64|  32|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 182|  32|  119|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+---------------------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |                   Source Object                   |    C Type    |
+--------------------------+-----+-----+------------+---------------------------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  conv2d_Pipeline_VITIS_LOOP_85_11_VITIS_LOOP_87_12|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  conv2d_Pipeline_VITIS_LOOP_85_11_VITIS_LOOP_87_12|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  conv2d_Pipeline_VITIS_LOOP_85_11_VITIS_LOOP_87_12|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  conv2d_Pipeline_VITIS_LOOP_85_11_VITIS_LOOP_87_12|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  conv2d_Pipeline_VITIS_LOOP_85_11_VITIS_LOOP_87_12|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  conv2d_Pipeline_VITIS_LOOP_85_11_VITIS_LOOP_87_12|  return value|
|out_image_sobel_address0  |  out|   14|   ap_memory|                                    out_image_sobel|         array|
|out_image_sobel_ce0       |  out|    1|   ap_memory|                                    out_image_sobel|         array|
|out_image_sobel_q0        |   in|   13|   ap_memory|                                    out_image_sobel|         array|
|max_val_2_out             |  out|   16|      ap_vld|                                      max_val_2_out|       pointer|
|max_val_2_out_ap_vld      |  out|    1|      ap_vld|                                      max_val_2_out|       pointer|
+--------------------------+-----+-----+------------+---------------------------------------------------+--------------+

