

================================================================
== Vitis HLS Report for 'unpackComplex'
================================================================
* Date:           Sun Jun 27 17:41:19 2021

* Version:        2020.1.1 (Build 2960000 on Wed Aug 05 23:18:37 MDT 2020)
* Project:        hls-proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 10.00 ns | 23.017 ns |   2.70 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_31_1  |        ?|        ?|         4|          1|          1|     ?|    yes   |
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 2 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %eos, void @empty_6, i32, i32, void @empty_2, i32, i32, void @empty_2, void @empty_2, void @empty_2, i32, i32, i32, i32, void @empty_2, void @empty_2"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %dst, void @empty_6, i32, i32, void @empty_2, i32, i32, void @empty_2, void @empty_2, void @empty_2, i32, i32, i32, i32, void @empty_2, void @empty_2"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %imag_V_last_V, i8 %imag_V_keep_V, i64 %imag_V_data_V, void @empty_10, i32, i32, void @empty_1, i32, i32, void @empty_2, void @empty_2, void @empty_2, i32, i32, i32, i32, void @empty_2, void @empty_2"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %real_V_last_V, i8 %real_V_keep_V, i64 %real_V_data_V, void @empty_10, i32, i32, void @empty_1, i32, i32, void @empty_2, void @empty_2, void @empty_2, i32, i32, i32, i32, void @empty_2, void @empty_2"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln31 = br void %bb" [fft.cpp:31]   --->   Operation 11 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 23.0>
ST_2 : Operation 12 [1/1] (3.65ns)   --->   "%t_last = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P, i1 %eos" [/home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 12 'read' 't_last' <Predicate = true> <Delay = 3.65> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.70> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 64> <FIFO>
ST_2 : Operation 13 [1/1] (3.63ns)   --->   "%dst_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P, i128 %dst" [/home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 13 'read' 'dst_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln145 = trunc i128 %dst_read" [/home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 14 'trunc' 'trunc_ln145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i63 @_ssdm_op_PartSelect.i63.i128.i32.i32, i128 %dst_read, i32, i32"   --->   Operation 15 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%p_Result_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i32, i128 %dst_read, i32"   --->   Operation 16 'bitselect' 'p_Result_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%p_Result_s = partselect i11 @_ssdm_op_PartSelect.i11.i128.i32.i32, i128 %dst_read, i32, i32"   --->   Operation 17 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln311 = zext i11 %p_Result_s"   --->   Operation 18 'zext' 'zext_ln311' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln315 = trunc i128 %dst_read"   --->   Operation 19 'trunc' 'trunc_ln315' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (2.78ns)   --->   "%icmp_ln323 = icmp_eq  i63 %trunc_ln145, i63"   --->   Operation 20 'icmp' 'icmp_ln323' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (1.54ns)   --->   "%sh_amt = sub i12, i12 %zext_ln311"   --->   Operation 21 'sub' 'sh_amt' <Predicate = (!icmp_ln323)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln326 = trunc i12 %sh_amt"   --->   Operation 22 'trunc' 'trunc_ln326' <Predicate = (!icmp_ln323)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.88ns)   --->   "%icmp_ln327 = icmp_eq  i11 %p_Result_s, i11"   --->   Operation 23 'icmp' 'icmp_ln327' <Predicate = (!icmp_ln323)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln327 = br i1 %icmp_ln327, void, void %bb2.i26"   --->   Operation 24 'br' 'br_ln327' <Predicate = (!icmp_ln323)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.99ns)   --->   "%icmp_ln329 = icmp_sgt  i12 %sh_amt, i12"   --->   Operation 25 'icmp' 'icmp_ln329' <Predicate = (!icmp_ln323 & !icmp_ln327)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln329 = br i1 %icmp_ln329, void, void"   --->   Operation 26 'br' 'br_ln329' <Predicate = (!icmp_ln323 & !icmp_ln327)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.73ns)   --->   "%sh_amt_1 = sub i10, i10 %trunc_ln326"   --->   Operation 27 'sub' 'sh_amt_1' <Predicate = (!icmp_ln323 & !icmp_ln327 & !icmp_ln329)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp = partselect i4 @_ssdm_op_PartSelect.i4.i10.i32.i32, i10 %sh_amt_1, i32, i32"   --->   Operation 28 'partselect' 'tmp' <Predicate = (!icmp_ln323 & !icmp_ln327 & !icmp_ln329)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.99ns)   --->   "%icmp_ln330 = icmp_slt  i12 %sh_amt, i12"   --->   Operation 29 'icmp' 'icmp_ln330' <Predicate = (!icmp_ln323 & !icmp_ln327 & icmp_ln329)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln331 = trunc i12 %sh_amt"   --->   Operation 30 'trunc' 'trunc_ln331' <Predicate = (!icmp_ln323 & !icmp_ln327 & icmp_ln329 & icmp_ln330)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%p_Result_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i32, i128 %dst_read, i32"   --->   Operation 31 'bitselect' 'p_Result_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%p_Result_4 = partselect i11 @_ssdm_op_PartSelect.i11.i128.i32.i32, i128 %dst_read, i32, i32"   --->   Operation 32 'partselect' 'p_Result_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln311_1 = zext i11 %p_Result_4"   --->   Operation 33 'zext' 'zext_ln311_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%p_Result_5 = partselect i52 @_ssdm_op_PartSelect.i52.i128.i32.i32, i128 %dst_read, i32, i32"   --->   Operation 34 'partselect' 'p_Result_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (2.78ns)   --->   "%icmp_ln323_1 = icmp_eq  i63 %trunc_ln, i63"   --->   Operation 35 'icmp' 'icmp_ln323_1' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (1.54ns)   --->   "%sh_amt_2 = sub i12, i12 %zext_ln311_1"   --->   Operation 36 'sub' 'sh_amt_2' <Predicate = (!icmp_ln323_1)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln326_1 = trunc i12 %sh_amt_2"   --->   Operation 37 'trunc' 'trunc_ln326_1' <Predicate = (!icmp_ln323_1)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.88ns)   --->   "%icmp_ln327_1 = icmp_eq  i11 %p_Result_4, i11"   --->   Operation 38 'icmp' 'icmp_ln327_1' <Predicate = (!icmp_ln323_1)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln327 = br i1 %icmp_ln327_1, void, void %bb2.i"   --->   Operation 39 'br' 'br_ln327' <Predicate = (!icmp_ln323_1)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.99ns)   --->   "%icmp_ln329_1 = icmp_sgt  i12 %sh_amt_2, i12"   --->   Operation 40 'icmp' 'icmp_ln329_1' <Predicate = (!icmp_ln323_1 & !icmp_ln327_1)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln329 = br i1 %icmp_ln329_1, void, void"   --->   Operation 41 'br' 'br_ln329' <Predicate = (!icmp_ln323_1 & !icmp_ln327_1)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.73ns)   --->   "%sh_amt_3 = sub i10, i10 %trunc_ln326_1"   --->   Operation 42 'sub' 'sh_amt_3' <Predicate = (!icmp_ln323_1 & !icmp_ln327_1 & !icmp_ln329_1)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i4 @_ssdm_op_PartSelect.i4.i10.i32.i32, i10 %sh_amt_3, i32, i32"   --->   Operation 43 'partselect' 'tmp_2' <Predicate = (!icmp_ln323_1 & !icmp_ln327_1 & !icmp_ln329_1)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.99ns)   --->   "%icmp_ln330_1 = icmp_slt  i12 %sh_amt_2, i12"   --->   Operation 44 'icmp' 'icmp_ln330_1' <Predicate = (!icmp_ln323_1 & !icmp_ln327_1 & icmp_ln329_1)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln331_1 = trunc i12 %sh_amt_2"   --->   Operation 45 'trunc' 'trunc_ln331_1' <Predicate = (!icmp_ln323_1 & !icmp_ln327_1 & icmp_ln329_1 & icmp_ln330_1)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%specloopname_ln48 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [fft.cpp:48]   --->   Operation 46 'specloopname' 'specloopname_ln48' <Predicate = (!t_last)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln48 = br void %bb" [fft.cpp:48]   --->   Operation 47 'br' 'br_ln48' <Predicate = (!t_last)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.61>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 48 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%p_Result_8 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1, i52 %trunc_ln315"   --->   Operation 49 'bitconcatenate' 'p_Result_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln320 = zext i53 %p_Result_8"   --->   Operation 50 'zext' 'zext_ln320' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (1.86ns)   --->   "%br_ln323 = br i1 %icmp_ln323, void, void %bb1.i21"   --->   Operation 51 'br' 'br_ln323' <Predicate = true> <Delay = 1.86>
ST_3 : Operation 52 [1/1] (1.30ns)   --->   "%icmp_ln337 = icmp_eq  i4 %tmp, i4"   --->   Operation 52 'icmp' 'icmp_ln337' <Predicate = (!icmp_ln323 & !icmp_ln327 & !icmp_ln329)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (1.86ns)   --->   "%br_ln337 = br i1 %icmp_ln337, void %bb1.i21, void %bb5.i39"   --->   Operation 53 'br' 'br_ln337' <Predicate = (!icmp_ln323 & !icmp_ln327 & !icmp_ln329)> <Delay = 1.86>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln338 = zext i53 %p_Result_8"   --->   Operation 54 'zext' 'zext_ln338' <Predicate = (!icmp_ln323 & !icmp_ln327 & !icmp_ln329 & icmp_ln337)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln339 = zext i10 %sh_amt_1"   --->   Operation 55 'zext' 'zext_ln339' <Predicate = (!icmp_ln323 & !icmp_ln327 & !icmp_ln329 & icmp_ln337)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (4.61ns)   --->   "%shl_ln339 = shl i64 %zext_ln338, i64 %zext_ln339"   --->   Operation 56 'shl' 'shl_ln339' <Predicate = (!icmp_ln323 & !icmp_ln327 & !icmp_ln329 & icmp_ln337)> <Delay = 4.61> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (1.86ns)   --->   "%br_ln340 = br void %bb1.i21"   --->   Operation 57 'br' 'br_ln340' <Predicate = (!icmp_ln323 & !icmp_ln327 & !icmp_ln329 & icmp_ln337)> <Delay = 1.86>
ST_3 : Operation 58 [1/1] (1.86ns)   --->   "%br_ln330 = br i1 %icmp_ln330, void %bb1.i21, void %bb3.i32"   --->   Operation 58 'br' 'br_ln330' <Predicate = (!icmp_ln323 & !icmp_ln327 & icmp_ln329)> <Delay = 1.86>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln331 = zext i6 %trunc_ln331"   --->   Operation 59 'zext' 'zext_ln331' <Predicate = (!icmp_ln323 & !icmp_ln327 & icmp_ln329 & icmp_ln330)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (4.61ns)   --->   "%lshr_ln331 = lshr i54 %zext_ln320, i54 %zext_ln331"   --->   Operation 60 'lshr' 'lshr_ln331' <Predicate = (!icmp_ln323 & !icmp_ln327 & icmp_ln329 & icmp_ln330)> <Delay = 4.61> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln331_1 = zext i54 %lshr_ln331"   --->   Operation 61 'zext' 'zext_ln331_1' <Predicate = (!icmp_ln323 & !icmp_ln327 & icmp_ln329 & icmp_ln330)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (1.86ns)   --->   "%br_ln332 = br void %bb1.i21"   --->   Operation 62 'br' 'br_ln332' <Predicate = (!icmp_ln323 & !icmp_ln327 & icmp_ln329 & icmp_ln330)> <Delay = 1.86>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln328 = zext i53 %p_Result_8"   --->   Operation 63 'zext' 'zext_ln328' <Predicate = (!icmp_ln323 & icmp_ln327)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (1.86ns)   --->   "%br_ln329 = br void %bb1.i21"   --->   Operation 64 'br' 'br_ln329' <Predicate = (!icmp_ln323 & icmp_ln327)> <Delay = 1.86>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%p_Result_10 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1, i52 %p_Result_5"   --->   Operation 65 'bitconcatenate' 'p_Result_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln320_1 = zext i53 %p_Result_10"   --->   Operation 66 'zext' 'zext_ln320_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (1.86ns)   --->   "%br_ln323 = br i1 %icmp_ln323_1, void, void %bb1.i"   --->   Operation 67 'br' 'br_ln323' <Predicate = true> <Delay = 1.86>
ST_3 : Operation 68 [1/1] (1.30ns)   --->   "%icmp_ln337_1 = icmp_eq  i4 %tmp_2, i4"   --->   Operation 68 'icmp' 'icmp_ln337_1' <Predicate = (!icmp_ln323_1 & !icmp_ln327_1 & !icmp_ln329_1)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (1.86ns)   --->   "%br_ln337 = br i1 %icmp_ln337_1, void %bb1.i, void %bb5.i"   --->   Operation 69 'br' 'br_ln337' <Predicate = (!icmp_ln323_1 & !icmp_ln327_1 & !icmp_ln329_1)> <Delay = 1.86>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln338_1 = zext i53 %p_Result_10"   --->   Operation 70 'zext' 'zext_ln338_1' <Predicate = (!icmp_ln323_1 & !icmp_ln327_1 & !icmp_ln329_1 & icmp_ln337_1)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln339_1 = zext i10 %sh_amt_3"   --->   Operation 71 'zext' 'zext_ln339_1' <Predicate = (!icmp_ln323_1 & !icmp_ln327_1 & !icmp_ln329_1 & icmp_ln337_1)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (4.61ns)   --->   "%shl_ln339_1 = shl i64 %zext_ln338_1, i64 %zext_ln339_1"   --->   Operation 72 'shl' 'shl_ln339_1' <Predicate = (!icmp_ln323_1 & !icmp_ln327_1 & !icmp_ln329_1 & icmp_ln337_1)> <Delay = 4.61> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (1.86ns)   --->   "%br_ln340 = br void %bb1.i"   --->   Operation 73 'br' 'br_ln340' <Predicate = (!icmp_ln323_1 & !icmp_ln327_1 & !icmp_ln329_1 & icmp_ln337_1)> <Delay = 1.86>
ST_3 : Operation 74 [1/1] (1.86ns)   --->   "%br_ln330 = br i1 %icmp_ln330_1, void %bb1.i, void %bb3.i"   --->   Operation 74 'br' 'br_ln330' <Predicate = (!icmp_ln323_1 & !icmp_ln327_1 & icmp_ln329_1)> <Delay = 1.86>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln331_2 = zext i6 %trunc_ln331_1"   --->   Operation 75 'zext' 'zext_ln331_2' <Predicate = (!icmp_ln323_1 & !icmp_ln327_1 & icmp_ln329_1 & icmp_ln330_1)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (4.61ns)   --->   "%lshr_ln331_1 = lshr i54 %zext_ln320_1, i54 %zext_ln331_2"   --->   Operation 76 'lshr' 'lshr_ln331_1' <Predicate = (!icmp_ln323_1 & !icmp_ln327_1 & icmp_ln329_1 & icmp_ln330_1)> <Delay = 4.61> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln331_3 = zext i54 %lshr_ln331_1"   --->   Operation 77 'zext' 'zext_ln331_3' <Predicate = (!icmp_ln323_1 & !icmp_ln327_1 & icmp_ln329_1 & icmp_ln330_1)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (1.86ns)   --->   "%br_ln332 = br void %bb1.i"   --->   Operation 78 'br' 'br_ln332' <Predicate = (!icmp_ln323_1 & !icmp_ln327_1 & icmp_ln329_1 & icmp_ln330_1)> <Delay = 1.86>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln328_1 = zext i53 %p_Result_10"   --->   Operation 79 'zext' 'zext_ln328_1' <Predicate = (!icmp_ln323_1 & icmp_ln327_1)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (1.86ns)   --->   "%br_ln329 = br void %bb1.i"   --->   Operation 80 'br' 'br_ln329' <Predicate = (!icmp_ln323_1 & icmp_ln327_1)> <Delay = 1.86>

State 4 <SV = 3> <Delay = 5.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%ref_tmp6_0 = phi i64 %zext_ln328, void %bb2.i26, i64 %zext_ln331_1, void %bb3.i32, i64 %shl_ln339, void %bb5.i39, i64, void %bb, i64, void, i64, void"   --->   Operation 81 'phi' 'ref_tmp6_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (3.52ns)   --->   "%sub_ln455 = sub i64, i64 %ref_tmp6_0"   --->   Operation 82 'sub' 'sub_ln455' <Predicate = (p_Result_7)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (1.48ns)   --->   "%r_out_data_V = select i1 %p_Result_7, i64 %sub_ln455, i64 %ref_tmp6_0"   --->   Operation 83 'select' 'r_out_data_V' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%ref_tmp10_0 = phi i64 %zext_ln328_1, void %bb2.i, i64 %zext_ln331_3, void %bb3.i, i64 %shl_ln339_1, void %bb5.i, i64, void %bb1.i21, i64, void, i64, void"   --->   Operation 84 'phi' 'ref_tmp10_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (3.52ns)   --->   "%sub_ln455_1 = sub i64, i64 %ref_tmp10_0"   --->   Operation 85 'sub' 'sub_ln455_1' <Predicate = (p_Result_9)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (1.48ns)   --->   "%i_out_data_V = select i1 %p_Result_9, i64 %sub_ln455_1, i64 %ref_tmp10_0"   --->   Operation 86 'select' 'i_out_data_V' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 87 [2/2] (0.00ns)   --->   "%write_ln648 = write void @_ssdm_op_Write.axis.volatile.i64P.i8P.i1P, i64 %real_V_data_V, i8 %real_V_keep_V, i1 %real_V_last_V, i64 %r_out_data_V, i8, i1 %t_last"   --->   Operation 87 'write' 'write_ln648' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 57 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 88 [2/2] (0.00ns)   --->   "%write_ln648 = write void @_ssdm_op_Write.axis.volatile.i64P.i8P.i1P, i64 %imag_V_data_V, i8 %imag_V_keep_V, i1 %imag_V_last_V, i64 %i_out_data_V, i8, i1 %t_last"   --->   Operation 88 'write' 'write_ln648' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 57 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln45 = br i1 %t_last, void, void" [fft.cpp:45]   --->   Operation 89 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 90 [1/2] (0.00ns)   --->   "%write_ln648 = write void @_ssdm_op_Write.axis.volatile.i64P.i8P.i1P, i64 %real_V_data_V, i8 %real_V_keep_V, i1 %real_V_last_V, i64 %r_out_data_V, i8, i1 %t_last"   --->   Operation 90 'write' 'write_ln648' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 57 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 91 [1/2] (0.00ns)   --->   "%write_ln648 = write void @_ssdm_op_Write.axis.volatile.i64P.i8P.i1P, i64 %imag_V_data_V, i8 %imag_V_keep_V, i1 %imag_V_last_V, i64 %i_out_data_V, i8, i1 %t_last"   --->   Operation 91 'write' 'write_ln648' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 57 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%ret_ln49 = ret" [fft.cpp:49]   --->   Operation 92 'ret' 'ret_ln49' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 23ns
The critical path consists of the following:
	fifo read on port 'dst' (/home/wardo/Documents/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145) [17]  (3.63 ns)
	'sub' operation ('sh_amt') [29]  (1.55 ns)
	'icmp' operation ('icmp_ln329') [34]  (1.99 ns)
	blocking operation 15.8 ns on control path)

 <State 3>: 4.61ns
The critical path consists of the following:
	'shl' operation ('shl_ln339') [44]  (4.61 ns)

 <State 4>: 5ns
The critical path consists of the following:
	'phi' operation ('ref_tmp6_0') with incoming values : ('shl_ln339') ('zext_ln331_1') ('zext_ln328') [59]  (0 ns)
	'sub' operation ('sub_ln455') [60]  (3.52 ns)
	'select' operation ('r_out.data.V') [61]  (1.48 ns)

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
