head	1.1;
access;
symbols
	binutils-2_24-branch:1.1.0.22
	binutils-2_24-branchpoint:1.1
	binutils-2_21_1:1.1
	binutils-2_23_2:1.1
	binutils-2_23_1:1.1
	binutils-2_23:1.1
	binutils-2_23-branch:1.1.0.20
	binutils-2_23-branchpoint:1.1
	binutils-2_22_branch:1.1.0.18
	binutils-2_22:1.1
	binutils-2_22-branch:1.1.0.16
	binutils-2_22-branchpoint:1.1
	binutils-2_21:1.1
	binutils-2_21-branch:1.1.0.14
	binutils-2_21-branchpoint:1.1
	binutils-2_20_1:1.1
	binutils-2_20:1.1
	binutils-arc-20081103-branch:1.1.0.12
	binutils-arc-20081103-branchpoint:1.1
	binutils-2_20-branch:1.1.0.10
	binutils-2_20-branchpoint:1.1
	dje-cgen-play1-branch:1.1.0.8
	dje-cgen-play1-branchpoint:1.1
	arc-20081103-branch:1.1.0.6
	arc-20081103-branchpoint:1.1
	binutils-2_19_1:1.1
	binutils-2_19:1.1
	binutils-2_19-branch:1.1.0.4
	binutils-2_19-branchpoint:1.1
	binutils-2_18:1.1
	binutils-2_18-branch:1.1.0.2
	binutils-2_18-branchpoint:1.1
	binutils_latest_snapshot:1.1;
locks; strict;
comment	@# @;


1.1
date	2007.06.29.14.09.31;	author nickc;	state Exp;
branches;
next	;


desc
@@


1.1
log
@New port: National Semiconductor's CR16
@
text
@#as:
#objdump:  -dr
#name:  add_test

.*: +file format .*

Disassembly of section .text:

00000000 <main>:
   0:	f1 30       	addb	\$0xf:s,r1
   2:	b2 30 ff 00 	addb	\$0xff:m,r2
   6:	b1 30 ff 0f 	addb	\$0xfff:m,r1
   a:	b1 30 14 00 	addb	\$0x14:m,r1
   e:	a2 30       	addb	\$0xa:s,r2
  10:	b2 30 0b 00 	addb	\$0xb:m,r2
  14:	12 31       	addb	r1,r2
  16:	23 31       	addb	r2,r3
  18:	34 31       	addb	r3,r4
  1a:	56 31       	addb	r5,r6
  1c:	67 31       	addb	r6,r7
  1e:	78 31       	addb	r7,r8
  20:	f1 34       	addcb	\$0xf:s,r1
  22:	b2 34 ff 00 	addcb	\$0xff:m,r2
  26:	b1 34 ff 0f 	addcb	\$0xfff:m,r1
  2a:	b1 34 14 00 	addcb	\$0x14:m,r1
  2e:	a2 34       	addcb	\$0xa:s,r2
  30:	b2 34 0b 00 	addcb	\$0xb:m,r2
  34:	12 35       	addcb	r1,r2
  36:	23 35       	addcb	r2,r3
  38:	34 35       	addcb	r3,r4
  3a:	56 35       	addcb	r5,r6
  3c:	67 35       	addcb	r6,r7
  3e:	78 35       	addcb	r7,r8
  40:	f1 36       	addcw	\$0xf:s,r1
  42:	b2 36 ff 00 	addcw	\$0xff:m,r2
  46:	b1 36 ff 0f 	addcw	\$0xfff:m,r1
  4a:	b1 36 14 00 	addcw	\$0x14:m,r1
  4e:	a2 36       	addcw	\$0xa:s,r2
  50:	b2 36 0b 00 	addcw	\$0xb:m,r2
  54:	12 37       	addcw	r1,r2
  56:	23 37       	addcw	r2,r3
  58:	34 37       	addcw	r3,r4
  5a:	56 37       	addcw	r5,r6
  5c:	67 37       	addcw	r6,r7
  5e:	78 37       	addcw	r7,r8
  60:	f1 32       	addw	\$0xf:s,r1
  62:	b2 32 ff 00 	addw	\$0xff:m,r2
  66:	b1 32 ff 0f 	addw	\$0xfff:m,r1
  6a:	b1 32 14 00 	addw	\$0x14:m,r1
  6e:	a2 32       	addw	\$0xa:s,r2
  70:	12 33       	addw	r1,r2
  72:	23 33       	addw	r2,r3
  74:	34 33       	addw	r3,r4
  76:	56 33       	addw	r5,r6
  78:	67 33       	addw	r6,r7
  7a:	78 33       	addw	r7,r8
  7c:	f1 60       	addd	\$0xf:s,\(r2,r1\)
  7e:	b1 60 0b 00 	addd	\$0xb:m,\(r2,r1\)
  82:	b1 60 ff 00 	addd	\$0xff:m,\(r2,r1\)
  86:	b1 60 ff 0f 	addd	\$0xfff:m,\(r2,r1\)
  8a:	10 04 ff ff 	addd	\$0xffff:m,\(r2,r1\)
  8e:	1f 04 ff ff 	addd	\$0xfffff:m,\(r2,r1\)
  92:	21 00 ff 0f 	addd	\$0xfffffff:l,\(r2,r1\)
  96:	ff ff 
  98:	91 60       	addd	\$-1:s,\(r2,r1\)
  9a:	31 61       	addd	\(r4,r3\),\(r2,r1\)
  9c:	31 61       	addd	\(r4,r3\),\(r2,r1\)
  9e:	af 60       	addd	\$0xa:s,\(sp\)
  a0:	ef 60       	addd	\$0xe:s,\(sp\)
  a2:	bf 60 0b 00 	addd	\$0xb:m,\(sp\)
  a6:	8f 60       	addd	\$0x8:s,\(sp\)
@
