Release 10.1.03 - xst K.39 (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to /afs/athena.mit.edu/user/l/o/loganw/Documents/6.111/augmented-reality-on-fpga/src/augreal/xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to /afs/athena.mit.edu/user/l/o/loganw/Documents/6.111/augmented-reality-on-fpga/src/augreal/xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: labkit.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "labkit.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "labkit"
Output Format                      : NGC
Target Device                      : xc2v6000-4-bf957

---- Source Options
Top Module Name                    : labkit
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Convert Tristates To Logic         : Yes
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : labkit.lso
Keep Hierarchy                     : NO
Netlist Hierarchy                  : as_optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "ntsc_capture.v" in library work
Module <ntsc_capture> compiled
Module <ntsc_decode> compiled
Module <adv7185init> compiled
Compiling verilog file "labkit.v" in library work
Module <i2c> compiled
Module <labkit> compiled
No errors in compilation
Analysis of file <"labkit.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <labkit> in library <work>.

Analyzing hierarchy for module <ntsc_capture> in library <work>.

Analyzing hierarchy for module <adv7185init> in library <work>.

Analyzing hierarchy for module <ntsc_decode> in library <work> with parameters.
	EAV_VBI_f1 = "00000000000000000000000000001001"
	EAV_VBI_f2 = "00000000000000000000000000010000"
	EAV_f1 = "00000000000000000000000000000111"
	EAV_f2 = "00000000000000000000000000001110"
	SAV_VBI_f1 = "00000000000000000000000000001000"
	SAV_VBI_f2 = "00000000000000000000000000001111"
	SAV_f1_cb0 = "00000000000000000000000000000011"
	SAV_f1_cr1 = "00000000000000000000000000000101"
	SAV_f1_y0 = "00000000000000000000000000000100"
	SAV_f1_y1 = "00000000000000000000000000000110"
	SAV_f2_cb0 = "00000000000000000000000000001010"
	SAV_f2_cr1 = "00000000000000000000000000001100"
	SAV_f2_y0 = "00000000000000000000000000001011"
	SAV_f2_y1 = "00000000000000000000000000001101"
	SYNC_1 = "00000000000000000000000000000000"
	SYNC_2 = "00000000000000000000000000000001"
	SYNC_3 = "00000000000000000000000000000010"

Analyzing hierarchy for module <i2c> in library <work>.

WARNING:Xst:2591 - "labkit.v" line 326: attribute on instance <CLKFX_DIVIDE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "labkit.v" line 326: attribute on instance <CLKFX_MULTIPLY> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "labkit.v" line 326: attribute on instance <CLKIN_PERIOD> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "labkit.v" line 326: attribute on instance <CLK_FEEDBACK> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <labkit>.
Module <labkit> is correct for synthesis.
 
    Set user-defined property "INIT =  FFFF" for instance <reset_sr> in unit <labkit>.
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <vclk1> in unit <labkit>.
    Set user-defined property "CLKFX_DIVIDE =  10" for instance <vclk1> in unit <labkit>.
    Set user-defined property "CLKFX_MULTIPLY =  24" for instance <vclk1> in unit <labkit>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <vclk1> in unit <labkit>.
    Set user-defined property "CLKIN_PERIOD =  37.0000000000000000" for instance <vclk1> in unit <labkit>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <vclk1> in unit <labkit>.
    Set user-defined property "CLK_FEEDBACK =  NONE" for instance <vclk1> in unit <labkit>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <vclk1> in unit <labkit>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <vclk1> in unit <labkit>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <vclk1> in unit <labkit>.
    Set user-defined property "DSS_MODE =  NONE" for instance <vclk1> in unit <labkit>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <vclk1> in unit <labkit>.
    Set user-defined property "FACTORY_JF =  C080" for instance <vclk1> in unit <labkit>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <vclk1> in unit <labkit>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <vclk1> in unit <labkit>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <vclk1> in unit <labkit>.
Analyzing module <ntsc_capture> in library <work>.
Module <ntsc_capture> is correct for synthesis.
 
Analyzing module <adv7185init> in library <work>.
"ntsc_capture.v" line 663: $display : ADV7185 Initialization values:
WARNING:Xst:2326 - "ntsc_capture.v" line 664: Invalid escape sequence : %X.
"ntsc_capture.v" line 664: $display :   Register 0:  0x%X 0
WARNING:Xst:2326 - "ntsc_capture.v" line 665: Invalid escape sequence : %X.
"ntsc_capture.v" line 665: $display :   Register 1:  0x%X128
WARNING:Xst:2326 - "ntsc_capture.v" line 666: Invalid escape sequence : %X.
"ntsc_capture.v" line 666: $display :   Register 2:  0x%X 4
WARNING:Xst:2326 - "ntsc_capture.v" line 667: Invalid escape sequence : %X.
"ntsc_capture.v" line 667: $display :   Register 3:  0x%X 0
WARNING:Xst:2326 - "ntsc_capture.v" line 668: Invalid escape sequence : %X.
"ntsc_capture.v" line 668: $display :   Register 4:  0x%X12
WARNING:Xst:2326 - "ntsc_capture.v" line 669: Invalid escape sequence : %X.
"ntsc_capture.v" line 669: $display :   Register 5:  0x%X64
WARNING:Xst:2326 - "ntsc_capture.v" line 670: Invalid escape sequence : %X.
"ntsc_capture.v" line 670: $display :   Register 7:  0x%X144
WARNING:Xst:2326 - "ntsc_capture.v" line 671: Invalid escape sequence : %X.
"ntsc_capture.v" line 671: $display :   Register 8:  0x%X128
WARNING:Xst:2326 - "ntsc_capture.v" line 672: Invalid escape sequence : %X.
"ntsc_capture.v" line 672: $display :   Register 9:  0x%X140
WARNING:Xst:2326 - "ntsc_capture.v" line 673: Invalid escape sequence : %X.
"ntsc_capture.v" line 673: $display :   Register A:  0x%X 0
WARNING:Xst:2326 - "ntsc_capture.v" line 674: Invalid escape sequence : %X.
"ntsc_capture.v" line 674: $display :   Register B:  0x%X 0
WARNING:Xst:2326 - "ntsc_capture.v" line 675: Invalid escape sequence : %X.
"ntsc_capture.v" line 675: $display :   Register C:  0x%X48
WARNING:Xst:2326 - "ntsc_capture.v" line 676: Invalid escape sequence : %X.
"ntsc_capture.v" line 676: $display :   Register D:  0x%X136
WARNING:Xst:2326 - "ntsc_capture.v" line 677: Invalid escape sequence : %X.
"ntsc_capture.v" line 677: $display :   Register E:  0x%X 0
WARNING:Xst:2326 - "ntsc_capture.v" line 678: Invalid escape sequence : %X.
"ntsc_capture.v" line 678: $display :   Register F:  0x%X 0
WARNING:Xst:2326 - "ntsc_capture.v" line 679: Invalid escape sequence : %X.
"ntsc_capture.v" line 679: $display :   Register 33: 0x%X227
Module <adv7185init> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for signal <clock_slow>.
    Set user-defined property "INIT =  00" for signal <clk_div_count>.
Analyzing module <i2c> in library <work>.
Module <i2c> is correct for synthesis.
 
Analyzing module <ntsc_decode> in library <work>.
	EAV_VBI_f1 = 32'sb00000000000000000000000000001001
	EAV_VBI_f2 = 32'sb00000000000000000000000000010000
	EAV_f1 = 32'sb00000000000000000000000000000111
	EAV_f2 = 32'sb00000000000000000000000000001110
	SAV_VBI_f1 = 32'sb00000000000000000000000000001000
	SAV_VBI_f2 = 32'sb00000000000000000000000000001111
	SAV_f1_cb0 = 32'sb00000000000000000000000000000011
	SAV_f1_cr1 = 32'sb00000000000000000000000000000101
	SAV_f1_y0 = 32'sb00000000000000000000000000000100
	SAV_f1_y1 = 32'sb00000000000000000000000000000110
	SAV_f2_cb0 = 32'sb00000000000000000000000000001010
	SAV_f2_cr1 = 32'sb00000000000000000000000000001100
	SAV_f2_y0 = 32'sb00000000000000000000000000001011
	SAV_f2_y1 = 32'sb00000000000000000000000000001101
	SYNC_1 = 32'sb00000000000000000000000000000000
	SYNC_2 = 32'sb00000000000000000000000000000001
	SYNC_3 = 32'sb00000000000000000000000000000010
Module <ntsc_decode> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2561 - Always blocking tristate driving signal <flash_data> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <ram0_data> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user1> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user2> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user3> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user4> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <ram1_data> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <daughtercard> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <systemace_data> in unit <labkit> is removed.

Synthesizing Unit <ntsc_decode>.
    Related source file is "ntsc_capture.v".
WARNING:Xst:646 - Signal <state> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <f>.
    Found 10-bit register for signal <cb>.
    Found 10-bit register for signal <cr>.
    Found 5-bit register for signal <current_state>.
    Found 10-bit register for signal <y>.
    Summary:
	inferred  36 D-type flip-flop(s).
Unit <ntsc_decode> synthesized.


Synthesizing Unit <i2c>.
    Related source file is "ntsc_capture.v".
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 42                                             |
    | Transitions        | 44                                             |
    | Inputs             | 1                                              |
    | Outputs            | 32                                             |
    | Clock              | clock4x (rising_edge)                          |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000000                                       |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <idle>.
    Found 1-bit register for signal <ack>.
    Found 1-bit tristate buffer for signal <sda>.
    Found 1-bit register for signal <scl>.
    Found 8-bit register for signal <ldata>.
    Found 1-bit register for signal <sdai>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  12 D-type flip-flop(s).
	inferred   1 Tristate(s).
Unit <i2c> synthesized.


Synthesizing Unit <adv7185init>.
    Related source file is "ntsc_capture.v".
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 37                                             |
    | Transitions        | 72                                             |
    | Inputs             | 3                                              |
    | Outputs            | 36                                             |
    | Clock              | clock_slow (rising_edge)                       |
    | Reset              | reset_slow (positive)                          |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000000                                       |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <tv_in_reset_b>.
    Found 8-bit up counter for signal <clk_div_count>.
    Found 1-bit register for signal <clock_slow>.
    Found 8-bit register for signal <data>.
    Found 1-bit register for signal <load>.
    Found 1-bit register for signal <old_source>.
    Found 8-bit down counter for signal <reset_count>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  12 D-type flip-flop(s).
Unit <adv7185init> synthesized.


Synthesizing Unit <ntsc_capture>.
    Related source file is "ntsc_capture.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tv_in_ycrcb<9:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <ycrcb<21:20>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ycrcb<14:10>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ycrcb<4:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <fvh<2>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
    Found 1-bit register for signal <ntsc_flag>.
    Found 1-bit register for signal <interesting_flag>.
    Found 36-bit register for signal <ntsc_pixels>.
    Found 2-bit register for signal <color>.
    Found 10-bit register for signal <interesting_x>.
    Found 9-bit register for signal <interesting_y>.
    Found 10-bit comparator greatequal for signal <color$cmp_ge0000> created at line 121.
    Found 10-bit comparator greatequal for signal <color$cmp_ge0001> created at line 121.
    Found 10-bit comparator lessequal for signal <color$cmp_le0000> created at line 112.
    Found 10-bit comparator lessequal for signal <color$cmp_le0001> created at line 103.
    Found 9-bit comparator greater for signal <interesting_flag$cmp_gt0000> created at line 66.
    Found 10-bit comparator greater for signal <interesting_flag$cmp_gt0001> created at line 94.
    Found 10-bit comparator greater for signal <interesting_flag$cmp_gt0002> created at line 94.
    Found 10-bit comparator less for signal <interesting_flag$cmp_lt0000> created at line 103.
    Found 10-bit comparator less for signal <interesting_flag$cmp_lt0001> created at line 112.
    Found 1-bit register for signal <state>.
    Found 10-bit register for signal <x>.
    Found 10-bit adder for signal <x$addsub0000> created at line 85.
    Found 9-bit comparator lessequal for signal <x$cmp_le0000> created at line 66.
    Found 9-bit register for signal <y>.
    Found 9-bit adder for signal <y$addsub0000> created at line 62.
    Summary:
	inferred  79 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred  10 Comparator(s).
Unit <ntsc_capture> synthesized.


Synthesizing Unit <labkit>.
    Related source file is "labkit.v".
WARNING:Xst:2565 - Inout <user3<28>> is never assigned.
WARNING:Xst:2565 - Inout <user3<4>> is never assigned.
WARNING:Xst:2565 - Inout <user3<29>> is never assigned.
WARNING:Xst:2565 - Inout <user3<5>> is never assigned.
WARNING:Xst:647 - Input <button0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <button1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <button2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <button3> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user3<6>> is never assigned.
WARNING:Xst:2565 - Inout <user3<7>> is never assigned.
WARNING:Xst:2565 - Inout <user3<8>> is never assigned.
WARNING:Xst:2565 - Inout <user3<9>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<10>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<10>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<11>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<11>> is never assigned.
WARNING:Xst:647 - Input <clock1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clock2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <daughtercard<12>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<12>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<13>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<13>> is never assigned.
WARNING:Xst:647 - Input <tv_in_aef> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <daughtercard<14>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<14>> is never assigned.
WARNING:Xst:647 - Input <tv_in_aff> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <daughtercard<15>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<20>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<15>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<21>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<16>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<22>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<17>> is never assigned.
WARNING:Xst:647 - Input <systemace_irq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <daughtercard<18>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<23>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<0>> is never assigned.
WARNING:Xst:647 - Input <clock_feedback_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <daughtercard<19>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<24>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<1>> is never assigned.
WARNING:Xst:647 - Input <disp_data_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user2<10>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<25>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<30>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<2>> is never assigned.
WARNING:Xst:2565 - Inout <user2<11>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<31>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<26>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<3>> is never assigned.
WARNING:Xst:2565 - Inout <user2<12>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<32>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<27>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<4>> is never assigned.
WARNING:Xst:2565 - Inout <user2<13>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<33>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<28>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<5>> is never assigned.
WARNING:Xst:2565 - Inout <user4<0>> is never assigned.
WARNING:Xst:2565 - Inout <user2<14>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<34>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<29>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<6>> is never assigned.
WARNING:Xst:2565 - Inout <user4<1>> is never assigned.
WARNING:Xst:2565 - Inout <user2<15>> is never assigned.
WARNING:Xst:2565 - Inout <user2<20>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<40>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<35>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<7>> is never assigned.
WARNING:Xst:2565 - Inout <user4<2>> is never assigned.
WARNING:Xst:2565 - Inout <user2<21>> is never assigned.
WARNING:Xst:2565 - Inout <user2<16>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<41>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<36>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<8>> is never assigned.
WARNING:Xst:2565 - Inout <user1<0>> is never assigned.
WARNING:Xst:2565 - Inout <user4<3>> is never assigned.
WARNING:Xst:2565 - Inout <user2<17>> is never assigned.
WARNING:Xst:2565 - Inout <user2<22>> is never assigned.
WARNING:Xst:647 - Input <button_enter> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <daughtercard<37>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<42>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<9>> is never assigned.
WARNING:Xst:2565 - Inout <user1<1>> is never assigned.
WARNING:Xst:2565 - Inout <user4<4>> is never assigned.
WARNING:Xst:2565 - Inout <user2<23>> is never assigned.
WARNING:Xst:2565 - Inout <user2<18>> is never assigned.
WARNING:Xst:647 - Input <keyboard_clock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <daughtercard<38>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<43>> is never assigned.
WARNING:Xst:2565 - Inout <user1<2>> is never assigned.
WARNING:Xst:2565 - Inout <user4<5>> is never assigned.
WARNING:Xst:2565 - Inout <user2<24>> is never assigned.
WARNING:Xst:2565 - Inout <user2<19>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<39>> is never assigned.
WARNING:Xst:2565 - Inout <user1<3>> is never assigned.
WARNING:Xst:2565 - Inout <user4<6>> is never assigned.
WARNING:Xst:2565 - Inout <user2<30>> is never assigned.
WARNING:Xst:2565 - Inout <user2<25>> is never assigned.
WARNING:Xst:2565 - Inout <user1<4>> is never assigned.
WARNING:Xst:2565 - Inout <user4<7>> is never assigned.
WARNING:Xst:2565 - Inout <user2<26>> is never assigned.
WARNING:Xst:2565 - Inout <user2<31>> is never assigned.
WARNING:Xst:2565 - Inout <user1<5>> is never assigned.
WARNING:Xst:647 - Input <flash_sts> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user4<8>> is never assigned.
WARNING:Xst:647 - Input <rs232_rxd> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user2<27>> is never assigned.
WARNING:Xst:2565 - Inout <user1<6>> is never assigned.
WARNING:Xst:2565 - Inout <user4<9>> is never assigned.
WARNING:Xst:2565 - Inout <user2<28>> is never assigned.
WARNING:Xst:647 - Input <mouse_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user1<7>> is never assigned.
WARNING:Xst:647 - Input <rs232_cts> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user2<29>> is never assigned.
WARNING:Xst:2565 - Inout <user1<8>> is never assigned.
WARNING:Xst:2565 - Inout <user1<9>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<0>> is never assigned.
WARNING:Xst:2565 - Inout <user4<10>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<1>> is never assigned.
WARNING:Xst:647 - Input <switch> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user4<11>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<2>> is never assigned.
WARNING:Xst:2565 - Inout <user4<12>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<3>> is never assigned.
WARNING:Xst:2565 - Inout <user4<13>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<4>> is never assigned.
WARNING:Xst:2565 - Inout <user4<14>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<5>> is never assigned.
WARNING:Xst:2565 - Inout <user4<20>> is never assigned.
WARNING:Xst:2565 - Inout <user4<15>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<6>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<0>> is never assigned.
WARNING:Xst:2565 - Inout <user4<16>> is never assigned.
WARNING:Xst:2565 - Inout <user4<21>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<10>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<7>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<1>> is never assigned.
WARNING:Xst:2565 - Inout <user4<22>> is never assigned.
WARNING:Xst:2565 - Inout <user4<17>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<11>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<8>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<2>> is never assigned.
WARNING:Xst:2565 - Inout <user4<23>> is never assigned.
WARNING:Xst:2565 - Inout <user4<18>> is never assigned.
WARNING:Xst:647 - Input <button_left> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram1_data<12>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<9>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<3>> is never assigned.
WARNING:Xst:2565 - Inout <user4<19>> is never assigned.
WARNING:Xst:2565 - Inout <user4<24>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<13>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<0>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<4>> is never assigned.
WARNING:Xst:2565 - Inout <user4<30>> is never assigned.
WARNING:Xst:2565 - Inout <user4<25>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<14>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<1>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<5>> is never assigned.
WARNING:Xst:2565 - Inout <user4<26>> is never assigned.
WARNING:Xst:2565 - Inout <user4<31>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<20>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<2>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<15>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<6>> is never assigned.
WARNING:Xst:2565 - Inout <user4<27>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<3>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<16>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<21>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<7>> is never assigned.
WARNING:Xst:647 - Input <tv_in_data_valid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user4<28>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<22>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<4>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<17>> is never assigned.
WARNING:Xst:647 - Input <tv_in_hff> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram0_data<8>> is never assigned.
WARNING:Xst:2565 - Inout <user1<10>> is never assigned.
WARNING:Xst:2565 - Inout <user4<29>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<23>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<5>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<18>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<9>> is never assigned.
WARNING:Xst:2565 - Inout <user2<0>> is never assigned.
WARNING:Xst:2565 - Inout <user1<11>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<10>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<24>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<6>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<19>> is never assigned.
WARNING:Xst:2565 - Inout <user2<1>> is never assigned.
WARNING:Xst:2565 - Inout <user1<12>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<11>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<7>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<25>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<30>> is never assigned.
WARNING:Xst:2565 - Inout <user1<13>> is never assigned.
WARNING:Xst:2565 - Inout <user2<2>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<12>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<31>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<8>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<26>> is never assigned.
WARNING:Xst:2565 - Inout <user2<3>> is never assigned.
WARNING:Xst:2565 - Inout <user1<14>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<13>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<32>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<9>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<27>> is never assigned.
WARNING:Xst:2565 - Inout <user2<4>> is never assigned.
WARNING:Xst:2565 - Inout <user1<15>> is never assigned.
WARNING:Xst:2565 - Inout <user1<20>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<14>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<28>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<33>> is never assigned.
WARNING:Xst:647 - Input <tv_in_line_clock2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram1_data<0>> is never assigned.
WARNING:Xst:2565 - Inout <user1<16>> is never assigned.
WARNING:Xst:2565 - Inout <user2<5>> is never assigned.
WARNING:Xst:2565 - Inout <user1<21>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<20>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<15>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<29>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<34>> is never assigned.
WARNING:Xst:647 - Input <keyboard_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram1_data<1>> is never assigned.
WARNING:Xst:2565 - Inout <user1<17>> is never assigned.
WARNING:Xst:2565 - Inout <user2<6>> is never assigned.
WARNING:Xst:2565 - Inout <user1<22>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<21>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<16>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<35>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<2>> is never assigned.
WARNING:Xst:2565 - Inout <user1<18>> is never assigned.
WARNING:Xst:2565 - Inout <user2<7>> is never assigned.
WARNING:Xst:2565 - Inout <user1<23>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<22>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<17>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<3>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<10>> is never assigned.
WARNING:Xst:2565 - Inout <user1<24>> is never assigned.
WARNING:Xst:2565 - Inout <user2<8>> is never assigned.
WARNING:Xst:2565 - Inout <user1<19>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<23>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<18>> is never assigned.
WARNING:Xst:647 - Input <ac97_sdata_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram1_data<4>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<11>> is never assigned.
WARNING:Xst:2565 - Inout <user1<25>> is never assigned.
WARNING:Xst:2565 - Inout <user2<9>> is never assigned.
WARNING:Xst:2565 - Inout <user1<30>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<24>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<19>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<5>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<12>> is never assigned.
WARNING:Xst:2565 - Inout <user1<26>> is never assigned.
WARNING:Xst:2565 - Inout <user1<31>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<25>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<30>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<6>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<13>> is never assigned.
WARNING:Xst:2565 - Inout <user1<27>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<31>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<26>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<7>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<14>> is never assigned.
WARNING:Xst:2565 - Inout <user1<28>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<32>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<27>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<8>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<15>> is never assigned.
WARNING:Xst:2565 - Inout <user1<29>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<28>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<33>> is never assigned.
WARNING:Xst:647 - Input <systemace_mpbrdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram1_data<9>> is never assigned.
WARNING:Xst:647 - Input <button_right> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram0_data<34>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<29>> is never assigned.
WARNING:Xst:647 - Input <button_down> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram0_data<35>> is never assigned.
WARNING:Xst:2565 - Inout <user3<10>> is never assigned.
WARNING:Xst:647 - Input <mouse_clock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user3<11>> is never assigned.
WARNING:Xst:2565 - Inout <user3<12>> is never assigned.
WARNING:Xst:2565 - Inout <user3<13>> is never assigned.
WARNING:Xst:647 - Input <ac97_bit_clock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user3<14>> is never assigned.
WARNING:Xst:2565 - Inout <user3<20>> is never assigned.
WARNING:Xst:2565 - Inout <user3<15>> is never assigned.
WARNING:Xst:2565 - Inout <user3<21>> is never assigned.
WARNING:Xst:2565 - Inout <user3<16>> is never assigned.
WARNING:Xst:2565 - Inout <user3<22>> is never assigned.
WARNING:Xst:2565 - Inout <user3<17>> is never assigned.
WARNING:Xst:2565 - Inout <user3<23>> is never assigned.
WARNING:Xst:2565 - Inout <user3<18>> is never assigned.
WARNING:Xst:2565 - Inout <user3<24>> is never assigned.
WARNING:Xst:2565 - Inout <user3<19>> is never assigned.
WARNING:Xst:2565 - Inout <user3<0>> is never assigned.
WARNING:Xst:647 - Input <button_up> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user3<30>> is never assigned.
WARNING:Xst:2565 - Inout <user3<25>> is never assigned.
WARNING:Xst:2565 - Inout <user3<1>> is never assigned.
WARNING:Xst:2565 - Inout <user3<26>> is never assigned.
WARNING:Xst:2565 - Inout <user3<31>> is never assigned.
WARNING:Xst:2565 - Inout <user3<2>> is never assigned.
WARNING:Xst:2565 - Inout <user3<27>> is never assigned.
WARNING:Xst:2565 - Inout <user3<3>> is never assigned.
WARNING:Xst:646 - Signal <ntsc_pixels<35:14>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <labkit> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 10-bit adder                                          : 1
 9-bit adder                                           : 1
# Counters                                             : 2
 8-bit down counter                                    : 1
 8-bit up counter                                      : 1
# Registers                                            : 59
 1-bit register                                        : 48
 10-bit register                                       : 5
 2-bit register                                        : 1
 5-bit register                                        : 1
 8-bit register                                        : 2
 9-bit register                                        : 2
# Comparators                                          : 10
 10-bit comparator greatequal                          : 2
 10-bit comparator greater                             : 2
 10-bit comparator less                                : 2
 10-bit comparator lessequal                           : 2
 9-bit comparator greater                              : 1
 9-bit comparator lessequal                            : 1
# Tristates                                            : 1
 1-bit tristate buffer                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <ntsc/adv7185/state/FSM> on signal <state[1:37]> with one-hot encoding.
---------------------------------------------------
 State    | Encoding
---------------------------------------------------
 00000000 | 0000000000000000000000000000000000001
 00000001 | 0000000000000000000000000000000000010
 00000010 | 0000000000000000000000000000000000100
 00000011 | 0000000000000000000000000000000001000
 00000100 | 0000000000000000000000000000000010000
 00000101 | 0000000000000000000000000000000100000
 00000110 | 0000000000000000000000000000001000000
 00000111 | 0000000000000000000000000000010000000
 00001000 | 0000000000000000000000000000100000000
 00001001 | 0000000000000000000000000001000000000
 00001010 | 0000000000000000000000000010000000000
 00001011 | 0000000000000000000000000100000000000
 00001100 | 0000000000000000000000001000000000000
 00001101 | 0000000000000000000000010000000000000
 00001110 | 0000000000000000000000100000000000000
 00001111 | 0000000000000000000001000000000000000
 00010000 | 0000000000000000000010000000000000000
 00010001 | 0000000000000000000100000000000000000
 00010010 | 0000000000000000001000000000000000000
 00010011 | 0000000000000000010000000000000000000
 00010100 | 0000000000000000100000000000000000000
 00010101 | 0000000000000001000000000000000000000
 00010110 | 0000000000000010000000000000000000000
 00010111 | 0000000000000100000000000000000000000
 00011000 | 0000000000001000000000000000000000000
 00011001 | 0000000000010000000000000000000000000
 00011010 | 0000000000100000000000000000000000000
 00011011 | 0000000001000000000000000000000000000
 00011100 | 0000000010000000000000000000000000000
 00011101 | 0000000100000000000000000000000000000
 00011110 | 0000001000000000000000000000000000000
 00011111 | 0000010000000000000000000000000000000
 00100000 | 0000100000000000000000000000000000000
 00100001 | 0001000000000000000000000000000000000
 00100010 | 0010000000000000000000000000000000000
 00100011 | 0100000000000000000000000000000000000
 00100100 | 1000000000000000000000000000000000000
---------------------------------------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <ntsc/adv7185/i2c/state/FSM> on signal <state[1:42]> with speed1 encoding.
--------------------------------------------------------
 State    | Encoding
--------------------------------------------------------
 00000000 | 100000000000000000000000000000000000000000
 00000001 | 010000000000000000000000000000000000000000
 00000010 | 001000000000000000000000000000000000000000
 00000011 | 000100000000000000000000000000000000000000
 00000100 | 000010000000000000000000000000000000000000
 00000101 | 000001000000000000000000000000000000000000
 00000110 | 000000100000000000000000000000000000000000
 00000111 | 000000010000000000000000000000000000000000
 00001000 | 000000001000000000000000000000000000000000
 00001001 | 000000000100000000000000000000000000000000
 00001010 | 000000000010000000000000000000000000000000
 00001011 | 000000000001000000000000000000000000000000
 00001100 | 000000000000100000000000000000000000000000
 00001101 | 000000000000010000000000000000000000000000
 00001110 | 000000000000001000000000000000000000000000
 00001111 | 000000000000000100000000000000000000000000
 00010000 | 000000000000000001000000000000000000000000
 00010001 | 000000000000000000010000000000000000000000
 00010010 | 000000000000000000000100000000000000000000
 00010011 | 000000000000000000000001000000000000000000
 00010100 | 000000000000000010000000000000000000000000
 00010101 | 000000000000000000100000000000000000000000
 00010110 | 000000000000000000001000000000000000000000
 00010111 | 000000000000000000000010000000000000000000
 00011000 | 000000000000000000000000100000000000000000
 00011001 | 000000000000000000000000010000000000000000
 00011010 | 000000000000000000000000000100000000000000
 00011011 | 000000000000000000000000000001000000000000
 00011100 | 000000000000000000000000000000010000000000
 00011101 | 000000000000000000000000000000000100000000
 00011110 | 000000000000000000000000001000000000000000
 00011111 | 000000000000000000000000000010000000000000
 00100000 | 000000000000000000000000000000100000000000
 00100001 | 000000000000000000000000000000001000000000
 00100010 | 000000000000000000000000000000000010000000
 00100011 | 000000000000000000000000000000000001000000
 00100100 | 000000000000000000000000000000000000001000
 00100101 | 000000000000000000000000000000000000000100
 00100110 | 000000000000000000000000000000000000000010
 00100111 | 000000000000000000000000000000000000000001
 00101000 | 000000000000000000000000000000000000100000
 00101001 | 000000000000000000000000000000000000010000
--------------------------------------------------------
Loading device for application Rf_Device from file '2v6000.nph' in environment /afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE.
WARNING:Xst:1710 - FF/Latch <old_source> (without init value) has a constant value of 0 in block <adv7185init>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <FSM_FFd4> (without init value) has a constant value of 0 in block <state>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <interesting_flag> of sequential type is unconnected in block <ntsc>.
WARNING:Xst:2677 - Node <color_0> of sequential type is unconnected in block <ntsc>.
WARNING:Xst:2677 - Node <color_1> of sequential type is unconnected in block <ntsc>.
WARNING:Xst:2677 - Node <ntsc_pixels_35> of sequential type is unconnected in block <ntsc>.
WARNING:Xst:2677 - Node <ntsc_pixels_34> of sequential type is unconnected in block <ntsc>.
WARNING:Xst:2677 - Node <ntsc_pixels_33> of sequential type is unconnected in block <ntsc>.
WARNING:Xst:2677 - Node <ntsc_pixels_30> of sequential type is unconnected in block <ntsc>.
WARNING:Xst:2677 - Node <ntsc_pixels_32> of sequential type is unconnected in block <ntsc>.
WARNING:Xst:2677 - Node <ntsc_pixels_31> of sequential type is unconnected in block <ntsc>.
WARNING:Xst:2677 - Node <ntsc_pixels_29> of sequential type is unconnected in block <ntsc>.
WARNING:Xst:2677 - Node <ntsc_pixels_28> of sequential type is unconnected in block <ntsc>.
WARNING:Xst:2677 - Node <ntsc_pixels_27> of sequential type is unconnected in block <ntsc>.
WARNING:Xst:2677 - Node <ntsc_pixels_26> of sequential type is unconnected in block <ntsc>.
WARNING:Xst:2677 - Node <ntsc_pixels_25> of sequential type is unconnected in block <ntsc>.
WARNING:Xst:2677 - Node <ntsc_pixels_24> of sequential type is unconnected in block <ntsc>.
WARNING:Xst:2677 - Node <ntsc_pixels_23> of sequential type is unconnected in block <ntsc>.
WARNING:Xst:2677 - Node <ntsc_pixels_22> of sequential type is unconnected in block <ntsc>.
WARNING:Xst:2677 - Node <ntsc_pixels_21> of sequential type is unconnected in block <ntsc>.
WARNING:Xst:2677 - Node <ntsc_pixels_20> of sequential type is unconnected in block <ntsc>.
WARNING:Xst:2677 - Node <interesting_x_0> of sequential type is unconnected in block <ntsc>.
WARNING:Xst:2677 - Node <interesting_x_1> of sequential type is unconnected in block <ntsc>.
WARNING:Xst:2677 - Node <interesting_x_2> of sequential type is unconnected in block <ntsc>.
WARNING:Xst:2677 - Node <interesting_x_3> of sequential type is unconnected in block <ntsc>.
WARNING:Xst:2677 - Node <interesting_x_4> of sequential type is unconnected in block <ntsc>.
WARNING:Xst:2677 - Node <interesting_x_5> of sequential type is unconnected in block <ntsc>.
WARNING:Xst:2677 - Node <interesting_x_6> of sequential type is unconnected in block <ntsc>.
WARNING:Xst:2677 - Node <interesting_x_7> of sequential type is unconnected in block <ntsc>.
WARNING:Xst:2677 - Node <interesting_x_8> of sequential type is unconnected in block <ntsc>.
WARNING:Xst:2677 - Node <interesting_x_9> of sequential type is unconnected in block <ntsc>.
WARNING:Xst:2677 - Node <interesting_y_0> of sequential type is unconnected in block <ntsc>.
WARNING:Xst:2677 - Node <interesting_y_1> of sequential type is unconnected in block <ntsc>.
WARNING:Xst:2677 - Node <interesting_y_2> of sequential type is unconnected in block <ntsc>.
WARNING:Xst:2677 - Node <interesting_y_3> of sequential type is unconnected in block <ntsc>.
WARNING:Xst:2677 - Node <interesting_y_4> of sequential type is unconnected in block <ntsc>.
WARNING:Xst:2677 - Node <interesting_y_5> of sequential type is unconnected in block <ntsc>.
WARNING:Xst:2677 - Node <interesting_y_6> of sequential type is unconnected in block <ntsc>.
WARNING:Xst:2677 - Node <interesting_y_7> of sequential type is unconnected in block <ntsc>.
WARNING:Xst:2677 - Node <interesting_y_8> of sequential type is unconnected in block <ntsc>.
WARNING:Xst:2677 - Node <cr_0> of sequential type is unconnected in block <decode>.
WARNING:Xst:2677 - Node <cr_1> of sequential type is unconnected in block <decode>.
WARNING:Xst:2677 - Node <cr_2> of sequential type is unconnected in block <decode>.
WARNING:Xst:2677 - Node <cr_3> of sequential type is unconnected in block <decode>.
WARNING:Xst:2677 - Node <cr_4> of sequential type is unconnected in block <decode>.
WARNING:Xst:2677 - Node <y_0> of sequential type is unconnected in block <decode>.
WARNING:Xst:2677 - Node <y_1> of sequential type is unconnected in block <decode>.
WARNING:Xst:2677 - Node <cb_0> of sequential type is unconnected in block <decode>.
WARNING:Xst:2677 - Node <cb_1> of sequential type is unconnected in block <decode>.
WARNING:Xst:2677 - Node <cb_2> of sequential type is unconnected in block <decode>.
WARNING:Xst:2677 - Node <cb_3> of sequential type is unconnected in block <decode>.
WARNING:Xst:2677 - Node <cb_4> of sequential type is unconnected in block <decode>.
WARNING:Xst:2677 - Node <f> of sequential type is unconnected in block <decode>.
WARNING:Xst:1710 - FF/Latch <FSM_FFd2> (without init value) has a constant value of 0 in block <state>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <FSM_FFd1> (without init value) has a constant value of 0 in block <state>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <FSM_FFd3> (without init value) has a constant value of 0 in block <state>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <FSM_FFd5> of sequential type is unconnected in block <state>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 10-bit adder                                          : 1
 9-bit adder                                           : 1
# Counters                                             : 2
 8-bit down counter                                    : 1
 8-bit up counter                                      : 1
# Registers                                            : 217
 Flip-Flops                                            : 217
# Comparators                                          : 10
 10-bit comparator greatequal                          : 2
 10-bit comparator greater                             : 2
 10-bit comparator less                                : 2
 10-bit comparator lessequal                           : 2
 9-bit comparator greater                              : 1
 9-bit comparator lessequal                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <FSM_FFd4> (without init value) has a constant value of 0 in block <FSM_1-parent>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FSM_FFd2> (without init value) has a constant value of 0 in block <FSM_1-parent>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FSM_FFd1> (without init value) has a constant value of 0 in block <FSM_1-parent>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <FSM_FFd3> (without init value) has a constant value of 0 in block <FSM_1-parent>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <ntsc/adv7185/state_FSM_FFd5> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <ntsc/interesting_y_8> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <ntsc/interesting_y_7> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <ntsc/interesting_y_6> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <ntsc/interesting_y_5> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <ntsc/interesting_y_4> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <ntsc/interesting_y_3> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <ntsc/interesting_y_2> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <ntsc/interesting_y_1> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <ntsc/interesting_y_0> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <ntsc/interesting_x_9> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <ntsc/interesting_x_8> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <ntsc/interesting_x_7> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <ntsc/interesting_x_6> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <ntsc/interesting_x_5> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <ntsc/interesting_x_4> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <ntsc/interesting_x_3> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <ntsc/interesting_x_2> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <ntsc/interesting_x_1> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <ntsc/interesting_x_0> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <ntsc/ntsc_pixels_18> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <ntsc/ntsc_pixels_19> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <ntsc/ntsc_pixels_20> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <ntsc/ntsc_pixels_21> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <ntsc/ntsc_pixels_22> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <ntsc/ntsc_pixels_23> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <ntsc/ntsc_pixels_24> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <ntsc/ntsc_pixels_25> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <ntsc/ntsc_pixels_26> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <ntsc/ntsc_pixels_27> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <ntsc/ntsc_pixels_28> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <ntsc/ntsc_pixels_29> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <ntsc/ntsc_pixels_31> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <ntsc/ntsc_pixels_32> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <ntsc/ntsc_pixels_30> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <ntsc/ntsc_pixels_33> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <ntsc/ntsc_pixels_34> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <ntsc/ntsc_pixels_35> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <ntsc/ntsc_pixels_14> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <ntsc/ntsc_pixels_15> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <ntsc/ntsc_pixels_16> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <ntsc/ntsc_pixels_17> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <ntsc/color_1> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <ntsc/color_0> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <ntsc/x_9> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <ntsc/x_8> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <ntsc/x_7> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <ntsc/x_6> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <ntsc/x_5> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <ntsc/x_4> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <ntsc/x_3> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <ntsc/x_2> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <ntsc/x_1> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <ntsc/x_0> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <ntsc/interesting_flag> of sequential type is unconnected in block <labkit>.

Optimizing unit <labkit> ...

Optimizing unit <ntsc_decode> ...
WARNING:Xst:2677 - Node <ntsc/decode/f> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <ntsc/decode/cb_4> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <ntsc/decode/cb_3> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <ntsc/decode/cb_2> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <ntsc/decode/cb_1> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <ntsc/decode/cb_0> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <ntsc/decode/y_9> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <ntsc/decode/y_8> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <ntsc/decode/y_7> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <ntsc/decode/y_6> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <ntsc/decode/y_1> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <ntsc/decode/y_0> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <ntsc/decode/cr_4> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <ntsc/decode/cr_3> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <ntsc/decode/cr_2> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <ntsc/decode/cr_1> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <ntsc/decode/cr_0> of sequential type is unconnected in block <labkit>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block labkit, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 157
 Flip-Flops                                            : 157

=========================================================================

=========================================================================
*                           Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : labkit.ngr
Top Level Output File Name         : labkit
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 576

Cell Usage :
# BELS                             : 223
#      GND                         : 1
#      INV                         : 12
#      LUT1                        : 8
#      LUT2                        : 12
#      LUT2_D                      : 1
#      LUT2_L                      : 2
#      LUT3                        : 26
#      LUT3_D                      : 2
#      LUT3_L                      : 6
#      LUT4                        : 92
#      LUT4_D                      : 4
#      LUT4_L                      : 11
#      MUXCY                       : 21
#      MUXF5                       : 8
#      VCC                         : 1
#      XORCY                       : 16
# FlipFlops/Latches                : 157
#      FDE                         : 54
#      FDR                         : 62
#      FDRE                        : 31
#      FDRS                        : 6
#      FDRSE                       : 2
#      FDS                         : 2
# Shift Registers                  : 1
#      SRL16                       : 1
# Clock Buffers                    : 4
#      BUFG                        : 3
#      BUFGP                       : 1
# IO Buffers                       : 257
#      IBUF                        : 15
#      IBUFG                       : 1
#      OBUF                        : 240
#      OBUFT                       : 1
# DCMs                             : 1
#      DCM                         : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2v6000bf957-4 

 Number of Slices:                      119  out of  33792     0%  
 Number of Slice Flip Flops:            157  out of  67584     0%  
 Number of 4 input LUTs:                177  out of  67584     0%  
    Number used as logic:               176
    Number used as Shift registers:       1
 Number of IOs:                         576
 Number of bonded IOBs:                 258  out of    684    37%  
 Number of GCLKs:                         4  out of     16    25%  
 Number of DCMs:                          1  out of     12     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock_27mhz                        | IBUFG+BUFG             | 43    |
ntsc/adv7185/clock_slow1           | BUFG                   | 96    |
tv_in_line_clock1                  | BUFGP                  | 19    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 5.425ns (Maximum Frequency: 184.332MHz)
   Minimum input arrival time before clock: 8.092ns
   Maximum output required time after clock: 8.079ns
   Maximum combinational path delay: 6.523ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_27mhz'
  Clock period: 5.425ns (frequency: 184.332MHz)
  Total number of paths / destination ports: 427 / 74
-------------------------------------------------------------------------
Delay:               5.425ns (Levels of Logic = 1)
  Source:            reset_sr (FF)
  Destination:       ntsc/adv7185/reset_count_1 (FF)
  Source Clock:      clock_27mhz rising
  Destination Clock: clock_27mhz rising

  Data Path: reset_sr to ntsc/adv7185/reset_count_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SRL16:CLK->Q         16   2.901   1.035  reset_sr (ntsc/adv7185/reset_count_cst)
     LUT3:I2->O            5   0.439   0.771  ntsc/adv7185/Mcount_reset_count_val1 (ntsc/adv7185/Mcount_reset_count_val)
     FDR:R                     0.280          ntsc/adv7185/reset_count_0
    ----------------------------------------
    Total                      5.425ns (3.620ns logic, 1.805ns route)
                                       (66.7% logic, 33.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ntsc/adv7185/clock_slow1'
  Clock period: 5.302ns (frequency: 188.608MHz)
  Total number of paths / destination ports: 520 / 122
-------------------------------------------------------------------------
Delay:               5.302ns (Levels of Logic = 8)
  Source:            ntsc/adv7185/state_FSM_FFd21 (FF)
  Destination:       ntsc/adv7185/data_7 (FF)
  Source Clock:      ntsc/adv7185/clock_slow1 rising
  Destination Clock: ntsc/adv7185/clock_slow1 rising

  Data Path: ntsc/adv7185/state_FSM_FFd21 to ntsc/adv7185/data_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.568   0.987  ntsc/adv7185/state_FSM_FFd21 (ntsc/adv7185/state_FSM_FFd21)
     LUT4:I0->O            1   0.439   0.000  ntsc/adv7185/data_or0000_wg_lut<1> (ntsc/adv7185/data_or0000_wg_lut<1>)
     MUXCY:S->O            1   0.298   0.000  ntsc/adv7185/data_or0000_wg_cy<1> (ntsc/adv7185/data_or0000_wg_cy<1>)
     MUXCY:CI->O           1   0.053   0.000  ntsc/adv7185/data_or0000_wg_cy<2> (ntsc/adv7185/data_or0000_wg_cy<2>)
     MUXCY:CI->O           1   0.053   0.000  ntsc/adv7185/data_or0000_wg_cy<3> (ntsc/adv7185/data_or0000_wg_cy<3>)
     MUXCY:CI->O           1   0.053   0.000  ntsc/adv7185/data_or0000_wg_cy<4> (ntsc/adv7185/data_or0000_wg_cy<4>)
     MUXCY:CI->O           1   0.053   0.000  ntsc/adv7185/data_or0000_wg_cy<5> (ntsc/adv7185/data_or0000_wg_cy<5>)
     MUXCY:CI->O           8   0.942   1.048  ntsc/adv7185/data_or0000_wg_cy<6> (ntsc/adv7185/data_or0000)
     LUT3:I1->O            1   0.439   0.000  ntsc/adv7185/data_mux0000<0>34 (ntsc/adv7185/data_mux0000<0>)
     FDE:D                     0.370          ntsc/adv7185/data_7
    ----------------------------------------
    Total                      5.302ns (3.268ns logic, 2.034ns route)
                                       (61.6% logic, 38.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'tv_in_line_clock1'
  Clock period: 4.425ns (frequency: 225.989MHz)
  Total number of paths / destination ports: 118 / 19
-------------------------------------------------------------------------
Delay:               4.425ns (Levels of Logic = 4)
  Source:            ntsc/decode/current_state_3 (FF)
  Destination:       ntsc/decode/current_state_2 (FF)
  Source Clock:      tv_in_line_clock1 rising
  Destination Clock: tv_in_line_clock1 rising

  Data Path: ntsc/decode/current_state_3 to ntsc/decode/current_state_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             14   0.568   1.186  ntsc/decode/current_state_3 (ntsc/decode/current_state_3)
     LUT4:I1->O            1   0.439   0.000  ntsc/decode/current_state_mux0000<2>80_F (N65)
     MUXF5:I0->O           1   0.436   0.551  ntsc/decode/current_state_mux0000<2>80 (ntsc/decode/current_state_mux0000<2>80)
     LUT3:I2->O            1   0.439   0.000  ntsc/decode/current_state_mux0000<2>1111_F (N63)
     MUXF5:I0->O           1   0.436   0.000  ntsc/decode/current_state_mux0000<2>1111 (ntsc/decode/current_state_mux0000<2>)
     FDE:D                     0.370          ntsc/decode/current_state_2
    ----------------------------------------
    Total                      4.425ns (2.688ns logic, 1.737ns route)
                                       (60.7% logic, 39.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock_27mhz'
  Total number of paths / destination ports: 36 / 18
-------------------------------------------------------------------------
Offset:              4.391ns (Levels of Logic = 3)
  Source:            tv_in_ycrcb<17> (PAD)
  Destination:       ntsc/y_7 (FF)
  Destination Clock: clock_27mhz rising

  Data Path: tv_in_ycrcb<17> to ntsc/y_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            18   0.825   1.309  tv_in_ycrcb_17_IBUF (tv_in_ycrcb_17_IBUF)
     LUT2:I0->O            3   0.439   1.010  ntsc/decode/_AUX_6<1>1 (ntsc/fvh<1>)
     LUT4:I0->O            1   0.439   0.000  ntsc/y_mux0000<7>2 (ntsc/y_mux0000<7>)
     FDRE:D                    0.370          ntsc/y_7
    ----------------------------------------
    Total                      4.391ns (2.073ns logic, 2.318ns route)
                                       (47.2% logic, 52.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'tv_in_line_clock1'
  Total number of paths / destination ports: 194 / 19
-------------------------------------------------------------------------
Offset:              8.092ns (Levels of Logic = 7)
  Source:            tv_in_ycrcb<17> (PAD)
  Destination:       ntsc/decode/current_state_1 (FF)
  Destination Clock: tv_in_line_clock1 rising

  Data Path: tv_in_ycrcb<17> to ntsc/decode/current_state_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            18   0.825   1.308  tv_in_ycrcb_17_IBUF (tv_in_ycrcb_17_IBUF)
     LUT4:I0->O            1   0.439   0.557  ntsc/decode/current_state_cmp_eq002210 (ntsc/decode/current_state_cmp_eq002210)
     LUT4:I3->O            2   0.439   0.741  ntsc/decode/current_state_cmp_eq002217_SW0 (N45)
     LUT4:I3->O            7   0.439   0.856  ntsc/decode/current_state_cmp_eq002217 (ntsc/decode/current_state_cmp_eq0022)
     LUT4:I3->O            1   0.439   0.803  ntsc/decode/current_state_mux0000<3>64 (ntsc/decode/current_state_mux0000<3>64)
     LUT4:I0->O            1   0.439   0.000  ntsc/decode/current_state_mux0000<3>97_F (N31)
     MUXF5:I0->O           1   0.436   0.000  ntsc/decode/current_state_mux0000<3>97 (ntsc/decode/current_state_mux0000<3>)
     FDE:D                     0.370          ntsc/decode/current_state_1
    ----------------------------------------
    Total                      8.092ns (3.826ns logic, 4.266ns route)
                                       (47.3% logic, 52.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ntsc/adv7185/clock_slow1'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              5.630ns (Levels of Logic = 1)
  Source:            ntsc/adv7185/i2c/scl (FF)
  Destination:       tv_in_i2c_clock (PAD)
  Source Clock:      ntsc/adv7185/clock_slow1 rising

  Data Path: ntsc/adv7185/i2c/scl to tv_in_i2c_clock
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.568   0.701  ntsc/adv7185/i2c/scl (ntsc/adv7185/i2c/scl)
     OBUF:I->O                 4.361          tv_in_i2c_clock_OBUF (tv_in_i2c_clock)
    ----------------------------------------
    Total                      5.630ns (4.929ns logic, 0.701ns route)
                                       (87.5% logic, 12.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_27mhz'
  Total number of paths / destination ports: 15 / 15
-------------------------------------------------------------------------
Offset:              5.446ns (Levels of Logic = 1)
  Source:            ntsc/ntsc_flag (FF)
  Destination:       analyzer1_data<14> (PAD)
  Source Clock:      clock_27mhz rising

  Data Path: ntsc/ntsc_flag to analyzer1_data<14>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.568   0.517  ntsc/ntsc_flag (ntsc/ntsc_flag)
     OBUF:I->O                 4.361          analyzer1_data_14_OBUF (analyzer1_data<14>)
    ----------------------------------------
    Total                      5.446ns (4.929ns logic, 0.517ns route)
                                       (90.5% logic, 9.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'tv_in_line_clock1'
  Total number of paths / destination ports: 5 / 1
-------------------------------------------------------------------------
Offset:              8.079ns (Levels of Logic = 3)
  Source:            ntsc/decode/current_state_0 (FF)
  Destination:       analyzer3_data<15> (PAD)
  Source Clock:      tv_in_line_clock1 rising

  Data Path: ntsc/decode/current_state_0 to analyzer3_data<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             11   0.568   1.194  ntsc/decode/current_state_0 (ntsc/decode/current_state_0)
     LUT4_D:I0->LO         1   0.439   0.308  ntsc/decode/y_enable_SW0 (N72)
     LUT2:I1->O            5   0.439   0.771  ntsc/decode/y_enable (dv)
     OBUF:I->O                 4.361          analyzer3_data_15_OBUF (analyzer3_data<15>)
    ----------------------------------------
    Total                      8.079ns (5.807ns logic, 2.272ns route)
                                       (71.9% logic, 28.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 18 / 18
-------------------------------------------------------------------------
Delay:               6.523ns (Levels of Logic = 2)
  Source:            clock_27mhz (PAD)
  Destination:       tv_in_clock (PAD)

  Data Path: clock_27mhz to tv_in_clock
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUFG:I->O            4   1.414   0.747  clock_27mhz_IBUFG (analyzer1_clock_OBUF1)
     OBUF:I->O                 4.361          tv_in_clock_OBUF (tv_in_clock)
    ----------------------------------------
    Total                      6.523ns (5.775ns logic, 0.747ns route)
                                       (88.5% logic, 11.5% route)

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.81 secs
 
--> 


Total memory usage is 465508 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  467 (   0 filtered)
Number of infos    :    9 (   0 filtered)

