

================================================================
== Vitis HLS Report for 'caravel_ps'
================================================================
* Date:           Mon May 22 15:26:30 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_caravel_ps.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.993 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     76|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    -|     162|    268|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|      -|    -|
|Register         |        -|    -|       -|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     162|    344|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------+---------------+---------+----+-----+-----+-----+
    |     Instance    |     Module    | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------+---------------+---------+----+-----+-----+-----+
    |control_s_axi_U  |control_s_axi  |        0|   0|  162|  268|    0|
    +-----------------+---------------+---------+----+-----+-----+-----+
    |Total            |               |        0|   0|  162|  268|    0|
    +-----------------+---------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |p_Result_11_fu_343_p3   |    select|   0|  0|   2|           1|           1|
    |p_Result_13_fu_375_p3   |    select|   0|  0|   2|           1|           1|
    |p_Result_15_fu_407_p3   |    select|   0|  0|   2|           1|           1|
    |p_Result_17_fu_439_p3   |    select|   0|  0|   2|           1|           1|
    |p_Result_19_fu_471_p3   |    select|   0|  0|   2|           1|           1|
    |p_Result_21_fu_503_p3   |    select|   0|  0|   2|           1|           1|
    |p_Result_23_fu_535_p3   |    select|   0|  0|   2|           1|           1|
    |p_Result_25_fu_567_p3   |    select|   0|  0|   2|           1|           1|
    |p_Result_27_fu_599_p3   |    select|   0|  0|   2|           1|           1|
    |p_Result_29_fu_631_p3   |    select|   0|  0|   2|           1|           1|
    |p_Result_31_fu_663_p3   |    select|   0|  0|   2|           1|           1|
    |p_Result_33_fu_695_p3   |    select|   0|  0|   2|           1|           1|
    |p_Result_35_fu_727_p3   |    select|   0|  0|   2|           1|           1|
    |p_Result_37_fu_759_p3   |    select|   0|  0|   2|           1|           1|
    |p_Result_39_fu_791_p3   |    select|   0|  0|   2|           1|           1|
    |p_Result_3_fu_215_p3    |    select|   0|  0|   2|           1|           1|
    |p_Result_41_fu_823_p3   |    select|   0|  0|   2|           1|           1|
    |p_Result_43_fu_855_p3   |    select|   0|  0|   2|           1|           1|
    |p_Result_45_fu_887_p3   |    select|   0|  0|   2|           1|           1|
    |p_Result_47_fu_919_p3   |    select|   0|  0|   2|           1|           1|
    |p_Result_49_fu_951_p3   |    select|   0|  0|   2|           1|           1|
    |p_Result_51_fu_983_p3   |    select|   0|  0|   2|           1|           1|
    |p_Result_53_fu_1015_p3  |    select|   0|  0|   2|           1|           1|
    |p_Result_55_fu_1047_p3  |    select|   0|  0|   2|           1|           1|
    |p_Result_57_fu_1079_p3  |    select|   0|  0|   2|           1|           1|
    |p_Result_59_fu_1111_p3  |    select|   0|  0|   2|           1|           1|
    |p_Result_5_fu_247_p3    |    select|   0|  0|   2|           1|           1|
    |p_Result_61_fu_1143_p3  |    select|   0|  0|   2|           1|           1|
    |p_Result_63_fu_1175_p3  |    select|   0|  0|   2|           1|           1|
    |p_Result_65_fu_1207_p3  |    select|   0|  0|   2|           1|           1|
    |p_Result_67_fu_1239_p3  |    select|   0|  0|   2|           1|           1|
    |p_Result_69_fu_1271_p3  |    select|   0|  0|   2|           1|           1|
    |p_Result_71_fu_1303_p3  |    select|   0|  0|   2|           1|           1|
    |p_Result_73_fu_1335_p3  |    select|   0|  0|   2|           1|           1|
    |p_Result_75_fu_1367_p3  |    select|   0|  0|   2|           1|           1|
    |p_Result_7_fu_279_p3    |    select|   0|  0|   2|           1|           1|
    |p_Result_9_fu_311_p3    |    select|   0|  0|   2|           1|           1|
    |p_Val2_s_fu_183_p3      |    select|   0|  0|   2|           1|           1|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|  76|          38|          38|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+--------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|   Protocol   | Source Object|    C Type    |
+-----------------------+-----+-----+--------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|         s_axi|       control|       pointer|
|s_axi_control_AWREADY  |  out|    1|         s_axi|       control|       pointer|
|s_axi_control_AWADDR   |   in|    6|         s_axi|       control|       pointer|
|s_axi_control_WVALID   |   in|    1|         s_axi|       control|       pointer|
|s_axi_control_WREADY   |  out|    1|         s_axi|       control|       pointer|
|s_axi_control_WDATA    |   in|   32|         s_axi|       control|       pointer|
|s_axi_control_WSTRB    |   in|    4|         s_axi|       control|       pointer|
|s_axi_control_ARVALID  |   in|    1|         s_axi|       control|       pointer|
|s_axi_control_ARREADY  |  out|    1|         s_axi|       control|       pointer|
|s_axi_control_ARADDR   |   in|    6|         s_axi|       control|       pointer|
|s_axi_control_RVALID   |  out|    1|         s_axi|       control|       pointer|
|s_axi_control_RREADY   |   in|    1|         s_axi|       control|       pointer|
|s_axi_control_RDATA    |  out|   32|         s_axi|       control|       pointer|
|s_axi_control_RRESP    |  out|    2|         s_axi|       control|       pointer|
|s_axi_control_BVALID   |  out|    1|         s_axi|       control|       pointer|
|s_axi_control_BREADY   |   in|    1|         s_axi|       control|       pointer|
|s_axi_control_BRESP    |  out|    2|         s_axi|       control|       pointer|
|mprj_in                |  out|   38|       ap_none|       mprj_in|       pointer|
|mprj_out               |   in|   38|       ap_none|      mprj_out|        scalar|
|mprj_en                |   in|   38|       ap_none|       mprj_en|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_none|    caravel_ps|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_none|    caravel_ps|  return value|
+-----------------------+-----+-----+--------------+--------------+--------------+

