{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1736739506564 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1736739506565 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 13 10:38:26 2025 " "Processing started: Mon Jan 13 10:38:26 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1736739506565 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1736739506565 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta TubesSisdig -c TubesSisdig " "Command: quartus_sta TubesSisdig -c TubesSisdig" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1736739506565 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1736739506602 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "PLL25 19 " "Ignored 19 assignments for entity \"PLL25\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1736739506631 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "PLL25_altpll_0 74 " "Ignored 74 assignments for entity \"PLL25_altpll_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1736739506631 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1736739506691 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1736739506691 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1736739506724 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1736739506724 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TubesSisdig.sdc " "Synopsys Design Constraints File file not found: 'TubesSisdig.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1736739506829 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1736739506829 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clockmodifier:clockmodifier_module\|clk_out_intem clockmodifier:clockmodifier_module\|clk_out_intem " "create_clock -period 1.000 -name clockmodifier:clockmodifier_module\|clk_out_intem clockmodifier:clockmodifier_module\|clk_out_intem" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1736739506830 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name i_clk i_clk " "create_clock -period 1.000 -name i_clk i_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1736739506830 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1736739506830 ""}
{ "Warning" "WSTA_SCC_LOOP" "24 " "Found combinational loop of 24 nodes" { { "Warning" "WSTA_SCC_NODE" "ir_decoder_module\|Selector0~7\|combout " "Node \"ir_decoder_module\|Selector0~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736739506831 ""} { "Warning" "WSTA_SCC_NODE" "ir_decoder_module\|Selector0~4\|datac " "Node \"ir_decoder_module\|Selector0~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736739506831 ""} { "Warning" "WSTA_SCC_NODE" "ir_decoder_module\|Selector0~4\|combout " "Node \"ir_decoder_module\|Selector0~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736739506831 ""} { "Warning" "WSTA_SCC_NODE" "ir_decoder_module\|Selector0~7\|datac " "Node \"ir_decoder_module\|Selector0~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736739506831 ""} { "Warning" "WSTA_SCC_NODE" "ir_decoder_module\|Selector1~0\|datac " "Node \"ir_decoder_module\|Selector1~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736739506831 ""} { "Warning" "WSTA_SCC_NODE" "ir_decoder_module\|Selector1~0\|combout " "Node \"ir_decoder_module\|Selector1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736739506831 ""} { "Warning" "WSTA_SCC_NODE" "ir_decoder_module\|Selector1~1\|datab " "Node \"ir_decoder_module\|Selector1~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736739506831 ""} { "Warning" "WSTA_SCC_NODE" "ir_decoder_module\|Selector1~1\|combout " "Node \"ir_decoder_module\|Selector1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736739506831 ""} { "Warning" "WSTA_SCC_NODE" "ir_decoder_module\|Selector2~4\|dataa " "Node \"ir_decoder_module\|Selector2~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736739506831 ""} { "Warning" "WSTA_SCC_NODE" "ir_decoder_module\|Selector2~4\|combout " "Node \"ir_decoder_module\|Selector2~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736739506831 ""} { "Warning" "WSTA_SCC_NODE" "ir_decoder_module\|Selector2~2\|datab " "Node \"ir_decoder_module\|Selector2~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736739506831 ""} { "Warning" "WSTA_SCC_NODE" "ir_decoder_module\|Selector2~2\|combout " "Node \"ir_decoder_module\|Selector2~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736739506831 ""} { "Warning" "WSTA_SCC_NODE" "ir_decoder_module\|Selector2~4\|datac " "Node \"ir_decoder_module\|Selector2~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736739506831 ""} { "Warning" "WSTA_SCC_NODE" "ir_decoder_module\|Selector3~0\|datac " "Node \"ir_decoder_module\|Selector3~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736739506831 ""} { "Warning" "WSTA_SCC_NODE" "ir_decoder_module\|Selector3~0\|combout " "Node \"ir_decoder_module\|Selector3~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736739506831 ""} { "Warning" "WSTA_SCC_NODE" "ir_decoder_module\|Selector3~0\|datab " "Node \"ir_decoder_module\|Selector3~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736739506831 ""} { "Warning" "WSTA_SCC_NODE" "ir_decoder_module\|Selector0~7\|datab " "Node \"ir_decoder_module\|Selector0~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736739506831 ""} { "Warning" "WSTA_SCC_NODE" "ir_decoder_module\|Selector0~6\|datac " "Node \"ir_decoder_module\|Selector0~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736739506831 ""} { "Warning" "WSTA_SCC_NODE" "ir_decoder_module\|Selector0~6\|combout " "Node \"ir_decoder_module\|Selector0~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736739506831 ""} { "Warning" "WSTA_SCC_NODE" "ir_decoder_module\|Selector0~7\|datad " "Node \"ir_decoder_module\|Selector0~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736739506831 ""} { "Warning" "WSTA_SCC_NODE" "ir_decoder_module\|Selector0~5\|dataa " "Node \"ir_decoder_module\|Selector0~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736739506831 ""} { "Warning" "WSTA_SCC_NODE" "ir_decoder_module\|Selector0~5\|combout " "Node \"ir_decoder_module\|Selector0~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736739506831 ""} { "Warning" "WSTA_SCC_NODE" "ir_decoder_module\|Selector1~1\|datad " "Node \"ir_decoder_module\|Selector1~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736739506831 ""} { "Warning" "WSTA_SCC_NODE" "ir_decoder_module\|Selector0~6\|datad " "Node \"ir_decoder_module\|Selector0~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1736739506831 ""}  } { { "IR.vhd" "" { Text "E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/IR.vhd" 40 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1736739506831 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1736739506834 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1736739506834 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1736739506834 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1736739506838 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1736739506859 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1736739506859 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.319 " "Worst-case setup slack is -8.319" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736739506860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736739506860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.319            -990.449 i_clk  " "   -8.319            -990.449 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736739506860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.283            -228.478 clockmodifier:clockmodifier_module\|clk_out_intem  " "   -4.283            -228.478 clockmodifier:clockmodifier_module\|clk_out_intem " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736739506860 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1736739506860 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.417 " "Worst-case hold slack is 0.417" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736739506863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736739506863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.417               0.000 i_clk  " "    0.417               0.000 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736739506863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.465               0.000 clockmodifier:clockmodifier_module\|clk_out_intem  " "    0.465               0.000 clockmodifier:clockmodifier_module\|clk_out_intem " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736739506863 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1736739506863 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1736739506865 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1736739506867 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736739506868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736739506869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201            -497.013 i_clk  " "   -3.201            -497.013 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736739506869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -102.603 clockmodifier:clockmodifier_module\|clk_out_intem  " "   -1.487            -102.603 clockmodifier:clockmodifier_module\|clk_out_intem " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736739506869 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1736739506868 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1736739506897 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1736739506910 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1736739507052 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1736739507091 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1736739507099 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1736739507099 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.852 " "Worst-case setup slack is -7.852" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736739507100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736739507100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.852            -905.717 i_clk  " "   -7.852            -905.717 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736739507100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.882            -203.498 clockmodifier:clockmodifier_module\|clk_out_intem  " "   -3.882            -203.498 clockmodifier:clockmodifier_module\|clk_out_intem " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736739507100 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1736739507100 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.382 " "Worst-case hold slack is 0.382" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736739507104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736739507104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382               0.000 i_clk  " "    0.382               0.000 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736739507104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.418               0.000 clockmodifier:clockmodifier_module\|clk_out_intem  " "    0.418               0.000 clockmodifier:clockmodifier_module\|clk_out_intem " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736739507104 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1736739507104 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1736739507108 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1736739507111 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736739507113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736739507113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201            -497.013 i_clk  " "   -3.201            -497.013 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736739507113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -102.603 clockmodifier:clockmodifier_module\|clk_out_intem  " "   -1.487            -102.603 clockmodifier:clockmodifier_module\|clk_out_intem " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736739507113 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1736739507113 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1736739507145 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1736739507209 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1736739507210 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1736739507210 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.031 " "Worst-case setup slack is -3.031" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736739507212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736739507212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.031            -264.250 i_clk  " "   -3.031            -264.250 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736739507212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.230             -57.519 clockmodifier:clockmodifier_module\|clk_out_intem  " "   -1.230             -57.519 clockmodifier:clockmodifier_module\|clk_out_intem " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736739507212 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1736739507212 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.138 " "Worst-case hold slack is 0.138" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736739507216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736739507216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.138               0.000 i_clk  " "    0.138               0.000 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736739507216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.193               0.000 clockmodifier:clockmodifier_module\|clk_out_intem  " "    0.193               0.000 clockmodifier:clockmodifier_module\|clk_out_intem " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736739507216 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1736739507216 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1736739507219 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1736739507221 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736739507223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736739507223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -348.826 i_clk  " "   -3.000            -348.826 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736739507223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -69.000 clockmodifier:clockmodifier_module\|clk_out_intem  " "   -1.000             -69.000 clockmodifier:clockmodifier_module\|clk_out_intem " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736739507223 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1736739507223 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1736739507452 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1736739507452 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 32 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4870 " "Peak virtual memory: 4870 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1736739507488 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 13 10:38:27 2025 " "Processing ended: Mon Jan 13 10:38:27 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1736739507488 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1736739507488 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1736739507488 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1736739507488 ""}
