
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000355                       # Number of seconds simulated
sim_ticks                                   354502500                       # Number of ticks simulated
final_tick                               2261606292000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              280282985                       # Simulator instruction rate (inst/s)
host_op_rate                                280272828                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              842794208                       # Simulator tick rate (ticks/s)
host_mem_usage                                 751768                       # Number of bytes of host memory used
host_seconds                                     0.42                       # Real time elapsed on the host
sim_insts                                   117886879                       # Number of instructions simulated
sim_ops                                     117886879                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst       122944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data       220288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst        39616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data        91392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst       131008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data       638656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1243904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst       122944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst        39616                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst       131008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        293568                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       592128                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          592128                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         1921                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data         3442                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst          619                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data         1428                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst         2047                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data         9979                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               19436                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          9252                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               9252                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst    346807145                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data    621400413                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst    111750975                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data    257803542                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst    369554517                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data   1801555701                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3508872293                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst    346807145                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst    111750975                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst    369554517                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        828112637                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      1670306979                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1670306979                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      1670306979                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst    346807145                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data    621400413                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst    111750975                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data    257803542                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst    369554517                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data   1801555701                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           5179179272                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                       576                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     164     47.67%     47.67% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.29%     47.97% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    179     52.03%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                 344                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      164     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.30%     50.30% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     163     49.70%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  328                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0               138909000     91.89%     91.89% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 164500      0.11%     92.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31               12095000      8.00%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total           151168500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.910615                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.953488                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu0.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu0.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     3                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    1      0.27%      0.27% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   12      3.25%      3.52% # number of callpals executed
system.cpu0.kern.callpal::tbi                       2      0.54%      4.07% # number of callpals executed
system.cpu0.kern.callpal::swpipl                  325     88.08%     92.14% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.27%     92.41% # number of callpals executed
system.cpu0.kern.callpal::rti                      18      4.88%     97.29% # number of callpals executed
system.cpu0.kern.callpal::callsys                   9      2.44%     99.73% # number of callpals executed
system.cpu0.kern.callpal::imb                       1      0.27%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                   369                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel               31                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 17                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 18                      
system.cpu0.kern.mode_good::user                   17                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.580645                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.729167                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel          61926500     75.49%     75.49% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user            20102000     24.51%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      12                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements             5023                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          496.412082                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              64930                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             5023                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.926538                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data    24.587422                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   471.824660                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.048022                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.921533                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.969555                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          488                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          488                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           130010                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          130010                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        30554                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          30554                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        25703                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         25703                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          516                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          516                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          594                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          594                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data        56257                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           56257                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data        56257                       # number of overall hits
system.cpu0.dcache.overall_hits::total          56257                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         2871                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         2871                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         2131                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2131                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data           96                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           96                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           17                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           17                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         5002                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          5002                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         5002                       # number of overall misses
system.cpu0.dcache.overall_misses::total         5002                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        33425                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        33425                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        27834                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        27834                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          612                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          612                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          611                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          611                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data        61259                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        61259                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data        61259                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        61259                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.085894                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.085894                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.076561                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.076561                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.156863                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.156863                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.027823                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.027823                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.081653                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.081653                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.081653                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.081653                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         3083                       # number of writebacks
system.cpu0.dcache.writebacks::total             3083                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             2482                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.971958                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             338050                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             2482                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           136.200645                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst    26.613780                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   485.358178                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.051980                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.947965                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999945                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           334531                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          334531                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       163541                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         163541                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       163541                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          163541                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       163541                       # number of overall hits
system.cpu0.icache.overall_hits::total         163541                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         2483                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         2483                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         2483                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          2483                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         2483                       # number of overall misses
system.cpu0.icache.overall_misses::total         2483                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       166024                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       166024                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       166024                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       166024                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       166024                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       166024                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.014956                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.014956                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.014956                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.014956                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.014956                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.014956                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks         2482                       # number of writebacks
system.cpu0.icache.writebacks::total             2482                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                       794                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                      98     47.12%     47.12% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      3      1.44%     48.56% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    107     51.44%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 208                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                       98     49.49%     49.49% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       3      1.52%     51.01% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                      97     48.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  198                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               351552000     98.38%     98.38% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 361000      0.10%     98.48% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31                5425000      1.52%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           357338000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.906542                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.951923                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.35%      0.35% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   58     20.57%     20.92% # number of callpals executed
system.cpu1.kern.callpal::tbi                       5      1.77%     22.70% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  137     48.58%     71.28% # number of callpals executed
system.cpu1.kern.callpal::rdps                      1      0.35%     71.63% # number of callpals executed
system.cpu1.kern.callpal::rti                      69     24.47%     96.10% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      3.19%     99.29% # number of callpals executed
system.cpu1.kern.callpal::imb                       2      0.71%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   282                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              123                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  4                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 68                      
system.cpu1.kern.mode_good::user                   67                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.552846                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.250000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.701031                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel          59104500      5.44%      5.44% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user             8186500      0.75%      6.20% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle          1018544000     93.80%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements             2120                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          457.275933                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              49028                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             2120                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            23.126415                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data    87.309084                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   369.966850                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.170526                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.722592                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.893117                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          457                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          457                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.892578                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses            78639                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses           78639                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        22217                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          22217                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        12770                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         12770                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          436                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          436                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          456                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          456                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data        34987                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           34987                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data        34987                       # number of overall hits
system.cpu1.dcache.overall_hits::total          34987                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         1573                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         1573                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          679                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          679                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data           41                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           41                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           20                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           20                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         2252                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          2252                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         2252                       # number of overall misses
system.cpu1.dcache.overall_misses::total         2252                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        23790                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        23790                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        13449                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        13449                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          477                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          477                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          476                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          476                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data        37239                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        37239                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data        37239                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        37239                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.066120                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.066120                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.050487                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.050487                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.085954                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.085954                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.042017                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.042017                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.060474                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.060474                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.060474                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.060474                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          889                       # number of writebacks
system.cpu1.dcache.writebacks::total              889                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             1268                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.804045                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs              99894                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             1268                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            78.780757                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   192.359536                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   319.444509                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.375702                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.623915                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999617                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          434                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           78                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           273001                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          273001                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       134597                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         134597                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       134597                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          134597                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       134597                       # number of overall hits
system.cpu1.icache.overall_hits::total         134597                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         1269                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         1269                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         1269                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          1269                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         1269                       # number of overall misses
system.cpu1.icache.overall_misses::total         1269                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       135866                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       135866                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       135866                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       135866                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       135866                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       135866                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.009340                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.009340                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.009340                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.009340                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.009340                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.009340                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         1268                       # number of writebacks
system.cpu1.icache.writebacks::total             1268                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0               357074500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total           357239000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                     1                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                  0                      
system.cpu2.kern.mode_good::user                    0                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu2.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements                1                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          274.193159                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  7                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                1                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                    7                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   273.043733                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data     1.149426                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.533289                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.002245                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.535534                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          266                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          266                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.519531                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data           75                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data           52                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total            52                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data            3                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data            1                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data          127                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total             127                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data          127                       # number of overall hits
system.cpu2.dcache.overall_hits::total            127                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data            3                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data            2                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total            2                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data            1                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data            3                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data            5                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total             5                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data            5                       # number of overall misses
system.cpu2.dcache.overall_misses::total            5                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data          132                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data          132                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.038462                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.037037                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.037037                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.037879                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.037879                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.037879                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.037879                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu2.dcache.writebacks::total                1                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst          370                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst          370                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst          370                       # number of overall hits
system.cpu2.icache.overall_hits::total            370                       # number of overall hits
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst          370                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst          370                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                      1204                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     248     50.20%     50.20% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      1      0.20%     50.40% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    245     49.60%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 494                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      246     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       1      0.20%     50.20% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     245     49.80%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  492                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0               551023500     98.32%     98.32% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 112000      0.02%     98.34% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31                9321000      1.66%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total           560456500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.991935                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.995951                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu3.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu3.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu3.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu3.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu3.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu3.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                    12                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                    3      0.53%      0.53% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   53      9.33%      9.86% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  393     69.19%     79.05% # number of callpals executed
system.cpu3.kern.callpal::rdps                      1      0.18%     79.23% # number of callpals executed
system.cpu3.kern.callpal::wrusp                     1      0.18%     79.40% # number of callpals executed
system.cpu3.kern.callpal::rti                     100     17.61%     97.01% # number of callpals executed
system.cpu3.kern.callpal::callsys                  15      2.64%     99.65% # number of callpals executed
system.cpu3.kern.callpal::imb                       2      0.35%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   568                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              152                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                 96                      
system.cpu3.kern.mode_good::user                   97                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.631579                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.775100                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel         509931500     87.10%     87.10% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user            75503500     12.90%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements            12732                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          489.817573                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             158362                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            12732                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            12.438109                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   171.625737                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   318.191836                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.335207                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.621468                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.956675                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          453                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           58                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           355443                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          355443                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        76035                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          76035                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        79955                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         79955                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1170                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1170                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1265                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1265                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       155990                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          155990                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       155990                       # number of overall hits
system.cpu3.dcache.overall_hits::total         155990                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         5824                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         5824                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         6920                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         6920                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data          120                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          120                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           19                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           19                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        12744                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         12744                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        12744                       # number of overall misses
system.cpu3.dcache.overall_misses::total        12744                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        81859                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        81859                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        86875                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        86875                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1290                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1290                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1284                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1284                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       168734                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       168734                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       168734                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       168734                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.071147                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.071147                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.079655                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.079655                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.093023                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.093023                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.014798                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.014798                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.075527                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.075527                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.075527                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.075527                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         8145                       # number of writebacks
system.cpu3.dcache.writebacks::total             8145                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             4270                       # number of replacements
system.cpu3.icache.tags.tagsinuse          511.871183                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             253769                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             4270                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            59.430679                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   205.371902                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   306.499281                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.401117                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.598631                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999748                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1          150                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          313                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           906533                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          906533                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       446860                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         446860                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       446860                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          446860                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       446860                       # number of overall hits
system.cpu3.icache.overall_hits::total         446860                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         4271                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         4271                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         4271                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          4271                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         4271                       # number of overall misses
system.cpu3.icache.overall_misses::total         4271                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       451131                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       451131                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       451131                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       451131                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       451131                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       451131                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.009467                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.009467                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.009467                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.009467                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.009467                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.009467                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks         4270                       # number of writebacks
system.cpu3.icache.writebacks::total             4270                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                  10                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 10                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                      20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                       80                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     22148                       # number of replacements
system.l2.tags.tagsinuse                  4008.365904                       # Cycle average of tags in use
system.l2.tags.total_refs                       17790                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     22148                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.803233                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     2150.710694                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst        92.240699                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data       191.665318                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst         1.223340                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data         2.612306                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst        47.611587                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data        56.089948                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst        10.788733                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data        13.840840                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   299.157127                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   252.010008                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst    80.957821                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   132.518902                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst   238.436271                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data   438.502311                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.525076                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.022520                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.046793                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000299                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.000638                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.011624                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.013694                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.002634                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.003379                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.073036                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.061526                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.019765                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.032353                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.058212                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.107056                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.978605                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4046                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          738                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1721                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1577                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.987793                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    441992                       # Number of tag accesses
system.l2.tags.data_accesses                   441992                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        12118                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            12118                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         5431                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             5431                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus1.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    4                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  2                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data          296                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           87                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data          489                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   872                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst          562                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst          650                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst         2224                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               3436                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data          997                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data          648                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data         2281                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              3926                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst          562                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         1293                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst          650                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data          735                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst         2224                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         2770                       # number of demand (read+write) hits
system.l2.demand_hits::total                     8234                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst          562                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         1293                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst          650                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data          735                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst         2224                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         2770                       # number of overall hits
system.l2.overall_hits::total                    8234                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data            5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data           12                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data            2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data            6                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 25                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                7                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data         1755                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data          553                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data         6383                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8691                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst         1921                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst          619                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst         2047                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             4587                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data         1687                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data          875                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data         3597                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            6159                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst         1921                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         3442                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst          619                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1428                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst         2047                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         9980                       # number of demand (read+write) misses
system.l2.demand_misses::total                  19437                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst         1921                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         3442                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst          619                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1428                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst         2047                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         9980                       # number of overall misses
system.l2.overall_misses::total                 19437                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks        12118                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        12118                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         5431                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         5431                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data           13                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data            9                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               29                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              9                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data         2051                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data          640                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data         6872                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9563                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst         2483                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst         1269                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst         4271                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           8023                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data         2684                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data         1523                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data         5878                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         10085                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst         2483                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         4735                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         1269                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         2163                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst         4271                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        12750                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                27671                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst         2483                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         4735                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         1269                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         2163                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst         4271                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        12750                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               27671                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.923077                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.666667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.862069                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.777778                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.855680                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.864062                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.928842                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.908815                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.773661                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.487786                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.479279                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.571731                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.628539                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.574524                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.611943                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.610709                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.773661                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.726927                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.487786                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.660194                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.479279                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.782745                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.702432                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.773661                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.726927                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.487786                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.660194                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.479279                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.782745                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.702432                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 9252                       # number of writebacks
system.l2.writebacks::total                      9252                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp              10746                       # Transaction distribution
system.membus.trans_dist::WriteReq                 10                       # Transaction distribution
system.membus.trans_dist::WriteResp                10                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         9252                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8253                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              126                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             57                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              33                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8730                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8690                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10746                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave           20                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        56633                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        56653                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  56653                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave           80                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1836032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1836112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1836112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             37174                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   37174    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               37174                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits               33923                       # DTB read hits
system.switch_cpus0.dtb.read_misses                90                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses            8141                       # DTB read accesses
system.switch_cpus0.dtb.write_hits              28427                       # DTB write hits
system.switch_cpus0.dtb.write_misses               15                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   7                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses           4583                       # DTB write accesses
system.switch_cpus0.dtb.data_hits               62350                       # DTB hits
system.switch_cpus0.dtb.data_misses               105                       # DTB misses
system.switch_cpus0.dtb.data_acv                    7                       # DTB access violations
system.switch_cpus0.dtb.data_accesses           12724                       # DTB accesses
system.switch_cpus0.itb.fetch_hits              43649                       # ITB hits
system.switch_cpus0.itb.fetch_misses               94                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses          43743                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                  301643                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts             165912                       # Number of instructions committed
system.switch_cpus0.committedOps               165912                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses       160105                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses           246                       # Number of float alu accesses
system.switch_cpus0.num_func_calls               4115                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts        17152                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts              160105                       # number of integer instructions
system.switch_cpus0.num_fp_insts                  246                       # number of float instructions
system.switch_cpus0.num_int_register_reads       220794                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes       112882                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads          119                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes          102                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs                62614                       # number of memory refs
system.switch_cpus0.num_load_insts              34127                       # Number of load instructions
system.switch_cpus0.num_store_insts             28487                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      230969.266966                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      70673.733034                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.234296                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.765704                       # Percentage of idle cycles
system.switch_cpus0.Branches                    22550                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass         2862      1.72%      1.72% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu            95884     57.75%     59.48% # Class of executed instruction
system.switch_cpus0.op_class::IntMult             157      0.09%     59.57% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     59.57% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd             31      0.02%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::MemRead           35087     21.13%     80.72% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite          28767     17.33%     98.05% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess          3236      1.95%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total            166024                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits               23721                       # DTB read hits
system.switch_cpus1.dtb.read_misses               326                       # DTB read misses
system.switch_cpus1.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses            1824                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              13820                       # DTB write hits
system.switch_cpus1.dtb.write_misses               38                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses            875                       # DTB write accesses
system.switch_cpus1.dtb.data_hits               37541                       # DTB hits
system.switch_cpus1.dtb.data_misses               364                       # DTB misses
system.switch_cpus1.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus1.dtb.data_accesses            2699                       # DTB accesses
system.switch_cpus1.itb.fetch_hits              23252                       # ITB hits
system.switch_cpus1.itb.fetch_misses              125                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses          23377                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles              4522805506                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts             135481                       # Number of instructions committed
system.switch_cpus1.committedOps               135481                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses       130166                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses           297                       # Number of float alu accesses
system.switch_cpus1.num_func_calls               2695                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts        16016                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts              130166                       # number of integer instructions
system.switch_cpus1.num_fp_insts                  297                       # number of float instructions
system.switch_cpus1.num_int_register_reads       172842                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes        99144                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs                38649                       # number of memory refs
system.switch_cpus1.num_load_insts              24605                       # Number of load instructions
system.switch_cpus1.num_store_insts             14044                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      3655319668.494676                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      867485837.505324                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.191803                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.808197                       # Percentage of idle cycles
system.switch_cpus1.Branches                    19745                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass         2816      2.07%      2.07% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu            86816     63.90%     65.97% # Class of executed instruction
system.switch_cpus1.op_class::IntMult              87      0.06%     66.03% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     66.03% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd             25      0.02%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              3      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::MemRead           25655     18.88%     84.94% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite          14054     10.34%     95.28% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess          6410      4.72%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            135866                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.data_hits                 141                       # DTB hits
system.switch_cpus2.dtb.data_misses                 0                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus2.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus2.itb.fetch_misses                0                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles              4522805392                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts                370                       # Number of instructions committed
system.switch_cpus2.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus2.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts                 351                       # number of integer instructions
system.switch_cpus2.num_fp_insts                    0                       # number of float instructions
system.switch_cpus2.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs                  142                       # number of memory refs
system.switch_cpus2.num_load_insts                 82                       # Number of load instructions
system.switch_cpus2.num_store_insts                60                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      4520451508.480222                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      2353883.519778                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.000520                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.999480                       # Percentage of idle cycles
system.switch_cpus2.Branches                       48                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total               370                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits               82681                       # DTB read hits
system.switch_cpus3.dtb.read_misses               372                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses           34074                       # DTB read accesses
system.switch_cpus3.dtb.write_hits              88100                       # DTB write hits
system.switch_cpus3.dtb.write_misses              106                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses          15516                       # DTB write accesses
system.switch_cpus3.dtb.data_hits              170781                       # DTB hits
system.switch_cpus3.dtb.data_misses               478                       # DTB misses
system.switch_cpus3.dtb.data_acv                    5                       # DTB access violations
system.switch_cpus3.dtb.data_accesses           49590                       # DTB accesses
system.switch_cpus3.itb.fetch_hits             161857                       # ITB hits
system.switch_cpus3.itb.fetch_misses              152                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses         162009                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles              4523212585                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts             450648                       # Number of instructions committed
system.switch_cpus3.committedOps               450648                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses       433704                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses          3618                       # Number of float alu accesses
system.switch_cpus3.num_func_calls               8515                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts        46908                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts              433704                       # number of integer instructions
system.switch_cpus3.num_fp_insts                 3618                       # number of float instructions
system.switch_cpus3.num_int_register_reads       624037                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes       294555                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs               171895                       # number of memory refs
system.switch_cpus3.num_load_insts              83521                       # Number of load instructions
system.switch_cpus3.num_store_insts             88374                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      1644185744.466659                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      2879026840.533341                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.636500                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.363500                       # Percentage of idle cycles
system.switch_cpus3.Branches                    58289                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass         9711      2.15%      2.15% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu           256300     56.81%     58.97% # Class of executed instruction
system.switch_cpus3.op_class::IntMult             512      0.11%     59.08% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     59.08% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd           1172      0.26%     59.34% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     59.34% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     59.34% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     59.34% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv            227      0.05%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::MemRead           85781     19.01%     78.40% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite          88441     19.60%     98.01% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess          8987      1.99%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total            451131                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests        56239                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        25984                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         6900                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           7023                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         5197                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         1826                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp             18552                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                10                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp               10                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        12118                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         5431                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            6020                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             129                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            59                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            188                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9603                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9603                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          8023                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        10529                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         6780                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        14688                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         3209                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side         6387                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side           21                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        11488                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side        37702                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 80275                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       275008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side       520272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       124160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       201240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side          328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       461888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side      1342240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2925136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           22148                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            78397                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.340306                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.771878                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  62037     79.13%     79.13% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   9903     12.63%     91.76% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   2968      3.79%     95.55% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   3116      3.97%     99.52% # Request fanout histogram
system.tol2bus.snoop_fanout::4                    373      0.48%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              78397                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000709                       # Number of seconds simulated
sim_ticks                                   708831000                       # Number of ticks simulated
final_tick                               2262671577000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              109324376                       # Simulator instruction rate (inst/s)
host_op_rate                                109321759                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              645478197                       # Simulator tick rate (ticks/s)
host_mem_usage                                 756888                       # Number of bytes of host memory used
host_seconds                                     1.10                       # Real time elapsed on the host
sim_insts                                   120048902                       # Number of instructions simulated
sim_ops                                     120048902                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst         3264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data         1792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst       122112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data       218112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst       478144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data       470144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst        29312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data        25088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1347968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst         3264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst       122112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst       478144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst        29312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        632832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      1870656                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1870656                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst           51                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data           28                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst         1908                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data         3408                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst         7471                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data         7346                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst          458                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data          392                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               21062                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         29229                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              29229                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst      4604765                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data      2528106                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst    172272375                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data    307706632                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst    674552891                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data    663266703                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst     41352593                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data     35393486                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1901677551                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst      4604765                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst    172272375                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst    674552891                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst     41352593                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        892782624                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      2639071937                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           2639071937                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      2639071937                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst      4604765                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data      2528106                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst    172272375                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data    307706632                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst    674552891                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data    663266703                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst     41352593                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data     35393486                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4540749488                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                       548                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     233     42.52%     42.52% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     78     14.23%     56.75% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.18%     56.93% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    236     43.07%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                 548                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      233     42.75%     42.75% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      78     14.31%     57.06% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.18%     57.25% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     233     42.75%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  545                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0               875461000     95.62%     95.62% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                5850000      0.64%     96.26% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 164500      0.02%     96.27% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31               34120000      3.73%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total           915595500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.987288                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.994526                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.callpal::swpipl                  392     83.58%     83.58% # number of callpals executed
system.cpu0.kern.callpal::rti                      77     16.42%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                   469                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel               79                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                  0                      
system.cpu0.kern.mode_good::user                    0                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu0.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements               38                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          443.180903                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs                222                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs               38                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             5.842105                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   443.180903                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.865588                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.865588                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          450                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           46                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          391                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.878906                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses            63346                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses           63346                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        19515                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          19515                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        11011                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         11011                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          544                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          544                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          460                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          460                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data        30526                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           30526                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data        30526                       # number of overall hits
system.cpu0.dcache.overall_hits::total          30526                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data           59                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total           59                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           29                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           29                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data            7                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            7                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           11                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           11                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data           88                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total            88                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data           88                       # number of overall misses
system.cpu0.dcache.overall_misses::total           88                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        19574                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        19574                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        11040                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        11040                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          551                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          551                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          471                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          471                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data        30614                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        30614                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data        30614                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        30614                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.003014                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.003014                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.002627                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.002627                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.012704                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.012704                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.023355                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.023355                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.002875                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.002875                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.002875                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.002875                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           15                       # number of writebacks
system.cpu0.dcache.writebacks::total               15                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements               79                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs               5072                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs               79                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            64.202532                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           77                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          376                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           59                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           208707                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          208707                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       104235                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         104235                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       104235                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          104235                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       104235                       # number of overall hits
system.cpu0.icache.overall_hits::total         104235                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           79                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           79                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           79                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            79                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           79                       # number of overall misses
system.cpu0.icache.overall_misses::total           79                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       104314                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       104314                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       104314                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       104314                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       104314                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       104314                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000757                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000757                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000757                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000757                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000757                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000757                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks           79                       # number of writebacks
system.cpu0.icache.writebacks::total               79                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                       568                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     164     47.67%     47.67% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      0.29%     47.97% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    179     52.03%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 344                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      164     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      0.30%     50.30% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     163     49.70%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  328                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               178079000     93.54%     93.54% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 164500      0.09%     93.63% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               12135000      6.37%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           190378500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.910615                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.953488                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.27%      0.27% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   12      3.27%      3.54% # number of callpals executed
system.cpu1.kern.callpal::tbi                       1      0.27%      3.81% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  325     88.56%     92.37% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.27%     92.64% # number of callpals executed
system.cpu1.kern.callpal::rti                      18      4.90%     97.55% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      2.45%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   367                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel               29                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 17                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  2                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 18                      
system.cpu1.kern.mode_good::user                   17                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.620690                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.500000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.750000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel          63039500     62.32%     62.32% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user            38109000     37.68%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      12                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements             4962                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          500.301250                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              69762                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             4962                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.059250                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   500.301250                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.977151                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.977151                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          497                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          497                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.970703                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           153609                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          153609                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        37911                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          37911                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        30230                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         30230                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          518                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          518                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          592                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          592                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data        68141                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           68141                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data        68141                       # number of overall hits
system.cpu1.dcache.overall_hits::total          68141                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         2811                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         2811                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2134                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2134                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data           94                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           94                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           19                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           19                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         4945                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          4945                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         4945                       # number of overall misses
system.cpu1.dcache.overall_misses::total         4945                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        40722                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        40722                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        32364                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        32364                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          612                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          612                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          611                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          611                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data        73086                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        73086                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data        73086                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        73086                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.069029                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.069029                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.065937                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.065937                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.153595                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.153595                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.031097                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.031097                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.067660                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.067660                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.067660                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.067660                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         3046                       # number of writebacks
system.cpu1.dcache.writebacks::total             3046                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             2493                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.986088                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             374223                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2493                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           150.109507                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst     0.097732                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   511.888356                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.000191                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.999782                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999973                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           407080                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          407080                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       199799                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         199799                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       199799                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          199799                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       199799                       # number of overall hits
system.cpu1.icache.overall_hits::total         199799                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         2494                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2494                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         2494                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2494                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         2494                       # number of overall misses
system.cpu1.icache.overall_misses::total         2494                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       202293                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       202293                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       202293                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       202293                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       202293                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       202293                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.012329                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.012329                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.012329                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.012329                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.012329                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.012329                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         2493                       # number of writebacks
system.cpu1.icache.writebacks::total             2493                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                      65                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                      4457                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                    1005     39.24%     39.24% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                     18      0.70%     39.95% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      0.04%     39.98% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                   1537     60.02%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                2561                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                     1004     49.56%     49.56% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                      18      0.89%     50.44% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      0.05%     50.49% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    1003     49.51%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                 2026                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0               738178500     80.61%     80.61% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21                1287000      0.14%     80.75% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 112000      0.01%     80.76% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31              176165500     19.24%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total           915743000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.999005                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.652570                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.791097                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::4                         4     25.00%     25.00% # number of syscalls executed
system.cpu2.kern.syscall::6                         1      6.25%     31.25% # number of syscalls executed
system.cpu2.kern.syscall::17                        4     25.00%     56.25% # number of syscalls executed
system.cpu2.kern.syscall::48                        1      6.25%     62.50% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      6.25%     68.75% # number of syscalls executed
system.cpu2.kern.syscall::59                        1      6.25%     75.00% # number of syscalls executed
system.cpu2.kern.syscall::71                        1      6.25%     81.25% # number of syscalls executed
system.cpu2.kern.syscall::144                       1      6.25%     87.50% # number of syscalls executed
system.cpu2.kern.syscall::256                       1      6.25%     93.75% # number of syscalls executed
system.cpu2.kern.syscall::257                       1      6.25%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                    16                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    4      0.13%      0.13% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  163      5.29%      5.42% # number of callpals executed
system.cpu2.kern.callpal::tbi                       6      0.19%      5.62% # number of callpals executed
system.cpu2.kern.callpal::swpipl                 2349     76.27%     81.88% # number of callpals executed
system.cpu2.kern.callpal::rdps                     89      2.89%     84.77% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     1      0.03%     84.81% # number of callpals executed
system.cpu2.kern.callpal::rti                     193      6.27%     91.07% # number of callpals executed
system.cpu2.kern.callpal::callsys                  31      1.01%     92.08% # number of callpals executed
system.cpu2.kern.callpal::imb                       2      0.06%     92.14% # number of callpals executed
system.cpu2.kern.callpal::rdunique                241      7.82%     99.97% # number of callpals executed
system.cpu2.kern.callpal::wrunique                  1      0.03%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                  3080                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel              355                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                173                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                172                      
system.cpu2.kern.mode_good::user                  173                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.484507                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.653409                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel        1635195500     96.51%     96.51% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user            59054500      3.49%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     163                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements            14905                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          486.486661                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs             301394                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            14905                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            20.221000                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data    34.862667                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   451.623994                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.068091                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.882078                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.950169                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           89                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          394                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses           682608                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses          682608                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       190187                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         190187                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       119550                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        119550                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         4095                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         4095                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         4501                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         4501                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       309737                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          309737                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       309737                       # number of overall hits
system.cpu2.dcache.overall_hits::total         309737                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        10202                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        10202                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         4621                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         4621                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data          492                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          492                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data           46                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           46                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        14823                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         14823                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        14823                       # number of overall misses
system.cpu2.dcache.overall_misses::total        14823                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       200389                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       200389                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       124171                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       124171                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         4587                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         4587                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         4547                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         4547                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       324560                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       324560                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       324560                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       324560                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.050911                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.050911                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.037215                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.037215                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.107260                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.107260                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.010117                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.010117                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.045671                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.045671                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.045671                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.045671                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         7857                       # number of writebacks
system.cpu2.dcache.writebacks::total             7857                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements            24210                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            1068057                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            24210                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            44.116357                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst    68.805106                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   443.194894                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.134385                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.865615                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0          130                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          369                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          2177494                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         2177494                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1052432                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1052432                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1052432                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1052432                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1052432                       # number of overall hits
system.cpu2.icache.overall_hits::total        1052432                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst        24210                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        24210                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst        24210                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         24210                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst        24210                       # number of overall misses
system.cpu2.icache.overall_misses::total        24210                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1076642                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1076642                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1076642                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1076642                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1076642                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1076642                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.022487                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.022487                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.022487                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.022487                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.022487                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.022487                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks        24210                       # number of writebacks
system.cpu2.icache.writebacks::total            24210                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       5                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                        63                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                      22     40.74%     40.74% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      3      5.56%     46.30% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                     29     53.70%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                  54                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                       22     47.83%     47.83% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       3      6.52%     54.35% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                      21     45.65%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                   46                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0               393138000     98.99%     98.99% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 351500      0.09%     99.08% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31                3659000      0.92%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total           397148500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.724138                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.851852                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.callpal::swpctx                    3      5.17%      5.17% # number of callpals executed
system.cpu3.kern.callpal::swpipl                   50     86.21%     91.38% # number of callpals executed
system.cpu3.kern.callpal::rdps                      3      5.17%     96.55% # number of callpals executed
system.cpu3.kern.callpal::rti                       2      3.45%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                    58                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel                5                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                  0                      
system.cpu3.kern.mode_good::user                    0                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu3.kern.swap_context                       3                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements              516                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          418.342661                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs               3362                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs              516                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             6.515504                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   418.342661                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.817076                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.817076                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          408                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          408                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.796875                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses            13979                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses           13979                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data         3007                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total           3007                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data         2934                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total          2934                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data           34                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data           35                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total           35                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data         5941                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total            5941                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data         5941                       # number of overall hits
system.cpu3.dcache.overall_hits::total           5941                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data          389                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total          389                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          249                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          249                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data           18                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           18                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           15                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           15                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data          638                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total           638                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data          638                       # number of overall misses
system.cpu3.dcache.overall_misses::total          638                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data         3396                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total         3396                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data         3183                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total         3183                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data           52                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total           52                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data           50                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total           50                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data         6579                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total         6579                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data         6579                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total         6579                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.114547                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.114547                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.078228                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.078228                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.346154                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.346154                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.300000                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.300000                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.096975                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.096975                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.096975                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.096975                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          284                       # number of writebacks
system.cpu3.dcache.writebacks::total              284                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements              901                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs              58268                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              901                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            64.670366                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          496                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses            38213                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses           38213                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst        17755                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total          17755                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst        17755                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total           17755                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst        17755                       # number of overall hits
system.cpu3.icache.overall_hits::total          17755                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst          901                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          901                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst          901                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           901                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst          901                       # number of overall misses
system.cpu3.icache.overall_misses::total          901                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst        18656                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total        18656                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst        18656                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total        18656                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst        18656                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total        18656                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.048295                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.048295                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.048295                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.048295                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.048295                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.048295                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks          901                       # number of writebacks
system.cpu3.icache.writebacks::total              901                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 166                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  1368064                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        168                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  700                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 700                       # Transaction distribution
system.iobus.trans_dist::WriteReq               22007                       # Transaction distribution
system.iobus.trans_dist::WriteResp              22007                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          284                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          622                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          780                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          864                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2562                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        42852                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        42852                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   45414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1136                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          857                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          390                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          486                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2917                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1368464                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1368464                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1371381                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                21426                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                21426                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::1           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               192834                       # Number of tag accesses
system.iocache.tags.data_accesses              192834                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide           50                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               50                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide        21376                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        21376                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide           50                       # number of demand (read+write) misses
system.iocache.demand_misses::total                50                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           50                       # number of overall misses
system.iocache.overall_misses::total               50                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide           50                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             50                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide        21376                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        21376                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           50                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              50                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           50                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             50                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks           21376                       # number of writebacks
system.iocache.writebacks::total                21376                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     26003                       # number of replacements
system.l2.tags.tagsinuse                  4014.929253                       # Cycle average of tags in use
system.l2.tags.total_refs                       29223                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     26003                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.123832                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1893.074377                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst         2.249476                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data         2.027140                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst         0.156628                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst         0.221094                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst    18.439271                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data    13.417417                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst   312.980332                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   318.118600                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst   828.844827                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data   467.716450                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst    83.236520                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data    74.447121                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.462176                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.000549                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.000495                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.000038                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000054                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.004502                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.003276                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.076411                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.077666                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.202355                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.114189                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.020321                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.018176                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.980207                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4041                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          113                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1291                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2584                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           53                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.986572                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    675641                       # Number of tag accesses
system.l2.tags.data_accesses                   675641                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        11202                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            11202                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        15908                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            15908                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data            5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    6                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  2                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus1.data          310                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data         1144                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           18                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1472                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst           28                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst          586                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.inst        16739                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst          443                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              17796                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data           16                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data          947                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus2.data         6285                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data          125                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              7373                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst           28                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data           16                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst          586                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         1257                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst        16739                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         7429                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst          443                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data          143                       # number of demand (read+write) hits
system.l2.demand_hits::total                    26641                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst           28                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data           16                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst          586                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         1257                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst        16739                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         7429                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst          443                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data          143                       # number of overall hits
system.l2.overall_hits::total                   26641                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data           13                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data            8                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data           20                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data            8                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 49                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data           11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               16                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data            8                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data         1749                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data         3342                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data          178                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                5277                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst           51                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst         1908                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.inst         7471                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst          458                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             9888                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data           20                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data         1659                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data         4022                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data          214                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            5915                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst           51                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data           28                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst         1908                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         3408                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst         7471                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         7364                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst          458                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          392                       # number of demand (read+write) misses
system.l2.demand_misses::total                  21080                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           51                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data           28                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst         1908                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         3408                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst         7471                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         7364                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst          458                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          392                       # number of overall misses
system.l2.overall_misses::total                 21080                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks        11202                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        11202                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        15908                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        15908                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data           14                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data            8                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data           25                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data            8                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               55                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data           12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             18                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data            8                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data         2059                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data         4486                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data          196                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              6749                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst           79                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst         2494                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst        24210                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst          901                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          27684                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data           36                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data         2606                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data        10307                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data          339                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         13288                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           79                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data           44                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         2494                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         4665                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst        24210                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        14793                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst          901                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data          535                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                47721                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           79                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data           44                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         2494                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         4665                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst        24210                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        14793                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst          901                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data          535                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               47721                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.928571                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.800000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.890909                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.916667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.888889                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.849441                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.744984                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.908163                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.781894                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.645570                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.765036                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.inst     0.308591                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.508324                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.357174                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.555556                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.636608                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data     0.390220                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.631268                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.445138                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.645570                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.636364                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.765036                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.730547                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.308591                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.497803                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.508324                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.732710                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.441734                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.645570                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.636364                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.765036                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.730547                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.308591                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.497803                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.508324                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.732710                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.441734                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 7853                       # number of writebacks
system.l2.writebacks::total                      7853                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 650                       # Transaction distribution
system.membus.trans_dist::ReadResp              16503                       # Transaction distribution
system.membus.trans_dist::WriteReq                631                       # Transaction distribution
system.membus.trans_dist::WriteResp               631                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        29229                       # Transaction distribution
system.membus.trans_dist::CleanEvict             9201                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              215                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             89                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              83                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5340                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5259                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         15853                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         21376                       # Transaction distribution
system.membus.trans_dist::InvalidateResp        21376                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        64228                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        64228                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         2562                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        59646                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        62208                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 126436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1371264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1371264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         2917                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1850560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1853477                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 3224741                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             82634                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   82634    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               82634                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits               20436                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_hits              11899                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.data_hits               32335                       # DTB hits
system.switch_cpus0.dtb.data_misses                 0                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.fetch_hits              11285                       # ITB hits
system.switch_cpus0.itb.fetch_misses                0                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses          11285                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                 1831539                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts             104314                       # Number of instructions committed
system.switch_cpus0.committedOps               104314                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses       100247                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_func_calls               9645                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts         6991                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts              100247                       # number of integer instructions
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_int_register_reads       127300                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes        77552                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs                32492                       # number of memory refs
system.switch_cpus0.num_load_insts              20592                       # Number of load instructions
system.switch_cpus0.num_store_insts             11900                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      1696773.802399                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      134765.197601                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.073580                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.926420                       # Percentage of idle cycles
system.switch_cpus0.Branches                    17966                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass          471      0.45%      0.45% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu            66655     63.90%     64.35% # Class of executed instruction
system.switch_cpus0.op_class::IntMult              78      0.07%     64.42% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     64.42% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0      0.00%     64.42% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     64.42% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     64.42% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     64.42% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     64.42% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     64.42% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     64.42% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     64.42% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     64.42% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     64.42% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     64.42% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     64.42% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     64.42% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     64.42% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     64.42% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     64.42% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     64.42% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     64.42% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     64.42% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     64.42% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     64.42% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     64.42% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     64.42% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     64.42% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     64.42% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     64.42% # Class of executed instruction
system.switch_cpus0.op_class::MemRead           22309     21.39%     85.81% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite          11900     11.41%     97.22% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess          2901      2.78%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total            104314                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits               41226                       # DTB read hits
system.switch_cpus1.dtb.read_misses                86                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses           15414                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              32957                       # DTB write hits
system.switch_cpus1.dtb.write_misses               14                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   7                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses           9101                       # DTB write accesses
system.switch_cpus1.dtb.data_hits               74183                       # DTB hits
system.switch_cpus1.dtb.data_misses               100                       # DTB misses
system.switch_cpus1.dtb.data_acv                    7                       # DTB access violations
system.switch_cpus1.dtb.data_accesses           24515                       # DTB accesses
system.switch_cpus1.itb.fetch_hits              79847                       # ITB hits
system.switch_cpus1.itb.fetch_misses               93                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses          79940                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                  380311                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts             202186                       # Number of instructions committed
system.switch_cpus1.committedOps               202186                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses       195346                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses           276                       # Number of float alu accesses
system.switch_cpus1.num_func_calls               5205                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts        20974                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts              195346                       # number of integer instructions
system.switch_cpus1.num_fp_insts                  276                       # number of float instructions
system.switch_cpus1.num_int_register_reads       268893                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes       139172                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads          149                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          102                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs                74436                       # number of memory refs
system.switch_cpus1.num_load_insts              41420                       # Number of load instructions
system.switch_cpus1.num_store_insts             33016                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      326017.916299                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      54293.083701                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.142760                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.857240                       # Percentage of idle cycles
system.switch_cpus1.Branches                    27778                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass         3630      1.79%      1.79% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu           119622     59.13%     60.93% # Class of executed instruction
system.switch_cpus1.op_class::IntMult             157      0.08%     61.01% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     61.01% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd             31      0.02%     61.02% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     61.02% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     61.02% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     61.02% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0      0.00%     61.02% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     61.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     61.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     61.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     61.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     61.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     61.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     61.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     61.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     61.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     61.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     61.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     61.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     61.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     61.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     61.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     61.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     61.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     61.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     61.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     61.02% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     61.02% # Class of executed instruction
system.switch_cpus1.op_class::MemRead           42380     20.95%     81.97% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite          33296     16.46%     98.43% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess          3177      1.57%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            202293                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits              203540                       # DTB read hits
system.switch_cpus2.dtb.read_misses               724                       # DTB read misses
system.switch_cpus2.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses           19217                       # DTB read accesses
system.switch_cpus2.dtb.write_hits             128718                       # DTB write hits
system.switch_cpus2.dtb.write_misses              152                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses          12628                       # DTB write accesses
system.switch_cpus2.dtb.data_hits              332258                       # DTB hits
system.switch_cpus2.dtb.data_misses               876                       # DTB misses
system.switch_cpus2.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus2.dtb.data_accesses           31845                       # DTB accesses
system.switch_cpus2.itb.fetch_hits             155274                       # ITB hits
system.switch_cpus2.itb.fetch_misses              461                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses         155735                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles                 1831626                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts            1075745                       # Number of instructions committed
system.switch_cpus2.committedOps              1075745                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses      1034699                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses          4516                       # Number of float alu accesses
system.switch_cpus2.num_func_calls              35669                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts       109798                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts             1034699                       # number of integer instructions
system.switch_cpus2.num_fp_insts                 4516                       # number of float instructions
system.switch_cpus2.num_int_register_reads      1409327                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes       780677                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads         2416                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes         2052                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs               335265                       # number of memory refs
system.switch_cpus2.num_load_insts             205891                       # Number of load instructions
system.switch_cpus2.num_store_insts            129374                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      440077.795450                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      1391548.204550                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.759734                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.240266                       # Percentage of idle cycles
system.switch_cpus2.Branches                   156515                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass        17415      1.62%      1.62% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu           687055     63.81%     65.43% # Class of executed instruction
system.switch_cpus2.op_class::IntMult            2416      0.22%     65.66% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     65.66% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd            673      0.06%     65.72% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     65.72% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt             11      0.00%     65.72% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             1      0.00%     65.72% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              6      0.00%     65.72% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     65.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     65.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     65.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     65.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     65.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     65.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     65.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     65.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     65.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     65.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     65.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     65.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     65.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     65.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     65.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     65.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     65.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     65.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     65.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     65.72% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     65.72% # Class of executed instruction
system.switch_cpus2.op_class::MemRead          214184     19.89%     85.61% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite         129815     12.06%     97.67% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess         25066      2.33%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total           1076642                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits                3435                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 3                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses              23                       # DTB read accesses
system.switch_cpus3.dtb.write_hits               3239                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.data_hits                6674                       # DTB hits
system.switch_cpus3.dtb.data_misses                 3                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses              23                       # DTB accesses
system.switch_cpus3.itb.fetch_hits                799                       # ITB hits
system.switch_cpus3.itb.fetch_misses                0                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses            799                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles                  794302                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts              18653                       # Number of instructions committed
system.switch_cpus3.committedOps                18653                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses        18066                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses           141                       # Number of float alu accesses
system.switch_cpus3.num_func_calls                804                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts         1865                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts               18066                       # number of integer instructions
system.switch_cpus3.num_fp_insts                  141                       # number of float instructions
system.switch_cpus3.num_int_register_reads        24950                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes        12523                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads           66                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes           68                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs                 6705                       # number of memory refs
system.switch_cpus3.num_load_insts               3455                       # Number of load instructions
system.switch_cpus3.num_store_insts              3250                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      783852.029146                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      10449.970854                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.013156                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.986844                       # Percentage of idle cycles
system.switch_cpus3.Branches                     2875                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass          209      1.12%      1.12% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu            11299     60.56%     61.69% # Class of executed instruction
system.switch_cpus3.op_class::IntMult              38      0.20%     61.89% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     61.89% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd             11      0.06%     61.95% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     61.95% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     61.95% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     61.95% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     61.95% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     61.95% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     61.95% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     61.95% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     61.95% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     61.95% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     61.95% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     61.95% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     61.95% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     61.95% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     61.95% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     61.95% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     61.95% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     61.95% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     61.95% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     61.95% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     61.95% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     61.95% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     61.95% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     61.95% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     61.95% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     61.95% # Class of executed instruction
system.switch_cpus3.op_class::MemRead            3550     19.03%     80.98% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite           3255     17.45%     98.42% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess           294      1.58%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total             18656                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests        96984                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        42509                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        21752                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          10881                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         7559                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         3322                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq                650                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             42406                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               631                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              631                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        11202                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        15908                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            5427                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             203                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            91                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            294                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             6830                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            6830                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         27684                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        14072                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          208                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side         1804                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         6880                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        14455                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        61911                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side        43511                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         2277                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side         1813                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                132859                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side         8256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side         7574                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       280704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       514384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      2412864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side      1477915                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side        88064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side        57700                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                4847461                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           68855                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples           167120                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.403010                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.812401                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 124423     74.45%     74.45% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  27717     16.59%     91.04% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   6023      3.60%     94.64% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   8240      4.93%     99.57% # Request fanout histogram
system.tol2bus.snoop_fanout::4                    717      0.43%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             167120                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.174574                       # Number of seconds simulated
sim_ticks                                174573901500                       # Number of ticks simulated
final_tick                               2437245478500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1436754                       # Simulator instruction rate (inst/s)
host_op_rate                                  1436754                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              176187561                       # Simulator tick rate (ticks/s)
host_mem_usage                                 757912                       # Number of bytes of host memory used
host_seconds                                   990.84                       # Real time elapsed on the host
sim_insts                                  1423595108                       # Number of instructions simulated
sim_ops                                    1423595108                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst       281984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data      4324608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst       247360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data      5103808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst       349312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data      3876992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst       258304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data      3814016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           18256384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst       281984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst       247360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst       349312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst       258304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1136960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     13771584                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        13771584                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         4406                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data        67572                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst         3865                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data        79747                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst         5458                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data        60578                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst         4036                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data        59594                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              285256                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        215181                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             215181                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst      1615270                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data     24772363                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst      1416936                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data     29235802                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst      2000941                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data     22208314                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst      1479626                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data     21847573                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             104576823                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst      1615270                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst      1416936                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst      2000941                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst      1479626                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          6512772                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        78886843                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             78886843                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        78886843                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst      1615270                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data     24772363                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst      1416936                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data     29235802                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst      2000941                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data     22208314                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst      1479626                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data     21847573                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            183463666                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      17                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                     12385                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    1166     27.55%     27.55% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     84      1.98%     29.53% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                    179      4.23%     33.76% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                     17      0.40%     34.16% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   2787     65.84%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                4233                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     1166     44.90%     44.90% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      84      3.23%     48.13% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                     179      6.89%     55.03% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                      17      0.65%     55.68% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    1151     44.32%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 2597                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            173643512500     99.88%     99.88% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                6300000      0.00%     99.88% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                8771000      0.01%     99.89% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                2586500      0.00%     99.89% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31              191749000      0.11%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        173852919000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.412989                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.613513                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::1                         1    100.00%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     1                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    7      0.06%      0.06% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   13      0.11%      0.17% # number of callpals executed
system.cpu0.kern.callpal::swpipl                 3632     30.44%     30.61% # number of callpals executed
system.cpu0.kern.callpal::rdps                    360      3.02%     33.63% # number of callpals executed
system.cpu0.kern.callpal::rti                     322      2.70%     36.33% # number of callpals executed
system.cpu0.kern.callpal::callsys                  29      0.24%     36.57% # number of callpals executed
system.cpu0.kern.callpal::rdunique               7567     63.43%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                 11930                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              333                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                209                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                209                      
system.cpu0.kern.mode_good::user                  209                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.627628                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.771218                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel        1207966000      0.74%      0.74% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user        162853440000     99.26%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      13                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements          1078037                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          510.247921                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           73892737                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1078037                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            68.543786                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   510.247921                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.996578                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.996578                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          481                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           41                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          439                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.939453                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        160366036                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       160366036                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     63286756                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       63286756                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data     15199089                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      15199089                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        30479                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        30479                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        31311                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        31311                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     78485845                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        78485845                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     78485845                       # number of overall hits
system.cpu0.dcache.overall_hits::total       78485845                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       505867                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       505867                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data       584201                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       584201                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data         1695                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1695                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data          750                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          750                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data      1090068                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       1090068                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data      1090068                       # number of overall misses
system.cpu0.dcache.overall_misses::total      1090068                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     63792623                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     63792623                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data     15783290                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     15783290                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        32174                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        32174                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        32061                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        32061                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     79575913                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     79575913                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     79575913                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     79575913                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007930                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007930                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.037014                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.037014                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.052682                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.052682                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.023393                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.023393                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.013698                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.013698                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.013698                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.013698                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks       706750                       # number of writebacks
system.cpu0.dcache.writebacks::total           706750                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements            93809                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          273071977                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            93809                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          2910.935806                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           54                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          456                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        652553399                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       652553399                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst    326135986                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      326135986                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst    326135986                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       326135986                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst    326135986                       # number of overall hits
system.cpu0.icache.overall_hits::total      326135986                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst        93809                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        93809                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst        93809                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         93809                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst        93809                       # number of overall misses
system.cpu0.icache.overall_misses::total        93809                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst    326229795                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    326229795                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst    326229795                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    326229795                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst    326229795                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    326229795                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000288                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000288                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000288                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000288                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000288                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000288                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks        93809                       # number of writebacks
system.cpu0.icache.writebacks::total            93809                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      26                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                     11354                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     865     27.00%     27.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                    179      5.59%     32.58% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                     19      0.59%     33.18% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                   2141     66.82%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                3204                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      865     45.19%     45.19% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                     179      9.35%     54.55% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                      19      0.99%     55.54% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     851     44.46%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 1914                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            174966237000     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                8771000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                2847000      0.00%     99.93% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31              114465500      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        175092320500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.397478                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.597378                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::1                         1    100.00%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     1                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    4      0.04%      0.04% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   19      0.17%      0.21% # number of callpals executed
system.cpu1.kern.callpal::swpipl                 2768     25.15%     25.36% # number of callpals executed
system.cpu1.kern.callpal::rdps                    362      3.29%     28.65% # number of callpals executed
system.cpu1.kern.callpal::rti                     238      2.16%     30.81% # number of callpals executed
system.cpu1.kern.callpal::callsys                  27      0.25%     31.05% # number of callpals executed
system.cpu1.kern.callpal::rdunique               7589     68.95%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                 11007                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              225                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                211                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                 31                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                215                      
system.cpu1.kern.mode_good::user                  211                      
system.cpu1.kern.mode_good::idle                    4                      
system.cpu1.kern.mode_switch_good::kernel     0.955556                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.129032                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.920771                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         152308000      0.09%      0.09% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user        162716654500     92.88%     92.97% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle         12312588000      7.03%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      19                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements          1190512                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          505.431445                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           74396152                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1190512                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            62.490888                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   505.431445                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.987171                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.987171                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          218                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          130                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           32                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          121                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        160231442                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       160231442                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     63225911                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       63225911                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data     15031263                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      15031263                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        30152                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        30152                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        30697                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        30697                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     78257174                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        78257174                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     78257174                       # number of overall hits
system.cpu1.dcache.overall_hits::total       78257174                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       497354                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       497354                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data       701118                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       701118                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data          949                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          949                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data          391                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          391                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data      1198472                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1198472                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data      1198472                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1198472                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     63723265                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     63723265                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data     15732381                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     15732381                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        31101                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        31101                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        31088                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        31088                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     79455646                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     79455646                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     79455646                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     79455646                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.007805                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.007805                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.044565                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.044565                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.030513                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.030513                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.012577                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.012577                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.015084                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.015084                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.015084                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.015084                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks       862417                       # number of writebacks
system.cpu1.dcache.writebacks::total           862417                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements            86063                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          250552210                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            86063                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          2911.265120                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0          295                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          195                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        651639085                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       651639085                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst    325690448                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      325690448                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst    325690448                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       325690448                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst    325690448                       # number of overall hits
system.cpu1.icache.overall_hits::total      325690448                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst        86063                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        86063                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst        86063                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         86063                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst        86063                       # number of overall misses
system.cpu1.icache.overall_misses::total        86063                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst    325776511                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    325776511                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst    325776511                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    325776511                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst    325776511                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    325776511                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000264                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000264                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000264                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000264                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000264                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000264                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks        86063                       # number of writebacks
system.cpu1.icache.writebacks::total            86063                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                      17                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                     11959                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                    1016     28.29%     28.29% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                      1      0.03%     28.31% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                    179      4.98%     33.30% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                     15      0.42%     33.71% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                   2381     66.29%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                3592                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                     1016     45.75%     45.75% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                       1      0.05%     45.79% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                     179      8.06%     53.85% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                      15      0.68%     54.52% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    1010     45.48%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                 2221                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            173688750000     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21                  71500      0.00%     99.91% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                8771000      0.01%     99.91% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                2008000      0.00%     99.91% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31              152995500      0.09%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        173852596000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.424192                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.618318                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::1                         1      5.88%      5.88% # number of syscalls executed
system.cpu2.kern.syscall::17                        1      5.88%     11.76% # number of syscalls executed
system.cpu2.kern.syscall::71                        6     35.29%     47.06% # number of syscalls executed
system.cpu2.kern.syscall::73                        3     17.65%     64.71% # number of syscalls executed
system.cpu2.kern.syscall::74                        6     35.29%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                    17                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                   34      0.30%      0.30% # number of callpals executed
system.cpu2.kern.callpal::swpctx                   41      0.36%      0.66% # number of callpals executed
system.cpu2.kern.callpal::swpipl                 3163     27.65%     28.30% # number of callpals executed
system.cpu2.kern.callpal::rdps                    366      3.20%     31.50% # number of callpals executed
system.cpu2.kern.callpal::rti                     238      2.08%     33.58% # number of callpals executed
system.cpu2.kern.callpal::callsys                  26      0.23%     33.81% # number of callpals executed
system.cpu2.kern.callpal::rdunique               7572     66.19%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                 11440                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel              280                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                214                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                215                      
system.cpu2.kern.mode_good::user                  214                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.767857                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.868421                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel         235823000      0.14%      0.14% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user        162686218500     99.86%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                      41                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements          1122727                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          506.745700                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           75185501                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1122727                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            66.966859                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   506.745700                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.989738                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.989738                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          461                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           46                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4          413                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.900391                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        160253684                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       160253684                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     63185047                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       63185047                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data     15159950                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      15159950                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        29771                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        29771                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        30631                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        30631                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     78344997                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        78344997                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     78344997                       # number of overall hits
system.cpu2.dcache.overall_hits::total       78344997                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       550686                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       550686                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data       598789                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       598789                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data         1862                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         1862                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data          992                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          992                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data      1149475                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1149475                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data      1149475                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1149475                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     63735733                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     63735733                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data     15758739                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     15758739                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        31633                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        31633                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        31623                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        31623                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     79494472                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     79494472                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     79494472                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     79494472                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.008640                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.008640                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.037997                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.037997                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.058863                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.058863                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.031370                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.031370                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.014460                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.014460                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.014460                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.014460                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks       717011                       # number of writebacks
system.cpu2.dcache.writebacks::total           717011                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements            88659                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          274573825                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            88659                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          3096.965057                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           46                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          464                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        651796395                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       651796395                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst    325765209                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      325765209                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst    325765209                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       325765209                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst    325765209                       # number of overall hits
system.cpu2.icache.overall_hits::total      325765209                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst        88659                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        88659                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst        88659                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         88659                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst        88659                       # number of overall misses
system.cpu2.icache.overall_misses::total        88659                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst    325853868                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    325853868                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst    325853868                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    325853868                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst    325853868                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    325853868                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000272                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000272                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000272                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000272                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000272                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000272                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks        88659                       # number of writebacks
system.cpu2.icache.writebacks::total            88659                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      29                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                     11476                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     920     27.55%     27.55% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                    179      5.36%     32.91% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                     24      0.72%     33.63% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                   2216     66.37%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                3339                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      920     45.16%     45.16% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                     179      8.79%     53.95% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                      24      1.18%     55.13% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     914     44.87%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                 2037                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            174934127000     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                8771000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                2919500      0.00%     99.93% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31              118635000      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        175064452500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.412455                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.610063                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::1                         1    100.00%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                     1                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                   16      0.14%      0.14% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   24      0.22%      0.36% # number of callpals executed
system.cpu3.kern.callpal::swpipl                 2914     26.15%     26.51% # number of callpals executed
system.cpu3.kern.callpal::rdps                    368      3.30%     29.82% # number of callpals executed
system.cpu3.kern.callpal::rti                     231      2.07%     31.89% # number of callpals executed
system.cpu3.kern.callpal::callsys                  13      0.12%     32.01% # number of callpals executed
system.cpu3.kern.callpal::rdunique               7576     67.99%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                 11142                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              255                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                203                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                203                      
system.cpu3.kern.mode_good::user                  203                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.796078                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.886463                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel       12871777000      7.33%      7.33% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user        162655445000     92.67%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      24                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements          1025544                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          503.320806                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           72043668                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1025544                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            70.249222                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   503.320806                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.983048                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.983048                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          485                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          343                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           74                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4           52                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.947266                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        160045339                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       160045339                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     63210778                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       63210778                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data     15183698                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      15183698                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        29410                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        29410                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        30326                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        30326                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     78394476                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        78394476                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     78394476                       # number of overall hits
system.cpu3.dcache.overall_hits::total       78394476                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       500535                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       500535                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data       545607                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       545607                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data         1761                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         1761                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data          826                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          826                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data      1046142                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       1046142                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data      1046142                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1046142                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     63711313                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     63711313                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data     15729305                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     15729305                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        31171                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        31171                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        31152                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        31152                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     79440618                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     79440618                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     79440618                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     79440618                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.007856                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.007856                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.034687                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.034687                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.056495                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.056495                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.026515                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.026515                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.013169                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.013169                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.013169                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.013169                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks       646766                       # number of writebacks
system.cpu3.dcache.writebacks::total           646766                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements            85743                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs          239290523                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            85743                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          2790.787854                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1          272                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          220                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        651458931                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       651458931                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst    325600851                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total      325600851                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst    325600851                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total       325600851                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst    325600851                       # number of overall hits
system.cpu3.icache.overall_hits::total      325600851                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst        85743                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        85743                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst        85743                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         85743                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst        85743                       # number of overall misses
system.cpu3.icache.overall_misses::total        85743                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst    325686594                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total    325686594                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst    325686594                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total    325686594                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst    325686594                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total    325686594                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000263                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000263                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000263                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000263                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000263                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000263                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks        85743                       # number of writebacks
system.cpu3.icache.writebacks::total            85743                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   3                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                    24576                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  534                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 534                       # Transaction distribution
system.iobus.trans_dist::WriteReq                1583                       # Transaction distribution
system.iobus.trans_dist::WriteResp               1583                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1850                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          674                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          892                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3464                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          770                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          770                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    4234                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         7400                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          925                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          446                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           27                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         8798                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        24584                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        24584                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    33382                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                  385                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  385                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 3465                       # Number of tag accesses
system.iocache.tags.data_accesses                3465                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide            1                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                1                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide          384                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          384                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide            1                       # number of demand (read+write) misses
system.iocache.demand_misses::total                 1                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide            1                       # number of overall misses
system.iocache.overall_misses::total                1                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide            1                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              1                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide          384                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          384                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide            1                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total               1                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide            1                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total              1                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks             384                       # number of writebacks
system.iocache.writebacks::total                  384                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                    325519                       # number of replacements
system.l2.tags.tagsinuse                  3527.004949                       # Cycle average of tags in use
system.l2.tags.total_refs                     4127949                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    325519                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     12.681131                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     2234.482585                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst         0.373914                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst    98.766085                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   195.894063                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst   111.950021                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   163.626701                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst   250.419498                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data   245.723374                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst    84.160244                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data   141.608463                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.545528                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.000091                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.024113                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.047826                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.027332                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.039948                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.061138                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.059991                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.020547                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.034572                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.861085                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3945                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          259                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          547                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           81                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          140                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2918                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.963135                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  67785725                       # Number of tag accesses
system.l2.tags.data_accesses                 67785725                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      2932944                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2932944                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        88401                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            88401                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data          504                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data          191                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data          687                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data          328                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1710                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data            3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data            5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 10                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data       525585                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data       633045                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data       536341                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data       486979                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2181950                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst        89403                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst        82198                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.inst        83201                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst        81707                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             336509                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data       484173                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data       477097                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus2.data       521949                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data       476731                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1959950                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst        89403                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data      1009758                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst        82198                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data      1110142                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst        83201                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data      1058290                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst        81707                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data       963710                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4478409                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst        89403                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data      1009758                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst        82198                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data      1110142                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst        83201                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data      1058290                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst        81707                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data       963710                       # number of overall hits
system.l2.overall_hits::total                 4478409                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data         2123                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data         1650                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data         5720                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data         3414                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              12907                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data           42                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data           29                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data           36                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data           33                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              140                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data        50645                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data        62817                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data        45055                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data        47163                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              205680                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst         4406                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst         3865                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.inst         5458                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst         4036                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            17765                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data        17022                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data        17165                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data        15675                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data        12973                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           62835                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst         4406                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        67667                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst         3865                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        79982                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst         5458                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        60730                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst         4036                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data        60136                       # number of demand (read+write) misses
system.l2.demand_misses::total                 286280                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst         4406                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        67667                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst         3865                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        79982                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst         5458                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        60730                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst         4036                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data        60136                       # number of overall misses
system.l2.overall_misses::total                286280                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks      2932944                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2932944                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        88401                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        88401                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data         2627                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data         1841                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data         6407                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data         3742                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            14617                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data           45                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data           30                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data           41                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data           34                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            150                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data       576230                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data       695862                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data       581396                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data       534142                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2387630                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst        93809                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst        86063                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst        88659                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst        85743                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         354274                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data       501195                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data       494262                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data       537624                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data       489704                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2022785                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst        93809                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data      1077425                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst        86063                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data      1190124                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst        88659                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data      1119020                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst        85743                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data      1023846                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4764689                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst        93809                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data      1077425                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst        86063                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data      1190124                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst        88659                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data      1119020                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst        85743                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data      1023846                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4764689                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.808146                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.896252                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.892774                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.912346                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.883013                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.933333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.966667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.878049                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.970588                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.933333                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.087890                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.090272                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.077495                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.088297                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.086144                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.046968                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.044909                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.inst     0.061562                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.047071                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.050145                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.033963                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.034729                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data     0.029156                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.026492                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.031064                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.046968                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.062804                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.044909                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.067205                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.061562                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.054271                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.047071                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.058735                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.060084                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.046968                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.062804                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.044909                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.067205                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.061562                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.054271                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.047071                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.058735                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.060084                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               214797                       # number of writebacks
system.l2.writebacks::total                    214797                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 533                       # Transaction distribution
system.membus.trans_dist::ReadResp              81134                       # Transaction distribution
system.membus.trans_dist::WriteReq               1199                       # Transaction distribution
system.membus.trans_dist::WriteResp              1199                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       215181                       # Transaction distribution
system.membus.trans_dist::CleanEvict            35655                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            30541                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           2949                       # Transaction distribution
system.membus.trans_dist::UpgradeResp           14071                       # Transaction distribution
system.membus.trans_dist::ReadExReq            215514                       # Transaction distribution
system.membus.trans_dist::ReadExResp           204656                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         80601                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           384                       # Transaction distribution
system.membus.trans_dist::InvalidateResp          384                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port         1154                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total         1154                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         3464                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       879383                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       882847                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 884001                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        24640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        24640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         8798                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     32003392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     32012190                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                32036830                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples            582558                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                  582558    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              582558                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits            63817482                       # DTB read hits
system.switch_cpus0.dtb.read_misses                92                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses        63703228                       # DTB read accesses
system.switch_cpus0.dtb.write_hits           15815980                       # DTB write hits
system.switch_cpus0.dtb.write_misses               29                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses       15741934                       # DTB write accesses
system.switch_cpus0.dtb.data_hits            79633462                       # DTB hits
system.switch_cpus0.dtb.data_misses               121                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses        79445162                       # DTB accesses
system.switch_cpus0.itb.fetch_hits          325765345                       # ITB hits
system.switch_cpus0.itb.fetch_misses               55                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses      325765400                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles               347705508                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts          326229674                       # Number of instructions committed
system.switch_cpus0.committedOps            326229674                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses    240323687                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses     104596316                       # Number of float alu accesses
system.switch_cpus0.num_func_calls            5501736                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts     22960139                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts           240323687                       # number of integer instructions
system.switch_cpus0.num_fp_insts            104596316                       # number of float instructions
system.switch_cpus0.num_int_register_reads    425652581                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes    166753372                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads    127625884                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes     89277805                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs             79641662                       # number of memory refs
system.switch_cpus0.num_load_insts           63825412                       # Number of load instructions
system.switch_cpus0.num_store_insts          15816250                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      22823297.141363                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      324882210.858637                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.934360                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.065640                       # Percentage of idle cycles
system.switch_cpus0.Branches                 31898698                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass     22942387      7.03%      7.03% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu        160029851     49.05%     56.09% # Class of executed instruction
system.switch_cpus0.op_class::IntMult          633464      0.19%     56.28% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     56.28% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd       33686154     10.33%     66.61% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp        4199172      1.29%     67.89% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt        3438050      1.05%     68.95% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult      21081992      6.46%     75.41% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv         509815      0.16%     75.57% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt          1260      0.00%     75.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     75.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     75.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     75.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     75.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     75.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     75.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     75.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     75.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus0.op_class::MemRead        63861294     19.58%     95.14% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite       15816630      4.85%     99.99% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess         29726      0.01%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total         326229795                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits            63746638                       # DTB read hits
system.switch_cpus1.dtb.read_misses                73                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses        63673803                       # DTB read accesses
system.switch_cpus1.dtb.write_hits           15763650                       # DTB write hits
system.switch_cpus1.dtb.write_misses               37                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses       15709715                       # DTB write accesses
system.switch_cpus1.dtb.data_hits            79510288                       # DTB hits
system.switch_cpus1.dtb.data_misses               110                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses        79383518                       # DTB accesses
system.switch_cpus1.itb.fetch_hits          325476533                       # ITB hits
system.switch_cpus1.itb.fetch_misses               39                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses      325476572                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles               350185182                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts          325776401                       # Number of instructions committed
system.switch_cpus1.committedOps            325776401                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses    239881687                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses     104599847                       # Number of float alu accesses
system.switch_cpus1.num_func_calls            5487452                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts     22899428                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts           239881687                       # number of integer instructions
system.switch_cpus1.num_fp_insts            104599847                       # number of float instructions
system.switch_cpus1.num_int_register_reads    425046439                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes    166429137                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads    127627941                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes     89279867                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs             79518385                       # number of memory refs
system.switch_cpus1.num_load_insts           63754439                       # Number of load instructions
system.switch_cpus1.num_store_insts          15763946                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      23440720.147754                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      326744461.852246                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.933062                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.066938                       # Percentage of idle cycles
system.switch_cpus1.Branches                 31818207                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass     22940325      7.04%      7.04% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu        159709731     49.02%     56.07% # Class of executed instruction
system.switch_cpus1.op_class::IntMult          632830      0.19%     56.26% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     56.26% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd       33687388     10.34%     66.60% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp        4199172      1.29%     67.89% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt        3438523      1.06%     68.95% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult      21081992      6.47%     75.42% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv         510186      0.16%     75.57% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt          1260      0.00%     75.57% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     75.57% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     75.57% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     75.57% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     75.57% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     75.57% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     75.57% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     75.57% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     75.57% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus1.op_class::MemRead        63786368     19.58%     95.15% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite       15763972      4.84%     99.99% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess         24764      0.01%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total         325776511                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits            63759484                       # DTB read hits
system.switch_cpus2.dtb.read_misses               165                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses        63662703                       # DTB read accesses
system.switch_cpus2.dtb.write_hits           15790482                       # DTB write hits
system.switch_cpus2.dtb.write_misses               62                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses       15712600                       # DTB write accesses
system.switch_cpus2.dtb.data_hits            79549966                       # DTB hits
system.switch_cpus2.dtb.data_misses               227                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses        79375303                       # DTB accesses
system.switch_cpus2.itb.fetch_hits          325419716                       # ITB hits
system.switch_cpus2.itb.fetch_misses              101                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses      325419817                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles               347705134                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts          325853641                       # Number of instructions committed
system.switch_cpus2.committedOps            325853641                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses    239960809                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses     104583797                       # Number of float alu accesses
system.switch_cpus2.num_func_calls            5489087                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts     22916776                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts           239960809                       # number of integer instructions
system.switch_cpus2.num_fp_insts            104583797                       # number of float instructions
system.switch_cpus2.num_int_register_reads    425156318                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes    166468026                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads    127616904                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes     89268954                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs             79558428                       # number of memory refs
system.switch_cpus2.num_load_insts           63767537                       # Number of load instructions
system.switch_cpus2.num_store_insts          15790891                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      23197599.564002                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      324507534.435998                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.933284                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.066716                       # Percentage of idle cycles
system.switch_cpus2.Branches                 31839513                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass     22939899      7.04%      7.04% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu        159752824     49.03%     56.07% # Class of executed instruction
system.switch_cpus2.op_class::IntMult          631851      0.19%     56.26% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     56.26% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd       33681846     10.34%     66.60% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp        4199165      1.29%     67.88% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt        3435150      1.05%     68.94% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult      21081962      6.47%     75.41% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv         509107      0.16%     75.57% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt          1260      0.00%     75.57% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     75.57% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     75.57% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     75.57% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     75.57% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     75.57% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     75.57% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     75.57% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     75.57% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus2.op_class::MemRead        63801800     19.58%     95.15% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite       15791011      4.85%     99.99% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess         27993      0.01%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total         325853868                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits            63734758                       # DTB read hits
system.switch_cpus3.dtb.read_misses                61                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses        63656896                       # DTB read accesses
system.switch_cpus3.dtb.write_hits           15760634                       # DTB write hits
system.switch_cpus3.dtb.write_misses               43                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses       15698065                       # DTB write accesses
system.switch_cpus3.dtb.data_hits            79495392                       # DTB hits
system.switch_cpus3.dtb.data_misses               104                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses        79354961                       # DTB accesses
system.switch_cpus3.itb.fetch_hits          325355123                       # ITB hits
system.switch_cpus3.itb.fetch_misses               36                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses      325355159                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles               350128994                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts          325686490                       # Number of instructions committed
system.switch_cpus3.committedOps            325686490                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses    239789712                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses     104595446                       # Number of float alu accesses
system.switch_cpus3.num_func_calls            5487648                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts     22884979                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts           239789712                       # number of integer instructions
system.switch_cpus3.num_fp_insts            104595446                       # number of float instructions
system.switch_cpus3.num_int_register_reads    424923419                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes    166355442                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads    127625363                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes     89277178                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs             79503508                       # number of memory refs
system.switch_cpus3.num_load_insts           63742549                       # Number of load instructions
system.switch_cpus3.num_store_insts          15760959                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      23527133.736379                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      326601860.263621                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.932804                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.067196                       # Percentage of idle cycles
system.switch_cpus3.Branches                 31804898                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass     22942472      7.04%      7.04% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu        159633886     49.01%     56.06% # Class of executed instruction
system.switch_cpus3.op_class::IntMult          632972      0.19%     56.25% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     56.25% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd       33685895     10.34%     66.60% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp        4199179      1.29%     67.89% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt        3437790      1.06%     68.94% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult      21082022      6.47%     75.41% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv         509777      0.16%     75.57% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt          1260      0.00%     75.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     75.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     75.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     75.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     75.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     75.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     75.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     75.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     75.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus3.op_class::MemRead        63775146     19.58%     95.15% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite       15761034      4.84%     99.99% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess         25161      0.01%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total         325686594                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests      9618751                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      3944247                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests      2325268                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          95903                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        57898                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        38005                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq                533                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           2415516                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              1199                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             1199                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2932944                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        88401                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          331707                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           31227                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          2959                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          34186                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2398488                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2398488                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        354274                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2060709                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       208089                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      2970628                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       189513                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3329414                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       209605                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      3125648                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       189742                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      2829191                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              13051830                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      7313920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    114723019                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      6620800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    131725712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      7740544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    118737119                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      6655936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    107919972                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              501437022                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          326289                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          9946772                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.554580                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.947257                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                6935010     69.72%     69.72% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1227244     12.34%     82.06% # Request fanout histogram
system.tol2bus.snoop_fanout::2                1074065     10.80%     92.86% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 700906      7.05%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   9547      0.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            9946772                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000535                       # Number of seconds simulated
sim_ticks                                   535314500                       # Number of ticks simulated
final_tick                               2437780793000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                             1227867552                       # Simulator instruction rate (inst/s)
host_op_rate                               1227839655                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              460987083                       # Simulator tick rate (ticks/s)
host_mem_usage                                 757912                       # Number of bytes of host memory used
host_seconds                                     1.16                       # Real time elapsed on the host
sim_insts                                  1425779768                       # Number of instructions simulated
sim_ops                                    1425779768                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data         2240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst       205184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data       365632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst        41280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data        99392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst       139264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data       627648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1483712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst       205184                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst        41280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst       139264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        388800                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       611136                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          611136                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst           48                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data           35                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst         3206                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data         5713                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst          645                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data         1553                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst         2176                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data         9807                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               23183                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          9549                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               9549                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst      5738683                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data      4184456                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst    383296174                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data    683022784                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst     77113547                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data    185670293                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst    260153611                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data   1172484586                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2771664134                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst      5738683                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst    383296174                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst     77113547                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst    260153611                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        726302015                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      1141639167                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1141639167                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      1141639167                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst      5738683                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data      4184456                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst    383296174                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data    683022784                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst     77113547                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data    185670293                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst    260153611                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data   1172484586                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3913303301                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                      5703                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    2439     42.77%     42.77% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                    813     14.26%     57.03% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                      1      0.02%     57.05% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.02%     57.07% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   2448     42.93%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                5702                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     2439     42.84%     42.84% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                     813     14.28%     57.12% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                       1      0.02%     57.14% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.02%     57.16% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    2439     42.84%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 5693                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0               846506500     67.38%     67.38% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21               60975000      4.85%     72.23% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                  49000      0.00%     72.23% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 164500      0.01%     72.25% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31              348710000     27.75%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total          1256405000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.996324                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.998422                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.callpal::swpipl                 4074     83.35%     83.35% # number of callpals executed
system.cpu0.kern.callpal::rdps                      1      0.02%     83.37% # number of callpals executed
system.cpu0.kern.callpal::rti                     813     16.63%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  4888                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              815                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                  0                      
system.cpu0.kern.mode_good::user                    0                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu0.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements               48                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          465.836198                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             625606                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              505                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs          1238.823762                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   465.836198                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.909836                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.909836                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          457                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           53                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          370                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.892578                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           647721                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          647721                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       199708                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         199708                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       113937                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        113937                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         4919                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         4919                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         4825                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         4825                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       313645                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          313645                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       313645                       # number of overall hits
system.cpu0.dcache.overall_hits::total         313645                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data          151                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          151                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          141                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          141                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data           25                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           25                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           60                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           60                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data          292                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total           292                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data          292                       # number of overall misses
system.cpu0.dcache.overall_misses::total          292                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       199859                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       199859                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       114078                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       114078                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         4944                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         4944                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         4885                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         4885                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       313937                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       313937                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       313937                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       313937                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.000756                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.000756                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.001236                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.001236                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.005057                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.005057                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.012282                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.012282                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.000930                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.000930                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.000930                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.000930                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           25                       # number of writebacks
system.cpu0.dcache.writebacks::total               25                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements               84                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           54285039                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              596                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         91082.280201                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           71                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           51                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          390                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          2135728                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         2135728                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1067738                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1067738                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1067738                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1067738                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1067738                       # number of overall hits
system.cpu0.icache.overall_hits::total        1067738                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           84                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           84                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           84                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            84                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           84                       # number of overall misses
system.cpu0.icache.overall_misses::total           84                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1067822                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1067822                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1067822                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1067822                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1067822                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1067822                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000079                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000079                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000079                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000079                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000079                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000079                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks           84                       # number of writebacks
system.cpu0.icache.writebacks::total               84                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                      1963                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     493     45.86%     45.86% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                      1      0.09%     45.95% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      0.09%     46.05% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    580     53.95%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                1075                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      493     49.95%     49.95% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                       1      0.10%     50.05% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      0.10%     50.15% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     492     49.85%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  987                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               299920000     90.79%     90.79% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                  49000      0.01%     90.80% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 164500      0.05%     90.85% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               30214500      9.15%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           330348000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.848276                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.918140                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::2                         1      4.00%      4.00% # number of syscalls executed
system.cpu1.kern.syscall::3                         1      4.00%      8.00% # number of syscalls executed
system.cpu1.kern.syscall::4                        20     80.00%     88.00% # number of syscalls executed
system.cpu1.kern.syscall::19                        1      4.00%     92.00% # number of syscalls executed
system.cpu1.kern.syscall::54                        1      4.00%     96.00% # number of syscalls executed
system.cpu1.kern.syscall::71                        1      4.00%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                    25                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.07%      0.07% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   21      1.51%      1.58% # number of callpals executed
system.cpu1.kern.callpal::tbi                       3      0.22%      1.79% # number of callpals executed
system.cpu1.kern.callpal::swpipl                 1017     72.96%     74.75% # number of callpals executed
system.cpu1.kern.callpal::rdps                      2      0.14%     74.89% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.07%     74.96% # number of callpals executed
system.cpu1.kern.callpal::rti                      56      4.02%     78.98% # number of callpals executed
system.cpu1.kern.callpal::callsys                  34      2.44%     81.42% # number of callpals executed
system.cpu1.kern.callpal::imb                       6      0.43%     81.85% # number of callpals executed
system.cpu1.kern.callpal::rdunique                253     18.15%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  1394                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel               76                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 54                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  2                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 55                      
system.cpu1.kern.mode_good::user                   54                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.723684                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.500000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.833333                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         160113500     61.78%     61.78% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user            99063500     38.22%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      21                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements             8029                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          473.696510                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            4088072                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             8402                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           486.559391                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   473.696510                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.925188                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.925188                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          373                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          373                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.728516                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           335753                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          335753                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        95448                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          95448                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        57066                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         57066                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1317                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1317                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1463                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1463                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       152514                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          152514                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       152514                       # number of overall hits
system.cpu1.dcache.overall_hits::total         152514                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         5439                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         5439                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2682                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2682                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data          262                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          262                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           89                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           89                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         8121                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          8121                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         8121                       # number of overall misses
system.cpu1.dcache.overall_misses::total         8121                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       100887                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       100887                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        59748                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        59748                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1579                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1579                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1552                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1552                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       160635                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       160635                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       160635                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       160635                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.053912                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.053912                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.044889                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.044889                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.165928                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.165928                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.057345                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.057345                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.050556                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.050556                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.050556                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.050556                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         4100                       # number of writebacks
system.cpu1.dcache.writebacks::total             4100                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             7116                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.910822                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           75711193                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             7628                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          9925.431699                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   511.910822                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.999826                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999826                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          1043347                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         1043347                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       510992                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         510992                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       510992                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          510992                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       510992                       # number of overall hits
system.cpu1.icache.overall_hits::total         510992                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         7121                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         7121                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         7121                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          7121                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         7121                       # number of overall misses
system.cpu1.icache.overall_misses::total         7121                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       518113                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       518113                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       518113                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       518113                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       518113                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       518113                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.013744                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.013744                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.013744                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.013744                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.013744                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.013744                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         7116                       # number of writebacks
system.cpu1.icache.writebacks::total             7116                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                       823                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                     108     45.96%     45.96% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                      1      0.43%     46.38% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      3      1.28%     47.66% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                    123     52.34%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                 235                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                      108     49.32%     49.32% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                       1      0.46%     49.77% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       3      1.37%     51.14% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                     107     48.86%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                  219                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0              1042015500     99.09%     99.09% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                  49000      0.00%     99.10% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 355000      0.03%     99.13% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31                9149500      0.87%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total          1051569000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.869919                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.931915                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu2.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu2.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                     3                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    1      0.32%      0.32% # number of callpals executed
system.cpu2.kern.callpal::swpctx                   58     18.71%     19.03% # number of callpals executed
system.cpu2.kern.callpal::tbi                       5      1.61%     20.65% # number of callpals executed
system.cpu2.kern.callpal::swpipl                  162     52.26%     72.90% # number of callpals executed
system.cpu2.kern.callpal::rdps                      3      0.97%     73.87% # number of callpals executed
system.cpu2.kern.callpal::rti                      70     22.58%     96.45% # number of callpals executed
system.cpu2.kern.callpal::callsys                   9      2.90%     99.35% # number of callpals executed
system.cpu2.kern.callpal::imb                       2      0.65%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                   310                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel              128                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                 67                      
system.cpu2.kern.mode_good::user                   67                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.523438                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.687179                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel       11948511500     99.93%     99.93% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user             8186500      0.07%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements             2126                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          408.732057                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            3292057                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs             2411                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs          1365.432186                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   408.732057                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.798305                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.798305                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          285                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          285                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.556641                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses            83307                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses           83307                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data        23467                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total          23467                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data        13688                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         13688                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data          478                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          478                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data          507                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          507                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data        37155                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total           37155                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data        37155                       # number of overall hits
system.cpu2.dcache.overall_hits::total          37155                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         1618                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         1618                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          677                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          677                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data           47                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total           47                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data           17                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           17                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         2295                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          2295                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         2295                       # number of overall misses
system.cpu2.dcache.overall_misses::total         2295                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data        25085                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total        25085                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data        14365                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        14365                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data          525                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          525                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data          524                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          524                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data        39450                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total        39450                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data        39450                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total        39450                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.064501                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.064501                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.047128                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.047128                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.089524                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.089524                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.032443                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.032443                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.058175                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.058175                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.058175                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.058175                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          984                       # number of writebacks
system.cpu2.dcache.writebacks::total              984                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements             1348                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           51368383                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             1860                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         27617.410215                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          462                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           47                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses           289022                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses          289022                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       142489                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         142489                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       142489                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          142489                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       142489                       # number of overall hits
system.cpu2.icache.overall_hits::total         142489                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst         1348                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         1348                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst         1348                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          1348                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst         1348                       # number of overall misses
system.cpu2.icache.overall_misses::total         1348                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       143837                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       143837                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       143837                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       143837                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       143837                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       143837                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.009372                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.009372                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.009372                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.009372                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.009372                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.009372                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks         1348                       # number of writebacks
system.cpu2.icache.writebacks::total             1348                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                      1254                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     267     49.35%     49.35% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                      1      0.18%     49.54% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      1      0.18%     49.72% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    272     50.28%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 541                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      265     49.91%     49.91% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                       1      0.19%     50.09% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       1      0.19%     50.28% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     264     49.72%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  531                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0               551664000     97.97%     97.97% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                  49000      0.01%     97.98% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 112000      0.02%     98.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31               11286500      2.00%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total           563111500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.992509                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.970588                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.981516                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu3.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu3.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu3.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu3.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu3.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu3.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                    12                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                    3      0.49%      0.49% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   53      8.58%      9.06% # number of callpals executed
system.cpu3.kern.callpal::tbi                       1      0.16%      9.22% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  438     70.87%     80.10% # number of callpals executed
system.cpu3.kern.callpal::rdps                      3      0.49%     80.58% # number of callpals executed
system.cpu3.kern.callpal::wrusp                     1      0.16%     80.74% # number of callpals executed
system.cpu3.kern.callpal::rti                     101     16.34%     97.09% # number of callpals executed
system.cpu3.kern.callpal::callsys                  15      2.43%     99.51% # number of callpals executed
system.cpu3.kern.callpal::imb                       3      0.49%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   618                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              153                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                 96                      
system.cpu3.kern.mode_good::user                   97                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.627451                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.772000                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel         490008500     86.65%     86.65% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user            75501500     13.35%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements            12765                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          490.218536                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            6586241                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            13277                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           496.063945                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   490.218536                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.957458                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.957458                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          450                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           60                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           358254                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          358254                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        76894                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          76894                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        80437                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         80437                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1174                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1174                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1284                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1284                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       157331                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          157331                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       157331                       # number of overall hits
system.cpu3.dcache.overall_hits::total         157331                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         5815                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         5815                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         6936                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         6936                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data          139                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          139                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           23                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           23                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        12751                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         12751                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        12751                       # number of overall misses
system.cpu3.dcache.overall_misses::total        12751                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        82709                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        82709                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        87373                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        87373                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1313                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1313                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1307                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1307                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       170082                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       170082                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       170082                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       170082                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.070307                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.070307                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.079384                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.079384                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.105864                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.105864                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.017598                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.017598                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.074970                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.074970                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.074970                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.074970                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         8204                       # number of writebacks
system.cpu3.dcache.writebacks::total             8204                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             4410                       # number of replacements
system.cpu3.icache.tags.tagsinuse          511.999016                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           86771568                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             4922                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         17629.331166                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   511.999016                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.999998                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1          145                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          320                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           916530                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          916530                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       451647                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         451647                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       451647                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          451647                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       451647                       # number of overall hits
system.cpu3.icache.overall_hits::total         451647                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         4412                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         4412                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         4412                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          4412                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         4412                       # number of overall misses
system.cpu3.icache.overall_misses::total         4412                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       456059                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       456059                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       456059                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       456059                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       456059                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       456059                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.009674                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.009674                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.009674                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.009674                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.009674                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.009674                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks         4410                       # number of writebacks
system.cpu3.icache.writebacks::total             4410                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 4876                       # Transaction distribution
system.iobus.trans_dist::ReadResp                4876                       # Transaction distribution
system.iobus.trans_dist::WriteReq                3265                       # Transaction distribution
system.iobus.trans_dist::WriteResp               3265                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1654                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio         6502                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         8126                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        16282                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   16282                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         6616                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         8942                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         4063                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        19621                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    19621                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     27206                       # number of replacements
system.l2.tags.tagsinuse                  4023.703953                       # Cycle average of tags in use
system.l2.tags.total_refs                     1294076                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     31247                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     41.414408                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     2020.318163                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst    58.770402                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data    69.755542                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst   456.527889                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   430.098983                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst   188.212598                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data   177.163543                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst   229.650068                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data   393.206764                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.493242                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.014348                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.017030                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.111457                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.105005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.045950                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.043253                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.056067                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.095998                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.982350                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4041                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          738                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1694                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1470                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          131                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.986572                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    573115                       # Number of tag accesses
system.l2.tags.data_accesses                   573115                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        13313                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            13313                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         9805                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             9805                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data           45                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data            4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   52                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  2                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus1.data          471                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data           65                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data          714                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1250                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst           36                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst         3915                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.inst          703                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst         2235                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               6889                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data           16                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data         1757                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus2.data          615                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data         2046                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              4434                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst           36                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data           16                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst         3915                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         2228                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst          703                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data          680                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst         2235                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         2760                       # number of demand (read+write) hits
system.l2.demand_hits::total                    12573                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst           36                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data           16                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst         3915                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         2228                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst          703                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data          680                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst         2235                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         2760                       # number of overall hits
system.l2.overall_hits::total                   12573                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data           98                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data           68                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data           11                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data            6                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                183                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data           21                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               30                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data           13                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data         2033                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data          577                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data         6002                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8625                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst           48                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst         3206                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.inst          645                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst         2176                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             6075                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data           22                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data         3690                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data          976                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data         3807                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            8495                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst           48                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data           35                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst         3206                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         5723                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst          645                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         1553                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst         2176                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         9809                       # number of demand (read+write) misses
system.l2.demand_misses::total                  23195                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           48                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data           35                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst         3206                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         5723                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst          645                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         1553                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst         2176                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         9809                       # number of overall misses
system.l2.overall_misses::total                 23195                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks        13313                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        13313                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         9805                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         9805                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data           99                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data          113                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data           13                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data           10                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              235                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data           22                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             32                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           13                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data         2504                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data          642                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data         6716                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9875                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst           84                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst         7121                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst         1348                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst         4411                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          12964                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data           38                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data         5447                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data         1591                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data         5853                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         12929                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           84                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data           51                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         7121                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         7951                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst         1348                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         2233                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst         4411                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        12569                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                35768                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           84                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data           51                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         7121                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         7951                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst         1348                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         2233                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst         4411                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        12569                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               35768                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.989899                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.601770                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.846154                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.600000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.778723                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.954545                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.937500                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.811901                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.898754                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.893687                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.873418                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.571429                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.450218                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.inst     0.478487                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.493312                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.468605                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.578947                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.677437                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data     0.613451                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.650436                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.657050                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.571429                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.686275                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.450218                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.719784                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.478487                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.695477                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.493312                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.780412                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.648485                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.571429                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.686275                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.450218                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.719784                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.478487                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.695477                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.493312                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.780412                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.648485                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 9549                       # number of writebacks
system.l2.writebacks::total                      9549                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                4876                       # Transaction distribution
system.membus.trans_dist::ReadResp              19446                       # Transaction distribution
system.membus.trans_dist::WriteReq               3265                       # Transaction distribution
system.membus.trans_dist::WriteResp              3265                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         9549                       # Transaction distribution
system.membus.trans_dist::CleanEvict            10477                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              323                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            187                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             225                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8811                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8613                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         14570                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave        16282                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        67325                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        83607                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  83607                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        19621                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2094848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      2114469                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2114469                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             52058                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   52058    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               52058                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits              208053                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_hits             123028                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.data_hits              331081                       # DTB hits
system.switch_cpus0.dtb.data_misses                 0                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.fetch_hits             117272                       # ITB hits
system.switch_cpus0.itb.fetch_misses                0                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses         117272                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                 2512941                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts            1067822                       # Number of instructions committed
system.switch_cpus0.committedOps              1067822                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses      1027017                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_func_calls              99305                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts        68772                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts             1027017                       # number of integer instructions
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_int_register_reads      1306520                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes       796154                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs               332709                       # number of memory refs
system.switch_cpus0.num_load_insts             209679                       # Number of load instructions
system.switch_cpus0.num_store_insts            123030                       # Number of store instructions
system.switch_cpus0.num_idle_cycles       6590.834280                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      2506350.165720                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.997377                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.002623                       # Percentage of idle cycles
system.switch_cpus0.Branches                   181931                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass         4883      0.46%      0.46% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu           682904     63.95%     64.41% # Class of executed instruction
system.switch_cpus0.op_class::IntMult             820      0.08%     64.49% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     64.49% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0      0.00%     64.49% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     64.49% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     64.49% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     64.49% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     64.49% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     64.49% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     64.49% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     64.49% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     64.49% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     64.49% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     64.49% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     64.49% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     64.49% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     64.49% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     64.49% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     64.49% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     64.49% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     64.49% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     64.49% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     64.49% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     64.49% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     64.49% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     64.49% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     64.49% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     64.49% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     64.49% # Class of executed instruction
system.switch_cpus0.op_class::MemRead          226042     21.17%     85.66% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite         123032     11.52%     97.18% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess         30141      2.82%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total           1067822                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits              102010                       # DTB read hits
system.switch_cpus1.dtb.read_misses               263                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses           42005                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              61294                       # DTB write hits
system.switch_cpus1.dtb.write_misses               29                       # DTB write misses
system.switch_cpus1.dtb.write_acv                  12                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses          24126                       # DTB write accesses
system.switch_cpus1.dtb.data_hits              163304                       # DTB hits
system.switch_cpus1.dtb.data_misses               292                       # DTB misses
system.switch_cpus1.dtb.data_acv                   12                       # DTB access violations
system.switch_cpus1.dtb.data_accesses           66131                       # DTB accesses
system.switch_cpus1.itb.fetch_hits             209492                       # ITB hits
system.switch_cpus1.itb.fetch_misses              263                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses         209755                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                  660183                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts             517809                       # Number of instructions committed
system.switch_cpus1.committedOps               517809                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses       499561                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses          1211                       # Number of float alu accesses
system.switch_cpus1.num_func_calls              13014                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts        75024                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts              499561                       # number of integer instructions
system.switch_cpus1.num_fp_insts                 1211                       # number of float instructions
system.switch_cpus1.num_int_register_reads       667691                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes       358525                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads          857                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          611                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs               164130                       # number of memory refs
system.switch_cpus1.num_load_insts             102729                       # Number of load instructions
system.switch_cpus1.num_store_insts             61401                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      340536.920933                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      319646.079067                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.484178                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.515822                       # Percentage of idle cycles
system.switch_cpus1.Branches                    92798                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass         8873      1.71%      1.71% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu           331194     63.92%     65.64% # Class of executed instruction
system.switch_cpus1.op_class::IntMult             985      0.19%     65.83% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     65.83% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd            208      0.04%     65.87% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp             33      0.01%     65.87% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt             66      0.01%     65.89% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             1      0.00%     65.89% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv             15      0.00%     65.89% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     65.89% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     65.89% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     65.89% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     65.89% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     65.89% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     65.89% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     65.89% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     65.89% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     65.89% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     65.89% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     65.89% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     65.89% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     65.89% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     65.89% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     65.89% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     65.89% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     65.89% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     65.89% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     65.89% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     65.89% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     65.89% # Class of executed instruction
system.switch_cpus1.op_class::MemRead          105409     20.34%     86.23% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite          61688     11.91%     98.14% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess          9641      1.86%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            518113                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits               25064                       # DTB read hits
system.switch_cpus2.dtb.read_misses               326                       # DTB read misses
system.switch_cpus2.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses            1824                       # DTB read accesses
system.switch_cpus2.dtb.write_hits              14785                       # DTB write hits
system.switch_cpus2.dtb.write_misses               38                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses            875                       # DTB write accesses
system.switch_cpus2.dtb.data_hits               39849                       # DTB hits
system.switch_cpus2.dtb.data_misses               364                       # DTB misses
system.switch_cpus2.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus2.dtb.data_accesses            2699                       # DTB accesses
system.switch_cpus2.itb.fetch_hits              23564                       # ITB hits
system.switch_cpus2.itb.fetch_misses              125                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses          23689                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles                 2103140                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts             143452                       # Number of instructions committed
system.switch_cpus2.committedOps               143452                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses       137984                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses           296                       # Number of float alu accesses
system.switch_cpus2.num_func_calls               2917                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts        16596                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts              137984                       # number of integer instructions
system.switch_cpus2.num_fp_insts                  296                       # number of float instructions
system.switch_cpus2.num_int_register_reads       183952                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes       105332                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs                40958                       # number of memory refs
system.switch_cpus2.num_load_insts              25948                       # Number of load instructions
system.switch_cpus2.num_store_insts             15010                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      1820345.461617                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      282794.538383                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.134463                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.865537                       # Percentage of idle cycles
system.switch_cpus2.Branches                    20605                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass         2846      1.98%      1.98% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu            92288     64.16%     66.14% # Class of executed instruction
system.switch_cpus2.op_class::IntMult              95      0.07%     66.21% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     66.21% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd             24      0.02%     66.22% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     66.22% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              0      0.00%     66.22% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     66.22% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              3      0.00%     66.22% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     66.22% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     66.22% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     66.22% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     66.22% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     66.22% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     66.22% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     66.22% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     66.22% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     66.22% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     66.22% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     66.22% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     66.22% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     66.22% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     66.22% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     66.22% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     66.22% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     66.22% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     66.22% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     66.22% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     66.22% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     66.22% # Class of executed instruction
system.switch_cpus2.op_class::MemRead           27034     18.79%     85.02% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite          15020     10.44%     95.46% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess          6527      4.54%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total            143837                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits               83554                       # DTB read hits
system.switch_cpus3.dtb.read_misses               371                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses           34049                       # DTB read accesses
system.switch_cpus3.dtb.write_hits              88622                       # DTB write hits
system.switch_cpus3.dtb.write_misses              106                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses          15516                       # DTB write accesses
system.switch_cpus3.dtb.data_hits              172176                       # DTB hits
system.switch_cpus3.dtb.data_misses               477                       # DTB misses
system.switch_cpus3.dtb.data_acv                    5                       # DTB access violations
system.switch_cpus3.dtb.data_accesses           49565                       # DTB accesses
system.switch_cpus3.itb.fetch_hits             162293                       # ITB hits
system.switch_cpus3.itb.fetch_misses              152                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses         162445                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles                 1126557                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts             455577                       # Number of instructions committed
system.switch_cpus3.committedOps               455577                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses       438371                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses          3618                       # Number of float alu accesses
system.switch_cpus3.num_func_calls               8683                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts        47216                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts              438371                       # number of integer instructions
system.switch_cpus3.num_fp_insts                 3618                       # number of float instructions
system.switch_cpus3.num_int_register_reads       630594                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes       298408                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs               173290                       # number of memory refs
system.switch_cpus3.num_load_insts              84393                       # Number of load instructions
system.switch_cpus3.num_store_insts             88897                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      646516.347537                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      480040.652463                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.426113                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.573887                       # Percentage of idle cycles
system.switch_cpus3.Branches                    58844                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass         9782      2.14%      2.14% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu           259493     56.90%     59.04% # Class of executed instruction
system.switch_cpus3.op_class::IntMult             527      0.12%     59.16% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     59.16% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd           1172      0.26%     59.42% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     59.42% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     59.42% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     59.42% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv            227      0.05%     59.47% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     59.47% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     59.47% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     59.47% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     59.47% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     59.47% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     59.47% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     59.47% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     59.47% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     59.47% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     59.47% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     59.47% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     59.47% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     59.47% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     59.47% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     59.47% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     59.47% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     59.47% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     59.47% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     59.47% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     59.47% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     59.47% # Class of executed instruction
system.switch_cpus3.op_class::MemRead           86715     19.01%     78.48% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite          88965     19.51%     97.99% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess          9178      2.01%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total            456059                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests        73012                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        33830                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         7600                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          10363                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         8588                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         1775                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq               4876                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             31337                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              3265                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             3265                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        13313                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         9805                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            7822                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             363                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           189                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            552                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            10073                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           10073                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         12965                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        13496                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          194                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        17044                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        20219                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        24335                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side         3333                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side         6469                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        11989                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side        37811                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                121394                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side         7040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side        33220                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       838272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       788569                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       127040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side       210784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       484928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side      1347496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                3837349                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           27206                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples           108359                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.286843                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.685189                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  87503     80.75%     80.75% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  14390     13.28%     94.03% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   3073      2.84%     96.87% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   3026      2.79%     99.66% # Request fanout histogram
system.tol2bus.snoop_fanout::4                    367      0.34%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             108359                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------
