#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Thu Jun  8 16:07:17 2017
# Process ID: 1060
# Current directory: D:/vivado/register_4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9040 D:\vivado\register_4\register_4.xpr
# Log file: D:/vivado/register_4/vivado.log
# Journal file: D:/vivado/register_4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/vivado/register_4/register_4.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.1/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'register_4_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/vivado/register_4/register_4.sim/sim_1/behav'
"xvlog -m64 --relax -prj register_4_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/register_4/register_4.srcs/sources_1/new/register_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/register_4/register_4.srcs/sim_1/new/register_4_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_4_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/register_4/register_4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/vivado/register_4/register_4.sim/sim_1/behav'
Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto c2a823eee04b4721a3a3662a57ee6429 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot register_4_sim_behav xil_defaultlib.register_4_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register_4
Compiling module xil_defaultlib.register_4_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot register_4_sim_behav

****** Webtalk v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/vivado/register_4/register_4.sim/sim_1/behav/xsim.dir/register_4_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Jun  8 16:08:02 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/vivado/register_4/register_4.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "register_4_sim_behav -key {Behavioral:sim_1:Functional:register_4_sim} -tclbatch {register_4_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.1
Time resolution is 1 ps
source register_4_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'register_4_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 821.102 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Jun  8 16:09:53 2017] Launched synth_1...
Run output will be captured here: D:/vivado/register_4/register_4.runs/synth_1/runme.log
[Thu Jun  8 16:09:53 2017] Launched impl_1...
Run output will be captured here: D:/vivado/register_4/register_4.runs/impl_1/runme.log
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcsg324-3
Top: register_4
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 869.785 ; gain = 34.246
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'register_4' [D:/vivado/register_4/register_4.srcs/sources_1/new/register_4.v:23]
INFO: [Synth 8-256] done synthesizing module 'register_4' (1#1) [D:/vivado/register_4/register_4.srcs/sources_1/new/register_4.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 896.836 ; gain = 61.297
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 896.836 ; gain = 61.297
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcsg324-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 1184.215 ; gain = 348.676
6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 1184.215 ; gain = 348.676
set_property IOSTANDARD LVCMOS18 [get_ports [list CS]]
set_property IOSTANDARD LVCMOS18 [get_ports [list {D[0]}]]
set_property IOSTANDARD LVCMOS18 [get_ports [list {D[1]}]]
set_property IOSTANDARD LVCMOS18 [get_ports [list {D[2]}]]
set_property IOSTANDARD LVCMOS18 [get_ports [list {D[3]}]]
set_property IOSTANDARD LVCMOS18 [get_ports [list {DATA[0]}]]
set_property IOSTANDARD LVCMOS18 [get_ports [list {DATA[1]}]]
set_property IOSTANDARD LVCMOS18 [get_ports [list {DATA[3]}]]
set_property IOSTANDARD LVCMOS18 [get_ports [list {DATA[0]}]]
set_property package_pin "" [get_ports [list  CS]]
set_property IOSTANDARD LVCMOS18 [get_ports [list {DATA[2]}]]
set_property IOSTANDARD LVCMOS18 [get_ports [list Rd]]
set_property IOSTANDARD LVCMOS18 [get_ports [list WR]]
set_property package_pin "" [get_ports [list  {DATA[0]}]]
set_property package_pin "" [get_ports [list  CS]]
set_property package_pin "" [get_ports [list  CS]]
set_property package_pin "" [get_ports [list  {D[0]}]]
set_property package_pin "" [get_ports [list  CS]]
set_property package_pin "" [get_ports [list  {D[3]}]]
set_property package_pin "" [get_ports [list  CS]]
close_design
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jun  8 20:10:03 2017...
