#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
:vpi_module "v2009";
S_0x564dd07cc760 .scope module, "SPI_Master_TB" "SPI_Master_TB" 2 8;
 .timescale -9 -12;
P_0x564dd07c98f0 .param/l "CLKS_PER_HALF_BIT" 0 2 11, +C4<00000000000000000000000000000100>;
P_0x564dd07c9930 .param/l "MAIN_CLK_DELAY" 0 2 12, +C4<00000000000000000000000000010100>;
P_0x564dd07c9970 .param/l "SPI_MODE" 0 2 10, +C4<00000000000000000000000000000000>;
v0x564dd07edff0_0 .var "r_CS", 0 0;
v0x564dd07ee0b0_0 .var "r_Clk", 0 0;
v0x564dd07ee1a0_0 .net "r_Master_RX_Byte", 7 0, v0x564dd07c25c0_0;  1 drivers
v0x564dd07ee270_0 .net "r_Master_RX_DV", 0 0, v0x564dd07c2660_0;  1 drivers
v0x564dd07ee340_0 .var "r_Master_TX_Byte", 7 0;
v0x564dd07ee430_0 .var "r_Master_TX_DV", 0 0;
v0x564dd07ee500_0 .var "r_Rst_L", 0 0;
v0x564dd07ee5f0_0 .var "r_Slave_TX_Byte", 7 0;
v0x564dd07ee690_0 .var "r_Slave_TX_DV", 0 0;
v0x564dd07ee760_0 .net "w_Master_TX_Ready", 0 0, v0x564dd07eaec0_0;  1 drivers
v0x564dd07ee830_0 .net "w_SPI_Clk", 0 0, v0x564dd07ead40_0;  1 drivers
v0x564dd07ee8d0_0 .net "w_SPI_MISO", 0 0, L_0x564dd07ef020;  1 drivers
v0x564dd07ee9c0_0 .net "w_SPI_MOSI", 0 0, v0x564dd07eae00_0;  1 drivers
v0x564dd07eeab0_0 .net "w_Slave_RX_Byte", 7 0, v0x564dd07ebdf0_0;  1 drivers
v0x564dd07eeb50_0 .net "w_Slave_Rx_DV", 0 0, L_0x564dd07549d0;  1 drivers
E_0x564dd078bf00 .event negedge, v0x564dd07c2660_0;
E_0x564dd078bd90 .event negedge, v0x564dd07ec300_0;
S_0x564dd07cc8e0 .scope module, "SPI_Master_UUT" "SPI_Master" 2 41, 3 33 0, S_0x564dd07cc760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i_Rst_L"
    .port_info 1 /INPUT 1 "i_Clk"
    .port_info 2 /INPUT 8 "i_TX_Byte"
    .port_info 3 /INPUT 1 "i_TX_DV"
    .port_info 4 /OUTPUT 1 "o_TX_Ready"
    .port_info 5 /OUTPUT 1 "o_RX_DV"
    .port_info 6 /OUTPUT 8 "o_RX_Byte"
    .port_info 7 /OUTPUT 1 "o_SPI_Clk"
    .port_info 8 /INPUT 1 "i_SPI_MISO"
    .port_info 9 /OUTPUT 1 "o_SPI_MOSI"
P_0x564dd07b4f00 .param/l "CLKS_PER_HALF_BIT" 0 3 35, +C4<00000000000000000000000000000100>;
P_0x564dd07b4f40 .param/l "SPI_MODE" 0 3 34, +C4<00000000000000000000000000000000>;
v0x564dd07bf490_0 .net "i_Clk", 0 0, v0x564dd07ee0b0_0;  1 drivers
v0x564dd07bfe00_0 .net "i_Rst_L", 0 0, v0x564dd07ee500_0;  1 drivers
v0x564dd07bfea0_0 .net "i_SPI_MISO", 0 0, L_0x564dd07ef020;  alias, 1 drivers
v0x564dd07c1260_0 .net "i_TX_Byte", 7 0, v0x564dd07ee340_0;  1 drivers
v0x564dd07c1300_0 .net "i_TX_DV", 0 0, v0x564dd07ee430_0;  1 drivers
v0x564dd07c25c0_0 .var "o_RX_Byte", 7 0;
v0x564dd07c2660_0 .var "o_RX_DV", 0 0;
v0x564dd07ead40_0 .var "o_SPI_Clk", 0 0;
v0x564dd07eae00_0 .var "o_SPI_MOSI", 0 0;
v0x564dd07eaec0_0 .var "o_TX_Ready", 0 0;
v0x564dd07eaf80_0 .var "r_Leading_Edge", 0 0;
v0x564dd07eb040_0 .var "r_RX_Bit_Count", 2 0;
v0x564dd07eb120_0 .var "r_SPI_Clk", 0 0;
v0x564dd07eb1e0_0 .var "r_SPI_Clk_Count", 2 0;
v0x564dd07eb2c0_0 .var "r_SPI_Clk_Edges", 4 0;
v0x564dd07eb3a0_0 .var "r_TX_Bit_Count", 2 0;
v0x564dd07eb480_0 .var "r_TX_Byte", 7 0;
v0x564dd07eb560_0 .var "r_TX_DV", 0 0;
v0x564dd07eb620_0 .var "r_Trailing_Edge", 0 0;
L_0x7fd5f0a0c060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x564dd07eb6e0_0 .net "w_CPHA", 0 0, L_0x7fd5f0a0c060;  1 drivers
L_0x7fd5f0a0c018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x564dd07eb7a0_0 .net "w_CPOL", 0 0, L_0x7fd5f0a0c018;  1 drivers
E_0x564dd078b050/0 .event negedge, v0x564dd07bfe00_0;
E_0x564dd078b050/1 .event posedge, v0x564dd07bf490_0;
E_0x564dd078b050 .event/or E_0x564dd078b050/0, E_0x564dd078b050/1;
S_0x564dd07eb9a0 .scope module, "SPI_Slave_UUT" "SPI_Slave" 2 64, 4 11 0, S_0x564dd07cc760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "resetn"
    .port_info 2 /INPUT 1 "SPI_CS"
    .port_info 3 /INPUT 1 "SPI_Clk"
    .port_info 4 /INPUT 1 "SPI_MOSI"
    .port_info 5 /OUTPUT 1 "SPI_MISO"
    .port_info 6 /OUTPUT 1 "Rx_DV"
    .port_info 7 /OUTPUT 8 "Rx_Byte"
    .port_info 8 /INPUT 8 "Tx_Byte"
    .port_info 9 /INPUT 1 "Tx_DV"
L_0x564dd07a4160 .functor XOR 1, v0x564dd07ec540_0, v0x564dd07ec3c0_0, C4<0>, C4<0>;
L_0x564dd07a4250 .functor NOT 1, v0x564dd07edff0_0, C4<0>, C4<0>, C4<0>;
L_0x564dd07a4050 .functor AND 1, L_0x564dd07a4160, L_0x564dd07a4250, C4<1>, C4<1>;
L_0x564dd0754ae0 .functor XOR 1, v0x564dd07ec240_0, v0x564dd07ec180_0, C4<0>, C4<0>;
L_0x564dd07549d0 .functor AND 1, L_0x564dd0754ae0, v0x564dd07ec180_0, C4<1>, C4<1>;
L_0x564dd07eef20 .functor OR 1, L_0x564dd07a4050, v0x564dd07ece70_0, C4<0>, C4<0>;
v0x564dd07ebd30_0 .net "CS_start", 0 0, L_0x564dd07a4050;  1 drivers
v0x564dd07ebdf0_0 .var "Rx_Byte", 7 0;
v0x564dd07ebed0_0 .net "Rx_DV", 0 0, L_0x564dd07549d0;  alias, 1 drivers
v0x564dd07ebf70_0 .var "Rx_byte_temp", 7 0;
v0x564dd07ec050_0 .var "Rx_count", 2 0;
v0x564dd07ec180_0 .var "Rx_ready", 0 0;
v0x564dd07ec240_0 .var "Rx_ready_sync", 0 0;
v0x564dd07ec300_0 .net "SPI_CS", 0 0, v0x564dd07edff0_0;  1 drivers
v0x564dd07ec3c0_0 .var "SPI_CS_del", 0 0;
v0x564dd07ec480_0 .var "SPI_CS_mt", 0 0;
v0x564dd07ec540_0 .var "SPI_CS_st", 0 0;
v0x564dd07ec600_0 .net "SPI_Clk", 0 0, v0x564dd07ead40_0;  alias, 1 drivers
v0x564dd07ec6a0_0 .var "SPI_Clk_mt", 0 0;
v0x564dd07ec740_0 .var "SPI_Clk_st", 0 0;
v0x564dd07ec800_0 .net "SPI_MISO", 0 0, L_0x564dd07ef020;  alias, 1 drivers
v0x564dd07ec8d0_0 .net "SPI_MOSI", 0 0, v0x564dd07eae00_0;  alias, 1 drivers
v0x564dd07ec9a0_0 .var "SPI_MOSI_mt", 0 0;
v0x564dd07ecb50_0 .var "SPI_MOSI_st", 0 0;
v0x564dd07ecbf0_0 .net "Tx_Byte", 7 0, v0x564dd07ee5f0_0;  1 drivers
v0x564dd07eccd0_0 .var "Tx_Byte_temp", 7 0;
v0x564dd07ecdb0_0 .net "Tx_DV", 0 0, v0x564dd07ee690_0;  1 drivers
v0x564dd07ece70_0 .var "Tx_DV_aux", 0 0;
v0x564dd07ecf30_0 .net *"_s0", 0 0, L_0x564dd07a4160;  1 drivers
v0x564dd07ed010_0 .net *"_s2", 0 0, L_0x564dd07a4250;  1 drivers
v0x564dd07ed0f0_0 .net *"_s6", 0 0, L_0x564dd0754ae0;  1 drivers
v0x564dd07ed1d0_0 .net "clk", 0 0, v0x564dd07ee0b0_0;  alias, 1 drivers
v0x564dd07ed2a0_0 .net "load_tx_data", 0 0, L_0x564dd07eef20;  1 drivers
v0x564dd07ed340_0 .net "resetn", 0 0, v0x564dd07ee500_0;  alias, 1 drivers
E_0x564dd078aec0/0 .event negedge, v0x564dd07ec740_0;
E_0x564dd078aec0/1 .event posedge, v0x564dd07ed2a0_0;
E_0x564dd078aec0 .event/or E_0x564dd078aec0/0, E_0x564dd078aec0/1;
E_0x564dd07cbcb0/0 .event negedge, v0x564dd07ec740_0;
E_0x564dd07cbcb0/1 .event posedge, v0x564dd07bf490_0;
E_0x564dd07cbcb0 .event/or E_0x564dd07cbcb0/0, E_0x564dd07cbcb0/1;
E_0x564dd07cbcf0 .event posedge, v0x564dd07bf490_0;
E_0x564dd07ebca0 .event posedge, v0x564dd07ebd30_0, v0x564dd07ec740_0;
L_0x564dd07ef020 .part v0x564dd07eccd0_0, 7, 1;
S_0x564dd07ed530 .scope task, "SendSingleByte" "SendSingleByte" 2 79, 2 79 0, S_0x564dd07cc760;
 .timescale -9 -12;
v0x564dd07ed7a0_0 .var "data", 7 0;
E_0x564dd07ed6e0 .event posedge, v0x564dd07eaec0_0;
E_0x564dd07ed740 .event negedge, v0x564dd07bf490_0;
TD_SPI_Master_TB.SendSingleByte ;
    %wait E_0x564dd07ed740;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564dd07edff0_0, 0, 1;
    %wait E_0x564dd07cbcf0;
    %load/vec4 v0x564dd07ed7a0_0;
    %assign/vec4 v0x564dd07ee340_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564dd07ee430_0, 0;
    %wait E_0x564dd07cbcf0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564dd07ee430_0, 0;
    %wait E_0x564dd07ed6e0;
    %wait E_0x564dd07cbcf0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564dd07edff0_0, 0, 1;
    %end;
S_0x564dd07ed8a0 .scope task, "SendSlaveByte" "SendSlaveByte" 2 115, 2 115 0, S_0x564dd07cc760;
 .timescale -9 -12;
v0x564dd07edaf0_0 .var "data", 7 0;
E_0x564dd07eda70 .event posedge, v0x564dd07ebed0_0;
TD_SPI_Master_TB.SendSlaveByte ;
    %wait E_0x564dd07eda70;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564dd07ee690_0, 0;
    %load/vec4 v0x564dd07edaf0_0;
    %assign/vec4 v0x564dd07ee5f0_0, 0;
    %wait E_0x564dd07cbcf0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564dd07ee690_0, 0;
    %end;
S_0x564dd07edbf0 .scope task, "SendTwoByte" "SendTwoByte" 2 94, 2 94 0, S_0x564dd07cc760;
 .timescale -9 -12;
v0x564dd07ede10_0 .var "data", 7 0;
v0x564dd07edf10_0 .var "data2", 7 0;
TD_SPI_Master_TB.SendTwoByte ;
    %wait E_0x564dd07ed740;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564dd07edff0_0, 0, 1;
    %wait E_0x564dd07cbcf0;
    %load/vec4 v0x564dd07ede10_0;
    %assign/vec4 v0x564dd07ee340_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564dd07ee430_0, 0;
    %wait E_0x564dd07cbcf0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564dd07ee430_0, 0;
    %wait E_0x564dd07ed6e0;
    %wait E_0x564dd07cbcf0;
    %load/vec4 v0x564dd07edf10_0;
    %assign/vec4 v0x564dd07ee340_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564dd07ee430_0, 0;
    %wait E_0x564dd07cbcf0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564dd07ee430_0, 0;
    %wait E_0x564dd07ed6e0;
    %wait E_0x564dd07cbcf0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564dd07edff0_0, 0, 1;
    %end;
    .scope S_0x564dd07cc8e0;
T_3 ;
    %wait E_0x564dd078b050;
    %load/vec4 v0x564dd07bfe00_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564dd07eaec0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x564dd07eb2c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564dd07eaf80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564dd07eb620_0, 0;
    %load/vec4 v0x564dd07eb7a0_0;
    %assign/vec4 v0x564dd07eb120_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x564dd07eb1e0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564dd07eaf80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564dd07eb620_0, 0;
    %load/vec4 v0x564dd07c1300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564dd07eaec0_0, 0;
    %pushi/vec4 16, 0, 5;
    %assign/vec4 v0x564dd07eb2c0_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x564dd07eb2c0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_3.4, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564dd07eaec0_0, 0;
    %load/vec4 v0x564dd07eb1e0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_3.6, 4;
    %load/vec4 v0x564dd07eb2c0_0;
    %subi 1, 0, 5;
    %assign/vec4 v0x564dd07eb2c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564dd07eb620_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x564dd07eb1e0_0, 0;
    %load/vec4 v0x564dd07eb120_0;
    %inv;
    %assign/vec4 v0x564dd07eb120_0, 0;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v0x564dd07eb1e0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_3.8, 4;
    %load/vec4 v0x564dd07eb2c0_0;
    %subi 1, 0, 5;
    %assign/vec4 v0x564dd07eb2c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564dd07eaf80_0, 0;
    %load/vec4 v0x564dd07eb1e0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x564dd07eb1e0_0, 0;
    %load/vec4 v0x564dd07eb120_0;
    %inv;
    %assign/vec4 v0x564dd07eb120_0, 0;
    %jmp T_3.9;
T_3.8 ;
    %load/vec4 v0x564dd07eb1e0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x564dd07eb1e0_0, 0;
T_3.9 ;
T_3.7 ;
    %jmp T_3.5;
T_3.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564dd07eaec0_0, 0;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x564dd07cc8e0;
T_4 ;
    %wait E_0x564dd078b050;
    %load/vec4 v0x564dd07bfe00_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x564dd07eb480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564dd07eb560_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x564dd07c1300_0;
    %assign/vec4 v0x564dd07eb560_0, 0;
    %load/vec4 v0x564dd07c1300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x564dd07c1260_0;
    %assign/vec4 v0x564dd07eb480_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x564dd07cc8e0;
T_5 ;
    %wait E_0x564dd078b050;
    %load/vec4 v0x564dd07bfe00_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564dd07eae00_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x564dd07eb3a0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x564dd07eaec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x564dd07eb3a0_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x564dd07eb560_0;
    %load/vec4 v0x564dd07eb6e0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x564dd07eb480_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v0x564dd07eae00_0, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x564dd07eb3a0_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x564dd07eaf80_0;
    %load/vec4 v0x564dd07eb6e0_0;
    %and;
    %load/vec4 v0x564dd07eb620_0;
    %load/vec4 v0x564dd07eb6e0_0;
    %inv;
    %and;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %load/vec4 v0x564dd07eb3a0_0;
    %subi 1, 0, 3;
    %assign/vec4 v0x564dd07eb3a0_0, 0;
    %load/vec4 v0x564dd07eb480_0;
    %load/vec4 v0x564dd07eb3a0_0;
    %part/u 1;
    %assign/vec4 v0x564dd07eae00_0, 0;
T_5.6 ;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x564dd07cc8e0;
T_6 ;
    %wait E_0x564dd078b050;
    %load/vec4 v0x564dd07bfe00_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x564dd07c25c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564dd07c2660_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x564dd07eb040_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564dd07c2660_0, 0;
    %load/vec4 v0x564dd07eaec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x564dd07eb040_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x564dd07eaf80_0;
    %load/vec4 v0x564dd07eb6e0_0;
    %inv;
    %and;
    %load/vec4 v0x564dd07eb620_0;
    %load/vec4 v0x564dd07eb6e0_0;
    %and;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x564dd07bfea0_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x564dd07eb040_0;
    %assign/vec4/off/d v0x564dd07c25c0_0, 4, 5;
    %load/vec4 v0x564dd07eb040_0;
    %subi 1, 0, 3;
    %assign/vec4 v0x564dd07eb040_0, 0;
    %load/vec4 v0x564dd07eb040_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_6.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564dd07c2660_0, 0;
T_6.6 ;
T_6.4 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x564dd07cc8e0;
T_7 ;
    %wait E_0x564dd078b050;
    %load/vec4 v0x564dd07bfe00_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x564dd07eb7a0_0;
    %assign/vec4 v0x564dd07ead40_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x564dd07eb120_0;
    %assign/vec4 v0x564dd07ead40_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x564dd07eb9a0;
T_8 ;
    %wait E_0x564dd07cbcf0;
    %load/vec4 v0x564dd07ec300_0;
    %assign/vec4 v0x564dd07ec480_0, 0;
    %load/vec4 v0x564dd07ec480_0;
    %assign/vec4 v0x564dd07ec540_0, 0;
    %load/vec4 v0x564dd07ec540_0;
    %assign/vec4 v0x564dd07ec3c0_0, 0;
    %load/vec4 v0x564dd07ec600_0;
    %assign/vec4 v0x564dd07ec6a0_0, 0;
    %load/vec4 v0x564dd07ec6a0_0;
    %assign/vec4 v0x564dd07ec740_0, 0;
    %load/vec4 v0x564dd07ec8d0_0;
    %assign/vec4 v0x564dd07ec9a0_0, 0;
    %load/vec4 v0x564dd07ec9a0_0;
    %assign/vec4 v0x564dd07ecb50_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0x564dd07eb9a0;
T_9 ;
    %wait E_0x564dd07ebca0;
    %load/vec4 v0x564dd07ebd30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x564dd07ec050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564dd07ec180_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x564dd07ec050_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x564dd07ec050_0, 0;
    %load/vec4 v0x564dd07ebf70_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x564dd07ecb50_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x564dd07ebf70_0, 0;
    %load/vec4 v0x564dd07ec050_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x564dd07ebf70_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x564dd07ecb50_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x564dd07ebdf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564dd07ec180_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x564dd07ec050_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_9.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564dd07ec180_0, 0;
T_9.4 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x564dd07eb9a0;
T_10 ;
    %wait E_0x564dd07cbcf0;
    %load/vec4 v0x564dd07ed340_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564dd07ec240_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x564dd07ec180_0;
    %assign/vec4 v0x564dd07ec240_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x564dd07eb9a0;
T_11 ;
    %wait E_0x564dd07cbcb0;
    %load/vec4 v0x564dd07ed340_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564dd07ece70_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x564dd07ec740_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564dd07ece70_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x564dd07ecdb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564dd07ece70_0, 0;
T_11.4 ;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x564dd07eb9a0;
T_12 ;
    %wait E_0x564dd078aec0;
    %load/vec4 v0x564dd07ed2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x564dd07ecbf0_0;
    %assign/vec4 v0x564dd07eccd0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x564dd07eccd0_0;
    %parti/s 7, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x564dd07eccd0_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x564dd07cc760;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564dd07ee500_0, 0, 1;
    %end;
    .thread T_13;
    .scope S_0x564dd07cc760;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564dd07ee0b0_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_0x564dd07cc760;
T_15 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x564dd07ee340_0, 0, 8;
    %end;
    .thread T_15;
    .scope S_0x564dd07cc760;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564dd07ee430_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_0x564dd07cc760;
T_17 ;
    %delay 20000, 0;
    %load/vec4 v0x564dd07ee0b0_0;
    %inv;
    %store/vec4 v0x564dd07ee0b0_0, 0, 1;
    %jmp T_17;
    .thread T_17;
    .scope S_0x564dd07cc760;
T_18 ;
    %vpi_call/w 2 125 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call/w 2 126 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x564dd07edff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x564dd07ee690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564dd07ee500_0, 0;
    %pushi/vec4 10, 0, 32;
T_18.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_18.1, 5;
    %jmp/1 T_18.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x564dd07cbcf0;
    %jmp T_18.0;
T_18.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564dd07ee500_0, 0;
    %wait E_0x564dd07cbcf0;
    %pushi/vec4 193, 0, 8;
    %store/vec4 v0x564dd07ed7a0_0, 0, 8;
    %fork TD_SPI_Master_TB.SendSingleByte, S_0x564dd07ed530;
    %join;
    %pushi/vec4 190, 0, 8;
    %store/vec4 v0x564dd07ed7a0_0, 0, 8;
    %fork TD_SPI_Master_TB.SendSingleByte, S_0x564dd07ed530;
    %join;
    %pushi/vec4 239, 0, 8;
    %store/vec4 v0x564dd07ed7a0_0, 0, 8;
    %fork TD_SPI_Master_TB.SendSingleByte, S_0x564dd07ed530;
    %join;
    %pushi/vec4 20, 0, 32;
T_18.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_18.3, 5;
    %jmp/1 T_18.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x564dd07cbcf0;
    %jmp T_18.2;
T_18.3 ;
    %pop/vec4 1;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0x564dd07ede10_0, 0, 8;
    %pushi/vec4 187, 0, 8;
    %store/vec4 v0x564dd07edf10_0, 0, 8;
    %fork TD_SPI_Master_TB.SendTwoByte, S_0x564dd07edbf0;
    %join;
    %pushi/vec4 204, 0, 8;
    %store/vec4 v0x564dd07ede10_0, 0, 8;
    %pushi/vec4 221, 0, 8;
    %store/vec4 v0x564dd07edf10_0, 0, 8;
    %fork TD_SPI_Master_TB.SendTwoByte, S_0x564dd07edbf0;
    %join;
    %pushi/vec4 20, 0, 32;
T_18.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_18.5, 5;
    %jmp/1 T_18.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x564dd07cbcf0;
    %jmp T_18.4;
T_18.5 ;
    %pop/vec4 1;
    %vpi_call/w 2 148 "$finish" {0 0 0};
    %end;
    .thread T_18;
    .scope S_0x564dd07cc760;
T_19 ;
    %wait E_0x564dd078bd90;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564dd07ee690_0, 0;
    %pushi/vec4 84, 0, 8;
    %assign/vec4 v0x564dd07ee5f0_0, 0;
    %pushi/vec4 51, 0, 8;
    %store/vec4 v0x564dd07edaf0_0, 0, 8;
    %fork TD_SPI_Master_TB.SendSlaveByte, S_0x564dd07ed8a0;
    %join;
    %pushi/vec4 68, 0, 8;
    %store/vec4 v0x564dd07edaf0_0, 0, 8;
    %fork TD_SPI_Master_TB.SendSlaveByte, S_0x564dd07ed8a0;
    %join;
    %pushi/vec4 85, 0, 8;
    %store/vec4 v0x564dd07edaf0_0, 0, 8;
    %fork TD_SPI_Master_TB.SendSlaveByte, S_0x564dd07ed8a0;
    %join;
    %pushi/vec4 102, 0, 8;
    %store/vec4 v0x564dd07edaf0_0, 0, 8;
    %fork TD_SPI_Master_TB.SendSlaveByte, S_0x564dd07ed8a0;
    %join;
    %pushi/vec4 119, 0, 8;
    %store/vec4 v0x564dd07edaf0_0, 0, 8;
    %fork TD_SPI_Master_TB.SendSlaveByte, S_0x564dd07ed8a0;
    %join;
    %pushi/vec4 136, 0, 8;
    %store/vec4 v0x564dd07edaf0_0, 0, 8;
    %fork TD_SPI_Master_TB.SendSlaveByte, S_0x564dd07ed8a0;
    %join;
    %end;
    .thread T_19;
    .scope S_0x564dd07cc760;
T_20 ;
    %wait E_0x564dd078bf00;
    %vpi_call/w 2 166 "$display", "Received 0x%X", v0x564dd07ee1a0_0 {0 0 0};
    %jmp T_20;
    .thread T_20;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "SPI_Master_TB.sv";
    "./SPI_Master.v";
    "./SPI_Slave.v";
