;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 9/17/2024 9:58:55 AM
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xFFFC2001  	537001980
0x0004	0x47C50000  	18373
0x0008	0x47810000  	18305
0x000C	0x47810000  	18305
0x0010	0x47810000  	18305
0x0014	0x47810000  	18305
0x0018	0x47810000  	18305
0x001C	0x47810000  	18305
0x0020	0x47810000  	18305
0x0024	0x47810000  	18305
0x0028	0x47810000  	18305
0x002C	0x47810000  	18305
0x0030	0x47810000  	18305
0x0034	0x47810000  	18305
0x0038	0x47810000  	18305
0x003C	0x47810000  	18305
0x0040	0x47810000  	18305
0x0044	0x47810000  	18305
0x0048	0x47810000  	18305
0x004C	0x47810000  	18305
0x0050	0x47810000  	18305
0x0054	0x47810000  	18305
0x0058	0x47810000  	18305
0x005C	0x47810000  	18305
0x0060	0x47810000  	18305
0x0064	0x47810000  	18305
0x0068	0x47810000  	18305
0x006C	0x47810000  	18305
0x0070	0x47810000  	18305
0x0074	0x47810000  	18305
0x0078	0x47810000  	18305
0x007C	0x47810000  	18305
0x0080	0x47810000  	18305
0x0084	0x47810000  	18305
0x0088	0x47810000  	18305
0x008C	0x47810000  	18305
0x0090	0x47810000  	18305
0x0094	0x47810000  	18305
0x0098	0x47810000  	18305
0x009C	0x47810000  	18305
0x00A0	0x47810000  	18305
0x00A4	0x47810000  	18305
0x00A8	0x47810000  	18305
0x00AC	0x47810000  	18305
0x00B0	0x47890000  	18313
0x00B4	0x47810000  	18305
0x00B8	0x47810000  	18305
0x00BC	0x47810000  	18305
0x00C0	0x47810000  	18305
0x00C4	0x47810000  	18305
0x00C8	0x47810000  	18305
0x00CC	0x47810000  	18305
0x00D0	0x47810000  	18305
0x00D4	0x47810000  	18305
0x00D8	0x47810000  	18305
0x00DC	0x47810000  	18305
0x00E0	0x47810000  	18305
0x00E4	0x47810000  	18305
0x00E8	0x47810000  	18305
0x00EC	0x47810000  	18305
0x00F0	0x47810000  	18305
0x00F4	0x47810000  	18305
0x00F8	0x47810000  	18305
0x00FC	0x47810000  	18305
0x0100	0x47810000  	18305
0x0104	0x47810000  	18305
0x0108	0x47810000  	18305
0x010C	0x47810000  	18305
0x0110	0x47810000  	18305
0x0114	0x47810000  	18305
0x0118	0x47810000  	18305
0x011C	0x47810000  	18305
0x0120	0x47810000  	18305
0x0124	0x47810000  	18305
0x0128	0x47810000  	18305
0x012C	0x47810000  	18305
0x0130	0x47810000  	18305
0x0134	0x47810000  	18305
0x0138	0x47810000  	18305
0x013C	0x47810000  	18305
0x0140	0x47810000  	18305
0x0144	0x47810000  	18305
0x0148	0x47810000  	18305
0x014C	0x47810000  	18305
0x0150	0x47810000  	18305
0x0154	0x47810000  	18305
0x0158	0x47810000  	18305
0x015C	0x47810000  	18305
0x0160	0x47810000  	18305
0x0164	0x47810000  	18305
0x0168	0x47810000  	18305
0x016C	0x47810000  	18305
0x0170	0x47810000  	18305
0x0174	0x47810000  	18305
0x0178	0x47810000  	18305
0x017C	0x47810000  	18305
0x0180	0x47810000  	18305
0x0184	0x47810000  	18305
; end of ____SysVT
_main:
;pressure_main.c, 94 :: 		void main() {
0x47C4	0xF000F812  BL	18412
0x47C8	0xF7FFFFE6  BL	18328
0x47CC	0xF002FCD4  BL	29048
0x47D0	0xF000F9BC  BL	19276
0x47D4	0xF002FC90  BL	28920
;pressure_main.c, 95 :: 		Start_TP();
0x47D8	0xF7FFFF08  BL	_Start_TP+0
;pressure_main.c, 96 :: 		systemInit();
0x47DC	0xF7FFFFA8  BL	_systemInit+0
;pressure_main.c, 97 :: 		applicationInit();
0x47E0	0xF7FFFF8A  BL	_applicationInit+0
;pressure_main.c, 99 :: 		while (1) {
L_main8:
;pressure_main.c, 101 :: 		applicationTask();
0x47E4	0xF7FFFF2C  BL	_applicationTask+0
;pressure_main.c, 102 :: 		}
0x47E8	0xE7FC    B	L_main8
;pressure_main.c, 103 :: 		}
L_end_main:
L__main_end_loop:
0x47EA	0xE7FE    B	L__main_end_loop
; end of _main
___CC2DW:
;__Lib_System_4XX.c, 44 :: 		
0x476C	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 46 :: 		
L_loopDW:
;__Lib_System_4XX.c, 47 :: 		
0x476E	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_4XX.c, 48 :: 		
0x4772	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_4XX.c, 49 :: 		
0x4776	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_4XX.c, 50 :: 		
0x477A	0xD1F8    BNE	L_loopDW
;__Lib_System_4XX.c, 52 :: 		
L_end___CC2DW:
0x477C	0xB001    ADD	SP, SP, #4
0x477E	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System_4XX.c, 86 :: 		
0x4564	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 88 :: 		
0x4566	0xF04F0900  MOV	R9, #0
;__Lib_System_4XX.c, 89 :: 		
0x456A	0xF04F0C00  MOV	R12, #0
;__Lib_System_4XX.c, 90 :: 		
0x456E	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_4XX.c, 91 :: 		
0x4572	0xDC04    BGT	L_loopFZs
;__Lib_System_4XX.c, 92 :: 		
0x4574	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_4XX.c, 93 :: 		
0x4578	0xDB01    BLT	L_loopFZs
;__Lib_System_4XX.c, 94 :: 		
0x457A	0x46D4    MOV	R12, R10
;__Lib_System_4XX.c, 95 :: 		
0x457C	0x46EA    MOV	R10, SP
;__Lib_System_4XX.c, 96 :: 		
L_loopFZs:
;__Lib_System_4XX.c, 97 :: 		
0x457E	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_4XX.c, 98 :: 		
0x4582	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_4XX.c, 99 :: 		
0x4586	0xD1FA    BNE	L_loopFZs
;__Lib_System_4XX.c, 100 :: 		
0x4588	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_4XX.c, 101 :: 		
0x458C	0xDD05    BLE	L_norep
;__Lib_System_4XX.c, 102 :: 		
0x458E	0x46E2    MOV	R10, R12
;__Lib_System_4XX.c, 103 :: 		
0x4590	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_4XX.c, 104 :: 		
0x4594	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_4XX.c, 105 :: 		
0x4598	0xE7F1    B	L_loopFZs
;__Lib_System_4XX.c, 106 :: 		
L_norep:
;__Lib_System_4XX.c, 108 :: 		
L_end___FillZeros:
0x459A	0xB001    ADD	SP, SP, #4
0x459C	0x4770    BX	LR
; end of ___FillZeros
_Start_TP:
;pressure_driver.c, 324 :: 		void Start_TP() {
0x45EC	0xB081    SUB	SP, SP, #4
0x45EE	0xF8CDE000  STR	LR, [SP, #0]
;pressure_driver.c, 325 :: 		Init_MCU();
0x45F2	0xF7FFFF71  BL	_Init_MCU+0
;pressure_driver.c, 327 :: 		InitializeTouchPanel();
0x45F6	0xF7FFFE99  BL	pressure_driver_InitializeTouchPanel+0
;pressure_driver.c, 328 :: 		if (FT5XX6_Config() == FT5XX6_OK) {
0x45FA	0xF7FFFBA1  BL	_FT5XX6_Config+0
0x45FE	0x2800    CMP	R0, #0
0x4600	0xD100    BNE	L_Start_TP47
;pressure_driver.c, 329 :: 		} else {
0x4602	0xE000    B	L_Start_TP48
L_Start_TP47:
;pressure_driver.c, 330 :: 		while(1);
L_Start_TP49:
0x4604	0xE7FE    B	L_Start_TP49
;pressure_driver.c, 331 :: 		}
L_Start_TP48:
;pressure_driver.c, 334 :: 		InitializeObjects();
0x4606	0xF7FFFD27  BL	pressure_driver_InitializeObjects+0
;pressure_driver.c, 335 :: 		display_width = Screen1.Width;
0x460A	0x4807    LDR	R0, [PC, #28]
0x460C	0x8801    LDRH	R1, [R0, #0]
0x460E	0x4807    LDR	R0, [PC, #28]
0x4610	0x8001    STRH	R1, [R0, #0]
;pressure_driver.c, 336 :: 		display_height = Screen1.Height;
0x4612	0x4807    LDR	R0, [PC, #28]
0x4614	0x8801    LDRH	R1, [R0, #0]
0x4616	0x4807    LDR	R0, [PC, #28]
0x4618	0x8001    STRH	R1, [R0, #0]
;pressure_driver.c, 337 :: 		DrawScreen(&Screen1);
0x461A	0x4807    LDR	R0, [PC, #28]
0x461C	0xF7FFFDDE  BL	_DrawScreen+0
;pressure_driver.c, 338 :: 		}
L_end_Start_TP:
0x4620	0xF8DDE000  LDR	LR, [SP, #0]
0x4624	0xB001    ADD	SP, SP, #4
0x4626	0x4770    BX	LR
0x4628	0x01422000  	_Screen1+2
0x462C	0x016A2000  	_display_width+0
0x4630	0x01442000  	_Screen1+4
0x4634	0x01702000  	_display_height+0
0x4638	0x01402000  	_Screen1+0
; end of _Start_TP
_Init_MCU:
;pressure_driver.c, 300 :: 		void Init_MCU()
0x44D8	0xB081    SUB	SP, SP, #4
0x44DA	0xF8CDE000  STR	LR, [SP, #0]
;pressure_driver.c, 302 :: 		GPIO_Digital_Output(&GPIOB_BASE, _GPIO_PINMASK_6);
0x44DE	0xF2400140  MOVW	R1, #64
0x44E2	0x481B    LDR	R0, [PC, #108]
0x44E4	0xF7FFFA4E  BL	_GPIO_Digital_Output+0
;pressure_driver.c, 303 :: 		GPIO_Digital_Input(&GPIOB_BASE, _GPIO_PINMASK_7);
0x44E8	0xF2400180  MOVW	R1, #128
0x44EC	0x4818    LDR	R0, [PC, #96]
0x44EE	0xF7FFFA57  BL	_GPIO_Digital_Input+0
;pressure_driver.c, 304 :: 		GPIOB_ODR.B6 = 1;
0x44F2	0x2101    MOVS	R1, #1
0x44F4	0xB249    SXTB	R1, R1
0x44F6	0x4817    LDR	R0, [PC, #92]
0x44F8	0x6001    STR	R1, [R0, #0]
;pressure_driver.c, 305 :: 		while (GPIOB_IDR.B7 == 0) {
L_Init_MCU40:
0x44FA	0x4817    LDR	R0, [PC, #92]
0x44FC	0x6800    LDR	R0, [R0, #0]
0x44FE	0xB9F0    CBNZ	R0, L_Init_MCU41
;pressure_driver.c, 306 :: 		GPIOB_ODR.B6 = 0;
0x4500	0x2100    MOVS	R1, #0
0x4502	0xB249    SXTB	R1, R1
0x4504	0x4813    LDR	R0, [PC, #76]
0x4506	0x6001    STR	R1, [R0, #0]
;pressure_driver.c, 307 :: 		Delay_us(10);
0x4508	0xF240272E  MOVW	R7, #558
0x450C	0xF2C00700  MOVT	R7, #0
L_Init_MCU42:
0x4510	0x1E7F    SUBS	R7, R7, #1
0x4512	0xD1FD    BNE	L_Init_MCU42
0x4514	0xBF00    NOP
0x4516	0xBF00    NOP
0x4518	0xBF00    NOP
0x451A	0xBF00    NOP
0x451C	0xBF00    NOP
;pressure_driver.c, 308 :: 		GPIOB_ODR.B6 = 1;
0x451E	0x2101    MOVS	R1, #1
0x4520	0xB249    SXTB	R1, R1
0x4522	0x480C    LDR	R0, [PC, #48]
0x4524	0x6001    STR	R1, [R0, #0]
;pressure_driver.c, 309 :: 		Delay_us(10);
0x4526	0xF240272E  MOVW	R7, #558
0x452A	0xF2C00700  MOVT	R7, #0
0x452E	0xBF00    NOP
0x4530	0xBF00    NOP
L_Init_MCU44:
0x4532	0x1E7F    SUBS	R7, R7, #1
0x4534	0xD1FD    BNE	L_Init_MCU44
0x4536	0xBF00    NOP
0x4538	0xBF00    NOP
0x453A	0xBF00    NOP
;pressure_driver.c, 310 :: 		}
0x453C	0xE7DD    B	L_Init_MCU40
L_Init_MCU41:
;pressure_driver.c, 311 :: 		I2C1_Init_Advanced(400000, &_GPIO_MODULE_I2C1_PB67);
0x453E	0x4907    LDR	R1, [PC, #28]
0x4540	0x4807    LDR	R0, [PC, #28]
0x4542	0xF7FFF9DD  BL	_I2C1_Init_Advanced+0
;pressure_driver.c, 312 :: 		}
L_end_Init_MCU:
0x4546	0xF8DDE000  LDR	LR, [SP, #0]
0x454A	0xB001    ADD	SP, SP, #4
0x454C	0x4770    BX	LR
0x454E	0xBF00    NOP
0x4550	0x04004002  	GPIOB_BASE+0
0x4554	0x82984240  	GPIOB_ODR+0
0x4558	0x821C4240  	GPIOB_IDR+0
0x455C	0x70140000  	__GPIO_MODULE_I2C1_PB67+0
0x4560	0x1A800006  	#400000
; end of _Init_MCU
_GPIO_Digital_Output:
;__Lib_GPIO_32F4xx.c, 233 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x3984	0xB081    SUB	SP, SP, #4
0x3986	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 234 :: 		
0x398A	0x4A04    LDR	R2, [PC, #16]
0x398C	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x398E	0xF7FFF8B9  BL	_GPIO_Config+0
;__Lib_GPIO_32F4xx.c, 235 :: 		
L_end_GPIO_Digital_Output:
0x3992	0xF8DDE000  LDR	LR, [SP, #0]
0x3996	0xB001    ADD	SP, SP, #4
0x3998	0x4770    BX	LR
0x399A	0xBF00    NOP
0x399C	0x00140008  	#524308
; end of _GPIO_Digital_Output
_GPIO_Config:
;__Lib_GPIO_32F4xx.c, 74 :: 		
; config start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x2B04	0xB084    SUB	SP, SP, #16
0x2B06	0xF8CDE000  STR	LR, [SP, #0]
0x2B0A	0xB28D    UXTH	R5, R1
0x2B0C	0x4616    MOV	R6, R2
; config end address is: 8 (R2)
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 20 (R5)
; config start address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 75 :: 		
;__Lib_GPIO_32F4xx.c, 76 :: 		
;__Lib_GPIO_32F4xx.c, 80 :: 		
0x2B0E	0x4B86    LDR	R3, [PC, #536]
0x2B10	0xEA000303  AND	R3, R0, R3, LSL #0
; port end address is: 0 (R0)
; port start address is: 28 (R7)
0x2B14	0x461F    MOV	R7, R3
;__Lib_GPIO_32F4xx.c, 82 :: 		
0x2B16	0x4618    MOV	R0, R3
0x2B18	0xF7FEFE00  BL	_GPIO_Clk_Enable+0
;__Lib_GPIO_32F4xx.c, 85 :: 		
0x2B1C	0xF1B50FFF  CMP	R5, #255
0x2B20	0xD120    BNE	L_GPIO_Config22
;__Lib_GPIO_32F4xx.c, 86 :: 		
0x2B22	0x683C    LDR	R4, [R7, #0]
;__Lib_GPIO_32F4xx.c, 87 :: 		
0x2B24	0x4B81    LDR	R3, [PC, #516]
0x2B26	0xEA040303  AND	R3, R4, R3, LSL #0
; tmp start address is: 0 (R0)
0x2B2A	0x4618    MOV	R0, R3
;__Lib_GPIO_32F4xx.c, 88 :: 		
0x2B2C	0x4B80    LDR	R3, [PC, #512]
0x2B2E	0x429E    CMP	R6, R3
0x2B30	0xD114    BNE	L_GPIO_Config23
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 89 :: 		
0x2B32	0xF2455355  MOVW	R3, #21845
0x2B36	0xEA400303  ORR	R3, R0, R3, LSL #0
; tmp end address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 90 :: 		
0x2B3A	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 91 :: 		
0x2B3C	0x1D3D    ADDS	R5, R7, #4
0x2B3E	0x682C    LDR	R4, [R5, #0]
0x2B40	0xF06F03FF  MVN	R3, #255
0x2B44	0xEA040303  AND	R3, R4, R3, LSL #0
0x2B48	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 92 :: 		
0x2B4A	0xF2070508  ADDW	R5, R7, #8
; port end address is: 28 (R7)
0x2B4E	0x682C    LDR	R4, [R5, #0]
0x2B50	0xF64F73FF  MOVW	R3, #65535
0x2B54	0xEA440303  ORR	R3, R4, R3, LSL #0
0x2B58	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 93 :: 		
0x2B5A	0xE0E1    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 94 :: 		
L_GPIO_Config23:
;__Lib_GPIO_32F4xx.c, 95 :: 		
; port start address is: 28 (R7)
; tmp start address is: 0 (R0)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
0x2B5C	0x2E42    CMP	R6, #66
0x2B5E	0xD101    BNE	L_GPIO_Config24
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 96 :: 		
0x2B60	0x6038    STR	R0, [R7, #0]
; tmp end address is: 0 (R0)
; port end address is: 28 (R7)
;__Lib_GPIO_32F4xx.c, 97 :: 		
0x2B62	0xE0DD    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 98 :: 		
L_GPIO_Config24:
;__Lib_GPIO_32F4xx.c, 99 :: 		
; port start address is: 28 (R7)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
L_GPIO_Config22:
;__Lib_GPIO_32F4xx.c, 101 :: 		
0x2B64	0x4B73    LDR	R3, [PC, #460]
0x2B66	0x429D    CMP	R5, R3
0x2B68	0xD113    BNE	L_GPIO_Config25
;__Lib_GPIO_32F4xx.c, 102 :: 		
0x2B6A	0x4B71    LDR	R3, [PC, #452]
0x2B6C	0x429E    CMP	R6, R3
0x2B6E	0xD10B    BNE	L_GPIO_Config26
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 103 :: 		
0x2B70	0xF04F3355  MOV	R3, #1431655765
0x2B74	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 104 :: 		
0x2B76	0x1D3C    ADDS	R4, R7, #4
0x2B78	0x2300    MOVS	R3, #0
0x2B7A	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F4xx.c, 105 :: 		
0x2B7C	0xF2070408  ADDW	R4, R7, #8
; port end address is: 28 (R7)
0x2B80	0xF04F33FF  MOV	R3, #-1
0x2B84	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F4xx.c, 106 :: 		
0x2B86	0xE0CB    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 107 :: 		
L_GPIO_Config26:
;__Lib_GPIO_32F4xx.c, 108 :: 		
; port start address is: 28 (R7)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
0x2B88	0x2E42    CMP	R6, #66
0x2B8A	0xD102    BNE	L_GPIO_Config27
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 109 :: 		
0x2B8C	0x2300    MOVS	R3, #0
0x2B8E	0x603B    STR	R3, [R7, #0]
; port end address is: 28 (R7)
;__Lib_GPIO_32F4xx.c, 110 :: 		
0x2B90	0xE0C6    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 111 :: 		
L_GPIO_Config27:
;__Lib_GPIO_32F4xx.c, 112 :: 		
; port start address is: 28 (R7)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
L_GPIO_Config25:
;__Lib_GPIO_32F4xx.c, 114 :: 		
0x2B92	0xF0060301  AND	R3, R6, #1
0x2B96	0xB10B    CBZ	R3, L_GPIO_Config28
;__Lib_GPIO_32F4xx.c, 115 :: 		
; mode start address is: 0 (R0)
0x2B98	0x2003    MOVS	R0, #3
; mode end address is: 0 (R0)
0x2B9A	0xE00A    B	L_GPIO_Config29
L_GPIO_Config28:
;__Lib_GPIO_32F4xx.c, 116 :: 		
0x2B9C	0xF0060308  AND	R3, R6, #8
0x2BA0	0xB10B    CBZ	R3, L_GPIO_Config30
;__Lib_GPIO_32F4xx.c, 117 :: 		
; mode start address is: 0 (R0)
0x2BA2	0x2002    MOVS	R0, #2
; mode end address is: 0 (R0)
0x2BA4	0xE005    B	L_GPIO_Config31
L_GPIO_Config30:
;__Lib_GPIO_32F4xx.c, 118 :: 		
0x2BA6	0xF0060304  AND	R3, R6, #4
0x2BAA	0xB10B    CBZ	R3, L_GPIO_Config32
;__Lib_GPIO_32F4xx.c, 119 :: 		
; mode start address is: 0 (R0)
0x2BAC	0x2001    MOVS	R0, #1
; mode end address is: 0 (R0)
0x2BAE	0xE000    B	L_GPIO_Config33
L_GPIO_Config32:
;__Lib_GPIO_32F4xx.c, 121 :: 		
; mode start address is: 0 (R0)
0x2BB0	0x2000    MOVS	R0, #0
; mode end address is: 0 (R0)
L_GPIO_Config33:
; mode start address is: 0 (R0)
; mode end address is: 0 (R0)
L_GPIO_Config31:
; mode start address is: 0 (R0)
; mode end address is: 0 (R0)
L_GPIO_Config29:
;__Lib_GPIO_32F4xx.c, 123 :: 		
; mode start address is: 0 (R0)
0x2BB2	0x4B61    LDR	R3, [PC, #388]
0x2BB4	0xEA060303  AND	R3, R6, R3, LSL #0
0x2BB8	0xB10B    CBZ	R3, L_GPIO_Config34
;__Lib_GPIO_32F4xx.c, 124 :: 		
; speed start address is: 4 (R1)
0x2BBA	0x2103    MOVS	R1, #3
; speed end address is: 4 (R1)
0x2BBC	0xE00A    B	L_GPIO_Config35
L_GPIO_Config34:
;__Lib_GPIO_32F4xx.c, 125 :: 		
0x2BBE	0xF4066380  AND	R3, R6, #1024
0x2BC2	0xB10B    CBZ	R3, L_GPIO_Config36
;__Lib_GPIO_32F4xx.c, 126 :: 		
; speed start address is: 4 (R1)
0x2BC4	0x2102    MOVS	R1, #2
; speed end address is: 4 (R1)
0x2BC6	0xE005    B	L_GPIO_Config37
L_GPIO_Config36:
;__Lib_GPIO_32F4xx.c, 127 :: 		
0x2BC8	0xF4067300  AND	R3, R6, #512
0x2BCC	0xB10B    CBZ	R3, L_GPIO_Config38
;__Lib_GPIO_32F4xx.c, 128 :: 		
; speed start address is: 4 (R1)
0x2BCE	0x2101    MOVS	R1, #1
; speed end address is: 4 (R1)
0x2BD0	0xE000    B	L_GPIO_Config39
L_GPIO_Config38:
;__Lib_GPIO_32F4xx.c, 130 :: 		
; speed start address is: 4 (R1)
0x2BD2	0x2100    MOVS	R1, #0
; speed end address is: 4 (R1)
L_GPIO_Config39:
; speed start address is: 4 (R1)
; speed end address is: 4 (R1)
L_GPIO_Config37:
; speed start address is: 4 (R1)
; speed end address is: 4 (R1)
L_GPIO_Config35:
;__Lib_GPIO_32F4xx.c, 132 :: 		
; speed start address is: 4 (R1)
0x2BD4	0xF0060320  AND	R3, R6, #32
0x2BD8	0xB10B    CBZ	R3, L_GPIO_Config40
;__Lib_GPIO_32F4xx.c, 133 :: 		
; otype start address is: 8 (R2)
0x2BDA	0x2201    MOVS	R2, #1
; otype end address is: 8 (R2)
0x2BDC	0xE000    B	L_GPIO_Config41
L_GPIO_Config40:
;__Lib_GPIO_32F4xx.c, 135 :: 		
; otype start address is: 8 (R2)
0x2BDE	0x2200    MOVS	R2, #0
; otype end address is: 8 (R2)
L_GPIO_Config41:
;__Lib_GPIO_32F4xx.c, 137 :: 		
; otype start address is: 8 (R2)
0x2BE0	0xF4067380  AND	R3, R6, #256
0x2BE4	0xB10B    CBZ	R3, L_GPIO_Config42
;__Lib_GPIO_32F4xx.c, 138 :: 		
; pull start address is: 12 (R3)
0x2BE6	0x2302    MOVS	R3, #2
; pull end address is: 12 (R3)
0x2BE8	0xE005    B	L_GPIO_Config43
L_GPIO_Config42:
;__Lib_GPIO_32F4xx.c, 139 :: 		
0x2BEA	0xF0060380  AND	R3, R6, #128
0x2BEE	0xB10B    CBZ	R3, L_GPIO_Config44
;__Lib_GPIO_32F4xx.c, 140 :: 		
; pull start address is: 12 (R3)
0x2BF0	0x2301    MOVS	R3, #1
; pull end address is: 12 (R3)
0x2BF2	0xE000    B	L_GPIO_Config45
L_GPIO_Config44:
;__Lib_GPIO_32F4xx.c, 142 :: 		
; pull start address is: 12 (R3)
0x2BF4	0x2300    MOVS	R3, #0
; pull end address is: 12 (R3)
L_GPIO_Config45:
; pull start address is: 12 (R3)
; pull end address is: 12 (R3)
L_GPIO_Config43:
;__Lib_GPIO_32F4xx.c, 146 :: 		
; pull start address is: 12 (R3)
; pinpos start address is: 40 (R10)
0x2BF6	0xF2400A00  MOVW	R10, #0
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
; mode end address is: 0 (R0)
; speed end address is: 4 (R1)
; otype end address is: 8 (R2)
; pull end address is: 12 (R3)
; pinpos end address is: 40 (R10)
0x2BFA	0x9201    STR	R2, [SP, #4]
0x2BFC	0xFA1FF985  UXTH	R9, R5
0x2C00	0x46B0    MOV	R8, R6
0x2C02	0x4606    MOV	R6, R0
0x2C04	0x4618    MOV	R0, R3
0x2C06	0x460A    MOV	R2, R1
0x2C08	0x9901    LDR	R1, [SP, #4]
L_GPIO_Config46:
; pinpos start address is: 40 (R10)
; pin_mask start address is: 36 (R9)
; config start address is: 32 (R8)
; mode start address is: 24 (R6)
; speed start address is: 8 (R2)
; otype start address is: 4 (R1)
; pull start address is: 0 (R0)
; pull start address is: 0 (R0)
; pull end address is: 0 (R0)
; otype start address is: 4 (R1)
; otype end address is: 4 (R1)
; speed start address is: 8 (R2)
; speed end address is: 8 (R2)
; mode start address is: 24 (R6)
; mode end address is: 24 (R6)
; port start address is: 28 (R7)
; port end address is: 28 (R7)
; config start address is: 32 (R8)
; config end address is: 32 (R8)
; pin_mask start address is: 36 (R9)
; pin_mask end address is: 36 (R9)
0x2C0A	0xF1BA0F10  CMP	R10, #16
0x2C0E	0xF0808087  BCS	L_GPIO_Config47
; pull end address is: 0 (R0)
; otype end address is: 4 (R1)
; speed end address is: 8 (R2)
; mode end address is: 24 (R6)
; port end address is: 28 (R7)
; config end address is: 32 (R8)
; pin_mask end address is: 36 (R9)
;__Lib_GPIO_32F4xx.c, 148 :: 		
; pin_mask start address is: 36 (R9)
; config start address is: 32 (R8)
; port start address is: 28 (R7)
; mode start address is: 24 (R6)
; speed start address is: 8 (R2)
; otype start address is: 4 (R1)
; pull start address is: 0 (R0)
0x2C12	0xF04F0301  MOV	R3, #1
0x2C16	0xFA03F40A  LSL	R4, R3, R10
;__Lib_GPIO_32F4xx.c, 150 :: 		
0x2C1A	0xEA090304  AND	R3, R9, R4, LSL #0
;__Lib_GPIO_32F4xx.c, 152 :: 		
0x2C1E	0x42A3    CMP	R3, R4
0x2C20	0xF040807B  BNE	L_GPIO_Config49
;__Lib_GPIO_32F4xx.c, 154 :: 		
0x2C24	0xEA4F044A  LSL	R4, R10, #1
0x2C28	0xF04F0303  MOV	R3, #3
0x2C2C	0x40A3    LSLS	R3, R4
0x2C2E	0x43DC    MVN	R4, R3
0x2C30	0x683B    LDR	R3, [R7, #0]
0x2C32	0x4023    ANDS	R3, R4
0x2C34	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 155 :: 		
0x2C36	0xEA4F034A  LSL	R3, R10, #1
0x2C3A	0xFA06F403  LSL	R4, R6, R3
0x2C3E	0x683B    LDR	R3, [R7, #0]
0x2C40	0x4323    ORRS	R3, R4
0x2C42	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 157 :: 		
0x2C44	0xF008030C  AND	R3, R8, #12
0x2C48	0xB33B    CBZ	R3, L_GPIO_Config50
;__Lib_GPIO_32F4xx.c, 160 :: 		
0x2C4A	0xF2070508  ADDW	R5, R7, #8
0x2C4E	0xEA4F044A  LSL	R4, R10, #1
0x2C52	0xF04F0303  MOV	R3, #3
0x2C56	0x40A3    LSLS	R3, R4
0x2C58	0x43DC    MVN	R4, R3
0x2C5A	0x682B    LDR	R3, [R5, #0]
0x2C5C	0x4023    ANDS	R3, R4
0x2C5E	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 161 :: 		
0x2C60	0xF2070508  ADDW	R5, R7, #8
0x2C64	0xEA4F034A  LSL	R3, R10, #1
0x2C68	0xFA02F403  LSL	R4, R2, R3
0x2C6C	0x682B    LDR	R3, [R5, #0]
0x2C6E	0x4323    ORRS	R3, R4
0x2C70	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 164 :: 		
0x2C72	0x1D3D    ADDS	R5, R7, #4
0x2C74	0xFA1FF48A  UXTH	R4, R10
0x2C78	0xF04F0301  MOV	R3, #1
0x2C7C	0x40A3    LSLS	R3, R4
0x2C7E	0x43DC    MVN	R4, R3
0x2C80	0x682B    LDR	R3, [R5, #0]
0x2C82	0x4023    ANDS	R3, R4
0x2C84	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 165 :: 		
0x2C86	0x1D3D    ADDS	R5, R7, #4
0x2C88	0xFA1FF48A  UXTH	R4, R10
0x2C8C	0xB28B    UXTH	R3, R1
0x2C8E	0xFA03F404  LSL	R4, R3, R4
0x2C92	0xB2A4    UXTH	R4, R4
0x2C94	0x682B    LDR	R3, [R5, #0]
0x2C96	0x4323    ORRS	R3, R4
0x2C98	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 166 :: 		
L_GPIO_Config50:
;__Lib_GPIO_32F4xx.c, 169 :: 		
0x2C9A	0xF207050C  ADDW	R5, R7, #12
0x2C9E	0xFA1FF38A  UXTH	R3, R10
0x2CA2	0x005C    LSLS	R4, R3, #1
0x2CA4	0xB2A4    UXTH	R4, R4
0x2CA6	0xF04F0303  MOV	R3, #3
0x2CAA	0x40A3    LSLS	R3, R4
0x2CAC	0x43DC    MVN	R4, R3
0x2CAE	0x682B    LDR	R3, [R5, #0]
0x2CB0	0x4023    ANDS	R3, R4
0x2CB2	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 170 :: 		
0x2CB4	0xF207050C  ADDW	R5, R7, #12
0x2CB8	0xEA4F034A  LSL	R3, R10, #1
0x2CBC	0xFA00F403  LSL	R4, R0, R3
0x2CC0	0x682B    LDR	R3, [R5, #0]
0x2CC2	0x4323    ORRS	R3, R4
0x2CC4	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 172 :: 		
0x2CC6	0xF0080308  AND	R3, R8, #8
0x2CCA	0xB333    CBZ	R3, L_GPIO_Config51
;__Lib_GPIO_32F4xx.c, 173 :: 		
0x2CCC	0xF4080370  AND	R3, R8, #15728640
0x2CD0	0x0D1B    LSRS	R3, R3, #20
0x2CD2	0xF88D300C  STRB	R3, [SP, #12]
;__Lib_GPIO_32F4xx.c, 174 :: 		
0x2CD6	0xF1BA0F07  CMP	R10, #7
0x2CDA	0xD905    BLS	L_GPIO_Config52
;__Lib_GPIO_32F4xx.c, 175 :: 		
0x2CDC	0xF2070324  ADDW	R3, R7, #36
0x2CE0	0x9302    STR	R3, [SP, #8]
;__Lib_GPIO_32F4xx.c, 176 :: 		
0x2CE2	0xF1AA0508  SUB	R5, R10, #8
; pos start address is: 20 (R5)
;__Lib_GPIO_32F4xx.c, 177 :: 		
; pos end address is: 20 (R5)
0x2CE6	0xE003    B	L_GPIO_Config53
L_GPIO_Config52:
;__Lib_GPIO_32F4xx.c, 178 :: 		
0x2CE8	0xF2070320  ADDW	R3, R7, #32
0x2CEC	0x9302    STR	R3, [SP, #8]
;__Lib_GPIO_32F4xx.c, 179 :: 		
; pos start address is: 20 (R5)
0x2CEE	0x4655    MOV	R5, R10
; pos end address is: 20 (R5)
;__Lib_GPIO_32F4xx.c, 180 :: 		
L_GPIO_Config53:
;__Lib_GPIO_32F4xx.c, 181 :: 		
; pos start address is: 20 (R5)
0x2CF0	0x00AC    LSLS	R4, R5, #2
0x2CF2	0xF04F030F  MOV	R3, #15
0x2CF6	0x40A3    LSLS	R3, R4
0x2CF8	0x43DC    MVN	R4, R3
0x2CFA	0x9B02    LDR	R3, [SP, #8]
0x2CFC	0x681B    LDR	R3, [R3, #0]
0x2CFE	0xEA030404  AND	R4, R3, R4, LSL #0
0x2D02	0x9B02    LDR	R3, [SP, #8]
0x2D04	0x601C    STR	R4, [R3, #0]
;__Lib_GPIO_32F4xx.c, 182 :: 		
0x2D06	0xF89D400C  LDRB	R4, [SP, #12]
0x2D0A	0x00AB    LSLS	R3, R5, #2
; pos end address is: 20 (R5)
0x2D0C	0x409C    LSLS	R4, R3
0x2D0E	0x9B02    LDR	R3, [SP, #8]
0x2D10	0x681B    LDR	R3, [R3, #0]
0x2D12	0xEA430404  ORR	R4, R3, R4, LSL #0
0x2D16	0x9B02    LDR	R3, [SP, #8]
0x2D18	0x601C    STR	R4, [R3, #0]
;__Lib_GPIO_32F4xx.c, 183 :: 		
L_GPIO_Config51:
;__Lib_GPIO_32F4xx.c, 185 :: 		
L_GPIO_Config49:
;__Lib_GPIO_32F4xx.c, 146 :: 		
0x2D1A	0xF10A0A01  ADD	R10, R10, #1
;__Lib_GPIO_32F4xx.c, 186 :: 		
; pull end address is: 0 (R0)
; otype end address is: 4 (R1)
; speed end address is: 8 (R2)
; mode end address is: 24 (R6)
; port end address is: 28 (R7)
; config end address is: 32 (R8)
; pin_mask end address is: 36 (R9)
; pinpos end address is: 40 (R10)
0x2D1E	0xE774    B	L_GPIO_Config46
L_GPIO_Config47:
;__Lib_GPIO_32F4xx.c, 187 :: 		
L_end_GPIO_Config:
0x2D20	0xF8DDE000  LDR	LR, [SP, #0]
0x2D24	0xB004    ADD	SP, SP, #16
0x2D26	0x4770    BX	LR
0x2D28	0xFC00FFFF  	#-1024
0x2D2C	0x0000FFFF  	#-65536
0x2D30	0x00140008  	#524308
0x2D34	0xFFFF0000  	#65535
0x2D38	0x08000008  	#526336
; end of _GPIO_Config
_GPIO_Clk_Enable:
;__Lib_GPIO_32F4xx.c, 26 :: 		
; gpio_port start address is: 0 (R0)
0x171C	0xB081    SUB	SP, SP, #4
; gpio_port end address is: 0 (R0)
; gpio_port start address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 28 :: 		
0x171E	0x491E    LDR	R1, [PC, #120]
0x1720	0xEA000101  AND	R1, R0, R1, LSL #0
; gpio_port end address is: 0 (R0)
; prt start address is: 0 (R0)
0x1724	0x4608    MOV	R0, R1
;__Lib_GPIO_32F4xx.c, 29 :: 		
; pos start address is: 8 (R2)
0x1726	0x2200    MOVS	R2, #0
;__Lib_GPIO_32F4xx.c, 30 :: 		
0x1728	0xE012    B	L_GPIO_Clk_Enable0
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
;__Lib_GPIO_32F4xx.c, 31 :: 		
L_GPIO_Clk_Enable2:
; pos start address is: 0 (R0)
0x172A	0x2001    MOVS	R0, #1
; pos end address is: 0 (R0)
0x172C	0xE02C    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 32 :: 		
L_GPIO_Clk_Enable3:
; pos start address is: 0 (R0)
0x172E	0x2002    MOVS	R0, #2
; pos end address is: 0 (R0)
0x1730	0xE02A    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 33 :: 		
L_GPIO_Clk_Enable4:
; pos start address is: 0 (R0)
0x1732	0x2004    MOVS	R0, #4
; pos end address is: 0 (R0)
0x1734	0xE028    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 34 :: 		
L_GPIO_Clk_Enable5:
; pos start address is: 0 (R0)
0x1736	0x2008    MOVS	R0, #8
; pos end address is: 0 (R0)
0x1738	0xE026    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 35 :: 		
L_GPIO_Clk_Enable6:
; pos start address is: 0 (R0)
0x173A	0x2010    MOVS	R0, #16
; pos end address is: 0 (R0)
0x173C	0xE024    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 36 :: 		
L_GPIO_Clk_Enable7:
; pos start address is: 0 (R0)
0x173E	0x2020    MOVS	R0, #32
; pos end address is: 0 (R0)
0x1740	0xE022    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 37 :: 		
L_GPIO_Clk_Enable8:
; pos start address is: 0 (R0)
0x1742	0x2040    MOVS	R0, #64
; pos end address is: 0 (R0)
0x1744	0xE020    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 38 :: 		
L_GPIO_Clk_Enable9:
; pos start address is: 0 (R0)
0x1746	0x2080    MOVS	R0, #128
; pos end address is: 0 (R0)
0x1748	0xE01E    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 39 :: 		
L_GPIO_Clk_Enable10:
; pos start address is: 0 (R0)
0x174A	0xF2401000  MOVW	R0, #256
; pos end address is: 0 (R0)
0x174E	0xE01B    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 40 :: 		
L_GPIO_Clk_Enable0:
; pos start address is: 8 (R2)
; prt start address is: 0 (R0)
0x1750	0x4912    LDR	R1, [PC, #72]
0x1752	0x4288    CMP	R0, R1
0x1754	0xD0E9    BEQ	L_GPIO_Clk_Enable2
0x1756	0x4912    LDR	R1, [PC, #72]
0x1758	0x4288    CMP	R0, R1
0x175A	0xD0E8    BEQ	L_GPIO_Clk_Enable3
0x175C	0x4911    LDR	R1, [PC, #68]
0x175E	0x4288    CMP	R0, R1
0x1760	0xD0E7    BEQ	L_GPIO_Clk_Enable4
0x1762	0x4911    LDR	R1, [PC, #68]
0x1764	0x4288    CMP	R0, R1
0x1766	0xD0E6    BEQ	L_GPIO_Clk_Enable5
0x1768	0x4910    LDR	R1, [PC, #64]
0x176A	0x4288    CMP	R0, R1
0x176C	0xD0E5    BEQ	L_GPIO_Clk_Enable6
0x176E	0x4910    LDR	R1, [PC, #64]
0x1770	0x4288    CMP	R0, R1
0x1772	0xD0E4    BEQ	L_GPIO_Clk_Enable7
0x1774	0x490F    LDR	R1, [PC, #60]
0x1776	0x4288    CMP	R0, R1
0x1778	0xD0E3    BEQ	L_GPIO_Clk_Enable8
0x177A	0x490F    LDR	R1, [PC, #60]
0x177C	0x4288    CMP	R0, R1
0x177E	0xD0E2    BEQ	L_GPIO_Clk_Enable9
0x1780	0x490E    LDR	R1, [PC, #56]
0x1782	0x4288    CMP	R0, R1
0x1784	0xD0E1    BEQ	L_GPIO_Clk_Enable10
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
0x1786	0x4610    MOV	R0, R2
L_GPIO_Clk_Enable1:
;__Lib_GPIO_32F4xx.c, 42 :: 		
; pos start address is: 0 (R0)
0x1788	0x490D    LDR	R1, [PC, #52]
0x178A	0x6809    LDR	R1, [R1, #0]
0x178C	0xEA410200  ORR	R2, R1, R0, LSL #0
; pos end address is: 0 (R0)
0x1790	0x490B    LDR	R1, [PC, #44]
0x1792	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F4xx.c, 43 :: 		
L_end_GPIO_Clk_Enable:
0x1794	0xB001    ADD	SP, SP, #4
0x1796	0x4770    BX	LR
0x1798	0xFC00FFFF  	#-1024
0x179C	0x00004002  	#1073872896
0x17A0	0x04004002  	#1073873920
0x17A4	0x08004002  	#1073874944
0x17A8	0x0C004002  	#1073875968
0x17AC	0x10004002  	#1073876992
0x17B0	0x14004002  	#1073878016
0x17B4	0x18004002  	#1073879040
0x17B8	0x1C004002  	#1073880064
0x17BC	0x20004002  	#1073881088
0x17C0	0x38304002  	RCC_AHB1ENR+0
; end of _GPIO_Clk_Enable
_GPIO_Digital_Input:
;__Lib_GPIO_32F4xx.c, 237 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x39A0	0xB081    SUB	SP, SP, #4
0x39A2	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 238 :: 		
0x39A6	0xF04F0242  MOV	R2, #66
0x39AA	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x39AC	0xF7FFF8AA  BL	_GPIO_Config+0
;__Lib_GPIO_32F4xx.c, 239 :: 		
L_end_GPIO_Digital_Input:
0x39B0	0xF8DDE000  LDR	LR, [SP, #0]
0x39B4	0xB001    ADD	SP, SP, #4
0x39B6	0x4770    BX	LR
; end of _GPIO_Digital_Input
_I2C1_Init_Advanced:
;__Lib_I2C_123.c, 565 :: 		
; module start address is: 4 (R1)
; I2C_ClockSpeed start address is: 0 (R0)
0x3900	0xB081    SUB	SP, SP, #4
0x3902	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 4 (R1)
; I2C_ClockSpeed end address is: 0 (R0)
; I2C_ClockSpeed start address is: 0 (R0)
; module start address is: 4 (R1)
;__Lib_I2C_123.c, 566 :: 		
0x3906	0x460A    MOV	R2, R1
; module end address is: 4 (R1)
0x3908	0x4601    MOV	R1, R0
; I2C_ClockSpeed end address is: 0 (R0)
0x390A	0x4803    LDR	R0, [PC, #12]
0x390C	0xF7FFFA16  BL	_I2Cx_Init_Advanced+0
;__Lib_I2C_123.c, 567 :: 		
L_end_I2C1_Init_Advanced:
0x3910	0xF8DDE000  LDR	LR, [SP, #0]
0x3914	0xB001    ADD	SP, SP, #4
0x3916	0x4770    BX	LR
0x3918	0x54004000  	I2C1_CR1+0
; end of _I2C1_Init_Advanced
_I2Cx_Init_Advanced:
;__Lib_I2C_123.c, 642 :: 		
; module start address is: 8 (R2)
; I2C_ClockSpeed start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x2D3C	0xB088    SUB	SP, SP, #32
0x2D3E	0xF8CDE000  STR	LR, [SP, #0]
0x2D42	0x460E    MOV	R6, R1
; module end address is: 8 (R2)
; I2C_ClockSpeed end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
; I2C_ClockSpeed start address is: 24 (R6)
; module start address is: 8 (R2)
;__Lib_I2C_123.c, 644 :: 		
;__Lib_I2C_123.c, 651 :: 		
0x2D44	0x4B5E    LDR	R3, [PC, #376]
0x2D46	0x4298    CMP	R0, R3
0x2D48	0xD10D    BNE	L_I2Cx_Init_Advanced120
;__Lib_I2C_123.c, 652 :: 		
0x2D4A	0x2401    MOVS	R4, #1
0x2D4C	0xB264    SXTB	R4, R4
0x2D4E	0x4B5D    LDR	R3, [PC, #372]
0x2D50	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_123.c, 653 :: 		
0x2D52	0x4C5D    LDR	R4, [PC, #372]
0x2D54	0x4B5D    LDR	R3, [PC, #372]
0x2D56	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_123.c, 654 :: 		
0x2D58	0x4C5D    LDR	R4, [PC, #372]
0x2D5A	0x4B5E    LDR	R3, [PC, #376]
0x2D5C	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_123.c, 655 :: 		
0x2D5E	0x4C5E    LDR	R4, [PC, #376]
0x2D60	0x4B5E    LDR	R3, [PC, #376]
0x2D62	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_123.c, 656 :: 		
0x2D64	0xE020    B	L_I2Cx_Init_Advanced121
L_I2Cx_Init_Advanced120:
;__Lib_I2C_123.c, 657 :: 		
0x2D66	0x4B5E    LDR	R3, [PC, #376]
0x2D68	0x4298    CMP	R0, R3
0x2D6A	0xD10D    BNE	L_I2Cx_Init_Advanced122
;__Lib_I2C_123.c, 658 :: 		
0x2D6C	0x2401    MOVS	R4, #1
0x2D6E	0xB264    SXTB	R4, R4
0x2D70	0x4B5C    LDR	R3, [PC, #368]
0x2D72	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_123.c, 659 :: 		
0x2D74	0x4C5C    LDR	R4, [PC, #368]
0x2D76	0x4B55    LDR	R3, [PC, #340]
0x2D78	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_123.c, 660 :: 		
0x2D7A	0x4C5C    LDR	R4, [PC, #368]
0x2D7C	0x4B55    LDR	R3, [PC, #340]
0x2D7E	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_123.c, 661 :: 		
0x2D80	0x4C5B    LDR	R4, [PC, #364]
0x2D82	0x4B56    LDR	R3, [PC, #344]
0x2D84	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_123.c, 662 :: 		
0x2D86	0xE00F    B	L_I2Cx_Init_Advanced123
L_I2Cx_Init_Advanced122:
;__Lib_I2C_123.c, 663 :: 		
0x2D88	0x4B5A    LDR	R3, [PC, #360]
0x2D8A	0x4298    CMP	R0, R3
0x2D8C	0xD10C    BNE	L_I2Cx_Init_Advanced124
;__Lib_I2C_123.c, 664 :: 		
0x2D8E	0x2401    MOVS	R4, #1
0x2D90	0xB264    SXTB	R4, R4
0x2D92	0x4B59    LDR	R3, [PC, #356]
0x2D94	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_123.c, 665 :: 		
0x2D96	0x4C59    LDR	R4, [PC, #356]
0x2D98	0x4B4C    LDR	R3, [PC, #304]
0x2D9A	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_123.c, 666 :: 		
0x2D9C	0x4C58    LDR	R4, [PC, #352]
0x2D9E	0x4B4D    LDR	R3, [PC, #308]
0x2DA0	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_123.c, 667 :: 		
0x2DA2	0x4C58    LDR	R4, [PC, #352]
0x2DA4	0x4B4D    LDR	R3, [PC, #308]
0x2DA6	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_123.c, 668 :: 		
L_I2Cx_Init_Advanced124:
L_I2Cx_Init_Advanced123:
L_I2Cx_Init_Advanced121:
;__Lib_I2C_123.c, 669 :: 		
0x2DA8	0x9601    STR	R6, [SP, #4]
; module end address is: 8 (R2)
0x2DAA	0x9002    STR	R0, [SP, #8]
0x2DAC	0x4610    MOV	R0, R2
0x2DAE	0xF7FEFD09  BL	_GPIO_Alternate_Function_Enable+0
0x2DB2	0x9802    LDR	R0, [SP, #8]
0x2DB4	0x9E01    LDR	R6, [SP, #4]
;__Lib_I2C_123.c, 674 :: 		
0x2DB6	0x1D03    ADDS	R3, R0, #4
0x2DB8	0x681B    LDR	R3, [R3, #0]
;__Lib_I2C_123.c, 676 :: 		
0x2DBA	0xB29C    UXTH	R4, R3
0x2DBC	0xF06F033F  MVN	R3, #63
0x2DC0	0xEA040303  AND	R3, R4, R3, LSL #0
; tmpreg start address is: 20 (R5)
0x2DC4	0xB29D    UXTH	R5, R3
;__Lib_I2C_123.c, 678 :: 		
0x2DC6	0xAB03    ADD	R3, SP, #12
0x2DC8	0x9001    STR	R0, [SP, #4]
0x2DCA	0x4618    MOV	R0, R3
0x2DCC	0xF7FEFD1E  BL	_RCC_GetClocksFrequency+0
0x2DD0	0x9801    LDR	R0, [SP, #4]
;__Lib_I2C_123.c, 679 :: 		
; pclk1 start address is: 28 (R7)
0x2DD2	0x9F05    LDR	R7, [SP, #20]
;__Lib_I2C_123.c, 681 :: 		
0x2DD4	0x9C05    LDR	R4, [SP, #20]
0x2DD6	0x4B4C    LDR	R3, [PC, #304]
0x2DD8	0xFBB4F3F3  UDIV	R3, R4, R3
; freqrange start address is: 4 (R1)
0x2DDC	0xB299    UXTH	R1, R3
;__Lib_I2C_123.c, 682 :: 		
0x2DDE	0xB29B    UXTH	R3, R3
0x2DE0	0xEA450403  ORR	R4, R5, R3, LSL #0
0x2DE4	0xB2A4    UXTH	R4, R4
; tmpreg end address is: 20 (R5)
;__Lib_I2C_123.c, 684 :: 		
0x2DE6	0x1D03    ADDS	R3, R0, #4
0x2DE8	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_123.c, 688 :: 		
0x2DEA	0x2400    MOVS	R4, #0
0x2DEC	0x6803    LDR	R3, [R0, #0]
0x2DEE	0xF3640300  BFI	R3, R4, #0, #1
0x2DF2	0x6003    STR	R3, [R0, #0]
;__Lib_I2C_123.c, 691 :: 		
; tmpreg start address is: 8 (R2)
0x2DF4	0x2200    MOVS	R2, #0
;__Lib_I2C_123.c, 694 :: 		
0x2DF6	0x4B45    LDR	R3, [PC, #276]
0x2DF8	0x429E    CMP	R6, R3
0x2DFA	0xD812    BHI	L_I2Cx_Init_Advanced125
;__Lib_I2C_123.c, 697 :: 		
0x2DFC	0x0073    LSLS	R3, R6, #1
; I2C_ClockSpeed end address is: 24 (R6)
0x2DFE	0xFBB7F4F3  UDIV	R4, R7, R3
; pclk1 end address is: 28 (R7)
; result start address is: 16 (R4)
0x2E02	0xB2A4    UXTH	R4, R4
;__Lib_I2C_123.c, 699 :: 		
0x2E04	0x2C04    CMP	R4, #4
0x2E06	0xD202    BCS	L__I2Cx_Init_Advanced154
; result end address is: 16 (R4)
;__Lib_I2C_123.c, 702 :: 		
; result start address is: 12 (R3)
0x2E08	0x2304    MOVS	R3, #4
; result end address is: 12 (R3)
0x2E0A	0x461C    MOV	R4, R3
;__Lib_I2C_123.c, 703 :: 		
0x2E0C	0xE7FF    B	L_I2Cx_Init_Advanced126
L__I2Cx_Init_Advanced154:
;__Lib_I2C_123.c, 699 :: 		
;__Lib_I2C_123.c, 703 :: 		
L_I2Cx_Init_Advanced126:
;__Lib_I2C_123.c, 705 :: 		
; result start address is: 16 (R4)
0x2E0E	0xEA420304  ORR	R3, R2, R4, LSL #0
; result end address is: 16 (R4)
0x2E12	0xB29A    UXTH	R2, R3
;__Lib_I2C_123.c, 707 :: 		
0x2E14	0xF2000420  ADDW	R4, R0, #32
0x2E18	0x1C4B    ADDS	R3, R1, #1
0x2E1A	0xB29B    UXTH	R3, R3
; freqrange end address is: 4 (R1)
0x2E1C	0x6023    STR	R3, [R4, #0]
;__Lib_I2C_123.c, 708 :: 		
0x2E1E	0xB291    UXTH	R1, R2
0x2E20	0xE03F    B	L_I2Cx_Init_Advanced127
L_I2Cx_Init_Advanced125:
;__Lib_I2C_123.c, 713 :: 		
; freqrange start address is: 4 (R1)
; pclk1 start address is: 28 (R7)
; I2C_ClockSpeed start address is: 24 (R6)
0x2E22	0x2303    MOVS	R3, #3
0x2E24	0xFB06F403  MUL	R4, R6, R3
0x2E28	0xFBB7F3F4  UDIV	R3, R7, R4
; result start address is: 32 (R8)
0x2E2C	0xFA1FF883  UXTH	R8, R3
;__Lib_I2C_123.c, 716 :: 		
0x2E30	0x2319    MOVS	R3, #25
0x2E32	0xFB06F503  MUL	R5, R6, R3
0x2E36	0xFBB7F3F5  UDIV	R3, R7, R5
; result25 start address is: 36 (R9)
0x2E3A	0xFA1FF983  UXTH	R9, R3
;__Lib_I2C_123.c, 718 :: 		
0x2E3E	0xFB08F404  MUL	R4, R8, R4
; result end address is: 32 (R8)
;__Lib_I2C_123.c, 720 :: 		
0x2E42	0xFB09F305  MUL	R3, R9, R5
; result25 end address is: 36 (R9)
;__Lib_I2C_123.c, 722 :: 		
0x2E46	0x1B3C    SUB	R4, R7, R4
0x2E48	0x1AFB    SUB	R3, R7, R3
0x2E4A	0x429C    CMP	R4, R3
0x2E4C	0xD205    BCS	L_I2Cx_Init_Advanced128
;__Lib_I2C_123.c, 723 :: 		
0x2E4E	0x2303    MOVS	R3, #3
0x2E50	0x4373    MULS	R3, R6, R3
; I2C_ClockSpeed end address is: 24 (R6)
0x2E52	0xFBB7F4F3  UDIV	R4, R7, R3
; pclk1 end address is: 28 (R7)
; result start address is: 16 (R4)
0x2E56	0xB2A4    UXTH	R4, R4
;__Lib_I2C_123.c, 724 :: 		
; result end address is: 16 (R4)
0x2E58	0xE006    B	L_I2Cx_Init_Advanced129
L_I2Cx_Init_Advanced128:
;__Lib_I2C_123.c, 726 :: 		
; pclk1 start address is: 28 (R7)
; I2C_ClockSpeed start address is: 24 (R6)
0x2E5A	0x2319    MOVS	R3, #25
0x2E5C	0x4373    MULS	R3, R6, R3
; I2C_ClockSpeed end address is: 24 (R6)
0x2E5E	0xFBB7F4F3  UDIV	R4, R7, R3
; pclk1 end address is: 28 (R7)
; result start address is: 16 (R4)
0x2E62	0xB2A4    UXTH	R4, R4
;__Lib_I2C_123.c, 727 :: 		
0x2E64	0xF4444480  ORR	R4, R4, #16384
; result end address is: 16 (R4)
;__Lib_I2C_123.c, 728 :: 		
L_I2Cx_Init_Advanced129:
;__Lib_I2C_123.c, 731 :: 		
; result start address is: 16 (R4)
0x2E68	0xF64073FF  MOVW	R3, #4095
0x2E6C	0xEA040303  AND	R3, R4, R3, LSL #0
0x2E70	0xB913    CBNZ	R3, L__I2Cx_Init_Advanced155
;__Lib_I2C_123.c, 734 :: 		
0x2E72	0xF0440401  ORR	R4, R4, #1
; result end address is: 16 (R4)
;__Lib_I2C_123.c, 735 :: 		
0x2E76	0xE7FF    B	L_I2Cx_Init_Advanced130
L__I2Cx_Init_Advanced155:
;__Lib_I2C_123.c, 731 :: 		
;__Lib_I2C_123.c, 735 :: 		
L_I2Cx_Init_Advanced130:
;__Lib_I2C_123.c, 737 :: 		
; result start address is: 16 (R4)
0x2E78	0xF4444300  ORR	R3, R4, #32768
; result end address is: 16 (R4)
0x2E7C	0xB29B    UXTH	R3, R3
0x2E7E	0x431A    ORRS	R2, R3
0x2E80	0xB292    UXTH	R2, R2
;__Lib_I2C_123.c, 739 :: 		
0x2E82	0xF2000520  ADDW	R5, R0, #32
0x2E86	0xF240132C  MOVW	R3, #300
0x2E8A	0xFB01F403  MUL	R4, R1, R3
0x2E8E	0xB2A4    UXTH	R4, R4
; freqrange end address is: 4 (R1)
0x2E90	0xF24033E8  MOVW	R3, #1000
0x2E94	0xFBB4F3F3  UDIV	R3, R4, R3
0x2E98	0xB29B    UXTH	R3, R3
0x2E9A	0x1C5B    ADDS	R3, R3, #1
0x2E9C	0xB29B    UXTH	R3, R3
0x2E9E	0x602B    STR	R3, [R5, #0]
; tmpreg end address is: 8 (R2)
0x2EA0	0xB291    UXTH	R1, R2
;__Lib_I2C_123.c, 740 :: 		
L_I2Cx_Init_Advanced127:
;__Lib_I2C_123.c, 742 :: 		
; tmpreg start address is: 4 (R1)
0x2EA2	0xF200031C  ADDW	R3, R0, #28
0x2EA6	0x6019    STR	R1, [R3, #0]
; tmpreg end address is: 4 (R1)
;__Lib_I2C_123.c, 744 :: 		
0x2EA8	0x2300    MOVS	R3, #0
0x2EAA	0x6003    STR	R3, [R0, #0]
;__Lib_I2C_123.c, 745 :: 		
0x2EAC	0x2401    MOVS	R4, #1
0x2EAE	0x6803    LDR	R3, [R0, #0]
0x2EB0	0xF3640300  BFI	R3, R4, #0, #1
0x2EB4	0x6003    STR	R3, [R0, #0]
; I2C_BASE end address is: 0 (R0)
;__Lib_I2C_123.c, 746 :: 		
L_end_I2Cx_Init_Advanced:
0x2EB6	0xF8DDE000  LDR	LR, [SP, #0]
0x2EBA	0xB008    ADD	SP, SP, #32
0x2EBC	0x4770    BX	LR
0x2EBE	0xBF00    NOP
0x2EC0	0x54004000  	I2C1_CR1+0
0x2EC4	0x08544247  	RCC_APB1ENR+0
0x2EC8	0x0A790000  	_I2C1_Start+0
0x2ECC	0x01DC2000  	_I2C_Start_Ptr+0
0x2ED0	0x0B750000  	_I2C1_Read+0
0x2ED4	0x01E42000  	_I2C_Read_Ptr+0
0x2ED8	0x0B510000  	_I2C1_Write+0
0x2EDC	0x01E02000  	_I2C_Write_Ptr+0
0x2EE0	0x58004000  	I2C2_CR1+0
0x2EE4	0x08584247  	RCC_APB1ENR+0
0x2EE8	0x0A610000  	_I2C2_Start+0
0x2EEC	0x0C850000  	_I2C2_Read+0
0x2EF0	0x0AF10000  	_I2C2_Write+0
0x2EF4	0x5C004000  	I2C3_CR1+0
0x2EF8	0x085C4247  	RCC_APB1ENR+0
0x2EFC	0x0A910000  	_I2C3_Start+0
0x2F00	0x0CA90000  	_I2C3_Read+0
0x2F04	0x0B150000  	_I2C3_Write+0
0x2F08	0x4240000F  	#1000000
0x2F0C	0x86A00001  	#100000
; end of _I2Cx_Init_Advanced
_RCC_GetClocksFrequency:
;__Lib_System_4XX.c, 402 :: 		
; RCC_Clocks start address is: 0 (R0)
0x180C	0xB082    SUB	SP, SP, #8
0x180E	0xF8CDE000  STR	LR, [SP, #0]
0x1812	0x4603    MOV	R3, R0
; RCC_Clocks end address is: 0 (R0)
; RCC_Clocks start address is: 12 (R3)
;__Lib_System_4XX.c, 404 :: 		
;__Lib_System_4XX.c, 406 :: 		
0x1814	0x1D19    ADDS	R1, R3, #4
0x1816	0x9101    STR	R1, [SP, #4]
0x1818	0xF7FFFB56  BL	_Get_Fosc_kHz+0
0x181C	0xF24031E8  MOVW	R1, #1000
0x1820	0xFB00F201  MUL	R2, R0, R1
0x1824	0x9901    LDR	R1, [SP, #4]
0x1826	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 409 :: 		
0x1828	0x4917    LDR	R1, [PC, #92]
0x182A	0x6809    LDR	R1, [R1, #0]
0x182C	0xF00101F0  AND	R1, R1, #240
;__Lib_System_4XX.c, 410 :: 		
0x1830	0x090A    LSRS	R2, R1, #4
;__Lib_System_4XX.c, 411 :: 		
0x1832	0x4916    LDR	R1, [PC, #88]
0x1834	0x1889    ADDS	R1, R1, R2
0x1836	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x1838	0xB2C0    UXTB	R0, R0
;__Lib_System_4XX.c, 413 :: 		
0x183A	0x1D19    ADDS	R1, R3, #4
0x183C	0x6809    LDR	R1, [R1, #0]
0x183E	0x4081    LSLS	R1, R0
; presc end address is: 0 (R0)
0x1840	0x6019    STR	R1, [R3, #0]
;__Lib_System_4XX.c, 416 :: 		
0x1842	0x4911    LDR	R1, [PC, #68]
0x1844	0x6809    LDR	R1, [R1, #0]
0x1846	0xF40151E0  AND	R1, R1, #7168
;__Lib_System_4XX.c, 417 :: 		
0x184A	0x0A8A    LSRS	R2, R1, #10
;__Lib_System_4XX.c, 418 :: 		
0x184C	0x490F    LDR	R1, [PC, #60]
0x184E	0x1889    ADDS	R1, R1, R2
0x1850	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x1852	0xB2C0    UXTB	R0, R0
;__Lib_System_4XX.c, 420 :: 		
0x1854	0xF2030208  ADDW	R2, R3, #8
0x1858	0x1D19    ADDS	R1, R3, #4
0x185A	0x6809    LDR	R1, [R1, #0]
0x185C	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x185E	0x6011    STR	R1, [R2, #0]
;__Lib_System_4XX.c, 423 :: 		
0x1860	0x4909    LDR	R1, [PC, #36]
0x1862	0x6809    LDR	R1, [R1, #0]
0x1864	0xF4014160  AND	R1, R1, #57344
;__Lib_System_4XX.c, 424 :: 		
0x1868	0x0B4A    LSRS	R2, R1, #13
;__Lib_System_4XX.c, 425 :: 		
0x186A	0x4908    LDR	R1, [PC, #32]
0x186C	0x1889    ADDS	R1, R1, R2
0x186E	0x7809    LDRB	R1, [R1, #0]
; presc start address is: 0 (R0)
0x1870	0xB2C8    UXTB	R0, R1
;__Lib_System_4XX.c, 427 :: 		
0x1872	0xF203020C  ADDW	R2, R3, #12
0x1876	0x1D19    ADDS	R1, R3, #4
; RCC_Clocks end address is: 12 (R3)
0x1878	0x6809    LDR	R1, [R1, #0]
0x187A	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x187C	0x6011    STR	R1, [R2, #0]
;__Lib_System_4XX.c, 428 :: 		
L_end_RCC_GetClocksFrequency:
0x187E	0xF8DDE000  LDR	LR, [SP, #0]
0x1882	0xB002    ADD	SP, SP, #8
0x1884	0x4770    BX	LR
0x1886	0xBF00    NOP
0x1888	0x38084002  	RCC_CFGR+0
0x188C	0x00982000  	__Lib_System_4XX_APBAHBPrescTable+0
; end of _RCC_GetClocksFrequency
_Get_Fosc_kHz:
;__Lib_Delays.c, 9 :: 		unsigned long Get_Fosc_kHz(){
;__Lib_Delays.c, 10 :: 		return __System_CLOCK_IN_KHZ;
0x0EC8	0x4801    LDR	R0, [PC, #4]
0x0ECA	0x6800    LDR	R0, [R0, #0]
;__Lib_Delays.c, 11 :: 		}
L_end_Get_Fosc_kHz:
0x0ECC	0x4770    BX	LR
0x0ECE	0xBF00    NOP
0x0ED0	0x01D42000  	___System_CLOCK_IN_KHZ+0
; end of _Get_Fosc_kHz
_GPIO_Alternate_Function_Enable:
;__Lib_GPIO_32F4xx.c, 223 :: 		
; module start address is: 0 (R0)
0x17C4	0xB083    SUB	SP, SP, #12
0x17C6	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 0 (R0)
; module start address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 226 :: 		
; i start address is: 16 (R4)
0x17CA	0x2400    MOVS	R4, #0
; module end address is: 0 (R0)
; i end address is: 16 (R4)
;__Lib_GPIO_32F4xx.c, 227 :: 		
L_GPIO_Alternate_Function_Enable66:
; i start address is: 16 (R4)
; module start address is: 0 (R0)
0x17CC	0x00A1    LSLS	R1, R4, #2
0x17CE	0x1841    ADDS	R1, R0, R1
0x17D0	0x6809    LDR	R1, [R1, #0]
0x17D2	0xF1B13FFF  CMP	R1, #-1
0x17D6	0xD014    BEQ	L_GPIO_Alternate_Function_Enable67
;__Lib_GPIO_32F4xx.c, 228 :: 		
0x17D8	0xF2000134  ADDW	R1, R0, #52
0x17DC	0x00A3    LSLS	R3, R4, #2
0x17DE	0x18C9    ADDS	R1, R1, R3
0x17E0	0x6809    LDR	R1, [R1, #0]
0x17E2	0x460A    MOV	R2, R1
0x17E4	0x18C1    ADDS	R1, R0, R3
0x17E6	0x6809    LDR	R1, [R1, #0]
0x17E8	0x9001    STR	R0, [SP, #4]
0x17EA	0xF8AD4008  STRH	R4, [SP, #8]
0x17EE	0x4608    MOV	R0, R1
0x17F0	0x4611    MOV	R1, R2
0x17F2	0xF7FFFAD7  BL	__Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function+0
0x17F6	0xF8BD4008  LDRH	R4, [SP, #8]
0x17FA	0x9801    LDR	R0, [SP, #4]
;__Lib_GPIO_32F4xx.c, 229 :: 		
0x17FC	0x1C64    ADDS	R4, R4, #1
0x17FE	0xB2A4    UXTH	R4, R4
;__Lib_GPIO_32F4xx.c, 230 :: 		
; module end address is: 0 (R0)
; i end address is: 16 (R4)
0x1800	0xE7E4    B	L_GPIO_Alternate_Function_Enable66
L_GPIO_Alternate_Function_Enable67:
;__Lib_GPIO_32F4xx.c, 231 :: 		
L_end_GPIO_Alternate_Function_Enable:
0x1802	0xF8DDE000  LDR	LR, [SP, #0]
0x1806	0xB003    ADD	SP, SP, #12
0x1808	0x4770    BX	LR
; end of _GPIO_Alternate_Function_Enable
__Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function:
;__Lib_GPIO_32F4xx.c, 190 :: 		
; configs start address is: 4 (R1)
; af_pin start address is: 0 (R0)
0x0DA4	0xB083    SUB	SP, SP, #12
0x0DA6	0xF8CDE000  STR	LR, [SP, #0]
0x0DAA	0x4604    MOV	R4, R0
; configs end address is: 4 (R1)
; af_pin end address is: 0 (R0)
; af_pin start address is: 16 (R4)
; configs start address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 195 :: 		
0x0DAC	0xF00403FF  AND	R3, R4, #255
0x0DB0	0x091A    LSRS	R2, R3, #4
; port start address is: 0 (R0)
0x0DB2	0x4610    MOV	R0, R2
;__Lib_GPIO_32F4xx.c, 196 :: 		
0x0DB4	0xF003020F  AND	R2, R3, #15
; pin start address is: 48 (R12)
0x0DB8	0x4694    MOV	R12, R2
;__Lib_GPIO_32F4xx.c, 197 :: 		
0x0DBA	0x0A22    LSRS	R2, R4, #8
; af_pin end address is: 16 (R4)
0x0DBC	0xF002020F  AND	R2, R2, #15
; af start address is: 44 (R11)
0x0DC0	0x4693    MOV	R11, R2
;__Lib_GPIO_32F4xx.c, 199 :: 		
0x0DC2	0xE01A    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function54
; port end address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 200 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function56:
0x0DC4	0x4A2C    LDR	R2, [PC, #176]
0x0DC6	0x9202    STR	R2, [SP, #8]
0x0DC8	0xE029    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 201 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function57:
0x0DCA	0x4A2C    LDR	R2, [PC, #176]
0x0DCC	0x9202    STR	R2, [SP, #8]
0x0DCE	0xE026    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 202 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function58:
0x0DD0	0x4A2B    LDR	R2, [PC, #172]
0x0DD2	0x9202    STR	R2, [SP, #8]
0x0DD4	0xE023    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 203 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function59:
0x0DD6	0x4A2B    LDR	R2, [PC, #172]
0x0DD8	0x9202    STR	R2, [SP, #8]
0x0DDA	0xE020    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 204 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function60:
0x0DDC	0x4A2A    LDR	R2, [PC, #168]
0x0DDE	0x9202    STR	R2, [SP, #8]
0x0DE0	0xE01D    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 205 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function61:
0x0DE2	0x4A2A    LDR	R2, [PC, #168]
0x0DE4	0x9202    STR	R2, [SP, #8]
0x0DE6	0xE01A    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 206 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function62:
0x0DE8	0x4A29    LDR	R2, [PC, #164]
0x0DEA	0x9202    STR	R2, [SP, #8]
0x0DEC	0xE017    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 207 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function63:
0x0DEE	0x4A29    LDR	R2, [PC, #164]
0x0DF0	0x9202    STR	R2, [SP, #8]
0x0DF2	0xE014    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 208 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function64:
0x0DF4	0x4A28    LDR	R2, [PC, #160]
0x0DF6	0x9202    STR	R2, [SP, #8]
0x0DF8	0xE011    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 209 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function54:
; port start address is: 0 (R0)
0x0DFA	0x2800    CMP	R0, #0
0x0DFC	0xD0E2    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function56
0x0DFE	0x2801    CMP	R0, #1
0x0E00	0xD0E3    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function57
0x0E02	0x2802    CMP	R0, #2
0x0E04	0xD0E4    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function58
0x0E06	0x2803    CMP	R0, #3
0x0E08	0xD0E5    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function59
0x0E0A	0x2804    CMP	R0, #4
0x0E0C	0xD0E6    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function60
0x0E0E	0x2805    CMP	R0, #5
0x0E10	0xD0E7    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function61
0x0E12	0x2806    CMP	R0, #6
0x0E14	0xD0E8    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function62
0x0E16	0x2807    CMP	R0, #7
0x0E18	0xD0E9    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function63
0x0E1A	0x2808    CMP	R0, #8
0x0E1C	0xD0EA    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function64
; port end address is: 0 (R0)
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55:
;__Lib_GPIO_32F4xx.c, 211 :: 		
0x0E1E	0x2201    MOVS	R2, #1
0x0E20	0xFA02F20C  LSL	R2, R2, R12
0x0E24	0xF8AD2004  STRH	R2, [SP, #4]
; configs end address is: 4 (R1)
0x0E28	0x9802    LDR	R0, [SP, #8]
0x0E2A	0x460A    MOV	R2, R1
0x0E2C	0xF8BD1004  LDRH	R1, [SP, #4]
0x0E30	0xF001FE68  BL	_GPIO_Config+0
;__Lib_GPIO_32F4xx.c, 213 :: 		
0x0E34	0x9A02    LDR	R2, [SP, #8]
0x0E36	0xF2020120  ADDW	R1, R2, #32
; tmp_ptr start address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 214 :: 		
0x0E3A	0xF1BC0F07  CMP	R12, #7
0x0E3E	0xD908    BLS	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function90
;__Lib_GPIO_32F4xx.c, 215 :: 		
0x0E40	0x1D0A    ADDS	R2, R1, #4
; tmp_ptr end address is: 4 (R1)
; tmp_ptr start address is: 0 (R0)
0x0E42	0x4610    MOV	R0, R2
;__Lib_GPIO_32F4xx.c, 216 :: 		
0x0E44	0xF1AC0208  SUB	R2, R12, #8
; pin end address is: 48 (R12)
; pin start address is: 4 (R1)
0x0E48	0x4611    MOV	R1, R2
; tmp_ptr end address is: 0 (R0)
; pin end address is: 4 (R1)
0x0E4A	0x9101    STR	R1, [SP, #4]
0x0E4C	0x4601    MOV	R1, R0
0x0E4E	0x9801    LDR	R0, [SP, #4]
;__Lib_GPIO_32F4xx.c, 217 :: 		
0x0E50	0xE000    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function65
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function90:
;__Lib_GPIO_32F4xx.c, 214 :: 		
0x0E52	0x4660    MOV	R0, R12
;__Lib_GPIO_32F4xx.c, 217 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function65:
;__Lib_GPIO_32F4xx.c, 218 :: 		
; pin start address is: 0 (R0)
; tmp_ptr start address is: 4 (R1)
0x0E54	0x0083    LSLS	R3, R0, #2
0x0E56	0xF04F020F  MOV	R2, #15
0x0E5A	0x409A    LSLS	R2, R3
0x0E5C	0x43D3    MVN	R3, R2
0x0E5E	0x680A    LDR	R2, [R1, #0]
0x0E60	0x401A    ANDS	R2, R3
0x0E62	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F4xx.c, 219 :: 		
0x0E64	0x0082    LSLS	R2, R0, #2
; pin end address is: 0 (R0)
0x0E66	0xFA0BF302  LSL	R3, R11, R2
; af end address is: 44 (R11)
0x0E6A	0x680A    LDR	R2, [R1, #0]
0x0E6C	0x431A    ORRS	R2, R3
0x0E6E	0x600A    STR	R2, [R1, #0]
; tmp_ptr end address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 220 :: 		
L_end_GPIO_Config_Pin_Alternate_Function:
0x0E70	0xF8DDE000  LDR	LR, [SP, #0]
0x0E74	0xB003    ADD	SP, SP, #12
0x0E76	0x4770    BX	LR
0x0E78	0x00004002  	#1073872896
0x0E7C	0x04004002  	#1073873920
0x0E80	0x08004002  	#1073874944
0x0E84	0x0C004002  	#1073875968
0x0E88	0x10004002  	#1073876992
0x0E8C	0x14004002  	#1073878016
0x0E90	0x18004002  	#1073879040
0x0E94	0x1C004002  	#1073880064
0x0E98	0x20004002  	#1073881088
; end of __Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function
pressure_driver_InitializeTouchPanel:
;pressure_driver.c, 62 :: 		static void InitializeTouchPanel() {
0x432C	0xB081    SUB	SP, SP, #4
0x432E	0xF8CDE000  STR	LR, [SP, #0]
;pressure_driver.c, 63 :: 		TFT_Set_Active(Set_Index, Write_Command, Write_Data);
0x4332	0x4A0E    LDR	R2, [PC, #56]
0x4334	0x490E    LDR	R1, [PC, #56]
0x4336	0x480F    LDR	R0, [PC, #60]
0x4338	0xF7FFFACE  BL	_TFT_Set_Active+0
;pressure_driver.c, 64 :: 		TFT_Init_SSD1963_Board_50(800, 480);
0x433C	0xF24011E0  MOVW	R1, #480
0x4340	0xF2403020  MOVW	R0, #800
0x4344	0xF7FFFB98  BL	_TFT_Init_SSD1963_Board_50+0
;pressure_driver.c, 66 :: 		TFT_Set_DBC_SSD1963(255);
0x4348	0x20FF    MOVS	R0, #255
0x434A	0xF7FFFAE7  BL	_TFT_Set_DBC_SSD1963+0
;pressure_driver.c, 68 :: 		PenDown = 0;
0x434E	0x2100    MOVS	R1, #0
0x4350	0x4809    LDR	R0, [PC, #36]
0x4352	0x7001    STRB	R1, [R0, #0]
;pressure_driver.c, 69 :: 		PressedObject = 0;
0x4354	0x2100    MOVS	R1, #0
0x4356	0x4809    LDR	R0, [PC, #36]
0x4358	0x6001    STR	R1, [R0, #0]
;pressure_driver.c, 70 :: 		PressedObjectType = -1;
0x435A	0xF64F71FF  MOVW	R1, #65535
0x435E	0xB209    SXTH	R1, R1
0x4360	0x4807    LDR	R0, [PC, #28]
0x4362	0x8001    STRH	R1, [R0, #0]
;pressure_driver.c, 71 :: 		}
L_end_InitializeTouchPanel:
0x4364	0xF8DDE000  LDR	LR, [SP, #0]
0x4368	0xB001    ADD	SP, SP, #4
0x436A	0x4770    BX	LR
0x436C	0x1EB50000  	_Write_Data+0
0x4370	0x1C7D0000  	_Write_Command+0
0x4374	0x19990000  	_Set_Index+0
0x4378	0x01692000  	_PenDown+0
0x437C	0x01742000  	_PressedObject+0
0x4380	0x01722000  	_PressedObjectType+0
; end of pressure_driver_InitializeTouchPanel
_TFT_Set_Active:
;__Lib_TFT.c, 160 :: 		
; Write_Data_Ptr start address is: 8 (R2)
; Write_Command_Ptr start address is: 4 (R1)
; Set_Index_Ptr start address is: 0 (R0)
0x38D8	0xB081    SUB	SP, SP, #4
; Write_Data_Ptr end address is: 8 (R2)
; Write_Command_Ptr end address is: 4 (R1)
; Set_Index_Ptr end address is: 0 (R0)
; Set_Index_Ptr start address is: 0 (R0)
; Write_Command_Ptr start address is: 4 (R1)
; Write_Data_Ptr start address is: 8 (R2)
;__Lib_TFT.c, 161 :: 		
0x38DA	0x4B05    LDR	R3, [PC, #20]
0x38DC	0x6018    STR	R0, [R3, #0]
; Set_Index_Ptr end address is: 0 (R0)
;__Lib_TFT.c, 162 :: 		
0x38DE	0x4B05    LDR	R3, [PC, #20]
0x38E0	0x6019    STR	R1, [R3, #0]
; Write_Command_Ptr end address is: 4 (R1)
;__Lib_TFT.c, 163 :: 		
0x38E2	0x4B05    LDR	R3, [PC, #20]
0x38E4	0x601A    STR	R2, [R3, #0]
; Write_Data_Ptr end address is: 8 (R2)
;__Lib_TFT.c, 164 :: 		
0x38E6	0x2401    MOVS	R4, #1
0x38E8	0x4B04    LDR	R3, [PC, #16]
0x38EA	0x801C    STRH	R4, [R3, #0]
;__Lib_TFT.c, 165 :: 		
L_end_TFT_Set_Active:
0x38EC	0xB001    ADD	SP, SP, #4
0x38EE	0x4770    BX	LR
0x38F0	0x02502000  	_TFT_Set_Index_Ptr+0
0x38F4	0x02542000  	_TFT_Write_Command_Ptr+0
0x38F8	0x02182000  	_TFT_Write_Data_Ptr+0
0x38FC	0x00AA2000  	__Lib_TFT_Ptr_Set+0
; end of _TFT_Set_Active
_TFT_Init_SSD1963_Board_50:
;__Lib_TFT_Defs.c, 3683 :: 		void TFT_Init_SSD1963_Board_50(unsigned int display_width, unsigned int display_height){
; display_height start address is: 4 (R1)
; display_width start address is: 0 (R0)
0x3A78	0xB081    SUB	SP, SP, #4
0x3A7A	0xF8CDE000  STR	LR, [SP, #0]
0x3A7E	0xB284    UXTH	R4, R0
0x3A80	0xB28D    UXTH	R5, R1
; display_height end address is: 4 (R1)
; display_width end address is: 0 (R0)
; display_width start address is: 16 (R4)
; display_height start address is: 20 (R5)
;__Lib_TFT_Defs.c, 3684 :: 		__controller = _16BIT_CONTROLLER;
0x3A82	0xF64F73FF  MOVW	R3, #65535
0x3A86	0x4A20    LDR	R2, [PC, #128]
0x3A88	0x8013    STRH	R3, [R2, #0]
;__Lib_TFT_Defs.c, 3685 :: 		TFT_Set_SSD1963();
0x3A8A	0xF7FFF833  BL	_TFT_Set_SSD1963+0
;__Lib_TFT_Defs.c, 3686 :: 		if (Is_TFT_Set() != 1) {
0x3A8E	0xF7FFF81D  BL	_Is_TFT_Set+0
0x3A92	0x2801    CMP	R0, #1
0x3A94	0xD008    BEQ	L_TFT_Init_SSD1963_Board_50248
;__Lib_TFT_Defs.c, 3687 :: 		TFT_Set_Index_Ptr = TFT_Set_Index;
0x3A96	0x4B1D    LDR	R3, [PC, #116]
0x3A98	0x4A1D    LDR	R2, [PC, #116]
0x3A9A	0x6013    STR	R3, [R2, #0]
;__Lib_TFT_Defs.c, 3688 :: 		TFT_Write_Command_Ptr = TFT_Write_Command;
0x3A9C	0x4B1D    LDR	R3, [PC, #116]
0x3A9E	0x4A1E    LDR	R2, [PC, #120]
0x3AA0	0x6013    STR	R3, [R2, #0]
;__Lib_TFT_Defs.c, 3689 :: 		TFT_Write_Data_Ptr = TFT_16bit_Write_Data;
0x3AA2	0x4B1E    LDR	R3, [PC, #120]
0x3AA4	0x4A1E    LDR	R2, [PC, #120]
0x3AA6	0x6013    STR	R3, [R2, #0]
;__Lib_TFT_Defs.c, 3690 :: 		}
L_TFT_Init_SSD1963_Board_50248:
;__Lib_TFT_Defs.c, 3692 :: 		TFT_DISP_WIDTH = display_width;
0x3AA8	0x4A1E    LDR	R2, [PC, #120]
0x3AAA	0x8014    STRH	R4, [R2, #0]
;__Lib_TFT_Defs.c, 3693 :: 		TFT_DISP_HEIGHT = display_height;
0x3AAC	0x4A1E    LDR	R2, [PC, #120]
0x3AAE	0x8015    STRH	R5, [R2, #0]
;__Lib_TFT_Defs.c, 3694 :: 		if (display_width >= display_height)
0x3AB0	0x42AC    CMP	R4, R5
0x3AB2	0xD303    BCC	L_TFT_Init_SSD1963_Board_50249
; display_width end address is: 16 (R4)
; display_height end address is: 20 (R5)
;__Lib_TFT_Defs.c, 3695 :: 		TFT_Disp_Rotation = 0;
0x3AB4	0x2300    MOVS	R3, #0
0x3AB6	0x4A1D    LDR	R2, [PC, #116]
0x3AB8	0x7013    STRB	R3, [R2, #0]
0x3ABA	0xE002    B	L_TFT_Init_SSD1963_Board_50250
L_TFT_Init_SSD1963_Board_50249:
;__Lib_TFT_Defs.c, 3697 :: 		TFT_Disp_Rotation = 90;
0x3ABC	0x235A    MOVS	R3, #90
0x3ABE	0x4A1B    LDR	R2, [PC, #108]
0x3AC0	0x7013    STRB	R3, [R2, #0]
L_TFT_Init_SSD1963_Board_50250:
;__Lib_TFT_Defs.c, 3699 :: 		TFT_Set_Pen(CL_BLACK, 1);
0x3AC2	0x2101    MOVS	R1, #1
0x3AC4	0xF2400000  MOVW	R0, #0
0x3AC8	0xF7FFF808  BL	_TFT_Set_Pen+0
;__Lib_TFT_Defs.c, 3700 :: 		TFT_Set_Brush(0, 0, 0, 0, 0, 0);
0x3ACC	0x2300    MOVS	R3, #0
0x3ACE	0x2200    MOVS	R2, #0
0x3AD0	0xB408    PUSH	(R3)
0x3AD2	0xB404    PUSH	(R2)
0x3AD4	0x2300    MOVS	R3, #0
0x3AD6	0x2200    MOVS	R2, #0
0x3AD8	0x2100    MOVS	R1, #0
0x3ADA	0x2000    MOVS	R0, #0
0x3ADC	0xF7FFFB3C  BL	_TFT_Set_Brush+0
0x3AE0	0xB002    ADD	SP, SP, #8
;__Lib_TFT_Defs.c, 3702 :: 		TFT_Move_Cursor(0, 0);
0x3AE2	0x2100    MOVS	R1, #0
0x3AE4	0x2000    MOVS	R0, #0
0x3AE6	0xF7FFFB57  BL	_TFT_Move_Cursor+0
;__Lib_TFT_Defs.c, 3703 :: 		ExternalFontSet = 0;
0x3AEA	0x2300    MOVS	R3, #0
0x3AEC	0x4A10    LDR	R2, [PC, #64]
0x3AEE	0x7013    STRB	R3, [R2, #0]
;__Lib_TFT_Defs.c, 3704 :: 		TFT_Set_DataPort_Direction();
0x3AF0	0xF7FFFB1A  BL	__Lib_TFT_Defs_TFT_Set_DataPort_Direction+0
;__Lib_TFT_Defs.c, 3706 :: 		TFT_SSD1963_Board_50_70_Reset();
0x3AF4	0xF7FFFA0C  BL	__Lib_TFT_Defs_TFT_SSD1963_Board_50_70_Reset+0
;__Lib_TFT_Defs.c, 3707 :: 		TFT_SSD1963_Set_Address_Ptr = TFT_Set_Address_SSD1963I;
0x3AF8	0x4B0E    LDR	R3, [PC, #56]
0x3AFA	0x4A0F    LDR	R2, [PC, #60]
0x3AFC	0x6013    STR	R3, [R2, #0]
;__Lib_TFT_Defs.c, 3708 :: 		}
L_end_TFT_Init_SSD1963_Board_50:
0x3AFE	0xF8DDE000  LDR	LR, [SP, #0]
0x3B02	0xB001    ADD	SP, SP, #4
0x3B04	0x4770    BX	LR
0x3B06	0xBF00    NOP
0x3B08	0x00AE2000  	__Lib_TFT_Defs___controller+0
0x3B0C	0x18C50000  	_TFT_Set_Index+0
0x3B10	0x02502000  	_TFT_Set_Index_Ptr+0
0x3B14	0x18910000  	_TFT_Write_Command+0
0x3B18	0x02542000  	_TFT_Write_Command_Ptr+0
0x3B1C	0x28FD0000  	_TFT_16bit_Write_Data+0
0x3B20	0x02182000  	_TFT_Write_Data_Ptr+0
0x3B24	0x02102000  	_TFT_DISP_WIDTH+0
0x3B28	0x02122000  	_TFT_DISP_HEIGHT+0
0x3B2C	0x00AD2000  	__Lib_TFT_Defs_TFT_Disp_Rotation+0
0x3B30	0x022C2000  	_ExternalFontSet+0
0x3B34	0x1EFD0000  	_TFT_Set_Address_SSD1963I+0
0x3B38	0x020C2000  	_TFT_SSD1963_Set_Address_Ptr+0
; end of _TFT_Init_SSD1963_Board_50
_TFT_Set_SSD1963:
;__Lib_TFT.c, 137 :: 		
0x2AF4	0xB081    SUB	SP, SP, #4
;__Lib_TFT.c, 138 :: 		
0x2AF6	0x2101    MOVS	R1, #1
0x2AF8	0x4801    LDR	R0, [PC, #4]
0x2AFA	0x7001    STRB	R1, [R0, #0]
;__Lib_TFT.c, 139 :: 		
L_end_TFT_Set_SSD1963:
0x2AFC	0xB001    ADD	SP, SP, #4
0x2AFE	0x4770    BX	LR
0x2B00	0x00A82000  	__Lib_TFT___SSD1963_controller+0
; end of _TFT_Set_SSD1963
_Is_TFT_Set:
;__Lib_TFT.c, 133 :: 		
0x2ACC	0xB081    SUB	SP, SP, #4
;__Lib_TFT.c, 134 :: 		
0x2ACE	0x4802    LDR	R0, [PC, #8]
0x2AD0	0x8800    LDRH	R0, [R0, #0]
;__Lib_TFT.c, 135 :: 		
L_end_Is_TFT_Set:
0x2AD2	0xB001    ADD	SP, SP, #4
0x2AD4	0x4770    BX	LR
0x2AD6	0xBF00    NOP
0x2AD8	0x00AA2000  	__Lib_TFT_Ptr_Set+0
; end of _Is_TFT_Set
_TFT_Set_Pen:
;__Lib_TFT.c, 169 :: 		
; pen_width start address is: 4 (R1)
; pen_color start address is: 0 (R0)
0x2ADC	0xB081    SUB	SP, SP, #4
; pen_width end address is: 4 (R1)
; pen_color end address is: 0 (R0)
; pen_color start address is: 0 (R0)
; pen_width start address is: 4 (R1)
;__Lib_TFT.c, 170 :: 		
0x2ADE	0x4A03    LDR	R2, [PC, #12]
0x2AE0	0x8010    STRH	R0, [R2, #0]
; pen_color end address is: 0 (R0)
;__Lib_TFT.c, 175 :: 		
0x2AE2	0x4A03    LDR	R2, [PC, #12]
0x2AE4	0x7011    STRB	R1, [R2, #0]
; pen_width end address is: 4 (R1)
;__Lib_TFT.c, 176 :: 		
L_end_TFT_Set_Pen:
0x2AE6	0xB001    ADD	SP, SP, #4
0x2AE8	0x4770    BX	LR
0x2AEA	0xBF00    NOP
0x2AEC	0x021C2000  	__Lib_TFT_PenColor+0
0x2AF0	0x021E2000  	__Lib_TFT_PenWidth+0
; end of _TFT_Set_Pen
_TFT_Set_Brush:
;__Lib_TFT.c, 192 :: 		
; gradient_orientation start address is: 12 (R3)
; gradient_enabled start address is: 8 (R2)
; brush_color start address is: 4 (R1)
; brush_enabled start address is: 0 (R0)
0x3158	0xB081    SUB	SP, SP, #4
; gradient_orientation end address is: 12 (R3)
; gradient_enabled end address is: 8 (R2)
; brush_color end address is: 4 (R1)
; brush_enabled end address is: 0 (R0)
; brush_enabled start address is: 0 (R0)
; brush_color start address is: 4 (R1)
; gradient_enabled start address is: 8 (R2)
; gradient_orientation start address is: 12 (R3)
; gradient_color_from start address is: 20 (R5)
0x315A	0xF8BD5004  LDRH	R5, [SP, #4]
; gradient_color_to start address is: 24 (R6)
0x315E	0xF8BD6008  LDRH	R6, [SP, #8]
;__Lib_TFT.c, 193 :: 		
0x3162	0x4C07    LDR	R4, [PC, #28]
0x3164	0x7020    STRB	R0, [R4, #0]
; brush_enabled end address is: 0 (R0)
;__Lib_TFT.c, 194 :: 		
0x3166	0x4C07    LDR	R4, [PC, #28]
0x3168	0x8021    STRH	R1, [R4, #0]
; brush_color end address is: 4 (R1)
;__Lib_TFT.c, 195 :: 		
0x316A	0x4C07    LDR	R4, [PC, #28]
0x316C	0x7022    STRB	R2, [R4, #0]
; gradient_enabled end address is: 8 (R2)
;__Lib_TFT.c, 196 :: 		
0x316E	0x4C07    LDR	R4, [PC, #28]
0x3170	0x7023    STRB	R3, [R4, #0]
; gradient_orientation end address is: 12 (R3)
;__Lib_TFT.c, 197 :: 		
0x3172	0x4C07    LDR	R4, [PC, #28]
0x3174	0x8025    STRH	R5, [R4, #0]
; gradient_color_from end address is: 20 (R5)
;__Lib_TFT.c, 198 :: 		
0x3176	0x4C07    LDR	R4, [PC, #28]
0x3178	0x8026    STRH	R6, [R4, #0]
; gradient_color_to end address is: 24 (R6)
;__Lib_TFT.c, 199 :: 		
L_end_TFT_Set_Brush:
0x317A	0xB001    ADD	SP, SP, #4
0x317C	0x4770    BX	LR
0x317E	0xBF00    NOP
0x3180	0x022D2000  	__Lib_TFT_BrushEnabled+0
0x3184	0x022E2000  	__Lib_TFT_BrushColor+0
0x3188	0x02302000  	__Lib_TFT_GradientEnabled+0
0x318C	0x02312000  	__Lib_TFT_GradientOrientation+0
0x3190	0x02322000  	__Lib_TFT_GradColorFrom+0
0x3194	0x02342000  	__Lib_TFT_GradColorTo+0
; end of _TFT_Set_Brush
_TFT_Move_Cursor:
;__Lib_TFT.c, 252 :: 		
; _y start address is: 4 (R1)
; _x start address is: 0 (R0)
0x3198	0xB081    SUB	SP, SP, #4
; _y end address is: 4 (R1)
; _x end address is: 0 (R0)
; _x start address is: 0 (R0)
; _y start address is: 4 (R1)
;__Lib_TFT.c, 253 :: 		
0x319A	0x4A03    LDR	R2, [PC, #12]
0x319C	0x8010    STRH	R0, [R2, #0]
; _x end address is: 0 (R0)
;__Lib_TFT.c, 254 :: 		
0x319E	0x4A03    LDR	R2, [PC, #12]
0x31A0	0x8011    STRH	R1, [R2, #0]
; _y end address is: 4 (R1)
;__Lib_TFT.c, 255 :: 		
L_end_TFT_Move_Cursor:
0x31A2	0xB001    ADD	SP, SP, #4
0x31A4	0x4770    BX	LR
0x31A6	0xBF00    NOP
0x31A8	0x02362000  	__Lib_TFT_x_cord+0
0x31AC	0x02382000  	__Lib_TFT_y_cord+0
; end of _TFT_Move_Cursor
__Lib_TFT_Defs_TFT_Set_DataPort_Direction:
;__Lib_TFT_Defs.c, 165 :: 		static void TFT_Set_DataPort_Direction() {
0x3128	0xB082    SUB	SP, SP, #8
0x312A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TFT_Defs.c, 167 :: 		MOVW  R1, #lo_addr(TFT_DataPort)
0x312E	0xF2410114  MOVW	R1, #lo_addr(TFT_DataPort+0)
;__Lib_TFT_Defs.c, 168 :: 		MOVT  R1, #hi_addr(TFT_DataPort)
0x3132	0xF2C40102  MOVT	R1, #hi_addr(TFT_DataPort+0)
;__Lib_TFT_Defs.c, 172 :: 		GPIO_Config(R1, __controller, _GPIO_CFG_DIGITAL_OUTPUT);
0x3136	0x4806    LDR	R0, [PC, #24]
0x3138	0x8800    LDRH	R0, [R0, #0]
0x313A	0x9101    STR	R1, [SP, #4]
0x313C	0x4A05    LDR	R2, [PC, #20]
0x313E	0xB281    UXTH	R1, R0
0x3140	0x9801    LDR	R0, [SP, #4]
0x3142	0xF7FFFCDF  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 173 :: 		}
L_end_TFT_Set_DataPort_Direction:
0x3146	0xF8DDE000  LDR	LR, [SP, #0]
0x314A	0xB002    ADD	SP, SP, #8
0x314C	0x4770    BX	LR
0x314E	0xBF00    NOP
0x3150	0x00AE2000  	__Lib_TFT_Defs___controller+0
0x3154	0x00140008  	#524308
; end of __Lib_TFT_Defs_TFT_Set_DataPort_Direction
__Lib_TFT_Defs_TFT_SSD1963_Board_50_70_Reset:
;__Lib_TFT_Defs.c, 3464 :: 		static void TFT_SSD1963_Board_50_70_Reset(){
0x2F10	0xB081    SUB	SP, SP, #4
0x2F12	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TFT_Defs.c, 3465 :: 		TFT_Set_Pin_Directions();
0x2F16	0xF7FEF88D  BL	__Lib_TFT_Defs_TFT_Set_Pin_Directions+0
;__Lib_TFT_Defs.c, 3467 :: 		Delay_100ms();
0x2F1A	0xF7FEF86D  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 3468 :: 		TFT_RST = 1;
0x2F1E	0x2101    MOVS	R1, #1
0x2F20	0xB249    SXTB	R1, R1
0x2F22	0x4876    LDR	R0, [PC, #472]
0x2F24	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 3469 :: 		Delay_100ms();
0x2F26	0xF7FEF867  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 3470 :: 		Delay_100ms();
0x2F2A	0xF7FEF865  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 3472 :: 		TFT_CS = 0;
0x2F2E	0x2100    MOVS	R1, #0
0x2F30	0xB249    SXTB	R1, R1
0x2F32	0x4873    LDR	R0, [PC, #460]
0x2F34	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 3473 :: 		TFT_Set_Index_Ptr(0x01);     //Software Reset
0x2F36	0x2001    MOVS	R0, #1
0x2F38	0x4C72    LDR	R4, [PC, #456]
0x2F3A	0x6824    LDR	R4, [R4, #0]
0x2F3C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 3474 :: 		TFT_Set_Index_Ptr(0x01);
0x2F3E	0x2001    MOVS	R0, #1
0x2F40	0x4C70    LDR	R4, [PC, #448]
0x2F42	0x6824    LDR	R4, [R4, #0]
0x2F44	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 3475 :: 		TFT_Set_Index_Ptr(0x01);
0x2F46	0x2001    MOVS	R0, #1
0x2F48	0x4C6E    LDR	R4, [PC, #440]
0x2F4A	0x6824    LDR	R4, [R4, #0]
0x2F4C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 3477 :: 		TFT_Set_Index_Ptr(0xE2);
0x2F4E	0x20E2    MOVS	R0, #226
0x2F50	0x4C6C    LDR	R4, [PC, #432]
0x2F52	0x6824    LDR	R4, [R4, #0]
0x2F54	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 3478 :: 		TFT_Write_Command_Ptr(35);    // PLLclk = REFclk * 36 (360MHz)
0x2F56	0x2023    MOVS	R0, #35
0x2F58	0x4C6B    LDR	R4, [PC, #428]
0x2F5A	0x6824    LDR	R4, [R4, #0]
0x2F5C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 3479 :: 		TFT_Write_Command_Ptr(2);     // SYSclk = PLLclk / 3  (120MHz)
0x2F5E	0x2002    MOVS	R0, #2
0x2F60	0x4C69    LDR	R4, [PC, #420]
0x2F62	0x6824    LDR	R4, [R4, #0]
0x2F64	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 3480 :: 		TFT_Write_Command_Ptr(0x54);  // validate M and N
0x2F66	0x2054    MOVS	R0, #84
0x2F68	0x4C67    LDR	R4, [PC, #412]
0x2F6A	0x6824    LDR	R4, [R4, #0]
0x2F6C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 3485 :: 		TFT_Set_Index_Ptr(0xe0);
0x2F6E	0x20E0    MOVS	R0, #224
0x2F70	0x4C64    LDR	R4, [PC, #400]
0x2F72	0x6824    LDR	R4, [R4, #0]
0x2F74	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 3486 :: 		TFT_Write_Command_Ptr(0x01); // START PLL
0x2F76	0x2001    MOVS	R0, #1
0x2F78	0x4C63    LDR	R4, [PC, #396]
0x2F7A	0x6824    LDR	R4, [R4, #0]
0x2F7C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 3488 :: 		Delay_50us(); Delay_50us();
0x2F7E	0xF7FEF847  BL	_Delay_50us+0
0x2F82	0xF7FEF845  BL	_Delay_50us+0
;__Lib_TFT_Defs.c, 3490 :: 		TFT_Set_Index_Ptr(0xe0);
0x2F86	0x20E0    MOVS	R0, #224
0x2F88	0x4C5E    LDR	R4, [PC, #376]
0x2F8A	0x6824    LDR	R4, [R4, #0]
0x2F8C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 3491 :: 		TFT_Write_Command_Ptr(0x03); // LOCK PLL
0x2F8E	0x2003    MOVS	R0, #3
0x2F90	0x4C5D    LDR	R4, [PC, #372]
0x2F92	0x6824    LDR	R4, [R4, #0]
0x2F94	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 3493 :: 		TFT_Set_Index_Ptr(0xb0);          //SET LCD MODE  SET TFT 18Bits MODE
0x2F96	0x20B0    MOVS	R0, #176
0x2F98	0x4C5A    LDR	R4, [PC, #360]
0x2F9A	0x6824    LDR	R4, [R4, #0]
0x2F9C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 3494 :: 		TFT_Write_Command_Ptr(0x28);      //SET TFT MODE & hsync+Vsync+DEN MODE
0x2F9E	0x2028    MOVS	R0, #40
0x2FA0	0x4C59    LDR	R4, [PC, #356]
0x2FA2	0x6824    LDR	R4, [R4, #0]
0x2FA4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 3495 :: 		TFT_Write_Command_Ptr(0x20);      //SET TFT MODE & hsync+Vsync+DEN MODE
0x2FA6	0x2020    MOVS	R0, #32
0x2FA8	0x4C57    LDR	R4, [PC, #348]
0x2FAA	0x6824    LDR	R4, [R4, #0]
0x2FAC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 3496 :: 		TFT_Write_Command_Ptr(0x03);      //SET horizontal size=480-1 HightByte
0x2FAE	0x2003    MOVS	R0, #3
0x2FB0	0x4C55    LDR	R4, [PC, #340]
0x2FB2	0x6824    LDR	R4, [R4, #0]
0x2FB4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 3497 :: 		TFT_Write_Command_Ptr(0x1f);      //SET horizontal size=480-1 LowByte
0x2FB6	0x201F    MOVS	R0, #31
0x2FB8	0x4C53    LDR	R4, [PC, #332]
0x2FBA	0x6824    LDR	R4, [R4, #0]
0x2FBC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 3498 :: 		TFT_Write_Command_Ptr(0x01);      //SET vertical size=272-1 HightByte
0x2FBE	0x2001    MOVS	R0, #1
0x2FC0	0x4C51    LDR	R4, [PC, #324]
0x2FC2	0x6824    LDR	R4, [R4, #0]
0x2FC4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 3499 :: 		TFT_Write_Command_Ptr(0xdf);      //SET vertical size=272-1 LowByte
0x2FC6	0x20DF    MOVS	R0, #223
0x2FC8	0x4C4F    LDR	R4, [PC, #316]
0x2FCA	0x6824    LDR	R4, [R4, #0]
0x2FCC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 3500 :: 		TFT_Write_Command_Ptr(0x00);      //SET even/odd line RGB seq.=RGB
0x2FCE	0x2000    MOVS	R0, #0
0x2FD0	0x4C4D    LDR	R4, [PC, #308]
0x2FD2	0x6824    LDR	R4, [R4, #0]
0x2FD4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 3502 :: 		TFT_Set_Index_Ptr(0xf0);
0x2FD6	0x20F0    MOVS	R0, #240
0x2FD8	0x4C4A    LDR	R4, [PC, #296]
0x2FDA	0x6824    LDR	R4, [R4, #0]
0x2FDC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 3503 :: 		TFT_Write_Command_Ptr(0x03);      //3 -16bit,0 -8bit        //SET pixel data I/F format=8bit
0x2FDE	0x2003    MOVS	R0, #3
0x2FE0	0x4C49    LDR	R4, [PC, #292]
0x2FE2	0x6824    LDR	R4, [R4, #0]
0x2FE4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 3504 :: 		TFT_Set_Index_Ptr(0x3A);
0x2FE6	0x203A    MOVS	R0, #58
0x2FE8	0x4C46    LDR	R4, [PC, #280]
0x2FEA	0x6824    LDR	R4, [R4, #0]
0x2FEC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 3505 :: 		TFT_Write_Command_Ptr(0x60);      // SET R G B format = 6 6 6
0x2FEE	0x2060    MOVS	R0, #96
0x2FF0	0x4C45    LDR	R4, [PC, #276]
0x2FF2	0x6824    LDR	R4, [R4, #0]
0x2FF4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 3510 :: 		TFT_Set_Index_Ptr(0xe6);          //SET PCLK freq=10MHz  ; pixel clock frequency
0x2FF6	0x20E6    MOVS	R0, #230
0x2FF8	0x4C42    LDR	R4, [PC, #264]
0x2FFA	0x6824    LDR	R4, [R4, #0]
0x2FFC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 3511 :: 		TFT_Write_Command_Ptr(0x04);
0x2FFE	0x2004    MOVS	R0, #4
0x3000	0x4C41    LDR	R4, [PC, #260]
0x3002	0x6824    LDR	R4, [R4, #0]
0x3004	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 3512 :: 		TFT_Write_Command_Ptr(0x3A);
0x3006	0x203A    MOVS	R0, #58
0x3008	0x4C3F    LDR	R4, [PC, #252]
0x300A	0x6824    LDR	R4, [R4, #0]
0x300C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 3513 :: 		TFT_Write_Command_Ptr(0xB6);
0x300E	0x20B6    MOVS	R0, #182
0x3010	0x4C3D    LDR	R4, [PC, #244]
0x3012	0x6824    LDR	R4, [R4, #0]
0x3014	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 3515 :: 		TFT_Set_Index_Ptr(0xb4);          //SET HBP,
0x3016	0x20B4    MOVS	R0, #180
0x3018	0x4C3A    LDR	R4, [PC, #232]
0x301A	0x6824    LDR	R4, [R4, #0]
0x301C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 3516 :: 		TFT_Write_Command_Ptr(0x04);      //SET HSYNC Tatol 525
0x301E	0x2004    MOVS	R0, #4
0x3020	0x4C39    LDR	R4, [PC, #228]
0x3022	0x6824    LDR	R4, [R4, #0]
0x3024	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 3517 :: 		TFT_Write_Command_Ptr(0x20);
0x3026	0x2020    MOVS	R0, #32
0x3028	0x4C37    LDR	R4, [PC, #220]
0x302A	0x6824    LDR	R4, [R4, #0]
0x302C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 3518 :: 		TFT_Write_Command_Ptr(0x00);      //SET HBP 43
0x302E	0x2000    MOVS	R0, #0
0x3030	0x4C35    LDR	R4, [PC, #212]
0x3032	0x6824    LDR	R4, [R4, #0]
0x3034	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 3519 :: 		TFT_Write_Command_Ptr(0x30);
0x3036	0x2030    MOVS	R0, #48
0x3038	0x4C33    LDR	R4, [PC, #204]
0x303A	0x6824    LDR	R4, [R4, #0]
0x303C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 3520 :: 		TFT_Write_Command_Ptr(0x30);      //SET VBP 41=40+1
0x303E	0x2030    MOVS	R0, #48
0x3040	0x4C31    LDR	R4, [PC, #196]
0x3042	0x6824    LDR	R4, [R4, #0]
0x3044	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 3521 :: 		TFT_Write_Command_Ptr(0x00);      //SET Hsync pulse start position
0x3046	0x2000    MOVS	R0, #0
0x3048	0x4C2F    LDR	R4, [PC, #188]
0x304A	0x6824    LDR	R4, [R4, #0]
0x304C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 3522 :: 		TFT_Write_Command_Ptr(0x00);
0x304E	0x2000    MOVS	R0, #0
0x3050	0x4C2D    LDR	R4, [PC, #180]
0x3052	0x6824    LDR	R4, [R4, #0]
0x3054	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 3523 :: 		TFT_Write_Command_Ptr(0x00);      //SET Hsync pulse subpixel start position
0x3056	0x2000    MOVS	R0, #0
0x3058	0x4C2B    LDR	R4, [PC, #172]
0x305A	0x6824    LDR	R4, [R4, #0]
0x305C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 3525 :: 		TFT_Set_Index_Ptr(0xb6);          //SET VBP,
0x305E	0x20B6    MOVS	R0, #182
0x3060	0x4C28    LDR	R4, [PC, #160]
0x3062	0x6824    LDR	R4, [R4, #0]
0x3064	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 3526 :: 		TFT_Write_Command_Ptr(0x02);      //SET Vsync total 286=285+1
0x3066	0x2002    MOVS	R0, #2
0x3068	0x4C27    LDR	R4, [PC, #156]
0x306A	0x6824    LDR	R4, [R4, #0]
0x306C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 3527 :: 		TFT_Write_Command_Ptr(0x0D);
0x306E	0x200D    MOVS	R0, #13
0x3070	0x4C25    LDR	R4, [PC, #148]
0x3072	0x6824    LDR	R4, [R4, #0]
0x3074	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 3528 :: 		TFT_Write_Command_Ptr(0x00);      //SET VBP=12
0x3076	0x2000    MOVS	R0, #0
0x3078	0x4C23    LDR	R4, [PC, #140]
0x307A	0x6824    LDR	R4, [R4, #0]
0x307C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 3529 :: 		TFT_Write_Command_Ptr(0x16);
0x307E	0x2016    MOVS	R0, #22
0x3080	0x4C21    LDR	R4, [PC, #132]
0x3082	0x6824    LDR	R4, [R4, #0]
0x3084	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 3530 :: 		TFT_Write_Command_Ptr(0x04);      //SET Vsync pulse 10=9+1
0x3086	0x2004    MOVS	R0, #4
0x3088	0x4C1F    LDR	R4, [PC, #124]
0x308A	0x6824    LDR	R4, [R4, #0]
0x308C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 3531 :: 		TFT_Write_Command_Ptr(0x00);      //SET Vsync pulse start position
0x308E	0x2000    MOVS	R0, #0
0x3090	0x4C1D    LDR	R4, [PC, #116]
0x3092	0x6824    LDR	R4, [R4, #0]
0x3094	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 3532 :: 		TFT_Write_Command_Ptr(0x00);
0x3096	0x2000    MOVS	R0, #0
0x3098	0x4C1B    LDR	R4, [PC, #108]
0x309A	0x6824    LDR	R4, [R4, #0]
0x309C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 3534 :: 		TFT_Set_Index_Ptr(0x36);          // memory access control
0x309E	0x2036    MOVS	R0, #54
0x30A0	0x4C18    LDR	R4, [PC, #96]
0x30A2	0x6824    LDR	R4, [R4, #0]
0x30A4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 3535 :: 		if (TFT_DISP_WIDTH < TFT_DISP_HEIGHT)
0x30A6	0x4819    LDR	R0, [PC, #100]
0x30A8	0x8801    LDRH	R1, [R0, #0]
0x30AA	0x4819    LDR	R0, [PC, #100]
0x30AC	0x8800    LDRH	R0, [R0, #0]
0x30AE	0x4288    CMP	R0, R1
0x30B0	0xD20C    BCS	L___Lib_TFT_Defs_TFT_SSD1963_Board_50_70_Reset227
;__Lib_TFT_Defs.c, 3536 :: 		if (Is_TFT_Rotated_180())
0x30B2	0xF7FDFF7D  BL	_Is_TFT_Rotated_180+0
0x30B6	0xB120    CBZ	R0, L___Lib_TFT_Defs_TFT_SSD1963_Board_50_70_Reset228
;__Lib_TFT_Defs.c, 3537 :: 		TFT_Write_Command_Ptr(0xA0);
0x30B8	0x20A0    MOVS	R0, #160
0x30BA	0x4C13    LDR	R4, [PC, #76]
0x30BC	0x6824    LDR	R4, [R4, #0]
0x30BE	0x47A0    BLX	R4
0x30C0	0xE003    B	L___Lib_TFT_Defs_TFT_SSD1963_Board_50_70_Reset229
L___Lib_TFT_Defs_TFT_SSD1963_Board_50_70_Reset228:
;__Lib_TFT_Defs.c, 3539 :: 		TFT_Write_Command_Ptr(0x60);
0x30C2	0x2060    MOVS	R0, #96
0x30C4	0x4C10    LDR	R4, [PC, #64]
0x30C6	0x6824    LDR	R4, [R4, #0]
0x30C8	0x47A0    BLX	R4
L___Lib_TFT_Defs_TFT_SSD1963_Board_50_70_Reset229:
0x30CA	0xE00B    B	L___Lib_TFT_Defs_TFT_SSD1963_Board_50_70_Reset230
L___Lib_TFT_Defs_TFT_SSD1963_Board_50_70_Reset227:
;__Lib_TFT_Defs.c, 3541 :: 		if (Is_TFT_Rotated_180())
0x30CC	0xF7FDFF70  BL	_Is_TFT_Rotated_180+0
0x30D0	0xB120    CBZ	R0, L___Lib_TFT_Defs_TFT_SSD1963_Board_50_70_Reset231
;__Lib_TFT_Defs.c, 3542 :: 		TFT_Write_Command_Ptr(0x00);
0x30D2	0x2000    MOVS	R0, #0
0x30D4	0x4C0C    LDR	R4, [PC, #48]
0x30D6	0x6824    LDR	R4, [R4, #0]
0x30D8	0x47A0    BLX	R4
0x30DA	0xE003    B	L___Lib_TFT_Defs_TFT_SSD1963_Board_50_70_Reset232
L___Lib_TFT_Defs_TFT_SSD1963_Board_50_70_Reset231:
;__Lib_TFT_Defs.c, 3544 :: 		TFT_Write_Command_Ptr(0xC0);
0x30DC	0x20C0    MOVS	R0, #192
0x30DE	0x4C0A    LDR	R4, [PC, #40]
0x30E0	0x6824    LDR	R4, [R4, #0]
0x30E2	0x47A0    BLX	R4
L___Lib_TFT_Defs_TFT_SSD1963_Board_50_70_Reset232:
L___Lib_TFT_Defs_TFT_SSD1963_Board_50_70_Reset230:
;__Lib_TFT_Defs.c, 3546 :: 		TFT_Set_Index_Ptr(0x29);                //SET display on
0x30E4	0x2029    MOVS	R0, #41
0x30E6	0x4C07    LDR	R4, [PC, #28]
0x30E8	0x6824    LDR	R4, [R4, #0]
0x30EA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 3547 :: 		TFT_CS = 1;
0x30EC	0x2101    MOVS	R1, #1
0x30EE	0xB249    SXTB	R1, R1
0x30F0	0x4803    LDR	R0, [PC, #12]
0x30F2	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 3548 :: 		}
L_end_TFT_SSD1963_Board_50_70_Reset:
0x30F4	0xF8DDE000  LDR	LR, [SP, #0]
0x30F8	0xB001    ADD	SP, SP, #4
0x30FA	0x4770    BX	LR
0x30FC	0x82B84242  	TFT_RST+0
0x3100	0x82B44242  	TFT_CS+0
0x3104	0x02502000  	_TFT_Set_Index_Ptr+0
0x3108	0x02542000  	_TFT_Write_Command_Ptr+0
0x310C	0x02122000  	_TFT_DISP_HEIGHT+0
0x3110	0x02102000  	_TFT_DISP_WIDTH+0
; end of __Lib_TFT_Defs_TFT_SSD1963_Board_50_70_Reset
_Set_Index:
;pressure_driver.c, 38 :: 		void Set_Index(unsigned short index) {
; index start address is: 0 (R0)
0x1998	0xB081    SUB	SP, SP, #4
0x199A	0xF8CDE000  STR	LR, [SP, #0]
; index end address is: 0 (R0)
; index start address is: 0 (R0)
;pressure_driver.c, 39 :: 		TFT_RS = 0;
0x199E	0x2200    MOVS	R2, #0
0x19A0	0xB252    SXTB	R2, R2
0x19A2	0x4909    LDR	R1, [PC, #36]
0x19A4	0x600A    STR	R2, [R1, #0]
;pressure_driver.c, 40 :: 		Write_to_Data_Lines(0, index);
0x19A6	0xB2C1    UXTB	R1, R0
; index end address is: 0 (R0)
0x19A8	0x2000    MOVS	R0, #0
0x19AA	0xF7FFFA83  BL	_Write_to_Data_Lines+0
;pressure_driver.c, 41 :: 		TFT_WR = 0;
0x19AE	0x2200    MOVS	R2, #0
0x19B0	0xB252    SXTB	R2, R2
0x19B2	0x4906    LDR	R1, [PC, #24]
0x19B4	0x600A    STR	R2, [R1, #0]
;pressure_driver.c, 42 :: 		asm nop;
0x19B6	0xBF00    NOP
;pressure_driver.c, 43 :: 		TFT_WR = 1;
0x19B8	0x2201    MOVS	R2, #1
0x19BA	0xB252    SXTB	R2, R2
0x19BC	0x4903    LDR	R1, [PC, #12]
0x19BE	0x600A    STR	R2, [R1, #0]
;pressure_driver.c, 44 :: 		}
L_end_Set_Index:
0x19C0	0xF8DDE000  LDR	LR, [SP, #0]
0x19C4	0xB001    ADD	SP, SP, #4
0x19C6	0x4770    BX	LR
0x19C8	0x82BC4242  	GPIOF_ODR+0
0x19CC	0x82AC4242  	GPIOF_ODR+0
; end of _Set_Index
_Write_to_Data_Lines:
;pressure_driver.c, 34 :: 		void Write_to_Data_Lines(unsigned char _hi, unsigned char _lo) {
; _lo start address is: 4 (R1)
; _hi start address is: 0 (R0)
; _lo end address is: 4 (R1)
; _hi end address is: 0 (R0)
; _hi start address is: 0 (R0)
; _lo start address is: 4 (R1)
;pressure_driver.c, 35 :: 		GPIOE_ODR = (unsigned int) (_lo | (_hi << 8));
0x0EB4	0x0202    LSLS	R2, R0, #8
0x0EB6	0xB292    UXTH	R2, R2
; _hi end address is: 0 (R0)
0x0EB8	0xEA410302  ORR	R3, R1, R2, LSL #0
0x0EBC	0xB29B    UXTH	R3, R3
; _lo end address is: 4 (R1)
0x0EBE	0x4A01    LDR	R2, [PC, #4]
0x0EC0	0x6013    STR	R3, [R2, #0]
;pressure_driver.c, 36 :: 		}
L_end_Write_to_Data_Lines:
0x0EC2	0x4770    BX	LR
0x0EC4	0x10144002  	GPIOE_ODR+0
; end of _Write_to_Data_Lines
_Write_Command:
;pressure_driver.c, 46 :: 		void Write_Command(unsigned short cmd) {
; cmd start address is: 0 (R0)
0x1C7C	0xB081    SUB	SP, SP, #4
0x1C7E	0xF8CDE000  STR	LR, [SP, #0]
; cmd end address is: 0 (R0)
; cmd start address is: 0 (R0)
;pressure_driver.c, 47 :: 		TFT_RS = 1;
0x1C82	0x2201    MOVS	R2, #1
0x1C84	0xB252    SXTB	R2, R2
0x1C86	0x4909    LDR	R1, [PC, #36]
0x1C88	0x600A    STR	R2, [R1, #0]
;pressure_driver.c, 48 :: 		Write_to_Data_Lines(0, cmd);
0x1C8A	0xB2C1    UXTB	R1, R0
; cmd end address is: 0 (R0)
0x1C8C	0x2000    MOVS	R0, #0
0x1C8E	0xF7FFF911  BL	_Write_to_Data_Lines+0
;pressure_driver.c, 49 :: 		TFT_WR = 0;
0x1C92	0x2200    MOVS	R2, #0
0x1C94	0xB252    SXTB	R2, R2
0x1C96	0x4906    LDR	R1, [PC, #24]
0x1C98	0x600A    STR	R2, [R1, #0]
;pressure_driver.c, 50 :: 		asm nop;
0x1C9A	0xBF00    NOP
;pressure_driver.c, 51 :: 		TFT_WR = 1;
0x1C9C	0x2201    MOVS	R2, #1
0x1C9E	0xB252    SXTB	R2, R2
0x1CA0	0x4903    LDR	R1, [PC, #12]
0x1CA2	0x600A    STR	R2, [R1, #0]
;pressure_driver.c, 52 :: 		}
L_end_Write_Command:
0x1CA4	0xF8DDE000  LDR	LR, [SP, #0]
0x1CA8	0xB001    ADD	SP, SP, #4
0x1CAA	0x4770    BX	LR
0x1CAC	0x82BC4242  	GPIOF_ODR+0
0x1CB0	0x82AC4242  	GPIOF_ODR+0
; end of _Write_Command
__Lib_USB_32F4xx_USBD_USR_DeviceReset:
;usbd_usr.c, 176 :: 		
; speed start address is: 0 (R0)
0x1C64	0xB081    SUB	SP, SP, #4
; speed end address is: 0 (R0)
; speed start address is: 0 (R0)
;usbd_usr.c, 178 :: 		
0x1C66	0xE002    B	L___Lib_USB_32F4xx_USBD_USR_DeviceReset31
; speed end address is: 0 (R0)
;usbd_usr.c, 180 :: 		
L___Lib_USB_32F4xx_USBD_USR_DeviceReset33:
;usbd_usr.c, 182 :: 		
0x1C68	0xE006    B	L___Lib_USB_32F4xx_USBD_USR_DeviceReset32
;usbd_usr.c, 184 :: 		
L___Lib_USB_32F4xx_USBD_USR_DeviceReset34:
;usbd_usr.c, 186 :: 		
0x1C6A	0xE005    B	L___Lib_USB_32F4xx_USBD_USR_DeviceReset32
;usbd_usr.c, 187 :: 		
L___Lib_USB_32F4xx_USBD_USR_DeviceReset35:
;usbd_usr.c, 189 :: 		
0x1C6C	0xE004    B	L___Lib_USB_32F4xx_USBD_USR_DeviceReset32
;usbd_usr.c, 190 :: 		
L___Lib_USB_32F4xx_USBD_USR_DeviceReset31:
; speed start address is: 0 (R0)
0x1C6E	0x2800    CMP	R0, #0
0x1C70	0xD0FA    BEQ	L___Lib_USB_32F4xx_USBD_USR_DeviceReset33
0x1C72	0x2801    CMP	R0, #1
0x1C74	0xD0F9    BEQ	L___Lib_USB_32F4xx_USBD_USR_DeviceReset34
; speed end address is: 0 (R0)
0x1C76	0xE7F9    B	L___Lib_USB_32F4xx_USBD_USR_DeviceReset35
L___Lib_USB_32F4xx_USBD_USR_DeviceReset32:
;usbd_usr.c, 191 :: 		
L_end_USBD_USR_DeviceReset:
0x1C78	0xB001    ADD	SP, SP, #4
0x1C7A	0x4770    BX	LR
; end of __Lib_USB_32F4xx_USBD_USR_DeviceReset
_TFT_Set_Index:
;__Lib_TFT_Defs.c, 70 :: 		void TFT_Set_Index(unsigned short index) {
; index start address is: 0 (R0)
0x18C4	0xB081    SUB	SP, SP, #4
0x18C6	0xF8CDE000  STR	LR, [SP, #0]
; index end address is: 0 (R0)
; index start address is: 0 (R0)
;__Lib_TFT_Defs.c, 71 :: 		TFT_RS = 0;
0x18CA	0x2200    MOVS	R2, #0
0x18CC	0xB252    SXTB	R2, R2
0x18CE	0x4908    LDR	R1, [PC, #32]
0x18D0	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 72 :: 		Write_to_Port(index);
; index end address is: 0 (R0)
0x18D2	0xF7FFFAE3  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 73 :: 		TFT_Write_Strobe();
0x18D6	0x2200    MOVS	R2, #0
0x18D8	0xB252    SXTB	R2, R2
0x18DA	0x4906    LDR	R1, [PC, #24]
0x18DC	0x600A    STR	R2, [R1, #0]
0x18DE	0xBF00    NOP
0x18E0	0x2201    MOVS	R2, #1
0x18E2	0xB252    SXTB	R2, R2
0x18E4	0x4903    LDR	R1, [PC, #12]
0x18E6	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 74 :: 		}
L_end_TFT_Set_Index:
0x18E8	0xF8DDE000  LDR	LR, [SP, #0]
0x18EC	0xB001    ADD	SP, SP, #4
0x18EE	0x4770    BX	LR
0x18F0	0x82BC4242  	TFT_RS+0
0x18F4	0x82AC4242  	TFT_WR+0
; end of _TFT_Set_Index
__Lib_TFT_Defs_Write_to_Port:
;__Lib_TFT_Defs.c, 50 :: 		static void Write_to_Port(char value) {
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
;__Lib_TFT_Defs.c, 53 :: 		temp &= 0xFF00;
0x0E9C	0x4A04    LDR	R2, [PC, #16]
0x0E9E	0x8811    LDRH	R1, [R2, #0]
0x0EA0	0xF401417F  AND	R1, R1, #65280
0x0EA4	0xB289    UXTH	R1, R1
;__Lib_TFT_Defs.c, 54 :: 		TFT_DataPort = value | temp;
0x0EA6	0xEA400101  ORR	R1, R0, R1, LSL #0
; value end address is: 0 (R0)
0x0EAA	0x8011    STRH	R1, [R2, #0]
;__Lib_TFT_Defs.c, 55 :: 		}
L_end_Write_to_Port:
0x0EAC	0x4770    BX	LR
0x0EAE	0xBF00    NOP
0x0EB0	0x10144002  	TFT_DataPort+0
; end of __Lib_TFT_Defs_Write_to_Port
_TFT_Write_Command:
;__Lib_TFT_Defs.c, 80 :: 		void TFT_Write_Command(unsigned short cmd) {
; cmd start address is: 0 (R0)
0x1890	0xB081    SUB	SP, SP, #4
0x1892	0xF8CDE000  STR	LR, [SP, #0]
; cmd end address is: 0 (R0)
; cmd start address is: 0 (R0)
;__Lib_TFT_Defs.c, 81 :: 		TFT_RS = 1;
0x1896	0x2201    MOVS	R2, #1
0x1898	0xB252    SXTB	R2, R2
0x189A	0x4908    LDR	R1, [PC, #32]
0x189C	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 82 :: 		Write_to_Port(cmd);
; cmd end address is: 0 (R0)
0x189E	0xF7FFFAFD  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 83 :: 		TFT_Write_Strobe();
0x18A2	0x2200    MOVS	R2, #0
0x18A4	0xB252    SXTB	R2, R2
0x18A6	0x4906    LDR	R1, [PC, #24]
0x18A8	0x600A    STR	R2, [R1, #0]
0x18AA	0xBF00    NOP
0x18AC	0x2201    MOVS	R2, #1
0x18AE	0xB252    SXTB	R2, R2
0x18B0	0x4903    LDR	R1, [PC, #12]
0x18B2	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 84 :: 		}
L_end_TFT_Write_Command:
0x18B4	0xF8DDE000  LDR	LR, [SP, #0]
0x18B8	0xB001    ADD	SP, SP, #4
0x18BA	0x4770    BX	LR
0x18BC	0x82BC4242  	TFT_RS+0
0x18C0	0x82AC4242  	TFT_WR+0
; end of _TFT_Write_Command
_TFT_SSD1963_8bit_Set_Index:
;__Lib_TFT_Defs.c, 3770 :: 		void TFT_SSD1963_8bit_Set_Index(unsigned short index) {
; index start address is: 0 (R0)
0x1948	0xB081    SUB	SP, SP, #4
0x194A	0xF8CDE000  STR	LR, [SP, #0]
; index end address is: 0 (R0)
; index start address is: 0 (R0)
;__Lib_TFT_Defs.c, 3771 :: 		Delay_1us(); Delay_1us();
0x194E	0xF7FFFAC3  BL	_Delay_1us+0
0x1952	0xF7FFFAC1  BL	_Delay_1us+0
;__Lib_TFT_Defs.c, 3772 :: 		TFT_CS = 0;
0x1956	0x2300    MOVS	R3, #0
0x1958	0xB25B    SXTB	R3, R3
0x195A	0x490B    LDR	R1, [PC, #44]
0x195C	0x600B    STR	R3, [R1, #0]
;__Lib_TFT_Defs.c, 3773 :: 		TFT_RD = 1;
0x195E	0x2201    MOVS	R2, #1
0x1960	0xB252    SXTB	R2, R2
0x1962	0x490A    LDR	R1, [PC, #40]
0x1964	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3774 :: 		TFT_RS = 0;
0x1966	0x490A    LDR	R1, [PC, #40]
0x1968	0x600B    STR	R3, [R1, #0]
;__Lib_TFT_Defs.c, 3775 :: 		Write_to_Port(index);
; index end address is: 0 (R0)
0x196A	0xF7FFFA97  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 3776 :: 		TFT_WR = 0;
0x196E	0x2200    MOVS	R2, #0
0x1970	0xB252    SXTB	R2, R2
0x1972	0x4908    LDR	R1, [PC, #32]
0x1974	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3777 :: 		TFT_WR = 1;
0x1976	0x2201    MOVS	R2, #1
0x1978	0xB252    SXTB	R2, R2
0x197A	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3778 :: 		TFT_CS = 1;
0x197C	0x4902    LDR	R1, [PC, #8]
0x197E	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3779 :: 		}
L_end_TFT_SSD1963_8bit_Set_Index:
0x1980	0xF8DDE000  LDR	LR, [SP, #0]
0x1984	0xB001    ADD	SP, SP, #4
0x1986	0x4770    BX	LR
0x1988	0x82B44242  	TFT_CS+0
0x198C	0x82B04242  	TFT_RD+0
0x1990	0x82BC4242  	TFT_RS+0
0x1994	0x82AC4242  	TFT_WR+0
; end of _TFT_SSD1963_8bit_Set_Index
_Delay_1us:
;__Lib_Delays.c, 13 :: 		void Delay_1us() {
;__Lib_Delays.c, 14 :: 		Delay_us(1);
0x0ED8	0xF2400736  MOVW	R7, #54
0x0EDC	0xF2C00700  MOVT	R7, #0
L_Delay_1us0:
0x0EE0	0x1E7F    SUBS	R7, R7, #1
0x0EE2	0xD1FD    BNE	L_Delay_1us0
0x0EE4	0xBF00    NOP
0x0EE6	0xBF00    NOP
0x0EE8	0xBF00    NOP
0x0EEA	0xBF00    NOP
0x0EEC	0xBF00    NOP
;__Lib_Delays.c, 15 :: 		}
L_end_Delay_1us:
0x0EEE	0x4770    BX	LR
; end of _Delay_1us
_TFT_SSD1963YT_8bit_Write_Command:
;__Lib_TFT_Defs.c, 3785 :: 		void TFT_SSD1963YT_8bit_Write_Command(unsigned char command) {
; command start address is: 0 (R0)
0x18F8	0xB081    SUB	SP, SP, #4
0x18FA	0xF8CDE000  STR	LR, [SP, #0]
; command end address is: 0 (R0)
; command start address is: 0 (R0)
;__Lib_TFT_Defs.c, 3786 :: 		TFT_CS = 0;
0x18FE	0x2200    MOVS	R2, #0
0x1900	0xB252    SXTB	R2, R2
0x1902	0x490D    LDR	R1, [PC, #52]
0x1904	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3787 :: 		TFT_RD = 1;
0x1906	0x2201    MOVS	R2, #1
0x1908	0xB252    SXTB	R2, R2
0x190A	0x490C    LDR	R1, [PC, #48]
0x190C	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3788 :: 		TFT_RS = 1;
0x190E	0x490C    LDR	R1, [PC, #48]
0x1910	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3789 :: 		Write_to_Port(command);
; command end address is: 0 (R0)
0x1912	0xF7FFFAC3  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 3790 :: 		TFT_WR = 0;
0x1916	0x2200    MOVS	R2, #0
0x1918	0xB252    SXTB	R2, R2
0x191A	0x490A    LDR	R1, [PC, #40]
0x191C	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3791 :: 		TFT_WR = 1;
0x191E	0x2201    MOVS	R2, #1
0x1920	0xB252    SXTB	R2, R2
0x1922	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3792 :: 		TFT_CS = 1;
0x1924	0x4904    LDR	R1, [PC, #16]
0x1926	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3793 :: 		Delay_1us(); Delay_1us();
0x1928	0xF7FFFAD6  BL	_Delay_1us+0
0x192C	0xF7FFFAD4  BL	_Delay_1us+0
;__Lib_TFT_Defs.c, 3794 :: 		}
L_end_TFT_SSD1963YT_8bit_Write_Command:
0x1930	0xF8DDE000  LDR	LR, [SP, #0]
0x1934	0xB001    ADD	SP, SP, #4
0x1936	0x4770    BX	LR
0x1938	0x82B44242  	TFT_CS+0
0x193C	0x82B04242  	TFT_RD+0
0x1940	0x82BC4242  	TFT_RS+0
0x1944	0x82AC4242  	TFT_WR+0
; end of _TFT_SSD1963YT_8bit_Write_Command
fusion_v8_STM32F407ZG__setAN_1:
;__fuv8_stm32f407zg_gpio.c, 41 :: 		static void _setAN_1  (uint8_t value)   { GPIOA_ODR.B4  = value; }//A3
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x10F8	0x4901    LDR	R1, [PC, #4]
0x10FA	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setAN_1:
0x10FC	0x4770    BX	LR
0x10FE	0xBF00    NOP
0x1100	0x02904240  	GPIOA_ODR+0
; end of fusion_v8_STM32F407ZG__setAN_1
fusion_v8_STM32F407ZG__setRST_1:
;__fuv8_stm32f407zg_gpio.c, 42 :: 		static void _setRST_1 (uint8_t value)   { GPIOC_ODR.B2  = value; }//E11
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0F0C	0x4901    LDR	R1, [PC, #4]
0x0F0E	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRST_1:
0x0F10	0x4770    BX	LR
0x0F12	0xBF00    NOP
0x0F14	0x02884241  	GPIOC_ODR+0
; end of fusion_v8_STM32F407ZG__setRST_1
fusion_v8_STM32F407ZG__setCS_1:
;__fuv8_stm32f407zg_gpio.c, 43 :: 		static void _setCS_1  (uint8_t value)   { GPIOB_ODR.B12 = value; }//A4
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0F48	0x4901    LDR	R1, [PC, #4]
0x0F4A	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setCS_1:
0x0F4C	0x4770    BX	LR
0x0F4E	0xBF00    NOP
0x0F50	0x82B04240  	GPIOB_ODR+0
; end of fusion_v8_STM32F407ZG__setCS_1
fusion_v8_STM32F407ZG__setSCK_1:
;__fuv8_stm32f407zg_gpio.c, 44 :: 		static void _setSCK_1 (uint8_t value)   { GPIOA_ODR.B5  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0F3C	0x4901    LDR	R1, [PC, #4]
0x0F3E	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCK_1:
0x0F40	0x4770    BX	LR
0x0F42	0xBF00    NOP
0x0F44	0x02944240  	GPIOA_ODR+0
; end of fusion_v8_STM32F407ZG__setSCK_1
fusion_v8_STM32F407ZG__setMISO_1:
;__fuv8_stm32f407zg_gpio.c, 45 :: 		static void _setMISO_1(uint8_t value)   { GPIOA_ODR.B6  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1D50	0x4901    LDR	R1, [PC, #4]
0x1D52	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMISO_1:
0x1D54	0x4770    BX	LR
0x1D56	0xBF00    NOP
0x1D58	0x02984240  	GPIOA_ODR+0
; end of fusion_v8_STM32F407ZG__setMISO_1
fusion_v8_STM32F407ZG__setMOSI_1:
;__fuv8_stm32f407zg_gpio.c, 46 :: 		static void _setMOSI_1(uint8_t value)   { GPIOB_ODR.B5  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1D5C	0x4901    LDR	R1, [PC, #4]
0x1D5E	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMOSI_1:
0x1D60	0x4770    BX	LR
0x1D62	0xBF00    NOP
0x1D64	0x82944240  	GPIOB_ODR+0
; end of fusion_v8_STM32F407ZG__setMOSI_1
fusion_v8_STM32F407ZG__setPWM_1:
;__fuv8_stm32f407zg_gpio.c, 47 :: 		static void _setPWM_1 (uint8_t value)   { GPIOD_ODR.B12 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1D44	0x4901    LDR	R1, [PC, #4]
0x1D46	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setPWM_1:
0x1D48	0x4770    BX	LR
0x1D4A	0xBF00    NOP
0x1D4C	0x82B04241  	GPIOD_ODR+0
; end of fusion_v8_STM32F407ZG__setPWM_1
fusion_v8_STM32F407ZG__setINT_1:
;__fuv8_stm32f407zg_gpio.c, 48 :: 		static void _setINT_1 (uint8_t value)   { GPIOG_ODR.B0  = value; }//D3
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1D2C	0x4901    LDR	R1, [PC, #4]
0x1D2E	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setINT_1:
0x1D30	0x4770    BX	LR
0x1D32	0xBF00    NOP
0x1D34	0x02804243  	GPIOG_ODR+0
; end of fusion_v8_STM32F407ZG__setINT_1
fusion_v8_STM32F407ZG__setRX_1:
;__fuv8_stm32f407zg_gpio.c, 49 :: 		static void _setRX_1  (uint8_t value)   { GPIOA_ODR.B3  = value; }//B7
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1D38	0x4901    LDR	R1, [PC, #4]
0x1D3A	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRX_1:
0x1D3C	0x4770    BX	LR
0x1D3E	0xBF00    NOP
0x1D40	0x028C4240  	GPIOA_ODR+0
; end of fusion_v8_STM32F407ZG__setRX_1
fusion_v8_STM32F407ZG__setTX_1:
;__fuv8_stm32f407zg_gpio.c, 50 :: 		static void _setTX_1  (uint8_t value)   { GPIOD_ODR.B5  = value; }//B6
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1D8C	0x4901    LDR	R1, [PC, #4]
0x1D8E	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setTX_1:
0x1D90	0x4770    BX	LR
0x1D92	0xBF00    NOP
0x1D94	0x82944241  	GPIOD_ODR+0
; end of fusion_v8_STM32F407ZG__setTX_1
fusion_v8_STM32F407ZG__setSCL_1:
;__fuv8_stm32f407zg_gpio.c, 51 :: 		static void _setSCL_1 (uint8_t value)   { GPIOF_ODR.B1  = value; }//B8
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1D98	0x4901    LDR	R1, [PC, #4]
0x1D9A	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCL_1:
0x1D9C	0x4770    BX	LR
0x1D9E	0xBF00    NOP
0x1DA0	0x82844242  	GPIOF_ODR+0
; end of fusion_v8_STM32F407ZG__setSCL_1
fusion_v8_STM32F407ZG__setSDA_1:
;__fuv8_stm32f407zg_gpio.c, 52 :: 		static void _setSDA_1 (uint8_t value)   { GPIOF_ODR.B0  = value; }//B9
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1D80	0x4901    LDR	R1, [PC, #4]
0x1D82	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSDA_1:
0x1D84	0x4770    BX	LR
0x1D86	0xBF00    NOP
0x1D88	0x82804242  	GPIOF_ODR+0
; end of fusion_v8_STM32F407ZG__setSDA_1
fusion_v8_STM32F407ZG__setAN_2:
;__fuv8_stm32f407zg_gpio.c, 66 :: 		static void _setAN_2  (uint8_t value)   { GPIOB_ODR.B0  = value; }//C0
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1D68	0x4901    LDR	R1, [PC, #4]
0x1D6A	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setAN_2:
0x1D6C	0x4770    BX	LR
0x1D6E	0xBF00    NOP
0x1D70	0x82804240  	GPIOB_ODR+0
; end of fusion_v8_STM32F407ZG__setAN_2
fusion_v8_STM32F407ZG__setRST_2:
;__fuv8_stm32f407zg_gpio.c, 67 :: 		static void _setRST_2 (uint8_t value)   { GPIOC_ODR.B3  = value; }//E12
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1D74	0x4901    LDR	R1, [PC, #4]
0x1D76	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRST_2:
0x1D78	0x4770    BX	LR
0x1D7A	0xBF00    NOP
0x1D7C	0x028C4241  	GPIOC_ODR+0
; end of fusion_v8_STM32F407ZG__setRST_2
fusion_v8_STM32F407ZG__setCS_2:
;__fuv8_stm32f407zg_gpio.c, 68 :: 		static void _setCS_2  (uint8_t value)   { GPIOA_ODR.B15 = value; }//B2
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1CD8	0x4901    LDR	R1, [PC, #4]
0x1CDA	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setCS_2:
0x1CDC	0x4770    BX	LR
0x1CDE	0xBF00    NOP
0x1CE0	0x02BC4240  	GPIOA_ODR+0
; end of fusion_v8_STM32F407ZG__setCS_2
fusion_v8_STM32F407ZG__setSCK_2:
;__fuv8_stm32f407zg_gpio.c, 69 :: 		static void _setSCK_2 (uint8_t value)   { GPIOA_ODR.B5  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1CE4	0x4901    LDR	R1, [PC, #4]
0x1CE6	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCK_2:
0x1CE8	0x4770    BX	LR
0x1CEA	0xBF00    NOP
0x1CEC	0x02944240  	GPIOA_ODR+0
; end of fusion_v8_STM32F407ZG__setSCK_2
fusion_v8_STM32F407ZG__setMISO_2:
;__fuv8_stm32f407zg_gpio.c, 70 :: 		static void _setMISO_2(uint8_t value)   { GPIOA_ODR.B6  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1CCC	0x4901    LDR	R1, [PC, #4]
0x1CCE	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMISO_2:
0x1CD0	0x4770    BX	LR
0x1CD2	0xBF00    NOP
0x1CD4	0x02984240  	GPIOA_ODR+0
; end of fusion_v8_STM32F407ZG__setMISO_2
fusion_v8_STM32F407ZG__setMOSI_2:
;__fuv8_stm32f407zg_gpio.c, 71 :: 		static void _setMOSI_2(uint8_t value)   { GPIOB_ODR.B5  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1CB4	0x4901    LDR	R1, [PC, #4]
0x1CB6	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMOSI_2:
0x1CB8	0x4770    BX	LR
0x1CBA	0xBF00    NOP
0x1CBC	0x82944240  	GPIOB_ODR+0
; end of fusion_v8_STM32F407ZG__setMOSI_2
fusion_v8_STM32F407ZG__setPWM_2:
;__fuv8_stm32f407zg_gpio.c, 72 :: 		static void _setPWM_2 (uint8_t value)   { GPIOD_ODR.B12 = value; }//D13
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1CC0	0x4901    LDR	R1, [PC, #4]
0x1CC2	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setPWM_2:
0x1CC4	0x4770    BX	LR
0x1CC6	0xBF00    NOP
0x1CC8	0x82B04241  	GPIOD_ODR+0
; end of fusion_v8_STM32F407ZG__setPWM_2
fusion_v8_STM32F407ZG__setINT_2:
;__fuv8_stm32f407zg_gpio.c, 73 :: 		static void _setINT_2 (uint8_t value)   { GPIOG_ODR.B1  = value; }//D4
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1D14	0x4901    LDR	R1, [PC, #4]
0x1D16	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setINT_2:
0x1D18	0x4770    BX	LR
0x1D1A	0xBF00    NOP
0x1D1C	0x02844243  	GPIOG_ODR+0
; end of fusion_v8_STM32F407ZG__setINT_2
fusion_v8_STM32F407ZG__setRX_2:
;__fuv8_stm32f407zg_gpio.c, 74 :: 		static void _setRX_2  (uint8_t value)   { GPIOA_ODR.B3  = value; }//D6
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1D20	0x4901    LDR	R1, [PC, #4]
0x1D22	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRX_2:
0x1D24	0x4770    BX	LR
0x1D26	0xBF00    NOP
0x1D28	0x028C4240  	GPIOA_ODR+0
; end of fusion_v8_STM32F407ZG__setRX_2
fusion_v8_STM32F407ZG__setTX_2:
;__fuv8_stm32f407zg_gpio.c, 75 :: 		static void _setTX_2  (uint8_t value)   { GPIOD_ODR.B5  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1D08	0x4901    LDR	R1, [PC, #4]
0x1D0A	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setTX_2:
0x1D0C	0x4770    BX	LR
0x1D0E	0xBF00    NOP
0x1D10	0x82944241  	GPIOD_ODR+0
; end of fusion_v8_STM32F407ZG__setTX_2
fusion_v8_STM32F407ZG__setSCL_2:
;__fuv8_stm32f407zg_gpio.c, 76 :: 		static void _setSCL_2 (uint8_t value)   { GPIOF_ODR.B1  = value; }//B8
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1CF0	0x4901    LDR	R1, [PC, #4]
0x1CF2	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCL_2:
0x1CF4	0x4770    BX	LR
0x1CF6	0xBF00    NOP
0x1CF8	0x82844242  	GPIOF_ODR+0
; end of fusion_v8_STM32F407ZG__setSCL_2
fusion_v8_STM32F407ZG__setSDA_2:
;__fuv8_stm32f407zg_gpio.c, 77 :: 		static void _setSDA_2 (uint8_t value)   { GPIOF_ODR.B0  = value; }//B9
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1CFC	0x4901    LDR	R1, [PC, #4]
0x1CFE	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSDA_2:
0x1D00	0x4770    BX	LR
0x1D02	0xBF00    NOP
0x1D04	0x82804242  	GPIOF_ODR+0
; end of fusion_v8_STM32F407ZG__setSDA_2
fusion_v8_STM32F407ZG__setAN_3:
;__fuv8_stm32f407zg_gpio.c, 91 :: 		static void _setAN_3  (uint8_t value)   { GPIOB_ODR.B1  = value; }//C2
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1DA4	0x4901    LDR	R1, [PC, #4]
0x1DA6	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setAN_3:
0x1DA8	0x4770    BX	LR
0x1DAA	0xBF00    NOP
0x1DAC	0x82844240  	GPIOB_ODR+0
; end of fusion_v8_STM32F407ZG__setAN_3
fusion_v8_STM32F407ZG__setRST_3:
;__fuv8_stm32f407zg_gpio.c, 92 :: 		static void _setRST_3 (uint8_t value)   { GPIOC_ODR.B13 = value; }//E13
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1E64	0x4901    LDR	R1, [PC, #4]
0x1E66	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRST_3:
0x1E68	0x4770    BX	LR
0x1E6A	0xBF00    NOP
0x1E6C	0x02B44241  	GPIOC_ODR+0
; end of fusion_v8_STM32F407ZG__setRST_3
fusion_v8_STM32F407ZG__setCS_3:
;__fuv8_stm32f407zg_gpio.c, 93 :: 		static void _setCS_3  (uint8_t value)   { GPIOF_ODR.B8  = value; }//B4
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1E28	0x4901    LDR	R1, [PC, #4]
0x1E2A	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setCS_3:
0x1E2C	0x4770    BX	LR
0x1E2E	0xBF00    NOP
0x1E30	0x82A04242  	GPIOF_ODR+0
; end of fusion_v8_STM32F407ZG__setCS_3
fusion_v8_STM32F407ZG__setSCK_3:
;__fuv8_stm32f407zg_gpio.c, 94 :: 		static void _setSCK_3 (uint8_t value)   { GPIOA_ODR.B5  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1E1C	0x4901    LDR	R1, [PC, #4]
0x1E1E	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCK_3:
0x1E20	0x4770    BX	LR
0x1E22	0xBF00    NOP
0x1E24	0x02944240  	GPIOA_ODR+0
; end of fusion_v8_STM32F407ZG__setSCK_3
fusion_v8_STM32F407ZG__setMISO_3:
;__fuv8_stm32f407zg_gpio.c, 95 :: 		static void _setMISO_3(uint8_t value)   { GPIOA_ODR.B6  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1E34	0x4901    LDR	R1, [PC, #4]
0x1E36	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMISO_3:
0x1E38	0x4770    BX	LR
0x1E3A	0xBF00    NOP
0x1E3C	0x02984240  	GPIOA_ODR+0
; end of fusion_v8_STM32F407ZG__setMISO_3
fusion_v8_STM32F407ZG__setMOSI_3:
;__fuv8_stm32f407zg_gpio.c, 96 :: 		static void _setMOSI_3(uint8_t value)   { GPIOB_ODR.B5  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1E40	0x4901    LDR	R1, [PC, #4]
0x1E42	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMOSI_3:
0x1E44	0x4770    BX	LR
0x1E46	0xBF00    NOP
0x1E48	0x82944240  	GPIOB_ODR+0
; end of fusion_v8_STM32F407ZG__setMOSI_3
fusion_v8_STM32F407ZG__setPWM_3:
;__fuv8_stm32f407zg_gpio.c, 97 :: 		static void _setPWM_3 (uint8_t value)   { GPIOB_ODR.B3  = value; }//D14
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1E58	0x4901    LDR	R1, [PC, #4]
0x1E5A	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setPWM_3:
0x1E5C	0x4770    BX	LR
0x1E5E	0xBF00    NOP
0x1E60	0x828C4240  	GPIOB_ODR+0
; end of fusion_v8_STM32F407ZG__setPWM_3
fusion_v8_STM32F407ZG__setINT_3:
;__fuv8_stm32f407zg_gpio.c, 98 :: 		static void _setINT_3 (uint8_t value)   { GPIOG_ODR.B2  = value; }//D2
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1DC8	0x4901    LDR	R1, [PC, #4]
0x1DCA	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setINT_3:
0x1DCC	0x4770    BX	LR
0x1DCE	0xBF00    NOP
0x1DD0	0x02884243  	GPIOG_ODR+0
; end of fusion_v8_STM32F407ZG__setINT_3
fusion_v8_STM32F407ZG__setRX_3:
;__fuv8_stm32f407zg_gpio.c, 99 :: 		static void _setRX_3  (uint8_t value)   { GPIOC_ODR.B7  = value; }//D9
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1DD4	0x4901    LDR	R1, [PC, #4]
0x1DD6	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRX_3:
0x1DD8	0x4770    BX	LR
0x1DDA	0xBF00    NOP
0x1DDC	0x029C4241  	GPIOC_ODR+0
; end of fusion_v8_STM32F407ZG__setRX_3
fusion_v8_STM32F407ZG__setTX_3:
;__fuv8_stm32f407zg_gpio.c, 100 :: 		static void _setTX_3  (uint8_t value)   { GPIOC_ODR.B6  = value; }//D8
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1DB0	0x4901    LDR	R1, [PC, #4]
0x1DB2	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setTX_3:
0x1DB4	0x4770    BX	LR
0x1DB6	0xBF00    NOP
0x1DB8	0x02984241  	GPIOC_ODR+0
; end of fusion_v8_STM32F407ZG__setTX_3
fusion_v8_STM32F407ZG__setSCL_3:
;__fuv8_stm32f407zg_gpio.c, 101 :: 		static void _setSCL_3 (uint8_t value)   { GPIOF_ODR.B1  = value; }//B8
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1DBC	0x4901    LDR	R1, [PC, #4]
0x1DBE	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCL_3:
0x1DC0	0x4770    BX	LR
0x1DC2	0xBF00    NOP
0x1DC4	0x82844242  	GPIOF_ODR+0
; end of fusion_v8_STM32F407ZG__setSCL_3
fusion_v8_STM32F407ZG__setSDA_3:
;__fuv8_stm32f407zg_gpio.c, 102 :: 		static void _setSDA_3 (uint8_t value)   { GPIOF_ODR.B0  = value; }//B9
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1E04	0x4901    LDR	R1, [PC, #4]
0x1E06	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSDA_3:
0x1E08	0x4770    BX	LR
0x1E0A	0xBF00    NOP
0x1E0C	0x82804242  	GPIOF_ODR+0
; end of fusion_v8_STM32F407ZG__setSDA_3
fusion_v8_STM32F407ZG__setAN_4:
;__fuv8_stm32f407zg_gpio.c, 116 :: 		static void _setAN_4  (uint8_t value)   { GPIOC_ODR.B0  = value; }//C3
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1DF8	0x4901    LDR	R1, [PC, #4]
0x1DFA	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setAN_4:
0x1DFC	0x4770    BX	LR
0x1DFE	0xBF00    NOP
0x1E00	0x02804241  	GPIOC_ODR+0
; end of fusion_v8_STM32F407ZG__setAN_4
fusion_v8_STM32F407ZG__setRST_4:
;__fuv8_stm32f407zg_gpio.c, 117 :: 		static void _setRST_4 (uint8_t value)   { GPIOG_ODR.B4  = value; }//E14
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1DEC	0x4901    LDR	R1, [PC, #4]
0x1DEE	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRST_4:
0x1DF0	0x4770    BX	LR
0x1DF2	0xBF00    NOP
0x1DF4	0x02904243  	GPIOG_ODR+0
; end of fusion_v8_STM32F407ZG__setRST_4
fusion_v8_STM32F407ZG__setCS_4:
;__fuv8_stm32f407zg_gpio.c, 118 :: 		static void _setCS_4  (uint8_t value)   { GPIOF_ODR.B8  = value; }//C13
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1E10	0x4901    LDR	R1, [PC, #4]
0x1E12	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setCS_4:
0x1E14	0x4770    BX	LR
0x1E16	0xBF00    NOP
0x1E18	0x82A04242  	GPIOF_ODR+0
; end of fusion_v8_STM32F407ZG__setCS_4
fusion_v8_STM32F407ZG__setSCK_4:
;__fuv8_stm32f407zg_gpio.c, 119 :: 		static void _setSCK_4 (uint8_t value)   { GPIOA_ODR.B5  = value; }//C10
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1DE0	0x4901    LDR	R1, [PC, #4]
0x1DE2	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCK_4:
0x1DE4	0x4770    BX	LR
0x1DE6	0xBF00    NOP
0x1DE8	0x02944240  	GPIOA_ODR+0
; end of fusion_v8_STM32F407ZG__setSCK_4
fusion_v8_STM32F407ZG__setMISO_4:
;__fuv8_stm32f407zg_gpio.c, 120 :: 		static void _setMISO_4(uint8_t value)   { GPIOA_ODR.B6  = value; }//C11
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1E4C	0x4901    LDR	R1, [PC, #4]
0x1E4E	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMISO_4:
0x1E50	0x4770    BX	LR
0x1E52	0xBF00    NOP
0x1E54	0x02984240  	GPIOA_ODR+0
; end of fusion_v8_STM32F407ZG__setMISO_4
fusion_v8_STM32F407ZG__setMOSI_4:
;__fuv8_stm32f407zg_gpio.c, 121 :: 		static void _setMOSI_4(uint8_t value)   { GPIOB_ODR.B5  = value; }//C12
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1E70	0x4901    LDR	R1, [PC, #4]
0x1E72	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMOSI_4:
0x1E74	0x4770    BX	LR
0x1E76	0xBF00    NOP
0x1E78	0x82944240  	GPIOB_ODR+0
; end of fusion_v8_STM32F407ZG__setMOSI_4
fusion_v8_STM32F407ZG__setPWM_4:
;__fuv8_stm32f407zg_gpio.c, 122 :: 		static void _setPWM_4 (uint8_t value)   { GPIOB_ODR.B4  = value; }//D15
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0FD4	0x4901    LDR	R1, [PC, #4]
0x0FD6	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setPWM_4:
0x0FD8	0x4770    BX	LR
0x0FDA	0xBF00    NOP
0x0FDC	0x82904240  	GPIOB_ODR+0
; end of fusion_v8_STM32F407ZG__setPWM_4
fusion_v8_STM32F407ZG__setINT_4:
;__fuv8_stm32f407zg_gpio.c, 123 :: 		static void _setINT_4 (uint8_t value)   { GPIOG_ODR.B3  = value; }//F3
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0FE0	0x4901    LDR	R1, [PC, #4]
0x0FE2	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setINT_4:
0x0FE4	0x4770    BX	LR
0x0FE6	0xBF00    NOP
0x0FE8	0x028C4243  	GPIOG_ODR+0
; end of fusion_v8_STM32F407ZG__setINT_4
fusion_v8_STM32F407ZG__setRX_4:
;__fuv8_stm32f407zg_gpio.c, 124 :: 		static void _setRX_4  (uint8_t value)   { GPIOC_ODR.B7  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0FBC	0x4901    LDR	R1, [PC, #4]
0x0FBE	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRX_4:
0x0FC0	0x4770    BX	LR
0x0FC2	0xBF00    NOP
0x0FC4	0x029C4241  	GPIOC_ODR+0
; end of fusion_v8_STM32F407ZG__setRX_4
fusion_v8_STM32F407ZG__setTX_4:
;__fuv8_stm32f407zg_gpio.c, 125 :: 		static void _setTX_4  (uint8_t value)   { GPIOC_ODR.B6  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0FC8	0x4901    LDR	R1, [PC, #4]
0x0FCA	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setTX_4:
0x0FCC	0x4770    BX	LR
0x0FCE	0xBF00    NOP
0x0FD0	0x02984241  	GPIOC_ODR+0
; end of fusion_v8_STM32F407ZG__setTX_4
fusion_v8_STM32F407ZG__setSCL_4:
;__fuv8_stm32f407zg_gpio.c, 126 :: 		static void _setSCL_4 (uint8_t value)   { GPIOF_ODR.B1  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0FEC	0x4901    LDR	R1, [PC, #4]
0x0FEE	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCL_4:
0x0FF0	0x4770    BX	LR
0x0FF2	0xBF00    NOP
0x0FF4	0x82844242  	GPIOF_ODR+0
; end of fusion_v8_STM32F407ZG__setSCL_4
fusion_v8_STM32F407ZG__setSDA_4:
;__fuv8_stm32f407zg_gpio.c, 127 :: 		static void _setSDA_4 (uint8_t value)   { GPIOF_ODR.B0  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1028	0x4901    LDR	R1, [PC, #4]
0x102A	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSDA_4:
0x102C	0x4770    BX	LR
0x102E	0xBF00    NOP
0x1030	0x82804242  	GPIOF_ODR+0
; end of fusion_v8_STM32F407ZG__setSDA_4
__Lib_TFT_Defs_TFT_Set_Pin_Directions:
;__Lib_TFT_Defs.c, 102 :: 		static void TFT_Set_Pin_Directions() {
0x1034	0xB081    SUB	SP, SP, #4
0x1036	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TFT_Defs.c, 105 :: 		MOVW  R0, #lo_addr(TFT_RST)
0x103A	0xF2414014  MOVW	R0, #lo_addr(TFT_RST+0)
;__Lib_TFT_Defs.c, 106 :: 		MOVT  R0, #hi_addr(TFT_RST)
0x103E	0xF2C40002  MOVT	R0, #hi_addr(TFT_RST+0)
;__Lib_TFT_Defs.c, 107 :: 		MOV   R1, #1
0x1042	0xF04F0101  MOV	R1, #1
;__Lib_TFT_Defs.c, 108 :: 		LSL   R1, R1, #bitPos(TFT_RST)
0x1046	0xEA4F3181  LSL	R1, R1, BitPos(TFT_RST+0)
;__Lib_TFT_Defs.c, 110 :: 		GPIO_Config(R0, R1, _GPIO_CFG_DIGITAL_OUTPUT);
0x104A	0x4A25    LDR	R2, [PC, #148]
0x104C	0xB289    UXTH	R1, R1
0x104E	0xF001FD59  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 113 :: 		TFT_RST = 0;
0x1052	0x2100    MOVS	R1, #0
0x1054	0xB249    SXTB	R1, R1
0x1056	0x4823    LDR	R0, [PC, #140]
0x1058	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 117 :: 		MOVW  R0, #lo_addr(TFT_RS)
0x105A	0xF2414014  MOVW	R0, #lo_addr(TFT_RS+0)
;__Lib_TFT_Defs.c, 118 :: 		MOVT  R0, #hi_addr(TFT_RS)
0x105E	0xF2C40002  MOVT	R0, #hi_addr(TFT_RS+0)
;__Lib_TFT_Defs.c, 119 :: 		MOV   R1, #1
0x1062	0xF04F0101  MOV	R1, #1
;__Lib_TFT_Defs.c, 120 :: 		LSL   R1, R1, #bitPos(TFT_RS)
0x1066	0xEA4F31C1  LSL	R1, R1, BitPos(TFT_RS+0)
;__Lib_TFT_Defs.c, 122 :: 		GPIO_Config(R0, R1, _GPIO_CFG_DIGITAL_OUTPUT);
0x106A	0x4A1D    LDR	R2, [PC, #116]
0x106C	0xB289    UXTH	R1, R1
0x106E	0xF001FD49  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 125 :: 		TFT_RS = 1;
0x1072	0x2101    MOVS	R1, #1
0x1074	0xB249    SXTB	R1, R1
0x1076	0x481C    LDR	R0, [PC, #112]
0x1078	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 129 :: 		MOVW  R0, #lo_addr(TFT_CS)
0x107A	0xF2414014  MOVW	R0, #lo_addr(TFT_CS+0)
;__Lib_TFT_Defs.c, 130 :: 		MOVT  R0, #hi_addr(TFT_CS)
0x107E	0xF2C40002  MOVT	R0, #hi_addr(TFT_CS+0)
;__Lib_TFT_Defs.c, 131 :: 		MOV   R1, #1
0x1082	0xF04F0101  MOV	R1, #1
;__Lib_TFT_Defs.c, 132 :: 		LSL   R1, R1, #bitPos(TFT_CS)
0x1086	0xEA4F3141  LSL	R1, R1, BitPos(TFT_CS+0)
;__Lib_TFT_Defs.c, 134 :: 		GPIO_Config(R0, R1, _GPIO_CFG_DIGITAL_OUTPUT);
0x108A	0x4A15    LDR	R2, [PC, #84]
0x108C	0xB289    UXTH	R1, R1
0x108E	0xF001FD39  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 137 :: 		TFT_CS = 1;
0x1092	0x2101    MOVS	R1, #1
0x1094	0xB249    SXTB	R1, R1
0x1096	0x4815    LDR	R0, [PC, #84]
0x1098	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 141 :: 		MOVW  R0, #lo_addr(TFT_RD)
0x109A	0xF2414014  MOVW	R0, #lo_addr(TFT_RD+0)
;__Lib_TFT_Defs.c, 142 :: 		MOVT  R0, #hi_addr(TFT_RD)
0x109E	0xF2C40002  MOVT	R0, #hi_addr(TFT_RD+0)
;__Lib_TFT_Defs.c, 143 :: 		MOV   R1, #1
0x10A2	0xF04F0101  MOV	R1, #1
;__Lib_TFT_Defs.c, 144 :: 		LSL   R1, R1, #bitPos(TFT_RD)
0x10A6	0xEA4F3101  LSL	R1, R1, BitPos(TFT_RD+0)
;__Lib_TFT_Defs.c, 146 :: 		GPIO_Config(R0, R1, _GPIO_CFG_DIGITAL_OUTPUT);
0x10AA	0x4A0D    LDR	R2, [PC, #52]
0x10AC	0xB289    UXTH	R1, R1
0x10AE	0xF001FD29  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 150 :: 		MOVW  R0, #lo_addr(TFT_WR)
0x10B2	0xF2414014  MOVW	R0, #lo_addr(TFT_WR+0)
;__Lib_TFT_Defs.c, 151 :: 		MOVT  R0, #hi_addr(TFT_WR)
0x10B6	0xF2C40002  MOVT	R0, #hi_addr(TFT_WR+0)
;__Lib_TFT_Defs.c, 152 :: 		MOV   R1, #1
0x10BA	0xF04F0101  MOV	R1, #1
;__Lib_TFT_Defs.c, 153 :: 		LSL   R1, R1, #bitPos(TFT_WR)
0x10BE	0xEA4F21C1  LSL	R1, R1, BitPos(TFT_WR+0)
;__Lib_TFT_Defs.c, 155 :: 		GPIO_Config(R0, R1, _GPIO_CFG_DIGITAL_OUTPUT);
0x10C2	0x4A07    LDR	R2, [PC, #28]
0x10C4	0xB289    UXTH	R1, R1
0x10C6	0xF001FD1D  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 157 :: 		TFT_RD = 1;
0x10CA	0x2101    MOVS	R1, #1
0x10CC	0xB249    SXTB	R1, R1
0x10CE	0x4808    LDR	R0, [PC, #32]
0x10D0	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 158 :: 		TFT_WR = 1;
0x10D2	0x4808    LDR	R0, [PC, #32]
0x10D4	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 159 :: 		}
L_end_TFT_Set_Pin_Directions:
0x10D6	0xF8DDE000  LDR	LR, [SP, #0]
0x10DA	0xB001    ADD	SP, SP, #4
0x10DC	0x4770    BX	LR
0x10DE	0xBF00    NOP
0x10E0	0x00140008  	#524308
0x10E4	0x82B84242  	TFT_RST+0
0x10E8	0x82BC4242  	TFT_RS+0
0x10EC	0x82B44242  	TFT_CS+0
0x10F0	0x82B04242  	TFT_RD+0
0x10F4	0x82AC4242  	TFT_WR+0
; end of __Lib_TFT_Defs_TFT_Set_Pin_Directions
_Delay_100ms:
;__Lib_Delays.c, 53 :: 		void Delay_100ms() {
;__Lib_Delays.c, 54 :: 		Delay_ms(100);
0x0FF8	0xF24727FE  MOVW	R7, #29438
0x0FFC	0xF2C00755  MOVT	R7, #85
L_Delay_100ms20:
0x1000	0x1E7F    SUBS	R7, R7, #1
0x1002	0xD1FD    BNE	L_Delay_100ms20
0x1004	0xBF00    NOP
0x1006	0xBF00    NOP
0x1008	0xBF00    NOP
0x100A	0xBF00    NOP
0x100C	0xBF00    NOP
;__Lib_Delays.c, 55 :: 		}
L_end_Delay_100ms:
0x100E	0x4770    BX	LR
; end of _Delay_100ms
_Delay_50us:
;__Lib_Delays.c, 25 :: 		void Delay_50us() {
;__Lib_Delays.c, 26 :: 		Delay_us(50);
0x1010	0xF64027EE  MOVW	R7, #2798
0x1014	0xF2C00700  MOVT	R7, #0
L_Delay_50us6:
0x1018	0x1E7F    SUBS	R7, R7, #1
0x101A	0xD1FD    BNE	L_Delay_50us6
0x101C	0xBF00    NOP
0x101E	0xBF00    NOP
0x1020	0xBF00    NOP
0x1022	0xBF00    NOP
0x1024	0xBF00    NOP
;__Lib_Delays.c, 27 :: 		}
L_end_Delay_50us:
0x1026	0x4770    BX	LR
; end of _Delay_50us
_Is_TFT_Rotated_180:
;__Lib_TFT_Defs.c, 32 :: 		char Is_TFT_Rotated_180() {
;__Lib_TFT_Defs.c, 33 :: 		return TFT_Rotated_180;
0x0FB0	0x4801    LDR	R0, [PC, #4]
0x0FB2	0x7800    LDRB	R0, [R0, #0]
;__Lib_TFT_Defs.c, 34 :: 		}
L_end_Is_TFT_Rotated_180:
0x0FB4	0x4770    BX	LR
0x0FB6	0xBF00    NOP
0x0FB8	0x00AC2000  	__Lib_TFT_Defs_TFT_Rotated_180+0
; end of _Is_TFT_Rotated_180
_TFT_Set_DBC_SSD1963:
;__Lib_TFT_Defs.c, 2963 :: 		void TFT_Set_DBC_SSD1963(char value) {
0x391C	0xB082    SUB	SP, SP, #8
0x391E	0xF8CDE000  STR	LR, [SP, #0]
0x3922	0xF88D0004  STRB	R0, [SP, #4]
;__Lib_TFT_Defs.c, 2964 :: 		TFT_CS = 0;
0x3926	0x2200    MOVS	R2, #0
0x3928	0xB252    SXTB	R2, R2
0x392A	0x4913    LDR	R1, [PC, #76]
0x392C	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 2965 :: 		TFT_Set_Index_Ptr(0xBE);
0x392E	0x20BE    MOVS	R0, #190
0x3930	0x4C12    LDR	R4, [PC, #72]
0x3932	0x6824    LDR	R4, [R4, #0]
0x3934	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2966 :: 		TFT_Write_Command_Ptr(0x06);
0x3936	0x2006    MOVS	R0, #6
0x3938	0x4C11    LDR	R4, [PC, #68]
0x393A	0x6824    LDR	R4, [R4, #0]
0x393C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2967 :: 		TFT_Write_Command_Ptr(value);
0x393E	0xF89D0004  LDRB	R0, [SP, #4]
0x3942	0x4C0F    LDR	R4, [PC, #60]
0x3944	0x6824    LDR	R4, [R4, #0]
0x3946	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2968 :: 		TFT_Write_Command_Ptr(0x01);
0x3948	0x2001    MOVS	R0, #1
0x394A	0x4C0D    LDR	R4, [PC, #52]
0x394C	0x6824    LDR	R4, [R4, #0]
0x394E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2969 :: 		TFT_Write_Command_Ptr(0xFF);
0x3950	0x20FF    MOVS	R0, #255
0x3952	0x4C0B    LDR	R4, [PC, #44]
0x3954	0x6824    LDR	R4, [R4, #0]
0x3956	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2970 :: 		TFT_Write_Command_Ptr(0x00);
0x3958	0x2000    MOVS	R0, #0
0x395A	0x4C09    LDR	R4, [PC, #36]
0x395C	0x6824    LDR	R4, [R4, #0]
0x395E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2971 :: 		TFT_Write_Command_Ptr(0x01);
0x3960	0x2001    MOVS	R0, #1
0x3962	0x4C07    LDR	R4, [PC, #28]
0x3964	0x6824    LDR	R4, [R4, #0]
0x3966	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2972 :: 		TFT_CS = 1;
0x3968	0x2201    MOVS	R2, #1
0x396A	0xB252    SXTB	R2, R2
0x396C	0x4902    LDR	R1, [PC, #8]
0x396E	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 2973 :: 		}
L_end_TFT_Set_DBC_SSD1963:
0x3970	0xF8DDE000  LDR	LR, [SP, #0]
0x3974	0xB002    ADD	SP, SP, #8
0x3976	0x4770    BX	LR
0x3978	0x82B44242  	TFT_CS+0
0x397C	0x02502000  	_TFT_Set_Index_Ptr+0
0x3980	0x02542000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_DBC_SSD1963
_FT5XX6_Config:
;pressure_driver.c, 314 :: 		char FT5XX6_Config()  {
0x3D40	0xB081    SUB	SP, SP, #4
0x3D42	0xF8CDE000  STR	LR, [SP, #0]
;pressure_driver.c, 315 :: 		FT5XX6_SetI2CAddress(0x38);
0x3D46	0x2038    MOVS	R0, #56
0x3D48	0xF7FFFDA4  BL	_FT5XX6_SetI2CAddress+0
;pressure_driver.c, 316 :: 		if (FT5XX6_IsOperational() != FT5XX6_OK)
0x3D4C	0xF7FFFDAA  BL	_FT5XX6_IsOperational+0
0x3D50	0xB108    CBZ	R0, L_FT5XX6_Config46
;pressure_driver.c, 317 :: 		return  FT5XX6_FAILURE;
0x3D52	0x2001    MOVS	R0, #1
0x3D54	0xE00C    B	L_end_FT5XX6_Config
L_FT5XX6_Config46:
;pressure_driver.c, 318 :: 		FT5XX6_SetDefaultMode();
0x3D56	0xF7FFFE7B  BL	_FT5XX6_SetDefaultMode+0
;pressure_driver.c, 319 :: 		FT5XX6_SetController(_TC_FT5X06);
0x3D5A	0x2001    MOVS	R0, #1
0x3D5C	0xF7FFFA74  BL	_FT5XX6_SetController+0
;pressure_driver.c, 320 :: 		FT5XX6_SetSizeAndRotation(800,480,2);
0x3D60	0x2202    MOVS	R2, #2
0x3D62	0xF24011E0  MOVW	R1, #480
0x3D66	0xF2403020  MOVW	R0, #800
0x3D6A	0xF7FFFE61  BL	_FT5XX6_SetSizeAndRotation+0
;pressure_driver.c, 321 :: 		return FT5XX6_OK;
0x3D6E	0x2000    MOVS	R0, #0
;pressure_driver.c, 322 :: 		}
L_end_FT5XX6_Config:
0x3D70	0xF8DDE000  LDR	LR, [SP, #0]
0x3D74	0xB001    ADD	SP, SP, #4
0x3D76	0x4770    BX	LR
; end of _FT5XX6_Config
_FT5XX6_SetI2CAddress:
;__Lib_FT5XX6.c, 133 :: 		
; DeviceAddr start address is: 0 (R0)
0x3894	0xB081    SUB	SP, SP, #4
; DeviceAddr end address is: 0 (R0)
; DeviceAddr start address is: 0 (R0)
;__Lib_FT5XX6.c, 135 :: 		
0x3896	0x4902    LDR	R1, [PC, #8]
0x3898	0x7008    STRB	R0, [R1, #0]
; DeviceAddr end address is: 0 (R0)
;__Lib_FT5XX6.c, 136 :: 		
L_end_FT5XX6_SetI2CAddress:
0x389A	0xB001    ADD	SP, SP, #4
0x389C	0x4770    BX	LR
0x389E	0xBF00    NOP
0x38A0	0x01DA2000  	__Lib_FT5XX6_FT5XX6_I2C_ADDRESS+0
; end of _FT5XX6_SetI2CAddress
_FT5XX6_IsOperational:
;__Lib_FT5XX6.c, 182 :: 		
0x38A4	0xB081    SUB	SP, SP, #4
0x38A6	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_FT5XX6.c, 183 :: 		
0x38AA	0xF7FFFC33  BL	_FT5XX6_GetRunningState+0
;__Lib_FT5XX6.c, 184 :: 		
0x38AE	0x2800    CMP	R0, #0
0x38B0	0xF2400100  MOVW	R1, #0
0x38B4	0xD900    BLS	L__FT5XX6_IsOperational46
0x38B6	0x2101    MOVS	R1, #1
L__FT5XX6_IsOperational46:
0x38B8	0x2805    CMP	R0, #5
0x38BA	0xF2400000  MOVW	R0, #0
0x38BE	0xD200    BCS	L__FT5XX6_IsOperational47
0x38C0	0x2001    MOVS	R0, #1
L__FT5XX6_IsOperational47:
0x38C2	0xEA410000  ORR	R0, R1, R0, LSL #0
0x38C6	0xB108    CBZ	R0, L_FT5XX6_IsOperational0
;__Lib_FT5XX6.c, 185 :: 		
0x38C8	0x2000    MOVS	R0, #0
0x38CA	0xE000    B	L_end_FT5XX6_IsOperational
;__Lib_FT5XX6.c, 186 :: 		
L_FT5XX6_IsOperational0:
;__Lib_FT5XX6.c, 187 :: 		
0x38CC	0x2001    MOVS	R0, #1
;__Lib_FT5XX6.c, 189 :: 		
L_end_FT5XX6_IsOperational:
0x38CE	0xF8DDE000  LDR	LR, [SP, #0]
0x38D2	0xB001    ADD	SP, SP, #4
0x38D4	0x4770    BX	LR
; end of _FT5XX6_IsOperational
_FT5XX6_GetRunningState:
;__Lib_FT5XX6.c, 171 :: 		
0x3114	0xB081    SUB	SP, SP, #4
0x3116	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_FT5XX6.c, 173 :: 		
0x311A	0x20A7    MOVS	R0, #167
0x311C	0xF7FDFF1A  BL	_FT5XX6_ReadRegister+0
;__Lib_FT5XX6.c, 174 :: 		
;__Lib_FT5XX6.c, 175 :: 		
L_end_FT5XX6_GetRunningState:
0x3120	0xF8DDE000  LDR	LR, [SP, #0]
0x3124	0xB001    ADD	SP, SP, #4
0x3126	0x4770    BX	LR
; end of _FT5XX6_GetRunningState
_FT5XX6_ReadRegister:
;__Lib_FT5XX6.c, 158 :: 		
; RegisterAddr start address is: 0 (R0)
0x0F54	0xB082    SUB	SP, SP, #8
0x0F56	0xF8CDE000  STR	LR, [SP, #0]
0x0F5A	0xB2C4    UXTB	R4, R0
; RegisterAddr end address is: 0 (R0)
; RegisterAddr start address is: 16 (R4)
;__Lib_FT5XX6.c, 160 :: 		
0x0F5C	0xA901    ADD	R1, SP, #4
0x0F5E	0x700C    STRB	R4, [R1, #0]
; RegisterAddr end address is: 16 (R4)
;__Lib_FT5XX6.c, 161 :: 		
0x0F60	0x4C0F    LDR	R4, [PC, #60]
0x0F62	0x6824    LDR	R4, [R4, #0]
0x0F64	0x47A0    BLX	R4
;__Lib_FT5XX6.c, 162 :: 		
0x0F66	0xAA01    ADD	R2, SP, #4
0x0F68	0x490E    LDR	R1, [PC, #56]
0x0F6A	0x7809    LDRB	R1, [R1, #0]
0x0F6C	0xF04F0300  MOV	R3, #0
0x0F70	0xB2C8    UXTB	R0, R1
0x0F72	0x4611    MOV	R1, R2
0x0F74	0x2201    MOVS	R2, #1
0x0F76	0x4C0C    LDR	R4, [PC, #48]
0x0F78	0x6824    LDR	R4, [R4, #0]
0x0F7A	0x47A0    BLX	R4
;__Lib_FT5XX6.c, 163 :: 		
0x0F7C	0xAA01    ADD	R2, SP, #4
0x0F7E	0x4909    LDR	R1, [PC, #36]
0x0F80	0x7809    LDRB	R1, [R1, #0]
0x0F82	0xF04F0301  MOV	R3, #1
0x0F86	0xB2C8    UXTB	R0, R1
0x0F88	0x4611    MOV	R1, R2
0x0F8A	0x2201    MOVS	R2, #1
0x0F8C	0x4C07    LDR	R4, [PC, #28]
0x0F8E	0x6824    LDR	R4, [R4, #0]
0x0F90	0x47A0    BLX	R4
;__Lib_FT5XX6.c, 164 :: 		
0x0F92	0xA901    ADD	R1, SP, #4
0x0F94	0x7809    LDRB	R1, [R1, #0]
0x0F96	0xB2C8    UXTB	R0, R1
;__Lib_FT5XX6.c, 165 :: 		
L_end_FT5XX6_ReadRegister:
0x0F98	0xF8DDE000  LDR	LR, [SP, #0]
0x0F9C	0xB002    ADD	SP, SP, #8
0x0F9E	0x4770    BX	LR
0x0FA0	0x01DC2000  	_I2C_Start_Ptr+0
0x0FA4	0x01DA2000  	__Lib_FT5XX6_FT5XX6_I2C_ADDRESS+0
0x0FA8	0x01E02000  	_I2C_Write_Ptr+0
0x0FAC	0x01E42000  	_I2C_Read_Ptr+0
; end of _FT5XX6_ReadRegister
_I2C1_Start:
;__Lib_I2C_123.c, 557 :: 		
0x0A78	0xB081    SUB	SP, SP, #4
0x0A7A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_I2C_123.c, 558 :: 		
0x0A7E	0x4803    LDR	R0, [PC, #12]
0x0A80	0xF7FFFCF8  BL	_I2Cx_Start+0
;__Lib_I2C_123.c, 559 :: 		
L_end_I2C1_Start:
0x0A84	0xF8DDE000  LDR	LR, [SP, #0]
0x0A88	0xB001    ADD	SP, SP, #4
0x0A8A	0x4770    BX	LR
0x0A8C	0x54004000  	I2C1_CR1+0
; end of _I2C1_Start
_I2Cx_Start:
;__Lib_I2C_123.c, 213 :: 		
; I2C_BASE start address is: 0 (R0)
0x0474	0xB083    SUB	SP, SP, #12
0x0476	0xF8CDE000  STR	LR, [SP, #0]
0x047A	0x4603    MOV	R3, R0
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 12 (R3)
;__Lib_I2C_123.c, 214 :: 		
; timeout start address is: 0 (R0)
0x047C	0xF04F0000  MOV	R0, #0
;__Lib_I2C_123.c, 217 :: 		
0x0480	0x492B    LDR	R1, [PC, #172]
0x0482	0x428B    CMP	R3, R1
0x0484	0xD106    BNE	L_I2Cx_Start9
; timeout end address is: 0 (R0)
;__Lib_I2C_123.c, 218 :: 		
0x0486	0x492B    LDR	R1, [PC, #172]
; timeout start address is: 16 (R4)
0x0488	0x680C    LDR	R4, [R1, #0]
;__Lib_I2C_123.c, 219 :: 		
0x048A	0x492B    LDR	R1, [PC, #172]
0x048C	0x680A    LDR	R2, [R1, #0]
0x048E	0x492B    LDR	R1, [PC, #172]
0x0490	0x600A    STR	R2, [R1, #0]
;__Lib_I2C_123.c, 220 :: 		
; timeout end address is: 16 (R4)
0x0492	0xE015    B	L_I2Cx_Start10
L_I2Cx_Start9:
;__Lib_I2C_123.c, 221 :: 		
; timeout start address is: 0 (R0)
0x0494	0x492A    LDR	R1, [PC, #168]
0x0496	0x428B    CMP	R3, R1
0x0498	0xD107    BNE	L_I2Cx_Start11
; timeout end address is: 0 (R0)
;__Lib_I2C_123.c, 222 :: 		
0x049A	0x492A    LDR	R1, [PC, #168]
; timeout start address is: 0 (R0)
0x049C	0x6808    LDR	R0, [R1, #0]
;__Lib_I2C_123.c, 223 :: 		
0x049E	0x492A    LDR	R1, [PC, #168]
0x04A0	0x680A    LDR	R2, [R1, #0]
0x04A2	0x4926    LDR	R1, [PC, #152]
0x04A4	0x600A    STR	R2, [R1, #0]
;__Lib_I2C_123.c, 224 :: 		
0x04A6	0x4604    MOV	R4, R0
0x04A8	0xE00A    B	L_I2Cx_Start12
L_I2Cx_Start11:
;__Lib_I2C_123.c, 225 :: 		
0x04AA	0x4928    LDR	R1, [PC, #160]
0x04AC	0x428B    CMP	R3, R1
0x04AE	0xD106    BNE	L__I2Cx_Start133
; timeout end address is: 0 (R0)
;__Lib_I2C_123.c, 226 :: 		
0x04B0	0x4927    LDR	R1, [PC, #156]
; timeout start address is: 0 (R0)
0x04B2	0x6808    LDR	R0, [R1, #0]
;__Lib_I2C_123.c, 227 :: 		
0x04B4	0x4927    LDR	R1, [PC, #156]
0x04B6	0x680A    LDR	R2, [R1, #0]
0x04B8	0x4920    LDR	R1, [PC, #128]
0x04BA	0x600A    STR	R2, [R1, #0]
; timeout end address is: 0 (R0)
;__Lib_I2C_123.c, 228 :: 		
0x04BC	0xE7FF    B	L_I2Cx_Start13
L__I2Cx_Start133:
;__Lib_I2C_123.c, 225 :: 		
;__Lib_I2C_123.c, 228 :: 		
L_I2Cx_Start13:
; timeout start address is: 0 (R0)
0x04BE	0x4604    MOV	R4, R0
; timeout end address is: 0 (R0)
L_I2Cx_Start12:
; timeout start address is: 16 (R4)
; timeout end address is: 16 (R4)
L_I2Cx_Start10:
;__Lib_I2C_123.c, 230 :: 		
; timeout start address is: 16 (R4)
0x04C0	0x4925    LDR	R1, [PC, #148]
0x04C2	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_123.c, 232 :: 		
0x04C4	0x9401    STR	R4, [SP, #4]
0x04C6	0x9302    STR	R3, [SP, #8]
0x04C8	0x4618    MOV	R0, R3
0x04CA	0xF7FFFE89  BL	__Lib_I2C_123_I2Cx_Wait_For_Idle+0
0x04CE	0x9B02    LDR	R3, [SP, #8]
0x04D0	0x9C01    LDR	R4, [SP, #4]
0x04D2	0xB910    CBNZ	R0, L_I2Cx_Start14
; I2C_BASE end address is: 12 (R3)
; timeout end address is: 16 (R4)
;__Lib_I2C_123.c, 233 :: 		
0x04D4	0xF64F70FF  MOVW	R0, #65535
0x04D8	0xE025    B	L_end_I2Cx_Start
;__Lib_I2C_123.c, 234 :: 		
L_I2Cx_Start14:
;__Lib_I2C_123.c, 237 :: 		
; timeout start address is: 16 (R4)
; I2C_BASE start address is: 12 (R3)
0x04DA	0x2201    MOVS	R2, #1
0x04DC	0x6819    LDR	R1, [R3, #0]
0x04DE	0xF3622108  BFI	R1, R2, #8, #1
0x04E2	0x6019    STR	R1, [R3, #0]
;__Lib_I2C_123.c, 239 :: 		
0x04E4	0xF2030114  ADDW	R1, R3, #20
0x04E8	0x680A    LDR	R2, [R1, #0]
0x04EA	0xF3C22140  UBFX	R1, R2, #9, #1
0x04EE	0xB111    CBZ	R1, L_I2Cx_Start15
; I2C_BASE end address is: 12 (R3)
; timeout end address is: 16 (R4)
;__Lib_I2C_123.c, 240 :: 		
0x04F0	0xF64F70FF  MOVW	R0, #65535
0x04F4	0xE017    B	L_end_I2Cx_Start
;__Lib_I2C_123.c, 241 :: 		
L_I2Cx_Start15:
;__Lib_I2C_123.c, 242 :: 		
; timeout start address is: 16 (R4)
; I2C_BASE start address is: 12 (R3)
0x04F6	0x4625    MOV	R5, R4
; timeout end address is: 16 (R4)
0x04F8	0x461C    MOV	R4, R3
L_I2Cx_Start16:
; I2C_BASE end address is: 12 (R3)
; timeout start address is: 20 (R5)
; I2C_BASE start address is: 16 (R4)
0x04FA	0x4918    LDR	R1, [PC, #96]
0x04FC	0x4620    MOV	R0, R4
0x04FE	0xF7FFFE5D  BL	_ChekXForEvent+0
0x0502	0xB978    CBNZ	R0, L_I2Cx_Start17
;__Lib_I2C_123.c, 243 :: 		
0x0504	0x4914    LDR	R1, [PC, #80]
0x0506	0x6809    LDR	R1, [R1, #0]
0x0508	0xB159    CBZ	R1, L__I2Cx_Start134
;__Lib_I2C_123.c, 244 :: 		
0x050A	0xB935    CBNZ	R5, L_I2Cx_Start19
; I2C_BASE end address is: 16 (R4)
; timeout end address is: 20 (R5)
;__Lib_I2C_123.c, 245 :: 		
0x050C	0x2006    MOVS	R0, #6
0x050E	0x4C0B    LDR	R4, [PC, #44]
0x0510	0x6824    LDR	R4, [R4, #0]
0x0512	0x47A0    BLX	R4
;__Lib_I2C_123.c, 246 :: 		
0x0514	0xF64F70FF  MOVW	R0, #65535
0x0518	0xE005    B	L_end_I2Cx_Start
;__Lib_I2C_123.c, 247 :: 		
L_I2Cx_Start19:
;__Lib_I2C_123.c, 248 :: 		
; timeout start address is: 20 (R5)
; I2C_BASE start address is: 16 (R4)
0x051A	0x1E69    SUBS	R1, R5, #1
; timeout end address is: 20 (R5)
; timeout start address is: 0 (R0)
0x051C	0x4608    MOV	R0, R1
; timeout end address is: 0 (R0)
0x051E	0x4605    MOV	R5, R0
;__Lib_I2C_123.c, 249 :: 		
0x0520	0xE7FF    B	L_I2Cx_Start18
L__I2Cx_Start134:
;__Lib_I2C_123.c, 243 :: 		
;__Lib_I2C_123.c, 249 :: 		
L_I2Cx_Start18:
;__Lib_I2C_123.c, 250 :: 		
; timeout start address is: 20 (R5)
; I2C_BASE end address is: 16 (R4)
; timeout end address is: 20 (R5)
0x0522	0xE7EA    B	L_I2Cx_Start16
L_I2Cx_Start17:
;__Lib_I2C_123.c, 251 :: 		
0x0524	0x2000    MOVS	R0, #0
;__Lib_I2C_123.c, 252 :: 		
L_end_I2Cx_Start:
0x0526	0xF8DDE000  LDR	LR, [SP, #0]
0x052A	0xB003    ADD	SP, SP, #12
0x052C	0x4770    BX	LR
0x052E	0xBF00    NOP
0x0530	0x54004000  	I2C1_CR1+0
0x0534	0x00882000  	__Lib_I2C_123__I2C1_TIMEOUT+0
0x0538	0x01FC2000  	_I2C1_Timeout_Ptr+0
0x053C	0x01F82000  	_I2Cx_Timeout_Ptr+0
0x0540	0x58004000  	I2C2_CR1+0
0x0544	0x008C2000  	__Lib_I2C_123__I2C2_TIMEOUT+0
0x0548	0x02002000  	_I2C2_Timeout_Ptr+0
0x054C	0x5C004000  	I2C3_CR1+0
0x0550	0x00902000  	__Lib_I2C_123__I2C3_TIMEOUT+0
0x0554	0x02042000  	_I2C3_Timeout_Ptr+0
0x0558	0x00942000  	__Lib_I2C_123__I2Cx_TIMEOUT+0
0x055C	0x00010003  	#196609
; end of _I2Cx_Start
__Lib_I2C_123_I2Cx_Wait_For_Idle:
;__Lib_I2C_123.c, 177 :: 		
; I2C_BASE start address is: 0 (R0)
0x01E0	0xB081    SUB	SP, SP, #4
0x01E2	0xF8CDE000  STR	LR, [SP, #0]
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
;__Lib_I2C_123.c, 178 :: 		
; timeout start address is: 8 (R2)
0x01E6	0xF04F0200  MOV	R2, #0
;__Lib_I2C_123.c, 181 :: 		
0x01EA	0x491F    LDR	R1, [PC, #124]
0x01EC	0x4288    CMP	R0, R1
0x01EE	0xD107    BNE	L___Lib_I2C_123_I2Cx_Wait_For_Idle0
; timeout end address is: 8 (R2)
;__Lib_I2C_123.c, 182 :: 		
0x01F0	0x491E    LDR	R1, [PC, #120]
; timeout start address is: 12 (R3)
0x01F2	0x680B    LDR	R3, [R1, #0]
;__Lib_I2C_123.c, 183 :: 		
0x01F4	0x491E    LDR	R1, [PC, #120]
0x01F6	0x680A    LDR	R2, [R1, #0]
0x01F8	0x491E    LDR	R1, [PC, #120]
0x01FA	0x600A    STR	R2, [R1, #0]
;__Lib_I2C_123.c, 184 :: 		
0x01FC	0x461C    MOV	R4, R3
; timeout end address is: 12 (R3)
0x01FE	0xE017    B	L___Lib_I2C_123_I2Cx_Wait_For_Idle1
L___Lib_I2C_123_I2Cx_Wait_For_Idle0:
;__Lib_I2C_123.c, 185 :: 		
; timeout start address is: 8 (R2)
0x0200	0x491D    LDR	R1, [PC, #116]
0x0202	0x4288    CMP	R0, R1
0x0204	0xD107    BNE	L___Lib_I2C_123_I2Cx_Wait_For_Idle2
; timeout end address is: 8 (R2)
;__Lib_I2C_123.c, 186 :: 		
0x0206	0x491D    LDR	R1, [PC, #116]
; timeout start address is: 12 (R3)
0x0208	0x680B    LDR	R3, [R1, #0]
;__Lib_I2C_123.c, 187 :: 		
0x020A	0x491D    LDR	R1, [PC, #116]
0x020C	0x680A    LDR	R2, [R1, #0]
0x020E	0x4919    LDR	R1, [PC, #100]
0x0210	0x600A    STR	R2, [R1, #0]
;__Lib_I2C_123.c, 188 :: 		
0x0212	0x461C    MOV	R4, R3
; timeout end address is: 12 (R3)
0x0214	0xE00C    B	L___Lib_I2C_123_I2Cx_Wait_For_Idle3
L___Lib_I2C_123_I2Cx_Wait_For_Idle2:
;__Lib_I2C_123.c, 189 :: 		
; timeout start address is: 8 (R2)
0x0216	0x491B    LDR	R1, [PC, #108]
0x0218	0x4288    CMP	R0, R1
0x021A	0xD107    BNE	L___Lib_I2C_123_I2Cx_Wait_For_Idle131
; timeout end address is: 8 (R2)
;__Lib_I2C_123.c, 190 :: 		
0x021C	0x491A    LDR	R1, [PC, #104]
; timeout start address is: 12 (R3)
0x021E	0x680B    LDR	R3, [R1, #0]
;__Lib_I2C_123.c, 191 :: 		
0x0220	0x491A    LDR	R1, [PC, #104]
0x0222	0x680A    LDR	R2, [R1, #0]
0x0224	0x4913    LDR	R1, [PC, #76]
0x0226	0x600A    STR	R2, [R1, #0]
; timeout end address is: 12 (R3)
0x0228	0x4619    MOV	R1, R3
;__Lib_I2C_123.c, 192 :: 		
0x022A	0xE000    B	L___Lib_I2C_123_I2Cx_Wait_For_Idle4
L___Lib_I2C_123_I2Cx_Wait_For_Idle131:
;__Lib_I2C_123.c, 189 :: 		
0x022C	0x4611    MOV	R1, R2
;__Lib_I2C_123.c, 192 :: 		
L___Lib_I2C_123_I2Cx_Wait_For_Idle4:
; timeout start address is: 4 (R1)
0x022E	0x460C    MOV	R4, R1
; timeout end address is: 4 (R1)
L___Lib_I2C_123_I2Cx_Wait_For_Idle3:
; timeout start address is: 16 (R4)
; timeout end address is: 16 (R4)
L___Lib_I2C_123_I2Cx_Wait_For_Idle1:
;__Lib_I2C_123.c, 194 :: 		
; timeout start address is: 16 (R4)
0x0230	0x4917    LDR	R1, [PC, #92]
0x0232	0x600C    STR	R4, [R1, #0]
; I2C_BASE end address is: 0 (R0)
; timeout end address is: 16 (R4)
0x0234	0x4603    MOV	R3, R0
;__Lib_I2C_123.c, 196 :: 		
L___Lib_I2C_123_I2Cx_Wait_For_Idle5:
; timeout start address is: 16 (R4)
; I2C_BASE start address is: 12 (R3)
0x0236	0x4618    MOV	R0, R3
0x0238	0xF7FFFFA6  BL	_I2Cx_Is_Idle+0
0x023C	0xB970    CBNZ	R0, L___Lib_I2C_123_I2Cx_Wait_For_Idle6
;__Lib_I2C_123.c, 197 :: 		
0x023E	0x4914    LDR	R1, [PC, #80]
0x0240	0x6809    LDR	R1, [R1, #0]
0x0242	0xB151    CBZ	R1, L___Lib_I2C_123_I2Cx_Wait_For_Idle132
;__Lib_I2C_123.c, 198 :: 		
0x0244	0xB92C    CBNZ	R4, L___Lib_I2C_123_I2Cx_Wait_For_Idle8
; I2C_BASE end address is: 12 (R3)
; timeout end address is: 16 (R4)
;__Lib_I2C_123.c, 199 :: 		
0x0246	0x2005    MOVS	R0, #5
0x0248	0x4C0A    LDR	R4, [PC, #40]
0x024A	0x6824    LDR	R4, [R4, #0]
0x024C	0x47A0    BLX	R4
;__Lib_I2C_123.c, 200 :: 		
0x024E	0x2000    MOVS	R0, #0
0x0250	0xE005    B	L_end_I2Cx_Wait_For_Idle
;__Lib_I2C_123.c, 201 :: 		
L___Lib_I2C_123_I2Cx_Wait_For_Idle8:
;__Lib_I2C_123.c, 202 :: 		
; timeout start address is: 16 (R4)
; I2C_BASE start address is: 12 (R3)
0x0252	0x1E61    SUBS	R1, R4, #1
; timeout end address is: 16 (R4)
; timeout start address is: 0 (R0)
0x0254	0x4608    MOV	R0, R1
; timeout end address is: 0 (R0)
0x0256	0x4604    MOV	R4, R0
;__Lib_I2C_123.c, 203 :: 		
0x0258	0xE7FF    B	L___Lib_I2C_123_I2Cx_Wait_For_Idle7
L___Lib_I2C_123_I2Cx_Wait_For_Idle132:
;__Lib_I2C_123.c, 197 :: 		
;__Lib_I2C_123.c, 203 :: 		
L___Lib_I2C_123_I2Cx_Wait_For_Idle7:
;__Lib_I2C_123.c, 204 :: 		
; timeout start address is: 16 (R4)
; I2C_BASE end address is: 12 (R3)
; timeout end address is: 16 (R4)
0x025A	0xE7EC    B	L___Lib_I2C_123_I2Cx_Wait_For_Idle5
L___Lib_I2C_123_I2Cx_Wait_For_Idle6:
;__Lib_I2C_123.c, 205 :: 		
0x025C	0x2001    MOVS	R0, #1
;__Lib_I2C_123.c, 206 :: 		
L_end_I2Cx_Wait_For_Idle:
0x025E	0xF8DDE000  LDR	LR, [SP, #0]
0x0262	0xB001    ADD	SP, SP, #4
0x0264	0x4770    BX	LR
0x0266	0xBF00    NOP
0x0268	0x54004000  	I2C1_CR1+0
0x026C	0x00882000  	__Lib_I2C_123__I2C1_TIMEOUT+0
0x0270	0x01FC2000  	_I2C1_Timeout_Ptr+0
0x0274	0x01F82000  	_I2Cx_Timeout_Ptr+0
0x0278	0x58004000  	I2C2_CR1+0
0x027C	0x008C2000  	__Lib_I2C_123__I2C2_TIMEOUT+0
0x0280	0x02002000  	_I2C2_Timeout_Ptr+0
0x0284	0x5C004000  	I2C3_CR1+0
0x0288	0x00902000  	__Lib_I2C_123__I2C3_TIMEOUT+0
0x028C	0x02042000  	_I2C3_Timeout_Ptr+0
0x0290	0x00942000  	__Lib_I2C_123__I2Cx_TIMEOUT+0
; end of __Lib_I2C_123_I2Cx_Wait_For_Idle
_I2Cx_Is_Idle:
;__Lib_I2C_123.c, 172 :: 		
; I2C_BASE start address is: 0 (R0)
0x0188	0xB081    SUB	SP, SP, #4
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
;__Lib_I2C_123.c, 173 :: 		
0x018A	0xF2000118  ADDW	R1, R0, #24
; I2C_BASE end address is: 0 (R0)
0x018E	0x680A    LDR	R2, [R1, #0]
0x0190	0xF3C20140  UBFX	R1, R2, #1, #1
0x0194	0xF0810101  EOR	R1, R1, #1
0x0198	0xB2C9    UXTB	R1, R1
0x019A	0xB2C8    UXTB	R0, R1
;__Lib_I2C_123.c, 174 :: 		
L_end_I2Cx_Is_Idle:
0x019C	0xB001    ADD	SP, SP, #4
0x019E	0x4770    BX	LR
; end of _I2Cx_Is_Idle
_ChekXForEvent:
;__Lib_I2C_123.c, 208 :: 		
; Event start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x01BC	0xB081    SUB	SP, SP, #4
0x01BE	0xF8CDE000  STR	LR, [SP, #0]
0x01C2	0x460B    MOV	R3, R1
; Event end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
; Event start address is: 12 (R3)
;__Lib_I2C_123.c, 209 :: 		
; I2C_BASE end address is: 0 (R0)
0x01C4	0xF7FFFFEC  BL	_I2Cx_Get_Status+0
0x01C8	0xEA000203  AND	R2, R0, R3, LSL #0
0x01CC	0x429A    CMP	R2, R3
0x01CE	0xF2400200  MOVW	R2, #0
0x01D2	0xD100    BNE	L__ChekXForEvent167
0x01D4	0x2201    MOVS	R2, #1
L__ChekXForEvent167:
; Event end address is: 12 (R3)
0x01D6	0xB2D0    UXTB	R0, R2
;__Lib_I2C_123.c, 210 :: 		
L_end_ChekXForEvent:
0x01D8	0xF8DDE000  LDR	LR, [SP, #0]
0x01DC	0xB001    ADD	SP, SP, #4
0x01DE	0x4770    BX	LR
; end of _ChekXForEvent
_I2Cx_Get_Status:
;__Lib_I2C_123.c, 160 :: 		
; I2C_BASE start address is: 0 (R0)
0x01A0	0xB081    SUB	SP, SP, #4
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
;__Lib_I2C_123.c, 163 :: 		
0x01A2	0xF2000114  ADDW	R1, R0, #20
0x01A6	0x680A    LDR	R2, [R1, #0]
;__Lib_I2C_123.c, 164 :: 		
0x01A8	0xF2000118  ADDW	R1, R0, #24
; I2C_BASE end address is: 0 (R0)
0x01AC	0x6809    LDR	R1, [R1, #0]
;__Lib_I2C_123.c, 166 :: 		
0x01AE	0x0409    LSLS	R1, R1, #16
0x01B0	0xEA420101  ORR	R1, R2, R1, LSL #0
0x01B4	0x4608    MOV	R0, R1
;__Lib_I2C_123.c, 167 :: 		
L_end_I2Cx_Get_Status:
0x01B6	0xB001    ADD	SP, SP, #4
0x01B8	0x4770    BX	LR
; end of _I2Cx_Get_Status
_I2C2_Start:
;__Lib_I2C_123.c, 587 :: 		
0x0A60	0xB081    SUB	SP, SP, #4
0x0A62	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_I2C_123.c, 588 :: 		
0x0A66	0x4803    LDR	R0, [PC, #12]
0x0A68	0xF7FFFD04  BL	_I2Cx_Start+0
;__Lib_I2C_123.c, 589 :: 		
L_end_I2C2_Start:
0x0A6C	0xF8DDE000  LDR	LR, [SP, #0]
0x0A70	0xB001    ADD	SP, SP, #4
0x0A72	0x4770    BX	LR
0x0A74	0x58004000  	I2C2_CR1+0
; end of _I2C2_Start
_I2C3_Start:
;__Lib_I2C_123.c, 617 :: 		
0x0A90	0xB081    SUB	SP, SP, #4
0x0A92	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_I2C_123.c, 618 :: 		
0x0A96	0x4803    LDR	R0, [PC, #12]
0x0A98	0xF7FFFCEC  BL	_I2Cx_Start+0
;__Lib_I2C_123.c, 619 :: 		
L_end_I2C3_Start:
0x0A9C	0xF8DDE000  LDR	LR, [SP, #0]
0x0AA0	0xB001    ADD	SP, SP, #4
0x0AA2	0x4770    BX	LR
0x0AA4	0x5C004000  	I2C3_CR1+0
; end of _I2C3_Start
_UART1_Read:
;__Lib_UART_123_45_6.c, 110 :: 		
0x0AC0	0xB081    SUB	SP, SP, #4
0x0AC2	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45_6.c, 111 :: 		
0x0AC6	0x4803    LDR	R0, [PC, #12]
0x0AC8	0xF7FFFBEA  BL	__Lib_UART_123_45_6_UARTx_Read+0
;__Lib_UART_123_45_6.c, 112 :: 		
L_end_UART1_Read:
0x0ACC	0xF8DDE000  LDR	LR, [SP, #0]
0x0AD0	0xB001    ADD	SP, SP, #4
0x0AD2	0x4770    BX	LR
0x0AD4	0x10004001  	USART1_SR+0
; end of _UART1_Read
__Lib_UART_123_45_6_UARTx_Read:
;__Lib_UART_123_45_6.c, 102 :: 		
; UART_Base start address is: 0 (R0)
0x02A0	0xB081    SUB	SP, SP, #4
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; UART_Base end address is: 0 (R0)
;__Lib_UART_123_45_6.c, 104 :: 		
L___Lib_UART_123_45_6_UARTx_Read4:
; UART_Base start address is: 0 (R0)
0x02A2	0x6802    LDR	R2, [R0, #0]
0x02A4	0xF3C21140  UBFX	R1, R2, #5, #1
0x02A8	0xB901    CBNZ	R1, L___Lib_UART_123_45_6_UARTx_Read5
0x02AA	0xE7FA    B	L___Lib_UART_123_45_6_UARTx_Read4
L___Lib_UART_123_45_6_UARTx_Read5:
;__Lib_UART_123_45_6.c, 107 :: 		
0x02AC	0x1D01    ADDS	R1, R0, #4
; UART_Base end address is: 0 (R0)
0x02AE	0x6809    LDR	R1, [R1, #0]
0x02B0	0xB288    UXTH	R0, R1
;__Lib_UART_123_45_6.c, 108 :: 		
L_end_UARTx_Read:
0x02B2	0xB001    ADD	SP, SP, #4
0x02B4	0x4770    BX	LR
; end of __Lib_UART_123_45_6_UARTx_Read
_UART1_Data_Ready:
;__Lib_UART_123_45_6.c, 140 :: 		
0x0AA8	0xB081    SUB	SP, SP, #4
0x0AAA	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45_6.c, 141 :: 		
0x0AAE	0x4803    LDR	R0, [PC, #12]
0x0AB0	0xF7FFFF94  BL	__Lib_UART_123_45_6_UARTx_Data_Ready+0
;__Lib_UART_123_45_6.c, 142 :: 		
L_end_UART1_Data_Ready:
0x0AB4	0xF8DDE000  LDR	LR, [SP, #0]
0x0AB8	0xB001    ADD	SP, SP, #4
0x0ABA	0x4770    BX	LR
0x0ABC	0x10004001  	USART1_SR+0
; end of _UART1_Data_Ready
__Lib_UART_123_45_6_UARTx_Data_Ready:
;__Lib_UART_123_45_6.c, 135 :: 		
; UART_Base start address is: 0 (R0)
0x09DC	0xB081    SUB	SP, SP, #4
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 137 :: 		
0x09DE	0x6801    LDR	R1, [R0, #0]
; UART_Base end address is: 0 (R0)
0x09E0	0xF3C11040  UBFX	R0, R1, #5, #1
;__Lib_UART_123_45_6.c, 138 :: 		
L_end_UARTx_Data_Ready:
0x09E4	0xB001    ADD	SP, SP, #4
0x09E6	0x4770    BX	LR
; end of __Lib_UART_123_45_6_UARTx_Data_Ready
_UART1_Tx_Idle:
;__Lib_UART_123_45_6.c, 227 :: 		
0x0A48	0xB081    SUB	SP, SP, #4
0x0A4A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45_6.c, 228 :: 		
0x0A4E	0x4803    LDR	R0, [PC, #12]
0x0A50	0xF7FFFC20  BL	__Lib_UART_123_45_6_UARTx_Tx_Idle+0
;__Lib_UART_123_45_6.c, 229 :: 		
L_end_UART1_Tx_Idle:
0x0A54	0xF8DDE000  LDR	LR, [SP, #0]
0x0A58	0xB001    ADD	SP, SP, #4
0x0A5A	0x4770    BX	LR
0x0A5C	0x10004001  	USART1_SR+0
; end of _UART1_Tx_Idle
__Lib_UART_123_45_6_UARTx_Tx_Idle:
;__Lib_UART_123_45_6.c, 223 :: 		
; UART_Base start address is: 0 (R0)
0x0294	0xB081    SUB	SP, SP, #4
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 224 :: 		
0x0296	0x6801    LDR	R1, [R0, #0]
; UART_Base end address is: 0 (R0)
0x0298	0xF3C11080  UBFX	R0, R1, #6, #1
;__Lib_UART_123_45_6.c, 225 :: 		
L_end_UARTx_Tx_Idle:
0x029C	0xB001    ADD	SP, SP, #4
0x029E	0x4770    BX	LR
; end of __Lib_UART_123_45_6_UARTx_Tx_Idle
_UART2_Read:
;__Lib_UART_123_45_6.c, 114 :: 		
0x09E8	0xB081    SUB	SP, SP, #4
0x09EA	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45_6.c, 115 :: 		
0x09EE	0x4803    LDR	R0, [PC, #12]
0x09F0	0xF7FFFC56  BL	__Lib_UART_123_45_6_UARTx_Read+0
;__Lib_UART_123_45_6.c, 116 :: 		
L_end_UART2_Read:
0x09F4	0xF8DDE000  LDR	LR, [SP, #0]
0x09F8	0xB001    ADD	SP, SP, #4
0x09FA	0x4770    BX	LR
0x09FC	0x44004000  	USART2_SR+0
; end of _UART2_Read
_UART2_Data_Ready:
;__Lib_UART_123_45_6.c, 144 :: 		
0x0A30	0xB081    SUB	SP, SP, #4
0x0A32	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45_6.c, 145 :: 		
0x0A36	0x4803    LDR	R0, [PC, #12]
0x0A38	0xF7FFFFD0  BL	__Lib_UART_123_45_6_UARTx_Data_Ready+0
;__Lib_UART_123_45_6.c, 146 :: 		
L_end_UART2_Data_Ready:
0x0A3C	0xF8DDE000  LDR	LR, [SP, #0]
0x0A40	0xB001    ADD	SP, SP, #4
0x0A42	0x4770    BX	LR
0x0A44	0x44004000  	USART2_SR+0
; end of _UART2_Data_Ready
_UART2_Tx_Idle:
;__Lib_UART_123_45_6.c, 231 :: 		
0x0A18	0xB081    SUB	SP, SP, #4
0x0A1A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45_6.c, 232 :: 		
0x0A1E	0x4803    LDR	R0, [PC, #12]
0x0A20	0xF7FFFC38  BL	__Lib_UART_123_45_6_UARTx_Tx_Idle+0
;__Lib_UART_123_45_6.c, 233 :: 		
L_end_UART2_Tx_Idle:
0x0A24	0xF8DDE000  LDR	LR, [SP, #0]
0x0A28	0xB001    ADD	SP, SP, #4
0x0A2A	0x4770    BX	LR
0x0A2C	0x44004000  	USART2_SR+0
; end of _UART2_Tx_Idle
_UART3_Read:
;__Lib_UART_123_45_6.c, 118 :: 		
0x0A00	0xB081    SUB	SP, SP, #4
0x0A02	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45_6.c, 119 :: 		
0x0A06	0x4803    LDR	R0, [PC, #12]
0x0A08	0xF7FFFC4A  BL	__Lib_UART_123_45_6_UARTx_Read+0
;__Lib_UART_123_45_6.c, 120 :: 		
L_end_UART3_Read:
0x0A0C	0xF8DDE000  LDR	LR, [SP, #0]
0x0A10	0xB001    ADD	SP, SP, #4
0x0A12	0x4770    BX	LR
0x0A14	0x48004000  	USART3_SR+0
; end of _UART3_Read
_UART3_Data_Ready:
;__Lib_UART_123_45_6.c, 148 :: 		
0x0AD8	0xB081    SUB	SP, SP, #4
0x0ADA	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45_6.c, 149 :: 		
0x0ADE	0x4803    LDR	R0, [PC, #12]
0x0AE0	0xF7FFFF7C  BL	__Lib_UART_123_45_6_UARTx_Data_Ready+0
;__Lib_UART_123_45_6.c, 150 :: 		
L_end_UART3_Data_Ready:
0x0AE4	0xF8DDE000  LDR	LR, [SP, #0]
0x0AE8	0xB001    ADD	SP, SP, #4
0x0AEA	0x4770    BX	LR
0x0AEC	0x48004000  	USART3_SR+0
; end of _UART3_Data_Ready
_UART3_Tx_Idle:
;__Lib_UART_123_45_6.c, 235 :: 		
0x0CFC	0xB081    SUB	SP, SP, #4
0x0CFE	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45_6.c, 236 :: 		
0x0D02	0x4803    LDR	R0, [PC, #12]
0x0D04	0xF7FFFAC6  BL	__Lib_UART_123_45_6_UARTx_Tx_Idle+0
;__Lib_UART_123_45_6.c, 237 :: 		
L_end_UART3_Tx_Idle:
0x0D08	0xF8DDE000  LDR	LR, [SP, #0]
0x0D0C	0xB001    ADD	SP, SP, #4
0x0D0E	0x4770    BX	LR
0x0D10	0x48004000  	USART3_SR+0
; end of _UART3_Tx_Idle
_UART4_Read:
;__Lib_UART_123_45_6.c, 122 :: 		
0x0D14	0xB081    SUB	SP, SP, #4
0x0D16	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45_6.c, 123 :: 		
0x0D1A	0x4803    LDR	R0, [PC, #12]
0x0D1C	0xF7FFFAC0  BL	__Lib_UART_123_45_6_UARTx_Read+0
;__Lib_UART_123_45_6.c, 124 :: 		
L_end_UART4_Read:
0x0D20	0xF8DDE000  LDR	LR, [SP, #0]
0x0D24	0xB001    ADD	SP, SP, #4
0x0D26	0x4770    BX	LR
0x0D28	0x4C004000  	UART4_SR+0
; end of _UART4_Read
_UART4_Data_Ready:
;__Lib_UART_123_45_6.c, 152 :: 		
0x0CCC	0xB081    SUB	SP, SP, #4
0x0CCE	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45_6.c, 153 :: 		
0x0CD2	0x4803    LDR	R0, [PC, #12]
0x0CD4	0xF7FFFE82  BL	__Lib_UART_123_45_6_UARTx_Data_Ready+0
;__Lib_UART_123_45_6.c, 154 :: 		
L_end_UART4_Data_Ready:
0x0CD8	0xF8DDE000  LDR	LR, [SP, #0]
0x0CDC	0xB001    ADD	SP, SP, #4
0x0CDE	0x4770    BX	LR
0x0CE0	0x4C004000  	UART4_SR+0
; end of _UART4_Data_Ready
_UART4_Tx_Idle:
;__Lib_UART_123_45_6.c, 239 :: 		
0x0CE4	0xB081    SUB	SP, SP, #4
0x0CE6	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45_6.c, 240 :: 		
0x0CEA	0x4803    LDR	R0, [PC, #12]
0x0CEC	0xF7FFFAD2  BL	__Lib_UART_123_45_6_UARTx_Tx_Idle+0
;__Lib_UART_123_45_6.c, 241 :: 		
L_end_UART4_Tx_Idle:
0x0CF0	0xF8DDE000  LDR	LR, [SP, #0]
0x0CF4	0xB001    ADD	SP, SP, #4
0x0CF6	0x4770    BX	LR
0x0CF8	0x4C004000  	UART4_SR+0
; end of _UART4_Tx_Idle
_UART5_Read:
;__Lib_UART_123_45_6.c, 126 :: 		
0x0D2C	0xB081    SUB	SP, SP, #4
0x0D2E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45_6.c, 127 :: 		
0x0D32	0x4803    LDR	R0, [PC, #12]
0x0D34	0xF7FFFAB4  BL	__Lib_UART_123_45_6_UARTx_Read+0
;__Lib_UART_123_45_6.c, 128 :: 		
L_end_UART5_Read:
0x0D38	0xF8DDE000  LDR	LR, [SP, #0]
0x0D3C	0xB001    ADD	SP, SP, #4
0x0D3E	0x4770    BX	LR
0x0D40	0x50004000  	UART5_SR+0
; end of _UART5_Read
_UART5_Data_Ready:
;__Lib_UART_123_45_6.c, 156 :: 		
0x0D74	0xB081    SUB	SP, SP, #4
0x0D76	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45_6.c, 157 :: 		
0x0D7A	0x4803    LDR	R0, [PC, #12]
0x0D7C	0xF7FFFE2E  BL	__Lib_UART_123_45_6_UARTx_Data_Ready+0
;__Lib_UART_123_45_6.c, 158 :: 		
L_end_UART5_Data_Ready:
0x0D80	0xF8DDE000  LDR	LR, [SP, #0]
0x0D84	0xB001    ADD	SP, SP, #4
0x0D86	0x4770    BX	LR
0x0D88	0x50004000  	UART5_SR+0
; end of _UART5_Data_Ready
_UART5_Tx_Idle:
;__Lib_UART_123_45_6.c, 243 :: 		
0x0D8C	0xB081    SUB	SP, SP, #4
0x0D8E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45_6.c, 244 :: 		
0x0D92	0x4803    LDR	R0, [PC, #12]
0x0D94	0xF7FFFA7E  BL	__Lib_UART_123_45_6_UARTx_Tx_Idle+0
;__Lib_UART_123_45_6.c, 245 :: 		
L_end_UART5_Tx_Idle:
0x0D98	0xF8DDE000  LDR	LR, [SP, #0]
0x0D9C	0xB001    ADD	SP, SP, #4
0x0D9E	0x4770    BX	LR
0x0DA0	0x50004000  	UART5_SR+0
; end of _UART5_Tx_Idle
_UART6_Read:
;__Lib_UART_123_45_6.c, 130 :: 		
0x0D44	0xB081    SUB	SP, SP, #4
0x0D46	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45_6.c, 131 :: 		
0x0D4A	0x4803    LDR	R0, [PC, #12]
0x0D4C	0xF7FFFAA8  BL	__Lib_UART_123_45_6_UARTx_Read+0
;__Lib_UART_123_45_6.c, 132 :: 		
L_end_UART6_Read:
0x0D50	0xF8DDE000  LDR	LR, [SP, #0]
0x0D54	0xB001    ADD	SP, SP, #4
0x0D56	0x4770    BX	LR
0x0D58	0x14004001  	USART6_SR+0
; end of _UART6_Read
_UART6_Data_Ready:
;__Lib_UART_123_45_6.c, 160 :: 		
0x0D5C	0xB081    SUB	SP, SP, #4
0x0D5E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45_6.c, 161 :: 		
0x0D62	0x4803    LDR	R0, [PC, #12]
0x0D64	0xF7FFFE3A  BL	__Lib_UART_123_45_6_UARTx_Data_Ready+0
;__Lib_UART_123_45_6.c, 162 :: 		
L_end_UART6_Data_Ready:
0x0D68	0xF8DDE000  LDR	LR, [SP, #0]
0x0D6C	0xB001    ADD	SP, SP, #4
0x0D6E	0x4770    BX	LR
0x0D70	0x14004001  	USART6_SR+0
; end of _UART6_Data_Ready
_UART6_Tx_Idle:
;__Lib_UART_123_45_6.c, 247 :: 		
0x0B38	0xB081    SUB	SP, SP, #4
0x0B3A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45_6.c, 248 :: 		
0x0B3E	0x4803    LDR	R0, [PC, #12]
0x0B40	0xF7FFFBA8  BL	__Lib_UART_123_45_6_UARTx_Tx_Idle+0
;__Lib_UART_123_45_6.c, 249 :: 		
L_end_UART6_Tx_Idle:
0x0B44	0xF8DDE000  LDR	LR, [SP, #0]
0x0B48	0xB001    ADD	SP, SP, #4
0x0B4A	0x4770    BX	LR
0x0B4C	0x14004001  	USART6_SR+0
; end of _UART6_Tx_Idle
_I2C1_Write:
;__Lib_I2C_123.c, 577 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x0B50	0xB081    SUB	SP, SP, #4
0x0B52	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_123.c, 578 :: 		
0x0B56	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0x0B58	0x4613    MOV	R3, R2
0x0B5A	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0x0B5C	0xB2C1    UXTB	R1, R0
; slave_address end address is: 0 (R0)
0x0B5E	0x4804    LDR	R0, [PC, #16]
; END_mode end address is: 12 (R3)
0x0B60	0xF7FFFBAA  BL	_I2Cx_Write+0
0x0B64	0xB001    ADD	SP, SP, #4
;__Lib_I2C_123.c, 579 :: 		
L_end_I2C1_Write:
0x0B66	0xF8DDE000  LDR	LR, [SP, #0]
0x0B6A	0xB001    ADD	SP, SP, #4
0x0B6C	0x4770    BX	LR
0x0B6E	0xBF00    NOP
0x0B70	0x54004000  	I2C1_CR1+0
; end of _I2C1_Write
_I2Cx_Write:
;__Lib_I2C_123.c, 258 :: 		
; count start address is: 12 (R3)
; buf start address is: 8 (R2)
; slave_address start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x02B8	0xB082    SUB	SP, SP, #8
0x02BA	0xF8CDE000  STR	LR, [SP, #0]
; count end address is: 12 (R3)
; buf end address is: 8 (R2)
; slave_address end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
; slave_address start address is: 4 (R1)
; buf start address is: 8 (R2)
; count start address is: 12 (R3)
; END_mode start address is: 24 (R6)
0x02BE	0x9E02    LDR	R6, [SP, #8]
;__Lib_I2C_123.c, 260 :: 		
; timeout start address is: 20 (R5)
0x02C0	0xF04F0500  MOV	R5, #0
;__Lib_I2C_123.c, 263 :: 		
0x02C4	0x4C5C    LDR	R4, [PC, #368]
0x02C6	0x42A0    CMP	R0, R4
0x02C8	0xD106    BNE	L_I2Cx_Write20
; timeout end address is: 20 (R5)
;__Lib_I2C_123.c, 264 :: 		
0x02CA	0x4C5C    LDR	R4, [PC, #368]
; timeout start address is: 28 (R7)
0x02CC	0x6827    LDR	R7, [R4, #0]
;__Lib_I2C_123.c, 265 :: 		
0x02CE	0x4C5C    LDR	R4, [PC, #368]
0x02D0	0x6825    LDR	R5, [R4, #0]
0x02D2	0x4C5C    LDR	R4, [PC, #368]
0x02D4	0x6025    STR	R5, [R4, #0]
;__Lib_I2C_123.c, 266 :: 		
; timeout end address is: 28 (R7)
0x02D6	0xE016    B	L_I2Cx_Write21
L_I2Cx_Write20:
;__Lib_I2C_123.c, 267 :: 		
; timeout start address is: 20 (R5)
0x02D8	0x4C5B    LDR	R4, [PC, #364]
0x02DA	0x42A0    CMP	R0, R4
0x02DC	0xD106    BNE	L_I2Cx_Write22
; timeout end address is: 20 (R5)
;__Lib_I2C_123.c, 268 :: 		
0x02DE	0x4C5B    LDR	R4, [PC, #364]
; timeout start address is: 28 (R7)
0x02E0	0x6827    LDR	R7, [R4, #0]
;__Lib_I2C_123.c, 269 :: 		
0x02E2	0x4C5B    LDR	R4, [PC, #364]
0x02E4	0x6825    LDR	R5, [R4, #0]
0x02E6	0x4C57    LDR	R4, [PC, #348]
0x02E8	0x6025    STR	R5, [R4, #0]
;__Lib_I2C_123.c, 270 :: 		
; timeout end address is: 28 (R7)
0x02EA	0xE00C    B	L_I2Cx_Write23
L_I2Cx_Write22:
;__Lib_I2C_123.c, 271 :: 		
; timeout start address is: 20 (R5)
0x02EC	0x4C59    LDR	R4, [PC, #356]
0x02EE	0x42A0    CMP	R0, R4
0x02F0	0xD107    BNE	L__I2Cx_Write135
; timeout end address is: 20 (R5)
;__Lib_I2C_123.c, 272 :: 		
0x02F2	0x4C59    LDR	R4, [PC, #356]
; timeout start address is: 28 (R7)
0x02F4	0x6827    LDR	R7, [R4, #0]
;__Lib_I2C_123.c, 273 :: 		
0x02F6	0x4C59    LDR	R4, [PC, #356]
0x02F8	0x6825    LDR	R5, [R4, #0]
0x02FA	0x4C52    LDR	R4, [PC, #328]
0x02FC	0x6025    STR	R5, [R4, #0]
; timeout end address is: 28 (R7)
0x02FE	0x463C    MOV	R4, R7
;__Lib_I2C_123.c, 274 :: 		
0x0300	0xE000    B	L_I2Cx_Write24
L__I2Cx_Write135:
;__Lib_I2C_123.c, 271 :: 		
0x0302	0x462C    MOV	R4, R5
;__Lib_I2C_123.c, 274 :: 		
L_I2Cx_Write24:
; timeout start address is: 16 (R4)
0x0304	0x4627    MOV	R7, R4
; timeout end address is: 16 (R4)
L_I2Cx_Write23:
; timeout start address is: 28 (R7)
; timeout end address is: 28 (R7)
L_I2Cx_Write21:
;__Lib_I2C_123.c, 276 :: 		
; timeout start address is: 28 (R7)
0x0306	0x4C56    LDR	R4, [PC, #344]
0x0308	0x6027    STR	R7, [R4, #0]
;__Lib_I2C_123.c, 278 :: 		
0x030A	0xF2000510  ADDW	R5, R0, #16
0x030E	0x004C    LSLS	R4, R1, #1
0x0310	0xB2A4    UXTH	R4, R4
; slave_address end address is: 4 (R1)
0x0312	0x602C    STR	R4, [R5, #0]
; I2C_BASE end address is: 0 (R0)
; buf end address is: 8 (R2)
; count end address is: 12 (R3)
; END_mode end address is: 24 (R6)
; timeout end address is: 28 (R7)
0x0314	0x46B9    MOV	R9, R7
0x0316	0x4607    MOV	R7, R0
0x0318	0x4690    MOV	R8, R2
0x031A	0x4635    MOV	R5, R6
0x031C	0x461E    MOV	R6, R3
;__Lib_I2C_123.c, 279 :: 		
L_I2Cx_Write25:
; timeout start address is: 36 (R9)
; END_mode start address is: 20 (R5)
; count start address is: 24 (R6)
; buf start address is: 32 (R8)
; I2C_BASE start address is: 28 (R7)
0x031E	0x4951    LDR	R1, [PC, #324]
0x0320	0x4638    MOV	R0, R7
0x0322	0xF7FFFF4B  BL	_ChekXForEvent+0
0x0326	0xB988    CBNZ	R0, L_I2Cx_Write26
;__Lib_I2C_123.c, 280 :: 		
0x0328	0x4C4D    LDR	R4, [PC, #308]
0x032A	0x6824    LDR	R4, [R4, #0]
0x032C	0xB16C    CBZ	R4, L__I2Cx_Write136
;__Lib_I2C_123.c, 281 :: 		
0x032E	0xF1B90F00  CMP	R9, #0
0x0332	0xD106    BNE	L_I2Cx_Write28
; count end address is: 24 (R6)
; I2C_BASE end address is: 28 (R7)
; buf end address is: 32 (R8)
; timeout end address is: 36 (R9)
; END_mode end address is: 20 (R5)
;__Lib_I2C_123.c, 282 :: 		
0x0334	0x2004    MOVS	R0, #4
0x0336	0x4C43    LDR	R4, [PC, #268]
0x0338	0x6824    LDR	R4, [R4, #0]
0x033A	0x47A0    BLX	R4
;__Lib_I2C_123.c, 283 :: 		
0x033C	0xF64F70FF  MOVW	R0, #65535
0x0340	0xE076    B	L_end_I2Cx_Write
;__Lib_I2C_123.c, 284 :: 		
L_I2Cx_Write28:
;__Lib_I2C_123.c, 285 :: 		
; END_mode start address is: 20 (R5)
; timeout start address is: 36 (R9)
; buf start address is: 32 (R8)
; I2C_BASE start address is: 28 (R7)
; count start address is: 24 (R6)
0x0342	0xF1A90001  SUB	R0, R9, #1
; timeout end address is: 36 (R9)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x0346	0x4681    MOV	R9, R0
;__Lib_I2C_123.c, 286 :: 		
0x0348	0xE7FF    B	L_I2Cx_Write27
L__I2Cx_Write136:
;__Lib_I2C_123.c, 280 :: 		
;__Lib_I2C_123.c, 286 :: 		
L_I2Cx_Write27:
;__Lib_I2C_123.c, 287 :: 		
; timeout start address is: 36 (R9)
; timeout end address is: 36 (R9)
0x034A	0xE7E8    B	L_I2Cx_Write25
L_I2Cx_Write26:
;__Lib_I2C_123.c, 288 :: 		
; i start address is: 0 (R0)
0x034C	0x2000    MOVS	R0, #0
; count end address is: 24 (R6)
; I2C_BASE end address is: 28 (R7)
; buf end address is: 32 (R8)
; i end address is: 0 (R0)
; END_mode end address is: 20 (R5)
0x034E	0x9701    STR	R7, [SP, #4]
0x0350	0x4629    MOV	R1, R5
0x0352	0x4637    MOV	R7, R6
0x0354	0x9E01    LDR	R6, [SP, #4]
L_I2Cx_Write29:
; i start address is: 0 (R0)
; I2C_BASE start address is: 24 (R6)
; buf start address is: 32 (R8)
; count start address is: 28 (R7)
; END_mode start address is: 4 (R1)
0x0356	0x1E7C    SUBS	R4, R7, #1
0x0358	0x42A0    CMP	R0, R4
0x035A	0xD226    BCS	L_I2Cx_Write30
;__Lib_I2C_123.c, 289 :: 		
0x035C	0xF2060510  ADDW	R5, R6, #16
0x0360	0xEB080400  ADD	R4, R8, R0, LSL #0
0x0364	0x7824    LDRB	R4, [R4, #0]
0x0366	0x602C    STR	R4, [R5, #0]
;__Lib_I2C_123.c, 291 :: 		
0x0368	0x4C3D    LDR	R4, [PC, #244]
; timeout start address is: 36 (R9)
0x036A	0xF8D49000  LDR	R9, [R4, #0]
; END_mode end address is: 4 (R1)
; count end address is: 28 (R7)
; buf end address is: 32 (R8)
; timeout end address is: 36 (R9)
; i end address is: 0 (R0)
; I2C_BASE end address is: 24 (R6)
0x036E	0x4682    MOV	R10, R0
0x0370	0x460D    MOV	R5, R1
;__Lib_I2C_123.c, 292 :: 		
L_I2Cx_Write32:
; timeout start address is: 36 (R9)
; END_mode start address is: 20 (R5)
; count start address is: 28 (R7)
; buf start address is: 32 (R8)
; I2C_BASE start address is: 24 (R6)
; i start address is: 40 (R10)
0x0372	0x493D    LDR	R1, [PC, #244]
0x0374	0x4630    MOV	R0, R6
0x0376	0xF7FFFF21  BL	_ChekXForEvent+0
0x037A	0xB988    CBNZ	R0, L_I2Cx_Write33
;__Lib_I2C_123.c, 293 :: 		
0x037C	0x4C38    LDR	R4, [PC, #224]
0x037E	0x6824    LDR	R4, [R4, #0]
0x0380	0xB16C    CBZ	R4, L__I2Cx_Write137
;__Lib_I2C_123.c, 294 :: 		
0x0382	0xF1B90F00  CMP	R9, #0
0x0386	0xD106    BNE	L_I2Cx_Write35
; count end address is: 28 (R7)
; buf end address is: 32 (R8)
; i end address is: 40 (R10)
; timeout end address is: 36 (R9)
; END_mode end address is: 20 (R5)
; I2C_BASE end address is: 24 (R6)
;__Lib_I2C_123.c, 295 :: 		
0x0388	0x2004    MOVS	R0, #4
0x038A	0x4C2E    LDR	R4, [PC, #184]
0x038C	0x6824    LDR	R4, [R4, #0]
0x038E	0x47A0    BLX	R4
;__Lib_I2C_123.c, 296 :: 		
0x0390	0xF64F70FF  MOVW	R0, #65535
0x0394	0xE04C    B	L_end_I2Cx_Write
;__Lib_I2C_123.c, 297 :: 		
L_I2Cx_Write35:
;__Lib_I2C_123.c, 298 :: 		
; I2C_BASE start address is: 24 (R6)
; END_mode start address is: 20 (R5)
; timeout start address is: 36 (R9)
; i start address is: 40 (R10)
; buf start address is: 32 (R8)
; count start address is: 28 (R7)
0x0396	0xF1A90001  SUB	R0, R9, #1
; timeout end address is: 36 (R9)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x039A	0x4681    MOV	R9, R0
;__Lib_I2C_123.c, 299 :: 		
0x039C	0xE7FF    B	L_I2Cx_Write34
L__I2Cx_Write137:
;__Lib_I2C_123.c, 293 :: 		
;__Lib_I2C_123.c, 299 :: 		
L_I2Cx_Write34:
;__Lib_I2C_123.c, 300 :: 		
; timeout start address is: 36 (R9)
; timeout end address is: 36 (R9)
0x039E	0xE7E8    B	L_I2Cx_Write32
L_I2Cx_Write33:
;__Lib_I2C_123.c, 288 :: 		
0x03A0	0xF10A0401  ADD	R4, R10, #1
; i end address is: 40 (R10)
; i start address is: 0 (R0)
0x03A4	0x4620    MOV	R0, R4
;__Lib_I2C_123.c, 301 :: 		
0x03A6	0x4629    MOV	R1, R5
; count end address is: 28 (R7)
; END_mode end address is: 20 (R5)
0x03A8	0xE7D5    B	L_I2Cx_Write29
L_I2Cx_Write30:
;__Lib_I2C_123.c, 303 :: 		
; END_mode start address is: 4 (R1)
0x03AA	0xF2060510  ADDW	R5, R6, #16
0x03AE	0xEB080400  ADD	R4, R8, R0, LSL #0
; buf end address is: 32 (R8)
; i end address is: 0 (R0)
0x03B2	0x7824    LDRB	R4, [R4, #0]
0x03B4	0x602C    STR	R4, [R5, #0]
;__Lib_I2C_123.c, 305 :: 		
0x03B6	0x4C2A    LDR	R4, [PC, #168]
; timeout start address is: 28 (R7)
0x03B8	0x6827    LDR	R7, [R4, #0]
; END_mode end address is: 4 (R1)
; I2C_BASE end address is: 24 (R6)
; timeout end address is: 28 (R7)
0x03BA	0x460D    MOV	R5, R1
;__Lib_I2C_123.c, 306 :: 		
L_I2Cx_Write36:
; timeout start address is: 28 (R7)
; END_mode start address is: 20 (R5)
; I2C_BASE start address is: 24 (R6)
0x03BC	0x492B    LDR	R1, [PC, #172]
0x03BE	0x4630    MOV	R0, R6
0x03C0	0xF7FFFEFC  BL	_ChekXForEvent+0
0x03C4	0xB970    CBNZ	R0, L_I2Cx_Write37
;__Lib_I2C_123.c, 307 :: 		
0x03C6	0x4C26    LDR	R4, [PC, #152]
0x03C8	0x6824    LDR	R4, [R4, #0]
0x03CA	0xB154    CBZ	R4, L__I2Cx_Write138
;__Lib_I2C_123.c, 308 :: 		
0x03CC	0xB937    CBNZ	R7, L_I2Cx_Write39
; END_mode end address is: 20 (R5)
; I2C_BASE end address is: 24 (R6)
; timeout end address is: 28 (R7)
;__Lib_I2C_123.c, 309 :: 		
0x03CE	0x2004    MOVS	R0, #4
0x03D0	0x4C1C    LDR	R4, [PC, #112]
0x03D2	0x6824    LDR	R4, [R4, #0]
0x03D4	0x47A0    BLX	R4
;__Lib_I2C_123.c, 310 :: 		
0x03D6	0xF64F70FF  MOVW	R0, #65535
0x03DA	0xE029    B	L_end_I2Cx_Write
;__Lib_I2C_123.c, 311 :: 		
L_I2Cx_Write39:
;__Lib_I2C_123.c, 312 :: 		
; timeout start address is: 28 (R7)
; I2C_BASE start address is: 24 (R6)
; END_mode start address is: 20 (R5)
0x03DC	0x1E78    SUBS	R0, R7, #1
; timeout end address is: 28 (R7)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x03DE	0x4607    MOV	R7, R0
;__Lib_I2C_123.c, 313 :: 		
0x03E0	0xE7FF    B	L_I2Cx_Write38
L__I2Cx_Write138:
;__Lib_I2C_123.c, 307 :: 		
;__Lib_I2C_123.c, 313 :: 		
L_I2Cx_Write38:
;__Lib_I2C_123.c, 314 :: 		
; timeout start address is: 28 (R7)
; timeout end address is: 28 (R7)
0x03E2	0xE7EB    B	L_I2Cx_Write36
L_I2Cx_Write37:
;__Lib_I2C_123.c, 315 :: 		
0x03E4	0x2D01    CMP	R5, #1
0x03E6	0xD105    BNE	L_I2Cx_Write40
; END_mode end address is: 20 (R5)
;__Lib_I2C_123.c, 316 :: 		
0x03E8	0x2501    MOVS	R5, #1
0x03EA	0x6834    LDR	R4, [R6, #0]
0x03EC	0xF3652449  BFI	R4, R5, #9, #1
0x03F0	0x6034    STR	R4, [R6, #0]
; I2C_BASE end address is: 24 (R6)
0x03F2	0xE01C    B	L_I2Cx_Write41
L_I2Cx_Write40:
;__Lib_I2C_123.c, 318 :: 		
; I2C_BASE start address is: 24 (R6)
0x03F4	0x2501    MOVS	R5, #1
0x03F6	0x6834    LDR	R4, [R6, #0]
0x03F8	0xF3652408  BFI	R4, R5, #8, #1
0x03FC	0x6034    STR	R4, [R6, #0]
;__Lib_I2C_123.c, 320 :: 		
0x03FE	0x4C18    LDR	R4, [PC, #96]
; timeout start address is: 28 (R7)
0x0400	0x6827    LDR	R7, [R4, #0]
; I2C_BASE end address is: 24 (R6)
; timeout end address is: 28 (R7)
0x0402	0x4635    MOV	R5, R6
;__Lib_I2C_123.c, 321 :: 		
L_I2Cx_Write42:
; timeout start address is: 28 (R7)
; I2C_BASE start address is: 20 (R5)
0x0404	0x491A    LDR	R1, [PC, #104]
0x0406	0x4628    MOV	R0, R5
0x0408	0xF7FFFED8  BL	_ChekXForEvent+0
0x040C	0xB978    CBNZ	R0, L_I2Cx_Write43
;__Lib_I2C_123.c, 322 :: 		
0x040E	0x4C14    LDR	R4, [PC, #80]
0x0410	0x6824    LDR	R4, [R4, #0]
0x0412	0xB15C    CBZ	R4, L__I2Cx_Write139
;__Lib_I2C_123.c, 323 :: 		
0x0414	0xB937    CBNZ	R7, L_I2Cx_Write45
; I2C_BASE end address is: 20 (R5)
; timeout end address is: 28 (R7)
;__Lib_I2C_123.c, 324 :: 		
0x0416	0x2004    MOVS	R0, #4
0x0418	0x4C0A    LDR	R4, [PC, #40]
0x041A	0x6824    LDR	R4, [R4, #0]
0x041C	0x47A0    BLX	R4
;__Lib_I2C_123.c, 325 :: 		
0x041E	0xF64F70FF  MOVW	R0, #65535
0x0422	0xE005    B	L_end_I2Cx_Write
;__Lib_I2C_123.c, 326 :: 		
L_I2Cx_Write45:
;__Lib_I2C_123.c, 327 :: 		
; timeout start address is: 28 (R7)
; I2C_BASE start address is: 20 (R5)
0x0424	0x1E7C    SUBS	R4, R7, #1
; timeout end address is: 28 (R7)
; timeout start address is: 0 (R0)
0x0426	0x4620    MOV	R0, R4
; timeout end address is: 0 (R0)
0x0428	0x4607    MOV	R7, R0
;__Lib_I2C_123.c, 328 :: 		
0x042A	0xE7FF    B	L_I2Cx_Write44
L__I2Cx_Write139:
;__Lib_I2C_123.c, 322 :: 		
;__Lib_I2C_123.c, 328 :: 		
L_I2Cx_Write44:
;__Lib_I2C_123.c, 329 :: 		
; timeout start address is: 28 (R7)
; I2C_BASE end address is: 20 (R5)
; timeout end address is: 28 (R7)
0x042C	0xE7EA    B	L_I2Cx_Write42
L_I2Cx_Write43:
;__Lib_I2C_123.c, 330 :: 		
L_I2Cx_Write41:
;__Lib_I2C_123.c, 331 :: 		
0x042E	0x2000    MOVS	R0, #0
;__Lib_I2C_123.c, 332 :: 		
L_end_I2Cx_Write:
0x0430	0xF8DDE000  LDR	LR, [SP, #0]
0x0434	0xB002    ADD	SP, SP, #8
0x0436	0x4770    BX	LR
0x0438	0x54004000  	I2C1_CR1+0
0x043C	0x00882000  	__Lib_I2C_123__I2C1_TIMEOUT+0
0x0440	0x01FC2000  	_I2C1_Timeout_Ptr+0
0x0444	0x01F82000  	_I2Cx_Timeout_Ptr+0
0x0448	0x58004000  	I2C2_CR1+0
0x044C	0x008C2000  	__Lib_I2C_123__I2C2_TIMEOUT+0
0x0450	0x02002000  	_I2C2_Timeout_Ptr+0
0x0454	0x5C004000  	I2C3_CR1+0
0x0458	0x00902000  	__Lib_I2C_123__I2C3_TIMEOUT+0
0x045C	0x02042000  	_I2C3_Timeout_Ptr+0
0x0460	0x00942000  	__Lib_I2C_123__I2Cx_TIMEOUT+0
0x0464	0x00820007  	#458882
0x0468	0x00800007  	#458880
0x046C	0x00840007  	#458884
0x0470	0x00010003  	#196609
; end of _I2Cx_Write
_I2C2_Write:
;__Lib_I2C_123.c, 607 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x0AF0	0xB081    SUB	SP, SP, #4
0x0AF2	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_123.c, 608 :: 		
0x0AF6	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0x0AF8	0x4613    MOV	R3, R2
0x0AFA	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0x0AFC	0xB2C1    UXTB	R1, R0
; slave_address end address is: 0 (R0)
0x0AFE	0x4804    LDR	R0, [PC, #16]
; END_mode end address is: 12 (R3)
0x0B00	0xF7FFFBDA  BL	_I2Cx_Write+0
0x0B04	0xB001    ADD	SP, SP, #4
;__Lib_I2C_123.c, 609 :: 		
L_end_I2C2_Write:
0x0B06	0xF8DDE000  LDR	LR, [SP, #0]
0x0B0A	0xB001    ADD	SP, SP, #4
0x0B0C	0x4770    BX	LR
0x0B0E	0xBF00    NOP
0x0B10	0x58004000  	I2C2_CR1+0
; end of _I2C2_Write
_I2C3_Write:
;__Lib_I2C_123.c, 637 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x0B14	0xB081    SUB	SP, SP, #4
0x0B16	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_123.c, 638 :: 		
0x0B1A	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0x0B1C	0x4613    MOV	R3, R2
0x0B1E	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0x0B20	0xB2C1    UXTB	R1, R0
; slave_address end address is: 0 (R0)
0x0B22	0x4804    LDR	R0, [PC, #16]
; END_mode end address is: 12 (R3)
0x0B24	0xF7FFFBC8  BL	_I2Cx_Write+0
0x0B28	0xB001    ADD	SP, SP, #4
;__Lib_I2C_123.c, 639 :: 		
L_end_I2C3_Write:
0x0B2A	0xF8DDE000  LDR	LR, [SP, #0]
0x0B2E	0xB001    ADD	SP, SP, #4
0x0B30	0x4770    BX	LR
0x0B32	0xBF00    NOP
0x0B34	0x5C004000  	I2C3_CR1+0
; end of _I2C3_Write
_I2C1_Read:
;__Lib_I2C_123.c, 573 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x0B74	0xB081    SUB	SP, SP, #4
0x0B76	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_123.c, 574 :: 		
0x0B7A	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0x0B7C	0x4613    MOV	R3, R2
0x0B7E	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0x0B80	0xB2C1    UXTB	R1, R0
; slave_address end address is: 0 (R0)
0x0B82	0x4804    LDR	R0, [PC, #16]
; END_mode end address is: 12 (R3)
0x0B84	0xF7FFFCEC  BL	_I2Cx_Read+0
0x0B88	0xB001    ADD	SP, SP, #4
;__Lib_I2C_123.c, 575 :: 		
L_end_I2C1_Read:
0x0B8A	0xF8DDE000  LDR	LR, [SP, #0]
0x0B8E	0xB001    ADD	SP, SP, #4
0x0B90	0x4770    BX	LR
0x0B92	0xBF00    NOP
0x0B94	0x54004000  	I2C1_CR1+0
; end of _I2C1_Read
_I2Cx_Read:
;__Lib_I2C_123.c, 336 :: 		
; count start address is: 12 (R3)
; buf start address is: 8 (R2)
; slave_address start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x0560	0xB082    SUB	SP, SP, #8
0x0562	0xF8CDE000  STR	LR, [SP, #0]
0x0566	0xB2CF    UXTB	R7, R1
0x0568	0x4601    MOV	R1, R0
0x056A	0x4698    MOV	R8, R3
; count end address is: 12 (R3)
; buf end address is: 8 (R2)
; slave_address end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 4 (R1)
; slave_address start address is: 28 (R7)
; buf start address is: 8 (R2)
; count start address is: 32 (R8)
; END_mode start address is: 12 (R3)
0x056C	0x9B02    LDR	R3, [SP, #8]
;__Lib_I2C_123.c, 338 :: 		
; i start address is: 24 (R6)
0x056E	0xF04F0600  MOV	R6, #0
;__Lib_I2C_123.c, 339 :: 		
; timeout start address is: 20 (R5)
0x0572	0xF04F0500  MOV	R5, #0
;__Lib_I2C_123.c, 342 :: 		
0x0576	0x4CBF    LDR	R4, [PC, #764]
0x0578	0x42A1    CMP	R1, R4
0x057A	0xD107    BNE	L_I2Cx_Read46
; timeout end address is: 20 (R5)
;__Lib_I2C_123.c, 343 :: 		
0x057C	0x4CBE    LDR	R4, [PC, #760]
; timeout start address is: 36 (R9)
0x057E	0xF8D49000  LDR	R9, [R4, #0]
;__Lib_I2C_123.c, 344 :: 		
0x0582	0x4CBE    LDR	R4, [PC, #760]
0x0584	0x6825    LDR	R5, [R4, #0]
0x0586	0x4CBE    LDR	R4, [PC, #760]
0x0588	0x6025    STR	R5, [R4, #0]
;__Lib_I2C_123.c, 345 :: 		
; timeout end address is: 36 (R9)
0x058A	0xE016    B	L_I2Cx_Read47
L_I2Cx_Read46:
;__Lib_I2C_123.c, 346 :: 		
; timeout start address is: 20 (R5)
0x058C	0x4CBD    LDR	R4, [PC, #756]
0x058E	0x42A1    CMP	R1, R4
0x0590	0xD107    BNE	L_I2Cx_Read48
; timeout end address is: 20 (R5)
;__Lib_I2C_123.c, 347 :: 		
0x0592	0x4CBD    LDR	R4, [PC, #756]
; timeout start address is: 0 (R0)
0x0594	0x6820    LDR	R0, [R4, #0]
;__Lib_I2C_123.c, 348 :: 		
0x0596	0x4CBD    LDR	R4, [PC, #756]
0x0598	0x6825    LDR	R5, [R4, #0]
0x059A	0x4CB9    LDR	R4, [PC, #740]
0x059C	0x6025    STR	R5, [R4, #0]
;__Lib_I2C_123.c, 349 :: 		
0x059E	0x4681    MOV	R9, R0
; timeout end address is: 0 (R0)
0x05A0	0xE00B    B	L_I2Cx_Read49
L_I2Cx_Read48:
;__Lib_I2C_123.c, 350 :: 		
; timeout start address is: 20 (R5)
0x05A2	0x4CBB    LDR	R4, [PC, #748]
0x05A4	0x42A1    CMP	R1, R4
0x05A6	0xD106    BNE	L__I2Cx_Read140
; timeout end address is: 20 (R5)
;__Lib_I2C_123.c, 351 :: 		
0x05A8	0x4CBA    LDR	R4, [PC, #744]
; timeout start address is: 0 (R0)
0x05AA	0x6820    LDR	R0, [R4, #0]
;__Lib_I2C_123.c, 352 :: 		
0x05AC	0x4CBA    LDR	R4, [PC, #744]
0x05AE	0x6825    LDR	R5, [R4, #0]
0x05B0	0x4CB3    LDR	R4, [PC, #716]
0x05B2	0x6025    STR	R5, [R4, #0]
; timeout end address is: 0 (R0)
;__Lib_I2C_123.c, 353 :: 		
0x05B4	0xE000    B	L_I2Cx_Read50
L__I2Cx_Read140:
;__Lib_I2C_123.c, 350 :: 		
0x05B6	0x4628    MOV	R0, R5
;__Lib_I2C_123.c, 353 :: 		
L_I2Cx_Read50:
; timeout start address is: 0 (R0)
0x05B8	0x4681    MOV	R9, R0
; timeout end address is: 0 (R0)
L_I2Cx_Read49:
; timeout start address is: 36 (R9)
; timeout end address is: 36 (R9)
L_I2Cx_Read47:
;__Lib_I2C_123.c, 355 :: 		
; timeout start address is: 36 (R9)
0x05BA	0x4CB8    LDR	R4, [PC, #736]
0x05BC	0xF8C49000  STR	R9, [R4, #0]
;__Lib_I2C_123.c, 357 :: 		
0x05C0	0xE1F9    B	L_I2Cx_Read51
; count end address is: 32 (R8)
;__Lib_I2C_123.c, 358 :: 		
L_I2Cx_Read53:
;__Lib_I2C_123.c, 359 :: 		
0x05C2	0xF2010510  ADDW	R5, R1, #16
0x05C6	0x007C    LSLS	R4, R7, #1
0x05C8	0xB2A4    UXTH	R4, R4
; slave_address end address is: 28 (R7)
0x05CA	0xF0440401  ORR	R4, R4, #1
0x05CE	0xB2A4    UXTH	R4, R4
0x05D0	0x602C    STR	R4, [R5, #0]
; timeout end address is: 36 (R9)
; buf end address is: 8 (R2)
; i end address is: 24 (R6)
; END_mode end address is: 12 (R3)
; I2C_BASE end address is: 4 (R1)
0x05D2	0x9601    STR	R6, [SP, #4]
0x05D4	0x4616    MOV	R6, R2
0x05D6	0x464F    MOV	R7, R9
0x05D8	0x9A01    LDR	R2, [SP, #4]
;__Lib_I2C_123.c, 360 :: 		
L_I2Cx_Read54:
; timeout start address is: 28 (R7)
; i start address is: 8 (R2)
; END_mode start address is: 12 (R3)
; buf start address is: 24 (R6)
; I2C_BASE start address is: 4 (R1)
0x05DA	0xF2010414  ADDW	R4, R1, #20
0x05DE	0x6825    LDR	R5, [R4, #0]
0x05E0	0xF3C50440  UBFX	R4, R5, #1, #1
0x05E4	0xB964    CBNZ	R4, L_I2Cx_Read55
;__Lib_I2C_123.c, 361 :: 		
0x05E6	0x4CAD    LDR	R4, [PC, #692]
0x05E8	0x6824    LDR	R4, [R4, #0]
0x05EA	0xB144    CBZ	R4, L__I2Cx_Read141
;__Lib_I2C_123.c, 362 :: 		
0x05EC	0xB927    CBNZ	R7, L_I2Cx_Read57
; i end address is: 8 (R2)
; END_mode end address is: 12 (R3)
; buf end address is: 24 (R6)
; I2C_BASE end address is: 4 (R1)
; timeout end address is: 28 (R7)
;__Lib_I2C_123.c, 363 :: 		
0x05EE	0x2003    MOVS	R0, #3
0x05F0	0x4CA3    LDR	R4, [PC, #652]
0x05F2	0x6824    LDR	R4, [R4, #0]
0x05F4	0x47A0    BLX	R4
;__Lib_I2C_123.c, 364 :: 		
0x05F6	0xE1E7    B	L_end_I2Cx_Read
;__Lib_I2C_123.c, 365 :: 		
L_I2Cx_Read57:
;__Lib_I2C_123.c, 366 :: 		
; timeout start address is: 28 (R7)
; I2C_BASE start address is: 4 (R1)
; buf start address is: 24 (R6)
; END_mode start address is: 12 (R3)
; i start address is: 8 (R2)
0x05F8	0x1E78    SUBS	R0, R7, #1
; timeout end address is: 28 (R7)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x05FA	0x4607    MOV	R7, R0
;__Lib_I2C_123.c, 367 :: 		
0x05FC	0xE7FF    B	L_I2Cx_Read56
L__I2Cx_Read141:
;__Lib_I2C_123.c, 361 :: 		
;__Lib_I2C_123.c, 367 :: 		
L_I2Cx_Read56:
;__Lib_I2C_123.c, 368 :: 		
; timeout start address is: 28 (R7)
; timeout end address is: 28 (R7)
0x05FE	0xE7EC    B	L_I2Cx_Read54
L_I2Cx_Read55:
;__Lib_I2C_123.c, 369 :: 		
0x0600	0x2500    MOVS	R5, #0
0x0602	0x680C    LDR	R4, [R1, #0]
0x0604	0xF365248A  BFI	R4, R5, #10, #1
0x0608	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_123.c, 370 :: 		
0x060A	0xF2010414  ADDW	R4, R1, #20
0x060E	0x6820    LDR	R0, [R4, #0]
; temp start address is: 0 (R0)
;__Lib_I2C_123.c, 371 :: 		
0x0610	0xBF00    NOP
;__Lib_I2C_123.c, 372 :: 		
0x0612	0xF2010418  ADDW	R4, R1, #24
0x0616	0x6824    LDR	R4, [R4, #0]
0x0618	0x0424    LSLS	R4, R4, #16
0x061A	0xEA400404  ORR	R4, R0, R4, LSL #0
0x061E	0x4620    MOV	R0, R4
; temp end address is: 0 (R0)
;__Lib_I2C_123.c, 373 :: 		
0x0620	0x2B01    CMP	R3, #1
0x0622	0xD105    BNE	L_I2Cx_Read58
;__Lib_I2C_123.c, 374 :: 		
0x0624	0x2501    MOVS	R5, #1
0x0626	0x680C    LDR	R4, [R1, #0]
0x0628	0xF3652449  BFI	R4, R5, #9, #1
0x062C	0x600C    STR	R4, [R1, #0]
0x062E	0xE004    B	L_I2Cx_Read59
L_I2Cx_Read58:
;__Lib_I2C_123.c, 376 :: 		
0x0630	0x2501    MOVS	R5, #1
0x0632	0x680C    LDR	R4, [R1, #0]
0x0634	0xF3652408  BFI	R4, R5, #8, #1
0x0638	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_123.c, 377 :: 		
L_I2Cx_Read59:
;__Lib_I2C_123.c, 379 :: 		
0x063A	0x4C98    LDR	R4, [PC, #608]
; timeout start address is: 20 (R5)
0x063C	0x6825    LDR	R5, [R4, #0]
; i end address is: 8 (R2)
; END_mode end address is: 12 (R3)
; buf end address is: 24 (R6)
; I2C_BASE end address is: 4 (R1)
; timeout end address is: 20 (R5)
0x063E	0x4691    MOV	R9, R2
0x0640	0x4698    MOV	R8, R3
0x0642	0x4637    MOV	R7, R6
0x0644	0x460E    MOV	R6, R1
;__Lib_I2C_123.c, 380 :: 		
L_I2Cx_Read60:
; timeout start address is: 20 (R5)
; I2C_BASE start address is: 24 (R6)
; buf start address is: 28 (R7)
; END_mode start address is: 32 (R8)
; i start address is: 36 (R9)
0x0646	0x4996    LDR	R1, [PC, #600]
0x0648	0x4630    MOV	R0, R6
0x064A	0xF7FFFDB7  BL	_ChekXForEvent+0
0x064E	0xB968    CBNZ	R0, L_I2Cx_Read61
;__Lib_I2C_123.c, 381 :: 		
0x0650	0x4C92    LDR	R4, [PC, #584]
0x0652	0x6824    LDR	R4, [R4, #0]
0x0654	0xB14C    CBZ	R4, L__I2Cx_Read142
;__Lib_I2C_123.c, 382 :: 		
0x0656	0xB925    CBNZ	R5, L_I2Cx_Read63
; I2C_BASE end address is: 24 (R6)
; buf end address is: 28 (R7)
; END_mode end address is: 32 (R8)
; i end address is: 36 (R9)
; timeout end address is: 20 (R5)
;__Lib_I2C_123.c, 383 :: 		
0x0658	0x2003    MOVS	R0, #3
0x065A	0x4C89    LDR	R4, [PC, #548]
0x065C	0x6824    LDR	R4, [R4, #0]
0x065E	0x47A0    BLX	R4
;__Lib_I2C_123.c, 384 :: 		
0x0660	0xE1B2    B	L_end_I2Cx_Read
;__Lib_I2C_123.c, 385 :: 		
L_I2Cx_Read63:
;__Lib_I2C_123.c, 386 :: 		
; timeout start address is: 20 (R5)
; i start address is: 36 (R9)
; END_mode start address is: 32 (R8)
; buf start address is: 28 (R7)
; I2C_BASE start address is: 24 (R6)
0x0662	0x1E6C    SUBS	R4, R5, #1
; timeout end address is: 20 (R5)
; timeout start address is: 0 (R0)
0x0664	0x4620    MOV	R0, R4
; timeout end address is: 0 (R0)
0x0666	0x4605    MOV	R5, R0
;__Lib_I2C_123.c, 387 :: 		
0x0668	0xE7FF    B	L_I2Cx_Read62
L__I2Cx_Read142:
;__Lib_I2C_123.c, 381 :: 		
;__Lib_I2C_123.c, 387 :: 		
L_I2Cx_Read62:
;__Lib_I2C_123.c, 388 :: 		
; timeout start address is: 20 (R5)
; timeout end address is: 20 (R5)
0x066A	0xE7EC    B	L_I2Cx_Read60
L_I2Cx_Read61:
;__Lib_I2C_123.c, 389 :: 		
0x066C	0xEB070509  ADD	R5, R7, R9, LSL #0
; buf end address is: 28 (R7)
; i end address is: 36 (R9)
0x0670	0xF2060410  ADDW	R4, R6, #16
0x0674	0x6824    LDR	R4, [R4, #0]
0x0676	0x702C    STRB	R4, [R5, #0]
;__Lib_I2C_123.c, 390 :: 		
0x0678	0xF1B80F01  CMP	R8, #1
0x067C	0xD113    BNE	L_I2Cx_Read64
; END_mode end address is: 32 (R8)
;__Lib_I2C_123.c, 391 :: 		
0x067E	0x4C87    LDR	R4, [PC, #540]
; timeout start address is: 4 (R1)
0x0680	0x6821    LDR	R1, [R4, #0]
; I2C_BASE end address is: 24 (R6)
; timeout end address is: 4 (R1)
0x0682	0x4630    MOV	R0, R6
;__Lib_I2C_123.c, 392 :: 		
L_I2Cx_Read65:
; timeout start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x0684	0x6805    LDR	R5, [R0, #0]
0x0686	0xF3C52440  UBFX	R4, R5, #9, #1
0x068A	0xB95C    CBNZ	R4, L_I2Cx_Read66
;__Lib_I2C_123.c, 393 :: 		
0x068C	0x4C83    LDR	R4, [PC, #524]
0x068E	0x6824    LDR	R4, [R4, #0]
0x0690	0xB13C    CBZ	R4, L__I2Cx_Read143
;__Lib_I2C_123.c, 394 :: 		
0x0692	0xB921    CBNZ	R1, L_I2Cx_Read68
; I2C_BASE end address is: 0 (R0)
; timeout end address is: 4 (R1)
;__Lib_I2C_123.c, 395 :: 		
0x0694	0x2003    MOVS	R0, #3
0x0696	0x4C7A    LDR	R4, [PC, #488]
0x0698	0x6824    LDR	R4, [R4, #0]
0x069A	0x47A0    BLX	R4
;__Lib_I2C_123.c, 396 :: 		
0x069C	0xE194    B	L_end_I2Cx_Read
;__Lib_I2C_123.c, 397 :: 		
L_I2Cx_Read68:
;__Lib_I2C_123.c, 398 :: 		
; timeout start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x069E	0x1E49    SUBS	R1, R1, #1
; timeout end address is: 4 (R1)
;__Lib_I2C_123.c, 399 :: 		
0x06A0	0xE7FF    B	L_I2Cx_Read67
L__I2Cx_Read143:
;__Lib_I2C_123.c, 393 :: 		
;__Lib_I2C_123.c, 399 :: 		
L_I2Cx_Read67:
;__Lib_I2C_123.c, 400 :: 		
; timeout start address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; timeout end address is: 4 (R1)
0x06A2	0xE7EF    B	L_I2Cx_Read65
L_I2Cx_Read66:
;__Lib_I2C_123.c, 401 :: 		
0x06A4	0xE012    B	L_I2Cx_Read69
L_I2Cx_Read64:
;__Lib_I2C_123.c, 403 :: 		
; I2C_BASE start address is: 24 (R6)
0x06A6	0x4C7D    LDR	R4, [PC, #500]
; timeout start address is: 4 (R1)
0x06A8	0x6821    LDR	R1, [R4, #0]
; I2C_BASE end address is: 24 (R6)
; timeout end address is: 4 (R1)
0x06AA	0x4630    MOV	R0, R6
;__Lib_I2C_123.c, 404 :: 		
L_I2Cx_Read70:
; timeout start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x06AC	0x6805    LDR	R5, [R0, #0]
0x06AE	0xF3C52400  UBFX	R4, R5, #8, #1
0x06B2	0xB95C    CBNZ	R4, L_I2Cx_Read71
;__Lib_I2C_123.c, 405 :: 		
0x06B4	0x4C79    LDR	R4, [PC, #484]
0x06B6	0x6824    LDR	R4, [R4, #0]
0x06B8	0xB13C    CBZ	R4, L__I2Cx_Read144
;__Lib_I2C_123.c, 406 :: 		
0x06BA	0xB921    CBNZ	R1, L_I2Cx_Read73
; I2C_BASE end address is: 0 (R0)
; timeout end address is: 4 (R1)
;__Lib_I2C_123.c, 407 :: 		
0x06BC	0x2003    MOVS	R0, #3
0x06BE	0x4C70    LDR	R4, [PC, #448]
0x06C0	0x6824    LDR	R4, [R4, #0]
0x06C2	0x47A0    BLX	R4
;__Lib_I2C_123.c, 408 :: 		
0x06C4	0xE180    B	L_end_I2Cx_Read
;__Lib_I2C_123.c, 409 :: 		
L_I2Cx_Read73:
;__Lib_I2C_123.c, 410 :: 		
; timeout start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x06C6	0x1E49    SUBS	R1, R1, #1
; timeout end address is: 4 (R1)
;__Lib_I2C_123.c, 411 :: 		
0x06C8	0xE7FF    B	L_I2Cx_Read72
L__I2Cx_Read144:
;__Lib_I2C_123.c, 405 :: 		
;__Lib_I2C_123.c, 411 :: 		
L_I2Cx_Read72:
;__Lib_I2C_123.c, 412 :: 		
; timeout start address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; timeout end address is: 4 (R1)
0x06CA	0xE7EF    B	L_I2Cx_Read70
L_I2Cx_Read71:
;__Lib_I2C_123.c, 413 :: 		
L_I2Cx_Read69:
;__Lib_I2C_123.c, 414 :: 		
0x06CC	0xE17C    B	L_I2Cx_Read52
;__Lib_I2C_123.c, 416 :: 		
L_I2Cx_Read74:
;__Lib_I2C_123.c, 417 :: 		
; I2C_BASE start address is: 4 (R1)
; END_mode start address is: 12 (R3)
; i start address is: 24 (R6)
; buf start address is: 8 (R2)
; timeout start address is: 36 (R9)
; slave_address start address is: 28 (R7)
0x06CE	0x2501    MOVS	R5, #1
0x06D0	0x680C    LDR	R4, [R1, #0]
0x06D2	0xF365248A  BFI	R4, R5, #10, #1
0x06D6	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_123.c, 418 :: 		
0x06D8	0x2501    MOVS	R5, #1
0x06DA	0x680C    LDR	R4, [R1, #0]
0x06DC	0xF36524CB  BFI	R4, R5, #11, #1
0x06E0	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_123.c, 419 :: 		
0x06E2	0xF2010510  ADDW	R5, R1, #16
0x06E6	0x007C    LSLS	R4, R7, #1
0x06E8	0xB2A4    UXTH	R4, R4
; slave_address end address is: 28 (R7)
0x06EA	0xF0440401  ORR	R4, R4, #1
0x06EE	0xB2A4    UXTH	R4, R4
0x06F0	0x602C    STR	R4, [R5, #0]
; timeout end address is: 36 (R9)
; buf end address is: 8 (R2)
; i end address is: 24 (R6)
; END_mode end address is: 12 (R3)
; I2C_BASE end address is: 4 (R1)
0x06F2	0x464F    MOV	R7, R9
;__Lib_I2C_123.c, 420 :: 		
L_I2Cx_Read75:
; timeout start address is: 28 (R7)
; i start address is: 24 (R6)
; END_mode start address is: 12 (R3)
; buf start address is: 8 (R2)
; I2C_BASE start address is: 4 (R1)
0x06F4	0xF2010414  ADDW	R4, R1, #20
0x06F8	0x6825    LDR	R5, [R4, #0]
0x06FA	0xF3C50440  UBFX	R4, R5, #1, #1
0x06FE	0xB964    CBNZ	R4, L_I2Cx_Read76
;__Lib_I2C_123.c, 421 :: 		
0x0700	0x4C66    LDR	R4, [PC, #408]
0x0702	0x6824    LDR	R4, [R4, #0]
0x0704	0xB144    CBZ	R4, L__I2Cx_Read145
;__Lib_I2C_123.c, 422 :: 		
0x0706	0xB927    CBNZ	R7, L_I2Cx_Read78
; buf end address is: 8 (R2)
; i end address is: 24 (R6)
; END_mode end address is: 12 (R3)
; I2C_BASE end address is: 4 (R1)
; timeout end address is: 28 (R7)
;__Lib_I2C_123.c, 423 :: 		
0x0708	0x2003    MOVS	R0, #3
0x070A	0x4C5D    LDR	R4, [PC, #372]
0x070C	0x6824    LDR	R4, [R4, #0]
0x070E	0x47A0    BLX	R4
;__Lib_I2C_123.c, 424 :: 		
0x0710	0xE15A    B	L_end_I2Cx_Read
;__Lib_I2C_123.c, 425 :: 		
L_I2Cx_Read78:
;__Lib_I2C_123.c, 426 :: 		
; timeout start address is: 28 (R7)
; I2C_BASE start address is: 4 (R1)
; END_mode start address is: 12 (R3)
; i start address is: 24 (R6)
; buf start address is: 8 (R2)
0x0712	0x1E78    SUBS	R0, R7, #1
; timeout end address is: 28 (R7)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x0714	0x4607    MOV	R7, R0
;__Lib_I2C_123.c, 427 :: 		
0x0716	0xE7FF    B	L_I2Cx_Read77
L__I2Cx_Read145:
;__Lib_I2C_123.c, 421 :: 		
;__Lib_I2C_123.c, 427 :: 		
L_I2Cx_Read77:
;__Lib_I2C_123.c, 428 :: 		
; timeout start address is: 28 (R7)
; timeout end address is: 28 (R7)
0x0718	0xE7EC    B	L_I2Cx_Read75
L_I2Cx_Read76:
;__Lib_I2C_123.c, 429 :: 		
0x071A	0xF2010414  ADDW	R4, R1, #20
0x071E	0x6820    LDR	R0, [R4, #0]
; temp start address is: 0 (R0)
;__Lib_I2C_123.c, 430 :: 		
0x0720	0xBF00    NOP
;__Lib_I2C_123.c, 431 :: 		
0x0722	0xF2010418  ADDW	R4, R1, #24
0x0726	0x6824    LDR	R4, [R4, #0]
0x0728	0x0424    LSLS	R4, R4, #16
0x072A	0x4320    ORRS	R0, R4
; temp end address is: 0 (R0)
;__Lib_I2C_123.c, 432 :: 		
0x072C	0x2500    MOVS	R5, #0
0x072E	0x680C    LDR	R4, [R1, #0]
0x0730	0xF365248A  BFI	R4, R5, #10, #1
0x0734	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_123.c, 434 :: 		
0x0736	0x4C59    LDR	R4, [PC, #356]
; timeout start address is: 28 (R7)
0x0738	0x6827    LDR	R7, [R4, #0]
; buf end address is: 8 (R2)
; i end address is: 24 (R6)
; END_mode end address is: 12 (R3)
; I2C_BASE end address is: 4 (R1)
; timeout end address is: 28 (R7)
;__Lib_I2C_123.c, 435 :: 		
L_I2Cx_Read79:
; timeout start address is: 28 (R7)
; I2C_BASE start address is: 4 (R1)
; buf start address is: 8 (R2)
; END_mode start address is: 12 (R3)
; i start address is: 24 (R6)
0x073A	0xF2010414  ADDW	R4, R1, #20
0x073E	0x6825    LDR	R5, [R4, #0]
0x0740	0xF3C50480  UBFX	R4, R5, #2, #1
0x0744	0xB964    CBNZ	R4, L_I2Cx_Read80
;__Lib_I2C_123.c, 436 :: 		
0x0746	0x4C55    LDR	R4, [PC, #340]
0x0748	0x6824    LDR	R4, [R4, #0]
0x074A	0xB144    CBZ	R4, L__I2Cx_Read146
;__Lib_I2C_123.c, 437 :: 		
0x074C	0xB927    CBNZ	R7, L_I2Cx_Read82
; buf end address is: 8 (R2)
; i end address is: 24 (R6)
; END_mode end address is: 12 (R3)
; I2C_BASE end address is: 4 (R1)
; timeout end address is: 28 (R7)
;__Lib_I2C_123.c, 438 :: 		
0x074E	0x2003    MOVS	R0, #3
0x0750	0x4C4B    LDR	R4, [PC, #300]
0x0752	0x6824    LDR	R4, [R4, #0]
0x0754	0x47A0    BLX	R4
;__Lib_I2C_123.c, 439 :: 		
0x0756	0xE137    B	L_end_I2Cx_Read
;__Lib_I2C_123.c, 440 :: 		
L_I2Cx_Read82:
;__Lib_I2C_123.c, 441 :: 		
; timeout start address is: 28 (R7)
; I2C_BASE start address is: 4 (R1)
; END_mode start address is: 12 (R3)
; i start address is: 24 (R6)
; buf start address is: 8 (R2)
0x0758	0x1E78    SUBS	R0, R7, #1
; timeout end address is: 28 (R7)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x075A	0x4607    MOV	R7, R0
;__Lib_I2C_123.c, 442 :: 		
0x075C	0xE7FF    B	L_I2Cx_Read81
L__I2Cx_Read146:
;__Lib_I2C_123.c, 436 :: 		
;__Lib_I2C_123.c, 442 :: 		
L_I2Cx_Read81:
;__Lib_I2C_123.c, 443 :: 		
; timeout start address is: 28 (R7)
; timeout end address is: 28 (R7)
0x075E	0xE7EC    B	L_I2Cx_Read79
L_I2Cx_Read80:
;__Lib_I2C_123.c, 444 :: 		
0x0760	0x2B01    CMP	R3, #1
0x0762	0xD105    BNE	L_I2Cx_Read83
;__Lib_I2C_123.c, 445 :: 		
0x0764	0x2501    MOVS	R5, #1
0x0766	0x680C    LDR	R4, [R1, #0]
0x0768	0xF3652449  BFI	R4, R5, #9, #1
0x076C	0x600C    STR	R4, [R1, #0]
0x076E	0xE004    B	L_I2Cx_Read84
L_I2Cx_Read83:
;__Lib_I2C_123.c, 447 :: 		
0x0770	0x2501    MOVS	R5, #1
0x0772	0x680C    LDR	R4, [R1, #0]
0x0774	0xF3652408  BFI	R4, R5, #8, #1
0x0778	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_123.c, 448 :: 		
L_I2Cx_Read84:
;__Lib_I2C_123.c, 449 :: 		
0x077A	0x1995    ADDS	R5, R2, R6
0x077C	0xF2010410  ADDW	R4, R1, #16
0x0780	0x6824    LDR	R4, [R4, #0]
0x0782	0x702C    STRB	R4, [R5, #0]
0x0784	0x1C74    ADDS	R4, R6, #1
; i end address is: 24 (R6)
;__Lib_I2C_123.c, 450 :: 		
0x0786	0x1915    ADDS	R5, R2, R4
; buf end address is: 8 (R2)
0x0788	0xF2010410  ADDW	R4, R1, #16
0x078C	0x6824    LDR	R4, [R4, #0]
0x078E	0x702C    STRB	R4, [R5, #0]
;__Lib_I2C_123.c, 451 :: 		
0x0790	0x2B01    CMP	R3, #1
0x0792	0xD114    BNE	L_I2Cx_Read85
; END_mode end address is: 12 (R3)
;__Lib_I2C_123.c, 452 :: 		
0x0794	0x4C41    LDR	R4, [PC, #260]
; timeout start address is: 8 (R2)
0x0796	0x6822    LDR	R2, [R4, #0]
; timeout end address is: 8 (R2)
; I2C_BASE end address is: 4 (R1)
;__Lib_I2C_123.c, 453 :: 		
L_I2Cx_Read86:
; timeout start address is: 8 (R2)
; I2C_BASE start address is: 4 (R1)
0x0798	0x680D    LDR	R5, [R1, #0]
0x079A	0xF3C52440  UBFX	R4, R5, #9, #1
0x079E	0xB964    CBNZ	R4, L_I2Cx_Read87
;__Lib_I2C_123.c, 454 :: 		
0x07A0	0x4C3E    LDR	R4, [PC, #248]
0x07A2	0x6824    LDR	R4, [R4, #0]
0x07A4	0xB144    CBZ	R4, L__I2Cx_Read147
;__Lib_I2C_123.c, 455 :: 		
0x07A6	0xB922    CBNZ	R2, L_I2Cx_Read89
; timeout end address is: 8 (R2)
; I2C_BASE end address is: 4 (R1)
;__Lib_I2C_123.c, 456 :: 		
0x07A8	0x2003    MOVS	R0, #3
0x07AA	0x4C35    LDR	R4, [PC, #212]
0x07AC	0x6824    LDR	R4, [R4, #0]
0x07AE	0x47A0    BLX	R4
;__Lib_I2C_123.c, 457 :: 		
0x07B0	0xE10A    B	L_end_I2Cx_Read
;__Lib_I2C_123.c, 458 :: 		
L_I2Cx_Read89:
;__Lib_I2C_123.c, 459 :: 		
; I2C_BASE start address is: 4 (R1)
; timeout start address is: 8 (R2)
0x07B2	0x1E50    SUBS	R0, R2, #1
; timeout end address is: 8 (R2)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x07B4	0x4602    MOV	R2, R0
;__Lib_I2C_123.c, 460 :: 		
0x07B6	0xE7FF    B	L_I2Cx_Read88
L__I2Cx_Read147:
;__Lib_I2C_123.c, 454 :: 		
;__Lib_I2C_123.c, 460 :: 		
L_I2Cx_Read88:
;__Lib_I2C_123.c, 461 :: 		
; timeout start address is: 8 (R2)
; timeout end address is: 8 (R2)
0x07B8	0xE7EE    B	L_I2Cx_Read86
L_I2Cx_Read87:
;__Lib_I2C_123.c, 462 :: 		
0x07BA	0x4608    MOV	R0, R1
0x07BC	0xE013    B	L_I2Cx_Read90
L_I2Cx_Read85:
;__Lib_I2C_123.c, 464 :: 		
0x07BE	0x4C37    LDR	R4, [PC, #220]
; timeout start address is: 8 (R2)
0x07C0	0x6822    LDR	R2, [R4, #0]
; timeout end address is: 8 (R2)
; I2C_BASE end address is: 4 (R1)
;__Lib_I2C_123.c, 465 :: 		
L_I2Cx_Read91:
; timeout start address is: 8 (R2)
; I2C_BASE start address is: 4 (R1)
0x07C2	0x680D    LDR	R5, [R1, #0]
0x07C4	0xF3C52400  UBFX	R4, R5, #8, #1
0x07C8	0xB964    CBNZ	R4, L_I2Cx_Read92
;__Lib_I2C_123.c, 466 :: 		
0x07CA	0x4C34    LDR	R4, [PC, #208]
0x07CC	0x6824    LDR	R4, [R4, #0]
0x07CE	0xB144    CBZ	R4, L__I2Cx_Read148
;__Lib_I2C_123.c, 467 :: 		
0x07D0	0xB922    CBNZ	R2, L_I2Cx_Read94
; timeout end address is: 8 (R2)
; I2C_BASE end address is: 4 (R1)
;__Lib_I2C_123.c, 468 :: 		
0x07D2	0x2003    MOVS	R0, #3
0x07D4	0x4C2A    LDR	R4, [PC, #168]
0x07D6	0x6824    LDR	R4, [R4, #0]
0x07D8	0x47A0    BLX	R4
;__Lib_I2C_123.c, 469 :: 		
0x07DA	0xE0F5    B	L_end_I2Cx_Read
;__Lib_I2C_123.c, 470 :: 		
L_I2Cx_Read94:
;__Lib_I2C_123.c, 471 :: 		
; I2C_BASE start address is: 4 (R1)
; timeout start address is: 8 (R2)
0x07DC	0x1E50    SUBS	R0, R2, #1
; timeout end address is: 8 (R2)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x07DE	0x4602    MOV	R2, R0
;__Lib_I2C_123.c, 472 :: 		
0x07E0	0xE7FF    B	L_I2Cx_Read93
L__I2Cx_Read148:
;__Lib_I2C_123.c, 466 :: 		
;__Lib_I2C_123.c, 472 :: 		
L_I2Cx_Read93:
;__Lib_I2C_123.c, 473 :: 		
; timeout start address is: 8 (R2)
; timeout end address is: 8 (R2)
0x07E2	0xE7EE    B	L_I2Cx_Read91
L_I2Cx_Read92:
;__Lib_I2C_123.c, 474 :: 		
0x07E4	0x4608    MOV	R0, R1
L_I2Cx_Read90:
; I2C_BASE end address is: 4 (R1)
;__Lib_I2C_123.c, 476 :: 		
; I2C_BASE start address is: 0 (R0)
0x07E6	0x2500    MOVS	R5, #0
0x07E8	0x6804    LDR	R4, [R0, #0]
0x07EA	0xF36524CB  BFI	R4, R5, #11, #1
0x07EE	0x6004    STR	R4, [R0, #0]
; I2C_BASE end address is: 0 (R0)
;__Lib_I2C_123.c, 478 :: 		
0x07F0	0xE0EA    B	L_I2Cx_Read52
;__Lib_I2C_123.c, 480 :: 		
L_I2Cx_Read95:
;__Lib_I2C_123.c, 481 :: 		
; I2C_BASE start address is: 4 (R1)
; END_mode start address is: 12 (R3)
; buf start address is: 8 (R2)
; timeout start address is: 36 (R9)
; count start address is: 32 (R8)
; slave_address start address is: 28 (R7)
0x07F2	0x2501    MOVS	R5, #1
0x07F4	0x680C    LDR	R4, [R1, #0]
0x07F6	0xF365248A  BFI	R4, R5, #10, #1
0x07FA	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_123.c, 482 :: 		
0x07FC	0xF2010510  ADDW	R5, R1, #16
0x0800	0x007C    LSLS	R4, R7, #1
0x0802	0xB2A4    UXTH	R4, R4
; slave_address end address is: 28 (R7)
0x0804	0xF0440401  ORR	R4, R4, #1
0x0808	0xB2A4    UXTH	R4, R4
0x080A	0x602C    STR	R4, [R5, #0]
; count end address is: 32 (R8)
; timeout end address is: 36 (R9)
; buf end address is: 8 (R2)
; END_mode end address is: 12 (R3)
; I2C_BASE end address is: 4 (R1)
0x080C	0x4646    MOV	R6, R8
0x080E	0x46C8    MOV	R8, R9
0x0810	0x4689    MOV	R9, R1
0x0812	0x4617    MOV	R7, R2
0x0814	0x461D    MOV	R5, R3
;__Lib_I2C_123.c, 483 :: 		
L_I2Cx_Read96:
; timeout start address is: 32 (R8)
; END_mode start address is: 20 (R5)
; count start address is: 24 (R6)
; buf start address is: 28 (R7)
; I2C_BASE start address is: 36 (R9)
0x0816	0x4923    LDR	R1, [PC, #140]
0x0818	0x4648    MOV	R0, R9
0x081A	0xF7FFFCCF  BL	_ChekXForEvent+0
0x081E	0xB978    CBNZ	R0, L_I2Cx_Read97
;__Lib_I2C_123.c, 484 :: 		
0x0820	0x4C1E    LDR	R4, [PC, #120]
0x0822	0x6824    LDR	R4, [R4, #0]
0x0824	0xB15C    CBZ	R4, L__I2Cx_Read149
;__Lib_I2C_123.c, 485 :: 		
0x0826	0xF1B80F00  CMP	R8, #0
0x082A	0xD104    BNE	L_I2Cx_Read99
; END_mode end address is: 20 (R5)
; count end address is: 24 (R6)
; I2C_BASE end address is: 36 (R9)
; timeout end address is: 32 (R8)
; buf end address is: 28 (R7)
;__Lib_I2C_123.c, 486 :: 		
0x082C	0x2003    MOVS	R0, #3
0x082E	0x4C14    LDR	R4, [PC, #80]
0x0830	0x6824    LDR	R4, [R4, #0]
0x0832	0x47A0    BLX	R4
;__Lib_I2C_123.c, 487 :: 		
0x0834	0xE0C8    B	L_end_I2Cx_Read
;__Lib_I2C_123.c, 488 :: 		
L_I2Cx_Read99:
;__Lib_I2C_123.c, 489 :: 		
; buf start address is: 28 (R7)
; timeout start address is: 32 (R8)
; I2C_BASE start address is: 36 (R9)
; count start address is: 24 (R6)
; END_mode start address is: 20 (R5)
0x0836	0xF1A80001  SUB	R0, R8, #1
; timeout end address is: 32 (R8)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x083A	0x4680    MOV	R8, R0
;__Lib_I2C_123.c, 490 :: 		
0x083C	0xE7FF    B	L_I2Cx_Read98
L__I2Cx_Read149:
;__Lib_I2C_123.c, 484 :: 		
;__Lib_I2C_123.c, 490 :: 		
L_I2Cx_Read98:
;__Lib_I2C_123.c, 491 :: 		
; timeout start address is: 32 (R8)
; timeout end address is: 32 (R8)
0x083E	0xE7EA    B	L_I2Cx_Read96
L_I2Cx_Read97:
;__Lib_I2C_123.c, 492 :: 		
; i start address is: 4 (R1)
0x0840	0x2100    MOVS	R1, #0
; END_mode end address is: 20 (R5)
; count end address is: 24 (R6)
; I2C_BASE end address is: 36 (R9)
; i end address is: 4 (R1)
; buf end address is: 28 (R7)
0x0842	0x46A8    MOV	R8, R5
0x0844	0x464A    MOV	R2, R9
0x0846	0x46B1    MOV	R9, R6
0x0848	0x463B    MOV	R3, R7
;__Lib_I2C_123.c, 493 :: 		
L_I2Cx_Read100:
; i start address is: 4 (R1)
; I2C_BASE start address is: 8 (R2)
; buf start address is: 12 (R3)
; count start address is: 36 (R9)
; END_mode start address is: 32 (R8)
0x084A	0xF1A90403  SUB	R4, R9, #3
0x084E	0x42A1    CMP	R1, R4
0x0850	0xD23D    BCS	L_I2Cx_Read101
;__Lib_I2C_123.c, 494 :: 		
0x0852	0x4C12    LDR	R4, [PC, #72]
; timeout start address is: 20 (R5)
0x0854	0x6825    LDR	R5, [R4, #0]
; buf end address is: 12 (R3)
; count end address is: 36 (R9)
; i end address is: 4 (R1)
; I2C_BASE end address is: 8 (R2)
; END_mode end address is: 32 (R8)
; timeout end address is: 20 (R5)
0x0856	0x468A    MOV	R10, R1
0x0858	0x4617    MOV	R7, R2
0x085A	0x461E    MOV	R6, R3
;__Lib_I2C_123.c, 495 :: 		
L_I2Cx_Read102:
; timeout start address is: 20 (R5)
; END_mode start address is: 32 (R8)
; count start address is: 36 (R9)
; buf start address is: 24 (R6)
; I2C_BASE start address is: 28 (R7)
; i start address is: 40 (R10)
0x085C	0x4910    LDR	R1, [PC, #64]
0x085E	0x4638    MOV	R0, R7
0x0860	0xF7FFFCAC  BL	_ChekXForEvent+0
0x0864	0xBB38    CBNZ	R0, L_I2Cx_Read103
;__Lib_I2C_123.c, 496 :: 		
0x0866	0x4C0D    LDR	R4, [PC, #52]
0x0868	0x6824    LDR	R4, [R4, #0]
0x086A	0xB31C    CBZ	R4, L__I2Cx_Read150
;__Lib_I2C_123.c, 497 :: 		
0x086C	0xB9FD    CBNZ	R5, L_I2Cx_Read105
; count end address is: 36 (R9)
; I2C_BASE end address is: 28 (R7)
; i end address is: 40 (R10)
; buf end address is: 24 (R6)
; END_mode end address is: 32 (R8)
; timeout end address is: 20 (R5)
;__Lib_I2C_123.c, 498 :: 		
0x086E	0x2003    MOVS	R0, #3
0x0870	0x4C03    LDR	R4, [PC, #12]
0x0872	0xE019    B	#50
0x0874	0x54004000  	I2C1_CR1+0
0x0878	0x00882000  	__Lib_I2C_123__I2C1_TIMEOUT+0
0x087C	0x01FC2000  	_I2C1_Timeout_Ptr+0
0x0880	0x01F82000  	_I2Cx_Timeout_Ptr+0
0x0884	0x58004000  	I2C2_CR1+0
0x0888	0x008C2000  	__Lib_I2C_123__I2C2_TIMEOUT+0
0x088C	0x02002000  	_I2C2_Timeout_Ptr+0
0x0890	0x5C004000  	I2C3_CR1+0
0x0894	0x00902000  	__Lib_I2C_123__I2C3_TIMEOUT+0
0x0898	0x02042000  	_I2C3_Timeout_Ptr+0
0x089C	0x00942000  	__Lib_I2C_123__I2Cx_TIMEOUT+0
0x08A0	0x00400003  	#196672
0x08A4	0x00020003  	#196610
0x08A8	0x6824    LDR	R4, [R4, #0]
0x08AA	0x47A0    BLX	R4
;__Lib_I2C_123.c, 499 :: 		
0x08AC	0xE08C    B	L_end_I2Cx_Read
;__Lib_I2C_123.c, 500 :: 		
L_I2Cx_Read105:
;__Lib_I2C_123.c, 501 :: 		
; timeout start address is: 20 (R5)
; END_mode start address is: 32 (R8)
; buf start address is: 24 (R6)
; i start address is: 40 (R10)
; I2C_BASE start address is: 28 (R7)
; count start address is: 36 (R9)
0x08AE	0x1E68    SUBS	R0, R5, #1
; timeout end address is: 20 (R5)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x08B0	0x4605    MOV	R5, R0
;__Lib_I2C_123.c, 502 :: 		
0x08B2	0xE7FF    B	L_I2Cx_Read104
L__I2Cx_Read150:
;__Lib_I2C_123.c, 496 :: 		
;__Lib_I2C_123.c, 502 :: 		
L_I2Cx_Read104:
;__Lib_I2C_123.c, 503 :: 		
; timeout start address is: 20 (R5)
; timeout end address is: 20 (R5)
0x08B4	0xE7D2    B	L_I2Cx_Read102
L_I2Cx_Read103:
;__Lib_I2C_123.c, 504 :: 		
0x08B6	0xEB06050A  ADD	R5, R6, R10, LSL #0
0x08BA	0xF2070410  ADDW	R4, R7, #16
0x08BE	0x6824    LDR	R4, [R4, #0]
0x08C0	0x702C    STRB	R4, [R5, #0]
0x08C2	0xF10A0401  ADD	R4, R10, #1
; i end address is: 40 (R10)
; i start address is: 4 (R1)
0x08C6	0x4621    MOV	R1, R4
;__Lib_I2C_123.c, 505 :: 		
; count end address is: 36 (R9)
; I2C_BASE end address is: 28 (R7)
; buf end address is: 24 (R6)
0x08C8	0x4633    MOV	R3, R6
0x08CA	0x463A    MOV	R2, R7
0x08CC	0xE7BD    B	L_I2Cx_Read100
L_I2Cx_Read101:
;__Lib_I2C_123.c, 506 :: 		
; I2C_BASE start address is: 8 (R2)
; buf start address is: 12 (R3)
0x08CE	0x4C40    LDR	R4, [PC, #256]
; timeout start address is: 28 (R7)
0x08D0	0x6827    LDR	R7, [R4, #0]
; buf end address is: 12 (R3)
; i end address is: 4 (R1)
; I2C_BASE end address is: 8 (R2)
; timeout end address is: 28 (R7)
; END_mode end address is: 32 (R8)
0x08D2	0x9301    STR	R3, [SP, #4]
0x08D4	0x460B    MOV	R3, R1
0x08D6	0x4616    MOV	R6, R2
0x08D8	0x4642    MOV	R2, R8
0x08DA	0x9901    LDR	R1, [SP, #4]
;__Lib_I2C_123.c, 507 :: 		
L_I2Cx_Read106:
; timeout start address is: 28 (R7)
; END_mode start address is: 8 (R2)
; buf start address is: 4 (R1)
; I2C_BASE start address is: 24 (R6)
; i start address is: 12 (R3)
0x08DC	0xF2060414  ADDW	R4, R6, #20
0x08E0	0x6825    LDR	R5, [R4, #0]
0x08E2	0xF3C50480  UBFX	R4, R5, #2, #1
0x08E6	0xB964    CBNZ	R4, L_I2Cx_Read107
;__Lib_I2C_123.c, 508 :: 		
0x08E8	0x4C39    LDR	R4, [PC, #228]
0x08EA	0x6824    LDR	R4, [R4, #0]
0x08EC	0xB144    CBZ	R4, L__I2Cx_Read151
;__Lib_I2C_123.c, 509 :: 		
0x08EE	0xB927    CBNZ	R7, L_I2Cx_Read109
; END_mode end address is: 8 (R2)
; i end address is: 12 (R3)
; buf end address is: 4 (R1)
; timeout end address is: 28 (R7)
; I2C_BASE end address is: 24 (R6)
;__Lib_I2C_123.c, 510 :: 		
0x08F0	0x2003    MOVS	R0, #3
0x08F2	0x4C38    LDR	R4, [PC, #224]
0x08F4	0x6824    LDR	R4, [R4, #0]
0x08F6	0x47A0    BLX	R4
;__Lib_I2C_123.c, 511 :: 		
0x08F8	0xE066    B	L_end_I2Cx_Read
;__Lib_I2C_123.c, 512 :: 		
L_I2Cx_Read109:
;__Lib_I2C_123.c, 513 :: 		
; I2C_BASE start address is: 24 (R6)
; timeout start address is: 28 (R7)
; buf start address is: 4 (R1)
; i start address is: 12 (R3)
; END_mode start address is: 8 (R2)
0x08FA	0x1E78    SUBS	R0, R7, #1
; timeout end address is: 28 (R7)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x08FC	0x4607    MOV	R7, R0
;__Lib_I2C_123.c, 514 :: 		
0x08FE	0xE7FF    B	L_I2Cx_Read108
L__I2Cx_Read151:
;__Lib_I2C_123.c, 508 :: 		
;__Lib_I2C_123.c, 514 :: 		
L_I2Cx_Read108:
;__Lib_I2C_123.c, 515 :: 		
; timeout start address is: 28 (R7)
; timeout end address is: 28 (R7)
0x0900	0xE7EC    B	L_I2Cx_Read106
L_I2Cx_Read107:
;__Lib_I2C_123.c, 516 :: 		
0x0902	0x2500    MOVS	R5, #0
0x0904	0x6834    LDR	R4, [R6, #0]
0x0906	0xF365248A  BFI	R4, R5, #10, #1
0x090A	0x6034    STR	R4, [R6, #0]
;__Lib_I2C_123.c, 517 :: 		
0x090C	0x18CD    ADDS	R5, R1, R3
0x090E	0xF2060410  ADDW	R4, R6, #16
0x0912	0x6824    LDR	R4, [R4, #0]
0x0914	0x702C    STRB	R4, [R5, #0]
0x0916	0x1C58    ADDS	R0, R3, #1
; i end address is: 12 (R3)
; i start address is: 0 (R0)
;__Lib_I2C_123.c, 519 :: 		
0x0918	0x4C2D    LDR	R4, [PC, #180]
; timeout start address is: 12 (R3)
0x091A	0x6823    LDR	R3, [R4, #0]
; END_mode end address is: 8 (R2)
; timeout end address is: 12 (R3)
; i end address is: 0 (R0)
; buf end address is: 4 (R1)
; I2C_BASE end address is: 24 (R6)
0x091C	0x4617    MOV	R7, R2
0x091E	0x4602    MOV	R2, R0
;__Lib_I2C_123.c, 520 :: 		
L_I2Cx_Read110:
; timeout start address is: 12 (R3)
; i start address is: 8 (R2)
; I2C_BASE start address is: 24 (R6)
; buf start address is: 4 (R1)
; END_mode start address is: 28 (R7)
0x0920	0xF2060414  ADDW	R4, R6, #20
0x0924	0x6825    LDR	R5, [R4, #0]
0x0926	0xF3C50480  UBFX	R4, R5, #2, #1
0x092A	0xB964    CBNZ	R4, L_I2Cx_Read111
;__Lib_I2C_123.c, 521 :: 		
0x092C	0x4C28    LDR	R4, [PC, #160]
0x092E	0x6824    LDR	R4, [R4, #0]
0x0930	0xB144    CBZ	R4, L__I2Cx_Read152
;__Lib_I2C_123.c, 522 :: 		
0x0932	0xB923    CBNZ	R3, L_I2Cx_Read113
; END_mode end address is: 28 (R7)
; timeout end address is: 12 (R3)
; buf end address is: 4 (R1)
; i end address is: 8 (R2)
; I2C_BASE end address is: 24 (R6)
;__Lib_I2C_123.c, 523 :: 		
0x0934	0x2003    MOVS	R0, #3
0x0936	0x4C27    LDR	R4, [PC, #156]
0x0938	0x6824    LDR	R4, [R4, #0]
0x093A	0x47A0    BLX	R4
;__Lib_I2C_123.c, 524 :: 		
0x093C	0xE044    B	L_end_I2Cx_Read
;__Lib_I2C_123.c, 525 :: 		
L_I2Cx_Read113:
;__Lib_I2C_123.c, 526 :: 		
; I2C_BASE start address is: 24 (R6)
; i start address is: 8 (R2)
; buf start address is: 4 (R1)
; timeout start address is: 12 (R3)
; END_mode start address is: 28 (R7)
0x093E	0x1E58    SUBS	R0, R3, #1
; timeout end address is: 12 (R3)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x0940	0x4603    MOV	R3, R0
;__Lib_I2C_123.c, 527 :: 		
0x0942	0xE7FF    B	L_I2Cx_Read112
L__I2Cx_Read152:
;__Lib_I2C_123.c, 521 :: 		
;__Lib_I2C_123.c, 527 :: 		
L_I2Cx_Read112:
;__Lib_I2C_123.c, 528 :: 		
; timeout start address is: 12 (R3)
; timeout end address is: 12 (R3)
0x0944	0xE7EC    B	L_I2Cx_Read110
L_I2Cx_Read111:
;__Lib_I2C_123.c, 529 :: 		
0x0946	0x2F01    CMP	R7, #1
0x0948	0xD107    BNE	L_I2Cx_Read114
; END_mode end address is: 28 (R7)
;__Lib_I2C_123.c, 530 :: 		
0x094A	0x2501    MOVS	R5, #1
0x094C	0x6834    LDR	R4, [R6, #0]
0x094E	0xF3652449  BFI	R4, R5, #9, #1
0x0952	0x6034    STR	R4, [R6, #0]
0x0954	0x4610    MOV	R0, R2
0x0956	0x4632    MOV	R2, R6
0x0958	0xE021    B	L_I2Cx_Read115
L_I2Cx_Read114:
;__Lib_I2C_123.c, 532 :: 		
0x095A	0x2501    MOVS	R5, #1
0x095C	0x6834    LDR	R4, [R6, #0]
0x095E	0xF3652408  BFI	R4, R5, #8, #1
0x0962	0x6034    STR	R4, [R6, #0]
;__Lib_I2C_123.c, 534 :: 		
0x0964	0x4C1A    LDR	R4, [PC, #104]
; timeout start address is: 32 (R8)
0x0966	0xF8D48000  LDR	R8, [R4, #0]
; timeout end address is: 32 (R8)
; buf end address is: 4 (R1)
; i end address is: 8 (R2)
; I2C_BASE end address is: 24 (R6)
0x096A	0x4617    MOV	R7, R2
0x096C	0x460D    MOV	R5, R1
;__Lib_I2C_123.c, 535 :: 		
L_I2Cx_Read116:
; timeout start address is: 32 (R8)
; buf start address is: 20 (R5)
; I2C_BASE start address is: 24 (R6)
; i start address is: 28 (R7)
0x096E	0x491A    LDR	R1, [PC, #104]
0x0970	0x4630    MOV	R0, R6
0x0972	0xF7FFFC23  BL	_ChekXForEvent+0
0x0976	0xB978    CBNZ	R0, L_I2Cx_Read117
;__Lib_I2C_123.c, 536 :: 		
0x0978	0x4C15    LDR	R4, [PC, #84]
0x097A	0x6824    LDR	R4, [R4, #0]
0x097C	0xB15C    CBZ	R4, L__I2Cx_Read153
;__Lib_I2C_123.c, 537 :: 		
0x097E	0xF1B80F00  CMP	R8, #0
0x0982	0xD104    BNE	L_I2Cx_Read119
; buf end address is: 20 (R5)
; i end address is: 28 (R7)
; timeout end address is: 32 (R8)
; I2C_BASE end address is: 24 (R6)
;__Lib_I2C_123.c, 538 :: 		
0x0984	0x2003    MOVS	R0, #3
0x0986	0x4C13    LDR	R4, [PC, #76]
0x0988	0x6824    LDR	R4, [R4, #0]
0x098A	0x47A0    BLX	R4
;__Lib_I2C_123.c, 539 :: 		
0x098C	0xE01C    B	L_end_I2Cx_Read
;__Lib_I2C_123.c, 540 :: 		
L_I2Cx_Read119:
;__Lib_I2C_123.c, 541 :: 		
; I2C_BASE start address is: 24 (R6)
; timeout start address is: 32 (R8)
; i start address is: 28 (R7)
; buf start address is: 20 (R5)
0x098E	0xF1A80001  SUB	R0, R8, #1
; timeout end address is: 32 (R8)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x0992	0x4680    MOV	R8, R0
;__Lib_I2C_123.c, 542 :: 		
0x0994	0xE7FF    B	L_I2Cx_Read118
L__I2Cx_Read153:
;__Lib_I2C_123.c, 536 :: 		
;__Lib_I2C_123.c, 542 :: 		
L_I2Cx_Read118:
;__Lib_I2C_123.c, 543 :: 		
; timeout start address is: 32 (R8)
; timeout end address is: 32 (R8)
0x0996	0xE7EA    B	L_I2Cx_Read116
L_I2Cx_Read117:
;__Lib_I2C_123.c, 544 :: 		
0x0998	0x4629    MOV	R1, R5
; i end address is: 28 (R7)
; I2C_BASE end address is: 24 (R6)
0x099A	0x4632    MOV	R2, R6
0x099C	0x4638    MOV	R0, R7
L_I2Cx_Read115:
; buf end address is: 20 (R5)
;__Lib_I2C_123.c, 545 :: 		
; i start address is: 0 (R0)
; I2C_BASE start address is: 8 (R2)
; buf start address is: 4 (R1)
0x099E	0x180D    ADDS	R5, R1, R0
0x09A0	0xF2020410  ADDW	R4, R2, #16
0x09A4	0x6824    LDR	R4, [R4, #0]
0x09A6	0x702C    STRB	R4, [R5, #0]
0x09A8	0x1C44    ADDS	R4, R0, #1
; i end address is: 0 (R0)
;__Lib_I2C_123.c, 546 :: 		
0x09AA	0x190D    ADDS	R5, R1, R4
; buf end address is: 4 (R1)
0x09AC	0xF2020410  ADDW	R4, R2, #16
; I2C_BASE end address is: 8 (R2)
0x09B0	0x6824    LDR	R4, [R4, #0]
0x09B2	0x702C    STRB	R4, [R5, #0]
;__Lib_I2C_123.c, 547 :: 		
0x09B4	0xE008    B	L_I2Cx_Read52
;__Lib_I2C_123.c, 549 :: 		
L_I2Cx_Read51:
; I2C_BASE start address is: 4 (R1)
; END_mode start address is: 12 (R3)
; i start address is: 24 (R6)
; buf start address is: 8 (R2)
; timeout start address is: 36 (R9)
; count start address is: 32 (R8)
; slave_address start address is: 28 (R7)
0x09B6	0xF1B80F01  CMP	R8, #1
0x09BA	0xF43FAE02  BEQ	L_I2Cx_Read53
0x09BE	0xF1B80F02  CMP	R8, #2
0x09C2	0xF43FAE84  BEQ	L_I2Cx_Read74
; i end address is: 24 (R6)
0x09C6	0xE714    B	L_I2Cx_Read95
; slave_address end address is: 28 (R7)
; count end address is: 32 (R8)
; timeout end address is: 36 (R9)
; buf end address is: 8 (R2)
; END_mode end address is: 12 (R3)
; I2C_BASE end address is: 4 (R1)
L_I2Cx_Read52:
;__Lib_I2C_123.c, 550 :: 		
L_end_I2Cx_Read:
0x09C8	0xF8DDE000  LDR	LR, [SP, #0]
0x09CC	0xB002    ADD	SP, SP, #8
0x09CE	0x4770    BX	LR
0x09D0	0x00942000  	__Lib_I2C_123__I2Cx_TIMEOUT+0
0x09D4	0x01F82000  	_I2Cx_Timeout_Ptr+0
0x09D8	0x00010003  	#196609
; end of _I2Cx_Read
_I2C2_Read:
;__Lib_I2C_123.c, 603 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x0C84	0xB081    SUB	SP, SP, #4
0x0C86	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_123.c, 604 :: 		
0x0C8A	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0x0C8C	0x4613    MOV	R3, R2
0x0C8E	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0x0C90	0xB2C1    UXTB	R1, R0
; slave_address end address is: 0 (R0)
0x0C92	0x4804    LDR	R0, [PC, #16]
; END_mode end address is: 12 (R3)
0x0C94	0xF7FFFC64  BL	_I2Cx_Read+0
0x0C98	0xB001    ADD	SP, SP, #4
;__Lib_I2C_123.c, 605 :: 		
L_end_I2C2_Read:
0x0C9A	0xF8DDE000  LDR	LR, [SP, #0]
0x0C9E	0xB001    ADD	SP, SP, #4
0x0CA0	0x4770    BX	LR
0x0CA2	0xBF00    NOP
0x0CA4	0x58004000  	I2C2_CR1+0
; end of _I2C2_Read
_I2C3_Read:
;__Lib_I2C_123.c, 633 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x0CA8	0xB081    SUB	SP, SP, #4
0x0CAA	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_123.c, 634 :: 		
0x0CAE	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0x0CB0	0x4613    MOV	R3, R2
0x0CB2	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0x0CB4	0xB2C1    UXTB	R1, R0
; slave_address end address is: 0 (R0)
0x0CB6	0x4804    LDR	R0, [PC, #16]
; END_mode end address is: 12 (R3)
0x0CB8	0xF7FFFC52  BL	_I2Cx_Read+0
0x0CBC	0xB001    ADD	SP, SP, #4
;__Lib_I2C_123.c, 635 :: 		
L_end_I2C3_Read:
0x0CBE	0xF8DDE000  LDR	LR, [SP, #0]
0x0CC2	0xB001    ADD	SP, SP, #4
0x0CC4	0x4770    BX	LR
0x0CC6	0xBF00    NOP
0x0CC8	0x5C004000  	I2C3_CR1+0
; end of _I2C3_Read
_FT5XX6_SetDefaultMode:
;__Lib_FT5XX6.c, 404 :: 		
0x3A50	0xB081    SUB	SP, SP, #4
0x3A52	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_FT5XX6.c, 405 :: 		
0x3A56	0x2100    MOVS	R1, #0
0x3A58	0x4805    LDR	R0, [PC, #20]
0x3A5A	0x7001    STRB	R1, [R0, #0]
;__Lib_FT5XX6.c, 406 :: 		
0x3A5C	0x2100    MOVS	R1, #0
0x3A5E	0x4805    LDR	R0, [PC, #20]
0x3A60	0x7001    STRB	R1, [R0, #0]
;__Lib_FT5XX6.c, 407 :: 		
0x3A62	0x2000    MOVS	R0, #0
0x3A64	0xF7FFFBF0  BL	_FT5XX6_SetController+0
;__Lib_FT5XX6.c, 408 :: 		
L_end_FT5XX6_SetDefaultMode:
0x3A68	0xF8DDE000  LDR	LR, [SP, #0]
0x3A6C	0xB001    ADD	SP, SP, #4
0x3A6E	0x4770    BX	LR
0x3A70	0x01F02000  	__Lib_FT5XX6_TPOrientation+4
0x3A74	0x01F22000  	__Lib_FT5XX6_TPOrientation+6
; end of _FT5XX6_SetDefaultMode
_FT5XX6_SetController:
;__Lib_FT5XX6.c, 378 :: 		
; FT_type start address is: 0 (R0)
0x3248	0xB081    SUB	SP, SP, #4
0x324A	0xF8CDE000  STR	LR, [SP, #0]
; FT_type end address is: 0 (R0)
; FT_type start address is: 0 (R0)
;__Lib_FT5XX6.c, 379 :: 		
0x324E	0x4909    LDR	R1, [PC, #36]
0x3250	0x7008    STRB	R0, [R1, #0]
;__Lib_FT5XX6.c, 380 :: 		
0x3252	0xB150    CBZ	R0, L_FT5XX6_SetController29
; FT_type end address is: 0 (R0)
;__Lib_FT5XX6.c, 381 :: 		
0x3254	0x4A08    LDR	R2, [PC, #32]
0x3256	0x4907    LDR	R1, [PC, #28]
0x3258	0x7809    LDRB	R1, [R1, #0]
0x325A	0xB404    PUSH	(R2)
0x325C	0x4B07    LDR	R3, [PC, #28]
0x325E	0x4A08    LDR	R2, [PC, #32]
0x3260	0xB2C8    UXTB	R0, R1
0x3262	0x4908    LDR	R1, [PC, #32]
0x3264	0xF7FEF8D8  BL	_FT5XX6_gesture_decoder+0
0x3268	0xB001    ADD	SP, SP, #4
;__Lib_FT5XX6.c, 382 :: 		
L_FT5XX6_SetController29:
;__Lib_FT5XX6.c, 383 :: 		
L_end_FT5XX6_SetController:
0x326A	0xF8DDE000  LDR	LR, [SP, #0]
0x326E	0xB001    ADD	SP, SP, #4
0x3270	0x4770    BX	LR
0x3272	0xBF00    NOP
0x3274	0x01DB2000  	__Lib_FT5XX6_FT5xx6_controller+0
0x3278	0x01D92000  	_ft5xx6_gest_move_left+0
0x327C	0x01D82000  	_ft5xx6_gest_move_down+0
0x3280	0x01CF2000  	_ft5xx6_gest_move_right+0
0x3284	0x01CE2000  	_ft5xx6_gest_move_up+0
; end of _FT5XX6_SetController
_FT5XX6_gesture_decoder:
;__Lib_FT5XX6_gesture_decoder.c, 18 :: 		void FT5XX6_gesture_decoder(char FT_type, short *ft5xx6_gest_move_up, short *ft5xx6_gest_move_right, short *ft5xx6_gest_move_down, short *ft5xx6_gest_move_left){
; ft5xx6_gest_move_down start address is: 12 (R3)
; ft5xx6_gest_move_right start address is: 8 (R2)
; ft5xx6_gest_move_up start address is: 4 (R1)
; FT_type start address is: 0 (R0)
0x1418	0xB2C4    UXTB	R4, R0
; ft5xx6_gest_move_down end address is: 12 (R3)
; ft5xx6_gest_move_right end address is: 8 (R2)
; ft5xx6_gest_move_up end address is: 4 (R1)
; FT_type end address is: 0 (R0)
; FT_type start address is: 16 (R4)
; ft5xx6_gest_move_up start address is: 4 (R1)
; ft5xx6_gest_move_right start address is: 8 (R2)
; ft5xx6_gest_move_down start address is: 12 (R3)
; ft5xx6_gest_move_left start address is: 0 (R0)
0x141A	0x9800    LDR	R0, [SP, #0]
;__Lib_FT5XX6_gesture_decoder.c, 19 :: 		switch(FT_type){
0x141C	0xE04F    B	L_FT5XX6_gesture_decoder0
; FT_type end address is: 16 (R4)
;__Lib_FT5XX6_gesture_decoder.c, 20 :: 		case _TC_FT5X06:
L_FT5XX6_gesture_decoder2:
;__Lib_FT5XX6_gesture_decoder.c, 21 :: 		*ft5xx6_gest_move_up    = 0x1C;
0x141E	0x241C    MOVS	R4, #28
0x1420	0xB264    SXTB	R4, R4
0x1422	0x700C    STRB	R4, [R1, #0]
; ft5xx6_gest_move_up end address is: 4 (R1)
;__Lib_FT5XX6_gesture_decoder.c, 22 :: 		*ft5xx6_gest_move_left  = 0x10;
0x1424	0x2410    MOVS	R4, #16
0x1426	0xB264    SXTB	R4, R4
0x1428	0x7004    STRB	R4, [R0, #0]
; ft5xx6_gest_move_left end address is: 0 (R0)
;__Lib_FT5XX6_gesture_decoder.c, 23 :: 		*ft5xx6_gest_move_down  = 0x14;
0x142A	0x2414    MOVS	R4, #20
0x142C	0xB264    SXTB	R4, R4
0x142E	0x701C    STRB	R4, [R3, #0]
; ft5xx6_gest_move_down end address is: 12 (R3)
;__Lib_FT5XX6_gesture_decoder.c, 24 :: 		*ft5xx6_gest_move_right = 0x18;
0x1430	0x2418    MOVS	R4, #24
0x1432	0xB264    SXTB	R4, R4
0x1434	0x7014    STRB	R4, [R2, #0]
; ft5xx6_gest_move_right end address is: 8 (R2)
;__Lib_FT5XX6_gesture_decoder.c, 25 :: 		_TC_array = _TC_FT5X06_array;
0x1436	0x4D27    LDR	R5, [PC, #156]
0x1438	0x4C27    LDR	R4, [PC, #156]
0x143A	0x6025    STR	R5, [R4, #0]
;__Lib_FT5XX6_gesture_decoder.c, 26 :: 		break;
0x143C	0xE048    B	L_FT5XX6_gesture_decoder1
;__Lib_FT5XX6_gesture_decoder.c, 27 :: 		case _TC_FT5X16:
L_FT5XX6_gesture_decoder3:
;__Lib_FT5XX6_gesture_decoder.c, 28 :: 		*ft5xx6_gest_move_up    = 0x1C;
; ft5xx6_gest_move_left start address is: 0 (R0)
; ft5xx6_gest_move_down start address is: 12 (R3)
; ft5xx6_gest_move_right start address is: 8 (R2)
; ft5xx6_gest_move_up start address is: 4 (R1)
0x143E	0x241C    MOVS	R4, #28
0x1440	0xB264    SXTB	R4, R4
0x1442	0x700C    STRB	R4, [R1, #0]
; ft5xx6_gest_move_up end address is: 4 (R1)
;__Lib_FT5XX6_gesture_decoder.c, 29 :: 		*ft5xx6_gest_move_right = 0x18;
0x1444	0x2418    MOVS	R4, #24
0x1446	0xB264    SXTB	R4, R4
0x1448	0x7014    STRB	R4, [R2, #0]
; ft5xx6_gest_move_right end address is: 8 (R2)
;__Lib_FT5XX6_gesture_decoder.c, 30 :: 		*ft5xx6_gest_move_down  = 0x14;
0x144A	0x2414    MOVS	R4, #20
0x144C	0xB264    SXTB	R4, R4
0x144E	0x701C    STRB	R4, [R3, #0]
; ft5xx6_gest_move_down end address is: 12 (R3)
;__Lib_FT5XX6_gesture_decoder.c, 31 :: 		*ft5xx6_gest_move_left  = 0x10;
0x1450	0x2410    MOVS	R4, #16
0x1452	0xB264    SXTB	R4, R4
0x1454	0x7004    STRB	R4, [R0, #0]
; ft5xx6_gest_move_left end address is: 0 (R0)
;__Lib_FT5XX6_gesture_decoder.c, 32 :: 		_TC_array = _TC_FT5X16_array;
0x1456	0x4D21    LDR	R5, [PC, #132]
0x1458	0x4C1F    LDR	R4, [PC, #124]
0x145A	0x6025    STR	R5, [R4, #0]
;__Lib_FT5XX6_gesture_decoder.c, 33 :: 		break;
0x145C	0xE038    B	L_FT5XX6_gesture_decoder1
;__Lib_FT5XX6_gesture_decoder.c, 34 :: 		case _TC_FT5X26:
L_FT5XX6_gesture_decoder4:
;__Lib_FT5XX6_gesture_decoder.c, 35 :: 		*ft5xx6_gest_move_up    = 0x14;
; ft5xx6_gest_move_left start address is: 0 (R0)
; ft5xx6_gest_move_down start address is: 12 (R3)
; ft5xx6_gest_move_right start address is: 8 (R2)
; ft5xx6_gest_move_up start address is: 4 (R1)
0x145E	0x2414    MOVS	R4, #20
0x1460	0xB264    SXTB	R4, R4
0x1462	0x700C    STRB	R4, [R1, #0]
; ft5xx6_gest_move_up end address is: 4 (R1)
;__Lib_FT5XX6_gesture_decoder.c, 36 :: 		*ft5xx6_gest_move_left  = 0x10;
0x1464	0x2410    MOVS	R4, #16
0x1466	0xB264    SXTB	R4, R4
0x1468	0x7004    STRB	R4, [R0, #0]
; ft5xx6_gest_move_left end address is: 0 (R0)
;__Lib_FT5XX6_gesture_decoder.c, 37 :: 		*ft5xx6_gest_move_down  = 0x18;
0x146A	0x2418    MOVS	R4, #24
0x146C	0xB264    SXTB	R4, R4
0x146E	0x701C    STRB	R4, [R3, #0]
; ft5xx6_gest_move_down end address is: 12 (R3)
;__Lib_FT5XX6_gesture_decoder.c, 38 :: 		*ft5xx6_gest_move_right = 0x1C;
0x1470	0x241C    MOVS	R4, #28
0x1472	0xB264    SXTB	R4, R4
0x1474	0x7014    STRB	R4, [R2, #0]
; ft5xx6_gest_move_right end address is: 8 (R2)
;__Lib_FT5XX6_gesture_decoder.c, 39 :: 		_TC_array = _TC_FT5X26_array;
0x1476	0x4D1A    LDR	R5, [PC, #104]
0x1478	0x4C17    LDR	R4, [PC, #92]
0x147A	0x6025    STR	R5, [R4, #0]
;__Lib_FT5XX6_gesture_decoder.c, 40 :: 		break;
0x147C	0xE028    B	L_FT5XX6_gesture_decoder1
;__Lib_FT5XX6_gesture_decoder.c, 41 :: 		case _TC_FT5X46:
L_FT5XX6_gesture_decoder5:
;__Lib_FT5XX6_gesture_decoder.c, 42 :: 		*ft5xx6_gest_move_up    = 0x10;
; ft5xx6_gest_move_left start address is: 0 (R0)
; ft5xx6_gest_move_down start address is: 12 (R3)
; ft5xx6_gest_move_right start address is: 8 (R2)
; ft5xx6_gest_move_up start address is: 4 (R1)
0x147E	0x2410    MOVS	R4, #16
0x1480	0xB264    SXTB	R4, R4
0x1482	0x700C    STRB	R4, [R1, #0]
; ft5xx6_gest_move_up end address is: 4 (R1)
;__Lib_FT5XX6_gesture_decoder.c, 43 :: 		*ft5xx6_gest_move_right = 0x14;
0x1484	0x2414    MOVS	R4, #20
0x1486	0xB264    SXTB	R4, R4
0x1488	0x7014    STRB	R4, [R2, #0]
; ft5xx6_gest_move_right end address is: 8 (R2)
;__Lib_FT5XX6_gesture_decoder.c, 44 :: 		*ft5xx6_gest_move_down  = 0x18;
0x148A	0x2418    MOVS	R4, #24
0x148C	0xB264    SXTB	R4, R4
0x148E	0x701C    STRB	R4, [R3, #0]
; ft5xx6_gest_move_down end address is: 12 (R3)
;__Lib_FT5XX6_gesture_decoder.c, 45 :: 		*ft5xx6_gest_move_left  = 0x1C;
0x1490	0x241C    MOVS	R4, #28
0x1492	0xB264    SXTB	R4, R4
0x1494	0x7004    STRB	R4, [R0, #0]
; ft5xx6_gest_move_left end address is: 0 (R0)
;__Lib_FT5XX6_gesture_decoder.c, 46 :: 		_TC_array = _TC_FT5X46_array;
0x1496	0x4D13    LDR	R5, [PC, #76]
0x1498	0x4C0F    LDR	R4, [PC, #60]
0x149A	0x6025    STR	R5, [R4, #0]
;__Lib_FT5XX6_gesture_decoder.c, 47 :: 		break;
0x149C	0xE018    B	L_FT5XX6_gesture_decoder1
;__Lib_FT5XX6_gesture_decoder.c, 48 :: 		default:
L_FT5XX6_gesture_decoder6:
;__Lib_FT5XX6_gesture_decoder.c, 49 :: 		*ft5xx6_gest_move_up    = 0x00;
; ft5xx6_gest_move_left start address is: 0 (R0)
; ft5xx6_gest_move_down start address is: 12 (R3)
; ft5xx6_gest_move_right start address is: 8 (R2)
; ft5xx6_gest_move_up start address is: 4 (R1)
0x149E	0x2400    MOVS	R4, #0
0x14A0	0xB264    SXTB	R4, R4
0x14A2	0x700C    STRB	R4, [R1, #0]
; ft5xx6_gest_move_up end address is: 4 (R1)
;__Lib_FT5XX6_gesture_decoder.c, 50 :: 		*ft5xx6_gest_move_left  = 0x00;
0x14A4	0x2400    MOVS	R4, #0
0x14A6	0xB264    SXTB	R4, R4
0x14A8	0x7004    STRB	R4, [R0, #0]
; ft5xx6_gest_move_left end address is: 0 (R0)
;__Lib_FT5XX6_gesture_decoder.c, 51 :: 		*ft5xx6_gest_move_down  = 0x00;
0x14AA	0x2400    MOVS	R4, #0
0x14AC	0xB264    SXTB	R4, R4
0x14AE	0x701C    STRB	R4, [R3, #0]
; ft5xx6_gest_move_down end address is: 12 (R3)
;__Lib_FT5XX6_gesture_decoder.c, 52 :: 		*ft5xx6_gest_move_right = 0x00;
0x14B0	0x2400    MOVS	R4, #0
0x14B2	0xB264    SXTB	R4, R4
0x14B4	0x7014    STRB	R4, [R2, #0]
; ft5xx6_gest_move_right end address is: 8 (R2)
;__Lib_FT5XX6_gesture_decoder.c, 53 :: 		_TC_array = _TC_NONE_array;
0x14B6	0x4D0C    LDR	R5, [PC, #48]
0x14B8	0x4C07    LDR	R4, [PC, #28]
0x14BA	0x6025    STR	R5, [R4, #0]
;__Lib_FT5XX6_gesture_decoder.c, 54 :: 		break;
0x14BC	0xE008    B	L_FT5XX6_gesture_decoder1
;__Lib_FT5XX6_gesture_decoder.c, 55 :: 		}
L_FT5XX6_gesture_decoder0:
; ft5xx6_gest_move_left start address is: 0 (R0)
; ft5xx6_gest_move_down start address is: 12 (R3)
; ft5xx6_gest_move_right start address is: 8 (R2)
; ft5xx6_gest_move_up start address is: 4 (R1)
; FT_type start address is: 16 (R4)
0x14BE	0x2C01    CMP	R4, #1
0x14C0	0xD0AD    BEQ	L_FT5XX6_gesture_decoder2
0x14C2	0x2C02    CMP	R4, #2
0x14C4	0xD0BB    BEQ	L_FT5XX6_gesture_decoder3
0x14C6	0x2C03    CMP	R4, #3
0x14C8	0xD0C9    BEQ	L_FT5XX6_gesture_decoder4
0x14CA	0x2C04    CMP	R4, #4
0x14CC	0xD0D7    BEQ	L_FT5XX6_gesture_decoder5
; FT_type end address is: 16 (R4)
0x14CE	0xE7E6    B	L_FT5XX6_gesture_decoder6
; ft5xx6_gest_move_up end address is: 4 (R1)
; ft5xx6_gest_move_right end address is: 8 (R2)
; ft5xx6_gest_move_down end address is: 12 (R3)
; ft5xx6_gest_move_left end address is: 0 (R0)
L_FT5XX6_gesture_decoder1:
;__Lib_FT5XX6_gesture_decoder.c, 56 :: 		}
L_end_FT5XX6_gesture_decoder:
0x14D0	0x4770    BX	LR
0x14D2	0xBF00    NOP
0x14D4	0x463C0000  	__Lib_FT5XX6_gesture_decoder__TC_FT5X06_array+0
0x14D8	0x01F42000  	__Lib_FT5XX6_gesture_decoder__TC_array+0
0x14DC	0x472C0000  	__Lib_FT5XX6_gesture_decoder__TC_FT5X16_array+0
0x14E0	0x70F40000  	__Lib_FT5XX6_gesture_decoder__TC_FT5X26_array+0
0x14E4	0x44D40000  	__Lib_FT5XX6_gesture_decoder__TC_FT5X46_array+0
0x14E8	0x0ED40000  	__Lib_FT5XX6_gesture_decoder__TC_NONE_array+0
; end of _FT5XX6_gesture_decoder
_FT5XX6_SetSizeAndRotation:
;__Lib_FT5XX6.c, 251 :: 		
; rotation start address is: 8 (R2)
; display_height start address is: 4 (R1)
; display_width start address is: 0 (R0)
0x3A30	0xB081    SUB	SP, SP, #4
0x3A32	0xF8CDE000  STR	LR, [SP, #0]
0x3A36	0xB283    UXTH	R3, R0
0x3A38	0xB28C    UXTH	R4, R1
; rotation end address is: 8 (R2)
; display_height end address is: 4 (R1)
; display_width end address is: 0 (R0)
; display_width start address is: 12 (R3)
; display_height start address is: 16 (R4)
; rotation start address is: 8 (R2)
;__Lib_FT5XX6.c, 252 :: 		
0x3A3A	0xB2D0    UXTB	R0, R2
; rotation end address is: 8 (R2)
0x3A3C	0xF7FFFC24  BL	_FT5XX6_SetTouchPanelOrientation+0
;__Lib_FT5XX6.c, 253 :: 		
0x3A40	0xB2A1    UXTH	R1, R4
; display_height end address is: 16 (R4)
0x3A42	0xB298    UXTH	R0, R3
; display_width end address is: 12 (R3)
0x3A44	0xF7FFFBB4  BL	_FT5XX6_SetSize+0
;__Lib_FT5XX6.c, 254 :: 		
L_end_FT5XX6_SetSizeAndRotation:
0x3A48	0xF8DDE000  LDR	LR, [SP, #0]
0x3A4C	0xB001    ADD	SP, SP, #4
0x3A4E	0x4770    BX	LR
; end of _FT5XX6_SetSizeAndRotation
_FT5XX6_SetTouchPanelOrientation:
;__Lib_FT5XX6.c, 199 :: 		
; rotation start address is: 0 (R0)
0x3288	0xB081    SUB	SP, SP, #4
; rotation end address is: 0 (R0)
; rotation start address is: 0 (R0)
;__Lib_FT5XX6.c, 200 :: 		
0x328A	0xF0000203  AND	R2, R0, #3
; rotation end address is: 0 (R0)
0x328E	0x4902    LDR	R1, [PC, #8]
0x3290	0x700A    STRB	R2, [R1, #0]
;__Lib_FT5XX6.c, 201 :: 		
L_end_FT5XX6_SetTouchPanelOrientation:
0x3292	0xB001    ADD	SP, SP, #4
0x3294	0x4770    BX	LR
0x3296	0xBF00    NOP
0x3298	0x01F12000  	__Lib_FT5XX6_TPOrientation+5
; end of _FT5XX6_SetTouchPanelOrientation
_FT5XX6_SetSize:
;__Lib_FT5XX6.c, 218 :: 		
; display_height start address is: 4 (R1)
; display_width start address is: 0 (R0)
0x31B0	0xB081    SUB	SP, SP, #4
0x31B2	0xF8CDE000  STR	LR, [SP, #0]
0x31B6	0xB283    UXTH	R3, R0
0x31B8	0xB28C    UXTH	R4, R1
; display_height end address is: 4 (R1)
; display_width end address is: 0 (R0)
; display_width start address is: 12 (R3)
; display_height start address is: 16 (R4)
;__Lib_FT5XX6.c, 219 :: 		
0x31BA	0x4A1E    LDR	R2, [PC, #120]
0x31BC	0x8013    STRH	R3, [R2, #0]
;__Lib_FT5XX6.c, 220 :: 		
0x31BE	0x4A1E    LDR	R2, [PC, #120]
0x31C0	0x8014    STRH	R4, [R2, #0]
;__Lib_FT5XX6.c, 221 :: 		
0x31C2	0x4A1E    LDR	R2, [PC, #120]
0x31C4	0x7812    LDRB	R2, [R2, #0]
0x31C6	0x2A00    CMP	R2, #0
0x31C8	0xD028    BEQ	L_FT5XX6_SetSize2
;__Lib_FT5XX6.c, 224 :: 		
0x31CA	0x4A1D    LDR	R2, [PC, #116]
0x31CC	0x8812    LDRH	R2, [R2, #0]
0x31CE	0x4293    CMP	R3, R2
0x31D0	0xD90E    BLS	L_FT5XX6_SetSize3
;__Lib_FT5XX6.c, 225 :: 		
0x31D2	0xF7FEF98B  BL	_FT5XX6_GetTouchPanelOrientation+0
0x31D6	0x2803    CMP	R0, #3
0x31D8	0xD103    BNE	L_FT5XX6_SetSize4
;__Lib_FT5XX6.c, 226 :: 		
0x31DA	0x2000    MOVS	R0, #0
0x31DC	0xF000F854  BL	_FT5XX6_SetTouchPanelOrientation+0
0x31E0	0xE005    B	L_FT5XX6_SetSize5
L_FT5XX6_SetSize4:
;__Lib_FT5XX6.c, 228 :: 		
0x31E2	0xF7FEF983  BL	_FT5XX6_GetTouchPanelOrientation+0
0x31E6	0x1C42    ADDS	R2, R0, #1
0x31E8	0xB2D0    UXTB	R0, R2
0x31EA	0xF000F84D  BL	_FT5XX6_SetTouchPanelOrientation+0
L_FT5XX6_SetSize5:
;__Lib_FT5XX6.c, 229 :: 		
0x31EE	0xE010    B	L_FT5XX6_SetSize6
L_FT5XX6_SetSize3:
0x31F0	0x4A13    LDR	R2, [PC, #76]
0x31F2	0x8812    LDRH	R2, [R2, #0]
0x31F4	0x4293    CMP	R3, R2
0x31F6	0xD20C    BCS	L_FT5XX6_SetSize7
;__Lib_FT5XX6.c, 230 :: 		
0x31F8	0xF7FEF978  BL	_FT5XX6_GetTouchPanelOrientation+0
0x31FC	0xB918    CBNZ	R0, L_FT5XX6_SetSize8
;__Lib_FT5XX6.c, 231 :: 		
0x31FE	0x2003    MOVS	R0, #3
0x3200	0xF000F842  BL	_FT5XX6_SetTouchPanelOrientation+0
0x3204	0xE005    B	L_FT5XX6_SetSize9
L_FT5XX6_SetSize8:
;__Lib_FT5XX6.c, 233 :: 		
0x3206	0xF7FEF971  BL	_FT5XX6_GetTouchPanelOrientation+0
0x320A	0x1E42    SUBS	R2, R0, #1
0x320C	0xB2D0    UXTB	R0, R2
0x320E	0xF000F83B  BL	_FT5XX6_SetTouchPanelOrientation+0
L_FT5XX6_SetSize9:
;__Lib_FT5XX6.c, 234 :: 		
L_FT5XX6_SetSize7:
L_FT5XX6_SetSize6:
;__Lib_FT5XX6.c, 235 :: 		
0x3212	0x4A0B    LDR	R2, [PC, #44]
0x3214	0x8013    STRH	R3, [R2, #0]
; display_width end address is: 12 (R3)
;__Lib_FT5XX6.c, 236 :: 		
0x3216	0x4A0B    LDR	R2, [PC, #44]
0x3218	0x8014    STRH	R4, [R2, #0]
; display_height end address is: 16 (R4)
;__Lib_FT5XX6.c, 237 :: 		
0x321A	0xE006    B	L_FT5XX6_SetSize10
L_FT5XX6_SetSize2:
;__Lib_FT5XX6.c, 238 :: 		
; display_height start address is: 16 (R4)
; display_width start address is: 12 (R3)
0x321C	0x4A08    LDR	R2, [PC, #32]
0x321E	0x8013    STRH	R3, [R2, #0]
; display_width end address is: 12 (R3)
;__Lib_FT5XX6.c, 239 :: 		
0x3220	0x4A08    LDR	R2, [PC, #32]
0x3222	0x8014    STRH	R4, [R2, #0]
; display_height end address is: 16 (R4)
;__Lib_FT5XX6.c, 240 :: 		
0x3224	0x2301    MOVS	R3, #1
0x3226	0x4A05    LDR	R2, [PC, #20]
0x3228	0x7013    STRB	R3, [R2, #0]
;__Lib_FT5XX6.c, 241 :: 		
L_FT5XX6_SetSize10:
;__Lib_FT5XX6.c, 242 :: 		
L_end_FT5XX6_SetSize:
0x322A	0xF8DDE000  LDR	LR, [SP, #0]
0x322E	0xB001    ADD	SP, SP, #4
0x3230	0x4770    BX	LR
0x3232	0xBF00    NOP
0x3234	0x01E82000  	__Lib_FT5XX6_FT5XX6_TP_WIDTH+0
0x3238	0x01EA2000  	__Lib_FT5XX6_FT5XX6_TP_HEIGHT+0
0x323C	0x01F22000  	__Lib_FT5XX6_TPOrientation+6
0x3240	0x01EC2000  	__Lib_FT5XX6_TPOrientation+0
0x3244	0x01EE2000  	__Lib_FT5XX6_TPOrientation+2
; end of _FT5XX6_SetSize
_FT5XX6_GetTouchPanelOrientation:
;__Lib_FT5XX6.c, 208 :: 		
0x14EC	0xB081    SUB	SP, SP, #4
;__Lib_FT5XX6.c, 209 :: 		
0x14EE	0x4802    LDR	R0, [PC, #8]
0x14F0	0x7800    LDRB	R0, [R0, #0]
;__Lib_FT5XX6.c, 210 :: 		
L_end_FT5XX6_GetTouchPanelOrientation:
0x14F2	0xB001    ADD	SP, SP, #4
0x14F4	0x4770    BX	LR
0x14F6	0xBF00    NOP
0x14F8	0x01F12000  	__Lib_FT5XX6_TPOrientation+5
; end of _FT5XX6_GetTouchPanelOrientation
pressure_driver_InitializeObjects:
;pressure_driver.c, 92 :: 		static void InitializeObjects() {
;pressure_driver.c, 93 :: 		Screen1.Color                     = 0x0000;
0x4058	0x2100    MOVS	R1, #0
0x405A	0x4838    LDR	R0, [PC, #224]
0x405C	0x8001    STRH	R1, [R0, #0]
;pressure_driver.c, 94 :: 		Screen1.Width                     = 800;
0x405E	0xF2403120  MOVW	R1, #800
0x4062	0x4837    LDR	R0, [PC, #220]
0x4064	0x8001    STRH	R1, [R0, #0]
;pressure_driver.c, 95 :: 		Screen1.Height                    = 480;
0x4066	0xF24011E0  MOVW	R1, #480
0x406A	0x4836    LDR	R0, [PC, #216]
0x406C	0x8001    STRH	R1, [R0, #0]
;pressure_driver.c, 96 :: 		Screen1.LabelsCount               = 2;
0x406E	0x2102    MOVS	R1, #2
0x4070	0x4835    LDR	R0, [PC, #212]
0x4072	0x8001    STRH	R1, [R0, #0]
;pressure_driver.c, 97 :: 		Screen1.Labels                    = Screen1_Labels;
0x4074	0x4935    LDR	R1, [PC, #212]
0x4076	0x4836    LDR	R0, [PC, #216]
0x4078	0x6001    STR	R1, [R0, #0]
;pressure_driver.c, 98 :: 		Screen1.ObjectsCount              = 2;
0x407A	0x2102    MOVS	R1, #2
0x407C	0x4835    LDR	R0, [PC, #212]
0x407E	0x8001    STRH	R1, [R0, #0]
;pressure_driver.c, 99 :: 		Screen1.OnSwipeUpPtr    = 0;
0x4080	0x2100    MOVS	R1, #0
0x4082	0x4835    LDR	R0, [PC, #212]
0x4084	0x6001    STR	R1, [R0, #0]
;pressure_driver.c, 100 :: 		Screen1.OnSwipeDownPtr  = 0;
0x4086	0x2100    MOVS	R1, #0
0x4088	0x4834    LDR	R0, [PC, #208]
0x408A	0x6001    STR	R1, [R0, #0]
;pressure_driver.c, 101 :: 		Screen1.OnSwipeLeftPtr  = 0;
0x408C	0x2100    MOVS	R1, #0
0x408E	0x4834    LDR	R0, [PC, #208]
0x4090	0x6001    STR	R1, [R0, #0]
;pressure_driver.c, 102 :: 		Screen1.OnSwipeRightPtr = 0;
0x4092	0x2100    MOVS	R1, #0
0x4094	0x4833    LDR	R0, [PC, #204]
0x4096	0x6001    STR	R1, [R0, #0]
;pressure_driver.c, 103 :: 		Screen1.OnZoomInPtr     = 0;
0x4098	0x2100    MOVS	R1, #0
0x409A	0x4833    LDR	R0, [PC, #204]
0x409C	0x6001    STR	R1, [R0, #0]
;pressure_driver.c, 104 :: 		Screen1.OnZoomOutPtr    = 0;
0x409E	0x2100    MOVS	R1, #0
0x40A0	0x4832    LDR	R0, [PC, #200]
0x40A2	0x6001    STR	R1, [R0, #0]
;pressure_driver.c, 107 :: 		Label1.OwnerScreen     = &Screen1;
0x40A4	0x4925    LDR	R1, [PC, #148]
0x40A6	0x4832    LDR	R0, [PC, #200]
0x40A8	0x6001    STR	R1, [R0, #0]
;pressure_driver.c, 108 :: 		Label1.Order           = 0;
0x40AA	0x2100    MOVS	R1, #0
0x40AC	0x4831    LDR	R0, [PC, #196]
0x40AE	0x7001    STRB	R1, [R0, #0]
;pressure_driver.c, 109 :: 		Label1.Left            = 206;
0x40B0	0x21CE    MOVS	R1, #206
0x40B2	0x4831    LDR	R0, [PC, #196]
0x40B4	0x8001    STRH	R1, [R0, #0]
;pressure_driver.c, 110 :: 		Label1.Top             = 111;
0x40B6	0x216F    MOVS	R1, #111
0x40B8	0x4830    LDR	R0, [PC, #192]
0x40BA	0x8001    STRH	R1, [R0, #0]
;pressure_driver.c, 111 :: 		Label1.Width           = 132;
0x40BC	0x2184    MOVS	R1, #132
0x40BE	0x4830    LDR	R0, [PC, #192]
0x40C0	0x8001    STRH	R1, [R0, #0]
;pressure_driver.c, 112 :: 		Label1.Height          = 36;
0x40C2	0x2124    MOVS	R1, #36
0x40C4	0x482F    LDR	R0, [PC, #188]
0x40C6	0x8001    STRH	R1, [R0, #0]
;pressure_driver.c, 113 :: 		Label1.Visible         = 1;
0x40C8	0x2101    MOVS	R1, #1
0x40CA	0x482F    LDR	R0, [PC, #188]
0x40CC	0x7001    STRB	R1, [R0, #0]
;pressure_driver.c, 114 :: 		Label1.Active          = 1;
0x40CE	0x2101    MOVS	R1, #1
0x40D0	0x482E    LDR	R0, [PC, #184]
0x40D2	0x7001    STRB	R1, [R0, #0]
;pressure_driver.c, 115 :: 		Label1.Caption         = Label1_Caption;
0x40D4	0x492E    LDR	R1, [PC, #184]
0x40D6	0x482F    LDR	R0, [PC, #188]
0x40D8	0x6001    STR	R1, [R0, #0]
;pressure_driver.c, 116 :: 		Label1.FontName        = Tahoma26x33_Regular;
0x40DA	0x4A2F    LDR	R2, [PC, #188]
0x40DC	0x482F    LDR	R0, [PC, #188]
0x40DE	0x6002    STR	R2, [R0, #0]
;pressure_driver.c, 117 :: 		Label1.Font_Color      = 0xFFFF;
0x40E0	0xF64F71FF  MOVW	R1, #65535
0x40E4	0x482E    LDR	R0, [PC, #184]
0x40E6	0x8001    STRH	R1, [R0, #0]
;pressure_driver.c, 118 :: 		Label1.VerticalText    = 0;
0x40E8	0x2100    MOVS	R1, #0
0x40EA	0x482E    LDR	R0, [PC, #184]
0x40EC	0x7001    STRB	R1, [R0, #0]
;pressure_driver.c, 120 :: 		Label2.OwnerScreen     = &Screen1;
0x40EE	0x4913    LDR	R1, [PC, #76]
0x40F0	0x482D    LDR	R0, [PC, #180]
0x40F2	0x6001    STR	R1, [R0, #0]
;pressure_driver.c, 121 :: 		Label2.Order           = 1;
0x40F4	0x2101    MOVS	R1, #1
0x40F6	0x482D    LDR	R0, [PC, #180]
0x40F8	0x7001    STRB	R1, [R0, #0]
;pressure_driver.c, 122 :: 		Label2.Left            = 473;
0x40FA	0xF24011D9  MOVW	R1, #473
0x40FE	0x482C    LDR	R0, [PC, #176]
0x4100	0x8001    STRH	R1, [R0, #0]
;pressure_driver.c, 123 :: 		Label2.Top             = 111;
0x4102	0x216F    MOVS	R1, #111
0x4104	0x482B    LDR	R0, [PC, #172]
0x4106	0x8001    STRH	R1, [R0, #0]
;pressure_driver.c, 124 :: 		Label2.Width           = 73;
0x4108	0x2149    MOVS	R1, #73
0x410A	0x482B    LDR	R0, [PC, #172]
0x410C	0x8001    STRH	R1, [R0, #0]
;pressure_driver.c, 125 :: 		Label2.Height          = 36;
0x410E	0x2124    MOVS	R1, #36
0x4110	0x482A    LDR	R0, [PC, #168]
0x4112	0x8001    STRH	R1, [R0, #0]
;pressure_driver.c, 126 :: 		Label2.Visible         = 1;
0x4114	0x2101    MOVS	R1, #1
0x4116	0x482A    LDR	R0, [PC, #168]
0x4118	0x7001    STRB	R1, [R0, #0]
;pressure_driver.c, 127 :: 		Label2.Active          = 1;
0x411A	0x2101    MOVS	R1, #1
0x411C	0x4829    LDR	R0, [PC, #164]
0x411E	0x7001    STRB	R1, [R0, #0]
;pressure_driver.c, 128 :: 		Label2.Caption         = Label2_Caption;
0x4120	0x4929    LDR	R1, [PC, #164]
0x4122	0x482A    LDR	R0, [PC, #168]
0x4124	0x6001    STR	R1, [R0, #0]
;pressure_driver.c, 129 :: 		Label2.FontName        = Tahoma26x33_Regular;
0x4126	0x482A    LDR	R0, [PC, #168]
0x4128	0x6002    STR	R2, [R0, #0]
;pressure_driver.c, 130 :: 		Label2.Font_Color      = 0xFFFF;
0x412A	0xF64F71FF  MOVW	R1, #65535
0x412E	0x4829    LDR	R0, [PC, #164]
0x4130	0x8001    STRH	R1, [R0, #0]
;pressure_driver.c, 131 :: 		Label2.VerticalText    = 0;
0x4132	0x2100    MOVS	R1, #0
0x4134	0x4828    LDR	R0, [PC, #160]
0x4136	0x7001    STRB	R1, [R0, #0]
;pressure_driver.c, 132 :: 		}
L_end_InitializeObjects:
0x4138	0x4770    BX	LR
0x413A	0xBF00    NOP
0x413C	0x01402000  	_Screen1+0
0x4140	0x01422000  	_Screen1+2
0x4144	0x01442000  	_Screen1+4
0x4148	0x01482000  	_Screen1+8
0x414C	0x70EC0000  	_Screen1_Labels+0
0x4150	0x014C2000  	_Screen1+12
0x4154	0x01462000  	_Screen1+6
0x4158	0x01582000  	_Screen1+24
0x415C	0x015C2000  	_Screen1+28
0x4160	0x01502000  	_Screen1+16
0x4164	0x01542000  	_Screen1+20
0x4168	0x01602000  	_Screen1+32
0x416C	0x01642000  	_Screen1+36
0x4170	0x00E02000  	_Label1+0
0x4174	0x00E42000  	_Label1+4
0x4178	0x00E62000  	_Label1+6
0x417C	0x00E82000  	_Label1+8
0x4180	0x00EA2000  	_Label1+10
0x4184	0x00EC2000  	_Label1+12
0x4188	0x00FB2000  	_Label1+27
0x418C	0x00FC2000  	_Label1+28
0x4190	0x00002000  	_Label1_Caption+0
0x4194	0x00F02000  	_Label1+16
0x4198	0x4B700000  	_Tahoma26x33_Regular+0
0x419C	0x00F42000  	_Label1+20
0x41A0	0x00F82000  	_Label1+24
0x41A4	0x00FA2000  	_Label1+26
0x41A8	0x01102000  	_Label2+0
0x41AC	0x01142000  	_Label2+4
0x41B0	0x01162000  	_Label2+6
0x41B4	0x01182000  	_Label2+8
0x41B8	0x011A2000  	_Label2+10
0x41BC	0x011C2000  	_Label2+12
0x41C0	0x012B2000  	_Label2+27
0x41C4	0x012C2000  	_Label2+28
0x41C8	0x000C2000  	_Label2_Caption+0
0x41CC	0x01202000  	_Label2+16
0x41D0	0x01242000  	_Label2+20
0x41D4	0x01282000  	_Label2+24
0x41D8	0x012A2000  	_Label2+26
; end of pressure_driver_InitializeObjects
_DrawScreen:
;pressure_driver.c, 156 :: 		void DrawScreen(TScreen *aScreen) {
; aScreen start address is: 0 (R0)
0x41DC	0xB084    SUB	SP, SP, #16
0x41DE	0xF8CDE000  STR	LR, [SP, #0]
; aScreen end address is: 0 (R0)
; aScreen start address is: 0 (R0)
;pressure_driver.c, 162 :: 		object_pressed = 0;
0x41E2	0x2200    MOVS	R2, #0
0x41E4	0x4949    LDR	R1, [PC, #292]
0x41E6	0x700A    STRB	R2, [R1, #0]
;pressure_driver.c, 163 :: 		order = 0;
0x41E8	0x2100    MOVS	R1, #0
0x41EA	0xF8AD1004  STRH	R1, [SP, #4]
;pressure_driver.c, 164 :: 		label_idx = 0;
0x41EE	0x2100    MOVS	R1, #0
0x41F0	0xF88D1006  STRB	R1, [SP, #6]
;pressure_driver.c, 165 :: 		CurrentScreen = aScreen;
0x41F4	0x4946    LDR	R1, [PC, #280]
0x41F6	0x6008    STR	R0, [R1, #0]
;pressure_driver.c, 167 :: 		if ((display_width != CurrentScreen->Width) || (display_height != CurrentScreen->Height)) {
0x41F8	0x1C81    ADDS	R1, R0, #2
; aScreen end address is: 0 (R0)
0x41FA	0x880A    LDRH	R2, [R1, #0]
0x41FC	0x4945    LDR	R1, [PC, #276]
0x41FE	0x8809    LDRH	R1, [R1, #0]
0x4200	0x4291    CMP	R1, R2
0x4202	0xD108    BNE	L__DrawScreen58
0x4204	0x4942    LDR	R1, [PC, #264]
0x4206	0x6809    LDR	R1, [R1, #0]
0x4208	0x1D09    ADDS	R1, R1, #4
0x420A	0x880A    LDRH	R2, [R1, #0]
0x420C	0x4942    LDR	R1, [PC, #264]
0x420E	0x8809    LDRH	R1, [R1, #0]
0x4210	0x4291    CMP	R1, R2
0x4212	0xD100    BNE	L__DrawScreen57
0x4214	0xE042    B	L_DrawScreen9
L__DrawScreen58:
L__DrawScreen57:
;pressure_driver.c, 168 :: 		save_bled = TFT_BLED;
0x4216	0x4A41    LDR	R2, [PC, #260]
0x4218	0x6811    LDR	R1, [R2, #0]
0x421A	0xF88D100C  STRB	R1, [SP, #12]
;pressure_driver.c, 169 :: 		TFT_BLED           = 0;
0x421E	0x2100    MOVS	R1, #0
0x4220	0xB249    SXTB	R1, R1
0x4222	0x6011    STR	R1, [R2, #0]
;pressure_driver.c, 170 :: 		TFT_Set_Active(Set_Index, Write_Command, Write_Data);
0x4224	0x4B3E    LDR	R3, [PC, #248]
0x4226	0x4A3F    LDR	R2, [PC, #252]
0x4228	0x493F    LDR	R1, [PC, #252]
0x422A	0x4608    MOV	R0, R1
0x422C	0x4611    MOV	R1, R2
0x422E	0x461A    MOV	R2, R3
0x4230	0xF7FFFB52  BL	_TFT_Set_Active+0
;pressure_driver.c, 171 :: 		TFT_Init_SSD1963_Board_50(CurrentScreen->Width, CurrentScreen->Height);
0x4234	0x4B36    LDR	R3, [PC, #216]
0x4236	0x6819    LDR	R1, [R3, #0]
0x4238	0x1D09    ADDS	R1, R1, #4
0x423A	0x8809    LDRH	R1, [R1, #0]
0x423C	0xB28A    UXTH	R2, R1
0x423E	0x4619    MOV	R1, R3
0x4240	0x6809    LDR	R1, [R1, #0]
0x4242	0x1C89    ADDS	R1, R1, #2
0x4244	0x8809    LDRH	R1, [R1, #0]
0x4246	0xB288    UXTH	R0, R1
0x4248	0xB291    UXTH	R1, R2
0x424A	0xF7FFFC15  BL	_TFT_Init_SSD1963_Board_50+0
;pressure_driver.c, 172 :: 		FT5XX6_SetSize(CurrentScreen->Width, CurrentScreen->Height);
0x424E	0x4B30    LDR	R3, [PC, #192]
0x4250	0x6819    LDR	R1, [R3, #0]
0x4252	0x1D09    ADDS	R1, R1, #4
0x4254	0x8809    LDRH	R1, [R1, #0]
0x4256	0xB28A    UXTH	R2, R1
0x4258	0x4619    MOV	R1, R3
0x425A	0x6809    LDR	R1, [R1, #0]
0x425C	0x1C89    ADDS	R1, R1, #2
0x425E	0x8809    LDRH	R1, [R1, #0]
0x4260	0xB288    UXTH	R0, R1
0x4262	0xB291    UXTH	R1, R2
0x4264	0xF7FEFFA4  BL	_FT5XX6_SetSize+0
;pressure_driver.c, 173 :: 		TFT_Fill_Screen(CurrentScreen->Color);
0x4268	0x4929    LDR	R1, [PC, #164]
0x426A	0x6809    LDR	R1, [R1, #0]
0x426C	0x8809    LDRH	R1, [R1, #0]
0x426E	0xB288    UXTH	R0, R1
0x4270	0xF7FFFC64  BL	_TFT_Fill_Screen+0
;pressure_driver.c, 174 :: 		TFT_Set_DBC_SSD1963(255);
0x4274	0x20FF    MOVS	R0, #255
0x4276	0xF7FFFB51  BL	_TFT_Set_DBC_SSD1963+0
;pressure_driver.c, 175 :: 		display_width = CurrentScreen->Width;
0x427A	0x4B25    LDR	R3, [PC, #148]
0x427C	0x6819    LDR	R1, [R3, #0]
0x427E	0x1C89    ADDS	R1, R1, #2
0x4280	0x880A    LDRH	R2, [R1, #0]
0x4282	0x4924    LDR	R1, [PC, #144]
0x4284	0x800A    STRH	R2, [R1, #0]
;pressure_driver.c, 176 :: 		display_height = CurrentScreen->Height;
0x4286	0x4619    MOV	R1, R3
0x4288	0x6809    LDR	R1, [R1, #0]
0x428A	0x1D09    ADDS	R1, R1, #4
0x428C	0x880A    LDRH	R2, [R1, #0]
0x428E	0x4922    LDR	R1, [PC, #136]
0x4290	0x800A    STRH	R2, [R1, #0]
;pressure_driver.c, 177 :: 		TFT_BLED           = save_bled;
0x4292	0xF89D200C  LDRB	R2, [SP, #12]
0x4296	0x4921    LDR	R1, [PC, #132]
0x4298	0x600A    STR	R2, [R1, #0]
;pressure_driver.c, 178 :: 		}
0x429A	0xE005    B	L_DrawScreen10
L_DrawScreen9:
;pressure_driver.c, 180 :: 		TFT_Fill_Screen(CurrentScreen->Color);
0x429C	0x491C    LDR	R1, [PC, #112]
0x429E	0x6809    LDR	R1, [R1, #0]
0x42A0	0x8809    LDRH	R1, [R1, #0]
0x42A2	0xB288    UXTH	R0, R1
0x42A4	0xF7FFFC4A  BL	_TFT_Fill_Screen+0
L_DrawScreen10:
;pressure_driver.c, 183 :: 		while (order < CurrentScreen->ObjectsCount) {
L_DrawScreen11:
0x42A8	0x4919    LDR	R1, [PC, #100]
0x42AA	0x6809    LDR	R1, [R1, #0]
0x42AC	0x1D89    ADDS	R1, R1, #6
0x42AE	0x880A    LDRH	R2, [R1, #0]
0x42B0	0xF8BD1004  LDRH	R1, [SP, #4]
0x42B4	0x4291    CMP	R1, R2
0x42B6	0xD225    BCS	L_DrawScreen12
;pressure_driver.c, 184 :: 		if (label_idx < CurrentScreen->LabelsCount) {
0x42B8	0x4915    LDR	R1, [PC, #84]
0x42BA	0x6809    LDR	R1, [R1, #0]
0x42BC	0x3108    ADDS	R1, #8
0x42BE	0x880A    LDRH	R2, [R1, #0]
0x42C0	0xF89D1006  LDRB	R1, [SP, #6]
0x42C4	0x4291    CMP	R1, R2
0x42C6	0xD21C    BCS	L_DrawScreen13
;pressure_driver.c, 185 :: 		local_label = GetLabel(label_idx);
0x42C8	0x4911    LDR	R1, [PC, #68]
0x42CA	0x6809    LDR	R1, [R1, #0]
0x42CC	0x310C    ADDS	R1, #12
0x42CE	0x680A    LDR	R2, [R1, #0]
0x42D0	0xF89D1006  LDRB	R1, [SP, #6]
0x42D4	0x0089    LSLS	R1, R1, #2
0x42D6	0x1851    ADDS	R1, R2, R1
0x42D8	0x6809    LDR	R1, [R1, #0]
0x42DA	0x9102    STR	R1, [SP, #8]
;pressure_driver.c, 186 :: 		if (order == local_label->Order) {
0x42DC	0x1D09    ADDS	R1, R1, #4
0x42DE	0x780A    LDRB	R2, [R1, #0]
0x42E0	0xF8BD1004  LDRH	R1, [SP, #4]
0x42E4	0x4291    CMP	R1, R2
0x42E6	0xD10C    BNE	L_DrawScreen14
;pressure_driver.c, 187 :: 		label_idx++;
0x42E8	0xF89D1006  LDRB	R1, [SP, #6]
0x42EC	0x1C49    ADDS	R1, R1, #1
0x42EE	0xF88D1006  STRB	R1, [SP, #6]
;pressure_driver.c, 188 :: 		order++;
0x42F2	0xF8BD1004  LDRH	R1, [SP, #4]
0x42F6	0x1C49    ADDS	R1, R1, #1
0x42F8	0xF8AD1004  STRH	R1, [SP, #4]
;pressure_driver.c, 189 :: 		DrawLabel(local_label);
0x42FC	0x9802    LDR	R0, [SP, #8]
0x42FE	0xF7FFFB5B  BL	_DrawLabel+0
;pressure_driver.c, 190 :: 		}
L_DrawScreen14:
;pressure_driver.c, 191 :: 		}
L_DrawScreen13:
;pressure_driver.c, 193 :: 		}
0x4302	0xE7D1    B	L_DrawScreen11
L_DrawScreen12:
;pressure_driver.c, 194 :: 		}
L_end_DrawScreen:
0x4304	0xF8DDE000  LDR	LR, [SP, #0]
0x4308	0xB004    ADD	SP, SP, #16
0x430A	0x4770    BX	LR
0x430C	0x01682000  	_object_pressed+0
0x4310	0x016C2000  	_CurrentScreen+0
0x4314	0x016A2000  	_display_width+0
0x4318	0x01702000  	_display_height+0
0x431C	0x82A84242  	GPIOF_ODR+0
0x4320	0x1EB50000  	_Write_Data+0
0x4324	0x1C7D0000  	_Write_Command+0
0x4328	0x19990000  	_Set_Index+0
; end of _DrawScreen
_TFT_Fill_Screen:
;__Lib_TFT.c, 765 :: 		
0x3B3C	0xB084    SUB	SP, SP, #16
0x3B3E	0xF8CDE000  STR	LR, [SP, #0]
0x3B42	0xF8AD000C  STRH	R0, [SP, #12]
;__Lib_TFT.c, 767 :: 		
0x3B46	0x2200    MOVS	R2, #0
0x3B48	0xB252    SXTB	R2, R2
0x3B4A	0x491A    LDR	R1, [PC, #104]
0x3B4C	0x600A    STR	R2, [R1, #0]
;__Lib_TFT.c, 768 :: 		
0x3B4E	0xF7FEFCAD  BL	__Lib_TFT_Is_SSD1963_Set+0
0x3B52	0xB168    CBZ	R0, L_TFT_Fill_Screen78
;__Lib_TFT.c, 769 :: 		
0x3B54	0x4918    LDR	R1, [PC, #96]
0x3B56	0x8809    LDRH	R1, [R1, #0]
0x3B58	0x1E4C    SUBS	R4, R1, #1
0x3B5A	0x4918    LDR	R1, [PC, #96]
0x3B5C	0x8809    LDRH	R1, [R1, #0]
0x3B5E	0x1E49    SUBS	R1, R1, #1
0x3B60	0xB2A3    UXTH	R3, R4
0x3B62	0xB28A    UXTH	R2, R1
0x3B64	0x2100    MOVS	R1, #0
0x3B66	0x2000    MOVS	R0, #0
0x3B68	0x4C15    LDR	R4, [PC, #84]
0x3B6A	0x6824    LDR	R4, [R4, #0]
0x3B6C	0x47A0    BLX	R4
0x3B6E	0xE004    B	L_TFT_Fill_Screen79
L_TFT_Fill_Screen78:
;__Lib_TFT.c, 771 :: 		
0x3B70	0x2100    MOVS	R1, #0
0x3B72	0x2000    MOVS	R0, #0
0x3B74	0x4C13    LDR	R4, [PC, #76]
0x3B76	0x6824    LDR	R4, [R4, #0]
0x3B78	0x47A0    BLX	R4
L_TFT_Fill_Screen79:
;__Lib_TFT.c, 773 :: 		
0x3B7A	0x4910    LDR	R1, [PC, #64]
0x3B7C	0x880A    LDRH	R2, [R1, #0]
0x3B7E	0x490E    LDR	R1, [PC, #56]
0x3B80	0x8809    LDRH	R1, [R1, #0]
0x3B82	0x4351    MULS	R1, R2, R1
0x3B84	0x9102    STR	R1, [SP, #8]
;__Lib_TFT.c, 774 :: 		
0x3B86	0x2100    MOVS	R1, #0
0x3B88	0x9101    STR	R1, [SP, #4]
L_TFT_Fill_Screen80:
0x3B8A	0x9A02    LDR	R2, [SP, #8]
0x3B8C	0x9901    LDR	R1, [SP, #4]
0x3B8E	0x4291    CMP	R1, R2
0x3B90	0xD208    BCS	L_TFT_Fill_Screen81
;__Lib_TFT.c, 775 :: 		
0x3B92	0xF8BD000C  LDRH	R0, [SP, #12]
0x3B96	0x4C0C    LDR	R4, [PC, #48]
0x3B98	0x6824    LDR	R4, [R4, #0]
0x3B9A	0x47A0    BLX	R4
;__Lib_TFT.c, 774 :: 		
0x3B9C	0x9901    LDR	R1, [SP, #4]
0x3B9E	0x1C49    ADDS	R1, R1, #1
0x3BA0	0x9101    STR	R1, [SP, #4]
;__Lib_TFT.c, 775 :: 		
0x3BA2	0xE7F2    B	L_TFT_Fill_Screen80
L_TFT_Fill_Screen81:
;__Lib_TFT.c, 776 :: 		
0x3BA4	0x2201    MOVS	R2, #1
0x3BA6	0xB252    SXTB	R2, R2
0x3BA8	0x4902    LDR	R1, [PC, #8]
0x3BAA	0x600A    STR	R2, [R1, #0]
;__Lib_TFT.c, 777 :: 		
L_end_TFT_Fill_Screen:
0x3BAC	0xF8DDE000  LDR	LR, [SP, #0]
0x3BB0	0xB004    ADD	SP, SP, #16
0x3BB2	0x4770    BX	LR
0x3BB4	0x82B44242  	TFT_CS+0
0x3BB8	0x02122000  	_TFT_DISP_HEIGHT+0
0x3BBC	0x02102000  	_TFT_DISP_WIDTH+0
0x3BC0	0x020C2000  	_TFT_SSD1963_Set_Address_Ptr+0
0x3BC4	0x02142000  	_TFT_Set_Address_Ptr+0
0x3BC8	0x02182000  	_TFT_Write_Data_Ptr+0
; end of _TFT_Fill_Screen
_TFT_Set_Address_SSD1963II:
;__Lib_TFT_Defs.c, 2724 :: 		void TFT_Set_Address_SSD1963II(unsigned int x1, unsigned int y1, unsigned int x2, unsigned int y2) {
; y2 start address is: 12 (R3)
; x2 start address is: 8 (R2)
; y1 start address is: 4 (R1)
; x1 start address is: 0 (R0)
0x2984	0xB083    SUB	SP, SP, #12
0x2986	0xF8CDE000  STR	LR, [SP, #0]
0x298A	0xB29E    UXTH	R6, R3
0x298C	0xB293    UXTH	R3, R2
0x298E	0xB28A    UXTH	R2, R1
0x2990	0xB281    UXTH	R1, R0
; y2 end address is: 12 (R3)
; x2 end address is: 8 (R2)
; y1 end address is: 4 (R1)
; x1 end address is: 0 (R0)
; x1 start address is: 4 (R1)
; y1 start address is: 8 (R2)
; x2 start address is: 12 (R3)
; y2 start address is: 24 (R6)
;__Lib_TFT_Defs.c, 2729 :: 		if ((TFT_DISP_WIDTH > 480) || (TFT_DISP_HEIGHT > 480)) {
0x2992	0x4C49    LDR	R4, [PC, #292]
0x2994	0x8824    LDRH	R4, [R4, #0]
0x2996	0xF5B47FF0  CMP	R4, #480
0x299A	0xD805    BHI	L__TFT_Set_Address_SSD1963II322
0x299C	0x4C47    LDR	R4, [PC, #284]
0x299E	0x8824    LDRH	R4, [R4, #0]
0x29A0	0xF5B47FF0  CMP	R4, #480
0x29A4	0xD800    BHI	L__TFT_Set_Address_SSD1963II321
0x29A6	0xE004    B	L_TFT_Set_Address_SSD1963II163
L__TFT_Set_Address_SSD1963II322:
L__TFT_Set_Address_SSD1963II321:
;__Lib_TFT_Defs.c, 2730 :: 		_width = 800;
; _width start address is: 32 (R8)
0x29A8	0xF2403820  MOVW	R8, #800
;__Lib_TFT_Defs.c, 2731 :: 		_height = 480;
; _height start address is: 28 (R7)
0x29AC	0xF24017E0  MOVW	R7, #480
;__Lib_TFT_Defs.c, 2732 :: 		}
; _height end address is: 28 (R7)
; _width end address is: 32 (R8)
0x29B0	0xE003    B	L_TFT_Set_Address_SSD1963II164
L_TFT_Set_Address_SSD1963II163:
;__Lib_TFT_Defs.c, 2734 :: 		_width = 480;
; _width start address is: 32 (R8)
0x29B2	0xF24018E0  MOVW	R8, #480
;__Lib_TFT_Defs.c, 2735 :: 		_height = 272;
; _height start address is: 28 (R7)
0x29B6	0xF2401710  MOVW	R7, #272
; _height end address is: 28 (R7)
; _width end address is: 32 (R8)
;__Lib_TFT_Defs.c, 2736 :: 		}
L_TFT_Set_Address_SSD1963II164:
;__Lib_TFT_Defs.c, 2737 :: 		if (TFT_Disp_Rotation == 90) {
; _height start address is: 28 (R7)
; _width start address is: 32 (R8)
0x29BA	0x4C41    LDR	R4, [PC, #260]
0x29BC	0x7824    LDRB	R4, [R4, #0]
0x29BE	0x2C5A    CMP	R4, #90
0x29C0	0xD11D    BNE	L_TFT_Set_Address_SSD1963II165
;__Lib_TFT_Defs.c, 2738 :: 		if (Is_TFT_Rotated_180()) {
0x29C2	0xF7FEFAF5  BL	_Is_TFT_Rotated_180+0
0x29C6	0xB168    CBZ	R0, L_TFT_Set_Address_SSD1963II166
; _height end address is: 28 (R7)
;__Lib_TFT_Defs.c, 2739 :: 		s_col = (_width - 1) - y2;
0x29C8	0xF1A80501  SUB	R5, R8, #1
0x29CC	0xB2AD    UXTH	R5, R5
; _width end address is: 32 (R8)
0x29CE	0x1BAC    SUB	R4, R5, R6
; y2 end address is: 24 (R6)
0x29D0	0xF8AD4004  STRH	R4, [SP, #4]
;__Lib_TFT_Defs.c, 2740 :: 		e_col = (_width - 1) - y1;
0x29D4	0x1AAC    SUB	R4, R5, R2
; y1 end address is: 8 (R2)
0x29D6	0xF8AD4006  STRH	R4, [SP, #6]
;__Lib_TFT_Defs.c, 2741 :: 		s_page = x1;
0x29DA	0xF8AD1008  STRH	R1, [SP, #8]
; x1 end address is: 4 (R1)
;__Lib_TFT_Defs.c, 2742 :: 		e_page = x2;
0x29DE	0xF8AD300A  STRH	R3, [SP, #10]
; x2 end address is: 12 (R3)
;__Lib_TFT_Defs.c, 2743 :: 		} else {
0x29E2	0xE00B    B	L_TFT_Set_Address_SSD1963II167
L_TFT_Set_Address_SSD1963II166:
;__Lib_TFT_Defs.c, 2744 :: 		s_col = y1;
; _height start address is: 28 (R7)
; y2 start address is: 24 (R6)
; x2 start address is: 12 (R3)
; y1 start address is: 8 (R2)
; x1 start address is: 4 (R1)
0x29E4	0xF8AD2004  STRH	R2, [SP, #4]
; y1 end address is: 8 (R2)
;__Lib_TFT_Defs.c, 2745 :: 		e_col = y2;
0x29E8	0xF8AD6006  STRH	R6, [SP, #6]
; y2 end address is: 24 (R6)
;__Lib_TFT_Defs.c, 2746 :: 		s_page = (_height - 1) - x2;
0x29EC	0x1E7D    SUBS	R5, R7, #1
0x29EE	0xB2AD    UXTH	R5, R5
; _height end address is: 28 (R7)
0x29F0	0x1AEC    SUB	R4, R5, R3
; x2 end address is: 12 (R3)
0x29F2	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT_Defs.c, 2747 :: 		e_page = (_height - 1) - x1;
0x29F6	0x1A6C    SUB	R4, R5, R1
; x1 end address is: 4 (R1)
0x29F8	0xF8AD400A  STRH	R4, [SP, #10]
;__Lib_TFT_Defs.c, 2748 :: 		}
L_TFT_Set_Address_SSD1963II167:
;__Lib_TFT_Defs.c, 2749 :: 		} else {
0x29FC	0xE01C    B	L_TFT_Set_Address_SSD1963II168
L_TFT_Set_Address_SSD1963II165:
;__Lib_TFT_Defs.c, 2750 :: 		if (Is_TFT_Rotated_180()) {
; _width start address is: 32 (R8)
; _height start address is: 28 (R7)
; y2 start address is: 24 (R6)
; x2 start address is: 12 (R3)
; y1 start address is: 8 (R2)
; x1 start address is: 4 (R1)
0x29FE	0xF7FEFAD7  BL	_Is_TFT_Rotated_180+0
0x2A02	0xB188    CBZ	R0, L_TFT_Set_Address_SSD1963II169
;__Lib_TFT_Defs.c, 2751 :: 		s_col = (_width - 1) - x2;
0x2A04	0xF1A80501  SUB	R5, R8, #1
0x2A08	0xB2AD    UXTH	R5, R5
; _width end address is: 32 (R8)
0x2A0A	0x1AEC    SUB	R4, R5, R3
; x2 end address is: 12 (R3)
0x2A0C	0xF8AD4004  STRH	R4, [SP, #4]
;__Lib_TFT_Defs.c, 2752 :: 		e_col = (_width - 1) - x1;
0x2A10	0x1A6C    SUB	R4, R5, R1
; x1 end address is: 4 (R1)
0x2A12	0xF8AD4006  STRH	R4, [SP, #6]
;__Lib_TFT_Defs.c, 2753 :: 		s_page = (_height - 1) - y2;
0x2A16	0x1E7D    SUBS	R5, R7, #1
0x2A18	0xB2AD    UXTH	R5, R5
; _height end address is: 28 (R7)
0x2A1A	0x1BAC    SUB	R4, R5, R6
; y2 end address is: 24 (R6)
0x2A1C	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT_Defs.c, 2754 :: 		e_page = (_height - 1) - y1;
0x2A20	0x1AAC    SUB	R4, R5, R2
; y1 end address is: 8 (R2)
0x2A22	0xF8AD400A  STRH	R4, [SP, #10]
;__Lib_TFT_Defs.c, 2755 :: 		} else {
0x2A26	0xE007    B	L_TFT_Set_Address_SSD1963II170
L_TFT_Set_Address_SSD1963II169:
;__Lib_TFT_Defs.c, 2756 :: 		s_col = x1;
; y2 start address is: 24 (R6)
; x2 start address is: 12 (R3)
; y1 start address is: 8 (R2)
; x1 start address is: 4 (R1)
0x2A28	0xF8AD1004  STRH	R1, [SP, #4]
; x1 end address is: 4 (R1)
;__Lib_TFT_Defs.c, 2757 :: 		e_col = x2;
0x2A2C	0xF8AD3006  STRH	R3, [SP, #6]
; x2 end address is: 12 (R3)
;__Lib_TFT_Defs.c, 2758 :: 		s_page = y1;
0x2A30	0xF8AD2008  STRH	R2, [SP, #8]
; y1 end address is: 8 (R2)
;__Lib_TFT_Defs.c, 2759 :: 		e_page = y2;
0x2A34	0xF8AD600A  STRH	R6, [SP, #10]
; y2 end address is: 24 (R6)
;__Lib_TFT_Defs.c, 2760 :: 		}
L_TFT_Set_Address_SSD1963II170:
;__Lib_TFT_Defs.c, 2761 :: 		}
L_TFT_Set_Address_SSD1963II168:
;__Lib_TFT_Defs.c, 2762 :: 		TFT_Set_Index_Ptr(0x2a);             // SET column address
0x2A38	0x202A    MOVS	R0, #42
0x2A3A	0x4C22    LDR	R4, [PC, #136]
0x2A3C	0x6824    LDR	R4, [R4, #0]
0x2A3E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2763 :: 		TFT_Write_Command_Ptr((char)(s_col >> 8));
0x2A40	0xF8BD4004  LDRH	R4, [SP, #4]
0x2A44	0x0A24    LSRS	R4, R4, #8
0x2A46	0xB2E0    UXTB	R0, R4
0x2A48	0x4C1F    LDR	R4, [PC, #124]
0x2A4A	0x6824    LDR	R4, [R4, #0]
0x2A4C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2764 :: 		TFT_Write_Command_Ptr(s_col);
0x2A4E	0xF8BD0004  LDRH	R0, [SP, #4]
0x2A52	0x4C1D    LDR	R4, [PC, #116]
0x2A54	0x6824    LDR	R4, [R4, #0]
0x2A56	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2765 :: 		TFT_Write_Command_Ptr((char)(e_col >> 8));
0x2A58	0xF8BD4006  LDRH	R4, [SP, #6]
0x2A5C	0x0A24    LSRS	R4, R4, #8
0x2A5E	0xB2E0    UXTB	R0, R4
0x2A60	0x4C19    LDR	R4, [PC, #100]
0x2A62	0x6824    LDR	R4, [R4, #0]
0x2A64	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2766 :: 		TFT_Write_Command_Ptr(e_col);
0x2A66	0xF8BD0006  LDRH	R0, [SP, #6]
0x2A6A	0x4C17    LDR	R4, [PC, #92]
0x2A6C	0x6824    LDR	R4, [R4, #0]
0x2A6E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2768 :: 		TFT_Set_Index_Ptr(0x2b);             // SET page address
0x2A70	0x202B    MOVS	R0, #43
0x2A72	0x4C14    LDR	R4, [PC, #80]
0x2A74	0x6824    LDR	R4, [R4, #0]
0x2A76	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2769 :: 		TFT_Write_Command_Ptr((char)(s_page >> 8));
0x2A78	0xF8BD4008  LDRH	R4, [SP, #8]
0x2A7C	0x0A24    LSRS	R4, R4, #8
0x2A7E	0xB2E0    UXTB	R0, R4
0x2A80	0x4C11    LDR	R4, [PC, #68]
0x2A82	0x6824    LDR	R4, [R4, #0]
0x2A84	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2770 :: 		TFT_Write_Command_Ptr(s_page);
0x2A86	0xF8BD0008  LDRH	R0, [SP, #8]
0x2A8A	0x4C0F    LDR	R4, [PC, #60]
0x2A8C	0x6824    LDR	R4, [R4, #0]
0x2A8E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2771 :: 		TFT_Write_Command_Ptr((char)(e_page >> 8));
0x2A90	0xF8BD400A  LDRH	R4, [SP, #10]
0x2A94	0x0A24    LSRS	R4, R4, #8
0x2A96	0xB2E0    UXTB	R0, R4
0x2A98	0x4C0B    LDR	R4, [PC, #44]
0x2A9A	0x6824    LDR	R4, [R4, #0]
0x2A9C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2772 :: 		TFT_Write_Command_Ptr(e_page);
0x2A9E	0xF8BD000A  LDRH	R0, [SP, #10]
0x2AA2	0x4C09    LDR	R4, [PC, #36]
0x2AA4	0x6824    LDR	R4, [R4, #0]
0x2AA6	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2773 :: 		TFT_Set_Index_Ptr(0x2C);
0x2AA8	0x202C    MOVS	R0, #44
0x2AAA	0x4C06    LDR	R4, [PC, #24]
0x2AAC	0x6824    LDR	R4, [R4, #0]
0x2AAE	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2774 :: 		}
L_end_TFT_Set_Address_SSD1963II:
0x2AB0	0xF8DDE000  LDR	LR, [SP, #0]
0x2AB4	0xB003    ADD	SP, SP, #12
0x2AB6	0x4770    BX	LR
0x2AB8	0x02102000  	_TFT_DISP_WIDTH+0
0x2ABC	0x02122000  	_TFT_DISP_HEIGHT+0
0x2AC0	0x00AD2000  	__Lib_TFT_Defs_TFT_Disp_Rotation+0
0x2AC4	0x02502000  	_TFT_Set_Index_Ptr+0
0x2AC8	0x02542000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_SSD1963II
_TFT_Set_Address_SSD1963I:
;__Lib_TFT_Defs.c, 2776 :: 		void TFT_Set_Address_SSD1963I(unsigned int x1, unsigned int y1, unsigned int x2, unsigned int y2) {
; y2 start address is: 12 (R3)
; x2 start address is: 8 (R2)
; y1 start address is: 4 (R1)
; x1 start address is: 0 (R0)
0x1EFC	0xB083    SUB	SP, SP, #12
0x1EFE	0xF8CDE000  STR	LR, [SP, #0]
0x1F02	0xB29E    UXTH	R6, R3
0x1F04	0xB293    UXTH	R3, R2
0x1F06	0xB28A    UXTH	R2, R1
0x1F08	0xB281    UXTH	R1, R0
; y2 end address is: 12 (R3)
; x2 end address is: 8 (R2)
; y1 end address is: 4 (R1)
; x1 end address is: 0 (R0)
; x1 start address is: 4 (R1)
; y1 start address is: 8 (R2)
; x2 start address is: 12 (R3)
; y2 start address is: 24 (R6)
;__Lib_TFT_Defs.c, 2781 :: 		if ((TFT_DISP_WIDTH > 480) || (TFT_DISP_HEIGHT > 480)) {
0x1F0A	0x4C51    LDR	R4, [PC, #324]
0x1F0C	0x8824    LDRH	R4, [R4, #0]
0x1F0E	0xF5B47FF0  CMP	R4, #480
0x1F12	0xD805    BHI	L__TFT_Set_Address_SSD1963I326
0x1F14	0x4C4F    LDR	R4, [PC, #316]
0x1F16	0x8824    LDRH	R4, [R4, #0]
0x1F18	0xF5B47FF0  CMP	R4, #480
0x1F1C	0xD800    BHI	L__TFT_Set_Address_SSD1963I325
0x1F1E	0xE004    B	L_TFT_Set_Address_SSD1963I173
L__TFT_Set_Address_SSD1963I326:
L__TFT_Set_Address_SSD1963I325:
;__Lib_TFT_Defs.c, 2782 :: 		_width = 800;
; _width start address is: 32 (R8)
0x1F20	0xF2403820  MOVW	R8, #800
;__Lib_TFT_Defs.c, 2783 :: 		_height = 480;
; _height start address is: 28 (R7)
0x1F24	0xF24017E0  MOVW	R7, #480
;__Lib_TFT_Defs.c, 2784 :: 		}
; _height end address is: 28 (R7)
; _width end address is: 32 (R8)
0x1F28	0xE012    B	L_TFT_Set_Address_SSD1963I174
L_TFT_Set_Address_SSD1963I173:
;__Lib_TFT_Defs.c, 2785 :: 		else if ((TFT_DISP_WIDTH > 320) || (TFT_DISP_HEIGHT > 320)) {
0x1F2A	0x4C49    LDR	R4, [PC, #292]
0x1F2C	0x8824    LDRH	R4, [R4, #0]
0x1F2E	0xF5B47FA0  CMP	R4, #320
0x1F32	0xD805    BHI	L__TFT_Set_Address_SSD1963I328
0x1F34	0x4C47    LDR	R4, [PC, #284]
0x1F36	0x8824    LDRH	R4, [R4, #0]
0x1F38	0xF5B47FA0  CMP	R4, #320
0x1F3C	0xD800    BHI	L__TFT_Set_Address_SSD1963I327
0x1F3E	0xE004    B	L_TFT_Set_Address_SSD1963I177
L__TFT_Set_Address_SSD1963I328:
L__TFT_Set_Address_SSD1963I327:
;__Lib_TFT_Defs.c, 2786 :: 		_width = 480;
; _width start address is: 32 (R8)
0x1F40	0xF24018E0  MOVW	R8, #480
;__Lib_TFT_Defs.c, 2787 :: 		_height = 272;
; _height start address is: 28 (R7)
0x1F44	0xF2401710  MOVW	R7, #272
;__Lib_TFT_Defs.c, 2788 :: 		}
; _height end address is: 28 (R7)
; _width end address is: 32 (R8)
0x1F48	0xE002    B	L_TFT_Set_Address_SSD1963I178
L_TFT_Set_Address_SSD1963I177:
;__Lib_TFT_Defs.c, 2790 :: 		_width = 320;
; _width start address is: 32 (R8)
0x1F4A	0xF2401840  MOVW	R8, #320
;__Lib_TFT_Defs.c, 2791 :: 		_height = 240;
; _height start address is: 28 (R7)
0x1F4E	0x27F0    MOVS	R7, #240
; _height end address is: 28 (R7)
; _width end address is: 32 (R8)
;__Lib_TFT_Defs.c, 2792 :: 		}
L_TFT_Set_Address_SSD1963I178:
; _height start address is: 28 (R7)
; _width start address is: 32 (R8)
; _height end address is: 28 (R7)
; _width end address is: 32 (R8)
L_TFT_Set_Address_SSD1963I174:
;__Lib_TFT_Defs.c, 2794 :: 		if (TFT_Disp_Rotation == 90) {
; _height start address is: 28 (R7)
; _width start address is: 32 (R8)
0x1F50	0x4C41    LDR	R4, [PC, #260]
0x1F52	0x7824    LDRB	R4, [R4, #0]
0x1F54	0x2C5A    CMP	R4, #90
0x1F56	0xD11D    BNE	L_TFT_Set_Address_SSD1963I179
;__Lib_TFT_Defs.c, 2795 :: 		if (Is_TFT_Rotated_180()) {
0x1F58	0xF7FFF82A  BL	_Is_TFT_Rotated_180+0
0x1F5C	0xB160    CBZ	R0, L_TFT_Set_Address_SSD1963I180
; _width end address is: 32 (R8)
;__Lib_TFT_Defs.c, 2796 :: 		s_col = y1;
0x1F5E	0xF8AD2004  STRH	R2, [SP, #4]
; y1 end address is: 8 (R2)
;__Lib_TFT_Defs.c, 2797 :: 		e_col = y2;
0x1F62	0xF8AD6006  STRH	R6, [SP, #6]
; y2 end address is: 24 (R6)
;__Lib_TFT_Defs.c, 2798 :: 		s_page = (_height - 1) - x2;
0x1F66	0x1E7D    SUBS	R5, R7, #1
0x1F68	0xB2AD    UXTH	R5, R5
; _height end address is: 28 (R7)
0x1F6A	0x1AEC    SUB	R4, R5, R3
; x2 end address is: 12 (R3)
0x1F6C	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT_Defs.c, 2799 :: 		e_page = (_height - 1) - x1;
0x1F70	0x1A6C    SUB	R4, R5, R1
; x1 end address is: 4 (R1)
0x1F72	0xF8AD400A  STRH	R4, [SP, #10]
;__Lib_TFT_Defs.c, 2800 :: 		} else {
0x1F76	0xE00C    B	L_TFT_Set_Address_SSD1963I181
L_TFT_Set_Address_SSD1963I180:
;__Lib_TFT_Defs.c, 2801 :: 		s_col = (_width - 1) - y2;
; _width start address is: 32 (R8)
; y2 start address is: 24 (R6)
; x2 start address is: 12 (R3)
; y1 start address is: 8 (R2)
; x1 start address is: 4 (R1)
0x1F78	0xF1A80501  SUB	R5, R8, #1
0x1F7C	0xB2AD    UXTH	R5, R5
; _width end address is: 32 (R8)
0x1F7E	0x1BAC    SUB	R4, R5, R6
; y2 end address is: 24 (R6)
0x1F80	0xF8AD4004  STRH	R4, [SP, #4]
;__Lib_TFT_Defs.c, 2802 :: 		e_col = (_width - 1) - y1;
0x1F84	0x1AAC    SUB	R4, R5, R2
; y1 end address is: 8 (R2)
0x1F86	0xF8AD4006  STRH	R4, [SP, #6]
;__Lib_TFT_Defs.c, 2803 :: 		s_page = x1;
0x1F8A	0xF8AD1008  STRH	R1, [SP, #8]
; x1 end address is: 4 (R1)
;__Lib_TFT_Defs.c, 2804 :: 		e_page = x2;
0x1F8E	0xF8AD300A  STRH	R3, [SP, #10]
; x2 end address is: 12 (R3)
;__Lib_TFT_Defs.c, 2805 :: 		}
L_TFT_Set_Address_SSD1963I181:
;__Lib_TFT_Defs.c, 2806 :: 		} else {
0x1F92	0xE01C    B	L_TFT_Set_Address_SSD1963I182
L_TFT_Set_Address_SSD1963I179:
;__Lib_TFT_Defs.c, 2807 :: 		if (Is_TFT_Rotated_180()) {
; _width start address is: 32 (R8)
; _height start address is: 28 (R7)
; y2 start address is: 24 (R6)
; x2 start address is: 12 (R3)
; y1 start address is: 8 (R2)
; x1 start address is: 4 (R1)
0x1F94	0xF7FFF80C  BL	_Is_TFT_Rotated_180+0
0x1F98	0xB140    CBZ	R0, L_TFT_Set_Address_SSD1963I183
; _height end address is: 28 (R7)
; _width end address is: 32 (R8)
;__Lib_TFT_Defs.c, 2808 :: 		s_col = x1;
0x1F9A	0xF8AD1004  STRH	R1, [SP, #4]
; x1 end address is: 4 (R1)
;__Lib_TFT_Defs.c, 2809 :: 		e_col = x2;
0x1F9E	0xF8AD3006  STRH	R3, [SP, #6]
; x2 end address is: 12 (R3)
;__Lib_TFT_Defs.c, 2810 :: 		s_page = y1;
0x1FA2	0xF8AD2008  STRH	R2, [SP, #8]
; y1 end address is: 8 (R2)
;__Lib_TFT_Defs.c, 2811 :: 		e_page = y2;
0x1FA6	0xF8AD600A  STRH	R6, [SP, #10]
; y2 end address is: 24 (R6)
;__Lib_TFT_Defs.c, 2812 :: 		} else {
0x1FAA	0xE010    B	L_TFT_Set_Address_SSD1963I184
L_TFT_Set_Address_SSD1963I183:
;__Lib_TFT_Defs.c, 2813 :: 		s_col = (_width - 1) - x2;
; _width start address is: 32 (R8)
; _height start address is: 28 (R7)
; y2 start address is: 24 (R6)
; x2 start address is: 12 (R3)
; y1 start address is: 8 (R2)
; x1 start address is: 4 (R1)
0x1FAC	0xF1A80501  SUB	R5, R8, #1
0x1FB0	0xB2AD    UXTH	R5, R5
; _width end address is: 32 (R8)
0x1FB2	0x1AEC    SUB	R4, R5, R3
; x2 end address is: 12 (R3)
0x1FB4	0xF8AD4004  STRH	R4, [SP, #4]
;__Lib_TFT_Defs.c, 2814 :: 		e_col = (_width - 1) - x1;
0x1FB8	0x1A6C    SUB	R4, R5, R1
; x1 end address is: 4 (R1)
0x1FBA	0xF8AD4006  STRH	R4, [SP, #6]
;__Lib_TFT_Defs.c, 2815 :: 		s_page = (_height - 1) - y2;
0x1FBE	0x1E7D    SUBS	R5, R7, #1
0x1FC0	0xB2AD    UXTH	R5, R5
; _height end address is: 28 (R7)
0x1FC2	0x1BAC    SUB	R4, R5, R6
; y2 end address is: 24 (R6)
0x1FC4	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT_Defs.c, 2816 :: 		e_page = (_height - 1) - y1;
0x1FC8	0x1AAC    SUB	R4, R5, R2
; y1 end address is: 8 (R2)
0x1FCA	0xF8AD400A  STRH	R4, [SP, #10]
;__Lib_TFT_Defs.c, 2817 :: 		}
L_TFT_Set_Address_SSD1963I184:
;__Lib_TFT_Defs.c, 2818 :: 		}
L_TFT_Set_Address_SSD1963I182:
;__Lib_TFT_Defs.c, 2819 :: 		TFT_Set_Index_Ptr(0x2a);             // SET column address
0x1FCE	0x202A    MOVS	R0, #42
0x1FD0	0x4C22    LDR	R4, [PC, #136]
0x1FD2	0x6824    LDR	R4, [R4, #0]
0x1FD4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2820 :: 		TFT_Write_Command_Ptr((char)(s_col >> 8));
0x1FD6	0xF8BD4004  LDRH	R4, [SP, #4]
0x1FDA	0x0A24    LSRS	R4, R4, #8
0x1FDC	0xB2E0    UXTB	R0, R4
0x1FDE	0x4C20    LDR	R4, [PC, #128]
0x1FE0	0x6824    LDR	R4, [R4, #0]
0x1FE2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2821 :: 		TFT_Write_Command_Ptr(s_col);
0x1FE4	0xF8BD0004  LDRH	R0, [SP, #4]
0x1FE8	0x4C1D    LDR	R4, [PC, #116]
0x1FEA	0x6824    LDR	R4, [R4, #0]
0x1FEC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2822 :: 		TFT_Write_Command_Ptr((char)(e_col >> 8));
0x1FEE	0xF8BD4006  LDRH	R4, [SP, #6]
0x1FF2	0x0A24    LSRS	R4, R4, #8
0x1FF4	0xB2E0    UXTB	R0, R4
0x1FF6	0x4C1A    LDR	R4, [PC, #104]
0x1FF8	0x6824    LDR	R4, [R4, #0]
0x1FFA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2823 :: 		TFT_Write_Command_Ptr(e_col);
0x1FFC	0xF8BD0006  LDRH	R0, [SP, #6]
0x2000	0x4C17    LDR	R4, [PC, #92]
0x2002	0x6824    LDR	R4, [R4, #0]
0x2004	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2825 :: 		TFT_Set_Index_Ptr(0x2b);             // SET page address
0x2006	0x202B    MOVS	R0, #43
0x2008	0x4C14    LDR	R4, [PC, #80]
0x200A	0x6824    LDR	R4, [R4, #0]
0x200C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2826 :: 		TFT_Write_Command_Ptr((char)(s_page >> 8));
0x200E	0xF8BD4008  LDRH	R4, [SP, #8]
0x2012	0x0A24    LSRS	R4, R4, #8
0x2014	0xB2E0    UXTB	R0, R4
0x2016	0x4C12    LDR	R4, [PC, #72]
0x2018	0x6824    LDR	R4, [R4, #0]
0x201A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2827 :: 		TFT_Write_Command_Ptr(s_page);
0x201C	0xF8BD0008  LDRH	R0, [SP, #8]
0x2020	0x4C0F    LDR	R4, [PC, #60]
0x2022	0x6824    LDR	R4, [R4, #0]
0x2024	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2828 :: 		TFT_Write_Command_Ptr((char)(e_page >> 8));
0x2026	0xF8BD400A  LDRH	R4, [SP, #10]
0x202A	0x0A24    LSRS	R4, R4, #8
0x202C	0xB2E0    UXTB	R0, R4
0x202E	0x4C0C    LDR	R4, [PC, #48]
0x2030	0x6824    LDR	R4, [R4, #0]
0x2032	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2829 :: 		TFT_Write_Command_Ptr(e_page);
0x2034	0xF8BD000A  LDRH	R0, [SP, #10]
0x2038	0x4C09    LDR	R4, [PC, #36]
0x203A	0x6824    LDR	R4, [R4, #0]
0x203C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2830 :: 		TFT_Set_Index_Ptr(0x2C);
0x203E	0x202C    MOVS	R0, #44
0x2040	0x4C06    LDR	R4, [PC, #24]
0x2042	0x6824    LDR	R4, [R4, #0]
0x2044	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2831 :: 		}
L_end_TFT_Set_Address_SSD1963I:
0x2046	0xF8DDE000  LDR	LR, [SP, #0]
0x204A	0xB003    ADD	SP, SP, #12
0x204C	0x4770    BX	LR
0x204E	0xBF00    NOP
0x2050	0x02102000  	_TFT_DISP_WIDTH+0
0x2054	0x02122000  	_TFT_DISP_HEIGHT+0
0x2058	0x00AD2000  	__Lib_TFT_Defs_TFT_Disp_Rotation+0
0x205C	0x02502000  	_TFT_Set_Index_Ptr+0
0x2060	0x02542000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_SSD1963I
_TFT_Set_Address:
;__Lib_TFT_Defs.c, 307 :: 		void TFT_Set_Address(unsigned int x, unsigned int y) {
0x21A0	0xB083    SUB	SP, SP, #12
0x21A2	0xF8CDE000  STR	LR, [SP, #0]
0x21A6	0xF8AD0004  STRH	R0, [SP, #4]
0x21AA	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 308 :: 		TFT_Set_Index_Ptr(0x02);
0x21AE	0x2002    MOVS	R0, #2
0x21B0	0x4C17    LDR	R4, [PC, #92]
0x21B2	0x6824    LDR	R4, [R4, #0]
0x21B4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 309 :: 		TFT_Write_Command_Ptr(x>>8);
0x21B6	0xF8BD2004  LDRH	R2, [SP, #4]
0x21BA	0x0A14    LSRS	R4, R2, #8
0x21BC	0xB2E0    UXTB	R0, R4
0x21BE	0x4C15    LDR	R4, [PC, #84]
0x21C0	0x6824    LDR	R4, [R4, #0]
0x21C2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 310 :: 		TFT_Set_Index_Ptr(0x03);
0x21C4	0x2003    MOVS	R0, #3
0x21C6	0x4C12    LDR	R4, [PC, #72]
0x21C8	0x6824    LDR	R4, [R4, #0]
0x21CA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 311 :: 		TFT_Write_Command_Ptr(x);
0x21CC	0xF8BD0004  LDRH	R0, [SP, #4]
0x21D0	0x4C10    LDR	R4, [PC, #64]
0x21D2	0x6824    LDR	R4, [R4, #0]
0x21D4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 312 :: 		TFT_Set_Index_Ptr(0x06);
0x21D6	0x2006    MOVS	R0, #6
0x21D8	0x4C0D    LDR	R4, [PC, #52]
0x21DA	0x6824    LDR	R4, [R4, #0]
0x21DC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 313 :: 		TFT_Write_Command_Ptr(y>>8);
0x21DE	0xF8BD2008  LDRH	R2, [SP, #8]
0x21E2	0x0A14    LSRS	R4, R2, #8
0x21E4	0xB2E0    UXTB	R0, R4
0x21E6	0x4C0B    LDR	R4, [PC, #44]
0x21E8	0x6824    LDR	R4, [R4, #0]
0x21EA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 314 :: 		TFT_Set_Index_Ptr(0x07);
0x21EC	0x2007    MOVS	R0, #7
0x21EE	0x4C08    LDR	R4, [PC, #32]
0x21F0	0x6824    LDR	R4, [R4, #0]
0x21F2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 315 :: 		TFT_Write_Command_Ptr(y);
0x21F4	0xF8BD0008  LDRH	R0, [SP, #8]
0x21F8	0x4C06    LDR	R4, [PC, #24]
0x21FA	0x6824    LDR	R4, [R4, #0]
0x21FC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 316 :: 		TFT_Set_Index_Ptr(0x22);
0x21FE	0x2022    MOVS	R0, #34
0x2200	0x4C03    LDR	R4, [PC, #12]
0x2202	0x6824    LDR	R4, [R4, #0]
0x2204	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 317 :: 		}
L_end_TFT_Set_Address:
0x2206	0xF8DDE000  LDR	LR, [SP, #0]
0x220A	0xB003    ADD	SP, SP, #12
0x220C	0x4770    BX	LR
0x220E	0xBF00    NOP
0x2210	0x02502000  	_TFT_Set_Index_Ptr+0
0x2214	0x02542000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address
_TFT_Set_Address_SST7715R:
;__Lib_TFT_Defs.c, 416 :: 		void TFT_Set_Address_SST7715R(unsigned int x, unsigned int y) {
0x2138	0xB083    SUB	SP, SP, #12
0x213A	0xF8CDE000  STR	LR, [SP, #0]
0x213E	0xF8AD0004  STRH	R0, [SP, #4]
0x2142	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 417 :: 		TFT_Set_Index_Ptr(0x2A);
0x2146	0x202A    MOVS	R0, #42
0x2148	0x4C13    LDR	R4, [PC, #76]
0x214A	0x6824    LDR	R4, [R4, #0]
0x214C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 418 :: 		TFT_Write_Command_Ptr(x>>8);
0x214E	0xF8BD2004  LDRH	R2, [SP, #4]
0x2152	0x0A14    LSRS	R4, R2, #8
0x2154	0xB2E0    UXTB	R0, R4
0x2156	0x4C11    LDR	R4, [PC, #68]
0x2158	0x6824    LDR	R4, [R4, #0]
0x215A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 419 :: 		TFT_Write_Command_Ptr(x);
0x215C	0xF8BD0004  LDRH	R0, [SP, #4]
0x2160	0x4C0E    LDR	R4, [PC, #56]
0x2162	0x6824    LDR	R4, [R4, #0]
0x2164	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 420 :: 		TFT_Set_Index_Ptr(0x2B);
0x2166	0x202B    MOVS	R0, #43
0x2168	0x4C0B    LDR	R4, [PC, #44]
0x216A	0x6824    LDR	R4, [R4, #0]
0x216C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 421 :: 		TFT_Write_Command_Ptr(y>>8);
0x216E	0xF8BD2008  LDRH	R2, [SP, #8]
0x2172	0x0A14    LSRS	R4, R2, #8
0x2174	0xB2E0    UXTB	R0, R4
0x2176	0x4C09    LDR	R4, [PC, #36]
0x2178	0x6824    LDR	R4, [R4, #0]
0x217A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 422 :: 		TFT_Write_Command_Ptr(y);
0x217C	0xF8BD0008  LDRH	R0, [SP, #8]
0x2180	0x4C06    LDR	R4, [PC, #24]
0x2182	0x6824    LDR	R4, [R4, #0]
0x2184	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 423 :: 		TFT_Set_Index_Ptr(0x2C);
0x2186	0x202C    MOVS	R0, #44
0x2188	0x4C03    LDR	R4, [PC, #12]
0x218A	0x6824    LDR	R4, [R4, #0]
0x218C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 424 :: 		}
L_end_TFT_Set_Address_SST7715R:
0x218E	0xF8DDE000  LDR	LR, [SP, #0]
0x2192	0xB003    ADD	SP, SP, #12
0x2194	0x4770    BX	LR
0x2196	0xBF00    NOP
0x2198	0x02502000  	_TFT_Set_Index_Ptr+0
0x219C	0x02542000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_SST7715R
_TFT_Set_Address_HX8352A:
;__Lib_TFT_Defs.c, 641 :: 		void TFT_Set_Address_HX8352A(unsigned int x, unsigned int y) {
0x2064	0xB083    SUB	SP, SP, #12
0x2066	0xF8CDE000  STR	LR, [SP, #0]
0x206A	0xF8AD0004  STRH	R0, [SP, #4]
0x206E	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 642 :: 		if (TFT_Disp_Rotation == 90) {
0x2072	0x4A2E    LDR	R2, [PC, #184]
0x2074	0x7812    LDRB	R2, [R2, #0]
0x2076	0x2A5A    CMP	R2, #90
0x2078	0xD128    BNE	L_TFT_Set_Address_HX8352A26
;__Lib_TFT_Defs.c, 643 :: 		TFT_Set_Index_Ptr(0x02);
0x207A	0x2002    MOVS	R0, #2
0x207C	0x4C2C    LDR	R4, [PC, #176]
0x207E	0x6824    LDR	R4, [R4, #0]
0x2080	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 644 :: 		TFT_Write_Command_Ptr(x>>8);
0x2082	0xF8BD2004  LDRH	R2, [SP, #4]
0x2086	0x0A14    LSRS	R4, R2, #8
0x2088	0xB2E0    UXTB	R0, R4
0x208A	0x4C2A    LDR	R4, [PC, #168]
0x208C	0x6824    LDR	R4, [R4, #0]
0x208E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 645 :: 		TFT_Set_Index_Ptr(0x03);
0x2090	0x2003    MOVS	R0, #3
0x2092	0x4C27    LDR	R4, [PC, #156]
0x2094	0x6824    LDR	R4, [R4, #0]
0x2096	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 646 :: 		TFT_Write_Command_Ptr(x);
0x2098	0xF8BD0004  LDRH	R0, [SP, #4]
0x209C	0x4C25    LDR	R4, [PC, #148]
0x209E	0x6824    LDR	R4, [R4, #0]
0x20A0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 647 :: 		TFT_Set_Index_Ptr(0x06);
0x20A2	0x2006    MOVS	R0, #6
0x20A4	0x4C22    LDR	R4, [PC, #136]
0x20A6	0x6824    LDR	R4, [R4, #0]
0x20A8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 648 :: 		TFT_Write_Command_Ptr(y>>8);
0x20AA	0xF8BD2008  LDRH	R2, [SP, #8]
0x20AE	0x0A14    LSRS	R4, R2, #8
0x20B0	0xB2E0    UXTB	R0, R4
0x20B2	0x4C20    LDR	R4, [PC, #128]
0x20B4	0x6824    LDR	R4, [R4, #0]
0x20B6	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 649 :: 		TFT_Set_Index_Ptr(0x07);
0x20B8	0x2007    MOVS	R0, #7
0x20BA	0x4C1D    LDR	R4, [PC, #116]
0x20BC	0x6824    LDR	R4, [R4, #0]
0x20BE	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 650 :: 		TFT_Write_Command_Ptr(y);
0x20C0	0xF8BD0008  LDRH	R0, [SP, #8]
0x20C4	0x4C1B    LDR	R4, [PC, #108]
0x20C6	0x6824    LDR	R4, [R4, #0]
0x20C8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 651 :: 		}
0x20CA	0xE027    B	L_TFT_Set_Address_HX8352A27
L_TFT_Set_Address_HX8352A26:
;__Lib_TFT_Defs.c, 653 :: 		TFT_Set_Index_Ptr(0x02);
0x20CC	0x2002    MOVS	R0, #2
0x20CE	0x4C18    LDR	R4, [PC, #96]
0x20D0	0x6824    LDR	R4, [R4, #0]
0x20D2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 654 :: 		TFT_Write_Command_Ptr(y>>8);
0x20D4	0xF8BD2008  LDRH	R2, [SP, #8]
0x20D8	0x0A14    LSRS	R4, R2, #8
0x20DA	0xB2E0    UXTB	R0, R4
0x20DC	0x4C15    LDR	R4, [PC, #84]
0x20DE	0x6824    LDR	R4, [R4, #0]
0x20E0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 655 :: 		TFT_Set_Index_Ptr(0x03);
0x20E2	0x2003    MOVS	R0, #3
0x20E4	0x4C12    LDR	R4, [PC, #72]
0x20E6	0x6824    LDR	R4, [R4, #0]
0x20E8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 656 :: 		TFT_Write_Command_Ptr(y);
0x20EA	0xF8BD0008  LDRH	R0, [SP, #8]
0x20EE	0x4C11    LDR	R4, [PC, #68]
0x20F0	0x6824    LDR	R4, [R4, #0]
0x20F2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 657 :: 		TFT_Set_Index_Ptr(0x06);
0x20F4	0x2006    MOVS	R0, #6
0x20F6	0x4C0E    LDR	R4, [PC, #56]
0x20F8	0x6824    LDR	R4, [R4, #0]
0x20FA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 658 :: 		TFT_Write_Command_Ptr(x>>8);
0x20FC	0xF8BD2004  LDRH	R2, [SP, #4]
0x2100	0x0A14    LSRS	R4, R2, #8
0x2102	0xB2E0    UXTB	R0, R4
0x2104	0x4C0B    LDR	R4, [PC, #44]
0x2106	0x6824    LDR	R4, [R4, #0]
0x2108	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 659 :: 		TFT_Set_Index_Ptr(0x07);
0x210A	0x2007    MOVS	R0, #7
0x210C	0x4C08    LDR	R4, [PC, #32]
0x210E	0x6824    LDR	R4, [R4, #0]
0x2110	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 660 :: 		TFT_Write_Command_Ptr(x);
0x2112	0xF8BD0004  LDRH	R0, [SP, #4]
0x2116	0x4C07    LDR	R4, [PC, #28]
0x2118	0x6824    LDR	R4, [R4, #0]
0x211A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 661 :: 		}
L_TFT_Set_Address_HX8352A27:
;__Lib_TFT_Defs.c, 662 :: 		TFT_Set_Index_Ptr(0x22);
0x211C	0x2022    MOVS	R0, #34
0x211E	0x4C04    LDR	R4, [PC, #16]
0x2120	0x6824    LDR	R4, [R4, #0]
0x2122	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 663 :: 		}
L_end_TFT_Set_Address_HX8352A:
0x2124	0xF8DDE000  LDR	LR, [SP, #0]
0x2128	0xB003    ADD	SP, SP, #12
0x212A	0x4770    BX	LR
0x212C	0x00AD2000  	__Lib_TFT_Defs_TFT_Disp_Rotation+0
0x2130	0x02502000  	_TFT_Set_Index_Ptr+0
0x2134	0x02542000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_HX8352A
_TFT_Set_Address_R61526:
;__Lib_TFT_Defs.c, 907 :: 		void TFT_Set_Address_R61526(unsigned int x, unsigned int y) {
0x22E8	0xB083    SUB	SP, SP, #12
0x22EA	0xF8CDE000  STR	LR, [SP, #0]
0x22EE	0xF8AD0004  STRH	R0, [SP, #4]
0x22F2	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 908 :: 		TFT_Set_Index_Ptr(0x2A);
0x22F6	0x202A    MOVS	R0, #42
0x22F8	0x4C13    LDR	R4, [PC, #76]
0x22FA	0x6824    LDR	R4, [R4, #0]
0x22FC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 909 :: 		TFT_Write_Command_Ptr(x>>8);
0x22FE	0xF8BD2004  LDRH	R2, [SP, #4]
0x2302	0x0A14    LSRS	R4, R2, #8
0x2304	0xB2E0    UXTB	R0, R4
0x2306	0x4C11    LDR	R4, [PC, #68]
0x2308	0x6824    LDR	R4, [R4, #0]
0x230A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 910 :: 		TFT_Write_Command_Ptr(x);
0x230C	0xF8BD0004  LDRH	R0, [SP, #4]
0x2310	0x4C0E    LDR	R4, [PC, #56]
0x2312	0x6824    LDR	R4, [R4, #0]
0x2314	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 911 :: 		TFT_Set_Index_Ptr(0x2B);
0x2316	0x202B    MOVS	R0, #43
0x2318	0x4C0B    LDR	R4, [PC, #44]
0x231A	0x6824    LDR	R4, [R4, #0]
0x231C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 912 :: 		TFT_Write_Command_Ptr(y>>8);
0x231E	0xF8BD2008  LDRH	R2, [SP, #8]
0x2322	0x0A14    LSRS	R4, R2, #8
0x2324	0xB2E0    UXTB	R0, R4
0x2326	0x4C09    LDR	R4, [PC, #36]
0x2328	0x6824    LDR	R4, [R4, #0]
0x232A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 913 :: 		TFT_Write_Command_Ptr(y);
0x232C	0xF8BD0008  LDRH	R0, [SP, #8]
0x2330	0x4C06    LDR	R4, [PC, #24]
0x2332	0x6824    LDR	R4, [R4, #0]
0x2334	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 914 :: 		TFT_Set_Index_Ptr(0x2C);
0x2336	0x202C    MOVS	R0, #44
0x2338	0x4C03    LDR	R4, [PC, #12]
0x233A	0x6824    LDR	R4, [R4, #0]
0x233C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 915 :: 		}
L_end_TFT_Set_Address_R61526:
0x233E	0xF8DDE000  LDR	LR, [SP, #0]
0x2342	0xB003    ADD	SP, SP, #12
0x2344	0x4770    BX	LR
0x2346	0xBF00    NOP
0x2348	0x02502000  	_TFT_Set_Index_Ptr+0
0x234C	0x02542000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_R61526
_TFT_Set_Address_ILI9481:
;__Lib_TFT_Defs.c, 1407 :: 		void TFT_Set_Address_ILI9481(unsigned int x, unsigned int y) {
0x2350	0xB083    SUB	SP, SP, #12
0x2352	0xF8CDE000  STR	LR, [SP, #0]
0x2356	0xF8AD0004  STRH	R0, [SP, #4]
0x235A	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 1408 :: 		TFT_Set_Index_Ptr(0x2A);
0x235E	0x202A    MOVS	R0, #42
0x2360	0x4C13    LDR	R4, [PC, #76]
0x2362	0x6824    LDR	R4, [R4, #0]
0x2364	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1409 :: 		TFT_Write_Command_Ptr(x>>8);
0x2366	0xF8BD2004  LDRH	R2, [SP, #4]
0x236A	0x0A14    LSRS	R4, R2, #8
0x236C	0xB2E0    UXTB	R0, R4
0x236E	0x4C11    LDR	R4, [PC, #68]
0x2370	0x6824    LDR	R4, [R4, #0]
0x2372	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1410 :: 		TFT_Write_Command_Ptr(x);
0x2374	0xF8BD0004  LDRH	R0, [SP, #4]
0x2378	0x4C0E    LDR	R4, [PC, #56]
0x237A	0x6824    LDR	R4, [R4, #0]
0x237C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1411 :: 		TFT_Set_Index_Ptr(0x2B);
0x237E	0x202B    MOVS	R0, #43
0x2380	0x4C0B    LDR	R4, [PC, #44]
0x2382	0x6824    LDR	R4, [R4, #0]
0x2384	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1412 :: 		TFT_Write_Command_Ptr(y>>8);
0x2386	0xF8BD2008  LDRH	R2, [SP, #8]
0x238A	0x0A14    LSRS	R4, R2, #8
0x238C	0xB2E0    UXTB	R0, R4
0x238E	0x4C09    LDR	R4, [PC, #36]
0x2390	0x6824    LDR	R4, [R4, #0]
0x2392	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1413 :: 		TFT_Write_Command_Ptr(y);
0x2394	0xF8BD0008  LDRH	R0, [SP, #8]
0x2398	0x4C06    LDR	R4, [PC, #24]
0x239A	0x6824    LDR	R4, [R4, #0]
0x239C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1414 :: 		TFT_Set_Index_Ptr(0x2C);
0x239E	0x202C    MOVS	R0, #44
0x23A0	0x4C03    LDR	R4, [PC, #12]
0x23A2	0x6824    LDR	R4, [R4, #0]
0x23A4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1415 :: 		}
L_end_TFT_Set_Address_ILI9481:
0x23A6	0xF8DDE000  LDR	LR, [SP, #0]
0x23AA	0xB003    ADD	SP, SP, #12
0x23AC	0x4770    BX	LR
0x23AE	0xBF00    NOP
0x23B0	0x02502000  	_TFT_Set_Index_Ptr+0
0x23B4	0x02542000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_ILI9481
_TFT_Set_Address_ILI9342:
;__Lib_TFT_Defs.c, 1664 :: 		void TFT_Set_Address_ILI9342(unsigned int x, unsigned int y) {
0x2218	0xB083    SUB	SP, SP, #12
0x221A	0xF8CDE000  STR	LR, [SP, #0]
0x221E	0xF8AD0004  STRH	R0, [SP, #4]
0x2222	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 1665 :: 		TFT_Set_Index_Ptr(0x2A);
0x2226	0x202A    MOVS	R0, #42
0x2228	0x4C13    LDR	R4, [PC, #76]
0x222A	0x6824    LDR	R4, [R4, #0]
0x222C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1666 :: 		TFT_Write_Command_Ptr(x>>8);
0x222E	0xF8BD2004  LDRH	R2, [SP, #4]
0x2232	0x0A14    LSRS	R4, R2, #8
0x2234	0xB2E0    UXTB	R0, R4
0x2236	0x4C11    LDR	R4, [PC, #68]
0x2238	0x6824    LDR	R4, [R4, #0]
0x223A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1667 :: 		TFT_Write_Command_Ptr(x);
0x223C	0xF8BD0004  LDRH	R0, [SP, #4]
0x2240	0x4C0E    LDR	R4, [PC, #56]
0x2242	0x6824    LDR	R4, [R4, #0]
0x2244	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1668 :: 		TFT_Set_Index_Ptr(0x2B);
0x2246	0x202B    MOVS	R0, #43
0x2248	0x4C0B    LDR	R4, [PC, #44]
0x224A	0x6824    LDR	R4, [R4, #0]
0x224C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1669 :: 		TFT_Write_Command_Ptr(y>>8);
0x224E	0xF8BD2008  LDRH	R2, [SP, #8]
0x2252	0x0A14    LSRS	R4, R2, #8
0x2254	0xB2E0    UXTB	R0, R4
0x2256	0x4C09    LDR	R4, [PC, #36]
0x2258	0x6824    LDR	R4, [R4, #0]
0x225A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1670 :: 		TFT_Write_Command_Ptr(y);
0x225C	0xF8BD0008  LDRH	R0, [SP, #8]
0x2260	0x4C06    LDR	R4, [PC, #24]
0x2262	0x6824    LDR	R4, [R4, #0]
0x2264	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1671 :: 		TFT_Set_Index_Ptr(0x2C);
0x2266	0x202C    MOVS	R0, #44
0x2268	0x4C03    LDR	R4, [PC, #12]
0x226A	0x6824    LDR	R4, [R4, #0]
0x226C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1672 :: 		}
L_end_TFT_Set_Address_ILI9342:
0x226E	0xF8DDE000  LDR	LR, [SP, #0]
0x2272	0xB003    ADD	SP, SP, #12
0x2274	0x4770    BX	LR
0x2276	0xBF00    NOP
0x2278	0x02502000  	_TFT_Set_Index_Ptr+0
0x227C	0x02542000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_ILI9342
_TFT_Set_Address_ILI9340:
;__Lib_TFT_Defs.c, 2462 :: 		void TFT_Set_Address_ILI9340(unsigned int x, unsigned int y) {
0x2280	0xB083    SUB	SP, SP, #12
0x2282	0xF8CDE000  STR	LR, [SP, #0]
0x2286	0xF8AD0004  STRH	R0, [SP, #4]
0x228A	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 2463 :: 		TFT_Set_Index_Ptr(0x2A);
0x228E	0x202A    MOVS	R0, #42
0x2290	0x4C13    LDR	R4, [PC, #76]
0x2292	0x6824    LDR	R4, [R4, #0]
0x2294	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2464 :: 		TFT_Write_Command_Ptr(x>>8);
0x2296	0xF8BD2004  LDRH	R2, [SP, #4]
0x229A	0x0A14    LSRS	R4, R2, #8
0x229C	0xB2E0    UXTB	R0, R4
0x229E	0x4C11    LDR	R4, [PC, #68]
0x22A0	0x6824    LDR	R4, [R4, #0]
0x22A2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2465 :: 		TFT_Write_Command_Ptr(x);
0x22A4	0xF8BD0004  LDRH	R0, [SP, #4]
0x22A8	0x4C0E    LDR	R4, [PC, #56]
0x22AA	0x6824    LDR	R4, [R4, #0]
0x22AC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2466 :: 		TFT_Set_Index_Ptr(0x2B);
0x22AE	0x202B    MOVS	R0, #43
0x22B0	0x4C0B    LDR	R4, [PC, #44]
0x22B2	0x6824    LDR	R4, [R4, #0]
0x22B4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2467 :: 		TFT_Write_Command_Ptr(y>>8);
0x22B6	0xF8BD2008  LDRH	R2, [SP, #8]
0x22BA	0x0A14    LSRS	R4, R2, #8
0x22BC	0xB2E0    UXTB	R0, R4
0x22BE	0x4C09    LDR	R4, [PC, #36]
0x22C0	0x6824    LDR	R4, [R4, #0]
0x22C2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2468 :: 		TFT_Write_Command_Ptr(y);
0x22C4	0xF8BD0008  LDRH	R0, [SP, #8]
0x22C8	0x4C06    LDR	R4, [PC, #24]
0x22CA	0x6824    LDR	R4, [R4, #0]
0x22CC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2469 :: 		TFT_Set_Index_Ptr(0x2C);
0x22CE	0x202C    MOVS	R0, #44
0x22D0	0x4C03    LDR	R4, [PC, #12]
0x22D2	0x6824    LDR	R4, [R4, #0]
0x22D4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2470 :: 		}
L_end_TFT_Set_Address_ILI9340:
0x22D6	0xF8DDE000  LDR	LR, [SP, #0]
0x22DA	0xB003    ADD	SP, SP, #12
0x22DC	0x4770    BX	LR
0x22DE	0xBF00    NOP
0x22E0	0x02502000  	_TFT_Set_Index_Ptr+0
0x22E4	0x02542000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_ILI9340
_Write_Data:
;pressure_driver.c, 54 :: 		void Write_Data(unsigned int _data) {
0x1EB4	0xB082    SUB	SP, SP, #8
0x1EB6	0xF8CDE000  STR	LR, [SP, #0]
0x1EBA	0xF8AD0004  STRH	R0, [SP, #4]
;pressure_driver.c, 55 :: 		TFT_RS = 1;
0x1EBE	0x2201    MOVS	R2, #1
0x1EC0	0xB252    SXTB	R2, R2
0x1EC2	0x490C    LDR	R1, [PC, #48]
0x1EC4	0x600A    STR	R2, [R1, #0]
;pressure_driver.c, 56 :: 		Write_to_Data_Lines(Hi(_data), Lo(_data));
0x1EC6	0xAB01    ADD	R3, SP, #4
0x1EC8	0x7819    LDRB	R1, [R3, #0]
0x1ECA	0xB2CA    UXTB	R2, R1
0x1ECC	0x1C59    ADDS	R1, R3, #1
0x1ECE	0x7809    LDRB	R1, [R1, #0]
0x1ED0	0xB2C8    UXTB	R0, R1
0x1ED2	0xB2D1    UXTB	R1, R2
0x1ED4	0xF7FEFFEE  BL	_Write_to_Data_Lines+0
;pressure_driver.c, 57 :: 		TFT_WR = 0;
0x1ED8	0x2200    MOVS	R2, #0
0x1EDA	0xB252    SXTB	R2, R2
0x1EDC	0x4906    LDR	R1, [PC, #24]
0x1EDE	0x600A    STR	R2, [R1, #0]
;pressure_driver.c, 58 :: 		asm nop;
0x1EE0	0xBF00    NOP
;pressure_driver.c, 59 :: 		TFT_WR = 1;
0x1EE2	0x2201    MOVS	R2, #1
0x1EE4	0xB252    SXTB	R2, R2
0x1EE6	0x4904    LDR	R1, [PC, #16]
0x1EE8	0x600A    STR	R2, [R1, #0]
;pressure_driver.c, 60 :: 		}
L_end_Write_Data:
0x1EEA	0xF8DDE000  LDR	LR, [SP, #0]
0x1EEE	0xB002    ADD	SP, SP, #8
0x1EF0	0x4770    BX	LR
0x1EF2	0xBF00    NOP
0x1EF4	0x82BC4242  	GPIOF_ODR+0
0x1EF8	0x82AC4242  	GPIOF_ODR+0
; end of _Write_Data
_UART1_Write:
;__Lib_UART_123_45_6.c, 41 :: 		
; _data start address is: 0 (R0)
0x1E98	0xB081    SUB	SP, SP, #4
0x1E9A	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 42 :: 		
0x1E9E	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x1EA0	0x4803    LDR	R0, [PC, #12]
0x1EA2	0xF7FFFC2B  BL	__Lib_UART_123_45_6_UARTx_Write+0
;__Lib_UART_123_45_6.c, 43 :: 		
L_end_UART1_Write:
0x1EA6	0xF8DDE000  LDR	LR, [SP, #0]
0x1EAA	0xB001    ADD	SP, SP, #4
0x1EAC	0x4770    BX	LR
0x1EAE	0xBF00    NOP
0x1EB0	0x10004001  	USART1_SR+0
; end of _UART1_Write
__Lib_UART_123_45_6_UARTx_Write:
;__Lib_UART_123_45_6.c, 35 :: 		
; _data start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x16FC	0xB081    SUB	SP, SP, #4
; _data end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; _data start address is: 4 (R1)
0x16FE	0xF8AD1000  STRH	R1, [SP, #0]
; UART_Base end address is: 0 (R0)
; _data end address is: 4 (R1)
0x1702	0x4601    MOV	R1, R0
0x1704	0xF8BD0000  LDRH	R0, [SP, #0]
;__Lib_UART_123_45_6.c, 36 :: 		
L___Lib_UART_123_45_6_UARTx_Write0:
; _data start address is: 0 (R0)
; UART_Base start address is: 4 (R1)
0x1708	0x680B    LDR	R3, [R1, #0]
0x170A	0xF3C312C0  UBFX	R2, R3, #7, #1
0x170E	0xB902    CBNZ	R2, L___Lib_UART_123_45_6_UARTx_Write1
;__Lib_UART_123_45_6.c, 37 :: 		
0x1710	0xE7FA    B	L___Lib_UART_123_45_6_UARTx_Write0
L___Lib_UART_123_45_6_UARTx_Write1:
;__Lib_UART_123_45_6.c, 38 :: 		
0x1712	0x1D0A    ADDS	R2, R1, #4
; UART_Base end address is: 4 (R1)
0x1714	0x6010    STR	R0, [R2, #0]
; _data end address is: 0 (R0)
;__Lib_UART_123_45_6.c, 39 :: 		
L_end_UARTx_Write:
0x1716	0xB001    ADD	SP, SP, #4
0x1718	0x4770    BX	LR
; end of __Lib_UART_123_45_6_UARTx_Write
_UART2_Write:
;__Lib_UART_123_45_6.c, 45 :: 		
; _data start address is: 0 (R0)
0x1E7C	0xB081    SUB	SP, SP, #4
0x1E7E	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 46 :: 		
0x1E82	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x1E84	0x4803    LDR	R0, [PC, #12]
0x1E86	0xF7FFFC39  BL	__Lib_UART_123_45_6_UARTx_Write+0
;__Lib_UART_123_45_6.c, 47 :: 		
L_end_UART2_Write:
0x1E8A	0xF8DDE000  LDR	LR, [SP, #0]
0x1E8E	0xB001    ADD	SP, SP, #4
0x1E90	0x4770    BX	LR
0x1E92	0xBF00    NOP
0x1E94	0x44004000  	USART2_SR+0
; end of _UART2_Write
_UART3_Write:
;__Lib_UART_123_45_6.c, 49 :: 		
; _data start address is: 0 (R0)
0x2864	0xB081    SUB	SP, SP, #4
0x2866	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 50 :: 		
0x286A	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x286C	0x4803    LDR	R0, [PC, #12]
0x286E	0xF7FEFF45  BL	__Lib_UART_123_45_6_UARTx_Write+0
;__Lib_UART_123_45_6.c, 51 :: 		
L_end_UART3_Write:
0x2872	0xF8DDE000  LDR	LR, [SP, #0]
0x2876	0xB001    ADD	SP, SP, #4
0x2878	0x4770    BX	LR
0x287A	0xBF00    NOP
0x287C	0x48004000  	USART3_SR+0
; end of _UART3_Write
_UART4_Write:
;__Lib_UART_123_45_6.c, 53 :: 		
; _data start address is: 0 (R0)
0x2848	0xB081    SUB	SP, SP, #4
0x284A	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 54 :: 		
0x284E	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x2850	0x4803    LDR	R0, [PC, #12]
0x2852	0xF7FEFF53  BL	__Lib_UART_123_45_6_UARTx_Write+0
;__Lib_UART_123_45_6.c, 55 :: 		
L_end_UART4_Write:
0x2856	0xF8DDE000  LDR	LR, [SP, #0]
0x285A	0xB001    ADD	SP, SP, #4
0x285C	0x4770    BX	LR
0x285E	0xBF00    NOP
0x2860	0x4C004000  	UART4_SR+0
; end of _UART4_Write
_UART5_Write:
;__Lib_UART_123_45_6.c, 57 :: 		
; _data start address is: 0 (R0)
0x282C	0xB081    SUB	SP, SP, #4
0x282E	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 58 :: 		
0x2832	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x2834	0x4803    LDR	R0, [PC, #12]
0x2836	0xF7FEFF61  BL	__Lib_UART_123_45_6_UARTx_Write+0
;__Lib_UART_123_45_6.c, 59 :: 		
L_end_UART5_Write:
0x283A	0xF8DDE000  LDR	LR, [SP, #0]
0x283E	0xB001    ADD	SP, SP, #4
0x2840	0x4770    BX	LR
0x2842	0xBF00    NOP
0x2844	0x50004000  	UART5_SR+0
; end of _UART5_Write
_UART6_Write:
;__Lib_UART_123_45_6.c, 61 :: 		
; _data start address is: 0 (R0)
0x2880	0xB081    SUB	SP, SP, #4
0x2882	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 62 :: 		
0x2886	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x2888	0x4803    LDR	R0, [PC, #12]
0x288A	0xF7FEFF37  BL	__Lib_UART_123_45_6_UARTx_Write+0
;__Lib_UART_123_45_6.c, 63 :: 		
L_end_UART6_Write:
0x288E	0xF8DDE000  LDR	LR, [SP, #0]
0x2892	0xB001    ADD	SP, SP, #4
0x2894	0x4770    BX	LR
0x2896	0xBF00    NOP
0x2898	0x14004001  	USART6_SR+0
; end of _UART6_Write
_TFT_Write_Data:
;__Lib_TFT_Defs.c, 325 :: 		void TFT_Write_Data(unsigned int _data) {
0x2928	0xB082    SUB	SP, SP, #8
0x292A	0xF8CDE000  STR	LR, [SP, #0]
0x292E	0xF8AD0004  STRH	R0, [SP, #4]
;__Lib_TFT_Defs.c, 326 :: 		TFT_RS = 1;
0x2932	0x2201    MOVS	R2, #1
0x2934	0xB252    SXTB	R2, R2
0x2936	0x4911    LDR	R1, [PC, #68]
0x2938	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 327 :: 		Write_to_Port(Hi(_data));
0x293A	0xA901    ADD	R1, SP, #4
0x293C	0x1C49    ADDS	R1, R1, #1
0x293E	0x7809    LDRB	R1, [R1, #0]
0x2940	0xB2C8    UXTB	R0, R1
0x2942	0xF7FEFAAB  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 328 :: 		TFT_Write_Strobe();
0x2946	0x2200    MOVS	R2, #0
0x2948	0xB252    SXTB	R2, R2
0x294A	0x490D    LDR	R1, [PC, #52]
0x294C	0x600A    STR	R2, [R1, #0]
0x294E	0xBF00    NOP
0x2950	0x2201    MOVS	R2, #1
0x2952	0xB252    SXTB	R2, R2
0x2954	0x490A    LDR	R1, [PC, #40]
0x2956	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 329 :: 		Write_to_Port(Lo(_data));
0x2958	0xA901    ADD	R1, SP, #4
0x295A	0x7809    LDRB	R1, [R1, #0]
0x295C	0xB2C8    UXTB	R0, R1
0x295E	0xF7FEFA9D  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 330 :: 		TFT_Write_Strobe();
0x2962	0x2200    MOVS	R2, #0
0x2964	0xB252    SXTB	R2, R2
0x2966	0x4906    LDR	R1, [PC, #24]
0x2968	0x600A    STR	R2, [R1, #0]
0x296A	0xBF00    NOP
0x296C	0x2201    MOVS	R2, #1
0x296E	0xB252    SXTB	R2, R2
0x2970	0x4903    LDR	R1, [PC, #12]
0x2972	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 331 :: 		}
L_end_TFT_Write_Data:
0x2974	0xF8DDE000  LDR	LR, [SP, #0]
0x2978	0xB002    ADD	SP, SP, #8
0x297A	0x4770    BX	LR
0x297C	0x82BC4242  	TFT_RS+0
0x2980	0x82AC4242  	TFT_WR+0
; end of _TFT_Write_Data
_TFT_16bit_Write_Data:
;__Lib_TFT_Defs.c, 339 :: 		void TFT_16bit_Write_Data(unsigned int _data) {
; _data start address is: 0 (R0)
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_TFT_Defs.c, 340 :: 		TFT_RS = 1;
0x28FC	0x2201    MOVS	R2, #1
0x28FE	0xB252    SXTB	R2, R2
0x2900	0x4906    LDR	R1, [PC, #24]
0x2902	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 341 :: 		TFT_DataPort = _data;
0x2904	0x4906    LDR	R1, [PC, #24]
0x2906	0x8008    STRH	R0, [R1, #0]
; _data end address is: 0 (R0)
;__Lib_TFT_Defs.c, 342 :: 		TFT_Write_Strobe();
0x2908	0x2200    MOVS	R2, #0
0x290A	0xB252    SXTB	R2, R2
0x290C	0x4905    LDR	R1, [PC, #20]
0x290E	0x600A    STR	R2, [R1, #0]
0x2910	0xBF00    NOP
0x2912	0x2201    MOVS	R2, #1
0x2914	0xB252    SXTB	R2, R2
0x2916	0x4903    LDR	R1, [PC, #12]
0x2918	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 343 :: 		}
L_end_TFT_16bit_Write_Data:
0x291A	0x4770    BX	LR
0x291C	0x82BC4242  	TFT_RS+0
0x2920	0x10144002  	TFT_DataPort+0
0x2924	0x82AC4242  	TFT_WR+0
; end of _TFT_16bit_Write_Data
_TFT_SSD1963_8bit_Write_Data:
;__Lib_TFT_Defs.c, 3796 :: 		void TFT_SSD1963_8bit_Write_Data(unsigned int color) {
; color start address is: 0 (R0)
0x289C	0xB081    SUB	SP, SP, #4
0x289E	0xF8CDE000  STR	LR, [SP, #0]
0x28A2	0xB283    UXTH	R3, R0
; color end address is: 0 (R0)
; color start address is: 12 (R3)
;__Lib_TFT_Defs.c, 3798 :: 		temp = (color>>11);
0x28A4	0x0AD9    LSRS	R1, R3, #11
; temp start address is: 0 (R0)
0x28A6	0xB2C8    UXTB	R0, R1
;__Lib_TFT_Defs.c, 3799 :: 		temp = (temp<<3);
0x28A8	0x00C1    LSLS	R1, R0, #3
; temp end address is: 0 (R0)
; temp start address is: 16 (R4)
0x28AA	0xB2CC    UXTB	R4, R1
;__Lib_TFT_Defs.c, 3800 :: 		if ((temp>>7) == 1) {
0x28AC	0x09E1    LSRS	R1, R4, #7
0x28AE	0xB2C9    UXTB	R1, R1
0x28B0	0x2901    CMP	R1, #1
0x28B2	0xD102    BNE	L__TFT_SSD1963_8bit_Write_Data329
;__Lib_TFT_Defs.c, 3801 :: 		temp += 7;
0x28B4	0x1DE1    ADDS	R1, R4, #7
; temp end address is: 16 (R4)
; temp start address is: 0 (R0)
0x28B6	0xB2C8    UXTB	R0, R1
; temp end address is: 0 (R0)
;__Lib_TFT_Defs.c, 3802 :: 		}
0x28B8	0xE000    B	L_TFT_SSD1963_8bit_Write_Data257
L__TFT_SSD1963_8bit_Write_Data329:
;__Lib_TFT_Defs.c, 3800 :: 		if ((temp>>7) == 1) {
0x28BA	0xB2E0    UXTB	R0, R4
;__Lib_TFT_Defs.c, 3802 :: 		}
L_TFT_SSD1963_8bit_Write_Data257:
;__Lib_TFT_Defs.c, 3803 :: 		TFT_SSD1963YT_8bit_Write_Command(temp);
; temp start address is: 0 (R0)
; temp end address is: 0 (R0)
0x28BC	0xF7FFF81C  BL	_TFT_SSD1963YT_8bit_Write_Command+0
;__Lib_TFT_Defs.c, 3804 :: 		temp = (color>>5);
0x28C0	0x0959    LSRS	R1, R3, #5
; temp start address is: 0 (R0)
0x28C2	0xB2C8    UXTB	R0, R1
;__Lib_TFT_Defs.c, 3805 :: 		temp = (temp<<2);
0x28C4	0x0081    LSLS	R1, R0, #2
; temp end address is: 0 (R0)
; temp start address is: 16 (R4)
0x28C6	0xB2CC    UXTB	R4, R1
;__Lib_TFT_Defs.c, 3806 :: 		if ((temp>>7) == 1) {
0x28C8	0x09E1    LSRS	R1, R4, #7
0x28CA	0xB2C9    UXTB	R1, R1
0x28CC	0x2901    CMP	R1, #1
0x28CE	0xD102    BNE	L__TFT_SSD1963_8bit_Write_Data330
;__Lib_TFT_Defs.c, 3807 :: 		temp += 3;
0x28D0	0x1CE1    ADDS	R1, R4, #3
; temp end address is: 16 (R4)
; temp start address is: 0 (R0)
0x28D2	0xB2C8    UXTB	R0, R1
; temp end address is: 0 (R0)
;__Lib_TFT_Defs.c, 3808 :: 		}
0x28D4	0xE000    B	L_TFT_SSD1963_8bit_Write_Data258
L__TFT_SSD1963_8bit_Write_Data330:
;__Lib_TFT_Defs.c, 3806 :: 		if ((temp>>7) == 1) {
0x28D6	0xB2E0    UXTB	R0, R4
;__Lib_TFT_Defs.c, 3808 :: 		}
L_TFT_SSD1963_8bit_Write_Data258:
;__Lib_TFT_Defs.c, 3809 :: 		TFT_SSD1963YT_8bit_Write_Command(temp);
; temp start address is: 0 (R0)
; temp end address is: 0 (R0)
0x28D8	0xF7FFF80E  BL	_TFT_SSD1963YT_8bit_Write_Command+0
;__Lib_TFT_Defs.c, 3810 :: 		temp = (color<<3);
0x28DC	0x00D9    LSLS	R1, R3, #3
; color end address is: 12 (R3)
; temp start address is: 12 (R3)
0x28DE	0xB2CB    UXTB	R3, R1
;__Lib_TFT_Defs.c, 3811 :: 		if ((temp>>7) == 1) {
0x28E0	0x09D9    LSRS	R1, R3, #7
0x28E2	0xB2C9    UXTB	R1, R1
0x28E4	0x2901    CMP	R1, #1
0x28E6	0xD102    BNE	L__TFT_SSD1963_8bit_Write_Data331
;__Lib_TFT_Defs.c, 3812 :: 		temp += 7;
0x28E8	0x1DD9    ADDS	R1, R3, #7
; temp end address is: 12 (R3)
; temp start address is: 0 (R0)
0x28EA	0xB2C8    UXTB	R0, R1
; temp end address is: 0 (R0)
;__Lib_TFT_Defs.c, 3813 :: 		}
0x28EC	0xE000    B	L_TFT_SSD1963_8bit_Write_Data259
L__TFT_SSD1963_8bit_Write_Data331:
;__Lib_TFT_Defs.c, 3811 :: 		if ((temp>>7) == 1) {
0x28EE	0xB2D8    UXTB	R0, R3
;__Lib_TFT_Defs.c, 3813 :: 		}
L_TFT_SSD1963_8bit_Write_Data259:
;__Lib_TFT_Defs.c, 3814 :: 		TFT_SSD1963YT_8bit_Write_Command(temp);
; temp start address is: 0 (R0)
; temp end address is: 0 (R0)
0x28F0	0xF7FFF802  BL	_TFT_SSD1963YT_8bit_Write_Command+0
;__Lib_TFT_Defs.c, 3815 :: 		}
L_end_TFT_SSD1963_8bit_Write_Data:
0x28F4	0xF8DDE000  LDR	LR, [SP, #0]
0x28F8	0xB001    ADD	SP, SP, #4
0x28FA	0x4770    BX	LR
; end of _TFT_SSD1963_8bit_Write_Data
__Lib_TFT_Is_SSD1963_Set:
;__Lib_TFT.c, 141 :: 		
0x24AC	0xB081    SUB	SP, SP, #4
;__Lib_TFT.c, 142 :: 		
0x24AE	0x4802    LDR	R0, [PC, #8]
0x24B0	0x7800    LDRB	R0, [R0, #0]
;__Lib_TFT.c, 143 :: 		
L_end_Is_SSD1963_Set:
0x24B2	0xB001    ADD	SP, SP, #4
0x24B4	0x4770    BX	LR
0x24B6	0xBF00    NOP
0x24B8	0x00A82000  	__Lib_TFT___SSD1963_controller+0
; end of __Lib_TFT_Is_SSD1963_Set
_DrawLabel:
;pressure_driver.c, 146 :: 		void DrawLabel(TLabel *ALabel) {
; ALabel start address is: 0 (R0)
0x39B8	0xB082    SUB	SP, SP, #8
0x39BA	0xF8CDE000  STR	LR, [SP, #0]
; ALabel end address is: 0 (R0)
; ALabel start address is: 0 (R0)
;pressure_driver.c, 147 :: 		if (ALabel->Visible != 0) {
0x39BE	0xF200011B  ADDW	R1, R0, #27
0x39C2	0x7809    LDRB	R1, [R1, #0]
0x39C4	0xB379    CBZ	R1, L_DrawLabel4
;pressure_driver.c, 148 :: 		if (ALabel->VerticalText != 0)
0x39C6	0xF200011A  ADDW	R1, R0, #26
0x39CA	0x7809    LDRB	R1, [R1, #0]
0x39CC	0xB171    CBZ	R1, L_DrawLabel5
;pressure_driver.c, 149 :: 		TFT_Set_Font(ALabel->FontName, ALabel->Font_Color, FO_VERTICAL_COLUMN);
0x39CE	0xF2000118  ADDW	R1, R0, #24
0x39D2	0x8809    LDRH	R1, [R1, #0]
0x39D4	0xB28A    UXTH	R2, R1
0x39D6	0xF2000114  ADDW	R1, R0, #20
0x39DA	0x6809    LDR	R1, [R1, #0]
0x39DC	0x9001    STR	R0, [SP, #4]
0x39DE	0x4608    MOV	R0, R1
0x39E0	0xB291    UXTH	R1, R2
0x39E2	0x2202    MOVS	R2, #2
0x39E4	0xF7FEFD2C  BL	_TFT_Set_Font+0
0x39E8	0x9801    LDR	R0, [SP, #4]
0x39EA	0xE00D    B	L_DrawLabel6
L_DrawLabel5:
;pressure_driver.c, 151 :: 		TFT_Set_Font(ALabel->FontName, ALabel->Font_Color, FO_HORIZONTAL);
0x39EC	0xF2000118  ADDW	R1, R0, #24
0x39F0	0x8809    LDRH	R1, [R1, #0]
0x39F2	0xB28A    UXTH	R2, R1
0x39F4	0xF2000114  ADDW	R1, R0, #20
0x39F8	0x6809    LDR	R1, [R1, #0]
0x39FA	0x9001    STR	R0, [SP, #4]
0x39FC	0x4608    MOV	R0, R1
0x39FE	0xB291    UXTH	R1, R2
0x3A00	0x2200    MOVS	R2, #0
0x3A02	0xF7FEFD1D  BL	_TFT_Set_Font+0
0x3A06	0x9801    LDR	R0, [SP, #4]
L_DrawLabel6:
;pressure_driver.c, 152 :: 		TFT_Write_Text(ALabel->Caption, ALabel->Left, ALabel->Top);
0x3A08	0xF2000108  ADDW	R1, R0, #8
0x3A0C	0x8809    LDRH	R1, [R1, #0]
0x3A0E	0xB28B    UXTH	R3, R1
0x3A10	0x1D81    ADDS	R1, R0, #6
0x3A12	0x8809    LDRH	R1, [R1, #0]
0x3A14	0xB28A    UXTH	R2, R1
0x3A16	0xF2000110  ADDW	R1, R0, #16
; ALabel end address is: 0 (R0)
0x3A1A	0x6809    LDR	R1, [R1, #0]
0x3A1C	0x4608    MOV	R0, R1
0x3A1E	0xB291    UXTH	R1, R2
0x3A20	0xB29A    UXTH	R2, R3
0x3A22	0xF7FEFCC9  BL	_TFT_Write_Text+0
;pressure_driver.c, 153 :: 		}
L_DrawLabel4:
;pressure_driver.c, 154 :: 		}
L_end_DrawLabel:
0x3A26	0xF8DDE000  LDR	LR, [SP, #0]
0x3A2A	0xB002    ADD	SP, SP, #8
0x3A2C	0x4770    BX	LR
; end of _DrawLabel
_TFT_Set_Font:
;__Lib_TFT.c, 178 :: 		
; font_orientation start address is: 8 (R2)
; font_color start address is: 4 (R1)
; activeFont start address is: 0 (R0)
0x2440	0xB081    SUB	SP, SP, #4
; font_orientation end address is: 8 (R2)
; font_color end address is: 4 (R1)
; activeFont end address is: 0 (R0)
; activeFont start address is: 0 (R0)
; font_color start address is: 4 (R1)
; font_orientation start address is: 8 (R2)
;__Lib_TFT.c, 179 :: 		
0x2442	0x4B12    LDR	R3, [PC, #72]
0x2444	0x6018    STR	R0, [R3, #0]
;__Lib_TFT.c, 180 :: 		
0x2446	0x1C83    ADDS	R3, R0, #2
0x2448	0x781C    LDRB	R4, [R3, #0]
0x244A	0x1CC3    ADDS	R3, R0, #3
0x244C	0x781B    LDRB	R3, [R3, #0]
0x244E	0x021B    LSLS	R3, R3, #8
0x2450	0xB29B    UXTH	R3, R3
0x2452	0x18E4    ADDS	R4, R4, R3
0x2454	0x4B0E    LDR	R3, [PC, #56]
0x2456	0x801C    STRH	R4, [R3, #0]
;__Lib_TFT.c, 181 :: 		
0x2458	0x1D03    ADDS	R3, R0, #4
0x245A	0x781C    LDRB	R4, [R3, #0]
0x245C	0x1D43    ADDS	R3, R0, #5
0x245E	0x781B    LDRB	R3, [R3, #0]
0x2460	0x021B    LSLS	R3, R3, #8
0x2462	0xB29B    UXTH	R3, R3
0x2464	0x18E4    ADDS	R4, R4, R3
0x2466	0x4B0B    LDR	R3, [PC, #44]
0x2468	0x801C    STRH	R4, [R3, #0]
;__Lib_TFT.c, 182 :: 		
0x246A	0x1D83    ADDS	R3, R0, #6
; activeFont end address is: 0 (R0)
0x246C	0x781C    LDRB	R4, [R3, #0]
0x246E	0x4B0A    LDR	R3, [PC, #40]
0x2470	0x801C    STRH	R4, [R3, #0]
;__Lib_TFT.c, 184 :: 		
0x2472	0x4B0A    LDR	R3, [PC, #40]
0x2474	0x8019    STRH	R1, [R3, #0]
; font_color end address is: 4 (R1)
;__Lib_TFT.c, 185 :: 		
0x2476	0x4B0A    LDR	R3, [PC, #40]
0x2478	0x701A    STRB	R2, [R3, #0]
; font_orientation end address is: 8 (R2)
;__Lib_TFT.c, 186 :: 		
0x247A	0x2401    MOVS	R4, #1
0x247C	0x4B09    LDR	R3, [PC, #36]
0x247E	0x701C    STRB	R4, [R3, #0]
;__Lib_TFT.c, 187 :: 		
0x2480	0x2400    MOVS	R4, #0
0x2482	0x4B09    LDR	R3, [PC, #36]
0x2484	0x701C    STRB	R4, [R3, #0]
;__Lib_TFT.c, 188 :: 		
L_end_TFT_Set_Font:
0x2486	0xB001    ADD	SP, SP, #4
0x2488	0x4770    BX	LR
0x248A	0xBF00    NOP
0x248C	0x02202000  	__Lib_TFT__font+0
0x2490	0x02242000  	__Lib_TFT__fontFirstChar+0
0x2494	0x02262000  	__Lib_TFT__fontLastChar+0
0x2498	0x02282000  	__Lib_TFT__fontHeight+0
0x249C	0x022A2000  	__Lib_TFT_FontColor+0
0x24A0	0x021F2000  	__Lib_TFT_FontOrientation+0
0x24A4	0x00472000  	__Lib_TFT_FontInitialized+0
0x24A8	0x022C2000  	_ExternalFontSet+0
; end of _TFT_Set_Font
_TFT_Write_Text:
;__Lib_TFT.c, 1275 :: 		
; y start address is: 8 (R2)
; x start address is: 4 (R1)
0x23B8	0xB083    SUB	SP, SP, #12
0x23BA	0xF8CDE000  STR	LR, [SP, #0]
0x23BE	0x9002    STR	R0, [SP, #8]
; y end address is: 8 (R2)
; x end address is: 4 (R1)
; x start address is: 4 (R1)
; y start address is: 8 (R2)
;__Lib_TFT.c, 1278 :: 		
0x23C0	0x4B1C    LDR	R3, [PC, #112]
0x23C2	0x881B    LDRH	R3, [R3, #0]
0x23C4	0x4299    CMP	R1, R3
0x23C6	0xD300    BCC	L_TFT_Write_Text194
; x end address is: 4 (R1)
; y end address is: 8 (R2)
;__Lib_TFT.c, 1279 :: 		
0x23C8	0xE02F    B	L_end_TFT_Write_Text
L_TFT_Write_Text194:
;__Lib_TFT.c, 1280 :: 		
; y start address is: 8 (R2)
; x start address is: 4 (R1)
0x23CA	0x4B1B    LDR	R3, [PC, #108]
0x23CC	0x881B    LDRH	R3, [R3, #0]
0x23CE	0x429A    CMP	R2, R3
0x23D0	0xD300    BCC	L_TFT_Write_Text195
; x end address is: 4 (R1)
; y end address is: 8 (R2)
;__Lib_TFT.c, 1281 :: 		
0x23D2	0xE02A    B	L_end_TFT_Write_Text
L_TFT_Write_Text195:
;__Lib_TFT.c, 1283 :: 		
; i start address is: 0 (R0)
; y start address is: 8 (R2)
; x start address is: 4 (R1)
0x23D4	0x2000    MOVS	R0, #0
;__Lib_TFT.c, 1284 :: 		
0x23D6	0xF8AD0004  STRH	R0, [SP, #4]
; y end address is: 8 (R2)
0x23DA	0xB288    UXTH	R0, R1
0x23DC	0xB291    UXTH	R1, R2
; x end address is: 4 (R1)
0x23DE	0xF000FEDB  BL	_TFT_Move_Cursor+0
; i end address is: 0 (R0)
0x23E2	0xF8BD0004  LDRH	R0, [SP, #4]
;__Lib_TFT.c, 1285 :: 		
L_TFT_Write_Text196:
; i start address is: 0 (R0)
0x23E6	0x9B02    LDR	R3, [SP, #8]
0x23E8	0x181B    ADDS	R3, R3, R0
0x23EA	0x781B    LDRB	R3, [R3, #0]
0x23EC	0xB1EB    CBZ	R3, L_TFT_Write_Text197
;__Lib_TFT.c, 1286 :: 		
0x23EE	0x4B13    LDR	R3, [PC, #76]
0x23F0	0x781B    LDRB	R3, [R3, #0]
0x23F2	0xB163    CBZ	R3, L_TFT_Write_Text198
;__Lib_TFT.c, 1287 :: 		
0x23F4	0x9B02    LDR	R3, [SP, #8]
0x23F6	0x181B    ADDS	R3, R3, R0
0x23F8	0x781B    LDRB	R3, [R3, #0]
0x23FA	0xF8AD0004  STRH	R0, [SP, #4]
0x23FE	0xB298    UXTH	R0, R3
0x2400	0xF7FEFE80  BL	__Lib_TFT__TFT_Write_Char_E+0
0x2404	0xF8BD0004  LDRH	R0, [SP, #4]
0x2408	0x1C41    ADDS	R1, R0, #1
0x240A	0xB289    UXTH	R1, R1
; i end address is: 0 (R0)
; i start address is: 4 (R1)
; i end address is: 4 (R1)
0x240C	0xE00B    B	L_TFT_Write_Text199
L_TFT_Write_Text198:
;__Lib_TFT.c, 1289 :: 		
; i start address is: 0 (R0)
0x240E	0x9B02    LDR	R3, [SP, #8]
0x2410	0x181B    ADDS	R3, R3, R0
0x2412	0x781B    LDRB	R3, [R3, #0]
0x2414	0xF8AD0004  STRH	R0, [SP, #4]
0x2418	0xB298    UXTH	R0, R3
0x241A	0xF7FFF86F  BL	__Lib_TFT__TFT_Write_Char+0
0x241E	0xF8BD0004  LDRH	R0, [SP, #4]
0x2422	0x1C41    ADDS	R1, R0, #1
0x2424	0xB289    UXTH	R1, R1
; i end address is: 0 (R0)
; i start address is: 4 (R1)
; i end address is: 4 (R1)
L_TFT_Write_Text199:
; i start address is: 4 (R1)
0x2426	0xB288    UXTH	R0, R1
; i end address is: 4 (R1)
0x2428	0xE7DD    B	L_TFT_Write_Text196
L_TFT_Write_Text197:
;__Lib_TFT.c, 1290 :: 		
L_end_TFT_Write_Text:
0x242A	0xF8DDE000  LDR	LR, [SP, #0]
0x242E	0xB003    ADD	SP, SP, #12
0x2430	0x4770    BX	LR
0x2432	0xBF00    NOP
0x2434	0x02102000  	_TFT_DISP_WIDTH+0
0x2438	0x02122000  	_TFT_DISP_HEIGHT+0
0x243C	0x022C2000  	_ExternalFontSet+0
; end of _TFT_Write_Text
__Lib_TFT__TFT_Write_Char_E:
;__Lib_TFT.c, 3370 :: 		
; ch start address is: 0 (R0)
0x1104	0xB08A    SUB	SP, SP, #40
0x1106	0xF8CDE000  STR	LR, [SP, #0]
; ch end address is: 0 (R0)
; ch start address is: 0 (R0)
;__Lib_TFT.c, 3372 :: 		
;__Lib_TFT.c, 3374 :: 		
0x110A	0xF2400100  MOVW	R1, #0
0x110E	0xF8AD1024  STRH	R1, [SP, #36]
0x1112	0x2100    MOVS	R1, #0
0x1114	0xF88D1026  STRB	R1, [SP, #38]
;__Lib_TFT.c, 3375 :: 		
;__Lib_TFT.c, 3382 :: 		
0x1118	0x49B5    LDR	R1, [PC, #724]
0x111A	0x8809    LDRH	R1, [R1, #0]
0x111C	0x4288    CMP	R0, R1
0x111E	0xD200    BCS	L___Lib_TFT__TFT_Write_Char_E687
; ch end address is: 0 (R0)
;__Lib_TFT.c, 3383 :: 		
0x1120	0xE162    B	L_end__TFT_Write_Char_E
L___Lib_TFT__TFT_Write_Char_E687:
;__Lib_TFT.c, 3384 :: 		
; ch start address is: 0 (R0)
0x1122	0x49B4    LDR	R1, [PC, #720]
0x1124	0x8809    LDRH	R1, [R1, #0]
0x1126	0x4288    CMP	R0, R1
0x1128	0xD900    BLS	L___Lib_TFT__TFT_Write_Char_E688
; ch end address is: 0 (R0)
;__Lib_TFT.c, 3385 :: 		
0x112A	0xE15D    B	L_end__TFT_Write_Char_E
L___Lib_TFT__TFT_Write_Char_E688:
;__Lib_TFT.c, 3388 :: 		
; ch start address is: 0 (R0)
0x112C	0x49B0    LDR	R1, [PC, #704]
0x112E	0x8809    LDRH	R1, [R1, #0]
0x1130	0x1A41    SUB	R1, R0, R1
0x1132	0xB289    UXTH	R1, R1
; ch end address is: 0 (R0)
0x1134	0x008A    LSLS	R2, R1, #2
0x1136	0xB292    UXTH	R2, R2
;__Lib_TFT.c, 3389 :: 		
0x1138	0x49AF    LDR	R1, [PC, #700]
0x113A	0x6809    LDR	R1, [R1, #0]
0x113C	0x3108    ADDS	R1, #8
0x113E	0x1889    ADDS	R1, R1, R2
;__Lib_TFT.c, 3392 :: 		
0x1140	0x4608    MOV	R0, R1
0x1142	0x2104    MOVS	R1, #4
0x1144	0xF7FFFD28  BL	__Lib_TFT__TFT_getHeader+0
;__Lib_TFT.c, 3393 :: 		
; ptr start address is: 0 (R0)
0x1148	0x48AC    LDR	R0, [PC, #688]
;__Lib_TFT.c, 3395 :: 		
0x114A	0x7803    LDRB	R3, [R0, #0]
0x114C	0xF88D3027  STRB	R3, [SP, #39]
;__Lib_TFT.c, 3397 :: 		
0x1150	0x1C41    ADDS	R1, R0, #1
0x1152	0x7809    LDRB	R1, [R1, #0]
0x1154	0xB2CA    UXTB	R2, R1
0x1156	0x1C81    ADDS	R1, R0, #2
0x1158	0x7809    LDRB	R1, [R1, #0]
0x115A	0x0209    LSLS	R1, R1, #8
0x115C	0x1852    ADDS	R2, R2, R1
0x115E	0x1CC1    ADDS	R1, R0, #3
; ptr end address is: 0 (R0)
0x1160	0x7809    LDRB	R1, [R1, #0]
0x1162	0x0409    LSLS	R1, R1, #16
0x1164	0x1852    ADDS	R2, R2, R1
;__Lib_TFT.c, 3399 :: 		
0x1166	0x49A4    LDR	R1, [PC, #656]
0x1168	0x6809    LDR	R1, [R1, #0]
0x116A	0x1889    ADDS	R1, R1, R2
0x116C	0x9104    STR	R1, [SP, #16]
;__Lib_TFT.c, 3401 :: 		
0x116E	0x08DA    LSRS	R2, R3, #3
0x1170	0xB2D2    UXTB	R2, R2
0x1172	0x49A3    LDR	R1, [PC, #652]
0x1174	0x8809    LDRH	R1, [R1, #0]
0x1176	0x4351    MULS	R1, R2, R1
0x1178	0xB289    UXTH	R1, R1
0x117A	0x9106    STR	R1, [SP, #24]
;__Lib_TFT.c, 3402 :: 		
0x117C	0xF0030107  AND	R1, R3, #7
0x1180	0xB2C9    UXTB	R1, R1
0x1182	0xB121    CBZ	R1, L___Lib_TFT__TFT_Write_Char_E689
;__Lib_TFT.c, 3403 :: 		
0x1184	0x499E    LDR	R1, [PC, #632]
0x1186	0x880A    LDRH	R2, [R1, #0]
0x1188	0x9906    LDR	R1, [SP, #24]
0x118A	0x1889    ADDS	R1, R1, R2
0x118C	0x9106    STR	R1, [SP, #24]
L___Lib_TFT__TFT_Write_Char_E689:
;__Lib_TFT.c, 3404 :: 		
0x118E	0x9906    LDR	R1, [SP, #24]
0x1190	0x9108    STR	R1, [SP, #32]
;__Lib_TFT.c, 3405 :: 		
0x1192	0xAC05    ADD	R4, SP, #20
0x1194	0x4622    MOV	R2, R4
0x1196	0x9906    LDR	R1, [SP, #24]
0x1198	0x9804    LDR	R0, [SP, #16]
0x119A	0x4C9A    LDR	R4, [PC, #616]
0x119C	0x6824    LDR	R4, [R4, #0]
0x119E	0x47A0    BLX	R4
; ptr start address is: 16 (R4)
0x11A0	0x4604    MOV	R4, R0
;__Lib_TFT.c, 3406 :: 		
0x11A2	0x9A05    LDR	R2, [SP, #20]
0x11A4	0x9904    LDR	R1, [SP, #16]
0x11A6	0x1889    ADDS	R1, R1, R2
0x11A8	0x9104    STR	R1, [SP, #16]
;__Lib_TFT.c, 3407 :: 		
0x11AA	0x9A05    LDR	R2, [SP, #20]
0x11AC	0x9906    LDR	R1, [SP, #24]
0x11AE	0x1A89    SUB	R1, R1, R2
0x11B0	0x9106    STR	R1, [SP, #24]
;__Lib_TFT.c, 3409 :: 		
0x11B2	0x2100    MOVS	R1, #0
0x11B4	0x9107    STR	R1, [SP, #28]
;__Lib_TFT.c, 3410 :: 		
0x11B6	0x4994    LDR	R1, [PC, #592]
0x11B8	0x7809    LDRB	R1, [R1, #0]
0x11BA	0xB121    CBZ	R1, L___Lib_TFT__TFT_Write_Char_E974
0x11BC	0x4992    LDR	R1, [PC, #584]
0x11BE	0x7809    LDRB	R1, [R1, #0]
0x11C0	0x2902    CMP	R1, #2
0x11C2	0xD000    BEQ	L___Lib_TFT__TFT_Write_Char_E973
0x11C4	0xE08C    B	L___Lib_TFT__TFT_Write_Char_E692
L___Lib_TFT__TFT_Write_Char_E974:
L___Lib_TFT__TFT_Write_Char_E973:
;__Lib_TFT.c, 3411 :: 		
0x11C6	0x4991    LDR	R1, [PC, #580]
0x11C8	0x8809    LDRH	R1, [R1, #0]
0x11CA	0xF8AD100A  STRH	R1, [SP, #10]
;__Lib_TFT.c, 3412 :: 		
0x11CE	0x2100    MOVS	R1, #0
0x11D0	0xF88D1009  STRB	R1, [SP, #9]
; ptr end address is: 16 (R4)
0x11D4	0x4620    MOV	R0, R4
L___Lib_TFT__TFT_Write_Char_E693:
; ptr start address is: 0 (R0)
0x11D6	0x498A    LDR	R1, [PC, #552]
0x11D8	0x880A    LDRH	R2, [R1, #0]
0x11DA	0xF89D1009  LDRB	R1, [SP, #9]
0x11DE	0x4291    CMP	R1, R2
0x11E0	0xF0808070  BCS	L___Lib_TFT__TFT_Write_Char_E694
;__Lib_TFT.c, 3413 :: 		
0x11E4	0x498A    LDR	R1, [PC, #552]
0x11E6	0x8809    LDRH	R1, [R1, #0]
0x11E8	0xF8AD1024  STRH	R1, [SP, #36]
;__Lib_TFT.c, 3414 :: 		
0x11EC	0x2100    MOVS	R1, #0
0x11EE	0xF88D100C  STRB	R1, [SP, #12]
;__Lib_TFT.c, 3415 :: 		
0x11F2	0x2100    MOVS	R1, #0
0x11F4	0xF88D1008  STRB	R1, [SP, #8]
; ptr end address is: 0 (R0)
0x11F8	0x4604    MOV	R4, R0
L___Lib_TFT__TFT_Write_Char_E696:
; ptr start address is: 16 (R4)
0x11FA	0xF89D2027  LDRB	R2, [SP, #39]
0x11FE	0xF89D1008  LDRB	R1, [SP, #8]
0x1202	0x4291    CMP	R1, R2
0x1204	0xD252    BCS	L___Lib_TFT__TFT_Write_Char_E697
;__Lib_TFT.c, 3416 :: 		
0x1206	0xF89D100C  LDRB	R1, [SP, #12]
0x120A	0xBB59    CBNZ	R1, L___Lib_TFT__TFT_Write_Char_E977
;__Lib_TFT.c, 3417 :: 		
0x120C	0x9907    LDR	R1, [SP, #28]
0x120E	0x1C49    ADDS	R1, R1, #1
0x1210	0x9107    STR	R1, [SP, #28]
;__Lib_TFT.c, 3418 :: 		
0x1212	0x9A08    LDR	R2, [SP, #32]
0x1214	0x9905    LDR	R1, [SP, #20]
0x1216	0x4291    CMP	R1, R2
0x1218	0xD21B    BCS	L___Lib_TFT__TFT_Write_Char_E976
;__Lib_TFT.c, 3419 :: 		
0x121A	0x9A05    LDR	R2, [SP, #20]
0x121C	0x9907    LDR	R1, [SP, #28]
0x121E	0x4291    CMP	R1, R2
0x1220	0xD915    BLS	L___Lib_TFT__TFT_Write_Char_E975
; ptr end address is: 16 (R4)
;__Lib_TFT.c, 3420 :: 		
0x1222	0x2101    MOVS	R1, #1
0x1224	0x9107    STR	R1, [SP, #28]
;__Lib_TFT.c, 3421 :: 		
0x1226	0xAC05    ADD	R4, SP, #20
0x1228	0x4622    MOV	R2, R4
0x122A	0x9906    LDR	R1, [SP, #24]
0x122C	0x9804    LDR	R0, [SP, #16]
0x122E	0x4C75    LDR	R4, [PC, #468]
0x1230	0x6824    LDR	R4, [R4, #0]
0x1232	0x47A0    BLX	R4
; ptr start address is: 16 (R4)
0x1234	0x4604    MOV	R4, R0
;__Lib_TFT.c, 3422 :: 		
0x1236	0x9906    LDR	R1, [SP, #24]
0x1238	0x9108    STR	R1, [SP, #32]
;__Lib_TFT.c, 3423 :: 		
0x123A	0x9A05    LDR	R2, [SP, #20]
0x123C	0x9904    LDR	R1, [SP, #16]
0x123E	0x1889    ADDS	R1, R1, R2
0x1240	0x9104    STR	R1, [SP, #16]
;__Lib_TFT.c, 3424 :: 		
0x1242	0x9A05    LDR	R2, [SP, #20]
0x1244	0x9906    LDR	R1, [SP, #24]
0x1246	0x1A89    SUB	R1, R1, R2
0x1248	0x9106    STR	R1, [SP, #24]
; ptr end address is: 16 (R4)
0x124A	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3425 :: 		
0x124C	0xE000    B	L___Lib_TFT__TFT_Write_Char_E701
L___Lib_TFT__TFT_Write_Char_E975:
;__Lib_TFT.c, 3419 :: 		
0x124E	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3425 :: 		
L___Lib_TFT__TFT_Write_Char_E701:
;__Lib_TFT.c, 3426 :: 		
; ptr start address is: 0 (R0)
; ptr end address is: 0 (R0)
0x1250	0xE000    B	L___Lib_TFT__TFT_Write_Char_E700
L___Lib_TFT__TFT_Write_Char_E976:
;__Lib_TFT.c, 3418 :: 		
0x1252	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3426 :: 		
L___Lib_TFT__TFT_Write_Char_E700:
;__Lib_TFT.c, 3427 :: 		
; ptr start address is: 0 (R0)
0x1254	0x7801    LDRB	R1, [R0, #0]
0x1256	0xF88D1026  STRB	R1, [SP, #38]
0x125A	0x1C40    ADDS	R0, R0, #1
;__Lib_TFT.c, 3428 :: 		
0x125C	0x2101    MOVS	R1, #1
0x125E	0xF88D100C  STRB	R1, [SP, #12]
; ptr end address is: 0 (R0)
;__Lib_TFT.c, 3429 :: 		
0x1262	0xE000    B	L___Lib_TFT__TFT_Write_Char_E699
L___Lib_TFT__TFT_Write_Char_E977:
;__Lib_TFT.c, 3416 :: 		
0x1264	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3429 :: 		
L___Lib_TFT__TFT_Write_Char_E699:
;__Lib_TFT.c, 3431 :: 		
; ptr start address is: 0 (R0)
0x1266	0xF89D200C  LDRB	R2, [SP, #12]
0x126A	0xF89D1026  LDRB	R1, [SP, #38]
0x126E	0x4011    ANDS	R1, R2
0x1270	0xB2C9    UXTB	R1, R1
0x1272	0xB151    CBZ	R1, L___Lib_TFT__TFT_Write_Char_E702
;__Lib_TFT.c, 3432 :: 		
0x1274	0x4967    LDR	R1, [PC, #412]
0x1276	0x8809    LDRH	R1, [R1, #0]
0x1278	0x9001    STR	R0, [SP, #4]
0x127A	0xB28A    UXTH	R2, R1
0x127C	0xF8BD100A  LDRH	R1, [SP, #10]
0x1280	0xF8BD0024  LDRH	R0, [SP, #36]
0x1284	0xF7FFFCBA  BL	_TFT_Dot+0
0x1288	0x9801    LDR	R0, [SP, #4]
;__Lib_TFT.c, 3433 :: 		
L___Lib_TFT__TFT_Write_Char_E702:
;__Lib_TFT.c, 3435 :: 		
0x128A	0xF8BD1024  LDRH	R1, [SP, #36]
0x128E	0x1C49    ADDS	R1, R1, #1
0x1290	0xF8AD1024  STRH	R1, [SP, #36]
;__Lib_TFT.c, 3436 :: 		
0x1294	0xF89D100C  LDRB	R1, [SP, #12]
0x1298	0x0049    LSLS	R1, R1, #1
0x129A	0xF88D100C  STRB	R1, [SP, #12]
;__Lib_TFT.c, 3415 :: 		
0x129E	0xF89D1008  LDRB	R1, [SP, #8]
0x12A2	0x1C49    ADDS	R1, R1, #1
0x12A4	0xF88D1008  STRB	R1, [SP, #8]
;__Lib_TFT.c, 3437 :: 		
0x12A8	0x4604    MOV	R4, R0
; ptr end address is: 0 (R0)
0x12AA	0xE7A6    B	L___Lib_TFT__TFT_Write_Char_E696
L___Lib_TFT__TFT_Write_Char_E697:
;__Lib_TFT.c, 3438 :: 		
; ptr start address is: 16 (R4)
0x12AC	0xF8BD100A  LDRH	R1, [SP, #10]
0x12B0	0x1C49    ADDS	R1, R1, #1
0x12B2	0xF8AD100A  STRH	R1, [SP, #10]
;__Lib_TFT.c, 3412 :: 		
0x12B6	0xF89D1009  LDRB	R1, [SP, #9]
0x12BA	0x1C49    ADDS	R1, R1, #1
0x12BC	0xF88D1009  STRB	R1, [SP, #9]
;__Lib_TFT.c, 3439 :: 		
0x12C0	0x4620    MOV	R0, R4
; ptr end address is: 16 (R4)
0x12C2	0xE788    B	L___Lib_TFT__TFT_Write_Char_E693
L___Lib_TFT__TFT_Write_Char_E694:
;__Lib_TFT.c, 3441 :: 		
0x12C4	0x4950    LDR	R1, [PC, #320]
0x12C6	0x7809    LDRB	R1, [R1, #0]
0x12C8	0xB929    CBNZ	R1, L___Lib_TFT__TFT_Write_Char_E703
;__Lib_TFT.c, 3442 :: 		
0x12CA	0xF8BD1024  LDRH	R1, [SP, #36]
0x12CE	0x1C4A    ADDS	R2, R1, #1
0x12D0	0x494F    LDR	R1, [PC, #316]
0x12D2	0x800A    STRH	R2, [R1, #0]
0x12D4	0xE003    B	L___Lib_TFT__TFT_Write_Char_E704
L___Lib_TFT__TFT_Write_Char_E703:
;__Lib_TFT.c, 3444 :: 		
0x12D6	0xF8BD200A  LDRH	R2, [SP, #10]
0x12DA	0x494C    LDR	R1, [PC, #304]
0x12DC	0x800A    STRH	R2, [R1, #0]
L___Lib_TFT__TFT_Write_Char_E704:
;__Lib_TFT.c, 3445 :: 		
0x12DE	0xE083    B	L___Lib_TFT__TFT_Write_Char_E705
L___Lib_TFT__TFT_Write_Char_E692:
;__Lib_TFT.c, 3446 :: 		
; ptr start address is: 16 (R4)
0x12E0	0x494B    LDR	R1, [PC, #300]
0x12E2	0x8809    LDRH	R1, [R1, #0]
0x12E4	0xF8AD100A  STRH	R1, [SP, #10]
;__Lib_TFT.c, 3447 :: 		
0x12E8	0x2100    MOVS	R1, #0
0x12EA	0xF88D1009  STRB	R1, [SP, #9]
; ptr end address is: 16 (R4)
0x12EE	0x4620    MOV	R0, R4
L___Lib_TFT__TFT_Write_Char_E706:
; ptr start address is: 0 (R0)
0x12F0	0x4943    LDR	R1, [PC, #268]
0x12F2	0x880A    LDRH	R2, [R1, #0]
0x12F4	0xF89D1009  LDRB	R1, [SP, #9]
0x12F8	0x4291    CMP	R1, R2
0x12FA	0xF0808070  BCS	L___Lib_TFT__TFT_Write_Char_E707
;__Lib_TFT.c, 3448 :: 		
0x12FE	0x4943    LDR	R1, [PC, #268]
0x1300	0x8809    LDRH	R1, [R1, #0]
0x1302	0xF8AD1024  STRH	R1, [SP, #36]
;__Lib_TFT.c, 3449 :: 		
0x1306	0x2100    MOVS	R1, #0
0x1308	0xF88D100C  STRB	R1, [SP, #12]
;__Lib_TFT.c, 3450 :: 		
0x130C	0x2100    MOVS	R1, #0
0x130E	0xF88D1008  STRB	R1, [SP, #8]
; ptr end address is: 0 (R0)
0x1312	0x4604    MOV	R4, R0
L___Lib_TFT__TFT_Write_Char_E709:
; ptr start address is: 16 (R4)
0x1314	0xF89D2027  LDRB	R2, [SP, #39]
0x1318	0xF89D1008  LDRB	R1, [SP, #8]
0x131C	0x4291    CMP	R1, R2
0x131E	0xD252    BCS	L___Lib_TFT__TFT_Write_Char_E710
;__Lib_TFT.c, 3451 :: 		
0x1320	0xF89D100C  LDRB	R1, [SP, #12]
0x1324	0xBB59    CBNZ	R1, L___Lib_TFT__TFT_Write_Char_E980
;__Lib_TFT.c, 3452 :: 		
0x1326	0x9907    LDR	R1, [SP, #28]
0x1328	0x1C49    ADDS	R1, R1, #1
0x132A	0x9107    STR	R1, [SP, #28]
;__Lib_TFT.c, 3453 :: 		
0x132C	0x9A08    LDR	R2, [SP, #32]
0x132E	0x9905    LDR	R1, [SP, #20]
0x1330	0x4291    CMP	R1, R2
0x1332	0xD21B    BCS	L___Lib_TFT__TFT_Write_Char_E979
;__Lib_TFT.c, 3454 :: 		
0x1334	0x9A05    LDR	R2, [SP, #20]
0x1336	0x9907    LDR	R1, [SP, #28]
0x1338	0x4291    CMP	R1, R2
0x133A	0xD915    BLS	L___Lib_TFT__TFT_Write_Char_E978
; ptr end address is: 16 (R4)
;__Lib_TFT.c, 3455 :: 		
0x133C	0x2101    MOVS	R1, #1
0x133E	0x9107    STR	R1, [SP, #28]
;__Lib_TFT.c, 3456 :: 		
0x1340	0xAC05    ADD	R4, SP, #20
0x1342	0x4622    MOV	R2, R4
0x1344	0x9906    LDR	R1, [SP, #24]
0x1346	0x9804    LDR	R0, [SP, #16]
0x1348	0x4C2E    LDR	R4, [PC, #184]
0x134A	0x6824    LDR	R4, [R4, #0]
0x134C	0x47A0    BLX	R4
; ptr start address is: 16 (R4)
0x134E	0x4604    MOV	R4, R0
;__Lib_TFT.c, 3457 :: 		
0x1350	0x9906    LDR	R1, [SP, #24]
0x1352	0x9108    STR	R1, [SP, #32]
;__Lib_TFT.c, 3458 :: 		
0x1354	0x9A05    LDR	R2, [SP, #20]
0x1356	0x9904    LDR	R1, [SP, #16]
0x1358	0x1889    ADDS	R1, R1, R2
0x135A	0x9104    STR	R1, [SP, #16]
;__Lib_TFT.c, 3459 :: 		
0x135C	0x9A05    LDR	R2, [SP, #20]
0x135E	0x9906    LDR	R1, [SP, #24]
0x1360	0x1A89    SUB	R1, R1, R2
0x1362	0x9106    STR	R1, [SP, #24]
; ptr end address is: 16 (R4)
0x1364	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3460 :: 		
0x1366	0xE000    B	L___Lib_TFT__TFT_Write_Char_E714
L___Lib_TFT__TFT_Write_Char_E978:
;__Lib_TFT.c, 3454 :: 		
0x1368	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3460 :: 		
L___Lib_TFT__TFT_Write_Char_E714:
;__Lib_TFT.c, 3461 :: 		
; ptr start address is: 0 (R0)
; ptr end address is: 0 (R0)
0x136A	0xE000    B	L___Lib_TFT__TFT_Write_Char_E713
L___Lib_TFT__TFT_Write_Char_E979:
;__Lib_TFT.c, 3453 :: 		
0x136C	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3461 :: 		
L___Lib_TFT__TFT_Write_Char_E713:
;__Lib_TFT.c, 3462 :: 		
; ptr start address is: 0 (R0)
0x136E	0x7801    LDRB	R1, [R0, #0]
0x1370	0xF88D1026  STRB	R1, [SP, #38]
0x1374	0x1C40    ADDS	R0, R0, #1
;__Lib_TFT.c, 3463 :: 		
0x1376	0x2101    MOVS	R1, #1
0x1378	0xF88D100C  STRB	R1, [SP, #12]
; ptr end address is: 0 (R0)
;__Lib_TFT.c, 3464 :: 		
0x137C	0xE000    B	L___Lib_TFT__TFT_Write_Char_E712
L___Lib_TFT__TFT_Write_Char_E980:
;__Lib_TFT.c, 3451 :: 		
0x137E	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3464 :: 		
L___Lib_TFT__TFT_Write_Char_E712:
;__Lib_TFT.c, 3466 :: 		
; ptr start address is: 0 (R0)
0x1380	0xF89D200C  LDRB	R2, [SP, #12]
0x1384	0xF89D1026  LDRB	R1, [SP, #38]
0x1388	0x4011    ANDS	R1, R2
0x138A	0xB2C9    UXTB	R1, R1
0x138C	0xB151    CBZ	R1, L___Lib_TFT__TFT_Write_Char_E715
;__Lib_TFT.c, 3467 :: 		
0x138E	0x4921    LDR	R1, [PC, #132]
0x1390	0x8809    LDRH	R1, [R1, #0]
0x1392	0x9001    STR	R0, [SP, #4]
0x1394	0xB28A    UXTH	R2, R1
0x1396	0xF8BD1024  LDRH	R1, [SP, #36]
0x139A	0xF8BD000A  LDRH	R0, [SP, #10]
0x139E	0xF7FFFC2D  BL	_TFT_Dot+0
0x13A2	0x9801    LDR	R0, [SP, #4]
;__Lib_TFT.c, 3468 :: 		
L___Lib_TFT__TFT_Write_Char_E715:
;__Lib_TFT.c, 3470 :: 		
0x13A4	0xF8BD1024  LDRH	R1, [SP, #36]
0x13A8	0x1E49    SUBS	R1, R1, #1
0x13AA	0xF8AD1024  STRH	R1, [SP, #36]
;__Lib_TFT.c, 3471 :: 		
0x13AE	0xF89D100C  LDRB	R1, [SP, #12]
0x13B2	0x0049    LSLS	R1, R1, #1
0x13B4	0xF88D100C  STRB	R1, [SP, #12]
;__Lib_TFT.c, 3450 :: 		
0x13B8	0xF89D1008  LDRB	R1, [SP, #8]
0x13BC	0x1C49    ADDS	R1, R1, #1
0x13BE	0xF88D1008  STRB	R1, [SP, #8]
;__Lib_TFT.c, 3472 :: 		
0x13C2	0x4604    MOV	R4, R0
; ptr end address is: 0 (R0)
0x13C4	0xE7A6    B	L___Lib_TFT__TFT_Write_Char_E709
L___Lib_TFT__TFT_Write_Char_E710:
;__Lib_TFT.c, 3474 :: 		
; ptr start address is: 16 (R4)
0x13C6	0xF8BD100A  LDRH	R1, [SP, #10]
0x13CA	0x1C49    ADDS	R1, R1, #1
0x13CC	0xF8AD100A  STRH	R1, [SP, #10]
;__Lib_TFT.c, 3447 :: 		
0x13D0	0xF89D1009  LDRB	R1, [SP, #9]
0x13D4	0x1C49    ADDS	R1, R1, #1
0x13D6	0xF88D1009  STRB	R1, [SP, #9]
;__Lib_TFT.c, 3475 :: 		
0x13DA	0x4620    MOV	R0, R4
; ptr end address is: 16 (R4)
0x13DC	0xE788    B	L___Lib_TFT__TFT_Write_Char_E706
L___Lib_TFT__TFT_Write_Char_E707:
;__Lib_TFT.c, 3478 :: 		
0x13DE	0xF8BD1024  LDRH	R1, [SP, #36]
0x13E2	0x1E4A    SUBS	R2, R1, #1
0x13E4	0x4909    LDR	R1, [PC, #36]
0x13E6	0x800A    STRH	R2, [R1, #0]
;__Lib_TFT.c, 3479 :: 		
L___Lib_TFT__TFT_Write_Char_E705:
;__Lib_TFT.c, 3480 :: 		
L_end__TFT_Write_Char_E:
0x13E8	0xF8DDE000  LDR	LR, [SP, #0]
0x13EC	0xB00A    ADD	SP, SP, #40
0x13EE	0x4770    BX	LR
0x13F0	0x02242000  	__Lib_TFT__fontFirstChar+0
0x13F4	0x02262000  	__Lib_TFT__fontLastChar+0
0x13F8	0x023C2000  	__Lib_TFT_activeExtFont+0
0x13FC	0x02402000  	__Lib_TFT_headerBuffer+0
0x1400	0x02282000  	__Lib_TFT__fontHeight+0
0x1404	0x024C2000  	_TFT_Get_Ext_Data_Ptr+0
0x1408	0x021F2000  	__Lib_TFT_FontOrientation+0
0x140C	0x02382000  	__Lib_TFT_y_cord+0
0x1410	0x02362000  	__Lib_TFT_x_cord+0
0x1414	0x022A2000  	__Lib_TFT_FontColor+0
; end of __Lib_TFT__TFT_Write_Char_E
__Lib_TFT__TFT_getHeader:
;__Lib_TFT.c, 3334 :: 		
; count start address is: 4 (R1)
; offset start address is: 0 (R0)
0x0B98	0xB085    SUB	SP, SP, #20
0x0B9A	0xF8CDE000  STR	LR, [SP, #0]
; count end address is: 4 (R1)
; offset end address is: 0 (R0)
; offset start address is: 0 (R0)
; count start address is: 4 (R1)
;__Lib_TFT.c, 3338 :: 		
; ptrH start address is: 20 (R5)
0x0B9E	0x4D15    LDR	R5, [PC, #84]
; offset end address is: 0 (R0)
; ptrH end address is: 20 (R5)
; count end address is: 4 (R1)
0x0BA0	0x4603    MOV	R3, R0
;__Lib_TFT.c, 3339 :: 		
L___Lib_TFT__TFT_getHeader682:
; ptrH start address is: 20 (R5)
; count start address is: 4 (R1)
; offset start address is: 12 (R3)
0x0BA2	0x2900    CMP	R1, #0
0x0BA4	0xD922    BLS	L___Lib_TFT__TFT_getHeader683
;__Lib_TFT.c, 3340 :: 		
0x0BA6	0xAC04    ADD	R4, SP, #16
0x0BA8	0x9301    STR	R3, [SP, #4]
0x0BAA	0xF8AD1008  STRH	R1, [SP, #8]
0x0BAE	0x9503    STR	R5, [SP, #12]
0x0BB0	0x4622    MOV	R2, R4
0x0BB2	0x4618    MOV	R0, R3
0x0BB4	0x4C10    LDR	R4, [PC, #64]
0x0BB6	0x6824    LDR	R4, [R4, #0]
0x0BB8	0x47A0    BLX	R4
0x0BBA	0x9D03    LDR	R5, [SP, #12]
0x0BBC	0xF8BD1008  LDRH	R1, [SP, #8]
0x0BC0	0x9B01    LDR	R3, [SP, #4]
; ptr start address is: 16 (R4)
0x0BC2	0x4604    MOV	R4, R0
;__Lib_TFT.c, 3341 :: 		
; i start address is: 0 (R0)
0x0BC4	0x2000    MOVS	R0, #0
; ptrH end address is: 20 (R5)
; ptr end address is: 16 (R4)
; i end address is: 0 (R0)
; count end address is: 4 (R1)
; offset end address is: 12 (R3)
L___Lib_TFT__TFT_getHeader684:
; i start address is: 0 (R0)
; ptr start address is: 16 (R4)
; offset start address is: 12 (R3)
; count start address is: 4 (R1)
; ptrH start address is: 20 (R5)
0x0BC6	0xF8BD2010  LDRH	R2, [SP, #16]
0x0BCA	0x4290    CMP	R0, R2
0x0BCC	0xD206    BCS	L___Lib_TFT__TFT_getHeader685
;__Lib_TFT.c, 3342 :: 		
0x0BCE	0x7822    LDRB	R2, [R4, #0]
0x0BD0	0x702A    STRB	R2, [R5, #0]
;__Lib_TFT.c, 3343 :: 		
0x0BD2	0x1C6D    ADDS	R5, R5, #1
;__Lib_TFT.c, 3344 :: 		
0x0BD4	0x1C64    ADDS	R4, R4, #1
;__Lib_TFT.c, 3341 :: 		
0x0BD6	0x1C40    ADDS	R0, R0, #1
0x0BD8	0xB280    UXTH	R0, R0
;__Lib_TFT.c, 3345 :: 		
; ptr end address is: 16 (R4)
; i end address is: 0 (R0)
0x0BDA	0xE7F4    B	L___Lib_TFT__TFT_getHeader684
L___Lib_TFT__TFT_getHeader685:
;__Lib_TFT.c, 3346 :: 		
0x0BDC	0xF8BD2010  LDRH	R2, [SP, #16]
0x0BE0	0x1A89    SUB	R1, R1, R2
0x0BE2	0xB289    UXTH	R1, R1
;__Lib_TFT.c, 3347 :: 		
0x0BE4	0xF8BD2010  LDRH	R2, [SP, #16]
0x0BE8	0x189B    ADDS	R3, R3, R2
;__Lib_TFT.c, 3348 :: 		
; ptrH end address is: 20 (R5)
; count end address is: 4 (R1)
; offset end address is: 12 (R3)
0x0BEA	0xE7DA    B	L___Lib_TFT__TFT_getHeader682
L___Lib_TFT__TFT_getHeader683:
;__Lib_TFT.c, 3350 :: 		
L_end__TFT_getHeader:
0x0BEC	0xF8DDE000  LDR	LR, [SP, #0]
0x0BF0	0xB005    ADD	SP, SP, #20
0x0BF2	0x4770    BX	LR
0x0BF4	0x02402000  	__Lib_TFT_headerBuffer+0
0x0BF8	0x024C2000  	_TFT_Get_Ext_Data_Ptr+0
; end of __Lib_TFT__TFT_getHeader
_TFT_Dot:
;__Lib_TFT.c, 553 :: 		
; y start address is: 4 (R1)
; x start address is: 0 (R0)
0x0BFC	0xB082    SUB	SP, SP, #8
0x0BFE	0xF8CDE000  STR	LR, [SP, #0]
0x0C02	0xF8AD2004  STRH	R2, [SP, #4]
0x0C06	0xB20A    SXTH	R2, R1
0x0C08	0xB201    SXTH	R1, R0
; y end address is: 4 (R1)
; x end address is: 0 (R0)
; x start address is: 4 (R1)
; y start address is: 8 (R2)
;__Lib_TFT.c, 555 :: 		
0x0C0A	0x2900    CMP	R1, #0
0x0C0C	0xDB04    BLT	L__TFT_Dot949
0x0C0E	0x4B17    LDR	R3, [PC, #92]
0x0C10	0x881B    LDRH	R3, [R3, #0]
0x0C12	0x4299    CMP	R1, R3
0x0C14	0xD200    BCS	L__TFT_Dot948
0x0C16	0xE000    B	L_TFT_Dot6
; x end address is: 4 (R1)
; y end address is: 8 (R2)
L__TFT_Dot949:
L__TFT_Dot948:
;__Lib_TFT.c, 556 :: 		
0x0C18	0xE024    B	L_end_TFT_Dot
L_TFT_Dot6:
;__Lib_TFT.c, 557 :: 		
; y start address is: 8 (R2)
; x start address is: 4 (R1)
0x0C1A	0x2A00    CMP	R2, #0
0x0C1C	0xDB04    BLT	L__TFT_Dot951
0x0C1E	0x4B14    LDR	R3, [PC, #80]
0x0C20	0x881B    LDRH	R3, [R3, #0]
0x0C22	0x429A    CMP	R2, R3
0x0C24	0xD200    BCS	L__TFT_Dot950
0x0C26	0xE000    B	L_TFT_Dot9
; x end address is: 4 (R1)
; y end address is: 8 (R2)
L__TFT_Dot951:
L__TFT_Dot950:
;__Lib_TFT.c, 558 :: 		
0x0C28	0xE01C    B	L_end_TFT_Dot
L_TFT_Dot9:
;__Lib_TFT.c, 560 :: 		
; y start address is: 8 (R2)
; x start address is: 4 (R1)
0x0C2A	0x2400    MOVS	R4, #0
0x0C2C	0xB264    SXTB	R4, R4
0x0C2E	0x4B11    LDR	R3, [PC, #68]
0x0C30	0x601C    STR	R4, [R3, #0]
;__Lib_TFT.c, 561 :: 		
0x0C32	0xF001FC3B  BL	__Lib_TFT_Is_SSD1963_Set+0
0x0C36	0xB138    CBZ	R0, L_TFT_Dot10
;__Lib_TFT.c, 562 :: 		
0x0C38	0xB293    UXTH	R3, R2
0x0C3A	0xB28A    UXTH	R2, R1
0x0C3C	0xB299    UXTH	R1, R3
; y end address is: 8 (R2)
0x0C3E	0xB290    UXTH	R0, R2
; x end address is: 4 (R1)
0x0C40	0x4C0D    LDR	R4, [PC, #52]
0x0C42	0x6824    LDR	R4, [R4, #0]
0x0C44	0x47A0    BLX	R4
0x0C46	0xE004    B	L_TFT_Dot11
L_TFT_Dot10:
;__Lib_TFT.c, 564 :: 		
; y start address is: 8 (R2)
; x start address is: 4 (R1)
0x0C48	0xB288    UXTH	R0, R1
; y end address is: 8 (R2)
0x0C4A	0xB291    UXTH	R1, R2
; x end address is: 4 (R1)
0x0C4C	0x4C0B    LDR	R4, [PC, #44]
0x0C4E	0x6824    LDR	R4, [R4, #0]
0x0C50	0x47A0    BLX	R4
L_TFT_Dot11:
;__Lib_TFT.c, 565 :: 		
0x0C52	0xF8BD0004  LDRH	R0, [SP, #4]
0x0C56	0x4C0A    LDR	R4, [PC, #40]
0x0C58	0x6824    LDR	R4, [R4, #0]
0x0C5A	0x47A0    BLX	R4
;__Lib_TFT.c, 566 :: 		
0x0C5C	0x2401    MOVS	R4, #1
0x0C5E	0xB264    SXTB	R4, R4
0x0C60	0x4B04    LDR	R3, [PC, #16]
0x0C62	0x601C    STR	R4, [R3, #0]
;__Lib_TFT.c, 567 :: 		
L_end_TFT_Dot:
0x0C64	0xF8DDE000  LDR	LR, [SP, #0]
0x0C68	0xB002    ADD	SP, SP, #8
0x0C6A	0x4770    BX	LR
0x0C6C	0x02102000  	_TFT_DISP_WIDTH+0
0x0C70	0x02122000  	_TFT_DISP_HEIGHT+0
0x0C74	0x82B44242  	TFT_CS+0
0x0C78	0x020C2000  	_TFT_SSD1963_Set_Address_Ptr+0
0x0C7C	0x02142000  	_TFT_Set_Address_Ptr+0
0x0C80	0x02182000  	_TFT_Write_Data_Ptr+0
; end of _TFT_Dot
__Lib_TFT__TFT_Write_Char:
;__Lib_TFT.c, 1158 :: 		
; ch start address is: 0 (R0)
0x14FC	0xB086    SUB	SP, SP, #24
0x14FE	0xF8CDE000  STR	LR, [SP, #0]
0x1502	0xB287    UXTH	R7, R0
; ch end address is: 0 (R0)
; ch start address is: 28 (R7)
;__Lib_TFT.c, 1160 :: 		
;__Lib_TFT.c, 1162 :: 		
; x start address is: 20 (R5)
0x1504	0xF2400500  MOVW	R5, #0
;__Lib_TFT.c, 1163 :: 		
; temp start address is: 24 (R6)
0x1508	0x2600    MOVS	R6, #0
;__Lib_TFT.c, 1169 :: 		
0x150A	0x4972    LDR	R1, [PC, #456]
0x150C	0x7809    LDRB	R1, [R1, #0]
0x150E	0xB949    CBNZ	R1, L___Lib_TFT__TFT_Write_Char162
;__Lib_TFT.c, 1170 :: 		
0x1510	0x4971    LDR	R1, [PC, #452]
0x1512	0x2200    MOVS	R2, #0
0x1514	0x4608    MOV	R0, R1
0x1516	0xF2400100  MOVW	R1, #0
0x151A	0xF000FF91  BL	_TFT_Set_Font+0
;__Lib_TFT.c, 1171 :: 		
0x151E	0x2201    MOVS	R2, #1
0x1520	0x496C    LDR	R1, [PC, #432]
0x1522	0x700A    STRB	R2, [R1, #0]
;__Lib_TFT.c, 1172 :: 		
L___Lib_TFT__TFT_Write_Char162:
;__Lib_TFT.c, 1174 :: 		
0x1524	0x496D    LDR	R1, [PC, #436]
0x1526	0x8809    LDRH	R1, [R1, #0]
0x1528	0x428F    CMP	R7, R1
0x152A	0xD200    BCS	L___Lib_TFT__TFT_Write_Char163
; ch end address is: 28 (R7)
; temp end address is: 24 (R6)
; x end address is: 20 (R5)
;__Lib_TFT.c, 1175 :: 		
0x152C	0xE0CE    B	L_end__TFT_Write_Char
L___Lib_TFT__TFT_Write_Char163:
;__Lib_TFT.c, 1176 :: 		
; x start address is: 20 (R5)
; temp start address is: 24 (R6)
; ch start address is: 28 (R7)
0x152E	0x496C    LDR	R1, [PC, #432]
0x1530	0x8809    LDRH	R1, [R1, #0]
0x1532	0x428F    CMP	R7, R1
0x1534	0xD900    BLS	L___Lib_TFT__TFT_Write_Char164
; ch end address is: 28 (R7)
; temp end address is: 24 (R6)
; x end address is: 20 (R5)
;__Lib_TFT.c, 1177 :: 		
0x1536	0xE0C9    B	L_end__TFT_Write_Char
L___Lib_TFT__TFT_Write_Char164:
;__Lib_TFT.c, 1180 :: 		
; x start address is: 20 (R5)
; temp start address is: 24 (R6)
; ch start address is: 28 (R7)
0x1538	0x4968    LDR	R1, [PC, #416]
0x153A	0x8809    LDRH	R1, [R1, #0]
0x153C	0x1A79    SUB	R1, R7, R1
0x153E	0xB289    UXTH	R1, R1
; ch end address is: 28 (R7)
0x1540	0x008A    LSLS	R2, R1, #2
0x1542	0xB292    UXTH	R2, R2
;__Lib_TFT.c, 1181 :: 		
0x1544	0x4C67    LDR	R4, [PC, #412]
0x1546	0x6821    LDR	R1, [R4, #0]
0x1548	0x3108    ADDS	R1, #8
0x154A	0x188B    ADDS	R3, R1, R2
;__Lib_TFT.c, 1182 :: 		
0x154C	0x7818    LDRB	R0, [R3, #0]
; chWidth start address is: 0 (R0)
;__Lib_TFT.c, 1184 :: 		
0x154E	0x1C59    ADDS	R1, R3, #1
0x1550	0x7809    LDRB	R1, [R1, #0]
0x1552	0xB2CA    UXTB	R2, R1
0x1554	0x1C99    ADDS	R1, R3, #2
0x1556	0x7809    LDRB	R1, [R1, #0]
0x1558	0x0209    LSLS	R1, R1, #8
0x155A	0x1852    ADDS	R2, R2, R1
0x155C	0x1CD9    ADDS	R1, R3, #3
0x155E	0x7809    LDRB	R1, [R1, #0]
0x1560	0x0409    LSLS	R1, R1, #16
0x1562	0x1852    ADDS	R2, R2, R1
;__Lib_TFT.c, 1186 :: 		
0x1564	0x4621    MOV	R1, R4
0x1566	0x6809    LDR	R1, [R1, #0]
0x1568	0x188C    ADDS	R4, R1, R2
; pChBitMap start address is: 16 (R4)
;__Lib_TFT.c, 1188 :: 		
0x156A	0x495F    LDR	R1, [PC, #380]
0x156C	0x7809    LDRB	R1, [R1, #0]
0x156E	0xB121    CBZ	R1, L___Lib_TFT__TFT_Write_Char969
0x1570	0x495D    LDR	R1, [PC, #372]
0x1572	0x7809    LDRB	R1, [R1, #0]
0x1574	0x2902    CMP	R1, #2
0x1576	0xD000    BEQ	L___Lib_TFT__TFT_Write_Char968
0x1578	0xE057    B	L___Lib_TFT__TFT_Write_Char167
L___Lib_TFT__TFT_Write_Char969:
L___Lib_TFT__TFT_Write_Char968:
;__Lib_TFT.c, 1189 :: 		
0x157A	0x495C    LDR	R1, [PC, #368]
; y start address is: 12 (R3)
0x157C	0x880B    LDRH	R3, [R1, #0]
;__Lib_TFT.c, 1190 :: 		
; yCnt start address is: 8 (R2)
0x157E	0x2200    MOVS	R2, #0
; pChBitMap end address is: 16 (R4)
; chWidth end address is: 0 (R0)
; temp end address is: 24 (R6)
; x end address is: 20 (R5)
; y end address is: 12 (R3)
; yCnt end address is: 8 (R2)
0x1580	0x46A0    MOV	R8, R4
0x1582	0xB2AC    UXTH	R4, R5
L___Lib_TFT__TFT_Write_Char168:
; yCnt start address is: 8 (R2)
; y start address is: 12 (R3)
; pChBitMap start address is: 32 (R8)
; chWidth start address is: 0 (R0)
; temp start address is: 24 (R6)
; x start address is: 16 (R4)
0x1584	0x495A    LDR	R1, [PC, #360]
0x1586	0x8809    LDRH	R1, [R1, #0]
0x1588	0x428A    CMP	R2, R1
0x158A	0xD244    BCS	L___Lib_TFT__TFT_Write_Char169
; x end address is: 16 (R4)
;__Lib_TFT.c, 1191 :: 		
0x158C	0x4959    LDR	R1, [PC, #356]
; x start address is: 20 (R5)
0x158E	0x880D    LDRH	R5, [R1, #0]
;__Lib_TFT.c, 1192 :: 		
; mask start address is: 28 (R7)
0x1590	0x2700    MOVS	R7, #0
;__Lib_TFT.c, 1193 :: 		
; xCnt start address is: 16 (R4)
0x1592	0x2400    MOVS	R4, #0
; chWidth end address is: 0 (R0)
; pChBitMap end address is: 32 (R8)
; temp end address is: 24 (R6)
; x end address is: 20 (R5)
; mask end address is: 28 (R7)
; xCnt end address is: 16 (R4)
; y end address is: 12 (R3)
; yCnt end address is: 8 (R2)
L___Lib_TFT__TFT_Write_Char171:
; xCnt start address is: 16 (R4)
; mask start address is: 28 (R7)
; x start address is: 20 (R5)
; temp start address is: 24 (R6)
; chWidth start address is: 0 (R0)
; pChBitMap start address is: 32 (R8)
; y start address is: 12 (R3)
; yCnt start address is: 8 (R2)
0x1594	0x4284    CMP	R4, R0
0x1596	0xD238    BCS	L___Lib_TFT__TFT_Write_Char172
;__Lib_TFT.c, 1194 :: 		
0x1598	0xB92F    CBNZ	R7, L___Lib_TFT__TFT_Write_Char970
; temp end address is: 24 (R6)
; mask end address is: 28 (R7)
;__Lib_TFT.c, 1195 :: 		
0x159A	0xF8986000  LDRB	R6, [R8, #0]
; temp start address is: 24 (R6)
0x159E	0xF1080801  ADD	R8, R8, #1
;__Lib_TFT.c, 1196 :: 		
; mask start address is: 28 (R7)
0x15A2	0x2701    MOVS	R7, #1
; pChBitMap end address is: 32 (R8)
; temp end address is: 24 (R6)
; mask end address is: 28 (R7)
;__Lib_TFT.c, 1197 :: 		
0x15A4	0xE7FF    B	L___Lib_TFT__TFT_Write_Char174
L___Lib_TFT__TFT_Write_Char970:
;__Lib_TFT.c, 1194 :: 		
;__Lib_TFT.c, 1197 :: 		
L___Lib_TFT__TFT_Write_Char174:
;__Lib_TFT.c, 1199 :: 		
; mask start address is: 28 (R7)
; pChBitMap start address is: 32 (R8)
; temp start address is: 24 (R6)
0x15A6	0xEA060107  AND	R1, R6, R7, LSL #0
0x15AA	0xB2C9    UXTB	R1, R1
0x15AC	0xB331    CBZ	R1, L___Lib_TFT__TFT_Write_Char175
;__Lib_TFT.c, 1200 :: 		
0x15AE	0x4952    LDR	R1, [PC, #328]
0x15B0	0x8809    LDRH	R1, [R1, #0]
0x15B2	0xF88D6004  STRB	R6, [SP, #4]
0x15B6	0xF8CD8008  STR	R8, [SP, #8]
0x15BA	0xF88D700C  STRB	R7, [SP, #12]
0x15BE	0xF88D200D  STRB	R2, [SP, #13]
0x15C2	0xF8AD300E  STRH	R3, [SP, #14]
0x15C6	0xF88D0010  STRB	R0, [SP, #16]
0x15CA	0xF8AD5012  STRH	R5, [SP, #18]
0x15CE	0xF88D4014  STRB	R4, [SP, #20]
0x15D2	0xB28A    UXTH	R2, R1
0x15D4	0xB219    SXTH	R1, R3
0x15D6	0xB228    SXTH	R0, R5
0x15D8	0xF7FFFB10  BL	_TFT_Dot+0
0x15DC	0xF89D4014  LDRB	R4, [SP, #20]
0x15E0	0xF8BD5012  LDRH	R5, [SP, #18]
0x15E4	0xF89D0010  LDRB	R0, [SP, #16]
0x15E8	0xF8BD300E  LDRH	R3, [SP, #14]
0x15EC	0xF89D200D  LDRB	R2, [SP, #13]
0x15F0	0xF89D700C  LDRB	R7, [SP, #12]
0x15F4	0xF8DD8008  LDR	R8, [SP, #8]
0x15F8	0xF89D6004  LDRB	R6, [SP, #4]
;__Lib_TFT.c, 1201 :: 		
L___Lib_TFT__TFT_Write_Char175:
;__Lib_TFT.c, 1203 :: 		
0x15FC	0x1C6D    ADDS	R5, R5, #1
0x15FE	0xB2AD    UXTH	R5, R5
;__Lib_TFT.c, 1204 :: 		
0x1600	0x0079    LSLS	R1, R7, #1
0x1602	0xB2CF    UXTB	R7, R1
;__Lib_TFT.c, 1193 :: 		
0x1604	0x1C64    ADDS	R4, R4, #1
0x1606	0xB2E4    UXTB	R4, R4
;__Lib_TFT.c, 1205 :: 		
; mask end address is: 28 (R7)
; xCnt end address is: 16 (R4)
0x1608	0xE7C4    B	L___Lib_TFT__TFT_Write_Char171
L___Lib_TFT__TFT_Write_Char172:
;__Lib_TFT.c, 1206 :: 		
0x160A	0x1C5B    ADDS	R3, R3, #1
0x160C	0xB29B    UXTH	R3, R3
;__Lib_TFT.c, 1190 :: 		
0x160E	0x1C52    ADDS	R2, R2, #1
0x1610	0xB2D2    UXTB	R2, R2
;__Lib_TFT.c, 1207 :: 		
0x1612	0xB2AC    UXTH	R4, R5
; chWidth end address is: 0 (R0)
; pChBitMap end address is: 32 (R8)
; temp end address is: 24 (R6)
; x end address is: 20 (R5)
; yCnt end address is: 8 (R2)
0x1614	0xE7B6    B	L___Lib_TFT__TFT_Write_Char168
L___Lib_TFT__TFT_Write_Char169:
;__Lib_TFT.c, 1209 :: 		
; x start address is: 16 (R4)
0x1616	0x4934    LDR	R1, [PC, #208]
0x1618	0x7809    LDRB	R1, [R1, #0]
0x161A	0xB919    CBNZ	R1, L___Lib_TFT__TFT_Write_Char176
; y end address is: 12 (R3)
;__Lib_TFT.c, 1210 :: 		
0x161C	0x1C62    ADDS	R2, R4, #1
; x end address is: 16 (R4)
0x161E	0x4935    LDR	R1, [PC, #212]
0x1620	0x800A    STRH	R2, [R1, #0]
0x1622	0xE001    B	L___Lib_TFT__TFT_Write_Char177
L___Lib_TFT__TFT_Write_Char176:
;__Lib_TFT.c, 1212 :: 		
; y start address is: 12 (R3)
0x1624	0x4931    LDR	R1, [PC, #196]
0x1626	0x800B    STRH	R3, [R1, #0]
; y end address is: 12 (R3)
L___Lib_TFT__TFT_Write_Char177:
;__Lib_TFT.c, 1213 :: 		
0x1628	0xE050    B	L___Lib_TFT__TFT_Write_Char178
L___Lib_TFT__TFT_Write_Char167:
;__Lib_TFT.c, 1214 :: 		
; x start address is: 20 (R5)
; temp start address is: 24 (R6)
; chWidth start address is: 0 (R0)
; pChBitMap start address is: 16 (R4)
0x162A	0x4932    LDR	R1, [PC, #200]
; y start address is: 12 (R3)
0x162C	0x880B    LDRH	R3, [R1, #0]
;__Lib_TFT.c, 1215 :: 		
; yCnt start address is: 8 (R2)
0x162E	0x2200    MOVS	R2, #0
; pChBitMap end address is: 16 (R4)
; chWidth end address is: 0 (R0)
; temp end address is: 24 (R6)
; x end address is: 20 (R5)
; y end address is: 12 (R3)
; yCnt end address is: 8 (R2)
L___Lib_TFT__TFT_Write_Char179:
; yCnt start address is: 8 (R2)
; y start address is: 12 (R3)
; pChBitMap start address is: 16 (R4)
; chWidth start address is: 0 (R0)
; temp start address is: 24 (R6)
; x start address is: 20 (R5)
0x1630	0x492F    LDR	R1, [PC, #188]
0x1632	0x8809    LDRH	R1, [R1, #0]
0x1634	0x428A    CMP	R2, R1
0x1636	0xD246    BCS	L___Lib_TFT__TFT_Write_Char180
; x end address is: 20 (R5)
;__Lib_TFT.c, 1216 :: 		
0x1638	0x492C    LDR	R1, [PC, #176]
; x start address is: 20 (R5)
0x163A	0x880D    LDRH	R5, [R1, #0]
;__Lib_TFT.c, 1217 :: 		
; mask start address is: 28 (R7)
0x163C	0x2700    MOVS	R7, #0
;__Lib_TFT.c, 1218 :: 		
; xCnt start address is: 4 (R1)
0x163E	0x2100    MOVS	R1, #0
; pChBitMap end address is: 16 (R4)
; xCnt end address is: 4 (R1)
; chWidth end address is: 0 (R0)
; temp end address is: 24 (R6)
; x end address is: 20 (R5)
; mask end address is: 28 (R7)
; y end address is: 12 (R3)
; yCnt end address is: 8 (R2)
0x1640	0x46A0    MOV	R8, R4
0x1642	0xB2CC    UXTB	R4, R1
L___Lib_TFT__TFT_Write_Char182:
; xCnt start address is: 16 (R4)
; mask start address is: 28 (R7)
; x start address is: 20 (R5)
; temp start address is: 24 (R6)
; chWidth start address is: 0 (R0)
; pChBitMap start address is: 32 (R8)
; y start address is: 12 (R3)
; yCnt start address is: 8 (R2)
0x1644	0x4284    CMP	R4, R0
0x1646	0xD238    BCS	L___Lib_TFT__TFT_Write_Char183
;__Lib_TFT.c, 1219 :: 		
0x1648	0xB92F    CBNZ	R7, L___Lib_TFT__TFT_Write_Char971
; temp end address is: 24 (R6)
; mask end address is: 28 (R7)
;__Lib_TFT.c, 1220 :: 		
0x164A	0xF8986000  LDRB	R6, [R8, #0]
; temp start address is: 24 (R6)
0x164E	0xF1080801  ADD	R8, R8, #1
;__Lib_TFT.c, 1221 :: 		
; mask start address is: 28 (R7)
0x1652	0x2701    MOVS	R7, #1
; pChBitMap end address is: 32 (R8)
; temp end address is: 24 (R6)
; mask end address is: 28 (R7)
;__Lib_TFT.c, 1222 :: 		
0x1654	0xE7FF    B	L___Lib_TFT__TFT_Write_Char185
L___Lib_TFT__TFT_Write_Char971:
;__Lib_TFT.c, 1219 :: 		
;__Lib_TFT.c, 1222 :: 		
L___Lib_TFT__TFT_Write_Char185:
;__Lib_TFT.c, 1224 :: 		
; mask start address is: 28 (R7)
; pChBitMap start address is: 32 (R8)
; temp start address is: 24 (R6)
0x1656	0xEA060107  AND	R1, R6, R7, LSL #0
0x165A	0xB2C9    UXTB	R1, R1
0x165C	0xB331    CBZ	R1, L___Lib_TFT__TFT_Write_Char186
;__Lib_TFT.c, 1225 :: 		
0x165E	0x4926    LDR	R1, [PC, #152]
0x1660	0x8809    LDRH	R1, [R1, #0]
0x1662	0xF88D6004  STRB	R6, [SP, #4]
0x1666	0xF8CD8008  STR	R8, [SP, #8]
0x166A	0xF88D700C  STRB	R7, [SP, #12]
0x166E	0xF88D200D  STRB	R2, [SP, #13]
0x1672	0xF8AD300E  STRH	R3, [SP, #14]
0x1676	0xF88D0010  STRB	R0, [SP, #16]
0x167A	0xF8AD5012  STRH	R5, [SP, #18]
0x167E	0xF88D4014  STRB	R4, [SP, #20]
0x1682	0xB28A    UXTH	R2, R1
0x1684	0xB229    SXTH	R1, R5
0x1686	0xB218    SXTH	R0, R3
0x1688	0xF7FFFAB8  BL	_TFT_Dot+0
0x168C	0xF89D4014  LDRB	R4, [SP, #20]
0x1690	0xF8BD5012  LDRH	R5, [SP, #18]
0x1694	0xF89D0010  LDRB	R0, [SP, #16]
0x1698	0xF8BD300E  LDRH	R3, [SP, #14]
0x169C	0xF89D200D  LDRB	R2, [SP, #13]
0x16A0	0xF89D700C  LDRB	R7, [SP, #12]
0x16A4	0xF8DD8008  LDR	R8, [SP, #8]
0x16A8	0xF89D6004  LDRB	R6, [SP, #4]
;__Lib_TFT.c, 1226 :: 		
L___Lib_TFT__TFT_Write_Char186:
;__Lib_TFT.c, 1228 :: 		
0x16AC	0x1E6D    SUBS	R5, R5, #1
0x16AE	0xB2AD    UXTH	R5, R5
;__Lib_TFT.c, 1229 :: 		
0x16B0	0x0079    LSLS	R1, R7, #1
0x16B2	0xB2CF    UXTB	R7, R1
;__Lib_TFT.c, 1218 :: 		
0x16B4	0x1C64    ADDS	R4, R4, #1
0x16B6	0xB2E4    UXTB	R4, R4
;__Lib_TFT.c, 1230 :: 		
; mask end address is: 28 (R7)
; xCnt end address is: 16 (R4)
0x16B8	0xE7C4    B	L___Lib_TFT__TFT_Write_Char182
L___Lib_TFT__TFT_Write_Char183:
;__Lib_TFT.c, 1232 :: 		
0x16BA	0x1C5B    ADDS	R3, R3, #1
0x16BC	0xB29B    UXTH	R3, R3
;__Lib_TFT.c, 1215 :: 		
0x16BE	0x1C52    ADDS	R2, R2, #1
0x16C0	0xB2D2    UXTB	R2, R2
;__Lib_TFT.c, 1233 :: 		
; chWidth end address is: 0 (R0)
; pChBitMap end address is: 32 (R8)
; temp end address is: 24 (R6)
; y end address is: 12 (R3)
; yCnt end address is: 8 (R2)
0x16C2	0x4644    MOV	R4, R8
0x16C4	0xE7B4    B	L___Lib_TFT__TFT_Write_Char179
L___Lib_TFT__TFT_Write_Char180:
;__Lib_TFT.c, 1236 :: 		
0x16C6	0x1E6A    SUBS	R2, R5, #1
; x end address is: 20 (R5)
0x16C8	0x4908    LDR	R1, [PC, #32]
0x16CA	0x800A    STRH	R2, [R1, #0]
;__Lib_TFT.c, 1237 :: 		
L___Lib_TFT__TFT_Write_Char178:
;__Lib_TFT.c, 1238 :: 		
L_end__TFT_Write_Char:
0x16CC	0xF8DDE000  LDR	LR, [SP, #0]
0x16D0	0xB006    ADD	SP, SP, #24
0x16D2	0x4770    BX	LR
0x16D4	0x00472000  	__Lib_TFT_FontInitialized+0
0x16D8	0x66C00000  	_TFT_defaultFont+0
0x16DC	0x02242000  	__Lib_TFT__fontFirstChar+0
0x16E0	0x02262000  	__Lib_TFT__fontLastChar+0
0x16E4	0x02202000  	__Lib_TFT__font+0
0x16E8	0x021F2000  	__Lib_TFT_FontOrientation+0
0x16EC	0x02382000  	__Lib_TFT_y_cord+0
0x16F0	0x02282000  	__Lib_TFT__fontHeight+0
0x16F4	0x02362000  	__Lib_TFT_x_cord+0
0x16F8	0x022A2000  	__Lib_TFT_FontColor+0
; end of __Lib_TFT__TFT_Write_Char
_systemInit:
;pressure_main.c, 35 :: 		void systemInit()
0x4730	0xB081    SUB	SP, SP, #4
0x4732	0xF8CDE000  STR	LR, [SP, #0]
;pressure_main.c, 40 :: 		mikrobus_logInit( _MIKROBUS1, 9600 );
0x4736	0xF2425180  MOVW	R1, #9600
0x473A	0x2000    MOVS	R0, #0
0x473C	0xF7FFFE22  BL	_mikrobus_logInit+0
;pressure_main.c, 41 :: 		mikrobus_logWrite("--- System Init ---", _LOG_LINE);
0x4740	0x4809    LDR	R0, [PC, #36]
0x4742	0x2102    MOVS	R1, #2
0x4744	0xF7FFFE48  BL	_mikrobus_logWrite+0
;pressure_main.c, 42 :: 		Delay_ms( 100 );
0x4748	0xF24727FE  MOVW	R7, #29438
0x474C	0xF2C00755  MOVT	R7, #85
L_systemInit0:
0x4750	0x1E7F    SUBS	R7, R7, #1
0x4752	0xD1FD    BNE	L_systemInit0
0x4754	0xBF00    NOP
0x4756	0xBF00    NOP
0x4758	0xBF00    NOP
0x475A	0xBF00    NOP
0x475C	0xBF00    NOP
;pressure_main.c, 43 :: 		}
L_end_systemInit:
0x475E	0xF8DDE000  LDR	LR, [SP, #0]
0x4762	0xB001    ADD	SP, SP, #4
0x4764	0x4770    BX	LR
0x4766	0xBF00    NOP
0x4768	0x00112000  	?lstr1_pressure_main+0
; end of _systemInit
_mikrobus_logInit:
;fusion_v8_STM32F407ZG.c, 227 :: 		T_mikrobus_ret mikrobus_logInit(T_log_bus port, const uint32_t baud)
; baud start address is: 4 (R1)
; port start address is: 0 (R0)
0x4384	0xB081    SUB	SP, SP, #4
0x4386	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; baud start address is: 4 (R1)
;fusion_v8_STM32F407ZG.c, 229 :: 		switch( port )
0x438A	0xE015    B	L_mikrobus_logInit170
; port end address is: 0 (R0)
;fusion_v8_STM32F407ZG.c, 232 :: 		case _MIKROBUS1 : return _log_init1( baud );
L_mikrobus_logInit172:
0x438C	0x4608    MOV	R0, R1
; baud end address is: 4 (R1)
0x438E	0xF7FEFF85  BL	fusion_v8_STM32F407ZG__log_init1+0
0x4392	0xE01C    B	L_end_mikrobus_logInit
;fusion_v8_STM32F407ZG.c, 235 :: 		case _MIKROBUS2: return _log_init2( baud );
L_mikrobus_logInit173:
; baud start address is: 4 (R1)
0x4394	0x4608    MOV	R0, R1
; baud end address is: 4 (R1)
0x4396	0xF7FFF92B  BL	fusion_v8_STM32F407ZG__log_init2+0
0x439A	0xE018    B	L_end_mikrobus_logInit
;fusion_v8_STM32F407ZG.c, 238 :: 		case _MIKROBUS3: return _log_init3( baud );
L_mikrobus_logInit174:
; baud start address is: 4 (R1)
0x439C	0x4608    MOV	R0, R1
; baud end address is: 4 (R1)
0x439E	0xF7FFFA25  BL	fusion_v8_STM32F407ZG__log_init3+0
0x43A2	0xE014    B	L_end_mikrobus_logInit
;fusion_v8_STM32F407ZG.c, 241 :: 		case _MIKROBUS4: return _log_init4( baud );
L_mikrobus_logInit175:
; baud start address is: 4 (R1)
0x43A4	0x4608    MOV	R0, R1
; baud end address is: 4 (R1)
0x43A6	0xF7FFFA3D  BL	fusion_v8_STM32F407ZG__log_init4+0
0x43AA	0xE010    B	L_end_mikrobus_logInit
;fusion_v8_STM32F407ZG.c, 244 :: 		case _LOG_USBUART : return _log_initUart( baud );
L_mikrobus_logInit176:
; baud start address is: 4 (R1)
0x43AC	0x4608    MOV	R0, R1
; baud end address is: 4 (R1)
0x43AE	0xF7FFFA55  BL	fusion_v8_STM32F407ZG__log_initUart+0
0x43B2	0xE00C    B	L_end_mikrobus_logInit
;fusion_v8_STM32F407ZG.c, 252 :: 		default : return _MIKROBUS_ERR_BUS;
L_mikrobus_logInit177:
0x43B4	0x2001    MOVS	R0, #1
0x43B6	0xE00A    B	L_end_mikrobus_logInit
;fusion_v8_STM32F407ZG.c, 253 :: 		}
L_mikrobus_logInit170:
; baud start address is: 4 (R1)
; port start address is: 0 (R0)
0x43B8	0x2800    CMP	R0, #0
0x43BA	0xD0E7    BEQ	L_mikrobus_logInit172
0x43BC	0x2801    CMP	R0, #1
0x43BE	0xD0E9    BEQ	L_mikrobus_logInit173
0x43C0	0x2802    CMP	R0, #2
0x43C2	0xD0EB    BEQ	L_mikrobus_logInit174
0x43C4	0x2803    CMP	R0, #3
0x43C6	0xD0ED    BEQ	L_mikrobus_logInit175
0x43C8	0x2810    CMP	R0, #16
0x43CA	0xD0EF    BEQ	L_mikrobus_logInit176
; port end address is: 0 (R0)
; baud end address is: 4 (R1)
0x43CC	0xE7F2    B	L_mikrobus_logInit177
;fusion_v8_STM32F407ZG.c, 255 :: 		}
L_end_mikrobus_logInit:
0x43CE	0xF8DDE000  LDR	LR, [SP, #0]
0x43D2	0xB001    ADD	SP, SP, #4
0x43D4	0x4770    BX	LR
; end of _mikrobus_logInit
fusion_v8_STM32F407ZG__log_init1:
;__fuv8_stm32f407zg_log.c, 23 :: 		static T_mikrobus_ret _log_init1(uint32_t baud)
; baud start address is: 0 (R0)
0x329C	0xB081    SUB	SP, SP, #4
0x329E	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__fuv8_stm32f407zg_log.c, 25 :: 		UART6_Init_Advanced(baud, _UART_8_BIT_DATA, _UART_NOPARITY, _UART_ONE_STOPBIT, &_GPIO_MODULE_USART6_PC67);
0x32A2	0x4909    LDR	R1, [PC, #36]
0x32A4	0xB402    PUSH	(R1)
0x32A6	0xF2400300  MOVW	R3, #0
0x32AA	0xF2400200  MOVW	R2, #0
0x32AE	0xF2400100  MOVW	R1, #0
; baud end address is: 0 (R0)
0x32B2	0xF7FFF903  BL	_UART6_Init_Advanced+0
0x32B6	0xB001    ADD	SP, SP, #4
;__fuv8_stm32f407zg_log.c, 26 :: 		logger = UART6_Write;
0x32B8	0x4A04    LDR	R2, [PC, #16]
0x32BA	0x4905    LDR	R1, [PC, #20]
0x32BC	0x600A    STR	R2, [R1, #0]
;__fuv8_stm32f407zg_log.c, 27 :: 		return 0;
0x32BE	0x2000    MOVS	R0, #0
;__fuv8_stm32f407zg_log.c, 28 :: 		}
L_end__log_init1:
0x32C0	0xF8DDE000  LDR	LR, [SP, #0]
0x32C4	0xB001    ADD	SP, SP, #4
0x32C6	0x4770    BX	LR
0x32C8	0x70800000  	__GPIO_MODULE_USART6_PC67+0
0x32CC	0x28810000  	_UART6_Write+0
0x32D0	0x00DC2000  	_logger+0
; end of fusion_v8_STM32F407ZG__log_init1
_UART6_Init_Advanced:
;__Lib_UART_123_45_6.c, 434 :: 		
; stop_bits start address is: 12 (R3)
; parity start address is: 8 (R2)
; data_bits start address is: 4 (R1)
; baud_rate start address is: 0 (R0)
0x24BC	0xB081    SUB	SP, SP, #4
0x24BE	0xF8CDE000  STR	LR, [SP, #0]
; stop_bits end address is: 12 (R3)
; parity end address is: 8 (R2)
; data_bits end address is: 4 (R1)
; baud_rate end address is: 0 (R0)
; baud_rate start address is: 0 (R0)
; data_bits start address is: 4 (R1)
; parity start address is: 8 (R2)
; stop_bits start address is: 12 (R3)
; module start address is: 20 (R5)
0x24C2	0x9D01    LDR	R5, [SP, #4]
;__Lib_UART_123_45_6.c, 436 :: 		
0x24C4	0x462C    MOV	R4, R5
; module end address is: 20 (R5)
0x24C6	0xB410    PUSH	(R4)
; parity end address is: 8 (R2)
0x24C8	0xB408    PUSH	(R3)
0x24CA	0xB293    UXTH	R3, R2
0x24CC	0xB28A    UXTH	R2, R1
; data_bits end address is: 4 (R1)
0x24CE	0x4601    MOV	R1, R0
; baud_rate end address is: 0 (R0)
0x24D0	0x4803    LDR	R0, [PC, #12]
; stop_bits end address is: 12 (R3)
0x24D2	0xF7FFFA7D  BL	__Lib_UART_123_45_6_UARTx_Init_Advanced+0
0x24D6	0xB002    ADD	SP, SP, #8
;__Lib_UART_123_45_6.c, 437 :: 		
L_end_UART6_Init_Advanced:
0x24D8	0xF8DDE000  LDR	LR, [SP, #0]
0x24DC	0xB001    ADD	SP, SP, #4
0x24DE	0x4770    BX	LR
0x24E0	0x14004001  	USART6_SR+0
; end of _UART6_Init_Advanced
__Lib_UART_123_45_6_UARTx_Init_Advanced:
;__Lib_UART_123_45_6.c, 319 :: 		
; parity start address is: 12 (R3)
; baud_rate start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x19D0	0xB08B    SUB	SP, SP, #44
0x19D2	0xF8CDE000  STR	LR, [SP, #0]
0x19D6	0xB29A    UXTH	R2, R3
; parity end address is: 12 (R3)
; baud_rate end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; baud_rate start address is: 4 (R1)
; parity start address is: 8 (R2)
; stop_bits start address is: 12 (R3)
0x19D8	0xF8BD302C  LDRH	R3, [SP, #44]
; module start address is: 24 (R6)
0x19DC	0x9E0C    LDR	R6, [SP, #48]
;__Lib_UART_123_45_6.c, 323 :: 		
0x19DE	0xAC06    ADD	R4, SP, #24
0x19E0	0xF8AD3004  STRH	R3, [SP, #4]
0x19E4	0xF8AD2008  STRH	R2, [SP, #8]
0x19E8	0x9103    STR	R1, [SP, #12]
0x19EA	0x9004    STR	R0, [SP, #16]
0x19EC	0x4620    MOV	R0, R4
0x19EE	0xF7FFFF0D  BL	_RCC_GetClocksFrequency+0
0x19F2	0x9804    LDR	R0, [SP, #16]
0x19F4	0x9903    LDR	R1, [SP, #12]
0x19F6	0xF8BD2008  LDRH	R2, [SP, #8]
0x19FA	0xF8BD3004  LDRH	R3, [SP, #4]
;__Lib_UART_123_45_6.c, 325 :: 		
0x19FE	0x4C71    LDR	R4, [PC, #452]
0x1A00	0x42A0    CMP	R0, R4
0x1A02	0xD112    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced15
;__Lib_UART_123_45_6.c, 326 :: 		
0x1A04	0x2501    MOVS	R5, #1
0x1A06	0xB26D    SXTB	R5, R5
0x1A08	0x4C6F    LDR	R4, [PC, #444]
0x1A0A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 327 :: 		
0x1A0C	0x4D6F    LDR	R5, [PC, #444]
0x1A0E	0x4C70    LDR	R4, [PC, #448]
0x1A10	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 328 :: 		
0x1A12	0x4D70    LDR	R5, [PC, #448]
0x1A14	0x4C70    LDR	R4, [PC, #448]
0x1A16	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 329 :: 		
0x1A18	0x4D70    LDR	R5, [PC, #448]
0x1A1A	0x4C71    LDR	R4, [PC, #452]
0x1A1C	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 330 :: 		
0x1A1E	0x4D71    LDR	R5, [PC, #452]
0x1A20	0x4C71    LDR	R4, [PC, #452]
0x1A22	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 331 :: 		
0x1A24	0x9C09    LDR	R4, [SP, #36]
0x1A26	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 332 :: 		
0x1A28	0xE06C    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced16
L___Lib_UART_123_45_6_UARTx_Init_Advanced15:
;__Lib_UART_123_45_6.c, 333 :: 		
0x1A2A	0x4C70    LDR	R4, [PC, #448]
0x1A2C	0x42A0    CMP	R0, R4
0x1A2E	0xD112    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced17
;__Lib_UART_123_45_6.c, 334 :: 		
0x1A30	0x2501    MOVS	R5, #1
0x1A32	0xB26D    SXTB	R5, R5
0x1A34	0x4C6E    LDR	R4, [PC, #440]
0x1A36	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 335 :: 		
0x1A38	0x4D6E    LDR	R5, [PC, #440]
0x1A3A	0x4C65    LDR	R4, [PC, #404]
0x1A3C	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 336 :: 		
0x1A3E	0x4D6E    LDR	R5, [PC, #440]
0x1A40	0x4C65    LDR	R4, [PC, #404]
0x1A42	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 337 :: 		
0x1A44	0x4D6D    LDR	R5, [PC, #436]
0x1A46	0x4C66    LDR	R4, [PC, #408]
0x1A48	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 338 :: 		
0x1A4A	0x4D6D    LDR	R5, [PC, #436]
0x1A4C	0x4C66    LDR	R4, [PC, #408]
0x1A4E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 339 :: 		
0x1A50	0x9C08    LDR	R4, [SP, #32]
0x1A52	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 340 :: 		
0x1A54	0xE056    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced18
L___Lib_UART_123_45_6_UARTx_Init_Advanced17:
;__Lib_UART_123_45_6.c, 341 :: 		
0x1A56	0x4C6B    LDR	R4, [PC, #428]
0x1A58	0x42A0    CMP	R0, R4
0x1A5A	0xD112    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced19
;__Lib_UART_123_45_6.c, 342 :: 		
0x1A5C	0x2501    MOVS	R5, #1
0x1A5E	0xB26D    SXTB	R5, R5
0x1A60	0x4C69    LDR	R4, [PC, #420]
0x1A62	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 343 :: 		
0x1A64	0x4D69    LDR	R5, [PC, #420]
0x1A66	0x4C5A    LDR	R4, [PC, #360]
0x1A68	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 344 :: 		
0x1A6A	0x4D69    LDR	R5, [PC, #420]
0x1A6C	0x4C5A    LDR	R4, [PC, #360]
0x1A6E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 345 :: 		
0x1A70	0x4D68    LDR	R5, [PC, #416]
0x1A72	0x4C5B    LDR	R4, [PC, #364]
0x1A74	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 346 :: 		
0x1A76	0x4D68    LDR	R5, [PC, #416]
0x1A78	0x4C5B    LDR	R4, [PC, #364]
0x1A7A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 347 :: 		
0x1A7C	0x9C08    LDR	R4, [SP, #32]
0x1A7E	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 348 :: 		
0x1A80	0xE040    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced20
L___Lib_UART_123_45_6_UARTx_Init_Advanced19:
;__Lib_UART_123_45_6.c, 349 :: 		
0x1A82	0x4C66    LDR	R4, [PC, #408]
0x1A84	0x42A0    CMP	R0, R4
0x1A86	0xD112    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced21
;__Lib_UART_123_45_6.c, 350 :: 		
0x1A88	0x2501    MOVS	R5, #1
0x1A8A	0xB26D    SXTB	R5, R5
0x1A8C	0x4C64    LDR	R4, [PC, #400]
0x1A8E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 351 :: 		
0x1A90	0x4D64    LDR	R5, [PC, #400]
0x1A92	0x4C4F    LDR	R4, [PC, #316]
0x1A94	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 352 :: 		
0x1A96	0x4D64    LDR	R5, [PC, #400]
0x1A98	0x4C4F    LDR	R4, [PC, #316]
0x1A9A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 353 :: 		
0x1A9C	0x4D63    LDR	R5, [PC, #396]
0x1A9E	0x4C50    LDR	R4, [PC, #320]
0x1AA0	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 354 :: 		
0x1AA2	0x4D63    LDR	R5, [PC, #396]
0x1AA4	0x4C50    LDR	R4, [PC, #320]
0x1AA6	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 355 :: 		
0x1AA8	0x9C08    LDR	R4, [SP, #32]
0x1AAA	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 356 :: 		
0x1AAC	0xE02A    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced22
L___Lib_UART_123_45_6_UARTx_Init_Advanced21:
;__Lib_UART_123_45_6.c, 357 :: 		
0x1AAE	0x4C61    LDR	R4, [PC, #388]
0x1AB0	0x42A0    CMP	R0, R4
0x1AB2	0xD112    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced23
;__Lib_UART_123_45_6.c, 358 :: 		
0x1AB4	0x2501    MOVS	R5, #1
0x1AB6	0xB26D    SXTB	R5, R5
0x1AB8	0x4C5F    LDR	R4, [PC, #380]
0x1ABA	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 359 :: 		
0x1ABC	0x4D5F    LDR	R5, [PC, #380]
0x1ABE	0x4C44    LDR	R4, [PC, #272]
0x1AC0	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 360 :: 		
0x1AC2	0x4D5F    LDR	R5, [PC, #380]
0x1AC4	0x4C44    LDR	R4, [PC, #272]
0x1AC6	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 361 :: 		
0x1AC8	0x4D5E    LDR	R5, [PC, #376]
0x1ACA	0x4C45    LDR	R4, [PC, #276]
0x1ACC	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 362 :: 		
0x1ACE	0x4D5E    LDR	R5, [PC, #376]
0x1AD0	0x4C45    LDR	R4, [PC, #276]
0x1AD2	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 363 :: 		
0x1AD4	0x9C08    LDR	R4, [SP, #32]
0x1AD6	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 364 :: 		
0x1AD8	0xE014    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced24
L___Lib_UART_123_45_6_UARTx_Init_Advanced23:
;__Lib_UART_123_45_6.c, 365 :: 		
0x1ADA	0x4C5C    LDR	R4, [PC, #368]
0x1ADC	0x42A0    CMP	R0, R4
0x1ADE	0xD111    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced25
;__Lib_UART_123_45_6.c, 366 :: 		
0x1AE0	0x2501    MOVS	R5, #1
0x1AE2	0xB26D    SXTB	R5, R5
0x1AE4	0x4C5A    LDR	R4, [PC, #360]
0x1AE6	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 367 :: 		
0x1AE8	0x4D5A    LDR	R5, [PC, #360]
0x1AEA	0x4C39    LDR	R4, [PC, #228]
0x1AEC	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 368 :: 		
0x1AEE	0x4D5A    LDR	R5, [PC, #360]
0x1AF0	0x4C39    LDR	R4, [PC, #228]
0x1AF2	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 369 :: 		
0x1AF4	0x4D59    LDR	R5, [PC, #356]
0x1AF6	0x4C3A    LDR	R4, [PC, #232]
0x1AF8	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 370 :: 		
0x1AFA	0x4D59    LDR	R5, [PC, #356]
0x1AFC	0x4C3A    LDR	R4, [PC, #232]
0x1AFE	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 371 :: 		
0x1B00	0x9C09    LDR	R4, [SP, #36]
0x1B02	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 372 :: 		
L___Lib_UART_123_45_6_UARTx_Init_Advanced25:
L___Lib_UART_123_45_6_UARTx_Init_Advanced24:
L___Lib_UART_123_45_6_UARTx_Init_Advanced22:
L___Lib_UART_123_45_6_UARTx_Init_Advanced20:
L___Lib_UART_123_45_6_UARTx_Init_Advanced18:
L___Lib_UART_123_45_6_UARTx_Init_Advanced16:
;__Lib_UART_123_45_6.c, 374 :: 		
0x1B04	0xF8AD3004  STRH	R3, [SP, #4]
; module end address is: 24 (R6)
0x1B08	0xF8AD2008  STRH	R2, [SP, #8]
0x1B0C	0x9103    STR	R1, [SP, #12]
0x1B0E	0x9004    STR	R0, [SP, #16]
0x1B10	0x4630    MOV	R0, R6
0x1B12	0xF7FFFE57  BL	_GPIO_Alternate_Function_Enable+0
0x1B16	0x9804    LDR	R0, [SP, #16]
0x1B18	0x9903    LDR	R1, [SP, #12]
0x1B1A	0xF8BD2008  LDRH	R2, [SP, #8]
0x1B1E	0xF8BD3004  LDRH	R3, [SP, #4]
;__Lib_UART_123_45_6.c, 376 :: 		
0x1B22	0xF2000510  ADDW	R5, R0, #16
0x1B26	0x2400    MOVS	R4, #0
0x1B28	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 377 :: 		
0x1B2A	0xF2000510  ADDW	R5, R0, #16
0x1B2E	0x682C    LDR	R4, [R5, #0]
0x1B30	0x431C    ORRS	R4, R3
; stop_bits end address is: 12 (R3)
0x1B32	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 378 :: 		
0x1B34	0xF200050C  ADDW	R5, R0, #12
0x1B38	0x2400    MOVS	R4, #0
0x1B3A	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 380 :: 		
0x1B3C	0xB11A    CBZ	R2, L___Lib_UART_123_45_6_UARTx_Init_Advanced40
;__Lib_UART_123_45_6.c, 381 :: 		
0x1B3E	0xF4426280  ORR	R2, R2, #1024
0x1B42	0xB292    UXTH	R2, R2
; parity end address is: 8 (R2)
;__Lib_UART_123_45_6.c, 382 :: 		
0x1B44	0xE7FF    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced26
L___Lib_UART_123_45_6_UARTx_Init_Advanced40:
;__Lib_UART_123_45_6.c, 380 :: 		
;__Lib_UART_123_45_6.c, 382 :: 		
L___Lib_UART_123_45_6_UARTx_Init_Advanced26:
;__Lib_UART_123_45_6.c, 384 :: 		
; parity start address is: 8 (R2)
0x1B46	0xF200050C  ADDW	R5, R0, #12
0x1B4A	0x682C    LDR	R4, [R5, #0]
0x1B4C	0x4314    ORRS	R4, R2
; parity end address is: 8 (R2)
0x1B4E	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 386 :: 		
0x1B50	0xF200060C  ADDW	R6, R0, #12
0x1B54	0x2501    MOVS	R5, #1
0x1B56	0x6834    LDR	R4, [R6, #0]
0x1B58	0xF365344D  BFI	R4, R5, #13, #1
0x1B5C	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45_6.c, 387 :: 		
0x1B5E	0xF200060C  ADDW	R6, R0, #12
0x1B62	0x2501    MOVS	R5, #1
0x1B64	0x6834    LDR	R4, [R6, #0]
0x1B66	0xF36504C3  BFI	R4, R5, #3, #1
0x1B6A	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45_6.c, 388 :: 		
0x1B6C	0xF200060C  ADDW	R6, R0, #12
0x1B70	0x2501    MOVS	R5, #1
0x1B72	0x6834    LDR	R4, [R6, #0]
0x1B74	0xF3650482  BFI	R4, R5, #2, #1
0x1B78	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45_6.c, 389 :: 		
0x1B7A	0xF2000514  ADDW	R5, R0, #20
0x1B7E	0x2400    MOVS	R4, #0
0x1B80	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 394 :: 		
0x1B82	0x9D05    LDR	R5, [SP, #20]
0x1B84	0x2419    MOVS	R4, #25
0x1B86	0x4365    MULS	R5, R4, R5
0x1B88	0x008C    LSLS	R4, R1, #2
; baud_rate end address is: 4 (R1)
0x1B8A	0xFBB5F7F4  UDIV	R7, R5, R4
;__Lib_UART_123_45_6.c, 395 :: 		
0x1B8E	0x2464    MOVS	R4, #100
0x1B90	0xFBB7F4F4  UDIV	R4, R7, R4
0x1B94	0x0126    LSLS	R6, R4, #4
;__Lib_UART_123_45_6.c, 397 :: 		
0x1B96	0x0935    LSRS	R5, R6, #4
0x1B98	0x2464    MOVS	R4, #100
0x1B9A	0x436C    MULS	R4, R5, R4
0x1B9C	0x1B3C    SUB	R4, R7, R4
;__Lib_UART_123_45_6.c, 398 :: 		
0x1B9E	0x0124    LSLS	R4, R4, #4
0x1BA0	0xF2040532  ADDW	R5, R4, #50
0x1BA4	0x2464    MOVS	R4, #100
0x1BA6	0xFBB5F4F4  UDIV	R4, R5, R4
0x1BAA	0xF004040F  AND	R4, R4, #15
0x1BAE	0xEA460404  ORR	R4, R6, R4, LSL #0
;__Lib_UART_123_45_6.c, 400 :: 		
0x1BB2	0xF2000508  ADDW	R5, R0, #8
; UART_Base end address is: 0 (R0)
0x1BB6	0xB2A4    UXTH	R4, R4
0x1BB8	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 401 :: 		
L_end_UARTx_Init_Advanced:
0x1BBA	0xF8DDE000  LDR	LR, [SP, #0]
0x1BBE	0xB00B    ADD	SP, SP, #44
0x1BC0	0x4770    BX	LR
0x1BC2	0xBF00    NOP
0x1BC4	0x10004001  	USART1_SR+0
0x1BC8	0x08904247  	RCC_APB2ENR+0
0x1BCC	0x1E990000  	_UART1_Write+0
0x1BD0	0x02582000  	_UART_Wr_Ptr+0
0x1BD4	0x0AC10000  	_UART1_Read+0
0x1BD8	0x025C2000  	_UART_Rd_Ptr+0
0x1BDC	0x0AA90000  	_UART1_Data_Ready+0
0x1BE0	0x02602000  	_UART_Rdy_Ptr+0
0x1BE4	0x0A490000  	_UART1_Tx_Idle+0
0x1BE8	0x02642000  	_UART_Tx_Idle_Ptr+0
0x1BEC	0x44004000  	USART2_SR+0
0x1BF0	0x08444247  	RCC_APB1ENR+0
0x1BF4	0x1E7D0000  	_UART2_Write+0
0x1BF8	0x09E90000  	_UART2_Read+0
0x1BFC	0x0A310000  	_UART2_Data_Ready+0
0x1C00	0x0A190000  	_UART2_Tx_Idle+0
0x1C04	0x48004000  	USART3_SR+0
0x1C08	0x08484247  	RCC_APB1ENR+0
0x1C0C	0x28650000  	_UART3_Write+0
0x1C10	0x0A010000  	_UART3_Read+0
0x1C14	0x0AD90000  	_UART3_Data_Ready+0
0x1C18	0x0CFD0000  	_UART3_Tx_Idle+0
0x1C1C	0x4C004000  	UART4_SR+0
0x1C20	0x084C4247  	RCC_APB1ENR+0
0x1C24	0x28490000  	_UART4_Write+0
0x1C28	0x0D150000  	_UART4_Read+0
0x1C2C	0x0CCD0000  	_UART4_Data_Ready+0
0x1C30	0x0CE50000  	_UART4_Tx_Idle+0
0x1C34	0x50004000  	UART5_SR+0
0x1C38	0x08504247  	RCC_APB1ENR+0
0x1C3C	0x282D0000  	_UART5_Write+0
0x1C40	0x0D2D0000  	_UART5_Read+0
0x1C44	0x0D750000  	_UART5_Data_Ready+0
0x1C48	0x0D8D0000  	_UART5_Tx_Idle+0
0x1C4C	0x14004001  	USART6_SR+0
0x1C50	0x08944247  	RCC_APB2ENR+0
0x1C54	0x28810000  	_UART6_Write+0
0x1C58	0x0D450000  	_UART6_Read+0
0x1C5C	0x0D5D0000  	_UART6_Data_Ready+0
0x1C60	0x0B390000  	_UART6_Tx_Idle+0
; end of __Lib_UART_123_45_6_UARTx_Init_Advanced
fusion_v8_STM32F407ZG__log_init2:
;__fuv8_stm32f407zg_log.c, 30 :: 		static T_mikrobus_ret _log_init2(uint32_t baud)
; baud start address is: 0 (R0)
0x35F0	0xB081    SUB	SP, SP, #4
0x35F2	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__fuv8_stm32f407zg_log.c, 32 :: 		UART6_Init_Advanced(baud, _UART_8_BIT_DATA, _UART_NOPARITY, _UART_ONE_STOPBIT, &_GPIO_MODULE_USART6_PC67);
0x35F6	0x4909    LDR	R1, [PC, #36]
0x35F8	0xB402    PUSH	(R1)
0x35FA	0xF2400300  MOVW	R3, #0
0x35FE	0xF2400200  MOVW	R2, #0
0x3602	0xF2400100  MOVW	R1, #0
; baud end address is: 0 (R0)
0x3606	0xF7FEFF59  BL	_UART6_Init_Advanced+0
0x360A	0xB001    ADD	SP, SP, #4
;__fuv8_stm32f407zg_log.c, 33 :: 		logger = UART6_Write;
0x360C	0x4A04    LDR	R2, [PC, #16]
0x360E	0x4905    LDR	R1, [PC, #20]
0x3610	0x600A    STR	R2, [R1, #0]
;__fuv8_stm32f407zg_log.c, 34 :: 		return 0;
0x3612	0x2000    MOVS	R0, #0
;__fuv8_stm32f407zg_log.c, 35 :: 		}
L_end__log_init2:
0x3614	0xF8DDE000  LDR	LR, [SP, #0]
0x3618	0xB001    ADD	SP, SP, #4
0x361A	0x4770    BX	LR
0x361C	0x70800000  	__GPIO_MODULE_USART6_PC67+0
0x3620	0x28810000  	_UART6_Write+0
0x3624	0x00DC2000  	_logger+0
; end of fusion_v8_STM32F407ZG__log_init2
fusion_v8_STM32F407ZG__log_init3:
;__fuv8_stm32f407zg_log.c, 37 :: 		static T_mikrobus_ret _log_init3(uint32_t baud)
; baud start address is: 0 (R0)
0x37EC	0xB081    SUB	SP, SP, #4
0x37EE	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__fuv8_stm32f407zg_log.c, 39 :: 		UART6_Init_Advanced(baud, _UART_8_BIT_DATA, _UART_NOPARITY, _UART_ONE_STOPBIT, &_GPIO_MODULE_USART6_PC67);
0x37F2	0x4909    LDR	R1, [PC, #36]
0x37F4	0xB402    PUSH	(R1)
0x37F6	0xF2400300  MOVW	R3, #0
0x37FA	0xF2400200  MOVW	R2, #0
0x37FE	0xF2400100  MOVW	R1, #0
; baud end address is: 0 (R0)
0x3802	0xF7FEFE5B  BL	_UART6_Init_Advanced+0
0x3806	0xB001    ADD	SP, SP, #4
;__fuv8_stm32f407zg_log.c, 40 :: 		logger = UART6_Write;
0x3808	0x4A04    LDR	R2, [PC, #16]
0x380A	0x4905    LDR	R1, [PC, #20]
0x380C	0x600A    STR	R2, [R1, #0]
;__fuv8_stm32f407zg_log.c, 41 :: 		return 0;
0x380E	0x2000    MOVS	R0, #0
;__fuv8_stm32f407zg_log.c, 42 :: 		}
L_end__log_init3:
0x3810	0xF8DDE000  LDR	LR, [SP, #0]
0x3814	0xB001    ADD	SP, SP, #4
0x3816	0x4770    BX	LR
0x3818	0x70800000  	__GPIO_MODULE_USART6_PC67+0
0x381C	0x28810000  	_UART6_Write+0
0x3820	0x00DC2000  	_logger+0
; end of fusion_v8_STM32F407ZG__log_init3
fusion_v8_STM32F407ZG__log_init4:
;__fuv8_stm32f407zg_log.c, 44 :: 		static T_mikrobus_ret _log_init4(uint32_t baud)
; baud start address is: 0 (R0)
0x3824	0xB081    SUB	SP, SP, #4
0x3826	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__fuv8_stm32f407zg_log.c, 46 :: 		UART6_Init_Advanced(baud, _UART_8_BIT_DATA, _UART_NOPARITY, _UART_ONE_STOPBIT, &_GPIO_MODULE_USART6_PC67);
0x382A	0x4909    LDR	R1, [PC, #36]
0x382C	0xB402    PUSH	(R1)
0x382E	0xF2400300  MOVW	R3, #0
0x3832	0xF2400200  MOVW	R2, #0
0x3836	0xF2400100  MOVW	R1, #0
; baud end address is: 0 (R0)
0x383A	0xF7FEFE3F  BL	_UART6_Init_Advanced+0
0x383E	0xB001    ADD	SP, SP, #4
;__fuv8_stm32f407zg_log.c, 47 :: 		logger = UART6_Write;
0x3840	0x4A04    LDR	R2, [PC, #16]
0x3842	0x4905    LDR	R1, [PC, #20]
0x3844	0x600A    STR	R2, [R1, #0]
;__fuv8_stm32f407zg_log.c, 48 :: 		return 0;
0x3846	0x2000    MOVS	R0, #0
;__fuv8_stm32f407zg_log.c, 49 :: 		}
L_end__log_init4:
0x3848	0xF8DDE000  LDR	LR, [SP, #0]
0x384C	0xB001    ADD	SP, SP, #4
0x384E	0x4770    BX	LR
0x3850	0x70800000  	__GPIO_MODULE_USART6_PC67+0
0x3854	0x28810000  	_UART6_Write+0
0x3858	0x00DC2000  	_logger+0
; end of fusion_v8_STM32F407ZG__log_init4
fusion_v8_STM32F407ZG__log_initUart:
;__fuv8_stm32f407zg_log.c, 52 :: 		static T_mikrobus_ret _log_initUart(uint32_t baud)
; baud start address is: 0 (R0)
0x385C	0xB081    SUB	SP, SP, #4
0x385E	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__fuv8_stm32f407zg_log.c, 54 :: 		UART6_Init_Advanced(baud, _UART_8_BIT_DATA, _UART_NOPARITY, _UART_ONE_STOPBIT, &_GPIO_MODULE_USART6_PC67);
0x3862	0x4909    LDR	R1, [PC, #36]
0x3864	0xB402    PUSH	(R1)
0x3866	0xF2400300  MOVW	R3, #0
0x386A	0xF2400200  MOVW	R2, #0
0x386E	0xF2400100  MOVW	R1, #0
; baud end address is: 0 (R0)
0x3872	0xF7FEFE23  BL	_UART6_Init_Advanced+0
0x3876	0xB001    ADD	SP, SP, #4
;__fuv8_stm32f407zg_log.c, 55 :: 		logger = UART6_Write;
0x3878	0x4A04    LDR	R2, [PC, #16]
0x387A	0x4905    LDR	R1, [PC, #20]
0x387C	0x600A    STR	R2, [R1, #0]
;__fuv8_stm32f407zg_log.c, 56 :: 		return 0;
0x387E	0x2000    MOVS	R0, #0
;__fuv8_stm32f407zg_log.c, 57 :: 		}
L_end__log_initUart:
0x3880	0xF8DDE000  LDR	LR, [SP, #0]
0x3884	0xB001    ADD	SP, SP, #4
0x3886	0x4770    BX	LR
0x3888	0x70800000  	__GPIO_MODULE_USART6_PC67+0
0x388C	0x28810000  	_UART6_Write+0
0x3890	0x00DC2000  	_logger+0
; end of fusion_v8_STM32F407ZG__log_initUart
_mikrobus_logWrite:
;fusion_v8_STM32F407ZG.c, 257 :: 		T_mikrobus_ret mikrobus_logWrite(uint8_t* data_, T_log_format format)
; format start address is: 4 (R1)
; data_ start address is: 0 (R0)
0x43D8	0xB083    SUB	SP, SP, #12
0x43DA	0xF8CDE000  STR	LR, [SP, #0]
0x43DE	0x4602    MOV	R2, R0
; format end address is: 4 (R1)
; data_ end address is: 0 (R0)
; data_ start address is: 8 (R2)
; format start address is: 4 (R1)
;fusion_v8_STM32F407ZG.c, 259 :: 		uint8_t *ptr = data_;
; ptr start address is: 0 (R0)
0x43E0	0x4610    MOV	R0, R2
; data_ end address is: 8 (R2)
;fusion_v8_STM32F407ZG.c, 260 :: 		uint8_t row = 13;
0x43E2	0x220D    MOVS	R2, #13
0x43E4	0xF88D2008  STRB	R2, [SP, #8]
0x43E8	0x220A    MOVS	R2, #10
0x43EA	0xF88D2009  STRB	R2, [SP, #9]
;fusion_v8_STM32F407ZG.c, 261 :: 		uint8_t line = 10;
;fusion_v8_STM32F407ZG.c, 262 :: 		switch( format )
0x43EE	0xE01F    B	L_mikrobus_logWrite178
; format end address is: 4 (R1)
;fusion_v8_STM32F407ZG.c, 264 :: 		case _LOG_BYTE :
L_mikrobus_logWrite180:
;fusion_v8_STM32F407ZG.c, 265 :: 		_log_write( ptr );
; ptr end address is: 0 (R0)
0x43F0	0xF7FFF9EC  BL	fusion_v8_STM32F407ZG__log_write+0
;fusion_v8_STM32F407ZG.c, 266 :: 		break;
0x43F4	0xE023    B	L_mikrobus_logWrite179
;fusion_v8_STM32F407ZG.c, 267 :: 		case _LOG_TEXT :
L_mikrobus_logWrite181:
;fusion_v8_STM32F407ZG.c, 268 :: 		while( *ptr )
; ptr start address is: 0 (R0)
L_mikrobus_logWrite182:
; ptr end address is: 0 (R0)
; ptr start address is: 0 (R0)
0x43F6	0x7802    LDRB	R2, [R0, #0]
0x43F8	0xB12A    CBZ	R2, L_mikrobus_logWrite183
;fusion_v8_STM32F407ZG.c, 270 :: 		_log_write( ptr );
0x43FA	0x9001    STR	R0, [SP, #4]
0x43FC	0xF7FFF9E6  BL	fusion_v8_STM32F407ZG__log_write+0
0x4400	0x9801    LDR	R0, [SP, #4]
;fusion_v8_STM32F407ZG.c, 271 :: 		ptr++;
0x4402	0x1C40    ADDS	R0, R0, #1
;fusion_v8_STM32F407ZG.c, 272 :: 		}
; ptr end address is: 0 (R0)
0x4404	0xE7F7    B	L_mikrobus_logWrite182
L_mikrobus_logWrite183:
;fusion_v8_STM32F407ZG.c, 273 :: 		break;
0x4406	0xE01A    B	L_mikrobus_logWrite179
;fusion_v8_STM32F407ZG.c, 274 :: 		case _LOG_LINE :
L_mikrobus_logWrite184:
;fusion_v8_STM32F407ZG.c, 275 :: 		while( *ptr )
; ptr start address is: 0 (R0)
L_mikrobus_logWrite185:
; ptr end address is: 0 (R0)
; ptr start address is: 0 (R0)
0x4408	0x7802    LDRB	R2, [R0, #0]
0x440A	0xB12A    CBZ	R2, L_mikrobus_logWrite186
;fusion_v8_STM32F407ZG.c, 277 :: 		_log_write( ptr );
0x440C	0x9001    STR	R0, [SP, #4]
0x440E	0xF7FFF9DD  BL	fusion_v8_STM32F407ZG__log_write+0
0x4412	0x9801    LDR	R0, [SP, #4]
;fusion_v8_STM32F407ZG.c, 278 :: 		ptr++;
0x4414	0x1C40    ADDS	R0, R0, #1
;fusion_v8_STM32F407ZG.c, 279 :: 		}
; ptr end address is: 0 (R0)
0x4416	0xE7F7    B	L_mikrobus_logWrite185
L_mikrobus_logWrite186:
;fusion_v8_STM32F407ZG.c, 280 :: 		_log_write( &row );
0x4418	0xAA02    ADD	R2, SP, #8
0x441A	0x4610    MOV	R0, R2
0x441C	0xF7FFF9D6  BL	fusion_v8_STM32F407ZG__log_write+0
;fusion_v8_STM32F407ZG.c, 281 :: 		_log_write( &line );
0x4420	0xF10D0209  ADD	R2, SP, #9
0x4424	0x4610    MOV	R0, R2
0x4426	0xF7FFF9D1  BL	fusion_v8_STM32F407ZG__log_write+0
;fusion_v8_STM32F407ZG.c, 282 :: 		break;
0x442A	0xE008    B	L_mikrobus_logWrite179
;fusion_v8_STM32F407ZG.c, 283 :: 		default :
L_mikrobus_logWrite187:
;fusion_v8_STM32F407ZG.c, 284 :: 		return _MIKROBUS_ERR_LOG;
0x442C	0x2006    MOVS	R0, #6
0x442E	0xE007    B	L_end_mikrobus_logWrite
;fusion_v8_STM32F407ZG.c, 285 :: 		}
L_mikrobus_logWrite178:
; ptr start address is: 0 (R0)
; format start address is: 4 (R1)
0x4430	0x2900    CMP	R1, #0
0x4432	0xD0DD    BEQ	L_mikrobus_logWrite180
0x4434	0x2901    CMP	R1, #1
0x4436	0xD0DE    BEQ	L_mikrobus_logWrite181
0x4438	0x2902    CMP	R1, #2
0x443A	0xD0E5    BEQ	L_mikrobus_logWrite184
; format end address is: 4 (R1)
; ptr end address is: 0 (R0)
0x443C	0xE7F6    B	L_mikrobus_logWrite187
L_mikrobus_logWrite179:
;fusion_v8_STM32F407ZG.c, 286 :: 		return 0;
0x443E	0x2000    MOVS	R0, #0
;fusion_v8_STM32F407ZG.c, 287 :: 		}
L_end_mikrobus_logWrite:
0x4440	0xF8DDE000  LDR	LR, [SP, #0]
0x4444	0xB003    ADD	SP, SP, #12
0x4446	0x4770    BX	LR
; end of _mikrobus_logWrite
fusion_v8_STM32F407ZG__log_write:
;__fuv8_stm32f407zg_log.c, 17 :: 		static T_mikrobus_ret _log_write(uint8_t *data_)
; data_ start address is: 0 (R0)
0x37CC	0xB081    SUB	SP, SP, #4
0x37CE	0xF8CDE000  STR	LR, [SP, #0]
; data_ end address is: 0 (R0)
; data_ start address is: 0 (R0)
;__fuv8_stm32f407zg_log.c, 19 :: 		logger( *data_ );
0x37D2	0x7801    LDRB	R1, [R0, #0]
; data_ end address is: 0 (R0)
0x37D4	0xB2CC    UXTB	R4, R1
0x37D6	0xB2A0    UXTH	R0, R4
0x37D8	0x4C03    LDR	R4, [PC, #12]
0x37DA	0x6824    LDR	R4, [R4, #0]
0x37DC	0x47A0    BLX	R4
;__fuv8_stm32f407zg_log.c, 20 :: 		return 0;
0x37DE	0x2000    MOVS	R0, #0
;__fuv8_stm32f407zg_log.c, 21 :: 		}
L_end__log_write:
0x37E0	0xF8DDE000  LDR	LR, [SP, #0]
0x37E4	0xB001    ADD	SP, SP, #4
0x37E6	0x4770    BX	LR
0x37E8	0x00DC2000  	_logger+0
; end of fusion_v8_STM32F407ZG__log_write
_applicationInit:
;pressure_main.c, 45 :: 		void applicationInit()
0x46F8	0xB081    SUB	SP, SP, #4
0x46FA	0xF8CDE000  STR	LR, [SP, #0]
;pressure_main.c, 50 :: 		InitTimer2();
0x46FE	0xF7FFFEA3  BL	_InitTimer2+0
;pressure_main.c, 51 :: 		ADC1_Init();
0x4702	0xF7FFFECD  BL	_ADC1_Init+0
;pressure_main.c, 52 :: 		ADC_Set_Input_Channel( _ADC_CHANNEL_4);
0x4706	0xF2400010  MOVW	R0, #16
0x470A	0xF7FFFA5F  BL	_ADC_Set_Input_Channel+0
;pressure_main.c, 53 :: 		Delay_ms(200);
0x470E	0xF24E57FE  MOVW	R7, #58878
0x4712	0xF2C007AA  MOVT	R7, #170
0x4716	0xBF00    NOP
0x4718	0xBF00    NOP
L_applicationInit2:
0x471A	0x1E7F    SUBS	R7, R7, #1
0x471C	0xD1FD    BNE	L_applicationInit2
0x471E	0xBF00    NOP
0x4720	0xBF00    NOP
0x4722	0xBF00    NOP
;pressure_main.c, 54 :: 		}
L_end_applicationInit:
0x4724	0xF8DDE000  LDR	LR, [SP, #0]
0x4728	0xB001    ADD	SP, SP, #4
0x472A	0x4770    BX	LR
; end of _applicationInit
_InitTimer2:
;pressure_main.c, 24 :: 		void InitTimer2(){
0x4448	0xB081    SUB	SP, SP, #4
0x444A	0xF8CDE000  STR	LR, [SP, #0]
;pressure_main.c, 25 :: 		RCC_APB1ENR.TIM2EN = 1;
0x444E	0x2101    MOVS	R1, #1
0x4450	0xB249    SXTB	R1, R1
0x4452	0x480E    LDR	R0, [PC, #56]
0x4454	0x6001    STR	R1, [R0, #0]
;pressure_main.c, 26 :: 		TIM2_CR1.CEN = 0;
0x4456	0x2100    MOVS	R1, #0
0x4458	0xB249    SXTB	R1, R1
0x445A	0x480D    LDR	R0, [PC, #52]
0x445C	0x6001    STR	R1, [R0, #0]
;pressure_main.c, 27 :: 		TIM2_PSC = 279;
0x445E	0xF2401117  MOVW	R1, #279
0x4462	0x480C    LDR	R0, [PC, #48]
0x4464	0x6001    STR	R1, [R0, #0]
;pressure_main.c, 28 :: 		TIM2_ARR = 59999;
0x4466	0xF64E215F  MOVW	R1, #59999
0x446A	0x480B    LDR	R0, [PC, #44]
0x446C	0x6001    STR	R1, [R0, #0]
;pressure_main.c, 29 :: 		NVIC_IntEnable(IVT_INT_TIM2);
0x446E	0xF240002C  MOVW	R0, #44
0x4472	0xF7FFF8E5  BL	_NVIC_IntEnable+0
;pressure_main.c, 30 :: 		TIM2_DIER.UIE = 1;
0x4476	0x2101    MOVS	R1, #1
0x4478	0xB249    SXTB	R1, R1
0x447A	0x4808    LDR	R0, [PC, #32]
0x447C	0x6001    STR	R1, [R0, #0]
;pressure_main.c, 31 :: 		TIM2_CR1.CEN = 1;
0x447E	0x4804    LDR	R0, [PC, #16]
0x4480	0x6001    STR	R1, [R0, #0]
;pressure_main.c, 32 :: 		}
L_end_InitTimer2:
0x4482	0xF8DDE000  LDR	LR, [SP, #0]
0x4486	0xB001    ADD	SP, SP, #4
0x4488	0x4770    BX	LR
0x448A	0xBF00    NOP
0x448C	0x08004247  	RCC_APB1ENR+0
0x4490	0x00004200  	TIM2_CR1+0
0x4494	0x00284000  	TIM2_PSC+0
0x4498	0x002C4000  	TIM2_ARR+0
0x449C	0x01804200  	TIM2_DIER+0
; end of _InitTimer2
_NVIC_IntEnable:
;__Lib_System_4XX.c, 172 :: 		
; ivt start address is: 0 (R0)
0x3640	0xB081    SUB	SP, SP, #4
; ivt end address is: 0 (R0)
; ivt start address is: 0 (R0)
;__Lib_System_4XX.c, 184 :: 		
0x3642	0x2804    CMP	R0, #4
0x3644	0xD106    BNE	L_NVIC_IntEnable6
; ivt end address is: 0 (R0)
;__Lib_System_4XX.c, 189 :: 		
0x3646	0x4919    LDR	R1, [PC, #100]
0x3648	0x6809    LDR	R1, [R1, #0]
0x364A	0xF4413280  ORR	R2, R1, #65536
0x364E	0x4917    LDR	R1, [PC, #92]
0x3650	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 190 :: 		
0x3652	0xE028    B	L_NVIC_IntEnable7
L_NVIC_IntEnable6:
;__Lib_System_4XX.c, 191 :: 		
; ivt start address is: 0 (R0)
0x3654	0x2805    CMP	R0, #5
0x3656	0xD106    BNE	L_NVIC_IntEnable8
; ivt end address is: 0 (R0)
;__Lib_System_4XX.c, 196 :: 		
0x3658	0x4914    LDR	R1, [PC, #80]
0x365A	0x6809    LDR	R1, [R1, #0]
0x365C	0xF4413200  ORR	R2, R1, #131072
0x3660	0x4912    LDR	R1, [PC, #72]
0x3662	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 197 :: 		
0x3664	0xE01F    B	L_NVIC_IntEnable9
L_NVIC_IntEnable8:
;__Lib_System_4XX.c, 198 :: 		
; ivt start address is: 0 (R0)
0x3666	0x2806    CMP	R0, #6
0x3668	0xD106    BNE	L_NVIC_IntEnable10
; ivt end address is: 0 (R0)
;__Lib_System_4XX.c, 203 :: 		
0x366A	0x4910    LDR	R1, [PC, #64]
0x366C	0x6809    LDR	R1, [R1, #0]
0x366E	0xF4412280  ORR	R2, R1, #262144
0x3672	0x490E    LDR	R1, [PC, #56]
0x3674	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 204 :: 		
0x3676	0xE016    B	L_NVIC_IntEnable11
L_NVIC_IntEnable10:
;__Lib_System_4XX.c, 205 :: 		
; ivt start address is: 0 (R0)
0x3678	0x280F    CMP	R0, #15
0x367A	0xD106    BNE	L_NVIC_IntEnable12
; ivt end address is: 0 (R0)
;__Lib_System_4XX.c, 210 :: 		
0x367C	0x490C    LDR	R1, [PC, #48]
0x367E	0x6809    LDR	R1, [R1, #0]
0x3680	0xF0410202  ORR	R2, R1, #2
0x3684	0x490A    LDR	R1, [PC, #40]
0x3686	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 211 :: 		
0x3688	0xE00D    B	L_NVIC_IntEnable13
L_NVIC_IntEnable12:
;__Lib_System_4XX.c, 212 :: 		
; ivt start address is: 0 (R0)
0x368A	0x2810    CMP	R0, #16
0x368C	0xD30B    BCC	L_NVIC_IntEnable14
;__Lib_System_4XX.c, 217 :: 		
0x368E	0xF2A00410  SUBW	R4, R0, #16
; ivt end address is: 0 (R0)
0x3692	0x0961    LSRS	R1, R4, #5
0x3694	0x008A    LSLS	R2, R1, #2
0x3696	0x4907    LDR	R1, [PC, #28]
0x3698	0x188B    ADDS	R3, R1, R2
;__Lib_System_4XX.c, 218 :: 		
0x369A	0xF004021F  AND	R2, R4, #31
0x369E	0xF04F0101  MOV	R1, #1
0x36A2	0x4091    LSLS	R1, R2
0x36A4	0x6019    STR	R1, [R3, #0]
;__Lib_System_4XX.c, 219 :: 		
L_NVIC_IntEnable14:
L_NVIC_IntEnable13:
L_NVIC_IntEnable11:
L_NVIC_IntEnable9:
L_NVIC_IntEnable7:
;__Lib_System_4XX.c, 220 :: 		
L_end_NVIC_IntEnable:
0x36A6	0xB001    ADD	SP, SP, #4
0x36A8	0x4770    BX	LR
0x36AA	0xBF00    NOP
0x36AC	0xED24E000  	SCB_SHCRS+0
0x36B0	0xE010E000  	STK_CTRL+0
0x36B4	0xE100E000  	NVIC_ISER0+0
; end of _NVIC_IntEnable
_ADC1_Init:
;__Lib_ADC_123_32F20x_24ch.c, 191 :: 		
0x44A0	0xB081    SUB	SP, SP, #4
0x44A2	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_ADC_123_32F20x_24ch.c, 192 :: 		
0x44A6	0x4907    LDR	R1, [PC, #28]
0x44A8	0x4807    LDR	R0, [PC, #28]
0x44AA	0x6001    STR	R1, [R0, #0]
;__Lib_ADC_123_32F20x_24ch.c, 194 :: 		
0x44AC	0x2101    MOVS	R1, #1
0x44AE	0xB249    SXTB	R1, R1
0x44B0	0x4806    LDR	R0, [PC, #24]
0x44B2	0x6001    STR	R1, [R0, #0]
;__Lib_ADC_123_32F20x_24ch.c, 196 :: 		
0x44B4	0x4806    LDR	R0, [PC, #24]
0x44B6	0xF7FFF8FF  BL	__Lib_ADC_123_32F20x_24ch_ADCx_Init+0
;__Lib_ADC_123_32F20x_24ch.c, 229 :: 		
L_end_ADC1_Init:
0x44BA	0xF8DDE000  LDR	LR, [SP, #0]
0x44BE	0xB001    ADD	SP, SP, #4
0x44C0	0x4770    BX	LR
0x44C2	0xBF00    NOP
0x44C4	0x3F650000  	_ADC1_Get_Sample+0
0x44C8	0x01D02000  	_ADC_Get_Sample_Ptr+0
0x44CC	0x08A04247  	RCC_APB2ENR+0
0x44D0	0x20004001  	ADC1_SR+0
; end of _ADC1_Init
__Lib_ADC_123_32F20x_24ch_ADCx_Init:
;__Lib_ADC_123_32F20x_24ch.c, 96 :: 		
; base start address is: 0 (R0)
0x36B8	0xB086    SUB	SP, SP, #24
0x36BA	0xF8CDE000  STR	LR, [SP, #0]
0x36BE	0x4604    MOV	R4, R0
; base end address is: 0 (R0)
; base start address is: 16 (R4)
;__Lib_ADC_123_32F20x_24ch.c, 104 :: 		
0x36C0	0xA901    ADD	R1, SP, #4
0x36C2	0x4608    MOV	R0, R1
0x36C4	0xF7FEF8A2  BL	_RCC_GetClocksFrequency+0
;__Lib_ADC_123_32F20x_24ch.c, 106 :: 		
0x36C8	0x9A04    LDR	R2, [SP, #16]
0x36CA	0x4939    LDR	R1, [PC, #228]
0x36CC	0x428A    CMP	R2, R1
0x36CE	0xD906    BLS	L___Lib_ADC_123_32F20x_24ch_ADCx_Init16
;__Lib_ADC_123_32F20x_24ch.c, 108 :: 		
0x36D0	0x2201    MOVS	R2, #1
0x36D2	0xB252    SXTB	R2, R2
0x36D4	0x4937    LDR	R1, [PC, #220]
0x36D6	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_123_32F20x_24ch.c, 109 :: 		
0x36D8	0x4937    LDR	R1, [PC, #220]
0x36DA	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_123_32F20x_24ch.c, 110 :: 		
0x36DC	0xE01F    B	L___Lib_ADC_123_32F20x_24ch_ADCx_Init17
L___Lib_ADC_123_32F20x_24ch_ADCx_Init16:
0x36DE	0x9A04    LDR	R2, [SP, #16]
0x36E0	0x4936    LDR	R1, [PC, #216]
0x36E2	0x428A    CMP	R2, R1
0x36E4	0xD908    BLS	L___Lib_ADC_123_32F20x_24ch_ADCx_Init18
;__Lib_ADC_123_32F20x_24ch.c, 112 :: 		
0x36E6	0x2200    MOVS	R2, #0
0x36E8	0xB252    SXTB	R2, R2
0x36EA	0x4932    LDR	R1, [PC, #200]
0x36EC	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_123_32F20x_24ch.c, 113 :: 		
0x36EE	0x2201    MOVS	R2, #1
0x36F0	0xB252    SXTB	R2, R2
0x36F2	0x4931    LDR	R1, [PC, #196]
0x36F4	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_123_32F20x_24ch.c, 114 :: 		
0x36F6	0xE012    B	L___Lib_ADC_123_32F20x_24ch_ADCx_Init19
L___Lib_ADC_123_32F20x_24ch_ADCx_Init18:
0x36F8	0x9A04    LDR	R2, [SP, #16]
0x36FA	0x4931    LDR	R1, [PC, #196]
0x36FC	0x428A    CMP	R2, R1
0x36FE	0xD908    BLS	L___Lib_ADC_123_32F20x_24ch_ADCx_Init20
;__Lib_ADC_123_32F20x_24ch.c, 116 :: 		
0x3700	0x2201    MOVS	R2, #1
0x3702	0xB252    SXTB	R2, R2
0x3704	0x492B    LDR	R1, [PC, #172]
0x3706	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_123_32F20x_24ch.c, 117 :: 		
0x3708	0x2200    MOVS	R2, #0
0x370A	0xB252    SXTB	R2, R2
0x370C	0x492A    LDR	R1, [PC, #168]
0x370E	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_123_32F20x_24ch.c, 118 :: 		
0x3710	0xE005    B	L___Lib_ADC_123_32F20x_24ch_ADCx_Init21
L___Lib_ADC_123_32F20x_24ch_ADCx_Init20:
;__Lib_ADC_123_32F20x_24ch.c, 120 :: 		
0x3712	0x2200    MOVS	R2, #0
0x3714	0xB252    SXTB	R2, R2
0x3716	0x4927    LDR	R1, [PC, #156]
0x3718	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_123_32F20x_24ch.c, 121 :: 		
0x371A	0x4927    LDR	R1, [PC, #156]
0x371C	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_123_32F20x_24ch.c, 122 :: 		
L___Lib_ADC_123_32F20x_24ch_ADCx_Init21:
L___Lib_ADC_123_32F20x_24ch_ADCx_Init19:
L___Lib_ADC_123_32F20x_24ch_ADCx_Init17:
;__Lib_ADC_123_32F20x_24ch.c, 125 :: 		
0x371E	0x1D23    ADDS	R3, R4, #4
0x3720	0x681A    LDR	R2, [R3, #0]
0x3722	0x4928    LDR	R1, [PC, #160]
0x3724	0xEA020101  AND	R1, R2, R1, LSL #0
0x3728	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_24ch.c, 127 :: 		
0x372A	0xF2040308  ADDW	R3, R4, #8
0x372E	0x681A    LDR	R2, [R3, #0]
0x3730	0x4925    LDR	R1, [PC, #148]
0x3732	0xEA020101  AND	R1, R2, R1, LSL #0
0x3736	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_24ch.c, 135 :: 		
0x3738	0x1D23    ADDS	R3, R4, #4
0x373A	0x2200    MOVS	R2, #0
0x373C	0x6819    LDR	R1, [R3, #0]
0x373E	0xF3622108  BFI	R1, R2, #8, #1
0x3742	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_24ch.c, 138 :: 		
0x3744	0xF2040308  ADDW	R3, R4, #8
0x3748	0x2200    MOVS	R2, #0
0x374A	0x6819    LDR	R1, [R3, #0]
0x374C	0xF3620141  BFI	R1, R2, #1, #1
0x3750	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_24ch.c, 140 :: 		
0x3752	0xF2040308  ADDW	R3, R4, #8
0x3756	0x2200    MOVS	R2, #0
0x3758	0x6819    LDR	R1, [R3, #0]
0x375A	0xF36221CB  BFI	R1, R2, #11, #1
0x375E	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_24ch.c, 148 :: 		
0x3760	0xF204032C  ADDW	R3, R4, #44
0x3764	0x2200    MOVS	R2, #0
0x3766	0x6819    LDR	R1, [R3, #0]
0x3768	0xF3625114  BFI	R1, R2, #20, #1
0x376C	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_24ch.c, 149 :: 		
0x376E	0xF204032C  ADDW	R3, R4, #44
0x3772	0x2200    MOVS	R2, #0
0x3774	0x6819    LDR	R1, [R3, #0]
0x3776	0xF3625155  BFI	R1, R2, #21, #1
0x377A	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_24ch.c, 150 :: 		
0x377C	0xF204032C  ADDW	R3, R4, #44
0x3780	0x2200    MOVS	R2, #0
0x3782	0x6819    LDR	R1, [R3, #0]
0x3784	0xF3625196  BFI	R1, R2, #22, #1
0x3788	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_24ch.c, 151 :: 		
0x378A	0xF204032C  ADDW	R3, R4, #44
0x378E	0x2200    MOVS	R2, #0
0x3790	0x6819    LDR	R1, [R3, #0]
0x3792	0xF36251D7  BFI	R1, R2, #23, #1
0x3796	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_24ch.c, 155 :: 		
0x3798	0xF2040308  ADDW	R3, R4, #8
; base end address is: 16 (R4)
0x379C	0x2201    MOVS	R2, #1
0x379E	0x6819    LDR	R1, [R3, #0]
0x37A0	0xF3620100  BFI	R1, R2, #0, #1
0x37A4	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_24ch.c, 166 :: 		
L_end_ADCx_Init:
0x37A6	0xF8DDE000  LDR	LR, [SP, #0]
0x37AA	0xB006    ADD	SP, SP, #24
0x37AC	0x4770    BX	LR
0x37AE	0xBF00    NOP
0x37B0	0x95000ABA  	#180000000
0x37B4	0x60C04224  	ADC_CCR+0
0x37B8	0x60C44224  	ADC_CCR+0
0x37BC	0x0E000727  	#120000000
0x37C0	0x87000393  	#60000000
0x37C4	0xFEFFFFF0  	#-983297
0x37C8	0xF7FDFFF1  	#-919555
; end of __Lib_ADC_123_32F20x_24ch_ADCx_Init
_ADC_Set_Input_Channel:
;__Lib_ADC_123_32F20x_24ch.c, 45 :: 		
; input_mask start address is: 0 (R0)
0x3BCC	0xB081    SUB	SP, SP, #4
0x3BCE	0xF8CDE000  STR	LR, [SP, #0]
0x3BD2	0xFA1FFB80  UXTH	R11, R0
; input_mask end address is: 0 (R0)
; input_mask start address is: 44 (R11)
;__Lib_ADC_123_32F20x_24ch.c, 46 :: 		
0x3BD6	0xF3CB0100  UBFX	R1, R11, #0, #1
0x3BDA	0xB121    CBZ	R1, L_ADC_Set_Input_Channel0
;__Lib_ADC_123_32F20x_24ch.c, 47 :: 		
0x3BDC	0xF2400101  MOVW	R1, #1
0x3BE0	0x4853    LDR	R0, [PC, #332]
0x3BE2	0xF7FFFD21  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel0:
;__Lib_ADC_123_32F20x_24ch.c, 48 :: 		
0x3BE6	0xF3CB0140  UBFX	R1, R11, #1, #1
0x3BEA	0xB121    CBZ	R1, L_ADC_Set_Input_Channel1
;__Lib_ADC_123_32F20x_24ch.c, 49 :: 		
0x3BEC	0xF2400102  MOVW	R1, #2
0x3BF0	0x484F    LDR	R0, [PC, #316]
0x3BF2	0xF7FFFD19  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel1:
;__Lib_ADC_123_32F20x_24ch.c, 50 :: 		
0x3BF6	0xF3CB0180  UBFX	R1, R11, #2, #1
0x3BFA	0xB121    CBZ	R1, L_ADC_Set_Input_Channel2
;__Lib_ADC_123_32F20x_24ch.c, 51 :: 		
0x3BFC	0xF2400104  MOVW	R1, #4
0x3C00	0x484B    LDR	R0, [PC, #300]
0x3C02	0xF7FFFD11  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel2:
;__Lib_ADC_123_32F20x_24ch.c, 52 :: 		
0x3C06	0xF3CB01C0  UBFX	R1, R11, #3, #1
0x3C0A	0xB121    CBZ	R1, L_ADC_Set_Input_Channel3
;__Lib_ADC_123_32F20x_24ch.c, 53 :: 		
0x3C0C	0xF2400108  MOVW	R1, #8
0x3C10	0x4847    LDR	R0, [PC, #284]
0x3C12	0xF7FFFD09  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel3:
;__Lib_ADC_123_32F20x_24ch.c, 54 :: 		
0x3C16	0xF3CB1100  UBFX	R1, R11, #4, #1
0x3C1A	0xB149    CBZ	R1, L_ADC_Set_Input_Channel4
;__Lib_ADC_123_32F20x_24ch.c, 55 :: 		
0x3C1C	0xF2400110  MOVW	R1, #16
0x3C20	0x4843    LDR	R0, [PC, #268]
0x3C22	0xF7FFFD01  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_24ch.c, 56 :: 		
0x3C26	0xF2400140  MOVW	R1, #64
0x3C2A	0x4842    LDR	R0, [PC, #264]
0x3C2C	0xF7FFFCFC  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_24ch.c, 57 :: 		
L_ADC_Set_Input_Channel4:
;__Lib_ADC_123_32F20x_24ch.c, 58 :: 		
0x3C30	0xF3CB1140  UBFX	R1, R11, #5, #1
0x3C34	0xB149    CBZ	R1, L_ADC_Set_Input_Channel5
;__Lib_ADC_123_32F20x_24ch.c, 59 :: 		
0x3C36	0xF2400120  MOVW	R1, #32
0x3C3A	0x483D    LDR	R0, [PC, #244]
0x3C3C	0xF7FFFCF4  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_24ch.c, 60 :: 		
0x3C40	0xF2400180  MOVW	R1, #128
0x3C44	0x483B    LDR	R0, [PC, #236]
0x3C46	0xF7FFFCEF  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_24ch.c, 61 :: 		
L_ADC_Set_Input_Channel5:
;__Lib_ADC_123_32F20x_24ch.c, 62 :: 		
0x3C4A	0xF3CB1180  UBFX	R1, R11, #6, #1
0x3C4E	0xB149    CBZ	R1, L_ADC_Set_Input_Channel6
;__Lib_ADC_123_32F20x_24ch.c, 63 :: 		
0x3C50	0xF2400140  MOVW	R1, #64
0x3C54	0x4836    LDR	R0, [PC, #216]
0x3C56	0xF7FFFCE7  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_24ch.c, 64 :: 		
0x3C5A	0xF2401100  MOVW	R1, #256
0x3C5E	0x4835    LDR	R0, [PC, #212]
0x3C60	0xF7FFFCE2  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_24ch.c, 65 :: 		
L_ADC_Set_Input_Channel6:
;__Lib_ADC_123_32F20x_24ch.c, 66 :: 		
0x3C64	0xF3CB11C0  UBFX	R1, R11, #7, #1
0x3C68	0xB149    CBZ	R1, L_ADC_Set_Input_Channel7
;__Lib_ADC_123_32F20x_24ch.c, 67 :: 		
0x3C6A	0xF2400180  MOVW	R1, #128
0x3C6E	0x4830    LDR	R0, [PC, #192]
0x3C70	0xF7FFFCDA  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_24ch.c, 68 :: 		
0x3C74	0xF2402100  MOVW	R1, #512
0x3C78	0x482E    LDR	R0, [PC, #184]
0x3C7A	0xF7FFFCD5  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_24ch.c, 69 :: 		
L_ADC_Set_Input_Channel7:
;__Lib_ADC_123_32F20x_24ch.c, 70 :: 		
0x3C7E	0xF3CB2100  UBFX	R1, R11, #8, #1
0x3C82	0xB149    CBZ	R1, L_ADC_Set_Input_Channel8
;__Lib_ADC_123_32F20x_24ch.c, 71 :: 		
0x3C84	0xF2400101  MOVW	R1, #1
0x3C88	0x482B    LDR	R0, [PC, #172]
0x3C8A	0xF7FFFCCD  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_24ch.c, 72 :: 		
0x3C8E	0xF2404100  MOVW	R1, #1024
0x3C92	0x4828    LDR	R0, [PC, #160]
0x3C94	0xF7FFFCC8  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_24ch.c, 73 :: 		
L_ADC_Set_Input_Channel8:
;__Lib_ADC_123_32F20x_24ch.c, 74 :: 		
0x3C98	0xF3CB2140  UBFX	R1, R11, #9, #1
0x3C9C	0xB149    CBZ	R1, L_ADC_Set_Input_Channel9
;__Lib_ADC_123_32F20x_24ch.c, 75 :: 		
0x3C9E	0xF2400102  MOVW	R1, #2
0x3CA2	0x4825    LDR	R0, [PC, #148]
0x3CA4	0xF7FFFCC0  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_24ch.c, 76 :: 		
0x3CA8	0xF2400108  MOVW	R1, #8
0x3CAC	0x4821    LDR	R0, [PC, #132]
0x3CAE	0xF7FFFCBB  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_24ch.c, 77 :: 		
L_ADC_Set_Input_Channel9:
;__Lib_ADC_123_32F20x_24ch.c, 78 :: 		
0x3CB2	0xF3CB2180  UBFX	R1, R11, #10, #1
0x3CB6	0xB121    CBZ	R1, L_ADC_Set_Input_Channel10
;__Lib_ADC_123_32F20x_24ch.c, 79 :: 		
0x3CB8	0xF2400101  MOVW	R1, #1
0x3CBC	0x481F    LDR	R0, [PC, #124]
0x3CBE	0xF7FFFCB3  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel10:
;__Lib_ADC_123_32F20x_24ch.c, 80 :: 		
0x3CC2	0xF3CB21C0  UBFX	R1, R11, #11, #1
0x3CC6	0xB121    CBZ	R1, L_ADC_Set_Input_Channel11
;__Lib_ADC_123_32F20x_24ch.c, 81 :: 		
0x3CC8	0xF2400102  MOVW	R1, #2
0x3CCC	0x481B    LDR	R0, [PC, #108]
0x3CCE	0xF7FFFCAB  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel11:
;__Lib_ADC_123_32F20x_24ch.c, 82 :: 		
0x3CD2	0xF3CB3100  UBFX	R1, R11, #12, #1
0x3CD6	0xB121    CBZ	R1, L_ADC_Set_Input_Channel12
;__Lib_ADC_123_32F20x_24ch.c, 83 :: 		
0x3CD8	0xF2400104  MOVW	R1, #4
0x3CDC	0x4817    LDR	R0, [PC, #92]
0x3CDE	0xF7FFFCA3  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel12:
;__Lib_ADC_123_32F20x_24ch.c, 84 :: 		
0x3CE2	0xF3CB3140  UBFX	R1, R11, #13, #1
0x3CE6	0xB121    CBZ	R1, L_ADC_Set_Input_Channel13
;__Lib_ADC_123_32F20x_24ch.c, 85 :: 		
0x3CE8	0xF2400108  MOVW	R1, #8
0x3CEC	0x4813    LDR	R0, [PC, #76]
0x3CEE	0xF7FFFC9B  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel13:
;__Lib_ADC_123_32F20x_24ch.c, 86 :: 		
0x3CF2	0xF3CB3180  UBFX	R1, R11, #14, #1
0x3CF6	0xB149    CBZ	R1, L_ADC_Set_Input_Channel14
;__Lib_ADC_123_32F20x_24ch.c, 87 :: 		
0x3CF8	0xF2400110  MOVW	R1, #16
0x3CFC	0x480F    LDR	R0, [PC, #60]
0x3CFE	0xF7FFFC93  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_24ch.c, 88 :: 		
0x3D02	0xF2400110  MOVW	R1, #16
0x3D06	0x480B    LDR	R0, [PC, #44]
0x3D08	0xF7FFFC8E  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_24ch.c, 89 :: 		
L_ADC_Set_Input_Channel14:
;__Lib_ADC_123_32F20x_24ch.c, 90 :: 		
0x3D0C	0xF3CB31C0  UBFX	R1, R11, #15, #1
; input_mask end address is: 44 (R11)
0x3D10	0xB149    CBZ	R1, L_ADC_Set_Input_Channel15
;__Lib_ADC_123_32F20x_24ch.c, 91 :: 		
0x3D12	0xF2400120  MOVW	R1, #32
0x3D16	0x4809    LDR	R0, [PC, #36]
0x3D18	0xF7FFFC86  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_24ch.c, 92 :: 		
0x3D1C	0xF2400120  MOVW	R1, #32
0x3D20	0x4804    LDR	R0, [PC, #16]
0x3D22	0xF7FFFC81  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_24ch.c, 93 :: 		
L_ADC_Set_Input_Channel15:
;__Lib_ADC_123_32F20x_24ch.c, 94 :: 		
L_end_ADC_Set_Input_Channel:
0x3D26	0xF8DDE000  LDR	LR, [SP, #0]
0x3D2A	0xB001    ADD	SP, SP, #4
0x3D2C	0x4770    BX	LR
0x3D2E	0xBF00    NOP
0x3D30	0x00004002  	GPIOA_BASE+0
0x3D34	0x14004002  	GPIOF_BASE+0
0x3D38	0x04004002  	GPIOB_BASE+0
0x3D3C	0x08004002  	GPIOC_BASE+0
; end of _ADC_Set_Input_Channel
_GPIO_Analog_Input:
;__Lib_GPIO_32F4xx.c, 241 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x3628	0xB081    SUB	SP, SP, #4
0x362A	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 242 :: 		
0x362E	0xF04F0201  MOV	R2, #1
0x3632	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x3634	0xF7FFFA66  BL	_GPIO_Config+0
;__Lib_GPIO_32F4xx.c, 243 :: 		
L_end_GPIO_Analog_Input:
0x3638	0xF8DDE000  LDR	LR, [SP, #0]
0x363C	0xB001    ADD	SP, SP, #4
0x363E	0x4770    BX	LR
; end of _GPIO_Analog_Input
_applicationTask:
;pressure_main.c, 69 :: 		void applicationTask()
0x4640	0xB081    SUB	SP, SP, #4
0x4642	0xF8CDE000  STR	LR, [SP, #0]
;pressure_main.c, 71 :: 		readADC = ADC1_Get_Sample(4);
0x4646	0x2004    MOVS	R0, #4
0x4648	0xF7FFFC8C  BL	_ADC1_Get_Sample+0
0x464C	0xEE000A90  VMOV	S1, R0
0x4650	0xEEF80A60  VCVT.F32.U32	S1, S1
0x4654	0x4820    LDR	R0, [PC, #128]
0x4656	0xED400A00  VSTR.32	S1, [R0, #0]
;pressure_main.c, 72 :: 		press = (float)(readADC*(3.3/4095));
0x465A	0x4820    LDR	R0, [PC, #128]
0x465C	0xEE000A10  VMOV	S0, R0
0x4660	0xEE600A80  VMUL.F32	S1, S1, S0
0x4664	0x481E    LDR	R0, [PC, #120]
0x4666	0xED400A00  VSTR.32	S1, [R0, #0]
;pressure_main.c, 74 :: 		PressureData = (press/3.3)*25.0;
0x466A	0x481E    LDR	R0, [PC, #120]
0x466C	0xEE000A10  VMOV	S0, R0
0x4670	0xEEC00A80  VDIV.F32	S1, S1, S0
0x4674	0xEEB30A09  VMOV.F32	S0, #25
0x4678	0xEE200A80  VMUL.F32	S0, S1, S0
0x467C	0x481A    LDR	R0, [PC, #104]
0x467E	0xED000A00  VSTR.32	S0, [R0, #0]
;pressure_main.c, 76 :: 		FloatToStr(PressureData, demoText);
0x4682	0xEEB00A40  VMOV.F32	S0, S0
0x4686	0x4819    LDR	R0, [PC, #100]
0x4688	0xF7FFFB76  BL	_FloatToStr+0
;pressure_main.c, 77 :: 		bingkai(   PressureData  );
0x468C	0x4816    LDR	R0, [PC, #88]
0x468E	0xED100A00  VLDR.32	S0, [R0, #0]
0x4692	0xEEBC0A40  VCVT.U32.F32	S0, S0
0x4696	0xEE100A10  VMOV	R0, S0
0x469A	0xB280    UXTH	R0, R0
0x469C	0xF7FFFC70  BL	_bingkai+0
;pressure_main.c, 83 :: 		mikrobus_logWrite(" Pressure data : ", _LOG_TEXT);
0x46A0	0x4813    LDR	R0, [PC, #76]
0x46A2	0x2101    MOVS	R1, #1
0x46A4	0xF7FFFE98  BL	_mikrobus_logWrite+0
;pressure_main.c, 84 :: 		mikrobus_logWrite(demoText, _LOG_TEXT);
0x46A8	0x2101    MOVS	R1, #1
0x46AA	0x4810    LDR	R0, [PC, #64]
0x46AC	0xF7FFFE94  BL	_mikrobus_logWrite+0
;pressure_main.c, 85 :: 		mikrobus_logWrite(" mBar", _LOG_LINE);
0x46B0	0x4810    LDR	R0, [PC, #64]
0x46B2	0x2102    MOVS	R1, #2
0x46B4	0xF7FFFE90  BL	_mikrobus_logWrite+0
;pressure_main.c, 86 :: 		Delay_ms( 1000 );
0x46B8	0xF64757FE  MOVW	R7, #32254
0x46BC	0xF2C03756  MOVT	R7, #854
L_applicationTask6:
0x46C0	0x1E7F    SUBS	R7, R7, #1
0x46C2	0xD1FD    BNE	L_applicationTask6
0x46C4	0xBF00    NOP
0x46C6	0xBF00    NOP
0x46C8	0xBF00    NOP
0x46CA	0xBF00    NOP
0x46CC	0xBF00    NOP
;pressure_main.c, 87 :: 		}
L_end_applicationTask:
0x46CE	0xF8DDE000  LDR	LR, [SP, #0]
0x46D2	0xB001    ADD	SP, SP, #4
0x46D4	0x4770    BX	LR
0x46D6	0xBF00    NOP
0x46D8	0x01782000  	_readADC+0
0x46DC	0x40673A53  	#978534503
0x46E0	0x017C2000  	_press+0
0x46E4	0x33334053  	#1079194419
0x46E8	0x01802000  	_PressureData+0
0x46EC	0x01842000  	_demoText+0
0x46F0	0x00252000  	?lstr2_pressure_main+0
0x46F4	0x00372000  	?lstr3_pressure_main+0
; end of _applicationTask
_ADC1_Get_Sample:
;__Lib_ADC_123_32F20x_24ch.c, 181 :: 		
; channel start address is: 0 (R0)
0x3F64	0xB081    SUB	SP, SP, #4
0x3F66	0xF8CDE000  STR	LR, [SP, #0]
; channel end address is: 0 (R0)
; channel start address is: 0 (R0)
;__Lib_ADC_123_32F20x_24ch.c, 182 :: 		
0x3F6A	0xB281    UXTH	R1, R0
; channel end address is: 0 (R0)
0x3F6C	0x4803    LDR	R0, [PC, #12]
0x3F6E	0xF7FFF9B1  BL	__Lib_ADC_123_32F20x_24ch_ADCx_Get_Sample+0
;__Lib_ADC_123_32F20x_24ch.c, 189 :: 		
L_end_ADC1_Get_Sample:
0x3F72	0xF8DDE000  LDR	LR, [SP, #0]
0x3F76	0xB001    ADD	SP, SP, #4
0x3F78	0x4770    BX	LR
0x3F7A	0xBF00    NOP
0x3F7C	0x20004001  	ADC1_SR+0
; end of _ADC1_Get_Sample
__Lib_ADC_123_32F20x_24ch_ADCx_Get_Sample:
;__Lib_ADC_123_32F20x_24ch.c, 168 :: 		
; channel start address is: 4 (R1)
; base start address is: 0 (R0)
0x32D4	0xB081    SUB	SP, SP, #4
0x32D6	0xF8CDE000  STR	LR, [SP, #0]
; channel end address is: 4 (R1)
; base end address is: 0 (R0)
; base start address is: 0 (R0)
; channel start address is: 4 (R1)
;__Lib_ADC_123_32F20x_24ch.c, 169 :: 		
0x32DA	0xF2000434  ADDW	R4, R0, #52
0x32DE	0x090A    LSRS	R2, R1, #4
0x32E0	0xB292    UXTH	R2, R2
0x32E2	0xB293    UXTH	R3, R2
0x32E4	0x6822    LDR	R2, [R4, #0]
0x32E6	0xF3631204  BFI	R2, R3, #4, #1
0x32EA	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_123_32F20x_24ch.c, 170 :: 		
0x32EC	0xF2000434  ADDW	R4, R0, #52
0x32F0	0x08CA    LSRS	R2, R1, #3
0x32F2	0xB292    UXTH	R2, R2
0x32F4	0xB293    UXTH	R3, R2
0x32F6	0x6822    LDR	R2, [R4, #0]
0x32F8	0xF36302C3  BFI	R2, R3, #3, #1
0x32FC	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_123_32F20x_24ch.c, 171 :: 		
0x32FE	0xF2000434  ADDW	R4, R0, #52
0x3302	0x088A    LSRS	R2, R1, #2
0x3304	0xB292    UXTH	R2, R2
0x3306	0xB293    UXTH	R3, R2
0x3308	0x6822    LDR	R2, [R4, #0]
0x330A	0xF3630282  BFI	R2, R3, #2, #1
0x330E	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_123_32F20x_24ch.c, 172 :: 		
0x3310	0xF2000434  ADDW	R4, R0, #52
0x3314	0x084A    LSRS	R2, R1, #1
0x3316	0xB292    UXTH	R2, R2
0x3318	0xB293    UXTH	R3, R2
0x331A	0x6822    LDR	R2, [R4, #0]
0x331C	0xF3630241  BFI	R2, R3, #1, #1
0x3320	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_123_32F20x_24ch.c, 173 :: 		
0x3322	0xF2000434  ADDW	R4, R0, #52
0x3326	0xB28B    UXTH	R3, R1
; channel end address is: 4 (R1)
0x3328	0x6822    LDR	R2, [R4, #0]
0x332A	0xF3630200  BFI	R2, R3, #0, #1
0x332E	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_123_32F20x_24ch.c, 174 :: 		
0x3330	0xF2000408  ADDW	R4, R0, #8
0x3334	0x2301    MOVS	R3, #1
0x3336	0x6822    LDR	R2, [R4, #0]
0x3338	0xF363729E  BFI	R2, R3, #30, #1
0x333C	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_123_32F20x_24ch.c, 175 :: 		
0x333E	0xF7FDFDCB  BL	_Delay_1us+0
; base end address is: 0 (R0)
;__Lib_ADC_123_32F20x_24ch.c, 176 :: 		
L___Lib_ADC_123_32F20x_24ch_ADCx_Get_Sample22:
; base start address is: 0 (R0)
0x3342	0x6803    LDR	R3, [R0, #0]
0x3344	0xF3C30240  UBFX	R2, R3, #1, #1
0x3348	0xB902    CBNZ	R2, L___Lib_ADC_123_32F20x_24ch_ADCx_Get_Sample23
0x334A	0xE7FA    B	L___Lib_ADC_123_32F20x_24ch_ADCx_Get_Sample22
L___Lib_ADC_123_32F20x_24ch_ADCx_Get_Sample23:
;__Lib_ADC_123_32F20x_24ch.c, 177 :: 		
0x334C	0xF200024C  ADDW	R2, R0, #76
; base end address is: 0 (R0)
0x3350	0x6812    LDR	R2, [R2, #0]
0x3352	0xB290    UXTH	R0, R2
;__Lib_ADC_123_32F20x_24ch.c, 178 :: 		
L_end_ADCx_Get_Sample:
0x3354	0xF8DDE000  LDR	LR, [SP, #0]
0x3358	0xB001    ADD	SP, SP, #4
0x335A	0x4770    BX	LR
; end of __Lib_ADC_123_32F20x_24ch_ADCx_Get_Sample
_FloatToStr:
;__Lib_Conversions.c, 631 :: 		
; str start address is: 0 (R0)
0x3D78	0xB083    SUB	SP, SP, #12
0x3D7A	0xF8CDE000  STR	LR, [SP, #0]
; fnum start address is: 0 (S0)
0x3D7E	0x4604    MOV	R4, R0
; str end address is: 0 (R0)
; fnum end address is: 0 (S0)
; fnum start address is: 0 (S0)
; str start address is: 16 (R4)
;__Lib_Conversions.c, 633 :: 		
; bpoint start address is: 0 (R0)
0x3D80	0x2000    MOVS	R0, #0
;__Lib_Conversions.c, 635 :: 		
; dexpon start address is: 12 (R3)
0x3D82	0x2300    MOVS	R3, #0
0x3D84	0xB25B    SXTB	R3, R3
;__Lib_Conversions.c, 638 :: 		
0x3D86	0xED8D0A02  VSTR.32	S0, [SP, #8]
; fnum end address is: 0 (S0)
;__Lib_Conversions.c, 639 :: 		
0x3D8A	0x9902    LDR	R1, [SP, #8]
0x3D8C	0xF1B13FFF  CMP	R1, #-1
0x3D90	0xD105    BNE	L_FloatToStr117
; bpoint end address is: 0 (R0)
; dexpon end address is: 12 (R3)
;__Lib_Conversions.c, 640 :: 		
0x3D92	0x4970    LDR	R1, [PC, #448]
0x3D94	0x4620    MOV	R0, R4
; str end address is: 16 (R4)
0x3D96	0xF7FFFC17  BL	_strcpy+0
;__Lib_Conversions.c, 641 :: 		
0x3D9A	0x2003    MOVS	R0, #3
0x3D9C	0xE0D5    B	L_end_FloatToStr
;__Lib_Conversions.c, 642 :: 		
L_FloatToStr117:
;__Lib_Conversions.c, 643 :: 		
; dexpon start address is: 12 (R3)
; str start address is: 16 (R4)
; i start address is: 20 (R5)
; bpoint start address is: 0 (R0)
0x3D9E	0x2501    MOVS	R5, #1
;__Lib_Conversions.c, 644 :: 		
0x3DA0	0xA902    ADD	R1, SP, #8
0x3DA2	0x1CC9    ADDS	R1, R1, #3
0x3DA4	0x7809    LDRB	R1, [R1, #0]
0x3DA6	0xF0010180  AND	R1, R1, #128
0x3DAA	0xB2C9    UXTB	R1, R1
0x3DAC	0xB169    CBZ	R1, L__FloatToStr429
;__Lib_Conversions.c, 645 :: 		
0x3DAE	0xA902    ADD	R1, SP, #8
0x3DB0	0x1CCA    ADDS	R2, R1, #3
0x3DB2	0x7811    LDRB	R1, [R2, #0]
0x3DB4	0xF0810180  EOR	R1, R1, #128
0x3DB8	0x7011    STRB	R1, [R2, #0]
;__Lib_Conversions.c, 646 :: 		
0x3DBA	0x1C69    ADDS	R1, R5, #1
; i end address is: 20 (R5)
; i start address is: 8 (R2)
0x3DBC	0xB2CA    UXTB	R2, R1
;__Lib_Conversions.c, 647 :: 		
0x3DBE	0x212D    MOVS	R1, #45
0x3DC0	0x7021    STRB	R1, [R4, #0]
0x3DC2	0x1C64    ADDS	R4, R4, #1
; i end address is: 8 (R2)
; str end address is: 16 (R4)
0x3DC4	0xB2D7    UXTB	R7, R2
0x3DC6	0x4626    MOV	R6, R4
;__Lib_Conversions.c, 648 :: 		
0x3DC8	0xE001    B	L_FloatToStr118
L__FloatToStr429:
;__Lib_Conversions.c, 644 :: 		
0x3DCA	0x4626    MOV	R6, R4
0x3DCC	0xB2EF    UXTB	R7, R5
;__Lib_Conversions.c, 648 :: 		
L_FloatToStr118:
;__Lib_Conversions.c, 649 :: 		
; str start address is: 24 (R6)
; i start address is: 28 (R7)
0x3DCE	0x9902    LDR	R1, [SP, #8]
0x3DD0	0xB929    CBNZ	R1, L_FloatToStr119
; bpoint end address is: 0 (R0)
; i end address is: 28 (R7)
; dexpon end address is: 12 (R3)
;__Lib_Conversions.c, 650 :: 		
0x3DD2	0x4961    LDR	R1, [PC, #388]
0x3DD4	0x4630    MOV	R0, R6
; str end address is: 24 (R6)
0x3DD6	0xF7FFFBF7  BL	_strcpy+0
;__Lib_Conversions.c, 651 :: 		
0x3DDA	0x2000    MOVS	R0, #0
0x3DDC	0xE0B5    B	L_end_FloatToStr
;__Lib_Conversions.c, 652 :: 		
L_FloatToStr119:
;__Lib_Conversions.c, 653 :: 		
; dexpon start address is: 12 (R3)
; i start address is: 28 (R7)
; str start address is: 24 (R6)
; bpoint start address is: 0 (R0)
0x3DDE	0x9902    LDR	R1, [SP, #8]
0x3DE0	0xF1B14FFF  CMP	R1, #2139095040
0x3DE4	0xD105    BNE	L_FloatToStr120
; bpoint end address is: 0 (R0)
; dexpon end address is: 12 (R3)
;__Lib_Conversions.c, 654 :: 		
0x3DE6	0x495D    LDR	R1, [PC, #372]
0x3DE8	0x4630    MOV	R0, R6
; str end address is: 24 (R6)
0x3DEA	0xF7FFFBED  BL	_strcpy+0
;__Lib_Conversions.c, 655 :: 		
0x3DEE	0xB2F8    UXTB	R0, R7
; i end address is: 28 (R7)
0x3DF0	0xE0AB    B	L_end_FloatToStr
;__Lib_Conversions.c, 656 :: 		
L_FloatToStr120:
;__Lib_Conversions.c, 664 :: 		
; dexpon start address is: 12 (R3)
; str start address is: 24 (R6)
; bpoint start address is: 0 (R0)
0x3DF2	0xF88D3004  STRB	R3, [SP, #4]
; str end address is: 24 (R6)
; dexpon end address is: 12 (R3)
0x3DF6	0xB2C3    UXTB	R3, R0
0x3DF8	0x4634    MOV	R4, R6
0x3DFA	0xF99D0004  LDRSB	R0, [SP, #4]
L_FloatToStr121:
; bpoint end address is: 0 (R0)
; str start address is: 16 (R4)
; dexpon start address is: 0 (R0)
; bpoint start address is: 12 (R3)
0x3DFE	0xEDDD0A02  VLDR.32	S1, [SP, #8]
0x3E02	0xEEB70A00  VMOV.F32	S0, #1
0x3E06	0xEEF40AC0  VCMPE.F32	S1, S0
0x3E0A	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x3E0E	0xDA0A    BGE	L_FloatToStr122
;__Lib_Conversions.c, 665 :: 		
0x3E10	0xEDDD0A02  VLDR.32	S1, [SP, #8]
0x3E14	0xEEB20A04  VMOV.F32	S0, #10
0x3E18	0xEE200A80  VMUL.F32	S0, S1, S0
0x3E1C	0xED8D0A02  VSTR.32	S0, [SP, #8]
;__Lib_Conversions.c, 666 :: 		
0x3E20	0x1E40    SUBS	R0, R0, #1
0x3E22	0xB240    SXTB	R0, R0
;__Lib_Conversions.c, 667 :: 		
0x3E24	0xE7EB    B	L_FloatToStr121
L_FloatToStr122:
;__Lib_Conversions.c, 672 :: 		
; bpoint end address is: 12 (R3)
; dexpon end address is: 0 (R0)
L_FloatToStr123:
; str end address is: 16 (R4)
; bpoint start address is: 12 (R3)
; dexpon start address is: 0 (R0)
; str start address is: 16 (R4)
0x3E26	0xEDDD0A02  VLDR.32	S1, [SP, #8]
0x3E2A	0xEEB20A04  VMOV.F32	S0, #10
0x3E2E	0xEEF40AC0  VCMPE.F32	S1, S0
0x3E32	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x3E36	0xDB0B    BLT	L_FloatToStr124
;__Lib_Conversions.c, 673 :: 		
0x3E38	0xEDDD0A02  VLDR.32	S1, [SP, #8]
0x3E3C	0x4948    LDR	R1, [PC, #288]
0x3E3E	0xEE001A10  VMOV	S0, R1
0x3E42	0xEE200A80  VMUL.F32	S0, S1, S0
0x3E46	0xED8D0A02  VSTR.32	S0, [SP, #8]
;__Lib_Conversions.c, 674 :: 		
0x3E4A	0x1C40    ADDS	R0, R0, #1
0x3E4C	0xB240    SXTB	R0, R0
;__Lib_Conversions.c, 675 :: 		
0x3E4E	0xE7EA    B	L_FloatToStr123
L_FloatToStr124:
;__Lib_Conversions.c, 680 :: 		
0x3E50	0x9902    LDR	R1, [SP, #8]
0x3E52	0x0049    LSLS	R1, R1, #1
0x3E54	0x9102    STR	R1, [SP, #8]
;__Lib_Conversions.c, 689 :: 		
0x3E56	0xA902    ADD	R1, SP, #8
0x3E58	0x1CC9    ADDS	R1, R1, #3
0x3E5A	0x7809    LDRB	R1, [R1, #0]
0x3E5C	0x397F    SUBS	R1, #127
; d start address is: 20 (R5)
0x3E5E	0xB2CD    UXTB	R5, R1
;__Lib_Conversions.c, 692 :: 		
0x3E60	0xA902    ADD	R1, SP, #8
0x3E62	0x1CCA    ADDS	R2, R1, #3
0x3E64	0x2101    MOVS	R1, #1
0x3E66	0x7011    STRB	R1, [R2, #0]
;__Lib_Conversions.c, 693 :: 		
0x3E68	0x9902    LDR	R1, [SP, #8]
0x3E6A	0x40A9    LSLS	R1, R5
; d end address is: 20 (R5)
0x3E6C	0x9102    STR	R1, [SP, #8]
;__Lib_Conversions.c, 694 :: 		
0x3E6E	0xA902    ADD	R1, SP, #8
0x3E70	0x1CC9    ADDS	R1, R1, #3
0x3E72	0x7809    LDRB	R1, [R1, #0]
0x3E74	0x3130    ADDS	R1, #48
0x3E76	0x7021    STRB	R1, [R4, #0]
0x3E78	0x1C62    ADDS	R2, R4, #1
; str end address is: 16 (R4)
; str start address is: 8 (R2)
;__Lib_Conversions.c, 695 :: 		
0x3E7A	0x2801    CMP	R0, #1
0x3E7C	0xDB03    BLT	L__FloatToStr428
0x3E7E	0x2806    CMP	R0, #6
0x3E80	0xDC01    BGT	L__FloatToStr427
0x3E82	0x4615    MOV	R5, R2
; bpoint end address is: 12 (R3)
0x3E84	0xE003    B	L_FloatToStr127
L__FloatToStr428:
L__FloatToStr427:
;__Lib_Conversions.c, 696 :: 		
0x3E86	0x212E    MOVS	R1, #46
0x3E88	0x7011    STRB	R1, [R2, #0]
0x3E8A	0x1C55    ADDS	R5, R2, #1
; str end address is: 8 (R2)
; str start address is: 20 (R5)
;__Lib_Conversions.c, 697 :: 		
; bpoint start address is: 12 (R3)
0x3E8C	0x2301    MOVS	R3, #1
; str end address is: 20 (R5)
; bpoint end address is: 12 (R3)
;__Lib_Conversions.c, 698 :: 		
L_FloatToStr127:
;__Lib_Conversions.c, 699 :: 		
; bpoint start address is: 12 (R3)
; str start address is: 20 (R5)
; d start address is: 4 (R1)
0x3E8E	0x2106    MOVS	R1, #6
; d end address is: 4 (R1)
; str end address is: 20 (R5)
; bpoint end address is: 12 (R3)
; dexpon end address is: 0 (R0)
0x3E90	0xB244    SXTB	R4, R0
0x3E92	0xB2C8    UXTB	R0, R1
L_FloatToStr128:
; d start address is: 0 (R0)
; str start address is: 20 (R5)
; bpoint start address is: 12 (R3)
; dexpon start address is: 16 (R4)
0x3E94	0xB310    CBZ	R0, L_FloatToStr129
;__Lib_Conversions.c, 700 :: 		
0x3E96	0xA902    ADD	R1, SP, #8
0x3E98	0x1CCA    ADDS	R2, R1, #3
0x3E9A	0x2100    MOVS	R1, #0
0x3E9C	0x7011    STRB	R1, [R2, #0]
;__Lib_Conversions.c, 701 :: 		
0x3E9E	0x9902    LDR	R1, [SP, #8]
0x3EA0	0x008A    LSLS	R2, R1, #2
0x3EA2	0x9902    LDR	R1, [SP, #8]
0x3EA4	0x1889    ADDS	R1, R1, R2
0x3EA6	0x9102    STR	R1, [SP, #8]
;__Lib_Conversions.c, 702 :: 		
0x3EA8	0x9902    LDR	R1, [SP, #8]
0x3EAA	0x0049    LSLS	R1, R1, #1
0x3EAC	0x9102    STR	R1, [SP, #8]
;__Lib_Conversions.c, 703 :: 		
0x3EAE	0xA902    ADD	R1, SP, #8
0x3EB0	0x1CC9    ADDS	R1, R1, #3
0x3EB2	0x7809    LDRB	R1, [R1, #0]
0x3EB4	0x3130    ADDS	R1, #48
0x3EB6	0x7029    STRB	R1, [R5, #0]
0x3EB8	0x1C6D    ADDS	R5, R5, #1
;__Lib_Conversions.c, 704 :: 		
0x3EBA	0xB963    CBNZ	R3, L__FloatToStr431
;__Lib_Conversions.c, 705 :: 		
0x3EBC	0x1E61    SUBS	R1, R4, #1
0x3EBE	0xB249    SXTB	R1, R1
; dexpon end address is: 16 (R4)
; dexpon start address is: 8 (R2)
0x3EC0	0xB24A    SXTB	R2, R1
0x3EC2	0xB921    CBNZ	R1, L__FloatToStr430
; bpoint end address is: 12 (R3)
;__Lib_Conversions.c, 706 :: 		
0x3EC4	0x212E    MOVS	R1, #46
0x3EC6	0x7029    STRB	R1, [R5, #0]
0x3EC8	0x1C6D    ADDS	R5, R5, #1
;__Lib_Conversions.c, 707 :: 		
; bpoint start address is: 4 (R1)
0x3ECA	0x2101    MOVS	R1, #1
; bpoint end address is: 4 (R1)
; str end address is: 20 (R5)
;__Lib_Conversions.c, 708 :: 		
0x3ECC	0xE000    B	L_FloatToStr132
L__FloatToStr430:
;__Lib_Conversions.c, 705 :: 		
0x3ECE	0xB2D9    UXTB	R1, R3
;__Lib_Conversions.c, 708 :: 		
L_FloatToStr132:
; bpoint start address is: 4 (R1)
; str start address is: 20 (R5)
0x3ED0	0xB254    SXTB	R4, R2
; dexpon end address is: 8 (R2)
; bpoint end address is: 4 (R1)
; str end address is: 20 (R5)
0x3ED2	0xB2CB    UXTB	R3, R1
0x3ED4	0xE7FF    B	L_FloatToStr131
L__FloatToStr431:
;__Lib_Conversions.c, 704 :: 		
;__Lib_Conversions.c, 708 :: 		
L_FloatToStr131:
;__Lib_Conversions.c, 699 :: 		
; str start address is: 20 (R5)
; bpoint start address is: 12 (R3)
; dexpon start address is: 16 (R4)
0x3ED6	0x1E40    SUBS	R0, R0, #1
0x3ED8	0xB2C0    UXTB	R0, R0
;__Lib_Conversions.c, 709 :: 		
; bpoint end address is: 12 (R3)
; d end address is: 0 (R0)
0x3EDA	0xE7DB    B	L_FloatToStr128
L_FloatToStr129:
;__Lib_Conversions.c, 710 :: 		
0x3EDC	0x462A    MOV	R2, R5
; dexpon end address is: 16 (R4)
0x3EDE	0xB260    SXTB	R0, R4
L_FloatToStr133:
; str end address is: 20 (R5)
; dexpon start address is: 0 (R0)
; str start address is: 8 (R2)
0x3EE0	0x1E51    SUBS	R1, R2, #1
0x3EE2	0x7809    LDRB	R1, [R1, #0]
0x3EE4	0x2930    CMP	R1, #48
0x3EE6	0xD101    BNE	L_FloatToStr134
;__Lib_Conversions.c, 711 :: 		
0x3EE8	0x1E52    SUBS	R2, R2, #1
0x3EEA	0xE7F9    B	L_FloatToStr133
L_FloatToStr134:
;__Lib_Conversions.c, 712 :: 		
0x3EEC	0x1E51    SUBS	R1, R2, #1
0x3EEE	0x7809    LDRB	R1, [R1, #0]
0x3EF0	0x292E    CMP	R1, #46
0x3EF2	0xD101    BNE	L__FloatToStr432
;__Lib_Conversions.c, 713 :: 		
0x3EF4	0x1E52    SUBS	R2, R2, #1
; str end address is: 8 (R2)
0x3EF6	0xE7FF    B	L_FloatToStr135
L__FloatToStr432:
;__Lib_Conversions.c, 712 :: 		
;__Lib_Conversions.c, 713 :: 		
L_FloatToStr135:
;__Lib_Conversions.c, 714 :: 		
; str start address is: 8 (R2)
0x3EF8	0xB318    CBZ	R0, L__FloatToStr435
;__Lib_Conversions.c, 715 :: 		
0x3EFA	0x2165    MOVS	R1, #101
0x3EFC	0x7011    STRB	R1, [R2, #0]
0x3EFE	0x1C52    ADDS	R2, R2, #1
;__Lib_Conversions.c, 716 :: 		
0x3F00	0x2800    CMP	R0, #0
0x3F02	0xDA06    BGE	L__FloatToStr433
;__Lib_Conversions.c, 717 :: 		
0x3F04	0x212D    MOVS	R1, #45
0x3F06	0x7011    STRB	R1, [R2, #0]
0x3F08	0x1C52    ADDS	R2, R2, #1
;__Lib_Conversions.c, 718 :: 		
0x3F0A	0x4241    RSBS	R1, R0, #0
0x3F0C	0xB248    SXTB	R0, R1
; dexpon end address is: 0 (R0)
; str end address is: 8 (R2)
0x3F0E	0xB243    SXTB	R3, R0
;__Lib_Conversions.c, 719 :: 		
0x3F10	0xE000    B	L_FloatToStr137
L__FloatToStr433:
;__Lib_Conversions.c, 716 :: 		
0x3F12	0xB243    SXTB	R3, R0
;__Lib_Conversions.c, 719 :: 		
L_FloatToStr137:
;__Lib_Conversions.c, 720 :: 		
; dexpon start address is: 12 (R3)
; str start address is: 8 (R2)
; d start address is: 0 (R0)
0x3F14	0xB2D8    UXTB	R0, R3
;__Lib_Conversions.c, 721 :: 		
0x3F16	0xB2D9    UXTB	R1, R3
; dexpon end address is: 12 (R3)
0x3F18	0x2909    CMP	R1, #9
0x3F1A	0xD907    BLS	L__FloatToStr434
;__Lib_Conversions.c, 722 :: 		
0x3F1C	0x210A    MOVS	R1, #10
0x3F1E	0xFBB0F1F1  UDIV	R1, R0, R1
0x3F22	0xB2C9    UXTB	R1, R1
0x3F24	0x3130    ADDS	R1, #48
0x3F26	0x7011    STRB	R1, [R2, #0]
0x3F28	0x1C53    ADDS	R3, R2, #1
; str end address is: 8 (R2)
; str start address is: 12 (R3)
; str end address is: 12 (R3)
0x3F2A	0xE000    B	L_FloatToStr138
L__FloatToStr434:
;__Lib_Conversions.c, 721 :: 		
0x3F2C	0x4613    MOV	R3, R2
;__Lib_Conversions.c, 722 :: 		
L_FloatToStr138:
;__Lib_Conversions.c, 723 :: 		
; str start address is: 12 (R3)
0x3F2E	0x220A    MOVS	R2, #10
0x3F30	0xFBB0F1F2  UDIV	R1, R0, R2
0x3F34	0xFB020111  MLS	R1, R2, R1, R0
0x3F38	0xB2C9    UXTB	R1, R1
; d end address is: 0 (R0)
0x3F3A	0x3130    ADDS	R1, #48
0x3F3C	0x7019    STRB	R1, [R3, #0]
0x3F3E	0x1C58    ADDS	R0, R3, #1
; str end address is: 12 (R3)
; str start address is: 0 (R0)
; str end address is: 0 (R0)
;__Lib_Conversions.c, 724 :: 		
0x3F40	0xE000    B	L_FloatToStr136
L__FloatToStr435:
;__Lib_Conversions.c, 714 :: 		
0x3F42	0x4610    MOV	R0, R2
;__Lib_Conversions.c, 724 :: 		
L_FloatToStr136:
;__Lib_Conversions.c, 725 :: 		
; str start address is: 0 (R0)
0x3F44	0x2100    MOVS	R1, #0
0x3F46	0x7001    STRB	R1, [R0, #0]
; str end address is: 0 (R0)
;__Lib_Conversions.c, 726 :: 		
0x3F48	0x2000    MOVS	R0, #0
;__Lib_Conversions.c, 727 :: 		
L_end_FloatToStr:
0x3F4A	0xF8DDE000  LDR	LR, [SP, #0]
0x3F4E	0xB003    ADD	SP, SP, #12
0x3F50	0x4770    BX	LR
0x3F52	0xBF00    NOP
0x3F54	0x003D2000  	?lstr1___Lib_Conversions+0
0x3F58	0x00412000  	?lstr2___Lib_Conversions+0
0x3F5C	0x00432000  	?lstr3___Lib_Conversions+0
0x3F60	0xCCCD3DCC  	#1036831949
; end of _FloatToStr
_strcpy:
;__Lib_CString.c, 133 :: 		
; from start address is: 4 (R1)
; to start address is: 0 (R0)
0x35C8	0xB081    SUB	SP, SP, #4
0x35CA	0x9100    STR	R1, [SP, #0]
0x35CC	0x4601    MOV	R1, R0
0x35CE	0x9800    LDR	R0, [SP, #0]
; from end address is: 4 (R1)
; to end address is: 0 (R0)
; to start address is: 4 (R1)
; from start address is: 0 (R0)
;__Lib_CString.c, 136 :: 		
; cp start address is: 12 (R3)
0x35D0	0x460B    MOV	R3, R1
; cp end address is: 12 (R3)
; to end address is: 4 (R1)
;__Lib_CString.c, 137 :: 		
L_strcpy34:
; cp start address is: 20 (R5)
; cp start address is: 12 (R3)
; from start address is: 0 (R0)
; to start address is: 4 (R1)
0x35D2	0x461C    MOV	R4, R3
0x35D4	0x1C5A    ADDS	R2, R3, #1
; cp end address is: 12 (R3)
; cp start address is: 20 (R5)
0x35D6	0x4615    MOV	R5, R2
; cp end address is: 20 (R5)
0x35D8	0x4603    MOV	R3, R0
0x35DA	0x1C42    ADDS	R2, R0, #1
0x35DC	0x4610    MOV	R0, R2
; from end address is: 0 (R0)
0x35DE	0x781A    LDRB	R2, [R3, #0]
0x35E0	0x7022    STRB	R2, [R4, #0]
0x35E2	0x7822    LDRB	R2, [R4, #0]
0x35E4	0xB10A    CBZ	R2, L_strcpy35
; cp end address is: 20 (R5)
; from end address is: 0 (R0)
;__Lib_CString.c, 138 :: 		
; from start address is: 0 (R0)
; cp start address is: 20 (R5)
; cp end address is: 20 (R5)
; from end address is: 0 (R0)
0x35E6	0x462B    MOV	R3, R5
0x35E8	0xE7F3    B	L_strcpy34
L_strcpy35:
;__Lib_CString.c, 139 :: 		
0x35EA	0x4608    MOV	R0, R1
; to end address is: 4 (R1)
;__Lib_CString.c, 140 :: 		
L_end_strcpy:
0x35EC	0xB001    ADD	SP, SP, #4
0x35EE	0x4770    BX	LR
; end of _strcpy
_bingkai:
;pressure_main.c, 56 :: 		void bingkai(unsigned dat)
0x3F80	0xB082    SUB	SP, SP, #8
0x3F82	0xF8CDE000  STR	LR, [SP, #0]
0x3F86	0xF8AD0004  STRH	R0, [SP, #4]
;pressure_main.c, 58 :: 		x = 350;y = 110;
0x3F8A	0xF240125E  MOVW	R2, #350
0x3F8E	0xB212    SXTH	R2, R2
0x3F90	0x492D    LDR	R1, [PC, #180]
0x3F92	0x800A    STRH	R2, [R1, #0]
0x3F94	0x226E    MOVS	R2, #110
0x3F96	0xB212    SXTH	R2, R2
0x3F98	0x492C    LDR	R1, [PC, #176]
0x3F9A	0x800A    STRH	R2, [R1, #0]
;pressure_main.c, 59 :: 		TFT_Set_Pen(CL_BLACK, 1);
0x3F9C	0x2101    MOVS	R1, #1
0x3F9E	0xF2400000  MOVW	R0, #0
0x3FA2	0xF7FEFD9B  BL	_TFT_Set_Pen+0
;pressure_main.c, 60 :: 		TFT_Set_Brush(1, 0,0, LEFT_TO_RIGHT, CL_BLACK, CL_BLACK);
0x3FA6	0xF2400200  MOVW	R2, #0
0x3FAA	0xF2400100  MOVW	R1, #0
0x3FAE	0xB404    PUSH	(R2)
0x3FB0	0xB402    PUSH	(R1)
0x3FB2	0x2301    MOVS	R3, #1
0x3FB4	0x2200    MOVS	R2, #0
0x3FB6	0x2100    MOVS	R1, #0
0x3FB8	0x2001    MOVS	R0, #1
0x3FBA	0xF7FFF8CD  BL	_TFT_Set_Brush+0
0x3FBE	0xB002    ADD	SP, SP, #8
;pressure_main.c, 61 :: 		TFT_Rectangle(x, y, x+110, y+100);
0x3FC0	0x4A22    LDR	R2, [PC, #136]
0x3FC2	0xF9B21000  LDRSH	R1, [R2, #0]
0x3FC6	0xF2010564  ADDW	R5, R1, #100
0x3FCA	0x4C1F    LDR	R4, [PC, #124]
0x3FCC	0xF9B41000  LDRSH	R1, [R4, #0]
0x3FD0	0xF201036E  ADDW	R3, R1, #110
0x3FD4	0x4611    MOV	R1, R2
0x3FD6	0xF9B12000  LDRSH	R2, [R1, #0]
0x3FDA	0x4621    MOV	R1, R4
0x3FDC	0xF9B11000  LDRSH	R1, [R1, #0]
0x3FE0	0xB208    SXTH	R0, R1
0x3FE2	0xB211    SXTH	R1, R2
0x3FE4	0xB21A    SXTH	R2, R3
0x3FE6	0xB22B    SXTH	R3, R5
0x3FE8	0xF7FFF9B8  BL	_TFT_Rectangle+0
;pressure_main.c, 62 :: 		TFT_Set_Pen(CL_WHITE, 5);
0x3FEC	0x2105    MOVS	R1, #5
0x3FEE	0xF64F70FF  MOVW	R0, #65535
0x3FF2	0xF7FEFD73  BL	_TFT_Set_Pen+0
;pressure_main.c, 63 :: 		TFT_Set_Font(Tahoma26x33_Regular, CL_WHITE, FO_HORIZONTAL);
0x3FF6	0x4916    LDR	R1, [PC, #88]
0x3FF8	0x2200    MOVS	R2, #0
0x3FFA	0x4608    MOV	R0, R1
0x3FFC	0xF64F71FF  MOVW	R1, #65535
0x4000	0xF7FEFA1E  BL	_TFT_Set_Font+0
;pressure_main.c, 64 :: 		FloatToStr(dat, text );
0x4004	0xF8BD1004  LDRH	R1, [SP, #4]
0x4008	0xEE001A10  VMOV	S0, R1
0x400C	0xEEB80A40  VCVT.F32.U32	S0, S0
0x4010	0x4810    LDR	R0, [PC, #64]
0x4012	0xF7FFFEB1  BL	_FloatToStr+0
;pressure_main.c, 65 :: 		TFT_Write_Text(text, x, y);
0x4016	0x490D    LDR	R1, [PC, #52]
0x4018	0xF9B12000  LDRSH	R2, [R1, #0]
0x401C	0x490A    LDR	R1, [PC, #40]
0x401E	0xF9B11000  LDRSH	R1, [R1, #0]
0x4022	0x480C    LDR	R0, [PC, #48]
0x4024	0xF7FEF9C8  BL	_TFT_Write_Text+0
;pressure_main.c, 66 :: 		Delay_ms(10);
0x4028	0xF648377E  MOVW	R7, #35710
0x402C	0xF2C00708  MOVT	R7, #8
L_bingkai4:
0x4030	0x1E7F    SUBS	R7, R7, #1
0x4032	0xD1FD    BNE	L_bingkai4
0x4034	0xBF00    NOP
0x4036	0xBF00    NOP
0x4038	0xBF00    NOP
0x403A	0xBF00    NOP
0x403C	0xBF00    NOP
;pressure_main.c, 67 :: 		}
L_end_bingkai:
0x403E	0xF8DDE000  LDR	LR, [SP, #0]
0x4042	0xB002    ADD	SP, SP, #8
0x4044	0x4770    BX	LR
0x4046	0xBF00    NOP
0x4048	0x01B62000  	_x+0
0x404C	0x01B82000  	_y+0
0x4050	0x4B700000  	_Tahoma26x33_Regular+0
0x4054	0x01BA2000  	_text+0
; end of _bingkai
_TFT_Rectangle:
;__Lib_TFT.c, 925 :: 		
0x335C	0xB088    SUB	SP, SP, #32
0x335E	0xF8CDE000  STR	LR, [SP, #0]
0x3362	0xF8AD0010  STRH	R0, [SP, #16]
0x3366	0xF8AD1014  STRH	R1, [SP, #20]
0x336A	0xF8AD2018  STRH	R2, [SP, #24]
0x336E	0xF8AD301C  STRH	R3, [SP, #28]
;__Lib_TFT.c, 931 :: 		
0x3372	0x4C8C    LDR	R4, [PC, #560]
0x3374	0x7824    LDRB	R4, [R4, #0]
0x3376	0x0865    LSRS	R5, R4, #1
0x3378	0xB2ED    UXTB	R5, R5
0x337A	0xF9BD4010  LDRSH	R4, [SP, #16]
0x337E	0x1B64    SUB	R4, R4, R5
0x3380	0xB224    SXTH	R4, R4
; loc_x_up_lft start address is: 12 (R3)
0x3382	0xB223    SXTH	R3, R4
;__Lib_TFT.c, 932 :: 		
0x3384	0x2C00    CMP	R4, #0
0x3386	0xDA03    BGE	L_TFT_Rectangle103
;__Lib_TFT.c, 933 :: 		
0x3388	0x2300    MOVS	R3, #0
0x338A	0xB21B    SXTH	R3, R3
0x338C	0xB218    SXTH	R0, R3
0x338E	0xE009    B	L_TFT_Rectangle104
L_TFT_Rectangle103:
;__Lib_TFT.c, 934 :: 		
0x3390	0x4C85    LDR	R4, [PC, #532]
0x3392	0x8824    LDRH	R4, [R4, #0]
0x3394	0x42A3    CMP	R3, R4
0x3396	0xD304    BCC	L__TFT_Rectangle965
; loc_x_up_lft end address is: 12 (R3)
;__Lib_TFT.c, 935 :: 		
0x3398	0x4C83    LDR	R4, [PC, #524]
0x339A	0x8824    LDRH	R4, [R4, #0]
0x339C	0x1E63    SUBS	R3, R4, #1
0x339E	0xB21B    SXTH	R3, R3
; loc_x_up_lft start address is: 12 (R3)
; loc_x_up_lft end address is: 12 (R3)
0x33A0	0xE7FF    B	L_TFT_Rectangle105
L__TFT_Rectangle965:
;__Lib_TFT.c, 934 :: 		
;__Lib_TFT.c, 935 :: 		
L_TFT_Rectangle105:
; loc_x_up_lft start address is: 12 (R3)
0x33A2	0xB218    SXTH	R0, R3
; loc_x_up_lft end address is: 12 (R3)
L_TFT_Rectangle104:
;__Lib_TFT.c, 937 :: 		
; loc_x_up_lft start address is: 0 (R0)
0x33A4	0x4C7F    LDR	R4, [PC, #508]
0x33A6	0x7824    LDRB	R4, [R4, #0]
0x33A8	0x1E64    SUBS	R4, R4, #1
0x33AA	0xB224    SXTH	R4, R4
0x33AC	0x1065    ASRS	R5, R4, #1
0x33AE	0xB22D    SXTH	R5, R5
0x33B0	0xF9BD4018  LDRSH	R4, [SP, #24]
0x33B4	0x1964    ADDS	R4, R4, R5
0x33B6	0xB224    SXTH	R4, R4
; loc_x_bt_rght start address is: 20 (R5)
0x33B8	0xB225    SXTH	R5, R4
;__Lib_TFT.c, 938 :: 		
0x33BA	0x2C00    CMP	R4, #0
0x33BC	0xDA03    BGE	L_TFT_Rectangle106
;__Lib_TFT.c, 939 :: 		
0x33BE	0x2500    MOVS	R5, #0
0x33C0	0xB22D    SXTH	R5, R5
0x33C2	0xB229    SXTH	R1, R5
0x33C4	0xE009    B	L_TFT_Rectangle107
L_TFT_Rectangle106:
;__Lib_TFT.c, 940 :: 		
0x33C6	0x4C78    LDR	R4, [PC, #480]
0x33C8	0x8824    LDRH	R4, [R4, #0]
0x33CA	0x42A5    CMP	R5, R4
0x33CC	0xD304    BCC	L__TFT_Rectangle966
; loc_x_bt_rght end address is: 20 (R5)
;__Lib_TFT.c, 941 :: 		
0x33CE	0x4C76    LDR	R4, [PC, #472]
0x33D0	0x8824    LDRH	R4, [R4, #0]
0x33D2	0x1E65    SUBS	R5, R4, #1
0x33D4	0xB22D    SXTH	R5, R5
; loc_x_bt_rght start address is: 20 (R5)
; loc_x_bt_rght end address is: 20 (R5)
0x33D6	0xE7FF    B	L_TFT_Rectangle108
L__TFT_Rectangle966:
;__Lib_TFT.c, 940 :: 		
;__Lib_TFT.c, 941 :: 		
L_TFT_Rectangle108:
; loc_x_bt_rght start address is: 20 (R5)
0x33D8	0xB229    SXTH	R1, R5
; loc_x_bt_rght end address is: 20 (R5)
L_TFT_Rectangle107:
;__Lib_TFT.c, 943 :: 		
; loc_x_bt_rght start address is: 4 (R1)
0x33DA	0x4C72    LDR	R4, [PC, #456]
0x33DC	0x7824    LDRB	R4, [R4, #0]
0x33DE	0xB1FC    CBZ	R4, L_TFT_Rectangle109
;__Lib_TFT.c, 944 :: 		
0x33E0	0xF8AD1004  STRH	R1, [SP, #4]
0x33E4	0xF8AD0006  STRH	R0, [SP, #6]
0x33E8	0xF9BD2014  LDRSH	R2, [SP, #20]
0x33EC	0xF7FFF954  BL	_TFT_H_Line+0
0x33F0	0xF9BD0006  LDRSH	R0, [SP, #6]
0x33F4	0xF9BD1004  LDRSH	R1, [SP, #4]
;__Lib_TFT.c, 945 :: 		
0x33F8	0xF9BD201C  LDRSH	R2, [SP, #28]
; loc_x_bt_rght end address is: 4 (R1)
; loc_x_up_lft end address is: 0 (R0)
0x33FC	0xF7FFF94C  BL	_TFT_H_Line+0
;__Lib_TFT.c, 946 :: 		
0x3400	0xF9BD2010  LDRSH	R2, [SP, #16]
0x3404	0xF9BD101C  LDRSH	R1, [SP, #28]
0x3408	0xF9BD0014  LDRSH	R0, [SP, #20]
0x340C	0xF7FFF8CA  BL	_TFT_V_Line+0
;__Lib_TFT.c, 947 :: 		
0x3410	0xF9BD2018  LDRSH	R2, [SP, #24]
0x3414	0xF9BD101C  LDRSH	R1, [SP, #28]
0x3418	0xF9BD0014  LDRSH	R0, [SP, #20]
0x341C	0xF7FFF8C2  BL	_TFT_V_Line+0
;__Lib_TFT.c, 948 :: 		
L_TFT_Rectangle109:
;__Lib_TFT.c, 950 :: 		
0x3420	0x4C62    LDR	R4, [PC, #392]
0x3422	0x7824    LDRB	R4, [R4, #0]
0x3424	0x2C00    CMP	R4, #0
0x3426	0xF00080B8  BEQ	L_TFT_Rectangle110
;__Lib_TFT.c, 951 :: 		
0x342A	0x4C61    LDR	R4, [PC, #388]
0x342C	0x8824    LDRH	R4, [R4, #0]
0x342E	0xF8AD400C  STRH	R4, [SP, #12]
;__Lib_TFT.c, 952 :: 		
0x3432	0x4F5C    LDR	R7, [PC, #368]
0x3434	0x783C    LDRB	R4, [R7, #0]
0x3436	0xF88D400E  STRB	R4, [SP, #14]
;__Lib_TFT.c, 954 :: 		
0x343A	0x463C    MOV	R4, R7
0x343C	0x7824    LDRB	R4, [R4, #0]
0x343E	0x1C64    ADDS	R4, R4, #1
0x3440	0xB224    SXTH	R4, R4
0x3442	0x1066    ASRS	R6, R4, #1
;__Lib_TFT.c, 955 :: 		
0x3444	0xB2B5    UXTH	R5, R6
0x3446	0xF9BD4010  LDRSH	R4, [SP, #16]
0x344A	0x1964    ADDS	R4, R4, R5
0x344C	0xF8AD4010  STRH	R4, [SP, #16]
;__Lib_TFT.c, 956 :: 		
0x3450	0xB2B5    UXTH	R5, R6
0x3452	0xF9BD4014  LDRSH	R4, [SP, #20]
0x3456	0x1964    ADDS	R4, R4, R5
0x3458	0xF8AD4014  STRH	R4, [SP, #20]
;__Lib_TFT.c, 958 :: 		
0x345C	0x463C    MOV	R4, R7
0x345E	0x7824    LDRB	R4, [R4, #0]
0x3460	0x1CA4    ADDS	R4, R4, #2
0x3462	0xB224    SXTH	R4, R4
0x3464	0x1066    ASRS	R6, R4, #1
;__Lib_TFT.c, 959 :: 		
0x3466	0xB2B5    UXTH	R5, R6
0x3468	0xF9BD4018  LDRSH	R4, [SP, #24]
0x346C	0x1B64    SUB	R4, R4, R5
0x346E	0xF8AD4018  STRH	R4, [SP, #24]
;__Lib_TFT.c, 960 :: 		
0x3472	0xB2B5    UXTH	R5, R6
0x3474	0xF9BD401C  LDRSH	R4, [SP, #28]
0x3478	0x1B64    SUB	R4, R4, R5
0x347A	0xF8AD401C  STRH	R4, [SP, #28]
;__Lib_TFT.c, 962 :: 		
0x347E	0x4C4D    LDR	R4, [PC, #308]
0x3480	0x7824    LDRB	R4, [R4, #0]
0x3482	0x2C00    CMP	R4, #0
0x3484	0xF0008063  BEQ	L_TFT_Rectangle111
;__Lib_TFT.c, 963 :: 		
0x3488	0x4C4B    LDR	R4, [PC, #300]
0x348A	0x7824    LDRB	R4, [R4, #0]
0x348C	0xBB7C    CBNZ	R4, L_TFT_Rectangle112
;__Lib_TFT.c, 964 :: 		
0x348E	0xF9BD4014  LDRSH	R4, [SP, #20]
0x3492	0xF8AD400A  STRH	R4, [SP, #10]
L_TFT_Rectangle113:
0x3496	0xF9BD501C  LDRSH	R5, [SP, #28]
0x349A	0xF8BD400A  LDRH	R4, [SP, #10]
0x349E	0x42AC    CMP	R4, R5
0x34A0	0xD824    BHI	L_TFT_Rectangle114
;__Lib_TFT.c, 965 :: 		
0x34A2	0xF9BD5014  LDRSH	R5, [SP, #20]
0x34A6	0xF9BD401C  LDRSH	R4, [SP, #28]
0x34AA	0x1B67    SUB	R7, R4, R5
0x34AC	0xF9BD5014  LDRSH	R5, [SP, #20]
0x34B0	0xF8BD400A  LDRH	R4, [SP, #10]
0x34B4	0x1B66    SUB	R6, R4, R5
0x34B6	0x4C41    LDR	R4, [PC, #260]
0x34B8	0x8825    LDRH	R5, [R4, #0]
0x34BA	0x4C41    LDR	R4, [PC, #260]
0x34BC	0x8824    LDRH	R4, [R4, #0]
0x34BE	0xB2BB    UXTH	R3, R7
0x34C0	0xB2B2    UXTH	R2, R6
0x34C2	0xB2A9    UXTH	R1, R5
0x34C4	0xB2A0    UXTH	R0, R4
0x34C6	0xF7FFF80D  BL	_TFT_GetCurrentColor+0
;__Lib_TFT.c, 966 :: 		
0x34CA	0x2101    MOVS	R1, #1
0x34CC	0xF7FFFB06  BL	_TFT_Set_Pen+0
;__Lib_TFT.c, 967 :: 		
0x34D0	0xF8BD200A  LDRH	R2, [SP, #10]
0x34D4	0xF9BD1018  LDRSH	R1, [SP, #24]
0x34D8	0xF9BD0010  LDRSH	R0, [SP, #16]
0x34DC	0xF7FFF8DC  BL	_TFT_H_Line+0
;__Lib_TFT.c, 964 :: 		
0x34E0	0xF8BD400A  LDRH	R4, [SP, #10]
0x34E4	0x1C64    ADDS	R4, R4, #1
0x34E6	0xF8AD400A  STRH	R4, [SP, #10]
;__Lib_TFT.c, 968 :: 		
0x34EA	0xE7D4    B	L_TFT_Rectangle113
L_TFT_Rectangle114:
;__Lib_TFT.c, 969 :: 		
0x34EC	0xE02E    B	L_TFT_Rectangle116
L_TFT_Rectangle112:
;__Lib_TFT.c, 970 :: 		
0x34EE	0xF9BD4010  LDRSH	R4, [SP, #16]
0x34F2	0xF8AD4008  STRH	R4, [SP, #8]
L_TFT_Rectangle117:
0x34F6	0xF9BD5018  LDRSH	R5, [SP, #24]
0x34FA	0xF8BD4008  LDRH	R4, [SP, #8]
0x34FE	0x42AC    CMP	R4, R5
0x3500	0xD824    BHI	L_TFT_Rectangle118
;__Lib_TFT.c, 971 :: 		
0x3502	0xF9BD5010  LDRSH	R5, [SP, #16]
0x3506	0xF9BD4018  LDRSH	R4, [SP, #24]
0x350A	0x1B67    SUB	R7, R4, R5
0x350C	0xF9BD5010  LDRSH	R5, [SP, #16]
0x3510	0xF8BD4008  LDRH	R4, [SP, #8]
0x3514	0x1B66    SUB	R6, R4, R5
0x3516	0x4C29    LDR	R4, [PC, #164]
0x3518	0x8825    LDRH	R5, [R4, #0]
0x351A	0x4C29    LDR	R4, [PC, #164]
0x351C	0x8824    LDRH	R4, [R4, #0]
0x351E	0xB2BB    UXTH	R3, R7
0x3520	0xB2B2    UXTH	R2, R6
0x3522	0xB2A9    UXTH	R1, R5
0x3524	0xB2A0    UXTH	R0, R4
0x3526	0xF7FEFFDD  BL	_TFT_GetCurrentColor+0
;__Lib_TFT.c, 972 :: 		
0x352A	0x2101    MOVS	R1, #1
0x352C	0xF7FFFAD6  BL	_TFT_Set_Pen+0
;__Lib_TFT.c, 973 :: 		
0x3530	0xF8BD2008  LDRH	R2, [SP, #8]
0x3534	0xF9BD101C  LDRSH	R1, [SP, #28]
0x3538	0xF9BD0014  LDRSH	R0, [SP, #20]
0x353C	0xF7FFF832  BL	_TFT_V_Line+0
;__Lib_TFT.c, 970 :: 		
0x3540	0xF8BD4008  LDRH	R4, [SP, #8]
0x3544	0x1C64    ADDS	R4, R4, #1
0x3546	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT.c, 974 :: 		
0x354A	0xE7D4    B	L_TFT_Rectangle117
L_TFT_Rectangle118:
;__Lib_TFT.c, 975 :: 		
L_TFT_Rectangle116:
;__Lib_TFT.c, 976 :: 		
0x354C	0xE01D    B	L_TFT_Rectangle120
L_TFT_Rectangle111:
;__Lib_TFT.c, 977 :: 		
0x354E	0x4C1D    LDR	R4, [PC, #116]
0x3550	0x8824    LDRH	R4, [R4, #0]
0x3552	0x2101    MOVS	R1, #1
0x3554	0xB2A0    UXTH	R0, R4
0x3556	0xF7FFFAC1  BL	_TFT_Set_Pen+0
;__Lib_TFT.c, 978 :: 		
0x355A	0xF9BD4014  LDRSH	R4, [SP, #20]
0x355E	0xF8AD400A  STRH	R4, [SP, #10]
L_TFT_Rectangle121:
0x3562	0xF9BD501C  LDRSH	R5, [SP, #28]
0x3566	0xF8BD400A  LDRH	R4, [SP, #10]
0x356A	0x42AC    CMP	R4, R5
0x356C	0xD80D    BHI	L_TFT_Rectangle122
;__Lib_TFT.c, 979 :: 		
0x356E	0xF8BD200A  LDRH	R2, [SP, #10]
0x3572	0xF9BD1018  LDRSH	R1, [SP, #24]
0x3576	0xF9BD0010  LDRSH	R0, [SP, #16]
0x357A	0xF7FFF88D  BL	_TFT_H_Line+0
;__Lib_TFT.c, 978 :: 		
0x357E	0xF8BD400A  LDRH	R4, [SP, #10]
0x3582	0x1C64    ADDS	R4, R4, #1
0x3584	0xF8AD400A  STRH	R4, [SP, #10]
;__Lib_TFT.c, 979 :: 		
0x3588	0xE7EB    B	L_TFT_Rectangle121
L_TFT_Rectangle122:
;__Lib_TFT.c, 980 :: 		
L_TFT_Rectangle120:
;__Lib_TFT.c, 982 :: 		
0x358A	0xF8BD500C  LDRH	R5, [SP, #12]
0x358E	0x4C08    LDR	R4, [PC, #32]
0x3590	0x8025    STRH	R5, [R4, #0]
;__Lib_TFT.c, 983 :: 		
0x3592	0xF89D500E  LDRB	R5, [SP, #14]
0x3596	0x4C03    LDR	R4, [PC, #12]
0x3598	0x7025    STRB	R5, [R4, #0]
;__Lib_TFT.c, 984 :: 		
L_TFT_Rectangle110:
;__Lib_TFT.c, 985 :: 		
L_end_TFT_Rectangle:
0x359A	0xF8DDE000  LDR	LR, [SP, #0]
0x359E	0xB008    ADD	SP, SP, #32
0x35A0	0x4770    BX	LR
0x35A2	0xBF00    NOP
0x35A4	0x021E2000  	__Lib_TFT_PenWidth+0
0x35A8	0x02102000  	_TFT_DISP_WIDTH+0
0x35AC	0x022D2000  	__Lib_TFT_BrushEnabled+0
0x35B0	0x021C2000  	__Lib_TFT_PenColor+0
0x35B4	0x02302000  	__Lib_TFT_GradientEnabled+0
0x35B8	0x02312000  	__Lib_TFT_GradientOrientation+0
0x35BC	0x02342000  	__Lib_TFT_GradColorTo+0
0x35C0	0x02322000  	__Lib_TFT_GradColorFrom+0
0x35C4	0x022E2000  	__Lib_TFT_BrushColor+0
; end of _TFT_Rectangle
_TFT_H_Line:
;__Lib_TFT.c, 571 :: 		
0x2698	0xB086    SUB	SP, SP, #24
0x269A	0xF8CDE000  STR	LR, [SP, #0]
0x269E	0xF8AD000C  STRH	R0, [SP, #12]
0x26A2	0xF8AD1010  STRH	R1, [SP, #16]
0x26A6	0xF8AD2014  STRH	R2, [SP, #20]
;__Lib_TFT.c, 576 :: 		
0x26AA	0xF9BD4010  LDRSH	R4, [SP, #16]
0x26AE	0xF9BD300C  LDRSH	R3, [SP, #12]
0x26B2	0x42A3    CMP	R3, R4
0x26B4	0xDD07    BLE	L_TFT_H_Line12
;__Lib_TFT.c, 577 :: 		
; loc start address is: 0 (R0)
0x26B6	0xF9BD000C  LDRSH	R0, [SP, #12]
;__Lib_TFT.c, 578 :: 		
0x26BA	0xF9BD3010  LDRSH	R3, [SP, #16]
0x26BE	0xF8AD300C  STRH	R3, [SP, #12]
;__Lib_TFT.c, 579 :: 		
0x26C2	0xF8AD0010  STRH	R0, [SP, #16]
; loc end address is: 0 (R0)
;__Lib_TFT.c, 580 :: 		
L_TFT_H_Line12:
;__Lib_TFT.c, 582 :: 		
0x26C6	0xF9BD300C  LDRSH	R3, [SP, #12]
0x26CA	0x2B00    CMP	R3, #0
0x26CC	0xDA04    BGE	L_TFT_H_Line13
;__Lib_TFT.c, 583 :: 		
0x26CE	0x2300    MOVS	R3, #0
0x26D0	0xB21B    SXTH	R3, R3
0x26D2	0xF8AD300C  STRH	R3, [SP, #12]
0x26D6	0xE006    B	L_TFT_H_Line14
L_TFT_H_Line13:
;__Lib_TFT.c, 584 :: 		
0x26D8	0x4B4B    LDR	R3, [PC, #300]
0x26DA	0x881C    LDRH	R4, [R3, #0]
0x26DC	0xF9BD300C  LDRSH	R3, [SP, #12]
0x26E0	0x42A3    CMP	R3, R4
0x26E2	0xD300    BCC	L_TFT_H_Line15
;__Lib_TFT.c, 585 :: 		
0x26E4	0xE08C    B	L_end_TFT_H_Line
L_TFT_H_Line15:
L_TFT_H_Line14:
;__Lib_TFT.c, 587 :: 		
0x26E6	0xF9BD3010  LDRSH	R3, [SP, #16]
0x26EA	0x2B00    CMP	R3, #0
0x26EC	0xDA00    BGE	L_TFT_H_Line16
;__Lib_TFT.c, 588 :: 		
0x26EE	0xE087    B	L_end_TFT_H_Line
L_TFT_H_Line16:
;__Lib_TFT.c, 589 :: 		
0x26F0	0x4B45    LDR	R3, [PC, #276]
0x26F2	0x881C    LDRH	R4, [R3, #0]
0x26F4	0xF9BD3010  LDRSH	R3, [SP, #16]
0x26F8	0x42A3    CMP	R3, R4
0x26FA	0xD304    BCC	L_TFT_H_Line18
;__Lib_TFT.c, 590 :: 		
0x26FC	0x4B42    LDR	R3, [PC, #264]
0x26FE	0x881B    LDRH	R3, [R3, #0]
0x2700	0x1E5B    SUBS	R3, R3, #1
0x2702	0xF8AD3010  STRH	R3, [SP, #16]
L_TFT_H_Line18:
;__Lib_TFT.c, 592 :: 		
0x2706	0x2301    MOVS	R3, #1
0x2708	0xF88D3008  STRB	R3, [SP, #8]
L_TFT_H_Line19:
0x270C	0x4B3F    LDR	R3, [PC, #252]
0x270E	0x781C    LDRB	R4, [R3, #0]
0x2710	0xF89D3008  LDRB	R3, [SP, #8]
0x2714	0x42A3    CMP	R3, R4
0x2716	0xF2008073  BHI	L_TFT_H_Line20
;__Lib_TFT.c, 593 :: 		
; offset start address is: 0 (R0)
0x271A	0xF89D0008  LDRB	R0, [SP, #8]
;__Lib_TFT.c, 594 :: 		
0x271E	0xF0000301  AND	R3, R0, #1
0x2722	0xB21B    SXTH	R3, R3
0x2724	0xB91B    CBNZ	R3, L__TFT_H_Line955
;__Lib_TFT.c, 595 :: 		
0x2726	0x4241    RSBS	R1, R0, #0
0x2728	0xB209    SXTH	R1, R1
; offset end address is: 0 (R0)
; offset start address is: 4 (R1)
; offset end address is: 4 (R1)
0x272A	0xB208    SXTH	R0, R1
0x272C	0xE7FF    B	L_TFT_H_Line22
L__TFT_H_Line955:
;__Lib_TFT.c, 594 :: 		
;__Lib_TFT.c, 595 :: 		
L_TFT_H_Line22:
;__Lib_TFT.c, 596 :: 		
; offset start address is: 0 (R0)
0x272E	0x1044    ASRS	R4, R0, #1
0x2730	0xB224    SXTH	R4, R4
; offset end address is: 0 (R0)
; offset start address is: 4 (R1)
0x2732	0xB221    SXTH	R1, R4
;__Lib_TFT.c, 598 :: 		
0x2734	0xF9BD3014  LDRSH	R3, [SP, #20]
0x2738	0x191B    ADDS	R3, R3, R4
0x273A	0xB21B    SXTH	R3, R3
0x273C	0x2B00    CMP	R3, #0
0x273E	0xDB08    BLT	L__TFT_H_Line954
0x2740	0xF9BD3014  LDRSH	R3, [SP, #20]
0x2744	0x185C    ADDS	R4, R3, R1
0x2746	0xB224    SXTH	R4, R4
0x2748	0x4B31    LDR	R3, [PC, #196]
0x274A	0x881B    LDRH	R3, [R3, #0]
0x274C	0x429C    CMP	R4, R3
0x274E	0xD200    BCS	L__TFT_H_Line953
0x2750	0xE000    B	L_TFT_H_Line25
; offset end address is: 4 (R1)
L__TFT_H_Line954:
L__TFT_H_Line953:
;__Lib_TFT.c, 599 :: 		
0x2752	0xE04F    B	L_TFT_H_Line21
L_TFT_H_Line25:
;__Lib_TFT.c, 601 :: 		
; offset start address is: 4 (R1)
0x2754	0x4B2F    LDR	R3, [PC, #188]
0x2756	0x781B    LDRB	R3, [R3, #0]
0x2758	0x2B00    CMP	R3, #0
0x275A	0xD135    BNE	L_TFT_H_Line26
;__Lib_TFT.c, 602 :: 		
0x275C	0x2400    MOVS	R4, #0
0x275E	0xB264    SXTB	R4, R4
0x2760	0x4B2D    LDR	R3, [PC, #180]
0x2762	0x601C    STR	R4, [R3, #0]
;__Lib_TFT.c, 603 :: 		
0x2764	0xF7FFFEA2  BL	__Lib_TFT_Is_SSD1963_Set+0
0x2768	0xB160    CBZ	R0, L_TFT_H_Line27
;__Lib_TFT.c, 604 :: 		
0x276A	0xF9BD3014  LDRSH	R3, [SP, #20]
0x276E	0x185C    ADDS	R4, R3, R1
; offset end address is: 4 (R1)
0x2770	0xB2A3    UXTH	R3, R4
0x2772	0xF9BD2010  LDRSH	R2, [SP, #16]
0x2776	0xB2A1    UXTH	R1, R4
0x2778	0xF9BD000C  LDRSH	R0, [SP, #12]
0x277C	0x4C27    LDR	R4, [PC, #156]
0x277E	0x6824    LDR	R4, [R4, #0]
0x2780	0x47A0    BLX	R4
0x2782	0xE008    B	L_TFT_H_Line28
L_TFT_H_Line27:
;__Lib_TFT.c, 606 :: 		
; offset start address is: 4 (R1)
0x2784	0xF9BD3014  LDRSH	R3, [SP, #20]
0x2788	0x185C    ADDS	R4, R3, R1
; offset end address is: 4 (R1)
0x278A	0xB2A1    UXTH	R1, R4
0x278C	0xF9BD000C  LDRSH	R0, [SP, #12]
0x2790	0x4C23    LDR	R4, [PC, #140]
0x2792	0x6824    LDR	R4, [R4, #0]
0x2794	0x47A0    BLX	R4
L_TFT_H_Line28:
;__Lib_TFT.c, 607 :: 		
; loc start address is: 0 (R0)
0x2796	0xF9BD000C  LDRSH	R0, [SP, #12]
; loc end address is: 0 (R0)
L_TFT_H_Line29:
; loc start address is: 0 (R0)
0x279A	0xF9BD3010  LDRSH	R3, [SP, #16]
0x279E	0x4298    CMP	R0, R3
0x27A0	0xD80D    BHI	L_TFT_H_Line30
;__Lib_TFT.c, 608 :: 		
0x27A2	0x4B20    LDR	R3, [PC, #128]
0x27A4	0x881C    LDRH	R4, [R3, #0]
0x27A6	0xF8AD0004  STRH	R0, [SP, #4]
0x27AA	0xB2A0    UXTH	R0, R4
0x27AC	0x4C1E    LDR	R4, [PC, #120]
0x27AE	0x6824    LDR	R4, [R4, #0]
0x27B0	0x47A0    BLX	R4
0x27B2	0xF8BD0004  LDRH	R0, [SP, #4]
;__Lib_TFT.c, 607 :: 		
0x27B6	0x1C41    ADDS	R1, R0, #1
0x27B8	0xB289    UXTH	R1, R1
; loc end address is: 0 (R0)
; loc start address is: 4 (R1)
;__Lib_TFT.c, 609 :: 		
0x27BA	0xB288    UXTH	R0, R1
; loc end address is: 4 (R1)
0x27BC	0xE7ED    B	L_TFT_H_Line29
L_TFT_H_Line30:
;__Lib_TFT.c, 610 :: 		
0x27BE	0x2401    MOVS	R4, #1
0x27C0	0xB264    SXTB	R4, R4
0x27C2	0x4B15    LDR	R3, [PC, #84]
0x27C4	0x601C    STR	R4, [R3, #0]
;__Lib_TFT.c, 611 :: 		
0x27C6	0xE015    B	L_TFT_H_Line32
L_TFT_H_Line26:
;__Lib_TFT.c, 612 :: 		
; loc start address is: 0 (R0)
0x27C8	0xF9BD000C  LDRSH	R0, [SP, #12]
; loc end address is: 0 (R0)
L_TFT_H_Line33:
; loc start address is: 0 (R0)
0x27CC	0xF9BD3010  LDRSH	R3, [SP, #16]
0x27D0	0x4298    CMP	R0, R3
0x27D2	0xD80F    BHI	L_TFT_H_Line34
;__Lib_TFT.c, 613 :: 		
0x27D4	0x4B13    LDR	R3, [PC, #76]
0x27D6	0x881B    LDRH	R3, [R3, #0]
0x27D8	0xF8AD0004  STRH	R0, [SP, #4]
0x27DC	0xB29A    UXTH	R2, R3
0x27DE	0xF9BD1014  LDRSH	R1, [SP, #20]
0x27E2	0xB200    SXTH	R0, R0
0x27E4	0xF7FEFA0A  BL	_TFT_Dot+0
0x27E8	0xF8BD0004  LDRH	R0, [SP, #4]
;__Lib_TFT.c, 612 :: 		
0x27EC	0x1C43    ADDS	R3, R0, #1
; loc end address is: 0 (R0)
; loc start address is: 4 (R1)
0x27EE	0xB299    UXTH	R1, R3
;__Lib_TFT.c, 614 :: 		
0x27F0	0xB288    UXTH	R0, R1
; loc end address is: 4 (R1)
0x27F2	0xE7EB    B	L_TFT_H_Line33
L_TFT_H_Line34:
;__Lib_TFT.c, 615 :: 		
L_TFT_H_Line32:
;__Lib_TFT.c, 616 :: 		
L_TFT_H_Line21:
;__Lib_TFT.c, 592 :: 		
0x27F4	0xF89D3008  LDRB	R3, [SP, #8]
0x27F8	0x1C5B    ADDS	R3, R3, #1
0x27FA	0xF88D3008  STRB	R3, [SP, #8]
;__Lib_TFT.c, 616 :: 		
0x27FE	0xE785    B	L_TFT_H_Line19
L_TFT_H_Line20:
;__Lib_TFT.c, 617 :: 		
L_end_TFT_H_Line:
0x2800	0xF8DDE000  LDR	LR, [SP, #0]
0x2804	0xB006    ADD	SP, SP, #24
0x2806	0x4770    BX	LR
0x2808	0x02102000  	_TFT_DISP_WIDTH+0
0x280C	0x021E2000  	__Lib_TFT_PenWidth+0
0x2810	0x02122000  	_TFT_DISP_HEIGHT+0
0x2814	0x00A92000  	__Lib_TFT___no_acceleration+0
0x2818	0x82B44242  	TFT_CS+0
0x281C	0x020C2000  	_TFT_SSD1963_Set_Address_Ptr+0
0x2820	0x02142000  	_TFT_Set_Address_Ptr+0
0x2824	0x021C2000  	__Lib_TFT_PenColor+0
0x2828	0x02182000  	_TFT_Write_Data_Ptr+0
; end of _TFT_H_Line
_TFT_V_Line:
;__Lib_TFT.c, 621 :: 		
; x_pos start address is: 8 (R2)
; y_end start address is: 4 (R1)
; y_start start address is: 0 (R0)
0x25A4	0xB086    SUB	SP, SP, #24
0x25A6	0xF8CDE000  STR	LR, [SP, #0]
0x25AA	0xF8AD1004  STRH	R1, [SP, #4]
0x25AE	0xB201    SXTH	R1, R0
0x25B0	0xF9BD0004  LDRSH	R0, [SP, #4]
; x_pos end address is: 8 (R2)
; y_end end address is: 4 (R1)
; y_start end address is: 0 (R0)
; y_start start address is: 4 (R1)
; y_end start address is: 0 (R0)
; x_pos start address is: 8 (R2)
;__Lib_TFT.c, 626 :: 		
0x25B4	0x4281    CMP	R1, R0
0x25B6	0xDD03    BLE	L__TFT_V_Line959
;__Lib_TFT.c, 627 :: 		
; loc start address is: 12 (R3)
0x25B8	0xB28B    UXTH	R3, R1
;__Lib_TFT.c, 628 :: 		
0x25BA	0xB201    SXTH	R1, R0
;__Lib_TFT.c, 629 :: 		
0x25BC	0xB218    SXTH	R0, R3
; loc end address is: 12 (R3)
; y_start end address is: 4 (R1)
; y_end end address is: 0 (R0)
;__Lib_TFT.c, 630 :: 		
0x25BE	0xE7FF    B	L_TFT_V_Line36
L__TFT_V_Line959:
;__Lib_TFT.c, 626 :: 		
;__Lib_TFT.c, 630 :: 		
L_TFT_V_Line36:
;__Lib_TFT.c, 632 :: 		
; y_end start address is: 0 (R0)
; y_start start address is: 4 (R1)
0x25C0	0x2900    CMP	R1, #0
0x25C2	0xDA02    BGE	L_TFT_V_Line37
;__Lib_TFT.c, 633 :: 		
0x25C4	0x2100    MOVS	R1, #0
0x25C6	0xB209    SXTH	R1, R1
0x25C8	0xE004    B	L_TFT_V_Line38
L_TFT_V_Line37:
;__Lib_TFT.c, 634 :: 		
0x25CA	0x4B2F    LDR	R3, [PC, #188]
0x25CC	0x881B    LDRH	R3, [R3, #0]
0x25CE	0x4299    CMP	R1, R3
0x25D0	0xD300    BCC	L_TFT_V_Line39
; x_pos end address is: 8 (R2)
; y_start end address is: 4 (R1)
; y_end end address is: 0 (R0)
;__Lib_TFT.c, 635 :: 		
0x25D2	0xE055    B	L_end_TFT_V_Line
L_TFT_V_Line39:
; y_end start address is: 0 (R0)
; y_start start address is: 4 (R1)
; y_start end address is: 4 (R1)
; x_pos start address is: 8 (R2)
L_TFT_V_Line38:
;__Lib_TFT.c, 637 :: 		
; y_start start address is: 4 (R1)
0x25D4	0x2800    CMP	R0, #0
0x25D6	0xDA00    BGE	L_TFT_V_Line40
; x_pos end address is: 8 (R2)
; y_start end address is: 4 (R1)
; y_end end address is: 0 (R0)
;__Lib_TFT.c, 638 :: 		
0x25D8	0xE052    B	L_end_TFT_V_Line
L_TFT_V_Line40:
;__Lib_TFT.c, 639 :: 		
; y_end start address is: 0 (R0)
; y_start start address is: 4 (R1)
; x_pos start address is: 8 (R2)
0x25DA	0x4B2B    LDR	R3, [PC, #172]
0x25DC	0x881B    LDRH	R3, [R3, #0]
0x25DE	0x4298    CMP	R0, R3
0x25E0	0xD305    BCC	L__TFT_V_Line960
; y_end end address is: 0 (R0)
;__Lib_TFT.c, 640 :: 		
0x25E2	0x4B29    LDR	R3, [PC, #164]
0x25E4	0x881B    LDRH	R3, [R3, #0]
0x25E6	0x1E5B    SUBS	R3, R3, #1
; y_end start address is: 0 (R0)
0x25E8	0xB218    SXTH	R0, R3
; y_end end address is: 0 (R0)
0x25EA	0xB203    SXTH	R3, R0
0x25EC	0xE000    B	L_TFT_V_Line42
L__TFT_V_Line960:
;__Lib_TFT.c, 639 :: 		
0x25EE	0xB203    SXTH	R3, R0
;__Lib_TFT.c, 640 :: 		
L_TFT_V_Line42:
;__Lib_TFT.c, 642 :: 		
; y_end start address is: 12 (R3)
; thick start address is: 0 (R0)
0x25F0	0x2001    MOVS	R0, #1
; x_pos end address is: 8 (R2)
; y_start end address is: 4 (R1)
; y_end end address is: 12 (R3)
; thick end address is: 0 (R0)
0x25F2	0xB215    SXTH	R5, R2
0x25F4	0xB20A    SXTH	R2, R1
0x25F6	0xB219    SXTH	R1, R3
L_TFT_V_Line43:
; thick start address is: 0 (R0)
; y_end start address is: 4 (R1)
; y_start start address is: 8 (R2)
; x_pos start address is: 20 (R5)
0x25F8	0x4B24    LDR	R3, [PC, #144]
0x25FA	0x781B    LDRB	R3, [R3, #0]
0x25FC	0x4298    CMP	R0, R3
0x25FE	0xD83F    BHI	L_TFT_V_Line44
;__Lib_TFT.c, 643 :: 		
; offset start address is: 16 (R4)
0x2600	0xB2C4    UXTB	R4, R0
;__Lib_TFT.c, 644 :: 		
0x2602	0xF0040301  AND	R3, R4, #1
0x2606	0xB21B    SXTH	R3, R3
0x2608	0xB913    CBNZ	R3, L__TFT_V_Line961
;__Lib_TFT.c, 645 :: 		
0x260A	0x4264    RSBS	R4, R4, #0
0x260C	0xB224    SXTH	R4, R4
; offset end address is: 16 (R4)
0x260E	0xE7FF    B	L_TFT_V_Line46
L__TFT_V_Line961:
;__Lib_TFT.c, 644 :: 		
;__Lib_TFT.c, 645 :: 		
L_TFT_V_Line46:
;__Lib_TFT.c, 646 :: 		
; offset start address is: 16 (R4)
0x2610	0x1063    ASRS	R3, R4, #1
0x2612	0xB21B    SXTH	R3, R3
; offset end address is: 16 (R4)
; offset start address is: 24 (R6)
0x2614	0xB21E    SXTH	R6, R3
;__Lib_TFT.c, 648 :: 		
0x2616	0x18EB    ADDS	R3, R5, R3
0x2618	0xB21B    SXTH	R3, R3
0x261A	0x2B00    CMP	R3, #0
0x261C	0xDB06    BLT	L__TFT_V_Line958
0x261E	0x19AC    ADDS	R4, R5, R6
0x2620	0xB224    SXTH	R4, R4
0x2622	0x4B1B    LDR	R3, [PC, #108]
0x2624	0x881B    LDRH	R3, [R3, #0]
0x2626	0x429C    CMP	R4, R3
0x2628	0xD200    BCS	L__TFT_V_Line957
0x262A	0xE000    B	L_TFT_V_Line49
; offset end address is: 24 (R6)
L__TFT_V_Line958:
L__TFT_V_Line957:
;__Lib_TFT.c, 649 :: 		
0x262C	0xE025    B	L_TFT_V_Line45
L_TFT_V_Line49:
;__Lib_TFT.c, 651 :: 		
; loc start address is: 28 (R7)
; offset start address is: 24 (R6)
0x262E	0xB297    UXTH	R7, R2
; loc end address is: 28 (R7)
; x_pos end address is: 20 (R5)
; y_start end address is: 8 (R2)
; y_end end address is: 4 (R1)
; thick end address is: 0 (R0)
L_TFT_V_Line50:
; loc start address is: 28 (R7)
; offset start address is: 24 (R6)
; offset end address is: 24 (R6)
; x_pos start address is: 20 (R5)
; y_start start address is: 8 (R2)
; y_end start address is: 4 (R1)
; thick start address is: 0 (R0)
0x2630	0x428F    CMP	R7, R1
0x2632	0xD822    BHI	L_TFT_V_Line51
; offset end address is: 24 (R6)
;__Lib_TFT.c, 652 :: 		
; offset start address is: 24 (R6)
0x2634	0x4B17    LDR	R3, [PC, #92]
0x2636	0x881C    LDRH	R4, [R3, #0]
0x2638	0x19AB    ADDS	R3, R5, R6
0x263A	0xF88D0004  STRB	R0, [SP, #4]
0x263E	0xF8AD1008  STRH	R1, [SP, #8]
0x2642	0xF8AD200C  STRH	R2, [SP, #12]
0x2646	0xF8AD5010  STRH	R5, [SP, #16]
0x264A	0xF8AD6012  STRH	R6, [SP, #18]
0x264E	0xF8AD7014  STRH	R7, [SP, #20]
0x2652	0xB2A2    UXTH	R2, R4
0x2654	0xB239    SXTH	R1, R7
0x2656	0xB218    SXTH	R0, R3
0x2658	0xF7FEFAD0  BL	_TFT_Dot+0
0x265C	0xF8BD7014  LDRH	R7, [SP, #20]
0x2660	0xF9BD6012  LDRSH	R6, [SP, #18]
0x2664	0xF9BD5010  LDRSH	R5, [SP, #16]
0x2668	0xF9BD200C  LDRSH	R2, [SP, #12]
0x266C	0xF9BD1008  LDRSH	R1, [SP, #8]
0x2670	0xF89D0004  LDRB	R0, [SP, #4]
;__Lib_TFT.c, 651 :: 		
0x2674	0x1C7F    ADDS	R7, R7, #1
0x2676	0xB2BF    UXTH	R7, R7
;__Lib_TFT.c, 653 :: 		
; offset end address is: 24 (R6)
; loc end address is: 28 (R7)
0x2678	0xE7DA    B	L_TFT_V_Line50
L_TFT_V_Line51:
;__Lib_TFT.c, 654 :: 		
; y_start end address is: 8 (R2)
; y_end end address is: 4 (R1)
; thick end address is: 0 (R0)
L_TFT_V_Line45:
; x_pos end address is: 20 (R5)
;__Lib_TFT.c, 642 :: 		
; x_pos start address is: 20 (R5)
; y_start start address is: 8 (R2)
; y_end start address is: 4 (R1)
; thick start address is: 0 (R0)
0x267A	0x1C40    ADDS	R0, R0, #1
0x267C	0xB2C0    UXTB	R0, R0
;__Lib_TFT.c, 654 :: 		
; x_pos end address is: 20 (R5)
; y_start end address is: 8 (R2)
; y_end end address is: 4 (R1)
; thick end address is: 0 (R0)
0x267E	0xE7BB    B	L_TFT_V_Line43
L_TFT_V_Line44:
;__Lib_TFT.c, 655 :: 		
L_end_TFT_V_Line:
0x2680	0xF8DDE000  LDR	LR, [SP, #0]
0x2684	0xB006    ADD	SP, SP, #24
0x2686	0x4770    BX	LR
0x2688	0x02122000  	_TFT_DISP_HEIGHT+0
0x268C	0x021E2000  	__Lib_TFT_PenWidth+0
0x2690	0x02102000  	_TFT_DISP_WIDTH+0
0x2694	0x021C2000  	__Lib_TFT_PenColor+0
; end of _TFT_V_Line
_TFT_GetCurrentColor:
;__Lib_TFT.c, 231 :: 		
; range start address is: 12 (R3)
; distance start address is: 8 (R2)
; end_color start address is: 4 (R1)
; start_color start address is: 0 (R0)
0x24E4	0xB083    SUB	SP, SP, #12
0x24E6	0xF8CDE000  STR	LR, [SP, #0]
0x24EA	0xB287    UXTH	R7, R0
0x24EC	0xFA1FF881  UXTH	R8, R1
0x24F0	0xFA1FF982  UXTH	R9, R2
0x24F4	0xFA1FFA83  UXTH	R10, R3
; range end address is: 12 (R3)
; distance end address is: 8 (R2)
; end_color end address is: 4 (R1)
; start_color end address is: 0 (R0)
; start_color start address is: 28 (R7)
; end_color start address is: 32 (R8)
; distance start address is: 36 (R9)
; range start address is: 40 (R10)
;__Lib_TFT.c, 237 :: 		
0x24F8	0xF1B90F00  CMP	R9, #0
0x24FC	0xD101    BNE	L_TFT_GetCurrentColor0
; end_color end address is: 32 (R8)
; distance end address is: 36 (R9)
; range end address is: 40 (R10)
;__Lib_TFT.c, 238 :: 		
0x24FE	0xB2B8    UXTH	R0, R7
; start_color end address is: 28 (R7)
0x2500	0xE04C    B	L_end_TFT_GetCurrentColor
L_TFT_GetCurrentColor0:
;__Lib_TFT.c, 239 :: 		
; range start address is: 40 (R10)
; distance start address is: 36 (R9)
; end_color start address is: 32 (R8)
; start_color start address is: 28 (R7)
0x2502	0x45D1    CMP	R9, R10
0x2504	0xD102    BNE	L_TFT_GetCurrentColor2
; start_color end address is: 28 (R7)
; distance end address is: 36 (R9)
; range end address is: 40 (R10)
;__Lib_TFT.c, 240 :: 		
0x2506	0xFA1FF088  UXTH	R0, R8
; end_color end address is: 32 (R8)
0x250A	0xE047    B	L_end_TFT_GetCurrentColor
L_TFT_GetCurrentColor2:
;__Lib_TFT.c, 242 :: 		
; range start address is: 40 (R10)
; distance start address is: 36 (R9)
; end_color start address is: 32 (R8)
; start_color start address is: 28 (R7)
0x250C	0xAE02    ADD	R6, SP, #8
0x250E	0xF10D0506  ADD	R5, SP, #6
0x2512	0xAC01    ADD	R4, SP, #4
0x2514	0x4633    MOV	R3, R6
0x2516	0x462A    MOV	R2, R5
0x2518	0x4621    MOV	R1, R4
0x251A	0xB2B8    UXTH	R0, R7
; start_color end address is: 28 (R7)
0x251C	0xF7FEFCE8  BL	_TFT_Color16bitToRGB+0
;__Lib_TFT.c, 243 :: 		
0x2520	0xF10D0609  ADD	R6, SP, #9
0x2524	0xF10D0507  ADD	R5, SP, #7
0x2528	0xF10D0405  ADD	R4, SP, #5
0x252C	0x4633    MOV	R3, R6
0x252E	0x462A    MOV	R2, R5
0x2530	0x4621    MOV	R1, R4
0x2532	0xFA1FF088  UXTH	R0, R8
; end_color end address is: 32 (R8)
0x2536	0xF7FEFCDB  BL	_TFT_Color16bitToRGB+0
;__Lib_TFT.c, 245 :: 		
0x253A	0xFA1FF689  UXTH	R6, R9
0x253E	0xF89D5005  LDRB	R5, [SP, #5]
0x2542	0xF89D4004  LDRB	R4, [SP, #4]
0x2546	0x1B2C    SUB	R4, R5, R4
0x2548	0xB224    SXTH	R4, R4
0x254A	0x4374    MULS	R4, R6, R4
0x254C	0xFB94F5FA  SDIV	R5, R4, R10
0x2550	0xF89D4004  LDRB	R4, [SP, #4]
0x2554	0xEB040805  ADD	R8, R4, R5, LSL #0
;__Lib_TFT.c, 246 :: 		
0x2558	0xFA1FF689  UXTH	R6, R9
0x255C	0xF89D5007  LDRB	R5, [SP, #7]
0x2560	0xF89D4006  LDRB	R4, [SP, #6]
0x2564	0x1B2C    SUB	R4, R5, R4
0x2566	0xB224    SXTH	R4, R4
0x2568	0x4374    MULS	R4, R6, R4
0x256A	0xFB94F5FA  SDIV	R5, R4, R10
0x256E	0xF89D4006  LDRB	R4, [SP, #6]
0x2572	0x1967    ADDS	R7, R4, R5
;__Lib_TFT.c, 247 :: 		
0x2574	0xFA1FF689  UXTH	R6, R9
; distance end address is: 36 (R9)
0x2578	0xF89D5009  LDRB	R5, [SP, #9]
0x257C	0xF89D4008  LDRB	R4, [SP, #8]
0x2580	0x1B2C    SUB	R4, R5, R4
0x2582	0xB224    SXTH	R4, R4
0x2584	0x4374    MULS	R4, R6, R4
0x2586	0xFB94F5FA  SDIV	R5, R4, R10
; range end address is: 40 (R10)
0x258A	0xF89D4008  LDRB	R4, [SP, #8]
0x258E	0x1964    ADDS	R4, R4, R5
;__Lib_TFT.c, 248 :: 		
0x2590	0xB2E2    UXTB	R2, R4
0x2592	0xB2F9    UXTB	R1, R7
0x2594	0xFA5FF088  UXTB	R0, R8
0x2598	0xF7FEFCBE  BL	_TFT_RGBToColor16bit+0
;__Lib_TFT.c, 250 :: 		
L_end_TFT_GetCurrentColor:
0x259C	0xF8DDE000  LDR	LR, [SP, #0]
0x25A0	0xB003    ADD	SP, SP, #12
0x25A2	0x4770    BX	LR
; end of _TFT_GetCurrentColor
_TFT_Color16bitToRGB:
;__Lib_TFT.c, 224 :: 		
; rgb_blue start address is: 12 (R3)
; rgb_green start address is: 8 (R2)
; rgb_red start address is: 4 (R1)
; color start address is: 0 (R0)
0x0EF0	0xB081    SUB	SP, SP, #4
; rgb_blue end address is: 12 (R3)
; rgb_green end address is: 8 (R2)
; rgb_red end address is: 4 (R1)
; color end address is: 0 (R0)
; color start address is: 0 (R0)
; rgb_red start address is: 4 (R1)
; rgb_green start address is: 8 (R2)
; rgb_blue start address is: 12 (R3)
;__Lib_TFT.c, 225 :: 		
0x0EF2	0x0AC4    LSRS	R4, R0, #11
0x0EF4	0xB2A4    UXTH	R4, R4
0x0EF6	0x00E4    LSLS	R4, R4, #3
0x0EF8	0x700C    STRB	R4, [R1, #0]
; rgb_red end address is: 4 (R1)
;__Lib_TFT.c, 226 :: 		
0x0EFA	0x0944    LSRS	R4, R0, #5
0x0EFC	0xB2A4    UXTH	R4, R4
0x0EFE	0x00A4    LSLS	R4, R4, #2
0x0F00	0x7014    STRB	R4, [R2, #0]
; rgb_green end address is: 8 (R2)
;__Lib_TFT.c, 227 :: 		
0x0F02	0x00C4    LSLS	R4, R0, #3
; color end address is: 0 (R0)
0x0F04	0x701C    STRB	R4, [R3, #0]
; rgb_blue end address is: 12 (R3)
;__Lib_TFT.c, 228 :: 		
L_end_TFT_Color16bitToRGB:
0x0F06	0xB001    ADD	SP, SP, #4
0x0F08	0x4770    BX	LR
; end of _TFT_Color16bitToRGB
_TFT_RGBToColor16bit:
;__Lib_TFT.c, 208 :: 		
; rgb_blue start address is: 8 (R2)
; rgb_green start address is: 4 (R1)
; rgb_red start address is: 0 (R0)
0x0F18	0xB081    SUB	SP, SP, #4
; rgb_blue end address is: 8 (R2)
; rgb_green end address is: 4 (R1)
; rgb_red end address is: 0 (R0)
; rgb_red start address is: 0 (R0)
; rgb_green start address is: 4 (R1)
; rgb_blue start address is: 8 (R2)
;__Lib_TFT.c, 211 :: 		
0x0F1A	0x08C3    LSRS	R3, R0, #3
0x0F1C	0xB2DB    UXTB	R3, R3
; rgb_red end address is: 0 (R0)
;__Lib_TFT.c, 212 :: 		
0x0F1E	0x02DC    LSLS	R4, R3, #11
0x0F20	0xB2A4    UXTH	R4, R4
;__Lib_TFT.c, 214 :: 		
0x0F22	0x088B    LSRS	R3, R1, #2
0x0F24	0xB2DB    UXTB	R3, R3
; rgb_green end address is: 4 (R1)
;__Lib_TFT.c, 215 :: 		
0x0F26	0x015B    LSLS	R3, R3, #5
0x0F28	0xB29B    UXTH	R3, R3
0x0F2A	0x431C    ORRS	R4, R3
0x0F2C	0xB2A4    UXTH	R4, R4
;__Lib_TFT.c, 218 :: 		
0x0F2E	0x08D3    LSRS	R3, R2, #3
0x0F30	0xB2DB    UXTB	R3, R3
; rgb_blue end address is: 8 (R2)
;__Lib_TFT.c, 220 :: 		
0x0F32	0xEA440303  ORR	R3, R4, R3, LSL #0
;__Lib_TFT.c, 221 :: 		
0x0F36	0xB298    UXTH	R0, R3
;__Lib_TFT.c, 222 :: 		
L_end_TFT_RGBToColor16bit:
0x0F38	0xB001    ADD	SP, SP, #4
0x0F3A	0x4770    BX	LR
; end of _TFT_RGBToColor16bit
__Lib_System_4XX_InitialSetUpRCCRCC2:
;__Lib_System_4XX.c, 465 :: 		
0x47EC	0xB082    SUB	SP, SP, #8
0x47EE	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_4XX.c, 468 :: 		
; ulRCC_CR start address is: 8 (R2)
0x47F2	0x4A92    LDR	R2, [PC, #584]
;__Lib_System_4XX.c, 469 :: 		
; ulRCC_PLLCFGR start address is: 12 (R3)
0x47F4	0x4B92    LDR	R3, [PC, #584]
;__Lib_System_4XX.c, 470 :: 		
; ulRCC_CFGR start address is: 16 (R4)
0x47F6	0x4C93    LDR	R4, [PC, #588]
;__Lib_System_4XX.c, 471 :: 		
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x47F8	0x4893    LDR	R0, [PC, #588]
;__Lib_System_4XX.c, 472 :: 		
; Fosc_kHz start address is: 4 (R1)
0x47FA	0x4994    LDR	R1, [PC, #592]
;__Lib_System_4XX.c, 474 :: 		
0x47FC	0x2803    CMP	R0, #3
0x47FE	0xF040803C  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC234
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 475 :: 		
0x4802	0x4893    LDR	R0, [PC, #588]
0x4804	0x4281    CMP	R1, R0
0x4806	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC235
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 476 :: 		
0x4808	0x4892    LDR	R0, [PC, #584]
0x480A	0x6800    LDR	R0, [R0, #0]
0x480C	0xF0400105  ORR	R1, R0, #5
0x4810	0x4890    LDR	R0, [PC, #576]
0x4812	0x6001    STR	R1, [R0, #0]
0x4814	0xE030    B	L___Lib_System_4XX_InitialSetUpRCCRCC236
L___Lib_System_4XX_InitialSetUpRCCRCC235:
;__Lib_System_4XX.c, 477 :: 		
; Fosc_kHz start address is: 4 (R1)
0x4816	0x4890    LDR	R0, [PC, #576]
0x4818	0x4281    CMP	R1, R0
0x481A	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC237
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 478 :: 		
0x481C	0x488D    LDR	R0, [PC, #564]
0x481E	0x6800    LDR	R0, [R0, #0]
0x4820	0xF0400104  ORR	R1, R0, #4
0x4824	0x488B    LDR	R0, [PC, #556]
0x4826	0x6001    STR	R1, [R0, #0]
0x4828	0xE026    B	L___Lib_System_4XX_InitialSetUpRCCRCC238
L___Lib_System_4XX_InitialSetUpRCCRCC237:
;__Lib_System_4XX.c, 479 :: 		
; Fosc_kHz start address is: 4 (R1)
0x482A	0x488C    LDR	R0, [PC, #560]
0x482C	0x4281    CMP	R1, R0
0x482E	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC239
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 480 :: 		
0x4830	0x4888    LDR	R0, [PC, #544]
0x4832	0x6800    LDR	R0, [R0, #0]
0x4834	0xF0400103  ORR	R1, R0, #3
0x4838	0x4886    LDR	R0, [PC, #536]
0x483A	0x6001    STR	R1, [R0, #0]
0x483C	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC240
L___Lib_System_4XX_InitialSetUpRCCRCC239:
;__Lib_System_4XX.c, 481 :: 		
; Fosc_kHz start address is: 4 (R1)
0x483E	0xF64E2060  MOVW	R0, #60000
0x4842	0x4281    CMP	R1, R0
0x4844	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC241
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 482 :: 		
0x4846	0x4883    LDR	R0, [PC, #524]
0x4848	0x6800    LDR	R0, [R0, #0]
0x484A	0xF0400102  ORR	R1, R0, #2
0x484E	0x4881    LDR	R0, [PC, #516]
0x4850	0x6001    STR	R1, [R0, #0]
0x4852	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC242
L___Lib_System_4XX_InitialSetUpRCCRCC241:
;__Lib_System_4XX.c, 483 :: 		
; Fosc_kHz start address is: 4 (R1)
0x4854	0xF2475030  MOVW	R0, #30000
0x4858	0x4281    CMP	R1, R0
0x485A	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC243
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 484 :: 		
0x485C	0x487D    LDR	R0, [PC, #500]
0x485E	0x6800    LDR	R0, [R0, #0]
0x4860	0xF0400101  ORR	R1, R0, #1
0x4864	0x487B    LDR	R0, [PC, #492]
0x4866	0x6001    STR	R1, [R0, #0]
0x4868	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC244
L___Lib_System_4XX_InitialSetUpRCCRCC243:
;__Lib_System_4XX.c, 486 :: 		
0x486A	0x487A    LDR	R0, [PC, #488]
0x486C	0x6801    LDR	R1, [R0, #0]
0x486E	0xF06F0007  MVN	R0, #7
0x4872	0x4001    ANDS	R1, R0
0x4874	0x4877    LDR	R0, [PC, #476]
0x4876	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC244:
L___Lib_System_4XX_InitialSetUpRCCRCC242:
L___Lib_System_4XX_InitialSetUpRCCRCC240:
L___Lib_System_4XX_InitialSetUpRCCRCC238:
L___Lib_System_4XX_InitialSetUpRCCRCC236:
;__Lib_System_4XX.c, 487 :: 		
0x4878	0xE10C    B	L___Lib_System_4XX_InitialSetUpRCCRCC245
L___Lib_System_4XX_InitialSetUpRCCRCC234:
;__Lib_System_4XX.c, 488 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x487A	0x2802    CMP	R0, #2
0x487C	0xF0408046  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC246
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 489 :: 		
0x4880	0x4877    LDR	R0, [PC, #476]
0x4882	0x4281    CMP	R1, R0
0x4884	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC247
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 490 :: 		
0x4886	0x4873    LDR	R0, [PC, #460]
0x4888	0x6800    LDR	R0, [R0, #0]
0x488A	0xF0400106  ORR	R1, R0, #6
0x488E	0x4871    LDR	R0, [PC, #452]
0x4890	0x6001    STR	R1, [R0, #0]
0x4892	0xE03A    B	L___Lib_System_4XX_InitialSetUpRCCRCC248
L___Lib_System_4XX_InitialSetUpRCCRCC247:
;__Lib_System_4XX.c, 491 :: 		
; Fosc_kHz start address is: 4 (R1)
0x4894	0x4870    LDR	R0, [PC, #448]
0x4896	0x4281    CMP	R1, R0
0x4898	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC249
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 492 :: 		
0x489A	0x486E    LDR	R0, [PC, #440]
0x489C	0x6800    LDR	R0, [R0, #0]
0x489E	0xF0400105  ORR	R1, R0, #5
0x48A2	0x486C    LDR	R0, [PC, #432]
0x48A4	0x6001    STR	R1, [R0, #0]
0x48A6	0xE030    B	L___Lib_System_4XX_InitialSetUpRCCRCC250
L___Lib_System_4XX_InitialSetUpRCCRCC249:
;__Lib_System_4XX.c, 493 :: 		
; Fosc_kHz start address is: 4 (R1)
0x48A8	0x486E    LDR	R0, [PC, #440]
0x48AA	0x4281    CMP	R1, R0
0x48AC	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC251
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 494 :: 		
0x48AE	0x4869    LDR	R0, [PC, #420]
0x48B0	0x6800    LDR	R0, [R0, #0]
0x48B2	0xF0400104  ORR	R1, R0, #4
0x48B6	0x4867    LDR	R0, [PC, #412]
0x48B8	0x6001    STR	R1, [R0, #0]
0x48BA	0xE026    B	L___Lib_System_4XX_InitialSetUpRCCRCC252
L___Lib_System_4XX_InitialSetUpRCCRCC251:
;__Lib_System_4XX.c, 495 :: 		
; Fosc_kHz start address is: 4 (R1)
0x48BC	0x486A    LDR	R0, [PC, #424]
0x48BE	0x4281    CMP	R1, R0
0x48C0	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC253
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 496 :: 		
0x48C2	0x4864    LDR	R0, [PC, #400]
0x48C4	0x6800    LDR	R0, [R0, #0]
0x48C6	0xF0400103  ORR	R1, R0, #3
0x48CA	0x4862    LDR	R0, [PC, #392]
0x48CC	0x6001    STR	R1, [R0, #0]
0x48CE	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC254
L___Lib_System_4XX_InitialSetUpRCCRCC253:
;__Lib_System_4XX.c, 497 :: 		
; Fosc_kHz start address is: 4 (R1)
0x48D0	0xF64B3080  MOVW	R0, #48000
0x48D4	0x4281    CMP	R1, R0
0x48D6	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC255
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 498 :: 		
0x48D8	0x485E    LDR	R0, [PC, #376]
0x48DA	0x6800    LDR	R0, [R0, #0]
0x48DC	0xF0400102  ORR	R1, R0, #2
0x48E0	0x485C    LDR	R0, [PC, #368]
0x48E2	0x6001    STR	R1, [R0, #0]
0x48E4	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC256
L___Lib_System_4XX_InitialSetUpRCCRCC255:
;__Lib_System_4XX.c, 499 :: 		
; Fosc_kHz start address is: 4 (R1)
0x48E6	0xF64550C0  MOVW	R0, #24000
0x48EA	0x4281    CMP	R1, R0
0x48EC	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC257
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 500 :: 		
0x48EE	0x4859    LDR	R0, [PC, #356]
0x48F0	0x6800    LDR	R0, [R0, #0]
0x48F2	0xF0400101  ORR	R1, R0, #1
0x48F6	0x4857    LDR	R0, [PC, #348]
0x48F8	0x6001    STR	R1, [R0, #0]
0x48FA	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC258
L___Lib_System_4XX_InitialSetUpRCCRCC257:
;__Lib_System_4XX.c, 502 :: 		
0x48FC	0x4855    LDR	R0, [PC, #340]
0x48FE	0x6801    LDR	R1, [R0, #0]
0x4900	0xF06F0007  MVN	R0, #7
0x4904	0x4001    ANDS	R1, R0
0x4906	0x4853    LDR	R0, [PC, #332]
0x4908	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC258:
L___Lib_System_4XX_InitialSetUpRCCRCC256:
L___Lib_System_4XX_InitialSetUpRCCRCC254:
L___Lib_System_4XX_InitialSetUpRCCRCC252:
L___Lib_System_4XX_InitialSetUpRCCRCC250:
L___Lib_System_4XX_InitialSetUpRCCRCC248:
;__Lib_System_4XX.c, 503 :: 		
0x490A	0xE0C3    B	L___Lib_System_4XX_InitialSetUpRCCRCC259
L___Lib_System_4XX_InitialSetUpRCCRCC246:
;__Lib_System_4XX.c, 504 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x490C	0x2801    CMP	R0, #1
0x490E	0xF0408051  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC260
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 505 :: 		
0x4912	0x4851    LDR	R0, [PC, #324]
0x4914	0x4281    CMP	R1, R0
0x4916	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC261
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 506 :: 		
0x4918	0x484E    LDR	R0, [PC, #312]
0x491A	0x6800    LDR	R0, [R0, #0]
0x491C	0xF0400107  ORR	R1, R0, #7
0x4920	0x484C    LDR	R0, [PC, #304]
0x4922	0x6001    STR	R1, [R0, #0]
0x4924	0xE045    B	L___Lib_System_4XX_InitialSetUpRCCRCC262
L___Lib_System_4XX_InitialSetUpRCCRCC261:
;__Lib_System_4XX.c, 507 :: 		
; Fosc_kHz start address is: 4 (R1)
0x4926	0x4851    LDR	R0, [PC, #324]
0x4928	0x4281    CMP	R1, R0
0x492A	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC263
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 508 :: 		
0x492C	0x4849    LDR	R0, [PC, #292]
0x492E	0x6800    LDR	R0, [R0, #0]
0x4930	0xF0400106  ORR	R1, R0, #6
0x4934	0x4847    LDR	R0, [PC, #284]
0x4936	0x6001    STR	R1, [R0, #0]
0x4938	0xE03B    B	L___Lib_System_4XX_InitialSetUpRCCRCC264
L___Lib_System_4XX_InitialSetUpRCCRCC263:
;__Lib_System_4XX.c, 509 :: 		
; Fosc_kHz start address is: 4 (R1)
0x493A	0x4848    LDR	R0, [PC, #288]
0x493C	0x4281    CMP	R1, R0
0x493E	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC265
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 510 :: 		
0x4940	0x4844    LDR	R0, [PC, #272]
0x4942	0x6800    LDR	R0, [R0, #0]
0x4944	0xF0400105  ORR	R1, R0, #5
0x4948	0x4842    LDR	R0, [PC, #264]
0x494A	0x6001    STR	R1, [R0, #0]
0x494C	0xE031    B	L___Lib_System_4XX_InitialSetUpRCCRCC266
L___Lib_System_4XX_InitialSetUpRCCRCC265:
;__Lib_System_4XX.c, 511 :: 		
; Fosc_kHz start address is: 4 (R1)
0x494E	0x4846    LDR	R0, [PC, #280]
0x4950	0x4281    CMP	R1, R0
0x4952	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC267
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 512 :: 		
0x4954	0x483F    LDR	R0, [PC, #252]
0x4956	0x6800    LDR	R0, [R0, #0]
0x4958	0xF0400104  ORR	R1, R0, #4
0x495C	0x483D    LDR	R0, [PC, #244]
0x495E	0x6001    STR	R1, [R0, #0]
0x4960	0xE027    B	L___Lib_System_4XX_InitialSetUpRCCRCC268
L___Lib_System_4XX_InitialSetUpRCCRCC267:
;__Lib_System_4XX.c, 513 :: 		
; Fosc_kHz start address is: 4 (R1)
0x4962	0xF24D20F0  MOVW	R0, #54000
0x4966	0x4281    CMP	R1, R0
0x4968	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC269
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 514 :: 		
0x496A	0x483A    LDR	R0, [PC, #232]
0x496C	0x6800    LDR	R0, [R0, #0]
0x496E	0xF0400103  ORR	R1, R0, #3
0x4972	0x4838    LDR	R0, [PC, #224]
0x4974	0x6001    STR	R1, [R0, #0]
0x4976	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC270
L___Lib_System_4XX_InitialSetUpRCCRCC269:
;__Lib_System_4XX.c, 515 :: 		
; Fosc_kHz start address is: 4 (R1)
0x4978	0xF64840A0  MOVW	R0, #36000
0x497C	0x4281    CMP	R1, R0
0x497E	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC271
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 516 :: 		
0x4980	0x4834    LDR	R0, [PC, #208]
0x4982	0x6800    LDR	R0, [R0, #0]
0x4984	0xF0400102  ORR	R1, R0, #2
0x4988	0x4832    LDR	R0, [PC, #200]
0x498A	0x6001    STR	R1, [R0, #0]
0x498C	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC272
L___Lib_System_4XX_InitialSetUpRCCRCC271:
;__Lib_System_4XX.c, 517 :: 		
; Fosc_kHz start address is: 4 (R1)
0x498E	0xF2446050  MOVW	R0, #18000
0x4992	0x4281    CMP	R1, R0
0x4994	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC273
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 518 :: 		
0x4996	0x482F    LDR	R0, [PC, #188]
0x4998	0x6800    LDR	R0, [R0, #0]
0x499A	0xF0400101  ORR	R1, R0, #1
0x499E	0x482D    LDR	R0, [PC, #180]
0x49A0	0x6001    STR	R1, [R0, #0]
0x49A2	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC274
L___Lib_System_4XX_InitialSetUpRCCRCC273:
;__Lib_System_4XX.c, 520 :: 		
0x49A4	0x482B    LDR	R0, [PC, #172]
0x49A6	0x6801    LDR	R1, [R0, #0]
0x49A8	0xF06F0007  MVN	R0, #7
0x49AC	0x4001    ANDS	R1, R0
0x49AE	0x4829    LDR	R0, [PC, #164]
0x49B0	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC274:
L___Lib_System_4XX_InitialSetUpRCCRCC272:
L___Lib_System_4XX_InitialSetUpRCCRCC270:
L___Lib_System_4XX_InitialSetUpRCCRCC268:
L___Lib_System_4XX_InitialSetUpRCCRCC266:
L___Lib_System_4XX_InitialSetUpRCCRCC264:
L___Lib_System_4XX_InitialSetUpRCCRCC262:
;__Lib_System_4XX.c, 521 :: 		
0x49B2	0xE06F    B	L___Lib_System_4XX_InitialSetUpRCCRCC275
L___Lib_System_4XX_InitialSetUpRCCRCC260:
;__Lib_System_4XX.c, 522 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x49B4	0x2800    CMP	R0, #0
0x49B6	0xF040806D  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC276
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 523 :: 		
0x49BA	0x482D    LDR	R0, [PC, #180]
0x49BC	0x4281    CMP	R1, R0
0x49BE	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC277
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 524 :: 		
0x49C0	0x4824    LDR	R0, [PC, #144]
0x49C2	0x6800    LDR	R0, [R0, #0]
0x49C4	0xF0400107  ORR	R1, R0, #7
0x49C8	0x4822    LDR	R0, [PC, #136]
0x49CA	0x6001    STR	R1, [R0, #0]
0x49CC	0xE062    B	L___Lib_System_4XX_InitialSetUpRCCRCC278
L___Lib_System_4XX_InitialSetUpRCCRCC277:
;__Lib_System_4XX.c, 525 :: 		
; Fosc_kHz start address is: 4 (R1)
0x49CE	0x4825    LDR	R0, [PC, #148]
0x49D0	0x4281    CMP	R1, R0
0x49D2	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC279
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 526 :: 		
0x49D4	0x481F    LDR	R0, [PC, #124]
0x49D6	0x6800    LDR	R0, [R0, #0]
0x49D8	0xF0400106  ORR	R1, R0, #6
0x49DC	0x481D    LDR	R0, [PC, #116]
0x49DE	0x6001    STR	R1, [R0, #0]
0x49E0	0xE058    B	L___Lib_System_4XX_InitialSetUpRCCRCC280
L___Lib_System_4XX_InitialSetUpRCCRCC279:
;__Lib_System_4XX.c, 527 :: 		
; Fosc_kHz start address is: 4 (R1)
0x49E2	0x4824    LDR	R0, [PC, #144]
0x49E4	0x4281    CMP	R1, R0
0x49E6	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC281
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 528 :: 		
0x49E8	0x481A    LDR	R0, [PC, #104]
0x49EA	0x6800    LDR	R0, [R0, #0]
0x49EC	0xF0400105  ORR	R1, R0, #5
0x49F0	0x4818    LDR	R0, [PC, #96]
0x49F2	0x6001    STR	R1, [R0, #0]
0x49F4	0xE04E    B	L___Lib_System_4XX_InitialSetUpRCCRCC282
L___Lib_System_4XX_InitialSetUpRCCRCC281:
;__Lib_System_4XX.c, 529 :: 		
; Fosc_kHz start address is: 4 (R1)
0x49F6	0xF5B14F7A  CMP	R1, #64000
0x49FA	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC283
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 530 :: 		
0x49FC	0x4815    LDR	R0, [PC, #84]
0x49FE	0x6800    LDR	R0, [R0, #0]
0x4A00	0xF0400104  ORR	R1, R0, #4
0x4A04	0x4813    LDR	R0, [PC, #76]
0x4A06	0x6001    STR	R1, [R0, #0]
0x4A08	0xE044    B	L___Lib_System_4XX_InitialSetUpRCCRCC284
L___Lib_System_4XX_InitialSetUpRCCRCC283:
;__Lib_System_4XX.c, 531 :: 		
; Fosc_kHz start address is: 4 (R1)
0x4A0A	0xF64B3080  MOVW	R0, #48000
0x4A0E	0x4281    CMP	R1, R0
0x4A10	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC285
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 532 :: 		
0x4A12	0x4810    LDR	R0, [PC, #64]
0x4A14	0x6800    LDR	R0, [R0, #0]
0x4A16	0xF0400103  ORR	R1, R0, #3
0x4A1A	0x480E    LDR	R0, [PC, #56]
0x4A1C	0x6001    STR	R1, [R0, #0]
0x4A1E	0xE039    B	L___Lib_System_4XX_InitialSetUpRCCRCC286
L___Lib_System_4XX_InitialSetUpRCCRCC285:
;__Lib_System_4XX.c, 533 :: 		
; Fosc_kHz start address is: 4 (R1)
0x4A20	0xF5B14FFA  CMP	R1, #32000
0x4A24	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC287
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 534 :: 		
0x4A26	0x480B    LDR	R0, [PC, #44]
0x4A28	0x6800    LDR	R0, [R0, #0]
0x4A2A	0xF0400102  ORR	R1, R0, #2
0x4A2E	0x4809    LDR	R0, [PC, #36]
0x4A30	0x6001    STR	R1, [R0, #0]
0x4A32	0xE02F    B	L___Lib_System_4XX_InitialSetUpRCCRCC288
L___Lib_System_4XX_InitialSetUpRCCRCC287:
;__Lib_System_4XX.c, 535 :: 		
; Fosc_kHz start address is: 4 (R1)
0x4A34	0xF5B15F7A  CMP	R1, #16000
0x4A38	0xD925    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC289
0x4A3A	0xE01D    B	#58
0x4A3C	0x00800101  	#16842880
0x4A40	0x54190440  	#71324697
0x4A44	0x94020060  	#6329346
0x4A48	0x00030000  	#3
0x4A4C	0x90400002  	#168000
0x4A50	0x49F00002  	#150000
0x4A54	0x3C004002  	FLASH_ACR+0
0x4A58	0xD4C00001  	#120000
0x4A5C	0x5F900001  	#90000
0x4A60	0x32800002  	#144000
0x4A64	0x77000001  	#96000
0x4A68	0x19400001  	#72000
0x4A6C	0xA5E00001  	#108000
0x4A70	0xB5800001  	#112000
0x4A74	0x38800001  	#80000
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 536 :: 		
0x4A78	0x482D    LDR	R0, [PC, #180]
0x4A7A	0x6800    LDR	R0, [R0, #0]
0x4A7C	0xF0400101  ORR	R1, R0, #1
0x4A80	0x482B    LDR	R0, [PC, #172]
0x4A82	0x6001    STR	R1, [R0, #0]
0x4A84	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC290
L___Lib_System_4XX_InitialSetUpRCCRCC289:
;__Lib_System_4XX.c, 538 :: 		
0x4A86	0x482A    LDR	R0, [PC, #168]
0x4A88	0x6801    LDR	R1, [R0, #0]
0x4A8A	0xF06F0007  MVN	R0, #7
0x4A8E	0x4001    ANDS	R1, R0
0x4A90	0x4827    LDR	R0, [PC, #156]
0x4A92	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC290:
L___Lib_System_4XX_InitialSetUpRCCRCC288:
L___Lib_System_4XX_InitialSetUpRCCRCC286:
L___Lib_System_4XX_InitialSetUpRCCRCC284:
L___Lib_System_4XX_InitialSetUpRCCRCC282:
L___Lib_System_4XX_InitialSetUpRCCRCC280:
L___Lib_System_4XX_InitialSetUpRCCRCC278:
;__Lib_System_4XX.c, 539 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC276:
L___Lib_System_4XX_InitialSetUpRCCRCC275:
L___Lib_System_4XX_InitialSetUpRCCRCC259:
L___Lib_System_4XX_InitialSetUpRCCRCC245:
;__Lib_System_4XX.c, 541 :: 		
0x4A94	0x2101    MOVS	R1, #1
0x4A96	0xB249    SXTB	R1, R1
0x4A98	0x4826    LDR	R0, [PC, #152]
0x4A9A	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 542 :: 		
0x4A9C	0x4826    LDR	R0, [PC, #152]
0x4A9E	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 544 :: 		
0x4AA0	0xF7FFFD7E  BL	__Lib_System_4XX_SystemClockSetDefault+0
;__Lib_System_4XX.c, 546 :: 		
0x4AA4	0x4825    LDR	R0, [PC, #148]
0x4AA6	0x6003    STR	R3, [R0, #0]
; ulRCC_PLLCFGR end address is: 12 (R3)
;__Lib_System_4XX.c, 547 :: 		
0x4AA8	0x4825    LDR	R0, [PC, #148]
0x4AAA	0x6004    STR	R4, [R0, #0]
;__Lib_System_4XX.c, 548 :: 		
0x4AAC	0x4825    LDR	R0, [PC, #148]
0x4AAE	0xEA020100  AND	R1, R2, R0, LSL #0
0x4AB2	0x4825    LDR	R0, [PC, #148]
0x4AB4	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 550 :: 		
0x4AB6	0xF0020001  AND	R0, R2, #1
0x4ABA	0xB140    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC2102
; ulRCC_CFGR end address is: 16 (R4)
; ulRCC_CR end address is: 8 (R2)
0x4ABC	0x4621    MOV	R1, R4
;__Lib_System_4XX.c, 551 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC292:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x4ABE	0x4822    LDR	R0, [PC, #136]
0x4AC0	0x6800    LDR	R0, [R0, #0]
0x4AC2	0xF0000002  AND	R0, R0, #2
0x4AC6	0x2800    CMP	R0, #0
0x4AC8	0xD100    BNE	L___Lib_System_4XX_InitialSetUpRCCRCC293
;__Lib_System_4XX.c, 552 :: 		
0x4ACA	0xE7F8    B	L___Lib_System_4XX_InitialSetUpRCCRCC292
L___Lib_System_4XX_InitialSetUpRCCRCC293:
;__Lib_System_4XX.c, 553 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x4ACC	0xE000    B	L___Lib_System_4XX_InitialSetUpRCCRCC291
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC2102:
;__Lib_System_4XX.c, 550 :: 		
0x4ACE	0x4621    MOV	R1, R4
;__Lib_System_4XX.c, 553 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC291:
;__Lib_System_4XX.c, 555 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x4AD0	0xF4023080  AND	R0, R2, #65536
0x4AD4	0xB148    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC2103
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
;__Lib_System_4XX.c, 556 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC295:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 4 (R1)
0x4AD6	0x481C    LDR	R0, [PC, #112]
0x4AD8	0x6800    LDR	R0, [R0, #0]
0x4ADA	0xF4003000  AND	R0, R0, #131072
0x4ADE	0xB900    CBNZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC296
;__Lib_System_4XX.c, 557 :: 		
0x4AE0	0xE7F9    B	L___Lib_System_4XX_InitialSetUpRCCRCC295
L___Lib_System_4XX_InitialSetUpRCCRCC296:
;__Lib_System_4XX.c, 558 :: 		
0x4AE2	0x9201    STR	R2, [SP, #4]
; ulRCC_CFGR end address is: 4 (R1)
0x4AE4	0x460A    MOV	R2, R1
0x4AE6	0x9901    LDR	R1, [SP, #4]
0x4AE8	0xE002    B	L___Lib_System_4XX_InitialSetUpRCCRCC294
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC2103:
;__Lib_System_4XX.c, 555 :: 		
0x4AEA	0x9101    STR	R1, [SP, #4]
0x4AEC	0x4611    MOV	R1, R2
0x4AEE	0x9A01    LDR	R2, [SP, #4]
;__Lib_System_4XX.c, 558 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC294:
;__Lib_System_4XX.c, 560 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x4AF0	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x4AF4	0xB170    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC2104
;__Lib_System_4XX.c, 561 :: 		
0x4AF6	0x4814    LDR	R0, [PC, #80]
0x4AF8	0x6800    LDR	R0, [R0, #0]
0x4AFA	0xF0407180  ORR	R1, R0, #16777216
0x4AFE	0x4812    LDR	R0, [PC, #72]
0x4B00	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x4B02	0x4611    MOV	R1, R2
;__Lib_System_4XX.c, 562 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC298:
; ulRCC_CFGR start address is: 4 (R1)
0x4B04	0x4810    LDR	R0, [PC, #64]
0x4B06	0x6800    LDR	R0, [R0, #0]
0x4B08	0xF0007000  AND	R0, R0, #33554432
0x4B0C	0xB900    CBNZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC299
;__Lib_System_4XX.c, 563 :: 		
0x4B0E	0xE7F9    B	L___Lib_System_4XX_InitialSetUpRCCRCC298
L___Lib_System_4XX_InitialSetUpRCCRCC299:
;__Lib_System_4XX.c, 564 :: 		
0x4B10	0x460A    MOV	R2, R1
0x4B12	0xE7FF    B	L___Lib_System_4XX_InitialSetUpRCCRCC297
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_4XX_InitialSetUpRCCRCC2104:
;__Lib_System_4XX.c, 560 :: 		
;__Lib_System_4XX.c, 564 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC297:
;__Lib_System_4XX.c, 567 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC2100:
; ulRCC_CFGR start address is: 8 (R2)
0x4B14	0x480A    LDR	R0, [PC, #40]
0x4B16	0x6800    LDR	R0, [R0, #0]
0x4B18	0xF000010C  AND	R1, R0, #12
0x4B1C	0x0090    LSLS	R0, R2, #2
0x4B1E	0xF000000C  AND	R0, R0, #12
0x4B22	0x4281    CMP	R1, R0
0x4B24	0xD000    BEQ	L___Lib_System_4XX_InitialSetUpRCCRCC2101
;__Lib_System_4XX.c, 568 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x4B26	0xE7F5    B	L___Lib_System_4XX_InitialSetUpRCCRCC2100
L___Lib_System_4XX_InitialSetUpRCCRCC2101:
;__Lib_System_4XX.c, 570 :: 		
L_end_InitialSetUpRCCRCC2:
0x4B28	0xF8DDE000  LDR	LR, [SP, #0]
0x4B2C	0xB002    ADD	SP, SP, #8
0x4B2E	0x4770    BX	LR
0x4B30	0x3C004002  	FLASH_ACR+0
0x4B34	0x80204247  	FLASH_ACR+0
0x4B38	0x80244247  	FLASH_ACR+0
0x4B3C	0x38044002  	RCC_PLLCFGR+0
0x4B40	0x38084002  	RCC_CFGR+0
0x4B44	0xFFFF000F  	#1048575
0x4B48	0x38004002  	RCC_CR+0
; end of __Lib_System_4XX_InitialSetUpRCCRCC2
__Lib_System_4XX_SystemClockSetDefault:
;__Lib_System_4XX.c, 444 :: 		
0x45A0	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 447 :: 		
0x45A2	0x480D    LDR	R0, [PC, #52]
0x45A4	0x6800    LDR	R0, [R0, #0]
0x45A6	0xF0400101  ORR	R1, R0, #1
0x45AA	0x480B    LDR	R0, [PC, #44]
0x45AC	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 450 :: 		
0x45AE	0x2100    MOVS	R1, #0
0x45B0	0x480A    LDR	R0, [PC, #40]
0x45B2	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 453 :: 		
0x45B4	0x4808    LDR	R0, [PC, #32]
0x45B6	0x6801    LDR	R1, [R0, #0]
0x45B8	0x4809    LDR	R0, [PC, #36]
0x45BA	0x4001    ANDS	R1, R0
0x45BC	0x4806    LDR	R0, [PC, #24]
0x45BE	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 456 :: 		
0x45C0	0x4908    LDR	R1, [PC, #32]
0x45C2	0x4809    LDR	R0, [PC, #36]
0x45C4	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 459 :: 		
0x45C6	0x4804    LDR	R0, [PC, #16]
0x45C8	0x6801    LDR	R1, [R0, #0]
0x45CA	0xF46F2080  MVN	R0, #262144
0x45CE	0x4001    ANDS	R1, R0
0x45D0	0x4801    LDR	R0, [PC, #4]
0x45D2	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 463 :: 		
L_end_SystemClockSetDefault:
0x45D4	0xB001    ADD	SP, SP, #4
0x45D6	0x4770    BX	LR
0x45D8	0x38004002  	RCC_CR+0
0x45DC	0x38084002  	RCC_CFGR+0
0x45E0	0xFFFFFEF6  	#-17367041
0x45E4	0x30102400  	#603992080
0x45E8	0x38044002  	RCC_PLLCFGR+0
; end of __Lib_System_4XX_SystemClockSetDefault
__Lib_System_4XX_InitialSetUpFosc:
;__Lib_System_4XX.c, 382 :: 		
0x4B4C	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 383 :: 		
0x4B4E	0x4904    LDR	R1, [PC, #16]
0x4B50	0x4804    LDR	R0, [PC, #16]
0x4B52	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 384 :: 		
0x4B54	0x4904    LDR	R1, [PC, #16]
0x4B56	0x4805    LDR	R0, [PC, #20]
0x4B58	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 385 :: 		
L_end_InitialSetUpFosc:
0x4B5A	0xB001    ADD	SP, SP, #4
0x4B5C	0x4770    BX	LR
0x4B5E	0xBF00    NOP
0x4B60	0x90400002  	#168000
0x4B64	0x01D42000  	___System_CLOCK_IN_KHZ+0
0x4B68	0x00030000  	#3
0x4B6C	0x02082000  	__VOLTAGE_RANGE+0
; end of __Lib_System_4XX_InitialSetUpFosc
___GenExcept:
;__Lib_System_4XX.c, 327 :: 		
0x4780	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 328 :: 		
L___GenExcept30:
0x4782	0xE7FE    B	L___GenExcept30
;__Lib_System_4XX.c, 329 :: 		
L_end___GenExcept:
0x4784	0xB001    ADD	SP, SP, #4
0x4786	0x4770    BX	LR
; end of ___GenExcept
___EnableFPU:
;__Lib_System_4XX.c, 360 :: 		
0x4798	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 363 :: 		
0x479A	0xF64E5088  MOVW	R0, #60808
;__Lib_System_4XX.c, 364 :: 		
0x479E	0xF2CE0000  MOVT	R0, #57344
;__Lib_System_4XX.c, 366 :: 		
0x47A2	0x6801    LDR	R1, [R0, #0]
;__Lib_System_4XX.c, 368 :: 		
0x47A4	0xF4410170  ORR	R1, R1, #15728640
;__Lib_System_4XX.c, 370 :: 		
0x47A8	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 372 :: 		
0x47AA	0xBF00    NOP
;__Lib_System_4XX.c, 373 :: 		
0x47AC	0xBF00    NOP
;__Lib_System_4XX.c, 374 :: 		
0x47AE	0xBF00    NOP
;__Lib_System_4XX.c, 375 :: 		
0x47B0	0xBF00    NOP
;__Lib_System_4XX.c, 377 :: 		
0x47B2	0xEEF10A10  VMRS	R0, FPSCR
;__Lib_System_4XX.c, 378 :: 		
0x47B6	0xF4400040  ORR	R0, R0, #12582912
;__Lib_System_4XX.c, 379 :: 		
0x47BA	0xEEE10A10  VMSR	FPSCR, R0
;__Lib_System_4XX.c, 380 :: 		
L_end___EnableFPU:
0x47BE	0xB001    ADD	SP, SP, #4
0x47C0	0x4770    BX	LR
; end of ___EnableFPU
0x70F8	0xB500    PUSH	(R14)
0x70FA	0xF8DFB014  LDR	R11, [PC, #20]
0x70FE	0xF8DFA014  LDR	R10, [PC, #20]
0x7102	0xF8DFC014  LDR	R12, [PC, #20]
0x7106	0xF7FDFB31  BL	18284
0x710A	0xBD00    POP	(R15)
0x710C	0x4770    BX	LR
0x710E	0xBF00    NOP
0x7110	0x00002000  	#536870912
0x7114	0x00DC2000  	#536871132
0x7118	0x6F380000  	#28472
0x7178	0xB500    PUSH	(R14)
0x717A	0xF8DFB010  LDR	R11, [PC, #16]
0x717E	0xF8DFA010  LDR	R10, [PC, #16]
0x7182	0xF7FDF9EF  BL	17764
0x7186	0xBD00    POP	(R15)
0x7188	0x4770    BX	LR
0x718A	0xBF00    NOP
0x718C	0x00002000  	#536870912
0x7190	0x02682000  	#536871528
_Timer2_interrupt:
;pressure_main.c, 89 :: 		void Timer2_interrupt() iv IVT_INT_TIM2 {
;pressure_main.c, 90 :: 		TIM2_SR.UIF = 0;
0x4788	0x2100    MOVS	R1, #0
0x478A	0xB249    SXTB	R1, R1
0x478C	0x4801    LDR	R0, [PC, #4]
0x478E	0x6001    STR	R1, [R0, #0]
;pressure_main.c, 92 :: 		}
L_end_Timer2_interrupt:
0x4790	0x4770    BX	LR
0x4792	0xBF00    NOP
0x4794	0x02004200  	TIM2_SR+0
; end of _Timer2_interrupt
;__Lib_FT5XX6_gesture_decoder.c,10 :: __Lib_FT5XX6_gesture_decoder__TC_NONE_array [4]
0x0ED4	0x00000000 ;__Lib_FT5XX6_gesture_decoder__TC_NONE_array+0
; end of __Lib_FT5XX6_gesture_decoder__TC_NONE_array
;__Lib_FT5XX6_gesture_decoder.c,14 :: __Lib_FT5XX6_gesture_decoder__TC_FT5X46_array [4]
0x44D4	0x1C181410 ;__Lib_FT5XX6_gesture_decoder__TC_FT5X46_array+0
; end of __Lib_FT5XX6_gesture_decoder__TC_FT5X46_array
;__Lib_FT5XX6_gesture_decoder.c,11 :: __Lib_FT5XX6_gesture_decoder__TC_FT5X06_array [4]
0x463C	0x1014181C ;__Lib_FT5XX6_gesture_decoder__TC_FT5X06_array+0
; end of __Lib_FT5XX6_gesture_decoder__TC_FT5X06_array
;__Lib_FT5XX6_gesture_decoder.c,12 :: __Lib_FT5XX6_gesture_decoder__TC_FT5X16_array [4]
0x472C	0x1014181C ;__Lib_FT5XX6_gesture_decoder__TC_FT5X16_array+0
; end of __Lib_FT5XX6_gesture_decoder__TC_FT5X16_array
;pressure_resources.c,1 :: _Tahoma26x33_Regular [6992]
0x4B70	0x00200000 ;_Tahoma26x33_Regular+0
0x4B74	0x2021007F ;_Tahoma26x33_Regular+4
0x4B78	0x00018803 ;_Tahoma26x33_Regular+8
0x4B7C	0x0001A906 ;_Tahoma26x33_Regular+12
0x4B80	0x0001CA0A ;_Tahoma26x33_Regular+16
0x4B84	0x00020C12 ;_Tahoma26x33_Regular+20
0x4B88	0x00026F0E ;_Tahoma26x33_Regular+24
0x4B8C	0x0002B119 ;_Tahoma26x33_Regular+28
0x4B90	0x00033513 ;_Tahoma26x33_Regular+32
0x4B94	0x00039804 ;_Tahoma26x33_Regular+36
0x4B98	0x0003B909 ;_Tahoma26x33_Regular+40
0x4B9C	0x0003FB09 ;_Tahoma26x33_Regular+44
0x4BA0	0x00043D0E ;_Tahoma26x33_Regular+48
0x4BA4	0x00047F12 ;_Tahoma26x33_Regular+52
0x4BA8	0x0004E207 ;_Tahoma26x33_Regular+56
0x4BAC	0x00050308 ;_Tahoma26x33_Regular+60
0x4BB0	0x00052406 ;_Tahoma26x33_Regular+64
0x4BB4	0x0005450A ;_Tahoma26x33_Regular+68
0x4BB8	0x0005870E ;_Tahoma26x33_Regular+72
0x4BBC	0x0005C90E ;_Tahoma26x33_Regular+76
0x4BC0	0x00060B0E ;_Tahoma26x33_Regular+80
0x4BC4	0x00064D0D ;_Tahoma26x33_Regular+84
0x4BC8	0x00068F0E ;_Tahoma26x33_Regular+88
0x4BCC	0x0006D10E ;_Tahoma26x33_Regular+92
0x4BD0	0x0007130E ;_Tahoma26x33_Regular+96
0x4BD4	0x0007550D ;_Tahoma26x33_Regular+100
0x4BD8	0x0007970E ;_Tahoma26x33_Regular+104
0x4BDC	0x0007D90E ;_Tahoma26x33_Regular+108
0x4BE0	0x00081B06 ;_Tahoma26x33_Regular+112
0x4BE4	0x00083C07 ;_Tahoma26x33_Regular+116
0x4BE8	0x00085D11 ;_Tahoma26x33_Regular+120
0x4BEC	0x0008C012 ;_Tahoma26x33_Regular+124
0x4BF0	0x00092311 ;_Tahoma26x33_Regular+128
0x4BF4	0x0009860C ;_Tahoma26x33_Regular+132
0x4BF8	0x0009C817 ;_Tahoma26x33_Regular+136
0x4BFC	0x000A2B10 ;_Tahoma26x33_Regular+140
0x4C00	0x000A6D0F ;_Tahoma26x33_Regular+144
0x4C04	0x000AAF0F ;_Tahoma26x33_Regular+148
0x4C08	0x000AF111 ;_Tahoma26x33_Regular+152
0x4C0C	0x000B540E ;_Tahoma26x33_Regular+156
0x4C10	0x000B960E ;_Tahoma26x33_Regular+160
0x4C14	0x000BD811 ;_Tahoma26x33_Regular+164
0x4C18	0x000C3B10 ;_Tahoma26x33_Regular+168
0x4C1C	0x000C7D0A ;_Tahoma26x33_Regular+172
0x4C20	0x000CBF09 ;_Tahoma26x33_Regular+176
0x4C24	0x000D0110 ;_Tahoma26x33_Regular+180
0x4C28	0x000D430D ;_Tahoma26x33_Regular+184
0x4C2C	0x000D8513 ;_Tahoma26x33_Regular+188
0x4C30	0x000DE810 ;_Tahoma26x33_Regular+192
0x4C34	0x000E2A12 ;_Tahoma26x33_Regular+196
0x4C38	0x000E8D0F ;_Tahoma26x33_Regular+200
0x4C3C	0x000ECF12 ;_Tahoma26x33_Regular+204
0x4C40	0x000F3211 ;_Tahoma26x33_Regular+208
0x4C44	0x000F950E ;_Tahoma26x33_Regular+212
0x4C48	0x000FD711 ;_Tahoma26x33_Regular+216
0x4C4C	0x00103A10 ;_Tahoma26x33_Regular+220
0x4C50	0x00107C10 ;_Tahoma26x33_Regular+224
0x4C54	0x0010BE18 ;_Tahoma26x33_Regular+228
0x4C58	0x00112110 ;_Tahoma26x33_Regular+232
0x4C5C	0x00116311 ;_Tahoma26x33_Regular+236
0x4C60	0x0011C60E ;_Tahoma26x33_Regular+240
0x4C64	0x00120809 ;_Tahoma26x33_Regular+244
0x4C68	0x00124A0B ;_Tahoma26x33_Regular+248
0x4C6C	0x00128C08 ;_Tahoma26x33_Regular+252
0x4C70	0x0012AD12 ;_Tahoma26x33_Regular+256
0x4C74	0x0013100F ;_Tahoma26x33_Regular+260
0x4C78	0x00135209 ;_Tahoma26x33_Regular+264
0x4C7C	0x0013940C ;_Tahoma26x33_Regular+268
0x4C80	0x0013D60E ;_Tahoma26x33_Regular+272
0x4C84	0x0014180B ;_Tahoma26x33_Regular+276
0x4C88	0x00145A0D ;_Tahoma26x33_Regular+280
0x4C8C	0x00149C0D ;_Tahoma26x33_Regular+284
0x4C90	0x0014DE09 ;_Tahoma26x33_Regular+288
0x4C94	0x0015200D ;_Tahoma26x33_Regular+292
0x4C98	0x0015620D ;_Tahoma26x33_Regular+296
0x4C9C	0x0015A405 ;_Tahoma26x33_Regular+300
0x4CA0	0x0015C506 ;_Tahoma26x33_Regular+304
0x4CA4	0x0015E60E ;_Tahoma26x33_Regular+308
0x4CA8	0x00162805 ;_Tahoma26x33_Regular+312
0x4CAC	0x00164915 ;_Tahoma26x33_Regular+316
0x4CB0	0x0016AC0D ;_Tahoma26x33_Regular+320
0x4CB4	0x0016EE0E ;_Tahoma26x33_Regular+324
0x4CB8	0x0017300E ;_Tahoma26x33_Regular+328
0x4CBC	0x0017720D ;_Tahoma26x33_Regular+332
0x4CC0	0x0017B40A ;_Tahoma26x33_Regular+336
0x4CC4	0x0017F60B ;_Tahoma26x33_Regular+340
0x4CC8	0x00183809 ;_Tahoma26x33_Regular+344
0x4CCC	0x00187A0D ;_Tahoma26x33_Regular+348
0x4CD0	0x0018BC0D ;_Tahoma26x33_Regular+352
0x4CD4	0x0018FE14 ;_Tahoma26x33_Regular+356
0x4CD8	0x0019610D ;_Tahoma26x33_Regular+360
0x4CDC	0x0019A30D ;_Tahoma26x33_Regular+364
0x4CE0	0x0019E50B ;_Tahoma26x33_Regular+368
0x4CE4	0x001A270C ;_Tahoma26x33_Regular+372
0x4CE8	0x001A6907 ;_Tahoma26x33_Regular+376
0x4CEC	0x001A8A0C ;_Tahoma26x33_Regular+380
0x4CF0	0x001ACC12 ;_Tahoma26x33_Regular+384
0x4CF4	0x001B2F07 ;_Tahoma26x33_Regular+388
0x4CF8	0x00000000 ;_Tahoma26x33_Regular+392
0x4CFC	0x00000000 ;_Tahoma26x33_Regular+396
0x4D00	0x00000000 ;_Tahoma26x33_Regular+400
0x4D04	0x00000000 ;_Tahoma26x33_Regular+404
0x4D08	0x00000000 ;_Tahoma26x33_Regular+408
0x4D0C	0x00000000 ;_Tahoma26x33_Regular+412
0x4D10	0x00000000 ;_Tahoma26x33_Regular+416
0x4D14	0x00000000 ;_Tahoma26x33_Regular+420
0x4D18	0x00000000 ;_Tahoma26x33_Regular+424
0x4D1C	0x00000000 ;_Tahoma26x33_Regular+428
0x4D20	0x38383838 ;_Tahoma26x33_Regular+432
0x4D24	0x38383838 ;_Tahoma26x33_Regular+436
0x4D28	0x38383838 ;_Tahoma26x33_Regular+440
0x4D2C	0x00383838 ;_Tahoma26x33_Regular+444
0x4D30	0x38383800 ;_Tahoma26x33_Regular+448
0x4D34	0x00000000 ;_Tahoma26x33_Regular+452
0x4D38	0x00000000 ;_Tahoma26x33_Regular+456
0x4D3C	0x00000000 ;_Tahoma26x33_Regular+460
0x4D40	0x00000000 ;_Tahoma26x33_Regular+464
0x4D44	0x039C0000 ;_Tahoma26x33_Regular+468
0x4D48	0x039C039C ;_Tahoma26x33_Regular+472
0x4D4C	0x039C039C ;_Tahoma26x33_Regular+476
0x4D50	0x039C039C ;_Tahoma26x33_Regular+480
0x4D54	0x00000108 ;_Tahoma26x33_Regular+484
0x4D58	0x00000000 ;_Tahoma26x33_Regular+488
0x4D5C	0x00000000 ;_Tahoma26x33_Regular+492
0x4D60	0x00000000 ;_Tahoma26x33_Regular+496
0x4D64	0x00000000 ;_Tahoma26x33_Regular+500
0x4D68	0x00000000 ;_Tahoma26x33_Regular+504
0x4D6C	0x00000000 ;_Tahoma26x33_Regular+508
0x4D70	0x00000000 ;_Tahoma26x33_Regular+512
0x4D74	0x00000000 ;_Tahoma26x33_Regular+516
0x4D78	0x00000000 ;_Tahoma26x33_Regular+520
0x4D7C	0x00000000 ;_Tahoma26x33_Regular+524
0x4D80	0x00000000 ;_Tahoma26x33_Regular+528
0x4D84	0x00000000 ;_Tahoma26x33_Regular+532
0x4D88	0x00000000 ;_Tahoma26x33_Regular+536
0x4D8C	0x00000000 ;_Tahoma26x33_Regular+540
0x4D90	0x00C60000 ;_Tahoma26x33_Regular+544
0x4D94	0x0000C600 ;_Tahoma26x33_Regular+548
0x4D98	0x63000063 ;_Tahoma26x33_Regular+552
0x4D9C	0x00630000 ;_Tahoma26x33_Regular+556
0x4DA0	0xF0006300 ;_Tahoma26x33_Regular+560
0x4DA4	0xFFF003FF ;_Tahoma26x33_Regular+564
0x4DA8	0x00318003 ;_Tahoma26x33_Regular+568
0x4DAC	0xC0003180 ;_Tahoma26x33_Regular+572
0x4DB0	0x18C00018 ;_Tahoma26x33_Regular+576
0x4DB4	0x0018C000 ;_Tahoma26x33_Regular+580
0x4DB8	0xFC00FFFC ;_Tahoma26x33_Regular+584
0x4DBC	0x0C6000FF ;_Tahoma26x33_Regular+588
0x4DC0	0x000C6000 ;_Tahoma26x33_Regular+592
0x4DC4	0x30000C60 ;_Tahoma26x33_Regular+596
0x4DC8	0x06300006 ;_Tahoma26x33_Regular+600
0x4DCC	0x00000000 ;_Tahoma26x33_Regular+604
0x4DD0	0x00000000 ;_Tahoma26x33_Regular+608
0x4DD4	0x00000000 ;_Tahoma26x33_Regular+612
0x4DD8	0x00000000 ;_Tahoma26x33_Regular+616
0x4DDC	0x00000000 ;_Tahoma26x33_Regular+620
0x4DE0	0x00000000 ;_Tahoma26x33_Regular+624
0x4DE4	0x00000000 ;_Tahoma26x33_Regular+628
0x4DE8	0x80000000 ;_Tahoma26x33_Regular+632
0x4DEC	0x80018001 ;_Tahoma26x33_Regular+636
0x4DF0	0xE0018001 ;_Tahoma26x33_Regular+640
0x4DF4	0x9C1FF80F ;_Tahoma26x33_Regular+644
0x4DF8	0x8E118E19 ;_Tahoma26x33_Regular+648
0x4DFC	0x9E018E01 ;_Tahoma26x33_Regular+652
0x4E00	0xF801FC01 ;_Tahoma26x33_Regular+656
0x4E04	0x801F800F ;_Tahoma26x33_Regular+660
0x4E08	0x8039803D ;_Tahoma26x33_Regular+664
0x4E0C	0x8E398239 ;_Tahoma26x33_Regular+668
0x4E10	0xF80FFE1D ;_Tahoma26x33_Regular+672
0x4E14	0x80018007 ;_Tahoma26x33_Regular+676
0x4E18	0x80018001 ;_Tahoma26x33_Regular+680
0x4E1C	0x00018001 ;_Tahoma26x33_Regular+684
0x4E20	0x00000000 ;_Tahoma26x33_Regular+688
0x4E24	0x00000000 ;_Tahoma26x33_Regular+692
0x4E28	0x00000000 ;_Tahoma26x33_Regular+696
0x4E2C	0x00000000 ;_Tahoma26x33_Regular+700
0x4E30	0x00000000 ;_Tahoma26x33_Regular+704
0x4E34	0x00000000 ;_Tahoma26x33_Regular+708
0x4E38	0x00000000 ;_Tahoma26x33_Regular+712
0x4E3C	0x0600F800 ;_Tahoma26x33_Regular+716
0x4E40	0x0301FC00 ;_Tahoma26x33_Regular+720
0x4E44	0x03018C00 ;_Tahoma26x33_Regular+724
0x4E48	0x01830600 ;_Tahoma26x33_Regular+728
0x4E4C	0x01830600 ;_Tahoma26x33_Regular+732
0x4E50	0x00C30600 ;_Tahoma26x33_Regular+736
0x4E54	0x00C30600 ;_Tahoma26x33_Regular+740
0x4E58	0x00630600 ;_Tahoma26x33_Regular+744
0x4E5C	0x7C630600 ;_Tahoma26x33_Regular+748
0x4E60	0xFE318C00 ;_Tahoma26x33_Regular+752
0x4E64	0xC631FC00 ;_Tahoma26x33_Regular+756
0x4E68	0x8318F800 ;_Tahoma26x33_Regular+760
0x4E6C	0x83180001 ;_Tahoma26x33_Regular+764
0x4E70	0x830C0001 ;_Tahoma26x33_Regular+768
0x4E74	0x830C0001 ;_Tahoma26x33_Regular+772
0x4E78	0x83060001 ;_Tahoma26x33_Regular+776
0x4E7C	0x83060001 ;_Tahoma26x33_Regular+780
0x4E80	0xC6030001 ;_Tahoma26x33_Regular+784
0x4E84	0xFE030000 ;_Tahoma26x33_Regular+788
0x4E88	0x7C018000 ;_Tahoma26x33_Regular+792
0x4E8C	0x00000000 ;_Tahoma26x33_Regular+796
0x4E90	0x00000000 ;_Tahoma26x33_Regular+800
0x4E94	0x00000000 ;_Tahoma26x33_Regular+804
0x4E98	0x00000000 ;_Tahoma26x33_Regular+808
0x4E9C	0x00000000 ;_Tahoma26x33_Regular+812
0x4EA0	0x00000000 ;_Tahoma26x33_Regular+816
0x4EA4	0x00000000 ;_Tahoma26x33_Regular+820
0x4EA8	0x00000000 ;_Tahoma26x33_Regular+824
0x4EAC	0x00000000 ;_Tahoma26x33_Regular+828
0x4EB0	0x00000000 ;_Tahoma26x33_Regular+832
0x4EB4	0x00000000 ;_Tahoma26x33_Regular+836
0x4EB8	0x03E00000 ;_Tahoma26x33_Regular+840
0x4EBC	0x0007F800 ;_Tahoma26x33_Regular+844
0x4EC0	0x1C000F38 ;_Tahoma26x33_Regular+848
0x4EC4	0x0E1C000E ;_Tahoma26x33_Regular+852
0x4EC8	0x000E1C00 ;_Tahoma26x33_Regular+856
0x4ECC	0x7800063C ;_Tahoma26x33_Regular+860
0x4ED0	0xE3F00007 ;_Tahoma26x33_Regular+864
0x4ED4	0x00E1F000 ;_Tahoma26x33_Regular+868
0x4ED8	0x9C00E3D8 ;_Tahoma26x33_Regular+872
0x4EDC	0xEF0E00E7 ;_Tahoma26x33_Regular+876
0x4EE0	0x007E0E00 ;_Tahoma26x33_Regular+880
0x4EE4	0x0E007C0E ;_Tahoma26x33_Regular+884
0x4EE8	0xF81E0078 ;_Tahoma26x33_Regular+888
0x4EEC	0x01FC3C00 ;_Tahoma26x33_Regular+892
0x4EF0	0xF003CFF8 ;_Tahoma26x33_Regular+896
0x4EF4	0x00000783 ;_Tahoma26x33_Regular+900
0x4EF8	0x00000000 ;_Tahoma26x33_Regular+904
0x4EFC	0x00000000 ;_Tahoma26x33_Regular+908
0x4F00	0x00000000 ;_Tahoma26x33_Regular+912
0x4F04	0x00000000 ;_Tahoma26x33_Regular+916
0x4F08	0x00000000 ;_Tahoma26x33_Regular+920
0x4F0C	0x0E0E0000 ;_Tahoma26x33_Regular+924
0x4F10	0x0E0E0E0E ;_Tahoma26x33_Regular+928
0x4F14	0x0000040E ;_Tahoma26x33_Regular+932
0x4F18	0x00000000 ;_Tahoma26x33_Regular+936
0x4F1C	0x00000000 ;_Tahoma26x33_Regular+940
0x4F20	0x00000000 ;_Tahoma26x33_Regular+944
0x4F24	0x00000000 ;_Tahoma26x33_Regular+948
0x4F28	0x00000000 ;_Tahoma26x33_Regular+952
0x4F2C	0x00000000 ;_Tahoma26x33_Regular+956
0x4F30	0x00000000 ;_Tahoma26x33_Regular+960
0x4F34	0xE001C000 ;_Tahoma26x33_Regular+964
0x4F38	0x38007000 ;_Tahoma26x33_Regular+968
0x4F3C	0x1C003800 ;_Tahoma26x33_Regular+972
0x4F40	0x1C001C00 ;_Tahoma26x33_Regular+976
0x4F44	0x0E001E00 ;_Tahoma26x33_Regular+980
0x4F48	0x0E000E00 ;_Tahoma26x33_Regular+984
0x4F4C	0x0E000E00 ;_Tahoma26x33_Regular+988
0x4F50	0x0E000E00 ;_Tahoma26x33_Regular+992
0x4F54	0x1E000E00 ;_Tahoma26x33_Regular+996
0x4F58	0x1C001C00 ;_Tahoma26x33_Regular+1000
0x4F5C	0x38001C00 ;_Tahoma26x33_Regular+1004
0x4F60	0x70003800 ;_Tahoma26x33_Regular+1008
0x4F64	0xC000E000 ;_Tahoma26x33_Regular+1012
0x4F68	0x00000001 ;_Tahoma26x33_Regular+1016
0x4F6C	0x00000000 ;_Tahoma26x33_Regular+1020
0x4F70	0x00000000 ;_Tahoma26x33_Regular+1024
0x4F74	0x0E000000 ;_Tahoma26x33_Regular+1028
0x4F78	0x38001C00 ;_Tahoma26x33_Regular+1032
0x4F7C	0x70007000 ;_Tahoma26x33_Regular+1036
0x4F80	0xE000E000 ;_Tahoma26x33_Regular+1040
0x4F84	0xE000E000 ;_Tahoma26x33_Regular+1044
0x4F88	0xC001C001 ;_Tahoma26x33_Regular+1048
0x4F8C	0xC001C001 ;_Tahoma26x33_Regular+1052
0x4F90	0xC001C001 ;_Tahoma26x33_Regular+1056
0x4F94	0xC001C001 ;_Tahoma26x33_Regular+1060
0x4F98	0xE001E001 ;_Tahoma26x33_Regular+1064
0x4F9C	0xE000E000 ;_Tahoma26x33_Regular+1068
0x4FA0	0x70007000 ;_Tahoma26x33_Regular+1072
0x4FA4	0x1C003800 ;_Tahoma26x33_Regular+1076
0x4FA8	0x00000E00 ;_Tahoma26x33_Regular+1080
0x4FAC	0x00000000 ;_Tahoma26x33_Regular+1084
0x4FB0	0x00000000 ;_Tahoma26x33_Regular+1088
0x4FB4	0x00000000 ;_Tahoma26x33_Regular+1092
0x4FB8	0x80018000 ;_Tahoma26x33_Regular+1096
0x4FBC	0x9C118801 ;_Tahoma26x33_Regular+1100
0x4FC0	0xC00FF039 ;_Tahoma26x33_Regular+1104
0x4FC4	0xF003C003 ;_Tahoma26x33_Regular+1108
0x4FC8	0x88399C0F ;_Tahoma26x33_Regular+1112
0x4FCC	0x80018011 ;_Tahoma26x33_Regular+1116
0x4FD0	0x00000001 ;_Tahoma26x33_Regular+1120
0x4FD4	0x00000000 ;_Tahoma26x33_Regular+1124
0x4FD8	0x00000000 ;_Tahoma26x33_Regular+1128
0x4FDC	0x00000000 ;_Tahoma26x33_Regular+1132
0x4FE0	0x00000000 ;_Tahoma26x33_Regular+1136
0x4FE4	0x00000000 ;_Tahoma26x33_Regular+1140
0x4FE8	0x00000000 ;_Tahoma26x33_Regular+1144
0x4FEC	0x00000000 ;_Tahoma26x33_Regular+1148
0x4FF0	0x00000000 ;_Tahoma26x33_Regular+1152
0x4FF4	0x00000000 ;_Tahoma26x33_Regular+1156
0x4FF8	0x00000000 ;_Tahoma26x33_Regular+1160
0x4FFC	0x00000000 ;_Tahoma26x33_Regular+1164
0x5000	0x00000000 ;_Tahoma26x33_Regular+1168
0x5004	0x00000000 ;_Tahoma26x33_Regular+1172
0x5008	0x00000000 ;_Tahoma26x33_Regular+1176
0x500C	0x00060000 ;_Tahoma26x33_Regular+1180
0x5010	0x00000600 ;_Tahoma26x33_Regular+1184
0x5014	0x06000006 ;_Tahoma26x33_Regular+1188
0x5018	0x00060000 ;_Tahoma26x33_Regular+1192
0x501C	0x00000600 ;_Tahoma26x33_Regular+1196
0x5020	0xFFFC0006 ;_Tahoma26x33_Regular+1200
0x5024	0x03FFFC03 ;_Tahoma26x33_Regular+1204
0x5028	0x00000600 ;_Tahoma26x33_Regular+1208
0x502C	0x06000006 ;_Tahoma26x33_Regular+1212
0x5030	0x00060000 ;_Tahoma26x33_Regular+1216
0x5034	0x00000600 ;_Tahoma26x33_Regular+1220
0x5038	0x06000006 ;_Tahoma26x33_Regular+1224
0x503C	0x00000000 ;_Tahoma26x33_Regular+1228
0x5040	0x00000000 ;_Tahoma26x33_Regular+1232
0x5044	0x00000000 ;_Tahoma26x33_Regular+1236
0x5048	0x00000000 ;_Tahoma26x33_Regular+1240
0x504C	0x00000000 ;_Tahoma26x33_Regular+1244
0x5050	0x00000000 ;_Tahoma26x33_Regular+1248
0x5054	0x00000000 ;_Tahoma26x33_Regular+1252
0x5058	0x00000000 ;_Tahoma26x33_Regular+1256
0x505C	0x00000000 ;_Tahoma26x33_Regular+1260
0x5060	0x00000000 ;_Tahoma26x33_Regular+1264
0x5064	0x00000000 ;_Tahoma26x33_Regular+1268
0x5068	0x38387800 ;_Tahoma26x33_Regular+1272
0x506C	0x0C1C1C18 ;_Tahoma26x33_Regular+1276
0x5070	0x0000060E ;_Tahoma26x33_Regular+1280
0x5074	0x00000000 ;_Tahoma26x33_Regular+1284
0x5078	0x00000000 ;_Tahoma26x33_Regular+1288
0x507C	0x00000000 ;_Tahoma26x33_Regular+1292
0x5080	0x00000000 ;_Tahoma26x33_Regular+1296
0x5084	0x0000FEFE ;_Tahoma26x33_Regular+1300
0x5088	0x00000000 ;_Tahoma26x33_Regular+1304
0x508C	0x00000000 ;_Tahoma26x33_Regular+1308
0x5090	0x00000000 ;_Tahoma26x33_Regular+1312
0x5094	0x00000000 ;_Tahoma26x33_Regular+1316
0x5098	0x00000000 ;_Tahoma26x33_Regular+1320
0x509C	0x00000000 ;_Tahoma26x33_Regular+1324
0x50A0	0x00000000 ;_Tahoma26x33_Regular+1328
0x50A4	0x00000000 ;_Tahoma26x33_Regular+1332
0x50A8	0x38000000 ;_Tahoma26x33_Regular+1336
0x50AC	0x00383838 ;_Tahoma26x33_Regular+1340
0x50B0	0x00000000 ;_Tahoma26x33_Regular+1344
0x50B4	0x00000000 ;_Tahoma26x33_Regular+1348
0x50B8	0x00000000 ;_Tahoma26x33_Regular+1352
0x50BC	0x00000000 ;_Tahoma26x33_Regular+1356
0x50C0	0x80030000 ;_Tahoma26x33_Regular+1360
0x50C4	0x80018003 ;_Tahoma26x33_Regular+1364
0x50C8	0xC0018001 ;_Tahoma26x33_Regular+1368
0x50CC	0xC000C000 ;_Tahoma26x33_Regular+1372
0x50D0	0x60006000 ;_Tahoma26x33_Regular+1376
0x50D4	0x30006000 ;_Tahoma26x33_Regular+1380
0x50D8	0x30003000 ;_Tahoma26x33_Regular+1384
0x50DC	0x18001800 ;_Tahoma26x33_Regular+1388
0x50E0	0x0C001800 ;_Tahoma26x33_Regular+1392
0x50E4	0x0C000C00 ;_Tahoma26x33_Regular+1396
0x50E8	0x06000600 ;_Tahoma26x33_Regular+1400
0x50EC	0x07000600 ;_Tahoma26x33_Regular+1404
0x50F0	0x00000300 ;_Tahoma26x33_Regular+1408
0x50F4	0x00000000 ;_Tahoma26x33_Regular+1412
0x50F8	0x00000000 ;_Tahoma26x33_Regular+1416
0x50FC	0x00000000 ;_Tahoma26x33_Regular+1420
0x5100	0x00000000 ;_Tahoma26x33_Regular+1424
0x5104	0xF803E000 ;_Tahoma26x33_Regular+1428
0x5108	0x1C0E380F ;_Tahoma26x33_Regular+1432
0x510C	0x0E1C1C1C ;_Tahoma26x33_Regular+1436
0x5110	0x0E380E38 ;_Tahoma26x33_Regular+1440
0x5114	0x0E380E38 ;_Tahoma26x33_Regular+1444
0x5118	0x0E380E38 ;_Tahoma26x33_Regular+1448
0x511C	0x0E380E38 ;_Tahoma26x33_Regular+1452
0x5120	0x1C380E38 ;_Tahoma26x33_Regular+1456
0x5124	0x381C1C1C ;_Tahoma26x33_Regular+1460
0x5128	0xE00FF80E ;_Tahoma26x33_Regular+1464
0x512C	0x00000003 ;_Tahoma26x33_Regular+1468
0x5130	0x00000000 ;_Tahoma26x33_Regular+1472
0x5134	0x00000000 ;_Tahoma26x33_Regular+1476
0x5138	0x00000000 ;_Tahoma26x33_Regular+1480
0x513C	0x00000000 ;_Tahoma26x33_Regular+1484
0x5140	0x00000000 ;_Tahoma26x33_Regular+1488
0x5144	0x00000000 ;_Tahoma26x33_Regular+1492
0x5148	0xC0038003 ;_Tahoma26x33_Regular+1496
0x514C	0xF803F803 ;_Tahoma26x33_Regular+1500
0x5150	0x80038003 ;_Tahoma26x33_Regular+1504
0x5154	0x80038003 ;_Tahoma26x33_Regular+1508
0x5158	0x80038003 ;_Tahoma26x33_Regular+1512
0x515C	0x80038003 ;_Tahoma26x33_Regular+1516
0x5160	0x80038003 ;_Tahoma26x33_Regular+1520
0x5164	0x80038003 ;_Tahoma26x33_Regular+1524
0x5168	0xF8038003 ;_Tahoma26x33_Regular+1528
0x516C	0x003FF83F ;_Tahoma26x33_Regular+1532
0x5170	0x00000000 ;_Tahoma26x33_Regular+1536
0x5174	0x00000000 ;_Tahoma26x33_Regular+1540
0x5178	0x00000000 ;_Tahoma26x33_Regular+1544
0x517C	0x00000000 ;_Tahoma26x33_Regular+1548
0x5180	0x00000000 ;_Tahoma26x33_Regular+1552
0x5184	0x00000000 ;_Tahoma26x33_Regular+1556
0x5188	0xFC03F000 ;_Tahoma26x33_Regular+1560
0x518C	0x040E1C07 ;_Tahoma26x33_Regular+1564
0x5190	0x001C001C ;_Tahoma26x33_Regular+1568
0x5194	0x001C001C ;_Tahoma26x33_Regular+1572
0x5198	0x000E001C ;_Tahoma26x33_Regular+1576
0x519C	0x8007000E ;_Tahoma26x33_Regular+1580
0x51A0	0xC003C007 ;_Tahoma26x33_Regular+1584
0x51A4	0x7000E001 ;_Tahoma26x33_Regular+1588
0x51A8	0x1C003800 ;_Tahoma26x33_Regular+1592
0x51AC	0xFC3FFC00 ;_Tahoma26x33_Regular+1596
0x51B0	0x0000003F ;_Tahoma26x33_Regular+1600
0x51B4	0x00000000 ;_Tahoma26x33_Regular+1604
0x51B8	0x00000000 ;_Tahoma26x33_Regular+1608
0x51BC	0x00000000 ;_Tahoma26x33_Regular+1612
0x51C0	0x00000000 ;_Tahoma26x33_Regular+1616
0x51C4	0x00000000 ;_Tahoma26x33_Regular+1620
0x51C8	0xF0000000 ;_Tahoma26x33_Regular+1624
0x51CC	0x1C0FFC03 ;_Tahoma26x33_Regular+1628
0x51D0	0x001C041E ;_Tahoma26x33_Regular+1632
0x51D4	0x001C001C ;_Tahoma26x33_Regular+1636
0x51D8	0xE00F001C ;_Tahoma26x33_Regular+1640
0x51DC	0x0003E003 ;_Tahoma26x33_Regular+1644
0x51E0	0x000C000E ;_Tahoma26x33_Regular+1648
0x51E4	0x001C001C ;_Tahoma26x33_Regular+1652
0x51E8	0x021C001C ;_Tahoma26x33_Regular+1656
0x51EC	0xFE0F0E0E ;_Tahoma26x33_Regular+1660
0x51F0	0x0001F807 ;_Tahoma26x33_Regular+1664
0x51F4	0x00000000 ;_Tahoma26x33_Regular+1668
0x51F8	0x00000000 ;_Tahoma26x33_Regular+1672
0x51FC	0x00000000 ;_Tahoma26x33_Regular+1676
0x5200	0x00000000 ;_Tahoma26x33_Regular+1680
0x5204	0x00000000 ;_Tahoma26x33_Regular+1684
0x5208	0x00000000 ;_Tahoma26x33_Regular+1688
0x520C	0x000E0000 ;_Tahoma26x33_Regular+1692
0x5210	0xC00F800F ;_Tahoma26x33_Regular+1696
0x5214	0x600EC00E ;_Tahoma26x33_Regular+1700
0x5218	0x180E300E ;_Tahoma26x33_Regular+1704
0x521C	0x0C0E0C0E ;_Tahoma26x33_Regular+1708
0x5220	0xFE0E060E ;_Tahoma26x33_Regular+1712
0x5224	0x003FFE3F ;_Tahoma26x33_Regular+1716
0x5228	0x000E000E ;_Tahoma26x33_Regular+1720
0x522C	0x000E000E ;_Tahoma26x33_Regular+1724
0x5230	0x000E000E ;_Tahoma26x33_Regular+1728
0x5234	0x0000000E ;_Tahoma26x33_Regular+1732
0x5238	0x00000000 ;_Tahoma26x33_Regular+1736
0x523C	0x00000000 ;_Tahoma26x33_Regular+1740
0x5240	0x00000000 ;_Tahoma26x33_Regular+1744
0x5244	0x00000000 ;_Tahoma26x33_Regular+1748
0x5248	0x00000000 ;_Tahoma26x33_Regular+1752
0x524C	0xF8000000 ;_Tahoma26x33_Regular+1756
0x5250	0x383FF83F ;_Tahoma26x33_Regular+1760
0x5254	0x38003800 ;_Tahoma26x33_Regular+1764
0x5258	0x38003800 ;_Tahoma26x33_Regular+1768
0x525C	0xF807F800 ;_Tahoma26x33_Regular+1772
0x5260	0x001E000F ;_Tahoma26x33_Regular+1776
0x5264	0x0038003C ;_Tahoma26x33_Regular+1780
0x5268	0x00380038 ;_Tahoma26x33_Regular+1784
0x526C	0x04380038 ;_Tahoma26x33_Regular+1788
0x5270	0xFC1E1C1C ;_Tahoma26x33_Regular+1792
0x5274	0x0003F00F ;_Tahoma26x33_Regular+1796
0x5278	0x00000000 ;_Tahoma26x33_Regular+1800
0x527C	0x00000000 ;_Tahoma26x33_Regular+1804
0x5280	0x00000000 ;_Tahoma26x33_Regular+1808
0x5284	0x00000000 ;_Tahoma26x33_Regular+1812
0x5288	0x00000000 ;_Tahoma26x33_Regular+1816
0x528C	0x00000000 ;_Tahoma26x33_Regular+1820
0x5290	0xE00F8000 ;_Tahoma26x33_Regular+1824
0x5294	0x3808700F ;_Tahoma26x33_Regular+1828
0x5298	0x1C001C00 ;_Tahoma26x33_Regular+1832
0x529C	0xCE000C00 ;_Tahoma26x33_Regular+1836
0x52A0	0x1E0FFE07 ;_Tahoma26x33_Regular+1840
0x52A4	0x0E3C0E1E ;_Tahoma26x33_Regular+1844
0x52A8	0x0E380E38 ;_Tahoma26x33_Regular+1848
0x52AC	0x1C380E38 ;_Tahoma26x33_Regular+1852
0x52B0	0x381C1C38 ;_Tahoma26x33_Regular+1856
0x52B4	0xE00FF81E ;_Tahoma26x33_Regular+1860
0x52B8	0x00000003 ;_Tahoma26x33_Regular+1864
0x52BC	0x00000000 ;_Tahoma26x33_Regular+1868
0x52C0	0x00000000 ;_Tahoma26x33_Regular+1872
0x52C4	0x00000000 ;_Tahoma26x33_Regular+1876
0x52C8	0x00000000 ;_Tahoma26x33_Regular+1880
0x52CC	0x00000000 ;_Tahoma26x33_Regular+1884
0x52D0	0xFE000000 ;_Tahoma26x33_Regular+1888
0x52D4	0x001FFE1F ;_Tahoma26x33_Regular+1892
0x52D8	0x001C001C ;_Tahoma26x33_Regular+1896
0x52DC	0x000E000E ;_Tahoma26x33_Regular+1900
0x52E0	0x80070007 ;_Tahoma26x33_Regular+1904
0x52E4	0xC0038003 ;_Tahoma26x33_Regular+1908
0x52E8	0xE001C001 ;_Tahoma26x33_Regular+1912
0x52EC	0xE000E000 ;_Tahoma26x33_Regular+1916
0x52F0	0x70007000 ;_Tahoma26x33_Regular+1920
0x52F4	0x38003800 ;_Tahoma26x33_Regular+1924
0x52F8	0x00001C00 ;_Tahoma26x33_Regular+1928
0x52FC	0x00000000 ;_Tahoma26x33_Regular+1932
0x5300	0x00000000 ;_Tahoma26x33_Regular+1936
0x5304	0x00000000 ;_Tahoma26x33_Regular+1940
0x5308	0x00000000 ;_Tahoma26x33_Regular+1944
0x530C	0x00000000 ;_Tahoma26x33_Regular+1948
0x5310	0x00000000 ;_Tahoma26x33_Regular+1952
0x5314	0xF807E000 ;_Tahoma26x33_Regular+1956
0x5318	0x0E1C1C0F ;_Tahoma26x33_Regular+1960
0x531C	0x0E380E38 ;_Tahoma26x33_Regular+1964
0x5320	0x3C381E38 ;_Tahoma26x33_Regular+1968
0x5324	0xF00EF81C ;_Tahoma26x33_Regular+1972
0x5328	0x1C0F9C07 ;_Tahoma26x33_Regular+1976
0x532C	0x0E3C0E1E ;_Tahoma26x33_Regular+1980
0x5330	0x0E380E38 ;_Tahoma26x33_Regular+1984
0x5334	0x3C3C1E38 ;_Tahoma26x33_Regular+1988
0x5338	0xE00FF81E ;_Tahoma26x33_Regular+1992
0x533C	0x00000003 ;_Tahoma26x33_Regular+1996
0x5340	0x00000000 ;_Tahoma26x33_Regular+2000
0x5344	0x00000000 ;_Tahoma26x33_Regular+2004
0x5348	0x00000000 ;_Tahoma26x33_Regular+2008
0x534C	0x00000000 ;_Tahoma26x33_Regular+2012
0x5350	0x00000000 ;_Tahoma26x33_Regular+2016
0x5354	0xE0000000 ;_Tahoma26x33_Regular+2020
0x5358	0x3C0FF803 ;_Tahoma26x33_Regular+2024
0x535C	0x0E1C1C0E ;_Tahoma26x33_Regular+2028
0x5360	0x0E380E1C ;_Tahoma26x33_Regular+2032
0x5364	0x0E380E38 ;_Tahoma26x33_Regular+2036
0x5368	0x3C381E38 ;_Tahoma26x33_Regular+2040
0x536C	0xF03FF83C ;_Tahoma26x33_Regular+2044
0x5370	0x00180039 ;_Tahoma26x33_Regular+2048
0x5374	0x001C001C ;_Tahoma26x33_Regular+2052
0x5378	0xF807080E ;_Tahoma26x33_Regular+2056
0x537C	0x0000F803 ;_Tahoma26x33_Regular+2060
0x5380	0x00000000 ;_Tahoma26x33_Regular+2064
0x5384	0x00000000 ;_Tahoma26x33_Regular+2068
0x5388	0x00000000 ;_Tahoma26x33_Regular+2072
0x538C	0x00000000 ;_Tahoma26x33_Regular+2076
0x5390	0x00000000 ;_Tahoma26x33_Regular+2080
0x5394	0x38000000 ;_Tahoma26x33_Regular+2084
0x5398	0x00383838 ;_Tahoma26x33_Regular+2088
0x539C	0x00000000 ;_Tahoma26x33_Regular+2092
0x53A0	0x38380000 ;_Tahoma26x33_Regular+2096
0x53A4	0x00003838 ;_Tahoma26x33_Regular+2100
0x53A8	0x00000000 ;_Tahoma26x33_Regular+2104
0x53AC	0x00000000 ;_Tahoma26x33_Regular+2108
0x53B0	0x00000000 ;_Tahoma26x33_Regular+2112
0x53B4	0x00000000 ;_Tahoma26x33_Regular+2116
0x53B8	0x38383838 ;_Tahoma26x33_Regular+2120
0x53BC	0x00000000 ;_Tahoma26x33_Regular+2124
0x53C0	0x78000000 ;_Tahoma26x33_Regular+2128
0x53C4	0x1C183838 ;_Tahoma26x33_Regular+2132
0x53C8	0x060E0C1C ;_Tahoma26x33_Regular+2136
0x53CC	0x00000000 ;_Tahoma26x33_Regular+2140
0x53D0	0x00000000 ;_Tahoma26x33_Regular+2144
0x53D4	0x00000000 ;_Tahoma26x33_Regular+2148
0x53D8	0x00000000 ;_Tahoma26x33_Regular+2152
0x53DC	0x00000000 ;_Tahoma26x33_Regular+2156
0x53E0	0x00000000 ;_Tahoma26x33_Regular+2160
0x53E4	0x00000000 ;_Tahoma26x33_Regular+2164
0x53E8	0x00000000 ;_Tahoma26x33_Regular+2168
0x53EC	0x00000000 ;_Tahoma26x33_Regular+2172
0x53F0	0x01C00001 ;_Tahoma26x33_Regular+2176
0x53F4	0x0000F000 ;_Tahoma26x33_Regular+2180
0x53F8	0x0F00003C ;_Tahoma26x33_Regular+2184
0x53FC	0x0003C000 ;_Tahoma26x33_Regular+2188
0x5400	0x380000F0 ;_Tahoma26x33_Regular+2192
0x5404	0x00F00000 ;_Tahoma26x33_Regular+2196
0x5408	0x0003C000 ;_Tahoma26x33_Regular+2200
0x540C	0x00000F00 ;_Tahoma26x33_Regular+2204
0x5410	0xF000003C ;_Tahoma26x33_Regular+2208
0x5414	0x01C00000 ;_Tahoma26x33_Regular+2212
0x5418	0x00010000 ;_Tahoma26x33_Regular+2216
0x541C	0x00000000 ;_Tahoma26x33_Regular+2220
0x5420	0x00000000 ;_Tahoma26x33_Regular+2224
0x5424	0x00000000 ;_Tahoma26x33_Regular+2228
0x5428	0x00000000 ;_Tahoma26x33_Regular+2232
0x542C	0x00000000 ;_Tahoma26x33_Regular+2236
0x5430	0x00000000 ;_Tahoma26x33_Regular+2240
0x5434	0x00000000 ;_Tahoma26x33_Regular+2244
0x5438	0x00000000 ;_Tahoma26x33_Regular+2248
0x543C	0x00000000 ;_Tahoma26x33_Regular+2252
0x5440	0x00000000 ;_Tahoma26x33_Regular+2256
0x5444	0x00000000 ;_Tahoma26x33_Regular+2260
0x5448	0x00000000 ;_Tahoma26x33_Regular+2264
0x544C	0x00000000 ;_Tahoma26x33_Regular+2268
0x5450	0x00000000 ;_Tahoma26x33_Regular+2272
0x5454	0x00000000 ;_Tahoma26x33_Regular+2276
0x5458	0x00000000 ;_Tahoma26x33_Regular+2280
0x545C	0x03FFF800 ;_Tahoma26x33_Regular+2284
0x5460	0x0003FFF8 ;_Tahoma26x33_Regular+2288
0x5464	0x00000000 ;_Tahoma26x33_Regular+2292
0x5468	0x00000000 ;_Tahoma26x33_Regular+2296
0x546C	0xF8000000 ;_Tahoma26x33_Regular+2300
0x5470	0xFFF803FF ;_Tahoma26x33_Regular+2304
0x5474	0x00000003 ;_Tahoma26x33_Regular+2308
0x5478	0x00000000 ;_Tahoma26x33_Regular+2312
0x547C	0x00000000 ;_Tahoma26x33_Regular+2316
0x5480	0x00000000 ;_Tahoma26x33_Regular+2320
0x5484	0x00000000 ;_Tahoma26x33_Regular+2324
0x5488	0x00000000 ;_Tahoma26x33_Regular+2328
0x548C	0x00000000 ;_Tahoma26x33_Regular+2332
0x5490	0x00000000 ;_Tahoma26x33_Regular+2336
0x5494	0x00000000 ;_Tahoma26x33_Regular+2340
0x5498	0x00000000 ;_Tahoma26x33_Regular+2344
0x549C	0x00000000 ;_Tahoma26x33_Regular+2348
0x54A0	0x00000000 ;_Tahoma26x33_Regular+2352
0x54A4	0x00000000 ;_Tahoma26x33_Regular+2356
0x54A8	0x00000000 ;_Tahoma26x33_Regular+2360
0x54AC	0x00000000 ;_Tahoma26x33_Regular+2364
0x54B0	0x00000000 ;_Tahoma26x33_Regular+2368
0x54B4	0x38000008 ;_Tahoma26x33_Regular+2372
0x54B8	0x00F00000 ;_Tahoma26x33_Regular+2376
0x54BC	0x0003C000 ;_Tahoma26x33_Regular+2380
0x54C0	0x00000F00 ;_Tahoma26x33_Regular+2384
0x54C4	0xF000003C ;_Tahoma26x33_Regular+2388
0x54C8	0x01C00000 ;_Tahoma26x33_Regular+2392
0x54CC	0x0000F000 ;_Tahoma26x33_Regular+2396
0x54D0	0x0F00003C ;_Tahoma26x33_Regular+2400
0x54D4	0x0003C000 ;_Tahoma26x33_Regular+2404
0x54D8	0x380000F0 ;_Tahoma26x33_Regular+2408
0x54DC	0x00080000 ;_Tahoma26x33_Regular+2412
0x54E0	0x00000000 ;_Tahoma26x33_Regular+2416
0x54E4	0x00000000 ;_Tahoma26x33_Regular+2420
0x54E8	0x00000000 ;_Tahoma26x33_Regular+2424
0x54EC	0x00000000 ;_Tahoma26x33_Regular+2428
0x54F0	0x00000000 ;_Tahoma26x33_Regular+2432
0x54F4	0x00000000 ;_Tahoma26x33_Regular+2436
0x54F8	0x00000000 ;_Tahoma26x33_Regular+2440
0x54FC	0x00000000 ;_Tahoma26x33_Regular+2444
0x5500	0x00000000 ;_Tahoma26x33_Regular+2448
0x5504	0x07FE01F8 ;_Tahoma26x33_Regular+2452
0x5508	0x0E020706 ;_Tahoma26x33_Regular+2456
0x550C	0x0E000E00 ;_Tahoma26x33_Regular+2460
0x5510	0x07000E00 ;_Tahoma26x33_Regular+2464
0x5514	0x03C00780 ;_Tahoma26x33_Regular+2468
0x5518	0x007001E0 ;_Tahoma26x33_Regular+2472
0x551C	0x00300030 ;_Tahoma26x33_Regular+2476
0x5520	0x00000030 ;_Tahoma26x33_Regular+2480
0x5524	0x00300000 ;_Tahoma26x33_Regular+2484
0x5528	0x00300030 ;_Tahoma26x33_Regular+2488
0x552C	0x00000000 ;_Tahoma26x33_Regular+2492
0x5530	0x00000000 ;_Tahoma26x33_Regular+2496
0x5534	0x00000000 ;_Tahoma26x33_Regular+2500
0x5538	0x00000000 ;_Tahoma26x33_Regular+2504
0x553C	0x00000000 ;_Tahoma26x33_Regular+2508
0x5540	0x00000000 ;_Tahoma26x33_Regular+2512
0x5544	0x00000000 ;_Tahoma26x33_Regular+2516
0x5548	0x00000000 ;_Tahoma26x33_Regular+2520
0x554C	0x00FE0000 ;_Tahoma26x33_Regular+2524
0x5550	0xC003FF80 ;_Tahoma26x33_Regular+2528
0x5554	0x00E00F03 ;_Tahoma26x33_Regular+2532
0x5558	0x1800701C ;_Tahoma26x33_Regular+2536
0x555C	0x1831FC30 ;_Tahoma26x33_Regular+2540
0x5560	0x871831FE ;_Tahoma26x33_Regular+2544
0x5564	0x61838C71 ;_Tahoma26x33_Regular+2548
0x5568	0x8C61818C ;_Tahoma26x33_Regular+2552
0x556C	0x818C6181 ;_Tahoma26x33_Regular+2556
0x5570	0x61818C61 ;_Tahoma26x33_Regular+2560
0x5574	0x8C61818C ;_Tahoma26x33_Regular+2564
0x5578	0xC3186181 ;_Tahoma26x33_Regular+2568
0x557C	0x3FFF1831 ;_Tahoma26x33_Regular+2572
0x5580	0x701FBC38 ;_Tahoma26x33_Regular+2576
0x5584	0x00E00000 ;_Tahoma26x33_Regular+2580
0x5588	0x0103C000 ;_Tahoma26x33_Regular+2584
0x558C	0x0001FF80 ;_Tahoma26x33_Regular+2588
0x5590	0x000001FE ;_Tahoma26x33_Regular+2592
0x5594	0x00000000 ;_Tahoma26x33_Regular+2596
0x5598	0x00000000 ;_Tahoma26x33_Regular+2600
0x559C	0x00000000 ;_Tahoma26x33_Regular+2604
0x55A0	0x00000000 ;_Tahoma26x33_Regular+2608
0x55A4	0x00000000 ;_Tahoma26x33_Regular+2612
0x55A8	0xC003C000 ;_Tahoma26x33_Regular+2616
0x55AC	0xE003C003 ;_Tahoma26x33_Regular+2620
0x55B0	0xE007E007 ;_Tahoma26x33_Regular+2624
0x55B4	0x700E7007 ;_Tahoma26x33_Regular+2628
0x55B8	0x380E700E ;_Tahoma26x33_Regular+2632
0x55BC	0x381C381C ;_Tahoma26x33_Regular+2636
0x55C0	0xFC3FFC1C ;_Tahoma26x33_Regular+2640
0x55C4	0x1E381C3F ;_Tahoma26x33_Regular+2644
0x55C8	0x0E700E78 ;_Tahoma26x33_Regular+2648
0x55CC	0x07F00F70 ;_Tahoma26x33_Regular+2652
0x55D0	0x000000E0 ;_Tahoma26x33_Regular+2656
0x55D4	0x00000000 ;_Tahoma26x33_Regular+2660
0x55D8	0x00000000 ;_Tahoma26x33_Regular+2664
0x55DC	0x00000000 ;_Tahoma26x33_Regular+2668
0x55E0	0x00000000 ;_Tahoma26x33_Regular+2672
0x55E4	0x00000000 ;_Tahoma26x33_Regular+2676
0x55E8	0xFC000000 ;_Tahoma26x33_Regular+2680
0x55EC	0x1C1FFC07 ;_Tahoma26x33_Regular+2684
0x55F0	0x1C381C3C ;_Tahoma26x33_Regular+2688
0x55F4	0x1C381C38 ;_Tahoma26x33_Regular+2692
0x55F8	0xFC1C1C38 ;_Tahoma26x33_Regular+2696
0x55FC	0x1C1FFC0F ;_Tahoma26x33_Regular+2700
0x5600	0x1C701C38 ;_Tahoma26x33_Regular+2704
0x5604	0x1C701C70 ;_Tahoma26x33_Regular+2708
0x5608	0x1C701C70 ;_Tahoma26x33_Regular+2712
0x560C	0xFC3C1C38 ;_Tahoma26x33_Regular+2716
0x5610	0x0007FC1F ;_Tahoma26x33_Regular+2720
0x5614	0x00000000 ;_Tahoma26x33_Regular+2724
0x5618	0x00000000 ;_Tahoma26x33_Regular+2728
0x561C	0x00000000 ;_Tahoma26x33_Regular+2732
0x5620	0x00000000 ;_Tahoma26x33_Regular+2736
0x5624	0x00000000 ;_Tahoma26x33_Regular+2740
0x5628	0x00000000 ;_Tahoma26x33_Regular+2744
0x562C	0xE00FC000 ;_Tahoma26x33_Regular+2748
0x5630	0x3870787F ;_Tahoma26x33_Regular+2752
0x5634	0x1C401C60 ;_Tahoma26x33_Regular+2756
0x5638	0x0E000E00 ;_Tahoma26x33_Regular+2760
0x563C	0x0E000E00 ;_Tahoma26x33_Regular+2764
0x5640	0x0E000E00 ;_Tahoma26x33_Regular+2768
0x5644	0x0E000E00 ;_Tahoma26x33_Regular+2772
0x5648	0x1C001C00 ;_Tahoma26x33_Regular+2776
0x564C	0x78603840 ;_Tahoma26x33_Regular+2780
0x5650	0xC07FF070 ;_Tahoma26x33_Regular+2784
0x5654	0x0000000F ;_Tahoma26x33_Regular+2788
0x5658	0x00000000 ;_Tahoma26x33_Regular+2792
0x565C	0x00000000 ;_Tahoma26x33_Regular+2796
0x5660	0x00000000 ;_Tahoma26x33_Regular+2800
0x5664	0x00000000 ;_Tahoma26x33_Regular+2804
0x5668	0x00000000 ;_Tahoma26x33_Regular+2808
0x566C	0x00000000 ;_Tahoma26x33_Regular+2812
0x5670	0x00000000 ;_Tahoma26x33_Regular+2816
0x5674	0x07FC0000 ;_Tahoma26x33_Regular+2820
0x5678	0x001FFC00 ;_Tahoma26x33_Regular+2824
0x567C	0x1C003C1C ;_Tahoma26x33_Regular+2828
0x5680	0xE01C0070 ;_Tahoma26x33_Regular+2832
0x5684	0x00E01C00 ;_Tahoma26x33_Regular+2836
0x5688	0x1C01C01C ;_Tahoma26x33_Regular+2840
0x568C	0xC01C01C0 ;_Tahoma26x33_Regular+2844
0x5690	0x01C01C01 ;_Tahoma26x33_Regular+2848
0x5694	0x1C01C01C ;_Tahoma26x33_Regular+2852
0x5698	0xC01C01C0 ;_Tahoma26x33_Regular+2856
0x569C	0x01C01C01 ;_Tahoma26x33_Regular+2860
0x56A0	0x1C00E01C ;_Tahoma26x33_Regular+2864
0x56A4	0x701C00E0 ;_Tahoma26x33_Regular+2868
0x56A8	0x003C1C00 ;_Tahoma26x33_Regular+2872
0x56AC	0xFC001FFC ;_Tahoma26x33_Regular+2876
0x56B0	0x00000007 ;_Tahoma26x33_Regular+2880
0x56B4	0x00000000 ;_Tahoma26x33_Regular+2884
0x56B8	0x00000000 ;_Tahoma26x33_Regular+2888
0x56BC	0x00000000 ;_Tahoma26x33_Regular+2892
0x56C0	0x00000000 ;_Tahoma26x33_Regular+2896
0x56C4	0x00000000 ;_Tahoma26x33_Regular+2900
0x56C8	0x00000000 ;_Tahoma26x33_Regular+2904
0x56CC	0x00000000 ;_Tahoma26x33_Regular+2908
0x56D0	0x3FFC0000 ;_Tahoma26x33_Regular+2912
0x56D4	0x001C3FFC ;_Tahoma26x33_Regular+2916
0x56D8	0x001C001C ;_Tahoma26x33_Regular+2920
0x56DC	0x001C001C ;_Tahoma26x33_Regular+2924
0x56E0	0x1FFC001C ;_Tahoma26x33_Regular+2928
0x56E4	0x001C1FFC ;_Tahoma26x33_Regular+2932
0x56E8	0x001C001C ;_Tahoma26x33_Regular+2936
0x56EC	0x001C001C ;_Tahoma26x33_Regular+2940
0x56F0	0x001C001C ;_Tahoma26x33_Regular+2944
0x56F4	0x3FFC001C ;_Tahoma26x33_Regular+2948
0x56F8	0x00003FFC ;_Tahoma26x33_Regular+2952
0x56FC	0x00000000 ;_Tahoma26x33_Regular+2956
0x5700	0x00000000 ;_Tahoma26x33_Regular+2960
0x5704	0x00000000 ;_Tahoma26x33_Regular+2964
0x5708	0x00000000 ;_Tahoma26x33_Regular+2968
0x570C	0x00000000 ;_Tahoma26x33_Regular+2972
0x5710	0x00000000 ;_Tahoma26x33_Regular+2976
0x5714	0x3FFC3FFC ;_Tahoma26x33_Regular+2980
0x5718	0x001C001C ;_Tahoma26x33_Regular+2984
0x571C	0x001C001C ;_Tahoma26x33_Regular+2988
0x5720	0x001C001C ;_Tahoma26x33_Regular+2992
0x5724	0x3FFC3FFC ;_Tahoma26x33_Regular+2996
0x5728	0x001C001C ;_Tahoma26x33_Regular+3000
0x572C	0x001C001C ;_Tahoma26x33_Regular+3004
0x5730	0x001C001C ;_Tahoma26x33_Regular+3008
0x5734	0x001C001C ;_Tahoma26x33_Regular+3012
0x5738	0x001C001C ;_Tahoma26x33_Regular+3016
0x573C	0x00000000 ;_Tahoma26x33_Regular+3020
0x5740	0x00000000 ;_Tahoma26x33_Regular+3024
0x5744	0x00000000 ;_Tahoma26x33_Regular+3028
0x5748	0x00000000 ;_Tahoma26x33_Regular+3032
0x574C	0x00000000 ;_Tahoma26x33_Regular+3036
0x5750	0x00000000 ;_Tahoma26x33_Regular+3040
0x5754	0x00000000 ;_Tahoma26x33_Regular+3044
0x5758	0x00000000 ;_Tahoma26x33_Regular+3048
0x575C	0x003F8000 ;_Tahoma26x33_Regular+3052
0x5760	0xF000FFE0 ;_Tahoma26x33_Regular+3056
0x5764	0x803801E0 ;_Tahoma26x33_Regular+3060
0x5768	0x01001C01 ;_Tahoma26x33_Regular+3064
0x576C	0x0E00001C ;_Tahoma26x33_Regular+3068
0x5770	0x000E0000 ;_Tahoma26x33_Regular+3072
0x5774	0x00000E00 ;_Tahoma26x33_Regular+3076
0x5778	0x0E00000E ;_Tahoma26x33_Regular+3080
0x577C	0xFC0E01FC ;_Tahoma26x33_Regular+3084
0x5780	0x01C00E01 ;_Tahoma26x33_Regular+3088
0x5784	0x1C01C00E ;_Tahoma26x33_Regular+3092
0x5788	0xC01C01C0 ;_Tahoma26x33_Regular+3096
0x578C	0x01C03801 ;_Tahoma26x33_Regular+3100
0x5790	0xE001C0F0 ;_Tahoma26x33_Regular+3104
0x5794	0x3F8001FF ;_Tahoma26x33_Regular+3108
0x5798	0x00000000 ;_Tahoma26x33_Regular+3112
0x579C	0x00000000 ;_Tahoma26x33_Regular+3116
0x57A0	0x00000000 ;_Tahoma26x33_Regular+3120
0x57A4	0x00000000 ;_Tahoma26x33_Regular+3124
0x57A8	0x00000000 ;_Tahoma26x33_Regular+3128
0x57AC	0x00000000 ;_Tahoma26x33_Regular+3132
0x57B0	0x00000000 ;_Tahoma26x33_Regular+3136
0x57B4	0x00000000 ;_Tahoma26x33_Regular+3140
0x57B8	0x1CE01C00 ;_Tahoma26x33_Regular+3144
0x57BC	0x1CE01CE0 ;_Tahoma26x33_Regular+3148
0x57C0	0x1CE01CE0 ;_Tahoma26x33_Regular+3152
0x57C4	0x1CE01CE0 ;_Tahoma26x33_Regular+3156
0x57C8	0xFCFFFCE0 ;_Tahoma26x33_Regular+3160
0x57CC	0x1CE01CFF ;_Tahoma26x33_Regular+3164
0x57D0	0x1CE01CE0 ;_Tahoma26x33_Regular+3168
0x57D4	0x1CE01CE0 ;_Tahoma26x33_Regular+3172
0x57D8	0x1CE01CE0 ;_Tahoma26x33_Regular+3176
0x57DC	0x1CE01CE0 ;_Tahoma26x33_Regular+3180
0x57E0	0x000000E0 ;_Tahoma26x33_Regular+3184
0x57E4	0x00000000 ;_Tahoma26x33_Regular+3188
0x57E8	0x00000000 ;_Tahoma26x33_Regular+3192
0x57EC	0x00000000 ;_Tahoma26x33_Regular+3196
0x57F0	0x00000000 ;_Tahoma26x33_Regular+3200
0x57F4	0x00000000 ;_Tahoma26x33_Regular+3204
0x57F8	0xFE000000 ;_Tahoma26x33_Regular+3208
0x57FC	0x7003FE03 ;_Tahoma26x33_Regular+3212
0x5800	0x70007000 ;_Tahoma26x33_Regular+3216
0x5804	0x70007000 ;_Tahoma26x33_Regular+3220
0x5808	0x70007000 ;_Tahoma26x33_Regular+3224
0x580C	0x70007000 ;_Tahoma26x33_Regular+3228
0x5810	0x70007000 ;_Tahoma26x33_Regular+3232
0x5814	0x70007000 ;_Tahoma26x33_Regular+3236
0x5818	0x70007000 ;_Tahoma26x33_Regular+3240
0x581C	0xFE007000 ;_Tahoma26x33_Regular+3244
0x5820	0x0003FE03 ;_Tahoma26x33_Regular+3248
0x5824	0x00000000 ;_Tahoma26x33_Regular+3252
0x5828	0x00000000 ;_Tahoma26x33_Regular+3256
0x582C	0x00000000 ;_Tahoma26x33_Regular+3260
0x5830	0x00000000 ;_Tahoma26x33_Regular+3264
0x5834	0x00000000 ;_Tahoma26x33_Regular+3268
0x5838	0x00000000 ;_Tahoma26x33_Regular+3272
0x583C	0xFC01FC00 ;_Tahoma26x33_Regular+3276
0x5840	0xC001C001 ;_Tahoma26x33_Regular+3280
0x5844	0xC001C001 ;_Tahoma26x33_Regular+3284
0x5848	0xC001C001 ;_Tahoma26x33_Regular+3288
0x584C	0xC001C001 ;_Tahoma26x33_Regular+3292
0x5850	0xC001C001 ;_Tahoma26x33_Regular+3296
0x5854	0xC001C001 ;_Tahoma26x33_Regular+3300
0x5858	0xC001C001 ;_Tahoma26x33_Regular+3304
0x585C	0xE101C001 ;_Tahoma26x33_Regular+3308
0x5860	0x3F00FF00 ;_Tahoma26x33_Regular+3312
0x5864	0x00000000 ;_Tahoma26x33_Regular+3316
0x5868	0x00000000 ;_Tahoma26x33_Regular+3320
0x586C	0x00000000 ;_Tahoma26x33_Regular+3324
0x5870	0x00000000 ;_Tahoma26x33_Regular+3328
0x5874	0x00000000 ;_Tahoma26x33_Regular+3332
0x5878	0x00000000 ;_Tahoma26x33_Regular+3336
0x587C	0x1C000000 ;_Tahoma26x33_Regular+3340
0x5880	0x1C781CF0 ;_Tahoma26x33_Regular+3344
0x5884	0x1C1E1C3C ;_Tahoma26x33_Regular+3348
0x5888	0xDC079C0F ;_Tahoma26x33_Regular+3352
0x588C	0xFC01DC03 ;_Tahoma26x33_Regular+3356
0x5890	0xFC00FC00 ;_Tahoma26x33_Regular+3360
0x5894	0x9C03DC01 ;_Tahoma26x33_Regular+3364
0x5898	0x1C071C07 ;_Tahoma26x33_Regular+3368
0x589C	0x1C1E1C0F ;_Tahoma26x33_Regular+3372
0x58A0	0x1C381C1C ;_Tahoma26x33_Regular+3376
0x58A4	0x00F01C78 ;_Tahoma26x33_Regular+3380
0x58A8	0x00000000 ;_Tahoma26x33_Regular+3384
0x58AC	0x00000000 ;_Tahoma26x33_Regular+3388
0x58B0	0x00000000 ;_Tahoma26x33_Regular+3392
0x58B4	0x00000000 ;_Tahoma26x33_Regular+3396
0x58B8	0x00000000 ;_Tahoma26x33_Regular+3400
0x58BC	0x00000000 ;_Tahoma26x33_Regular+3404
0x58C0	0x1C001C00 ;_Tahoma26x33_Regular+3408
0x58C4	0x1C001C00 ;_Tahoma26x33_Regular+3412
0x58C8	0x1C001C00 ;_Tahoma26x33_Regular+3416
0x58CC	0x1C001C00 ;_Tahoma26x33_Regular+3420
0x58D0	0x1C001C00 ;_Tahoma26x33_Regular+3424
0x58D4	0x1C001C00 ;_Tahoma26x33_Regular+3428
0x58D8	0x1C001C00 ;_Tahoma26x33_Regular+3432
0x58DC	0x1C001C00 ;_Tahoma26x33_Regular+3436
0x58E0	0x1C001C00 ;_Tahoma26x33_Regular+3440
0x58E4	0xFC1FFC00 ;_Tahoma26x33_Regular+3444
0x58E8	0x0000001F ;_Tahoma26x33_Regular+3448
0x58EC	0x00000000 ;_Tahoma26x33_Regular+3452
0x58F0	0x00000000 ;_Tahoma26x33_Regular+3456
0x58F4	0x00000000 ;_Tahoma26x33_Regular+3460
0x58F8	0x00000000 ;_Tahoma26x33_Regular+3464
0x58FC	0x00000000 ;_Tahoma26x33_Regular+3468
0x5900	0x00000000 ;_Tahoma26x33_Regular+3472
0x5904	0x00000000 ;_Tahoma26x33_Regular+3476
0x5908	0x803C0000 ;_Tahoma26x33_Regular+3480
0x590C	0x07C07C07 ;_Tahoma26x33_Regular+3484
0x5910	0xFC07C07C ;_Tahoma26x33_Regular+3488
0x5914	0x60DC07C0 ;_Tahoma26x33_Regular+3492
0x5918	0x0760DC07 ;_Tahoma26x33_Regular+3496
0x591C	0x9C07319C ;_Tahoma26x33_Regular+3500
0x5920	0x339C0731 ;_Tahoma26x33_Regular+3504
0x5924	0x071B1C07 ;_Tahoma26x33_Regular+3508
0x5928	0x1C071F1C ;_Tahoma26x33_Regular+3512
0x592C	0x0E1C070E ;_Tahoma26x33_Regular+3516
0x5930	0x07041C07 ;_Tahoma26x33_Regular+3520
0x5934	0x1C07001C ;_Tahoma26x33_Regular+3524
0x5938	0x001C0700 ;_Tahoma26x33_Regular+3528
0x593C	0x07001C07 ;_Tahoma26x33_Regular+3532
0x5940	0x1C07001C ;_Tahoma26x33_Regular+3536
0x5944	0x00000700 ;_Tahoma26x33_Regular+3540
0x5948	0x00000000 ;_Tahoma26x33_Regular+3544
0x594C	0x00000000 ;_Tahoma26x33_Regular+3548
0x5950	0x00000000 ;_Tahoma26x33_Regular+3552
0x5954	0x00000000 ;_Tahoma26x33_Regular+3556
0x5958	0x00000000 ;_Tahoma26x33_Regular+3560
0x595C	0x00000000 ;_Tahoma26x33_Regular+3564
0x5960	0x00000000 ;_Tahoma26x33_Regular+3568
0x5964	0xE03C0000 ;_Tahoma26x33_Regular+3572
0x5968	0xE07CE07C ;_Tahoma26x33_Regular+3576
0x596C	0xE0DCE0FC ;_Tahoma26x33_Regular+3580
0x5970	0xE19CE1DC ;_Tahoma26x33_Regular+3584
0x5974	0xE31CE19C ;_Tahoma26x33_Regular+3588
0x5978	0xE71CE31C ;_Tahoma26x33_Regular+3592
0x597C	0xEE1CE61C ;_Tahoma26x33_Regular+3596
0x5980	0xEC1CEC1C ;_Tahoma26x33_Regular+3600
0x5984	0xF81CF81C ;_Tahoma26x33_Regular+3604
0x5988	0xF01CF81C ;_Tahoma26x33_Regular+3608
0x598C	0x0000F01C ;_Tahoma26x33_Regular+3612
0x5990	0x00000000 ;_Tahoma26x33_Regular+3616
0x5994	0x00000000 ;_Tahoma26x33_Regular+3620
0x5998	0x00000000 ;_Tahoma26x33_Regular+3624
0x599C	0x00000000 ;_Tahoma26x33_Regular+3628
0x59A0	0x00000000 ;_Tahoma26x33_Regular+3632
0x59A4	0x00000000 ;_Tahoma26x33_Regular+3636
0x59A8	0x00000000 ;_Tahoma26x33_Regular+3640
0x59AC	0xC0000000 ;_Tahoma26x33_Regular+3644
0x59B0	0x3FE0001F ;_Tahoma26x33_Regular+3648
0x59B4	0x00F07800 ;_Tahoma26x33_Regular+3652
0x59B8	0x1C00E038 ;_Tahoma26x33_Regular+3656
0x59BC	0xC01C01C0 ;_Tahoma26x33_Regular+3660
0x59C0	0x03800E01 ;_Tahoma26x33_Regular+3664
0x59C4	0x0E03800E ;_Tahoma26x33_Regular+3668
0x59C8	0x800E0380 ;_Tahoma26x33_Regular+3672
0x59CC	0x03800E03 ;_Tahoma26x33_Regular+3676
0x59D0	0x0E03800E ;_Tahoma26x33_Regular+3680
0x59D4	0x800E0380 ;_Tahoma26x33_Regular+3684
0x59D8	0x01C01C03 ;_Tahoma26x33_Regular+3688
0x59DC	0x3801C01C ;_Tahoma26x33_Regular+3692
0x59E0	0xF07800E0 ;_Tahoma26x33_Regular+3696
0x59E4	0x003FF000 ;_Tahoma26x33_Regular+3700
0x59E8	0x00001FC0 ;_Tahoma26x33_Regular+3704
0x59EC	0x00000000 ;_Tahoma26x33_Regular+3708
0x59F0	0x00000000 ;_Tahoma26x33_Regular+3712
0x59F4	0x00000000 ;_Tahoma26x33_Regular+3716
0x59F8	0x00000000 ;_Tahoma26x33_Regular+3720
0x59FC	0x00000000 ;_Tahoma26x33_Regular+3724
0x5A00	0x00000000 ;_Tahoma26x33_Regular+3728
0x5A04	0x00000000 ;_Tahoma26x33_Regular+3732
0x5A08	0xFC000000 ;_Tahoma26x33_Regular+3736
0x5A0C	0x1C1FFC07 ;_Tahoma26x33_Regular+3740
0x5A10	0x1C381C3C ;_Tahoma26x33_Regular+3744
0x5A14	0x1C701C70 ;_Tahoma26x33_Regular+3748
0x5A18	0x1C701C70 ;_Tahoma26x33_Regular+3752
0x5A1C	0x1C381C70 ;_Tahoma26x33_Regular+3756
0x5A20	0xFC1FFC3C ;_Tahoma26x33_Regular+3760
0x5A24	0x1C001C07 ;_Tahoma26x33_Regular+3764
0x5A28	0x1C001C00 ;_Tahoma26x33_Regular+3768
0x5A2C	0x1C001C00 ;_Tahoma26x33_Regular+3772
0x5A30	0x00001C00 ;_Tahoma26x33_Regular+3776
0x5A34	0x00000000 ;_Tahoma26x33_Regular+3780
0x5A38	0x00000000 ;_Tahoma26x33_Regular+3784
0x5A3C	0x00000000 ;_Tahoma26x33_Regular+3788
0x5A40	0x00000000 ;_Tahoma26x33_Regular+3792
0x5A44	0x00000000 ;_Tahoma26x33_Regular+3796
0x5A48	0x00000000 ;_Tahoma26x33_Regular+3800
0x5A4C	0x00000000 ;_Tahoma26x33_Regular+3804
0x5A50	0x00000000 ;_Tahoma26x33_Regular+3808
0x5A54	0xE0001FC0 ;_Tahoma26x33_Regular+3812
0x5A58	0xF078003F ;_Tahoma26x33_Regular+3816
0x5A5C	0x00E03800 ;_Tahoma26x33_Regular+3820
0x5A60	0x1C01C01C ;_Tahoma26x33_Regular+3824
0x5A64	0x800E01C0 ;_Tahoma26x33_Regular+3828
0x5A68	0x03800E03 ;_Tahoma26x33_Regular+3832
0x5A6C	0x0E03800E ;_Tahoma26x33_Regular+3836
0x5A70	0x800E0380 ;_Tahoma26x33_Regular+3840
0x5A74	0x03800E03 ;_Tahoma26x33_Regular+3844
0x5A78	0x0E03800E ;_Tahoma26x33_Regular+3848
0x5A7C	0xC01C0380 ;_Tahoma26x33_Regular+3852
0x5A80	0x01C01C01 ;_Tahoma26x33_Regular+3856
0x5A84	0x7800E038 ;_Tahoma26x33_Regular+3860
0x5A88	0x7FE000F0 ;_Tahoma26x33_Regular+3864
0x5A8C	0x001FC000 ;_Tahoma26x33_Regular+3868
0x5A90	0x00001C00 ;_Tahoma26x33_Regular+3872
0x5A94	0x3800001C ;_Tahoma26x33_Regular+3876
0x5A98	0x03F80000 ;_Tahoma26x33_Regular+3880
0x5A9C	0x0003E000 ;_Tahoma26x33_Regular+3884
0x5AA0	0x00000000 ;_Tahoma26x33_Regular+3888
0x5AA4	0x00000000 ;_Tahoma26x33_Regular+3892
0x5AA8	0x00000000 ;_Tahoma26x33_Regular+3896
0x5AAC	0x00000000 ;_Tahoma26x33_Regular+3900
0x5AB0	0x00000000 ;_Tahoma26x33_Regular+3904
0x5AB4	0xFC000000 ;_Tahoma26x33_Regular+3908
0x5AB8	0x0FFC0007 ;_Tahoma26x33_Regular+3912
0x5ABC	0x001C1C00 ;_Tahoma26x33_Regular+3916
0x5AC0	0x1C00381C ;_Tahoma26x33_Regular+3920
0x5AC4	0x381C0038 ;_Tahoma26x33_Regular+3924
0x5AC8	0x00381C00 ;_Tahoma26x33_Regular+3928
0x5ACC	0x1C00381C ;_Tahoma26x33_Regular+3932
0x5AD0	0x1E1C001C ;_Tahoma26x33_Regular+3936
0x5AD4	0x000FFC00 ;_Tahoma26x33_Regular+3940
0x5AD8	0x9C0003FC ;_Tahoma26x33_Regular+3944
0x5ADC	0x0F1C0007 ;_Tahoma26x33_Regular+3948
0x5AE0	0x001E1C00 ;_Tahoma26x33_Regular+3952
0x5AE4	0x1C001C1C ;_Tahoma26x33_Regular+3956
0x5AE8	0x781C003C ;_Tahoma26x33_Regular+3960
0x5AEC	0x00F01C00 ;_Tahoma26x33_Regular+3964
0x5AF0	0x0001E01C ;_Tahoma26x33_Regular+3968
0x5AF4	0x00000000 ;_Tahoma26x33_Regular+3972
0x5AF8	0x00000000 ;_Tahoma26x33_Regular+3976
0x5AFC	0x00000000 ;_Tahoma26x33_Regular+3980
0x5B00	0x00000000 ;_Tahoma26x33_Regular+3984
0x5B04	0x00000000 ;_Tahoma26x33_Regular+3988
0x5B08	0x00000000 ;_Tahoma26x33_Regular+3992
0x5B0C	0x00000000 ;_Tahoma26x33_Regular+3996
0x5B10	0xE0000000 ;_Tahoma26x33_Regular+4000
0x5B14	0x3C1FF807 ;_Tahoma26x33_Regular+4004
0x5B18	0x0E100E1C ;_Tahoma26x33_Regular+4008
0x5B1C	0x0E000E00 ;_Tahoma26x33_Regular+4012
0x5B20	0x7C001E00 ;_Tahoma26x33_Regular+4016
0x5B24	0xE007F800 ;_Tahoma26x33_Regular+4020
0x5B28	0x001E000F ;_Tahoma26x33_Regular+4024
0x5B2C	0x0038003C ;_Tahoma26x33_Regular+4028
0x5B30	0x06380238 ;_Tahoma26x33_Regular+4032
0x5B34	0xFE1E1E1C ;_Tahoma26x33_Regular+4036
0x5B38	0x0003F00F ;_Tahoma26x33_Regular+4040
0x5B3C	0x00000000 ;_Tahoma26x33_Regular+4044
0x5B40	0x00000000 ;_Tahoma26x33_Regular+4048
0x5B44	0x00000000 ;_Tahoma26x33_Regular+4052
0x5B48	0x00000000 ;_Tahoma26x33_Regular+4056
0x5B4C	0x00000000 ;_Tahoma26x33_Regular+4060
0x5B50	0x00000000 ;_Tahoma26x33_Regular+4064
0x5B54	0x00000000 ;_Tahoma26x33_Regular+4068
0x5B58	0x00000000 ;_Tahoma26x33_Regular+4072
0x5B5C	0xFF01FFFF ;_Tahoma26x33_Regular+4076
0x5B60	0x038001FF ;_Tahoma26x33_Regular+4080
0x5B64	0x00038000 ;_Tahoma26x33_Regular+4084
0x5B68	0x80000380 ;_Tahoma26x33_Regular+4088
0x5B6C	0x03800003 ;_Tahoma26x33_Regular+4092
0x5B70	0x00038000 ;_Tahoma26x33_Regular+4096
0x5B74	0x80000380 ;_Tahoma26x33_Regular+4100
0x5B78	0x03800003 ;_Tahoma26x33_Regular+4104
0x5B7C	0x00038000 ;_Tahoma26x33_Regular+4108
0x5B80	0x80000380 ;_Tahoma26x33_Regular+4112
0x5B84	0x03800003 ;_Tahoma26x33_Regular+4116
0x5B88	0x00038000 ;_Tahoma26x33_Regular+4120
0x5B8C	0x80000380 ;_Tahoma26x33_Regular+4124
0x5B90	0x03800003 ;_Tahoma26x33_Regular+4128
0x5B94	0x00038000 ;_Tahoma26x33_Regular+4132
0x5B98	0x00000000 ;_Tahoma26x33_Regular+4136
0x5B9C	0x00000000 ;_Tahoma26x33_Regular+4140
0x5BA0	0x00000000 ;_Tahoma26x33_Regular+4144
0x5BA4	0x00000000 ;_Tahoma26x33_Regular+4148
0x5BA8	0x00000000 ;_Tahoma26x33_Regular+4152
0x5BAC	0x00000000 ;_Tahoma26x33_Regular+4156
0x5BB0	0x00000000 ;_Tahoma26x33_Regular+4160
0x5BB4	0x00000000 ;_Tahoma26x33_Regular+4164
0x5BB8	0xE01CE01C ;_Tahoma26x33_Regular+4168
0x5BBC	0xE01CE01C ;_Tahoma26x33_Regular+4172
0x5BC0	0xE01CE01C ;_Tahoma26x33_Regular+4176
0x5BC4	0xE01CE01C ;_Tahoma26x33_Regular+4180
0x5BC8	0xE01CE01C ;_Tahoma26x33_Regular+4184
0x5BCC	0xE01CE01C ;_Tahoma26x33_Regular+4188
0x5BD0	0xE01CE01C ;_Tahoma26x33_Regular+4192
0x5BD4	0xE01CE01C ;_Tahoma26x33_Regular+4196
0x5BD8	0x78787038 ;_Tahoma26x33_Regular+4200
0x5BDC	0x0FC03FF0 ;_Tahoma26x33_Regular+4204
0x5BE0	0x00000000 ;_Tahoma26x33_Regular+4208
0x5BE4	0x00000000 ;_Tahoma26x33_Regular+4212
0x5BE8	0x00000000 ;_Tahoma26x33_Regular+4216
0x5BEC	0x00000000 ;_Tahoma26x33_Regular+4220
0x5BF0	0x00000000 ;_Tahoma26x33_Regular+4224
0x5BF4	0x00000000 ;_Tahoma26x33_Regular+4228
0x5BF8	0xE0070000 ;_Tahoma26x33_Regular+4232
0x5BFC	0x700EF00F ;_Tahoma26x33_Regular+4236
0x5C00	0x781E700E ;_Tahoma26x33_Regular+4240
0x5C04	0x381C381C ;_Tahoma26x33_Regular+4244
0x5C08	0x1C383C3C ;_Tahoma26x33_Regular+4248
0x5C0C	0x1E781C38 ;_Tahoma26x33_Regular+4252
0x5C10	0x0E700E70 ;_Tahoma26x33_Regular+4256
0x5C14	0x07E00E70 ;_Tahoma26x33_Regular+4260
0x5C18	0x07E007E0 ;_Tahoma26x33_Regular+4264
0x5C1C	0x03C003C0 ;_Tahoma26x33_Regular+4268
0x5C20	0x000003C0 ;_Tahoma26x33_Regular+4272
0x5C24	0x00000000 ;_Tahoma26x33_Regular+4276
0x5C28	0x00000000 ;_Tahoma26x33_Regular+4280
0x5C2C	0x00000000 ;_Tahoma26x33_Regular+4284
0x5C30	0x00000000 ;_Tahoma26x33_Regular+4288
0x5C34	0x00000000 ;_Tahoma26x33_Regular+4292
0x5C38	0x00000000 ;_Tahoma26x33_Regular+4296
0x5C3C	0x00000000 ;_Tahoma26x33_Regular+4300
0x5C40	0x07000000 ;_Tahoma26x33_Regular+4304
0x5C44	0x3C07E018 ;_Tahoma26x33_Regular+4308
0x5C48	0x703C0EE0 ;_Tahoma26x33_Regular+4312
0x5C4C	0x0E703C0E ;_Tahoma26x33_Regular+4316
0x5C50	0x760E703C ;_Tahoma26x33_Regular+4320
0x5C54	0x38661C70 ;_Tahoma26x33_Regular+4324
0x5C58	0x1C38661C ;_Tahoma26x33_Regular+4328
0x5C5C	0xE31C3866 ;_Tahoma26x33_Regular+4332
0x5C60	0x1CC33838 ;_Tahoma26x33_Regular+4336
0x5C64	0x381CC338 ;_Tahoma26x33_Regular+4340
0x5C68	0xC1B81CC3 ;_Tahoma26x33_Regular+4344
0x5C6C	0x0F81F01D ;_Tahoma26x33_Regular+4348
0x5C70	0xF00F81F0 ;_Tahoma26x33_Regular+4352
0x5C74	0x81F00F81 ;_Tahoma26x33_Regular+4356
0x5C78	0x0700E00F ;_Tahoma26x33_Regular+4360
0x5C7C	0x000700E0 ;_Tahoma26x33_Regular+4364
0x5C80	0x00000000 ;_Tahoma26x33_Regular+4368
0x5C84	0x00000000 ;_Tahoma26x33_Regular+4372
0x5C88	0x00000000 ;_Tahoma26x33_Regular+4376
0x5C8C	0x00000000 ;_Tahoma26x33_Regular+4380
0x5C90	0x00000000 ;_Tahoma26x33_Regular+4384
0x5C94	0x00000000 ;_Tahoma26x33_Regular+4388
0x5C98	0x00000000 ;_Tahoma26x33_Regular+4392
0x5C9C	0x07000000 ;_Tahoma26x33_Regular+4396
0x5CA0	0x1C700EE0 ;_Tahoma26x33_Regular+4400
0x5CA4	0x38381C38 ;_Tahoma26x33_Regular+4404
0x5CA8	0x700E701C ;_Tahoma26x33_Regular+4408
0x5CAC	0xE007E00E ;_Tahoma26x33_Regular+4412
0x5CB0	0xC003C003 ;_Tahoma26x33_Regular+4416
0x5CB4	0xE003E003 ;_Tahoma26x33_Regular+4420
0x5CB8	0x700E7007 ;_Tahoma26x33_Regular+4424
0x5CBC	0x1C1C380E ;_Tahoma26x33_Regular+4428
0x5CC0	0x0E381C38 ;_Tahoma26x33_Regular+4432
0x5CC4	0x00E00770 ;_Tahoma26x33_Regular+4436
0x5CC8	0x00000000 ;_Tahoma26x33_Regular+4440
0x5CCC	0x00000000 ;_Tahoma26x33_Regular+4444
0x5CD0	0x00000000 ;_Tahoma26x33_Regular+4448
0x5CD4	0x00000000 ;_Tahoma26x33_Regular+4452
0x5CD8	0x00000000 ;_Tahoma26x33_Regular+4456
0x5CDC	0x00000000 ;_Tahoma26x33_Regular+4460
0x5CE0	0x00000000 ;_Tahoma26x33_Regular+4464
0x5CE4	0x00000000 ;_Tahoma26x33_Regular+4468
0x5CE8	0x0E01E00F ;_Tahoma26x33_Regular+4472
0x5CEC	0x701C00E0 ;_Tahoma26x33_Regular+4476
0x5CF0	0x00783C00 ;_Tahoma26x33_Regular+4480
0x5CF4	0x78003838 ;_Tahoma26x33_Regular+4484
0x5CF8	0x1E70003C ;_Tahoma26x33_Regular+4488
0x5CFC	0x000EE000 ;_Tahoma26x33_Regular+4492
0x5D00	0xC0000FE0 ;_Tahoma26x33_Regular+4496
0x5D04	0x03C00007 ;_Tahoma26x33_Regular+4500
0x5D08	0x00038000 ;_Tahoma26x33_Regular+4504
0x5D0C	0x80000380 ;_Tahoma26x33_Regular+4508
0x5D10	0x03800003 ;_Tahoma26x33_Regular+4512
0x5D14	0x00038000 ;_Tahoma26x33_Regular+4516
0x5D18	0x80000380 ;_Tahoma26x33_Regular+4520
0x5D1C	0x03800003 ;_Tahoma26x33_Regular+4524
0x5D20	0x00038000 ;_Tahoma26x33_Regular+4528
0x5D24	0x00000000 ;_Tahoma26x33_Regular+4532
0x5D28	0x00000000 ;_Tahoma26x33_Regular+4536
0x5D2C	0x00000000 ;_Tahoma26x33_Regular+4540
0x5D30	0x00000000 ;_Tahoma26x33_Regular+4544
0x5D34	0x00000000 ;_Tahoma26x33_Regular+4548
0x5D38	0x00000000 ;_Tahoma26x33_Regular+4552
0x5D3C	0x00000000 ;_Tahoma26x33_Regular+4556
0x5D40	0x00000000 ;_Tahoma26x33_Regular+4560
0x5D44	0x3FFE3FFE ;_Tahoma26x33_Regular+4564
0x5D48	0x1C003800 ;_Tahoma26x33_Regular+4568
0x5D4C	0x0E000E00 ;_Tahoma26x33_Regular+4572
0x5D50	0x07000700 ;_Tahoma26x33_Regular+4576
0x5D54	0x01C00380 ;_Tahoma26x33_Regular+4580
0x5D58	0x00E001C0 ;_Tahoma26x33_Regular+4584
0x5D5C	0x00700070 ;_Tahoma26x33_Regular+4588
0x5D60	0x00380038 ;_Tahoma26x33_Regular+4592
0x5D64	0x000E001C ;_Tahoma26x33_Regular+4596
0x5D68	0x3FFE3FFE ;_Tahoma26x33_Regular+4600
0x5D6C	0x00000000 ;_Tahoma26x33_Regular+4604
0x5D70	0x00000000 ;_Tahoma26x33_Regular+4608
0x5D74	0x00000000 ;_Tahoma26x33_Regular+4612
0x5D78	0x00000000 ;_Tahoma26x33_Regular+4616
0x5D7C	0x00000000 ;_Tahoma26x33_Regular+4620
0x5D80	0x00000000 ;_Tahoma26x33_Regular+4624
0x5D84	0x01FC01FC ;_Tahoma26x33_Regular+4628
0x5D88	0x001C001C ;_Tahoma26x33_Regular+4632
0x5D8C	0x001C001C ;_Tahoma26x33_Regular+4636
0x5D90	0x001C001C ;_Tahoma26x33_Regular+4640
0x5D94	0x001C001C ;_Tahoma26x33_Regular+4644
0x5D98	0x001C001C ;_Tahoma26x33_Regular+4648
0x5D9C	0x001C001C ;_Tahoma26x33_Regular+4652
0x5DA0	0x001C001C ;_Tahoma26x33_Regular+4656
0x5DA4	0x001C001C ;_Tahoma26x33_Regular+4660
0x5DA8	0x001C001C ;_Tahoma26x33_Regular+4664
0x5DAC	0x001C001C ;_Tahoma26x33_Regular+4668
0x5DB0	0x001C001C ;_Tahoma26x33_Regular+4672
0x5DB4	0x01FC01FC ;_Tahoma26x33_Regular+4676
0x5DB8	0x00000000 ;_Tahoma26x33_Regular+4680
0x5DBC	0x00000000 ;_Tahoma26x33_Regular+4684
0x5DC0	0x00000000 ;_Tahoma26x33_Regular+4688
0x5DC4	0x00060000 ;_Tahoma26x33_Regular+4692
0x5DC8	0x000C000E ;_Tahoma26x33_Regular+4696
0x5DCC	0x001C000C ;_Tahoma26x33_Regular+4700
0x5DD0	0x00180018 ;_Tahoma26x33_Regular+4704
0x5DD4	0x00300018 ;_Tahoma26x33_Regular+4708
0x5DD8	0x00300030 ;_Tahoma26x33_Regular+4712
0x5DDC	0x00600060 ;_Tahoma26x33_Regular+4716
0x5DE0	0x00C00060 ;_Tahoma26x33_Regular+4720
0x5DE4	0x00C000C0 ;_Tahoma26x33_Regular+4724
0x5DE8	0x01800180 ;_Tahoma26x33_Regular+4728
0x5DEC	0x03800180 ;_Tahoma26x33_Regular+4732
0x5DF0	0x03000300 ;_Tahoma26x33_Regular+4736
0x5DF4	0x06000700 ;_Tahoma26x33_Regular+4740
0x5DF8	0x00000000 ;_Tahoma26x33_Regular+4744
0x5DFC	0x00000000 ;_Tahoma26x33_Regular+4748
0x5E00	0xFEFE0000 ;_Tahoma26x33_Regular+4752
0x5E04	0xE0E0E0E0 ;_Tahoma26x33_Regular+4756
0x5E08	0xE0E0E0E0 ;_Tahoma26x33_Regular+4760
0x5E0C	0xE0E0E0E0 ;_Tahoma26x33_Regular+4764
0x5E10	0xE0E0E0E0 ;_Tahoma26x33_Regular+4768
0x5E14	0xE0E0E0E0 ;_Tahoma26x33_Regular+4772
0x5E18	0xFEFEE0E0 ;_Tahoma26x33_Regular+4776
0x5E1C	0x00000000 ;_Tahoma26x33_Regular+4780
0x5E20	0x00000000 ;_Tahoma26x33_Regular+4784
0x5E24	0x00000000 ;_Tahoma26x33_Regular+4788
0x5E28	0x00000000 ;_Tahoma26x33_Regular+4792
0x5E2C	0x00000000 ;_Tahoma26x33_Regular+4796
0x5E30	0x06000000 ;_Tahoma26x33_Regular+4800
0x5E34	0x000F0000 ;_Tahoma26x33_Regular+4804
0x5E38	0x80000F00 ;_Tahoma26x33_Regular+4808
0x5E3C	0x30C00019 ;_Tahoma26x33_Regular+4812
0x5E40	0x0030C000 ;_Tahoma26x33_Regular+4816
0x5E44	0x70006060 ;_Tahoma26x33_Regular+4820
0x5E48	0xC03000C0 ;_Tahoma26x33_Regular+4824
0x5E4C	0x01801800 ;_Tahoma26x33_Regular+4828
0x5E50	0x0003801C ;_Tahoma26x33_Regular+4832
0x5E54	0x00000000 ;_Tahoma26x33_Regular+4836
0x5E58	0x00000000 ;_Tahoma26x33_Regular+4840
0x5E5C	0x00000000 ;_Tahoma26x33_Regular+4844
0x5E60	0x00000000 ;_Tahoma26x33_Regular+4848
0x5E64	0x00000000 ;_Tahoma26x33_Regular+4852
0x5E68	0x00000000 ;_Tahoma26x33_Regular+4856
0x5E6C	0x00000000 ;_Tahoma26x33_Regular+4860
0x5E70	0x00000000 ;_Tahoma26x33_Regular+4864
0x5E74	0x00000000 ;_Tahoma26x33_Regular+4868
0x5E78	0x00000000 ;_Tahoma26x33_Regular+4872
0x5E7C	0x00000000 ;_Tahoma26x33_Regular+4876
0x5E80	0x00000000 ;_Tahoma26x33_Regular+4880
0x5E84	0x00000000 ;_Tahoma26x33_Regular+4884
0x5E88	0x00000000 ;_Tahoma26x33_Regular+4888
0x5E8C	0x00000000 ;_Tahoma26x33_Regular+4892
0x5E90	0x00000000 ;_Tahoma26x33_Regular+4896
0x5E94	0x00000000 ;_Tahoma26x33_Regular+4900
0x5E98	0x00000000 ;_Tahoma26x33_Regular+4904
0x5E9C	0x00000000 ;_Tahoma26x33_Regular+4908
0x5EA0	0x00000000 ;_Tahoma26x33_Regular+4912
0x5EA4	0x00000000 ;_Tahoma26x33_Regular+4916
0x5EA8	0x00000000 ;_Tahoma26x33_Regular+4920
0x5EAC	0x00000000 ;_Tahoma26x33_Regular+4924
0x5EB0	0x00000000 ;_Tahoma26x33_Regular+4928
0x5EB4	0x00000000 ;_Tahoma26x33_Regular+4932
0x5EB8	0x7FFF0000 ;_Tahoma26x33_Regular+4936
0x5EBC	0x00007FFF ;_Tahoma26x33_Regular+4940
0x5EC0	0x00000000 ;_Tahoma26x33_Regular+4944
0x5EC4	0x00000000 ;_Tahoma26x33_Regular+4948
0x5EC8	0x00000000 ;_Tahoma26x33_Regular+4952
0x5ECC	0x00700078 ;_Tahoma26x33_Regular+4956
0x5ED0	0x00C000E0 ;_Tahoma26x33_Regular+4960
0x5ED4	0x000001C0 ;_Tahoma26x33_Regular+4964
0x5ED8	0x00000000 ;_Tahoma26x33_Regular+4968
0x5EDC	0x00000000 ;_Tahoma26x33_Regular+4972
0x5EE0	0x00000000 ;_Tahoma26x33_Regular+4976
0x5EE4	0x00000000 ;_Tahoma26x33_Regular+4980
0x5EE8	0x00000000 ;_Tahoma26x33_Regular+4984
0x5EEC	0x00000000 ;_Tahoma26x33_Regular+4988
0x5EF0	0x00000000 ;_Tahoma26x33_Regular+4992
0x5EF4	0x00000000 ;_Tahoma26x33_Regular+4996
0x5EF8	0x00000000 ;_Tahoma26x33_Regular+5000
0x5EFC	0x00000000 ;_Tahoma26x33_Regular+5004
0x5F00	0x00000000 ;_Tahoma26x33_Regular+5008
0x5F04	0x00000000 ;_Tahoma26x33_Regular+5012
0x5F08	0x00000000 ;_Tahoma26x33_Regular+5016
0x5F0C	0x00000000 ;_Tahoma26x33_Regular+5020
0x5F10	0x00000000 ;_Tahoma26x33_Regular+5024
0x5F14	0x00000000 ;_Tahoma26x33_Regular+5028
0x5F18	0x00000000 ;_Tahoma26x33_Regular+5032
0x5F1C	0x07FC01F8 ;_Tahoma26x33_Regular+5036
0x5F20	0x0E000F04 ;_Tahoma26x33_Regular+5040
0x5F24	0x0FE00E00 ;_Tahoma26x33_Regular+5044
0x5F28	0x0E3C0FF8 ;_Tahoma26x33_Regular+5048
0x5F2C	0x0E0E0E1E ;_Tahoma26x33_Regular+5052
0x5F30	0x0E0E0E0E ;_Tahoma26x33_Regular+5056
0x5F34	0x0EFC0F1E ;_Tahoma26x33_Regular+5060
0x5F38	0x00000E78 ;_Tahoma26x33_Regular+5064
0x5F3C	0x00000000 ;_Tahoma26x33_Regular+5068
0x5F40	0x00000000 ;_Tahoma26x33_Regular+5072
0x5F44	0x00000000 ;_Tahoma26x33_Regular+5076
0x5F48	0x00000000 ;_Tahoma26x33_Regular+5080
0x5F4C	0x00000000 ;_Tahoma26x33_Regular+5084
0x5F50	0x001C0000 ;_Tahoma26x33_Regular+5088
0x5F54	0x001C001C ;_Tahoma26x33_Regular+5092
0x5F58	0x001C001C ;_Tahoma26x33_Regular+5096
0x5F5C	0x079C001C ;_Tahoma26x33_Regular+5100
0x5F60	0x1C7C0FFC ;_Tahoma26x33_Regular+5104
0x5F64	0x381C1C1C ;_Tahoma26x33_Regular+5108
0x5F68	0x381C381C ;_Tahoma26x33_Regular+5112
0x5F6C	0x381C381C ;_Tahoma26x33_Regular+5116
0x5F70	0x381C381C ;_Tahoma26x33_Regular+5120
0x5F74	0x1E3C1C1C ;_Tahoma26x33_Regular+5124
0x5F78	0x07DC0FFC ;_Tahoma26x33_Regular+5128
0x5F7C	0x00000000 ;_Tahoma26x33_Regular+5132
0x5F80	0x00000000 ;_Tahoma26x33_Regular+5136
0x5F84	0x00000000 ;_Tahoma26x33_Regular+5140
0x5F88	0x00000000 ;_Tahoma26x33_Regular+5144
0x5F8C	0x00000000 ;_Tahoma26x33_Regular+5148
0x5F90	0x00000000 ;_Tahoma26x33_Regular+5152
0x5F94	0x00000000 ;_Tahoma26x33_Regular+5156
0x5F98	0x00000000 ;_Tahoma26x33_Regular+5160
0x5F9C	0x00000000 ;_Tahoma26x33_Regular+5164
0x5FA0	0x07F803E0 ;_Tahoma26x33_Regular+5168
0x5FA4	0x041C063C ;_Tahoma26x33_Regular+5172
0x5FA8	0x000E000E ;_Tahoma26x33_Regular+5176
0x5FAC	0x000E000E ;_Tahoma26x33_Regular+5180
0x5FB0	0x000E000E ;_Tahoma26x33_Regular+5184
0x5FB4	0x041C000E ;_Tahoma26x33_Regular+5188
0x5FB8	0x07F8063C ;_Tahoma26x33_Regular+5192
0x5FBC	0x000003E0 ;_Tahoma26x33_Regular+5196
0x5FC0	0x00000000 ;_Tahoma26x33_Regular+5200
0x5FC4	0x00000000 ;_Tahoma26x33_Regular+5204
0x5FC8	0x00000000 ;_Tahoma26x33_Regular+5208
0x5FCC	0x00000000 ;_Tahoma26x33_Regular+5212
0x5FD0	0x00000000 ;_Tahoma26x33_Regular+5216
0x5FD4	0x1C000000 ;_Tahoma26x33_Regular+5220
0x5FD8	0x1C001C00 ;_Tahoma26x33_Regular+5224
0x5FDC	0x1C001C00 ;_Tahoma26x33_Regular+5228
0x5FE0	0x1DE01C00 ;_Tahoma26x33_Regular+5232
0x5FE4	0x1E3C1FF8 ;_Tahoma26x33_Regular+5236
0x5FE8	0x1C0E1C1C ;_Tahoma26x33_Regular+5240
0x5FEC	0x1C0E1C0E ;_Tahoma26x33_Regular+5244
0x5FF0	0x1C0E1C0E ;_Tahoma26x33_Regular+5248
0x5FF4	0x1C0E1C0E ;_Tahoma26x33_Regular+5252
0x5FF8	0x1F1C1C1C ;_Tahoma26x33_Regular+5256
0x5FFC	0x1CF01FF8 ;_Tahoma26x33_Regular+5260
0x6000	0x00000000 ;_Tahoma26x33_Regular+5264
0x6004	0x00000000 ;_Tahoma26x33_Regular+5268
0x6008	0x00000000 ;_Tahoma26x33_Regular+5272
0x600C	0x00000000 ;_Tahoma26x33_Regular+5276
0x6010	0x00000000 ;_Tahoma26x33_Regular+5280
0x6014	0x00000000 ;_Tahoma26x33_Regular+5284
0x6018	0x00000000 ;_Tahoma26x33_Regular+5288
0x601C	0x00000000 ;_Tahoma26x33_Regular+5292
0x6020	0x00000000 ;_Tahoma26x33_Regular+5296
0x6024	0x07F803E0 ;_Tahoma26x33_Regular+5300
0x6028	0x1C1C0E3C ;_Tahoma26x33_Regular+5304
0x602C	0x1C0E1C0E ;_Tahoma26x33_Regular+5308
0x6030	0x1FFE1FFE ;_Tahoma26x33_Regular+5312
0x6034	0x000E000E ;_Tahoma26x33_Regular+5316
0x6038	0x101C000E ;_Tahoma26x33_Regular+5320
0x603C	0x1FF8183C ;_Tahoma26x33_Regular+5324
0x6040	0x000007E0 ;_Tahoma26x33_Regular+5328
0x6044	0x00000000 ;_Tahoma26x33_Regular+5332
0x6048	0x00000000 ;_Tahoma26x33_Regular+5336
0x604C	0x00000000 ;_Tahoma26x33_Regular+5340
0x6050	0x00000000 ;_Tahoma26x33_Regular+5344
0x6054	0x00000000 ;_Tahoma26x33_Regular+5348
0x6058	0x01F00000 ;_Tahoma26x33_Regular+5352
0x605C	0x003801F8 ;_Tahoma26x33_Regular+5356
0x6060	0x001C001C ;_Tahoma26x33_Regular+5360
0x6064	0x00FF001C ;_Tahoma26x33_Regular+5364
0x6068	0x001C00FF ;_Tahoma26x33_Regular+5368
0x606C	0x001C001C ;_Tahoma26x33_Regular+5372
0x6070	0x001C001C ;_Tahoma26x33_Regular+5376
0x6074	0x001C001C ;_Tahoma26x33_Regular+5380
0x6078	0x001C001C ;_Tahoma26x33_Regular+5384
0x607C	0x001C001C ;_Tahoma26x33_Regular+5388
0x6080	0x001C001C ;_Tahoma26x33_Regular+5392
0x6084	0x00000000 ;_Tahoma26x33_Regular+5396
0x6088	0x00000000 ;_Tahoma26x33_Regular+5400
0x608C	0x00000000 ;_Tahoma26x33_Regular+5404
0x6090	0x00000000 ;_Tahoma26x33_Regular+5408
0x6094	0x00000000 ;_Tahoma26x33_Regular+5412
0x6098	0x00000000 ;_Tahoma26x33_Regular+5416
0x609C	0x00000000 ;_Tahoma26x33_Regular+5420
0x60A0	0x00000000 ;_Tahoma26x33_Regular+5424
0x60A4	0x00000000 ;_Tahoma26x33_Regular+5428
0x60A8	0x1FF81DE0 ;_Tahoma26x33_Regular+5432
0x60AC	0x1C1C1E3C ;_Tahoma26x33_Regular+5436
0x60B0	0x1C0E1C0E ;_Tahoma26x33_Regular+5440
0x60B4	0x1C0E1C0E ;_Tahoma26x33_Regular+5444
0x60B8	0x1C0E1C0E ;_Tahoma26x33_Regular+5448
0x60BC	0x1C1C1C0E ;_Tahoma26x33_Regular+5452
0x60C0	0x1FF81E1C ;_Tahoma26x33_Regular+5456
0x60C4	0x1C001CF0 ;_Tahoma26x33_Regular+5460
0x60C8	0x0E040C00 ;_Tahoma26x33_Regular+5464
0x60CC	0x01FC07FC ;_Tahoma26x33_Regular+5468
0x60D0	0x00000000 ;_Tahoma26x33_Regular+5472
0x60D4	0x00000000 ;_Tahoma26x33_Regular+5476
0x60D8	0x00000000 ;_Tahoma26x33_Regular+5480
0x60DC	0x001C0000 ;_Tahoma26x33_Regular+5484
0x60E0	0x001C001C ;_Tahoma26x33_Regular+5488
0x60E4	0x001C001C ;_Tahoma26x33_Regular+5492
0x60E8	0x079C001C ;_Tahoma26x33_Regular+5496
0x60EC	0x1E3C0FDC ;_Tahoma26x33_Regular+5500
0x60F0	0x1C1C1C1C ;_Tahoma26x33_Regular+5504
0x60F4	0x1C1C1C1C ;_Tahoma26x33_Regular+5508
0x60F8	0x1C1C1C1C ;_Tahoma26x33_Regular+5512
0x60FC	0x1C1C1C1C ;_Tahoma26x33_Regular+5516
0x6100	0x1C1C1C1C ;_Tahoma26x33_Regular+5520
0x6104	0x1C1C1C1C ;_Tahoma26x33_Regular+5524
0x6108	0x00000000 ;_Tahoma26x33_Regular+5528
0x610C	0x00000000 ;_Tahoma26x33_Regular+5532
0x6110	0x00000000 ;_Tahoma26x33_Regular+5536
0x6114	0x00000000 ;_Tahoma26x33_Regular+5540
0x6118	0x1C000000 ;_Tahoma26x33_Regular+5544
0x611C	0x00001C1C ;_Tahoma26x33_Regular+5548
0x6120	0x1C1C1C1C ;_Tahoma26x33_Regular+5552
0x6124	0x1C1C1C1C ;_Tahoma26x33_Regular+5556
0x6128	0x1C1C1C1C ;_Tahoma26x33_Regular+5560
0x612C	0x001C1C1C ;_Tahoma26x33_Regular+5564
0x6130	0x00000000 ;_Tahoma26x33_Regular+5568
0x6134	0x00000000 ;_Tahoma26x33_Regular+5572
0x6138	0x00000000 ;_Tahoma26x33_Regular+5576
0x613C	0x00383838 ;_Tahoma26x33_Regular+5580
0x6140	0x383E3E00 ;_Tahoma26x33_Regular+5584
0x6144	0x38383838 ;_Tahoma26x33_Regular+5588
0x6148	0x38383838 ;_Tahoma26x33_Regular+5592
0x614C	0x38383838 ;_Tahoma26x33_Regular+5596
0x6150	0x1F3C3838 ;_Tahoma26x33_Regular+5600
0x6154	0x00000007 ;_Tahoma26x33_Regular+5604
0x6158	0x00000000 ;_Tahoma26x33_Regular+5608
0x615C	0x00000000 ;_Tahoma26x33_Regular+5612
0x6160	0x001C0000 ;_Tahoma26x33_Regular+5616
0x6164	0x001C001C ;_Tahoma26x33_Regular+5620
0x6168	0x001C001C ;_Tahoma26x33_Regular+5624
0x616C	0x1E1C001C ;_Tahoma26x33_Regular+5628
0x6170	0x071C0F1C ;_Tahoma26x33_Regular+5632
0x6174	0x01DC039C ;_Tahoma26x33_Regular+5636
0x6178	0x00FC00FC ;_Tahoma26x33_Regular+5640
0x617C	0x01DC01FC ;_Tahoma26x33_Regular+5644
0x6180	0x079C039C ;_Tahoma26x33_Regular+5648
0x6184	0x0E1C071C ;_Tahoma26x33_Regular+5652
0x6188	0x3C1C1E1C ;_Tahoma26x33_Regular+5656
0x618C	0x00000000 ;_Tahoma26x33_Regular+5660
0x6190	0x00000000 ;_Tahoma26x33_Regular+5664
0x6194	0x00000000 ;_Tahoma26x33_Regular+5668
0x6198	0x00000000 ;_Tahoma26x33_Regular+5672
0x619C	0x1C1C0000 ;_Tahoma26x33_Regular+5676
0x61A0	0x1C1C1C1C ;_Tahoma26x33_Regular+5680
0x61A4	0x1C1C1C1C ;_Tahoma26x33_Regular+5684
0x61A8	0x1C1C1C1C ;_Tahoma26x33_Regular+5688
0x61AC	0x1C1C1C1C ;_Tahoma26x33_Regular+5692
0x61B0	0x001C1C1C ;_Tahoma26x33_Regular+5696
0x61B4	0x00000000 ;_Tahoma26x33_Regular+5700
0x61B8	0x00000000 ;_Tahoma26x33_Regular+5704
0x61BC	0x00000000 ;_Tahoma26x33_Regular+5708
0x61C0	0x00000000 ;_Tahoma26x33_Regular+5712
0x61C4	0x00000000 ;_Tahoma26x33_Regular+5716
0x61C8	0x00000000 ;_Tahoma26x33_Regular+5720
0x61CC	0x00000000 ;_Tahoma26x33_Regular+5724
0x61D0	0x00000000 ;_Tahoma26x33_Regular+5728
0x61D4	0x00000000 ;_Tahoma26x33_Regular+5732
0x61D8	0x00000000 ;_Tahoma26x33_Regular+5736
0x61DC	0x07879C00 ;_Tahoma26x33_Regular+5740
0x61E0	0x7C0FCFDC ;_Tahoma26x33_Regular+5744
0x61E4	0x3C3C1E7E ;_Tahoma26x33_Regular+5748
0x61E8	0x1C1C1C1C ;_Tahoma26x33_Regular+5752
0x61EC	0x1C1C1C1C ;_Tahoma26x33_Regular+5756
0x61F0	0x1C1C1C1C ;_Tahoma26x33_Regular+5760
0x61F4	0x1C1C1C1C ;_Tahoma26x33_Regular+5764
0x61F8	0x1C1C1C1C ;_Tahoma26x33_Regular+5768
0x61FC	0x1C1C1C1C ;_Tahoma26x33_Regular+5772
0x6200	0x1C1C1C1C ;_Tahoma26x33_Regular+5776
0x6204	0x1C1C1C1C ;_Tahoma26x33_Regular+5780
0x6208	0x00001C1C ;_Tahoma26x33_Regular+5784
0x620C	0x00000000 ;_Tahoma26x33_Regular+5788
0x6210	0x00000000 ;_Tahoma26x33_Regular+5792
0x6214	0x00000000 ;_Tahoma26x33_Regular+5796
0x6218	0x00000000 ;_Tahoma26x33_Regular+5800
0x621C	0x00000000 ;_Tahoma26x33_Regular+5804
0x6220	0x00000000 ;_Tahoma26x33_Regular+5808
0x6224	0x00000000 ;_Tahoma26x33_Regular+5812
0x6228	0x00000000 ;_Tahoma26x33_Regular+5816
0x622C	0x00000000 ;_Tahoma26x33_Regular+5820
0x6230	0x00000000 ;_Tahoma26x33_Regular+5824
0x6234	0x0FDC079C ;_Tahoma26x33_Regular+5828
0x6238	0x1C1C1E3C ;_Tahoma26x33_Regular+5832
0x623C	0x1C1C1C1C ;_Tahoma26x33_Regular+5836
0x6240	0x1C1C1C1C ;_Tahoma26x33_Regular+5840
0x6244	0x1C1C1C1C ;_Tahoma26x33_Regular+5844
0x6248	0x1C1C1C1C ;_Tahoma26x33_Regular+5848
0x624C	0x1C1C1C1C ;_Tahoma26x33_Regular+5852
0x6250	0x00001C1C ;_Tahoma26x33_Regular+5856
0x6254	0x00000000 ;_Tahoma26x33_Regular+5860
0x6258	0x00000000 ;_Tahoma26x33_Regular+5864
0x625C	0x00000000 ;_Tahoma26x33_Regular+5868
0x6260	0x00000000 ;_Tahoma26x33_Regular+5872
0x6264	0x00000000 ;_Tahoma26x33_Regular+5876
0x6268	0x00000000 ;_Tahoma26x33_Regular+5880
0x626C	0x00000000 ;_Tahoma26x33_Regular+5884
0x6270	0x00000000 ;_Tahoma26x33_Regular+5888
0x6274	0x03E00000 ;_Tahoma26x33_Regular+5892
0x6278	0x1E3C0FF8 ;_Tahoma26x33_Regular+5896
0x627C	0x380E1C1C ;_Tahoma26x33_Regular+5900
0x6280	0x380E380E ;_Tahoma26x33_Regular+5904
0x6284	0x380E380E ;_Tahoma26x33_Regular+5908
0x6288	0x380E380E ;_Tahoma26x33_Regular+5912
0x628C	0x1E3C1C1C ;_Tahoma26x33_Regular+5916
0x6290	0x03E00FF8 ;_Tahoma26x33_Regular+5920
0x6294	0x00000000 ;_Tahoma26x33_Regular+5924
0x6298	0x00000000 ;_Tahoma26x33_Regular+5928
0x629C	0x00000000 ;_Tahoma26x33_Regular+5932
0x62A0	0x00000000 ;_Tahoma26x33_Regular+5936
0x62A4	0x00000000 ;_Tahoma26x33_Regular+5940
0x62A8	0x00000000 ;_Tahoma26x33_Regular+5944
0x62AC	0x00000000 ;_Tahoma26x33_Regular+5948
0x62B0	0x00000000 ;_Tahoma26x33_Regular+5952
0x62B4	0x00000000 ;_Tahoma26x33_Regular+5956
0x62B8	0x0FFC079C ;_Tahoma26x33_Regular+5960
0x62BC	0x1C1C1C3C ;_Tahoma26x33_Regular+5964
0x62C0	0x381C381C ;_Tahoma26x33_Regular+5968
0x62C4	0x381C381C ;_Tahoma26x33_Regular+5972
0x62C8	0x381C381C ;_Tahoma26x33_Regular+5976
0x62CC	0x1C1C381C ;_Tahoma26x33_Regular+5980
0x62D0	0x0FFC1E3C ;_Tahoma26x33_Regular+5984
0x62D4	0x001C07DC ;_Tahoma26x33_Regular+5988
0x62D8	0x001C001C ;_Tahoma26x33_Regular+5992
0x62DC	0x001C001C ;_Tahoma26x33_Regular+5996
0x62E0	0x00000000 ;_Tahoma26x33_Regular+6000
0x62E4	0x00000000 ;_Tahoma26x33_Regular+6004
0x62E8	0x00000000 ;_Tahoma26x33_Regular+6008
0x62EC	0x00000000 ;_Tahoma26x33_Regular+6012
0x62F0	0x00000000 ;_Tahoma26x33_Regular+6016
0x62F4	0x00000000 ;_Tahoma26x33_Regular+6020
0x62F8	0x1DE00000 ;_Tahoma26x33_Regular+6024
0x62FC	0x1E3C1FF8 ;_Tahoma26x33_Regular+6028
0x6300	0x1C0E1C1C ;_Tahoma26x33_Regular+6032
0x6304	0x1C0E1C0E ;_Tahoma26x33_Regular+6036
0x6308	0x1C0E1C0E ;_Tahoma26x33_Regular+6040
0x630C	0x1C0E1C0E ;_Tahoma26x33_Regular+6044
0x6310	0x1E1C1C1C ;_Tahoma26x33_Regular+6048
0x6314	0x1CF01FF8 ;_Tahoma26x33_Regular+6052
0x6318	0x1C001C00 ;_Tahoma26x33_Regular+6056
0x631C	0x1C001C00 ;_Tahoma26x33_Regular+6060
0x6320	0x00001C00 ;_Tahoma26x33_Regular+6064
0x6324	0x00000000 ;_Tahoma26x33_Regular+6068
0x6328	0x00000000 ;_Tahoma26x33_Regular+6072
0x632C	0x00000000 ;_Tahoma26x33_Regular+6076
0x6330	0x00000000 ;_Tahoma26x33_Regular+6080
0x6334	0x00000000 ;_Tahoma26x33_Regular+6084
0x6338	0x00000000 ;_Tahoma26x33_Regular+6088
0x633C	0x03DC039C ;_Tahoma26x33_Regular+6092
0x6340	0x007C03FC ;_Tahoma26x33_Regular+6096
0x6344	0x001C001C ;_Tahoma26x33_Regular+6100
0x6348	0x001C001C ;_Tahoma26x33_Regular+6104
0x634C	0x001C001C ;_Tahoma26x33_Regular+6108
0x6350	0x001C001C ;_Tahoma26x33_Regular+6112
0x6354	0x001C001C ;_Tahoma26x33_Regular+6116
0x6358	0x0000001C ;_Tahoma26x33_Regular+6120
0x635C	0x00000000 ;_Tahoma26x33_Regular+6124
0x6360	0x00000000 ;_Tahoma26x33_Regular+6128
0x6364	0x00000000 ;_Tahoma26x33_Regular+6132
0x6368	0x00000000 ;_Tahoma26x33_Regular+6136
0x636C	0x00000000 ;_Tahoma26x33_Regular+6140
0x6370	0x00000000 ;_Tahoma26x33_Regular+6144
0x6374	0x00000000 ;_Tahoma26x33_Regular+6148
0x6378	0x00000000 ;_Tahoma26x33_Regular+6152
0x637C	0x01F80000 ;_Tahoma26x33_Regular+6156
0x6380	0x031E03FC ;_Tahoma26x33_Regular+6160
0x6384	0x000E020E ;_Tahoma26x33_Regular+6164
0x6388	0x007E000E ;_Tahoma26x33_Regular+6168
0x638C	0x07F003FC ;_Tahoma26x33_Regular+6172
0x6390	0x07000780 ;_Tahoma26x33_Regular+6176
0x6394	0x07860702 ;_Tahoma26x33_Regular+6180
0x6398	0x00F803FE ;_Tahoma26x33_Regular+6184
0x639C	0x00000000 ;_Tahoma26x33_Regular+6188
0x63A0	0x00000000 ;_Tahoma26x33_Regular+6192
0x63A4	0x00000000 ;_Tahoma26x33_Regular+6196
0x63A8	0x00000000 ;_Tahoma26x33_Regular+6200
0x63AC	0x00000000 ;_Tahoma26x33_Regular+6204
0x63B0	0x00000000 ;_Tahoma26x33_Regular+6208
0x63B4	0x00000000 ;_Tahoma26x33_Regular+6212
0x63B8	0x001C001C ;_Tahoma26x33_Regular+6216
0x63BC	0x001C001C ;_Tahoma26x33_Regular+6220
0x63C0	0x01FF01FF ;_Tahoma26x33_Regular+6224
0x63C4	0x001C001C ;_Tahoma26x33_Regular+6228
0x63C8	0x001C001C ;_Tahoma26x33_Regular+6232
0x63CC	0x001C001C ;_Tahoma26x33_Regular+6236
0x63D0	0x001C001C ;_Tahoma26x33_Regular+6240
0x63D4	0x001C001C ;_Tahoma26x33_Regular+6244
0x63D8	0x01F8003C ;_Tahoma26x33_Regular+6248
0x63DC	0x000001F0 ;_Tahoma26x33_Regular+6252
0x63E0	0x00000000 ;_Tahoma26x33_Regular+6256
0x63E4	0x00000000 ;_Tahoma26x33_Regular+6260
0x63E8	0x00000000 ;_Tahoma26x33_Regular+6264
0x63EC	0x00000000 ;_Tahoma26x33_Regular+6268
0x63F0	0x00000000 ;_Tahoma26x33_Regular+6272
0x63F4	0x00000000 ;_Tahoma26x33_Regular+6276
0x63F8	0x00000000 ;_Tahoma26x33_Regular+6280
0x63FC	0x00000000 ;_Tahoma26x33_Regular+6284
0x6400	0x1C1C0000 ;_Tahoma26x33_Regular+6288
0x6404	0x1C1C1C1C ;_Tahoma26x33_Regular+6292
0x6408	0x1C1C1C1C ;_Tahoma26x33_Regular+6296
0x640C	0x1C1C1C1C ;_Tahoma26x33_Regular+6300
0x6410	0x1C1C1C1C ;_Tahoma26x33_Regular+6304
0x6414	0x1C1C1C1C ;_Tahoma26x33_Regular+6308
0x6418	0x1F3C1E1C ;_Tahoma26x33_Regular+6312
0x641C	0x1CF01DF8 ;_Tahoma26x33_Regular+6316
0x6420	0x00000000 ;_Tahoma26x33_Regular+6320
0x6424	0x00000000 ;_Tahoma26x33_Regular+6324
0x6428	0x00000000 ;_Tahoma26x33_Regular+6328
0x642C	0x00000000 ;_Tahoma26x33_Regular+6332
0x6430	0x00000000 ;_Tahoma26x33_Regular+6336
0x6434	0x00000000 ;_Tahoma26x33_Regular+6340
0x6438	0x00000000 ;_Tahoma26x33_Regular+6344
0x643C	0x00000000 ;_Tahoma26x33_Regular+6348
0x6440	0x00000000 ;_Tahoma26x33_Regular+6352
0x6444	0x0E0E1C07 ;_Tahoma26x33_Regular+6356
0x6448	0x0E0E0E0E ;_Tahoma26x33_Regular+6360
0x644C	0x071C071C ;_Tahoma26x33_Regular+6364
0x6450	0x03B8071C ;_Tahoma26x33_Regular+6368
0x6454	0x03B803B8 ;_Tahoma26x33_Regular+6372
0x6458	0x01F001F0 ;_Tahoma26x33_Regular+6376
0x645C	0x00E000F0 ;_Tahoma26x33_Regular+6380
0x6460	0x000000E0 ;_Tahoma26x33_Regular+6384
0x6464	0x00000000 ;_Tahoma26x33_Regular+6388
0x6468	0x00000000 ;_Tahoma26x33_Regular+6392
0x646C	0x00000000 ;_Tahoma26x33_Regular+6396
0x6470	0x00000000 ;_Tahoma26x33_Regular+6400
0x6474	0x00000000 ;_Tahoma26x33_Regular+6404
0x6478	0x00000000 ;_Tahoma26x33_Regular+6408
0x647C	0x00000000 ;_Tahoma26x33_Regular+6412
0x6480	0x00000000 ;_Tahoma26x33_Regular+6416
0x6484	0x00000000 ;_Tahoma26x33_Regular+6420
0x6488	0x00000000 ;_Tahoma26x33_Regular+6424
0x648C	0x00000000 ;_Tahoma26x33_Regular+6428
0x6490	0x06070000 ;_Tahoma26x33_Regular+6432
0x6494	0x0E0E070E ;_Tahoma26x33_Regular+6436
0x6498	0x0E070F0E ;_Tahoma26x33_Regular+6440
0x649C	0x1F0E070F ;_Tahoma26x33_Regular+6444
0x64A0	0x07198E07 ;_Tahoma26x33_Regular+6448
0x64A4	0x9C03198C ;_Tahoma26x33_Regular+6452
0x64A8	0xB0DC0339 ;_Tahoma26x33_Regular+6456
0x64AC	0x03B0DC03 ;_Tahoma26x33_Regular+6460
0x64B0	0x7801F0D8 ;_Tahoma26x33_Regular+6464
0x64B4	0xE07801E0 ;_Tahoma26x33_Regular+6468
0x64B8	0x01E07001 ;_Tahoma26x33_Regular+6472
0x64BC	0x0000C030 ;_Tahoma26x33_Regular+6476
0x64C0	0x00000000 ;_Tahoma26x33_Regular+6480
0x64C4	0x00000000 ;_Tahoma26x33_Regular+6484
0x64C8	0x00000000 ;_Tahoma26x33_Regular+6488
0x64CC	0x00000000 ;_Tahoma26x33_Regular+6492
0x64D0	0x00000000 ;_Tahoma26x33_Regular+6496
0x64D4	0x00000000 ;_Tahoma26x33_Regular+6500
0x64D8	0x00000000 ;_Tahoma26x33_Regular+6504
0x64DC	0x00000000 ;_Tahoma26x33_Regular+6508
0x64E0	0x00000000 ;_Tahoma26x33_Regular+6512
0x64E4	0x00000000 ;_Tahoma26x33_Regular+6516
0x64E8	0x0E1C0700 ;_Tahoma26x33_Regular+6520
0x64EC	0x1C071C0E ;_Tahoma26x33_Regular+6524
0x64F0	0xF003B807 ;_Tahoma26x33_Regular+6528
0x64F4	0xE001F001 ;_Tahoma26x33_Regular+6532
0x64F8	0xF001F000 ;_Tahoma26x33_Regular+6536
0x64FC	0x1C03B801 ;_Tahoma26x33_Regular+6540
0x6500	0x0E071C07 ;_Tahoma26x33_Regular+6544
0x6504	0x001C070E ;_Tahoma26x33_Regular+6548
0x6508	0x00000000 ;_Tahoma26x33_Regular+6552
0x650C	0x00000000 ;_Tahoma26x33_Regular+6556
0x6510	0x00000000 ;_Tahoma26x33_Regular+6560
0x6514	0x00000000 ;_Tahoma26x33_Regular+6564
0x6518	0x00000000 ;_Tahoma26x33_Regular+6568
0x651C	0x00000000 ;_Tahoma26x33_Regular+6572
0x6520	0x00000000 ;_Tahoma26x33_Regular+6576
0x6524	0x00000000 ;_Tahoma26x33_Regular+6580
0x6528	0x07000000 ;_Tahoma26x33_Regular+6584
0x652C	0x0E0E0E1C ;_Tahoma26x33_Regular+6588
0x6530	0x1C0E0E0E ;_Tahoma26x33_Regular+6592
0x6534	0xBC071C07 ;_Tahoma26x33_Regular+6596
0x6538	0xB803B803 ;_Tahoma26x33_Regular+6600
0x653C	0xF001F003 ;_Tahoma26x33_Regular+6604
0x6540	0xE001F001 ;_Tahoma26x33_Regular+6608
0x6544	0x7000E000 ;_Tahoma26x33_Regular+6612
0x6548	0x78007000 ;_Tahoma26x33_Regular+6616
0x654C	0x38003800 ;_Tahoma26x33_Regular+6620
0x6550	0x00001C00 ;_Tahoma26x33_Regular+6624
0x6554	0x00000000 ;_Tahoma26x33_Regular+6628
0x6558	0x00000000 ;_Tahoma26x33_Regular+6632
0x655C	0x00000000 ;_Tahoma26x33_Regular+6636
0x6560	0x00000000 ;_Tahoma26x33_Regular+6640
0x6564	0x00000000 ;_Tahoma26x33_Regular+6644
0x6568	0x00000000 ;_Tahoma26x33_Regular+6648
0x656C	0xFE07FE00 ;_Tahoma26x33_Regular+6652
0x6570	0x80070007 ;_Tahoma26x33_Regular+6656
0x6574	0xC001C003 ;_Tahoma26x33_Regular+6660
0x6578	0xF000E001 ;_Tahoma26x33_Regular+6664
0x657C	0x38007000 ;_Tahoma26x33_Regular+6668
0x6580	0x1C003800 ;_Tahoma26x33_Regular+6672
0x6584	0xFE000E00 ;_Tahoma26x33_Regular+6676
0x6588	0x0007FE07 ;_Tahoma26x33_Regular+6680
0x658C	0x00000000 ;_Tahoma26x33_Regular+6684
0x6590	0x00000000 ;_Tahoma26x33_Regular+6688
0x6594	0x00000000 ;_Tahoma26x33_Regular+6692
0x6598	0x00000000 ;_Tahoma26x33_Regular+6696
0x659C	0x00000000 ;_Tahoma26x33_Regular+6700
0x65A0	0x00000000 ;_Tahoma26x33_Regular+6704
0x65A4	0xC00FC00F ;_Tahoma26x33_Regular+6708
0x65A8	0xE000E001 ;_Tahoma26x33_Regular+6712
0x65AC	0xE000E000 ;_Tahoma26x33_Regular+6716
0x65B0	0xE000E000 ;_Tahoma26x33_Regular+6720
0x65B4	0x7000E000 ;_Tahoma26x33_Regular+6724
0x65B8	0x1E003800 ;_Tahoma26x33_Regular+6728
0x65BC	0x38001E00 ;_Tahoma26x33_Regular+6732
0x65C0	0xE0007000 ;_Tahoma26x33_Regular+6736
0x65C4	0xE000E000 ;_Tahoma26x33_Regular+6740
0x65C8	0xE000E000 ;_Tahoma26x33_Regular+6744
0x65CC	0xE000E000 ;_Tahoma26x33_Regular+6748
0x65D0	0xC001C000 ;_Tahoma26x33_Regular+6752
0x65D4	0x000F000F ;_Tahoma26x33_Regular+6756
0x65D8	0x00000000 ;_Tahoma26x33_Regular+6760
0x65DC	0x70000000 ;_Tahoma26x33_Regular+6764
0x65E0	0x70707070 ;_Tahoma26x33_Regular+6768
0x65E4	0x70707070 ;_Tahoma26x33_Regular+6772
0x65E8	0x70707070 ;_Tahoma26x33_Regular+6776
0x65EC	0x70707070 ;_Tahoma26x33_Regular+6780
0x65F0	0x70707070 ;_Tahoma26x33_Regular+6784
0x65F4	0x70707070 ;_Tahoma26x33_Regular+6788
0x65F8	0x00000070 ;_Tahoma26x33_Regular+6792
0x65FC	0x00000000 ;_Tahoma26x33_Regular+6796
0x6600	0x00000000 ;_Tahoma26x33_Regular+6800
0x6604	0x001E0000 ;_Tahoma26x33_Regular+6804
0x6608	0x0070007E ;_Tahoma26x33_Regular+6808
0x660C	0x00E000E0 ;_Tahoma26x33_Regular+6812
0x6610	0x00E000E0 ;_Tahoma26x33_Regular+6816
0x6614	0x00E000E0 ;_Tahoma26x33_Regular+6820
0x6618	0x01C000E0 ;_Tahoma26x33_Regular+6824
0x661C	0x0F000380 ;_Tahoma26x33_Regular+6828
0x6620	0x03800F00 ;_Tahoma26x33_Regular+6832
0x6624	0x00E001C0 ;_Tahoma26x33_Regular+6836
0x6628	0x00E000E0 ;_Tahoma26x33_Regular+6840
0x662C	0x00E000E0 ;_Tahoma26x33_Regular+6844
0x6630	0x00E000E0 ;_Tahoma26x33_Regular+6848
0x6634	0x007E0070 ;_Tahoma26x33_Regular+6852
0x6638	0x0000001E ;_Tahoma26x33_Regular+6856
0x663C	0x00000000 ;_Tahoma26x33_Regular+6860
0x6640	0x00000000 ;_Tahoma26x33_Regular+6864
0x6644	0x00000000 ;_Tahoma26x33_Regular+6868
0x6648	0x00000000 ;_Tahoma26x33_Regular+6872
0x664C	0x00000000 ;_Tahoma26x33_Regular+6876
0x6650	0x00000000 ;_Tahoma26x33_Regular+6880
0x6654	0x00000000 ;_Tahoma26x33_Regular+6884
0x6658	0x00000000 ;_Tahoma26x33_Regular+6888
0x665C	0x00000000 ;_Tahoma26x33_Regular+6892
0x6660	0x00000000 ;_Tahoma26x33_Regular+6896
0x6664	0x00000000 ;_Tahoma26x33_Regular+6900
0x6668	0x0301E000 ;_Tahoma26x33_Regular+6904
0x666C	0x180303F8 ;_Tahoma26x33_Regular+6908
0x6670	0x861C0307 ;_Tahoma26x33_Regular+6912
0x6674	0x018E0C01 ;_Tahoma26x33_Regular+6916
0x6678	0x0C00FC0C ;_Tahoma26x33_Regular+6920
0x667C	0x00000078 ;_Tahoma26x33_Regular+6924
0x6680	0x00000000 ;_Tahoma26x33_Regular+6928
0x6684	0x00000000 ;_Tahoma26x33_Regular+6932
0x6688	0x00000000 ;_Tahoma26x33_Regular+6936
0x668C	0x00000000 ;_Tahoma26x33_Regular+6940
0x6690	0x00000000 ;_Tahoma26x33_Regular+6944
0x6694	0x00000000 ;_Tahoma26x33_Regular+6948
0x6698	0x00000000 ;_Tahoma26x33_Regular+6952
0x669C	0x00000000 ;_Tahoma26x33_Regular+6956
0x66A0	0x00000000 ;_Tahoma26x33_Regular+6960
0x66A4	0x42427E00 ;_Tahoma26x33_Regular+6964
0x66A8	0x42424242 ;_Tahoma26x33_Regular+6968
0x66AC	0x42424242 ;_Tahoma26x33_Regular+6972
0x66B0	0x42424242 ;_Tahoma26x33_Regular+6976
0x66B4	0x42424242 ;_Tahoma26x33_Regular+6980
0x66B8	0x0000007E ;_Tahoma26x33_Regular+6984
0x66BC	0x00000000 ;_Tahoma26x33_Regular+6988
; end of _Tahoma26x33_Regular
;__Lib_TFT.c,4313 :: _TFT_defaultFont [2168]
0x66C0	0x00200000 ;_TFT_defaultFont+0
0x66C4	0x0010007F ;_TFT_defaultFont+4
0x66C8	0x00018801 ;_TFT_defaultFont+8
0x66CC	0x00019803 ;_TFT_defaultFont+12
0x66D0	0x0001A805 ;_TFT_defaultFont+16
0x66D4	0x0001B808 ;_TFT_defaultFont+20
0x66D8	0x0001C807 ;_TFT_defaultFont+24
0x66DC	0x0001D80D ;_TFT_defaultFont+28
0x66E0	0x0001F80A ;_TFT_defaultFont+32
0x66E4	0x00021803 ;_TFT_defaultFont+36
0x66E8	0x00022805 ;_TFT_defaultFont+40
0x66EC	0x00023805 ;_TFT_defaultFont+44
0x66F0	0x00024807 ;_TFT_defaultFont+48
0x66F4	0x00025809 ;_TFT_defaultFont+52
0x66F8	0x00027803 ;_TFT_defaultFont+56
0x66FC	0x00028805 ;_TFT_defaultFont+60
0x6700	0x00029803 ;_TFT_defaultFont+64
0x6704	0x0002A806 ;_TFT_defaultFont+68
0x6708	0x0002B807 ;_TFT_defaultFont+72
0x670C	0x0002C807 ;_TFT_defaultFont+76
0x6710	0x0002D807 ;_TFT_defaultFont+80
0x6714	0x0002E807 ;_TFT_defaultFont+84
0x6718	0x0002F807 ;_TFT_defaultFont+88
0x671C	0x00030807 ;_TFT_defaultFont+92
0x6720	0x00031807 ;_TFT_defaultFont+96
0x6724	0x00032807 ;_TFT_defaultFont+100
0x6728	0x00033807 ;_TFT_defaultFont+104
0x672C	0x00034807 ;_TFT_defaultFont+108
0x6730	0x00035803 ;_TFT_defaultFont+112
0x6734	0x00036803 ;_TFT_defaultFont+116
0x6738	0x00037809 ;_TFT_defaultFont+120
0x673C	0x00039809 ;_TFT_defaultFont+124
0x6740	0x0003B809 ;_TFT_defaultFont+128
0x6744	0x0003D806 ;_TFT_defaultFont+132
0x6748	0x0003E809 ;_TFT_defaultFont+136
0x674C	0x00040809 ;_TFT_defaultFont+140
0x6750	0x00042807 ;_TFT_defaultFont+144
0x6754	0x00043807 ;_TFT_defaultFont+148
0x6758	0x00044808 ;_TFT_defaultFont+152
0x675C	0x00045806 ;_TFT_defaultFont+156
0x6760	0x00046806 ;_TFT_defaultFont+160
0x6764	0x00047807 ;_TFT_defaultFont+164
0x6768	0x00048808 ;_TFT_defaultFont+168
0x676C	0x00049804 ;_TFT_defaultFont+172
0x6770	0x0004A805 ;_TFT_defaultFont+176
0x6774	0x0004B807 ;_TFT_defaultFont+180
0x6778	0x0004C806 ;_TFT_defaultFont+184
0x677C	0x0004D80A ;_TFT_defaultFont+188
0x6780	0x0004F807 ;_TFT_defaultFont+192
0x6784	0x00050808 ;_TFT_defaultFont+196
0x6788	0x00051807 ;_TFT_defaultFont+200
0x678C	0x00052808 ;_TFT_defaultFont+204
0x6790	0x00053808 ;_TFT_defaultFont+208
0x6794	0x00054807 ;_TFT_defaultFont+212
0x6798	0x00055806 ;_TFT_defaultFont+216
0x679C	0x00056807 ;_TFT_defaultFont+220
0x67A0	0x00057808 ;_TFT_defaultFont+224
0x67A4	0x0005880C ;_TFT_defaultFont+228
0x67A8	0x0005A808 ;_TFT_defaultFont+232
0x67AC	0x0005B808 ;_TFT_defaultFont+236
0x67B0	0x0005C806 ;_TFT_defaultFont+240
0x67B4	0x0005D805 ;_TFT_defaultFont+244
0x67B8	0x0005E806 ;_TFT_defaultFont+248
0x67BC	0x0005F805 ;_TFT_defaultFont+252
0x67C0	0x00060809 ;_TFT_defaultFont+256
0x67C4	0x00062808 ;_TFT_defaultFont+260
0x67C8	0x00063805 ;_TFT_defaultFont+264
0x67CC	0x00064807 ;_TFT_defaultFont+268
0x67D0	0x00065807 ;_TFT_defaultFont+272
0x67D4	0x00066806 ;_TFT_defaultFont+276
0x67D8	0x00067807 ;_TFT_defaultFont+280
0x67DC	0x00068807 ;_TFT_defaultFont+284
0x67E0	0x00069805 ;_TFT_defaultFont+288
0x67E4	0x0006A807 ;_TFT_defaultFont+292
0x67E8	0x0006B807 ;_TFT_defaultFont+296
0x67EC	0x0006C802 ;_TFT_defaultFont+300
0x67F0	0x0006D803 ;_TFT_defaultFont+304
0x67F4	0x0006E806 ;_TFT_defaultFont+308
0x67F8	0x0006F802 ;_TFT_defaultFont+312
0x67FC	0x0007080A ;_TFT_defaultFont+316
0x6800	0x00072807 ;_TFT_defaultFont+320
0x6804	0x00073807 ;_TFT_defaultFont+324
0x6808	0x00074807 ;_TFT_defaultFont+328
0x680C	0x00075807 ;_TFT_defaultFont+332
0x6810	0x00076805 ;_TFT_defaultFont+336
0x6814	0x00077806 ;_TFT_defaultFont+340
0x6818	0x00078805 ;_TFT_defaultFont+344
0x681C	0x00079807 ;_TFT_defaultFont+348
0x6820	0x0007A807 ;_TFT_defaultFont+352
0x6824	0x0007B80A ;_TFT_defaultFont+356
0x6828	0x0007D806 ;_TFT_defaultFont+360
0x682C	0x0007E807 ;_TFT_defaultFont+364
0x6830	0x0007F806 ;_TFT_defaultFont+368
0x6834	0x00080806 ;_TFT_defaultFont+372
0x6838	0x00081804 ;_TFT_defaultFont+376
0x683C	0x00082806 ;_TFT_defaultFont+380
0x6840	0x0008380A ;_TFT_defaultFont+384
0x6844	0x0008580B ;_TFT_defaultFont+388
0x6848	0x00000000 ;_TFT_defaultFont+392
0x684C	0x00000000 ;_TFT_defaultFont+396
0x6850	0x00000000 ;_TFT_defaultFont+400
0x6854	0x00000000 ;_TFT_defaultFont+404
0x6858	0x00000000 ;_TFT_defaultFont+408
0x685C	0x06060606 ;_TFT_defaultFont+412
0x6860	0x06000606 ;_TFT_defaultFont+416
0x6864	0x00000006 ;_TFT_defaultFont+420
0x6868	0x1B000000 ;_TFT_defaultFont+424
0x686C	0x001B1B1B ;_TFT_defaultFont+428
0x6870	0x00000000 ;_TFT_defaultFont+432
0x6874	0x00000000 ;_TFT_defaultFont+436
0x6878	0x00000000 ;_TFT_defaultFont+440
0x687C	0xFEFE4848 ;_TFT_defaultFont+444
0x6880	0x127F7F24 ;_TFT_defaultFont+448
0x6884	0x00000012 ;_TFT_defaultFont+452
0x6888	0x08080000 ;_TFT_defaultFont+456
0x688C	0x0B0B4B3E ;_TFT_defaultFont+460
0x6890	0x6968683E ;_TFT_defaultFont+464
0x6894	0x0008083E ;_TFT_defaultFont+468
0x6898	0x00000000 ;_TFT_defaultFont+472
0x689C	0x00000000 ;_TFT_defaultFont+476
0x68A0	0x0233001E ;_TFT_defaultFont+480
0x68A4	0x00B30133 ;_TFT_defaultFont+484
0x68A8	0x19A00F5E ;_TFT_defaultFont+488
0x68AC	0x19881990 ;_TFT_defaultFont+492
0x68B0	0x00000F00 ;_TFT_defaultFont+496
0x68B4	0x00000000 ;_TFT_defaultFont+500
0x68B8	0x00000000 ;_TFT_defaultFont+504
0x68BC	0x00000000 ;_TFT_defaultFont+508
0x68C0	0x0066003C ;_TFT_defaultFont+512
0x68C4	0x00660066 ;_TFT_defaultFont+516
0x68C8	0x0366033C ;_TFT_defaultFont+520
0x68CC	0x00C601C6 ;_TFT_defaultFont+524
0x68D0	0x000003BC ;_TFT_defaultFont+528
0x68D4	0x00000000 ;_TFT_defaultFont+532
0x68D8	0x06000000 ;_TFT_defaultFont+536
0x68DC	0x00060606 ;_TFT_defaultFont+540
0x68E0	0x00000000 ;_TFT_defaultFont+544
0x68E4	0x00000000 ;_TFT_defaultFont+548
0x68E8	0x18000000 ;_TFT_defaultFont+552
0x68EC	0x06060C0C ;_TFT_defaultFont+556
0x68F0	0x06060606 ;_TFT_defaultFont+560
0x68F4	0x180C0C06 ;_TFT_defaultFont+564
0x68F8	0x06000000 ;_TFT_defaultFont+568
0x68FC	0x18180C0C ;_TFT_defaultFont+572
0x6900	0x18181818 ;_TFT_defaultFont+576
0x6904	0x060C0C18 ;_TFT_defaultFont+580
0x6908	0x18000000 ;_TFT_defaultFont+584
0x690C	0x185A3C5A ;_TFT_defaultFont+588
0x6910	0x00000000 ;_TFT_defaultFont+592
0x6914	0x00000000 ;_TFT_defaultFont+596
0x6918	0x00000000 ;_TFT_defaultFont+600
0x691C	0x00000000 ;_TFT_defaultFont+604
0x6920	0x00200000 ;_TFT_defaultFont+608
0x6924	0x00200020 ;_TFT_defaultFont+612
0x6928	0x002001FC ;_TFT_defaultFont+616
0x692C	0x00200020 ;_TFT_defaultFont+620
0x6930	0x00000000 ;_TFT_defaultFont+624
0x6934	0x00000000 ;_TFT_defaultFont+628
0x6938	0x00000000 ;_TFT_defaultFont+632
0x693C	0x00000000 ;_TFT_defaultFont+636
0x6940	0x06000000 ;_TFT_defaultFont+640
0x6944	0x00030306 ;_TFT_defaultFont+644
0x6948	0x00000000 ;_TFT_defaultFont+648
0x694C	0x00000000 ;_TFT_defaultFont+652
0x6950	0x0000001F ;_TFT_defaultFont+656
0x6954	0x00000000 ;_TFT_defaultFont+660
0x6958	0x00000000 ;_TFT_defaultFont+664
0x695C	0x00000000 ;_TFT_defaultFont+668
0x6960	0x06000000 ;_TFT_defaultFont+672
0x6964	0x00000006 ;_TFT_defaultFont+676
0x6968	0x20000000 ;_TFT_defaultFont+680
0x696C	0x08101020 ;_TFT_defaultFont+684
0x6970	0x02040408 ;_TFT_defaultFont+688
0x6974	0x00010102 ;_TFT_defaultFont+692
0x6978	0x00000000 ;_TFT_defaultFont+696
0x697C	0x6363633E ;_TFT_defaultFont+700
0x6980	0x63636363 ;_TFT_defaultFont+704
0x6984	0x0000003E ;_TFT_defaultFont+708
0x6988	0x00000000 ;_TFT_defaultFont+712
0x698C	0x18181E18 ;_TFT_defaultFont+716
0x6990	0x18181818 ;_TFT_defaultFont+720
0x6994	0x0000007E ;_TFT_defaultFont+724
0x6998	0x00000000 ;_TFT_defaultFont+728
0x699C	0x6061613E ;_TFT_defaultFont+732
0x69A0	0x060C1830 ;_TFT_defaultFont+736
0x69A4	0x0000007F ;_TFT_defaultFont+740
0x69A8	0x00000000 ;_TFT_defaultFont+744
0x69AC	0x6060613E ;_TFT_defaultFont+748
0x69B0	0x6160603C ;_TFT_defaultFont+752
0x69B4	0x0000003E ;_TFT_defaultFont+756
0x69B8	0x00000000 ;_TFT_defaultFont+760
0x69BC	0x32343830 ;_TFT_defaultFont+764
0x69C0	0x30307F31 ;_TFT_defaultFont+768
0x69C4	0x00000030 ;_TFT_defaultFont+772
0x69C8	0x00000000 ;_TFT_defaultFont+776
0x69CC	0x3E06067E ;_TFT_defaultFont+780
0x69D0	0x61606060 ;_TFT_defaultFont+784
0x69D4	0x0000003E ;_TFT_defaultFont+788
0x69D8	0x00000000 ;_TFT_defaultFont+792
0x69DC	0x3F03063C ;_TFT_defaultFont+796
0x69E0	0x63636363 ;_TFT_defaultFont+800
0x69E4	0x0000003E ;_TFT_defaultFont+804
0x69E8	0x00000000 ;_TFT_defaultFont+808
0x69EC	0x3030607F ;_TFT_defaultFont+812
0x69F0	0x0C0C1818 ;_TFT_defaultFont+816
0x69F4	0x0000000C ;_TFT_defaultFont+820
0x69F8	0x00000000 ;_TFT_defaultFont+824
0x69FC	0x6363633E ;_TFT_defaultFont+828
0x6A00	0x6363633E ;_TFT_defaultFont+832
0x6A04	0x0000003E ;_TFT_defaultFont+836
0x6A08	0x00000000 ;_TFT_defaultFont+840
0x6A0C	0x6363633E ;_TFT_defaultFont+844
0x6A10	0x30607E63 ;_TFT_defaultFont+848
0x6A14	0x0000001E ;_TFT_defaultFont+852
0x6A18	0x00000000 ;_TFT_defaultFont+856
0x6A1C	0x06060000 ;_TFT_defaultFont+860
0x6A20	0x06000000 ;_TFT_defaultFont+864
0x6A24	0x00000006 ;_TFT_defaultFont+868
0x6A28	0x00000000 ;_TFT_defaultFont+872
0x6A2C	0x06060000 ;_TFT_defaultFont+876
0x6A30	0x06000000 ;_TFT_defaultFont+880
0x6A34	0x00030306 ;_TFT_defaultFont+884
0x6A38	0x00000000 ;_TFT_defaultFont+888
0x6A3C	0x00000000 ;_TFT_defaultFont+892
0x6A40	0x01800000 ;_TFT_defaultFont+896
0x6A44	0x00180060 ;_TFT_defaultFont+900
0x6A48	0x00060006 ;_TFT_defaultFont+904
0x6A4C	0x00600018 ;_TFT_defaultFont+908
0x6A50	0x00000180 ;_TFT_defaultFont+912
0x6A54	0x00000000 ;_TFT_defaultFont+916
0x6A58	0x00000000 ;_TFT_defaultFont+920
0x6A5C	0x00000000 ;_TFT_defaultFont+924
0x6A60	0x00000000 ;_TFT_defaultFont+928
0x6A64	0x000001FE ;_TFT_defaultFont+932
0x6A68	0x01FE0000 ;_TFT_defaultFont+936
0x6A6C	0x00000000 ;_TFT_defaultFont+940
0x6A70	0x00000000 ;_TFT_defaultFont+944
0x6A74	0x00000000 ;_TFT_defaultFont+948
0x6A78	0x00000000 ;_TFT_defaultFont+952
0x6A7C	0x00000000 ;_TFT_defaultFont+956
0x6A80	0x00060000 ;_TFT_defaultFont+960
0x6A84	0x00600018 ;_TFT_defaultFont+964
0x6A88	0x01800180 ;_TFT_defaultFont+968
0x6A8C	0x00180060 ;_TFT_defaultFont+972
0x6A90	0x00000006 ;_TFT_defaultFont+976
0x6A94	0x00000000 ;_TFT_defaultFont+980
0x6A98	0x00000000 ;_TFT_defaultFont+984
0x6A9C	0x1830311E ;_TFT_defaultFont+988
0x6AA0	0x0C000C0C ;_TFT_defaultFont+992
0x6AA4	0x0000000C ;_TFT_defaultFont+996
0x6AA8	0x00000000 ;_TFT_defaultFont+1000
0x6AAC	0x00000000 ;_TFT_defaultFont+1004
0x6AB0	0x0082007C ;_TFT_defaultFont+1008
0x6AB4	0x016D0179 ;_TFT_defaultFont+1012
0x6AB8	0x016D016D ;_TFT_defaultFont+1016
0x6ABC	0x00D9016D ;_TFT_defaultFont+1020
0x6AC0	0x00FC0002 ;_TFT_defaultFont+1024
0x6AC4	0x00000000 ;_TFT_defaultFont+1028
0x6AC8	0x00000000 ;_TFT_defaultFont+1032
0x6ACC	0x00000000 ;_TFT_defaultFont+1036
0x6AD0	0x00380038 ;_TFT_defaultFont+1040
0x6AD4	0x006C006C ;_TFT_defaultFont+1044
0x6AD8	0x00FE00C6 ;_TFT_defaultFont+1048
0x6ADC	0x018300C6 ;_TFT_defaultFont+1052
0x6AE0	0x00000183 ;_TFT_defaultFont+1056
0x6AE4	0x00000000 ;_TFT_defaultFont+1060
0x6AE8	0x00000000 ;_TFT_defaultFont+1064
0x6AEC	0x6363633F ;_TFT_defaultFont+1068
0x6AF0	0x6363633F ;_TFT_defaultFont+1072
0x6AF4	0x0000003F ;_TFT_defaultFont+1076
0x6AF8	0x00000000 ;_TFT_defaultFont+1080
0x6AFC	0x0343433E ;_TFT_defaultFont+1084
0x6B00	0x43430303 ;_TFT_defaultFont+1088
0x6B04	0x0000003E ;_TFT_defaultFont+1092
0x6B08	0x00000000 ;_TFT_defaultFont+1096
0x6B0C	0xC3C3633F ;_TFT_defaultFont+1100
0x6B10	0x63C3C3C3 ;_TFT_defaultFont+1104
0x6B14	0x0000003F ;_TFT_defaultFont+1108
0x6B18	0x00000000 ;_TFT_defaultFont+1112
0x6B1C	0x0303033F ;_TFT_defaultFont+1116
0x6B20	0x0303031F ;_TFT_defaultFont+1120
0x6B24	0x0000003F ;_TFT_defaultFont+1124
0x6B28	0x00000000 ;_TFT_defaultFont+1128
0x6B2C	0x0303033F ;_TFT_defaultFont+1132
0x6B30	0x0303031F ;_TFT_defaultFont+1136
0x6B34	0x00000003 ;_TFT_defaultFont+1140
0x6B38	0x00000000 ;_TFT_defaultFont+1144
0x6B3C	0x0343433E ;_TFT_defaultFont+1148
0x6B40	0x63636373 ;_TFT_defaultFont+1152
0x6B44	0x0000007E ;_TFT_defaultFont+1156
0x6B48	0x00000000 ;_TFT_defaultFont+1160
0x6B4C	0xC3C3C3C3 ;_TFT_defaultFont+1164
0x6B50	0xC3C3C3FF ;_TFT_defaultFont+1168
0x6B54	0x000000C3 ;_TFT_defaultFont+1172
0x6B58	0x00000000 ;_TFT_defaultFont+1176
0x6B5C	0x0606060F ;_TFT_defaultFont+1180
0x6B60	0x06060606 ;_TFT_defaultFont+1184
0x6B64	0x0000000F ;_TFT_defaultFont+1188
0x6B68	0x00000000 ;_TFT_defaultFont+1192
0x6B6C	0x1818181E ;_TFT_defaultFont+1196
0x6B70	0x18181818 ;_TFT_defaultFont+1200
0x6B74	0x0000000F ;_TFT_defaultFont+1204
0x6B78	0x00000000 ;_TFT_defaultFont+1208
0x6B7C	0x0F1B3363 ;_TFT_defaultFont+1212
0x6B80	0x331B0F07 ;_TFT_defaultFont+1216
0x6B84	0x00000063 ;_TFT_defaultFont+1220
0x6B88	0x00000000 ;_TFT_defaultFont+1224
0x6B8C	0x03030303 ;_TFT_defaultFont+1228
0x6B90	0x03030303 ;_TFT_defaultFont+1232
0x6B94	0x0000003F ;_TFT_defaultFont+1236
0x6B98	0x00000000 ;_TFT_defaultFont+1240
0x6B9C	0x00000000 ;_TFT_defaultFont+1244
0x6BA0	0x03870387 ;_TFT_defaultFont+1248
0x6BA4	0x034D034D ;_TFT_defaultFont+1252
0x6BA8	0x03390339 ;_TFT_defaultFont+1256
0x6BAC	0x03110311 ;_TFT_defaultFont+1260
0x6BB0	0x00000301 ;_TFT_defaultFont+1264
0x6BB4	0x00000000 ;_TFT_defaultFont+1268
0x6BB8	0x00000000 ;_TFT_defaultFont+1272
0x6BBC	0x4D4D4747 ;_TFT_defaultFont+1276
0x6BC0	0x71715959 ;_TFT_defaultFont+1280
0x6BC4	0x00000061 ;_TFT_defaultFont+1284
0x6BC8	0x00000000 ;_TFT_defaultFont+1288
0x6BCC	0xC3C3C37E ;_TFT_defaultFont+1292
0x6BD0	0xC3C3C3C3 ;_TFT_defaultFont+1296
0x6BD4	0x0000007E ;_TFT_defaultFont+1300
0x6BD8	0x00000000 ;_TFT_defaultFont+1304
0x6BDC	0x6363633F ;_TFT_defaultFont+1308
0x6BE0	0x03033F63 ;_TFT_defaultFont+1312
0x6BE4	0x00000003 ;_TFT_defaultFont+1316
0x6BE8	0x00000000 ;_TFT_defaultFont+1320
0x6BEC	0xC3C3C37E ;_TFT_defaultFont+1324
0x6BF0	0xC3C3C3C3 ;_TFT_defaultFont+1328
0x6BF4	0x00C0607E ;_TFT_defaultFont+1332
0x6BF8	0x00000000 ;_TFT_defaultFont+1336
0x6BFC	0x6363633F ;_TFT_defaultFont+1340
0x6C00	0x63331B3F ;_TFT_defaultFont+1344
0x6C04	0x000000C3 ;_TFT_defaultFont+1348
0x6C08	0x00000000 ;_TFT_defaultFont+1352
0x6C0C	0x0343433E ;_TFT_defaultFont+1356
0x6C10	0x6161603E ;_TFT_defaultFont+1360
0x6C14	0x0000003E ;_TFT_defaultFont+1364
0x6C18	0x00000000 ;_TFT_defaultFont+1368
0x6C1C	0x0C0C0C3F ;_TFT_defaultFont+1372
0x6C20	0x0C0C0C0C ;_TFT_defaultFont+1376
0x6C24	0x0000000C ;_TFT_defaultFont+1380
0x6C28	0x00000000 ;_TFT_defaultFont+1384
0x6C2C	0x63636363 ;_TFT_defaultFont+1388
0x6C30	0x63636363 ;_TFT_defaultFont+1392
0x6C34	0x0000003E ;_TFT_defaultFont+1396
0x6C38	0x00000000 ;_TFT_defaultFont+1400
0x6C3C	0x66C3C3C3 ;_TFT_defaultFont+1404
0x6C40	0x183C3C66 ;_TFT_defaultFont+1408
0x6C44	0x00000018 ;_TFT_defaultFont+1412
0x6C48	0x00000000 ;_TFT_defaultFont+1416
0x6C4C	0x00000000 ;_TFT_defaultFont+1420
0x6C50	0x0C630C63 ;_TFT_defaultFont+1424
0x6C54	0x0CF30C63 ;_TFT_defaultFont+1428
0x6C58	0x079E06F6 ;_TFT_defaultFont+1432
0x6C5C	0x030C079E ;_TFT_defaultFont+1436
0x6C60	0x0000030C ;_TFT_defaultFont+1440
0x6C64	0x00000000 ;_TFT_defaultFont+1444
0x6C68	0x00000000 ;_TFT_defaultFont+1448
0x6C6C	0x3C66C3C3 ;_TFT_defaultFont+1452
0x6C70	0xC3663C18 ;_TFT_defaultFont+1456
0x6C74	0x000000C3 ;_TFT_defaultFont+1460
0x6C78	0x00000000 ;_TFT_defaultFont+1464
0x6C7C	0x6666C3C3 ;_TFT_defaultFont+1468
0x6C80	0x1818183C ;_TFT_defaultFont+1472
0x6C84	0x00000018 ;_TFT_defaultFont+1476
0x6C88	0x00000000 ;_TFT_defaultFont+1480
0x6C8C	0x1830303F ;_TFT_defaultFont+1484
0x6C90	0x0303060C ;_TFT_defaultFont+1488
0x6C94	0x0000003F ;_TFT_defaultFont+1492
0x6C98	0x1E000000 ;_TFT_defaultFont+1496
0x6C9C	0x06060606 ;_TFT_defaultFont+1500
0x6CA0	0x06060606 ;_TFT_defaultFont+1504
0x6CA4	0x001E0606 ;_TFT_defaultFont+1508
0x6CA8	0x01000000 ;_TFT_defaultFont+1512
0x6CAC	0x04020201 ;_TFT_defaultFont+1516
0x6CB0	0x10080804 ;_TFT_defaultFont+1520
0x6CB4	0x00202010 ;_TFT_defaultFont+1524
0x6CB8	0x1E000000 ;_TFT_defaultFont+1528
0x6CBC	0x18181818 ;_TFT_defaultFont+1532
0x6CC0	0x18181818 ;_TFT_defaultFont+1536
0x6CC4	0x001E1818 ;_TFT_defaultFont+1540
0x6CC8	0x00000000 ;_TFT_defaultFont+1544
0x6CCC	0x00000000 ;_TFT_defaultFont+1548
0x6CD0	0x00480030 ;_TFT_defaultFont+1552
0x6CD4	0x01020084 ;_TFT_defaultFont+1556
0x6CD8	0x00000000 ;_TFT_defaultFont+1560
0x6CDC	0x00000000 ;_TFT_defaultFont+1564
0x6CE0	0x00000000 ;_TFT_defaultFont+1568
0x6CE4	0x00000000 ;_TFT_defaultFont+1572
0x6CE8	0x00000000 ;_TFT_defaultFont+1576
0x6CEC	0x00000000 ;_TFT_defaultFont+1580
0x6CF0	0x00000000 ;_TFT_defaultFont+1584
0x6CF4	0x00FF0000 ;_TFT_defaultFont+1588
0x6CF8	0x0C000000 ;_TFT_defaultFont+1592
0x6CFC	0x00000018 ;_TFT_defaultFont+1596
0x6D00	0x00000000 ;_TFT_defaultFont+1600
0x6D04	0x00000000 ;_TFT_defaultFont+1604
0x6D08	0x00000000 ;_TFT_defaultFont+1608
0x6D0C	0x623C0000 ;_TFT_defaultFont+1612
0x6D10	0x63637E60 ;_TFT_defaultFont+1616
0x6D14	0x0000007E ;_TFT_defaultFont+1620
0x6D18	0x03000000 ;_TFT_defaultFont+1624
0x6D1C	0x673B0303 ;_TFT_defaultFont+1628
0x6D20	0x63636363 ;_TFT_defaultFont+1632
0x6D24	0x0000003F ;_TFT_defaultFont+1636
0x6D28	0x00000000 ;_TFT_defaultFont+1640
0x6D2C	0x231E0000 ;_TFT_defaultFont+1644
0x6D30	0x23030303 ;_TFT_defaultFont+1648
0x6D34	0x0000001E ;_TFT_defaultFont+1652
0x6D38	0x60000000 ;_TFT_defaultFont+1656
0x6D3C	0x637E6060 ;_TFT_defaultFont+1660
0x6D40	0x73636363 ;_TFT_defaultFont+1664
0x6D44	0x0000006E ;_TFT_defaultFont+1668
0x6D48	0x00000000 ;_TFT_defaultFont+1672
0x6D4C	0x633E0000 ;_TFT_defaultFont+1676
0x6D50	0x43037F63 ;_TFT_defaultFont+1680
0x6D54	0x0000003E ;_TFT_defaultFont+1684
0x6D58	0x1C000000 ;_TFT_defaultFont+1688
0x6D5C	0x060F0606 ;_TFT_defaultFont+1692
0x6D60	0x06060606 ;_TFT_defaultFont+1696
0x6D64	0x00000006 ;_TFT_defaultFont+1700
0x6D68	0x00000000 ;_TFT_defaultFont+1704
0x6D6C	0x637E0000 ;_TFT_defaultFont+1708
0x6D70	0x73636363 ;_TFT_defaultFont+1712
0x6D74	0x3E61606E ;_TFT_defaultFont+1716
0x6D78	0x03000000 ;_TFT_defaultFont+1720
0x6D7C	0x673B0303 ;_TFT_defaultFont+1724
0x6D80	0x63636363 ;_TFT_defaultFont+1728
0x6D84	0x00000063 ;_TFT_defaultFont+1732
0x6D88	0x03000000 ;_TFT_defaultFont+1736
0x6D8C	0x03030003 ;_TFT_defaultFont+1740
0x6D90	0x03030303 ;_TFT_defaultFont+1744
0x6D94	0x00000003 ;_TFT_defaultFont+1748
0x6D98	0x06000000 ;_TFT_defaultFont+1752
0x6D9C	0x06070006 ;_TFT_defaultFont+1756
0x6DA0	0x06060606 ;_TFT_defaultFont+1760
0x6DA4	0x03060606 ;_TFT_defaultFont+1764
0x6DA8	0x03000000 ;_TFT_defaultFont+1768
0x6DAC	0x1B330303 ;_TFT_defaultFont+1772
0x6DB0	0x1B0F070F ;_TFT_defaultFont+1776
0x6DB4	0x00000033 ;_TFT_defaultFont+1780
0x6DB8	0x03000000 ;_TFT_defaultFont+1784
0x6DBC	0x03030303 ;_TFT_defaultFont+1788
0x6DC0	0x03030303 ;_TFT_defaultFont+1792
0x6DC4	0x00000003 ;_TFT_defaultFont+1796
0x6DC8	0x00000000 ;_TFT_defaultFont+1800
0x6DCC	0x00000000 ;_TFT_defaultFont+1804
0x6DD0	0x00000000 ;_TFT_defaultFont+1808
0x6DD4	0x033301DF ;_TFT_defaultFont+1812
0x6DD8	0x03330333 ;_TFT_defaultFont+1816
0x6DDC	0x03330333 ;_TFT_defaultFont+1820
0x6DE0	0x00000333 ;_TFT_defaultFont+1824
0x6DE4	0x00000000 ;_TFT_defaultFont+1828
0x6DE8	0x00000000 ;_TFT_defaultFont+1832
0x6DEC	0x673B0000 ;_TFT_defaultFont+1836
0x6DF0	0x63636363 ;_TFT_defaultFont+1840
0x6DF4	0x00000063 ;_TFT_defaultFont+1844
0x6DF8	0x00000000 ;_TFT_defaultFont+1848
0x6DFC	0x633E0000 ;_TFT_defaultFont+1852
0x6E00	0x63636363 ;_TFT_defaultFont+1856
0x6E04	0x0000003E ;_TFT_defaultFont+1860
0x6E08	0x00000000 ;_TFT_defaultFont+1864
0x6E0C	0x673B0000 ;_TFT_defaultFont+1868
0x6E10	0x63636363 ;_TFT_defaultFont+1872
0x6E14	0x0303033F ;_TFT_defaultFont+1876
0x6E18	0x00000000 ;_TFT_defaultFont+1880
0x6E1C	0x637E0000 ;_TFT_defaultFont+1884
0x6E20	0x73636363 ;_TFT_defaultFont+1888
0x6E24	0x6060606E ;_TFT_defaultFont+1892
0x6E28	0x00000000 ;_TFT_defaultFont+1896
0x6E2C	0x1F1B0000 ;_TFT_defaultFont+1900
0x6E30	0x03030303 ;_TFT_defaultFont+1904
0x6E34	0x00000003 ;_TFT_defaultFont+1908
0x6E38	0x00000000 ;_TFT_defaultFont+1912
0x6E3C	0x231E0000 ;_TFT_defaultFont+1916
0x6E40	0x31381E07 ;_TFT_defaultFont+1920
0x6E44	0x0000001E ;_TFT_defaultFont+1924
0x6E48	0x00000000 ;_TFT_defaultFont+1928
0x6E4C	0x061F0606 ;_TFT_defaultFont+1932
0x6E50	0x06060606 ;_TFT_defaultFont+1936
0x6E54	0x0000001C ;_TFT_defaultFont+1940
0x6E58	0x00000000 ;_TFT_defaultFont+1944
0x6E5C	0x63630000 ;_TFT_defaultFont+1948
0x6E60	0x73636363 ;_TFT_defaultFont+1952
0x6E64	0x0000006E ;_TFT_defaultFont+1956
0x6E68	0x00000000 ;_TFT_defaultFont+1960
0x6E6C	0x63630000 ;_TFT_defaultFont+1964
0x6E70	0x1C363663 ;_TFT_defaultFont+1968
0x6E74	0x0000001C ;_TFT_defaultFont+1972
0x6E78	0x00000000 ;_TFT_defaultFont+1976
0x6E7C	0x00000000 ;_TFT_defaultFont+1980
0x6E80	0x00000000 ;_TFT_defaultFont+1984
0x6E84	0x03330333 ;_TFT_defaultFont+1988
0x6E88	0x01B601B6 ;_TFT_defaultFont+1992
0x6E8C	0x00CC01CE ;_TFT_defaultFont+1996
0x6E90	0x000000CC ;_TFT_defaultFont+2000
0x6E94	0x00000000 ;_TFT_defaultFont+2004
0x6E98	0x00000000 ;_TFT_defaultFont+2008
0x6E9C	0x33330000 ;_TFT_defaultFont+2012
0x6EA0	0x331E0C1E ;_TFT_defaultFont+2016
0x6EA4	0x00000033 ;_TFT_defaultFont+2020
0x6EA8	0x00000000 ;_TFT_defaultFont+2024
0x6EAC	0x63630000 ;_TFT_defaultFont+2028
0x6EB0	0x1C363663 ;_TFT_defaultFont+2032
0x6EB4	0x0C0C181C ;_TFT_defaultFont+2036
0x6EB8	0x00000000 ;_TFT_defaultFont+2040
0x6EBC	0x303F0000 ;_TFT_defaultFont+2044
0x6EC0	0x03060C18 ;_TFT_defaultFont+2048
0x6EC4	0x0000003F ;_TFT_defaultFont+2052
0x6EC8	0x38000000 ;_TFT_defaultFont+2056
0x6ECC	0x0C0C0C0C ;_TFT_defaultFont+2060
0x6ED0	0x0C0C0C07 ;_TFT_defaultFont+2064
0x6ED4	0x00380C0C ;_TFT_defaultFont+2068
0x6ED8	0x0C000000 ;_TFT_defaultFont+2072
0x6EDC	0x0C0C0C0C ;_TFT_defaultFont+2076
0x6EE0	0x0C0C0C0C ;_TFT_defaultFont+2080
0x6EE4	0x000C0C0C ;_TFT_defaultFont+2084
0x6EE8	0x07000000 ;_TFT_defaultFont+2088
0x6EEC	0x0C0C0C0C ;_TFT_defaultFont+2092
0x6EF0	0x0C0C0C38 ;_TFT_defaultFont+2096
0x6EF4	0x00070C0C ;_TFT_defaultFont+2100
0x6EF8	0x00000000 ;_TFT_defaultFont+2104
0x6EFC	0x00000000 ;_TFT_defaultFont+2108
0x6F00	0x00000000 ;_TFT_defaultFont+2112
0x6F04	0x021E0000 ;_TFT_defaultFont+2116
0x6F08	0x03F1023F ;_TFT_defaultFont+2120
0x6F0C	0x000001E1 ;_TFT_defaultFont+2124
0x6F10	0x00000000 ;_TFT_defaultFont+2128
0x6F14	0x00000000 ;_TFT_defaultFont+2132
0x6F18	0x00000000 ;_TFT_defaultFont+2136
0x6F1C	0x07FE0000 ;_TFT_defaultFont+2140
0x6F20	0x04020402 ;_TFT_defaultFont+2144
0x6F24	0x04020402 ;_TFT_defaultFont+2148
0x6F28	0x04020402 ;_TFT_defaultFont+2152
0x6F2C	0x04020402 ;_TFT_defaultFont+2156
0x6F30	0x000007FE ;_TFT_defaultFont+2160
0x6F34	0x00000000 ;_TFT_defaultFont+2164
; end of _TFT_defaultFont
;pressure_driver.c,0 :: ?ICS_Label1_Caption [12]
0x6F38	0x73657250 ;?ICS_Label1_Caption+0
0x6F3C	0x65727573 ;?ICS_Label1_Caption+4
0x6F40	0x00203A20 ;?ICS_Label1_Caption+8
; end of ?ICS_Label1_Caption
;,0 :: _initBlock_7 [60]
; Containing: ?ICS_Label2_Caption [5]
;             ?ICS?lstr1_pressure_main [20]
;             ?ICS?lstr2_pressure_main [18]
;             ?ICS?lstr3_pressure_main [6]
;             ?ICS?lstr1___Lib_Conversions [4]
;             ?ICS?lstr2___Lib_Conversions [2]
;             ?ICS?lstr3___Lib_Conversions [4]
;             ?ICS__Lib_TFT_FontInitialized [1]
0x6F44	0x7261426D ;_initBlock_7+0 : ?ICS_Label2_Caption at 0x6F44
0x6F48	0x2D2D2D00 ;_initBlock_7+4 : ?ICS?lstr1_pressure_main at 0x6F49
0x6F4C	0x73795320 ;_initBlock_7+8
0x6F50	0x206D6574 ;_initBlock_7+12
0x6F54	0x74696E49 ;_initBlock_7+16
0x6F58	0x2D2D2D20 ;_initBlock_7+20
0x6F5C	0x72502000 ;_initBlock_7+24 : ?ICS?lstr2_pressure_main at 0x6F5D
0x6F60	0x75737365 ;_initBlock_7+28
0x6F64	0x64206572 ;_initBlock_7+32
0x6F68	0x20617461 ;_initBlock_7+36
0x6F6C	0x2000203A ;_initBlock_7+40 : ?ICS?lstr3_pressure_main at 0x6F6F
0x6F70	0x7261426D ;_initBlock_7+44
0x6F74	0x4E614E00 ;_initBlock_7+48 : ?ICS?lstr1___Lib_Conversions at 0x6F75
0x6F78	0x49003000 ;_initBlock_7+52 : ?ICS?lstr2___Lib_Conversions at 0x6F79 : ?ICS?lstr3___Lib_Conversions at 0x6F7B
0x6F7C	0x0000464E ;_initBlock_7+56 : ?ICS__Lib_TFT_FontInitialized at 0x6F7F
; end of _initBlock_7
;__Lib_FT5XX6.c,0 :: ?ICS__Lib_FT5XX6_OrientPrototype0 [16]
0x6F80	0x200001CE ;?ICS__Lib_FT5XX6_OrientPrototype0+0
0x6F84	0x200001CF ;?ICS__Lib_FT5XX6_OrientPrototype0+4
0x6F88	0x200001D8 ;?ICS__Lib_FT5XX6_OrientPrototype0+8
0x6F8C	0x200001D9 ;?ICS__Lib_FT5XX6_OrientPrototype0+12
; end of ?ICS__Lib_FT5XX6_OrientPrototype0
;__Lib_FT5XX6.c,0 :: ?ICS__Lib_FT5XX6_OrientPrototype1 [16]
0x6F90	0x200001D9 ;?ICS__Lib_FT5XX6_OrientPrototype1+0
0x6F94	0x200001CE ;?ICS__Lib_FT5XX6_OrientPrototype1+4
0x6F98	0x200001CF ;?ICS__Lib_FT5XX6_OrientPrototype1+8
0x6F9C	0x200001D8 ;?ICS__Lib_FT5XX6_OrientPrototype1+12
; end of ?ICS__Lib_FT5XX6_OrientPrototype1
;__Lib_FT5XX6.c,0 :: ?ICS__Lib_FT5XX6_OrientPrototype2 [16]
0x6FA0	0x200001D8 ;?ICS__Lib_FT5XX6_OrientPrototype2+0
0x6FA4	0x200001D9 ;?ICS__Lib_FT5XX6_OrientPrototype2+4
0x6FA8	0x200001CE ;?ICS__Lib_FT5XX6_OrientPrototype2+8
0x6FAC	0x200001CF ;?ICS__Lib_FT5XX6_OrientPrototype2+12
; end of ?ICS__Lib_FT5XX6_OrientPrototype2
;__Lib_FT5XX6.c,0 :: ?ICS__Lib_FT5XX6_OrientPrototype3 [16]
0x6FB0	0x200001CF ;?ICS__Lib_FT5XX6_OrientPrototype3+0
0x6FB4	0x200001D8 ;?ICS__Lib_FT5XX6_OrientPrototype3+4
0x6FB8	0x200001D9 ;?ICS__Lib_FT5XX6_OrientPrototype3+8
0x6FBC	0x200001CE ;?ICS__Lib_FT5XX6_OrientPrototype3+12
; end of ?ICS__Lib_FT5XX6_OrientPrototype3
;__Lib_I2C_123.c,0 :: ?ICS__Lib_I2C_123__I2C1_TIMEOUT [4]
0x6FC0	0x00000000 ;?ICS__Lib_I2C_123__I2C1_TIMEOUT+0
; end of ?ICS__Lib_I2C_123__I2C1_TIMEOUT
;__Lib_I2C_123.c,0 :: ?ICS__Lib_I2C_123__I2C2_TIMEOUT [4]
0x6FC4	0x00000000 ;?ICS__Lib_I2C_123__I2C2_TIMEOUT+0
; end of ?ICS__Lib_I2C_123__I2C2_TIMEOUT
;__Lib_I2C_123.c,0 :: ?ICS__Lib_I2C_123__I2C3_TIMEOUT [4]
0x6FC8	0x00000000 ;?ICS__Lib_I2C_123__I2C3_TIMEOUT+0
; end of ?ICS__Lib_I2C_123__I2C3_TIMEOUT
;__Lib_I2C_123.c,0 :: ?ICS__Lib_I2C_123__I2Cx_TIMEOUT [4]
0x6FCC	0x00000000 ;?ICS__Lib_I2C_123__I2Cx_TIMEOUT+0
; end of ?ICS__Lib_I2C_123__I2Cx_TIMEOUT
;__Lib_System_4XX.c,0 :: ?ICS__Lib_System_4XX_APBAHBPrescTable [16]
0x6FD0	0x00000000 ;?ICS__Lib_System_4XX_APBAHBPrescTable+0
0x6FD4	0x04030201 ;?ICS__Lib_System_4XX_APBAHBPrescTable+4
0x6FD8	0x04030201 ;?ICS__Lib_System_4XX_APBAHBPrescTable+8
0x6FDC	0x09080706 ;?ICS__Lib_System_4XX_APBAHBPrescTable+12
; end of ?ICS__Lib_System_4XX_APBAHBPrescTable
;,0 :: _initBlock_17 [2]
; Containing: ?ICS__Lib_TFT___SSD1963_controller [1]
;             ?ICS__Lib_TFT___no_acceleration [1]
0x6FE0	0x0000 ;_initBlock_17+0 : ?ICS__Lib_TFT___SSD1963_controller at 0x6FE0 : ?ICS__Lib_TFT___no_acceleration at 0x6FE1
; end of _initBlock_17
;__Lib_TFT.c,0 :: ?ICS__Lib_TFT_Ptr_Set [2]
0x6FE2	0x0000 ;?ICS__Lib_TFT_Ptr_Set+0
; end of ?ICS__Lib_TFT_Ptr_Set
;,0 :: _initBlock_19 [2]
; Containing: ?ICS__Lib_TFT_Defs_TFT_Rotated_180 [1]
;             ?ICS__Lib_TFT_Defs_TFT_Disp_Rotation [1]
0x6FE4	0x0000 ;_initBlock_19+0 : ?ICS__Lib_TFT_Defs_TFT_Rotated_180 at 0x6FE4 : ?ICS__Lib_TFT_Defs_TFT_Disp_Rotation at 0x6FE5
; end of _initBlock_19
;__Lib_TFT_Defs.c,0 :: ?ICS__Lib_TFT_Defs___controller [2]
0x6FE6	0x00FF ;?ICS__Lib_TFT_Defs___controller+0
; end of ?ICS__Lib_TFT_Defs___controller
;__Lib_USB_32F4xx.c,0 :: ?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb [44]
0x6FE8	0xFFFFFFFF ;?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb+0
0x6FEC	0xFFFFFFFF ;?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb+4
0x6FF0	0xFFFFFFFF ;?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb+8
0x6FF4	0xFFFFFFFF ;?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb+12
0x6FF8	0xFFFFFFFF ;?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb+16
0x6FFC	0xFFFFFFFF ;?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb+20
0x7000	0xFFFFFFFF ;?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb+24
0x7004	0xFFFFFFFF ;?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb+28
0x7008	0xFFFFFFFF ;?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb+32
0x700C	0xFFFFFFFF ;?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb+36
0x7010	0xFFFFFFFF ;?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb+40
; end of ?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb
;__Lib_GPIO_32F4xx_Defs.c,765 :: __GPIO_MODULE_I2C1_PB67 [108]
0x7014	0x00000416 ;__GPIO_MODULE_I2C1_PB67+0
0x7018	0x00000417 ;__GPIO_MODULE_I2C1_PB67+4
0x701C	0xFFFFFFFF ;__GPIO_MODULE_I2C1_PB67+8
0x7020	0x00000000 ;__GPIO_MODULE_I2C1_PB67+12
0x7024	0x00000000 ;__GPIO_MODULE_I2C1_PB67+16
0x7028	0x00000000 ;__GPIO_MODULE_I2C1_PB67+20
0x702C	0x00000000 ;__GPIO_MODULE_I2C1_PB67+24
0x7030	0x00000000 ;__GPIO_MODULE_I2C1_PB67+28
0x7034	0x00000000 ;__GPIO_MODULE_I2C1_PB67+32
0x7038	0x00000000 ;__GPIO_MODULE_I2C1_PB67+36
0x703C	0x00000000 ;__GPIO_MODULE_I2C1_PB67+40
0x7040	0x00000000 ;__GPIO_MODULE_I2C1_PB67+44
0x7044	0x00000000 ;__GPIO_MODULE_I2C1_PB67+48
0x7048	0x00000828 ;__GPIO_MODULE_I2C1_PB67+52
0x704C	0x00000828 ;__GPIO_MODULE_I2C1_PB67+56
0x7050	0x00000000 ;__GPIO_MODULE_I2C1_PB67+60
0x7054	0x00000000 ;__GPIO_MODULE_I2C1_PB67+64
0x7058	0x00000000 ;__GPIO_MODULE_I2C1_PB67+68
0x705C	0x00000000 ;__GPIO_MODULE_I2C1_PB67+72
0x7060	0x00000000 ;__GPIO_MODULE_I2C1_PB67+76
0x7064	0x00000000 ;__GPIO_MODULE_I2C1_PB67+80
0x7068	0x00000000 ;__GPIO_MODULE_I2C1_PB67+84
0x706C	0x00000000 ;__GPIO_MODULE_I2C1_PB67+88
0x7070	0x00000000 ;__GPIO_MODULE_I2C1_PB67+92
0x7074	0x00000000 ;__GPIO_MODULE_I2C1_PB67+96
0x7078	0x00000000 ;__GPIO_MODULE_I2C1_PB67+100
0x707C	0x00000000 ;__GPIO_MODULE_I2C1_PB67+104
; end of __GPIO_MODULE_I2C1_PB67
;__Lib_GPIO_32F4xx_Defs.c,833 :: __GPIO_MODULE_USART6_PC67 [108]
0x7080	0x00000826 ;__GPIO_MODULE_USART6_PC67+0
0x7084	0x00000827 ;__GPIO_MODULE_USART6_PC67+4
0x7088	0xFFFFFFFF ;__GPIO_MODULE_USART6_PC67+8
0x708C	0x00000000 ;__GPIO_MODULE_USART6_PC67+12
0x7090	0x00000000 ;__GPIO_MODULE_USART6_PC67+16
0x7094	0x00000000 ;__GPIO_MODULE_USART6_PC67+20
0x7098	0x00000000 ;__GPIO_MODULE_USART6_PC67+24
0x709C	0x00000000 ;__GPIO_MODULE_USART6_PC67+28
0x70A0	0x00000000 ;__GPIO_MODULE_USART6_PC67+32
0x70A4	0x00000000 ;__GPIO_MODULE_USART6_PC67+36
0x70A8	0x00000000 ;__GPIO_MODULE_USART6_PC67+40
0x70AC	0x00000000 ;__GPIO_MODULE_USART6_PC67+44
0x70B0	0x00000000 ;__GPIO_MODULE_USART6_PC67+48
0x70B4	0x00000818 ;__GPIO_MODULE_USART6_PC67+52
0x70B8	0x00000818 ;__GPIO_MODULE_USART6_PC67+56
0x70BC	0x00000000 ;__GPIO_MODULE_USART6_PC67+60
0x70C0	0x00000000 ;__GPIO_MODULE_USART6_PC67+64
0x70C4	0x00000000 ;__GPIO_MODULE_USART6_PC67+68
0x70C8	0x00000000 ;__GPIO_MODULE_USART6_PC67+72
0x70CC	0x00000000 ;__GPIO_MODULE_USART6_PC67+76
0x70D0	0x00000000 ;__GPIO_MODULE_USART6_PC67+80
0x70D4	0x00000000 ;__GPIO_MODULE_USART6_PC67+84
0x70D8	0x00000000 ;__GPIO_MODULE_USART6_PC67+88
0x70DC	0x00000000 ;__GPIO_MODULE_USART6_PC67+92
0x70E0	0x00000000 ;__GPIO_MODULE_USART6_PC67+96
0x70E4	0x00000000 ;__GPIO_MODULE_USART6_PC67+100
0x70E8	0x00000000 ;__GPIO_MODULE_USART6_PC67+104
; end of __GPIO_MODULE_USART6_PC67
;pressure_driver.c,84 :: _Screen1_Labels [8]
0x70EC	0x200000E0 ;_Screen1_Labels+0
0x70F0	0x20000110 ;_Screen1_Labels+4
; end of _Screen1_Labels
;__Lib_FT5XX6_gesture_decoder.c,13 :: __Lib_FT5XX6_gesture_decoder__TC_FT5X26_array [4]
0x70F4	0x1C181410 ;__Lib_FT5XX6_gesture_decoder__TC_FT5X26_array+0
; end of __Lib_FT5XX6_gesture_decoder__TC_FT5X26_array
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0188      [24]    _I2Cx_Is_Idle
0x01A0      [26]    _I2Cx_Get_Status
0x01BC      [36]    _ChekXForEvent
0x01E0     [180]    __Lib_I2C_123_I2Cx_Wait_For_Idle
0x0294      [12]    __Lib_UART_123_45_6_UARTx_Tx_Idle
0x02A0      [22]    __Lib_UART_123_45_6_UARTx_Read
0x02B8     [444]    _I2Cx_Write
0x0474     [236]    _I2Cx_Start
0x0560    [1148]    _I2Cx_Read
0x09DC      [12]    __Lib_UART_123_45_6_UARTx_Data_Ready
0x09E8      [24]    _UART2_Read
0x0A00      [24]    _UART3_Read
0x0A18      [24]    _UART2_Tx_Idle
0x0A30      [24]    _UART2_Data_Ready
0x0A48      [24]    _UART1_Tx_Idle
0x0A60      [24]    _I2C2_Start
0x0A78      [24]    _I2C1_Start
0x0A90      [24]    _I2C3_Start
0x0AA8      [24]    _UART1_Data_Ready
0x0AC0      [24]    _UART1_Read
0x0AD8      [24]    _UART3_Data_Ready
0x0AF0      [36]    _I2C2_Write
0x0B14      [36]    _I2C3_Write
0x0B38      [24]    _UART6_Tx_Idle
0x0B50      [36]    _I2C1_Write
0x0B74      [36]    _I2C1_Read
0x0B98     [100]    __Lib_TFT__TFT_getHeader
0x0BFC     [136]    _TFT_Dot
0x0C84      [36]    _I2C2_Read
0x0CA8      [36]    _I2C3_Read
0x0CCC      [24]    _UART4_Data_Ready
0x0CE4      [24]    _UART4_Tx_Idle
0x0CFC      [24]    _UART3_Tx_Idle
0x0D14      [24]    _UART4_Read
0x0D2C      [24]    _UART5_Read
0x0D44      [24]    _UART6_Read
0x0D5C      [24]    _UART6_Data_Ready
0x0D74      [24]    _UART5_Data_Ready
0x0D8C      [24]    _UART5_Tx_Idle
0x0DA4     [248]    __Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function
0x0E9C      [24]    __Lib_TFT_Defs_Write_to_Port
0x0EB4      [20]    _Write_to_Data_Lines
0x0EC8      [12]    _Get_Fosc_kHz
0x0ED8      [24]    _Delay_1us
0x0EF0      [26]    _TFT_Color16bitToRGB
0x0F0C      [12]    fusion_v8_STM32F407ZG__setRST_1
0x0F18      [36]    _TFT_RGBToColor16bit
0x0F3C      [12]    fusion_v8_STM32F407ZG__setSCK_1
0x0F48      [12]    fusion_v8_STM32F407ZG__setCS_1
0x0F54      [92]    _FT5XX6_ReadRegister
0x0FB0      [12]    _Is_TFT_Rotated_180
0x0FBC      [12]    fusion_v8_STM32F407ZG__setRX_4
0x0FC8      [12]    fusion_v8_STM32F407ZG__setTX_4
0x0FD4      [12]    fusion_v8_STM32F407ZG__setPWM_4
0x0FE0      [12]    fusion_v8_STM32F407ZG__setINT_4
0x0FEC      [12]    fusion_v8_STM32F407ZG__setSCL_4
0x0FF8      [24]    _Delay_100ms
0x1010      [24]    _Delay_50us
0x1028      [12]    fusion_v8_STM32F407ZG__setSDA_4
0x1034     [196]    __Lib_TFT_Defs_TFT_Set_Pin_Directions
0x10F8      [12]    fusion_v8_STM32F407ZG__setAN_1
0x1104     [788]    __Lib_TFT__TFT_Write_Char_E
0x1418     [212]    _FT5XX6_gesture_decoder
0x14EC      [16]    _FT5XX6_GetTouchPanelOrientation
0x14FC     [512]    __Lib_TFT__TFT_Write_Char
0x16FC      [30]    __Lib_UART_123_45_6_UARTx_Write
0x171C     [168]    _GPIO_Clk_Enable
0x17C4      [70]    _GPIO_Alternate_Function_Enable
0x180C     [132]    _RCC_GetClocksFrequency
0x1890      [52]    _TFT_Write_Command
0x18C4      [52]    _TFT_Set_Index
0x18F8      [80]    _TFT_SSD1963YT_8bit_Write_Command
0x1948      [80]    _TFT_SSD1963_8bit_Set_Index
0x1998      [56]    _Set_Index
0x19D0     [660]    __Lib_UART_123_45_6_UARTx_Init_Advanced
0x1C64      [24]    __Lib_USB_32F4xx_USBD_USR_DeviceReset
0x1C7C      [56]    _Write_Command
0x1CB4      [12]    fusion_v8_STM32F407ZG__setMOSI_2
0x1CC0      [12]    fusion_v8_STM32F407ZG__setPWM_2
0x1CCC      [12]    fusion_v8_STM32F407ZG__setMISO_2
0x1CD8      [12]    fusion_v8_STM32F407ZG__setCS_2
0x1CE4      [12]    fusion_v8_STM32F407ZG__setSCK_2
0x1CF0      [12]    fusion_v8_STM32F407ZG__setSCL_2
0x1CFC      [12]    fusion_v8_STM32F407ZG__setSDA_2
0x1D08      [12]    fusion_v8_STM32F407ZG__setTX_2
0x1D14      [12]    fusion_v8_STM32F407ZG__setINT_2
0x1D20      [12]    fusion_v8_STM32F407ZG__setRX_2
0x1D2C      [12]    fusion_v8_STM32F407ZG__setINT_1
0x1D38      [12]    fusion_v8_STM32F407ZG__setRX_1
0x1D44      [12]    fusion_v8_STM32F407ZG__setPWM_1
0x1D50      [12]    fusion_v8_STM32F407ZG__setMISO_1
0x1D5C      [12]    fusion_v8_STM32F407ZG__setMOSI_1
0x1D68      [12]    fusion_v8_STM32F407ZG__setAN_2
0x1D74      [12]    fusion_v8_STM32F407ZG__setRST_2
0x1D80      [12]    fusion_v8_STM32F407ZG__setSDA_1
0x1D8C      [12]    fusion_v8_STM32F407ZG__setTX_1
0x1D98      [12]    fusion_v8_STM32F407ZG__setSCL_1
0x1DA4      [12]    fusion_v8_STM32F407ZG__setAN_3
0x1DB0      [12]    fusion_v8_STM32F407ZG__setTX_3
0x1DBC      [12]    fusion_v8_STM32F407ZG__setSCL_3
0x1DC8      [12]    fusion_v8_STM32F407ZG__setINT_3
0x1DD4      [12]    fusion_v8_STM32F407ZG__setRX_3
0x1DE0      [12]    fusion_v8_STM32F407ZG__setSCK_4
0x1DEC      [12]    fusion_v8_STM32F407ZG__setRST_4
0x1DF8      [12]    fusion_v8_STM32F407ZG__setAN_4
0x1E04      [12]    fusion_v8_STM32F407ZG__setSDA_3
0x1E10      [12]    fusion_v8_STM32F407ZG__setCS_4
0x1E1C      [12]    fusion_v8_STM32F407ZG__setSCK_3
0x1E28      [12]    fusion_v8_STM32F407ZG__setCS_3
0x1E34      [12]    fusion_v8_STM32F407ZG__setMISO_3
0x1E40      [12]    fusion_v8_STM32F407ZG__setMOSI_3
0x1E4C      [12]    fusion_v8_STM32F407ZG__setMISO_4
0x1E58      [12]    fusion_v8_STM32F407ZG__setPWM_3
0x1E64      [12]    fusion_v8_STM32F407ZG__setRST_3
0x1E70      [12]    fusion_v8_STM32F407ZG__setMOSI_4
0x1E7C      [28]    _UART2_Write
0x1E98      [28]    _UART1_Write
0x1EB4      [72]    _Write_Data
0x1EFC     [360]    _TFT_Set_Address_SSD1963I
0x2064     [212]    _TFT_Set_Address_HX8352A
0x2138     [104]    _TFT_Set_Address_SST7715R
0x21A0     [120]    _TFT_Set_Address
0x2218     [104]    _TFT_Set_Address_ILI9342
0x2280     [104]    _TFT_Set_Address_ILI9340
0x22E8     [104]    _TFT_Set_Address_R61526
0x2350     [104]    _TFT_Set_Address_ILI9481
0x23B8     [136]    _TFT_Write_Text
0x2440     [108]    _TFT_Set_Font
0x24AC      [16]    __Lib_TFT_Is_SSD1963_Set
0x24BC      [40]    _UART6_Init_Advanced
0x24E4     [192]    _TFT_GetCurrentColor
0x25A4     [244]    _TFT_V_Line
0x2698     [404]    _TFT_H_Line
0x282C      [28]    _UART5_Write
0x2848      [28]    _UART4_Write
0x2864      [28]    _UART3_Write
0x2880      [28]    _UART6_Write
0x289C      [96]    _TFT_SSD1963_8bit_Write_Data
0x28FC      [44]    _TFT_16bit_Write_Data
0x2928      [92]    _TFT_Write_Data
0x2984     [328]    _TFT_Set_Address_SSD1963II
0x2ACC      [16]    _Is_TFT_Set
0x2ADC      [24]    _TFT_Set_Pen
0x2AF4      [16]    _TFT_Set_SSD1963
0x2B04     [568]    _GPIO_Config
0x2D3C     [468]    _I2Cx_Init_Advanced
0x2F10     [516]    __Lib_TFT_Defs_TFT_SSD1963_Board_50_70_Reset
0x3114      [20]    _FT5XX6_GetRunningState
0x3128      [48]    __Lib_TFT_Defs_TFT_Set_DataPort_Direction
0x3158      [64]    _TFT_Set_Brush
0x3198      [24]    _TFT_Move_Cursor
0x31B0     [152]    _FT5XX6_SetSize
0x3248      [64]    _FT5XX6_SetController
0x3288      [20]    _FT5XX6_SetTouchPanelOrientation
0x329C      [56]    fusion_v8_STM32F407ZG__log_init1
0x32D4     [136]    __Lib_ADC_123_32F20x_24ch_ADCx_Get_Sample
0x335C     [620]    _TFT_Rectangle
0x35C8      [40]    _strcpy
0x35F0      [56]    fusion_v8_STM32F407ZG__log_init2
0x3628      [24]    _GPIO_Analog_Input
0x3640     [120]    _NVIC_IntEnable
0x36B8     [276]    __Lib_ADC_123_32F20x_24ch_ADCx_Init
0x37CC      [32]    fusion_v8_STM32F407ZG__log_write
0x37EC      [56]    fusion_v8_STM32F407ZG__log_init3
0x3824      [56]    fusion_v8_STM32F407ZG__log_init4
0x385C      [56]    fusion_v8_STM32F407ZG__log_initUart
0x3894      [16]    _FT5XX6_SetI2CAddress
0x38A4      [50]    _FT5XX6_IsOperational
0x38D8      [40]    _TFT_Set_Active
0x3900      [28]    _I2C1_Init_Advanced
0x391C     [104]    _TFT_Set_DBC_SSD1963
0x3984      [28]    _GPIO_Digital_Output
0x39A0      [24]    _GPIO_Digital_Input
0x39B8     [118]    _DrawLabel
0x3A30      [32]    _FT5XX6_SetSizeAndRotation
0x3A50      [40]    _FT5XX6_SetDefaultMode
0x3A78     [196]    _TFT_Init_SSD1963_Board_50
0x3B3C     [144]    _TFT_Fill_Screen
0x3BCC     [372]    _ADC_Set_Input_Channel
0x3D40      [56]    _FT5XX6_Config
0x3D78     [492]    _FloatToStr
0x3F64      [28]    _ADC1_Get_Sample
0x3F80     [216]    _bingkai
0x4058     [388]    pressure_driver_InitializeObjects
0x41DC     [336]    _DrawScreen
0x432C      [88]    pressure_driver_InitializeTouchPanel
0x4384      [82]    _mikrobus_logInit
0x43D8     [112]    _mikrobus_logWrite
0x4448      [88]    _InitTimer2
0x44A0      [52]    _ADC1_Init
0x44D8     [140]    _Init_MCU
0x4564      [58]    ___FillZeros
0x45A0      [76]    __Lib_System_4XX_SystemClockSetDefault
0x45EC      [80]    _Start_TP
0x4640     [184]    _applicationTask
0x46F8      [52]    _applicationInit
0x4730      [60]    _systemInit
0x476C      [20]    ___CC2DW
0x4780       [8]    ___GenExcept
0x4788      [16]    _Timer2_interrupt
0x4798      [42]    ___EnableFPU
0x47C4      [40]    _main
0x47EC     [864]    __Lib_System_4XX_InitialSetUpRCCRCC2
0x4B4C      [36]    __Lib_System_4XX_InitialSetUpFosc
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x0000       [4]    FARG_log_x
0x0000       [4]    FARG_log10_x
0x0000       [4]    FARG_cosh_x
0x0000       [4]    FARG_tanh_x
0x0000       [4]    FARG_pow_x
0x0000       [4]    FARG_sinh_x
0x0000       [4]    FARG_FloatToStr_fnum
0x0000       [4]    FARG_fabs_d
0x0000       [4]    FARG_floor_x
0x0000       [4]    FARG_atan2_y
0x0000       [4]    FARG_sqrt_x
0x0000       [4]    FARG_acos_x
0x0000       [4]    FARG_modf_val
0x0000       [8]    FARG_LongDoubleToStr_dnum
0x0000       [4]    FARG_asin_x
0x0000       [4]    FARG_atan_f
0x0000       [4]    FARG_frexp_value
0x0000       [4]    FARG_pressure8_setPSIRange_PSI_min
0x0000       [4]    FARG_ceil_x
0x0000       [4]    FARG_ldexp_value
0x0000       [4]    FARG___Lib_CMath_eval_poly_x
0x0000       [4]    FARG_tan_x
0x0000       [4]    FARG_exp_x
0x0000       [4]    FARG_cos_f
0x0000       [4]    FARG_sin_f
0x0004       [4]    FARG_pressure8_setPSIRange_PSI_max
0x0004       [4]    FARG_atan2_x
0x0004       [4]    FARG_pow_y
0x20000000      [12]    _Label1_Caption
0x2000000C       [5]    _Label2_Caption
0x20000011      [20]    ?lstr1_pressure_main
0x20000025      [18]    ?lstr2_pressure_main
0x20000037       [6]    ?lstr3_pressure_main
0x2000003D       [4]    ?lstr1___Lib_Conversions
0x20000041       [2]    ?lstr2___Lib_Conversions
0x20000043       [4]    ?lstr3___Lib_Conversions
0x20000047       [1]    __Lib_TFT_FontInitialized
0x20000048      [16]    __Lib_FT5XX6_OrientPrototype0
0x20000058      [16]    __Lib_FT5XX6_OrientPrototype1
0x20000068      [16]    __Lib_FT5XX6_OrientPrototype2
0x20000078      [16]    __Lib_FT5XX6_OrientPrototype3
0x20000088       [4]    __Lib_I2C_123__I2C1_TIMEOUT
0x2000008C       [4]    __Lib_I2C_123__I2C2_TIMEOUT
0x20000090       [4]    __Lib_I2C_123__I2C3_TIMEOUT
0x20000094       [4]    __Lib_I2C_123__I2Cx_TIMEOUT
0x20000098      [16]    __Lib_System_4XX_APBAHBPrescTable
0x200000A8       [1]    __Lib_TFT___SSD1963_controller
0x200000A9       [1]    __Lib_TFT___no_acceleration
0x200000AA       [2]    __Lib_TFT_Ptr_Set
0x200000AC       [1]    __Lib_TFT_Defs_TFT_Rotated_180
0x200000AD       [1]    __Lib_TFT_Defs_TFT_Disp_Rotation
0x200000AE       [2]    __Lib_TFT_Defs___controller
0x200000B0      [44]    __Lib_USB_32F4xx_USBD_DCD_INT_cb
0x200000DC       [4]    _logger
0x200000E0      [48]    _Label1
0x20000110      [48]    _Label2
0x20000140      [40]    _Screen1
0x20000168       [1]    _object_pressed
0x20000169       [1]    _PenDown
0x2000016A       [2]    _display_width
0x2000016C       [4]    _CurrentScreen
0x20000170       [2]    _display_height
0x20000172       [2]    _PressedObjectType
0x20000174       [4]    _PressedObject
0x20000178       [4]    _readADC
0x2000017C       [4]    _press
0x20000180       [4]    _PressureData
0x20000184      [50]    _demoText
0x200001B6       [2]    _x
0x200001B8       [2]    _y
0x200001BA      [20]    _text
0x200001CE       [1]    _ft5xx6_gest_move_up
0x200001CF       [1]    _ft5xx6_gest_move_right
0x200001D0       [4]    _ADC_Get_Sample_Ptr
0x200001D4       [4]    ___System_CLOCK_IN_KHZ
0x200001D8       [1]    _ft5xx6_gest_move_down
0x200001D9       [1]    _ft5xx6_gest_move_left
0x200001DA       [1]    __Lib_FT5XX6_FT5XX6_I2C_ADDRESS
0x200001DB       [1]    __Lib_FT5XX6_FT5xx6_controller
0x200001DC       [4]    _I2C_Start_Ptr
0x200001E0       [4]    _I2C_Write_Ptr
0x200001E4       [4]    _I2C_Read_Ptr
0x200001E8       [2]    __Lib_FT5XX6_FT5XX6_TP_WIDTH
0x200001EA       [2]    __Lib_FT5XX6_FT5XX6_TP_HEIGHT
0x200001EC       [8]    __Lib_FT5XX6_TPOrientation
0x200001F4       [4]    __Lib_FT5XX6_gesture_decoder__TC_array
0x200001F8       [4]    _I2Cx_Timeout_Ptr
0x200001FC       [4]    _I2C1_Timeout_Ptr
0x20000200       [4]    _I2C2_Timeout_Ptr
0x20000204       [4]    _I2C3_Timeout_Ptr
0x20000208       [4]    __VOLTAGE_RANGE
0x2000020C       [4]    _TFT_SSD1963_Set_Address_Ptr
0x20000210       [2]    _TFT_DISP_WIDTH
0x20000212       [2]    _TFT_DISP_HEIGHT
0x20000214       [4]    _TFT_Set_Address_Ptr
0x20000218       [4]    _TFT_Write_Data_Ptr
0x2000021C       [2]    __Lib_TFT_PenColor
0x2000021E       [1]    __Lib_TFT_PenWidth
0x2000021F       [1]    __Lib_TFT_FontOrientation
0x20000220       [4]    __Lib_TFT__font
0x20000224       [2]    __Lib_TFT__fontFirstChar
0x20000226       [2]    __Lib_TFT__fontLastChar
0x20000228       [2]    __Lib_TFT__fontHeight
0x2000022A       [2]    __Lib_TFT_FontColor
0x2000022C       [1]    _ExternalFontSet
0x2000022D       [1]    __Lib_TFT_BrushEnabled
0x2000022E       [2]    __Lib_TFT_BrushColor
0x20000230       [1]    __Lib_TFT_GradientEnabled
0x20000231       [1]    __Lib_TFT_GradientOrientation
0x20000232       [2]    __Lib_TFT_GradColorFrom
0x20000234       [2]    __Lib_TFT_GradColorTo
0x20000236       [2]    __Lib_TFT_x_cord
0x20000238       [2]    __Lib_TFT_y_cord
0x2000023C       [4]    __Lib_TFT_activeExtFont
0x20000240      [10]    __Lib_TFT_headerBuffer
0x2000024C       [4]    _TFT_Get_Ext_Data_Ptr
0x20000250       [4]    _TFT_Set_Index_Ptr
0x20000254       [4]    _TFT_Write_Command_Ptr
0x20000258       [4]    _UART_Wr_Ptr
0x2000025C       [4]    _UART_Rd_Ptr
0x20000260       [4]    _UART_Rdy_Ptr
0x20000264       [4]    _UART_Tx_Idle_Ptr
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x0ED4       [4]    __Lib_FT5XX6_gesture_decoder__TC_NONE_array
0x44D4       [4]    __Lib_FT5XX6_gesture_decoder__TC_FT5X46_array
0x463C       [4]    __Lib_FT5XX6_gesture_decoder__TC_FT5X06_array
0x472C       [4]    __Lib_FT5XX6_gesture_decoder__TC_FT5X16_array
0x4B70    [6992]    _Tahoma26x33_Regular
0x66C0    [2168]    _TFT_defaultFont
0x6F38      [12]    ?ICS_Label1_Caption
0x6F44       [5]    ?ICS_Label2_Caption
0x6F49      [20]    ?ICS?lstr1_pressure_main
0x6F5D      [18]    ?ICS?lstr2_pressure_main
0x6F6F       [6]    ?ICS?lstr3_pressure_main
0x6F75       [4]    ?ICS?lstr1___Lib_Conversions
0x6F79       [2]    ?ICS?lstr2___Lib_Conversions
0x6F7B       [4]    ?ICS?lstr3___Lib_Conversions
0x6F7F       [1]    ?ICS__Lib_TFT_FontInitialized
0x6F80      [16]    ?ICS__Lib_FT5XX6_OrientPrototype0
0x6F90      [16]    ?ICS__Lib_FT5XX6_OrientPrototype1
0x6FA0      [16]    ?ICS__Lib_FT5XX6_OrientPrototype2
0x6FB0      [16]    ?ICS__Lib_FT5XX6_OrientPrototype3
0x6FC0       [4]    ?ICS__Lib_I2C_123__I2C1_TIMEOUT
0x6FC4       [4]    ?ICS__Lib_I2C_123__I2C2_TIMEOUT
0x6FC8       [4]    ?ICS__Lib_I2C_123__I2C3_TIMEOUT
0x6FCC       [4]    ?ICS__Lib_I2C_123__I2Cx_TIMEOUT
0x6FD0      [16]    ?ICS__Lib_System_4XX_APBAHBPrescTable
0x6FE0       [1]    ?ICS__Lib_TFT___SSD1963_controller
0x6FE1       [1]    ?ICS__Lib_TFT___no_acceleration
0x6FE2       [2]    ?ICS__Lib_TFT_Ptr_Set
0x6FE4       [1]    ?ICS__Lib_TFT_Defs_TFT_Rotated_180
0x6FE5       [1]    ?ICS__Lib_TFT_Defs_TFT_Disp_Rotation
0x6FE6       [2]    ?ICS__Lib_TFT_Defs___controller
0x6FE8      [44]    ?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb
0x7014     [108]    __GPIO_MODULE_I2C1_PB67
0x7080     [108]    __GPIO_MODULE_USART6_PC67
0x70EC       [8]    _Screen1_Labels
0x70F4       [4]    __Lib_FT5XX6_gesture_decoder__TC_FT5X26_array
