Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Fri Jan 25 05:24:41 2019
| Host         : fabricant running 64-bit Linux Mint 18 Sarah
| Command      : report_control_sets -verbose -file tutorial_wrapper_control_sets_placed.rpt
| Design       : tutorial_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   196 |
| Unused register locations in slices containing registers |   457 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             287 |          108 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             283 |          122 |
| Yes          | No                    | No                     |            1269 |          375 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1880 |          765 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                            Clock Signal                           |                                                                                              Enable Signal                                                                                              |                                                                     Set/Reset Signal                                                                    | Slice Load Count | Bel Load Count |
+-------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                        |                                                                                                                                                         |                1 |              2 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                        |                                                                                                                                                         |                1 |              2 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/push                                        |                                                                                                                                                         |                1 |              2 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/E[0]                                                                                            | tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/E[0]                                                  |                                                                                                                                                         |                2 |              4 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                           | tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[50][0]                 | tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[42][0]                 | tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[34][0]                 | tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[2][0]                  | tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[26][0]                 | tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[18][0]                 | tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[10][0]                 | tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[3][0]                  | tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/E[0]                                                   |                                                                                                                                                         |                1 |              4 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                            | tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[58][0]                 | tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/E[0]                                                                                            | tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/chosen_reg[0][0]                                                                                | tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/gen_master_slots[0].r_issuing_cnt_reg[0][0]                                                     | tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/E[0]                                                                                            | tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[0].w_issuing_cnt_reg[0][0]                                                                               | tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[1].w_issuing_cnt_reg[8][0]                                                                               | tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[2].w_issuing_cnt_reg[16][0]                                                                              | tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/state_count[4]_i_2_n_0                                                                                                                     | tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/state_count[4]_i_1_n_0                                                                     |                1 |              4 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr[4]_i_2_n_0                                                                                                                        | tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr[4]_i_1_n_0                                                                        |                1 |              4 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                  | tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                  |                2 |              4 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                                                                         | tutorial_i/psInterruptController/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                            |                1 |              4 |
|  tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                         | tutorial_i/tutorialProcessor/riscvReset/U0/EXT_LPF/lpf_int                                                                                              |                3 |              4 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/tutorialProcessor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                 | tutorial_i/tutorialProcessor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/p_2_out                                       |                2 |              4 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/tutorialProcessor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/bid_fifo_not_empty                                                                   | tutorial_i/tutorialProcessor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                             |                1 |              4 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/tutorialProcessor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_rd_data_sm_cs[3]_i_1_n_0                                                       | tutorial_i/tutorialProcessor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                             |                3 |              4 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/tutorialProcessor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int_reg[15]                                               | tutorial_i/tutorialProcessor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/ADDR_SNG_PORT.bram_addr_int_reg[2][0]         |                1 |              4 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[10][0]                | tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                                                                         | tutorial_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                           |                3 |              4 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                                                                         | tutorial_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                           |                3 |              4 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[58][0]                | tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[18][0]                | tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[3][0]                 | tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |              4 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                                                                         | tutorial_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                           |                4 |              4 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[26][0]                | tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/psInterruptController/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                                                                                                        | tutorial_i/psInterruptController/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                              |                3 |              4 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[2][0]                 | tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[34][0]                | tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[42][0]                | tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[50][0]                | tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                1 |              4 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                                                                         | tutorial_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                           |                4 |              4 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                                                                         | tutorial_i/porReset/U0/EXT_LPF/lpf_int                                                                                                                  |                2 |              5 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                      | tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[32][5]_i_1_n_0                                                                         |                2 |              5 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                      | tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[38][5]_i_1_n_0                                                                         |                2 |              5 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                      | tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[28][5]_i_1_n_0                                                                         |                2 |              5 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                      | tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[36][5]_i_1_n_0                                                                         |                2 |              5 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                      | tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[26][5]_i_1_n_0                                                                         |                2 |              5 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                      | tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[34][5]_i_1_n_0                                                                         |                2 |              5 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                      | tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[30][5]_i_1_n_0                                                                         |                2 |              5 |
|  tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | tutorial_i/tutorialProcessor/riscvReset/U0/SEQ/seq_cnt_en                                                                                                                                               | tutorial_i/tutorialProcessor/riscvReset/U0/SEQ/SEQ_COUNTER/clear                                                                                        |                1 |              6 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                                                                         | tutorial_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wrack_reg_10                                                                         |                1 |              6 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/porReset/U0/SEQ/seq_cnt_en                                                                                                                                                                   | tutorial_i/porReset/U0/SEQ/SEQ_COUNTER/clear                                                                                                            |                1 |              6 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                      | tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[40][12]_i_1_n_0                                                                        |                3 |              7 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DADDR[6]_i_2_n_0                                                                                                                           | tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DADDR[6]_i_1_n_0                                                                           |                1 |              7 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                      | tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[35][13]_i_1_n_0                                                                        |                3 |              7 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                                                                         | tutorial_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                |                2 |              7 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                                                                         | tutorial_i/psInterruptController/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                              |                4 |              8 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                 | tutorial_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                             |                3 |              8 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                            | tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |              8 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/psInterruptController/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                         | tutorial_i/psInterruptController/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                              |                3 |              8 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                 | tutorial_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                             |                3 |              8 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/tutorialProcessor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_cnt[7]_i_1_n_0                                                                           | tutorial_i/tutorialProcessor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                             |                4 |              8 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                                                                         | tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/m_valid_i_reg_0                                 |                5 |              8 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                                                                         | tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/p_1_in                                          |                5 |              8 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                               | tutorial_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                  |                2 |              9 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                                                                         | tutorial_i/psInterruptController/U0/INTC_CORE_I/p_0_in                                                                                                  |                4 |              9 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/tutorialProcessor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/E[0]                                                                              | tutorial_i/tutorialProcessor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/ADDR_SNG_PORT.bram_addr_int_reg[2][0]         |                5 |             10 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                           |                                                                                                                                                         |                7 |             12 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                           |                                                                                                                                                         |                8 |             12 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen5     |                                                                                                                                                         |                3 |             12 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[0][0]                                                          |                                                                                                                                                         |                2 |             12 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen4     |                                                                                                                                                         |                4 |             12 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[11]_i_1_n_0                                                                        | tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |             12 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[0][0]                                                          |                                                                                                                                                         |                3 |             12 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/s_axi_rvalid_i                                                                                                            | tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |             12 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                           |                                                                                                                                                         |                6 |             12 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                          |                                                                                                                                                         |                3 |             12 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                          |                                                                                                                                                         |                3 |             12 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/tutorialProcessor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/E[0]                                                                                 | tutorial_i/tutorialProcessor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                             |                3 |             12 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/tutorialProcessor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/CI                                                                                   |                                                                                                                                                         |                2 |             12 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                           |                                                                                                                                                         |                5 |             12 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/tutorialProcessor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RID_SNG.axi_rid_int[11]_i_2_n_0                                                           | tutorial_i/tutorialProcessor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/p_3_out                                       |                5 |             12 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/skid_buffer_reg[34]_0                                                                           |                                                                                                                                                         |                3 |             13 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                        |                                                                                                                                                         |                5 |             13 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                     |                                                                                                                                                         |                4 |             13 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                     |                                                                                                                                                         |                4 |             13 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_5                                                               | tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             14 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_3                                                              | tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             14 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_7                                                               | tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             14 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_2                                                              | tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             14 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                      |                                                                                                                                                         |                3 |             14 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_1                                                              | tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             14 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_6                                                               | tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             14 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_0                                                              | tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             14 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_4                                                              | tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             14 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_2                                                               | tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             14 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_4                                                               | tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             14 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0                                                               | tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                2 |             14 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_1                                                               | tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             14 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_5                                                              | tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             14 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_6                                                              | tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             14 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_7                                                              | tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                4 |             14 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_3                                                               | tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                3 |             14 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                                                        |                                                                                                                                                         |                3 |             14 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                                                        |                                                                                                                                                         |                3 |             14 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                      |                                                                                                                                                         |                3 |             14 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_payload_i[13]_i_1__2_n_0                                                                      |                                                                                                                                                         |                2 |             14 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen51_in |                                                                                                                                                         |                4 |             14 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                                                                         | tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                9 |             15 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/tutorialProcessor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                         | tutorial_i/tutorialProcessor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                             |                5 |             16 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]                                                             |                                                                                                                                                         |                4 |             16 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]                                                             |                                                                                                                                                         |                4 |             16 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/interrupt_enable_reg_reg[0][0]                                                                                             | tutorial_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                 |                6 |             16 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DI[15]_i_2_n_0                                                                                                                             | tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DI[15]_i_1_n_0                                                                             |                5 |             16 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                                                                         | tutorial_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                 |                7 |             16 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/psInterruptController/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                           | tutorial_i/psInterruptController/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[16].ce_out_i[16]_i_1_n_0                        |                4 |             17 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/clkout0_reg_reg[31][0]                                                                                                     |                                                                                                                                                         |                5 |             18 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[10]_i_1_n_0                                                                                                            | tutorial_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                |                5 |             18 |
|  tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                         |                                                                                                                                                         |                7 |             18 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                                                            |                                                                                                                                                         |               12 |             25 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]                                                          |                                                                                                                                                         |               12 |             25 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                                                            |                                                                                                                                                         |                9 |             25 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                                                                         | tutorial_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                |                6 |             25 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]                                                          |                                                                                                                                                         |               10 |             25 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/clkfbout_reg_reg[31][0]                                                                                                    |                                                                                                                                                         |               12 |             26 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/tutorialProcessor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                         | tutorial_i/tutorialProcessor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                             |               11 |             30 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/load_enable_reg_reg[30][0]                                                                                                 | tutorial_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                 |               14 |             31 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[25][0][0]                                                                                               | tutorial_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                 |               19 |             32 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/tutorialProcessor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                | tutorial_i/tutorialProcessor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                             |                7 |             32 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/tutorialProcessor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                 |                                                                                                                                                         |               17 |             32 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/tutorialProcessor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                  | tutorial_i/tutorialProcessor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/p_3_out                                       |                7 |             32 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                        |                                                                                                                                                         |                8 |             32 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                             |                                                                                                                                                         |                5 |             32 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                             |                                                                                                                                                         |                8 |             32 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                        |                                                                                                                                                         |                8 |             32 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                             |                                                                                                                                                         |                7 |             32 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                             |                                                                                                                                                         |                7 |             32 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[17][0][0]                                                                                               | tutorial_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                 |               16 |             32 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[29][0][0]                                                                                               | tutorial_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                 |               17 |             32 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[2][0][0]                                                                                                | tutorial_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                 |               11 |             32 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[6][0][0]                                                                                                | tutorial_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                 |               18 |             32 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[9][0][0]                                                                                                | tutorial_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                 |               17 |             32 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[11][0][0]                                                                                               | tutorial_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                 |               13 |             32 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[22][0][0]                                                                                               | tutorial_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                 |               17 |             32 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[27][0][0]                                                                                               | tutorial_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                 |               17 |             32 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[30][0][0]                                                                                               | tutorial_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                 |               17 |             32 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[28][0][0]                                                                                               | tutorial_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                 |               14 |             32 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[23][0][0]                                                                                               | tutorial_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                 |               18 |             32 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[4][0][0]                                                                                                | tutorial_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                 |               15 |             32 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[31][0][0]                                                                                               | tutorial_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                 |               17 |             32 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[15][0][0]                                                                                               | tutorial_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                 |               17 |             32 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[10][0][0]                                                                                               | tutorial_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                 |               19 |             32 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[14][0][0]                                                                                               | tutorial_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                 |               16 |             32 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[1][0][0]                                                                                                | tutorial_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                 |               16 |             32 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[8][0][0]                                                                                                | tutorial_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                 |               15 |             32 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[3][0][0]                                                                                                | tutorial_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                 |               15 |             32 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[12][0][0]                                                                                               | tutorial_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                 |               20 |             32 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[19][0][0]                                                                                               | tutorial_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                 |               13 |             32 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[26][0][0]                                                                                               | tutorial_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                 |               16 |             32 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[24][0][0]                                                                                               | tutorial_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                 |               21 |             32 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[5][0][0]                                                                                                | tutorial_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                 |               15 |             32 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                                                                         | tutorial_i/tutorialProcessor/psBramController/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/SR[0]                             |               22 |             32 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                        |                                                                                                                                                         |                7 |             32 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                        |                                                                                                                                                         |                6 |             32 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                       | tutorial_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                 |               11 |             32 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[7][0][0]                                                                                                | tutorial_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                 |               20 |             32 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[18][0][0]                                                                                               | tutorial_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                 |               15 |             32 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[13][0][0]                                                                                               | tutorial_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                 |               14 |             32 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[16][0][0]                                                                                               | tutorial_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                 |               15 |             32 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[20][0][0]                                                                                               | tutorial_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                 |               12 |             32 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[21][0][0]                                                                                               | tutorial_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state_reg[1]                                                                 |               17 |             32 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                        |                                                                                                                                                         |                9 |             33 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                        |                                                                                                                                                         |                9 |             33 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                        | tutorial_i/subprocessorClk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                |               10 |             33 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/s_ready_i2                                                                                                                | tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                9 |             36 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/s_ready_i2                                                                                                                | tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0] |                9 |             36 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/m_axi_rready[2]                                                                                 |                                                                                                                                                         |               12 |             45 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                        |                                                                                                                                                         |               11 |             45 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                      |                                                                                                                                                         |               12 |             46 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                        |                                                                                                                                                         |               10 |             46 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                        |                                                                                                                                                         |                8 |             46 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                      |                                                                                                                                                         |                9 |             46 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                        |                                                                                                                                                         |               10 |             46 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_axi_rready[0]                                                                                 |                                                                                                                                                         |               12 |             46 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                        |                                                                                                                                                         |               15 |             46 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/psAxiInterconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_axi_rready[1]                                                                                 |                                                                                                                                                         |               11 |             46 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                                                                         | tutorial_i/psAxiInterconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                   |               22 |             60 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                                                                         | tutorial_i/psAxiInterconnect/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                   |               15 |             60 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   | tutorial_i/subprocessorClk/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                      |                                                                                                                                                         |               59 |            141 |
|  tutorial_i/processing_system7_0/inst/FCLK_CLK0                   |                                                                                                                                                                                                         |                                                                                                                                                         |              103 |            271 |
+-------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     3 |
| 4      |                    44 |
| 5      |                     8 |
| 6      |                     3 |
| 7      |                     4 |
| 8      |                     8 |
| 9      |                     2 |
| 10     |                     1 |
| 12     |                    15 |
| 13     |                     4 |
| 14     |                    22 |
| 15     |                     1 |
| 16+    |                    81 |
+--------+-----------------------+


