#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Tue Dec 17 17:23:38 2024
# Process ID: 9352
# Current directory: C:/tsoc/Lab9/lab9_pl_camera_verilog
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20444 C:\tsoc\Lab9\lab9_pl_camera_verilog\lab9_pl_camera_verilog.xpr
# Log file: C:/tsoc/Lab9/lab9_pl_camera_verilog/vivado.log
# Journal file: C:/tsoc/Lab9/lab9_pl_camera_verilog\vivado.jou
# Running On: DESKTOP-T0U5DNL, OS: Windows, CPU Frequency: 2803 MHz, CPU Physical cores: 4, Host memory: 16873 MB
#-----------------------------------------------------------
start_gui
open_project C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/ac701/1.4/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'C:/Users/kyha/Downloads/lab9_pl_camera_verilog' since last save.
Scanning sources...
Finished scanning sources
INFO: [Project 1-1877] Auto incremental dir location 'C:/Users/kyha/Downloads/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/utils_1/imports/ram_camera_synth_1' of run 'ram_camera_synth_1' is not writable, setting it to default location 'C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/utils_1/imports/ram_camera_synth_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/Users/kyha/Downloads/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/utils_1/imports/ram_camera_synth_1' of run 'ram_camera_synth_1' is not writable, setting it to default location 'C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/utils_1/imports/ram_camera_synth_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/Users/kyha/Downloads/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/utils_1/imports/blk_mem_gen_0_synth_1' of run 'blk_mem_gen_0_synth_1' is not writable, setting it to default location 'C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/utils_1/imports/blk_mem_gen_0_synth_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/Users/kyha/Downloads/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/utils_1/imports/blk_mem_gen_0_synth_1' of run 'blk_mem_gen_0_synth_1' is not writable, setting it to default location 'C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/utils_1/imports/blk_mem_gen_0_synth_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/Users/kyha/Downloads/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/utils_1/imports/impl_1' of run 'impl_1' is not writable, setting it to default location 'C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/utils_1/imports/impl_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/Users/kyha/Downloads/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/utils_1/imports/impl_1' of run 'impl_1' is not writable, setting it to default location 'C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/utils_1/imports/impl_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/Users/kyha/Downloads/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/utils_1/imports/ram_camera_impl_1' of run 'ram_camera_impl_1' is not writable, setting it to default location 'C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/utils_1/imports/ram_camera_impl_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/Users/kyha/Downloads/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/utils_1/imports/ram_camera_impl_1' of run 'ram_camera_impl_1' is not writable, setting it to default location 'C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/utils_1/imports/ram_camera_impl_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/Users/kyha/Downloads/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/utils_1/imports/blk_mem_gen_0_impl_1' of run 'blk_mem_gen_0_impl_1' is not writable, setting it to default location 'C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/utils_1/imports/blk_mem_gen_0_impl_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/Users/kyha/Downloads/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/utils_1/imports/blk_mem_gen_0_impl_1' of run 'blk_mem_gen_0_impl_1' is not writable, setting it to default location 'C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/utils_1/imports/blk_mem_gen_0_impl_1'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
open_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 1560.574 ; gain = 0.000
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/utils_1/imports/synth_1/top.dcp with file C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.runs/synth_1/top.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Dec 17 17:24:39 2024] Launched synth_1...
Run output will be captured here: C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.runs/synth_1/runme.log
[Tue Dec 17 17:24:39 2024] Launched impl_1...
Run output will be captured here: C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.1
  **** Build date : Apr 18 2022 at 16:02:36
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.1.0
  ****** Build date   : Apr 13 2022-04:12:08
    **** Build number : 2022.1.1649790728
      ** Copyright 2017-2024 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 1560.574 ; gain = 0.000
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210249BA9F77
open_hw_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 3357.055 ; gain = 1796.480
set_property PROGRAM.FILE {C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.runs/impl_1/top.bit} [get_hw_devices xczu3_0]
current_hw_device [get_hw_devices xczu3_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xczu3_0] 0]
INFO: [Labtools 27-1435] Device xczu3 (JTAG device index = 0) is not programmed (DONE status = 0).
current_hw_device [get_hw_devices arm_dap_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices arm_dap_1] 0]
current_hw_device [get_hw_devices xczu3_0]
set_property PROBES.FILE {} [get_hw_devices xczu3_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xczu3_0]
set_property PROGRAM.FILE {C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.runs/impl_1/top.bit} [get_hw_devices xczu3_0]
program_hw_devices [get_hw_devices xczu3_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xczu3_0] 0]
INFO: [Labtools 27-1434] Device xczu3 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xczu3eg-sbva484-1-e
Top: top
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 4624.789 ; gain = 291.492
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_generator' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/clk_generator.v:1]
INFO: [Synth 8-6155] done synthesizing module 'clk_generator' (0#1) [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/clk_generator.v:1]
INFO: [Synth 8-6157] synthesizing module 'camera_to_ram' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_to_ram.v:23]
INFO: [Synth 8-6155] done synthesizing module 'camera_to_ram' (0#1) [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_to_ram.v:23]
INFO: [Synth 8-6157] synthesizing module 'ram_camera' [C:/tsoc/Lab9/lab9_pl_camera_verilog/.Xil/Vivado-9352-DESKTOP-T0U5DNL/realtime/ram_camera_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ram_camera' (0#1) [C:/tsoc/Lab9/lab9_pl_camera_verilog/.Xil/Vivado-9352-DESKTOP-T0U5DNL/realtime/ram_camera_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'ram_to_lcd' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/ram_to_lcd.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ram_to_lcd' (0#1) [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/ram_to_lcd.v:23]
INFO: [Synth 8-638] synthesizing module 'camera_i2c' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_i2c.v:18]
INFO: [Synth 8-3491] module 'camera_i2c_rom' declared at 'C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_i2c_rom.v:5' bound to instance 'component_camera_i2c_rom' of component 'camera_i2c_rom' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_i2c.v:67]
INFO: [Synth 8-638] synthesizing module 'camera_i2c_rom' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_i2c_rom.v:17]
INFO: [Synth 8-256] done synthesizing module 'camera_i2c_rom' (0#1) [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_i2c_rom.v:17]
INFO: [Synth 8-3491] module 'camera_i2c_command' declared at 'C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_i2c_command.v:5' bound to instance 'component_camera_i2c_command' of component 'camera_i2c_command' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_i2c.v:78]
INFO: [Synth 8-638] synthesizing module 'camera_i2c_command' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_i2c_command.v:20]
INFO: [Synth 8-256] done synthesizing module 'camera_i2c_command' (0#1) [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_i2c_command.v:20]
INFO: [Synth 8-256] done synthesizing module 'camera_i2c' (0#1) [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_i2c.v:18]
INFO: [Synth 8-6157] synthesizing module 'gaussian_filter' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:2]
INFO: [Synth 8-6157] synthesizing module 'line_bram_wrapper' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/line_bram_wrapper.v:2]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [C:/tsoc/Lab9/lab9_pl_camera_verilog/.Xil/Vivado-9352-DESKTOP-T0U5DNL/realtime/blk_mem_gen_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (0#1) [C:/tsoc/Lab9/lab9_pl_camera_verilog/.Xil/Vivado-9352-DESKTOP-T0U5DNL/realtime/blk_mem_gen_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'line_bram_wrapper' (0#1) [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/line_bram_wrapper.v:2]
INFO: [Synth 8-6155] done synthesizing module 'gaussian_filter' (0#1) [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:2]
WARNING: [Synth 8-689] width (4) of port connection 'filter_size_i' does not match port width (1) of module 'gaussian_filter' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/top.v:147]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-6014] Unused sequential element sum_r_reg was removed.  [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:165]
WARNING: [Synth 8-6014] Unused sequential element sum_g_reg was removed.  [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:174]
WARNING: [Synth 8-6014] Unused sequential element sum_b_reg was removed.  [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:178]
WARNING: [Synth 8-3917] design top has port TFTLCD_de_out_o driven by constant 1
WARNING: [Synth 8-3917] design top has port TFTLCD_Tpower_o driven by constant 1
WARNING: [Synth 8-7129] Port filter_size_i in module gaussian_filter is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw_i in module camera_to_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_ni in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port filter_size_switch_i[3] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port filter_size_switch_i[2] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port filter_size_switch_i[1] in module top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 4719.223 ; gain = 385.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 4737.137 ; gain = 403.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 4737.137 ; gain = 403.840
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.gen/sources_1/ip/ram_camera/ram_camera.dcp' for cell 'RAM_CAMERA'
INFO: [Project 1-454] Reading design checkpoint 'c:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'GAUSS_FILTER_INST/LINE0/bram_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 4767.652 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 36 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/constrs_1/new/top.xdc]
Finished Parsing XDC File [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/constrs_1/new/top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/constrs_1/new/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 4843.047 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 4939.879 ; gain = 606.582
33 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 4939.879 ; gain = 1553.965
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 4983.469 ; gain = 22.766
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_generator' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/clk_generator.v:1]
INFO: [Synth 8-6155] done synthesizing module 'clk_generator' (0#1) [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/clk_generator.v:1]
INFO: [Synth 8-6157] synthesizing module 'camera_to_ram' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_to_ram.v:23]
INFO: [Synth 8-6155] done synthesizing module 'camera_to_ram' (0#1) [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_to_ram.v:23]
INFO: [Synth 8-6157] synthesizing module 'ram_camera' [C:/tsoc/Lab9/lab9_pl_camera_verilog/.Xil/Vivado-9352-DESKTOP-T0U5DNL/realtime/ram_camera_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ram_camera' (0#1) [C:/tsoc/Lab9/lab9_pl_camera_verilog/.Xil/Vivado-9352-DESKTOP-T0U5DNL/realtime/ram_camera_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'ram_to_lcd' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/ram_to_lcd.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ram_to_lcd' (0#1) [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/ram_to_lcd.v:23]
INFO: [Synth 8-638] synthesizing module 'camera_i2c' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_i2c.v:18]
INFO: [Synth 8-3491] module 'camera_i2c_rom' declared at 'C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_i2c_rom.v:5' bound to instance 'component_camera_i2c_rom' of component 'camera_i2c_rom' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_i2c.v:67]
INFO: [Synth 8-638] synthesizing module 'camera_i2c_rom' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_i2c_rom.v:17]
INFO: [Synth 8-256] done synthesizing module 'camera_i2c_rom' (0#1) [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_i2c_rom.v:17]
INFO: [Synth 8-3491] module 'camera_i2c_command' declared at 'C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_i2c_command.v:5' bound to instance 'component_camera_i2c_command' of component 'camera_i2c_command' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_i2c.v:78]
INFO: [Synth 8-638] synthesizing module 'camera_i2c_command' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_i2c_command.v:20]
INFO: [Synth 8-256] done synthesizing module 'camera_i2c_command' (0#1) [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_i2c_command.v:20]
INFO: [Synth 8-256] done synthesizing module 'camera_i2c' (0#1) [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_i2c.v:18]
INFO: [Synth 8-6157] synthesizing module 'gaussian_filter' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:2]
ERROR: [Synth 8-439] module 'line_buffer_bram_0' not found [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:54]
ERROR: [Synth 8-196] conditional expression could not be resolved to a constant [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:53]
ERROR: [Synth 8-6156] failed synthesizing module 'gaussian_filter' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:2]
ERROR: [Synth 8-6156] failed synthesizing module 'top' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 5059.324 ; gain = 98.621
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 5059.367 ; gain = 98.664
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 5086.992 ; gain = 19.203
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_generator' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/clk_generator.v:1]
INFO: [Synth 8-6155] done synthesizing module 'clk_generator' (0#1) [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/clk_generator.v:1]
INFO: [Synth 8-6157] synthesizing module 'camera_to_ram' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_to_ram.v:23]
INFO: [Synth 8-6155] done synthesizing module 'camera_to_ram' (0#1) [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_to_ram.v:23]
INFO: [Synth 8-6157] synthesizing module 'ram_camera' [C:/tsoc/Lab9/lab9_pl_camera_verilog/.Xil/Vivado-9352-DESKTOP-T0U5DNL/realtime/ram_camera_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ram_camera' (0#1) [C:/tsoc/Lab9/lab9_pl_camera_verilog/.Xil/Vivado-9352-DESKTOP-T0U5DNL/realtime/ram_camera_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'ram_to_lcd' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/ram_to_lcd.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ram_to_lcd' (0#1) [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/ram_to_lcd.v:23]
INFO: [Synth 8-638] synthesizing module 'camera_i2c' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_i2c.v:18]
INFO: [Synth 8-3491] module 'camera_i2c_rom' declared at 'C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_i2c_rom.v:5' bound to instance 'component_camera_i2c_rom' of component 'camera_i2c_rom' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_i2c.v:67]
INFO: [Synth 8-638] synthesizing module 'camera_i2c_rom' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_i2c_rom.v:17]
INFO: [Synth 8-256] done synthesizing module 'camera_i2c_rom' (0#1) [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_i2c_rom.v:17]
INFO: [Synth 8-3491] module 'camera_i2c_command' declared at 'C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_i2c_command.v:5' bound to instance 'component_camera_i2c_command' of component 'camera_i2c_command' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_i2c.v:78]
INFO: [Synth 8-638] synthesizing module 'camera_i2c_command' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_i2c_command.v:20]
INFO: [Synth 8-256] done synthesizing module 'camera_i2c_command' (0#1) [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_i2c_command.v:20]
INFO: [Synth 8-256] done synthesizing module 'camera_i2c' (0#1) [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_i2c.v:18]
INFO: [Synth 8-6157] synthesizing module 'gaussian_filter' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:2]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:54]
INFO: [Synth 8-6157] synthesizing module 'line_bram_wrapper' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/line_bram_wrapper.v:2]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [C:/tsoc/Lab9/lab9_pl_camera_verilog/.Xil/Vivado-9352-DESKTOP-T0U5DNL/realtime/blk_mem_gen_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (0#1) [C:/tsoc/Lab9/lab9_pl_camera_verilog/.Xil/Vivado-9352-DESKTOP-T0U5DNL/realtime/blk_mem_gen_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'line_bram_wrapper' (0#1) [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/line_bram_wrapper.v:2]
ERROR: [Synth 8-448] named port connection 'clka' does not exist for instance 'line_bram_inst' of module 'line_bram_wrapper' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:55]
ERROR: [Synth 8-448] named port connection 'ena' does not exist for instance 'line_bram_inst' of module 'line_bram_wrapper' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:56]
ERROR: [Synth 8-448] named port connection 'wea' does not exist for instance 'line_bram_inst' of module 'line_bram_wrapper' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:57]
ERROR: [Synth 8-448] named port connection 'addra' does not exist for instance 'line_bram_inst' of module 'line_bram_wrapper' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:58]
ERROR: [Synth 8-448] named port connection 'dina' does not exist for instance 'line_bram_inst' of module 'line_bram_wrapper' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:59]
ERROR: [Synth 8-448] named port connection 'clkb' does not exist for instance 'line_bram_inst' of module 'line_bram_wrapper' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:61]
ERROR: [Synth 8-448] named port connection 'enb' does not exist for instance 'line_bram_inst' of module 'line_bram_wrapper' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:62]
ERROR: [Synth 8-448] named port connection 'web' does not exist for instance 'line_bram_inst' of module 'line_bram_wrapper' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:63]
ERROR: [Synth 8-448] named port connection 'addrb' does not exist for instance 'line_bram_inst' of module 'line_bram_wrapper' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:64]
ERROR: [Synth 8-448] named port connection 'doutb' does not exist for instance 'line_bram_inst' of module 'line_bram_wrapper' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:65]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:54]
ERROR: [Synth 8-448] named port connection 'clka' does not exist for instance 'line_bram_inst' of module 'line_bram_wrapper' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:55]
ERROR: [Synth 8-448] named port connection 'ena' does not exist for instance 'line_bram_inst' of module 'line_bram_wrapper' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:56]
ERROR: [Synth 8-448] named port connection 'wea' does not exist for instance 'line_bram_inst' of module 'line_bram_wrapper' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:57]
ERROR: [Synth 8-448] named port connection 'addra' does not exist for instance 'line_bram_inst' of module 'line_bram_wrapper' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:58]
ERROR: [Synth 8-448] named port connection 'dina' does not exist for instance 'line_bram_inst' of module 'line_bram_wrapper' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:59]
ERROR: [Synth 8-448] named port connection 'clkb' does not exist for instance 'line_bram_inst' of module 'line_bram_wrapper' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:61]
ERROR: [Synth 8-448] named port connection 'enb' does not exist for instance 'line_bram_inst' of module 'line_bram_wrapper' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:62]
ERROR: [Synth 8-448] named port connection 'web' does not exist for instance 'line_bram_inst' of module 'line_bram_wrapper' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:63]
ERROR: [Synth 8-448] named port connection 'addrb' does not exist for instance 'line_bram_inst' of module 'line_bram_wrapper' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:64]
ERROR: [Synth 8-448] named port connection 'doutb' does not exist for instance 'line_bram_inst' of module 'line_bram_wrapper' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:65]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:54]
ERROR: [Synth 8-448] named port connection 'clka' does not exist for instance 'line_bram_inst' of module 'line_bram_wrapper' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:55]
ERROR: [Synth 8-448] named port connection 'ena' does not exist for instance 'line_bram_inst' of module 'line_bram_wrapper' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:56]
ERROR: [Synth 8-448] named port connection 'wea' does not exist for instance 'line_bram_inst' of module 'line_bram_wrapper' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:57]
ERROR: [Synth 8-448] named port connection 'addra' does not exist for instance 'line_bram_inst' of module 'line_bram_wrapper' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:58]
ERROR: [Synth 8-448] named port connection 'dina' does not exist for instance 'line_bram_inst' of module 'line_bram_wrapper' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:59]
ERROR: [Synth 8-448] named port connection 'clkb' does not exist for instance 'line_bram_inst' of module 'line_bram_wrapper' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:61]
ERROR: [Synth 8-448] named port connection 'enb' does not exist for instance 'line_bram_inst' of module 'line_bram_wrapper' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:62]
ERROR: [Synth 8-448] named port connection 'web' does not exist for instance 'line_bram_inst' of module 'line_bram_wrapper' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:63]
ERROR: [Synth 8-448] named port connection 'addrb' does not exist for instance 'line_bram_inst' of module 'line_bram_wrapper' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:64]
ERROR: [Synth 8-448] named port connection 'doutb' does not exist for instance 'line_bram_inst' of module 'line_bram_wrapper' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:65]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:54]
ERROR: [Synth 8-448] named port connection 'clka' does not exist for instance 'line_bram_inst' of module 'line_bram_wrapper' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:55]
ERROR: [Synth 8-448] named port connection 'ena' does not exist for instance 'line_bram_inst' of module 'line_bram_wrapper' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:56]
ERROR: [Synth 8-448] named port connection 'wea' does not exist for instance 'line_bram_inst' of module 'line_bram_wrapper' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:57]
ERROR: [Synth 8-448] named port connection 'addra' does not exist for instance 'line_bram_inst' of module 'line_bram_wrapper' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:58]
ERROR: [Synth 8-448] named port connection 'dina' does not exist for instance 'line_bram_inst' of module 'line_bram_wrapper' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:59]
ERROR: [Synth 8-448] named port connection 'clkb' does not exist for instance 'line_bram_inst' of module 'line_bram_wrapper' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:61]
ERROR: [Synth 8-448] named port connection 'enb' does not exist for instance 'line_bram_inst' of module 'line_bram_wrapper' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:62]
ERROR: [Synth 8-448] named port connection 'web' does not exist for instance 'line_bram_inst' of module 'line_bram_wrapper' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:63]
ERROR: [Synth 8-448] named port connection 'addrb' does not exist for instance 'line_bram_inst' of module 'line_bram_wrapper' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:64]
ERROR: [Synth 8-448] named port connection 'doutb' does not exist for instance 'line_bram_inst' of module 'line_bram_wrapper' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:65]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:54]
ERROR: [Synth 8-448] named port connection 'clka' does not exist for instance 'line_bram_inst' of module 'line_bram_wrapper' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:55]
ERROR: [Synth 8-448] named port connection 'ena' does not exist for instance 'line_bram_inst' of module 'line_bram_wrapper' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:56]
ERROR: [Synth 8-448] named port connection 'wea' does not exist for instance 'line_bram_inst' of module 'line_bram_wrapper' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:57]
ERROR: [Synth 8-448] named port connection 'addra' does not exist for instance 'line_bram_inst' of module 'line_bram_wrapper' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:58]
ERROR: [Synth 8-448] named port connection 'dina' does not exist for instance 'line_bram_inst' of module 'line_bram_wrapper' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:59]
ERROR: [Synth 8-448] named port connection 'clkb' does not exist for instance 'line_bram_inst' of module 'line_bram_wrapper' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:61]
ERROR: [Synth 8-448] named port connection 'enb' does not exist for instance 'line_bram_inst' of module 'line_bram_wrapper' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:62]
ERROR: [Synth 8-448] named port connection 'web' does not exist for instance 'line_bram_inst' of module 'line_bram_wrapper' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:63]
ERROR: [Synth 8-448] named port connection 'addrb' does not exist for instance 'line_bram_inst' of module 'line_bram_wrapper' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:64]
ERROR: [Synth 8-448] named port connection 'doutb' does not exist for instance 'line_bram_inst' of module 'line_bram_wrapper' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:65]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:54]
ERROR: [Synth 8-448] named port connection 'clka' does not exist for instance 'line_bram_inst' of module 'line_bram_wrapper' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:55]
ERROR: [Synth 8-448] named port connection 'ena' does not exist for instance 'line_bram_inst' of module 'line_bram_wrapper' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:56]
ERROR: [Synth 8-448] named port connection 'wea' does not exist for instance 'line_bram_inst' of module 'line_bram_wrapper' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:57]
ERROR: [Synth 8-448] named port connection 'addra' does not exist for instance 'line_bram_inst' of module 'line_bram_wrapper' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:58]
ERROR: [Synth 8-448] named port connection 'dina' does not exist for instance 'line_bram_inst' of module 'line_bram_wrapper' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:59]
ERROR: [Synth 8-448] named port connection 'clkb' does not exist for instance 'line_bram_inst' of module 'line_bram_wrapper' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:61]
ERROR: [Synth 8-448] named port connection 'enb' does not exist for instance 'line_bram_inst' of module 'line_bram_wrapper' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:62]
ERROR: [Synth 8-448] named port connection 'web' does not exist for instance 'line_bram_inst' of module 'line_bram_wrapper' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:63]
ERROR: [Synth 8-448] named port connection 'addrb' does not exist for instance 'line_bram_inst' of module 'line_bram_wrapper' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:64]
ERROR: [Synth 8-448] named port connection 'doutb' does not exist for instance 'line_bram_inst' of module 'line_bram_wrapper' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:65]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:54]
ERROR: [Synth 8-448] named port connection 'clka' does not exist for instance 'line_bram_inst' of module 'line_bram_wrapper' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:55]
ERROR: [Synth 8-448] named port connection 'ena' does not exist for instance 'line_bram_inst' of module 'line_bram_wrapper' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:56]
ERROR: [Synth 8-448] named port connection 'wea' does not exist for instance 'line_bram_inst' of module 'line_bram_wrapper' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:57]
ERROR: [Synth 8-448] named port connection 'addra' does not exist for instance 'line_bram_inst' of module 'line_bram_wrapper' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:58]
ERROR: [Synth 8-448] named port connection 'dina' does not exist for instance 'line_bram_inst' of module 'line_bram_wrapper' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:59]
ERROR: [Synth 8-448] named port connection 'clkb' does not exist for instance 'line_bram_inst' of module 'line_bram_wrapper' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:61]
ERROR: [Synth 8-448] named port connection 'enb' does not exist for instance 'line_bram_inst' of module 'line_bram_wrapper' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:62]
ERROR: [Synth 8-448] named port connection 'web' does not exist for instance 'line_bram_inst' of module 'line_bram_wrapper' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:63]
ERROR: [Synth 8-448] named port connection 'addrb' does not exist for instance 'line_bram_inst' of module 'line_bram_wrapper' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:64]
ERROR: [Synth 8-448] named port connection 'doutb' does not exist for instance 'line_bram_inst' of module 'line_bram_wrapper' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:65]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:54]
ERROR: [Synth 8-448] named port connection 'clka' does not exist for instance 'line_bram_inst' of module 'line_bram_wrapper' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:55]
ERROR: [Synth 8-448] named port connection 'ena' does not exist for instance 'line_bram_inst' of module 'line_bram_wrapper' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:56]
ERROR: [Synth 8-448] named port connection 'wea' does not exist for instance 'line_bram_inst' of module 'line_bram_wrapper' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:57]
ERROR: [Synth 8-448] named port connection 'addra' does not exist for instance 'line_bram_inst' of module 'line_bram_wrapper' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:58]
ERROR: [Synth 8-448] named port connection 'dina' does not exist for instance 'line_bram_inst' of module 'line_bram_wrapper' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:59]
ERROR: [Synth 8-448] named port connection 'clkb' does not exist for instance 'line_bram_inst' of module 'line_bram_wrapper' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:61]
ERROR: [Synth 8-448] named port connection 'enb' does not exist for instance 'line_bram_inst' of module 'line_bram_wrapper' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:62]
ERROR: [Synth 8-448] named port connection 'web' does not exist for instance 'line_bram_inst' of module 'line_bram_wrapper' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:63]
ERROR: [Synth 8-448] named port connection 'addrb' does not exist for instance 'line_bram_inst' of module 'line_bram_wrapper' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:64]
ERROR: [Synth 8-448] named port connection 'doutb' does not exist for instance 'line_bram_inst' of module 'line_bram_wrapper' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:65]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:54]
ERROR: [Synth 8-448] named port connection 'clka' does not exist for instance 'line_bram_inst' of module 'line_bram_wrapper' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:55]
ERROR: [Synth 8-448] named port connection 'ena' does not exist for instance 'line_bram_inst' of module 'line_bram_wrapper' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:56]
ERROR: [Synth 8-448] named port connection 'wea' does not exist for instance 'line_bram_inst' of module 'line_bram_wrapper' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:57]
ERROR: [Synth 8-448] named port connection 'addra' does not exist for instance 'line_bram_inst' of module 'line_bram_wrapper' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:58]
ERROR: [Synth 8-448] named port connection 'dina' does not exist for instance 'line_bram_inst' of module 'line_bram_wrapper' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:59]
ERROR: [Synth 8-448] named port connection 'clkb' does not exist for instance 'line_bram_inst' of module 'line_bram_wrapper' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:61]
ERROR: [Synth 8-448] named port connection 'enb' does not exist for instance 'line_bram_inst' of module 'line_bram_wrapper' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:62]
ERROR: [Synth 8-448] named port connection 'web' does not exist for instance 'line_bram_inst' of module 'line_bram_wrapper' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:63]
ERROR: [Synth 8-448] named port connection 'addrb' does not exist for instance 'line_bram_inst' of module 'line_bram_wrapper' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:64]
ERROR: [Synth 8-448] named port connection 'doutb' does not exist for instance 'line_bram_inst' of module 'line_bram_wrapper' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:65]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:54]
ERROR: [Synth 8-448] named port connection 'clka' does not exist for instance 'line_bram_inst' of module 'line_bram_wrapper' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:55]
ERROR: [Synth 8-448] named port connection 'ena' does not exist for instance 'line_bram_inst' of module 'line_bram_wrapper' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:56]
ERROR: [Synth 8-448] named port connection 'wea' does not exist for instance 'line_bram_inst' of module 'line_bram_wrapper' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:57]
ERROR: [Synth 8-448] named port connection 'addra' does not exist for instance 'line_bram_inst' of module 'line_bram_wrapper' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:58]
ERROR: [Synth 8-448] named port connection 'dina' does not exist for instance 'line_bram_inst' of module 'line_bram_wrapper' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:59]
ERROR: [Synth 8-448] named port connection 'clkb' does not exist for instance 'line_bram_inst' of module 'line_bram_wrapper' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:61]
ERROR: [Synth 8-448] named port connection 'enb' does not exist for instance 'line_bram_inst' of module 'line_bram_wrapper' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:62]
ERROR: [Synth 8-448] named port connection 'web' does not exist for instance 'line_bram_inst' of module 'line_bram_wrapper' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:63]
ERROR: [Synth 8-448] named port connection 'addrb' does not exist for instance 'line_bram_inst' of module 'line_bram_wrapper' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:64]
ERROR: [Synth 8-448] named port connection 'doutb' does not exist for instance 'line_bram_inst' of module 'line_bram_wrapper' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:65]
INFO: [Common 17-14] Message 'Synth 8-448' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:54]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:54]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:54]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:54]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:54]
INFO: [Synth 8-155] case statement is not full and has no default [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:129]
ERROR: [Synth 8-6156] failed synthesizing module 'gaussian_filter' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:2]
ERROR: [Synth 8-6156] failed synthesizing module 'top' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 5086.992 ; gain = 19.203
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 5086.992 ; gain = 19.934
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 5115.258 ; gain = 28.141
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_generator' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/clk_generator.v:1]
INFO: [Synth 8-6155] done synthesizing module 'clk_generator' (0#1) [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/clk_generator.v:1]
INFO: [Synth 8-6157] synthesizing module 'camera_to_ram' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_to_ram.v:23]
INFO: [Synth 8-6155] done synthesizing module 'camera_to_ram' (0#1) [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_to_ram.v:23]
INFO: [Synth 8-6157] synthesizing module 'ram_camera' [C:/tsoc/Lab9/lab9_pl_camera_verilog/.Xil/Vivado-9352-DESKTOP-T0U5DNL/realtime/ram_camera_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ram_camera' (0#1) [C:/tsoc/Lab9/lab9_pl_camera_verilog/.Xil/Vivado-9352-DESKTOP-T0U5DNL/realtime/ram_camera_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'ram_to_lcd' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/ram_to_lcd.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ram_to_lcd' (0#1) [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/ram_to_lcd.v:23]
INFO: [Synth 8-638] synthesizing module 'camera_i2c' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_i2c.v:18]
INFO: [Synth 8-3491] module 'camera_i2c_rom' declared at 'C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_i2c_rom.v:5' bound to instance 'component_camera_i2c_rom' of component 'camera_i2c_rom' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_i2c.v:67]
INFO: [Synth 8-638] synthesizing module 'camera_i2c_rom' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_i2c_rom.v:17]
INFO: [Synth 8-256] done synthesizing module 'camera_i2c_rom' (0#1) [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_i2c_rom.v:17]
INFO: [Synth 8-3491] module 'camera_i2c_command' declared at 'C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_i2c_command.v:5' bound to instance 'component_camera_i2c_command' of component 'camera_i2c_command' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_i2c.v:78]
INFO: [Synth 8-638] synthesizing module 'camera_i2c_command' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_i2c_command.v:20]
INFO: [Synth 8-256] done synthesizing module 'camera_i2c_command' (0#1) [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_i2c_command.v:20]
INFO: [Synth 8-256] done synthesizing module 'camera_i2c' (0#1) [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_i2c.v:18]
INFO: [Synth 8-6157] synthesizing module 'gaussian_filter' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:2]
INFO: [Synth 8-6157] synthesizing module 'line_bram_wrapper' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/line_bram_wrapper.v:2]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [C:/tsoc/Lab9/lab9_pl_camera_verilog/.Xil/Vivado-9352-DESKTOP-T0U5DNL/realtime/blk_mem_gen_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (0#1) [C:/tsoc/Lab9/lab9_pl_camera_verilog/.Xil/Vivado-9352-DESKTOP-T0U5DNL/realtime/blk_mem_gen_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'line_bram_wrapper' (0#1) [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/line_bram_wrapper.v:2]
INFO: [Synth 8-155] case statement is not full and has no default [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:124]
INFO: [Synth 8-6155] done synthesizing module 'gaussian_filter' (0#1) [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:2]
ERROR: [Synth 8-448] named port connection 'filter_size_i' does not exist for instance 'GAUSS_FILTER_INST' of module 'gaussian_filter' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/top.v:147]
ERROR: [Synth 8-6156] failed synthesizing module 'top' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 5115.258 ; gain = 28.141
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 5115.258 ; gain = 28.266
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 5115.258 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_generator' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/clk_generator.v:1]
INFO: [Synth 8-6155] done synthesizing module 'clk_generator' (0#1) [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/clk_generator.v:1]
INFO: [Synth 8-6157] synthesizing module 'camera_to_ram' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_to_ram.v:23]
INFO: [Synth 8-6155] done synthesizing module 'camera_to_ram' (0#1) [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_to_ram.v:23]
INFO: [Synth 8-6157] synthesizing module 'ram_camera' [C:/tsoc/Lab9/lab9_pl_camera_verilog/.Xil/Vivado-9352-DESKTOP-T0U5DNL/realtime/ram_camera_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ram_camera' (0#1) [C:/tsoc/Lab9/lab9_pl_camera_verilog/.Xil/Vivado-9352-DESKTOP-T0U5DNL/realtime/ram_camera_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'ram_to_lcd' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/ram_to_lcd.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ram_to_lcd' (0#1) [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/ram_to_lcd.v:23]
INFO: [Synth 8-638] synthesizing module 'camera_i2c' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_i2c.v:18]
INFO: [Synth 8-3491] module 'camera_i2c_rom' declared at 'C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_i2c_rom.v:5' bound to instance 'component_camera_i2c_rom' of component 'camera_i2c_rom' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_i2c.v:67]
INFO: [Synth 8-638] synthesizing module 'camera_i2c_rom' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_i2c_rom.v:17]
INFO: [Synth 8-256] done synthesizing module 'camera_i2c_rom' (0#1) [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_i2c_rom.v:17]
INFO: [Synth 8-3491] module 'camera_i2c_command' declared at 'C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_i2c_command.v:5' bound to instance 'component_camera_i2c_command' of component 'camera_i2c_command' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_i2c.v:78]
INFO: [Synth 8-638] synthesizing module 'camera_i2c_command' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_i2c_command.v:20]
INFO: [Synth 8-256] done synthesizing module 'camera_i2c_command' (0#1) [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_i2c_command.v:20]
INFO: [Synth 8-256] done synthesizing module 'camera_i2c' (0#1) [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_i2c.v:18]
INFO: [Synth 8-6157] synthesizing module 'gaussian_filter' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:2]
INFO: [Synth 8-6157] synthesizing module 'line_bram_wrapper' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/line_bram_wrapper.v:2]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [C:/tsoc/Lab9/lab9_pl_camera_verilog/.Xil/Vivado-9352-DESKTOP-T0U5DNL/realtime/blk_mem_gen_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (0#1) [C:/tsoc/Lab9/lab9_pl_camera_verilog/.Xil/Vivado-9352-DESKTOP-T0U5DNL/realtime/blk_mem_gen_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'line_bram_wrapper' (0#1) [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/line_bram_wrapper.v:2]
INFO: [Synth 8-155] case statement is not full and has no default [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:125]
INFO: [Synth 8-6155] done synthesizing module 'gaussian_filter' (0#1) [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:2]
WARNING: [Synth 8-689] width (4) of port connection 'filter_size_i' does not match port width (1) of module 'gaussian_filter' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/top.v:148]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-6014] Unused sequential element col_idx_calc_reg was removed.  [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:146]
WARNING: [Synth 8-6014] Unused sequential element old_col_idx_reg was removed.  [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:205]
WARNING: [Synth 8-6014] Unused sequential element read_pixel_reg was removed.  [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:227]
WARNING: [Synth 8-7137] Register read_h_base_reg in module gaussian_filter has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:132]
WARNING: [Synth 8-7137] Register read_v_base_reg in module gaussian_filter has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:133]
WARNING: [Synth 8-7137] Register line_idx_calc_reg in module gaussian_filter has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:145]
WARNING: [Synth 8-7137] Register raddr_line_reg[0] in module gaussian_filter has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:60]
WARNING: [Synth 8-7137] Register raddr_line_reg[1] in module gaussian_filter has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:60]
WARNING: [Synth 8-7137] Register raddr_line_reg[2] in module gaussian_filter has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:60]
WARNING: [Synth 8-7137] Register raddr_line_reg[3] in module gaussian_filter has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:60]
WARNING: [Synth 8-7137] Register raddr_line_reg[4] in module gaussian_filter has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:60]
WARNING: [Synth 8-7137] Register raddr_line_reg[5] in module gaussian_filter has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:60]
WARNING: [Synth 8-7137] Register raddr_line_reg[6] in module gaussian_filter has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:60]
WARNING: [Synth 8-7137] Register raddr_line_reg[7] in module gaussian_filter has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:60]
WARNING: [Synth 8-7137] Register raddr_line_reg[8] in module gaussian_filter has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:60]
WARNING: [Synth 8-7137] Register raddr_line_reg[9] in module gaussian_filter has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:60]
WARNING: [Synth 8-7137] Register raddr_line_reg[10] in module gaussian_filter has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:60]
WARNING: [Synth 8-7137] Register raddr_line_reg[11] in module gaussian_filter has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:60]
WARNING: [Synth 8-7137] Register raddr_line_reg[12] in module gaussian_filter has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:60]
WARNING: [Synth 8-7137] Register raddr_line_reg[13] in module gaussian_filter has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:60]
WARNING: [Synth 8-7137] Register raddr_line_reg[14] in module gaussian_filter has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:60]
WARNING: [Synth 8-3917] design top has port TFTLCD_de_out_o driven by constant 1
WARNING: [Synth 8-3917] design top has port TFTLCD_Tpower_o driven by constant 1
WARNING: [Synth 8-7129] Port filter_size_i in module gaussian_filter is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw_i in module camera_to_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port filter_size_switch_i[3] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port filter_size_switch_i[2] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port filter_size_switch_i[1] in module top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 5115.258 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 5134.215 ; gain = 18.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 5134.215 ; gain = 18.957
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.gen/sources_1/ip/ram_camera/ram_camera.dcp' for cell 'RAM_CAMERA'
INFO: [Project 1-454] Reading design checkpoint 'c:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'GAUSS_FILTER_INST/LINE_BRAM[0].line_bram_inst/bram_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.095 . Memory (MB): peak = 5154.133 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 36 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/constrs_1/new/top.xdc]
Finished Parsing XDC File [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/constrs_1/new/top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/constrs_1/new/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 5161.164 ; gain = 45.906
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/utils_1/imports/synth_1/top.dcp with file C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.runs/synth_1/top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Dec 17 17:54:22 2024] Launched synth_1...
Run output will be captured here: C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.runs/synth_1/runme.log
[Tue Dec 17 17:54:22 2024] Launched impl_1...
Run output will be captured here: C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.runs/impl_1/runme.log
ERROR: [Vivado 12-106] *** Exception: java.lang.IllegalStateException: cannot open system clipboard (See C:/tsoc/Lab9/lab9_pl_camera_verilog/vivado_pid9352.debug)
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 5226.684 ; gain = 13.887
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_generator' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/clk_generator.v:1]
INFO: [Synth 8-6155] done synthesizing module 'clk_generator' (0#1) [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/clk_generator.v:1]
INFO: [Synth 8-6157] synthesizing module 'camera_to_ram' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_to_ram.v:23]
INFO: [Synth 8-6155] done synthesizing module 'camera_to_ram' (0#1) [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_to_ram.v:23]
INFO: [Synth 8-6157] synthesizing module 'ram_camera' [C:/tsoc/Lab9/lab9_pl_camera_verilog/.Xil/Vivado-9352-DESKTOP-T0U5DNL/realtime/ram_camera_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ram_camera' (0#1) [C:/tsoc/Lab9/lab9_pl_camera_verilog/.Xil/Vivado-9352-DESKTOP-T0U5DNL/realtime/ram_camera_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'ram_to_lcd' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/ram_to_lcd.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ram_to_lcd' (0#1) [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/ram_to_lcd.v:23]
INFO: [Synth 8-638] synthesizing module 'camera_i2c' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_i2c.v:18]
INFO: [Synth 8-3491] module 'camera_i2c_rom' declared at 'C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_i2c_rom.v:5' bound to instance 'component_camera_i2c_rom' of component 'camera_i2c_rom' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_i2c.v:67]
INFO: [Synth 8-638] synthesizing module 'camera_i2c_rom' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_i2c_rom.v:17]
INFO: [Synth 8-256] done synthesizing module 'camera_i2c_rom' (0#1) [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_i2c_rom.v:17]
INFO: [Synth 8-3491] module 'camera_i2c_command' declared at 'C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_i2c_command.v:5' bound to instance 'component_camera_i2c_command' of component 'camera_i2c_command' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_i2c.v:78]
INFO: [Synth 8-638] synthesizing module 'camera_i2c_command' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_i2c_command.v:20]
INFO: [Synth 8-256] done synthesizing module 'camera_i2c_command' (0#1) [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_i2c_command.v:20]
INFO: [Synth 8-256] done synthesizing module 'camera_i2c' (0#1) [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_i2c.v:18]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/top.v:145]
INFO: [Synth 8-6157] synthesizing module 'gaussian_filter' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:2]
INFO: [Synth 8-6157] synthesizing module 'line_bram_wrapper' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/line_bram_wrapper.v:2]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [C:/tsoc/Lab9/lab9_pl_camera_verilog/.Xil/Vivado-9352-DESKTOP-T0U5DNL/realtime/blk_mem_gen_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (0#1) [C:/tsoc/Lab9/lab9_pl_camera_verilog/.Xil/Vivado-9352-DESKTOP-T0U5DNL/realtime/blk_mem_gen_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'line_bram_wrapper' (0#1) [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/line_bram_wrapper.v:2]
INFO: [Synth 8-155] case statement is not full and has no default [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:120]
INFO: [Synth 8-6155] done synthesizing module 'gaussian_filter' (0#1) [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:2]
ERROR: [Synth 8-448] named port connection 'filter_size_i' does not exist for instance 'GAUSS_FILTER_INST' of module 'gaussian_filter' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/top.v:148]
ERROR: [Synth 8-6156] failed synthesizing module 'top' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 5226.684 ; gain = 13.887
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 5226.684 ; gain = 15.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/utils_1/imports/synth_1/top.dcp with file C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.runs/synth_1/top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Dec 17 18:05:07 2024] Launched synth_1...
Run output will be captured here: C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.runs/synth_1/runme.log
[Tue Dec 17 18:05:07 2024] Launched impl_1...
Run output will be captured here: C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.1
  **** Build date : Apr 18 2022 at 16:02:36
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.1.0
  ****** Build date   : Apr 13 2022-04:12:08
    **** Build number : 2022.1.1649790728
      ** Copyright 2017-2024 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 5226.684 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210249BA9F77
set_property PROGRAM.FILE {C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.runs/impl_1/top.bit} [get_hw_devices xczu3_0]
current_hw_device [get_hw_devices xczu3_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xczu3_0] 0]
INFO: [Labtools 27-1434] Device xczu3 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
current_hw_device [get_hw_devices arm_dap_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices arm_dap_1] 0]
current_hw_device [get_hw_devices xczu3_0]
refresh_hw_device [lindex [get_hw_devices xczu3_0] 0]
INFO: [Labtools 27-1434] Device xczu3 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xczu3_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xczu3_0]
set_property PROGRAM.FILE {C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.runs/impl_1/top.bit} [get_hw_devices xczu3_0]
program_hw_devices [get_hw_devices xczu3_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xczu3_0] 0]
INFO: [Labtools 27-1434] Device xczu3 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
refresh_design
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'source' was cancelled
refresh_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 5229.723 ; gain = 2.027
INFO: [Common 17-344] 'refresh_design' was cancelled
refresh_design
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AIE_NOC_M_AXI' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:128]
INFO: [Synth 8-9937] previous definition of design element 'AIE_NOC_M_AXI' is here [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:128]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AIE_NOC_M_AXIS' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:160]
INFO: [Synth 8-9937] previous definition of design element 'AIE_NOC_M_AXIS' is here [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:160]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AIE_NOC_S_AXI' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:270]
INFO: [Synth 8-9937] previous definition of design element 'AIE_NOC_S_AXI' is here [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:270]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AIE_NOC_S_AXIS' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:302]
INFO: [Synth 8-9937] previous definition of design element 'AIE_NOC_S_AXIS' is here [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:302]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AIE_PL_M_AXIS128' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:322]
INFO: [Synth 8-9937] previous definition of design element 'AIE_PL_M_AXIS128' is here [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:322]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AIE_PL_M_AXIS32' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:342]
INFO: [Synth 8-9937] previous definition of design element 'AIE_PL_M_AXIS32' is here [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:342]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AIE_PL_M_AXIS64' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:362]
INFO: [Synth 8-9937] previous definition of design element 'AIE_PL_M_AXIS64' is here [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:362]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AIE_PL_M_EVENTS' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:372]
INFO: [Synth 8-9937] previous definition of design element 'AIE_PL_M_EVENTS' is here [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:372]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AIE_PL_S_AXIS128' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:392]
INFO: [Synth 8-9937] previous definition of design element 'AIE_PL_S_AXIS128' is here [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:392]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AIE_PL_S_AXIS32' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:412]
INFO: [Synth 8-9937] previous definition of design element 'AIE_PL_S_AXIS32' is here [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:412]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AIE_PL_S_AXIS64' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:432]
INFO: [Synth 8-9937] previous definition of design element 'AIE_PL_S_AXIS64' is here [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:432]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AIE_PL_S_EVENTS' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:442]
INFO: [Synth 8-9937] previous definition of design element 'AIE_PL_S_EVENTS' is here [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:442]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AMS_ADC' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:456]
INFO: [Synth 8-9937] previous definition of design element 'AMS_ADC' is here [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:456]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AMS_DAC' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:470]
INFO: [Synth 8-9937] previous definition of design element 'AMS_DAC' is here [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:470]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AND2' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:482]
INFO: [Synth 8-9937] previous definition of design element 'AND2' is here [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:482]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AND2B1' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:494]
INFO: [Synth 8-9937] previous definition of design element 'AND2B1' is here [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:494]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AND2B1L' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:507]
INFO: [Synth 8-9937] previous definition of design element 'AND2B1L' is here [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:507]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AND2B2' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:518]
INFO: [Synth 8-9937] previous definition of design element 'AND2B2' is here [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:518]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AND3' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:530]
INFO: [Synth 8-9937] previous definition of design element 'AND3' is here [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:530]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AND3B1' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:542]
INFO: [Synth 8-9937] previous definition of design element 'AND3B1' is here [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:542]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AND3B2' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:554]
INFO: [Synth 8-9937] previous definition of design element 'AND3B2' is here [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:554]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AND3B3' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:566]
INFO: [Synth 8-9937] previous definition of design element 'AND3B3' is here [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:566]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AND4' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:579]
INFO: [Synth 8-9937] previous definition of design element 'AND4' is here [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:579]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AND4B1' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:592]
INFO: [Synth 8-9937] previous definition of design element 'AND4B1' is here [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:592]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AND4B2' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:605]
INFO: [Synth 8-9937] previous definition of design element 'AND4B2' is here [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:605]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AND4B3' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:618]
INFO: [Synth 8-9937] previous definition of design element 'AND4B3' is here [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:618]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AND4B4' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:631]
INFO: [Synth 8-9937] previous definition of design element 'AND4B4' is here [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:631]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AND5' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:645]
INFO: [Synth 8-9937] previous definition of design element 'AND5' is here [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:645]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AND5B1' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:659]
INFO: [Synth 8-9937] previous definition of design element 'AND5B1' is here [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:659]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AND5B2' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:673]
INFO: [Synth 8-9937] previous definition of design element 'AND5B2' is here [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:673]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AND5B3' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:687]
INFO: [Synth 8-9937] previous definition of design element 'AND5B3' is here [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:687]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AND5B4' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:701]
INFO: [Synth 8-9937] previous definition of design element 'AND5B4' is here [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:701]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AND5B5' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:715]
INFO: [Synth 8-9937] previous definition of design element 'AND5B5' is here [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:715]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'AUTOBUF' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:726]
INFO: [Synth 8-9937] previous definition of design element 'AUTOBUF' is here [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:726]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BIBUF' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:736]
INFO: [Synth 8-9937] previous definition of design element 'BIBUF' is here [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:736]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BITSLICE_CONTROL' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:880]
INFO: [Synth 8-9937] previous definition of design element 'BITSLICE_CONTROL' is here [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:880]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BSCANE2' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:910]
INFO: [Synth 8-9937] previous definition of design element 'BSCANE2' is here [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:910]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BSCAN_SPARTAN3' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:929]
INFO: [Synth 8-9937] previous definition of design element 'BSCAN_SPARTAN3' is here [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:929]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BSCAN_SPARTAN3A' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:950]
INFO: [Synth 8-9937] previous definition of design element 'BSCAN_SPARTAN3A' is here [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:950]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BSCAN_SPARTAN6' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:970]
INFO: [Synth 8-9937] previous definition of design element 'BSCAN_SPARTAN6' is here [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:970]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BSCAN_VIRTEX4' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:987]
INFO: [Synth 8-9937] previous definition of design element 'BSCAN_VIRTEX4' is here [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:987]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BSCAN_VIRTEX5' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1004]
INFO: [Synth 8-9937] previous definition of design element 'BSCAN_VIRTEX5' is here [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1004]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BSCAN_VIRTEX6' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1025]
INFO: [Synth 8-9937] previous definition of design element 'BSCAN_VIRTEX6' is here [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1025]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BUF' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1035]
INFO: [Synth 8-9937] previous definition of design element 'BUF' is here [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1035]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BUFCE_LEAF' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1050]
INFO: [Synth 8-9937] previous definition of design element 'BUFCE_LEAF' is here [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1050]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BUFCE_ROW' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1065]
INFO: [Synth 8-9937] previous definition of design element 'BUFCE_ROW' is here [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1065]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BUFDIV_LEAF' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1079]
INFO: [Synth 8-9937] previous definition of design element 'BUFDIV_LEAF' is here [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1079]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BUFG' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1089]
INFO: [Synth 8-9937] previous definition of design element 'BUFG' is here [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1089]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BUFGCE' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1106]
INFO: [Synth 8-9937] previous definition of design element 'BUFGCE' is here [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1106]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BUFGCE_1' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1118]
INFO: [Synth 8-9937] previous definition of design element 'BUFGCE_1' is here [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1118]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BUFGCE_DIV' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1140]
INFO: [Synth 8-9937] previous definition of design element 'BUFGCE_DIV' is here [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1140]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BUFGCTRL' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1179]
INFO: [Synth 8-9937] previous definition of design element 'BUFGCTRL' is here [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1179]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BUFGMUX' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1194]
INFO: [Synth 8-9937] previous definition of design element 'BUFGMUX' is here [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1194]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BUFGMUX_1' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1207]
INFO: [Synth 8-9937] previous definition of design element 'BUFGMUX_1' is here [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1207]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BUFGMUX_CTRL' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1221]
INFO: [Synth 8-9937] previous definition of design element 'BUFGMUX_CTRL' is here [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1221]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BUFGMUX_VIRTEX4' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1235]
INFO: [Synth 8-9937] previous definition of design element 'BUFGMUX_VIRTEX4' is here [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1235]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BUFGP' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1245]
INFO: [Synth 8-9937] previous definition of design element 'BUFGP' is here [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1245]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BUFG_FABRIC' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1255]
INFO: [Synth 8-9937] previous definition of design element 'BUFG_FABRIC' is here [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1255]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BUFG_GT' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1277]
INFO: [Synth 8-9937] previous definition of design element 'BUFG_GT' is here [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1277]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BUFG_GT_SYNC' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1293]
INFO: [Synth 8-9937] previous definition of design element 'BUFG_GT_SYNC' is here [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1293]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BUFG_LB' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1303]
INFO: [Synth 8-9937] previous definition of design element 'BUFG_LB' is here [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1303]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BUFG_PS' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1315]
INFO: [Synth 8-9937] previous definition of design element 'BUFG_PS' is here [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1315]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BUFH' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1325]
INFO: [Synth 8-9937] previous definition of design element 'BUFH' is here [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1325]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BUFHCE' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1340]
INFO: [Synth 8-9937] previous definition of design element 'BUFHCE' is here [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1340]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BUFIO' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1350]
INFO: [Synth 8-9937] previous definition of design element 'BUFIO' is here [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1350]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BUFIO2' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1368]
INFO: [Synth 8-9937] previous definition of design element 'BUFIO2' is here [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1368]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BUFIODQS' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1381]
INFO: [Synth 8-9937] previous definition of design element 'BUFIODQS' is here [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1381]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BUFMR' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1391]
INFO: [Synth 8-9937] previous definition of design element 'BUFMR' is here [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1391]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BUFMRCE' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1406]
INFO: [Synth 8-9937] previous definition of design element 'BUFMRCE' is here [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1406]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'BUFR' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1422]
INFO: [Synth 8-9937] previous definition of design element 'BUFR' is here [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1422]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'CAPTUREE2' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1433]
INFO: [Synth 8-9937] previous definition of design element 'CAPTUREE2' is here [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1433]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'CAPTURE_SPARTAN3' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1443]
INFO: [Synth 8-9937] previous definition of design element 'CAPTURE_SPARTAN3' is here [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1443]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'CAPTURE_SPARTAN3A' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1453]
INFO: [Synth 8-9937] previous definition of design element 'CAPTURE_SPARTAN3A' is here [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1453]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'CAPTURE_VIRTEX4' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1463]
INFO: [Synth 8-9937] previous definition of design element 'CAPTURE_VIRTEX4' is here [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1463]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'CAPTURE_VIRTEX5' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1473]
INFO: [Synth 8-9937] previous definition of design element 'CAPTURE_VIRTEX5' is here [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1473]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'CAPTURE_VIRTEX6' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1483]
INFO: [Synth 8-9937] previous definition of design element 'CAPTURE_VIRTEX6' is here [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1483]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'CARRY4' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1501]
INFO: [Synth 8-9937] previous definition of design element 'CARRY4' is here [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1501]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'CARRY8' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1520]
INFO: [Synth 8-9937] previous definition of design element 'CARRY8' is here [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1520]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'CFGLUT5' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1550]
INFO: [Synth 8-9937] previous definition of design element 'CFGLUT5' is here [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1550]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'CLKDLL' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1580]
INFO: [Synth 8-9937] previous definition of design element 'CLKDLL' is here [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1580]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'CLKDLLE' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1612]
INFO: [Synth 8-9937] previous definition of design element 'CLKDLLE' is here [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1612]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'CLKDLLHF' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1636]
INFO: [Synth 8-9937] previous definition of design element 'CLKDLLHF' is here [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1636]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'CMAC' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:2446]
INFO: [Synth 8-9937] previous definition of design element 'CMAC' is here [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:2446]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'CMACE4' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:3362]
INFO: [Synth 8-9937] previous definition of design element 'CMACE4' is here [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:3362]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'CPM' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:6588]
INFO: [Synth 8-9937] previous definition of design element 'CPM' is here [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:6588]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'CPM5' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:17035]
INFO: [Synth 8-9937] previous definition of design element 'CPM5' is here [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:17035]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'CPM_EXT' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:17807]
INFO: [Synth 8-9937] previous definition of design element 'CPM_EXT' is here [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:17807]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'CPM_MAIN' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:21047]
INFO: [Synth 8-9937] previous definition of design element 'CPM_MAIN' is here [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:21047]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'DCIRESET' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:21057]
INFO: [Synth 8-9937] previous definition of design element 'DCIRESET' is here [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:21057]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'DCM' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:21103]
INFO: [Synth 8-9937] previous definition of design element 'DCM' is here [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:21103]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'DCMAC' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:23937]
INFO: [Synth 8-9937] previous definition of design element 'DCMAC' is here [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:23937]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'DCM_ADV' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:24008]
INFO: [Synth 8-9937] previous definition of design element 'DCM_ADV' is here [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:24008]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'DCM_BASE' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:24056]
INFO: [Synth 8-9937] previous definition of design element 'DCM_BASE' is here [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:24056]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'DCM_PS' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:24114]
INFO: [Synth 8-9937] previous definition of design element 'DCM_PS' is here [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:24114]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'DCM_SP' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:24159]
INFO: [Synth 8-9937] previous definition of design element 'DCM_SP' is here [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:24159]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'DDRMC' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:25213]
INFO: [Synth 8-9937] previous definition of design element 'DDRMC' is here [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:25213]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'DDRMC_RIU' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:25261]
INFO: [Synth 8-9937] previous definition of design element 'DDRMC_RIU' is here [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:25261]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'DFE_CFR' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:25402]
INFO: [Synth 8-9937] previous definition of design element 'DFE_CFR' is here [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:25402]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'DFE_DUC_DDC' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:25695]
INFO: [Synth 8-9937] previous definition of design element 'DFE_DUC_DDC' is here [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:25695]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'DFE_FFT' [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:25739]
INFO: [Common 17-14] Message 'Synth 8-9873' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-9937] previous definition of design element 'DFE_FFT' is here [C:/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:25739]
INFO: [Common 17-14] Message 'Synth 8-9937' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 5236.305 ; gain = 6.582
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_generator' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/clk_generator.v:1]
INFO: [Synth 8-6155] done synthesizing module 'clk_generator' (0#1) [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/clk_generator.v:1]
INFO: [Synth 8-6157] synthesizing module 'camera_to_ram' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_to_ram.v:23]
INFO: [Synth 8-6155] done synthesizing module 'camera_to_ram' (0#1) [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_to_ram.v:23]
INFO: [Synth 8-6157] synthesizing module 'ram_camera' [C:/tsoc/Lab9/lab9_pl_camera_verilog/.Xil/Vivado-9352-DESKTOP-T0U5DNL/realtime/ram_camera_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ram_camera' (0#1) [C:/tsoc/Lab9/lab9_pl_camera_verilog/.Xil/Vivado-9352-DESKTOP-T0U5DNL/realtime/ram_camera_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'ram_to_lcd' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/ram_to_lcd.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ram_to_lcd' (0#1) [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/ram_to_lcd.v:23]
INFO: [Synth 8-638] synthesizing module 'camera_i2c' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_i2c.v:18]
INFO: [Synth 8-3491] module 'camera_i2c_rom' declared at 'C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_i2c_rom.v:5' bound to instance 'component_camera_i2c_rom' of component 'camera_i2c_rom' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_i2c.v:67]
INFO: [Synth 8-638] synthesizing module 'camera_i2c_rom' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_i2c_rom.v:17]
INFO: [Synth 8-256] done synthesizing module 'camera_i2c_rom' (0#1) [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_i2c_rom.v:17]
INFO: [Synth 8-3491] module 'camera_i2c_command' declared at 'C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_i2c_command.v:5' bound to instance 'component_camera_i2c_command' of component 'camera_i2c_command' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_i2c.v:78]
INFO: [Synth 8-638] synthesizing module 'camera_i2c_command' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_i2c_command.v:20]
INFO: [Synth 8-256] done synthesizing module 'camera_i2c_command' (0#1) [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_i2c_command.v:20]
INFO: [Synth 8-256] done synthesizing module 'camera_i2c' (0#1) [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_i2c.v:18]
INFO: [Synth 8-6157] synthesizing module 'gaussian_filter' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:2]
INFO: [Synth 8-6157] synthesizing module 'line_bram_wrapper' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/line_bram_wrapper.v:2]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [C:/tsoc/Lab9/lab9_pl_camera_verilog/.Xil/Vivado-9352-DESKTOP-T0U5DNL/realtime/blk_mem_gen_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (0#1) [C:/tsoc/Lab9/lab9_pl_camera_verilog/.Xil/Vivado-9352-DESKTOP-T0U5DNL/realtime/blk_mem_gen_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'line_bram_wrapper' (0#1) [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/line_bram_wrapper.v:2]
INFO: [Synth 8-6155] done synthesizing module 'gaussian_filter' (0#1) [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:2]
WARNING: [Synth 8-689] width (4) of port connection 'filter_size_i' does not match port width (1) of module 'gaussian_filter' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/top.v:148]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-5856] 3D RAM line_shift_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  line_shift_reg 
WARNING: [Synth 8-6014] Unused sequential element sum_r_reg was removed.  [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:224]
WARNING: [Synth 8-6014] Unused sequential element sum_g_reg was removed.  [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:224]
WARNING: [Synth 8-6014] Unused sequential element sum_b_reg was removed.  [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:224]
WARNING: [Synth 8-3917] design top has port TFTLCD_de_out_o driven by constant 1
WARNING: [Synth 8-3917] design top has port TFTLCD_Tpower_o driven by constant 1
WARNING: [Synth 8-7129] Port filter_size_i in module gaussian_filter is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw_i in module camera_to_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port filter_size_switch_i[3] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port filter_size_switch_i[2] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port filter_size_switch_i[1] in module top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 5281.156 ; gain = 51.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 5293.125 ; gain = 63.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 5293.125 ; gain = 63.402
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.gen/sources_1/ip/ram_camera/ram_camera.dcp' for cell 'RAM_CAMERA'
INFO: [Project 1-454] Reading design checkpoint 'c:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'GAUSS_FILTER_INST/LINE_BRAM[0].LINE/bram_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.107 . Memory (MB): peak = 5313.035 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 36 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/constrs_1/new/top.xdc]
Finished Parsing XDC File [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/constrs_1/new/top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/constrs_1/new/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 5313.035 ; gain = 83.312
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/utils_1/imports/synth_1/top.dcp with file C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.runs/synth_1/top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Dec 17 18:18:36 2024] Launched synth_1...
Run output will be captured here: C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.runs/synth_1/runme.log
[Tue Dec 17 18:18:36 2024] Launched impl_1...
Run output will be captured here: C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.1
  **** Build date : Apr 18 2022 at 16:02:36
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.1.0
  ****** Build date   : Apr 13 2022-04:12:08
    **** Build number : 2022.1.1649790728
      ** Copyright 2017-2024 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 5313.035 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210249BA9F77
set_property PROGRAM.FILE {C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.runs/impl_1/top.bit} [get_hw_devices xczu3_0]
current_hw_device [get_hw_devices xczu3_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xczu3_0] 0]
INFO: [Labtools 27-1434] Device xczu3 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
current_hw_device [get_hw_devices arm_dap_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices arm_dap_1] 0]
current_hw_device [get_hw_devices xczu3_0]
set_property PROBES.FILE {} [get_hw_devices xczu3_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xczu3_0]
set_property PROGRAM.FILE {C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.runs/impl_1/top.bit} [get_hw_devices xczu3_0]
program_hw_devices [get_hw_devices xczu3_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xczu3_0] 0]
INFO: [Labtools 27-1434] Device xczu3 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 5313.035 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_generator' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/clk_generator.v:1]
INFO: [Synth 8-6155] done synthesizing module 'clk_generator' (0#1) [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/clk_generator.v:1]
INFO: [Synth 8-6157] synthesizing module 'camera_to_ram' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_to_ram.v:23]
INFO: [Synth 8-6155] done synthesizing module 'camera_to_ram' (0#1) [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_to_ram.v:23]
INFO: [Synth 8-6157] synthesizing module 'ram_camera' [C:/tsoc/Lab9/lab9_pl_camera_verilog/.Xil/Vivado-9352-DESKTOP-T0U5DNL/realtime/ram_camera_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ram_camera' (0#1) [C:/tsoc/Lab9/lab9_pl_camera_verilog/.Xil/Vivado-9352-DESKTOP-T0U5DNL/realtime/ram_camera_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'ram_to_lcd' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/ram_to_lcd.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ram_to_lcd' (0#1) [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/ram_to_lcd.v:23]
INFO: [Synth 8-638] synthesizing module 'camera_i2c' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_i2c.v:18]
INFO: [Synth 8-3491] module 'camera_i2c_rom' declared at 'C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_i2c_rom.v:5' bound to instance 'component_camera_i2c_rom' of component 'camera_i2c_rom' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_i2c.v:67]
INFO: [Synth 8-638] synthesizing module 'camera_i2c_rom' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_i2c_rom.v:17]
INFO: [Synth 8-256] done synthesizing module 'camera_i2c_rom' (0#1) [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_i2c_rom.v:17]
INFO: [Synth 8-3491] module 'camera_i2c_command' declared at 'C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_i2c_command.v:5' bound to instance 'component_camera_i2c_command' of component 'camera_i2c_command' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_i2c.v:78]
INFO: [Synth 8-638] synthesizing module 'camera_i2c_command' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_i2c_command.v:20]
INFO: [Synth 8-256] done synthesizing module 'camera_i2c_command' (0#1) [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_i2c_command.v:20]
INFO: [Synth 8-256] done synthesizing module 'camera_i2c' (0#1) [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_i2c.v:18]
INFO: [Synth 8-6157] synthesizing module 'gaussian_filter' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:2]
INFO: [Synth 8-6157] synthesizing module 'line_bram_wrapper' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/line_bram_wrapper.v:2]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [C:/tsoc/Lab9/lab9_pl_camera_verilog/.Xil/Vivado-9352-DESKTOP-T0U5DNL/realtime/blk_mem_gen_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (0#1) [C:/tsoc/Lab9/lab9_pl_camera_verilog/.Xil/Vivado-9352-DESKTOP-T0U5DNL/realtime/blk_mem_gen_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'line_bram_wrapper' (0#1) [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/line_bram_wrapper.v:2]
INFO: [Synth 8-6155] done synthesizing module 'gaussian_filter' (0#1) [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:2]
WARNING: [Synth 8-689] width (4) of port connection 'filter_size_i' does not match port width (1) of module 'gaussian_filter' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/top.v:148]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-5856] 3D RAM line_shift_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  line_shift_reg 
WARNING: [Synth 8-6014] Unused sequential element sum_r_reg was removed.  [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:224]
WARNING: [Synth 8-6014] Unused sequential element sum_g_reg was removed.  [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:224]
WARNING: [Synth 8-6014] Unused sequential element sum_b_reg was removed.  [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:224]
WARNING: [Synth 8-3848] Net raddr_line in module/entity gaussian_filter does not have driver. [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:48]
WARNING: [Synth 8-3917] design top has port TFTLCD_de_out_o driven by constant 1
WARNING: [Synth 8-3917] design top has port TFTLCD_Tpower_o driven by constant 1
WARNING: [Synth 8-7129] Port filter_size_i in module gaussian_filter is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw_i in module camera_to_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port filter_size_switch_i[3] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port filter_size_switch_i[2] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port filter_size_switch_i[1] in module top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 5313.035 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 5313.035 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 5313.035 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.gen/sources_1/ip/ram_camera/ram_camera.dcp' for cell 'RAM_CAMERA'
INFO: [Project 1-454] Reading design checkpoint 'c:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'GAUSS_FILTER_INST/LINE_BRAM[0].LINE/bram_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 5320.371 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 36 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/constrs_1/new/top.xdc]
Finished Parsing XDC File [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/constrs_1/new/top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/constrs_1/new/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 5320.371 ; gain = 7.336
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/utils_1/imports/synth_1/top.dcp with file C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.runs/synth_1/top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Dec 17 18:37:23 2024] Launched synth_1...
Run output will be captured here: C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.runs/synth_1/runme.log
[Tue Dec 17 18:37:24 2024] Launched impl_1...
Run output will be captured here: C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.1
  **** Build date : Apr 18 2022 at 16:02:36
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.1.0
  ****** Build date   : Apr 13 2022-04:12:08
    **** Build number : 2022.1.1649790728
      ** Copyright 2017-2024 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 5320.371 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210249BA9F77
set_property PROGRAM.FILE {C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.runs/impl_1/top.bit} [get_hw_devices xczu3_0]
current_hw_device [get_hw_devices xczu3_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xczu3_0] 0]
INFO: [Labtools 27-1434] Device xczu3 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
current_hw_device [get_hw_devices arm_dap_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices arm_dap_1] 0]
current_hw_device [get_hw_devices xczu3_0]
set_property PROBES.FILE {} [get_hw_devices xczu3_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xczu3_0]
set_property PROGRAM.FILE {C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.runs/impl_1/top.bit} [get_hw_devices xczu3_0]
program_hw_devices [get_hw_devices xczu3_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xczu3_0] 0]
INFO: [Labtools 27-1434] Device xczu3 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
undo
INFO: [Common 17-17] undo 'set_property PROGRAM.FILE {C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.runs/impl_1/top.bit} [get_hw_devices xczu3_0]'
undo
INFO: [Common 17-17] undo 'set_property FULL_PROBES.FILE {} [get_hw_devices xczu3_0]'
undo
INFO: [Common 17-17] undo 'set_property PROBES.FILE {} [get_hw_devices xczu3_0]'
undo
INFO: [Common 17-17] undo 'set_property PROGRAM.FILE {C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.runs/impl_1/top.bit} [get_hw_devices xczu3_0]'
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/utils_1/imports/synth_1/top.dcp with file C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.runs/synth_1/top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Dec 17 18:49:01 2024] Launched synth_1...
Run output will be captured here: C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.runs/synth_1/runme.log
[Tue Dec 17 18:49:01 2024] Launched impl_1...
Run output will be captured here: C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Dec 17 18:50:28 2024] Launched synth_1...
Run output will be captured here: C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.runs/synth_1/runme.log
[Tue Dec 17 18:50:28 2024] Launched impl_1...
Run output will be captured here: C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xczu3_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xczu3_0]
set_property PROGRAM.FILE {C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.runs/impl_1/top.bit} [get_hw_devices xczu3_0]
program_hw_devices [get_hw_devices xczu3_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xczu3_0] 0]
INFO: [Labtools 27-1434] Device xczu3 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xczu3_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xczu3_0]
set_property PROGRAM.FILE {C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.runs/impl_1/top7x7.bit} [get_hw_devices xczu3_0]
program_hw_devices [get_hw_devices xczu3_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xczu3_0] 0]
INFO: [Labtools 27-1434] Device xczu3 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/utils_1/imports/synth_1/top.dcp with file C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.runs/synth_1/top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Dec 17 18:57:57 2024] Launched synth_1...
Run output will be captured here: C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.runs/synth_1/runme.log
[Tue Dec 17 18:57:57 2024] Launched impl_1...
Run output will be captured here: C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Dec 17 18:59:13 2024] Launched synth_1...
Run output will be captured here: C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.runs/synth_1/runme.log
[Tue Dec 17 18:59:13 2024] Launched impl_1...
Run output will be captured here: C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xczu3_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xczu3_0]
set_property PROGRAM.FILE {C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.runs/impl_1/top.bit} [get_hw_devices xczu3_0]
program_hw_devices [get_hw_devices xczu3_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xczu3_0] 0]
INFO: [Labtools 27-1434] Device xczu3 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xczu3_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xczu3_0]
set_property PROGRAM.FILE {C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.runs/impl_1/top7x7.bit} [get_hw_devices xczu3_0]
program_hw_devices [get_hw_devices xczu3_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 5320.371 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xczu3_0] 0]
INFO: [Labtools 27-1434] Device xczu3 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xczu3_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xczu3_0]
set_property PROGRAM.FILE {C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.runs/impl_1/top3x3.bit} [get_hw_devices xczu3_0]
program_hw_devices [get_hw_devices xczu3_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xczu3_0] 0]
INFO: [Labtools 27-1434] Device xczu3 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
refresh_design
ERROR: [Synth 8-2715] syntax error near start_idx [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:213]
ERROR: [Synth 8-36] 'start_idx' is not declared [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:214]
ERROR: [Synth 8-36] 'end_idx' is not declared [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:215]
ERROR: [Synth 8-36] 'start_idx' is not declared [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:219]
ERROR: [Synth 8-36] 'end_idx' is not declared [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:219]
ERROR: [Synth 8-36] 'start_idx' is not declared [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:219]
ERROR: [Synth 8-36] 'end_idx' is not declared [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:219]
INFO: [Synth 8-8750] module 'gaussian_filter' ignored due to previous errors [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:238]
Failed to read verilog 'C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v'
refresh_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 5320.371 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 5320.371 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_generator' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/clk_generator.v:1]
INFO: [Synth 8-6155] done synthesizing module 'clk_generator' (0#1) [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/clk_generator.v:1]
INFO: [Synth 8-6157] synthesizing module 'camera_to_ram' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_to_ram.v:23]
INFO: [Synth 8-6155] done synthesizing module 'camera_to_ram' (0#1) [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_to_ram.v:23]
INFO: [Synth 8-6157] synthesizing module 'ram_camera' [C:/tsoc/Lab9/lab9_pl_camera_verilog/.Xil/Vivado-9352-DESKTOP-T0U5DNL/realtime/ram_camera_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ram_camera' (0#1) [C:/tsoc/Lab9/lab9_pl_camera_verilog/.Xil/Vivado-9352-DESKTOP-T0U5DNL/realtime/ram_camera_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'ram_to_lcd' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/ram_to_lcd.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ram_to_lcd' (0#1) [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/ram_to_lcd.v:23]
INFO: [Synth 8-638] synthesizing module 'camera_i2c' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_i2c.v:18]
INFO: [Synth 8-3491] module 'camera_i2c_rom' declared at 'C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_i2c_rom.v:5' bound to instance 'component_camera_i2c_rom' of component 'camera_i2c_rom' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_i2c.v:67]
INFO: [Synth 8-638] synthesizing module 'camera_i2c_rom' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_i2c_rom.v:17]
INFO: [Synth 8-256] done synthesizing module 'camera_i2c_rom' (0#1) [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_i2c_rom.v:17]
INFO: [Synth 8-3491] module 'camera_i2c_command' declared at 'C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_i2c_command.v:5' bound to instance 'component_camera_i2c_command' of component 'camera_i2c_command' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_i2c.v:78]
INFO: [Synth 8-638] synthesizing module 'camera_i2c_command' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_i2c_command.v:20]
INFO: [Synth 8-256] done synthesizing module 'camera_i2c_command' (0#1) [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_i2c_command.v:20]
INFO: [Synth 8-256] done synthesizing module 'camera_i2c' (0#1) [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_i2c.v:18]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/top.v:145]
INFO: [Synth 8-6157] synthesizing module 'gaussian_filter' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:2]
INFO: [Synth 8-6157] synthesizing module 'line_bram_wrapper' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/line_bram_wrapper.v:2]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [C:/tsoc/Lab9/lab9_pl_camera_verilog/.Xil/Vivado-9352-DESKTOP-T0U5DNL/realtime/blk_mem_gen_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (0#1) [C:/tsoc/Lab9/lab9_pl_camera_verilog/.Xil/Vivado-9352-DESKTOP-T0U5DNL/realtime/blk_mem_gen_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'line_bram_wrapper' (0#1) [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/line_bram_wrapper.v:2]
INFO: [Synth 8-6155] done synthesizing module 'gaussian_filter' (0#1) [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:2]
ERROR: [Synth 8-448] named port connection 'filter_size_i' does not exist for instance 'GAUSS_FILTER_INST' of module 'gaussian_filter' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/top.v:148]
WARNING: [Synth 8-689] width (16) of port connection 'pixel_in_i' does not match port width (4) of module 'gaussian_filter' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/top.v:149]
ERROR: [Synth 8-6156] failed synthesizing module 'top' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 5320.371 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 5320.371 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210249BA9F77
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 5320.371 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_generator' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/clk_generator.v:1]
INFO: [Synth 8-6155] done synthesizing module 'clk_generator' (0#1) [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/clk_generator.v:1]
INFO: [Synth 8-6157] synthesizing module 'camera_to_ram' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_to_ram.v:23]
INFO: [Synth 8-6155] done synthesizing module 'camera_to_ram' (0#1) [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_to_ram.v:23]
INFO: [Synth 8-6157] synthesizing module 'ram_camera' [C:/tsoc/Lab9/lab9_pl_camera_verilog/.Xil/Vivado-9352-DESKTOP-T0U5DNL/realtime/ram_camera_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ram_camera' (0#1) [C:/tsoc/Lab9/lab9_pl_camera_verilog/.Xil/Vivado-9352-DESKTOP-T0U5DNL/realtime/ram_camera_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'ram_to_lcd' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/ram_to_lcd.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ram_to_lcd' (0#1) [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/ram_to_lcd.v:23]
INFO: [Synth 8-638] synthesizing module 'camera_i2c' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_i2c.v:18]
INFO: [Synth 8-3491] module 'camera_i2c_rom' declared at 'C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_i2c_rom.v:5' bound to instance 'component_camera_i2c_rom' of component 'camera_i2c_rom' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_i2c.v:67]
INFO: [Synth 8-638] synthesizing module 'camera_i2c_rom' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_i2c_rom.v:17]
INFO: [Synth 8-256] done synthesizing module 'camera_i2c_rom' (0#1) [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_i2c_rom.v:17]
INFO: [Synth 8-3491] module 'camera_i2c_command' declared at 'C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_i2c_command.v:5' bound to instance 'component_camera_i2c_command' of component 'camera_i2c_command' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_i2c.v:78]
INFO: [Synth 8-638] synthesizing module 'camera_i2c_command' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_i2c_command.v:20]
INFO: [Synth 8-256] done synthesizing module 'camera_i2c_command' (0#1) [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_i2c_command.v:20]
INFO: [Synth 8-256] done synthesizing module 'camera_i2c' (0#1) [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_i2c.v:18]
INFO: [Synth 8-6157] synthesizing module 'gaussian_filter' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:2]
INFO: [Synth 8-6157] synthesizing module 'line_bram_wrapper' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/line_bram_wrapper.v:2]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [C:/tsoc/Lab9/lab9_pl_camera_verilog/.Xil/Vivado-9352-DESKTOP-T0U5DNL/realtime/blk_mem_gen_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (0#1) [C:/tsoc/Lab9/lab9_pl_camera_verilog/.Xil/Vivado-9352-DESKTOP-T0U5DNL/realtime/blk_mem_gen_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'line_bram_wrapper' (0#1) [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/line_bram_wrapper.v:2]
INFO: [Synth 8-6155] done synthesizing module 'gaussian_filter' (0#1) [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:2]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-5856] 3D RAM line_shift_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  line_shift_reg 
WARNING: [Synth 8-6014] Unused sequential element sum_r_reg was removed.  [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:210]
WARNING: [Synth 8-6014] Unused sequential element sum_g_reg was removed.  [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:210]
WARNING: [Synth 8-6014] Unused sequential element sum_b_reg was removed.  [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:210]
WARNING: [Synth 8-6014] Unused sequential element start_idx_reg was removed.  [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:211]
WARNING: [Synth 8-6014] Unused sequential element end_idx_reg was removed.  [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:212]
WARNING: [Synth 8-3917] design top has port TFTLCD_de_out_o driven by constant 1
WARNING: [Synth 8-3917] design top has port TFTLCD_Tpower_o driven by constant 1
WARNING: [Synth 8-7129] Port sw_i in module camera_to_ram is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 5320.371 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 5328.277 ; gain = 7.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 5328.277 ; gain = 7.906
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.gen/sources_1/ip/ram_camera/ram_camera.dcp' for cell 'RAM_CAMERA'
INFO: [Project 1-454] Reading design checkpoint 'c:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'GAUSS_FILTER_INST/LINE_BRAM[0].LINE/bram_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.086 . Memory (MB): peak = 5347.234 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 36 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/constrs_1/new/top.xdc]
Finished Parsing XDC File [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/constrs_1/new/top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/constrs_1/new/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 5347.234 ; gain = 26.863
update_compile_order -fileset sources_1
set_property source_mgmt_mode DisplayOnly [current_project]
close_design
export_ip_user_files -of_objects  [get_files C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/seven_segment_display.v] -no_script -reset -force -quiet
remove_files  C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/seven_segment_display.v
set_property top top [current_fileset]
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/utils_1/imports/synth_1/top.dcp with file C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.runs/synth_1/top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Dec 17 19:42:56 2024] Launched synth_1...
Run output will be captured here: C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.runs/synth_1/runme.log
[Tue Dec 17 19:42:56 2024] Launched impl_1...
Run output will be captured here: C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.runs/impl_1/runme.log
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Labtools 27-2058] connect_hw_server command cancelled.
connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:01:12 . Memory (MB): peak = 5349.793 ; gain = 0.000
INFO: [Common 17-344] 'connect_hw_server' was cancelled
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.1
  **** Build date : Apr 18 2022 at 16:02:36
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.1.0
  ****** Build date   : Apr 13 2022-04:12:08
    **** Build number : 2022.1.1649790728
      ** Copyright 2017-2024 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 5349.793 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210249BA9F77
set_property PROGRAM.FILE {C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.runs/impl_1/top3x3.bit} [get_hw_devices xczu3_0]
current_hw_device [get_hw_devices xczu3_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xczu3_0] 0]
INFO: [Labtools 27-1435] Device xczu3 (JTAG device index = 0) is not programmed (DONE status = 0).
current_hw_device [get_hw_devices arm_dap_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices arm_dap_1] 0]
current_hw_device [get_hw_devices xczu3_0]
set_property PROBES.FILE {} [get_hw_devices xczu3_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xczu3_0]
set_property PROGRAM.FILE {C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.runs/impl_1/top.bit} [get_hw_devices xczu3_0]
program_hw_devices [get_hw_devices xczu3_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xczu3_0] 0]
INFO: [Labtools 27-1434] Device xczu3 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xczu3_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xczu3_0]
set_property PROGRAM.FILE {C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.runs/impl_1/top7x7.bit} [get_hw_devices xczu3_0]
program_hw_devices [get_hw_devices xczu3_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xczu3_0] 0]
INFO: [Labtools 27-1434] Device xczu3 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xczu3_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xczu3_0]
set_property PROGRAM.FILE {C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.runs/impl_1/top1x1.bit} [get_hw_devices xczu3_0]
program_hw_devices [get_hw_devices xczu3_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xczu3_0] 0]
INFO: [Labtools 27-1434] Device xczu3 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xczu3_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xczu3_0]
set_property PROGRAM.FILE {C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.runs/impl_1/top3x3.bit} [get_hw_devices xczu3_0]
program_hw_devices [get_hw_devices xczu3_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xczu3_0] 0]
INFO: [Labtools 27-1434] Device xczu3 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/utils_1/imports/synth_1/top.dcp with file C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.runs/synth_1/top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Dec 17 19:52:45 2024] Launched synth_1...
Run output will be captured here: C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.runs/synth_1/runme.log
[Tue Dec 17 19:52:45 2024] Launched impl_1...
Run output will be captured here: C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xczu3_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xczu3_0]
set_property PROGRAM.FILE {C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.runs/impl_1/top.bit} [get_hw_devices xczu3_0]
program_hw_devices [get_hw_devices xczu3_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xczu3_0] 0]
INFO: [Labtools 27-1434] Device xczu3 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xczu3eg-sbva484-1-e
Top: top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 5349.793 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_generator' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/clk_generator.v:1]
INFO: [Synth 8-6155] done synthesizing module 'clk_generator' (0#1) [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/clk_generator.v:1]
INFO: [Synth 8-6157] synthesizing module 'camera_to_ram' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_to_ram.v:23]
INFO: [Synth 8-6155] done synthesizing module 'camera_to_ram' (0#1) [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_to_ram.v:23]
INFO: [Synth 8-6157] synthesizing module 'ram_camera' [C:/tsoc/Lab9/lab9_pl_camera_verilog/.Xil/Vivado-9352-DESKTOP-T0U5DNL/realtime/ram_camera_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ram_camera' (0#1) [C:/tsoc/Lab9/lab9_pl_camera_verilog/.Xil/Vivado-9352-DESKTOP-T0U5DNL/realtime/ram_camera_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'ram_to_lcd' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/ram_to_lcd.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ram_to_lcd' (0#1) [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/ram_to_lcd.v:23]
INFO: [Synth 8-638] synthesizing module 'camera_i2c' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_i2c.v:18]
INFO: [Synth 8-3491] module 'camera_i2c_rom' declared at 'C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_i2c_rom.v:5' bound to instance 'component_camera_i2c_rom' of component 'camera_i2c_rom' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_i2c.v:67]
INFO: [Synth 8-638] synthesizing module 'camera_i2c_rom' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_i2c_rom.v:17]
INFO: [Synth 8-256] done synthesizing module 'camera_i2c_rom' (0#1) [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_i2c_rom.v:17]
INFO: [Synth 8-3491] module 'camera_i2c_command' declared at 'C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_i2c_command.v:5' bound to instance 'component_camera_i2c_command' of component 'camera_i2c_command' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_i2c.v:78]
INFO: [Synth 8-638] synthesizing module 'camera_i2c_command' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_i2c_command.v:20]
INFO: [Synth 8-256] done synthesizing module 'camera_i2c_command' (0#1) [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_i2c_command.v:20]
INFO: [Synth 8-256] done synthesizing module 'camera_i2c' (0#1) [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_i2c.v:18]
INFO: [Synth 8-6157] synthesizing module 'gaussian_filter' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:2]
INFO: [Synth 8-6157] synthesizing module 'line_bram_wrapper' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/line_bram_wrapper.v:2]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [C:/tsoc/Lab9/lab9_pl_camera_verilog/.Xil/Vivado-9352-DESKTOP-T0U5DNL/realtime/blk_mem_gen_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (0#1) [C:/tsoc/Lab9/lab9_pl_camera_verilog/.Xil/Vivado-9352-DESKTOP-T0U5DNL/realtime/blk_mem_gen_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'line_bram_wrapper' (0#1) [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/line_bram_wrapper.v:2]
INFO: [Synth 8-6155] done synthesizing module 'gaussian_filter' (0#1) [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:2]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-5856] 3D RAM line_shift_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  line_shift_reg 
WARNING: [Synth 8-6014] Unused sequential element sum_r_reg was removed.  [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:190]
WARNING: [Synth 8-6014] Unused sequential element sum_g_reg was removed.  [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:190]
WARNING: [Synth 8-6014] Unused sequential element sum_b_reg was removed.  [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:190]
WARNING: [Synth 8-3917] design top has port TFTLCD_de_out_o driven by constant 1
WARNING: [Synth 8-3917] design top has port TFTLCD_Tpower_o driven by constant 1
WARNING: [Synth 8-7129] Port sw_i in module camera_to_ram is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 5349.793 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 5349.793 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 5349.793 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.gen/sources_1/ip/ram_camera/ram_camera.dcp' for cell 'RAM_CAMERA'
INFO: [Project 1-454] Reading design checkpoint 'c:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'GAUSS_FILTER_INST/LINE_BRAM[0].LINE/bram_inst'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.104 . Memory (MB): peak = 5349.793 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 36 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/constrs_1/new/top.xdc]
Finished Parsing XDC File [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/constrs_1/new/top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/constrs_1/new/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 5349.793 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 5349.793 ; gain = 0.000
32 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 5349.793 ; gain = 0.000
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 5381.234 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_generator' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/clk_generator.v:1]
INFO: [Synth 8-6155] done synthesizing module 'clk_generator' (0#1) [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/clk_generator.v:1]
INFO: [Synth 8-6157] synthesizing module 'camera_to_ram' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_to_ram.v:23]
INFO: [Synth 8-6155] done synthesizing module 'camera_to_ram' (0#1) [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_to_ram.v:23]
INFO: [Synth 8-6157] synthesizing module 'ram_camera' [C:/tsoc/Lab9/lab9_pl_camera_verilog/.Xil/Vivado-9352-DESKTOP-T0U5DNL/realtime/ram_camera_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ram_camera' (0#1) [C:/tsoc/Lab9/lab9_pl_camera_verilog/.Xil/Vivado-9352-DESKTOP-T0U5DNL/realtime/ram_camera_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'ram_to_lcd' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/ram_to_lcd.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ram_to_lcd' (0#1) [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/ram_to_lcd.v:23]
INFO: [Synth 8-638] synthesizing module 'camera_i2c' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_i2c.v:18]
INFO: [Synth 8-3491] module 'camera_i2c_rom' declared at 'C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_i2c_rom.v:5' bound to instance 'component_camera_i2c_rom' of component 'camera_i2c_rom' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_i2c.v:67]
INFO: [Synth 8-638] synthesizing module 'camera_i2c_rom' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_i2c_rom.v:17]
INFO: [Synth 8-256] done synthesizing module 'camera_i2c_rom' (0#1) [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_i2c_rom.v:17]
INFO: [Synth 8-3491] module 'camera_i2c_command' declared at 'C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_i2c_command.v:5' bound to instance 'component_camera_i2c_command' of component 'camera_i2c_command' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_i2c.v:78]
INFO: [Synth 8-638] synthesizing module 'camera_i2c_command' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_i2c_command.v:20]
INFO: [Synth 8-256] done synthesizing module 'camera_i2c_command' (0#1) [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_i2c_command.v:20]
INFO: [Synth 8-256] done synthesizing module 'camera_i2c' (0#1) [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/camera_i2c.v:18]
INFO: [Synth 8-6157] synthesizing module 'gaussian_filter' [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:2]
INFO: [Synth 8-6155] done synthesizing module 'gaussian_filter' (0#1) [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:2]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-5856] 3D RAM line_shift_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  line_shift_reg 
WARNING: [Synth 8-6014] Unused sequential element sum_r_reg was removed.  [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:74]
WARNING: [Synth 8-6014] Unused sequential element sum_g_reg was removed.  [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:74]
WARNING: [Synth 8-6014] Unused sequential element sum_b_reg was removed.  [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/sources_1/new/gaussian_filter.v:74]
WARNING: [Synth 8-3917] design top has port TFTLCD_de_out_o driven by constant 1
WARNING: [Synth 8-3917] design top has port TFTLCD_Tpower_o driven by constant 1
WARNING: [Synth 8-7129] Port h_count_i[15] in module gaussian_filter is either unconnected or has no load
WARNING: [Synth 8-7129] Port h_count_i[14] in module gaussian_filter is either unconnected or has no load
WARNING: [Synth 8-7129] Port h_count_i[13] in module gaussian_filter is either unconnected or has no load
WARNING: [Synth 8-7129] Port h_count_i[12] in module gaussian_filter is either unconnected or has no load
WARNING: [Synth 8-7129] Port h_count_i[11] in module gaussian_filter is either unconnected or has no load
WARNING: [Synth 8-7129] Port h_count_i[10] in module gaussian_filter is either unconnected or has no load
WARNING: [Synth 8-7129] Port h_count_i[9] in module gaussian_filter is either unconnected or has no load
WARNING: [Synth 8-7129] Port h_count_i[8] in module gaussian_filter is either unconnected or has no load
WARNING: [Synth 8-7129] Port h_count_i[7] in module gaussian_filter is either unconnected or has no load
WARNING: [Synth 8-7129] Port h_count_i[6] in module gaussian_filter is either unconnected or has no load
WARNING: [Synth 8-7129] Port h_count_i[5] in module gaussian_filter is either unconnected or has no load
WARNING: [Synth 8-7129] Port h_count_i[4] in module gaussian_filter is either unconnected or has no load
WARNING: [Synth 8-7129] Port h_count_i[3] in module gaussian_filter is either unconnected or has no load
WARNING: [Synth 8-7129] Port h_count_i[2] in module gaussian_filter is either unconnected or has no load
WARNING: [Synth 8-7129] Port h_count_i[1] in module gaussian_filter is either unconnected or has no load
WARNING: [Synth 8-7129] Port h_count_i[0] in module gaussian_filter is either unconnected or has no load
WARNING: [Synth 8-7129] Port v_count_i[15] in module gaussian_filter is either unconnected or has no load
WARNING: [Synth 8-7129] Port v_count_i[14] in module gaussian_filter is either unconnected or has no load
WARNING: [Synth 8-7129] Port v_count_i[13] in module gaussian_filter is either unconnected or has no load
WARNING: [Synth 8-7129] Port v_count_i[12] in module gaussian_filter is either unconnected or has no load
WARNING: [Synth 8-7129] Port v_count_i[11] in module gaussian_filter is either unconnected or has no load
WARNING: [Synth 8-7129] Port v_count_i[10] in module gaussian_filter is either unconnected or has no load
WARNING: [Synth 8-7129] Port v_count_i[9] in module gaussian_filter is either unconnected or has no load
WARNING: [Synth 8-7129] Port v_count_i[8] in module gaussian_filter is either unconnected or has no load
WARNING: [Synth 8-7129] Port v_count_i[7] in module gaussian_filter is either unconnected or has no load
WARNING: [Synth 8-7129] Port v_count_i[6] in module gaussian_filter is either unconnected or has no load
WARNING: [Synth 8-7129] Port v_count_i[5] in module gaussian_filter is either unconnected or has no load
WARNING: [Synth 8-7129] Port v_count_i[4] in module gaussian_filter is either unconnected or has no load
WARNING: [Synth 8-7129] Port v_count_i[3] in module gaussian_filter is either unconnected or has no load
WARNING: [Synth 8-7129] Port v_count_i[2] in module gaussian_filter is either unconnected or has no load
WARNING: [Synth 8-7129] Port v_count_i[1] in module gaussian_filter is either unconnected or has no load
WARNING: [Synth 8-7129] Port v_count_i[0] in module gaussian_filter is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw_i in module camera_to_ram is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 5381.234 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 5381.234 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 5381.234 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.gen/sources_1/ip/ram_camera/ram_camera.dcp' for cell 'RAM_CAMERA'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.100 . Memory (MB): peak = 5397.234 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 36 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/constrs_1/new/top.xdc]
Finished Parsing XDC File [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/constrs_1/new/top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/constrs_1/new/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 5397.234 ; gain = 16.000
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.srcs/utils_1/imports/synth_1/top.dcp with file C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.runs/synth_1/top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Dec 17 20:20:07 2024] Launched synth_1...
Run output will be captured here: C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.runs/synth_1/runme.log
[Tue Dec 17 20:20:07 2024] Launched impl_1...
Run output will be captured here: C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xczu3_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xczu3_0]
set_property PROGRAM.FILE {C:/tsoc/Lab9/lab9_pl_camera_verilog/lab9_pl_camera_verilog.runs/impl_1/top.bit} [get_hw_devices xczu3_0]
program_hw_devices [get_hw_devices xczu3_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xczu3_0] 0]
INFO: [Labtools 27-1434] Device xczu3 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
exit
INFO: [Common 17-206] Exiting Vivado at Tue Dec 17 20:32:37 2024...
