{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1481326528400 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1481326528408 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 09 15:35:28 2016 " "Processing started: Fri Dec 09 15:35:28 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1481326528408 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1481326528408 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1481326528409 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 1 0 "Quartus II" 0 -1 1481326528957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "write_back.sv 1 1 " "Found 1 design units, including 1 entities, in source file write_back.sv" { { "Info" "ISGN_ENTITY_NAME" "1 write_back " "Found entity 1: write_back" {  } { { "write_back.sv" "" { Text "C:/Users/Andrew Hartman/cse469/lab4/write_back.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481326529041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481326529041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 2 2 " "Found 2 design units, including 2 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.sv" "" { Text "C:/Users/Andrew Hartman/cse469/lab4/top.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481326529047 ""} { "Info" "ISGN_ENTITY_NAME" "2 top_testbench " "Found entity 2: top_testbench" {  } { { "top.sv" "" { Text "C:/Users/Andrew Hartman/cse469/lab4/top.sv" 105 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481326529047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481326529047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extender.sv 1 1 " "Found 1 design units, including 1 entities, in source file sign_extender.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extender " "Found entity 1: sign_extender" {  } { { "sign_extender.sv" "" { Text "C:/Users/Andrew Hartman/cse469/lab4/sign_extender.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481326529052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481326529052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.sv 1 1 " "Found 1 design units, including 1 entities, in source file register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.sv" "" { Text "C:/Users/Andrew Hartman/cse469/lab4/register.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481326529055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481326529055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "C:/Users/Andrew Hartman/cse469/lab4/regfile.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481326529058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481326529058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file program_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "program_counter.sv" "" { Text "C:/Users/Andrew Hartman/cse469/lab4/program_counter.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481326529066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481326529066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux32_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux32_1 " "Found entity 1: mux32_1" {  } { { "mux32_1.sv" "" { Text "C:/Users/Andrew Hartman/cse469/lab4/mux32_1.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481326529070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481326529070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux8_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux8_1 " "Found entity 1: mux8_1" {  } { { "mux8_1.sv" "" { Text "C:/Users/Andrew Hartman/cse469/lab4/mux8_1.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481326529076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481326529076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "mux2_1.sv" "" { Text "C:/Users/Andrew Hartman/cse469/lab4/mux2_1.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481326529082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481326529082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.sv" "" { Text "C:/Users/Andrew Hartman/cse469/lab4/memory.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481326529086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481326529086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "math.sv 4 4 " "Found 4 design units, including 4 entities, in source file math.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mult " "Found entity 1: mult" {  } { { "math.sv" "" { Text "C:/Users/Andrew Hartman/cse469/lab4/math.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481326529090 ""} { "Info" "ISGN_ENTITY_NAME" "2 shifter " "Found entity 2: shifter" {  } { { "math.sv" "" { Text "C:/Users/Andrew Hartman/cse469/lab4/math.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481326529090 ""} { "Info" "ISGN_ENTITY_NAME" "3 shifter_testbench " "Found entity 3: shifter_testbench" {  } { { "math.sv" "" { Text "C:/Users/Andrew Hartman/cse469/lab4/math.sv" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481326529090 ""} { "Info" "ISGN_ENTITY_NAME" "4 mult_testbench " "Found entity 4: mult_testbench" {  } { { "math.sv" "" { Text "C:/Users/Andrew Hartman/cse469/lab4/math.sv" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481326529090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481326529090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructmem.sv 2 2 " "Found 2 design units, including 2 entities, in source file instructmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructmem " "Found entity 1: instructmem" {  } { { "instructmem.sv" "" { Text "C:/Users/Andrew Hartman/cse469/lab4/instructmem.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481326529093 ""} { "Info" "ISGN_ENTITY_NAME" "2 instructmem_testbench " "Found entity 2: instructmem_testbench" {  } { { "instructmem.sv" "" { Text "C:/Users/Andrew Hartman/cse469/lab4/instructmem.sv" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481326529093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481326529093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruct_fetch.sv 1 1 " "Found 1 design units, including 1 entities, in source file instruct_fetch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instruct_fetch " "Found entity 1: instruct_fetch" {  } { { "instruct_fetch.sv" "" { Text "C:/Users/Andrew Hartman/cse469/lab4/instruct_fetch.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481326529099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481326529099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruct_decode.sv 1 1 " "Found 1 design units, including 1 entities, in source file instruct_decode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instruct_decode " "Found entity 1: instruct_decode" {  } { { "instruct_decode.sv" "" { Text "C:/Users/Andrew Hartman/cse469/lab4/instruct_decode.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481326529103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481326529103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazard_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file hazard_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hazard_controller " "Found entity 1: hazard_controller" {  } { { "hazard_controller.sv" "" { Text "C:/Users/Andrew Hartman/cse469/lab4/hazard_controller.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481326529107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481326529107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execution.sv 1 1 " "Found 1 design units, including 1 entities, in source file execution.sv" { { "Info" "ISGN_ENTITY_NAME" "1 execution " "Found entity 1: execution" {  } { { "execution.sv" "" { Text "C:/Users/Andrew Hartman/cse469/lab4/execution.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481326529111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481326529111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec5_32.sv 1 1 " "Found 1 design units, including 1 entities, in source file dec5_32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dec5_32 " "Found entity 1: dec5_32" {  } { { "dec5_32.sv" "" { Text "C:/Users/Andrew Hartman/cse469/lab4/dec5_32.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481326529114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481326529114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec3_8.sv 1 1 " "Found 1 design units, including 1 entities, in source file dec3_8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dec3_8 " "Found entity 1: dec3_8" {  } { { "dec3_8.sv" "" { Text "C:/Users/Andrew Hartman/cse469/lab4/dec3_8.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481326529119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481326529119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec2_4.sv 1 1 " "Found 1 design units, including 1 entities, in source file dec2_4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dec2_4 " "Found entity 1: dec2_4" {  } { { "dec2_4.sv" "" { Text "C:/Users/Andrew Hartman/cse469/lab4/dec2_4.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481326529122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481326529122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem.sv 2 2 " "Found 2 design units, including 2 entities, in source file datamem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datamem " "Found entity 1: datamem" {  } { { "datamem.sv" "" { Text "C:/Users/Andrew Hartman/cse469/lab4/datamem.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481326529125 ""} { "Info" "ISGN_ENTITY_NAME" "2 datamem_testbench " "Found entity 2: datamem_testbench" {  } { { "datamem.sv" "" { Text "C:/Users/Andrew Hartman/cse469/lab4/datamem.sv" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481326529125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481326529125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff_en.sv 1 1 " "Found 1 design units, including 1 entities, in source file d_ff_en.sv" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF_EN " "Found entity 1: D_FF_EN" {  } { { "D_FF_EN.sv" "" { Text "C:/Users/Andrew Hartman/cse469/lab4/D_FF_EN.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481326529129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481326529129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff.sv 1 1 " "Found 1 design units, including 1 entities, in source file d_ff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF " "Found entity 1: D_FF" {  } { { "D_FF.sv" "" { Text "C:/Users/Andrew Hartman/cse469/lab4/D_FF.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481326529133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481326529133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.sv" "" { Text "C:/Users/Andrew Hartman/cse469/lab4/controller.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481326529137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481326529137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_slice.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_slice.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_slice " "Found entity 1: alu_slice" {  } { { "alu_slice.sv" "" { Text "C:/Users/Andrew Hartman/cse469/lab4/alu_slice.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481326529140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481326529140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/Users/Andrew Hartman/cse469/lab4/alu.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481326529143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481326529143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "all_zero.sv 1 1 " "Found 1 design units, including 1 entities, in source file all_zero.sv" { { "Info" "ISGN_ENTITY_NAME" "1 all_zero " "Found entity 1: all_zero" {  } { { "all_zero.sv" "" { Text "C:/Users/Andrew Hartman/cse469/lab4/all_zero.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481326529146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481326529146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_slice.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder_slice.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder_slice " "Found entity 1: adder_slice" {  } { { "adder_slice.sv" "" { Text "C:/Users/Andrew Hartman/cse469/lab4/adder_slice.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481326529150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481326529150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.sv" "" { Text "C:/Users/Andrew Hartman/cse469/lab4/adder.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481326529154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481326529154 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1481326529285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard_controller hazard_controller:hazard_controller " "Elaborating entity \"hazard_controller\" for hierarchy \"hazard_controller:hazard_controller\"" {  } { { "top.sv" "hazard_controller" { Text "C:/Users/Andrew Hartman/cse469/lab4/top.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481326529288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruct_fetch instruct_fetch:instruct_fetch " "Elaborating entity \"instruct_fetch\" for hierarchy \"instruct_fetch:instruct_fetch\"" {  } { { "top.sv" "instruct_fetch" { Text "C:/Users/Andrew Hartman/cse469/lab4/top.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481326529290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder instruct_fetch:instruct_fetch\|adder:inc_calc " "Elaborating entity \"adder\" for hierarchy \"instruct_fetch:instruct_fetch\|adder:inc_calc\"" {  } { { "instruct_fetch.sv" "inc_calc" { Text "C:/Users/Andrew Hartman/cse469/lab4/instruct_fetch.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481326529293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_slice instruct_fetch:instruct_fetch\|adder:inc_calc\|adder_slice:adder_loop\[0\].adder_slice " "Elaborating entity \"adder_slice\" for hierarchy \"instruct_fetch:instruct_fetch\|adder:inc_calc\|adder_slice:adder_loop\[0\].adder_slice\"" {  } { { "adder.sv" "adder_loop\[0\].adder_slice" { Text "C:/Users/Andrew Hartman/cse469/lab4/adder.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481326529296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 instruct_fetch:instruct_fetch\|mux2_1:addr_sel_mux " "Elaborating entity \"mux2_1\" for hierarchy \"instruct_fetch:instruct_fetch\|mux2_1:addr_sel_mux\"" {  } { { "instruct_fetch.sv" "addr_sel_mux" { Text "C:/Users/Andrew Hartman/cse469/lab4/instruct_fetch.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481326529325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter instruct_fetch:instruct_fetch\|program_counter:PC " "Elaborating entity \"program_counter\" for hierarchy \"instruct_fetch:instruct_fetch\|program_counter:PC\"" {  } { { "instruct_fetch.sv" "PC" { Text "C:/Users/Andrew Hartman/cse469/lab4/instruct_fetch.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481326529327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF instruct_fetch:instruct_fetch\|program_counter:PC\|D_FF:D_FF_loop\[0\].address_state " "Elaborating entity \"D_FF\" for hierarchy \"instruct_fetch:instruct_fetch\|program_counter:PC\|D_FF:D_FF_loop\[0\].address_state\"" {  } { { "program_counter.sv" "D_FF_loop\[0\].address_state" { Text "C:/Users/Andrew Hartman/cse469/lab4/program_counter.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481326529329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructmem instruct_fetch:instruct_fetch\|instructmem:IMEM " "Elaborating entity \"instructmem\" for hierarchy \"instruct_fetch:instruct_fetch\|instructmem:IMEM\"" {  } { { "instruct_fetch.sv" "IMEM" { Text "C:/Users/Andrew Hartman/cse469/lab4/instruct_fetch.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481326529359 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Read instructmem.sv(60) " "Verilog HDL Display System Task info at instructmem.sv(60): Read" {  } { { "instructmem.sv" "" { Text "C:/Users/Andrew Hartman/cse469/lab4/instructmem.sv" 60 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1481326529360 "|top|instruct_fetch:instruct_fetch|instructmem:IMEM"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "instruction instructmem.sv(23) " "Output port \"instruction\" at instructmem.sv(23) has no driver" {  } { { "instructmem.sv" "" { Text "C:/Users/Andrew Hartman/cse469/lab4/instructmem.sv" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 1 0 "Quartus II" 0 -1 1481326529361 "|top|instruct_fetch:instruct_fetch|instructmem:IMEM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruct_decode instruct_decode:instruct_decode " "Elaborating entity \"instruct_decode\" for hierarchy \"instruct_decode:instruct_decode\"" {  } { { "top.sv" "instruct_decode" { Text "C:/Users/Andrew Hartman/cse469/lab4/top.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481326529402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extender instruct_decode:instruct_decode\|sign_extender:cond_addr_exr " "Elaborating entity \"sign_extender\" for hierarchy \"instruct_decode:instruct_decode\|sign_extender:cond_addr_exr\"" {  } { { "instruct_decode.sv" "cond_addr_exr" { Text "C:/Users/Andrew Hartman/cse469/lab4/instruct_decode.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481326529414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extender instruct_decode:instruct_decode\|sign_extender:br_addr_exr " "Elaborating entity \"sign_extender\" for hierarchy \"instruct_decode:instruct_decode\|sign_extender:br_addr_exr\"" {  } { { "instruct_decode.sv" "br_addr_exr" { Text "C:/Users/Andrew Hartman/cse469/lab4/instruct_decode.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481326529416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter instruct_decode:instruct_decode\|shifter:addr_shift " "Elaborating entity \"shifter\" for hierarchy \"instruct_decode:instruct_decode\|shifter:addr_shift\"" {  } { { "instruct_decode.sv" "addr_shift" { Text "C:/Users/Andrew Hartman/cse469/lab4/instruct_decode.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481326529418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile instruct_decode:instruct_decode\|regfile:regfile " "Elaborating entity \"regfile\" for hierarchy \"instruct_decode:instruct_decode\|regfile:regfile\"" {  } { { "instruct_decode.sv" "regfile" { Text "C:/Users/Andrew Hartman/cse469/lab4/instruct_decode.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481326529452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec5_32 instruct_decode:instruct_decode\|regfile:regfile\|dec5_32:write_enable_decoder " "Elaborating entity \"dec5_32\" for hierarchy \"instruct_decode:instruct_decode\|regfile:regfile\|dec5_32:write_enable_decoder\"" {  } { { "regfile.sv" "write_enable_decoder" { Text "C:/Users/Andrew Hartman/cse469/lab4/regfile.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481326529460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec2_4 instruct_decode:instruct_decode\|regfile:regfile\|dec5_32:write_enable_decoder\|dec2_4:sel_decoder " "Elaborating entity \"dec2_4\" for hierarchy \"instruct_decode:instruct_decode\|regfile:regfile\|dec5_32:write_enable_decoder\|dec2_4:sel_decoder\"" {  } { { "dec5_32.sv" "sel_decoder" { Text "C:/Users/Andrew Hartman/cse469/lab4/dec5_32.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481326529462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec3_8 instruct_decode:instruct_decode\|regfile:regfile\|dec5_32:write_enable_decoder\|dec3_8:bottom_8 " "Elaborating entity \"dec3_8\" for hierarchy \"instruct_decode:instruct_decode\|regfile:regfile\|dec5_32:write_enable_decoder\|dec3_8:bottom_8\"" {  } { { "dec5_32.sv" "bottom_8" { Text "C:/Users/Andrew Hartman/cse469/lab4/dec5_32.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481326529464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register instruct_decode:instruct_decode\|regfile:regfile\|register:label\[0\].register " "Elaborating entity \"register\" for hierarchy \"instruct_decode:instruct_decode\|regfile:regfile\|register:label\[0\].register\"" {  } { { "regfile.sv" "label\[0\].register" { Text "C:/Users/Andrew Hartman/cse469/lab4/regfile.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481326529467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF_EN instruct_decode:instruct_decode\|regfile:regfile\|register:label\[0\].register\|D_FF_EN:each_bit\[0\].single_bit " "Elaborating entity \"D_FF_EN\" for hierarchy \"instruct_decode:instruct_decode\|regfile:regfile\|register:label\[0\].register\|D_FF_EN:each_bit\[0\].single_bit\"" {  } { { "register.sv" "each_bit\[0\].single_bit" { Text "C:/Users/Andrew Hartman/cse469/lab4/register.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481326529469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 instruct_decode:instruct_decode\|regfile:regfile\|register:label\[0\].register\|D_FF_EN:each_bit\[0\].single_bit\|mux2_1:sync_in " "Elaborating entity \"mux2_1\" for hierarchy \"instruct_decode:instruct_decode\|regfile:regfile\|register:label\[0\].register\|D_FF_EN:each_bit\[0\].single_bit\|mux2_1:sync_in\"" {  } { { "D_FF_EN.sv" "sync_in" { Text "C:/Users/Andrew Hartman/cse469/lab4/D_FF_EN.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481326529486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32_1 instruct_decode:instruct_decode\|regfile:regfile\|mux32_1:readdata1_mux " "Elaborating entity \"mux32_1\" for hierarchy \"instruct_decode:instruct_decode\|regfile:regfile\|mux32_1:readdata1_mux\"" {  } { { "regfile.sv" "readdata1_mux" { Text "C:/Users/Andrew Hartman/cse469/lab4/regfile.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481326540804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8_1 instruct_decode:instruct_decode\|regfile:regfile\|mux32_1:readdata1_mux\|mux8_1:upper_bits_8_high_mux " "Elaborating entity \"mux8_1\" for hierarchy \"instruct_decode:instruct_decode\|regfile:regfile\|mux32_1:readdata1_mux\|mux8_1:upper_bits_8_high_mux\"" {  } { { "mux32_1.sv" "upper_bits_8_high_mux" { Text "C:/Users/Andrew Hartman/cse469/lab4/mux32_1.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481326540811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extender instruct_decode:instruct_decode\|sign_extender:alu_imm_exr " "Elaborating entity \"sign_extender\" for hierarchy \"instruct_decode:instruct_decode\|sign_extender:alu_imm_exr\"" {  } { { "instruct_decode.sv" "alu_imm_exr" { Text "C:/Users/Andrew Hartman/cse469/lab4/instruct_decode.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481326540875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extender instruct_decode:instruct_decode\|sign_extender:d_addr_exr " "Elaborating entity \"sign_extender\" for hierarchy \"instruct_decode:instruct_decode\|sign_extender:d_addr_exr\"" {  } { { "instruct_decode.sv" "d_addr_exr" { Text "C:/Users/Andrew Hartman/cse469/lab4/instruct_decode.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481326540877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller instruct_decode:instruct_decode\|controller:controller " "Elaborating entity \"controller\" for hierarchy \"instruct_decode:instruct_decode\|controller:controller\"" {  } { { "instruct_decode.sv" "controller" { Text "C:/Users/Andrew Hartman/cse469/lab4/instruct_decode.sv" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481326540882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "execution execution:execution " "Elaborating entity \"execution\" for hierarchy \"execution:execution\"" {  } { { "top.sv" "execution" { Text "C:/Users/Andrew Hartman/cse469/lab4/top.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481326541045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu execution:execution\|alu:alu " "Elaborating entity \"alu\" for hierarchy \"execution:execution\|alu:alu\"" {  } { { "execution.sv" "alu" { Text "C:/Users/Andrew Hartman/cse469/lab4/execution.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481326541053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_slice execution:execution\|alu:alu\|alu_slice:label\[0\].alu_slice " "Elaborating entity \"alu_slice\" for hierarchy \"execution:execution\|alu:alu\|alu_slice:label\[0\].alu_slice\"" {  } { { "alu.sv" "label\[0\].alu_slice" { Text "C:/Users/Andrew Hartman/cse469/lab4/alu.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481326541056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8_1 execution:execution\|alu:alu\|alu_slice:label\[0\].alu_slice\|mux8_1:result_sel " "Elaborating entity \"mux8_1\" for hierarchy \"execution:execution\|alu:alu\|alu_slice:label\[0\].alu_slice\|mux8_1:result_sel\"" {  } { { "alu_slice.sv" "result_sel" { Text "C:/Users/Andrew Hartman/cse469/lab4/alu_slice.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481326541059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "all_zero execution:execution\|alu:alu\|all_zero:zeroer " "Elaborating entity \"all_zero\" for hierarchy \"execution:execution\|alu:alu\|all_zero:zeroer\"" {  } { { "alu.sv" "zeroer" { Text "C:/Users/Andrew Hartman/cse469/lab4/alu.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481326541613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:memory " "Elaborating entity \"memory\" for hierarchy \"memory:memory\"" {  } { { "top.sv" "memory" { Text "C:/Users/Andrew Hartman/cse469/lab4/top.sv" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481326541689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datamem memory:memory\|datamem:datamem " "Elaborating entity \"datamem\" for hierarchy \"memory:memory\|datamem:datamem\"" {  } { { "memory.sv" "datamem" { Text "C:/Users/Andrew Hartman/cse469/lab4/memory.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481326541693 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_address datamem.sv(41) " "Verilog HDL or VHDL warning at datamem.sv(41): object \"aligned_address\" assigned a value but never read" {  } { { "datamem.sv" "" { Text "C:/Users/Andrew Hartman/cse469/lab4/datamem.sv" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1481326541695 "|top|memory:memory|datamem:datamem"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "datamem.sv(43) " "Verilog HDL Case Statement information at datamem.sv(43): all case item expressions in this case statement are onehot" {  } { { "datamem.sv" "" { Text "C:/Users/Andrew Hartman/cse469/lab4/datamem.sv" 43 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1481326541695 "|top|memory:memory|datamem:datamem"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "read_data datamem.sv(20) " "Output port \"read_data\" at datamem.sv(20) has no driver" {  } { { "datamem.sv" "" { Text "C:/Users/Andrew Hartman/cse469/lab4/datamem.sv" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 1 0 "Quartus II" 0 -1 1481326541695 "|top|memory:memory|datamem:datamem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_back write_back:write_back " "Elaborating entity \"write_back\" for hierarchy \"write_back:write_back\"" {  } { { "top.sv" "write_back" { Text "C:/Users/Andrew Hartman/cse469/lab4/top.sv" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481326541788 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Andrew Hartman/cse469/lab4/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file C:/Users/Andrew Hartman/cse469/lab4/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1481326556619 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1481326561092 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481326561092 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "top.sv" "" { Text "C:/Users/Andrew Hartman/cse469/lab4/top.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481326562985 "|top|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "top.sv" "" { Text "C:/Users/Andrew Hartman/cse469/lab4/top.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481326562985 "|top|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 1 0 "Quartus II" 0 -1 1481326562985 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1481326562986 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1481326562986 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1481326562986 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "812 " "Peak virtual memory: 812 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1481326563488 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 09 15:36:03 2016 " "Processing ended: Fri Dec 09 15:36:03 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1481326563488 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1481326563488 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1481326563488 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1481326563488 ""}
