INFO: [VRFC 10-163] Analyzing VHDL file "/home/narayan/Documents/FPGA/new/Exercise_1/Exercise_1.srcs/sources_1/imports/Desktop/clk_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clk_divider'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/narayan/Documents/FPGA/new/Exercise_1/Exercise_1.srcs/sources_1/imports/Desktop/counter_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter_1'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/narayan/Documents/FPGA/new/Exercise_1/Exercise_1.srcs/sources_1/imports/Desktop/counter_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter_2'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/narayan/Documents/FPGA/new/Exercise_1/Exercise_1.srcs/sources_1/imports/Desktop/led_blink.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'led_blink'
