Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Feb 24 19:00:27 2025
| Host         : Zero running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: rstn (HIGH)

 There are 89 register/latch pins with no clock driven by root clock pin: sw_i[15] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sw_i[2] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sw_i[3] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sw_i[4] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sw_i[5] (HIGH)

 There are 89 register/latch pins with no clock driven by root clock pin: clkdiv_reg[25]/Q (HIGH)

 There are 89 register/latch pins with no clock driven by root clock pin: clkdiv_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_seg7x16/cnt_reg[14]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 193 pins that are not constrained for maximum delay. (HIGH)

 There are 192 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     55.560        0.000                      0                 6571        0.137        0.000                      0                 6571       49.500        0.000                       0                  5255  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        55.560        0.000                      0                 6571        0.137        0.000                      0                 6571       49.500        0.000                       0                  5255  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       55.560ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             55.560ns  (required time - arrival time)
  Source:                 PC_reg[3]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_rf/rf_reg[25][27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        44.373ns  (logic 3.965ns (8.936%)  route 40.408ns (91.064%))
  Logic Levels:           18  (LUT2=1 LUT3=2 LUT5=3 LUT6=8 MUXF7=3 RAMS64E=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 105.015 - 100.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=5254, routed)        1.645     5.248    clk_IBUF_BUFG
    SLICE_X11Y60         FDCE                                         r  PC_reg[3]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y60         FDCE (Prop_fdce_C_Q)         0.456     5.704 r  PC_reg[3]_C/Q
                         net (fo=6, routed)           1.280     6.984    PC_reg[3]_C_n_0
    SLICE_X13Y61         LUT3 (Prop_lut3_I2_O)        0.152     7.136 r  u_im_i_5/O
                         net (fo=32, routed)          1.403     8.538    u_im/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_20_20/A1
    SLICE_X10Y59         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.326     8.864 r  u_im/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_20_20/SP/O
                         net (fo=262, routed)         4.437    13.302    u_rf/spo[20]
    SLICE_X49Y82         LUT6 (Prop_lut6_I4_O)        0.124    13.426 r  u_rf/dmem[199][0]_i_13/O
                         net (fo=1, routed)           0.000    13.426    u_rf/dmem[199][0]_i_13_n_0
    SLICE_X49Y82         MUXF7 (Prop_muxf7_I0_O)      0.212    13.638 r  u_rf/dmem_reg[199][0]_i_7/O
                         net (fo=6, routed)           1.194    14.832    u_rf/dmem_reg[199][0]_i_7_n_0
    SLICE_X45Y80         LUT6 (Prop_lut6_I3_O)        0.299    15.131 r  u_rf/dmem[199][0]_i_4/O
                         net (fo=114, routed)         2.627    17.758    u_ext/alu_disp_data_reg[0]
    SLICE_X28Y62         LUT3 (Prop_lut3_I2_O)        0.154    17.912 r  u_ext/B_inferred_i_32/O
                         net (fo=104, routed)         3.533    21.445    u_alu/alu_disp_data_reg[31][0]
    SLICE_X1Y56          LUT5 (Prop_lut5_I1_O)        0.327    21.772 f  u_alu/ALUout_inferred_i_410/O
                         net (fo=1, routed)           0.303    22.075    u_alu/data9[2]
    SLICE_X4Y56          LUT5 (Prop_lut5_I0_O)        0.124    22.199 f  u_alu/ALUout_inferred_i_228/O
                         net (fo=1, routed)           0.655    22.854    u_alu/ALUout_inferred_i_228_n_0
    SLICE_X5Y56          LUT5 (Prop_lut5_I0_O)        0.124    22.978 f  u_alu/ALUout_inferred_i_94/O
                         net (fo=1, routed)           0.000    22.978    u_alu/ALUout_inferred_i_94_n_0
    SLICE_X5Y56          MUXF7 (Prop_muxf7_I0_O)      0.212    23.190 f  u_alu/ALUout_inferred_i_30/O
                         net (fo=3414, routed)        6.132    29.322    u_alu/out[2]
    SLICE_X62Y0          LUT2 (Prop_lut2_I0_O)        0.299    29.621 f  u_alu/dmem[510][6]_i_6/O
                         net (fo=88, routed)          8.874    38.495    u_alu/ALUout_inferred_i_31_65
    SLICE_X78Y72         LUT6 (Prop_lut6_I0_O)        0.124    38.619 r  u_alu/rf[31][27]_i_152/O
                         net (fo=1, routed)           0.749    39.368    u_alu/rf[31][27]_i_152_n_0
    SLICE_X75Y73         LUT6 (Prop_lut6_I1_O)        0.124    39.492 r  u_alu/rf[31][27]_i_66/O
                         net (fo=1, routed)           0.985    40.476    u_alu/rf[31][27]_i_66_n_0
    SLICE_X75Y61         LUT6 (Prop_lut6_I0_O)        0.124    40.600 r  u_alu/rf[31][27]_i_25/O
                         net (fo=1, routed)           0.000    40.600    u_alu/rf[31][27]_i_25_n_0
    SLICE_X75Y61         MUXF7 (Prop_muxf7_I0_O)      0.238    40.838 r  u_alu/rf_reg[31][27]_i_10/O
                         net (fo=1, routed)           2.571    43.409    u_alu/rf_reg[31][27]_i_10_n_0
    SLICE_X44Y15         LUT6 (Prop_lut6_I5_O)        0.298    43.707 r  u_alu/rf[31][27]_i_4/O
                         net (fo=1, routed)           2.075    45.782    u_alu/rf[31][27]_i_4_n_0
    SLICE_X32Y40         LUT6 (Prop_lut6_I3_O)        0.124    45.906 r  u_alu/rf[31][27]_i_2/O
                         net (fo=1, routed)           2.073    47.979    u_alu/rf[31][27]_i_2_n_0
    SLICE_X12Y71         LUT6 (Prop_lut6_I3_O)        0.124    48.103 r  u_alu/rf[31][27]_i_1/O
                         net (fo=31, routed)          1.517    49.620    u_rf/WD[27]
    SLICE_X5Y79          FDCE                                         r  u_rf/rf_reg[25][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=5254, routed)        1.592   105.015    u_rf/CLK
    SLICE_X5Y79          FDCE                                         r  u_rf/rf_reg[25][27]/C
                         clock pessimism              0.259   105.274    
                         clock uncertainty           -0.035   105.238    
    SLICE_X5Y79          FDCE (Setup_fdce_C_D)       -0.058   105.180    u_rf/rf_reg[25][27]
  -------------------------------------------------------------------
                         required time                        105.180    
                         arrival time                         -49.620    
  -------------------------------------------------------------------
                         slack                                 55.560    

Slack (MET) :             55.654ns  (required time - arrival time)
  Source:                 PC_reg[3]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_rf/rf_reg[28][27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        44.296ns  (logic 3.965ns (8.951%)  route 40.331ns (91.049%))
  Logic Levels:           18  (LUT2=1 LUT3=2 LUT5=3 LUT6=8 MUXF7=3 RAMS64E=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 105.017 - 100.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=5254, routed)        1.645     5.248    clk_IBUF_BUFG
    SLICE_X11Y60         FDCE                                         r  PC_reg[3]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y60         FDCE (Prop_fdce_C_Q)         0.456     5.704 r  PC_reg[3]_C/Q
                         net (fo=6, routed)           1.280     6.984    PC_reg[3]_C_n_0
    SLICE_X13Y61         LUT3 (Prop_lut3_I2_O)        0.152     7.136 r  u_im_i_5/O
                         net (fo=32, routed)          1.403     8.538    u_im/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_20_20/A1
    SLICE_X10Y59         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.326     8.864 r  u_im/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_20_20/SP/O
                         net (fo=262, routed)         4.437    13.302    u_rf/spo[20]
    SLICE_X49Y82         LUT6 (Prop_lut6_I4_O)        0.124    13.426 r  u_rf/dmem[199][0]_i_13/O
                         net (fo=1, routed)           0.000    13.426    u_rf/dmem[199][0]_i_13_n_0
    SLICE_X49Y82         MUXF7 (Prop_muxf7_I0_O)      0.212    13.638 r  u_rf/dmem_reg[199][0]_i_7/O
                         net (fo=6, routed)           1.194    14.832    u_rf/dmem_reg[199][0]_i_7_n_0
    SLICE_X45Y80         LUT6 (Prop_lut6_I3_O)        0.299    15.131 r  u_rf/dmem[199][0]_i_4/O
                         net (fo=114, routed)         2.627    17.758    u_ext/alu_disp_data_reg[0]
    SLICE_X28Y62         LUT3 (Prop_lut3_I2_O)        0.154    17.912 r  u_ext/B_inferred_i_32/O
                         net (fo=104, routed)         3.533    21.445    u_alu/alu_disp_data_reg[31][0]
    SLICE_X1Y56          LUT5 (Prop_lut5_I1_O)        0.327    21.772 f  u_alu/ALUout_inferred_i_410/O
                         net (fo=1, routed)           0.303    22.075    u_alu/data9[2]
    SLICE_X4Y56          LUT5 (Prop_lut5_I0_O)        0.124    22.199 f  u_alu/ALUout_inferred_i_228/O
                         net (fo=1, routed)           0.655    22.854    u_alu/ALUout_inferred_i_228_n_0
    SLICE_X5Y56          LUT5 (Prop_lut5_I0_O)        0.124    22.978 f  u_alu/ALUout_inferred_i_94/O
                         net (fo=1, routed)           0.000    22.978    u_alu/ALUout_inferred_i_94_n_0
    SLICE_X5Y56          MUXF7 (Prop_muxf7_I0_O)      0.212    23.190 f  u_alu/ALUout_inferred_i_30/O
                         net (fo=3414, routed)        6.132    29.322    u_alu/out[2]
    SLICE_X62Y0          LUT2 (Prop_lut2_I0_O)        0.299    29.621 f  u_alu/dmem[510][6]_i_6/O
                         net (fo=88, routed)          8.874    38.495    u_alu/ALUout_inferred_i_31_65
    SLICE_X78Y72         LUT6 (Prop_lut6_I0_O)        0.124    38.619 r  u_alu/rf[31][27]_i_152/O
                         net (fo=1, routed)           0.749    39.368    u_alu/rf[31][27]_i_152_n_0
    SLICE_X75Y73         LUT6 (Prop_lut6_I1_O)        0.124    39.492 r  u_alu/rf[31][27]_i_66/O
                         net (fo=1, routed)           0.985    40.476    u_alu/rf[31][27]_i_66_n_0
    SLICE_X75Y61         LUT6 (Prop_lut6_I0_O)        0.124    40.600 r  u_alu/rf[31][27]_i_25/O
                         net (fo=1, routed)           0.000    40.600    u_alu/rf[31][27]_i_25_n_0
    SLICE_X75Y61         MUXF7 (Prop_muxf7_I0_O)      0.238    40.838 r  u_alu/rf_reg[31][27]_i_10/O
                         net (fo=1, routed)           2.571    43.409    u_alu/rf_reg[31][27]_i_10_n_0
    SLICE_X44Y15         LUT6 (Prop_lut6_I5_O)        0.298    43.707 r  u_alu/rf[31][27]_i_4/O
                         net (fo=1, routed)           2.075    45.782    u_alu/rf[31][27]_i_4_n_0
    SLICE_X32Y40         LUT6 (Prop_lut6_I3_O)        0.124    45.906 r  u_alu/rf[31][27]_i_2/O
                         net (fo=1, routed)           2.073    47.979    u_alu/rf[31][27]_i_2_n_0
    SLICE_X12Y71         LUT6 (Prop_lut6_I3_O)        0.124    48.103 r  u_alu/rf[31][27]_i_1/O
                         net (fo=31, routed)          1.440    49.543    u_rf/WD[27]
    SLICE_X3Y80          FDCE                                         r  u_rf/rf_reg[28][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=5254, routed)        1.594   105.017    u_rf/CLK
    SLICE_X3Y80          FDCE                                         r  u_rf/rf_reg[28][27]/C
                         clock pessimism              0.259   105.276    
                         clock uncertainty           -0.035   105.240    
    SLICE_X3Y80          FDCE (Setup_fdce_C_D)       -0.043   105.197    u_rf/rf_reg[28][27]
  -------------------------------------------------------------------
                         required time                        105.197    
                         arrival time                         -49.543    
  -------------------------------------------------------------------
                         slack                                 55.654    

Slack (MET) :             55.672ns  (required time - arrival time)
  Source:                 PC_reg[3]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_rf/rf_reg[6][27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        44.291ns  (logic 3.965ns (8.952%)  route 40.326ns (91.048%))
  Logic Levels:           18  (LUT2=1 LUT3=2 LUT5=3 LUT6=8 MUXF7=3 RAMS64E=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 105.015 - 100.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=5254, routed)        1.645     5.248    clk_IBUF_BUFG
    SLICE_X11Y60         FDCE                                         r  PC_reg[3]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y60         FDCE (Prop_fdce_C_Q)         0.456     5.704 r  PC_reg[3]_C/Q
                         net (fo=6, routed)           1.280     6.984    PC_reg[3]_C_n_0
    SLICE_X13Y61         LUT3 (Prop_lut3_I2_O)        0.152     7.136 r  u_im_i_5/O
                         net (fo=32, routed)          1.403     8.538    u_im/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_20_20/A1
    SLICE_X10Y59         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.326     8.864 r  u_im/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_20_20/SP/O
                         net (fo=262, routed)         4.437    13.302    u_rf/spo[20]
    SLICE_X49Y82         LUT6 (Prop_lut6_I4_O)        0.124    13.426 r  u_rf/dmem[199][0]_i_13/O
                         net (fo=1, routed)           0.000    13.426    u_rf/dmem[199][0]_i_13_n_0
    SLICE_X49Y82         MUXF7 (Prop_muxf7_I0_O)      0.212    13.638 r  u_rf/dmem_reg[199][0]_i_7/O
                         net (fo=6, routed)           1.194    14.832    u_rf/dmem_reg[199][0]_i_7_n_0
    SLICE_X45Y80         LUT6 (Prop_lut6_I3_O)        0.299    15.131 r  u_rf/dmem[199][0]_i_4/O
                         net (fo=114, routed)         2.627    17.758    u_ext/alu_disp_data_reg[0]
    SLICE_X28Y62         LUT3 (Prop_lut3_I2_O)        0.154    17.912 r  u_ext/B_inferred_i_32/O
                         net (fo=104, routed)         3.533    21.445    u_alu/alu_disp_data_reg[31][0]
    SLICE_X1Y56          LUT5 (Prop_lut5_I1_O)        0.327    21.772 f  u_alu/ALUout_inferred_i_410/O
                         net (fo=1, routed)           0.303    22.075    u_alu/data9[2]
    SLICE_X4Y56          LUT5 (Prop_lut5_I0_O)        0.124    22.199 f  u_alu/ALUout_inferred_i_228/O
                         net (fo=1, routed)           0.655    22.854    u_alu/ALUout_inferred_i_228_n_0
    SLICE_X5Y56          LUT5 (Prop_lut5_I0_O)        0.124    22.978 f  u_alu/ALUout_inferred_i_94/O
                         net (fo=1, routed)           0.000    22.978    u_alu/ALUout_inferred_i_94_n_0
    SLICE_X5Y56          MUXF7 (Prop_muxf7_I0_O)      0.212    23.190 f  u_alu/ALUout_inferred_i_30/O
                         net (fo=3414, routed)        6.132    29.322    u_alu/out[2]
    SLICE_X62Y0          LUT2 (Prop_lut2_I0_O)        0.299    29.621 f  u_alu/dmem[510][6]_i_6/O
                         net (fo=88, routed)          8.874    38.495    u_alu/ALUout_inferred_i_31_65
    SLICE_X78Y72         LUT6 (Prop_lut6_I0_O)        0.124    38.619 r  u_alu/rf[31][27]_i_152/O
                         net (fo=1, routed)           0.749    39.368    u_alu/rf[31][27]_i_152_n_0
    SLICE_X75Y73         LUT6 (Prop_lut6_I1_O)        0.124    39.492 r  u_alu/rf[31][27]_i_66/O
                         net (fo=1, routed)           0.985    40.476    u_alu/rf[31][27]_i_66_n_0
    SLICE_X75Y61         LUT6 (Prop_lut6_I0_O)        0.124    40.600 r  u_alu/rf[31][27]_i_25/O
                         net (fo=1, routed)           0.000    40.600    u_alu/rf[31][27]_i_25_n_0
    SLICE_X75Y61         MUXF7 (Prop_muxf7_I0_O)      0.238    40.838 r  u_alu/rf_reg[31][27]_i_10/O
                         net (fo=1, routed)           2.571    43.409    u_alu/rf_reg[31][27]_i_10_n_0
    SLICE_X44Y15         LUT6 (Prop_lut6_I5_O)        0.298    43.707 r  u_alu/rf[31][27]_i_4/O
                         net (fo=1, routed)           2.075    45.782    u_alu/rf[31][27]_i_4_n_0
    SLICE_X32Y40         LUT6 (Prop_lut6_I3_O)        0.124    45.906 r  u_alu/rf[31][27]_i_2/O
                         net (fo=1, routed)           2.073    47.979    u_alu/rf[31][27]_i_2_n_0
    SLICE_X12Y71         LUT6 (Prop_lut6_I3_O)        0.124    48.103 r  u_alu/rf[31][27]_i_1/O
                         net (fo=31, routed)          1.435    49.538    u_rf/WD[27]
    SLICE_X6Y79          FDCE                                         r  u_rf/rf_reg[6][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=5254, routed)        1.592   105.015    u_rf/CLK
    SLICE_X6Y79          FDCE                                         r  u_rf/rf_reg[6][27]/C
                         clock pessimism              0.259   105.274    
                         clock uncertainty           -0.035   105.238    
    SLICE_X6Y79          FDCE (Setup_fdce_C_D)       -0.028   105.210    u_rf/rf_reg[6][27]
  -------------------------------------------------------------------
                         required time                        105.210    
                         arrival time                         -49.538    
  -------------------------------------------------------------------
                         slack                                 55.672    

Slack (MET) :             55.680ns  (required time - arrival time)
  Source:                 PC_reg[3]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_rf/rf_reg[12][27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        44.280ns  (logic 3.965ns (8.954%)  route 40.315ns (91.046%))
  Logic Levels:           18  (LUT2=1 LUT3=2 LUT5=3 LUT6=8 MUXF7=3 RAMS64E=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 105.013 - 100.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=5254, routed)        1.645     5.248    clk_IBUF_BUFG
    SLICE_X11Y60         FDCE                                         r  PC_reg[3]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y60         FDCE (Prop_fdce_C_Q)         0.456     5.704 r  PC_reg[3]_C/Q
                         net (fo=6, routed)           1.280     6.984    PC_reg[3]_C_n_0
    SLICE_X13Y61         LUT3 (Prop_lut3_I2_O)        0.152     7.136 r  u_im_i_5/O
                         net (fo=32, routed)          1.403     8.538    u_im/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_20_20/A1
    SLICE_X10Y59         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.326     8.864 r  u_im/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_20_20/SP/O
                         net (fo=262, routed)         4.437    13.302    u_rf/spo[20]
    SLICE_X49Y82         LUT6 (Prop_lut6_I4_O)        0.124    13.426 r  u_rf/dmem[199][0]_i_13/O
                         net (fo=1, routed)           0.000    13.426    u_rf/dmem[199][0]_i_13_n_0
    SLICE_X49Y82         MUXF7 (Prop_muxf7_I0_O)      0.212    13.638 r  u_rf/dmem_reg[199][0]_i_7/O
                         net (fo=6, routed)           1.194    14.832    u_rf/dmem_reg[199][0]_i_7_n_0
    SLICE_X45Y80         LUT6 (Prop_lut6_I3_O)        0.299    15.131 r  u_rf/dmem[199][0]_i_4/O
                         net (fo=114, routed)         2.627    17.758    u_ext/alu_disp_data_reg[0]
    SLICE_X28Y62         LUT3 (Prop_lut3_I2_O)        0.154    17.912 r  u_ext/B_inferred_i_32/O
                         net (fo=104, routed)         3.533    21.445    u_alu/alu_disp_data_reg[31][0]
    SLICE_X1Y56          LUT5 (Prop_lut5_I1_O)        0.327    21.772 f  u_alu/ALUout_inferred_i_410/O
                         net (fo=1, routed)           0.303    22.075    u_alu/data9[2]
    SLICE_X4Y56          LUT5 (Prop_lut5_I0_O)        0.124    22.199 f  u_alu/ALUout_inferred_i_228/O
                         net (fo=1, routed)           0.655    22.854    u_alu/ALUout_inferred_i_228_n_0
    SLICE_X5Y56          LUT5 (Prop_lut5_I0_O)        0.124    22.978 f  u_alu/ALUout_inferred_i_94/O
                         net (fo=1, routed)           0.000    22.978    u_alu/ALUout_inferred_i_94_n_0
    SLICE_X5Y56          MUXF7 (Prop_muxf7_I0_O)      0.212    23.190 f  u_alu/ALUout_inferred_i_30/O
                         net (fo=3414, routed)        6.132    29.322    u_alu/out[2]
    SLICE_X62Y0          LUT2 (Prop_lut2_I0_O)        0.299    29.621 f  u_alu/dmem[510][6]_i_6/O
                         net (fo=88, routed)          8.874    38.495    u_alu/ALUout_inferred_i_31_65
    SLICE_X78Y72         LUT6 (Prop_lut6_I0_O)        0.124    38.619 r  u_alu/rf[31][27]_i_152/O
                         net (fo=1, routed)           0.749    39.368    u_alu/rf[31][27]_i_152_n_0
    SLICE_X75Y73         LUT6 (Prop_lut6_I1_O)        0.124    39.492 r  u_alu/rf[31][27]_i_66/O
                         net (fo=1, routed)           0.985    40.476    u_alu/rf[31][27]_i_66_n_0
    SLICE_X75Y61         LUT6 (Prop_lut6_I0_O)        0.124    40.600 r  u_alu/rf[31][27]_i_25/O
                         net (fo=1, routed)           0.000    40.600    u_alu/rf[31][27]_i_25_n_0
    SLICE_X75Y61         MUXF7 (Prop_muxf7_I0_O)      0.238    40.838 r  u_alu/rf_reg[31][27]_i_10/O
                         net (fo=1, routed)           2.571    43.409    u_alu/rf_reg[31][27]_i_10_n_0
    SLICE_X44Y15         LUT6 (Prop_lut6_I5_O)        0.298    43.707 r  u_alu/rf[31][27]_i_4/O
                         net (fo=1, routed)           2.075    45.782    u_alu/rf[31][27]_i_4_n_0
    SLICE_X32Y40         LUT6 (Prop_lut6_I3_O)        0.124    45.906 r  u_alu/rf[31][27]_i_2/O
                         net (fo=1, routed)           2.073    47.979    u_alu/rf[31][27]_i_2_n_0
    SLICE_X12Y71         LUT6 (Prop_lut6_I3_O)        0.124    48.103 r  u_alu/rf[31][27]_i_1/O
                         net (fo=31, routed)          1.425    49.528    u_rf/WD[27]
    SLICE_X2Y73          FDCE                                         r  u_rf/rf_reg[12][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=5254, routed)        1.590   105.013    u_rf/CLK
    SLICE_X2Y73          FDCE                                         r  u_rf/rf_reg[12][27]/C
                         clock pessimism              0.259   105.272    
                         clock uncertainty           -0.035   105.236    
    SLICE_X2Y73          FDCE (Setup_fdce_C_D)       -0.028   105.208    u_rf/rf_reg[12][27]
  -------------------------------------------------------------------
                         required time                        105.208    
                         arrival time                         -49.528    
  -------------------------------------------------------------------
                         slack                                 55.680    

Slack (MET) :             55.684ns  (required time - arrival time)
  Source:                 PC_reg[3]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_rf/rf_reg[10][27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        44.242ns  (logic 3.965ns (8.962%)  route 40.277ns (91.038%))
  Logic Levels:           18  (LUT2=1 LUT3=2 LUT5=3 LUT6=8 MUXF7=3 RAMS64E=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 105.011 - 100.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=5254, routed)        1.645     5.248    clk_IBUF_BUFG
    SLICE_X11Y60         FDCE                                         r  PC_reg[3]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y60         FDCE (Prop_fdce_C_Q)         0.456     5.704 r  PC_reg[3]_C/Q
                         net (fo=6, routed)           1.280     6.984    PC_reg[3]_C_n_0
    SLICE_X13Y61         LUT3 (Prop_lut3_I2_O)        0.152     7.136 r  u_im_i_5/O
                         net (fo=32, routed)          1.403     8.538    u_im/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_20_20/A1
    SLICE_X10Y59         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.326     8.864 r  u_im/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_20_20/SP/O
                         net (fo=262, routed)         4.437    13.302    u_rf/spo[20]
    SLICE_X49Y82         LUT6 (Prop_lut6_I4_O)        0.124    13.426 r  u_rf/dmem[199][0]_i_13/O
                         net (fo=1, routed)           0.000    13.426    u_rf/dmem[199][0]_i_13_n_0
    SLICE_X49Y82         MUXF7 (Prop_muxf7_I0_O)      0.212    13.638 r  u_rf/dmem_reg[199][0]_i_7/O
                         net (fo=6, routed)           1.194    14.832    u_rf/dmem_reg[199][0]_i_7_n_0
    SLICE_X45Y80         LUT6 (Prop_lut6_I3_O)        0.299    15.131 r  u_rf/dmem[199][0]_i_4/O
                         net (fo=114, routed)         2.627    17.758    u_ext/alu_disp_data_reg[0]
    SLICE_X28Y62         LUT3 (Prop_lut3_I2_O)        0.154    17.912 r  u_ext/B_inferred_i_32/O
                         net (fo=104, routed)         3.533    21.445    u_alu/alu_disp_data_reg[31][0]
    SLICE_X1Y56          LUT5 (Prop_lut5_I1_O)        0.327    21.772 f  u_alu/ALUout_inferred_i_410/O
                         net (fo=1, routed)           0.303    22.075    u_alu/data9[2]
    SLICE_X4Y56          LUT5 (Prop_lut5_I0_O)        0.124    22.199 f  u_alu/ALUout_inferred_i_228/O
                         net (fo=1, routed)           0.655    22.854    u_alu/ALUout_inferred_i_228_n_0
    SLICE_X5Y56          LUT5 (Prop_lut5_I0_O)        0.124    22.978 f  u_alu/ALUout_inferred_i_94/O
                         net (fo=1, routed)           0.000    22.978    u_alu/ALUout_inferred_i_94_n_0
    SLICE_X5Y56          MUXF7 (Prop_muxf7_I0_O)      0.212    23.190 f  u_alu/ALUout_inferred_i_30/O
                         net (fo=3414, routed)        6.132    29.322    u_alu/out[2]
    SLICE_X62Y0          LUT2 (Prop_lut2_I0_O)        0.299    29.621 f  u_alu/dmem[510][6]_i_6/O
                         net (fo=88, routed)          8.874    38.495    u_alu/ALUout_inferred_i_31_65
    SLICE_X78Y72         LUT6 (Prop_lut6_I0_O)        0.124    38.619 r  u_alu/rf[31][27]_i_152/O
                         net (fo=1, routed)           0.749    39.368    u_alu/rf[31][27]_i_152_n_0
    SLICE_X75Y73         LUT6 (Prop_lut6_I1_O)        0.124    39.492 r  u_alu/rf[31][27]_i_66/O
                         net (fo=1, routed)           0.985    40.476    u_alu/rf[31][27]_i_66_n_0
    SLICE_X75Y61         LUT6 (Prop_lut6_I0_O)        0.124    40.600 r  u_alu/rf[31][27]_i_25/O
                         net (fo=1, routed)           0.000    40.600    u_alu/rf[31][27]_i_25_n_0
    SLICE_X75Y61         MUXF7 (Prop_muxf7_I0_O)      0.238    40.838 r  u_alu/rf_reg[31][27]_i_10/O
                         net (fo=1, routed)           2.571    43.409    u_alu/rf_reg[31][27]_i_10_n_0
    SLICE_X44Y15         LUT6 (Prop_lut6_I5_O)        0.298    43.707 r  u_alu/rf[31][27]_i_4/O
                         net (fo=1, routed)           2.075    45.782    u_alu/rf[31][27]_i_4_n_0
    SLICE_X32Y40         LUT6 (Prop_lut6_I3_O)        0.124    45.906 r  u_alu/rf[31][27]_i_2/O
                         net (fo=1, routed)           2.073    47.979    u_alu/rf[31][27]_i_2_n_0
    SLICE_X12Y71         LUT6 (Prop_lut6_I3_O)        0.124    48.103 r  u_alu/rf[31][27]_i_1/O
                         net (fo=31, routed)          1.386    49.489    u_rf/WD[27]
    SLICE_X0Y74          FDCE                                         r  u_rf/rf_reg[10][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=5254, routed)        1.588   105.011    u_rf/CLK
    SLICE_X0Y74          FDCE                                         r  u_rf/rf_reg[10][27]/C
                         clock pessimism              0.259   105.270    
                         clock uncertainty           -0.035   105.234    
    SLICE_X0Y74          FDCE (Setup_fdce_C_D)       -0.061   105.173    u_rf/rf_reg[10][27]
  -------------------------------------------------------------------
                         required time                        105.173    
                         arrival time                         -49.489    
  -------------------------------------------------------------------
                         slack                                 55.684    

Slack (MET) :             55.691ns  (required time - arrival time)
  Source:                 PC_reg[3]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_rf/rf_reg[2][27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        44.216ns  (logic 3.965ns (8.967%)  route 40.251ns (91.033%))
  Logic Levels:           18  (LUT2=1 LUT3=2 LUT5=3 LUT6=8 MUXF7=3 RAMS64E=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 105.013 - 100.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=5254, routed)        1.645     5.248    clk_IBUF_BUFG
    SLICE_X11Y60         FDCE                                         r  PC_reg[3]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y60         FDCE (Prop_fdce_C_Q)         0.456     5.704 r  PC_reg[3]_C/Q
                         net (fo=6, routed)           1.280     6.984    PC_reg[3]_C_n_0
    SLICE_X13Y61         LUT3 (Prop_lut3_I2_O)        0.152     7.136 r  u_im_i_5/O
                         net (fo=32, routed)          1.403     8.538    u_im/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_20_20/A1
    SLICE_X10Y59         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.326     8.864 r  u_im/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_20_20/SP/O
                         net (fo=262, routed)         4.437    13.302    u_rf/spo[20]
    SLICE_X49Y82         LUT6 (Prop_lut6_I4_O)        0.124    13.426 r  u_rf/dmem[199][0]_i_13/O
                         net (fo=1, routed)           0.000    13.426    u_rf/dmem[199][0]_i_13_n_0
    SLICE_X49Y82         MUXF7 (Prop_muxf7_I0_O)      0.212    13.638 r  u_rf/dmem_reg[199][0]_i_7/O
                         net (fo=6, routed)           1.194    14.832    u_rf/dmem_reg[199][0]_i_7_n_0
    SLICE_X45Y80         LUT6 (Prop_lut6_I3_O)        0.299    15.131 r  u_rf/dmem[199][0]_i_4/O
                         net (fo=114, routed)         2.627    17.758    u_ext/alu_disp_data_reg[0]
    SLICE_X28Y62         LUT3 (Prop_lut3_I2_O)        0.154    17.912 r  u_ext/B_inferred_i_32/O
                         net (fo=104, routed)         3.533    21.445    u_alu/alu_disp_data_reg[31][0]
    SLICE_X1Y56          LUT5 (Prop_lut5_I1_O)        0.327    21.772 f  u_alu/ALUout_inferred_i_410/O
                         net (fo=1, routed)           0.303    22.075    u_alu/data9[2]
    SLICE_X4Y56          LUT5 (Prop_lut5_I0_O)        0.124    22.199 f  u_alu/ALUout_inferred_i_228/O
                         net (fo=1, routed)           0.655    22.854    u_alu/ALUout_inferred_i_228_n_0
    SLICE_X5Y56          LUT5 (Prop_lut5_I0_O)        0.124    22.978 f  u_alu/ALUout_inferred_i_94/O
                         net (fo=1, routed)           0.000    22.978    u_alu/ALUout_inferred_i_94_n_0
    SLICE_X5Y56          MUXF7 (Prop_muxf7_I0_O)      0.212    23.190 f  u_alu/ALUout_inferred_i_30/O
                         net (fo=3414, routed)        6.132    29.322    u_alu/out[2]
    SLICE_X62Y0          LUT2 (Prop_lut2_I0_O)        0.299    29.621 f  u_alu/dmem[510][6]_i_6/O
                         net (fo=88, routed)          8.874    38.495    u_alu/ALUout_inferred_i_31_65
    SLICE_X78Y72         LUT6 (Prop_lut6_I0_O)        0.124    38.619 r  u_alu/rf[31][27]_i_152/O
                         net (fo=1, routed)           0.749    39.368    u_alu/rf[31][27]_i_152_n_0
    SLICE_X75Y73         LUT6 (Prop_lut6_I1_O)        0.124    39.492 r  u_alu/rf[31][27]_i_66/O
                         net (fo=1, routed)           0.985    40.476    u_alu/rf[31][27]_i_66_n_0
    SLICE_X75Y61         LUT6 (Prop_lut6_I0_O)        0.124    40.600 r  u_alu/rf[31][27]_i_25/O
                         net (fo=1, routed)           0.000    40.600    u_alu/rf[31][27]_i_25_n_0
    SLICE_X75Y61         MUXF7 (Prop_muxf7_I0_O)      0.238    40.838 r  u_alu/rf_reg[31][27]_i_10/O
                         net (fo=1, routed)           2.571    43.409    u_alu/rf_reg[31][27]_i_10_n_0
    SLICE_X44Y15         LUT6 (Prop_lut6_I5_O)        0.298    43.707 r  u_alu/rf[31][27]_i_4/O
                         net (fo=1, routed)           2.075    45.782    u_alu/rf[31][27]_i_4_n_0
    SLICE_X32Y40         LUT6 (Prop_lut6_I3_O)        0.124    45.906 r  u_alu/rf[31][27]_i_2/O
                         net (fo=1, routed)           2.073    47.979    u_alu/rf[31][27]_i_2_n_0
    SLICE_X12Y71         LUT6 (Prop_lut6_I3_O)        0.124    48.103 r  u_alu/rf[31][27]_i_1/O
                         net (fo=31, routed)          1.361    49.464    u_rf/WD[27]
    SLICE_X0Y76          FDCE                                         r  u_rf/rf_reg[2][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=5254, routed)        1.590   105.013    u_rf/CLK
    SLICE_X0Y76          FDCE                                         r  u_rf/rf_reg[2][27]/C
                         clock pessimism              0.259   105.272    
                         clock uncertainty           -0.035   105.236    
    SLICE_X0Y76          FDCE (Setup_fdce_C_D)       -0.081   105.155    u_rf/rf_reg[2][27]
  -------------------------------------------------------------------
                         required time                        105.155    
                         arrival time                         -49.464    
  -------------------------------------------------------------------
                         slack                                 55.691    

Slack (MET) :             55.696ns  (required time - arrival time)
  Source:                 PC_reg[3]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_rf/rf_reg[30][27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        44.236ns  (logic 3.965ns (8.963%)  route 40.271ns (91.037%))
  Logic Levels:           18  (LUT2=1 LUT3=2 LUT5=3 LUT6=8 MUXF7=3 RAMS64E=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 105.014 - 100.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=5254, routed)        1.645     5.248    clk_IBUF_BUFG
    SLICE_X11Y60         FDCE                                         r  PC_reg[3]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y60         FDCE (Prop_fdce_C_Q)         0.456     5.704 r  PC_reg[3]_C/Q
                         net (fo=6, routed)           1.280     6.984    PC_reg[3]_C_n_0
    SLICE_X13Y61         LUT3 (Prop_lut3_I2_O)        0.152     7.136 r  u_im_i_5/O
                         net (fo=32, routed)          1.403     8.538    u_im/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_20_20/A1
    SLICE_X10Y59         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.326     8.864 r  u_im/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_20_20/SP/O
                         net (fo=262, routed)         4.437    13.302    u_rf/spo[20]
    SLICE_X49Y82         LUT6 (Prop_lut6_I4_O)        0.124    13.426 r  u_rf/dmem[199][0]_i_13/O
                         net (fo=1, routed)           0.000    13.426    u_rf/dmem[199][0]_i_13_n_0
    SLICE_X49Y82         MUXF7 (Prop_muxf7_I0_O)      0.212    13.638 r  u_rf/dmem_reg[199][0]_i_7/O
                         net (fo=6, routed)           1.194    14.832    u_rf/dmem_reg[199][0]_i_7_n_0
    SLICE_X45Y80         LUT6 (Prop_lut6_I3_O)        0.299    15.131 r  u_rf/dmem[199][0]_i_4/O
                         net (fo=114, routed)         2.627    17.758    u_ext/alu_disp_data_reg[0]
    SLICE_X28Y62         LUT3 (Prop_lut3_I2_O)        0.154    17.912 r  u_ext/B_inferred_i_32/O
                         net (fo=104, routed)         3.533    21.445    u_alu/alu_disp_data_reg[31][0]
    SLICE_X1Y56          LUT5 (Prop_lut5_I1_O)        0.327    21.772 f  u_alu/ALUout_inferred_i_410/O
                         net (fo=1, routed)           0.303    22.075    u_alu/data9[2]
    SLICE_X4Y56          LUT5 (Prop_lut5_I0_O)        0.124    22.199 f  u_alu/ALUout_inferred_i_228/O
                         net (fo=1, routed)           0.655    22.854    u_alu/ALUout_inferred_i_228_n_0
    SLICE_X5Y56          LUT5 (Prop_lut5_I0_O)        0.124    22.978 f  u_alu/ALUout_inferred_i_94/O
                         net (fo=1, routed)           0.000    22.978    u_alu/ALUout_inferred_i_94_n_0
    SLICE_X5Y56          MUXF7 (Prop_muxf7_I0_O)      0.212    23.190 f  u_alu/ALUout_inferred_i_30/O
                         net (fo=3414, routed)        6.132    29.322    u_alu/out[2]
    SLICE_X62Y0          LUT2 (Prop_lut2_I0_O)        0.299    29.621 f  u_alu/dmem[510][6]_i_6/O
                         net (fo=88, routed)          8.874    38.495    u_alu/ALUout_inferred_i_31_65
    SLICE_X78Y72         LUT6 (Prop_lut6_I0_O)        0.124    38.619 r  u_alu/rf[31][27]_i_152/O
                         net (fo=1, routed)           0.749    39.368    u_alu/rf[31][27]_i_152_n_0
    SLICE_X75Y73         LUT6 (Prop_lut6_I1_O)        0.124    39.492 r  u_alu/rf[31][27]_i_66/O
                         net (fo=1, routed)           0.985    40.476    u_alu/rf[31][27]_i_66_n_0
    SLICE_X75Y61         LUT6 (Prop_lut6_I0_O)        0.124    40.600 r  u_alu/rf[31][27]_i_25/O
                         net (fo=1, routed)           0.000    40.600    u_alu/rf[31][27]_i_25_n_0
    SLICE_X75Y61         MUXF7 (Prop_muxf7_I0_O)      0.238    40.838 r  u_alu/rf_reg[31][27]_i_10/O
                         net (fo=1, routed)           2.571    43.409    u_alu/rf_reg[31][27]_i_10_n_0
    SLICE_X44Y15         LUT6 (Prop_lut6_I5_O)        0.298    43.707 r  u_alu/rf[31][27]_i_4/O
                         net (fo=1, routed)           2.075    45.782    u_alu/rf[31][27]_i_4_n_0
    SLICE_X32Y40         LUT6 (Prop_lut6_I3_O)        0.124    45.906 r  u_alu/rf[31][27]_i_2/O
                         net (fo=1, routed)           2.073    47.979    u_alu/rf[31][27]_i_2_n_0
    SLICE_X12Y71         LUT6 (Prop_lut6_I3_O)        0.124    48.103 r  u_alu/rf[31][27]_i_1/O
                         net (fo=31, routed)          1.380    49.483    u_rf/WD[27]
    SLICE_X4Y78          FDCE                                         r  u_rf/rf_reg[30][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=5254, routed)        1.591   105.014    u_rf/CLK
    SLICE_X4Y78          FDCE                                         r  u_rf/rf_reg[30][27]/C
                         clock pessimism              0.259   105.273    
                         clock uncertainty           -0.035   105.237    
    SLICE_X4Y78          FDCE (Setup_fdce_C_D)       -0.058   105.179    u_rf/rf_reg[30][27]
  -------------------------------------------------------------------
                         required time                        105.179    
                         arrival time                         -49.483    
  -------------------------------------------------------------------
                         slack                                 55.696    

Slack (MET) :             55.701ns  (required time - arrival time)
  Source:                 PC_reg[3]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_rf/rf_reg[4][27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        44.206ns  (logic 3.965ns (8.969%)  route 40.241ns (91.031%))
  Logic Levels:           18  (LUT2=1 LUT3=2 LUT5=3 LUT6=8 MUXF7=3 RAMS64E=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 105.013 - 100.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=5254, routed)        1.645     5.248    clk_IBUF_BUFG
    SLICE_X11Y60         FDCE                                         r  PC_reg[3]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y60         FDCE (Prop_fdce_C_Q)         0.456     5.704 r  PC_reg[3]_C/Q
                         net (fo=6, routed)           1.280     6.984    PC_reg[3]_C_n_0
    SLICE_X13Y61         LUT3 (Prop_lut3_I2_O)        0.152     7.136 r  u_im_i_5/O
                         net (fo=32, routed)          1.403     8.538    u_im/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_20_20/A1
    SLICE_X10Y59         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.326     8.864 r  u_im/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_20_20/SP/O
                         net (fo=262, routed)         4.437    13.302    u_rf/spo[20]
    SLICE_X49Y82         LUT6 (Prop_lut6_I4_O)        0.124    13.426 r  u_rf/dmem[199][0]_i_13/O
                         net (fo=1, routed)           0.000    13.426    u_rf/dmem[199][0]_i_13_n_0
    SLICE_X49Y82         MUXF7 (Prop_muxf7_I0_O)      0.212    13.638 r  u_rf/dmem_reg[199][0]_i_7/O
                         net (fo=6, routed)           1.194    14.832    u_rf/dmem_reg[199][0]_i_7_n_0
    SLICE_X45Y80         LUT6 (Prop_lut6_I3_O)        0.299    15.131 r  u_rf/dmem[199][0]_i_4/O
                         net (fo=114, routed)         2.627    17.758    u_ext/alu_disp_data_reg[0]
    SLICE_X28Y62         LUT3 (Prop_lut3_I2_O)        0.154    17.912 r  u_ext/B_inferred_i_32/O
                         net (fo=104, routed)         3.533    21.445    u_alu/alu_disp_data_reg[31][0]
    SLICE_X1Y56          LUT5 (Prop_lut5_I1_O)        0.327    21.772 f  u_alu/ALUout_inferred_i_410/O
                         net (fo=1, routed)           0.303    22.075    u_alu/data9[2]
    SLICE_X4Y56          LUT5 (Prop_lut5_I0_O)        0.124    22.199 f  u_alu/ALUout_inferred_i_228/O
                         net (fo=1, routed)           0.655    22.854    u_alu/ALUout_inferred_i_228_n_0
    SLICE_X5Y56          LUT5 (Prop_lut5_I0_O)        0.124    22.978 f  u_alu/ALUout_inferred_i_94/O
                         net (fo=1, routed)           0.000    22.978    u_alu/ALUout_inferred_i_94_n_0
    SLICE_X5Y56          MUXF7 (Prop_muxf7_I0_O)      0.212    23.190 f  u_alu/ALUout_inferred_i_30/O
                         net (fo=3414, routed)        6.132    29.322    u_alu/out[2]
    SLICE_X62Y0          LUT2 (Prop_lut2_I0_O)        0.299    29.621 f  u_alu/dmem[510][6]_i_6/O
                         net (fo=88, routed)          8.874    38.495    u_alu/ALUout_inferred_i_31_65
    SLICE_X78Y72         LUT6 (Prop_lut6_I0_O)        0.124    38.619 r  u_alu/rf[31][27]_i_152/O
                         net (fo=1, routed)           0.749    39.368    u_alu/rf[31][27]_i_152_n_0
    SLICE_X75Y73         LUT6 (Prop_lut6_I1_O)        0.124    39.492 r  u_alu/rf[31][27]_i_66/O
                         net (fo=1, routed)           0.985    40.476    u_alu/rf[31][27]_i_66_n_0
    SLICE_X75Y61         LUT6 (Prop_lut6_I0_O)        0.124    40.600 r  u_alu/rf[31][27]_i_25/O
                         net (fo=1, routed)           0.000    40.600    u_alu/rf[31][27]_i_25_n_0
    SLICE_X75Y61         MUXF7 (Prop_muxf7_I0_O)      0.238    40.838 r  u_alu/rf_reg[31][27]_i_10/O
                         net (fo=1, routed)           2.571    43.409    u_alu/rf_reg[31][27]_i_10_n_0
    SLICE_X44Y15         LUT6 (Prop_lut6_I5_O)        0.298    43.707 r  u_alu/rf[31][27]_i_4/O
                         net (fo=1, routed)           2.075    45.782    u_alu/rf[31][27]_i_4_n_0
    SLICE_X32Y40         LUT6 (Prop_lut6_I3_O)        0.124    45.906 r  u_alu/rf[31][27]_i_2/O
                         net (fo=1, routed)           2.073    47.979    u_alu/rf[31][27]_i_2_n_0
    SLICE_X12Y71         LUT6 (Prop_lut6_I3_O)        0.124    48.103 r  u_alu/rf[31][27]_i_1/O
                         net (fo=31, routed)          1.351    49.454    u_rf/WD[27]
    SLICE_X3Y76          FDCE                                         r  u_rf/rf_reg[4][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=5254, routed)        1.590   105.013    u_rf/CLK
    SLICE_X3Y76          FDCE                                         r  u_rf/rf_reg[4][27]/C
                         clock pessimism              0.259   105.272    
                         clock uncertainty           -0.035   105.236    
    SLICE_X3Y76          FDCE (Setup_fdce_C_D)       -0.081   105.155    u_rf/rf_reg[4][27]
  -------------------------------------------------------------------
                         required time                        105.155    
                         arrival time                         -49.454    
  -------------------------------------------------------------------
                         slack                                 55.701    

Slack (MET) :             55.705ns  (required time - arrival time)
  Source:                 PC_reg[3]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_rf/rf_reg[18][27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        44.228ns  (logic 3.965ns (8.965%)  route 40.263ns (91.035%))
  Logic Levels:           18  (LUT2=1 LUT3=2 LUT5=3 LUT6=8 MUXF7=3 RAMS64E=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 105.015 - 100.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=5254, routed)        1.645     5.248    clk_IBUF_BUFG
    SLICE_X11Y60         FDCE                                         r  PC_reg[3]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y60         FDCE (Prop_fdce_C_Q)         0.456     5.704 r  PC_reg[3]_C/Q
                         net (fo=6, routed)           1.280     6.984    PC_reg[3]_C_n_0
    SLICE_X13Y61         LUT3 (Prop_lut3_I2_O)        0.152     7.136 r  u_im_i_5/O
                         net (fo=32, routed)          1.403     8.538    u_im/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_20_20/A1
    SLICE_X10Y59         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.326     8.864 r  u_im/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_20_20/SP/O
                         net (fo=262, routed)         4.437    13.302    u_rf/spo[20]
    SLICE_X49Y82         LUT6 (Prop_lut6_I4_O)        0.124    13.426 r  u_rf/dmem[199][0]_i_13/O
                         net (fo=1, routed)           0.000    13.426    u_rf/dmem[199][0]_i_13_n_0
    SLICE_X49Y82         MUXF7 (Prop_muxf7_I0_O)      0.212    13.638 r  u_rf/dmem_reg[199][0]_i_7/O
                         net (fo=6, routed)           1.194    14.832    u_rf/dmem_reg[199][0]_i_7_n_0
    SLICE_X45Y80         LUT6 (Prop_lut6_I3_O)        0.299    15.131 r  u_rf/dmem[199][0]_i_4/O
                         net (fo=114, routed)         2.627    17.758    u_ext/alu_disp_data_reg[0]
    SLICE_X28Y62         LUT3 (Prop_lut3_I2_O)        0.154    17.912 r  u_ext/B_inferred_i_32/O
                         net (fo=104, routed)         3.533    21.445    u_alu/alu_disp_data_reg[31][0]
    SLICE_X1Y56          LUT5 (Prop_lut5_I1_O)        0.327    21.772 f  u_alu/ALUout_inferred_i_410/O
                         net (fo=1, routed)           0.303    22.075    u_alu/data9[2]
    SLICE_X4Y56          LUT5 (Prop_lut5_I0_O)        0.124    22.199 f  u_alu/ALUout_inferred_i_228/O
                         net (fo=1, routed)           0.655    22.854    u_alu/ALUout_inferred_i_228_n_0
    SLICE_X5Y56          LUT5 (Prop_lut5_I0_O)        0.124    22.978 f  u_alu/ALUout_inferred_i_94/O
                         net (fo=1, routed)           0.000    22.978    u_alu/ALUout_inferred_i_94_n_0
    SLICE_X5Y56          MUXF7 (Prop_muxf7_I0_O)      0.212    23.190 f  u_alu/ALUout_inferred_i_30/O
                         net (fo=3414, routed)        6.132    29.322    u_alu/out[2]
    SLICE_X62Y0          LUT2 (Prop_lut2_I0_O)        0.299    29.621 f  u_alu/dmem[510][6]_i_6/O
                         net (fo=88, routed)          8.874    38.495    u_alu/ALUout_inferred_i_31_65
    SLICE_X78Y72         LUT6 (Prop_lut6_I0_O)        0.124    38.619 r  u_alu/rf[31][27]_i_152/O
                         net (fo=1, routed)           0.749    39.368    u_alu/rf[31][27]_i_152_n_0
    SLICE_X75Y73         LUT6 (Prop_lut6_I1_O)        0.124    39.492 r  u_alu/rf[31][27]_i_66/O
                         net (fo=1, routed)           0.985    40.476    u_alu/rf[31][27]_i_66_n_0
    SLICE_X75Y61         LUT6 (Prop_lut6_I0_O)        0.124    40.600 r  u_alu/rf[31][27]_i_25/O
                         net (fo=1, routed)           0.000    40.600    u_alu/rf[31][27]_i_25_n_0
    SLICE_X75Y61         MUXF7 (Prop_muxf7_I0_O)      0.238    40.838 r  u_alu/rf_reg[31][27]_i_10/O
                         net (fo=1, routed)           2.571    43.409    u_alu/rf_reg[31][27]_i_10_n_0
    SLICE_X44Y15         LUT6 (Prop_lut6_I5_O)        0.298    43.707 r  u_alu/rf[31][27]_i_4/O
                         net (fo=1, routed)           2.075    45.782    u_alu/rf[31][27]_i_4_n_0
    SLICE_X32Y40         LUT6 (Prop_lut6_I3_O)        0.124    45.906 r  u_alu/rf[31][27]_i_2/O
                         net (fo=1, routed)           2.073    47.979    u_alu/rf[31][27]_i_2_n_0
    SLICE_X12Y71         LUT6 (Prop_lut6_I3_O)        0.124    48.103 r  u_alu/rf[31][27]_i_1/O
                         net (fo=31, routed)          1.373    49.476    u_rf/WD[27]
    SLICE_X4Y79          FDCE                                         r  u_rf/rf_reg[18][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=5254, routed)        1.592   105.015    u_rf/CLK
    SLICE_X4Y79          FDCE                                         r  u_rf/rf_reg[18][27]/C
                         clock pessimism              0.259   105.274    
                         clock uncertainty           -0.035   105.238    
    SLICE_X4Y79          FDCE (Setup_fdce_C_D)       -0.058   105.180    u_rf/rf_reg[18][27]
  -------------------------------------------------------------------
                         required time                        105.180    
                         arrival time                         -49.476    
  -------------------------------------------------------------------
                         slack                                 55.705    

Slack (MET) :             55.706ns  (required time - arrival time)
  Source:                 PC_reg[3]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_rf/rf_reg[29][27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        44.223ns  (logic 3.965ns (8.966%)  route 40.258ns (91.034%))
  Logic Levels:           18  (LUT2=1 LUT3=2 LUT5=3 LUT6=8 MUXF7=3 RAMS64E=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 105.014 - 100.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=5254, routed)        1.645     5.248    clk_IBUF_BUFG
    SLICE_X11Y60         FDCE                                         r  PC_reg[3]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y60         FDCE (Prop_fdce_C_Q)         0.456     5.704 r  PC_reg[3]_C/Q
                         net (fo=6, routed)           1.280     6.984    PC_reg[3]_C_n_0
    SLICE_X13Y61         LUT3 (Prop_lut3_I2_O)        0.152     7.136 r  u_im_i_5/O
                         net (fo=32, routed)          1.403     8.538    u_im/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_20_20/A1
    SLICE_X10Y59         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.326     8.864 r  u_im/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_20_20/SP/O
                         net (fo=262, routed)         4.437    13.302    u_rf/spo[20]
    SLICE_X49Y82         LUT6 (Prop_lut6_I4_O)        0.124    13.426 r  u_rf/dmem[199][0]_i_13/O
                         net (fo=1, routed)           0.000    13.426    u_rf/dmem[199][0]_i_13_n_0
    SLICE_X49Y82         MUXF7 (Prop_muxf7_I0_O)      0.212    13.638 r  u_rf/dmem_reg[199][0]_i_7/O
                         net (fo=6, routed)           1.194    14.832    u_rf/dmem_reg[199][0]_i_7_n_0
    SLICE_X45Y80         LUT6 (Prop_lut6_I3_O)        0.299    15.131 r  u_rf/dmem[199][0]_i_4/O
                         net (fo=114, routed)         2.627    17.758    u_ext/alu_disp_data_reg[0]
    SLICE_X28Y62         LUT3 (Prop_lut3_I2_O)        0.154    17.912 r  u_ext/B_inferred_i_32/O
                         net (fo=104, routed)         3.533    21.445    u_alu/alu_disp_data_reg[31][0]
    SLICE_X1Y56          LUT5 (Prop_lut5_I1_O)        0.327    21.772 f  u_alu/ALUout_inferred_i_410/O
                         net (fo=1, routed)           0.303    22.075    u_alu/data9[2]
    SLICE_X4Y56          LUT5 (Prop_lut5_I0_O)        0.124    22.199 f  u_alu/ALUout_inferred_i_228/O
                         net (fo=1, routed)           0.655    22.854    u_alu/ALUout_inferred_i_228_n_0
    SLICE_X5Y56          LUT5 (Prop_lut5_I0_O)        0.124    22.978 f  u_alu/ALUout_inferred_i_94/O
                         net (fo=1, routed)           0.000    22.978    u_alu/ALUout_inferred_i_94_n_0
    SLICE_X5Y56          MUXF7 (Prop_muxf7_I0_O)      0.212    23.190 f  u_alu/ALUout_inferred_i_30/O
                         net (fo=3414, routed)        6.132    29.322    u_alu/out[2]
    SLICE_X62Y0          LUT2 (Prop_lut2_I0_O)        0.299    29.621 f  u_alu/dmem[510][6]_i_6/O
                         net (fo=88, routed)          8.874    38.495    u_alu/ALUout_inferred_i_31_65
    SLICE_X78Y72         LUT6 (Prop_lut6_I0_O)        0.124    38.619 r  u_alu/rf[31][27]_i_152/O
                         net (fo=1, routed)           0.749    39.368    u_alu/rf[31][27]_i_152_n_0
    SLICE_X75Y73         LUT6 (Prop_lut6_I1_O)        0.124    39.492 r  u_alu/rf[31][27]_i_66/O
                         net (fo=1, routed)           0.985    40.476    u_alu/rf[31][27]_i_66_n_0
    SLICE_X75Y61         LUT6 (Prop_lut6_I0_O)        0.124    40.600 r  u_alu/rf[31][27]_i_25/O
                         net (fo=1, routed)           0.000    40.600    u_alu/rf[31][27]_i_25_n_0
    SLICE_X75Y61         MUXF7 (Prop_muxf7_I0_O)      0.238    40.838 r  u_alu/rf_reg[31][27]_i_10/O
                         net (fo=1, routed)           2.571    43.409    u_alu/rf_reg[31][27]_i_10_n_0
    SLICE_X44Y15         LUT6 (Prop_lut6_I5_O)        0.298    43.707 r  u_alu/rf[31][27]_i_4/O
                         net (fo=1, routed)           2.075    45.782    u_alu/rf[31][27]_i_4_n_0
    SLICE_X32Y40         LUT6 (Prop_lut6_I3_O)        0.124    45.906 r  u_alu/rf[31][27]_i_2/O
                         net (fo=1, routed)           2.073    47.979    u_alu/rf[31][27]_i_2_n_0
    SLICE_X12Y71         LUT6 (Prop_lut6_I3_O)        0.124    48.103 r  u_alu/rf[31][27]_i_1/O
                         net (fo=31, routed)          1.367    49.471    u_rf/WD[27]
    SLICE_X5Y78          FDCE                                         r  u_rf/rf_reg[29][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=5254, routed)        1.591   105.014    u_rf/CLK
    SLICE_X5Y78          FDCE                                         r  u_rf/rf_reg[29][27]/C
                         clock pessimism              0.259   105.273    
                         clock uncertainty           -0.035   105.237    
    SLICE_X5Y78          FDCE (Setup_fdce_C_D)       -0.061   105.176    u_rf/rf_reg[29][27]
  -------------------------------------------------------------------
                         required time                        105.176    
                         arrival time                         -49.471    
  -------------------------------------------------------------------
                         slack                                 55.706    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 u_rf/rf_reg[0][3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_rf/rf_reg[0][3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=5254, routed)        0.560     1.479    u_rf/CLK
    SLICE_X45Y80         FDCE                                         r  u_rf/rf_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y80         FDCE (Prop_fdce_C_Q)         0.141     1.620 r  u_rf/rf_reg[0][3]/Q
                         net (fo=4, routed)           0.068     1.688    u_rf/D[3]
    SLICE_X45Y80         FDCE                                         r  u_rf/rf_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=5254, routed)        0.828     1.993    u_rf/CLK
    SLICE_X45Y80         FDCE                                         r  u_rf/rf_reg[0][3]/C
                         clock pessimism             -0.513     1.479    
    SLICE_X45Y80         FDCE (Hold_fdce_C_D)         0.072     1.551    u_rf/rf_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.688    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 u_rf/rf_reg[0][23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_rf/rf_reg[0][23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=5254, routed)        0.567     1.486    u_rf/CLK
    SLICE_X33Y85         FDCE                                         r  u_rf/rf_reg[0][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y85         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  u_rf/rf_reg[0][23]/Q
                         net (fo=4, routed)           0.068     1.695    u_rf/D[23]
    SLICE_X33Y85         FDCE                                         r  u_rf/rf_reg[0][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=5254, routed)        0.837     2.002    u_rf/CLK
    SLICE_X33Y85         FDCE                                         r  u_rf/rf_reg[0][23]/C
                         clock pessimism             -0.515     1.486    
    SLICE_X33Y85         FDCE (Hold_fdce_C_D)         0.070     1.556    u_rf/rf_reg[0][23]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 u_rf/rf_reg[0][19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_rf/rf_reg[0][19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=5254, routed)        0.596     1.515    u_rf/CLK
    SLICE_X1Y80          FDCE                                         r  u_rf/rf_reg[0][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDCE (Prop_fdce_C_Q)         0.141     1.656 r  u_rf/rf_reg[0][19]/Q
                         net (fo=4, routed)           0.068     1.724    u_rf/D[19]
    SLICE_X1Y80          FDCE                                         r  u_rf/rf_reg[0][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=5254, routed)        0.867     2.032    u_rf/CLK
    SLICE_X1Y80          FDCE                                         r  u_rf/rf_reg[0][19]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X1Y80          FDCE (Hold_fdce_C_D)         0.070     1.585    u_rf/rf_reg[0][19]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 u_rf/rf_reg[0][2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_rf/rf_reg[0][2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=5254, routed)        0.560     1.479    u_rf/CLK
    SLICE_X45Y80         FDCE                                         r  u_rf/rf_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y80         FDCE (Prop_fdce_C_Q)         0.141     1.620 r  u_rf/rf_reg[0][2]/Q
                         net (fo=4, routed)           0.068     1.688    u_rf/D[2]
    SLICE_X45Y80         FDCE                                         r  u_rf/rf_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=5254, routed)        0.828     1.993    u_rf/CLK
    SLICE_X45Y80         FDCE                                         r  u_rf/rf_reg[0][2]/C
                         clock pessimism             -0.513     1.479    
    SLICE_X45Y80         FDCE (Hold_fdce_C_D)         0.070     1.549    u_rf/rf_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.688    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 u_rf/rf_reg[0][31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_rf/rf_reg[0][31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.141ns (66.546%)  route 0.071ns (33.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=5254, routed)        0.560     1.479    u_rf/CLK
    SLICE_X28Y76         FDCE                                         r  u_rf/rf_reg[0][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y76         FDCE (Prop_fdce_C_Q)         0.141     1.620 r  u_rf/rf_reg[0][31]/Q
                         net (fo=4, routed)           0.071     1.691    u_rf/D[31]
    SLICE_X28Y76         FDCE                                         r  u_rf/rf_reg[0][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=5254, routed)        0.827     1.992    u_rf/CLK
    SLICE_X28Y76         FDCE                                         r  u_rf/rf_reg[0][31]/C
                         clock pessimism             -0.512     1.479    
    SLICE_X28Y76         FDCE (Hold_fdce_C_D)         0.070     1.549    u_rf/rf_reg[0][31]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.691    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 u_rf/rf_reg[0][6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_rf/rf_reg[0][6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=5254, routed)        0.603     1.522    u_rf/CLK
    SLICE_X7Y55          FDCE                                         r  u_rf/rf_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  u_rf/rf_reg[0][6]/Q
                         net (fo=4, routed)           0.068     1.731    u_rf/D[6]
    SLICE_X7Y55          FDCE                                         r  u_rf/rf_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=5254, routed)        0.874     2.039    u_rf/CLK
    SLICE_X7Y55          FDCE                                         r  u_rf/rf_reg[0][6]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X7Y55          FDCE (Hold_fdce_C_D)         0.066     1.588    u_rf/rf_reg[0][6]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 u_rf/rf_reg[0][25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_rf/rf_reg[0][25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.141ns (66.870%)  route 0.070ns (33.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=5254, routed)        0.598     1.517    u_rf/CLK
    SLICE_X0Y82          FDCE                                         r  u_rf/rf_reg[0][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDCE (Prop_fdce_C_Q)         0.141     1.658 r  u_rf/rf_reg[0][25]/Q
                         net (fo=4, routed)           0.070     1.728    u_rf/D[25]
    SLICE_X0Y82          FDCE                                         r  u_rf/rf_reg[0][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=5254, routed)        0.869     2.034    u_rf/CLK
    SLICE_X0Y82          FDCE                                         r  u_rf/rf_reg[0][25]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X0Y82          FDCE (Hold_fdce_C_D)         0.066     1.583    u_rf/rf_reg[0][25]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 u_rf/rf_reg[0][29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_rf/rf_reg[0][29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.141ns (66.870%)  route 0.070ns (33.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=5254, routed)        0.560     1.479    u_rf/CLK
    SLICE_X28Y76         FDCE                                         r  u_rf/rf_reg[0][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y76         FDCE (Prop_fdce_C_Q)         0.141     1.620 r  u_rf/rf_reg[0][29]/Q
                         net (fo=4, routed)           0.070     1.690    u_rf/D[29]
    SLICE_X28Y76         FDCE                                         r  u_rf/rf_reg[0][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=5254, routed)        0.827     1.992    u_rf/CLK
    SLICE_X28Y76         FDCE                                         r  u_rf/rf_reg[0][29]/C
                         clock pessimism             -0.512     1.479    
    SLICE_X28Y76         FDCE (Hold_fdce_C_D)         0.066     1.545    u_rf/rf_reg[0][29]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 u_rf/rf_reg[0][9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_rf/rf_reg[0][9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.051%)  route 0.079ns (35.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=5254, routed)        0.603     1.522    u_rf/CLK
    SLICE_X7Y55          FDCE                                         r  u_rf/rf_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y55          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  u_rf/rf_reg[0][9]/Q
                         net (fo=4, routed)           0.079     1.742    u_rf/D[9]
    SLICE_X7Y55          FDCE                                         r  u_rf/rf_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=5254, routed)        0.874     2.039    u_rf/CLK
    SLICE_X7Y55          FDCE                                         r  u_rf/rf_reg[0][9]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X7Y55          FDCE (Hold_fdce_C_D)         0.070     1.592    u_rf/rf_reg[0][9]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 u_rf/rf_reg[0][5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_rf/rf_reg[0][5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.141ns (63.753%)  route 0.080ns (36.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=5254, routed)        0.556     1.475    u_rf/CLK
    SLICE_X39Y76         FDCE                                         r  u_rf/rf_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y76         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  u_rf/rf_reg[0][5]/Q
                         net (fo=4, routed)           0.080     1.696    u_rf/D[5]
    SLICE_X39Y76         FDCE                                         r  u_rf/rf_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=5254, routed)        0.825     1.990    u_rf/CLK
    SLICE_X39Y76         FDCE                                         r  u_rf/rf_reg[0][5]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X39Y76         FDCE (Hold_fdce_C_D)         0.070     1.545    u_rf/rf_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.151    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X13Y62    PC_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X12Y62    PC_reg[10]_C/C
Min Period        n/a     FDPE/C   n/a            1.000         100.000     99.000     SLICE_X13Y63    PC_reg[10]_P/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X43Y52    u_dm/dmem_reg[127][7]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X34Y66    u_dm/dmem_reg[128][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X37Y68    u_dm/dmem_reg[128][1]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X34Y67    u_dm/dmem_reg[128][2]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X36Y69    u_dm/dmem_reg[128][3]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X34Y67    u_dm/dmem_reg[128][4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X28Y27    u_dm/dmem_reg[30][3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X29Y27    u_dm/dmem_reg[30][7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X72Y47    u_dm/dmem_reg[310][2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X51Y21    u_dm/dmem_reg[490][0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X51Y21    u_dm/dmem_reg[490][1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X50Y21    u_dm/dmem_reg[490][5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X55Y10    u_dm/dmem_reg[491][0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X45Y61    u_dm/dmem_reg[131][5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X42Y60    u_dm/dmem_reg[131][6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X44Y61    u_dm/dmem_reg[131][7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X13Y62    PC_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X12Y62    PC_reg[10]_C/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X37Y68    u_dm/dmem_reg[128][1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X34Y67    u_dm/dmem_reg[128][2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X34Y67    u_dm/dmem_reg[128][4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X33Y66    u_dm/dmem_reg[128][5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X38Y66    u_dm/dmem_reg[128][7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X74Y62    u_dm/dmem_reg[307][3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X76Y62    u_dm/dmem_reg[307][6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X68Y66    u_dm/dmem_reg[308][0]/C



