Release 6.2.02i - xst G.30
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to __projnav
CPU : 0.00 / 0.61 s | Elapsed : 0.00 / 1.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.62 s | Elapsed : 0.00 / 1.00 s
 
--> Reading design: blackburst_gen.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) HDL Analysis
  4) HDL Synthesis
  5) Advanced HDL Synthesis
     5.1) HDL Synthesis Report
  6) Low Level Synthesis
  7) Final Report
     7.1) Device utilization summary
     7.2) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : blackburst_gen.prj
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO
Verilog Include Directory          : 

---- Target Parameters
Output File Name                   : blackburst_gen
Output Format                      : NGC
Target Device                      : xc3s200-4-pq208

---- Source Options
Top Module Name                    : blackburst_gen
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
ROM Style                          : Auto
Mux Extraction                     : YES
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Resource Sharing                   : YES
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Equivalent register Removal        : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : NO
Global Optimization                : AllClockNets
RTL Output                         : Yes
Write Timing Constraints           : NO
Hierarchy Separator                : _
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
Slice Utilization Ratio Delta      : 5

---- Other Options
lso                                : blackburst_gen.lso
Read Cores                         : YES
cross_clock_analysis               : NO
verilog2001                        : YES
Optimize Instantiated Primitives   : NO

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/PT-BB/Xilinx/v0.1/blackburst_gen/../frame_timer.vhdl in Library work.
Entity <frame_timer> (Architecture <Behavioral>) compiled.
Compiling vhdl file F:/PT-BB/Xilinx/v0.1/blackburst_gen/../bilevel_timer.vhdl in Library work.
Entity <bilevel_timer> (Architecture <Behavioral>) compiled.
Compiling vhdl file F:/PT-BB/Xilinx/v0.1/blackburst_gen/../sinegen.vhdl in Library work.
Entity <sinegen> (Architecture <Behavioral>) compiled.
Compiling vhdl file F:/PT-BB/Xilinx/v0.1/blackburst_gen/../blackburst_gen.vhdl in Library work.
Entity <blackburst_gen> (Architecture <Behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <blackburst_gen> (Architecture <Behavioral>).
Entity <blackburst_gen> analyzed. Unit <blackburst_gen> generated.

Analyzing Entity <frame_timer> (Architecture <behavioral>).
Entity <frame_timer> analyzed. Unit <frame_timer> generated.

Analyzing Entity <bilevel_timer> (Architecture <behavioral>).
Entity <bilevel_timer> analyzed. Unit <bilevel_timer> generated.

Analyzing Entity <sinegen> (Architecture <behavioral>).
Entity <sinegen> analyzed. Unit <sinegen> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sinegen>.
    Related source file is F:/PT-BB/Xilinx/v0.1/blackburst_gen/../sinegen.vhdl.
WARNING:Xst:1781 - Signal <sine_arr> is used but never assigned. Tied to default value.
    Found 10-bit register for signal <sine>.
    Found 10-bit 16-to-1 multiplexer for signal <$n0001> created at line 53.
    Found 4-bit adder for signal <$n0004> created at line 42.
    Found 4-bit register for signal <index>.
    Summary:
	inferred  14 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred  10 Multiplexer(s).
Unit <sinegen> synthesized.


Synthesizing Unit <bilevel_timer>.
    Related source file is F:/PT-BB/Xilinx/v0.1/blackburst_gen/../bilevel_timer.vhdl.
WARNING:Xst:647 - Input <line> is never used.
WARNING:Xst:647 - Input <f74> is never used.
WARNING:Xst:647 - Input <sample> is never used.
WARNING:Xst:647 - Input <mreset> is never used.
WARNING:Xst:1780 - Signal <line_mid> is never used or assigned.
WARNING:Xst:1780 - Signal <line_begin> is never used or assigned.
WARNING:Xst:1780 - Signal <nofp> is never used or assigned.
Unit <bilevel_timer> synthesized.


Synthesizing Unit <frame_timer>.
    Related source file is F:/PT-BB/Xilinx/v0.1/blackburst_gen/../frame_timer.vhdl.
WARNING:Xst:653 - Signal <cpl> is used but never assigned. Tied to value 011011000000.
WARNING:Xst:653 - Signal <lpf> is used but never assigned. Tied to value 01001110001.
    Found 11-bit register for signal <line>.
    Found 12-bit up counter for signal <sample>.
    Found 11-bit adder for signal <$n0008> created at line 52.
    Found 1-bit register for signal <line_clock>.
    Summary:
	inferred   1 Counter(s).
	inferred  12 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
Unit <frame_timer> synthesized.


Synthesizing Unit <blackburst_gen>.
    Related source file is F:/PT-BB/Xilinx/v0.1/blackburst_gen/../blackburst_gen.vhdl.
WARNING:Xst:1306 - Output <st0> is never assigned.
WARNING:Xst:1778 - Inout <led3> is assigned but never used.
WARNING:Xst:1778 - Inout <gy<9:5>> is assigned but never used.
WARNING:Xst:1778 - Inout <gy<3:0>> is assigned but never used.
WARNING:Xst:1306 - Output <sy0> is never assigned.
WARNING:Xst:1306 - Output <bcb> is never assigned.
WARNING:Xst:647 - Input <f27> is never used.
WARNING:Xst:1306 - Output <rcr> is never assigned.
WARNING:Xst:647 - Input <f1485> is never used.
WARNING:Xst:1306 - Output <sel0> is never assigned.
    Found 1-bit register for signal <f74>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <blackburst_gen> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors               : 2
 11-bit adder                      : 1
 4-bit adder                       : 1
# Counters                         : 1
 12-bit up counter                 : 1
# Registers                        : 5
 1-bit register                    : 2
 11-bit register                   : 1
 10-bit register                   : 1
 4-bit register                    : 1
# Multiplexers                     : 1
 10-bit 16-to-1 multiplexer        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <sine_0> (without init value) is constant in block <sinegen>.

Optimizing unit <blackburst_gen> ...

Optimizing unit <frame_timer> ...

Optimizing unit <sinegen> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Programmer/Xilinx.

Mapping all equations...
WARNING:Xst:1291 - FF/Latch <frametimer_sample_4> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_line_10> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_sample_5> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_line_9> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_sample_9> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_line_clock> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_line_0> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_line_1> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_line_2> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_line_3> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_line_4> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_line_5> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_line_6> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_line_7> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_line_8> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_sample_6> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_sample_8> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_sample_10> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_sample_11> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_sample_7> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_sample_0> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_sample_1> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_sample_2> is unconnected in block <blackburst_gen>.
WARNING:Xst:1291 - FF/Latch <frametimer_sample_3> is unconnected in block <blackburst_gen>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block blackburst_gen, actual ratio is 1.
FlipFlop Sinusgenerator_index_1 has been replicated 1 time(s)
FlipFlop Sinusgenerator_index_0 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : blackburst_gen.ngr
Top Level Output File Name         : blackburst_gen
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 69

Macro Statistics :
# Registers                        : 5
#      1-bit register              : 2
#      10-bit register             : 1
#      11-bit register             : 1
#      4-bit register              : 1
# Counters                         : 1
#      12-bit up counter           : 1
# Multiplexers                     : 1
#      10-bit 16-to-1 multiplexer  : 1
# Adders/Subtractors               : 1
#      11-bit adder                : 1

Cell Usage :
# BELS                             : 76
#      GND                         : 1
#      LUT1                        : 3
#      LUT1_D                      : 1
#      LUT1_L                      : 22
#      LUT2                        : 1
#      LUT3                        : 1
#      LUT4                        : 1
#      MUXF5                       : 24
#      MUXF6                       : 13
#      MUXF7                       : 8
#      VCC                         : 1
# FlipFlops/Latches                : 16
#      FD_1                        : 9
#      FDC                         : 7
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 22
#      IBUF                        : 1
#      OBUF                        : 21
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200pq208-4 

 Number of Slices:                      31  out of   1920     1%  
 Number of Slice Flip Flops:            16  out of   3840     0%  
 Number of 4 input LUTs:                29  out of   3840     0%  
 Number of bonded IOBs:                 22  out of    141    15%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
f1484                              | BUFGP                  | 1     |
f74:Q                              | NONE                   | 15    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 2.400ns (Maximum Frequency: 416.667MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 6.646ns
   Maximum combinational path delay: 6.686ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'f1484'
Delay:               1.066ns (Levels of Logic = 1)
  Source:            f74 (FF)
  Destination:       f74 (FF)
  Source Clock:      f1484 rising
  Destination Clock: f1484 rising

  Data Path: f74 to f74
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             18   0.000   1.066  f74 (f74)
     LUT1:I0->O            1   0.000   0.000  _n00251 (_n0025)
     FDC:D                     0.000          f74
    ----------------------------------------
    Total                      1.066ns (0.000ns logic, 1.066ns route)
                                       (0.0% logic, 100.0% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'f74:Q'
Delay:               1.200ns (Levels of Logic = 2)
  Source:            Sinusgenerator_index_2 (FF)
  Destination:       Sinusgenerator_sine_6 (FF)
  Source Clock:      f74:Q rising
  Destination Clock: f74:Q falling

  Data Path: Sinusgenerator_index_2 to Sinusgenerator_sine_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             15   0.000   0.960  Sinusgenerator_index_2 (Sinusgenerator_index_2)
     MUXF6:S->O            1   0.000   0.000  Sinusgenerator_Mmux__n0001_inst_mux_f6_17 (Sinusgenerator_Mmux__n0001__net134)
     MUXF7:I1->O           1   0.000   0.240  Sinusgenerator_Mmux__n0001_inst_mux_f7_8 (Sinusgenerator__n0001<8>)
     FD_1:D                    0.000          Sinusgenerator_sine_8
    ----------------------------------------
    Total                      1.200ns (0.000ns logic, 1.200ns route)
                                       (0.0% logic, 100.0% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'f74:Q'
Offset:              6.045ns (Levels of Logic = 1)
  Source:            Sinusgenerator_sine_4 (FF)
  Destination:       gy<4> (PAD)
  Source Clock:      f74:Q falling

  Data Path: Sinusgenerator_sine_4 to gy<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q             2   0.000   0.465  Sinusgenerator_sine_4 (Sinusgenerator_sine_4)
     OBUF:I->O                 5.580          gy_4_OBUF (gy<4>)
    ----------------------------------------
    Total                      6.045ns (5.580ns logic, 0.465ns route)
                                       (92.3% logic, 7.7% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'f1484'
Offset:              6.646ns (Levels of Logic = 1)
  Source:            f74 (FF)
  Destination:       cclk (PAD)
  Source Clock:      f1484 rising

  Data Path: f74 to cclk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             18   0.000   1.066  f74 (f74)
     OBUF:I->O                 5.580          cclk_OBUF (cclk)
    ----------------------------------------
    Total                      6.646ns (5.580ns logic, 1.066ns route)
                                       (84.0% logic, 16.0% route)

-------------------------------------------------------------------------
Timing constraint: Default path analysis
Delay:               6.686ns (Levels of Logic = 2)
  Source:            mreset (PAD)
  Destination:       led2 (PAD)

  Data Path: mreset to led2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.641   0.465  mreset_IBUF (led2_OBUF)
     OBUF:I->O                 5.580          led2_OBUF (led2)
    ----------------------------------------
    Total                      6.686ns (6.221ns logic, 0.465ns route)
                                       (93.0% logic, 7.0% route)

=========================================================================
CPU : 23.22 / 24.42 s | Elapsed : 23.00 / 25.00 s
 
--> 

Total memory usage is 74768 kilobytes


