# Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 37
attribute \cells_not_processed 1
attribute \src "dut.sv:2.2-10.11"
module \test_add
  attribute \src "dut.sv:3.21-3.22"
  wire width 4 input 1 \a
  attribute \src "dut.sv:3.24-3.25"
  wire width 4 input 2 \b
  attribute \src "dut.sv:4.22-4.23"
  wire width 4 output 3 \c
  attribute \src "dut.sv:6.3-9.6"
  wire width 4 $0\c
  wire width 4 $auto$process.cpp:5281:create_compound_op_cell$2
  attribute \src "dut.sv:8.4-8.10"
  cell $add $add$dut.sv:8$3
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 4
    connect \A \a
    connect \B \b
    connect \Y $auto$process.cpp:5281:create_compound_op_cell$2
  end
  attribute \src "dut.sv:6.3-9.6"
  process $proc$dut.sv:6$1
    assign $0\c \c
    assign $0\c \a
    assign $0\c $auto$process.cpp:5281:create_compound_op_cell$2
    sync always
      update \c $0\c
  end
end
attribute \cells_not_processed 1
attribute \src "dut.sv:2.2-10.11"
module \test_sub
  attribute \src "dut.sv:3.21-3.22"
  wire width 4 input 1 \a
  attribute \src "dut.sv:3.24-3.25"
  wire width 4 input 2 \b
  attribute \src "dut.sv:4.22-4.23"
  wire width 4 output 3 \c
  attribute \src "dut.sv:6.3-9.6"
  wire width 4 $0\c
  wire width 4 $auto$process.cpp:5281:create_compound_op_cell$5
  attribute \src "dut.sv:8.4-8.10"
  cell $sub $sub$dut.sv:8$6
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 4
    connect \A \a
    connect \B \b
    connect \Y $auto$process.cpp:5281:create_compound_op_cell$5
  end
  attribute \src "dut.sv:6.3-9.6"
  process $proc$dut.sv:6$4
    assign $0\c \c
    assign $0\c \a
    assign $0\c $auto$process.cpp:5281:create_compound_op_cell$5
    sync always
      update \c $0\c
  end
end
attribute \cells_not_processed 1
attribute \src "dut.sv:2.2-10.11"
module \test_mul
  attribute \src "dut.sv:3.21-3.22"
  wire width 4 input 1 \a
  attribute \src "dut.sv:3.24-3.25"
  wire width 4 input 2 \b
  attribute \src "dut.sv:4.22-4.23"
  wire width 4 output 3 \c
  attribute \src "dut.sv:6.3-9.6"
  wire width 4 $0\c
  wire width 4 $auto$process.cpp:5281:create_compound_op_cell$8
  attribute \src "dut.sv:8.4-8.10"
  cell $mul $mul$dut.sv:8$9
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 4
    connect \A \a
    connect \B \b
    connect \Y $auto$process.cpp:5281:create_compound_op_cell$8
  end
  attribute \src "dut.sv:6.3-9.6"
  process $proc$dut.sv:6$7
    assign $0\c \c
    assign $0\c \a
    assign $0\c $auto$process.cpp:5281:create_compound_op_cell$8
    sync always
      update \c $0\c
  end
end
attribute \cells_not_processed 1
attribute \src "dut.sv:2.2-10.11"
module \test_div
  attribute \src "dut.sv:3.21-3.22"
  wire width 4 input 1 \a
  attribute \src "dut.sv:3.24-3.25"
  wire width 4 input 2 \b
  attribute \src "dut.sv:4.22-4.23"
  wire width 4 output 3 \c
  attribute \src "dut.sv:6.3-9.6"
  wire width 4 $0\c
  wire width 4 $auto$process.cpp:5281:create_compound_op_cell$11
  attribute \src "dut.sv:8.4-8.10"
  cell $div $div$dut.sv:8$12
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 4
    connect \A \a
    connect \B \b
    connect \Y $auto$process.cpp:5281:create_compound_op_cell$11
  end
  attribute \src "dut.sv:6.3-9.6"
  process $proc$dut.sv:6$10
    assign $0\c \c
    assign $0\c \a
    assign $0\c $auto$process.cpp:5281:create_compound_op_cell$11
    sync always
      update \c $0\c
  end
end
attribute \cells_not_processed 1
attribute \src "dut.sv:2.2-10.11"
module \test_mod
  attribute \src "dut.sv:3.21-3.22"
  wire width 4 input 1 \a
  attribute \src "dut.sv:3.24-3.25"
  wire width 4 input 2 \b
  attribute \src "dut.sv:4.22-4.23"
  wire width 4 output 3 \c
  attribute \src "dut.sv:6.3-9.6"
  wire width 4 $0\c
  wire width 4 $auto$process.cpp:5281:create_compound_op_cell$14
  attribute \src "dut.sv:8.4-8.10"
  cell $mod $mod$dut.sv:8$15
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 4
    connect \A \a
    connect \B \b
    connect \Y $auto$process.cpp:5281:create_compound_op_cell$14
  end
  attribute \src "dut.sv:6.3-9.6"
  process $proc$dut.sv:6$13
    assign $0\c \c
    assign $0\c \a
    assign $0\c $auto$process.cpp:5281:create_compound_op_cell$14
    sync always
      update \c $0\c
  end
end
attribute \cells_not_processed 1
attribute \src "dut.sv:2.2-10.11"
module \test_bit_and
  attribute \src "dut.sv:3.21-3.22"
  wire width 4 input 1 \a
  attribute \src "dut.sv:3.24-3.25"
  wire width 4 input 2 \b
  attribute \src "dut.sv:4.22-4.23"
  wire width 4 output 3 \c
  attribute \src "dut.sv:6.3-9.6"
  wire width 4 $0\c
  wire width 4 $auto$process.cpp:5281:create_compound_op_cell$17
  attribute \src "dut.sv:8.4-8.10"
  cell $and $and$dut.sv:8$18
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 4
    connect \A \a
    connect \B \b
    connect \Y $auto$process.cpp:5281:create_compound_op_cell$17
  end
  attribute \src "dut.sv:6.3-9.6"
  process $proc$dut.sv:6$16
    assign $0\c \c
    assign $0\c \a
    assign $0\c $auto$process.cpp:5281:create_compound_op_cell$17
    sync always
      update \c $0\c
  end
end
attribute \cells_not_processed 1
attribute \src "dut.sv:2.2-10.11"
module \test_bit_or
  attribute \src "dut.sv:3.21-3.22"
  wire width 4 input 1 \a
  attribute \src "dut.sv:3.24-3.25"
  wire width 4 input 2 \b
  attribute \src "dut.sv:4.22-4.23"
  wire width 4 output 3 \c
  attribute \src "dut.sv:6.3-9.6"
  wire width 4 $0\c
  wire width 4 $auto$process.cpp:5281:create_compound_op_cell$20
  attribute \src "dut.sv:8.4-8.10"
  cell $or $or$dut.sv:8$21
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 4
    connect \A \a
    connect \B \b
    connect \Y $auto$process.cpp:5281:create_compound_op_cell$20
  end
  attribute \src "dut.sv:6.3-9.6"
  process $proc$dut.sv:6$19
    assign $0\c \c
    assign $0\c \a
    assign $0\c $auto$process.cpp:5281:create_compound_op_cell$20
    sync always
      update \c $0\c
  end
end
attribute \cells_not_processed 1
attribute \src "dut.sv:2.2-10.11"
module \test_bit_xor
  attribute \src "dut.sv:3.21-3.22"
  wire width 4 input 1 \a
  attribute \src "dut.sv:3.24-3.25"
  wire width 4 input 2 \b
  attribute \src "dut.sv:4.22-4.23"
  wire width 4 output 3 \c
  attribute \src "dut.sv:6.3-9.6"
  wire width 4 $0\c
  wire width 4 $auto$process.cpp:5281:create_compound_op_cell$23
  attribute \src "dut.sv:8.4-8.10"
  cell $xor $xor$dut.sv:8$24
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 4
    connect \A \a
    connect \B \b
    connect \Y $auto$process.cpp:5281:create_compound_op_cell$23
  end
  attribute \src "dut.sv:6.3-9.6"
  process $proc$dut.sv:6$22
    assign $0\c \c
    assign $0\c \a
    assign $0\c $auto$process.cpp:5281:create_compound_op_cell$23
    sync always
      update \c $0\c
  end
end
attribute \cells_not_processed 1
attribute \src "dut.sv:2.2-10.11"
module \test_shl
  attribute \src "dut.sv:3.21-3.22"
  wire width 4 input 1 \a
  attribute \src "dut.sv:3.24-3.25"
  wire width 4 input 2 \b
  attribute \src "dut.sv:4.22-4.23"
  wire width 4 output 3 \c
  attribute \src "dut.sv:6.3-9.6"
  wire width 4 $0\c
  wire width 4 $auto$process.cpp:5281:create_compound_op_cell$26
  attribute \src "dut.sv:8.4-8.11"
  cell $shl $shl$dut.sv:8$27
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 4
    connect \A \a
    connect \B \b
    connect \Y $auto$process.cpp:5281:create_compound_op_cell$26
  end
  attribute \src "dut.sv:6.3-9.6"
  process $proc$dut.sv:6$25
    assign $0\c \c
    assign $0\c \a
    assign $0\c $auto$process.cpp:5281:create_compound_op_cell$26
    sync always
      update \c $0\c
  end
end
attribute \cells_not_processed 1
attribute \src "dut.sv:2.2-10.11"
module \test_shr
  attribute \src "dut.sv:3.21-3.22"
  wire width 4 input 1 \a
  attribute \src "dut.sv:3.24-3.25"
  wire width 4 input 2 \b
  attribute \src "dut.sv:4.22-4.23"
  wire width 4 output 3 \c
  attribute \src "dut.sv:6.3-9.6"
  wire width 4 $0\c
  wire width 4 $auto$process.cpp:5281:create_compound_op_cell$29
  attribute \src "dut.sv:8.4-8.11"
  cell $shr $shr$dut.sv:8$30
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 4
    connect \A \a
    connect \B \b
    connect \Y $auto$process.cpp:5281:create_compound_op_cell$29
  end
  attribute \src "dut.sv:6.3-9.6"
  process $proc$dut.sv:6$28
    assign $0\c \c
    assign $0\c \a
    assign $0\c $auto$process.cpp:5281:create_compound_op_cell$29
    sync always
      update \c $0\c
  end
end
attribute \cells_not_processed 1
attribute \src "dut.sv:2.2-10.11"
module \test_sshl
  attribute \src "dut.sv:3.21-3.22"
  wire width 4 input 1 \a
  attribute \src "dut.sv:3.24-3.25"
  wire width 4 input 2 \b
  attribute \src "dut.sv:4.22-4.23"
  wire width 4 output 3 \c
  attribute \src "dut.sv:6.3-9.6"
  wire width 4 $0\c
  wire width 4 $auto$process.cpp:5281:create_compound_op_cell$32
  attribute \src "dut.sv:8.4-8.12"
  cell $sshl $sshl$dut.sv:8$33
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 4
    connect \A \a
    connect \B \b
    connect \Y $auto$process.cpp:5281:create_compound_op_cell$32
  end
  attribute \src "dut.sv:6.3-9.6"
  process $proc$dut.sv:6$31
    assign $0\c \c
    assign $0\c \a
    assign $0\c $auto$process.cpp:5281:create_compound_op_cell$32
    sync always
      update \c $0\c
  end
end
attribute \cells_not_processed 1
attribute \src "dut.sv:2.2-10.11"
module \test_sshr
  attribute \src "dut.sv:3.21-3.22"
  wire width 4 input 1 \a
  attribute \src "dut.sv:3.24-3.25"
  wire width 4 input 2 \b
  attribute \src "dut.sv:4.22-4.23"
  wire width 4 output 3 \c
  attribute \src "dut.sv:6.3-9.6"
  wire width 4 $0\c
  wire width 4 $auto$process.cpp:5281:create_compound_op_cell$35
  attribute \src "dut.sv:8.4-8.12"
  cell $sshr $sshr$dut.sv:8$36
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 4
    connect \A \a
    connect \B \b
    connect \Y $auto$process.cpp:5281:create_compound_op_cell$35
  end
  attribute \src "dut.sv:6.3-9.6"
  process $proc$dut.sv:6$34
    assign $0\c \c
    assign $0\c \a
    assign $0\c $auto$process.cpp:5281:create_compound_op_cell$35
    sync always
      update \c $0\c
  end
end
