("lab4_1bit_tristatebuffer:/\tlab4_1bit_tristatebuffer ece4740 schematic" (("open" (nil hierarchy "/{ece4740 lab4_1bit_tristatebuffer schematic }:r"))) (((-2.8125 -5.2625) (12.125 -1.10625)) "r" "Schematics XL" 48))("lab4_1bit_tristatebuffer:/\tlab4_1bit_tristatebuffer ece4740 layout" (("open" (nil hierarchy "/{ece4740 lab4_1bit_tristatebuffer layout }:a"))) (((-3.437 -0.0425) (4.6275 3.7575)) "a" "Virtuoso XL" 38))("lab4_2_1_mux:/\tlab4_2_1_mux ece4740 schematic" (("open" (nil hierarchy "/{ece4740 lab4_2_1_mux schematic }:r"))) (((-0.8 -3.55625) (6.3625 0.05625)) "r" "Schematics XL" 44))("lab4_2_1_mux:/\tlab4_2_1_mux ece4740 layout" (("open" (nil hierarchy "/{ece4740 lab4_2_1_mux layout }:a"))) (((0.251 0.7295) (5.055 3.16)) "a" "Virtuoso XL" 43))("lab4_alu:/\tlab4_alu ece4740 layout" (("open" (nil hierarchy "/{ece4740 lab4_alu layout }:a"))) (((-0.1505 4.355) (14.0705 11.056)) "a" "Virtuoso XL" 31))("lab3_dff_onecell:/\tlab3_dff_onecell ece4740 schematic" (("open" (nil hierarchy "/{ece4740 lab3_dff_onecell schematic }:r"))) (((-3.09375 -10.16875) (16.63125 1.00625)) "r" "Schematics XL" 50))("lab3_dff_onecell:/\tlab3_dff_onecell ece4740 layout" (("open" (nil hierarchy "/{ece4740 lab3_dff_onecell layout }:a"))) (((-3.722 0.205) (4.3815 4.0235)) "a" "Virtuoso XL" 49))("lab4_adder_1bit:/\tlab4_adder_1bit ece4740 schematic" (("open" (nil hierarchy "/{ece4740 lab4_adder_1bit schematic }:r"))) (((0.40625 -5.04375) (14.71875 2.175)) "r" "Schematics XL" 51))("lab4_adder_1bit:/\tlab4_adder_1bit ece4740 layout" (("open" (nil hierarchy "/{ece4740 lab4_adder_1bit layout }:a"))) (((0.1895 -0.5785) (9.2305 3.6815)) "a" "Virtuoso XL" 49))("lab4_alu:/\tlab4_alu ece4740 schematic" (("open" (nil hierarchy "/{ece4740 lab4_alu schematic }:r"))) (((-15.8 -21.04375) (29.0375 1.56875)) "r" "Schematics XL" 33))