{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.09767,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.09942,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.00232879,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.00107068,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.000362661,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.00107068,
	"finish__design__instance__count__class:buffer": 3,
	"finish__design__instance__area__class:buffer": 3.458,
	"finish__design__instance__count__class:clock_buffer": 3,
	"finish__design__instance__area__class:clock_buffer": 3.99,
	"finish__design__instance__count__class:timing_repair_buffer": 26,
	"finish__design__instance__area__class:timing_repair_buffer": 20.748,
	"finish__design__instance__count__class:inverter": 2,
	"finish__design__instance__area__class:inverter": 1.596,
	"finish__design__instance__count__class:sequential_cell": 8,
	"finish__design__instance__area__class:sequential_cell": 36.176,
	"finish__design__instance__count__class:multi_input_combinational_cell": 47,
	"finish__design__instance__area__class:multi_input_combinational_cell": 53.732,
	"finish__design__instance__count": 89,
	"finish__design__instance__area": 119.7,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 0.606357,
	"finish__clock__skew__setup": 0.000326426,
	"finish__clock__skew__hold": 0.000326426,
	"finish__timing__drv__max_slew_limit": 0.857677,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.903677,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.000102959,
	"finish__power__switching__total": 3.90077e-05,
	"finish__power__leakage__total": 2.62069e-06,
	"finish__power__total": 0.000144587,
	"finish__design__io": 29,
	"finish__design__die__area": 1090.98,
	"finish__design__core__area": 904.932,
	"finish__design__instance__count": 131,
	"finish__design__instance__area": 130.872,
	"finish__design__instance__count__stdcell": 131,
	"finish__design__instance__area__stdcell": 130.872,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.144621,
	"finish__design__instance__utilization__stdcell": 0.144621,
	"finish__design__rows": 21,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 21,
	"finish__design__sites": 3402,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 3402,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}