
RTOS3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00003700  00080000  00080000  00010000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000974  20070000  00083700  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  2 .bss          0000ba88  20070974  00084074  00020974  2**2
                  ALLOC
  3 .stack        00002004  2007c3fc  0008fafc  00020974  2**0
                  ALLOC
  4 .ARM.attributes 00000029  00000000  00000000  00020974  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  0002099d  2**0
                  CONTENTS, READONLY
  6 .debug_info   0001ca64  00000000  00000000  000209f6  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00004071  00000000  00000000  0003d45a  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    0000830c  00000000  00000000  000414cb  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000d98  00000000  00000000  000497d7  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000f20  00000000  00000000  0004a56f  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  00009cb5  00000000  00000000  0004b48f  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   00014aff  00000000  00000000  00055144  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0006d111  00000000  00000000  00069c43  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00002788  00000000  00000000  000d6d54  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <exception_table>:
   80000:	00 e4 07 20 b1 21 08 00 ad 21 08 00 ad 21 08 00     ... .!...!...!..
   80010:	ad 21 08 00 ad 21 08 00 ad 21 08 00 00 00 00 00     .!...!...!......
	...
   8002c:	51 05 08 00 ad 21 08 00 00 00 00 00 f1 05 08 00     Q....!..........
   8003c:	39 06 08 00 ad 21 08 00 ad 21 08 00 ad 21 08 00     9....!...!...!..
   8004c:	ad 21 08 00 ad 21 08 00 ad 21 08 00 ad 21 08 00     .!...!...!...!..
   8005c:	ad 21 08 00 ad 21 08 00 ad 21 08 00 00 00 00 00     .!...!...!......
   8006c:	55 20 08 00 69 20 08 00 7d 20 08 00 91 20 08 00     U ..i ..} ... ..
	...
   80084:	ad 21 08 00 ad 21 08 00 ad 21 08 00 ad 21 08 00     .!...!...!...!..
   80094:	ad 21 08 00 ad 21 08 00 ad 21 08 00 ad 21 08 00     .!...!...!...!..
   800a4:	00 00 00 00 ad 21 08 00 ad 21 08 00 ad 21 08 00     .....!...!...!..
   800b4:	ad 21 08 00 ad 21 08 00 ad 21 08 00 ad 21 08 00     .!...!...!...!..
   800c4:	ad 21 08 00 ad 21 08 00 ad 21 08 00 ad 21 08 00     .!...!...!...!..
   800d4:	ad 21 08 00 ad 21 08 00 ad 21 08 00 ad 21 08 00     .!...!...!...!..
   800e4:	ad 21 08 00 ad 21 08 00 ad 21 08 00 ad 21 08 00     .!...!...!...!..

000800f4 <__do_global_dtors_aux>:
   800f4:	b510      	push	{r4, lr}
   800f6:	4c05      	ldr	r4, [pc, #20]	; (8010c <__do_global_dtors_aux+0x18>)
   800f8:	7823      	ldrb	r3, [r4, #0]
   800fa:	b933      	cbnz	r3, 8010a <__do_global_dtors_aux+0x16>
   800fc:	4b04      	ldr	r3, [pc, #16]	; (80110 <__do_global_dtors_aux+0x1c>)
   800fe:	b113      	cbz	r3, 80106 <__do_global_dtors_aux+0x12>
   80100:	4804      	ldr	r0, [pc, #16]	; (80114 <__do_global_dtors_aux+0x20>)
   80102:	f3af 8000 	nop.w
   80106:	2301      	movs	r3, #1
   80108:	7023      	strb	r3, [r4, #0]
   8010a:	bd10      	pop	{r4, pc}
   8010c:	20070974 	.word	0x20070974
   80110:	00000000 	.word	0x00000000
   80114:	00083700 	.word	0x00083700

00080118 <frame_dummy>:
   80118:	4b0c      	ldr	r3, [pc, #48]	; (8014c <frame_dummy+0x34>)
   8011a:	b143      	cbz	r3, 8012e <frame_dummy+0x16>
   8011c:	480c      	ldr	r0, [pc, #48]	; (80150 <frame_dummy+0x38>)
   8011e:	b510      	push	{r4, lr}
   80120:	490c      	ldr	r1, [pc, #48]	; (80154 <frame_dummy+0x3c>)
   80122:	f3af 8000 	nop.w
   80126:	480c      	ldr	r0, [pc, #48]	; (80158 <frame_dummy+0x40>)
   80128:	6803      	ldr	r3, [r0, #0]
   8012a:	b923      	cbnz	r3, 80136 <frame_dummy+0x1e>
   8012c:	bd10      	pop	{r4, pc}
   8012e:	480a      	ldr	r0, [pc, #40]	; (80158 <frame_dummy+0x40>)
   80130:	6803      	ldr	r3, [r0, #0]
   80132:	b933      	cbnz	r3, 80142 <frame_dummy+0x2a>
   80134:	4770      	bx	lr
   80136:	4b09      	ldr	r3, [pc, #36]	; (8015c <frame_dummy+0x44>)
   80138:	2b00      	cmp	r3, #0
   8013a:	d0f7      	beq.n	8012c <frame_dummy+0x14>
   8013c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   80140:	4718      	bx	r3
   80142:	4b06      	ldr	r3, [pc, #24]	; (8015c <frame_dummy+0x44>)
   80144:	2b00      	cmp	r3, #0
   80146:	d0f5      	beq.n	80134 <frame_dummy+0x1c>
   80148:	4718      	bx	r3
   8014a:	bf00      	nop
   8014c:	00000000 	.word	0x00000000
   80150:	00083700 	.word	0x00083700
   80154:	20070978 	.word	0x20070978
   80158:	00083700 	.word	0x00083700
   8015c:	00000000 	.word	0x00000000

00080160 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
   80160:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int nChars = 0;

	if (file != 0) {
   80164:	b980      	cbnz	r0, 80188 <_read+0x28>
   80166:	460c      	mov	r4, r1
   80168:	4690      	mov	r8, r2
		return -1;
	}

	for (; len > 0; --len) {
   8016a:	2a00      	cmp	r2, #0
   8016c:	dd0f      	ble.n	8018e <_read+0x2e>
   8016e:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
   80170:	4e08      	ldr	r6, [pc, #32]	; (80194 <_read+0x34>)
   80172:	4d09      	ldr	r5, [pc, #36]	; (80198 <_read+0x38>)
   80174:	6830      	ldr	r0, [r6, #0]
   80176:	4621      	mov	r1, r4
   80178:	682b      	ldr	r3, [r5, #0]
   8017a:	4798      	blx	r3
		ptr++;
   8017c:	3401      	adds	r4, #1
	for (; len > 0; --len) {
   8017e:	42bc      	cmp	r4, r7
   80180:	d1f8      	bne.n	80174 <_read+0x14>
		nChars++;
	}
	return nChars;
}
   80182:	4640      	mov	r0, r8
   80184:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
   80188:	f04f 38ff 	mov.w	r8, #4294967295
   8018c:	e7f9      	b.n	80182 <_read+0x22>
	for (; len > 0; --len) {
   8018e:	4680      	mov	r8, r0
   80190:	e7f7      	b.n	80182 <_read+0x22>
   80192:	bf00      	nop
   80194:	2007c390 	.word	0x2007c390
   80198:	2007c388 	.word	0x2007c388

0008019c <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
   8019c:	3801      	subs	r0, #1
   8019e:	2802      	cmp	r0, #2
   801a0:	d815      	bhi.n	801ce <_write+0x32>
{
   801a2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   801a6:	460e      	mov	r6, r1
   801a8:	4614      	mov	r4, r2
		return -1;
	}

	for (; len != 0; --len) {
   801aa:	b19a      	cbz	r2, 801d4 <_write+0x38>
   801ac:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
   801ae:	f8df 8038 	ldr.w	r8, [pc, #56]	; 801e8 <_write+0x4c>
   801b2:	4f0c      	ldr	r7, [pc, #48]	; (801e4 <_write+0x48>)
   801b4:	f8d8 0000 	ldr.w	r0, [r8]
   801b8:	f815 1b01 	ldrb.w	r1, [r5], #1
   801bc:	683b      	ldr	r3, [r7, #0]
   801be:	4798      	blx	r3
   801c0:	2800      	cmp	r0, #0
   801c2:	db0a      	blt.n	801da <_write+0x3e>
   801c4:	1ba8      	subs	r0, r5, r6
	for (; len != 0; --len) {
   801c6:	3c01      	subs	r4, #1
   801c8:	d1f4      	bne.n	801b4 <_write+0x18>
   801ca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
   801ce:	f04f 30ff 	mov.w	r0, #4294967295
   801d2:	4770      	bx	lr
	for (; len != 0; --len) {
   801d4:	4610      	mov	r0, r2
   801d6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			return -1;
   801da:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
   801de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   801e2:	bf00      	nop
   801e4:	2007c38c 	.word	0x2007c38c
   801e8:	2007c390 	.word	0x2007c390

000801ec <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
   801ec:	6943      	ldr	r3, [r0, #20]
   801ee:	f013 0f02 	tst.w	r3, #2
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
   801f2:	bf1d      	ittte	ne
   801f4:	f3c1 0108 	ubfxne	r1, r1, #0, #9
   801f8:	61c1      	strne	r1, [r0, #28]
	return 0;
   801fa:	2000      	movne	r0, #0
		return 1;
   801fc:	2001      	moveq	r0, #1
}
   801fe:	4770      	bx	lr

00080200 <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
   80200:	6943      	ldr	r3, [r0, #20]
   80202:	f013 0f01 	tst.w	r3, #1
   80206:	d005      	beq.n	80214 <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
   80208:	6983      	ldr	r3, [r0, #24]
   8020a:	f3c3 0308 	ubfx	r3, r3, #0, #9
   8020e:	600b      	str	r3, [r1, #0]

	return 0;
   80210:	2000      	movs	r0, #0
   80212:	4770      	bx	lr
		return 1;
   80214:	2001      	movs	r0, #1
}
   80216:	4770      	bx	lr

00080218 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
   80218:	b5f0      	push	{r4, r5, r6, r7, lr}
   8021a:	b083      	sub	sp, #12
   8021c:	4604      	mov	r4, r0
   8021e:	460d      	mov	r5, r1
	uint32_t val = 0;
   80220:	2300      	movs	r3, #0
   80222:	9301      	str	r3, [sp, #4]

	/* Avoid Cppcheck Warning */
	UNUSED(val);

#ifdef UART
	if (UART == (Uart*)p_usart) {
   80224:	4b20      	ldr	r3, [pc, #128]	; (802a8 <usart_serial_getchar+0x90>)
   80226:	4298      	cmp	r0, r3
   80228:	d00d      	beq.n	80246 <usart_serial_getchar+0x2e>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   8022a:	4b20      	ldr	r3, [pc, #128]	; (802ac <usart_serial_getchar+0x94>)
   8022c:	4298      	cmp	r0, r3
   8022e:	d012      	beq.n	80256 <usart_serial_getchar+0x3e>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   80230:	4b1f      	ldr	r3, [pc, #124]	; (802b0 <usart_serial_getchar+0x98>)
   80232:	4298      	cmp	r0, r3
   80234:	d019      	beq.n	8026a <usart_serial_getchar+0x52>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   80236:	4b1f      	ldr	r3, [pc, #124]	; (802b4 <usart_serial_getchar+0x9c>)
   80238:	429c      	cmp	r4, r3
   8023a:	d020      	beq.n	8027e <usart_serial_getchar+0x66>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   8023c:	4b1e      	ldr	r3, [pc, #120]	; (802b8 <usart_serial_getchar+0xa0>)
   8023e:	429c      	cmp	r4, r3
   80240:	d027      	beq.n	80292 <usart_serial_getchar+0x7a>
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
   80242:	b003      	add	sp, #12
   80244:	bdf0      	pop	{r4, r5, r6, r7, pc}
		while (uart_read((Uart*)p_usart, data));
   80246:	461f      	mov	r7, r3
   80248:	4e1c      	ldr	r6, [pc, #112]	; (802bc <usart_serial_getchar+0xa4>)
   8024a:	4629      	mov	r1, r5
   8024c:	4638      	mov	r0, r7
   8024e:	47b0      	blx	r6
   80250:	2800      	cmp	r0, #0
   80252:	d1fa      	bne.n	8024a <usart_serial_getchar+0x32>
   80254:	e7ef      	b.n	80236 <usart_serial_getchar+0x1e>
		while (usart_read(p_usart, &val));
   80256:	461f      	mov	r7, r3
   80258:	4e19      	ldr	r6, [pc, #100]	; (802c0 <usart_serial_getchar+0xa8>)
   8025a:	a901      	add	r1, sp, #4
   8025c:	4638      	mov	r0, r7
   8025e:	47b0      	blx	r6
   80260:	2800      	cmp	r0, #0
   80262:	d1fa      	bne.n	8025a <usart_serial_getchar+0x42>
		*data = (uint8_t)(val & 0xFF);
   80264:	9b01      	ldr	r3, [sp, #4]
   80266:	702b      	strb	r3, [r5, #0]
   80268:	e7e8      	b.n	8023c <usart_serial_getchar+0x24>
		while (usart_read(p_usart, &val));
   8026a:	461e      	mov	r6, r3
   8026c:	4c14      	ldr	r4, [pc, #80]	; (802c0 <usart_serial_getchar+0xa8>)
   8026e:	a901      	add	r1, sp, #4
   80270:	4630      	mov	r0, r6
   80272:	47a0      	blx	r4
   80274:	2800      	cmp	r0, #0
   80276:	d1fa      	bne.n	8026e <usart_serial_getchar+0x56>
		*data = (uint8_t)(val & 0xFF);
   80278:	9b01      	ldr	r3, [sp, #4]
   8027a:	702b      	strb	r3, [r5, #0]
   8027c:	e7e1      	b.n	80242 <usart_serial_getchar+0x2a>
		while (usart_read(p_usart, &val));
   8027e:	461e      	mov	r6, r3
   80280:	4c0f      	ldr	r4, [pc, #60]	; (802c0 <usart_serial_getchar+0xa8>)
   80282:	a901      	add	r1, sp, #4
   80284:	4630      	mov	r0, r6
   80286:	47a0      	blx	r4
   80288:	2800      	cmp	r0, #0
   8028a:	d1fa      	bne.n	80282 <usart_serial_getchar+0x6a>
		*data = (uint8_t)(val & 0xFF);
   8028c:	9b01      	ldr	r3, [sp, #4]
   8028e:	702b      	strb	r3, [r5, #0]
   80290:	e7d7      	b.n	80242 <usart_serial_getchar+0x2a>
		while (usart_read(p_usart, &val));
   80292:	461e      	mov	r6, r3
   80294:	4c0a      	ldr	r4, [pc, #40]	; (802c0 <usart_serial_getchar+0xa8>)
   80296:	a901      	add	r1, sp, #4
   80298:	4630      	mov	r0, r6
   8029a:	47a0      	blx	r4
   8029c:	2800      	cmp	r0, #0
   8029e:	d1fa      	bne.n	80296 <usart_serial_getchar+0x7e>
		*data = (uint8_t)(val & 0xFF);
   802a0:	9b01      	ldr	r3, [sp, #4]
   802a2:	702b      	strb	r3, [r5, #0]
}
   802a4:	e7cd      	b.n	80242 <usart_serial_getchar+0x2a>
   802a6:	bf00      	nop
   802a8:	400e0800 	.word	0x400e0800
   802ac:	40098000 	.word	0x40098000
   802b0:	4009c000 	.word	0x4009c000
   802b4:	400a0000 	.word	0x400a0000
   802b8:	400a4000 	.word	0x400a4000
   802bc:	0008041f 	.word	0x0008041f
   802c0:	00080201 	.word	0x00080201

000802c4 <usart_serial_putchar>:
{
   802c4:	b570      	push	{r4, r5, r6, lr}
   802c6:	460c      	mov	r4, r1
	if (UART == (Uart*)p_usart) {
   802c8:	4b1e      	ldr	r3, [pc, #120]	; (80344 <usart_serial_putchar+0x80>)
   802ca:	4298      	cmp	r0, r3
   802cc:	d00d      	beq.n	802ea <usart_serial_putchar+0x26>
	if (USART0 == p_usart) {
   802ce:	4b1e      	ldr	r3, [pc, #120]	; (80348 <usart_serial_putchar+0x84>)
   802d0:	4298      	cmp	r0, r3
   802d2:	d013      	beq.n	802fc <usart_serial_putchar+0x38>
	if (USART1 == p_usart) {
   802d4:	4b1d      	ldr	r3, [pc, #116]	; (8034c <usart_serial_putchar+0x88>)
   802d6:	4298      	cmp	r0, r3
   802d8:	d019      	beq.n	8030e <usart_serial_putchar+0x4a>
	if (USART2 == p_usart) {
   802da:	4b1d      	ldr	r3, [pc, #116]	; (80350 <usart_serial_putchar+0x8c>)
   802dc:	4298      	cmp	r0, r3
   802de:	d01f      	beq.n	80320 <usart_serial_putchar+0x5c>
	if (USART3 == p_usart) {
   802e0:	4b1c      	ldr	r3, [pc, #112]	; (80354 <usart_serial_putchar+0x90>)
   802e2:	4298      	cmp	r0, r3
   802e4:	d025      	beq.n	80332 <usart_serial_putchar+0x6e>
	return 0;
   802e6:	2000      	movs	r0, #0
}
   802e8:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
   802ea:	461e      	mov	r6, r3
   802ec:	4d1a      	ldr	r5, [pc, #104]	; (80358 <usart_serial_putchar+0x94>)
   802ee:	4621      	mov	r1, r4
   802f0:	4630      	mov	r0, r6
   802f2:	47a8      	blx	r5
   802f4:	2800      	cmp	r0, #0
   802f6:	d1fa      	bne.n	802ee <usart_serial_putchar+0x2a>
		return 1;
   802f8:	2001      	movs	r0, #1
   802fa:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
   802fc:	461e      	mov	r6, r3
   802fe:	4d17      	ldr	r5, [pc, #92]	; (8035c <usart_serial_putchar+0x98>)
   80300:	4621      	mov	r1, r4
   80302:	4630      	mov	r0, r6
   80304:	47a8      	blx	r5
   80306:	2800      	cmp	r0, #0
   80308:	d1fa      	bne.n	80300 <usart_serial_putchar+0x3c>
		return 1;
   8030a:	2001      	movs	r0, #1
   8030c:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
   8030e:	461e      	mov	r6, r3
   80310:	4d12      	ldr	r5, [pc, #72]	; (8035c <usart_serial_putchar+0x98>)
   80312:	4621      	mov	r1, r4
   80314:	4630      	mov	r0, r6
   80316:	47a8      	blx	r5
   80318:	2800      	cmp	r0, #0
   8031a:	d1fa      	bne.n	80312 <usart_serial_putchar+0x4e>
		return 1;
   8031c:	2001      	movs	r0, #1
   8031e:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
   80320:	461e      	mov	r6, r3
   80322:	4d0e      	ldr	r5, [pc, #56]	; (8035c <usart_serial_putchar+0x98>)
   80324:	4621      	mov	r1, r4
   80326:	4630      	mov	r0, r6
   80328:	47a8      	blx	r5
   8032a:	2800      	cmp	r0, #0
   8032c:	d1fa      	bne.n	80324 <usart_serial_putchar+0x60>
		return 1;
   8032e:	2001      	movs	r0, #1
   80330:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
   80332:	461e      	mov	r6, r3
   80334:	4d09      	ldr	r5, [pc, #36]	; (8035c <usart_serial_putchar+0x98>)
   80336:	4621      	mov	r1, r4
   80338:	4630      	mov	r0, r6
   8033a:	47a8      	blx	r5
   8033c:	2800      	cmp	r0, #0
   8033e:	d1fa      	bne.n	80336 <usart_serial_putchar+0x72>
		return 1;
   80340:	2001      	movs	r0, #1
   80342:	bd70      	pop	{r4, r5, r6, pc}
   80344:	400e0800 	.word	0x400e0800
   80348:	40098000 	.word	0x40098000
   8034c:	4009c000 	.word	0x4009c000
   80350:	400a0000 	.word	0x400a0000
   80354:	400a4000 	.word	0x400a4000
   80358:	0008040f 	.word	0x0008040f
   8035c:	000801ed 	.word	0x000801ed

00080360 <console_init>:

/**
 *  Configure and initialize the Console UART.
 */
void console_init()
{
   80360:	b530      	push	{r4, r5, lr}
   80362:	b085      	sub	sp, #20
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
   80364:	4c11      	ldr	r4, [pc, #68]	; (803ac <console_init+0x4c>)
   80366:	4b12      	ldr	r3, [pc, #72]	; (803b0 <console_init+0x50>)
   80368:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
   8036a:	4a12      	ldr	r2, [pc, #72]	; (803b4 <console_init+0x54>)
   8036c:	4b12      	ldr	r3, [pc, #72]	; (803b8 <console_init+0x58>)
   8036e:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
   80370:	4a12      	ldr	r2, [pc, #72]	; (803bc <console_init+0x5c>)
   80372:	4b13      	ldr	r3, [pc, #76]	; (803c0 <console_init+0x60>)
   80374:	601a      	str	r2, [r3, #0]
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
   80376:	4b13      	ldr	r3, [pc, #76]	; (803c4 <console_init+0x64>)
   80378:	9301      	str	r3, [sp, #4]
	uart_settings.ul_baudrate = opt->baudrate;
   8037a:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
   8037e:	9302      	str	r3, [sp, #8]
	uart_settings.ul_mode = opt->paritytype;
   80380:	f44f 6300 	mov.w	r3, #2048	; 0x800
   80384:	9303      	str	r3, [sp, #12]
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
   80386:	2008      	movs	r0, #8
   80388:	4b0f      	ldr	r3, [pc, #60]	; (803c8 <console_init+0x68>)
   8038a:	4798      	blx	r3
		uart_init((Uart*)p_usart, &uart_settings);
   8038c:	a901      	add	r1, sp, #4
   8038e:	4620      	mov	r0, r4
   80390:	4b0e      	ldr	r3, [pc, #56]	; (803cc <console_init+0x6c>)
   80392:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
   80394:	4d0e      	ldr	r5, [pc, #56]	; (803d0 <console_init+0x70>)
   80396:	682b      	ldr	r3, [r5, #0]
   80398:	2100      	movs	r1, #0
   8039a:	6898      	ldr	r0, [r3, #8]
   8039c:	4c0d      	ldr	r4, [pc, #52]	; (803d4 <console_init+0x74>)
   8039e:	47a0      	blx	r4
	setbuf(stdin, NULL);
   803a0:	682b      	ldr	r3, [r5, #0]
   803a2:	2100      	movs	r1, #0
   803a4:	6858      	ldr	r0, [r3, #4]
   803a6:	47a0      	blx	r4
		.stopbits   = CONF_UART_STOP_BITS
	};
	
	
	stdio_serial_init(CONF_UART, &usart_serial_options);
}
   803a8:	b005      	add	sp, #20
   803aa:	bd30      	pop	{r4, r5, pc}
   803ac:	400e0800 	.word	0x400e0800
   803b0:	2007c390 	.word	0x2007c390
   803b4:	000802c5 	.word	0x000802c5
   803b8:	2007c38c 	.word	0x2007c38c
   803bc:	00080219 	.word	0x00080219
   803c0:	2007c388 	.word	0x2007c388
   803c4:	0501bd00 	.word	0x0501bd00
   803c8:	0008218d 	.word	0x0008218d
   803cc:	000803d9 	.word	0x000803d9
   803d0:	20070134 	.word	0x20070134
   803d4:	00082695 	.word	0x00082695

000803d8 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
   803d8:	b410      	push	{r4}
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
   803da:	23ac      	movs	r3, #172	; 0xac
   803dc:	6003      	str	r3, [r0, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
   803de:	680b      	ldr	r3, [r1, #0]
   803e0:	684a      	ldr	r2, [r1, #4]
   803e2:	fbb3 f3f2 	udiv	r3, r3, r2
   803e6:	091b      	lsrs	r3, r3, #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
   803e8:	1e5c      	subs	r4, r3, #1
   803ea:	f64f 72fe 	movw	r2, #65534	; 0xfffe
   803ee:	4294      	cmp	r4, r2
   803f0:	d80b      	bhi.n	8040a <uart_init+0x32>
		return 1;

	p_uart->UART_BRGR = cd;
   803f2:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
   803f4:	688b      	ldr	r3, [r1, #8]
   803f6:	6043      	str	r3, [r0, #4]

#if (!SAMV71 && !SAMV70 && !SAME70 && !SAMS70)
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
   803f8:	f240 2302 	movw	r3, #514	; 0x202
   803fc:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
   80400:	2350      	movs	r3, #80	; 0x50
   80402:	6003      	str	r3, [r0, #0]

	return 0;
   80404:	2000      	movs	r0, #0
}
   80406:	bc10      	pop	{r4}
   80408:	4770      	bx	lr
		return 1;
   8040a:	2001      	movs	r0, #1
   8040c:	e7fb      	b.n	80406 <uart_init+0x2e>

0008040e <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
   8040e:	6943      	ldr	r3, [r0, #20]
   80410:	f013 0f02 	tst.w	r3, #2
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
   80414:	bf1a      	itte	ne
   80416:	61c1      	strne	r1, [r0, #28]
	return 0;
   80418:	2000      	movne	r0, #0
		return 1;
   8041a:	2001      	moveq	r0, #1
}
   8041c:	4770      	bx	lr

0008041e <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
   8041e:	6943      	ldr	r3, [r0, #20]
   80420:	f013 0f01 	tst.w	r3, #1
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
   80424:	bf1d      	ittte	ne
   80426:	6983      	ldrne	r3, [r0, #24]
   80428:	700b      	strbne	r3, [r1, #0]
	return 0;
   8042a:	2000      	movne	r0, #0
		return 1;
   8042c:	2001      	moveq	r0, #1
}
   8042e:	4770      	bx	lr

00080430 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
   80430:	f100 0308 	add.w	r3, r0, #8
   80434:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
   80436:	f04f 32ff 	mov.w	r2, #4294967295
   8043a:	6082      	str	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
   8043c:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
   8043e:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
   80440:	2300      	movs	r3, #0
   80442:	6003      	str	r3, [r0, #0]
   80444:	4770      	bx	lr

00080446 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
   80446:	2300      	movs	r3, #0
   80448:	6103      	str	r3, [r0, #16]
   8044a:	4770      	bx	lr

0008044c <vListInsertEnd>:
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
   8044c:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
   8044e:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
   80450:	689a      	ldr	r2, [r3, #8]
   80452:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
   80454:	689a      	ldr	r2, [r3, #8]
   80456:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
   80458:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
   8045a:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
   8045c:	6803      	ldr	r3, [r0, #0]
   8045e:	3301      	adds	r3, #1
   80460:	6003      	str	r3, [r0, #0]
   80462:	4770      	bx	lr

00080464 <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
   80464:	b430      	push	{r4, r5}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
   80466:	680d      	ldr	r5, [r1, #0]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
   80468:	f1b5 3fff 	cmp.w	r5, #4294967295
   8046c:	d002      	beq.n	80474 <vListInsert+0x10>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
   8046e:	f100 0208 	add.w	r2, r0, #8
   80472:	e002      	b.n	8047a <vListInsert+0x16>
		pxIterator = pxList->xListEnd.pxPrevious;
   80474:	6902      	ldr	r2, [r0, #16]
   80476:	e004      	b.n	80482 <vListInsert+0x1e>
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
   80478:	461a      	mov	r2, r3
   8047a:	6853      	ldr	r3, [r2, #4]
   8047c:	681c      	ldr	r4, [r3, #0]
   8047e:	42a5      	cmp	r5, r4
   80480:	d2fa      	bcs.n	80478 <vListInsert+0x14>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
   80482:	6853      	ldr	r3, [r2, #4]
   80484:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
   80486:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
   80488:	608a      	str	r2, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
   8048a:	6051      	str	r1, [r2, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
   8048c:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
   8048e:	6803      	ldr	r3, [r0, #0]
   80490:	3301      	adds	r3, #1
   80492:	6003      	str	r3, [r0, #0]
}
   80494:	bc30      	pop	{r4, r5}
   80496:	4770      	bx	lr

00080498 <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
   80498:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
   8049a:	6842      	ldr	r2, [r0, #4]
   8049c:	6881      	ldr	r1, [r0, #8]
   8049e:	6091      	str	r1, [r2, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
   804a0:	6882      	ldr	r2, [r0, #8]
   804a2:	6841      	ldr	r1, [r0, #4]
   804a4:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
   804a6:	685a      	ldr	r2, [r3, #4]
   804a8:	4290      	cmp	r0, r2
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
   804aa:	bf04      	itt	eq
   804ac:	6882      	ldreq	r2, [r0, #8]
   804ae:	605a      	streq	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
   804b0:	2200      	movs	r2, #0
   804b2:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
   804b4:	681a      	ldr	r2, [r3, #0]
   804b6:	3a01      	subs	r2, #1
   804b8:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
   804ba:	6818      	ldr	r0, [r3, #0]
}
   804bc:	4770      	bx	lr
	...

000804c0 <prvTaskExitError>:
	return pxTopOfStack;
}
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
   804c0:	b082      	sub	sp, #8
volatile uint32_t ulDummy = 0UL;
   804c2:	2300      	movs	r3, #0
   804c4:	9301      	str	r3, [sp, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
   804c6:	4b0d      	ldr	r3, [pc, #52]	; (804fc <prvTaskExitError+0x3c>)
   804c8:	681b      	ldr	r3, [r3, #0]
   804ca:	f1b3 3fff 	cmp.w	r3, #4294967295
   804ce:	d008      	beq.n	804e2 <prvTaskExitError+0x22>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
   804d0:	f04f 0340 	mov.w	r3, #64	; 0x40
   804d4:	f383 8811 	msr	BASEPRI, r3
   804d8:	f3bf 8f6f 	isb	sy
   804dc:	f3bf 8f4f 	dsb	sy
   804e0:	e7fe      	b.n	804e0 <prvTaskExitError+0x20>
   804e2:	f04f 0340 	mov.w	r3, #64	; 0x40
   804e6:	f383 8811 	msr	BASEPRI, r3
   804ea:	f3bf 8f6f 	isb	sy
   804ee:	f3bf 8f4f 	dsb	sy
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
   804f2:	9b01      	ldr	r3, [sp, #4]
   804f4:	2b00      	cmp	r3, #0
   804f6:	d0fc      	beq.n	804f2 <prvTaskExitError+0x32>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
   804f8:	b002      	add	sp, #8
   804fa:	4770      	bx	lr
   804fc:	2007012c 	.word	0x2007012c

00080500 <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
   80500:	4806      	ldr	r0, [pc, #24]	; (8051c <prvPortStartFirstTask+0x1c>)
   80502:	6800      	ldr	r0, [r0, #0]
   80504:	6800      	ldr	r0, [r0, #0]
   80506:	f380 8808 	msr	MSP, r0
   8050a:	b662      	cpsie	i
   8050c:	b661      	cpsie	f
   8050e:	f3bf 8f4f 	dsb	sy
   80512:	f3bf 8f6f 	isb	sy
   80516:	df00      	svc	0
   80518:	bf00      	nop
   8051a:	0000      	.short	0x0000
   8051c:	e000ed08 	.word	0xe000ed08

00080520 <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
   80520:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
   80524:	f840 3c04 	str.w	r3, [r0, #-4]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
   80528:	f021 0101 	bic.w	r1, r1, #1
   8052c:	f840 1c08 	str.w	r1, [r0, #-8]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
   80530:	4b03      	ldr	r3, [pc, #12]	; (80540 <pxPortInitialiseStack+0x20>)
   80532:	f840 3c0c 	str.w	r3, [r0, #-12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
   80536:	f840 2c20 	str.w	r2, [r0, #-32]
}
   8053a:	3840      	subs	r0, #64	; 0x40
   8053c:	4770      	bx	lr
   8053e:	bf00      	nop
   80540:	000804c1 	.word	0x000804c1
	...

00080550 <SVC_Handler>:
	__asm volatile (
   80550:	4b07      	ldr	r3, [pc, #28]	; (80570 <pxCurrentTCBConst2>)
   80552:	6819      	ldr	r1, [r3, #0]
   80554:	6808      	ldr	r0, [r1, #0]
   80556:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   8055a:	f380 8809 	msr	PSP, r0
   8055e:	f3bf 8f6f 	isb	sy
   80562:	f04f 0000 	mov.w	r0, #0
   80566:	f380 8811 	msr	BASEPRI, r0
   8056a:	f04e 0e0d 	orr.w	lr, lr, #13
   8056e:	4770      	bx	lr

00080570 <pxCurrentTCBConst2>:
   80570:	2007c1a0 	.word	0x2007c1a0
   80574:	4770      	bx	lr
   80576:	bf00      	nop

00080578 <vPortEnterCritical>:
   80578:	f04f 0340 	mov.w	r3, #64	; 0x40
   8057c:	f383 8811 	msr	BASEPRI, r3
   80580:	f3bf 8f6f 	isb	sy
   80584:	f3bf 8f4f 	dsb	sy
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
   80588:	4a0a      	ldr	r2, [pc, #40]	; (805b4 <vPortEnterCritical+0x3c>)
   8058a:	6813      	ldr	r3, [r2, #0]
   8058c:	3301      	adds	r3, #1
   8058e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
   80590:	2b01      	cmp	r3, #1
   80592:	d10d      	bne.n	805b0 <vPortEnterCritical+0x38>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
   80594:	4b08      	ldr	r3, [pc, #32]	; (805b8 <vPortEnterCritical+0x40>)
   80596:	681b      	ldr	r3, [r3, #0]
   80598:	f013 0fff 	tst.w	r3, #255	; 0xff
   8059c:	d008      	beq.n	805b0 <vPortEnterCritical+0x38>
   8059e:	f04f 0340 	mov.w	r3, #64	; 0x40
   805a2:	f383 8811 	msr	BASEPRI, r3
   805a6:	f3bf 8f6f 	isb	sy
   805aa:	f3bf 8f4f 	dsb	sy
   805ae:	e7fe      	b.n	805ae <vPortEnterCritical+0x36>
   805b0:	4770      	bx	lr
   805b2:	bf00      	nop
   805b4:	2007012c 	.word	0x2007012c
   805b8:	e000ed04 	.word	0xe000ed04

000805bc <vPortExitCritical>:
}
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
	configASSERT( uxCriticalNesting );
   805bc:	4b09      	ldr	r3, [pc, #36]	; (805e4 <vPortExitCritical+0x28>)
   805be:	681b      	ldr	r3, [r3, #0]
   805c0:	b943      	cbnz	r3, 805d4 <vPortExitCritical+0x18>
   805c2:	f04f 0340 	mov.w	r3, #64	; 0x40
   805c6:	f383 8811 	msr	BASEPRI, r3
   805ca:	f3bf 8f6f 	isb	sy
   805ce:	f3bf 8f4f 	dsb	sy
   805d2:	e7fe      	b.n	805d2 <vPortExitCritical+0x16>
	uxCriticalNesting--;
   805d4:	3b01      	subs	r3, #1
   805d6:	4a03      	ldr	r2, [pc, #12]	; (805e4 <vPortExitCritical+0x28>)
   805d8:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
   805da:	b90b      	cbnz	r3, 805e0 <vPortExitCritical+0x24>
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
   805dc:	f383 8811 	msr	BASEPRI, r3
   805e0:	4770      	bx	lr
   805e2:	bf00      	nop
   805e4:	2007012c 	.word	0x2007012c
	...

000805f0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
   805f0:	f3ef 8009 	mrs	r0, PSP
   805f4:	f3bf 8f6f 	isb	sy
   805f8:	4b0d      	ldr	r3, [pc, #52]	; (80630 <pxCurrentTCBConst>)
   805fa:	681a      	ldr	r2, [r3, #0]
   805fc:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   80600:	6010      	str	r0, [r2, #0]
   80602:	e92d 4008 	stmdb	sp!, {r3, lr}
   80606:	f04f 0040 	mov.w	r0, #64	; 0x40
   8060a:	f380 8811 	msr	BASEPRI, r0
   8060e:	f000 ffd5 	bl	815bc <vTaskSwitchContext>
   80612:	f04f 0000 	mov.w	r0, #0
   80616:	f380 8811 	msr	BASEPRI, r0
   8061a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
   8061e:	6819      	ldr	r1, [r3, #0]
   80620:	6808      	ldr	r0, [r1, #0]
   80622:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   80626:	f380 8809 	msr	PSP, r0
   8062a:	f3bf 8f6f 	isb	sy
   8062e:	4770      	bx	lr

00080630 <pxCurrentTCBConst>:
   80630:	2007c1a0 	.word	0x2007c1a0
   80634:	4770      	bx	lr
   80636:	bf00      	nop

00080638 <SysTick_Handler>:
	);
}
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
   80638:	b508      	push	{r3, lr}
	__asm volatile
   8063a:	f04f 0340 	mov.w	r3, #64	; 0x40
   8063e:	f383 8811 	msr	BASEPRI, r3
   80642:	f3bf 8f6f 	isb	sy
   80646:	f3bf 8f4f 	dsb	sy
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
   8064a:	4b05      	ldr	r3, [pc, #20]	; (80660 <SysTick_Handler+0x28>)
   8064c:	4798      	blx	r3
   8064e:	b118      	cbz	r0, 80658 <SysTick_Handler+0x20>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
   80650:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   80654:	4b03      	ldr	r3, [pc, #12]	; (80664 <SysTick_Handler+0x2c>)
   80656:	601a      	str	r2, [r3, #0]
	__asm volatile
   80658:	2300      	movs	r3, #0
   8065a:	f383 8811 	msr	BASEPRI, r3
   8065e:	bd08      	pop	{r3, pc}
   80660:	0008131d 	.word	0x0008131d
   80664:	e000ed04 	.word	0xe000ed04

00080668 <vPortSetupTimerInterrupt>:
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
   80668:	4b05      	ldr	r3, [pc, #20]	; (80680 <vPortSetupTimerInterrupt+0x18>)
   8066a:	2200      	movs	r2, #0
   8066c:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
   8066e:	4905      	ldr	r1, [pc, #20]	; (80684 <vPortSetupTimerInterrupt+0x1c>)
   80670:	600a      	str	r2, [r1, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
   80672:	4905      	ldr	r1, [pc, #20]	; (80688 <vPortSetupTimerInterrupt+0x20>)
   80674:	4a05      	ldr	r2, [pc, #20]	; (8068c <vPortSetupTimerInterrupt+0x24>)
   80676:	6011      	str	r1, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
   80678:	2207      	movs	r2, #7
   8067a:	601a      	str	r2, [r3, #0]
   8067c:	4770      	bx	lr
   8067e:	bf00      	nop
   80680:	e000e010 	.word	0xe000e010
   80684:	e000e018 	.word	0xe000e018
   80688:	0001481f 	.word	0x0001481f
   8068c:	e000e014 	.word	0xe000e014

00080690 <xPortStartScheduler>:
{
   80690:	b510      	push	{r4, lr}
   80692:	b082      	sub	sp, #8
		ulOriginalPriority = *pucFirstUserPriorityRegister;
   80694:	4b29      	ldr	r3, [pc, #164]	; (8073c <xPortStartScheduler+0xac>)
   80696:	781a      	ldrb	r2, [r3, #0]
   80698:	b2d2      	uxtb	r2, r2
   8069a:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
   8069c:	22ff      	movs	r2, #255	; 0xff
   8069e:	701a      	strb	r2, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
   806a0:	781b      	ldrb	r3, [r3, #0]
   806a2:	b2db      	uxtb	r3, r3
   806a4:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
   806a8:	f89d 3003 	ldrb.w	r3, [sp, #3]
   806ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
   806b0:	4a23      	ldr	r2, [pc, #140]	; (80740 <xPortStartScheduler+0xb0>)
   806b2:	7013      	strb	r3, [r2, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
   806b4:	2207      	movs	r2, #7
   806b6:	4b23      	ldr	r3, [pc, #140]	; (80744 <xPortStartScheduler+0xb4>)
   806b8:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
   806ba:	f89d 3003 	ldrb.w	r3, [sp, #3]
   806be:	f013 0f80 	tst.w	r3, #128	; 0x80
   806c2:	d012      	beq.n	806ea <xPortStartScheduler+0x5a>
   806c4:	2306      	movs	r3, #6
   806c6:	e000      	b.n	806ca <xPortStartScheduler+0x3a>
   806c8:	460b      	mov	r3, r1
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
   806ca:	f89d 2003 	ldrb.w	r2, [sp, #3]
   806ce:	0052      	lsls	r2, r2, #1
   806d0:	b2d2      	uxtb	r2, r2
   806d2:	f88d 2003 	strb.w	r2, [sp, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
   806d6:	f89d 2003 	ldrb.w	r2, [sp, #3]
   806da:	1e59      	subs	r1, r3, #1
   806dc:	f012 0f80 	tst.w	r2, #128	; 0x80
   806e0:	d1f2      	bne.n	806c8 <xPortStartScheduler+0x38>
   806e2:	4a18      	ldr	r2, [pc, #96]	; (80744 <xPortStartScheduler+0xb4>)
   806e4:	6013      	str	r3, [r2, #0]
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == __NVIC_PRIO_BITS );
   806e6:	2b03      	cmp	r3, #3
   806e8:	d008      	beq.n	806fc <xPortStartScheduler+0x6c>
	__asm volatile
   806ea:	f04f 0340 	mov.w	r3, #64	; 0x40
   806ee:	f383 8811 	msr	BASEPRI, r3
   806f2:	f3bf 8f6f 	isb	sy
   806f6:	f3bf 8f4f 	dsb	sy
   806fa:	e7fe      	b.n	806fa <xPortStartScheduler+0x6a>
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
   806fc:	021b      	lsls	r3, r3, #8
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
   806fe:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
   80702:	4a10      	ldr	r2, [pc, #64]	; (80744 <xPortStartScheduler+0xb4>)
   80704:	6013      	str	r3, [r2, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
   80706:	9b01      	ldr	r3, [sp, #4]
   80708:	b2db      	uxtb	r3, r3
   8070a:	4a0c      	ldr	r2, [pc, #48]	; (8073c <xPortStartScheduler+0xac>)
   8070c:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
   8070e:	4b0e      	ldr	r3, [pc, #56]	; (80748 <xPortStartScheduler+0xb8>)
   80710:	681a      	ldr	r2, [r3, #0]
   80712:	f442 02e0 	orr.w	r2, r2, #7340032	; 0x700000
   80716:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
   80718:	681a      	ldr	r2, [r3, #0]
   8071a:	f042 42e0 	orr.w	r2, r2, #1879048192	; 0x70000000
   8071e:	601a      	str	r2, [r3, #0]
	vPortSetupTimerInterrupt();
   80720:	4b0a      	ldr	r3, [pc, #40]	; (8074c <xPortStartScheduler+0xbc>)
   80722:	4798      	blx	r3
	uxCriticalNesting = 0;
   80724:	2400      	movs	r4, #0
   80726:	4b0a      	ldr	r3, [pc, #40]	; (80750 <xPortStartScheduler+0xc0>)
   80728:	601c      	str	r4, [r3, #0]
	prvPortStartFirstTask();
   8072a:	4b0a      	ldr	r3, [pc, #40]	; (80754 <xPortStartScheduler+0xc4>)
   8072c:	4798      	blx	r3
	vTaskSwitchContext();
   8072e:	4b0a      	ldr	r3, [pc, #40]	; (80758 <xPortStartScheduler+0xc8>)
   80730:	4798      	blx	r3
	prvTaskExitError();
   80732:	4b0a      	ldr	r3, [pc, #40]	; (8075c <xPortStartScheduler+0xcc>)
   80734:	4798      	blx	r3
}
   80736:	4620      	mov	r0, r4
   80738:	b002      	add	sp, #8
   8073a:	bd10      	pop	{r4, pc}
   8073c:	e000e400 	.word	0xe000e400
   80740:	20070990 	.word	0x20070990
   80744:	20070994 	.word	0x20070994
   80748:	e000ed20 	.word	0xe000ed20
   8074c:	00080669 	.word	0x00080669
   80750:	2007012c 	.word	0x2007012c
   80754:	00080501 	.word	0x00080501
   80758:	000815bd 	.word	0x000815bd
   8075c:	000804c1 	.word	0x000804c1

00080760 <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
   80760:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
   80764:	2b0f      	cmp	r3, #15
   80766:	d90f      	bls.n	80788 <vPortValidateInterruptPriority+0x28>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
   80768:	4a10      	ldr	r2, [pc, #64]	; (807ac <vPortValidateInterruptPriority+0x4c>)
   8076a:	5c9b      	ldrb	r3, [r3, r2]
   8076c:	b2db      	uxtb	r3, r3
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
   8076e:	4a10      	ldr	r2, [pc, #64]	; (807b0 <vPortValidateInterruptPriority+0x50>)
   80770:	7812      	ldrb	r2, [r2, #0]
   80772:	429a      	cmp	r2, r3
   80774:	d908      	bls.n	80788 <vPortValidateInterruptPriority+0x28>
   80776:	f04f 0340 	mov.w	r3, #64	; 0x40
   8077a:	f383 8811 	msr	BASEPRI, r3
   8077e:	f3bf 8f6f 	isb	sy
   80782:	f3bf 8f4f 	dsb	sy
   80786:	e7fe      	b.n	80786 <vPortValidateInterruptPriority+0x26>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
   80788:	4b0a      	ldr	r3, [pc, #40]	; (807b4 <vPortValidateInterruptPriority+0x54>)
   8078a:	681b      	ldr	r3, [r3, #0]
   8078c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
   80790:	4a09      	ldr	r2, [pc, #36]	; (807b8 <vPortValidateInterruptPriority+0x58>)
   80792:	6812      	ldr	r2, [r2, #0]
   80794:	4293      	cmp	r3, r2
   80796:	d908      	bls.n	807aa <vPortValidateInterruptPriority+0x4a>
   80798:	f04f 0340 	mov.w	r3, #64	; 0x40
   8079c:	f383 8811 	msr	BASEPRI, r3
   807a0:	f3bf 8f6f 	isb	sy
   807a4:	f3bf 8f4f 	dsb	sy
   807a8:	e7fe      	b.n	807a8 <vPortValidateInterruptPriority+0x48>
   807aa:	4770      	bx	lr
   807ac:	e000e3f0 	.word	0xe000e3f0
   807b0:	20070990 	.word	0x20070990
   807b4:	e000ed0c 	.word	0xe000ed0c
   807b8:	20070994 	.word	0x20070994

000807bc <pvPortMalloc>:
static size_t xNextFreeByte = ( size_t ) 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
   807bc:	b538      	push	{r3, r4, r5, lr}
   807be:	4604      	mov	r4, r0
static uint8_t *pucAlignedHeap = NULL;

	/* Ensure that blocks are always aligned to the required number of bytes. */
	#if( portBYTE_ALIGNMENT != 1 )
	{
		if( xWantedSize & portBYTE_ALIGNMENT_MASK )
   807c0:	f010 0f07 	tst.w	r0, #7
		{
			/* Byte alignment required. */
			xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
   807c4:	bf1c      	itt	ne
   807c6:	f020 0407 	bicne.w	r4, r0, #7
   807ca:	3408      	addne	r4, #8
		}
	}
	#endif

	vTaskSuspendAll();
   807cc:	4b10      	ldr	r3, [pc, #64]	; (80810 <pvPortMalloc+0x54>)
   807ce:	4798      	blx	r3
	{
		if( pucAlignedHeap == NULL )
   807d0:	4b10      	ldr	r3, [pc, #64]	; (80814 <pvPortMalloc+0x58>)
   807d2:	681b      	ldr	r3, [r3, #0]
   807d4:	b18b      	cbz	r3, 807fa <pvPortMalloc+0x3e>
			/* Ensure the heap starts on a correctly aligned boundary. */
			pucAlignedHeap = ( uint8_t * ) ( ( ( portPOINTER_SIZE_TYPE ) &ucHeap[ portBYTE_ALIGNMENT ] ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
		}

		/* Check there is enough room left for the allocation. */
		if( ( ( xNextFreeByte + xWantedSize ) < configADJUSTED_HEAP_SIZE ) &&
   807d6:	4b10      	ldr	r3, [pc, #64]	; (80818 <pvPortMalloc+0x5c>)
   807d8:	681b      	ldr	r3, [r3, #0]
   807da:	441c      	add	r4, r3
   807dc:	f24b 72f7 	movw	r2, #47095	; 0xb7f7
   807e0:	4294      	cmp	r4, r2
   807e2:	d810      	bhi.n	80806 <pvPortMalloc+0x4a>
   807e4:	42a3      	cmp	r3, r4
   807e6:	d210      	bcs.n	8080a <pvPortMalloc+0x4e>
			( ( xNextFreeByte + xWantedSize ) > xNextFreeByte )	)/* Check for overflow. */
		{
			/* Return the next free byte then increment the index past this
			block. */
			pvReturn = pucAlignedHeap + xNextFreeByte;
   807e8:	4a0a      	ldr	r2, [pc, #40]	; (80814 <pvPortMalloc+0x58>)
   807ea:	6815      	ldr	r5, [r2, #0]
   807ec:	441d      	add	r5, r3
			xNextFreeByte += xWantedSize;
   807ee:	4b0a      	ldr	r3, [pc, #40]	; (80818 <pvPortMalloc+0x5c>)
   807f0:	601c      	str	r4, [r3, #0]
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
   807f2:	4b0a      	ldr	r3, [pc, #40]	; (8081c <pvPortMalloc+0x60>)
   807f4:	4798      	blx	r3
		}
	}
	#endif

	return pvReturn;
}
   807f6:	4628      	mov	r0, r5
   807f8:	bd38      	pop	{r3, r4, r5, pc}
			pucAlignedHeap = ( uint8_t * ) ( ( ( portPOINTER_SIZE_TYPE ) &ucHeap[ portBYTE_ALIGNMENT ] ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
   807fa:	4b09      	ldr	r3, [pc, #36]	; (80820 <pvPortMalloc+0x64>)
   807fc:	f023 0307 	bic.w	r3, r3, #7
   80800:	4a04      	ldr	r2, [pc, #16]	; (80814 <pvPortMalloc+0x58>)
   80802:	6013      	str	r3, [r2, #0]
   80804:	e7e7      	b.n	807d6 <pvPortMalloc+0x1a>
void *pvReturn = NULL;
   80806:	2500      	movs	r5, #0
   80808:	e7f3      	b.n	807f2 <pvPortMalloc+0x36>
   8080a:	2500      	movs	r5, #0
   8080c:	e7f1      	b.n	807f2 <pvPortMalloc+0x36>
   8080e:	bf00      	nop
   80810:	00081301 	.word	0x00081301
   80814:	20070998 	.word	0x20070998
   80818:	2007c19c 	.word	0x2007c19c
   8081c:	00081451 	.word	0x00081451
   80820:	200709a4 	.word	0x200709a4

00080824 <vPortFree>:
	heap_4.c for alternative implementations, and the memory management pages of
	http://www.FreeRTOS.org for more information. */
	( void ) pv;

	/* Force an assert as it is invalid to call this function. */
	configASSERT( pv == NULL );
   80824:	b140      	cbz	r0, 80838 <vPortFree+0x14>
   80826:	f04f 0340 	mov.w	r3, #64	; 0x40
   8082a:	f383 8811 	msr	BASEPRI, r3
   8082e:	f3bf 8f6f 	isb	sy
   80832:	f3bf 8f4f 	dsb	sy
   80836:	e7fe      	b.n	80836 <vPortFree+0x12>
   80838:	4770      	bx	lr
	...

0008083c <prvIsQueueEmpty>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
   8083c:	b510      	push	{r4, lr}
   8083e:	4604      	mov	r4, r0
BaseType_t xReturn;

	taskENTER_CRITICAL();
   80840:	4b04      	ldr	r3, [pc, #16]	; (80854 <prvIsQueueEmpty+0x18>)
   80842:	4798      	blx	r3
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
   80844:	6ba4      	ldr	r4, [r4, #56]	; 0x38
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
   80846:	4b04      	ldr	r3, [pc, #16]	; (80858 <prvIsQueueEmpty+0x1c>)
   80848:	4798      	blx	r3

	return xReturn;
}
   8084a:	fab4 f084 	clz	r0, r4
   8084e:	0940      	lsrs	r0, r0, #5
   80850:	bd10      	pop	{r4, pc}
   80852:	bf00      	nop
   80854:	00080579 	.word	0x00080579
   80858:	000805bd 	.word	0x000805bd

0008085c <prvCopyDataToQueue>:
{
   8085c:	b570      	push	{r4, r5, r6, lr}
   8085e:	4604      	mov	r4, r0
   80860:	4616      	mov	r6, r2
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
   80862:	6b85      	ldr	r5, [r0, #56]	; 0x38
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
   80864:	6c02      	ldr	r2, [r0, #64]	; 0x40
   80866:	b952      	cbnz	r2, 8087e <prvCopyDataToQueue+0x22>
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
   80868:	6803      	ldr	r3, [r0, #0]
   8086a:	2b00      	cmp	r3, #0
   8086c:	d12a      	bne.n	808c4 <prvCopyDataToQueue+0x68>
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
   8086e:	6840      	ldr	r0, [r0, #4]
   80870:	4b18      	ldr	r3, [pc, #96]	; (808d4 <prvCopyDataToQueue+0x78>)
   80872:	4798      	blx	r3
				pxQueue->pxMutexHolder = NULL;
   80874:	2300      	movs	r3, #0
   80876:	6063      	str	r3, [r4, #4]
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
   80878:	3501      	adds	r5, #1
   8087a:	63a5      	str	r5, [r4, #56]	; 0x38
}
   8087c:	bd70      	pop	{r4, r5, r6, pc}
	else if( xPosition == queueSEND_TO_BACK )
   8087e:	b96e      	cbnz	r6, 8089c <prvCopyDataToQueue+0x40>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
   80880:	6880      	ldr	r0, [r0, #8]
   80882:	4b15      	ldr	r3, [pc, #84]	; (808d8 <prvCopyDataToQueue+0x7c>)
   80884:	4798      	blx	r3
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
   80886:	68a3      	ldr	r3, [r4, #8]
   80888:	6c22      	ldr	r2, [r4, #64]	; 0x40
   8088a:	4413      	add	r3, r2
   8088c:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
   8088e:	6862      	ldr	r2, [r4, #4]
   80890:	4293      	cmp	r3, r2
   80892:	d319      	bcc.n	808c8 <prvCopyDataToQueue+0x6c>
			pxQueue->pcWriteTo = pxQueue->pcHead;
   80894:	6823      	ldr	r3, [r4, #0]
   80896:	60a3      	str	r3, [r4, #8]
BaseType_t xReturn = pdFALSE;
   80898:	2000      	movs	r0, #0
   8089a:	e7ed      	b.n	80878 <prvCopyDataToQueue+0x1c>
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
   8089c:	68c0      	ldr	r0, [r0, #12]
   8089e:	4b0e      	ldr	r3, [pc, #56]	; (808d8 <prvCopyDataToQueue+0x7c>)
   808a0:	4798      	blx	r3
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
   808a2:	6c23      	ldr	r3, [r4, #64]	; 0x40
   808a4:	425b      	negs	r3, r3
   808a6:	68e2      	ldr	r2, [r4, #12]
   808a8:	441a      	add	r2, r3
   808aa:	60e2      	str	r2, [r4, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
   808ac:	6821      	ldr	r1, [r4, #0]
   808ae:	428a      	cmp	r2, r1
   808b0:	d202      	bcs.n	808b8 <prvCopyDataToQueue+0x5c>
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
   808b2:	6862      	ldr	r2, [r4, #4]
   808b4:	4413      	add	r3, r2
   808b6:	60e3      	str	r3, [r4, #12]
		if( xPosition == queueOVERWRITE )
   808b8:	2e02      	cmp	r6, #2
   808ba:	d107      	bne.n	808cc <prvCopyDataToQueue+0x70>
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
   808bc:	b145      	cbz	r5, 808d0 <prvCopyDataToQueue+0x74>
				--uxMessagesWaiting;
   808be:	3d01      	subs	r5, #1
BaseType_t xReturn = pdFALSE;
   808c0:	2000      	movs	r0, #0
   808c2:	e7d9      	b.n	80878 <prvCopyDataToQueue+0x1c>
   808c4:	2000      	movs	r0, #0
   808c6:	e7d7      	b.n	80878 <prvCopyDataToQueue+0x1c>
   808c8:	2000      	movs	r0, #0
   808ca:	e7d5      	b.n	80878 <prvCopyDataToQueue+0x1c>
   808cc:	2000      	movs	r0, #0
   808ce:	e7d3      	b.n	80878 <prvCopyDataToQueue+0x1c>
   808d0:	2000      	movs	r0, #0
   808d2:	e7d1      	b.n	80878 <prvCopyDataToQueue+0x1c>
   808d4:	0008182d 	.word	0x0008182d
   808d8:	0008250d 	.word	0x0008250d

000808dc <prvCopyDataFromQueue>:
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
   808dc:	6c02      	ldr	r2, [r0, #64]	; 0x40
   808de:	b172      	cbz	r2, 808fe <prvCopyDataFromQueue+0x22>
{
   808e0:	b510      	push	{r4, lr}
   808e2:	4603      	mov	r3, r0
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
   808e4:	68c4      	ldr	r4, [r0, #12]
   808e6:	4414      	add	r4, r2
   808e8:	60c4      	str	r4, [r0, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
   808ea:	6840      	ldr	r0, [r0, #4]
   808ec:	4284      	cmp	r4, r0
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
   808ee:	bf24      	itt	cs
   808f0:	6818      	ldrcs	r0, [r3, #0]
   808f2:	60d8      	strcs	r0, [r3, #12]
   808f4:	4608      	mov	r0, r1
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
   808f6:	68d9      	ldr	r1, [r3, #12]
   808f8:	4b01      	ldr	r3, [pc, #4]	; (80900 <prvCopyDataFromQueue+0x24>)
   808fa:	4798      	blx	r3
   808fc:	bd10      	pop	{r4, pc}
   808fe:	4770      	bx	lr
   80900:	0008250d 	.word	0x0008250d

00080904 <prvUnlockQueue>:
{
   80904:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   80908:	4605      	mov	r5, r0
	taskENTER_CRITICAL();
   8090a:	4b20      	ldr	r3, [pc, #128]	; (8098c <prvUnlockQueue+0x88>)
   8090c:	4798      	blx	r3
		int8_t cTxLock = pxQueue->cTxLock;
   8090e:	f895 4045 	ldrb.w	r4, [r5, #69]	; 0x45
   80912:	b264      	sxtb	r4, r4
		while( cTxLock > queueLOCKED_UNMODIFIED )
   80914:	2c00      	cmp	r4, #0
   80916:	dd12      	ble.n	8093e <prvUnlockQueue+0x3a>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   80918:	6a6b      	ldr	r3, [r5, #36]	; 0x24
   8091a:	b183      	cbz	r3, 8093e <prvUnlockQueue+0x3a>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   8091c:	f105 0724 	add.w	r7, r5, #36	; 0x24
   80920:	4e1b      	ldr	r6, [pc, #108]	; (80990 <prvUnlockQueue+0x8c>)
						vTaskMissedYield();
   80922:	f8df 8074 	ldr.w	r8, [pc, #116]	; 80998 <prvUnlockQueue+0x94>
   80926:	e004      	b.n	80932 <prvUnlockQueue+0x2e>
   80928:	3c01      	subs	r4, #1
   8092a:	b264      	sxtb	r4, r4
		while( cTxLock > queueLOCKED_UNMODIFIED )
   8092c:	b13c      	cbz	r4, 8093e <prvUnlockQueue+0x3a>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   8092e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
   80930:	b12b      	cbz	r3, 8093e <prvUnlockQueue+0x3a>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   80932:	4638      	mov	r0, r7
   80934:	47b0      	blx	r6
   80936:	2800      	cmp	r0, #0
   80938:	d0f6      	beq.n	80928 <prvUnlockQueue+0x24>
						vTaskMissedYield();
   8093a:	47c0      	blx	r8
   8093c:	e7f4      	b.n	80928 <prvUnlockQueue+0x24>
		pxQueue->cTxLock = queueUNLOCKED;
   8093e:	23ff      	movs	r3, #255	; 0xff
   80940:	f885 3045 	strb.w	r3, [r5, #69]	; 0x45
	taskEXIT_CRITICAL();
   80944:	4b13      	ldr	r3, [pc, #76]	; (80994 <prvUnlockQueue+0x90>)
   80946:	4798      	blx	r3
	taskENTER_CRITICAL();
   80948:	4b10      	ldr	r3, [pc, #64]	; (8098c <prvUnlockQueue+0x88>)
   8094a:	4798      	blx	r3
		int8_t cRxLock = pxQueue->cRxLock;
   8094c:	f895 4044 	ldrb.w	r4, [r5, #68]	; 0x44
   80950:	b264      	sxtb	r4, r4
		while( cRxLock > queueLOCKED_UNMODIFIED )
   80952:	2c00      	cmp	r4, #0
   80954:	dd12      	ble.n	8097c <prvUnlockQueue+0x78>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   80956:	692b      	ldr	r3, [r5, #16]
   80958:	b183      	cbz	r3, 8097c <prvUnlockQueue+0x78>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
   8095a:	f105 0710 	add.w	r7, r5, #16
   8095e:	4e0c      	ldr	r6, [pc, #48]	; (80990 <prvUnlockQueue+0x8c>)
					vTaskMissedYield();
   80960:	f8df 8034 	ldr.w	r8, [pc, #52]	; 80998 <prvUnlockQueue+0x94>
   80964:	e004      	b.n	80970 <prvUnlockQueue+0x6c>
   80966:	3c01      	subs	r4, #1
   80968:	b264      	sxtb	r4, r4
		while( cRxLock > queueLOCKED_UNMODIFIED )
   8096a:	b13c      	cbz	r4, 8097c <prvUnlockQueue+0x78>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   8096c:	692b      	ldr	r3, [r5, #16]
   8096e:	b12b      	cbz	r3, 8097c <prvUnlockQueue+0x78>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
   80970:	4638      	mov	r0, r7
   80972:	47b0      	blx	r6
   80974:	2800      	cmp	r0, #0
   80976:	d0f6      	beq.n	80966 <prvUnlockQueue+0x62>
					vTaskMissedYield();
   80978:	47c0      	blx	r8
   8097a:	e7f4      	b.n	80966 <prvUnlockQueue+0x62>
		pxQueue->cRxLock = queueUNLOCKED;
   8097c:	23ff      	movs	r3, #255	; 0xff
   8097e:	f885 3044 	strb.w	r3, [r5, #68]	; 0x44
	taskEXIT_CRITICAL();
   80982:	4b04      	ldr	r3, [pc, #16]	; (80994 <prvUnlockQueue+0x90>)
   80984:	4798      	blx	r3
   80986:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8098a:	bf00      	nop
   8098c:	00080579 	.word	0x00080579
   80990:	000816cd 	.word	0x000816cd
   80994:	000805bd 	.word	0x000805bd
   80998:	00081801 	.word	0x00081801

0008099c <xQueueGenericReset>:
{
   8099c:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxQueue );
   8099e:	b330      	cbz	r0, 809ee <xQueueGenericReset+0x52>
   809a0:	4604      	mov	r4, r0
   809a2:	460d      	mov	r5, r1
	taskENTER_CRITICAL();
   809a4:	4b1c      	ldr	r3, [pc, #112]	; (80a18 <xQueueGenericReset+0x7c>)
   809a6:	4798      	blx	r3
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
   809a8:	6822      	ldr	r2, [r4, #0]
   809aa:	6c21      	ldr	r1, [r4, #64]	; 0x40
   809ac:	6be3      	ldr	r3, [r4, #60]	; 0x3c
   809ae:	fb03 f301 	mul.w	r3, r3, r1
   809b2:	18d0      	adds	r0, r2, r3
   809b4:	6060      	str	r0, [r4, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
   809b6:	2000      	movs	r0, #0
   809b8:	63a0      	str	r0, [r4, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
   809ba:	60a2      	str	r2, [r4, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
   809bc:	1a5b      	subs	r3, r3, r1
   809be:	4413      	add	r3, r2
   809c0:	60e3      	str	r3, [r4, #12]
		pxQueue->cRxLock = queueUNLOCKED;
   809c2:	23ff      	movs	r3, #255	; 0xff
   809c4:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
   809c8:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
		if( xNewQueue == pdFALSE )
   809cc:	b9c5      	cbnz	r5, 80a00 <xQueueGenericReset+0x64>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   809ce:	6923      	ldr	r3, [r4, #16]
   809d0:	b1eb      	cbz	r3, 80a0e <xQueueGenericReset+0x72>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
   809d2:	f104 0010 	add.w	r0, r4, #16
   809d6:	4b11      	ldr	r3, [pc, #68]	; (80a1c <xQueueGenericReset+0x80>)
   809d8:	4798      	blx	r3
   809da:	b1c0      	cbz	r0, 80a0e <xQueueGenericReset+0x72>
					queueYIELD_IF_USING_PREEMPTION();
   809dc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   809e0:	4b0f      	ldr	r3, [pc, #60]	; (80a20 <xQueueGenericReset+0x84>)
   809e2:	601a      	str	r2, [r3, #0]
   809e4:	f3bf 8f4f 	dsb	sy
   809e8:	f3bf 8f6f 	isb	sy
   809ec:	e00f      	b.n	80a0e <xQueueGenericReset+0x72>
   809ee:	f04f 0340 	mov.w	r3, #64	; 0x40
   809f2:	f383 8811 	msr	BASEPRI, r3
   809f6:	f3bf 8f6f 	isb	sy
   809fa:	f3bf 8f4f 	dsb	sy
   809fe:	e7fe      	b.n	809fe <xQueueGenericReset+0x62>
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
   80a00:	f104 0010 	add.w	r0, r4, #16
   80a04:	4d07      	ldr	r5, [pc, #28]	; (80a24 <xQueueGenericReset+0x88>)
   80a06:	47a8      	blx	r5
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
   80a08:	f104 0024 	add.w	r0, r4, #36	; 0x24
   80a0c:	47a8      	blx	r5
	taskEXIT_CRITICAL();
   80a0e:	4b06      	ldr	r3, [pc, #24]	; (80a28 <xQueueGenericReset+0x8c>)
   80a10:	4798      	blx	r3
}
   80a12:	2001      	movs	r0, #1
   80a14:	bd38      	pop	{r3, r4, r5, pc}
   80a16:	bf00      	nop
   80a18:	00080579 	.word	0x00080579
   80a1c:	000816cd 	.word	0x000816cd
   80a20:	e000ed04 	.word	0xe000ed04
   80a24:	00080431 	.word	0x00080431
   80a28:	000805bd 	.word	0x000805bd

00080a2c <xQueueGenericCreate>:
	{
   80a2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
   80a2e:	b940      	cbnz	r0, 80a42 <xQueueGenericCreate+0x16>
   80a30:	f04f 0340 	mov.w	r3, #64	; 0x40
   80a34:	f383 8811 	msr	BASEPRI, r3
   80a38:	f3bf 8f6f 	isb	sy
   80a3c:	f3bf 8f4f 	dsb	sy
   80a40:	e7fe      	b.n	80a40 <xQueueGenericCreate+0x14>
   80a42:	4606      	mov	r6, r0
   80a44:	4617      	mov	r7, r2
   80a46:	460d      	mov	r5, r1
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
   80a48:	fb01 f000 	mul.w	r0, r1, r0
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
   80a4c:	3050      	adds	r0, #80	; 0x50
   80a4e:	4b0a      	ldr	r3, [pc, #40]	; (80a78 <xQueueGenericCreate+0x4c>)
   80a50:	4798      	blx	r3
		if( pxNewQueue != NULL )
   80a52:	4604      	mov	r4, r0
   80a54:	b168      	cbz	r0, 80a72 <xQueueGenericCreate+0x46>
	if( uxItemSize == ( UBaseType_t ) 0 )
   80a56:	b11d      	cbz	r5, 80a60 <xQueueGenericCreate+0x34>
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
   80a58:	f100 0350 	add.w	r3, r0, #80	; 0x50
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
   80a5c:	6003      	str	r3, [r0, #0]
   80a5e:	e000      	b.n	80a62 <xQueueGenericCreate+0x36>
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
   80a60:	6020      	str	r0, [r4, #0]
	pxNewQueue->uxLength = uxQueueLength;
   80a62:	63e6      	str	r6, [r4, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
   80a64:	6425      	str	r5, [r4, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
   80a66:	2101      	movs	r1, #1
   80a68:	4620      	mov	r0, r4
   80a6a:	4b04      	ldr	r3, [pc, #16]	; (80a7c <xQueueGenericCreate+0x50>)
   80a6c:	4798      	blx	r3
		pxNewQueue->ucQueueType = ucQueueType;
   80a6e:	f884 704c 	strb.w	r7, [r4, #76]	; 0x4c
	}
   80a72:	4620      	mov	r0, r4
   80a74:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   80a76:	bf00      	nop
   80a78:	000807bd 	.word	0x000807bd
   80a7c:	0008099d 	.word	0x0008099d

00080a80 <xQueueGenericSend>:
{
   80a80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   80a84:	b085      	sub	sp, #20
   80a86:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
   80a88:	b198      	cbz	r0, 80ab2 <xQueueGenericSend+0x32>
   80a8a:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
   80a8c:	b1d1      	cbz	r1, 80ac4 <xQueueGenericSend+0x44>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
   80a8e:	2b02      	cmp	r3, #2
   80a90:	d024      	beq.n	80adc <xQueueGenericSend+0x5c>
   80a92:	461e      	mov	r6, r3
   80a94:	460f      	mov	r7, r1
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
   80a96:	4b5b      	ldr	r3, [pc, #364]	; (80c04 <xQueueGenericSend+0x184>)
   80a98:	4798      	blx	r3
   80a9a:	bb58      	cbnz	r0, 80af4 <xQueueGenericSend+0x74>
   80a9c:	9b01      	ldr	r3, [sp, #4]
   80a9e:	b38b      	cbz	r3, 80b04 <xQueueGenericSend+0x84>
   80aa0:	f04f 0340 	mov.w	r3, #64	; 0x40
   80aa4:	f383 8811 	msr	BASEPRI, r3
   80aa8:	f3bf 8f6f 	isb	sy
   80aac:	f3bf 8f4f 	dsb	sy
   80ab0:	e7fe      	b.n	80ab0 <xQueueGenericSend+0x30>
   80ab2:	f04f 0340 	mov.w	r3, #64	; 0x40
   80ab6:	f383 8811 	msr	BASEPRI, r3
   80aba:	f3bf 8f6f 	isb	sy
   80abe:	f3bf 8f4f 	dsb	sy
   80ac2:	e7fe      	b.n	80ac2 <xQueueGenericSend+0x42>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
   80ac4:	6c02      	ldr	r2, [r0, #64]	; 0x40
   80ac6:	2a00      	cmp	r2, #0
   80ac8:	d0e1      	beq.n	80a8e <xQueueGenericSend+0xe>
   80aca:	f04f 0340 	mov.w	r3, #64	; 0x40
   80ace:	f383 8811 	msr	BASEPRI, r3
   80ad2:	f3bf 8f6f 	isb	sy
   80ad6:	f3bf 8f4f 	dsb	sy
   80ada:	e7fe      	b.n	80ada <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
   80adc:	6be2      	ldr	r2, [r4, #60]	; 0x3c
   80ade:	2a01      	cmp	r2, #1
   80ae0:	d0d7      	beq.n	80a92 <xQueueGenericSend+0x12>
   80ae2:	f04f 0340 	mov.w	r3, #64	; 0x40
   80ae6:	f383 8811 	msr	BASEPRI, r3
   80aea:	f3bf 8f6f 	isb	sy
   80aee:	f3bf 8f4f 	dsb	sy
   80af2:	e7fe      	b.n	80af2 <xQueueGenericSend+0x72>
   80af4:	2500      	movs	r5, #0
		taskENTER_CRITICAL();
   80af6:	f8df 8134 	ldr.w	r8, [pc, #308]	; 80c2c <xQueueGenericSend+0x1ac>
					vTaskInternalSetTimeOutState( &xTimeOut );
   80afa:	f8df a134 	ldr.w	sl, [pc, #308]	; 80c30 <xQueueGenericSend+0x1b0>
					portYIELD_WITHIN_API();
   80afe:	f8df 9110 	ldr.w	r9, [pc, #272]	; 80c10 <xQueueGenericSend+0x190>
   80b02:	e030      	b.n	80b66 <xQueueGenericSend+0xe6>
   80b04:	2500      	movs	r5, #0
   80b06:	e7f6      	b.n	80af6 <xQueueGenericSend+0x76>
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
   80b08:	4632      	mov	r2, r6
   80b0a:	4639      	mov	r1, r7
   80b0c:	4620      	mov	r0, r4
   80b0e:	4b3e      	ldr	r3, [pc, #248]	; (80c08 <xQueueGenericSend+0x188>)
   80b10:	4798      	blx	r3
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   80b12:	6a63      	ldr	r3, [r4, #36]	; 0x24
   80b14:	b193      	cbz	r3, 80b3c <xQueueGenericSend+0xbc>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   80b16:	f104 0024 	add.w	r0, r4, #36	; 0x24
   80b1a:	4b3c      	ldr	r3, [pc, #240]	; (80c0c <xQueueGenericSend+0x18c>)
   80b1c:	4798      	blx	r3
   80b1e:	b138      	cbz	r0, 80b30 <xQueueGenericSend+0xb0>
							queueYIELD_IF_USING_PREEMPTION();
   80b20:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   80b24:	4b3a      	ldr	r3, [pc, #232]	; (80c10 <xQueueGenericSend+0x190>)
   80b26:	601a      	str	r2, [r3, #0]
   80b28:	f3bf 8f4f 	dsb	sy
   80b2c:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
   80b30:	4b38      	ldr	r3, [pc, #224]	; (80c14 <xQueueGenericSend+0x194>)
   80b32:	4798      	blx	r3
				return pdPASS;
   80b34:	2001      	movs	r0, #1
}
   80b36:	b005      	add	sp, #20
   80b38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
					else if( xYieldRequired != pdFALSE )
   80b3c:	2800      	cmp	r0, #0
   80b3e:	d0f7      	beq.n	80b30 <xQueueGenericSend+0xb0>
						queueYIELD_IF_USING_PREEMPTION();
   80b40:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   80b44:	4b32      	ldr	r3, [pc, #200]	; (80c10 <xQueueGenericSend+0x190>)
   80b46:	601a      	str	r2, [r3, #0]
   80b48:	f3bf 8f4f 	dsb	sy
   80b4c:	f3bf 8f6f 	isb	sy
   80b50:	e7ee      	b.n	80b30 <xQueueGenericSend+0xb0>
					taskEXIT_CRITICAL();
   80b52:	4b30      	ldr	r3, [pc, #192]	; (80c14 <xQueueGenericSend+0x194>)
   80b54:	4798      	blx	r3
					return errQUEUE_FULL;
   80b56:	2000      	movs	r0, #0
   80b58:	e7ed      	b.n	80b36 <xQueueGenericSend+0xb6>
				prvUnlockQueue( pxQueue );
   80b5a:	4620      	mov	r0, r4
   80b5c:	4b2e      	ldr	r3, [pc, #184]	; (80c18 <xQueueGenericSend+0x198>)
   80b5e:	4798      	blx	r3
				( void ) xTaskResumeAll();
   80b60:	4b2e      	ldr	r3, [pc, #184]	; (80c1c <xQueueGenericSend+0x19c>)
   80b62:	4798      	blx	r3
   80b64:	2501      	movs	r5, #1
		taskENTER_CRITICAL();
   80b66:	47c0      	blx	r8
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
   80b68:	6ba2      	ldr	r2, [r4, #56]	; 0x38
   80b6a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
   80b6c:	429a      	cmp	r2, r3
   80b6e:	d3cb      	bcc.n	80b08 <xQueueGenericSend+0x88>
   80b70:	2e02      	cmp	r6, #2
   80b72:	d0c9      	beq.n	80b08 <xQueueGenericSend+0x88>
				if( xTicksToWait == ( TickType_t ) 0 )
   80b74:	9b01      	ldr	r3, [sp, #4]
   80b76:	2b00      	cmp	r3, #0
   80b78:	d0eb      	beq.n	80b52 <xQueueGenericSend+0xd2>
				else if( xEntryTimeSet == pdFALSE )
   80b7a:	b90d      	cbnz	r5, 80b80 <xQueueGenericSend+0x100>
					vTaskInternalSetTimeOutState( &xTimeOut );
   80b7c:	a802      	add	r0, sp, #8
   80b7e:	47d0      	blx	sl
		taskEXIT_CRITICAL();
   80b80:	4b24      	ldr	r3, [pc, #144]	; (80c14 <xQueueGenericSend+0x194>)
   80b82:	4798      	blx	r3
		vTaskSuspendAll();
   80b84:	4b26      	ldr	r3, [pc, #152]	; (80c20 <xQueueGenericSend+0x1a0>)
   80b86:	4798      	blx	r3
		prvLockQueue( pxQueue );
   80b88:	47c0      	blx	r8
   80b8a:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
   80b8e:	b25b      	sxtb	r3, r3
   80b90:	f1b3 3fff 	cmp.w	r3, #4294967295
   80b94:	bf04      	itt	eq
   80b96:	2300      	moveq	r3, #0
   80b98:	f884 3044 	strbeq.w	r3, [r4, #68]	; 0x44
   80b9c:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
   80ba0:	b25b      	sxtb	r3, r3
   80ba2:	f1b3 3fff 	cmp.w	r3, #4294967295
   80ba6:	bf04      	itt	eq
   80ba8:	2300      	moveq	r3, #0
   80baa:	f884 3045 	strbeq.w	r3, [r4, #69]	; 0x45
   80bae:	4b19      	ldr	r3, [pc, #100]	; (80c14 <xQueueGenericSend+0x194>)
   80bb0:	4798      	blx	r3
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
   80bb2:	a901      	add	r1, sp, #4
   80bb4:	a802      	add	r0, sp, #8
   80bb6:	4b1b      	ldr	r3, [pc, #108]	; (80c24 <xQueueGenericSend+0x1a4>)
   80bb8:	4798      	blx	r3
   80bba:	b9e0      	cbnz	r0, 80bf6 <xQueueGenericSend+0x176>

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
BaseType_t xReturn;

	taskENTER_CRITICAL();
   80bbc:	47c0      	blx	r8
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
   80bbe:	f8d4 b038 	ldr.w	fp, [r4, #56]	; 0x38
   80bc2:	6be5      	ldr	r5, [r4, #60]	; 0x3c
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
   80bc4:	4b13      	ldr	r3, [pc, #76]	; (80c14 <xQueueGenericSend+0x194>)
   80bc6:	4798      	blx	r3
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
   80bc8:	45ab      	cmp	fp, r5
   80bca:	d1c6      	bne.n	80b5a <xQueueGenericSend+0xda>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
   80bcc:	9901      	ldr	r1, [sp, #4]
   80bce:	f104 0010 	add.w	r0, r4, #16
   80bd2:	4b15      	ldr	r3, [pc, #84]	; (80c28 <xQueueGenericSend+0x1a8>)
   80bd4:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
   80bd6:	4620      	mov	r0, r4
   80bd8:	4b0f      	ldr	r3, [pc, #60]	; (80c18 <xQueueGenericSend+0x198>)
   80bda:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
   80bdc:	4b0f      	ldr	r3, [pc, #60]	; (80c1c <xQueueGenericSend+0x19c>)
   80bde:	4798      	blx	r3
   80be0:	2800      	cmp	r0, #0
   80be2:	d1bf      	bne.n	80b64 <xQueueGenericSend+0xe4>
					portYIELD_WITHIN_API();
   80be4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
   80be8:	f8c9 3000 	str.w	r3, [r9]
   80bec:	f3bf 8f4f 	dsb	sy
   80bf0:	f3bf 8f6f 	isb	sy
   80bf4:	e7b6      	b.n	80b64 <xQueueGenericSend+0xe4>
			prvUnlockQueue( pxQueue );
   80bf6:	4620      	mov	r0, r4
   80bf8:	4b07      	ldr	r3, [pc, #28]	; (80c18 <xQueueGenericSend+0x198>)
   80bfa:	4798      	blx	r3
			( void ) xTaskResumeAll();
   80bfc:	4b07      	ldr	r3, [pc, #28]	; (80c1c <xQueueGenericSend+0x19c>)
   80bfe:	4798      	blx	r3
			return errQUEUE_FULL;
   80c00:	2000      	movs	r0, #0
   80c02:	e798      	b.n	80b36 <xQueueGenericSend+0xb6>
   80c04:	0008180d 	.word	0x0008180d
   80c08:	0008085d 	.word	0x0008085d
   80c0c:	000816cd 	.word	0x000816cd
   80c10:	e000ed04 	.word	0xe000ed04
   80c14:	000805bd 	.word	0x000805bd
   80c18:	00080905 	.word	0x00080905
   80c1c:	00081451 	.word	0x00081451
   80c20:	00081301 	.word	0x00081301
   80c24:	00081775 	.word	0x00081775
   80c28:	00081651 	.word	0x00081651
   80c2c:	00080579 	.word	0x00080579
   80c30:	0008175d 	.word	0x0008175d

00080c34 <xQueueGenericSendFromISR>:
{
   80c34:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( pxQueue );
   80c38:	2800      	cmp	r0, #0
   80c3a:	d037      	beq.n	80cac <xQueueGenericSendFromISR+0x78>
   80c3c:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
   80c3e:	2900      	cmp	r1, #0
   80c40:	d03d      	beq.n	80cbe <xQueueGenericSendFromISR+0x8a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
   80c42:	2b02      	cmp	r3, #2
   80c44:	d047      	beq.n	80cd6 <xQueueGenericSendFromISR+0xa2>
   80c46:	461f      	mov	r7, r3
   80c48:	4690      	mov	r8, r2
   80c4a:	4689      	mov	r9, r1
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
   80c4c:	4b2f      	ldr	r3, [pc, #188]	; (80d0c <xQueueGenericSendFromISR+0xd8>)
   80c4e:	4798      	blx	r3
	__asm volatile
   80c50:	f3ef 8611 	mrs	r6, BASEPRI
   80c54:	f04f 0340 	mov.w	r3, #64	; 0x40
   80c58:	f383 8811 	msr	BASEPRI, r3
   80c5c:	f3bf 8f6f 	isb	sy
   80c60:	f3bf 8f4f 	dsb	sy
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
   80c64:	6ba2      	ldr	r2, [r4, #56]	; 0x38
   80c66:	6be3      	ldr	r3, [r4, #60]	; 0x3c
   80c68:	429a      	cmp	r2, r3
   80c6a:	d301      	bcc.n	80c70 <xQueueGenericSendFromISR+0x3c>
   80c6c:	2f02      	cmp	r7, #2
   80c6e:	d144      	bne.n	80cfa <xQueueGenericSendFromISR+0xc6>
			const int8_t cTxLock = pxQueue->cTxLock;
   80c70:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
   80c74:	b26d      	sxtb	r5, r5
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
   80c76:	463a      	mov	r2, r7
   80c78:	4649      	mov	r1, r9
   80c7a:	4620      	mov	r0, r4
   80c7c:	4b24      	ldr	r3, [pc, #144]	; (80d10 <xQueueGenericSendFromISR+0xdc>)
   80c7e:	4798      	blx	r3
			if( cTxLock == queueUNLOCKED )
   80c80:	f1b5 3fff 	cmp.w	r5, #4294967295
   80c84:	d133      	bne.n	80cee <xQueueGenericSendFromISR+0xba>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   80c86:	6a63      	ldr	r3, [r4, #36]	; 0x24
   80c88:	2b00      	cmp	r3, #0
   80c8a:	d038      	beq.n	80cfe <xQueueGenericSendFromISR+0xca>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   80c8c:	f104 0024 	add.w	r0, r4, #36	; 0x24
   80c90:	4b20      	ldr	r3, [pc, #128]	; (80d14 <xQueueGenericSendFromISR+0xe0>)
   80c92:	4798      	blx	r3
   80c94:	2800      	cmp	r0, #0
   80c96:	d034      	beq.n	80d02 <xQueueGenericSendFromISR+0xce>
							if( pxHigherPriorityTaskWoken != NULL )
   80c98:	f1b8 0f00 	cmp.w	r8, #0
   80c9c:	d033      	beq.n	80d06 <xQueueGenericSendFromISR+0xd2>
								*pxHigherPriorityTaskWoken = pdTRUE;
   80c9e:	2001      	movs	r0, #1
   80ca0:	f8c8 0000 	str.w	r0, [r8]
	__asm volatile
   80ca4:	f386 8811 	msr	BASEPRI, r6
}
   80ca8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	__asm volatile
   80cac:	f04f 0340 	mov.w	r3, #64	; 0x40
   80cb0:	f383 8811 	msr	BASEPRI, r3
   80cb4:	f3bf 8f6f 	isb	sy
   80cb8:	f3bf 8f4f 	dsb	sy
   80cbc:	e7fe      	b.n	80cbc <xQueueGenericSendFromISR+0x88>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
   80cbe:	6c00      	ldr	r0, [r0, #64]	; 0x40
   80cc0:	2800      	cmp	r0, #0
   80cc2:	d0be      	beq.n	80c42 <xQueueGenericSendFromISR+0xe>
   80cc4:	f04f 0340 	mov.w	r3, #64	; 0x40
   80cc8:	f383 8811 	msr	BASEPRI, r3
   80ccc:	f3bf 8f6f 	isb	sy
   80cd0:	f3bf 8f4f 	dsb	sy
   80cd4:	e7fe      	b.n	80cd4 <xQueueGenericSendFromISR+0xa0>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
   80cd6:	6be0      	ldr	r0, [r4, #60]	; 0x3c
   80cd8:	2801      	cmp	r0, #1
   80cda:	d0b4      	beq.n	80c46 <xQueueGenericSendFromISR+0x12>
   80cdc:	f04f 0340 	mov.w	r3, #64	; 0x40
   80ce0:	f383 8811 	msr	BASEPRI, r3
   80ce4:	f3bf 8f6f 	isb	sy
   80ce8:	f3bf 8f4f 	dsb	sy
   80cec:	e7fe      	b.n	80cec <xQueueGenericSendFromISR+0xb8>
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
   80cee:	1c6b      	adds	r3, r5, #1
   80cf0:	b25b      	sxtb	r3, r3
   80cf2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
			xReturn = pdPASS;
   80cf6:	2001      	movs	r0, #1
   80cf8:	e7d4      	b.n	80ca4 <xQueueGenericSendFromISR+0x70>
			xReturn = errQUEUE_FULL;
   80cfa:	2000      	movs	r0, #0
   80cfc:	e7d2      	b.n	80ca4 <xQueueGenericSendFromISR+0x70>
			xReturn = pdPASS;
   80cfe:	2001      	movs	r0, #1
   80d00:	e7d0      	b.n	80ca4 <xQueueGenericSendFromISR+0x70>
   80d02:	2001      	movs	r0, #1
   80d04:	e7ce      	b.n	80ca4 <xQueueGenericSendFromISR+0x70>
   80d06:	2001      	movs	r0, #1
   80d08:	e7cc      	b.n	80ca4 <xQueueGenericSendFromISR+0x70>
   80d0a:	bf00      	nop
   80d0c:	00080761 	.word	0x00080761
   80d10:	0008085d 	.word	0x0008085d
   80d14:	000816cd 	.word	0x000816cd

00080d18 <xQueueReceive>:
{
   80d18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   80d1c:	b084      	sub	sp, #16
   80d1e:	9201      	str	r2, [sp, #4]
	configASSERT( ( pxQueue ) );
   80d20:	b180      	cbz	r0, 80d44 <xQueueReceive+0x2c>
   80d22:	4604      	mov	r4, r0
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
   80d24:	b1b9      	cbz	r1, 80d56 <xQueueReceive+0x3e>
   80d26:	460e      	mov	r6, r1
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
   80d28:	4b50      	ldr	r3, [pc, #320]	; (80e6c <xQueueReceive+0x154>)
   80d2a:	4798      	blx	r3
   80d2c:	b9f8      	cbnz	r0, 80d6e <xQueueReceive+0x56>
   80d2e:	9b01      	ldr	r3, [sp, #4]
   80d30:	b32b      	cbz	r3, 80d7e <xQueueReceive+0x66>
   80d32:	f04f 0340 	mov.w	r3, #64	; 0x40
   80d36:	f383 8811 	msr	BASEPRI, r3
   80d3a:	f3bf 8f6f 	isb	sy
   80d3e:	f3bf 8f4f 	dsb	sy
   80d42:	e7fe      	b.n	80d42 <xQueueReceive+0x2a>
   80d44:	f04f 0340 	mov.w	r3, #64	; 0x40
   80d48:	f383 8811 	msr	BASEPRI, r3
   80d4c:	f3bf 8f6f 	isb	sy
   80d50:	f3bf 8f4f 	dsb	sy
   80d54:	e7fe      	b.n	80d54 <xQueueReceive+0x3c>
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
   80d56:	6c03      	ldr	r3, [r0, #64]	; 0x40
   80d58:	2b00      	cmp	r3, #0
   80d5a:	d0e4      	beq.n	80d26 <xQueueReceive+0xe>
   80d5c:	f04f 0340 	mov.w	r3, #64	; 0x40
   80d60:	f383 8811 	msr	BASEPRI, r3
   80d64:	f3bf 8f6f 	isb	sy
   80d68:	f3bf 8f4f 	dsb	sy
   80d6c:	e7fe      	b.n	80d6c <xQueueReceive+0x54>
   80d6e:	2700      	movs	r7, #0
		taskENTER_CRITICAL();
   80d70:	f8df 8124 	ldr.w	r8, [pc, #292]	; 80e98 <xQueueReceive+0x180>
					vTaskInternalSetTimeOutState( &xTimeOut );
   80d74:	f8df a124 	ldr.w	sl, [pc, #292]	; 80e9c <xQueueReceive+0x184>
					portYIELD_WITHIN_API();
   80d78:	f8df 90fc 	ldr.w	r9, [pc, #252]	; 80e78 <xQueueReceive+0x160>
   80d7c:	e029      	b.n	80dd2 <xQueueReceive+0xba>
   80d7e:	2700      	movs	r7, #0
   80d80:	e7f6      	b.n	80d70 <xQueueReceive+0x58>
				prvCopyDataFromQueue( pxQueue, pvBuffer );
   80d82:	4631      	mov	r1, r6
   80d84:	4620      	mov	r0, r4
   80d86:	4b3a      	ldr	r3, [pc, #232]	; (80e70 <xQueueReceive+0x158>)
   80d88:	4798      	blx	r3
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
   80d8a:	3d01      	subs	r5, #1
   80d8c:	63a5      	str	r5, [r4, #56]	; 0x38
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   80d8e:	6923      	ldr	r3, [r4, #16]
   80d90:	b163      	cbz	r3, 80dac <xQueueReceive+0x94>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
   80d92:	f104 0010 	add.w	r0, r4, #16
   80d96:	4b37      	ldr	r3, [pc, #220]	; (80e74 <xQueueReceive+0x15c>)
   80d98:	4798      	blx	r3
   80d9a:	b138      	cbz	r0, 80dac <xQueueReceive+0x94>
						queueYIELD_IF_USING_PREEMPTION();
   80d9c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   80da0:	4b35      	ldr	r3, [pc, #212]	; (80e78 <xQueueReceive+0x160>)
   80da2:	601a      	str	r2, [r3, #0]
   80da4:	f3bf 8f4f 	dsb	sy
   80da8:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
   80dac:	4b33      	ldr	r3, [pc, #204]	; (80e7c <xQueueReceive+0x164>)
   80dae:	4798      	blx	r3
				return pdPASS;
   80db0:	2001      	movs	r0, #1
}
   80db2:	b004      	add	sp, #16
   80db4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
					taskEXIT_CRITICAL();
   80db8:	4b30      	ldr	r3, [pc, #192]	; (80e7c <xQueueReceive+0x164>)
   80dba:	4798      	blx	r3
					return errQUEUE_EMPTY;
   80dbc:	2000      	movs	r0, #0
   80dbe:	e7f8      	b.n	80db2 <xQueueReceive+0x9a>
					vTaskInternalSetTimeOutState( &xTimeOut );
   80dc0:	a802      	add	r0, sp, #8
   80dc2:	47d0      	blx	sl
   80dc4:	e00e      	b.n	80de4 <xQueueReceive+0xcc>
				prvUnlockQueue( pxQueue );
   80dc6:	4620      	mov	r0, r4
   80dc8:	4b2d      	ldr	r3, [pc, #180]	; (80e80 <xQueueReceive+0x168>)
   80dca:	4798      	blx	r3
				( void ) xTaskResumeAll();
   80dcc:	4b2d      	ldr	r3, [pc, #180]	; (80e84 <xQueueReceive+0x16c>)
   80dce:	4798      	blx	r3
   80dd0:	2701      	movs	r7, #1
		taskENTER_CRITICAL();
   80dd2:	47c0      	blx	r8
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
   80dd4:	6ba5      	ldr	r5, [r4, #56]	; 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
   80dd6:	2d00      	cmp	r5, #0
   80dd8:	d1d3      	bne.n	80d82 <xQueueReceive+0x6a>
				if( xTicksToWait == ( TickType_t ) 0 )
   80dda:	9b01      	ldr	r3, [sp, #4]
   80ddc:	2b00      	cmp	r3, #0
   80dde:	d0eb      	beq.n	80db8 <xQueueReceive+0xa0>
				else if( xEntryTimeSet == pdFALSE )
   80de0:	2f00      	cmp	r7, #0
   80de2:	d0ed      	beq.n	80dc0 <xQueueReceive+0xa8>
		taskEXIT_CRITICAL();
   80de4:	4b25      	ldr	r3, [pc, #148]	; (80e7c <xQueueReceive+0x164>)
   80de6:	4798      	blx	r3
		vTaskSuspendAll();
   80de8:	4b27      	ldr	r3, [pc, #156]	; (80e88 <xQueueReceive+0x170>)
   80dea:	4798      	blx	r3
		prvLockQueue( pxQueue );
   80dec:	47c0      	blx	r8
   80dee:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
   80df2:	b25b      	sxtb	r3, r3
   80df4:	f1b3 3fff 	cmp.w	r3, #4294967295
   80df8:	bf04      	itt	eq
   80dfa:	2300      	moveq	r3, #0
   80dfc:	f884 3044 	strbeq.w	r3, [r4, #68]	; 0x44
   80e00:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
   80e04:	b25b      	sxtb	r3, r3
   80e06:	f1b3 3fff 	cmp.w	r3, #4294967295
   80e0a:	bf04      	itt	eq
   80e0c:	2300      	moveq	r3, #0
   80e0e:	f884 3045 	strbeq.w	r3, [r4, #69]	; 0x45
   80e12:	4b1a      	ldr	r3, [pc, #104]	; (80e7c <xQueueReceive+0x164>)
   80e14:	4798      	blx	r3
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
   80e16:	a901      	add	r1, sp, #4
   80e18:	a802      	add	r0, sp, #8
   80e1a:	4b1c      	ldr	r3, [pc, #112]	; (80e8c <xQueueReceive+0x174>)
   80e1c:	4798      	blx	r3
   80e1e:	b9c8      	cbnz	r0, 80e54 <xQueueReceive+0x13c>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
   80e20:	4620      	mov	r0, r4
   80e22:	4b1b      	ldr	r3, [pc, #108]	; (80e90 <xQueueReceive+0x178>)
   80e24:	4798      	blx	r3
   80e26:	2800      	cmp	r0, #0
   80e28:	d0cd      	beq.n	80dc6 <xQueueReceive+0xae>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
   80e2a:	9901      	ldr	r1, [sp, #4]
   80e2c:	f104 0024 	add.w	r0, r4, #36	; 0x24
   80e30:	4b18      	ldr	r3, [pc, #96]	; (80e94 <xQueueReceive+0x17c>)
   80e32:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
   80e34:	4620      	mov	r0, r4
   80e36:	4b12      	ldr	r3, [pc, #72]	; (80e80 <xQueueReceive+0x168>)
   80e38:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
   80e3a:	4b12      	ldr	r3, [pc, #72]	; (80e84 <xQueueReceive+0x16c>)
   80e3c:	4798      	blx	r3
   80e3e:	2800      	cmp	r0, #0
   80e40:	d1c6      	bne.n	80dd0 <xQueueReceive+0xb8>
					portYIELD_WITHIN_API();
   80e42:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
   80e46:	f8c9 3000 	str.w	r3, [r9]
   80e4a:	f3bf 8f4f 	dsb	sy
   80e4e:	f3bf 8f6f 	isb	sy
   80e52:	e7bd      	b.n	80dd0 <xQueueReceive+0xb8>
			prvUnlockQueue( pxQueue );
   80e54:	4620      	mov	r0, r4
   80e56:	4b0a      	ldr	r3, [pc, #40]	; (80e80 <xQueueReceive+0x168>)
   80e58:	4798      	blx	r3
			( void ) xTaskResumeAll();
   80e5a:	4b0a      	ldr	r3, [pc, #40]	; (80e84 <xQueueReceive+0x16c>)
   80e5c:	4798      	blx	r3
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
   80e5e:	4620      	mov	r0, r4
   80e60:	4b0b      	ldr	r3, [pc, #44]	; (80e90 <xQueueReceive+0x178>)
   80e62:	4798      	blx	r3
   80e64:	2800      	cmp	r0, #0
   80e66:	d0b3      	beq.n	80dd0 <xQueueReceive+0xb8>
				return errQUEUE_EMPTY;
   80e68:	2000      	movs	r0, #0
   80e6a:	e7a2      	b.n	80db2 <xQueueReceive+0x9a>
   80e6c:	0008180d 	.word	0x0008180d
   80e70:	000808dd 	.word	0x000808dd
   80e74:	000816cd 	.word	0x000816cd
   80e78:	e000ed04 	.word	0xe000ed04
   80e7c:	000805bd 	.word	0x000805bd
   80e80:	00080905 	.word	0x00080905
   80e84:	00081451 	.word	0x00081451
   80e88:	00081301 	.word	0x00081301
   80e8c:	00081775 	.word	0x00081775
   80e90:	0008083d 	.word	0x0008083d
   80e94:	00081651 	.word	0x00081651
   80e98:	00080579 	.word	0x00080579
   80e9c:	0008175d 	.word	0x0008175d

00080ea0 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
   80ea0:	b410      	push	{r4}

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
   80ea2:	4b0a      	ldr	r3, [pc, #40]	; (80ecc <vQueueAddToRegistry+0x2c>)
   80ea4:	681b      	ldr	r3, [r3, #0]
   80ea6:	b14b      	cbz	r3, 80ebc <vQueueAddToRegistry+0x1c>
   80ea8:	2301      	movs	r3, #1
   80eaa:	4c08      	ldr	r4, [pc, #32]	; (80ecc <vQueueAddToRegistry+0x2c>)
   80eac:	f854 2033 	ldr.w	r2, [r4, r3, lsl #3]
   80eb0:	b12a      	cbz	r2, 80ebe <vQueueAddToRegistry+0x1e>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
   80eb2:	3301      	adds	r3, #1
   80eb4:	2b08      	cmp	r3, #8
   80eb6:	d1f9      	bne.n	80eac <vQueueAddToRegistry+0xc>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
   80eb8:	bc10      	pop	{r4}
   80eba:	4770      	bx	lr
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
   80ebc:	2300      	movs	r3, #0
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
   80ebe:	4a03      	ldr	r2, [pc, #12]	; (80ecc <vQueueAddToRegistry+0x2c>)
   80ec0:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
   80ec4:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
   80ec8:	6058      	str	r0, [r3, #4]
				break;
   80eca:	e7f5      	b.n	80eb8 <vQueueAddToRegistry+0x18>
   80ecc:	2007c394 	.word	0x2007c394

00080ed0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
   80ed0:	b570      	push	{r4, r5, r6, lr}
   80ed2:	4604      	mov	r4, r0
   80ed4:	460d      	mov	r5, r1
   80ed6:	4616      	mov	r6, r2
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
   80ed8:	4b11      	ldr	r3, [pc, #68]	; (80f20 <vQueueWaitForMessageRestricted+0x50>)
   80eda:	4798      	blx	r3
   80edc:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
   80ee0:	b25b      	sxtb	r3, r3
   80ee2:	f1b3 3fff 	cmp.w	r3, #4294967295
   80ee6:	bf04      	itt	eq
   80ee8:	2300      	moveq	r3, #0
   80eea:	f884 3044 	strbeq.w	r3, [r4, #68]	; 0x44
   80eee:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
   80ef2:	b25b      	sxtb	r3, r3
   80ef4:	f1b3 3fff 	cmp.w	r3, #4294967295
   80ef8:	bf04      	itt	eq
   80efa:	2300      	moveq	r3, #0
   80efc:	f884 3045 	strbeq.w	r3, [r4, #69]	; 0x45
   80f00:	4b08      	ldr	r3, [pc, #32]	; (80f24 <vQueueWaitForMessageRestricted+0x54>)
   80f02:	4798      	blx	r3
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
   80f04:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   80f06:	b11b      	cbz	r3, 80f10 <vQueueWaitForMessageRestricted+0x40>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
   80f08:	4620      	mov	r0, r4
   80f0a:	4b07      	ldr	r3, [pc, #28]	; (80f28 <vQueueWaitForMessageRestricted+0x58>)
   80f0c:	4798      	blx	r3
   80f0e:	bd70      	pop	{r4, r5, r6, pc}
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
   80f10:	4632      	mov	r2, r6
   80f12:	4629      	mov	r1, r5
   80f14:	f104 0024 	add.w	r0, r4, #36	; 0x24
   80f18:	4b04      	ldr	r3, [pc, #16]	; (80f2c <vQueueWaitForMessageRestricted+0x5c>)
   80f1a:	4798      	blx	r3
   80f1c:	e7f4      	b.n	80f08 <vQueueWaitForMessageRestricted+0x38>
   80f1e:	bf00      	nop
   80f20:	00080579 	.word	0x00080579
   80f24:	000805bd 	.word	0x000805bd
   80f28:	00080905 	.word	0x00080905
   80f2c:	00081689 	.word	0x00081689

00080f30 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
   80f30:	4b08      	ldr	r3, [pc, #32]	; (80f54 <prvResetNextTaskUnblockTime+0x24>)
   80f32:	681b      	ldr	r3, [r3, #0]
   80f34:	681b      	ldr	r3, [r3, #0]
   80f36:	b13b      	cbz	r3, 80f48 <prvResetNextTaskUnblockTime+0x18>
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
   80f38:	4b06      	ldr	r3, [pc, #24]	; (80f54 <prvResetNextTaskUnblockTime+0x24>)
   80f3a:	681b      	ldr	r3, [r3, #0]
   80f3c:	68db      	ldr	r3, [r3, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
   80f3e:	68db      	ldr	r3, [r3, #12]
   80f40:	685a      	ldr	r2, [r3, #4]
   80f42:	4b05      	ldr	r3, [pc, #20]	; (80f58 <prvResetNextTaskUnblockTime+0x28>)
   80f44:	601a      	str	r2, [r3, #0]
   80f46:	4770      	bx	lr
		xNextTaskUnblockTime = portMAX_DELAY;
   80f48:	f04f 32ff 	mov.w	r2, #4294967295
   80f4c:	4b02      	ldr	r3, [pc, #8]	; (80f58 <prvResetNextTaskUnblockTime+0x28>)
   80f4e:	601a      	str	r2, [r3, #0]
   80f50:	4770      	bx	lr
   80f52:	bf00      	nop
   80f54:	2007c1a4 	.word	0x2007c1a4
   80f58:	2007c254 	.word	0x2007c254

00080f5c <prvIdleTask>:
{
   80f5c:	b580      	push	{r7, lr}
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
   80f5e:	4d16      	ldr	r5, [pc, #88]	; (80fb8 <prvIdleTask+0x5c>)
			taskENTER_CRITICAL();
   80f60:	f8df 806c 	ldr.w	r8, [pc, #108]	; 80fd0 <prvIdleTask+0x74>
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
   80f64:	4f15      	ldr	r7, [pc, #84]	; (80fbc <prvIdleTask+0x60>)
				taskYIELD();
   80f66:	f8df 906c 	ldr.w	r9, [pc, #108]	; 80fd4 <prvIdleTask+0x78>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
   80f6a:	682b      	ldr	r3, [r5, #0]
   80f6c:	b1bb      	cbz	r3, 80f9e <prvIdleTask+0x42>
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
   80f6e:	4e14      	ldr	r6, [pc, #80]	; (80fc0 <prvIdleTask+0x64>)
			taskENTER_CRITICAL();
   80f70:	47c0      	blx	r8
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
   80f72:	68fb      	ldr	r3, [r7, #12]
   80f74:	68dc      	ldr	r4, [r3, #12]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
   80f76:	1d20      	adds	r0, r4, #4
   80f78:	47b0      	blx	r6
				--uxCurrentNumberOfTasks;
   80f7a:	4a12      	ldr	r2, [pc, #72]	; (80fc4 <prvIdleTask+0x68>)
   80f7c:	6813      	ldr	r3, [r2, #0]
   80f7e:	3b01      	subs	r3, #1
   80f80:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
   80f82:	682b      	ldr	r3, [r5, #0]
   80f84:	3b01      	subs	r3, #1
   80f86:	602b      	str	r3, [r5, #0]
			taskEXIT_CRITICAL();
   80f88:	4b0f      	ldr	r3, [pc, #60]	; (80fc8 <prvIdleTask+0x6c>)
   80f8a:	4798      	blx	r3
			vPortFree( pxTCB->pxStack );
   80f8c:	6b20      	ldr	r0, [r4, #48]	; 0x30
   80f8e:	f8df a048 	ldr.w	sl, [pc, #72]	; 80fd8 <prvIdleTask+0x7c>
   80f92:	47d0      	blx	sl
			vPortFree( pxTCB );
   80f94:	4620      	mov	r0, r4
   80f96:	47d0      	blx	sl
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
   80f98:	682b      	ldr	r3, [r5, #0]
   80f9a:	2b00      	cmp	r3, #0
   80f9c:	d1e8      	bne.n	80f70 <prvIdleTask+0x14>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
   80f9e:	4b0b      	ldr	r3, [pc, #44]	; (80fcc <prvIdleTask+0x70>)
   80fa0:	681b      	ldr	r3, [r3, #0]
   80fa2:	2b01      	cmp	r3, #1
   80fa4:	d9e1      	bls.n	80f6a <prvIdleTask+0xe>
				taskYIELD();
   80fa6:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
   80faa:	f8c9 3000 	str.w	r3, [r9]
   80fae:	f3bf 8f4f 	dsb	sy
   80fb2:	f3bf 8f6f 	isb	sy
   80fb6:	e7d8      	b.n	80f6a <prvIdleTask+0xe>
   80fb8:	2007c214 	.word	0x2007c214
   80fbc:	2007c288 	.word	0x2007c288
   80fc0:	00080499 	.word	0x00080499
   80fc4:	2007c210 	.word	0x2007c210
   80fc8:	000805bd 	.word	0x000805bd
   80fcc:	2007c1ac 	.word	0x2007c1ac
   80fd0:	00080579 	.word	0x00080579
   80fd4:	e000ed04 	.word	0xe000ed04
   80fd8:	00080825 	.word	0x00080825

00080fdc <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
   80fdc:	b570      	push	{r4, r5, r6, lr}
   80fde:	4604      	mov	r4, r0
   80fe0:	460e      	mov	r6, r1
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
   80fe2:	4b1d      	ldr	r3, [pc, #116]	; (81058 <prvAddCurrentTaskToDelayedList+0x7c>)
   80fe4:	681d      	ldr	r5, [r3, #0]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
   80fe6:	4b1d      	ldr	r3, [pc, #116]	; (8105c <prvAddCurrentTaskToDelayedList+0x80>)
   80fe8:	6818      	ldr	r0, [r3, #0]
   80fea:	3004      	adds	r0, #4
   80fec:	4b1c      	ldr	r3, [pc, #112]	; (81060 <prvAddCurrentTaskToDelayedList+0x84>)
   80fee:	4798      	blx	r3
   80ff0:	b948      	cbnz	r0, 81006 <prvAddCurrentTaskToDelayedList+0x2a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
   80ff2:	4b1a      	ldr	r3, [pc, #104]	; (8105c <prvAddCurrentTaskToDelayedList+0x80>)
   80ff4:	681a      	ldr	r2, [r3, #0]
   80ff6:	491b      	ldr	r1, [pc, #108]	; (81064 <prvAddCurrentTaskToDelayedList+0x88>)
   80ff8:	680b      	ldr	r3, [r1, #0]
   80ffa:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
   80ffc:	2201      	movs	r2, #1
   80ffe:	4082      	lsls	r2, r0
   81000:	ea23 0302 	bic.w	r3, r3, r2
   81004:	600b      	str	r3, [r1, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
   81006:	f1b4 3fff 	cmp.w	r4, #4294967295
   8100a:	d013      	beq.n	81034 <prvAddCurrentTaskToDelayedList+0x58>
		else
		{
			/* Calculate the time at which the task should be woken if the event
			does not occur.  This may overflow but this doesn't matter, the
			kernel will manage it correctly. */
			xTimeToWake = xConstTickCount + xTicksToWait;
   8100c:	442c      	add	r4, r5

			/* The list item will be inserted in wake time order. */
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
   8100e:	4b13      	ldr	r3, [pc, #76]	; (8105c <prvAddCurrentTaskToDelayedList+0x80>)
   81010:	681b      	ldr	r3, [r3, #0]
   81012:	605c      	str	r4, [r3, #4]

			if( xTimeToWake < xConstTickCount )
   81014:	42a5      	cmp	r5, r4
   81016:	d816      	bhi.n	81046 <prvAddCurrentTaskToDelayedList+0x6a>
			}
			else
			{
				/* The wake time has not overflowed, so the current block list
				is used. */
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
   81018:	4b13      	ldr	r3, [pc, #76]	; (81068 <prvAddCurrentTaskToDelayedList+0x8c>)
   8101a:	6818      	ldr	r0, [r3, #0]
   8101c:	4b0f      	ldr	r3, [pc, #60]	; (8105c <prvAddCurrentTaskToDelayedList+0x80>)
   8101e:	6819      	ldr	r1, [r3, #0]
   81020:	3104      	adds	r1, #4
   81022:	4b12      	ldr	r3, [pc, #72]	; (8106c <prvAddCurrentTaskToDelayedList+0x90>)
   81024:	4798      	blx	r3

				/* If the task entering the blocked state was placed at the
				head of the list of blocked tasks then xNextTaskUnblockTime
				needs to be updated too. */
				if( xTimeToWake < xNextTaskUnblockTime )
   81026:	4b12      	ldr	r3, [pc, #72]	; (81070 <prvAddCurrentTaskToDelayedList+0x94>)
   81028:	681b      	ldr	r3, [r3, #0]
   8102a:	429c      	cmp	r4, r3
				{
					xNextTaskUnblockTime = xTimeToWake;
   8102c:	bf3c      	itt	cc
   8102e:	4b10      	ldrcc	r3, [pc, #64]	; (81070 <prvAddCurrentTaskToDelayedList+0x94>)
   81030:	601c      	strcc	r4, [r3, #0]
   81032:	bd70      	pop	{r4, r5, r6, pc}
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
   81034:	2e00      	cmp	r6, #0
   81036:	d0e9      	beq.n	8100c <prvAddCurrentTaskToDelayedList+0x30>
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
   81038:	4b08      	ldr	r3, [pc, #32]	; (8105c <prvAddCurrentTaskToDelayedList+0x80>)
   8103a:	6819      	ldr	r1, [r3, #0]
   8103c:	3104      	adds	r1, #4
   8103e:	480d      	ldr	r0, [pc, #52]	; (81074 <prvAddCurrentTaskToDelayedList+0x98>)
   81040:	4b0d      	ldr	r3, [pc, #52]	; (81078 <prvAddCurrentTaskToDelayedList+0x9c>)
   81042:	4798      	blx	r3
   81044:	bd70      	pop	{r4, r5, r6, pc}
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
   81046:	4b0d      	ldr	r3, [pc, #52]	; (8107c <prvAddCurrentTaskToDelayedList+0xa0>)
   81048:	6818      	ldr	r0, [r3, #0]
   8104a:	4b04      	ldr	r3, [pc, #16]	; (8105c <prvAddCurrentTaskToDelayedList+0x80>)
   8104c:	6819      	ldr	r1, [r3, #0]
   8104e:	3104      	adds	r1, #4
   81050:	4b06      	ldr	r3, [pc, #24]	; (8106c <prvAddCurrentTaskToDelayedList+0x90>)
   81052:	4798      	blx	r3
   81054:	bd70      	pop	{r4, r5, r6, pc}
   81056:	bf00      	nop
   81058:	2007c29c 	.word	0x2007c29c
   8105c:	2007c1a0 	.word	0x2007c1a0
   81060:	00080499 	.word	0x00080499
   81064:	2007c224 	.word	0x2007c224
   81068:	2007c1a4 	.word	0x2007c1a4
   8106c:	00080465 	.word	0x00080465
   81070:	2007c254 	.word	0x2007c254
   81074:	2007c274 	.word	0x2007c274
   81078:	0008044d 	.word	0x0008044d
   8107c:	2007c1a8 	.word	0x2007c1a8

00081080 <xTaskCreate>:
	{
   81080:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   81084:	b083      	sub	sp, #12
   81086:	4683      	mov	fp, r0
   81088:	460d      	mov	r5, r1
   8108a:	9301      	str	r3, [sp, #4]
   8108c:	f8dd a034 	ldr.w	sl, [sp, #52]	; 0x34
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
   81090:	0096      	lsls	r6, r2, #2
   81092:	4630      	mov	r0, r6
   81094:	4b60      	ldr	r3, [pc, #384]	; (81218 <xTaskCreate+0x198>)
   81096:	4798      	blx	r3
			if( pxStack != NULL )
   81098:	2800      	cmp	r0, #0
   8109a:	f000 808d 	beq.w	811b8 <xTaskCreate+0x138>
   8109e:	4607      	mov	r7, r0
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
   810a0:	2060      	movs	r0, #96	; 0x60
   810a2:	4b5d      	ldr	r3, [pc, #372]	; (81218 <xTaskCreate+0x198>)
   810a4:	4798      	blx	r3
				if( pxNewTCB != NULL )
   810a6:	4604      	mov	r4, r0
   810a8:	2800      	cmp	r0, #0
   810aa:	f000 8082 	beq.w	811b2 <xTaskCreate+0x132>
					pxNewTCB->pxStack = pxStack;
   810ae:	6307      	str	r7, [r0, #48]	; 0x30
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
   810b0:	4632      	mov	r2, r6
   810b2:	21a5      	movs	r1, #165	; 0xa5
   810b4:	4638      	mov	r0, r7
   810b6:	4b59      	ldr	r3, [pc, #356]	; (8121c <xTaskCreate+0x19c>)
   810b8:	4798      	blx	r3
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
   810ba:	3e04      	subs	r6, #4
   810bc:	6b23      	ldr	r3, [r4, #48]	; 0x30
   810be:	441e      	add	r6, r3
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
   810c0:	f026 0607 	bic.w	r6, r6, #7
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
   810c4:	782b      	ldrb	r3, [r5, #0]
   810c6:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
		if( pcName[ x ] == 0x00 )
   810ca:	782b      	ldrb	r3, [r5, #0]
   810cc:	b163      	cbz	r3, 810e8 <xTaskCreate+0x68>
   810ce:	462b      	mov	r3, r5
   810d0:	f104 0234 	add.w	r2, r4, #52	; 0x34
   810d4:	f105 0113 	add.w	r1, r5, #19
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
   810d8:	7858      	ldrb	r0, [r3, #1]
   810da:	f802 0f01 	strb.w	r0, [r2, #1]!
		if( pcName[ x ] == 0x00 )
   810de:	f813 0f01 	ldrb.w	r0, [r3, #1]!
   810e2:	b108      	cbz	r0, 810e8 <xTaskCreate+0x68>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
   810e4:	428b      	cmp	r3, r1
   810e6:	d1f7      	bne.n	810d8 <xTaskCreate+0x58>
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
   810e8:	2700      	movs	r7, #0
   810ea:	f884 7047 	strb.w	r7, [r4, #71]	; 0x47
   810ee:	9d0c      	ldr	r5, [sp, #48]	; 0x30
   810f0:	2d04      	cmp	r5, #4
   810f2:	bf28      	it	cs
   810f4:	2504      	movcs	r5, #4
	pxNewTCB->uxPriority = uxPriority;
   810f6:	62e5      	str	r5, [r4, #44]	; 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
   810f8:	6525      	str	r5, [r4, #80]	; 0x50
		pxNewTCB->uxMutexesHeld = 0;
   810fa:	6567      	str	r7, [r4, #84]	; 0x54
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
   810fc:	f104 0804 	add.w	r8, r4, #4
   81100:	4640      	mov	r0, r8
   81102:	f8df 916c 	ldr.w	r9, [pc, #364]	; 81270 <xTaskCreate+0x1f0>
   81106:	47c8      	blx	r9
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
   81108:	f104 0018 	add.w	r0, r4, #24
   8110c:	47c8      	blx	r9
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
   8110e:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
   81110:	f1c5 0505 	rsb	r5, r5, #5
   81114:	61a5      	str	r5, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
   81116:	6264      	str	r4, [r4, #36]	; 0x24
		pxNewTCB->ulNotifiedValue = 0;
   81118:	65a7      	str	r7, [r4, #88]	; 0x58
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
   8111a:	f884 705c 	strb.w	r7, [r4, #92]	; 0x5c
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
   8111e:	9a01      	ldr	r2, [sp, #4]
   81120:	4659      	mov	r1, fp
   81122:	4630      	mov	r0, r6
   81124:	4b3e      	ldr	r3, [pc, #248]	; (81220 <xTaskCreate+0x1a0>)
   81126:	4798      	blx	r3
   81128:	6020      	str	r0, [r4, #0]
	if( ( void * ) pxCreatedTask != NULL )
   8112a:	f1ba 0f00 	cmp.w	sl, #0
   8112e:	d001      	beq.n	81134 <xTaskCreate+0xb4>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
   81130:	f8ca 4000 	str.w	r4, [sl]
	taskENTER_CRITICAL();
   81134:	4b3b      	ldr	r3, [pc, #236]	; (81224 <xTaskCreate+0x1a4>)
   81136:	4798      	blx	r3
		uxCurrentNumberOfTasks++;
   81138:	4a3b      	ldr	r2, [pc, #236]	; (81228 <xTaskCreate+0x1a8>)
   8113a:	6813      	ldr	r3, [r2, #0]
   8113c:	3301      	adds	r3, #1
   8113e:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
   81140:	4b3a      	ldr	r3, [pc, #232]	; (8122c <xTaskCreate+0x1ac>)
   81142:	681b      	ldr	r3, [r3, #0]
   81144:	2b00      	cmp	r3, #0
   81146:	d03a      	beq.n	811be <xTaskCreate+0x13e>
			if( xSchedulerRunning == pdFALSE )
   81148:	4b39      	ldr	r3, [pc, #228]	; (81230 <xTaskCreate+0x1b0>)
   8114a:	681b      	ldr	r3, [r3, #0]
   8114c:	b93b      	cbnz	r3, 8115e <xTaskCreate+0xde>
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
   8114e:	4b37      	ldr	r3, [pc, #220]	; (8122c <xTaskCreate+0x1ac>)
   81150:	681b      	ldr	r3, [r3, #0]
   81152:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   81154:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   81156:	429a      	cmp	r2, r3
					pxCurrentTCB = pxNewTCB;
   81158:	bf9c      	itt	ls
   8115a:	4b34      	ldrls	r3, [pc, #208]	; (8122c <xTaskCreate+0x1ac>)
   8115c:	601c      	strls	r4, [r3, #0]
		uxTaskNumber++;
   8115e:	4a35      	ldr	r2, [pc, #212]	; (81234 <xTaskCreate+0x1b4>)
   81160:	6813      	ldr	r3, [r2, #0]
   81162:	3301      	adds	r3, #1
   81164:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
   81166:	64a3      	str	r3, [r4, #72]	; 0x48
		prvAddTaskToReadyList( pxNewTCB );
   81168:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
   8116a:	4a33      	ldr	r2, [pc, #204]	; (81238 <xTaskCreate+0x1b8>)
   8116c:	6811      	ldr	r1, [r2, #0]
   8116e:	2301      	movs	r3, #1
   81170:	4083      	lsls	r3, r0
   81172:	430b      	orrs	r3, r1
   81174:	6013      	str	r3, [r2, #0]
   81176:	eb00 0080 	add.w	r0, r0, r0, lsl #2
   8117a:	4641      	mov	r1, r8
   8117c:	4b2f      	ldr	r3, [pc, #188]	; (8123c <xTaskCreate+0x1bc>)
   8117e:	eb03 0080 	add.w	r0, r3, r0, lsl #2
   81182:	4b2f      	ldr	r3, [pc, #188]	; (81240 <xTaskCreate+0x1c0>)
   81184:	4798      	blx	r3
	taskEXIT_CRITICAL();
   81186:	4b2f      	ldr	r3, [pc, #188]	; (81244 <xTaskCreate+0x1c4>)
   81188:	4798      	blx	r3
	if( xSchedulerRunning != pdFALSE )
   8118a:	4b29      	ldr	r3, [pc, #164]	; (81230 <xTaskCreate+0x1b0>)
   8118c:	681b      	ldr	r3, [r3, #0]
   8118e:	2b00      	cmp	r3, #0
   81190:	d03b      	beq.n	8120a <xTaskCreate+0x18a>
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
   81192:	4b26      	ldr	r3, [pc, #152]	; (8122c <xTaskCreate+0x1ac>)
   81194:	681b      	ldr	r3, [r3, #0]
   81196:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   81198:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   8119a:	429a      	cmp	r2, r3
   8119c:	d239      	bcs.n	81212 <xTaskCreate+0x192>
			taskYIELD_IF_USING_PREEMPTION();
   8119e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   811a2:	4b29      	ldr	r3, [pc, #164]	; (81248 <xTaskCreate+0x1c8>)
   811a4:	601a      	str	r2, [r3, #0]
   811a6:	f3bf 8f4f 	dsb	sy
   811aa:	f3bf 8f6f 	isb	sy
			xReturn = pdPASS;
   811ae:	2001      	movs	r0, #1
   811b0:	e02c      	b.n	8120c <xTaskCreate+0x18c>
					vPortFree( pxStack );
   811b2:	4638      	mov	r0, r7
   811b4:	4b25      	ldr	r3, [pc, #148]	; (8124c <xTaskCreate+0x1cc>)
   811b6:	4798      	blx	r3
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
   811b8:	f04f 30ff 	mov.w	r0, #4294967295
   811bc:	e026      	b.n	8120c <xTaskCreate+0x18c>
			pxCurrentTCB = pxNewTCB;
   811be:	4b1b      	ldr	r3, [pc, #108]	; (8122c <xTaskCreate+0x1ac>)
   811c0:	601c      	str	r4, [r3, #0]
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
   811c2:	6813      	ldr	r3, [r2, #0]
   811c4:	2b01      	cmp	r3, #1
   811c6:	d1ca      	bne.n	8115e <xTaskCreate+0xde>
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
   811c8:	4e1c      	ldr	r6, [pc, #112]	; (8123c <xTaskCreate+0x1bc>)
   811ca:	4630      	mov	r0, r6
   811cc:	4d20      	ldr	r5, [pc, #128]	; (81250 <xTaskCreate+0x1d0>)
   811ce:	47a8      	blx	r5
   811d0:	f106 0014 	add.w	r0, r6, #20
   811d4:	47a8      	blx	r5
   811d6:	f106 0028 	add.w	r0, r6, #40	; 0x28
   811da:	47a8      	blx	r5
   811dc:	f106 003c 	add.w	r0, r6, #60	; 0x3c
   811e0:	47a8      	blx	r5
   811e2:	f106 0050 	add.w	r0, r6, #80	; 0x50
   811e6:	47a8      	blx	r5
	vListInitialise( &xDelayedTaskList1 );
   811e8:	4f1a      	ldr	r7, [pc, #104]	; (81254 <xTaskCreate+0x1d4>)
   811ea:	4638      	mov	r0, r7
   811ec:	47a8      	blx	r5
	vListInitialise( &xDelayedTaskList2 );
   811ee:	4e1a      	ldr	r6, [pc, #104]	; (81258 <xTaskCreate+0x1d8>)
   811f0:	4630      	mov	r0, r6
   811f2:	47a8      	blx	r5
	vListInitialise( &xPendingReadyList );
   811f4:	4819      	ldr	r0, [pc, #100]	; (8125c <xTaskCreate+0x1dc>)
   811f6:	47a8      	blx	r5
		vListInitialise( &xTasksWaitingTermination );
   811f8:	4819      	ldr	r0, [pc, #100]	; (81260 <xTaskCreate+0x1e0>)
   811fa:	47a8      	blx	r5
		vListInitialise( &xSuspendedTaskList );
   811fc:	4819      	ldr	r0, [pc, #100]	; (81264 <xTaskCreate+0x1e4>)
   811fe:	47a8      	blx	r5
	pxDelayedTaskList = &xDelayedTaskList1;
   81200:	4b19      	ldr	r3, [pc, #100]	; (81268 <xTaskCreate+0x1e8>)
   81202:	601f      	str	r7, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
   81204:	4b19      	ldr	r3, [pc, #100]	; (8126c <xTaskCreate+0x1ec>)
   81206:	601e      	str	r6, [r3, #0]
   81208:	e7a9      	b.n	8115e <xTaskCreate+0xde>
			xReturn = pdPASS;
   8120a:	2001      	movs	r0, #1
	}
   8120c:	b003      	add	sp, #12
   8120e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			xReturn = pdPASS;
   81212:	2001      	movs	r0, #1
		return xReturn;
   81214:	e7fa      	b.n	8120c <xTaskCreate+0x18c>
   81216:	bf00      	nop
   81218:	000807bd 	.word	0x000807bd
   8121c:	000825f9 	.word	0x000825f9
   81220:	00080521 	.word	0x00080521
   81224:	00080579 	.word	0x00080579
   81228:	2007c210 	.word	0x2007c210
   8122c:	2007c1a0 	.word	0x2007c1a0
   81230:	2007c270 	.word	0x2007c270
   81234:	2007c220 	.word	0x2007c220
   81238:	2007c224 	.word	0x2007c224
   8123c:	2007c1ac 	.word	0x2007c1ac
   81240:	0008044d 	.word	0x0008044d
   81244:	000805bd 	.word	0x000805bd
   81248:	e000ed04 	.word	0xe000ed04
   8124c:	00080825 	.word	0x00080825
   81250:	00080431 	.word	0x00080431
   81254:	2007c228 	.word	0x2007c228
   81258:	2007c23c 	.word	0x2007c23c
   8125c:	2007c25c 	.word	0x2007c25c
   81260:	2007c288 	.word	0x2007c288
   81264:	2007c274 	.word	0x2007c274
   81268:	2007c1a4 	.word	0x2007c1a4
   8126c:	2007c1a8 	.word	0x2007c1a8
   81270:	00080447 	.word	0x00080447

00081274 <vTaskStartScheduler>:
{
   81274:	b510      	push	{r4, lr}
   81276:	b082      	sub	sp, #8
		xReturn = xTaskCreate(	prvIdleTask,
   81278:	4b18      	ldr	r3, [pc, #96]	; (812dc <vTaskStartScheduler+0x68>)
   8127a:	9301      	str	r3, [sp, #4]
   8127c:	2300      	movs	r3, #0
   8127e:	9300      	str	r3, [sp, #0]
   81280:	2282      	movs	r2, #130	; 0x82
   81282:	4917      	ldr	r1, [pc, #92]	; (812e0 <vTaskStartScheduler+0x6c>)
   81284:	4817      	ldr	r0, [pc, #92]	; (812e4 <vTaskStartScheduler+0x70>)
   81286:	4c18      	ldr	r4, [pc, #96]	; (812e8 <vTaskStartScheduler+0x74>)
   81288:	47a0      	blx	r4
		if( xReturn == pdPASS )
   8128a:	2801      	cmp	r0, #1
   8128c:	d004      	beq.n	81298 <vTaskStartScheduler+0x24>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
   8128e:	f1b0 3fff 	cmp.w	r0, #4294967295
   81292:	d01a      	beq.n	812ca <vTaskStartScheduler+0x56>
}
   81294:	b002      	add	sp, #8
   81296:	bd10      	pop	{r4, pc}
			xReturn = xTimerCreateTimerTask();
   81298:	4b14      	ldr	r3, [pc, #80]	; (812ec <vTaskStartScheduler+0x78>)
   8129a:	4798      	blx	r3
	if( xReturn == pdPASS )
   8129c:	2801      	cmp	r0, #1
   8129e:	d1f6      	bne.n	8128e <vTaskStartScheduler+0x1a>
   812a0:	f04f 0340 	mov.w	r3, #64	; 0x40
   812a4:	f383 8811 	msr	BASEPRI, r3
   812a8:	f3bf 8f6f 	isb	sy
   812ac:	f3bf 8f4f 	dsb	sy
		xNextTaskUnblockTime = portMAX_DELAY;
   812b0:	f04f 32ff 	mov.w	r2, #4294967295
   812b4:	4b0e      	ldr	r3, [pc, #56]	; (812f0 <vTaskStartScheduler+0x7c>)
   812b6:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
   812b8:	2201      	movs	r2, #1
   812ba:	4b0e      	ldr	r3, [pc, #56]	; (812f4 <vTaskStartScheduler+0x80>)
   812bc:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
   812be:	2200      	movs	r2, #0
   812c0:	4b0d      	ldr	r3, [pc, #52]	; (812f8 <vTaskStartScheduler+0x84>)
   812c2:	601a      	str	r2, [r3, #0]
		if( xPortStartScheduler() != pdFALSE )
   812c4:	4b0d      	ldr	r3, [pc, #52]	; (812fc <vTaskStartScheduler+0x88>)
   812c6:	4798      	blx	r3
   812c8:	e7e4      	b.n	81294 <vTaskStartScheduler+0x20>
   812ca:	f04f 0340 	mov.w	r3, #64	; 0x40
   812ce:	f383 8811 	msr	BASEPRI, r3
   812d2:	f3bf 8f6f 	isb	sy
   812d6:	f3bf 8f4f 	dsb	sy
   812da:	e7fe      	b.n	812da <vTaskStartScheduler+0x66>
   812dc:	2007c250 	.word	0x2007c250
   812e0:	00083680 	.word	0x00083680
   812e4:	00080f5d 	.word	0x00080f5d
   812e8:	00081081 	.word	0x00081081
   812ec:	000819a5 	.word	0x000819a5
   812f0:	2007c254 	.word	0x2007c254
   812f4:	2007c270 	.word	0x2007c270
   812f8:	2007c29c 	.word	0x2007c29c
   812fc:	00080691 	.word	0x00080691

00081300 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
   81300:	4a02      	ldr	r2, [pc, #8]	; (8130c <vTaskSuspendAll+0xc>)
   81302:	6813      	ldr	r3, [r2, #0]
   81304:	3301      	adds	r3, #1
   81306:	6013      	str	r3, [r2, #0]
   81308:	4770      	bx	lr
   8130a:	bf00      	nop
   8130c:	2007c21c 	.word	0x2007c21c

00081310 <xTaskGetTickCount>:
		xTicks = xTickCount;
   81310:	4b01      	ldr	r3, [pc, #4]	; (81318 <xTaskGetTickCount+0x8>)
   81312:	6818      	ldr	r0, [r3, #0]
}
   81314:	4770      	bx	lr
   81316:	bf00      	nop
   81318:	2007c29c 	.word	0x2007c29c

0008131c <xTaskIncrementTick>:
{
   8131c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
   81320:	4b3d      	ldr	r3, [pc, #244]	; (81418 <xTaskIncrementTick+0xfc>)
   81322:	681b      	ldr	r3, [r3, #0]
   81324:	2b00      	cmp	r3, #0
   81326:	d169      	bne.n	813fc <xTaskIncrementTick+0xe0>
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
   81328:	4b3c      	ldr	r3, [pc, #240]	; (8141c <xTaskIncrementTick+0x100>)
   8132a:	681d      	ldr	r5, [r3, #0]
   8132c:	3501      	adds	r5, #1
		xTickCount = xConstTickCount;
   8132e:	601d      	str	r5, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
   81330:	b9c5      	cbnz	r5, 81364 <xTaskIncrementTick+0x48>
			taskSWITCH_DELAYED_LISTS();
   81332:	4b3b      	ldr	r3, [pc, #236]	; (81420 <xTaskIncrementTick+0x104>)
   81334:	681b      	ldr	r3, [r3, #0]
   81336:	681b      	ldr	r3, [r3, #0]
   81338:	b143      	cbz	r3, 8134c <xTaskIncrementTick+0x30>
   8133a:	f04f 0340 	mov.w	r3, #64	; 0x40
   8133e:	f383 8811 	msr	BASEPRI, r3
   81342:	f3bf 8f6f 	isb	sy
   81346:	f3bf 8f4f 	dsb	sy
   8134a:	e7fe      	b.n	8134a <xTaskIncrementTick+0x2e>
   8134c:	4a34      	ldr	r2, [pc, #208]	; (81420 <xTaskIncrementTick+0x104>)
   8134e:	6811      	ldr	r1, [r2, #0]
   81350:	4b34      	ldr	r3, [pc, #208]	; (81424 <xTaskIncrementTick+0x108>)
   81352:	6818      	ldr	r0, [r3, #0]
   81354:	6010      	str	r0, [r2, #0]
   81356:	6019      	str	r1, [r3, #0]
   81358:	4a33      	ldr	r2, [pc, #204]	; (81428 <xTaskIncrementTick+0x10c>)
   8135a:	6813      	ldr	r3, [r2, #0]
   8135c:	3301      	adds	r3, #1
   8135e:	6013      	str	r3, [r2, #0]
   81360:	4b32      	ldr	r3, [pc, #200]	; (8142c <xTaskIncrementTick+0x110>)
   81362:	4798      	blx	r3
		if( xConstTickCount >= xNextTaskUnblockTime )
   81364:	4b32      	ldr	r3, [pc, #200]	; (81430 <xTaskIncrementTick+0x114>)
   81366:	681b      	ldr	r3, [r3, #0]
   81368:	429d      	cmp	r5, r3
   8136a:	d20c      	bcs.n	81386 <xTaskIncrementTick+0x6a>
BaseType_t xSwitchRequired = pdFALSE;
   8136c:	2400      	movs	r4, #0
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
   8136e:	4b31      	ldr	r3, [pc, #196]	; (81434 <xTaskIncrementTick+0x118>)
   81370:	681b      	ldr	r3, [r3, #0]
   81372:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   81374:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   81378:	009b      	lsls	r3, r3, #2
   8137a:	4a2f      	ldr	r2, [pc, #188]	; (81438 <xTaskIncrementTick+0x11c>)
   8137c:	58d3      	ldr	r3, [r2, r3]
				xSwitchRequired = pdTRUE;
   8137e:	2b02      	cmp	r3, #2
   81380:	bf28      	it	cs
   81382:	2401      	movcs	r4, #1
   81384:	e03f      	b.n	81406 <xTaskIncrementTick+0xea>
   81386:	2400      	movs	r4, #0
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
   81388:	f8df 9094 	ldr.w	r9, [pc, #148]	; 81420 <xTaskIncrementTick+0x104>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
   8138c:	f8df 80bc 	ldr.w	r8, [pc, #188]	; 8144c <xTaskIncrementTick+0x130>
					prvAddTaskToReadyList( pxTCB );
   81390:	4f2a      	ldr	r7, [pc, #168]	; (8143c <xTaskIncrementTick+0x120>)
   81392:	e01f      	b.n	813d4 <xTaskIncrementTick+0xb8>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
   81394:	f04f 32ff 	mov.w	r2, #4294967295
   81398:	4b25      	ldr	r3, [pc, #148]	; (81430 <xTaskIncrementTick+0x114>)
   8139a:	601a      	str	r2, [r3, #0]
					break;
   8139c:	e7e7      	b.n	8136e <xTaskIncrementTick+0x52>
						xNextTaskUnblockTime = xItemValue;
   8139e:	4a24      	ldr	r2, [pc, #144]	; (81430 <xTaskIncrementTick+0x114>)
   813a0:	6013      	str	r3, [r2, #0]
						break;
   813a2:	e7e4      	b.n	8136e <xTaskIncrementTick+0x52>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
   813a4:	f106 0018 	add.w	r0, r6, #24
   813a8:	47c0      	blx	r8
					prvAddTaskToReadyList( pxTCB );
   813aa:	6af0      	ldr	r0, [r6, #44]	; 0x2c
   813ac:	683a      	ldr	r2, [r7, #0]
   813ae:	2301      	movs	r3, #1
   813b0:	4083      	lsls	r3, r0
   813b2:	4313      	orrs	r3, r2
   813b4:	603b      	str	r3, [r7, #0]
   813b6:	eb00 0080 	add.w	r0, r0, r0, lsl #2
   813ba:	4651      	mov	r1, sl
   813bc:	4b1e      	ldr	r3, [pc, #120]	; (81438 <xTaskIncrementTick+0x11c>)
   813be:	eb03 0080 	add.w	r0, r3, r0, lsl #2
   813c2:	4b1f      	ldr	r3, [pc, #124]	; (81440 <xTaskIncrementTick+0x124>)
   813c4:	4798      	blx	r3
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
   813c6:	4b1b      	ldr	r3, [pc, #108]	; (81434 <xTaskIncrementTick+0x118>)
   813c8:	681b      	ldr	r3, [r3, #0]
   813ca:	6af2      	ldr	r2, [r6, #44]	; 0x2c
   813cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
							xSwitchRequired = pdTRUE;
   813ce:	429a      	cmp	r2, r3
   813d0:	bf28      	it	cs
   813d2:	2401      	movcs	r4, #1
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
   813d4:	f8d9 3000 	ldr.w	r3, [r9]
   813d8:	681b      	ldr	r3, [r3, #0]
   813da:	2b00      	cmp	r3, #0
   813dc:	d0da      	beq.n	81394 <xTaskIncrementTick+0x78>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
   813de:	f8d9 3000 	ldr.w	r3, [r9]
   813e2:	68db      	ldr	r3, [r3, #12]
   813e4:	68de      	ldr	r6, [r3, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
   813e6:	6873      	ldr	r3, [r6, #4]
					if( xConstTickCount < xItemValue )
   813e8:	429d      	cmp	r5, r3
   813ea:	d3d8      	bcc.n	8139e <xTaskIncrementTick+0x82>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
   813ec:	f106 0a04 	add.w	sl, r6, #4
   813f0:	4650      	mov	r0, sl
   813f2:	47c0      	blx	r8
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
   813f4:	6ab3      	ldr	r3, [r6, #40]	; 0x28
   813f6:	2b00      	cmp	r3, #0
   813f8:	d1d4      	bne.n	813a4 <xTaskIncrementTick+0x88>
   813fa:	e7d6      	b.n	813aa <xTaskIncrementTick+0x8e>
		++uxPendedTicks;
   813fc:	4a11      	ldr	r2, [pc, #68]	; (81444 <xTaskIncrementTick+0x128>)
   813fe:	6813      	ldr	r3, [r2, #0]
   81400:	3301      	adds	r3, #1
   81402:	6013      	str	r3, [r2, #0]
BaseType_t xSwitchRequired = pdFALSE;
   81404:	2400      	movs	r4, #0
		if( xYieldPending != pdFALSE )
   81406:	4b10      	ldr	r3, [pc, #64]	; (81448 <xTaskIncrementTick+0x12c>)
   81408:	681b      	ldr	r3, [r3, #0]
			xSwitchRequired = pdTRUE;
   8140a:	2b00      	cmp	r3, #0
}
   8140c:	bf0c      	ite	eq
   8140e:	4620      	moveq	r0, r4
   81410:	2001      	movne	r0, #1
   81412:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   81416:	bf00      	nop
   81418:	2007c21c 	.word	0x2007c21c
   8141c:	2007c29c 	.word	0x2007c29c
   81420:	2007c1a4 	.word	0x2007c1a4
   81424:	2007c1a8 	.word	0x2007c1a8
   81428:	2007c258 	.word	0x2007c258
   8142c:	00080f31 	.word	0x00080f31
   81430:	2007c254 	.word	0x2007c254
   81434:	2007c1a0 	.word	0x2007c1a0
   81438:	2007c1ac 	.word	0x2007c1ac
   8143c:	2007c224 	.word	0x2007c224
   81440:	0008044d 	.word	0x0008044d
   81444:	2007c218 	.word	0x2007c218
   81448:	2007c2a0 	.word	0x2007c2a0
   8144c:	00080499 	.word	0x00080499

00081450 <xTaskResumeAll>:
	configASSERT( uxSchedulerSuspended );
   81450:	4b35      	ldr	r3, [pc, #212]	; (81528 <xTaskResumeAll+0xd8>)
   81452:	681b      	ldr	r3, [r3, #0]
   81454:	b943      	cbnz	r3, 81468 <xTaskResumeAll+0x18>
   81456:	f04f 0340 	mov.w	r3, #64	; 0x40
   8145a:	f383 8811 	msr	BASEPRI, r3
   8145e:	f3bf 8f6f 	isb	sy
   81462:	f3bf 8f4f 	dsb	sy
   81466:	e7fe      	b.n	81466 <xTaskResumeAll+0x16>
{
   81468:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	taskENTER_CRITICAL();
   8146c:	4b2f      	ldr	r3, [pc, #188]	; (8152c <xTaskResumeAll+0xdc>)
   8146e:	4798      	blx	r3
		--uxSchedulerSuspended;
   81470:	4b2d      	ldr	r3, [pc, #180]	; (81528 <xTaskResumeAll+0xd8>)
   81472:	681a      	ldr	r2, [r3, #0]
   81474:	3a01      	subs	r2, #1
   81476:	601a      	str	r2, [r3, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
   81478:	681b      	ldr	r3, [r3, #0]
   8147a:	2b00      	cmp	r3, #0
   8147c:	d150      	bne.n	81520 <xTaskResumeAll+0xd0>
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
   8147e:	4b2c      	ldr	r3, [pc, #176]	; (81530 <xTaskResumeAll+0xe0>)
   81480:	681b      	ldr	r3, [r3, #0]
   81482:	b92b      	cbnz	r3, 81490 <xTaskResumeAll+0x40>
BaseType_t xAlreadyYielded = pdFALSE;
   81484:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
   81486:	4b2b      	ldr	r3, [pc, #172]	; (81534 <xTaskResumeAll+0xe4>)
   81488:	4798      	blx	r3
}
   8148a:	4620      	mov	r0, r4
   8148c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   81490:	2400      	movs	r4, #0
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
   81492:	4f29      	ldr	r7, [pc, #164]	; (81538 <xTaskResumeAll+0xe8>)
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
   81494:	4e29      	ldr	r6, [pc, #164]	; (8153c <xTaskResumeAll+0xec>)
					prvAddTaskToReadyList( pxTCB );
   81496:	4d2a      	ldr	r5, [pc, #168]	; (81540 <xTaskResumeAll+0xf0>)
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
   81498:	683b      	ldr	r3, [r7, #0]
   8149a:	b303      	cbz	r3, 814de <xTaskResumeAll+0x8e>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
   8149c:	68fb      	ldr	r3, [r7, #12]
   8149e:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
   814a0:	f104 0018 	add.w	r0, r4, #24
   814a4:	47b0      	blx	r6
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
   814a6:	f104 0804 	add.w	r8, r4, #4
   814aa:	4640      	mov	r0, r8
   814ac:	47b0      	blx	r6
					prvAddTaskToReadyList( pxTCB );
   814ae:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
   814b0:	682a      	ldr	r2, [r5, #0]
   814b2:	2301      	movs	r3, #1
   814b4:	4083      	lsls	r3, r0
   814b6:	4313      	orrs	r3, r2
   814b8:	602b      	str	r3, [r5, #0]
   814ba:	eb00 0080 	add.w	r0, r0, r0, lsl #2
   814be:	4641      	mov	r1, r8
   814c0:	4b20      	ldr	r3, [pc, #128]	; (81544 <xTaskResumeAll+0xf4>)
   814c2:	eb03 0080 	add.w	r0, r3, r0, lsl #2
   814c6:	4b20      	ldr	r3, [pc, #128]	; (81548 <xTaskResumeAll+0xf8>)
   814c8:	4798      	blx	r3
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
   814ca:	4b20      	ldr	r3, [pc, #128]	; (8154c <xTaskResumeAll+0xfc>)
   814cc:	681b      	ldr	r3, [r3, #0]
   814ce:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
   814d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   814d2:	429a      	cmp	r2, r3
   814d4:	d3e0      	bcc.n	81498 <xTaskResumeAll+0x48>
						xYieldPending = pdTRUE;
   814d6:	2201      	movs	r2, #1
   814d8:	4b1d      	ldr	r3, [pc, #116]	; (81550 <xTaskResumeAll+0x100>)
   814da:	601a      	str	r2, [r3, #0]
   814dc:	e7dc      	b.n	81498 <xTaskResumeAll+0x48>
				if( pxTCB != NULL )
   814de:	b10c      	cbz	r4, 814e4 <xTaskResumeAll+0x94>
					prvResetNextTaskUnblockTime();
   814e0:	4b1c      	ldr	r3, [pc, #112]	; (81554 <xTaskResumeAll+0x104>)
   814e2:	4798      	blx	r3
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
   814e4:	4b1c      	ldr	r3, [pc, #112]	; (81558 <xTaskResumeAll+0x108>)
   814e6:	681c      	ldr	r4, [r3, #0]
					if( uxPendedCounts > ( UBaseType_t ) 0U )
   814e8:	b16c      	cbz	r4, 81506 <xTaskResumeAll+0xb6>
							if( xTaskIncrementTick() != pdFALSE )
   814ea:	4f1c      	ldr	r7, [pc, #112]	; (8155c <xTaskResumeAll+0x10c>)
								xYieldPending = pdTRUE;
   814ec:	4e18      	ldr	r6, [pc, #96]	; (81550 <xTaskResumeAll+0x100>)
   814ee:	2501      	movs	r5, #1
   814f0:	e001      	b.n	814f6 <xTaskResumeAll+0xa6>
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
   814f2:	3c01      	subs	r4, #1
   814f4:	d004      	beq.n	81500 <xTaskResumeAll+0xb0>
							if( xTaskIncrementTick() != pdFALSE )
   814f6:	47b8      	blx	r7
   814f8:	2800      	cmp	r0, #0
   814fa:	d0fa      	beq.n	814f2 <xTaskResumeAll+0xa2>
								xYieldPending = pdTRUE;
   814fc:	6035      	str	r5, [r6, #0]
   814fe:	e7f8      	b.n	814f2 <xTaskResumeAll+0xa2>
						uxPendedTicks = 0;
   81500:	2200      	movs	r2, #0
   81502:	4b15      	ldr	r3, [pc, #84]	; (81558 <xTaskResumeAll+0x108>)
   81504:	601a      	str	r2, [r3, #0]
				if( xYieldPending != pdFALSE )
   81506:	4b12      	ldr	r3, [pc, #72]	; (81550 <xTaskResumeAll+0x100>)
   81508:	681b      	ldr	r3, [r3, #0]
   8150a:	b15b      	cbz	r3, 81524 <xTaskResumeAll+0xd4>
					taskYIELD_IF_USING_PREEMPTION();
   8150c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   81510:	4b13      	ldr	r3, [pc, #76]	; (81560 <xTaskResumeAll+0x110>)
   81512:	601a      	str	r2, [r3, #0]
   81514:	f3bf 8f4f 	dsb	sy
   81518:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
   8151c:	2401      	movs	r4, #1
   8151e:	e7b2      	b.n	81486 <xTaskResumeAll+0x36>
BaseType_t xAlreadyYielded = pdFALSE;
   81520:	2400      	movs	r4, #0
   81522:	e7b0      	b.n	81486 <xTaskResumeAll+0x36>
   81524:	2400      	movs	r4, #0
   81526:	e7ae      	b.n	81486 <xTaskResumeAll+0x36>
   81528:	2007c21c 	.word	0x2007c21c
   8152c:	00080579 	.word	0x00080579
   81530:	2007c210 	.word	0x2007c210
   81534:	000805bd 	.word	0x000805bd
   81538:	2007c25c 	.word	0x2007c25c
   8153c:	00080499 	.word	0x00080499
   81540:	2007c224 	.word	0x2007c224
   81544:	2007c1ac 	.word	0x2007c1ac
   81548:	0008044d 	.word	0x0008044d
   8154c:	2007c1a0 	.word	0x2007c1a0
   81550:	2007c2a0 	.word	0x2007c2a0
   81554:	00080f31 	.word	0x00080f31
   81558:	2007c218 	.word	0x2007c218
   8155c:	0008131d 	.word	0x0008131d
   81560:	e000ed04 	.word	0xe000ed04

00081564 <vTaskDelay>:
	{
   81564:	b510      	push	{r4, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
   81566:	b1a8      	cbz	r0, 81594 <vTaskDelay+0x30>
   81568:	4604      	mov	r4, r0
			configASSERT( uxSchedulerSuspended == 0 );
   8156a:	4b0f      	ldr	r3, [pc, #60]	; (815a8 <vTaskDelay+0x44>)
   8156c:	681b      	ldr	r3, [r3, #0]
   8156e:	b143      	cbz	r3, 81582 <vTaskDelay+0x1e>
   81570:	f04f 0340 	mov.w	r3, #64	; 0x40
   81574:	f383 8811 	msr	BASEPRI, r3
   81578:	f3bf 8f6f 	isb	sy
   8157c:	f3bf 8f4f 	dsb	sy
   81580:	e7fe      	b.n	81580 <vTaskDelay+0x1c>
			vTaskSuspendAll();
   81582:	4b0a      	ldr	r3, [pc, #40]	; (815ac <vTaskDelay+0x48>)
   81584:	4798      	blx	r3
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
   81586:	2100      	movs	r1, #0
   81588:	4620      	mov	r0, r4
   8158a:	4b09      	ldr	r3, [pc, #36]	; (815b0 <vTaskDelay+0x4c>)
   8158c:	4798      	blx	r3
			xAlreadyYielded = xTaskResumeAll();
   8158e:	4b09      	ldr	r3, [pc, #36]	; (815b4 <vTaskDelay+0x50>)
   81590:	4798      	blx	r3
		if( xAlreadyYielded == pdFALSE )
   81592:	b938      	cbnz	r0, 815a4 <vTaskDelay+0x40>
			portYIELD_WITHIN_API();
   81594:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   81598:	4b07      	ldr	r3, [pc, #28]	; (815b8 <vTaskDelay+0x54>)
   8159a:	601a      	str	r2, [r3, #0]
   8159c:	f3bf 8f4f 	dsb	sy
   815a0:	f3bf 8f6f 	isb	sy
   815a4:	bd10      	pop	{r4, pc}
   815a6:	bf00      	nop
   815a8:	2007c21c 	.word	0x2007c21c
   815ac:	00081301 	.word	0x00081301
   815b0:	00080fdd 	.word	0x00080fdd
   815b4:	00081451 	.word	0x00081451
   815b8:	e000ed04 	.word	0xe000ed04

000815bc <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
   815bc:	4b1f      	ldr	r3, [pc, #124]	; (8163c <vTaskSwitchContext+0x80>)
   815be:	681b      	ldr	r3, [r3, #0]
   815c0:	b9c3      	cbnz	r3, 815f4 <vTaskSwitchContext+0x38>
		xYieldPending = pdFALSE;
   815c2:	2200      	movs	r2, #0
   815c4:	4b1e      	ldr	r3, [pc, #120]	; (81640 <vTaskSwitchContext+0x84>)
   815c6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
   815c8:	4b1e      	ldr	r3, [pc, #120]	; (81644 <vTaskSwitchContext+0x88>)
   815ca:	681b      	ldr	r3, [r3, #0]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
   815cc:	fab3 f383 	clz	r3, r3
   815d0:	b2db      	uxtb	r3, r3
   815d2:	f1c3 031f 	rsb	r3, r3, #31
   815d6:	eb03 0283 	add.w	r2, r3, r3, lsl #2
   815da:	0092      	lsls	r2, r2, #2
   815dc:	491a      	ldr	r1, [pc, #104]	; (81648 <vTaskSwitchContext+0x8c>)
   815de:	588a      	ldr	r2, [r1, r2]
   815e0:	b962      	cbnz	r2, 815fc <vTaskSwitchContext+0x40>
	__asm volatile
   815e2:	f04f 0340 	mov.w	r3, #64	; 0x40
   815e6:	f383 8811 	msr	BASEPRI, r3
   815ea:	f3bf 8f6f 	isb	sy
   815ee:	f3bf 8f4f 	dsb	sy
   815f2:	e7fe      	b.n	815f2 <vTaskSwitchContext+0x36>
		xYieldPending = pdTRUE;
   815f4:	2201      	movs	r2, #1
   815f6:	4b12      	ldr	r3, [pc, #72]	; (81640 <vTaskSwitchContext+0x84>)
   815f8:	601a      	str	r2, [r3, #0]
   815fa:	4770      	bx	lr
{
   815fc:	b410      	push	{r4}
		taskSELECT_HIGHEST_PRIORITY_TASK();
   815fe:	4a12      	ldr	r2, [pc, #72]	; (81648 <vTaskSwitchContext+0x8c>)
   81600:	0099      	lsls	r1, r3, #2
   81602:	18c8      	adds	r0, r1, r3
   81604:	eb02 0080 	add.w	r0, r2, r0, lsl #2
   81608:	6844      	ldr	r4, [r0, #4]
   8160a:	6864      	ldr	r4, [r4, #4]
   8160c:	6044      	str	r4, [r0, #4]
   8160e:	4419      	add	r1, r3
   81610:	4602      	mov	r2, r0
   81612:	3208      	adds	r2, #8
   81614:	4294      	cmp	r4, r2
   81616:	d00a      	beq.n	8162e <vTaskSwitchContext+0x72>
   81618:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   8161c:	4a0a      	ldr	r2, [pc, #40]	; (81648 <vTaskSwitchContext+0x8c>)
   8161e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
   81622:	685b      	ldr	r3, [r3, #4]
   81624:	68da      	ldr	r2, [r3, #12]
   81626:	4b09      	ldr	r3, [pc, #36]	; (8164c <vTaskSwitchContext+0x90>)
   81628:	601a      	str	r2, [r3, #0]
}
   8162a:	bc10      	pop	{r4}
   8162c:	4770      	bx	lr
		taskSELECT_HIGHEST_PRIORITY_TASK();
   8162e:	6860      	ldr	r0, [r4, #4]
   81630:	4a05      	ldr	r2, [pc, #20]	; (81648 <vTaskSwitchContext+0x8c>)
   81632:	eb02 0281 	add.w	r2, r2, r1, lsl #2
   81636:	6050      	str	r0, [r2, #4]
   81638:	e7ee      	b.n	81618 <vTaskSwitchContext+0x5c>
   8163a:	bf00      	nop
   8163c:	2007c21c 	.word	0x2007c21c
   81640:	2007c2a0 	.word	0x2007c2a0
   81644:	2007c224 	.word	0x2007c224
   81648:	2007c1ac 	.word	0x2007c1ac
   8164c:	2007c1a0 	.word	0x2007c1a0

00081650 <vTaskPlaceOnEventList>:
	configASSERT( pxEventList );
   81650:	b940      	cbnz	r0, 81664 <vTaskPlaceOnEventList+0x14>
   81652:	f04f 0340 	mov.w	r3, #64	; 0x40
   81656:	f383 8811 	msr	BASEPRI, r3
   8165a:	f3bf 8f6f 	isb	sy
   8165e:	f3bf 8f4f 	dsb	sy
   81662:	e7fe      	b.n	81662 <vTaskPlaceOnEventList+0x12>
{
   81664:	b510      	push	{r4, lr}
   81666:	460c      	mov	r4, r1
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
   81668:	4b04      	ldr	r3, [pc, #16]	; (8167c <vTaskPlaceOnEventList+0x2c>)
   8166a:	6819      	ldr	r1, [r3, #0]
   8166c:	3118      	adds	r1, #24
   8166e:	4b04      	ldr	r3, [pc, #16]	; (81680 <vTaskPlaceOnEventList+0x30>)
   81670:	4798      	blx	r3
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
   81672:	2101      	movs	r1, #1
   81674:	4620      	mov	r0, r4
   81676:	4b03      	ldr	r3, [pc, #12]	; (81684 <vTaskPlaceOnEventList+0x34>)
   81678:	4798      	blx	r3
   8167a:	bd10      	pop	{r4, pc}
   8167c:	2007c1a0 	.word	0x2007c1a0
   81680:	00080465 	.word	0x00080465
   81684:	00080fdd 	.word	0x00080fdd

00081688 <vTaskPlaceOnEventListRestricted>:
	{
   81688:	b538      	push	{r3, r4, r5, lr}
		configASSERT( pxEventList );
   8168a:	b178      	cbz	r0, 816ac <vTaskPlaceOnEventListRestricted+0x24>
   8168c:	4614      	mov	r4, r2
   8168e:	460d      	mov	r5, r1
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
   81690:	4b0b      	ldr	r3, [pc, #44]	; (816c0 <vTaskPlaceOnEventListRestricted+0x38>)
   81692:	6819      	ldr	r1, [r3, #0]
   81694:	3118      	adds	r1, #24
   81696:	4b0b      	ldr	r3, [pc, #44]	; (816c4 <vTaskPlaceOnEventListRestricted+0x3c>)
   81698:	4798      	blx	r3
			xTicksToWait = portMAX_DELAY;
   8169a:	2c00      	cmp	r4, #0
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
   8169c:	4621      	mov	r1, r4
   8169e:	bf0c      	ite	eq
   816a0:	4628      	moveq	r0, r5
   816a2:	f04f 30ff 	movne.w	r0, #4294967295
   816a6:	4b08      	ldr	r3, [pc, #32]	; (816c8 <vTaskPlaceOnEventListRestricted+0x40>)
   816a8:	4798      	blx	r3
   816aa:	bd38      	pop	{r3, r4, r5, pc}
   816ac:	f04f 0340 	mov.w	r3, #64	; 0x40
   816b0:	f383 8811 	msr	BASEPRI, r3
   816b4:	f3bf 8f6f 	isb	sy
   816b8:	f3bf 8f4f 	dsb	sy
   816bc:	e7fe      	b.n	816bc <vTaskPlaceOnEventListRestricted+0x34>
   816be:	bf00      	nop
   816c0:	2007c1a0 	.word	0x2007c1a0
   816c4:	0008044d 	.word	0x0008044d
   816c8:	00080fdd 	.word	0x00080fdd

000816cc <xTaskRemoveFromEventList>:
{
   816cc:	b538      	push	{r3, r4, r5, lr}
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
   816ce:	68c3      	ldr	r3, [r0, #12]
   816d0:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
   816d2:	b32c      	cbz	r4, 81720 <xTaskRemoveFromEventList+0x54>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
   816d4:	f104 0518 	add.w	r5, r4, #24
   816d8:	4628      	mov	r0, r5
   816da:	4b18      	ldr	r3, [pc, #96]	; (8173c <xTaskRemoveFromEventList+0x70>)
   816dc:	4798      	blx	r3
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
   816de:	4b18      	ldr	r3, [pc, #96]	; (81740 <xTaskRemoveFromEventList+0x74>)
   816e0:	681b      	ldr	r3, [r3, #0]
   816e2:	bb33      	cbnz	r3, 81732 <xTaskRemoveFromEventList+0x66>
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
   816e4:	1d25      	adds	r5, r4, #4
   816e6:	4628      	mov	r0, r5
   816e8:	4b14      	ldr	r3, [pc, #80]	; (8173c <xTaskRemoveFromEventList+0x70>)
   816ea:	4798      	blx	r3
		prvAddTaskToReadyList( pxUnblockedTCB );
   816ec:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
   816ee:	4a15      	ldr	r2, [pc, #84]	; (81744 <xTaskRemoveFromEventList+0x78>)
   816f0:	6811      	ldr	r1, [r2, #0]
   816f2:	2301      	movs	r3, #1
   816f4:	4083      	lsls	r3, r0
   816f6:	430b      	orrs	r3, r1
   816f8:	6013      	str	r3, [r2, #0]
   816fa:	eb00 0080 	add.w	r0, r0, r0, lsl #2
   816fe:	4629      	mov	r1, r5
   81700:	4b11      	ldr	r3, [pc, #68]	; (81748 <xTaskRemoveFromEventList+0x7c>)
   81702:	eb03 0080 	add.w	r0, r3, r0, lsl #2
   81706:	4b11      	ldr	r3, [pc, #68]	; (8174c <xTaskRemoveFromEventList+0x80>)
   81708:	4798      	blx	r3
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
   8170a:	4b11      	ldr	r3, [pc, #68]	; (81750 <xTaskRemoveFromEventList+0x84>)
   8170c:	681b      	ldr	r3, [r3, #0]
   8170e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
   81710:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   81712:	429a      	cmp	r2, r3
		xYieldPending = pdTRUE;
   81714:	bf83      	ittte	hi
   81716:	2001      	movhi	r0, #1
   81718:	4b0e      	ldrhi	r3, [pc, #56]	; (81754 <xTaskRemoveFromEventList+0x88>)
   8171a:	6018      	strhi	r0, [r3, #0]
		xReturn = pdFALSE;
   8171c:	2000      	movls	r0, #0
}
   8171e:	bd38      	pop	{r3, r4, r5, pc}
   81720:	f04f 0340 	mov.w	r3, #64	; 0x40
   81724:	f383 8811 	msr	BASEPRI, r3
   81728:	f3bf 8f6f 	isb	sy
   8172c:	f3bf 8f4f 	dsb	sy
   81730:	e7fe      	b.n	81730 <xTaskRemoveFromEventList+0x64>
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
   81732:	4629      	mov	r1, r5
   81734:	4808      	ldr	r0, [pc, #32]	; (81758 <xTaskRemoveFromEventList+0x8c>)
   81736:	4b05      	ldr	r3, [pc, #20]	; (8174c <xTaskRemoveFromEventList+0x80>)
   81738:	4798      	blx	r3
   8173a:	e7e6      	b.n	8170a <xTaskRemoveFromEventList+0x3e>
   8173c:	00080499 	.word	0x00080499
   81740:	2007c21c 	.word	0x2007c21c
   81744:	2007c224 	.word	0x2007c224
   81748:	2007c1ac 	.word	0x2007c1ac
   8174c:	0008044d 	.word	0x0008044d
   81750:	2007c1a0 	.word	0x2007c1a0
   81754:	2007c2a0 	.word	0x2007c2a0
   81758:	2007c25c 	.word	0x2007c25c

0008175c <vTaskInternalSetTimeOutState>:
	pxTimeOut->xOverflowCount = xNumOfOverflows;
   8175c:	4b03      	ldr	r3, [pc, #12]	; (8176c <vTaskInternalSetTimeOutState+0x10>)
   8175e:	681b      	ldr	r3, [r3, #0]
   81760:	6003      	str	r3, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
   81762:	4b03      	ldr	r3, [pc, #12]	; (81770 <vTaskInternalSetTimeOutState+0x14>)
   81764:	681b      	ldr	r3, [r3, #0]
   81766:	6043      	str	r3, [r0, #4]
   81768:	4770      	bx	lr
   8176a:	bf00      	nop
   8176c:	2007c258 	.word	0x2007c258
   81770:	2007c29c 	.word	0x2007c29c

00081774 <xTaskCheckForTimeOut>:
	configASSERT( pxTimeOut );
   81774:	b1e8      	cbz	r0, 817b2 <xTaskCheckForTimeOut+0x3e>
{
   81776:	b570      	push	{r4, r5, r6, lr}
   81778:	4605      	mov	r5, r0
	configASSERT( pxTicksToWait );
   8177a:	b319      	cbz	r1, 817c4 <xTaskCheckForTimeOut+0x50>
   8177c:	460c      	mov	r4, r1
	taskENTER_CRITICAL();
   8177e:	4b1b      	ldr	r3, [pc, #108]	; (817ec <xTaskCheckForTimeOut+0x78>)
   81780:	4798      	blx	r3
		const TickType_t xConstTickCount = xTickCount;
   81782:	4b1b      	ldr	r3, [pc, #108]	; (817f0 <xTaskCheckForTimeOut+0x7c>)
   81784:	681a      	ldr	r2, [r3, #0]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
   81786:	6869      	ldr	r1, [r5, #4]
			if( *pxTicksToWait == portMAX_DELAY )
   81788:	6823      	ldr	r3, [r4, #0]
   8178a:	f1b3 3fff 	cmp.w	r3, #4294967295
   8178e:	d029      	beq.n	817e4 <xTaskCheckForTimeOut+0x70>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
   81790:	4818      	ldr	r0, [pc, #96]	; (817f4 <xTaskCheckForTimeOut+0x80>)
   81792:	6800      	ldr	r0, [r0, #0]
   81794:	682e      	ldr	r6, [r5, #0]
   81796:	4286      	cmp	r6, r0
   81798:	d001      	beq.n	8179e <xTaskCheckForTimeOut+0x2a>
   8179a:	428a      	cmp	r2, r1
   8179c:	d224      	bcs.n	817e8 <xTaskCheckForTimeOut+0x74>
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
   8179e:	1a52      	subs	r2, r2, r1
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
   817a0:	429a      	cmp	r2, r3
   817a2:	d318      	bcc.n	817d6 <xTaskCheckForTimeOut+0x62>
			*pxTicksToWait = 0;
   817a4:	2300      	movs	r3, #0
   817a6:	6023      	str	r3, [r4, #0]
			xReturn = pdTRUE;
   817a8:	2401      	movs	r4, #1
	taskEXIT_CRITICAL();
   817aa:	4b13      	ldr	r3, [pc, #76]	; (817f8 <xTaskCheckForTimeOut+0x84>)
   817ac:	4798      	blx	r3
}
   817ae:	4620      	mov	r0, r4
   817b0:	bd70      	pop	{r4, r5, r6, pc}
   817b2:	f04f 0340 	mov.w	r3, #64	; 0x40
   817b6:	f383 8811 	msr	BASEPRI, r3
   817ba:	f3bf 8f6f 	isb	sy
   817be:	f3bf 8f4f 	dsb	sy
   817c2:	e7fe      	b.n	817c2 <xTaskCheckForTimeOut+0x4e>
   817c4:	f04f 0340 	mov.w	r3, #64	; 0x40
   817c8:	f383 8811 	msr	BASEPRI, r3
   817cc:	f3bf 8f6f 	isb	sy
   817d0:	f3bf 8f4f 	dsb	sy
   817d4:	e7fe      	b.n	817d4 <xTaskCheckForTimeOut+0x60>
			*pxTicksToWait -= xElapsedTime;
   817d6:	1a9b      	subs	r3, r3, r2
   817d8:	6023      	str	r3, [r4, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
   817da:	4628      	mov	r0, r5
   817dc:	4b07      	ldr	r3, [pc, #28]	; (817fc <xTaskCheckForTimeOut+0x88>)
   817de:	4798      	blx	r3
			xReturn = pdFALSE;
   817e0:	2400      	movs	r4, #0
   817e2:	e7e2      	b.n	817aa <xTaskCheckForTimeOut+0x36>
				xReturn = pdFALSE;
   817e4:	2400      	movs	r4, #0
   817e6:	e7e0      	b.n	817aa <xTaskCheckForTimeOut+0x36>
			xReturn = pdTRUE;
   817e8:	2401      	movs	r4, #1
   817ea:	e7de      	b.n	817aa <xTaskCheckForTimeOut+0x36>
   817ec:	00080579 	.word	0x00080579
   817f0:	2007c29c 	.word	0x2007c29c
   817f4:	2007c258 	.word	0x2007c258
   817f8:	000805bd 	.word	0x000805bd
   817fc:	0008175d 	.word	0x0008175d

00081800 <vTaskMissedYield>:
	xYieldPending = pdTRUE;
   81800:	2201      	movs	r2, #1
   81802:	4b01      	ldr	r3, [pc, #4]	; (81808 <vTaskMissedYield+0x8>)
   81804:	601a      	str	r2, [r3, #0]
   81806:	4770      	bx	lr
   81808:	2007c2a0 	.word	0x2007c2a0

0008180c <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
   8180c:	4b05      	ldr	r3, [pc, #20]	; (81824 <xTaskGetSchedulerState+0x18>)
   8180e:	681b      	ldr	r3, [r3, #0]
   81810:	b133      	cbz	r3, 81820 <xTaskGetSchedulerState+0x14>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
   81812:	4b05      	ldr	r3, [pc, #20]	; (81828 <xTaskGetSchedulerState+0x1c>)
   81814:	681b      	ldr	r3, [r3, #0]
				xReturn = taskSCHEDULER_SUSPENDED;
   81816:	2b00      	cmp	r3, #0
   81818:	bf0c      	ite	eq
   8181a:	2002      	moveq	r0, #2
   8181c:	2000      	movne	r0, #0
   8181e:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
   81820:	2001      	movs	r0, #1
	}
   81822:	4770      	bx	lr
   81824:	2007c270 	.word	0x2007c270
   81828:	2007c21c 	.word	0x2007c21c

0008182c <xTaskPriorityDisinherit>:
		if( pxMutexHolder != NULL )
   8182c:	2800      	cmp	r0, #0
   8182e:	d04a      	beq.n	818c6 <xTaskPriorityDisinherit+0x9a>
	{
   81830:	b538      	push	{r3, r4, r5, lr}
   81832:	4604      	mov	r4, r0
			configASSERT( pxTCB == pxCurrentTCB );
   81834:	4a27      	ldr	r2, [pc, #156]	; (818d4 <xTaskPriorityDisinherit+0xa8>)
   81836:	6812      	ldr	r2, [r2, #0]
   81838:	4290      	cmp	r0, r2
   8183a:	d008      	beq.n	8184e <xTaskPriorityDisinherit+0x22>
   8183c:	f04f 0340 	mov.w	r3, #64	; 0x40
   81840:	f383 8811 	msr	BASEPRI, r3
   81844:	f3bf 8f6f 	isb	sy
   81848:	f3bf 8f4f 	dsb	sy
   8184c:	e7fe      	b.n	8184c <xTaskPriorityDisinherit+0x20>
			configASSERT( pxTCB->uxMutexesHeld );
   8184e:	6d42      	ldr	r2, [r0, #84]	; 0x54
   81850:	b942      	cbnz	r2, 81864 <xTaskPriorityDisinherit+0x38>
   81852:	f04f 0340 	mov.w	r3, #64	; 0x40
   81856:	f383 8811 	msr	BASEPRI, r3
   8185a:	f3bf 8f6f 	isb	sy
   8185e:	f3bf 8f4f 	dsb	sy
   81862:	e7fe      	b.n	81862 <xTaskPriorityDisinherit+0x36>
			( pxTCB->uxMutexesHeld )--;
   81864:	3a01      	subs	r2, #1
   81866:	6542      	str	r2, [r0, #84]	; 0x54
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
   81868:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
   8186a:	6d21      	ldr	r1, [r4, #80]	; 0x50
   8186c:	4288      	cmp	r0, r1
   8186e:	d02c      	beq.n	818ca <xTaskPriorityDisinherit+0x9e>
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
   81870:	2a00      	cmp	r2, #0
   81872:	d12c      	bne.n	818ce <xTaskPriorityDisinherit+0xa2>
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
   81874:	1d25      	adds	r5, r4, #4
   81876:	4628      	mov	r0, r5
   81878:	4b17      	ldr	r3, [pc, #92]	; (818d8 <xTaskPriorityDisinherit+0xac>)
   8187a:	4798      	blx	r3
   8187c:	b968      	cbnz	r0, 8189a <xTaskPriorityDisinherit+0x6e>
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
   8187e:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
   81880:	eb01 0381 	add.w	r3, r1, r1, lsl #2
   81884:	009b      	lsls	r3, r3, #2
   81886:	4a15      	ldr	r2, [pc, #84]	; (818dc <xTaskPriorityDisinherit+0xb0>)
   81888:	58d3      	ldr	r3, [r2, r3]
   8188a:	b933      	cbnz	r3, 8189a <xTaskPriorityDisinherit+0x6e>
   8188c:	4814      	ldr	r0, [pc, #80]	; (818e0 <xTaskPriorityDisinherit+0xb4>)
   8188e:	6803      	ldr	r3, [r0, #0]
   81890:	2201      	movs	r2, #1
   81892:	408a      	lsls	r2, r1
   81894:	ea23 0302 	bic.w	r3, r3, r2
   81898:	6003      	str	r3, [r0, #0]
					pxTCB->uxPriority = pxTCB->uxBasePriority;
   8189a:	6d20      	ldr	r0, [r4, #80]	; 0x50
   8189c:	62e0      	str	r0, [r4, #44]	; 0x2c
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
   8189e:	f1c0 0305 	rsb	r3, r0, #5
   818a2:	61a3      	str	r3, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
   818a4:	4a0e      	ldr	r2, [pc, #56]	; (818e0 <xTaskPriorityDisinherit+0xb4>)
   818a6:	6811      	ldr	r1, [r2, #0]
   818a8:	2401      	movs	r4, #1
   818aa:	fa04 f300 	lsl.w	r3, r4, r0
   818ae:	430b      	orrs	r3, r1
   818b0:	6013      	str	r3, [r2, #0]
   818b2:	eb00 0080 	add.w	r0, r0, r0, lsl #2
   818b6:	4629      	mov	r1, r5
   818b8:	4b08      	ldr	r3, [pc, #32]	; (818dc <xTaskPriorityDisinherit+0xb0>)
   818ba:	eb03 0080 	add.w	r0, r3, r0, lsl #2
   818be:	4b09      	ldr	r3, [pc, #36]	; (818e4 <xTaskPriorityDisinherit+0xb8>)
   818c0:	4798      	blx	r3
					xReturn = pdTRUE;
   818c2:	4620      	mov	r0, r4
   818c4:	bd38      	pop	{r3, r4, r5, pc}
	BaseType_t xReturn = pdFALSE;
   818c6:	2000      	movs	r0, #0
   818c8:	4770      	bx	lr
   818ca:	2000      	movs	r0, #0
   818cc:	bd38      	pop	{r3, r4, r5, pc}
   818ce:	2000      	movs	r0, #0
	}
   818d0:	bd38      	pop	{r3, r4, r5, pc}
   818d2:	bf00      	nop
   818d4:	2007c1a0 	.word	0x2007c1a0
   818d8:	00080499 	.word	0x00080499
   818dc:	2007c1ac 	.word	0x2007c1ac
   818e0:	2007c224 	.word	0x2007c224
   818e4:	0008044d 	.word	0x0008044d

000818e8 <prvInsertTimerInActiveList>:
	return xTimeNow;
}
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
   818e8:	b508      	push	{r3, lr}
BaseType_t xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
   818ea:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
   818ec:	6100      	str	r0, [r0, #16]

	if( xNextExpiryTime <= xTimeNow )
   818ee:	4291      	cmp	r1, r2
   818f0:	d80c      	bhi.n	8190c <prvInsertTimerInActiveList+0x24>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
   818f2:	1ad2      	subs	r2, r2, r3
   818f4:	6983      	ldr	r3, [r0, #24]
   818f6:	429a      	cmp	r2, r3
   818f8:	d301      	bcc.n	818fe <prvInsertTimerInActiveList+0x16>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
   818fa:	2001      	movs	r0, #1
   818fc:	bd08      	pop	{r3, pc}
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
   818fe:	1d01      	adds	r1, r0, #4
   81900:	4b09      	ldr	r3, [pc, #36]	; (81928 <prvInsertTimerInActiveList+0x40>)
   81902:	6818      	ldr	r0, [r3, #0]
   81904:	4b09      	ldr	r3, [pc, #36]	; (8192c <prvInsertTimerInActiveList+0x44>)
   81906:	4798      	blx	r3
BaseType_t xProcessTimerNow = pdFALSE;
   81908:	2000      	movs	r0, #0
   8190a:	bd08      	pop	{r3, pc}
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
   8190c:	429a      	cmp	r2, r3
   8190e:	d201      	bcs.n	81914 <prvInsertTimerInActiveList+0x2c>
   81910:	4299      	cmp	r1, r3
   81912:	d206      	bcs.n	81922 <prvInsertTimerInActiveList+0x3a>
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
   81914:	1d01      	adds	r1, r0, #4
   81916:	4b06      	ldr	r3, [pc, #24]	; (81930 <prvInsertTimerInActiveList+0x48>)
   81918:	6818      	ldr	r0, [r3, #0]
   8191a:	4b04      	ldr	r3, [pc, #16]	; (8192c <prvInsertTimerInActiveList+0x44>)
   8191c:	4798      	blx	r3
BaseType_t xProcessTimerNow = pdFALSE;
   8191e:	2000      	movs	r0, #0
   81920:	bd08      	pop	{r3, pc}
			xProcessTimerNow = pdTRUE;
   81922:	2001      	movs	r0, #1
		}
	}

	return xProcessTimerNow;
}
   81924:	bd08      	pop	{r3, pc}
   81926:	bf00      	nop
   81928:	2007c2a8 	.word	0x2007c2a8
   8192c:	00080465 	.word	0x00080465
   81930:	2007c2a4 	.word	0x2007c2a4

00081934 <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
   81934:	b570      	push	{r4, r5, r6, lr}
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
   81936:	4b10      	ldr	r3, [pc, #64]	; (81978 <prvCheckForValidListAndQueue+0x44>)
   81938:	4798      	blx	r3
	{
		if( xTimerQueue == NULL )
   8193a:	4b10      	ldr	r3, [pc, #64]	; (8197c <prvCheckForValidListAndQueue+0x48>)
   8193c:	681b      	ldr	r3, [r3, #0]
   8193e:	b113      	cbz	r3, 81946 <prvCheckForValidListAndQueue+0x12>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
   81940:	4b0f      	ldr	r3, [pc, #60]	; (81980 <prvCheckForValidListAndQueue+0x4c>)
   81942:	4798      	blx	r3
   81944:	bd70      	pop	{r4, r5, r6, pc}
			vListInitialise( &xActiveTimerList1 );
   81946:	4d0f      	ldr	r5, [pc, #60]	; (81984 <prvCheckForValidListAndQueue+0x50>)
   81948:	4628      	mov	r0, r5
   8194a:	4e0f      	ldr	r6, [pc, #60]	; (81988 <prvCheckForValidListAndQueue+0x54>)
   8194c:	47b0      	blx	r6
			vListInitialise( &xActiveTimerList2 );
   8194e:	4c0f      	ldr	r4, [pc, #60]	; (8198c <prvCheckForValidListAndQueue+0x58>)
   81950:	4620      	mov	r0, r4
   81952:	47b0      	blx	r6
			pxCurrentTimerList = &xActiveTimerList1;
   81954:	4b0e      	ldr	r3, [pc, #56]	; (81990 <prvCheckForValidListAndQueue+0x5c>)
   81956:	601d      	str	r5, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
   81958:	4b0e      	ldr	r3, [pc, #56]	; (81994 <prvCheckForValidListAndQueue+0x60>)
   8195a:	601c      	str	r4, [r3, #0]
				xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
   8195c:	2200      	movs	r2, #0
   8195e:	2110      	movs	r1, #16
   81960:	2005      	movs	r0, #5
   81962:	4b0d      	ldr	r3, [pc, #52]	; (81998 <prvCheckForValidListAndQueue+0x64>)
   81964:	4798      	blx	r3
   81966:	4b05      	ldr	r3, [pc, #20]	; (8197c <prvCheckForValidListAndQueue+0x48>)
   81968:	6018      	str	r0, [r3, #0]
				if( xTimerQueue != NULL )
   8196a:	2800      	cmp	r0, #0
   8196c:	d0e8      	beq.n	81940 <prvCheckForValidListAndQueue+0xc>
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
   8196e:	490b      	ldr	r1, [pc, #44]	; (8199c <prvCheckForValidListAndQueue+0x68>)
   81970:	4b0b      	ldr	r3, [pc, #44]	; (819a0 <prvCheckForValidListAndQueue+0x6c>)
   81972:	4798      	blx	r3
   81974:	e7e4      	b.n	81940 <prvCheckForValidListAndQueue+0xc>
   81976:	bf00      	nop
   81978:	00080579 	.word	0x00080579
   8197c:	2007c2d8 	.word	0x2007c2d8
   81980:	000805bd 	.word	0x000805bd
   81984:	2007c2ac 	.word	0x2007c2ac
   81988:	00080431 	.word	0x00080431
   8198c:	2007c2c0 	.word	0x2007c2c0
   81990:	2007c2a4 	.word	0x2007c2a4
   81994:	2007c2a8 	.word	0x2007c2a8
   81998:	00080a2d 	.word	0x00080a2d
   8199c:	00083688 	.word	0x00083688
   819a0:	00080ea1 	.word	0x00080ea1

000819a4 <xTimerCreateTimerTask>:
{
   819a4:	b510      	push	{r4, lr}
   819a6:	b082      	sub	sp, #8
	prvCheckForValidListAndQueue();
   819a8:	4b0d      	ldr	r3, [pc, #52]	; (819e0 <xTimerCreateTimerTask+0x3c>)
   819aa:	4798      	blx	r3
	if( xTimerQueue != NULL )
   819ac:	4b0d      	ldr	r3, [pc, #52]	; (819e4 <xTimerCreateTimerTask+0x40>)
   819ae:	681b      	ldr	r3, [r3, #0]
   819b0:	b16b      	cbz	r3, 819ce <xTimerCreateTimerTask+0x2a>
			xReturn = xTaskCreate(	prvTimerTask,
   819b2:	4b0d      	ldr	r3, [pc, #52]	; (819e8 <xTimerCreateTimerTask+0x44>)
   819b4:	9301      	str	r3, [sp, #4]
   819b6:	2304      	movs	r3, #4
   819b8:	9300      	str	r3, [sp, #0]
   819ba:	2300      	movs	r3, #0
   819bc:	f44f 7282 	mov.w	r2, #260	; 0x104
   819c0:	490a      	ldr	r1, [pc, #40]	; (819ec <xTimerCreateTimerTask+0x48>)
   819c2:	480b      	ldr	r0, [pc, #44]	; (819f0 <xTimerCreateTimerTask+0x4c>)
   819c4:	4c0b      	ldr	r4, [pc, #44]	; (819f4 <xTimerCreateTimerTask+0x50>)
   819c6:	47a0      	blx	r4
	configASSERT( xReturn );
   819c8:	b108      	cbz	r0, 819ce <xTimerCreateTimerTask+0x2a>
}
   819ca:	b002      	add	sp, #8
   819cc:	bd10      	pop	{r4, pc}
   819ce:	f04f 0340 	mov.w	r3, #64	; 0x40
   819d2:	f383 8811 	msr	BASEPRI, r3
   819d6:	f3bf 8f6f 	isb	sy
   819da:	f3bf 8f4f 	dsb	sy
   819de:	e7fe      	b.n	819de <xTimerCreateTimerTask+0x3a>
   819e0:	00081935 	.word	0x00081935
   819e4:	2007c2d8 	.word	0x2007c2d8
   819e8:	2007c2dc 	.word	0x2007c2dc
   819ec:	00083690 	.word	0x00083690
   819f0:	00081b19 	.word	0x00081b19
   819f4:	00081081 	.word	0x00081081

000819f8 <xTimerGenericCommand>:
	configASSERT( xTimer );
   819f8:	b1d8      	cbz	r0, 81a32 <xTimerGenericCommand+0x3a>
{
   819fa:	b530      	push	{r4, r5, lr}
   819fc:	b085      	sub	sp, #20
   819fe:	4615      	mov	r5, r2
   81a00:	4604      	mov	r4, r0
	if( xTimerQueue != NULL )
   81a02:	4a14      	ldr	r2, [pc, #80]	; (81a54 <xTimerGenericCommand+0x5c>)
   81a04:	6810      	ldr	r0, [r2, #0]
   81a06:	b310      	cbz	r0, 81a4e <xTimerGenericCommand+0x56>
   81a08:	461a      	mov	r2, r3
		xMessage.xMessageID = xCommandID;
   81a0a:	9100      	str	r1, [sp, #0]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
   81a0c:	9501      	str	r5, [sp, #4]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
   81a0e:	9402      	str	r4, [sp, #8]
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
   81a10:	2905      	cmp	r1, #5
   81a12:	dc17      	bgt.n	81a44 <xTimerGenericCommand+0x4c>
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
   81a14:	4b10      	ldr	r3, [pc, #64]	; (81a58 <xTimerGenericCommand+0x60>)
   81a16:	4798      	blx	r3
   81a18:	2802      	cmp	r0, #2
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
   81a1a:	f04f 0300 	mov.w	r3, #0
   81a1e:	bf0c      	ite	eq
   81a20:	9a08      	ldreq	r2, [sp, #32]
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
   81a22:	461a      	movne	r2, r3
   81a24:	4669      	mov	r1, sp
   81a26:	480b      	ldr	r0, [pc, #44]	; (81a54 <xTimerGenericCommand+0x5c>)
   81a28:	6800      	ldr	r0, [r0, #0]
   81a2a:	4c0c      	ldr	r4, [pc, #48]	; (81a5c <xTimerGenericCommand+0x64>)
   81a2c:	47a0      	blx	r4
}
   81a2e:	b005      	add	sp, #20
   81a30:	bd30      	pop	{r4, r5, pc}
   81a32:	f04f 0340 	mov.w	r3, #64	; 0x40
   81a36:	f383 8811 	msr	BASEPRI, r3
   81a3a:	f3bf 8f6f 	isb	sy
   81a3e:	f3bf 8f4f 	dsb	sy
   81a42:	e7fe      	b.n	81a42 <xTimerGenericCommand+0x4a>
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
   81a44:	2300      	movs	r3, #0
   81a46:	4669      	mov	r1, sp
   81a48:	4c05      	ldr	r4, [pc, #20]	; (81a60 <xTimerGenericCommand+0x68>)
   81a4a:	47a0      	blx	r4
   81a4c:	e7ef      	b.n	81a2e <xTimerGenericCommand+0x36>
BaseType_t xReturn = pdFAIL;
   81a4e:	2000      	movs	r0, #0
	return xReturn;
   81a50:	e7ed      	b.n	81a2e <xTimerGenericCommand+0x36>
   81a52:	bf00      	nop
   81a54:	2007c2d8 	.word	0x2007c2d8
   81a58:	0008180d 	.word	0x0008180d
   81a5c:	00080a81 	.word	0x00080a81
   81a60:	00080c35 	.word	0x00080c35

00081a64 <prvSampleTimeNow>:
{
   81a64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   81a68:	b082      	sub	sp, #8
   81a6a:	4680      	mov	r8, r0
	xTimeNow = xTaskGetTickCount();
   81a6c:	4b23      	ldr	r3, [pc, #140]	; (81afc <prvSampleTimeNow+0x98>)
   81a6e:	4798      	blx	r3
   81a70:	4607      	mov	r7, r0
	if( xTimeNow < xLastTime )
   81a72:	4b23      	ldr	r3, [pc, #140]	; (81b00 <prvSampleTimeNow+0x9c>)
   81a74:	681b      	ldr	r3, [r3, #0]
   81a76:	4298      	cmp	r0, r3
   81a78:	d319      	bcc.n	81aae <prvSampleTimeNow+0x4a>
		*pxTimerListsWereSwitched = pdFALSE;
   81a7a:	2300      	movs	r3, #0
   81a7c:	f8c8 3000 	str.w	r3, [r8]
	xLastTime = xTimeNow;
   81a80:	4b1f      	ldr	r3, [pc, #124]	; (81b00 <prvSampleTimeNow+0x9c>)
   81a82:	601f      	str	r7, [r3, #0]
}
   81a84:	4638      	mov	r0, r7
   81a86:	b002      	add	sp, #8
   81a88:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
   81a8c:	2100      	movs	r1, #0
   81a8e:	9100      	str	r1, [sp, #0]
   81a90:	460b      	mov	r3, r1
   81a92:	4652      	mov	r2, sl
   81a94:	4620      	mov	r0, r4
   81a96:	4c1b      	ldr	r4, [pc, #108]	; (81b04 <prvSampleTimeNow+0xa0>)
   81a98:	47a0      	blx	r4
				configASSERT( xResult );
   81a9a:	b950      	cbnz	r0, 81ab2 <prvSampleTimeNow+0x4e>
   81a9c:	f04f 0340 	mov.w	r3, #64	; 0x40
   81aa0:	f383 8811 	msr	BASEPRI, r3
   81aa4:	f3bf 8f6f 	isb	sy
   81aa8:	f3bf 8f4f 	dsb	sy
   81aac:	e7fe      	b.n	81aac <prvSampleTimeNow+0x48>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
   81aae:	4d16      	ldr	r5, [pc, #88]	; (81b08 <prvSampleTimeNow+0xa4>)
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
   81ab0:	4e16      	ldr	r6, [pc, #88]	; (81b0c <prvSampleTimeNow+0xa8>)
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
   81ab2:	682b      	ldr	r3, [r5, #0]
   81ab4:	681a      	ldr	r2, [r3, #0]
   81ab6:	b1c2      	cbz	r2, 81aea <prvSampleTimeNow+0x86>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
   81ab8:	68db      	ldr	r3, [r3, #12]
   81aba:	f8d3 a000 	ldr.w	sl, [r3]
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
   81abe:	68dc      	ldr	r4, [r3, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
   81ac0:	f104 0904 	add.w	r9, r4, #4
   81ac4:	4648      	mov	r0, r9
   81ac6:	47b0      	blx	r6
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
   81ac8:	6a63      	ldr	r3, [r4, #36]	; 0x24
   81aca:	4620      	mov	r0, r4
   81acc:	4798      	blx	r3
		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
   81ace:	69e3      	ldr	r3, [r4, #28]
   81ad0:	2b01      	cmp	r3, #1
   81ad2:	d1ee      	bne.n	81ab2 <prvSampleTimeNow+0x4e>
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
   81ad4:	69a3      	ldr	r3, [r4, #24]
   81ad6:	4453      	add	r3, sl
			if( xReloadTime > xNextExpireTime )
   81ad8:	459a      	cmp	sl, r3
   81ada:	d2d7      	bcs.n	81a8c <prvSampleTimeNow+0x28>
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
   81adc:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
   81ade:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
   81ae0:	4649      	mov	r1, r9
   81ae2:	6828      	ldr	r0, [r5, #0]
   81ae4:	4b0a      	ldr	r3, [pc, #40]	; (81b10 <prvSampleTimeNow+0xac>)
   81ae6:	4798      	blx	r3
   81ae8:	e7e3      	b.n	81ab2 <prvSampleTimeNow+0x4e>
	pxCurrentTimerList = pxOverflowTimerList;
   81aea:	4a0a      	ldr	r2, [pc, #40]	; (81b14 <prvSampleTimeNow+0xb0>)
   81aec:	6810      	ldr	r0, [r2, #0]
   81aee:	4906      	ldr	r1, [pc, #24]	; (81b08 <prvSampleTimeNow+0xa4>)
   81af0:	6008      	str	r0, [r1, #0]
	pxOverflowTimerList = pxTemp;
   81af2:	6013      	str	r3, [r2, #0]
		*pxTimerListsWereSwitched = pdTRUE;
   81af4:	2301      	movs	r3, #1
   81af6:	f8c8 3000 	str.w	r3, [r8]
   81afa:	e7c1      	b.n	81a80 <prvSampleTimeNow+0x1c>
   81afc:	00081311 	.word	0x00081311
   81b00:	2007c2d4 	.word	0x2007c2d4
   81b04:	000819f9 	.word	0x000819f9
   81b08:	2007c2a4 	.word	0x2007c2a4
   81b0c:	00080499 	.word	0x00080499
   81b10:	00080465 	.word	0x00080465
   81b14:	2007c2a8 	.word	0x2007c2a8

00081b18 <prvTimerTask>:
{
   81b18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   81b1c:	b088      	sub	sp, #32
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
   81b1e:	4e70      	ldr	r6, [pc, #448]	; (81ce0 <prvTimerTask+0x1c8>)
			( void ) xTaskResumeAll();
   81b20:	4f70      	ldr	r7, [pc, #448]	; (81ce4 <prvTimerTask+0x1cc>)
					portYIELD_WITHIN_API();
   81b22:	f8df 91e8 	ldr.w	r9, [pc, #488]	; 81d0c <prvTimerTask+0x1f4>
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
   81b26:	f8df 81e8 	ldr.w	r8, [pc, #488]	; 81d10 <prvTimerTask+0x1f8>
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
   81b2a:	6833      	ldr	r3, [r6, #0]
   81b2c:	681a      	ldr	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
   81b2e:	b172      	cbz	r2, 81b4e <prvTimerTask+0x36>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
   81b30:	68db      	ldr	r3, [r3, #12]
   81b32:	681c      	ldr	r4, [r3, #0]
	vTaskSuspendAll();
   81b34:	4b6c      	ldr	r3, [pc, #432]	; (81ce8 <prvTimerTask+0x1d0>)
   81b36:	4798      	blx	r3
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
   81b38:	a804      	add	r0, sp, #16
   81b3a:	4b6c      	ldr	r3, [pc, #432]	; (81cec <prvTimerTask+0x1d4>)
   81b3c:	4798      	blx	r3
   81b3e:	4605      	mov	r5, r0
		if( xTimerListsWereSwitched == pdFALSE )
   81b40:	9b04      	ldr	r3, [sp, #16]
   81b42:	2b00      	cmp	r3, #0
   81b44:	d152      	bne.n	81bec <prvTimerTask+0xd4>
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
   81b46:	42a0      	cmp	r0, r4
   81b48:	d223      	bcs.n	81b92 <prvTimerTask+0x7a>
   81b4a:	2200      	movs	r2, #0
   81b4c:	e00f      	b.n	81b6e <prvTimerTask+0x56>
	vTaskSuspendAll();
   81b4e:	4b66      	ldr	r3, [pc, #408]	; (81ce8 <prvTimerTask+0x1d0>)
   81b50:	4798      	blx	r3
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
   81b52:	a804      	add	r0, sp, #16
   81b54:	4b65      	ldr	r3, [pc, #404]	; (81cec <prvTimerTask+0x1d4>)
   81b56:	4798      	blx	r3
   81b58:	4605      	mov	r5, r0
		if( xTimerListsWereSwitched == pdFALSE )
   81b5a:	9b04      	ldr	r3, [sp, #16]
   81b5c:	2b00      	cmp	r3, #0
   81b5e:	d145      	bne.n	81bec <prvTimerTask+0xd4>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
   81b60:	4b63      	ldr	r3, [pc, #396]	; (81cf0 <prvTimerTask+0x1d8>)
   81b62:	681b      	ldr	r3, [r3, #0]
   81b64:	681a      	ldr	r2, [r3, #0]
   81b66:	fab2 f282 	clz	r2, r2
   81b6a:	0952      	lsrs	r2, r2, #5
   81b6c:	2400      	movs	r4, #0
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
   81b6e:	1b61      	subs	r1, r4, r5
   81b70:	4b60      	ldr	r3, [pc, #384]	; (81cf4 <prvTimerTask+0x1dc>)
   81b72:	6818      	ldr	r0, [r3, #0]
   81b74:	4b60      	ldr	r3, [pc, #384]	; (81cf8 <prvTimerTask+0x1e0>)
   81b76:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
   81b78:	47b8      	blx	r7
   81b7a:	b938      	cbnz	r0, 81b8c <prvTimerTask+0x74>
					portYIELD_WITHIN_API();
   81b7c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
   81b80:	f8c9 3000 	str.w	r3, [r9]
   81b84:	f3bf 8f4f 	dsb	sy
   81b88:	f3bf 8f6f 	isb	sy
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
   81b8c:	4d59      	ldr	r5, [pc, #356]	; (81cf4 <prvTimerTask+0x1dc>)
   81b8e:	4c5b      	ldr	r4, [pc, #364]	; (81cfc <prvTimerTask+0x1e4>)
   81b90:	e035      	b.n	81bfe <prvTimerTask+0xe6>
				( void ) xTaskResumeAll();
   81b92:	47b8      	blx	r7
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
   81b94:	6833      	ldr	r3, [r6, #0]
   81b96:	68db      	ldr	r3, [r3, #12]
   81b98:	f8d3 a00c 	ldr.w	sl, [r3, #12]
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
   81b9c:	f10a 0004 	add.w	r0, sl, #4
   81ba0:	47c0      	blx	r8
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
   81ba2:	f8da 301c 	ldr.w	r3, [sl, #28]
   81ba6:	2b01      	cmp	r3, #1
   81ba8:	d004      	beq.n	81bb4 <prvTimerTask+0x9c>
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
   81baa:	f8da 3024 	ldr.w	r3, [sl, #36]	; 0x24
   81bae:	4650      	mov	r0, sl
   81bb0:	4798      	blx	r3
   81bb2:	e7eb      	b.n	81b8c <prvTimerTask+0x74>
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
   81bb4:	f8da 1018 	ldr.w	r1, [sl, #24]
   81bb8:	4623      	mov	r3, r4
   81bba:	462a      	mov	r2, r5
   81bbc:	4421      	add	r1, r4
   81bbe:	4650      	mov	r0, sl
   81bc0:	4d4f      	ldr	r5, [pc, #316]	; (81d00 <prvTimerTask+0x1e8>)
   81bc2:	47a8      	blx	r5
   81bc4:	2800      	cmp	r0, #0
   81bc6:	d0f0      	beq.n	81baa <prvTimerTask+0x92>
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
   81bc8:	2100      	movs	r1, #0
   81bca:	9100      	str	r1, [sp, #0]
   81bcc:	460b      	mov	r3, r1
   81bce:	4622      	mov	r2, r4
   81bd0:	4650      	mov	r0, sl
   81bd2:	4c4c      	ldr	r4, [pc, #304]	; (81d04 <prvTimerTask+0x1ec>)
   81bd4:	47a0      	blx	r4
			configASSERT( xResult );
   81bd6:	2800      	cmp	r0, #0
   81bd8:	d1e7      	bne.n	81baa <prvTimerTask+0x92>
   81bda:	f04f 0340 	mov.w	r3, #64	; 0x40
   81bde:	f383 8811 	msr	BASEPRI, r3
   81be2:	f3bf 8f6f 	isb	sy
   81be6:	f3bf 8f4f 	dsb	sy
   81bea:	e7fe      	b.n	81bea <prvTimerTask+0xd2>
			( void ) xTaskResumeAll();
   81bec:	47b8      	blx	r7
   81bee:	e7cd      	b.n	81b8c <prvTimerTask+0x74>
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
   81bf0:	9907      	ldr	r1, [sp, #28]
   81bf2:	9806      	ldr	r0, [sp, #24]
   81bf4:	9b05      	ldr	r3, [sp, #20]
   81bf6:	4798      	blx	r3
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
   81bf8:	9b04      	ldr	r3, [sp, #16]
   81bfa:	2b00      	cmp	r3, #0
   81bfc:	da08      	bge.n	81c10 <prvTimerTask+0xf8>
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
   81bfe:	2200      	movs	r2, #0
   81c00:	a904      	add	r1, sp, #16
   81c02:	6828      	ldr	r0, [r5, #0]
   81c04:	47a0      	blx	r4
   81c06:	2800      	cmp	r0, #0
   81c08:	d08f      	beq.n	81b2a <prvTimerTask+0x12>
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
   81c0a:	9b04      	ldr	r3, [sp, #16]
   81c0c:	2b00      	cmp	r3, #0
   81c0e:	dbef      	blt.n	81bf0 <prvTimerTask+0xd8>
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
   81c10:	f8dd a018 	ldr.w	sl, [sp, #24]
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
   81c14:	f8da 3014 	ldr.w	r3, [sl, #20]
   81c18:	b113      	cbz	r3, 81c20 <prvTimerTask+0x108>
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
   81c1a:	f10a 0004 	add.w	r0, sl, #4
   81c1e:	47c0      	blx	r8
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
   81c20:	a803      	add	r0, sp, #12
   81c22:	4b32      	ldr	r3, [pc, #200]	; (81cec <prvTimerTask+0x1d4>)
   81c24:	4798      	blx	r3
			switch( xMessage.xMessageID )
   81c26:	9b04      	ldr	r3, [sp, #16]
   81c28:	2b09      	cmp	r3, #9
   81c2a:	d8e8      	bhi.n	81bfe <prvTimerTask+0xe6>
   81c2c:	a201      	add	r2, pc, #4	; (adr r2, 81c34 <prvTimerTask+0x11c>)
   81c2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   81c32:	bf00      	nop
   81c34:	00081c5d 	.word	0x00081c5d
   81c38:	00081c5d 	.word	0x00081c5d
   81c3c:	00081c5d 	.word	0x00081c5d
   81c40:	00081bff 	.word	0x00081bff
   81c44:	00081caf 	.word	0x00081caf
   81c48:	00081cd7 	.word	0x00081cd7
   81c4c:	00081c5d 	.word	0x00081c5d
   81c50:	00081c5d 	.word	0x00081c5d
   81c54:	00081bff 	.word	0x00081bff
   81c58:	00081caf 	.word	0x00081caf
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
   81c5c:	9c05      	ldr	r4, [sp, #20]
   81c5e:	f8da 1018 	ldr.w	r1, [sl, #24]
   81c62:	4623      	mov	r3, r4
   81c64:	4602      	mov	r2, r0
   81c66:	4421      	add	r1, r4
   81c68:	4650      	mov	r0, sl
   81c6a:	4c25      	ldr	r4, [pc, #148]	; (81d00 <prvTimerTask+0x1e8>)
   81c6c:	47a0      	blx	r4
   81c6e:	2800      	cmp	r0, #0
   81c70:	d08d      	beq.n	81b8e <prvTimerTask+0x76>
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
   81c72:	f8da 3024 	ldr.w	r3, [sl, #36]	; 0x24
   81c76:	4650      	mov	r0, sl
   81c78:	4798      	blx	r3
						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
   81c7a:	f8da 301c 	ldr.w	r3, [sl, #28]
   81c7e:	2b01      	cmp	r3, #1
   81c80:	d185      	bne.n	81b8e <prvTimerTask+0x76>
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
   81c82:	f8da 2018 	ldr.w	r2, [sl, #24]
   81c86:	2100      	movs	r1, #0
   81c88:	9100      	str	r1, [sp, #0]
   81c8a:	460b      	mov	r3, r1
   81c8c:	9805      	ldr	r0, [sp, #20]
   81c8e:	4402      	add	r2, r0
   81c90:	4650      	mov	r0, sl
   81c92:	4c1c      	ldr	r4, [pc, #112]	; (81d04 <prvTimerTask+0x1ec>)
   81c94:	47a0      	blx	r4
							configASSERT( xResult );
   81c96:	2800      	cmp	r0, #0
   81c98:	f47f af79 	bne.w	81b8e <prvTimerTask+0x76>
   81c9c:	f04f 0340 	mov.w	r3, #64	; 0x40
   81ca0:	f383 8811 	msr	BASEPRI, r3
   81ca4:	f3bf 8f6f 	isb	sy
   81ca8:	f3bf 8f4f 	dsb	sy
   81cac:	e7fe      	b.n	81cac <prvTimerTask+0x194>
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
   81cae:	9905      	ldr	r1, [sp, #20]
   81cb0:	f8ca 1018 	str.w	r1, [sl, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
   81cb4:	b131      	cbz	r1, 81cc4 <prvTimerTask+0x1ac>
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
   81cb6:	4603      	mov	r3, r0
   81cb8:	4602      	mov	r2, r0
   81cba:	4401      	add	r1, r0
   81cbc:	4650      	mov	r0, sl
   81cbe:	4c10      	ldr	r4, [pc, #64]	; (81d00 <prvTimerTask+0x1e8>)
   81cc0:	47a0      	blx	r4
   81cc2:	e764      	b.n	81b8e <prvTimerTask+0x76>
   81cc4:	f04f 0340 	mov.w	r3, #64	; 0x40
   81cc8:	f383 8811 	msr	BASEPRI, r3
   81ccc:	f3bf 8f6f 	isb	sy
   81cd0:	f3bf 8f4f 	dsb	sy
   81cd4:	e7fe      	b.n	81cd4 <prvTimerTask+0x1bc>
						vPortFree( pxTimer );
   81cd6:	4650      	mov	r0, sl
   81cd8:	4b0b      	ldr	r3, [pc, #44]	; (81d08 <prvTimerTask+0x1f0>)
   81cda:	4798      	blx	r3
   81cdc:	e757      	b.n	81b8e <prvTimerTask+0x76>
   81cde:	bf00      	nop
   81ce0:	2007c2a4 	.word	0x2007c2a4
   81ce4:	00081451 	.word	0x00081451
   81ce8:	00081301 	.word	0x00081301
   81cec:	00081a65 	.word	0x00081a65
   81cf0:	2007c2a8 	.word	0x2007c2a8
   81cf4:	2007c2d8 	.word	0x2007c2d8
   81cf8:	00080ed1 	.word	0x00080ed1
   81cfc:	00080d19 	.word	0x00080d19
   81d00:	000818e9 	.word	0x000818e9
   81d04:	000819f9 	.word	0x000819f9
   81d08:	00080825 	.word	0x00080825
   81d0c:	e000ed04 	.word	0xe000ed04
   81d10:	00080499 	.word	0x00080499

00081d14 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
   81d14:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
   81d16:	480e      	ldr	r0, [pc, #56]	; (81d50 <sysclk_init+0x3c>)
   81d18:	4b0e      	ldr	r3, [pc, #56]	; (81d54 <sysclk_init+0x40>)
   81d1a:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
   81d1c:	213e      	movs	r1, #62	; 0x3e
   81d1e:	2000      	movs	r0, #0
   81d20:	4b0d      	ldr	r3, [pc, #52]	; (81d58 <sysclk_init+0x44>)
   81d22:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
   81d24:	4c0d      	ldr	r4, [pc, #52]	; (81d5c <sysclk_init+0x48>)
   81d26:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
   81d28:	2800      	cmp	r0, #0
   81d2a:	d0fc      	beq.n	81d26 <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
   81d2c:	4b0c      	ldr	r3, [pc, #48]	; (81d60 <sysclk_init+0x4c>)
   81d2e:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
   81d30:	4a0c      	ldr	r2, [pc, #48]	; (81d64 <sysclk_init+0x50>)
   81d32:	4b0d      	ldr	r3, [pc, #52]	; (81d68 <sysclk_init+0x54>)
   81d34:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
   81d36:	4c0d      	ldr	r4, [pc, #52]	; (81d6c <sysclk_init+0x58>)
   81d38:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
   81d3a:	2800      	cmp	r0, #0
   81d3c:	d0fc      	beq.n	81d38 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
   81d3e:	2010      	movs	r0, #16
   81d40:	4b0b      	ldr	r3, [pc, #44]	; (81d70 <sysclk_init+0x5c>)
   81d42:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
   81d44:	4b0b      	ldr	r3, [pc, #44]	; (81d74 <sysclk_init+0x60>)
   81d46:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
   81d48:	4801      	ldr	r0, [pc, #4]	; (81d50 <sysclk_init+0x3c>)
   81d4a:	4b02      	ldr	r3, [pc, #8]	; (81d54 <sysclk_init+0x40>)
   81d4c:	4798      	blx	r3
   81d4e:	bd10      	pop	{r4, pc}
   81d50:	0501bd00 	.word	0x0501bd00
   81d54:	200700a5 	.word	0x200700a5
   81d58:	00082109 	.word	0x00082109
   81d5c:	0008215d 	.word	0x0008215d
   81d60:	0008216d 	.word	0x0008216d
   81d64:	200d3f01 	.word	0x200d3f01
   81d68:	400e0600 	.word	0x400e0600
   81d6c:	0008217d 	.word	0x0008217d
   81d70:	000820a5 	.word	0x000820a5
   81d74:	00082249 	.word	0x00082249

00081d78 <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
   81d78:	b510      	push	{r4, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
   81d7a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   81d7e:	4b16      	ldr	r3, [pc, #88]	; (81dd8 <board_init+0x60>)
   81d80:	605a      	str	r2, [r3, #4]
   81d82:	200b      	movs	r0, #11
   81d84:	4c15      	ldr	r4, [pc, #84]	; (81ddc <board_init+0x64>)
   81d86:	47a0      	blx	r4
   81d88:	200c      	movs	r0, #12
   81d8a:	47a0      	blx	r4
   81d8c:	200d      	movs	r0, #13
   81d8e:	47a0      	blx	r4
   81d90:	200e      	movs	r0, #14
   81d92:	47a0      	blx	r4
	 * In new designs IOPORT is used instead.
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();
	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
   81d94:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   81d98:	203b      	movs	r0, #59	; 0x3b
   81d9a:	4c11      	ldr	r4, [pc, #68]	; (81de0 <board_init+0x68>)
   81d9c:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
   81d9e:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   81da2:	2055      	movs	r0, #85	; 0x55
   81da4:	47a0      	blx	r4
	gpio_configure_pin(LED2_GPIO, LED2_FLAGS);
   81da6:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   81daa:	2056      	movs	r0, #86	; 0x56
   81dac:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
   81dae:	490d      	ldr	r1, [pc, #52]	; (81de4 <board_init+0x6c>)
   81db0:	2068      	movs	r0, #104	; 0x68
   81db2:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
   81db4:	490c      	ldr	r1, [pc, #48]	; (81de8 <board_init+0x70>)
   81db6:	205c      	movs	r0, #92	; 0x5c
   81db8:	47a0      	blx	r4

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART_PIO, PINS_UART, PINS_UART_FLAGS);
   81dba:	4a0c      	ldr	r2, [pc, #48]	; (81dec <board_init+0x74>)
   81dbc:	f44f 7140 	mov.w	r1, #768	; 0x300
   81dc0:	480b      	ldr	r0, [pc, #44]	; (81df0 <board_init+0x78>)
   81dc2:	4b0c      	ldr	r3, [pc, #48]	; (81df4 <board_init+0x7c>)
   81dc4:	4798      	blx	r3
	gpio_configure_pin(PIN_USART0_TXD_IDX, PIN_USART0_TXD_FLAGS);
#endif

#ifdef CONF_BOARD_USB_PORT
	/* Configure USB_ID (UOTGID) pin */
	gpio_configure_pin(USB_ID_GPIO, USB_ID_FLAGS);
   81dc6:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   81dca:	202b      	movs	r0, #43	; 0x2b
   81dcc:	47a0      	blx	r4
	/* Configure USB_VBOF (UOTGVBOF) pin */
	gpio_configure_pin(USB_VBOF_GPIO, USB_VBOF_FLAGS);
   81dce:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   81dd2:	202a      	movs	r0, #42	; 0x2a
   81dd4:	47a0      	blx	r4
   81dd6:	bd10      	pop	{r4, pc}
   81dd8:	400e1a50 	.word	0x400e1a50
   81ddc:	0008218d 	.word	0x0008218d
   81de0:	00081e99 	.word	0x00081e99
   81de4:	28000079 	.word	0x28000079
   81de8:	28000001 	.word	0x28000001
   81dec:	08000001 	.word	0x08000001
   81df0:	400e0e00 	.word	0x400e0e00
   81df4:	00081f69 	.word	0x00081f69

00081df8 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
   81df8:	6442      	str	r2, [r0, #68]	; 0x44
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
	}
#elif (SAM3XA|| SAM3U)
	switch (ul_type) {
   81dfa:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
   81dfe:	d016      	beq.n	81e2e <pio_set_peripheral+0x36>
   81e00:	d80b      	bhi.n	81e1a <pio_set_peripheral+0x22>
   81e02:	b149      	cbz	r1, 81e18 <pio_set_peripheral+0x20>
   81e04:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
   81e08:	d105      	bne.n	81e16 <pio_set_peripheral+0x1e>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABSR;
   81e0a:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR &= (~ul_mask & ul_sr);
   81e0c:	6f01      	ldr	r1, [r0, #112]	; 0x70
   81e0e:	400b      	ands	r3, r1
   81e10:	ea23 0302 	bic.w	r3, r3, r2
   81e14:	6703      	str	r3, [r0, #112]	; 0x70
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
   81e16:	6042      	str	r2, [r0, #4]
   81e18:	4770      	bx	lr
	switch (ul_type) {
   81e1a:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
   81e1e:	d0fb      	beq.n	81e18 <pio_set_peripheral+0x20>
   81e20:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
   81e24:	d0f8      	beq.n	81e18 <pio_set_peripheral+0x20>
   81e26:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
   81e2a:	d1f4      	bne.n	81e16 <pio_set_peripheral+0x1e>
   81e2c:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABSR;
   81e2e:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR = (ul_mask | ul_sr);
   81e30:	4313      	orrs	r3, r2
   81e32:	6703      	str	r3, [r0, #112]	; 0x70
		break;
   81e34:	e7ef      	b.n	81e16 <pio_set_peripheral+0x1e>

00081e36 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   81e36:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
   81e38:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
   81e3c:	bf14      	ite	ne
   81e3e:	6641      	strne	r1, [r0, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
   81e40:	6601      	streq	r1, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
   81e42:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
   81e46:	bf14      	ite	ne
   81e48:	6201      	strne	r1, [r0, #32]
		p_pio->PIO_IFDR = ul_mask;
   81e4a:	6241      	streq	r1, [r0, #36]	; 0x24
	if (ul_attribute & PIO_DEGLITCH) {
   81e4c:	f012 0f02 	tst.w	r2, #2
   81e50:	d107      	bne.n	81e62 <pio_set_input+0x2c>
		if (ul_attribute & PIO_DEBOUNCE) {
   81e52:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_DIFSR = ul_mask;
   81e56:	bf18      	it	ne
   81e58:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
	p_pio->PIO_ODR = ul_mask;
   81e5c:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
   81e5e:	6001      	str	r1, [r0, #0]
   81e60:	4770      	bx	lr
		p_pio->PIO_SCIFSR = ul_mask;
   81e62:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
   81e66:	e7f9      	b.n	81e5c <pio_set_input+0x26>

00081e68 <pio_set_output>:
{
   81e68:	b410      	push	{r4}
   81e6a:	9c01      	ldr	r4, [sp, #4]
	p_pio->PIO_IDR = ul_mask;
   81e6c:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
   81e6e:	b944      	cbnz	r4, 81e82 <pio_set_output+0x1a>
		p_pio->PIO_PUDR = ul_mask;
   81e70:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
   81e72:	b143      	cbz	r3, 81e86 <pio_set_output+0x1e>
		p_pio->PIO_MDER = ul_mask;
   81e74:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
   81e76:	b942      	cbnz	r2, 81e8a <pio_set_output+0x22>
		p_pio->PIO_CODR = ul_mask;
   81e78:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
   81e7a:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
   81e7c:	6001      	str	r1, [r0, #0]
}
   81e7e:	bc10      	pop	{r4}
   81e80:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
   81e82:	6641      	str	r1, [r0, #100]	; 0x64
   81e84:	e7f5      	b.n	81e72 <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
   81e86:	6541      	str	r1, [r0, #84]	; 0x54
   81e88:	e7f5      	b.n	81e76 <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
   81e8a:	6301      	str	r1, [r0, #48]	; 0x30
   81e8c:	e7f5      	b.n	81e7a <pio_set_output+0x12>

00081e8e <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
   81e8e:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
   81e90:	4770      	bx	lr

00081e92 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
   81e92:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
   81e94:	4770      	bx	lr
	...

00081e98 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
   81e98:	b570      	push	{r4, r5, r6, lr}
   81e9a:	b082      	sub	sp, #8
   81e9c:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
   81e9e:	0943      	lsrs	r3, r0, #5
   81ea0:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   81ea4:	f203 7307 	addw	r3, r3, #1799	; 0x707
   81ea8:	025c      	lsls	r4, r3, #9
	switch (ul_flags & PIO_TYPE_Msk) {
   81eaa:	f001 43f0 	and.w	r3, r1, #2013265920	; 0x78000000
   81eae:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
   81eb2:	d031      	beq.n	81f18 <pio_configure_pin+0x80>
   81eb4:	d816      	bhi.n	81ee4 <pio_configure_pin+0x4c>
   81eb6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
   81eba:	d01b      	beq.n	81ef4 <pio_configure_pin+0x5c>
   81ebc:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
   81ec0:	d116      	bne.n	81ef0 <pio_configure_pin+0x58>
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
   81ec2:	f000 001f 	and.w	r0, r0, #31
   81ec6:	2601      	movs	r6, #1
   81ec8:	4086      	lsls	r6, r0
   81eca:	4632      	mov	r2, r6
   81ecc:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   81ed0:	4620      	mov	r0, r4
   81ed2:	4b22      	ldr	r3, [pc, #136]	; (81f5c <pio_configure_pin+0xc4>)
   81ed4:	4798      	blx	r3
	if (ul_pull_up_enable) {
   81ed6:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   81eda:	bf14      	ite	ne
   81edc:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
   81ede:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
   81ee0:	2001      	movs	r0, #1
   81ee2:	e017      	b.n	81f14 <pio_configure_pin+0x7c>
	switch (ul_flags & PIO_TYPE_Msk) {
   81ee4:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
   81ee8:	d021      	beq.n	81f2e <pio_configure_pin+0x96>
   81eea:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
   81eee:	d01e      	beq.n	81f2e <pio_configure_pin+0x96>
		return 0;
   81ef0:	2000      	movs	r0, #0
   81ef2:	e00f      	b.n	81f14 <pio_configure_pin+0x7c>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
   81ef4:	f000 001f 	and.w	r0, r0, #31
   81ef8:	2601      	movs	r6, #1
   81efa:	4086      	lsls	r6, r0
   81efc:	4632      	mov	r2, r6
   81efe:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   81f02:	4620      	mov	r0, r4
   81f04:	4b15      	ldr	r3, [pc, #84]	; (81f5c <pio_configure_pin+0xc4>)
   81f06:	4798      	blx	r3
	if (ul_pull_up_enable) {
   81f08:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   81f0c:	bf14      	ite	ne
   81f0e:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
   81f10:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
   81f12:	2001      	movs	r0, #1
}
   81f14:	b002      	add	sp, #8
   81f16:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
   81f18:	f000 011f 	and.w	r1, r0, #31
   81f1c:	2601      	movs	r6, #1
   81f1e:	462a      	mov	r2, r5
   81f20:	fa06 f101 	lsl.w	r1, r6, r1
   81f24:	4620      	mov	r0, r4
   81f26:	4b0e      	ldr	r3, [pc, #56]	; (81f60 <pio_configure_pin+0xc8>)
   81f28:	4798      	blx	r3
	return 1;
   81f2a:	4630      	mov	r0, r6
		break;
   81f2c:	e7f2      	b.n	81f14 <pio_configure_pin+0x7c>
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   81f2e:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   81f32:	f000 011f 	and.w	r1, r0, #31
   81f36:	2601      	movs	r6, #1
   81f38:	ea05 0306 	and.w	r3, r5, r6
   81f3c:	9300      	str	r3, [sp, #0]
   81f3e:	f3c5 0380 	ubfx	r3, r5, #2, #1
   81f42:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   81f46:	bf14      	ite	ne
   81f48:	2200      	movne	r2, #0
   81f4a:	2201      	moveq	r2, #1
   81f4c:	fa06 f101 	lsl.w	r1, r6, r1
   81f50:	4620      	mov	r0, r4
   81f52:	4c04      	ldr	r4, [pc, #16]	; (81f64 <pio_configure_pin+0xcc>)
   81f54:	47a0      	blx	r4
	return 1;
   81f56:	4630      	mov	r0, r6
		break;
   81f58:	e7dc      	b.n	81f14 <pio_configure_pin+0x7c>
   81f5a:	bf00      	nop
   81f5c:	00081df9 	.word	0x00081df9
   81f60:	00081e37 	.word	0x00081e37
   81f64:	00081e69 	.word	0x00081e69

00081f68 <pio_configure_pin_group>:
{
   81f68:	b570      	push	{r4, r5, r6, lr}
   81f6a:	b082      	sub	sp, #8
   81f6c:	4605      	mov	r5, r0
   81f6e:	460e      	mov	r6, r1
   81f70:	4614      	mov	r4, r2
	switch (ul_flags & PIO_TYPE_Msk) {
   81f72:	f002 43f0 	and.w	r3, r2, #2013265920	; 0x78000000
   81f76:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
   81f7a:	d027      	beq.n	81fcc <pio_configure_pin_group+0x64>
   81f7c:	d811      	bhi.n	81fa2 <pio_configure_pin_group+0x3a>
   81f7e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
   81f82:	d016      	beq.n	81fb2 <pio_configure_pin_group+0x4a>
   81f84:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
   81f88:	d111      	bne.n	81fae <pio_configure_pin_group+0x46>
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
   81f8a:	460a      	mov	r2, r1
   81f8c:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   81f90:	4b19      	ldr	r3, [pc, #100]	; (81ff8 <pio_configure_pin_group+0x90>)
   81f92:	4798      	blx	r3
	if (ul_pull_up_enable) {
   81f94:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
   81f98:	bf14      	ite	ne
   81f9a:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
   81f9c:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
   81f9e:	2001      	movs	r0, #1
   81fa0:	e012      	b.n	81fc8 <pio_configure_pin_group+0x60>
	switch (ul_flags & PIO_TYPE_Msk) {
   81fa2:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
   81fa6:	d015      	beq.n	81fd4 <pio_configure_pin_group+0x6c>
   81fa8:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
   81fac:	d012      	beq.n	81fd4 <pio_configure_pin_group+0x6c>
		return 0;
   81fae:	2000      	movs	r0, #0
   81fb0:	e00a      	b.n	81fc8 <pio_configure_pin_group+0x60>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
   81fb2:	460a      	mov	r2, r1
   81fb4:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   81fb8:	4b0f      	ldr	r3, [pc, #60]	; (81ff8 <pio_configure_pin_group+0x90>)
   81fba:	4798      	blx	r3
	if (ul_pull_up_enable) {
   81fbc:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
   81fc0:	bf14      	ite	ne
   81fc2:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
   81fc4:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
   81fc6:	2001      	movs	r0, #1
}
   81fc8:	b002      	add	sp, #8
   81fca:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_input(p_pio, ul_mask, ul_flags);
   81fcc:	4b0b      	ldr	r3, [pc, #44]	; (81ffc <pio_configure_pin_group+0x94>)
   81fce:	4798      	blx	r3
	return 1;
   81fd0:	2001      	movs	r0, #1
		break;
   81fd2:	e7f9      	b.n	81fc8 <pio_configure_pin_group+0x60>
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   81fd4:	f004 5260 	and.w	r2, r4, #939524096	; 0x38000000
		pio_set_output(p_pio, ul_mask,
   81fd8:	f004 0301 	and.w	r3, r4, #1
   81fdc:	9300      	str	r3, [sp, #0]
   81fde:	f3c4 0380 	ubfx	r3, r4, #2, #1
   81fe2:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   81fe6:	bf14      	ite	ne
   81fe8:	2200      	movne	r2, #0
   81fea:	2201      	moveq	r2, #1
   81fec:	4631      	mov	r1, r6
   81fee:	4628      	mov	r0, r5
   81ff0:	4c03      	ldr	r4, [pc, #12]	; (82000 <pio_configure_pin_group+0x98>)
   81ff2:	47a0      	blx	r4
	return 1;
   81ff4:	2001      	movs	r0, #1
		break;
   81ff6:	e7e7      	b.n	81fc8 <pio_configure_pin_group+0x60>
   81ff8:	00081df9 	.word	0x00081df9
   81ffc:	00081e37 	.word	0x00081e37
   82000:	00081e69 	.word	0x00081e69

00082004 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
   82004:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   82008:	4604      	mov	r4, r0
   8200a:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
   8200c:	4b0e      	ldr	r3, [pc, #56]	; (82048 <pio_handler_process+0x44>)
   8200e:	4798      	blx	r3
   82010:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
   82012:	4620      	mov	r0, r4
   82014:	4b0d      	ldr	r3, [pc, #52]	; (8204c <pio_handler_process+0x48>)
   82016:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
   82018:	4005      	ands	r5, r0
   8201a:	d013      	beq.n	82044 <pio_handler_process+0x40>
   8201c:	4c0c      	ldr	r4, [pc, #48]	; (82050 <pio_handler_process+0x4c>)
   8201e:	f104 0660 	add.w	r6, r4, #96	; 0x60
   82022:	e003      	b.n	8202c <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
   82024:	42b4      	cmp	r4, r6
   82026:	d00d      	beq.n	82044 <pio_handler_process+0x40>
   82028:	3410      	adds	r4, #16
		while (status != 0) {
   8202a:	b15d      	cbz	r5, 82044 <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
   8202c:	6820      	ldr	r0, [r4, #0]
   8202e:	4540      	cmp	r0, r8
   82030:	d1f8      	bne.n	82024 <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
   82032:	6861      	ldr	r1, [r4, #4]
   82034:	4229      	tst	r1, r5
   82036:	d0f5      	beq.n	82024 <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
   82038:	68e3      	ldr	r3, [r4, #12]
   8203a:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
   8203c:	6863      	ldr	r3, [r4, #4]
   8203e:	ea25 0503 	bic.w	r5, r5, r3
   82042:	e7ef      	b.n	82024 <pio_handler_process+0x20>
   82044:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82048:	00081e8f 	.word	0x00081e8f
   8204c:	00081e93 	.word	0x00081e93
   82050:	2007c2e0 	.word	0x2007c2e0

00082054 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
   82054:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
   82056:	210b      	movs	r1, #11
   82058:	4801      	ldr	r0, [pc, #4]	; (82060 <PIOA_Handler+0xc>)
   8205a:	4b02      	ldr	r3, [pc, #8]	; (82064 <PIOA_Handler+0x10>)
   8205c:	4798      	blx	r3
   8205e:	bd08      	pop	{r3, pc}
   82060:	400e0e00 	.word	0x400e0e00
   82064:	00082005 	.word	0x00082005

00082068 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
   82068:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
   8206a:	210c      	movs	r1, #12
   8206c:	4801      	ldr	r0, [pc, #4]	; (82074 <PIOB_Handler+0xc>)
   8206e:	4b02      	ldr	r3, [pc, #8]	; (82078 <PIOB_Handler+0x10>)
   82070:	4798      	blx	r3
   82072:	bd08      	pop	{r3, pc}
   82074:	400e1000 	.word	0x400e1000
   82078:	00082005 	.word	0x00082005

0008207c <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
   8207c:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
   8207e:	210d      	movs	r1, #13
   82080:	4801      	ldr	r0, [pc, #4]	; (82088 <PIOC_Handler+0xc>)
   82082:	4b02      	ldr	r3, [pc, #8]	; (8208c <PIOC_Handler+0x10>)
   82084:	4798      	blx	r3
   82086:	bd08      	pop	{r3, pc}
   82088:	400e1200 	.word	0x400e1200
   8208c:	00082005 	.word	0x00082005

00082090 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
   82090:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
   82092:	210e      	movs	r1, #14
   82094:	4801      	ldr	r0, [pc, #4]	; (8209c <PIOD_Handler+0xc>)
   82096:	4b02      	ldr	r3, [pc, #8]	; (820a0 <PIOD_Handler+0x10>)
   82098:	4798      	blx	r3
   8209a:	bd08      	pop	{r3, pc}
   8209c:	400e1400 	.word	0x400e1400
   820a0:	00082005 	.word	0x00082005

000820a4 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
   820a4:	4a17      	ldr	r2, [pc, #92]	; (82104 <pmc_switch_mck_to_pllack+0x60>)
   820a6:	6b13      	ldr	r3, [r2, #48]	; 0x30
   820a8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   820ac:	4318      	orrs	r0, r3
   820ae:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   820b0:	6e93      	ldr	r3, [r2, #104]	; 0x68
   820b2:	f013 0f08 	tst.w	r3, #8
   820b6:	d10a      	bne.n	820ce <pmc_switch_mck_to_pllack+0x2a>
   820b8:	f44f 6300 	mov.w	r3, #2048	; 0x800
   820bc:	4911      	ldr	r1, [pc, #68]	; (82104 <pmc_switch_mck_to_pllack+0x60>)
   820be:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   820c0:	f012 0f08 	tst.w	r2, #8
   820c4:	d103      	bne.n	820ce <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
   820c6:	3b01      	subs	r3, #1
   820c8:	d1f9      	bne.n	820be <pmc_switch_mck_to_pllack+0x1a>
			return 1;
   820ca:	2001      	movs	r0, #1
   820cc:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
   820ce:	4a0d      	ldr	r2, [pc, #52]	; (82104 <pmc_switch_mck_to_pllack+0x60>)
   820d0:	6b13      	ldr	r3, [r2, #48]	; 0x30
   820d2:	f023 0303 	bic.w	r3, r3, #3
   820d6:	f043 0302 	orr.w	r3, r3, #2
   820da:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   820dc:	6e93      	ldr	r3, [r2, #104]	; 0x68
   820de:	f013 0f08 	tst.w	r3, #8
   820e2:	d10a      	bne.n	820fa <pmc_switch_mck_to_pllack+0x56>
   820e4:	f44f 6300 	mov.w	r3, #2048	; 0x800
   820e8:	4906      	ldr	r1, [pc, #24]	; (82104 <pmc_switch_mck_to_pllack+0x60>)
   820ea:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   820ec:	f012 0f08 	tst.w	r2, #8
   820f0:	d105      	bne.n	820fe <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
   820f2:	3b01      	subs	r3, #1
   820f4:	d1f9      	bne.n	820ea <pmc_switch_mck_to_pllack+0x46>
			return 1;
   820f6:	2001      	movs	r0, #1
		}
	}

	return 0;
}
   820f8:	4770      	bx	lr
	return 0;
   820fa:	2000      	movs	r0, #0
   820fc:	4770      	bx	lr
   820fe:	2000      	movs	r0, #0
   82100:	4770      	bx	lr
   82102:	bf00      	nop
   82104:	400e0600 	.word	0x400e0600

00082108 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
   82108:	b9c8      	cbnz	r0, 8213e <pmc_switch_mainck_to_xtal+0x36>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   8210a:	4a11      	ldr	r2, [pc, #68]	; (82150 <pmc_switch_mainck_to_xtal+0x48>)
   8210c:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
   8210e:	0209      	lsls	r1, r1, #8
   82110:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   82112:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
   82116:	f023 0303 	bic.w	r3, r3, #3
   8211a:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   8211e:	f043 0301 	orr.w	r3, r3, #1
   82122:	430b      	orrs	r3, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   82124:	6213      	str	r3, [r2, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
   82126:	6e93      	ldr	r3, [r2, #104]	; 0x68
   82128:	f013 0f01 	tst.w	r3, #1
   8212c:	d0fb      	beq.n	82126 <pmc_switch_mainck_to_xtal+0x1e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
   8212e:	4a08      	ldr	r2, [pc, #32]	; (82150 <pmc_switch_mainck_to_xtal+0x48>)
   82130:	6a13      	ldr	r3, [r2, #32]
   82132:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
   82136:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   8213a:	6213      	str	r3, [r2, #32]
   8213c:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   8213e:	4904      	ldr	r1, [pc, #16]	; (82150 <pmc_switch_mainck_to_xtal+0x48>)
   82140:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
   82142:	4a04      	ldr	r2, [pc, #16]	; (82154 <pmc_switch_mainck_to_xtal+0x4c>)
   82144:	401a      	ands	r2, r3
   82146:	4b04      	ldr	r3, [pc, #16]	; (82158 <pmc_switch_mainck_to_xtal+0x50>)
   82148:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   8214a:	620b      	str	r3, [r1, #32]
   8214c:	4770      	bx	lr
   8214e:	bf00      	nop
   82150:	400e0600 	.word	0x400e0600
   82154:	fec8fffc 	.word	0xfec8fffc
   82158:	01370002 	.word	0x01370002

0008215c <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
   8215c:	4b02      	ldr	r3, [pc, #8]	; (82168 <pmc_osc_is_ready_mainck+0xc>)
   8215e:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   82160:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
   82164:	4770      	bx	lr
   82166:	bf00      	nop
   82168:	400e0600 	.word	0x400e0600

0008216c <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
   8216c:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
   82170:	4b01      	ldr	r3, [pc, #4]	; (82178 <pmc_disable_pllack+0xc>)
   82172:	629a      	str	r2, [r3, #40]	; 0x28
   82174:	4770      	bx	lr
   82176:	bf00      	nop
   82178:	400e0600 	.word	0x400e0600

0008217c <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
   8217c:	4b02      	ldr	r3, [pc, #8]	; (82188 <pmc_is_locked_pllack+0xc>)
   8217e:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   82180:	f000 0002 	and.w	r0, r0, #2
   82184:	4770      	bx	lr
   82186:	bf00      	nop
   82188:	400e0600 	.word	0x400e0600

0008218c <pmc_enable_periph_clk>:
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
#if defined(REG_PMC_PCR) && !SAMG55
	uint32_t pcr;
	PMC->PMC_PCR = ul_id & 0x7F;
   8218c:	f000 007f 	and.w	r0, r0, #127	; 0x7f
   82190:	4b05      	ldr	r3, [pc, #20]	; (821a8 <pmc_enable_periph_clk+0x1c>)
   82192:	f8c3 010c 	str.w	r0, [r3, #268]	; 0x10c
	pcr = PMC->PMC_PCR | PMC_PCR_EN | PMC_PCR_CMD;
   82196:	f8d3 210c 	ldr.w	r2, [r3, #268]	; 0x10c
   8219a:	f042 2210 	orr.w	r2, r2, #268439552	; 0x10001000
	PMC->PMC_PCR = pcr;
   8219e:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
#endif
	}

	return 0;
#endif /* defined(REG_PMC_PCR) && !SAMG55 */
}
   821a2:	2000      	movs	r0, #0
   821a4:	4770      	bx	lr
   821a6:	bf00      	nop
   821a8:	400e0600 	.word	0x400e0600

000821ac <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
   821ac:	e7fe      	b.n	821ac <Dummy_Handler>
	...

000821b0 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
   821b0:	b508      	push	{r3, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
   821b2:	4b1c      	ldr	r3, [pc, #112]	; (82224 <Reset_Handler+0x74>)
   821b4:	4a1c      	ldr	r2, [pc, #112]	; (82228 <Reset_Handler+0x78>)
   821b6:	429a      	cmp	r2, r3
   821b8:	d010      	beq.n	821dc <Reset_Handler+0x2c>
		for (; pDest < &_erelocate;) {
   821ba:	4b1c      	ldr	r3, [pc, #112]	; (8222c <Reset_Handler+0x7c>)
   821bc:	4a19      	ldr	r2, [pc, #100]	; (82224 <Reset_Handler+0x74>)
   821be:	429a      	cmp	r2, r3
   821c0:	d20c      	bcs.n	821dc <Reset_Handler+0x2c>
   821c2:	3b01      	subs	r3, #1
   821c4:	1a9b      	subs	r3, r3, r2
   821c6:	f023 0303 	bic.w	r3, r3, #3
   821ca:	3304      	adds	r3, #4
   821cc:	4413      	add	r3, r2
   821ce:	4916      	ldr	r1, [pc, #88]	; (82228 <Reset_Handler+0x78>)
			*pDest++ = *pSrc++;
   821d0:	f851 0b04 	ldr.w	r0, [r1], #4
   821d4:	f842 0b04 	str.w	r0, [r2], #4
		for (; pDest < &_erelocate;) {
   821d8:	429a      	cmp	r2, r3
   821da:	d1f9      	bne.n	821d0 <Reset_Handler+0x20>
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   821dc:	4b14      	ldr	r3, [pc, #80]	; (82230 <Reset_Handler+0x80>)
   821de:	4a15      	ldr	r2, [pc, #84]	; (82234 <Reset_Handler+0x84>)
   821e0:	429a      	cmp	r2, r3
   821e2:	d20a      	bcs.n	821fa <Reset_Handler+0x4a>
   821e4:	3b01      	subs	r3, #1
   821e6:	1a9b      	subs	r3, r3, r2
   821e8:	f023 0303 	bic.w	r3, r3, #3
   821ec:	3304      	adds	r3, #4
   821ee:	4413      	add	r3, r2
		*pDest++ = 0;
   821f0:	2100      	movs	r1, #0
   821f2:	f842 1b04 	str.w	r1, [r2], #4
	for (pDest = &_szero; pDest < &_ezero;) {
   821f6:	4293      	cmp	r3, r2
   821f8:	d1fb      	bne.n	821f2 <Reset_Handler+0x42>
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
   821fa:	4b0f      	ldr	r3, [pc, #60]	; (82238 <Reset_Handler+0x88>)
   821fc:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
   82200:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
   82204:	490d      	ldr	r1, [pc, #52]	; (8223c <Reset_Handler+0x8c>)
   82206:	608a      	str	r2, [r1, #8]

	if (((uint32_t) pSrc >= IRAM0_ADDR) && ((uint32_t) pSrc < NFC_RAM_ADDR)) {
   82208:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
   8220c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
   82210:	d203      	bcs.n	8221a <Reset_Handler+0x6a>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
   82212:	688b      	ldr	r3, [r1, #8]
   82214:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
   82218:	608b      	str	r3, [r1, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
   8221a:	4b09      	ldr	r3, [pc, #36]	; (82240 <Reset_Handler+0x90>)
   8221c:	4798      	blx	r3

	/* Branch to main function */
	main();
   8221e:	4b09      	ldr	r3, [pc, #36]	; (82244 <Reset_Handler+0x94>)
   82220:	4798      	blx	r3
   82222:	e7fe      	b.n	82222 <Reset_Handler+0x72>
   82224:	20070000 	.word	0x20070000
   82228:	00083700 	.word	0x00083700
   8222c:	20070974 	.word	0x20070974
   82230:	2007c3fc 	.word	0x2007c3fc
   82234:	20070974 	.word	0x20070974
   82238:	00080000 	.word	0x00080000
   8223c:	e000ed00 	.word	0xe000ed00
   82240:	000824bd 	.word	0x000824bd
   82244:	00082485 	.word	0x00082485

00082248 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate(void)
{
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
   82248:	4b3d      	ldr	r3, [pc, #244]	; (82340 <SystemCoreClockUpdate+0xf8>)
   8224a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   8224c:	f003 0303 	and.w	r3, r3, #3
   82250:	2b03      	cmp	r3, #3
   82252:	d80e      	bhi.n	82272 <SystemCoreClockUpdate+0x2a>
   82254:	e8df f003 	tbb	[pc, r3]
   82258:	38381c02 	.word	0x38381c02
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
   8225c:	4b39      	ldr	r3, [pc, #228]	; (82344 <SystemCoreClockUpdate+0xfc>)
   8225e:	695b      	ldr	r3, [r3, #20]
   82260:	f013 0f80 	tst.w	r3, #128	; 0x80
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
   82264:	bf14      	ite	ne
   82266:	f44f 4200 	movne.w	r2, #32768	; 0x8000
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
   8226a:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
   8226e:	4b36      	ldr	r3, [pc, #216]	; (82348 <SystemCoreClockUpdate+0x100>)
   82270:	601a      	str	r2, [r3, #0]
			SystemCoreClock = SYS_UTMIPLL / 2U;
		}
		break;
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
   82272:	4b33      	ldr	r3, [pc, #204]	; (82340 <SystemCoreClockUpdate+0xf8>)
   82274:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   82276:	f003 0370 	and.w	r3, r3, #112	; 0x70
   8227a:	2b70      	cmp	r3, #112	; 0x70
   8227c:	d057      	beq.n	8232e <SystemCoreClockUpdate+0xe6>
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
   8227e:	4b30      	ldr	r3, [pc, #192]	; (82340 <SystemCoreClockUpdate+0xf8>)
   82280:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   82282:	4931      	ldr	r1, [pc, #196]	; (82348 <SystemCoreClockUpdate+0x100>)
   82284:	f3c2 1202 	ubfx	r2, r2, #4, #3
   82288:	680b      	ldr	r3, [r1, #0]
   8228a:	40d3      	lsrs	r3, r2
   8228c:	600b      	str	r3, [r1, #0]
   8228e:	4770      	bx	lr
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   82290:	4b2b      	ldr	r3, [pc, #172]	; (82340 <SystemCoreClockUpdate+0xf8>)
   82292:	6a1b      	ldr	r3, [r3, #32]
   82294:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   82298:	d003      	beq.n	822a2 <SystemCoreClockUpdate+0x5a>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   8229a:	4a2c      	ldr	r2, [pc, #176]	; (8234c <SystemCoreClockUpdate+0x104>)
   8229c:	4b2a      	ldr	r3, [pc, #168]	; (82348 <SystemCoreClockUpdate+0x100>)
   8229e:	601a      	str	r2, [r3, #0]
   822a0:	e7e7      	b.n	82272 <SystemCoreClockUpdate+0x2a>
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   822a2:	4a2b      	ldr	r2, [pc, #172]	; (82350 <SystemCoreClockUpdate+0x108>)
   822a4:	4b28      	ldr	r3, [pc, #160]	; (82348 <SystemCoreClockUpdate+0x100>)
   822a6:	601a      	str	r2, [r3, #0]
			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   822a8:	4b25      	ldr	r3, [pc, #148]	; (82340 <SystemCoreClockUpdate+0xf8>)
   822aa:	6a1b      	ldr	r3, [r3, #32]
   822ac:	f003 0370 	and.w	r3, r3, #112	; 0x70
   822b0:	2b10      	cmp	r3, #16
   822b2:	d005      	beq.n	822c0 <SystemCoreClockUpdate+0x78>
   822b4:	2b20      	cmp	r3, #32
   822b6:	d1dc      	bne.n	82272 <SystemCoreClockUpdate+0x2a>
				SystemCoreClock *= 3U;
   822b8:	4a24      	ldr	r2, [pc, #144]	; (8234c <SystemCoreClockUpdate+0x104>)
   822ba:	4b23      	ldr	r3, [pc, #140]	; (82348 <SystemCoreClockUpdate+0x100>)
   822bc:	601a      	str	r2, [r3, #0]
				break;
   822be:	e7d8      	b.n	82272 <SystemCoreClockUpdate+0x2a>
				SystemCoreClock *= 2U;
   822c0:	4a24      	ldr	r2, [pc, #144]	; (82354 <SystemCoreClockUpdate+0x10c>)
   822c2:	4b21      	ldr	r3, [pc, #132]	; (82348 <SystemCoreClockUpdate+0x100>)
   822c4:	601a      	str	r2, [r3, #0]
				break;
   822c6:	e7d4      	b.n	82272 <SystemCoreClockUpdate+0x2a>
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   822c8:	4b1d      	ldr	r3, [pc, #116]	; (82340 <SystemCoreClockUpdate+0xf8>)
   822ca:	6a1b      	ldr	r3, [r3, #32]
   822cc:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   822d0:	d00c      	beq.n	822ec <SystemCoreClockUpdate+0xa4>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   822d2:	4a1e      	ldr	r2, [pc, #120]	; (8234c <SystemCoreClockUpdate+0x104>)
   822d4:	4b1c      	ldr	r3, [pc, #112]	; (82348 <SystemCoreClockUpdate+0x100>)
   822d6:	601a      	str	r2, [r3, #0]
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
   822d8:	4b19      	ldr	r3, [pc, #100]	; (82340 <SystemCoreClockUpdate+0xf8>)
   822da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   822dc:	f003 0303 	and.w	r3, r3, #3
   822e0:	2b02      	cmp	r3, #2
   822e2:	d016      	beq.n	82312 <SystemCoreClockUpdate+0xca>
			SystemCoreClock = SYS_UTMIPLL / 2U;
   822e4:	4a1c      	ldr	r2, [pc, #112]	; (82358 <SystemCoreClockUpdate+0x110>)
   822e6:	4b18      	ldr	r3, [pc, #96]	; (82348 <SystemCoreClockUpdate+0x100>)
   822e8:	601a      	str	r2, [r3, #0]
   822ea:	e7c2      	b.n	82272 <SystemCoreClockUpdate+0x2a>
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   822ec:	4a18      	ldr	r2, [pc, #96]	; (82350 <SystemCoreClockUpdate+0x108>)
   822ee:	4b16      	ldr	r3, [pc, #88]	; (82348 <SystemCoreClockUpdate+0x100>)
   822f0:	601a      	str	r2, [r3, #0]
			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   822f2:	4b13      	ldr	r3, [pc, #76]	; (82340 <SystemCoreClockUpdate+0xf8>)
   822f4:	6a1b      	ldr	r3, [r3, #32]
   822f6:	f003 0370 	and.w	r3, r3, #112	; 0x70
   822fa:	2b10      	cmp	r3, #16
   822fc:	d005      	beq.n	8230a <SystemCoreClockUpdate+0xc2>
   822fe:	2b20      	cmp	r3, #32
   82300:	d1ea      	bne.n	822d8 <SystemCoreClockUpdate+0x90>
				SystemCoreClock *= 3U;
   82302:	4a12      	ldr	r2, [pc, #72]	; (8234c <SystemCoreClockUpdate+0x104>)
   82304:	4b10      	ldr	r3, [pc, #64]	; (82348 <SystemCoreClockUpdate+0x100>)
   82306:	601a      	str	r2, [r3, #0]
				break;
   82308:	e7e6      	b.n	822d8 <SystemCoreClockUpdate+0x90>
				SystemCoreClock *= 2U;
   8230a:	4a12      	ldr	r2, [pc, #72]	; (82354 <SystemCoreClockUpdate+0x10c>)
   8230c:	4b0e      	ldr	r3, [pc, #56]	; (82348 <SystemCoreClockUpdate+0x100>)
   8230e:	601a      	str	r2, [r3, #0]
				break;
   82310:	e7e2      	b.n	822d8 <SystemCoreClockUpdate+0x90>
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   82312:	4a0b      	ldr	r2, [pc, #44]	; (82340 <SystemCoreClockUpdate+0xf8>)
   82314:	6a91      	ldr	r1, [r2, #40]	; 0x28
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   82316:	6a92      	ldr	r2, [r2, #40]	; 0x28
   82318:	480b      	ldr	r0, [pc, #44]	; (82348 <SystemCoreClockUpdate+0x100>)
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   8231a:	f3c1 410a 	ubfx	r1, r1, #16, #11
   8231e:	6803      	ldr	r3, [r0, #0]
   82320:	fb01 3303 	mla	r3, r1, r3, r3
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   82324:	b2d2      	uxtb	r2, r2
   82326:	fbb3 f3f2 	udiv	r3, r3, r2
   8232a:	6003      	str	r3, [r0, #0]
   8232c:	e7a1      	b.n	82272 <SystemCoreClockUpdate+0x2a>
		SystemCoreClock /= 3U;
   8232e:	4a06      	ldr	r2, [pc, #24]	; (82348 <SystemCoreClockUpdate+0x100>)
   82330:	6813      	ldr	r3, [r2, #0]
   82332:	490a      	ldr	r1, [pc, #40]	; (8235c <SystemCoreClockUpdate+0x114>)
   82334:	fba1 1303 	umull	r1, r3, r1, r3
   82338:	085b      	lsrs	r3, r3, #1
   8233a:	6013      	str	r3, [r2, #0]
   8233c:	4770      	bx	lr
   8233e:	bf00      	nop
   82340:	400e0600 	.word	0x400e0600
   82344:	400e1a10 	.word	0x400e1a10
   82348:	20070130 	.word	0x20070130
   8234c:	00b71b00 	.word	0x00b71b00
   82350:	003d0900 	.word	0x003d0900
   82354:	007a1200 	.word	0x007a1200
   82358:	0e4e1c00 	.word	0x0e4e1c00
   8235c:	aaaaaaab 	.word	0xaaaaaaab

00082360 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
   82360:	4b0a      	ldr	r3, [pc, #40]	; (8238c <_sbrk+0x2c>)
   82362:	681b      	ldr	r3, [r3, #0]
   82364:	b153      	cbz	r3, 8237c <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
   82366:	4b09      	ldr	r3, [pc, #36]	; (8238c <_sbrk+0x2c>)
   82368:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
   8236a:	181a      	adds	r2, r3, r0
   8236c:	4908      	ldr	r1, [pc, #32]	; (82390 <_sbrk+0x30>)
   8236e:	4291      	cmp	r1, r2
   82370:	db08      	blt.n	82384 <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
   82372:	4610      	mov	r0, r2
   82374:	4a05      	ldr	r2, [pc, #20]	; (8238c <_sbrk+0x2c>)
   82376:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
   82378:	4618      	mov	r0, r3
   8237a:	4770      	bx	lr
		heap = (unsigned char *)&_end;
   8237c:	4a05      	ldr	r2, [pc, #20]	; (82394 <_sbrk+0x34>)
   8237e:	4b03      	ldr	r3, [pc, #12]	; (8238c <_sbrk+0x2c>)
   82380:	601a      	str	r2, [r3, #0]
   82382:	e7f0      	b.n	82366 <_sbrk+0x6>
		return (caddr_t) -1;	
   82384:	f04f 30ff 	mov.w	r0, #4294967295
}
   82388:	4770      	bx	lr
   8238a:	bf00      	nop
   8238c:	2007c350 	.word	0x2007c350
   82390:	20087ffc 	.word	0x20087ffc
   82394:	2007e400 	.word	0x2007e400

00082398 <_close>:
}

extern int _close(int file)
{
	return -1;
}
   82398:	f04f 30ff 	mov.w	r0, #4294967295
   8239c:	4770      	bx	lr

0008239e <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
   8239e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
   823a2:	604b      	str	r3, [r1, #4]

	return 0;
}
   823a4:	2000      	movs	r0, #0
   823a6:	4770      	bx	lr

000823a8 <_lseek>:
}

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
   823a8:	2000      	movs	r0, #0
   823aa:	4770      	bx	lr

000823ac <writer1>:

#include <uart_comm.h>

#include <writer1.h>

void writer1 (){
   823ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   823b0:	b082      	sub	sp, #8
	unsigned char message1[] = "1234";
   823b2:	4b0c      	ldr	r3, [pc, #48]	; (823e4 <writer1+0x38>)
   823b4:	e893 0003 	ldmia.w	r3, {r0, r1}
   823b8:	9000      	str	r0, [sp, #0]
   823ba:	f88d 1004 	strb.w	r1, [sp, #4]
	for(;;) {
		for( int i = 0; i < 3; i++) {
			CONF_UART->UART_THR = message1[i];
   823be:	f8df 802c 	ldr.w	r8, [pc, #44]	; 823ec <writer1+0x40>
			vTaskDelay(100);
   823c2:	2664      	movs	r6, #100	; 0x64
   823c4:	4d08      	ldr	r5, [pc, #32]	; (823e8 <writer1+0x3c>)
   823c6:	e001      	b.n	823cc <writer1+0x20>
			//CONF_UART->UART_THR = 'a';
		}
		vTaskDelay(100);
   823c8:	4630      	mov	r0, r6
   823ca:	47a8      	blx	r5
   823cc:	466c      	mov	r4, sp
   823ce:	f10d 0703 	add.w	r7, sp, #3
			CONF_UART->UART_THR = message1[i];
   823d2:	f814 3b01 	ldrb.w	r3, [r4], #1
   823d6:	f8c8 301c 	str.w	r3, [r8, #28]
			vTaskDelay(100);
   823da:	4630      	mov	r0, r6
   823dc:	47a8      	blx	r5
		for( int i = 0; i < 3; i++) {
   823de:	42bc      	cmp	r4, r7
   823e0:	d1f7      	bne.n	823d2 <writer1+0x26>
   823e2:	e7f1      	b.n	823c8 <writer1+0x1c>
   823e4:	000836b0 	.word	0x000836b0
   823e8:	00081565 	.word	0x00081565
   823ec:	400e0800 	.word	0x400e0800

000823f0 <init_writer1>:
	}

}
	
void init_writer1() {
   823f0:	b510      	push	{r4, lr}
   823f2:	b082      	sub	sp, #8
	/* Create task */
	xTaskCreate(
   823f4:	2300      	movs	r3, #0
   823f6:	9301      	str	r3, [sp, #4]
   823f8:	2201      	movs	r2, #1
   823fa:	9200      	str	r2, [sp, #0]
   823fc:	22fa      	movs	r2, #250	; 0xfa
   823fe:	4903      	ldr	r1, [pc, #12]	; (8240c <init_writer1+0x1c>)
   82400:	4803      	ldr	r0, [pc, #12]	; (82410 <init_writer1+0x20>)
   82402:	4c04      	ldr	r4, [pc, #16]	; (82414 <init_writer1+0x24>)
   82404:	47a0      	blx	r4
	250,						/* Stack size in words, not bytes. */								// What's this?
	NULL,						/* Parameter passed into the task. */
	1,							/* Priority at which the task is created. */
	NULL 						/* Used to pass out the created task's handle. */
	);
   82406:	b002      	add	sp, #8
   82408:	bd10      	pop	{r4, pc}
   8240a:	bf00      	nop
   8240c:	00083698 	.word	0x00083698
   82410:	000823ad 	.word	0x000823ad
   82414:	00081081 	.word	0x00081081

00082418 <writer2>:

#include <uart_comm.h>

#include <writer2.h>

void writer2(){
   82418:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   8241c:	b082      	sub	sp, #8
	unsigned char message2[] = "ABCD";
   8241e:	4b0c      	ldr	r3, [pc, #48]	; (82450 <writer2+0x38>)
   82420:	e893 0003 	ldmia.w	r3, {r0, r1}
   82424:	9000      	str	r0, [sp, #0]
   82426:	f88d 1004 	strb.w	r1, [sp, #4]
	for(;;) {
		for( int i = 0; i < 4; i++) {
			CONF_UART->UART_THR = message2[i];
   8242a:	f8df 802c 	ldr.w	r8, [pc, #44]	; 82458 <writer2+0x40>
			vTaskDelay(100);
   8242e:	2664      	movs	r6, #100	; 0x64
   82430:	4d08      	ldr	r5, [pc, #32]	; (82454 <writer2+0x3c>)
   82432:	e001      	b.n	82438 <writer2+0x20>
		}
		vTaskDelay(100);
   82434:	4630      	mov	r0, r6
   82436:	47a8      	blx	r5
   82438:	466c      	mov	r4, sp
   8243a:	af01      	add	r7, sp, #4
			CONF_UART->UART_THR = message2[i];
   8243c:	f814 3b01 	ldrb.w	r3, [r4], #1
   82440:	f8c8 301c 	str.w	r3, [r8, #28]
			vTaskDelay(100);
   82444:	4630      	mov	r0, r6
   82446:	47a8      	blx	r5
		for( int i = 0; i < 4; i++) {
   82448:	42bc      	cmp	r4, r7
   8244a:	d1f7      	bne.n	8243c <writer2+0x24>
   8244c:	e7f2      	b.n	82434 <writer2+0x1c>
   8244e:	bf00      	nop
   82450:	000836d0 	.word	0x000836d0
   82454:	00081565 	.word	0x00081565
   82458:	400e0800 	.word	0x400e0800

0008245c <init_writer2>:
	}
}


void init_writer2() {
   8245c:	b510      	push	{r4, lr}
   8245e:	b082      	sub	sp, #8
	/* Create task */
	xTaskCreate(
   82460:	2300      	movs	r3, #0
   82462:	9301      	str	r3, [sp, #4]
   82464:	2201      	movs	r2, #1
   82466:	9200      	str	r2, [sp, #0]
   82468:	22fa      	movs	r2, #250	; 0xfa
   8246a:	4903      	ldr	r1, [pc, #12]	; (82478 <init_writer2+0x1c>)
   8246c:	4803      	ldr	r0, [pc, #12]	; (8247c <init_writer2+0x20>)
   8246e:	4c04      	ldr	r4, [pc, #16]	; (82480 <init_writer2+0x24>)
   82470:	47a0      	blx	r4
	250,						/* Stack size in words, not bytes. */								// What's this?
	NULL,						/* Parameter passed into the task. */
	1,							/* Priority at which the task is created. */
	NULL 						/* Used to pass out the created task's handle. */
	);
   82472:	b002      	add	sp, #8
   82474:	bd10      	pop	{r4, pc}
   82476:	bf00      	nop
   82478:	000836b8 	.word	0x000836b8
   8247c:	00082419 	.word	0x00082419
   82480:	00081081 	.word	0x00081081

00082484 <main>:

#include <writer1.h>
#include <writer2.h>

int main (void)
{
   82484:	b508      	push	{r3, lr}
	/* System clock initialization */
	sysclk_init();
   82486:	4b07      	ldr	r3, [pc, #28]	; (824a4 <main+0x20>)
   82488:	4798      	blx	r3
	
	/* Board peripherals initialization */
	board_init();
   8248a:	4b07      	ldr	r3, [pc, #28]	; (824a8 <main+0x24>)
   8248c:	4798      	blx	r3
	
	/* Init UART console */
	console_init();
   8248e:	4b07      	ldr	r3, [pc, #28]	; (824ac <main+0x28>)
   82490:	4798      	blx	r3
	
	/* Init tasks */
	init_writer1(); // writer is the writer
   82492:	4b07      	ldr	r3, [pc, #28]	; (824b0 <main+0x2c>)
   82494:	4798      	blx	r3
	init_writer2();
   82496:	4b07      	ldr	r3, [pc, #28]	; (824b4 <main+0x30>)
   82498:	4798      	blx	r3
	
	/* Start scheduler */
	vTaskStartScheduler();
   8249a:	4b07      	ldr	r3, [pc, #28]	; (824b8 <main+0x34>)
   8249c:	4798      	blx	r3
	
	/* Should never reach here ... */
	return 1;
}
   8249e:	2001      	movs	r0, #1
   824a0:	bd08      	pop	{r3, pc}
   824a2:	bf00      	nop
   824a4:	00081d15 	.word	0x00081d15
   824a8:	00081d79 	.word	0x00081d79
   824ac:	00080361 	.word	0x00080361
   824b0:	000823f1 	.word	0x000823f1
   824b4:	0008245d 	.word	0x0008245d
   824b8:	00081275 	.word	0x00081275

000824bc <__libc_init_array>:
   824bc:	b570      	push	{r4, r5, r6, lr}
   824be:	4e0f      	ldr	r6, [pc, #60]	; (824fc <__libc_init_array+0x40>)
   824c0:	4d0f      	ldr	r5, [pc, #60]	; (82500 <__libc_init_array+0x44>)
   824c2:	1b76      	subs	r6, r6, r5
   824c4:	10b6      	asrs	r6, r6, #2
   824c6:	bf18      	it	ne
   824c8:	2400      	movne	r4, #0
   824ca:	d005      	beq.n	824d8 <__libc_init_array+0x1c>
   824cc:	3401      	adds	r4, #1
   824ce:	f855 3b04 	ldr.w	r3, [r5], #4
   824d2:	4798      	blx	r3
   824d4:	42a6      	cmp	r6, r4
   824d6:	d1f9      	bne.n	824cc <__libc_init_array+0x10>
   824d8:	4e0a      	ldr	r6, [pc, #40]	; (82504 <__libc_init_array+0x48>)
   824da:	4d0b      	ldr	r5, [pc, #44]	; (82508 <__libc_init_array+0x4c>)
   824dc:	f001 f8fe 	bl	836dc <_init>
   824e0:	1b76      	subs	r6, r6, r5
   824e2:	10b6      	asrs	r6, r6, #2
   824e4:	bf18      	it	ne
   824e6:	2400      	movne	r4, #0
   824e8:	d006      	beq.n	824f8 <__libc_init_array+0x3c>
   824ea:	3401      	adds	r4, #1
   824ec:	f855 3b04 	ldr.w	r3, [r5], #4
   824f0:	4798      	blx	r3
   824f2:	42a6      	cmp	r6, r4
   824f4:	d1f9      	bne.n	824ea <__libc_init_array+0x2e>
   824f6:	bd70      	pop	{r4, r5, r6, pc}
   824f8:	bd70      	pop	{r4, r5, r6, pc}
   824fa:	bf00      	nop
   824fc:	000836e8 	.word	0x000836e8
   82500:	000836e8 	.word	0x000836e8
   82504:	000836f0 	.word	0x000836f0
   82508:	000836e8 	.word	0x000836e8

0008250c <memcpy>:
   8250c:	4684      	mov	ip, r0
   8250e:	ea41 0300 	orr.w	r3, r1, r0
   82512:	f013 0303 	ands.w	r3, r3, #3
   82516:	d149      	bne.n	825ac <memcpy+0xa0>
   82518:	3a40      	subs	r2, #64	; 0x40
   8251a:	d323      	bcc.n	82564 <memcpy+0x58>
   8251c:	680b      	ldr	r3, [r1, #0]
   8251e:	6003      	str	r3, [r0, #0]
   82520:	684b      	ldr	r3, [r1, #4]
   82522:	6043      	str	r3, [r0, #4]
   82524:	688b      	ldr	r3, [r1, #8]
   82526:	6083      	str	r3, [r0, #8]
   82528:	68cb      	ldr	r3, [r1, #12]
   8252a:	60c3      	str	r3, [r0, #12]
   8252c:	690b      	ldr	r3, [r1, #16]
   8252e:	6103      	str	r3, [r0, #16]
   82530:	694b      	ldr	r3, [r1, #20]
   82532:	6143      	str	r3, [r0, #20]
   82534:	698b      	ldr	r3, [r1, #24]
   82536:	6183      	str	r3, [r0, #24]
   82538:	69cb      	ldr	r3, [r1, #28]
   8253a:	61c3      	str	r3, [r0, #28]
   8253c:	6a0b      	ldr	r3, [r1, #32]
   8253e:	6203      	str	r3, [r0, #32]
   82540:	6a4b      	ldr	r3, [r1, #36]	; 0x24
   82542:	6243      	str	r3, [r0, #36]	; 0x24
   82544:	6a8b      	ldr	r3, [r1, #40]	; 0x28
   82546:	6283      	str	r3, [r0, #40]	; 0x28
   82548:	6acb      	ldr	r3, [r1, #44]	; 0x2c
   8254a:	62c3      	str	r3, [r0, #44]	; 0x2c
   8254c:	6b0b      	ldr	r3, [r1, #48]	; 0x30
   8254e:	6303      	str	r3, [r0, #48]	; 0x30
   82550:	6b4b      	ldr	r3, [r1, #52]	; 0x34
   82552:	6343      	str	r3, [r0, #52]	; 0x34
   82554:	6b8b      	ldr	r3, [r1, #56]	; 0x38
   82556:	6383      	str	r3, [r0, #56]	; 0x38
   82558:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
   8255a:	63c3      	str	r3, [r0, #60]	; 0x3c
   8255c:	3040      	adds	r0, #64	; 0x40
   8255e:	3140      	adds	r1, #64	; 0x40
   82560:	3a40      	subs	r2, #64	; 0x40
   82562:	d2db      	bcs.n	8251c <memcpy+0x10>
   82564:	3230      	adds	r2, #48	; 0x30
   82566:	d30b      	bcc.n	82580 <memcpy+0x74>
   82568:	680b      	ldr	r3, [r1, #0]
   8256a:	6003      	str	r3, [r0, #0]
   8256c:	684b      	ldr	r3, [r1, #4]
   8256e:	6043      	str	r3, [r0, #4]
   82570:	688b      	ldr	r3, [r1, #8]
   82572:	6083      	str	r3, [r0, #8]
   82574:	68cb      	ldr	r3, [r1, #12]
   82576:	60c3      	str	r3, [r0, #12]
   82578:	3010      	adds	r0, #16
   8257a:	3110      	adds	r1, #16
   8257c:	3a10      	subs	r2, #16
   8257e:	d2f3      	bcs.n	82568 <memcpy+0x5c>
   82580:	320c      	adds	r2, #12
   82582:	d305      	bcc.n	82590 <memcpy+0x84>
   82584:	f851 3b04 	ldr.w	r3, [r1], #4
   82588:	f840 3b04 	str.w	r3, [r0], #4
   8258c:	3a04      	subs	r2, #4
   8258e:	d2f9      	bcs.n	82584 <memcpy+0x78>
   82590:	3204      	adds	r2, #4
   82592:	d008      	beq.n	825a6 <memcpy+0x9a>
   82594:	07d2      	lsls	r2, r2, #31
   82596:	bf1c      	itt	ne
   82598:	f811 3b01 	ldrbne.w	r3, [r1], #1
   8259c:	f800 3b01 	strbne.w	r3, [r0], #1
   825a0:	d301      	bcc.n	825a6 <memcpy+0x9a>
   825a2:	880b      	ldrh	r3, [r1, #0]
   825a4:	8003      	strh	r3, [r0, #0]
   825a6:	4660      	mov	r0, ip
   825a8:	4770      	bx	lr
   825aa:	bf00      	nop
   825ac:	2a08      	cmp	r2, #8
   825ae:	d313      	bcc.n	825d8 <memcpy+0xcc>
   825b0:	078b      	lsls	r3, r1, #30
   825b2:	d0b1      	beq.n	82518 <memcpy+0xc>
   825b4:	f010 0303 	ands.w	r3, r0, #3
   825b8:	d0ae      	beq.n	82518 <memcpy+0xc>
   825ba:	f1c3 0304 	rsb	r3, r3, #4
   825be:	1ad2      	subs	r2, r2, r3
   825c0:	07db      	lsls	r3, r3, #31
   825c2:	bf1c      	itt	ne
   825c4:	f811 3b01 	ldrbne.w	r3, [r1], #1
   825c8:	f800 3b01 	strbne.w	r3, [r0], #1
   825cc:	d3a4      	bcc.n	82518 <memcpy+0xc>
   825ce:	f831 3b02 	ldrh.w	r3, [r1], #2
   825d2:	f820 3b02 	strh.w	r3, [r0], #2
   825d6:	e79f      	b.n	82518 <memcpy+0xc>
   825d8:	3a04      	subs	r2, #4
   825da:	d3d9      	bcc.n	82590 <memcpy+0x84>
   825dc:	3a01      	subs	r2, #1
   825de:	f811 3b01 	ldrb.w	r3, [r1], #1
   825e2:	f800 3b01 	strb.w	r3, [r0], #1
   825e6:	d2f9      	bcs.n	825dc <memcpy+0xd0>
   825e8:	780b      	ldrb	r3, [r1, #0]
   825ea:	7003      	strb	r3, [r0, #0]
   825ec:	784b      	ldrb	r3, [r1, #1]
   825ee:	7043      	strb	r3, [r0, #1]
   825f0:	788b      	ldrb	r3, [r1, #2]
   825f2:	7083      	strb	r3, [r0, #2]
   825f4:	4660      	mov	r0, ip
   825f6:	4770      	bx	lr

000825f8 <memset>:
   825f8:	b470      	push	{r4, r5, r6}
   825fa:	0786      	lsls	r6, r0, #30
   825fc:	d046      	beq.n	8268c <memset+0x94>
   825fe:	1e54      	subs	r4, r2, #1
   82600:	2a00      	cmp	r2, #0
   82602:	d041      	beq.n	82688 <memset+0x90>
   82604:	b2ca      	uxtb	r2, r1
   82606:	4603      	mov	r3, r0
   82608:	e002      	b.n	82610 <memset+0x18>
   8260a:	f114 34ff 	adds.w	r4, r4, #4294967295
   8260e:	d33b      	bcc.n	82688 <memset+0x90>
   82610:	f803 2b01 	strb.w	r2, [r3], #1
   82614:	079d      	lsls	r5, r3, #30
   82616:	d1f8      	bne.n	8260a <memset+0x12>
   82618:	2c03      	cmp	r4, #3
   8261a:	d92e      	bls.n	8267a <memset+0x82>
   8261c:	b2cd      	uxtb	r5, r1
   8261e:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
   82622:	2c0f      	cmp	r4, #15
   82624:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
   82628:	d919      	bls.n	8265e <memset+0x66>
   8262a:	4626      	mov	r6, r4
   8262c:	f103 0210 	add.w	r2, r3, #16
   82630:	3e10      	subs	r6, #16
   82632:	2e0f      	cmp	r6, #15
   82634:	f842 5c10 	str.w	r5, [r2, #-16]
   82638:	f842 5c0c 	str.w	r5, [r2, #-12]
   8263c:	f842 5c08 	str.w	r5, [r2, #-8]
   82640:	f842 5c04 	str.w	r5, [r2, #-4]
   82644:	f102 0210 	add.w	r2, r2, #16
   82648:	d8f2      	bhi.n	82630 <memset+0x38>
   8264a:	f1a4 0210 	sub.w	r2, r4, #16
   8264e:	f022 020f 	bic.w	r2, r2, #15
   82652:	f004 040f 	and.w	r4, r4, #15
   82656:	3210      	adds	r2, #16
   82658:	2c03      	cmp	r4, #3
   8265a:	4413      	add	r3, r2
   8265c:	d90d      	bls.n	8267a <memset+0x82>
   8265e:	461e      	mov	r6, r3
   82660:	4622      	mov	r2, r4
   82662:	3a04      	subs	r2, #4
   82664:	2a03      	cmp	r2, #3
   82666:	f846 5b04 	str.w	r5, [r6], #4
   8266a:	d8fa      	bhi.n	82662 <memset+0x6a>
   8266c:	1f22      	subs	r2, r4, #4
   8266e:	f022 0203 	bic.w	r2, r2, #3
   82672:	3204      	adds	r2, #4
   82674:	4413      	add	r3, r2
   82676:	f004 0403 	and.w	r4, r4, #3
   8267a:	b12c      	cbz	r4, 82688 <memset+0x90>
   8267c:	b2c9      	uxtb	r1, r1
   8267e:	441c      	add	r4, r3
   82680:	f803 1b01 	strb.w	r1, [r3], #1
   82684:	429c      	cmp	r4, r3
   82686:	d1fb      	bne.n	82680 <memset+0x88>
   82688:	bc70      	pop	{r4, r5, r6}
   8268a:	4770      	bx	lr
   8268c:	4614      	mov	r4, r2
   8268e:	4603      	mov	r3, r0
   82690:	e7c2      	b.n	82618 <memset+0x20>
   82692:	bf00      	nop

00082694 <setbuf>:
   82694:	2900      	cmp	r1, #0
   82696:	bf0c      	ite	eq
   82698:	2202      	moveq	r2, #2
   8269a:	2200      	movne	r2, #0
   8269c:	f44f 6380 	mov.w	r3, #1024	; 0x400
   826a0:	f000 b800 	b.w	826a4 <setvbuf>

000826a4 <setvbuf>:
   826a4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   826a8:	4d61      	ldr	r5, [pc, #388]	; (82830 <setvbuf+0x18c>)
   826aa:	b083      	sub	sp, #12
   826ac:	682d      	ldr	r5, [r5, #0]
   826ae:	4604      	mov	r4, r0
   826b0:	460f      	mov	r7, r1
   826b2:	4690      	mov	r8, r2
   826b4:	461e      	mov	r6, r3
   826b6:	b115      	cbz	r5, 826be <setvbuf+0x1a>
   826b8:	6bab      	ldr	r3, [r5, #56]	; 0x38
   826ba:	2b00      	cmp	r3, #0
   826bc:	d064      	beq.n	82788 <setvbuf+0xe4>
   826be:	f1b8 0f02 	cmp.w	r8, #2
   826c2:	d006      	beq.n	826d2 <setvbuf+0x2e>
   826c4:	f1b8 0f01 	cmp.w	r8, #1
   826c8:	f200 809f 	bhi.w	8280a <setvbuf+0x166>
   826cc:	2e00      	cmp	r6, #0
   826ce:	f2c0 809c 	blt.w	8280a <setvbuf+0x166>
   826d2:	6e63      	ldr	r3, [r4, #100]	; 0x64
   826d4:	07d8      	lsls	r0, r3, #31
   826d6:	d534      	bpl.n	82742 <setvbuf+0x9e>
   826d8:	4621      	mov	r1, r4
   826da:	4628      	mov	r0, r5
   826dc:	f000 f956 	bl	8298c <_fflush_r>
   826e0:	6b21      	ldr	r1, [r4, #48]	; 0x30
   826e2:	b141      	cbz	r1, 826f6 <setvbuf+0x52>
   826e4:	f104 0340 	add.w	r3, r4, #64	; 0x40
   826e8:	4299      	cmp	r1, r3
   826ea:	d002      	beq.n	826f2 <setvbuf+0x4e>
   826ec:	4628      	mov	r0, r5
   826ee:	f000 fa4b 	bl	82b88 <_free_r>
   826f2:	2300      	movs	r3, #0
   826f4:	6323      	str	r3, [r4, #48]	; 0x30
   826f6:	2200      	movs	r2, #0
   826f8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   826fc:	61a2      	str	r2, [r4, #24]
   826fe:	6062      	str	r2, [r4, #4]
   82700:	061a      	lsls	r2, r3, #24
   82702:	d43a      	bmi.n	8277a <setvbuf+0xd6>
   82704:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
   82708:	f023 0303 	bic.w	r3, r3, #3
   8270c:	f1b8 0f02 	cmp.w	r8, #2
   82710:	81a3      	strh	r3, [r4, #12]
   82712:	d01d      	beq.n	82750 <setvbuf+0xac>
   82714:	ab01      	add	r3, sp, #4
   82716:	466a      	mov	r2, sp
   82718:	4621      	mov	r1, r4
   8271a:	4628      	mov	r0, r5
   8271c:	f000 fb4a 	bl	82db4 <__swhatbuf_r>
   82720:	89a3      	ldrh	r3, [r4, #12]
   82722:	4318      	orrs	r0, r3
   82724:	81a0      	strh	r0, [r4, #12]
   82726:	2e00      	cmp	r6, #0
   82728:	d132      	bne.n	82790 <setvbuf+0xec>
   8272a:	9e00      	ldr	r6, [sp, #0]
   8272c:	4630      	mov	r0, r6
   8272e:	f000 fb6f 	bl	82e10 <malloc>
   82732:	4607      	mov	r7, r0
   82734:	2800      	cmp	r0, #0
   82736:	d06b      	beq.n	82810 <setvbuf+0x16c>
   82738:	89a3      	ldrh	r3, [r4, #12]
   8273a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   8273e:	81a3      	strh	r3, [r4, #12]
   82740:	e028      	b.n	82794 <setvbuf+0xf0>
   82742:	89a3      	ldrh	r3, [r4, #12]
   82744:	0599      	lsls	r1, r3, #22
   82746:	d4c7      	bmi.n	826d8 <setvbuf+0x34>
   82748:	6da0      	ldr	r0, [r4, #88]	; 0x58
   8274a:	f000 fb2f 	bl	82dac <__retarget_lock_acquire_recursive>
   8274e:	e7c3      	b.n	826d8 <setvbuf+0x34>
   82750:	2500      	movs	r5, #0
   82752:	2600      	movs	r6, #0
   82754:	2001      	movs	r0, #1
   82756:	6e61      	ldr	r1, [r4, #100]	; 0x64
   82758:	f104 0243 	add.w	r2, r4, #67	; 0x43
   8275c:	f043 0302 	orr.w	r3, r3, #2
   82760:	60a6      	str	r6, [r4, #8]
   82762:	07ce      	lsls	r6, r1, #31
   82764:	81a3      	strh	r3, [r4, #12]
   82766:	6160      	str	r0, [r4, #20]
   82768:	6022      	str	r2, [r4, #0]
   8276a:	6122      	str	r2, [r4, #16]
   8276c:	d401      	bmi.n	82772 <setvbuf+0xce>
   8276e:	0598      	lsls	r0, r3, #22
   82770:	d53e      	bpl.n	827f0 <setvbuf+0x14c>
   82772:	4628      	mov	r0, r5
   82774:	b003      	add	sp, #12
   82776:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   8277a:	6921      	ldr	r1, [r4, #16]
   8277c:	4628      	mov	r0, r5
   8277e:	f000 fa03 	bl	82b88 <_free_r>
   82782:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   82786:	e7bd      	b.n	82704 <setvbuf+0x60>
   82788:	4628      	mov	r0, r5
   8278a:	f000 f957 	bl	82a3c <__sinit>
   8278e:	e796      	b.n	826be <setvbuf+0x1a>
   82790:	2f00      	cmp	r7, #0
   82792:	d0cb      	beq.n	8272c <setvbuf+0x88>
   82794:	6bab      	ldr	r3, [r5, #56]	; 0x38
   82796:	2b00      	cmp	r3, #0
   82798:	d033      	beq.n	82802 <setvbuf+0x15e>
   8279a:	9b00      	ldr	r3, [sp, #0]
   8279c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
   827a0:	429e      	cmp	r6, r3
   827a2:	bf1c      	itt	ne
   827a4:	f442 6200 	orrne.w	r2, r2, #2048	; 0x800
   827a8:	81a2      	strhne	r2, [r4, #12]
   827aa:	f1b8 0f01 	cmp.w	r8, #1
   827ae:	bf04      	itt	eq
   827b0:	f042 0201 	orreq.w	r2, r2, #1
   827b4:	81a2      	strheq	r2, [r4, #12]
   827b6:	b292      	uxth	r2, r2
   827b8:	f012 0308 	ands.w	r3, r2, #8
   827bc:	6027      	str	r7, [r4, #0]
   827be:	6127      	str	r7, [r4, #16]
   827c0:	6166      	str	r6, [r4, #20]
   827c2:	d00e      	beq.n	827e2 <setvbuf+0x13e>
   827c4:	07d1      	lsls	r1, r2, #31
   827c6:	d51a      	bpl.n	827fe <setvbuf+0x15a>
   827c8:	2300      	movs	r3, #0
   827ca:	6e65      	ldr	r5, [r4, #100]	; 0x64
   827cc:	4276      	negs	r6, r6
   827ce:	f015 0501 	ands.w	r5, r5, #1
   827d2:	61a6      	str	r6, [r4, #24]
   827d4:	60a3      	str	r3, [r4, #8]
   827d6:	d009      	beq.n	827ec <setvbuf+0x148>
   827d8:	2500      	movs	r5, #0
   827da:	4628      	mov	r0, r5
   827dc:	b003      	add	sp, #12
   827de:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   827e2:	60a3      	str	r3, [r4, #8]
   827e4:	6e65      	ldr	r5, [r4, #100]	; 0x64
   827e6:	f015 0501 	ands.w	r5, r5, #1
   827ea:	d1f5      	bne.n	827d8 <setvbuf+0x134>
   827ec:	0593      	lsls	r3, r2, #22
   827ee:	d4c0      	bmi.n	82772 <setvbuf+0xce>
   827f0:	6da0      	ldr	r0, [r4, #88]	; 0x58
   827f2:	f000 fadd 	bl	82db0 <__retarget_lock_release_recursive>
   827f6:	4628      	mov	r0, r5
   827f8:	b003      	add	sp, #12
   827fa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   827fe:	60a6      	str	r6, [r4, #8]
   82800:	e7f0      	b.n	827e4 <setvbuf+0x140>
   82802:	4628      	mov	r0, r5
   82804:	f000 f91a 	bl	82a3c <__sinit>
   82808:	e7c7      	b.n	8279a <setvbuf+0xf6>
   8280a:	f04f 35ff 	mov.w	r5, #4294967295
   8280e:	e7b0      	b.n	82772 <setvbuf+0xce>
   82810:	f8dd 9000 	ldr.w	r9, [sp]
   82814:	45b1      	cmp	r9, r6
   82816:	d004      	beq.n	82822 <setvbuf+0x17e>
   82818:	4648      	mov	r0, r9
   8281a:	f000 faf9 	bl	82e10 <malloc>
   8281e:	4607      	mov	r7, r0
   82820:	b920      	cbnz	r0, 8282c <setvbuf+0x188>
   82822:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   82826:	f04f 35ff 	mov.w	r5, #4294967295
   8282a:	e792      	b.n	82752 <setvbuf+0xae>
   8282c:	464e      	mov	r6, r9
   8282e:	e783      	b.n	82738 <setvbuf+0x94>
   82830:	20070134 	.word	0x20070134

00082834 <register_fini>:
   82834:	4b02      	ldr	r3, [pc, #8]	; (82840 <register_fini+0xc>)
   82836:	b113      	cbz	r3, 8283e <register_fini+0xa>
   82838:	4802      	ldr	r0, [pc, #8]	; (82844 <register_fini+0x10>)
   8283a:	f000 b805 	b.w	82848 <atexit>
   8283e:	4770      	bx	lr
   82840:	00000000 	.word	0x00000000
   82844:	00082ab5 	.word	0x00082ab5

00082848 <atexit>:
   82848:	2300      	movs	r3, #0
   8284a:	4601      	mov	r1, r0
   8284c:	461a      	mov	r2, r3
   8284e:	4618      	mov	r0, r3
   82850:	f000 be00 	b.w	83454 <__register_exitproc>

00082854 <__sflush_r>:
   82854:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
   82858:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   8285c:	b29a      	uxth	r2, r3
   8285e:	460d      	mov	r5, r1
   82860:	0711      	lsls	r1, r2, #28
   82862:	4680      	mov	r8, r0
   82864:	d43a      	bmi.n	828dc <__sflush_r+0x88>
   82866:	686a      	ldr	r2, [r5, #4]
   82868:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   8286c:	2a00      	cmp	r2, #0
   8286e:	81ab      	strh	r3, [r5, #12]
   82870:	dd70      	ble.n	82954 <__sflush_r+0x100>
   82872:	6aac      	ldr	r4, [r5, #40]	; 0x28
   82874:	2c00      	cmp	r4, #0
   82876:	d04a      	beq.n	8290e <__sflush_r+0xba>
   82878:	2200      	movs	r2, #0
   8287a:	b29b      	uxth	r3, r3
   8287c:	f8d8 6000 	ldr.w	r6, [r8]
   82880:	f8c8 2000 	str.w	r2, [r8]
   82884:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
   82888:	d068      	beq.n	8295c <__sflush_r+0x108>
   8288a:	6d2a      	ldr	r2, [r5, #80]	; 0x50
   8288c:	075f      	lsls	r7, r3, #29
   8288e:	d505      	bpl.n	8289c <__sflush_r+0x48>
   82890:	6869      	ldr	r1, [r5, #4]
   82892:	6b2b      	ldr	r3, [r5, #48]	; 0x30
   82894:	1a52      	subs	r2, r2, r1
   82896:	b10b      	cbz	r3, 8289c <__sflush_r+0x48>
   82898:	6beb      	ldr	r3, [r5, #60]	; 0x3c
   8289a:	1ad2      	subs	r2, r2, r3
   8289c:	2300      	movs	r3, #0
   8289e:	69e9      	ldr	r1, [r5, #28]
   828a0:	4640      	mov	r0, r8
   828a2:	47a0      	blx	r4
   828a4:	1c44      	adds	r4, r0, #1
   828a6:	d03d      	beq.n	82924 <__sflush_r+0xd0>
   828a8:	2100      	movs	r1, #0
   828aa:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
   828ae:	692a      	ldr	r2, [r5, #16]
   828b0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
   828b4:	81ab      	strh	r3, [r5, #12]
   828b6:	04db      	lsls	r3, r3, #19
   828b8:	6069      	str	r1, [r5, #4]
   828ba:	602a      	str	r2, [r5, #0]
   828bc:	d448      	bmi.n	82950 <__sflush_r+0xfc>
   828be:	6b29      	ldr	r1, [r5, #48]	; 0x30
   828c0:	f8c8 6000 	str.w	r6, [r8]
   828c4:	b319      	cbz	r1, 8290e <__sflush_r+0xba>
   828c6:	f105 0340 	add.w	r3, r5, #64	; 0x40
   828ca:	4299      	cmp	r1, r3
   828cc:	d002      	beq.n	828d4 <__sflush_r+0x80>
   828ce:	4640      	mov	r0, r8
   828d0:	f000 f95a 	bl	82b88 <_free_r>
   828d4:	2000      	movs	r0, #0
   828d6:	6328      	str	r0, [r5, #48]	; 0x30
   828d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   828dc:	692e      	ldr	r6, [r5, #16]
   828de:	b1b6      	cbz	r6, 8290e <__sflush_r+0xba>
   828e0:	0791      	lsls	r1, r2, #30
   828e2:	bf18      	it	ne
   828e4:	2300      	movne	r3, #0
   828e6:	682c      	ldr	r4, [r5, #0]
   828e8:	bf08      	it	eq
   828ea:	696b      	ldreq	r3, [r5, #20]
   828ec:	602e      	str	r6, [r5, #0]
   828ee:	1ba4      	subs	r4, r4, r6
   828f0:	60ab      	str	r3, [r5, #8]
   828f2:	e00a      	b.n	8290a <__sflush_r+0xb6>
   828f4:	4623      	mov	r3, r4
   828f6:	4632      	mov	r2, r6
   828f8:	6a6f      	ldr	r7, [r5, #36]	; 0x24
   828fa:	69e9      	ldr	r1, [r5, #28]
   828fc:	4640      	mov	r0, r8
   828fe:	47b8      	blx	r7
   82900:	2800      	cmp	r0, #0
   82902:	eba4 0400 	sub.w	r4, r4, r0
   82906:	4406      	add	r6, r0
   82908:	dd04      	ble.n	82914 <__sflush_r+0xc0>
   8290a:	2c00      	cmp	r4, #0
   8290c:	dcf2      	bgt.n	828f4 <__sflush_r+0xa0>
   8290e:	2000      	movs	r0, #0
   82910:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82914:	89ab      	ldrh	r3, [r5, #12]
   82916:	f04f 30ff 	mov.w	r0, #4294967295
   8291a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   8291e:	81ab      	strh	r3, [r5, #12]
   82920:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82924:	f8d8 4000 	ldr.w	r4, [r8]
   82928:	2c1d      	cmp	r4, #29
   8292a:	d8f3      	bhi.n	82914 <__sflush_r+0xc0>
   8292c:	4b16      	ldr	r3, [pc, #88]	; (82988 <__sflush_r+0x134>)
   8292e:	40e3      	lsrs	r3, r4
   82930:	43db      	mvns	r3, r3
   82932:	f013 0301 	ands.w	r3, r3, #1
   82936:	d1ed      	bne.n	82914 <__sflush_r+0xc0>
   82938:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
   8293c:	6929      	ldr	r1, [r5, #16]
   8293e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
   82942:	81aa      	strh	r2, [r5, #12]
   82944:	04d2      	lsls	r2, r2, #19
   82946:	606b      	str	r3, [r5, #4]
   82948:	6029      	str	r1, [r5, #0]
   8294a:	d5b8      	bpl.n	828be <__sflush_r+0x6a>
   8294c:	2c00      	cmp	r4, #0
   8294e:	d1b6      	bne.n	828be <__sflush_r+0x6a>
   82950:	6528      	str	r0, [r5, #80]	; 0x50
   82952:	e7b4      	b.n	828be <__sflush_r+0x6a>
   82954:	6bea      	ldr	r2, [r5, #60]	; 0x3c
   82956:	2a00      	cmp	r2, #0
   82958:	dc8b      	bgt.n	82872 <__sflush_r+0x1e>
   8295a:	e7d8      	b.n	8290e <__sflush_r+0xba>
   8295c:	2301      	movs	r3, #1
   8295e:	69e9      	ldr	r1, [r5, #28]
   82960:	4640      	mov	r0, r8
   82962:	47a0      	blx	r4
   82964:	1c43      	adds	r3, r0, #1
   82966:	4602      	mov	r2, r0
   82968:	d002      	beq.n	82970 <__sflush_r+0x11c>
   8296a:	89ab      	ldrh	r3, [r5, #12]
   8296c:	6aac      	ldr	r4, [r5, #40]	; 0x28
   8296e:	e78d      	b.n	8288c <__sflush_r+0x38>
   82970:	f8d8 3000 	ldr.w	r3, [r8]
   82974:	2b00      	cmp	r3, #0
   82976:	d0f8      	beq.n	8296a <__sflush_r+0x116>
   82978:	2b1d      	cmp	r3, #29
   8297a:	d001      	beq.n	82980 <__sflush_r+0x12c>
   8297c:	2b16      	cmp	r3, #22
   8297e:	d1c9      	bne.n	82914 <__sflush_r+0xc0>
   82980:	f8c8 6000 	str.w	r6, [r8]
   82984:	e7c3      	b.n	8290e <__sflush_r+0xba>
   82986:	bf00      	nop
   82988:	20400001 	.word	0x20400001

0008298c <_fflush_r>:
   8298c:	b538      	push	{r3, r4, r5, lr}
   8298e:	460d      	mov	r5, r1
   82990:	4604      	mov	r4, r0
   82992:	b108      	cbz	r0, 82998 <_fflush_r+0xc>
   82994:	6b83      	ldr	r3, [r0, #56]	; 0x38
   82996:	b1bb      	cbz	r3, 829c8 <_fflush_r+0x3c>
   82998:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
   8299c:	b188      	cbz	r0, 829c2 <_fflush_r+0x36>
   8299e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
   829a0:	07db      	lsls	r3, r3, #31
   829a2:	d401      	bmi.n	829a8 <_fflush_r+0x1c>
   829a4:	0581      	lsls	r1, r0, #22
   829a6:	d517      	bpl.n	829d8 <_fflush_r+0x4c>
   829a8:	4620      	mov	r0, r4
   829aa:	4629      	mov	r1, r5
   829ac:	f7ff ff52 	bl	82854 <__sflush_r>
   829b0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
   829b2:	4604      	mov	r4, r0
   829b4:	07da      	lsls	r2, r3, #31
   829b6:	d402      	bmi.n	829be <_fflush_r+0x32>
   829b8:	89ab      	ldrh	r3, [r5, #12]
   829ba:	059b      	lsls	r3, r3, #22
   829bc:	d507      	bpl.n	829ce <_fflush_r+0x42>
   829be:	4620      	mov	r0, r4
   829c0:	bd38      	pop	{r3, r4, r5, pc}
   829c2:	4604      	mov	r4, r0
   829c4:	4620      	mov	r0, r4
   829c6:	bd38      	pop	{r3, r4, r5, pc}
   829c8:	f000 f838 	bl	82a3c <__sinit>
   829cc:	e7e4      	b.n	82998 <_fflush_r+0xc>
   829ce:	6da8      	ldr	r0, [r5, #88]	; 0x58
   829d0:	f000 f9ee 	bl	82db0 <__retarget_lock_release_recursive>
   829d4:	4620      	mov	r0, r4
   829d6:	bd38      	pop	{r3, r4, r5, pc}
   829d8:	6da8      	ldr	r0, [r5, #88]	; 0x58
   829da:	f000 f9e7 	bl	82dac <__retarget_lock_acquire_recursive>
   829de:	e7e3      	b.n	829a8 <_fflush_r+0x1c>

000829e0 <_cleanup_r>:
   829e0:	4901      	ldr	r1, [pc, #4]	; (829e8 <_cleanup_r+0x8>)
   829e2:	f000 b9b7 	b.w	82d54 <_fwalk_reent>
   829e6:	bf00      	nop
   829e8:	0008353d 	.word	0x0008353d

000829ec <std.isra.0>:
   829ec:	2300      	movs	r3, #0
   829ee:	b510      	push	{r4, lr}
   829f0:	4604      	mov	r4, r0
   829f2:	8181      	strh	r1, [r0, #12]
   829f4:	81c2      	strh	r2, [r0, #14]
   829f6:	6003      	str	r3, [r0, #0]
   829f8:	6043      	str	r3, [r0, #4]
   829fa:	6083      	str	r3, [r0, #8]
   829fc:	6643      	str	r3, [r0, #100]	; 0x64
   829fe:	6103      	str	r3, [r0, #16]
   82a00:	6143      	str	r3, [r0, #20]
   82a02:	6183      	str	r3, [r0, #24]
   82a04:	4619      	mov	r1, r3
   82a06:	2208      	movs	r2, #8
   82a08:	305c      	adds	r0, #92	; 0x5c
   82a0a:	f7ff fdf5 	bl	825f8 <memset>
   82a0e:	4807      	ldr	r0, [pc, #28]	; (82a2c <std.isra.0+0x40>)
   82a10:	4907      	ldr	r1, [pc, #28]	; (82a30 <std.isra.0+0x44>)
   82a12:	4a08      	ldr	r2, [pc, #32]	; (82a34 <std.isra.0+0x48>)
   82a14:	4b08      	ldr	r3, [pc, #32]	; (82a38 <std.isra.0+0x4c>)
   82a16:	6220      	str	r0, [r4, #32]
   82a18:	61e4      	str	r4, [r4, #28]
   82a1a:	6261      	str	r1, [r4, #36]	; 0x24
   82a1c:	62a2      	str	r2, [r4, #40]	; 0x28
   82a1e:	62e3      	str	r3, [r4, #44]	; 0x2c
   82a20:	f104 0058 	add.w	r0, r4, #88	; 0x58
   82a24:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   82a28:	f000 b9bc 	b.w	82da4 <__retarget_lock_init_recursive>
   82a2c:	000833a1 	.word	0x000833a1
   82a30:	000833c5 	.word	0x000833c5
   82a34:	00083401 	.word	0x00083401
   82a38:	00083421 	.word	0x00083421

00082a3c <__sinit>:
   82a3c:	b510      	push	{r4, lr}
   82a3e:	4604      	mov	r4, r0
   82a40:	4814      	ldr	r0, [pc, #80]	; (82a94 <__sinit+0x58>)
   82a42:	f000 f9b3 	bl	82dac <__retarget_lock_acquire_recursive>
   82a46:	6ba2      	ldr	r2, [r4, #56]	; 0x38
   82a48:	b9fa      	cbnz	r2, 82a8a <__sinit+0x4e>
   82a4a:	2003      	movs	r0, #3
   82a4c:	4912      	ldr	r1, [pc, #72]	; (82a98 <__sinit+0x5c>)
   82a4e:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
   82a52:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
   82a56:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
   82a5a:	f8c4 02e4 	str.w	r0, [r4, #740]	; 0x2e4
   82a5e:	63e1      	str	r1, [r4, #60]	; 0x3c
   82a60:	6860      	ldr	r0, [r4, #4]
   82a62:	2104      	movs	r1, #4
   82a64:	f7ff ffc2 	bl	829ec <std.isra.0>
   82a68:	68a0      	ldr	r0, [r4, #8]
   82a6a:	2201      	movs	r2, #1
   82a6c:	2109      	movs	r1, #9
   82a6e:	f7ff ffbd 	bl	829ec <std.isra.0>
   82a72:	68e0      	ldr	r0, [r4, #12]
   82a74:	2202      	movs	r2, #2
   82a76:	2112      	movs	r1, #18
   82a78:	f7ff ffb8 	bl	829ec <std.isra.0>
   82a7c:	2301      	movs	r3, #1
   82a7e:	4805      	ldr	r0, [pc, #20]	; (82a94 <__sinit+0x58>)
   82a80:	63a3      	str	r3, [r4, #56]	; 0x38
   82a82:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   82a86:	f000 b993 	b.w	82db0 <__retarget_lock_release_recursive>
   82a8a:	4802      	ldr	r0, [pc, #8]	; (82a94 <__sinit+0x58>)
   82a8c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   82a90:	f000 b98e 	b.w	82db0 <__retarget_lock_release_recursive>
   82a94:	2007c3e0 	.word	0x2007c3e0
   82a98:	000829e1 	.word	0x000829e1

00082a9c <__sfp_lock_acquire>:
   82a9c:	4801      	ldr	r0, [pc, #4]	; (82aa4 <__sfp_lock_acquire+0x8>)
   82a9e:	f000 b985 	b.w	82dac <__retarget_lock_acquire_recursive>
   82aa2:	bf00      	nop
   82aa4:	2007c3f4 	.word	0x2007c3f4

00082aa8 <__sfp_lock_release>:
   82aa8:	4801      	ldr	r0, [pc, #4]	; (82ab0 <__sfp_lock_release+0x8>)
   82aaa:	f000 b981 	b.w	82db0 <__retarget_lock_release_recursive>
   82aae:	bf00      	nop
   82ab0:	2007c3f4 	.word	0x2007c3f4

00082ab4 <__libc_fini_array>:
   82ab4:	b538      	push	{r3, r4, r5, lr}
   82ab6:	4c0a      	ldr	r4, [pc, #40]	; (82ae0 <__libc_fini_array+0x2c>)
   82ab8:	4d0a      	ldr	r5, [pc, #40]	; (82ae4 <__libc_fini_array+0x30>)
   82aba:	1b64      	subs	r4, r4, r5
   82abc:	10a4      	asrs	r4, r4, #2
   82abe:	d00a      	beq.n	82ad6 <__libc_fini_array+0x22>
   82ac0:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
   82ac4:	3b01      	subs	r3, #1
   82ac6:	eb05 0583 	add.w	r5, r5, r3, lsl #2
   82aca:	3c01      	subs	r4, #1
   82acc:	f855 3904 	ldr.w	r3, [r5], #-4
   82ad0:	4798      	blx	r3
   82ad2:	2c00      	cmp	r4, #0
   82ad4:	d1f9      	bne.n	82aca <__libc_fini_array+0x16>
   82ad6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   82ada:	f000 be09 	b.w	836f0 <_fini>
   82ade:	bf00      	nop
   82ae0:	00083700 	.word	0x00083700
   82ae4:	000836fc 	.word	0x000836fc

00082ae8 <_malloc_trim_r>:
   82ae8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   82aea:	460c      	mov	r4, r1
   82aec:	4f23      	ldr	r7, [pc, #140]	; (82b7c <_malloc_trim_r+0x94>)
   82aee:	4606      	mov	r6, r0
   82af0:	f000 fc38 	bl	83364 <__malloc_lock>
   82af4:	68bb      	ldr	r3, [r7, #8]
   82af6:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
   82afa:	685d      	ldr	r5, [r3, #4]
   82afc:	310f      	adds	r1, #15
   82afe:	f025 0503 	bic.w	r5, r5, #3
   82b02:	4429      	add	r1, r5
   82b04:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
   82b08:	f021 010f 	bic.w	r1, r1, #15
   82b0c:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
   82b10:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
   82b14:	db07      	blt.n	82b26 <_malloc_trim_r+0x3e>
   82b16:	2100      	movs	r1, #0
   82b18:	4630      	mov	r0, r6
   82b1a:	f000 fc2f 	bl	8337c <_sbrk_r>
   82b1e:	68bb      	ldr	r3, [r7, #8]
   82b20:	442b      	add	r3, r5
   82b22:	4298      	cmp	r0, r3
   82b24:	d004      	beq.n	82b30 <_malloc_trim_r+0x48>
   82b26:	4630      	mov	r0, r6
   82b28:	f000 fc22 	bl	83370 <__malloc_unlock>
   82b2c:	2000      	movs	r0, #0
   82b2e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   82b30:	4261      	negs	r1, r4
   82b32:	4630      	mov	r0, r6
   82b34:	f000 fc22 	bl	8337c <_sbrk_r>
   82b38:	3001      	adds	r0, #1
   82b3a:	d00d      	beq.n	82b58 <_malloc_trim_r+0x70>
   82b3c:	4b10      	ldr	r3, [pc, #64]	; (82b80 <_malloc_trim_r+0x98>)
   82b3e:	68ba      	ldr	r2, [r7, #8]
   82b40:	6819      	ldr	r1, [r3, #0]
   82b42:	1b2d      	subs	r5, r5, r4
   82b44:	f045 0501 	orr.w	r5, r5, #1
   82b48:	4630      	mov	r0, r6
   82b4a:	1b09      	subs	r1, r1, r4
   82b4c:	6055      	str	r5, [r2, #4]
   82b4e:	6019      	str	r1, [r3, #0]
   82b50:	f000 fc0e 	bl	83370 <__malloc_unlock>
   82b54:	2001      	movs	r0, #1
   82b56:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   82b58:	2100      	movs	r1, #0
   82b5a:	4630      	mov	r0, r6
   82b5c:	f000 fc0e 	bl	8337c <_sbrk_r>
   82b60:	68ba      	ldr	r2, [r7, #8]
   82b62:	1a83      	subs	r3, r0, r2
   82b64:	2b0f      	cmp	r3, #15
   82b66:	ddde      	ble.n	82b26 <_malloc_trim_r+0x3e>
   82b68:	4c06      	ldr	r4, [pc, #24]	; (82b84 <_malloc_trim_r+0x9c>)
   82b6a:	4905      	ldr	r1, [pc, #20]	; (82b80 <_malloc_trim_r+0x98>)
   82b6c:	6824      	ldr	r4, [r4, #0]
   82b6e:	f043 0301 	orr.w	r3, r3, #1
   82b72:	1b00      	subs	r0, r0, r4
   82b74:	6053      	str	r3, [r2, #4]
   82b76:	6008      	str	r0, [r1, #0]
   82b78:	e7d5      	b.n	82b26 <_malloc_trim_r+0x3e>
   82b7a:	bf00      	nop
   82b7c:	20070564 	.word	0x20070564
   82b80:	2007c354 	.word	0x2007c354
   82b84:	2007096c 	.word	0x2007096c

00082b88 <_free_r>:
   82b88:	2900      	cmp	r1, #0
   82b8a:	d044      	beq.n	82c16 <_free_r+0x8e>
   82b8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   82b90:	460d      	mov	r5, r1
   82b92:	4680      	mov	r8, r0
   82b94:	f000 fbe6 	bl	83364 <__malloc_lock>
   82b98:	f855 7c04 	ldr.w	r7, [r5, #-4]
   82b9c:	4969      	ldr	r1, [pc, #420]	; (82d44 <_free_r+0x1bc>)
   82b9e:	f1a5 0408 	sub.w	r4, r5, #8
   82ba2:	f027 0301 	bic.w	r3, r7, #1
   82ba6:	18e2      	adds	r2, r4, r3
   82ba8:	688e      	ldr	r6, [r1, #8]
   82baa:	6850      	ldr	r0, [r2, #4]
   82bac:	42b2      	cmp	r2, r6
   82bae:	f020 0003 	bic.w	r0, r0, #3
   82bb2:	d05e      	beq.n	82c72 <_free_r+0xea>
   82bb4:	07fe      	lsls	r6, r7, #31
   82bb6:	6050      	str	r0, [r2, #4]
   82bb8:	d40b      	bmi.n	82bd2 <_free_r+0x4a>
   82bba:	f855 7c08 	ldr.w	r7, [r5, #-8]
   82bbe:	f101 0e08 	add.w	lr, r1, #8
   82bc2:	1be4      	subs	r4, r4, r7
   82bc4:	68a5      	ldr	r5, [r4, #8]
   82bc6:	443b      	add	r3, r7
   82bc8:	4575      	cmp	r5, lr
   82bca:	d06d      	beq.n	82ca8 <_free_r+0x120>
   82bcc:	68e7      	ldr	r7, [r4, #12]
   82bce:	60ef      	str	r7, [r5, #12]
   82bd0:	60bd      	str	r5, [r7, #8]
   82bd2:	1815      	adds	r5, r2, r0
   82bd4:	686d      	ldr	r5, [r5, #4]
   82bd6:	07ed      	lsls	r5, r5, #31
   82bd8:	d53e      	bpl.n	82c58 <_free_r+0xd0>
   82bda:	f043 0201 	orr.w	r2, r3, #1
   82bde:	6062      	str	r2, [r4, #4]
   82be0:	50e3      	str	r3, [r4, r3]
   82be2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   82be6:	d217      	bcs.n	82c18 <_free_r+0x90>
   82be8:	2201      	movs	r2, #1
   82bea:	08db      	lsrs	r3, r3, #3
   82bec:	1098      	asrs	r0, r3, #2
   82bee:	684d      	ldr	r5, [r1, #4]
   82bf0:	4413      	add	r3, r2
   82bf2:	f851 7033 	ldr.w	r7, [r1, r3, lsl #3]
   82bf6:	4082      	lsls	r2, r0
   82bf8:	eb01 00c3 	add.w	r0, r1, r3, lsl #3
   82bfc:	432a      	orrs	r2, r5
   82bfe:	3808      	subs	r0, #8
   82c00:	60e0      	str	r0, [r4, #12]
   82c02:	60a7      	str	r7, [r4, #8]
   82c04:	604a      	str	r2, [r1, #4]
   82c06:	f841 4033 	str.w	r4, [r1, r3, lsl #3]
   82c0a:	60fc      	str	r4, [r7, #12]
   82c0c:	4640      	mov	r0, r8
   82c0e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   82c12:	f000 bbad 	b.w	83370 <__malloc_unlock>
   82c16:	4770      	bx	lr
   82c18:	0a5a      	lsrs	r2, r3, #9
   82c1a:	2a04      	cmp	r2, #4
   82c1c:	d852      	bhi.n	82cc4 <_free_r+0x13c>
   82c1e:	099a      	lsrs	r2, r3, #6
   82c20:	f102 0739 	add.w	r7, r2, #57	; 0x39
   82c24:	00ff      	lsls	r7, r7, #3
   82c26:	f102 0538 	add.w	r5, r2, #56	; 0x38
   82c2a:	19c8      	adds	r0, r1, r7
   82c2c:	59ca      	ldr	r2, [r1, r7]
   82c2e:	3808      	subs	r0, #8
   82c30:	4290      	cmp	r0, r2
   82c32:	d04f      	beq.n	82cd4 <_free_r+0x14c>
   82c34:	6851      	ldr	r1, [r2, #4]
   82c36:	f021 0103 	bic.w	r1, r1, #3
   82c3a:	428b      	cmp	r3, r1
   82c3c:	d232      	bcs.n	82ca4 <_free_r+0x11c>
   82c3e:	6892      	ldr	r2, [r2, #8]
   82c40:	4290      	cmp	r0, r2
   82c42:	d1f7      	bne.n	82c34 <_free_r+0xac>
   82c44:	68c3      	ldr	r3, [r0, #12]
   82c46:	60a0      	str	r0, [r4, #8]
   82c48:	60e3      	str	r3, [r4, #12]
   82c4a:	609c      	str	r4, [r3, #8]
   82c4c:	60c4      	str	r4, [r0, #12]
   82c4e:	4640      	mov	r0, r8
   82c50:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   82c54:	f000 bb8c 	b.w	83370 <__malloc_unlock>
   82c58:	6895      	ldr	r5, [r2, #8]
   82c5a:	4f3b      	ldr	r7, [pc, #236]	; (82d48 <_free_r+0x1c0>)
   82c5c:	4403      	add	r3, r0
   82c5e:	42bd      	cmp	r5, r7
   82c60:	d040      	beq.n	82ce4 <_free_r+0x15c>
   82c62:	68d0      	ldr	r0, [r2, #12]
   82c64:	f043 0201 	orr.w	r2, r3, #1
   82c68:	60e8      	str	r0, [r5, #12]
   82c6a:	6085      	str	r5, [r0, #8]
   82c6c:	6062      	str	r2, [r4, #4]
   82c6e:	50e3      	str	r3, [r4, r3]
   82c70:	e7b7      	b.n	82be2 <_free_r+0x5a>
   82c72:	07ff      	lsls	r7, r7, #31
   82c74:	4403      	add	r3, r0
   82c76:	d407      	bmi.n	82c88 <_free_r+0x100>
   82c78:	f855 5c08 	ldr.w	r5, [r5, #-8]
   82c7c:	1b64      	subs	r4, r4, r5
   82c7e:	68e2      	ldr	r2, [r4, #12]
   82c80:	68a0      	ldr	r0, [r4, #8]
   82c82:	442b      	add	r3, r5
   82c84:	60c2      	str	r2, [r0, #12]
   82c86:	6090      	str	r0, [r2, #8]
   82c88:	4a30      	ldr	r2, [pc, #192]	; (82d4c <_free_r+0x1c4>)
   82c8a:	f043 0001 	orr.w	r0, r3, #1
   82c8e:	6812      	ldr	r2, [r2, #0]
   82c90:	6060      	str	r0, [r4, #4]
   82c92:	4293      	cmp	r3, r2
   82c94:	608c      	str	r4, [r1, #8]
   82c96:	d3b9      	bcc.n	82c0c <_free_r+0x84>
   82c98:	4b2d      	ldr	r3, [pc, #180]	; (82d50 <_free_r+0x1c8>)
   82c9a:	4640      	mov	r0, r8
   82c9c:	6819      	ldr	r1, [r3, #0]
   82c9e:	f7ff ff23 	bl	82ae8 <_malloc_trim_r>
   82ca2:	e7b3      	b.n	82c0c <_free_r+0x84>
   82ca4:	4610      	mov	r0, r2
   82ca6:	e7cd      	b.n	82c44 <_free_r+0xbc>
   82ca8:	1811      	adds	r1, r2, r0
   82caa:	6849      	ldr	r1, [r1, #4]
   82cac:	07c9      	lsls	r1, r1, #31
   82cae:	d444      	bmi.n	82d3a <_free_r+0x1b2>
   82cb0:	6891      	ldr	r1, [r2, #8]
   82cb2:	4403      	add	r3, r0
   82cb4:	68d2      	ldr	r2, [r2, #12]
   82cb6:	f043 0001 	orr.w	r0, r3, #1
   82cba:	60ca      	str	r2, [r1, #12]
   82cbc:	6091      	str	r1, [r2, #8]
   82cbe:	6060      	str	r0, [r4, #4]
   82cc0:	50e3      	str	r3, [r4, r3]
   82cc2:	e7a3      	b.n	82c0c <_free_r+0x84>
   82cc4:	2a14      	cmp	r2, #20
   82cc6:	d816      	bhi.n	82cf6 <_free_r+0x16e>
   82cc8:	f102 075c 	add.w	r7, r2, #92	; 0x5c
   82ccc:	00ff      	lsls	r7, r7, #3
   82cce:	f102 055b 	add.w	r5, r2, #91	; 0x5b
   82cd2:	e7aa      	b.n	82c2a <_free_r+0xa2>
   82cd4:	2301      	movs	r3, #1
   82cd6:	10aa      	asrs	r2, r5, #2
   82cd8:	684d      	ldr	r5, [r1, #4]
   82cda:	4093      	lsls	r3, r2
   82cdc:	432b      	orrs	r3, r5
   82cde:	604b      	str	r3, [r1, #4]
   82ce0:	4603      	mov	r3, r0
   82ce2:	e7b0      	b.n	82c46 <_free_r+0xbe>
   82ce4:	f043 0201 	orr.w	r2, r3, #1
   82ce8:	614c      	str	r4, [r1, #20]
   82cea:	610c      	str	r4, [r1, #16]
   82cec:	60e5      	str	r5, [r4, #12]
   82cee:	60a5      	str	r5, [r4, #8]
   82cf0:	6062      	str	r2, [r4, #4]
   82cf2:	50e3      	str	r3, [r4, r3]
   82cf4:	e78a      	b.n	82c0c <_free_r+0x84>
   82cf6:	2a54      	cmp	r2, #84	; 0x54
   82cf8:	d806      	bhi.n	82d08 <_free_r+0x180>
   82cfa:	0b1a      	lsrs	r2, r3, #12
   82cfc:	f102 076f 	add.w	r7, r2, #111	; 0x6f
   82d00:	00ff      	lsls	r7, r7, #3
   82d02:	f102 056e 	add.w	r5, r2, #110	; 0x6e
   82d06:	e790      	b.n	82c2a <_free_r+0xa2>
   82d08:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
   82d0c:	d806      	bhi.n	82d1c <_free_r+0x194>
   82d0e:	0bda      	lsrs	r2, r3, #15
   82d10:	f102 0778 	add.w	r7, r2, #120	; 0x78
   82d14:	00ff      	lsls	r7, r7, #3
   82d16:	f102 0577 	add.w	r5, r2, #119	; 0x77
   82d1a:	e786      	b.n	82c2a <_free_r+0xa2>
   82d1c:	f240 5054 	movw	r0, #1364	; 0x554
   82d20:	4282      	cmp	r2, r0
   82d22:	d806      	bhi.n	82d32 <_free_r+0x1aa>
   82d24:	0c9a      	lsrs	r2, r3, #18
   82d26:	f102 077d 	add.w	r7, r2, #125	; 0x7d
   82d2a:	00ff      	lsls	r7, r7, #3
   82d2c:	f102 057c 	add.w	r5, r2, #124	; 0x7c
   82d30:	e77b      	b.n	82c2a <_free_r+0xa2>
   82d32:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
   82d36:	257e      	movs	r5, #126	; 0x7e
   82d38:	e777      	b.n	82c2a <_free_r+0xa2>
   82d3a:	f043 0101 	orr.w	r1, r3, #1
   82d3e:	6061      	str	r1, [r4, #4]
   82d40:	6013      	str	r3, [r2, #0]
   82d42:	e763      	b.n	82c0c <_free_r+0x84>
   82d44:	20070564 	.word	0x20070564
   82d48:	2007056c 	.word	0x2007056c
   82d4c:	20070970 	.word	0x20070970
   82d50:	2007c384 	.word	0x2007c384

00082d54 <_fwalk_reent>:
   82d54:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   82d58:	f510 7638 	adds.w	r6, r0, #736	; 0x2e0
   82d5c:	d01e      	beq.n	82d9c <_fwalk_reent+0x48>
   82d5e:	4688      	mov	r8, r1
   82d60:	4607      	mov	r7, r0
   82d62:	f04f 0900 	mov.w	r9, #0
   82d66:	6875      	ldr	r5, [r6, #4]
   82d68:	68b4      	ldr	r4, [r6, #8]
   82d6a:	3d01      	subs	r5, #1
   82d6c:	d410      	bmi.n	82d90 <_fwalk_reent+0x3c>
   82d6e:	89a3      	ldrh	r3, [r4, #12]
   82d70:	3d01      	subs	r5, #1
   82d72:	2b01      	cmp	r3, #1
   82d74:	d908      	bls.n	82d88 <_fwalk_reent+0x34>
   82d76:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
   82d7a:	3301      	adds	r3, #1
   82d7c:	d004      	beq.n	82d88 <_fwalk_reent+0x34>
   82d7e:	4621      	mov	r1, r4
   82d80:	4638      	mov	r0, r7
   82d82:	47c0      	blx	r8
   82d84:	ea49 0900 	orr.w	r9, r9, r0
   82d88:	1c6b      	adds	r3, r5, #1
   82d8a:	f104 0468 	add.w	r4, r4, #104	; 0x68
   82d8e:	d1ee      	bne.n	82d6e <_fwalk_reent+0x1a>
   82d90:	6836      	ldr	r6, [r6, #0]
   82d92:	2e00      	cmp	r6, #0
   82d94:	d1e7      	bne.n	82d66 <_fwalk_reent+0x12>
   82d96:	4648      	mov	r0, r9
   82d98:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   82d9c:	46b1      	mov	r9, r6
   82d9e:	4648      	mov	r0, r9
   82da0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

00082da4 <__retarget_lock_init_recursive>:
   82da4:	4770      	bx	lr
   82da6:	bf00      	nop

00082da8 <__retarget_lock_close_recursive>:
   82da8:	4770      	bx	lr
   82daa:	bf00      	nop

00082dac <__retarget_lock_acquire_recursive>:
   82dac:	4770      	bx	lr
   82dae:	bf00      	nop

00082db0 <__retarget_lock_release_recursive>:
   82db0:	4770      	bx	lr
   82db2:	bf00      	nop

00082db4 <__swhatbuf_r>:
   82db4:	b570      	push	{r4, r5, r6, lr}
   82db6:	460c      	mov	r4, r1
   82db8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   82dbc:	b090      	sub	sp, #64	; 0x40
   82dbe:	2900      	cmp	r1, #0
   82dc0:	4615      	mov	r5, r2
   82dc2:	461e      	mov	r6, r3
   82dc4:	db14      	blt.n	82df0 <__swhatbuf_r+0x3c>
   82dc6:	aa01      	add	r2, sp, #4
   82dc8:	f000 fc1a 	bl	83600 <_fstat_r>
   82dcc:	2800      	cmp	r0, #0
   82dce:	db0f      	blt.n	82df0 <__swhatbuf_r+0x3c>
   82dd0:	9a02      	ldr	r2, [sp, #8]
   82dd2:	f44f 6380 	mov.w	r3, #1024	; 0x400
   82dd6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
   82dda:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
   82dde:	fab2 f282 	clz	r2, r2
   82de2:	f44f 6000 	mov.w	r0, #2048	; 0x800
   82de6:	0952      	lsrs	r2, r2, #5
   82de8:	6032      	str	r2, [r6, #0]
   82dea:	602b      	str	r3, [r5, #0]
   82dec:	b010      	add	sp, #64	; 0x40
   82dee:	bd70      	pop	{r4, r5, r6, pc}
   82df0:	2300      	movs	r3, #0
   82df2:	89a2      	ldrh	r2, [r4, #12]
   82df4:	6033      	str	r3, [r6, #0]
   82df6:	f012 0080 	ands.w	r0, r2, #128	; 0x80
   82dfa:	d004      	beq.n	82e06 <__swhatbuf_r+0x52>
   82dfc:	2240      	movs	r2, #64	; 0x40
   82dfe:	4618      	mov	r0, r3
   82e00:	602a      	str	r2, [r5, #0]
   82e02:	b010      	add	sp, #64	; 0x40
   82e04:	bd70      	pop	{r4, r5, r6, pc}
   82e06:	f44f 6380 	mov.w	r3, #1024	; 0x400
   82e0a:	602b      	str	r3, [r5, #0]
   82e0c:	b010      	add	sp, #64	; 0x40
   82e0e:	bd70      	pop	{r4, r5, r6, pc}

00082e10 <malloc>:
   82e10:	4b02      	ldr	r3, [pc, #8]	; (82e1c <malloc+0xc>)
   82e12:	4601      	mov	r1, r0
   82e14:	6818      	ldr	r0, [r3, #0]
   82e16:	f000 b803 	b.w	82e20 <_malloc_r>
   82e1a:	bf00      	nop
   82e1c:	20070134 	.word	0x20070134

00082e20 <_malloc_r>:
   82e20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   82e24:	f101 060b 	add.w	r6, r1, #11
   82e28:	2e16      	cmp	r6, #22
   82e2a:	b083      	sub	sp, #12
   82e2c:	4605      	mov	r5, r0
   82e2e:	f240 809e 	bls.w	82f6e <_malloc_r+0x14e>
   82e32:	f036 0607 	bics.w	r6, r6, #7
   82e36:	f100 80bd 	bmi.w	82fb4 <_malloc_r+0x194>
   82e3a:	42b1      	cmp	r1, r6
   82e3c:	f200 80ba 	bhi.w	82fb4 <_malloc_r+0x194>
   82e40:	f000 fa90 	bl	83364 <__malloc_lock>
   82e44:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
   82e48:	f0c0 8285 	bcc.w	83356 <_malloc_r+0x536>
   82e4c:	0a73      	lsrs	r3, r6, #9
   82e4e:	f000 80b8 	beq.w	82fc2 <_malloc_r+0x1a2>
   82e52:	2b04      	cmp	r3, #4
   82e54:	f200 816c 	bhi.w	83130 <_malloc_r+0x310>
   82e58:	09b3      	lsrs	r3, r6, #6
   82e5a:	f103 0039 	add.w	r0, r3, #57	; 0x39
   82e5e:	f103 0e38 	add.w	lr, r3, #56	; 0x38
   82e62:	00c1      	lsls	r1, r0, #3
   82e64:	4fb8      	ldr	r7, [pc, #736]	; (83148 <_malloc_r+0x328>)
   82e66:	4439      	add	r1, r7
   82e68:	684c      	ldr	r4, [r1, #4]
   82e6a:	3908      	subs	r1, #8
   82e6c:	42a1      	cmp	r1, r4
   82e6e:	d106      	bne.n	82e7e <_malloc_r+0x5e>
   82e70:	e00c      	b.n	82e8c <_malloc_r+0x6c>
   82e72:	2a00      	cmp	r2, #0
   82e74:	f280 80ab 	bge.w	82fce <_malloc_r+0x1ae>
   82e78:	68e4      	ldr	r4, [r4, #12]
   82e7a:	42a1      	cmp	r1, r4
   82e7c:	d006      	beq.n	82e8c <_malloc_r+0x6c>
   82e7e:	6863      	ldr	r3, [r4, #4]
   82e80:	f023 0303 	bic.w	r3, r3, #3
   82e84:	1b9a      	subs	r2, r3, r6
   82e86:	2a0f      	cmp	r2, #15
   82e88:	ddf3      	ble.n	82e72 <_malloc_r+0x52>
   82e8a:	4670      	mov	r0, lr
   82e8c:	693c      	ldr	r4, [r7, #16]
   82e8e:	f8df e2cc 	ldr.w	lr, [pc, #716]	; 8315c <_malloc_r+0x33c>
   82e92:	4574      	cmp	r4, lr
   82e94:	f000 819e 	beq.w	831d4 <_malloc_r+0x3b4>
   82e98:	6863      	ldr	r3, [r4, #4]
   82e9a:	f023 0303 	bic.w	r3, r3, #3
   82e9e:	1b9a      	subs	r2, r3, r6
   82ea0:	2a0f      	cmp	r2, #15
   82ea2:	f300 8183 	bgt.w	831ac <_malloc_r+0x38c>
   82ea6:	2a00      	cmp	r2, #0
   82ea8:	f8c7 e014 	str.w	lr, [r7, #20]
   82eac:	f8c7 e010 	str.w	lr, [r7, #16]
   82eb0:	f280 8091 	bge.w	82fd6 <_malloc_r+0x1b6>
   82eb4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   82eb8:	f080 8154 	bcs.w	83164 <_malloc_r+0x344>
   82ebc:	2201      	movs	r2, #1
   82ebe:	08db      	lsrs	r3, r3, #3
   82ec0:	6879      	ldr	r1, [r7, #4]
   82ec2:	ea4f 0ca3 	mov.w	ip, r3, asr #2
   82ec6:	4413      	add	r3, r2
   82ec8:	f857 8033 	ldr.w	r8, [r7, r3, lsl #3]
   82ecc:	fa02 f20c 	lsl.w	r2, r2, ip
   82ed0:	eb07 0cc3 	add.w	ip, r7, r3, lsl #3
   82ed4:	430a      	orrs	r2, r1
   82ed6:	f1ac 0108 	sub.w	r1, ip, #8
   82eda:	60e1      	str	r1, [r4, #12]
   82edc:	f8c4 8008 	str.w	r8, [r4, #8]
   82ee0:	607a      	str	r2, [r7, #4]
   82ee2:	f847 4033 	str.w	r4, [r7, r3, lsl #3]
   82ee6:	f8c8 400c 	str.w	r4, [r8, #12]
   82eea:	2401      	movs	r4, #1
   82eec:	1083      	asrs	r3, r0, #2
   82eee:	409c      	lsls	r4, r3
   82ef0:	4294      	cmp	r4, r2
   82ef2:	d87d      	bhi.n	82ff0 <_malloc_r+0x1d0>
   82ef4:	4214      	tst	r4, r2
   82ef6:	d106      	bne.n	82f06 <_malloc_r+0xe6>
   82ef8:	f020 0003 	bic.w	r0, r0, #3
   82efc:	0064      	lsls	r4, r4, #1
   82efe:	4214      	tst	r4, r2
   82f00:	f100 0004 	add.w	r0, r0, #4
   82f04:	d0fa      	beq.n	82efc <_malloc_r+0xdc>
   82f06:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
   82f0a:	46cc      	mov	ip, r9
   82f0c:	4680      	mov	r8, r0
   82f0e:	f8dc 300c 	ldr.w	r3, [ip, #12]
   82f12:	459c      	cmp	ip, r3
   82f14:	d107      	bne.n	82f26 <_malloc_r+0x106>
   82f16:	e15f      	b.n	831d8 <_malloc_r+0x3b8>
   82f18:	2a00      	cmp	r2, #0
   82f1a:	f280 816d 	bge.w	831f8 <_malloc_r+0x3d8>
   82f1e:	68db      	ldr	r3, [r3, #12]
   82f20:	459c      	cmp	ip, r3
   82f22:	f000 8159 	beq.w	831d8 <_malloc_r+0x3b8>
   82f26:	6859      	ldr	r1, [r3, #4]
   82f28:	f021 0103 	bic.w	r1, r1, #3
   82f2c:	1b8a      	subs	r2, r1, r6
   82f2e:	2a0f      	cmp	r2, #15
   82f30:	ddf2      	ble.n	82f18 <_malloc_r+0xf8>
   82f32:	68dc      	ldr	r4, [r3, #12]
   82f34:	f8d3 c008 	ldr.w	ip, [r3, #8]
   82f38:	f046 0801 	orr.w	r8, r6, #1
   82f3c:	4628      	mov	r0, r5
   82f3e:	441e      	add	r6, r3
   82f40:	f042 0501 	orr.w	r5, r2, #1
   82f44:	f8c3 8004 	str.w	r8, [r3, #4]
   82f48:	f8cc 400c 	str.w	r4, [ip, #12]
   82f4c:	f8c4 c008 	str.w	ip, [r4, #8]
   82f50:	617e      	str	r6, [r7, #20]
   82f52:	613e      	str	r6, [r7, #16]
   82f54:	f8c6 e00c 	str.w	lr, [r6, #12]
   82f58:	f8c6 e008 	str.w	lr, [r6, #8]
   82f5c:	6075      	str	r5, [r6, #4]
   82f5e:	505a      	str	r2, [r3, r1]
   82f60:	9300      	str	r3, [sp, #0]
   82f62:	f000 fa05 	bl	83370 <__malloc_unlock>
   82f66:	9b00      	ldr	r3, [sp, #0]
   82f68:	f103 0408 	add.w	r4, r3, #8
   82f6c:	e01e      	b.n	82fac <_malloc_r+0x18c>
   82f6e:	2910      	cmp	r1, #16
   82f70:	d820      	bhi.n	82fb4 <_malloc_r+0x194>
   82f72:	f000 f9f7 	bl	83364 <__malloc_lock>
   82f76:	2610      	movs	r6, #16
   82f78:	2318      	movs	r3, #24
   82f7a:	2002      	movs	r0, #2
   82f7c:	4f72      	ldr	r7, [pc, #456]	; (83148 <_malloc_r+0x328>)
   82f7e:	443b      	add	r3, r7
   82f80:	685c      	ldr	r4, [r3, #4]
   82f82:	f1a3 0208 	sub.w	r2, r3, #8
   82f86:	4294      	cmp	r4, r2
   82f88:	f000 812f 	beq.w	831ea <_malloc_r+0x3ca>
   82f8c:	6863      	ldr	r3, [r4, #4]
   82f8e:	68e1      	ldr	r1, [r4, #12]
   82f90:	f023 0303 	bic.w	r3, r3, #3
   82f94:	4423      	add	r3, r4
   82f96:	685a      	ldr	r2, [r3, #4]
   82f98:	68a6      	ldr	r6, [r4, #8]
   82f9a:	f042 0201 	orr.w	r2, r2, #1
   82f9e:	60f1      	str	r1, [r6, #12]
   82fa0:	4628      	mov	r0, r5
   82fa2:	608e      	str	r6, [r1, #8]
   82fa4:	605a      	str	r2, [r3, #4]
   82fa6:	f000 f9e3 	bl	83370 <__malloc_unlock>
   82faa:	3408      	adds	r4, #8
   82fac:	4620      	mov	r0, r4
   82fae:	b003      	add	sp, #12
   82fb0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82fb4:	2400      	movs	r4, #0
   82fb6:	230c      	movs	r3, #12
   82fb8:	4620      	mov	r0, r4
   82fba:	602b      	str	r3, [r5, #0]
   82fbc:	b003      	add	sp, #12
   82fbe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82fc2:	2040      	movs	r0, #64	; 0x40
   82fc4:	f44f 7100 	mov.w	r1, #512	; 0x200
   82fc8:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
   82fcc:	e74a      	b.n	82e64 <_malloc_r+0x44>
   82fce:	4423      	add	r3, r4
   82fd0:	685a      	ldr	r2, [r3, #4]
   82fd2:	68e1      	ldr	r1, [r4, #12]
   82fd4:	e7e0      	b.n	82f98 <_malloc_r+0x178>
   82fd6:	4423      	add	r3, r4
   82fd8:	685a      	ldr	r2, [r3, #4]
   82fda:	4628      	mov	r0, r5
   82fdc:	f042 0201 	orr.w	r2, r2, #1
   82fe0:	605a      	str	r2, [r3, #4]
   82fe2:	3408      	adds	r4, #8
   82fe4:	f000 f9c4 	bl	83370 <__malloc_unlock>
   82fe8:	4620      	mov	r0, r4
   82fea:	b003      	add	sp, #12
   82fec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82ff0:	68bc      	ldr	r4, [r7, #8]
   82ff2:	6863      	ldr	r3, [r4, #4]
   82ff4:	f023 0803 	bic.w	r8, r3, #3
   82ff8:	45b0      	cmp	r8, r6
   82ffa:	d304      	bcc.n	83006 <_malloc_r+0x1e6>
   82ffc:	eba8 0306 	sub.w	r3, r8, r6
   83000:	2b0f      	cmp	r3, #15
   83002:	f300 8085 	bgt.w	83110 <_malloc_r+0x2f0>
   83006:	f8df 9158 	ldr.w	r9, [pc, #344]	; 83160 <_malloc_r+0x340>
   8300a:	4b50      	ldr	r3, [pc, #320]	; (8314c <_malloc_r+0x32c>)
   8300c:	f8d9 2000 	ldr.w	r2, [r9]
   83010:	681b      	ldr	r3, [r3, #0]
   83012:	3201      	adds	r2, #1
   83014:	4433      	add	r3, r6
   83016:	eb04 0a08 	add.w	sl, r4, r8
   8301a:	f000 8154 	beq.w	832c6 <_malloc_r+0x4a6>
   8301e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
   83022:	330f      	adds	r3, #15
   83024:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
   83028:	f02b 0b0f 	bic.w	fp, fp, #15
   8302c:	4659      	mov	r1, fp
   8302e:	4628      	mov	r0, r5
   83030:	f000 f9a4 	bl	8337c <_sbrk_r>
   83034:	1c41      	adds	r1, r0, #1
   83036:	4602      	mov	r2, r0
   83038:	f000 80fb 	beq.w	83232 <_malloc_r+0x412>
   8303c:	4582      	cmp	sl, r0
   8303e:	f200 80f6 	bhi.w	8322e <_malloc_r+0x40e>
   83042:	4b43      	ldr	r3, [pc, #268]	; (83150 <_malloc_r+0x330>)
   83044:	6819      	ldr	r1, [r3, #0]
   83046:	4459      	add	r1, fp
   83048:	6019      	str	r1, [r3, #0]
   8304a:	f000 814c 	beq.w	832e6 <_malloc_r+0x4c6>
   8304e:	f8d9 0000 	ldr.w	r0, [r9]
   83052:	3001      	adds	r0, #1
   83054:	bf1b      	ittet	ne
   83056:	eba2 0a0a 	subne.w	sl, r2, sl
   8305a:	4451      	addne	r1, sl
   8305c:	f8c9 2000 	streq.w	r2, [r9]
   83060:	6019      	strne	r1, [r3, #0]
   83062:	f012 0107 	ands.w	r1, r2, #7
   83066:	f000 8114 	beq.w	83292 <_malloc_r+0x472>
   8306a:	f1c1 0008 	rsb	r0, r1, #8
   8306e:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
   83072:	4402      	add	r2, r0
   83074:	3108      	adds	r1, #8
   83076:	eb02 090b 	add.w	r9, r2, fp
   8307a:	f3c9 090b 	ubfx	r9, r9, #0, #12
   8307e:	eba1 0909 	sub.w	r9, r1, r9
   83082:	4649      	mov	r1, r9
   83084:	4628      	mov	r0, r5
   83086:	9301      	str	r3, [sp, #4]
   83088:	9200      	str	r2, [sp, #0]
   8308a:	f000 f977 	bl	8337c <_sbrk_r>
   8308e:	1c43      	adds	r3, r0, #1
   83090:	e89d 000c 	ldmia.w	sp, {r2, r3}
   83094:	f000 8142 	beq.w	8331c <_malloc_r+0x4fc>
   83098:	1a80      	subs	r0, r0, r2
   8309a:	4448      	add	r0, r9
   8309c:	f040 0001 	orr.w	r0, r0, #1
   830a0:	6819      	ldr	r1, [r3, #0]
   830a2:	42bc      	cmp	r4, r7
   830a4:	4449      	add	r1, r9
   830a6:	60ba      	str	r2, [r7, #8]
   830a8:	6019      	str	r1, [r3, #0]
   830aa:	6050      	str	r0, [r2, #4]
   830ac:	d017      	beq.n	830de <_malloc_r+0x2be>
   830ae:	f1b8 0f0f 	cmp.w	r8, #15
   830b2:	f240 80fa 	bls.w	832aa <_malloc_r+0x48a>
   830b6:	f04f 0c05 	mov.w	ip, #5
   830ba:	6862      	ldr	r2, [r4, #4]
   830bc:	f1a8 000c 	sub.w	r0, r8, #12
   830c0:	f020 0007 	bic.w	r0, r0, #7
   830c4:	f002 0201 	and.w	r2, r2, #1
   830c8:	eb04 0e00 	add.w	lr, r4, r0
   830cc:	4302      	orrs	r2, r0
   830ce:	280f      	cmp	r0, #15
   830d0:	6062      	str	r2, [r4, #4]
   830d2:	f8ce c004 	str.w	ip, [lr, #4]
   830d6:	f8ce c008 	str.w	ip, [lr, #8]
   830da:	f200 8116 	bhi.w	8330a <_malloc_r+0x4ea>
   830de:	4b1d      	ldr	r3, [pc, #116]	; (83154 <_malloc_r+0x334>)
   830e0:	68bc      	ldr	r4, [r7, #8]
   830e2:	681a      	ldr	r2, [r3, #0]
   830e4:	4291      	cmp	r1, r2
   830e6:	bf88      	it	hi
   830e8:	6019      	strhi	r1, [r3, #0]
   830ea:	4b1b      	ldr	r3, [pc, #108]	; (83158 <_malloc_r+0x338>)
   830ec:	681a      	ldr	r2, [r3, #0]
   830ee:	4291      	cmp	r1, r2
   830f0:	6862      	ldr	r2, [r4, #4]
   830f2:	bf88      	it	hi
   830f4:	6019      	strhi	r1, [r3, #0]
   830f6:	f022 0203 	bic.w	r2, r2, #3
   830fa:	4296      	cmp	r6, r2
   830fc:	eba2 0306 	sub.w	r3, r2, r6
   83100:	d801      	bhi.n	83106 <_malloc_r+0x2e6>
   83102:	2b0f      	cmp	r3, #15
   83104:	dc04      	bgt.n	83110 <_malloc_r+0x2f0>
   83106:	4628      	mov	r0, r5
   83108:	f000 f932 	bl	83370 <__malloc_unlock>
   8310c:	2400      	movs	r4, #0
   8310e:	e74d      	b.n	82fac <_malloc_r+0x18c>
   83110:	f046 0201 	orr.w	r2, r6, #1
   83114:	f043 0301 	orr.w	r3, r3, #1
   83118:	4426      	add	r6, r4
   8311a:	6062      	str	r2, [r4, #4]
   8311c:	4628      	mov	r0, r5
   8311e:	60be      	str	r6, [r7, #8]
   83120:	3408      	adds	r4, #8
   83122:	6073      	str	r3, [r6, #4]
   83124:	f000 f924 	bl	83370 <__malloc_unlock>
   83128:	4620      	mov	r0, r4
   8312a:	b003      	add	sp, #12
   8312c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83130:	2b14      	cmp	r3, #20
   83132:	d970      	bls.n	83216 <_malloc_r+0x3f6>
   83134:	2b54      	cmp	r3, #84	; 0x54
   83136:	f200 80a2 	bhi.w	8327e <_malloc_r+0x45e>
   8313a:	0b33      	lsrs	r3, r6, #12
   8313c:	f103 006f 	add.w	r0, r3, #111	; 0x6f
   83140:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
   83144:	00c1      	lsls	r1, r0, #3
   83146:	e68d      	b.n	82e64 <_malloc_r+0x44>
   83148:	20070564 	.word	0x20070564
   8314c:	2007c384 	.word	0x2007c384
   83150:	2007c354 	.word	0x2007c354
   83154:	2007c37c 	.word	0x2007c37c
   83158:	2007c380 	.word	0x2007c380
   8315c:	2007056c 	.word	0x2007056c
   83160:	2007096c 	.word	0x2007096c
   83164:	0a5a      	lsrs	r2, r3, #9
   83166:	2a04      	cmp	r2, #4
   83168:	d95b      	bls.n	83222 <_malloc_r+0x402>
   8316a:	2a14      	cmp	r2, #20
   8316c:	f200 80ae 	bhi.w	832cc <_malloc_r+0x4ac>
   83170:	f102 015c 	add.w	r1, r2, #92	; 0x5c
   83174:	00c9      	lsls	r1, r1, #3
   83176:	325b      	adds	r2, #91	; 0x5b
   83178:	eb07 0c01 	add.w	ip, r7, r1
   8317c:	5879      	ldr	r1, [r7, r1]
   8317e:	f1ac 0c08 	sub.w	ip, ip, #8
   83182:	458c      	cmp	ip, r1
   83184:	f000 8088 	beq.w	83298 <_malloc_r+0x478>
   83188:	684a      	ldr	r2, [r1, #4]
   8318a:	f022 0203 	bic.w	r2, r2, #3
   8318e:	4293      	cmp	r3, r2
   83190:	d273      	bcs.n	8327a <_malloc_r+0x45a>
   83192:	6889      	ldr	r1, [r1, #8]
   83194:	458c      	cmp	ip, r1
   83196:	d1f7      	bne.n	83188 <_malloc_r+0x368>
   83198:	f8dc 300c 	ldr.w	r3, [ip, #12]
   8319c:	687a      	ldr	r2, [r7, #4]
   8319e:	60e3      	str	r3, [r4, #12]
   831a0:	f8c4 c008 	str.w	ip, [r4, #8]
   831a4:	609c      	str	r4, [r3, #8]
   831a6:	f8cc 400c 	str.w	r4, [ip, #12]
   831aa:	e69e      	b.n	82eea <_malloc_r+0xca>
   831ac:	f046 0c01 	orr.w	ip, r6, #1
   831b0:	f042 0101 	orr.w	r1, r2, #1
   831b4:	4426      	add	r6, r4
   831b6:	f8c4 c004 	str.w	ip, [r4, #4]
   831ba:	4628      	mov	r0, r5
   831bc:	617e      	str	r6, [r7, #20]
   831be:	613e      	str	r6, [r7, #16]
   831c0:	f8c6 e00c 	str.w	lr, [r6, #12]
   831c4:	f8c6 e008 	str.w	lr, [r6, #8]
   831c8:	6071      	str	r1, [r6, #4]
   831ca:	50e2      	str	r2, [r4, r3]
   831cc:	f000 f8d0 	bl	83370 <__malloc_unlock>
   831d0:	3408      	adds	r4, #8
   831d2:	e6eb      	b.n	82fac <_malloc_r+0x18c>
   831d4:	687a      	ldr	r2, [r7, #4]
   831d6:	e688      	b.n	82eea <_malloc_r+0xca>
   831d8:	f108 0801 	add.w	r8, r8, #1
   831dc:	f018 0f03 	tst.w	r8, #3
   831e0:	f10c 0c08 	add.w	ip, ip, #8
   831e4:	f47f ae93 	bne.w	82f0e <_malloc_r+0xee>
   831e8:	e02d      	b.n	83246 <_malloc_r+0x426>
   831ea:	68dc      	ldr	r4, [r3, #12]
   831ec:	42a3      	cmp	r3, r4
   831ee:	bf08      	it	eq
   831f0:	3002      	addeq	r0, #2
   831f2:	f43f ae4b 	beq.w	82e8c <_malloc_r+0x6c>
   831f6:	e6c9      	b.n	82f8c <_malloc_r+0x16c>
   831f8:	461c      	mov	r4, r3
   831fa:	4419      	add	r1, r3
   831fc:	684a      	ldr	r2, [r1, #4]
   831fe:	68db      	ldr	r3, [r3, #12]
   83200:	f854 6f08 	ldr.w	r6, [r4, #8]!
   83204:	f042 0201 	orr.w	r2, r2, #1
   83208:	604a      	str	r2, [r1, #4]
   8320a:	4628      	mov	r0, r5
   8320c:	60f3      	str	r3, [r6, #12]
   8320e:	609e      	str	r6, [r3, #8]
   83210:	f000 f8ae 	bl	83370 <__malloc_unlock>
   83214:	e6ca      	b.n	82fac <_malloc_r+0x18c>
   83216:	f103 005c 	add.w	r0, r3, #92	; 0x5c
   8321a:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
   8321e:	00c1      	lsls	r1, r0, #3
   83220:	e620      	b.n	82e64 <_malloc_r+0x44>
   83222:	099a      	lsrs	r2, r3, #6
   83224:	f102 0139 	add.w	r1, r2, #57	; 0x39
   83228:	00c9      	lsls	r1, r1, #3
   8322a:	3238      	adds	r2, #56	; 0x38
   8322c:	e7a4      	b.n	83178 <_malloc_r+0x358>
   8322e:	42bc      	cmp	r4, r7
   83230:	d054      	beq.n	832dc <_malloc_r+0x4bc>
   83232:	68bc      	ldr	r4, [r7, #8]
   83234:	6862      	ldr	r2, [r4, #4]
   83236:	f022 0203 	bic.w	r2, r2, #3
   8323a:	e75e      	b.n	830fa <_malloc_r+0x2da>
   8323c:	f859 3908 	ldr.w	r3, [r9], #-8
   83240:	4599      	cmp	r9, r3
   83242:	f040 8086 	bne.w	83352 <_malloc_r+0x532>
   83246:	f010 0f03 	tst.w	r0, #3
   8324a:	f100 30ff 	add.w	r0, r0, #4294967295
   8324e:	d1f5      	bne.n	8323c <_malloc_r+0x41c>
   83250:	687b      	ldr	r3, [r7, #4]
   83252:	ea23 0304 	bic.w	r3, r3, r4
   83256:	607b      	str	r3, [r7, #4]
   83258:	0064      	lsls	r4, r4, #1
   8325a:	429c      	cmp	r4, r3
   8325c:	f63f aec8 	bhi.w	82ff0 <_malloc_r+0x1d0>
   83260:	2c00      	cmp	r4, #0
   83262:	f43f aec5 	beq.w	82ff0 <_malloc_r+0x1d0>
   83266:	421c      	tst	r4, r3
   83268:	4640      	mov	r0, r8
   8326a:	f47f ae4c 	bne.w	82f06 <_malloc_r+0xe6>
   8326e:	0064      	lsls	r4, r4, #1
   83270:	421c      	tst	r4, r3
   83272:	f100 0004 	add.w	r0, r0, #4
   83276:	d0fa      	beq.n	8326e <_malloc_r+0x44e>
   83278:	e645      	b.n	82f06 <_malloc_r+0xe6>
   8327a:	468c      	mov	ip, r1
   8327c:	e78c      	b.n	83198 <_malloc_r+0x378>
   8327e:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
   83282:	d815      	bhi.n	832b0 <_malloc_r+0x490>
   83284:	0bf3      	lsrs	r3, r6, #15
   83286:	f103 0078 	add.w	r0, r3, #120	; 0x78
   8328a:	f103 0e77 	add.w	lr, r3, #119	; 0x77
   8328e:	00c1      	lsls	r1, r0, #3
   83290:	e5e8      	b.n	82e64 <_malloc_r+0x44>
   83292:	f44f 5180 	mov.w	r1, #4096	; 0x1000
   83296:	e6ee      	b.n	83076 <_malloc_r+0x256>
   83298:	2101      	movs	r1, #1
   8329a:	687b      	ldr	r3, [r7, #4]
   8329c:	1092      	asrs	r2, r2, #2
   8329e:	fa01 f202 	lsl.w	r2, r1, r2
   832a2:	431a      	orrs	r2, r3
   832a4:	607a      	str	r2, [r7, #4]
   832a6:	4663      	mov	r3, ip
   832a8:	e779      	b.n	8319e <_malloc_r+0x37e>
   832aa:	2301      	movs	r3, #1
   832ac:	6053      	str	r3, [r2, #4]
   832ae:	e72a      	b.n	83106 <_malloc_r+0x2e6>
   832b0:	f240 5254 	movw	r2, #1364	; 0x554
   832b4:	4293      	cmp	r3, r2
   832b6:	d822      	bhi.n	832fe <_malloc_r+0x4de>
   832b8:	0cb3      	lsrs	r3, r6, #18
   832ba:	f103 007d 	add.w	r0, r3, #125	; 0x7d
   832be:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
   832c2:	00c1      	lsls	r1, r0, #3
   832c4:	e5ce      	b.n	82e64 <_malloc_r+0x44>
   832c6:	f103 0b10 	add.w	fp, r3, #16
   832ca:	e6af      	b.n	8302c <_malloc_r+0x20c>
   832cc:	2a54      	cmp	r2, #84	; 0x54
   832ce:	d829      	bhi.n	83324 <_malloc_r+0x504>
   832d0:	0b1a      	lsrs	r2, r3, #12
   832d2:	f102 016f 	add.w	r1, r2, #111	; 0x6f
   832d6:	00c9      	lsls	r1, r1, #3
   832d8:	326e      	adds	r2, #110	; 0x6e
   832da:	e74d      	b.n	83178 <_malloc_r+0x358>
   832dc:	4b20      	ldr	r3, [pc, #128]	; (83360 <_malloc_r+0x540>)
   832de:	6819      	ldr	r1, [r3, #0]
   832e0:	4459      	add	r1, fp
   832e2:	6019      	str	r1, [r3, #0]
   832e4:	e6b3      	b.n	8304e <_malloc_r+0x22e>
   832e6:	f3ca 000b 	ubfx	r0, sl, #0, #12
   832ea:	2800      	cmp	r0, #0
   832ec:	f47f aeaf 	bne.w	8304e <_malloc_r+0x22e>
   832f0:	eb08 030b 	add.w	r3, r8, fp
   832f4:	68ba      	ldr	r2, [r7, #8]
   832f6:	f043 0301 	orr.w	r3, r3, #1
   832fa:	6053      	str	r3, [r2, #4]
   832fc:	e6ef      	b.n	830de <_malloc_r+0x2be>
   832fe:	207f      	movs	r0, #127	; 0x7f
   83300:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
   83304:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
   83308:	e5ac      	b.n	82e64 <_malloc_r+0x44>
   8330a:	f104 0108 	add.w	r1, r4, #8
   8330e:	4628      	mov	r0, r5
   83310:	9300      	str	r3, [sp, #0]
   83312:	f7ff fc39 	bl	82b88 <_free_r>
   83316:	9b00      	ldr	r3, [sp, #0]
   83318:	6819      	ldr	r1, [r3, #0]
   8331a:	e6e0      	b.n	830de <_malloc_r+0x2be>
   8331c:	2001      	movs	r0, #1
   8331e:	f04f 0900 	mov.w	r9, #0
   83322:	e6bd      	b.n	830a0 <_malloc_r+0x280>
   83324:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
   83328:	d805      	bhi.n	83336 <_malloc_r+0x516>
   8332a:	0bda      	lsrs	r2, r3, #15
   8332c:	f102 0178 	add.w	r1, r2, #120	; 0x78
   83330:	00c9      	lsls	r1, r1, #3
   83332:	3277      	adds	r2, #119	; 0x77
   83334:	e720      	b.n	83178 <_malloc_r+0x358>
   83336:	f240 5154 	movw	r1, #1364	; 0x554
   8333a:	428a      	cmp	r2, r1
   8333c:	d805      	bhi.n	8334a <_malloc_r+0x52a>
   8333e:	0c9a      	lsrs	r2, r3, #18
   83340:	f102 017d 	add.w	r1, r2, #125	; 0x7d
   83344:	00c9      	lsls	r1, r1, #3
   83346:	327c      	adds	r2, #124	; 0x7c
   83348:	e716      	b.n	83178 <_malloc_r+0x358>
   8334a:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
   8334e:	227e      	movs	r2, #126	; 0x7e
   83350:	e712      	b.n	83178 <_malloc_r+0x358>
   83352:	687b      	ldr	r3, [r7, #4]
   83354:	e780      	b.n	83258 <_malloc_r+0x438>
   83356:	08f0      	lsrs	r0, r6, #3
   83358:	f106 0308 	add.w	r3, r6, #8
   8335c:	e60e      	b.n	82f7c <_malloc_r+0x15c>
   8335e:	bf00      	nop
   83360:	2007c354 	.word	0x2007c354

00083364 <__malloc_lock>:
   83364:	4801      	ldr	r0, [pc, #4]	; (8336c <__malloc_lock+0x8>)
   83366:	f7ff bd21 	b.w	82dac <__retarget_lock_acquire_recursive>
   8336a:	bf00      	nop
   8336c:	2007c3e4 	.word	0x2007c3e4

00083370 <__malloc_unlock>:
   83370:	4801      	ldr	r0, [pc, #4]	; (83378 <__malloc_unlock+0x8>)
   83372:	f7ff bd1d 	b.w	82db0 <__retarget_lock_release_recursive>
   83376:	bf00      	nop
   83378:	2007c3e4 	.word	0x2007c3e4

0008337c <_sbrk_r>:
   8337c:	b538      	push	{r3, r4, r5, lr}
   8337e:	2300      	movs	r3, #0
   83380:	4c06      	ldr	r4, [pc, #24]	; (8339c <_sbrk_r+0x20>)
   83382:	4605      	mov	r5, r0
   83384:	4608      	mov	r0, r1
   83386:	6023      	str	r3, [r4, #0]
   83388:	f7fe ffea 	bl	82360 <_sbrk>
   8338c:	1c43      	adds	r3, r0, #1
   8338e:	d000      	beq.n	83392 <_sbrk_r+0x16>
   83390:	bd38      	pop	{r3, r4, r5, pc}
   83392:	6823      	ldr	r3, [r4, #0]
   83394:	2b00      	cmp	r3, #0
   83396:	d0fb      	beq.n	83390 <_sbrk_r+0x14>
   83398:	602b      	str	r3, [r5, #0]
   8339a:	bd38      	pop	{r3, r4, r5, pc}
   8339c:	2007c3f8 	.word	0x2007c3f8

000833a0 <__sread>:
   833a0:	b510      	push	{r4, lr}
   833a2:	460c      	mov	r4, r1
   833a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   833a8:	f000 f954 	bl	83654 <_read_r>
   833ac:	2800      	cmp	r0, #0
   833ae:	db03      	blt.n	833b8 <__sread+0x18>
   833b0:	6d23      	ldr	r3, [r4, #80]	; 0x50
   833b2:	4403      	add	r3, r0
   833b4:	6523      	str	r3, [r4, #80]	; 0x50
   833b6:	bd10      	pop	{r4, pc}
   833b8:	89a3      	ldrh	r3, [r4, #12]
   833ba:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
   833be:	81a3      	strh	r3, [r4, #12]
   833c0:	bd10      	pop	{r4, pc}
   833c2:	bf00      	nop

000833c4 <__swrite>:
   833c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   833c8:	460c      	mov	r4, r1
   833ca:	f9b1 100c 	ldrsh.w	r1, [r1, #12]
   833ce:	461f      	mov	r7, r3
   833d0:	05cb      	lsls	r3, r1, #23
   833d2:	4616      	mov	r6, r2
   833d4:	4605      	mov	r5, r0
   833d6:	d507      	bpl.n	833e8 <__swrite+0x24>
   833d8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   833dc:	2302      	movs	r3, #2
   833de:	2200      	movs	r2, #0
   833e0:	f000 f922 	bl	83628 <_lseek_r>
   833e4:	f9b4 100c 	ldrsh.w	r1, [r4, #12]
   833e8:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
   833ec:	81a1      	strh	r1, [r4, #12]
   833ee:	463b      	mov	r3, r7
   833f0:	4632      	mov	r2, r6
   833f2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   833f6:	4628      	mov	r0, r5
   833f8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   833fc:	f000 b814 	b.w	83428 <_write_r>

00083400 <__sseek>:
   83400:	b510      	push	{r4, lr}
   83402:	460c      	mov	r4, r1
   83404:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   83408:	f000 f90e 	bl	83628 <_lseek_r>
   8340c:	89a3      	ldrh	r3, [r4, #12]
   8340e:	1c42      	adds	r2, r0, #1
   83410:	bf0e      	itee	eq
   83412:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
   83416:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
   8341a:	6520      	strne	r0, [r4, #80]	; 0x50
   8341c:	81a3      	strh	r3, [r4, #12]
   8341e:	bd10      	pop	{r4, pc}

00083420 <__sclose>:
   83420:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   83424:	f000 b878 	b.w	83518 <_close_r>

00083428 <_write_r>:
   83428:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8342a:	460e      	mov	r6, r1
   8342c:	2500      	movs	r5, #0
   8342e:	4c08      	ldr	r4, [pc, #32]	; (83450 <_write_r+0x28>)
   83430:	4611      	mov	r1, r2
   83432:	4607      	mov	r7, r0
   83434:	461a      	mov	r2, r3
   83436:	4630      	mov	r0, r6
   83438:	6025      	str	r5, [r4, #0]
   8343a:	f7fc feaf 	bl	8019c <_write>
   8343e:	1c43      	adds	r3, r0, #1
   83440:	d000      	beq.n	83444 <_write_r+0x1c>
   83442:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   83444:	6823      	ldr	r3, [r4, #0]
   83446:	2b00      	cmp	r3, #0
   83448:	d0fb      	beq.n	83442 <_write_r+0x1a>
   8344a:	603b      	str	r3, [r7, #0]
   8344c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   8344e:	bf00      	nop
   83450:	2007c3f8 	.word	0x2007c3f8

00083454 <__register_exitproc>:
   83454:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   83458:	4d2c      	ldr	r5, [pc, #176]	; (8350c <__register_exitproc+0xb8>)
   8345a:	4606      	mov	r6, r0
   8345c:	6828      	ldr	r0, [r5, #0]
   8345e:	4698      	mov	r8, r3
   83460:	460f      	mov	r7, r1
   83462:	4691      	mov	r9, r2
   83464:	f7ff fca2 	bl	82dac <__retarget_lock_acquire_recursive>
   83468:	4b29      	ldr	r3, [pc, #164]	; (83510 <__register_exitproc+0xbc>)
   8346a:	681c      	ldr	r4, [r3, #0]
   8346c:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
   83470:	2b00      	cmp	r3, #0
   83472:	d03e      	beq.n	834f2 <__register_exitproc+0x9e>
   83474:	685a      	ldr	r2, [r3, #4]
   83476:	2a1f      	cmp	r2, #31
   83478:	dc1c      	bgt.n	834b4 <__register_exitproc+0x60>
   8347a:	f102 0e01 	add.w	lr, r2, #1
   8347e:	b176      	cbz	r6, 8349e <__register_exitproc+0x4a>
   83480:	2101      	movs	r1, #1
   83482:	eb03 0482 	add.w	r4, r3, r2, lsl #2
   83486:	f8c4 9088 	str.w	r9, [r4, #136]	; 0x88
   8348a:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
   8348e:	4091      	lsls	r1, r2
   83490:	4308      	orrs	r0, r1
   83492:	2e02      	cmp	r6, #2
   83494:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
   83498:	f8c4 8108 	str.w	r8, [r4, #264]	; 0x108
   8349c:	d023      	beq.n	834e6 <__register_exitproc+0x92>
   8349e:	3202      	adds	r2, #2
   834a0:	f8c3 e004 	str.w	lr, [r3, #4]
   834a4:	6828      	ldr	r0, [r5, #0]
   834a6:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
   834aa:	f7ff fc81 	bl	82db0 <__retarget_lock_release_recursive>
   834ae:	2000      	movs	r0, #0
   834b0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   834b4:	4b17      	ldr	r3, [pc, #92]	; (83514 <__register_exitproc+0xc0>)
   834b6:	b30b      	cbz	r3, 834fc <__register_exitproc+0xa8>
   834b8:	f44f 70c8 	mov.w	r0, #400	; 0x190
   834bc:	f7ff fca8 	bl	82e10 <malloc>
   834c0:	4603      	mov	r3, r0
   834c2:	b1d8      	cbz	r0, 834fc <__register_exitproc+0xa8>
   834c4:	2000      	movs	r0, #0
   834c6:	f8d4 1148 	ldr.w	r1, [r4, #328]	; 0x148
   834ca:	f04f 0e01 	mov.w	lr, #1
   834ce:	6058      	str	r0, [r3, #4]
   834d0:	6019      	str	r1, [r3, #0]
   834d2:	4602      	mov	r2, r0
   834d4:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
   834d8:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
   834dc:	f8c3 018c 	str.w	r0, [r3, #396]	; 0x18c
   834e0:	2e00      	cmp	r6, #0
   834e2:	d0dc      	beq.n	8349e <__register_exitproc+0x4a>
   834e4:	e7cc      	b.n	83480 <__register_exitproc+0x2c>
   834e6:	f8d3 018c 	ldr.w	r0, [r3, #396]	; 0x18c
   834ea:	4301      	orrs	r1, r0
   834ec:	f8c3 118c 	str.w	r1, [r3, #396]	; 0x18c
   834f0:	e7d5      	b.n	8349e <__register_exitproc+0x4a>
   834f2:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
   834f6:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
   834fa:	e7bb      	b.n	83474 <__register_exitproc+0x20>
   834fc:	6828      	ldr	r0, [r5, #0]
   834fe:	f7ff fc57 	bl	82db0 <__retarget_lock_release_recursive>
   83502:	f04f 30ff 	mov.w	r0, #4294967295
   83506:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   8350a:	bf00      	nop
   8350c:	20070560 	.word	0x20070560
   83510:	000836d8 	.word	0x000836d8
   83514:	00082e11 	.word	0x00082e11

00083518 <_close_r>:
   83518:	b538      	push	{r3, r4, r5, lr}
   8351a:	2300      	movs	r3, #0
   8351c:	4c06      	ldr	r4, [pc, #24]	; (83538 <_close_r+0x20>)
   8351e:	4605      	mov	r5, r0
   83520:	4608      	mov	r0, r1
   83522:	6023      	str	r3, [r4, #0]
   83524:	f7fe ff38 	bl	82398 <_close>
   83528:	1c43      	adds	r3, r0, #1
   8352a:	d000      	beq.n	8352e <_close_r+0x16>
   8352c:	bd38      	pop	{r3, r4, r5, pc}
   8352e:	6823      	ldr	r3, [r4, #0]
   83530:	2b00      	cmp	r3, #0
   83532:	d0fb      	beq.n	8352c <_close_r+0x14>
   83534:	602b      	str	r3, [r5, #0]
   83536:	bd38      	pop	{r3, r4, r5, pc}
   83538:	2007c3f8 	.word	0x2007c3f8

0008353c <_fclose_r>:
   8353c:	b570      	push	{r4, r5, r6, lr}
   8353e:	b159      	cbz	r1, 83558 <_fclose_r+0x1c>
   83540:	4605      	mov	r5, r0
   83542:	460c      	mov	r4, r1
   83544:	b110      	cbz	r0, 8354c <_fclose_r+0x10>
   83546:	6b83      	ldr	r3, [r0, #56]	; 0x38
   83548:	2b00      	cmp	r3, #0
   8354a:	d03c      	beq.n	835c6 <_fclose_r+0x8a>
   8354c:	6e63      	ldr	r3, [r4, #100]	; 0x64
   8354e:	07d8      	lsls	r0, r3, #31
   83550:	d505      	bpl.n	8355e <_fclose_r+0x22>
   83552:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   83556:	b92b      	cbnz	r3, 83564 <_fclose_r+0x28>
   83558:	2600      	movs	r6, #0
   8355a:	4630      	mov	r0, r6
   8355c:	bd70      	pop	{r4, r5, r6, pc}
   8355e:	89a3      	ldrh	r3, [r4, #12]
   83560:	0599      	lsls	r1, r3, #22
   83562:	d53c      	bpl.n	835de <_fclose_r+0xa2>
   83564:	4621      	mov	r1, r4
   83566:	4628      	mov	r0, r5
   83568:	f7ff f974 	bl	82854 <__sflush_r>
   8356c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   8356e:	4606      	mov	r6, r0
   83570:	b133      	cbz	r3, 83580 <_fclose_r+0x44>
   83572:	69e1      	ldr	r1, [r4, #28]
   83574:	4628      	mov	r0, r5
   83576:	4798      	blx	r3
   83578:	2800      	cmp	r0, #0
   8357a:	bfb8      	it	lt
   8357c:	f04f 36ff 	movlt.w	r6, #4294967295
   83580:	89a3      	ldrh	r3, [r4, #12]
   83582:	061a      	lsls	r2, r3, #24
   83584:	d422      	bmi.n	835cc <_fclose_r+0x90>
   83586:	6b21      	ldr	r1, [r4, #48]	; 0x30
   83588:	b141      	cbz	r1, 8359c <_fclose_r+0x60>
   8358a:	f104 0340 	add.w	r3, r4, #64	; 0x40
   8358e:	4299      	cmp	r1, r3
   83590:	d002      	beq.n	83598 <_fclose_r+0x5c>
   83592:	4628      	mov	r0, r5
   83594:	f7ff faf8 	bl	82b88 <_free_r>
   83598:	2300      	movs	r3, #0
   8359a:	6323      	str	r3, [r4, #48]	; 0x30
   8359c:	6c61      	ldr	r1, [r4, #68]	; 0x44
   8359e:	b121      	cbz	r1, 835aa <_fclose_r+0x6e>
   835a0:	4628      	mov	r0, r5
   835a2:	f7ff faf1 	bl	82b88 <_free_r>
   835a6:	2300      	movs	r3, #0
   835a8:	6463      	str	r3, [r4, #68]	; 0x44
   835aa:	f7ff fa77 	bl	82a9c <__sfp_lock_acquire>
   835ae:	2200      	movs	r2, #0
   835b0:	6e63      	ldr	r3, [r4, #100]	; 0x64
   835b2:	81a2      	strh	r2, [r4, #12]
   835b4:	07db      	lsls	r3, r3, #31
   835b6:	d50e      	bpl.n	835d6 <_fclose_r+0x9a>
   835b8:	6da0      	ldr	r0, [r4, #88]	; 0x58
   835ba:	f7ff fbf5 	bl	82da8 <__retarget_lock_close_recursive>
   835be:	f7ff fa73 	bl	82aa8 <__sfp_lock_release>
   835c2:	4630      	mov	r0, r6
   835c4:	bd70      	pop	{r4, r5, r6, pc}
   835c6:	f7ff fa39 	bl	82a3c <__sinit>
   835ca:	e7bf      	b.n	8354c <_fclose_r+0x10>
   835cc:	6921      	ldr	r1, [r4, #16]
   835ce:	4628      	mov	r0, r5
   835d0:	f7ff fada 	bl	82b88 <_free_r>
   835d4:	e7d7      	b.n	83586 <_fclose_r+0x4a>
   835d6:	6da0      	ldr	r0, [r4, #88]	; 0x58
   835d8:	f7ff fbea 	bl	82db0 <__retarget_lock_release_recursive>
   835dc:	e7ec      	b.n	835b8 <_fclose_r+0x7c>
   835de:	6da0      	ldr	r0, [r4, #88]	; 0x58
   835e0:	f7ff fbe4 	bl	82dac <__retarget_lock_acquire_recursive>
   835e4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   835e8:	2b00      	cmp	r3, #0
   835ea:	d1bb      	bne.n	83564 <_fclose_r+0x28>
   835ec:	6e66      	ldr	r6, [r4, #100]	; 0x64
   835ee:	f016 0601 	ands.w	r6, r6, #1
   835f2:	d1b1      	bne.n	83558 <_fclose_r+0x1c>
   835f4:	6da0      	ldr	r0, [r4, #88]	; 0x58
   835f6:	f7ff fbdb 	bl	82db0 <__retarget_lock_release_recursive>
   835fa:	4630      	mov	r0, r6
   835fc:	bd70      	pop	{r4, r5, r6, pc}
   835fe:	bf00      	nop

00083600 <_fstat_r>:
   83600:	b570      	push	{r4, r5, r6, lr}
   83602:	460d      	mov	r5, r1
   83604:	2300      	movs	r3, #0
   83606:	4c07      	ldr	r4, [pc, #28]	; (83624 <_fstat_r+0x24>)
   83608:	4606      	mov	r6, r0
   8360a:	4611      	mov	r1, r2
   8360c:	4628      	mov	r0, r5
   8360e:	6023      	str	r3, [r4, #0]
   83610:	f7fe fec5 	bl	8239e <_fstat>
   83614:	1c43      	adds	r3, r0, #1
   83616:	d000      	beq.n	8361a <_fstat_r+0x1a>
   83618:	bd70      	pop	{r4, r5, r6, pc}
   8361a:	6823      	ldr	r3, [r4, #0]
   8361c:	2b00      	cmp	r3, #0
   8361e:	d0fb      	beq.n	83618 <_fstat_r+0x18>
   83620:	6033      	str	r3, [r6, #0]
   83622:	bd70      	pop	{r4, r5, r6, pc}
   83624:	2007c3f8 	.word	0x2007c3f8

00083628 <_lseek_r>:
   83628:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8362a:	460e      	mov	r6, r1
   8362c:	2500      	movs	r5, #0
   8362e:	4c08      	ldr	r4, [pc, #32]	; (83650 <_lseek_r+0x28>)
   83630:	4611      	mov	r1, r2
   83632:	4607      	mov	r7, r0
   83634:	461a      	mov	r2, r3
   83636:	4630      	mov	r0, r6
   83638:	6025      	str	r5, [r4, #0]
   8363a:	f7fe feb5 	bl	823a8 <_lseek>
   8363e:	1c43      	adds	r3, r0, #1
   83640:	d000      	beq.n	83644 <_lseek_r+0x1c>
   83642:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   83644:	6823      	ldr	r3, [r4, #0]
   83646:	2b00      	cmp	r3, #0
   83648:	d0fb      	beq.n	83642 <_lseek_r+0x1a>
   8364a:	603b      	str	r3, [r7, #0]
   8364c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   8364e:	bf00      	nop
   83650:	2007c3f8 	.word	0x2007c3f8

00083654 <_read_r>:
   83654:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   83656:	460e      	mov	r6, r1
   83658:	2500      	movs	r5, #0
   8365a:	4c08      	ldr	r4, [pc, #32]	; (8367c <_read_r+0x28>)
   8365c:	4611      	mov	r1, r2
   8365e:	4607      	mov	r7, r0
   83660:	461a      	mov	r2, r3
   83662:	4630      	mov	r0, r6
   83664:	6025      	str	r5, [r4, #0]
   83666:	f7fc fd7b 	bl	80160 <_read>
   8366a:	1c43      	adds	r3, r0, #1
   8366c:	d000      	beq.n	83670 <_read_r+0x1c>
   8366e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   83670:	6823      	ldr	r3, [r4, #0]
   83672:	2b00      	cmp	r3, #0
   83674:	d0fb      	beq.n	8366e <_read_r+0x1a>
   83676:	603b      	str	r3, [r7, #0]
   83678:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   8367a:	bf00      	nop
   8367c:	2007c3f8 	.word	0x2007c3f8
   83680:	454c4449 	.word	0x454c4449
   83684:	00000000 	.word	0x00000000
   83688:	51726d54 	.word	0x51726d54
   8368c:	00000000 	.word	0x00000000
   83690:	20726d54 	.word	0x20726d54
   83694:	00637653 	.word	0x00637653
   83698:	7373654d 	.word	0x7373654d
   8369c:	20656761 	.word	0x20656761
   836a0:	72702031 	.word	0x72702031
   836a4:	20746e69 	.word	0x20746e69
   836a8:	6b736174 	.word	0x6b736174
   836ac:	00000000 	.word	0x00000000
   836b0:	34333231 	.word	0x34333231
   836b4:	00000000 	.word	0x00000000
   836b8:	7373654d 	.word	0x7373654d
   836bc:	20656761 	.word	0x20656761
   836c0:	72702032 	.word	0x72702032
   836c4:	20746e69 	.word	0x20746e69
   836c8:	6b736174 	.word	0x6b736174
   836cc:	00000000 	.word	0x00000000
   836d0:	44434241 	.word	0x44434241
   836d4:	00000000 	.word	0x00000000

000836d8 <_global_impure_ptr>:
   836d8:	20070138                                8.. 

000836dc <_init>:
   836dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   836de:	bf00      	nop
   836e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
   836e2:	bc08      	pop	{r3}
   836e4:	469e      	mov	lr, r3
   836e6:	4770      	bx	lr

000836e8 <__init_array_start>:
   836e8:	00082835 	.word	0x00082835

000836ec <__frame_dummy_init_array_entry>:
   836ec:	00080119                                ....

000836f0 <_fini>:
   836f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   836f2:	bf00      	nop
   836f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
   836f6:	bc08      	pop	{r3}
   836f8:	469e      	mov	lr, r3
   836fa:	4770      	bx	lr

000836fc <__fini_array_start>:
   836fc:	000800f5 	.word	0x000800f5

Disassembly of section .relocate:

20070000 <SystemInit>:
	EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
20070000:	f44f 6380 	mov.w	r3, #1024	; 0x400
20070004:	4a20      	ldr	r2, [pc, #128]	; (20070088 <SystemInit+0x88>)
20070006:	6013      	str	r3, [r2, #0]
	EFC1->EEFC_FMR = EEFC_FMR_FWS(4);
20070008:	f502 7200 	add.w	r2, r2, #512	; 0x200
2007000c:	6013      	str	r3, [r2, #0]
	if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
2007000e:	4b1f      	ldr	r3, [pc, #124]	; (2007008c <SystemInit+0x8c>)
20070010:	6a1b      	ldr	r3, [r3, #32]
20070012:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
20070016:	d107      	bne.n	20070028 <SystemInit+0x28>
		PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070018:	4a1d      	ldr	r2, [pc, #116]	; (20070090 <SystemInit+0x90>)
2007001a:	4b1c      	ldr	r3, [pc, #112]	; (2007008c <SystemInit+0x8c>)
2007001c:	621a      	str	r2, [r3, #32]
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS)) {
2007001e:	461a      	mov	r2, r3
20070020:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070022:	f013 0f01 	tst.w	r3, #1
20070026:	d0fb      	beq.n	20070020 <SystemInit+0x20>
	PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070028:	4a1a      	ldr	r2, [pc, #104]	; (20070094 <SystemInit+0x94>)
2007002a:	4b18      	ldr	r3, [pc, #96]	; (2007008c <SystemInit+0x8c>)
2007002c:	621a      	str	r2, [r3, #32]
	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS)) {
2007002e:	461a      	mov	r2, r3
20070030:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070032:	f413 3f80 	tst.w	r3, #65536	; 0x10000
20070036:	d0fb      	beq.n	20070030 <SystemInit+0x30>
 	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | 
20070038:	4a14      	ldr	r2, [pc, #80]	; (2007008c <SystemInit+0x8c>)
2007003a:	6b13      	ldr	r3, [r2, #48]	; 0x30
2007003c:	f023 0303 	bic.w	r3, r3, #3
20070040:	f043 0301 	orr.w	r3, r3, #1
20070044:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070046:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070048:	f013 0f08 	tst.w	r3, #8
2007004c:	d0fb      	beq.n	20070046 <SystemInit+0x46>
	PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
2007004e:	4a12      	ldr	r2, [pc, #72]	; (20070098 <SystemInit+0x98>)
20070050:	4b0e      	ldr	r3, [pc, #56]	; (2007008c <SystemInit+0x8c>)
20070052:	629a      	str	r2, [r3, #40]	; 0x28
	while (!(PMC->PMC_SR & PMC_SR_LOCKA)) {
20070054:	461a      	mov	r2, r3
20070056:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070058:	f013 0f02 	tst.w	r3, #2
2007005c:	d0fb      	beq.n	20070056 <SystemInit+0x56>
	PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
2007005e:	2211      	movs	r2, #17
20070060:	4b0a      	ldr	r3, [pc, #40]	; (2007008c <SystemInit+0x8c>)
20070062:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070064:	461a      	mov	r2, r3
20070066:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070068:	f013 0f08 	tst.w	r3, #8
2007006c:	d0fb      	beq.n	20070066 <SystemInit+0x66>
	PMC->PMC_MCKR = SYS_BOARD_MCKR;
2007006e:	2212      	movs	r2, #18
20070070:	4b06      	ldr	r3, [pc, #24]	; (2007008c <SystemInit+0x8c>)
20070072:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070074:	461a      	mov	r2, r3
20070076:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070078:	f013 0f08 	tst.w	r3, #8
2007007c:	d0fb      	beq.n	20070076 <SystemInit+0x76>
	SystemCoreClock = CHIP_FREQ_CPU_MAX;
2007007e:	4a07      	ldr	r2, [pc, #28]	; (2007009c <SystemInit+0x9c>)
20070080:	4b07      	ldr	r3, [pc, #28]	; (200700a0 <SystemInit+0xa0>)
20070082:	601a      	str	r2, [r3, #0]
20070084:	4770      	bx	lr
20070086:	bf00      	nop
20070088:	400e0a00 	.word	0x400e0a00
2007008c:	400e0600 	.word	0x400e0600
20070090:	00370809 	.word	0x00370809
20070094:	01370809 	.word	0x01370809
20070098:	200d3f01 	.word	0x200d3f01
2007009c:	0501bd00 	.word	0x0501bd00
200700a0:	20070130 	.word	0x20070130

200700a4 <system_init_flash>:
__no_inline
RAMFUNC
void system_init_flash(uint32_t ul_clk)
{
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
200700a4:	4b1b      	ldr	r3, [pc, #108]	; (20070114 <system_init_flash+0x70>)
200700a6:	4298      	cmp	r0, r3
200700a8:	d915      	bls.n	200700d6 <system_init_flash+0x32>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0);
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0);
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
200700aa:	4b1b      	ldr	r3, [pc, #108]	; (20070118 <system_init_flash+0x74>)
200700ac:	4298      	cmp	r0, r3
200700ae:	d919      	bls.n	200700e4 <system_init_flash+0x40>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(1);
		EFC1->EEFC_FMR = EEFC_FMR_FWS(1);
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
200700b0:	4b1a      	ldr	r3, [pc, #104]	; (2007011c <system_init_flash+0x78>)
200700b2:	4298      	cmp	r0, r3
200700b4:	d91e      	bls.n	200700f4 <system_init_flash+0x50>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(2);
		EFC1->EEFC_FMR = EEFC_FMR_FWS(2);
	} else if (ul_clk < CHIP_FREQ_FWS_3) {
200700b6:	4b1a      	ldr	r3, [pc, #104]	; (20070120 <system_init_flash+0x7c>)
200700b8:	4298      	cmp	r0, r3
200700ba:	d923      	bls.n	20070104 <system_init_flash+0x60>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(3);
		EFC1->EEFC_FMR = EEFC_FMR_FWS(3);
	} else if (ul_clk < CHIP_FREQ_FWS_4) {
200700bc:	4b19      	ldr	r3, [pc, #100]	; (20070124 <system_init_flash+0x80>)
200700be:	4298      	cmp	r0, r3
		EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
200700c0:	bf94      	ite	ls
200700c2:	f44f 6380 	movls.w	r3, #1024	; 0x400
		EFC1->EEFC_FMR = EEFC_FMR_FWS(4);	
	} else {
		EFC0->EEFC_FMR = EEFC_FMR_FWS(5);
200700c6:	f44f 63a0 	movhi.w	r3, #1280	; 0x500
200700ca:	4a17      	ldr	r2, [pc, #92]	; (20070128 <system_init_flash+0x84>)
200700cc:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(5);
200700ce:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700d2:	6013      	str	r3, [r2, #0]
200700d4:	4770      	bx	lr
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0);
200700d6:	2300      	movs	r3, #0
200700d8:	4a13      	ldr	r2, [pc, #76]	; (20070128 <system_init_flash+0x84>)
200700da:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0);
200700dc:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700e0:	6013      	str	r3, [r2, #0]
200700e2:	4770      	bx	lr
		EFC0->EEFC_FMR = EEFC_FMR_FWS(1);
200700e4:	f44f 7380 	mov.w	r3, #256	; 0x100
200700e8:	4a0f      	ldr	r2, [pc, #60]	; (20070128 <system_init_flash+0x84>)
200700ea:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(1);
200700ec:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700f0:	6013      	str	r3, [r2, #0]
200700f2:	4770      	bx	lr
		EFC0->EEFC_FMR = EEFC_FMR_FWS(2);
200700f4:	f44f 7300 	mov.w	r3, #512	; 0x200
200700f8:	4a0b      	ldr	r2, [pc, #44]	; (20070128 <system_init_flash+0x84>)
200700fa:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(2);
200700fc:	f502 7200 	add.w	r2, r2, #512	; 0x200
20070100:	6013      	str	r3, [r2, #0]
20070102:	4770      	bx	lr
		EFC0->EEFC_FMR = EEFC_FMR_FWS(3);
20070104:	f44f 7340 	mov.w	r3, #768	; 0x300
20070108:	4a07      	ldr	r2, [pc, #28]	; (20070128 <system_init_flash+0x84>)
2007010a:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(3);
2007010c:	f502 7200 	add.w	r2, r2, #512	; 0x200
20070110:	6013      	str	r3, [r2, #0]
20070112:	4770      	bx	lr
20070114:	0121eabf 	.word	0x0121eabf
20070118:	02faf07f 	.word	0x02faf07f
2007011c:	03d08fff 	.word	0x03d08fff
20070120:	04c4b3ff 	.word	0x04c4b3ff
20070124:	055d4a7f 	.word	0x055d4a7f
20070128:	400e0a00 	.word	0x400e0a00

2007012c <uxCriticalNesting>:
2007012c:	aaaaaaaa                                ....

20070130 <SystemCoreClock>:
20070130:	003d0900                                ..=.

20070134 <_impure_ptr>:
20070134:	20070138                                8.. 

20070138 <impure_data>:
20070138:	00000000 20070424 2007048c 200704f4     ....$.. ... ... 
	...
200701e0:	00000001 00000000 abcd330e e66d1234     .........3..4.m.
200701f0:	0005deec 0000000b 00000000 00000000     ................
	...

20070560 <__atexit_recursive_mutex>:
20070560:	2007c3d4                                ... 

20070564 <__malloc_av_>:
	...
2007056c:	20070564 20070564 2007056c 2007056c     d.. d.. l.. l.. 
2007057c:	20070574 20070574 2007057c 2007057c     t.. t.. |.. |.. 
2007058c:	20070584 20070584 2007058c 2007058c     ... ... ... ... 
2007059c:	20070594 20070594 2007059c 2007059c     ... ... ... ... 
200705ac:	200705a4 200705a4 200705ac 200705ac     ... ... ... ... 
200705bc:	200705b4 200705b4 200705bc 200705bc     ... ... ... ... 
200705cc:	200705c4 200705c4 200705cc 200705cc     ... ... ... ... 
200705dc:	200705d4 200705d4 200705dc 200705dc     ... ... ... ... 
200705ec:	200705e4 200705e4 200705ec 200705ec     ... ... ... ... 
200705fc:	200705f4 200705f4 200705fc 200705fc     ... ... ... ... 
2007060c:	20070604 20070604 2007060c 2007060c     ... ... ... ... 
2007061c:	20070614 20070614 2007061c 2007061c     ... ... ... ... 
2007062c:	20070624 20070624 2007062c 2007062c     $.. $.. ,.. ,.. 
2007063c:	20070634 20070634 2007063c 2007063c     4.. 4.. <.. <.. 
2007064c:	20070644 20070644 2007064c 2007064c     D.. D.. L.. L.. 
2007065c:	20070654 20070654 2007065c 2007065c     T.. T.. \.. \.. 
2007066c:	20070664 20070664 2007066c 2007066c     d.. d.. l.. l.. 
2007067c:	20070674 20070674 2007067c 2007067c     t.. t.. |.. |.. 
2007068c:	20070684 20070684 2007068c 2007068c     ... ... ... ... 
2007069c:	20070694 20070694 2007069c 2007069c     ... ... ... ... 
200706ac:	200706a4 200706a4 200706ac 200706ac     ... ... ... ... 
200706bc:	200706b4 200706b4 200706bc 200706bc     ... ... ... ... 
200706cc:	200706c4 200706c4 200706cc 200706cc     ... ... ... ... 
200706dc:	200706d4 200706d4 200706dc 200706dc     ... ... ... ... 
200706ec:	200706e4 200706e4 200706ec 200706ec     ... ... ... ... 
200706fc:	200706f4 200706f4 200706fc 200706fc     ... ... ... ... 
2007070c:	20070704 20070704 2007070c 2007070c     ... ... ... ... 
2007071c:	20070714 20070714 2007071c 2007071c     ... ... ... ... 
2007072c:	20070724 20070724 2007072c 2007072c     $.. $.. ,.. ,.. 
2007073c:	20070734 20070734 2007073c 2007073c     4.. 4.. <.. <.. 
2007074c:	20070744 20070744 2007074c 2007074c     D.. D.. L.. L.. 
2007075c:	20070754 20070754 2007075c 2007075c     T.. T.. \.. \.. 
2007076c:	20070764 20070764 2007076c 2007076c     d.. d.. l.. l.. 
2007077c:	20070774 20070774 2007077c 2007077c     t.. t.. |.. |.. 
2007078c:	20070784 20070784 2007078c 2007078c     ... ... ... ... 
2007079c:	20070794 20070794 2007079c 2007079c     ... ... ... ... 
200707ac:	200707a4 200707a4 200707ac 200707ac     ... ... ... ... 
200707bc:	200707b4 200707b4 200707bc 200707bc     ... ... ... ... 
200707cc:	200707c4 200707c4 200707cc 200707cc     ... ... ... ... 
200707dc:	200707d4 200707d4 200707dc 200707dc     ... ... ... ... 
200707ec:	200707e4 200707e4 200707ec 200707ec     ... ... ... ... 
200707fc:	200707f4 200707f4 200707fc 200707fc     ... ... ... ... 
2007080c:	20070804 20070804 2007080c 2007080c     ... ... ... ... 
2007081c:	20070814 20070814 2007081c 2007081c     ... ... ... ... 
2007082c:	20070824 20070824 2007082c 2007082c     $.. $.. ,.. ,.. 
2007083c:	20070834 20070834 2007083c 2007083c     4.. 4.. <.. <.. 
2007084c:	20070844 20070844 2007084c 2007084c     D.. D.. L.. L.. 
2007085c:	20070854 20070854 2007085c 2007085c     T.. T.. \.. \.. 
2007086c:	20070864 20070864 2007086c 2007086c     d.. d.. l.. l.. 
2007087c:	20070874 20070874 2007087c 2007087c     t.. t.. |.. |.. 
2007088c:	20070884 20070884 2007088c 2007088c     ... ... ... ... 
2007089c:	20070894 20070894 2007089c 2007089c     ... ... ... ... 
200708ac:	200708a4 200708a4 200708ac 200708ac     ... ... ... ... 
200708bc:	200708b4 200708b4 200708bc 200708bc     ... ... ... ... 
200708cc:	200708c4 200708c4 200708cc 200708cc     ... ... ... ... 
200708dc:	200708d4 200708d4 200708dc 200708dc     ... ... ... ... 
200708ec:	200708e4 200708e4 200708ec 200708ec     ... ... ... ... 
200708fc:	200708f4 200708f4 200708fc 200708fc     ... ... ... ... 
2007090c:	20070904 20070904 2007090c 2007090c     ... ... ... ... 
2007091c:	20070914 20070914 2007091c 2007091c     ... ... ... ... 
2007092c:	20070924 20070924 2007092c 2007092c     $.. $.. ,.. ,.. 
2007093c:	20070934 20070934 2007093c 2007093c     4.. 4.. <.. <.. 
2007094c:	20070944 20070944 2007094c 2007094c     D.. D.. L.. L.. 
2007095c:	20070954 20070954 2007095c 2007095c     T.. T.. \.. \.. 

2007096c <__malloc_sbrk_base>:
2007096c:	ffffffff                                ....

20070970 <__malloc_trim_threshold>:
20070970:	00020000                                ....
