Time resolution is 1 ps
$stop called at time : 100 ns : File "D:/FPGA_Projects/SAP_1/SAP_1.srcs/sim_1/new/ALU_tb.v" Line 54
