/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire [8:0] _05_;
  wire [25:0] _06_;
  wire [11:0] _07_;
  wire [13:0] _08_;
  wire [11:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [14:0] celloutsig_0_11z;
  wire [7:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [19:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [4:0] celloutsig_0_16z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_28z;
  wire celloutsig_0_31z;
  wire [7:0] celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire [7:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [30:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [15:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [8:0] celloutsig_1_15z;
  wire [29:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [24:0] celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire [11:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_31z = !(celloutsig_0_5z[2] ? celloutsig_0_16z[4] : celloutsig_0_20z);
  assign celloutsig_1_13z = !(in_data[182] ? _00_ : celloutsig_1_11z);
  assign celloutsig_1_17z = !(celloutsig_1_15z[6] ? celloutsig_1_8z : celloutsig_1_7z[0]);
  assign celloutsig_1_18z = !(celloutsig_1_7z[10] ? celloutsig_1_16z[6] : _01_);
  assign celloutsig_0_13z = !(celloutsig_0_0z[8] ? celloutsig_0_1z : in_data[6]);
  assign celloutsig_0_15z = !(celloutsig_0_14z[4] ? celloutsig_0_3z[0] : celloutsig_0_9z);
  assign celloutsig_0_41z = ~((celloutsig_0_28z | celloutsig_0_8z) & (celloutsig_0_6z | celloutsig_0_15z));
  assign celloutsig_1_10z = ~((celloutsig_1_7z[7] | celloutsig_1_8z) & (celloutsig_1_7z[10] | celloutsig_1_6z));
  assign celloutsig_0_8z = ~((celloutsig_0_0z[10] | _02_) & (_03_ | _04_));
  assign celloutsig_0_28z = ~((celloutsig_0_6z | celloutsig_0_6z) & (celloutsig_0_11z[10] | celloutsig_0_12z[6]));
  assign celloutsig_1_4z = in_data[190] ^ celloutsig_1_2z;
  reg [4:0] _20_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _20_ <= 5'h00;
    else _20_ <= { celloutsig_0_7z[28:27], celloutsig_0_31z, celloutsig_0_28z, celloutsig_0_1z };
  assign out_data[36:32] = _20_;
  reg [13:0] _21_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _21_ <= 14'h0000;
    else _21_ <= { celloutsig_0_0z[11:10], celloutsig_0_0z };
  assign { _08_[13:5], _02_, _08_[3:0] } = _21_;
  reg [25:0] _22_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _22_ <= 26'h0000000;
    else _22_ <= { in_data[170:162], celloutsig_1_2z, celloutsig_1_0z };
  assign { _06_[25:10], _00_, _06_[8:0] } = _22_;
  reg [11:0] _23_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _23_ <= 12'h000;
    else _23_ <= { _06_[8:0], celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_11z };
  assign { _07_[11:3], _01_, _07_[1:0] } = _23_;
  reg [8:0] _24_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _24_ <= 9'h000;
    else _24_ <= celloutsig_0_0z[8:0];
  assign { _04_, _05_[7:4], _03_, _05_[2:0] } = _24_;
  assign celloutsig_0_7z = { in_data[63:50], celloutsig_0_3z, _04_, _05_[7:4], _03_, _05_[2:0] } & { _08_[7:5], _02_, _08_[3:2], _04_, _05_[7:4], _03_, _05_[2:0], celloutsig_0_5z, celloutsig_0_3z };
  assign celloutsig_1_6z = { _06_[17], _06_[25:10], _00_, _06_[8:0], celloutsig_1_3z } >= { in_data[132:107], celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_1_14z = celloutsig_1_7z[2:0] >= { celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_6z };
  assign celloutsig_1_2z = ! in_data[143:121];
  assign celloutsig_1_11z = ! { _06_[21:12], celloutsig_1_4z };
  assign celloutsig_0_6z = ! { celloutsig_0_3z[5:3], celloutsig_0_5z };
  assign celloutsig_0_10z = ! _05_[7:4];
  assign celloutsig_0_1z = ! in_data[23:21];
  assign celloutsig_0_9z = { _08_[7:5], _02_, _08_[3:1] } || celloutsig_0_5z[6:0];
  assign celloutsig_0_0z = in_data[16] ? { in_data[19:17], 1'h1, in_data[15:8] } : in_data[30:19];
  assign celloutsig_0_3z = celloutsig_0_1z ? { _05_[7:4], _03_, _05_[2:0] } : celloutsig_0_0z[10:3];
  assign celloutsig_1_15z = celloutsig_1_1z[1] ? celloutsig_1_0z[8:0] : { in_data[108:101], celloutsig_1_14z };
  assign celloutsig_0_11z = celloutsig_0_6z ? { in_data[76:67], celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_1z } : in_data[22:8];
  assign celloutsig_0_16z = celloutsig_0_5z[4] ? celloutsig_0_14z[11:7] : celloutsig_0_3z[4:0];
  assign celloutsig_1_3z = | { celloutsig_1_0z[15:13], celloutsig_1_2z };
  assign celloutsig_1_8z = | _06_[7:3];
  assign celloutsig_0_20z = | { _08_[11:5], celloutsig_0_10z };
  assign celloutsig_1_1z = in_data[138:136] - in_data[120:118];
  assign celloutsig_1_7z = { _06_[10], _00_, _06_[8:1], celloutsig_1_2z, celloutsig_1_2z } - { in_data[113:111], celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_1z };
  assign celloutsig_0_5z = { celloutsig_0_0z[11:5], celloutsig_0_1z } - in_data[76:69];
  assign celloutsig_1_16z = { _06_[10], _00_, _06_[8:2], celloutsig_1_0z, celloutsig_1_13z, celloutsig_1_10z, celloutsig_1_1z } ~^ { celloutsig_1_7z[4:0], celloutsig_1_10z, celloutsig_1_14z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_6z };
  assign celloutsig_1_19z = { _07_[9:3], celloutsig_1_18z, celloutsig_1_0z, celloutsig_1_17z } ~^ { celloutsig_1_0z[13:5], celloutsig_1_0z };
  assign celloutsig_0_12z = { celloutsig_0_0z[10:4], celloutsig_0_8z } ~^ in_data[28:21];
  assign celloutsig_0_14z = { in_data[26:16], celloutsig_0_13z, celloutsig_0_5z } ~^ { celloutsig_0_11z[11:0], celloutsig_0_12z };
  assign celloutsig_1_0z = in_data[178:163] ^ in_data[169:154];
  assign { _05_[8], _05_[3] } = { _04_, _03_ };
  assign _06_[9] = _00_;
  assign _07_[2] = _01_;
  assign _08_[4] = _02_;
  assign { out_data[128], out_data[120:96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_41z };
endmodule
