case__33: 
logic__46: 
reg: 
logic__54: 
reg__13: 
case__27: 
logic__25: 
case__15: 
case__22: 
logic__23: 
clkdiv: 
case__30: 
counter__13: 
sevenseg: 
datapath__18: 
datapath__16: 
logic__38: 
reg__2: 
logic__42: 
counter__4: 
datapath__13: 
datapath__17: 
datapath__24: 
datapath: 
datapath__14: 
datapath__12: 
datapath__28: 
counter__5: 
datapath__7: 
case__34: 
datapath__20: 
reg__10: 
HighActivity: 
logic__61: 
reg__11: 
case__17: 
datapath__1: 
datapath__23: 
case__2: 
reg__3: 
logic__20: 
datapath__3: 
PulseGenerator: 
logic: 
counter__12: 
reg__17: 
datapath__10: 
logic__53: 
case__4: 
counter__3: 
muxpart__5: 
counter__8: 
reg__14: 
logic__76: 
case__31: 
reg__15: 
datapath__26: 
datapath__19: 
dsp48e1: 
logic__70: 
logic__41: 
muxpart__6: 
case__19: 
case__29: 
counter__11: 
logic__71: 
case__5: 
counter__1: 
datapath__29: 
datapath__8: 
reg__12: 
case__26: 
logic__51: 
reg__16: 
datapath__30: 
case__24: 
reg__9: 
case__23: 
datapath__22: 
logic__58: 
logic__50: 
case__3: 
datapath__9: 
case__21: 
FitBit: 
datapath__25: 
datapath__6: 
bcd: 
case__35: 
case__16: 
datapath__11: 
datapath__4: 
case__25: 
datapath__27: 
case__28: 
datapath__31: 
counter__2: 
counter__10: 
muxpart: 
logic__26: 
datapath__15: 
counter__6: 
case__1: 
reg__1: 
logic__27: 
datapath__5: 
logic__28: 
reg__4: 
datapath__2: 
logic__37: 
datapath__32: 
logic__43: 
datapath__21: 
counter__7: 
counter: 
counter__9: 
case: 
SpeedwalkTime: 
reg__18: 
