`timescale 1 ns / 1 ps

module ad9269_sample_v1_0_S00_AXI #(
    // Width of S_AXI data bus
    parameter integer C_S_AXI_DATA_WIDTH	= 64,
    // Width of S_AXI address bus
    parameter integer C_S_AXI_ADDR_WIDTH	= 6
)
(
    input         sys_clk,
    
    input         ext_trig,  //external trigger input (optional)
    input         trig_sel,  //internal/external trigger source select, 1 for internal and 0 for external
    output        triggle,
    output        led,
    (* MARK_DEBUG = "TRUE" *)input         adc_clk,
    (* MARK_DEBUG = "TRUE" *)input         adc_rst_n,
 	(* MARK_DEBUG = "TRUE" *)input  [15:0] adc_data,
    
    input         utc_done,  /////////////////////////////////////////////////////////////////////////v2.0
    output [63:0] clk_cnt,   /////////////////////////////////////////////////////////////////////////v2.0
    output        first_pulse_flag, //////////////////////////////////////////////////////////////////v3.0
//    output sample_en,               ////////////////////v5.0--debug
    
    (* MARK_DEBUG = "TRUE" *)output [15:0] m00_axis_tdata,
    (* MARK_DEBUG = "TRUE" *)output [ 1:0] m00_axis_tkeep,
    (* MARK_DEBUG = "TRUE" *)output        m00_axis_tlast,
    (* MARK_DEBUG = "TRUE" *)input         m00_axis_tready,
    (* MARK_DEBUG = "TRUE" *)output        m00_axis_tvalid,
    (* MARK_DEBUG = "TRUE" *)input         m00_axis_aresetn,
    (* MARK_DEBUG = "TRUE" *)input         m00_axis_aclk,
 
    // Global Clock Signal
    input wire  S_AXI_ACLK,
    // Global Reset Signal. This Signal is Active LOW
    input wire  S_AXI_ARESETN,
    // Write address (issued by master, acceped by Slave)
    input wire [C_S_AXI_ADDR_WIDTH-1 : 0] S_AXI_AWADDR,
    // Write channel Protection type. This signal indicates the
    // privilege and security level of the transaction, and whether
    // the transaction is a data access or an instruction access.
    input wire [ 2: 0] S_AXI_AWPROT,
    // Write address valid. This signal indicates that the master signaling
    // valid write address and control information.
    input wire  S_AXI_AWVALID,
    // Write address ready. This signal indicates that the slave is ready
    // to accept an address and associated control signals.
    output wire  S_AXI_AWREADY,
    // Write data (issued by master, acceped by Slave) 
    input wire [C_S_AXI_DATA_WIDTH-1 : 0] S_AXI_WDATA,
    // Write strobes. This signal indicates which byte lanes hold
    // valid data. There is one write strobe bit for each eight
    // bits of the write data bus.    
    input wire [(C_S_AXI_DATA_WIDTH/8)-1 : 0] S_AXI_WSTRB,
    // Write valid. This signal indicates that valid write
    // data and strobes are available.
    input wire  S_AXI_WVALID,
    // Write ready. This signal indicates that the slave
    // can accept the write data.
    output wire  S_AXI_WREADY,
    // Write response. This signal indicates the status
    // of the write transaction.
    output wire [1 : 0] S_AXI_BRESP,
    // Write response valid. This signal indicates that the channel
    // is signaling a valid write response.
    output wire  S_AXI_BVALID,
    // Response ready. This signal indicates that the master
    // can accept a write response.
    input wire  S_AXI_BREADY,
    // Read address (issued by master, acceped by Slave)
    input wire [C_S_AXI_ADDR_WIDTH-1 : 0] S_AXI_ARADDR,
    // Protection type. This signal indicates the privilege
    // and security level of the transaction, and whether the
    // transaction is a data access or an instruction access.
    input wire [2 : 0] S_AXI_ARPROT,
    // Read address valid. This signal indicates that the channel
    // is signaling valid read address and control information.
    input wire  S_AXI_ARVALID,
    // Read address ready. This signal indicates that the slave is
    // ready to accept an address and associated control signals.
    output wire  S_AXI_ARREADY,
    // Read data (issued by slave)
    output wire [C_S_AXI_DATA_WIDTH-1 : 0] S_AXI_RDATA,
    // Read response. This signal indicates the status of the
    // read transfer.
    output wire [1 : 0] S_AXI_RRESP,
    // Read valid. This signal indicates that the channel is
    // signaling the required read data.
    output wire  S_AXI_RVALID,
    // Read ready. This signal indicates that the master can
    // accept the read data and response information.
    input wire  S_AXI_RREADY
);

// AXI4LITE signals
reg [C_S_AXI_ADDR_WIDTH-1: 0] axi_awaddr;
reg [C_S_AXI_ADDR_WIDTH-1: 0] axi_araddr;
reg [C_S_AXI_DATA_WIDTH-1: 0] axi_rdata;
reg [ 1: 0] axi_bresp;
reg [ 1: 0] axi_rresp;
reg axi_awready;
reg axi_wready;
reg axi_bvalid;
reg axi_arready;
reg axi_rvalid;

// Example-specific design signals
// local parameter for addressing 32 bit / 64 bit C_S_AXI_DATA_WIDTH
// ADDR_LSB is used for addressing 32/64 bit registers/memories
// ADDR_LSB = 2 for 32 bits (n downto 2)
// ADDR_LSB = 3 for 64 bits (n downto 3)
localparam integer ADDR_LSB = (C_S_AXI_DATA_WIDTH/32) + 1;
localparam integer OPT_MEM_ADDR_BITS = 2;
//----------------------------------------------
//-- Signals for user logic register space example
//------------------------------------------------
//-- Number of Slave Registers 5
	(* MARK_DEBUG = "TRUE" *)reg [C_S_AXI_DATA_WIDTH-1: 0] slv_reg0;
	(* MARK_DEBUG = "TRUE" *)reg [C_S_AXI_DATA_WIDTH-1: 0] slv_reg1;
	(* MARK_DEBUG = "TRUE" *)reg [C_S_AXI_DATA_WIDTH-1: 0] slv_reg2;
	(* MARK_DEBUG = "TRUE" *)reg [C_S_AXI_DATA_WIDTH-1: 0] slv_reg3;
	(* MARK_DEBUG = "TRUE" *)reg [C_S_AXI_DATA_WIDTH-1: 0] slv_reg4;
	(* MARK_DEBUG = "TRUE" *)reg [C_S_AXI_DATA_WIDTH-1: 0] slv_reg5;
	(* MARK_DEBUG = "TRUE" *)reg [C_S_AXI_DATA_WIDTH-1: 0] reg_data_out;
reg	 aw_en;
wire slv_reg_rden;
wire slv_reg_wren;
integer	byte_index;

//(* MARK_DEBUG = "TRUE" *)wire [31:0] dma_cnt;

wire    start_clr;
reg     start_clr_d0;
reg     start_clr_d1;
reg     start_clr_d2;
reg     start_clr_ack;

// I/O Connections assignments

assign S_AXI_AWREADY = axi_awready;
assign S_AXI_WREADY	 = axi_wready;
assign S_AXI_BRESP	 = axi_bresp;
assign S_AXI_BVALID	 = axi_bvalid;
assign S_AXI_ARREADY = axi_arready;
assign S_AXI_RDATA	 = axi_rdata;
assign S_AXI_RRESP	 = axi_rresp;
assign S_AXI_RVALID	 = axi_rvalid;
// Implement axi_awready generation
// axi_awready is asserted for one S_AXI_ACLK clock cycle when both
// S_AXI_AWVALID and S_AXI_WVALID are asserted. axi_awready is
// de-asserted when reset is low.

always @( posedge S_AXI_ACLK )
begin
  if ( S_AXI_ARESETN == 1'b0 )
    begin
      start_clr_d0 <= 0;
      start_clr_d1 <= 0;
      start_clr_d2 <= 0;
    end 
  else
    begin    
      start_clr_d0 <= start_clr;
      start_clr_d1 <= start_clr_d0;
      start_clr_d2 <= start_clr_d1;
    end 
end  
	
	
always @( posedge S_AXI_ACLK )
begin
  if ( S_AXI_ARESETN == 1'b0 )
    begin
      axi_awready <= 1'b0;
      aw_en <= 1'b1;
    end 
  else
    begin    
      if (~axi_awready && S_AXI_AWVALID && S_AXI_WVALID && aw_en)
        begin
          // slave is ready to accept write address when 
          // there is a valid write address and write data
          // on the write address and data bus. This design 
          // expects no outstanding transactions. 
          axi_awready <= 1'b1;
          aw_en <= 1'b0;
        end
        else if (S_AXI_BREADY && axi_bvalid)
            begin
              aw_en <= 1'b1;
              axi_awready <= 1'b0;
            end
      else           
        begin
          axi_awready <= 1'b0;
        end
    end 
end       

// Implement axi_awaddr latching
// This process is used to latch the address when both 
// S_AXI_AWVALID and S_AXI_WVALID are valid. 

always @( posedge S_AXI_ACLK )
begin
  if ( S_AXI_ARESETN == 1'b0 )
    begin
      axi_awaddr <= 0;
    end 
  else
    begin    
      if (~axi_awready && S_AXI_AWVALID && S_AXI_WVALID && aw_en)
        begin
          // Write Address latching 
          axi_awaddr <= S_AXI_AWADDR;
        end
    end 
end       

// Implement axi_wready generation
// axi_wready is asserted for one S_AXI_ACLK clock cycle when both
// S_AXI_AWVALID and S_AXI_WVALID are asserted. axi_wready is 
// de-asserted when reset is low. 

always @( posedge S_AXI_ACLK )
begin
  if ( S_AXI_ARESETN == 1'b0 )
    begin
      axi_wready <= 1'b0;
    end 
  else
    begin    
      if (~axi_wready && S_AXI_WVALID && S_AXI_AWVALID && aw_en )
        begin
          // slave is ready to accept write data when 
          // there is a valid write address and write data
          // on the write address and data bus. This design 
          // expects no outstanding transactions. 
          axi_wready <= 1'b1;
        end
      else
        begin
          axi_wready <= 1'b0;
        end
    end 
end       

// Implement memory mapped register select and write logic generation
// The write data is accepted and written to memory mapped registers when
// axi_awready, S_AXI_WVALID, axi_wready and S_AXI_WVALID are asserted. Write strobes are used to
// select byte enables of slave registers while writing.
// These registers are cleared when reset (active low) is applied.
// Slave register write enable is asserted when valid address and data are available
// and the slave is ready to accept the write address and write data.
assign slv_reg_wren = axi_wready && S_AXI_WVALID && axi_awready && S_AXI_AWVALID;

always@(posedge S_AXI_ACLK) begin
    if(S_AXI_ARESETN == 1'b0) begin
        slv_reg0 <= 0;
        slv_reg1 <= 0;
        slv_reg2 <= 0;
        slv_reg3 <= 0;
    end
    else begin
        if(slv_reg_wren) begin
            case(axi_awaddr[ADDR_LSB + OPT_MEM_ADDR_BITS : ADDR_LSB])
                3'h0: begin
                    for(byte_index = 0; byte_index <= (C_S_AXI_DATA_WIDTH/8)-1; byte_index = byte_index+1) begin
                        if (S_AXI_WSTRB[byte_index] == 1) begin
                            // Respective byte enables are asserted as per write strobes
							// slave register 0
                            slv_reg0[(byte_index*8) +: 8] <= S_AXI_WDATA[(byte_index*8) +: 8]; //[A+:B] means [A+B-1:A]
                        end
                    end
                end
                3'h1: begin
					for (byte_index = 0; byte_index <= (C_S_AXI_DATA_WIDTH/8)-1; byte_index = byte_index+1) begin
						if (S_AXI_WSTRB[byte_index] == 1) begin
							slv_reg1[(byte_index*8) +: 8] <= S_AXI_WDATA[(byte_index*8) +: 8];
						end  
					end
				end
                3'h2: begin
					for (byte_index = 0; byte_index <= (C_S_AXI_DATA_WIDTH/8)-1; byte_index = byte_index+1) begin
						if (S_AXI_WSTRB[byte_index] == 1) begin
							slv_reg2[(byte_index*8) +: 8] <= S_AXI_WDATA[(byte_index*8) +: 8];
						end
					end
				end
                3'h3: begin
					for (byte_index = 0; byte_index <= (C_S_AXI_DATA_WIDTH/8)-1; byte_index = byte_index+1) begin
						if (S_AXI_WSTRB[byte_index] == 1) begin
							slv_reg3[(byte_index*8) +: 8] <= S_AXI_WDATA[(byte_index*8) +: 8];
						end
					end
				end
                3'h4: begin
					for (byte_index = 0; byte_index <= (C_S_AXI_DATA_WIDTH/8)-1; byte_index = byte_index+1) begin
						if (S_AXI_WSTRB[byte_index] == 1 ) begin
							slv_reg4[(byte_index*8) +: 8] <= S_AXI_WDATA[(byte_index*8) +: 8];
						end
					end
				end
                3'h5: begin
					for (byte_index = 0; byte_index <= (C_S_AXI_DATA_WIDTH/8)-1; byte_index = byte_index+1) begin
						if (S_AXI_WSTRB[byte_index] == 1) begin
							slv_reg5[(byte_index*8) +: 8] <= S_AXI_WDATA[(byte_index*8) +: 8];
						end
					end
				end 
                default: begin
                    slv_reg0 <= slv_reg0;
                    slv_reg1 <= slv_reg1;
                    slv_reg2 <= slv_reg2;
                    slv_reg3 <= slv_reg3;
                    slv_reg4 <= slv_reg4;
                    slv_reg5 <= slv_reg5;
                end
            endcase
        end
        else begin
//            slv_reg4 <= dma_cnt;      
            if (start_clr_d2) begin
                slv_reg0 <= {C_S_AXI_DATA_WIDTH{1'b0}};
            end
        end
    end
end
// Implement write response logic generation
// The write response and response valid signals are asserted by the slave 
// when axi_wready, S_AXI_WVALID, axi_wready and S_AXI_WVALID are asserted.  
// This marks the acceptance of address and indicates the status of 
// write transaction.

always@(posedge S_AXI_ACLK) begin
    if(S_AXI_ARESETN == 1'b0) begin
        axi_bvalid <= 0;
        axi_bresp <= 2'b0;
    end 
    else begin    
        if(axi_awready && S_AXI_AWVALID && ~axi_bvalid && axi_wready && S_AXI_WVALID) begin
            // indicates a valid write response is available
            axi_bvalid <= 1'b1;
            axi_bresp <= 2'b0; // 'OKAY' response 
        end // work error responses in future
        else begin
            if(S_AXI_BREADY && axi_bvalid) begin
                //check if bready is asserted while bvalid is high) 
                //(there is a possibility that bready is always asserted high)
                axi_bvalid <= 1'b0;
            end
        end
    end
end   

// Implement axi_arready generation
// axi_arready is asserted for one S_AXI_ACLK clock cycle when
// S_AXI_ARVALID is asserted. axi_awready is 
// de-asserted when reset (active low) is asserted. 
// The read address is also latched when S_AXI_ARVALID is 
// asserted. axi_araddr is reset to zero on reset assertion.
always@( posedge S_AXI_ACLK) begin
    if(S_AXI_ARESETN == 1'b0) begin
        axi_arready <= 1'b0;
        axi_araddr <= 32'b0;
    end
    else begin
        if(~axi_arready && S_AXI_ARVALID) begin
            // indicates that the slave has acceped the valid read address
            axi_arready <= 1'b1;
            // Read address latching
            axi_araddr <= S_AXI_ARADDR;
        end
        else begin
            axi_arready <= 1'b0;
        end
    end 
end       

// Implement axi_arvalid generation
// axi_rvalid is asserted for one S_AXI_ACLK clock cycle when both 
// S_AXI_ARVALID and axi_arready are asserted. The slave registers 
// data are available on the axi_rdata bus at this instance. The 
// assertion of axi_rvalid marks the validity of read data on the 
// bus and axi_rresp indicates the status of read transaction.axi_rvalid 
// is deasserted on reset (active low). axi_rresp and axi_rdata are 
// cleared to zero on reset (active low).  
always@(posedge S_AXI_ACLK) begin
    if(S_AXI_ARESETN == 1'b0) begin
        axi_rvalid <= 0;
        axi_rresp  <= 0;
    end
    else begin    
        if (axi_arready && S_AXI_ARVALID && ~axi_rvalid) begin
            // Valid read data is available at the read data bus
            axi_rvalid <= 1'b1;
            axi_rresp  <= 2'b0; // 'OKAY' response
        end   
        else if (axi_rvalid && S_AXI_RREADY) begin
            // Read data is accepted by the master
            axi_rvalid <= 1'b0;
        end                
    end
end    

// Implement memory mapped register select and read logic generation
// Slave register read enable is asserted when valid address is available
// and the slave is ready to accept the read address.
assign slv_reg_rden = axi_arready & S_AXI_ARVALID & ~axi_rvalid;

always@(*) begin
    // Address decoding for reading registers
    case(axi_araddr[ADDR_LSB+OPT_MEM_ADDR_BITS : ADDR_LSB])
        3'h0: reg_data_out <= slv_reg0;
        3'h1: reg_data_out <= slv_reg1;
        3'h2: reg_data_out <= slv_reg2;
        3'h3: reg_data_out <= slv_reg3;
        3'h4: reg_data_out <= slv_reg4;
        3'h5: reg_data_out <= slv_reg5;
        default: reg_data_out <= 0;
    endcase
end

// Output register or memory read data
always@(posedge S_AXI_ACLK) begin
    if(S_AXI_ARESETN == 1'b0) begin
        axi_rdata <= 0;
    end
    else begin
        // When there is a valid read address (S_AXI_ARVALID) with 
        // acceptance of read address by the slave (axi_arready), 
        // output the read dada 
        if(slv_reg_rden) begin
            axi_rdata <= reg_data_out; // register read data
        end
    end
end

always@(posedge S_AXI_ACLK) begin
  if(S_AXI_ARESETN == 1'b0)
      start_clr_ack  <= 1'b0;
  else if(start_clr_d2)
      start_clr_ack  <= 1'b1;
  else
      start_clr_ack  <= 1'b0;
end

wire sample_en;
ad9269_sample sample_inst(
    .adc_clk       (adc_clk          ),
    .adc_rst_n     (adc_rst_n        ),
    .adc_data      (adc_data         ),
    .sample_len    (slv_reg1         ),
    .sample_start  (slv_reg0[0]      ),
    .start_clr     (start_clr        ),
    .start_clr_ack (start_clr_ack    ),
    .sample_en     (sample_en        ),
    .DMA_pack_len  (slv_reg4         ),
    .DMA_start     (slv_reg5[1]      ),
    
    .M_AXIS_tdata  (m00_axis_tdata   ),
    .M_AXIS_tkeep  (m00_axis_tkeep   ),
    .M_AXIS_tlast  (m00_axis_tlast   ),
    .M_AXIS_tready (m00_axis_tready  ),
    .M_AXIS_tvalid (m00_axis_tvalid  ),
    .M_AXIS_CLK    (m00_axis_aclk    ),
    .M_AXIS_RSTN   (m00_axis_aresetn )
);

clk_div clk_div_inst(
    .sys_clk    (sys_clk),

    .clk_in     (adc_clk    ),
    .rst_n      (adc_rst_n  ),
    .ext_trig   (ext_trig   ),
    .trig_sel   (trig_sel   ),
    .prt_count  (slv_reg2   ),
    .pulse_width(slv_reg3   ),
    .module_en  (slv_reg5[0]),
    .sample_en  (sample_en  ),
    .triggle    (triggle    ),
    .led        (led        ),
    
    .utc_done   (utc_done   ),////////////////////////////////////////////v2.0
    .clk_cnt    (clk_cnt    ), ////////////////////////////////////////////v2.0
    .first_pulse_flag       (first_pulse_flag), ///////////////////////////v3.0
    .sample_start(slv_reg0[0])  ////////////////////////////v4.0
);

endmodule
