<profile>

<section name = "Vivado HLS Report for 'ddr_to_axis_reader_SD'" level="0">
<item name = "Date">Mon Jun  3 12:07:56 2019
</item>
<item name = "Version">2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)</item>
<item name = "Project">DDR_TO_AXIS_READER_AXILITE_SD_prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu9eg-ffvb1156-2-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">10.00</item>
<item name = "Clock uncertainty (ns)">1.25</item>
<item name = "Estimated clock period (ns)">8.75</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">?, ?, ?, -, -, 0 ~ 1048575, no</column>
<column name=" + memcpy.buffer.base_ddr_addr">513, 513, 3, 1, 1, 512, yes</column>
<column name=" + Loop 1.2">?, ?, 3, 1, 1, ?, yes</column>
<column name=" + Loop 1.3">2049, 2049, 3, 1, 1, 2048, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, 3, 0, 2977, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">4, -, 744, 1018, -</column>
<column name="Memory">4, -, 0, 0, -</column>
<column name="Multiplexer">-, -, -, 461, -</column>
<column name="Register">-, -, 507, -, -</column>
<specialColumn name="Available">1824, 2520, 548160, 274080, 0</specialColumn>
<specialColumn name="Utilization (%)">~0, ~0, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="ddr_to_axis_reader_SD_AXILiteS_s_axi_U">ddr_to_axis_reader_SD_AXILiteS_s_axi, 0, 0, 178, 252</column>
<column name="ddr_to_axis_reader_SD_base_ddr_addr_m_axi_U">ddr_to_axis_reader_SD_base_ddr_addr_m_axi, 4, 0, 566, 766</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="buffer_U">ddr_to_axis_readebkb, 4, 0, 0, 512, 64, 1, 32768</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="tmp_s_fu_587_p2">*, 3, 0, 20, 32, 32</column>
<column name="gepindex_fu_811_p2">+, 0, 0, 22, 4, 15</column>
<column name="i_1_fu_652_p2">+, 0, 0, 27, 20, 1</column>
<column name="indvar_next_fu_698_p2">+, 0, 0, 17, 10, 1</column>
<column name="j_2_fu_1119_p2">+, 0, 0, 20, 2, 13</column>
<column name="j_3_fu_764_p2">+, 0, 0, 20, 2, 13</column>
<column name="j_4_fu_838_p2">+, 0, 0, 20, 13, 1</column>
<column name="mem_index_gep_fu_789_p2">+, 0, 0, 21, 3, 14</column>
<column name="offset_1_fu_1076_p2">+, 0, 0, 39, 32, 10</column>
<column name="offset_fu_607_p2">+, 0, 0, 39, 32, 32</column>
<column name="tmp_18_fu_727_p2">+, 0, 0, 39, 1, 32</column>
<column name="tmp_4_fu_673_p2">+, 0, 0, 39, 32, 1</column>
<column name="tmp_21_fu_1162_p2">-, 0, 0, 15, 7, 7</column>
<column name="tmp_23_fu_1174_p2">-, 0, 0, 15, 7, 7</column>
<column name="tmp_27_fu_1204_p2">-, 0, 0, 15, 6, 7</column>
<column name="tmp_38_fu_1284_p2">-, 0, 0, 15, 7, 7</column>
<column name="tmp_40_fu_1296_p2">-, 0, 0, 15, 7, 7</column>
<column name="tmp_44_fu_1326_p2">-, 0, 0, 15, 6, 7</column>
<column name="tmp_57_fu_997_p2">-, 0, 0, 15, 7, 7</column>
<column name="tmp_59_fu_1009_p2">-, 0, 0, 15, 7, 7</column>
<column name="tmp_63_fu_1039_p2">-, 0, 0, 15, 6, 7</column>
<column name="tmp_75_fu_881_p2">-, 0, 0, 15, 7, 7</column>
<column name="tmp_77_fu_893_p2">-, 0, 0, 15, 7, 7</column>
<column name="tmp_81_fu_923_p2">-, 0, 0, 15, 6, 7</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state10_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_1458">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_544">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_782">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op207_write_state14">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op228_write_state14">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op229_write_state15">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op230_write_state15">and, 0, 0, 2, 1, 1</column>
<column name="outStream_channel_1_V_1_load_A">and, 0, 0, 2, 1, 1</column>
<column name="outStream_channel_1_V_1_load_B">and, 0, 0, 2, 1, 1</column>
<column name="outstream_channel_2_V_1_load_A">and, 0, 0, 2, 1, 1</column>
<column name="outstream_channel_2_V_1_load_B">and, 0, 0, 2, 1, 1</column>
<column name="tmp_32_fu_1230_p2">and, 0, 0, 64, 64, 64</column>
<column name="tmp_49_fu_1352_p2">and, 0, 0, 64, 64, 64</column>
<column name="tmp_68_fu_1065_p2">and, 0, 0, 64, 64, 64</column>
<column name="tmp_86_fu_949_p2">and, 0, 0, 64, 64, 64</column>
<column name="addrCmp1_fu_805_p2">icmp, 0, 0, 13, 14, 10</column>
<column name="addrCmp_fu_799_p2">icmp, 0, 0, 13, 10, 4</column>
<column name="exitcond1_fu_647_p2">icmp, 0, 0, 20, 20, 20</column>
<column name="exitcond_fu_692_p2">icmp, 0, 0, 13, 10, 11</column>
<column name="outStream_channel_1_V_1_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="outstream_channel_2_V_1_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="tmp_15_fu_1138_p2">icmp, 0, 0, 11, 6, 6</column>
<column name="tmp_16_fu_721_p2">icmp, 0, 0, 20, 32, 1</column>
<column name="tmp_34_fu_1260_p2">icmp, 0, 0, 11, 6, 6</column>
<column name="tmp_3_fu_669_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="tmp_53_fu_973_p2">icmp, 0, 0, 11, 6, 6</column>
<column name="tmp_71_fu_857_p2">icmp, 0, 0, 11, 6, 6</column>
<column name="tmp_30_fu_1218_p2">lshr, 0, 0, 179, 64, 64</column>
<column name="tmp_31_fu_1224_p2">lshr, 0, 0, 179, 2, 64</column>
<column name="tmp_47_fu_1340_p2">lshr, 0, 0, 179, 64, 64</column>
<column name="tmp_48_fu_1346_p2">lshr, 0, 0, 179, 2, 64</column>
<column name="tmp_66_fu_1053_p2">lshr, 0, 0, 179, 64, 64</column>
<column name="tmp_67_fu_1059_p2">lshr, 0, 0, 179, 2, 64</column>
<column name="tmp_84_fu_937_p2">lshr, 0, 0, 179, 64, 64</column>
<column name="tmp_85_fu_943_p2">lshr, 0, 0, 179, 2, 64</column>
<column name="ap_block_pp1_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp2_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state14_io">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state15_io">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state18_io">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state19_io">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2">or, 0, 0, 2, 1, 1</column>
<column name="end_pos1_fu_1254_p2">or, 0, 0, 6, 6, 3</column>
<column name="end_pos2_fu_967_p2">or, 0, 0, 6, 6, 3</column>
<column name="end_pos3_fu_851_p2">or, 0, 0, 6, 6, 3</column>
<column name="end_pos_fu_1132_p2">or, 0, 0, 6, 6, 3</column>
<column name="p_BASE_ADDRESS_flag_fu_557_p2">or, 0, 0, 2, 1, 1</column>
<column name="p_FRAME_BUFFER_DIM_fl_fu_519_p2">or, 0, 0, 2, 1, 1</column>
<column name="p_FRAME_BUFFER_NUMBER_fu_539_p2">or, 0, 0, 2, 1, 1</column>
<column name="p_FRAME_OFFSET_flag_fu_533_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp_12_fu_1241_p2">or, 0, 0, 3, 3, 1</column>
<column name="frame_buffer_dim_FRA_fu_525_p3">select, 0, 0, 32, 1, 32</column>
<column name="frame_buffer_offset_s_fu_571_p3">select, 0, 0, 32, 1, 32</column>
<column name="gepindex1_fu_817_p3">select, 0, 0, 15, 1, 15</column>
<column name="gepindex2_fu_825_p3">select, 0, 0, 15, 1, 15</column>
<column name="storemerge_fu_678_p3">select, 0, 0, 32, 1, 1</column>
<column name="tmp_1_FRAME_BUFFER_N_fu_545_p3">select, 0, 0, 8, 1, 8</column>
<column name="tmp_24_fu_1180_p3">select, 0, 0, 7, 1, 7</column>
<column name="tmp_25_fu_1188_p3">select, 0, 0, 64, 1, 64</column>
<column name="tmp_26_fu_1196_p3">select, 0, 0, 7, 1, 7</column>
<column name="tmp_41_fu_1302_p3">select, 0, 0, 7, 1, 7</column>
<column name="tmp_42_fu_1310_p3">select, 0, 0, 64, 1, 64</column>
<column name="tmp_43_fu_1318_p3">select, 0, 0, 7, 1, 7</column>
<column name="tmp_60_fu_1015_p3">select, 0, 0, 7, 1, 7</column>
<column name="tmp_61_fu_1023_p3">select, 0, 0, 64, 1, 64</column>
<column name="tmp_62_fu_1031_p3">select, 0, 0, 7, 1, 7</column>
<column name="tmp_78_fu_899_p3">select, 0, 0, 7, 1, 7</column>
<column name="tmp_79_fu_907_p3">select, 0, 0, 64, 1, 64</column>
<column name="tmp_7_BASE_ADDRESS_l_fu_579_p3">select, 0, 0, 32, 1, 32</column>
<column name="tmp_7_base_address_fu_563_p3">select, 0, 0, 32, 1, 32</column>
<column name="tmp_80_fu_915_p3">select, 0, 0, 7, 1, 7</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp1">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp2">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp1_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp2_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="tmp_22_fu_1168_p2">xor, 0, 0, 7, 7, 6</column>
<column name="tmp_39_fu_1290_p2">xor, 0, 0, 7, 7, 6</column>
<column name="tmp_58_fu_1003_p2">xor, 0, 0, 7, 7, 6</column>
<column name="tmp_76_fu_887_p2">xor, 0, 0, 7, 7, 6</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">59, 14, 1, 14</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp1_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp1_iter2">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp2_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp2_iter2">9, 2, 1, 2</column>
<column name="ap_phi_mux_BASE_ADDRESS_flag_phi_fu_358_p4">15, 3, 1, 3</column>
<column name="ap_phi_mux_BASE_ADDRESS_loc_phi_fu_369_p4">15, 3, 32, 96</column>
<column name="ap_phi_mux_FRAME_BUFFER_DIM_fla_phi_fu_295_p4">15, 3, 1, 3</column>
<column name="ap_phi_mux_FRAME_BUFFER_DIM_loc_phi_fu_306_p4">15, 3, 32, 96</column>
<column name="ap_phi_mux_FRAME_BUFFER_NUMBER_1_phi_fu_337_p4">15, 3, 1, 3</column>
<column name="ap_phi_mux_FRAME_BUFFER_NUMBER_2_phi_fu_348_p4">15, 3, 8, 24</column>
<column name="ap_phi_mux_FRAME_OFFSET_flag_phi_fu_316_p4">15, 3, 1, 3</column>
<column name="ap_phi_mux_FRAME_OFFSET_loc_phi_fu_327_p4">15, 3, 32, 96</column>
<column name="ap_phi_mux_indvar_phi_fu_401_p4">9, 2, 10, 20</column>
<column name="ap_phi_mux_j_1_phi_fu_423_p4">15, 3, 13, 39</column>
<column name="ap_sig_ioackin_base_ddr_addr_ARREADY">9, 2, 1, 2</column>
<column name="base_ddr_addr_blk_n_AR">9, 2, 1, 2</column>
<column name="base_ddr_addr_blk_n_R">9, 2, 1, 2</column>
<column name="buffer_address0">21, 4, 9, 36</column>
<column name="buffer_address1">15, 3, 9, 27</column>
<column name="i_reg_386">9, 2, 20, 40</column>
<column name="indvar_reg_397">9, 2, 10, 20</column>
<column name="j1_reg_430">9, 2, 13, 26</column>
<column name="j_reg_409">9, 2, 13, 26</column>
<column name="luma_chroma_switch">9, 2, 32, 64</column>
<column name="offset1_reg_376">9, 2, 32, 64</column>
<column name="outStream_channel_1_V_1_data_in">21, 4, 8, 32</column>
<column name="outStream_channel_1_V_1_data_out">9, 2, 8, 16</column>
<column name="outStream_channel_1_V_1_state">15, 3, 2, 6</column>
<column name="outStream_channel_1_V_TDATA_blk_n">9, 2, 1, 2</column>
<column name="outstream_channel_2_V_1_data_out">9, 2, 8, 16</column>
<column name="outstream_channel_2_V_1_state">15, 3, 2, 6</column>
<column name="outstream_channel_2_V_TDATA_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="BASE_ADDRESS_r">32, 0, 32, 0</column>
<column name="FRAME_BUFFER_DIM_r">32, 0, 32, 0</column>
<column name="FRAME_BUFFER_NUMBER_r">8, 0, 8, 0</column>
<column name="FRAME_OFFSET">32, 0, 32, 0</column>
<column name="ap_CS_fsm">13, 0, 13, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter2">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_base_ddr_addr_ARREADY">1, 0, 1, 0</column>
<column name="base_ddr_addr_addr_r_reg_1435">64, 0, 64, 0</column>
<column name="exitcond_reg_1426">1, 0, 1, 0</column>
<column name="exitcond_reg_1426_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="guard_variable_for_d">1, 0, 1, 0</column>
<column name="guard_variable_for_d_1">1, 0, 1, 0</column>
<column name="guard_variable_for_d_2">1, 0, 1, 0</column>
<column name="guard_variable_for_d_3">1, 0, 1, 0</column>
<column name="i_1_reg_1415">20, 0, 20, 0</column>
<column name="i_reg_386">20, 0, 20, 0</column>
<column name="indvar_next_reg_1430">10, 0, 10, 0</column>
<column name="indvar_reg_397">10, 0, 10, 0</column>
<column name="indvar_reg_397_pp0_iter1_reg">10, 0, 10, 0</column>
<column name="inner_index">32, 0, 32, 0</column>
<column name="inner_index_load_reg_1367">32, 0, 32, 0</column>
<column name="j1_reg_430">13, 0, 13, 0</column>
<column name="j_reg_409">13, 0, 13, 0</column>
<column name="luma_chroma_switch">32, 0, 32, 0</column>
<column name="offset1_reg_376">32, 0, 32, 0</column>
<column name="outStream_channel_1_V_1_payload_A">8, 0, 8, 0</column>
<column name="outStream_channel_1_V_1_payload_B">8, 0, 8, 0</column>
<column name="outStream_channel_1_V_1_sel_rd">1, 0, 1, 0</column>
<column name="outStream_channel_1_V_1_sel_wr">1, 0, 1, 0</column>
<column name="outStream_channel_1_V_1_state">2, 0, 2, 0</column>
<column name="outstream_channel_2_V_1_payload_A">8, 0, 8, 0</column>
<column name="outstream_channel_2_V_1_payload_B">8, 0, 8, 0</column>
<column name="outstream_channel_2_V_1_sel_rd">1, 0, 1, 0</column>
<column name="outstream_channel_2_V_1_sel_wr">1, 0, 1, 0</column>
<column name="outstream_channel_2_V_1_state">2, 0, 2, 0</column>
<column name="stereo_enabler_read_reg_1363">1, 0, 1, 0</column>
<column name="tmp_11_reg_1492">3, 0, 3, 0</column>
<column name="tmp_13_reg_1503">2, 0, 2, 0</column>
<column name="tmp_16_reg_1444">1, 0, 1, 0</column>
<column name="tmp_16_reg_1444_pp1_iter1_reg">1, 0, 1, 0</column>
<column name="tmp_1_FRAME_BUFFER_N_1_reg_1394">8, 0, 32, 24</column>
<column name="tmp_51_reg_1458">3, 0, 3, 0</column>
<column name="tmp_5_reg_1407">20, 0, 20, 0</column>
<column name="tmp_6_reg_1440">1, 0, 1, 0</column>
<column name="tmp_6_reg_1440_pp1_iter1_reg">1, 0, 1, 0</column>
<column name="tmp_70_reg_1448">3, 0, 3, 0</column>
<column name="tmp_reg_1488">1, 0, 1, 0</column>
<column name="tmp_reg_1488_pp2_iter1_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_AXILiteS_AWVALID">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_AWREADY">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_AWADDR">in, 6, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WVALID">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WREADY">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WDATA">in, 32, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WSTRB">in, 4, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_ARVALID">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_ARREADY">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_ARADDR">in, 6, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RVALID">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RREADY">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RDATA">out, 32, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RRESP">out, 2, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_BVALID">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_BREADY">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_BRESP">out, 2, s_axi, AXILiteS, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, ddr_to_axis_reader_SD, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, ddr_to_axis_reader_SD, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, ddr_to_axis_reader_SD, return value</column>
<column name="outStream_channel_1_V_TDATA">out, 8, axis, outStream_channel_1_V, pointer</column>
<column name="outStream_channel_1_V_TVALID">out, 1, axis, outStream_channel_1_V, pointer</column>
<column name="outStream_channel_1_V_TREADY">in, 1, axis, outStream_channel_1_V, pointer</column>
<column name="outstream_channel_2_V_TDATA">out, 8, axis, outstream_channel_2_V, pointer</column>
<column name="outstream_channel_2_V_TVALID">out, 1, axis, outstream_channel_2_V, pointer</column>
<column name="outstream_channel_2_V_TREADY">in, 1, axis, outstream_channel_2_V, pointer</column>
<column name="m_axi_base_ddr_addr_AWVALID">out, 1, m_axi, base_ddr_addr, pointer</column>
<column name="m_axi_base_ddr_addr_AWREADY">in, 1, m_axi, base_ddr_addr, pointer</column>
<column name="m_axi_base_ddr_addr_AWADDR">out, 32, m_axi, base_ddr_addr, pointer</column>
<column name="m_axi_base_ddr_addr_AWID">out, 1, m_axi, base_ddr_addr, pointer</column>
<column name="m_axi_base_ddr_addr_AWLEN">out, 8, m_axi, base_ddr_addr, pointer</column>
<column name="m_axi_base_ddr_addr_AWSIZE">out, 3, m_axi, base_ddr_addr, pointer</column>
<column name="m_axi_base_ddr_addr_AWBURST">out, 2, m_axi, base_ddr_addr, pointer</column>
<column name="m_axi_base_ddr_addr_AWLOCK">out, 2, m_axi, base_ddr_addr, pointer</column>
<column name="m_axi_base_ddr_addr_AWCACHE">out, 4, m_axi, base_ddr_addr, pointer</column>
<column name="m_axi_base_ddr_addr_AWPROT">out, 3, m_axi, base_ddr_addr, pointer</column>
<column name="m_axi_base_ddr_addr_AWQOS">out, 4, m_axi, base_ddr_addr, pointer</column>
<column name="m_axi_base_ddr_addr_AWREGION">out, 4, m_axi, base_ddr_addr, pointer</column>
<column name="m_axi_base_ddr_addr_AWUSER">out, 1, m_axi, base_ddr_addr, pointer</column>
<column name="m_axi_base_ddr_addr_WVALID">out, 1, m_axi, base_ddr_addr, pointer</column>
<column name="m_axi_base_ddr_addr_WREADY">in, 1, m_axi, base_ddr_addr, pointer</column>
<column name="m_axi_base_ddr_addr_WDATA">out, 64, m_axi, base_ddr_addr, pointer</column>
<column name="m_axi_base_ddr_addr_WSTRB">out, 8, m_axi, base_ddr_addr, pointer</column>
<column name="m_axi_base_ddr_addr_WLAST">out, 1, m_axi, base_ddr_addr, pointer</column>
<column name="m_axi_base_ddr_addr_WID">out, 1, m_axi, base_ddr_addr, pointer</column>
<column name="m_axi_base_ddr_addr_WUSER">out, 1, m_axi, base_ddr_addr, pointer</column>
<column name="m_axi_base_ddr_addr_ARVALID">out, 1, m_axi, base_ddr_addr, pointer</column>
<column name="m_axi_base_ddr_addr_ARREADY">in, 1, m_axi, base_ddr_addr, pointer</column>
<column name="m_axi_base_ddr_addr_ARADDR">out, 32, m_axi, base_ddr_addr, pointer</column>
<column name="m_axi_base_ddr_addr_ARID">out, 1, m_axi, base_ddr_addr, pointer</column>
<column name="m_axi_base_ddr_addr_ARLEN">out, 8, m_axi, base_ddr_addr, pointer</column>
<column name="m_axi_base_ddr_addr_ARSIZE">out, 3, m_axi, base_ddr_addr, pointer</column>
<column name="m_axi_base_ddr_addr_ARBURST">out, 2, m_axi, base_ddr_addr, pointer</column>
<column name="m_axi_base_ddr_addr_ARLOCK">out, 2, m_axi, base_ddr_addr, pointer</column>
<column name="m_axi_base_ddr_addr_ARCACHE">out, 4, m_axi, base_ddr_addr, pointer</column>
<column name="m_axi_base_ddr_addr_ARPROT">out, 3, m_axi, base_ddr_addr, pointer</column>
<column name="m_axi_base_ddr_addr_ARQOS">out, 4, m_axi, base_ddr_addr, pointer</column>
<column name="m_axi_base_ddr_addr_ARREGION">out, 4, m_axi, base_ddr_addr, pointer</column>
<column name="m_axi_base_ddr_addr_ARUSER">out, 1, m_axi, base_ddr_addr, pointer</column>
<column name="m_axi_base_ddr_addr_RVALID">in, 1, m_axi, base_ddr_addr, pointer</column>
<column name="m_axi_base_ddr_addr_RREADY">out, 1, m_axi, base_ddr_addr, pointer</column>
<column name="m_axi_base_ddr_addr_RDATA">in, 64, m_axi, base_ddr_addr, pointer</column>
<column name="m_axi_base_ddr_addr_RLAST">in, 1, m_axi, base_ddr_addr, pointer</column>
<column name="m_axi_base_ddr_addr_RID">in, 1, m_axi, base_ddr_addr, pointer</column>
<column name="m_axi_base_ddr_addr_RUSER">in, 1, m_axi, base_ddr_addr, pointer</column>
<column name="m_axi_base_ddr_addr_RRESP">in, 2, m_axi, base_ddr_addr, pointer</column>
<column name="m_axi_base_ddr_addr_BVALID">in, 1, m_axi, base_ddr_addr, pointer</column>
<column name="m_axi_base_ddr_addr_BREADY">out, 1, m_axi, base_ddr_addr, pointer</column>
<column name="m_axi_base_ddr_addr_BRESP">in, 2, m_axi, base_ddr_addr, pointer</column>
<column name="m_axi_base_ddr_addr_BID">in, 1, m_axi, base_ddr_addr, pointer</column>
<column name="m_axi_base_ddr_addr_BUSER">in, 1, m_axi, base_ddr_addr, pointer</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">8.75</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="'offset'">phi, 0.00, 0.00, -, -, -, -, -, -, -, -, -, -, &apos;offset&apos;, ddr_to_axis_reader_SD.cpp:49, &apos;offset&apos;, ddr_to_axis_reader_SD.cpp:81</column>
<column name="'tmp_1', ddr_to_axis_reader_SD.cpp:52">sext, 0.00, 0.00, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'base_ddr_addr_addr', ddr_to_axis_reader_SD.cpp:52">getelementptr, 0.00, 0.00, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'base_ddr_addr_addr_1', ddr_to_axis_reader_SD.cpp:52">readreq, 8.75, 8.75, -, -, -, m_axi, request, &apos;base_ddr_addr&apos;, -, -, -, -, -</column>
</table>
</item>
</section>
</profile>
