// SPDX-License-Identifier: AGPL-3.0-or-later
//! AMD-specific DRM ioctl definitions.
//!
//! Structures and constants from the amdgpu kernel driver, defined in
//! pure Rust (no `amdgpu-sys` or `drm-sys`).

#[cfg(doc)]
use crate::error::DriverError;
use crate::error::DriverResult;
use std::os::unix::io::RawFd;

// amdgpu DRM ioctl command numbers (from amdgpu_drm.h)
const DRM_COMMAND_BASE: u32 = 0x40;
const DRM_AMDGPU_GEM_CREATE: u32 = DRM_COMMAND_BASE;
const DRM_AMDGPU_GEM_MMAP: u32 = DRM_COMMAND_BASE + 0x01;
const DRM_AMDGPU_CTX: u32 = DRM_COMMAND_BASE + 0x02;
const DRM_AMDGPU_GEM_VA: u32 = DRM_COMMAND_BASE + 0x08;
const DRM_AMDGPU_BO_LIST: u32 = DRM_COMMAND_BASE + 0x03;
const DRM_AMDGPU_CS: u32 = DRM_COMMAND_BASE + 0x04;
const DRM_AMDGPU_INFO: u32 = DRM_COMMAND_BASE + 0x05;
const DRM_AMDGPU_WAIT_CS: u32 = DRM_COMMAND_BASE + 0x09;

// Domain flags
/// GEM domain: device-local VRAM.
pub const AMDGPU_GEM_DOMAIN_VRAM: u32 = 0x4;
/// GEM domain: host-visible GTT (system memory).
pub const AMDGPU_GEM_DOMAIN_GTT: u32 = 0x2;

// GEM create flags
/// Use Write-Combine mapping for GTT buffers. Ensures CPU writes are
/// visible to the GPU without explicit cache flushes (uncacheable on CPU).
pub const AMDGPU_GEM_CREATE_CPU_GTT_USWC: u64 = 1 << 2;

// Context operations
const AMDGPU_CTX_OP_ALLOC_CTX: u32 = 1;
const AMDGPU_CTX_OP_FREE_CTX: u32 = 2;

// VA operations
/// VA operation: map a buffer into GPU VA space.
pub const AMDGPU_VA_OP_MAP: u32 = 1;
/// VA operation: unmap a buffer from GPU VA space.
pub const AMDGPU_VA_OP_UNMAP: u32 = 2;
/// VA flags: no special flags.
pub const AMDGPU_VA_FLAGS_NONE: u64 = 0;

// VM page protection flags (from amdgpu_drm.h)
/// VM page flag: readable by GPU.
pub const AMDGPU_VM_PAGE_READABLE: u32 = 1 << 1;
/// VM page flag: writable by GPU.
pub const AMDGPU_VM_PAGE_WRITEABLE: u32 = 1 << 2;
/// VM page flag: executable by GPU (for shader code).
pub const AMDGPU_VM_PAGE_EXECUTABLE: u32 = 1 << 3;

/// GEM create — matches `union drm_amdgpu_gem_create` (32 bytes).
///
/// Input: `bo_size`, `alignment`, `domains`, `domain_flags`.
/// Output: kernel overwrites first 8 bytes with `{ handle: u32, pad: u32 }`.
#[repr(C)]
#[derive(Debug, Default, Copy, Clone, bytemuck::Pod, bytemuck::Zeroable)]
pub struct AmdgpuGemCreate {
    /// Buffer size in bytes (input); kernel returns handle in first 8 bytes.
    pub bo_size: u64,
    /// Alignment requirement in bytes.
    pub alignment: u64,
    /// Memory domains (VRAM, GTT) as bitmask.
    pub domains: u64,
    /// Domain-specific flags.
    pub domain_flags: u64,
}

/// GEM mmap — matches `union drm_amdgpu_gem_mmap` (8 bytes).
///
/// Input: `handle` (u32) at offset 0.
/// Output: kernel overwrites with `addr_ptr` (u64) at offset 0.
#[repr(C)]
#[derive(Debug, Default, Copy, Clone, bytemuck::Pod, bytemuck::Zeroable)]
pub struct AmdgpuGemMmap {
    /// Input: GEM handle (low 32 bits). Output: mmap offset address.
    pub handle_or_addr: u64,
}

/// Context operation input/output.
#[repr(C)]
#[derive(Debug, Default, Copy, Clone, bytemuck::Pod, bytemuck::Zeroable)]
pub struct AmdgpuCtx {
    /// Operation (alloc/free).
    pub op: u32,
    /// Context flags.
    pub flags: u32,
    /// Context ID (input for free; output for alloc).
    pub ctx_id: u32,
    /// Padding for alignment.
    pub pad: u32,
}

/// GEM VA mapping.
#[repr(C)]
#[derive(Debug, Default, Copy, Clone, bytemuck::Pod, bytemuck::Zeroable)]
pub struct AmdgpuGemVa {
    /// GEM buffer handle.
    pub handle: u32,
    /// Padding for alignment.
    pub pad: u32,
    /// VA operation (map/unmap).
    pub operation: u32,
    /// Page protection flags.
    pub flags: u32,
    /// GPU virtual address to map at.
    pub va_address: u64,
    /// Offset within the buffer object.
    pub offset_in_bo: u64,
    /// Size of the mapping in bytes.
    pub map_size: u64,
}

/// Size of a `#[repr(C)]` struct as a `u32` for ioctl encoding.
#[expect(
    clippy::cast_possible_truncation,
    reason = "asserted in bounds; kernel ioctl structs are always < 4 GiB"
)]
const fn size_of_u32<T>() -> u32 {
    assert!(std::mem::size_of::<T>() <= u32::MAX as usize);
    std::mem::size_of::<T>() as u32
}

/// Encode a Rust reference as a kernel-compatible `u64` pointer.
///
/// DRM ioctls use `__u64` for all pointer fields to support 32-bit userspace
/// on 64-bit kernels. This helper makes the intent explicit and centralizes
/// the raw-pointer conversion.
fn kernel_ptr<T>(r: &T) -> u64 {
    std::ptr::from_ref(r) as u64
}

/// Read the kernel's output from a `#[repr(C)]` ioctl struct — zero unsafe.
///
/// DRM ioctls use C unions: the kernel writes output fields at the start of
/// the same struct used for input. This reads the first `size_of::<R>()` bytes
/// using `bytemuck` safe casts instead of `ptr::read`.
fn read_ioctl_output<T: bytemuck::Pod, R: bytemuck::Pod>(arg: &T) -> R {
    bytemuck::pod_read_unaligned(&bytemuck::bytes_of(arg)[..std::mem::size_of::<R>()])
}

/// Perform a named DRM ioctl on a `#[repr(C)]` struct.
///
/// Encapsulates `drm_ioctl_named`. All AMD ioctl functions route through here.
fn amd_ioctl<T>(fd: RawFd, request: u64, arg: &mut T, name: &'static str) -> DriverResult<()> {
    // ioctl contract: `request`/`name` match `T` (see `drm_ioctl_named`).
    crate::drm::drm_ioctl_named(fd, request, arg, name)
}

/// Perform a DRM ioctl and read a scalar output from the union overlay.
///
/// DRM ioctls write output into the first bytes of the same struct (C union).
/// This combines the ioctl call and the output read into one safe function.
/// The output read uses `bytemuck` — zero unsafe for the data extraction.
fn amd_ioctl_read<T: bytemuck::Pod, R: bytemuck::Pod>(
    fd: RawFd,
    request: u64,
    arg: &mut T,
    name: &'static str,
) -> DriverResult<R> {
    amd_ioctl(fd, request, arg, name)?;
    Ok(read_ioctl_output(arg))
}

/// Current `CLOCK_MONOTONIC` time in nanoseconds.
///
/// Required by kernel DRM ABIs that accept absolute timestamps.
/// Uses `rustix::time::clock_gettime` — zero unsafe, pure Rust.
fn clock_monotonic_ns() -> u64 {
    let ts = rustix::time::clock_gettime(rustix::time::ClockId::Monotonic);
    #[expect(
        clippy::cast_sign_loss,
        reason = "CLOCK_MONOTONIC never returns negative values"
    )]
    let ns = (ts.tv_sec as u64)
        .saturating_mul(1_000_000_000)
        .saturating_add(ts.tv_nsec as u64);
    ns
}

/// Build an IOWR request number for an AMD DRM command.
const fn amd_iowr<T>(cmd: u32) -> u64 {
    crate::drm::drm_iowr_pub(cmd, size_of_u32::<T>())
}

/// Build an IOW request number for an AMD DRM command.
const fn amd_iow<T>(cmd: u32) -> u64 {
    crate::drm::drm_iow_pub(cmd, size_of_u32::<T>())
}

/// Create an amdgpu GPU context.
///
/// # Errors
///
/// Returns [`DriverError`] if the context allocation ioctl fails.
pub fn create_context(fd: RawFd) -> DriverResult<u32> {
    let mut ctx = AmdgpuCtx {
        op: AMDGPU_CTX_OP_ALLOC_CTX,
        ..Default::default()
    };
    amd_ioctl_read(
        fd,
        amd_iowr::<AmdgpuCtx>(DRM_AMDGPU_CTX),
        &mut ctx,
        "AMDGPU_CTX_ALLOC",
    )
}

/// Destroy an amdgpu GPU context.
///
/// # Errors
///
/// Returns [`DriverError`] if the context free ioctl fails.
pub fn destroy_context(fd: RawFd, ctx_id: u32) -> DriverResult<()> {
    let mut ctx = AmdgpuCtx {
        op: AMDGPU_CTX_OP_FREE_CTX,
        ctx_id,
        ..Default::default()
    };
    amd_ioctl(
        fd,
        amd_iowr::<AmdgpuCtx>(DRM_AMDGPU_CTX),
        &mut ctx,
        "AMDGPU_CTX_FREE",
    )
}

/// Create a GEM buffer object.
///
/// # Errors
///
/// Returns [`DriverError`] if the GEM create ioctl fails.
pub fn gem_create(fd: RawFd, size: u64, domains: u32) -> DriverResult<(u32, u64)> {
    let page_size = 4096_u64;
    let aligned_size = size.next_multiple_of(page_size);
    // GTT buffers use USWC (Write-Combine) to ensure CPU writes are
    // immediately visible to the GPU without cache coherency issues.
    let flags = if (domains & AMDGPU_GEM_DOMAIN_GTT) != 0 {
        AMDGPU_GEM_CREATE_CPU_GTT_USWC
    } else {
        0
    };
    let mut req = AmdgpuGemCreate {
        bo_size: aligned_size,
        alignment: page_size,
        domains: domains.into(),
        domain_flags: flags,
    };
    let handle: u32 = amd_ioctl_read(
        fd,
        amd_iowr::<AmdgpuGemCreate>(DRM_AMDGPU_GEM_CREATE),
        &mut req,
        "AMDGPU_GEM_CREATE",
    )?;
    Ok((handle, aligned_size))
}

/// Get the mmap offset for a GEM buffer.
///
/// # Errors
///
/// Returns [`DriverError`] if the GEM mmap ioctl fails.
pub fn gem_mmap_offset(fd: RawFd, handle: u32) -> DriverResult<u64> {
    let mut req = AmdgpuGemMmap {
        handle_or_addr: u64::from(handle),
    };
    amd_ioctl(
        fd,
        amd_iowr::<AmdgpuGemMmap>(DRM_AMDGPU_GEM_MMAP),
        &mut req,
        "AMDGPU_GEM_MMAP",
    )?;
    Ok(req.handle_or_addr)
}

/// Map a GEM buffer to a GPU virtual address.
///
/// # Errors
///
/// Returns [`DriverError`] if the VA map ioctl fails.
pub fn gem_va_map(fd: RawFd, handle: u32, va: u64, size: u64) -> DriverResult<()> {
    let flags = AMDGPU_VM_PAGE_READABLE | AMDGPU_VM_PAGE_WRITEABLE | AMDGPU_VM_PAGE_EXECUTABLE;
    let mut req = AmdgpuGemVa {
        handle,
        operation: AMDGPU_VA_OP_MAP,
        flags,
        va_address: va,
        map_size: size,
        ..Default::default()
    };
    amd_ioctl(
        fd,
        amd_iow::<AmdgpuGemVa>(DRM_AMDGPU_GEM_VA),
        &mut req,
        "AMDGPU_GEM_VA_MAP",
    )
}

// --- BO list structs (drm_amdgpu_bo_list) ---

const AMDGPU_BO_LIST_OP_CREATE: u32 = 0;
const AMDGPU_BO_LIST_OP_DESTROY: u32 = 1;

#[repr(C)]
#[derive(Debug, Default, Copy, Clone, bytemuck::Pod, bytemuck::Zeroable)]
struct AmdgpuBoListEntry {
    bo_handle: u32,
    bo_priority: u32,
}

/// Input for `DRM_IOCTL_AMDGPU_BO_LIST` — matches `drm_amdgpu_bo_list_in`.
/// Union output (`list_handle`) overlaps the first 4 bytes.
#[repr(C)]
#[derive(Debug, Default, Copy, Clone, bytemuck::Pod, bytemuck::Zeroable)]
struct AmdgpuBoListIn {
    operation: u32,
    list_handle: u32,
    bo_number: u32,
    bo_info_size: u32,
    bo_info_ptr: u64,
}

// --- CS submission structs (drm_amdgpu_cs) ---

const AMDGPU_CHUNK_ID_IB: u32 = 0x01;
/// GFX (graphics + compute) ring.
pub const AMDGPU_HW_IP_GFX: u32 = 0;
/// Dedicated COMPUTE (MEC) ring.
pub const AMDGPU_HW_IP_COMPUTE: u32 = 1;

#[repr(C)]
#[derive(Debug, Default, Copy, Clone, bytemuck::Pod, bytemuck::Zeroable)]
struct AmdgpuCsChunk {
    chunk_id: u32,
    length_dw: u32,
    chunk_data: u64,
}

/// IB chunk data — matches `drm_amdgpu_cs_chunk_ib`.
#[repr(C)]
#[derive(Debug, Default, Copy, Clone, bytemuck::Pod, bytemuck::Zeroable)]
struct AmdgpuCsChunkIb {
    pad: u32,
    flags: u32,
    va_start: u64,
    ib_bytes: u32,
    ip_type: u32,
    ip_instance: u32,
    ring: u32,
}

/// CS input — matches `drm_amdgpu_cs_in` (24 bytes, same as union).
/// After ioctl, first 8 bytes contain the fence handle (`drm_amdgpu_cs_out`).
#[repr(C)]
#[derive(Debug, Default, Copy, Clone, bytemuck::Pod, bytemuck::Zeroable)]
struct AmdgpuCsIn {
    ctx_id: u32,
    bo_list_handle: u32,
    num_chunks: u32,
    flags: u32,
    chunks: u64,
}

// --- Wait CS structs (drm_amdgpu_wait_cs) ---

/// Wait CS input — matches `drm_amdgpu_wait_cs_in` (32 bytes, same as union).
/// After ioctl, first 8 bytes contain status (`drm_amdgpu_wait_cs_out`).
#[repr(C)]
#[derive(Debug, Default, Copy, Clone, bytemuck::Pod, bytemuck::Zeroable)]
struct AmdgpuWaitCsIn {
    handle: u64,
    timeout: u64,
    ip_type: u32,
    ip_instance: u32,
    ring: u32,
    ctx_id: u32,
}

/// Create a BO (buffer object) list for command submission.
///
/// # Errors
///
/// Returns [`DriverError`] if the BO list creation ioctl fails.
pub fn create_bo_list(fd: RawFd, handles: &[u32]) -> DriverResult<u32> {
    let entries: Vec<AmdgpuBoListEntry> = handles
        .iter()
        .map(|&h| AmdgpuBoListEntry {
            bo_handle: h,
            bo_priority: 0,
        })
        .collect();

    let mut req = AmdgpuBoListIn {
        operation: AMDGPU_BO_LIST_OP_CREATE,
        bo_number: u32::try_from(entries.len())
            .map_err(|_| crate::error::DriverError::platform_overflow("BO count fits in u32"))?,
        bo_info_size: size_of_u32::<AmdgpuBoListEntry>(),
        bo_info_ptr: entries.first().map_or(0, kernel_ptr),
        ..Default::default()
    };

    amd_ioctl_read(
        fd,
        amd_iowr::<AmdgpuBoListIn>(DRM_AMDGPU_BO_LIST),
        &mut req,
        "AMDGPU_BO_LIST_CREATE",
    )
}

/// Destroy a BO list.
///
/// # Errors
///
/// Returns [`DriverError`] if the BO list destruction ioctl fails.
pub fn destroy_bo_list(fd: RawFd, list_handle: u32) -> DriverResult<()> {
    let mut req = AmdgpuBoListIn {
        operation: AMDGPU_BO_LIST_OP_DESTROY,
        list_handle,
        ..Default::default()
    };

    amd_ioctl(
        fd,
        amd_iowr::<AmdgpuBoListIn>(DRM_AMDGPU_BO_LIST),
        &mut req,
        "AMDGPU_BO_LIST_DESTROY",
    )
}

/// Submit an indirect buffer (IB) to the compute ring.
///
/// The IB must reside in a GPU-mapped GEM buffer at `ib_va`.
/// Returns the fence sequence number for synchronization.
///
/// # Errors
///
/// Returns [`DriverError`] if the CS ioctl fails.
pub fn submit_command(
    fd: RawFd,
    ctx_id: u32,
    bo_list_handle: u32,
    ib_va: u64,
    ib_bytes: u32,
) -> DriverResult<u64> {
    submit_command_ip(
        fd,
        ctx_id,
        bo_list_handle,
        ib_va,
        ib_bytes,
        AMDGPU_HW_IP_COMPUTE,
    )
}

/// Submit an IB to the ring identified by `ip_type` (e.g. GFX vs compute/MEC).
///
/// Same as [`submit_command`] but selects `AmdgpuCsChunkIb::ip_type` for multi-IP GPUs.
pub fn submit_command_ip(
    fd: RawFd,
    ctx_id: u32,
    bo_list_handle: u32,
    ib_va: u64,
    ib_bytes: u32,
    ip_type: u32,
) -> DriverResult<u64> {
    let ib = AmdgpuCsChunkIb {
        va_start: ib_va,
        ib_bytes,
        ip_type,
        ..Default::default()
    };

    let chunk = AmdgpuCsChunk {
        chunk_id: AMDGPU_CHUNK_ID_IB,
        length_dw: size_of_u32::<AmdgpuCsChunkIb>() / 4,
        chunk_data: kernel_ptr(&ib),
    };

    let chunk_ptrs: [u64; 1] = [kernel_ptr(&chunk)];

    let mut cs = AmdgpuCsIn {
        ctx_id,
        bo_list_handle,
        num_chunks: 1,
        chunks: kernel_ptr(&chunk_ptrs[0]),
        ..Default::default()
    };

    tracing::debug!(ctx = ctx_id, ib_va, ib_bytes, "AMD CS submit");

    amd_ioctl_read(
        fd,
        amd_iowr::<AmdgpuCsIn>(DRM_AMDGPU_CS),
        &mut cs,
        "AMDGPU_CS_SUBMIT",
    )
}

/// Wait for a GPU fence to signal.
///
/// Blocks until the fence identified by `fence_handle` completes or
/// `timeout_ns` nanoseconds elapse.
///
/// # Errors
///
/// Returns [`DriverError::FenceTimeout`] if the fence does not complete
/// within `timeout_ns`, or [`DriverError`] if the ioctl fails.
pub fn sync_fence(fd: RawFd, ctx_id: u32, fence_handle: u64, timeout_ns: u64) -> DriverResult<()> {
    sync_fence_ip(fd, ctx_id, fence_handle, timeout_ns, AMDGPU_HW_IP_COMPUTE)
}

/// Wait for a fence on the ring identified by `ip_type` (must match submission IP).
///
/// Same as [`sync_fence`] but passes `ip_type` to `DRM_AMDGPU_WAIT_CS`.
pub fn sync_fence_ip(
    fd: RawFd,
    ctx_id: u32,
    fence_handle: u64,
    timeout_ns: u64,
    ip_type: u32,
) -> DriverResult<()> {
    // Kernel ABI: DRM_AMDGPU_WAIT_CS expects an absolute CLOCK_MONOTONIC
    // timestamp in nanoseconds. std::time::Instant is opaque and cannot
    // provide raw nanoseconds, so clock_gettime is unavoidable here.
    let abs_timeout = clock_monotonic_ns().saturating_add(timeout_ns);

    let mut wait = AmdgpuWaitCsIn {
        handle: fence_handle,
        timeout: abs_timeout,
        ip_type,
        ctx_id,
        ..Default::default()
    };

    tracing::debug!(ctx = ctx_id, fence = fence_handle, "AMD fence sync");

    let status: u64 = amd_ioctl_read(
        fd,
        amd_iowr::<AmdgpuWaitCsIn>(DRM_AMDGPU_WAIT_CS),
        &mut wait,
        "AMDGPU_WAIT_CS",
    )?;
    if status != 0 {
        return Err(crate::error::DriverError::FenceTimeout {
            ms: timeout_ns / 1_000_000,
        });
    }
    Ok(())
}

// --- Device info (DRM_AMDGPU_INFO) ---

const AMDGPU_INFO_HW_IP_INFO: u32 = 0x01;

/// HW IP info response — matches `drm_amdgpu_info_hw_ip`.
#[repr(C)]
#[derive(Debug, Default, Copy, Clone, bytemuck::Pod, bytemuck::Zeroable)]
struct AmdgpuInfoHwIp {
    hw_ip_version_major: u32,
    hw_ip_version_minor: u32,
    capabilities_flags: u64,
    ib_start_alignment: u32,
    ib_size_alignment: u32,
    available_rings: u32,
    pad: u32,
}

/// Query the GFX hardware IP version (major, minor).
///
/// Uses `DRM_AMDGPU_INFO` + `AMDGPU_INFO_HW_IP_INFO` for the GFX IP block.
/// Returns `(major, minor)` — e.g. `(9, 0)` for Vega, `(10, 3)` for RDNA2.
///
/// # Errors
///
/// Returns [`DriverError`] if the info ioctl fails.
pub fn query_gfx_version(fd: RawFd) -> DriverResult<(u32, u32)> {
    let mut response = AmdgpuInfoHwIp::default();
    let resp_ptr = std::ptr::from_mut(&mut response) as u64;
    let mut req = AmdgpuInfoRequestRaw {
        return_pointer: resp_ptr,
        return_size: size_of_u32::<AmdgpuInfoHwIp>(),
        query: AMDGPU_INFO_HW_IP_INFO,
        hw_ip_type: AMDGPU_HW_IP_GFX,
        hw_ip_instance: 0,
        pad: [0; 2],
    };
    amd_ioctl(
        fd,
        crate::drm::drm_iowr_pub(DRM_AMDGPU_INFO, size_of_u32::<AmdgpuInfoRequestRaw>()),
        &mut req,
        "AMDGPU_INFO_HW_IP_INFO",
    )?;
    Ok((response.hw_ip_version_major, response.hw_ip_version_minor))
}

/// Raw layout for `DRM_AMDGPU_INFO` — matches the kernel ABI exactly.
///
/// ```text
/// struct drm_amdgpu_info {
///     __u64 return_pointer;
///     __u32 return_size;
///     __u32 query;
///     union { struct { __u32 type; __u32 ip_instance; } hw_ip; ... };
/// };
/// ```
#[repr(C)]
#[derive(Debug, Default, Copy, Clone, bytemuck::Pod, bytemuck::Zeroable)]
struct AmdgpuInfoRequestRaw {
    return_pointer: u64,
    return_size: u32,
    query: u32,
    hw_ip_type: u32,
    hw_ip_instance: u32,
    pad: [u32; 2],
}

#[cfg(test)]
mod tests {
    use super::*;
    use std::mem::{offset_of, size_of};

    #[test]
    fn gem_create_layout() {
        assert_eq!(size_of::<AmdgpuGemCreate>(), 32);
        assert_eq!(offset_of!(AmdgpuGemCreate, bo_size), 0);
        assert_eq!(offset_of!(AmdgpuGemCreate, alignment), 8);
        assert_eq!(offset_of!(AmdgpuGemCreate, domains), 16);
        assert_eq!(offset_of!(AmdgpuGemCreate, domain_flags), 24);
    }

    #[test]
    fn gem_mmap_layout() {
        assert_eq!(size_of::<AmdgpuGemMmap>(), 8);
        assert_eq!(offset_of!(AmdgpuGemMmap, handle_or_addr), 0);
    }

    #[test]
    fn ctx_layout() {
        assert_eq!(size_of::<AmdgpuCtx>(), 16);
        assert_eq!(offset_of!(AmdgpuCtx, op), 0);
        assert_eq!(offset_of!(AmdgpuCtx, flags), 4);
        assert_eq!(offset_of!(AmdgpuCtx, ctx_id), 8);
    }

    #[test]
    fn gem_va_layout() {
        assert_eq!(size_of::<AmdgpuGemVa>(), 40);
        assert_eq!(offset_of!(AmdgpuGemVa, handle), 0);
        assert_eq!(offset_of!(AmdgpuGemVa, operation), 8);
        assert_eq!(offset_of!(AmdgpuGemVa, flags), 12);
        assert_eq!(offset_of!(AmdgpuGemVa, va_address), 16);
        assert_eq!(offset_of!(AmdgpuGemVa, offset_in_bo), 24);
        assert_eq!(offset_of!(AmdgpuGemVa, map_size), 32);
    }

    #[test]
    fn bo_list_entry_layout() {
        assert_eq!(size_of::<AmdgpuBoListEntry>(), 8);
        assert_eq!(offset_of!(AmdgpuBoListEntry, bo_handle), 0);
        assert_eq!(offset_of!(AmdgpuBoListEntry, bo_priority), 4);
    }

    #[test]
    fn bo_list_in_layout() {
        assert_eq!(size_of::<AmdgpuBoListIn>(), 24);
        assert_eq!(offset_of!(AmdgpuBoListIn, operation), 0);
        assert_eq!(offset_of!(AmdgpuBoListIn, list_handle), 4);
        assert_eq!(offset_of!(AmdgpuBoListIn, bo_number), 8);
        assert_eq!(offset_of!(AmdgpuBoListIn, bo_info_size), 12);
        assert_eq!(offset_of!(AmdgpuBoListIn, bo_info_ptr), 16);
    }

    #[test]
    fn cs_chunk_layout() {
        assert_eq!(size_of::<AmdgpuCsChunk>(), 16);
        assert_eq!(offset_of!(AmdgpuCsChunk, chunk_id), 0);
        assert_eq!(offset_of!(AmdgpuCsChunk, length_dw), 4);
        assert_eq!(offset_of!(AmdgpuCsChunk, chunk_data), 8);
    }

    #[test]
    fn cs_chunk_ib_layout() {
        assert_eq!(size_of::<AmdgpuCsChunkIb>(), 32);
        assert_eq!(offset_of!(AmdgpuCsChunkIb, pad), 0);
        assert_eq!(offset_of!(AmdgpuCsChunkIb, flags), 4);
        assert_eq!(offset_of!(AmdgpuCsChunkIb, va_start), 8);
        assert_eq!(offset_of!(AmdgpuCsChunkIb, ib_bytes), 16);
        assert_eq!(offset_of!(AmdgpuCsChunkIb, ip_type), 20);
        assert_eq!(offset_of!(AmdgpuCsChunkIb, ip_instance), 24);
        assert_eq!(offset_of!(AmdgpuCsChunkIb, ring), 28);
    }

    #[test]
    fn cs_in_layout() {
        assert_eq!(size_of::<AmdgpuCsIn>(), 24);
        assert_eq!(offset_of!(AmdgpuCsIn, ctx_id), 0);
        assert_eq!(offset_of!(AmdgpuCsIn, bo_list_handle), 4);
        assert_eq!(offset_of!(AmdgpuCsIn, num_chunks), 8);
        assert_eq!(offset_of!(AmdgpuCsIn, flags), 12);
        assert_eq!(offset_of!(AmdgpuCsIn, chunks), 16);
    }

    #[test]
    fn wait_cs_in_layout() {
        assert_eq!(size_of::<AmdgpuWaitCsIn>(), 32);
        assert_eq!(offset_of!(AmdgpuWaitCsIn, handle), 0);
        assert_eq!(offset_of!(AmdgpuWaitCsIn, timeout), 8);
        assert_eq!(offset_of!(AmdgpuWaitCsIn, ip_type), 16);
        assert_eq!(offset_of!(AmdgpuWaitCsIn, ip_instance), 20);
        assert_eq!(offset_of!(AmdgpuWaitCsIn, ring), 24);
        assert_eq!(offset_of!(AmdgpuWaitCsIn, ctx_id), 28);
    }

    #[test]
    fn size_of_u32_helper() {
        assert_eq!(size_of_u32::<AmdgpuGemCreate>(), 32);
        assert_eq!(size_of_u32::<AmdgpuCtx>(), 16);
        assert_eq!(size_of_u32::<AmdgpuGemMmap>(), 8);
        assert_eq!(size_of_u32::<AmdgpuGemVa>(), 40);
        assert_eq!(size_of_u32::<AmdgpuBoListIn>(), 24);
        assert_eq!(size_of_u32::<AmdgpuCsIn>(), 24);
        assert_eq!(size_of_u32::<AmdgpuWaitCsIn>(), 32);
    }

    #[test]
    fn read_ioctl_output_extracts_first_field() {
        let cs = AmdgpuCsIn {
            ctx_id: 0xDEAD_BEEF,
            bo_list_handle: 0xCAFE,
            ..Default::default()
        };
        let out: u32 = read_ioctl_output(&cs);
        assert_eq!(out, 0xDEAD_BEEF);
    }

    #[test]
    fn kernel_ptr_round_trips() {
        let val: u32 = 42;
        let ptr = kernel_ptr(&val);
        assert_eq!(ptr, std::ptr::from_ref(&val) as u64);
    }

    #[test]
    fn default_structs_are_zeroed() {
        let gem = AmdgpuGemCreate::default();
        assert_eq!(gem.bo_size, 0);
        assert_eq!(gem.domains, 0);

        let ctx = AmdgpuCtx::default();
        assert_eq!(ctx.op, 0);
        assert_eq!(ctx.ctx_id, 0);

        let wait = AmdgpuWaitCsIn::default();
        assert_eq!(wait.handle, 0);
        assert_eq!(wait.timeout, 0);
    }

    #[test]
    fn info_request_raw_layout() {
        assert_eq!(size_of::<AmdgpuInfoRequestRaw>(), 32);
        assert_eq!(offset_of!(AmdgpuInfoRequestRaw, return_pointer), 0);
        assert_eq!(offset_of!(AmdgpuInfoRequestRaw, return_size), 8);
        assert_eq!(offset_of!(AmdgpuInfoRequestRaw, query), 12);
        assert_eq!(offset_of!(AmdgpuInfoRequestRaw, hw_ip_type), 16);
        assert_eq!(offset_of!(AmdgpuInfoRequestRaw, hw_ip_instance), 20);
    }

    #[test]
    fn info_hw_ip_layout() {
        assert_eq!(size_of::<AmdgpuInfoHwIp>(), 32);
        assert_eq!(offset_of!(AmdgpuInfoHwIp, hw_ip_version_major), 0);
        assert_eq!(offset_of!(AmdgpuInfoHwIp, hw_ip_version_minor), 4);
        assert_eq!(offset_of!(AmdgpuInfoHwIp, capabilities_flags), 8);
        assert_eq!(offset_of!(AmdgpuInfoHwIp, ib_start_alignment), 16);
        assert_eq!(offset_of!(AmdgpuInfoHwIp, ib_size_alignment), 20);
        assert_eq!(offset_of!(AmdgpuInfoHwIp, available_rings), 24);
    }
}
