Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sat Jan 31 23:54:36 2026
| Host         : JakesXPS13 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lab1_control_sets_placed.rpt
| Design       : lab1
| Device       : xc7a200t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    13 |
|    Minimum number of control sets                        |    13 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    49 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    13 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              63 |           17 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              25 |           12 |
| Yes          | No                    | No                     |              10 |            5 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              29 |           15 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+---------------------------------------------------+----------------------------------------------------------------+------------------+----------------+--------------+
|                   Clock Signal                  |                   Enable Signal                   |                        Set/Reset Signal                        | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------+---------------------------------------------------+----------------------------------------------------------------+------------------+----------------+--------------+
|  vid/mmcm_adv_inst_display_clocks/inst/clk_out1 |                                                   | vid/Inst_vga/sig_gen/horizontal_counter/processQ[8]_i_1__0_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF                                       |                                                   |                                                                |                3 |              4 |         1.33 |
|  clk_IBUF                                       | row_stepper/process_q[7]_i_1_n_0                  | column_counter/reset_n                                         |                2 |              4 |         2.00 |
|  clk_IBUF                                       | column_counter/process_q[8]_i_1__0_n_0            |                                                                |                2 |              4 |         2.00 |
|  vid/mmcm_adv_inst_display_clocks/inst/clk_out2 |                                                   | vid/inst_dvid/shift_red[7]_i_1_n_0                             |                1 |              5 |         5.00 |
|  vid/mmcm_adv_inst_display_clocks/inst/clk_out2 |                                                   | vid/inst_dvid/shift_red[9]_i_1_n_0                             |                3 |              6 |         2.00 |
|  clk_IBUF                                       | row_stepper/process_q[7]_i_1_n_0                  |                                                                |                3 |              6 |         2.00 |
|  clk_IBUF                                       | column_counter/process_q[8]_i_1__0_n_0            | column_counter/reset_n                                         |                3 |              6 |         2.00 |
|  vid/mmcm_adv_inst_display_clocks/inst/clk_out1 | vid/Inst_vga/sig_gen/horizontal_counter/processQ0 | vid/Inst_vga/sig_gen/horizontal_counter/processQ[8]_i_1__0_n_0 |                6 |              9 |         1.50 |
|  vid/mmcm_adv_inst_display_clocks/inst/clk_out1 | vid/Inst_vga/sig_gen/vertical_counter/processQ0   | vid/Inst_vga/sig_gen/horizontal_counter/SR[0]                  |                4 |             10 |         2.50 |
|  vid/mmcm_adv_inst_display_clocks/inst/clk_out1 |                                                   | vid/Inst_vga/sig_gen/vga_reg[blank]_0                          |                7 |             13 |         1.86 |
|  vid/mmcm_adv_inst_display_clocks/inst/clk_out2 |                                                   |                                                                |                5 |             29 |         5.80 |
|  vid/mmcm_adv_inst_display_clocks/inst/clk_out1 |                                                   |                                                                |                9 |             30 |         3.33 |
+-------------------------------------------------+---------------------------------------------------+----------------------------------------------------------------+------------------+----------------+--------------+


