{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1646146225382 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646146225384 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2018  Intel Corporation. All rights reserved. " "Copyright (C) 2018  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646146225384 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646146225384 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and its AMPP partner logic  " "and other software and tools, and its AMPP partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646146225384 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646146225384 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646146225384 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646146225384 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646146225384 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646146225384 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646146225384 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646146225384 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646146225384 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646146225384 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details. " "refer to the applicable agreement for further details." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646146225384 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar  1 15:50:24 2022 " "Processing started: Tue Mar  1 15:50:24 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1646146225384 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646146225384 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top2 -c top2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off top2 -c top2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646146225385 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1646146225742 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1646146225742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top2.v 1 1 " "Found 1 design units, including 1 entities, in source file top2.v" { { "Info" "ISGN_ENTITY_NAME" "1 top2 " "Found entity 1: top2" {  } { { "top2.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646146238830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646146238830 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top2 " "Elaborating entity \"top2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1646146238948 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "soc_rst top2.v(63) " "Verilog HDL or VHDL warning at top2.v(63): object \"soc_rst\" assigned a value but never read" {  } { { "top2.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646146238965 "|top2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cpu_rst top2.v(64) " "Verilog HDL or VHDL warning at top2.v(64): object \"cpu_rst\" assigned a value but never read" {  } { { "top2.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646146238965 "|top2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "scratch_re top2.v(68) " "Verilog HDL or VHDL warning at top2.v(68): object \"scratch_re\" assigned a value but never read" {  } { { "top2.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646146238965 "|top2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bus_errors_we top2.v(70) " "Verilog HDL or VHDL warning at top2.v(70): object \"bus_errors_we\" assigned a value but never read" {  } { { "top2.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646146238965 "|top2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bus_errors_re top2.v(71) " "Verilog HDL or VHDL warning at top2.v(71): object \"bus_errors_re\" assigned a value but never read" {  } { { "top2.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646146238965 "|top2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "serial_bridge_tx_sink_last top2.v(80) " "Verilog HDL or VHDL warning at top2.v(80): object \"serial_bridge_tx_sink_last\" assigned a value but never read" {  } { { "top2.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646146238966 "|top2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "serial_bridge_rx_source_ready top2.v(88) " "Verilog HDL or VHDL warning at top2.v(88): object \"serial_bridge_rx_source_ready\" assigned a value but never read" {  } { { "top2.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v" 88 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646146238966 "|top2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "serial_bridge_wishbone_err top2.v(107) " "Verilog HDL or VHDL warning at top2.v(107): object \"serial_bridge_wishbone_err\" assigned a value but never read" {  } { { "top2.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v" 107 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646146238966 "|top2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dna_we top2.v(121) " "Verilog HDL or VHDL warning at top2.v(121): object \"dna_we\" assigned a value but never read" {  } { { "top2.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v" 121 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646146238967 "|top2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dna_re top2.v(122) " "Verilog HDL or VHDL warning at top2.v(122): object \"dna_re\" assigned a value but never read" {  } { { "top2.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v" 122 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646146238967 "|top2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "xadc_temperature_we top2.v(127) " "Verilog HDL or VHDL warning at top2.v(127): object \"xadc_temperature_we\" assigned a value but never read" {  } { { "top2.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v" 127 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646146238967 "|top2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "xadc_temperature_re top2.v(128) " "Verilog HDL or VHDL warning at top2.v(128): object \"xadc_temperature_re\" assigned a value but never read" {  } { { "top2.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v" 128 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646146238967 "|top2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "xadc_vccint_we top2.v(130) " "Verilog HDL or VHDL warning at top2.v(130): object \"xadc_vccint_we\" assigned a value but never read" {  } { { "top2.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v" 130 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646146238968 "|top2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "xadc_vccint_re top2.v(131) " "Verilog HDL or VHDL warning at top2.v(131): object \"xadc_vccint_re\" assigned a value but never read" {  } { { "top2.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v" 131 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646146238968 "|top2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "xadc_vccaux_we top2.v(133) " "Verilog HDL or VHDL warning at top2.v(133): object \"xadc_vccaux_we\" assigned a value but never read" {  } { { "top2.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v" 133 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646146238968 "|top2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "xadc_vccaux_re top2.v(134) " "Verilog HDL or VHDL warning at top2.v(134): object \"xadc_vccaux_re\" assigned a value but never read" {  } { { "top2.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v" 134 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646146238968 "|top2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "xadc_vccbram_we top2.v(136) " "Verilog HDL or VHDL warning at top2.v(136): object \"xadc_vccbram_we\" assigned a value but never read" {  } { { "top2.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v" 136 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646146238968 "|top2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "xadc_vccbram_re top2.v(137) " "Verilog HDL or VHDL warning at top2.v(137): object \"xadc_vccbram_re\" assigned a value but never read" {  } { { "top2.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v" 137 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646146238968 "|top2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "xadc_eoc_re top2.v(140) " "Verilog HDL or VHDL warning at top2.v(140): object \"xadc_eoc_re\" assigned a value but never read" {  } { { "top2.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v" 140 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646146238968 "|top2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "xadc_eos_re top2.v(143) " "Verilog HDL or VHDL warning at top2.v(143): object \"xadc_eos_re\" assigned a value but never read" {  } { { "top2.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v" 143 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646146238969 "|top2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "leds_re top2.v(158) " "Verilog HDL or VHDL warning at top2.v(158): object \"leds_re\" assigned a value but never read" {  } { { "top2.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v" 158 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646146238969 "|top2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "switches_we top2.v(160) " "Verilog HDL or VHDL warning at top2.v(160): object \"switches_we\" assigned a value but never read" {  } { { "top2.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v" 160 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646146238969 "|top2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "switches_re top2.v(161) " "Verilog HDL or VHDL warning at top2.v(161): object \"switches_re\" assigned a value but never read" {  } { { "top2.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v" 161 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646146238969 "|top2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "buttons_we top2.v(163) " "Verilog HDL or VHDL warning at top2.v(163): object \"buttons_we\" assigned a value but never read" {  } { { "top2.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v" 163 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646146238969 "|top2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "buttons_re top2.v(164) " "Verilog HDL or VHDL warning at top2.v(164): object \"buttons_re\" assigned a value but never read" {  } { { "top2.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v" 164 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646146238969 "|top2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "de10lite_acc_irq top2.v(168) " "Verilog HDL or VHDL warning at top2.v(168): object \"de10lite_acc_irq\" assigned a value but never read" {  } { { "top2.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646146238970 "|top2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "de10lite_acc_status_we top2.v(181) " "Verilog HDL or VHDL warning at top2.v(181): object \"de10lite_acc_status_we\" assigned a value but never read" {  } { { "top2.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v" 181 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646146238970 "|top2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "de10lite_acc_status_re top2.v(182) " "Verilog HDL or VHDL warning at top2.v(182): object \"de10lite_acc_status_re\" assigned a value but never read" {  } { { "top2.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v" 182 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646146238970 "|top2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "de10lite_acc_mosi_re top2.v(184) " "Verilog HDL or VHDL warning at top2.v(184): object \"de10lite_acc_mosi_re\" assigned a value but never read" {  } { { "top2.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v" 184 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646146238970 "|top2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "de10lite_acc_miso_we top2.v(186) " "Verilog HDL or VHDL warning at top2.v(186): object \"de10lite_acc_miso_we\" assigned a value but never read" {  } { { "top2.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v" 186 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646146238970 "|top2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "de10lite_acc_miso_re top2.v(187) " "Verilog HDL or VHDL warning at top2.v(187): object \"de10lite_acc_miso_re\" assigned a value but never read" {  } { { "top2.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v" 187 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646146238971 "|top2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "de10lite_acc_cs_re top2.v(191) " "Verilog HDL or VHDL warning at top2.v(191): object \"de10lite_acc_cs_re\" assigned a value but never read" {  } { { "top2.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v" 191 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646146238971 "|top2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "de10lite_acc_loopback_re top2.v(194) " "Verilog HDL or VHDL warning at top2.v(194): object \"de10lite_acc_loopback_re\" assigned a value but never read" {  } { { "top2.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v" 194 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646146238971 "|top2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "basesoc_wishbone_cti top2.v(294) " "Verilog HDL or VHDL warning at top2.v(294): object \"basesoc_wishbone_cti\" assigned a value but never read" {  } { { "top2.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v" 294 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646146238974 "|top2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "basesoc_wishbone_bte top2.v(295) " "Verilog HDL or VHDL warning at top2.v(295): object \"basesoc_wishbone_bte\" assigned a value but never read" {  } { { "top2.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v" 295 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646146238974 "|top2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csr_bankarray_csrbank0_in_r top2.v(302) " "Verilog HDL or VHDL warning at top2.v(302): object \"csr_bankarray_csrbank0_in_r\" assigned a value but never read" {  } { { "top2.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v" 302 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646146238974 "|top2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csr_bankarray_csrbank1_reset0_we top2.v(312) " "Verilog HDL or VHDL warning at top2.v(312): object \"csr_bankarray_csrbank1_reset0_we\" assigned a value but never read" {  } { { "top2.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v" 312 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646146238974 "|top2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csr_bankarray_csrbank1_scratch0_we top2.v(316) " "Verilog HDL or VHDL warning at top2.v(316): object \"csr_bankarray_csrbank1_scratch0_we\" assigned a value but never read" {  } { { "top2.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v" 316 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646146238975 "|top2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csr_bankarray_csrbank1_bus_errors_r top2.v(319) " "Verilog HDL or VHDL warning at top2.v(319): object \"csr_bankarray_csrbank1_bus_errors_r\" assigned a value but never read" {  } { { "top2.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v" 319 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646146238975 "|top2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csr_bankarray_csrbank2_control0_we top2.v(329) " "Verilog HDL or VHDL warning at top2.v(329): object \"csr_bankarray_csrbank2_control0_we\" assigned a value but never read" {  } { { "top2.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v" 329 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646146238975 "|top2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csr_bankarray_csrbank2_status_r top2.v(332) " "Verilog HDL or VHDL warning at top2.v(332): object \"csr_bankarray_csrbank2_status_r\" assigned a value but never read" {  } { { "top2.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v" 332 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646146238975 "|top2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csr_bankarray_csrbank2_mosi0_we top2.v(337) " "Verilog HDL or VHDL warning at top2.v(337): object \"csr_bankarray_csrbank2_mosi0_we\" assigned a value but never read" {  } { { "top2.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v" 337 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646146238975 "|top2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csr_bankarray_csrbank2_miso_r top2.v(340) " "Verilog HDL or VHDL warning at top2.v(340): object \"csr_bankarray_csrbank2_miso_r\" assigned a value but never read" {  } { { "top2.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v" 340 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646146238976 "|top2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csr_bankarray_csrbank2_cs0_we top2.v(345) " "Verilog HDL or VHDL warning at top2.v(345): object \"csr_bankarray_csrbank2_cs0_we\" assigned a value but never read" {  } { { "top2.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v" 345 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646146238976 "|top2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csr_bankarray_csrbank2_loopback0_we top2.v(349) " "Verilog HDL or VHDL warning at top2.v(349): object \"csr_bankarray_csrbank2_loopback0_we\" assigned a value but never read" {  } { { "top2.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v" 349 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646146238976 "|top2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csr_bankarray_csrbank3_id1_re top2.v(356) " "Verilog HDL or VHDL warning at top2.v(356): object \"csr_bankarray_csrbank3_id1_re\" assigned a value but never read" {  } { { "top2.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v" 356 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646146238976 "|top2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csr_bankarray_csrbank3_id1_r top2.v(357) " "Verilog HDL or VHDL warning at top2.v(357): object \"csr_bankarray_csrbank3_id1_r\" assigned a value but never read" {  } { { "top2.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v" 357 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646146238976 "|top2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csr_bankarray_csrbank3_id1_we top2.v(358) " "Verilog HDL or VHDL warning at top2.v(358): object \"csr_bankarray_csrbank3_id1_we\" assigned a value but never read" {  } { { "top2.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v" 358 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646146238977 "|top2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csr_bankarray_csrbank3_id0_r top2.v(361) " "Verilog HDL or VHDL warning at top2.v(361): object \"csr_bankarray_csrbank3_id0_r\" assigned a value but never read" {  } { { "top2.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v" 361 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646146238977 "|top2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csr_bankarray_sram_bus_we top2.v(366) " "Verilog HDL or VHDL warning at top2.v(366): object \"csr_bankarray_sram_bus_we\" assigned a value but never read" {  } { { "top2.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v" 366 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646146238977 "|top2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csr_bankarray_sram_bus_dat_w top2.v(367) " "Verilog HDL or VHDL warning at top2.v(367): object \"csr_bankarray_sram_bus_dat_w\" assigned a value but never read" {  } { { "top2.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v" 367 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646146238977 "|top2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csr_bankarray_csrbank4_out0_we top2.v(379) " "Verilog HDL or VHDL warning at top2.v(379): object \"csr_bankarray_csrbank4_out0_we\" assigned a value but never read" {  } { { "top2.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v" 379 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646146238978 "|top2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csr_bankarray_csrbank5_in_r top2.v(387) " "Verilog HDL or VHDL warning at top2.v(387): object \"csr_bankarray_csrbank5_in_r\" assigned a value but never read" {  } { { "top2.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v" 387 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646146238978 "|top2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csr_bankarray_csrbank6_temperature_r top2.v(396) " "Verilog HDL or VHDL warning at top2.v(396): object \"csr_bankarray_csrbank6_temperature_r\" assigned a value but never read" {  } { { "top2.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v" 396 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646146238978 "|top2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csr_bankarray_csrbank6_vccint_r top2.v(400) " "Verilog HDL or VHDL warning at top2.v(400): object \"csr_bankarray_csrbank6_vccint_r\" assigned a value but never read" {  } { { "top2.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v" 400 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646146238978 "|top2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csr_bankarray_csrbank6_vccaux_r top2.v(404) " "Verilog HDL or VHDL warning at top2.v(404): object \"csr_bankarray_csrbank6_vccaux_r\" assigned a value but never read" {  } { { "top2.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v" 404 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646146238979 "|top2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csr_bankarray_csrbank6_vccbram_r top2.v(408) " "Verilog HDL or VHDL warning at top2.v(408): object \"csr_bankarray_csrbank6_vccbram_r\" assigned a value but never read" {  } { { "top2.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v" 408 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646146238979 "|top2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csr_bankarray_csrbank6_eoc_r top2.v(412) " "Verilog HDL or VHDL warning at top2.v(412): object \"csr_bankarray_csrbank6_eoc_r\" assigned a value but never read" {  } { { "top2.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v" 412 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646146238979 "|top2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csr_bankarray_csrbank6_eos_r top2.v(416) " "Verilog HDL or VHDL warning at top2.v(416): object \"csr_bankarray_csrbank6_eos_r\" assigned a value but never read" {  } { { "top2.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v" 416 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646146238979 "|top2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 top2.v(450) " "Verilog HDL assignment warning at top2.v(450): truncated value with size 32 to match size of target (30)" {  } { { "top2.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v" 450 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646146238995 "|top2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 top2.v(460) " "Verilog HDL assignment warning at top2.v(460): truncated value with size 16 to match size of target (8)" {  } { { "top2.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v" 460 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646146238996 "|top2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 8 top2.v(463) " "Verilog HDL assignment warning at top2.v(463): truncated value with size 24 to match size of target (8)" {  } { { "top2.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v" 463 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646146238996 "|top2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 top2.v(466) " "Verilog HDL assignment warning at top2.v(466): truncated value with size 32 to match size of target (8)" {  } { { "top2.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v" 466 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646146238996 "|top2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 top2.v(486) " "Verilog HDL assignment warning at top2.v(486): truncated value with size 8 to match size of target (1)" {  } { { "top2.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v" 486 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646146238997 "|top2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 32 top2.v(582) " "Verilog HDL assignment warning at top2.v(582): truncated value with size 40 to match size of target (32)" {  } { { "top2.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v" 582 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646146239000 "|top2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 32 top2.v(606) " "Verilog HDL assignment warning at top2.v(606): truncated value with size 40 to match size of target (32)" {  } { { "top2.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v" 606 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646146239002 "|top2"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "top2.v(570) " "Verilog HDL Case Statement information at top2.v(570): all case item expressions in this case statement are onehot" {  } { { "top2.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v" 570 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1646146239004 "|top2"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "top2.v(709) " "Verilog HDL Case Statement information at top2.v(709): all case item expressions in this case statement are onehot" {  } { { "top2.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v" 709 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1646146239010 "|top2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 14 top2.v(1094) " "Verilog HDL assignment warning at top2.v(1094): truncated value with size 30 to match size of target (14)" {  } { { "top2.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v" 1094 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646146239018 "|top2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "58 57 top2.v(1568) " "Verilog HDL assignment warning at top2.v(1568): truncated value with size 58 to match size of target (57)" {  } { { "top2.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v" 1568 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646146239038 "|top2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 12 top2.v(1574) " "Verilog HDL assignment warning at top2.v(1574): truncated value with size 16 to match size of target (12)" {  } { { "top2.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v" 1574 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646146239038 "|top2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 12 top2.v(1577) " "Verilog HDL assignment warning at top2.v(1577): truncated value with size 16 to match size of target (12)" {  } { { "top2.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v" 1577 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646146239038 "|top2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 12 top2.v(1580) " "Verilog HDL assignment warning at top2.v(1580): truncated value with size 16 to match size of target (12)" {  } { { "top2.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v" 1580 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646146239038 "|top2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 12 top2.v(1583) " "Verilog HDL assignment warning at top2.v(1583): truncated value with size 16 to match size of target (12)" {  } { { "top2.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v" 1583 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646146239039 "|top2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 top2.v(1612) " "Verilog HDL assignment warning at top2.v(1612): truncated value with size 33 to match size of target (32)" {  } { { "top2.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v" 1612 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646146239043 "|top2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 top2.v(1614) " "Verilog HDL assignment warning at top2.v(1614): truncated value with size 33 to match size of target (32)" {  } { { "top2.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v" 1614 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646146239043 "|top2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 top2.v(1895) " "Net \"mem.data_a\" at top2.v(1895) has no driver or initial value, using a default initial value '0'" {  } { { "top2.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v" 1895 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1646146239129 "|top2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 top2.v(1895) " "Net \"mem.waddr_a\" at top2.v(1895) has no driver or initial value, using a default initial value '0'" {  } { { "top2.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v" 1895 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1646146239129 "|top2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 top2.v(1895) " "Net \"mem.we_a\" at top2.v(1895) has no driver or initial value, using a default initial value '0'" {  } { { "top2.v" "" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v" 1895 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1646146239131 "|top2"}
{ "Error" "ESGN_ENTITY_IS_MISSING" "DNA_PORT DNA_PORT " "Node instance \"DNA_PORT\" instantiates undefined entity \"DNA_PORT\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "top2.v" "DNA_PORT" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v" 1912 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1646146240364 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "XADC XADC " "Node instance \"XADC\" instantiates undefined entity \"XADC\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "top2.v" "XADC" { Text "/home/alexandre/multi-riscv-p2p/lab3/build/gateware/top2.v" 1957 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1646146240364 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 78 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 78 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "877 " "Peak virtual memory: 877 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1646146240443 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Mar  1 15:50:40 2022 " "Processing ended: Tue Mar  1 15:50:40 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1646146240443 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1646146240443 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1646146240443 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1646146240443 ""}
