0x0000: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0006: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x000c: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x000f: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0013: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0018: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x001b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x001e: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0022: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0027: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x002a: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x002d: mov_imm:
	regs[5] = 0x36f54445, opcode= 0x06
0x0034: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0039: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x003c: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x003f: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0042: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0045: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0048: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x004b: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x004f: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0054: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0057: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x005a: mov_imm:
	regs[5] = 0x7e9f5e8d, opcode= 0x06
0x0060: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0064: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0069: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x006d: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0072: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0079: jmp_imm:
	pc += 0x1, opcode= 0x05
0x007e: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0084: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0087: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x008a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x008d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0090: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0093: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0096: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x0099: mov_imm:
	regs[5] = 0xe3f5e897, opcode= 0x06
0x009f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x00a2: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x00a5: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x00a8: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x00ac: jmp_imm:
	pc += 0x1, opcode= 0x05
0x00b1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x00b4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x00b7: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x00ba: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x00bd: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x00c0: mov_imm:
	regs[5] = 0x7f8f2e65, opcode= 0x06
0x00c6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x00c9: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x00cc: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x00d2: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x00d8: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x00db: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x00de: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x00e1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x00e4: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x00e7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x00ea: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x00ee: jmp_imm:
	pc += 0x1, opcode= 0x05
0x00f3: mov_imm:
	regs[5] = 0x4a7486d, opcode= 0x06
0x00f9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x00fc: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x00ff: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0103: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0108: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x010b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x010e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0111: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0114: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0117: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x011a: mov_imm:
	regs[5] = 0x34293f3b, opcode= 0x06
0x0120: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0123: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x0126: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x012c: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0132: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0135: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0139: jmp_imm:
	pc += 0x1, opcode= 0x05
0x013e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0141: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0144: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0147: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x014a: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x014d: mov_imm:
	regs[5] = 0x642884c1, opcode= 0x06
0x0153: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0156: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x015a: jmp_imm:
	pc += 0x1, opcode= 0x05
0x015f: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0162: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0165: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0169: jmp_imm:
	pc += 0x1, opcode= 0x05
0x016e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0171: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0175: jmp_imm:
	pc += 0x1, opcode= 0x05
0x017a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x017e: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0183: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x0186: mov_imm:
	regs[5] = 0xf48d2cc9, opcode= 0x06
0x018c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0190: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0195: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x0198: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x019f: jmp_imm:
	pc += 0x1, opcode= 0x05
0x01a4: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x01aa: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x01ad: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x01b1: jmp_imm:
	pc += 0x1, opcode= 0x05
0x01b6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x01b9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x01bd: jmp_imm:
	pc += 0x1, opcode= 0x05
0x01c2: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x01c6: jmp_imm:
	pc += 0x1, opcode= 0x05
0x01cb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x01ce: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x01d1: mov_imm:
	regs[5] = 0x65faeb86, opcode= 0x06
0x01d7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x01db: jmp_imm:
	pc += 0x1, opcode= 0x05
0x01e0: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x01e3: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x01e6: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x01e9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x01ec: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x01ef: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x01f2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x01f5: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x01f8: mov_imm:
	regs[5] = 0x654cdf94, opcode= 0x06
0x01fe: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0201: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x0205: jmp_imm:
	pc += 0x1, opcode= 0x05
0x020a: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0210: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0216: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0219: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x021c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x021f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0222: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0225: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0228: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x022b: mov_imm:
	regs[5] = 0x11251c11, opcode= 0x06
0x0231: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0234: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x0237: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x023b: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0240: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0243: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0246: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0249: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x024d: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0252: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0255: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x0259: jmp_imm:
	pc += 0x1, opcode= 0x05
0x025e: mov_imm:
	regs[5] = 0x7ef5120b, opcode= 0x06
0x0264: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0267: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x026b: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0270: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0276: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x027c: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x027f: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0282: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0285: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0288: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x028b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x028e: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x0291: mov_imm:
	regs[5] = 0xa19ba0b8, opcode= 0x06
0x0297: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x029a: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x029d: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x02a1: jmp_imm:
	pc += 0x1, opcode= 0x05
0x02a6: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x02a9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x02ac: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x02af: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x02b3: jmp_imm:
	pc += 0x1, opcode= 0x05
0x02b8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x02bb: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x02be: mov_imm:
	regs[5] = 0x23d85056, opcode= 0x06
0x02c4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x02c7: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x02cb: jmp_imm:
	pc += 0x1, opcode= 0x05
0x02d0: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x02d7: jmp_imm:
	pc += 0x1, opcode= 0x05
0x02dc: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x02e2: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x02e6: jmp_imm:
	pc += 0x1, opcode= 0x05
0x02eb: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x02ee: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x02f1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x02f4: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x02f7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x02fa: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x02fd: mov_imm:
	regs[5] = 0xe64a6636, opcode= 0x06
0x0303: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0306: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x0309: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x030c: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x030f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0312: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0316: jmp_imm:
	pc += 0x1, opcode= 0x05
0x031b: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x031e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0321: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x0324: mov_imm:
	regs[5] = 0x8795acf4, opcode= 0x06
0x032a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x032d: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x0330: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0336: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x033d: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0342: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0345: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0348: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x034b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x034e: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0351: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0354: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x0357: mov_imm:
	regs[5] = 0xc87beb90, opcode= 0x06
0x035d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0360: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x0363: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0366: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x036a: jmp_imm:
	pc += 0x1, opcode= 0x05
0x036f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0372: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0376: jmp_imm:
	pc += 0x1, opcode= 0x05
0x037b: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x037e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0381: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x0384: mov_imm:
	regs[5] = 0xaafd7059, opcode= 0x06
0x038a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x038e: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0393: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x0396: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x039c: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x03a2: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x03a5: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x03a9: jmp_imm:
	pc += 0x1, opcode= 0x05
0x03ae: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x03b1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x03b5: jmp_imm:
	pc += 0x1, opcode= 0x05
0x03ba: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x03bd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x03c0: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x03c4: jmp_imm:
	pc += 0x1, opcode= 0x05
0x03c9: mov_imm:
	regs[5] = 0x330d1ba3, opcode= 0x06
0x03cf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x03d3: jmp_imm:
	pc += 0x1, opcode= 0x05
0x03d8: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x03dc: jmp_imm:
	pc += 0x1, opcode= 0x05
0x03e1: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x03e4: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x03e7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x03ea: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x03ee: jmp_imm:
	pc += 0x1, opcode= 0x05
0x03f3: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x03f6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x03f9: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x03fc: mov_imm:
	regs[5] = 0x95986e18, opcode= 0x06
0x0402: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0405: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x0409: jmp_imm:
	pc += 0x1, opcode= 0x05
0x040e: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0415: jmp_imm:
	pc += 0x1, opcode= 0x05
0x041a: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0420: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0423: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0427: jmp_imm:
	pc += 0x1, opcode= 0x05
0x042c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0430: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0435: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0439: jmp_imm:
	pc += 0x1, opcode= 0x05
0x043e: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0441: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0444: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x0447: mov_imm:
	regs[5] = 0x1c6037bc, opcode= 0x06
0x044d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0451: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0456: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x0459: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x045c: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x045f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0463: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0468: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x046c: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0471: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0475: jmp_imm:
	pc += 0x1, opcode= 0x05
0x047a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x047d: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x0480: mov_imm:
	regs[5] = 0xe0b4c2c6, opcode= 0x06
0x0487: jmp_imm:
	pc += 0x1, opcode= 0x05
0x048c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x048f: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x0492: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0498: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x049e: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x04a1: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x04a4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x04a7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x04aa: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x04ad: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x04b1: jmp_imm:
	pc += 0x1, opcode= 0x05
0x04b6: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x04b9: mov_imm:
	regs[5] = 0xba45a685, opcode= 0x06
0x04bf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x04c2: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x04c5: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x04c8: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x04cc: jmp_imm:
	pc += 0x1, opcode= 0x05
0x04d1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x04d5: jmp_imm:
	pc += 0x1, opcode= 0x05
0x04da: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x04dd: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x04e0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x04e3: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x04e6: mov_imm:
	regs[5] = 0x8308521b, opcode= 0x06
0x04ec: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x04ef: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x04f2: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x04f9: jmp_imm:
	pc += 0x1, opcode= 0x05
0x04fe: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0504: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0507: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x050b: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0510: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0514: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0519: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x051c: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0520: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0525: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0528: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x052c: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0531: mov_imm:
	regs[5] = 0x37ca7910, opcode= 0x06
0x0537: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x053a: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x053d: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0540: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0543: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0546: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0549: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x054d: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0552: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0556: jmp_imm:
	pc += 0x1, opcode= 0x05
0x055b: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x055f: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0564: mov_imm:
	regs[5] = 0x6b044f41, opcode= 0x06
0x056a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x056d: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x0570: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0577: jmp_imm:
	pc += 0x1, opcode= 0x05
0x057c: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0583: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0588: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x058b: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x058e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0592: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0597: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x059a: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x059d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x05a0: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x05a3: mov_imm:
	regs[5] = 0xc7f0e486, opcode= 0x06
0x05a9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x05ac: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x05b0: jmp_imm:
	pc += 0x1, opcode= 0x05
0x05b5: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x05b8: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x05bb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x05be: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x05c1: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x05c4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x05c7: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x05ca: mov_imm:
	regs[5] = 0x525e6785, opcode= 0x06
0x05d0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x05d3: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x05d6: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x05dc: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x05e2: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x05e5: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x05e8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x05eb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x05ef: jmp_imm:
	pc += 0x1, opcode= 0x05
0x05f4: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x05f7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x05fa: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x05fd: mov_imm:
	regs[5] = 0xaa79c527, opcode= 0x06
0x0603: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0606: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x0609: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x060c: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x060f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0612: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0615: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0618: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x061b: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x061e: mov_imm:
	regs[5] = 0xc44dcf25, opcode= 0x06
0x0624: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0627: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x062a: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0630: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0636: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0639: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x063c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x063f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0642: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0645: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0648: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x064b: mov_imm:
	regs[5] = 0x8ad60e62, opcode= 0x06
0x0651: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0655: jmp_imm:
	pc += 0x1, opcode= 0x05
0x065a: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x065e: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0663: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0666: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0669: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x066c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x066f: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0672: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0675: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x0678: mov_imm:
	regs[5] = 0x6a59f67, opcode= 0x06
0x067e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0681: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x0684: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x068a: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0690: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0693: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0696: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x069a: jmp_imm:
	pc += 0x1, opcode= 0x05
0x069f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x06a2: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x06a5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x06a9: jmp_imm:
	pc += 0x1, opcode= 0x05
0x06ae: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x06b1: mov_imm:
	regs[5] = 0xa85cd5be, opcode= 0x06
0x06b7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x06bb: jmp_imm:
	pc += 0x1, opcode= 0x05
0x06c0: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x06c4: jmp_imm:
	pc += 0x1, opcode= 0x05
0x06c9: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x06cc: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x06cf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x06d2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x06d5: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x06d8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x06dc: jmp_imm:
	pc += 0x1, opcode= 0x05
0x06e1: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x06e4: mov_imm:
	regs[5] = 0x6f26691, opcode= 0x06
0x06ea: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x06ed: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x06f1: jmp_imm:
	pc += 0x1, opcode= 0x05
0x06f6: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x06fc: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0702: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0705: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0708: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x070c: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0711: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0714: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0717: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x071a: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x071d: mov_imm:
	regs[5] = 0x9ebc3dc9, opcode= 0x06
0x0723: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0726: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x072a: jmp_imm:
	pc += 0x1, opcode= 0x05
0x072f: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0733: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0738: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x073c: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0741: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0745: jmp_imm:
	pc += 0x1, opcode= 0x05
0x074a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x074d: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0751: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0756: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0759: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x075c: mov_imm:
	regs[5] = 0x9b315be1, opcode= 0x06
0x0762: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0766: jmp_imm:
	pc += 0x1, opcode= 0x05
0x076b: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x076e: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0774: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x077a: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x077d: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0780: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0783: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0787: jmp_imm:
	pc += 0x1, opcode= 0x05
0x078c: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x078f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0792: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x0795: mov_imm:
	regs[5] = 0xf05ca326, opcode= 0x06
0x079b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x079e: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x07a1: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x07a4: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x07a7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x07ab: jmp_imm:
	pc += 0x1, opcode= 0x05
0x07b0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x07b3: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x07b6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x07b9: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x07bd: jmp_imm:
	pc += 0x1, opcode= 0x05
0x07c2: mov_imm:
	regs[5] = 0xbe672e30, opcode= 0x06
0x07c8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x07cb: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x07ce: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x07d5: jmp_imm:
	pc += 0x1, opcode= 0x05
0x07da: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x07e0: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x07e4: jmp_imm:
	pc += 0x1, opcode= 0x05
0x07e9: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x07ec: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x07ef: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x07f3: jmp_imm:
	pc += 0x1, opcode= 0x05
0x07f8: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x07fb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x07fe: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x0801: mov_imm:
	regs[5] = 0x8f037d18, opcode= 0x06
0x0807: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x080b: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0810: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x0813: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0816: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0819: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x081c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x081f: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0822: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0826: jmp_imm:
	pc += 0x1, opcode= 0x05
0x082b: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x082f: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0834: mov_imm:
	regs[5] = 0x7fcf626a, opcode= 0x06
0x083a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x083d: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x0841: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0846: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x084c: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0853: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0858: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x085b: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x085f: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0864: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0868: jmp_imm:
	pc += 0x1, opcode= 0x05
0x086d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0870: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0874: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0879: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x087d: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0882: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x0885: mov_imm:
	regs[5] = 0xaeb73ae, opcode= 0x06
0x088b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x088e: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x0891: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0895: jmp_imm:
	pc += 0x1, opcode= 0x05
0x089a: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x089e: jmp_imm:
	pc += 0x1, opcode= 0x05
0x08a3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x08a6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x08a9: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x08ac: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x08af: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x08b3: jmp_imm:
	pc += 0x1, opcode= 0x05
0x08b8: mov_imm:
	regs[5] = 0x1736c8a6, opcode= 0x06
0x08be: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x08c1: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x08c4: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x08ca: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x08d0: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x08d3: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x08d6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x08d9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x08dd: jmp_imm:
	pc += 0x1, opcode= 0x05
0x08e2: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x08e6: jmp_imm:
	pc += 0x1, opcode= 0x05
0x08eb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x08ee: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x08f1: mov_imm:
	regs[5] = 0xfb5e3244, opcode= 0x06
0x08f8: jmp_imm:
	pc += 0x1, opcode= 0x05
0x08fd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0900: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x0903: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0906: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0909: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x090c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x090f: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0912: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0915: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x0918: mov_imm:
	regs[5] = 0x683359fc, opcode= 0x06
0x091e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0921: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x0924: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x092a: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0930: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0933: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0936: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x093a: jmp_imm:
	pc += 0x1, opcode= 0x05
0x093f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0942: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0945: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0948: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x094b: mov_imm:
	regs[5] = 0xc994dcc8, opcode= 0x06
0x0951: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0954: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x0958: jmp_imm:
	pc += 0x1, opcode= 0x05
0x095d: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0960: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0964: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0969: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x096c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0970: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0975: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0978: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x097b: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x097e: mov_imm:
	regs[5] = 0x83580dd2, opcode= 0x06
0x0985: jmp_imm:
	pc += 0x1, opcode= 0x05
0x098a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x098d: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x0991: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0996: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x099c: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x09a2: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x09a6: jmp_imm:
	pc += 0x1, opcode= 0x05
0x09ab: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x09af: jmp_imm:
	pc += 0x1, opcode= 0x05
0x09b4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x09b7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x09ba: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x09bd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x09c0: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x09c3: mov_imm:
	regs[5] = 0x772940f8, opcode= 0x06
0x09c9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x09cc: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x09d0: jmp_imm:
	pc += 0x1, opcode= 0x05
0x09d5: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x09d8: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x09dc: jmp_imm:
	pc += 0x1, opcode= 0x05
0x09e1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x09e4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x09e7: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x09ea: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x09ee: jmp_imm:
	pc += 0x1, opcode= 0x05
0x09f3: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x09f7: jmp_imm:
	pc += 0x1, opcode= 0x05
0x09fc: mov_imm:
	regs[5] = 0x8e06f, opcode= 0x06
0x0a02: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0a05: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x0a09: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0a0e: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0a15: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0a1a: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0a21: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0a26: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0a29: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0a2c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0a2f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0a32: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0a35: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0a38: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x0a3b: mov_imm:
	regs[5] = 0x623cea82, opcode= 0x06
0x0a41: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0a44: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x0a48: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0a4d: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0a50: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0a53: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0a57: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0a5c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0a5f: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0a63: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0a68: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0a6b: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x0a6f: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0a74: mov_imm:
	regs[5] = 0x133fae80, opcode= 0x06
0x0a7b: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0a80: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0a84: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0a89: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x0a8c: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0a92: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0a98: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0a9b: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0a9f: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0aa4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0aa8: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0aad: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0ab1: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0ab6: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0ab9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0abd: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0ac2: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x0ac5: mov_imm:
	regs[5] = 0xd61f4e62, opcode= 0x06
0x0acb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0ace: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x0ad2: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0ad7: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0ada: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0add: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0ae0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0ae3: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0ae6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0ae9: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x0aec: mov_imm:
	regs[5] = 0xa51ec471, opcode= 0x06
0x0af2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0af5: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x0af8: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0afe: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0b04: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0b08: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0b0d: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0b10: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0b13: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0b16: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0b19: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0b1c: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x0b20: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0b25: mov_imm:
	regs[5] = 0x6477db6a, opcode= 0x06
0x0b2b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0b2e: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x0b31: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0b34: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0b37: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0b3a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0b3e: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0b43: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0b46: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0b49: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x0b4d: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0b52: mov_imm:
	regs[5] = 0x1eb448b8, opcode= 0x06
0x0b58: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0b5b: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x0b5e: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0b64: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0b6a: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0b6d: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0b70: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0b73: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0b76: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0b7a: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0b7f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0b82: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x0b85: mov_imm:
	regs[5] = 0xdc7a35b1, opcode= 0x06
0x0b8b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0b8e: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x0b91: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0b94: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0b97: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0b9a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0b9d: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0ba0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0ba3: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x0ba6: mov_imm:
	regs[5] = 0xd26c0f53, opcode= 0x06
0x0bac: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0baf: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x0bb3: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0bb8: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0bbe: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0bc4: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0bc8: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0bcd: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0bd0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0bd3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0bd6: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0bd9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0bdc: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x0bdf: mov_imm:
	regs[5] = 0xd7f85ee5, opcode= 0x06
0x0be5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0be8: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x0beb: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0bef: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0bf4: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0bf7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0bfa: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0bfd: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0c01: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0c06: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0c09: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x0c0c: mov_imm:
	regs[5] = 0x1f92fcec, opcode= 0x06
0x0c13: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0c18: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0c1b: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x0c1e: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0c24: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0c2a: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0c2d: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0c30: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0c33: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0c36: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0c3a: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0c3f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0c42: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x0c45: mov_imm:
	regs[5] = 0x171cc8fc, opcode= 0x06
0x0c4c: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0c51: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0c54: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x0c58: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0c5d: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0c60: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0c63: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0c66: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0c69: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0c6d: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0c72: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0c76: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0c7b: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x0c7e: mov_imm:
	regs[5] = 0xd6c0adf8, opcode= 0x06
0x0c84: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0c87: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x0c8a: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0c90: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0c96: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0c99: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0c9c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0c9f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0ca3: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0ca8: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0cac: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0cb1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0cb4: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x0cb7: mov_imm:
	regs[5] = 0xdece6a5, opcode= 0x06
0x0cbd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0cc0: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x0cc3: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0cc6: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0cc9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0ccc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0ccf: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0cd3: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0cd8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0cdb: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x0cdf: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0ce4: mov_imm:
	regs[5] = 0xb7e70a58, opcode= 0x06
0x0cea: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0ced: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x0cf0: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0cf6: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0cfd: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0d02: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0d05: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0d08: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0d0c: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0d11: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0d14: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0d17: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0d1b: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0d20: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x0d23: mov_imm:
	regs[5] = 0x883ee30f, opcode= 0x06
0x0d29: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0d2d: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0d32: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x0d35: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0d38: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0d3c: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0d41: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0d44: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0d47: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0d4a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0d4d: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x0d50: mov_imm:
	regs[5] = 0x3b8b6586, opcode= 0x06
0x0d56: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0d59: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x0d5c: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0d62: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0d68: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0d6b: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0d6e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0d72: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0d77: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0d7b: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0d80: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0d83: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0d86: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x0d89: mov_imm:
	regs[5] = 0xcb3be365, opcode= 0x06
0x0d90: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0d95: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0d98: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x0d9c: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0da1: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0da4: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0da7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0dab: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0db0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0db3: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0db7: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0dbc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0dbf: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x0dc3: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0dc8: mov_imm:
	regs[5] = 0x43c8bf56, opcode= 0x06
0x0dce: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0dd1: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x0dd5: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0dda: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0de1: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0de6: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0ded: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0df2: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0df5: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0df8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0dfc: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0e01: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0e04: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0e07: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0e0b: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0e10: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x0e14: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0e19: mov_imm:
	regs[5] = 0x436a3b7f, opcode= 0x06
0x0e1f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0e22: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x0e26: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0e2b: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0e2e: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0e31: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0e34: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0e37: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0e3a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0e3d: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x0e40: mov_imm:
	regs[5] = 0x2b2dd365, opcode= 0x06
0x0e46: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0e4a: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0e4f: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x0e52: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0e59: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0e5e: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0e64: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0e67: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0e6a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0e6e: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0e73: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0e76: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0e79: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0e7c: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x0e7f: mov_imm:
	regs[5] = 0x8b6a6a3c, opcode= 0x06
0x0e85: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0e88: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x0e8b: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0e8f: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0e94: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0e97: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0e9a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0e9d: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0ea0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0ea4: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0ea9: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x0eac: mov_imm:
	regs[5] = 0xd716a9ee, opcode= 0x06
0x0eb2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0eb5: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x0eb8: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0ebe: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0ec5: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0eca: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0ecd: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0ed0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0ed3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0ed6: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0ed9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0edc: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x0edf: mov_imm:
	regs[5] = 0xe341fc3e, opcode= 0x06
0x0ee5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0ee9: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0eee: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x0ef1: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0ef4: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0ef7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0efb: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0f00: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0f03: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0f07: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0f0c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0f0f: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x0f13: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0f18: mov_imm:
	regs[5] = 0xfe50c5d3, opcode= 0x06
0x0f1e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0f22: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0f27: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x0f2a: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0f30: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0f37: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0f3c: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0f3f: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0f42: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0f45: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0f48: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0f4c: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0f51: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0f54: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x0f57: mov_imm:
	regs[5] = 0x6b85f4b3, opcode= 0x06
0x0f5d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0f60: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x0f63: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0f66: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0f69: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0f6c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0f6f: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0f72: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0f75: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x0f78: mov_imm:
	regs[5] = 0x8ff86daf, opcode= 0x06
0x0f7f: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0f84: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0f87: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x0f8a: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0f90: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0f96: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0f99: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x0f9d: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0fa2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0fa5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0fa8: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0fab: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0fae: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x0fb2: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0fb7: mov_imm:
	regs[5] = 0x8e083fcb, opcode= 0x06
0x0fbd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0fc0: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x0fc4: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0fc9: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x0fcc: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x0fcf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x0fd2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0fd5: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x0fd9: jmp_imm:
	pc += 0x1, opcode= 0x05
0x0fde: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x0fe1: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x0fe4: mov_imm:
	regs[5] = 0xed8650a4, opcode= 0x06
0x0fea: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x0fed: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x0ff0: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x0ff6: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x0ffc: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x0fff: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1002: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1006: jmp_imm:
	pc += 0x1, opcode= 0x05
0x100b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x100e: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1012: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1017: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x101a: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x101d: mov_imm:
	regs[5] = 0xd9e76479, opcode= 0x06
0x1023: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1026: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x102a: jmp_imm:
	pc += 0x1, opcode= 0x05
0x102f: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1032: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1035: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1038: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x103c: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1041: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1044: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1047: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x104a: mov_imm:
	regs[5] = 0xe41453fb, opcode= 0x06
0x1050: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1053: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x1056: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x105d: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1062: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x1069: jmp_imm:
	pc += 0x1, opcode= 0x05
0x106e: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1072: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1077: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x107a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x107d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1081: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1086: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1089: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x108d: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1092: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x1095: mov_imm:
	regs[5] = 0x1db44275, opcode= 0x06
0x109b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x109e: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x10a1: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x10a5: jmp_imm:
	pc += 0x1, opcode= 0x05
0x10aa: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x10ae: jmp_imm:
	pc += 0x1, opcode= 0x05
0x10b3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x10b6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x10b9: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x10bd: jmp_imm:
	pc += 0x1, opcode= 0x05
0x10c2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x10c5: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x10c8: mov_imm:
	regs[5] = 0xdc24225b, opcode= 0x06
0x10ce: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x10d1: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x10d4: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x10da: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x10e1: jmp_imm:
	pc += 0x1, opcode= 0x05
0x10e6: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x10e9: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x10ed: jmp_imm:
	pc += 0x1, opcode= 0x05
0x10f2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x10f6: jmp_imm:
	pc += 0x1, opcode= 0x05
0x10fb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x10fe: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1101: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1104: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x1108: jmp_imm:
	pc += 0x1, opcode= 0x05
0x110d: mov_imm:
	regs[5] = 0xf754f710, opcode= 0x06
0x1113: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1116: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x1119: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x111c: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x111f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1122: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1126: jmp_imm:
	pc += 0x1, opcode= 0x05
0x112b: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x112e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1132: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1137: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x113a: mov_imm:
	regs[5] = 0x5db41864, opcode= 0x06
0x1141: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1146: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1149: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x114d: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1152: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x1158: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x115e: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1161: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1164: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1167: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x116a: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x116e: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1173: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1176: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x117a: jmp_imm:
	pc += 0x1, opcode= 0x05
0x117f: mov_imm:
	regs[5] = 0x2c2319f6, opcode= 0x06
0x1185: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1189: jmp_imm:
	pc += 0x1, opcode= 0x05
0x118e: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x1191: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1194: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1198: jmp_imm:
	pc += 0x1, opcode= 0x05
0x119d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x11a1: jmp_imm:
	pc += 0x1, opcode= 0x05
0x11a6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x11aa: jmp_imm:
	pc += 0x1, opcode= 0x05
0x11af: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x11b2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x11b5: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x11b8: mov_imm:
	regs[5] = 0xd771febc, opcode= 0x06
0x11be: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x11c1: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x11c4: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x11cb: jmp_imm:
	pc += 0x1, opcode= 0x05
0x11d0: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x11d6: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x11d9: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x11dd: jmp_imm:
	pc += 0x1, opcode= 0x05
0x11e2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x11e5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x11e8: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x11ec: jmp_imm:
	pc += 0x1, opcode= 0x05
0x11f1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x11f4: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x11f7: mov_imm:
	regs[5] = 0xc7f0ec99, opcode= 0x06
0x11fd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1200: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x1203: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1206: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1209: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x120c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1210: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1215: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1219: jmp_imm:
	pc += 0x1, opcode= 0x05
0x121e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1221: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x1224: mov_imm:
	regs[5] = 0xd2a5ca82, opcode= 0x06
0x122a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x122d: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x1230: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x1236: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x123d: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1242: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1245: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1249: jmp_imm:
	pc += 0x1, opcode= 0x05
0x124e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1251: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1255: jmp_imm:
	pc += 0x1, opcode= 0x05
0x125a: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x125d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1260: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x1263: mov_imm:
	regs[5] = 0x15476372, opcode= 0x06
0x1269: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x126c: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x126f: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1272: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1275: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1278: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x127c: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1281: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1284: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1287: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x128a: mov_imm:
	regs[5] = 0xcf23532d, opcode= 0x06
0x1290: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1294: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1299: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x129d: jmp_imm:
	pc += 0x1, opcode= 0x05
0x12a2: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x12a8: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x12af: jmp_imm:
	pc += 0x1, opcode= 0x05
0x12b4: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x12b7: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x12ba: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x12be: jmp_imm:
	pc += 0x1, opcode= 0x05
0x12c3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x12c7: jmp_imm:
	pc += 0x1, opcode= 0x05
0x12cc: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x12cf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x12d2: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x12d5: mov_imm:
	regs[5] = 0x6ccfaf23, opcode= 0x06
0x12db: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x12df: jmp_imm:
	pc += 0x1, opcode= 0x05
0x12e4: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x12e7: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x12eb: jmp_imm:
	pc += 0x1, opcode= 0x05
0x12f0: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x12f3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x12f6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x12fa: jmp_imm:
	pc += 0x1, opcode= 0x05
0x12ff: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1302: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1305: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x1308: mov_imm:
	regs[5] = 0x338344fa, opcode= 0x06
0x130e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1311: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x1314: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x131a: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x1321: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1326: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x132a: jmp_imm:
	pc += 0x1, opcode= 0x05
0x132f: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1333: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1338: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x133b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x133e: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1341: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1345: jmp_imm:
	pc += 0x1, opcode= 0x05
0x134a: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x134e: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1353: mov_imm:
	regs[5] = 0x59164612, opcode= 0x06
0x1359: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x135c: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x135f: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1362: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1366: jmp_imm:
	pc += 0x1, opcode= 0x05
0x136b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x136e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1371: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1375: jmp_imm:
	pc += 0x1, opcode= 0x05
0x137a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x137e: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1383: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x1386: mov_imm:
	regs[5] = 0x8a8233b9, opcode= 0x06
0x138d: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1392: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1395: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x1399: jmp_imm:
	pc += 0x1, opcode= 0x05
0x139e: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x13a4: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x13aa: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x13ae: jmp_imm:
	pc += 0x1, opcode= 0x05
0x13b3: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x13b6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x13b9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x13bc: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x13bf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x13c2: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x13c5: mov_imm:
	regs[5] = 0x9f0f6b4c, opcode= 0x06
0x13cb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x13ce: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x13d1: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x13d5: jmp_imm:
	pc += 0x1, opcode= 0x05
0x13da: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x13dd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x13e0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x13e3: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x13e7: jmp_imm:
	pc += 0x1, opcode= 0x05
0x13ec: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x13f0: jmp_imm:
	pc += 0x1, opcode= 0x05
0x13f5: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x13f8: mov_imm:
	regs[5] = 0x283e4369, opcode= 0x06
0x13fe: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1401: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x1404: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x140b: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1410: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x1416: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1419: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x141d: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1422: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1425: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1428: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x142c: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1431: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1434: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x1438: jmp_imm:
	pc += 0x1, opcode= 0x05
0x143d: mov_imm:
	regs[5] = 0x7ad08dd5, opcode= 0x06
0x1443: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1446: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x1449: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x144c: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x144f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1453: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1458: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x145b: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x145e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1461: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x1464: mov_imm:
	regs[5] = 0xd54dc76, opcode= 0x06
0x146b: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1470: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1474: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1479: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x147d: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1482: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x1488: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x148e: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1491: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1494: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1498: jmp_imm:
	pc += 0x1, opcode= 0x05
0x149d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x14a0: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x14a3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x14a6: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x14a9: mov_imm:
	regs[5] = 0xa953da3, opcode= 0x06
0x14af: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x14b2: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x14b5: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x14b8: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x14bc: jmp_imm:
	pc += 0x1, opcode= 0x05
0x14c1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x14c4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x14c7: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x14cb: jmp_imm:
	pc += 0x1, opcode= 0x05
0x14d0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x14d3: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x14d6: mov_imm:
	regs[5] = 0xa5233448, opcode= 0x06
0x14dc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x14df: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x14e3: jmp_imm:
	pc += 0x1, opcode= 0x05
0x14e8: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x14ee: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x14f4: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x14f8: jmp_imm:
	pc += 0x1, opcode= 0x05
0x14fd: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1500: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1503: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1506: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x150a: jmp_imm:
	pc += 0x1, opcode= 0x05
0x150f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1512: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x1515: mov_imm:
	regs[5] = 0xe7aca2fc, opcode= 0x06
0x151b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x151f: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1524: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x1527: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x152b: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1530: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1533: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1536: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1539: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x153c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1540: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1545: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x1549: jmp_imm:
	pc += 0x1, opcode= 0x05
0x154e: mov_imm:
	regs[5] = 0xd5784f64, opcode= 0x06
0x1554: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1558: jmp_imm:
	pc += 0x1, opcode= 0x05
0x155d: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x1560: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x1567: jmp_imm:
	pc += 0x1, opcode= 0x05
0x156c: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x1573: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1578: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x157b: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x157e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1581: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1584: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1587: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x158a: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x158d: mov_imm:
	regs[5] = 0xfdf93fca, opcode= 0x06
0x1593: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1596: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x1599: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x159d: jmp_imm:
	pc += 0x1, opcode= 0x05
0x15a2: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x15a5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x15a9: jmp_imm:
	pc += 0x1, opcode= 0x05
0x15ae: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x15b2: jmp_imm:
	pc += 0x1, opcode= 0x05
0x15b7: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x15ba: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x15be: jmp_imm:
	pc += 0x1, opcode= 0x05
0x15c3: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x15c6: mov_imm:
	regs[5] = 0x3d5a7829, opcode= 0x06
0x15cd: jmp_imm:
	pc += 0x1, opcode= 0x05
0x15d2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x15d5: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x15d9: jmp_imm:
	pc += 0x1, opcode= 0x05
0x15de: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x15e4: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x15ea: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x15ed: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x15f0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x15f4: jmp_imm:
	pc += 0x1, opcode= 0x05
0x15f9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x15fc: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1600: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1605: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1608: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x160b: mov_imm:
	regs[5] = 0xa1b2e871, opcode= 0x06
0x1611: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1614: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x1618: jmp_imm:
	pc += 0x1, opcode= 0x05
0x161d: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1620: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1623: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1626: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1629: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x162c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x162f: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x1632: mov_imm:
	regs[5] = 0x27ac8aeb, opcode= 0x06
0x1638: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x163c: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1641: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x1645: jmp_imm:
	pc += 0x1, opcode= 0x05
0x164a: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x1650: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x1656: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x165a: jmp_imm:
	pc += 0x1, opcode= 0x05
0x165f: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1662: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1665: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1668: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x166b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x166e: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x1672: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1677: mov_imm:
	regs[5] = 0x6c7ec78f, opcode= 0x06
0x167d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1680: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x1683: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1687: jmp_imm:
	pc += 0x1, opcode= 0x05
0x168c: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x168f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1692: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1695: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1699: jmp_imm:
	pc += 0x1, opcode= 0x05
0x169e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x16a1: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x16a4: mov_imm:
	regs[5] = 0xe1ead993, opcode= 0x06
0x16aa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x16ad: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x16b0: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x16b6: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x16bd: jmp_imm:
	pc += 0x1, opcode= 0x05
0x16c2: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x16c6: jmp_imm:
	pc += 0x1, opcode= 0x05
0x16cb: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x16cf: jmp_imm:
	pc += 0x1, opcode= 0x05
0x16d4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x16d7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x16da: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x16dd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x16e1: jmp_imm:
	pc += 0x1, opcode= 0x05
0x16e6: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x16e9: mov_imm:
	regs[5] = 0xb6d260d8, opcode= 0x06
0x16ef: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x16f3: jmp_imm:
	pc += 0x1, opcode= 0x05
0x16f8: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x16fc: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1701: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1704: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1707: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x170a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x170d: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1710: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1714: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1719: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x171c: mov_imm:
	regs[5] = 0x8a6fa2ea, opcode= 0x06
0x1722: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1726: jmp_imm:
	pc += 0x1, opcode= 0x05
0x172b: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x172e: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x1734: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x173a: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x173d: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1740: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1743: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1746: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1749: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x174c: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x174f: mov_imm:
	regs[5] = 0xb3c334be, opcode= 0x06
0x1755: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1758: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x175c: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1761: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1764: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1767: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x176a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x176d: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1771: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1776: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1779: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x177c: mov_imm:
	regs[5] = 0x93e80995, opcode= 0x06
0x1783: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1788: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x178b: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x178f: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1794: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x179a: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x17a0: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x17a3: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x17a6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x17a9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x17ad: jmp_imm:
	pc += 0x1, opcode= 0x05
0x17b2: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x17b5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x17b9: jmp_imm:
	pc += 0x1, opcode= 0x05
0x17be: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x17c2: jmp_imm:
	pc += 0x1, opcode= 0x05
0x17c7: mov_imm:
	regs[5] = 0x90e33d4a, opcode= 0x06
0x17cd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x17d0: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x17d4: jmp_imm:
	pc += 0x1, opcode= 0x05
0x17d9: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x17dd: jmp_imm:
	pc += 0x1, opcode= 0x05
0x17e2: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x17e5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x17e9: jmp_imm:
	pc += 0x1, opcode= 0x05
0x17ee: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x17f1: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x17f4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x17f7: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x17fa: mov_imm:
	regs[5] = 0xc7a93ba4, opcode= 0x06
0x1800: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1803: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x1806: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x180c: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x1813: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1818: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x181c: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1821: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1824: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1827: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x182a: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x182e: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1833: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1837: jmp_imm:
	pc += 0x1, opcode= 0x05
0x183c: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x1840: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1845: mov_imm:
	regs[5] = 0x3bd05b34, opcode= 0x06
0x184c: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1851: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1854: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x1857: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x185b: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1860: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1863: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1866: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1869: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x186d: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1872: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1875: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x1878: mov_imm:
	regs[5] = 0xefd1658d, opcode= 0x06
0x187f: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1884: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1888: jmp_imm:
	pc += 0x1, opcode= 0x05
0x188d: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x1890: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x1896: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x189c: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x189f: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x18a2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x18a5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x18a9: jmp_imm:
	pc += 0x1, opcode= 0x05
0x18ae: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x18b1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x18b4: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x18b7: mov_imm:
	regs[5] = 0xacd8403e, opcode= 0x06
0x18bd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x18c0: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x18c3: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x18c6: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x18c9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x18cc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x18d0: jmp_imm:
	pc += 0x1, opcode= 0x05
0x18d5: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x18d8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x18db: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x18df: jmp_imm:
	pc += 0x1, opcode= 0x05
0x18e4: mov_imm:
	regs[5] = 0xaf92519a, opcode= 0x06
0x18ea: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x18ed: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x18f0: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x18f6: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x18fd: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1902: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1906: jmp_imm:
	pc += 0x1, opcode= 0x05
0x190b: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x190e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1911: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1915: jmp_imm:
	pc += 0x1, opcode= 0x05
0x191a: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x191d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1920: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x1924: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1929: mov_imm:
	regs[5] = 0x9cb836b9, opcode= 0x06
0x1930: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1935: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1938: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x193b: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x193e: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1941: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1944: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1947: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x194a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x194d: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x1950: mov_imm:
	regs[5] = 0xbfa78be9, opcode= 0x06
0x1956: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1959: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x195d: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1962: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x1968: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x196e: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1971: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1975: jmp_imm:
	pc += 0x1, opcode= 0x05
0x197a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x197d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1980: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1984: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1989: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x198c: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x1990: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1995: mov_imm:
	regs[5] = 0xdaa7c671, opcode= 0x06
0x199b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x199e: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x19a1: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x19a5: jmp_imm:
	pc += 0x1, opcode= 0x05
0x19aa: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x19ae: jmp_imm:
	pc += 0x1, opcode= 0x05
0x19b3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x19b7: jmp_imm:
	pc += 0x1, opcode= 0x05
0x19bc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x19bf: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x19c2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x19c6: jmp_imm:
	pc += 0x1, opcode= 0x05
0x19cb: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x19ce: mov_imm:
	regs[5] = 0x7bc05455, opcode= 0x06
0x19d4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x19d8: jmp_imm:
	pc += 0x1, opcode= 0x05
0x19dd: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x19e1: jmp_imm:
	pc += 0x1, opcode= 0x05
0x19e6: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x19ec: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x19f3: jmp_imm:
	pc += 0x1, opcode= 0x05
0x19f8: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x19fc: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1a01: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1a04: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1a08: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1a0d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1a11: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1a16: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1a1a: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1a1f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1a22: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x1a26: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1a2b: mov_imm:
	regs[5] = 0xbd178c29, opcode= 0x06
0x1a31: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1a34: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x1a38: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1a3d: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1a40: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1a44: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1a49: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1a4c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1a4f: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1a52: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1a56: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1a5b: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x1a5e: mov_imm:
	regs[5] = 0x240470b1, opcode= 0x06
0x1a64: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1a67: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x1a6a: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x1a70: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x1a76: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1a79: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1a7d: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1a82: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1a85: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1a88: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1a8b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1a8f: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1a94: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x1a98: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1a9d: mov_imm:
	regs[5] = 0xab08cc12, opcode= 0x06
0x1aa4: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1aa9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1aac: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x1aaf: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1ab2: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1ab5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1ab8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1abb: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1abf: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1ac4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1ac7: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x1aca: mov_imm:
	regs[5] = 0x6d30f5dc, opcode= 0x06
0x1ad0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1ad3: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x1ad6: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x1adc: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x1ae2: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1ae6: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1aeb: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1aee: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1af2: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1af7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1afa: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1afd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1b00: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x1b03: mov_imm:
	regs[5] = 0x77ffec0c, opcode= 0x06
0x1b09: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1b0c: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x1b10: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1b15: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1b18: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1b1b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1b1e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1b22: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1b27: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1b2a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1b2d: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x1b30: mov_imm:
	regs[5] = 0x54945107, opcode= 0x06
0x1b37: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1b3c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1b3f: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x1b42: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x1b48: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x1b4f: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1b54: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1b57: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1b5a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1b5d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1b61: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1b66: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1b6a: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1b6f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1b72: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x1b76: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1b7b: mov_imm:
	regs[5] = 0xb54b2a48, opcode= 0x06
0x1b81: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1b84: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x1b87: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1b8b: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1b90: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1b94: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1b99: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1b9c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1b9f: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1ba2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1ba5: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x1ba8: mov_imm:
	regs[5] = 0xe1e491a1, opcode= 0x06
0x1baf: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1bb4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1bb7: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x1bba: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x1bc0: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x1bc6: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1bc9: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1bcc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1bcf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1bd2: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1bd5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1bd8: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x1bdb: mov_imm:
	regs[5] = 0xda7b6677, opcode= 0x06
0x1be1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1be4: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x1be7: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1bea: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1bee: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1bf3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1bf7: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1bfc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1bff: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1c03: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1c08: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1c0b: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x1c0f: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1c14: mov_imm:
	regs[5] = 0x5164f6bf, opcode= 0x06
0x1c1a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1c1d: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x1c20: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x1c26: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x1c2d: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1c32: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1c36: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1c3b: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1c3e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1c41: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1c44: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1c47: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1c4a: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x1c4d: mov_imm:
	regs[5] = 0xa135c97f, opcode= 0x06
0x1c54: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1c59: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1c5c: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x1c5f: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1c63: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1c68: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1c6c: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1c71: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1c75: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1c7a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1c7d: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1c80: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1c83: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x1c86: mov_imm:
	regs[5] = 0x27034f56, opcode= 0x06
0x1c8c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1c90: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1c95: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x1c98: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x1c9e: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x1ca4: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1ca7: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1caa: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1cad: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1cb0: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1cb3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1cb6: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x1cba: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1cbf: mov_imm:
	regs[5] = 0xcc644be2, opcode= 0x06
0x1cc5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1cc9: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1cce: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x1cd1: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1cd4: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1cd7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1cda: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1cdd: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1ce1: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1ce6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1ce9: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x1cec: mov_imm:
	regs[5] = 0x129d9509, opcode= 0x06
0x1cf2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1cf5: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x1cf8: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x1cfe: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x1d04: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1d08: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1d0d: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1d10: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1d13: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1d17: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1d1c: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1d1f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1d22: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x1d25: mov_imm:
	regs[5] = 0xf66e1d42, opcode= 0x06
0x1d2b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1d2e: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x1d32: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1d37: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1d3b: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1d40: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1d43: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1d47: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1d4c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1d50: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1d55: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1d58: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1d5b: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x1d5e: mov_imm:
	regs[5] = 0x8c0a52a2, opcode= 0x06
0x1d64: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1d67: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x1d6b: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1d70: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x1d76: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x1d7d: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1d82: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1d86: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1d8b: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1d8e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1d92: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1d97: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1d9b: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1da0: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1da4: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1da9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1dac: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x1daf: mov_imm:
	regs[5] = 0x548dcb3b, opcode= 0x06
0x1db5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1db9: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1dbe: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x1dc1: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1dc4: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1dc7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1dca: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1dcd: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1dd1: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1dd6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1dd9: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x1ddc: mov_imm:
	regs[5] = 0xb4f70ca2, opcode= 0x06
0x1de3: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1de8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1dec: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1df1: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x1df4: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x1dfa: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x1e01: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1e06: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1e0a: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1e0f: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1e13: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1e18: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1e1b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1e1e: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1e21: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1e25: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1e2a: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x1e2d: mov_imm:
	regs[5] = 0x9c3850fc, opcode= 0x06
0x1e33: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1e36: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x1e39: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1e3c: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1e3f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1e42: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1e45: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1e49: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1e4e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1e51: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x1e54: mov_imm:
	regs[5] = 0x293625a9, opcode= 0x06
0x1e5b: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1e60: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1e63: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x1e67: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1e6c: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x1e72: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x1e78: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1e7b: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1e7e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1e81: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1e84: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1e87: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1e8a: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x1e8d: mov_imm:
	regs[5] = 0xabc0b901, opcode= 0x06
0x1e93: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1e96: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x1e99: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1e9c: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1e9f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1ea3: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1ea8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1eac: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1eb1: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1eb5: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1eba: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1ebd: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x1ec0: mov_imm:
	regs[5] = 0xcd467ac8, opcode= 0x06
0x1ec7: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1ecc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1ecf: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x1ed3: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1ed8: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x1ede: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x1ee4: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1ee7: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1eea: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1eed: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1ef0: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1ef3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1ef7: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1efc: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x1eff: mov_imm:
	regs[5] = 0xac2c4ef2, opcode= 0x06
0x1f05: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1f08: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x1f0c: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1f11: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1f14: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1f18: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1f1d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1f20: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1f23: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1f26: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1f29: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x1f2c: mov_imm:
	regs[5] = 0xa4ffd5b3, opcode= 0x06
0x1f32: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1f35: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x1f38: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x1f3e: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x1f45: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1f4a: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1f4d: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1f50: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1f53: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1f56: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1f5a: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1f5f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1f63: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1f68: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x1f6b: mov_imm:
	regs[5] = 0x2e350eb, opcode= 0x06
0x1f71: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1f75: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1f7a: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x1f7d: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1f80: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1f83: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1f86: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1f8a: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1f8f: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1f93: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1f98: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1f9b: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x1f9e: mov_imm:
	regs[5] = 0x58b246c6, opcode= 0x06
0x1fa4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1fa7: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x1fab: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1fb0: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x1fb7: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1fbc: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x1fc2: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x1fc5: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x1fc8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1fcc: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1fd1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1fd4: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1fd7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x1fda: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x1fdd: mov_imm:
	regs[5] = 0xfc75901e, opcode= 0x06
0x1fe3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x1fe7: jmp_imm:
	pc += 0x1, opcode= 0x05
0x1fec: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x1fef: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x1ff2: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x1ff5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x1ff8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1ffb: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x1fff: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2004: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2007: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x200a: mov_imm:
	regs[5] = 0x2d90c858, opcode= 0x06
0x2010: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2014: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2019: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x201c: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2023: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2028: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x202e: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2031: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2034: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2037: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x203b: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2040: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2044: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2049: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x204c: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x2050: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2055: mov_imm:
	regs[5] = 0xe1809241, opcode= 0x06
0x205b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x205f: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2064: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x2067: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x206a: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x206e: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2073: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2076: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2079: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x207c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2080: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2085: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x2088: mov_imm:
	regs[5] = 0xb752f57, opcode= 0x06
0x208e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2091: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x2094: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x209a: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x20a0: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x20a3: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x20a6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x20aa: jmp_imm:
	pc += 0x1, opcode= 0x05
0x20af: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x20b2: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x20b5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x20b9: jmp_imm:
	pc += 0x1, opcode= 0x05
0x20be: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x20c1: mov_imm:
	regs[5] = 0x510c527c, opcode= 0x06
0x20c7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x20ca: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x20cd: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x20d0: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x20d3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x20d6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x20d9: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x20dc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x20e0: jmp_imm:
	pc += 0x1, opcode= 0x05
0x20e5: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x20e9: jmp_imm:
	pc += 0x1, opcode= 0x05
0x20ee: mov_imm:
	regs[5] = 0x9df3e35e, opcode= 0x06
0x20f4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x20f7: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x20fb: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2100: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2106: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x210c: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x210f: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2112: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2116: jmp_imm:
	pc += 0x1, opcode= 0x05
0x211b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x211e: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2121: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2124: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x2127: mov_imm:
	regs[5] = 0x5804e664, opcode= 0x06
0x212d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2131: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2136: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x2139: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x213c: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x213f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2142: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2145: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2148: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x214b: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x214e: mov_imm:
	regs[5] = 0x8c043c, opcode= 0x06
0x2154: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2157: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x215a: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2160: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x2166: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x216a: jmp_imm:
	pc += 0x1, opcode= 0x05
0x216f: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2173: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2178: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x217b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x217f: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2184: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2187: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x218b: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2190: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x2193: mov_imm:
	regs[5] = 0x72514a4a, opcode= 0x06
0x219a: jmp_imm:
	pc += 0x1, opcode= 0x05
0x219f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x21a3: jmp_imm:
	pc += 0x1, opcode= 0x05
0x21a8: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x21ab: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x21ae: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x21b1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x21b4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x21b7: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x21ba: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x21bd: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x21c0: mov_imm:
	regs[5] = 0x44bec1fe, opcode= 0x06
0x21c6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x21c9: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x21cc: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x21d2: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x21d9: jmp_imm:
	pc += 0x1, opcode= 0x05
0x21de: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x21e1: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x21e4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x21e7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x21eb: jmp_imm:
	pc += 0x1, opcode= 0x05
0x21f0: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x21f3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x21f7: jmp_imm:
	pc += 0x1, opcode= 0x05
0x21fc: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x21ff: mov_imm:
	regs[5] = 0xc03963ff, opcode= 0x06
0x2206: jmp_imm:
	pc += 0x1, opcode= 0x05
0x220b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x220f: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2214: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x2217: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x221a: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x221e: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2223: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2226: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2229: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x222c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2230: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2235: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x2238: mov_imm:
	regs[5] = 0x7bf16b46, opcode= 0x06
0x223e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2241: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x2244: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x224a: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x2251: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2256: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2259: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x225c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x225f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2262: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2266: jmp_imm:
	pc += 0x1, opcode= 0x05
0x226b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x226f: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2274: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x2277: mov_imm:
	regs[5] = 0x3fe91a02, opcode= 0x06
0x227d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2280: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x2284: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2289: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x228d: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2292: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2295: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2299: jmp_imm:
	pc += 0x1, opcode= 0x05
0x229e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x22a2: jmp_imm:
	pc += 0x1, opcode= 0x05
0x22a7: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x22aa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x22ad: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x22b1: jmp_imm:
	pc += 0x1, opcode= 0x05
0x22b6: mov_imm:
	regs[5] = 0x1c3f537b, opcode= 0x06
0x22bd: jmp_imm:
	pc += 0x1, opcode= 0x05
0x22c2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x22c5: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x22c8: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x22cf: jmp_imm:
	pc += 0x1, opcode= 0x05
0x22d4: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x22db: jmp_imm:
	pc += 0x1, opcode= 0x05
0x22e0: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x22e3: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x22e7: jmp_imm:
	pc += 0x1, opcode= 0x05
0x22ec: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x22f0: jmp_imm:
	pc += 0x1, opcode= 0x05
0x22f5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x22f8: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x22fb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x22fe: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x2301: mov_imm:
	regs[5] = 0x4c50b698, opcode= 0x06
0x2307: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x230b: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2310: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x2313: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2316: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2319: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x231c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2320: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2325: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2328: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x232c: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2331: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x2335: jmp_imm:
	pc += 0x1, opcode= 0x05
0x233a: mov_imm:
	regs[5] = 0xfc9a5bc0, opcode= 0x06
0x2340: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2343: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x2347: jmp_imm:
	pc += 0x1, opcode= 0x05
0x234c: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2353: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2358: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x235e: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2361: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2364: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2368: jmp_imm:
	pc += 0x1, opcode= 0x05
0x236d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2370: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2373: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2376: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x2379: mov_imm:
	regs[5] = 0xddaedbc0, opcode= 0x06
0x2380: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2385: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2388: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x238c: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2391: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2394: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2398: jmp_imm:
	pc += 0x1, opcode= 0x05
0x239d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x23a0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x23a3: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x23a7: jmp_imm:
	pc += 0x1, opcode= 0x05
0x23ac: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x23b0: jmp_imm:
	pc += 0x1, opcode= 0x05
0x23b5: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x23b8: mov_imm:
	regs[5] = 0xa259eb3a, opcode= 0x06
0x23be: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x23c1: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x23c4: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x23ca: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x23d0: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x23d3: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x23d6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x23d9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x23dd: jmp_imm:
	pc += 0x1, opcode= 0x05
0x23e2: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x23e6: jmp_imm:
	pc += 0x1, opcode= 0x05
0x23eb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x23ee: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x23f1: mov_imm:
	regs[5] = 0x5d9a7120, opcode= 0x06
0x23f7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x23fa: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x23fd: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2401: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2406: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x240a: jmp_imm:
	pc += 0x1, opcode= 0x05
0x240f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2412: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2415: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2418: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x241b: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x241e: mov_imm:
	regs[5] = 0xc819534f, opcode= 0x06
0x2424: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2427: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x242a: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2430: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x2436: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2439: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x243c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x243f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2442: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2446: jmp_imm:
	pc += 0x1, opcode= 0x05
0x244b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x244e: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x2451: mov_imm:
	regs[5] = 0x8291cca7, opcode= 0x06
0x2457: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x245a: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x245d: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2460: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2463: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2467: jmp_imm:
	pc += 0x1, opcode= 0x05
0x246c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x246f: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2472: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2475: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x2478: mov_imm:
	regs[5] = 0xc2c6fd01, opcode= 0x06
0x247f: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2484: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2488: jmp_imm:
	pc += 0x1, opcode= 0x05
0x248d: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x2490: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2496: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x249c: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x249f: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x24a2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x24a5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x24a9: jmp_imm:
	pc += 0x1, opcode= 0x05
0x24ae: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x24b1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x24b4: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x24b7: mov_imm:
	regs[5] = 0xb0374f11, opcode= 0x06
0x24bd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x24c0: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x24c3: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x24c7: jmp_imm:
	pc += 0x1, opcode= 0x05
0x24cc: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x24cf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x24d2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x24d5: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x24d8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x24db: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x24de: mov_imm:
	regs[5] = 0xb408bdaf, opcode= 0x06
0x24e5: jmp_imm:
	pc += 0x1, opcode= 0x05
0x24ea: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x24ed: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x24f0: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x24f6: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x24fc: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x24ff: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2502: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2505: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2508: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x250b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x250e: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x2511: mov_imm:
	regs[5] = 0x7bd646b0, opcode= 0x06
0x2517: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x251b: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2520: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x2523: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2526: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2529: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x252c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x252f: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2532: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2535: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x2538: mov_imm:
	regs[5] = 0x5dfc0cab, opcode= 0x06
0x253e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2541: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x2544: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x254a: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x2550: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2553: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2556: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2559: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x255d: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2562: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2565: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2568: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x256b: mov_imm:
	regs[5] = 0xa66f55d5, opcode= 0x06
0x2571: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2574: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x2577: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x257a: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x257e: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2583: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2586: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2589: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x258c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2590: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2595: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x2598: mov_imm:
	regs[5] = 0x87f1b472, opcode= 0x06
0x259e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x25a1: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x25a4: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x25aa: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x25b1: jmp_imm:
	pc += 0x1, opcode= 0x05
0x25b6: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x25b9: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x25bd: jmp_imm:
	pc += 0x1, opcode= 0x05
0x25c2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x25c5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x25c9: jmp_imm:
	pc += 0x1, opcode= 0x05
0x25ce: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x25d1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x25d4: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x25d7: mov_imm:
	regs[5] = 0x7680571a, opcode= 0x06
0x25dd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x25e0: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x25e3: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x25e7: jmp_imm:
	pc += 0x1, opcode= 0x05
0x25ec: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x25f0: jmp_imm:
	pc += 0x1, opcode= 0x05
0x25f5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x25f9: jmp_imm:
	pc += 0x1, opcode= 0x05
0x25fe: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2601: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2604: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2607: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x260b: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2610: mov_imm:
	regs[5] = 0x375403b, opcode= 0x06
0x2616: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2619: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x261c: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2622: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x2628: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x262b: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x262e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2632: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2637: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x263a: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x263d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2640: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x2643: mov_imm:
	regs[5] = 0x15654c5c, opcode= 0x06
0x264a: jmp_imm:
	pc += 0x1, opcode= 0x05
0x264f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2652: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x2655: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2659: jmp_imm:
	pc += 0x1, opcode= 0x05
0x265e: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2661: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2664: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2667: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x266a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x266d: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x2670: mov_imm:
	regs[5] = 0x941d2a20, opcode= 0x06
0x2677: jmp_imm:
	pc += 0x1, opcode= 0x05
0x267c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x267f: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x2682: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2688: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x268f: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2694: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2697: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x269b: jmp_imm:
	pc += 0x1, opcode= 0x05
0x26a0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x26a3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x26a6: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x26a9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x26ac: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x26af: mov_imm:
	regs[5] = 0x642de7d3, opcode= 0x06
0x26b5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x26b8: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x26bb: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x26be: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x26c1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x26c4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x26c8: jmp_imm:
	pc += 0x1, opcode= 0x05
0x26cd: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x26d0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x26d3: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x26d6: mov_imm:
	regs[5] = 0xe448c262, opcode= 0x06
0x26dc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x26df: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x26e3: jmp_imm:
	pc += 0x1, opcode= 0x05
0x26e8: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x26ef: jmp_imm:
	pc += 0x1, opcode= 0x05
0x26f4: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x26fb: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2700: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2704: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2709: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x270c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x270f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2713: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2718: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x271b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x271e: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x2721: mov_imm:
	regs[5] = 0x829e2d66, opcode= 0x06
0x2727: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x272a: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x272e: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2733: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2737: jmp_imm:
	pc += 0x1, opcode= 0x05
0x273c: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2740: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2745: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2749: jmp_imm:
	pc += 0x1, opcode= 0x05
0x274e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2751: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2755: jmp_imm:
	pc += 0x1, opcode= 0x05
0x275a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x275d: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x2760: mov_imm:
	regs[5] = 0xcca95be1, opcode= 0x06
0x2766: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2769: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x276c: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2772: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x2779: jmp_imm:
	pc += 0x1, opcode= 0x05
0x277e: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2781: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2785: jmp_imm:
	pc += 0x1, opcode= 0x05
0x278a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x278d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2790: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2793: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2796: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x2799: mov_imm:
	regs[5] = 0xe0e99aea, opcode= 0x06
0x279f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x27a3: jmp_imm:
	pc += 0x1, opcode= 0x05
0x27a8: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x27ab: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x27ae: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x27b1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x27b4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x27b7: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x27ba: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x27bd: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x27c1: jmp_imm:
	pc += 0x1, opcode= 0x05
0x27c6: mov_imm:
	regs[5] = 0xac699631, opcode= 0x06
0x27cc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x27cf: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x27d2: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x27d9: jmp_imm:
	pc += 0x1, opcode= 0x05
0x27de: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x27e5: jmp_imm:
	pc += 0x1, opcode= 0x05
0x27ea: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x27ed: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x27f0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x27f3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x27f6: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x27fa: jmp_imm:
	pc += 0x1, opcode= 0x05
0x27ff: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2802: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x2805: mov_imm:
	regs[5] = 0xd6dfa27c, opcode= 0x06
0x280b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x280f: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2814: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x2817: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x281a: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x281d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2820: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2824: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2829: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x282c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x282f: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x2832: mov_imm:
	regs[5] = 0x78b818be, opcode= 0x06
0x2838: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x283c: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2841: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x2844: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x284a: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x2850: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2853: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2857: jmp_imm:
	pc += 0x1, opcode= 0x05
0x285c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x285f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2862: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2866: jmp_imm:
	pc += 0x1, opcode= 0x05
0x286b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x286e: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x2872: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2877: mov_imm:
	regs[5] = 0x86c30ed0, opcode= 0x06
0x287e: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2883: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2886: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x2889: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x288c: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x288f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2892: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2896: jmp_imm:
	pc += 0x1, opcode= 0x05
0x289b: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x289e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x28a1: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x28a4: mov_imm:
	regs[5] = 0xe48ed0a5, opcode= 0x06
0x28aa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x28ad: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x28b0: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x28b6: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x28bd: jmp_imm:
	pc += 0x1, opcode= 0x05
0x28c2: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x28c5: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x28c8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x28cc: jmp_imm:
	pc += 0x1, opcode= 0x05
0x28d1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x28d5: jmp_imm:
	pc += 0x1, opcode= 0x05
0x28da: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x28dd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x28e1: jmp_imm:
	pc += 0x1, opcode= 0x05
0x28e6: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x28e9: mov_imm:
	regs[5] = 0x34a175e1, opcode= 0x06
0x28ef: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x28f3: jmp_imm:
	pc += 0x1, opcode= 0x05
0x28f8: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x28fb: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x28fe: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2901: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2904: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2907: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x290b: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2910: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2913: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x2916: mov_imm:
	regs[5] = 0xb8d01297, opcode= 0x06
0x291c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x291f: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x2923: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2928: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x292e: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x2934: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2937: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x293a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x293d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2940: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2943: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2947: jmp_imm:
	pc += 0x1, opcode= 0x05
0x294c: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x2950: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2955: mov_imm:
	regs[5] = 0xd0897f5, opcode= 0x06
0x295b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x295e: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x2961: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2965: jmp_imm:
	pc += 0x1, opcode= 0x05
0x296a: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x296d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2970: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2974: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2979: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x297c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2980: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2985: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x2988: mov_imm:
	regs[5] = 0x207c4604, opcode= 0x06
0x298e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2991: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x2994: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x299a: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x29a0: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x29a3: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x29a6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x29a9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x29ac: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x29af: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x29b2: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x29b6: jmp_imm:
	pc += 0x1, opcode= 0x05
0x29bb: mov_imm:
	regs[5] = 0x3576423a, opcode= 0x06
0x29c2: jmp_imm:
	pc += 0x1, opcode= 0x05
0x29c7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x29cb: jmp_imm:
	pc += 0x1, opcode= 0x05
0x29d0: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x29d3: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x29d7: jmp_imm:
	pc += 0x1, opcode= 0x05
0x29dc: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x29df: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x29e2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x29e5: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x29e8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x29eb: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x29ef: jmp_imm:
	pc += 0x1, opcode= 0x05
0x29f4: mov_imm:
	regs[5] = 0xd3f0b78a, opcode= 0x06
0x29fb: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2a00: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2a03: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x2a06: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2a0d: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2a12: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x2a19: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2a1e: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2a21: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2a25: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2a2a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2a2d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2a30: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2a33: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2a36: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x2a39: mov_imm:
	regs[5] = 0x5ec4417, opcode= 0x06
0x2a3f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2a42: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x2a45: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2a48: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2a4b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2a4e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2a51: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2a54: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2a57: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x2a5b: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2a60: mov_imm:
	regs[5] = 0x9452a86c, opcode= 0x06
0x2a66: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2a69: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x2a6c: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2a72: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x2a78: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2a7b: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2a7e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2a81: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2a84: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2a87: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2a8a: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x2a8d: mov_imm:
	regs[5] = 0x9bb3333, opcode= 0x06
0x2a93: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2a96: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x2a9a: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2a9f: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2aa2: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2aa5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2aa9: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2aae: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2ab1: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2ab5: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2aba: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2abe: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2ac3: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x2ac6: mov_imm:
	regs[5] = 0xec9c82df, opcode= 0x06
0x2acc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2ad0: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2ad5: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x2ad8: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2ade: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x2ae4: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2ae7: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2aea: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2aee: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2af3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2af6: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2af9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2afc: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x2aff: mov_imm:
	regs[5] = 0xbe988406, opcode= 0x06
0x2b05: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2b09: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2b0e: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x2b11: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2b14: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2b18: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2b1d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2b20: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2b23: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2b26: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2b29: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x2b2d: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2b32: mov_imm:
	regs[5] = 0xbeb5d0d1, opcode= 0x06
0x2b38: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2b3b: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x2b3f: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2b44: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2b4a: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x2b50: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2b53: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2b56: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2b59: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2b5d: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2b62: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2b65: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2b68: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x2b6b: mov_imm:
	regs[5] = 0xdf84e011, opcode= 0x06
0x2b72: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2b77: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2b7a: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x2b7d: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2b81: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2b86: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2b8a: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2b8f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2b92: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2b95: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2b99: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2b9e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2ba1: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x2ba4: mov_imm:
	regs[5] = 0x5bef7edc, opcode= 0x06
0x2baa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2bae: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2bb3: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x2bb7: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2bbc: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2bc3: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2bc8: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x2bcf: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2bd4: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2bd8: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2bdd: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2be0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2be4: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2be9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2bec: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2bf0: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2bf5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2bf9: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2bfe: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x2c01: mov_imm:
	regs[5] = 0xad5d8589, opcode= 0x06
0x2c08: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2c0d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2c10: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x2c13: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2c16: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2c19: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2c1c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2c1f: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2c22: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2c26: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2c2b: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x2c2f: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2c34: mov_imm:
	regs[5] = 0xb1af185d, opcode= 0x06
0x2c3a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2c3e: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2c43: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x2c46: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2c4c: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x2c52: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2c55: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2c58: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2c5b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2c5f: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2c64: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2c67: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2c6a: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x2c6d: mov_imm:
	regs[5] = 0xdbef28af, opcode= 0x06
0x2c74: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2c79: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2c7c: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x2c7f: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2c82: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2c85: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2c88: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2c8c: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2c91: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2c95: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2c9a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2c9d: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x2ca0: mov_imm:
	regs[5] = 0x9ad35c1f, opcode= 0x06
0x2ca6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2caa: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2caf: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x2cb2: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2cb8: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x2cbf: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2cc4: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2cc7: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2cca: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2ccd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2cd0: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2cd3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2cd7: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2cdc: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x2cdf: mov_imm:
	regs[5] = 0x1808dc9c, opcode= 0x06
0x2ce5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2ce8: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x2ceb: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2cee: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2cf1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2cf4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2cf7: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2cfa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2cfd: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x2d00: mov_imm:
	regs[5] = 0xfab11e43, opcode= 0x06
0x2d06: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2d0a: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2d0f: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x2d13: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2d18: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2d1e: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x2d25: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2d2a: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2d2e: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2d33: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2d36: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2d39: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2d3d: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2d42: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2d45: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2d48: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x2d4b: mov_imm:
	regs[5] = 0x8fc23871, opcode= 0x06
0x2d51: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2d55: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2d5a: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x2d5d: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2d60: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2d63: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2d66: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2d6a: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2d6f: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2d72: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2d75: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x2d78: mov_imm:
	regs[5] = 0x6f87b473, opcode= 0x06
0x2d7e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2d81: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x2d84: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2d8b: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2d90: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x2d97: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2d9c: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2d9f: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2da3: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2da8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2dab: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2dae: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2db1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2db4: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x2db8: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2dbd: mov_imm:
	regs[5] = 0x38fba6cd, opcode= 0x06
0x2dc3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2dc6: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x2dca: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2dcf: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2dd3: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2dd8: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2ddc: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2de1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2de4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2de7: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2dea: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2ded: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x2df0: mov_imm:
	regs[5] = 0xff2afee, opcode= 0x06
0x2df7: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2dfc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2dff: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x2e02: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2e08: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x2e0e: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2e11: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2e14: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2e18: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2e1d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2e20: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2e23: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2e26: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x2e29: mov_imm:
	regs[5] = 0xcd07fda9, opcode= 0x06
0x2e2f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2e32: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x2e35: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2e39: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2e3e: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2e41: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2e44: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2e48: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2e4d: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2e50: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2e53: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x2e56: mov_imm:
	regs[5] = 0x88f938fa, opcode= 0x06
0x2e5c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2e5f: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x2e62: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2e68: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x2e6f: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2e74: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2e77: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2e7a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2e7d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2e80: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2e83: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2e87: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2e8c: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x2e8f: mov_imm:
	regs[5] = 0x984b3451, opcode= 0x06
0x2e95: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2e98: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x2e9b: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2e9e: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2ea2: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2ea7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2eaa: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2ead: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2eb0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2eb4: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2eb9: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x2ebc: mov_imm:
	regs[5] = 0x86341b8f, opcode= 0x06
0x2ec2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2ec5: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x2ec8: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2ece: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x2ed4: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2ed7: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2eda: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2edd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2ee0: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2ee3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2ee6: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x2eea: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2eef: mov_imm:
	regs[5] = 0x28673dd8, opcode= 0x06
0x2ef6: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2efb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2eff: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2f04: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x2f08: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2f0d: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2f10: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2f13: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2f16: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2f19: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2f1c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2f1f: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x2f23: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2f28: mov_imm:
	regs[5] = 0x1144c1ac, opcode= 0x06
0x2f2e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2f31: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x2f34: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2f3a: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x2f40: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2f43: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2f46: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2f49: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2f4c: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2f50: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2f55: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2f58: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x2f5b: mov_imm:
	regs[5] = 0xdd2a465a, opcode= 0x06
0x2f61: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2f64: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x2f67: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2f6a: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2f6d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2f71: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2f76: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2f79: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2f7c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2f7f: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x2f82: mov_imm:
	regs[5] = 0xe5b29776, opcode= 0x06
0x2f88: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2f8c: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2f91: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x2f94: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x2f9a: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x2fa0: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x2fa3: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x2fa7: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2fac: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2fb0: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2fb5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2fb8: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2fbb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2fbf: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2fc4: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x2fc7: mov_imm:
	regs[5] = 0xe51b0788, opcode= 0x06
0x2fcd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x2fd0: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x2fd4: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2fd9: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x2fdc: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x2fdf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x2fe2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2fe6: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2feb: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x2fee: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x2ff1: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x2ff5: jmp_imm:
	pc += 0x1, opcode= 0x05
0x2ffa: mov_imm:
	regs[5] = 0x48bd325c, opcode= 0x06
0x3000: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x3003: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x3006: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x300c: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x3012: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x3015: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x3019: jmp_imm:
	pc += 0x1, opcode= 0x05
0x301e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x3021: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x3024: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x3027: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x302a: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x302d: mov_imm:
	regs[5] = 0x4f9896a8, opcode= 0x06
0x3033: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x3036: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x3039: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x303c: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x303f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x3042: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x3045: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x3048: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x304c: jmp_imm:
	pc += 0x1, opcode= 0x05
0x3051: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x3054: mov_imm:
	regs[5] = 0x3f8a110d, opcode= 0x06
0x305a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x305d: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x3061: jmp_imm:
	pc += 0x1, opcode= 0x05
0x3066: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x306d: jmp_imm:
	pc += 0x1, opcode= 0x05
0x3072: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x3078: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x307c: jmp_imm:
	pc += 0x1, opcode= 0x05
0x3081: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x3084: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x3087: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x308b: jmp_imm:
	pc += 0x1, opcode= 0x05
0x3090: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x3093: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x3097: jmp_imm:
	pc += 0x1, opcode= 0x05
0x309c: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x309f: mov_imm:
	regs[5] = 0x16630029, opcode= 0x06
0x30a5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x30a8: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x30ab: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x30ae: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x30b1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x30b4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x30b8: jmp_imm:
	pc += 0x1, opcode= 0x05
0x30bd: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x30c0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x30c3: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x30c6: mov_imm:
	regs[5] = 0x58dee839, opcode= 0x06
0x30cd: jmp_imm:
	pc += 0x1, opcode= 0x05
0x30d2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x30d6: jmp_imm:
	pc += 0x1, opcode= 0x05
0x30db: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x30de: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x30e4: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x30ea: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x30ed: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x30f1: jmp_imm:
	pc += 0x1, opcode= 0x05
0x30f6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x30f9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x30fc: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x30ff: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x3103: jmp_imm:
	pc += 0x1, opcode= 0x05
0x3108: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x310b: mov_imm:
	regs[5] = 0x7405e37a, opcode= 0x06
0x3111: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x3115: jmp_imm:
	pc += 0x1, opcode= 0x05
0x311a: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x311d: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x3120: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x3124: jmp_imm:
	pc += 0x1, opcode= 0x05
0x3129: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x312c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x3130: jmp_imm:
	pc += 0x1, opcode= 0x05
0x3135: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x3138: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x313c: jmp_imm:
	pc += 0x1, opcode= 0x05
0x3141: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x3144: mov_imm:
	regs[5] = 0x2640bb36, opcode= 0x06
0x314a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x314e: jmp_imm:
	pc += 0x1, opcode= 0x05
0x3153: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x3156: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x315d: jmp_imm:
	pc += 0x1, opcode= 0x05
0x3162: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x3168: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x316b: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x316e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x3171: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x3175: jmp_imm:
	pc += 0x1, opcode= 0x05
0x317a: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x317d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x3181: jmp_imm:
	pc += 0x1, opcode= 0x05
0x3186: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x3189: mov_imm:
	regs[5] = 0xd126dccb, opcode= 0x06
0x3190: jmp_imm:
	pc += 0x1, opcode= 0x05
0x3195: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x3198: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x319c: jmp_imm:
	pc += 0x1, opcode= 0x05
0x31a1: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x31a4: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x31a8: jmp_imm:
	pc += 0x1, opcode= 0x05
0x31ad: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x31b0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x31b4: jmp_imm:
	pc += 0x1, opcode= 0x05
0x31b9: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x31bc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x31bf: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x31c2: mov_imm:
	regs[5] = 0xba83930c, opcode= 0x06
0x31c8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x31cc: jmp_imm:
	pc += 0x1, opcode= 0x05
0x31d1: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x31d4: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x31da: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x31e0: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x31e3: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x31e6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x31e9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x31ec: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x31ef: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x31f2: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x31f6: jmp_imm:
	pc += 0x1, opcode= 0x05
0x31fb: mov_imm:
	regs[5] = 0xbb0eb757, opcode= 0x06
0x3201: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x3204: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x3208: jmp_imm:
	pc += 0x1, opcode= 0x05
0x320d: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x3210: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x3214: jmp_imm:
	pc += 0x1, opcode= 0x05
0x3219: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x321d: jmp_imm:
	pc += 0x1, opcode= 0x05
0x3222: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x3225: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x3228: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x322b: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x322e: mov_imm:
	regs[5] = 0x3c994e8d, opcode= 0x06
0x3234: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x3238: jmp_imm:
	pc += 0x1, opcode= 0x05
0x323d: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x3240: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x3247: jmp_imm:
	pc += 0x1, opcode= 0x05
0x324c: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x3253: jmp_imm:
	pc += 0x1, opcode= 0x05
0x3258: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x325c: jmp_imm:
	pc += 0x1, opcode= 0x05
0x3261: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x3265: jmp_imm:
	pc += 0x1, opcode= 0x05
0x326a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x326d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x3271: jmp_imm:
	pc += 0x1, opcode= 0x05
0x3276: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x3279: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x327d: jmp_imm:
	pc += 0x1, opcode= 0x05
0x3282: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x3285: mov_imm:
	regs[5] = 0xb640d760, opcode= 0x06
0x328b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x328e: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x3292: jmp_imm:
	pc += 0x1, opcode= 0x05
0x3297: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x329a: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x329d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x32a0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x32a3: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x32a6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x32a9: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x32ac: mov_imm:
	regs[5] = 0x6941c3cd, opcode= 0x06
0x32b2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x32b6: jmp_imm:
	pc += 0x1, opcode= 0x05
0x32bb: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x32be: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x32c4: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x32cb: jmp_imm:
	pc += 0x1, opcode= 0x05
0x32d0: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x32d3: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x32d6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x32d9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x32dc: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x32df: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x32e3: jmp_imm:
	pc += 0x1, opcode= 0x05
0x32e8: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x32ec: jmp_imm:
	pc += 0x1, opcode= 0x05
0x32f1: mov_imm:
	regs[5] = 0x26f43ce1, opcode= 0x06
0x32f7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x32fb: jmp_imm:
	pc += 0x1, opcode= 0x05
0x3300: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x3304: jmp_imm:
	pc += 0x1, opcode= 0x05
0x3309: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x330c: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x3310: jmp_imm:
	pc += 0x1, opcode= 0x05
0x3315: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x3318: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x331c: jmp_imm:
	pc += 0x1, opcode= 0x05
0x3321: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x3324: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x3327: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x332a: mov_imm:
	regs[5] = 0xe6e928e, opcode= 0x06
0x3331: jmp_imm:
	pc += 0x1, opcode= 0x05
0x3336: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x3339: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x333c: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x3342: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x3348: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x334b: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x334e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x3352: jmp_imm:
	pc += 0x1, opcode= 0x05
0x3357: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x335a: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x335d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x3360: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x3363: mov_imm:
	regs[5] = 0x3948393b, opcode= 0x06
0x3369: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x336d: jmp_imm:
	pc += 0x1, opcode= 0x05
0x3372: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x3375: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x3379: jmp_imm:
	pc += 0x1, opcode= 0x05
0x337e: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x3382: jmp_imm:
	pc += 0x1, opcode= 0x05
0x3387: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x338a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x338d: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x3390: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x3393: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x3396: mov_imm:
	regs[5] = 0x28a8d4f4, opcode= 0x06
0x339c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x339f: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x33a2: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x33a8: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x33ae: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x33b2: jmp_imm:
	pc += 0x1, opcode= 0x05
0x33b7: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x33bb: jmp_imm:
	pc += 0x1, opcode= 0x05
0x33c0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x33c3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x33c6: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x33c9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x33cd: jmp_imm:
	pc += 0x1, opcode= 0x05
0x33d2: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x33d5: mov_imm:
	regs[5] = 0x46339797, opcode= 0x06
0x33db: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x33df: jmp_imm:
	pc += 0x1, opcode= 0x05
0x33e4: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x33e7: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x33ea: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x33ed: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x33f0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x33f3: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x33f6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x33f9: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x33fd: jmp_imm:
	pc += 0x1, opcode= 0x05
0x3402: mov_imm:
	regs[5] = 0xdb8abd67, opcode= 0x06
0x3408: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x340b: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x340e: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x3414: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x341a: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x341d: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x3420: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x3423: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x3427: jmp_imm:
	pc += 0x1, opcode= 0x05
0x342c: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x342f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x3432: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x3435: mov_imm:
	regs[5] = 0x4d72c9e0, opcode= 0x06
0x343c: jmp_imm:
	pc += 0x1, opcode= 0x05
0x3441: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x3444: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x3448: jmp_imm:
	pc += 0x1, opcode= 0x05
0x344d: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x3451: jmp_imm:
	pc += 0x1, opcode= 0x05
0x3456: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x345a: jmp_imm:
	pc += 0x1, opcode= 0x05
0x345f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x3462: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x3465: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x3468: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x346b: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x346e: mov_imm:
	regs[5] = 0xd577338, opcode= 0x06
0x3474: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x3477: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x347b: jmp_imm:
	pc += 0x1, opcode= 0x05
0x3480: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x3486: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x348c: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x348f: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x3492: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x3496: jmp_imm:
	pc += 0x1, opcode= 0x05
0x349b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x349e: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x34a2: jmp_imm:
	pc += 0x1, opcode= 0x05
0x34a7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x34aa: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x34ad: mov_imm:
	regs[5] = 0x55dcd5e5, opcode= 0x06
0x34b4: jmp_imm:
	pc += 0x1, opcode= 0x05
0x34b9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x34bc: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x34bf: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x34c2: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x34c6: jmp_imm:
	pc += 0x1, opcode= 0x05
0x34cb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x34ce: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x34d1: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x34d4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x34d8: jmp_imm:
	pc += 0x1, opcode= 0x05
0x34dd: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x34e1: jmp_imm:
	pc += 0x1, opcode= 0x05
0x34e6: mov_imm:
	regs[5] = 0xe1f8fdde, opcode= 0x06
0x34ec: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x34ef: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x34f3: jmp_imm:
	pc += 0x1, opcode= 0x05
0x34f8: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x34fe: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x3504: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x3508: jmp_imm:
	pc += 0x1, opcode= 0x05
0x350d: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x3510: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x3514: jmp_imm:
	pc += 0x1, opcode= 0x05
0x3519: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x351c: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x351f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x3522: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x3525: mov_imm:
	regs[5] = 0x240a3319, opcode= 0x06
0x352b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x352e: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x3531: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x3534: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x3537: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x353b: jmp_imm:
	pc += 0x1, opcode= 0x05
0x3540: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x3544: jmp_imm:
	pc += 0x1, opcode= 0x05
0x3549: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x354c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x354f: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x3552: mov_imm:
	regs[5] = 0xe36b16e1, opcode= 0x06
0x3558: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x355b: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x355e: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x3565: jmp_imm:
	pc += 0x1, opcode= 0x05
0x356a: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x3570: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x3573: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x3576: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x3579: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x357d: jmp_imm:
	pc += 0x1, opcode= 0x05
0x3582: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x3585: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x3588: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x358b: mov_imm:
	regs[5] = 0x3ccda2c8, opcode= 0x06
0x3591: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x3594: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x3597: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x359b: jmp_imm:
	pc += 0x1, opcode= 0x05
0x35a0: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x35a4: jmp_imm:
	pc += 0x1, opcode= 0x05
0x35a9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x35ac: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x35b0: jmp_imm:
	pc += 0x1, opcode= 0x05
0x35b5: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x35b8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x35bb: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x35be: mov_imm:
	regs[5] = 0xe2d424fc, opcode= 0x06
0x35c5: jmp_imm:
	pc += 0x1, opcode= 0x05
0x35ca: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x35cd: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x35d1: jmp_imm:
	pc += 0x1, opcode= 0x05
0x35d6: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x35dc: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x35e2: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x35e5: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x35e8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x35eb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x35ef: jmp_imm:
	pc += 0x1, opcode= 0x05
0x35f4: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x35f7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x35fb: jmp_imm:
	pc += 0x1, opcode= 0x05
0x3600: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x3604: jmp_imm:
	pc += 0x1, opcode= 0x05
0x3609: mov_imm:
	regs[5] = 0x3d0f9f03, opcode= 0x06
0x3610: jmp_imm:
	pc += 0x1, opcode= 0x05
0x3615: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x3618: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x361b: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x361f: jmp_imm:
	pc += 0x1, opcode= 0x05
0x3624: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x3627: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x362a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x362d: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x3631: jmp_imm:
	pc += 0x1, opcode= 0x05
0x3636: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x3639: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x363c: mov_imm:
	regs[5] = 0x6d194582, opcode= 0x06
0x3642: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x3646: jmp_imm:
	pc += 0x1, opcode= 0x05
0x364b: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x364f: jmp_imm:
	pc += 0x1, opcode= 0x05
0x3654: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x365a: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x3660: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x3664: jmp_imm:
	pc += 0x1, opcode= 0x05
0x3669: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x366c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x366f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x3672: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x3675: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x3678: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x367c: jmp_imm:
	pc += 0x1, opcode= 0x05
0x3681: mov_imm:
	regs[5] = 0x22fdd9e0, opcode= 0x06
0x3688: jmp_imm:
	pc += 0x1, opcode= 0x05
0x368d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x3691: jmp_imm:
	pc += 0x1, opcode= 0x05
0x3696: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x3699: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x369c: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x369f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x36a2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x36a6: jmp_imm:
	pc += 0x1, opcode= 0x05
0x36ab: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x36ae: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x36b1: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x36b4: mov_imm:
	regs[5] = 0x19d7badf, opcode= 0x06
0x36ba: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x36be: jmp_imm:
	pc += 0x1, opcode= 0x05
0x36c3: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x36c6: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x36cc: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x36d2: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x36d5: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x36d8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x36db: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x36de: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x36e1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x36e4: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x36e8: jmp_imm:
	pc += 0x1, opcode= 0x05
0x36ed: mov_imm:
	regs[5] = 0x9d936214, opcode= 0x06
0x36f3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x36f6: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x36f9: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x36fc: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x3700: jmp_imm:
	pc += 0x1, opcode= 0x05
0x3705: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x3708: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x370b: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x370e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x3711: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x3714: mov_imm:
	regs[5] = 0xb66bb9f7, opcode= 0x06
0x371a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x371d: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x3720: mov_imm:
	regs[20] = 0x4, opcode= 0x06
0x3727: jmp_imm:
	pc += 0x1, opcode= 0x05
0x372c: mov_imm:
	regs[21] = 0x5, opcode= 0x06
0x3732: mov_regs:
	regs[2] = regs[1], opcode= 0x08
0x3735: mov_regs:
	regs[3] = regs[1], opcode= 0x08
0x3738: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x373b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x373e: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x3741: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x3745: jmp_imm:
	pc += 0x1, opcode= 0x05
0x374a: add_regs:
	regs[4] += regs[1], opcode= 0x03
0x374d: mov_imm:
	regs[5] = 0x5dfbbfe0, opcode= 0x06
0x3753: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x3757: jmp_imm:
	pc += 0x1, opcode= 0x05
0x375c: add_regs:
	regs[0] += regs[4], opcode= 0x03
0x375f: mov_regs:
	regs[2] = regs[0], opcode= 0x08
0x3762: mov_regs:
	regs[3] = regs[0], opcode= 0x08
0x3765: shl_regs:
	regs[2] <<= regs[20], opcode= 0x09
0x3768: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x376b: mov_regs:
	regs[4] = regs[2], opcode= 0x08
0x376f: jmp_imm:
	pc += 0x1, opcode= 0x05
0x3774: xor_regs:
	regs[4] ^= regs[3], opcode= 0x02
0x3778: jmp_imm:
	pc += 0x1, opcode= 0x05
0x377d: add_regs:
	regs[4] += regs[0], opcode= 0x03
0x3780: mov_imm:
	regs[5] = 0x6fb5f1b1, opcode= 0x06
0x3787: jmp_imm:
	pc += 0x1, opcode= 0x05
0x378c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x02
0x378f: add_regs:
	regs[1] += regs[4], opcode= 0x03
0x3792: mov_imm:
	regs[30] = 0x17ba1d02, opcode= 0x06
0x3798: mov_imm:
	regs[31] = 0xc94ee161, opcode= 0x06
0x379e: xor_regs:
	regs[0] ^= regs[30], opcode= 0x02
0x37a1: xor_regs:
	regs[1] ^= regs[31], opcode= 0x02
max register index:31
