-------------------------------------------------------------------------------
-- Module     : de1_cntupen_1sec
-------------------------------------------------------------------------------
-- Author     : Johann Faerber
-- Company    : University of Applied Sciences Augsburg
-------------------------------------------------------------------------------
-- Description: test the module cnt4up on a DE1 prototype board
--              connecting device under test (DUT) cnt4up
--              to input/output signals of the DE1 prototype board
-------------------------------------------------------------------------------
-- Revisions  : see end of file
-------------------------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;

ENTITY de1_cntupen_1sec IS
  PORT (
    CLOCK_50 : IN  std_ulogic;                    -- 50 MHz Clock
    KEY      : IN  std_ulogic;                    -- KEY[0]
    HEX0     : OUT std_ulogic_vector(6 DOWNTO 0)  -- Seven Segment Digit 0
    );
END de1_cntupen_1sec;

ARCHITECTURE structure OF de1_cntupen_1sec IS

  -- make components visible

  -- signal declarations for interconnects


BEGIN

  -- connecting clock generator master clock of synchronous system

  
  -- connecting asynchronous system reset to digital system

  
  -- based on the 50 MHz clock, generates an enable signal of period T = 1 sec

  
  -- connecting device under test with peripheral elements

  
  -- connecting count value to HEX display

END structure;
-------------------------------------------------------------------------------
-- Revisions:
-- ----------
-- $Id:$
-------------------------------------------------------------------------------
