// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _forward_HH_
#define _forward_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "forward_pool.h"

namespace ap_rtl {

struct forward : public sc_module {
    // Port declarations 24
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<13> > pool_layer_2_2_1_28_28_6_input_data_V_address0;
    sc_out< sc_logic > pool_layer_2_2_1_28_28_6_input_data_V_ce0;
    sc_in< sc_lv<16> > pool_layer_2_2_1_28_28_6_input_data_V_q0;
    sc_out< sc_lv<11> > pool_layer_2_2_1_28_28_6_output_data_V_address0;
    sc_out< sc_logic > pool_layer_2_2_1_28_28_6_output_data_V_ce0;
    sc_out< sc_logic > pool_layer_2_2_1_28_28_6_output_data_V_we0;
    sc_out< sc_lv<16> > pool_layer_2_2_1_28_28_6_output_data_V_d0;
    sc_in< sc_lv<16> > pool_layer_2_2_1_28_28_6_output_data_V_q0;
    sc_out< sc_lv<11> > pool_layer_2_2_1_28_28_6_relu1_input_data_V_address0;
    sc_out< sc_logic > pool_layer_2_2_1_28_28_6_relu1_input_data_V_ce0;
    sc_out< sc_logic > pool_layer_2_2_1_28_28_6_relu1_input_data_V_we0;
    sc_out< sc_lv<16> > pool_layer_2_2_1_28_28_6_relu1_input_data_V_d0;
    sc_in< sc_lv<16> > pool_layer_2_2_1_28_28_6_relu1_input_data_V_q0;
    sc_out< sc_lv<11> > pool_layer_2_2_1_28_28_6_relu1_output_data_V_address0;
    sc_out< sc_logic > pool_layer_2_2_1_28_28_6_relu1_output_data_V_ce0;
    sc_out< sc_logic > pool_layer_2_2_1_28_28_6_relu1_output_data_V_we0;
    sc_out< sc_lv<15> > pool_layer_2_2_1_28_28_6_relu1_output_data_V_d0;
    sc_in< sc_lv<15> > pool_layer_2_2_1_28_28_6_relu1_output_data_V_q0;


    // Module declarations
    forward(sc_module_name name);
    SC_HAS_PROCESS(forward);

    ~forward();

    sc_trace_file* mVcdFile;

    forward_pool* grp_forward_pool_fu_182;
    sc_signal< sc_lv<10> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<64> > p_i0_0_i_cast6_fu_190_p1;
    sc_signal< sc_lv<64> > p_i0_0_i_cast6_reg_353;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<11> > p_i0_fu_201_p2;
    sc_signal< sc_lv<11> > p_i0_reg_361;
    sc_signal< sc_lv<1> > tmp_fu_195_p2;
    sc_signal< sc_lv<12> > p_x_assign_cast5_fu_207_p1;
    sc_signal< sc_lv<12> > p_x_assign_cast5_reg_371;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<4> > ix_fu_217_p2;
    sc_signal< sc_lv<4> > ix_reg_379;
    sc_signal< sc_lv<4> > iy_fu_229_p2;
    sc_signal< sc_lv<4> > iy_reg_387;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<12> > tmp_i_cast_fu_265_p1;
    sc_signal< sc_lv<12> > tmp_i_cast_reg_392;
    sc_signal< sc_lv<1> > exitcond6_i_fu_223_p2;
    sc_signal< sc_lv<3> > iz_fu_279_p2;
    sc_signal< sc_lv<3> > iz_reg_400;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<11> > next_mul_fu_285_p2;
    sc_signal< sc_lv<11> > next_mul_reg_405;
    sc_signal< sc_lv<1> > exitcond_i_fu_273_p2;
    sc_signal< sc_lv<64> > tmp_4_i_fu_305_p1;
    sc_signal< sc_lv<64> > tmp_4_i_reg_410;
    sc_signal< sc_lv<64> > p_i0_0_i1_cast2_fu_331_p1;
    sc_signal< sc_lv<64> > p_i0_0_i1_cast2_reg_420;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_lv<11> > p_i0_1_fu_342_p2;
    sc_signal< sc_lv<11> > p_i0_1_reg_428;
    sc_signal< sc_lv<1> > tmp_s_fu_336_p2;
    sc_signal< sc_logic > grp_forward_pool_fu_182_ap_start;
    sc_signal< sc_logic > grp_forward_pool_fu_182_ap_done;
    sc_signal< sc_logic > grp_forward_pool_fu_182_ap_idle;
    sc_signal< sc_logic > grp_forward_pool_fu_182_ap_ready;
    sc_signal< sc_lv<13> > grp_forward_pool_fu_182_pool_layer_2_2_1_28_28_6_input_data_V_address0;
    sc_signal< sc_logic > grp_forward_pool_fu_182_pool_layer_2_2_1_28_28_6_input_data_V_ce0;
    sc_signal< sc_lv<11> > grp_forward_pool_fu_182_pool_layer_2_2_1_28_28_6_output_data_V_address0;
    sc_signal< sc_logic > grp_forward_pool_fu_182_pool_layer_2_2_1_28_28_6_output_data_V_ce0;
    sc_signal< sc_logic > grp_forward_pool_fu_182_pool_layer_2_2_1_28_28_6_output_data_V_we0;
    sc_signal< sc_lv<16> > grp_forward_pool_fu_182_pool_layer_2_2_1_28_28_6_output_data_V_d0;
    sc_signal< sc_lv<11> > p_i0_0_i_reg_116;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<4> > p_x_assign_reg_127;
    sc_signal< sc_lv<4> > p_y_assign_reg_138;
    sc_signal< sc_lv<1> > exitcond5_i_fu_211_p2;
    sc_signal< sc_lv<3> > p_z_assign_reg_149;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<11> > phi_mul_reg_160;
    sc_signal< sc_lv<11> > p_i0_0_i1_reg_171;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_logic > grp_forward_pool_fu_182_ap_start_reg;
    sc_signal< sc_lv<16> > extLd_fu_348_p1;
    sc_signal< sc_lv<8> > p_shl_i_fu_235_p3;
    sc_signal< sc_lv<5> > p_shl1_i_fu_247_p3;
    sc_signal< sc_lv<9> > p_shl_i_cast_fu_243_p1;
    sc_signal< sc_lv<9> > p_shl1_i_cast_fu_255_p1;
    sc_signal< sc_lv<9> > tmp_i_fu_259_p2;
    sc_signal< sc_lv<12> > phi_mul_cast_fu_269_p1;
    sc_signal< sc_lv<12> > tmp1_fu_291_p2;
    sc_signal< sc_lv<12> > tmp_3_i_fu_296_p2;
    sc_signal< sc_lv<32> > tmp_3_i_cast_fu_301_p1;
    sc_signal< sc_lv<1> > tmp_80_fu_314_p3;
    sc_signal< sc_lv<15> > tmp_79_fu_310_p1;
    sc_signal< sc_lv<10> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<10> ap_ST_fsm_state1;
    static const sc_lv<10> ap_ST_fsm_state2;
    static const sc_lv<10> ap_ST_fsm_state3;
    static const sc_lv<10> ap_ST_fsm_state4;
    static const sc_lv<10> ap_ST_fsm_state5;
    static const sc_lv<10> ap_ST_fsm_state6;
    static const sc_lv<10> ap_ST_fsm_state7;
    static const sc_lv<10> ap_ST_fsm_state8;
    static const sc_lv<10> ap_ST_fsm_state9;
    static const sc_lv<10> ap_ST_fsm_state10;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<11> ap_const_lv11_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<11> ap_const_lv11_498;
    static const sc_lv<11> ap_const_lv11_1;
    static const sc_lv<4> ap_const_lv4_E;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<3> ap_const_lv3_6;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<11> ap_const_lv11_C4;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<15> ap_const_lv15_0;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_exitcond5_i_fu_211_p2();
    void thread_exitcond6_i_fu_223_p2();
    void thread_exitcond_i_fu_273_p2();
    void thread_extLd_fu_348_p1();
    void thread_grp_forward_pool_fu_182_ap_start();
    void thread_ix_fu_217_p2();
    void thread_iy_fu_229_p2();
    void thread_iz_fu_279_p2();
    void thread_next_mul_fu_285_p2();
    void thread_p_i0_0_i1_cast2_fu_331_p1();
    void thread_p_i0_0_i_cast6_fu_190_p1();
    void thread_p_i0_1_fu_342_p2();
    void thread_p_i0_fu_201_p2();
    void thread_p_shl1_i_cast_fu_255_p1();
    void thread_p_shl1_i_fu_247_p3();
    void thread_p_shl_i_cast_fu_243_p1();
    void thread_p_shl_i_fu_235_p3();
    void thread_p_x_assign_cast5_fu_207_p1();
    void thread_phi_mul_cast_fu_269_p1();
    void thread_pool_layer_2_2_1_28_28_6_input_data_V_address0();
    void thread_pool_layer_2_2_1_28_28_6_input_data_V_ce0();
    void thread_pool_layer_2_2_1_28_28_6_output_data_V_address0();
    void thread_pool_layer_2_2_1_28_28_6_output_data_V_ce0();
    void thread_pool_layer_2_2_1_28_28_6_output_data_V_d0();
    void thread_pool_layer_2_2_1_28_28_6_output_data_V_we0();
    void thread_pool_layer_2_2_1_28_28_6_relu1_input_data_V_address0();
    void thread_pool_layer_2_2_1_28_28_6_relu1_input_data_V_ce0();
    void thread_pool_layer_2_2_1_28_28_6_relu1_input_data_V_d0();
    void thread_pool_layer_2_2_1_28_28_6_relu1_input_data_V_we0();
    void thread_pool_layer_2_2_1_28_28_6_relu1_output_data_V_address0();
    void thread_pool_layer_2_2_1_28_28_6_relu1_output_data_V_ce0();
    void thread_pool_layer_2_2_1_28_28_6_relu1_output_data_V_d0();
    void thread_pool_layer_2_2_1_28_28_6_relu1_output_data_V_we0();
    void thread_tmp1_fu_291_p2();
    void thread_tmp_3_i_cast_fu_301_p1();
    void thread_tmp_3_i_fu_296_p2();
    void thread_tmp_4_i_fu_305_p1();
    void thread_tmp_79_fu_310_p1();
    void thread_tmp_80_fu_314_p3();
    void thread_tmp_fu_195_p2();
    void thread_tmp_i_cast_fu_265_p1();
    void thread_tmp_i_fu_259_p2();
    void thread_tmp_s_fu_336_p2();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
