{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 04 14:47:41 2015 " "Info: Processing started: Wed Feb 04 14:47:41 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off scitacka -c scitacka " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off scitacka -c scitacka" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scitacka.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file scitacka.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 scitacka-Behavioral " "Info: Found design unit 1: scitacka-Behavioral" {  } { { "scitacka.vhd" "" { Text "X:/Kováø/scitacka/scitacka.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 scitacka " "Info: Found entity 1: scitacka" {  } { { "scitacka.vhd" "" { Text "X:/Kováø/scitacka/scitacka.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "scitacka " "Info: Elaborating entity \"scitacka\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Cout scitacka.vhd(8) " "Warning (10541): VHDL Signal Declaration warning at scitacka.vhd(8): used implicit default value for signal \"Cout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "scitacka.vhd" "" { Text "X:/Kováø/scitacka/scitacka.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Cin0 scitacka.vhd(13) " "Warning (10541): VHDL Signal Declaration warning at scitacka.vhd(13): used implicit default value for signal \"Cin0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "scitacka.vhd" "" { Text "X:/Kováø/scitacka/scitacka.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Cin1 scitacka.vhd(13) " "Warning (10541): VHDL Signal Declaration warning at scitacka.vhd(13): used implicit default value for signal \"Cin1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "scitacka.vhd" "" { Text "X:/Kováø/scitacka/scitacka.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Cin2 scitacka.vhd(13) " "Warning (10541): VHDL Signal Declaration warning at scitacka.vhd(13): used implicit default value for signal \"Cin2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "scitacka.vhd" "" { Text "X:/Kováø/scitacka/scitacka.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Cin3 scitacka.vhd(13) " "Warning (10541): VHDL Signal Declaration warning at scitacka.vhd(13): used implicit default value for signal \"Cin3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "scitacka.vhd" "" { Text "X:/Kováø/scitacka/scitacka.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Cin4 scitacka.vhd(13) " "Warning (10541): VHDL Signal Declaration warning at scitacka.vhd(13): used implicit default value for signal \"Cin4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "scitacka.vhd" "" { Text "X:/Kováø/scitacka/scitacka.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Cin5 scitacka.vhd(13) " "Warning (10541): VHDL Signal Declaration warning at scitacka.vhd(13): used implicit default value for signal \"Cin5\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "scitacka.vhd" "" { Text "X:/Kováø/scitacka/scitacka.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Cin6 scitacka.vhd(13) " "Warning (10541): VHDL Signal Declaration warning at scitacka.vhd(13): used implicit default value for signal \"Cin6\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "scitacka.vhd" "" { Text "X:/Kováø/scitacka/scitacka.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Cin7 scitacka.vhd(13) " "Warning (10541): VHDL Signal Declaration warning at scitacka.vhd(13): used implicit default value for signal \"Cin7\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "scitacka.vhd" "" { Text "X:/Kováø/scitacka/scitacka.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Cout0 scitacka.vhd(14) " "Warning (10036): Verilog HDL or VHDL warning at scitacka.vhd(14): object \"Cout0\" assigned a value but never read" {  } { { "scitacka.vhd" "" { Text "X:/Kováø/scitacka/scitacka.vhd" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Cout1 scitacka.vhd(14) " "Warning (10036): Verilog HDL or VHDL warning at scitacka.vhd(14): object \"Cout1\" assigned a value but never read" {  } { { "scitacka.vhd" "" { Text "X:/Kováø/scitacka/scitacka.vhd" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Cout2 scitacka.vhd(14) " "Warning (10036): Verilog HDL or VHDL warning at scitacka.vhd(14): object \"Cout2\" assigned a value but never read" {  } { { "scitacka.vhd" "" { Text "X:/Kováø/scitacka/scitacka.vhd" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Cout3 scitacka.vhd(14) " "Warning (10036): Verilog HDL or VHDL warning at scitacka.vhd(14): object \"Cout3\" assigned a value but never read" {  } { { "scitacka.vhd" "" { Text "X:/Kováø/scitacka/scitacka.vhd" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Cout4 scitacka.vhd(14) " "Warning (10036): Verilog HDL or VHDL warning at scitacka.vhd(14): object \"Cout4\" assigned a value but never read" {  } { { "scitacka.vhd" "" { Text "X:/Kováø/scitacka/scitacka.vhd" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Cout5 scitacka.vhd(14) " "Warning (10036): Verilog HDL or VHDL warning at scitacka.vhd(14): object \"Cout5\" assigned a value but never read" {  } { { "scitacka.vhd" "" { Text "X:/Kováø/scitacka/scitacka.vhd" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Cout6 scitacka.vhd(14) " "Warning (10036): Verilog HDL or VHDL warning at scitacka.vhd(14): object \"Cout6\" assigned a value but never read" {  } { { "scitacka.vhd" "" { Text "X:/Kováø/scitacka/scitacka.vhd" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Cout7 scitacka.vhd(14) " "Warning (10036): Verilog HDL or VHDL warning at scitacka.vhd(14): object \"Cout7\" assigned a value but never read" {  } { { "scitacka.vhd" "" { Text "X:/Kováø/scitacka/scitacka.vhd" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "Cout GND " "Warning (13410): Pin \"Cout\" is stuck at GND" {  } { { "scitacka.vhd" "" { Text "X:/Kováø/scitacka/scitacka.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "33 " "Info: Implemented 33 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Info: Implemented 16 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Info: Implemented 9 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Info: Implemented 8 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "224 " "Info: Peak virtual memory: 224 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 04 14:47:43 2015 " "Info: Processing ended: Wed Feb 04 14:47:43 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
