# Reading pref.tcl
# do Processor_design_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Verilog_and_SystemVerilog {C:/Verilog_and_SystemVerilog/RegisterFile.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:42:12 on Oct 12,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Verilog_and_SystemVerilog" C:/Verilog_and_SystemVerilog/RegisterFile.sv 
# -- Compiling module RegisterFile
# 
# Top level modules:
# 	RegisterFile
# End time: 14:42:12 on Oct 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Verilog_and_SystemVerilog {C:/Verilog_and_SystemVerilog/DataMemory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:42:12 on Oct 12,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Verilog_and_SystemVerilog" C:/Verilog_and_SystemVerilog/DataMemory.sv 
# -- Compiling module DataMemory
# 
# Top level modules:
# 	DataMemory
# End time: 14:42:12 on Oct 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Verilog_and_SystemVerilog {C:/Verilog_and_SystemVerilog/SignExtender.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:42:12 on Oct 12,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Verilog_and_SystemVerilog" C:/Verilog_and_SystemVerilog/SignExtender.sv 
# -- Compiling module SignExtender
# 
# Top level modules:
# 	SignExtender
# End time: 14:42:12 on Oct 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Verilog_and_SystemVerilog {C:/Verilog_and_SystemVerilog/ALU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:42:12 on Oct 12,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Verilog_and_SystemVerilog" C:/Verilog_and_SystemVerilog/ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 14:42:12 on Oct 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Verilog_and_SystemVerilog {C:/Verilog_and_SystemVerilog/LeftShiftBy2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:42:12 on Oct 12,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Verilog_and_SystemVerilog" C:/Verilog_and_SystemVerilog/LeftShiftBy2.sv 
# -- Compiling module LeftShiftBy2
# 
# Top level modules:
# 	LeftShiftBy2
# End time: 14:42:12 on Oct 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Verilog_and_SystemVerilog {C:/Verilog_and_SystemVerilog/ALUDecoder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:42:12 on Oct 12,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Verilog_and_SystemVerilog" C:/Verilog_and_SystemVerilog/ALUDecoder.sv 
# -- Compiling module ALUDecoder
# 
# Top level modules:
# 	ALUDecoder
# End time: 14:42:13 on Oct 12,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Verilog_and_SystemVerilog {C:/Verilog_and_SystemVerilog/Adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:42:13 on Oct 12,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Verilog_and_SystemVerilog" C:/Verilog_and_SystemVerilog/Adder.sv 
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
# End time: 14:42:13 on Oct 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Verilog_and_SystemVerilog {C:/Verilog_and_SystemVerilog/ResetableFF.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:42:13 on Oct 12,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Verilog_and_SystemVerilog" C:/Verilog_and_SystemVerilog/ResetableFF.sv 
# -- Compiling module ResetableFF
# 
# Top level modules:
# 	ResetableFF
# End time: 14:42:13 on Oct 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Verilog_and_SystemVerilog {C:/Verilog_and_SystemVerilog/mux2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:42:13 on Oct 12,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Verilog_and_SystemVerilog" C:/Verilog_and_SystemVerilog/mux2.sv 
# -- Compiling module mux2
# 
# Top level modules:
# 	mux2
# End time: 14:42:13 on Oct 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Verilog_and_SystemVerilog {C:/Verilog_and_SystemVerilog/MIPS.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:42:13 on Oct 12,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Verilog_and_SystemVerilog" C:/Verilog_and_SystemVerilog/MIPS.sv 
# -- Compiling module MIPS
# 
# Top level modules:
# 	MIPS
# End time: 14:42:13 on Oct 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Verilog_and_SystemVerilog {C:/Verilog_and_SystemVerilog/Controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:42:13 on Oct 12,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Verilog_and_SystemVerilog" C:/Verilog_and_SystemVerilog/Controller.sv 
# -- Compiling module Controller
# 
# Top level modules:
# 	Controller
# End time: 14:42:13 on Oct 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Verilog_and_SystemVerilog {C:/Verilog_and_SystemVerilog/MainDecoder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:42:13 on Oct 12,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Verilog_and_SystemVerilog" C:/Verilog_and_SystemVerilog/MainDecoder.sv 
# -- Compiling module MainDecoder
# 
# Top level modules:
# 	MainDecoder
# End time: 14:42:13 on Oct 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Verilog_and_SystemVerilog {C:/Verilog_and_SystemVerilog/Datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:42:13 on Oct 12,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Verilog_and_SystemVerilog" C:/Verilog_and_SystemVerilog/Datapath.sv 
# -- Compiling module Datapath
# 
# Top level modules:
# 	Datapath
# End time: 14:42:13 on Oct 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Verilog_and_SystemVerilog {C:/Verilog_and_SystemVerilog/TopMIPS.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:42:13 on Oct 12,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Verilog_and_SystemVerilog" C:/Verilog_and_SystemVerilog/TopMIPS.sv 
# -- Compiling module TopMIPS
# 
# Top level modules:
# 	TopMIPS
# End time: 14:42:13 on Oct 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Verilog_and_SystemVerilog {C:/Verilog_and_SystemVerilog/ExtNext.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:42:13 on Oct 12,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Verilog_and_SystemVerilog" C:/Verilog_and_SystemVerilog/ExtNext.sv 
# -- Compiling module ExtNext
# 
# Top level modules:
# 	ExtNext
# End time: 14:42:13 on Oct 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Verilog_and_SystemVerilog {C:/Verilog_and_SystemVerilog/mux4.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:42:13 on Oct 12,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Verilog_and_SystemVerilog" C:/Verilog_and_SystemVerilog/mux4.sv 
# -- Compiling module mux4
# 
# Top level modules:
# 	mux4
# End time: 14:42:13 on Oct 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Verilog_and_SystemVerilog {C:/Verilog_and_SystemVerilog/TestbenchLhlb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:42:14 on Oct 12,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Verilog_and_SystemVerilog" C:/Verilog_and_SystemVerilog/TestbenchLhlb.sv 
# -- Compiling module TestbenchLhlb
# 
# Top level modules:
# 	TestbenchLhlb
# End time: 14:42:14 on Oct 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Verilog_and_SystemVerilog {C:/Verilog_and_SystemVerilog/InsructionMemory2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:42:14 on Oct 12,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Verilog_and_SystemVerilog" C:/Verilog_and_SystemVerilog/InsructionMemory2.sv 
# -- Compiling module InsructionMemory2
# 
# Top level modules:
# 	InsructionMemory2
# End time: 14:42:14 on Oct 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.TestbenchLhlb
# vsim work.TestbenchLhlb 
# Start time: 14:42:24 on Oct 12,2023
# Loading sv_std.std
# Loading work.TestbenchLhlb
# Loading work.TopMIPS
# Loading work.MIPS
# Loading work.Controller
# Loading work.MainDecoder
# Loading work.ALUDecoder
# Loading work.Datapath
# Loading work.ResetableFF
# Loading work.Adder
# Loading work.LeftShiftBy2
# Loading work.SignExtender
# Loading work.mux2
# Loading work.RegisterFile
# Loading work.mux4
# Loading work.ExtNext
# Loading work.ALU
# Loading work.InsructionMemory2
# Loading work.DataMemory
add wave -position insertpoint sim:/TestbenchLhlb/*
run
# Simulation succeeded
# ** Note: $stop    : C:/Verilog_and_SystemVerilog/TestbenchLhlb.sv(29)
#    Time: 85 ps  Iteration: 1  Instance: /TestbenchLhlb
# Break in Module TestbenchLhlb at C:/Verilog_and_SystemVerilog/TestbenchLhlb.sv line 29
# End time: 14:51:54 on Oct 12,2023, Elapsed time: 0:09:30
# Errors: 0, Warnings: 0
