<def f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='83' ll='85' type='unsigned int llvm::TargetRegisterClass::getRegister(unsigned int i) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='82'>/// Return the specified register in the class.</doc>
<use f='llvm/llvm/lib/CodeGen/ExecutionDomainFix.cpp' l='247' u='c' c='_ZN4llvm18ExecutionDomainFix11processDefsEPNS_12MachineInstrEb'/>
<use f='llvm/llvm/lib/CodeGen/ExecutionDomainFix.cpp' l='339' u='c' c='_ZN4llvm18ExecutionDomainFix14visitSoftInstrEPNS_12MachineInstrEj'/>
<use f='llvm/llvm/lib/CodeGen/ExecutionDomainFix.cpp' l='341' u='c' c='_ZN4llvm18ExecutionDomainFix14visitSoftInstrEPNS_12MachineInstrEj'/>
<use f='llvm/llvm/lib/CodeGen/ExecutionDomainFix.cpp' l='445' u='c' c='_ZN4llvm18ExecutionDomainFix20runOnMachineFunctionERNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp' l='1044' u='c' c='_ZNK4llvm13R600InstrInfo18expandPostRAPseudoERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp' l='1057' u='c' c='_ZNK4llvm13R600InstrInfo18expandPostRAPseudoERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp' l='1204' u='c' c='_ZNK4llvm13R600InstrInfo21getIndirectIndexBeginERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='9960' u='c' c='_ZNK4llvm16SITargetLowering28getRegForInlineAsmConstraintEPKNS_18TargetRegisterInfoENS_9StringRefENS_3MVTE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIShrinkInstructions.cpp' l='292' u='c' c='_ZN12_GLOBAL__N_120SIShrinkInstructions10shrinkMIMGERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp' l='2336' u='c' c='_ZN4llvm26tryFoldSPUpdateIntoPushPopERKNS_12ARMSubtargetERNS_15MachineFunctionEPNS_12MachineInstrEj'/>
