// Seed: 2027998073
module module_0 (
    output uwire id_0,
    input wand id_1,
    input tri1 id_2,
    input tri0 id_3,
    input wor id_4,
    output supply1 id_5,
    input wire id_6
);
  id_8 :
  assert property (@(posedge id_3) 1)
  else;
endmodule
module module_1 #(
    parameter id_24 = 32'd43,
    parameter id_4  = 32'd73
) (
    output wire id_0,
    input  wand id_1,
    input  tri1 id_2,
    output tri0 id_3,
    output tri0 _id_4
);
  id_6 :
  assert property (@(posedge id_6 or posedge (id_2)) id_2)
  else;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_1,
      id_2,
      id_3,
      id_2
  );
  logic [1 'd0 : id_4] id_7 = 1;
  logic [7:0][-1 'b0 : 1]
      id_8,
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      _id_24,
      id_25,
      id_26,
      id_27,
      id_28,
      id_29,
      id_30,
      id_31,
      id_32,
      id_33,
      id_34,
      id_35,
      id_36,
      id_37,
      id_38,
      id_39,
      id_40,
      id_41,
      id_42,
      id_43,
      id_44,
      id_45,
      id_46,
      id_47,
      id_48,
      id_49,
      id_50,
      id_51;
  assign (highz1, weak0) id_15[-1 : id_24] = id_50[{1{-1'b0}} :-1];
endmodule
