# compile vhdl design source files
vhdl xil_defaultlib  "../../../NOR_Gate.srcs/sources_1/new/NOR_Gate_DF.vhd"
vhdl xil_defaultlib  "../../../NOR_Gate.srcs/sim_1/new/NOR_Gate_TBW.vhd"

# Do not sort compile order
nosort
