var g_data = {"37":{"st":"inst","pa":0,"n":"/tb_FPU_unit/DUT/EXP_SWAP_UNIT/COMP_LESS_UNIT/u_high/u_high","l":"Verilog","sn":5,"ln":17,"du":{"n":"work.COMP_2bit","s":6,"b":1},"bc":[{"n":"tb_FPU_unit","s":28,"b":1},{"n":"DUT","s":29,"b":1},{"n":"EXP_SWAP_UNIT","s":30,"b":1},{"n":"COMP_LESS_UNIT","s":31,"b":1},{"n":"u_high","s":35,"b":1},{"n":"u_high","s":37,"z":1}],"loc":{"cp":91.66,"data":{"fe":[4,3,1]}}},"35":{"st":"inst","pa":0,"n":"/tb_FPU_unit/DUT/EXP_SWAP_UNIT/COMP_LESS_UNIT/u_high","l":"Verilog","sn":4,"ln":18,"du":{"n":"work.COMP_4bit","s":5,"b":1},"bc":[{"n":"tb_FPU_unit","s":28,"b":1},{"n":"DUT","s":29,"b":1},{"n":"EXP_SWAP_UNIT","s":30,"b":1},{"n":"COMP_LESS_UNIT","s":31,"b":1},{"n":"u_high","s":35,"z":1}],"children":[{"n":"u_high","id":37,"zf":1,"tc":91.66,"fe":75.00}],"rec":{"cp":88.88,"data":{"fe":[9,6]}},"loc":{"cp":86.66,"data":{"fe":[5,3,1]}}},"31":{"st":"inst","pa":0,"n":"/tb_FPU_unit/DUT/EXP_SWAP_UNIT/COMP_LESS_UNIT","l":"Verilog","sn":3,"ln":14,"du":{"n":"work.COMP_8bit","s":4,"b":0},"bc":[{"n":"tb_FPU_unit","s":28,"b":1},{"n":"DUT","s":29,"b":1},{"n":"EXP_SWAP_UNIT","s":30,"b":1},{"n":"COMP_LESS_UNIT","s":31,"z":1}],"children":[{"n":"u_high","id":35,"zf":1,"tc":88.88,"fe":66.66}],"rec":{"cp":91.66,"data":{"fe":[12,9]}}},"30":{"st":"inst","pa":0,"n":"/tb_FPU_unit/DUT/EXP_SWAP_UNIT","l":"Verilog","sn":2,"ln":67,"du":{"n":"work.EXP_swap","s":3,"b":0},"bc":[{"n":"tb_FPU_unit","s":28,"b":1},{"n":"DUT","s":29,"b":1},{"n":"EXP_SWAP_UNIT","s":30,"z":1}],"children":[{"n":"COMP_LESS_UNIT","id":31,"zf":1,"tc":91.66,"fe":75.00}],"rec":{"cp":93.75,"data":{"fe":[12,9]}}},"40":{"st":"inst","pa":0,"n":"/tb_FPU_unit/DUT/EXP_SUB_UNIT/CLA_8BIT_UNIT/CLA_4BIT_UNIT_0","l":"Verilog","sn":8,"ln":13,"du":{"n":"work.CLA_4bit","s":9,"b":1},"bc":[{"n":"tb_FPU_unit","s":28,"b":1},{"n":"DUT","s":29,"b":1},{"n":"EXP_SUB_UNIT","s":38,"b":1},{"n":"CLA_8BIT_UNIT","s":39,"b":1},{"n":"CLA_4BIT_UNIT_0","s":40,"z":1}],"loc":{"cp":92.59,"data":{"fe":[24,20,1],"t":[36,34,1]}}},"41":{"st":"inst","pa":0,"n":"/tb_FPU_unit/DUT/EXP_SUB_UNIT/CLA_8BIT_UNIT/CLA_4BIT_UNIT_1","l":"Verilog","sn":8,"ln":24,"du":{"n":"work.CLA_4bit","s":9,"b":1},"bc":[{"n":"tb_FPU_unit","s":28,"b":1},{"n":"DUT","s":29,"b":1},{"n":"EXP_SUB_UNIT","s":38,"b":1},{"n":"CLA_8BIT_UNIT","s":39,"b":1},{"n":"CLA_4BIT_UNIT_1","s":41,"z":1}],"loc":{"cp":81.94,"data":{"fe":[24,15,1],"t":[36,30,1]}}},"39":{"st":"inst","pa":0,"n":"/tb_FPU_unit/DUT/EXP_SUB_UNIT/CLA_8BIT_UNIT","l":"Verilog","sn":7,"ln":12,"du":{"n":"work.CLA_8bit","s":8,"b":1},"bc":[{"n":"tb_FPU_unit","s":28,"b":1},{"n":"DUT","s":29,"b":1},{"n":"EXP_SUB_UNIT","s":38,"b":1},{"n":"CLA_8BIT_UNIT","s":39,"z":1}],"children":[{"n":"CLA_4BIT_UNIT_1","id":41,"zf":1,"tc":81.94,"fe":62.50,"t":83.33},{"n":"CLA_4BIT_UNIT_0","id":40,"zf":1,"tc":92.59,"fe":83.33,"t":94.44}],"rec":{"cp":84.88,"data":{"fe":[54,36],"t":[100,88]}},"loc":{"cp":67.46,"data":{"fe":[6,1,1],"t":[28,24,1]}}},"38":{"st":"inst","pa":0,"n":"/tb_FPU_unit/DUT/EXP_SUB_UNIT","l":"Verilog","sn":2,"ln":76,"du":{"n":"work.EXP_sub","s":7,"b":0},"bc":[{"n":"tb_FPU_unit","s":28,"b":1},{"n":"DUT","s":29,"b":1},{"n":"EXP_SUB_UNIT","s":38,"z":1}],"children":[{"n":"CLA_8BIT_UNIT","id":39,"zf":1,"tc":84.88,"fe":66.66,"t":88.00}],"rec":{"cp":85.85,"data":{"fe":[54,36],"t":[132,120]}}},"42":{"st":"inst","pa":0,"n":"/tb_FPU_unit/DUT/MAN_PRE_SWAP_BY_EXPONENT_UNIT","l":"Verilog","sn":2,"ln":88,"du":{"n":"work.MAN_swap","s":10,"b":1},"bc":[{"n":"tb_FPU_unit","s":28,"b":1},{"n":"DUT","s":29,"b":1},{"n":"MAN_PRE_SWAP_BY_EXPONENT_UNIT","s":42,"z":1}],"loc":{"cp":98.66,"data":{"t":[300,288,1]}}},"46":{"st":"inst","pa":0,"n":"/tb_FPU_unit/DUT/MAN_COMP_28BIT_UNIT/u_i_data_0/u_low","l":"Verilog","sn":5,"ln":10,"du":{"n":"work.COMP_2bit","s":6,"b":1},"bc":[{"n":"tb_FPU_unit","s":28,"b":1},{"n":"DUT","s":29,"b":1},{"n":"MAN_COMP_28BIT_UNIT","s":44,"b":1},{"n":"u_i_data_0","s":45,"b":1},{"n":"u_low","s":46,"z":1}],"loc":{"cp":83.33,"data":{"fe":[4,2,1]}}},"47":{"st":"inst","pa":0,"n":"/tb_FPU_unit/DUT/MAN_COMP_28BIT_UNIT/u_i_data_0/u_high","l":"Verilog","sn":5,"ln":17,"du":{"n":"work.COMP_2bit","s":6,"b":1},"bc":[{"n":"tb_FPU_unit","s":28,"b":1},{"n":"DUT","s":29,"b":1},{"n":"MAN_COMP_28BIT_UNIT","s":44,"b":1},{"n":"u_i_data_0","s":45,"b":1},{"n":"u_high","s":47,"z":1}],"loc":{"cp":83.33,"data":{"fe":[4,2,1]}}},"45":{"st":"inst","pa":0,"n":"/tb_FPU_unit/DUT/MAN_COMP_28BIT_UNIT/u_i_data_0","l":"Verilog","sn":12,"ln":13,"du":{"n":"work.COMP_4bit","s":5,"b":1},"bc":[{"n":"tb_FPU_unit","s":28,"b":1},{"n":"DUT","s":29,"b":1},{"n":"MAN_COMP_28BIT_UNIT","s":44,"b":1},{"n":"u_i_data_0","s":45,"z":1}],"children":[{"n":"u_high","id":47,"zf":1,"tc":83.33,"fe":50.00},{"n":"u_low","id":46,"zf":1,"tc":83.33,"fe":50.00}],"rec":{"cp":87.17,"data":{"fe":[13,8]}},"loc":{"cp":93.33,"data":{"fe":[5,4,1]}}},"65":{"st":"inst","pa":0,"n":"/tb_FPU_unit/DUT/MAN_COMP_28BIT_UNIT/u_i_data_6/u_high","l":"Verilog","sn":5,"ln":17,"du":{"n":"work.COMP_2bit","s":6,"b":1},"bc":[{"n":"tb_FPU_unit","s":28,"b":1},{"n":"DUT","s":29,"b":1},{"n":"MAN_COMP_28BIT_UNIT","s":44,"b":1},{"n":"u_i_data_6","s":63,"b":1},{"n":"u_high","s":65,"z":1}],"loc":{"cp":91.66,"data":{"fe":[4,3,1]}}},"63":{"st":"inst","pa":0,"n":"/tb_FPU_unit/DUT/MAN_COMP_28BIT_UNIT/u_i_data_6","l":"Verilog","sn":12,"ln":55,"du":{"n":"work.COMP_4bit","s":5,"b":1},"bc":[{"n":"tb_FPU_unit","s":28,"b":1},{"n":"DUT","s":29,"b":1},{"n":"MAN_COMP_28BIT_UNIT","s":44,"b":1},{"n":"u_i_data_6","s":63,"z":1}],"children":[{"n":"u_high","id":65,"zf":1,"tc":91.66,"fe":75.00}],"rec":{"cp":96.29,"data":{"fe":[9,8]}}},"44":{"st":"inst","pa":0,"n":"/tb_FPU_unit/DUT/MAN_COMP_28BIT_UNIT","l":"Verilog","sn":2,"ln":112,"du":{"n":"work.COMP_28bit","s":12,"b":1},"bc":[{"n":"tb_FPU_unit","s":28,"b":1},{"n":"DUT","s":29,"b":1},{"n":"MAN_COMP_28BIT_UNIT","s":44,"z":1}],"children":[{"n":"u_i_data_6","id":63,"zf":1,"tc":96.29,"fe":88.88},{"n":"u_i_data_0","id":45,"zf":1,"tc":87.17,"fe":61.53}],"rec":{"cp":86.66,"data":{"fe":[35,21]}},"loc":{"cp":79.48,"data":{"fe":[13,5,1]}}},"66":{"st":"inst","pa":0,"n":"/tb_FPU_unit/DUT/MAN_PRE_SWAP_BY_MAN_UNIT","l":"Verilog","sn":2,"ln":121,"du":{"n":"work.MAN_swap","s":10,"b":1},"bc":[{"n":"tb_FPU_unit","s":28,"b":1},{"n":"DUT","s":29,"b":1},{"n":"MAN_PRE_SWAP_BY_MAN_UNIT","s":66,"z":1}],"loc":{"cp":97.12,"data":{"t":[348,318,1]}}},"76":{"st":"inst","pa":0,"n":"/tb_FPU_unit/DUT/MAN_ALU_UNIT/ALU_SUB_UNIT/CLA_4BIT_UNIT_0","l":"Verilog","sn":15,"ln":17,"du":{"n":"work.CLA_4bit","s":9,"b":1},"bc":[{"n":"tb_FPU_unit","s":28,"b":1},{"n":"DUT","s":29,"b":1},{"n":"MAN_ALU_UNIT","s":68,"b":1},{"n":"ALU_SUB_UNIT","s":69,"b":1},{"n":"CLA_4BIT_UNIT_0","s":76,"z":1}],"loc":{"cp":92.59,"data":{"t":[36,28,1]}}},"69":{"st":"inst","pa":0,"n":"/tb_FPU_unit/DUT/MAN_ALU_UNIT/ALU_SUB_UNIT","l":"Verilog","sn":14,"ln":23,"du":{"n":"work.CLA_28bit","s":15,"b":0},"bc":[{"n":"tb_FPU_unit","s":28,"b":1},{"n":"DUT","s":29,"b":1},{"n":"MAN_ALU_UNIT","s":68,"b":1},{"n":"ALU_SUB_UNIT","s":69,"z":1}],"children":[{"n":"CLA_4BIT_UNIT_0","id":76,"zf":1,"tc":92.59,"t":77.77}],"rec":{"cp":98.06,"data":{"t":[138,130]}}},"68":{"st":"inst","pa":0,"n":"/tb_FPU_unit/DUT/MAN_ALU_UNIT","l":"Verilog","sn":2,"ln":146,"du":{"n":"work.MAN_ALU","s":14,"b":0},"bc":[{"n":"tb_FPU_unit","s":28,"b":1},{"n":"DUT","s":29,"b":1},{"n":"MAN_ALU_UNIT","s":68,"z":1}],"children":[{"n":"ALU_SUB_UNIT","id":69,"zf":1,"tc":98.06,"t":94.20}],"rec":{"cp":99.35,"data":{"t":[312,304]}}},"77":{"st":"inst","pa":0,"n":"/tb_FPU_unit/DUT/LOPD_24BIT_UNIT","l":"Verilog","sn":2,"ln":159,"du":{"n":"work.LOPD_24bit","s":16,"b":1},"bc":[{"n":"tb_FPU_unit","s":28,"b":1},{"n":"DUT","s":29,"b":1},{"n":"LOPD_24BIT_UNIT","s":77,"z":1}],"loc":{"cp":96.15,"data":{"fe":[13,11,1]}}},"91":{"st":"inst","pa":0,"n":"/tb_FPU_unit/DUT/EXP_ADJUST_UNIT/CLA_8BIT_UNIT/CLA_4BIT_UNIT_1","l":"Verilog","sn":8,"ln":24,"du":{"n":"work.CLA_4bit","s":9,"b":1},"bc":[{"n":"tb_FPU_unit","s":28,"b":1},{"n":"DUT","s":29,"b":1},{"n":"EXP_ADJUST_UNIT","s":88,"b":1},{"n":"CLA_8BIT_UNIT","s":89,"b":1},{"n":"CLA_4BIT_UNIT_1","s":91,"z":1}],"loc":{"cp":88.88,"data":{"fe":[24,16,1]}}},"89":{"st":"inst","pa":0,"n":"/tb_FPU_unit/DUT/EXP_ADJUST_UNIT/CLA_8BIT_UNIT","l":"Verilog","sn":20,"ln":25,"du":{"n":"work.CLA_8bit","s":8,"b":1},"bc":[{"n":"tb_FPU_unit","s":28,"b":1},{"n":"DUT","s":29,"b":1},{"n":"EXP_ADJUST_UNIT","s":88,"b":1},{"n":"CLA_8BIT_UNIT","s":89,"z":1}],"children":[{"n":"CLA_4BIT_UNIT_1","id":91,"zf":1,"tc":88.88,"fe":66.66}],"rec":{"cp":90.62,"data":{"fe":[32,23]}},"loc":{"cp":95.83,"data":{"fe":[8,7,1]}}},"88":{"st":"inst","pa":0,"n":"/tb_FPU_unit/DUT/EXP_ADJUST_UNIT","l":"Verilog","sn":2,"ln":168,"du":{"n":"work.EXP_adjust","s":20,"b":0},"bc":[{"n":"tb_FPU_unit","s":28,"b":1},{"n":"DUT","s":29,"b":1},{"n":"EXP_ADJUST_UNIT","s":88,"z":1}],"children":[{"n":"CLA_8BIT_UNIT","id":89,"zf":1,"tc":90.62,"fe":71.87}],"rec":{"cp":93.38,"data":{"fe":[34,25]}}},"96":{"st":"inst","pa":0,"n":"/tb_FPU_unit/DUT/ROUNDING_UNIT/INCREASE_ROUNDING/CLA_BLOCK_GEN[5]/CLA_4BIT_UNIT_1","l":"Verilog","sn":24,"ln":27,"du":{"n":"work.CLA_4bit","s":9,"b":1},"bc":[{"n":"tb_FPU_unit","s":28,"b":1},{"n":"DUT","s":29,"b":1},{"n":"ROUNDING_UNIT","s":94,"b":1},{"n":"INCREASE_ROUNDING","s":95,"b":1},{"n":"CLA_BLOCK_GEN[5]/CLA_4BIT_UNIT_1","s":96,"z":1}],"loc":{"cp":50.79,"data":{"s":[7,6,1],"fe":[24,4,1],"t":[36,18,1]}}},"97":{"st":"inst","pa":0,"n":"/tb_FPU_unit/DUT/ROUNDING_UNIT/INCREASE_ROUNDING/CLA_BLOCK_GEN[4]/CLA_4BIT_UNIT_1","l":"Verilog","sn":24,"ln":27,"du":{"n":"work.CLA_4bit","s":9,"b":1},"bc":[{"n":"tb_FPU_unit","s":28,"b":1},{"n":"DUT","s":29,"b":1},{"n":"ROUNDING_UNIT","s":94,"b":1},{"n":"INCREASE_ROUNDING","s":95,"b":1},{"n":"CLA_BLOCK_GEN[4]/CLA_4BIT_UNIT_1","s":97,"z":1}],"loc":{"cp":62.36,"data":{"s":[7,6,1],"fe":[24,7,1],"t":[36,26,1]}}},"98":{"st":"inst","pa":0,"n":"/tb_FPU_unit/DUT/ROUNDING_UNIT/INCREASE_ROUNDING/CLA_BLOCK_GEN[3]/CLA_4BIT_UNIT_1","l":"Verilog","sn":24,"ln":27,"du":{"n":"work.CLA_4bit","s":9,"b":1},"bc":[{"n":"tb_FPU_unit","s":28,"b":1},{"n":"DUT","s":29,"b":1},{"n":"ROUNDING_UNIT","s":94,"b":1},{"n":"INCREASE_ROUNDING","s":95,"b":1},{"n":"CLA_BLOCK_GEN[3]/CLA_4BIT_UNIT_1","s":98,"z":1}],"loc":{"cp":66.99,"data":{"s":[7,6,1],"fe":[24,9,1],"t":[36,28,1]}}},"99":{"st":"inst","pa":0,"n":"/tb_FPU_unit/DUT/ROUNDING_UNIT/INCREASE_ROUNDING/CLA_BLOCK_GEN[2]/CLA_4BIT_UNIT_1","l":"Verilog","sn":24,"ln":27,"du":{"n":"work.CLA_4bit","s":9,"b":1},"bc":[{"n":"tb_FPU_unit","s":28,"b":1},{"n":"DUT","s":29,"b":1},{"n":"ROUNDING_UNIT","s":94,"b":1},{"n":"INCREASE_ROUNDING","s":95,"b":1},{"n":"CLA_BLOCK_GEN[2]/CLA_4BIT_UNIT_1","s":99,"z":1}],"loc":{"cp":73.94,"data":{"s":[7,6,1],"fe":[24,14,1],"t":[36,28,1]}}},"100":{"st":"inst","pa":0,"n":"/tb_FPU_unit/DUT/ROUNDING_UNIT/INCREASE_ROUNDING/CLA_BLOCK_GEN[1]/CLA_4BIT_UNIT_1","l":"Verilog","sn":24,"ln":27,"du":{"n":"work.CLA_4bit","s":9,"b":1},"bc":[{"n":"tb_FPU_unit","s":28,"b":1},{"n":"DUT","s":29,"b":1},{"n":"ROUNDING_UNIT","s":94,"b":1},{"n":"INCREASE_ROUNDING","s":95,"b":1},{"n":"CLA_BLOCK_GEN[1]/CLA_4BIT_UNIT_1","s":100,"z":1}],"loc":{"cp":73.94,"data":{"s":[7,6,1],"fe":[24,14,1],"t":[36,28,1]}}},"101":{"st":"inst","pa":0,"n":"/tb_FPU_unit/DUT/ROUNDING_UNIT/INCREASE_ROUNDING/CLA_4BIT_UNIT_0","l":"Verilog","sn":24,"ln":17,"du":{"n":"work.CLA_4bit","s":9,"b":1},"bc":[{"n":"tb_FPU_unit","s":28,"b":1},{"n":"DUT","s":29,"b":1},{"n":"ROUNDING_UNIT","s":94,"b":1},{"n":"INCREASE_ROUNDING","s":95,"b":1},{"n":"CLA_4BIT_UNIT_0","s":101,"z":1}],"loc":{"cp":73.94,"data":{"s":[7,6,1],"fe":[24,14,1],"t":[36,28,1]}}},"95":{"st":"inst","pa":0,"n":"/tb_FPU_unit/DUT/ROUNDING_UNIT/INCREASE_ROUNDING","l":"Verilog","sn":23,"ln":20,"du":{"n":"work.CLA_24bit","s":24,"b":1},"bc":[{"n":"tb_FPU_unit","s":28,"b":1},{"n":"DUT","s":29,"b":1},{"n":"ROUNDING_UNIT","s":94,"b":1},{"n":"INCREASE_ROUNDING","s":95,"z":1}],"children":[{"n":"CLA_4BIT_UNIT_0","id":101,"zf":1,"tc":73.94,"s":85.71,"fe":58.33,"t":77.77},{"n":"CLA_BLOCK_GEN[1]/CLA_4BIT_UNIT_1","id":100,"zf":1,"tc":73.94,"s":85.71,"fe":58.33,"t":77.77},{"n":"CLA_BLOCK_GEN[2]/CLA_4BIT_UNIT_1","id":99,"zf":1,"tc":73.94,"s":85.71,"fe":58.33,"t":77.77},{"n":"CLA_BLOCK_GEN[3]/CLA_4BIT_UNIT_1","id":98,"zf":1,"tc":66.99,"s":85.71,"fe":37.50,"t":77.77},{"n":"CLA_BLOCK_GEN[4]/CLA_4BIT_UNIT_1","id":97,"zf":1,"tc":62.36,"s":85.71,"fe":29.16,"t":72.22},{"n":"CLA_BLOCK_GEN[5]/CLA_4BIT_UNIT_1","id":96,"zf":1,"tc":50.79,"s":85.71,"fe":16.66,"t":50.00}],"rec":{"cp":71.07,"data":{"s":[48,42],"fe":[162,79],"t":[304,234]}},"loc":{"cp":94.36,"data":{"fe":[18,17,1],"t":[88,78,1]}}},"94":{"st":"inst","pa":0,"n":"/tb_FPU_unit/DUT/ROUNDING_UNIT","l":"Verilog","sn":2,"ln":191,"du":{"n":"work.ROUNDING_unit","s":23,"b":1},"bc":[{"n":"tb_FPU_unit","s":28,"b":1},{"n":"DUT","s":29,"b":1},{"n":"ROUNDING_UNIT","s":94,"z":1}],"children":[{"n":"INCREASE_ROUNDING","id":95,"zf":1,"tc":71.07,"s":87.50,"fe":48.76,"t":76.97}],"rec":{"cp":73.65,"data":{"s":[51,45],"fe":[167,84],"t":[410,338]}},"loc":{"cp":99.37,"data":{"t":[106,104,1]}}},"102":{"st":"inst","pa":0,"n":"/tb_FPU_unit/DUT/PSC_UNIT","l":"Verilog","sn":2,"ln":197,"du":{"n":"work.PSC_unit","s":25,"b":1},"bc":[{"n":"tb_FPU_unit","s":28,"b":1},{"n":"DUT","s":29,"b":1},{"n":"PSC_UNIT","s":102,"z":1}],"loc":{"cp":88.88,"data":{"fe":[18,12,1]}}},"103":{"st":"inst","pa":0,"n":"/tb_FPU_unit/DUT/SEL_MANTISSA_FOR_RESULT","l":"Verilog","sn":2,"ln":223,"du":{"n":"work.Mux_4_to_1","s":26,"b":1},"bc":[{"n":"tb_FPU_unit","s":28,"b":1},{"n":"DUT","s":29,"b":1},{"n":"SEL_MANTISSA_FOR_RESULT","s":103,"z":1}],"loc":{"cp":87.77,"data":{"s":[6,5,1],"b":[5,4,1]}}},"29":{"st":"inst","pa":0,"n":"/tb_FPU_unit/DUT","l":"Verilog","sn":1,"ln":23,"du":{"n":"work.FPU_unit","s":2,"b":1},"bc":[{"n":"tb_FPU_unit","s":28,"b":1},{"n":"DUT","s":29,"z":1}],"children":[{"n":"SEL_MANTISSA_FOR_RESULT","id":103,"zf":1,"tc":87.77,"s":83.33,"b":80.00},{"n":"PSC_UNIT","id":102,"zf":1,"tc":88.88,"fe":66.66},{"n":"ROUNDING_UNIT","id":94,"zf":1,"tc":73.65,"s":88.23,"fe":50.29,"t":82.43},{"n":"EXP_ADJUST_UNIT","id":88,"zf":1,"tc":93.38,"fe":73.52},{"n":"LOPD_24BIT_UNIT","id":77,"zf":1,"tc":96.15,"fe":84.61},{"n":"MAN_ALU_UNIT","id":68,"zf":1,"tc":99.35,"t":97.43},{"n":"MAN_PRE_SWAP_BY_MAN_UNIT","id":66,"zf":1,"tc":97.12,"t":91.37},{"n":"MAN_COMP_28BIT_UNIT","id":44,"zf":1,"tc":86.66,"fe":60.00},{"n":"MAN_PRE_SWAP_BY_EXPONENT_UNIT","id":42,"zf":1,"tc":98.66,"t":96.00},{"n":"EXP_SUB_UNIT","id":38,"zf":1,"tc":85.85,"fe":66.66,"t":90.90},{"n":"EXP_SWAP_UNIT","id":30,"zf":1,"tc":93.75,"fe":75.00}],"rec":{"cp":88.07,"data":{"s":[156,149],"b":[41,40],"fe":[387,252],"t":[2788,2624]}},"loc":{"cp":99.11,"data":{"t":[848,818,1]}}},"104":{"st":"inst","pa":0,"n":"/tb_FPU_unit/ROM_UNIT_A","l":"Verilog","sn":1,"ln":35,"du":{"n":"work.single_port_rom","s":27,"b":1},"bc":[{"n":"tb_FPU_unit","s":28,"b":1},{"n":"ROM_UNIT_A","s":104,"z":1}],"loc":{"cp":97.39,"data":{"t":[64,59,1]}}},"105":{"st":"inst","pa":0,"n":"/tb_FPU_unit/ROM_UNIT_B","l":"Verilog","sn":1,"ln":45,"du":{"n":"work.single_port_rom","s":27,"b":1},"bc":[{"n":"tb_FPU_unit","s":28,"b":1},{"n":"ROM_UNIT_B","s":105,"z":1}],"loc":{"cp":98.43,"data":{"t":[64,61,1]}}},"28":{"st":"inst","pa":0,"n":"/tb_FPU_unit","l":"Verilog","sn":1,"ln":0,"du":{"n":"work.tb_FPU_unit","s":1,"b":1},"bc":[{"n":"tb_FPU_unit","s":28,"z":1}],"children":[{"n":"ROM_UNIT_B","id":105,"zf":1,"tc":98.43,"t":95.31},{"n":"ROM_UNIT_A","id":104,"zf":1,"tc":97.39,"t":92.18},{"n":"DUT","id":29,"zf":1,"tc":88.07,"s":95.51,"b":97.56,"fe":65.11,"t":94.11}],"rec":{"cp":83.91,"data":{"s":[299,292],"b":[66,64],"fc":[9,6],"fe":[395,260],"t":[3396,3139]}},"loc":{"cp":88.83,"data":{"b":[21,20,1],"fc":[9,6,1],"t":[480,395,1]}}},"24":{"st":"du","pa":0,"n":"work.CLA_24bit","l":"Verilog","sn":24,"ln":1,"one_inst":95,"loc":{"cp":94.36,"data":{"fe":[18,17,1],"t":[88,78,1]}}},"8":{"st":"du","pa":0,"n":"work.CLA_8bit","l":"Verilog","sn":8,"ln":1,"loc":{"cp":95.83,"data":{"fe":[8,7,1]}}},"12":{"st":"du","pa":0,"n":"work.COMP_28bit","l":"Verilog","sn":12,"ln":1,"one_inst":44,"loc":{"cp":79.48,"data":{"fe":[13,5,1]}}},"2":{"st":"du","pa":0,"n":"work.FPU_unit","l":"Verilog","sn":2,"ln":1,"one_inst":29,"loc":{"cp":99.11,"data":{"t":[848,818,1]}}},"16":{"st":"du","pa":0,"n":"work.LOPD_24bit","l":"Verilog","sn":16,"ln":1,"one_inst":77,"loc":{"cp":96.15,"data":{"fe":[13,11,1]}}},"10":{"st":"du","pa":0,"n":"work.MAN_swap","l":"Verilog","sn":10,"ln":1,"loc":{"cp":99.42,"data":{"t":[348,342,1]}}},"26":{"st":"du","pa":0,"n":"work.Mux_4_to_1","l":"Verilog","sn":2,"ln":237,"one_inst":103,"loc":{"cp":87.77,"data":{"s":[6,5,1],"b":[5,4,1]}}},"25":{"st":"du","pa":0,"n":"work.PSC_unit","l":"Verilog","sn":25,"ln":1,"one_inst":102,"loc":{"cp":88.88,"data":{"fe":[18,12,1]}}},"23":{"st":"du","pa":0,"n":"work.ROUNDING_unit","l":"Verilog","sn":23,"ln":1,"one_inst":94,"loc":{"cp":99.37,"data":{"t":[106,104,1]}}},"27":{"st":"du","pa":0,"n":"work.single_port_rom","l":"Verilog","sn":26,"ln":4,"loc":{"cp":98.43,"data":{"t":[64,61,1]}}},"1":{"st":"du","pa":0,"n":"work.tb_FPU_unit","l":"Verilog","sn":1,"ln":3,"one_inst":28,"loc":{"cp":88.83,"data":{"b":[21,20,1],"fc":[9,6,1],"t":[480,395,1]}}}};
processSummaryData(g_data);