
zephyr.elf:     file format elf32-littlearm


Disassembly of section rom_start:

00000000 <_vector_table>:
#include <syscalls/z_errno_mrsh.c>

#else
int *z_impl_z_errno(void)
{
	return &_current->errno_var;
   0:	40 16 00 20 7d 19 00 00 e1 59 00 00 35 19 00 00     @.. }....Y..5...
  10:	35 19 00 00 35 19 00 00 35 19 00 00 00 00 00 00     5...5...5.......
	...
  2c:	c1 15 00 00 35 19 00 00 00 00 00 00 69 15 00 00     ....5.......i...
  3c:	35 19 00 00                                         5...

00000040 <_irq_vector_table>:
  40:	a1 16 00 00 a1 16 00 00 a1 16 00 00 a1 16 00 00     ................
  50:	a1 16 00 00 a1 16 00 00 a1 16 00 00 a1 16 00 00     ................
  60:	a1 16 00 00 a1 16 00 00 a1 16 00 00 a1 16 00 00     ................
  70:	a1 16 00 00 a1 16 00 00 a1 16 00 00 a1 16 00 00     ................
  80:	a1 16 00 00 a1 16 00 00 a1 16 00 00 a1 16 00 00     ................
  90:	a1 16 00 00 a1 16 00 00 a1 16 00 00 a1 16 00 00     ................
  a0:	a1 16 00 00 a1 16 00 00 a1 16 00 00 a1 16 00 00     ................
  b0:	a1 16 00 00 a1 16 00 00 a1 16 00 00 a1 16 00 00     ................
  c0:	a1 16 00 00 a1 16 00 00 a1 16 00 00 a1 16 00 00     ................
  d0:	a1 16 00 00 a1 16 00 00 a1 16 00 00 a1 16 00 00     ................
  e0:	a1 16 00 00 a1 16 00 00 a1 16 00 00 a1 16 00 00     ................
  f0:	a1 16 00 00 a1 16 00 00 a1 16 00 00 a1 16 00 00     ................

Disassembly of section text:

00000100 <__aeabi_uldivmod>:
     100:	b953      	cbnz	r3, 118 <__aeabi_uldivmod+0x18>
     102:	b94a      	cbnz	r2, 118 <__aeabi_uldivmod+0x18>
     104:	2900      	cmp	r1, #0
     106:	bf08      	it	eq
     108:	2800      	cmpeq	r0, #0
     10a:	bf1c      	itt	ne
     10c:	f04f 31ff 	movne.w	r1, #4294967295
     110:	f04f 30ff 	movne.w	r0, #4294967295
     114:	f000 b80c 	b.w	130 <__aeabi_idiv0>
     118:	f1ad 0c08 	sub.w	ip, sp, #8
     11c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
     120:	f000 f808 	bl	134 <__udivmoddi4>
     124:	f8dd e004 	ldr.w	lr, [sp, #4]
     128:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
     12c:	b004      	add	sp, #16
     12e:	4770      	bx	lr

00000130 <__aeabi_idiv0>:
     130:	4770      	bx	lr
     132:	bf00      	nop

00000134 <__udivmoddi4>:
     134:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
     138:	4607      	mov	r7, r0
     13a:	468c      	mov	ip, r1
     13c:	4608      	mov	r0, r1
     13e:	9e09      	ldr	r6, [sp, #36]	; 0x24
     140:	4615      	mov	r5, r2
     142:	463c      	mov	r4, r7
     144:	4619      	mov	r1, r3
     146:	2b00      	cmp	r3, #0
     148:	f040 80c6 	bne.w	2d8 <__data_size+0x11c>
     14c:	4282      	cmp	r2, r0
     14e:	fab2 f782 	clz	r7, r2
     152:	d946      	bls.n	1e2 <__data_size+0x26>
     154:	b14f      	cbz	r7, 16a <CONFIG_IDLE_STACK_SIZE+0x2a>
     156:	f1c7 0e20 	rsb	lr, r7, #32
     15a:	fa24 fe0e 	lsr.w	lr, r4, lr
     15e:	fa00 f307 	lsl.w	r3, r0, r7
     162:	40bd      	lsls	r5, r7
     164:	ea4e 0c03 	orr.w	ip, lr, r3
     168:	40bc      	lsls	r4, r7
     16a:	ea4f 4815 	mov.w	r8, r5, lsr #16
     16e:	fa1f fe85 	uxth.w	lr, r5
     172:	fbbc f9f8 	udiv	r9, ip, r8
     176:	0c22      	lsrs	r2, r4, #16
     178:	fb08 c319 	mls	r3, r8, r9, ip
     17c:	fb09 fa0e 	mul.w	sl, r9, lr
     180:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
     184:	459a      	cmp	sl, r3
     186:	d928      	bls.n	1da <__data_size+0x1e>
     188:	18eb      	adds	r3, r5, r3
     18a:	f109 30ff 	add.w	r0, r9, #4294967295
     18e:	d204      	bcs.n	19a <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x2d>
     190:	459a      	cmp	sl, r3
     192:	d902      	bls.n	19a <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x2d>
     194:	f1a9 0002 	sub.w	r0, r9, #2
     198:	442b      	add	r3, r5
     19a:	eba3 030a 	sub.w	r3, r3, sl
     19e:	b2a4      	uxth	r4, r4
     1a0:	fbb3 f2f8 	udiv	r2, r3, r8
     1a4:	fb08 3312 	mls	r3, r8, r2, r3
     1a8:	fb02 fe0e 	mul.w	lr, r2, lr
     1ac:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
     1b0:	45a6      	cmp	lr, r4
     1b2:	d914      	bls.n	1de <__data_size+0x22>
     1b4:	192c      	adds	r4, r5, r4
     1b6:	f102 33ff 	add.w	r3, r2, #4294967295
     1ba:	d203      	bcs.n	1c4 <__data_size+0x8>
     1bc:	45a6      	cmp	lr, r4
     1be:	d901      	bls.n	1c4 <__data_size+0x8>
     1c0:	1e93      	subs	r3, r2, #2
     1c2:	442c      	add	r4, r5
     1c4:	eba4 040e 	sub.w	r4, r4, lr
     1c8:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
     1cc:	b11e      	cbz	r6, 1d6 <__data_size+0x1a>
     1ce:	40fc      	lsrs	r4, r7
     1d0:	2300      	movs	r3, #0
     1d2:	6034      	str	r4, [r6, #0]
     1d4:	6073      	str	r3, [r6, #4]
     1d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
     1da:	4648      	mov	r0, r9
     1dc:	e7dd      	b.n	19a <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x2d>
     1de:	4613      	mov	r3, r2
     1e0:	e7f0      	b.n	1c4 <__data_size+0x8>
     1e2:	b902      	cbnz	r2, 1e6 <__data_size+0x2a>
     1e4:	deff      	udf	#255	; 0xff
     1e6:	bb87      	cbnz	r7, 24a <__data_size+0x8e>
     1e8:	1a83      	subs	r3, r0, r2
     1ea:	2101      	movs	r1, #1
     1ec:	ea4f 4e15 	mov.w	lr, r5, lsr #16
     1f0:	b2aa      	uxth	r2, r5
     1f2:	fbb3 fcfe 	udiv	ip, r3, lr
     1f6:	0c20      	lsrs	r0, r4, #16
     1f8:	fb0e 331c 	mls	r3, lr, ip, r3
     1fc:	fb0c f802 	mul.w	r8, ip, r2
     200:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
     204:	4598      	cmp	r8, r3
     206:	d963      	bls.n	2d0 <__data_size+0x114>
     208:	18eb      	adds	r3, r5, r3
     20a:	f10c 30ff 	add.w	r0, ip, #4294967295
     20e:	d204      	bcs.n	21a <__data_size+0x5e>
     210:	4598      	cmp	r8, r3
     212:	d902      	bls.n	21a <__data_size+0x5e>
     214:	f1ac 0002 	sub.w	r0, ip, #2
     218:	442b      	add	r3, r5
     21a:	eba3 0308 	sub.w	r3, r3, r8
     21e:	b2a4      	uxth	r4, r4
     220:	fbb3 fcfe 	udiv	ip, r3, lr
     224:	fb0e 331c 	mls	r3, lr, ip, r3
     228:	fb0c f202 	mul.w	r2, ip, r2
     22c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
     230:	42a2      	cmp	r2, r4
     232:	d94f      	bls.n	2d4 <__data_size+0x118>
     234:	192c      	adds	r4, r5, r4
     236:	f10c 33ff 	add.w	r3, ip, #4294967295
     23a:	d204      	bcs.n	246 <__data_size+0x8a>
     23c:	42a2      	cmp	r2, r4
     23e:	d902      	bls.n	246 <__data_size+0x8a>
     240:	f1ac 0302 	sub.w	r3, ip, #2
     244:	442c      	add	r4, r5
     246:	1aa4      	subs	r4, r4, r2
     248:	e7be      	b.n	1c8 <__data_size+0xc>
     24a:	f1c7 0c20 	rsb	ip, r7, #32
     24e:	fa20 f80c 	lsr.w	r8, r0, ip
     252:	fa00 f307 	lsl.w	r3, r0, r7
     256:	fa24 fc0c 	lsr.w	ip, r4, ip
     25a:	40bd      	lsls	r5, r7
     25c:	ea4c 0203 	orr.w	r2, ip, r3
     260:	ea4f 4e15 	mov.w	lr, r5, lsr #16
     264:	b2ab      	uxth	r3, r5
     266:	fbb8 fcfe 	udiv	ip, r8, lr
     26a:	0c11      	lsrs	r1, r2, #16
     26c:	fb0e 801c 	mls	r0, lr, ip, r8
     270:	fb0c f903 	mul.w	r9, ip, r3
     274:	ea41 4000 	orr.w	r0, r1, r0, lsl #16
     278:	4581      	cmp	r9, r0
     27a:	fa04 f407 	lsl.w	r4, r4, r7
     27e:	d923      	bls.n	2c8 <__data_size+0x10c>
     280:	1828      	adds	r0, r5, r0
     282:	f10c 31ff 	add.w	r1, ip, #4294967295
     286:	d204      	bcs.n	292 <__data_size+0xd6>
     288:	4581      	cmp	r9, r0
     28a:	d902      	bls.n	292 <__data_size+0xd6>
     28c:	f1ac 0102 	sub.w	r1, ip, #2
     290:	4428      	add	r0, r5
     292:	eba0 0009 	sub.w	r0, r0, r9
     296:	b292      	uxth	r2, r2
     298:	fbb0 fcfe 	udiv	ip, r0, lr
     29c:	fb0e 001c 	mls	r0, lr, ip, r0
     2a0:	fb0c f803 	mul.w	r8, ip, r3
     2a4:	ea42 4300 	orr.w	r3, r2, r0, lsl #16
     2a8:	4598      	cmp	r8, r3
     2aa:	d90f      	bls.n	2cc <__data_size+0x110>
     2ac:	18eb      	adds	r3, r5, r3
     2ae:	f10c 32ff 	add.w	r2, ip, #4294967295
     2b2:	d204      	bcs.n	2be <__data_size+0x102>
     2b4:	4598      	cmp	r8, r3
     2b6:	d902      	bls.n	2be <__data_size+0x102>
     2b8:	f1ac 0202 	sub.w	r2, ip, #2
     2bc:	442b      	add	r3, r5
     2be:	eba3 0308 	sub.w	r3, r3, r8
     2c2:	ea42 4101 	orr.w	r1, r2, r1, lsl #16
     2c6:	e791      	b.n	1ec <__data_size+0x30>
     2c8:	4661      	mov	r1, ip
     2ca:	e7e2      	b.n	292 <__data_size+0xd6>
     2cc:	4662      	mov	r2, ip
     2ce:	e7f6      	b.n	2be <__data_size+0x102>
     2d0:	4660      	mov	r0, ip
     2d2:	e7a2      	b.n	21a <__data_size+0x5e>
     2d4:	4663      	mov	r3, ip
     2d6:	e7b6      	b.n	246 <__data_size+0x8a>
     2d8:	4283      	cmp	r3, r0
     2da:	d905      	bls.n	2e8 <__data_size+0x12c>
     2dc:	b10e      	cbz	r6, 2e2 <__data_size+0x126>
     2de:	e9c6 7000 	strd	r7, r0, [r6]
     2e2:	2100      	movs	r1, #0
     2e4:	4608      	mov	r0, r1
     2e6:	e776      	b.n	1d6 <__data_size+0x1a>
     2e8:	fab3 f183 	clz	r1, r3
     2ec:	b981      	cbnz	r1, 310 <__data_size+0x154>
     2ee:	4283      	cmp	r3, r0
     2f0:	d301      	bcc.n	2f6 <__data_size+0x13a>
     2f2:	42ba      	cmp	r2, r7
     2f4:	d80a      	bhi.n	30c <__data_size+0x150>
     2f6:	1abc      	subs	r4, r7, r2
     2f8:	eb60 0303 	sbc.w	r3, r0, r3
     2fc:	2001      	movs	r0, #1
     2fe:	469c      	mov	ip, r3
     300:	2e00      	cmp	r6, #0
     302:	d068      	beq.n	3d6 <__data_size+0x21a>
     304:	e9c6 4c00 	strd	r4, ip, [r6]
     308:	2100      	movs	r1, #0
     30a:	e764      	b.n	1d6 <__data_size+0x1a>
     30c:	4608      	mov	r0, r1
     30e:	e7f7      	b.n	300 <__data_size+0x144>
     310:	f1c1 0c20 	rsb	ip, r1, #32
     314:	408b      	lsls	r3, r1
     316:	fa22 f40c 	lsr.w	r4, r2, ip
     31a:	431c      	orrs	r4, r3
     31c:	fa02 f501 	lsl.w	r5, r2, r1
     320:	fa00 f301 	lsl.w	r3, r0, r1
     324:	fa27 f20c 	lsr.w	r2, r7, ip
     328:	fa20 fb0c 	lsr.w	fp, r0, ip
     32c:	ea4f 4914 	mov.w	r9, r4, lsr #16
     330:	4313      	orrs	r3, r2
     332:	fbbb f8f9 	udiv	r8, fp, r9
     336:	fa1f fe84 	uxth.w	lr, r4
     33a:	fb09 bb18 	mls	fp, r9, r8, fp
     33e:	0c1a      	lsrs	r2, r3, #16
     340:	fb08 fa0e 	mul.w	sl, r8, lr
     344:	ea42 420b 	orr.w	r2, r2, fp, lsl #16
     348:	4592      	cmp	sl, r2
     34a:	fa07 f701 	lsl.w	r7, r7, r1
     34e:	d93e      	bls.n	3ce <__data_size+0x212>
     350:	18a2      	adds	r2, r4, r2
     352:	f108 30ff 	add.w	r0, r8, #4294967295
     356:	d204      	bcs.n	362 <__data_size+0x1a6>
     358:	4592      	cmp	sl, r2
     35a:	d902      	bls.n	362 <__data_size+0x1a6>
     35c:	f1a8 0002 	sub.w	r0, r8, #2
     360:	4422      	add	r2, r4
     362:	eba2 020a 	sub.w	r2, r2, sl
     366:	b29b      	uxth	r3, r3
     368:	fbb2 f8f9 	udiv	r8, r2, r9
     36c:	fb09 2218 	mls	r2, r9, r8, r2
     370:	fb08 fe0e 	mul.w	lr, r8, lr
     374:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
     378:	4596      	cmp	lr, r2
     37a:	d92a      	bls.n	3d2 <__data_size+0x216>
     37c:	18a2      	adds	r2, r4, r2
     37e:	f108 33ff 	add.w	r3, r8, #4294967295
     382:	d204      	bcs.n	38e <__data_size+0x1d2>
     384:	4596      	cmp	lr, r2
     386:	d902      	bls.n	38e <__data_size+0x1d2>
     388:	f1a8 0302 	sub.w	r3, r8, #2
     38c:	4422      	add	r2, r4
     38e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
     392:	fba0 9305 	umull	r9, r3, r0, r5
     396:	eba2 020e 	sub.w	r2, r2, lr
     39a:	429a      	cmp	r2, r3
     39c:	46ce      	mov	lr, r9
     39e:	4698      	mov	r8, r3
     3a0:	d302      	bcc.n	3a8 <__data_size+0x1ec>
     3a2:	d106      	bne.n	3b2 <__data_size+0x1f6>
     3a4:	454f      	cmp	r7, r9
     3a6:	d204      	bcs.n	3b2 <__data_size+0x1f6>
     3a8:	ebb9 0e05 	subs.w	lr, r9, r5
     3ac:	eb63 0804 	sbc.w	r8, r3, r4
     3b0:	3801      	subs	r0, #1
     3b2:	b186      	cbz	r6, 3d6 <__data_size+0x21a>
     3b4:	ebb7 030e 	subs.w	r3, r7, lr
     3b8:	eb62 0708 	sbc.w	r7, r2, r8
     3bc:	fa07 fc0c 	lsl.w	ip, r7, ip
     3c0:	40cb      	lsrs	r3, r1
     3c2:	ea4c 0303 	orr.w	r3, ip, r3
     3c6:	40cf      	lsrs	r7, r1
     3c8:	e9c6 3700 	strd	r3, r7, [r6]
     3cc:	e79c      	b.n	308 <__data_size+0x14c>
     3ce:	4640      	mov	r0, r8
     3d0:	e7c7      	b.n	362 <__data_size+0x1a6>
     3d2:	4643      	mov	r3, r8
     3d4:	e7db      	b.n	38e <__data_size+0x1d2>
     3d6:	4631      	mov	r1, r6
     3d8:	e6fd      	b.n	1d6 <__data_size+0x1a>
	...

000003dc <uart_cb>:
/* STEP 10.1.2 - Define the receive buffer */
static uint8_t rx_buf[RECEIVE_BUFF_SIZE] = {0};

/* STEP 7 - Define the callback functionÂ for UART */
static void uart_cb(const struct device *dev, struct uart_event *evt, void *user_data)
{
     3dc:	b510      	push	{r4, lr}
	switch (evt->type) {
     3de:	780b      	ldrb	r3, [r1, #0]
     3e0:	2b02      	cmp	r3, #2
     3e2:	d002      	beq.n	3ea <uart_cb+0xe>
     3e4:	2b05      	cmp	r3, #5
     3e6:	d021      	beq.n	42c <CONFIG_FLASH_SIZE+0x2c>
		uart_rx_enable(dev ,rx_buf,sizeof rx_buf,RECEIVE_TIMEOUT);
		break;
	default:
		break;
	}
}
     3e8:	bd10      	pop	{r4, pc}
		if((evt->data.rx.len) == 1){
     3ea:	68cb      	ldr	r3, [r1, #12]
     3ec:	2b01      	cmp	r3, #1
     3ee:	d1fb      	bne.n	3e8 <uart_cb+0xc>
		if(evt->data.rx.buf[evt->data.rx.offset] == '1')
     3f0:	684a      	ldr	r2, [r1, #4]
     3f2:	688b      	ldr	r3, [r1, #8]
     3f4:	5cd3      	ldrb	r3, [r2, r3]
     3f6:	2b31      	cmp	r3, #49	; 0x31
     3f8:	d00a      	beq.n	410 <CONFIG_FLASH_SIZE+0x10>
		else if (evt->data.rx.buf[evt->data.rx.offset] == '2')
     3fa:	2b32      	cmp	r3, #50	; 0x32
     3fc:	d00f      	beq.n	41e <CONFIG_FLASH_SIZE+0x1e>
		else if (evt->data.rx.buf[evt->data.rx.offset] == '3')
     3fe:	2b33      	cmp	r3, #51	; 0x33
     400:	d1f2      	bne.n	3e8 <uart_cb+0xc>
				    gpio_port_pins_t pins);

static inline int z_impl_gpio_port_toggle_bits(const struct device *port,
					       gpio_port_pins_t pins)
{
	const struct gpio_driver_api *api =
     402:	480e      	ldr	r0, [pc, #56]	; (43c <CONFIG_FLASH_SIZE+0x3c>)
     404:	6883      	ldr	r3, [r0, #8]
		(const struct gpio_driver_api *)port->api;

	return api->port_toggle_bits(port, pins);
     406:	695b      	ldr	r3, [r3, #20]
     408:	f44f 4100 	mov.w	r1, #32768	; 0x8000
     40c:	4798      	blx	r3
 * @param spec GPIO specification from devicetree
 * @return a value from gpio_pin_toggle()
 */
static inline int gpio_pin_toggle_dt(const struct gpio_dt_spec *spec)
{
	return gpio_pin_toggle(spec->port, spec->pin);
     40e:	e7eb      	b.n	3e8 <uart_cb+0xc>
	const struct gpio_driver_api *api =
     410:	480a      	ldr	r0, [pc, #40]	; (43c <CONFIG_FLASH_SIZE+0x3c>)
     412:	6883      	ldr	r3, [r0, #8]
	return api->port_toggle_bits(port, pins);
     414:	695b      	ldr	r3, [r3, #20]
     416:	f44f 5100 	mov.w	r1, #8192	; 0x2000
     41a:	4798      	blx	r3
	return gpio_pin_toggle(spec->port, spec->pin);
     41c:	e7e4      	b.n	3e8 <uart_cb+0xc>
	const struct gpio_driver_api *api =
     41e:	4807      	ldr	r0, [pc, #28]	; (43c <CONFIG_FLASH_SIZE+0x3c>)
     420:	6883      	ldr	r3, [r0, #8]
	return api->port_toggle_bits(port, pins);
     422:	695b      	ldr	r3, [r3, #20]
     424:	f44f 4180 	mov.w	r1, #16384	; 0x4000
     428:	4798      	blx	r3
	return gpio_pin_toggle(spec->port, spec->pin);
     42a:	e7dd      	b.n	3e8 <uart_cb+0xc>
static inline int z_impl_uart_rx_enable(const struct device *dev,
					uint8_t *buf,
					size_t len, int32_t timeout)
{
#ifdef CONFIG_UART_ASYNC_API
	const struct uart_driver_api *api =
     42c:	6883      	ldr	r3, [r0, #8]
				(const struct uart_driver_api *)dev->api;

	return api->rx_enable(dev, buf, len, timeout);
     42e:	68dc      	ldr	r4, [r3, #12]
     430:	2364      	movs	r3, #100	; 0x64
     432:	220a      	movs	r2, #10
     434:	4902      	ldr	r1, [pc, #8]	; (440 <CONFIG_FLASH_SIZE+0x40>)
     436:	47a0      	blx	r4
}
     438:	e7d6      	b.n	3e8 <uart_cb+0xc>
     43a:	bf00      	nop
     43c:	0000733c 	.word	0x0000733c
     440:	20000558 	.word	0x20000558

00000444 <main>:

int main(void)
{
     444:	b510      	push	{r4, lr}
	int ret;

/* STEP 4.2 - Verify that the UART device is ready */ 
	if (!device_is_ready(uart)){
     446:	4b25      	ldr	r3, [pc, #148]	; (4dc <main+0x98>)
     448:	6818      	ldr	r0, [r3, #0]
 */
__syscall bool device_is_ready(const struct device *dev);

static inline bool z_impl_device_is_ready(const struct device *dev)
{
	return z_device_is_ready(dev);
     44a:	f006 fc6d 	bl	6d28 <z_device_is_ready>
     44e:	2800      	cmp	r0, #0
     450:	d03b      	beq.n	4ca <main+0x86>
     452:	4823      	ldr	r0, [pc, #140]	; (4e0 <main+0x9c>)
     454:	f006 fc68 	bl	6d28 <z_device_is_ready>
			printk("UART device not ready\r\n");
			return 1 ;
		}
/* STEP 5.2 - Verify that the LED devices are ready */
	if (!device_is_ready(led0.port)){
     458:	2800      	cmp	r0, #0
     45a:	d03b      	beq.n	4d4 <main+0x90>
			printk("led port not ready\r\n");
			return 1 ;
		}
/* STEP 6 - Configure the GPIOs of the LEDs */
	ret = gpio_pin_configure_dt(&led0, GPIO_OUTPUT_ACTIVE);
     45c:	f44f 11d0 	mov.w	r1, #1703936	; 0x1a0000
     460:	4820      	ldr	r0, [pc, #128]	; (4e4 <main+0xa0>)
     462:	f005 f853 	bl	550c <gpio_pin_configure_dt>
		if (ret < 0) {
     466:	2800      	cmp	r0, #0
     468:	db32      	blt.n	4d0 <main+0x8c>
			return 1 ;
		}
		ret = gpio_pin_configure_dt(&led1, GPIO_OUTPUT_ACTIVE);
     46a:	f44f 11d0 	mov.w	r1, #1703936	; 0x1a0000
     46e:	481e      	ldr	r0, [pc, #120]	; (4e8 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE>)
     470:	f005 f84c 	bl	550c <gpio_pin_configure_dt>
		if (ret < 0) {
     474:	2800      	cmp	r0, #0
     476:	db2b      	blt.n	4d0 <main+0x8c>
			return 1 ;
		}
		ret = gpio_pin_configure_dt(&led2, GPIO_OUTPUT_ACTIVE);
     478:	f44f 11d0 	mov.w	r1, #1703936	; 0x1a0000
     47c:	481b      	ldr	r0, [pc, #108]	; (4ec <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x4>)
     47e:	f005 f845 	bl	550c <gpio_pin_configure_dt>
		if (ret < 0) {
     482:	2800      	cmp	r0, #0
     484:	db24      	blt.n	4d0 <main+0x8c>
			return 1 ;
		}

/* STEP 8 - Register the UART callback function */
	ret = uart_callback_set(uart, uart_cb, NULL);
     486:	4b15      	ldr	r3, [pc, #84]	; (4dc <main+0x98>)
     488:	6818      	ldr	r0, [r3, #0]
	const struct uart_driver_api *api =
     48a:	6883      	ldr	r3, [r0, #8]
	if (api->callback_set == NULL) {
     48c:	681b      	ldr	r3, [r3, #0]
     48e:	b1fb      	cbz	r3, 4d0 <main+0x8c>
	return api->callback_set(dev, callback, user_data);
     490:	2200      	movs	r2, #0
     492:	4917      	ldr	r1, [pc, #92]	; (4f0 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x8>)
     494:	4798      	blx	r3
		if (ret) {
     496:	b9d8      	cbnz	r0, 4d0 <main+0x8c>
			return 1;
		}
/* STEP 9.2 - Send the data over UART by calling uart_tx() */
	ret = uart_tx(uart, tx_buf, sizeof(tx_buf), SYS_FOREVER_US);
     498:	4b10      	ldr	r3, [pc, #64]	; (4dc <main+0x98>)
     49a:	6818      	ldr	r0, [r3, #0]
	const struct uart_driver_api *api =
     49c:	6883      	ldr	r3, [r0, #8]
	return api->tx(dev, buf, len, timeout);
     49e:	685c      	ldr	r4, [r3, #4]
     4a0:	f04f 33ff 	mov.w	r3, #4294967295
     4a4:	226d      	movs	r2, #109	; 0x6d
     4a6:	4913      	ldr	r1, [pc, #76]	; (4f4 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0xc>)
     4a8:	47a0      	blx	r4
	if (ret) {
     4aa:	b988      	cbnz	r0, 4d0 <main+0x8c>
		return 1;
	}
/* STEP 10.3  - Start receiving by calling uart_rx_enable() and pass it the address of the receive  buffer */
	ret = uart_rx_enable(uart ,rx_buf,sizeof rx_buf,RECEIVE_TIMEOUT);
     4ac:	4b0b      	ldr	r3, [pc, #44]	; (4dc <main+0x98>)
     4ae:	6818      	ldr	r0, [r3, #0]
	const struct uart_driver_api *api =
     4b0:	6883      	ldr	r3, [r0, #8]
	return api->rx_enable(dev, buf, len, timeout);
     4b2:	68dc      	ldr	r4, [r3, #12]
     4b4:	2364      	movs	r3, #100	; 0x64
     4b6:	220a      	movs	r2, #10
     4b8:	490f      	ldr	r1, [pc, #60]	; (4f8 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x10>)
     4ba:	47a0      	blx	r4
	if (ret) {
     4bc:	b940      	cbnz	r0, 4d0 <main+0x8c>
		union { struct { uintptr_t lo, hi; } split; k_timeout_t val; } parm0 = { .val = timeout };
		return (int32_t) arch_syscall_invoke2(parm0.split.lo, parm0.split.hi, K_SYSCALL_K_SLEEP);
	}
#endif
	compiler_barrier();
	return z_impl_k_sleep(timeout);
     4be:	f44f 4000 	mov.w	r0, #32768	; 0x8000
     4c2:	2100      	movs	r1, #0
     4c4:	f004 fbd2 	bl	4c6c <z_impl_k_sleep>
     4c8:	e7f9      	b.n	4be <main+0x7a>
			printk("UART device not ready\r\n");
     4ca:	480c      	ldr	r0, [pc, #48]	; (4fc <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x14>)
     4cc:	f005 f870 	bl	55b0 <printk>

	while (1) {
		k_msleep(SLEEP_TIME_MS);
	}

     4d0:	2001      	movs	r0, #1
     4d2:	bd10      	pop	{r4, pc}
			printk("led port not ready\r\n");
     4d4:	480a      	ldr	r0, [pc, #40]	; (500 <CONFIG_NRF_MODEM_SHMEM_CTRL_SIZE+0x18>)
     4d6:	f005 f86b 	bl	55b0 <printk>
			return 1 ;
     4da:	e7f9      	b.n	4d0 <main+0x8c>
     4dc:	20000070 	.word	0x20000070
     4e0:	0000733c 	.word	0x0000733c
     4e4:	000075a8 	.word	0x000075a8
     4e8:	000075b0 	.word	0x000075b0
     4ec:	000075b8 	.word	0x000075b8
     4f0:	000003dd 	.word	0x000003dd
     4f4:	20000000 	.word	0x20000000
     4f8:	20000558 	.word	0x20000558
     4fc:	00007578 	.word	0x00007578
     500:	00007590 	.word	0x00007590

00000504 <char_out>:
struct out_context {
	int count;
};

static int char_out(int c, void *ctx_p)
{
     504:	b508      	push	{r3, lr}
	struct out_context *ctx = ctx_p;

	ctx->count++;
     506:	680b      	ldr	r3, [r1, #0]
     508:	3301      	adds	r3, #1
     50a:	600b      	str	r3, [r1, #0]
	return _char_out(c);
     50c:	4b01      	ldr	r3, [pc, #4]	; (514 <char_out+0x10>)
     50e:	681b      	ldr	r3, [r3, #0]
     510:	4798      	blx	r3
}
     512:	bd08      	pop	{r3, pc}
     514:	20000074 	.word	0x20000074

00000518 <__printk_hook_install>:
	_char_out = fn;
     518:	4b01      	ldr	r3, [pc, #4]	; (520 <__printk_hook_install+0x8>)
     51a:	6018      	str	r0, [r3, #0]
}
     51c:	4770      	bx	lr
     51e:	bf00      	nop
     520:	20000074 	.word	0x20000074

00000524 <vprintk>:

void vprintk(const char *fmt, va_list ap)
{
     524:	b500      	push	{lr}
     526:	b083      	sub	sp, #12
     528:	4602      	mov	r2, r0
     52a:	460b      	mov	r3, r1

		if (ctx.buf_count) {
			buf_flush(&ctx);
		}
	} else {
		struct out_context ctx = { 0 };
     52c:	2100      	movs	r1, #0
     52e:	9101      	str	r1, [sp, #4]
#ifdef CONFIG_PRINTK_SYNC
		k_spinlock_key_t key = k_spin_lock(&lock);
#endif

		cbvprintf(char_out, &ctx, fmt, ap);
     530:	a901      	add	r1, sp, #4
     532:	4803      	ldr	r0, [pc, #12]	; (540 <vprintk+0x1c>)
     534:	f000 fa3c 	bl	9b0 <cbvprintf>

#ifdef CONFIG_PRINTK_SYNC
		k_spin_unlock(&lock, key);
#endif
	}
}
     538:	b003      	add	sp, #12
     53a:	f85d fb04 	ldr.w	pc, [sp], #4
     53e:	bf00      	nop
     540:	00000505 	.word	0x00000505

00000544 <process_event>:
 * regions.
 */
static void process_event(struct onoff_manager *mgr,
			  int evt,
			  k_spinlock_key_t key)
{
     544:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
     548:	b083      	sub	sp, #12
     54a:	4604      	mov	r4, r0
     54c:	4608      	mov	r0, r1
     54e:	4615      	mov	r5, r2
	sys_slist_t clients;
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
     550:	8b23      	ldrh	r3, [r4, #24]
	__ASSERT_NO_MSG(evt != EVT_NOP);

	/* If this is a nested call record the event for processing in
	 * the top invocation.
	 */
	if (processing) {
     552:	f013 0f08 	tst.w	r3, #8
     556:	d105      	bne.n	564 <process_event+0x20>
     558:	f003 0607 	and.w	r6, r3, #7
 *
 * @param list A pointer on the list to initialize
 */
static inline void sys_slist_init(sys_slist_t *list)
{
	list->head = NULL;
     55c:	2300      	movs	r3, #0
     55e:	9300      	str	r3, [sp, #0]
	list->tail = NULL;
     560:	9301      	str	r3, [sp, #4]
}
     562:	e069      	b.n	638 <process_event+0xf4>
		if (evt == EVT_COMPLETE) {
     564:	2901      	cmp	r1, #1
     566:	d009      	beq.n	57c <process_event+0x38>
			mgr->flags |= ONOFF_FLAG_COMPLETE;
		} else {
			__ASSERT_NO_MSG(evt == EVT_RECHECK);

			mgr->flags |= ONOFF_FLAG_RECHECK;
     568:	f043 0320 	orr.w	r3, r3, #32
     56c:	8323      	strh	r3, [r4, #24]
	__asm__ volatile(
		"cpsie i;"
		"isb"
		: : : "memory");
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	__asm__ volatile(
     56e:	f385 8811 	msr	BASEPRI, r5
     572:	f3bf 8f6f 	isb	sy
		state = mgr->flags & ONOFF_STATE_MASK;
	} while (evt != EVT_NOP);

out:
	k_spin_unlock(&mgr->lock, key);
}
     576:	b003      	add	sp, #12
     578:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
			mgr->flags |= ONOFF_FLAG_COMPLETE;
     57c:	f043 0310 	orr.w	r3, r3, #16
     580:	8323      	strh	r3, [r4, #24]
     582:	e7f4      	b.n	56e <process_event+0x2a>
			evt = process_recheck(mgr);
     584:	4620      	mov	r0, r4
     586:	f005 f848 	bl	561a <process_recheck>
     58a:	e057      	b.n	63c <process_event+0xf8>
			res = mgr->last_res;
     58c:	f8d4 9014 	ldr.w	r9, [r4, #20]
			process_complete(mgr, &clients, res);
     590:	464a      	mov	r2, r9
     592:	4669      	mov	r1, sp
     594:	4620      	mov	r0, r4
     596:	f005 f859 	bl	564c <process_complete>
		onoff_transition_fn transit = NULL;
     59a:	2700      	movs	r7, #0
     59c:	e05a      	b.n	654 <process_event+0x110>
			transit = mgr->transitions->start;
     59e:	6923      	ldr	r3, [r4, #16]
     5a0:	681f      	ldr	r7, [r3, #0]
			set_state(mgr, ONOFF_STATE_TO_ON);
     5a2:	2106      	movs	r1, #6
     5a4:	4620      	mov	r0, r4
     5a6:	f005 f811 	bl	55cc <set_state>
		res = 0;
     5aa:	f04f 0900 	mov.w	r9, #0
     5ae:	e051      	b.n	654 <process_event+0x110>
			transit = mgr->transitions->stop;
     5b0:	6923      	ldr	r3, [r4, #16]
     5b2:	685f      	ldr	r7, [r3, #4]
			set_state(mgr, ONOFF_STATE_TO_OFF);
     5b4:	2104      	movs	r1, #4
     5b6:	4620      	mov	r0, r4
     5b8:	f005 f808 	bl	55cc <set_state>
		res = 0;
     5bc:	f04f 0900 	mov.w	r9, #0
     5c0:	e048      	b.n	654 <process_event+0x110>
			transit = mgr->transitions->reset;
     5c2:	6923      	ldr	r3, [r4, #16]
     5c4:	689f      	ldr	r7, [r3, #8]
			set_state(mgr, ONOFF_STATE_RESETTING);
     5c6:	2105      	movs	r1, #5
     5c8:	4620      	mov	r0, r4
     5ca:	f004 ffff 	bl	55cc <set_state>
		res = 0;
     5ce:	f04f 0900 	mov.w	r9, #0
     5d2:	e03f      	b.n	654 <process_event+0x110>
				   && !sys_slist_is_empty(&mgr->monitors);
     5d4:	2200      	movs	r2, #0
     5d6:	e046      	b.n	666 <process_event+0x122>
     5d8:	2200      	movs	r2, #0
     5da:	e044      	b.n	666 <process_event+0x122>
			uint32_t flags = mgr->flags | ONOFF_FLAG_PROCESSING;
     5dc:	f043 0308 	orr.w	r3, r3, #8
			mgr->flags = flags;
     5e0:	8323      	strh	r3, [r4, #24]
     5e2:	f385 8811 	msr	BASEPRI, r5
     5e6:	f3bf 8f6f 	isb	sy
			if (do_monitors) {
     5ea:	2900      	cmp	r1, #0
     5ec:	d144      	bne.n	678 <process_event+0x134>
 *
 * @return A pointer on the first node of the list (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_head(sys_slist_t *list)
{
	return list->head;
     5ee:	9b00      	ldr	r3, [sp, #0]
			if (!sys_slist_is_empty(&clients)) {
     5f0:	b12b      	cbz	r3, 5fe <process_event+0xba>
				notify_all(mgr, &clients, state, res);
     5f2:	464b      	mov	r3, r9
     5f4:	4642      	mov	r2, r8
     5f6:	4669      	mov	r1, sp
     5f8:	4620      	mov	r0, r4
     5fa:	f005 f89e 	bl	573a <notify_all>
			if (transit != NULL) {
     5fe:	b117      	cbz	r7, 606 <process_event+0xc2>
				transit(mgr, transition_complete);
     600:	4925      	ldr	r1, [pc, #148]	; (698 <process_event+0x154>)
     602:	4620      	mov	r0, r4
     604:	47b8      	blx	r7
	__asm__ volatile(
     606:	f04f 0320 	mov.w	r3, #32
     60a:	f3ef 8511 	mrs	r5, BASEPRI
     60e:	f383 8812 	msr	BASEPRI_MAX, r3
     612:	f3bf 8f6f 	isb	sy
			mgr->flags &= ~ONOFF_FLAG_PROCESSING;
     616:	8b23      	ldrh	r3, [r4, #24]
     618:	f023 0308 	bic.w	r3, r3, #8
     61c:	8323      	strh	r3, [r4, #24]
		if ((mgr->flags & ONOFF_FLAG_COMPLETE) != 0) {
     61e:	8b23      	ldrh	r3, [r4, #24]
     620:	f013 0f10 	tst.w	r3, #16
     624:	d02e      	beq.n	684 <process_event+0x140>
			mgr->flags &= ~ONOFF_FLAG_COMPLETE;
     626:	f023 0310 	bic.w	r3, r3, #16
     62a:	8323      	strh	r3, [r4, #24]
			evt = EVT_COMPLETE;
     62c:	2001      	movs	r0, #1
		state = mgr->flags & ONOFF_STATE_MASK;
     62e:	8b26      	ldrh	r6, [r4, #24]
     630:	f006 0607 	and.w	r6, r6, #7
	} while (evt != EVT_NOP);
     634:	2800      	cmp	r0, #0
     636:	d09a      	beq.n	56e <process_event+0x2a>
		if (evt == EVT_RECHECK) {
     638:	2802      	cmp	r0, #2
     63a:	d0a3      	beq.n	584 <process_event+0x40>
		if (evt == EVT_NOP) {
     63c:	2800      	cmp	r0, #0
     63e:	d096      	beq.n	56e <process_event+0x2a>
		if (evt == EVT_COMPLETE) {
     640:	2801      	cmp	r0, #1
     642:	d0a3      	beq.n	58c <process_event+0x48>
		} else if (evt == EVT_START) {
     644:	2803      	cmp	r0, #3
     646:	d0aa      	beq.n	59e <process_event+0x5a>
		} else if (evt == EVT_STOP) {
     648:	2804      	cmp	r0, #4
     64a:	d0b1      	beq.n	5b0 <process_event+0x6c>
		} else if (evt == EVT_RESET) {
     64c:	2805      	cmp	r0, #5
     64e:	d0b8      	beq.n	5c2 <process_event+0x7e>
		onoff_transition_fn transit = NULL;
     650:	2700      	movs	r7, #0
		res = 0;
     652:	46b9      	mov	r9, r7
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
     654:	8b23      	ldrh	r3, [r4, #24]
     656:	f003 0807 	and.w	r8, r3, #7
				   && !sys_slist_is_empty(&mgr->monitors);
     65a:	45b0      	cmp	r8, r6
     65c:	d0ba      	beq.n	5d4 <process_event+0x90>
     65e:	68a2      	ldr	r2, [r4, #8]
     660:	2a00      	cmp	r2, #0
     662:	d0b9      	beq.n	5d8 <process_event+0x94>
     664:	2201      	movs	r2, #1
		if (do_monitors
     666:	4611      	mov	r1, r2
     668:	2a00      	cmp	r2, #0
     66a:	d1b7      	bne.n	5dc <process_event+0x98>
     66c:	9a00      	ldr	r2, [sp, #0]
		    || !sys_slist_is_empty(&clients)
     66e:	2a00      	cmp	r2, #0
     670:	d1b4      	bne.n	5dc <process_event+0x98>
		    || (transit != NULL)) {
     672:	2f00      	cmp	r7, #0
     674:	d1b2      	bne.n	5dc <process_event+0x98>
     676:	e7d2      	b.n	61e <process_event+0xda>
				notify_monitors(mgr, state, res);
     678:	464a      	mov	r2, r9
     67a:	4641      	mov	r1, r8
     67c:	4620      	mov	r0, r4
     67e:	f004 ffad 	bl	55dc <notify_monitors>
     682:	e7b4      	b.n	5ee <process_event+0xaa>
		} else if ((mgr->flags & ONOFF_FLAG_RECHECK) != 0) {
     684:	f013 0f20 	tst.w	r3, #32
     688:	d004      	beq.n	694 <process_event+0x150>
			mgr->flags &= ~ONOFF_FLAG_RECHECK;
     68a:	f023 0320 	bic.w	r3, r3, #32
     68e:	8323      	strh	r3, [r4, #24]
			evt = EVT_RECHECK;
     690:	2002      	movs	r0, #2
     692:	e7cc      	b.n	62e <process_event+0xea>
		evt = EVT_NOP;
     694:	2000      	movs	r0, #0
     696:	e7ca      	b.n	62e <process_event+0xea>
     698:	00005769 	.word	0x00005769

0000069c <extract_conversion>:
 *
 * @return pointer to the first character that follows the specification.
 */
static inline const char *extract_conversion(struct conversion *conv,
					     const char *sp)
{
     69c:	b570      	push	{r4, r5, r6, lr}
     69e:	b082      	sub	sp, #8
     6a0:	4604      	mov	r4, r0
	*conv = (struct conversion) {
     6a2:	2300      	movs	r3, #0
     6a4:	6003      	str	r3, [r0, #0]
     6a6:	6043      	str	r3, [r0, #4]
     6a8:	6083      	str	r3, [r0, #8]
	/* Skip over the opening %.  If the conversion specifier is %,
	 * that's the only thing that should be there, so
	 * fast-exit.
	 */
	++sp;
	if (*sp == '%') {
     6aa:	784b      	ldrb	r3, [r1, #1]
     6ac:	2b25      	cmp	r3, #37	; 0x25
     6ae:	d002      	beq.n	6b6 <extract_conversion+0x1a>
     6b0:	1c4e      	adds	r6, r1, #1
	bool loop = true;
     6b2:	2501      	movs	r5, #1
     6b4:	e01f      	b.n	6f6 <extract_conversion+0x5a>
		conv->specifier = *sp++;
     6b6:	1c88      	adds	r0, r1, #2
     6b8:	70e3      	strb	r3, [r4, #3]
		return sp;
     6ba:	e145      	b.n	948 <CONFIG_ISR_STACK_SIZE+0x148>
			conv->flag_dash = true;
     6bc:	7823      	ldrb	r3, [r4, #0]
     6be:	f043 0304 	orr.w	r3, r3, #4
     6c2:	7023      	strb	r3, [r4, #0]
		if (loop) {
     6c4:	b1b5      	cbz	r5, 6f4 <extract_conversion+0x58>
			++sp;
     6c6:	3601      	adds	r6, #1
     6c8:	e014      	b.n	6f4 <extract_conversion+0x58>
			conv->flag_plus = true;
     6ca:	7823      	ldrb	r3, [r4, #0]
     6cc:	f043 0308 	orr.w	r3, r3, #8
     6d0:	7023      	strb	r3, [r4, #0]
			break;
     6d2:	e7f7      	b.n	6c4 <extract_conversion+0x28>
			conv->flag_space = true;
     6d4:	7823      	ldrb	r3, [r4, #0]
     6d6:	f043 0310 	orr.w	r3, r3, #16
     6da:	7023      	strb	r3, [r4, #0]
			break;
     6dc:	e7f2      	b.n	6c4 <extract_conversion+0x28>
			conv->flag_hash = true;
     6de:	7823      	ldrb	r3, [r4, #0]
     6e0:	f043 0320 	orr.w	r3, r3, #32
     6e4:	7023      	strb	r3, [r4, #0]
			break;
     6e6:	e7ed      	b.n	6c4 <extract_conversion+0x28>
			conv->flag_zero = true;
     6e8:	7823      	ldrb	r3, [r4, #0]
     6ea:	f043 0340 	orr.w	r3, r3, #64	; 0x40
     6ee:	7023      	strb	r3, [r4, #0]
			break;
     6f0:	e7e8      	b.n	6c4 <extract_conversion+0x28>
		switch (*sp) {
     6f2:	2500      	movs	r5, #0
	} while (loop);
     6f4:	b345      	cbz	r5, 748 <extract_conversion+0xac>
		switch (*sp) {
     6f6:	7833      	ldrb	r3, [r6, #0]
     6f8:	3b20      	subs	r3, #32
     6fa:	2b10      	cmp	r3, #16
     6fc:	d8f9      	bhi.n	6f2 <extract_conversion+0x56>
     6fe:	a201      	add	r2, pc, #4	; (adr r2, 704 <extract_conversion+0x68>)
     700:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
     704:	000006d5 	.word	0x000006d5
     708:	000006f3 	.word	0x000006f3
     70c:	000006f3 	.word	0x000006f3
     710:	000006df 	.word	0x000006df
     714:	000006f3 	.word	0x000006f3
     718:	000006f3 	.word	0x000006f3
     71c:	000006f3 	.word	0x000006f3
     720:	000006f3 	.word	0x000006f3
     724:	000006f3 	.word	0x000006f3
     728:	000006f3 	.word	0x000006f3
     72c:	000006f3 	.word	0x000006f3
     730:	000006cb 	.word	0x000006cb
     734:	000006f3 	.word	0x000006f3
     738:	000006bd 	.word	0x000006bd
     73c:	000006f3 	.word	0x000006f3
     740:	000006f3 	.word	0x000006f3
     744:	000006e9 	.word	0x000006e9
	if (conv->flag_zero && conv->flag_dash) {
     748:	7823      	ldrb	r3, [r4, #0]
     74a:	f003 0344 	and.w	r3, r3, #68	; 0x44
     74e:	2b44      	cmp	r3, #68	; 0x44
     750:	d05f      	beq.n	812 <CONFIG_ISR_STACK_SIZE+0x12>
	}

	sp = extract_flags(conv, sp);
	sp = extract_width(conv, sp);
     752:	9601      	str	r6, [sp, #4]
	conv->width_present = true;
     754:	7823      	ldrb	r3, [r4, #0]
     756:	f043 0380 	orr.w	r3, r3, #128	; 0x80
     75a:	7023      	strb	r3, [r4, #0]
	if (*sp == '*') {
     75c:	7833      	ldrb	r3, [r6, #0]
     75e:	2b2a      	cmp	r3, #42	; 0x2a
     760:	d05c      	beq.n	81c <CONFIG_ISR_STACK_SIZE+0x1c>
	size_t width = extract_decimal(&sp);
     762:	a801      	add	r0, sp, #4
     764:	f005 f891 	bl	588a <extract_decimal>
	if (sp != wp) {
     768:	9b01      	ldr	r3, [sp, #4]
     76a:	429e      	cmp	r6, r3
     76c:	d00f      	beq.n	78e <extract_conversion+0xf2>
		conv->width_present = true;
     76e:	7823      	ldrb	r3, [r4, #0]
     770:	f043 0380 	orr.w	r3, r3, #128	; 0x80
     774:	7023      	strb	r3, [r4, #0]
		conv->width_value = width;
     776:	6060      	str	r0, [r4, #4]
		conv->unsupported |= ((conv->width_value < 0)
     778:	b2db      	uxtb	r3, r3
     77a:	f3c3 0340 	ubfx	r3, r3, #1, #1
				      || (width != (size_t)conv->width_value));
     77e:	2800      	cmp	r0, #0
     780:	db54      	blt.n	82c <CONFIG_ISR_STACK_SIZE+0x2c>
     782:	2200      	movs	r2, #0
		conv->unsupported |= ((conv->width_value < 0)
     784:	4313      	orrs	r3, r2
     786:	7822      	ldrb	r2, [r4, #0]
     788:	f363 0241 	bfi	r2, r3, #1, #1
     78c:	7022      	strb	r2, [r4, #0]
	return sp;
     78e:	9b01      	ldr	r3, [sp, #4]
	sp = extract_prec(conv, sp);
     790:	9301      	str	r3, [sp, #4]
	conv->prec_present = (*sp == '.');
     792:	781b      	ldrb	r3, [r3, #0]
     794:	2b2e      	cmp	r3, #46	; 0x2e
     796:	bf14      	ite	ne
     798:	2300      	movne	r3, #0
     79a:	2301      	moveq	r3, #1
     79c:	7862      	ldrb	r2, [r4, #1]
     79e:	f363 0241 	bfi	r2, r3, #1, #1
     7a2:	7062      	strb	r2, [r4, #1]
	if (!conv->prec_present) {
     7a4:	2b00      	cmp	r3, #0
     7a6:	d043      	beq.n	830 <CONFIG_ISR_STACK_SIZE+0x30>
	++sp;
     7a8:	9b01      	ldr	r3, [sp, #4]
     7aa:	1c5a      	adds	r2, r3, #1
     7ac:	9201      	str	r2, [sp, #4]
	if (*sp == '*') {
     7ae:	785b      	ldrb	r3, [r3, #1]
     7b0:	2b2a      	cmp	r3, #42	; 0x2a
     7b2:	d03f      	beq.n	834 <CONFIG_ISR_STACK_SIZE+0x34>
	size_t prec = extract_decimal(&sp);
     7b4:	a801      	add	r0, sp, #4
     7b6:	f005 f868 	bl	588a <extract_decimal>
	conv->prec_value = prec;
     7ba:	60a0      	str	r0, [r4, #8]
	conv->unsupported |= ((conv->prec_value < 0)
     7bc:	7823      	ldrb	r3, [r4, #0]
     7be:	f3c3 0340 	ubfx	r3, r3, #1, #1
			      || (prec != (size_t)conv->prec_value));
     7c2:	2800      	cmp	r0, #0
     7c4:	db3e      	blt.n	844 <CONFIG_ISR_STACK_SIZE+0x44>
     7c6:	2200      	movs	r2, #0
	conv->unsupported |= ((conv->prec_value < 0)
     7c8:	4313      	orrs	r3, r2
     7ca:	7822      	ldrb	r2, [r4, #0]
     7cc:	f363 0241 	bfi	r2, r3, #1, #1
     7d0:	7022      	strb	r2, [r4, #0]
	return sp;
     7d2:	9801      	ldr	r0, [sp, #4]
	switch (*sp) {
     7d4:	7803      	ldrb	r3, [r0, #0]
     7d6:	3b4c      	subs	r3, #76	; 0x4c
     7d8:	2b2e      	cmp	r3, #46	; 0x2e
     7da:	f200 809d 	bhi.w	918 <CONFIG_ISR_STACK_SIZE+0x118>
     7de:	e8df f003 	tbb	[pc, r3]
     7e2:	9b90      	.short	0x9b90
     7e4:	9b9b9b9b 	.word	0x9b9b9b9b
     7e8:	9b9b9b9b 	.word	0x9b9b9b9b
     7ec:	9b9b9b9b 	.word	0x9b9b9b9b
     7f0:	9b9b9b9b 	.word	0x9b9b9b9b
     7f4:	9b9b9b9b 	.word	0x9b9b9b9b
     7f8:	9b9b9b9b 	.word	0x9b9b9b9b
     7fc:	9b339b9b 	.word	0x9b339b9b
     800:	9b459b57 	.word	0x9b459b57
     804:	9b9b9b9b 	.word	0x9b9b9b9b
     808:	9b899b9b 	.word	0x9b899b9b
     80c:	9b9b9b9b 	.word	0x9b9b9b9b
     810:	82          	.byte	0x82
     811:	00          	.byte	0x00
		conv->flag_zero = false;
     812:	7823      	ldrb	r3, [r4, #0]
     814:	f36f 1386 	bfc	r3, #6, #1
     818:	7023      	strb	r3, [r4, #0]
     81a:	e79a      	b.n	752 <extract_conversion+0xb6>
		conv->width_star = true;
     81c:	7863      	ldrb	r3, [r4, #1]
     81e:	f043 0301 	orr.w	r3, r3, #1
     822:	7063      	strb	r3, [r4, #1]
		return ++sp;
     824:	4633      	mov	r3, r6
     826:	3301      	adds	r3, #1
     828:	9301      	str	r3, [sp, #4]
     82a:	e7b1      	b.n	790 <extract_conversion+0xf4>
				      || (width != (size_t)conv->width_value));
     82c:	2201      	movs	r2, #1
     82e:	e7a9      	b.n	784 <extract_conversion+0xe8>
		return sp;
     830:	9801      	ldr	r0, [sp, #4]
     832:	e7cf      	b.n	7d4 <extract_conversion+0x138>
		conv->prec_star = true;
     834:	7863      	ldrb	r3, [r4, #1]
     836:	f043 0304 	orr.w	r3, r3, #4
     83a:	7063      	strb	r3, [r4, #1]
		return ++sp;
     83c:	4610      	mov	r0, r2
     83e:	3001      	adds	r0, #1
     840:	9001      	str	r0, [sp, #4]
     842:	e7c7      	b.n	7d4 <extract_conversion+0x138>
			      || (prec != (size_t)conv->prec_value));
     844:	2201      	movs	r2, #1
     846:	e7bf      	b.n	7c8 <extract_conversion+0x12c>
		if (*++sp == 'h') {
     848:	1c42      	adds	r2, r0, #1
     84a:	7843      	ldrb	r3, [r0, #1]
     84c:	2b68      	cmp	r3, #104	; 0x68
     84e:	d006      	beq.n	85e <CONFIG_ISR_STACK_SIZE+0x5e>
			conv->length_mod = LENGTH_H;
     850:	7863      	ldrb	r3, [r4, #1]
     852:	2102      	movs	r1, #2
     854:	f361 03c6 	bfi	r3, r1, #3, #4
     858:	7063      	strb	r3, [r4, #1]
		if (*++sp == 'h') {
     85a:	4610      	mov	r0, r2
     85c:	e01e      	b.n	89c <CONFIG_ISR_STACK_SIZE+0x9c>
			conv->length_mod = LENGTH_HH;
     85e:	7863      	ldrb	r3, [r4, #1]
     860:	2201      	movs	r2, #1
     862:	f362 03c6 	bfi	r3, r2, #3, #4
     866:	7063      	strb	r3, [r4, #1]
			++sp;
     868:	3002      	adds	r0, #2
     86a:	e017      	b.n	89c <CONFIG_ISR_STACK_SIZE+0x9c>
		if (*++sp == 'l') {
     86c:	1c42      	adds	r2, r0, #1
     86e:	7843      	ldrb	r3, [r0, #1]
     870:	2b6c      	cmp	r3, #108	; 0x6c
     872:	d006      	beq.n	882 <CONFIG_ISR_STACK_SIZE+0x82>
			conv->length_mod = LENGTH_L;
     874:	7863      	ldrb	r3, [r4, #1]
     876:	2103      	movs	r1, #3
     878:	f361 03c6 	bfi	r3, r1, #3, #4
     87c:	7063      	strb	r3, [r4, #1]
		if (*++sp == 'l') {
     87e:	4610      	mov	r0, r2
     880:	e00c      	b.n	89c <CONFIG_ISR_STACK_SIZE+0x9c>
			conv->length_mod = LENGTH_LL;
     882:	7863      	ldrb	r3, [r4, #1]
     884:	2204      	movs	r2, #4
     886:	f362 03c6 	bfi	r3, r2, #3, #4
     88a:	7063      	strb	r3, [r4, #1]
			++sp;
     88c:	3002      	adds	r0, #2
     88e:	e005      	b.n	89c <CONFIG_ISR_STACK_SIZE+0x9c>
		conv->length_mod = LENGTH_J;
     890:	7863      	ldrb	r3, [r4, #1]
     892:	2205      	movs	r2, #5
     894:	f362 03c6 	bfi	r3, r2, #3, #4
     898:	7063      	strb	r3, [r4, #1]
		++sp;
     89a:	3001      	adds	r0, #1
	conv->specifier = *sp++;
     89c:	f810 3b01 	ldrb.w	r3, [r0], #1
     8a0:	70e3      	strb	r3, [r4, #3]
	switch (conv->specifier) {
     8a2:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
     8a6:	2a37      	cmp	r2, #55	; 0x37
     8a8:	d87d      	bhi.n	9a6 <CONFIG_ISR_STACK_SIZE+0x1a6>
     8aa:	e8df f002 	tbb	[pc, r2]
     8ae:	7c5e      	.short	0x7c5e
     8b0:	5e5e7c7c 	.word	0x5e5e7c7c
     8b4:	7c7c7c5e 	.word	0x7c7c7c5e
     8b8:	7c7c7c7c 	.word	0x7c7c7c7c
     8bc:	7c7c7c7c 	.word	0x7c7c7c7c
     8c0:	7c7c7c7c 	.word	0x7c7c7c7c
     8c4:	7c7c4f7c 	.word	0x7c7c4f7c
     8c8:	7c7c7c7c 	.word	0x7c7c7c7c
     8cc:	7c5e7c7c 	.word	0x7c5e7c7c
     8d0:	5e5e3a4f 	.word	0x5e5e3a4f
     8d4:	7c3a7c5e 	.word	0x7c3a7c5e
     8d8:	657c7c7c 	.word	0x657c7c7c
     8dc:	7c7c714f 	.word	0x7c7c714f
     8e0:	7c4f7c71 	.word	0x7c4f7c71
     8e4:	4f7c      	.short	0x4f7c
		conv->length_mod = LENGTH_Z;
     8e6:	7863      	ldrb	r3, [r4, #1]
     8e8:	2206      	movs	r2, #6
     8ea:	f362 03c6 	bfi	r3, r2, #3, #4
     8ee:	7063      	strb	r3, [r4, #1]
		++sp;
     8f0:	3001      	adds	r0, #1
		break;
     8f2:	e7d3      	b.n	89c <CONFIG_ISR_STACK_SIZE+0x9c>
		conv->length_mod = LENGTH_T;
     8f4:	7863      	ldrb	r3, [r4, #1]
     8f6:	2207      	movs	r2, #7
     8f8:	f362 03c6 	bfi	r3, r2, #3, #4
     8fc:	7063      	strb	r3, [r4, #1]
		++sp;
     8fe:	3001      	adds	r0, #1
		break;
     900:	e7cc      	b.n	89c <CONFIG_ISR_STACK_SIZE+0x9c>
		conv->length_mod = LENGTH_UPPER_L;
     902:	7863      	ldrb	r3, [r4, #1]
     904:	2208      	movs	r2, #8
     906:	f362 03c6 	bfi	r3, r2, #3, #4
     90a:	7063      	strb	r3, [r4, #1]
		++sp;
     90c:	3001      	adds	r0, #1
		conv->unsupported = true;
     90e:	7823      	ldrb	r3, [r4, #0]
     910:	f043 0302 	orr.w	r3, r3, #2
     914:	7023      	strb	r3, [r4, #0]
		break;
     916:	e7c1      	b.n	89c <CONFIG_ISR_STACK_SIZE+0x9c>
		conv->length_mod = LENGTH_NONE;
     918:	7863      	ldrb	r3, [r4, #1]
     91a:	f36f 03c6 	bfc	r3, #3, #4
     91e:	7063      	strb	r3, [r4, #1]
		break;
     920:	e7bc      	b.n	89c <CONFIG_ISR_STACK_SIZE+0x9c>
		conv->specifier_cat = SPECIFIER_SINT;
     922:	78a2      	ldrb	r2, [r4, #2]
     924:	2101      	movs	r1, #1
     926:	f361 0202 	bfi	r2, r1, #0, #3
     92a:	70a2      	strb	r2, [r4, #2]
		if (conv->length_mod == LENGTH_UPPER_L) {
     92c:	7862      	ldrb	r2, [r4, #1]
     92e:	f002 0278 	and.w	r2, r2, #120	; 0x78
     932:	2a40      	cmp	r2, #64	; 0x40
     934:	d010      	beq.n	958 <CONFIG_ISR_STACK_SIZE+0x158>
		if (conv->specifier == 'c') {
     936:	2b63      	cmp	r3, #99	; 0x63
     938:	d013      	beq.n	962 <CONFIG_ISR_STACK_SIZE+0x162>
	conv->unsupported |= unsupported;
     93a:	7823      	ldrb	r3, [r4, #0]
     93c:	f3c3 0240 	ubfx	r2, r3, #1, #1
     940:	4315      	orrs	r5, r2
     942:	f365 0341 	bfi	r3, r5, #1, #1
     946:	7023      	strb	r3, [r4, #0]
	sp = extract_length(conv, sp);
	sp = extract_specifier(conv, sp);

	return sp;
}
     948:	b002      	add	sp, #8
     94a:	bd70      	pop	{r4, r5, r6, pc}
		conv->specifier_cat = SPECIFIER_UINT;
     94c:	78a2      	ldrb	r2, [r4, #2]
     94e:	2102      	movs	r1, #2
     950:	f361 0202 	bfi	r2, r1, #0, #3
     954:	70a2      	strb	r2, [r4, #2]
     956:	e7e9      	b.n	92c <CONFIG_ISR_STACK_SIZE+0x12c>
			conv->invalid = true;
     958:	7821      	ldrb	r1, [r4, #0]
     95a:	f041 0101 	orr.w	r1, r1, #1
     95e:	7021      	strb	r1, [r4, #0]
     960:	e7e9      	b.n	936 <CONFIG_ISR_STACK_SIZE+0x136>
			unsupported = (conv->length_mod != LENGTH_NONE);
     962:	1e15      	subs	r5, r2, #0
     964:	bf18      	it	ne
     966:	2501      	movne	r5, #1
     968:	e7e7      	b.n	93a <CONFIG_ISR_STACK_SIZE+0x13a>
		conv->specifier_cat = SPECIFIER_FP;
     96a:	78a3      	ldrb	r3, [r4, #2]
     96c:	2204      	movs	r2, #4
     96e:	f362 0302 	bfi	r3, r2, #0, #3
     972:	70a3      	strb	r3, [r4, #2]
			unsupported = true;
     974:	2501      	movs	r5, #1
			break;
     976:	e7e0      	b.n	93a <CONFIG_ISR_STACK_SIZE+0x13a>
		conv->specifier_cat = SPECIFIER_PTR;
     978:	78a3      	ldrb	r3, [r4, #2]
     97a:	2203      	movs	r2, #3
     97c:	f362 0302 	bfi	r3, r2, #0, #3
     980:	70a3      	strb	r3, [r4, #2]
		if (conv->length_mod == LENGTH_UPPER_L) {
     982:	7863      	ldrb	r3, [r4, #1]
     984:	f003 0378 	and.w	r3, r3, #120	; 0x78
     988:	2b40      	cmp	r3, #64	; 0x40
     98a:	d1d6      	bne.n	93a <CONFIG_ISR_STACK_SIZE+0x13a>
			unsupported = true;
     98c:	2501      	movs	r5, #1
     98e:	e7d4      	b.n	93a <CONFIG_ISR_STACK_SIZE+0x13a>
		conv->specifier_cat = SPECIFIER_PTR;
     990:	78a3      	ldrb	r3, [r4, #2]
     992:	2203      	movs	r2, #3
     994:	f362 0302 	bfi	r3, r2, #0, #3
     998:	70a3      	strb	r3, [r4, #2]
		if (conv->length_mod != LENGTH_NONE) {
     99a:	7863      	ldrb	r3, [r4, #1]
     99c:	f013 0f78 	tst.w	r3, #120	; 0x78
     9a0:	d0cb      	beq.n	93a <CONFIG_ISR_STACK_SIZE+0x13a>
			unsupported = true;
     9a2:	2501      	movs	r5, #1
     9a4:	e7c9      	b.n	93a <CONFIG_ISR_STACK_SIZE+0x13a>
		conv->invalid = true;
     9a6:	7823      	ldrb	r3, [r4, #0]
     9a8:	f043 0301 	orr.w	r3, r3, #1
     9ac:	7023      	strb	r3, [r4, #0]
		break;
     9ae:	e7c4      	b.n	93a <CONFIG_ISR_STACK_SIZE+0x13a>

000009b0 <cbvprintf>:

	return (int)count;
}

int cbvprintf(cbprintf_cb out, void *ctx, const char *fp, va_list ap)
{
     9b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
     9b4:	b091      	sub	sp, #68	; 0x44
     9b6:	4606      	mov	r6, r0
     9b8:	460d      	mov	r5, r1
     9ba:	4691      	mov	r9, r2
     9bc:	9303      	str	r3, [sp, #12]
	char buf[CONVERTED_BUFLEN];
	size_t count = 0;
     9be:	2400      	movs	r4, #0
		return rc; \
	} \
	count += rc; \
} while (false)

	while (*fp != 0) {
     9c0:	f899 0000 	ldrb.w	r0, [r9]
     9c4:	2800      	cmp	r0, #0
     9c6:	f000 82d5 	beq.w	f74 <cbvprintf+0x5c4>
		if (*fp != '%') {
     9ca:	2825      	cmp	r0, #37	; 0x25
     9cc:	d008      	beq.n	9e0 <cbvprintf+0x30>
			OUTC(*fp++);
     9ce:	f109 0901 	add.w	r9, r9, #1
     9d2:	4629      	mov	r1, r5
     9d4:	47b0      	blx	r6
     9d6:	2800      	cmp	r0, #0
     9d8:	f2c0 82cd 	blt.w	f76 <cbvprintf+0x5c6>
     9dc:	3401      	adds	r4, #1
			continue;
     9de:	e7ef      	b.n	9c0 <cbvprintf+0x10>
		 * mitigate LLVM code generation bug.
		 */
		struct {
			union argument_value value;
			struct conversion conv;
		} state = {
     9e0:	2300      	movs	r3, #0
     9e2:	9304      	str	r3, [sp, #16]
     9e4:	9305      	str	r3, [sp, #20]
     9e6:	9306      	str	r3, [sp, #24]
     9e8:	9307      	str	r3, [sp, #28]
     9ea:	9308      	str	r3, [sp, #32]
     9ec:	9309      	str	r3, [sp, #36]	; 0x24
		int precision = -1;
		const char *bps = NULL;
		const char *bpe = buf + sizeof(buf);
		char sign = 0;

		fp = extract_conversion(conv, sp);
     9ee:	4649      	mov	r1, r9
     9f0:	a806      	add	r0, sp, #24
     9f2:	f7ff fe53 	bl	69c <extract_conversion>
     9f6:	9002      	str	r0, [sp, #8]

		/* If dynamic width is specified, process it,
		 * otherwise set width if present.
		 */
		if (conv->width_star) {
     9f8:	f89d 3019 	ldrb.w	r3, [sp, #25]
     9fc:	f013 0f01 	tst.w	r3, #1
     a00:	f000 8097 	beq.w	b32 <cbvprintf+0x182>
			width = va_arg(ap, int);
     a04:	9b03      	ldr	r3, [sp, #12]
     a06:	1d1a      	adds	r2, r3, #4
     a08:	9203      	str	r2, [sp, #12]
     a0a:	681f      	ldr	r7, [r3, #0]

			if (width < 0) {
     a0c:	2f00      	cmp	r7, #0
     a0e:	f2c0 8088 	blt.w	b22 <cbvprintf+0x172>

		/* If dynamic precision is specified, process it, otherwise
		 * set precision if present.  For floating point where
		 * precision is not present use 6.
		 */
		if (conv->prec_star) {
     a12:	f89d 3019 	ldrb.w	r3, [sp, #25]
     a16:	f013 0f04 	tst.w	r3, #4
     a1a:	f000 809c 	beq.w	b56 <cbvprintf+0x1a6>
			int arg = va_arg(ap, int);
     a1e:	9b03      	ldr	r3, [sp, #12]
     a20:	1d1a      	adds	r2, r3, #4
     a22:	9203      	str	r2, [sp, #12]
     a24:	f8d3 a000 	ldr.w	sl, [r3]

			if (arg < 0) {
     a28:	f1ba 0f00 	cmp.w	sl, #0
     a2c:	f2c0 808a 	blt.w	b44 <cbvprintf+0x194>
		}

		/* Reuse width and precision memory in conv for value
		 * padding counts.
		 */
		conv->pad0_value = 0;
     a30:	2300      	movs	r3, #0
     a32:	9307      	str	r3, [sp, #28]
		conv->pad0_pre_exp = 0;
     a34:	9308      	str	r3, [sp, #32]
		 * This can't be extracted to a helper function because
		 * passing a pointer to va_list doesn't work on x86_64.  See
		 * https://stackoverflow.com/a/8048892.
		 */
		enum specifier_cat_enum specifier_cat
			= (enum specifier_cat_enum)conv->specifier_cat;
     a36:	f89d 301a 	ldrb.w	r3, [sp, #26]
     a3a:	f003 0307 	and.w	r3, r3, #7
		enum length_mod_enum length_mod
			= (enum length_mod_enum)conv->length_mod;
     a3e:	f89d 1019 	ldrb.w	r1, [sp, #25]
     a42:	f3c1 01c3 	ubfx	r1, r1, #3, #4
		/* Extract the value based on the argument category and length.
		 *
		 * Note that the length modifier doesn't affect the value of a
		 * pointer argument.
		 */
		if (specifier_cat == SPECIFIER_SINT) {
     a46:	2b01      	cmp	r3, #1
     a48:	f000 808e 	beq.w	b68 <cbvprintf+0x1b8>
			if (length_mod == LENGTH_HH) {
				value->sint = (char)value->sint;
			} else if (length_mod == LENGTH_H) {
				value->sint = (short)value->sint;
			}
		} else if (specifier_cat == SPECIFIER_UINT) {
     a4c:	2b02      	cmp	r3, #2
     a4e:	f000 80d3 	beq.w	bf8 <cbvprintf+0x248>
			if (length_mod == LENGTH_HH) {
				value->uint = (unsigned char)value->uint;
			} else if (length_mod == LENGTH_H) {
				value->uint = (unsigned short)value->uint;
			}
		} else if (specifier_cat == SPECIFIER_FP) {
     a52:	2b04      	cmp	r3, #4
     a54:	f000 8124 	beq.w	ca0 <cbvprintf+0x2f0>
			if (length_mod == LENGTH_UPPER_L) {
				value->ldbl = va_arg(ap, long double);
			} else {
				value->dbl = va_arg(ap, double);
			}
		} else if (specifier_cat == SPECIFIER_PTR) {
     a58:	2b03      	cmp	r3, #3
     a5a:	f000 813b 	beq.w	cd4 <cbvprintf+0x324>
		/* We've now consumed all arguments related to this
		 * specification.  If the conversion is invalid, or is
		 * something we don't support, then output the original
		 * specification and move on.
		 */
		if (conv->invalid || conv->unsupported) {
     a5e:	f89d 8018 	ldrb.w	r8, [sp, #24]
     a62:	f018 0b03 	ands.w	fp, r8, #3
     a66:	f040 813b 	bne.w	ce0 <cbvprintf+0x330>
		}

		/* Do formatting, either into the buffer or
		 * referencing external data.
		 */
		switch (conv->specifier) {
     a6a:	f89d 301b 	ldrb.w	r3, [sp, #27]
     a6e:	3b25      	subs	r3, #37	; 0x25
     a70:	2b53      	cmp	r3, #83	; 0x53
     a72:	f200 81e6 	bhi.w	e42 <cbvprintf+0x492>
     a76:	e8df f013 	tbh	[pc, r3, lsl #1]
     a7a:	0140      	.short	0x0140
     a7c:	01e401e4 	.word	0x01e401e4
     a80:	01e401e4 	.word	0x01e401e4
     a84:	01e401e4 	.word	0x01e401e4
     a88:	01e401e4 	.word	0x01e401e4
     a8c:	01e401e4 	.word	0x01e401e4
     a90:	01e401e4 	.word	0x01e401e4
     a94:	01e401e4 	.word	0x01e401e4
     a98:	01e401e4 	.word	0x01e401e4
     a9c:	01e401e4 	.word	0x01e401e4
     aa0:	01e401e4 	.word	0x01e401e4
     aa4:	01e401e4 	.word	0x01e401e4
     aa8:	01e401e4 	.word	0x01e401e4
     aac:	01e401e4 	.word	0x01e401e4
     ab0:	01e401e4 	.word	0x01e401e4
     ab4:	01e401e4 	.word	0x01e401e4
     ab8:	01e401e4 	.word	0x01e401e4
     abc:	01e401e4 	.word	0x01e401e4
     ac0:	01e401e4 	.word	0x01e401e4
     ac4:	01e401e4 	.word	0x01e401e4
     ac8:	01e401e4 	.word	0x01e401e4
     acc:	01e401e4 	.word	0x01e401e4
     ad0:	01e401e4 	.word	0x01e401e4
     ad4:	01e401e4 	.word	0x01e401e4
     ad8:	01e401e4 	.word	0x01e401e4
     adc:	01e401e4 	.word	0x01e401e4
     ae0:	01e40181 	.word	0x01e40181
     ae4:	01e401e4 	.word	0x01e401e4
     ae8:	01e401e4 	.word	0x01e401e4
     aec:	01e401e4 	.word	0x01e401e4
     af0:	01e401e4 	.word	0x01e401e4
     af4:	015e01e4 	.word	0x015e01e4
     af8:	01e40167 	.word	0x01e40167
     afc:	01e401e4 	.word	0x01e401e4
     b00:	016701e4 	.word	0x016701e4
     b04:	01e401e4 	.word	0x01e401e4
     b08:	01e401e4 	.word	0x01e401e4
     b0c:	018101be 	.word	0x018101be
     b10:	01e401a2 	.word	0x01e401a2
     b14:	014d01e4 	.word	0x014d01e4
     b18:	018101e4 	.word	0x018101e4
     b1c:	01e401e4 	.word	0x01e401e4
     b20:	0181      	.short	0x0181
				conv->flag_dash = true;
     b22:	f89d 3018 	ldrb.w	r3, [sp, #24]
     b26:	f043 0304 	orr.w	r3, r3, #4
     b2a:	f88d 3018 	strb.w	r3, [sp, #24]
				width = -width;
     b2e:	427f      	negs	r7, r7
     b30:	e76f      	b.n	a12 <cbvprintf+0x62>
		} else if (conv->width_present) {
     b32:	f99d 3018 	ldrsb.w	r3, [sp, #24]
     b36:	2b00      	cmp	r3, #0
     b38:	db02      	blt.n	b40 <cbvprintf+0x190>
		int width = -1;
     b3a:	f04f 37ff 	mov.w	r7, #4294967295
     b3e:	e768      	b.n	a12 <cbvprintf+0x62>
			width = conv->width_value;
     b40:	9f07      	ldr	r7, [sp, #28]
     b42:	e766      	b.n	a12 <cbvprintf+0x62>
				conv->prec_present = false;
     b44:	f89d 3019 	ldrb.w	r3, [sp, #25]
     b48:	f36f 0341 	bfc	r3, #1, #1
     b4c:	f88d 3019 	strb.w	r3, [sp, #25]
		int precision = -1;
     b50:	f04f 3aff 	mov.w	sl, #4294967295
     b54:	e76c      	b.n	a30 <cbvprintf+0x80>
		} else if (conv->prec_present) {
     b56:	f013 0f02 	tst.w	r3, #2
     b5a:	d002      	beq.n	b62 <cbvprintf+0x1b2>
			precision = conv->prec_value;
     b5c:	f8dd a020 	ldr.w	sl, [sp, #32]
     b60:	e766      	b.n	a30 <cbvprintf+0x80>
		int precision = -1;
     b62:	f04f 3aff 	mov.w	sl, #4294967295
     b66:	e763      	b.n	a30 <cbvprintf+0x80>
			switch (length_mod) {
     b68:	1ecb      	subs	r3, r1, #3
     b6a:	2b04      	cmp	r3, #4
     b6c:	d804      	bhi.n	b78 <cbvprintf+0x1c8>
     b6e:	e8df f003 	tbb	[pc, r3]
     b72:	1d0b      	.short	0x1d0b
     b74:	3529      	.short	0x3529
     b76:	35          	.byte	0x35
     b77:	00          	.byte	0x00
				value->sint = va_arg(ap, int);
     b78:	9b03      	ldr	r3, [sp, #12]
     b7a:	1d1a      	adds	r2, r3, #4
     b7c:	9203      	str	r2, [sp, #12]
     b7e:	681b      	ldr	r3, [r3, #0]
     b80:	17da      	asrs	r2, r3, #31
     b82:	9304      	str	r3, [sp, #16]
     b84:	9205      	str	r2, [sp, #20]
				break;
     b86:	e006      	b.n	b96 <cbvprintf+0x1e6>
					value->sint = va_arg(ap, long);
     b88:	9b03      	ldr	r3, [sp, #12]
     b8a:	1d1a      	adds	r2, r3, #4
     b8c:	9203      	str	r2, [sp, #12]
     b8e:	681b      	ldr	r3, [r3, #0]
     b90:	17da      	asrs	r2, r3, #31
     b92:	9304      	str	r3, [sp, #16]
     b94:	9205      	str	r2, [sp, #20]
			if (length_mod == LENGTH_HH) {
     b96:	2901      	cmp	r1, #1
     b98:	d028      	beq.n	bec <cbvprintf+0x23c>
			} else if (length_mod == LENGTH_H) {
     b9a:	2902      	cmp	r1, #2
     b9c:	f47f af5f 	bne.w	a5e <cbvprintf+0xae>
				value->sint = (short)value->sint;
     ba0:	f9bd 3010 	ldrsh.w	r3, [sp, #16]
     ba4:	17da      	asrs	r2, r3, #31
     ba6:	9304      	str	r3, [sp, #16]
     ba8:	9205      	str	r2, [sp, #20]
     baa:	e758      	b.n	a5e <cbvprintf+0xae>
					(sint_value_type)va_arg(ap, long long);
     bac:	9b03      	ldr	r3, [sp, #12]
     bae:	3307      	adds	r3, #7
     bb0:	f023 0307 	bic.w	r3, r3, #7
     bb4:	f103 0208 	add.w	r2, r3, #8
     bb8:	9203      	str	r2, [sp, #12]
     bba:	e9d3 2300 	ldrd	r2, r3, [r3]
				value->sint =
     bbe:	e9cd 2304 	strd	r2, r3, [sp, #16]
				break;
     bc2:	e7e8      	b.n	b96 <cbvprintf+0x1e6>
					(sint_value_type)va_arg(ap, intmax_t);
     bc4:	9b03      	ldr	r3, [sp, #12]
     bc6:	3307      	adds	r3, #7
     bc8:	f023 0307 	bic.w	r3, r3, #7
     bcc:	f103 0208 	add.w	r2, r3, #8
     bd0:	9203      	str	r2, [sp, #12]
     bd2:	e9d3 2300 	ldrd	r2, r3, [r3]
				value->sint =
     bd6:	e9cd 2304 	strd	r2, r3, [sp, #16]
				break;
     bda:	e7dc      	b.n	b96 <cbvprintf+0x1e6>
					(sint_value_type)va_arg(ap, ptrdiff_t);
     bdc:	9b03      	ldr	r3, [sp, #12]
     bde:	1d1a      	adds	r2, r3, #4
     be0:	9203      	str	r2, [sp, #12]
     be2:	681b      	ldr	r3, [r3, #0]
     be4:	17da      	asrs	r2, r3, #31
				value->sint =
     be6:	9304      	str	r3, [sp, #16]
     be8:	9205      	str	r2, [sp, #20]
				break;
     bea:	e7d4      	b.n	b96 <cbvprintf+0x1e6>
				value->sint = (char)value->sint;
     bec:	f89d 3010 	ldrb.w	r3, [sp, #16]
     bf0:	9304      	str	r3, [sp, #16]
     bf2:	2300      	movs	r3, #0
     bf4:	9305      	str	r3, [sp, #20]
     bf6:	e732      	b.n	a5e <cbvprintf+0xae>
			switch (length_mod) {
     bf8:	1ecb      	subs	r3, r1, #3
     bfa:	2b04      	cmp	r3, #4
     bfc:	d804      	bhi.n	c08 <cbvprintf+0x258>
     bfe:	e8df f003 	tbb	[pc, r3]
     c02:	1f0b      	.short	0x1f0b
     c04:	4135      	.short	0x4135
     c06:	41          	.byte	0x41
     c07:	00          	.byte	0x00
				value->uint = va_arg(ap, unsigned int);
     c08:	9b03      	ldr	r3, [sp, #12]
     c0a:	1d1a      	adds	r2, r3, #4
     c0c:	9203      	str	r2, [sp, #12]
     c0e:	681b      	ldr	r3, [r3, #0]
     c10:	9304      	str	r3, [sp, #16]
     c12:	2300      	movs	r3, #0
     c14:	9305      	str	r3, [sp, #20]
				break;
     c16:	e01e      	b.n	c56 <cbvprintf+0x2a6>
				    && (conv->specifier == 'c')) {
     c18:	f89d 301b 	ldrb.w	r3, [sp, #27]
				if ((!WCHAR_IS_SIGNED)
     c1c:	2b63      	cmp	r3, #99	; 0x63
     c1e:	d007      	beq.n	c30 <cbvprintf+0x280>
					value->uint = va_arg(ap, unsigned long);
     c20:	9b03      	ldr	r3, [sp, #12]
     c22:	1d1a      	adds	r2, r3, #4
     c24:	9203      	str	r2, [sp, #12]
     c26:	681b      	ldr	r3, [r3, #0]
     c28:	9304      	str	r3, [sp, #16]
     c2a:	2300      	movs	r3, #0
     c2c:	9305      	str	r3, [sp, #20]
     c2e:	e012      	b.n	c56 <cbvprintf+0x2a6>
					value->uint = (wchar_t)va_arg(ap,
     c30:	9b03      	ldr	r3, [sp, #12]
     c32:	1d1a      	adds	r2, r3, #4
     c34:	9203      	str	r2, [sp, #12]
     c36:	681b      	ldr	r3, [r3, #0]
     c38:	9304      	str	r3, [sp, #16]
     c3a:	2300      	movs	r3, #0
     c3c:	9305      	str	r3, [sp, #20]
     c3e:	e00a      	b.n	c56 <cbvprintf+0x2a6>
					(uint_value_type)va_arg(ap,
     c40:	9b03      	ldr	r3, [sp, #12]
     c42:	3307      	adds	r3, #7
     c44:	f023 0307 	bic.w	r3, r3, #7
     c48:	f103 0208 	add.w	r2, r3, #8
     c4c:	9203      	str	r2, [sp, #12]
     c4e:	e9d3 2300 	ldrd	r2, r3, [r3]
				value->uint =
     c52:	e9cd 2304 	strd	r2, r3, [sp, #16]
			if (length_mod == LENGTH_HH) {
     c56:	2901      	cmp	r1, #1
     c58:	d01c      	beq.n	c94 <cbvprintf+0x2e4>
			} else if (length_mod == LENGTH_H) {
     c5a:	2902      	cmp	r1, #2
     c5c:	f47f aeff 	bne.w	a5e <cbvprintf+0xae>
				value->uint = (unsigned short)value->uint;
     c60:	f8bd 3010 	ldrh.w	r3, [sp, #16]
     c64:	9304      	str	r3, [sp, #16]
     c66:	2300      	movs	r3, #0
     c68:	9305      	str	r3, [sp, #20]
     c6a:	e6f8      	b.n	a5e <cbvprintf+0xae>
					(uint_value_type)va_arg(ap,
     c6c:	9b03      	ldr	r3, [sp, #12]
     c6e:	3307      	adds	r3, #7
     c70:	f023 0307 	bic.w	r3, r3, #7
     c74:	f103 0208 	add.w	r2, r3, #8
     c78:	9203      	str	r2, [sp, #12]
     c7a:	e9d3 2300 	ldrd	r2, r3, [r3]
				value->uint =
     c7e:	e9cd 2304 	strd	r2, r3, [sp, #16]
				break;
     c82:	e7e8      	b.n	c56 <cbvprintf+0x2a6>
					(uint_value_type)va_arg(ap, size_t);
     c84:	9b03      	ldr	r3, [sp, #12]
     c86:	1d1a      	adds	r2, r3, #4
     c88:	9203      	str	r2, [sp, #12]
     c8a:	681b      	ldr	r3, [r3, #0]
				value->uint =
     c8c:	9304      	str	r3, [sp, #16]
     c8e:	2300      	movs	r3, #0
     c90:	9305      	str	r3, [sp, #20]
				break;
     c92:	e7e0      	b.n	c56 <cbvprintf+0x2a6>
				value->uint = (unsigned char)value->uint;
     c94:	f89d 3010 	ldrb.w	r3, [sp, #16]
     c98:	9304      	str	r3, [sp, #16]
     c9a:	2300      	movs	r3, #0
     c9c:	9305      	str	r3, [sp, #20]
     c9e:	e6de      	b.n	a5e <cbvprintf+0xae>
			if (length_mod == LENGTH_UPPER_L) {
     ca0:	2908      	cmp	r1, #8
     ca2:	d00b      	beq.n	cbc <cbvprintf+0x30c>
				value->dbl = va_arg(ap, double);
     ca4:	9b03      	ldr	r3, [sp, #12]
     ca6:	3307      	adds	r3, #7
     ca8:	f023 0307 	bic.w	r3, r3, #7
     cac:	f103 0208 	add.w	r2, r3, #8
     cb0:	9203      	str	r2, [sp, #12]
     cb2:	e9d3 2300 	ldrd	r2, r3, [r3]
     cb6:	e9cd 2304 	strd	r2, r3, [sp, #16]
     cba:	e6d0      	b.n	a5e <cbvprintf+0xae>
				value->ldbl = va_arg(ap, long double);
     cbc:	9b03      	ldr	r3, [sp, #12]
     cbe:	3307      	adds	r3, #7
     cc0:	f023 0307 	bic.w	r3, r3, #7
     cc4:	f103 0208 	add.w	r2, r3, #8
     cc8:	9203      	str	r2, [sp, #12]
     cca:	e9d3 2300 	ldrd	r2, r3, [r3]
     cce:	e9cd 2304 	strd	r2, r3, [sp, #16]
     cd2:	e6c4      	b.n	a5e <cbvprintf+0xae>
			value->ptr = va_arg(ap, void *);
     cd4:	9b03      	ldr	r3, [sp, #12]
     cd6:	1d1a      	adds	r2, r3, #4
     cd8:	9203      	str	r2, [sp, #12]
     cda:	681b      	ldr	r3, [r3, #0]
     cdc:	9304      	str	r3, [sp, #16]
     cde:	e6be      	b.n	a5e <cbvprintf+0xae>
			OUTS(sp, fp);
     ce0:	9f02      	ldr	r7, [sp, #8]
     ce2:	463b      	mov	r3, r7
     ce4:	464a      	mov	r2, r9
     ce6:	4629      	mov	r1, r5
     ce8:	4630      	mov	r0, r6
     cea:	f004 fe4a 	bl	5982 <outs>
     cee:	2800      	cmp	r0, #0
     cf0:	f2c0 8141 	blt.w	f76 <cbvprintf+0x5c6>
     cf4:	4404      	add	r4, r0
		fp = extract_conversion(conv, sp);
     cf6:	46b9      	mov	r9, r7
			continue;
     cf8:	e662      	b.n	9c0 <cbvprintf+0x10>
		case '%':
			OUTC('%');
     cfa:	4629      	mov	r1, r5
     cfc:	2025      	movs	r0, #37	; 0x25
     cfe:	47b0      	blx	r6
     d00:	2800      	cmp	r0, #0
     d02:	f2c0 8138 	blt.w	f76 <cbvprintf+0x5c6>
     d06:	3401      	adds	r4, #1
		char sign = 0;
     d08:	46d8      	mov	r8, fp
		const char *bpe = buf + sizeof(buf);
     d0a:	f10d 0a3e 	add.w	sl, sp, #62	; 0x3e
		const char *bps = NULL;
     d0e:	f04f 0900 	mov.w	r9, #0
			break;
     d12:	e09b      	b.n	e4c <cbvprintf+0x49c>
		case 's': {
			bps = (const char *)value->ptr;
     d14:	f8dd 9010 	ldr.w	r9, [sp, #16]

			size_t len;

			if (precision >= 0) {
     d18:	f1ba 0f00 	cmp.w	sl, #0
     d1c:	db07      	blt.n	d2e <cbvprintf+0x37e>
				len = strnlen(bps, precision);
     d1e:	4651      	mov	r1, sl
     d20:	4648      	mov	r0, r9
     d22:	f004 ff23 	bl	5b6c <strnlen>
			} else {
				len = strlen(bps);
			}

			bpe = bps + len;
     d26:	eb09 0a00 	add.w	sl, r9, r0
		char sign = 0;
     d2a:	46d8      	mov	r8, fp
			precision = -1;

			break;
     d2c:	e08e      	b.n	e4c <cbvprintf+0x49c>
				len = strlen(bps);
     d2e:	4648      	mov	r0, r9
     d30:	f004 ff13 	bl	5b5a <strlen>
     d34:	e7f7      	b.n	d26 <cbvprintf+0x376>
		}
		case 'c':
			bps = buf;
			buf[0] = CHAR_IS_SIGNED ? value->sint : value->uint;
     d36:	9b04      	ldr	r3, [sp, #16]
     d38:	f88d 3028 	strb.w	r3, [sp, #40]	; 0x28
		char sign = 0;
     d3c:	46d8      	mov	r8, fp
			bpe = buf + 1;
     d3e:	f10d 0a29 	add.w	sl, sp, #41	; 0x29
			bps = buf;
     d42:	f10d 0928 	add.w	r9, sp, #40	; 0x28
			break;
     d46:	e081      	b.n	e4c <cbvprintf+0x49c>
		case 'd':
		case 'i':
			if (conv->flag_plus) {
     d48:	f018 0f08 	tst.w	r8, #8
     d4c:	d105      	bne.n	d5a <cbvprintf+0x3aa>
				sign = '+';
			} else if (conv->flag_space) {
     d4e:	f018 0810 	ands.w	r8, r8, #16
     d52:	d004      	beq.n	d5e <cbvprintf+0x3ae>
				sign = ' ';
     d54:	f04f 0820 	mov.w	r8, #32
     d58:	e001      	b.n	d5e <cbvprintf+0x3ae>
				sign = '+';
     d5a:	f04f 082b 	mov.w	r8, #43	; 0x2b

			/* sint/uint overlay in the union, and so
			 * can't appear in read and write operations
			 * in the same statement.
			 */
			sint = value->sint;
     d5e:	9a04      	ldr	r2, [sp, #16]
     d60:	9b05      	ldr	r3, [sp, #20]
			if (sint < 0) {
     d62:	2b00      	cmp	r3, #0
     d64:	db02      	blt.n	d6c <cbvprintf+0x3bc>
				sign = '-';
				value->uint = (uint_value_type)-sint;
			} else {
				value->uint = (uint_value_type)sint;
     d66:	9204      	str	r2, [sp, #16]
     d68:	9305      	str	r3, [sp, #20]
     d6a:	e008      	b.n	d7e <cbvprintf+0x3ce>
				value->uint = (uint_value_type)-sint;
     d6c:	4252      	negs	r2, r2
     d6e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
     d72:	9204      	str	r2, [sp, #16]
     d74:	9305      	str	r3, [sp, #20]
				sign = '-';
     d76:	f04f 082d 	mov.w	r8, #45	; 0x2d
     d7a:	e000      	b.n	d7e <cbvprintf+0x3ce>
		switch (conv->specifier) {
     d7c:	46d8      	mov	r8, fp
			__fallthrough;
		case 'o':
		case 'u':
		case 'x':
		case 'X':
			bps = encode_uint(value->uint, conv, buf, bpe);
     d7e:	f10d 033e 	add.w	r3, sp, #62	; 0x3e
     d82:	9300      	str	r3, [sp, #0]
     d84:	ab0a      	add	r3, sp, #40	; 0x28
     d86:	aa06      	add	r2, sp, #24
     d88:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
     d8c:	f004 fd8f 	bl	58ae <encode_uint>
     d90:	4681      	mov	r9, r0
			/* Update pad0 values based on precision and converted
			 * length.  Note that a non-empty sign is not in the
			 * converted sequence, but it does not affect the
			 * padding size.
			 */
			if (precision >= 0) {
     d92:	f1ba 0f00 	cmp.w	sl, #0
     d96:	f2c0 8088 	blt.w	eaa <cbvprintf+0x4fa>
				size_t len = bpe - bps;
     d9a:	f10d 033e 	add.w	r3, sp, #62	; 0x3e
     d9e:	eba3 0309 	sub.w	r3, r3, r9

				/* Zero-padding flag is ignored for integer
				 * conversions with precision.
				 */
				conv->flag_zero = false;
     da2:	f89d 2018 	ldrb.w	r2, [sp, #24]
     da6:	f36f 1286 	bfc	r2, #6, #1
     daa:	f88d 2018 	strb.w	r2, [sp, #24]

				/* Set pad0_value to satisfy precision */
				if (len < (size_t)precision) {
     dae:	459a      	cmp	sl, r3
     db0:	d97e      	bls.n	eb0 <cbvprintf+0x500>
					conv->pad0_value = precision - (int)len;
     db2:	ebaa 0303 	sub.w	r3, sl, r3
     db6:	9307      	str	r3, [sp, #28]
		const char *bpe = buf + sizeof(buf);
     db8:	f10d 0a3e 	add.w	sl, sp, #62	; 0x3e
     dbc:	e046      	b.n	e4c <cbvprintf+0x49c>
		case 'p':
			/* Implementation-defined: null is "(nil)", non-null
			 * has 0x prefix followed by significant address hex
			 * digits, no leading zeros.
			 */
			if (value->ptr != NULL) {
     dbe:	9804      	ldr	r0, [sp, #16]
     dc0:	b928      	cbnz	r0, dce <cbvprintf+0x41e>
		char sign = 0;
     dc2:	46d8      	mov	r8, fp

				goto prec_int_pad0;
			}

			bps = "(nil)";
			bpe = bps + 5;
     dc4:	f8df a1b4 	ldr.w	sl, [pc, #436]	; f7c <cbvprintf+0x5cc>
			bps = "(nil)";
     dc8:	f1aa 0905 	sub.w	r9, sl, #5
     dcc:	e03e      	b.n	e4c <cbvprintf+0x49c>
				bps = encode_uint((uintptr_t)value->ptr, conv,
     dce:	f10d 033e 	add.w	r3, sp, #62	; 0x3e
     dd2:	9300      	str	r3, [sp, #0]
     dd4:	ab0a      	add	r3, sp, #40	; 0x28
     dd6:	aa06      	add	r2, sp, #24
     dd8:	2100      	movs	r1, #0
     dda:	f004 fd68 	bl	58ae <encode_uint>
     dde:	4681      	mov	r9, r0
				conv->altform_0c = true;
     de0:	f89d 301a 	ldrb.w	r3, [sp, #26]
     de4:	f043 0310 	orr.w	r3, r3, #16
     de8:	f88d 301a 	strb.w	r3, [sp, #26]
				conv->specifier = 'x';
     dec:	2378      	movs	r3, #120	; 0x78
     dee:	f88d 301b 	strb.w	r3, [sp, #27]
		char sign = 0;
     df2:	46d8      	mov	r8, fp
				goto prec_int_pad0;
     df4:	e7cd      	b.n	d92 <cbvprintf+0x3e2>

			break;
		case 'n':
			if (IS_ENABLED(CONFIG_CBPRINTF_N_SPECIFIER)) {
				store_count(conv, value->ptr, count);
     df6:	9a04      	ldr	r2, [sp, #16]
	switch ((enum length_mod_enum)conv->length_mod) {
     df8:	f89d 3019 	ldrb.w	r3, [sp, #25]
     dfc:	f3c3 03c3 	ubfx	r3, r3, #3, #4
     e00:	2b07      	cmp	r3, #7
     e02:	d806      	bhi.n	e12 <cbvprintf+0x462>
     e04:	e8df f003 	tbb	[pc, r3]
     e08:	0f0d0b04 	.word	0x0f0d0b04
     e0c:	1b191511 	.word	0x1b191511
		*(int *)dp = count;
     e10:	6014      	str	r4, [r2, #0]
		char sign = 0;
     e12:	46d8      	mov	r8, fp
		const char *bpe = buf + sizeof(buf);
     e14:	f10d 0a3e 	add.w	sl, sp, #62	; 0x3e
		const char *bps = NULL;
     e18:	f04f 0900 	mov.w	r9, #0
}
     e1c:	e016      	b.n	e4c <cbvprintf+0x49c>
		*(signed char *)dp = (signed char)count;
     e1e:	7014      	strb	r4, [r2, #0]
		break;
     e20:	e7f7      	b.n	e12 <cbvprintf+0x462>
		*(short *)dp = (short)count;
     e22:	8014      	strh	r4, [r2, #0]
		break;
     e24:	e7f5      	b.n	e12 <cbvprintf+0x462>
		*(long *)dp = (long)count;
     e26:	6014      	str	r4, [r2, #0]
		break;
     e28:	e7f3      	b.n	e12 <cbvprintf+0x462>
		*(long long *)dp = (long long)count;
     e2a:	17e3      	asrs	r3, r4, #31
     e2c:	6014      	str	r4, [r2, #0]
     e2e:	6053      	str	r3, [r2, #4]
		break;
     e30:	e7ef      	b.n	e12 <cbvprintf+0x462>
		*(intmax_t *)dp = (intmax_t)count;
     e32:	17e3      	asrs	r3, r4, #31
     e34:	6014      	str	r4, [r2, #0]
     e36:	6053      	str	r3, [r2, #4]
		break;
     e38:	e7eb      	b.n	e12 <cbvprintf+0x462>
		*(size_t *)dp = (size_t)count;
     e3a:	6014      	str	r4, [r2, #0]
		break;
     e3c:	e7e9      	b.n	e12 <cbvprintf+0x462>
		*(ptrdiff_t *)dp = (ptrdiff_t)count;
     e3e:	6014      	str	r4, [r2, #0]
		break;
     e40:	e7e7      	b.n	e12 <cbvprintf+0x462>
		switch (conv->specifier) {
     e42:	46d8      	mov	r8, fp
     e44:	f10d 0a3e 	add.w	sl, sp, #62	; 0x3e
     e48:	f04f 0900 	mov.w	r9, #0
		}

		/* If we don't have a converted value to emit, move
		 * on.
		 */
		if (bps == NULL) {
     e4c:	f1b9 0f00 	cmp.w	r9, #0
     e50:	f000 808d 	beq.w	f6e <cbvprintf+0x5be>
		 *   * any exponent content from the converted value
		 * * for non-FP:
		 *   * any pad0_prefix
		 *   * the converted value
		 */
		size_t nj_len = (bpe - bps);
     e54:	ebaa 0309 	sub.w	r3, sl, r9
		int pad_len = 0;

		if (sign != 0) {
     e58:	f1b8 0f00 	cmp.w	r8, #0
     e5c:	d000      	beq.n	e60 <cbvprintf+0x4b0>
			nj_len += 1U;
     e5e:	3301      	adds	r3, #1
		}

		if (conv->altform_0c) {
     e60:	f89d 201a 	ldrb.w	r2, [sp, #26]
     e64:	f012 0f10 	tst.w	r2, #16
     e68:	d025      	beq.n	eb6 <cbvprintf+0x506>
			nj_len += 2U;
     e6a:	3302      	adds	r3, #2
		} else if (conv->altform_0) {
			nj_len += 1U;
		}

		nj_len += conv->pad0_value;
     e6c:	9907      	ldr	r1, [sp, #28]
     e6e:	440b      	add	r3, r1
		if (conv->pad_fp) {
     e70:	f012 0f40 	tst.w	r2, #64	; 0x40
     e74:	d001      	beq.n	e7a <cbvprintf+0x4ca>
			nj_len += conv->pad0_pre_exp;
     e76:	9a08      	ldr	r2, [sp, #32]
     e78:	4413      	add	r3, r2
		 * result in no padding.
		 *
		 * If a non-negative padding width is present and we're doing
		 * right-justification, emit the padding now.
		 */
		if (width > 0) {
     e7a:	2f00      	cmp	r7, #0
     e7c:	dd31      	ble.n	ee2 <cbvprintf+0x532>
			width -= (int)nj_len;
     e7e:	1aff      	subs	r7, r7, r3

			if (!conv->flag_dash) {
     e80:	f89d 3018 	ldrb.w	r3, [sp, #24]
     e84:	f013 0f04 	tst.w	r3, #4
     e88:	d12b      	bne.n	ee2 <cbvprintf+0x532>
				char pad = ' ';

				/* If we're zero-padding we have to emit the
				 * sign first.
				 */
				if (conv->flag_zero) {
     e8a:	f013 0f40 	tst.w	r3, #64	; 0x40
     e8e:	d017      	beq.n	ec0 <cbvprintf+0x510>
					if (sign != 0) {
     e90:	f1b8 0f00 	cmp.w	r8, #0
     e94:	d017      	beq.n	ec6 <cbvprintf+0x516>
						OUTC(sign);
     e96:	4629      	mov	r1, r5
     e98:	4640      	mov	r0, r8
     e9a:	47b0      	blx	r6
     e9c:	2800      	cmp	r0, #0
     e9e:	db6a      	blt.n	f76 <cbvprintf+0x5c6>
     ea0:	3401      	adds	r4, #1
						sign = 0;
     ea2:	46d8      	mov	r8, fp
					}
					pad = '0';
     ea4:	f04f 0b30 	mov.w	fp, #48	; 0x30
     ea8:	e00f      	b.n	eca <cbvprintf+0x51a>
		const char *bpe = buf + sizeof(buf);
     eaa:	f10d 0a3e 	add.w	sl, sp, #62	; 0x3e
     eae:	e7cd      	b.n	e4c <cbvprintf+0x49c>
     eb0:	f10d 0a3e 	add.w	sl, sp, #62	; 0x3e
     eb4:	e7ca      	b.n	e4c <cbvprintf+0x49c>
		} else if (conv->altform_0) {
     eb6:	f012 0f08 	tst.w	r2, #8
     eba:	d0d7      	beq.n	e6c <cbvprintf+0x4bc>
			nj_len += 1U;
     ebc:	3301      	adds	r3, #1
     ebe:	e7d5      	b.n	e6c <cbvprintf+0x4bc>
				char pad = ' ';
     ec0:	f04f 0b20 	mov.w	fp, #32
     ec4:	e001      	b.n	eca <cbvprintf+0x51a>
					pad = '0';
     ec6:	f04f 0b30 	mov.w	fp, #48	; 0x30
     eca:	463b      	mov	r3, r7
				}

				while (width-- > 0) {
     ecc:	1e5f      	subs	r7, r3, #1
     ece:	2b00      	cmp	r3, #0
     ed0:	dd07      	ble.n	ee2 <cbvprintf+0x532>
					OUTC(pad);
     ed2:	4629      	mov	r1, r5
     ed4:	4658      	mov	r0, fp
     ed6:	47b0      	blx	r6
     ed8:	2800      	cmp	r0, #0
     eda:	db4c      	blt.n	f76 <cbvprintf+0x5c6>
     edc:	3401      	adds	r4, #1
				while (width-- > 0) {
     ede:	463b      	mov	r3, r7
     ee0:	e7f4      	b.n	ecc <cbvprintf+0x51c>
		}

		/* If we have a sign that hasn't been emitted, now's the
		 * time....
		 */
		if (sign != 0) {
     ee2:	f1b8 0f00 	cmp.w	r8, #0
     ee6:	d005      	beq.n	ef4 <cbvprintf+0x544>
			OUTC(sign);
     ee8:	4629      	mov	r1, r5
     eea:	4640      	mov	r0, r8
     eec:	47b0      	blx	r6
     eee:	2800      	cmp	r0, #0
     ef0:	db41      	blt.n	f76 <cbvprintf+0x5c6>
     ef2:	3401      	adds	r4, #1
				OUTC('0');
			}

			OUTS(cp, bpe);
		} else {
			if (conv->altform_0c | conv->altform_0) {
     ef4:	f89d 301a 	ldrb.w	r3, [sp, #26]
     ef8:	f3c3 1200 	ubfx	r2, r3, #4, #1
     efc:	f3c3 03c0 	ubfx	r3, r3, #3, #1
     f00:	4313      	orrs	r3, r2
     f02:	d005      	beq.n	f10 <cbvprintf+0x560>
				OUTC('0');
     f04:	4629      	mov	r1, r5
     f06:	2030      	movs	r0, #48	; 0x30
     f08:	47b0      	blx	r6
     f0a:	2800      	cmp	r0, #0
     f0c:	db33      	blt.n	f76 <cbvprintf+0x5c6>
     f0e:	3401      	adds	r4, #1
			}

			if (conv->altform_0c) {
     f10:	f89d 301a 	ldrb.w	r3, [sp, #26]
     f14:	f013 0f10 	tst.w	r3, #16
     f18:	d006      	beq.n	f28 <cbvprintf+0x578>
				OUTC(conv->specifier);
     f1a:	4629      	mov	r1, r5
     f1c:	f89d 001b 	ldrb.w	r0, [sp, #27]
     f20:	47b0      	blx	r6
     f22:	2800      	cmp	r0, #0
     f24:	db27      	blt.n	f76 <cbvprintf+0x5c6>
     f26:	3401      	adds	r4, #1
			}

			pad_len = conv->pad0_value;
     f28:	9b07      	ldr	r3, [sp, #28]
			while (pad_len-- > 0) {
     f2a:	f103 38ff 	add.w	r8, r3, #4294967295
     f2e:	2b00      	cmp	r3, #0
     f30:	dd07      	ble.n	f42 <cbvprintf+0x592>
				OUTC('0');
     f32:	4629      	mov	r1, r5
     f34:	2030      	movs	r0, #48	; 0x30
     f36:	47b0      	blx	r6
     f38:	2800      	cmp	r0, #0
     f3a:	db1c      	blt.n	f76 <cbvprintf+0x5c6>
     f3c:	3401      	adds	r4, #1
			while (pad_len-- > 0) {
     f3e:	4643      	mov	r3, r8
     f40:	e7f3      	b.n	f2a <cbvprintf+0x57a>
			}

			OUTS(bps, bpe);
     f42:	4653      	mov	r3, sl
     f44:	464a      	mov	r2, r9
     f46:	4629      	mov	r1, r5
     f48:	4630      	mov	r0, r6
     f4a:	f004 fd1a 	bl	5982 <outs>
     f4e:	2800      	cmp	r0, #0
     f50:	db11      	blt.n	f76 <cbvprintf+0x5c6>
     f52:	4404      	add	r4, r0
		}

		/* Finish left justification */
		while (width > 0) {
     f54:	2f00      	cmp	r7, #0
     f56:	dd07      	ble.n	f68 <cbvprintf+0x5b8>
			OUTC(' ');
     f58:	4629      	mov	r1, r5
     f5a:	2020      	movs	r0, #32
     f5c:	47b0      	blx	r6
     f5e:	2800      	cmp	r0, #0
     f60:	db09      	blt.n	f76 <cbvprintf+0x5c6>
     f62:	3401      	adds	r4, #1
			--width;
     f64:	3f01      	subs	r7, #1
     f66:	e7f5      	b.n	f54 <cbvprintf+0x5a4>
		fp = extract_conversion(conv, sp);
     f68:	f8dd 9008 	ldr.w	r9, [sp, #8]
     f6c:	e528      	b.n	9c0 <cbvprintf+0x10>
     f6e:	f8dd 9008 	ldr.w	r9, [sp, #8]
     f72:	e525      	b.n	9c0 <cbvprintf+0x10>
		}
	}

	return count;
     f74:	4620      	mov	r0, r4
#undef OUTS
#undef OUTC
}
     f76:	b011      	add	sp, #68	; 0x44
     f78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
     f7c:	000075c5 	.word	0x000075c5

00000f80 <sys_reboot>:
#include <sys/printk.h>

extern void sys_arch_reboot(int type);

FUNC_NORETURN void sys_reboot(int type)
{
     f80:	b508      	push	{r3, lr}
     f82:	f04f 0220 	mov.w	r2, #32
     f86:	f3ef 8311 	mrs	r3, BASEPRI
     f8a:	f382 8812 	msr	BASEPRI_MAX, r2
     f8e:	f3bf 8f6f 	isb	sy
	(void)irq_lock();
	sys_clock_disable();

	sys_arch_reboot(type);
     f92:	f000 fe31 	bl	1bf8 <sys_arch_reboot>

	/* should never get here */
	printk("Failed to reboot: spinning endlessly...\n");
     f96:	4803      	ldr	r0, [pc, #12]	; (fa4 <sys_reboot+0x24>)
     f98:	f004 fb0a 	bl	55b0 <printk>
 * @note In some architectures, before returning, the function unmasks interrupts
 * unconditionally.
 */
static inline void k_cpu_idle(void)
{
	arch_cpu_idle();
     f9c:	f000 fa5e 	bl	145c <arch_cpu_idle>
     fa0:	e7fc      	b.n	f9c <sys_reboot+0x1c>
     fa2:	bf00      	nop
     fa4:	000075c8 	.word	0x000075c8

00000fa8 <pm_system_resume>:
	}
	k_spin_unlock(&pm_notifier_lock, pm_notifier_key);
}

void pm_system_resume(void)
{
     fa8:	b570      	push	{r4, r5, r6, lr}
	uint8_t id = _current_cpu->id;
     faa:	4b2a      	ldr	r3, [pc, #168]	; (1054 <CONFIG_FPROTECT_BLOCK_SIZE+0x54>)
     fac:	7d1d      	ldrb	r5, [r3, #20]
 *
 * @return true if the bit was set, false if it wasn't.
 */
static inline bool atomic_test_and_clear_bit(atomic_t *target, int bit)
{
	atomic_val_t mask = ATOMIC_MASK(bit);
     fae:	f005 031f 	and.w	r3, r5, #31
     fb2:	2201      	movs	r2, #1
     fb4:	409a      	lsls	r2, r3
	atomic_val_t old;

	old = atomic_and(ATOMIC_ELEM(target, bit), ~mask);
     fb6:	0969      	lsrs	r1, r5, #5
     fb8:	4b27      	ldr	r3, [pc, #156]	; (1058 <CONFIG_FPROTECT_BLOCK_SIZE+0x58>)
     fba:	eb03 0381 	add.w	r3, r3, r1, lsl #2
     fbe:	43d0      	mvns	r0, r2
 *
 * @return Previous value of @a target.
 */
static inline atomic_val_t atomic_and(atomic_t *target, atomic_val_t value)
{
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
     fc0:	f3bf 8f5b 	dmb	ish
     fc4:	e853 1f00 	ldrex	r1, [r3]
     fc8:	ea01 0400 	and.w	r4, r1, r0
     fcc:	e843 4600 	strex	r6, r4, [r3]
     fd0:	2e00      	cmp	r6, #0
     fd2:	d1f7      	bne.n	fc4 <pm_system_resume+0x1c>
     fd4:	f3bf 8f5b 	dmb	ish
	 * that caused the wake. This hook will be called from the ISR.
	 * For such CPU LPS states, do post operations and restores here.
	 * The kernel scheduler will get control after the ISR finishes
	 * and it may schedule another thread.
	 */
	if (atomic_test_and_clear_bit(z_post_ops_required, id)) {
     fd8:	420a      	tst	r2, r1
     fda:	d100      	bne.n	fde <pm_system_resume+0x36>
		pm_exit_pos_ops(&z_cpus_pm_state[id]);
		pm_state_notify(false);
		z_cpus_pm_state[id] = (struct pm_state_info){PM_STATE_ACTIVE,
			0, 0};
	}
}
     fdc:	bd70      	pop	{r4, r5, r6, pc}
		pm_exit_pos_ops(&z_cpus_pm_state[id]);
     fde:	481f      	ldr	r0, [pc, #124]	; (105c <CONFIG_FPROTECT_BLOCK_SIZE+0x5c>)
     fe0:	eb05 0245 	add.w	r2, r5, r5, lsl #1
     fe4:	0093      	lsls	r3, r2, #2
     fe6:	18c1      	adds	r1, r0, r3
	if (pm_state_exit_post_ops != NULL) {
     fe8:	4a1d      	ldr	r2, [pc, #116]	; (1060 <CONFIG_FPROTECT_BLOCK_SIZE+0x60>)
     fea:	b172      	cbz	r2, 100a <CONFIG_FPROTECT_BLOCK_SIZE+0xa>
		pm_state_exit_post_ops(info->state, info->substate_id);
     fec:	7849      	ldrb	r1, [r1, #1]
     fee:	5cc0      	ldrb	r0, [r0, r3]
     ff0:	f004 fe32 	bl	5c58 <pm_state_exit_post_ops>
     ff4:	f04f 0320 	mov.w	r3, #32
     ff8:	f3ef 8611 	mrs	r6, BASEPRI
     ffc:	f383 8812 	msr	BASEPRI_MAX, r3
    1000:	f3bf 8f6f 	isb	sy
    1004:	4b17      	ldr	r3, [pc, #92]	; (1064 <CONFIG_FPROTECT_BLOCK_SIZE+0x64>)
    1006:	681c      	ldr	r4, [r3, #0]
    1008:	e010      	b.n	102c <CONFIG_FPROTECT_BLOCK_SIZE+0x2c>
	__asm__ volatile(
    100a:	2300      	movs	r3, #0
    100c:	f383 8811 	msr	BASEPRI, r3
    1010:	f3bf 8f6f 	isb	sy
		"cpsie i;"
		: : : "memory", "cc");
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
}
    1014:	e7ee      	b.n	ff4 <pm_system_resume+0x4c>
			callback(z_cpus_pm_state[_current_cpu->id].state);
    1016:	4b0f      	ldr	r3, [pc, #60]	; (1054 <CONFIG_FPROTECT_BLOCK_SIZE+0x54>)
    1018:	7d1b      	ldrb	r3, [r3, #20]
    101a:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    101e:	0099      	lsls	r1, r3, #2
    1020:	4b0e      	ldr	r3, [pc, #56]	; (105c <CONFIG_FPROTECT_BLOCK_SIZE+0x5c>)
    1022:	5c58      	ldrb	r0, [r3, r1]
    1024:	4790      	blx	r2
 *
 * @return a pointer on the next node (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_next(sys_snode_t *node);

Z_GENLIST_PEEK_NEXT(slist, snode)
    1026:	b10c      	cbz	r4, 102c <CONFIG_FPROTECT_BLOCK_SIZE+0x2c>
	return node->next;
    1028:	6824      	ldr	r4, [r4, #0]
	SYS_SLIST_FOR_EACH_CONTAINER(&pm_notifiers, notifier, _node) {
    102a:	b124      	cbz	r4, 1036 <CONFIG_FPROTECT_BLOCK_SIZE+0x36>
    102c:	b11c      	cbz	r4, 1036 <CONFIG_FPROTECT_BLOCK_SIZE+0x36>
			callback = notifier->state_exit;
    102e:	68a2      	ldr	r2, [r4, #8]
		if (callback) {
    1030:	2a00      	cmp	r2, #0
    1032:	d1f0      	bne.n	1016 <CONFIG_FPROTECT_BLOCK_SIZE+0x16>
    1034:	e7f7      	b.n	1026 <CONFIG_FPROTECT_BLOCK_SIZE+0x26>
	__asm__ volatile(
    1036:	f386 8811 	msr	BASEPRI, r6
    103a:	f3bf 8f6f 	isb	sy
		z_cpus_pm_state[id] = (struct pm_state_info){PM_STATE_ACTIVE,
    103e:	4807      	ldr	r0, [pc, #28]	; (105c <CONFIG_FPROTECT_BLOCK_SIZE+0x5c>)
    1040:	eb05 0545 	add.w	r5, r5, r5, lsl #1
    1044:	00aa      	lsls	r2, r5, #2
    1046:	1881      	adds	r1, r0, r2
    1048:	2300      	movs	r3, #0
    104a:	5083      	str	r3, [r0, r2]
    104c:	604b      	str	r3, [r1, #4]
    104e:	608b      	str	r3, [r1, #8]
}
    1050:	e7c4      	b.n	fdc <pm_system_resume+0x34>
    1052:	bf00      	nop
    1054:	20001014 	.word	0x20001014
    1058:	2000057c 	.word	0x2000057c
    105c:	2000056c 	.word	0x2000056c
    1060:	00005c59 	.word	0x00005c59
    1064:	20000564 	.word	0x20000564

00001068 <pm_system_suspend>:

	return ret;
}

bool pm_system_suspend(int32_t ticks)
{
    1068:	b570      	push	{r4, r5, r6, lr}
    106a:	4604      	mov	r4, r0
	bool ret = true;
	uint8_t id = _current_cpu->id;
    106c:	4b57      	ldr	r3, [pc, #348]	; (11cc <pm_system_suspend+0x164>)
    106e:	7d1d      	ldrb	r5, [r3, #20]
	atomic_val_t val = atomic_get(ATOMIC_ELEM(target, bit));
    1070:	096a      	lsrs	r2, r5, #5
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
    1072:	f3bf 8f5b 	dmb	ish
    1076:	4b56      	ldr	r3, [pc, #344]	; (11d0 <pm_system_suspend+0x168>)
    1078:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    107c:	f3bf 8f5b 	dmb	ish
	return (1 & (val >> (bit & (ATOMIC_BITS - 1)))) != 0;
    1080:	f005 021f 	and.w	r2, r5, #31
    1084:	4113      	asrs	r3, r2

	SYS_PORT_TRACING_FUNC_ENTER(pm, system_suspend, ticks);

	if (!atomic_test_bit(z_cpus_pm_state_forced, id)) {
    1086:	f013 0f01 	tst.w	r3, #1
    108a:	d015      	beq.n	10b8 <pm_system_suspend+0x50>
		if (info != NULL) {
			z_cpus_pm_state[id] = *info;
		}
	}

	if (z_cpus_pm_state[id].state == PM_STATE_ACTIVE) {
    108c:	eb05 0345 	add.w	r3, r5, r5, lsl #1
    1090:	4a50      	ldr	r2, [pc, #320]	; (11d4 <pm_system_suspend+0x16c>)
    1092:	f812 3023 	ldrb.w	r3, [r2, r3, lsl #2]
    1096:	b1f3      	cbz	r3, 10d6 <pm_system_suspend+0x6e>
		ret = false;
		atomic_clear_bit(z_cpus_pm_state_forced, id);
		goto end;
	}

	if (ticks != K_TICKS_FOREVER) {
    1098:	f1b4 3fff 	cmp.w	r4, #4294967295
    109c:	d131      	bne.n	1102 <pm_system_suspend+0x9a>
	 * state. We don't want to be scheduled out yet, first we need
	 * to send a notification about leaving the idle state. So,
	 * we lock the scheduler here and unlock just after we have
	 * sent the notification in pm_system_resume().
	 */
	k_sched_lock();
    109e:	f003 fab1 	bl	4604 <k_sched_lock>
	__asm__ volatile(
    10a2:	f04f 0320 	mov.w	r3, #32
    10a6:	f3ef 8611 	mrs	r6, BASEPRI
    10aa:	f383 8812 	msr	BASEPRI_MAX, r3
    10ae:	f3bf 8f6f 	isb	sy
	return list->head;
    10b2:	4b49      	ldr	r3, [pc, #292]	; (11d8 <pm_system_suspend+0x170>)
    10b4:	681c      	ldr	r4, [r3, #0]
    10b6:	e045      	b.n	1144 <pm_system_suspend+0xdc>
		info = pm_policy_next_state(id, ticks);
    10b8:	4601      	mov	r1, r0
    10ba:	4628      	mov	r0, r5
    10bc:	f000 f8a4 	bl	1208 <pm_policy_next_state>
		if (info != NULL) {
    10c0:	2800      	cmp	r0, #0
    10c2:	d0e3      	beq.n	108c <pm_system_suspend+0x24>
			z_cpus_pm_state[id] = *info;
    10c4:	eb05 0345 	add.w	r3, r5, r5, lsl #1
    10c8:	4a42      	ldr	r2, [pc, #264]	; (11d4 <pm_system_suspend+0x16c>)
    10ca:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    10ce:	c807      	ldmia	r0, {r0, r1, r2}
    10d0:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    10d4:	e7da      	b.n	108c <pm_system_suspend+0x24>
 * @param target Address of atomic variable or array.
 * @param bit Bit number (starting from 0).
 */
static inline void atomic_clear_bit(atomic_t *target, int bit)
{
	atomic_val_t mask = ATOMIC_MASK(bit);
    10d6:	f005 021f 	and.w	r2, r5, #31
    10da:	2301      	movs	r3, #1
    10dc:	4093      	lsls	r3, r2

	(void)atomic_and(ATOMIC_ELEM(target, bit), ~mask);
    10de:	096d      	lsrs	r5, r5, #5
    10e0:	4a3b      	ldr	r2, [pc, #236]	; (11d0 <pm_system_suspend+0x168>)
    10e2:	eb02 0585 	add.w	r5, r2, r5, lsl #2
    10e6:	43db      	mvns	r3, r3
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    10e8:	f3bf 8f5b 	dmb	ish
    10ec:	e855 2f00 	ldrex	r2, [r5]
    10f0:	401a      	ands	r2, r3
    10f2:	e845 2100 	strex	r1, r2, [r5]
    10f6:	2900      	cmp	r1, #0
    10f8:	d1f8      	bne.n	10ec <pm_system_suspend+0x84>
    10fa:	f3bf 8f5b 	dmb	ish
		ret = false;
    10fe:	2000      	movs	r0, #0
		goto end;
    1100:	e062      	b.n	11c8 <pm_system_suspend+0x160>
		     k_us_to_ticks_ceil32(
    1102:	eb05 0345 	add.w	r3, r5, r5, lsl #1
    1106:	4a33      	ldr	r2, [pc, #204]	; (11d4 <pm_system_suspend+0x16c>)
    1108:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    110c:	6898      	ldr	r0, [r3, #8]
		} else {
			return t * ((uint64_t)to_hz / from_hz);
		}
	} else {
		if (result32) {
			return (uint32_t)((t * to_hz + off) / from_hz);
    110e:	0c41      	lsrs	r1, r0, #17
    1110:	03c0      	lsls	r0, r0, #15
    1112:	4b32      	ldr	r3, [pc, #200]	; (11dc <pm_system_suspend+0x174>)
    1114:	18c0      	adds	r0, r0, r3
    1116:	4a32      	ldr	r2, [pc, #200]	; (11e0 <pm_system_suspend+0x178>)
    1118:	f04f 0300 	mov.w	r3, #0
    111c:	f141 0100 	adc.w	r1, r1, #0
    1120:	f7fe ffee 	bl	100 <__aeabi_uldivmod>
		z_set_timeout_expiry(ticks -
    1124:	2101      	movs	r1, #1
    1126:	1a20      	subs	r0, r4, r0
    1128:	f006 f85c 	bl	71e4 <z_set_timeout_expiry>
    112c:	e7b7      	b.n	109e <pm_system_suspend+0x36>
			callback(z_cpus_pm_state[_current_cpu->id].state);
    112e:	4b27      	ldr	r3, [pc, #156]	; (11cc <pm_system_suspend+0x164>)
    1130:	7d1b      	ldrb	r3, [r3, #20]
    1132:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    1136:	4927      	ldr	r1, [pc, #156]	; (11d4 <pm_system_suspend+0x16c>)
    1138:	f811 0023 	ldrb.w	r0, [r1, r3, lsl #2]
    113c:	4790      	blx	r2
Z_GENLIST_PEEK_NEXT(slist, snode)
    113e:	b10c      	cbz	r4, 1144 <pm_system_suspend+0xdc>
	return node->next;
    1140:	6824      	ldr	r4, [r4, #0]
	SYS_SLIST_FOR_EACH_CONTAINER(&pm_notifiers, notifier, _node) {
    1142:	b124      	cbz	r4, 114e <pm_system_suspend+0xe6>
    1144:	b11c      	cbz	r4, 114e <pm_system_suspend+0xe6>
			callback = notifier->state_entry;
    1146:	6862      	ldr	r2, [r4, #4]
		if (callback) {
    1148:	2a00      	cmp	r2, #0
    114a:	d1f0      	bne.n	112e <pm_system_suspend+0xc6>
    114c:	e7f7      	b.n	113e <pm_system_suspend+0xd6>
	__asm__ volatile(
    114e:	f386 8811 	msr	BASEPRI, r6
    1152:	f3bf 8f6f 	isb	sy
 * @param target Address of atomic variable or array.
 * @param bit Bit number (starting from 0).
 */
static inline void atomic_set_bit(atomic_t *target, int bit)
{
	atomic_val_t mask = ATOMIC_MASK(bit);
    1156:	f005 031f 	and.w	r3, r5, #31
    115a:	2101      	movs	r1, #1
    115c:	4099      	lsls	r1, r3

	(void)atomic_or(ATOMIC_ELEM(target, bit), mask);
    115e:	096b      	lsrs	r3, r5, #5
    1160:	4a20      	ldr	r2, [pc, #128]	; (11e4 <pm_system_suspend+0x17c>)
    1162:	eb02 0383 	add.w	r3, r2, r3, lsl #2
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    1166:	f3bf 8f5b 	dmb	ish
    116a:	e853 2f00 	ldrex	r2, [r3]
    116e:	430a      	orrs	r2, r1
    1170:	e843 2000 	strex	r0, r2, [r3]
    1174:	2800      	cmp	r0, #0
    1176:	d1f8      	bne.n	116a <pm_system_suspend+0x102>
    1178:	f3bf 8f5b 	dmb	ish
	if (pm_state_set != NULL) {
    117c:	4b1a      	ldr	r3, [pc, #104]	; (11e8 <pm_system_suspend+0x180>)
    117e:	b14b      	cbz	r3, 1194 <pm_system_suspend+0x12c>
		pm_state_set(info->state, info->substate_id);
    1180:	4b14      	ldr	r3, [pc, #80]	; (11d4 <pm_system_suspend+0x16c>)
    1182:	eb05 0245 	add.w	r2, r5, r5, lsl #1
    1186:	eb03 0182 	add.w	r1, r3, r2, lsl #2
    118a:	7849      	ldrb	r1, [r1, #1]
    118c:	f813 0022 	ldrb.w	r0, [r3, r2, lsl #2]
    1190:	f004 fd56 	bl	5c40 <pm_state_set>
	if (atomic_add(&z_cpus_active, 1) == 0) {
		pm_resume_devices();
	}
#endif
	pm_stats_update(z_cpus_pm_state[id].state);
	pm_system_resume();
    1194:	f7ff ff08 	bl	fa8 <pm_system_resume>
	atomic_val_t mask = ATOMIC_MASK(bit);
    1198:	f005 031f 	and.w	r3, r5, #31
    119c:	2401      	movs	r4, #1
    119e:	fa04 f303 	lsl.w	r3, r4, r3
	(void)atomic_and(ATOMIC_ELEM(target, bit), ~mask);
    11a2:	096d      	lsrs	r5, r5, #5
    11a4:	4a0a      	ldr	r2, [pc, #40]	; (11d0 <pm_system_suspend+0x168>)
    11a6:	eb02 0585 	add.w	r5, r2, r5, lsl #2
    11aa:	43db      	mvns	r3, r3
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    11ac:	f3bf 8f5b 	dmb	ish
    11b0:	e855 2f00 	ldrex	r2, [r5]
    11b4:	401a      	ands	r2, r3
    11b6:	e845 2100 	strex	r1, r2, [r5]
    11ba:	2900      	cmp	r1, #0
    11bc:	d1f8      	bne.n	11b0 <pm_system_suspend+0x148>
    11be:	f3bf 8f5b 	dmb	ish
	atomic_clear_bit(z_cpus_pm_state_forced, id);
	k_sched_unlock();
    11c2:	f003 fc41 	bl	4a48 <k_sched_unlock>
	bool ret = true;
    11c6:	4620      	mov	r0, r4
	SYS_PORT_TRACING_FUNC_EXIT(pm, system_suspend, ticks,
				   z_cpus_pm_state[id].state);

end:
	return ret;
}
    11c8:	bd70      	pop	{r4, r5, r6, pc}
    11ca:	bf00      	nop
    11cc:	20001014 	.word	0x20001014
    11d0:	20000578 	.word	0x20000578
    11d4:	2000056c 	.word	0x2000056c
    11d8:	20000564 	.word	0x20000564
    11dc:	000f423f 	.word	0x000f423f
    11e0:	000f4240 	.word	0x000f4240
    11e4:	2000057c 	.word	0x2000057c
    11e8:	00005c41 	.word	0x00005c41

000011ec <pm_policy_state_lock_is_active>:
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
    11ec:	f3bf 8f5b 	dmb	ish
    11f0:	4b04      	ldr	r3, [pc, #16]	; (1204 <pm_policy_state_lock_is_active+0x18>)
    11f2:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
    11f6:	f3bf 8f5b 	dmb	ish
}

bool pm_policy_state_lock_is_active(enum pm_state state)
{
	return (atomic_get(&state_lock_cnt[state]) != 0);
}
    11fa:	3800      	subs	r0, #0
    11fc:	bf18      	it	ne
    11fe:	2001      	movne	r0, #1
    1200:	4770      	bx	lr
    1202:	bf00      	nop
    1204:	20000580 	.word	0x20000580

00001208 <pm_policy_next_state>:
{
    1208:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    120c:	b082      	sub	sp, #8
    120e:	460e      	mov	r6, r1
	num_cpu_states = pm_state_cpu_get_all(cpu, &cpu_states);
    1210:	a901      	add	r1, sp, #4
    1212:	f000 f843 	bl	129c <pm_state_cpu_get_all>
	for (int16_t i = (int16_t)num_cpu_states - 1; i >= 0; i--) {
    1216:	1e44      	subs	r4, r0, #1
    1218:	b224      	sxth	r4, r4
    121a:	e007      	b.n	122c <pm_policy_next_state+0x24>
		if ((ticks == K_TICKS_FOREVER) ||
    121c:	f1b6 3fff 	cmp.w	r6, #4294967295
    1220:	d032      	beq.n	1288 <pm_policy_next_state+0x80>
		    (ticks >= (min_residency + exit_latency))) {
    1222:	4440      	add	r0, r8
		if ((ticks == K_TICKS_FOREVER) ||
    1224:	42b0      	cmp	r0, r6
    1226:	d92f      	bls.n	1288 <pm_policy_next_state+0x80>
	for (int16_t i = (int16_t)num_cpu_states - 1; i >= 0; i--) {
    1228:	3c01      	subs	r4, #1
    122a:	b224      	sxth	r4, r4
    122c:	2c00      	cmp	r4, #0
    122e:	db2a      	blt.n	1286 <pm_policy_next_state+0x7e>
		const struct pm_state_info *state = &cpu_states[i];
    1230:	9b01      	ldr	r3, [sp, #4]
    1232:	eb04 0244 	add.w	r2, r4, r4, lsl #1
    1236:	eb03 0582 	add.w	r5, r3, r2, lsl #2
		if (pm_policy_state_lock_is_active(state->state)) {
    123a:	f813 0022 	ldrb.w	r0, [r3, r2, lsl #2]
    123e:	f7ff ffd5 	bl	11ec <pm_policy_state_lock_is_active>
    1242:	2800      	cmp	r0, #0
    1244:	d1f0      	bne.n	1228 <pm_policy_next_state+0x20>
		min_residency = k_us_to_ticks_ceil32(state->min_residency_us);
    1246:	6868      	ldr	r0, [r5, #4]
    1248:	0c41      	lsrs	r1, r0, #17
    124a:	03c0      	lsls	r0, r0, #15
    124c:	4f10      	ldr	r7, [pc, #64]	; (1290 <pm_policy_next_state+0x88>)
    124e:	19c0      	adds	r0, r0, r7
    1250:	4a10      	ldr	r2, [pc, #64]	; (1294 <pm_policy_next_state+0x8c>)
    1252:	f04f 0300 	mov.w	r3, #0
    1256:	f141 0100 	adc.w	r1, r1, #0
    125a:	f7fe ff51 	bl	100 <__aeabi_uldivmod>
    125e:	4680      	mov	r8, r0
		exit_latency = k_us_to_ticks_ceil32(state->exit_latency_us);
    1260:	68ab      	ldr	r3, [r5, #8]
    1262:	0c59      	lsrs	r1, r3, #17
    1264:	03db      	lsls	r3, r3, #15
    1266:	19d8      	adds	r0, r3, r7
    1268:	4a0a      	ldr	r2, [pc, #40]	; (1294 <pm_policy_next_state+0x8c>)
    126a:	f04f 0300 	mov.w	r3, #0
    126e:	f141 0100 	adc.w	r1, r1, #0
    1272:	f7fe ff45 	bl	100 <__aeabi_uldivmod>
		if ((max_latency_ticks != K_TICKS_FOREVER) &&
    1276:	4b08      	ldr	r3, [pc, #32]	; (1298 <pm_policy_next_state+0x90>)
    1278:	681b      	ldr	r3, [r3, #0]
    127a:	f1b3 3fff 	cmp.w	r3, #4294967295
    127e:	d0cd      	beq.n	121c <pm_policy_next_state+0x14>
    1280:	4283      	cmp	r3, r0
    1282:	d8cb      	bhi.n	121c <pm_policy_next_state+0x14>
    1284:	e7d0      	b.n	1228 <pm_policy_next_state+0x20>
	return NULL;
    1286:	2500      	movs	r5, #0
}
    1288:	4628      	mov	r0, r5
    128a:	b002      	add	sp, #8
    128c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    1290:	000f423f 	.word	0x000f423f
    1294:	000f4240 	.word	0x000f4240
    1298:	20000078 	.word	0x20000078

0000129c <pm_state_cpu_get_all>:
	DT_FOREACH_CHILD(DT_PATH(cpus), NUM_CPU_STATES)
};

uint8_t pm_state_cpu_get_all(uint8_t cpu, const struct pm_state_info **states)
{
	if (cpu >= ARRAY_SIZE(cpus_states)) {
    129c:	b908      	cbnz	r0, 12a2 <pm_state_cpu_get_all+0x6>
		return 0;
	}

	*states = cpus_states[cpu];
    129e:	4b02      	ldr	r3, [pc, #8]	; (12a8 <pm_state_cpu_get_all+0xc>)
    12a0:	600b      	str	r3, [r1, #0]

	return states_per_cpu[cpu];
}
    12a2:	2000      	movs	r0, #0
    12a4:	4770      	bx	lr
    12a6:	bf00      	nop
    12a8:	000075f4 	.word	0x000075f4

000012ac <nrf_cc3xx_platform_abort_init>:
};

/** @brief Function to initialize the nrf_cc3xx_platform abort APIs.
 */
void nrf_cc3xx_platform_abort_init(void)
{
    12ac:	b508      	push	{r3, lr}
	nrf_cc3xx_platform_set_abort(&apis);
    12ae:	4802      	ldr	r0, [pc, #8]	; (12b8 <nrf_cc3xx_platform_abort_init+0xc>)
    12b0:	f003 ff9e 	bl	51f0 <nrf_cc3xx_platform_set_abort>
}
    12b4:	bd08      	pop	{r3, pc}
    12b6:	bf00      	nop
    12b8:	000075f4 	.word	0x000075f4

000012bc <mutex_unlock_platform>:
 */
static int32_t mutex_unlock_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    struct k_mutex * p_mutex;

    /* Ensure that the mutex param is valid (not NULL) */
    if(mutex == NULL) {
    12bc:	b1d0      	cbz	r0, 12f4 <mutex_unlock_platform+0x38>
static int32_t mutex_unlock_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    12be:	b508      	push	{r3, lr}
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
    }

    switch (mutex->flags)
    12c0:	6842      	ldr	r2, [r0, #4]
    12c2:	2a04      	cmp	r2, #4
    12c4:	d005      	beq.n	12d2 <mutex_unlock_platform+0x16>

#endif /* defined(NRF5340_XXAA_APPLICATION) */

    default:
        /* Ensure that the mutex has been initialized */
        if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID) {
    12c6:	b1d2      	cbz	r2, 12fe <mutex_unlock_platform+0x42>
            return NRF_CC3XX_PLATFORM_ERROR_MUTEX_NOT_INITIALIZED;
        }

        p_mutex = (struct k_mutex *)mutex->mutex;
    12c8:	6800      	ldr	r0, [r0, #0]
		union { uintptr_t x; struct k_mutex * val; } parm0 = { .val = mutex };
		return (int) arch_syscall_invoke1(parm0.x, K_SYSCALL_K_MUTEX_UNLOCK);
	}
#endif
	compiler_barrier();
	return z_impl_k_mutex_unlock(mutex);
    12ca:	f003 f891 	bl	43f0 <z_impl_k_mutex_unlock>

        k_mutex_unlock(p_mutex);
        return NRF_CC3XX_PLATFORM_SUCCESS;
    12ce:	2000      	movs	r0, #0
    }
}
    12d0:	bd08      	pop	{r3, pc}
        return atomic_cas((atomic_t *)mutex->mutex, 1, 0) ?
    12d2:	6803      	ldr	r3, [r0, #0]
	return __atomic_compare_exchange_n(target, &old_value, new_value,
    12d4:	2200      	movs	r2, #0
    12d6:	f3bf 8f5b 	dmb	ish
    12da:	e853 1f00 	ldrex	r1, [r3]
    12de:	2901      	cmp	r1, #1
    12e0:	d103      	bne.n	12ea <mutex_unlock_platform+0x2e>
    12e2:	e843 2000 	strex	r0, r2, [r3]
    12e6:	2800      	cmp	r0, #0
    12e8:	d1f7      	bne.n	12da <mutex_unlock_platform+0x1e>
    12ea:	f3bf 8f5b 	dmb	ish
                       NRF_CC3XX_PLATFORM_SUCCESS :
    12ee:	d104      	bne.n	12fa <mutex_unlock_platform+0x3e>
    12f0:	4610      	mov	r0, r2
    12f2:	e7ed      	b.n	12d0 <mutex_unlock_platform+0x14>
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
    12f4:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
}
    12f8:	4770      	bx	lr
                       NRF_CC3XX_PLATFORM_SUCCESS :
    12fa:	4802      	ldr	r0, [pc, #8]	; (1304 <mutex_unlock_platform+0x48>)
    12fc:	e7e8      	b.n	12d0 <mutex_unlock_platform+0x14>
            return NRF_CC3XX_PLATFORM_ERROR_MUTEX_NOT_INITIALIZED;
    12fe:	4802      	ldr	r0, [pc, #8]	; (1308 <mutex_unlock_platform+0x4c>)
    1300:	e7e6      	b.n	12d0 <mutex_unlock_platform+0x14>
    1302:	bf00      	nop
    1304:	ffff8fe9 	.word	0xffff8fe9
    1308:	ffff8fea 	.word	0xffff8fea

0000130c <mutex_lock_platform>:
    if(mutex == NULL) {
    130c:	b320      	cbz	r0, 1358 <mutex_lock_platform+0x4c>
static int32_t mutex_lock_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    130e:	b508      	push	{r3, lr}
    switch (mutex->flags) {
    1310:	6842      	ldr	r2, [r0, #4]
    1312:	2a04      	cmp	r2, #4
    1314:	d002      	beq.n	131c <mutex_lock_platform+0x10>
        if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID) {
    1316:	b992      	cbnz	r2, 133e <mutex_lock_platform+0x32>
            return NRF_CC3XX_PLATFORM_ERROR_MUTEX_NOT_INITIALIZED;
    1318:	4811      	ldr	r0, [pc, #68]	; (1360 <mutex_lock_platform+0x54>)
    131a:	e00f      	b.n	133c <mutex_lock_platform+0x30>
        return atomic_cas((atomic_t *)mutex->mutex, 0, 1) ?
    131c:	6803      	ldr	r3, [r0, #0]
    131e:	2201      	movs	r2, #1
    1320:	f3bf 8f5b 	dmb	ish
    1324:	e853 1f00 	ldrex	r1, [r3]
    1328:	2900      	cmp	r1, #0
    132a:	d103      	bne.n	1334 <mutex_lock_platform+0x28>
    132c:	e843 2000 	strex	r0, r2, [r3]
    1330:	2800      	cmp	r0, #0
    1332:	d1f7      	bne.n	1324 <mutex_lock_platform+0x18>
    1334:	f3bf 8f5b 	dmb	ish
                       NRF_CC3XX_PLATFORM_SUCCESS :
    1338:	d10c      	bne.n	1354 <mutex_lock_platform+0x48>
    133a:	2000      	movs	r0, #0
}
    133c:	bd08      	pop	{r3, pc}
        p_mutex = (struct k_mutex *)mutex->mutex;
    133e:	6800      	ldr	r0, [r0, #0]
	return z_impl_k_mutex_lock(mutex, timeout);
    1340:	f04f 32ff 	mov.w	r2, #4294967295
    1344:	f04f 33ff 	mov.w	r3, #4294967295
    1348:	f002 ffc8 	bl	42dc <z_impl_k_mutex_lock>
        if (ret == 0) {
    134c:	2800      	cmp	r0, #0
    134e:	d0f5      	beq.n	133c <mutex_lock_platform+0x30>
            return NRF_CC3XX_PLATFORM_ERROR_MUTEX_FAILED;
    1350:	4804      	ldr	r0, [pc, #16]	; (1364 <mutex_lock_platform+0x58>)
    1352:	e7f3      	b.n	133c <mutex_lock_platform+0x30>
                       NRF_CC3XX_PLATFORM_SUCCESS :
    1354:	4803      	ldr	r0, [pc, #12]	; (1364 <mutex_lock_platform+0x58>)
    1356:	e7f1      	b.n	133c <mutex_lock_platform+0x30>
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
    1358:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
}
    135c:	4770      	bx	lr
    135e:	bf00      	nop
    1360:	ffff8fea 	.word	0xffff8fea
    1364:	ffff8fe9 	.word	0xffff8fe9

00001368 <mutex_free_platform>:
static void mutex_free_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    1368:	b510      	push	{r4, lr}
    if (mutex == NULL) {
    136a:	4604      	mov	r4, r0
    136c:	b188      	cbz	r0, 1392 <mutex_free_platform+0x2a>
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ATOMIC ||
    136e:	6863      	ldr	r3, [r4, #4]
    1370:	2b04      	cmp	r3, #4
    1372:	d00d      	beq.n	1390 <mutex_free_platform+0x28>
    1374:	2b08      	cmp	r3, #8
    1376:	d00b      	beq.n	1390 <mutex_free_platform+0x28>
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID) {
    1378:	b153      	cbz	r3, 1390 <mutex_free_platform+0x28>
    if ((mutex->flags & NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ALLOCATED) != 0) {
    137a:	f013 0f02 	tst.w	r3, #2
    137e:	d00d      	beq.n	139c <mutex_free_platform+0x34>
        k_mem_slab_free(&mutex_slab, &mutex->mutex);
    1380:	4621      	mov	r1, r4
    1382:	4809      	ldr	r0, [pc, #36]	; (13a8 <mutex_free_platform+0x40>)
    1384:	f005 fd24 	bl	6dd0 <k_mem_slab_free>
        mutex->mutex = NULL;
    1388:	2300      	movs	r3, #0
    138a:	6023      	str	r3, [r4, #0]
    mutex->flags = NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID;
    138c:	2300      	movs	r3, #0
    138e:	6063      	str	r3, [r4, #4]
}
    1390:	bd10      	pop	{r4, pc}
        platform_abort_apis.abort_fn(
    1392:	4b06      	ldr	r3, [pc, #24]	; (13ac <mutex_free_platform+0x44>)
    1394:	685b      	ldr	r3, [r3, #4]
    1396:	4806      	ldr	r0, [pc, #24]	; (13b0 <mutex_free_platform+0x48>)
    1398:	4798      	blx	r3
    139a:	e7e8      	b.n	136e <mutex_free_platform+0x6>
        memset(mutex->mutex, 0, sizeof(struct k_mutex));
    139c:	2214      	movs	r2, #20
    139e:	2100      	movs	r1, #0
    13a0:	6820      	ldr	r0, [r4, #0]
    13a2:	f004 fc1c 	bl	5bde <memset>
    13a6:	e7f1      	b.n	138c <mutex_free_platform+0x24>
    13a8:	2000059c 	.word	0x2000059c
    13ac:	2000015c 	.word	0x2000015c
    13b0:	000075fc 	.word	0x000075fc

000013b4 <mutex_init_platform>:
static void mutex_init_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    13b4:	b510      	push	{r4, lr}
    if (mutex == NULL) {
    13b6:	4604      	mov	r4, r0
    13b8:	b178      	cbz	r0, 13da <mutex_init_platform+0x26>
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ATOMIC ||
    13ba:	6863      	ldr	r3, [r4, #4]
    13bc:	2b04      	cmp	r3, #4
    13be:	d00b      	beq.n	13d8 <mutex_init_platform+0x24>
    13c0:	2b08      	cmp	r3, #8
    13c2:	d009      	beq.n	13d8 <mutex_init_platform+0x24>
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID &&
    13c4:	b90b      	cbnz	r3, 13ca <mutex_init_platform+0x16>
        mutex->mutex == NULL) {
    13c6:	6823      	ldr	r3, [r4, #0]
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID &&
    13c8:	b163      	cbz	r3, 13e4 <mutex_init_platform+0x30>
    p_mutex = (struct k_mutex *)mutex->mutex;
    13ca:	6820      	ldr	r0, [r4, #0]
	return z_impl_k_mutex_init(mutex);
    13cc:	f005 fd6f 	bl	6eae <z_impl_k_mutex_init>
    mutex->flags |= NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_VALID;
    13d0:	6863      	ldr	r3, [r4, #4]
    13d2:	f043 0301 	orr.w	r3, r3, #1
    13d6:	6063      	str	r3, [r4, #4]
}
    13d8:	bd10      	pop	{r4, pc}
        platform_abort_apis.abort_fn(
    13da:	4b0f      	ldr	r3, [pc, #60]	; (1418 <mutex_init_platform+0x64>)
    13dc:	685b      	ldr	r3, [r3, #4]
    13de:	480f      	ldr	r0, [pc, #60]	; (141c <mutex_init_platform+0x68>)
    13e0:	4798      	blx	r3
    13e2:	e7ea      	b.n	13ba <mutex_init_platform+0x6>
        ret = k_mem_slab_alloc(&mutex_slab, &mutex->mutex, K_FOREVER);
    13e4:	f04f 32ff 	mov.w	r2, #4294967295
    13e8:	f04f 33ff 	mov.w	r3, #4294967295
    13ec:	4621      	mov	r1, r4
    13ee:	480c      	ldr	r0, [pc, #48]	; (1420 <mutex_init_platform+0x6c>)
    13f0:	f002 fe46 	bl	4080 <k_mem_slab_alloc>
        if(ret != 0 || mutex->mutex == NULL)
    13f4:	b908      	cbnz	r0, 13fa <mutex_init_platform+0x46>
    13f6:	6823      	ldr	r3, [r4, #0]
    13f8:	b91b      	cbnz	r3, 1402 <mutex_init_platform+0x4e>
            platform_abort_apis.abort_fn(
    13fa:	4b07      	ldr	r3, [pc, #28]	; (1418 <mutex_init_platform+0x64>)
    13fc:	685b      	ldr	r3, [r3, #4]
    13fe:	4809      	ldr	r0, [pc, #36]	; (1424 <mutex_init_platform+0x70>)
    1400:	4798      	blx	r3
        memset(mutex->mutex, 0, sizeof(struct k_mutex));
    1402:	2214      	movs	r2, #20
    1404:	2100      	movs	r1, #0
    1406:	6820      	ldr	r0, [r4, #0]
    1408:	f004 fbe9 	bl	5bde <memset>
        mutex->flags |= NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ALLOCATED;
    140c:	6863      	ldr	r3, [r4, #4]
    140e:	f043 0302 	orr.w	r3, r3, #2
    1412:	6063      	str	r3, [r4, #4]
    1414:	e7d9      	b.n	13ca <mutex_init_platform+0x16>
    1416:	bf00      	nop
    1418:	2000015c 	.word	0x2000015c
    141c:	000075fc 	.word	0x000075fc
    1420:	2000059c 	.word	0x2000059c
    1424:	00007624 	.word	0x00007624

00001428 <nrf_cc3xx_platform_mutex_init>:
};

/** @brief Function to initialize the nrf_cc3xx_platform mutex APIs
 */
void nrf_cc3xx_platform_mutex_init(void)
{
    1428:	b508      	push	{r3, lr}
    k_mem_slab_init(&mutex_slab,
    142a:	2340      	movs	r3, #64	; 0x40
    142c:	2214      	movs	r2, #20
    142e:	4904      	ldr	r1, [pc, #16]	; (1440 <nrf_cc3xx_platform_mutex_init+0x18>)
    1430:	4804      	ldr	r0, [pc, #16]	; (1444 <nrf_cc3xx_platform_mutex_init+0x1c>)
    1432:	f005 fcbf 	bl	6db4 <k_mem_slab_init>
                mutex_slab_buffer,
                sizeof(struct k_mutex),
                NUM_MUTEXES);

    nrf_cc3xx_platform_set_mutexes(&mutex_apis, &mutexes);
    1436:	4904      	ldr	r1, [pc, #16]	; (1448 <nrf_cc3xx_platform_mutex_init+0x20>)
    1438:	4804      	ldr	r0, [pc, #16]	; (144c <nrf_cc3xx_platform_mutex_init+0x24>)
    143a:	f003 ff39 	bl	52b0 <nrf_cc3xx_platform_set_mutexes>
}
    143e:	bd08      	pop	{r3, pc}
    1440:	200005b8 	.word	0x200005b8
    1444:	2000059c 	.word	0x2000059c
    1448:	00007664 	.word	0x00007664
    144c:	00007654 	.word	0x00007654

00001450 <z_arm_cpu_idle_init>:
 * void z_arm_cpu_idle_init(void);
 */

SECTION_FUNC(TEXT, z_arm_cpu_idle_init)
#if defined(CONFIG_CPU_CORTEX_M)
	ldr	r1, =_SCB_SCR
    1450:	4901      	ldr	r1, [pc, #4]	; (1458 <z_arm_cpu_idle_init+0x8>)
	movs.n	r2, #_SCR_INIT_BITS
    1452:	2210      	movs	r2, #16
	str	r2, [r1]
    1454:	600a      	str	r2, [r1, #0]
#endif
	bx	lr
    1456:	4770      	bx	lr
	ldr	r1, =_SCB_SCR
    1458:	e000ed10 	.word	0xe000ed10

0000145c <arch_cpu_idle>:
	 * before entering low power state.
	 *
	 * Set PRIMASK before configuring BASEPRI to prevent interruption
	 * before wake-up.
	 */
	cpsid	i
    145c:	b672      	cpsid	i

	/*
	 * Set wake-up interrupt priority to the lowest and synchronise to
	 * ensure that this is visible to the WFI instruction.
	 */
	eors.n	r0, r0
    145e:	4040      	eors	r0, r0
	msr	BASEPRI, r0
    1460:	f380 8811 	msr	BASEPRI, r0
	isb
    1464:	f3bf 8f6f 	isb	sy

	/*
	 * Wait for all memory transactions to complete before entering low
	 * power state.
	 */
	dsb
    1468:	f3bf 8f4f 	dsb	sy

	/* Enter low power state */
	wfi
    146c:	bf30      	wfi

	/*
	 * Clear PRIMASK and flush instruction buffer to immediately service
	 * the wake-up interrupt.
	 */
	cpsie	i
    146e:	b662      	cpsie	i
	isb
    1470:	f3bf 8f6f 	isb	sy

	bx	lr
    1474:	4770      	bx	lr
    1476:	bf00      	nop

00001478 <arch_cpu_atomic_idle>:

	/*
	 * Lock PRIMASK while sleeping: wfe will still get interrupted by
	 * incoming interrupts but the CPU will not service them right away.
	 */
	cpsid	i
    1478:	b672      	cpsid	i
	cpsie	i
_irq_disabled:

#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* r1: zero, for setting BASEPRI (needs a register) */
	eors.n	r1, r1
    147a:	4049      	eors	r1, r1

	/* unlock BASEPRI so wfe gets interrupted by incoming interrupts */
	msr	BASEPRI, r1
    147c:	f381 8811 	msr	BASEPRI, r1

	wfe
    1480:	bf20      	wfe

	msr	BASEPRI, r0
    1482:	f380 8811 	msr	BASEPRI, r0
	cpsie	i
    1486:	b662      	cpsie	i
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
	bx	lr
    1488:	4770      	bx	lr
    148a:	bf00      	nop

0000148c <arch_irq_enable>:
#define REG_FROM_IRQ(irq) (irq / NUM_IRQS_PER_REG)
#define BIT_FROM_IRQ(irq) (irq % NUM_IRQS_PER_REG)

void arch_irq_enable(unsigned int irq)
{
	NVIC_EnableIRQ((IRQn_Type)irq);
    148c:	b240      	sxtb	r0, r0
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
    148e:	2800      	cmp	r0, #0
    1490:	db07      	blt.n	14a2 <arch_irq_enable+0x16>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    1492:	f000 021f 	and.w	r2, r0, #31
    1496:	0940      	lsrs	r0, r0, #5
    1498:	2301      	movs	r3, #1
    149a:	4093      	lsls	r3, r2
    149c:	4a01      	ldr	r2, [pc, #4]	; (14a4 <arch_irq_enable+0x18>)
    149e:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
}
    14a2:	4770      	bx	lr
    14a4:	e000e100 	.word	0xe000e100

000014a8 <arch_irq_is_enabled>:
	NVIC_DisableIRQ((IRQn_Type)irq);
}

int arch_irq_is_enabled(unsigned int irq)
{
	return NVIC->ISER[REG_FROM_IRQ(irq)] & BIT(BIT_FROM_IRQ(irq));
    14a8:	0942      	lsrs	r2, r0, #5
    14aa:	4b05      	ldr	r3, [pc, #20]	; (14c0 <arch_irq_is_enabled+0x18>)
    14ac:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    14b0:	f000 001f 	and.w	r0, r0, #31
    14b4:	2301      	movs	r3, #1
    14b6:	fa03 f000 	lsl.w	r0, r3, r0
}
    14ba:	4010      	ands	r0, r2
    14bc:	4770      	bx	lr
    14be:	bf00      	nop
    14c0:	e000e100 	.word	0xe000e100

000014c4 <z_arm_irq_priority_set>:
	 * via flags
	 */
	if (IS_ENABLED(CONFIG_ZERO_LATENCY_IRQS) && (flags & IRQ_ZERO_LATENCY)) {
		prio = _EXC_ZERO_LATENCY_IRQS_PRIO;
	} else {
		prio += _IRQ_PRIO_OFFSET;
    14c4:	3101      	adds	r1, #1
	 */
	__ASSERT(prio <= (BIT(NUM_IRQ_PRIO_BITS) - 1),
		 "invalid priority %d for %d irq! values must be less than %lu\n",
		 prio - _IRQ_PRIO_OFFSET, irq,
		 BIT(NUM_IRQ_PRIO_BITS) - (_IRQ_PRIO_OFFSET));
	NVIC_SetPriority((IRQn_Type)irq, prio);
    14c6:	b240      	sxtb	r0, r0
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
    14c8:	2800      	cmp	r0, #0
    14ca:	db08      	blt.n	14de <z_arm_irq_priority_set+0x1a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    14cc:	0149      	lsls	r1, r1, #5
    14ce:	b2c9      	uxtb	r1, r1
    14d0:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
    14d4:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
    14d8:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
    14dc:	4770      	bx	lr
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    14de:	f000 000f 	and.w	r0, r0, #15
    14e2:	0149      	lsls	r1, r1, #5
    14e4:	b2c9      	uxtb	r1, r1
    14e6:	4b01      	ldr	r3, [pc, #4]	; (14ec <z_arm_irq_priority_set+0x28>)
    14e8:	5419      	strb	r1, [r3, r0]
}
    14ea:	4770      	bx	lr
    14ec:	e000ed14 	.word	0xe000ed14

000014f0 <z_SysNmiOnReset>:
_ASM_FILE_PROLOGUE

GTEXT(z_SysNmiOnReset)

SECTION_FUNC(TEXT, z_SysNmiOnReset)
    wfi
    14f0:	bf30      	wfi
    b z_SysNmiOnReset
    14f2:	f7ff bffd 	b.w	14f0 <z_SysNmiOnReset>
    14f6:	bf00      	nop

000014f8 <z_arm_prep_c>:
 *
 * This routine prepares for the execution of and runs C code.
 *
 */
void z_arm_prep_c(void)
{
    14f8:	b508      	push	{r3, lr}
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
    14fa:	4b0b      	ldr	r3, [pc, #44]	; (1528 <z_arm_prep_c+0x30>)
    14fc:	4a0b      	ldr	r2, [pc, #44]	; (152c <z_arm_prep_c+0x34>)
    14fe:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
    1502:	609a      	str	r2, [r3, #8]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
    1504:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    1508:	f3bf 8f6f 	isb	sy
	SCB->CPACR &= (~(CPACR_CP10_Msk | CPACR_CP11_Msk));
    150c:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
    1510:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
    1514:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	relocate_vector_table();
#if defined(CONFIG_CPU_HAS_FPU)
	z_arm_floating_point_init();
#endif
	z_bss_zero();
    1518:	f002 fcfe 	bl	3f18 <z_bss_zero>
	z_data_copy();
    151c:	f003 fc00 	bl	4d20 <z_data_copy>
#if ((defined(CONFIG_ARMV7_R) || defined(CONFIG_ARMV7_A)) && defined(CONFIG_INIT_STACKS))
	z_arm_init_stacks();
#endif
	z_arm_interrupt_init();
    1520:	f000 fa12 	bl	1948 <z_arm_interrupt_init>
	z_cstart();
    1524:	f002 fd56 	bl	3fd4 <z_cstart>
    1528:	e000ed00 	.word	0xe000ed00
    152c:	00000000 	.word	0x00000000

00001530 <arch_swap>:
 * as BASEPRI is not available.
 */
int arch_swap(unsigned int key)
{
	/* store off key and return value */
	_current->arch.basepri = key;
    1530:	4a0a      	ldr	r2, [pc, #40]	; (155c <arch_swap+0x2c>)
    1532:	6893      	ldr	r3, [r2, #8]
    1534:	f8c3 00a8 	str.w	r0, [r3, #168]	; 0xa8
	_current->arch.swap_return_value = _k_neg_eagain;
    1538:	4909      	ldr	r1, [pc, #36]	; (1560 <arch_swap+0x30>)
    153a:	6809      	ldr	r1, [r1, #0]
    153c:	f8c3 10ac 	str.w	r1, [r3, #172]	; 0xac

#if defined(CONFIG_CPU_CORTEX_M)
	/* set pending bit to make sure we will take a PendSV exception */
	SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    1540:	4908      	ldr	r1, [pc, #32]	; (1564 <arch_swap+0x34>)
    1542:	684b      	ldr	r3, [r1, #4]
    1544:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
    1548:	604b      	str	r3, [r1, #4]
    154a:	2300      	movs	r3, #0
    154c:	f383 8811 	msr	BASEPRI, r3
    1550:	f3bf 8f6f 	isb	sy
#endif

	/* Context switch is performed here. Returning implies the
	 * thread has been context-switched-in again.
	 */
	return _current->arch.swap_return_value;
    1554:	6893      	ldr	r3, [r2, #8]
}
    1556:	f8d3 00ac 	ldr.w	r0, [r3, #172]	; 0xac
    155a:	4770      	bx	lr
    155c:	20001014 	.word	0x20001014
    1560:	0000781c 	.word	0x0000781c
    1564:	e000ed00 	.word	0xe000ed00

00001568 <z_arm_pendsv>:
    pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_INSTRUMENT_THREAD_SWITCHING */

    /* load _kernel into r1 and current k_thread into r2 */
    ldr r1, =_kernel
    1568:	4913      	ldr	r1, [pc, #76]	; (15b8 <z_arm_pendsv+0x50>)
    ldr r2, [r1, #_kernel_offset_to_current]
    156a:	688a      	ldr	r2, [r1, #8]
    /* Store LSB of LR (EXC_RETURN) to the thread's 'mode' word. */
    strb lr, [r2, #_thread_offset_to_mode_exc_return]
#endif

    /* addr of callee-saved regs in thread in r0 */
    ldr r0, =_thread_offset_to_callee_saved
    156c:	f04f 0030 	mov.w	r0, #48	; 0x30
    add r0, r2
    1570:	4410      	add	r0, r2

    /* save callee-saved + psp in thread */
#if defined(CONFIG_CPU_CORTEX_M)
    mrs ip, PSP
    1572:	f3ef 8c09 	mrs	ip, PSP
    mov r6, r11
    mov r7, ip
    /* store r8-12 */
    stmea r0!, {r3-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    stmia r0, {v1-v8, ip}
    1576:	e880 1ff0 	stmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}

    /* Protect the kernel state while we play with the thread lists */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
    157a:	2020      	movs	r0, #32
    msr BASEPRI_MAX, r0
    157c:	f380 8812 	msr	BASEPRI_MAX, r0
    isb /* Make the effect of disabling interrupts be realized immediately */
    1580:	f3bf 8f6f 	isb	sy
     * the new thread is context-switched in since all decisions
     * to pend PendSV have been taken with the current kernel
     * state and this is what we're handling currently.
     */
#if defined(CONFIG_CPU_CORTEX_M)
    ldr v4, =_SCS_ICSR
    1584:	4f0d      	ldr	r7, [pc, #52]	; (15bc <z_arm_pendsv+0x54>)
    ldr v3, =_SCS_ICSR_UNPENDSV
    1586:	f04f 6600 	mov.w	r6, #134217728	; 0x8000000
#endif

    /* _kernel is still in r1 */

    /* fetch the thread to run from the ready queue cache */
    ldr r2, [r1, #_kernel_offset_to_ready_q_cache]
    158a:	69ca      	ldr	r2, [r1, #28]

    str r2, [r1, #_kernel_offset_to_current]
    158c:	608a      	str	r2, [r1, #8]
     * has been handled.
     */

    /* _SCS_ICSR is still in v4 and _SCS_ICSR_UNPENDSV in v3 */
#if defined(CONFIG_CPU_CORTEX_M)
    str v3, [v4, #0]
    158e:	603e      	str	r6, [r7, #0]

    ldr r0, [r4]
    movs.n r3, #0
    str r3, [r4]
#else
    ldr r0, [r2, #_thread_offset_to_basepri]
    1590:	f8d2 00a8 	ldr.w	r0, [r2, #168]	; 0xa8
    movs r3, #0
    1594:	2300      	movs	r3, #0
    str r3, [r2, #_thread_offset_to_basepri]
    1596:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8
    /* restore r4-r7, go back 9*4 bytes to the start of the stored block */
    subs r0, #36
    ldmia r0!, {r4-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    /* restore BASEPRI for the incoming thread */
    msr BASEPRI, r0
    159a:	f380 8811 	msr	BASEPRI, r0
    isb
#endif

#if defined(CONFIG_MPU_STACK_GUARD) || defined(CONFIG_USERSPACE)
    /* Re-program dynamic memory map */
    push {r2,lr}
    159e:	b504      	push	{r2, lr}
    mov r0, r2 /* _current thread */
    15a0:	4610      	mov	r0, r2
    bl z_arm_configure_dynamic_mpu_regions
    15a2:	f000 fa7b 	bl	1a9c <z_arm_configure_dynamic_mpu_regions>
    pop {r2,lr}
    15a6:	e8bd 4004 	ldmia.w	sp!, {r2, lr}
    isb

#endif

    /* load callee-saved + psp from thread */
    add r0, r2, #_thread_offset_to_callee_saved
    15aa:	f102 0030 	add.w	r0, r2, #48	; 0x30
    ldmia r0, {v1-v8, ip}
    15ae:	e890 1ff0 	ldmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
    msr PSP, ip
    15b2:	f38c 8809 	msr	PSP, ip

    /*
     * Cortex-M: return from PendSV exception
     * Cortex-R: return to the caller (z_arm_{exc,int}_exit, or z_arm_svc)
     */
    bx lr
    15b6:	4770      	bx	lr
    ldr r1, =_kernel
    15b8:	20001014 	.word	0x20001014
    ldr v4, =_SCS_ICSR
    15bc:	e000ed04 	.word	0xe000ed04

000015c0 <z_arm_svc>:
  bne _stack_frame_endif
_stack_frame_msp:
  mrs r0, MSP
_stack_frame_endif:
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    tst lr, #_EXC_RETURN_SPSEL_Msk /* did we come from thread mode ? */
    15c0:	f01e 0f04 	tst.w	lr, #4
    ite eq  /* if zero (equal), came from handler mode */
    15c4:	bf0c      	ite	eq
        mrseq r0, MSP   /* handler mode, stack frame is on MSP */
    15c6:	f3ef 8008 	mrseq	r0, MSP
        mrsne r0, PSP   /* thread mode, stack frame is on PSP */
    15ca:	f3ef 8009 	mrsne	r0, PSP
#endif


    /* Figure out what SVC call number was invoked */

    ldr r1, [r0, #24]   /* grab address of PC from stack frame */
    15ce:	6981      	ldr	r1, [r0, #24]
     */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    subs r1, r1, #2
    ldrb r1, [r1]
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    ldrb r1, [r1, #-2]
    15d0:	f811 1c02 	ldrb.w	r1, [r1, #-2]
#endif
    bne _oops

#endif /* CONFIG_USERSPACE */

    cmp r1, #2
    15d4:	2902      	cmp	r1, #2
    beq _oops
    15d6:	d0ff      	beq.n	15d8 <_oops>

000015d8 <_oops>:
    /* exception return is done in z_arm_int_exit() */
    b z_arm_int_exit
#endif

_oops:
    push {r0, lr}
    15d8:	b501      	push	{r0, lr}
    bl z_do_kernel_oops
    15da:	f004 f9f5 	bl	59c8 <z_do_kernel_oops>
    /* return from SVC exception is done here */
    pop {r0, pc}
    15de:	bd01      	pop	{r0, pc}

000015e0 <arch_new_thread>:
 * of the ESF.
 */
void arch_new_thread(struct k_thread *thread, k_thread_stack_t *stack,
		     char *stack_ptr, k_thread_entry_t entry,
		     void *p1, void *p2, void *p3)
{
    15e0:	b410      	push	{r4}
		thread->stack_info.size -= FP_GUARD_EXTRA_SIZE;
	}
#endif /* FP_GUARD_EXTRA_SIZE */
#endif /* CONFIG_MPU_STACK_GUARD */

	iframe = Z_STACK_PTR_TO_FRAME(struct __basic_sf, stack_ptr);
    15e2:	f1a2 0420 	sub.w	r4, r2, #32
		iframe->pc = (uint32_t)arch_user_mode_enter;
	} else {
		iframe->pc = (uint32_t)z_thread_entry;
	}
#else
	iframe->pc = (uint32_t)z_thread_entry;
    15e6:	490e      	ldr	r1, [pc, #56]	; (1620 <arch_new_thread+0x40>)
    15e8:	f842 1c08 	str.w	r1, [r2, #-8]
#endif

#if defined(CONFIG_CPU_CORTEX_M)
	/* force ARM mode by clearing LSB of address */
	iframe->pc &= 0xfffffffe;
    15ec:	f021 0101 	bic.w	r1, r1, #1
    15f0:	f842 1c08 	str.w	r1, [r2, #-8]
#endif
	iframe->a1 = (uint32_t)entry;
    15f4:	f842 3c20 	str.w	r3, [r2, #-32]
	iframe->a2 = (uint32_t)p1;
    15f8:	9b01      	ldr	r3, [sp, #4]
    15fa:	f842 3c1c 	str.w	r3, [r2, #-28]
	iframe->a3 = (uint32_t)p2;
    15fe:	9b02      	ldr	r3, [sp, #8]
    1600:	f842 3c18 	str.w	r3, [r2, #-24]
	iframe->a4 = (uint32_t)p3;
    1604:	9b03      	ldr	r3, [sp, #12]
    1606:	f842 3c14 	str.w	r3, [r2, #-20]

#if defined(CONFIG_CPU_CORTEX_M)
	iframe->xpsr =
    160a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
    160e:	f842 3c04 	str.w	r3, [r2, #-4]
#if defined(CONFIG_COMPILER_ISA_THUMB2)
	iframe->xpsr |= T_BIT;
#endif /* CONFIG_COMPILER_ISA_THUMB2 */
#endif /* CONFIG_CPU_CORTEX_M */

	thread->callee_saved.psp = (uint32_t)iframe;
    1612:	6504      	str	r4, [r0, #80]	; 0x50
	thread->arch.basepri = 0;
    1614:	2300      	movs	r3, #0
    1616:	f8c0 30a8 	str.w	r3, [r0, #168]	; 0xa8
#endif
	/*
	 * initial values in all other registers/thread entries are
	 * irrelevant.
	 */
}
    161a:	bc10      	pop	{r4}
    161c:	4770      	bx	lr
    161e:	bf00      	nop
    1620:	00005877 	.word	0x00005877

00001624 <z_check_thread_stack_fail>:
 *         thread stack corruption, otherwise return 0.
 */
uint32_t z_check_thread_stack_fail(const uint32_t fault_addr, const uint32_t psp)
{
#if defined(CONFIG_MULTITHREADING)
	const struct k_thread *thread = _current;
    1624:	4b12      	ldr	r3, [pc, #72]	; (1670 <z_check_thread_stack_fail+0x4c>)
    1626:	689a      	ldr	r2, [r3, #8]

	if (thread == NULL) {
    1628:	b302      	cbz	r2, 166c <z_check_thread_stack_fail+0x48>
			return thread->stack_info.start;
		}
	}
#else /* CONFIG_USERSPACE */
#if defined(CONFIG_MULTITHREADING)
	if (IS_MPU_GUARD_VIOLATION(thread->stack_info.start - guard_len,
    162a:	f110 0f16 	cmn.w	r0, #22
    162e:	d011      	beq.n	1654 <z_check_thread_stack_fail+0x30>
    1630:	f8d2 3098 	ldr.w	r3, [r2, #152]	; 0x98
    1634:	f1a3 0c20 	sub.w	ip, r3, #32
    1638:	4584      	cmp	ip, r0
    163a:	d805      	bhi.n	1648 <z_check_thread_stack_fail+0x24>
    163c:	4283      	cmp	r3, r0
    163e:	d905      	bls.n	164c <z_check_thread_stack_fail+0x28>
    1640:	428b      	cmp	r3, r1
    1642:	d805      	bhi.n	1650 <z_check_thread_stack_fail+0x2c>
    1644:	2100      	movs	r1, #0
    1646:	e00b      	b.n	1660 <z_check_thread_stack_fail+0x3c>
    1648:	2100      	movs	r1, #0
    164a:	e009      	b.n	1660 <z_check_thread_stack_fail+0x3c>
    164c:	2100      	movs	r1, #0
    164e:	e007      	b.n	1660 <z_check_thread_stack_fail+0x3c>
    1650:	2101      	movs	r1, #1
    1652:	e005      	b.n	1660 <z_check_thread_stack_fail+0x3c>
    1654:	f8d2 3098 	ldr.w	r3, [r2, #152]	; 0x98
    1658:	428b      	cmp	r3, r1
    165a:	bf94      	ite	ls
    165c:	2100      	movls	r1, #0
    165e:	2101      	movhi	r1, #1
    1660:	b909      	cbnz	r1, 1666 <z_check_thread_stack_fail+0x42>
		return (uint32_t)Z_THREAD_STACK_BUFFER(z_main_stack);
	}
#endif
#endif /* CONFIG_USERSPACE */

	return 0;
    1662:	2000      	movs	r0, #0
}
    1664:	4770      	bx	lr
		return thread->stack_info.start;
    1666:	f8d2 0098 	ldr.w	r0, [r2, #152]	; 0x98
    166a:	4770      	bx	lr
		return 0;
    166c:	2000      	movs	r0, #0
    166e:	4770      	bx	lr
    1670:	20001014 	.word	0x20001014

00001674 <arch_switch_to_main_thread>:
#endif /* CONFIG_FPU */
}

void arch_switch_to_main_thread(struct k_thread *main_thread, char *stack_ptr,
				k_thread_entry_t _main)
{
    1674:	b508      	push	{r3, lr}
    1676:	460d      	mov	r5, r1
    1678:	4614      	mov	r4, r2
	z_arm_prepare_switch_to_main();

	_current = main_thread;
    167a:	4b08      	ldr	r3, [pc, #32]	; (169c <arch_switch_to_main_thread+0x28>)
    167c:	6098      	str	r0, [r3, #8]
#if defined(CONFIG_MPU_STACK_GUARD) || defined(CONFIG_USERSPACE)
	/*
	 * If stack protection is enabled, make sure to set it
	 * before jumping to thread entry function
	 */
	z_arm_configure_dynamic_mpu_regions(main_thread);
    167e:	f000 fa0d 	bl	1a9c <z_arm_configure_dynamic_mpu_regions>

	/*
	 * Set PSP to the highest address of the main stack
	 * before enabling interrupts and jumping to main.
	 */
	__asm__ volatile (
    1682:	4620      	mov	r0, r4
    1684:	f385 8809 	msr	PSP, r5
    1688:	2100      	movs	r1, #0
    168a:	b663      	cpsie	if
    168c:	f381 8811 	msr	BASEPRI, r1
    1690:	f3bf 8f6f 	isb	sy
    1694:	2200      	movs	r2, #0
    1696:	2300      	movs	r3, #0
    1698:	f004 f8ed 	bl	5876 <z_thread_entry>
	:
	: "r" (_main), "r" (stack_ptr)
	: "r0" /* not to be overwritten by msr PSP, %1 */
	);

	CODE_UNREACHABLE;
    169c:	20001014 	.word	0x20001014

000016a0 <_isr_wrapper>:
 *
 */
SECTION_FUNC(TEXT, _isr_wrapper)

#if defined(CONFIG_CPU_CORTEX_M)
	push {r0,lr}		/* r0, lr are now the first items on the stack */
    16a0:	b501      	push	{r0, lr}
	 * Disable interrupts to prevent nesting while exiting idle state. This
	 * is only necessary for the Cortex-M because it is the only ARM
	 * architecture variant that automatically enables interrupts when
	 * entering an ISR.
	 */
	cpsid i  /* PRIMASK = 1 */
    16a2:	b672      	cpsid	i
#endif

	/* is this a wakeup from idle ? */
	ldr r2, =_kernel
    16a4:	4a0b      	ldr	r2, [pc, #44]	; (16d4 <_isr_wrapper+0x34>)
	/* requested idle duration, in ticks */
	ldr r0, [r2, #_kernel_offset_to_idle]
    16a6:	6990      	ldr	r0, [r2, #24]
	cmp r0, #0
    16a8:	2800      	cmp	r0, #0
	str r1, [r2, #_kernel_offset_to_idle]
	bl z_pm_save_idle_exit
_idle_state_cleared:

#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	ittt ne
    16aa:	bf1e      	ittt	ne
	movne	r1, #0
    16ac:	2100      	movne	r1, #0
		/* clear kernel idle state */
		strne	r1, [r2, #_kernel_offset_to_idle]
    16ae:	6191      	strne	r1, [r2, #24]
		blne	z_pm_save_idle_exit
    16b0:	f005 fbe1 	blne	6e76 <z_pm_save_idle_exit>
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
	cpsie i		/* re-enable interrupts (PRIMASK = 0) */
    16b4:	b662      	cpsie	i
#endif

#endif /* CONFIG_PM */

#if defined(CONFIG_CPU_CORTEX_M)
	mrs r0, IPSR	/* get exception number */
    16b6:	f3ef 8005 	mrs	r0, IPSR
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r1, =16
	subs r0, r1	/* get IRQ number */
	lsls r0, #3	/* table is 8-byte wide */
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	sub r0, r0, #16	/* get IRQ number */
    16ba:	f1a0 0010 	sub.w	r0, r0, #16
	lsl r0, r0, #3	/* table is 8-byte wide */
    16be:	ea4f 00c0 	mov.w	r0, r0, lsl #3
	lsl r1, r1, #3
	cmp r0, r1
	bge spurious_continue
#endif /* !CONFIG_CPU_CORTEX_M */

	ldr r1, =_sw_isr_table
    16c2:	4905      	ldr	r1, [pc, #20]	; (16d8 <_isr_wrapper+0x38>)
	add r1, r1, r0	/* table entry: ISRs must have their MSB set to stay
    16c4:	4401      	add	r1, r0
			 * in thumb mode */

	ldm r1!,{r0,r3}	/* arg in r0, ISR in r3 */
    16c6:	c909      	ldmia	r1!, {r0, r3}
	blx r3		/* call ISR */
    16c8:	4798      	blx	r3

#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	pop {r0, r3}
	mov lr, r3
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	pop {r0, lr}
    16ca:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

	/* Use 'bx' instead of 'b' because 'bx' can jump further, and use
	 * 'bx' instead of 'blx' because exception return is done in
	 * z_arm_int_exit() */
	ldr r1, =z_arm_int_exit
    16ce:	4903      	ldr	r1, [pc, #12]	; (16dc <_isr_wrapper+0x3c>)
	bx r1
    16d0:	4708      	bx	r1
    16d2:	0000      	.short	0x0000
	ldr r2, =_kernel
    16d4:	20001014 	.word	0x20001014
	ldr r1, =_sw_isr_table
    16d8:	00007384 	.word	0x00007384
	ldr r1, =z_arm_int_exit
    16dc:	000016e1 	.word	0x000016e1

000016e0 <z_arm_exc_exit>:
 */

SECTION_SUBSEC_FUNC(TEXT, _HandlerModeExit, z_arm_exc_exit)

#ifdef CONFIG_PREEMPT_ENABLED
	ldr r3, =_kernel
    16e0:	4b04      	ldr	r3, [pc, #16]	; (16f4 <_EXIT_EXC+0x2>)

	ldr r1, [r3, #_kernel_offset_to_current]
    16e2:	6899      	ldr	r1, [r3, #8]
	ldr r0, [r3, #_kernel_offset_to_ready_q_cache]
    16e4:	69d8      	ldr	r0, [r3, #28]
	cmp r0, r1
    16e6:	4288      	cmp	r0, r1
	beq _EXIT_EXC
    16e8:	d003      	beq.n	16f2 <_EXIT_EXC>

	/* context switch required, pend the PendSV exception */
	ldr r1, =_SCS_ICSR
    16ea:	4903      	ldr	r1, [pc, #12]	; (16f8 <_EXIT_EXC+0x6>)
	ldr r2, =_SCS_ICSR_PENDSV
    16ec:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
	str r2, [r1]
    16f0:	600a      	str	r2, [r1, #0]

000016f2 <_EXIT_EXC>:
#else
	pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_STACK_SENTINEL */

	bx lr
    16f2:	4770      	bx	lr
	ldr r3, =_kernel
    16f4:	20001014 	.word	0x20001014
	ldr r1, =_SCS_ICSR
    16f8:	e000ed04 	.word	0xe000ed04

000016fc <bus_fault>:
 *
 * @return error code to identify the fatal error reason.
 *
 */
static int bus_fault(z_arch_esf_t *esf, int from_hard_fault, bool *recoverable)
{
    16fc:	b510      	push	{r4, lr}
    16fe:	4614      	mov	r4, r2
	uint32_t reason = K_ERR_CPU_EXCEPTION;

	PR_FAULT_INFO("***** BUS FAULT *****");

	if (SCB->CFSR & SCB_CFSR_STKERR_Msk) {
    1700:	4b12      	ldr	r3, [pc, #72]	; (174c <bus_fault+0x50>)
    1702:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Stacking error");
	}
	if (SCB->CFSR & SCB_CFSR_UNSTKERR_Msk) {
    1704:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Unstacking error");
	}
	if (SCB->CFSR & SCB_CFSR_PRECISERR_Msk) {
    1706:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    1708:	f413 7f00 	tst.w	r3, #512	; 0x200
    170c:	d00b      	beq.n	1726 <bus_fault+0x2a>
		 * The BFAR address is valid only if this bit is 1.
		 *
		 * Software must follow this sequence because another
		 * higher priority exception might change the BFAR value.
		 */
		STORE_xFAR(bfar, SCB->BFAR);
    170e:	4b0f      	ldr	r3, [pc, #60]	; (174c <bus_fault+0x50>)
    1710:	6b9a      	ldr	r2, [r3, #56]	; 0x38

		if ((SCB->CFSR & SCB_CFSR_BFARVALID_Msk) != 0) {
    1712:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    1714:	f413 4f00 	tst.w	r3, #32768	; 0x8000
    1718:	d005      	beq.n	1726 <bus_fault+0x2a>
			PR_EXC("  BFAR Address: 0x%x", bfar);
			if (from_hard_fault != 0) {
    171a:	b121      	cbz	r1, 1726 <bus_fault+0x2a>
				/* clear SCB_CFSR_BFAR[VALID] to reset */
				SCB->CFSR &= ~SCB_CFSR_BFARVALID_Msk;
    171c:	4a0b      	ldr	r2, [pc, #44]	; (174c <bus_fault+0x50>)
    171e:	6a93      	ldr	r3, [r2, #40]	; 0x28
    1720:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
    1724:	6293      	str	r3, [r2, #40]	; 0x28
			}
		}
	}
	if (SCB->CFSR & SCB_CFSR_IMPRECISERR_Msk) {
    1726:	4b09      	ldr	r3, [pc, #36]	; (174c <bus_fault+0x50>)
    1728:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Imprecise data bus error");
	}
	if ((SCB->CFSR & SCB_CFSR_IBUSERR_Msk) != 0) {
    172a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    172c:	f413 7f80 	tst.w	r3, #256	; 0x100
    1730:	d101      	bne.n	1736 <bus_fault+0x3a>
		PR_FAULT_INFO("  Instruction bus error");
#if !defined(CONFIG_ARMV7_M_ARMV8_M_FP)
	}
#else
	} else if (SCB->CFSR & SCB_CFSR_LSPERR_Msk) {
    1732:	4b06      	ldr	r3, [pc, #24]	; (174c <bus_fault+0x50>)
    1734:	6a9b      	ldr	r3, [r3, #40]	; 0x28
		SYSMPU->CESR &= ~sperr;
	}
#endif /* defined(CONFIG_ARM_MPU) && defined(CONFIG_CPU_HAS_NXP_MPU) */

	/* clear BFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_BUSFAULTSR_Msk;
    1736:	4a05      	ldr	r2, [pc, #20]	; (174c <bus_fault+0x50>)
    1738:	6a93      	ldr	r3, [r2, #40]	; 0x28
    173a:	f443 437f 	orr.w	r3, r3, #65280	; 0xff00
    173e:	6293      	str	r3, [r2, #40]	; 0x28

	*recoverable = memory_fault_recoverable(esf, true);
    1740:	2101      	movs	r1, #1
    1742:	f004 f953 	bl	59ec <memory_fault_recoverable>
    1746:	7020      	strb	r0, [r4, #0]

	return reason;
}
    1748:	2000      	movs	r0, #0
    174a:	bd10      	pop	{r4, pc}
    174c:	e000ed00 	.word	0xe000ed00

00001750 <usage_fault>:
	uint32_t reason = K_ERR_CPU_EXCEPTION;

	PR_FAULT_INFO("***** USAGE FAULT *****");

	/* bits are sticky: they stack and must be reset */
	if ((SCB->CFSR & SCB_CFSR_DIVBYZERO_Msk) != 0) {
    1750:	4b07      	ldr	r3, [pc, #28]	; (1770 <usage_fault+0x20>)
    1752:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Division by zero");
	}
	if ((SCB->CFSR & SCB_CFSR_UNALIGNED_Msk) != 0) {
    1754:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		 */
		reason = K_ERR_STACK_CHK_FAIL;
#endif /* CONFIG_BUILTIN_STACK_GUARD */
	}
#endif /* CONFIG_ARMV8_M_MAINLINE */
	if ((SCB->CFSR & SCB_CFSR_NOCP_Msk) != 0) {
    1756:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  No coprocessor instructions");
	}
	if ((SCB->CFSR & SCB_CFSR_INVPC_Msk) != 0) {
    1758:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Illegal load of EXC_RETURN into PC");
	}
	if ((SCB->CFSR & SCB_CFSR_INVSTATE_Msk) != 0) {
    175a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Illegal use of the EPSR");
	}
	if ((SCB->CFSR & SCB_CFSR_UNDEFINSTR_Msk) != 0) {
    175c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Attempt to execute undefined instruction");
	}

	/* clear UFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_USGFAULTSR_Msk;
    175e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    1760:	ea6f 4202 	mvn.w	r2, r2, lsl #16
    1764:	ea6f 4212 	mvn.w	r2, r2, lsr #16
    1768:	629a      	str	r2, [r3, #40]	; 0x28

	return reason;
}
    176a:	2000      	movs	r0, #0
    176c:	4770      	bx	lr
    176e:	bf00      	nop
    1770:	e000ed00 	.word	0xe000ed00

00001774 <mem_manage_fault>:
{
    1774:	b570      	push	{r4, r5, r6, lr}
    1776:	4605      	mov	r5, r0
    1778:	4616      	mov	r6, r2
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) != 0) {
    177a:	4b25      	ldr	r3, [pc, #148]	; (1810 <mem_manage_fault+0x9c>)
    177c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_MUNSTKERR_Msk) != 0) {
    177e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_DACCVIOL_Msk) != 0) {
    1780:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    1782:	f013 0f02 	tst.w	r3, #2
    1786:	d00c      	beq.n	17a2 <mem_manage_fault+0x2e>
		uint32_t temp = SCB->MMFAR;
    1788:	4b21      	ldr	r3, [pc, #132]	; (1810 <mem_manage_fault+0x9c>)
    178a:	6b58      	ldr	r0, [r3, #52]	; 0x34
		if ((SCB->CFSR & SCB_CFSR_MMARVALID_Msk) != 0) {
    178c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    178e:	f013 0f80 	tst.w	r3, #128	; 0x80
    1792:	d02f      	beq.n	17f4 <mem_manage_fault+0x80>
			if (from_hard_fault != 0) {
    1794:	b139      	cbz	r1, 17a6 <mem_manage_fault+0x32>
				SCB->CFSR &= ~SCB_CFSR_MMARVALID_Msk;
    1796:	4a1e      	ldr	r2, [pc, #120]	; (1810 <mem_manage_fault+0x9c>)
    1798:	6a93      	ldr	r3, [r2, #40]	; 0x28
    179a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    179e:	6293      	str	r3, [r2, #40]	; 0x28
    17a0:	e001      	b.n	17a6 <mem_manage_fault+0x32>
	uint32_t mmfar = -EINVAL;
    17a2:	f06f 0015 	mvn.w	r0, #21
	if ((SCB->CFSR & SCB_CFSR_IACCVIOL_Msk) != 0) {
    17a6:	4b1a      	ldr	r3, [pc, #104]	; (1810 <mem_manage_fault+0x9c>)
    17a8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_MLSPERR_Msk) != 0) {
    17aa:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) ||
    17ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    17ae:	f013 0f10 	tst.w	r3, #16
    17b2:	d104      	bne.n	17be <mem_manage_fault+0x4a>
		(SCB->CFSR & SCB_CFSR_DACCVIOL_Msk)) {
    17b4:	4b16      	ldr	r3, [pc, #88]	; (1810 <mem_manage_fault+0x9c>)
    17b6:	6a9c      	ldr	r4, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) ||
    17b8:	f014 0402 	ands.w	r4, r4, #2
    17bc:	d004      	beq.n	17c8 <mem_manage_fault+0x54>
		if (SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) {
    17be:	4b14      	ldr	r3, [pc, #80]	; (1810 <mem_manage_fault+0x9c>)
    17c0:	685c      	ldr	r4, [r3, #4]
    17c2:	f414 6400 	ands.w	r4, r4, #2048	; 0x800
    17c6:	d118      	bne.n	17fa <mem_manage_fault+0x86>
	if ((SCB->CFSR & SCB_CFSR_MLSPERR_Msk) != 0) {
    17c8:	4b11      	ldr	r3, [pc, #68]	; (1810 <mem_manage_fault+0x9c>)
    17ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    17cc:	f013 0f20 	tst.w	r3, #32
    17d0:	d004      	beq.n	17dc <mem_manage_fault+0x68>
		SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTPENDED_Msk;
    17d2:	4a0f      	ldr	r2, [pc, #60]	; (1810 <mem_manage_fault+0x9c>)
    17d4:	6a53      	ldr	r3, [r2, #36]	; 0x24
    17d6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
    17da:	6253      	str	r3, [r2, #36]	; 0x24
	SCB->CFSR |= SCB_CFSR_MEMFAULTSR_Msk;
    17dc:	4a0c      	ldr	r2, [pc, #48]	; (1810 <mem_manage_fault+0x9c>)
    17de:	6a93      	ldr	r3, [r2, #40]	; 0x28
    17e0:	f043 03ff 	orr.w	r3, r3, #255	; 0xff
    17e4:	6293      	str	r3, [r2, #40]	; 0x28
	*recoverable = memory_fault_recoverable(esf, true);
    17e6:	2101      	movs	r1, #1
    17e8:	4628      	mov	r0, r5
    17ea:	f004 f8ff 	bl	59ec <memory_fault_recoverable>
    17ee:	7030      	strb	r0, [r6, #0]
}
    17f0:	4620      	mov	r0, r4
    17f2:	bd70      	pop	{r4, r5, r6, pc}
	uint32_t mmfar = -EINVAL;
    17f4:	f06f 0015 	mvn.w	r0, #21
    17f8:	e7d5      	b.n	17a6 <mem_manage_fault+0x32>
			uint32_t min_stack_ptr = z_check_thread_stack_fail(mmfar,
    17fa:	4629      	mov	r1, r5
    17fc:	f7ff ff12 	bl	1624 <z_check_thread_stack_fail>
			if (min_stack_ptr) {
    1800:	4604      	mov	r4, r0
    1802:	2800      	cmp	r0, #0
    1804:	d0e0      	beq.n	17c8 <mem_manage_fault+0x54>
  \details Assigns the given value to the Process Stack Pointer (PSP).
  \param [in]    topOfProcStack  Process Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
{
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
    1806:	f380 8809 	msr	PSP, r0
				reason = K_ERR_STACK_CHK_FAIL;
    180a:	2402      	movs	r4, #2
    180c:	e7dc      	b.n	17c8 <mem_manage_fault+0x54>
    180e:	bf00      	nop
    1810:	e000ed00 	.word	0xe000ed00

00001814 <hard_fault>:
 * See z_arm_fault_dump() for example.
 *
 * @return error code to identify the fatal error reason
 */
static uint32_t hard_fault(z_arch_esf_t *esf, bool *recoverable)
{
    1814:	b508      	push	{r3, lr}
    1816:	4684      	mov	ip, r0
		reason = esf->basic.r0;
	}

	*recoverable = memory_fault_recoverable(esf, true);
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	*recoverable = false;
    1818:	2300      	movs	r3, #0
    181a:	700b      	strb	r3, [r1, #0]

	if ((SCB->HFSR & SCB_HFSR_VECTTBL_Msk) != 0) {
    181c:	4b1b      	ldr	r3, [pc, #108]	; (188c <hard_fault+0x78>)
    181e:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
    1820:	f010 0002 	ands.w	r0, r0, #2
    1824:	d12e      	bne.n	1884 <hard_fault+0x70>
		PR_EXC("  Bus fault on vector table read");
	} else if ((SCB->HFSR & SCB_HFSR_DEBUGEVT_Msk) != 0) {
    1826:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    1828:	2b00      	cmp	r3, #0
    182a:	db2c      	blt.n	1886 <hard_fault+0x72>
		PR_EXC("  Debug event");
	} else if ((SCB->HFSR & SCB_HFSR_FORCED_Msk) != 0) {
    182c:	4b17      	ldr	r3, [pc, #92]	; (188c <hard_fault+0x78>)
    182e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    1830:	f013 4380 	ands.w	r3, r3, #1073741824	; 0x40000000
    1834:	d028      	beq.n	1888 <hard_fault+0x74>
	uint16_t *ret_addr = (uint16_t *)esf->basic.pc;
    1836:	f8dc 3018 	ldr.w	r3, [ip, #24]
	uint16_t fault_insn = *(ret_addr - 1);
    183a:	f833 2c02 	ldrh.w	r2, [r3, #-2]
	if (((fault_insn & 0xff00) == _SVC_OPCODE) &&
    183e:	f64d 7302 	movw	r3, #57090	; 0xdf02
    1842:	429a      	cmp	r2, r3
    1844:	d00f      	beq.n	1866 <hard_fault+0x52>
		PR_EXC("  Fault escalation (see below)");
		if (z_arm_is_synchronous_svc(esf)) {
			PR_EXC("ARCH_EXCEPT with reason %x\n", esf->basic.r0);
			reason = esf->basic.r0;
		} else if (SCB_MMFSR != 0) {
    1846:	4b11      	ldr	r3, [pc, #68]	; (188c <hard_fault+0x78>)
    1848:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
    184c:	b973      	cbnz	r3, 186c <hard_fault+0x58>
			reason = mem_manage_fault(esf, 1, recoverable);
		} else if (SCB_BFSR != 0) {
    184e:	4b0f      	ldr	r3, [pc, #60]	; (188c <hard_fault+0x78>)
    1850:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
    1854:	b983      	cbnz	r3, 1878 <hard_fault+0x64>
			reason = bus_fault(esf, 1, recoverable);
		} else if (SCB_UFSR != 0) {
    1856:	4b0d      	ldr	r3, [pc, #52]	; (188c <hard_fault+0x78>)
    1858:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
    185a:	b29b      	uxth	r3, r3
    185c:	b19b      	cbz	r3, 1886 <hard_fault+0x72>
			reason = usage_fault(esf);
    185e:	4660      	mov	r0, ip
    1860:	f7ff ff76 	bl	1750 <usage_fault>
    1864:	e00f      	b.n	1886 <hard_fault+0x72>
			reason = esf->basic.r0;
    1866:	f8dc 0000 	ldr.w	r0, [ip]
    186a:	e00c      	b.n	1886 <hard_fault+0x72>
			reason = mem_manage_fault(esf, 1, recoverable);
    186c:	460a      	mov	r2, r1
    186e:	2101      	movs	r1, #1
    1870:	4660      	mov	r0, ip
    1872:	f7ff ff7f 	bl	1774 <mem_manage_fault>
    1876:	e006      	b.n	1886 <hard_fault+0x72>
			reason = bus_fault(esf, 1, recoverable);
    1878:	460a      	mov	r2, r1
    187a:	2101      	movs	r1, #1
    187c:	4660      	mov	r0, ip
    187e:	f7ff ff3d 	bl	16fc <bus_fault>
    1882:	e000      	b.n	1886 <hard_fault+0x72>
	uint32_t reason = K_ERR_CPU_EXCEPTION;
    1884:	2000      	movs	r0, #0
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

	return reason;
}
    1886:	bd08      	pop	{r3, pc}
	uint32_t reason = K_ERR_CPU_EXCEPTION;
    1888:	4618      	mov	r0, r3
	return reason;
    188a:	e7fc      	b.n	1886 <hard_fault+0x72>
    188c:	e000ed00 	.word	0xe000ed00

00001890 <z_arm_fault>:
 * @param callee_regs Callee-saved registers (R4-R11, PSP)
 *
 */
void z_arm_fault(uint32_t msp, uint32_t psp, uint32_t exc_return,
	_callee_saved_t *callee_regs)
{
    1890:	b570      	push	{r4, r5, r6, lr}
    1892:	b08a      	sub	sp, #40	; 0x28
    1894:	460c      	mov	r4, r1
	uint32_t reason = K_ERR_CPU_EXCEPTION;
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
    1896:	4b22      	ldr	r3, [pc, #136]	; (1920 <z_arm_fault+0x90>)
    1898:	6859      	ldr	r1, [r3, #4]
    189a:	f3c1 0108 	ubfx	r1, r1, #0, #9
    189e:	2300      	movs	r3, #0
    18a0:	f383 8811 	msr	BASEPRI, r3
    18a4:	f3bf 8f6f 	isb	sy
	if ((exc_return & EXC_RETURN_INDICATOR_PREFIX) !=
    18a8:	f002 437f 	and.w	r3, r2, #4278190080	; 0xff000000
    18ac:	f1b3 4f7f 	cmp.w	r3, #4278190080	; 0xff000000
    18b0:	d115      	bne.n	18de <z_arm_fault+0x4e>
	if ((exc_return & EXC_RETURN_MODE_THREAD) &&
    18b2:	f002 030c 	and.w	r3, r2, #12
    18b6:	2b08      	cmp	r3, #8
    18b8:	d014      	beq.n	18e4 <z_arm_fault+0x54>
		if (exc_return & EXC_RETURN_MODE_THREAD) {
    18ba:	f012 0f08 	tst.w	r2, #8
    18be:	d00b      	beq.n	18d8 <z_arm_fault+0x48>
	*nested_exc = false;
    18c0:	2600      	movs	r6, #0

#ifdef CONFIG_DEBUG_COREDUMP
	z_arm_coredump_fault_sp = POINTER_TO_UINT(esf);
#endif

	reason = fault_handle(esf, fault, &recoverable);
    18c2:	f10d 0227 	add.w	r2, sp, #39	; 0x27
    18c6:	4620      	mov	r0, r4
    18c8:	f004 f895 	bl	59f6 <fault_handle>
    18cc:	4605      	mov	r5, r0
	if (recoverable) {
    18ce:	f89d 3027 	ldrb.w	r3, [sp, #39]	; 0x27
    18d2:	b153      	cbz	r3, 18ea <z_arm_fault+0x5a>
	} else {
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
	}

	z_arm_fatal_error(reason, &esf_copy);
}
    18d4:	b00a      	add	sp, #40	; 0x28
    18d6:	bd70      	pop	{r4, r5, r6, pc}
			ptr_esf = (z_arch_esf_t *)msp;
    18d8:	4604      	mov	r4, r0
			*nested_exc = true;
    18da:	2601      	movs	r6, #1
    18dc:	e7f1      	b.n	18c2 <z_arm_fault+0x32>
	*nested_exc = false;
    18de:	2600      	movs	r6, #0
		return NULL;
    18e0:	4634      	mov	r4, r6
    18e2:	e7ee      	b.n	18c2 <z_arm_fault+0x32>
	*nested_exc = false;
    18e4:	2600      	movs	r6, #0
		return NULL;
    18e6:	4634      	mov	r4, r6
    18e8:	e7eb      	b.n	18c2 <z_arm_fault+0x32>
	memcpy(&esf_copy, esf, sizeof(z_arch_esf_t));
    18ea:	2220      	movs	r2, #32
    18ec:	4621      	mov	r1, r4
    18ee:	a801      	add	r0, sp, #4
    18f0:	f004 f946 	bl	5b80 <memcpy>
	if (nested_exc) {
    18f4:	b14e      	cbz	r6, 190a <z_arm_fault+0x7a>
		if ((esf_copy.basic.xpsr & IPSR_ISR_Msk) == 0) {
    18f6:	9b08      	ldr	r3, [sp, #32]
    18f8:	f3c3 0208 	ubfx	r2, r3, #0, #9
    18fc:	b95a      	cbnz	r2, 1916 <z_arm_fault+0x86>
			esf_copy.basic.xpsr |= IPSR_ISR_Msk;
    18fe:	ea6f 2353 	mvn.w	r3, r3, lsr #9
    1902:	ea6f 2343 	mvn.w	r3, r3, lsl #9
    1906:	9308      	str	r3, [sp, #32]
    1908:	e005      	b.n	1916 <z_arm_fault+0x86>
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
    190a:	9b08      	ldr	r3, [sp, #32]
    190c:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
    1910:	f023 0301 	bic.w	r3, r3, #1
    1914:	9308      	str	r3, [sp, #32]
	z_arm_fatal_error(reason, &esf_copy);
    1916:	a901      	add	r1, sp, #4
    1918:	4628      	mov	r0, r5
    191a:	f004 f851 	bl	59c0 <z_arm_fatal_error>
    191e:	e7d9      	b.n	18d4 <z_arm_fault+0x44>
    1920:	e000ed00 	.word	0xe000ed00

00001924 <z_arm_fault_init>:
 */
void z_arm_fault_init(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	SCB->CCR |= SCB_CCR_DIV_0_TRP_Msk;
    1924:	4a02      	ldr	r2, [pc, #8]	; (1930 <z_arm_fault_init+0xc>)
    1926:	6953      	ldr	r3, [r2, #20]
    1928:	f043 0310 	orr.w	r3, r3, #16
    192c:	6153      	str	r3, [r2, #20]
	SCB->CCR |= SCB_CCR_STKOFHFNMIGN_Msk;
#endif /* CONFIG_BUILTIN_STACK_GUARD */
#ifdef CONFIG_TRAP_UNALIGNED_ACCESS
	SCB->CCR |= SCB_CCR_UNALIGN_TRP_Msk;
#endif /* CONFIG_TRAP_UNALIGNED_ACCESS */
}
    192e:	4770      	bx	lr
    1930:	e000ed00 	.word	0xe000ed00

00001934 <z_arm_bus_fault>:
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
SECTION_SUBSEC_FUNC(TEXT,__fault,z_arm_exc_spurious)

	mrs r0, MSP
    1934:	f3ef 8008 	mrs	r0, MSP
	mrs r1, PSP
    1938:	f3ef 8109 	mrs	r1, PSP
	push {r0, lr}
    193c:	b501      	push	{r0, lr}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	push {r4-r11}
#endif
	mov  r3, sp /* pointer to _callee_saved_t */
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
	mov r2, lr /* EXC_RETURN */
    193e:	4672      	mov	r2, lr
	bl z_arm_fault
    1940:	f7ff ffa6 	bl	1890 <z_arm_fault>
	 * in this routine. Therefore, we can just reset
	 * the MSP to its value prior to entering the function
	 */
	add sp, #40
#endif
	pop {r0, pc}
    1944:	bd01      	pop	{r0, pc}
    1946:	bf00      	nop

00001948 <z_arm_interrupt_init>:
 *
 */

void z_arm_interrupt_init(void)
{
	int irq = 0;
    1948:	2200      	movs	r2, #0

	for (; irq < CONFIG_NUM_IRQS; irq++) {
    194a:	e006      	b.n	195a <z_arm_interrupt_init+0x12>
    194c:	f002 010f 	and.w	r1, r2, #15
    1950:	4b09      	ldr	r3, [pc, #36]	; (1978 <z_arm_interrupt_init+0x30>)
    1952:	440b      	add	r3, r1
    1954:	2120      	movs	r1, #32
    1956:	7619      	strb	r1, [r3, #24]
    1958:	3201      	adds	r2, #1
    195a:	2a2f      	cmp	r2, #47	; 0x2f
    195c:	dc0a      	bgt.n	1974 <z_arm_interrupt_init+0x2c>
		NVIC_SetPriority((IRQn_Type)irq, _IRQ_PRIO_OFFSET);
    195e:	b253      	sxtb	r3, r2
  if ((int32_t)(IRQn) >= 0)
    1960:	2b00      	cmp	r3, #0
    1962:	dbf3      	blt.n	194c <z_arm_interrupt_init+0x4>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    1964:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
    1968:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
    196c:	2120      	movs	r1, #32
    196e:	f883 1300 	strb.w	r1, [r3, #768]	; 0x300
    1972:	e7f1      	b.n	1958 <z_arm_interrupt_init+0x10>
	}
}
    1974:	4770      	bx	lr
    1976:	bf00      	nop
    1978:	e000ecfc 	.word	0xe000ecfc

0000197c <__start>:
 */
SECTION_SUBSEC_FUNC(TEXT,_reset_section,__start)

#if defined(CONFIG_INIT_ARCH_HW_AT_BOOT)
    /* Reset CONTROL register */
    movs.n r0, #0
    197c:	2000      	movs	r0, #0
    msr CONTROL, r0
    197e:	f380 8814 	msr	CONTROL, r0
    isb
    1982:	f3bf 8f6f 	isb	sy
#endif /* CONFIG_CPU_CORTEX_M_HAS_SPLIM */

#endif /* CONFIG_INIT_ARCH_HW_AT_BOOT */

#if defined(CONFIG_PLATFORM_SPECIFIC_INIT)
    bl z_arm_platform_init
    1986:	f005 fc8b 	bl	72a0 <z_arm_platform_init>
#endif

#if defined(CONFIG_INIT_ARCH_HW_AT_BOOT)
#if defined(CONFIG_CPU_HAS_ARM_MPU)
    /* Disable MPU */
    movs.n r0, #0
    198a:	2000      	movs	r0, #0
    ldr r1, =_SCS_MPU_CTRL
    198c:	490d      	ldr	r1, [pc, #52]	; (19c4 <__start+0x48>)
    str r0, [r1]
    198e:	6008      	str	r0, [r1, #0]
    dsb
    1990:	f3bf 8f4f 	dsb	sy
#endif /* CONFIG_CPU_HAS_ARM_MPU */
    ldr r0, =z_main_stack + CONFIG_MAIN_STACK_SIZE
    1994:	480c      	ldr	r0, [pc, #48]	; (19c8 <__start+0x4c>)
    msr msp, r0
    1996:	f380 8808 	msr	MSP, r0

    /* Initialize core architecture registers and system blocks */
    bl z_arm_init_arch_hw_at_boot
    199a:	f000 f82d 	bl	19f8 <z_arm_init_arch_hw_at_boot>

    /* lock interrupts: will get unlocked when switch to main task */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
    199e:	2020      	movs	r0, #32
    msr BASEPRI, r0
    19a0:	f380 8811 	msr	BASEPRI, r0

    /*
     * Set PSP and use it to boot without using MSP, so that it
     * gets set to z_interrupt_stacks during initialization.
     */
    ldr r0, =z_interrupt_stacks
    19a4:	4809      	ldr	r0, [pc, #36]	; (19cc <__start+0x50>)
    ldr r1, =CONFIG_ISR_STACK_SIZE + MPU_GUARD_ALIGN_AND_SIZE
    19a6:	f44f 6102 	mov.w	r1, #2080	; 0x820
    adds r0, r0, r1
    19aa:	1840      	adds	r0, r0, r1
    msr PSP, r0
    19ac:	f380 8809 	msr	PSP, r0
    mrs r0, CONTROL
    19b0:	f3ef 8014 	mrs	r0, CONTROL
    movs r1, #2
    19b4:	2102      	movs	r1, #2
    orrs r0, r1 /* CONTROL_SPSEL_Msk */
    19b6:	4308      	orrs	r0, r1
    msr CONTROL, r0
    19b8:	f380 8814 	msr	CONTROL, r0
    /*
     * When changing the stack pointer, software must use an ISB instruction
     * immediately after the MSR instruction. This ensures that instructions
     * after the ISB instruction execute using the new stack pointer.
     */
    isb
    19bc:	f3bf 8f6f 	isb	sy
    /*
     * 'bl' jumps the furthest of the branch instructions that are
     * supported on all platforms. So it is used when jumping to z_arm_prep_c
     * (even though we do not intend to return).
     */
    bl z_arm_prep_c
    19c0:	f7ff fd9a 	bl	14f8 <z_arm_prep_c>
    ldr r1, =_SCS_MPU_CTRL
    19c4:	e000ed94 	.word	0xe000ed94
    ldr r0, =z_main_stack + CONFIG_MAIN_STACK_SIZE
    19c8:	20001640 	.word	0x20001640
    ldr r0, =z_interrupt_stacks
    19cc:	200017c0 	.word	0x200017c0

000019d0 <z_arm_clear_arm_mpu_config>:
void z_arm_clear_arm_mpu_config(void)
{
	int i;

	int num_regions =
		((MPU->TYPE & MPU_TYPE_DREGION_Msk) >> MPU_TYPE_DREGION_Pos);
    19d0:	4b08      	ldr	r3, [pc, #32]	; (19f4 <z_arm_clear_arm_mpu_config+0x24>)
    19d2:	f8d3 0090 	ldr.w	r0, [r3, #144]	; 0x90
	int num_regions =
    19d6:	f3c0 2007 	ubfx	r0, r0, #8, #8

	for (i = 0; i < num_regions; i++) {
    19da:	2300      	movs	r3, #0
    19dc:	e006      	b.n	19ec <z_arm_clear_arm_mpu_config+0x1c>
/** Clear and disable the given MPU region.
* \param rnr Region number to be cleared.
*/
__STATIC_INLINE void ARM_MPU_ClrRegion(uint32_t rnr)
{
  MPU->RNR = rnr;
    19de:	4a05      	ldr	r2, [pc, #20]	; (19f4 <z_arm_clear_arm_mpu_config+0x24>)
    19e0:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
  MPU->RASR = 0U;
    19e4:	2100      	movs	r1, #0
    19e6:	f8c2 10a0 	str.w	r1, [r2, #160]	; 0xa0
    19ea:	3301      	adds	r3, #1
    19ec:	4283      	cmp	r3, r0
    19ee:	dbf6      	blt.n	19de <z_arm_clear_arm_mpu_config+0xe>
		ARM_MPU_ClrRegion(i);
	}
}
    19f0:	4770      	bx	lr
    19f2:	bf00      	nop
    19f4:	e000ed00 	.word	0xe000ed00

000019f8 <z_arm_init_arch_hw_at_boot>:
 * This routine resets Cortex-M system control block
 * components and core registers.
 *
 */
void z_arm_init_arch_hw_at_boot(void)
{
    19f8:	b510      	push	{r4, lr}
  __ASM volatile ("cpsid i" : : : "memory");
    19fa:	b672      	cpsid	i
  \details Assigns the given value to the Fault Mask register.
  \param [in]    faultMask  Fault Mask value to set
 */
__STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
{
  __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
    19fc:	2400      	movs	r4, #0
    19fe:	f384 8813 	msr	FAULTMASK, r4

	/* Initialize System Control Block components */

#if defined(CONFIG_CPU_HAS_ARM_MPU) || defined(CONFIG_CPU_HAS_NXP_MPU)
	/* Clear MPU region configuration */
	z_arm_clear_arm_mpu_config();
    1a02:	f7ff ffe5 	bl	19d0 <z_arm_clear_arm_mpu_config>
#endif /* CONFIG_CPU_HAS_ARM_MPU */

	/* Disable NVIC interrupts */
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICER); i++) {
    1a06:	4623      	mov	r3, r4
    1a08:	e008      	b.n	1a1c <z_arm_init_arch_hw_at_boot+0x24>
		NVIC->ICER[i] = 0xFFFFFFFF;
    1a0a:	f103 0120 	add.w	r1, r3, #32
    1a0e:	4a0e      	ldr	r2, [pc, #56]	; (1a48 <z_arm_init_arch_hw_at_boot+0x50>)
    1a10:	f04f 30ff 	mov.w	r0, #4294967295
    1a14:	f842 0021 	str.w	r0, [r2, r1, lsl #2]
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICER); i++) {
    1a18:	3301      	adds	r3, #1
    1a1a:	b2db      	uxtb	r3, r3
    1a1c:	2b07      	cmp	r3, #7
    1a1e:	d9f4      	bls.n	1a0a <z_arm_init_arch_hw_at_boot+0x12>
	}
	/* Clear pending NVIC interrupts */
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICPR); i++) {
    1a20:	2300      	movs	r3, #0
    1a22:	e008      	b.n	1a36 <z_arm_init_arch_hw_at_boot+0x3e>
		NVIC->ICPR[i] = 0xFFFFFFFF;
    1a24:	f103 0160 	add.w	r1, r3, #96	; 0x60
    1a28:	4a07      	ldr	r2, [pc, #28]	; (1a48 <z_arm_init_arch_hw_at_boot+0x50>)
    1a2a:	f04f 30ff 	mov.w	r0, #4294967295
    1a2e:	f842 0021 	str.w	r0, [r2, r1, lsl #2]
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICPR); i++) {
    1a32:	3301      	adds	r3, #1
    1a34:	b2db      	uxtb	r3, r3
    1a36:	2b07      	cmp	r3, #7
    1a38:	d9f4      	bls.n	1a24 <z_arm_init_arch_hw_at_boot+0x2c>
  __ASM volatile ("cpsie i" : : : "memory");
    1a3a:	b662      	cpsie	i
  __ASM volatile ("dsb 0xF":::"memory");
    1a3c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    1a40:	f3bf 8f6f 	isb	sy
	/* Restore Interrupts */
	__enable_irq();

	__DSB();
	__ISB();
}
    1a44:	bd10      	pop	{r4, pc}
    1a46:	bf00      	nop
    1a48:	e000e100 	.word	0xe000e100

00001a4c <z_impl_k_thread_abort>:
#include <kswap.h>
#include <wait_q.h>
#include <sys/__assert.h>

void z_impl_k_thread_abort(k_tid_t thread)
{
    1a4c:	b508      	push	{r3, lr}
	if (_current == thread) {
    1a4e:	4b0a      	ldr	r3, [pc, #40]	; (1a78 <z_impl_k_thread_abort+0x2c>)
    1a50:	689b      	ldr	r3, [r3, #8]
    1a52:	4283      	cmp	r3, r0
    1a54:	d002      	beq.n	1a5c <z_impl_k_thread_abort+0x10>
			 */
			SCB->SHCSR &= ~SCB_SHCSR_SVCALLPENDED_Msk;
		}
	}

	z_thread_abort(thread);
    1a56:	f003 f93b 	bl	4cd0 <z_thread_abort>
}
    1a5a:	bd08      	pop	{r3, pc}
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    1a5c:	f3ef 8305 	mrs	r3, IPSR
		if (arch_is_in_isr()) {
    1a60:	2b00      	cmp	r3, #0
    1a62:	d0f8      	beq.n	1a56 <z_impl_k_thread_abort+0xa>
			SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    1a64:	4b05      	ldr	r3, [pc, #20]	; (1a7c <z_impl_k_thread_abort+0x30>)
    1a66:	685a      	ldr	r2, [r3, #4]
    1a68:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
    1a6c:	605a      	str	r2, [r3, #4]
			SCB->SHCSR &= ~SCB_SHCSR_SVCALLPENDED_Msk;
    1a6e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
    1a70:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
    1a74:	625a      	str	r2, [r3, #36]	; 0x24
    1a76:	e7ee      	b.n	1a56 <z_impl_k_thread_abort+0xa>
    1a78:	20001014 	.word	0x20001014
    1a7c:	e000ed00 	.word	0xe000ed00

00001a80 <z_arm_configure_static_mpu_regions>:
 *
 * For some MPU architectures, such as the unmodified ARMv8-M MPU,
 * the function must execute with MPU enabled.
 */
void z_arm_configure_static_mpu_regions(void)
{
    1a80:	b508      	push	{r3, lr}
	/* Configure the static MPU regions within firmware SRAM boundaries.
	 * Start address of the image is given by _image_ram_start. The end
	 * of the firmware SRAM area is marked by __kernel_ram_end, taking
	 * into account the unused SRAM area, as well.
	 */
	arm_core_mpu_configure_static_mpu_regions(static_regions,
    1a82:	4b03      	ldr	r3, [pc, #12]	; (1a90 <z_arm_configure_static_mpu_regions+0x10>)
    1a84:	4a03      	ldr	r2, [pc, #12]	; (1a94 <z_arm_configure_static_mpu_regions+0x14>)
    1a86:	2101      	movs	r1, #1
    1a88:	4803      	ldr	r0, [pc, #12]	; (1a98 <z_arm_configure_static_mpu_regions+0x18>)
    1a8a:	f004 f83a 	bl	5b02 <arm_core_mpu_configure_static_mpu_regions>
	};

	arm_core_mpu_mark_areas_for_dynamic_regions(dyn_region_areas,
		ARRAY_SIZE(dyn_region_areas));
#endif /* CONFIG_MPU_REQUIRES_NON_OVERLAPPING_REGIONS */
}
    1a8e:	bd08      	pop	{r3, pc}
    1a90:	20040000 	.word	0x20040000
    1a94:	20000000 	.word	0x20000000
    1a98:	00007678 	.word	0x00007678

00001a9c <z_arm_configure_dynamic_mpu_regions>:
 *
 * This function is not inherently thread-safe, but the memory domain
 * spinlock needs to be held anyway.
 */
void z_arm_configure_dynamic_mpu_regions(struct k_thread *thread)
{
    1a9c:	b508      	push	{r3, lr}
#endif /* CONFIG_USERSPACE */
	{
		/* A supervisor thread only has the normal thread stack to
		 * protect with a stack guard.
		 */
		guard_start = thread->stack_info.start - guard_size;
    1a9e:	f8d0 3098 	ldr.w	r3, [r0, #152]	; 0x98
    1aa2:	3b20      	subs	r3, #32
	}

	__ASSERT(region_num < _MAX_DYNAMIC_MPU_REGIONS_NUM,
		"Out-of-bounds error for dynamic region map.");

	dynamic_regions[region_num].start = guard_start;
    1aa4:	4804      	ldr	r0, [pc, #16]	; (1ab8 <z_arm_configure_dynamic_mpu_regions+0x1c>)
    1aa6:	6003      	str	r3, [r0, #0]
	dynamic_regions[region_num].size = guard_size;
    1aa8:	2320      	movs	r3, #32
    1aaa:	6043      	str	r3, [r0, #4]
	dynamic_regions[region_num].attr = K_MEM_PARTITION_P_RO_U_NA;
    1aac:	4b03      	ldr	r3, [pc, #12]	; (1abc <z_arm_configure_dynamic_mpu_regions+0x20>)
    1aae:	6083      	str	r3, [r0, #8]

	region_num++;
#endif /* CONFIG_MPU_STACK_GUARD */

	/* Configure the dynamic MPU regions */
	arm_core_mpu_configure_dynamic_mpu_regions(dynamic_regions,
    1ab0:	2101      	movs	r1, #1
    1ab2:	f004 f82a 	bl	5b0a <arm_core_mpu_configure_dynamic_mpu_regions>
						   region_num);
}
    1ab6:	bd08      	pop	{r3, pc}
    1ab8:	20000ab8 	.word	0x20000ab8
    1abc:	150b0000 	.word	0x150b0000

00001ac0 <region_init>:
#endif /* CPU_CORTEX_M0PLUS | CPU_CORTEX_M3 | CPU_CORTEX_M4 */
}

static inline void set_region_number(uint32_t index)
{
	MPU->RNR = index;
    1ac0:	4a08      	ldr	r2, [pc, #32]	; (1ae4 <region_init+0x24>)
    1ac2:	f8c2 0098 	str.w	r0, [r2, #152]	; 0x98

	set_region_base_address(region_conf->base & MPU_RBAR_ADDR_Msk);
	set_region_attributes(region_conf->attr.rasr);
	set_region_size(region_conf->size | MPU_RASR_ENABLE_Msk);
#else
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    1ac6:	680b      	ldr	r3, [r1, #0]
    1ac8:	f023 031f 	bic.w	r3, r3, #31
				| MPU_RBAR_VALID_Msk | index;
    1acc:	4303      	orrs	r3, r0
    1ace:	f043 0310 	orr.w	r3, r3, #16
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    1ad2:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
	MPU->RASR = region_conf->attr.rasr | MPU_RASR_ENABLE_Msk;
    1ad6:	688b      	ldr	r3, [r1, #8]
    1ad8:	f043 0301 	orr.w	r3, r3, #1
    1adc:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0
	LOG_DBG("[%d] 0x%08x 0x%08x",
		index, region_conf->base, region_conf->attr.rasr);
#endif
}
    1ae0:	4770      	bx	lr
    1ae2:	bf00      	nop
    1ae4:	e000ed00 	.word	0xe000ed00

00001ae8 <mpu_configure_static_mpu_regions>:
 */
static int mpu_configure_static_mpu_regions(const struct z_arm_mpu_partition
	static_regions[], const uint8_t regions_num,
	const uint32_t background_area_base,
	const uint32_t background_area_end)
{
    1ae8:	b510      	push	{r4, lr}
	int mpu_reg_index = static_regions_num;
    1aea:	4c03      	ldr	r4, [pc, #12]	; (1af8 <mpu_configure_static_mpu_regions+0x10>)
	 * programmed on top of SRAM region configuration.
	 */
	ARG_UNUSED(background_area_base);
	ARG_UNUSED(background_area_end);

	mpu_reg_index = mpu_configure_regions(static_regions,
    1aec:	2301      	movs	r3, #1
    1aee:	7822      	ldrb	r2, [r4, #0]
    1af0:	f003 ffdf 	bl	5ab2 <mpu_configure_regions>
		regions_num, mpu_reg_index, true);

	static_regions_num = mpu_reg_index;
    1af4:	7020      	strb	r0, [r4, #0]

	return mpu_reg_index;
}
    1af6:	bd10      	pop	{r4, pc}
    1af8:	20001228 	.word	0x20001228

00001afc <mpu_configure_dynamic_mpu_regions>:
 * If the dynamic MPU regions configuration has not been successfully
 * performed, the error signal is propagated to the caller of the function.
 */
static int mpu_configure_dynamic_mpu_regions(const struct z_arm_mpu_partition
	dynamic_regions[], uint8_t regions_num)
{
    1afc:	b508      	push	{r3, lr}

	/* In ARMv7-M architecture the dynamic regions are
	 * programmed on top of existing SRAM region configuration.
	 */

	mpu_reg_index = mpu_configure_regions(dynamic_regions,
    1afe:	2300      	movs	r3, #0
    1b00:	4a09      	ldr	r2, [pc, #36]	; (1b28 <mpu_configure_dynamic_mpu_regions+0x2c>)
    1b02:	7812      	ldrb	r2, [r2, #0]
    1b04:	f003 ffd5 	bl	5ab2 <mpu_configure_regions>
		regions_num, mpu_reg_index, false);

	if (mpu_reg_index != -EINVAL) {
    1b08:	f110 0f16 	cmn.w	r0, #22
    1b0c:	d00a      	beq.n	1b24 <mpu_configure_dynamic_mpu_regions+0x28>

		/* Disable the non-programmed MPU regions. */
		for (int i = mpu_reg_index; i < get_num_regions(); i++) {
    1b0e:	4603      	mov	r3, r0
    1b10:	e006      	b.n	1b20 <mpu_configure_dynamic_mpu_regions+0x24>
  MPU->RNR = rnr;
    1b12:	4a06      	ldr	r2, [pc, #24]	; (1b2c <mpu_configure_dynamic_mpu_regions+0x30>)
    1b14:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
  MPU->RASR = 0U;
    1b18:	2100      	movs	r1, #0
    1b1a:	f8c2 10a0 	str.w	r1, [r2, #160]	; 0xa0
    1b1e:	3301      	adds	r3, #1
    1b20:	2b07      	cmp	r3, #7
    1b22:	ddf6      	ble.n	1b12 <mpu_configure_dynamic_mpu_regions+0x16>
			ARM_MPU_ClrRegion(i);
		}
	}

	return mpu_reg_index;
}
    1b24:	bd08      	pop	{r3, pc}
    1b26:	bf00      	nop
    1b28:	20001228 	.word	0x20001228
    1b2c:	e000ed00 	.word	0xe000ed00

00001b30 <arm_core_mpu_enable>:
void arm_core_mpu_enable(void)
{
	/* Enable MPU and use the default memory map as a
	 * background region for privileged software access.
	 */
	MPU->CTRL = MPU_CTRL_ENABLE_Msk | MPU_CTRL_PRIVDEFENA_Msk;
    1b30:	4b04      	ldr	r3, [pc, #16]	; (1b44 <arm_core_mpu_enable+0x14>)
    1b32:	2205      	movs	r2, #5
    1b34:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  __ASM volatile ("dsb 0xF":::"memory");
    1b38:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    1b3c:	f3bf 8f6f 	isb	sy

	/* Make sure that all the registers are set before proceeding */
	__DSB();
	__ISB();
}
    1b40:	4770      	bx	lr
    1b42:	bf00      	nop
    1b44:	e000ed00 	.word	0xe000ed00

00001b48 <arm_core_mpu_disable>:
  __ASM volatile ("dmb 0xF":::"memory");
    1b48:	f3bf 8f5f 	dmb	sy
{
	/* Force any outstanding transfers to complete before disabling MPU */
	__DMB();

	/* Disable MPU */
	MPU->CTRL = 0;
    1b4c:	4b02      	ldr	r3, [pc, #8]	; (1b58 <arm_core_mpu_disable+0x10>)
    1b4e:	2200      	movs	r2, #0
    1b50:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
}
    1b54:	4770      	bx	lr
    1b56:	bf00      	nop
    1b58:	e000ed00 	.word	0xe000ed00

00001b5c <z_arm_mpu_init>:
 *
 * This function provides the default configuration mechanism for the Memory
 * Protection Unit (MPU).
 */
int z_arm_mpu_init(void)
{
    1b5c:	b538      	push	{r3, r4, r5, lr}
	uint32_t r_index;

	if (mpu_config.num_regions > get_num_regions()) {
    1b5e:	4b0e      	ldr	r3, [pc, #56]	; (1b98 <z_arm_mpu_init+0x3c>)
    1b60:	681d      	ldr	r5, [r3, #0]
    1b62:	2d08      	cmp	r5, #8
    1b64:	d815      	bhi.n	1b92 <z_arm_mpu_init+0x36>
		return -1;
	}

	LOG_DBG("total region count: %d", get_num_regions());

	arm_core_mpu_disable();
    1b66:	f7ff ffef 	bl	1b48 <arm_core_mpu_disable>

	/* Architecture-specific configuration */
	mpu_init();

	/* Program fixed regions configured at SOC definition. */
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    1b6a:	2400      	movs	r4, #0
    1b6c:	e009      	b.n	1b82 <z_arm_mpu_init+0x26>
		region_init(r_index, &mpu_config.mpu_regions[r_index]);
    1b6e:	4b0a      	ldr	r3, [pc, #40]	; (1b98 <z_arm_mpu_init+0x3c>)
    1b70:	6859      	ldr	r1, [r3, #4]
    1b72:	eb04 0244 	add.w	r2, r4, r4, lsl #1
    1b76:	0093      	lsls	r3, r2, #2
    1b78:	4419      	add	r1, r3
    1b7a:	4620      	mov	r0, r4
    1b7c:	f7ff ffa0 	bl	1ac0 <region_init>
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    1b80:	3401      	adds	r4, #1
    1b82:	42a5      	cmp	r5, r4
    1b84:	d8f3      	bhi.n	1b6e <z_arm_mpu_init+0x12>
	}

	/* Update the number of programmed MPU regions. */
	static_regions_num = mpu_config.num_regions;
    1b86:	4b05      	ldr	r3, [pc, #20]	; (1b9c <z_arm_mpu_init+0x40>)
    1b88:	701d      	strb	r5, [r3, #0]


	arm_core_mpu_enable();
    1b8a:	f7ff ffd1 	bl	1b30 <arm_core_mpu_enable>
		(MPU->TYPE & MPU_TYPE_DREGION_Msk) >> MPU_TYPE_DREGION_Pos ==
		NUM_MPU_REGIONS,
		"Invalid number of MPU regions\n");
#endif /* CORTEX_M0PLUS || CPU_CORTEX_M3 || CPU_CORTEX_M4 */

	return 0;
    1b8e:	2000      	movs	r0, #0
}
    1b90:	bd38      	pop	{r3, r4, r5, pc}
		return -1;
    1b92:	f04f 30ff 	mov.w	r0, #4294967295
    1b96:	e7fb      	b.n	1b90 <z_arm_mpu_init+0x34>
    1b98:	00007694 	.word	0x00007694
    1b9c:	20001228 	.word	0x20001228

00001ba0 <__stdout_hook_install>:

static int (*_stdout_hook)(int) = _stdout_hook_default;

void __stdout_hook_install(int (*hook)(int))
{
	_stdout_hook = hook;
    1ba0:	4b01      	ldr	r3, [pc, #4]	; (1ba8 <__stdout_hook_install+0x8>)
    1ba2:	6018      	str	r0, [r3, #0]
}
    1ba4:	4770      	bx	lr
    1ba6:	bf00      	nop
    1ba8:	2000009c 	.word	0x2000009c

00001bac <nordicsemi_nrf52_init>:
	nrf_power_gpregret_set(NRF_POWER, (uint8_t)type);
	NVIC_SystemReset();
}

static int nordicsemi_nrf52_init(const struct device *arg)
{
    1bac:	b510      	push	{r4, lr}
	__asm__ volatile(
    1bae:	f04f 0320 	mov.w	r3, #32
    1bb2:	f3ef 8411 	mrs	r4, BASEPRI
    1bb6:	f383 8812 	msr	BASEPRI_MAX, r3
    1bba:	f3bf 8f6f 	isb	sy

	key = irq_lock();

#ifdef CONFIG_NRF_ENABLE_ICACHE
	/* Enable the instruction cache */
	NRF_NVMC->ICACHECNF = NVMC_ICACHECNF_CACHEEN_Msk;
    1bbe:	2301      	movs	r3, #1
    1bc0:	4a0c      	ldr	r2, [pc, #48]	; (1bf4 <nordicsemi_nrf52_init+0x48>)
    1bc2:	f8c2 3540 	str.w	r3, [r2, #1344]	; 0x540
#endif

#if NRF_POWER_HAS_DCDCEN
NRF_STATIC_INLINE void nrf_power_dcdcen_set(NRF_POWER_Type * p_reg, bool enable)
{
    p_reg->DCDCEN = (enable ? POWER_DCDCEN_DCDCEN_Enabled : POWER_DCDCEN_DCDCEN_Disabled) <<
    1bc6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    1bca:	f8c2 3578 	str.w	r3, [r2, #1400]	; 0x578
#endif // defined(POWER_RAM_POWER_S0POWER_Msk)

#if NRF_POWER_HAS_DCDCEN_VDDH
NRF_STATIC_INLINE void nrf_power_dcdcen_vddh_set(NRF_POWER_Type * p_reg, bool enable)
{
    if (enable && nrf52_errata_197())
    1bce:	f004 f827 	bl	5c20 <nrf52_errata_197>
    1bd2:	b120      	cbz	r0, 1bde <nordicsemi_nrf52_init+0x32>
    {
        // Workaround for anomaly 197 "POWER: DCDC of REG0 not functional".
        *(volatile uint32_t *)0x40000638ul = 1ul;
    1bd4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    1bd8:	2201      	movs	r2, #1
    1bda:	f8c3 2638 	str.w	r2, [r3, #1592]	; 0x638
    }
    p_reg->DCDCEN0 = (enable ? POWER_DCDCEN0_DCDCEN_Enabled : POWER_DCDCEN0_DCDCEN_Disabled) <<
    1bde:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    1be2:	2201      	movs	r2, #1
    1be4:	f8c3 2580 	str.w	r2, [r3, #1408]	; 0x580
	__asm__ volatile(
    1be8:	f384 8811 	msr	BASEPRI, r4
    1bec:	f3bf 8f6f 	isb	sy
	NMI_INIT();

	irq_unlock(key);

	return 0;
}
    1bf0:	2000      	movs	r0, #0
    1bf2:	bd10      	pop	{r4, pc}
    1bf4:	4001e000 	.word	0x4001e000

00001bf8 <sys_arch_reboot>:
    *p_gpregret = val;
    1bf8:	b2c0      	uxtb	r0, r0
    1bfa:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    1bfe:	f8c2 051c 	str.w	r0, [r2, #1308]	; 0x51c
  __ASM volatile ("dsb 0xF":::"memory");
    1c02:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
    1c06:	4905      	ldr	r1, [pc, #20]	; (1c1c <sys_arch_reboot+0x24>)
    1c08:	68ca      	ldr	r2, [r1, #12]
    1c0a:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    1c0e:	4b04      	ldr	r3, [pc, #16]	; (1c20 <sys_arch_reboot+0x28>)
    1c10:	4313      	orrs	r3, r2
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
    1c12:	60cb      	str	r3, [r1, #12]
    1c14:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
    1c18:	bf00      	nop
  for(;;)                                                           /* wait until reset */
    1c1a:	e7fd      	b.n	1c18 <sys_arch_reboot+0x20>
    1c1c:	e000ed00 	.word	0xe000ed00
    1c20:	05fa0004 	.word	0x05fa0004

00001c24 <arch_busy_wait>:

#else // NRFX_CHECK(NRFX_DELAY_DWT_BASED)

NRF_STATIC_INLINE void nrfx_coredep_delay_us(uint32_t time_us)
{
    if (time_us == 0)
    1c24:	b130      	cbz	r0, 1c34 <arch_busy_wait+0x10>

void arch_busy_wait(uint32_t time_us)
{
    1c26:	b508      	push	{r3, lr}
    typedef void (* delay_func_t)(uint32_t);
    const delay_func_t delay_cycles =
        // Set LSB to 1 to execute the code in the Thumb mode.
        (delay_func_t)((((uint32_t)delay_machine_code) | 1));
    uint32_t cycles = time_us * NRFX_DELAY_CPU_FREQ_MHZ;
    delay_cycles(cycles);
    1c28:	0180      	lsls	r0, r0, #6
    1c2a:	4b03      	ldr	r3, [pc, #12]	; (1c38 <arch_busy_wait+0x14>)
    1c2c:	f043 0301 	orr.w	r3, r3, #1
    1c30:	4798      	blx	r3
	nrfx_coredep_delay_us(time_us);
}
    1c32:	bd08      	pop	{r3, pc}
    1c34:	4770      	bx	lr
    1c36:	bf00      	nop
    1c38:	00007570 	.word	0x00007570

00001c3c <get_hf_flags>:
static uint32_t *get_hf_flags(void)
{
	struct nrf_clock_control_data *data = CLOCK_DEVICE->data;

	return &data->subsys[CLOCK_CONTROL_NRF_TYPE_HFCLK].flags;
}
    1c3c:	4800      	ldr	r0, [pc, #0]	; (1c40 <get_hf_flags+0x4>)
    1c3e:	4770      	bx	lr
    1c40:	20000b14 	.word	0x20000b14

00001c44 <get_subsys>:
}

static clock_control_subsys_t get_subsys(struct onoff_manager *mgr)
{
	struct nrf_clock_control_data *data = CLOCK_DEVICE->data;
	size_t offset = (size_t)(mgr - data->mgr);
    1c44:	4b03      	ldr	r3, [pc, #12]	; (1c54 <get_subsys+0x10>)
    1c46:	1ac0      	subs	r0, r0, r3
    1c48:	1080      	asrs	r0, r0, #2

	return (clock_control_subsys_t)offset;
}
    1c4a:	4b03      	ldr	r3, [pc, #12]	; (1c58 <get_subsys+0x14>)
    1c4c:	fb03 f000 	mul.w	r0, r3, r0
    1c50:	4770      	bx	lr
    1c52:	bf00      	nop
    1c54:	20000ad4 	.word	0x20000ad4
    1c58:	b6db6db7 	.word	0xb6db6db7

00001c5c <onoff_stop>:

static void onoff_stop(struct onoff_manager *mgr,
			onoff_notify_fn notify)
{
    1c5c:	b538      	push	{r3, r4, r5, lr}
    1c5e:	4605      	mov	r5, r0
    1c60:	460c      	mov	r4, r1
	int res;

	res = stop(CLOCK_DEVICE, get_subsys(mgr), CTX_ONOFF);
    1c62:	f7ff ffef 	bl	1c44 <get_subsys>
    1c66:	4601      	mov	r1, r0
    1c68:	2240      	movs	r2, #64	; 0x40
    1c6a:	4803      	ldr	r0, [pc, #12]	; (1c78 <onoff_stop+0x1c>)
    1c6c:	f004 f86f 	bl	5d4e <stop>
    1c70:	4601      	mov	r1, r0
	notify(mgr, res);
    1c72:	4628      	mov	r0, r5
    1c74:	47a0      	blx	r4
}
    1c76:	bd38      	pop	{r3, r4, r5, pc}
    1c78:	0000730c 	.word	0x0000730c

00001c7c <onoff_start>:
	notify(mgr, 0);
}

static void onoff_start(struct onoff_manager *mgr,
			onoff_notify_fn notify)
{
    1c7c:	b530      	push	{r4, r5, lr}
    1c7e:	b083      	sub	sp, #12
    1c80:	4605      	mov	r5, r0
    1c82:	460c      	mov	r4, r1
	int err;

	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
    1c84:	f7ff ffde 	bl	1c44 <get_subsys>
    1c88:	4601      	mov	r1, r0
    1c8a:	2340      	movs	r3, #64	; 0x40
    1c8c:	9300      	str	r3, [sp, #0]
    1c8e:	4623      	mov	r3, r4
    1c90:	4a05      	ldr	r2, [pc, #20]	; (1ca8 <onoff_start+0x2c>)
    1c92:	4806      	ldr	r0, [pc, #24]	; (1cac <onoff_start+0x30>)
    1c94:	f004 f875 	bl	5d82 <async_start>
			  onoff_started_callback, notify, CTX_ONOFF);
	if (err < 0) {
    1c98:	1e01      	subs	r1, r0, #0
    1c9a:	db01      	blt.n	1ca0 <onoff_start+0x24>
		notify(mgr, err);
	}
}
    1c9c:	b003      	add	sp, #12
    1c9e:	bd30      	pop	{r4, r5, pc}
		notify(mgr, err);
    1ca0:	4628      	mov	r0, r5
    1ca2:	47a0      	blx	r4
}
    1ca4:	e7fa      	b.n	1c9c <onoff_start+0x20>
    1ca6:	bf00      	nop
    1ca8:	00005dcb 	.word	0x00005dcb
    1cac:	0000730c 	.word	0x0000730c

00001cb0 <clock_event_handler>:
		__ASSERT_NO_MSG(false);
	}
}

static void clock_event_handler(nrfx_clock_evt_type_t event)
{
    1cb0:	b508      	push	{r3, lr}
	const struct device *dev = CLOCK_DEVICE;

	switch (event) {
    1cb2:	b110      	cbz	r0, 1cba <clock_event_handler+0xa>
    1cb4:	2801      	cmp	r0, #1
    1cb6:	d00d      	beq.n	1cd4 <clock_event_handler+0x24>
		break;
	default:
		__ASSERT_NO_MSG(0);
		break;
	}
}
    1cb8:	bd08      	pop	{r3, pc}
				get_sub_data(dev, CLOCK_CONTROL_NRF_TYPE_HFCLK);
    1cba:	2100      	movs	r1, #0
    1cbc:	4808      	ldr	r0, [pc, #32]	; (1ce0 <clock_event_handler+0x30>)
    1cbe:	f003 ffd1 	bl	5c64 <get_sub_data>
		if (GET_STATUS(data->flags) == CLOCK_CONTROL_STATUS_STARTING) {
    1cc2:	6883      	ldr	r3, [r0, #8]
    1cc4:	f013 0f07 	tst.w	r3, #7
    1cc8:	d1f6      	bne.n	1cb8 <clock_event_handler+0x8>
			clkstarted_handle(dev, CLOCK_CONTROL_NRF_TYPE_HFCLK);
    1cca:	2100      	movs	r1, #0
    1ccc:	4804      	ldr	r0, [pc, #16]	; (1ce0 <clock_event_handler+0x30>)
    1cce:	f004 f82c 	bl	5d2a <clkstarted_handle>
    1cd2:	e7f1      	b.n	1cb8 <clock_event_handler+0x8>
		clkstarted_handle(dev, CLOCK_CONTROL_NRF_TYPE_LFCLK);
    1cd4:	2101      	movs	r1, #1
    1cd6:	4802      	ldr	r0, [pc, #8]	; (1ce0 <clock_event_handler+0x30>)
    1cd8:	f004 f827 	bl	5d2a <clkstarted_handle>
}
    1cdc:	e7ec      	b.n	1cb8 <clock_event_handler+0x8>
    1cde:	bf00      	nop
    1ce0:	0000730c 	.word	0x0000730c

00001ce4 <generic_hfclk_start>:
{
    1ce4:	b510      	push	{r4, lr}
	__asm__ volatile(
    1ce6:	f04f 0320 	mov.w	r3, #32
    1cea:	f3ef 8411 	mrs	r4, BASEPRI
    1cee:	f383 8812 	msr	BASEPRI_MAX, r3
    1cf2:	f3bf 8f6f 	isb	sy
	hfclk_users |= HF_USER_GENERIC;
    1cf6:	4a13      	ldr	r2, [pc, #76]	; (1d44 <generic_hfclk_start+0x60>)
    1cf8:	6813      	ldr	r3, [r2, #0]
    1cfa:	f043 0302 	orr.w	r3, r3, #2
    1cfe:	6013      	str	r3, [r2, #0]
	if (hfclk_users & HF_USER_BT) {
    1d00:	f013 0f01 	tst.w	r3, #1
    1d04:	d108      	bne.n	1d18 <generic_hfclk_start+0x34>
	bool already_started = false;
    1d06:	2300      	movs	r3, #0
	__asm__ volatile(
    1d08:	f384 8811 	msr	BASEPRI, r4
    1d0c:	f3bf 8f6f 	isb	sy
	if (already_started) {
    1d10:	b99b      	cbnz	r3, 1d3a <generic_hfclk_start+0x56>
	hfclk_start();
    1d12:	f004 f862 	bl	5dda <hfclk_start>
}
    1d16:	bd10      	pop	{r4, pc}
            break;
        case NRF_CLOCK_DOMAIN_HFCLK:
            if (p_clk_src != NULL)
            {
                (*(nrf_clock_hfclk_t *)p_clk_src) =
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
    1d18:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    1d1c:	f8d3 240c 	ldr.w	r2, [r3, #1036]	; 0x40c
                                        >> CLOCK_HFCLKSTAT_SRC_Pos);
            }
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    1d20:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
		if (type == NRF_CLOCK_HFCLK_HIGH_ACCURACY) {
    1d24:	f012 0f01 	tst.w	r2, #1
    1d28:	d101      	bne.n	1d2e <generic_hfclk_start+0x4a>
	bool already_started = false;
    1d2a:	2300      	movs	r3, #0
    1d2c:	e7ec      	b.n	1d08 <generic_hfclk_start+0x24>
			set_on_state(get_hf_flags());
    1d2e:	f7ff ff85 	bl	1c3c <get_hf_flags>
    1d32:	f003 ffe7 	bl	5d04 <set_on_state>
			already_started = true;
    1d36:	2301      	movs	r3, #1
    1d38:	e7e6      	b.n	1d08 <generic_hfclk_start+0x24>
		clkstarted_handle(CLOCK_DEVICE,
    1d3a:	2100      	movs	r1, #0
    1d3c:	4802      	ldr	r0, [pc, #8]	; (1d48 <generic_hfclk_start+0x64>)
    1d3e:	f003 fff4 	bl	5d2a <clkstarted_handle>
		return;
    1d42:	e7e8      	b.n	1d16 <generic_hfclk_start+0x32>
    1d44:	20000b24 	.word	0x20000b24
    1d48:	0000730c 	.word	0x0000730c

00001d4c <generic_hfclk_stop>:
{
    1d4c:	b508      	push	{r3, lr}
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    1d4e:	4b0a      	ldr	r3, [pc, #40]	; (1d78 <generic_hfclk_stop+0x2c>)
    1d50:	f3bf 8f5b 	dmb	ish
    1d54:	e853 2f00 	ldrex	r2, [r3]
    1d58:	f022 0102 	bic.w	r1, r2, #2
    1d5c:	e843 1000 	strex	r0, r1, [r3]
    1d60:	2800      	cmp	r0, #0
    1d62:	d1f7      	bne.n	1d54 <generic_hfclk_stop+0x8>
    1d64:	f3bf 8f5b 	dmb	ish
	if (atomic_and(&hfclk_users, ~HF_USER_GENERIC) & HF_USER_BT) {
    1d68:	f012 0f01 	tst.w	r2, #1
    1d6c:	d000      	beq.n	1d70 <generic_hfclk_stop+0x24>
}
    1d6e:	bd08      	pop	{r3, pc}
	hfclk_stop();
    1d70:	f004 f83d 	bl	5dee <hfclk_stop>
    1d74:	e7fb      	b.n	1d6e <generic_hfclk_stop+0x22>
    1d76:	bf00      	nop
    1d78:	20000b24 	.word	0x20000b24

00001d7c <api_blocking_start>:
{
    1d7c:	b500      	push	{lr}
    1d7e:	b085      	sub	sp, #20
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
    1d80:	f8cd d000 	str.w	sp, [sp]
    1d84:	f8cd d004 	str.w	sp, [sp, #4]
    1d88:	2300      	movs	r3, #0
    1d8a:	9302      	str	r3, [sp, #8]
    1d8c:	2301      	movs	r3, #1
    1d8e:	9303      	str	r3, [sp, #12]
	err = api_start(dev, subsys, blocking_start_callback, &sem);
    1d90:	466b      	mov	r3, sp
    1d92:	4a07      	ldr	r2, [pc, #28]	; (1db0 <api_blocking_start+0x34>)
    1d94:	f004 f811 	bl	5dba <api_start>
	if (err < 0) {
    1d98:	2800      	cmp	r0, #0
    1d9a:	db05      	blt.n	1da8 <api_blocking_start+0x2c>
		union { struct { uintptr_t lo, hi; } split; k_timeout_t val; } parm1 = { .val = timeout };
		return (int) arch_syscall_invoke3(parm0.x, parm1.split.lo, parm1.split.hi, K_SYSCALL_K_SEM_TAKE);
	}
#endif
	compiler_barrier();
	return z_impl_k_sem_take(sem, timeout);
    1d9c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    1da0:	2300      	movs	r3, #0
    1da2:	4668      	mov	r0, sp
    1da4:	f002 fb8c 	bl	44c0 <z_impl_k_sem_take>
}
    1da8:	b005      	add	sp, #20
    1daa:	f85d fb04 	ldr.w	pc, [sp], #4
    1dae:	bf00      	nop
    1db0:	00005e03 	.word	0x00005e03

00001db4 <clk_init>:
#endif /* NRF_CLOCK_HAS_HFCLKAUDIO */
#endif
}

static int clk_init(const struct device *dev)
{
    1db4:	b570      	push	{r4, r5, r6, lr}
    1db6:	4606      	mov	r6, r0
	static const struct onoff_transitions transitions = {
		.start = onoff_start,
		.stop = onoff_stop
	};

	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    1db8:	2200      	movs	r2, #0
    1dba:	2101      	movs	r1, #1
    1dbc:	4610      	mov	r0, r2
    1dbe:	f7ff fb81 	bl	14c4 <z_arm_irq_priority_set>
		    nrfx_isr, nrfx_power_clock_irq_handler, 0);

	nrfx_err = nrfx_clock_init(clock_event_handler);
    1dc2:	4811      	ldr	r0, [pc, #68]	; (1e08 <clk_init+0x54>)
    1dc4:	f001 faac 	bl	3320 <nrfx_clock_init>
	if (nrfx_err != NRFX_SUCCESS) {
    1dc8:	4b10      	ldr	r3, [pc, #64]	; (1e0c <clk_init+0x58>)
    1dca:	4298      	cmp	r0, r3
    1dcc:	d119      	bne.n	1e02 <clk_init+0x4e>
		struct nrf_clock_control_data *data = dev->data;

		z_nrf_clock_calibration_init(data->mgr);
	}

	nrfx_clock_enable();
    1dce:	f004 ff22 	bl	6c16 <nrfx_clock_enable>

	for (enum clock_control_nrf_type i = 0;
    1dd2:	2400      	movs	r4, #0
    1dd4:	2c01      	cmp	r4, #1
    1dd6:	d812      	bhi.n	1dfe <clk_init+0x4a>
		i < CLOCK_CONTROL_NRF_TYPE_COUNT; i++) {
		struct nrf_clock_control_sub_data *subdata =
						get_sub_data(dev, i);
    1dd8:	4621      	mov	r1, r4
    1dda:	4630      	mov	r0, r6
    1ddc:	f003 ff42 	bl	5c64 <get_sub_data>
    1de0:	4605      	mov	r5, r0

		err = onoff_manager_init(get_onoff_manager(dev, i),
    1de2:	4621      	mov	r1, r4
    1de4:	4630      	mov	r0, r6
    1de6:	f003 ff48 	bl	5c7a <get_onoff_manager>
    1dea:	4909      	ldr	r1, [pc, #36]	; (1e10 <clk_init+0x5c>)
    1dec:	f003 fcca 	bl	5784 <onoff_manager_init>
					 &transitions);
		if (err < 0) {
    1df0:	2800      	cmp	r0, #0
    1df2:	db05      	blt.n	1e00 <clk_init+0x4c>
			return err;
		}

		subdata->flags = CLOCK_CONTROL_STATUS_OFF;
    1df4:	2301      	movs	r3, #1
    1df6:	60ab      	str	r3, [r5, #8]
		i < CLOCK_CONTROL_NRF_TYPE_COUNT; i++) {
    1df8:	441c      	add	r4, r3
    1dfa:	b2e4      	uxtb	r4, r4
    1dfc:	e7ea      	b.n	1dd4 <clk_init+0x20>
	}

	return 0;
    1dfe:	2000      	movs	r0, #0
}
    1e00:	bd70      	pop	{r4, r5, r6, pc}
		return -EIO;
    1e02:	f06f 0004 	mvn.w	r0, #4
    1e06:	e7fb      	b.n	1e00 <clk_init+0x4c>
    1e08:	00001cb1 	.word	0x00001cb1
    1e0c:	0bad0000 	.word	0x0bad0000
    1e10:	000076e4 	.word	0x000076e4

00001e14 <lfclk_spinwait>:
{
    1e14:	b570      	push	{r4, r5, r6, lr}
    1e16:	4605      	mov	r5, r0
	if ((mode == CLOCK_CONTROL_NRF_LF_START_AVAILABLE) &&
    1e18:	2801      	cmp	r0, #1
    1e1a:	d107      	bne.n	1e2c <lfclk_spinwait+0x18>
    return clk_src;
}

NRF_STATIC_INLINE nrf_clock_lfclk_t nrf_clock_lf_srccopy_get(NRF_CLOCK_Type const * p_reg)
{
    return (nrf_clock_lfclk_t)((p_reg->LFCLKSRCCOPY & CLOCK_LFCLKSRCCOPY_SRC_Msk)
    1e1c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    1e20:	f8d3 341c 	ldr.w	r3, [r3, #1052]	; 0x41c
    1e24:	f003 0303 	and.w	r3, r3, #3
	    (target_type == NRF_CLOCK_LFCLK_Xtal) &&
    1e28:	2b01      	cmp	r3, #1
    1e2a:	d05a      	beq.n	1ee2 <lfclk_spinwait+0xce>
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    1e2c:	f005 f80e 	bl	6e4c <k_is_in_isr>
    1e30:	b928      	cbnz	r0, 1e3e <lfclk_spinwait+0x2a>
	return !z_sys_post_kernel;
    1e32:	4b2f      	ldr	r3, [pc, #188]	; (1ef0 <lfclk_spinwait+0xdc>)
    1e34:	781b      	ldrb	r3, [r3, #0]
    1e36:	2b00      	cmp	r3, #0
    1e38:	d043      	beq.n	1ec2 <lfclk_spinwait+0xae>
    1e3a:	2300      	movs	r3, #0
    1e3c:	e000      	b.n	1e40 <lfclk_spinwait+0x2c>
    1e3e:	2301      	movs	r3, #1
	int key = isr_mode ? irq_lock() : 0;
    1e40:	461c      	mov	r4, r3
    1e42:	2b00      	cmp	r3, #0
    1e44:	d03f      	beq.n	1ec6 <lfclk_spinwait+0xb2>
	__asm__ volatile(
    1e46:	f04f 0320 	mov.w	r3, #32
    1e4a:	f3ef 8611 	mrs	r6, BASEPRI
    1e4e:	f383 8812 	msr	BASEPRI_MAX, r3
    1e52:	f3bf 8f6f 	isb	sy
	if (!isr_mode) {
    1e56:	b924      	cbnz	r4, 1e62 <lfclk_spinwait+0x4e>
    p_reg->INTENCLR = mask;
    1e58:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    1e5c:	2202      	movs	r2, #2
    1e5e:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    1e62:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    1e66:	f8d2 3418 	ldr.w	r3, [r2, #1048]	; 0x418
                                        >> CLOCK_LFCLKSTAT_SRC_Pos);
    1e6a:	f003 0303 	and.w	r3, r3, #3
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    1e6e:	f8d2 2418 	ldr.w	r2, [r2, #1048]	; 0x418
    1e72:	f412 3f80 	tst.w	r2, #65536	; 0x10000
    1e76:	d12d      	bne.n	1ed4 <lfclk_spinwait+0xc0>
    return false;
    1e78:	2200      	movs	r2, #0
	while (!(nrfx_clock_is_running(d, (void *)&type)
    1e7a:	b11a      	cbz	r2, 1e84 <lfclk_spinwait+0x70>
    1e7c:	2b01      	cmp	r3, #1
    1e7e:	d02b      	beq.n	1ed8 <lfclk_spinwait+0xc4>
		     || (mode == CLOCK_CONTROL_NRF_LF_START_AVAILABLE)))) {
    1e80:	2d01      	cmp	r5, #1
    1e82:	d029      	beq.n	1ed8 <lfclk_spinwait+0xc4>
			if (isr_mode || !IS_ENABLED(CONFIG_MULTITHREADING)) {
    1e84:	b30c      	cbz	r4, 1eca <lfclk_spinwait+0xb6>
 *
 * @param key Interrupt locking key obtained from irq_lock().
 */
static inline void k_cpu_atomic_idle(unsigned int key)
{
	arch_cpu_atomic_idle(key);
    1e86:	4630      	mov	r0, r6
    1e88:	f7ff faf6 	bl	1478 <arch_cpu_atomic_idle>
    return (nrf_clock_lfclk_t)(p_reg->LFCLKSRC);
    1e8c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    1e90:	f8d3 3518 	ldr.w	r3, [r3, #1304]	; 0x518
		if ((target_type ==  NRF_CLOCK_LFCLK_Xtal)
    1e94:	2b00      	cmp	r3, #0
    1e96:	d1e4      	bne.n	1e62 <lfclk_spinwait+0x4e>
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    1e98:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    1e9c:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
		    && nrf_clock_event_check(NRF_CLOCK,
    1ea0:	2b00      	cmp	r3, #0
    1ea2:	d0de      	beq.n	1e62 <lfclk_spinwait+0x4e>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    1ea4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    1ea8:	2200      	movs	r2, #0
    1eaa:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
#ifndef NRF_DECLARE_ONLY

NRF_STATIC_INLINE void nrf_event_readback(void * p_event_reg)
{
#if NRFX_CHECK(NRFX_EVENT_READBACK_ENABLED) && !defined(NRF51)
    (void)*((volatile uint32_t *)(p_event_reg));
    1eae:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
    p_reg->LFCLKSRC = (uint32_t)(source);
    1eb2:	2201      	movs	r2, #1
    1eb4:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    1eb8:	490e      	ldr	r1, [pc, #56]	; (1ef4 <lfclk_spinwait+0xe0>)
    1eba:	f8c1 2180 	str.w	r2, [r1, #384]	; 0x180
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    1ebe:	609a      	str	r2, [r3, #8]
}
    1ec0:	e7cf      	b.n	1e62 <lfclk_spinwait+0x4e>
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    1ec2:	2301      	movs	r3, #1
    1ec4:	e7bc      	b.n	1e40 <lfclk_spinwait+0x2c>
	int key = isr_mode ? irq_lock() : 0;
    1ec6:	2600      	movs	r6, #0
    1ec8:	e7c5      	b.n	1e56 <lfclk_spinwait+0x42>
	return z_impl_k_sleep(timeout);
    1eca:	2021      	movs	r0, #33	; 0x21
    1ecc:	2100      	movs	r1, #0
    1ece:	f002 fecd 	bl	4c6c <z_impl_k_sleep>
	return k_sleep(Z_TIMEOUT_MS(ms));
    1ed2:	e7db      	b.n	1e8c <lfclk_spinwait+0x78>
                return true;
    1ed4:	2201      	movs	r2, #1
    1ed6:	e7d0      	b.n	1e7a <lfclk_spinwait+0x66>
	if (isr_mode) {
    1ed8:	b124      	cbz	r4, 1ee4 <lfclk_spinwait+0xd0>
	__asm__ volatile(
    1eda:	f386 8811 	msr	BASEPRI, r6
    1ede:	f3bf 8f6f 	isb	sy
}
    1ee2:	bd70      	pop	{r4, r5, r6, pc}
    p_reg->INTENSET = mask;
    1ee4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    1ee8:	2202      	movs	r2, #2
    1eea:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
}
    1eee:	e7f8      	b.n	1ee2 <lfclk_spinwait+0xce>
    1ef0:	20001229 	.word	0x20001229
    1ef4:	e000e100 	.word	0xe000e100

00001ef8 <z_nrf_clock_control_lf_on>:
{
    1ef8:	b510      	push	{r4, lr}
    1efa:	4604      	mov	r4, r0
	return __atomic_exchange_n(target, value, __ATOMIC_SEQ_CST);
    1efc:	4b10      	ldr	r3, [pc, #64]	; (1f40 <z_nrf_clock_control_lf_on+0x48>)
    1efe:	2101      	movs	r1, #1
    1f00:	f3bf 8f5b 	dmb	ish
    1f04:	e853 2f00 	ldrex	r2, [r3]
    1f08:	e843 1000 	strex	r0, r1, [r3]
    1f0c:	2800      	cmp	r0, #0
    1f0e:	d1f9      	bne.n	1f04 <z_nrf_clock_control_lf_on+0xc>
    1f10:	f3bf 8f5b 	dmb	ish
	if (atomic_set(&on, 1) == 0) {
    1f14:	b11a      	cbz	r2, 1f1e <z_nrf_clock_control_lf_on+0x26>
	switch (start_mode) {
    1f16:	1e63      	subs	r3, r4, #1
    1f18:	2b01      	cmp	r3, #1
    1f1a:	d90d      	bls.n	1f38 <z_nrf_clock_control_lf_on+0x40>
}
    1f1c:	bd10      	pop	{r4, pc}
				get_onoff_manager(CLOCK_DEVICE,
    1f1e:	4809      	ldr	r0, [pc, #36]	; (1f44 <z_nrf_clock_control_lf_on+0x4c>)
    1f20:	f003 feab 	bl	5c7a <get_onoff_manager>
 */
static inline void sys_notify_init_spinwait(struct sys_notify *notify)
{
	__ASSERT_NO_MSG(notify != NULL);

	*notify = (struct sys_notify){
    1f24:	4908      	ldr	r1, [pc, #32]	; (1f48 <z_nrf_clock_control_lf_on+0x50>)
    1f26:	2300      	movs	r3, #0
    1f28:	604b      	str	r3, [r1, #4]
    1f2a:	608b      	str	r3, [r1, #8]
    1f2c:	60cb      	str	r3, [r1, #12]
    1f2e:	2301      	movs	r3, #1
    1f30:	608b      	str	r3, [r1, #8]
		err = onoff_request(mgr, &cli);
    1f32:	f003 fc44 	bl	57be <onoff_request>
    1f36:	e7ee      	b.n	1f16 <z_nrf_clock_control_lf_on+0x1e>
		lfclk_spinwait(start_mode);
    1f38:	4620      	mov	r0, r4
    1f3a:	f7ff ff6b 	bl	1e14 <lfclk_spinwait>
		break;
    1f3e:	e7ed      	b.n	1f1c <z_nrf_clock_control_lf_on+0x24>
    1f40:	20000b28 	.word	0x20000b28
    1f44:	0000730c 	.word	0x0000730c
    1f48:	20000ac4 	.word	0x20000ac4

00001f4c <console_out>:
 *
 * @return The character passed as input.
 */

static int console_out(int c)
{
    1f4c:	b510      	push	{r4, lr}
    1f4e:	4604      	mov	r4, r0
		return c;
	}

#endif  /* CONFIG_UART_CONSOLE_DEBUG_SERVER_HOOKS */

	if ('\n' == c) {
    1f50:	280a      	cmp	r0, #10
    1f52:	d007      	beq.n	1f64 <console_out+0x18>
		uart_poll_out(uart_console_dev, '\r');
	}
	uart_poll_out(uart_console_dev, c);
    1f54:	4b07      	ldr	r3, [pc, #28]	; (1f74 <console_out+0x28>)
    1f56:	6818      	ldr	r0, [r3, #0]
    1f58:	b2e1      	uxtb	r1, r4
	const struct uart_driver_api *api =
    1f5a:	6883      	ldr	r3, [r0, #8]
	api->poll_out(dev, out_char);
    1f5c:	69db      	ldr	r3, [r3, #28]
    1f5e:	4798      	blx	r3

	return c;
}
    1f60:	4620      	mov	r0, r4
    1f62:	bd10      	pop	{r4, pc}
		uart_poll_out(uart_console_dev, '\r');
    1f64:	4b03      	ldr	r3, [pc, #12]	; (1f74 <console_out+0x28>)
    1f66:	6818      	ldr	r0, [r3, #0]
	const struct uart_driver_api *api =
    1f68:	6883      	ldr	r3, [r0, #8]
	api->poll_out(dev, out_char);
    1f6a:	69db      	ldr	r3, [r3, #28]
    1f6c:	210d      	movs	r1, #13
    1f6e:	4798      	blx	r3
		return;
	}
#endif
	compiler_barrier();
	z_impl_uart_poll_out(dev, out_char);
}
    1f70:	e7f0      	b.n	1f54 <console_out+0x8>
    1f72:	bf00      	nop
    1f74:	20000b2c 	.word	0x20000b2c

00001f78 <uart_console_hook_install>:
/**
 * @brief Install printk/stdout hook for UART console output
 */

static void uart_console_hook_install(void)
{
    1f78:	b510      	push	{r4, lr}
#if defined(CONFIG_STDOUT_CONSOLE)
	__stdout_hook_install(console_out);
    1f7a:	4c04      	ldr	r4, [pc, #16]	; (1f8c <uart_console_hook_install+0x14>)
    1f7c:	4620      	mov	r0, r4
    1f7e:	f7ff fe0f 	bl	1ba0 <__stdout_hook_install>
#endif
#if defined(CONFIG_PRINTK)
	__printk_hook_install(console_out);
    1f82:	4620      	mov	r0, r4
    1f84:	f7fe fac8 	bl	518 <__printk_hook_install>
#endif
}
    1f88:	bd10      	pop	{r4, pc}
    1f8a:	bf00      	nop
    1f8c:	00001f4d 	.word	0x00001f4d

00001f90 <uart_console_init>:
 * @brief Initialize one UART as the console/debug port
 *
 * @return 0 if successful, otherwise failed.
 */
static int uart_console_init(const struct device *arg)
{
    1f90:	b508      	push	{r3, lr}

	ARG_UNUSED(arg);

	/* Claim console device */
	uart_console_dev = DEVICE_DT_GET(DT_CHOSEN(zephyr_console));
    1f92:	4806      	ldr	r0, [pc, #24]	; (1fac <uart_console_init+0x1c>)
    1f94:	4b06      	ldr	r3, [pc, #24]	; (1fb0 <uart_console_init+0x20>)
    1f96:	6018      	str	r0, [r3, #0]
    1f98:	f004 fec6 	bl	6d28 <z_device_is_ready>
	if (!device_is_ready(uart_console_dev)) {
    1f9c:	b118      	cbz	r0, 1fa6 <uart_console_init+0x16>
		return -ENODEV;
	}

	uart_console_hook_install();
    1f9e:	f7ff ffeb 	bl	1f78 <uart_console_hook_install>

	return 0;
    1fa2:	2000      	movs	r0, #0
}
    1fa4:	bd08      	pop	{r3, pc}
		return -ENODEV;
    1fa6:	f06f 0012 	mvn.w	r0, #18
    1faa:	e7fb      	b.n	1fa4 <uart_console_init+0x14>
    1fac:	0000736c 	.word	0x0000736c
    1fb0:	20000b2c 	.word	0x20000b2c

00001fb4 <get_dev>:
			dev = DEVICE_DT_INST_GET(i); \
		}

	if (0) {
	} /* Followed by else if from FOREACH macro. Done to avoid return statement in macro.  */
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    1fb4:	b128      	cbz	r0, 1fc2 <get_dev+0xe>
    1fb6:	2801      	cmp	r0, #1
    1fb8:	d101      	bne.n	1fbe <get_dev+0xa>
    1fba:	4803      	ldr	r0, [pc, #12]	; (1fc8 <get_dev+0x14>)
	#undef GPIO_NRF_GET_DEV

	return dev;
}
    1fbc:	4770      	bx	lr
	const struct device *dev = NULL;
    1fbe:	2000      	movs	r0, #0
    1fc0:	4770      	bx	lr
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    1fc2:	4802      	ldr	r0, [pc, #8]	; (1fcc <get_dev+0x18>)
    1fc4:	4770      	bx	lr
    1fc6:	bf00      	nop
    1fc8:	00007324 	.word	0x00007324
    1fcc:	0000733c 	.word	0x0000733c

00001fd0 <gpio_nrfx_pin_interrupt_configure>:
{
    1fd0:	b5f0      	push	{r4, r5, r6, r7, lr}
    1fd2:	b085      	sub	sp, #20
    1fd4:	460e      	mov	r6, r1
    1fd6:	4619      	mov	r1, r3
	return port->config;
    1fd8:	6843      	ldr	r3, [r0, #4]
	uint32_t abs_pin = NRF_GPIO_PIN_MAP(get_port_cfg(port)->port_num, pin);
    1fda:	7b1b      	ldrb	r3, [r3, #12]
    1fdc:	f006 051f 	and.w	r5, r6, #31
    1fe0:	ea45 1543 	orr.w	r5, r5, r3, lsl #5
	if (mode == GPIO_INT_MODE_DISABLED) {
    1fe4:	f5b2 1f00 	cmp.w	r2, #2097152	; 0x200000
    1fe8:	d022      	beq.n	2030 <gpio_nrfx_pin_interrupt_configure+0x60>
    1fea:	4607      	mov	r7, r0
    1fec:	4614      	mov	r4, r2
	nrfx_gpiote_trigger_config_t trigger_config = {
    1fee:	2300      	movs	r3, #0
    1ff0:	9302      	str	r3, [sp, #8]
    1ff2:	9303      	str	r3, [sp, #12]
		.trigger = get_trigger(mode, trig),
    1ff4:	4610      	mov	r0, r2
    1ff6:	f003 ff82 	bl	5efe <get_trigger>
	nrfx_gpiote_trigger_config_t trigger_config = {
    1ffa:	f88d 0008 	strb.w	r0, [sp, #8]
	return port->config;
    1ffe:	687b      	ldr	r3, [r7, #4]
	if (!(BIT(pin) & get_port_cfg(port)->edge_sense) &&
    2000:	6899      	ldr	r1, [r3, #8]
    2002:	40f1      	lsrs	r1, r6
    2004:	f011 0f01 	tst.w	r1, #1
    2008:	d102      	bne.n	2010 <gpio_nrfx_pin_interrupt_configure+0x40>
    200a:	f1b4 7fa0 	cmp.w	r4, #20971520	; 0x1400000
    200e:	d014      	beq.n	203a <gpio_nrfx_pin_interrupt_configure+0x6a>
	err = nrfx_gpiote_input_configure(abs_pin, NULL, &trigger_config, NULL);
    2010:	2300      	movs	r3, #0
    2012:	aa02      	add	r2, sp, #8
    2014:	4619      	mov	r1, r3
    2016:	4628      	mov	r0, r5
    2018:	f001 fbf2 	bl	3800 <nrfx_gpiote_input_configure>
	if (err != NRFX_SUCCESS) {
    201c:	4b1b      	ldr	r3, [pc, #108]	; (208c <gpio_nrfx_pin_interrupt_configure+0xbc>)
    201e:	4298      	cmp	r0, r3
    2020:	d131      	bne.n	2086 <gpio_nrfx_pin_interrupt_configure+0xb6>
	nrfx_gpiote_trigger_enable(abs_pin, true);
    2022:	2101      	movs	r1, #1
    2024:	4628      	mov	r0, r5
    2026:	f001 fdc9 	bl	3bbc <nrfx_gpiote_trigger_enable>
	return 0;
    202a:	2000      	movs	r0, #0
}
    202c:	b005      	add	sp, #20
    202e:	bdf0      	pop	{r4, r5, r6, r7, pc}
		nrfx_gpiote_trigger_disable(abs_pin);
    2030:	4628      	mov	r0, r5
    2032:	f001 fe27 	bl	3c84 <nrfx_gpiote_trigger_disable>
		return 0;
    2036:	2000      	movs	r0, #0
    2038:	e7f8      	b.n	202c <gpio_nrfx_pin_interrupt_configure+0x5c>
}

NRF_STATIC_INLINE uint32_t nrf_gpio_pin_port_number_extract(uint32_t * p_pin)
{
    uint32_t pin_number = *p_pin;
    *p_pin = pin_number & 0x1F;
    203a:	f005 031f 	and.w	r3, r5, #31

    return pin_number >> 5;
    203e:	096a      	lsrs	r2, r5, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    2040:	2a01      	cmp	r2, #1
    2042:	d014      	beq.n	206e <gpio_nrfx_pin_interrupt_configure+0x9e>
        case 0: return NRF_P0;
    2044:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    return (nrf_gpio_pin_dir_t)((reg->PIN_CNF[pin_number] &
    2048:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    204c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
	    (mode == GPIO_INT_MODE_EDGE) &&
    2050:	f013 0f01 	tst.w	r3, #1
    2054:	d1dc      	bne.n	2010 <gpio_nrfx_pin_interrupt_configure+0x40>
		err = nrfx_gpiote_channel_get(abs_pin, &ch);
    2056:	f10d 0107 	add.w	r1, sp, #7
    205a:	4628      	mov	r0, r5
    205c:	f001 fd52 	bl	3b04 <nrfx_gpiote_channel_get>
		if (err == NRFX_ERROR_INVALID_PARAM) {
    2060:	4b0b      	ldr	r3, [pc, #44]	; (2090 <gpio_nrfx_pin_interrupt_configure+0xc0>)
    2062:	4298      	cmp	r0, r3
    2064:	d005      	beq.n	2072 <gpio_nrfx_pin_interrupt_configure+0xa2>
		trigger_config.p_in_channel = &ch;
    2066:	f10d 0307 	add.w	r3, sp, #7
    206a:	9303      	str	r3, [sp, #12]
    206c:	e7d0      	b.n	2010 <gpio_nrfx_pin_interrupt_configure+0x40>
        case 1: return NRF_P1;
    206e:	4a09      	ldr	r2, [pc, #36]	; (2094 <gpio_nrfx_pin_interrupt_configure+0xc4>)
    2070:	e7ea      	b.n	2048 <gpio_nrfx_pin_interrupt_configure+0x78>
			err = nrfx_gpiote_channel_alloc(&ch);
    2072:	f10d 0007 	add.w	r0, sp, #7
    2076:	f001 fd99 	bl	3bac <nrfx_gpiote_channel_alloc>
			if (err != NRFX_SUCCESS) {
    207a:	4b04      	ldr	r3, [pc, #16]	; (208c <gpio_nrfx_pin_interrupt_configure+0xbc>)
    207c:	4298      	cmp	r0, r3
    207e:	d0f2      	beq.n	2066 <gpio_nrfx_pin_interrupt_configure+0x96>
				return -ENOMEM;
    2080:	f06f 000b 	mvn.w	r0, #11
    2084:	e7d2      	b.n	202c <gpio_nrfx_pin_interrupt_configure+0x5c>
		return -EIO;
    2086:	f06f 0004 	mvn.w	r0, #4
    208a:	e7cf      	b.n	202c <gpio_nrfx_pin_interrupt_configure+0x5c>
    208c:	0bad0000 	.word	0x0bad0000
    2090:	0bad0004 	.word	0x0bad0004
    2094:	50000300 	.word	0x50000300

00002098 <pin_uninit>:
{
    2098:	b530      	push	{r4, r5, lr}
    209a:	b083      	sub	sp, #12
    209c:	4604      	mov	r4, r0
	err = nrfx_gpiote_channel_get(pin, &ch);
    209e:	f10d 0107 	add.w	r1, sp, #7
    20a2:	f001 fd2f 	bl	3b04 <nrfx_gpiote_channel_get>
    20a6:	4605      	mov	r5, r0
	err = nrfx_gpiote_pin_uninit(pin);
    20a8:	4620      	mov	r0, r4
    20aa:	f001 fe1b 	bl	3ce4 <nrfx_gpiote_pin_uninit>
	if (err != NRFX_SUCCESS) {
    20ae:	4b0b      	ldr	r3, [pc, #44]	; (20dc <pin_uninit+0x44>)
    20b0:	4298      	cmp	r0, r3
    20b2:	d10f      	bne.n	20d4 <pin_uninit+0x3c>
	if (free_ch) {
    20b4:	429d      	cmp	r5, r3
    20b6:	d005      	beq.n	20c4 <pin_uninit+0x2c>
	return (err != NRFX_SUCCESS) ? -EIO : 0;
    20b8:	4b08      	ldr	r3, [pc, #32]	; (20dc <pin_uninit+0x44>)
    20ba:	4298      	cmp	r0, r3
    20bc:	d107      	bne.n	20ce <pin_uninit+0x36>
    20be:	2000      	movs	r0, #0
}
    20c0:	b003      	add	sp, #12
    20c2:	bd30      	pop	{r4, r5, pc}
		err = nrfx_gpiote_channel_free(ch);
    20c4:	f89d 0007 	ldrb.w	r0, [sp, #7]
    20c8:	f001 fd68 	bl	3b9c <nrfx_gpiote_channel_free>
    20cc:	e7f4      	b.n	20b8 <pin_uninit+0x20>
	return (err != NRFX_SUCCESS) ? -EIO : 0;
    20ce:	f06f 0004 	mvn.w	r0, #4
    20d2:	e7f5      	b.n	20c0 <pin_uninit+0x28>
		return -EIO;
    20d4:	f06f 0004 	mvn.w	r0, #4
    20d8:	e7f2      	b.n	20c0 <pin_uninit+0x28>
    20da:	bf00      	nop
    20dc:	0bad0000 	.word	0x0bad0000

000020e0 <gpio_nrfx_pin_configure>:
{
    20e0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    20e4:	b087      	sub	sp, #28
	return port->config;
    20e6:	f8d0 8004 	ldr.w	r8, [r0, #4]
	nrfx_gpiote_pin_t abs_pin = NRF_GPIO_PIN_MAP(cfg->port_num, pin);
    20ea:	f898 300c 	ldrb.w	r3, [r8, #12]
    20ee:	f001 051f 	and.w	r5, r1, #31
    20f2:	ea45 1543 	orr.w	r5, r5, r3, lsl #5
	if (flags == GPIO_DISCONNECTED) {
    20f6:	2a00      	cmp	r2, #0
    20f8:	d044      	beq.n	2184 <gpio_nrfx_pin_configure+0xa4>
    20fa:	460c      	mov	r4, r1
    20fc:	4617      	mov	r7, r2
	nrfx_gpiote_trigger_config_t trigger_config = {
    20fe:	2600      	movs	r6, #0
    2100:	9603      	str	r6, [sp, #12]
    2102:	9604      	str	r6, [sp, #16]
	err = nrfx_gpiote_channel_get(pin, &ch);
    2104:	f10d 0117 	add.w	r1, sp, #23
    2108:	4620      	mov	r0, r4
    210a:	f001 fcfb 	bl	3b04 <nrfx_gpiote_channel_get>
    210e:	4681      	mov	r9, r0
	err = nrfx_gpiote_input_configure(abs_pin, NULL, &trigger_config, NULL);
    2110:	4633      	mov	r3, r6
    2112:	aa03      	add	r2, sp, #12
    2114:	4631      	mov	r1, r6
    2116:	4628      	mov	r0, r5
    2118:	f001 fb72 	bl	3800 <nrfx_gpiote_input_configure>
	if (err != NRFX_SUCCESS) {
    211c:	4b30      	ldr	r3, [pc, #192]	; (21e0 <gpio_nrfx_pin_configure+0x100>)
    211e:	4298      	cmp	r0, r3
    2120:	d15b      	bne.n	21da <gpio_nrfx_pin_configure+0xfa>
	if (free_ch) {
    2122:	4599      	cmp	r9, r3
    2124:	d036      	beq.n	2194 <gpio_nrfx_pin_configure+0xb4>
	if (flags & GPIO_OUTPUT) {
    2126:	f417 3f00 	tst.w	r7, #131072	; 0x20000
    212a:	d043      	beq.n	21b4 <gpio_nrfx_pin_configure+0xd4>
		int rv = get_drive(flags, &drive);
    212c:	f10d 0103 	add.w	r1, sp, #3
    2130:	4638      	mov	r0, r7
    2132:	f003 fe6b 	bl	5e0c <get_drive>
		if (rv != 0) {
    2136:	4606      	mov	r6, r0
    2138:	bb40      	cbnz	r0, 218c <gpio_nrfx_pin_configure+0xac>
		nrfx_gpiote_output_config_t output_config = {
    213a:	f89d 3003 	ldrb.w	r3, [sp, #3]
    213e:	f88d 3004 	strb.w	r3, [sp, #4]
				NRF_GPIO_PIN_INPUT_CONNECT :
    2142:	f417 3f80 	tst.w	r7, #65536	; 0x10000
    2146:	bf0c      	ite	eq
    2148:	2301      	moveq	r3, #1
    214a:	2300      	movne	r3, #0
		nrfx_gpiote_output_config_t output_config = {
    214c:	f88d 3005 	strb.w	r3, [sp, #5]
			.pull = get_pull(flags)
    2150:	4638      	mov	r0, r7
    2152:	f003 fea1 	bl	5e98 <get_pull>
		nrfx_gpiote_output_config_t output_config = {
    2156:	f88d 0006 	strb.w	r0, [sp, #6]
		if (flags & GPIO_OUTPUT_INIT_HIGH) {
    215a:	f417 2f00 	tst.w	r7, #524288	; 0x80000
    215e:	d01e      	beq.n	219e <gpio_nrfx_pin_configure+0xbe>
			nrf_gpio_port_out_set(cfg->port, BIT(pin));
    2160:	f8d8 3004 	ldr.w	r3, [r8, #4]
    2164:	2101      	movs	r1, #1
    2166:	fa01 f404 	lsl.w	r4, r1, r4
    p_reg->OUTSET = set_mask;
    216a:	f8c3 4508 	str.w	r4, [r3, #1288]	; 0x508
		err = nrfx_gpiote_output_configure(abs_pin, &output_config, NULL);
    216e:	2200      	movs	r2, #0
    2170:	a901      	add	r1, sp, #4
    2172:	4628      	mov	r0, r5
    2174:	f001 fbfc 	bl	3970 <nrfx_gpiote_output_configure>
		return (err != NRFX_SUCCESS) ? -EINVAL : 0;
    2178:	4b19      	ldr	r3, [pc, #100]	; (21e0 <gpio_nrfx_pin_configure+0x100>)
    217a:	4298      	cmp	r0, r3
    217c:	d006      	beq.n	218c <gpio_nrfx_pin_configure+0xac>
    217e:	f06f 0615 	mvn.w	r6, #21
    2182:	e003      	b.n	218c <gpio_nrfx_pin_configure+0xac>
		return pin_uninit(abs_pin);
    2184:	4628      	mov	r0, r5
    2186:	f7ff ff87 	bl	2098 <pin_uninit>
    218a:	4606      	mov	r6, r0
}
    218c:	4630      	mov	r0, r6
    218e:	b007      	add	sp, #28
    2190:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		err = nrfx_gpiote_channel_free(ch);
    2194:	f89d 0017 	ldrb.w	r0, [sp, #23]
    2198:	f001 fd00 	bl	3b9c <nrfx_gpiote_channel_free>
    219c:	e7c3      	b.n	2126 <gpio_nrfx_pin_configure+0x46>
		} else if (flags & GPIO_OUTPUT_INIT_LOW) {
    219e:	f417 2f80 	tst.w	r7, #262144	; 0x40000
    21a2:	d0e4      	beq.n	216e <gpio_nrfx_pin_configure+0x8e>
			nrf_gpio_port_out_clear(cfg->port, BIT(pin));
    21a4:	f8d8 2004 	ldr.w	r2, [r8, #4]
    21a8:	2301      	movs	r3, #1
    21aa:	fa03 f404 	lsl.w	r4, r3, r4
    p_reg->OUTCLR = clr_mask;
    21ae:	f8c2 450c 	str.w	r4, [r2, #1292]	; 0x50c
}
    21b2:	e7dc      	b.n	216e <gpio_nrfx_pin_configure+0x8e>
		.pull = get_pull(flags)
    21b4:	4638      	mov	r0, r7
    21b6:	f003 fe6f 	bl	5e98 <get_pull>
	nrfx_gpiote_input_config_t input_config = {
    21ba:	f88d 0008 	strb.w	r0, [sp, #8]
	err = nrfx_gpiote_input_configure(abs_pin, &input_config, NULL, NULL);
    21be:	2300      	movs	r3, #0
    21c0:	461a      	mov	r2, r3
    21c2:	a902      	add	r1, sp, #8
    21c4:	4628      	mov	r0, r5
    21c6:	f001 fb1b 	bl	3800 <nrfx_gpiote_input_configure>
	return (err != NRFX_SUCCESS) ? -EINVAL : 0;
    21ca:	4b05      	ldr	r3, [pc, #20]	; (21e0 <gpio_nrfx_pin_configure+0x100>)
    21cc:	4298      	cmp	r0, r3
    21ce:	d101      	bne.n	21d4 <gpio_nrfx_pin_configure+0xf4>
    21d0:	2600      	movs	r6, #0
    21d2:	e7db      	b.n	218c <gpio_nrfx_pin_configure+0xac>
    21d4:	f06f 0615 	mvn.w	r6, #21
    21d8:	e7d8      	b.n	218c <gpio_nrfx_pin_configure+0xac>
		return -EINVAL;
    21da:	f06f 0615 	mvn.w	r6, #21
    21de:	e7d5      	b.n	218c <gpio_nrfx_pin_configure+0xac>
    21e0:	0bad0000 	.word	0x0bad0000

000021e4 <gpio_nrfx_init>:
}

#define GPIOTE_NODE DT_INST(0, nordic_nrf_gpiote)

static int gpio_nrfx_init(const struct device *port)
{
    21e4:	b508      	push	{r3, lr}
	nrfx_err_t err;

	if (nrfx_gpiote_is_init()) {
    21e6:	f001 fccf 	bl	3b88 <nrfx_gpiote_is_init>
    21ea:	b108      	cbz	r0, 21f0 <gpio_nrfx_init+0xc>
		return 0;
    21ec:	2000      	movs	r0, #0

	IRQ_CONNECT(DT_IRQN(GPIOTE_NODE), DT_IRQ(GPIOTE_NODE, priority),
		    nrfx_isr, nrfx_gpiote_irq_handler, 0);

	return 0;
}
    21ee:	bd08      	pop	{r3, pc}
	err = nrfx_gpiote_init(0/*not used*/);
    21f0:	f001 fca0 	bl	3b34 <nrfx_gpiote_init>
	if (err != NRFX_SUCCESS) {
    21f4:	4b08      	ldr	r3, [pc, #32]	; (2218 <gpio_nrfx_init+0x34>)
    21f6:	4298      	cmp	r0, r3
    21f8:	d10a      	bne.n	2210 <gpio_nrfx_init+0x2c>
	nrfx_gpiote_global_callback_set(nrfx_gpio_handler, NULL);
    21fa:	2100      	movs	r1, #0
    21fc:	4807      	ldr	r0, [pc, #28]	; (221c <gpio_nrfx_init+0x38>)
    21fe:	f001 fc7b 	bl	3af8 <nrfx_gpiote_global_callback_set>
	IRQ_CONNECT(DT_IRQN(GPIOTE_NODE), DT_IRQ(GPIOTE_NODE, priority),
    2202:	2200      	movs	r2, #0
    2204:	2105      	movs	r1, #5
    2206:	2006      	movs	r0, #6
    2208:	f7ff f95c 	bl	14c4 <z_arm_irq_priority_set>
	return 0;
    220c:	2000      	movs	r0, #0
    220e:	e7ee      	b.n	21ee <gpio_nrfx_init+0xa>
		return -EIO;
    2210:	f06f 0004 	mvn.w	r0, #4
    2214:	e7eb      	b.n	21ee <gpio_nrfx_init+0xa>
    2216:	bf00      	nop
    2218:	0bad0000 	.word	0x0bad0000
    221c:	00005f9d 	.word	0x00005f9d

00002220 <baudrate_set>:
#endif
};

static inline NRF_UARTE_Type *get_uarte_instance(const struct device *dev)
{
	const struct uarte_nrfx_config *config = dev->config;
    2220:	6843      	ldr	r3, [r0, #4]

	return config->uarte_regs;
    2222:	681a      	ldr	r2, [r3, #0]
static int baudrate_set(const struct device *dev, uint32_t baudrate)
{
	nrf_uarte_baudrate_t nrf_baudrate; /* calculated baudrate divisor */
	NRF_UARTE_Type *uarte = get_uarte_instance(dev);

	switch (baudrate) {
    2224:	f5b1 4f16 	cmp.w	r1, #38400	; 0x9600
    2228:	d06f      	beq.n	230a <baudrate_set+0xea>
    222a:	d83a      	bhi.n	22a2 <baudrate_set+0x82>
    222c:	f5b1 5f16 	cmp.w	r1, #9600	; 0x2580
    2230:	d06e      	beq.n	2310 <baudrate_set+0xf0>
    2232:	d90a      	bls.n	224a <baudrate_set+0x2a>
    2234:	f5b1 4fe1 	cmp.w	r1, #28800	; 0x7080
    2238:	d075      	beq.n	2326 <baudrate_set+0x106>
    223a:	d924      	bls.n	2286 <baudrate_set+0x66>
    223c:	f647 2312 	movw	r3, #31250	; 0x7a12
    2240:	4299      	cmp	r1, r3
    2242:	d12b      	bne.n	229c <baudrate_set+0x7c>
		break;
	case 28800:
		nrf_baudrate = NRF_UARTE_BAUDRATE_28800;
		break;
	case 31250:
		nrf_baudrate = NRF_UARTE_BAUDRATE_31250;
    2244:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
    2248:	e013      	b.n	2272 <baudrate_set+0x52>
	switch (baudrate) {
    224a:	f5b1 6f96 	cmp.w	r1, #1200	; 0x4b0
    224e:	d061      	beq.n	2314 <baudrate_set+0xf4>
    2250:	d907      	bls.n	2262 <baudrate_set+0x42>
    2252:	f5b1 6f16 	cmp.w	r1, #2400	; 0x960
    2256:	d063      	beq.n	2320 <baudrate_set+0x100>
    2258:	f5b1 5f96 	cmp.w	r1, #4800	; 0x12c0
    225c:	d110      	bne.n	2280 <baudrate_set+0x60>
		nrf_baudrate = NRF_UARTE_BAUDRATE_4800;
    225e:	4b3c      	ldr	r3, [pc, #240]	; (2350 <baudrate_set+0x130>)
    2260:	e007      	b.n	2272 <baudrate_set+0x52>
	switch (baudrate) {
    2262:	f5b1 7f96 	cmp.w	r1, #300	; 0x12c
    2266:	d058      	beq.n	231a <baudrate_set+0xfa>
    2268:	f5b1 7f16 	cmp.w	r1, #600	; 0x258
    226c:	d105      	bne.n	227a <baudrate_set+0x5a>
		nrf_baudrate = 0x00027000;
    226e:	f44f 331c 	mov.w	r3, #159744	; 0x27000
                    | (uint32_t)p_cfg->hwfc;
}

NRF_STATIC_INLINE void nrf_uarte_baudrate_set(NRF_UARTE_Type * p_reg, nrf_uarte_baudrate_t baudrate)
{
    p_reg->BAUDRATE = baudrate;
    2272:	f8c2 3524 	str.w	r3, [r2, #1316]	; 0x524
		return -EINVAL;
	}

	nrf_uarte_baudrate_set(uarte, nrf_baudrate);

	return 0;
    2276:	2000      	movs	r0, #0
    2278:	4770      	bx	lr
	switch (baudrate) {
    227a:	f06f 0015 	mvn.w	r0, #21
    227e:	4770      	bx	lr
    2280:	f06f 0015 	mvn.w	r0, #21
    2284:	4770      	bx	lr
    2286:	f5b1 5f61 	cmp.w	r1, #14400	; 0x3840
    228a:	d04e      	beq.n	232a <baudrate_set+0x10a>
    228c:	f5b1 4f96 	cmp.w	r1, #19200	; 0x4b00
    2290:	d101      	bne.n	2296 <baudrate_set+0x76>
		nrf_baudrate = NRF_UARTE_BAUDRATE_19200;
    2292:	4b30      	ldr	r3, [pc, #192]	; (2354 <baudrate_set+0x134>)
    2294:	e7ed      	b.n	2272 <baudrate_set+0x52>
	switch (baudrate) {
    2296:	f06f 0015 	mvn.w	r0, #21
    229a:	4770      	bx	lr
    229c:	f06f 0015 	mvn.w	r0, #21
    22a0:	4770      	bx	lr
    22a2:	f5b1 3f61 	cmp.w	r1, #230400	; 0x38400
    22a6:	d042      	beq.n	232e <baudrate_set+0x10e>
    22a8:	d909      	bls.n	22be <baudrate_set+0x9e>
    22aa:	f5b1 2f61 	cmp.w	r1, #921600	; 0xe1000
    22ae:	d046      	beq.n	233e <baudrate_set+0x11e>
    22b0:	d91f      	bls.n	22f2 <baudrate_set+0xd2>
    22b2:	4b29      	ldr	r3, [pc, #164]	; (2358 <baudrate_set+0x138>)
    22b4:	4299      	cmp	r1, r3
    22b6:	d148      	bne.n	234a <baudrate_set+0x12a>
		nrf_baudrate = NRF_UARTE_BAUDRATE_1000000;
    22b8:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    22bc:	e7d9      	b.n	2272 <baudrate_set+0x52>
	switch (baudrate) {
    22be:	f5b1 3f96 	cmp.w	r1, #76800	; 0x12c00
    22c2:	d037      	beq.n	2334 <baudrate_set+0x114>
    22c4:	d905      	bls.n	22d2 <baudrate_set+0xb2>
    22c6:	f5b1 3fe1 	cmp.w	r1, #115200	; 0x1c200
    22ca:	d10f      	bne.n	22ec <baudrate_set+0xcc>
		nrf_baudrate = NRF_UARTE_BAUDRATE_115200;
    22cc:	f04f 73eb 	mov.w	r3, #30801920	; 0x1d60000
    22d0:	e7cf      	b.n	2272 <baudrate_set+0x52>
	switch (baudrate) {
    22d2:	f64d 23c0 	movw	r3, #56000	; 0xdac0
    22d6:	4299      	cmp	r1, r3
    22d8:	d02e      	beq.n	2338 <baudrate_set+0x118>
    22da:	f5b1 4f61 	cmp.w	r1, #57600	; 0xe100
    22de:	d102      	bne.n	22e6 <baudrate_set+0xc6>
		nrf_baudrate = NRF_UARTE_BAUDRATE_57600;
    22e0:	f44f 036b 	mov.w	r3, #15400960	; 0xeb0000
    22e4:	e7c5      	b.n	2272 <baudrate_set+0x52>
	switch (baudrate) {
    22e6:	f06f 0015 	mvn.w	r0, #21
    22ea:	4770      	bx	lr
    22ec:	f06f 0015 	mvn.w	r0, #21
    22f0:	4770      	bx	lr
    22f2:	4b1a      	ldr	r3, [pc, #104]	; (235c <baudrate_set+0x13c>)
    22f4:	4299      	cmp	r1, r3
    22f6:	d025      	beq.n	2344 <baudrate_set+0x124>
    22f8:	f5b1 2fe1 	cmp.w	r1, #460800	; 0x70800
    22fc:	d102      	bne.n	2304 <baudrate_set+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_460800;
    22fe:	f04f 63e8 	mov.w	r3, #121634816	; 0x7400000
    2302:	e7b6      	b.n	2272 <baudrate_set+0x52>
	switch (baudrate) {
    2304:	f06f 0015 	mvn.w	r0, #21
    2308:	4770      	bx	lr
		nrf_baudrate = NRF_UARTE_BAUDRATE_38400;
    230a:	f44f 031d 	mov.w	r3, #10289152	; 0x9d0000
    230e:	e7b0      	b.n	2272 <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_9600;
    2310:	4b13      	ldr	r3, [pc, #76]	; (2360 <baudrate_set+0x140>)
    2312:	e7ae      	b.n	2272 <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_1200;
    2314:	f44f 239e 	mov.w	r3, #323584	; 0x4f000
    2318:	e7ab      	b.n	2272 <baudrate_set+0x52>
	switch (baudrate) {
    231a:	f44f 33a0 	mov.w	r3, #81920	; 0x14000
    231e:	e7a8      	b.n	2272 <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_2400;
    2320:	f44f 231d 	mov.w	r3, #643072	; 0x9d000
    2324:	e7a5      	b.n	2272 <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_28800;
    2326:	4b0f      	ldr	r3, [pc, #60]	; (2364 <baudrate_set+0x144>)
    2328:	e7a3      	b.n	2272 <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_14400;
    232a:	4b0f      	ldr	r3, [pc, #60]	; (2368 <baudrate_set+0x148>)
    232c:	e7a1      	b.n	2272 <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_230400;
    232e:	f04f 736c 	mov.w	r3, #61865984	; 0x3b00000
    2332:	e79e      	b.n	2272 <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_76800;
    2334:	4b0d      	ldr	r3, [pc, #52]	; (236c <baudrate_set+0x14c>)
    2336:	e79c      	b.n	2272 <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_56000;
    2338:	f44f 0365 	mov.w	r3, #15007744	; 0xe50000
    233c:	e799      	b.n	2272 <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_921600;
    233e:	f04f 6370 	mov.w	r3, #251658240	; 0xf000000
    2342:	e796      	b.n	2272 <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_250000;
    2344:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
    2348:	e793      	b.n	2272 <baudrate_set+0x52>
	switch (baudrate) {
    234a:	f06f 0015 	mvn.w	r0, #21
}
    234e:	4770      	bx	lr
    2350:	0013b000 	.word	0x0013b000
    2354:	004ea000 	.word	0x004ea000
    2358:	000f4240 	.word	0x000f4240
    235c:	0003d090 	.word	0x0003d090
    2360:	00275000 	.word	0x00275000
    2364:	0075c000 	.word	0x0075c000
    2368:	003af000 	.word	0x003af000
    236c:	013a9000 	.word	0x013a9000

00002370 <uarte_nrfx_poll_out>:
 *
 * @param dev UARTE device struct
 * @param c Character to send
 */
static void uarte_nrfx_poll_out(const struct device *dev, unsigned char c)
{
    2370:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    2374:	4605      	mov	r5, r0
    2376:	4688      	mov	r8, r1
	struct uarte_nrfx_data *data = dev->data;
    2378:	6907      	ldr	r7, [r0, #16]
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    237a:	f004 fd67 	bl	6e4c <k_is_in_isr>
    237e:	b920      	cbnz	r0, 238a <uarte_nrfx_poll_out+0x1a>
	return !z_sys_post_kernel;
    2380:	4b1e      	ldr	r3, [pc, #120]	; (23fc <uarte_nrfx_poll_out+0x8c>)
    2382:	781b      	ldrb	r3, [r3, #0]
    2384:	b1a3      	cbz	r3, 23b0 <uarte_nrfx_poll_out+0x40>
    2386:	2300      	movs	r3, #0
    2388:	e000      	b.n	238c <uarte_nrfx_poll_out+0x1c>
    238a:	2301      	movs	r3, #1
	int key;

	if (isr_mode) {
    238c:	b9b3      	cbnz	r3, 23bc <uarte_nrfx_poll_out+0x4c>
			}

			irq_unlock(key);
		}
	} else {
		key = wait_tx_ready(dev);
    238e:	4628      	mov	r0, r5
    2390:	f003 ffa3 	bl	62da <wait_tx_ready>
    2394:	4606      	mov	r6, r0
	}

	data->char_out = c;
    2396:	4639      	mov	r1, r7
    2398:	f801 8f14 	strb.w	r8, [r1, #20]!
	tx_start(dev, &data->char_out, 1);
    239c:	2201      	movs	r2, #1
    239e:	4628      	mov	r0, r5
    23a0:	f003 febe 	bl	6120 <tx_start>
    23a4:	f386 8811 	msr	BASEPRI, r6
    23a8:	f3bf 8f6f 	isb	sy

	irq_unlock(key);
}
    23ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    23b0:	2301      	movs	r3, #1
    23b2:	e7eb      	b.n	238c <uarte_nrfx_poll_out+0x1c>
    23b4:	f384 8811 	msr	BASEPRI, r4
    23b8:	f3bf 8f6f 	isb	sy
	__asm__ volatile(
    23bc:	f04f 0320 	mov.w	r3, #32
    23c0:	f3ef 8411 	mrs	r4, BASEPRI
    23c4:	f383 8812 	msr	BASEPRI_MAX, r3
    23c8:	f3bf 8f6f 	isb	sy
			key = irq_lock();
    23cc:	4626      	mov	r6, r4
			if (is_tx_ready(dev)) {
    23ce:	4628      	mov	r0, r5
    23d0:	f003 fe84 	bl	60dc <is_tx_ready>
    23d4:	2800      	cmp	r0, #0
    23d6:	d0ed      	beq.n	23b4 <uarte_nrfx_poll_out+0x44>
				if (data->async && data->async->tx_size &&
    23d8:	68fb      	ldr	r3, [r7, #12]
    23da:	2b00      	cmp	r3, #0
    23dc:	d0db      	beq.n	2396 <uarte_nrfx_poll_out+0x26>
    23de:	68da      	ldr	r2, [r3, #12]
    23e0:	2a00      	cmp	r2, #0
    23e2:	d0d8      	beq.n	2396 <uarte_nrfx_poll_out+0x26>
					data->async->tx_amount < 0) {
    23e4:	f8d3 20c4 	ldr.w	r2, [r3, #196]	; 0xc4
				if (data->async && data->async->tx_size &&
    23e8:	2a00      	cmp	r2, #0
    23ea:	dad4      	bge.n	2396 <uarte_nrfx_poll_out+0x26>
	const struct uarte_nrfx_config *config = dev->config;
    23ec:	686a      	ldr	r2, [r5, #4]
	return config->uarte_regs;
    23ee:	6812      	ldr	r2, [r2, #0]
    p_reg->TXD.MAXCNT = length;
}

NRF_STATIC_INLINE uint32_t nrf_uarte_tx_amount_get(NRF_UARTE_Type const * p_reg)
{
    return p_reg->TXD.AMOUNT;
    23f0:	f8d2 254c 	ldr.w	r2, [r2, #1356]	; 0x54c
					data->async->tx_amount =
    23f4:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
    23f8:	e7cd      	b.n	2396 <uarte_nrfx_poll_out+0x26>
    23fa:	bf00      	nop
    23fc:	20001229 	.word	0x20001229

00002400 <uarte_nrfx_rx_enable>:
{
    2400:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    2404:	4616      	mov	r6, r2
	struct uarte_nrfx_data *data = dev->data;
    2406:	6904      	ldr	r4, [r0, #16]
	const struct uarte_nrfx_config *cfg = dev->config;
    2408:	f8d0 9004 	ldr.w	r9, [r0, #4]
	return config->uarte_regs;
    240c:	f8d9 5000 	ldr.w	r5, [r9]
	if (cfg->disable_rx) {
    2410:	f899 2008 	ldrb.w	r2, [r9, #8]
    2414:	2a00      	cmp	r2, #0
    2416:	d177      	bne.n	2508 <uarte_nrfx_rx_enable+0x108>
    2418:	4607      	mov	r7, r0
    241a:	4688      	mov	r8, r1
	if (data->async->rx_enabled) {
    241c:	68e2      	ldr	r2, [r4, #12]
    241e:	f892 10d2 	ldrb.w	r1, [r2, #210]	; 0xd2
    2422:	2900      	cmp	r1, #0
    2424:	d173      	bne.n	250e <uarte_nrfx_rx_enable+0x10e>
	data->async->rx_timeout = timeout;
    2426:	67d3      	str	r3, [r2, #124]	; 0x7c
		MAX(timeout / RX_TIMEOUT_DIV,
    2428:	f5b3 7fe8 	cmp.w	r3, #464	; 0x1d0
    242c:	dd06      	ble.n	243c <uarte_nrfx_rx_enable+0x3c>
    242e:	4a39      	ldr	r2, [pc, #228]	; (2514 <uarte_nrfx_rx_enable+0x114>)
    2430:	fb82 1203 	smull	r1, r2, r2, r3
    2434:	17db      	asrs	r3, r3, #31
    2436:	ebc3 0362 	rsb	r3, r3, r2, asr #1
    243a:	e000      	b.n	243e <uarte_nrfx_rx_enable+0x3e>
    243c:	235c      	movs	r3, #92	; 0x5c
	data->async->rx_timeout_slab =
    243e:	68e2      	ldr	r2, [r4, #12]
    2440:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
	data->async->rx_buf = buf;
    2444:	68e3      	ldr	r3, [r4, #12]
    2446:	f8c3 8060 	str.w	r8, [r3, #96]	; 0x60
	data->async->rx_buf_len = len;
    244a:	68e3      	ldr	r3, [r4, #12]
    244c:	665e      	str	r6, [r3, #100]	; 0x64
	data->async->rx_offset = 0;
    244e:	68e2      	ldr	r2, [r4, #12]
    2450:	2300      	movs	r3, #0
    2452:	6693      	str	r3, [r2, #104]	; 0x68
	data->async->rx_next_buf = NULL;
    2454:	68e2      	ldr	r2, [r4, #12]
    2456:	66d3      	str	r3, [r2, #108]	; 0x6c
	data->async->rx_next_buf_len = 0;
    2458:	68e2      	ldr	r2, [r4, #12]
    245a:	6713      	str	r3, [r2, #112]	; 0x70
	if (cfg->flags & UARTE_CFG_FLAG_LOW_POWER) {
    245c:	f8d9 3004 	ldr.w	r3, [r9, #4]
    2460:	f013 0f10 	tst.w	r3, #16
    2464:	d003      	beq.n	246e <uarte_nrfx_rx_enable+0x6e>
		if (data->async->rx_flush_cnt) {
    2466:	68e1      	ldr	r1, [r4, #12]
    2468:	f891 20d1 	ldrb.w	r2, [r1, #209]	; 0xd1
    246c:	b9d2      	cbnz	r2, 24a4 <uarte_nrfx_rx_enable+0xa4>

NRF_STATIC_INLINE void nrf_uarte_rx_buffer_set(NRF_UARTE_Type * p_reg,
                                               uint8_t *        p_buffer,
                                               size_t           length)
{
    p_reg->RXD.PTR    = (uint32_t)p_buffer;
    246e:	f8c5 8534 	str.w	r8, [r5, #1332]	; 0x534
    p_reg->RXD.MAXCNT = length;
    2472:	f8c5 6538 	str.w	r6, [r5, #1336]	; 0x538
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    2476:	2300      	movs	r3, #0
    2478:	f8c5 3110 	str.w	r3, [r5, #272]	; 0x110
    247c:	f8d5 2110 	ldr.w	r2, [r5, #272]	; 0x110
    2480:	f8c5 314c 	str.w	r3, [r5, #332]	; 0x14c
    2484:	f8d5 314c 	ldr.w	r3, [r5, #332]	; 0x14c
	data->async->rx_enabled = true;
    2488:	68e3      	ldr	r3, [r4, #12]
    248a:	2201      	movs	r2, #1
    248c:	f883 20d2 	strb.w	r2, [r3, #210]	; 0xd2
	if (cfg->flags & UARTE_CFG_FLAG_LOW_POWER) {
    2490:	f8d9 3004 	ldr.w	r3, [r9, #4]
    2494:	f013 0f10 	tst.w	r3, #16
    2498:	d125      	bne.n	24e6 <uarte_nrfx_rx_enable+0xe6>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    249a:	2301      	movs	r3, #1
    249c:	602b      	str	r3, [r5, #0]
	return 0;
    249e:	2000      	movs	r0, #0
}
    24a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
			int cpy_len = MIN(len, data->async->rx_flush_cnt);
    24a4:	42b2      	cmp	r2, r6
    24a6:	bf28      	it	cs
    24a8:	4632      	movcs	r2, r6
    24aa:	4692      	mov	sl, r2
			memcpy(buf, data->async->rx_flush_buffer, cpy_len);
    24ac:	31cc      	adds	r1, #204	; 0xcc
    24ae:	4640      	mov	r0, r8
    24b0:	f003 fb66 	bl	5b80 <memcpy>
			buf += cpy_len;
    24b4:	44d0      	add	r8, sl
			if (!len) {
    24b6:	ebb6 060a 	subs.w	r6, r6, sl
    24ba:	d1d8      	bne.n	246e <uarte_nrfx_rx_enable+0x6e>
				data->async->rx_flush_cnt -= cpy_len;
    24bc:	68e2      	ldr	r2, [r4, #12]
    24be:	f892 30d1 	ldrb.w	r3, [r2, #209]	; 0xd1
    24c2:	eba3 030a 	sub.w	r3, r3, sl
    24c6:	f882 30d1 	strb.w	r3, [r2, #209]	; 0xd1
				notify_uart_rx_rdy(dev, cpy_len);
    24ca:	4651      	mov	r1, sl
    24cc:	4638      	mov	r0, r7
    24ce:	f003 fe76 	bl	61be <notify_uart_rx_rdy>
				rx_buf_release(dev, &data->async->rx_buf);
    24d2:	68e1      	ldr	r1, [r4, #12]
    24d4:	3160      	adds	r1, #96	; 0x60
    24d6:	4638      	mov	r0, r7
    24d8:	f003 fe89 	bl	61ee <rx_buf_release>
				notify_rx_disable(dev);
    24dc:	4638      	mov	r0, r7
    24de:	f003 fe9d 	bl	621c <notify_rx_disable>
				return 0;
    24e2:	2000      	movs	r0, #0
    24e4:	e7dc      	b.n	24a0 <uarte_nrfx_rx_enable+0xa0>
    24e6:	f04f 0320 	mov.w	r3, #32
    24ea:	f3ef 8411 	mrs	r4, BASEPRI
    24ee:	f383 8812 	msr	BASEPRI_MAX, r3
    24f2:	f3bf 8f6f 	isb	sy
		uarte_enable(dev, UARTE_LOW_POWER_RX);
    24f6:	2102      	movs	r1, #2
    24f8:	4638      	mov	r0, r7
    24fa:	f003 fe03 	bl	6104 <uarte_enable>
	__asm__ volatile(
    24fe:	f384 8811 	msr	BASEPRI, r4
    2502:	f3bf 8f6f 	isb	sy
}
    2506:	e7c8      	b.n	249a <uarte_nrfx_rx_enable+0x9a>
		return -ENOTSUP;
    2508:	f06f 0085 	mvn.w	r0, #133	; 0x85
    250c:	e7c8      	b.n	24a0 <uarte_nrfx_rx_enable+0xa0>
		return -EBUSY;
    250e:	f06f 000f 	mvn.w	r0, #15
    2512:	e7c5      	b.n	24a0 <uarte_nrfx_rx_enable+0xa0>
    2514:	66666667 	.word	0x66666667

00002518 <uarte_nrfx_tx>:
{
    2518:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    251c:	b083      	sub	sp, #12
    251e:	4605      	mov	r5, r0
    2520:	4698      	mov	r8, r3
	struct uarte_nrfx_data *data = dev->data;
    2522:	6904      	ldr	r4, [r0, #16]
	const struct uarte_nrfx_config *config = dev->config;
    2524:	6846      	ldr	r6, [r0, #4]
	return config->uarte_regs;
    2526:	6833      	ldr	r3, [r6, #0]
	__asm__ volatile(
    2528:	f04f 0020 	mov.w	r0, #32
    252c:	f3ef 8911 	mrs	r9, BASEPRI
    2530:	f380 8812 	msr	BASEPRI_MAX, r0
    2534:	f3bf 8f6f 	isb	sy
	if (data->async->tx_size) {
    2538:	68e6      	ldr	r6, [r4, #12]
    253a:	68f7      	ldr	r7, [r6, #12]
    253c:	b9f7      	cbnz	r7, 257c <uarte_nrfx_tx+0x64>
	data->async->tx_size = len;
    253e:	60f2      	str	r2, [r6, #12]
	data->async->tx_buf = buf;
    2540:	68e0      	ldr	r0, [r4, #12]
    2542:	6081      	str	r1, [r0, #8]
    p_reg->INTENSET = mask;
    2544:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
    2548:	f8c3 0304 	str.w	r0, [r3, #772]	; 0x304

#ifndef NRF_DECLARE_ONLY

NRF_STATIC_INLINE bool nrfx_is_in_ram(void const * p_object)
{
    return ((((uint32_t)p_object) & 0xE0000000u) == 0x20000000u);
    254c:	f001 4360 	and.w	r3, r1, #3758096384	; 0xe0000000
	if (nrfx_is_in_ram(buf)) {
    2550:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
    2554:	d119      	bne.n	258a <uarte_nrfx_tx+0x72>
		data->async->xfer_buf = buf;
    2556:	68e3      	ldr	r3, [r4, #12]
    2558:	6119      	str	r1, [r3, #16]
		data->async->xfer_len = len;
    255a:	68e3      	ldr	r3, [r4, #12]
    255c:	615a      	str	r2, [r3, #20]
	start_tx_locked(dev, data);
    255e:	4621      	mov	r1, r4
    2560:	4628      	mov	r0, r5
    2562:	f003 fe09 	bl	6178 <start_tx_locked>
	__asm__ volatile(
    2566:	f389 8811 	msr	BASEPRI, r9
    256a:	f3bf 8f6f 	isb	sy
	if (data->uart_config.flow_ctrl == UART_CFG_FLOW_CTRL_RTS_CTS
    256e:	7ae3      	ldrb	r3, [r4, #11]
    2570:	2b01      	cmp	r3, #1
    2572:	d011      	beq.n	2598 <uarte_nrfx_tx+0x80>
	return 0;
    2574:	2000      	movs	r0, #0
}
    2576:	b003      	add	sp, #12
    2578:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    257c:	f389 8811 	msr	BASEPRI, r9
    2580:	f3bf 8f6f 	isb	sy
		return -EBUSY;
    2584:	f06f 000f 	mvn.w	r0, #15
    2588:	e7f5      	b.n	2576 <uarte_nrfx_tx+0x5e>
		data->async->tx_cache_offset = 0;
    258a:	68e3      	ldr	r3, [r4, #12]
    258c:	2200      	movs	r2, #0
    258e:	621a      	str	r2, [r3, #32]
		(void)setup_tx_cache(data);
    2590:	4620      	mov	r0, r4
    2592:	f003 ffe1 	bl	6558 <setup_tx_cache>
    2596:	e7e2      	b.n	255e <uarte_nrfx_tx+0x46>
	    && timeout != SYS_FOREVER_US) {
    2598:	f1b8 3fff 	cmp.w	r8, #4294967295
    259c:	d101      	bne.n	25a2 <uarte_nrfx_tx+0x8a>
	return 0;
    259e:	2000      	movs	r0, #0
    25a0:	e7e9      	b.n	2576 <uarte_nrfx_tx+0x5e>
		k_timer_start(&data->async->tx_timeout_timer, K_USEC(timeout),
    25a2:	68e4      	ldr	r4, [r4, #12]
    25a4:	3428      	adds	r4, #40	; 0x28
    25a6:	ea28 70e8 	bic.w	r0, r8, r8, asr #31
    25aa:	17c1      	asrs	r1, r0, #31
			/* Faster algorithm but source is first multiplied by target frequency
			 * and it can overflow even though final result would not overflow.
			 * Kconfig option shall prevent use of this algorithm when there is a
			 * risk of overflow.
			 */
			return ((t * to_hz + off) / from_hz);
    25ac:	03c9      	lsls	r1, r1, #15
    25ae:	ea41 4150 	orr.w	r1, r1, r0, lsr #17
    25b2:	03c0      	lsls	r0, r0, #15
    25b4:	4b09      	ldr	r3, [pc, #36]	; (25dc <uarte_nrfx_tx+0xc4>)
    25b6:	18c0      	adds	r0, r0, r3
    25b8:	4a09      	ldr	r2, [pc, #36]	; (25e0 <uarte_nrfx_tx+0xc8>)
    25ba:	f04f 0300 	mov.w	r3, #0
    25be:	f141 0100 	adc.w	r1, r1, #0
    25c2:	f7fd fd9d 	bl	100 <__aeabi_uldivmod>
    25c6:	4602      	mov	r2, r0
    25c8:	460b      	mov	r3, r1
	z_impl_k_timer_start(timer, duration, period);
    25ca:	2000      	movs	r0, #0
    25cc:	2100      	movs	r1, #0
    25ce:	e9cd 0100 	strd	r0, r1, [sp]
    25d2:	4620      	mov	r0, r4
    25d4:	f002 fd60 	bl	5098 <z_impl_k_timer_start>
	return 0;
    25d8:	2000      	movs	r0, #0
    25da:	e7cc      	b.n	2576 <uarte_nrfx_tx+0x5e>
    25dc:	000f423f 	.word	0x000f423f
    25e0:	000f4240 	.word	0x000f4240

000025e4 <rxstarted_isr>:
{
    25e4:	b510      	push	{r4, lr}
    25e6:	b088      	sub	sp, #32
	struct uarte_nrfx_data *data = dev->data;
    25e8:	6904      	ldr	r4, [r0, #16]
	struct uart_event evt = {
    25ea:	2300      	movs	r3, #0
    25ec:	9303      	str	r3, [sp, #12]
    25ee:	9304      	str	r3, [sp, #16]
    25f0:	9305      	str	r3, [sp, #20]
    25f2:	9306      	str	r3, [sp, #24]
    25f4:	9307      	str	r3, [sp, #28]
    25f6:	2303      	movs	r3, #3
    25f8:	f88d 300c 	strb.w	r3, [sp, #12]
	user_callback(dev, &evt);
    25fc:	a903      	add	r1, sp, #12
    25fe:	f003 fdd6 	bl	61ae <user_callback>
	if (data->async->rx_timeout != SYS_FOREVER_US) {
    2602:	68e3      	ldr	r3, [r4, #12]
    2604:	6fda      	ldr	r2, [r3, #124]	; 0x7c
    2606:	f1b2 3fff 	cmp.w	r2, #4294967295
    260a:	d101      	bne.n	2610 <rxstarted_isr+0x2c>
}
    260c:	b008      	add	sp, #32
    260e:	bd10      	pop	{r4, pc}
		data->async->rx_timeout_left = data->async->rx_timeout;
    2610:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
		k_timer_start(&data->async->rx_timeout_timer,
    2614:	68e3      	ldr	r3, [r4, #12]
    2616:	f103 0488 	add.w	r4, r3, #136	; 0x88
			      K_USEC(data->async->rx_timeout_slab),
    261a:	f8d3 0080 	ldr.w	r0, [r3, #128]	; 0x80
    261e:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
    2622:	17c1      	asrs	r1, r0, #31
    2624:	03c9      	lsls	r1, r1, #15
    2626:	ea41 4150 	orr.w	r1, r1, r0, lsr #17
    262a:	03c0      	lsls	r0, r0, #15
    262c:	4b08      	ldr	r3, [pc, #32]	; (2650 <rxstarted_isr+0x6c>)
    262e:	18c0      	adds	r0, r0, r3
    2630:	4a08      	ldr	r2, [pc, #32]	; (2654 <rxstarted_isr+0x70>)
    2632:	f04f 0300 	mov.w	r3, #0
    2636:	f141 0100 	adc.w	r1, r1, #0
    263a:	f7fd fd61 	bl	100 <__aeabi_uldivmod>
    263e:	4602      	mov	r2, r0
    2640:	460b      	mov	r3, r1
    2642:	9000      	str	r0, [sp, #0]
    2644:	9101      	str	r1, [sp, #4]
    2646:	4620      	mov	r0, r4
    2648:	f002 fd26 	bl	5098 <z_impl_k_timer_start>
}
    264c:	e7de      	b.n	260c <rxstarted_isr+0x28>
    264e:	bf00      	nop
    2650:	000f423f 	.word	0x000f423f
    2654:	000f4240 	.word	0x000f4240

00002658 <endtx_stoptx_ppi_init>:
#endif /* UARTE_INTERRUPT_DRIVEN */
};

static int endtx_stoptx_ppi_init(NRF_UARTE_Type *uarte,
				 struct uarte_nrfx_data *data)
{
    2658:	b538      	push	{r3, r4, r5, lr}
    265a:	4604      	mov	r4, r0
    265c:	460d      	mov	r5, r1
	nrfx_err_t ret;

	ret = gppi_channel_alloc(&data->ppi_ch_endtx);
    265e:	f101 0016 	add.w	r0, r1, #22
    2662:	f001 fb93 	bl	3d8c <nrfx_ppi_channel_alloc>
	if (ret != NRFX_SUCCESS) {
    2666:	4b0c      	ldr	r3, [pc, #48]	; (2698 <endtx_stoptx_ppi_init+0x40>)
    2668:	4298      	cmp	r0, r3
    266a:	d111      	bne.n	2690 <endtx_stoptx_ppi_init+0x38>
		LOG_ERR("Failed to allocate PPI Channel");
		return -EIO;
	}

	nrfx_gppi_channel_endpoints_setup(data->ppi_ch_endtx,
    266c:	7dab      	ldrb	r3, [r5, #22]
    return (uint32_t)((uint8_t *)p_reg + (uint32_t)event);
    266e:	f504 7190 	add.w	r1, r4, #288	; 0x120
    return (uint32_t)p_reg + (uint32_t)task;
    2672:	340c      	adds	r4, #12
NRF_STATIC_INLINE void nrf_ppi_channel_endpoint_setup(NRF_PPI_Type *    p_reg,
                                                      nrf_ppi_channel_t channel,
                                                      uint32_t          eep,
                                                      uint32_t          tep)
{
    p_reg->CH[(uint32_t) channel].EEP = eep;
    2674:	4a09      	ldr	r2, [pc, #36]	; (269c <endtx_stoptx_ppi_init+0x44>)
    2676:	33a2      	adds	r3, #162	; 0xa2
    2678:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
    p_reg->CH[(uint32_t) channel].TEP = tep;
    267c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
    2680:	605c      	str	r4, [r3, #4]
		nrf_uarte_event_address_get(uarte, NRF_UARTE_EVENT_ENDTX),
		nrf_uarte_task_address_get(uarte, NRF_UARTE_TASK_STOPTX));
	nrfx_gppi_channels_enable(BIT(data->ppi_ch_endtx));
    2682:	7da9      	ldrb	r1, [r5, #22]
    2684:	2301      	movs	r3, #1
    2686:	408b      	lsls	r3, r1
    p_reg->CHENSET = mask;
    2688:	f8c2 3504 	str.w	r3, [r2, #1284]	; 0x504

	return 0;
    268c:	2000      	movs	r0, #0
}
    268e:	bd38      	pop	{r3, r4, r5, pc}
		return -EIO;
    2690:	f06f 0004 	mvn.w	r0, #4
    2694:	e7fb      	b.n	268e <endtx_stoptx_ppi_init+0x36>
    2696:	bf00      	nop
    2698:	0bad0000 	.word	0x0bad0000
    269c:	4001f000 	.word	0x4001f000

000026a0 <uarte_nrfx_init>:
{
    26a0:	b570      	push	{r4, r5, r6, lr}
	struct uarte_nrfx_data *data = dev->data;
    26a2:	6905      	ldr	r5, [r0, #16]
	const struct uarte_nrfx_config *config = dev->config;
    26a4:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
    26a6:	681c      	ldr	r4, [r3, #0]
	int ret = uarte_nrfx_rx_counting_init(dev);
    26a8:	f003 fd5f 	bl	616a <uarte_nrfx_rx_counting_init>
	if (ret != 0) {
    26ac:	4606      	mov	r6, r0
    26ae:	bb90      	cbnz	r0, 2716 <uarte_nrfx_init+0x76>
	data->async->low_power_mask = UARTE_LOW_POWER_TX;
    26b0:	68eb      	ldr	r3, [r5, #12]
    26b2:	2201      	movs	r2, #1
    26b4:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    p_reg->INTENSET = mask;
    26b8:	4b18      	ldr	r3, [pc, #96]	; (271c <uarte_nrfx_init+0x7c>)
    26ba:	f8c4 3304 	str.w	r3, [r4, #772]	; 0x304
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Enabled;
    26be:	2308      	movs	r3, #8
    26c0:	f8c4 3500 	str.w	r3, [r4, #1280]	; 0x500
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    26c4:	f8d4 314c 	ldr.w	r3, [r4, #332]	; 0x14c
	if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_RXSTARTED)) {
    26c8:	b1a3      	cbz	r3, 26f4 <uarte_nrfx_init+0x54>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    26ca:	6062      	str	r2, [r4, #4]
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    26cc:	f8d4 3144 	ldr.w	r3, [r4, #324]	; 0x144
		while (!nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_RXTO) &&
    26d0:	b91b      	cbnz	r3, 26da <uarte_nrfx_init+0x3a>
    26d2:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
    26d6:	2b00      	cmp	r3, #0
    26d8:	d0f8      	beq.n	26cc <uarte_nrfx_init+0x2c>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    26da:	2300      	movs	r3, #0
    26dc:	f8c4 314c 	str.w	r3, [r4, #332]	; 0x14c
    26e0:	f8d4 214c 	ldr.w	r2, [r4, #332]	; 0x14c
    26e4:	f8c4 3110 	str.w	r3, [r4, #272]	; 0x110
    26e8:	f8d4 2110 	ldr.w	r2, [r4, #272]	; 0x110
    26ec:	f8c4 3144 	str.w	r3, [r4, #324]	; 0x144
    26f0:	f8d4 3144 	ldr.w	r3, [r4, #324]	; 0x144
	k_timer_init(&data->async->rx_timeout_timer, rx_timeout, NULL);
    26f4:	68e8      	ldr	r0, [r5, #12]
    26f6:	2200      	movs	r2, #0
    26f8:	4909      	ldr	r1, [pc, #36]	; (2720 <uarte_nrfx_init+0x80>)
    26fa:	3088      	adds	r0, #136	; 0x88
    26fc:	f004 fda7 	bl	724e <k_timer_init>
	k_timer_user_data_set(&data->async->rx_timeout_timer, data);
    2700:	68eb      	ldr	r3, [r5, #12]
	timer->user_data = user_data;
    2702:	f8c3 50bc 	str.w	r5, [r3, #188]	; 0xbc
	k_timer_init(&data->async->tx_timeout_timer, tx_timeout, NULL);
    2706:	68e8      	ldr	r0, [r5, #12]
    2708:	2200      	movs	r2, #0
    270a:	4906      	ldr	r1, [pc, #24]	; (2724 <uarte_nrfx_init+0x84>)
    270c:	3028      	adds	r0, #40	; 0x28
    270e:	f004 fd9e 	bl	724e <k_timer_init>
	k_timer_user_data_set(&data->async->tx_timeout_timer, data);
    2712:	68eb      	ldr	r3, [r5, #12]
    2714:	65dd      	str	r5, [r3, #92]	; 0x5c
}
    2716:	4630      	mov	r0, r6
    2718:	bd70      	pop	{r4, r5, r6, pc}
    271a:	bf00      	nop
    271c:	000a0210 	.word	0x000a0210
    2720:	000063ff 	.word	0x000063ff
    2724:	000063f3 	.word	0x000063f3

00002728 <set_comparator>:
	return (a - b) & COUNTER_MAX;
}

static void set_comparator(int32_t chan, uint32_t cyc)
{
	nrf_rtc_cc_set(RTC, chan, cyc & COUNTER_MAX);
    2728:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000

#ifndef NRF_DECLARE_ONLY

NRF_STATIC_INLINE  void nrf_rtc_cc_set(NRF_RTC_Type * p_reg, uint32_t ch, uint32_t cc_val)
{
    p_reg->CC[ch] = cc_val;
    272c:	f500 70a8 	add.w	r0, r0, #336	; 0x150
    2730:	4b01      	ldr	r3, [pc, #4]	; (2738 <set_comparator+0x10>)
    2732:	f843 1020 	str.w	r1, [r3, r0, lsl #2]
}
    2736:	4770      	bx	lr
    2738:	40011000 	.word	0x40011000

0000273c <get_comparator>:
}

NRF_STATIC_INLINE  uint32_t nrf_rtc_cc_get(NRF_RTC_Type const * p_reg, uint32_t ch)
{
    return p_reg->CC[ch];
    273c:	f500 70a8 	add.w	r0, r0, #336	; 0x150
    2740:	4b01      	ldr	r3, [pc, #4]	; (2748 <get_comparator+0xc>)
    2742:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]

static uint32_t get_comparator(int32_t chan)
{
	return nrf_rtc_cc_get(RTC, chan);
}
    2746:	4770      	bx	lr
    2748:	40011000 	.word	0x40011000

0000274c <event_enable>:
	nrf_rtc_event_clear(RTC, RTC_CHANNEL_EVENT_ADDR(chan));
}

static void event_enable(int32_t chan)
{
	nrf_rtc_event_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    274c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    2750:	4083      	lsls	r3, r0
    *(__IO uint32_t *)((uint32_t)p_reg + task) = 1;
}

NRF_STATIC_INLINE void nrf_rtc_event_enable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->EVTENSET = mask;
    2752:	4a02      	ldr	r2, [pc, #8]	; (275c <event_enable+0x10>)
    2754:	f8c2 3344 	str.w	r3, [r2, #836]	; 0x344
}
    2758:	4770      	bx	lr
    275a:	bf00      	nop
    275c:	40011000 	.word	0x40011000

00002760 <event_disable>:

static void event_disable(int32_t chan)
{
	nrf_rtc_event_disable(RTC, RTC_CHANNEL_INT_MASK(chan));
    2760:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    2764:	4083      	lsls	r3, r0
}

NRF_STATIC_INLINE void nrf_rtc_event_disable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->EVTENCLR = mask;
    2766:	4a02      	ldr	r2, [pc, #8]	; (2770 <event_disable+0x10>)
    2768:	f8c2 3348 	str.w	r3, [r2, #840]	; 0x348
}
    276c:	4770      	bx	lr
    276e:	bf00      	nop
    2770:	40011000 	.word	0x40011000

00002774 <counter>:
     return p_reg->COUNTER;
    2774:	4b01      	ldr	r3, [pc, #4]	; (277c <counter+0x8>)
    2776:	f8d3 0504 	ldr.w	r0, [r3, #1284]	; 0x504

static uint32_t counter(void)
{
	return nrf_rtc_counter_get(RTC);
}
    277a:	4770      	bx	lr
    277c:	40011000 	.word	0x40011000

00002780 <compare_int_lock>:
	return 0;
#endif
}

static bool compare_int_lock(int32_t chan)
{
    2780:	b510      	push	{r4, lr}
	atomic_val_t prev = atomic_and(&int_mask, ~BIT(chan));
    2782:	2301      	movs	r3, #1
    2784:	4083      	lsls	r3, r0
    2786:	ea6f 0c03 	mvn.w	ip, r3
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    278a:	4a10      	ldr	r2, [pc, #64]	; (27cc <compare_int_lock+0x4c>)
    278c:	f3bf 8f5b 	dmb	ish
    2790:	e852 1f00 	ldrex	r1, [r2]
    2794:	ea01 0e0c 	and.w	lr, r1, ip
    2798:	e842 e400 	strex	r4, lr, [r2]
    279c:	2c00      	cmp	r4, #0
    279e:	d1f7      	bne.n	2790 <compare_int_lock+0x10>
    27a0:	f3bf 8f5b 	dmb	ish

	nrf_rtc_int_disable(RTC, RTC_CHANNEL_INT_MASK(chan));
    27a4:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    27a8:	fa02 f000 	lsl.w	r0, r2, r0
    p_reg->INTENCLR = mask;
    27ac:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
    27b0:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
    27b4:	f8c2 0308 	str.w	r0, [r2, #776]	; 0x308
  __ASM volatile ("dmb 0xF":::"memory");
    27b8:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("isb 0xF":::"memory");
    27bc:	f3bf 8f6f 	isb	sy

	__DMB();
	__ISB();

	return prev & BIT(chan);
    27c0:	420b      	tst	r3, r1
}
    27c2:	bf14      	ite	ne
    27c4:	2001      	movne	r0, #1
    27c6:	2000      	moveq	r0, #0
    27c8:	bd10      	pop	{r4, pc}
    27ca:	bf00      	nop
    27cc:	20000b4c 	.word	0x20000b4c

000027d0 <channel_processing_check_and_clear>:
		event_enable(chan);
	}
}

static bool channel_processing_check_and_clear(int32_t chan)
{
    27d0:	b570      	push	{r4, r5, r6, lr}
    27d2:	4604      	mov	r4, r0
	bool result = false;

	uint32_t mcu_critical_state = full_int_lock();
    27d4:	f004 f8f8 	bl	69c8 <full_int_lock>
    27d8:	4605      	mov	r5, r0

	if (nrf_rtc_int_enable_check(RTC, RTC_CHANNEL_INT_MASK(chan))) {
    27da:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    27de:	40a3      	lsls	r3, r4
    return p_reg->INTENSET & mask;
    27e0:	4a17      	ldr	r2, [pc, #92]	; (2840 <channel_processing_check_and_clear+0x70>)
    27e2:	f8d2 2304 	ldr.w	r2, [r2, #772]	; 0x304
    27e6:	4213      	tst	r3, r2
    27e8:	d105      	bne.n	27f6 <channel_processing_check_and_clear+0x26>
	bool result = false;
    27ea:	2600      	movs	r6, #0
		if (result) {
			event_clear(chan);
		}
	}

	full_int_unlock(mcu_critical_state);
    27ec:	4628      	mov	r0, r5
    27ee:	f004 f8f4 	bl	69da <full_int_unlock>

	return result;
}
    27f2:	4630      	mov	r0, r6
    27f4:	bd70      	pop	{r4, r5, r6, pc}
		result = atomic_and(&force_isr_mask, ~BIT(chan)) ||
    27f6:	2301      	movs	r3, #1
    27f8:	40a3      	lsls	r3, r4
    27fa:	43db      	mvns	r3, r3
    27fc:	4a11      	ldr	r2, [pc, #68]	; (2844 <channel_processing_check_and_clear+0x74>)
    27fe:	f3bf 8f5b 	dmb	ish
    2802:	e852 1f00 	ldrex	r1, [r2]
    2806:	ea01 0003 	and.w	r0, r1, r3
    280a:	e842 0600 	strex	r6, r0, [r2]
    280e:	2e00      	cmp	r6, #0
    2810:	d1f7      	bne.n	2802 <channel_processing_check_and_clear+0x32>
    2812:	f3bf 8f5b 	dmb	ish
    2816:	b959      	cbnz	r1, 2830 <channel_processing_check_and_clear+0x60>
			 nrf_rtc_event_check(RTC, RTC_CHANNEL_EVENT_ADDR(chan));
    2818:	f104 0350 	add.w	r3, r4, #80	; 0x50
    281c:	009b      	lsls	r3, r3, #2
    281e:	b29b      	uxth	r3, r3
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    2820:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    2824:	f503 3388 	add.w	r3, r3, #69632	; 0x11000
    2828:	681b      	ldr	r3, [r3, #0]
		result = atomic_and(&force_isr_mask, ~BIT(chan)) ||
    282a:	b113      	cbz	r3, 2832 <channel_processing_check_and_clear+0x62>
    282c:	2301      	movs	r3, #1
    282e:	e000      	b.n	2832 <channel_processing_check_and_clear+0x62>
    2830:	2301      	movs	r3, #1
		if (result) {
    2832:	461e      	mov	r6, r3
    2834:	2b00      	cmp	r3, #0
    2836:	d0d9      	beq.n	27ec <channel_processing_check_and_clear+0x1c>
			event_clear(chan);
    2838:	4620      	mov	r0, r4
    283a:	f004 f8b6 	bl	69aa <event_clear>
    283e:	e7d5      	b.n	27ec <channel_processing_check_and_clear+0x1c>
    2840:	40011000 	.word	0x40011000
    2844:	20000b48 	.word	0x20000b48

00002848 <compare_int_unlock>:
	if (key) {
    2848:	b901      	cbnz	r1, 284c <compare_int_unlock+0x4>
}
    284a:	4770      	bx	lr
		atomic_or(&int_mask, BIT(chan));
    284c:	2301      	movs	r3, #1
    284e:	4083      	lsls	r3, r0
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    2850:	4a11      	ldr	r2, [pc, #68]	; (2898 <compare_int_unlock+0x50>)
    2852:	f3bf 8f5b 	dmb	ish
    2856:	e852 1f00 	ldrex	r1, [r2]
    285a:	4319      	orrs	r1, r3
    285c:	e842 1c00 	strex	ip, r1, [r2]
    2860:	f1bc 0f00 	cmp.w	ip, #0
    2864:	d1f7      	bne.n	2856 <compare_int_unlock+0xe>
    2866:	f3bf 8f5b 	dmb	ish
		nrf_rtc_int_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    286a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    286e:	4083      	lsls	r3, r0
    p_reg->INTENSET = mask;
    2870:	4a0a      	ldr	r2, [pc, #40]	; (289c <compare_int_unlock+0x54>)
    2872:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
    2876:	f3bf 8f5b 	dmb	ish
    287a:	4b09      	ldr	r3, [pc, #36]	; (28a0 <compare_int_unlock+0x58>)
    287c:	681b      	ldr	r3, [r3, #0]
    287e:	f3bf 8f5b 	dmb	ish
		if (atomic_get(&force_isr_mask) & BIT(chan)) {
    2882:	fa23 f000 	lsr.w	r0, r3, r0
    2886:	f010 0f01 	tst.w	r0, #1
    288a:	d0de      	beq.n	284a <compare_int_unlock+0x2>
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    288c:	4b05      	ldr	r3, [pc, #20]	; (28a4 <compare_int_unlock+0x5c>)
    288e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
    2892:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
}
    2896:	e7d8      	b.n	284a <compare_int_unlock+0x2>
    2898:	20000b4c 	.word	0x20000b4c
    289c:	40011000 	.word	0x40011000
    28a0:	20000b48 	.word	0x20000b48
    28a4:	e000e100 	.word	0xe000e100

000028a8 <sys_clock_timeout_handler>:
{
    28a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    28ac:	4607      	mov	r7, r0
    28ae:	4614      	mov	r4, r2
    28b0:	461e      	mov	r6, r3
	uint32_t cc_value = absolute_time_to_cc(expire_time);
    28b2:	4610      	mov	r0, r2
    28b4:	4619      	mov	r1, r3
    28b6:	f004 f884 	bl	69c2 <absolute_time_to_cc>
    28ba:	4605      	mov	r5, r0
	uint64_t dticks = (expire_time - last_count) / CYC_PER_TICK;
    28bc:	4b15      	ldr	r3, [pc, #84]	; (2914 <sys_clock_timeout_handler+0x6c>)
    28be:	681a      	ldr	r2, [r3, #0]
    28c0:	1aa0      	subs	r0, r4, r2
	last_count += dticks * CYC_PER_TICK;
    28c2:	601c      	str	r4, [r3, #0]
    28c4:	605e      	str	r6, [r3, #4]
	return (cc_value >= ANCHOR_RANGE_START) && (cc_value < ANCHOR_RANGE_END);
    28c6:	f5a5 1300 	sub.w	r3, r5, #2097152	; 0x200000
	if (in_anchor_range(cc_value)) {
    28ca:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
    28ce:	d309      	bcc.n	28e4 <sys_clock_timeout_handler+0x3c>
	return false;
    28d0:	2400      	movs	r4, #0
	sys_clock_announce(IS_ENABLED(CONFIG_TICKLESS_KERNEL) ?
    28d2:	f002 fb13 	bl	4efc <sys_clock_announce>
	if (cc_value == get_comparator(chan)) {
    28d6:	4638      	mov	r0, r7
    28d8:	f7ff ff30 	bl	273c <get_comparator>
    28dc:	42a8      	cmp	r0, r5
    28de:	d00e      	beq.n	28fe <sys_clock_timeout_handler+0x56>
}
    28e0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		anchor = (((uint64_t)overflow_cnt) << COUNTER_BIT_WIDTH) + cc_value;
    28e4:	4b0c      	ldr	r3, [pc, #48]	; (2918 <sys_clock_timeout_handler+0x70>)
    28e6:	681b      	ldr	r3, [r3, #0]
    28e8:	0a1a      	lsrs	r2, r3, #8
    28ea:	061b      	lsls	r3, r3, #24
    28ec:	eb15 0803 	adds.w	r8, r5, r3
    28f0:	f142 0900 	adc.w	r9, r2, #0
    28f4:	4b09      	ldr	r3, [pc, #36]	; (291c <sys_clock_timeout_handler+0x74>)
    28f6:	e9c3 8900 	strd	r8, r9, [r3]
		return true;
    28fa:	2401      	movs	r4, #1
    28fc:	e7e9      	b.n	28d2 <sys_clock_timeout_handler+0x2a>
		if (!anchor_updated) {
    28fe:	b11c      	cbz	r4, 2908 <sys_clock_timeout_handler+0x60>
		event_enable(chan);
    2900:	4638      	mov	r0, r7
    2902:	f7ff ff23 	bl	274c <event_enable>
}
    2906:	e7eb      	b.n	28e0 <sys_clock_timeout_handler+0x38>
			set_comparator(chan, COUNTER_HALF_SPAN);
    2908:	f44f 0100 	mov.w	r1, #8388608	; 0x800000
    290c:	4638      	mov	r0, r7
    290e:	f7ff ff0b 	bl	2728 <set_comparator>
    2912:	e7f5      	b.n	2900 <sys_clock_timeout_handler+0x58>
    2914:	200003e8 	.word	0x200003e8
    2918:	20000b50 	.word	0x20000b50
    291c:	200003d0 	.word	0x200003d0

00002920 <z_nrf_rtc_timer_read>:
{
    2920:	b538      	push	{r3, r4, r5, lr}
	uint64_t val = ((uint64_t)overflow_cnt) << COUNTER_BIT_WIDTH;
    2922:	4b0d      	ldr	r3, [pc, #52]	; (2958 <z_nrf_rtc_timer_read+0x38>)
    2924:	681c      	ldr	r4, [r3, #0]
    2926:	0a25      	lsrs	r5, r4, #8
    2928:	0624      	lsls	r4, r4, #24
  __ASM volatile ("dmb 0xF":::"memory");
    292a:	f3bf 8f5f 	dmb	sy
	uint32_t cntr = counter();
    292e:	f7ff ff21 	bl	2774 <counter>
    2932:	4603      	mov	r3, r0
	val += cntr;
    2934:	1900      	adds	r0, r0, r4
    2936:	f145 0100 	adc.w	r1, r5, #0
	if (cntr < OVERFLOW_RISK_RANGE_END) {
    293a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
    293e:	d20a      	bcs.n	2956 <z_nrf_rtc_timer_read+0x36>
		if (val < anchor) {
    2940:	4b06      	ldr	r3, [pc, #24]	; (295c <z_nrf_rtc_timer_read+0x3c>)
    2942:	e9d3 2300 	ldrd	r2, r3, [r3]
    2946:	4290      	cmp	r0, r2
    2948:	eb71 0303 	sbcs.w	r3, r1, r3
    294c:	d203      	bcs.n	2956 <z_nrf_rtc_timer_read+0x36>
			val += COUNTER_SPAN;
    294e:	f110 7080 	adds.w	r0, r0, #16777216	; 0x1000000
    2952:	f141 0100 	adc.w	r1, r1, #0
}
    2956:	bd38      	pop	{r3, r4, r5, pc}
    2958:	20000b50 	.word	0x20000b50
    295c:	200003d0 	.word	0x200003d0

00002960 <compare_set_nolocks>:
{
    2960:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2962:	4606      	mov	r6, r0
    2964:	4614      	mov	r4, r2
    2966:	461d      	mov	r5, r3
	uint32_t cc_value = absolute_time_to_cc(target_time);
    2968:	4610      	mov	r0, r2
    296a:	4619      	mov	r1, r3
    296c:	f004 f829 	bl	69c2 <absolute_time_to_cc>
    2970:	4607      	mov	r7, r0
	uint64_t curr_time = z_nrf_rtc_timer_read();
    2972:	f7ff ffd5 	bl	2920 <z_nrf_rtc_timer_read>
	if (curr_time < target_time) {
    2976:	42a0      	cmp	r0, r4
    2978:	eb71 0305 	sbcs.w	r3, r1, r5
    297c:	d21d      	bcs.n	29ba <compare_set_nolocks+0x5a>
		if (target_time - curr_time > COUNTER_SPAN) {
    297e:	1a23      	subs	r3, r4, r0
    2980:	eb65 0101 	sbc.w	r1, r5, r1
    2984:	4a1b      	ldr	r2, [pc, #108]	; (29f4 <compare_set_nolocks+0x94>)
    2986:	4293      	cmp	r3, r2
    2988:	f171 0300 	sbcs.w	r3, r1, #0
    298c:	d22f      	bcs.n	29ee <compare_set_nolocks+0x8e>
		if (target_time != cc_data[chan].target_time) {
    298e:	4b1a      	ldr	r3, [pc, #104]	; (29f8 <compare_set_nolocks+0x98>)
    2990:	eb03 1306 	add.w	r3, r3, r6, lsl #4
    2994:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
    2998:	42ab      	cmp	r3, r5
    299a:	bf08      	it	eq
    299c:	42a2      	cmpeq	r2, r4
    299e:	d01a      	beq.n	29d6 <compare_set_nolocks+0x76>
			uint32_t cc_set = set_absolute_alarm(chan, cc_value);
    29a0:	4639      	mov	r1, r7
    29a2:	4630      	mov	r0, r6
    29a4:	f004 f81e 	bl	69e4 <set_absolute_alarm>
			target_time += counter_sub(cc_set, cc_value);
    29a8:	4639      	mov	r1, r7
    29aa:	f003 fffa 	bl	69a2 <counter_sub>
    29ae:	1900      	adds	r0, r0, r4
    29b0:	f145 0300 	adc.w	r3, r5, #0
    29b4:	4604      	mov	r4, r0
    29b6:	461d      	mov	r5, r3
    29b8:	e00d      	b.n	29d6 <compare_set_nolocks+0x76>
		atomic_or(&force_isr_mask, BIT(chan));
    29ba:	2301      	movs	r3, #1
    29bc:	40b3      	lsls	r3, r6
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    29be:	4a0f      	ldr	r2, [pc, #60]	; (29fc <compare_set_nolocks+0x9c>)
    29c0:	f3bf 8f5b 	dmb	ish
    29c4:	e852 1f00 	ldrex	r1, [r2]
    29c8:	4319      	orrs	r1, r3
    29ca:	e842 1000 	strex	r0, r1, [r2]
    29ce:	2800      	cmp	r0, #0
    29d0:	d1f8      	bne.n	29c4 <compare_set_nolocks+0x64>
    29d2:	f3bf 8f5b 	dmb	ish
	cc_data[chan].target_time = target_time;
    29d6:	4b08      	ldr	r3, [pc, #32]	; (29f8 <compare_set_nolocks+0x98>)
    29d8:	0132      	lsls	r2, r6, #4
    29da:	eb03 1606 	add.w	r6, r3, r6, lsl #4
    29de:	e9c6 4502 	strd	r4, r5, [r6, #8]
	cc_data[chan].callback = handler;
    29e2:	9906      	ldr	r1, [sp, #24]
    29e4:	5099      	str	r1, [r3, r2]
	cc_data[chan].user_context = user_data;
    29e6:	9b07      	ldr	r3, [sp, #28]
    29e8:	6073      	str	r3, [r6, #4]
	return ret;
    29ea:	2000      	movs	r0, #0
}
    29ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			return -EINVAL;
    29ee:	f06f 0015 	mvn.w	r0, #21
    29f2:	e7fb      	b.n	29ec <compare_set_nolocks+0x8c>
    29f4:	01000001 	.word	0x01000001
    29f8:	200003d8 	.word	0x200003d8
    29fc:	20000b48 	.word	0x20000b48

00002a00 <sys_clock_driver_init>:
{
	return (uint32_t)z_nrf_rtc_timer_read();
}

static int sys_clock_driver_init(const struct device *dev)
{
    2a00:	b530      	push	{r4, r5, lr}
    2a02:	b083      	sub	sp, #12
    p_reg->PRESCALER = val;
    2a04:	2300      	movs	r3, #0
    2a06:	4a1d      	ldr	r2, [pc, #116]	; (2a7c <sys_clock_driver_init+0x7c>)
    2a08:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
			CLOCK_CONTROL_NRF_LF_START_AVAILABLE :
			CLOCK_CONTROL_NRF_LF_START_STABLE);

	/* TODO: replace with counter driver to access RTC */
	nrf_rtc_prescaler_set(RTC, 0);
	for (int32_t chan = 0; chan < CHAN_COUNT; chan++) {
    2a0c:	2b00      	cmp	r3, #0
    2a0e:	dd24      	ble.n	2a5a <sys_clock_driver_init+0x5a>
    p_reg->INTENSET = mask;
    2a10:	4c1a      	ldr	r4, [pc, #104]	; (2a7c <sys_clock_driver_init+0x7c>)
    2a12:	2502      	movs	r5, #2
    2a14:	f8c4 5304 	str.w	r5, [r4, #772]	; 0x304
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    2a18:	4b19      	ldr	r3, [pc, #100]	; (2a80 <sys_clock_driver_init+0x80>)
    2a1a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
    2a1e:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180

	nrf_rtc_int_enable(RTC, NRF_RTC_INT_OVERFLOW_MASK);

	NVIC_ClearPendingIRQ(RTC_IRQn);

	IRQ_CONNECT(RTC_IRQn, DT_IRQ(DT_NODELABEL(RTC_LABEL), priority),
    2a22:	2200      	movs	r2, #0
    2a24:	2101      	movs	r1, #1
    2a26:	2011      	movs	r0, #17
    2a28:	f7fe fd4c 	bl	14c4 <z_arm_irq_priority_set>
		    rtc_nrf_isr, 0, 0);
	irq_enable(RTC_IRQn);
    2a2c:	2011      	movs	r0, #17
    2a2e:	f7fe fd2d 	bl	148c <arch_irq_enable>
    *(__IO uint32_t *)((uint32_t)p_reg + task) = 1;
    2a32:	2301      	movs	r3, #1
    2a34:	60a3      	str	r3, [r4, #8]
    2a36:	6023      	str	r3, [r4, #0]

	nrf_rtc_task_trigger(RTC, NRF_RTC_TASK_CLEAR);
	nrf_rtc_task_trigger(RTC, NRF_RTC_TASK_START);

	int_mask = BIT_MASK(CHAN_COUNT);
    2a38:	4a12      	ldr	r2, [pc, #72]	; (2a84 <sys_clock_driver_init+0x84>)
    2a3a:	6013      	str	r3, [r2, #0]

	uint32_t initial_timeout = IS_ENABLED(CONFIG_TICKLESS_KERNEL) ?
		(COUNTER_HALF_SPAN - 1) :
		(counter() + CYC_PER_TICK);

	compare_set(0, initial_timeout, sys_clock_timeout_handler, NULL);
    2a3c:	2400      	movs	r4, #0
    2a3e:	9401      	str	r4, [sp, #4]
    2a40:	4b11      	ldr	r3, [pc, #68]	; (2a88 <sys_clock_driver_init+0x88>)
    2a42:	9300      	str	r3, [sp, #0]
    2a44:	4a11      	ldr	r2, [pc, #68]	; (2a8c <sys_clock_driver_init+0x8c>)
    2a46:	2300      	movs	r3, #0
    2a48:	4620      	mov	r0, r4
    2a4a:	f004 f806 	bl	6a5a <compare_set>

	z_nrf_clock_control_lf_on(mode);
    2a4e:	4628      	mov	r0, r5
    2a50:	f7ff fa52 	bl	1ef8 <z_nrf_clock_control_lf_on>

	return 0;
}
    2a54:	4620      	mov	r0, r4
    2a56:	b003      	add	sp, #12
    2a58:	bd30      	pop	{r4, r5, pc}
		cc_data[chan].target_time = TARGET_TIME_INVALID;
    2a5a:	4a0d      	ldr	r2, [pc, #52]	; (2a90 <sys_clock_driver_init+0x90>)
    2a5c:	eb02 1203 	add.w	r2, r2, r3, lsl #4
    2a60:	f04f 30ff 	mov.w	r0, #4294967295
    2a64:	f04f 31ff 	mov.w	r1, #4294967295
    2a68:	e9c2 0102 	strd	r0, r1, [r2, #8]
		nrf_rtc_int_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    2a6c:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    2a70:	409a      	lsls	r2, r3
    p_reg->INTENSET = mask;
    2a72:	4902      	ldr	r1, [pc, #8]	; (2a7c <sys_clock_driver_init+0x7c>)
    2a74:	f8c1 2304 	str.w	r2, [r1, #772]	; 0x304
	for (int32_t chan = 0; chan < CHAN_COUNT; chan++) {
    2a78:	3301      	adds	r3, #1
    2a7a:	e7c7      	b.n	2a0c <sys_clock_driver_init+0xc>
    2a7c:	40011000 	.word	0x40011000
    2a80:	e000e100 	.word	0xe000e100
    2a84:	20000b4c 	.word	0x20000b4c
    2a88:	000028a9 	.word	0x000028a9
    2a8c:	007fffff 	.word	0x007fffff
    2a90:	200003d8 	.word	0x200003d8

00002a94 <process_channel>:
{
    2a94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    2a98:	b082      	sub	sp, #8
    2a9a:	4604      	mov	r4, r0
	if (channel_processing_check_and_clear(chan)) {
    2a9c:	f7ff fe98 	bl	27d0 <channel_processing_check_and_clear>
    2aa0:	b910      	cbnz	r0, 2aa8 <process_channel+0x14>
}
    2aa2:	b002      	add	sp, #8
    2aa4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		curr_time = z_nrf_rtc_timer_read();
    2aa8:	f7ff ff3a 	bl	2920 <z_nrf_rtc_timer_read>
    2aac:	4682      	mov	sl, r0
    2aae:	460e      	mov	r6, r1
		mcu_critical_state = full_int_lock();
    2ab0:	f003 ff8a 	bl	69c8 <full_int_lock>
    2ab4:	4605      	mov	r5, r0
		expire_time = cc_data[chan].target_time;
    2ab6:	4b13      	ldr	r3, [pc, #76]	; (2b04 <process_channel+0x70>)
    2ab8:	eb03 1304 	add.w	r3, r3, r4, lsl #4
    2abc:	e9d3 8902 	ldrd	r8, r9, [r3, #8]
		if (curr_time >= expire_time) {
    2ac0:	45c2      	cmp	sl, r8
    2ac2:	eb76 0309 	sbcs.w	r3, r6, r9
    2ac6:	d20b      	bcs.n	2ae0 <process_channel+0x4c>
		z_nrf_rtc_timer_compare_handler_t handler = NULL;
    2ac8:	2600      	movs	r6, #0
		full_int_unlock(mcu_critical_state);
    2aca:	4628      	mov	r0, r5
    2acc:	f003 ff85 	bl	69da <full_int_unlock>
		if (handler) {
    2ad0:	2e00      	cmp	r6, #0
    2ad2:	d0e6      	beq.n	2aa2 <process_channel+0xe>
			handler(chan, expire_time, user_context);
    2ad4:	9700      	str	r7, [sp, #0]
    2ad6:	4642      	mov	r2, r8
    2ad8:	464b      	mov	r3, r9
    2ada:	4620      	mov	r0, r4
    2adc:	47b0      	blx	r6
}
    2ade:	e7e0      	b.n	2aa2 <process_channel+0xe>
			handler = cc_data[chan].callback;
    2ae0:	4a08      	ldr	r2, [pc, #32]	; (2b04 <process_channel+0x70>)
    2ae2:	0123      	lsls	r3, r4, #4
    2ae4:	eb02 1104 	add.w	r1, r2, r4, lsl #4
    2ae8:	58d6      	ldr	r6, [r2, r3]
			user_context = cc_data[chan].user_context;
    2aea:	684f      	ldr	r7, [r1, #4]
			cc_data[chan].callback = NULL;
    2aec:	2000      	movs	r0, #0
    2aee:	50d0      	str	r0, [r2, r3]
			cc_data[chan].target_time = TARGET_TIME_INVALID;
    2af0:	f04f 32ff 	mov.w	r2, #4294967295
    2af4:	f04f 33ff 	mov.w	r3, #4294967295
    2af8:	e9c1 2302 	strd	r2, r3, [r1, #8]
			event_disable(chan);
    2afc:	4620      	mov	r0, r4
    2afe:	f7ff fe2f 	bl	2760 <event_disable>
    2b02:	e7e2      	b.n	2aca <process_channel+0x36>
    2b04:	200003d8 	.word	0x200003d8

00002b08 <rtc_nrf_isr>:
{
    2b08:	b510      	push	{r4, lr}
    return p_reg->INTENSET & mask;
    2b0a:	4b0e      	ldr	r3, [pc, #56]	; (2b44 <rtc_nrf_isr+0x3c>)
    2b0c:	f8d3 3304 	ldr.w	r3, [r3, #772]	; 0x304
	if (nrf_rtc_int_enable_check(RTC, NRF_RTC_INT_OVERFLOW_MASK) &&
    2b10:	f013 0f02 	tst.w	r3, #2
    2b14:	d00d      	beq.n	2b32 <rtc_nrf_isr+0x2a>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    2b16:	4b0b      	ldr	r3, [pc, #44]	; (2b44 <rtc_nrf_isr+0x3c>)
    2b18:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
    2b1c:	b14b      	cbz	r3, 2b32 <rtc_nrf_isr+0x2a>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    2b1e:	4b09      	ldr	r3, [pc, #36]	; (2b44 <rtc_nrf_isr+0x3c>)
    2b20:	2200      	movs	r2, #0
    2b22:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
    2b26:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
		overflow_cnt++;
    2b2a:	4a07      	ldr	r2, [pc, #28]	; (2b48 <rtc_nrf_isr+0x40>)
    2b2c:	6813      	ldr	r3, [r2, #0]
    2b2e:	3301      	adds	r3, #1
    2b30:	6013      	str	r3, [r2, #0]
{
    2b32:	2400      	movs	r4, #0
	for (int32_t chan = 0; chan < CHAN_COUNT; chan++) {
    2b34:	2c00      	cmp	r4, #0
    2b36:	dd00      	ble.n	2b3a <rtc_nrf_isr+0x32>
}
    2b38:	bd10      	pop	{r4, pc}
		process_channel(chan);
    2b3a:	4620      	mov	r0, r4
    2b3c:	f7ff ffaa 	bl	2a94 <process_channel>
	for (int32_t chan = 0; chan < CHAN_COUNT; chan++) {
    2b40:	3401      	adds	r4, #1
    2b42:	e7f7      	b.n	2b34 <rtc_nrf_isr+0x2c>
    2b44:	40011000 	.word	0x40011000
    2b48:	20000b50 	.word	0x20000b50

00002b4c <sys_clock_set_timeout>:
{
    2b4c:	b510      	push	{r4, lr}
    2b4e:	b082      	sub	sp, #8
	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
    2b50:	f1b0 3fff 	cmp.w	r0, #4294967295
    2b54:	d006      	beq.n	2b64 <sys_clock_set_timeout+0x18>
	ticks = CLAMP(ticks - 1, 0, (int32_t)MAX_TICKS);
    2b56:	2801      	cmp	r0, #1
    2b58:	dd06      	ble.n	2b68 <sys_clock_set_timeout+0x1c>
    2b5a:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    2b5e:	da05      	bge.n	2b6c <sys_clock_set_timeout+0x20>
    2b60:	1e44      	subs	r4, r0, #1
    2b62:	e004      	b.n	2b6e <sys_clock_set_timeout+0x22>
	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
    2b64:	480f      	ldr	r0, [pc, #60]	; (2ba4 <sys_clock_set_timeout+0x58>)
    2b66:	e7f8      	b.n	2b5a <sys_clock_set_timeout+0xe>
	ticks = CLAMP(ticks - 1, 0, (int32_t)MAX_TICKS);
    2b68:	2400      	movs	r4, #0
    2b6a:	e000      	b.n	2b6e <sys_clock_set_timeout+0x22>
    2b6c:	4c0d      	ldr	r4, [pc, #52]	; (2ba4 <sys_clock_set_timeout+0x58>)
	uint32_t unannounced = z_nrf_rtc_timer_read() - last_count;
    2b6e:	f7ff fed7 	bl	2920 <z_nrf_rtc_timer_read>
    2b72:	4b0d      	ldr	r3, [pc, #52]	; (2ba8 <sys_clock_set_timeout+0x5c>)
    2b74:	6819      	ldr	r1, [r3, #0]
    2b76:	685b      	ldr	r3, [r3, #4]
    2b78:	1a40      	subs	r0, r0, r1
	if (unannounced >= COUNTER_HALF_SPAN) {
    2b7a:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    2b7e:	d300      	bcc.n	2b82 <sys_clock_set_timeout+0x36>
		ticks = 0;
    2b80:	2400      	movs	r4, #0
	cyc = ticks * CYC_PER_TICK + 1 + unannounced;
    2b82:	4420      	add	r0, r4
    2b84:	1c42      	adds	r2, r0, #1
	if (cyc > MAX_CYCLES) {
    2b86:	f5b2 0f00 	cmp.w	r2, #8388608	; 0x800000
    2b8a:	d300      	bcc.n	2b8e <sys_clock_set_timeout+0x42>
		cyc = MAX_CYCLES;
    2b8c:	4a05      	ldr	r2, [pc, #20]	; (2ba4 <sys_clock_set_timeout+0x58>)
	uint64_t target_time = cyc + last_count;
    2b8e:	2000      	movs	r0, #0
    2b90:	188a      	adds	r2, r1, r2
	compare_set(0, target_time, sys_clock_timeout_handler, NULL);
    2b92:	9001      	str	r0, [sp, #4]
    2b94:	4905      	ldr	r1, [pc, #20]	; (2bac <sys_clock_set_timeout+0x60>)
    2b96:	9100      	str	r1, [sp, #0]
    2b98:	f143 0300 	adc.w	r3, r3, #0
    2b9c:	f003 ff5d 	bl	6a5a <compare_set>
}
    2ba0:	b002      	add	sp, #8
    2ba2:	bd10      	pop	{r4, pc}
    2ba4:	007fffff 	.word	0x007fffff
    2ba8:	200003e8 	.word	0x200003e8
    2bac:	000028a9 	.word	0x000028a9

00002bb0 <sys_clock_elapsed>:
{
    2bb0:	b508      	push	{r3, lr}
	return (z_nrf_rtc_timer_read() - last_count) / CYC_PER_TICK;
    2bb2:	f7ff feb5 	bl	2920 <z_nrf_rtc_timer_read>
    2bb6:	4b02      	ldr	r3, [pc, #8]	; (2bc0 <sys_clock_elapsed+0x10>)
    2bb8:	681b      	ldr	r3, [r3, #0]
}
    2bba:	1ac0      	subs	r0, r0, r3
    2bbc:	bd08      	pop	{r3, pc}
    2bbe:	bf00      	nop
    2bc0:	200003e8 	.word	0x200003e8

00002bc4 <nrf_pin_configure>:
 * @param input Pin input buffer connection.
 */
__unused static void nrf_pin_configure(pinctrl_soc_pin_t pin,
				       nrf_gpio_pin_dir_t dir,
				       nrf_gpio_pin_input_t input)
{
    2bc4:	b500      	push	{lr}
	/* force input direction and disconnected buffer for low power */
	if (NRF_GET_LP(pin) == NRF_LP_ENABLE) {
    2bc6:	f410 5f80 	tst.w	r0, #4096	; 0x1000
    2bca:	d001      	beq.n	2bd0 <nrf_pin_configure+0xc>
		dir = NRF_GPIO_PIN_DIR_INPUT;
		input = NRF_GPIO_PIN_INPUT_DISCONNECT;
    2bcc:	2201      	movs	r2, #1
		dir = NRF_GPIO_PIN_DIR_INPUT;
    2bce:	2100      	movs	r1, #0
	}

	nrf_gpio_cfg(NRF_GET_PIN(pin), dir, input, NRF_GET_PULL(pin),
    2bd0:	f3c0 1e81 	ubfx	lr, r0, #6, #2
		     NRF_GET_DRIVE(pin), NRF_GPIO_PIN_NOSENSE);
    2bd4:	f3c0 2c03 	ubfx	ip, r0, #8, #4
    *p_pin = pin_number & 0x1F;
    2bd8:	f000 031f 	and.w	r3, r0, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    2bdc:	f010 0f20 	tst.w	r0, #32
    2be0:	d10d      	bne.n	2bfe <nrf_pin_configure+0x3a>
        case 0: return NRF_P0;
    2be2:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
    cnf |= ((uint32_t)dir << GPIO_PIN_CNF_DIR_Pos)     |
    2be6:	ea41 0142 	orr.w	r1, r1, r2, lsl #1
           ((uint32_t)input << GPIO_PIN_CNF_INPUT_Pos) |
    2bea:	ea41 018e 	orr.w	r1, r1, lr, lsl #2
           ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)   |
    2bee:	ea41 210c 	orr.w	r1, r1, ip, lsl #8
    reg->PIN_CNF[pin_number] = cnf;
    2bf2:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    2bf6:	f840 1023 	str.w	r1, [r0, r3, lsl #2]
}
    2bfa:	f85d fb04 	ldr.w	pc, [sp], #4
        case 1: return NRF_P1;
    2bfe:	4801      	ldr	r0, [pc, #4]	; (2c04 <nrf_pin_configure+0x40>)
    2c00:	e7f1      	b.n	2be6 <nrf_pin_configure+0x22>
    2c02:	bf00      	nop
    2c04:	50000300 	.word	0x50000300

00002c08 <pinctrl_configure_pins>:

int pinctrl_configure_pins(const pinctrl_soc_pin_t *pins, uint8_t pin_cnt,
			   uintptr_t reg)
{
    2c08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2c0a:	4605      	mov	r5, r0
    2c0c:	460e      	mov	r6, r1
    2c0e:	4617      	mov	r7, r2
	for (uint8_t i = 0U; i < pin_cnt; i++) {
    2c10:	2400      	movs	r4, #0
    2c12:	e017      	b.n	2c44 <pinctrl_configure_pins+0x3c>
		switch (NRF_GET_FUN(pins[i])) {
#if defined(NRF_PSEL_UART)
		case NRF_FUN_UART_TX:
			NRF_PSEL_UART(reg, TXD) = NRF_GET_PIN(pins[i]);
    2c14:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    2c18:	f8c7 350c 	str.w	r3, [r7, #1292]	; 0x50c
			nrf_gpio_pin_write(NRF_GET_PIN(pins[i]), 1);
    2c1c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
    *p_pin = pin_number & 0x1F;
    2c20:	f002 031f 	and.w	r3, r2, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    2c24:	f012 0f20 	tst.w	r2, #32
    2c28:	d160      	bne.n	2cec <pinctrl_configure_pins+0xe4>
        case 0: return NRF_P0;
    2c2a:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    2c2e:	2101      	movs	r1, #1
    2c30:	fa01 f303 	lsl.w	r3, r1, r3
    p_reg->OUTSET = set_mask;
    2c34:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_OUTPUT,
    2c38:	460a      	mov	r2, r1
    2c3a:	5828      	ldr	r0, [r5, r0]
    2c3c:	f7ff ffc2 	bl	2bc4 <nrf_pin_configure>
	for (uint8_t i = 0U; i < pin_cnt; i++) {
    2c40:	3401      	adds	r4, #1
    2c42:	b2e4      	uxtb	r4, r4
    2c44:	42b4      	cmp	r4, r6
    2c46:	f080 81bf 	bcs.w	2fc8 <pinctrl_configure_pins+0x3c0>
		switch (NRF_GET_FUN(pins[i])) {
    2c4a:	00a0      	lsls	r0, r4, #2
    2c4c:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
    2c50:	0c1a      	lsrs	r2, r3, #16
    2c52:	2a22      	cmp	r2, #34	; 0x22
    2c54:	f200 81ba 	bhi.w	2fcc <pinctrl_configure_pins+0x3c4>
    2c58:	a101      	add	r1, pc, #4	; (adr r1, 2c60 <pinctrl_configure_pins+0x58>)
    2c5a:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
    2c5e:	bf00      	nop
    2c60:	00002c15 	.word	0x00002c15
    2c64:	00002cf1 	.word	0x00002cf1
    2c68:	00002d07 	.word	0x00002d07
    2c6c:	00002d39 	.word	0x00002d39
    2c70:	00002d4f 	.word	0x00002d4f
    2c74:	00002d81 	.word	0x00002d81
    2c78:	00002db3 	.word	0x00002db3
    2c7c:	00002fcd 	.word	0x00002fcd
    2c80:	00002fcd 	.word	0x00002fcd
    2c84:	00002fcd 	.word	0x00002fcd
    2c88:	00002fcd 	.word	0x00002fcd
    2c8c:	00002dc9 	.word	0x00002dc9
    2c90:	00002ddf 	.word	0x00002ddf
    2c94:	00002fcd 	.word	0x00002fcd
    2c98:	00002fcd 	.word	0x00002fcd
    2c9c:	00002fcd 	.word	0x00002fcd
    2ca0:	00002fcd 	.word	0x00002fcd
    2ca4:	00002fcd 	.word	0x00002fcd
    2ca8:	00002fcd 	.word	0x00002fcd
    2cac:	00002fcd 	.word	0x00002fcd
    2cb0:	00002fcd 	.word	0x00002fcd
    2cb4:	00002fcd 	.word	0x00002fcd
    2cb8:	00002df5 	.word	0x00002df5
    2cbc:	00002e49 	.word	0x00002e49
    2cc0:	00002e9d 	.word	0x00002e9d
    2cc4:	00002ef1 	.word	0x00002ef1
    2cc8:	00002fcd 	.word	0x00002fcd
    2ccc:	00002fcd 	.word	0x00002fcd
    2cd0:	00002fcd 	.word	0x00002fcd
    2cd4:	00002f45 	.word	0x00002f45
    2cd8:	00002f5b 	.word	0x00002f5b
    2cdc:	00002f71 	.word	0x00002f71
    2ce0:	00002f87 	.word	0x00002f87
    2ce4:	00002f9d 	.word	0x00002f9d
    2ce8:	00002fb3 	.word	0x00002fb3
        case 1: return NRF_P1;
    2cec:	4ab9      	ldr	r2, [pc, #740]	; (2fd4 <pinctrl_configure_pins+0x3cc>)
    2cee:	e79e      	b.n	2c2e <pinctrl_configure_pins+0x26>
					  NRF_GPIO_PIN_INPUT_DISCONNECT);
			break;
		case NRF_FUN_UART_RX:
			NRF_PSEL_UART(reg, RXD) = NRF_GET_PIN(pins[i]);
    2cf0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    2cf4:	f8c7 3514 	str.w	r3, [r7, #1300]	; 0x514
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
    2cf8:	2200      	movs	r2, #0
    2cfa:	4611      	mov	r1, r2
    2cfc:	f855 0024 	ldr.w	r0, [r5, r4, lsl #2]
    2d00:	f7ff ff60 	bl	2bc4 <nrf_pin_configure>
					  NRF_GPIO_PIN_INPUT_CONNECT);
			break;
    2d04:	e79c      	b.n	2c40 <pinctrl_configure_pins+0x38>
		case NRF_FUN_UART_RTS:
			NRF_PSEL_UART(reg, RTS) = NRF_GET_PIN(pins[i]);
    2d06:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    2d0a:	f8c7 3508 	str.w	r3, [r7, #1288]	; 0x508
			nrf_gpio_pin_write(NRF_GET_PIN(pins[i]), 1);
    2d0e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
    *p_pin = pin_number & 0x1F;
    2d12:	f002 031f 	and.w	r3, r2, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    2d16:	f012 0f20 	tst.w	r2, #32
    2d1a:	d10b      	bne.n	2d34 <pinctrl_configure_pins+0x12c>
        case 0: return NRF_P0;
    2d1c:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    2d20:	2101      	movs	r1, #1
    2d22:	fa01 f303 	lsl.w	r3, r1, r3
    p_reg->OUTSET = set_mask;
    2d26:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_OUTPUT,
    2d2a:	460a      	mov	r2, r1
    2d2c:	5828      	ldr	r0, [r5, r0]
    2d2e:	f7ff ff49 	bl	2bc4 <nrf_pin_configure>
					  NRF_GPIO_PIN_INPUT_DISCONNECT);
			break;
    2d32:	e785      	b.n	2c40 <pinctrl_configure_pins+0x38>
        case 1: return NRF_P1;
    2d34:	4aa7      	ldr	r2, [pc, #668]	; (2fd4 <pinctrl_configure_pins+0x3cc>)
    2d36:	e7f3      	b.n	2d20 <pinctrl_configure_pins+0x118>
		case NRF_FUN_UART_CTS:
			NRF_PSEL_UART(reg, CTS) = NRF_GET_PIN(pins[i]);
    2d38:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    2d3c:	f8c7 3510 	str.w	r3, [r7, #1296]	; 0x510
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
    2d40:	2200      	movs	r2, #0
    2d42:	4611      	mov	r1, r2
    2d44:	f855 0024 	ldr.w	r0, [r5, r4, lsl #2]
    2d48:	f7ff ff3c 	bl	2bc4 <nrf_pin_configure>
					  NRF_GPIO_PIN_INPUT_CONNECT);
			break;
    2d4c:	e778      	b.n	2c40 <pinctrl_configure_pins+0x38>
#endif /* defined(NRF_PSEL_UART) */
#if defined(NRF_PSEL_SPIM)
		case NRF_FUN_SPIM_SCK:
			NRF_PSEL_SPIM(reg, SCK) = NRF_GET_PIN(pins[i]);
    2d4e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    2d52:	f8c7 3508 	str.w	r3, [r7, #1288]	; 0x508
			nrf_gpio_pin_write(NRF_GET_PIN(pins[i]), 0);
    2d56:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
    *p_pin = pin_number & 0x1F;
    2d5a:	f002 031f 	and.w	r3, r2, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    2d5e:	f012 0f20 	tst.w	r2, #32
    2d62:	d10b      	bne.n	2d7c <pinctrl_configure_pins+0x174>
        case 0: return NRF_P0;
    2d64:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    nrf_gpio_port_out_clear(reg, 1UL << pin_number);
    2d68:	2101      	movs	r1, #1
    2d6a:	fa01 f303 	lsl.w	r3, r1, r3
    p_reg->OUTCLR = clr_mask;
    2d6e:	f8c2 350c 	str.w	r3, [r2, #1292]	; 0x50c
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_OUTPUT,
    2d72:	2200      	movs	r2, #0
    2d74:	5828      	ldr	r0, [r5, r0]
    2d76:	f7ff ff25 	bl	2bc4 <nrf_pin_configure>
					  NRF_GPIO_PIN_INPUT_CONNECT);
			break;
    2d7a:	e761      	b.n	2c40 <pinctrl_configure_pins+0x38>
        case 1: return NRF_P1;
    2d7c:	4a95      	ldr	r2, [pc, #596]	; (2fd4 <pinctrl_configure_pins+0x3cc>)
    2d7e:	e7f3      	b.n	2d68 <pinctrl_configure_pins+0x160>
		case NRF_FUN_SPIM_MOSI:
			NRF_PSEL_SPIM(reg, MOSI) = NRF_GET_PIN(pins[i]);
    2d80:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    2d84:	f8c7 350c 	str.w	r3, [r7, #1292]	; 0x50c
			nrf_gpio_pin_write(NRF_GET_PIN(pins[i]), 0);
    2d88:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
    *p_pin = pin_number & 0x1F;
    2d8c:	f002 031f 	and.w	r3, r2, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    2d90:	f012 0f20 	tst.w	r2, #32
    2d94:	d10b      	bne.n	2dae <pinctrl_configure_pins+0x1a6>
        case 0: return NRF_P0;
    2d96:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    nrf_gpio_port_out_clear(reg, 1UL << pin_number);
    2d9a:	2101      	movs	r1, #1
    2d9c:	fa01 f303 	lsl.w	r3, r1, r3
    p_reg->OUTCLR = clr_mask;
    2da0:	f8c2 350c 	str.w	r3, [r2, #1292]	; 0x50c
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_OUTPUT,
    2da4:	460a      	mov	r2, r1
    2da6:	5828      	ldr	r0, [r5, r0]
    2da8:	f7ff ff0c 	bl	2bc4 <nrf_pin_configure>
					  NRF_GPIO_PIN_INPUT_DISCONNECT);
			break;
    2dac:	e748      	b.n	2c40 <pinctrl_configure_pins+0x38>
        case 1: return NRF_P1;
    2dae:	4a89      	ldr	r2, [pc, #548]	; (2fd4 <pinctrl_configure_pins+0x3cc>)
    2db0:	e7f3      	b.n	2d9a <pinctrl_configure_pins+0x192>
		case NRF_FUN_SPIM_MISO:
			NRF_PSEL_SPIM(reg, MISO) = NRF_GET_PIN(pins[i]);
    2db2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    2db6:	f8c7 3510 	str.w	r3, [r7, #1296]	; 0x510
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
    2dba:	2200      	movs	r2, #0
    2dbc:	4611      	mov	r1, r2
    2dbe:	f855 0024 	ldr.w	r0, [r5, r4, lsl #2]
    2dc2:	f7ff feff 	bl	2bc4 <nrf_pin_configure>
					  NRF_GPIO_PIN_INPUT_CONNECT);
			break;
    2dc6:	e73b      	b.n	2c40 <pinctrl_configure_pins+0x38>
					  NRF_GPIO_PIN_INPUT_CONNECT);
			break;
#endif /* defined(NRF_PSEL_SPIS) */
#if defined(NRF_PSEL_TWIM)
		case NRF_FUN_TWIM_SCL:
			NRF_PSEL_TWIM(reg, SCL) = NRF_GET_PIN(pins[i]);
    2dc8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    2dcc:	f8c7 3508 	str.w	r3, [r7, #1288]	; 0x508
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
    2dd0:	2200      	movs	r2, #0
    2dd2:	4611      	mov	r1, r2
    2dd4:	f855 0024 	ldr.w	r0, [r5, r4, lsl #2]
    2dd8:	f7ff fef4 	bl	2bc4 <nrf_pin_configure>
					  NRF_GPIO_PIN_INPUT_CONNECT);
			break;
    2ddc:	e730      	b.n	2c40 <pinctrl_configure_pins+0x38>
		case NRF_FUN_TWIM_SDA:
			NRF_PSEL_TWIM(reg, SDA) = NRF_GET_PIN(pins[i]);
    2dde:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    2de2:	f8c7 350c 	str.w	r3, [r7, #1292]	; 0x50c
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
    2de6:	2200      	movs	r2, #0
    2de8:	4611      	mov	r1, r2
    2dea:	f855 0024 	ldr.w	r0, [r5, r4, lsl #2]
    2dee:	f7ff fee9 	bl	2bc4 <nrf_pin_configure>
					  NRF_GPIO_PIN_INPUT_CONNECT);
			break;
    2df2:	e725      	b.n	2c40 <pinctrl_configure_pins+0x38>
					  NRF_GPIO_PIN_INPUT_CONNECT);
			break;
#endif /* defined(NRF_PSEL_PDM) */
#if defined(NRF_PSEL_PWM)
		case NRF_FUN_PWM_OUT0:
			NRF_PSEL_PWM(reg, OUT[0]) = NRF_GET_PIN(pins[i]);
    2df4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    2df8:	f8c7 3560 	str.w	r3, [r7, #1376]	; 0x560
			nrf_gpio_pin_write(NRF_GET_PIN(pins[i]),
    2dfc:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
    2e00:	f003 023f 	and.w	r2, r3, #63	; 0x3f
    if (value == 0)
    2e04:	f413 5f00 	tst.w	r3, #8192	; 0x2000
    2e08:	d111      	bne.n	2e2e <pinctrl_configure_pins+0x226>
    *p_pin = pin_number & 0x1F;
    2e0a:	f002 011f 	and.w	r1, r2, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    2e0e:	0953      	lsrs	r3, r2, #5
    2e10:	d10b      	bne.n	2e2a <pinctrl_configure_pins+0x222>
        case 0: return NRF_P0;
    2e12:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    nrf_gpio_port_out_clear(reg, 1UL << pin_number);
    2e16:	2301      	movs	r3, #1
    2e18:	408b      	lsls	r3, r1
    p_reg->OUTCLR = clr_mask;
    2e1a:	f8c2 350c 	str.w	r3, [r2, #1292]	; 0x50c
					   NRF_GET_INVERT(pins[i]));
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_OUTPUT,
    2e1e:	2201      	movs	r2, #1
    2e20:	4611      	mov	r1, r2
    2e22:	5828      	ldr	r0, [r5, r0]
    2e24:	f7ff fece 	bl	2bc4 <nrf_pin_configure>
					  NRF_GPIO_PIN_INPUT_DISCONNECT);
			break;
    2e28:	e70a      	b.n	2c40 <pinctrl_configure_pins+0x38>
        case 1: return NRF_P1;
    2e2a:	4a6a      	ldr	r2, [pc, #424]	; (2fd4 <pinctrl_configure_pins+0x3cc>)
    2e2c:	e7f3      	b.n	2e16 <pinctrl_configure_pins+0x20e>
    *p_pin = pin_number & 0x1F;
    2e2e:	f002 011f 	and.w	r1, r2, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    2e32:	0953      	lsrs	r3, r2, #5
    2e34:	d106      	bne.n	2e44 <pinctrl_configure_pins+0x23c>
        case 0: return NRF_P0;
    2e36:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    2e3a:	2301      	movs	r3, #1
    2e3c:	408b      	lsls	r3, r1
    p_reg->OUTSET = set_mask;
    2e3e:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
}
    2e42:	e7ec      	b.n	2e1e <pinctrl_configure_pins+0x216>
        case 1: return NRF_P1;
    2e44:	4a63      	ldr	r2, [pc, #396]	; (2fd4 <pinctrl_configure_pins+0x3cc>)
    2e46:	e7f8      	b.n	2e3a <pinctrl_configure_pins+0x232>
		case NRF_FUN_PWM_OUT1:
			NRF_PSEL_PWM(reg, OUT[1]) = NRF_GET_PIN(pins[i]);
    2e48:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    2e4c:	f8c7 3564 	str.w	r3, [r7, #1380]	; 0x564
			nrf_gpio_pin_write(NRF_GET_PIN(pins[i]),
    2e50:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
    2e54:	f003 023f 	and.w	r2, r3, #63	; 0x3f
    if (value == 0)
    2e58:	f413 5f00 	tst.w	r3, #8192	; 0x2000
    2e5c:	d111      	bne.n	2e82 <pinctrl_configure_pins+0x27a>
    *p_pin = pin_number & 0x1F;
    2e5e:	f002 011f 	and.w	r1, r2, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    2e62:	0953      	lsrs	r3, r2, #5
    2e64:	d10b      	bne.n	2e7e <pinctrl_configure_pins+0x276>
        case 0: return NRF_P0;
    2e66:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    nrf_gpio_port_out_clear(reg, 1UL << pin_number);
    2e6a:	2301      	movs	r3, #1
    2e6c:	408b      	lsls	r3, r1
    p_reg->OUTCLR = clr_mask;
    2e6e:	f8c2 350c 	str.w	r3, [r2, #1292]	; 0x50c
					   NRF_GET_INVERT(pins[i]));
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_OUTPUT,
    2e72:	2201      	movs	r2, #1
    2e74:	4611      	mov	r1, r2
    2e76:	5828      	ldr	r0, [r5, r0]
    2e78:	f7ff fea4 	bl	2bc4 <nrf_pin_configure>
					  NRF_GPIO_PIN_INPUT_DISCONNECT);
			break;
    2e7c:	e6e0      	b.n	2c40 <pinctrl_configure_pins+0x38>
        case 1: return NRF_P1;
    2e7e:	4a55      	ldr	r2, [pc, #340]	; (2fd4 <pinctrl_configure_pins+0x3cc>)
    2e80:	e7f3      	b.n	2e6a <pinctrl_configure_pins+0x262>
    *p_pin = pin_number & 0x1F;
    2e82:	f002 011f 	and.w	r1, r2, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    2e86:	0953      	lsrs	r3, r2, #5
    2e88:	d106      	bne.n	2e98 <pinctrl_configure_pins+0x290>
        case 0: return NRF_P0;
    2e8a:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    2e8e:	2301      	movs	r3, #1
    2e90:	408b      	lsls	r3, r1
    p_reg->OUTSET = set_mask;
    2e92:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
}
    2e96:	e7ec      	b.n	2e72 <pinctrl_configure_pins+0x26a>
        case 1: return NRF_P1;
    2e98:	4a4e      	ldr	r2, [pc, #312]	; (2fd4 <pinctrl_configure_pins+0x3cc>)
    2e9a:	e7f8      	b.n	2e8e <pinctrl_configure_pins+0x286>
		case NRF_FUN_PWM_OUT2:
			NRF_PSEL_PWM(reg, OUT[2]) = NRF_GET_PIN(pins[i]);
    2e9c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    2ea0:	f8c7 3568 	str.w	r3, [r7, #1384]	; 0x568
			nrf_gpio_pin_write(NRF_GET_PIN(pins[i]),
    2ea4:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
    2ea8:	f003 023f 	and.w	r2, r3, #63	; 0x3f
    if (value == 0)
    2eac:	f413 5f00 	tst.w	r3, #8192	; 0x2000
    2eb0:	d111      	bne.n	2ed6 <pinctrl_configure_pins+0x2ce>
    *p_pin = pin_number & 0x1F;
    2eb2:	f002 011f 	and.w	r1, r2, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    2eb6:	0953      	lsrs	r3, r2, #5
    2eb8:	d10b      	bne.n	2ed2 <pinctrl_configure_pins+0x2ca>
        case 0: return NRF_P0;
    2eba:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    nrf_gpio_port_out_clear(reg, 1UL << pin_number);
    2ebe:	2301      	movs	r3, #1
    2ec0:	408b      	lsls	r3, r1
    p_reg->OUTCLR = clr_mask;
    2ec2:	f8c2 350c 	str.w	r3, [r2, #1292]	; 0x50c
					   NRF_GET_INVERT(pins[i]));
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_OUTPUT,
    2ec6:	2201      	movs	r2, #1
    2ec8:	4611      	mov	r1, r2
    2eca:	5828      	ldr	r0, [r5, r0]
    2ecc:	f7ff fe7a 	bl	2bc4 <nrf_pin_configure>
					  NRF_GPIO_PIN_INPUT_DISCONNECT);
			break;
    2ed0:	e6b6      	b.n	2c40 <pinctrl_configure_pins+0x38>
        case 1: return NRF_P1;
    2ed2:	4a40      	ldr	r2, [pc, #256]	; (2fd4 <pinctrl_configure_pins+0x3cc>)
    2ed4:	e7f3      	b.n	2ebe <pinctrl_configure_pins+0x2b6>
    *p_pin = pin_number & 0x1F;
    2ed6:	f002 011f 	and.w	r1, r2, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    2eda:	0953      	lsrs	r3, r2, #5
    2edc:	d106      	bne.n	2eec <pinctrl_configure_pins+0x2e4>
        case 0: return NRF_P0;
    2ede:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    2ee2:	2301      	movs	r3, #1
    2ee4:	408b      	lsls	r3, r1
    p_reg->OUTSET = set_mask;
    2ee6:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
}
    2eea:	e7ec      	b.n	2ec6 <pinctrl_configure_pins+0x2be>
        case 1: return NRF_P1;
    2eec:	4a39      	ldr	r2, [pc, #228]	; (2fd4 <pinctrl_configure_pins+0x3cc>)
    2eee:	e7f8      	b.n	2ee2 <pinctrl_configure_pins+0x2da>
		case NRF_FUN_PWM_OUT3:
			NRF_PSEL_PWM(reg, OUT[3]) = NRF_GET_PIN(pins[i]);
    2ef0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    2ef4:	f8c7 356c 	str.w	r3, [r7, #1388]	; 0x56c
			nrf_gpio_pin_write(NRF_GET_PIN(pins[i]),
    2ef8:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
    2efc:	f003 023f 	and.w	r2, r3, #63	; 0x3f
    if (value == 0)
    2f00:	f413 5f00 	tst.w	r3, #8192	; 0x2000
    2f04:	d111      	bne.n	2f2a <pinctrl_configure_pins+0x322>
    *p_pin = pin_number & 0x1F;
    2f06:	f002 011f 	and.w	r1, r2, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    2f0a:	0953      	lsrs	r3, r2, #5
    2f0c:	d10b      	bne.n	2f26 <pinctrl_configure_pins+0x31e>
        case 0: return NRF_P0;
    2f0e:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    nrf_gpio_port_out_clear(reg, 1UL << pin_number);
    2f12:	2301      	movs	r3, #1
    2f14:	408b      	lsls	r3, r1
    p_reg->OUTCLR = clr_mask;
    2f16:	f8c2 350c 	str.w	r3, [r2, #1292]	; 0x50c
					   NRF_GET_INVERT(pins[i]));
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_OUTPUT,
    2f1a:	2201      	movs	r2, #1
    2f1c:	4611      	mov	r1, r2
    2f1e:	5828      	ldr	r0, [r5, r0]
    2f20:	f7ff fe50 	bl	2bc4 <nrf_pin_configure>
					  NRF_GPIO_PIN_INPUT_DISCONNECT);
			break;
    2f24:	e68c      	b.n	2c40 <pinctrl_configure_pins+0x38>
        case 1: return NRF_P1;
    2f26:	4a2b      	ldr	r2, [pc, #172]	; (2fd4 <pinctrl_configure_pins+0x3cc>)
    2f28:	e7f3      	b.n	2f12 <pinctrl_configure_pins+0x30a>
    *p_pin = pin_number & 0x1F;
    2f2a:	f002 011f 	and.w	r1, r2, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    2f2e:	0953      	lsrs	r3, r2, #5
    2f30:	d106      	bne.n	2f40 <pinctrl_configure_pins+0x338>
        case 0: return NRF_P0;
    2f32:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    2f36:	2301      	movs	r3, #1
    2f38:	408b      	lsls	r3, r1
    p_reg->OUTSET = set_mask;
    2f3a:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
}
    2f3e:	e7ec      	b.n	2f1a <pinctrl_configure_pins+0x312>
        case 1: return NRF_P1;
    2f40:	4a24      	ldr	r2, [pc, #144]	; (2fd4 <pinctrl_configure_pins+0x3cc>)
    2f42:	e7f8      	b.n	2f36 <pinctrl_configure_pins+0x32e>
					  NRF_GPIO_PIN_INPUT_CONNECT);
			break;
#endif /* defined(NRF_PSEL_QDEC) */
#if defined(NRF_PSEL_QSPI)
		case NRF_FUN_QSPI_SCK:
			NRF_PSEL_QSPI(reg, SCK) = NRF_GET_PIN(pins[i]);
    2f44:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    2f48:	f8c7 3524 	str.w	r3, [r7, #1316]	; 0x524
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
    2f4c:	2201      	movs	r2, #1
    2f4e:	2100      	movs	r1, #0
    2f50:	f855 0024 	ldr.w	r0, [r5, r4, lsl #2]
    2f54:	f7ff fe36 	bl	2bc4 <nrf_pin_configure>
					  NRF_GPIO_PIN_INPUT_DISCONNECT);
			break;
    2f58:	e672      	b.n	2c40 <pinctrl_configure_pins+0x38>
		case NRF_FUN_QSPI_CSN:
			NRF_PSEL_QSPI(reg, CSN) = NRF_GET_PIN(pins[i]);
    2f5a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    2f5e:	f8c7 3528 	str.w	r3, [r7, #1320]	; 0x528
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
    2f62:	2201      	movs	r2, #1
    2f64:	2100      	movs	r1, #0
    2f66:	f855 0024 	ldr.w	r0, [r5, r4, lsl #2]
    2f6a:	f7ff fe2b 	bl	2bc4 <nrf_pin_configure>
					  NRF_GPIO_PIN_INPUT_DISCONNECT);
			break;
    2f6e:	e667      	b.n	2c40 <pinctrl_configure_pins+0x38>
		case NRF_FUN_QSPI_IO0:
			NRF_PSEL_QSPI(reg, IO0) = NRF_GET_PIN(pins[i]);
    2f70:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    2f74:	f8c7 3530 	str.w	r3, [r7, #1328]	; 0x530
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
    2f78:	2201      	movs	r2, #1
    2f7a:	2100      	movs	r1, #0
    2f7c:	f855 0024 	ldr.w	r0, [r5, r4, lsl #2]
    2f80:	f7ff fe20 	bl	2bc4 <nrf_pin_configure>
					  NRF_GPIO_PIN_INPUT_DISCONNECT);
			break;
    2f84:	e65c      	b.n	2c40 <pinctrl_configure_pins+0x38>
		case NRF_FUN_QSPI_IO1:
			NRF_PSEL_QSPI(reg, IO1) = NRF_GET_PIN(pins[i]);
    2f86:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    2f8a:	f8c7 3534 	str.w	r3, [r7, #1332]	; 0x534
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
    2f8e:	2201      	movs	r2, #1
    2f90:	2100      	movs	r1, #0
    2f92:	f855 0024 	ldr.w	r0, [r5, r4, lsl #2]
    2f96:	f7ff fe15 	bl	2bc4 <nrf_pin_configure>
					  NRF_GPIO_PIN_INPUT_DISCONNECT);
			break;
    2f9a:	e651      	b.n	2c40 <pinctrl_configure_pins+0x38>
		case NRF_FUN_QSPI_IO2:
			NRF_PSEL_QSPI(reg, IO2) = NRF_GET_PIN(pins[i]);
    2f9c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    2fa0:	f8c7 3538 	str.w	r3, [r7, #1336]	; 0x538
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
    2fa4:	2201      	movs	r2, #1
    2fa6:	2100      	movs	r1, #0
    2fa8:	f855 0024 	ldr.w	r0, [r5, r4, lsl #2]
    2fac:	f7ff fe0a 	bl	2bc4 <nrf_pin_configure>
					  NRF_GPIO_PIN_INPUT_DISCONNECT);
			break;
    2fb0:	e646      	b.n	2c40 <pinctrl_configure_pins+0x38>
		case NRF_FUN_QSPI_IO3:
			NRF_PSEL_QSPI(reg, IO3) = NRF_GET_PIN(pins[i]);
    2fb2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    2fb6:	f8c7 353c 	str.w	r3, [r7, #1340]	; 0x53c
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
    2fba:	2201      	movs	r2, #1
    2fbc:	2100      	movs	r1, #0
    2fbe:	f855 0024 	ldr.w	r0, [r5, r4, lsl #2]
    2fc2:	f7ff fdff 	bl	2bc4 <nrf_pin_configure>
					  NRF_GPIO_PIN_INPUT_DISCONNECT);
			break;
    2fc6:	e63b      	b.n	2c40 <pinctrl_configure_pins+0x38>
		default:
			return -ENOTSUP;
		}
	}

	return 0;
    2fc8:	2000      	movs	r0, #0
    2fca:	e001      	b.n	2fd0 <pinctrl_configure_pins+0x3c8>
		switch (NRF_GET_FUN(pins[i])) {
    2fcc:	f06f 0085 	mvn.w	r0, #133	; 0x85
}
    2fd0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    2fd2:	bf00      	nop
    2fd4:	50000300 	.word	0x50000300

00002fd8 <nvmc_wait>:

/* -- NVMC utility functions -- */
/* Waits until NVMC is done with the current pending action */
void nvmc_wait(void)
{
    while (NRF_NVMC->READY == NVMC_READY_READY_Busy){}
    2fd8:	4b02      	ldr	r3, [pc, #8]	; (2fe4 <nvmc_wait+0xc>)
    2fda:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
    2fde:	2b00      	cmp	r3, #0
    2fe0:	d0fa      	beq.n	2fd8 <nvmc_wait>
}
    2fe2:	4770      	bx	lr
    2fe4:	4001e000 	.word	0x4001e000

00002fe8 <nvmc_config>:

/*  Configure the NVMC to "mode".
    Mode must be an enumerator of field NVMC_CONFIG_WEN */
void nvmc_config(uint32_t mode)
{
    2fe8:	b508      	push	{r3, lr}
    NRF_NVMC->CONFIG = mode << NVMC_CONFIG_WEN_Pos;
    2fea:	4b03      	ldr	r3, [pc, #12]	; (2ff8 <nvmc_config+0x10>)
    2fec:	f8c3 0504 	str.w	r0, [r3, #1284]	; 0x504
    nvmc_wait();
    2ff0:	f7ff fff2 	bl	2fd8 <nvmc_wait>
}
    2ff4:	bd08      	pop	{r3, pc}
    2ff6:	bf00      	nop
    2ff8:	4001e000 	.word	0x4001e000

00002ffc <SystemCoreClockUpdate>:

void SystemCoreClockUpdate(void)
{
    SystemCoreClock = __SYSTEM_CLOCK_64M;
    2ffc:	4b01      	ldr	r3, [pc, #4]	; (3004 <SystemCoreClockUpdate+0x8>)
    2ffe:	4a02      	ldr	r2, [pc, #8]	; (3008 <SystemCoreClockUpdate+0xc>)
    3000:	601a      	str	r2, [r3, #0]
}
    3002:	4770      	bx	lr
    3004:	200000d0 	.word	0x200000d0
    3008:	03d09000 	.word	0x03d09000

0000300c <SystemInit>:

void SystemInit(void)
{
    300c:	b538      	push	{r3, r4, r5, lr}
    #endif

    #if NRF52_ERRATA_36_ENABLE_WORKAROUND
        /* Workaround for Errata 36 "CLOCK: Some registers are not reset when expected" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_36()){
    300e:	f003 fd69 	bl	6ae4 <nrf52_errata_36>
    3012:	b140      	cbz	r0, 3026 <SystemInit+0x1a>
            NRF_CLOCK->EVENTS_DONE = 0;
    3014:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    3018:	2200      	movs	r2, #0
    301a:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
            NRF_CLOCK->EVENTS_CTTO = 0;
    301e:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
            NRF_CLOCK->CTIV = 0;
    3022:	f8c3 2538 	str.w	r2, [r3, #1336]	; 0x538
    #endif

    #if NRF52_ERRATA_66_ENABLE_WORKAROUND
        /* Workaround for Errata 66 "TEMP: Linearity specification not met with default settings" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_66()){
    3026:	f003 fd67 	bl	6af8 <nrf52_errata_66>
    302a:	2800      	cmp	r0, #0
    302c:	d046      	beq.n	30bc <SystemInit+0xb0>
            NRF_TEMP->A0 = NRF_FICR->TEMP.A0;
    302e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    3032:	f8d2 1404 	ldr.w	r1, [r2, #1028]	; 0x404
    3036:	4b59      	ldr	r3, [pc, #356]	; (319c <SystemInit+0x190>)
    3038:	f8c3 1520 	str.w	r1, [r3, #1312]	; 0x520
            NRF_TEMP->A1 = NRF_FICR->TEMP.A1;
    303c:	f8d2 1408 	ldr.w	r1, [r2, #1032]	; 0x408
    3040:	f8c3 1524 	str.w	r1, [r3, #1316]	; 0x524
            NRF_TEMP->A2 = NRF_FICR->TEMP.A2;
    3044:	f8d2 140c 	ldr.w	r1, [r2, #1036]	; 0x40c
    3048:	f8c3 1528 	str.w	r1, [r3, #1320]	; 0x528
            NRF_TEMP->A3 = NRF_FICR->TEMP.A3;
    304c:	f8d2 1410 	ldr.w	r1, [r2, #1040]	; 0x410
    3050:	f8c3 152c 	str.w	r1, [r3, #1324]	; 0x52c
            NRF_TEMP->A4 = NRF_FICR->TEMP.A4;
    3054:	f8d2 1414 	ldr.w	r1, [r2, #1044]	; 0x414
    3058:	f8c3 1530 	str.w	r1, [r3, #1328]	; 0x530
            NRF_TEMP->A5 = NRF_FICR->TEMP.A5;
    305c:	f8d2 1418 	ldr.w	r1, [r2, #1048]	; 0x418
    3060:	f8c3 1534 	str.w	r1, [r3, #1332]	; 0x534
            NRF_TEMP->B0 = NRF_FICR->TEMP.B0;
    3064:	f8d2 141c 	ldr.w	r1, [r2, #1052]	; 0x41c
    3068:	f8c3 1540 	str.w	r1, [r3, #1344]	; 0x540
            NRF_TEMP->B1 = NRF_FICR->TEMP.B1;
    306c:	f8d2 1420 	ldr.w	r1, [r2, #1056]	; 0x420
    3070:	f8c3 1544 	str.w	r1, [r3, #1348]	; 0x544
            NRF_TEMP->B2 = NRF_FICR->TEMP.B2;
    3074:	f8d2 1424 	ldr.w	r1, [r2, #1060]	; 0x424
    3078:	f8c3 1548 	str.w	r1, [r3, #1352]	; 0x548
            NRF_TEMP->B3 = NRF_FICR->TEMP.B3;
    307c:	f8d2 1428 	ldr.w	r1, [r2, #1064]	; 0x428
    3080:	f8c3 154c 	str.w	r1, [r3, #1356]	; 0x54c
            NRF_TEMP->B4 = NRF_FICR->TEMP.B4;
    3084:	f8d2 142c 	ldr.w	r1, [r2, #1068]	; 0x42c
    3088:	f8c3 1550 	str.w	r1, [r3, #1360]	; 0x550
            NRF_TEMP->B5 = NRF_FICR->TEMP.B5;
    308c:	f8d2 1430 	ldr.w	r1, [r2, #1072]	; 0x430
    3090:	f8c3 1554 	str.w	r1, [r3, #1364]	; 0x554
            NRF_TEMP->T0 = NRF_FICR->TEMP.T0;
    3094:	f8d2 1434 	ldr.w	r1, [r2, #1076]	; 0x434
    3098:	f8c3 1560 	str.w	r1, [r3, #1376]	; 0x560
            NRF_TEMP->T1 = NRF_FICR->TEMP.T1;
    309c:	f8d2 1438 	ldr.w	r1, [r2, #1080]	; 0x438
    30a0:	f8c3 1564 	str.w	r1, [r3, #1380]	; 0x564
            NRF_TEMP->T2 = NRF_FICR->TEMP.T2;
    30a4:	f8d2 143c 	ldr.w	r1, [r2, #1084]	; 0x43c
    30a8:	f8c3 1568 	str.w	r1, [r3, #1384]	; 0x568
            NRF_TEMP->T3 = NRF_FICR->TEMP.T3;
    30ac:	f8d2 1440 	ldr.w	r1, [r2, #1088]	; 0x440
    30b0:	f8c3 156c 	str.w	r1, [r3, #1388]	; 0x56c
            NRF_TEMP->T4 = NRF_FICR->TEMP.T4;
    30b4:	f8d2 2444 	ldr.w	r2, [r2, #1092]	; 0x444
    30b8:	f8c3 2570 	str.w	r2, [r3, #1392]	; 0x570
    #endif

    #if NRF52_ERRATA_98_ENABLE_WORKAROUND
        /* Workaround for Errata 98 "NFCT: Not able to communicate with the peer" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_98()){
    30bc:	f003 fd26 	bl	6b0c <nrf52_errata_98>
    30c0:	b118      	cbz	r0, 30ca <SystemInit+0xbe>
            *(volatile uint32_t *)0x4000568Cul = 0x00038148ul;
    30c2:	4b37      	ldr	r3, [pc, #220]	; (31a0 <SystemInit+0x194>)
    30c4:	4a37      	ldr	r2, [pc, #220]	; (31a4 <SystemInit+0x198>)
    30c6:	f8c3 268c 	str.w	r2, [r3, #1676]	; 0x68c
    #endif

    #if NRF52_ERRATA_103_ENABLE_WORKAROUND && defined(CCM_MAXPACKETSIZE_MAXPACKETSIZE_Pos)
        /* Workaround for Errata 103 "CCM: Wrong reset value of CCM MAXPACKETSIZE" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_103()){
    30ca:	f003 fd32 	bl	6b32 <nrf52_errata_103>
    30ce:	b118      	cbz	r0, 30d8 <SystemInit+0xcc>
            NRF_CCM->MAXPACKETSIZE = 0xFBul;
    30d0:	4b35      	ldr	r3, [pc, #212]	; (31a8 <SystemInit+0x19c>)
    30d2:	22fb      	movs	r2, #251	; 0xfb
    30d4:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    #endif

    #if NRF52_ERRATA_115_ENABLE_WORKAROUND
        /* Workaround for Errata 115 "RAM: RAM content cannot be trusted upon waking up from System ON Idle or System OFF mode" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_115()){
    30d8:	f003 fd3e 	bl	6b58 <nrf52_errata_115>
    30dc:	b170      	cbz	r0, 30fc <SystemInit+0xf0>
            *(volatile uint32_t *)0x40000EE4 = (*(volatile uint32_t *)0x40000EE4 & 0xFFFFFFF0) | (*(uint32_t *)0x10000258 & 0x0000000F);
    30de:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
    30e2:	f8d1 3ee4 	ldr.w	r3, [r1, #3812]	; 0xee4
    30e6:	f023 030f 	bic.w	r3, r3, #15
    30ea:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    30ee:	f8d2 2258 	ldr.w	r2, [r2, #600]	; 0x258
    30f2:	f002 020f 	and.w	r2, r2, #15
    30f6:	4313      	orrs	r3, r2
    30f8:	f8c1 3ee4 	str.w	r3, [r1, #3812]	; 0xee4
    #endif

    #if NRF52_ERRATA_120_ENABLE_WORKAROUND
        /* Workaround for Errata 120 "QSPI: Data read or written is corrupted" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_120()){
    30fc:	f003 fd3f 	bl	6b7e <nrf52_errata_120>
    3100:	b120      	cbz	r0, 310c <SystemInit+0x100>
            *(volatile uint32_t *)0x40029640ul = 0x200ul;
    3102:	4b2a      	ldr	r3, [pc, #168]	; (31ac <SystemInit+0x1a0>)
    3104:	f44f 7200 	mov.w	r2, #512	; 0x200
    3108:	f8c3 2640 	str.w	r2, [r3, #1600]	; 0x640
    #endif

    #if NRF52_ERRATA_136_ENABLE_WORKAROUND
        /* Workaround for Errata 136 "System: Bits in RESETREAS are set when they should not be" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_136()){
    310c:	f003 fd4a 	bl	6ba4 <nrf52_errata_136>
    3110:	b160      	cbz	r0, 312c <SystemInit+0x120>
            if (NRF_POWER->RESETREAS & POWER_RESETREAS_RESETPIN_Msk){
    3112:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    3116:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
    311a:	f013 0f01 	tst.w	r3, #1
    311e:	d005      	beq.n	312c <SystemInit+0x120>
                NRF_POWER->RESETREAS =  ~POWER_RESETREAS_RESETPIN_Msk;
    3120:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    3124:	f06f 0201 	mvn.w	r2, #1
    3128:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
            {
                /* Prevent processor from unlocking APPROTECT soft branch after this point. */
                NRF_APPROTECT->FORCEPROTECT = APPROTECT_FORCEPROTECT_FORCEPROTECT_Force;
            }
        #else
            if (nrf52_configuration_249())
    312c:	f003 fd44 	bl	6bb8 <nrf52_configuration_249>
    3130:	b138      	cbz	r0, 3142 <SystemInit+0x136>
            {
                /* Load APPROTECT soft branch from UICR.
                   If UICR->APPROTECT is disabled, POWER->APPROTECT will be disabled. */
                NRF_APPROTECT->DISABLE = NRF_UICR->APPROTECT;
    3132:	f04f 2310 	mov.w	r3, #268439552	; 0x10001000
    3136:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
    313a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    313e:	f8c3 2558 	str.w	r2, [r3, #1368]	; 0x558

    /* Configure GPIO pads as pPin Reset pin if Pin Reset capabilities desired. If CONFIG_GPIO_AS_PINRESET is not
      defined, pin reset will not be available. One GPIO (see Product Specification to see which one) will then be
      reserved for PinReset and not available as normal GPIO. */
    #if defined (CONFIG_GPIO_AS_PINRESET)
        if (((NRF_UICR->PSELRESET[0] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos)) ||
    3142:	f04f 2310 	mov.w	r3, #268439552	; 0x10001000
    3146:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
    314a:	2b00      	cmp	r3, #0
    314c:	db08      	blt.n	3160 <SystemInit+0x154>
            ((NRF_UICR->PSELRESET[1] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos))){
    314e:	f04f 2310 	mov.w	r3, #268439552	; 0x10001000
    3152:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
        if (((NRF_UICR->PSELRESET[0] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos)) ||
    3156:	2b00      	cmp	r3, #0
    3158:	db02      	blt.n	3160 <SystemInit+0x154>
            nvmc_config(NVMC_CONFIG_WEN_Ren);
            NVIC_SystemReset();
        }
    #endif

    SystemCoreClockUpdate();
    315a:	f7ff ff4f 	bl	2ffc <SystemCoreClockUpdate>
}
    315e:	bd38      	pop	{r3, r4, r5, pc}
            nvmc_config(NVMC_CONFIG_WEN_Wen);
    3160:	2001      	movs	r0, #1
    3162:	f7ff ff41 	bl	2fe8 <nvmc_config>
            NRF_UICR->PSELRESET[0] = RESET_PIN;
    3166:	f04f 2410 	mov.w	r4, #268439552	; 0x10001000
    316a:	2512      	movs	r5, #18
    316c:	f8c4 5200 	str.w	r5, [r4, #512]	; 0x200
            nvmc_wait();
    3170:	f7ff ff32 	bl	2fd8 <nvmc_wait>
            NRF_UICR->PSELRESET[1] = RESET_PIN;
    3174:	f8c4 5204 	str.w	r5, [r4, #516]	; 0x204
            nvmc_wait();
    3178:	f7ff ff2e 	bl	2fd8 <nvmc_wait>
            nvmc_config(NVMC_CONFIG_WEN_Ren);
    317c:	2000      	movs	r0, #0
    317e:	f7ff ff33 	bl	2fe8 <nvmc_config>
  __ASM volatile ("dsb 0xF":::"memory");
    3182:	f3bf 8f4f 	dsb	sy
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
    3186:	490a      	ldr	r1, [pc, #40]	; (31b0 <SystemInit+0x1a4>)
    3188:	68ca      	ldr	r2, [r1, #12]
    318a:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    318e:	4b09      	ldr	r3, [pc, #36]	; (31b4 <SystemInit+0x1a8>)
    3190:	4313      	orrs	r3, r2
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
    3192:	60cb      	str	r3, [r1, #12]
    3194:	f3bf 8f4f 	dsb	sy
    __NOP();
    3198:	bf00      	nop
  for(;;)                                                           /* wait until reset */
    319a:	e7fd      	b.n	3198 <SystemInit+0x18c>
    319c:	4000c000 	.word	0x4000c000
    31a0:	40005000 	.word	0x40005000
    31a4:	00038148 	.word	0x00038148
    31a8:	4000f000 	.word	0x4000f000
    31ac:	40029000 	.word	0x40029000
    31b0:	e000ed00 	.word	0xe000ed00
    31b4:	05fa0004 	.word	0x05fa0004

000031b8 <nrfx_flag32_alloc>:
{
    return (mask & NRFX_BIT(bitpos)) ? false : true;
}

nrfx_err_t nrfx_flag32_alloc(nrfx_atomic_t * p_mask, uint8_t *p_flag)
{
    31b8:	b510      	push	{r4, lr}
    int8_t idx;
    uint32_t new_mask, prev_mask;

    do {
        prev_mask = *p_mask;
    31ba:	6804      	ldr	r4, [r0, #0]
        idx = 31 - NRF_CLZ(prev_mask);
    31bc:	fab4 f384 	clz	r3, r4
    31c0:	f1c3 031f 	rsb	r3, r3, #31
    31c4:	fa5f fc83 	uxtb.w	ip, r3
        if (idx < 0) {
    31c8:	2b00      	cmp	r3, #0
    31ca:	db16      	blt.n	31fa <nrfx_flag32_alloc+0x42>
            return NRFX_ERROR_NO_MEM;
        }

        new_mask = prev_mask & ~NRFX_BIT(idx);
    31cc:	2201      	movs	r2, #1
    31ce:	fa02 f303 	lsl.w	r3, r2, r3
    31d2:	ea24 0303 	bic.w	r3, r4, r3
	return __atomic_compare_exchange_n(target, &old_value, new_value,
    31d6:	f3bf 8f5b 	dmb	ish
    31da:	e850 2f00 	ldrex	r2, [r0]
    31de:	42a2      	cmp	r2, r4
    31e0:	d104      	bne.n	31ec <nrfx_flag32_alloc+0x34>
    31e2:	e840 3e00 	strex	lr, r3, [r0]
    31e6:	f1be 0f00 	cmp.w	lr, #0
    31ea:	d1f6      	bne.n	31da <nrfx_flag32_alloc+0x22>
    31ec:	f3bf 8f5b 	dmb	ish
    } while (!NRFX_ATOMIC_CAS(p_mask, prev_mask, new_mask));
    31f0:	d1e3      	bne.n	31ba <nrfx_flag32_alloc+0x2>

    *p_flag = idx;
    31f2:	f881 c000 	strb.w	ip, [r1]

    return NRFX_SUCCESS;
    31f6:	4802      	ldr	r0, [pc, #8]	; (3200 <nrfx_flag32_alloc+0x48>)
}
    31f8:	bd10      	pop	{r4, pc}
            return NRFX_ERROR_NO_MEM;
    31fa:	4802      	ldr	r0, [pc, #8]	; (3204 <nrfx_flag32_alloc+0x4c>)
    31fc:	e7fc      	b.n	31f8 <nrfx_flag32_alloc+0x40>
    31fe:	bf00      	nop
    3200:	0bad0000 	.word	0x0bad0000
    3204:	0bad0002 	.word	0x0bad0002

00003208 <nrfx_flag32_free>:

nrfx_err_t nrfx_flag32_free(nrfx_atomic_t * p_mask, uint8_t flag)
{
    uint32_t new_mask, prev_mask;

    if ((NRFX_BIT(flag) & *p_mask))
    3208:	6803      	ldr	r3, [r0, #0]
    320a:	40cb      	lsrs	r3, r1
    320c:	f013 0f01 	tst.w	r3, #1
    3210:	d115      	bne.n	323e <nrfx_flag32_free+0x36>
{
    3212:	b500      	push	{lr}
    {
        return NRFX_ERROR_INVALID_PARAM;
    }

    do {
        prev_mask = *p_mask;
    3214:	6802      	ldr	r2, [r0, #0]
        new_mask = prev_mask | NRFX_BIT(flag);
    3216:	2301      	movs	r3, #1
    3218:	408b      	lsls	r3, r1
    321a:	4313      	orrs	r3, r2
    321c:	f3bf 8f5b 	dmb	ish
    3220:	e850 cf00 	ldrex	ip, [r0]
    3224:	4594      	cmp	ip, r2
    3226:	d104      	bne.n	3232 <nrfx_flag32_free+0x2a>
    3228:	e840 3e00 	strex	lr, r3, [r0]
    322c:	f1be 0f00 	cmp.w	lr, #0
    3230:	d1f6      	bne.n	3220 <nrfx_flag32_free+0x18>
    3232:	f3bf 8f5b 	dmb	ish
    } while (!NRFX_ATOMIC_CAS(p_mask, prev_mask, new_mask));
    3236:	d1ed      	bne.n	3214 <nrfx_flag32_free+0xc>

    return NRFX_SUCCESS;
    3238:	4802      	ldr	r0, [pc, #8]	; (3244 <nrfx_flag32_free+0x3c>)
}
    323a:	f85d fb04 	ldr.w	pc, [sp], #4
        return NRFX_ERROR_INVALID_PARAM;
    323e:	4802      	ldr	r0, [pc, #8]	; (3248 <nrfx_flag32_free+0x40>)
}
    3240:	4770      	bx	lr
    3242:	bf00      	nop
    3244:	0bad0000 	.word	0x0bad0000
    3248:	0bad0004 	.word	0x0bad0004

0000324c <clock_stop>:
    CoreDebug->DEMCR = core_debug;
}
#endif // NRFX_CHECK(USE_WORKAROUND_FOR_ANOMALY_132)

static void clock_stop(nrf_clock_domain_t domain)
{
    324c:	b570      	push	{r4, r5, r6, lr}
    324e:	b082      	sub	sp, #8
    switch (domain)
    3250:	4605      	mov	r5, r0
    3252:	b118      	cbz	r0, 325c <clock_stop+0x10>
    3254:	2801      	cmp	r0, #1
    3256:	d016      	beq.n	3286 <clock_stop+0x3a>
    if (domain == NRF_CLOCK_DOMAIN_HFCLK)
    {
            m_clock_cb.hfclk_started = false;
    }
#endif
}
    3258:	b002      	add	sp, #8
    325a:	bd70      	pop	{r4, r5, r6, pc}
    p_reg->INTENCLR = mask;
    325c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    3260:	2202      	movs	r2, #2
    3262:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    3266:	2200      	movs	r2, #0
    3268:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
    326c:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    3270:	2201      	movs	r2, #1
    3272:	60da      	str	r2, [r3, #12]
    nrf_clock_hfclk_t clk_src = NRF_CLOCK_HFCLK_HIGH_ACCURACY;
    3274:	2301      	movs	r3, #1
    3276:	f88d 3007 	strb.w	r3, [sp, #7]
    nrf_clock_hfclk_t *p_clk_src = (domain == NRF_CLOCK_DOMAIN_HFCLK) ? &clk_src : NULL;
    327a:	429d      	cmp	r5, r3
    327c:	d00f      	beq.n	329e <clock_stop+0x52>
    327e:	2600      	movs	r6, #0
    NRFX_WAIT_FOR((!nrfx_clock_is_running(domain, p_clk_src) ||
    3280:	f242 7410 	movw	r4, #10000	; 0x2710
    3284:	e029      	b.n	32da <clock_stop+0x8e>
    p_reg->INTENCLR = mask;
    3286:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    328a:	2201      	movs	r2, #1
    328c:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    3290:	2100      	movs	r1, #0
    3292:	f8c3 1100 	str.w	r1, [r3, #256]	; 0x100
    3296:	f8d3 1100 	ldr.w	r1, [r3, #256]	; 0x100
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    329a:	605a      	str	r2, [r3, #4]
}
    329c:	e7ea      	b.n	3274 <clock_stop+0x28>
    nrf_clock_hfclk_t *p_clk_src = (domain == NRF_CLOCK_DOMAIN_HFCLK) ? &clk_src : NULL;
    329e:	f10d 0607 	add.w	r6, sp, #7
    32a2:	e7ed      	b.n	3280 <clock_stop+0x34>
            if (p_clk_src != NULL)
    32a4:	b136      	cbz	r6, 32b4 <clock_stop+0x68>
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    32a6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    32aa:	f8d3 3418 	ldr.w	r3, [r3, #1048]	; 0x418
                                        >> CLOCK_LFCLKSTAT_SRC_Pos);
    32ae:	f003 0303 	and.w	r3, r3, #3
                (*(nrf_clock_lfclk_t *)p_clk_src) =
    32b2:	6033      	str	r3, [r6, #0]
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    32b4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    32b8:	f8d3 3418 	ldr.w	r3, [r3, #1048]	; 0x418
    32bc:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    32c0:	d122      	bne.n	3308 <clock_stop+0xbc>
    return false;
    32c2:	2300      	movs	r3, #0
    NRFX_WAIT_FOR((!nrfx_clock_is_running(domain, p_clk_src) ||
    32c4:	b323      	cbz	r3, 3310 <clock_stop+0xc4>
    32c6:	b11e      	cbz	r6, 32d0 <clock_stop+0x84>
    32c8:	f89d 3007 	ldrb.w	r3, [sp, #7]
    32cc:	2b01      	cmp	r3, #1
    32ce:	d11f      	bne.n	3310 <clock_stop+0xc4>
    32d0:	2001      	movs	r0, #1
    32d2:	f003 fc84 	bl	6bde <nrfx_busy_wait>
    32d6:	3c01      	subs	r4, #1
    32d8:	d01a      	beq.n	3310 <clock_stop+0xc4>
    switch (domain)
    32da:	2d00      	cmp	r5, #0
    32dc:	d0e2      	beq.n	32a4 <clock_stop+0x58>
    32de:	2d01      	cmp	r5, #1
    32e0:	d001      	beq.n	32e6 <clock_stop+0x9a>
    32e2:	2300      	movs	r3, #0
    32e4:	e7ee      	b.n	32c4 <clock_stop+0x78>
            if (p_clk_src != NULL)
    32e6:	b136      	cbz	r6, 32f6 <clock_stop+0xaa>
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
    32e8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    32ec:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
    32f0:	f003 0301 	and.w	r3, r3, #1
                (*(nrf_clock_hfclk_t *)p_clk_src) =
    32f4:	7033      	strb	r3, [r6, #0]
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    32f6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    32fa:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
    32fe:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    3302:	d103      	bne.n	330c <clock_stop+0xc0>
    return false;
    3304:	2300      	movs	r3, #0
    3306:	e7dd      	b.n	32c4 <clock_stop+0x78>
                return true;
    3308:	2301      	movs	r3, #1
    330a:	e7db      	b.n	32c4 <clock_stop+0x78>
                return true;
    330c:	2301      	movs	r3, #1
    330e:	e7d9      	b.n	32c4 <clock_stop+0x78>
    if (domain == NRF_CLOCK_DOMAIN_HFCLK)
    3310:	2d01      	cmp	r5, #1
    3312:	d1a1      	bne.n	3258 <clock_stop+0xc>
            m_clock_cb.hfclk_started = false;
    3314:	4b01      	ldr	r3, [pc, #4]	; (331c <clock_stop+0xd0>)
    3316:	2200      	movs	r2, #0
    3318:	715a      	strb	r2, [r3, #5]
    331a:	e79d      	b.n	3258 <clock_stop+0xc>
    331c:	20000b54 	.word	0x20000b54

00003320 <nrfx_clock_init>:
nrfx_err_t nrfx_clock_init(nrfx_clock_event_handler_t event_handler)
{
    NRFX_ASSERT(event_handler);

    nrfx_err_t err_code = NRFX_SUCCESS;
    if (m_clock_cb.module_initialized)
    3320:	4b06      	ldr	r3, [pc, #24]	; (333c <nrfx_clock_init+0x1c>)
    3322:	791b      	ldrb	r3, [r3, #4]
    3324:	b93b      	cbnz	r3, 3336 <nrfx_clock_init+0x16>
    else
    {
#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LF_CAL_ENABLED)
        m_clock_cb.cal_state = CAL_STATE_IDLE;
#endif
        m_clock_cb.event_handler = event_handler;
    3326:	4b05      	ldr	r3, [pc, #20]	; (333c <nrfx_clock_init+0x1c>)
    3328:	6018      	str	r0, [r3, #0]
        m_clock_cb.module_initialized = true;
    332a:	2201      	movs	r2, #1
    332c:	711a      	strb	r2, [r3, #4]
#if NRFX_CHECK(USE_WORKAROUND_FOR_ANOMALY_201)
        m_clock_cb.hfclk_started = false;
    332e:	2200      	movs	r2, #0
    3330:	715a      	strb	r2, [r3, #5]
    nrfx_err_t err_code = NRFX_SUCCESS;
    3332:	4803      	ldr	r0, [pc, #12]	; (3340 <nrfx_clock_init+0x20>)
    3334:	4770      	bx	lr
        err_code = NRFX_ERROR_ALREADY_INITIALIZED;
    3336:	4803      	ldr	r0, [pc, #12]	; (3344 <nrfx_clock_init+0x24>)
#endif
    }

    NRFX_LOG_INFO("Function: %s, error code: %s.", __func__, NRFX_LOG_ERROR_STRING_GET(err_code));
    return err_code;
}
    3338:	4770      	bx	lr
    333a:	bf00      	nop
    333c:	20000b54 	.word	0x20000b54
    3340:	0bad0000 	.word	0x0bad0000
    3344:	0bad000c 	.word	0x0bad000c

00003348 <nrfx_power_clock_irq_handler>:
    }
}
#endif

void nrfx_clock_irq_handler(void)
{
    3348:	b508      	push	{r3, lr}
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    334a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    334e:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKSTARTED))
    3352:	b18b      	cbz	r3, 3378 <nrfx_power_clock_irq_handler+0x30>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    3354:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    3358:	2200      	movs	r2, #0
    335a:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    335e:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    p_reg->INTENCLR = mask;
    3362:	2201      	movs	r2, #1
    3364:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
        nrf_clock_event_clear(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKSTARTED);
        NRFX_LOG_DEBUG("Event: NRF_CLOCK_EVENT_HFCLKSTARTED");
        nrf_clock_int_disable(NRF_CLOCK, NRF_CLOCK_INT_HF_STARTED_MASK);

#if NRFX_CHECK(USE_WORKAROUND_FOR_ANOMALY_201)
        if (!m_clock_cb.hfclk_started)
    3368:	4b15      	ldr	r3, [pc, #84]	; (33c0 <nrfx_power_clock_irq_handler+0x78>)
    336a:	795b      	ldrb	r3, [r3, #5]
    336c:	b923      	cbnz	r3, 3378 <nrfx_power_clock_irq_handler+0x30>
        {
            m_clock_cb.hfclk_started = true;
    336e:	4b14      	ldr	r3, [pc, #80]	; (33c0 <nrfx_power_clock_irq_handler+0x78>)
    3370:	715a      	strb	r2, [r3, #5]
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK_STARTED);
    3372:	681b      	ldr	r3, [r3, #0]
    3374:	2000      	movs	r0, #0
    3376:	4798      	blx	r3
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    3378:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    337c:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
        }
#else
        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK_STARTED);
#endif
    }
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_LFCLKSTARTED))
    3380:	b19b      	cbz	r3, 33aa <nrfx_power_clock_irq_handler+0x62>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    3382:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    3386:	2200      	movs	r2, #0
    3388:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
    338c:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    3390:	f8d3 2418 	ldr.w	r2, [r3, #1048]	; 0x418
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    3394:	f8d3 3418 	ldr.w	r3, [r3, #1048]	; 0x418
        NRFX_LOG_DEBUG("Event: NRF_CLOCK_EVENT_LFCLKSTARTED");

#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LFXO_TWO_STAGE_ENABLED)
        nrf_clock_lfclk_t lfclksrc;
        (void)nrf_clock_is_running(NRF_CLOCK, NRF_CLOCK_DOMAIN_LFCLK, &lfclksrc);
        if (lfclksrc == NRF_CLOCK_LFCLK_RC)
    3398:	f012 0f03 	tst.w	r2, #3
    339c:	d106      	bne.n	33ac <nrfx_power_clock_irq_handler+0x64>
    p_reg->LFCLKSRC = (uint32_t)(source);
    339e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    33a2:	2201      	movs	r2, #1
    33a4:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    33a8:	609a      	str	r2, [r3, #8]
        nrf_clock_int_disable(NRF_CLOCK, NRF_CLOCK_INT_HF192M_STARTED_MASK);

        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK192M_STARTED);
    }
#endif
}
    33aa:	bd08      	pop	{r3, pc}
    p_reg->INTENCLR = mask;
    33ac:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    33b0:	2202      	movs	r2, #2
    33b2:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_LFCLK_STARTED);
    33b6:	4b02      	ldr	r3, [pc, #8]	; (33c0 <nrfx_power_clock_irq_handler+0x78>)
    33b8:	681b      	ldr	r3, [r3, #0]
    33ba:	2001      	movs	r0, #1
    33bc:	4798      	blx	r3
}
    33be:	e7f4      	b.n	33aa <nrfx_power_clock_irq_handler+0x62>
    33c0:	20000b54 	.word	0x20000b54

000033c4 <pin_in_use>:
 *
 * @return True if pin is in use.
 */
static bool pin_in_use(uint32_t pin)
{
    return m_cb.pin_flags[pin] & PIN_FLAG_IN_USE;
    33c4:	3008      	adds	r0, #8
    33c6:	4b03      	ldr	r3, [pc, #12]	; (33d4 <pin_in_use+0x10>)
    33c8:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
}
    33cc:	f000 0001 	and.w	r0, r0, #1
    33d0:	4770      	bx	lr
    33d2:	bf00      	nop
    33d4:	200000d4 	.word	0x200000d4

000033d8 <pin_in_use_by_te>:
 *
 * @return True if pin uses GPIOTE task/event.
 */
static bool pin_in_use_by_te(uint32_t pin)
{
    return m_cb.pin_flags[pin] & PIN_FLAG_TE_USED;
    33d8:	3008      	adds	r0, #8
    33da:	4b03      	ldr	r3, [pc, #12]	; (33e8 <pin_in_use_by_te+0x10>)
    33dc:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
}
    33e0:	f3c0 1040 	ubfx	r0, r0, #5, #1
    33e4:	4770      	bx	lr
    33e6:	bf00      	nop
    33e8:	200000d4 	.word	0x200000d4

000033ec <pin_has_trigger>:
 *
 * @return True if pin has trigger.
 */
static bool pin_has_trigger(uint32_t pin)
{
    return PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]) != NRFX_GPIOTE_TRIGGER_NONE;
    33ec:	3008      	adds	r0, #8
    33ee:	4b04      	ldr	r3, [pc, #16]	; (3400 <pin_has_trigger+0x14>)
    33f0:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
}
    33f4:	f010 001c 	ands.w	r0, r0, #28
    33f8:	bf18      	it	ne
    33fa:	2001      	movne	r0, #1
    33fc:	4770      	bx	lr
    33fe:	bf00      	nop
    3400:	200000d4 	.word	0x200000d4

00003404 <pin_is_output>:
 *
 * @return True if pin is output.
 */
static bool pin_is_output(uint32_t pin)
{
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    3404:	3008      	adds	r0, #8
    3406:	4b03      	ldr	r3, [pc, #12]	; (3414 <pin_is_output+0x10>)
    3408:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
}
    340c:	f3c0 0040 	ubfx	r0, r0, #1, #1
    3410:	4770      	bx	lr
    3412:	bf00      	nop
    3414:	200000d4 	.word	0x200000d4

00003418 <pin_te_get>:
}

/* Returns gpiote TE channel associated with the pin */
static uint8_t pin_te_get(nrfx_gpiote_pin_t pin)
{
    return PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    3418:	3008      	adds	r0, #8
    341a:	4b02      	ldr	r3, [pc, #8]	; (3424 <pin_te_get+0xc>)
    341c:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
}
    3420:	0b40      	lsrs	r0, r0, #13
    3422:	4770      	bx	lr
    3424:	200000d4 	.word	0x200000d4

00003428 <handler_in_use>:
}

static bool handler_in_use(int32_t handler_id)
{

    for (uint32_t i = 0; i < MAX_PIN_NUMBER; i++)
    3428:	2200      	movs	r2, #0
    342a:	e004      	b.n	3436 <handler_in_use+0xe>
    {
        if (PIN_GET_HANDLER_ID(m_cb.pin_flags[i]) == handler_id)
    342c:	f04f 33ff 	mov.w	r3, #4294967295
    3430:	4283      	cmp	r3, r0
    3432:	d00f      	beq.n	3454 <handler_in_use+0x2c>
    for (uint32_t i = 0; i < MAX_PIN_NUMBER; i++)
    3434:	3201      	adds	r2, #1
    3436:	2a2f      	cmp	r2, #47	; 0x2f
    3438:	d80a      	bhi.n	3450 <handler_in_use+0x28>
        if (PIN_GET_HANDLER_ID(m_cb.pin_flags[i]) == handler_id)
    343a:	f102 0308 	add.w	r3, r2, #8
    343e:	4906      	ldr	r1, [pc, #24]	; (3458 <handler_in_use+0x30>)
    3440:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
    3444:	f413 7f80 	tst.w	r3, #256	; 0x100
    3448:	d0f0      	beq.n	342c <handler_in_use+0x4>
    344a:	f3c3 2343 	ubfx	r3, r3, #9, #4
    344e:	e7ef      	b.n	3430 <handler_in_use+0x8>
        {
            return true;
        }
    }

    return false;
    3450:	2000      	movs	r0, #0
    3452:	4770      	bx	lr
            return true;
    3454:	2001      	movs	r0, #1
}
    3456:	4770      	bx	lr
    3458:	200000d4 	.word	0x200000d4

0000345c <find_handler>:
    return NRFX_SUCCESS;
}

static int32_t find_handler(nrfx_gpiote_interrupt_handler_t handler, void * p_context)
{
    for (uint32_t i = 0; i < NRFX_GPIOTE_CONFIG_NUM_OF_EVT_HANDLERS; i++)
    345c:	2300      	movs	r3, #0
    345e:	b113      	cbz	r3, 3466 <find_handler+0xa>
        {
            return i;
        }
    }

    return -1;
    3460:	f04f 30ff 	mov.w	r0, #4294967295
}
    3464:	4770      	bx	lr
        if ((m_cb.handlers[i].handler == handler) && (m_cb.handlers[i].p_context == p_context))
    3466:	4a07      	ldr	r2, [pc, #28]	; (3484 <find_handler+0x28>)
    3468:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
    346c:	4282      	cmp	r2, r0
    346e:	d001      	beq.n	3474 <find_handler+0x18>
    for (uint32_t i = 0; i < NRFX_GPIOTE_CONFIG_NUM_OF_EVT_HANDLERS; i++)
    3470:	3301      	adds	r3, #1
    3472:	e7f4      	b.n	345e <find_handler+0x2>
        if ((m_cb.handlers[i].handler == handler) && (m_cb.handlers[i].p_context == p_context))
    3474:	4a03      	ldr	r2, [pc, #12]	; (3484 <find_handler+0x28>)
    3476:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
    347a:	6852      	ldr	r2, [r2, #4]
    347c:	428a      	cmp	r2, r1
    347e:	d1f7      	bne.n	3470 <find_handler+0x14>
            return i;
    3480:	4618      	mov	r0, r3
    3482:	4770      	bx	lr
    3484:	200000d4 	.word	0x200000d4

00003488 <channel_handler_get>:
}

/* Return handler associated with given pin or null. */
static nrfx_gpiote_handler_config_t const * channel_handler_get(nrfx_gpiote_pin_t pin)
{
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    3488:	3008      	adds	r0, #8
    348a:	4b06      	ldr	r3, [pc, #24]	; (34a4 <channel_handler_get+0x1c>)
    348c:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
    3490:	f410 7f80 	tst.w	r0, #256	; 0x100
    3494:	d004      	beq.n	34a0 <channel_handler_get+0x18>
    3496:	f3c0 2043 	ubfx	r0, r0, #9, #4
    if (handler_id == PIN_FLAG_NO_HANDLER)
    {
        return NULL;
    }

    return &m_cb.handlers[handler_id];
    349a:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
    349e:	4770      	bx	lr
        return NULL;
    34a0:	2000      	movs	r0, #0
}
    34a2:	4770      	bx	lr
    34a4:	200000d4 	.word	0x200000d4

000034a8 <call_handler>:
    nrf_gpiote_event_t event = nrfx_gpiote_in_event_get(pin);
    return nrf_gpiote_event_address_get(NRF_GPIOTE, event);
}

static void call_handler(nrfx_gpiote_pin_t pin, nrfx_gpiote_trigger_t trigger)
{
    34a8:	b570      	push	{r4, r5, r6, lr}
    34aa:	4604      	mov	r4, r0
    34ac:	460d      	mov	r5, r1
    nrfx_gpiote_handler_config_t const * handler = channel_handler_get(pin);
    34ae:	f7ff ffeb 	bl	3488 <channel_handler_get>

    if (handler)
    34b2:	b120      	cbz	r0, 34be <call_handler+0x16>
    {
        handler->handler(pin, trigger, handler->p_context);
    34b4:	6806      	ldr	r6, [r0, #0]
    34b6:	6842      	ldr	r2, [r0, #4]
    34b8:	4629      	mov	r1, r5
    34ba:	4620      	mov	r0, r4
    34bc:	47b0      	blx	r6
    }
    if (m_cb.global_handler.handler)
    34be:	4b04      	ldr	r3, [pc, #16]	; (34d0 <call_handler+0x28>)
    34c0:	689b      	ldr	r3, [r3, #8]
    34c2:	b123      	cbz	r3, 34ce <call_handler+0x26>
    {
        m_cb.global_handler.handler(pin, trigger, m_cb.global_handler.p_context);
    34c4:	4a02      	ldr	r2, [pc, #8]	; (34d0 <call_handler+0x28>)
    34c6:	68d2      	ldr	r2, [r2, #12]
    34c8:	4629      	mov	r1, r5
    34ca:	4620      	mov	r0, r4
    34cc:	4798      	blx	r3
    }
}
    34ce:	bd70      	pop	{r4, r5, r6, pc}
    34d0:	200000d4 	.word	0x200000d4

000034d4 <release_handler>:
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    34d4:	f100 0208 	add.w	r2, r0, #8
    34d8:	4b0e      	ldr	r3, [pc, #56]	; (3514 <release_handler+0x40>)
    34da:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    34de:	f413 7f80 	tst.w	r3, #256	; 0x100
    34e2:	d016      	beq.n	3512 <release_handler+0x3e>
{
    34e4:	b510      	push	{r4, lr}
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    34e6:	f3c3 2443 	ubfx	r4, r3, #9, #4
    m_cb.pin_flags[pin] &= ~PIN_HANDLER_MASK;
    34ea:	4610      	mov	r0, r2
    34ec:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
    34f0:	4a08      	ldr	r2, [pc, #32]	; (3514 <release_handler+0x40>)
    34f2:	f822 3010 	strh.w	r3, [r2, r0, lsl #1]
    if (!handler_in_use(handler_id))
    34f6:	4620      	mov	r0, r4
    34f8:	f7ff ff96 	bl	3428 <handler_in_use>
    34fc:	b100      	cbz	r0, 3500 <release_handler+0x2c>
}
    34fe:	bd10      	pop	{r4, pc}
        m_cb.handlers[handler_id].handler = NULL;
    3500:	4804      	ldr	r0, [pc, #16]	; (3514 <release_handler+0x40>)
    3502:	2300      	movs	r3, #0
    3504:	f840 3034 	str.w	r3, [r0, r4, lsl #3]
        nrfx_err_t err = nrfx_flag32_free(&m_cb.available_evt_handlers, handler_id);
    3508:	4621      	mov	r1, r4
    350a:	3074      	adds	r0, #116	; 0x74
    350c:	f7ff fe7c 	bl	3208 <nrfx_flag32_free>
        NRFX_ASSERT(err == NRFX_SUCCESS);
    3510:	e7f5      	b.n	34fe <release_handler+0x2a>
    3512:	4770      	bx	lr
    3514:	200000d4 	.word	0x200000d4

00003518 <pin_handler_trigger_uninit>:
{
    3518:	b510      	push	{r4, lr}
    351a:	4604      	mov	r4, r0
    if (pin_in_use_by_te(pin))
    351c:	f7ff ff5c 	bl	33d8 <pin_in_use_by_te>
    3520:	b140      	cbz	r0, 3534 <pin_handler_trigger_uninit+0x1c>
        nrf_gpiote_te_default(NRF_GPIOTE, pin_te_get(pin));
    3522:	4620      	mov	r0, r4
    3524:	f7ff ff78 	bl	3418 <pin_te_get>
                         ((init_val << GPIOTE_CONFIG_OUTINIT_Pos) & GPIOTE_CONFIG_OUTINIT_Msk);
}

NRF_STATIC_INLINE void nrf_gpiote_te_default(NRF_GPIOTE_Type * p_reg, uint32_t idx)
{
    p_reg->CONFIG[idx] = 0;
    3528:	f500 70a2 	add.w	r0, r0, #324	; 0x144
    352c:	4b06      	ldr	r3, [pc, #24]	; (3548 <pin_handler_trigger_uninit+0x30>)
    352e:	2200      	movs	r2, #0
    3530:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
    release_handler(pin);
    3534:	4620      	mov	r0, r4
    3536:	f7ff ffcd 	bl	34d4 <release_handler>
    m_cb.pin_flags[pin] = PIN_FLAG_NOT_USED;
    353a:	3408      	adds	r4, #8
    353c:	4b03      	ldr	r3, [pc, #12]	; (354c <pin_handler_trigger_uninit+0x34>)
    353e:	2200      	movs	r2, #0
    3540:	f823 2014 	strh.w	r2, [r3, r4, lsl #1]
}
    3544:	bd10      	pop	{r4, pc}
    3546:	bf00      	nop
    3548:	40006000 	.word	0x40006000
    354c:	200000d4 	.word	0x200000d4

00003550 <pin_handler_set>:
{
    3550:	b570      	push	{r4, r5, r6, lr}
    3552:	b082      	sub	sp, #8
    3554:	4606      	mov	r6, r0
    3556:	460c      	mov	r4, r1
    3558:	4615      	mov	r5, r2
    release_handler(pin);
    355a:	f7ff ffbb 	bl	34d4 <release_handler>
    if (!handler)
    355e:	b324      	cbz	r4, 35aa <pin_handler_set+0x5a>
    handler_id = find_handler(handler, p_context);
    3560:	4629      	mov	r1, r5
    3562:	4620      	mov	r0, r4
    3564:	f7ff ff7a 	bl	345c <find_handler>
    if (handler_id < 0)
    3568:	1e03      	subs	r3, r0, #0
    356a:	db13      	blt.n	3594 <pin_handler_set+0x44>
    m_cb.handlers[handler_id].handler = handler;
    356c:	4a10      	ldr	r2, [pc, #64]	; (35b0 <pin_handler_set+0x60>)
    356e:	f842 4033 	str.w	r4, [r2, r3, lsl #3]
    m_cb.handlers[handler_id].p_context = p_context;
    3572:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
    3576:	604d      	str	r5, [r1, #4]
    m_cb.pin_flags[pin] |= PIN_FLAG_HANDLER(handler_id);
    3578:	025b      	lsls	r3, r3, #9
    357a:	b29b      	uxth	r3, r3
    357c:	f106 0008 	add.w	r0, r6, #8
    3580:	f832 1010 	ldrh.w	r1, [r2, r0, lsl #1]
    3584:	430b      	orrs	r3, r1
    3586:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    358a:	f822 3010 	strh.w	r3, [r2, r0, lsl #1]
    return NRFX_SUCCESS;
    358e:	4809      	ldr	r0, [pc, #36]	; (35b4 <pin_handler_set+0x64>)
}
    3590:	b002      	add	sp, #8
    3592:	bd70      	pop	{r4, r5, r6, pc}
        err = nrfx_flag32_alloc(&m_cb.available_evt_handlers, &id);
    3594:	f10d 0107 	add.w	r1, sp, #7
    3598:	4807      	ldr	r0, [pc, #28]	; (35b8 <pin_handler_set+0x68>)
    359a:	f7ff fe0d 	bl	31b8 <nrfx_flag32_alloc>
        if (err != NRFX_SUCCESS)
    359e:	4b05      	ldr	r3, [pc, #20]	; (35b4 <pin_handler_set+0x64>)
    35a0:	4298      	cmp	r0, r3
    35a2:	d1f5      	bne.n	3590 <pin_handler_set+0x40>
        handler_id = (int32_t)id;
    35a4:	f89d 3007 	ldrb.w	r3, [sp, #7]
    35a8:	e7e0      	b.n	356c <pin_handler_set+0x1c>
        return NRFX_SUCCESS;
    35aa:	4802      	ldr	r0, [pc, #8]	; (35b4 <pin_handler_set+0x64>)
    35ac:	e7f0      	b.n	3590 <pin_handler_set+0x40>
    35ae:	bf00      	nop
    35b0:	200000d4 	.word	0x200000d4
    35b4:	0bad0000 	.word	0x0bad0000
    35b8:	20000148 	.word	0x20000148

000035bc <gpiote_evt_handle>:
    } while (input_read_and_check(input, pins_to_check));
}
#endif // defined(NRF_GPIO_LATCH_PRESENT)

static void gpiote_evt_handle(uint32_t mask)
{
    35bc:	b538      	push	{r3, r4, r5, lr}
    35be:	4604      	mov	r4, r0
    while (mask)
    35c0:	e018      	b.n	35f4 <gpiote_evt_handle+0x38>
    {
        uint32_t ch = NRF_CTZ(mask);
    35c2:	fa94 f3a4 	rbit	r3, r4
    35c6:	fab3 f383 	clz	r3, r3
        mask &= ~NRFX_BIT(ch);
    35ca:	2201      	movs	r2, #1
    35cc:	409a      	lsls	r2, r3
    35ce:	ea24 0402 	bic.w	r4, r4, r2
    return ((p_reg->CONFIG[idx] & GPIOTE_CONFIG_PORT_PIN_Msk) >> GPIOTE_CONFIG_PSEL_Pos);
    35d2:	4a0a      	ldr	r2, [pc, #40]	; (35fc <gpiote_evt_handle+0x40>)
    35d4:	f503 73a2 	add.w	r3, r3, #324	; 0x144
    35d8:	f852 5023 	ldr.w	r5, [r2, r3, lsl #2]
    35dc:	f3c5 2505 	ubfx	r5, r5, #8, #6
    return (nrf_gpiote_polarity_t)((p_reg->CONFIG[idx] & GPIOTE_CONFIG_POLARITY_Msk) >>
    35e0:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
        nrfx_gpiote_pin_t pin = nrf_gpiote_event_pin_get(NRF_GPIOTE, ch);
        nrf_gpiote_polarity_t polarity = nrf_gpiote_event_polarity_get(NRF_GPIOTE, ch);

        call_handler(pin, gpiote_polarity_to_trigger(polarity));
    35e4:	f3c0 4001 	ubfx	r0, r0, #16, #2
    35e8:	f003 fb8e 	bl	6d08 <gpiote_polarity_to_trigger>
    35ec:	4601      	mov	r1, r0
    35ee:	4628      	mov	r0, r5
    35f0:	f7ff ff5a 	bl	34a8 <call_handler>
    while (mask)
    35f4:	2c00      	cmp	r4, #0
    35f6:	d1e4      	bne.n	35c2 <gpiote_evt_handle+0x6>
    }
}
    35f8:	bd38      	pop	{r3, r4, r5, pc}
    35fa:	bf00      	nop
    35fc:	40006000 	.word	0x40006000

00003600 <latch_pending_read_and_check>:
{
    3600:	b082      	sub	sp, #8
    3602:	4684      	mov	ip, r0
    NRF_GPIO_Type * gpio_regs[GPIO_COUNT] = GPIO_REG_LIST;
    3604:	4b11      	ldr	r3, [pc, #68]	; (364c <latch_pending_read_and_check+0x4c>)
    3606:	e893 0003 	ldmia.w	r3, {r0, r1}
    360a:	ab02      	add	r3, sp, #8
    360c:	e903 0003 	stmdb	r3, {r0, r1}
    for (i = start_port; i < (start_port + length); i++)
    3610:	4660      	mov	r0, ip
    3612:	2300      	movs	r3, #0
    3614:	e00b      	b.n	362e <latch_pending_read_and_check+0x2e>
        *p_masks = gpio_regs[i]->LATCH;
    3616:	aa02      	add	r2, sp, #8
    3618:	eb02 0283 	add.w	r2, r2, r3, lsl #2
    361c:	f852 2c08 	ldr.w	r2, [r2, #-8]
    3620:	f8d2 1520 	ldr.w	r1, [r2, #1312]	; 0x520
    3624:	f840 1b04 	str.w	r1, [r0], #4
        gpio_regs[i]->LATCH = *p_masks;
    3628:	f8c2 1520 	str.w	r1, [r2, #1312]	; 0x520
    for (i = start_port; i < (start_port + length); i++)
    362c:	3301      	adds	r3, #1
    362e:	2b01      	cmp	r3, #1
    3630:	d9f1      	bls.n	3616 <latch_pending_read_and_check+0x16>
    for (uint32_t port_idx = 0; port_idx < GPIO_COUNT; port_idx++)
    3632:	2300      	movs	r3, #0
    3634:	2b01      	cmp	r3, #1
    3636:	d804      	bhi.n	3642 <latch_pending_read_and_check+0x42>
        if (latch[port_idx])
    3638:	f85c 2023 	ldr.w	r2, [ip, r3, lsl #2]
    363c:	b922      	cbnz	r2, 3648 <latch_pending_read_and_check+0x48>
    for (uint32_t port_idx = 0; port_idx < GPIO_COUNT; port_idx++)
    363e:	3301      	adds	r3, #1
    3640:	e7f8      	b.n	3634 <latch_pending_read_and_check+0x34>
    return false;
    3642:	2000      	movs	r0, #0
}
    3644:	b002      	add	sp, #8
    3646:	4770      	bx	lr
            return true;
    3648:	2001      	movs	r0, #1
    364a:	e7fb      	b.n	3644 <latch_pending_read_and_check+0x44>
    364c:	00007560 	.word	0x00007560

00003650 <next_sense_cond_call_handler>:
{
    3650:	b570      	push	{r4, r5, r6, lr}
    3652:	4604      	mov	r4, r0
    3654:	460d      	mov	r5, r1
    3656:	4616      	mov	r6, r2
    if (is_level(trigger))
    3658:	4608      	mov	r0, r1
    365a:	f003 fb57 	bl	6d0c <is_level>
    365e:	b9d0      	cbnz	r0, 3696 <next_sense_cond_call_handler+0x46>
                NRF_GPIO_PIN_SENSE_LOW : NRF_GPIO_PIN_SENSE_HIGH;
    3660:	2e02      	cmp	r6, #2
    3662:	d052      	beq.n	370a <next_sense_cond_call_handler+0xba>
    3664:	2002      	movs	r0, #2
    *p_pin = pin_number & 0x1F;
    3666:	f004 021f 	and.w	r2, r4, #31
    return pin_number >> 5;
    366a:	0961      	lsrs	r1, r4, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    366c:	2901      	cmp	r1, #1
    366e:	d04e      	beq.n	370e <next_sense_cond_call_handler+0xbe>
        case 0: return NRF_P0;
    3670:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
    uint32_t cnf = reg->PIN_CNF[pin_number];
    3674:	f502 72e0 	add.w	r2, r2, #448	; 0x1c0
    3678:	f851 3022 	ldr.w	r3, [r1, r2, lsl #2]
    cnf &= ~to_update;
    367c:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
    3680:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
    reg->PIN_CNF[pin_number] = cnf;
    3684:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
        if ((trigger == NRFX_GPIOTE_TRIGGER_TOGGLE) ||
    3688:	2d03      	cmp	r5, #3
    368a:	d044      	beq.n	3716 <next_sense_cond_call_handler+0xc6>
    368c:	2e02      	cmp	r6, #2
    368e:	d040      	beq.n	3712 <next_sense_cond_call_handler+0xc2>
            (sense == NRF_GPIO_PIN_SENSE_HIGH && trigger == NRFX_GPIOTE_TRIGGER_LOTOHI) ||
    3690:	2e03      	cmp	r6, #3
    3692:	d045      	beq.n	3720 <next_sense_cond_call_handler+0xd0>
}
    3694:	bd70      	pop	{r4, r5, r6, pc}
        call_handler(pin, trigger);
    3696:	4629      	mov	r1, r5
    3698:	4620      	mov	r0, r4
    369a:	f7ff ff05 	bl	34a8 <call_handler>
    *p_pin = pin_number & 0x1F;
    369e:	f004 031f 	and.w	r3, r4, #31
    return pin_number >> 5;
    36a2:	0962      	lsrs	r2, r4, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    36a4:	2a01      	cmp	r2, #1
    36a6:	d02a      	beq.n	36fe <next_sense_cond_call_handler+0xae>
        case 0: return NRF_P0;
    36a8:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    return (nrf_gpio_pin_sense_t)((reg->PIN_CNF[pin_number] &
    36ac:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    36b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    36b4:	f3c3 4301 	ubfx	r3, r3, #16, #2
        if (nrf_gpio_pin_sense_get(pin) == sense)
    36b8:	429e      	cmp	r6, r3
    36ba:	d1eb      	bne.n	3694 <next_sense_cond_call_handler+0x44>
    *p_pin = pin_number & 0x1F;
    36bc:	f004 031f 	and.w	r3, r4, #31
    return pin_number >> 5;
    36c0:	0962      	lsrs	r2, r4, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    36c2:	2a01      	cmp	r2, #1
    36c4:	d01d      	beq.n	3702 <next_sense_cond_call_handler+0xb2>
        case 0: return NRF_P0;
    36c6:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
    uint32_t cnf = reg->PIN_CNF[pin_number];
    36ca:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    36ce:	f851 2023 	ldr.w	r2, [r1, r3, lsl #2]
    cnf &= ~to_update;
    36d2:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
    reg->PIN_CNF[pin_number] = cnf;
    36d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    *p_pin = pin_number & 0x1F;
    36da:	f004 031f 	and.w	r3, r4, #31
    return pin_number >> 5;
    36de:	0964      	lsrs	r4, r4, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    36e0:	2c01      	cmp	r4, #1
    36e2:	d010      	beq.n	3706 <next_sense_cond_call_handler+0xb6>
        case 0: return NRF_P0;
    36e4:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
    uint32_t cnf = reg->PIN_CNF[pin_number];
    36e8:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    36ec:	f851 2023 	ldr.w	r2, [r1, r3, lsl #2]
    cnf &= ~to_update;
    36f0:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
    36f4:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
    reg->PIN_CNF[pin_number] = cnf;
    36f8:	f841 6023 	str.w	r6, [r1, r3, lsl #2]
    36fc:	e7ca      	b.n	3694 <next_sense_cond_call_handler+0x44>
        case 1: return NRF_P1;
    36fe:	4a0a      	ldr	r2, [pc, #40]	; (3728 <next_sense_cond_call_handler+0xd8>)
    3700:	e7d4      	b.n	36ac <next_sense_cond_call_handler+0x5c>
    3702:	4909      	ldr	r1, [pc, #36]	; (3728 <next_sense_cond_call_handler+0xd8>)
    3704:	e7e1      	b.n	36ca <next_sense_cond_call_handler+0x7a>
    3706:	4908      	ldr	r1, [pc, #32]	; (3728 <next_sense_cond_call_handler+0xd8>)
    3708:	e7ee      	b.n	36e8 <next_sense_cond_call_handler+0x98>
                NRF_GPIO_PIN_SENSE_LOW : NRF_GPIO_PIN_SENSE_HIGH;
    370a:	2003      	movs	r0, #3
    370c:	e7ab      	b.n	3666 <next_sense_cond_call_handler+0x16>
    370e:	4906      	ldr	r1, [pc, #24]	; (3728 <next_sense_cond_call_handler+0xd8>)
    3710:	e7b0      	b.n	3674 <next_sense_cond_call_handler+0x24>
            (sense == NRF_GPIO_PIN_SENSE_HIGH && trigger == NRFX_GPIOTE_TRIGGER_LOTOHI) ||
    3712:	2d01      	cmp	r5, #1
    3714:	d1bc      	bne.n	3690 <next_sense_cond_call_handler+0x40>
            call_handler(pin, trigger);
    3716:	4629      	mov	r1, r5
    3718:	4620      	mov	r0, r4
    371a:	f7ff fec5 	bl	34a8 <call_handler>
}
    371e:	e7b9      	b.n	3694 <next_sense_cond_call_handler+0x44>
            (sense == NRF_GPIO_PIN_SENSE_LOW && trigger == NRFX_GPIOTE_TRIGGER_HITOLO))
    3720:	2d02      	cmp	r5, #2
    3722:	d1b7      	bne.n	3694 <next_sense_cond_call_handler+0x44>
    3724:	e7f7      	b.n	3716 <next_sense_cond_call_handler+0xc6>
    3726:	bf00      	nop
    3728:	50000300 	.word	0x50000300

0000372c <port_event_handle>:
{
    372c:	b570      	push	{r4, r5, r6, lr}
    372e:	b084      	sub	sp, #16
    NRF_GPIO_Type * gpio_regs[GPIO_COUNT] = GPIO_REG_LIST;
    3730:	4a2f      	ldr	r2, [pc, #188]	; (37f0 <port_event_handle+0xc4>)
    3732:	466b      	mov	r3, sp
    3734:	e892 0003 	ldmia.w	r2, {r0, r1}
    3738:	e883 0003 	stmia.w	r3, {r0, r1}
    for (i = start_port; i < (start_port + length); i++)
    373c:	2300      	movs	r3, #0
    373e:	a802      	add	r0, sp, #8
    3740:	e00b      	b.n	375a <port_event_handle+0x2e>
        *p_masks = gpio_regs[i]->LATCH;
    3742:	aa04      	add	r2, sp, #16
    3744:	eb02 0283 	add.w	r2, r2, r3, lsl #2
    3748:	f852 2c10 	ldr.w	r2, [r2, #-16]
    374c:	f8d2 1520 	ldr.w	r1, [r2, #1312]	; 0x520
    3750:	f840 1b04 	str.w	r1, [r0], #4
        gpio_regs[i]->LATCH = *p_masks;
    3754:	f8c2 1520 	str.w	r1, [r2, #1312]	; 0x520
    for (i = start_port; i < (start_port + length); i++)
    3758:	3301      	adds	r3, #1
    375a:	2b01      	cmp	r3, #1
    375c:	d9f1      	bls.n	3742 <port_event_handle+0x16>
    375e:	e042      	b.n	37e6 <port_event_handle+0xba>
        case 1: return NRF_P1;
    3760:	4e24      	ldr	r6, [pc, #144]	; (37f4 <port_event_handle+0xc8>)
    return (nrf_gpio_pin_sense_t)((reg->PIN_CNF[pin_number] &
    3762:	f505 73e0 	add.w	r3, r5, #448	; 0x1c0
    3766:	f856 2023 	ldr.w	r2, [r6, r3, lsl #2]
                next_sense_cond_call_handler(pin, trigger, sense);
    376a:	f3c2 4201 	ubfx	r2, r2, #16, #2
    376e:	f7ff ff6f 	bl	3650 <next_sense_cond_call_handler>
    reg->LATCH = (1 << pin_number);
    3772:	2301      	movs	r3, #1
    3774:	40ab      	lsls	r3, r5
    3776:	f8c6 3520 	str.w	r3, [r6, #1312]	; 0x520
            while (latch[i])
    377a:	ab04      	add	r3, sp, #16
    377c:	eb03 0384 	add.w	r3, r3, r4, lsl #2
    3780:	f853 0c08 	ldr.w	r0, [r3, #-8]
    3784:	b310      	cbz	r0, 37cc <port_event_handle+0xa0>
                uint32_t pin = NRF_CTZ(latch[i]);
    3786:	fa90 f0a0 	rbit	r0, r0
    378a:	fab0 f080 	clz	r0, r0
                pin += 32 * i;
    378e:	eb00 1044 	add.w	r0, r0, r4, lsl #5
                nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
    3792:	f100 0208 	add.w	r2, r0, #8
    3796:	4b18      	ldr	r3, [pc, #96]	; (37f8 <port_event_handle+0xcc>)
    3798:	f833 1012 	ldrh.w	r1, [r3, r2, lsl #1]
    379c:	f3c1 0182 	ubfx	r1, r1, #2, #3
 * @param[in,out] p_mask Pointer to mask with bit fields.
 */
__STATIC_INLINE void nrf_bitmask_bit_clear(uint32_t bit, void * p_mask)
{
    uint8_t * p_mask8 = (uint8_t *)p_mask;
    uint32_t byte_idx = BITMASK_BYTE_GET(bit);
    37a0:	08c5      	lsrs	r5, r0, #3
    bit = BITMASK_RELBIT_GET(bit);
    37a2:	f000 0207 	and.w	r2, r0, #7
    p_mask8[byte_idx] &= ~(1 << bit);
    37a6:	f10d 0c08 	add.w	ip, sp, #8
    37aa:	2301      	movs	r3, #1
    37ac:	fa03 f202 	lsl.w	r2, r3, r2
    37b0:	f81c 3005 	ldrb.w	r3, [ip, r5]
    37b4:	ea23 0302 	bic.w	r3, r3, r2
    37b8:	f80c 3005 	strb.w	r3, [ip, r5]
    *p_pin = pin_number & 0x1F;
    37bc:	f000 051f 	and.w	r5, r0, #31
    return pin_number >> 5;
    37c0:	0943      	lsrs	r3, r0, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    37c2:	2b01      	cmp	r3, #1
    37c4:	d0cc      	beq.n	3760 <port_event_handle+0x34>
        case 0: return NRF_P0;
    37c6:	f04f 46a0 	mov.w	r6, #1342177280	; 0x50000000
    37ca:	e7ca      	b.n	3762 <port_event_handle+0x36>
        for (uint32_t i = 0; i < GPIO_COUNT; i++)
    37cc:	3401      	adds	r4, #1
    37ce:	2c01      	cmp	r4, #1
    37d0:	d9d3      	bls.n	377a <port_event_handle+0x4e>
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    37d2:	4b0a      	ldr	r3, [pc, #40]	; (37fc <port_event_handle+0xd0>)
    37d4:	2200      	movs	r2, #0
    37d6:	f8c3 217c 	str.w	r2, [r3, #380]	; 0x17c
    37da:	f8d3 317c 	ldr.w	r3, [r3, #380]	; 0x17c
    } while (latch_pending_read_and_check(latch));
    37de:	a802      	add	r0, sp, #8
    37e0:	f7ff ff0e 	bl	3600 <latch_pending_read_and_check>
    37e4:	b108      	cbz	r0, 37ea <port_event_handle+0xbe>
        for (uint32_t i = 0; i < GPIO_COUNT; i++)
    37e6:	2400      	movs	r4, #0
    37e8:	e7f1      	b.n	37ce <port_event_handle+0xa2>
}
    37ea:	b004      	add	sp, #16
    37ec:	bd70      	pop	{r4, r5, r6, pc}
    37ee:	bf00      	nop
    37f0:	00007560 	.word	0x00007560
    37f4:	50000300 	.word	0x50000300
    37f8:	200000d4 	.word	0x200000d4
    37fc:	40006000 	.word	0x40006000

00003800 <nrfx_gpiote_input_configure>:
{
    3800:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    3804:	4604      	mov	r4, r0
    3806:	4615      	mov	r5, r2
    3808:	461e      	mov	r6, r3
    if (p_input_config)
    380a:	b371      	cbz	r1, 386a <nrfx_gpiote_input_configure+0x6a>
    380c:	460f      	mov	r7, r1
        if (pin_is_task_output(pin))
    380e:	f003 fa65 	bl	6cdc <pin_is_task_output>
    3812:	2800      	cmp	r0, #0
    3814:	f040 8099 	bne.w	394a <nrfx_gpiote_input_configure+0x14a>
    *p_pin = pin_number & 0x1F;
    3818:	f004 021f 	and.w	r2, r4, #31
    return pin_number >> 5;
    381c:	0963      	lsrs	r3, r4, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    381e:	2b01      	cmp	r3, #1
    3820:	d045      	beq.n	38ae <nrfx_gpiote_input_configure+0xae>
        case 0: return NRF_P0;
    3822:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
    uint32_t cnf = reg->PIN_CNF[pin_number];
    3826:	f502 73e0 	add.w	r3, r2, #448	; 0x1c0
    382a:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
                         (p_pull  ? GPIO_PIN_CNF_PULL_Msk  : 0) |
    382e:	2f00      	cmp	r7, #0
    3830:	d03f      	beq.n	38b2 <nrfx_gpiote_input_configure+0xb2>
    3832:	210c      	movs	r1, #12
                         (p_input ? GPIO_PIN_CNF_INPUT_Msk : 0) |
    3834:	f041 0103 	orr.w	r1, r1, #3
    cnf &= ~to_update;
    3838:	ea23 0301 	bic.w	r3, r3, r1
           ((uint32_t)(p_pull  ? *p_pull  : 0) << GPIO_PIN_CNF_PULL_Pos)  |
    383c:	2f00      	cmp	r7, #0
    383e:	d03a      	beq.n	38b6 <nrfx_gpiote_input_configure+0xb6>
    3840:	7839      	ldrb	r1, [r7, #0]
    3842:	0089      	lsls	r1, r1, #2
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
    3844:	430b      	orrs	r3, r1
    reg->PIN_CNF[pin_number] = cnf;
    3846:	f502 72e0 	add.w	r2, r2, #448	; 0x1c0
    384a:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
        m_cb.pin_flags[pin] &= ~PIN_FLAG_OUTPUT;
    384e:	4a43      	ldr	r2, [pc, #268]	; (395c <nrfx_gpiote_input_configure+0x15c>)
    3850:	f104 0108 	add.w	r1, r4, #8
    3854:	f832 3011 	ldrh.w	r3, [r2, r1, lsl #1]
    3858:	f023 0302 	bic.w	r3, r3, #2
    385c:	b29b      	uxth	r3, r3
    385e:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
        m_cb.pin_flags[pin] |= PIN_FLAG_IN_USE;
    3862:	f043 0301 	orr.w	r3, r3, #1
    3866:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
    if (p_trigger_config)
    386a:	b1bd      	cbz	r5, 389c <nrfx_gpiote_input_configure+0x9c>
        nrfx_gpiote_trigger_t trigger = p_trigger_config->trigger;
    386c:	782f      	ldrb	r7, [r5, #0]
        bool use_evt = p_trigger_config->p_in_channel ? true : false;
    386e:	f8d5 8004 	ldr.w	r8, [r5, #4]
        if (pin_is_output(pin))
    3872:	4620      	mov	r0, r4
    3874:	f7ff fdc6 	bl	3404 <pin_is_output>
    3878:	b1f8      	cbz	r0, 38ba <nrfx_gpiote_input_configure+0xba>
            if (use_evt)
    387a:	f1b8 0f00 	cmp.w	r8, #0
    387e:	d166      	bne.n	394e <nrfx_gpiote_input_configure+0x14e>
        m_cb.pin_flags[pin] &= ~PIN_FLAG_TRIG_MODE_MASK;
    3880:	4a36      	ldr	r2, [pc, #216]	; (395c <nrfx_gpiote_input_configure+0x15c>)
    3882:	f104 0108 	add.w	r1, r4, #8
    3886:	f832 3011 	ldrh.w	r3, [r2, r1, lsl #1]
    388a:	f023 031c 	bic.w	r3, r3, #28
    388e:	b29b      	uxth	r3, r3
    3890:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
        m_cb.pin_flags[pin] |= PIN_FLAG_TRIG_MODE_SET(trigger);
    3894:	ea43 0387 	orr.w	r3, r3, r7, lsl #2
    3898:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
    if (p_handler_config)
    389c:	2e00      	cmp	r6, #0
    389e:	d05a      	beq.n	3956 <nrfx_gpiote_input_configure+0x156>
        err = pin_handler_set(pin, p_handler_config->handler, p_handler_config->p_context);
    38a0:	6872      	ldr	r2, [r6, #4]
    38a2:	6831      	ldr	r1, [r6, #0]
    38a4:	4620      	mov	r0, r4
    38a6:	f7ff fe53 	bl	3550 <pin_handler_set>
}
    38aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        case 1: return NRF_P1;
    38ae:	482c      	ldr	r0, [pc, #176]	; (3960 <nrfx_gpiote_input_configure+0x160>)
    38b0:	e7b9      	b.n	3826 <nrfx_gpiote_input_configure+0x26>
                         (p_pull  ? GPIO_PIN_CNF_PULL_Msk  : 0) |
    38b2:	2100      	movs	r1, #0
    38b4:	e7be      	b.n	3834 <nrfx_gpiote_input_configure+0x34>
           ((uint32_t)(p_pull  ? *p_pull  : 0) << GPIO_PIN_CNF_PULL_Pos)  |
    38b6:	2100      	movs	r1, #0
    38b8:	e7c4      	b.n	3844 <nrfx_gpiote_input_configure+0x44>
            m_cb.pin_flags[pin] &= ~(PIN_TE_ID_MASK | PIN_FLAG_TE_USED);
    38ba:	4a28      	ldr	r2, [pc, #160]	; (395c <nrfx_gpiote_input_configure+0x15c>)
    38bc:	f104 0108 	add.w	r1, r4, #8
    38c0:	f832 3011 	ldrh.w	r3, [r2, r1, lsl #1]
    38c4:	f023 0320 	bic.w	r3, r3, #32
    38c8:	04db      	lsls	r3, r3, #19
    38ca:	0cdb      	lsrs	r3, r3, #19
    38cc:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
            if (use_evt)
    38d0:	f1b8 0f00 	cmp.w	r8, #0
    38d4:	d0d4      	beq.n	3880 <nrfx_gpiote_input_configure+0x80>
                if (!edge)
    38d6:	2f03      	cmp	r7, #3
    38d8:	d83b      	bhi.n	3952 <nrfx_gpiote_input_configure+0x152>
                uint8_t ch = *p_trigger_config->p_in_channel;
    38da:	686b      	ldr	r3, [r5, #4]
    38dc:	781d      	ldrb	r5, [r3, #0]
                if (trigger == NRFX_GPIOTE_TRIGGER_NONE)
    38de:	b937      	cbnz	r7, 38ee <nrfx_gpiote_input_configure+0xee>
    p_reg->CONFIG[idx] = 0;
    38e0:	f505 75a2 	add.w	r5, r5, #324	; 0x144
    38e4:	4b1f      	ldr	r3, [pc, #124]	; (3964 <nrfx_gpiote_input_configure+0x164>)
    38e6:	2200      	movs	r2, #0
    38e8:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
#if defined(NRF9160_XXAA) || defined(NRF5340_XXAA)
    p_reg->CONFIG[idx] = 0;
#endif
}
    38ec:	e7c8      	b.n	3880 <nrfx_gpiote_input_configure+0x80>
                    nrf_gpiote_polarity_t polarity = gpiote_trigger_to_polarity(trigger);
    38ee:	4638      	mov	r0, r7
    38f0:	f003 fa0b 	bl	6d0a <gpiote_trigger_to_polarity>
   p_reg->CONFIG[idx] &= ~GPIOTE_CONFIG_MODE_Msk;
    38f4:	4b1b      	ldr	r3, [pc, #108]	; (3964 <nrfx_gpiote_input_configure+0x164>)
    38f6:	f505 72a2 	add.w	r2, r5, #324	; 0x144
    38fa:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
    38fe:	f021 0103 	bic.w	r1, r1, #3
    3902:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  p_reg->CONFIG[idx] &= ~(GPIOTE_CONFIG_PORT_PIN_Msk | GPIOTE_CONFIG_POLARITY_Msk);
    3906:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
    390a:	f421 314f 	bic.w	r1, r1, #211968	; 0x33c00
    390e:	f421 7140 	bic.w	r1, r1, #768	; 0x300
    3912:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    3916:	f853 c022 	ldr.w	ip, [r3, r2, lsl #2]
    391a:	0221      	lsls	r1, r4, #8
    391c:	f401 517c 	and.w	r1, r1, #16128	; 0x3f00
                        ((polarity << GPIOTE_CONFIG_POLARITY_Pos) & GPIOTE_CONFIG_POLARITY_Msk);
    3920:	0400      	lsls	r0, r0, #16
    3922:	f400 3040 	and.w	r0, r0, #196608	; 0x30000
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    3926:	4301      	orrs	r1, r0
    3928:	ea4c 0101 	orr.w	r1, ip, r1
    392c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    m_cb.pin_flags[pin] |= PIN_FLAG_TE_ID(ch);
    3930:	036b      	lsls	r3, r5, #13
    3932:	b29b      	uxth	r3, r3
    3934:	4a09      	ldr	r2, [pc, #36]	; (395c <nrfx_gpiote_input_configure+0x15c>)
    3936:	f104 0108 	add.w	r1, r4, #8
    393a:	f832 0011 	ldrh.w	r0, [r2, r1, lsl #1]
    393e:	4303      	orrs	r3, r0
    3940:	f043 0320 	orr.w	r3, r3, #32
    3944:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
    3948:	e79a      	b.n	3880 <nrfx_gpiote_input_configure+0x80>
            return NRFX_ERROR_INVALID_PARAM;
    394a:	4807      	ldr	r0, [pc, #28]	; (3968 <nrfx_gpiote_input_configure+0x168>)
    394c:	e7ad      	b.n	38aa <nrfx_gpiote_input_configure+0xaa>
                return NRFX_ERROR_INVALID_PARAM;
    394e:	4806      	ldr	r0, [pc, #24]	; (3968 <nrfx_gpiote_input_configure+0x168>)
    3950:	e7ab      	b.n	38aa <nrfx_gpiote_input_configure+0xaa>
                    return NRFX_ERROR_INVALID_PARAM;
    3952:	4805      	ldr	r0, [pc, #20]	; (3968 <nrfx_gpiote_input_configure+0x168>)
    3954:	e7a9      	b.n	38aa <nrfx_gpiote_input_configure+0xaa>
        err = NRFX_SUCCESS;
    3956:	4805      	ldr	r0, [pc, #20]	; (396c <nrfx_gpiote_input_configure+0x16c>)
    3958:	e7a7      	b.n	38aa <nrfx_gpiote_input_configure+0xaa>
    395a:	bf00      	nop
    395c:	200000d4 	.word	0x200000d4
    3960:	50000300 	.word	0x50000300
    3964:	40006000 	.word	0x40006000
    3968:	0bad0004 	.word	0x0bad0004
    396c:	0bad0000 	.word	0x0bad0000

00003970 <nrfx_gpiote_output_configure>:
{
    3970:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    3972:	4604      	mov	r4, r0
    3974:	4615      	mov	r5, r2
    if (p_config)
    3976:	2900      	cmp	r1, #0
    3978:	d055      	beq.n	3a26 <nrfx_gpiote_output_configure+0xb6>
    397a:	460e      	mov	r6, r1
        if (pin_is_input(pin) && pin_in_use_by_te(pin))
    397c:	f003 f9bd 	bl	6cfa <pin_is_input>
    3980:	b128      	cbz	r0, 398e <nrfx_gpiote_output_configure+0x1e>
    3982:	4620      	mov	r0, r4
    3984:	f7ff fd28 	bl	33d8 <pin_in_use_by_te>
    3988:	2800      	cmp	r0, #0
    398a:	f040 80a2 	bne.w	3ad2 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x3a>
        if (pin_has_trigger(pin) && (p_config->input_connect == NRF_GPIO_PIN_INPUT_DISCONNECT))
    398e:	4620      	mov	r0, r4
    3990:	f7ff fd2c 	bl	33ec <pin_has_trigger>
    3994:	b118      	cbz	r0, 399e <nrfx_gpiote_output_configure+0x2e>
    3996:	7873      	ldrb	r3, [r6, #1]
    3998:	2b01      	cmp	r3, #1
    399a:	f000 809c 	beq.w	3ad6 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x3e>
        nrf_gpio_reconfigure(pin, &dir, &p_config->input_connect, &p_config->pull,
    399e:	f106 0c01 	add.w	ip, r6, #1
    39a2:	1cb7      	adds	r7, r6, #2
    *p_pin = pin_number & 0x1F;
    39a4:	f004 021f 	and.w	r2, r4, #31
    return pin_number >> 5;
    39a8:	0963      	lsrs	r3, r4, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    39aa:	2b01      	cmp	r3, #1
    39ac:	d057      	beq.n	3a5e <nrfx_gpiote_output_configure+0xee>
        case 0: return NRF_P0;
    39ae:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
    uint32_t cnf = reg->PIN_CNF[pin_number];
    39b2:	f502 73e0 	add.w	r3, r2, #448	; 0x1c0
    39b6:	f851 0023 	ldr.w	r0, [r1, r3, lsl #2]
                         (p_input ? GPIO_PIN_CNF_INPUT_Msk : 0) |
    39ba:	f1bc 0f00 	cmp.w	ip, #0
    39be:	d050      	beq.n	3a62 <nrfx_gpiote_output_configure+0xf2>
    39c0:	2302      	movs	r3, #2
    uint32_t to_update = (p_dir   ? GPIO_PIN_CNF_DIR_Msk   : 0) |
    39c2:	f043 0301 	orr.w	r3, r3, #1
                         (p_pull  ? GPIO_PIN_CNF_PULL_Msk  : 0) |
    39c6:	2f00      	cmp	r7, #0
    39c8:	d04d      	beq.n	3a66 <nrfx_gpiote_output_configure+0xf6>
    39ca:	f04f 0e0c 	mov.w	lr, #12
                         (p_input ? GPIO_PIN_CNF_INPUT_Msk : 0) |
    39ce:	ea43 030e 	orr.w	r3, r3, lr
                         (p_drive ? GPIO_PIN_CNF_DRIVE_Msk : 0) |
    39d2:	2e00      	cmp	r6, #0
    39d4:	d04a      	beq.n	3a6c <nrfx_gpiote_output_configure+0xfc>
    39d6:	f44f 6ee0 	mov.w	lr, #1792	; 0x700
                         (p_pull  ? GPIO_PIN_CNF_PULL_Msk  : 0) |
    39da:	ea43 030e 	orr.w	r3, r3, lr
    cnf &= ~to_update;
    39de:	ea20 0003 	bic.w	r0, r0, r3
           ((uint32_t)(p_input ? *p_input : 0) << GPIO_PIN_CNF_INPUT_Pos) |
    39e2:	f1bc 0f00 	cmp.w	ip, #0
    39e6:	d044      	beq.n	3a72 <nrfx_gpiote_output_configure+0x102>
    39e8:	7873      	ldrb	r3, [r6, #1]
    39ea:	005b      	lsls	r3, r3, #1
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
    39ec:	f043 0301 	orr.w	r3, r3, #1
           ((uint32_t)(p_pull  ? *p_pull  : 0) << GPIO_PIN_CNF_PULL_Pos)  |
    39f0:	2f00      	cmp	r7, #0
    39f2:	d040      	beq.n	3a76 <nrfx_gpiote_output_configure+0x106>
    39f4:	f896 c002 	ldrb.w	ip, [r6, #2]
    39f8:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
           ((uint32_t)(p_input ? *p_input : 0) << GPIO_PIN_CNF_INPUT_Pos) |
    39fc:	ea43 030c 	orr.w	r3, r3, ip
           ((uint32_t)(p_drive ? *p_drive : 0) << GPIO_PIN_CNF_DRIVE_Pos) |
    3a00:	2e00      	cmp	r6, #0
    3a02:	d03b      	beq.n	3a7c <nrfx_gpiote_output_configure+0x10c>
    3a04:	7836      	ldrb	r6, [r6, #0]
    3a06:	0236      	lsls	r6, r6, #8
           ((uint32_t)(p_pull  ? *p_pull  : 0) << GPIO_PIN_CNF_PULL_Pos)  |
    3a08:	4333      	orrs	r3, r6
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
    3a0a:	4303      	orrs	r3, r0
    reg->PIN_CNF[pin_number] = cnf;
    3a0c:	f502 72e0 	add.w	r2, r2, #448	; 0x1c0
    3a10:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
        m_cb.pin_flags[pin] |= PIN_FLAG_IN_USE | PIN_FLAG_OUTPUT;
    3a14:	4a33      	ldr	r2, [pc, #204]	; (3ae4 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x4c>)
    3a16:	f104 0108 	add.w	r1, r4, #8
    3a1a:	f832 3011 	ldrh.w	r3, [r2, r1, lsl #1]
    3a1e:	f043 0303 	orr.w	r3, r3, #3
    3a22:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
    if (p_task_config)
    3a26:	2d00      	cmp	r5, #0
    3a28:	d057      	beq.n	3ada <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x42>
        if (pin_is_input(pin))
    3a2a:	4620      	mov	r0, r4
    3a2c:	f003 f965 	bl	6cfa <pin_is_input>
    3a30:	2800      	cmp	r0, #0
    3a32:	d154      	bne.n	3ade <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x46>
        uint32_t ch = p_task_config->task_ch;
    3a34:	782b      	ldrb	r3, [r5, #0]
    p_reg->CONFIG[idx] = 0;
    3a36:	f503 71a2 	add.w	r1, r3, #324	; 0x144
    3a3a:	4a2b      	ldr	r2, [pc, #172]	; (3ae8 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x50>)
    3a3c:	f842 0021 	str.w	r0, [r2, r1, lsl #2]
        m_cb.pin_flags[pin] &= ~(PIN_FLAG_TE_USED | PIN_TE_ID_MASK);
    3a40:	4928      	ldr	r1, [pc, #160]	; (3ae4 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x4c>)
    3a42:	f104 0008 	add.w	r0, r4, #8
    3a46:	f831 2010 	ldrh.w	r2, [r1, r0, lsl #1]
    3a4a:	f022 0220 	bic.w	r2, r2, #32
    3a4e:	04d2      	lsls	r2, r2, #19
    3a50:	0cd2      	lsrs	r2, r2, #19
    3a52:	f821 2010 	strh.w	r2, [r1, r0, lsl #1]
        if (p_task_config->polarity != NRF_GPIOTE_POLARITY_NONE)
    3a56:	786a      	ldrb	r2, [r5, #1]
    3a58:	b992      	cbnz	r2, 3a80 <nrfx_gpiote_output_configure+0x110>
    return NRFX_SUCCESS;
    3a5a:	4824      	ldr	r0, [pc, #144]	; (3aec <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x54>)
}
    3a5c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        case 1: return NRF_P1;
    3a5e:	4924      	ldr	r1, [pc, #144]	; (3af0 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x58>)
    3a60:	e7a7      	b.n	39b2 <nrfx_gpiote_output_configure+0x42>
                         (p_input ? GPIO_PIN_CNF_INPUT_Msk : 0) |
    3a62:	2300      	movs	r3, #0
    3a64:	e7ad      	b.n	39c2 <nrfx_gpiote_output_configure+0x52>
                         (p_pull  ? GPIO_PIN_CNF_PULL_Msk  : 0) |
    3a66:	f04f 0e00 	mov.w	lr, #0
    3a6a:	e7b0      	b.n	39ce <nrfx_gpiote_output_configure+0x5e>
                         (p_drive ? GPIO_PIN_CNF_DRIVE_Msk : 0) |
    3a6c:	f04f 0e00 	mov.w	lr, #0
    3a70:	e7b3      	b.n	39da <nrfx_gpiote_output_configure+0x6a>
           ((uint32_t)(p_input ? *p_input : 0) << GPIO_PIN_CNF_INPUT_Pos) |
    3a72:	2300      	movs	r3, #0
    3a74:	e7ba      	b.n	39ec <nrfx_gpiote_output_configure+0x7c>
           ((uint32_t)(p_pull  ? *p_pull  : 0) << GPIO_PIN_CNF_PULL_Pos)  |
    3a76:	f04f 0c00 	mov.w	ip, #0
    3a7a:	e7bf      	b.n	39fc <nrfx_gpiote_output_configure+0x8c>
           ((uint32_t)(p_drive ? *p_drive : 0) << GPIO_PIN_CNF_DRIVE_Pos) |
    3a7c:	2600      	movs	r6, #0
    3a7e:	e7c3      	b.n	3a08 <nrfx_gpiote_output_configure+0x98>
            nrf_gpiote_task_configure(NRF_GPIOTE, ch, pin,
    3a80:	78af      	ldrb	r7, [r5, #2]
  p_reg->CONFIG[idx] &= ~(GPIOTE_CONFIG_PORT_PIN_Msk |
    3a82:	4819      	ldr	r0, [pc, #100]	; (3ae8 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x50>)
    3a84:	f503 75a2 	add.w	r5, r3, #324	; 0x144
    3a88:	f850 1025 	ldr.w	r1, [r0, r5, lsl #2]
    3a8c:	f421 1199 	bic.w	r1, r1, #1253376	; 0x132000
    3a90:	f421 51f8 	bic.w	r1, r1, #7936	; 0x1f00
    3a94:	f840 1025 	str.w	r1, [r0, r5, lsl #2]
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    3a98:	f850 6025 	ldr.w	r6, [r0, r5, lsl #2]
    3a9c:	0221      	lsls	r1, r4, #8
    3a9e:	f401 517c 	and.w	r1, r1, #16128	; 0x3f00
                        ((polarity << GPIOTE_CONFIG_POLARITY_Pos) & GPIOTE_CONFIG_POLARITY_Msk) |
    3aa2:	0412      	lsls	r2, r2, #16
    3aa4:	f402 3240 	and.w	r2, r2, #196608	; 0x30000
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    3aa8:	430a      	orrs	r2, r1
                        ((init_val << GPIOTE_CONFIG_OUTINIT_Pos) & GPIOTE_CONFIG_OUTINIT_Msk);
    3aaa:	0539      	lsls	r1, r7, #20
    3aac:	f401 1180 	and.w	r1, r1, #1048576	; 0x100000
                        ((polarity << GPIOTE_CONFIG_POLARITY_Pos) & GPIOTE_CONFIG_POLARITY_Msk) |
    3ab0:	430a      	orrs	r2, r1
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    3ab2:	4332      	orrs	r2, r6
    3ab4:	f840 2025 	str.w	r2, [r0, r5, lsl #2]
            m_cb.pin_flags[pin] |= PIN_FLAG_TE_ID(ch);
    3ab8:	035b      	lsls	r3, r3, #13
    3aba:	b29b      	uxth	r3, r3
    3abc:	4a09      	ldr	r2, [pc, #36]	; (3ae4 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x4c>)
    3abe:	3408      	adds	r4, #8
    3ac0:	f832 1014 	ldrh.w	r1, [r2, r4, lsl #1]
    3ac4:	430b      	orrs	r3, r1
    3ac6:	f043 0320 	orr.w	r3, r3, #32
    3aca:	f822 3014 	strh.w	r3, [r2, r4, lsl #1]
    return NRFX_SUCCESS;
    3ace:	4807      	ldr	r0, [pc, #28]	; (3aec <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x54>)
    3ad0:	e7c4      	b.n	3a5c <nrfx_gpiote_output_configure+0xec>
    3ad2:	4808      	ldr	r0, [pc, #32]	; (3af4 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x5c>)
    3ad4:	e7c2      	b.n	3a5c <nrfx_gpiote_output_configure+0xec>
    3ad6:	4807      	ldr	r0, [pc, #28]	; (3af4 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x5c>)
    3ad8:	e7c0      	b.n	3a5c <nrfx_gpiote_output_configure+0xec>
    3ada:	4804      	ldr	r0, [pc, #16]	; (3aec <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x54>)
    3adc:	e7be      	b.n	3a5c <nrfx_gpiote_output_configure+0xec>
            return NRFX_ERROR_INVALID_PARAM;
    3ade:	4805      	ldr	r0, [pc, #20]	; (3af4 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x5c>)
    3ae0:	e7bc      	b.n	3a5c <nrfx_gpiote_output_configure+0xec>
    3ae2:	bf00      	nop
    3ae4:	200000d4 	.word	0x200000d4
    3ae8:	40006000 	.word	0x40006000
    3aec:	0bad0000 	.word	0x0bad0000
    3af0:	50000300 	.word	0x50000300
    3af4:	0bad0004 	.word	0x0bad0004

00003af8 <nrfx_gpiote_global_callback_set>:
    m_cb.global_handler.handler = handler;
    3af8:	4b01      	ldr	r3, [pc, #4]	; (3b00 <nrfx_gpiote_global_callback_set+0x8>)
    3afa:	6098      	str	r0, [r3, #8]
    m_cb.global_handler.p_context = p_context;
    3afc:	60d9      	str	r1, [r3, #12]
}
    3afe:	4770      	bx	lr
    3b00:	200000d4 	.word	0x200000d4

00003b04 <nrfx_gpiote_channel_get>:
{
    3b04:	b538      	push	{r3, r4, r5, lr}
    3b06:	4604      	mov	r4, r0
    3b08:	460d      	mov	r5, r1
    if (pin_in_use_by_te(pin))
    3b0a:	f7ff fc65 	bl	33d8 <pin_in_use_by_te>
    3b0e:	b140      	cbz	r0, 3b22 <nrfx_gpiote_channel_get+0x1e>
        *p_channel = PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    3b10:	f104 0008 	add.w	r0, r4, #8
    3b14:	4b04      	ldr	r3, [pc, #16]	; (3b28 <nrfx_gpiote_channel_get+0x24>)
    3b16:	f833 3010 	ldrh.w	r3, [r3, r0, lsl #1]
    3b1a:	0b5b      	lsrs	r3, r3, #13
    3b1c:	702b      	strb	r3, [r5, #0]
        return NRFX_SUCCESS;
    3b1e:	4803      	ldr	r0, [pc, #12]	; (3b2c <nrfx_gpiote_channel_get+0x28>)
}
    3b20:	bd38      	pop	{r3, r4, r5, pc}
        return NRFX_ERROR_INVALID_PARAM;
    3b22:	4803      	ldr	r0, [pc, #12]	; (3b30 <nrfx_gpiote_channel_get+0x2c>)
    3b24:	e7fc      	b.n	3b20 <nrfx_gpiote_channel_get+0x1c>
    3b26:	bf00      	nop
    3b28:	200000d4 	.word	0x200000d4
    3b2c:	0bad0000 	.word	0x0bad0000
    3b30:	0bad0004 	.word	0x0bad0004

00003b34 <nrfx_gpiote_init>:
    if (m_cb.state != NRFX_DRV_STATE_UNINITIALIZED)
    3b34:	4b10      	ldr	r3, [pc, #64]	; (3b78 <nrfx_gpiote_init+0x44>)
    3b36:	f893 3078 	ldrb.w	r3, [r3, #120]	; 0x78
    3b3a:	b10b      	cbz	r3, 3b40 <nrfx_gpiote_init+0xc>
        return err_code;
    3b3c:	480f      	ldr	r0, [pc, #60]	; (3b7c <nrfx_gpiote_init+0x48>)
}
    3b3e:	4770      	bx	lr
{
    3b40:	b510      	push	{r4, lr}
    memset(m_cb.pin_flags, 0, sizeof(m_cb.pin_flags));
    3b42:	4c0d      	ldr	r4, [pc, #52]	; (3b78 <nrfx_gpiote_init+0x44>)
    3b44:	2260      	movs	r2, #96	; 0x60
    3b46:	2100      	movs	r1, #0
    3b48:	f104 0010 	add.w	r0, r4, #16
    3b4c:	f002 f847 	bl	5bde <memset>
    NRFX_IRQ_ENABLE(nrfx_get_irq_number(NRF_GPIOTE));
    3b50:	2006      	movs	r0, #6
    3b52:	f7fd fc9b 	bl	148c <arch_irq_enable>
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    3b56:	4b0a      	ldr	r3, [pc, #40]	; (3b80 <nrfx_gpiote_init+0x4c>)
    3b58:	2200      	movs	r2, #0
    3b5a:	f8c3 217c 	str.w	r2, [r3, #380]	; 0x17c
    3b5e:	f8d3 217c 	ldr.w	r2, [r3, #380]	; 0x17c
    p_reg->INTENSET = mask;
    3b62:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
    3b66:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    m_cb.state = NRFX_DRV_STATE_INITIALIZED;
    3b6a:	2301      	movs	r3, #1
    3b6c:	f884 3078 	strb.w	r3, [r4, #120]	; 0x78
    m_cb.available_evt_handlers = NRFX_BIT_MASK(NRFX_GPIOTE_CONFIG_NUM_OF_EVT_HANDLERS);
    3b70:	6763      	str	r3, [r4, #116]	; 0x74
    return err_code;
    3b72:	4804      	ldr	r0, [pc, #16]	; (3b84 <nrfx_gpiote_init+0x50>)
}
    3b74:	bd10      	pop	{r4, pc}
    3b76:	bf00      	nop
    3b78:	200000d4 	.word	0x200000d4
    3b7c:	0bad0005 	.word	0x0bad0005
    3b80:	40006000 	.word	0x40006000
    3b84:	0bad0000 	.word	0x0bad0000

00003b88 <nrfx_gpiote_is_init>:
    return (m_cb.state != NRFX_DRV_STATE_UNINITIALIZED) ? true : false;
    3b88:	4b03      	ldr	r3, [pc, #12]	; (3b98 <nrfx_gpiote_is_init+0x10>)
    3b8a:	f893 0078 	ldrb.w	r0, [r3, #120]	; 0x78
}
    3b8e:	3800      	subs	r0, #0
    3b90:	bf18      	it	ne
    3b92:	2001      	movne	r0, #1
    3b94:	4770      	bx	lr
    3b96:	bf00      	nop
    3b98:	200000d4 	.word	0x200000d4

00003b9c <nrfx_gpiote_channel_free>:
{
    3b9c:	b508      	push	{r3, lr}
    3b9e:	4601      	mov	r1, r0
    return nrfx_flag32_free(&m_cb.available_channels_mask, channel);
    3ba0:	4801      	ldr	r0, [pc, #4]	; (3ba8 <nrfx_gpiote_channel_free+0xc>)
    3ba2:	f7ff fb31 	bl	3208 <nrfx_flag32_free>
}
    3ba6:	bd08      	pop	{r3, pc}
    3ba8:	20000144 	.word	0x20000144

00003bac <nrfx_gpiote_channel_alloc>:
{
    3bac:	b508      	push	{r3, lr}
    3bae:	4601      	mov	r1, r0
    return nrfx_flag32_alloc(&m_cb.available_channels_mask, p_channel);
    3bb0:	4801      	ldr	r0, [pc, #4]	; (3bb8 <nrfx_gpiote_channel_alloc+0xc>)
    3bb2:	f7ff fb01 	bl	31b8 <nrfx_flag32_alloc>
}
    3bb6:	bd08      	pop	{r3, pc}
    3bb8:	20000144 	.word	0x20000144

00003bbc <nrfx_gpiote_trigger_enable>:
{
    3bbc:	b538      	push	{r3, r4, r5, lr}
    3bbe:	4604      	mov	r4, r0
    3bc0:	460d      	mov	r5, r1
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
    3bc2:	f7ff fc09 	bl	33d8 <pin_in_use_by_te>
    3bc6:	b308      	cbz	r0, 3c0c <nrfx_gpiote_trigger_enable+0x50>
    3bc8:	4620      	mov	r0, r4
    3bca:	f003 f896 	bl	6cfa <pin_is_input>
    3bce:	b1e8      	cbz	r0, 3c0c <nrfx_gpiote_trigger_enable+0x50>
        uint8_t ch = pin_te_get(pin);
    3bd0:	4620      	mov	r0, r4
    3bd2:	f7ff fc21 	bl	3418 <pin_te_get>
#endif

NRF_STATIC_INLINE nrf_gpiote_event_t nrf_gpiote_in_event_get(uint8_t index)
{
    NRFX_ASSERT(index < GPIOTE_CH_NUM);
    return (nrf_gpiote_event_t)NRFX_OFFSETOF(NRF_GPIOTE_Type, EVENTS_IN[index]);
    3bd6:	0083      	lsls	r3, r0, #2
    3bd8:	f503 7380 	add.w	r3, r3, #256	; 0x100
    return ((uint32_t)p_reg + event);
    3bdc:	b29b      	uxth	r3, r3
    3bde:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    3be2:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    3be6:	2200      	movs	r2, #0
    3be8:	601a      	str	r2, [r3, #0]
    3bea:	681b      	ldr	r3, [r3, #0]
   p_reg->CONFIG[idx] |= GPIOTE_CONFIG_MODE_Event;
    3bec:	4a22      	ldr	r2, [pc, #136]	; (3c78 <nrfx_gpiote_trigger_enable+0xbc>)
    3bee:	f500 71a2 	add.w	r1, r0, #324	; 0x144
    3bf2:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
    3bf6:	f043 0301 	orr.w	r3, r3, #1
    3bfa:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
        if (int_enable)
    3bfe:	b39d      	cbz	r5, 3c68 <nrfx_gpiote_trigger_enable+0xac>
            nrf_gpiote_int_enable(NRF_GPIOTE, NRFX_BIT(ch));
    3c00:	2301      	movs	r3, #1
    3c02:	fa03 f000 	lsl.w	r0, r3, r0
    p_reg->INTENSET = mask;
    3c06:	f8c2 0304 	str.w	r0, [r2, #772]	; 0x304
}
    3c0a:	e02d      	b.n	3c68 <nrfx_gpiote_trigger_enable+0xac>
    nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
    3c0c:	f104 0308 	add.w	r3, r4, #8
    3c10:	4a1a      	ldr	r2, [pc, #104]	; (3c7c <nrfx_gpiote_trigger_enable+0xc0>)
    3c12:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
    3c16:	f3c3 0382 	ubfx	r3, r3, #2, #3
    if (trigger == NRFX_GPIOTE_TRIGGER_LOW)
    3c1a:	2b04      	cmp	r3, #4
    3c1c:	d012      	beq.n	3c44 <nrfx_gpiote_trigger_enable+0x88>
    else if (trigger == NRFX_GPIOTE_TRIGGER_HIGH)
    3c1e:	2b05      	cmp	r3, #5
    3c20:	d023      	beq.n	3c6a <nrfx_gpiote_trigger_enable+0xae>
    *p_pin = pin_number & 0x1F;
    3c22:	f004 021f 	and.w	r2, r4, #31
    return pin_number >> 5;
    3c26:	0963      	lsrs	r3, r4, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    3c28:	2b01      	cmp	r3, #1
    3c2a:	d009      	beq.n	3c40 <nrfx_gpiote_trigger_enable+0x84>
        case 0: return NRF_P0;
    3c2c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
    return p_reg->IN;
    3c30:	f8d3 3510 	ldr.w	r3, [r3, #1296]	; 0x510
    return ((nrf_gpio_port_in_read(reg) >> pin_number) & 1UL);
    3c34:	40d3      	lsrs	r3, r2
        sense = nrf_gpio_pin_read(pin) ? NRF_GPIO_PIN_SENSE_LOW : NRF_GPIO_PIN_SENSE_HIGH;
    3c36:	f013 0f01 	tst.w	r3, #1
    3c3a:	d018      	beq.n	3c6e <nrfx_gpiote_trigger_enable+0xb2>
    3c3c:	2003      	movs	r0, #3
    3c3e:	e002      	b.n	3c46 <nrfx_gpiote_trigger_enable+0x8a>
        case 1: return NRF_P1;
    3c40:	4b0f      	ldr	r3, [pc, #60]	; (3c80 <nrfx_gpiote_trigger_enable+0xc4>)
    3c42:	e7f5      	b.n	3c30 <nrfx_gpiote_trigger_enable+0x74>
        sense = NRF_GPIO_PIN_SENSE_LOW;
    3c44:	2003      	movs	r0, #3
    *p_pin = pin_number & 0x1F;
    3c46:	f004 021f 	and.w	r2, r4, #31
    return pin_number >> 5;
    3c4a:	0964      	lsrs	r4, r4, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    3c4c:	2c01      	cmp	r4, #1
    3c4e:	d010      	beq.n	3c72 <nrfx_gpiote_trigger_enable+0xb6>
        case 0: return NRF_P0;
    3c50:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
    uint32_t cnf = reg->PIN_CNF[pin_number];
    3c54:	f502 72e0 	add.w	r2, r2, #448	; 0x1c0
    3c58:	f851 3022 	ldr.w	r3, [r1, r2, lsl #2]
    cnf &= ~to_update;
    3c5c:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
    3c60:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
    reg->PIN_CNF[pin_number] = cnf;
    3c64:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
}
    3c68:	bd38      	pop	{r3, r4, r5, pc}
        sense = NRF_GPIO_PIN_SENSE_HIGH;
    3c6a:	2002      	movs	r0, #2
    3c6c:	e7eb      	b.n	3c46 <nrfx_gpiote_trigger_enable+0x8a>
        sense = nrf_gpio_pin_read(pin) ? NRF_GPIO_PIN_SENSE_LOW : NRF_GPIO_PIN_SENSE_HIGH;
    3c6e:	2002      	movs	r0, #2
    3c70:	e7e9      	b.n	3c46 <nrfx_gpiote_trigger_enable+0x8a>
        case 1: return NRF_P1;
    3c72:	4903      	ldr	r1, [pc, #12]	; (3c80 <nrfx_gpiote_trigger_enable+0xc4>)
    3c74:	e7ee      	b.n	3c54 <nrfx_gpiote_trigger_enable+0x98>
    3c76:	bf00      	nop
    3c78:	40006000 	.word	0x40006000
    3c7c:	200000d4 	.word	0x200000d4
    3c80:	50000300 	.word	0x50000300

00003c84 <nrfx_gpiote_trigger_disable>:
{
    3c84:	b510      	push	{r4, lr}
    3c86:	4604      	mov	r4, r0
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
    3c88:	f7ff fba6 	bl	33d8 <pin_in_use_by_te>
    3c8c:	b1a0      	cbz	r0, 3cb8 <nrfx_gpiote_trigger_disable+0x34>
    3c8e:	4620      	mov	r0, r4
    3c90:	f003 f833 	bl	6cfa <pin_is_input>
    3c94:	b180      	cbz	r0, 3cb8 <nrfx_gpiote_trigger_disable+0x34>
        uint8_t ch = pin_te_get(pin);
    3c96:	4620      	mov	r0, r4
    3c98:	f7ff fbbe 	bl	3418 <pin_te_get>
        nrf_gpiote_int_disable(NRF_GPIOTE, NRFX_BIT(ch));
    3c9c:	2201      	movs	r2, #1
    3c9e:	4082      	lsls	r2, r0
    p_reg->INTENCLR = mask;
    3ca0:	4b0e      	ldr	r3, [pc, #56]	; (3cdc <nrfx_gpiote_trigger_disable+0x58>)
    3ca2:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
   p_reg->CONFIG[idx] &= ~GPIOTE_CONFIG_MODE_Msk;
    3ca6:	f500 70a2 	add.w	r0, r0, #324	; 0x144
    3caa:	f853 2020 	ldr.w	r2, [r3, r0, lsl #2]
    3cae:	f022 0203 	bic.w	r2, r2, #3
    3cb2:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
}
    3cb6:	e00e      	b.n	3cd6 <nrfx_gpiote_trigger_disable+0x52>
    *p_pin = pin_number & 0x1F;
    3cb8:	f004 031f 	and.w	r3, r4, #31
    return pin_number >> 5;
    3cbc:	0964      	lsrs	r4, r4, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    3cbe:	2c01      	cmp	r4, #1
    3cc0:	d00a      	beq.n	3cd8 <nrfx_gpiote_trigger_disable+0x54>
        case 0: return NRF_P0;
    3cc2:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
    uint32_t cnf = reg->PIN_CNF[pin_number];
    3cc6:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    3cca:	f851 2023 	ldr.w	r2, [r1, r3, lsl #2]
    cnf &= ~to_update;
    3cce:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
    reg->PIN_CNF[pin_number] = cnf;
    3cd2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    3cd6:	bd10      	pop	{r4, pc}
        case 1: return NRF_P1;
    3cd8:	4901      	ldr	r1, [pc, #4]	; (3ce0 <nrfx_gpiote_trigger_disable+0x5c>)
    3cda:	e7f4      	b.n	3cc6 <nrfx_gpiote_trigger_disable+0x42>
    3cdc:	40006000 	.word	0x40006000
    3ce0:	50000300 	.word	0x50000300

00003ce4 <nrfx_gpiote_pin_uninit>:
{
    3ce4:	b510      	push	{r4, lr}
    3ce6:	4604      	mov	r4, r0
    if (!pin_in_use(pin))
    3ce8:	f7ff fb6c 	bl	33c4 <pin_in_use>
    3cec:	b908      	cbnz	r0, 3cf2 <nrfx_gpiote_pin_uninit+0xe>
        return NRFX_ERROR_INVALID_PARAM;
    3cee:	480c      	ldr	r0, [pc, #48]	; (3d20 <nrfx_gpiote_pin_uninit+0x3c>)
}
    3cf0:	bd10      	pop	{r4, pc}
    nrfx_gpiote_trigger_disable(pin);
    3cf2:	4620      	mov	r0, r4
    3cf4:	f7ff ffc6 	bl	3c84 <nrfx_gpiote_trigger_disable>
    pin_handler_trigger_uninit(pin);
    3cf8:	4620      	mov	r0, r4
    3cfa:	f7ff fc0d 	bl	3518 <pin_handler_trigger_uninit>
    *p_pin = pin_number & 0x1F;
    3cfe:	f004 031f 	and.w	r3, r4, #31
    return pin_number >> 5;
    3d02:	0964      	lsrs	r4, r4, #5
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    3d04:	2c01      	cmp	r4, #1
    3d06:	d008      	beq.n	3d1a <nrfx_gpiote_pin_uninit+0x36>
        case 0: return NRF_P0;
    3d08:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    reg->PIN_CNF[pin_number] = cnf;
    3d0c:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    3d10:	2102      	movs	r1, #2
    3d12:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    return NRFX_SUCCESS;
    3d16:	4803      	ldr	r0, [pc, #12]	; (3d24 <nrfx_gpiote_pin_uninit+0x40>)
    3d18:	e7ea      	b.n	3cf0 <nrfx_gpiote_pin_uninit+0xc>
        case 1: return NRF_P1;
    3d1a:	4a03      	ldr	r2, [pc, #12]	; (3d28 <nrfx_gpiote_pin_uninit+0x44>)
    3d1c:	e7f6      	b.n	3d0c <nrfx_gpiote_pin_uninit+0x28>
    3d1e:	bf00      	nop
    3d20:	0bad0004 	.word	0x0bad0004
    3d24:	0bad0000 	.word	0x0bad0000
    3d28:	50000300 	.word	0x50000300

00003d2c <nrfx_gpiote_irq_handler>:

void nrfx_gpiote_irq_handler(void)
{
    3d2c:	b538      	push	{r3, r4, r5, lr}
    uint32_t status = 0;
    uint32_t i;
    nrf_gpiote_event_t event = NRF_GPIOTE_EVENT_IN_0;
    uint32_t mask = (uint32_t)NRF_GPIOTE_INT_IN0_MASK;
    3d2e:	2001      	movs	r0, #1
    nrf_gpiote_event_t event = NRF_GPIOTE_EVENT_IN_0;
    3d30:	f44f 7380 	mov.w	r3, #256	; 0x100

    /* collect status of all GPIOTE pin events. Processing is done once all are collected and cleared.*/
    for (i = 0; i < GPIOTE_CH_NUM; i++)
    3d34:	2100      	movs	r1, #0
    uint32_t status = 0;
    3d36:	460c      	mov	r4, r1
    for (i = 0; i < GPIOTE_CH_NUM; i++)
    3d38:	e003      	b.n	3d42 <nrfx_gpiote_irq_handler+0x16>
            nrf_gpiote_int_enable_check(NRF_GPIOTE, mask))
        {
            nrf_gpiote_event_clear(NRF_GPIOTE, event);
            status |= mask;
        }
        mask <<= 1;
    3d3a:	0040      	lsls	r0, r0, #1
        /* Incrementing to next event, utilizing the fact that events are grouped together
         * in ascending order. */
        event = (nrf_gpiote_event_t)((uint32_t)event + sizeof(uint32_t));
    3d3c:	3304      	adds	r3, #4
    3d3e:	b29b      	uxth	r3, r3
    for (i = 0; i < GPIOTE_CH_NUM; i++)
    3d40:	3101      	adds	r1, #1
    3d42:	2907      	cmp	r1, #7
    3d44:	d814      	bhi.n	3d70 <nrfx_gpiote_irq_handler+0x44>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    3d46:	f103 4280 	add.w	r2, r3, #1073741824	; 0x40000000
    3d4a:	f502 42c0 	add.w	r2, r2, #24576	; 0x6000
    3d4e:	6812      	ldr	r2, [r2, #0]
        if (nrf_gpiote_event_check(NRF_GPIOTE, event) &&
    3d50:	2a00      	cmp	r2, #0
    3d52:	d0f2      	beq.n	3d3a <nrfx_gpiote_irq_handler+0xe>
    return p_reg->INTENSET & mask;
    3d54:	4a0c      	ldr	r2, [pc, #48]	; (3d88 <nrfx_gpiote_irq_handler+0x5c>)
    3d56:	f8d2 2304 	ldr.w	r2, [r2, #772]	; 0x304
    3d5a:	4210      	tst	r0, r2
    3d5c:	d0ed      	beq.n	3d3a <nrfx_gpiote_irq_handler+0xe>
    return ((uint32_t)p_reg + event);
    3d5e:	f103 4280 	add.w	r2, r3, #1073741824	; 0x40000000
    3d62:	f502 42c0 	add.w	r2, r2, #24576	; 0x6000
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    3d66:	2500      	movs	r5, #0
    3d68:	6015      	str	r5, [r2, #0]
    3d6a:	6812      	ldr	r2, [r2, #0]
            status |= mask;
    3d6c:	4304      	orrs	r4, r0
    3d6e:	e7e4      	b.n	3d3a <nrfx_gpiote_irq_handler+0xe>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    3d70:	4b05      	ldr	r3, [pc, #20]	; (3d88 <nrfx_gpiote_irq_handler+0x5c>)
    3d72:	f8d3 317c 	ldr.w	r3, [r3, #380]	; 0x17c
    }

    /* handle PORT event */
    if (nrf_gpiote_event_check(NRF_GPIOTE, NRF_GPIOTE_EVENT_PORT))
    3d76:	b91b      	cbnz	r3, 3d80 <nrfx_gpiote_irq_handler+0x54>
    {
        port_event_handle();
    }

    /* Process pin events. */
    gpiote_evt_handle(status);
    3d78:	4620      	mov	r0, r4
    3d7a:	f7ff fc1f 	bl	35bc <gpiote_evt_handle>
}
    3d7e:	bd38      	pop	{r3, r4, r5, pc}
        port_event_handle();
    3d80:	f7ff fcd4 	bl	372c <port_event_handle>
    3d84:	e7f8      	b.n	3d78 <nrfx_gpiote_irq_handler+0x4c>
    3d86:	bf00      	nop
    3d88:	40006000 	.word	0x40006000

00003d8c <nrfx_ppi_channel_alloc>:
    nrfx_flag32_init(&m_groups_allocated, NRFX_PPI_ALL_APP_GROUPS_MASK);
}


nrfx_err_t nrfx_ppi_channel_alloc(nrf_ppi_channel_t * p_channel)
{
    3d8c:	b508      	push	{r3, lr}
    3d8e:	4601      	mov	r1, r0
    return nrfx_flag32_alloc(&m_channels_allocated, (uint8_t *)p_channel);
    3d90:	4801      	ldr	r0, [pc, #4]	; (3d98 <nrfx_ppi_channel_alloc+0xc>)
    3d92:	f7ff fa11 	bl	31b8 <nrfx_flag32_alloc>
}
    3d96:	bd08      	pop	{r3, pc}
    3d98:	20000150 	.word	0x20000150

00003d9c <_DoInit>:
                      _DoInit();                                                                     \
                    }                                                                                \
                  } while (0);                                                                       \
                }

static void _DoInit(void) {
    3d9c:	b510      	push	{r4, lr}
  volatile SEGGER_RTT_CB* p;   // Volatile to make sure that compiler cannot change the order of accesses to the control block
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
    3d9e:	4c14      	ldr	r4, [pc, #80]	; (3df0 <_DoInit+0x54>)
    3da0:	2303      	movs	r3, #3
    3da2:	6123      	str	r3, [r4, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
    3da4:	6163      	str	r3, [r4, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
    3da6:	4a13      	ldr	r2, [pc, #76]	; (3df4 <_DoInit+0x58>)
    3da8:	61a2      	str	r2, [r4, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
    3daa:	4b13      	ldr	r3, [pc, #76]	; (3df8 <_DoInit+0x5c>)
    3dac:	61e3      	str	r3, [r4, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
    3dae:	f44f 6380 	mov.w	r3, #1024	; 0x400
    3db2:	6223      	str	r3, [r4, #32]
  p->aUp[0].RdOff         = 0u;
    3db4:	2300      	movs	r3, #0
    3db6:	62a3      	str	r3, [r4, #40]	; 0x28
  p->aUp[0].WrOff         = 0u;
    3db8:	6263      	str	r3, [r4, #36]	; 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
    3dba:	62e3      	str	r3, [r4, #44]	; 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
    3dbc:	6622      	str	r2, [r4, #96]	; 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
    3dbe:	4a0f      	ldr	r2, [pc, #60]	; (3dfc <_DoInit+0x60>)
    3dc0:	6662      	str	r2, [r4, #100]	; 0x64
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
    3dc2:	2210      	movs	r2, #16
    3dc4:	66a2      	str	r2, [r4, #104]	; 0x68
  p->aDown[0].RdOff         = 0u;
    3dc6:	6723      	str	r3, [r4, #112]	; 0x70
  p->aDown[0].WrOff         = 0u;
    3dc8:	66e3      	str	r3, [r4, #108]	; 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
    3dca:	6763      	str	r3, [r4, #116]	; 0x74
  //
  // Finish initialization of the control block.
  // Copy Id string in three steps to make sure "SEGGER RTT" is not found
  // in initializer memory (usually flash) by J-Link
  //
  STRCPY((char*)&p->acID[7], "RTT");
    3dcc:	490c      	ldr	r1, [pc, #48]	; (3e00 <_DoInit+0x64>)
    3dce:	1de0      	adds	r0, r4, #7
    3dd0:	f001 fe9f 	bl	5b12 <strcpy>
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
    3dd4:	f3bf 8f5f 	dmb	sy
  STRCPY((char*)&p->acID[0], "SEGGER");
    3dd8:	490a      	ldr	r1, [pc, #40]	; (3e04 <_DoInit+0x68>)
    3dda:	4620      	mov	r0, r4
    3ddc:	f001 fe99 	bl	5b12 <strcpy>
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
    3de0:	f3bf 8f5f 	dmb	sy
  p->acID[6] = ' ';
    3de4:	2320      	movs	r3, #32
    3de6:	71a3      	strb	r3, [r4, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
    3de8:	f3bf 8f5f 	dmb	sy
}
    3dec:	bd10      	pop	{r4, pc}
    3dee:	bf00      	nop
    3df0:	20000b5c 	.word	0x20000b5c
    3df4:	000077f0 	.word	0x000077f0
    3df8:	20000c14 	.word	0x20000c14
    3dfc:	20000c04 	.word	0x20000c04
    3e00:	000077fc 	.word	0x000077fc
    3e04:	00007800 	.word	0x00007800

00003e08 <z_device_state_init>:
 * The state object is always zero-initialized, but this may not be
 * sufficient.
 */
void z_device_state_init(void)
{
	const struct device *dev = __device_start;
    3e08:	4b03      	ldr	r3, [pc, #12]	; (3e18 <z_device_state_init+0x10>)

	while (dev < __device_end) {
    3e0a:	e000      	b.n	3e0e <z_device_state_init+0x6>
		z_object_init(dev);
		++dev;
    3e0c:	3318      	adds	r3, #24
	while (dev < __device_end) {
    3e0e:	4a03      	ldr	r2, [pc, #12]	; (3e1c <z_device_state_init+0x14>)
    3e10:	4293      	cmp	r3, r2
    3e12:	d3fb      	bcc.n	3e0c <z_device_state_init+0x4>
	}
}
    3e14:	4770      	bx	lr
    3e16:	bf00      	nop
    3e18:	0000730c 	.word	0x0000730c
    3e1c:	00007384 	.word	0x00007384

00003e20 <z_sys_init_run_level>:
 * off and the next one begins.
 *
 * @param level init level to run.
 */
void z_sys_init_run_level(int32_t level)
{
    3e20:	b570      	push	{r4, r5, r6, lr}
    3e22:	4606      	mov	r6, r0
		/* End marker */
		__init_end,
	};
	const struct init_entry *entry;

	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    3e24:	4b11      	ldr	r3, [pc, #68]	; (3e6c <z_sys_init_run_level+0x4c>)
    3e26:	f853 4020 	ldr.w	r4, [r3, r0, lsl #2]
    3e2a:	e009      	b.n	3e40 <z_sys_init_run_level+0x20>
			/* Mark device initialized.  If initialization
			 * failed, record the error condition.
			 */
			if (rc != 0) {
				if (rc < 0) {
					rc = -rc;
    3e2c:	4240      	negs	r0, r0
    3e2e:	e017      	b.n	3e60 <z_sys_init_run_level+0x40>
				}
				if (rc > UINT8_MAX) {
					rc = UINT8_MAX;
				}
				dev->state->init_res = rc;
    3e30:	68eb      	ldr	r3, [r5, #12]
    3e32:	7018      	strb	r0, [r3, #0]
			}
			dev->state->initialized = true;
    3e34:	68ea      	ldr	r2, [r5, #12]
    3e36:	7853      	ldrb	r3, [r2, #1]
    3e38:	f043 0301 	orr.w	r3, r3, #1
    3e3c:	7053      	strb	r3, [r2, #1]
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    3e3e:	3408      	adds	r4, #8
    3e40:	1c73      	adds	r3, r6, #1
    3e42:	4a0a      	ldr	r2, [pc, #40]	; (3e6c <z_sys_init_run_level+0x4c>)
    3e44:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    3e48:	42a3      	cmp	r3, r4
    3e4a:	d90d      	bls.n	3e68 <z_sys_init_run_level+0x48>
		const struct device *dev = entry->dev;
    3e4c:	6865      	ldr	r5, [r4, #4]
		int rc = entry->init(dev);
    3e4e:	6823      	ldr	r3, [r4, #0]
    3e50:	4628      	mov	r0, r5
    3e52:	4798      	blx	r3
		if (dev != NULL) {
    3e54:	2d00      	cmp	r5, #0
    3e56:	d0f2      	beq.n	3e3e <z_sys_init_run_level+0x1e>
			if (rc != 0) {
    3e58:	2800      	cmp	r0, #0
    3e5a:	d0eb      	beq.n	3e34 <z_sys_init_run_level+0x14>
				if (rc < 0) {
    3e5c:	2800      	cmp	r0, #0
    3e5e:	dbe5      	blt.n	3e2c <z_sys_init_run_level+0xc>
				if (rc > UINT8_MAX) {
    3e60:	28ff      	cmp	r0, #255	; 0xff
    3e62:	dde5      	ble.n	3e30 <z_sys_init_run_level+0x10>
					rc = UINT8_MAX;
    3e64:	20ff      	movs	r0, #255	; 0xff
    3e66:	e7e3      	b.n	3e30 <z_sys_init_run_level+0x10>
		}
	}
}
    3e68:	bd70      	pop	{r4, r5, r6, pc}
    3e6a:	bf00      	nop
    3e6c:	00007808 	.word	0x00007808

00003e70 <init_idle_thread>:
} /* LCOV_EXCL_LINE ... because we just dumped final coverage data */

#if defined(CONFIG_MULTITHREADING)
__boot_func
static void init_idle_thread(int i)
{
    3e70:	b510      	push	{r4, lr}
    3e72:	b086      	sub	sp, #24
	struct k_thread *thread = &z_idle_threads[i];
    3e74:	4c11      	ldr	r4, [pc, #68]	; (3ebc <init_idle_thread+0x4c>)
    3e76:	23b0      	movs	r3, #176	; 0xb0
    3e78:	fb03 4400 	mla	r4, r3, r0, r4
#else
	char *tname = NULL;
#endif /* CONFIG_THREAD_NAME */

	z_setup_new_thread(thread, stack,
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
    3e7c:	eb00 0240 	add.w	r2, r0, r0, lsl #1
    3e80:	4b0f      	ldr	r3, [pc, #60]	; (3ec0 <init_idle_thread+0x50>)
    3e82:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
	z_setup_new_thread(thread, stack,
    3e86:	4a0f      	ldr	r2, [pc, #60]	; (3ec4 <init_idle_thread+0x54>)
    3e88:	9205      	str	r2, [sp, #20]
    3e8a:	2201      	movs	r2, #1
    3e8c:	9204      	str	r2, [sp, #16]
    3e8e:	220f      	movs	r2, #15
    3e90:	9203      	str	r2, [sp, #12]
    3e92:	2200      	movs	r2, #0
    3e94:	9202      	str	r2, [sp, #8]
    3e96:	9201      	str	r2, [sp, #4]
    3e98:	9300      	str	r3, [sp, #0]
    3e9a:	4b0b      	ldr	r3, [pc, #44]	; (3ec8 <init_idle_thread+0x58>)
    3e9c:	f44f 72a0 	mov.w	r2, #320	; 0x140
    3ea0:	490a      	ldr	r1, [pc, #40]	; (3ecc <init_idle_thread+0x5c>)
    3ea2:	f44f 7cb0 	mov.w	ip, #352	; 0x160
    3ea6:	fb0c 1100 	mla	r1, ip, r0, r1
    3eaa:	4620      	mov	r0, r4
    3eac:	f000 f94a 	bl	4144 <z_setup_new_thread>
	SYS_PORT_TRACING_FUNC(k_thread, sched_resume, thread);
}

static inline void z_mark_thread_as_started(struct k_thread *thread)
{
	thread->base.thread_state &= ~_THREAD_PRESTART;
    3eb0:	7b63      	ldrb	r3, [r4, #13]
    3eb2:	f023 0304 	bic.w	r3, r3, #4
    3eb6:	7363      	strb	r3, [r4, #13]
	z_mark_thread_as_started(thread);

#ifdef CONFIG_SMP
	thread->base.is_idle = 1U;
#endif
}
    3eb8:	b006      	add	sp, #24
    3eba:	bd10      	pop	{r4, pc}
    3ebc:	200003f0 	.word	0x200003f0
    3ec0:	20001014 	.word	0x20001014
    3ec4:	00007820 	.word	0x00007820
    3ec8:	000042a1 	.word	0x000042a1
    3ecc:	20001660 	.word	0x20001660

00003ed0 <bg_thread_main>:
{
    3ed0:	b508      	push	{r3, lr}
	z_sys_post_kernel = true;
    3ed2:	4b0a      	ldr	r3, [pc, #40]	; (3efc <bg_thread_main+0x2c>)
    3ed4:	2201      	movs	r2, #1
    3ed6:	701a      	strb	r2, [r3, #0]
	z_sys_init_run_level(_SYS_INIT_LEVEL_POST_KERNEL);
    3ed8:	2002      	movs	r0, #2
    3eda:	f7ff ffa1 	bl	3e20 <z_sys_init_run_level>
	boot_banner();
    3ede:	f001 f931 	bl	5144 <boot_banner>
	z_sys_init_run_level(_SYS_INIT_LEVEL_APPLICATION);
    3ee2:	2003      	movs	r0, #3
    3ee4:	f7ff ff9c 	bl	3e20 <z_sys_init_run_level>
	z_init_static_threads();
    3ee8:	f000 f990 	bl	420c <z_init_static_threads>
	main();
    3eec:	f7fc faaa 	bl	444 <main>
	z_main_thread.base.user_options &= ~K_ESSENTIAL;
    3ef0:	4a03      	ldr	r2, [pc, #12]	; (3f00 <bg_thread_main+0x30>)
    3ef2:	7b13      	ldrb	r3, [r2, #12]
    3ef4:	f023 0301 	bic.w	r3, r3, #1
    3ef8:	7313      	strb	r3, [r2, #12]
} /* LCOV_EXCL_LINE ... because we just dumped final coverage data */
    3efa:	bd08      	pop	{r3, pc}
    3efc:	20001229 	.word	0x20001229
    3f00:	200004a0 	.word	0x200004a0

00003f04 <switch_to_main_thread>:
	return stack_ptr;
}

__boot_func
static FUNC_NORETURN void switch_to_main_thread(char *stack_ptr)
{
    3f04:	b508      	push	{r3, lr}
    3f06:	4601      	mov	r1, r0
#ifdef CONFIG_ARCH_HAS_CUSTOM_SWAP_TO_MAIN
	arch_switch_to_main_thread(&z_main_thread, stack_ptr, bg_thread_main);
    3f08:	4a01      	ldr	r2, [pc, #4]	; (3f10 <switch_to_main_thread+0xc>)
    3f0a:	4802      	ldr	r0, [pc, #8]	; (3f14 <switch_to_main_thread+0x10>)
    3f0c:	f7fd fbb2 	bl	1674 <arch_switch_to_main_thread>
	 * current fake thread is not on a wait queue or ready queue, so it
	 * will never be rescheduled in.
	 */
	z_swap_unlocked();
#endif
	CODE_UNREACHABLE; /* LCOV_EXCL_LINE */
    3f10:	00003ed1 	.word	0x00003ed1
    3f14:	200004a0 	.word	0x200004a0

00003f18 <z_bss_zero>:
{
    3f18:	b508      	push	{r3, lr}
	z_early_memset(__bss_start, 0, __bss_end - __bss_start);
    3f1a:	4803      	ldr	r0, [pc, #12]	; (3f28 <z_bss_zero+0x10>)
    3f1c:	4a03      	ldr	r2, [pc, #12]	; (3f2c <z_bss_zero+0x14>)
    3f1e:	1a12      	subs	r2, r2, r0
    3f20:	2100      	movs	r1, #0
    3f22:	f002 ff28 	bl	6d76 <z_early_memset>
}
    3f26:	bd08      	pop	{r3, pc}
    3f28:	20000220 	.word	0x20000220
    3f2c:	2000122c 	.word	0x2000122c

00003f30 <z_init_cpu>:
{
    3f30:	b510      	push	{r4, lr}
    3f32:	4604      	mov	r4, r0
	init_idle_thread(id);
    3f34:	f7ff ff9c 	bl	3e70 <init_idle_thread>
	_kernel.cpus[id].idle_thread = &z_idle_threads[id];
    3f38:	490b      	ldr	r1, [pc, #44]	; (3f68 <z_init_cpu+0x38>)
    3f3a:	23b0      	movs	r3, #176	; 0xb0
    3f3c:	fb03 1104 	mla	r1, r3, r4, r1
    3f40:	4a0a      	ldr	r2, [pc, #40]	; (3f6c <z_init_cpu+0x3c>)
    3f42:	eb04 0344 	add.w	r3, r4, r4, lsl #1
    3f46:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
    3f4a:	60d9      	str	r1, [r3, #12]
	_kernel.cpus[id].id = id;
    3f4c:	751c      	strb	r4, [r3, #20]
		(Z_KERNEL_STACK_BUFFER(z_interrupt_stacks[id]) +
    3f4e:	eb04 1184 	add.w	r1, r4, r4, lsl #6
    3f52:	4b07      	ldr	r3, [pc, #28]	; (3f70 <z_init_cpu+0x40>)
    3f54:	eb03 1341 	add.w	r3, r3, r1, lsl #5
    3f58:	f503 6302 	add.w	r3, r3, #2080	; 0x820
	_kernel.cpus[id].irq_stack =
    3f5c:	eb04 0444 	add.w	r4, r4, r4, lsl #1
    3f60:	eb02 04c4 	add.w	r4, r2, r4, lsl #3
    3f64:	6063      	str	r3, [r4, #4]
}
    3f66:	bd10      	pop	{r4, pc}
    3f68:	200003f0 	.word	0x200003f0
    3f6c:	20001014 	.word	0x20001014
    3f70:	200017c0 	.word	0x200017c0

00003f74 <prepare_multithreading>:
{
    3f74:	b570      	push	{r4, r5, r6, lr}
    3f76:	b086      	sub	sp, #24
	z_sched_init();
    3f78:	f000 fddc 	bl	4b34 <z_sched_init>
	_kernel.ready_q.cache = &z_main_thread;
    3f7c:	4d10      	ldr	r5, [pc, #64]	; (3fc0 <prepare_multithreading+0x4c>)
    3f7e:	4b11      	ldr	r3, [pc, #68]	; (3fc4 <prepare_multithreading+0x50>)
    3f80:	61dd      	str	r5, [r3, #28]
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    3f82:	4b11      	ldr	r3, [pc, #68]	; (3fc8 <prepare_multithreading+0x54>)
    3f84:	9305      	str	r3, [sp, #20]
    3f86:	2301      	movs	r3, #1
    3f88:	9304      	str	r3, [sp, #16]
    3f8a:	2400      	movs	r4, #0
    3f8c:	9403      	str	r4, [sp, #12]
    3f8e:	9402      	str	r4, [sp, #8]
    3f90:	9401      	str	r4, [sp, #4]
    3f92:	9400      	str	r4, [sp, #0]
    3f94:	4b0d      	ldr	r3, [pc, #52]	; (3fcc <prepare_multithreading+0x58>)
    3f96:	f44f 6280 	mov.w	r2, #1024	; 0x400
    3f9a:	490d      	ldr	r1, [pc, #52]	; (3fd0 <prepare_multithreading+0x5c>)
    3f9c:	4628      	mov	r0, r5
    3f9e:	f000 f8d1 	bl	4144 <z_setup_new_thread>
    3fa2:	4606      	mov	r6, r0
    3fa4:	7b6b      	ldrb	r3, [r5, #13]
    3fa6:	f023 0304 	bic.w	r3, r3, #4
    3faa:	736b      	strb	r3, [r5, #13]
	z_ready_thread(&z_main_thread);
    3fac:	4628      	mov	r0, r5
    3fae:	f002 ffd7 	bl	6f60 <z_ready_thread>
	z_init_cpu(0);
    3fb2:	4620      	mov	r0, r4
    3fb4:	f7ff ffbc 	bl	3f30 <z_init_cpu>
}
    3fb8:	4630      	mov	r0, r6
    3fba:	b006      	add	sp, #24
    3fbc:	bd70      	pop	{r4, r5, r6, pc}
    3fbe:	bf00      	nop
    3fc0:	200004a0 	.word	0x200004a0
    3fc4:	20001014 	.word	0x20001014
    3fc8:	00007828 	.word	0x00007828
    3fcc:	00003ed1 	.word	0x00003ed1
    3fd0:	20001240 	.word	0x20001240

00003fd4 <z_cstart>:
 *
 * @return Does not return
 */
__boot_func
FUNC_NORETURN void z_cstart(void)
{
    3fd4:	b500      	push	{lr}
    3fd6:	b0ad      	sub	sp, #180	; 0xb4
 * pointer) register, and switched to automatically when taking an exception.
 *
 */
static ALWAYS_INLINE void z_arm_interrupt_stack_setup(void)
{
	uint32_t msp =
    3fd8:	4b1d      	ldr	r3, [pc, #116]	; (4050 <z_cstart+0x7c>)
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
    3fda:	f383 8808 	msr	MSP, r3
	 * for Cortex-M3 and Cortex-M4 (ARMv7-M) MCUs. For the rest
	 * of ARM Cortex-M processors this setting is enforced by
	 * default and it is not configurable.
	 */
#if defined(CONFIG_CPU_CORTEX_M3) || defined(CONFIG_CPU_CORTEX_M4)
	SCB->CCR |= SCB_CCR_STKALIGN_Msk;
    3fde:	4c1d      	ldr	r4, [pc, #116]	; (4054 <z_cstart+0x80>)
    3fe0:	6963      	ldr	r3, [r4, #20]
    3fe2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
    3fe6:	6163      	str	r3, [r4, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    3fe8:	23e0      	movs	r3, #224	; 0xe0
    3fea:	f884 3022 	strb.w	r3, [r4, #34]	; 0x22
    3fee:	2500      	movs	r5, #0
    3ff0:	77e5      	strb	r5, [r4, #31]
    3ff2:	7625      	strb	r5, [r4, #24]
    3ff4:	7665      	strb	r5, [r4, #25]
    3ff6:	76a5      	strb	r5, [r4, #26]
    3ff8:	f884 5020 	strb.w	r5, [r4, #32]
#if defined(CONFIG_ARM_SECURE_FIRMWARE)
	NVIC_SetPriority(SecureFault_IRQn, _EXC_FAULT_PRIO);
#endif /* CONFIG_ARM_SECURE_FIRMWARE */

	/* Enable Usage, Mem, & Bus Faults */
	SCB->SHCSR |= SCB_SHCSR_USGFAULTENA_Msk | SCB_SHCSR_MEMFAULTENA_Msk |
    3ffc:	6a63      	ldr	r3, [r4, #36]	; 0x24
    3ffe:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
    4002:	6263      	str	r3, [r4, #36]	; 0x24
    4004:	f884 5023 	strb.w	r5, [r4, #35]	; 0x23

static ALWAYS_INLINE void arch_kernel_init(void)
{
	z_arm_interrupt_stack_setup();
	z_arm_exc_setup();
	z_arm_fault_init();
    4008:	f7fd fc8c 	bl	1924 <z_arm_fault_init>
	z_arm_cpu_idle_init();
    400c:	f7fd fa20 	bl	1450 <z_arm_cpu_idle_init>
static ALWAYS_INLINE void z_arm_clear_faults(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* Reset all faults */
	SCB->CFSR = SCB_CFSR_USGFAULTSR_Msk |
    4010:	f04f 33ff 	mov.w	r3, #4294967295
    4014:	62a3      	str	r3, [r4, #40]	; 0x28
		    SCB_CFSR_MEMFAULTSR_Msk |
		    SCB_CFSR_BUSFAULTSR_Msk;

	/* Clear all Hard Faults - HFSR is write-one-to-clear */
	SCB->HFSR = 0xffffffff;
    4016:	62e3      	str	r3, [r4, #44]	; 0x2c
	z_arm_clear_faults();
#if defined(CONFIG_ARM_MPU)
	z_arm_mpu_init();
    4018:	f7fd fda0 	bl	1b5c <z_arm_mpu_init>
	 * to set up access permissions for fixed memory sections, such
	 * as Application Memory or No-Cacheable SRAM area.
	 *
	 * This function is invoked once, upon system initialization.
	 */
	z_arm_configure_static_mpu_regions();
    401c:	f7fd fd30 	bl	1a80 <z_arm_configure_static_mpu_regions>
 *
 * The memory of the dummy thread can be completely uninitialized.
 */
static inline void z_dummy_thread_init(struct k_thread *dummy_thread)
{
	dummy_thread->base.thread_state = _THREAD_DUMMY;
    4020:	2401      	movs	r4, #1
    4022:	f88d 400d 	strb.w	r4, [sp, #13]
#ifdef CONFIG_SCHED_CPU_MASK
	dummy_thread->base.cpu_mask = -1;
#endif
	dummy_thread->base.user_options = K_ESSENTIAL;
    4026:	f88d 400c 	strb.w	r4, [sp, #12]
#ifdef CONFIG_THREAD_STACK_INFO
	dummy_thread->stack_info.start = 0U;
    402a:	9526      	str	r5, [sp, #152]	; 0x98
	dummy_thread->stack_info.size = 0U;
    402c:	9527      	str	r5, [sp, #156]	; 0x9c
	dummy_thread->mem_domain_info.mem_domain = &k_mem_domain_default;
#endif
#if (CONFIG_HEAP_MEM_POOL_SIZE > 0)
	k_thread_system_pool_assign(dummy_thread);
#else
	dummy_thread->resource_pool = NULL;
    402e:	9529      	str	r5, [sp, #164]	; 0xa4
#endif

	_current_cpu->current = dummy_thread;
    4030:	4b09      	ldr	r3, [pc, #36]	; (4058 <z_cstart+0x84>)
    4032:	f8c3 d008 	str.w	sp, [r3, #8]
	struct k_thread dummy_thread;

	z_dummy_thread_init(&dummy_thread);
#endif
	/* do any necessary initialization of static devices */
	z_device_state_init();
    4036:	f7ff fee7 	bl	3e08 <z_device_state_init>

	/* perform basic hardware initialization */
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_1);
    403a:	4628      	mov	r0, r5
    403c:	f7ff fef0 	bl	3e20 <z_sys_init_run_level>
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_2);
    4040:	4620      	mov	r0, r4
    4042:	f7ff feed 	bl	3e20 <z_sys_init_run_level>
	timing_init();
	timing_start();
#endif

#ifdef CONFIG_MULTITHREADING
	switch_to_main_thread(prepare_multithreading());
    4046:	f7ff ff95 	bl	3f74 <prepare_multithreading>
    404a:	f7ff ff5b 	bl	3f04 <switch_to_main_thread>
    404e:	bf00      	nop
    4050:	20001fe0 	.word	0x20001fe0
    4054:	e000ed00 	.word	0xe000ed00
    4058:	20001014 	.word	0x20001014

0000405c <init_mem_slab_module>:
 * Perform any initialization that wasn't done at build time.
 *
 * @return 0 on success, fails otherwise.
 */
static int init_mem_slab_module(const struct device *dev)
{
    405c:	b510      	push	{r4, lr}
	int rc = 0;
	ARG_UNUSED(dev);

	STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
    405e:	4c06      	ldr	r4, [pc, #24]	; (4078 <init_mem_slab_module+0x1c>)
	int rc = 0;
    4060:	2000      	movs	r0, #0
	STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
    4062:	e000      	b.n	4066 <init_mem_slab_module+0xa>
    4064:	341c      	adds	r4, #28
    4066:	4b05      	ldr	r3, [pc, #20]	; (407c <init_mem_slab_module+0x20>)
    4068:	429c      	cmp	r4, r3
    406a:	d204      	bcs.n	4076 <init_mem_slab_module+0x1a>
		rc = create_free_list(slab);
    406c:	4620      	mov	r0, r4
    406e:	f002 fe8a 	bl	6d86 <create_free_list>
		if (rc < 0) {
    4072:	2800      	cmp	r0, #0
    4074:	daf6      	bge.n	4064 <init_mem_slab_module+0x8>
		z_object_init(slab);
	}

out:
	return rc;
}
    4076:	bd10      	pop	{r4, pc}
    4078:	200001d0 	.word	0x200001d0
    407c:	200001d0 	.word	0x200001d0

00004080 <k_mem_slab_alloc>:

	return rc;
}

int k_mem_slab_alloc(struct k_mem_slab *slab, void **mem, k_timeout_t timeout)
{
    4080:	b530      	push	{r4, r5, lr}
    4082:	b083      	sub	sp, #12
    4084:	460d      	mov	r5, r1
	__asm__ volatile(
    4086:	f04f 0420 	mov.w	r4, #32
    408a:	f3ef 8111 	mrs	r1, BASEPRI
    408e:	f384 8812 	msr	BASEPRI_MAX, r4
    4092:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&slab->lock);
	int result;

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mem_slab, alloc, slab, timeout);

	if (slab->free_list != NULL) {
    4096:	6944      	ldr	r4, [r0, #20]
    4098:	b16c      	cbz	r4, 40b6 <k_mem_slab_alloc+0x36>
		/* take a free block */
		*mem = slab->free_list;
    409a:	602c      	str	r4, [r5, #0]
		slab->free_list = *(char **)(slab->free_list);
    409c:	6943      	ldr	r3, [r0, #20]
    409e:	681b      	ldr	r3, [r3, #0]
    40a0:	6143      	str	r3, [r0, #20]
		slab->num_used++;
    40a2:	6983      	ldr	r3, [r0, #24]
    40a4:	3301      	adds	r3, #1
    40a6:	6183      	str	r3, [r0, #24]

#ifdef CONFIG_MEM_SLAB_TRACE_MAX_UTILIZATION
		slab->max_used = MAX(slab->num_used, slab->max_used);
#endif

		result = 0;
    40a8:	2000      	movs	r0, #0
	__asm__ volatile(
    40aa:	f381 8811 	msr	BASEPRI, r1
    40ae:	f3bf 8f6f 	isb	sy
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mem_slab, alloc, slab, timeout, result);

	k_spin_unlock(&slab->lock, key);

	return result;
}
    40b2:	b003      	add	sp, #12
    40b4:	bd30      	pop	{r4, r5, pc}
    40b6:	f100 0c08 	add.w	ip, r0, #8
	} else if (K_TIMEOUT_EQ(timeout, K_NO_WAIT) ||
    40ba:	ea53 0402 	orrs.w	r4, r3, r2
    40be:	d104      	bne.n	40ca <k_mem_slab_alloc+0x4a>
		*mem = NULL;
    40c0:	2300      	movs	r3, #0
    40c2:	602b      	str	r3, [r5, #0]
		result = -ENOMEM;
    40c4:	f06f 000b 	mvn.w	r0, #11
    40c8:	e7ef      	b.n	40aa <k_mem_slab_alloc+0x2a>
		result = z_pend_curr(&slab->lock, key, &slab->wait_q, timeout);
    40ca:	9200      	str	r2, [sp, #0]
    40cc:	9301      	str	r3, [sp, #4]
    40ce:	4602      	mov	r2, r0
    40d0:	4660      	mov	r0, ip
    40d2:	f000 fc03 	bl	48dc <z_pend_curr>
		if (result == 0) {
    40d6:	2800      	cmp	r0, #0
    40d8:	d1eb      	bne.n	40b2 <k_mem_slab_alloc+0x32>
			*mem = _current->base.swap_data;
    40da:	4b02      	ldr	r3, [pc, #8]	; (40e4 <k_mem_slab_alloc+0x64>)
    40dc:	689b      	ldr	r3, [r3, #8]
    40de:	695b      	ldr	r3, [r3, #20]
    40e0:	602b      	str	r3, [r5, #0]
		return result;
    40e2:	e7e6      	b.n	40b2 <k_mem_slab_alloc+0x32>
    40e4:	20001014 	.word	0x20001014

000040e8 <z_thread_monitor_exit>:
	__asm__ volatile(
    40e8:	f04f 0320 	mov.w	r3, #32
    40ec:	f3ef 8111 	mrs	r1, BASEPRI
    40f0:	f383 8812 	msr	BASEPRI_MAX, r3
    40f4:	f3bf 8f6f 	isb	sy
 */
void z_thread_monitor_exit(struct k_thread *thread)
{
	k_spinlock_key_t key = k_spin_lock(&z_thread_monitor_lock);

	if (thread == _kernel.threads) {
    40f8:	4b0a      	ldr	r3, [pc, #40]	; (4124 <z_thread_monitor_exit+0x3c>)
    40fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    40fc:	4283      	cmp	r3, r0
    40fe:	d104      	bne.n	410a <z_thread_monitor_exit+0x22>
		_kernel.threads = _kernel.threads->next_thread;
    4100:	6f1a      	ldr	r2, [r3, #112]	; 0x70
    4102:	4b08      	ldr	r3, [pc, #32]	; (4124 <z_thread_monitor_exit+0x3c>)
    4104:	629a      	str	r2, [r3, #40]	; 0x28
    4106:	e007      	b.n	4118 <z_thread_monitor_exit+0x30>
		struct k_thread *prev_thread;

		prev_thread = _kernel.threads;
		while ((prev_thread != NULL) &&
			(thread != prev_thread->next_thread)) {
			prev_thread = prev_thread->next_thread;
    4108:	4613      	mov	r3, r2
		while ((prev_thread != NULL) &&
    410a:	b113      	cbz	r3, 4112 <z_thread_monitor_exit+0x2a>
			(thread != prev_thread->next_thread)) {
    410c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
		while ((prev_thread != NULL) &&
    410e:	4282      	cmp	r2, r0
    4110:	d1fa      	bne.n	4108 <z_thread_monitor_exit+0x20>
		}
		if (prev_thread != NULL) {
    4112:	b10b      	cbz	r3, 4118 <z_thread_monitor_exit+0x30>
			prev_thread->next_thread = thread->next_thread;
    4114:	6f02      	ldr	r2, [r0, #112]	; 0x70
    4116:	671a      	str	r2, [r3, #112]	; 0x70
	__asm__ volatile(
    4118:	f381 8811 	msr	BASEPRI, r1
    411c:	f3bf 8f6f 	isb	sy
		}
	}

	k_spin_unlock(&z_thread_monitor_lock, key);
}
    4120:	4770      	bx	lr
    4122:	bf00      	nop
    4124:	20001014 	.word	0x20001014

00004128 <schedule_new_thread>:
#endif
#endif

#ifdef CONFIG_MULTITHREADING
static void schedule_new_thread(struct k_thread *thread, k_timeout_t delay)
{
    4128:	b508      	push	{r3, lr}
#ifdef CONFIG_SYS_CLOCK_EXISTS
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
    412a:	ea53 0102 	orrs.w	r1, r3, r2
    412e:	d102      	bne.n	4136 <schedule_new_thread+0xe>
	z_impl_k_thread_start(thread);
    4130:	f002 fe92 	bl	6e58 <z_impl_k_thread_start>
	}
#else
	ARG_UNUSED(delay);
	k_thread_start(thread);
#endif
}
    4134:	bd08      	pop	{r3, pc}

extern void z_thread_timeout(struct _timeout *timeout);

static inline void z_add_thread_timeout(struct k_thread *thread, k_timeout_t ticks)
{
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
    4136:	4902      	ldr	r1, [pc, #8]	; (4140 <schedule_new_thread+0x18>)
    4138:	3018      	adds	r0, #24
    413a:	f000 fe53 	bl	4de4 <z_add_timeout>
    413e:	e7f9      	b.n	4134 <schedule_new_thread+0xc>
    4140:	00006f99 	.word	0x00006f99

00004144 <z_setup_new_thread>:
char *z_setup_new_thread(struct k_thread *new_thread,
			 k_thread_stack_t *stack, size_t stack_size,
			 k_thread_entry_t entry,
			 void *p1, void *p2, void *p3,
			 int prio, uint32_t options, const char *name)
{
    4144:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    4148:	b085      	sub	sp, #20
    414a:	4604      	mov	r4, r0
    414c:	460f      	mov	r7, r1
    414e:	4615      	mov	r5, r2
    4150:	461e      	mov	r6, r3
    4152:	f8dd a038 	ldr.w	sl, [sp, #56]	; 0x38
    4156:	f8dd 903c 	ldr.w	r9, [sp, #60]	; 0x3c
    415a:	f8dd 8040 	ldr.w	r8, [sp, #64]	; 0x40
    415e:	f8dd b04c 	ldr.w	fp, [sp, #76]	; 0x4c
	SYS_DLIST_FOR_EACH_CONTAINER(&((wq)->waitq), thread_ptr, \
				     base.qnode_dlist)

static inline void z_waitq_init(_wait_q_t *w)
{
	sys_dlist_init(&w->waitq);
    4162:	f100 0358 	add.w	r3, r0, #88	; 0x58
 * @param list the doubly-linked list
 */

static inline void sys_dlist_init(sys_dlist_t *list)
{
	list->head = (sys_dnode_t *)list;
    4166:	6583      	str	r3, [r0, #88]	; 0x58
	list->tail = (sys_dnode_t *)list;
    4168:	65c3      	str	r3, [r0, #92]	; 0x5c
	k_object_access_grant(new_thread, new_thread);
#endif
	z_waitq_init(&new_thread->join_queue);

	/* Initialize various struct k_thread members */
	z_init_thread_base(&new_thread->base, prio, _THREAD_PRESTART, options);
    416a:	9b12      	ldr	r3, [sp, #72]	; 0x48
    416c:	2204      	movs	r2, #4
    416e:	9911      	ldr	r1, [sp, #68]	; 0x44
    4170:	f002 fe76 	bl	6e60 <z_init_thread_base>
	stack_ptr = setup_thread_stack(new_thread, stack, stack_size);
    4174:	462a      	mov	r2, r5
    4176:	4639      	mov	r1, r7
    4178:	4620      	mov	r0, r4
    417a:	f002 fe55 	bl	6e28 <setup_thread_stack>
    417e:	4605      	mov	r5, r0
	 */
	__ASSERT_NO_MSG(arch_mem_coherent(new_thread));
	__ASSERT_NO_MSG(!arch_mem_coherent(stack));
#endif

	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    4180:	f8cd 8008 	str.w	r8, [sp, #8]
    4184:	f8cd 9004 	str.w	r9, [sp, #4]
    4188:	f8cd a000 	str.w	sl, [sp]
    418c:	4633      	mov	r3, r6
    418e:	4602      	mov	r2, r0
    4190:	4639      	mov	r1, r7
    4192:	4620      	mov	r0, r4
    4194:	f7fd fa24 	bl	15e0 <arch_new_thread>

	/* static threads overwrite it afterwards with real value */
	new_thread->init_data = NULL;
    4198:	2300      	movs	r3, #0
    419a:	6563      	str	r3, [r4, #84]	; 0x54
#ifdef CONFIG_THREAD_CUSTOM_DATA
	/* Initialize custom data field (value is opaque to kernel) */
	new_thread->custom_data = NULL;
#endif
#ifdef CONFIG_THREAD_MONITOR
	new_thread->entry.pEntry = entry;
    419c:	6626      	str	r6, [r4, #96]	; 0x60
	new_thread->entry.parameter1 = p1;
    419e:	f8c4 a064 	str.w	sl, [r4, #100]	; 0x64
	new_thread->entry.parameter2 = p2;
    41a2:	f8c4 9068 	str.w	r9, [r4, #104]	; 0x68
	new_thread->entry.parameter3 = p3;
    41a6:	f8c4 806c 	str.w	r8, [r4, #108]	; 0x6c
	__asm__ volatile(
    41aa:	f04f 0320 	mov.w	r3, #32
    41ae:	f3ef 8211 	mrs	r2, BASEPRI
    41b2:	f383 8812 	msr	BASEPRI_MAX, r3
    41b6:	f3bf 8f6f 	isb	sy

	k_spinlock_key_t key = k_spin_lock(&z_thread_monitor_lock);

	new_thread->next_thread = _kernel.threads;
    41ba:	4b13      	ldr	r3, [pc, #76]	; (4208 <z_setup_new_thread+0xc4>)
    41bc:	6a99      	ldr	r1, [r3, #40]	; 0x28
    41be:	6721      	str	r1, [r4, #112]	; 0x70
	_kernel.threads = new_thread;
    41c0:	629c      	str	r4, [r3, #40]	; 0x28
	__asm__ volatile(
    41c2:	f382 8811 	msr	BASEPRI, r2
    41c6:	f3bf 8f6f 	isb	sy
	k_spin_unlock(&z_thread_monitor_lock, key);
#endif
#ifdef CONFIG_THREAD_NAME
	if (name != NULL) {
    41ca:	f1bb 0f00 	cmp.w	fp, #0
    41ce:	d013      	beq.n	41f8 <z_setup_new_thread+0xb4>
		strncpy(new_thread->name, name,
    41d0:	221f      	movs	r2, #31
    41d2:	4659      	mov	r1, fp
    41d4:	f104 0074 	add.w	r0, r4, #116	; 0x74
    41d8:	f001 fca5 	bl	5b26 <strncpy>
			CONFIG_THREAD_MAX_NAME_LEN - 1);
		/* Ensure NULL termination, truncate if longer */
		new_thread->name[CONFIG_THREAD_MAX_NAME_LEN - 1] = '\0';
    41dc:	2300      	movs	r3, #0
    41de:	f884 3093 	strb.w	r3, [r4, #147]	; 0x93
		new_thread->base.cpu_mask = -1; /* allow all cpus */
	}
#endif
#ifdef CONFIG_ARCH_HAS_CUSTOM_SWAP_TO_MAIN
	/* _current may be null if the dummy thread is not used */
	if (!_current) {
    41e2:	4b09      	ldr	r3, [pc, #36]	; (4208 <z_setup_new_thread+0xc4>)
    41e4:	689b      	ldr	r3, [r3, #8]
    41e6:	b15b      	cbz	r3, 4200 <z_setup_new_thread+0xbc>
	}
#endif
#ifdef CONFIG_SCHED_DEADLINE
	new_thread->base.prio_deadline = 0;
#endif
	new_thread->resource_pool = _current->resource_pool;
    41e8:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
    41ec:	f8c4 30a4 	str.w	r3, [r4, #164]	; 0xa4
#endif

	SYS_PORT_TRACING_OBJ_FUNC(k_thread, create, new_thread);

	return stack_ptr;
}
    41f0:	4628      	mov	r0, r5
    41f2:	b005      	add	sp, #20
    41f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		new_thread->name[0] = '\0';
    41f8:	2300      	movs	r3, #0
    41fa:	f884 3074 	strb.w	r3, [r4, #116]	; 0x74
    41fe:	e7f0      	b.n	41e2 <z_setup_new_thread+0x9e>
		new_thread->resource_pool = NULL;
    4200:	f8c4 30a4 	str.w	r3, [r4, #164]	; 0xa4
		return stack_ptr;
    4204:	e7f4      	b.n	41f0 <z_setup_new_thread+0xac>
    4206:	bf00      	nop
    4208:	20001014 	.word	0x20001014

0000420c <z_init_static_threads>:
	}
}
#endif /* CONFIG_USERSPACE */

void z_init_static_threads(void)
{
    420c:	b530      	push	{r4, r5, lr}
    420e:	b087      	sub	sp, #28
	_FOREACH_STATIC_THREAD(thread_data) {
    4210:	4c21      	ldr	r4, [pc, #132]	; (4298 <z_init_static_threads+0x8c>)
    4212:	e014      	b.n	423e <z_init_static_threads+0x32>
		z_setup_new_thread(
    4214:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    4216:	9305      	str	r3, [sp, #20]
    4218:	6a23      	ldr	r3, [r4, #32]
    421a:	9304      	str	r3, [sp, #16]
    421c:	69e3      	ldr	r3, [r4, #28]
    421e:	9303      	str	r3, [sp, #12]
    4220:	69a3      	ldr	r3, [r4, #24]
    4222:	9302      	str	r3, [sp, #8]
    4224:	6963      	ldr	r3, [r4, #20]
    4226:	9301      	str	r3, [sp, #4]
    4228:	6923      	ldr	r3, [r4, #16]
    422a:	9300      	str	r3, [sp, #0]
    422c:	68e3      	ldr	r3, [r4, #12]
    422e:	68a2      	ldr	r2, [r4, #8]
    4230:	6861      	ldr	r1, [r4, #4]
    4232:	6820      	ldr	r0, [r4, #0]
    4234:	f7ff ff86 	bl	4144 <z_setup_new_thread>
			thread_data->init_p3,
			thread_data->init_prio,
			thread_data->init_options,
			thread_data->init_name);

		thread_data->init_thread->init_data = thread_data;
    4238:	6823      	ldr	r3, [r4, #0]
    423a:	655c      	str	r4, [r3, #84]	; 0x54
	_FOREACH_STATIC_THREAD(thread_data) {
    423c:	3430      	adds	r4, #48	; 0x30
    423e:	4b17      	ldr	r3, [pc, #92]	; (429c <z_init_static_threads+0x90>)
    4240:	429c      	cmp	r4, r3
    4242:	d3e7      	bcc.n	4214 <z_init_static_threads+0x8>
	 * until they are all started.
	 *
	 * Note that static threads defined using the legacy API have a
	 * delay of K_FOREVER.
	 */
	k_sched_lock();
    4244:	f000 f9de 	bl	4604 <k_sched_lock>
	_FOREACH_STATIC_THREAD(thread_data) {
    4248:	4c13      	ldr	r4, [pc, #76]	; (4298 <z_init_static_threads+0x8c>)
    424a:	e000      	b.n	424e <z_init_static_threads+0x42>
    424c:	3430      	adds	r4, #48	; 0x30
    424e:	4b13      	ldr	r3, [pc, #76]	; (429c <z_init_static_threads+0x90>)
    4250:	429c      	cmp	r4, r3
    4252:	d21c      	bcs.n	428e <z_init_static_threads+0x82>
		if (thread_data->init_delay != K_TICKS_FOREVER) {
    4254:	6a60      	ldr	r0, [r4, #36]	; 0x24
    4256:	f1b0 3fff 	cmp.w	r0, #4294967295
    425a:	d0f7      	beq.n	424c <z_init_static_threads+0x40>
			schedule_new_thread(thread_data->init_thread,
    425c:	6825      	ldr	r5, [r4, #0]
					    K_MSEC(thread_data->init_delay));
    425e:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
    4262:	17c1      	asrs	r1, r0, #31
    4264:	03c9      	lsls	r1, r1, #15
    4266:	ea41 4150 	orr.w	r1, r1, r0, lsr #17
    426a:	03c0      	lsls	r0, r0, #15
    426c:	f240 33e7 	movw	r3, #999	; 0x3e7
    4270:	18c0      	adds	r0, r0, r3
    4272:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    4276:	f04f 0300 	mov.w	r3, #0
    427a:	f141 0100 	adc.w	r1, r1, #0
    427e:	f7fb ff3f 	bl	100 <__aeabi_uldivmod>
    4282:	4602      	mov	r2, r0
    4284:	460b      	mov	r3, r1
			schedule_new_thread(thread_data->init_thread,
    4286:	4628      	mov	r0, r5
    4288:	f7ff ff4e 	bl	4128 <schedule_new_thread>
    428c:	e7de      	b.n	424c <z_init_static_threads+0x40>
		}
	}
	k_sched_unlock();
    428e:	f000 fbdb 	bl	4a48 <k_sched_unlock>
}
    4292:	b007      	add	sp, #28
    4294:	bd30      	pop	{r4, r5, pc}
    4296:	bf00      	nop
    4298:	200001d0 	.word	0x200001d0
    429c:	200001d0 	.word	0x200001d0

000042a0 <idle>:
#endif	/* CONFIG_PM */
	sys_clock_idle_exit();
}

void idle(void *unused1, void *unused2, void *unused3)
{
    42a0:	b508      	push	{r3, lr}
    42a2:	e001      	b.n	42a8 <idle+0x8>
	arch_cpu_idle();
    42a4:	f7fd f8da 	bl	145c <arch_cpu_idle>
	__asm__ volatile(
    42a8:	f04f 0220 	mov.w	r2, #32
    42ac:	f3ef 8311 	mrs	r3, BASEPRI
    42b0:	f382 8812 	msr	BASEPRI_MAX, r2
    42b4:	f3bf 8f6f 	isb	sy
		 * higher level construct.
		 */
		(void) arch_irq_lock();

#ifdef CONFIG_PM
		_kernel.idle = z_get_next_timeout_expiry();
    42b8:	f002 ff7d 	bl	71b6 <z_get_next_timeout_expiry>
    42bc:	4b05      	ldr	r3, [pc, #20]	; (42d4 <idle+0x34>)
    42be:	6198      	str	r0, [r3, #24]
	return !z_sys_post_kernel;
    42c0:	4b05      	ldr	r3, [pc, #20]	; (42d8 <idle+0x38>)
    42c2:	781b      	ldrb	r3, [r3, #0]
		 * processing in those cases i.e. skips k_cpu_idle().
		 * The kernel's idle processing re-enables interrupts
		 * which is essential for the kernel's scheduling
		 * logic.
		 */
		if (k_is_pre_kernel() || !pm_system_suspend(_kernel.idle)) {
    42c4:	2b00      	cmp	r3, #0
    42c6:	d0ed      	beq.n	42a4 <idle+0x4>
    42c8:	f7fc fece 	bl	1068 <pm_system_suspend>
    42cc:	2800      	cmp	r0, #0
    42ce:	d1eb      	bne.n	42a8 <idle+0x8>
    42d0:	e7e8      	b.n	42a4 <idle+0x4>
    42d2:	bf00      	nop
    42d4:	20001014 	.word	0x20001014
    42d8:	20001229 	.word	0x20001229

000042dc <z_impl_k_mutex_lock>:
	}
	return false;
}

int z_impl_k_mutex_lock(struct k_mutex *mutex, k_timeout_t timeout)
{
    42dc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    42e0:	b083      	sub	sp, #12
    42e2:	4604      	mov	r4, r0
    42e4:	461d      	mov	r5, r3
    42e6:	f04f 0320 	mov.w	r3, #32
    42ea:	f3ef 8711 	mrs	r7, BASEPRI
    42ee:	f383 8812 	msr	BASEPRI_MAX, r3
    42f2:	f3bf 8f6f 	isb	sy

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mutex, lock, mutex, timeout);

	key = k_spin_lock(&lock);

	if (likely((mutex->lock_count == 0U) || (mutex->owner == _current))) {
    42f6:	68c1      	ldr	r1, [r0, #12]
    42f8:	b999      	cbnz	r1, 4322 <z_impl_k_mutex_lock+0x46>

		mutex->owner_orig_prio = (mutex->lock_count == 0U) ?
					_current->base.prio :
    42fa:	2900      	cmp	r1, #0
    42fc:	d14f      	bne.n	439e <z_impl_k_mutex_lock+0xc2>
    42fe:	4b3a      	ldr	r3, [pc, #232]	; (43e8 <z_impl_k_mutex_lock+0x10c>)
    4300:	689b      	ldr	r3, [r3, #8]
    4302:	f993 300e 	ldrsb.w	r3, [r3, #14]
		mutex->owner_orig_prio = (mutex->lock_count == 0U) ?
    4306:	6123      	str	r3, [r4, #16]
					mutex->owner_orig_prio;

		mutex->lock_count++;
    4308:	3101      	adds	r1, #1
    430a:	60e1      	str	r1, [r4, #12]
		mutex->owner = _current;
    430c:	4b36      	ldr	r3, [pc, #216]	; (43e8 <z_impl_k_mutex_lock+0x10c>)
    430e:	689b      	ldr	r3, [r3, #8]
    4310:	60a3      	str	r3, [r4, #8]
	__asm__ volatile(
    4312:	f387 8811 	msr	BASEPRI, r7
    4316:	f3bf 8f6f 	isb	sy

		k_spin_unlock(&lock, key);

		SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, 0);

		return 0;
    431a:	2000      	movs	r0, #0
	}

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, -EAGAIN);

	return -EAGAIN;
}
    431c:	b003      	add	sp, #12
    431e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    4322:	4616      	mov	r6, r2
	if (likely((mutex->lock_count == 0U) || (mutex->owner == _current))) {
    4324:	6882      	ldr	r2, [r0, #8]
    4326:	4b30      	ldr	r3, [pc, #192]	; (43e8 <z_impl_k_mutex_lock+0x10c>)
    4328:	689b      	ldr	r3, [r3, #8]
    432a:	429a      	cmp	r2, r3
    432c:	d0e5      	beq.n	42fa <z_impl_k_mutex_lock+0x1e>
	if (unlikely(K_TIMEOUT_EQ(timeout, K_NO_WAIT))) {
    432e:	ea55 0106 	orrs.w	r1, r5, r6
    4332:	bf0c      	ite	eq
    4334:	f04f 0801 	moveq.w	r8, #1
    4338:	f04f 0800 	movne.w	r8, #0
    433c:	d031      	beq.n	43a2 <z_impl_k_mutex_lock+0xc6>
					    mutex->owner->base.prio);
    433e:	f992 900e 	ldrsb.w	r9, [r2, #14]
	new_prio = new_prio_for_inheritance(_current->base.prio,
    4342:	4649      	mov	r1, r9
    4344:	f993 000e 	ldrsb.w	r0, [r3, #14]
    4348:	f002 fd9b 	bl	6e82 <new_prio_for_inheritance>
	if (z_is_prio_higher(new_prio, mutex->owner->base.prio)) {
    434c:	4581      	cmp	r9, r0
    434e:	dc2f      	bgt.n	43b0 <z_impl_k_mutex_lock+0xd4>
	bool resched = false;
    4350:	f04f 0900 	mov.w	r9, #0
	int got_mutex = z_pend_curr(&lock, key, &mutex->wait_q, timeout);
    4354:	9600      	str	r6, [sp, #0]
    4356:	9501      	str	r5, [sp, #4]
    4358:	4622      	mov	r2, r4
    435a:	4639      	mov	r1, r7
    435c:	4823      	ldr	r0, [pc, #140]	; (43ec <z_impl_k_mutex_lock+0x110>)
    435e:	f000 fabd 	bl	48dc <z_pend_curr>
	if (got_mutex == 0) {
    4362:	2800      	cmp	r0, #0
    4364:	d0da      	beq.n	431c <z_impl_k_mutex_lock+0x40>
	__asm__ volatile(
    4366:	f04f 0320 	mov.w	r3, #32
    436a:	f3ef 8511 	mrs	r5, BASEPRI
    436e:	f383 8812 	msr	BASEPRI_MAX, r3
    4372:	f3bf 8f6f 	isb	sy
 * @return true if empty, false otherwise
 */

static inline bool sys_dlist_is_empty(sys_dlist_t *list)
{
	return list->head == list;
    4376:	6823      	ldr	r3, [r4, #0]
 * @return a pointer to the head element, NULL if list is empty
 */

static inline sys_dnode_t *sys_dlist_peek_head(sys_dlist_t *list)
{
	return sys_dlist_is_empty(list) ? NULL : list->head;
    4378:	429c      	cmp	r4, r3
    437a:	d01f      	beq.n	43bc <z_impl_k_mutex_lock+0xe0>
		new_prio_for_inheritance(waiter->base.prio, mutex->owner_orig_prio) :
    437c:	b1f3      	cbz	r3, 43bc <z_impl_k_mutex_lock+0xe0>
    437e:	6921      	ldr	r1, [r4, #16]
    4380:	f993 000e 	ldrsb.w	r0, [r3, #14]
    4384:	f002 fd7d 	bl	6e82 <new_prio_for_inheritance>
    4388:	4601      	mov	r1, r0
	resched = adjust_owner_prio(mutex, new_prio) || resched;
    438a:	4620      	mov	r0, r4
    438c:	f002 fd84 	bl	6e98 <adjust_owner_prio>
    4390:	b9b0      	cbnz	r0, 43c0 <z_impl_k_mutex_lock+0xe4>
    4392:	f1b9 0f00 	cmp.w	r9, #0
    4396:	d015      	beq.n	43c4 <z_impl_k_mutex_lock+0xe8>
    4398:	f04f 0801 	mov.w	r8, #1
    439c:	e012      	b.n	43c4 <z_impl_k_mutex_lock+0xe8>
					_current->base.prio :
    439e:	6923      	ldr	r3, [r4, #16]
    43a0:	e7b1      	b.n	4306 <z_impl_k_mutex_lock+0x2a>
	__asm__ volatile(
    43a2:	f387 8811 	msr	BASEPRI, r7
    43a6:	f3bf 8f6f 	isb	sy
		return -EBUSY;
    43aa:	f06f 000f 	mvn.w	r0, #15
    43ae:	e7b5      	b.n	431c <z_impl_k_mutex_lock+0x40>
		resched = adjust_owner_prio(mutex, new_prio);
    43b0:	4601      	mov	r1, r0
    43b2:	4620      	mov	r0, r4
    43b4:	f002 fd70 	bl	6e98 <adjust_owner_prio>
    43b8:	4681      	mov	r9, r0
    43ba:	e7cb      	b.n	4354 <z_impl_k_mutex_lock+0x78>
		new_prio_for_inheritance(waiter->base.prio, mutex->owner_orig_prio) :
    43bc:	6921      	ldr	r1, [r4, #16]
    43be:	e7e4      	b.n	438a <z_impl_k_mutex_lock+0xae>
	resched = adjust_owner_prio(mutex, new_prio) || resched;
    43c0:	f04f 0801 	mov.w	r8, #1
	if (resched) {
    43c4:	f1b8 0f00 	cmp.w	r8, #0
    43c8:	d106      	bne.n	43d8 <z_impl_k_mutex_lock+0xfc>
    43ca:	f385 8811 	msr	BASEPRI, r5
    43ce:	f3bf 8f6f 	isb	sy
	return -EAGAIN;
    43d2:	f06f 000a 	mvn.w	r0, #10
    43d6:	e7a1      	b.n	431c <z_impl_k_mutex_lock+0x40>
		z_reschedule(&lock, key);
    43d8:	4629      	mov	r1, r5
    43da:	4804      	ldr	r0, [pc, #16]	; (43ec <z_impl_k_mutex_lock+0x110>)
    43dc:	f000 f8f6 	bl	45cc <z_reschedule>
	return -EAGAIN;
    43e0:	f06f 000a 	mvn.w	r0, #10
    43e4:	e79a      	b.n	431c <z_impl_k_mutex_lock+0x40>
    43e6:	bf00      	nop
    43e8:	20001014 	.word	0x20001014
    43ec:	20001040 	.word	0x20001040

000043f0 <z_impl_k_mutex_unlock>:

	__ASSERT(!arch_is_in_isr(), "mutexes cannot be used inside ISRs");

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mutex, unlock, mutex);

	CHECKIF(mutex->owner == NULL) {
    43f0:	6882      	ldr	r2, [r0, #8]
    43f2:	2a00      	cmp	r2, #0
    43f4:	d035      	beq.n	4462 <z_impl_k_mutex_unlock+0x72>
{
    43f6:	b538      	push	{r3, r4, r5, lr}
    43f8:	4604      	mov	r4, r0
		return -EINVAL;
	}
	/*
	 * The current thread does not own the mutex.
	 */
	CHECKIF(mutex->owner != _current) {
    43fa:	4b1d      	ldr	r3, [pc, #116]	; (4470 <z_impl_k_mutex_unlock+0x80>)
    43fc:	689b      	ldr	r3, [r3, #8]
    43fe:	429a      	cmp	r2, r3
    4400:	d132      	bne.n	4468 <z_impl_k_mutex_unlock+0x78>
static inline void z_sched_lock(void)
{
	__ASSERT(!arch_is_in_isr(), "");
	__ASSERT(_current->base.sched_locked != 1U, "");

	--_current->base.sched_locked;
    4402:	7bda      	ldrb	r2, [r3, #15]
    4404:	3a01      	subs	r2, #1
    4406:	73da      	strb	r2, [r3, #15]

	/*
	 * If we are the owner and count is greater than 1, then decrement
	 * the count and return and keep current thread as the owner.
	 */
	if (mutex->lock_count > 1U) {
    4408:	68c3      	ldr	r3, [r0, #12]
    440a:	2b01      	cmp	r3, #1
    440c:	d905      	bls.n	441a <z_impl_k_mutex_unlock+0x2a>
		mutex->lock_count--;
    440e:	3b01      	subs	r3, #1
    4410:	60c3      	str	r3, [r0, #12]


k_mutex_unlock_return:
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, unlock, mutex, 0);

	k_sched_unlock();
    4412:	f000 fb19 	bl	4a48 <k_sched_unlock>

	return 0;
    4416:	2000      	movs	r0, #0
}
    4418:	bd38      	pop	{r3, r4, r5, pc}
	__asm__ volatile(
    441a:	f04f 0320 	mov.w	r3, #32
    441e:	f3ef 8511 	mrs	r5, BASEPRI
    4422:	f383 8812 	msr	BASEPRI_MAX, r3
    4426:	f3bf 8f6f 	isb	sy
	adjust_owner_prio(mutex, mutex->owner_orig_prio);
    442a:	6901      	ldr	r1, [r0, #16]
    442c:	f002 fd34 	bl	6e98 <adjust_owner_prio>
	new_owner = z_unpend_first_thread(&mutex->wait_q);
    4430:	4620      	mov	r0, r4
    4432:	f002 fe5c 	bl	70ee <z_unpend_first_thread>
	mutex->owner = new_owner;
    4436:	60a0      	str	r0, [r4, #8]
	if (new_owner != NULL) {
    4438:	b160      	cbz	r0, 4454 <z_impl_k_mutex_unlock+0x64>
		mutex->owner_orig_prio = new_owner->base.prio;
    443a:	f990 300e 	ldrsb.w	r3, [r0, #14]
    443e:	6123      	str	r3, [r4, #16]
}

static ALWAYS_INLINE void
arch_thread_return_value_set(struct k_thread *thread, unsigned int value)
{
	thread->arch.swap_return_value = value;
    4440:	2300      	movs	r3, #0
    4442:	f8c0 30ac 	str.w	r3, [r0, #172]	; 0xac
		z_ready_thread(new_owner);
    4446:	f002 fd8b 	bl	6f60 <z_ready_thread>
		z_reschedule(&lock, key);
    444a:	4629      	mov	r1, r5
    444c:	4809      	ldr	r0, [pc, #36]	; (4474 <z_impl_k_mutex_unlock+0x84>)
    444e:	f000 f8bd 	bl	45cc <z_reschedule>
    4452:	e7de      	b.n	4412 <z_impl_k_mutex_unlock+0x22>
		mutex->lock_count = 0U;
    4454:	2300      	movs	r3, #0
    4456:	60e3      	str	r3, [r4, #12]
	__asm__ volatile(
    4458:	f385 8811 	msr	BASEPRI, r5
    445c:	f3bf 8f6f 	isb	sy
    4460:	e7d7      	b.n	4412 <z_impl_k_mutex_unlock+0x22>
		return -EINVAL;
    4462:	f06f 0015 	mvn.w	r0, #21
}
    4466:	4770      	bx	lr
		return -EPERM;
    4468:	f04f 30ff 	mov.w	r0, #4294967295
    446c:	e7d4      	b.n	4418 <z_impl_k_mutex_unlock+0x28>
    446e:	bf00      	nop
    4470:	20001014 	.word	0x20001014
    4474:	20001040 	.word	0x20001040

00004478 <z_impl_k_sem_give>:
	ARG_UNUSED(sem);
#endif
}

void z_impl_k_sem_give(struct k_sem *sem)
{
    4478:	b538      	push	{r3, r4, r5, lr}
    447a:	4604      	mov	r4, r0
	__asm__ volatile(
    447c:	f04f 0320 	mov.w	r3, #32
    4480:	f3ef 8511 	mrs	r5, BASEPRI
    4484:	f383 8812 	msr	BASEPRI_MAX, r3
    4488:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&lock);
	struct k_thread *thread;

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_sem, give, sem);

	thread = z_unpend_first_thread(&sem->wait_q);
    448c:	f002 fe2f 	bl	70ee <z_unpend_first_thread>

	if (thread != NULL) {
    4490:	b148      	cbz	r0, 44a6 <z_impl_k_sem_give+0x2e>
    4492:	2200      	movs	r2, #0
    4494:	f8c0 20ac 	str.w	r2, [r0, #172]	; 0xac
		arch_thread_return_value_set(thread, 0);
		z_ready_thread(thread);
    4498:	f002 fd62 	bl	6f60 <z_ready_thread>
	} else {
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
		handle_poll_events(sem);
	}

	z_reschedule(&lock, key);
    449c:	4629      	mov	r1, r5
    449e:	4807      	ldr	r0, [pc, #28]	; (44bc <z_impl_k_sem_give+0x44>)
    44a0:	f000 f894 	bl	45cc <z_reschedule>

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_sem, give, sem);
}
    44a4:	bd38      	pop	{r3, r4, r5, pc}
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
    44a6:	68a3      	ldr	r3, [r4, #8]
    44a8:	68e2      	ldr	r2, [r4, #12]
    44aa:	4293      	cmp	r3, r2
    44ac:	d003      	beq.n	44b6 <z_impl_k_sem_give+0x3e>
    44ae:	2201      	movs	r2, #1
    44b0:	4413      	add	r3, r2
    44b2:	60a3      	str	r3, [r4, #8]
}
    44b4:	e7f2      	b.n	449c <z_impl_k_sem_give+0x24>
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
    44b6:	2200      	movs	r2, #0
    44b8:	e7fa      	b.n	44b0 <z_impl_k_sem_give+0x38>
    44ba:	bf00      	nop
    44bc:	20001040 	.word	0x20001040

000044c0 <z_impl_k_sem_take>:
}
#include <syscalls/k_sem_give_mrsh.c>
#endif

int z_impl_k_sem_take(struct k_sem *sem, k_timeout_t timeout)
{
    44c0:	b510      	push	{r4, lr}
    44c2:	b082      	sub	sp, #8
    44c4:	f04f 0420 	mov.w	r4, #32
    44c8:	f3ef 8111 	mrs	r1, BASEPRI
    44cc:	f384 8812 	msr	BASEPRI_MAX, r4
    44d0:	f3bf 8f6f 	isb	sy

	k_spinlock_key_t key = k_spin_lock(&lock);

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_sem, take, sem, timeout);

	if (likely(sem->count > 0U)) {
    44d4:	6884      	ldr	r4, [r0, #8]
    44d6:	b144      	cbz	r4, 44ea <z_impl_k_sem_take+0x2a>
		sem->count--;
    44d8:	3c01      	subs	r4, #1
    44da:	6084      	str	r4, [r0, #8]
	__asm__ volatile(
    44dc:	f381 8811 	msr	BASEPRI, r1
    44e0:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&lock, key);
		ret = 0;
    44e4:	2000      	movs	r0, #0

out:
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_sem, take, sem, timeout, ret);

	return ret;
}
    44e6:	b002      	add	sp, #8
    44e8:	bd10      	pop	{r4, pc}
	if (K_TIMEOUT_EQ(timeout, K_NO_WAIT)) {
    44ea:	ea53 0402 	orrs.w	r4, r3, r2
    44ee:	d006      	beq.n	44fe <z_impl_k_sem_take+0x3e>
	ret = z_pend_curr(&lock, key, &sem->wait_q, timeout);
    44f0:	9200      	str	r2, [sp, #0]
    44f2:	9301      	str	r3, [sp, #4]
    44f4:	4602      	mov	r2, r0
    44f6:	4805      	ldr	r0, [pc, #20]	; (450c <z_impl_k_sem_take+0x4c>)
    44f8:	f000 f9f0 	bl	48dc <z_pend_curr>
	return ret;
    44fc:	e7f3      	b.n	44e6 <z_impl_k_sem_take+0x26>
    44fe:	f381 8811 	msr	BASEPRI, r1
    4502:	f3bf 8f6f 	isb	sy
		ret = -EBUSY;
    4506:	f06f 000f 	mvn.w	r0, #15
    450a:	e7ec      	b.n	44e6 <z_impl_k_sem_take+0x26>
    450c:	20001040 	.word	0x20001040

00004510 <add_thread_timeout>:
	}
}

static void add_thread_timeout(struct k_thread *thread, k_timeout_t timeout)
{
	if (!K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    4510:	f1b3 3fff 	cmp.w	r3, #4294967295
    4514:	bf08      	it	eq
    4516:	f1b2 3fff 	cmpeq.w	r2, #4294967295
    451a:	d100      	bne.n	451e <add_thread_timeout+0xe>
    451c:	4770      	bx	lr
{
    451e:	b508      	push	{r3, lr}
    4520:	4902      	ldr	r1, [pc, #8]	; (452c <add_thread_timeout+0x1c>)
    4522:	3018      	adds	r0, #24
    4524:	f000 fc5e 	bl	4de4 <z_add_timeout>
		z_add_thread_timeout(thread, timeout);
	}
}
    4528:	bd08      	pop	{r3, pc}
    452a:	bf00      	nop
    452c:	00006f99 	.word	0x00006f99

00004530 <z_reset_time_slice>:
{
    4530:	b510      	push	{r4, lr}
	int ret = slice_ticks;
    4532:	4b07      	ldr	r3, [pc, #28]	; (4550 <z_reset_time_slice+0x20>)
    4534:	681c      	ldr	r4, [r3, #0]
	if (slice_time(curr) != 0) {
    4536:	b904      	cbnz	r4, 453a <z_reset_time_slice+0xa>
}
    4538:	bd10      	pop	{r4, pc}
		_current_cpu->slice_ticks = slice_time(curr) + sys_clock_elapsed();
    453a:	f7fe fb39 	bl	2bb0 <sys_clock_elapsed>
    453e:	4404      	add	r4, r0
    4540:	4b04      	ldr	r3, [pc, #16]	; (4554 <z_reset_time_slice+0x24>)
    4542:	611c      	str	r4, [r3, #16]
		z_set_timeout_expiry(slice_time(curr), false);
    4544:	2100      	movs	r1, #0
    4546:	4b02      	ldr	r3, [pc, #8]	; (4550 <z_reset_time_slice+0x20>)
    4548:	6818      	ldr	r0, [r3, #0]
    454a:	f002 fe4b 	bl	71e4 <z_set_timeout_expiry>
}
    454e:	e7f3      	b.n	4538 <z_reset_time_slice+0x8>
    4550:	20001048 	.word	0x20001048
    4554:	20001014 	.word	0x20001014

00004558 <k_sched_time_slice_set>:
{
    4558:	b570      	push	{r4, r5, r6, lr}
    455a:	4604      	mov	r4, r0
    455c:	460d      	mov	r5, r1
	LOCKED(&sched_spinlock) {
    455e:	2300      	movs	r3, #0
	__asm__ volatile(
    4560:	f04f 0220 	mov.w	r2, #32
    4564:	f3ef 8611 	mrs	r6, BASEPRI
    4568:	f382 8812 	msr	BASEPRI_MAX, r2
    456c:	f3bf 8f6f 	isb	sy
#endif

#ifdef CONFIG_SPIN_VALIDATE
	z_spin_lock_set_owner(l);
#endif
	return k;
    4570:	e00e      	b.n	4590 <k_sched_time_slice_set+0x38>
			slice_ticks = MAX(2, slice_ticks);
    4572:	2802      	cmp	r0, #2
    4574:	bfb8      	it	lt
    4576:	2002      	movlt	r0, #2
    4578:	6018      	str	r0, [r3, #0]
		slice_max_prio = prio;
    457a:	4b11      	ldr	r3, [pc, #68]	; (45c0 <k_sched_time_slice_set+0x68>)
    457c:	601d      	str	r5, [r3, #0]
		z_reset_time_slice(_current);
    457e:	4b11      	ldr	r3, [pc, #68]	; (45c4 <k_sched_time_slice_set+0x6c>)
    4580:	6898      	ldr	r0, [r3, #8]
    4582:	f7ff ffd5 	bl	4530 <z_reset_time_slice>
	__asm__ volatile(
    4586:	f386 8811 	msr	BASEPRI, r6
    458a:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
    458e:	2301      	movs	r3, #1
    4590:	b9a3      	cbnz	r3, 45bc <k_sched_time_slice_set+0x64>
		_current_cpu->slice_ticks = 0;
    4592:	4b0c      	ldr	r3, [pc, #48]	; (45c4 <k_sched_time_slice_set+0x6c>)
    4594:	2200      	movs	r2, #0
    4596:	611a      	str	r2, [r3, #16]
			return (uint32_t)((t * to_hz + off) / from_hz);
    4598:	0c61      	lsrs	r1, r4, #17
    459a:	03e3      	lsls	r3, r4, #15
    459c:	f240 30e7 	movw	r0, #999	; 0x3e7
    45a0:	1818      	adds	r0, r3, r0
    45a2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    45a6:	f04f 0300 	mov.w	r3, #0
    45aa:	f141 0100 	adc.w	r1, r1, #0
    45ae:	f7fb fda7 	bl	100 <__aeabi_uldivmod>
		slice_ticks = k_ms_to_ticks_ceil32(slice);
    45b2:	4b05      	ldr	r3, [pc, #20]	; (45c8 <k_sched_time_slice_set+0x70>)
    45b4:	6018      	str	r0, [r3, #0]
		if (IS_ENABLED(CONFIG_TICKLESS_KERNEL) && slice > 0) {
    45b6:	2c00      	cmp	r4, #0
    45b8:	dcdb      	bgt.n	4572 <k_sched_time_slice_set+0x1a>
    45ba:	e7de      	b.n	457a <k_sched_time_slice_set+0x22>
}
    45bc:	bd70      	pop	{r4, r5, r6, pc}
    45be:	bf00      	nop
    45c0:	20001044 	.word	0x20001044
    45c4:	20001014 	.word	0x20001014
    45c8:	20001048 	.word	0x20001048

000045cc <z_reschedule>:
	return new_thread != _current;
#endif
}

void z_reschedule(struct k_spinlock *lock, k_spinlock_key_t key)
{
    45cc:	b508      	push	{r3, lr}
	if (resched(key.key) && need_swap()) {
    45ce:	4608      	mov	r0, r1
	return arch_irq_unlocked(key) && !arch_is_in_isr();
    45d0:	b921      	cbnz	r1, 45dc <z_reschedule+0x10>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    45d2:	f3ef 8305 	mrs	r3, IPSR
    45d6:	b913      	cbnz	r3, 45de <z_reschedule+0x12>
    45d8:	2101      	movs	r1, #1
    45da:	e000      	b.n	45de <z_reschedule+0x12>
    45dc:	2100      	movs	r1, #0
	if (resched(key.key) && need_swap()) {
    45de:	f011 0f01 	tst.w	r1, #1
    45e2:	d007      	beq.n	45f4 <z_reschedule+0x28>
	new_thread = _kernel.ready_q.cache;
    45e4:	4b06      	ldr	r3, [pc, #24]	; (4600 <z_reschedule+0x34>)
    45e6:	69da      	ldr	r2, [r3, #28]
	return new_thread != _current;
    45e8:	689b      	ldr	r3, [r3, #8]
	if (resched(key.key) && need_swap()) {
    45ea:	429a      	cmp	r2, r3
    45ec:	d002      	beq.n	45f4 <z_reschedule+0x28>
	ret = arch_swap(key);
    45ee:	f7fc ff9f 	bl	1530 <arch_swap>
		z_swap(lock, key);
    45f2:	e003      	b.n	45fc <z_reschedule+0x30>
    45f4:	f380 8811 	msr	BASEPRI, r0
    45f8:	f3bf 8f6f 	isb	sy
	} else {
		k_spin_unlock(lock, key);
	}
}
    45fc:	bd08      	pop	{r3, pc}
    45fe:	bf00      	nop
    4600:	20001014 	.word	0x20001014

00004604 <k_sched_lock>:
	}
}

void k_sched_lock(void)
{
	LOCKED(&sched_spinlock) {
    4604:	2300      	movs	r3, #0
	__asm__ volatile(
    4606:	f04f 0220 	mov.w	r2, #32
    460a:	f3ef 8111 	mrs	r1, BASEPRI
    460e:	f382 8812 	msr	BASEPRI_MAX, r2
    4612:	f3bf 8f6f 	isb	sy
    4616:	e009      	b.n	462c <k_sched_lock+0x28>
    4618:	4b06      	ldr	r3, [pc, #24]	; (4634 <k_sched_lock+0x30>)
    461a:	689a      	ldr	r2, [r3, #8]
    461c:	7bd3      	ldrb	r3, [r2, #15]
    461e:	3b01      	subs	r3, #1
    4620:	73d3      	strb	r3, [r2, #15]
	__asm__ volatile(
    4622:	f381 8811 	msr	BASEPRI, r1
    4626:	f3bf 8f6f 	isb	sy
    462a:	2301      	movs	r3, #1
    462c:	2b00      	cmp	r3, #0
    462e:	d0f3      	beq.n	4618 <k_sched_lock+0x14>
		SYS_PORT_TRACING_FUNC(k_thread, sched_lock);

		z_sched_lock();
	}
}
    4630:	4770      	bx	lr
    4632:	bf00      	nop
    4634:	20001014 	.word	0x20001014

00004638 <update_cache>:
{
    4638:	b538      	push	{r3, r4, r5, lr}
    463a:	4604      	mov	r4, r0
	return _priq_run_best(curr_cpu_runq());
    463c:	4810      	ldr	r0, [pc, #64]	; (4680 <update_cache+0x48>)
    463e:	f002 fc88 	bl	6f52 <z_priq_dumb_best>
	return (thread != NULL) ? thread : _current_cpu->idle_thread;
    4642:	4605      	mov	r5, r0
    4644:	b170      	cbz	r0, 4664 <update_cache+0x2c>
	if (preempt_ok != 0) {
    4646:	b984      	cbnz	r4, 466a <update_cache+0x32>
	if (z_is_thread_prevented_from_running(_current)) {
    4648:	4b0e      	ldr	r3, [pc, #56]	; (4684 <update_cache+0x4c>)
    464a:	689b      	ldr	r3, [r3, #8]
	uint8_t state = thread->base.thread_state;
    464c:	7b5a      	ldrb	r2, [r3, #13]
    464e:	f012 0f1f 	tst.w	r2, #31
    4652:	d10a      	bne.n	466a <update_cache+0x32>
	return node->next != NULL;
    4654:	69aa      	ldr	r2, [r5, #24]
	if (IS_ENABLED(CONFIG_SWAP_NONATOMIC)
    4656:	b942      	cbnz	r2, 466a <update_cache+0x32>
	return thread->base.preempt <= _PREEMPT_THRESHOLD;
    4658:	89da      	ldrh	r2, [r3, #14]
	if (is_preempt(_current) || is_metairq(thread)) {
    465a:	2a7f      	cmp	r2, #127	; 0x7f
    465c:	d905      	bls.n	466a <update_cache+0x32>
		_kernel.ready_q.cache = _current;
    465e:	4a09      	ldr	r2, [pc, #36]	; (4684 <update_cache+0x4c>)
    4660:	61d3      	str	r3, [r2, #28]
    4662:	e00b      	b.n	467c <update_cache+0x44>
	return (thread != NULL) ? thread : _current_cpu->idle_thread;
    4664:	4b07      	ldr	r3, [pc, #28]	; (4684 <update_cache+0x4c>)
    4666:	68dd      	ldr	r5, [r3, #12]
    4668:	e7ed      	b.n	4646 <update_cache+0xe>
		if (thread != _current) {
    466a:	4b06      	ldr	r3, [pc, #24]	; (4684 <update_cache+0x4c>)
    466c:	689b      	ldr	r3, [r3, #8]
    466e:	42ab      	cmp	r3, r5
    4670:	d002      	beq.n	4678 <update_cache+0x40>
			z_reset_time_slice(thread);
    4672:	4628      	mov	r0, r5
    4674:	f7ff ff5c 	bl	4530 <z_reset_time_slice>
		_kernel.ready_q.cache = thread;
    4678:	4b02      	ldr	r3, [pc, #8]	; (4684 <update_cache+0x4c>)
    467a:	61dd      	str	r5, [r3, #28]
}
    467c:	bd38      	pop	{r3, r4, r5, pc}
    467e:	bf00      	nop
    4680:	20001034 	.word	0x20001034
    4684:	20001014 	.word	0x20001014

00004688 <move_thread_to_end_of_prio_q>:
{
    4688:	b538      	push	{r3, r4, r5, lr}
    468a:	4605      	mov	r5, r0
	return (thread->base.thread_state & state) != 0U;
    468c:	7b42      	ldrb	r2, [r0, #13]
	if (z_is_thread_queued(thread)) {
    468e:	f990 300d 	ldrsb.w	r3, [r0, #13]
    4692:	2b00      	cmp	r3, #0
    4694:	db28      	blt.n	46e8 <move_thread_to_end_of_prio_q+0x60>
	thread->base.thread_state |= _THREAD_QUEUED;
    4696:	7b6b      	ldrb	r3, [r5, #13]
    4698:	f063 037f 	orn	r3, r3, #127	; 0x7f
    469c:	736b      	strb	r3, [r5, #13]
	return list->head == list;
    469e:	4b1a      	ldr	r3, [pc, #104]	; (4708 <move_thread_to_end_of_prio_q+0x80>)
    46a0:	f853 4f20 	ldr.w	r4, [r3, #32]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    46a4:	429c      	cmp	r4, r3
    46a6:	d02d      	beq.n	4704 <move_thread_to_end_of_prio_q+0x7c>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    46a8:	b16c      	cbz	r4, 46c6 <move_thread_to_end_of_prio_q+0x3e>
		if (z_sched_prio_cmp(thread, t) > 0) {
    46aa:	4621      	mov	r1, r4
    46ac:	4628      	mov	r0, r5
    46ae:	f002 fc09 	bl	6ec4 <z_sched_prio_cmp>
    46b2:	2800      	cmp	r0, #0
    46b4:	dc20      	bgt.n	46f8 <move_thread_to_end_of_prio_q+0x70>
 */

static inline sys_dnode_t *sys_dlist_peek_next(sys_dlist_t *list,
					       sys_dnode_t *node)
{
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    46b6:	b134      	cbz	r4, 46c6 <move_thread_to_end_of_prio_q+0x3e>
	return (node == list->tail) ? NULL : node->next;
    46b8:	4b13      	ldr	r3, [pc, #76]	; (4708 <move_thread_to_end_of_prio_q+0x80>)
    46ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    46bc:	429c      	cmp	r4, r3
    46be:	d002      	beq.n	46c6 <move_thread_to_end_of_prio_q+0x3e>
    46c0:	6824      	ldr	r4, [r4, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    46c2:	2c00      	cmp	r4, #0
    46c4:	d1f0      	bne.n	46a8 <move_thread_to_end_of_prio_q+0x20>
 * @param node the element to append
 */

static inline void sys_dlist_append(sys_dlist_t *list, sys_dnode_t *node)
{
	sys_dnode_t *const tail = list->tail;
    46c6:	4b10      	ldr	r3, [pc, #64]	; (4708 <move_thread_to_end_of_prio_q+0x80>)
    46c8:	6a5a      	ldr	r2, [r3, #36]	; 0x24

	node->next = list;
    46ca:	f103 0120 	add.w	r1, r3, #32
    46ce:	6029      	str	r1, [r5, #0]
	node->prev = tail;
    46d0:	606a      	str	r2, [r5, #4]

	tail->next = node;
    46d2:	6015      	str	r5, [r2, #0]
	list->tail = node;
    46d4:	625d      	str	r5, [r3, #36]	; 0x24
	update_cache(thread == _current);
    46d6:	4b0c      	ldr	r3, [pc, #48]	; (4708 <move_thread_to_end_of_prio_q+0x80>)
    46d8:	6898      	ldr	r0, [r3, #8]
    46da:	42a8      	cmp	r0, r5
    46dc:	bf14      	ite	ne
    46de:	2000      	movne	r0, #0
    46e0:	2001      	moveq	r0, #1
    46e2:	f7ff ffa9 	bl	4638 <update_cache>
}
    46e6:	bd38      	pop	{r3, r4, r5, pc}
	thread->base.thread_state &= ~_THREAD_QUEUED;
    46e8:	f002 027f 	and.w	r2, r2, #127	; 0x7f
    46ec:	7342      	strb	r2, [r0, #13]
	_priq_run_remove(thread_runq(thread), thread);
    46ee:	4601      	mov	r1, r0
    46f0:	4806      	ldr	r0, [pc, #24]	; (470c <move_thread_to_end_of_prio_q+0x84>)
    46f2:	f002 fc26 	bl	6f42 <z_priq_dumb_remove>
}
    46f6:	e7ce      	b.n	4696 <move_thread_to_end_of_prio_q+0xe>
 * @param successor the position before which "node" will be inserted
 * @param node the element to insert
 */
static inline void sys_dlist_insert(sys_dnode_t *successor, sys_dnode_t *node)
{
	sys_dnode_t *const prev = successor->prev;
    46f8:	6863      	ldr	r3, [r4, #4]

	node->prev = prev;
    46fa:	606b      	str	r3, [r5, #4]
	node->next = successor;
    46fc:	602c      	str	r4, [r5, #0]
	prev->next = node;
    46fe:	601d      	str	r5, [r3, #0]
	successor->prev = node;
    4700:	6065      	str	r5, [r4, #4]
}
    4702:	e7e8      	b.n	46d6 <move_thread_to_end_of_prio_q+0x4e>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    4704:	2400      	movs	r4, #0
    4706:	e7cf      	b.n	46a8 <move_thread_to_end_of_prio_q+0x20>
    4708:	20001014 	.word	0x20001014
    470c:	20001034 	.word	0x20001034

00004710 <slice_expired_locked>:
{
    4710:	b538      	push	{r3, r4, r5, lr}
    4712:	4604      	mov	r4, r0
	struct k_thread *curr = _current;
    4714:	4b07      	ldr	r3, [pc, #28]	; (4734 <slice_expired_locked+0x24>)
    4716:	689d      	ldr	r5, [r3, #8]
	uint8_t state = thread->base.thread_state;
    4718:	7b6b      	ldrb	r3, [r5, #13]
	if (!z_is_thread_prevented_from_running(curr)) {
    471a:	f013 0f1f 	tst.w	r3, #31
    471e:	d004      	beq.n	472a <slice_expired_locked+0x1a>
	z_reset_time_slice(curr);
    4720:	4628      	mov	r0, r5
    4722:	f7ff ff05 	bl	4530 <z_reset_time_slice>
}
    4726:	4620      	mov	r0, r4
    4728:	bd38      	pop	{r3, r4, r5, pc}
		move_thread_to_end_of_prio_q(curr);
    472a:	4628      	mov	r0, r5
    472c:	f7ff ffac 	bl	4688 <move_thread_to_end_of_prio_q>
    4730:	e7f6      	b.n	4720 <slice_expired_locked+0x10>
    4732:	bf00      	nop
    4734:	20001014 	.word	0x20001014

00004738 <z_time_slice>:
{
    4738:	b538      	push	{r3, r4, r5, lr}
	__asm__ volatile(
    473a:	f04f 0320 	mov.w	r3, #32
    473e:	f3ef 8411 	mrs	r4, BASEPRI
    4742:	f383 8812 	msr	BASEPRI_MAX, r3
    4746:	f3bf 8f6f 	isb	sy
	if (pending_current == _current) {
    474a:	4b22      	ldr	r3, [pc, #136]	; (47d4 <z_time_slice+0x9c>)
    474c:	689b      	ldr	r3, [r3, #8]
    474e:	4a22      	ldr	r2, [pc, #136]	; (47d8 <z_time_slice+0xa0>)
    4750:	6812      	ldr	r2, [r2, #0]
    4752:	4293      	cmp	r3, r2
    4754:	d018      	beq.n	4788 <z_time_slice+0x50>
    4756:	4621      	mov	r1, r4
	pending_current = NULL;
    4758:	4a1f      	ldr	r2, [pc, #124]	; (47d8 <z_time_slice+0xa0>)
    475a:	2500      	movs	r5, #0
    475c:	6015      	str	r5, [r2, #0]
	int ret = slice_ticks;
    475e:	4a1f      	ldr	r2, [pc, #124]	; (47dc <z_time_slice+0xa4>)
    4760:	6812      	ldr	r2, [r2, #0]
	if (slice_time(_current) && sliceable(_current)) {
    4762:	b372      	cbz	r2, 47c2 <z_time_slice+0x8a>
	return thread->base.preempt <= _PREEMPT_THRESHOLD;
    4764:	89da      	ldrh	r2, [r3, #14]
		&& !z_is_idle_thread_object(thread);
    4766:	2a7f      	cmp	r2, #127	; 0x7f
    4768:	d816      	bhi.n	4798 <z_time_slice+0x60>
    476a:	7b5a      	ldrb	r2, [r3, #13]
		&& !z_is_thread_prevented_from_running(thread)
    476c:	f012 0f1f 	tst.w	r2, #31
    4770:	d11c      	bne.n	47ac <z_time_slice+0x74>
		&& !z_is_prio_higher(thread->base.prio, slice_max_prio)
    4772:	f993 500e 	ldrsb.w	r5, [r3, #14]
    4776:	4a1a      	ldr	r2, [pc, #104]	; (47e0 <z_time_slice+0xa8>)
    4778:	6812      	ldr	r2, [r2, #0]
    477a:	4295      	cmp	r5, r2
    477c:	db18      	blt.n	47b0 <z_time_slice+0x78>
		&& !z_is_idle_thread_object(thread);
    477e:	4a19      	ldr	r2, [pc, #100]	; (47e4 <z_time_slice+0xac>)
    4780:	4293      	cmp	r3, r2
    4782:	d017      	beq.n	47b4 <z_time_slice+0x7c>
    4784:	2301      	movs	r3, #1
    4786:	e008      	b.n	479a <z_time_slice+0x62>
		z_reset_time_slice(_current);
    4788:	4618      	mov	r0, r3
    478a:	f7ff fed1 	bl	4530 <z_reset_time_slice>
	__asm__ volatile(
    478e:	f384 8811 	msr	BASEPRI, r4
    4792:	f3bf 8f6f 	isb	sy
		return;
    4796:	e01b      	b.n	47d0 <z_time_slice+0x98>
		&& !z_is_idle_thread_object(thread);
    4798:	2300      	movs	r3, #0
	if (slice_time(_current) && sliceable(_current)) {
    479a:	b193      	cbz	r3, 47c2 <z_time_slice+0x8a>
		if (ticks >= _current_cpu->slice_ticks) {
    479c:	4b0d      	ldr	r3, [pc, #52]	; (47d4 <z_time_slice+0x9c>)
    479e:	691b      	ldr	r3, [r3, #16]
    47a0:	4283      	cmp	r3, r0
    47a2:	dd09      	ble.n	47b8 <z_time_slice+0x80>
			_current_cpu->slice_ticks -= ticks;
    47a4:	1a18      	subs	r0, r3, r0
    47a6:	4b0b      	ldr	r3, [pc, #44]	; (47d4 <z_time_slice+0x9c>)
    47a8:	6118      	str	r0, [r3, #16]
    47aa:	e00d      	b.n	47c8 <z_time_slice+0x90>
		&& !z_is_idle_thread_object(thread);
    47ac:	2300      	movs	r3, #0
    47ae:	e7f4      	b.n	479a <z_time_slice+0x62>
    47b0:	2300      	movs	r3, #0
    47b2:	e7f2      	b.n	479a <z_time_slice+0x62>
    47b4:	2300      	movs	r3, #0
    47b6:	e7f0      	b.n	479a <z_time_slice+0x62>
			key = slice_expired_locked(key);
    47b8:	4620      	mov	r0, r4
    47ba:	f7ff ffa9 	bl	4710 <slice_expired_locked>
    47be:	4601      	mov	r1, r0
    47c0:	e002      	b.n	47c8 <z_time_slice+0x90>
		_current_cpu->slice_ticks = 0;
    47c2:	4b04      	ldr	r3, [pc, #16]	; (47d4 <z_time_slice+0x9c>)
    47c4:	2200      	movs	r2, #0
    47c6:	611a      	str	r2, [r3, #16]
    47c8:	f381 8811 	msr	BASEPRI, r1
    47cc:	f3bf 8f6f 	isb	sy
}
    47d0:	bd38      	pop	{r3, r4, r5, pc}
    47d2:	bf00      	nop
    47d4:	20001014 	.word	0x20001014
    47d8:	20001040 	.word	0x20001040
    47dc:	20001048 	.word	0x20001048
    47e0:	20001044 	.word	0x20001044
    47e4:	200003f0 	.word	0x200003f0

000047e8 <ready_thread>:
{
    47e8:	b538      	push	{r3, r4, r5, lr}
	return (thread->base.thread_state & state) != 0U;
    47ea:	7b43      	ldrb	r3, [r0, #13]
	if (!z_is_thread_queued(thread) && z_is_thread_ready(thread)) {
    47ec:	f990 200d 	ldrsb.w	r2, [r0, #13]
    47f0:	2a00      	cmp	r2, #0
    47f2:	db2d      	blt.n	4850 <ready_thread+0x68>
    47f4:	4604      	mov	r4, r0
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
    47f6:	f013 0f1f 	tst.w	r3, #31
    47fa:	d105      	bne.n	4808 <ready_thread+0x20>
	return node->next != NULL;
    47fc:	6982      	ldr	r2, [r0, #24]
    47fe:	b10a      	cbz	r2, 4804 <ready_thread+0x1c>
    4800:	2200      	movs	r2, #0
    4802:	e002      	b.n	480a <ready_thread+0x22>
    4804:	2201      	movs	r2, #1
    4806:	e000      	b.n	480a <ready_thread+0x22>
    4808:	2200      	movs	r2, #0
    480a:	b30a      	cbz	r2, 4850 <ready_thread+0x68>
	thread->base.thread_state |= _THREAD_QUEUED;
    480c:	f063 037f 	orn	r3, r3, #127	; 0x7f
    4810:	7363      	strb	r3, [r4, #13]
	return list->head == list;
    4812:	4b14      	ldr	r3, [pc, #80]	; (4864 <ready_thread+0x7c>)
    4814:	f853 5f20 	ldr.w	r5, [r3, #32]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    4818:	429d      	cmp	r5, r3
    481a:	d020      	beq.n	485e <ready_thread+0x76>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    481c:	b16d      	cbz	r5, 483a <ready_thread+0x52>
		if (z_sched_prio_cmp(thread, t) > 0) {
    481e:	4629      	mov	r1, r5
    4820:	4620      	mov	r0, r4
    4822:	f002 fb4f 	bl	6ec4 <z_sched_prio_cmp>
    4826:	2800      	cmp	r0, #0
    4828:	dc13      	bgt.n	4852 <ready_thread+0x6a>
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    482a:	b135      	cbz	r5, 483a <ready_thread+0x52>
	return (node == list->tail) ? NULL : node->next;
    482c:	4b0d      	ldr	r3, [pc, #52]	; (4864 <ready_thread+0x7c>)
    482e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    4830:	429d      	cmp	r5, r3
    4832:	d002      	beq.n	483a <ready_thread+0x52>
    4834:	682d      	ldr	r5, [r5, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    4836:	2d00      	cmp	r5, #0
    4838:	d1f0      	bne.n	481c <ready_thread+0x34>
	sys_dnode_t *const tail = list->tail;
    483a:	4b0a      	ldr	r3, [pc, #40]	; (4864 <ready_thread+0x7c>)
    483c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
	node->next = list;
    483e:	f103 0120 	add.w	r1, r3, #32
    4842:	6021      	str	r1, [r4, #0]
	node->prev = tail;
    4844:	6062      	str	r2, [r4, #4]
	tail->next = node;
    4846:	6014      	str	r4, [r2, #0]
	list->tail = node;
    4848:	625c      	str	r4, [r3, #36]	; 0x24
		update_cache(0);
    484a:	2000      	movs	r0, #0
    484c:	f7ff fef4 	bl	4638 <update_cache>
}
    4850:	bd38      	pop	{r3, r4, r5, pc}
	sys_dnode_t *const prev = successor->prev;
    4852:	686b      	ldr	r3, [r5, #4]
	node->prev = prev;
    4854:	6063      	str	r3, [r4, #4]
	node->next = successor;
    4856:	6025      	str	r5, [r4, #0]
	prev->next = node;
    4858:	601c      	str	r4, [r3, #0]
	successor->prev = node;
    485a:	606c      	str	r4, [r5, #4]
}
    485c:	e7f5      	b.n	484a <ready_thread+0x62>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    485e:	2500      	movs	r5, #0
    4860:	e7dc      	b.n	481c <ready_thread+0x34>
    4862:	bf00      	nop
    4864:	20001014 	.word	0x20001014

00004868 <z_sched_start>:
{
    4868:	b510      	push	{r4, lr}
	__asm__ volatile(
    486a:	f04f 0320 	mov.w	r3, #32
    486e:	f3ef 8411 	mrs	r4, BASEPRI
    4872:	f383 8812 	msr	BASEPRI_MAX, r3
    4876:	f3bf 8f6f 	isb	sy
	return (thread->base.thread_state & _THREAD_PRESTART) == 0U;
    487a:	7b43      	ldrb	r3, [r0, #13]
	if (z_has_thread_started(thread)) {
    487c:	f013 0f04 	tst.w	r3, #4
    4880:	d104      	bne.n	488c <z_sched_start+0x24>
	__asm__ volatile(
    4882:	f384 8811 	msr	BASEPRI, r4
    4886:	f3bf 8f6f 	isb	sy
}
    488a:	bd10      	pop	{r4, pc}
	thread->base.thread_state &= ~_THREAD_PRESTART;
    488c:	f023 0304 	bic.w	r3, r3, #4
    4890:	7343      	strb	r3, [r0, #13]
	ready_thread(thread);
    4892:	f7ff ffa9 	bl	47e8 <ready_thread>
	z_reschedule(&sched_spinlock, key);
    4896:	4621      	mov	r1, r4
    4898:	4801      	ldr	r0, [pc, #4]	; (48a0 <z_sched_start+0x38>)
    489a:	f7ff fe97 	bl	45cc <z_reschedule>
    489e:	e7f4      	b.n	488a <z_sched_start+0x22>
    48a0:	20001044 	.word	0x20001044

000048a4 <unready_thread>:
{
    48a4:	b510      	push	{r4, lr}
    48a6:	4604      	mov	r4, r0
	return (thread->base.thread_state & state) != 0U;
    48a8:	7b42      	ldrb	r2, [r0, #13]
	if (z_is_thread_queued(thread)) {
    48aa:	f990 300d 	ldrsb.w	r3, [r0, #13]
    48ae:	2b00      	cmp	r3, #0
    48b0:	db08      	blt.n	48c4 <unready_thread+0x20>
	update_cache(thread == _current);
    48b2:	4b08      	ldr	r3, [pc, #32]	; (48d4 <unready_thread+0x30>)
    48b4:	6898      	ldr	r0, [r3, #8]
    48b6:	42a0      	cmp	r0, r4
    48b8:	bf14      	ite	ne
    48ba:	2000      	movne	r0, #0
    48bc:	2001      	moveq	r0, #1
    48be:	f7ff febb 	bl	4638 <update_cache>
}
    48c2:	bd10      	pop	{r4, pc}
	thread->base.thread_state &= ~_THREAD_QUEUED;
    48c4:	f002 027f 	and.w	r2, r2, #127	; 0x7f
    48c8:	7342      	strb	r2, [r0, #13]
	_priq_run_remove(thread_runq(thread), thread);
    48ca:	4601      	mov	r1, r0
    48cc:	4802      	ldr	r0, [pc, #8]	; (48d8 <unready_thread+0x34>)
    48ce:	f002 fb38 	bl	6f42 <z_priq_dumb_remove>
}
    48d2:	e7ee      	b.n	48b2 <unready_thread+0xe>
    48d4:	20001014 	.word	0x20001014
    48d8:	20001034 	.word	0x20001034

000048dc <z_pend_curr>:
{
    48dc:	b510      	push	{r4, lr}
    48de:	460c      	mov	r4, r1
    48e0:	4611      	mov	r1, r2
	pending_current = _current;
    48e2:	4b06      	ldr	r3, [pc, #24]	; (48fc <z_pend_curr+0x20>)
    48e4:	6898      	ldr	r0, [r3, #8]
    48e6:	4b06      	ldr	r3, [pc, #24]	; (4900 <z_pend_curr+0x24>)
    48e8:	6018      	str	r0, [r3, #0]
	pend(_current, wait_q, timeout);
    48ea:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
    48ee:	f002 fbb5 	bl	705c <pend>
    48f2:	4620      	mov	r0, r4
    48f4:	f7fc fe1c 	bl	1530 <arch_swap>
}
    48f8:	bd10      	pop	{r4, pc}
    48fa:	bf00      	nop
    48fc:	20001014 	.word	0x20001014
    4900:	20001040 	.word	0x20001040

00004904 <z_set_prio>:
{
    4904:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    4908:	4604      	mov	r4, r0
    490a:	460e      	mov	r6, r1
	LOCKED(&sched_spinlock) {
    490c:	2300      	movs	r3, #0
	__asm__ volatile(
    490e:	f04f 0220 	mov.w	r2, #32
    4912:	f3ef 8811 	mrs	r8, BASEPRI
    4916:	f382 8812 	msr	BASEPRI_MAX, r2
    491a:	f3bf 8f6f 	isb	sy
	bool need_sched = 0;
    491e:	461f      	mov	r7, r3
    4920:	e008      	b.n	4934 <z_set_prio+0x30>
		if (need_sched) {
    4922:	f012 0701 	ands.w	r7, r2, #1
    4926:	d111      	bne.n	494c <z_set_prio+0x48>
			thread->base.prio = prio;
    4928:	73a6      	strb	r6, [r4, #14]
	__asm__ volatile(
    492a:	f388 8811 	msr	BASEPRI, r8
    492e:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
    4932:	2301      	movs	r3, #1
    4934:	461a      	mov	r2, r3
    4936:	2b00      	cmp	r3, #0
    4938:	d13d      	bne.n	49b6 <z_set_prio+0xb2>
	uint8_t state = thread->base.thread_state;
    493a:	7b63      	ldrb	r3, [r4, #13]
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
    493c:	f013 0f1f 	tst.w	r3, #31
    4940:	d1ef      	bne.n	4922 <z_set_prio+0x1e>
	return node->next != NULL;
    4942:	69a1      	ldr	r1, [r4, #24]
    4944:	2900      	cmp	r1, #0
    4946:	d1ec      	bne.n	4922 <z_set_prio+0x1e>
    4948:	2201      	movs	r2, #1
    494a:	e7ea      	b.n	4922 <z_set_prio+0x1e>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    494c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    4950:	7363      	strb	r3, [r4, #13]
	_priq_run_remove(thread_runq(thread), thread);
    4952:	f8df 9068 	ldr.w	r9, [pc, #104]	; 49bc <z_set_prio+0xb8>
    4956:	4621      	mov	r1, r4
    4958:	4648      	mov	r0, r9
    495a:	f002 faf2 	bl	6f42 <z_priq_dumb_remove>
				thread->base.prio = prio;
    495e:	73a6      	strb	r6, [r4, #14]
	thread->base.thread_state |= _THREAD_QUEUED;
    4960:	7b63      	ldrb	r3, [r4, #13]
    4962:	f063 037f 	orn	r3, r3, #127	; 0x7f
    4966:	7363      	strb	r3, [r4, #13]
	return list->head == list;
    4968:	f8d9 5000 	ldr.w	r5, [r9]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    496c:	454d      	cmp	r5, r9
    496e:	d020      	beq.n	49b2 <z_set_prio+0xae>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    4970:	b16d      	cbz	r5, 498e <z_set_prio+0x8a>
		if (z_sched_prio_cmp(thread, t) > 0) {
    4972:	4629      	mov	r1, r5
    4974:	4620      	mov	r0, r4
    4976:	f002 faa5 	bl	6ec4 <z_sched_prio_cmp>
    497a:	2800      	cmp	r0, #0
    497c:	dc13      	bgt.n	49a6 <z_set_prio+0xa2>
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    497e:	b135      	cbz	r5, 498e <z_set_prio+0x8a>
	return (node == list->tail) ? NULL : node->next;
    4980:	4b0f      	ldr	r3, [pc, #60]	; (49c0 <z_set_prio+0xbc>)
    4982:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    4984:	429d      	cmp	r5, r3
    4986:	d002      	beq.n	498e <z_set_prio+0x8a>
    4988:	682d      	ldr	r5, [r5, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    498a:	2d00      	cmp	r5, #0
    498c:	d1f0      	bne.n	4970 <z_set_prio+0x6c>
	sys_dnode_t *const tail = list->tail;
    498e:	4b0c      	ldr	r3, [pc, #48]	; (49c0 <z_set_prio+0xbc>)
    4990:	6a5a      	ldr	r2, [r3, #36]	; 0x24
	node->next = list;
    4992:	f103 0120 	add.w	r1, r3, #32
    4996:	6021      	str	r1, [r4, #0]
	node->prev = tail;
    4998:	6062      	str	r2, [r4, #4]
	tail->next = node;
    499a:	6014      	str	r4, [r2, #0]
	list->tail = node;
    499c:	625c      	str	r4, [r3, #36]	; 0x24
			update_cache(1);
    499e:	2001      	movs	r0, #1
    49a0:	f7ff fe4a 	bl	4638 <update_cache>
    49a4:	e7c1      	b.n	492a <z_set_prio+0x26>
	sys_dnode_t *const prev = successor->prev;
    49a6:	686b      	ldr	r3, [r5, #4]
	node->prev = prev;
    49a8:	6063      	str	r3, [r4, #4]
	node->next = successor;
    49aa:	6025      	str	r5, [r4, #0]
	prev->next = node;
    49ac:	601c      	str	r4, [r3, #0]
	successor->prev = node;
    49ae:	606c      	str	r4, [r5, #4]
}
    49b0:	e7f5      	b.n	499e <z_set_prio+0x9a>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    49b2:	2500      	movs	r5, #0
    49b4:	e7dc      	b.n	4970 <z_set_prio+0x6c>
}
    49b6:	4638      	mov	r0, r7
    49b8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    49bc:	20001034 	.word	0x20001034
    49c0:	20001014 	.word	0x20001014

000049c4 <z_impl_k_thread_suspend>:
{
    49c4:	b538      	push	{r3, r4, r5, lr}
    49c6:	4604      	mov	r4, r0
}

static inline int z_abort_thread_timeout(struct k_thread *thread)
{
	return z_abort_timeout(&thread->base.timeout);
    49c8:	3018      	adds	r0, #24
    49ca:	f002 fbd6 	bl	717a <z_abort_timeout>
	LOCKED(&sched_spinlock) {
    49ce:	2300      	movs	r3, #0
	__asm__ volatile(
    49d0:	f04f 0220 	mov.w	r2, #32
    49d4:	f3ef 8511 	mrs	r5, BASEPRI
    49d8:	f382 8812 	msr	BASEPRI_MAX, r2
    49dc:	f3bf 8f6f 	isb	sy
    49e0:	e010      	b.n	4a04 <z_impl_k_thread_suspend+0x40>
	thread->base.thread_state |= _THREAD_SUSPENDED;
    49e2:	7b63      	ldrb	r3, [r4, #13]
    49e4:	f043 0310 	orr.w	r3, r3, #16
    49e8:	7363      	strb	r3, [r4, #13]
		update_cache(thread == _current);
    49ea:	4b15      	ldr	r3, [pc, #84]	; (4a40 <z_impl_k_thread_suspend+0x7c>)
    49ec:	6898      	ldr	r0, [r3, #8]
    49ee:	42a0      	cmp	r0, r4
    49f0:	bf14      	ite	ne
    49f2:	2000      	movne	r0, #0
    49f4:	2001      	moveq	r0, #1
    49f6:	f7ff fe1f 	bl	4638 <update_cache>
	__asm__ volatile(
    49fa:	f385 8811 	msr	BASEPRI, r5
    49fe:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
    4a02:	2301      	movs	r3, #1
    4a04:	b963      	cbnz	r3, 4a20 <z_impl_k_thread_suspend+0x5c>
	return (thread->base.thread_state & state) != 0U;
    4a06:	7b62      	ldrb	r2, [r4, #13]
		if (z_is_thread_queued(thread)) {
    4a08:	f994 300d 	ldrsb.w	r3, [r4, #13]
    4a0c:	2b00      	cmp	r3, #0
    4a0e:	dae8      	bge.n	49e2 <z_impl_k_thread_suspend+0x1e>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    4a10:	f002 027f 	and.w	r2, r2, #127	; 0x7f
    4a14:	7362      	strb	r2, [r4, #13]
	_priq_run_remove(thread_runq(thread), thread);
    4a16:	4621      	mov	r1, r4
    4a18:	480a      	ldr	r0, [pc, #40]	; (4a44 <z_impl_k_thread_suspend+0x80>)
    4a1a:	f002 fa92 	bl	6f42 <z_priq_dumb_remove>
}
    4a1e:	e7e0      	b.n	49e2 <z_impl_k_thread_suspend+0x1e>
	if (thread == _current) {
    4a20:	4b07      	ldr	r3, [pc, #28]	; (4a40 <z_impl_k_thread_suspend+0x7c>)
    4a22:	689b      	ldr	r3, [r3, #8]
    4a24:	42a3      	cmp	r3, r4
    4a26:	d000      	beq.n	4a2a <z_impl_k_thread_suspend+0x66>
}
    4a28:	bd38      	pop	{r3, r4, r5, pc}
	__asm__ volatile(
    4a2a:	f04f 0320 	mov.w	r3, #32
    4a2e:	f3ef 8011 	mrs	r0, BASEPRI
    4a32:	f383 8812 	msr	BASEPRI_MAX, r3
    4a36:	f3bf 8f6f 	isb	sy
	(void) z_reschedule_irqlock(arch_irq_lock());
    4a3a:	f002 fa6d 	bl	6f18 <z_reschedule_irqlock>
    4a3e:	e7f3      	b.n	4a28 <z_impl_k_thread_suspend+0x64>
    4a40:	20001014 	.word	0x20001014
    4a44:	20001034 	.word	0x20001034

00004a48 <k_sched_unlock>:

void k_sched_unlock(void)
{
    4a48:	b510      	push	{r4, lr}
	LOCKED(&sched_spinlock) {
    4a4a:	2300      	movs	r3, #0
    4a4c:	f04f 0220 	mov.w	r2, #32
    4a50:	f3ef 8411 	mrs	r4, BASEPRI
    4a54:	f382 8812 	msr	BASEPRI_MAX, r2
    4a58:	f3bf 8f6f 	isb	sy
    4a5c:	e00c      	b.n	4a78 <k_sched_unlock+0x30>
		__ASSERT(_current->base.sched_locked != 0U, "");
		__ASSERT(!arch_is_in_isr(), "");

		++_current->base.sched_locked;
    4a5e:	4b0d      	ldr	r3, [pc, #52]	; (4a94 <k_sched_unlock+0x4c>)
    4a60:	689a      	ldr	r2, [r3, #8]
    4a62:	7bd3      	ldrb	r3, [r2, #15]
    4a64:	3301      	adds	r3, #1
    4a66:	73d3      	strb	r3, [r2, #15]
		update_cache(0);
    4a68:	2000      	movs	r0, #0
    4a6a:	f7ff fde5 	bl	4638 <update_cache>
	__asm__ volatile(
    4a6e:	f384 8811 	msr	BASEPRI, r4
    4a72:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
    4a76:	2301      	movs	r3, #1
    4a78:	2b00      	cmp	r3, #0
    4a7a:	d0f0      	beq.n	4a5e <k_sched_unlock+0x16>
	__asm__ volatile(
    4a7c:	f04f 0320 	mov.w	r3, #32
    4a80:	f3ef 8011 	mrs	r0, BASEPRI
    4a84:	f383 8812 	msr	BASEPRI_MAX, r3
    4a88:	f3bf 8f6f 	isb	sy
    4a8c:	f002 fa44 	bl	6f18 <z_reschedule_irqlock>
		_current, _current->base.sched_locked);

	SYS_PORT_TRACING_FUNC(k_thread, sched_unlock);

	z_reschedule_unlocked();
}
    4a90:	bd10      	pop	{r4, pc}
    4a92:	bf00      	nop
    4a94:	20001014 	.word	0x20001014

00004a98 <end_thread>:
#ifdef CONFIG_CMSIS_RTOS_V1
extern void z_thread_cmsis_status_mask_clear(struct k_thread *thread);
#endif

static void end_thread(struct k_thread *thread)
{
    4a98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	/* We hold the lock, and the thread is known not to be running
	 * anywhere.
	 */
	if ((thread->base.thread_state & _THREAD_DEAD) == 0U) {
    4a9a:	7b43      	ldrb	r3, [r0, #13]
    4a9c:	f013 0f08 	tst.w	r3, #8
    4aa0:	d145      	bne.n	4b2e <end_thread+0x96>
    4aa2:	4605      	mov	r5, r0
		thread->base.thread_state |= _THREAD_DEAD;
    4aa4:	f043 0308 	orr.w	r3, r3, #8
    4aa8:	7343      	strb	r3, [r0, #13]
		thread->base.thread_state &= ~_THREAD_ABORTING;
    4aaa:	f003 03df 	and.w	r3, r3, #223	; 0xdf
    4aae:	7343      	strb	r3, [r0, #13]
		if (z_is_thread_queued(thread)) {
    4ab0:	f013 0f80 	tst.w	r3, #128	; 0x80
    4ab4:	d12d      	bne.n	4b12 <end_thread+0x7a>
			dequeue_thread(thread);
		}
		if (thread->base.pended_on != NULL) {
    4ab6:	68ab      	ldr	r3, [r5, #8]
    4ab8:	b15b      	cbz	r3, 4ad2 <end_thread+0x3a>
	_priq_wait_remove(&pended_on_thread(thread)->waitq, thread);
    4aba:	4628      	mov	r0, r5
    4abc:	f002 fa00 	bl	6ec0 <pended_on_thread>
    4ac0:	4629      	mov	r1, r5
    4ac2:	f002 fa3e 	bl	6f42 <z_priq_dumb_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
    4ac6:	7b6b      	ldrb	r3, [r5, #13]
    4ac8:	f023 0302 	bic.w	r3, r3, #2
    4acc:	736b      	strb	r3, [r5, #13]
	thread->base.pended_on = NULL;
    4ace:	2300      	movs	r3, #0
    4ad0:	60ab      	str	r3, [r5, #8]
    4ad2:	f105 0018 	add.w	r0, r5, #24
    4ad6:	f002 fb50 	bl	717a <z_abort_timeout>
			unpend_thread_no_timeout(thread);
		}
		(void)z_abort_thread_timeout(thread);
		unpend_all(&thread->join_queue);
    4ada:	f105 0758 	add.w	r7, r5, #88	; 0x58
	return list->head == list;
    4ade:	683c      	ldr	r4, [r7, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    4ae0:	42bc      	cmp	r4, r7
    4ae2:	d01e      	beq.n	4b22 <end_thread+0x8a>
	while ((thread = z_waitq_head(wait_q)) != NULL) {
    4ae4:	b1ec      	cbz	r4, 4b22 <end_thread+0x8a>
	_priq_wait_remove(&pended_on_thread(thread)->waitq, thread);
    4ae6:	4620      	mov	r0, r4
    4ae8:	f002 f9ea 	bl	6ec0 <pended_on_thread>
    4aec:	4621      	mov	r1, r4
    4aee:	f002 fa28 	bl	6f42 <z_priq_dumb_remove>
    4af2:	7b63      	ldrb	r3, [r4, #13]
    4af4:	f023 0302 	bic.w	r3, r3, #2
    4af8:	7363      	strb	r3, [r4, #13]
	thread->base.pended_on = NULL;
    4afa:	2600      	movs	r6, #0
    4afc:	60a6      	str	r6, [r4, #8]
    4afe:	f104 0018 	add.w	r0, r4, #24
    4b02:	f002 fb3a 	bl	717a <z_abort_timeout>
    4b06:	f8c4 60ac 	str.w	r6, [r4, #172]	; 0xac
		ready_thread(thread);
    4b0a:	4620      	mov	r0, r4
    4b0c:	f7ff fe6c 	bl	47e8 <ready_thread>
    4b10:	e7e5      	b.n	4ade <end_thread+0x46>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    4b12:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    4b16:	7343      	strb	r3, [r0, #13]
	_priq_run_remove(thread_runq(thread), thread);
    4b18:	4601      	mov	r1, r0
    4b1a:	4805      	ldr	r0, [pc, #20]	; (4b30 <end_thread+0x98>)
    4b1c:	f002 fa11 	bl	6f42 <z_priq_dumb_remove>
}
    4b20:	e7c9      	b.n	4ab6 <end_thread+0x1e>
		update_cache(1);
    4b22:	2001      	movs	r0, #1
    4b24:	f7ff fd88 	bl	4638 <update_cache>

		SYS_PORT_TRACING_FUNC(k_thread, sched_abort, thread);

		z_thread_monitor_exit(thread);
    4b28:	4628      	mov	r0, r5
    4b2a:	f7ff fadd 	bl	40e8 <z_thread_monitor_exit>
		z_thread_perms_all_clear(thread);
		z_object_uninit(thread->stack_obj);
		z_object_uninit(thread);
#endif
	}
}
    4b2e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    4b30:	20001034 	.word	0x20001034

00004b34 <z_sched_init>:
{
    4b34:	b508      	push	{r3, lr}
	init_ready_q(&_kernel.ready_q);
    4b36:	4804      	ldr	r0, [pc, #16]	; (4b48 <z_sched_init+0x14>)
    4b38:	f002 fb04 	bl	7144 <init_ready_q>
	k_sched_time_slice_set(CONFIG_TIMESLICE_SIZE,
    4b3c:	2100      	movs	r1, #0
    4b3e:	4608      	mov	r0, r1
    4b40:	f7ff fd0a 	bl	4558 <k_sched_time_slice_set>
}
    4b44:	bd08      	pop	{r3, pc}
    4b46:	bf00      	nop
    4b48:	20001030 	.word	0x20001030

00004b4c <z_impl_k_yield>:
{
    4b4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4b4e:	f04f 0320 	mov.w	r3, #32
    4b52:	f3ef 8611 	mrs	r6, BASEPRI
    4b56:	f383 8812 	msr	BASEPRI_MAX, r3
    4b5a:	f3bf 8f6f 	isb	sy
		dequeue_thread(_current);
    4b5e:	4c1c      	ldr	r4, [pc, #112]	; (4bd0 <z_impl_k_yield+0x84>)
    4b60:	68a1      	ldr	r1, [r4, #8]
	thread->base.thread_state &= ~_THREAD_QUEUED;
    4b62:	7b4b      	ldrb	r3, [r1, #13]
    4b64:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    4b68:	734b      	strb	r3, [r1, #13]
	_priq_run_remove(thread_runq(thread), thread);
    4b6a:	f104 0720 	add.w	r7, r4, #32
    4b6e:	4638      	mov	r0, r7
    4b70:	f002 f9e7 	bl	6f42 <z_priq_dumb_remove>
	queue_thread(_current);
    4b74:	68a5      	ldr	r5, [r4, #8]
	thread->base.thread_state |= _THREAD_QUEUED;
    4b76:	7b6b      	ldrb	r3, [r5, #13]
    4b78:	f063 037f 	orn	r3, r3, #127	; 0x7f
    4b7c:	736b      	strb	r3, [r5, #13]
	return list->head == list;
    4b7e:	6a24      	ldr	r4, [r4, #32]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    4b80:	42bc      	cmp	r4, r7
    4b82:	d023      	beq.n	4bcc <z_impl_k_yield+0x80>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    4b84:	b16c      	cbz	r4, 4ba2 <z_impl_k_yield+0x56>
		if (z_sched_prio_cmp(thread, t) > 0) {
    4b86:	4621      	mov	r1, r4
    4b88:	4628      	mov	r0, r5
    4b8a:	f002 f99b 	bl	6ec4 <z_sched_prio_cmp>
    4b8e:	2800      	cmp	r0, #0
    4b90:	dc16      	bgt.n	4bc0 <z_impl_k_yield+0x74>
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    4b92:	b134      	cbz	r4, 4ba2 <z_impl_k_yield+0x56>
	return (node == list->tail) ? NULL : node->next;
    4b94:	4b0e      	ldr	r3, [pc, #56]	; (4bd0 <z_impl_k_yield+0x84>)
    4b96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    4b98:	429c      	cmp	r4, r3
    4b9a:	d002      	beq.n	4ba2 <z_impl_k_yield+0x56>
    4b9c:	6824      	ldr	r4, [r4, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    4b9e:	2c00      	cmp	r4, #0
    4ba0:	d1f0      	bne.n	4b84 <z_impl_k_yield+0x38>
	sys_dnode_t *const tail = list->tail;
    4ba2:	4b0b      	ldr	r3, [pc, #44]	; (4bd0 <z_impl_k_yield+0x84>)
    4ba4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
	node->next = list;
    4ba6:	f103 0120 	add.w	r1, r3, #32
    4baa:	6029      	str	r1, [r5, #0]
	node->prev = tail;
    4bac:	606a      	str	r2, [r5, #4]
	tail->next = node;
    4bae:	6015      	str	r5, [r2, #0]
	list->tail = node;
    4bb0:	625d      	str	r5, [r3, #36]	; 0x24
	update_cache(1);
    4bb2:	2001      	movs	r0, #1
    4bb4:	f7ff fd40 	bl	4638 <update_cache>
    4bb8:	4630      	mov	r0, r6
    4bba:	f7fc fcb9 	bl	1530 <arch_swap>
}
    4bbe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	sys_dnode_t *const prev = successor->prev;
    4bc0:	6863      	ldr	r3, [r4, #4]
	node->prev = prev;
    4bc2:	606b      	str	r3, [r5, #4]
	node->next = successor;
    4bc4:	602c      	str	r4, [r5, #0]
	prev->next = node;
    4bc6:	601d      	str	r5, [r3, #0]
	successor->prev = node;
    4bc8:	6065      	str	r5, [r4, #4]
}
    4bca:	e7f2      	b.n	4bb2 <z_impl_k_yield+0x66>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    4bcc:	2400      	movs	r4, #0
    4bce:	e7d9      	b.n	4b84 <z_impl_k_yield+0x38>
    4bd0:	20001014 	.word	0x20001014

00004bd4 <z_tick_sleep>:
{
    4bd4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	if (ticks == 0) {
    4bd8:	ea50 0301 	orrs.w	r3, r0, r1
    4bdc:	d038      	beq.n	4c50 <z_tick_sleep+0x7c>
    4bde:	4604      	mov	r4, r0
    4be0:	460e      	mov	r6, r1
	if (Z_TICK_ABS(ticks) <= 0) {
    4be2:	f06f 0301 	mvn.w	r3, #1
    4be6:	1a1b      	subs	r3, r3, r0
    4be8:	f04f 32ff 	mov.w	r2, #4294967295
    4bec:	eb62 0201 	sbc.w	r2, r2, r1
    4bf0:	2b01      	cmp	r3, #1
    4bf2:	f172 0300 	sbcs.w	r3, r2, #0
    4bf6:	db2f      	blt.n	4c58 <z_tick_sleep+0x84>
		expected_wakeup_ticks = Z_TICK_ABS(ticks);
    4bf8:	f06f 0501 	mvn.w	r5, #1
    4bfc:	1a2d      	subs	r5, r5, r0
    4bfe:	f04f 0320 	mov.w	r3, #32
    4c02:	f3ef 8811 	mrs	r8, BASEPRI
    4c06:	f383 8812 	msr	BASEPRI_MAX, r3
    4c0a:	f3bf 8f6f 	isb	sy
	pending_current = _current;
    4c0e:	4f14      	ldr	r7, [pc, #80]	; (4c60 <z_tick_sleep+0x8c>)
    4c10:	68b8      	ldr	r0, [r7, #8]
    4c12:	4b14      	ldr	r3, [pc, #80]	; (4c64 <z_tick_sleep+0x90>)
    4c14:	6018      	str	r0, [r3, #0]
	unready_thread(_current);
    4c16:	f7ff fe45 	bl	48a4 <unready_thread>
	z_add_thread_timeout(_current, timeout);
    4c1a:	68b8      	ldr	r0, [r7, #8]
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
    4c1c:	4622      	mov	r2, r4
    4c1e:	4633      	mov	r3, r6
    4c20:	4911      	ldr	r1, [pc, #68]	; (4c68 <z_tick_sleep+0x94>)
    4c22:	3018      	adds	r0, #24
    4c24:	f000 f8de 	bl	4de4 <z_add_timeout>
	z_mark_thread_as_suspended(_current);
    4c28:	68ba      	ldr	r2, [r7, #8]
	thread->base.thread_state |= _THREAD_SUSPENDED;
    4c2a:	7b53      	ldrb	r3, [r2, #13]
    4c2c:	f043 0310 	orr.w	r3, r3, #16
    4c30:	7353      	strb	r3, [r2, #13]
    4c32:	4640      	mov	r0, r8
    4c34:	f7fc fc7c 	bl	1530 <arch_swap>
	ticks = (k_ticks_t)expected_wakeup_ticks - sys_clock_tick_get_32();
    4c38:	f002 faff 	bl	723a <sys_clock_tick_get_32>
    4c3c:	1a28      	subs	r0, r5, r0
    4c3e:	eb63 0303 	sbc.w	r3, r3, r3
	if (ticks > 0) {
    4c42:	2801      	cmp	r0, #1
    4c44:	f173 0300 	sbcs.w	r3, r3, #0
    4c48:	da00      	bge.n	4c4c <z_tick_sleep+0x78>
	return 0;
    4c4a:	2000      	movs	r0, #0
}
    4c4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	z_impl_k_yield();
    4c50:	f7ff ff7c 	bl	4b4c <z_impl_k_yield>
		return 0;
    4c54:	2000      	movs	r0, #0
    4c56:	e7f9      	b.n	4c4c <z_tick_sleep+0x78>
		expected_wakeup_ticks = ticks + sys_clock_tick_get_32();
    4c58:	f002 faef 	bl	723a <sys_clock_tick_get_32>
    4c5c:	1905      	adds	r5, r0, r4
    4c5e:	e7ce      	b.n	4bfe <z_tick_sleep+0x2a>
    4c60:	20001014 	.word	0x20001014
    4c64:	20001040 	.word	0x20001040
    4c68:	00006f99 	.word	0x00006f99

00004c6c <z_impl_k_sleep>:
{
    4c6c:	b508      	push	{r3, lr}
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    4c6e:	f1b1 3fff 	cmp.w	r1, #4294967295
    4c72:	bf08      	it	eq
    4c74:	f1b0 3fff 	cmpeq.w	r0, #4294967295
    4c78:	d01a      	beq.n	4cb0 <z_impl_k_sleep+0x44>
	ticks = z_tick_sleep(ticks);
    4c7a:	f7ff ffab 	bl	4bd4 <z_tick_sleep>
    4c7e:	4684      	mov	ip, r0
	int32_t ret = k_ticks_to_ms_floor64(ticks);
    4c80:	17c2      	asrs	r2, r0, #31
			return ((t * to_hz + off) / from_hz);
    4c82:	0151      	lsls	r1, r2, #5
    4c84:	ea41 61d0 	orr.w	r1, r1, r0, lsr #27
    4c88:	0143      	lsls	r3, r0, #5
    4c8a:	1a1b      	subs	r3, r3, r0
    4c8c:	eb61 0102 	sbc.w	r1, r1, r2
    4c90:	0088      	lsls	r0, r1, #2
    4c92:	ea40 7093 	orr.w	r0, r0, r3, lsr #30
    4c96:	009b      	lsls	r3, r3, #2
    4c98:	eb13 030c 	adds.w	r3, r3, ip
    4c9c:	eb42 0000 	adc.w	r0, r2, r0
    4ca0:	00c0      	lsls	r0, r0, #3
    4ca2:	ea40 7053 	orr.w	r0, r0, r3, lsr #29
    4ca6:	f3c3 3310 	ubfx	r3, r3, #12, #17
    4caa:	ea43 4040 	orr.w	r0, r3, r0, lsl #17
}
    4cae:	bd08      	pop	{r3, pc}
		k_thread_suspend(_current);
    4cb0:	4b03      	ldr	r3, [pc, #12]	; (4cc0 <z_impl_k_sleep+0x54>)
    4cb2:	6898      	ldr	r0, [r3, #8]
	z_impl_k_thread_suspend(thread);
    4cb4:	f7ff fe86 	bl	49c4 <z_impl_k_thread_suspend>
		return (int32_t) K_TICKS_FOREVER;
    4cb8:	f04f 30ff 	mov.w	r0, #4294967295
    4cbc:	e7f7      	b.n	4cae <z_impl_k_sleep+0x42>
    4cbe:	bf00      	nop
    4cc0:	20001014 	.word	0x20001014

00004cc4 <z_impl_z_current_get>:
}
    4cc4:	4b01      	ldr	r3, [pc, #4]	; (4ccc <z_impl_z_current_get+0x8>)
    4cc6:	6898      	ldr	r0, [r3, #8]
    4cc8:	4770      	bx	lr
    4cca:	bf00      	nop
    4ccc:	20001014 	.word	0x20001014

00004cd0 <z_thread_abort>:

void z_thread_abort(struct k_thread *thread)
{
    4cd0:	b538      	push	{r3, r4, r5, lr}
    4cd2:	f04f 0320 	mov.w	r3, #32
    4cd6:	f3ef 8511 	mrs	r5, BASEPRI
    4cda:	f383 8812 	msr	BASEPRI_MAX, r3
    4cde:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&sched_spinlock);

	if ((thread->base.thread_state & _THREAD_DEAD) != 0U) {
    4ce2:	7b43      	ldrb	r3, [r0, #13]
    4ce4:	f013 0f08 	tst.w	r3, #8
    4ce8:	d004      	beq.n	4cf4 <z_thread_abort+0x24>
	__asm__ volatile(
    4cea:	f385 8811 	msr	BASEPRI, r5
    4cee:	f3bf 8f6f 	isb	sy
	if (thread == _current && !arch_is_in_isr()) {
		z_swap(&sched_spinlock, key);
		__ASSERT(false, "aborted _current back from dead");
	}
	k_spin_unlock(&sched_spinlock, key);
}
    4cf2:	bd38      	pop	{r3, r4, r5, pc}
    4cf4:	4604      	mov	r4, r0
	end_thread(thread);
    4cf6:	f7ff fecf 	bl	4a98 <end_thread>
	if (thread == _current && !arch_is_in_isr()) {
    4cfa:	4b08      	ldr	r3, [pc, #32]	; (4d1c <z_thread_abort+0x4c>)
    4cfc:	689b      	ldr	r3, [r3, #8]
    4cfe:	42a3      	cmp	r3, r4
    4d00:	d004      	beq.n	4d0c <z_thread_abort+0x3c>
    4d02:	f385 8811 	msr	BASEPRI, r5
    4d06:	f3bf 8f6f 	isb	sy
    4d0a:	e7f2      	b.n	4cf2 <z_thread_abort+0x22>
    4d0c:	f3ef 8305 	mrs	r3, IPSR
    4d10:	2b00      	cmp	r3, #0
    4d12:	d1f6      	bne.n	4d02 <z_thread_abort+0x32>
    4d14:	4628      	mov	r0, r5
    4d16:	f7fc fc0b 	bl	1530 <arch_swap>
	return ret;
    4d1a:	e7f2      	b.n	4d02 <z_thread_abort+0x32>
    4d1c:	20001014 	.word	0x20001014

00004d20 <z_data_copy>:
 * @brief Copy the data section from ROM to RAM
 *
 * This routine copies the data section from ROM to RAM.
 */
void z_data_copy(void)
{
    4d20:	b508      	push	{r3, lr}
	z_early_memcpy(&__data_region_start, &__data_region_load_start,
		       __data_region_end - __data_region_start);
    4d22:	4806      	ldr	r0, [pc, #24]	; (4d3c <z_data_copy+0x1c>)
	z_early_memcpy(&__data_region_start, &__data_region_load_start,
    4d24:	4a06      	ldr	r2, [pc, #24]	; (4d40 <z_data_copy+0x20>)
    4d26:	1a12      	subs	r2, r2, r0
    4d28:	4906      	ldr	r1, [pc, #24]	; (4d44 <z_data_copy+0x24>)
    4d2a:	f002 f828 	bl	6d7e <z_early_memcpy>
#ifdef CONFIG_ARCH_HAS_RAMFUNC_SUPPORT
	z_early_memcpy(&__ramfunc_start, &__ramfunc_load_start,
    4d2e:	4a06      	ldr	r2, [pc, #24]	; (4d48 <z_data_copy+0x28>)
    4d30:	4906      	ldr	r1, [pc, #24]	; (4d4c <z_data_copy+0x2c>)
    4d32:	4807      	ldr	r0, [pc, #28]	; (4d50 <z_data_copy+0x30>)
    4d34:	f002 f823 	bl	6d7e <z_early_memcpy>
#else
	z_early_memcpy(&_app_smem_start, &_app_smem_rom_start,
		       _app_smem_end - _app_smem_start);
#endif /* CONFIG_STACK_CANARIES */
#endif /* CONFIG_USERSPACE */
}
    4d38:	bd08      	pop	{r3, pc}
    4d3a:	bf00      	nop
    4d3c:	20000000 	.word	0x20000000
    4d40:	20000220 	.word	0x20000220
    4d44:	000078f0 	.word	0x000078f0
    4d48:	00000000 	.word	0x00000000
    4d4c:	000078f0 	.word	0x000078f0
    4d50:	20000000 	.word	0x20000000

00004d54 <first>:
	return list->head == list;
    4d54:	4b03      	ldr	r3, [pc, #12]	; (4d64 <first+0x10>)
    4d56:	6818      	ldr	r0, [r3, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    4d58:	4298      	cmp	r0, r3
    4d5a:	d000      	beq.n	4d5e <first+0xa>
static struct _timeout *first(void)
{
	sys_dnode_t *t = sys_dlist_peek_head(&timeout_list);

	return t == NULL ? NULL : CONTAINER_OF(t, struct _timeout, node);
}
    4d5c:	4770      	bx	lr
    4d5e:	2000      	movs	r0, #0
	return t == NULL ? NULL : CONTAINER_OF(t, struct _timeout, node);
    4d60:	e7fc      	b.n	4d5c <first+0x8>
    4d62:	bf00      	nop
    4d64:	20000154 	.word	0x20000154

00004d68 <next>:
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    4d68:	b130      	cbz	r0, 4d78 <next+0x10>
	return (node == list->tail) ? NULL : node->next;
    4d6a:	4a04      	ldr	r2, [pc, #16]	; (4d7c <next+0x14>)
    4d6c:	6852      	ldr	r2, [r2, #4]
    4d6e:	4290      	cmp	r0, r2
    4d70:	d001      	beq.n	4d76 <next+0xe>
    4d72:	6800      	ldr	r0, [r0, #0]
    4d74:	4770      	bx	lr
    4d76:	2000      	movs	r0, #0
static struct _timeout *next(struct _timeout *t)
{
	sys_dnode_t *n = sys_dlist_peek_next(&timeout_list, &t->node);

	return n == NULL ? NULL : CONTAINER_OF(n, struct _timeout, node);
}
    4d78:	4770      	bx	lr
    4d7a:	bf00      	nop
    4d7c:	20000154 	.word	0x20000154

00004d80 <elapsed>:

	sys_dlist_remove(&t->node);
}

static int32_t elapsed(void)
{
    4d80:	b508      	push	{r3, lr}
	return announce_remaining == 0 ? sys_clock_elapsed() : 0U;
    4d82:	4b04      	ldr	r3, [pc, #16]	; (4d94 <elapsed+0x14>)
    4d84:	681b      	ldr	r3, [r3, #0]
    4d86:	b10b      	cbz	r3, 4d8c <elapsed+0xc>
    4d88:	2000      	movs	r0, #0
}
    4d8a:	bd08      	pop	{r3, pc}
	return announce_remaining == 0 ? sys_clock_elapsed() : 0U;
    4d8c:	f7fd ff10 	bl	2bb0 <sys_clock_elapsed>
    4d90:	e7fb      	b.n	4d8a <elapsed+0xa>
    4d92:	bf00      	nop
    4d94:	2000104c 	.word	0x2000104c

00004d98 <next_timeout>:

static int32_t next_timeout(void)
{
    4d98:	b510      	push	{r4, lr}
	struct _timeout *to = first();
    4d9a:	f7ff ffdb 	bl	4d54 <first>
    4d9e:	4604      	mov	r4, r0
	int32_t ticks_elapsed = elapsed();
    4da0:	f7ff ffee 	bl	4d80 <elapsed>
	int32_t ret;

	if ((to == NULL) ||
    4da4:	b17c      	cbz	r4, 4dc6 <next_timeout+0x2e>
	    ((int64_t)(to->dticks - ticks_elapsed) > (int64_t)INT_MAX)) {
    4da6:	6923      	ldr	r3, [r4, #16]
    4da8:	6962      	ldr	r2, [r4, #20]
    4daa:	1a1b      	subs	r3, r3, r0
    4dac:	eb62 70e0 	sbc.w	r0, r2, r0, asr #31
	if ((to == NULL) ||
    4db0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
    4db4:	f170 0200 	sbcs.w	r2, r0, #0
    4db8:	da08      	bge.n	4dcc <next_timeout+0x34>
		ret = MAX_WAIT;
	} else {
		ret = MAX(0, to->dticks - ticks_elapsed);
    4dba:	2800      	cmp	r0, #0
    4dbc:	db01      	blt.n	4dc2 <next_timeout+0x2a>
    4dbe:	4618      	mov	r0, r3
    4dc0:	e006      	b.n	4dd0 <next_timeout+0x38>
    4dc2:	2300      	movs	r3, #0
    4dc4:	e7fb      	b.n	4dbe <next_timeout+0x26>
		ret = MAX_WAIT;
    4dc6:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
    4dca:	e001      	b.n	4dd0 <next_timeout+0x38>
    4dcc:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
	}

#ifdef CONFIG_TIMESLICING
	if (_current_cpu->slice_ticks && _current_cpu->slice_ticks < ret) {
    4dd0:	4b03      	ldr	r3, [pc, #12]	; (4de0 <next_timeout+0x48>)
    4dd2:	691b      	ldr	r3, [r3, #16]
    4dd4:	b113      	cbz	r3, 4ddc <next_timeout+0x44>
    4dd6:	4283      	cmp	r3, r0
    4dd8:	da00      	bge.n	4ddc <next_timeout+0x44>
		ret = _current_cpu->slice_ticks;
    4dda:	4618      	mov	r0, r3
	}
#endif
	return ret;
}
    4ddc:	bd10      	pop	{r4, pc}
    4dde:	bf00      	nop
    4de0:	20001014 	.word	0x20001014

00004de4 <z_add_timeout>:

void z_add_timeout(struct _timeout *to, _timeout_func_t fn,
		   k_timeout_t timeout)
{
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    4de4:	f1b3 3fff 	cmp.w	r3, #4294967295
    4de8:	bf08      	it	eq
    4dea:	f1b2 3fff 	cmpeq.w	r2, #4294967295
    4dee:	d07d      	beq.n	4eec <z_add_timeout+0x108>
{
    4df0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    4df4:	4604      	mov	r4, r0
    4df6:	4692      	mov	sl, r2
    4df8:	461d      	mov	r5, r3
#ifdef CONFIG_KERNEL_COHERENCE
	__ASSERT_NO_MSG(arch_mem_coherent(to));
#endif

	__ASSERT(!sys_dnode_is_linked(&to->node), "");
	to->fn = fn;
    4dfa:	6081      	str	r1, [r0, #8]

	LOCKED(&timeout_lock) {
    4dfc:	2300      	movs	r3, #0
	__asm__ volatile(
    4dfe:	f04f 0220 	mov.w	r2, #32
    4e02:	f3ef 8711 	mrs	r7, BASEPRI
    4e06:	f382 8812 	msr	BASEPRI_MAX, r2
    4e0a:	f3bf 8f6f 	isb	sy
    4e0e:	e021      	b.n	4e54 <z_add_timeout+0x70>
		    Z_TICK_ABS(timeout.ticks) >= 0) {
			k_ticks_t ticks = Z_TICK_ABS(timeout.ticks) - curr_tick;

			to->dticks = MAX(1, ticks);
		} else {
			to->dticks = timeout.ticks + 1 + elapsed();
    4e10:	f11a 0801 	adds.w	r8, sl, #1
    4e14:	f145 0900 	adc.w	r9, r5, #0
    4e18:	f7ff ffb2 	bl	4d80 <elapsed>
    4e1c:	eb18 0300 	adds.w	r3, r8, r0
    4e20:	eb49 70e0 	adc.w	r0, r9, r0, asr #31
    4e24:	6123      	str	r3, [r4, #16]
    4e26:	6160      	str	r0, [r4, #20]
    4e28:	e036      	b.n	4e98 <z_add_timeout+0xb4>
		}

		for (t = first(); t != NULL; t = next(t)) {
			if (t->dticks > to->dticks) {
				t->dticks -= to->dticks;
    4e2a:	1a51      	subs	r1, r2, r1
    4e2c:	eb66 0303 	sbc.w	r3, r6, r3
    4e30:	6101      	str	r1, [r0, #16]
    4e32:	6143      	str	r3, [r0, #20]
	sys_dnode_t *const prev = successor->prev;
    4e34:	6843      	ldr	r3, [r0, #4]
	node->prev = prev;
    4e36:	6063      	str	r3, [r4, #4]
	node->next = successor;
    4e38:	6020      	str	r0, [r4, #0]
	prev->next = node;
    4e3a:	601c      	str	r4, [r3, #0]
	successor->prev = node;
    4e3c:	6044      	str	r4, [r0, #4]
				break;
			}
			to->dticks -= t->dticks;
		}

		if (t == NULL) {
    4e3e:	2800      	cmp	r0, #0
    4e40:	d03e      	beq.n	4ec0 <z_add_timeout+0xdc>
			sys_dlist_append(&timeout_list, &to->node);
		}

		if (to == first()) {
    4e42:	f7ff ff87 	bl	4d54 <first>
    4e46:	4284      	cmp	r4, r0
    4e48:	d041      	beq.n	4ece <z_add_timeout+0xea>
	__asm__ volatile(
    4e4a:	f387 8811 	msr	BASEPRI, r7
    4e4e:	f3bf 8f6f 	isb	sy
	LOCKED(&timeout_lock) {
    4e52:	2301      	movs	r3, #1
    4e54:	2b00      	cmp	r3, #0
    4e56:	d147      	bne.n	4ee8 <z_add_timeout+0x104>
		    Z_TICK_ABS(timeout.ticks) >= 0) {
    4e58:	4653      	mov	r3, sl
    4e5a:	f06f 0101 	mvn.w	r1, #1
    4e5e:	ebb1 010a 	subs.w	r1, r1, sl
    4e62:	f04f 30ff 	mov.w	r0, #4294967295
    4e66:	eb60 0205 	sbc.w	r2, r0, r5
		if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) &&
    4e6a:	2a00      	cmp	r2, #0
    4e6c:	dbd0      	blt.n	4e10 <z_add_timeout+0x2c>
			k_ticks_t ticks = Z_TICK_ABS(timeout.ticks) - curr_tick;
    4e6e:	4a20      	ldr	r2, [pc, #128]	; (4ef0 <z_add_timeout+0x10c>)
    4e70:	6811      	ldr	r1, [r2, #0]
    4e72:	6852      	ldr	r2, [r2, #4]
    4e74:	185b      	adds	r3, r3, r1
    4e76:	eb42 0205 	adc.w	r2, r2, r5
    4e7a:	f06f 0101 	mvn.w	r1, #1
    4e7e:	1acb      	subs	r3, r1, r3
    4e80:	eb60 0202 	sbc.w	r2, r0, r2
			to->dticks = MAX(1, ticks);
    4e84:	4618      	mov	r0, r3
    4e86:	4611      	mov	r1, r2
    4e88:	2b01      	cmp	r3, #1
    4e8a:	f172 0300 	sbcs.w	r3, r2, #0
    4e8e:	da01      	bge.n	4e94 <z_add_timeout+0xb0>
    4e90:	2001      	movs	r0, #1
    4e92:	2100      	movs	r1, #0
    4e94:	6120      	str	r0, [r4, #16]
    4e96:	6161      	str	r1, [r4, #20]
		for (t = first(); t != NULL; t = next(t)) {
    4e98:	f7ff ff5c 	bl	4d54 <first>
    4e9c:	2800      	cmp	r0, #0
    4e9e:	d0ce      	beq.n	4e3e <z_add_timeout+0x5a>
			if (t->dticks > to->dticks) {
    4ea0:	6902      	ldr	r2, [r0, #16]
    4ea2:	6946      	ldr	r6, [r0, #20]
    4ea4:	6921      	ldr	r1, [r4, #16]
    4ea6:	6963      	ldr	r3, [r4, #20]
    4ea8:	4291      	cmp	r1, r2
    4eaa:	eb73 0c06 	sbcs.w	ip, r3, r6
    4eae:	dbbc      	blt.n	4e2a <z_add_timeout+0x46>
			to->dticks -= t->dticks;
    4eb0:	1a89      	subs	r1, r1, r2
    4eb2:	eb63 0306 	sbc.w	r3, r3, r6
    4eb6:	6121      	str	r1, [r4, #16]
    4eb8:	6163      	str	r3, [r4, #20]
		for (t = first(); t != NULL; t = next(t)) {
    4eba:	f7ff ff55 	bl	4d68 <next>
    4ebe:	e7ed      	b.n	4e9c <z_add_timeout+0xb8>
	sys_dnode_t *const tail = list->tail;
    4ec0:	4b0c      	ldr	r3, [pc, #48]	; (4ef4 <z_add_timeout+0x110>)
    4ec2:	685a      	ldr	r2, [r3, #4]
	node->next = list;
    4ec4:	6023      	str	r3, [r4, #0]
	node->prev = tail;
    4ec6:	6062      	str	r2, [r4, #4]
	tail->next = node;
    4ec8:	6014      	str	r4, [r2, #0]
	list->tail = node;
    4eca:	605c      	str	r4, [r3, #4]
}
    4ecc:	e7b9      	b.n	4e42 <z_add_timeout+0x5e>
			 * last announcement, and slice_ticks is based
			 * on that. It means that the time remaining for
			 * the next announcement can be less than
			 * slice_ticks.
			 */
			int32_t next_time = next_timeout();
    4ece:	f7ff ff63 	bl	4d98 <next_timeout>

			if (next_time == 0 ||
    4ed2:	4603      	mov	r3, r0
    4ed4:	b118      	cbz	r0, 4ede <z_add_timeout+0xfa>
			    _current_cpu->slice_ticks != next_time) {
    4ed6:	4a08      	ldr	r2, [pc, #32]	; (4ef8 <z_add_timeout+0x114>)
    4ed8:	6912      	ldr	r2, [r2, #16]
			if (next_time == 0 ||
    4eda:	4282      	cmp	r2, r0
    4edc:	d0b5      	beq.n	4e4a <z_add_timeout+0x66>
				sys_clock_set_timeout(next_time, false);
    4ede:	2100      	movs	r1, #0
    4ee0:	4618      	mov	r0, r3
    4ee2:	f7fd fe33 	bl	2b4c <sys_clock_set_timeout>
    4ee6:	e7b0      	b.n	4e4a <z_add_timeout+0x66>
#else
			sys_clock_set_timeout(next_timeout(), false);
#endif	/* CONFIG_TIMESLICING */
		}
	}
}
    4ee8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    4eec:	4770      	bx	lr
    4eee:	bf00      	nop
    4ef0:	20000550 	.word	0x20000550
    4ef4:	20000154 	.word	0x20000154
    4ef8:	20001014 	.word	0x20001014

00004efc <sys_clock_announce>:
		}
	}
}

void sys_clock_announce(int32_t ticks)
{
    4efc:	b570      	push	{r4, r5, r6, lr}
    4efe:	4604      	mov	r4, r0
#ifdef CONFIG_TIMESLICING
	z_time_slice(ticks);
    4f00:	f7ff fc1a 	bl	4738 <z_time_slice>
	__asm__ volatile(
    4f04:	f04f 0320 	mov.w	r3, #32
    4f08:	f3ef 8511 	mrs	r5, BASEPRI
    4f0c:	f383 8812 	msr	BASEPRI_MAX, r3
    4f10:	f3bf 8f6f 	isb	sy
		announce_remaining += ticks;
		k_spin_unlock(&timeout_lock, key);
		return;
	}

	announce_remaining = ticks;
    4f14:	4b28      	ldr	r3, [pc, #160]	; (4fb8 <sys_clock_announce+0xbc>)
    4f16:	601c      	str	r4, [r3, #0]

	while (first() != NULL && first()->dticks <= announce_remaining) {
    4f18:	e020      	b.n	4f5c <sys_clock_announce+0x60>
		struct _timeout *t = first();
		int dt = t->dticks;

		curr_tick += dt;
    4f1a:	4828      	ldr	r0, [pc, #160]	; (4fbc <sys_clock_announce+0xc0>)
    4f1c:	6801      	ldr	r1, [r0, #0]
    4f1e:	6846      	ldr	r6, [r0, #4]
    4f20:	1889      	adds	r1, r1, r2
    4f22:	eb46 76e2 	adc.w	r6, r6, r2, asr #31
    4f26:	6001      	str	r1, [r0, #0]
    4f28:	6046      	str	r6, [r0, #4]
		announce_remaining -= dt;
    4f2a:	1a9b      	subs	r3, r3, r2
    4f2c:	4a22      	ldr	r2, [pc, #136]	; (4fb8 <sys_clock_announce+0xbc>)
    4f2e:	6013      	str	r3, [r2, #0]
		t->dticks = 0;
    4f30:	2200      	movs	r2, #0
    4f32:	2300      	movs	r3, #0
    4f34:	e9c4 2304 	strd	r2, r3, [r4, #16]
		remove_timeout(t);
    4f38:	4620      	mov	r0, r4
    4f3a:	f002 f907 	bl	714c <remove_timeout>
	__asm__ volatile(
    4f3e:	f385 8811 	msr	BASEPRI, r5
    4f42:	f3bf 8f6f 	isb	sy

		k_spin_unlock(&timeout_lock, key);
		t->fn(t);
    4f46:	68a3      	ldr	r3, [r4, #8]
    4f48:	4620      	mov	r0, r4
    4f4a:	4798      	blx	r3
	__asm__ volatile(
    4f4c:	f04f 0320 	mov.w	r3, #32
    4f50:	f3ef 8511 	mrs	r5, BASEPRI
    4f54:	f383 8812 	msr	BASEPRI_MAX, r3
    4f58:	f3bf 8f6f 	isb	sy
	while (first() != NULL && first()->dticks <= announce_remaining) {
    4f5c:	f7ff fefa 	bl	4d54 <first>
    4f60:	4604      	mov	r4, r0
    4f62:	b140      	cbz	r0, 4f76 <sys_clock_announce+0x7a>
    4f64:	6902      	ldr	r2, [r0, #16]
    4f66:	6941      	ldr	r1, [r0, #20]
    4f68:	4b13      	ldr	r3, [pc, #76]	; (4fb8 <sys_clock_announce+0xbc>)
    4f6a:	681b      	ldr	r3, [r3, #0]
    4f6c:	17d8      	asrs	r0, r3, #31
    4f6e:	4293      	cmp	r3, r2
    4f70:	eb70 0101 	sbcs.w	r1, r0, r1
    4f74:	dad1      	bge.n	4f1a <sys_clock_announce+0x1e>
		key = k_spin_lock(&timeout_lock);
	}

	if (first() != NULL) {
    4f76:	b144      	cbz	r4, 4f8a <sys_clock_announce+0x8e>
		first()->dticks -= announce_remaining;
    4f78:	4b0f      	ldr	r3, [pc, #60]	; (4fb8 <sys_clock_announce+0xbc>)
    4f7a:	6819      	ldr	r1, [r3, #0]
    4f7c:	6923      	ldr	r3, [r4, #16]
    4f7e:	6962      	ldr	r2, [r4, #20]
    4f80:	1a5b      	subs	r3, r3, r1
    4f82:	eb62 72e1 	sbc.w	r2, r2, r1, asr #31
    4f86:	6123      	str	r3, [r4, #16]
    4f88:	6162      	str	r2, [r4, #20]
	}

	curr_tick += announce_remaining;
    4f8a:	4a0c      	ldr	r2, [pc, #48]	; (4fbc <sys_clock_announce+0xc0>)
    4f8c:	4e0a      	ldr	r6, [pc, #40]	; (4fb8 <sys_clock_announce+0xbc>)
    4f8e:	6830      	ldr	r0, [r6, #0]
    4f90:	6813      	ldr	r3, [r2, #0]
    4f92:	6851      	ldr	r1, [r2, #4]
    4f94:	181b      	adds	r3, r3, r0
    4f96:	eb41 71e0 	adc.w	r1, r1, r0, asr #31
    4f9a:	6013      	str	r3, [r2, #0]
    4f9c:	6051      	str	r1, [r2, #4]
	announce_remaining = 0;
    4f9e:	2400      	movs	r4, #0
    4fa0:	6034      	str	r4, [r6, #0]

	sys_clock_set_timeout(next_timeout(), false);
    4fa2:	f7ff fef9 	bl	4d98 <next_timeout>
    4fa6:	4621      	mov	r1, r4
    4fa8:	f7fd fdd0 	bl	2b4c <sys_clock_set_timeout>
	__asm__ volatile(
    4fac:	f385 8811 	msr	BASEPRI, r5
    4fb0:	f3bf 8f6f 	isb	sy

	k_spin_unlock(&timeout_lock, key);
}
    4fb4:	bd70      	pop	{r4, r5, r6, pc}
    4fb6:	bf00      	nop
    4fb8:	2000104c 	.word	0x2000104c
    4fbc:	20000550 	.word	0x20000550

00004fc0 <sys_clock_tick_get>:

int64_t sys_clock_tick_get(void)
{
    4fc0:	b510      	push	{r4, lr}
	uint64_t t = 0U;

	LOCKED(&timeout_lock) {
    4fc2:	2300      	movs	r3, #0
	__asm__ volatile(
    4fc4:	f04f 0220 	mov.w	r2, #32
    4fc8:	f3ef 8411 	mrs	r4, BASEPRI
    4fcc:	f382 8812 	msr	BASEPRI_MAX, r2
    4fd0:	f3bf 8f6f 	isb	sy
	uint64_t t = 0U;
    4fd4:	4618      	mov	r0, r3
    4fd6:	4619      	mov	r1, r3
    4fd8:	e00c      	b.n	4ff4 <sys_clock_tick_get+0x34>
		t = curr_tick + sys_clock_elapsed();
    4fda:	f7fd fde9 	bl	2bb0 <sys_clock_elapsed>
    4fde:	4a07      	ldr	r2, [pc, #28]	; (4ffc <sys_clock_tick_get+0x3c>)
    4fe0:	6813      	ldr	r3, [r2, #0]
    4fe2:	6851      	ldr	r1, [r2, #4]
    4fe4:	18c0      	adds	r0, r0, r3
    4fe6:	f141 0100 	adc.w	r1, r1, #0
	__asm__ volatile(
    4fea:	f384 8811 	msr	BASEPRI, r4
    4fee:	f3bf 8f6f 	isb	sy
	LOCKED(&timeout_lock) {
    4ff2:	2301      	movs	r3, #1
    4ff4:	2b00      	cmp	r3, #0
    4ff6:	d0f0      	beq.n	4fda <sys_clock_tick_get+0x1a>
	}
	return t;
}
    4ff8:	bd10      	pop	{r4, pc}
    4ffa:	bf00      	nop
    4ffc:	20000550 	.word	0x20000550

00005000 <z_timer_expiration_handler>:
 * @brief Handle expiration of a kernel timer object.
 *
 * @param t  Timeout used by the timer.
 */
void z_timer_expiration_handler(struct _timeout *t)
{
    5000:	b570      	push	{r4, r5, r6, lr}
    5002:	4604      	mov	r4, r0
	__asm__ volatile(
    5004:	f04f 0320 	mov.w	r3, #32
    5008:	f3ef 8611 	mrs	r6, BASEPRI
    500c:	f383 8812 	msr	BASEPRI_MAX, r3
    5010:	f3bf 8f6f 	isb	sy
    5014:	4635      	mov	r5, r6

	/*
	 * if the timer is periodic, start it again; don't add _TICK_ALIGN
	 * since we're already aligned to a tick boundary
	 */
	if (!K_TIMEOUT_EQ(timer->period, K_NO_WAIT) &&
    5016:	6a82      	ldr	r2, [r0, #40]	; 0x28
    5018:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    501a:	ea52 0103 	orrs.w	r1, r2, r3
    501e:	d005      	beq.n	502c <z_timer_expiration_handler+0x2c>
    5020:	f1b3 3fff 	cmp.w	r3, #4294967295
    5024:	bf08      	it	eq
    5026:	f1b2 3fff 	cmpeq.w	r2, #4294967295
    502a:	d127      	bne.n	507c <z_timer_expiration_handler+0x7c>
		z_add_timeout(&timer->timeout, z_timer_expiration_handler,
			     timer->period);
	}

	/* update timer's status */
	timer->status += 1U;
    502c:	6b23      	ldr	r3, [r4, #48]	; 0x30
    502e:	3301      	adds	r3, #1
    5030:	6323      	str	r3, [r4, #48]	; 0x30

	/* invoke timer expiry function */
	if (timer->expiry_fn != NULL) {
    5032:	6a23      	ldr	r3, [r4, #32]
    5034:	b173      	cbz	r3, 5054 <z_timer_expiration_handler+0x54>
	__asm__ volatile(
    5036:	f386 8811 	msr	BASEPRI, r6
    503a:	f3bf 8f6f 	isb	sy
		/* Unlock for user handler. */
		k_spin_unlock(&lock, key);
		timer->expiry_fn(timer);
    503e:	6a23      	ldr	r3, [r4, #32]
    5040:	4620      	mov	r0, r4
    5042:	4798      	blx	r3
	__asm__ volatile(
    5044:	f04f 0320 	mov.w	r3, #32
    5048:	f3ef 8511 	mrs	r5, BASEPRI
    504c:	f383 8812 	msr	BASEPRI_MAX, r3
    5050:	f3bf 8f6f 	isb	sy
}

static inline struct k_thread *z_waitq_head(_wait_q_t *w)
{
	return (struct k_thread *)sys_dlist_peek_head(&w->waitq);
    5054:	f104 0318 	add.w	r3, r4, #24
	return list->head == list;
    5058:	69a4      	ldr	r4, [r4, #24]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    505a:	42a3      	cmp	r3, r4
    505c:	d014      	beq.n	5088 <z_timer_expiration_handler+0x88>
		return;
	}

	thread = z_waitq_head(&timer->wait_q);

	if (thread == NULL) {
    505e:	b19c      	cbz	r4, 5088 <z_timer_expiration_handler+0x88>
		k_spin_unlock(&lock, key);
		return;
	}

	z_unpend_thread_no_timeout(thread);
    5060:	4620      	mov	r0, r4
    5062:	f001 ff39 	bl	6ed8 <z_unpend_thread_no_timeout>
    5066:	2300      	movs	r3, #0
    5068:	f8c4 30ac 	str.w	r3, [r4, #172]	; 0xac
	__asm__ volatile(
    506c:	f385 8811 	msr	BASEPRI, r5
    5070:	f3bf 8f6f 	isb	sy

	arch_thread_return_value_set(thread, 0);

	k_spin_unlock(&lock, key);

	z_ready_thread(thread);
    5074:	4620      	mov	r0, r4
    5076:	f001 ff73 	bl	6f60 <z_ready_thread>
}
    507a:	bd70      	pop	{r4, r5, r6, pc}
		z_add_timeout(&timer->timeout, z_timer_expiration_handler,
    507c:	e9d0 230a 	ldrd	r2, r3, [r0, #40]	; 0x28
    5080:	4904      	ldr	r1, [pc, #16]	; (5094 <z_timer_expiration_handler+0x94>)
    5082:	f7ff feaf 	bl	4de4 <z_add_timeout>
    5086:	e7d1      	b.n	502c <z_timer_expiration_handler+0x2c>
    5088:	f385 8811 	msr	BASEPRI, r5
    508c:	f3bf 8f6f 	isb	sy
		return;
    5090:	e7f3      	b.n	507a <z_timer_expiration_handler+0x7a>
    5092:	bf00      	nop
    5094:	00005001 	.word	0x00005001

00005098 <z_impl_k_timer_start>:
}


void z_impl_k_timer_start(struct k_timer *timer, k_timeout_t duration,
			  k_timeout_t period)
{
    5098:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    509c:	9f06      	ldr	r7, [sp, #24]
    509e:	f8dd 801c 	ldr.w	r8, [sp, #28]
	SYS_PORT_TRACING_OBJ_FUNC(k_timer, start, timer);

	if (K_TIMEOUT_EQ(duration, K_FOREVER)) {
    50a2:	f1b3 3fff 	cmp.w	r3, #4294967295
    50a6:	bf08      	it	eq
    50a8:	f1b2 3fff 	cmpeq.w	r2, #4294967295
    50ac:	d02f      	beq.n	510e <z_impl_k_timer_start+0x76>
    50ae:	4605      	mov	r5, r0
    50b0:	4614      	mov	r4, r2
    50b2:	461e      	mov	r6, r3
    50b4:	4611      	mov	r1, r2
    50b6:	4618      	mov	r0, r3
	 * for backwards compatibility.  This is unfortunate
	 * (i.e. k_timer_start() doesn't treat its initial sleep
	 * argument the same way k_sleep() does), but historical.  The
	 * timer_api test relies on this behavior.
	 */
	if (!K_TIMEOUT_EQ(period, K_FOREVER) && period.ticks != 0 &&
    50b8:	f1b8 3fff 	cmp.w	r8, #4294967295
    50bc:	bf08      	it	eq
    50be:	f1b7 3fff 	cmpeq.w	r7, #4294967295
    50c2:	d00d      	beq.n	50e0 <z_impl_k_timer_start+0x48>
    50c4:	ea57 0c08 	orrs.w	ip, r7, r8
    50c8:	d00a      	beq.n	50e0 <z_impl_k_timer_start+0x48>
	    Z_TICK_ABS(period.ticks) < 0) {
    50ca:	f06f 0c01 	mvn.w	ip, #1
    50ce:	ebbc 0c07 	subs.w	ip, ip, r7
    50d2:	f04f 3cff 	mov.w	ip, #4294967295
    50d6:	eb6c 0c08 	sbc.w	ip, ip, r8
	if (!K_TIMEOUT_EQ(period, K_FOREVER) && period.ticks != 0 &&
    50da:	f1bc 0f00 	cmp.w	ip, #0
    50de:	db18      	blt.n	5112 <z_impl_k_timer_start+0x7a>
		period.ticks = MAX(period.ticks - 1, 1);
	}
	if (Z_TICK_ABS(duration.ticks) < 0) {
    50e0:	f06f 0301 	mvn.w	r3, #1
    50e4:	1a5b      	subs	r3, r3, r1
    50e6:	f04f 33ff 	mov.w	r3, #4294967295
    50ea:	eb63 0300 	sbc.w	r3, r3, r0
    50ee:	2b00      	cmp	r3, #0
    50f0:	db1a      	blt.n	5128 <z_impl_k_timer_start+0x90>
		duration.ticks = MAX(duration.ticks - 1, 0);
	}

	(void)z_abort_timeout(&timer->timeout);
    50f2:	4628      	mov	r0, r5
    50f4:	f002 f841 	bl	717a <z_abort_timeout>
	timer->period = period;
    50f8:	62af      	str	r7, [r5, #40]	; 0x28
    50fa:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
	timer->status = 0U;
    50fe:	2300      	movs	r3, #0
    5100:	632b      	str	r3, [r5, #48]	; 0x30

	z_add_timeout(&timer->timeout, z_timer_expiration_handler,
    5102:	4622      	mov	r2, r4
    5104:	4633      	mov	r3, r6
    5106:	490e      	ldr	r1, [pc, #56]	; (5140 <z_impl_k_timer_start+0xa8>)
    5108:	4628      	mov	r0, r5
    510a:	f7ff fe6b 	bl	4de4 <z_add_timeout>
		     duration);
}
    510e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		period.ticks = MAX(period.ticks - 1, 1);
    5112:	2f02      	cmp	r7, #2
    5114:	f178 0300 	sbcs.w	r3, r8, #0
    5118:	da02      	bge.n	5120 <z_impl_k_timer_start+0x88>
    511a:	2702      	movs	r7, #2
    511c:	f04f 0800 	mov.w	r8, #0
    5120:	3f01      	subs	r7, #1
    5122:	f148 38ff 	adc.w	r8, r8, #4294967295
    5126:	e7db      	b.n	50e0 <z_impl_k_timer_start+0x48>
		duration.ticks = MAX(duration.ticks - 1, 0);
    5128:	460c      	mov	r4, r1
    512a:	4606      	mov	r6, r0
    512c:	2901      	cmp	r1, #1
    512e:	f170 0300 	sbcs.w	r3, r0, #0
    5132:	da01      	bge.n	5138 <z_impl_k_timer_start+0xa0>
    5134:	2401      	movs	r4, #1
    5136:	2600      	movs	r6, #0
    5138:	3c01      	subs	r4, #1
    513a:	f146 36ff 	adc.w	r6, r6, #4294967295
    513e:	e7d8      	b.n	50f2 <z_impl_k_timer_start+0x5a>
    5140:	00005001 	.word	0x00005001

00005144 <boot_banner>:
#define BOOT_DELAY_BANNER ""
#endif

#if defined(CONFIG_BOOT_DELAY) || CONFIG_BOOT_DELAY > 0
void boot_banner(void)
{
    5144:	b508      	push	{r3, lr}
		k_busy_wait(CONFIG_BOOT_DELAY * USEC_PER_MSEC);
	}

#if defined(CONFIG_BOOT_BANNER)
#ifdef BUILD_VERSION
	printk("*** Booting Zephyr OS build %s %s ***\n",
    5146:	4a03      	ldr	r2, [pc, #12]	; (5154 <boot_banner+0x10>)
    5148:	4903      	ldr	r1, [pc, #12]	; (5158 <boot_banner+0x14>)
    514a:	4804      	ldr	r0, [pc, #16]	; (515c <boot_banner+0x18>)
    514c:	f000 fa30 	bl	55b0 <printk>
#else
	printk("*** Booting Zephyr OS version %s %s ***\n",
	       KERNEL_VERSION_STRING, BOOT_DELAY_BANNER);
#endif
#endif
}
    5150:	bd08      	pop	{r3, pc}
    5152:	bf00      	nop
    5154:	000075a4 	.word	0x000075a4
    5158:	00007830 	.word	0x00007830
    515c:	00007840 	.word	0x00007840

00005160 <nrf_cc3xx_platform_init_no_rng>:
    5160:	b510      	push	{r4, lr}
    5162:	4c0a      	ldr	r4, [pc, #40]	; (518c <nrf_cc3xx_platform_init_no_rng+0x2c>)
    5164:	6823      	ldr	r3, [r4, #0]
    5166:	b11b      	cbz	r3, 5170 <nrf_cc3xx_platform_init_no_rng+0x10>
    5168:	2301      	movs	r3, #1
    516a:	6023      	str	r3, [r4, #0]
    516c:	2000      	movs	r0, #0
    516e:	bd10      	pop	{r4, pc}
    5170:	f000 f8ce 	bl	5310 <CC_LibInitNoRng>
    5174:	2800      	cmp	r0, #0
    5176:	d0f7      	beq.n	5168 <nrf_cc3xx_platform_init_no_rng+0x8>
    5178:	3801      	subs	r0, #1
    517a:	2806      	cmp	r0, #6
    517c:	d803      	bhi.n	5186 <nrf_cc3xx_platform_init_no_rng+0x26>
    517e:	4b04      	ldr	r3, [pc, #16]	; (5190 <nrf_cc3xx_platform_init_no_rng+0x30>)
    5180:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
    5184:	bd10      	pop	{r4, pc}
    5186:	4803      	ldr	r0, [pc, #12]	; (5194 <nrf_cc3xx_platform_init_no_rng+0x34>)
    5188:	bd10      	pop	{r4, pc}
    518a:	bf00      	nop
    518c:	20001050 	.word	0x20001050
    5190:	00007868 	.word	0x00007868
    5194:	ffff8ffe 	.word	0xffff8ffe

00005198 <nrf_cc3xx_platform_abort>:
    5198:	f3bf 8f4f 	dsb	sy
    519c:	4905      	ldr	r1, [pc, #20]	; (51b4 <nrf_cc3xx_platform_abort+0x1c>)
    519e:	4b06      	ldr	r3, [pc, #24]	; (51b8 <nrf_cc3xx_platform_abort+0x20>)
    51a0:	68ca      	ldr	r2, [r1, #12]
    51a2:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    51a6:	4313      	orrs	r3, r2
    51a8:	60cb      	str	r3, [r1, #12]
    51aa:	f3bf 8f4f 	dsb	sy
    51ae:	bf00      	nop
    51b0:	e7fd      	b.n	51ae <nrf_cc3xx_platform_abort+0x16>
    51b2:	bf00      	nop
    51b4:	e000ed00 	.word	0xe000ed00
    51b8:	05fa0004 	.word	0x05fa0004

000051bc <CC_PalAbort>:
    51bc:	b410      	push	{r4}
    51be:	4b09      	ldr	r3, [pc, #36]	; (51e4 <CC_PalAbort+0x28>)
    51c0:	4909      	ldr	r1, [pc, #36]	; (51e8 <CC_PalAbort+0x2c>)
    51c2:	4c0a      	ldr	r4, [pc, #40]	; (51ec <CC_PalAbort+0x30>)
    51c4:	f04f 32fe 	mov.w	r2, #4278124286	; 0xfefefefe
    51c8:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
    51cc:	6849      	ldr	r1, [r1, #4]
    51ce:	f8c3 2404 	str.w	r2, [r3, #1028]	; 0x404
    51d2:	f8c3 2408 	str.w	r2, [r3, #1032]	; 0x408
    51d6:	f8c3 240c 	str.w	r2, [r3, #1036]	; 0x40c
    51da:	2300      	movs	r3, #0
    51dc:	f8c4 3500 	str.w	r3, [r4, #1280]	; 0x500
    51e0:	bc10      	pop	{r4}
    51e2:	4708      	bx	r1
    51e4:	5002b000 	.word	0x5002b000
    51e8:	2000015c 	.word	0x2000015c
    51ec:	5002a000 	.word	0x5002a000

000051f0 <nrf_cc3xx_platform_set_abort>:
    51f0:	e9d0 1200 	ldrd	r1, r2, [r0]
    51f4:	4b01      	ldr	r3, [pc, #4]	; (51fc <nrf_cc3xx_platform_set_abort+0xc>)
    51f6:	e9c3 1200 	strd	r1, r2, [r3]
    51fa:	4770      	bx	lr
    51fc:	2000015c 	.word	0x2000015c

00005200 <mutex_free>:
    5200:	b510      	push	{r4, lr}
    5202:	4604      	mov	r4, r0
    5204:	b130      	cbz	r0, 5214 <mutex_free+0x14>
    5206:	6863      	ldr	r3, [r4, #4]
    5208:	06db      	lsls	r3, r3, #27
    520a:	d502      	bpl.n	5212 <mutex_free+0x12>
    520c:	2300      	movs	r3, #0
    520e:	6023      	str	r3, [r4, #0]
    5210:	6063      	str	r3, [r4, #4]
    5212:	bd10      	pop	{r4, pc}
    5214:	4b02      	ldr	r3, [pc, #8]	; (5220 <mutex_free+0x20>)
    5216:	4803      	ldr	r0, [pc, #12]	; (5224 <mutex_free+0x24>)
    5218:	685b      	ldr	r3, [r3, #4]
    521a:	4798      	blx	r3
    521c:	e7f3      	b.n	5206 <mutex_free+0x6>
    521e:	bf00      	nop
    5220:	2000015c 	.word	0x2000015c
    5224:	00007884 	.word	0x00007884

00005228 <mutex_lock>:
    5228:	b1b0      	cbz	r0, 5258 <mutex_lock+0x30>
    522a:	6843      	ldr	r3, [r0, #4]
    522c:	b193      	cbz	r3, 5254 <mutex_lock+0x2c>
    522e:	06db      	lsls	r3, r3, #27
    5230:	d50e      	bpl.n	5250 <mutex_lock+0x28>
    5232:	2301      	movs	r3, #1
    5234:	e850 2f00 	ldrex	r2, [r0]
    5238:	4619      	mov	r1, r3
    523a:	e840 1c00 	strex	ip, r1, [r0]
    523e:	f09c 0f00 	teq	ip, #0
    5242:	d1f7      	bne.n	5234 <mutex_lock+0xc>
    5244:	2a01      	cmp	r2, #1
    5246:	d0f5      	beq.n	5234 <mutex_lock+0xc>
    5248:	f3bf 8f5f 	dmb	sy
    524c:	2000      	movs	r0, #0
    524e:	4770      	bx	lr
    5250:	4803      	ldr	r0, [pc, #12]	; (5260 <mutex_lock+0x38>)
    5252:	4770      	bx	lr
    5254:	4803      	ldr	r0, [pc, #12]	; (5264 <mutex_lock+0x3c>)
    5256:	4770      	bx	lr
    5258:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
    525c:	4770      	bx	lr
    525e:	bf00      	nop
    5260:	ffff8fe9 	.word	0xffff8fe9
    5264:	ffff8fea 	.word	0xffff8fea

00005268 <mutex_unlock>:
    5268:	b168      	cbz	r0, 5286 <mutex_unlock+0x1e>
    526a:	6843      	ldr	r3, [r0, #4]
    526c:	b13b      	cbz	r3, 527e <mutex_unlock+0x16>
    526e:	06db      	lsls	r3, r3, #27
    5270:	d507      	bpl.n	5282 <mutex_unlock+0x1a>
    5272:	f3bf 8f5f 	dmb	sy
    5276:	2300      	movs	r3, #0
    5278:	6003      	str	r3, [r0, #0]
    527a:	4618      	mov	r0, r3
    527c:	4770      	bx	lr
    527e:	4803      	ldr	r0, [pc, #12]	; (528c <mutex_unlock+0x24>)
    5280:	4770      	bx	lr
    5282:	4803      	ldr	r0, [pc, #12]	; (5290 <mutex_unlock+0x28>)
    5284:	4770      	bx	lr
    5286:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
    528a:	4770      	bx	lr
    528c:	ffff8fea 	.word	0xffff8fea
    5290:	ffff8fe9 	.word	0xffff8fe9

00005294 <mutex_init>:
    5294:	b510      	push	{r4, lr}
    5296:	4604      	mov	r4, r0
    5298:	b120      	cbz	r0, 52a4 <mutex_init+0x10>
    529a:	2200      	movs	r2, #0
    529c:	2311      	movs	r3, #17
    529e:	6022      	str	r2, [r4, #0]
    52a0:	6063      	str	r3, [r4, #4]
    52a2:	bd10      	pop	{r4, pc}
    52a4:	4801      	ldr	r0, [pc, #4]	; (52ac <mutex_init+0x18>)
    52a6:	f7ff ff89 	bl	51bc <CC_PalAbort>
    52aa:	e7f6      	b.n	529a <mutex_init+0x6>
    52ac:	000078ac 	.word	0x000078ac

000052b0 <nrf_cc3xx_platform_set_mutexes>:
    52b0:	b570      	push	{r4, r5, r6, lr}
    52b2:	e9d0 2300 	ldrd	r2, r3, [r0]
    52b6:	4c13      	ldr	r4, [pc, #76]	; (5304 <nrf_cc3xx_platform_set_mutexes+0x54>)
    52b8:	4d13      	ldr	r5, [pc, #76]	; (5308 <nrf_cc3xx_platform_set_mutexes+0x58>)
    52ba:	6063      	str	r3, [r4, #4]
    52bc:	e9d0 3002 	ldrd	r3, r0, [r0, #8]
    52c0:	e9c4 3002 	strd	r3, r0, [r4, #8]
    52c4:	6022      	str	r2, [r4, #0]
    52c6:	4b11      	ldr	r3, [pc, #68]	; (530c <nrf_cc3xx_platform_set_mutexes+0x5c>)
    52c8:	6808      	ldr	r0, [r1, #0]
    52ca:	6018      	str	r0, [r3, #0]
    52cc:	6848      	ldr	r0, [r1, #4]
    52ce:	6058      	str	r0, [r3, #4]
    52d0:	6888      	ldr	r0, [r1, #8]
    52d2:	6098      	str	r0, [r3, #8]
    52d4:	e9d1 0103 	ldrd	r0, r1, [r1, #12]
    52d8:	60d8      	str	r0, [r3, #12]
    52da:	6119      	str	r1, [r3, #16]
    52dc:	f8d5 3118 	ldr.w	r3, [r5, #280]	; 0x118
    52e0:	06db      	lsls	r3, r3, #27
    52e2:	d50d      	bpl.n	5300 <nrf_cc3xx_platform_set_mutexes+0x50>
    52e4:	2300      	movs	r3, #0
    52e6:	e9c5 3345 	strd	r3, r3, [r5, #276]	; 0x114
    52ea:	e9c5 336e 	strd	r3, r3, [r5, #440]	; 0x1b8
    52ee:	f505 708a 	add.w	r0, r5, #276	; 0x114
    52f2:	4790      	blx	r2
    52f4:	6823      	ldr	r3, [r4, #0]
    52f6:	f505 70dc 	add.w	r0, r5, #440	; 0x1b8
    52fa:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    52fe:	4718      	bx	r3
    5300:	bd70      	pop	{r4, r5, r6, pc}
    5302:	bf00      	nop
    5304:	2000016c 	.word	0x2000016c
    5308:	20001068 	.word	0x20001068
    530c:	2000017c 	.word	0x2000017c

00005310 <CC_LibInitNoRng>:
    5310:	b538      	push	{r3, r4, r5, lr}
    5312:	f000 f82f 	bl	5374 <CC_HalInit>
    5316:	b120      	cbz	r0, 5322 <CC_LibInitNoRng+0x12>
    5318:	2403      	movs	r4, #3
    531a:	f000 f863 	bl	53e4 <CC_PalTerminate>
    531e:	4620      	mov	r0, r4
    5320:	bd38      	pop	{r3, r4, r5, pc}
    5322:	f000 f831 	bl	5388 <CC_PalInit>
    5326:	b998      	cbnz	r0, 5350 <CC_LibInitNoRng+0x40>
    5328:	f000 f8ac 	bl	5484 <CC_PalPowerSaveModeSelect>
    532c:	b998      	cbnz	r0, 5356 <CC_LibInitNoRng+0x46>
    532e:	4d0f      	ldr	r5, [pc, #60]	; (536c <CC_LibInitNoRng+0x5c>)
    5330:	f8d5 3928 	ldr.w	r3, [r5, #2344]	; 0x928
    5334:	0e1b      	lsrs	r3, r3, #24
    5336:	2bf0      	cmp	r3, #240	; 0xf0
    5338:	d108      	bne.n	534c <CC_LibInitNoRng+0x3c>
    533a:	f8d5 2a24 	ldr.w	r2, [r5, #2596]	; 0xa24
    533e:	4b0c      	ldr	r3, [pc, #48]	; (5370 <CC_LibInitNoRng+0x60>)
    5340:	429a      	cmp	r2, r3
    5342:	d00a      	beq.n	535a <CC_LibInitNoRng+0x4a>
    5344:	2407      	movs	r4, #7
    5346:	f000 f817 	bl	5378 <CC_HalTerminate>
    534a:	e7e6      	b.n	531a <CC_LibInitNoRng+0xa>
    534c:	2406      	movs	r4, #6
    534e:	e7fa      	b.n	5346 <CC_LibInitNoRng+0x36>
    5350:	2404      	movs	r4, #4
    5352:	4620      	mov	r0, r4
    5354:	bd38      	pop	{r3, r4, r5, pc}
    5356:	2400      	movs	r4, #0
    5358:	e7f5      	b.n	5346 <CC_LibInitNoRng+0x36>
    535a:	2001      	movs	r0, #1
    535c:	f000 f892 	bl	5484 <CC_PalPowerSaveModeSelect>
    5360:	4604      	mov	r4, r0
    5362:	2800      	cmp	r0, #0
    5364:	d1f7      	bne.n	5356 <CC_LibInitNoRng+0x46>
    5366:	f8c5 0a0c 	str.w	r0, [r5, #2572]	; 0xa0c
    536a:	e7d8      	b.n	531e <CC_LibInitNoRng+0xe>
    536c:	5002b000 	.word	0x5002b000
    5370:	20e00000 	.word	0x20e00000

00005374 <CC_HalInit>:
    5374:	2000      	movs	r0, #0
    5376:	4770      	bx	lr

00005378 <CC_HalTerminate>:
    5378:	2000      	movs	r0, #0
    537a:	4770      	bx	lr

0000537c <CC_HalMaskInterrupt>:
    537c:	4b01      	ldr	r3, [pc, #4]	; (5384 <CC_HalMaskInterrupt+0x8>)
    537e:	f8c3 0a04 	str.w	r0, [r3, #2564]	; 0xa04
    5382:	4770      	bx	lr
    5384:	5002b000 	.word	0x5002b000

00005388 <CC_PalInit>:
    5388:	b510      	push	{r4, lr}
    538a:	4811      	ldr	r0, [pc, #68]	; (53d0 <CC_PalInit+0x48>)
    538c:	f000 f848 	bl	5420 <CC_PalMutexCreate>
    5390:	b100      	cbz	r0, 5394 <CC_PalInit+0xc>
    5392:	bd10      	pop	{r4, pc}
    5394:	480f      	ldr	r0, [pc, #60]	; (53d4 <CC_PalInit+0x4c>)
    5396:	f000 f843 	bl	5420 <CC_PalMutexCreate>
    539a:	2800      	cmp	r0, #0
    539c:	d1f9      	bne.n	5392 <CC_PalInit+0xa>
    539e:	4c0e      	ldr	r4, [pc, #56]	; (53d8 <CC_PalInit+0x50>)
    53a0:	4620      	mov	r0, r4
    53a2:	f000 f83d 	bl	5420 <CC_PalMutexCreate>
    53a6:	2800      	cmp	r0, #0
    53a8:	d1f3      	bne.n	5392 <CC_PalInit+0xa>
    53aa:	4b0c      	ldr	r3, [pc, #48]	; (53dc <CC_PalInit+0x54>)
    53ac:	480c      	ldr	r0, [pc, #48]	; (53e0 <CC_PalInit+0x58>)
    53ae:	601c      	str	r4, [r3, #0]
    53b0:	f000 f836 	bl	5420 <CC_PalMutexCreate>
    53b4:	4601      	mov	r1, r0
    53b6:	2800      	cmp	r0, #0
    53b8:	d1eb      	bne.n	5392 <CC_PalInit+0xa>
    53ba:	f000 f82d 	bl	5418 <CC_PalDmaInit>
    53be:	4604      	mov	r4, r0
    53c0:	b108      	cbz	r0, 53c6 <CC_PalInit+0x3e>
    53c2:	4620      	mov	r0, r4
    53c4:	bd10      	pop	{r4, pc}
    53c6:	f000 f83f 	bl	5448 <CC_PalPowerSaveModeInit>
    53ca:	4620      	mov	r0, r4
    53cc:	e7fa      	b.n	53c4 <CC_PalInit+0x3c>
    53ce:	bf00      	nop
    53d0:	200001b4 	.word	0x200001b4
    53d4:	200001a8 	.word	0x200001a8
    53d8:	200001b0 	.word	0x200001b0
    53dc:	200001b8 	.word	0x200001b8
    53e0:	200001ac 	.word	0x200001ac

000053e4 <CC_PalTerminate>:
    53e4:	b508      	push	{r3, lr}
    53e6:	4808      	ldr	r0, [pc, #32]	; (5408 <CC_PalTerminate+0x24>)
    53e8:	f000 f824 	bl	5434 <CC_PalMutexDestroy>
    53ec:	4807      	ldr	r0, [pc, #28]	; (540c <CC_PalTerminate+0x28>)
    53ee:	f000 f821 	bl	5434 <CC_PalMutexDestroy>
    53f2:	4807      	ldr	r0, [pc, #28]	; (5410 <CC_PalTerminate+0x2c>)
    53f4:	f000 f81e 	bl	5434 <CC_PalMutexDestroy>
    53f8:	4806      	ldr	r0, [pc, #24]	; (5414 <CC_PalTerminate+0x30>)
    53fa:	f000 f81b 	bl	5434 <CC_PalMutexDestroy>
    53fe:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    5402:	f000 b80b 	b.w	541c <CC_PalDmaTerminate>
    5406:	bf00      	nop
    5408:	200001b4 	.word	0x200001b4
    540c:	200001a8 	.word	0x200001a8
    5410:	200001b0 	.word	0x200001b0
    5414:	200001ac 	.word	0x200001ac

00005418 <CC_PalDmaInit>:
    5418:	2000      	movs	r0, #0
    541a:	4770      	bx	lr

0000541c <CC_PalDmaTerminate>:
    541c:	4770      	bx	lr
    541e:	bf00      	nop

00005420 <CC_PalMutexCreate>:
    5420:	b508      	push	{r3, lr}
    5422:	4b03      	ldr	r3, [pc, #12]	; (5430 <CC_PalMutexCreate+0x10>)
    5424:	6802      	ldr	r2, [r0, #0]
    5426:	681b      	ldr	r3, [r3, #0]
    5428:	6810      	ldr	r0, [r2, #0]
    542a:	4798      	blx	r3
    542c:	2000      	movs	r0, #0
    542e:	bd08      	pop	{r3, pc}
    5430:	2000016c 	.word	0x2000016c

00005434 <CC_PalMutexDestroy>:
    5434:	b508      	push	{r3, lr}
    5436:	4b03      	ldr	r3, [pc, #12]	; (5444 <CC_PalMutexDestroy+0x10>)
    5438:	6802      	ldr	r2, [r0, #0]
    543a:	685b      	ldr	r3, [r3, #4]
    543c:	6810      	ldr	r0, [r2, #0]
    543e:	4798      	blx	r3
    5440:	2000      	movs	r0, #0
    5442:	bd08      	pop	{r3, pc}
    5444:	2000016c 	.word	0x2000016c

00005448 <CC_PalPowerSaveModeInit>:
    5448:	b570      	push	{r4, r5, r6, lr}
    544a:	4c09      	ldr	r4, [pc, #36]	; (5470 <CC_PalPowerSaveModeInit+0x28>)
    544c:	4d09      	ldr	r5, [pc, #36]	; (5474 <CC_PalPowerSaveModeInit+0x2c>)
    544e:	6920      	ldr	r0, [r4, #16]
    5450:	68ab      	ldr	r3, [r5, #8]
    5452:	4798      	blx	r3
    5454:	b118      	cbz	r0, 545e <CC_PalPowerSaveModeInit+0x16>
    5456:	4b08      	ldr	r3, [pc, #32]	; (5478 <CC_PalPowerSaveModeInit+0x30>)
    5458:	4808      	ldr	r0, [pc, #32]	; (547c <CC_PalPowerSaveModeInit+0x34>)
    545a:	685b      	ldr	r3, [r3, #4]
    545c:	4798      	blx	r3
    545e:	4a08      	ldr	r2, [pc, #32]	; (5480 <CC_PalPowerSaveModeInit+0x38>)
    5460:	68eb      	ldr	r3, [r5, #12]
    5462:	6920      	ldr	r0, [r4, #16]
    5464:	2100      	movs	r1, #0
    5466:	6011      	str	r1, [r2, #0]
    5468:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    546c:	4718      	bx	r3
    546e:	bf00      	nop
    5470:	2000017c 	.word	0x2000017c
    5474:	2000016c 	.word	0x2000016c
    5478:	2000015c 	.word	0x2000015c
    547c:	000078d0 	.word	0x000078d0
    5480:	20001064 	.word	0x20001064

00005484 <CC_PalPowerSaveModeSelect>:
    5484:	b570      	push	{r4, r5, r6, lr}
    5486:	4d1b      	ldr	r5, [pc, #108]	; (54f4 <CC_PalPowerSaveModeSelect+0x70>)
    5488:	4e1b      	ldr	r6, [pc, #108]	; (54f8 <CC_PalPowerSaveModeSelect+0x74>)
    548a:	4604      	mov	r4, r0
    548c:	68b2      	ldr	r2, [r6, #8]
    548e:	6928      	ldr	r0, [r5, #16]
    5490:	4790      	blx	r2
    5492:	b9f8      	cbnz	r0, 54d4 <CC_PalPowerSaveModeSelect+0x50>
    5494:	b15c      	cbz	r4, 54ae <CC_PalPowerSaveModeSelect+0x2a>
    5496:	4c19      	ldr	r4, [pc, #100]	; (54fc <CC_PalPowerSaveModeSelect+0x78>)
    5498:	6823      	ldr	r3, [r4, #0]
    549a:	b1b3      	cbz	r3, 54ca <CC_PalPowerSaveModeSelect+0x46>
    549c:	2b01      	cmp	r3, #1
    549e:	d01b      	beq.n	54d8 <CC_PalPowerSaveModeSelect+0x54>
    54a0:	3b01      	subs	r3, #1
    54a2:	6023      	str	r3, [r4, #0]
    54a4:	6928      	ldr	r0, [r5, #16]
    54a6:	68f3      	ldr	r3, [r6, #12]
    54a8:	4798      	blx	r3
    54aa:	2000      	movs	r0, #0
    54ac:	bd70      	pop	{r4, r5, r6, pc}
    54ae:	4c13      	ldr	r4, [pc, #76]	; (54fc <CC_PalPowerSaveModeSelect+0x78>)
    54b0:	6821      	ldr	r1, [r4, #0]
    54b2:	b941      	cbnz	r1, 54c6 <CC_PalPowerSaveModeSelect+0x42>
    54b4:	4b12      	ldr	r3, [pc, #72]	; (5500 <CC_PalPowerSaveModeSelect+0x7c>)
    54b6:	2201      	movs	r2, #1
    54b8:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
    54bc:	4a11      	ldr	r2, [pc, #68]	; (5504 <CC_PalPowerSaveModeSelect+0x80>)
    54be:	f8d2 3910 	ldr.w	r3, [r2, #2320]	; 0x910
    54c2:	2b00      	cmp	r3, #0
    54c4:	d1fb      	bne.n	54be <CC_PalPowerSaveModeSelect+0x3a>
    54c6:	3101      	adds	r1, #1
    54c8:	6021      	str	r1, [r4, #0]
    54ca:	68f3      	ldr	r3, [r6, #12]
    54cc:	6928      	ldr	r0, [r5, #16]
    54ce:	4798      	blx	r3
    54d0:	2000      	movs	r0, #0
    54d2:	bd70      	pop	{r4, r5, r6, pc}
    54d4:	480c      	ldr	r0, [pc, #48]	; (5508 <CC_PalPowerSaveModeSelect+0x84>)
    54d6:	bd70      	pop	{r4, r5, r6, pc}
    54d8:	4a0a      	ldr	r2, [pc, #40]	; (5504 <CC_PalPowerSaveModeSelect+0x80>)
    54da:	f8d2 3910 	ldr.w	r3, [r2, #2320]	; 0x910
    54de:	2b00      	cmp	r3, #0
    54e0:	d1fb      	bne.n	54da <CC_PalPowerSaveModeSelect+0x56>
    54e2:	4a07      	ldr	r2, [pc, #28]	; (5500 <CC_PalPowerSaveModeSelect+0x7c>)
    54e4:	f06f 407e 	mvn.w	r0, #4261412864	; 0xfe000000
    54e8:	f8c2 3500 	str.w	r3, [r2, #1280]	; 0x500
    54ec:	f7ff ff46 	bl	537c <CC_HalMaskInterrupt>
    54f0:	6823      	ldr	r3, [r4, #0]
    54f2:	e7d5      	b.n	54a0 <CC_PalPowerSaveModeSelect+0x1c>
    54f4:	2000017c 	.word	0x2000017c
    54f8:	2000016c 	.word	0x2000016c
    54fc:	20001064 	.word	0x20001064
    5500:	5002a000 	.word	0x5002a000
    5504:	5002b000 	.word	0x5002b000
    5508:	ffff8fe9 	.word	0xffff8fe9

0000550c <gpio_pin_configure_dt>:
{
    550c:	b510      	push	{r4, lr}
    550e:	4602      	mov	r2, r0
	return gpio_pin_configure(spec->port,
    5510:	6800      	ldr	r0, [r0, #0]
    5512:	f892 c004 	ldrb.w	ip, [r2, #4]
				  spec->dt_flags | extra_flags);
    5516:	88d3      	ldrh	r3, [r2, #6]
	return gpio_pin_configure(spec->port,
    5518:	430b      	orrs	r3, r1
	const struct gpio_driver_api *api =
    551a:	6884      	ldr	r4, [r0, #8]
	struct gpio_driver_data *data =
    551c:	6901      	ldr	r1, [r0, #16]
	if (((flags & GPIO_OUTPUT_INIT_LOGICAL) != 0)
    551e:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
    5522:	d007      	beq.n	5534 <gpio_pin_configure_dt+0x28>
	    && ((flags & (GPIO_OUTPUT_INIT_LOW | GPIO_OUTPUT_INIT_HIGH)) != 0)
    5524:	f413 2f40 	tst.w	r3, #786432	; 0xc0000
    5528:	d004      	beq.n	5534 <gpio_pin_configure_dt+0x28>
	    && ((flags & GPIO_ACTIVE_LOW) != 0)) {
    552a:	f013 0f01 	tst.w	r3, #1
    552e:	d001      	beq.n	5534 <gpio_pin_configure_dt+0x28>
		flags ^= GPIO_OUTPUT_INIT_LOW | GPIO_OUTPUT_INIT_HIGH;
    5530:	f483 2340 	eor.w	r3, r3, #786432	; 0xc0000
	flags &= ~GPIO_OUTPUT_INIT_LOGICAL;
    5534:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
	if ((flags & GPIO_ACTIVE_LOW) != 0) {
    5538:	f013 0f01 	tst.w	r3, #1
    553c:	d00a      	beq.n	5554 <gpio_pin_configure_dt+0x48>
		data->invert |= (gpio_port_pins_t)BIT(pin);
    553e:	2301      	movs	r3, #1
    5540:	fa03 fe0c 	lsl.w	lr, r3, ip
    5544:	680b      	ldr	r3, [r1, #0]
    5546:	ea43 030e 	orr.w	r3, r3, lr
    554a:	600b      	str	r3, [r1, #0]
	return api->pin_configure(port, pin, flags);
    554c:	6823      	ldr	r3, [r4, #0]
    554e:	4661      	mov	r1, ip
    5550:	4798      	blx	r3
}
    5552:	bd10      	pop	{r4, pc}
		data->invert &= ~(gpio_port_pins_t)BIT(pin);
    5554:	2301      	movs	r3, #1
    5556:	fa03 fe0c 	lsl.w	lr, r3, ip
    555a:	680b      	ldr	r3, [r1, #0]
    555c:	ea23 030e 	bic.w	r3, r3, lr
    5560:	600b      	str	r3, [r1, #0]
    5562:	e7f3      	b.n	554c <gpio_pin_configure_dt+0x40>

00005564 <sys_notify_validate>:

int sys_notify_validate(struct sys_notify *notify)
{
	int rv = 0;

	if (notify == NULL) {
    5564:	4602      	mov	r2, r0
    5566:	b158      	cbz	r0, 5580 <sys_notify_validate+0x1c>
	uint32_t method = notify->flags >> SYS_NOTIFY_METHOD_POS;
    5568:	6843      	ldr	r3, [r0, #4]
	return method & SYS_NOTIFY_METHOD_MASK;
    556a:	f003 0303 	and.w	r3, r3, #3
		return -EINVAL;
	}

	/* Validate configuration based on mode */
	switch (sys_notify_get_method(notify)) {
    556e:	2b01      	cmp	r3, #1
    5570:	d003      	beq.n	557a <sys_notify_validate+0x16>
    5572:	2b03      	cmp	r3, #3
    5574:	d107      	bne.n	5586 <sys_notify_validate+0x22>
	case SYS_NOTIFY_METHOD_SPINWAIT:
		break;
	case SYS_NOTIFY_METHOD_CALLBACK:
		if (notify->method.callback == NULL) {
    5576:	6803      	ldr	r3, [r0, #0]
    5578:	b143      	cbz	r3, 558c <sys_notify_validate+0x28>
		break;
	}

	/* Clear the result here instead of in all callers. */
	if (rv == 0) {
		notify->result = 0;
    557a:	2000      	movs	r0, #0
    557c:	6090      	str	r0, [r2, #8]
    557e:	4770      	bx	lr
		return -EINVAL;
    5580:	f06f 0015 	mvn.w	r0, #21
    5584:	4770      	bx	lr
	switch (sys_notify_get_method(notify)) {
    5586:	f06f 0015 	mvn.w	r0, #21
    558a:	4770      	bx	lr
			rv = -EINVAL;
    558c:	f06f 0015 	mvn.w	r0, #21
	}

	return rv;
}
    5590:	4770      	bx	lr

00005592 <sys_notify_finalize>:

sys_notify_generic_callback sys_notify_finalize(struct sys_notify *notify,
						    int res)
{
    5592:	4603      	mov	r3, r0
	uint32_t method = notify->flags >> SYS_NOTIFY_METHOD_POS;
    5594:	6842      	ldr	r2, [r0, #4]
	return method & SYS_NOTIFY_METHOD_MASK;
    5596:	f002 0203 	and.w	r2, r2, #3
	uint32_t method = sys_notify_get_method(notify);

	/* Store the result and capture secondary notification
	 * information.
	 */
	notify->result = res;
    559a:	6081      	str	r1, [r0, #8]
	switch (method) {
    559c:	2a03      	cmp	r2, #3
    559e:	d103      	bne.n	55a8 <sys_notify_finalize+0x16>
	case SYS_NOTIFY_METHOD_SPINWAIT:
		break;
	case SYS_NOTIFY_METHOD_CALLBACK:
		rv = notify->method.callback;
    55a0:	6800      	ldr	r0, [r0, #0]
	/* Mark completion by clearing the flags field to the
	 * completed state, releasing any spin-waiters, then complete
	 * secondary notification.
	 */
	compiler_barrier();
	notify->flags = SYS_NOTIFY_METHOD_COMPLETED;
    55a2:	2200      	movs	r2, #0
    55a4:	605a      	str	r2, [r3, #4]
	if (IS_ENABLED(CONFIG_POLL) && (sig != NULL)) {
		k_poll_signal_raise(sig, res);
	}

	return rv;
}
    55a6:	4770      	bx	lr
	sys_notify_generic_callback rv = NULL;
    55a8:	2000      	movs	r0, #0
    55aa:	e7fa      	b.n	55a2 <sys_notify_finalize+0x10>

000055ac <arch_printk_char_out>:
}
    55ac:	2000      	movs	r0, #0
    55ae:	4770      	bx	lr

000055b0 <printk>:
 *
 * @param fmt formatted string to output
 */

void printk(const char *fmt, ...)
{
    55b0:	b40f      	push	{r0, r1, r2, r3}
    55b2:	b500      	push	{lr}
    55b4:	b083      	sub	sp, #12
    55b6:	a904      	add	r1, sp, #16
    55b8:	f851 0b04 	ldr.w	r0, [r1], #4
	va_list ap;

	va_start(ap, fmt);
    55bc:	9101      	str	r1, [sp, #4]

	vprintk(fmt, ap);
    55be:	f7fa ffb1 	bl	524 <vprintk>

	va_end(ap);
}
    55c2:	b003      	add	sp, #12
    55c4:	f85d eb04 	ldr.w	lr, [sp], #4
    55c8:	b004      	add	sp, #16
    55ca:	4770      	bx	lr

000055cc <set_state>:
	mgr->flags = (state & ONOFF_STATE_MASK)
    55cc:	f001 0307 	and.w	r3, r1, #7
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    55d0:	8b01      	ldrh	r1, [r0, #24]
    55d2:	f021 0107 	bic.w	r1, r1, #7
    55d6:	4319      	orrs	r1, r3
	mgr->flags = (state & ONOFF_STATE_MASK)
    55d8:	8301      	strh	r1, [r0, #24]
}
    55da:	4770      	bx	lr

000055dc <notify_monitors>:
{
    55dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    55e0:	4606      	mov	r6, r0
    55e2:	460f      	mov	r7, r1
    55e4:	4690      	mov	r8, r2
	return list->head;
    55e6:	6881      	ldr	r1, [r0, #8]
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
    55e8:	b119      	cbz	r1, 55f2 <notify_monitors+0x16>
    55ea:	460c      	mov	r4, r1
Z_GENLIST_PEEK_NEXT(slist, snode)
    55ec:	b131      	cbz	r1, 55fc <notify_monitors+0x20>
	return node->next;
    55ee:	680c      	ldr	r4, [r1, #0]
    55f0:	e004      	b.n	55fc <notify_monitors+0x20>
    55f2:	460c      	mov	r4, r1
    55f4:	e002      	b.n	55fc <notify_monitors+0x20>
    55f6:	4623      	mov	r3, r4
    55f8:	4621      	mov	r1, r4
    55fa:	461c      	mov	r4, r3
    55fc:	b159      	cbz	r1, 5616 <notify_monitors+0x3a>
		mon->callback(mgr, mon, state, res);
    55fe:	684d      	ldr	r5, [r1, #4]
    5600:	4643      	mov	r3, r8
    5602:	463a      	mov	r2, r7
    5604:	4630      	mov	r0, r6
    5606:	47a8      	blx	r5
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
    5608:	2c00      	cmp	r4, #0
    560a:	d0f4      	beq.n	55f6 <notify_monitors+0x1a>
    560c:	4623      	mov	r3, r4
Z_GENLIST_PEEK_NEXT(slist, snode)
    560e:	2c00      	cmp	r4, #0
    5610:	d0f2      	beq.n	55f8 <notify_monitors+0x1c>
	return node->next;
    5612:	6823      	ldr	r3, [r4, #0]
    5614:	e7f0      	b.n	55f8 <notify_monitors+0x1c>
}
    5616:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0000561a <process_recheck>:
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    561a:	8b03      	ldrh	r3, [r0, #24]
	if ((state == ONOFF_STATE_OFF)
    561c:	f013 0307 	ands.w	r3, r3, #7
    5620:	d103      	bne.n	562a <process_recheck+0x10>
	return list->head;
    5622:	6802      	ldr	r2, [r0, #0]
	    && !sys_slist_is_empty(&mgr->clients)) {
    5624:	b10a      	cbz	r2, 562a <process_recheck+0x10>
		evt = EVT_START;
    5626:	2003      	movs	r0, #3
    5628:	4770      	bx	lr
	} else if ((state == ONOFF_STATE_ON)
    562a:	2b02      	cmp	r3, #2
    562c:	d003      	beq.n	5636 <process_recheck+0x1c>
	} else if ((state == ONOFF_STATE_ERROR)
    562e:	2b01      	cmp	r3, #1
    5630:	d006      	beq.n	5640 <process_recheck+0x26>
	int evt = EVT_NOP;
    5632:	2000      	movs	r0, #0
    5634:	4770      	bx	lr
		   && (mgr->refs == 0U)) {
    5636:	8b42      	ldrh	r2, [r0, #26]
    5638:	2a00      	cmp	r2, #0
    563a:	d1f8      	bne.n	562e <process_recheck+0x14>
		evt = EVT_STOP;
    563c:	2004      	movs	r0, #4
    563e:	4770      	bx	lr
    5640:	6803      	ldr	r3, [r0, #0]
		   && !sys_slist_is_empty(&mgr->clients)) {
    5642:	b10b      	cbz	r3, 5648 <process_recheck+0x2e>
		evt = EVT_RESET;
    5644:	2005      	movs	r0, #5
}
    5646:	4770      	bx	lr
	int evt = EVT_NOP;
    5648:	2000      	movs	r0, #0
    564a:	4770      	bx	lr

0000564c <process_complete>:
{
    564c:	b510      	push	{r4, lr}
    564e:	4604      	mov	r4, r0
    5650:	468c      	mov	ip, r1
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    5652:	8b03      	ldrh	r3, [r0, #24]
	if (res < 0) {
    5654:	2a00      	cmp	r2, #0
    5656:	db07      	blt.n	5668 <process_complete+0x1c>
    5658:	f003 0307 	and.w	r3, r3, #7
		   || (state == ONOFF_STATE_RESETTING)) {
    565c:	1f5a      	subs	r2, r3, #5
	} else if ((state == ONOFF_STATE_TO_ON)
    565e:	2a01      	cmp	r2, #1
    5660:	d90e      	bls.n	5680 <process_complete+0x34>
	} else if (state == ONOFF_STATE_TO_OFF) {
    5662:	2b04      	cmp	r3, #4
    5664:	d033      	beq.n	56ce <process_complete+0x82>
}
    5666:	bd10      	pop	{r4, pc}
		*clients = mgr->clients;
    5668:	e9d0 0100 	ldrd	r0, r1, [r0]
    566c:	e88c 0003 	stmia.w	ip, {r0, r1}
	list->head = NULL;
    5670:	2300      	movs	r3, #0
    5672:	6023      	str	r3, [r4, #0]
	list->tail = NULL;
    5674:	6063      	str	r3, [r4, #4]
		set_state(mgr, ONOFF_STATE_ERROR);
    5676:	2101      	movs	r1, #1
    5678:	4620      	mov	r0, r4
    567a:	f7ff ffa7 	bl	55cc <set_state>
    567e:	e7f2      	b.n	5666 <process_complete+0x1a>
		*clients = mgr->clients;
    5680:	e9d0 0100 	ldrd	r0, r1, [r0]
    5684:	e88c 0003 	stmia.w	ip, {r0, r1}
	list->head = NULL;
    5688:	2200      	movs	r2, #0
    568a:	6022      	str	r2, [r4, #0]
	list->tail = NULL;
    568c:	6062      	str	r2, [r4, #4]
		if (state == ONOFF_STATE_TO_ON) {
    568e:	2b06      	cmp	r3, #6
    5690:	d118      	bne.n	56c4 <process_complete+0x78>
	return list->head;
    5692:	f8dc 3000 	ldr.w	r3, [ip]
			SYS_SLIST_FOR_EACH_CONTAINER(clients, cp, node) {
    5696:	b13b      	cbz	r3, 56a8 <process_complete+0x5c>
				mgr->refs += 1U;
    5698:	8b62      	ldrh	r2, [r4, #26]
    569a:	3201      	adds	r2, #1
    569c:	8362      	strh	r2, [r4, #26]
Z_GENLIST_PEEK_NEXT(slist, snode)
    569e:	2b00      	cmp	r3, #0
    56a0:	d0f9      	beq.n	5696 <process_complete+0x4a>
	return node->next;
    56a2:	681b      	ldr	r3, [r3, #0]
			SYS_SLIST_FOR_EACH_CONTAINER(clients, cp, node) {
    56a4:	2b00      	cmp	r3, #0
    56a6:	d1f6      	bne.n	5696 <process_complete+0x4a>
			set_state(mgr, ONOFF_STATE_ON);
    56a8:	2102      	movs	r1, #2
    56aa:	4620      	mov	r0, r4
    56ac:	f7ff ff8e 	bl	55cc <set_state>
		if (process_recheck(mgr) != EVT_NOP) {
    56b0:	4620      	mov	r0, r4
    56b2:	f7ff ffb2 	bl	561a <process_recheck>
    56b6:	2800      	cmp	r0, #0
    56b8:	d0d5      	beq.n	5666 <process_complete+0x1a>
			mgr->flags |= ONOFF_FLAG_RECHECK;
    56ba:	8b23      	ldrh	r3, [r4, #24]
    56bc:	f043 0320 	orr.w	r3, r3, #32
    56c0:	8323      	strh	r3, [r4, #24]
    56c2:	e7d0      	b.n	5666 <process_complete+0x1a>
			set_state(mgr, ONOFF_STATE_OFF);
    56c4:	2100      	movs	r1, #0
    56c6:	4620      	mov	r0, r4
    56c8:	f7ff ff80 	bl	55cc <set_state>
    56cc:	e7f0      	b.n	56b0 <process_complete+0x64>
		set_state(mgr, ONOFF_STATE_OFF);
    56ce:	2100      	movs	r1, #0
    56d0:	f7ff ff7c 	bl	55cc <set_state>
		if (process_recheck(mgr) != EVT_NOP) {
    56d4:	4620      	mov	r0, r4
    56d6:	f7ff ffa0 	bl	561a <process_recheck>
    56da:	2800      	cmp	r0, #0
    56dc:	d0c3      	beq.n	5666 <process_complete+0x1a>
			mgr->flags |= ONOFF_FLAG_RECHECK;
    56de:	8b23      	ldrh	r3, [r4, #24]
    56e0:	f043 0320 	orr.w	r3, r3, #32
    56e4:	8323      	strh	r3, [r4, #24]
}
    56e6:	e7be      	b.n	5666 <process_complete+0x1a>

000056e8 <validate_args>:
	if ((mgr == NULL) || (cli == NULL)) {
    56e8:	b158      	cbz	r0, 5702 <validate_args+0x1a>
{
    56ea:	b510      	push	{r4, lr}
    56ec:	460c      	mov	r4, r1
	if ((mgr == NULL) || (cli == NULL)) {
    56ee:	b159      	cbz	r1, 5708 <validate_args+0x20>
	int rv = sys_notify_validate(&cli->notify);
    56f0:	1d08      	adds	r0, r1, #4
    56f2:	f7ff ff37 	bl	5564 <sys_notify_validate>
	if ((rv == 0)
    56f6:	b918      	cbnz	r0, 5700 <validate_args+0x18>
	    && ((cli->notify.flags
    56f8:	68a3      	ldr	r3, [r4, #8]
    56fa:	f033 0303 	bics.w	r3, r3, #3
    56fe:	d106      	bne.n	570e <validate_args+0x26>
}
    5700:	bd10      	pop	{r4, pc}
		return -EINVAL;
    5702:	f06f 0015 	mvn.w	r0, #21
}
    5706:	4770      	bx	lr
		return -EINVAL;
    5708:	f06f 0015 	mvn.w	r0, #21
    570c:	e7f8      	b.n	5700 <validate_args+0x18>
		rv = -EINVAL;
    570e:	f06f 0015 	mvn.w	r0, #21
    5712:	e7f5      	b.n	5700 <validate_args+0x18>

00005714 <notify_one>:
{
    5714:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    5718:	4607      	mov	r7, r0
    571a:	460c      	mov	r4, r1
    571c:	4616      	mov	r6, r2
    571e:	461d      	mov	r5, r3
		(onoff_client_callback)sys_notify_finalize(&cli->notify, res);
    5720:	4619      	mov	r1, r3
    5722:	1d20      	adds	r0, r4, #4
    5724:	f7ff ff35 	bl	5592 <sys_notify_finalize>
	if (cb) {
    5728:	b128      	cbz	r0, 5736 <notify_one+0x22>
    572a:	4680      	mov	r8, r0
		cb(mgr, cli, state, res);
    572c:	462b      	mov	r3, r5
    572e:	4632      	mov	r2, r6
    5730:	4621      	mov	r1, r4
    5732:	4638      	mov	r0, r7
    5734:	47c0      	blx	r8
}
    5736:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0000573a <notify_all>:
{
    573a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    573e:	4680      	mov	r8, r0
    5740:	460c      	mov	r4, r1
    5742:	4617      	mov	r7, r2
    5744:	461e      	mov	r6, r3
	while (!sys_slist_is_empty(list)) {
    5746:	e004      	b.n	5752 <notify_all+0x18>
		notify_one(mgr, cli, state, res);
    5748:	4633      	mov	r3, r6
    574a:	463a      	mov	r2, r7
    574c:	4640      	mov	r0, r8
    574e:	f7ff ffe1 	bl	5714 <notify_one>
	return list->head;
    5752:	6821      	ldr	r1, [r4, #0]
	while (!sys_slist_is_empty(list)) {
    5754:	b131      	cbz	r1, 5764 <notify_all+0x2a>
	return node->next;
    5756:	680d      	ldr	r5, [r1, #0]
	list->head = node;
    5758:	6025      	str	r5, [r4, #0]
 *
 * @return A pointer to the first node of the list
 */
static inline sys_snode_t *sys_slist_get_not_empty(sys_slist_t *list);

Z_GENLIST_GET_NOT_EMPTY(slist, snode)
    575a:	6863      	ldr	r3, [r4, #4]
    575c:	428b      	cmp	r3, r1
    575e:	d1f3      	bne.n	5748 <notify_all+0xe>
	list->tail = node;
    5760:	6065      	str	r5, [r4, #4]
}
    5762:	e7f1      	b.n	5748 <notify_all+0xe>
}
    5764:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00005768 <transition_complete>:
{
    5768:	b508      	push	{r3, lr}
	__asm__ volatile(
    576a:	f04f 0c20 	mov.w	ip, #32
    576e:	f3ef 8211 	mrs	r2, BASEPRI
    5772:	f38c 8812 	msr	BASEPRI_MAX, ip
    5776:	f3bf 8f6f 	isb	sy
	mgr->last_res = res;
    577a:	6141      	str	r1, [r0, #20]
	process_event(mgr, EVT_COMPLETE, key);
    577c:	2101      	movs	r1, #1
    577e:	f7fa fee1 	bl	544 <process_event>
}
    5782:	bd08      	pop	{r3, pc}

00005784 <onoff_manager_init>:
	if ((mgr == NULL)
    5784:	4603      	mov	r3, r0
    5786:	b170      	cbz	r0, 57a6 <onoff_manager_init+0x22>
	    || (transitions == NULL)
    5788:	b181      	cbz	r1, 57ac <onoff_manager_init+0x28>
	    || (transitions->start == NULL)
    578a:	680a      	ldr	r2, [r1, #0]
    578c:	b18a      	cbz	r2, 57b2 <onoff_manager_init+0x2e>
	    || (transitions->stop == NULL)) {
    578e:	684a      	ldr	r2, [r1, #4]
    5790:	b192      	cbz	r2, 57b8 <onoff_manager_init+0x34>
	*mgr = (struct onoff_manager)ONOFF_MANAGER_INITIALIZER(transitions);
    5792:	2000      	movs	r0, #0
    5794:	6018      	str	r0, [r3, #0]
    5796:	6058      	str	r0, [r3, #4]
    5798:	6098      	str	r0, [r3, #8]
    579a:	60d8      	str	r0, [r3, #12]
    579c:	6118      	str	r0, [r3, #16]
    579e:	6158      	str	r0, [r3, #20]
    57a0:	6198      	str	r0, [r3, #24]
    57a2:	6119      	str	r1, [r3, #16]
	return 0;
    57a4:	4770      	bx	lr
		return -EINVAL;
    57a6:	f06f 0015 	mvn.w	r0, #21
    57aa:	4770      	bx	lr
    57ac:	f06f 0015 	mvn.w	r0, #21
    57b0:	4770      	bx	lr
    57b2:	f06f 0015 	mvn.w	r0, #21
    57b6:	4770      	bx	lr
    57b8:	f06f 0015 	mvn.w	r0, #21
}
    57bc:	4770      	bx	lr

000057be <onoff_request>:

int onoff_request(struct onoff_manager *mgr,
		  struct onoff_client *cli)
{
    57be:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    57c0:	4604      	mov	r4, r0
    57c2:	460f      	mov	r7, r1
	bool add_client = false;        /* add client to pending list */
	bool start = false;             /* trigger a start transition */
	bool notify = false;            /* do client notification */
	int rv = validate_args(mgr, cli);
    57c4:	f7ff ff90 	bl	56e8 <validate_args>

	if (rv < 0) {
    57c8:	1e06      	subs	r6, r0, #0
    57ca:	db37      	blt.n	583c <onoff_request+0x7e>
    57cc:	f04f 0320 	mov.w	r3, #32
    57d0:	f3ef 8211 	mrs	r2, BASEPRI
    57d4:	f383 8812 	msr	BASEPRI_MAX, r3
    57d8:	f3bf 8f6f 	isb	sy
		return rv;
	}

	k_spinlock_key_t key = k_spin_lock(&mgr->lock);
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    57dc:	8b25      	ldrh	r5, [r4, #24]
    57de:	f005 0507 	and.w	r5, r5, #7

	/* Reject if this would overflow the reference count. */
	if (mgr->refs == SERVICE_REFS_MAX) {
    57e2:	8b63      	ldrh	r3, [r4, #26]
    57e4:	f64f 71ff 	movw	r1, #65535	; 0xffff
    57e8:	428b      	cmp	r3, r1
    57ea:	d02f      	beq.n	584c <onoff_request+0x8e>
		rv = -EAGAIN;
		goto out;
	}

	rv = state;
    57ec:	462e      	mov	r6, r5
	if (state == ONOFF_STATE_ON) {
    57ee:	2d02      	cmp	r5, #2
    57f0:	d00c      	beq.n	580c <onoff_request+0x4e>
		/* Increment reference count, notify in exit */
		notify = true;
		mgr->refs += 1U;
	} else if ((state == ONOFF_STATE_OFF)
    57f2:	b18d      	cbz	r5, 5818 <onoff_request+0x5a>
		   || (state == ONOFF_STATE_TO_OFF)
    57f4:	2d04      	cmp	r5, #4
    57f6:	d00f      	beq.n	5818 <onoff_request+0x5a>
		   || (state == ONOFF_STATE_TO_ON)) {
    57f8:	2d06      	cmp	r5, #6
    57fa:	d00d      	beq.n	5818 <onoff_request+0x5a>
		/* Start if OFF, queue client */
		start = (state == ONOFF_STATE_OFF);
		add_client = true;
	} else if (state == ONOFF_STATE_RESETTING) {
    57fc:	2d05      	cmp	r5, #5
    57fe:	d01f      	beq.n	5840 <onoff_request+0x82>
		rv = -ENOTSUP;
	} else {
		__ASSERT_NO_MSG(state == ONOFF_STATE_ERROR);
		rv = -EIO;
    5800:	f06f 0604 	mvn.w	r6, #4
	bool notify = false;            /* do client notification */
    5804:	2100      	movs	r1, #0
	bool start = false;             /* trigger a start transition */
    5806:	460b      	mov	r3, r1
	bool add_client = false;        /* add client to pending list */
    5808:	4608      	mov	r0, r1
    580a:	e00a      	b.n	5822 <onoff_request+0x64>
		mgr->refs += 1U;
    580c:	3301      	adds	r3, #1
    580e:	8363      	strh	r3, [r4, #26]
		notify = true;
    5810:	2101      	movs	r1, #1
	bool start = false;             /* trigger a start transition */
    5812:	2300      	movs	r3, #0
	bool add_client = false;        /* add client to pending list */
    5814:	4618      	mov	r0, r3
    5816:	e004      	b.n	5822 <onoff_request+0x64>
		start = (state == ONOFF_STATE_OFF);
    5818:	fab5 f385 	clz	r3, r5
    581c:	095b      	lsrs	r3, r3, #5
	bool notify = false;            /* do client notification */
    581e:	2100      	movs	r1, #0
		add_client = true;
    5820:	2001      	movs	r0, #1
	}

out:
	if (add_client) {
    5822:	b128      	cbz	r0, 5830 <onoff_request+0x72>
	parent->next = child;
    5824:	2000      	movs	r0, #0
    5826:	6038      	str	r0, [r7, #0]
	return list->tail;
    5828:	6860      	ldr	r0, [r4, #4]
Z_GENLIST_APPEND(slist, snode)
    582a:	b1a8      	cbz	r0, 5858 <onoff_request+0x9a>
	parent->next = child;
    582c:	6007      	str	r7, [r0, #0]
	list->tail = node;
    582e:	6067      	str	r7, [r4, #4]
		sys_slist_append(&mgr->clients, &cli->node);
	}

	if (start) {
    5830:	b9ab      	cbnz	r3, 585e <onoff_request+0xa0>
	__asm__ volatile(
    5832:	f382 8811 	msr	BASEPRI, r2
    5836:	f3bf 8f6f 	isb	sy
		process_event(mgr, EVT_RECHECK, key);
	} else {
		k_spin_unlock(&mgr->lock, key);

		if (notify) {
    583a:	b9a9      	cbnz	r1, 5868 <onoff_request+0xaa>
			notify_one(mgr, cli, state, 0);
		}
	}

	return rv;
}
    583c:	4630      	mov	r0, r6
    583e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		rv = -ENOTSUP;
    5840:	f06f 0685 	mvn.w	r6, #133	; 0x85
	bool notify = false;            /* do client notification */
    5844:	2100      	movs	r1, #0
	bool start = false;             /* trigger a start transition */
    5846:	460b      	mov	r3, r1
	bool add_client = false;        /* add client to pending list */
    5848:	4608      	mov	r0, r1
    584a:	e7ea      	b.n	5822 <onoff_request+0x64>
		rv = -EAGAIN;
    584c:	f06f 060a 	mvn.w	r6, #10
	bool notify = false;            /* do client notification */
    5850:	2100      	movs	r1, #0
	bool start = false;             /* trigger a start transition */
    5852:	460b      	mov	r3, r1
	bool add_client = false;        /* add client to pending list */
    5854:	4608      	mov	r0, r1
    5856:	e7e4      	b.n	5822 <onoff_request+0x64>
    5858:	6067      	str	r7, [r4, #4]
	list->head = node;
    585a:	6027      	str	r7, [r4, #0]
}
    585c:	e7e8      	b.n	5830 <onoff_request+0x72>
		process_event(mgr, EVT_RECHECK, key);
    585e:	2102      	movs	r1, #2
    5860:	4620      	mov	r0, r4
    5862:	f7fa fe6f 	bl	544 <process_event>
    5866:	e7e9      	b.n	583c <onoff_request+0x7e>
			notify_one(mgr, cli, state, 0);
    5868:	2300      	movs	r3, #0
    586a:	462a      	mov	r2, r5
    586c:	4639      	mov	r1, r7
    586e:	4620      	mov	r0, r4
    5870:	f7ff ff50 	bl	5714 <notify_one>
    5874:	e7e2      	b.n	583c <onoff_request+0x7e>

00005876 <z_thread_entry>:
 * This routine does not return, and is marked as such so the compiler won't
 * generate preamble code that is only used by functions that actually return.
 */
FUNC_NORETURN void z_thread_entry(k_thread_entry_t entry,
				 void *p1, void *p2, void *p3)
{
    5876:	b508      	push	{r3, lr}
    5878:	4604      	mov	r4, r0
    587a:	4608      	mov	r0, r1
    587c:	4611      	mov	r1, r2
#ifdef CONFIG_THREAD_LOCAL_STORAGE
	z_tls_current = z_current_get();
#endif
	entry(p1, p2, p3);
    587e:	461a      	mov	r2, r3
    5880:	47a0      	blx	r4
	return z_impl_z_current_get();
    5882:	f7ff fa1f 	bl	4cc4 <z_impl_z_current_get>
	z_impl_k_thread_abort(thread);
    5886:	f7fc f8e1 	bl	1a4c <z_impl_k_thread_abort>

0000588a <extract_decimal>:
{
    588a:	4684      	mov	ip, r0
	const char *sp = *str;
    588c:	6802      	ldr	r2, [r0, #0]
	size_t val = 0;
    588e:	2000      	movs	r0, #0
	while (isdigit((int)(unsigned char)*sp)) {
    5890:	e005      	b.n	589e <extract_decimal+0x14>
		val = 10U * val + *sp++ - '0';
    5892:	eb00 0080 	add.w	r0, r0, r0, lsl #2
    5896:	3201      	adds	r2, #1
    5898:	eb03 0040 	add.w	r0, r3, r0, lsl #1
    589c:	3830      	subs	r0, #48	; 0x30
	while (isdigit((int)(unsigned char)*sp)) {
    589e:	7813      	ldrb	r3, [r2, #0]
			(((unsigned)c) <= (unsigned)'~'));
}

static inline int isdigit(int a)
{
	return (int)(((unsigned)(a)-(unsigned)'0') < 10U);
    58a0:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
    58a4:	2909      	cmp	r1, #9
    58a6:	d9f4      	bls.n	5892 <extract_decimal+0x8>
	*str = sp;
    58a8:	f8cc 2000 	str.w	r2, [ip]
}
    58ac:	4770      	bx	lr

000058ae <encode_uint>:
{
    58ae:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    58b2:	b083      	sub	sp, #12
    58b4:	4604      	mov	r4, r0
    58b6:	460d      	mov	r5, r1
    58b8:	9201      	str	r2, [sp, #4]
    58ba:	469a      	mov	sl, r3
    58bc:	9e0c      	ldr	r6, [sp, #48]	; 0x30
	bool upcase = isupper((int)conv->specifier);
    58be:	78d3      	ldrb	r3, [r2, #3]
	return (int)(((unsigned)(a)-(unsigned)'A') < 26U);
    58c0:	f1a3 0b41 	sub.w	fp, r3, #65	; 0x41
	switch (specifier) {
    58c4:	2b6f      	cmp	r3, #111	; 0x6f
    58c6:	d00f      	beq.n	58e8 <encode_uint+0x3a>
    58c8:	d906      	bls.n	58d8 <encode_uint+0x2a>
    58ca:	2b70      	cmp	r3, #112	; 0x70
    58cc:	d00f      	beq.n	58ee <encode_uint+0x40>
    58ce:	2b78      	cmp	r3, #120	; 0x78
    58d0:	d110      	bne.n	58f4 <encode_uint+0x46>
		return 16;
    58d2:	f04f 0910 	mov.w	r9, #16
    58d6:	e026      	b.n	5926 <encode_uint+0x78>
	switch (specifier) {
    58d8:	2b58      	cmp	r3, #88	; 0x58
    58da:	d002      	beq.n	58e2 <encode_uint+0x34>
    58dc:	f04f 090a 	mov.w	r9, #10
    58e0:	e021      	b.n	5926 <encode_uint+0x78>
		return 16;
    58e2:	f04f 0910 	mov.w	r9, #16
    58e6:	e01e      	b.n	5926 <encode_uint+0x78>
		return 8;
    58e8:	f04f 0908 	mov.w	r9, #8
    58ec:	e01b      	b.n	5926 <encode_uint+0x78>
		return 16;
    58ee:	f04f 0910 	mov.w	r9, #16
    58f2:	e018      	b.n	5926 <encode_uint+0x78>
	switch (specifier) {
    58f4:	f04f 090a 	mov.w	r9, #10
	char *bp = bps + (bpe - bps);
    58f8:	e015      	b.n	5926 <encode_uint+0x78>
		*--bp = (lsv <= 9) ? ('0' + lsv)
    58fa:	f1bb 0f19 	cmp.w	fp, #25
    58fe:	d821      	bhi.n	5944 <encode_uint+0x96>
			: upcase ? ('A' + lsv - 10) : ('a' + lsv - 10);
    5900:	b2d2      	uxtb	r2, r2
		*--bp = (lsv <= 9) ? ('0' + lsv)
    5902:	3237      	adds	r2, #55	; 0x37
    5904:	b2d2      	uxtb	r2, r2
    5906:	f806 2d01 	strb.w	r2, [r6, #-1]!
		value /= radix;
    590a:	463a      	mov	r2, r7
    590c:	4643      	mov	r3, r8
    590e:	4620      	mov	r0, r4
    5910:	4629      	mov	r1, r5
    5912:	f7fa fbf5 	bl	100 <__aeabi_uldivmod>
	} while ((value != 0) && (bps < bp));
    5916:	42bc      	cmp	r4, r7
    5918:	f175 0300 	sbcs.w	r3, r5, #0
    591c:	d316      	bcc.n	594c <encode_uint+0x9e>
    591e:	4556      	cmp	r6, sl
    5920:	d914      	bls.n	594c <encode_uint+0x9e>
		value /= radix;
    5922:	4604      	mov	r4, r0
    5924:	460d      	mov	r5, r1
		unsigned int lsv = (unsigned int)(value % radix);
    5926:	f04f 0800 	mov.w	r8, #0
    592a:	464f      	mov	r7, r9
    592c:	464a      	mov	r2, r9
    592e:	4643      	mov	r3, r8
    5930:	4620      	mov	r0, r4
    5932:	4629      	mov	r1, r5
    5934:	f7fa fbe4 	bl	100 <__aeabi_uldivmod>
		*--bp = (lsv <= 9) ? ('0' + lsv)
    5938:	2a09      	cmp	r2, #9
    593a:	d8de      	bhi.n	58fa <encode_uint+0x4c>
    593c:	b2d2      	uxtb	r2, r2
    593e:	3230      	adds	r2, #48	; 0x30
    5940:	b2d2      	uxtb	r2, r2
    5942:	e7e0      	b.n	5906 <encode_uint+0x58>
			: upcase ? ('A' + lsv - 10) : ('a' + lsv - 10);
    5944:	b2d2      	uxtb	r2, r2
		*--bp = (lsv <= 9) ? ('0' + lsv)
    5946:	3257      	adds	r2, #87	; 0x57
    5948:	b2d2      	uxtb	r2, r2
    594a:	e7dc      	b.n	5906 <encode_uint+0x58>
	if (conv->flag_hash) {
    594c:	9b01      	ldr	r3, [sp, #4]
    594e:	781b      	ldrb	r3, [r3, #0]
    5950:	f013 0f20 	tst.w	r3, #32
    5954:	d005      	beq.n	5962 <encode_uint+0xb4>
		if (radix == 8) {
    5956:	f1b9 0f08 	cmp.w	r9, #8
    595a:	d006      	beq.n	596a <encode_uint+0xbc>
		} else if (radix == 16) {
    595c:	f1b9 0f10 	cmp.w	r9, #16
    5960:	d009      	beq.n	5976 <encode_uint+0xc8>
}
    5962:	4630      	mov	r0, r6
    5964:	b003      	add	sp, #12
    5966:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			conv->altform_0 = true;
    596a:	9a01      	ldr	r2, [sp, #4]
    596c:	7893      	ldrb	r3, [r2, #2]
    596e:	f043 0308 	orr.w	r3, r3, #8
    5972:	7093      	strb	r3, [r2, #2]
    5974:	e7f5      	b.n	5962 <encode_uint+0xb4>
			conv->altform_0c = true;
    5976:	9a01      	ldr	r2, [sp, #4]
    5978:	7893      	ldrb	r3, [r2, #2]
    597a:	f043 0310 	orr.w	r3, r3, #16
    597e:	7093      	strb	r3, [r2, #2]
    5980:	e7ef      	b.n	5962 <encode_uint+0xb4>

00005982 <outs>:
{
    5982:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    5986:	4607      	mov	r7, r0
    5988:	460e      	mov	r6, r1
    598a:	4614      	mov	r4, r2
    598c:	4698      	mov	r8, r3
	size_t count = 0;
    598e:	2500      	movs	r5, #0
	while ((sp < ep) || ((ep == NULL) && *sp)) {
    5990:	e006      	b.n	59a0 <outs+0x1e>
		int rc = out((int)*sp++, ctx);
    5992:	4631      	mov	r1, r6
    5994:	f814 0b01 	ldrb.w	r0, [r4], #1
    5998:	47b8      	blx	r7
		if (rc < 0) {
    599a:	2800      	cmp	r0, #0
    599c:	db09      	blt.n	59b2 <outs+0x30>
		++count;
    599e:	3501      	adds	r5, #1
	while ((sp < ep) || ((ep == NULL) && *sp)) {
    59a0:	4544      	cmp	r4, r8
    59a2:	d3f6      	bcc.n	5992 <outs+0x10>
    59a4:	f1b8 0f00 	cmp.w	r8, #0
    59a8:	d102      	bne.n	59b0 <outs+0x2e>
    59aa:	7823      	ldrb	r3, [r4, #0]
    59ac:	2b00      	cmp	r3, #0
    59ae:	d1f0      	bne.n	5992 <outs+0x10>
	return (int)count;
    59b0:	4628      	mov	r0, r5
}
    59b2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

000059b6 <_ConfigAbsSyms>:
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_OUTPUT_PRINT_MEMORY_USAGE, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_BUILD_OUTPUT_BIN, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_COMPAT_INCLUDES, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_LEGACY_INCLUDE_PATH, 1);

GEN_ABS_SYM_END
    59b6:	4770      	bx	lr

000059b8 <abort_function>:
{
    59b8:	b508      	push	{r3, lr}
	sys_reboot(SYS_REBOOT_WARM);
    59ba:	2000      	movs	r0, #0
    59bc:	f7fb fae0 	bl	f80 <sys_reboot>

000059c0 <z_arm_fatal_error>:
	LOG_ERR("Faulting instruction address (r15/pc): 0x%08x",
		esf->basic.pc);
}

void z_arm_fatal_error(unsigned int reason, const z_arch_esf_t *esf)
{
    59c0:	b508      	push	{r3, lr}

	if (esf != NULL) {
		esf_dump(esf);
	}
	z_fatal_error(reason, esf);
    59c2:	f001 f9be 	bl	6d42 <z_fatal_error>
}
    59c6:	bd08      	pop	{r3, pc}

000059c8 <z_do_kernel_oops>:
 *   fault handler will executed instead of the SVC.
 *
 * @param esf exception frame
 */
void z_do_kernel_oops(const z_arch_esf_t *esf)
{
    59c8:	b508      	push	{r3, lr}
    59ca:	4601      	mov	r1, r0
	}

#endif /* CONFIG_USERSPACE */

#if !defined(CONFIG_EXTRA_EXCEPTION_INFO)
	z_arm_fatal_error(reason, esf);
    59cc:	6800      	ldr	r0, [r0, #0]
    59ce:	f7ff fff7 	bl	59c0 <z_arm_fatal_error>

	memcpy(&esf_copy, esf, offsetof(z_arch_esf_t, extra_info));
	esf_copy.extra_info = (struct __extra_esf_info) { 0 };
	z_arm_fatal_error(reason, &esf_copy);
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
}
    59d2:	bd08      	pop	{r3, pc}

000059d4 <z_irq_spurious>:
 * Installed in all _sw_isr_table slots at boot time. Throws an error if
 * called.
 *
 */
void z_irq_spurious(const void *unused)
{
    59d4:	b508      	push	{r3, lr}
	ARG_UNUSED(unused);

	z_arm_fatal_error(K_ERR_SPURIOUS_IRQ, NULL);
    59d6:	2100      	movs	r1, #0
    59d8:	2001      	movs	r0, #1
    59da:	f7ff fff1 	bl	59c0 <z_arm_fatal_error>
}
    59de:	bd08      	pop	{r3, pc}

000059e0 <z_arm_nmi>:
 * Simply call what is installed in 'static void(*handler)(void)'.
 *
 */

void z_arm_nmi(void)
{
    59e0:	b508      	push	{r3, lr}
	handler();
    59e2:	f7fb fd85 	bl	14f0 <z_SysNmiOnReset>
	z_arm_int_exit();
    59e6:	f7fb fe7b 	bl	16e0 <z_arm_exc_exit>
}
    59ea:	bd08      	pop	{r3, pc}

000059ec <memory_fault_recoverable>:
}
    59ec:	2000      	movs	r0, #0
    59ee:	4770      	bx	lr

000059f0 <debug_monitor>:
	*recoverable = false;
    59f0:	2300      	movs	r3, #0
    59f2:	700b      	strb	r3, [r1, #0]
}
    59f4:	4770      	bx	lr

000059f6 <fault_handle>:
{
    59f6:	b508      	push	{r3, lr}
	*recoverable = false;
    59f8:	2300      	movs	r3, #0
    59fa:	7013      	strb	r3, [r2, #0]
	switch (fault) {
    59fc:	1ecb      	subs	r3, r1, #3
    59fe:	2b09      	cmp	r3, #9
    5a00:	d81a      	bhi.n	5a38 <fault_handle+0x42>
    5a02:	e8df f003 	tbb	[pc, r3]
    5a06:	0905      	.short	0x0905
    5a08:	1919110d 	.word	0x1919110d
    5a0c:	14191919 	.word	0x14191919
		reason = hard_fault(esf, recoverable);
    5a10:	4611      	mov	r1, r2
    5a12:	f7fb feff 	bl	1814 <hard_fault>
		break;
    5a16:	e010      	b.n	5a3a <fault_handle+0x44>
		reason = mem_manage_fault(esf, 0, recoverable);
    5a18:	2100      	movs	r1, #0
    5a1a:	f7fb feab 	bl	1774 <mem_manage_fault>
		break;
    5a1e:	e00c      	b.n	5a3a <fault_handle+0x44>
		reason = bus_fault(esf, 0, recoverable);
    5a20:	2100      	movs	r1, #0
    5a22:	f7fb fe6b 	bl	16fc <bus_fault>
		break;
    5a26:	e008      	b.n	5a3a <fault_handle+0x44>
		reason = usage_fault(esf);
    5a28:	f7fb fe92 	bl	1750 <usage_fault>
		break;
    5a2c:	e005      	b.n	5a3a <fault_handle+0x44>
		debug_monitor(esf, recoverable);
    5a2e:	4611      	mov	r1, r2
    5a30:	f7ff ffde 	bl	59f0 <debug_monitor>
	uint32_t reason = K_ERR_CPU_EXCEPTION;
    5a34:	2000      	movs	r0, #0
		break;
    5a36:	e000      	b.n	5a3a <fault_handle+0x44>
	switch (fault) {
    5a38:	2000      	movs	r0, #0
}
    5a3a:	bd08      	pop	{r3, pc}

00005a3c <mpu_partition_is_valid>:
		((part->size & (part->size - 1U)) == 0U)
    5a3c:	6843      	ldr	r3, [r0, #4]
    5a3e:	1e5a      	subs	r2, r3, #1
		&&
    5a40:	4213      	tst	r3, r2
    5a42:	d106      	bne.n	5a52 <mpu_partition_is_valid+0x16>
		&&
    5a44:	2b1f      	cmp	r3, #31
    5a46:	d906      	bls.n	5a56 <mpu_partition_is_valid+0x1a>
		((part->start & (part->size - 1U)) == 0U);
    5a48:	6803      	ldr	r3, [r0, #0]
		&&
    5a4a:	421a      	tst	r2, r3
    5a4c:	d005      	beq.n	5a5a <mpu_partition_is_valid+0x1e>
    5a4e:	2000      	movs	r0, #0
    5a50:	4770      	bx	lr
    5a52:	2000      	movs	r0, #0
    5a54:	4770      	bx	lr
    5a56:	2000      	movs	r0, #0
    5a58:	4770      	bx	lr
    5a5a:	2001      	movs	r0, #1
}
    5a5c:	4770      	bx	lr

00005a5e <region_allocate_and_init>:
	if (index > (get_num_regions() - 1U)) {
    5a5e:	2807      	cmp	r0, #7
    5a60:	d805      	bhi.n	5a6e <region_allocate_and_init+0x10>
{
    5a62:	b510      	push	{r4, lr}
    5a64:	4604      	mov	r4, r0
	region_init(index, region_conf);
    5a66:	f7fc f82b 	bl	1ac0 <region_init>
	return index;
    5a6a:	4620      	mov	r0, r4
}
    5a6c:	bd10      	pop	{r4, pc}
		return -EINVAL;
    5a6e:	f06f 0015 	mvn.w	r0, #21
}
    5a72:	4770      	bx	lr

00005a74 <mpu_configure_region>:
{
    5a74:	b500      	push	{lr}
    5a76:	b085      	sub	sp, #20
	region_conf.base = new_region->start;
    5a78:	680b      	ldr	r3, [r1, #0]
    5a7a:	9301      	str	r3, [sp, #4]
	get_region_attr_from_mpu_partition_info(&region_conf.attr,
    5a7c:	684b      	ldr	r3, [r1, #4]
	p_attr->rasr = attr->rasr_attr | size_to_mpu_rasr_size(size);
    5a7e:	688a      	ldr	r2, [r1, #8]
	if (size <= 32U) {
    5a80:	2b20      	cmp	r3, #32
    5a82:	d912      	bls.n	5aaa <mpu_configure_region+0x36>
	if (size > (1UL << 31)) {
    5a84:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
    5a88:	d811      	bhi.n	5aae <mpu_configure_region+0x3a>
	return ((32 - __builtin_clz(size - 1U) - 2 + 1) << MPU_RASR_SIZE_Pos) &
    5a8a:	3b01      	subs	r3, #1
    5a8c:	fab3 f383 	clz	r3, r3
    5a90:	f1c3 031f 	rsb	r3, r3, #31
    5a94:	005b      	lsls	r3, r3, #1
    5a96:	f003 033e 	and.w	r3, r3, #62	; 0x3e
	p_attr->rasr = attr->rasr_attr | size_to_mpu_rasr_size(size);
    5a9a:	4313      	orrs	r3, r2
    5a9c:	9303      	str	r3, [sp, #12]
	return region_allocate_and_init(index,
    5a9e:	a901      	add	r1, sp, #4
    5aa0:	f7ff ffdd 	bl	5a5e <region_allocate_and_init>
}
    5aa4:	b005      	add	sp, #20
    5aa6:	f85d fb04 	ldr.w	pc, [sp], #4
		return REGION_32B;
    5aaa:	2308      	movs	r3, #8
    5aac:	e7f5      	b.n	5a9a <mpu_configure_region+0x26>
		return REGION_4G;
    5aae:	233e      	movs	r3, #62	; 0x3e
    5ab0:	e7f3      	b.n	5a9a <mpu_configure_region+0x26>

00005ab2 <mpu_configure_regions>:
{
    5ab2:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    5ab6:	4680      	mov	r8, r0
    5ab8:	460f      	mov	r7, r1
    5aba:	4699      	mov	r9, r3
	int reg_index = start_reg_index;
    5abc:	4616      	mov	r6, r2
	for (i = 0; i < regions_num; i++) {
    5abe:	2500      	movs	r5, #0
    5ac0:	e009      	b.n	5ad6 <mpu_configure_regions+0x24>
		reg_index = mpu_configure_region(reg_index, &regions[i]);
    5ac2:	4621      	mov	r1, r4
    5ac4:	b2f0      	uxtb	r0, r6
    5ac6:	f7ff ffd5 	bl	5a74 <mpu_configure_region>
    5aca:	4606      	mov	r6, r0
		if (reg_index == -EINVAL) {
    5acc:	f110 0f16 	cmn.w	r0, #22
    5ad0:	d014      	beq.n	5afc <mpu_configure_regions+0x4a>
		reg_index++;
    5ad2:	3601      	adds	r6, #1
	for (i = 0; i < regions_num; i++) {
    5ad4:	3501      	adds	r5, #1
    5ad6:	42bd      	cmp	r5, r7
    5ad8:	da10      	bge.n	5afc <mpu_configure_regions+0x4a>
		if (regions[i].size == 0U) {
    5ada:	eb05 0445 	add.w	r4, r5, r5, lsl #1
    5ade:	eb08 0484 	add.w	r4, r8, r4, lsl #2
    5ae2:	6862      	ldr	r2, [r4, #4]
    5ae4:	2a00      	cmp	r2, #0
    5ae6:	d0f5      	beq.n	5ad4 <mpu_configure_regions+0x22>
		if (do_sanity_check &&
    5ae8:	f1b9 0f00 	cmp.w	r9, #0
    5aec:	d0e9      	beq.n	5ac2 <mpu_configure_regions+0x10>
				(!mpu_partition_is_valid(&regions[i]))) {
    5aee:	4620      	mov	r0, r4
    5af0:	f7ff ffa4 	bl	5a3c <mpu_partition_is_valid>
		if (do_sanity_check &&
    5af4:	2800      	cmp	r0, #0
    5af6:	d1e4      	bne.n	5ac2 <mpu_configure_regions+0x10>
			return -EINVAL;
    5af8:	f06f 0615 	mvn.w	r6, #21
}
    5afc:	4630      	mov	r0, r6
    5afe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

00005b02 <arm_core_mpu_configure_static_mpu_regions>:
{
    5b02:	b508      	push	{r3, lr}
	if (mpu_configure_static_mpu_regions(static_regions, regions_num,
    5b04:	f7fb fff0 	bl	1ae8 <mpu_configure_static_mpu_regions>
}
    5b08:	bd08      	pop	{r3, pc}

00005b0a <arm_core_mpu_configure_dynamic_mpu_regions>:
{
    5b0a:	b508      	push	{r3, lr}
	if (mpu_configure_dynamic_mpu_regions(dynamic_regions, regions_num)
    5b0c:	f7fb fff6 	bl	1afc <mpu_configure_dynamic_mpu_regions>
}
    5b10:	bd08      	pop	{r3, pc}

00005b12 <strcpy>:

char *strcpy(char *ZRESTRICT d, const char *ZRESTRICT s)
{
	char *dest = d;

	while (*s != '\0') {
    5b12:	4602      	mov	r2, r0
    5b14:	e002      	b.n	5b1c <strcpy+0xa>
		*d = *s;
    5b16:	f802 3b01 	strb.w	r3, [r2], #1
		d++;
		s++;
    5b1a:	3101      	adds	r1, #1
	while (*s != '\0') {
    5b1c:	780b      	ldrb	r3, [r1, #0]
    5b1e:	2b00      	cmp	r3, #0
    5b20:	d1f9      	bne.n	5b16 <strcpy+0x4>
	}

	*d = '\0';
    5b22:	7013      	strb	r3, [r2, #0]

	return dest;
}
    5b24:	4770      	bx	lr

00005b26 <strncpy>:

char *strncpy(char *ZRESTRICT d, const char *ZRESTRICT s, size_t n)
{
	char *dest = d;

	while ((n > 0) && *s != '\0') {
    5b26:	4603      	mov	r3, r0
    5b28:	b1a2      	cbz	r2, 5b54 <strncpy+0x2e>
{
    5b2a:	b410      	push	{r4}
	while ((n > 0) && *s != '\0') {
    5b2c:	780c      	ldrb	r4, [r1, #0]
    5b2e:	b12c      	cbz	r4, 5b3c <strncpy+0x16>
		*d = *s;
    5b30:	f803 4b01 	strb.w	r4, [r3], #1
		s++;
    5b34:	3101      	adds	r1, #1
		d++;
		n--;
    5b36:	3a01      	subs	r2, #1
	while ((n > 0) && *s != '\0') {
    5b38:	2a00      	cmp	r2, #0
    5b3a:	d1f7      	bne.n	5b2c <strncpy+0x6>
	}

	while (n > 0) {
    5b3c:	b122      	cbz	r2, 5b48 <strncpy+0x22>
		*d = '\0';
    5b3e:	2100      	movs	r1, #0
    5b40:	f803 1b01 	strb.w	r1, [r3], #1
		d++;
		n--;
    5b44:	3a01      	subs	r2, #1
    5b46:	e7f9      	b.n	5b3c <strncpy+0x16>
	}

	return dest;
}
    5b48:	bc10      	pop	{r4}
    5b4a:	4770      	bx	lr
		*d = '\0';
    5b4c:	2100      	movs	r1, #0
    5b4e:	f803 1b01 	strb.w	r1, [r3], #1
		n--;
    5b52:	3a01      	subs	r2, #1
	while (n > 0) {
    5b54:	2a00      	cmp	r2, #0
    5b56:	d1f9      	bne.n	5b4c <strncpy+0x26>
    5b58:	4770      	bx	lr

00005b5a <strlen>:
 *
 * @return number of bytes in string <s>
 */

size_t strlen(const char *s)
{
    5b5a:	4603      	mov	r3, r0
	size_t n = 0;
    5b5c:	2000      	movs	r0, #0

	while (*s != '\0') {
    5b5e:	e001      	b.n	5b64 <strlen+0xa>
		s++;
    5b60:	3301      	adds	r3, #1
		n++;
    5b62:	3001      	adds	r0, #1
	while (*s != '\0') {
    5b64:	781a      	ldrb	r2, [r3, #0]
    5b66:	2a00      	cmp	r2, #0
    5b68:	d1fa      	bne.n	5b60 <strlen+0x6>
	}

	return n;
}
    5b6a:	4770      	bx	lr

00005b6c <strnlen>:
 *
 * @return number of bytes in fixed-size string <s>
 */

size_t strnlen(const char *s, size_t maxlen)
{
    5b6c:	4603      	mov	r3, r0
	size_t n = 0;
    5b6e:	2000      	movs	r0, #0

	while (*s != '\0' && n < maxlen) {
    5b70:	e001      	b.n	5b76 <strnlen+0xa>
		s++;
    5b72:	3301      	adds	r3, #1
		n++;
    5b74:	3001      	adds	r0, #1
	while (*s != '\0' && n < maxlen) {
    5b76:	781a      	ldrb	r2, [r3, #0]
    5b78:	b10a      	cbz	r2, 5b7e <strnlen+0x12>
    5b7a:	4288      	cmp	r0, r1
    5b7c:	d3f9      	bcc.n	5b72 <strnlen+0x6>
	}

	return n;
}
    5b7e:	4770      	bx	lr

00005b80 <memcpy>:
	const unsigned char *s_byte = (const unsigned char *)s;

#if !defined(CONFIG_MINIMAL_LIBC_OPTIMIZE_STRING_FOR_SIZE)
	const uintptr_t mask = sizeof(mem_word_t) - 1;

	if ((((uintptr_t)d ^ (uintptr_t)s_byte) & mask) == 0) {
    5b80:	ea80 0301 	eor.w	r3, r0, r1
    5b84:	f013 0f03 	tst.w	r3, #3
    5b88:	d001      	beq.n	5b8e <memcpy+0xe>
	unsigned char *d_byte = (unsigned char *)d;
    5b8a:	4603      	mov	r3, r0
    5b8c:	e023      	b.n	5bd6 <memcpy+0x56>
    5b8e:	4603      	mov	r3, r0

		/* do byte-sized copying until word-aligned or finished */

		while (((uintptr_t)d_byte) & mask) {
    5b90:	f013 0f03 	tst.w	r3, #3
    5b94:	d00f      	beq.n	5bb6 <memcpy+0x36>
			if (n == 0) {
    5b96:	b30a      	cbz	r2, 5bdc <memcpy+0x5c>
				return d;
			}
			*(d_byte++) = *(s_byte++);
    5b98:	f811 cb01 	ldrb.w	ip, [r1], #1
    5b9c:	f803 cb01 	strb.w	ip, [r3], #1
			n--;
    5ba0:	3a01      	subs	r2, #1
    5ba2:	e7f5      	b.n	5b90 <memcpy+0x10>
#endif

	/* do byte-sized copying until finished */

	while (n > 0) {
		*(d_byte++) = *(s_byte++);
    5ba4:	f811 cb01 	ldrb.w	ip, [r1], #1
    5ba8:	f803 cb01 	strb.w	ip, [r3], #1
		n--;
    5bac:	3a01      	subs	r2, #1
	while (n > 0) {
    5bae:	2a00      	cmp	r2, #0
    5bb0:	d1f8      	bne.n	5ba4 <memcpy+0x24>
	}

	return d;
}
    5bb2:	bc10      	pop	{r4}
    5bb4:	4770      	bx	lr
		while (n >= sizeof(mem_word_t)) {
    5bb6:	2a03      	cmp	r2, #3
    5bb8:	d90d      	bls.n	5bd6 <memcpy+0x56>
{
    5bba:	b410      	push	{r4}
			*(d_word++) = *(s_word++);
    5bbc:	f851 4b04 	ldr.w	r4, [r1], #4
    5bc0:	f843 4b04 	str.w	r4, [r3], #4
			n -= sizeof(mem_word_t);
    5bc4:	3a04      	subs	r2, #4
		while (n >= sizeof(mem_word_t)) {
    5bc6:	2a03      	cmp	r2, #3
    5bc8:	d8f8      	bhi.n	5bbc <memcpy+0x3c>
    5bca:	e7f0      	b.n	5bae <memcpy+0x2e>
		*(d_byte++) = *(s_byte++);
    5bcc:	f811 cb01 	ldrb.w	ip, [r1], #1
    5bd0:	f803 cb01 	strb.w	ip, [r3], #1
		n--;
    5bd4:	3a01      	subs	r2, #1
	while (n > 0) {
    5bd6:	2a00      	cmp	r2, #0
    5bd8:	d1f8      	bne.n	5bcc <memcpy+0x4c>
    5bda:	4770      	bx	lr
}
    5bdc:	4770      	bx	lr

00005bde <memset>:
void *memset(void *buf, int c, size_t n)
{
	/* do byte-sized initialization until word-aligned or finished */

	unsigned char *d_byte = (unsigned char *)buf;
	unsigned char c_byte = (unsigned char)c;
    5bde:	fa5f fc81 	uxtb.w	ip, r1
	unsigned char *d_byte = (unsigned char *)buf;
    5be2:	4603      	mov	r3, r0

#if !defined(CONFIG_MINIMAL_LIBC_OPTIMIZE_STRING_FOR_SIZE)
	while (((uintptr_t)d_byte) & (sizeof(mem_word_t) - 1)) {
    5be4:	e002      	b.n	5bec <memset+0xe>
		if (n == 0) {
			return buf;
		}
		*(d_byte++) = c_byte;
    5be6:	f803 cb01 	strb.w	ip, [r3], #1
		n--;
    5bea:	3a01      	subs	r2, #1
	while (((uintptr_t)d_byte) & (sizeof(mem_word_t) - 1)) {
    5bec:	f013 0f03 	tst.w	r3, #3
    5bf0:	d002      	beq.n	5bf8 <memset+0x1a>
		if (n == 0) {
    5bf2:	2a00      	cmp	r2, #0
    5bf4:	d1f7      	bne.n	5be6 <memset+0x8>
    5bf6:	e00f      	b.n	5c18 <memset+0x3a>
	}

	/* do word-sized initialization as long as possible */

	mem_word_t *d_word = (mem_word_t *)d_byte;
	mem_word_t c_word = (mem_word_t)c_byte;
    5bf8:	b2c9      	uxtb	r1, r1

	c_word |= c_word << 8;
    5bfa:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
	c_word |= c_word << 16;
    5bfe:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
#if Z_MEM_WORD_T_WIDTH > 32
	c_word |= c_word << 32;
#endif

	while (n >= sizeof(mem_word_t)) {
    5c02:	2a03      	cmp	r2, #3
    5c04:	d906      	bls.n	5c14 <memset+0x36>
		*(d_word++) = c_word;
    5c06:	f843 1b04 	str.w	r1, [r3], #4
		n -= sizeof(mem_word_t);
    5c0a:	3a04      	subs	r2, #4
    5c0c:	e7f9      	b.n	5c02 <memset+0x24>

	d_byte = (unsigned char *)d_word;
#endif

	while (n > 0) {
		*(d_byte++) = c_byte;
    5c0e:	f803 cb01 	strb.w	ip, [r3], #1
		n--;
    5c12:	3a01      	subs	r2, #1
	while (n > 0) {
    5c14:	2a00      	cmp	r2, #0
    5c16:	d1fa      	bne.n	5c0e <memset+0x30>
	}

	return buf;
}
    5c18:	4770      	bx	lr

00005c1a <_stdout_hook_default>:
}
    5c1a:	f04f 30ff 	mov.w	r0, #4294967295
    5c1e:	4770      	bx	lr

00005c20 <nrf52_errata_197>:
{
    #ifndef NRF52_SERIES
        return false;
    #else
        #if defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    5c20:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    5c24:	f8d3 2130 	ldr.w	r2, [r3, #304]	; 0x130
            uint32_t var2 = *(uint32_t *)0x10000134ul;
    5c28:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
        #endif
        #if defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            if (var1 == 0x08)
    5c2c:	2a08      	cmp	r2, #8
    5c2e:	d001      	beq.n	5c34 <nrf52_errata_197+0x14>
                    default:
                        return false;
                }
            }
        #endif
        return false;
    5c30:	2000      	movs	r0, #0
    5c32:	4770      	bx	lr
                switch(var2)
    5c34:	2b02      	cmp	r3, #2
    5c36:	d001      	beq.n	5c3c <nrf52_errata_197+0x1c>
                        return false;
    5c38:	2000      	movs	r0, #0
    5c3a:	4770      	bx	lr
                        return true;
    5c3c:	2001      	movs	r0, #1
    #endif
}
    5c3e:	4770      	bx	lr

00005c40 <pm_state_set>:
/* Invoke Low Power/System Off specific Tasks */
__weak void pm_state_set(enum pm_state state, uint8_t substate_id)
{
	ARG_UNUSED(substate_id);

	switch (state) {
    5c40:	2806      	cmp	r0, #6
    5c42:	d000      	beq.n	5c46 <pm_state_set+0x6>
		break;
	default:
		LOG_DBG("Unsupported power state %u", state);
		break;
	}
}
    5c44:	4770      	bx	lr
    p_reg->SYSTEMOFF = POWER_SYSTEMOFF_SYSTEMOFF_Enter;
    5c46:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    5c4a:	2201      	movs	r2, #1
    5c4c:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  __ASM volatile ("dsb 0xF":::"memory");
    5c50:	f3bf 8f4f 	dsb	sy
        __WFE();
    5c54:	bf20      	wfe
    while (true)
    5c56:	e7fd      	b.n	5c54 <pm_state_set+0x14>

00005c58 <pm_state_exit_post_ops>:
    5c58:	2300      	movs	r3, #0
    5c5a:	f383 8811 	msr	BASEPRI, r3
    5c5e:	f3bf 8f6f 	isb	sy
	/*
	 * System is now in active mode. Reenable interrupts which were disabled
	 * when OS started idling code.
	 */
	irq_unlock(0);
}
    5c62:	4770      	bx	lr

00005c64 <get_sub_data>:
	struct nrf_clock_control_data *data = dev->data;
    5c64:	6900      	ldr	r0, [r0, #16]
	return &data->subsys[type];
    5c66:	eb01 0141 	add.w	r1, r1, r1, lsl #1
    5c6a:	0089      	lsls	r1, r1, #2
    5c6c:	3138      	adds	r1, #56	; 0x38
}
    5c6e:	4408      	add	r0, r1
    5c70:	4770      	bx	lr

00005c72 <get_sub_config>:
	const struct nrf_clock_control_config *config =
    5c72:	6840      	ldr	r0, [r0, #4]
}
    5c74:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
    5c78:	4770      	bx	lr

00005c7a <get_onoff_manager>:
	struct nrf_clock_control_data *data = dev->data;
    5c7a:	6900      	ldr	r0, [r0, #16]
	return &data->mgr[type];
    5c7c:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
}
    5c80:	eb00 0081 	add.w	r0, r0, r1, lsl #2
    5c84:	4770      	bx	lr

00005c86 <get_status>:
{
    5c86:	b508      	push	{r3, lr}
	return GET_STATUS(get_sub_data(dev, type)->flags);
    5c88:	b2c9      	uxtb	r1, r1
    5c8a:	f7ff ffeb 	bl	5c64 <get_sub_data>
    5c8e:	6880      	ldr	r0, [r0, #8]
}
    5c90:	f000 0007 	and.w	r0, r0, #7
    5c94:	bd08      	pop	{r3, pc}

00005c96 <set_off_state>:
	__asm__ volatile(
    5c96:	f04f 0320 	mov.w	r3, #32
    5c9a:	f3ef 8211 	mrs	r2, BASEPRI
    5c9e:	f383 8812 	msr	BASEPRI_MAX, r3
    5ca2:	f3bf 8f6f 	isb	sy
	uint32_t current_ctx = GET_CTX(*flags);
    5ca6:	6803      	ldr	r3, [r0, #0]
	if ((current_ctx != 0) && (current_ctx != ctx)) {
    5ca8:	f013 03c0 	ands.w	r3, r3, #192	; 0xc0
    5cac:	d001      	beq.n	5cb2 <set_off_state+0x1c>
    5cae:	428b      	cmp	r3, r1
    5cb0:	d107      	bne.n	5cc2 <set_off_state+0x2c>
		*flags = CLOCK_CONTROL_STATUS_OFF;
    5cb2:	2301      	movs	r3, #1
    5cb4:	6003      	str	r3, [r0, #0]
	int err = 0;
    5cb6:	2000      	movs	r0, #0
	__asm__ volatile(
    5cb8:	f382 8811 	msr	BASEPRI, r2
    5cbc:	f3bf 8f6f 	isb	sy
}
    5cc0:	4770      	bx	lr
		err = -EPERM;
    5cc2:	f04f 30ff 	mov.w	r0, #4294967295
    5cc6:	e7f7      	b.n	5cb8 <set_off_state+0x22>

00005cc8 <set_starting_state>:
	__asm__ volatile(
    5cc8:	f04f 0320 	mov.w	r3, #32
    5ccc:	f3ef 8211 	mrs	r2, BASEPRI
    5cd0:	f383 8812 	msr	BASEPRI_MAX, r3
    5cd4:	f3bf 8f6f 	isb	sy
	uint32_t current_ctx = GET_CTX(*flags);
    5cd8:	6803      	ldr	r3, [r0, #0]
    5cda:	f003 0cc0 	and.w	ip, r3, #192	; 0xc0
	if ((*flags & (STATUS_MASK)) == CLOCK_CONTROL_STATUS_OFF) {
    5cde:	f003 0307 	and.w	r3, r3, #7
    5ce2:	2b01      	cmp	r3, #1
    5ce4:	d008      	beq.n	5cf8 <set_starting_state+0x30>
	} else if (current_ctx != ctx) {
    5ce6:	458c      	cmp	ip, r1
    5ce8:	d009      	beq.n	5cfe <set_starting_state+0x36>
		err = -EPERM;
    5cea:	f04f 30ff 	mov.w	r0, #4294967295
	__asm__ volatile(
    5cee:	f382 8811 	msr	BASEPRI, r2
    5cf2:	f3bf 8f6f 	isb	sy
}
    5cf6:	4770      	bx	lr
		*flags = CLOCK_CONTROL_STATUS_STARTING | ctx;
    5cf8:	6001      	str	r1, [r0, #0]
	int err = 0;
    5cfa:	2000      	movs	r0, #0
    5cfc:	e7f7      	b.n	5cee <set_starting_state+0x26>
		err = -EALREADY;
    5cfe:	f06f 0077 	mvn.w	r0, #119	; 0x77
    5d02:	e7f4      	b.n	5cee <set_starting_state+0x26>

00005d04 <set_on_state>:
	__asm__ volatile(
    5d04:	f04f 0320 	mov.w	r3, #32
    5d08:	f3ef 8211 	mrs	r2, BASEPRI
    5d0c:	f383 8812 	msr	BASEPRI_MAX, r3
    5d10:	f3bf 8f6f 	isb	sy
	*flags = CLOCK_CONTROL_STATUS_ON | GET_CTX(*flags);
    5d14:	6803      	ldr	r3, [r0, #0]
    5d16:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
    5d1a:	f043 0302 	orr.w	r3, r3, #2
    5d1e:	6003      	str	r3, [r0, #0]
	__asm__ volatile(
    5d20:	f382 8811 	msr	BASEPRI, r2
    5d24:	f3bf 8f6f 	isb	sy
}
    5d28:	4770      	bx	lr

00005d2a <clkstarted_handle>:
{
    5d2a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5d2c:	4606      	mov	r6, r0
    5d2e:	460c      	mov	r4, r1
	struct nrf_clock_control_sub_data *sub_data = get_sub_data(dev, type);
    5d30:	f7ff ff98 	bl	5c64 <get_sub_data>
	clock_control_cb_t callback = sub_data->cb;
    5d34:	6805      	ldr	r5, [r0, #0]
	void *user_data = sub_data->user_data;
    5d36:	6847      	ldr	r7, [r0, #4]
	sub_data->cb = NULL;
    5d38:	2300      	movs	r3, #0
    5d3a:	f840 3b08 	str.w	r3, [r0], #8
	set_on_state(&sub_data->flags);
    5d3e:	f7ff ffe1 	bl	5d04 <set_on_state>
	if (callback) {
    5d42:	b11d      	cbz	r5, 5d4c <clkstarted_handle+0x22>
		callback(dev, (clock_control_subsys_t)type, user_data);
    5d44:	463a      	mov	r2, r7
    5d46:	4621      	mov	r1, r4
    5d48:	4630      	mov	r0, r6
    5d4a:	47a8      	blx	r5
}
    5d4c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00005d4e <stop>:
{
    5d4e:	b570      	push	{r4, r5, r6, lr}
    5d50:	4606      	mov	r6, r0
    5d52:	4615      	mov	r5, r2
	enum clock_control_nrf_type type = (enum clock_control_nrf_type)subsys;
    5d54:	b2cc      	uxtb	r4, r1
	struct nrf_clock_control_sub_data *subdata = get_sub_data(dev, type);
    5d56:	4621      	mov	r1, r4
    5d58:	f7ff ff84 	bl	5c64 <get_sub_data>
	err = set_off_state(&subdata->flags, ctx);
    5d5c:	4629      	mov	r1, r5
    5d5e:	3008      	adds	r0, #8
    5d60:	f7ff ff99 	bl	5c96 <set_off_state>
	if (err < 0) {
    5d64:	2800      	cmp	r0, #0
    5d66:	db06      	blt.n	5d76 <stop+0x28>
	get_sub_config(dev, type)->stop();
    5d68:	4621      	mov	r1, r4
    5d6a:	4630      	mov	r0, r6
    5d6c:	f7ff ff81 	bl	5c72 <get_sub_config>
    5d70:	6843      	ldr	r3, [r0, #4]
    5d72:	4798      	blx	r3
	return 0;
    5d74:	2000      	movs	r0, #0
}
    5d76:	bd70      	pop	{r4, r5, r6, pc}

00005d78 <api_stop>:
{
    5d78:	b508      	push	{r3, lr}
	return stop(dev, subsys, CTX_API);
    5d7a:	2280      	movs	r2, #128	; 0x80
    5d7c:	f7ff ffe7 	bl	5d4e <stop>
}
    5d80:	bd08      	pop	{r3, pc}

00005d82 <async_start>:
{
    5d82:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    5d86:	4606      	mov	r6, r0
    5d88:	4690      	mov	r8, r2
    5d8a:	461f      	mov	r7, r3
	enum clock_control_nrf_type type = (enum clock_control_nrf_type)subsys;
    5d8c:	b2cd      	uxtb	r5, r1
	struct nrf_clock_control_sub_data *subdata = get_sub_data(dev, type);
    5d8e:	4629      	mov	r1, r5
    5d90:	f7ff ff68 	bl	5c64 <get_sub_data>
    5d94:	4604      	mov	r4, r0
	err = set_starting_state(&subdata->flags, ctx);
    5d96:	9906      	ldr	r1, [sp, #24]
    5d98:	3008      	adds	r0, #8
    5d9a:	f7ff ff95 	bl	5cc8 <set_starting_state>
	if (err < 0) {
    5d9e:	2800      	cmp	r0, #0
    5da0:	db09      	blt.n	5db6 <async_start+0x34>
	subdata->cb = cb;
    5da2:	f8c4 8000 	str.w	r8, [r4]
	subdata->user_data = user_data;
    5da6:	6067      	str	r7, [r4, #4]
	 get_sub_config(dev, type)->start();
    5da8:	4629      	mov	r1, r5
    5daa:	4630      	mov	r0, r6
    5dac:	f7ff ff61 	bl	5c72 <get_sub_config>
    5db0:	6803      	ldr	r3, [r0, #0]
    5db2:	4798      	blx	r3
	return 0;
    5db4:	2000      	movs	r0, #0
}
    5db6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00005dba <api_start>:
{
    5dba:	b510      	push	{r4, lr}
    5dbc:	b082      	sub	sp, #8
	return async_start(dev, subsys, cb, user_data, CTX_API);
    5dbe:	2480      	movs	r4, #128	; 0x80
    5dc0:	9400      	str	r4, [sp, #0]
    5dc2:	f7ff ffde 	bl	5d82 <async_start>
}
    5dc6:	b002      	add	sp, #8
    5dc8:	bd10      	pop	{r4, pc}

00005dca <onoff_started_callback>:
{
    5dca:	b510      	push	{r4, lr}
    5dcc:	4614      	mov	r4, r2
	struct onoff_manager *mgr = get_onoff_manager(dev, type);
    5dce:	b2c9      	uxtb	r1, r1
    5dd0:	f7ff ff53 	bl	5c7a <get_onoff_manager>
	notify(mgr, 0);
    5dd4:	2100      	movs	r1, #0
    5dd6:	47a0      	blx	r4
}
    5dd8:	bd10      	pop	{r4, pc}

00005dda <hfclk_start>:
{
    5dda:	b508      	push	{r3, lr}
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
}

NRFX_STATIC_INLINE void nrfx_clock_hfclk_start(void)
{
    nrfx_clock_start(NRF_CLOCK_DOMAIN_HFCLK);
    5ddc:	2001      	movs	r0, #1
    5dde:	f000 ff29 	bl	6c34 <nrfx_clock_start>
}
    5de2:	bd08      	pop	{r3, pc}

00005de4 <lfclk_start>:
{
    5de4:	b508      	push	{r3, lr}
    nrfx_clock_start(NRF_CLOCK_DOMAIN_LFCLK);
    5de6:	2000      	movs	r0, #0
    5de8:	f000 ff24 	bl	6c34 <nrfx_clock_start>
}
    5dec:	bd08      	pop	{r3, pc}

00005dee <hfclk_stop>:
{
    5dee:	b508      	push	{r3, lr}
}

NRFX_STATIC_INLINE void nrfx_clock_hfclk_stop(void)
{
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_HFCLK);
    5df0:	2001      	movs	r0, #1
    5df2:	f000 ff6f 	bl	6cd4 <nrfx_clock_stop>
}
    5df6:	bd08      	pop	{r3, pc}

00005df8 <lfclk_stop>:
{
    5df8:	b508      	push	{r3, lr}
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
    5dfa:	2000      	movs	r0, #0
    5dfc:	f000 ff6a 	bl	6cd4 <nrfx_clock_stop>
}
    5e00:	bd08      	pop	{r3, pc}

00005e02 <blocking_start_callback>:
{
    5e02:	b508      	push	{r3, lr}
    5e04:	4610      	mov	r0, r2
		(void) arch_syscall_invoke1(parm0.x, K_SYSCALL_K_SEM_GIVE);
		return;
	}
#endif
	compiler_barrier();
	z_impl_k_sem_give(sem);
    5e06:	f7fe fb37 	bl	4478 <z_impl_k_sem_give>
}
    5e0a:	bd08      	pop	{r3, pc}

00005e0c <get_drive>:
	switch (flags & (NRF_GPIO_DS_LOW_MASK | NRF_GPIO_DS_HIGH_MASK |
    5e0c:	f420 70fc 	bic.w	r0, r0, #504	; 0x1f8
    5e10:	f020 0001 	bic.w	r0, r0, #1
    5e14:	0540      	lsls	r0, r0, #21
    5e16:	0d40      	lsrs	r0, r0, #21
    5e18:	f240 2306 	movw	r3, #518	; 0x206
    5e1c:	4298      	cmp	r0, r3
    5e1e:	d033      	beq.n	5e88 <get_drive+0x7c>
    5e20:	d816      	bhi.n	5e50 <get_drive+0x44>
    5e22:	2806      	cmp	r0, #6
    5e24:	d02c      	beq.n	5e80 <get_drive+0x74>
    5e26:	d906      	bls.n	5e36 <get_drive+0x2a>
    5e28:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
    5e2c:	d10d      	bne.n	5e4a <get_drive+0x3e>
		*drive = NRF_GPIO_PIN_H0S1;
    5e2e:	2301      	movs	r3, #1
    5e30:	700b      	strb	r3, [r1, #0]
	int err = 0;
    5e32:	2000      	movs	r0, #0
		break;
    5e34:	4770      	bx	lr
	switch (flags & (NRF_GPIO_DS_LOW_MASK | NRF_GPIO_DS_HIGH_MASK |
    5e36:	b300      	cbz	r0, 5e7a <get_drive+0x6e>
    5e38:	2802      	cmp	r0, #2
    5e3a:	d103      	bne.n	5e44 <get_drive+0x38>
		*drive = NRF_GPIO_PIN_D0S1;
    5e3c:	2304      	movs	r3, #4
    5e3e:	700b      	strb	r3, [r1, #0]
	int err = 0;
    5e40:	2000      	movs	r0, #0
		break;
    5e42:	4770      	bx	lr
	switch (flags & (NRF_GPIO_DS_LOW_MASK | NRF_GPIO_DS_HIGH_MASK |
    5e44:	f06f 0015 	mvn.w	r0, #21
    5e48:	4770      	bx	lr
    5e4a:	f06f 0015 	mvn.w	r0, #21
    5e4e:	4770      	bx	lr
    5e50:	f240 4302 	movw	r3, #1026	; 0x402
    5e54:	4298      	cmp	r0, r3
    5e56:	d01b      	beq.n	5e90 <get_drive+0x84>
    5e58:	f5b0 6fc0 	cmp.w	r0, #1536	; 0x600
    5e5c:	d103      	bne.n	5e66 <get_drive+0x5a>
		*drive = NRF_GPIO_PIN_H0H1;
    5e5e:	2303      	movs	r3, #3
    5e60:	700b      	strb	r3, [r1, #0]
	int err = 0;
    5e62:	2000      	movs	r0, #0
		break;
    5e64:	4770      	bx	lr
	switch (flags & (NRF_GPIO_DS_LOW_MASK | NRF_GPIO_DS_HIGH_MASK |
    5e66:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
    5e6a:	d103      	bne.n	5e74 <get_drive+0x68>
		*drive = NRF_GPIO_PIN_S0H1;
    5e6c:	2302      	movs	r3, #2
    5e6e:	700b      	strb	r3, [r1, #0]
	int err = 0;
    5e70:	2000      	movs	r0, #0
		break;
    5e72:	4770      	bx	lr
	switch (flags & (NRF_GPIO_DS_LOW_MASK | NRF_GPIO_DS_HIGH_MASK |
    5e74:	f06f 0015 	mvn.w	r0, #21
    5e78:	4770      	bx	lr
		*drive = NRF_GPIO_PIN_S0S1;
    5e7a:	2000      	movs	r0, #0
    5e7c:	7008      	strb	r0, [r1, #0]
		break;
    5e7e:	4770      	bx	lr
		*drive = NRF_GPIO_PIN_S0D1;
    5e80:	2306      	movs	r3, #6
    5e82:	700b      	strb	r3, [r1, #0]
	int err = 0;
    5e84:	2000      	movs	r0, #0
		break;
    5e86:	4770      	bx	lr
		*drive = NRF_GPIO_PIN_H0D1;
    5e88:	2307      	movs	r3, #7
    5e8a:	700b      	strb	r3, [r1, #0]
	int err = 0;
    5e8c:	2000      	movs	r0, #0
		break;
    5e8e:	4770      	bx	lr
		*drive = NRF_GPIO_PIN_D0H1;
    5e90:	2305      	movs	r3, #5
    5e92:	700b      	strb	r3, [r1, #0]
	int err = 0;
    5e94:	2000      	movs	r0, #0
}
    5e96:	4770      	bx	lr

00005e98 <get_pull>:
	if (flags & GPIO_PULL_UP) {
    5e98:	f010 0f10 	tst.w	r0, #16
    5e9c:	d104      	bne.n	5ea8 <get_pull+0x10>
	} else if (flags & GPIO_PULL_DOWN) {
    5e9e:	f010 0f20 	tst.w	r0, #32
    5ea2:	d103      	bne.n	5eac <get_pull+0x14>
	return NRF_GPIO_PIN_NOPULL;
    5ea4:	2000      	movs	r0, #0
    5ea6:	4770      	bx	lr
		return NRF_GPIO_PIN_PULLUP;
    5ea8:	2003      	movs	r0, #3
    5eaa:	4770      	bx	lr
		return NRF_GPIO_PIN_PULLDOWN;
    5eac:	2001      	movs	r0, #1
}
    5eae:	4770      	bx	lr

00005eb0 <gpio_nrfx_port_get_raw>:
	return port->config;
    5eb0:	6843      	ldr	r3, [r0, #4]
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    5eb2:	685b      	ldr	r3, [r3, #4]
    return p_reg->IN;
    5eb4:	f8d3 3510 	ldr.w	r3, [r3, #1296]	; 0x510
	*value = nrf_gpio_port_in_read(reg);
    5eb8:	600b      	str	r3, [r1, #0]
}
    5eba:	2000      	movs	r0, #0
    5ebc:	4770      	bx	lr

00005ebe <gpio_nrfx_port_set_masked_raw>:
	return port->config;
    5ebe:	6843      	ldr	r3, [r0, #4]
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    5ec0:	685b      	ldr	r3, [r3, #4]
    return p_reg->OUT;
    5ec2:	f8d3 0504 	ldr.w	r0, [r3, #1284]	; 0x504
	nrf_gpio_port_out_write(reg, value_tmp | (mask & value));
    5ec6:	4042      	eors	r2, r0
    5ec8:	400a      	ands	r2, r1
    5eca:	4042      	eors	r2, r0
    p_reg->OUT = value;
    5ecc:	f8c3 2504 	str.w	r2, [r3, #1284]	; 0x504
}
    5ed0:	2000      	movs	r0, #0
    5ed2:	4770      	bx	lr

00005ed4 <gpio_nrfx_port_set_bits_raw>:
	return port->config;
    5ed4:	6843      	ldr	r3, [r0, #4]
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    5ed6:	685b      	ldr	r3, [r3, #4]
    p_reg->OUTSET = set_mask;
    5ed8:	f8c3 1508 	str.w	r1, [r3, #1288]	; 0x508
}
    5edc:	2000      	movs	r0, #0
    5ede:	4770      	bx	lr

00005ee0 <gpio_nrfx_port_clear_bits_raw>:
	return port->config;
    5ee0:	6843      	ldr	r3, [r0, #4]
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    5ee2:	685b      	ldr	r3, [r3, #4]
    p_reg->OUTCLR = clr_mask;
    5ee4:	f8c3 150c 	str.w	r1, [r3, #1292]	; 0x50c
}
    5ee8:	2000      	movs	r0, #0
    5eea:	4770      	bx	lr

00005eec <gpio_nrfx_port_toggle_bits>:
	return port->config;
    5eec:	6843      	ldr	r3, [r0, #4]
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    5eee:	685a      	ldr	r2, [r3, #4]
    return p_reg->OUT;
    5ef0:	f8d2 3504 	ldr.w	r3, [r2, #1284]	; 0x504
	nrf_gpio_port_out_write(reg, value ^ mask);
    5ef4:	404b      	eors	r3, r1
    p_reg->OUT = value;
    5ef6:	f8c2 3504 	str.w	r3, [r2, #1284]	; 0x504
}
    5efa:	2000      	movs	r0, #0
    5efc:	4770      	bx	lr

00005efe <get_trigger>:
	if (mode == GPIO_INT_MODE_LEVEL) {
    5efe:	f5b0 0f80 	cmp.w	r0, #4194304	; 0x400000
    5f02:	d007      	beq.n	5f14 <get_trigger+0x16>
	return trig == GPIO_INT_TRIG_BOTH ? NRFX_GPIOTE_TRIGGER_TOGGLE :
    5f04:	f1b1 6fc0 	cmp.w	r1, #100663296	; 0x6000000
    5f08:	d00d      	beq.n	5f26 <get_trigger+0x28>
    5f0a:	f1b1 7f00 	cmp.w	r1, #33554432	; 0x2000000
    5f0e:	d008      	beq.n	5f22 <get_trigger+0x24>
    5f10:	2001      	movs	r0, #1
}
    5f12:	4770      	bx	lr
		return trig == GPIO_INT_TRIG_LOW ? NRFX_GPIOTE_TRIGGER_LOW :
    5f14:	f1b1 7f00 	cmp.w	r1, #33554432	; 0x2000000
    5f18:	d001      	beq.n	5f1e <get_trigger+0x20>
    5f1a:	2005      	movs	r0, #5
    5f1c:	4770      	bx	lr
    5f1e:	2004      	movs	r0, #4
    5f20:	4770      	bx	lr
	return trig == GPIO_INT_TRIG_BOTH ? NRFX_GPIOTE_TRIGGER_TOGGLE :
    5f22:	2002      	movs	r0, #2
    5f24:	4770      	bx	lr
    5f26:	2003      	movs	r0, #3
    5f28:	4770      	bx	lr

00005f2a <gpio_nrfx_manage_callback>:
{
    5f2a:	b410      	push	{r4}
	return port->data;
    5f2c:	6904      	ldr	r4, [r0, #16]
	return gpio_manage_callback(&get_port_data(port)->callbacks,
    5f2e:	f104 0c04 	add.w	ip, r4, #4
	return list->head;
    5f32:	6863      	ldr	r3, [r4, #4]
					bool set)
{
	__ASSERT(callback, "No callback!");
	__ASSERT(callback->handler, "No callback handler!");

	if (!sys_slist_is_empty(callbacks)) {
    5f34:	b1fb      	cbz	r3, 5f76 <gpio_nrfx_manage_callback+0x4c>
 */
static inline bool sys_slist_find_and_remove(sys_slist_t *list,
					     sys_snode_t *node);

/** @} */
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    5f36:	2000      	movs	r0, #0
    5f38:	e00d      	b.n	5f56 <gpio_nrfx_manage_callback+0x2c>
	return node->next;
    5f3a:	680b      	ldr	r3, [r1, #0]
	list->head = node;
    5f3c:	6063      	str	r3, [r4, #4]
	return list->tail;
    5f3e:	f8dc 0004 	ldr.w	r0, [ip, #4]
Z_GENLIST_REMOVE(slist, snode)
    5f42:	4281      	cmp	r1, r0
    5f44:	d112      	bne.n	5f6c <gpio_nrfx_manage_callback+0x42>
	list->tail = node;
    5f46:	f8cc 3004 	str.w	r3, [ip, #4]
}
    5f4a:	e00f      	b.n	5f6c <gpio_nrfx_manage_callback+0x42>
	list->tail = node;
    5f4c:	f8cc 0004 	str.w	r0, [ip, #4]
}
    5f50:	e00c      	b.n	5f6c <gpio_nrfx_manage_callback+0x42>
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    5f52:	4618      	mov	r0, r3
    5f54:	681b      	ldr	r3, [r3, #0]
    5f56:	b163      	cbz	r3, 5f72 <gpio_nrfx_manage_callback+0x48>
    5f58:	4299      	cmp	r1, r3
    5f5a:	d1fa      	bne.n	5f52 <gpio_nrfx_manage_callback+0x28>
Z_GENLIST_REMOVE(slist, snode)
    5f5c:	2800      	cmp	r0, #0
    5f5e:	d0ec      	beq.n	5f3a <gpio_nrfx_manage_callback+0x10>
	return node->next;
    5f60:	680b      	ldr	r3, [r1, #0]
	parent->next = child;
    5f62:	6003      	str	r3, [r0, #0]
	return list->tail;
    5f64:	f8dc 3004 	ldr.w	r3, [ip, #4]
Z_GENLIST_REMOVE(slist, snode)
    5f68:	4299      	cmp	r1, r3
    5f6a:	d0ef      	beq.n	5f4c <gpio_nrfx_manage_callback+0x22>
	parent->next = child;
    5f6c:	2300      	movs	r3, #0
    5f6e:	600b      	str	r3, [r1, #0]
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    5f70:	2301      	movs	r3, #1
		if (!sys_slist_find_and_remove(callbacks, &callback->node)) {
    5f72:	b903      	cbnz	r3, 5f76 <gpio_nrfx_manage_callback+0x4c>
			if (!set) {
    5f74:	b162      	cbz	r2, 5f90 <gpio_nrfx_manage_callback+0x66>
				return -EINVAL;
			}
		}
	}

	if (set) {
    5f76:	b172      	cbz	r2, 5f96 <gpio_nrfx_manage_callback+0x6c>
	return list->head;
    5f78:	6863      	ldr	r3, [r4, #4]
	parent->next = child;
    5f7a:	600b      	str	r3, [r1, #0]
	list->head = node;
    5f7c:	6061      	str	r1, [r4, #4]
	return list->tail;
    5f7e:	f8dc 3004 	ldr.w	r3, [ip, #4]
Z_GENLIST_PREPEND(slist, snode)
    5f82:	b10b      	cbz	r3, 5f88 <gpio_nrfx_manage_callback+0x5e>
		sys_slist_prepend(callbacks, &callback->node);
	}

	return 0;
    5f84:	2000      	movs	r0, #0
    5f86:	e007      	b.n	5f98 <gpio_nrfx_manage_callback+0x6e>
	list->tail = node;
    5f88:	f8cc 1004 	str.w	r1, [ip, #4]
    5f8c:	2000      	movs	r0, #0
}
    5f8e:	e003      	b.n	5f98 <gpio_nrfx_manage_callback+0x6e>
				return -EINVAL;
    5f90:	f06f 0015 	mvn.w	r0, #21
    5f94:	e000      	b.n	5f98 <gpio_nrfx_manage_callback+0x6e>
	return 0;
    5f96:	2000      	movs	r0, #0
}
    5f98:	bc10      	pop	{r4}
    5f9a:	4770      	bx	lr

00005f9c <nrfx_gpio_handler>:
{
    5f9c:	b570      	push	{r4, r5, r6, lr}
    *p_pin = pin_number & 0x1F;
    5f9e:	f000 041f 	and.w	r4, r0, #31
	const struct device *port = get_dev(port_id);
    5fa2:	0940      	lsrs	r0, r0, #5
    5fa4:	f7fc f806 	bl	1fb4 <get_dev>
	if (port == NULL) {
    5fa8:	b1d8      	cbz	r0, 5fe2 <nrfx_gpio_handler+0x46>
    5faa:	4606      	mov	r6, r0
	return port->data;
    5fac:	6903      	ldr	r3, [r0, #16]
	gpio_fire_callbacks(list, port, BIT(pin));
    5fae:	2501      	movs	r5, #1
    5fb0:	40a5      	lsls	r5, r4
	return list->head;
    5fb2:	6859      	ldr	r1, [r3, #4]
					const struct device *port,
					uint32_t pins)
{
	struct gpio_callback *cb, *tmp;

	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
    5fb4:	b119      	cbz	r1, 5fbe <nrfx_gpio_handler+0x22>
    5fb6:	460c      	mov	r4, r1
Z_GENLIST_PEEK_NEXT(slist, snode)
    5fb8:	b149      	cbz	r1, 5fce <nrfx_gpio_handler+0x32>
	return node->next;
    5fba:	680c      	ldr	r4, [r1, #0]
    5fbc:	e007      	b.n	5fce <nrfx_gpio_handler+0x32>
    5fbe:	460c      	mov	r4, r1
    5fc0:	e005      	b.n	5fce <nrfx_gpio_handler+0x32>
    5fc2:	b164      	cbz	r4, 5fde <nrfx_gpio_handler+0x42>
    5fc4:	4623      	mov	r3, r4
Z_GENLIST_PEEK_NEXT(slist, snode)
    5fc6:	b104      	cbz	r4, 5fca <nrfx_gpio_handler+0x2e>
	return node->next;
    5fc8:	6823      	ldr	r3, [r4, #0]
    5fca:	4621      	mov	r1, r4
    5fcc:	461c      	mov	r4, r3
    5fce:	b141      	cbz	r1, 5fe2 <nrfx_gpio_handler+0x46>
		if (cb->pin_mask & pins) {
    5fd0:	688a      	ldr	r2, [r1, #8]
    5fd2:	402a      	ands	r2, r5
    5fd4:	d0f5      	beq.n	5fc2 <nrfx_gpio_handler+0x26>
			__ASSERT(cb->handler, "No callback handler!");
			cb->handler(port, cb, cb->pin_mask & pins);
    5fd6:	684b      	ldr	r3, [r1, #4]
    5fd8:	4630      	mov	r0, r6
    5fda:	4798      	blx	r3
    5fdc:	e7f1      	b.n	5fc2 <nrfx_gpio_handler+0x26>
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
    5fde:	4623      	mov	r3, r4
    5fe0:	e7f3      	b.n	5fca <nrfx_gpio_handler+0x2e>
}
    5fe2:	bd70      	pop	{r4, r5, r6, pc}

00005fe4 <endtx_isr>:
	const struct uarte_nrfx_config *config = dev->config;
    5fe4:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
    5fe6:	681b      	ldr	r3, [r3, #0]
	__asm__ volatile(
    5fe8:	f04f 0120 	mov.w	r1, #32
    5fec:	f3ef 8211 	mrs	r2, BASEPRI
    5ff0:	f381 8812 	msr	BASEPRI_MAX, r1
    5ff4:	f3bf 8f6f 	isb	sy
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    5ff8:	f8d3 1120 	ldr.w	r1, [r3, #288]	; 0x120
	if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDTX)) {
    5ffc:	b131      	cbz	r1, 600c <endtx_isr+0x28>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    5ffe:	2100      	movs	r1, #0
    6000:	f8c3 1120 	str.w	r1, [r3, #288]	; 0x120
    6004:	f8d3 1120 	ldr.w	r1, [r3, #288]	; 0x120
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    6008:	2101      	movs	r1, #1
    600a:	60d9      	str	r1, [r3, #12]
	__asm__ volatile(
    600c:	f382 8811 	msr	BASEPRI, r2
    6010:	f3bf 8f6f 	isb	sy
}
    6014:	4770      	bx	lr

00006016 <uarte_nrfx_configure>:
{
    6016:	b570      	push	{r4, r5, r6, lr}
    6018:	b082      	sub	sp, #8
    601a:	4606      	mov	r6, r0
    601c:	460c      	mov	r4, r1
	struct uarte_nrfx_data *data = dev->data;
    601e:	6905      	ldr	r5, [r0, #16]
	switch (cfg->stop_bits) {
    6020:	794b      	ldrb	r3, [r1, #5]
    6022:	2b01      	cmp	r3, #1
    6024:	d006      	beq.n	6034 <uarte_nrfx_configure+0x1e>
    6026:	2b03      	cmp	r3, #3
    6028:	d011      	beq.n	604e <uarte_nrfx_configure+0x38>
    602a:	f06f 0385 	mvn.w	r3, #133	; 0x85
}
    602e:	4618      	mov	r0, r3
    6030:	b002      	add	sp, #8
    6032:	bd70      	pop	{r4, r5, r6, pc}
		uarte_cfg.stop = NRF_UARTE_STOP_ONE;
    6034:	2300      	movs	r3, #0
    6036:	f88d 3006 	strb.w	r3, [sp, #6]
	if (cfg->data_bits != UART_CFG_DATA_BITS_8) {
    603a:	79a3      	ldrb	r3, [r4, #6]
    603c:	2b03      	cmp	r3, #3
    603e:	d137      	bne.n	60b0 <uarte_nrfx_configure+0x9a>
	switch (cfg->flow_ctrl) {
    6040:	79e3      	ldrb	r3, [r4, #7]
    6042:	b143      	cbz	r3, 6056 <uarte_nrfx_configure+0x40>
    6044:	2b01      	cmp	r3, #1
    6046:	d010      	beq.n	606a <uarte_nrfx_configure+0x54>
    6048:	f06f 0385 	mvn.w	r3, #133	; 0x85
    604c:	e7ef      	b.n	602e <uarte_nrfx_configure+0x18>
		uarte_cfg.stop = NRF_UARTE_STOP_TWO;
    604e:	2310      	movs	r3, #16
    6050:	f88d 3006 	strb.w	r3, [sp, #6]
		break;
    6054:	e7f1      	b.n	603a <uarte_nrfx_configure+0x24>
		uarte_cfg.hwfc = NRF_UARTE_HWFC_DISABLED;
    6056:	2300      	movs	r3, #0
    6058:	f88d 3004 	strb.w	r3, [sp, #4]
	switch (cfg->parity) {
    605c:	7923      	ldrb	r3, [r4, #4]
    605e:	b143      	cbz	r3, 6072 <uarte_nrfx_configure+0x5c>
    6060:	2b02      	cmp	r3, #2
    6062:	d021      	beq.n	60a8 <uarte_nrfx_configure+0x92>
    6064:	f06f 0385 	mvn.w	r3, #133	; 0x85
    6068:	e7e1      	b.n	602e <uarte_nrfx_configure+0x18>
		uarte_cfg.hwfc = NRF_UARTE_HWFC_ENABLED;
    606a:	2301      	movs	r3, #1
    606c:	f88d 3004 	strb.w	r3, [sp, #4]
		break;
    6070:	e7f4      	b.n	605c <uarte_nrfx_configure+0x46>
		uarte_cfg.parity = NRF_UARTE_PARITY_EXCLUDED;
    6072:	2300      	movs	r3, #0
    6074:	f88d 3005 	strb.w	r3, [sp, #5]
	if (baudrate_set(dev, cfg->baudrate) != 0) {
    6078:	6821      	ldr	r1, [r4, #0]
    607a:	4630      	mov	r0, r6
    607c:	f7fc f8d0 	bl	2220 <baudrate_set>
    6080:	4603      	mov	r3, r0
    6082:	b9c0      	cbnz	r0, 60b6 <uarte_nrfx_configure+0xa0>
	const struct uarte_nrfx_config *config = dev->config;
    6084:	6872      	ldr	r2, [r6, #4]
	return config->uarte_regs;
    6086:	6810      	ldr	r0, [r2, #0]
    p_reg->CONFIG = (uint32_t)p_cfg->parity
    6088:	f89d 1005 	ldrb.w	r1, [sp, #5]
                    | (uint32_t)p_cfg->stop
    608c:	f89d 6006 	ldrb.w	r6, [sp, #6]
                    | (uint32_t)p_cfg->hwfc;
    6090:	f89d 2004 	ldrb.w	r2, [sp, #4]
    6094:	4331      	orrs	r1, r6
    6096:	430a      	orrs	r2, r1
    p_reg->CONFIG = (uint32_t)p_cfg->parity
    6098:	f8c0 256c 	str.w	r2, [r0, #1388]	; 0x56c
	data->uart_config = *cfg;
    609c:	3504      	adds	r5, #4
    609e:	e894 0003 	ldmia.w	r4, {r0, r1}
    60a2:	e885 0003 	stmia.w	r5, {r0, r1}
	return 0;
    60a6:	e7c2      	b.n	602e <uarte_nrfx_configure+0x18>
		uarte_cfg.parity = NRF_UARTE_PARITY_INCLUDED;
    60a8:	230e      	movs	r3, #14
    60aa:	f88d 3005 	strb.w	r3, [sp, #5]
		break;
    60ae:	e7e3      	b.n	6078 <uarte_nrfx_configure+0x62>
		return -ENOTSUP;
    60b0:	f06f 0385 	mvn.w	r3, #133	; 0x85
    60b4:	e7bb      	b.n	602e <uarte_nrfx_configure+0x18>
		return -ENOTSUP;
    60b6:	f06f 0385 	mvn.w	r3, #133	; 0x85
    60ba:	e7b8      	b.n	602e <uarte_nrfx_configure+0x18>

000060bc <uarte_nrfx_config_get>:
{
    60bc:	460a      	mov	r2, r1
	struct uarte_nrfx_data *data = dev->data;
    60be:	6903      	ldr	r3, [r0, #16]
	*cfg = data->uart_config;
    60c0:	3304      	adds	r3, #4
    60c2:	e893 0003 	ldmia.w	r3, {r0, r1}
    60c6:	e882 0003 	stmia.w	r2, {r0, r1}
}
    60ca:	2000      	movs	r0, #0
    60cc:	4770      	bx	lr

000060ce <uarte_nrfx_err_check>:
	const struct uarte_nrfx_config *config = dev->config;
    60ce:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
    60d0:	681b      	ldr	r3, [r3, #0]
    uint32_t errsrc_mask = p_reg->ERRORSRC;
    60d2:	f8d3 0480 	ldr.w	r0, [r3, #1152]	; 0x480
    p_reg->ERRORSRC = errsrc_mask;
    60d6:	f8c3 0480 	str.w	r0, [r3, #1152]	; 0x480
}
    60da:	4770      	bx	lr

000060dc <is_tx_ready>:
	const struct uarte_nrfx_config *config = dev->config;
    60dc:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
    60de:	681a      	ldr	r2, [r3, #0]
	bool ppi_endtx = config->flags & UARTE_CFG_FLAG_PPI_ENDTX;
    60e0:	685b      	ldr	r3, [r3, #4]
    60e2:	f003 0302 	and.w	r3, r3, #2
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    60e6:	f8d2 1158 	ldr.w	r1, [r2, #344]	; 0x158
	return nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED) ||
    60ea:	b929      	cbnz	r1, 60f8 <is_tx_ready+0x1c>
    60ec:	b933      	cbnz	r3, 60fc <is_tx_ready+0x20>
    60ee:	f8d2 3120 	ldr.w	r3, [r2, #288]	; 0x120
    60f2:	b92b      	cbnz	r3, 6100 <is_tx_ready+0x24>
    60f4:	2000      	movs	r0, #0
    60f6:	4770      	bx	lr
    60f8:	2001      	movs	r0, #1
    60fa:	4770      	bx	lr
    60fc:	2000      	movs	r0, #0
    60fe:	4770      	bx	lr
    6100:	2001      	movs	r0, #1
}
    6102:	4770      	bx	lr

00006104 <uarte_enable>:
	struct uarte_nrfx_data *data = dev->data;
    6104:	6903      	ldr	r3, [r0, #16]
	if (data->async) {
    6106:	68db      	ldr	r3, [r3, #12]
    6108:	b123      	cbz	r3, 6114 <uarte_enable+0x10>
		bool disabled = data->async->low_power_mask == 0;
    610a:	f8d3 20c8 	ldr.w	r2, [r3, #200]	; 0xc8
		data->async->low_power_mask |= mask;
    610e:	4311      	orrs	r1, r2
    6110:	f8c3 10c8 	str.w	r1, [r3, #200]	; 0xc8
	const struct uarte_nrfx_config *config = dev->config;
    6114:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
    6116:	681b      	ldr	r3, [r3, #0]
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Enabled;
    6118:	2208      	movs	r2, #8
    611a:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
}
    611e:	4770      	bx	lr

00006120 <tx_start>:
{
    6120:	b510      	push	{r4, lr}
	const struct uarte_nrfx_config *config = dev->config;
    6122:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
    6124:	681c      	ldr	r4, [r3, #0]
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    6126:	f8c4 1544 	str.w	r1, [r4, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
    612a:	f8c4 2548 	str.w	r2, [r4, #1352]	; 0x548
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    612e:	2200      	movs	r2, #0
    6130:	f8c4 2120 	str.w	r2, [r4, #288]	; 0x120
    6134:	f8d4 1120 	ldr.w	r1, [r4, #288]	; 0x120
    6138:	f8c4 2158 	str.w	r2, [r4, #344]	; 0x158
    613c:	f8d4 2158 	ldr.w	r2, [r4, #344]	; 0x158
	if (config->flags & UARTE_CFG_FLAG_LOW_POWER) {
    6140:	685b      	ldr	r3, [r3, #4]
    6142:	f013 0f10 	tst.w	r3, #16
    6146:	d102      	bne.n	614e <tx_start+0x2e>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    6148:	2301      	movs	r3, #1
    614a:	60a3      	str	r3, [r4, #8]
}
    614c:	bd10      	pop	{r4, pc}
		uarte_enable(dev, UARTE_LOW_POWER_TX);
    614e:	2101      	movs	r1, #1
    6150:	f7ff ffd8 	bl	6104 <uarte_enable>
    p_reg->INTENSET = mask;
    6154:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
    6158:	f8c4 3304 	str.w	r3, [r4, #772]	; 0x304
}
    615c:	e7f4      	b.n	6148 <tx_start+0x28>

0000615e <uart_disable>:
	const struct uarte_nrfx_config *config = dev->config;
    615e:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
    6160:	681b      	ldr	r3, [r3, #0]
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Disabled;
    6162:	2200      	movs	r2, #0
    6164:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
}
    6168:	4770      	bx	lr

0000616a <uarte_nrfx_rx_counting_init>:
	const struct uarte_nrfx_config *cfg = dev->config;
    616a:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
    616c:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENSET = mask;
    616e:	2204      	movs	r2, #4
    6170:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
}
    6174:	2000      	movs	r0, #0
    6176:	4770      	bx	lr

00006178 <start_tx_locked>:
{
    6178:	b538      	push	{r3, r4, r5, lr}
    617a:	4605      	mov	r5, r0
    617c:	460c      	mov	r4, r1
	if (!is_tx_ready(dev)) {
    617e:	f7ff ffad 	bl	60dc <is_tx_ready>
    6182:	b920      	cbnz	r0, 618e <start_tx_locked+0x16>
		data->async->pending_tx = true;
    6184:	68e3      	ldr	r3, [r4, #12]
    6186:	2201      	movs	r2, #1
    6188:	f883 20d4 	strb.w	r2, [r3, #212]	; 0xd4
}
    618c:	bd38      	pop	{r3, r4, r5, pc}
		data->async->pending_tx = false;
    618e:	68e3      	ldr	r3, [r4, #12]
    6190:	2200      	movs	r2, #0
    6192:	f883 20d4 	strb.w	r2, [r3, #212]	; 0xd4
		data->async->tx_amount = -1;
    6196:	68e3      	ldr	r3, [r4, #12]
    6198:	f04f 32ff 	mov.w	r2, #4294967295
    619c:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
		tx_start(dev, data->async->xfer_buf, data->async->xfer_len);
    61a0:	68e3      	ldr	r3, [r4, #12]
    61a2:	695a      	ldr	r2, [r3, #20]
    61a4:	6919      	ldr	r1, [r3, #16]
    61a6:	4628      	mov	r0, r5
    61a8:	f7ff ffba 	bl	6120 <tx_start>
}
    61ac:	e7ee      	b.n	618c <start_tx_locked+0x14>

000061ae <user_callback>:
{
    61ae:	b508      	push	{r3, lr}
	struct uarte_nrfx_data *data = dev->data;
    61b0:	6903      	ldr	r3, [r0, #16]
	if (data->async->user_callback) {
    61b2:	68da      	ldr	r2, [r3, #12]
    61b4:	6813      	ldr	r3, [r2, #0]
    61b6:	b10b      	cbz	r3, 61bc <user_callback+0xe>
		data->async->user_callback(dev, evt, data->async->user_data);
    61b8:	6852      	ldr	r2, [r2, #4]
    61ba:	4798      	blx	r3
}
    61bc:	bd08      	pop	{r3, pc}

000061be <notify_uart_rx_rdy>:
{
    61be:	b500      	push	{lr}
    61c0:	b087      	sub	sp, #28
	struct uarte_nrfx_data *data = dev->data;
    61c2:	6902      	ldr	r2, [r0, #16]
	struct uart_event evt = {
    61c4:	2300      	movs	r3, #0
    61c6:	9301      	str	r3, [sp, #4]
    61c8:	9302      	str	r3, [sp, #8]
    61ca:	9303      	str	r3, [sp, #12]
    61cc:	9304      	str	r3, [sp, #16]
    61ce:	9305      	str	r3, [sp, #20]
    61d0:	2302      	movs	r3, #2
    61d2:	f88d 3004 	strb.w	r3, [sp, #4]
		.data.rx.buf = data->async->rx_buf,
    61d6:	68d3      	ldr	r3, [r2, #12]
    61d8:	6e1a      	ldr	r2, [r3, #96]	; 0x60
	struct uart_event evt = {
    61da:	9202      	str	r2, [sp, #8]
		.data.rx.offset = data->async->rx_offset
    61dc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
	struct uart_event evt = {
    61de:	9303      	str	r3, [sp, #12]
    61e0:	9104      	str	r1, [sp, #16]
	user_callback(dev, &evt);
    61e2:	a901      	add	r1, sp, #4
    61e4:	f7ff ffe3 	bl	61ae <user_callback>
}
    61e8:	b007      	add	sp, #28
    61ea:	f85d fb04 	ldr.w	pc, [sp], #4

000061ee <rx_buf_release>:
	if (*buf) {
    61ee:	680b      	ldr	r3, [r1, #0]
    61f0:	b19b      	cbz	r3, 621a <rx_buf_release+0x2c>
{
    61f2:	b530      	push	{r4, r5, lr}
    61f4:	b087      	sub	sp, #28
    61f6:	460c      	mov	r4, r1
		struct uart_event evt = {
    61f8:	2500      	movs	r5, #0
    61fa:	9501      	str	r5, [sp, #4]
    61fc:	9502      	str	r5, [sp, #8]
    61fe:	9503      	str	r5, [sp, #12]
    6200:	9504      	str	r5, [sp, #16]
    6202:	9505      	str	r5, [sp, #20]
    6204:	2304      	movs	r3, #4
    6206:	f88d 3004 	strb.w	r3, [sp, #4]
			.data.rx_buf.buf = *buf,
    620a:	680b      	ldr	r3, [r1, #0]
		struct uart_event evt = {
    620c:	9302      	str	r3, [sp, #8]
		user_callback(dev, &evt);
    620e:	a901      	add	r1, sp, #4
    6210:	f7ff ffcd 	bl	61ae <user_callback>
		*buf = NULL;
    6214:	6025      	str	r5, [r4, #0]
}
    6216:	b007      	add	sp, #28
    6218:	bd30      	pop	{r4, r5, pc}
    621a:	4770      	bx	lr

0000621c <notify_rx_disable>:
{
    621c:	b500      	push	{lr}
    621e:	b087      	sub	sp, #28
	struct uart_event evt = {
    6220:	2300      	movs	r3, #0
    6222:	9301      	str	r3, [sp, #4]
    6224:	9302      	str	r3, [sp, #8]
    6226:	9303      	str	r3, [sp, #12]
    6228:	9304      	str	r3, [sp, #16]
    622a:	9305      	str	r3, [sp, #20]
    622c:	2305      	movs	r3, #5
    622e:	f88d 3004 	strb.w	r3, [sp, #4]
	user_callback(dev, (struct uart_event *)&evt);
    6232:	a901      	add	r1, sp, #4
    6234:	f7ff ffbb 	bl	61ae <user_callback>
}
    6238:	b007      	add	sp, #28
    623a:	f85d fb04 	ldr.w	pc, [sp], #4

0000623e <uarte_nrfx_rx_buf_rsp>:
{
    623e:	b430      	push	{r4, r5}
	struct uarte_nrfx_data *data = dev->data;
    6240:	6904      	ldr	r4, [r0, #16]
	const struct uarte_nrfx_config *config = dev->config;
    6242:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
    6244:	681b      	ldr	r3, [r3, #0]
	__asm__ volatile(
    6246:	f04f 0020 	mov.w	r0, #32
    624a:	f3ef 8c11 	mrs	ip, BASEPRI
    624e:	f380 8812 	msr	BASEPRI_MAX, r0
    6252:	f3bf 8f6f 	isb	sy
	if (data->async->rx_buf == NULL) {
    6256:	68e0      	ldr	r0, [r4, #12]
    6258:	6e05      	ldr	r5, [r0, #96]	; 0x60
    625a:	b1ad      	cbz	r5, 6288 <uarte_nrfx_rx_buf_rsp+0x4a>
	} else if (data->async->rx_next_buf == NULL) {
    625c:	6ec5      	ldr	r5, [r0, #108]	; 0x6c
    625e:	b9b5      	cbnz	r5, 628e <uarte_nrfx_rx_buf_rsp+0x50>
		data->async->rx_next_buf = buf;
    6260:	66c1      	str	r1, [r0, #108]	; 0x6c
		data->async->rx_next_buf_len = len;
    6262:	68e0      	ldr	r0, [r4, #12]
    6264:	6702      	str	r2, [r0, #112]	; 0x70
    p_reg->RXD.PTR    = (uint32_t)p_buffer;
    6266:	f8c3 1534 	str.w	r1, [r3, #1332]	; 0x534
    p_reg->RXD.MAXCNT = length;
    626a:	f8c3 2538 	str.w	r2, [r3, #1336]	; 0x538
    p_reg->SHORTS |= mask;
    626e:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
    6272:	f042 0220 	orr.w	r2, r2, #32
    6276:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
		err = 0;
    627a:	2000      	movs	r0, #0
	__asm__ volatile(
    627c:	f38c 8811 	msr	BASEPRI, ip
    6280:	f3bf 8f6f 	isb	sy
}
    6284:	bc30      	pop	{r4, r5}
    6286:	4770      	bx	lr
		err = -EACCES;
    6288:	f06f 000c 	mvn.w	r0, #12
    628c:	e7f6      	b.n	627c <uarte_nrfx_rx_buf_rsp+0x3e>
		err = -EBUSY;
    628e:	f06f 000f 	mvn.w	r0, #15
    6292:	e7f3      	b.n	627c <uarte_nrfx_rx_buf_rsp+0x3e>

00006294 <uarte_nrfx_callback_set>:
	struct uarte_nrfx_data *data = dev->data;
    6294:	6903      	ldr	r3, [r0, #16]
	if (!data->async) {
    6296:	68d8      	ldr	r0, [r3, #12]
    6298:	b120      	cbz	r0, 62a4 <uarte_nrfx_callback_set+0x10>
	data->async->user_callback = callback;
    629a:	6001      	str	r1, [r0, #0]
	data->async->user_data = user_data;
    629c:	68db      	ldr	r3, [r3, #12]
    629e:	605a      	str	r2, [r3, #4]
	return 0;
    62a0:	2000      	movs	r0, #0
    62a2:	4770      	bx	lr
		return -ENOTSUP;
    62a4:	f06f 0085 	mvn.w	r0, #133	; 0x85
}
    62a8:	4770      	bx	lr

000062aa <uarte_nrfx_poll_in>:
	const struct uarte_nrfx_data *data = dev->data;
    62aa:	6902      	ldr	r2, [r0, #16]
	const struct uarte_nrfx_config *config = dev->config;
    62ac:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
    62ae:	681b      	ldr	r3, [r3, #0]
	if (data->async) {
    62b0:	68d0      	ldr	r0, [r2, #12]
    62b2:	b960      	cbnz	r0, 62ce <uarte_nrfx_poll_in+0x24>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    62b4:	f8d3 0110 	ldr.w	r0, [r3, #272]	; 0x110
	if (!nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDRX)) {
    62b8:	b160      	cbz	r0, 62d4 <uarte_nrfx_poll_in+0x2a>
	*c = data->rx_data;
    62ba:	7d52      	ldrb	r2, [r2, #21]
    62bc:	700a      	strb	r2, [r1, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    62be:	2000      	movs	r0, #0
    62c0:	f8c3 0110 	str.w	r0, [r3, #272]	; 0x110
    62c4:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    62c8:	2201      	movs	r2, #1
    62ca:	601a      	str	r2, [r3, #0]
	return 0;
    62cc:	4770      	bx	lr
		return -ENOTSUP;
    62ce:	f06f 0085 	mvn.w	r0, #133	; 0x85
    62d2:	4770      	bx	lr
		return -1;
    62d4:	f04f 30ff 	mov.w	r0, #4294967295
}
    62d8:	4770      	bx	lr

000062da <wait_tx_ready>:
{
    62da:	b570      	push	{r4, r5, r6, lr}
    62dc:	4606      	mov	r6, r0
    62de:	e014      	b.n	630a <wait_tx_ready+0x30>
		if (res) {
    62e0:	b17d      	cbz	r5, 6302 <wait_tx_ready+0x28>
	__asm__ volatile(
    62e2:	f04f 0320 	mov.w	r3, #32
    62e6:	f3ef 8411 	mrs	r4, BASEPRI
    62ea:	f383 8812 	msr	BASEPRI_MAX, r3
    62ee:	f3bf 8f6f 	isb	sy
			if (is_tx_ready(dev)) {
    62f2:	4630      	mov	r0, r6
    62f4:	f7ff fef2 	bl	60dc <is_tx_ready>
    62f8:	b9a0      	cbnz	r0, 6324 <wait_tx_ready+0x4a>
	__asm__ volatile(
    62fa:	f384 8811 	msr	BASEPRI, r4
    62fe:	f3bf 8f6f 	isb	sy
	return z_impl_k_sleep(timeout);
    6302:	2021      	movs	r0, #33	; 0x21
    6304:	2100      	movs	r1, #0
    6306:	f7fe fcb1 	bl	4c6c <z_impl_k_sleep>
		NRFX_WAIT_FOR(is_tx_ready(dev), 100, 1, res);
    630a:	2464      	movs	r4, #100	; 0x64
    630c:	4630      	mov	r0, r6
    630e:	f7ff fee5 	bl	60dc <is_tx_ready>
    6312:	4605      	mov	r5, r0
    6314:	2800      	cmp	r0, #0
    6316:	d1e3      	bne.n	62e0 <wait_tx_ready+0x6>
    6318:	2001      	movs	r0, #1
    631a:	f000 fc60 	bl	6bde <nrfx_busy_wait>
    631e:	3c01      	subs	r4, #1
    6320:	d1f4      	bne.n	630c <wait_tx_ready+0x32>
    6322:	e7dd      	b.n	62e0 <wait_tx_ready+0x6>
}
    6324:	4620      	mov	r0, r4
    6326:	bd70      	pop	{r4, r5, r6, pc}

00006328 <uarte_nrfx_rx_disable>:
{
    6328:	b538      	push	{r3, r4, r5, lr}
	struct uarte_nrfx_data *data = dev->data;
    632a:	6905      	ldr	r5, [r0, #16]
	const struct uarte_nrfx_config *config = dev->config;
    632c:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
    632e:	681c      	ldr	r4, [r3, #0]
	if (data->async->rx_buf == NULL) {
    6330:	68eb      	ldr	r3, [r5, #12]
    6332:	6e1a      	ldr	r2, [r3, #96]	; 0x60
    6334:	b1ba      	cbz	r2, 6366 <uarte_nrfx_rx_disable+0x3e>
	if (data->async->rx_next_buf != NULL) {
    6336:	6edb      	ldr	r3, [r3, #108]	; 0x6c
    6338:	b153      	cbz	r3, 6350 <uarte_nrfx_rx_disable+0x28>
    p_reg->SHORTS &= ~(mask);
    633a:	f8d4 3200 	ldr.w	r3, [r4, #512]	; 0x200
    633e:	f023 0320 	bic.w	r3, r3, #32
    6342:	f8c4 3200 	str.w	r3, [r4, #512]	; 0x200
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    6346:	2300      	movs	r3, #0
    6348:	f8c4 314c 	str.w	r3, [r4, #332]	; 0x14c
    634c:	f8d4 314c 	ldr.w	r3, [r4, #332]	; 0x14c
	k_timer_stop(&data->async->rx_timeout_timer);
    6350:	68e8      	ldr	r0, [r5, #12]
    6352:	3088      	adds	r0, #136	; 0x88
	z_impl_k_timer_stop(timer);
    6354:	f000 ff87 	bl	7266 <z_impl_k_timer_stop>
	data->async->rx_enabled = false;
    6358:	68eb      	ldr	r3, [r5, #12]
    635a:	2000      	movs	r0, #0
    635c:	f883 00d2 	strb.w	r0, [r3, #210]	; 0xd2
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    6360:	2301      	movs	r3, #1
    6362:	6063      	str	r3, [r4, #4]
}
    6364:	bd38      	pop	{r3, r4, r5, pc}
		return -EFAULT;
    6366:	f06f 000d 	mvn.w	r0, #13
    636a:	e7fb      	b.n	6364 <uarte_nrfx_rx_disable+0x3c>

0000636c <error_isr>:
{
    636c:	b510      	push	{r4, lr}
    636e:	b086      	sub	sp, #24
    6370:	4604      	mov	r4, r0
	const struct uarte_nrfx_config *config = dev->config;
    6372:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
    6374:	681b      	ldr	r3, [r3, #0]
    uint32_t errsrc_mask = p_reg->ERRORSRC;
    6376:	f8d3 2480 	ldr.w	r2, [r3, #1152]	; 0x480
    p_reg->ERRORSRC = errsrc_mask;
    637a:	f8c3 2480 	str.w	r2, [r3, #1152]	; 0x480
	struct uart_event evt = {
    637e:	2300      	movs	r3, #0
    6380:	9301      	str	r3, [sp, #4]
    6382:	9302      	str	r3, [sp, #8]
    6384:	9303      	str	r3, [sp, #12]
    6386:	9304      	str	r3, [sp, #16]
    6388:	9305      	str	r3, [sp, #20]
    638a:	2306      	movs	r3, #6
    638c:	f88d 3004 	strb.w	r3, [sp, #4]
		.data.rx_stop.reason = UARTE_ERROR_FROM_MASK(err),
    6390:	f012 0f01 	tst.w	r2, #1
    6394:	d108      	bne.n	63a8 <error_isr+0x3c>
    6396:	f012 0f02 	tst.w	r2, #2
    639a:	d111      	bne.n	63c0 <error_isr+0x54>
    639c:	f012 0f04 	tst.w	r2, #4
    63a0:	d110      	bne.n	63c4 <error_isr+0x58>
    63a2:	f002 0208 	and.w	r2, r2, #8
    63a6:	e000      	b.n	63aa <error_isr+0x3e>
    63a8:	2201      	movs	r2, #1
	struct uart_event evt = {
    63aa:	f88d 2008 	strb.w	r2, [sp, #8]
	user_callback(dev, &evt);
    63ae:	a901      	add	r1, sp, #4
    63b0:	4620      	mov	r0, r4
    63b2:	f7ff fefc 	bl	61ae <user_callback>
	(void) uarte_nrfx_rx_disable(dev);
    63b6:	4620      	mov	r0, r4
    63b8:	f7ff ffb6 	bl	6328 <uarte_nrfx_rx_disable>
}
    63bc:	b006      	add	sp, #24
    63be:	bd10      	pop	{r4, pc}
		.data.rx_stop.reason = UARTE_ERROR_FROM_MASK(err),
    63c0:	2202      	movs	r2, #2
    63c2:	e7f2      	b.n	63aa <error_isr+0x3e>
    63c4:	2204      	movs	r2, #4
    63c6:	e7f0      	b.n	63aa <error_isr+0x3e>

000063c8 <uarte_nrfx_tx_abort>:
{
    63c8:	b538      	push	{r3, r4, r5, lr}
	struct uarte_nrfx_data *data = dev->data;
    63ca:	6903      	ldr	r3, [r0, #16]
	const struct uarte_nrfx_config *config = dev->config;
    63cc:	6842      	ldr	r2, [r0, #4]
	return config->uarte_regs;
    63ce:	6815      	ldr	r5, [r2, #0]
	if (data->async->tx_buf == NULL) {
    63d0:	68da      	ldr	r2, [r3, #12]
    63d2:	6891      	ldr	r1, [r2, #8]
    63d4:	b151      	cbz	r1, 63ec <uarte_nrfx_tx_abort+0x24>
	data->async->pending_tx = false;
    63d6:	2400      	movs	r4, #0
    63d8:	f882 40d4 	strb.w	r4, [r2, #212]	; 0xd4
	k_timer_stop(&data->async->tx_timeout_timer);
    63dc:	68d8      	ldr	r0, [r3, #12]
    63de:	3028      	adds	r0, #40	; 0x28
    63e0:	f000 ff41 	bl	7266 <z_impl_k_timer_stop>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    63e4:	2301      	movs	r3, #1
    63e6:	60eb      	str	r3, [r5, #12]
	return 0;
    63e8:	4620      	mov	r0, r4
}
    63ea:	bd38      	pop	{r3, r4, r5, pc}
		return -EFAULT;
    63ec:	f06f 000d 	mvn.w	r0, #13
    63f0:	e7fb      	b.n	63ea <uarte_nrfx_tx_abort+0x22>

000063f2 <tx_timeout>:
{
    63f2:	b508      	push	{r3, lr}
	return timer->user_data;
    63f4:	6b43      	ldr	r3, [r0, #52]	; 0x34
	(void) uarte_nrfx_tx_abort(data->dev);
    63f6:	6818      	ldr	r0, [r3, #0]
    63f8:	f7ff ffe6 	bl	63c8 <uarte_nrfx_tx_abort>
}
    63fc:	bd08      	pop	{r3, pc}

000063fe <rx_timeout>:
{
    63fe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    6400:	6b44      	ldr	r4, [r0, #52]	; 0x34
	const struct device *dev = data->dev;
    6402:	6826      	ldr	r6, [r4, #0]
	const struct uarte_nrfx_config *cfg = dev->config;
    6404:	6872      	ldr	r2, [r6, #4]
	if (data->async->is_in_irq) {
    6406:	68e3      	ldr	r3, [r4, #12]
    6408:	f893 30d5 	ldrb.w	r3, [r3, #213]	; 0xd5
    640c:	2b00      	cmp	r3, #0
    640e:	d138      	bne.n	6482 <rx_timeout+0x84>
    6410:	f003 07ff 	and.w	r7, r3, #255	; 0xff
	return config->uarte_regs;
    6414:	6813      	ldr	r3, [r2, #0]
    p_reg->INTENCLR = mask;
    6416:	2210      	movs	r2, #16
    6418:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
		read = data->async->rx_cnt.cnt;
    641c:	68e3      	ldr	r3, [r4, #12]
    641e:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
	if (read != data->async->rx_total_byte_cnt) {
    6422:	6f59      	ldr	r1, [r3, #116]	; 0x74
    6424:	4291      	cmp	r1, r2
    6426:	d004      	beq.n	6432 <rx_timeout+0x34>
		data->async->rx_total_byte_cnt = read;
    6428:	675a      	str	r2, [r3, #116]	; 0x74
		data->async->rx_timeout_left = data->async->rx_timeout;
    642a:	68e3      	ldr	r3, [r4, #12]
    642c:	6fda      	ldr	r2, [r3, #124]	; 0x7c
    642e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	int32_t len = data->async->rx_total_byte_cnt
    6432:	68e3      	ldr	r3, [r4, #12]
    6434:	6f5d      	ldr	r5, [r3, #116]	; 0x74
		    - data->async->rx_total_user_byte_cnt;
    6436:	6f9a      	ldr	r2, [r3, #120]	; 0x78
	if (!HW_RX_COUNTING_ENABLED(data) &&
    6438:	1aad      	subs	r5, r5, r2
    643a:	d423      	bmi.n	6484 <rx_timeout+0x86>
	if (len + data->async->rx_offset > data->async->rx_buf_len) {
    643c:	68e3      	ldr	r3, [r4, #12]
    643e:	6e9a      	ldr	r2, [r3, #104]	; 0x68
    6440:	18a8      	adds	r0, r5, r2
    6442:	6e59      	ldr	r1, [r3, #100]	; 0x64
    6444:	4288      	cmp	r0, r1
    6446:	d901      	bls.n	644c <rx_timeout+0x4e>
		len = data->async->rx_buf_len - data->async->rx_offset;
    6448:	1a8d      	subs	r5, r1, r2
		clipped = true;
    644a:	2701      	movs	r7, #1
	if (len > 0) {
    644c:	2d00      	cmp	r5, #0
    644e:	dd13      	ble.n	6478 <rx_timeout+0x7a>
		if (clipped ||
    6450:	b92f      	cbnz	r7, 645e <rx_timeout+0x60>
			(data->async->rx_timeout_left
    6452:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
				< data->async->rx_timeout_slab)) {
    6456:	f8d3 1080 	ldr.w	r1, [r3, #128]	; 0x80
		if (clipped ||
    645a:	428a      	cmp	r2, r1
    645c:	da16      	bge.n	648c <rx_timeout+0x8e>
			notify_uart_rx_rdy(dev, len);
    645e:	4629      	mov	r1, r5
    6460:	4630      	mov	r0, r6
    6462:	f7ff feac 	bl	61be <notify_uart_rx_rdy>
			data->async->rx_offset += len;
    6466:	68e2      	ldr	r2, [r4, #12]
    6468:	6e93      	ldr	r3, [r2, #104]	; 0x68
    646a:	442b      	add	r3, r5
    646c:	6693      	str	r3, [r2, #104]	; 0x68
			data->async->rx_total_user_byte_cnt += len;
    646e:	68e2      	ldr	r2, [r4, #12]
    6470:	6f93      	ldr	r3, [r2, #120]	; 0x78
    6472:	442b      	add	r3, r5
    6474:	6793      	str	r3, [r2, #120]	; 0x78
		if (clipped) {
    6476:	b96f      	cbnz	r7, 6494 <rx_timeout+0x96>
	const struct uarte_nrfx_config *config = dev->config;
    6478:	6873      	ldr	r3, [r6, #4]
	return config->uarte_regs;
    647a:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENSET = mask;
    647c:	2210      	movs	r2, #16
    647e:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
}
    6482:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		data->async->rx_cnt.cnt = data->async->rx_total_user_byte_cnt;
    6484:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		len = 0;
    6488:	2500      	movs	r5, #0
    648a:	e7d7      	b.n	643c <rx_timeout+0x3e>
			data->async->rx_timeout_left -=
    648c:	1a52      	subs	r2, r2, r1
    648e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    6492:	e7f0      	b.n	6476 <rx_timeout+0x78>
			k_timer_stop(&data->async->rx_timeout_timer);
    6494:	68e0      	ldr	r0, [r4, #12]
    6496:	3088      	adds	r0, #136	; 0x88
    6498:	f000 fee5 	bl	7266 <z_impl_k_timer_stop>
}
    649c:	e7ec      	b.n	6478 <rx_timeout+0x7a>

0000649e <endrx_isr>:
{
    649e:	b570      	push	{r4, r5, r6, lr}
    64a0:	4605      	mov	r5, r0
	struct uarte_nrfx_data *data = dev->data;
    64a2:	6904      	ldr	r4, [r0, #16]
	const struct uarte_nrfx_config *config = dev->config;
    64a4:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
    64a6:	681e      	ldr	r6, [r3, #0]
	data->async->is_in_irq = true;
    64a8:	68e3      	ldr	r3, [r4, #12]
    64aa:	2201      	movs	r2, #1
    64ac:	f883 20d5 	strb.w	r2, [r3, #213]	; 0xd5
	k_timer_stop(&data->async->rx_timeout_timer);
    64b0:	68e0      	ldr	r0, [r4, #12]
    64b2:	3088      	adds	r0, #136	; 0x88
	z_impl_k_timer_stop(timer);
    64b4:	f000 fed7 	bl	7266 <z_impl_k_timer_stop>
}

NRF_STATIC_INLINE uint32_t nrf_uarte_rx_amount_get(NRF_UARTE_Type const * p_reg)
{
    return p_reg->RXD.AMOUNT;
    64b8:	f8d6 253c 	ldr.w	r2, [r6, #1340]	; 0x53c
				data->async->rx_flush_cnt;
    64bc:	68e3      	ldr	r3, [r4, #12]
    64be:	f893 10d1 	ldrb.w	r1, [r3, #209]	; 0xd1
	const int rx_amount = nrf_uarte_rx_amount_get(uarte) +
    64c2:	4411      	add	r1, r2
	data->async->rx_flush_cnt = 0;
    64c4:	2200      	movs	r2, #0
    64c6:	f883 20d1 	strb.w	r2, [r3, #209]	; 0xd1
	int rx_len = rx_amount - data->async->rx_offset;
    64ca:	68e3      	ldr	r3, [r4, #12]
    64cc:	6e9a      	ldr	r2, [r3, #104]	; 0x68
	if (rx_len < 0) {
    64ce:	1a89      	subs	r1, r1, r2
    64d0:	d40b      	bmi.n	64ea <endrx_isr+0x4c>
	data->async->rx_total_user_byte_cnt += rx_len;
    64d2:	6f9a      	ldr	r2, [r3, #120]	; 0x78
    64d4:	440a      	add	r2, r1
    64d6:	679a      	str	r2, [r3, #120]	; 0x78
	if (rx_len > 0) {
    64d8:	2900      	cmp	r1, #0
    64da:	dc08      	bgt.n	64ee <endrx_isr+0x50>
	if (!data->async->rx_enabled) {
    64dc:	68e1      	ldr	r1, [r4, #12]
    64de:	f891 30d2 	ldrb.w	r3, [r1, #210]	; 0xd2
    64e2:	b943      	cbnz	r3, 64f6 <endrx_isr+0x58>
		data->async->is_in_irq = false;
    64e4:	f881 30d5 	strb.w	r3, [r1, #213]	; 0xd5
}
    64e8:	bd70      	pop	{r4, r5, r6, pc}
		rx_len = 0;
    64ea:	2100      	movs	r1, #0
    64ec:	e7f1      	b.n	64d2 <endrx_isr+0x34>
		notify_uart_rx_rdy(dev, rx_len);
    64ee:	4628      	mov	r0, r5
    64f0:	f7ff fe65 	bl	61be <notify_uart_rx_rdy>
    64f4:	e7f2      	b.n	64dc <endrx_isr+0x3e>
	rx_buf_release(dev, &data->async->rx_buf);
    64f6:	3160      	adds	r1, #96	; 0x60
    64f8:	4628      	mov	r0, r5
    64fa:	f7ff fe78 	bl	61ee <rx_buf_release>
	__asm__ volatile(
    64fe:	f04f 0320 	mov.w	r3, #32
    6502:	f3ef 8111 	mrs	r1, BASEPRI
    6506:	f383 8812 	msr	BASEPRI_MAX, r3
    650a:	f3bf 8f6f 	isb	sy
	if (data->async->rx_next_buf) {
    650e:	68e3      	ldr	r3, [r4, #12]
    6510:	6eda      	ldr	r2, [r3, #108]	; 0x6c
    6512:	b1f2      	cbz	r2, 6552 <endrx_isr+0xb4>
		data->async->rx_buf = data->async->rx_next_buf;
    6514:	661a      	str	r2, [r3, #96]	; 0x60
		data->async->rx_buf_len = data->async->rx_next_buf_len;
    6516:	68e3      	ldr	r3, [r4, #12]
    6518:	6f1a      	ldr	r2, [r3, #112]	; 0x70
    651a:	665a      	str	r2, [r3, #100]	; 0x64
		data->async->rx_next_buf = NULL;
    651c:	68e2      	ldr	r2, [r4, #12]
    651e:	2300      	movs	r3, #0
    6520:	66d3      	str	r3, [r2, #108]	; 0x6c
		data->async->rx_next_buf_len = 0;
    6522:	68e2      	ldr	r2, [r4, #12]
    6524:	6713      	str	r3, [r2, #112]	; 0x70
		data->async->rx_offset = 0;
    6526:	68e2      	ldr	r2, [r4, #12]
    6528:	6693      	str	r3, [r2, #104]	; 0x68
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    652a:	f8d6 314c 	ldr.w	r3, [r6, #332]	; 0x14c
		if (!nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_RXSTARTED)) {
    652e:	b90b      	cbnz	r3, 6534 <endrx_isr+0x96>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    6530:	2301      	movs	r3, #1
    6532:	6033      	str	r3, [r6, #0]
    p_reg->SHORTS &= ~(mask);
    6534:	f8d6 3200 	ldr.w	r3, [r6, #512]	; 0x200
    6538:	f023 0320 	bic.w	r3, r3, #32
    653c:	f8c6 3200 	str.w	r3, [r6, #512]	; 0x200
	__asm__ volatile(
    6540:	f381 8811 	msr	BASEPRI, r1
    6544:	f3bf 8f6f 	isb	sy
	data->async->is_in_irq = false;
    6548:	68e3      	ldr	r3, [r4, #12]
    654a:	2200      	movs	r2, #0
    654c:	f883 20d5 	strb.w	r2, [r3, #213]	; 0xd5
    6550:	e7ca      	b.n	64e8 <endrx_isr+0x4a>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    6552:	2301      	movs	r3, #1
    6554:	6073      	str	r3, [r6, #4]
}
    6556:	e7f3      	b.n	6540 <endrx_isr+0xa2>

00006558 <setup_tx_cache>:
{
    6558:	b508      	push	{r3, lr}
	size_t remaining = data->async->tx_size - data->async->tx_cache_offset;
    655a:	68c3      	ldr	r3, [r0, #12]
    655c:	68da      	ldr	r2, [r3, #12]
    655e:	6a19      	ldr	r1, [r3, #32]
	if (!remaining) {
    6560:	1a52      	subs	r2, r2, r1
    6562:	d101      	bne.n	6568 <setup_tx_cache+0x10>
		return false;
    6564:	2000      	movs	r0, #0
}
    6566:	bd08      	pop	{r3, pc}
	size_t len = MIN(remaining, sizeof(data->async->tx_cache));
    6568:	2a08      	cmp	r2, #8
    656a:	bf28      	it	cs
    656c:	2208      	movcs	r2, #8
	data->async->xfer_len = len;
    656e:	615a      	str	r2, [r3, #20]
	data->async->xfer_buf = data->async->tx_cache;
    6570:	68c3      	ldr	r3, [r0, #12]
    6572:	f103 0118 	add.w	r1, r3, #24
    6576:	6119      	str	r1, [r3, #16]
	memcpy(data->async->tx_cache, &data->async->tx_buf[data->async->tx_cache_offset], len);
    6578:	68c0      	ldr	r0, [r0, #12]
    657a:	6881      	ldr	r1, [r0, #8]
    657c:	6a03      	ldr	r3, [r0, #32]
    657e:	4419      	add	r1, r3
    6580:	3018      	adds	r0, #24
    6582:	f7ff fafd 	bl	5b80 <memcpy>
	return true;
    6586:	2001      	movs	r0, #1
    6588:	e7ed      	b.n	6566 <setup_tx_cache+0xe>

0000658a <uarte_instance_init>:

static int uarte_instance_init(const struct device *dev,
			       uint8_t interrupts_active)
{
    658a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    658e:	b083      	sub	sp, #12
    6590:	4605      	mov	r5, r0
	const struct uarte_nrfx_config *config = dev->config;
    6592:	6847      	ldr	r7, [r0, #4]
	return config->uarte_regs;
    6594:	683e      	ldr	r6, [r7, #0]
	int err;
	NRF_UARTE_Type *uarte = get_uarte_instance(dev);
	struct uarte_nrfx_data *data = dev->data;
    6596:	f8d0 8010 	ldr.w	r8, [r0, #16]
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Disabled;
    659a:	2100      	movs	r1, #0
    659c:	f8c6 1500 	str.w	r1, [r6, #1280]	; 0x500
	const struct uarte_nrfx_config *cfg = dev->config;

	nrf_uarte_disable(uarte);

	data->dev = dev;
    65a0:	f8c8 0000 	str.w	r0, [r8]

#ifdef CONFIG_PINCTRL
	err = pinctrl_apply_state(cfg->pcfg, PINCTRL_STATE_DEFAULT);
    65a4:	f8d7 900c 	ldr.w	r9, [r7, #12]
				      uint8_t id)
{
	int ret;
	const struct pinctrl_state *state;

	ret = pinctrl_lookup_state(config, id, &state);
    65a8:	aa01      	add	r2, sp, #4
    65aa:	4648      	mov	r0, r9
    65ac:	f000 fa6e 	bl	6a8c <pinctrl_lookup_state>
	if (ret < 0) {
    65b0:	1e04      	subs	r4, r0, #0
    65b2:	db07      	blt.n	65c4 <uarte_instance_init+0x3a>
		return ret;
	}

	return pinctrl_apply_state_direct(config, state);
    65b4:	9b01      	ldr	r3, [sp, #4]
	return pinctrl_configure_pins(state->pins, state->pin_cnt, reg);
    65b6:	f8d9 2000 	ldr.w	r2, [r9]
    65ba:	7919      	ldrb	r1, [r3, #4]
    65bc:	6818      	ldr	r0, [r3, #0]
    65be:	f7fc fb23 	bl	2c08 <pinctrl_configure_pins>
    65c2:	4604      	mov	r4, r0
	if (err < 0) {
    65c4:	2c00      	cmp	r4, #0
    65c6:	db2c      	blt.n	6622 <uarte_instance_init+0x98>
	}
#else
	uarte_nrfx_pins_configure(dev, false);
#endif /* CONFIG_PINCTRL */

	err = uarte_nrfx_configure(dev, &data->uart_config);
    65c8:	f108 0104 	add.w	r1, r8, #4
    65cc:	4628      	mov	r0, r5
    65ce:	f7ff fd22 	bl	6016 <uarte_nrfx_configure>
	if (err) {
    65d2:	4604      	mov	r4, r0
    65d4:	bb28      	cbnz	r0, 6622 <uarte_instance_init+0x98>
		return err;
	}

	if (IS_ENABLED(CONFIG_UART_ENHANCED_POLL_OUT) &&
	    cfg->flags & UARTE_CFG_FLAG_PPI_ENDTX) {
    65d6:	687b      	ldr	r3, [r7, #4]
	if (IS_ENABLED(CONFIG_UART_ENHANCED_POLL_OUT) &&
    65d8:	f013 0f02 	tst.w	r3, #2
    65dc:	d125      	bne.n	662a <uarte_instance_init+0xa0>
		}
	}


#ifdef UARTE_ANY_ASYNC
	if (data->async) {
    65de:	f8d8 300c 	ldr.w	r3, [r8, #12]
    65e2:	b353      	cbz	r3, 663a <uarte_instance_init+0xb0>
		err = uarte_nrfx_init(dev);
    65e4:	4628      	mov	r0, r5
    65e6:	f7fc f85b 	bl	26a0 <uarte_nrfx_init>
		if (err < 0) {
    65ea:	2800      	cmp	r0, #0
    65ec:	db38      	blt.n	6660 <uarte_instance_init+0xd6>
			nrf_uarte_rx_buffer_set(uarte, &data->rx_data, 1);
			nrf_uarte_task_trigger(uarte, NRF_UARTE_TASK_STARTRX);
		}
	}

	if (!(cfg->flags & UARTE_CFG_FLAG_PPI_ENDTX)) {
    65ee:	687b      	ldr	r3, [r7, #4]
    65f0:	f013 0f02 	tst.w	r3, #2
    65f4:	d103      	bne.n	65fe <uarte_instance_init+0x74>
    p_reg->INTENSET = mask;
    65f6:	f44f 7380 	mov.w	r3, #256	; 0x100
    65fa:	f8c6 3304 	str.w	r3, [r6, #772]	; 0x304
		nrf_uarte_int_enable(uarte, NRF_UARTE_INT_ENDTX_MASK);
	}

	if (cfg->flags & UARTE_CFG_FLAG_LOW_POWER) {
    65fe:	687b      	ldr	r3, [r7, #4]
    6600:	f013 0f10 	tst.w	r3, #16
    6604:	d003      	beq.n	660e <uarte_instance_init+0x84>
    6606:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
    660a:	f8c6 3304 	str.w	r3, [r6, #772]	; 0x304

	/* Set TXSTOPPED event by requesting fake (zero-length) transfer.
	 * Pointer to RAM variable (data->tx_buffer) is set because otherwise
	 * such operation may result in HardFault or RAM corruption.
	 */
	nrf_uarte_tx_buffer_set(uarte, &data->char_out, 0);
    660e:	f108 0314 	add.w	r3, r8, #20
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    6612:	f8c6 3544 	str.w	r3, [r6, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
    6616:	2300      	movs	r3, #0
    6618:	f8c6 3548 	str.w	r3, [r6, #1352]	; 0x548
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    661c:	2301      	movs	r3, #1
    661e:	60b3      	str	r3, [r6, #8]
    6620:	60f3      	str	r3, [r6, #12]

	/* switch off transmitter to save an energy */
	nrf_uarte_task_trigger(uarte, NRF_UARTE_TASK_STOPTX);

	return 0;
}
    6622:	4620      	mov	r0, r4
    6624:	b003      	add	sp, #12
    6626:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		err = endtx_stoptx_ppi_init(uarte, data);
    662a:	4641      	mov	r1, r8
    662c:	4630      	mov	r0, r6
    662e:	f7fc f813 	bl	2658 <endtx_stoptx_ppi_init>
		if (err < 0) {
    6632:	2800      	cmp	r0, #0
    6634:	dad3      	bge.n	65de <uarte_instance_init+0x54>
			return err;
    6636:	4604      	mov	r4, r0
    6638:	e7f3      	b.n	6622 <uarte_instance_init+0x98>
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Enabled;
    663a:	2308      	movs	r3, #8
    663c:	f8c6 3500 	str.w	r3, [r6, #1280]	; 0x500
		if (!cfg->disable_rx) {
    6640:	7a3b      	ldrb	r3, [r7, #8]
    6642:	2b00      	cmp	r3, #0
    6644:	d1d3      	bne.n	65ee <uarte_instance_init+0x64>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    6646:	f8c6 3110 	str.w	r3, [r6, #272]	; 0x110
    664a:	f8d6 3110 	ldr.w	r3, [r6, #272]	; 0x110
			nrf_uarte_rx_buffer_set(uarte, &data->rx_data, 1);
    664e:	f108 0315 	add.w	r3, r8, #21
    p_reg->RXD.PTR    = (uint32_t)p_buffer;
    6652:	f8c6 3534 	str.w	r3, [r6, #1332]	; 0x534
    p_reg->RXD.MAXCNT = length;
    6656:	2301      	movs	r3, #1
    6658:	f8c6 3538 	str.w	r3, [r6, #1336]	; 0x538
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    665c:	6033      	str	r3, [r6, #0]
}
    665e:	e7c6      	b.n	65ee <uarte_instance_init+0x64>
			return err;
    6660:	4604      	mov	r4, r0
    6662:	e7de      	b.n	6622 <uarte_instance_init+0x98>

00006664 <uarte_0_init>:
				.tx_buffer = uarte##idx##_tx_buffer,	       \
				.tx_buff_size = sizeof(uarte##idx##_tx_buffer),\
			};))

#ifdef CONFIG_UART_0_NRF_UARTE
UART_NRF_UARTE_DEVICE(0);
    6664:	b510      	push	{r4, lr}
    6666:	4604      	mov	r4, r0
    6668:	2200      	movs	r2, #0
    666a:	2101      	movs	r1, #1
    666c:	2002      	movs	r0, #2
    666e:	f7fa ff29 	bl	14c4 <z_arm_irq_priority_set>
    6672:	2002      	movs	r0, #2
    6674:	f7fa ff0a 	bl	148c <arch_irq_enable>
    6678:	2100      	movs	r1, #0
    667a:	4620      	mov	r0, r4
    667c:	f7ff ff85 	bl	658a <uarte_instance_init>
    6680:	bd10      	pop	{r4, pc}

00006682 <uarte_1_init>:
#endif

#ifdef CONFIG_UART_1_NRF_UARTE
UART_NRF_UARTE_DEVICE(1);
    6682:	b510      	push	{r4, lr}
    6684:	4604      	mov	r4, r0
    6686:	2200      	movs	r2, #0
    6688:	2101      	movs	r1, #1
    668a:	2028      	movs	r0, #40	; 0x28
    668c:	f7fa ff1a 	bl	14c4 <z_arm_irq_priority_set>
    6690:	2028      	movs	r0, #40	; 0x28
    6692:	f7fa fefb 	bl	148c <arch_irq_enable>
    6696:	2100      	movs	r1, #0
    6698:	4620      	mov	r0, r4
    669a:	f7ff ff76 	bl	658a <uarte_instance_init>
    669e:	bd10      	pop	{r4, pc}

000066a0 <rx_flush>:
{
    66a0:	b5f0      	push	{r4, r5, r6, r7, lr}
    66a2:	b083      	sub	sp, #12
	const struct uarte_nrfx_config *config = dev->config;
    66a4:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
    66a6:	681c      	ldr	r4, [r3, #0]
    return p_reg->RXD.AMOUNT;
    66a8:	f8d4 753c 	ldr.w	r7, [r4, #1340]	; 0x53c
	size_t flush_len = buf ? len : sizeof(tmp_buf);
    66ac:	460d      	mov	r5, r1
    66ae:	b311      	cbz	r1, 66f6 <rx_flush+0x56>
    66b0:	4616      	mov	r6, r2
	if (buf) {
    66b2:	b315      	cbz	r5, 66fa <rx_flush+0x5a>
		memset(buf, dirty, len);
    66b4:	2100      	movs	r1, #0
    66b6:	4628      	mov	r0, r5
    66b8:	f7ff fa91 	bl	5bde <memset>
		flush_buf = buf;
    66bc:	462b      	mov	r3, r5
    p_reg->RXD.PTR    = (uint32_t)p_buffer;
    66be:	f8c4 3534 	str.w	r3, [r4, #1332]	; 0x534
    p_reg->RXD.MAXCNT = length;
    66c2:	f8c4 6538 	str.w	r6, [r4, #1336]	; 0x538
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    66c6:	2300      	movs	r3, #0
    66c8:	f8c4 3110 	str.w	r3, [r4, #272]	; 0x110
    66cc:	f8d4 3110 	ldr.w	r3, [r4, #272]	; 0x110
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    66d0:	2301      	movs	r3, #1
    66d2:	62e3      	str	r3, [r4, #44]	; 0x2c
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    66d4:	f8d4 3110 	ldr.w	r3, [r4, #272]	; 0x110
	while (!nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDRX)) {
    66d8:	2b00      	cmp	r3, #0
    66da:	d0fb      	beq.n	66d4 <rx_flush+0x34>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    66dc:	2300      	movs	r3, #0
    66de:	f8c4 3110 	str.w	r3, [r4, #272]	; 0x110
    66e2:	f8d4 3110 	ldr.w	r3, [r4, #272]	; 0x110
	if (!buf) {
    66e6:	b155      	cbz	r5, 66fe <rx_flush+0x5e>
    return p_reg->RXD.AMOUNT;
    66e8:	f8d4 053c 	ldr.w	r0, [r4, #1340]	; 0x53c
	if (rx_amount != prev_rx_amount) {
    66ec:	4287      	cmp	r7, r0
    66ee:	d00c      	beq.n	670a <rx_flush+0x6a>
		return rx_amount;
    66f0:	b2c0      	uxtb	r0, r0
}
    66f2:	b003      	add	sp, #12
    66f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
	size_t flush_len = buf ? len : sizeof(tmp_buf);
    66f6:	2605      	movs	r6, #5
    66f8:	e7db      	b.n	66b2 <rx_flush+0x12>
		flush_buf = tmp_buf;
    66fa:	466b      	mov	r3, sp
    66fc:	e7df      	b.n	66be <rx_flush+0x1e>
    66fe:	f8d4 053c 	ldr.w	r0, [r4, #1340]	; 0x53c
		return nrf_uarte_rx_amount_get(uarte);
    6702:	b2c0      	uxtb	r0, r0
    6704:	e7f5      	b.n	66f2 <rx_flush+0x52>
			return rx_amount;
    6706:	b2c0      	uxtb	r0, r0
    6708:	e7f3      	b.n	66f2 <rx_flush+0x52>
	for (int i = 0; i < flush_len; i++) {
    670a:	2300      	movs	r3, #0
    670c:	42b3      	cmp	r3, r6
    670e:	d204      	bcs.n	671a <rx_flush+0x7a>
		if (buf[i] != dirty) {
    6710:	5cea      	ldrb	r2, [r5, r3]
    6712:	2a00      	cmp	r2, #0
    6714:	d1f7      	bne.n	6706 <rx_flush+0x66>
	for (int i = 0; i < flush_len; i++) {
    6716:	3301      	adds	r3, #1
    6718:	e7f8      	b.n	670c <rx_flush+0x6c>
	return 0;
    671a:	2000      	movs	r0, #0
    671c:	e7e9      	b.n	66f2 <rx_flush+0x52>

0000671e <async_uart_release>:
{
    671e:	b570      	push	{r4, r5, r6, lr}
    6720:	4604      	mov	r4, r0
	struct uarte_nrfx_data *data = dev->data;
    6722:	6902      	ldr	r2, [r0, #16]
	__asm__ volatile(
    6724:	f04f 0320 	mov.w	r3, #32
    6728:	f3ef 8611 	mrs	r6, BASEPRI
    672c:	f383 8812 	msr	BASEPRI_MAX, r3
    6730:	f3bf 8f6f 	isb	sy
	data->async->low_power_mask &= ~dir_mask;
    6734:	68d0      	ldr	r0, [r2, #12]
    6736:	f8d0 30c8 	ldr.w	r3, [r0, #200]	; 0xc8
    673a:	ea23 0301 	bic.w	r3, r3, r1
    673e:	f8c0 30c8 	str.w	r3, [r0, #200]	; 0xc8
	if (!data->async->low_power_mask) {
    6742:	68d5      	ldr	r5, [r2, #12]
    6744:	f8d5 30c8 	ldr.w	r3, [r5, #200]	; 0xc8
    6748:	b923      	cbnz	r3, 6754 <async_uart_release+0x36>
		if (dir_mask == UARTE_LOW_POWER_RX) {
    674a:	2902      	cmp	r1, #2
    674c:	d007      	beq.n	675e <async_uart_release+0x40>
		uart_disable(dev);
    674e:	4620      	mov	r0, r4
    6750:	f7ff fd05 	bl	615e <uart_disable>
	__asm__ volatile(
    6754:	f386 8811 	msr	BASEPRI, r6
    6758:	f3bf 8f6f 	isb	sy
}
    675c:	bd70      	pop	{r4, r5, r6, pc}
				rx_flush(dev, data->async->rx_flush_buffer,
    675e:	2205      	movs	r2, #5
    6760:	f105 01cc 	add.w	r1, r5, #204	; 0xcc
    6764:	4620      	mov	r0, r4
    6766:	f7ff ff9b 	bl	66a0 <rx_flush>
			data->async->rx_flush_cnt =
    676a:	f885 00d1 	strb.w	r0, [r5, #209]	; 0xd1
    676e:	e7ee      	b.n	674e <async_uart_release+0x30>

00006770 <txstopped_isr>:
{
    6770:	b5f0      	push	{r4, r5, r6, r7, lr}
    6772:	b087      	sub	sp, #28
    6774:	4605      	mov	r5, r0
	const struct uarte_nrfx_config *config = dev->config;
    6776:	6843      	ldr	r3, [r0, #4]
	struct uarte_nrfx_data *data = dev->data;
    6778:	6904      	ldr	r4, [r0, #16]
	return config->uarte_regs;
    677a:	681f      	ldr	r7, [r3, #0]
	if (config->flags & UARTE_CFG_FLAG_LOW_POWER) {
    677c:	685b      	ldr	r3, [r3, #4]
    677e:	f013 0f10 	tst.w	r3, #16
    6782:	d147      	bne.n	6814 <txstopped_isr+0xa4>
	if (!data->async->tx_buf) {
    6784:	68e3      	ldr	r3, [r4, #12]
    6786:	689b      	ldr	r3, [r3, #8]
    6788:	2b00      	cmp	r3, #0
    678a:	d041      	beq.n	6810 <txstopped_isr+0xa0>
	__asm__ volatile(
    678c:	f04f 0320 	mov.w	r3, #32
    6790:	f3ef 8211 	mrs	r2, BASEPRI
    6794:	f383 8812 	msr	BASEPRI_MAX, r3
    6798:	f3bf 8f6f 	isb	sy
	size_t amount = (data->async->tx_amount >= 0) ?
    679c:	68e3      	ldr	r3, [r4, #12]
    679e:	f8d3 10c4 	ldr.w	r1, [r3, #196]	; 0xc4
			data->async->tx_amount : nrf_uarte_tx_amount_get(uarte);
    67a2:	2900      	cmp	r1, #0
    67a4:	db42      	blt.n	682c <txstopped_isr+0xbc>
    67a6:	f8d3 60c4 	ldr.w	r6, [r3, #196]	; 0xc4
	__asm__ volatile(
    67aa:	f382 8811 	msr	BASEPRI, r2
    67ae:	f3bf 8f6f 	isb	sy
	if (data->async->pending_tx) {
    67b2:	68e3      	ldr	r3, [r4, #12]
    67b4:	f893 20d4 	ldrb.w	r2, [r3, #212]	; 0xd4
    67b8:	2a00      	cmp	r2, #0
    67ba:	d13a      	bne.n	6832 <txstopped_isr+0xc2>
	if (data->async->tx_buf != data->async->xfer_buf) {
    67bc:	6899      	ldr	r1, [r3, #8]
    67be:	691a      	ldr	r2, [r3, #16]
    67c0:	4291      	cmp	r1, r2
    67c2:	d004      	beq.n	67ce <txstopped_isr+0x5e>
		if (amount == data->async->xfer_len) {
    67c4:	695a      	ldr	r2, [r3, #20]
    67c6:	42b2      	cmp	r2, r6
    67c8:	d044      	beq.n	6854 <txstopped_isr+0xe4>
			amount += data->async->tx_cache_offset;
    67ca:	6a1b      	ldr	r3, [r3, #32]
    67cc:	441e      	add	r6, r3
	k_timer_stop(&data->async->tx_timeout_timer);
    67ce:	68e0      	ldr	r0, [r4, #12]
    67d0:	3028      	adds	r0, #40	; 0x28
    67d2:	f000 fd48 	bl	7266 <z_impl_k_timer_stop>
	struct uart_event evt = {
    67d6:	2300      	movs	r3, #0
    67d8:	9301      	str	r3, [sp, #4]
    67da:	9302      	str	r3, [sp, #8]
    67dc:	9303      	str	r3, [sp, #12]
    67de:	9304      	str	r3, [sp, #16]
    67e0:	9305      	str	r3, [sp, #20]
		.data.tx.buf = data->async->tx_buf,
    67e2:	68e3      	ldr	r3, [r4, #12]
    67e4:	689a      	ldr	r2, [r3, #8]
	struct uart_event evt = {
    67e6:	9202      	str	r2, [sp, #8]
    67e8:	9603      	str	r6, [sp, #12]
	if (amount == data->async->tx_size) {
    67ea:	68db      	ldr	r3, [r3, #12]
    67ec:	42b3      	cmp	r3, r6
    67ee:	d002      	beq.n	67f6 <txstopped_isr+0x86>
		evt.type = UART_TX_ABORTED;
    67f0:	2301      	movs	r3, #1
    67f2:	f88d 3004 	strb.w	r3, [sp, #4]
    p_reg->INTENCLR = mask;
    67f6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
    67fa:	f8c7 3308 	str.w	r3, [r7, #776]	; 0x308
	data->async->tx_buf = NULL;
    67fe:	68e2      	ldr	r2, [r4, #12]
    6800:	2300      	movs	r3, #0
    6802:	6093      	str	r3, [r2, #8]
	data->async->tx_size = 0;
    6804:	68e2      	ldr	r2, [r4, #12]
    6806:	60d3      	str	r3, [r2, #12]
	user_callback(dev, &evt);
    6808:	a901      	add	r1, sp, #4
    680a:	4628      	mov	r0, r5
    680c:	f7ff fccf 	bl	61ae <user_callback>
}
    6810:	b007      	add	sp, #28
    6812:	bdf0      	pop	{r4, r5, r6, r7, pc}
    6814:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
    6818:	f8c7 3308 	str.w	r3, [r7, #776]	; 0x308
		async_uart_release(dev, UARTE_LOW_POWER_TX);
    681c:	2101      	movs	r1, #1
    681e:	f7ff ff7e 	bl	671e <async_uart_release>
		if (!data->async->tx_size) {
    6822:	68e3      	ldr	r3, [r4, #12]
    6824:	68db      	ldr	r3, [r3, #12]
    6826:	2b00      	cmp	r3, #0
    6828:	d1ac      	bne.n	6784 <txstopped_isr+0x14>
    682a:	e7f1      	b.n	6810 <txstopped_isr+0xa0>
    return p_reg->TXD.AMOUNT;
    682c:	f8d7 654c 	ldr.w	r6, [r7, #1356]	; 0x54c
    6830:	e7bb      	b.n	67aa <txstopped_isr+0x3a>
	__asm__ volatile(
    6832:	f04f 0320 	mov.w	r3, #32
    6836:	f3ef 8611 	mrs	r6, BASEPRI
    683a:	f383 8812 	msr	BASEPRI_MAX, r3
    683e:	f3bf 8f6f 	isb	sy
		start_tx_locked(dev, data);
    6842:	4621      	mov	r1, r4
    6844:	4628      	mov	r0, r5
    6846:	f7ff fc97 	bl	6178 <start_tx_locked>
	__asm__ volatile(
    684a:	f386 8811 	msr	BASEPRI, r6
    684e:	f3bf 8f6f 	isb	sy
		return;
    6852:	e7dd      	b.n	6810 <txstopped_isr+0xa0>
			data->async->tx_cache_offset += amount;
    6854:	6a1a      	ldr	r2, [r3, #32]
    6856:	4432      	add	r2, r6
    6858:	621a      	str	r2, [r3, #32]
			if (setup_tx_cache(data)) {
    685a:	4620      	mov	r0, r4
    685c:	f7ff fe7c 	bl	6558 <setup_tx_cache>
    6860:	b910      	cbnz	r0, 6868 <txstopped_isr+0xf8>
			amount = data->async->tx_cache_offset;
    6862:	68e3      	ldr	r3, [r4, #12]
    6864:	6a1e      	ldr	r6, [r3, #32]
    6866:	e7b2      	b.n	67ce <txstopped_isr+0x5e>
	__asm__ volatile(
    6868:	f04f 0320 	mov.w	r3, #32
    686c:	f3ef 8611 	mrs	r6, BASEPRI
    6870:	f383 8812 	msr	BASEPRI_MAX, r3
    6874:	f3bf 8f6f 	isb	sy
				start_tx_locked(dev, data);
    6878:	4621      	mov	r1, r4
    687a:	4628      	mov	r0, r5
    687c:	f7ff fc7c 	bl	6178 <start_tx_locked>
	__asm__ volatile(
    6880:	f386 8811 	msr	BASEPRI, r6
    6884:	f3bf 8f6f 	isb	sy
				return;
    6888:	e7c2      	b.n	6810 <txstopped_isr+0xa0>

0000688a <rxto_isr>:
{
    688a:	b570      	push	{r4, r5, r6, lr}
    688c:	4604      	mov	r4, r0
	const struct uarte_nrfx_config *config = dev->config;
    688e:	6846      	ldr	r6, [r0, #4]
	struct uarte_nrfx_data *data = dev->data;
    6890:	6905      	ldr	r5, [r0, #16]
	rx_buf_release(dev, &data->async->rx_buf);
    6892:	68e9      	ldr	r1, [r5, #12]
    6894:	3160      	adds	r1, #96	; 0x60
    6896:	f7ff fcaa 	bl	61ee <rx_buf_release>
	rx_buf_release(dev, &data->async->rx_next_buf);
    689a:	68e9      	ldr	r1, [r5, #12]
    689c:	316c      	adds	r1, #108	; 0x6c
    689e:	4620      	mov	r0, r4
    68a0:	f7ff fca5 	bl	61ee <rx_buf_release>
	if (data->async->rx_enabled) {
    68a4:	68eb      	ldr	r3, [r5, #12]
    68a6:	f893 20d2 	ldrb.w	r2, [r3, #210]	; 0xd2
    68aa:	b152      	cbz	r2, 68c2 <rxto_isr+0x38>
		data->async->rx_enabled = false;
    68ac:	2200      	movs	r2, #0
    68ae:	f883 20d2 	strb.w	r2, [r3, #210]	; 0xd2
	if (config->flags & UARTE_CFG_FLAG_LOW_POWER) {
    68b2:	6873      	ldr	r3, [r6, #4]
    68b4:	f013 0f10 	tst.w	r3, #16
    68b8:	d109      	bne.n	68ce <rxto_isr+0x44>
	notify_rx_disable(dev);
    68ba:	4620      	mov	r0, r4
    68bc:	f7ff fcae 	bl	621c <notify_rx_disable>
}
    68c0:	bd70      	pop	{r4, r5, r6, pc}
		(void)rx_flush(dev, NULL, 0);
    68c2:	2200      	movs	r2, #0
    68c4:	4611      	mov	r1, r2
    68c6:	4620      	mov	r0, r4
    68c8:	f7ff feea 	bl	66a0 <rx_flush>
    68cc:	e7f1      	b.n	68b2 <rxto_isr+0x28>
		async_uart_release(dev, UARTE_LOW_POWER_RX);
    68ce:	2102      	movs	r1, #2
    68d0:	4620      	mov	r0, r4
    68d2:	f7ff ff24 	bl	671e <async_uart_release>
    68d6:	e7f0      	b.n	68ba <rxto_isr+0x30>

000068d8 <uarte_nrfx_isr_async>:
{
    68d8:	b538      	push	{r3, r4, r5, lr}
	const struct uarte_nrfx_config *config = dev->config;
    68da:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
    68dc:	681c      	ldr	r4, [r3, #0]
	struct uarte_nrfx_data *data = dev->data;
    68de:	6902      	ldr	r2, [r0, #16]
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    68e0:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
	if (!HW_RX_COUNTING_ENABLED(data)
    68e4:	bb5b      	cbnz	r3, 693e <uarte_nrfx_isr_async+0x66>
    68e6:	4605      	mov	r5, r0
    68e8:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
	if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ERROR)) {
    68ec:	bb9b      	cbnz	r3, 6956 <uarte_nrfx_isr_async+0x7e>
    68ee:	f8d4 3110 	ldr.w	r3, [r4, #272]	; 0x110
	if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDRX)
    68f2:	b123      	cbz	r3, 68fe <uarte_nrfx_isr_async+0x26>
    return p_reg->INTENSET & mask;
    68f4:	f8d4 3304 	ldr.w	r3, [r4, #772]	; 0x304
	    && nrf_uarte_int_enable_check(uarte, NRF_UARTE_INT_ENDRX_MASK)) {
    68f8:	f013 0f10 	tst.w	r3, #16
    68fc:	d133      	bne.n	6966 <uarte_nrfx_isr_async+0x8e>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    68fe:	f8d4 314c 	ldr.w	r3, [r4, #332]	; 0x14c
	if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_RXSTARTED) &&
    6902:	b113      	cbz	r3, 690a <uarte_nrfx_isr_async+0x32>
    6904:	f8d4 3110 	ldr.w	r3, [r4, #272]	; 0x110
    6908:	b3b3      	cbz	r3, 6978 <uarte_nrfx_isr_async+0xa0>
    690a:	f8d4 3144 	ldr.w	r3, [r4, #324]	; 0x144
	if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_RXTO) &&
    690e:	b113      	cbz	r3, 6916 <uarte_nrfx_isr_async+0x3e>
    6910:	f8d4 3110 	ldr.w	r3, [r4, #272]	; 0x110
    6914:	b3c3      	cbz	r3, 6988 <uarte_nrfx_isr_async+0xb0>
    6916:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
	if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDTX)
    691a:	b123      	cbz	r3, 6926 <uarte_nrfx_isr_async+0x4e>
    return p_reg->INTENSET & mask;
    691c:	f8d4 3304 	ldr.w	r3, [r4, #772]	; 0x304
	    && nrf_uarte_int_enable_check(uarte, NRF_UARTE_INT_ENDTX_MASK)) {
    6920:	f413 7f80 	tst.w	r3, #256	; 0x100
    6924:	d138      	bne.n	6998 <uarte_nrfx_isr_async+0xc0>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    6926:	f8d4 3158 	ldr.w	r3, [r4, #344]	; 0x158
	if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED)
    692a:	b19b      	cbz	r3, 6954 <uarte_nrfx_isr_async+0x7c>
    return p_reg->INTENSET & mask;
    692c:	f8d4 3304 	ldr.w	r3, [r4, #772]	; 0x304
	    && nrf_uarte_int_enable_check(uarte,
    6930:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
    6934:	d00e      	beq.n	6954 <uarte_nrfx_isr_async+0x7c>
		txstopped_isr(dev);
    6936:	4628      	mov	r0, r5
    6938:	f7ff ff1a 	bl	6770 <txstopped_isr>
    693c:	e00a      	b.n	6954 <uarte_nrfx_isr_async+0x7c>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    693e:	2300      	movs	r3, #0
    6940:	f8c4 3108 	str.w	r3, [r4, #264]	; 0x108
    6944:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
		data->async->rx_cnt.cnt++;
    6948:	68d2      	ldr	r2, [r2, #12]
    694a:	f8d2 30c0 	ldr.w	r3, [r2, #192]	; 0xc0
    694e:	3301      	adds	r3, #1
    6950:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
}
    6954:	bd38      	pop	{r3, r4, r5, pc}
    6956:	2300      	movs	r3, #0
    6958:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
    695c:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
		error_isr(dev);
    6960:	f7ff fd04 	bl	636c <error_isr>
    6964:	e7c3      	b.n	68ee <uarte_nrfx_isr_async+0x16>
    6966:	2300      	movs	r3, #0
    6968:	f8c4 3110 	str.w	r3, [r4, #272]	; 0x110
    696c:	f8d4 3110 	ldr.w	r3, [r4, #272]	; 0x110
		endrx_isr(dev);
    6970:	4628      	mov	r0, r5
    6972:	f7ff fd94 	bl	649e <endrx_isr>
    6976:	e7c2      	b.n	68fe <uarte_nrfx_isr_async+0x26>
    6978:	f8c4 314c 	str.w	r3, [r4, #332]	; 0x14c
    697c:	f8d4 314c 	ldr.w	r3, [r4, #332]	; 0x14c
		rxstarted_isr(dev);
    6980:	4628      	mov	r0, r5
    6982:	f7fb fe2f 	bl	25e4 <rxstarted_isr>
    6986:	e7c0      	b.n	690a <uarte_nrfx_isr_async+0x32>
    6988:	f8c4 3144 	str.w	r3, [r4, #324]	; 0x144
    698c:	f8d4 3144 	ldr.w	r3, [r4, #324]	; 0x144
		rxto_isr(dev);
    6990:	4628      	mov	r0, r5
    6992:	f7ff ff7a 	bl	688a <rxto_isr>
    6996:	e7be      	b.n	6916 <uarte_nrfx_isr_async+0x3e>
		endtx_isr(dev);
    6998:	4628      	mov	r0, r5
    699a:	f7ff fb23 	bl	5fe4 <endtx_isr>
    699e:	e7c2      	b.n	6926 <uarte_nrfx_isr_async+0x4e>

000069a0 <sys_clock_idle_exit>:
{
}

void __weak sys_clock_idle_exit(void)
{
}
    69a0:	4770      	bx	lr

000069a2 <counter_sub>:
	return (a - b) & COUNTER_MAX;
    69a2:	1a40      	subs	r0, r0, r1
}
    69a4:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
    69a8:	4770      	bx	lr

000069aa <event_clear>:
	nrf_rtc_event_clear(RTC, RTC_CHANNEL_EVENT_ADDR(chan));
    69aa:	f100 0350 	add.w	r3, r0, #80	; 0x50
    69ae:	009b      	lsls	r3, r3, #2
    69b0:	b29b      	uxth	r3, r3
    69b2:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    69b6:	f503 3388 	add.w	r3, r3, #69632	; 0x11000
    69ba:	2200      	movs	r2, #0
    69bc:	601a      	str	r2, [r3, #0]
    69be:	681b      	ldr	r3, [r3, #0]
}
    69c0:	4770      	bx	lr

000069c2 <absolute_time_to_cc>:
}
    69c2:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
    69c6:	4770      	bx	lr

000069c8 <full_int_lock>:
	__asm__ volatile(
    69c8:	f04f 0320 	mov.w	r3, #32
    69cc:	f3ef 8011 	mrs	r0, BASEPRI
    69d0:	f383 8812 	msr	BASEPRI_MAX, r3
    69d4:	f3bf 8f6f 	isb	sy
}
    69d8:	4770      	bx	lr

000069da <full_int_unlock>:
	__asm__ volatile(
    69da:	f380 8811 	msr	BASEPRI, r0
    69de:	f3bf 8f6f 	isb	sy
}
    69e2:	4770      	bx	lr

000069e4 <set_absolute_alarm>:
{
    69e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    69e6:	4606      	mov	r6, r0
	uint32_t cc_val = abs_val & COUNTER_MAX;
    69e8:	f021 457f 	bic.w	r5, r1, #4278190080	; 0xff000000
	uint32_t prev_cc = get_comparator(chan);
    69ec:	f7fb fea6 	bl	273c <get_comparator>
    69f0:	4607      	mov	r7, r0
    69f2:	e019      	b.n	6a28 <set_absolute_alarm+0x44>
	z_impl_k_busy_wait(usec_to_wait);
    69f4:	2013      	movs	r0, #19
    69f6:	f000 fc24 	bl	7242 <z_impl_k_busy_wait>
}
    69fa:	e022      	b.n	6a42 <set_absolute_alarm+0x5e>
		event_clear(chan);
    69fc:	4630      	mov	r0, r6
    69fe:	f7ff ffd4 	bl	69aa <event_clear>
		event_enable(chan);
    6a02:	4630      	mov	r0, r6
    6a04:	f7fb fea2 	bl	274c <event_enable>
		set_comparator(chan, cc_val);
    6a08:	4629      	mov	r1, r5
    6a0a:	4630      	mov	r0, r6
    6a0c:	f7fb fe8c 	bl	2728 <set_comparator>
		now2 = counter();
    6a10:	f7fb feb0 	bl	2774 <counter>
		 (counter_sub(cc_val, now2 + 2) > COUNTER_HALF_SPAN));
    6a14:	4284      	cmp	r4, r0
    6a16:	d01e      	beq.n	6a56 <set_absolute_alarm+0x72>
    6a18:	1c81      	adds	r1, r0, #2
    6a1a:	4628      	mov	r0, r5
    6a1c:	f7ff ffc1 	bl	69a2 <counter_sub>
	} while ((now2 != now) &&
    6a20:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    6a24:	d917      	bls.n	6a56 <set_absolute_alarm+0x72>
		prev_cc = cc_val;
    6a26:	462f      	mov	r7, r5
		now = counter();
    6a28:	f7fb fea4 	bl	2774 <counter>
    6a2c:	4604      	mov	r4, r0
		set_comparator(chan, now);
    6a2e:	4601      	mov	r1, r0
    6a30:	4630      	mov	r0, r6
    6a32:	f7fb fe79 	bl	2728 <set_comparator>
		if (counter_sub(prev_cc, now) == 1) {
    6a36:	4621      	mov	r1, r4
    6a38:	4638      	mov	r0, r7
    6a3a:	f7ff ffb2 	bl	69a2 <counter_sub>
    6a3e:	2801      	cmp	r0, #1
    6a40:	d0d8      	beq.n	69f4 <set_absolute_alarm+0x10>
		if (counter_sub(cc_val, now + 2) > COUNTER_HALF_SPAN) {
    6a42:	1ca7      	adds	r7, r4, #2
    6a44:	4639      	mov	r1, r7
    6a46:	4628      	mov	r0, r5
    6a48:	f7ff ffab 	bl	69a2 <counter_sub>
    6a4c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    6a50:	d9d4      	bls.n	69fc <set_absolute_alarm+0x18>
			cc_val = now + 2;
    6a52:	463d      	mov	r5, r7
    6a54:	e7d2      	b.n	69fc <set_absolute_alarm+0x18>
}
    6a56:	4628      	mov	r0, r5
    6a58:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00006a5a <compare_set>:
{
    6a5a:	b5f0      	push	{r4, r5, r6, r7, lr}
    6a5c:	b083      	sub	sp, #12
    6a5e:	4604      	mov	r4, r0
    6a60:	4617      	mov	r7, r2
    6a62:	461d      	mov	r5, r3
	key = compare_int_lock(chan);
    6a64:	f7fb fe8c 	bl	2780 <compare_int_lock>
    6a68:	4606      	mov	r6, r0
	int ret = compare_set_nolocks(chan, target_time, handler, user_data);
    6a6a:	9b09      	ldr	r3, [sp, #36]	; 0x24
    6a6c:	9301      	str	r3, [sp, #4]
    6a6e:	9b08      	ldr	r3, [sp, #32]
    6a70:	9300      	str	r3, [sp, #0]
    6a72:	463a      	mov	r2, r7
    6a74:	462b      	mov	r3, r5
    6a76:	4620      	mov	r0, r4
    6a78:	f7fb ff72 	bl	2960 <compare_set_nolocks>
    6a7c:	4605      	mov	r5, r0
	compare_int_unlock(chan, key);
    6a7e:	4631      	mov	r1, r6
    6a80:	4620      	mov	r0, r4
    6a82:	f7fb fee1 	bl	2848 <compare_int_unlock>
}
    6a86:	4628      	mov	r0, r5
    6a88:	b003      	add	sp, #12
    6a8a:	bdf0      	pop	{r4, r5, r6, r7, pc}

00006a8c <pinctrl_lookup_state>:

#include <drivers/pinctrl.h>

int pinctrl_lookup_state(const struct pinctrl_dev_config *config, uint8_t id,
			 const struct pinctrl_state **state)
{
    6a8c:	b410      	push	{r4}
	*state = &config->states[0];
    6a8e:	6843      	ldr	r3, [r0, #4]
    6a90:	6013      	str	r3, [r2, #0]
	while (*state <= &config->states[config->state_cnt - 1U]) {
    6a92:	e001      	b.n	6a98 <pinctrl_lookup_state+0xc>
		if (id == (*state)->id) {
			return 0;
		}

		(*state)++;
    6a94:	3408      	adds	r4, #8
    6a96:	6014      	str	r4, [r2, #0]
	while (*state <= &config->states[config->state_cnt - 1U]) {
    6a98:	6814      	ldr	r4, [r2, #0]
    6a9a:	7a03      	ldrb	r3, [r0, #8]
    6a9c:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
    6aa0:	3b01      	subs	r3, #1
    6aa2:	f8d0 c004 	ldr.w	ip, [r0, #4]
    6aa6:	eb0c 03c3 	add.w	r3, ip, r3, lsl #3
    6aaa:	429c      	cmp	r4, r3
    6aac:	d804      	bhi.n	6ab8 <pinctrl_lookup_state+0x2c>
		if (id == (*state)->id) {
    6aae:	7963      	ldrb	r3, [r4, #5]
    6ab0:	428b      	cmp	r3, r1
    6ab2:	d1ef      	bne.n	6a94 <pinctrl_lookup_state+0x8>
			return 0;
    6ab4:	2000      	movs	r0, #0
    6ab6:	e001      	b.n	6abc <pinctrl_lookup_state+0x30>
	}

	return -ENOENT;
    6ab8:	f06f 0001 	mvn.w	r0, #1
}
    6abc:	bc10      	pop	{r4}
    6abe:	4770      	bx	lr

00006ac0 <k_sys_fatal_error_handler>:

extern void sys_arch_reboot(int type);

void k_sys_fatal_error_handler(unsigned int reason,
			       const z_arch_esf_t *esf)
{
    6ac0:	b508      	push	{r3, lr}
	z_spm_ns_fatal_error_handler();
#endif

	if (IS_ENABLED(CONFIG_RESET_ON_FATAL_ERROR)) {
		LOG_ERR("Resetting system");
		sys_arch_reboot(0);
    6ac2:	2000      	movs	r0, #0
    6ac4:	f7fb f898 	bl	1bf8 <sys_arch_reboot>

00006ac8 <hw_cc3xx_init_internal>:
#include <nrf_cc3xx_platform.h>

#if CONFIG_HW_CC3XX

static int hw_cc3xx_init_internal(const struct device *dev)
{
    6ac8:	b508      	push	{r3, lr}

	/* Initialize the cc3xx HW with or without RNG support */
#if CONFIG_ENTROPY_CC3XX
	res = nrf_cc3xx_platform_init();
#else
	res = nrf_cc3xx_platform_init_no_rng();
    6aca:	f7fe fb49 	bl	5160 <nrf_cc3xx_platform_init_no_rng>
#endif

	return res;
}
    6ace:	bd08      	pop	{r3, pc}

00006ad0 <hw_cc3xx_init>:

static int hw_cc3xx_init(const struct device *dev)
{
    6ad0:	b510      	push	{r4, lr}
    6ad2:	4604      	mov	r4, r0
	int res;

	/* Set the RTOS abort APIs */
	nrf_cc3xx_platform_abort_init();
    6ad4:	f7fa fbea 	bl	12ac <nrf_cc3xx_platform_abort_init>

	/* Set the RTOS mutex APIs */
	nrf_cc3xx_platform_mutex_init();
    6ad8:	f7fa fca6 	bl	1428 <nrf_cc3xx_platform_mutex_init>

	/* Enable the hardware */
	res = hw_cc3xx_init_internal(dev);
    6adc:	4620      	mov	r0, r4
    6ade:	f7ff fff3 	bl	6ac8 <hw_cc3xx_init_internal>
	return res;
}
    6ae2:	bd10      	pop	{r4, pc}

00006ae4 <nrf52_errata_36>:
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    6ae4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    6ae8:	f8d3 3130 	ldr.w	r3, [r3, #304]	; 0x130
            if (var1 == 0x08)
    6aec:	2b08      	cmp	r3, #8
    6aee:	d001      	beq.n	6af4 <nrf52_errata_36+0x10>
        return false;
    6af0:	2000      	movs	r0, #0
    6af2:	4770      	bx	lr
                        return true;
    6af4:	2001      	movs	r0, #1
}
    6af6:	4770      	bx	lr

00006af8 <nrf52_errata_66>:
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    6af8:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    6afc:	f8d3 3130 	ldr.w	r3, [r3, #304]	; 0x130
            if (var1 == 0x08)
    6b00:	2b08      	cmp	r3, #8
    6b02:	d001      	beq.n	6b08 <nrf52_errata_66+0x10>
        return false;
    6b04:	2000      	movs	r0, #0
    6b06:	4770      	bx	lr
                        return true;
    6b08:	2001      	movs	r0, #1
}
    6b0a:	4770      	bx	lr

00006b0c <nrf52_errata_98>:
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    6b0c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    6b10:	f8d3 2130 	ldr.w	r2, [r3, #304]	; 0x130
            uint32_t var2 = *(uint32_t *)0x10000134ul;
    6b14:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
            if (var1 == 0x08)
    6b18:	2a08      	cmp	r2, #8
    6b1a:	d001      	beq.n	6b20 <nrf52_errata_98+0x14>
        return false;
    6b1c:	2000      	movs	r0, #0
    6b1e:	4770      	bx	lr
                switch(var2)
    6b20:	2b00      	cmp	r3, #0
    6b22:	d804      	bhi.n	6b2e <nrf52_errata_98+0x22>
    6b24:	e8df f003 	tbb	[pc, r3]
    6b28:	01          	.byte	0x01
    6b29:	00          	.byte	0x00
    6b2a:	2001      	movs	r0, #1
    6b2c:	4770      	bx	lr
                        return false;
    6b2e:	2000      	movs	r0, #0
}
    6b30:	4770      	bx	lr

00006b32 <nrf52_errata_103>:
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    6b32:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    6b36:	f8d3 2130 	ldr.w	r2, [r3, #304]	; 0x130
            uint32_t var2 = *(uint32_t *)0x10000134ul;
    6b3a:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
            if (var1 == 0x08)
    6b3e:	2a08      	cmp	r2, #8
    6b40:	d001      	beq.n	6b46 <nrf52_errata_103+0x14>
        return false;
    6b42:	2000      	movs	r0, #0
    6b44:	4770      	bx	lr
                switch(var2)
    6b46:	2b00      	cmp	r3, #0
    6b48:	d804      	bhi.n	6b54 <nrf52_errata_103+0x22>
    6b4a:	e8df f003 	tbb	[pc, r3]
    6b4e:	01          	.byte	0x01
    6b4f:	00          	.byte	0x00
    6b50:	2001      	movs	r0, #1
    6b52:	4770      	bx	lr
                        return false;
    6b54:	2000      	movs	r0, #0
}
    6b56:	4770      	bx	lr

00006b58 <nrf52_errata_115>:
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    6b58:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    6b5c:	f8d3 2130 	ldr.w	r2, [r3, #304]	; 0x130
            uint32_t var2 = *(uint32_t *)0x10000134ul;
    6b60:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
            if (var1 == 0x08)
    6b64:	2a08      	cmp	r2, #8
    6b66:	d001      	beq.n	6b6c <nrf52_errata_115+0x14>
        return false;
    6b68:	2000      	movs	r0, #0
    6b6a:	4770      	bx	lr
                switch(var2)
    6b6c:	2b00      	cmp	r3, #0
    6b6e:	d804      	bhi.n	6b7a <nrf52_errata_115+0x22>
    6b70:	e8df f003 	tbb	[pc, r3]
    6b74:	01          	.byte	0x01
    6b75:	00          	.byte	0x00
    6b76:	2001      	movs	r0, #1
    6b78:	4770      	bx	lr
                        return false;
    6b7a:	2000      	movs	r0, #0
}
    6b7c:	4770      	bx	lr

00006b7e <nrf52_errata_120>:
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    6b7e:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    6b82:	f8d3 2130 	ldr.w	r2, [r3, #304]	; 0x130
            uint32_t var2 = *(uint32_t *)0x10000134ul;
    6b86:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
            if (var1 == 0x08)
    6b8a:	2a08      	cmp	r2, #8
    6b8c:	d001      	beq.n	6b92 <nrf52_errata_120+0x14>
        return false;
    6b8e:	2000      	movs	r0, #0
    6b90:	4770      	bx	lr
                switch(var2)
    6b92:	2b00      	cmp	r3, #0
    6b94:	d804      	bhi.n	6ba0 <nrf52_errata_120+0x22>
    6b96:	e8df f003 	tbb	[pc, r3]
    6b9a:	01          	.byte	0x01
    6b9b:	00          	.byte	0x00
    6b9c:	2001      	movs	r0, #1
    6b9e:	4770      	bx	lr
                        return false;
    6ba0:	2000      	movs	r0, #0
}
    6ba2:	4770      	bx	lr

00006ba4 <nrf52_errata_136>:
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    6ba4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    6ba8:	f8d3 3130 	ldr.w	r3, [r3, #304]	; 0x130
            if (var1 == 0x08)
    6bac:	2b08      	cmp	r3, #8
    6bae:	d001      	beq.n	6bb4 <nrf52_errata_136+0x10>
        return false;
    6bb0:	2000      	movs	r0, #0
    6bb2:	4770      	bx	lr
                        return true;
    6bb4:	2001      	movs	r0, #1
}
    6bb6:	4770      	bx	lr

00006bb8 <nrf52_configuration_249>:
         || defined (NRF52820_XXAA) || defined (DEVELOP_IN_NRF52820)\
         || defined (NRF52832_XXAA) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52832_XXAB) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52833_XXAA) || defined (DEVELOP_IN_NRF52833)\
         || defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    6bb8:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    6bbc:	f8d3 2130 	ldr.w	r2, [r3, #304]	; 0x130
            uint32_t var2 = *(uint32_t *)0x10000134ul;
    6bc0:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
                        return true;
                }
            }
        #endif
        #if defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            if (var1 == 0x08)
    6bc4:	2a08      	cmp	r2, #8
    6bc6:	d001      	beq.n	6bcc <nrf52_configuration_249+0x14>
                    default:
                        return true;
                }
            }
        #endif
        return false;
    6bc8:	2000      	movs	r0, #0
    6bca:	4770      	bx	lr
                switch(var2)
    6bcc:	2b04      	cmp	r3, #4
    6bce:	d801      	bhi.n	6bd4 <nrf52_configuration_249+0x1c>
    6bd0:	2000      	movs	r0, #0
    6bd2:	4770      	bx	lr
                        return true;
    6bd4:	2001      	movs	r0, #1
    #endif
}
    6bd6:	4770      	bx	lr

00006bd8 <nrfx_isr>:

#include <nrfx.h>
#include <kernel.h>

void nrfx_isr(const void *irq_handler)
{
    6bd8:	b508      	push	{r3, lr}
	((nrfx_irq_handler_t)irq_handler)();
    6bda:	4780      	blx	r0
}
    6bdc:	bd08      	pop	{r3, pc}

00006bde <nrfx_busy_wait>:

void nrfx_busy_wait(uint32_t usec_to_wait)
{
    6bde:	b508      	push	{r3, lr}
	z_impl_k_busy_wait(usec_to_wait);
    6be0:	f000 fb2f 	bl	7242 <z_impl_k_busy_wait>
	k_busy_wait(usec_to_wait);
}
    6be4:	bd08      	pop	{r3, pc}

00006be6 <clock_initial_lfclksrc_get>:
}
    6be6:	2000      	movs	r0, #0
    6be8:	4770      	bx	lr

00006bea <clock_lfclksrc_tweak>:
{
    6bea:	b538      	push	{r3, r4, r5, lr}
    6bec:	4604      	mov	r4, r0
    bool is_correct_clk = (*p_lfclksrc == NRFX_CLOCK_CONFIG_LF_SRC);
    6bee:	6803      	ldr	r3, [r0, #0]
    is_correct_clk = is_correct_clk || (*p_lfclksrc == NRF_CLOCK_LFCLK_RC);
    6bf0:	2b01      	cmp	r3, #1
    6bf2:	d002      	beq.n	6bfa <clock_lfclksrc_tweak+0x10>
    6bf4:	b933      	cbnz	r3, 6c04 <clock_lfclksrc_tweak+0x1a>
    6bf6:	2301      	movs	r3, #1
    6bf8:	e000      	b.n	6bfc <clock_lfclksrc_tweak+0x12>
    6bfa:	2301      	movs	r3, #1
    if (!is_correct_clk)
    6bfc:	461d      	mov	r5, r3
    6bfe:	b11b      	cbz	r3, 6c08 <clock_lfclksrc_tweak+0x1e>
}
    6c00:	4628      	mov	r0, r5
    6c02:	bd38      	pop	{r3, r4, r5, pc}
    is_correct_clk = is_correct_clk || (*p_lfclksrc == NRF_CLOCK_LFCLK_RC);
    6c04:	2300      	movs	r3, #0
    6c06:	e7f9      	b.n	6bfc <clock_lfclksrc_tweak+0x12>
        clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
    6c08:	2000      	movs	r0, #0
    6c0a:	f7fc fb1f 	bl	324c <clock_stop>
        *p_lfclksrc = clock_initial_lfclksrc_get();
    6c0e:	f7ff ffea 	bl	6be6 <clock_initial_lfclksrc_get>
    6c12:	6020      	str	r0, [r4, #0]
    6c14:	e7f4      	b.n	6c00 <clock_lfclksrc_tweak+0x16>

00006c16 <nrfx_clock_enable>:
{
    6c16:	b508      	push	{r3, lr}
    priority = NRFX_CLOCK_DEFAULT_CONFIG_IRQ_PRIORITY;
#else
    #error "This code is not supposed to be compiled when neither POWER nor CLOCK is enabled."
#endif

    if (!NRFX_IRQ_IS_ENABLED(nrfx_get_irq_number(NRF_CLOCK)))
    6c18:	2000      	movs	r0, #0
    6c1a:	f7fa fc45 	bl	14a8 <arch_irq_is_enabled>
    6c1e:	b130      	cbz	r0, 6c2e <nrfx_clock_enable+0x18>
    nrf_clock_lf_src_set(NRF_CLOCK, clock_initial_lfclksrc_get());
    6c20:	f7ff ffe1 	bl	6be6 <clock_initial_lfclksrc_get>
    p_reg->LFCLKSRC = (uint32_t)(source);
    6c24:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    6c28:	f8c3 0518 	str.w	r0, [r3, #1304]	; 0x518
}
    6c2c:	bd08      	pop	{r3, pc}
    {
        NRFX_IRQ_PRIORITY_SET(nrfx_get_irq_number(NRF_CLOCK), priority);
        NRFX_IRQ_ENABLE(nrfx_get_irq_number(NRF_CLOCK));
    6c2e:	f7fa fc2d 	bl	148c <arch_irq_enable>
    6c32:	e7f5      	b.n	6c20 <nrfx_clock_enable+0xa>

00006c34 <nrfx_clock_start>:
    switch (domain)
    6c34:	b110      	cbz	r0, 6c3c <nrfx_clock_start+0x8>
    6c36:	2801      	cmp	r0, #1
    6c38:	d040      	beq.n	6cbc <nrfx_clock_start+0x88>
    6c3a:	4770      	bx	lr
{
    6c3c:	b500      	push	{lr}
    6c3e:	b083      	sub	sp, #12
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    6c40:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    6c44:	f8d2 3418 	ldr.w	r3, [r2, #1048]	; 0x418
                                        >> CLOCK_LFCLKSTAT_SRC_Pos);
    6c48:	f003 0303 	and.w	r3, r3, #3
                (*(nrf_clock_lfclk_t *)p_clk_src) =
    6c4c:	9301      	str	r3, [sp, #4]
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    6c4e:	f8d2 3418 	ldr.w	r3, [r2, #1048]	; 0x418
    6c52:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    6c56:	d11b      	bne.n	6c90 <nrfx_clock_start+0x5c>
            return ((p_reg->LFCLKRUN & CLOCK_LFCLKRUN_STATUS_Msk)
    6c58:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    6c5c:	f8d3 3414 	ldr.w	r3, [r3, #1044]	; 0x414
                else if (nrf_clock_start_task_check(NRF_CLOCK, NRF_CLOCK_DOMAIN_LFCLK))
    6c60:	f013 0f01 	tst.w	r3, #1
    6c64:	d118      	bne.n	6c98 <nrfx_clock_start+0x64>
                    lfclksrc = clock_initial_lfclksrc_get();
    6c66:	f7ff ffbe 	bl	6be6 <clock_initial_lfclksrc_get>
    6c6a:	9001      	str	r0, [sp, #4]
    p_reg->LFCLKSRC = (uint32_t)(source);
    6c6c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    6c70:	9a01      	ldr	r2, [sp, #4]
    6c72:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    6c76:	2200      	movs	r2, #0
    6c78:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
    6c7c:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
    p_reg->INTENSET = mask;
    6c80:	2202      	movs	r2, #2
    6c82:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    6c86:	2201      	movs	r2, #1
    6c88:	609a      	str	r2, [r3, #8]
}
    6c8a:	b003      	add	sp, #12
    6c8c:	f85d fb04 	ldr.w	pc, [sp], #4
                    (void)clock_lfclksrc_tweak(&lfclksrc);
    6c90:	a801      	add	r0, sp, #4
    6c92:	f7ff ffaa 	bl	6bea <clock_lfclksrc_tweak>
    6c96:	e7e9      	b.n	6c6c <nrfx_clock_start+0x38>
    return (nrf_clock_lfclk_t)((p_reg->LFCLKSRCCOPY & CLOCK_LFCLKSRCCOPY_SRC_Msk)
    6c98:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    6c9c:	f8d3 341c 	ldr.w	r3, [r3, #1052]	; 0x41c
    6ca0:	f003 0303 	and.w	r3, r3, #3
                    lfclksrc = nrf_clock_lf_srccopy_get(NRF_CLOCK);
    6ca4:	9301      	str	r3, [sp, #4]
                    if (clock_lfclksrc_tweak(&lfclksrc))
    6ca6:	a801      	add	r0, sp, #4
    6ca8:	f7ff ff9f 	bl	6bea <clock_lfclksrc_tweak>
    6cac:	2800      	cmp	r0, #0
    6cae:	d0dd      	beq.n	6c6c <nrfx_clock_start+0x38>
    p_reg->INTENSET = mask;
    6cb0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    6cb4:	2202      	movs	r2, #2
    6cb6:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
                        break;
    6cba:	e7e6      	b.n	6c8a <nrfx_clock_start+0x56>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    6cbc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    6cc0:	2200      	movs	r2, #0
    6cc2:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    6cc6:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    p_reg->INTENSET = mask;
    6cca:	2201      	movs	r2, #1
    6ccc:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    6cd0:	601a      	str	r2, [r3, #0]
    6cd2:	4770      	bx	lr

00006cd4 <nrfx_clock_stop>:
{
    6cd4:	b508      	push	{r3, lr}
    clock_stop(domain);
    6cd6:	f7fc fab9 	bl	324c <clock_stop>
}
    6cda:	bd08      	pop	{r3, pc}

00006cdc <pin_is_task_output>:
{
    6cdc:	b510      	push	{r4, lr}
    6cde:	4604      	mov	r4, r0
    return pin_is_output(pin) && pin_in_use_by_te(pin);
    6ce0:	f7fc fb90 	bl	3404 <pin_is_output>
    6ce4:	b128      	cbz	r0, 6cf2 <pin_is_task_output+0x16>
    6ce6:	4620      	mov	r0, r4
    6ce8:	f7fc fb76 	bl	33d8 <pin_in_use_by_te>
    6cec:	b118      	cbz	r0, 6cf6 <pin_is_task_output+0x1a>
    6cee:	2001      	movs	r0, #1
    6cf0:	e000      	b.n	6cf4 <pin_is_task_output+0x18>
    6cf2:	2000      	movs	r0, #0
}
    6cf4:	bd10      	pop	{r4, pc}
    return pin_is_output(pin) && pin_in_use_by_te(pin);
    6cf6:	2000      	movs	r0, #0
    6cf8:	e7fc      	b.n	6cf4 <pin_is_task_output+0x18>

00006cfa <pin_is_input>:
{
    6cfa:	b508      	push	{r3, lr}
    return !pin_is_output(pin);
    6cfc:	f7fc fb82 	bl	3404 <pin_is_output>
    6d00:	f080 0001 	eor.w	r0, r0, #1
}
    6d04:	b2c0      	uxtb	r0, r0
    6d06:	bd08      	pop	{r3, pc}

00006d08 <gpiote_polarity_to_trigger>:
}
    6d08:	4770      	bx	lr

00006d0a <gpiote_trigger_to_polarity>:
}
    6d0a:	4770      	bx	lr

00006d0c <is_level>:
}
    6d0c:	2803      	cmp	r0, #3
    6d0e:	bf94      	ite	ls
    6d10:	2000      	movls	r0, #0
    6d12:	2001      	movhi	r0, #1
    6d14:	4770      	bx	lr

00006d16 <SEGGER_RTT_Init>:
*  Function description
*    Initializes the RTT Control Block.
*    Should be used in RAM targets, at start of the application.
*
*/
void SEGGER_RTT_Init (void) {
    6d16:	b508      	push	{r3, lr}
  _DoInit();
    6d18:	f7fd f840 	bl	3d9c <_DoInit>
}
    6d1c:	bd08      	pop	{r3, pc}

00006d1e <rtt_init>:
 */

K_MUTEX_DEFINE(rtt_term_mutex);

static int rtt_init(const struct device *unused)
{
    6d1e:	b508      	push	{r3, lr}
	ARG_UNUSED(unused);

	SEGGER_RTT_Init();
    6d20:	f7ff fff9 	bl	6d16 <SEGGER_RTT_Init>

	return 0;
}
    6d24:	2000      	movs	r0, #0
    6d26:	bd08      	pop	{r3, pc}

00006d28 <z_device_is_ready>:
{
	/*
	 * if an invalid device pointer is passed as argument, this call
	 * reports the `device` as not ready for usage.
	 */
	if (dev == NULL) {
    6d28:	b148      	cbz	r0, 6d3e <z_device_is_ready+0x16>
		return false;
	}

	return dev->state->initialized && (dev->state->init_res == 0U);
    6d2a:	68c3      	ldr	r3, [r0, #12]
    6d2c:	8818      	ldrh	r0, [r3, #0]
    6d2e:	f3c0 0008 	ubfx	r0, r0, #0, #9
    6d32:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
    6d36:	bf14      	ite	ne
    6d38:	2000      	movne	r0, #0
    6d3a:	2001      	moveq	r0, #1
    6d3c:	4770      	bx	lr
		return false;
    6d3e:	2000      	movs	r0, #0
}
    6d40:	4770      	bx	lr

00006d42 <z_fatal_error>:
	return 0;
#endif
}

void z_fatal_error(unsigned int reason, const z_arch_esf_t *esf)
{
    6d42:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    6d44:	4605      	mov	r5, r0
    6d46:	460e      	mov	r6, r1
	__asm__ volatile(
    6d48:	f04f 0320 	mov.w	r3, #32
    6d4c:	f3ef 8711 	mrs	r7, BASEPRI
    6d50:	f383 8812 	msr	BASEPRI_MAX, r3
    6d54:	f3bf 8f6f 	isb	sy
	return z_impl_z_current_get();
    6d58:	f7fd ffb4 	bl	4cc4 <z_impl_z_current_get>
    6d5c:	4604      	mov	r4, r0
	LOG_ERR("Current thread: %p (%s)", thread,
		log_strdup(thread_name_get(thread)));

	coredump(reason, esf, thread);

	k_sys_fatal_error_handler(reason, esf);
    6d5e:	4631      	mov	r1, r6
    6d60:	4628      	mov	r0, r5
    6d62:	f7ff fead 	bl	6ac0 <k_sys_fatal_error_handler>
	__asm__ volatile(
    6d66:	f387 8811 	msr	BASEPRI, r7
    6d6a:	f3bf 8f6f 	isb	sy
	z_impl_k_thread_abort(thread);
    6d6e:	4620      	mov	r0, r4
    6d70:	f7fa fe6c 	bl	1a4c <z_impl_k_thread_abort>
	arch_irq_unlock(key);

	if (IS_ENABLED(CONFIG_MULTITHREADING)) {
		k_thread_abort(thread);
	}
}
    6d74:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00006d76 <z_early_memset>:
{
    6d76:	b508      	push	{r3, lr}
	(void) memset(dst, c, n);
    6d78:	f7fe ff31 	bl	5bde <memset>
}
    6d7c:	bd08      	pop	{r3, pc}

00006d7e <z_early_memcpy>:
{
    6d7e:	b508      	push	{r3, lr}
	(void) memcpy(dst, src, n);
    6d80:	f7fe fefe 	bl	5b80 <memcpy>
}
    6d84:	bd08      	pop	{r3, pc}

00006d86 <create_free_list>:
	CHECKIF(((slab->block_size | (uintptr_t)slab->buffer) &
    6d86:	68c2      	ldr	r2, [r0, #12]
    6d88:	6903      	ldr	r3, [r0, #16]
    6d8a:	431a      	orrs	r2, r3
    6d8c:	f012 0203 	ands.w	r2, r2, #3
    6d90:	d10d      	bne.n	6dae <create_free_list+0x28>
	slab->free_list = NULL;
    6d92:	2100      	movs	r1, #0
    6d94:	6141      	str	r1, [r0, #20]
	for (j = 0U; j < slab->num_blocks; j++) {
    6d96:	e005      	b.n	6da4 <create_free_list+0x1e>
		*(char **)p = slab->free_list;
    6d98:	6941      	ldr	r1, [r0, #20]
    6d9a:	6019      	str	r1, [r3, #0]
		slab->free_list = p;
    6d9c:	6143      	str	r3, [r0, #20]
		p += slab->block_size;
    6d9e:	68c1      	ldr	r1, [r0, #12]
    6da0:	440b      	add	r3, r1
	for (j = 0U; j < slab->num_blocks; j++) {
    6da2:	3201      	adds	r2, #1
    6da4:	6881      	ldr	r1, [r0, #8]
    6da6:	4291      	cmp	r1, r2
    6da8:	d8f6      	bhi.n	6d98 <create_free_list+0x12>
	return 0;
    6daa:	2000      	movs	r0, #0
    6dac:	4770      	bx	lr
		return -EINVAL;
    6dae:	f06f 0015 	mvn.w	r0, #21
}
    6db2:	4770      	bx	lr

00006db4 <k_mem_slab_init>:
{
    6db4:	b510      	push	{r4, lr}
    6db6:	4604      	mov	r4, r0
	slab->num_blocks = num_blocks;
    6db8:	6083      	str	r3, [r0, #8]
	slab->block_size = block_size;
    6dba:	60c2      	str	r2, [r0, #12]
	slab->buffer = buffer;
    6dbc:	6101      	str	r1, [r0, #16]
	slab->num_used = 0U;
    6dbe:	2300      	movs	r3, #0
    6dc0:	6183      	str	r3, [r0, #24]
	rc = create_free_list(slab);
    6dc2:	f7ff ffe0 	bl	6d86 <create_free_list>
	if (rc < 0) {
    6dc6:	2800      	cmp	r0, #0
    6dc8:	db01      	blt.n	6dce <k_mem_slab_init+0x1a>
	list->head = (sys_dnode_t *)list;
    6dca:	6024      	str	r4, [r4, #0]
	list->tail = (sys_dnode_t *)list;
    6dcc:	6064      	str	r4, [r4, #4]
}
    6dce:	bd10      	pop	{r4, pc}

00006dd0 <k_mem_slab_free>:

void k_mem_slab_free(struct k_mem_slab *slab, void **mem)
{
    6dd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    6dd2:	4604      	mov	r4, r0
    6dd4:	460d      	mov	r5, r1
	__asm__ volatile(
    6dd6:	f04f 0320 	mov.w	r3, #32
    6dda:	f3ef 8611 	mrs	r6, BASEPRI
    6dde:	f383 8812 	msr	BASEPRI_MAX, r3
    6de2:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&slab->lock);

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mem_slab, free, slab);
	if (slab->free_list == NULL && IS_ENABLED(CONFIG_MULTITHREADING)) {
    6de6:	6943      	ldr	r3, [r0, #20]
    6de8:	b163      	cbz	r3, 6e04 <k_mem_slab_free+0x34>
			z_ready_thread(pending_thread);
			z_reschedule(&slab->lock, key);
			return;
		}
	}
	**(char ***) mem = slab->free_list;
    6dea:	682b      	ldr	r3, [r5, #0]
    6dec:	6962      	ldr	r2, [r4, #20]
    6dee:	601a      	str	r2, [r3, #0]
	slab->free_list = *(char **) mem;
    6df0:	682b      	ldr	r3, [r5, #0]
    6df2:	6163      	str	r3, [r4, #20]
	slab->num_used--;
    6df4:	69a3      	ldr	r3, [r4, #24]
    6df6:	3b01      	subs	r3, #1
    6df8:	61a3      	str	r3, [r4, #24]
	__asm__ volatile(
    6dfa:	f386 8811 	msr	BASEPRI, r6
    6dfe:	f3bf 8f6f 	isb	sy

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mem_slab, free, slab);

	k_spin_unlock(&slab->lock, key);
}
    6e02:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    6e04:	f100 0708 	add.w	r7, r0, #8
		struct k_thread *pending_thread = z_unpend_first_thread(&slab->wait_q);
    6e08:	f000 f971 	bl	70ee <z_unpend_first_thread>
		if (pending_thread != NULL) {
    6e0c:	2800      	cmp	r0, #0
    6e0e:	d0ec      	beq.n	6dea <k_mem_slab_free+0x1a>
			z_thread_return_value_set_with_data(pending_thread, 0, *mem);
    6e10:	682a      	ldr	r2, [r5, #0]
    6e12:	2100      	movs	r1, #0
    6e14:	f8c0 10ac 	str.w	r1, [r0, #172]	; 0xac
z_thread_return_value_set_with_data(struct k_thread *thread,
				   unsigned int value,
				   void *data)
{
	arch_thread_return_value_set(thread, value);
	thread->base.swap_data = data;
    6e18:	6142      	str	r2, [r0, #20]
			z_ready_thread(pending_thread);
    6e1a:	f000 f8a1 	bl	6f60 <z_ready_thread>
			z_reschedule(&slab->lock, key);
    6e1e:	4631      	mov	r1, r6
    6e20:	4638      	mov	r0, r7
    6e22:	f7fd fbd3 	bl	45cc <z_reschedule>
			return;
    6e26:	e7ec      	b.n	6e02 <k_mem_slab_free+0x32>

00006e28 <setup_thread_stack>:
{
    6e28:	b410      	push	{r4}
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
    6e2a:	3207      	adds	r2, #7
    6e2c:	f022 0207 	bic.w	r2, r2, #7
    6e30:	f102 0320 	add.w	r3, r2, #32

/** @} */

static inline char *Z_KERNEL_STACK_BUFFER(k_thread_stack_t *sym)
{
	return (char *)sym + K_KERNEL_STACK_RESERVED;
    6e34:	f101 0420 	add.w	r4, r1, #32
	new_thread->stack_info.start = (uintptr_t)stack_buf_start;
    6e38:	f8c0 4098 	str.w	r4, [r0, #152]	; 0x98
	new_thread->stack_info.size = stack_buf_size;
    6e3c:	f8c0 209c 	str.w	r2, [r0, #156]	; 0x9c
	new_thread->stack_info.delta = delta;
    6e40:	2200      	movs	r2, #0
    6e42:	f8c0 20a0 	str.w	r2, [r0, #160]	; 0xa0
}
    6e46:	18c8      	adds	r0, r1, r3
    6e48:	bc10      	pop	{r4}
    6e4a:	4770      	bx	lr

00006e4c <k_is_in_isr>:
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    6e4c:	f3ef 8005 	mrs	r0, IPSR
}
    6e50:	3800      	subs	r0, #0
    6e52:	bf18      	it	ne
    6e54:	2001      	movne	r0, #1
    6e56:	4770      	bx	lr

00006e58 <z_impl_k_thread_start>:
{
    6e58:	b508      	push	{r3, lr}
	z_sched_start(thread);
    6e5a:	f7fd fd05 	bl	4868 <z_sched_start>
}
    6e5e:	bd08      	pop	{r3, pc}

00006e60 <z_init_thread_base>:
#endif

void z_init_thread_base(struct _thread_base *thread_base, int priority,
		       uint32_t initial_state, unsigned int options)
{
    6e60:	b410      	push	{r4}
	/* k_q_node is initialized upon first insertion in a list */
	thread_base->pended_on = NULL;
    6e62:	2400      	movs	r4, #0
    6e64:	6084      	str	r4, [r0, #8]
	thread_base->user_options = (uint8_t)options;
    6e66:	7303      	strb	r3, [r0, #12]
	thread_base->thread_state = (uint8_t)initial_state;
    6e68:	7342      	strb	r2, [r0, #13]

	thread_base->prio = priority;
    6e6a:	7381      	strb	r1, [r0, #14]

	thread_base->sched_locked = 0U;
    6e6c:	73c4      	strb	r4, [r0, #15]
	node->next = NULL;
    6e6e:	6184      	str	r4, [r0, #24]
	node->prev = NULL;
    6e70:	61c4      	str	r4, [r0, #28]
#endif

	/* swap_data does not need to be initialized */

	z_init_thread_timeout(thread_base);
}
    6e72:	bc10      	pop	{r4}
    6e74:	4770      	bx	lr

00006e76 <z_pm_save_idle_exit>:
{
    6e76:	b508      	push	{r3, lr}
	pm_system_resume();
    6e78:	f7fa f896 	bl	fa8 <pm_system_resume>
	sys_clock_idle_exit();
    6e7c:	f7ff fd90 	bl	69a0 <sys_clock_idle_exit>
}
    6e80:	bd08      	pop	{r3, pc}

00006e82 <new_prio_for_inheritance>:
	int new_prio = z_is_prio_higher(target, limit) ? target : limit;
    6e82:	4288      	cmp	r0, r1
    6e84:	da00      	bge.n	6e88 <new_prio_for_inheritance+0x6>
    6e86:	4601      	mov	r1, r0
	return z_is_under_prio_ceiling(prio) ? prio : CONFIG_PRIORITY_CEILING;
    6e88:	f111 0f7f 	cmn.w	r1, #127	; 0x7f
    6e8c:	db01      	blt.n	6e92 <new_prio_for_inheritance+0x10>
    6e8e:	4608      	mov	r0, r1
    6e90:	4770      	bx	lr
    6e92:	f06f 007e 	mvn.w	r0, #126	; 0x7e
}
    6e96:	4770      	bx	lr

00006e98 <adjust_owner_prio>:
{
    6e98:	b508      	push	{r3, lr}
	if (mutex->owner->base.prio != new_prio) {
    6e9a:	6880      	ldr	r0, [r0, #8]
    6e9c:	f990 300e 	ldrsb.w	r3, [r0, #14]
    6ea0:	428b      	cmp	r3, r1
    6ea2:	d101      	bne.n	6ea8 <adjust_owner_prio+0x10>
	return false;
    6ea4:	2000      	movs	r0, #0
}
    6ea6:	bd08      	pop	{r3, pc}
		return z_set_prio(mutex->owner, new_prio);
    6ea8:	f7fd fd2c 	bl	4904 <z_set_prio>
    6eac:	e7fb      	b.n	6ea6 <adjust_owner_prio+0xe>

00006eae <z_impl_k_mutex_init>:
{
    6eae:	4603      	mov	r3, r0
	mutex->owner = NULL;
    6eb0:	2000      	movs	r0, #0
    6eb2:	6098      	str	r0, [r3, #8]
	mutex->lock_count = 0U;
    6eb4:	60d8      	str	r0, [r3, #12]
	list->head = (sys_dnode_t *)list;
    6eb6:	601b      	str	r3, [r3, #0]
	list->tail = (sys_dnode_t *)list;
    6eb8:	605b      	str	r3, [r3, #4]
}
    6eba:	4770      	bx	lr

00006ebc <thread_active_elsewhere>:
}
    6ebc:	2000      	movs	r0, #0
    6ebe:	4770      	bx	lr

00006ec0 <pended_on_thread>:
}
    6ec0:	6880      	ldr	r0, [r0, #8]
    6ec2:	4770      	bx	lr

00006ec4 <z_sched_prio_cmp>:
	int32_t b1 = thread_1->base.prio;
    6ec4:	f990 300e 	ldrsb.w	r3, [r0, #14]
	int32_t b2 = thread_2->base.prio;
    6ec8:	f991 000e 	ldrsb.w	r0, [r1, #14]
	if (b1 != b2) {
    6ecc:	4283      	cmp	r3, r0
    6ece:	d001      	beq.n	6ed4 <z_sched_prio_cmp+0x10>
		return b2 - b1;
    6ed0:	1ac0      	subs	r0, r0, r3
    6ed2:	4770      	bx	lr
	return 0;
    6ed4:	2000      	movs	r0, #0
}
    6ed6:	4770      	bx	lr

00006ed8 <z_unpend_thread_no_timeout>:
{
    6ed8:	b538      	push	{r3, r4, r5, lr}
    6eda:	4604      	mov	r4, r0
	LOCKED(&sched_spinlock) {
    6edc:	2300      	movs	r3, #0
	__asm__ volatile(
    6ede:	f04f 0220 	mov.w	r2, #32
    6ee2:	f3ef 8511 	mrs	r5, BASEPRI
    6ee6:	f382 8812 	msr	BASEPRI_MAX, r2
    6eea:	f3bf 8f6f 	isb	sy
    6eee:	e010      	b.n	6f12 <z_unpend_thread_no_timeout+0x3a>
	_priq_wait_remove(&pended_on_thread(thread)->waitq, thread);
    6ef0:	4620      	mov	r0, r4
    6ef2:	f7ff ffe5 	bl	6ec0 <pended_on_thread>
    6ef6:	4621      	mov	r1, r4
    6ef8:	f000 f823 	bl	6f42 <z_priq_dumb_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
    6efc:	7b63      	ldrb	r3, [r4, #13]
    6efe:	f023 0302 	bic.w	r3, r3, #2
    6f02:	7363      	strb	r3, [r4, #13]
	thread->base.pended_on = NULL;
    6f04:	2300      	movs	r3, #0
    6f06:	60a3      	str	r3, [r4, #8]
	__asm__ volatile(
    6f08:	f385 8811 	msr	BASEPRI, r5
    6f0c:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
    6f10:	2301      	movs	r3, #1
    6f12:	2b00      	cmp	r3, #0
    6f14:	d0ec      	beq.n	6ef0 <z_unpend_thread_no_timeout+0x18>
}
    6f16:	bd38      	pop	{r3, r4, r5, pc}

00006f18 <z_reschedule_irqlock>:
{
    6f18:	b508      	push	{r3, lr}
	return arch_irq_unlocked(key) && !arch_is_in_isr();
    6f1a:	4603      	mov	r3, r0
    6f1c:	b920      	cbnz	r0, 6f28 <z_reschedule_irqlock+0x10>
    6f1e:	f3ef 8205 	mrs	r2, IPSR
    6f22:	b942      	cbnz	r2, 6f36 <z_reschedule_irqlock+0x1e>
    6f24:	2201      	movs	r2, #1
    6f26:	e000      	b.n	6f2a <z_reschedule_irqlock+0x12>
    6f28:	2200      	movs	r2, #0
	if (resched(key)) {
    6f2a:	b932      	cbnz	r2, 6f3a <z_reschedule_irqlock+0x22>
    6f2c:	f383 8811 	msr	BASEPRI, r3
    6f30:	f3bf 8f6f 	isb	sy
}
    6f34:	bd08      	pop	{r3, pc}
	return arch_irq_unlocked(key) && !arch_is_in_isr();
    6f36:	2200      	movs	r2, #0
    6f38:	e7f7      	b.n	6f2a <z_reschedule_irqlock+0x12>
	ret = arch_swap(key);
    6f3a:	4618      	mov	r0, r3
    6f3c:	f7fa faf8 	bl	1530 <arch_swap>
	return ret;
    6f40:	e7f8      	b.n	6f34 <z_reschedule_irqlock+0x1c>

00006f42 <z_priq_dumb_remove>:
 * @param node the node to remove
 */

static inline void sys_dlist_remove(sys_dnode_t *node)
{
	sys_dnode_t *const prev = node->prev;
    6f42:	684a      	ldr	r2, [r1, #4]
	sys_dnode_t *const next = node->next;
    6f44:	680b      	ldr	r3, [r1, #0]

	prev->next = next;
    6f46:	6013      	str	r3, [r2, #0]
	next->prev = prev;
    6f48:	605a      	str	r2, [r3, #4]
	node->next = NULL;
    6f4a:	2300      	movs	r3, #0
    6f4c:	600b      	str	r3, [r1, #0]
	node->prev = NULL;
    6f4e:	604b      	str	r3, [r1, #4]
}
    6f50:	4770      	bx	lr

00006f52 <z_priq_dumb_best>:
{
    6f52:	4603      	mov	r3, r0
	return list->head == list;
    6f54:	6800      	ldr	r0, [r0, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    6f56:	4283      	cmp	r3, r0
    6f58:	d000      	beq.n	6f5c <z_priq_dumb_best+0xa>
}
    6f5a:	4770      	bx	lr
	struct k_thread *thread = NULL;
    6f5c:	2000      	movs	r0, #0
	return thread;
    6f5e:	e7fc      	b.n	6f5a <z_priq_dumb_best+0x8>

00006f60 <z_ready_thread>:
{
    6f60:	b538      	push	{r3, r4, r5, lr}
    6f62:	4604      	mov	r4, r0
	LOCKED(&sched_spinlock) {
    6f64:	2300      	movs	r3, #0
	__asm__ volatile(
    6f66:	f04f 0220 	mov.w	r2, #32
    6f6a:	f3ef 8511 	mrs	r5, BASEPRI
    6f6e:	f382 8812 	msr	BASEPRI_MAX, r2
    6f72:	f3bf 8f6f 	isb	sy
    6f76:	e004      	b.n	6f82 <z_ready_thread+0x22>
	__asm__ volatile(
    6f78:	f385 8811 	msr	BASEPRI, r5
    6f7c:	f3bf 8f6f 	isb	sy
    6f80:	2301      	movs	r3, #1
    6f82:	b943      	cbnz	r3, 6f96 <z_ready_thread+0x36>
		if (!thread_active_elsewhere(thread)) {
    6f84:	4620      	mov	r0, r4
    6f86:	f7ff ff99 	bl	6ebc <thread_active_elsewhere>
    6f8a:	2800      	cmp	r0, #0
    6f8c:	d1f4      	bne.n	6f78 <z_ready_thread+0x18>
			ready_thread(thread);
    6f8e:	4620      	mov	r0, r4
    6f90:	f7fd fc2a 	bl	47e8 <ready_thread>
    6f94:	e7f0      	b.n	6f78 <z_ready_thread+0x18>
}
    6f96:	bd38      	pop	{r3, r4, r5, pc}

00006f98 <z_thread_timeout>:
{
    6f98:	b570      	push	{r4, r5, r6, lr}
    6f9a:	4604      	mov	r4, r0
	struct k_thread *thread = CONTAINER_OF(timeout,
    6f9c:	f1a0 0518 	sub.w	r5, r0, #24
	LOCKED(&sched_spinlock) {
    6fa0:	2300      	movs	r3, #0
	__asm__ volatile(
    6fa2:	f04f 0220 	mov.w	r2, #32
    6fa6:	f3ef 8611 	mrs	r6, BASEPRI
    6faa:	f382 8812 	msr	BASEPRI_MAX, r2
    6fae:	f3bf 8f6f 	isb	sy
    6fb2:	e011      	b.n	6fd8 <z_thread_timeout+0x40>
	thread->base.thread_state &= ~_THREAD_PRESTART;
    6fb4:	f814 3c0b 	ldrb.w	r3, [r4, #-11]
    6fb8:	f003 03fb 	and.w	r3, r3, #251	; 0xfb
    6fbc:	f804 3c0b 	strb.w	r3, [r4, #-11]
	thread->base.thread_state &= ~_THREAD_SUSPENDED;
    6fc0:	f023 0310 	bic.w	r3, r3, #16
    6fc4:	f804 3c0b 	strb.w	r3, [r4, #-11]
			ready_thread(thread);
    6fc8:	4628      	mov	r0, r5
    6fca:	f7fd fc0d 	bl	47e8 <ready_thread>
	__asm__ volatile(
    6fce:	f386 8811 	msr	BASEPRI, r6
    6fd2:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
    6fd6:	2301      	movs	r3, #1
    6fd8:	b9ab      	cbnz	r3, 7006 <z_thread_timeout+0x6e>
		bool killed = ((thread->base.thread_state & _THREAD_DEAD) ||
    6fda:	f814 3c0b 	ldrb.w	r3, [r4, #-11]
		if (!killed) {
    6fde:	f013 0f28 	tst.w	r3, #40	; 0x28
    6fe2:	d1f4      	bne.n	6fce <z_thread_timeout+0x36>
			if (thread->base.pended_on != NULL) {
    6fe4:	f854 3c10 	ldr.w	r3, [r4, #-16]
    6fe8:	2b00      	cmp	r3, #0
    6fea:	d0e3      	beq.n	6fb4 <z_thread_timeout+0x1c>
	_priq_wait_remove(&pended_on_thread(thread)->waitq, thread);
    6fec:	4628      	mov	r0, r5
    6fee:	f7ff ff67 	bl	6ec0 <pended_on_thread>
    6ff2:	4629      	mov	r1, r5
    6ff4:	f7ff ffa5 	bl	6f42 <z_priq_dumb_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
    6ff8:	7b6b      	ldrb	r3, [r5, #13]
    6ffa:	f023 0302 	bic.w	r3, r3, #2
    6ffe:	736b      	strb	r3, [r5, #13]
	thread->base.pended_on = NULL;
    7000:	2300      	movs	r3, #0
    7002:	60ab      	str	r3, [r5, #8]
}
    7004:	e7d6      	b.n	6fb4 <z_thread_timeout+0x1c>
}
    7006:	bd70      	pop	{r4, r5, r6, pc}

00007008 <add_to_waitq_locked>:
{
    7008:	b570      	push	{r4, r5, r6, lr}
    700a:	4605      	mov	r5, r0
    700c:	460e      	mov	r6, r1
	unready_thread(thread);
    700e:	f7fd fc49 	bl	48a4 <unready_thread>
	thread->base.thread_state |= _THREAD_PENDING;
    7012:	7b6b      	ldrb	r3, [r5, #13]
    7014:	f043 0302 	orr.w	r3, r3, #2
    7018:	736b      	strb	r3, [r5, #13]
	if (wait_q != NULL) {
    701a:	b1b6      	cbz	r6, 704a <add_to_waitq_locked+0x42>
		thread->base.pended_on = wait_q;
    701c:	60ae      	str	r6, [r5, #8]
	return list->head == list;
    701e:	6834      	ldr	r4, [r6, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    7020:	42a6      	cmp	r6, r4
    7022:	d019      	beq.n	7058 <add_to_waitq_locked+0x50>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    7024:	b164      	cbz	r4, 7040 <add_to_waitq_locked+0x38>
		if (z_sched_prio_cmp(thread, t) > 0) {
    7026:	4621      	mov	r1, r4
    7028:	4628      	mov	r0, r5
    702a:	f7ff ff4b 	bl	6ec4 <z_sched_prio_cmp>
    702e:	2800      	cmp	r0, #0
    7030:	dc0c      	bgt.n	704c <add_to_waitq_locked+0x44>
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    7032:	b12c      	cbz	r4, 7040 <add_to_waitq_locked+0x38>
	return (node == list->tail) ? NULL : node->next;
    7034:	6873      	ldr	r3, [r6, #4]
    7036:	429c      	cmp	r4, r3
    7038:	d002      	beq.n	7040 <add_to_waitq_locked+0x38>
    703a:	6824      	ldr	r4, [r4, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    703c:	2c00      	cmp	r4, #0
    703e:	d1f1      	bne.n	7024 <add_to_waitq_locked+0x1c>
	sys_dnode_t *const tail = list->tail;
    7040:	6873      	ldr	r3, [r6, #4]
	node->next = list;
    7042:	602e      	str	r6, [r5, #0]
	node->prev = tail;
    7044:	606b      	str	r3, [r5, #4]
	tail->next = node;
    7046:	601d      	str	r5, [r3, #0]
	list->tail = node;
    7048:	6075      	str	r5, [r6, #4]
}
    704a:	bd70      	pop	{r4, r5, r6, pc}
	sys_dnode_t *const prev = successor->prev;
    704c:	6863      	ldr	r3, [r4, #4]
	node->prev = prev;
    704e:	606b      	str	r3, [r5, #4]
	node->next = successor;
    7050:	602c      	str	r4, [r5, #0]
	prev->next = node;
    7052:	601d      	str	r5, [r3, #0]
	successor->prev = node;
    7054:	6065      	str	r5, [r4, #4]
}
    7056:	e7f8      	b.n	704a <add_to_waitq_locked+0x42>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    7058:	2400      	movs	r4, #0
    705a:	e7e3      	b.n	7024 <add_to_waitq_locked+0x1c>

0000705c <pend>:
{
    705c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    7060:	4605      	mov	r5, r0
    7062:	460e      	mov	r6, r1
    7064:	4691      	mov	r9, r2
    7066:	4698      	mov	r8, r3
	LOCKED(&sched_spinlock) {
    7068:	2400      	movs	r4, #0
	__asm__ volatile(
    706a:	f04f 0320 	mov.w	r3, #32
    706e:	f3ef 8711 	mrs	r7, BASEPRI
    7072:	f383 8812 	msr	BASEPRI_MAX, r3
    7076:	f3bf 8f6f 	isb	sy
    707a:	e008      	b.n	708e <pend+0x32>
		add_to_waitq_locked(thread, wait_q);
    707c:	4631      	mov	r1, r6
    707e:	4628      	mov	r0, r5
    7080:	f7ff ffc2 	bl	7008 <add_to_waitq_locked>
	__asm__ volatile(
    7084:	f387 8811 	msr	BASEPRI, r7
    7088:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
    708c:	2401      	movs	r4, #1
    708e:	2c00      	cmp	r4, #0
    7090:	d0f4      	beq.n	707c <pend+0x20>
	add_thread_timeout(thread, timeout);
    7092:	464a      	mov	r2, r9
    7094:	4643      	mov	r3, r8
    7096:	4628      	mov	r0, r5
    7098:	f7fd fa3a 	bl	4510 <add_thread_timeout>
}
    709c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

000070a0 <z_unpend1_no_timeout>:
{
    70a0:	b570      	push	{r4, r5, r6, lr}
    70a2:	4605      	mov	r5, r0
	LOCKED(&sched_spinlock) {
    70a4:	2300      	movs	r3, #0
	__asm__ volatile(
    70a6:	f04f 0220 	mov.w	r2, #32
    70aa:	f3ef 8611 	mrs	r6, BASEPRI
    70ae:	f382 8812 	msr	BASEPRI_MAX, r2
    70b2:	f3bf 8f6f 	isb	sy
	struct k_thread *thread = NULL;
    70b6:	461c      	mov	r4, r3
    70b8:	e004      	b.n	70c4 <z_unpend1_no_timeout+0x24>
	__asm__ volatile(
    70ba:	f386 8811 	msr	BASEPRI, r6
    70be:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
    70c2:	2301      	movs	r3, #1
    70c4:	b98b      	cbnz	r3, 70ea <z_unpend1_no_timeout+0x4a>
		thread = _priq_wait_best(&wait_q->waitq);
    70c6:	4628      	mov	r0, r5
    70c8:	f7ff ff43 	bl	6f52 <z_priq_dumb_best>
		if (thread != NULL) {
    70cc:	4604      	mov	r4, r0
    70ce:	2800      	cmp	r0, #0
    70d0:	d0f3      	beq.n	70ba <z_unpend1_no_timeout+0x1a>
	_priq_wait_remove(&pended_on_thread(thread)->waitq, thread);
    70d2:	f7ff fef5 	bl	6ec0 <pended_on_thread>
    70d6:	4621      	mov	r1, r4
    70d8:	f7ff ff33 	bl	6f42 <z_priq_dumb_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
    70dc:	7b63      	ldrb	r3, [r4, #13]
    70de:	f023 0302 	bic.w	r3, r3, #2
    70e2:	7363      	strb	r3, [r4, #13]
	thread->base.pended_on = NULL;
    70e4:	2300      	movs	r3, #0
    70e6:	60a3      	str	r3, [r4, #8]
}
    70e8:	e7e7      	b.n	70ba <z_unpend1_no_timeout+0x1a>
}
    70ea:	4620      	mov	r0, r4
    70ec:	bd70      	pop	{r4, r5, r6, pc}

000070ee <z_unpend_first_thread>:
{
    70ee:	b570      	push	{r4, r5, r6, lr}
    70f0:	4605      	mov	r5, r0
	LOCKED(&sched_spinlock) {
    70f2:	2300      	movs	r3, #0
	__asm__ volatile(
    70f4:	f04f 0220 	mov.w	r2, #32
    70f8:	f3ef 8611 	mrs	r6, BASEPRI
    70fc:	f382 8812 	msr	BASEPRI_MAX, r2
    7100:	f3bf 8f6f 	isb	sy
	struct k_thread *thread = NULL;
    7104:	461c      	mov	r4, r3
    7106:	e004      	b.n	7112 <z_unpend_first_thread+0x24>
	__asm__ volatile(
    7108:	f386 8811 	msr	BASEPRI, r6
    710c:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
    7110:	2301      	movs	r3, #1
    7112:	b9ab      	cbnz	r3, 7140 <z_unpend_first_thread+0x52>
		thread = _priq_wait_best(&wait_q->waitq);
    7114:	4628      	mov	r0, r5
    7116:	f7ff ff1c 	bl	6f52 <z_priq_dumb_best>
		if (thread != NULL) {
    711a:	4604      	mov	r4, r0
    711c:	2800      	cmp	r0, #0
    711e:	d0f3      	beq.n	7108 <z_unpend_first_thread+0x1a>
	_priq_wait_remove(&pended_on_thread(thread)->waitq, thread);
    7120:	f7ff fece 	bl	6ec0 <pended_on_thread>
    7124:	4621      	mov	r1, r4
    7126:	f7ff ff0c 	bl	6f42 <z_priq_dumb_remove>
    712a:	7b63      	ldrb	r3, [r4, #13]
    712c:	f023 0302 	bic.w	r3, r3, #2
    7130:	7363      	strb	r3, [r4, #13]
	thread->base.pended_on = NULL;
    7132:	2300      	movs	r3, #0
    7134:	60a3      	str	r3, [r4, #8]
	return z_abort_timeout(&thread->base.timeout);
    7136:	f104 0018 	add.w	r0, r4, #24
    713a:	f000 f81e 	bl	717a <z_abort_timeout>
    713e:	e7e3      	b.n	7108 <z_unpend_first_thread+0x1a>
}
    7140:	4620      	mov	r0, r4
    7142:	bd70      	pop	{r4, r5, r6, pc}

00007144 <init_ready_q>:
	sys_dlist_init(&rq->runq);
    7144:	1d03      	adds	r3, r0, #4
	list->head = (sys_dnode_t *)list;
    7146:	6043      	str	r3, [r0, #4]
	list->tail = (sys_dnode_t *)list;
    7148:	6083      	str	r3, [r0, #8]
}
    714a:	4770      	bx	lr

0000714c <remove_timeout>:
{
    714c:	b510      	push	{r4, lr}
    714e:	4604      	mov	r4, r0
	if (next(t) != NULL) {
    7150:	f7fd fe0a 	bl	4d68 <next>
    7154:	b148      	cbz	r0, 716a <remove_timeout+0x1e>
    7156:	4602      	mov	r2, r0
		next(t)->dticks += t->dticks;
    7158:	6920      	ldr	r0, [r4, #16]
    715a:	6961      	ldr	r1, [r4, #20]
    715c:	6913      	ldr	r3, [r2, #16]
    715e:	181b      	adds	r3, r3, r0
    7160:	6950      	ldr	r0, [r2, #20]
    7162:	eb41 0100 	adc.w	r1, r1, r0
    7166:	6113      	str	r3, [r2, #16]
    7168:	6151      	str	r1, [r2, #20]
	sys_dnode_t *const prev = node->prev;
    716a:	6862      	ldr	r2, [r4, #4]
	sys_dnode_t *const next = node->next;
    716c:	6823      	ldr	r3, [r4, #0]
	prev->next = next;
    716e:	6013      	str	r3, [r2, #0]
	next->prev = prev;
    7170:	605a      	str	r2, [r3, #4]
	node->next = NULL;
    7172:	2300      	movs	r3, #0
    7174:	6023      	str	r3, [r4, #0]
	node->prev = NULL;
    7176:	6063      	str	r3, [r4, #4]
}
    7178:	bd10      	pop	{r4, pc}

0000717a <z_abort_timeout>:
{
    717a:	b570      	push	{r4, r5, r6, lr}
    717c:	4604      	mov	r4, r0
	LOCKED(&timeout_lock) {
    717e:	2300      	movs	r3, #0
	__asm__ volatile(
    7180:	f04f 0220 	mov.w	r2, #32
    7184:	f3ef 8611 	mrs	r6, BASEPRI
    7188:	f382 8812 	msr	BASEPRI_MAX, r2
    718c:	f3bf 8f6f 	isb	sy
	int ret = -EINVAL;
    7190:	f06f 0015 	mvn.w	r0, #21
    7194:	e004      	b.n	71a0 <z_abort_timeout+0x26>
	__asm__ volatile(
    7196:	f386 8811 	msr	BASEPRI, r6
    719a:	f3bf 8f6f 	isb	sy
	LOCKED(&timeout_lock) {
    719e:	2301      	movs	r3, #1
    71a0:	461d      	mov	r5, r3
    71a2:	b93b      	cbnz	r3, 71b4 <z_abort_timeout+0x3a>
	return node->next != NULL;
    71a4:	6823      	ldr	r3, [r4, #0]
		if (sys_dnode_is_linked(&to->node)) {
    71a6:	2b00      	cmp	r3, #0
    71a8:	d0f5      	beq.n	7196 <z_abort_timeout+0x1c>
			remove_timeout(to);
    71aa:	4620      	mov	r0, r4
    71ac:	f7ff ffce 	bl	714c <remove_timeout>
			ret = 0;
    71b0:	4628      	mov	r0, r5
    71b2:	e7f0      	b.n	7196 <z_abort_timeout+0x1c>
}
    71b4:	bd70      	pop	{r4, r5, r6, pc}

000071b6 <z_get_next_timeout_expiry>:
{
    71b6:	b510      	push	{r4, lr}
	LOCKED(&timeout_lock) {
    71b8:	2300      	movs	r3, #0
	__asm__ volatile(
    71ba:	f04f 0220 	mov.w	r2, #32
    71be:	f3ef 8411 	mrs	r4, BASEPRI
    71c2:	f382 8812 	msr	BASEPRI_MAX, r2
    71c6:	f3bf 8f6f 	isb	sy
	int32_t ret = (int32_t) K_TICKS_FOREVER;
    71ca:	f04f 30ff 	mov.w	r0, #4294967295
    71ce:	e006      	b.n	71de <z_get_next_timeout_expiry+0x28>
		ret = next_timeout();
    71d0:	f7fd fde2 	bl	4d98 <next_timeout>
	__asm__ volatile(
    71d4:	f384 8811 	msr	BASEPRI, r4
    71d8:	f3bf 8f6f 	isb	sy
	LOCKED(&timeout_lock) {
    71dc:	2301      	movs	r3, #1
    71de:	2b00      	cmp	r3, #0
    71e0:	d0f6      	beq.n	71d0 <z_get_next_timeout_expiry+0x1a>
}
    71e2:	bd10      	pop	{r4, pc}

000071e4 <z_set_timeout_expiry>:
{
    71e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    71e6:	4605      	mov	r5, r0
    71e8:	460f      	mov	r7, r1
	LOCKED(&timeout_lock) {
    71ea:	2300      	movs	r3, #0
	__asm__ volatile(
    71ec:	f04f 0220 	mov.w	r2, #32
    71f0:	f3ef 8611 	mrs	r6, BASEPRI
    71f4:	f382 8812 	msr	BASEPRI_MAX, r2
    71f8:	f3bf 8f6f 	isb	sy
    71fc:	e00a      	b.n	7214 <z_set_timeout_expiry+0x30>
			      || (ticks <= next_to);
    71fe:	2401      	movs	r4, #1
		bool sooner = (next_to == K_TICKS_FOREVER)
    7200:	f004 0401 	and.w	r4, r4, #1
		if (!imminent && (sooner || IS_ENABLED(CONFIG_SMP))) {
    7204:	2801      	cmp	r0, #1
    7206:	dd00      	ble.n	720a <z_set_timeout_expiry+0x26>
    7208:	b97c      	cbnz	r4, 722a <z_set_timeout_expiry+0x46>
	__asm__ volatile(
    720a:	f386 8811 	msr	BASEPRI, r6
    720e:	f3bf 8f6f 	isb	sy
	LOCKED(&timeout_lock) {
    7212:	2301      	movs	r3, #1
    7214:	461c      	mov	r4, r3
    7216:	b97b      	cbnz	r3, 7238 <z_set_timeout_expiry+0x54>
		int next_to = next_timeout();
    7218:	f7fd fdbe 	bl	4d98 <next_timeout>
			      || (ticks <= next_to);
    721c:	f1b0 3fff 	cmp.w	r0, #4294967295
    7220:	d0ed      	beq.n	71fe <z_set_timeout_expiry+0x1a>
    7222:	42a8      	cmp	r0, r5
    7224:	dbec      	blt.n	7200 <z_set_timeout_expiry+0x1c>
    7226:	2401      	movs	r4, #1
    7228:	e7ea      	b.n	7200 <z_set_timeout_expiry+0x1c>
			sys_clock_set_timeout(MIN(ticks, next_to), is_idle);
    722a:	4639      	mov	r1, r7
    722c:	42a8      	cmp	r0, r5
    722e:	bfa8      	it	ge
    7230:	4628      	movge	r0, r5
    7232:	f7fb fc8b 	bl	2b4c <sys_clock_set_timeout>
    7236:	e7e8      	b.n	720a <z_set_timeout_expiry+0x26>
}
    7238:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0000723a <sys_clock_tick_get_32>:

uint32_t sys_clock_tick_get_32(void)
{
    723a:	b508      	push	{r3, lr}
#ifdef CONFIG_TICKLESS_KERNEL
	return (uint32_t)sys_clock_tick_get();
    723c:	f7fd fec0 	bl	4fc0 <sys_clock_tick_get>
#else
	return (uint32_t)curr_tick;
#endif
}
    7240:	bd08      	pop	{r3, pc}

00007242 <z_impl_k_busy_wait>:
#endif

void z_impl_k_busy_wait(uint32_t usec_to_wait)
{
	SYS_PORT_TRACING_FUNC_ENTER(k_thread, busy_wait, usec_to_wait);
	if (usec_to_wait == 0U) {
    7242:	b900      	cbnz	r0, 7246 <z_impl_k_busy_wait+0x4>
    7244:	4770      	bx	lr
{
    7246:	b508      	push	{r3, lr}
		if ((current_cycles - start_cycles) >= cycles_to_wait) {
			break;
		}
	}
#else
	arch_busy_wait(usec_to_wait);
    7248:	f7fa fcec 	bl	1c24 <arch_busy_wait>
#endif /* CONFIG_ARCH_HAS_CUSTOM_BUSY_WAIT */
	SYS_PORT_TRACING_FUNC_EXIT(k_thread, busy_wait, usec_to_wait);
}
    724c:	bd08      	pop	{r3, pc}

0000724e <k_timer_init>:
	timer->expiry_fn = expiry_fn;
    724e:	6201      	str	r1, [r0, #32]
	timer->stop_fn = stop_fn;
    7250:	6242      	str	r2, [r0, #36]	; 0x24
	timer->status = 0U;
    7252:	2300      	movs	r3, #0
    7254:	6303      	str	r3, [r0, #48]	; 0x30
	sys_dlist_init(&w->waitq);
    7256:	f100 0218 	add.w	r2, r0, #24
	list->head = (sys_dnode_t *)list;
    725a:	6182      	str	r2, [r0, #24]
	list->tail = (sys_dnode_t *)list;
    725c:	61c2      	str	r2, [r0, #28]
	node->next = NULL;
    725e:	6003      	str	r3, [r0, #0]
	node->prev = NULL;
    7260:	6043      	str	r3, [r0, #4]
	timer->user_data = NULL;
    7262:	6343      	str	r3, [r0, #52]	; 0x34
}
    7264:	4770      	bx	lr

00007266 <z_impl_k_timer_stop>:
}
#include <syscalls/k_timer_start_mrsh.c>
#endif

void z_impl_k_timer_stop(struct k_timer *timer)
{
    7266:	b510      	push	{r4, lr}
    7268:	4604      	mov	r4, r0
	SYS_PORT_TRACING_OBJ_FUNC(k_timer, stop, timer);

	int inactive = z_abort_timeout(&timer->timeout) != 0;
    726a:	f7ff ff86 	bl	717a <z_abort_timeout>

	if (inactive) {
    726e:	b9a0      	cbnz	r0, 729a <z_impl_k_timer_stop+0x34>
		return;
	}

	if (timer->stop_fn != NULL) {
    7270:	6a63      	ldr	r3, [r4, #36]	; 0x24
    7272:	b10b      	cbz	r3, 7278 <z_impl_k_timer_stop+0x12>
		timer->stop_fn(timer);
    7274:	4620      	mov	r0, r4
    7276:	4798      	blx	r3
	}

	if (IS_ENABLED(CONFIG_MULTITHREADING)) {
		struct k_thread *pending_thread = z_unpend1_no_timeout(&timer->wait_q);
    7278:	f104 0018 	add.w	r0, r4, #24
    727c:	f7ff ff10 	bl	70a0 <z_unpend1_no_timeout>

		if (pending_thread != NULL) {
    7280:	b158      	cbz	r0, 729a <z_impl_k_timer_stop+0x34>
			z_ready_thread(pending_thread);
    7282:	f7ff fe6d 	bl	6f60 <z_ready_thread>
	__asm__ volatile(
    7286:	f04f 0320 	mov.w	r3, #32
    728a:	f3ef 8011 	mrs	r0, BASEPRI
    728e:	f383 8812 	msr	BASEPRI_MAX, r3
    7292:	f3bf 8f6f 	isb	sy
	(void) z_reschedule_irqlock(arch_irq_lock());
    7296:	f7ff fe3f 	bl	6f18 <z_reschedule_irqlock>
			z_reschedule_unlocked();
		}
	}
}
    729a:	bd10      	pop	{r4, pc}

0000729c <_OffsetAbsSyms>:

#include <gen_offset.h>

#include "offsets_aarch32.c"

GEN_ABS_SYM_END
    729c:	4770      	bx	lr
	...

000072a0 <z_arm_platform_init>:
	 */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r0, =SystemInit
	bx r0
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	b SystemInit
    72a0:	f7fb beb4 	b.w	300c <SystemInit>
