#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000002109ee15b70 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 22;
 .timescale 0 0;
v000002109ee87e00_0 .net "PC", 31 0, v000002109ee7d330_0;  1 drivers
v000002109ee87a40_0 .var "clk", 0 0;
v000002109ee883a0_0 .net "clkout", 0 0, L_000002109ee0d4b0;  1 drivers
v000002109ee87f40_0 .net "cycles_consumed", 31 0, v000002109ee84640_0;  1 drivers
v000002109ee86960_0 .net "regs0", 31 0, L_000002109ee0d6e0;  1 drivers
v000002109ee87360_0 .net "regs1", 31 0, L_000002109ee0d3d0;  1 drivers
v000002109ee87900_0 .net "regs2", 31 0, L_000002109ee0cf70;  1 drivers
v000002109ee875e0_0 .net "regs3", 31 0, L_000002109ee0d750;  1 drivers
v000002109ee87ae0_0 .net "regs4", 31 0, L_000002109ee0d360;  1 drivers
v000002109ee88300_0 .net "regs5", 31 0, L_000002109ee0d280;  1 drivers
v000002109ee870e0_0 .var "rst", 0 0;
S_000002109ed92440 .scope module, "cpu" "processor" 2 35, 3 4 0, S_000002109ee15b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "regs0";
    .port_info 4 /OUTPUT 32 "regs1";
    .port_info 5 /OUTPUT 32 "regs2";
    .port_info 6 /OUTPUT 32 "regs3";
    .port_info 7 /OUTPUT 32 "regs4";
    .port_info 8 /OUTPUT 32 "regs5";
    .port_info 9 /OUTPUT 32 "cycles_consumed";
    .port_info 10 /OUTPUT 1 "clk";
P_000002109ee18d30 .param/l "RType" 0 4 2, C4<000000>;
P_000002109ee18d68 .param/l "add" 0 4 5, C4<100000>;
P_000002109ee18da0 .param/l "addi" 0 4 8, C4<001000>;
P_000002109ee18dd8 .param/l "addu" 0 4 5, C4<100001>;
P_000002109ee18e10 .param/l "and_" 0 4 5, C4<100100>;
P_000002109ee18e48 .param/l "andi" 0 4 8, C4<001100>;
P_000002109ee18e80 .param/l "beq" 0 4 10, C4<000100>;
P_000002109ee18eb8 .param/l "bne" 0 4 10, C4<000101>;
P_000002109ee18ef0 .param/l "handler_addr" 0 3 7, C4<00000000000000000000001111101000>;
P_000002109ee18f28 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002109ee18f60 .param/l "j" 0 4 12, C4<000010>;
P_000002109ee18f98 .param/l "jal" 0 4 12, C4<000011>;
P_000002109ee18fd0 .param/l "jr" 0 4 6, C4<001000>;
P_000002109ee19008 .param/l "lw" 0 4 8, C4<100011>;
P_000002109ee19040 .param/l "nor_" 0 4 5, C4<100111>;
P_000002109ee19078 .param/l "or_" 0 4 5, C4<100101>;
P_000002109ee190b0 .param/l "ori" 0 4 8, C4<001101>;
P_000002109ee190e8 .param/l "sgt" 0 4 6, C4<101011>;
P_000002109ee19120 .param/l "sll" 0 4 6, C4<000000>;
P_000002109ee19158 .param/l "slt" 0 4 5, C4<101010>;
P_000002109ee19190 .param/l "slti" 0 4 8, C4<101010>;
P_000002109ee191c8 .param/l "srl" 0 4 6, C4<000010>;
P_000002109ee19200 .param/l "sub" 0 4 5, C4<100010>;
P_000002109ee19238 .param/l "subu" 0 4 5, C4<100011>;
P_000002109ee19270 .param/l "sw" 0 4 8, C4<101011>;
P_000002109ee192a8 .param/l "xor_" 0 4 5, C4<100110>;
P_000002109ee192e0 .param/l "xori" 0 4 8, C4<001110>;
L_000002109ee0cbf0 .functor NOT 1, v000002109ee870e0_0, C4<0>, C4<0>, C4<0>;
L_000002109ee0d910 .functor NOT 1, v000002109ee870e0_0, C4<0>, C4<0>, C4<0>;
L_000002109ee0d520 .functor NOT 1, v000002109ee870e0_0, C4<0>, C4<0>, C4<0>;
L_000002109ee0cf00 .functor NOT 1, v000002109ee870e0_0, C4<0>, C4<0>, C4<0>;
L_000002109ee0da60 .functor NOT 1, v000002109ee870e0_0, C4<0>, C4<0>, C4<0>;
L_000002109ee0cc60 .functor NOT 1, v000002109ee870e0_0, C4<0>, C4<0>, C4<0>;
L_000002109ee0d670 .functor NOT 1, v000002109ee870e0_0, C4<0>, C4<0>, C4<0>;
L_000002109ee0ce90 .functor NOT 1, v000002109ee870e0_0, C4<0>, C4<0>, C4<0>;
L_000002109ee0d4b0 .functor OR 1, v000002109ee87a40_0, v000002109edfe6c0_0, C4<0>, C4<0>;
L_000002109ee0d130 .functor OR 1, L_000002109ee86dc0, L_000002109ee87040, C4<0>, C4<0>;
L_000002109ee0cb80 .functor AND 1, L_000002109eee1110, L_000002109eee1cf0, C4<1>, C4<1>;
L_000002109ee0d0c0 .functor NOT 1, v000002109ee870e0_0, C4<0>, C4<0>, C4<0>;
L_000002109ee0d590 .functor OR 1, L_000002109eee0e90, L_000002109eee0f30, C4<0>, C4<0>;
L_000002109ee0d830 .functor OR 1, L_000002109ee0d590, L_000002109eee2010, C4<0>, C4<0>;
L_000002109ee0d7c0 .functor OR 1, L_000002109eee0990, L_000002109eee0d50, C4<0>, C4<0>;
L_000002109ee0d8a0 .functor AND 1, L_000002109eee21f0, L_000002109ee0d7c0, C4<1>, C4<1>;
L_000002109ee0d050 .functor OR 1, L_000002109eee1610, L_000002109eee1890, C4<0>, C4<0>;
L_000002109ee0d2f0 .functor AND 1, L_000002109eee0fd0, L_000002109ee0d050, C4<1>, C4<1>;
v000002109ee7d1f0_0 .net "ALUOp", 3 0, v000002109edfdfe0_0;  1 drivers
v000002109ee7cb10_0 .net "ALUResult", 31 0, v000002109ee2cf70_0;  1 drivers
v000002109ee7cbb0_0 .net "ALUSrc", 0 0, v000002109edfd0e0_0;  1 drivers
v000002109ee7d290_0 .net "ALUin2", 31 0, L_000002109eee14d0;  1 drivers
v000002109ee7c570_0 .net "MemReadEn", 0 0, v000002109edfd9a0_0;  1 drivers
v000002109ee7ccf0_0 .net "MemWriteEn", 0 0, v000002109edfcfa0_0;  1 drivers
v000002109ee7c430_0 .net "MemtoReg", 0 0, v000002109edfd180_0;  1 drivers
v000002109ee7d8d0_0 .net "PC", 31 0, v000002109ee7d330_0;  alias, 1 drivers
v000002109ee7cd90_0 .net "PCPlus1", 31 0, L_000002109ee86d20;  1 drivers
v000002109ee7d510_0 .net "PCsrc", 1 0, v000002109ee2b990_0;  1 drivers
v000002109ee7ced0_0 .net "RegDst", 0 0, v000002109edfe760_0;  1 drivers
v000002109ee7c7f0_0 .net "RegWriteEn", 0 0, v000002109edfd5e0_0;  1 drivers
v000002109ee7d650_0 .net "WriteRegister", 4 0, L_000002109eee19d0;  1 drivers
v000002109ee7d790_0 .net *"_ivl_0", 0 0, L_000002109ee0cbf0;  1 drivers
L_000002109ee888d0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002109ee7da10_0 .net/2u *"_ivl_10", 4 0, L_000002109ee888d0;  1 drivers
L_000002109ee88cc0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002109ee7d830_0 .net *"_ivl_101", 15 0, L_000002109ee88cc0;  1 drivers
v000002109ee7d5b0_0 .net *"_ivl_102", 31 0, L_000002109eee23d0;  1 drivers
L_000002109ee88d08 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002109ee7d0b0_0 .net *"_ivl_105", 25 0, L_000002109ee88d08;  1 drivers
L_000002109ee88d50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002109ee7d3d0_0 .net/2u *"_ivl_106", 31 0, L_000002109ee88d50;  1 drivers
v000002109ee7cf70_0 .net *"_ivl_108", 0 0, L_000002109eee1110;  1 drivers
L_000002109ee88d98 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000002109ee7db50_0 .net/2u *"_ivl_110", 5 0, L_000002109ee88d98;  1 drivers
v000002109ee7dc90_0 .net *"_ivl_112", 0 0, L_000002109eee1cf0;  1 drivers
v000002109ee7c2f0_0 .net *"_ivl_115", 0 0, L_000002109ee0cb80;  1 drivers
v000002109ee7d470_0 .net *"_ivl_116", 47 0, L_000002109eee2150;  1 drivers
L_000002109ee88de0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002109ee7d6f0_0 .net *"_ivl_119", 15 0, L_000002109ee88de0;  1 drivers
L_000002109ee88918 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002109ee7d150_0 .net/2u *"_ivl_12", 5 0, L_000002109ee88918;  1 drivers
v000002109ee7dd30_0 .net *"_ivl_120", 47 0, L_000002109eee1430;  1 drivers
L_000002109ee88e28 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002109ee7d970_0 .net *"_ivl_123", 15 0, L_000002109ee88e28;  1 drivers
v000002109ee7c110_0 .net *"_ivl_125", 0 0, L_000002109eee0a30;  1 drivers
v000002109ee7ddd0_0 .net *"_ivl_126", 31 0, L_000002109eee12f0;  1 drivers
v000002109ee7dab0_0 .net *"_ivl_128", 47 0, L_000002109eee1250;  1 drivers
v000002109ee7df10_0 .net *"_ivl_130", 47 0, L_000002109eee2470;  1 drivers
v000002109ee7c070_0 .net *"_ivl_132", 47 0, L_000002109eee2290;  1 drivers
v000002109ee7c610_0 .net *"_ivl_134", 47 0, L_000002109eee08f0;  1 drivers
L_000002109ee88e70 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002109ee7c390_0 .net/2u *"_ivl_138", 1 0, L_000002109ee88e70;  1 drivers
v000002109ee7ca70_0 .net *"_ivl_14", 0 0, L_000002109ee886c0;  1 drivers
v000002109ee7c4d0_0 .net *"_ivl_140", 0 0, L_000002109eee1ed0;  1 drivers
L_000002109ee88eb8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000002109ee7c6b0_0 .net/2u *"_ivl_142", 1 0, L_000002109ee88eb8;  1 drivers
v000002109ee7c750_0 .net *"_ivl_144", 0 0, L_000002109eee2510;  1 drivers
L_000002109ee88f00 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000002109ee7c890_0 .net/2u *"_ivl_146", 1 0, L_000002109ee88f00;  1 drivers
v000002109ee7cc50_0 .net *"_ivl_148", 0 0, L_000002109eee1d90;  1 drivers
L_000002109ee88f48 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000002109ee7c930_0 .net/2u *"_ivl_150", 31 0, L_000002109ee88f48;  1 drivers
L_000002109ee88f90 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000002109ee7c9d0_0 .net/2u *"_ivl_152", 31 0, L_000002109ee88f90;  1 drivers
v000002109ee82090_0 .net *"_ivl_154", 31 0, L_000002109eee0cb0;  1 drivers
v000002109ee83f30_0 .net *"_ivl_156", 31 0, L_000002109eee25b0;  1 drivers
L_000002109ee88960 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000002109ee83ad0_0 .net/2u *"_ivl_16", 4 0, L_000002109ee88960;  1 drivers
v000002109ee830d0_0 .net *"_ivl_160", 0 0, L_000002109ee0d0c0;  1 drivers
L_000002109ee89020 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002109ee82450_0 .net/2u *"_ivl_162", 31 0, L_000002109ee89020;  1 drivers
L_000002109ee890f8 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000002109ee83490_0 .net/2u *"_ivl_166", 5 0, L_000002109ee890f8;  1 drivers
v000002109ee83710_0 .net *"_ivl_168", 0 0, L_000002109eee0e90;  1 drivers
L_000002109ee89140 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000002109ee83e90_0 .net/2u *"_ivl_170", 5 0, L_000002109ee89140;  1 drivers
v000002109ee83cb0_0 .net *"_ivl_172", 0 0, L_000002109eee0f30;  1 drivers
v000002109ee837b0_0 .net *"_ivl_175", 0 0, L_000002109ee0d590;  1 drivers
L_000002109ee89188 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000002109ee83d50_0 .net/2u *"_ivl_176", 5 0, L_000002109ee89188;  1 drivers
v000002109ee82d10_0 .net *"_ivl_178", 0 0, L_000002109eee2010;  1 drivers
v000002109ee82270_0 .net *"_ivl_181", 0 0, L_000002109ee0d830;  1 drivers
L_000002109ee891d0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002109ee82bd0_0 .net/2u *"_ivl_182", 15 0, L_000002109ee891d0;  1 drivers
v000002109ee824f0_0 .net *"_ivl_184", 31 0, L_000002109eee0c10;  1 drivers
v000002109ee83df0_0 .net *"_ivl_187", 0 0, L_000002109eee16b0;  1 drivers
v000002109ee832b0_0 .net *"_ivl_188", 15 0, L_000002109eee20b0;  1 drivers
v000002109ee83c10_0 .net *"_ivl_19", 4 0, L_000002109ee88760;  1 drivers
v000002109ee83350_0 .net *"_ivl_190", 31 0, L_000002109eee2790;  1 drivers
v000002109ee82e50_0 .net *"_ivl_194", 31 0, L_000002109eee0b70;  1 drivers
L_000002109ee89218 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002109ee83530_0 .net *"_ivl_197", 25 0, L_000002109ee89218;  1 drivers
L_000002109ee89260 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002109ee82950_0 .net/2u *"_ivl_198", 31 0, L_000002109ee89260;  1 drivers
L_000002109ee88888 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002109ee829f0_0 .net/2u *"_ivl_2", 5 0, L_000002109ee88888;  1 drivers
v000002109ee82630_0 .net *"_ivl_20", 4 0, L_000002109ee88580;  1 drivers
v000002109ee82130_0 .net *"_ivl_200", 0 0, L_000002109eee21f0;  1 drivers
L_000002109ee892a8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002109ee82b30_0 .net/2u *"_ivl_202", 5 0, L_000002109ee892a8;  1 drivers
v000002109ee83b70_0 .net *"_ivl_204", 0 0, L_000002109eee0990;  1 drivers
L_000002109ee892f0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002109ee82a90_0 .net/2u *"_ivl_206", 5 0, L_000002109ee892f0;  1 drivers
v000002109ee82c70_0 .net *"_ivl_208", 0 0, L_000002109eee0d50;  1 drivers
v000002109ee828b0_0 .net *"_ivl_211", 0 0, L_000002109ee0d7c0;  1 drivers
v000002109ee821d0_0 .net *"_ivl_213", 0 0, L_000002109ee0d8a0;  1 drivers
L_000002109ee89338 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002109ee82db0_0 .net/2u *"_ivl_214", 5 0, L_000002109ee89338;  1 drivers
v000002109ee82310_0 .net *"_ivl_216", 0 0, L_000002109eee0df0;  1 drivers
L_000002109ee89380 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002109ee823b0_0 .net/2u *"_ivl_218", 31 0, L_000002109ee89380;  1 drivers
v000002109ee82590_0 .net *"_ivl_220", 31 0, L_000002109eee17f0;  1 drivers
v000002109ee826d0_0 .net *"_ivl_224", 31 0, L_000002109eee1570;  1 drivers
L_000002109ee893c8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002109ee82ef0_0 .net *"_ivl_227", 25 0, L_000002109ee893c8;  1 drivers
L_000002109ee89410 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002109ee82810_0 .net/2u *"_ivl_228", 31 0, L_000002109ee89410;  1 drivers
v000002109ee82f90_0 .net *"_ivl_230", 0 0, L_000002109eee0fd0;  1 drivers
L_000002109ee89458 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002109ee82770_0 .net/2u *"_ivl_232", 5 0, L_000002109ee89458;  1 drivers
v000002109ee83990_0 .net *"_ivl_234", 0 0, L_000002109eee1610;  1 drivers
L_000002109ee894a0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002109ee83030_0 .net/2u *"_ivl_236", 5 0, L_000002109ee894a0;  1 drivers
v000002109ee83170_0 .net *"_ivl_238", 0 0, L_000002109eee1890;  1 drivers
v000002109ee83210_0 .net *"_ivl_24", 0 0, L_000002109ee0d520;  1 drivers
v000002109ee833f0_0 .net *"_ivl_241", 0 0, L_000002109ee0d050;  1 drivers
v000002109ee835d0_0 .net *"_ivl_243", 0 0, L_000002109ee0d2f0;  1 drivers
L_000002109ee894e8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002109ee83670_0 .net/2u *"_ivl_244", 5 0, L_000002109ee894e8;  1 drivers
v000002109ee83850_0 .net *"_ivl_246", 0 0, L_000002109eee1a70;  1 drivers
v000002109ee838f0_0 .net *"_ivl_248", 31 0, L_000002109eee1c50;  1 drivers
L_000002109ee889a8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002109ee83a30_0 .net/2u *"_ivl_26", 4 0, L_000002109ee889a8;  1 drivers
v000002109ee852c0_0 .net *"_ivl_29", 4 0, L_000002109ee868c0;  1 drivers
v000002109ee84a00_0 .net *"_ivl_32", 0 0, L_000002109ee0cf00;  1 drivers
L_000002109ee889f0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002109ee85d60_0 .net/2u *"_ivl_34", 4 0, L_000002109ee889f0;  1 drivers
v000002109ee85e00_0 .net *"_ivl_37", 4 0, L_000002109ee88120;  1 drivers
v000002109ee85c20_0 .net *"_ivl_40", 0 0, L_000002109ee0da60;  1 drivers
L_000002109ee88a38 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002109ee85ea0_0 .net/2u *"_ivl_42", 15 0, L_000002109ee88a38;  1 drivers
v000002109ee84280_0 .net *"_ivl_45", 15 0, L_000002109ee87c20;  1 drivers
v000002109ee841e0_0 .net *"_ivl_48", 0 0, L_000002109ee0cc60;  1 drivers
v000002109ee84aa0_0 .net *"_ivl_5", 5 0, L_000002109ee88440;  1 drivers
L_000002109ee88a80 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002109ee85ae0_0 .net/2u *"_ivl_50", 36 0, L_000002109ee88a80;  1 drivers
L_000002109ee88ac8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002109ee84c80_0 .net/2u *"_ivl_52", 31 0, L_000002109ee88ac8;  1 drivers
v000002109ee84320_0 .net *"_ivl_55", 4 0, L_000002109ee87cc0;  1 drivers
v000002109ee84b40_0 .net *"_ivl_56", 36 0, L_000002109ee86a00;  1 drivers
v000002109ee848c0_0 .net *"_ivl_58", 36 0, L_000002109ee88080;  1 drivers
v000002109ee85f40_0 .net *"_ivl_62", 0 0, L_000002109ee0d670;  1 drivers
L_000002109ee88b10 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002109ee843c0_0 .net/2u *"_ivl_64", 5 0, L_000002109ee88b10;  1 drivers
v000002109ee84140_0 .net *"_ivl_67", 5 0, L_000002109ee87180;  1 drivers
v000002109ee84780_0 .net *"_ivl_70", 0 0, L_000002109ee0ce90;  1 drivers
L_000002109ee88b58 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002109ee85900_0 .net/2u *"_ivl_72", 57 0, L_000002109ee88b58;  1 drivers
L_000002109ee88ba0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002109ee84d20_0 .net/2u *"_ivl_74", 31 0, L_000002109ee88ba0;  1 drivers
v000002109ee84460_0 .net *"_ivl_77", 25 0, L_000002109ee86fa0;  1 drivers
v000002109ee84960_0 .net *"_ivl_78", 57 0, L_000002109ee86be0;  1 drivers
v000002109ee84820_0 .net *"_ivl_8", 0 0, L_000002109ee0d910;  1 drivers
v000002109ee84be0_0 .net *"_ivl_80", 57 0, L_000002109ee86b40;  1 drivers
L_000002109ee88be8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002109ee840a0_0 .net/2u *"_ivl_84", 31 0, L_000002109ee88be8;  1 drivers
L_000002109ee88c30 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002109ee84dc0_0 .net/2u *"_ivl_88", 5 0, L_000002109ee88c30;  1 drivers
v000002109ee85680_0 .net *"_ivl_90", 0 0, L_000002109ee86dc0;  1 drivers
L_000002109ee88c78 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002109ee85180_0 .net/2u *"_ivl_92", 5 0, L_000002109ee88c78;  1 drivers
v000002109ee84500_0 .net *"_ivl_94", 0 0, L_000002109ee87040;  1 drivers
v000002109ee84f00_0 .net *"_ivl_97", 0 0, L_000002109ee0d130;  1 drivers
v000002109ee859a0_0 .net *"_ivl_98", 47 0, L_000002109ee87220;  1 drivers
v000002109ee846e0_0 .net "adderResult", 31 0, L_000002109eee1f70;  1 drivers
v000002109ee85b80_0 .net "address", 31 0, L_000002109ee86c80;  1 drivers
v000002109ee845a0_0 .net "clk", 0 0, L_000002109ee0d4b0;  alias, 1 drivers
v000002109ee84640_0 .var "cycles_consumed", 31 0;
o000002109ee31888 .functor BUFZ 1, C4<z>; HiZ drive
v000002109ee84e60_0 .net "excep_flag", 0 0, o000002109ee31888;  0 drivers
v000002109ee85860_0 .net "extImm", 31 0, L_000002109eee1750;  1 drivers
v000002109ee84fa0_0 .net "funct", 5 0, L_000002109ee86aa0;  1 drivers
v000002109ee85040_0 .net "hlt", 0 0, v000002109edfe6c0_0;  1 drivers
v000002109ee850e0_0 .net "imm", 15 0, L_000002109ee87860;  1 drivers
v000002109ee85220_0 .net "immediate", 31 0, L_000002109eee1bb0;  1 drivers
v000002109ee85360_0 .net "input_clk", 0 0, v000002109ee87a40_0;  1 drivers
v000002109ee85cc0_0 .net "instruction", 31 0, L_000002109eee11b0;  1 drivers
v000002109ee85400_0 .net "memoryReadData", 31 0, v000002109ee7c1b0_0;  1 drivers
v000002109ee854a0_0 .net "nextPC", 31 0, L_000002109eee1b10;  1 drivers
v000002109ee85540_0 .net "opcode", 5 0, L_000002109ee884e0;  1 drivers
v000002109ee855e0_0 .net "rd", 4 0, L_000002109ee86f00;  1 drivers
v000002109ee85720_0 .net "readData1", 31 0, L_000002109ee0cd40;  1 drivers
v000002109ee857c0_0 .net "readData1_w", 31 0, L_000002109eee31c0;  1 drivers
v000002109ee85a40_0 .net "readData2", 31 0, L_000002109ee0cdb0;  1 drivers
v000002109ee87400_0 .net "regs0", 31 0, L_000002109ee0d6e0;  alias, 1 drivers
v000002109ee88620_0 .net "regs1", 31 0, L_000002109ee0d3d0;  alias, 1 drivers
v000002109ee872c0_0 .net "regs2", 31 0, L_000002109ee0cf70;  alias, 1 drivers
v000002109ee87d60_0 .net "regs3", 31 0, L_000002109ee0d750;  alias, 1 drivers
v000002109ee87680_0 .net "regs4", 31 0, L_000002109ee0d360;  alias, 1 drivers
v000002109ee87ea0_0 .net "regs5", 31 0, L_000002109ee0d280;  alias, 1 drivers
v000002109ee87fe0_0 .net "rs", 4 0, L_000002109ee87720;  1 drivers
v000002109ee88260_0 .net "rst", 0 0, v000002109ee870e0_0;  1 drivers
v000002109ee86e60_0 .net "rt", 4 0, L_000002109ee877c0;  1 drivers
v000002109ee874a0_0 .net "shamt", 31 0, L_000002109ee881c0;  1 drivers
v000002109ee87b80_0 .net "wire_instruction", 31 0, L_000002109ee0d1a0;  1 drivers
v000002109ee879a0_0 .net "writeData", 31 0, L_000002109eee3080;  1 drivers
v000002109ee87540_0 .net "zero", 0 0, L_000002109eee3d00;  1 drivers
L_000002109ee88440 .part L_000002109eee11b0, 26, 6;
L_000002109ee884e0 .functor MUXZ 6, L_000002109ee88440, L_000002109ee88888, L_000002109ee0cbf0, C4<>;
L_000002109ee886c0 .cmp/eq 6, L_000002109ee884e0, L_000002109ee88918;
L_000002109ee88760 .part L_000002109eee11b0, 11, 5;
L_000002109ee88580 .functor MUXZ 5, L_000002109ee88760, L_000002109ee88960, L_000002109ee886c0, C4<>;
L_000002109ee86f00 .functor MUXZ 5, L_000002109ee88580, L_000002109ee888d0, L_000002109ee0d910, C4<>;
L_000002109ee868c0 .part L_000002109eee11b0, 21, 5;
L_000002109ee87720 .functor MUXZ 5, L_000002109ee868c0, L_000002109ee889a8, L_000002109ee0d520, C4<>;
L_000002109ee88120 .part L_000002109eee11b0, 16, 5;
L_000002109ee877c0 .functor MUXZ 5, L_000002109ee88120, L_000002109ee889f0, L_000002109ee0cf00, C4<>;
L_000002109ee87c20 .part L_000002109eee11b0, 0, 16;
L_000002109ee87860 .functor MUXZ 16, L_000002109ee87c20, L_000002109ee88a38, L_000002109ee0da60, C4<>;
L_000002109ee87cc0 .part L_000002109eee11b0, 6, 5;
L_000002109ee86a00 .concat [ 5 32 0 0], L_000002109ee87cc0, L_000002109ee88ac8;
L_000002109ee88080 .functor MUXZ 37, L_000002109ee86a00, L_000002109ee88a80, L_000002109ee0cc60, C4<>;
L_000002109ee881c0 .part L_000002109ee88080, 0, 32;
L_000002109ee87180 .part L_000002109eee11b0, 0, 6;
L_000002109ee86aa0 .functor MUXZ 6, L_000002109ee87180, L_000002109ee88b10, L_000002109ee0d670, C4<>;
L_000002109ee86fa0 .part L_000002109eee11b0, 0, 26;
L_000002109ee86be0 .concat [ 26 32 0 0], L_000002109ee86fa0, L_000002109ee88ba0;
L_000002109ee86b40 .functor MUXZ 58, L_000002109ee86be0, L_000002109ee88b58, L_000002109ee0ce90, C4<>;
L_000002109ee86c80 .part L_000002109ee86b40, 0, 32;
L_000002109ee86d20 .arith/sum 32, v000002109ee7d330_0, L_000002109ee88be8;
L_000002109ee86dc0 .cmp/eq 6, L_000002109ee884e0, L_000002109ee88c30;
L_000002109ee87040 .cmp/eq 6, L_000002109ee884e0, L_000002109ee88c78;
L_000002109ee87220 .concat [ 32 16 0 0], L_000002109ee86c80, L_000002109ee88cc0;
L_000002109eee23d0 .concat [ 6 26 0 0], L_000002109ee884e0, L_000002109ee88d08;
L_000002109eee1110 .cmp/eq 32, L_000002109eee23d0, L_000002109ee88d50;
L_000002109eee1cf0 .cmp/eq 6, L_000002109ee86aa0, L_000002109ee88d98;
L_000002109eee2150 .concat [ 32 16 0 0], L_000002109ee0cd40, L_000002109ee88de0;
L_000002109eee1430 .concat [ 32 16 0 0], v000002109ee7d330_0, L_000002109ee88e28;
L_000002109eee0a30 .part L_000002109ee87860, 15, 1;
LS_000002109eee12f0_0_0 .concat [ 1 1 1 1], L_000002109eee0a30, L_000002109eee0a30, L_000002109eee0a30, L_000002109eee0a30;
LS_000002109eee12f0_0_4 .concat [ 1 1 1 1], L_000002109eee0a30, L_000002109eee0a30, L_000002109eee0a30, L_000002109eee0a30;
LS_000002109eee12f0_0_8 .concat [ 1 1 1 1], L_000002109eee0a30, L_000002109eee0a30, L_000002109eee0a30, L_000002109eee0a30;
LS_000002109eee12f0_0_12 .concat [ 1 1 1 1], L_000002109eee0a30, L_000002109eee0a30, L_000002109eee0a30, L_000002109eee0a30;
LS_000002109eee12f0_0_16 .concat [ 1 1 1 1], L_000002109eee0a30, L_000002109eee0a30, L_000002109eee0a30, L_000002109eee0a30;
LS_000002109eee12f0_0_20 .concat [ 1 1 1 1], L_000002109eee0a30, L_000002109eee0a30, L_000002109eee0a30, L_000002109eee0a30;
LS_000002109eee12f0_0_24 .concat [ 1 1 1 1], L_000002109eee0a30, L_000002109eee0a30, L_000002109eee0a30, L_000002109eee0a30;
LS_000002109eee12f0_0_28 .concat [ 1 1 1 1], L_000002109eee0a30, L_000002109eee0a30, L_000002109eee0a30, L_000002109eee0a30;
LS_000002109eee12f0_1_0 .concat [ 4 4 4 4], LS_000002109eee12f0_0_0, LS_000002109eee12f0_0_4, LS_000002109eee12f0_0_8, LS_000002109eee12f0_0_12;
LS_000002109eee12f0_1_4 .concat [ 4 4 4 4], LS_000002109eee12f0_0_16, LS_000002109eee12f0_0_20, LS_000002109eee12f0_0_24, LS_000002109eee12f0_0_28;
L_000002109eee12f0 .concat [ 16 16 0 0], LS_000002109eee12f0_1_0, LS_000002109eee12f0_1_4;
L_000002109eee1250 .concat [ 16 32 0 0], L_000002109ee87860, L_000002109eee12f0;
L_000002109eee2470 .arith/sum 48, L_000002109eee1430, L_000002109eee1250;
L_000002109eee2290 .functor MUXZ 48, L_000002109eee2470, L_000002109eee2150, L_000002109ee0cb80, C4<>;
L_000002109eee08f0 .functor MUXZ 48, L_000002109eee2290, L_000002109ee87220, L_000002109ee0d130, C4<>;
L_000002109eee1f70 .part L_000002109eee08f0, 0, 32;
L_000002109eee1ed0 .cmp/eq 2, v000002109ee2b990_0, L_000002109ee88e70;
L_000002109eee2510 .cmp/eq 2, v000002109ee2b990_0, L_000002109ee88eb8;
L_000002109eee1d90 .cmp/eq 2, v000002109ee2b990_0, L_000002109ee88f00;
L_000002109eee0cb0 .functor MUXZ 32, L_000002109ee88f90, L_000002109ee88f48, L_000002109eee1d90, C4<>;
L_000002109eee25b0 .functor MUXZ 32, L_000002109eee0cb0, L_000002109eee1f70, L_000002109eee2510, C4<>;
L_000002109eee1b10 .functor MUXZ 32, L_000002109eee25b0, L_000002109ee86d20, L_000002109eee1ed0, C4<>;
L_000002109eee11b0 .functor MUXZ 32, L_000002109ee0d1a0, L_000002109ee89020, L_000002109ee0d0c0, C4<>;
L_000002109eee0e90 .cmp/eq 6, L_000002109ee884e0, L_000002109ee890f8;
L_000002109eee0f30 .cmp/eq 6, L_000002109ee884e0, L_000002109ee89140;
L_000002109eee2010 .cmp/eq 6, L_000002109ee884e0, L_000002109ee89188;
L_000002109eee0c10 .concat [ 16 16 0 0], L_000002109ee87860, L_000002109ee891d0;
L_000002109eee16b0 .part L_000002109ee87860, 15, 1;
LS_000002109eee20b0_0_0 .concat [ 1 1 1 1], L_000002109eee16b0, L_000002109eee16b0, L_000002109eee16b0, L_000002109eee16b0;
LS_000002109eee20b0_0_4 .concat [ 1 1 1 1], L_000002109eee16b0, L_000002109eee16b0, L_000002109eee16b0, L_000002109eee16b0;
LS_000002109eee20b0_0_8 .concat [ 1 1 1 1], L_000002109eee16b0, L_000002109eee16b0, L_000002109eee16b0, L_000002109eee16b0;
LS_000002109eee20b0_0_12 .concat [ 1 1 1 1], L_000002109eee16b0, L_000002109eee16b0, L_000002109eee16b0, L_000002109eee16b0;
L_000002109eee20b0 .concat [ 4 4 4 4], LS_000002109eee20b0_0_0, LS_000002109eee20b0_0_4, LS_000002109eee20b0_0_8, LS_000002109eee20b0_0_12;
L_000002109eee2790 .concat [ 16 16 0 0], L_000002109ee87860, L_000002109eee20b0;
L_000002109eee1750 .functor MUXZ 32, L_000002109eee2790, L_000002109eee0c10, L_000002109ee0d830, C4<>;
L_000002109eee0b70 .concat [ 6 26 0 0], L_000002109ee884e0, L_000002109ee89218;
L_000002109eee21f0 .cmp/eq 32, L_000002109eee0b70, L_000002109ee89260;
L_000002109eee0990 .cmp/eq 6, L_000002109ee86aa0, L_000002109ee892a8;
L_000002109eee0d50 .cmp/eq 6, L_000002109ee86aa0, L_000002109ee892f0;
L_000002109eee0df0 .cmp/eq 6, L_000002109ee884e0, L_000002109ee89338;
L_000002109eee17f0 .functor MUXZ 32, L_000002109eee1750, L_000002109ee89380, L_000002109eee0df0, C4<>;
L_000002109eee1bb0 .functor MUXZ 32, L_000002109eee17f0, L_000002109ee881c0, L_000002109ee0d8a0, C4<>;
L_000002109eee1570 .concat [ 6 26 0 0], L_000002109ee884e0, L_000002109ee893c8;
L_000002109eee0fd0 .cmp/eq 32, L_000002109eee1570, L_000002109ee89410;
L_000002109eee1610 .cmp/eq 6, L_000002109ee86aa0, L_000002109ee89458;
L_000002109eee1890 .cmp/eq 6, L_000002109ee86aa0, L_000002109ee894a0;
L_000002109eee1a70 .cmp/eq 6, L_000002109ee884e0, L_000002109ee894e8;
L_000002109eee1c50 .functor MUXZ 32, L_000002109ee0cd40, v000002109ee7d330_0, L_000002109eee1a70, C4<>;
L_000002109eee31c0 .functor MUXZ 32, L_000002109eee1c50, L_000002109ee0cdb0, L_000002109ee0d2f0, C4<>;
S_000002109ed925d0 .scope module, "ALUMux" "mux2x1" 3 94, 5 1 0, S_000002109ed92440;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000002109ee049e0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000002109ee0ce20 .functor NOT 1, v000002109edfd0e0_0, C4<0>, C4<0>, C4<0>;
v000002109edfd720_0 .net *"_ivl_0", 0 0, L_000002109ee0ce20;  1 drivers
v000002109edfe300_0 .net "in1", 31 0, L_000002109ee0cdb0;  alias, 1 drivers
v000002109edfe580_0 .net "in2", 31 0, L_000002109eee1bb0;  alias, 1 drivers
v000002109edfd7c0_0 .net "out", 31 0, L_000002109eee14d0;  alias, 1 drivers
v000002109edfd680_0 .net "s", 0 0, v000002109edfd0e0_0;  alias, 1 drivers
L_000002109eee14d0 .functor MUXZ 32, L_000002109eee1bb0, L_000002109ee0cdb0, L_000002109ee0ce20, C4<>;
S_000002109edac390 .scope module, "CU" "controlUnit" 3 78, 6 1 0, S_000002109ed92440;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000002109ee2b380 .param/l "RType" 0 4 2, C4<000000>;
P_000002109ee2b3b8 .param/l "add" 0 4 5, C4<100000>;
P_000002109ee2b3f0 .param/l "addi" 0 4 8, C4<001000>;
P_000002109ee2b428 .param/l "addu" 0 4 5, C4<100001>;
P_000002109ee2b460 .param/l "and_" 0 4 5, C4<100100>;
P_000002109ee2b498 .param/l "andi" 0 4 8, C4<001100>;
P_000002109ee2b4d0 .param/l "beq" 0 4 10, C4<000100>;
P_000002109ee2b508 .param/l "bne" 0 4 10, C4<000101>;
P_000002109ee2b540 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002109ee2b578 .param/l "j" 0 4 12, C4<000010>;
P_000002109ee2b5b0 .param/l "jal" 0 4 12, C4<000011>;
P_000002109ee2b5e8 .param/l "jr" 0 4 6, C4<001000>;
P_000002109ee2b620 .param/l "lw" 0 4 8, C4<100011>;
P_000002109ee2b658 .param/l "nor_" 0 4 5, C4<100111>;
P_000002109ee2b690 .param/l "or_" 0 4 5, C4<100101>;
P_000002109ee2b6c8 .param/l "ori" 0 4 8, C4<001101>;
P_000002109ee2b700 .param/l "sgt" 0 4 6, C4<101011>;
P_000002109ee2b738 .param/l "sll" 0 4 6, C4<000000>;
P_000002109ee2b770 .param/l "slt" 0 4 5, C4<101010>;
P_000002109ee2b7a8 .param/l "slti" 0 4 8, C4<101010>;
P_000002109ee2b7e0 .param/l "srl" 0 4 6, C4<000010>;
P_000002109ee2b818 .param/l "sub" 0 4 5, C4<100010>;
P_000002109ee2b850 .param/l "subu" 0 4 5, C4<100011>;
P_000002109ee2b888 .param/l "sw" 0 4 8, C4<101011>;
P_000002109ee2b8c0 .param/l "xor_" 0 4 5, C4<100110>;
P_000002109ee2b8f8 .param/l "xori" 0 4 8, C4<001110>;
v000002109edfdfe0_0 .var "ALUOp", 3 0;
v000002109edfd0e0_0 .var "ALUSrc", 0 0;
v000002109edfd9a0_0 .var "MemReadEn", 0 0;
v000002109edfcfa0_0 .var "MemWriteEn", 0 0;
v000002109edfd180_0 .var "MemtoReg", 0 0;
v000002109edfe760_0 .var "RegDst", 0 0;
v000002109edfd5e0_0 .var "RegWriteEn", 0 0;
v000002109edfe620_0 .net "funct", 5 0, L_000002109ee86aa0;  alias, 1 drivers
v000002109edfe6c0_0 .var "hlt", 0 0;
v000002109edfd900_0 .net "opcode", 5 0, L_000002109ee884e0;  alias, 1 drivers
v000002109edfdc20_0 .net "rst", 0 0, v000002109ee870e0_0;  alias, 1 drivers
E_000002109ee04a60 .event anyedge, v000002109edfdc20_0, v000002109edfd900_0, v000002109edfe620_0;
S_000002109edac520 .scope module, "InstMem" "IM" 3 74, 7 2 0, S_000002109ed92440;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "q";
L_000002109ee0d1a0 .functor BUFZ 32, L_000002109eee1e30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002109edfe8a0 .array "InstMem", 0 1023, 31 0;
v000002109edfe940_0 .net *"_ivl_0", 31 0, L_000002109eee1e30;  1 drivers
v000002109edfda40_0 .net *"_ivl_3", 9 0, L_000002109eee0ad0;  1 drivers
v000002109edfdb80_0 .net *"_ivl_4", 11 0, L_000002109eee1070;  1 drivers
L_000002109ee88fd8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002109edfdd60_0 .net *"_ivl_7", 1 0, L_000002109ee88fd8;  1 drivers
v000002109edfdea0_0 .net "address", 31 0, v000002109ee7d330_0;  alias, 1 drivers
v000002109edfe080_0 .var/i "i", 31 0;
v000002109edfdf40_0 .net "q", 31 0, L_000002109ee0d1a0;  alias, 1 drivers
L_000002109eee1e30 .array/port v000002109edfe8a0, L_000002109eee1070;
L_000002109eee0ad0 .part v000002109ee7d330_0, 0, 10;
L_000002109eee1070 .concat [ 10 2 0 0], L_000002109eee0ad0, L_000002109ee88fd8;
S_000002109ed90270 .scope module, "RF" "registerFile" 3 84, 8 1 0, S_000002109ed92440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
    .port_info 9 /OUTPUT 32 "regs0";
    .port_info 10 /OUTPUT 32 "regs1";
    .port_info 11 /OUTPUT 32 "regs2";
    .port_info 12 /OUTPUT 32 "regs3";
    .port_info 13 /OUTPUT 32 "regs4";
    .port_info 14 /OUTPUT 32 "regs5";
L_000002109ee0cd40 .functor BUFZ 32, L_000002109eee2330, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002109ee0cdb0 .functor BUFZ 32, L_000002109eee2650, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002109ee2c6b0_1 .array/port v000002109ee2c6b0, 1;
L_000002109ee0d6e0 .functor BUFZ 32, v000002109ee2c6b0_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002109ee2c6b0_2 .array/port v000002109ee2c6b0, 2;
L_000002109ee0d3d0 .functor BUFZ 32, v000002109ee2c6b0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002109ee2c6b0_3 .array/port v000002109ee2c6b0, 3;
L_000002109ee0cf70 .functor BUFZ 32, v000002109ee2c6b0_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002109ee2c6b0_4 .array/port v000002109ee2c6b0, 4;
L_000002109ee0d750 .functor BUFZ 32, v000002109ee2c6b0_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002109ee2c6b0_5 .array/port v000002109ee2c6b0, 5;
L_000002109ee0d360 .functor BUFZ 32, v000002109ee2c6b0_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002109ee2c6b0_6 .array/port v000002109ee2c6b0, 6;
L_000002109ee0d280 .functor BUFZ 32, v000002109ee2c6b0_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002109eddcb90_0 .net *"_ivl_0", 31 0, L_000002109eee2330;  1 drivers
v000002109ee2bd50_0 .net *"_ivl_10", 6 0, L_000002109eee26f0;  1 drivers
L_000002109ee890b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002109ee2c9d0_0 .net *"_ivl_13", 1 0, L_000002109ee890b0;  1 drivers
v000002109ee2c750_0 .net *"_ivl_2", 6 0, L_000002109eee1390;  1 drivers
L_000002109ee89068 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002109ee2d6f0_0 .net *"_ivl_5", 1 0, L_000002109ee89068;  1 drivers
v000002109ee2d330_0 .net *"_ivl_8", 31 0, L_000002109eee2650;  1 drivers
v000002109ee2c430_0 .net "clk", 0 0, L_000002109ee0d4b0;  alias, 1 drivers
v000002109ee2cb10_0 .var/i "i", 31 0;
v000002109ee2c390_0 .net "readData1", 31 0, L_000002109ee0cd40;  alias, 1 drivers
v000002109ee2d470_0 .net "readData2", 31 0, L_000002109ee0cdb0;  alias, 1 drivers
v000002109ee2c570_0 .net "readRegister1", 4 0, L_000002109ee87720;  alias, 1 drivers
v000002109ee2d1f0_0 .net "readRegister2", 4 0, L_000002109ee877c0;  alias, 1 drivers
v000002109ee2c6b0 .array "registers", 31 0, 31 0;
v000002109ee2d510_0 .net "regs0", 31 0, L_000002109ee0d6e0;  alias, 1 drivers
v000002109ee2d5b0_0 .net "regs1", 31 0, L_000002109ee0d3d0;  alias, 1 drivers
v000002109ee2bdf0_0 .net "regs2", 31 0, L_000002109ee0cf70;  alias, 1 drivers
v000002109ee2d010_0 .net "regs3", 31 0, L_000002109ee0d750;  alias, 1 drivers
v000002109ee2ca70_0 .net "regs4", 31 0, L_000002109ee0d360;  alias, 1 drivers
v000002109ee2d650_0 .net "regs5", 31 0, L_000002109ee0d280;  alias, 1 drivers
v000002109ee2ce30_0 .net "rst", 0 0, v000002109ee870e0_0;  alias, 1 drivers
v000002109ee2d790_0 .net "we", 0 0, v000002109edfd5e0_0;  alias, 1 drivers
v000002109ee2c1b0_0 .net "writeData", 31 0, L_000002109eee3080;  alias, 1 drivers
v000002109ee2c110_0 .net "writeRegister", 4 0, L_000002109eee19d0;  alias, 1 drivers
E_000002109ee03ca0/0 .event negedge, v000002109edfdc20_0;
E_000002109ee03ca0/1 .event posedge, v000002109ee2c430_0;
E_000002109ee03ca0 .event/or E_000002109ee03ca0/0, E_000002109ee03ca0/1;
L_000002109eee2330 .array/port v000002109ee2c6b0, L_000002109eee1390;
L_000002109eee1390 .concat [ 5 2 0 0], L_000002109ee87720, L_000002109ee89068;
L_000002109eee2650 .array/port v000002109ee2c6b0, L_000002109eee26f0;
L_000002109eee26f0 .concat [ 5 2 0 0], L_000002109ee877c0, L_000002109ee890b0;
S_000002109ed90400 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 29, 8 29 0, S_000002109ed90270;
 .timescale 0 0;
v000002109eddb010_0 .var/i "i", 31 0;
S_000002109edc2900 .scope module, "RFMux" "mux2x1" 3 82, 5 1 0, S_000002109ed92440;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000002109ee03f20 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000002109ee0ccd0 .functor NOT 1, v000002109edfe760_0, C4<0>, C4<0>, C4<0>;
v000002109ee2ced0_0 .net *"_ivl_0", 0 0, L_000002109ee0ccd0;  1 drivers
v000002109ee2c7f0_0 .net "in1", 4 0, L_000002109ee877c0;  alias, 1 drivers
v000002109ee2be90_0 .net "in2", 4 0, L_000002109ee86f00;  alias, 1 drivers
v000002109ee2c890_0 .net "out", 4 0, L_000002109eee19d0;  alias, 1 drivers
v000002109ee2bf30_0 .net "s", 0 0, v000002109edfe760_0;  alias, 1 drivers
L_000002109eee19d0 .functor MUXZ 5, L_000002109ee86f00, L_000002109ee877c0, L_000002109ee0ccd0, C4<>;
S_000002109edc2a90 .scope module, "WBMux" "mux2x1" 3 105, 5 1 0, S_000002109ed92440;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000002109ee04060 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000002109edc67d0 .functor NOT 1, v000002109edfd180_0, C4<0>, C4<0>, C4<0>;
v000002109ee2d830_0 .net *"_ivl_0", 0 0, L_000002109edc67d0;  1 drivers
v000002109ee2ba30_0 .net "in1", 31 0, v000002109ee2cf70_0;  alias, 1 drivers
v000002109ee2d3d0_0 .net "in2", 31 0, v000002109ee7c1b0_0;  alias, 1 drivers
v000002109ee2bfd0_0 .net "out", 31 0, L_000002109eee3080;  alias, 1 drivers
v000002109ee2d0b0_0 .net "s", 0 0, v000002109edfd180_0;  alias, 1 drivers
L_000002109eee3080 .functor MUXZ 32, v000002109ee7c1b0_0, v000002109ee2cf70_0, L_000002109edc67d0, C4<>;
S_000002109ed76af0 .scope module, "alu" "ALU" 3 99, 9 1 0, S_000002109ed92440;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000002109ed76c80 .param/l "ADD" 0 9 12, C4<0000>;
P_000002109ed76cb8 .param/l "AND" 0 9 12, C4<0010>;
P_000002109ed76cf0 .param/l "NOR" 0 9 12, C4<0101>;
P_000002109ed76d28 .param/l "OR" 0 9 12, C4<0011>;
P_000002109ed76d60 .param/l "SGT" 0 9 12, C4<0111>;
P_000002109ed76d98 .param/l "SLL" 0 9 12, C4<1000>;
P_000002109ed76dd0 .param/l "SLT" 0 9 12, C4<0110>;
P_000002109ed76e08 .param/l "SRL" 0 9 12, C4<1001>;
P_000002109ed76e40 .param/l "SUB" 0 9 12, C4<0001>;
P_000002109ed76e78 .param/l "XOR" 0 9 12, C4<0100>;
P_000002109ed76eb0 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000002109ed76ee8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000002109ee89530 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002109ee2d150_0 .net/2u *"_ivl_0", 31 0, L_000002109ee89530;  1 drivers
v000002109ee2bad0_0 .net "opSel", 3 0, v000002109edfdfe0_0;  alias, 1 drivers
v000002109ee2bcb0_0 .net "operand1", 31 0, L_000002109eee31c0;  alias, 1 drivers
v000002109ee2ccf0_0 .net "operand2", 31 0, L_000002109eee14d0;  alias, 1 drivers
v000002109ee2cf70_0 .var "result", 31 0;
v000002109ee2d290_0 .net "zero", 0 0, L_000002109eee3d00;  alias, 1 drivers
E_000002109ee040a0 .event anyedge, v000002109edfdfe0_0, v000002109ee2bcb0_0, v000002109edfd7c0_0;
L_000002109eee3d00 .cmp/eq 32, v000002109ee2cf70_0, L_000002109ee89530;
S_000002109eda95f0 .scope module, "branchcontroller" "BranchController" 3 54, 10 1 0, S_000002109ed92440;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /INPUT 1 "excep_flag";
    .port_info 6 /OUTPUT 2 "PCsrc";
P_000002109ee2d950 .param/l "RType" 0 4 2, C4<000000>;
P_000002109ee2d988 .param/l "add" 0 4 5, C4<100000>;
P_000002109ee2d9c0 .param/l "addi" 0 4 8, C4<001000>;
P_000002109ee2d9f8 .param/l "addu" 0 4 5, C4<100001>;
P_000002109ee2da30 .param/l "and_" 0 4 5, C4<100100>;
P_000002109ee2da68 .param/l "andi" 0 4 8, C4<001100>;
P_000002109ee2daa0 .param/l "beq" 0 4 10, C4<000100>;
P_000002109ee2dad8 .param/l "bne" 0 4 10, C4<000101>;
P_000002109ee2db10 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002109ee2db48 .param/l "j" 0 4 12, C4<000010>;
P_000002109ee2db80 .param/l "jal" 0 4 12, C4<000011>;
P_000002109ee2dbb8 .param/l "jr" 0 4 6, C4<001000>;
P_000002109ee2dbf0 .param/l "lw" 0 4 8, C4<100011>;
P_000002109ee2dc28 .param/l "nor_" 0 4 5, C4<100111>;
P_000002109ee2dc60 .param/l "or_" 0 4 5, C4<100101>;
P_000002109ee2dc98 .param/l "ori" 0 4 8, C4<001101>;
P_000002109ee2dcd0 .param/l "sgt" 0 4 6, C4<101011>;
P_000002109ee2dd08 .param/l "sll" 0 4 6, C4<000000>;
P_000002109ee2dd40 .param/l "slt" 0 4 5, C4<101010>;
P_000002109ee2dd78 .param/l "slti" 0 4 8, C4<101010>;
P_000002109ee2ddb0 .param/l "srl" 0 4 6, C4<000010>;
P_000002109ee2dde8 .param/l "sub" 0 4 5, C4<100010>;
P_000002109ee2de20 .param/l "subu" 0 4 5, C4<100011>;
P_000002109ee2de58 .param/l "sw" 0 4 8, C4<101011>;
P_000002109ee2de90 .param/l "xor_" 0 4 5, C4<100110>;
P_000002109ee2dec8 .param/l "xori" 0 4 8, C4<001110>;
v000002109ee2b990_0 .var "PCsrc", 1 0;
v000002109ee2c070_0 .net "excep_flag", 0 0, o000002109ee31888;  alias, 0 drivers
v000002109ee2bb70_0 .net "funct", 5 0, L_000002109ee86aa0;  alias, 1 drivers
v000002109ee2bc10_0 .net "opcode", 5 0, L_000002109ee884e0;  alias, 1 drivers
v000002109ee2c250_0 .net "operand1", 31 0, L_000002109ee0cd40;  alias, 1 drivers
v000002109ee2c2f0_0 .net "operand2", 31 0, L_000002109eee14d0;  alias, 1 drivers
v000002109ee2c4d0_0 .net "rst", 0 0, v000002109ee870e0_0;  alias, 1 drivers
E_000002109ee04260/0 .event anyedge, v000002109edfdc20_0, v000002109ee2c070_0, v000002109edfd900_0, v000002109ee2c390_0;
E_000002109ee04260/1 .event anyedge, v000002109edfd7c0_0, v000002109edfe620_0;
E_000002109ee04260 .event/or E_000002109ee04260/0, E_000002109ee04260/1;
S_000002109eda9780 .scope module, "dataMem" "DM" 3 103, 11 2 0, S_000002109ed92440;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000002109ee2c610 .array "DataMem", 0 1023, 31 0;
v000002109ee2c930_0 .net "address", 31 0, v000002109ee2cf70_0;  alias, 1 drivers
v000002109ee2cbb0_0 .net "clock", 0 0, L_000002109ee0d4b0;  alias, 1 drivers
v000002109ee2cc50_0 .net "data", 31 0, L_000002109ee0cdb0;  alias, 1 drivers
v000002109ee2cd90_0 .var/i "i", 31 0;
v000002109ee7c1b0_0 .var "q", 31 0;
v000002109ee7d010_0 .net "rden", 0 0, v000002109edfd9a0_0;  alias, 1 drivers
v000002109ee7c250_0 .net "wren", 0 0, v000002109edfcfa0_0;  alias, 1 drivers
E_000002109ee05760 .event negedge, v000002109ee2c430_0;
S_000002109eda2480 .scope module, "pc" "programCounter" 3 71, 12 1 0, S_000002109ed92440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000002109ee04120 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000002109ee7dbf0_0 .net "PCin", 31 0, L_000002109eee1b10;  alias, 1 drivers
v000002109ee7d330_0 .var "PCout", 31 0;
v000002109ee7de70_0 .net "clk", 0 0, L_000002109ee0d4b0;  alias, 1 drivers
v000002109ee7ce30_0 .net "rst", 0 0, v000002109ee870e0_0;  alias, 1 drivers
    .scope S_000002109eda95f0;
T_0 ;
    %wait E_000002109ee04260;
    %load/vec4 v000002109ee2c4d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002109ee2b990_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002109ee2c070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000002109ee2b990_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000002109ee2bc10_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.10, 4;
    %load/vec4 v000002109ee2c250_0;
    %load/vec4 v000002109ee2c2f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %flag_set/vec4 8;
    %jmp/1 T_0.9, 8;
    %load/vec4 v000002109ee2bc10_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.11, 4;
    %load/vec4 v000002109ee2c250_0;
    %load/vec4 v000002109ee2c2f0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.11;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.9;
    %jmp/1 T_0.8, 8;
    %load/vec4 v000002109ee2bc10_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v000002109ee2bc10_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v000002109ee2bc10_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.12, 4;
    %load/vec4 v000002109ee2bb70_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.12;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.6;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000002109ee2b990_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002109ee2b990_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000002109eda2480;
T_1 ;
    %wait E_000002109ee03ca0;
    %load/vec4 v000002109ee7ce30_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002109ee7d330_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002109ee7dbf0_0;
    %assign/vec4 v000002109ee7d330_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002109edac520;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002109edfe080_0, 0, 32;
T_2.0 ;
    %load/vec4 v000002109edfe080_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002109edfe080_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002109edfe8a0, 0, 4;
    %load/vec4 v000002109edfe080_0;
    %addi 1, 0, 32;
    %store/vec4 v000002109edfe080_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 536936458, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002109edfe8a0, 0, 4;
    %pushi/vec4 872546315, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002109edfe8a0, 0, 4;
    %pushi/vec4 939720716, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002109edfe8a0, 0, 4;
    %pushi/vec4 2236448, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002109edfe8a0, 0, 4;
    %pushi/vec4 8595490, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002109edfe8a0, 0, 4;
    %pushi/vec4 2306084, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002109edfe8a0, 0, 4;
    %pushi/vec4 4405285, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002109edfe8a0, 0, 4;
    %pushi/vec4 4407335, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002109edfe8a0, 0, 4;
    %pushi/vec4 2246694, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002109edfe8a0, 0, 4;
    %pushi/vec4 2248746, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002109edfe8a0, 0, 4;
    %pushi/vec4 6379563, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002109edfe8a0, 0, 4;
    %pushi/vec4 90240, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002109edfe8a0, 0, 4;
    %pushi/vec4 157762, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002109edfe8a0, 0, 4;
    %pushi/vec4 2349727744, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002109edfe8a0, 0, 4;
    %pushi/vec4 2885943296, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002109edfe8a0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002109edfe8a0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002109edfe8a0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002109edfe8a0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002109edfe8a0, 0, 4;
    %end;
    .thread T_2;
    .scope S_000002109edac390;
T_3 ;
    %wait E_000002109ee04a60;
    %load/vec4 v000002109edfdc20_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000002109edfe6c0_0, 0;
    %split/vec4 4;
    %assign/vec4 v000002109edfdfe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002109edfd0e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002109edfd5e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002109edfcfa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002109edfd180_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002109edfd9a0_0, 0;
    %assign/vec4 v000002109edfe760_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000002109edfe6c0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000002109edfdfe0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000002109edfd0e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002109edfd5e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002109edfcfa0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002109edfd180_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002109edfd9a0_0, 0, 1;
    %store/vec4 v000002109edfe760_0, 0, 1;
    %load/vec4 v000002109edfd900_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002109edfe6c0_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002109edfe760_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002109edfd5e0_0, 0;
    %load/vec4 v000002109edfe620_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002109edfdfe0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002109edfdfe0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002109edfdfe0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002109edfdfe0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002109edfdfe0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002109edfdfe0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002109edfdfe0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000002109edfdfe0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002109edfdfe0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000002109edfdfe0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002109edfd0e0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000002109edfdfe0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002109edfd0e0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000002109edfdfe0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002109edfdfe0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002109edfd5e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002109edfe760_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002109edfd0e0_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002109edfd5e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002109edfe760_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002109edfd0e0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002109edfdfe0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002109edfd5e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002109edfd0e0_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002109edfdfe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002109edfd5e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002109edfd0e0_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002109edfdfe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002109edfd5e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002109edfd0e0_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002109edfdfe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002109edfd5e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002109edfd0e0_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002109edfd9a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002109edfd5e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002109edfd0e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002109edfd180_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002109edfcfa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002109edfd0e0_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002109edfdfe0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002109edfdfe0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000002109ed90270;
T_4 ;
    %wait E_000002109ee03ca0;
    %fork t_1, S_000002109ed90400;
    %jmp t_0;
    .scope S_000002109ed90400;
t_1 ;
    %load/vec4 v000002109ee2ce30_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002109eddb010_0, 0, 32;
T_4.2 ;
    %load/vec4 v000002109eddb010_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002109eddb010_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002109ee2c6b0, 0, 4;
    %load/vec4 v000002109eddb010_0;
    %addi 1, 0, 32;
    %store/vec4 v000002109eddb010_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002109ee2d790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000002109ee2c1b0_0;
    %load/vec4 v000002109ee2c110_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002109ee2c6b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002109ee2c6b0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000002109ed90270;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000002109ed90270;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 61 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002109ee2cb10_0, 0, 32;
T_5.0 ;
    %load/vec4 v000002109ee2cb10_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000002109ee2cb10_0;
    %ix/getv/s 4, v000002109ee2cb10_0;
    %load/vec4a v000002109ee2c6b0, 4;
    %ix/getv/s 4, v000002109ee2cb10_0;
    %load/vec4a v000002109ee2c6b0, 4;
    %vpi_call 8 63 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000002109ee2cb10_0;
    %addi 1, 0, 32;
    %store/vec4 v000002109ee2cb10_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000002109ed76af0;
T_6 ;
    %wait E_000002109ee040a0;
    %load/vec4 v000002109ee2bad0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002109ee2cf70_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000002109ee2bcb0_0;
    %load/vec4 v000002109ee2ccf0_0;
    %add;
    %assign/vec4 v000002109ee2cf70_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000002109ee2bcb0_0;
    %load/vec4 v000002109ee2ccf0_0;
    %sub;
    %assign/vec4 v000002109ee2cf70_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000002109ee2bcb0_0;
    %load/vec4 v000002109ee2ccf0_0;
    %and;
    %assign/vec4 v000002109ee2cf70_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000002109ee2bcb0_0;
    %load/vec4 v000002109ee2ccf0_0;
    %or;
    %assign/vec4 v000002109ee2cf70_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000002109ee2bcb0_0;
    %load/vec4 v000002109ee2ccf0_0;
    %xor;
    %assign/vec4 v000002109ee2cf70_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000002109ee2bcb0_0;
    %load/vec4 v000002109ee2ccf0_0;
    %or;
    %inv;
    %assign/vec4 v000002109ee2cf70_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000002109ee2bcb0_0;
    %load/vec4 v000002109ee2ccf0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000002109ee2cf70_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000002109ee2ccf0_0;
    %load/vec4 v000002109ee2bcb0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000002109ee2cf70_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000002109ee2bcb0_0;
    %ix/getv 4, v000002109ee2ccf0_0;
    %shiftl 4;
    %assign/vec4 v000002109ee2cf70_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000002109ee2bcb0_0;
    %ix/getv 4, v000002109ee2ccf0_0;
    %shiftr 4;
    %assign/vec4 v000002109ee2cf70_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000002109eda9780;
T_7 ;
    %wait E_000002109ee05760;
    %load/vec4 v000002109ee7d010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000002109ee2c930_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000002109ee2c610, 4;
    %assign/vec4 v000002109ee7c1b0_0, 0;
T_7.0 ;
    %load/vec4 v000002109ee7c250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000002109ee2cc50_0;
    %ix/getv 3, v000002109ee2c930_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002109ee2c610, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000002109eda9780;
T_8 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002109ee2c610, 0, 4;
    %end;
    .thread T_8;
    .scope S_000002109eda9780;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 31 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002109ee2cd90_0, 0, 32;
T_9.0 ;
    %load/vec4 v000002109ee2cd90_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000002109ee2cd90_0;
    %load/vec4a v000002109ee2c610, 4;
    %vpi_call 11 33 "$display", "Mem[%d] = %d", &PV<v000002109ee2cd90_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000002109ee2cd90_0;
    %addi 1, 0, 32;
    %store/vec4 v000002109ee2cd90_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000002109ed92440;
T_10 ;
    %wait E_000002109ee03ca0;
    %load/vec4 v000002109ee88260_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002109ee84640_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000002109ee84640_0;
    %addi 1, 0, 32;
    %assign/vec4 v000002109ee84640_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000002109ee15b70;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002109ee87a40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002109ee870e0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000002109ee15b70;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000002109ee87a40_0;
    %inv;
    %assign/vec4 v000002109ee87a40_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000002109ee15b70;
T_13 ;
    %vpi_call 2 41 "$dumpfile", "./DataManipulation/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 42 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002109ee870e0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002109ee870e0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 48 "$display", "Number of cycles consumed: %d", v000002109ee87f40_0 {0 0 0};
    %vpi_call 2 49 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//processor.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
