# //  Questa Intel Starter FPGA Edition-64
# //  Version 2024.3 win64 Sep 10 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Questa Intel Starter FPGA Edition-64 vmap 2024.3 Lib Mapping Utility 2024.09 Sep 10 2024
# vmap work work 
# Modifying modelsim.ini
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 15:58:20 on Nov 01,2025
# vlog -reportprogress 300 "+define+COMPRESSED_ISA" ../rtl/picorv32.v 
# -- Compiling module picorv32
# -- Compiling module picorv32_regs
# -- Compiling module picorv32_pcpi_mul
# -- Compiling module picorv32_pcpi_fast_mul
# -- Compiling module picorv32_pcpi_div
# -- Compiling module picorv32_axi
# -- Compiling module picorv32_axi_adapter
# -- Compiling module picorv32_wb
# 
# Top level modules:
# 	picorv32_regs
# 	picorv32_axi
# 	picorv32_wb
# End time: 15:58:20 on Nov 01,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 15:58:20 on Nov 01,2025
# vlog -reportprogress 300 ../rtl/simple_mem.sv 
# -- Compiling module simple_mem
# 
# Top level modules:
# 	simple_mem
# End time: 15:58:20 on Nov 01,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 15:58:21 on Nov 01,2025
# vlog -reportprogress 300 ../rtl/top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 15:58:21 on Nov 01,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 15:58:21 on Nov 01,2025
# vlog -reportprogress 300 ../tb/testbench_0.v 
# -- Compiling module testbench_0
# 
# Top level modules:
# 	testbench_0
# End time: 15:58:21 on Nov 01,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 15:58:21 on Nov 01,2025
# vlog -reportprogress 300 ../tb/testbench_ez.v 
# -- Compiling module testbench_ez
# 
# Top level modules:
# 	testbench_ez
# End time: 15:58:21 on Nov 01,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 15:58:21 on Nov 01,2025
# vlog -reportprogress 300 ../tb/testbench_1.sv 
# -- Compiling module testbench_1
# 
# Top level modules:
# 	testbench_1
# End time: 15:58:22 on Nov 01,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim work.testbench_1 -voptargs=""+acc"" 
# Start time: 15:58:22 on Nov 01,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10908) Some optimizations are turned off because the +acc switch is in effect.
# ** Note: (vopt-143) Recognized 2 FSMs in module "picorv32(fast)".
# ** Warning: ../rtl/top.sv(16): (vopt-2685) [TFMPC] - Too few port connections for 'core'.  Expected 27, found 9.
# ** Warning: ../rtl/top.sv(16): (vopt-2718) [TFMPC] - Missing connection for port 'trace_data'.
# ** Warning: ../rtl/top.sv(16): (vopt-2718) [TFMPC] - Missing connection for port 'trace_valid'.
# ** Warning: ../rtl/top.sv(16): (vopt-2718) [TFMPC] - Missing connection for port 'eoi'.
# ** Warning: ../rtl/top.sv(16): (vopt-2718) [TFMPC] - Missing connection for port 'irq'.
# ** Warning: ../rtl/top.sv(16): (vopt-2718) [TFMPC] - Missing connection for port 'pcpi_ready'.
# ** Warning: ../rtl/top.sv(16): (vopt-2718) [TFMPC] - Missing connection for port 'pcpi_wait'.
# ** Warning: ../rtl/top.sv(16): (vopt-2718) [TFMPC] - Missing connection for port 'pcpi_rd'.
# ** Warning: ../rtl/top.sv(16): (vopt-2718) [TFMPC] - Missing connection for port 'pcpi_wr'.
# ** Warning: ../rtl/top.sv(16): (vopt-2718) [TFMPC] - Missing connection for port 'pcpi_rs2'.
# ** Warning: ../rtl/top.sv(16): (vopt-2718) [TFMPC] - Missing connection for port 'pcpi_rs1'.
# ** Warning: ../rtl/top.sv(16): (vopt-2718) [TFMPC] - Missing connection for port 'pcpi_insn'.
# ** Warning: ../rtl/top.sv(16): (vopt-2718) [TFMPC] - Missing connection for port 'pcpi_valid'.
# ** Warning: ../rtl/top.sv(16): (vopt-2718) [TFMPC] - Missing connection for port 'mem_la_wstrb'.
# ** Warning: ../rtl/top.sv(16): (vopt-2718) [TFMPC] - Missing connection for port 'mem_la_wdata'.
# ** Warning: ../rtl/top.sv(16): (vopt-2718) [TFMPC] - Missing connection for port 'mem_la_addr'.
# ** Warning: ../rtl/top.sv(16): (vopt-2718) [TFMPC] - Missing connection for port 'mem_la_write'.
# ** Warning: ../rtl/top.sv(16): (vopt-2718) [TFMPC] - Missing connection for port 'mem_la_read'.
# ** Warning: ../rtl/top.sv(16): (vopt-2718) [TFMPC] - Missing connection for port 'trap'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=20.
# Loading sv_std.std
# Loading work.testbench_1(fast)
# Loading work.top(fast)
# Loading work.picorv32(fast)
# Loading work.simple_mem(fast)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Anbu  Hostname: NITRO  ProcessID: 2420
#           Attempting to use alternate WLF file "./wlfty2h868".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfty2h868
do run_1.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Questa Intel Starter FPGA Edition-64 vmap 2024.3 Lib Mapping Utility 2024.09 Sep 10 2024
# vmap work work 
# Modifying modelsim.ini
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 15:58:39 on Nov 01,2025
# vlog -reportprogress 300 ../rtl/picorv32.v 
# -- Compiling module picorv32
# -- Compiling module picorv32_regs
# -- Compiling module picorv32_pcpi_mul
# -- Compiling module picorv32_pcpi_fast_mul
# -- Compiling module picorv32_pcpi_div
# -- Compiling module picorv32_axi
# -- Compiling module picorv32_axi_adapter
# -- Compiling module picorv32_wb
# 
# Top level modules:
# 	picorv32_regs
# 	picorv32_axi
# 	picorv32_wb
# End time: 15:58:39 on Nov 01,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 15:58:39 on Nov 01,2025
# vlog -reportprogress 300 ../rtl/simple_mem.sv 
# -- Compiling module simple_mem
# 
# Top level modules:
# 	simple_mem
# End time: 15:58:39 on Nov 01,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 15:58:40 on Nov 01,2025
# vlog -reportprogress 300 ../rtl/top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 15:58:40 on Nov 01,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 15:58:40 on Nov 01,2025
# vlog -reportprogress 300 ../tb/testbench_0.v 
# -- Compiling module testbench_0
# 
# Top level modules:
# 	testbench_0
# End time: 15:58:40 on Nov 01,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 15:58:40 on Nov 01,2025
# vlog -reportprogress 300 ../tb/testbench_ez.v 
# -- Compiling module testbench_ez
# 
# Top level modules:
# 	testbench_ez
# End time: 15:58:40 on Nov 01,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 15:58:41 on Nov 01,2025
# vlog -reportprogress 300 ../tb/testbench_1.sv 
# -- Compiling module testbench_1
# 
# Top level modules:
# 	testbench_1
# End time: 15:58:41 on Nov 01,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:58:43 on Nov 01,2025, Elapsed time: 0:00:21
# Errors: 0, Warnings: 22
# vsim work.testbench_1 -voptargs=""+acc"" 
# Start time: 15:58:43 on Nov 01,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10908) Some optimizations are turned off because the +acc switch is in effect.
# ** Note: (vopt-143) Recognized 2 FSMs in module "picorv32(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.testbench_1(fast)
# Loading work.top(fast)
# Loading work.picorv32(fast)
# Loading work.simple_mem(fast)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Anbu  Hostname: NITRO  ProcessID: 2420
#           Attempting to use alternate WLF file "./wlftje5a59".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftje5a59
# Causality operation skipped due to absence of debug database file
# End time: 17:18:48 on Nov 01,2025, Elapsed time: 1:20:05
# Errors: 0, Warnings: 3
