
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//sulogin_gcc_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004022c8 <.init>:
  4022c8:	stp	x29, x30, [sp, #-16]!
  4022cc:	mov	x29, sp
  4022d0:	bl	4041d8 <ferror@plt+0x17a8>
  4022d4:	ldp	x29, x30, [sp], #16
  4022d8:	ret

Disassembly of section .plt:

00000000004022e0 <memcpy@plt-0x20>:
  4022e0:	stp	x16, x30, [sp, #-16]!
  4022e4:	adrp	x16, 419000 <ferror@plt+0x165d0>
  4022e8:	ldr	x17, [x16, #4088]
  4022ec:	add	x16, x16, #0xff8
  4022f0:	br	x17
  4022f4:	nop
  4022f8:	nop
  4022fc:	nop

0000000000402300 <memcpy@plt>:
  402300:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402304:	ldr	x17, [x16]
  402308:	add	x16, x16, #0x0
  40230c:	br	x17

0000000000402310 <tcflush@plt>:
  402310:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402314:	ldr	x17, [x16, #8]
  402318:	add	x16, x16, #0x8
  40231c:	br	x17

0000000000402320 <_exit@plt>:
  402320:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402324:	ldr	x17, [x16, #16]
  402328:	add	x16, x16, #0x10
  40232c:	br	x17

0000000000402330 <getcwd@plt>:
  402330:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402334:	ldr	x17, [x16, #24]
  402338:	add	x16, x16, #0x18
  40233c:	br	x17

0000000000402340 <strtoul@plt>:
  402340:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402344:	ldr	x17, [x16, #32]
  402348:	add	x16, x16, #0x20
  40234c:	br	x17

0000000000402350 <strlen@plt>:
  402350:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402354:	ldr	x17, [x16, #40]
  402358:	add	x16, x16, #0x28
  40235c:	br	x17

0000000000402360 <getsid@plt>:
  402360:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402364:	ldr	x17, [x16, #48]
  402368:	add	x16, x16, #0x30
  40236c:	br	x17

0000000000402370 <fputs@plt>:
  402370:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402374:	ldr	x17, [x16, #56]
  402378:	add	x16, x16, #0x38
  40237c:	br	x17

0000000000402380 <exit@plt>:
  402380:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402384:	ldr	x17, [x16, #64]
  402388:	add	x16, x16, #0x40
  40238c:	br	x17

0000000000402390 <dup@plt>:
  402390:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402394:	ldr	x17, [x16, #72]
  402398:	add	x16, x16, #0x48
  40239c:	br	x17

00000000004023a0 <tcsetpgrp@plt>:
  4023a0:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  4023a4:	ldr	x17, [x16, #80]
  4023a8:	add	x16, x16, #0x50
  4023ac:	br	x17

00000000004023b0 <execl@plt>:
  4023b0:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  4023b4:	ldr	x17, [x16, #88]
  4023b8:	add	x16, x16, #0x58
  4023bc:	br	x17

00000000004023c0 <getpgid@plt>:
  4023c0:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  4023c4:	ldr	x17, [x16, #96]
  4023c8:	add	x16, x16, #0x60
  4023cc:	br	x17

00000000004023d0 <strtod@plt>:
  4023d0:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  4023d4:	ldr	x17, [x16, #104]
  4023d8:	add	x16, x16, #0x68
  4023dc:	br	x17

00000000004023e0 <cfgetospeed@plt>:
  4023e0:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  4023e4:	ldr	x17, [x16, #112]
  4023e8:	add	x16, x16, #0x70
  4023ec:	br	x17

00000000004023f0 <geteuid@plt>:
  4023f0:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  4023f4:	ldr	x17, [x16, #120]
  4023f8:	add	x16, x16, #0x78
  4023fc:	br	x17

0000000000402400 <ttyname@plt>:
  402400:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402404:	ldr	x17, [x16, #128]
  402408:	add	x16, x16, #0x80
  40240c:	br	x17

0000000000402410 <sigtimedwait@plt>:
  402410:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402414:	ldr	x17, [x16, #136]
  402418:	add	x16, x16, #0x88
  40241c:	br	x17

0000000000402420 <setenv@plt>:
  402420:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402424:	ldr	x17, [x16, #144]
  402428:	add	x16, x16, #0x90
  40242c:	br	x17

0000000000402430 <opendir@plt>:
  402430:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402434:	ldr	x17, [x16, #152]
  402438:	add	x16, x16, #0x98
  40243c:	br	x17

0000000000402440 <__cxa_atexit@plt>:
  402440:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402444:	ldr	x17, [x16, #160]
  402448:	add	x16, x16, #0xa0
  40244c:	br	x17

0000000000402450 <fputc@plt>:
  402450:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402454:	ldr	x17, [x16, #168]
  402458:	add	x16, x16, #0xa8
  40245c:	br	x17

0000000000402460 <kill@plt>:
  402460:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402464:	ldr	x17, [x16, #176]
  402468:	add	x16, x16, #0xb0
  40246c:	br	x17

0000000000402470 <asprintf@plt>:
  402470:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402474:	ldr	x17, [x16, #184]
  402478:	add	x16, x16, #0xb8
  40247c:	br	x17

0000000000402480 <fork@plt>:
  402480:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402484:	ldr	x17, [x16, #192]
  402488:	add	x16, x16, #0xc0
  40248c:	br	x17

0000000000402490 <snprintf@plt>:
  402490:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402494:	ldr	x17, [x16, #200]
  402498:	add	x16, x16, #0xc8
  40249c:	br	x17

00000000004024a0 <cfsetospeed@plt>:
  4024a0:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  4024a4:	ldr	x17, [x16, #208]
  4024a8:	add	x16, x16, #0xd0
  4024ac:	br	x17

00000000004024b0 <localeconv@plt>:
  4024b0:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  4024b4:	ldr	x17, [x16, #216]
  4024b8:	add	x16, x16, #0xd8
  4024bc:	br	x17

00000000004024c0 <tcgetattr@plt>:
  4024c0:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  4024c4:	ldr	x17, [x16, #224]
  4024c8:	add	x16, x16, #0xe0
  4024cc:	br	x17

00000000004024d0 <fileno@plt>:
  4024d0:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  4024d4:	ldr	x17, [x16, #232]
  4024d8:	add	x16, x16, #0xe8
  4024dc:	br	x17

00000000004024e0 <fclose@plt>:
  4024e0:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  4024e4:	ldr	x17, [x16, #240]
  4024e8:	add	x16, x16, #0xf0
  4024ec:	br	x17

00000000004024f0 <getpid@plt>:
  4024f0:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  4024f4:	ldr	x17, [x16, #248]
  4024f8:	add	x16, x16, #0xf8
  4024fc:	br	x17

0000000000402500 <fopen@plt>:
  402500:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402504:	ldr	x17, [x16, #256]
  402508:	add	x16, x16, #0x100
  40250c:	br	x17

0000000000402510 <malloc@plt>:
  402510:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402514:	ldr	x17, [x16, #264]
  402518:	add	x16, x16, #0x108
  40251c:	br	x17

0000000000402520 <setsockopt@plt>:
  402520:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402524:	ldr	x17, [x16, #272]
  402528:	add	x16, x16, #0x110
  40252c:	br	x17

0000000000402530 <open@plt>:
  402530:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402534:	ldr	x17, [x16, #280]
  402538:	add	x16, x16, #0x118
  40253c:	br	x17

0000000000402540 <poll@plt>:
  402540:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402544:	ldr	x17, [x16, #288]
  402548:	add	x16, x16, #0x120
  40254c:	br	x17

0000000000402550 <__isoc99_fscanf@plt>:
  402550:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402554:	ldr	x17, [x16, #296]
  402558:	add	x16, x16, #0x128
  40255c:	br	x17

0000000000402560 <getppid@plt>:
  402560:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402564:	ldr	x17, [x16, #304]
  402568:	add	x16, x16, #0x130
  40256c:	br	x17

0000000000402570 <__strtol_internal@plt>:
  402570:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402574:	ldr	x17, [x16, #312]
  402578:	add	x16, x16, #0x138
  40257c:	br	x17

0000000000402580 <sigemptyset@plt>:
  402580:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402584:	ldr	x17, [x16, #320]
  402588:	add	x16, x16, #0x140
  40258c:	br	x17

0000000000402590 <strncmp@plt>:
  402590:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402594:	ldr	x17, [x16, #328]
  402598:	add	x16, x16, #0x148
  40259c:	br	x17

00000000004025a0 <bindtextdomain@plt>:
  4025a0:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  4025a4:	ldr	x17, [x16, #336]
  4025a8:	add	x16, x16, #0x150
  4025ac:	br	x17

00000000004025b0 <__libc_start_main@plt>:
  4025b0:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  4025b4:	ldr	x17, [x16, #344]
  4025b8:	add	x16, x16, #0x158
  4025bc:	br	x17

00000000004025c0 <fgetc@plt>:
  4025c0:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  4025c4:	ldr	x17, [x16, #352]
  4025c8:	add	x16, x16, #0x160
  4025cc:	br	x17

00000000004025d0 <fdopen@plt>:
  4025d0:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  4025d4:	ldr	x17, [x16, #360]
  4025d8:	add	x16, x16, #0x168
  4025dc:	br	x17

00000000004025e0 <getpwnam@plt>:
  4025e0:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  4025e4:	ldr	x17, [x16, #368]
  4025e8:	add	x16, x16, #0x170
  4025ec:	br	x17

00000000004025f0 <sleep@plt>:
  4025f0:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  4025f4:	ldr	x17, [x16, #376]
  4025f8:	add	x16, x16, #0x178
  4025fc:	br	x17

0000000000402600 <posix_memalign@plt>:
  402600:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402604:	ldr	x17, [x16, #384]
  402608:	add	x16, x16, #0x180
  40260c:	br	x17

0000000000402610 <__strtoul_internal@plt>:
  402610:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402614:	ldr	x17, [x16, #392]
  402618:	add	x16, x16, #0x188
  40261c:	br	x17

0000000000402620 <getspnam@plt>:
  402620:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402624:	ldr	x17, [x16, #400]
  402628:	add	x16, x16, #0x190
  40262c:	br	x17

0000000000402630 <waitid@plt>:
  402630:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402634:	ldr	x17, [x16, #408]
  402638:	add	x16, x16, #0x198
  40263c:	br	x17

0000000000402640 <readdir@plt>:
  402640:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402644:	ldr	x17, [x16, #416]
  402648:	add	x16, x16, #0x1a0
  40264c:	br	x17

0000000000402650 <strdup@plt>:
  402650:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402654:	ldr	x17, [x16, #424]
  402658:	add	x16, x16, #0x1a8
  40265c:	br	x17

0000000000402660 <closedir@plt>:
  402660:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402664:	ldr	x17, [x16, #432]
  402668:	add	x16, x16, #0x1b0
  40266c:	br	x17

0000000000402670 <close@plt>:
  402670:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402674:	ldr	x17, [x16, #440]
  402678:	add	x16, x16, #0x1b8
  40267c:	br	x17

0000000000402680 <sigaction@plt>:
  402680:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402684:	ldr	x17, [x16, #448]
  402688:	add	x16, x16, #0x1c0
  40268c:	br	x17

0000000000402690 <strrchr@plt>:
  402690:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402694:	ldr	x17, [x16, #456]
  402698:	add	x16, x16, #0x1c8
  40269c:	br	x17

00000000004026a0 <tcgetpgrp@plt>:
  4026a0:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  4026a4:	ldr	x17, [x16, #464]
  4026a8:	add	x16, x16, #0x1d0
  4026ac:	br	x17

00000000004026b0 <__gmon_start__@plt>:
  4026b0:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  4026b4:	ldr	x17, [x16, #472]
  4026b8:	add	x16, x16, #0x1d8
  4026bc:	br	x17

00000000004026c0 <write@plt>:
  4026c0:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  4026c4:	ldr	x17, [x16, #480]
  4026c8:	add	x16, x16, #0x1e0
  4026cc:	br	x17

00000000004026d0 <abort@plt>:
  4026d0:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  4026d4:	ldr	x17, [x16, #488]
  4026d8:	add	x16, x16, #0x1e8
  4026dc:	br	x17

00000000004026e0 <puts@plt>:
  4026e0:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  4026e4:	ldr	x17, [x16, #496]
  4026e8:	add	x16, x16, #0x1f0
  4026ec:	br	x17

00000000004026f0 <textdomain@plt>:
  4026f0:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  4026f4:	ldr	x17, [x16, #504]
  4026f8:	add	x16, x16, #0x1f8
  4026fc:	br	x17

0000000000402700 <strsep@plt>:
  402700:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402704:	ldr	x17, [x16, #512]
  402708:	add	x16, x16, #0x200
  40270c:	br	x17

0000000000402710 <getopt_long@plt>:
  402710:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402714:	ldr	x17, [x16, #520]
  402718:	add	x16, x16, #0x208
  40271c:	br	x17

0000000000402720 <strcmp@plt>:
  402720:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402724:	ldr	x17, [x16, #528]
  402728:	add	x16, x16, #0x210
  40272c:	br	x17

0000000000402730 <warn@plt>:
  402730:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402734:	ldr	x17, [x16, #536]
  402738:	add	x16, x16, #0x218
  40273c:	br	x17

0000000000402740 <__ctype_b_loc@plt>:
  402740:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402744:	ldr	x17, [x16, #544]
  402748:	add	x16, x16, #0x220
  40274c:	br	x17

0000000000402750 <rewinddir@plt>:
  402750:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402754:	ldr	x17, [x16, #552]
  402758:	add	x16, x16, #0x228
  40275c:	br	x17

0000000000402760 <strtol@plt>:
  402760:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402764:	ldr	x17, [x16, #560]
  402768:	add	x16, x16, #0x230
  40276c:	br	x17

0000000000402770 <setpgid@plt>:
  402770:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402774:	ldr	x17, [x16, #568]
  402778:	add	x16, x16, #0x238
  40277c:	br	x17

0000000000402780 <chdir@plt>:
  402780:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402784:	ldr	x17, [x16, #576]
  402788:	add	x16, x16, #0x240
  40278c:	br	x17

0000000000402790 <free@plt>:
  402790:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402794:	ldr	x17, [x16, #584]
  402798:	add	x16, x16, #0x248
  40279c:	br	x17

00000000004027a0 <nanosleep@plt>:
  4027a0:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  4027a4:	ldr	x17, [x16, #592]
  4027a8:	add	x16, x16, #0x250
  4027ac:	br	x17

00000000004027b0 <vasprintf@plt>:
  4027b0:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  4027b4:	ldr	x17, [x16, #600]
  4027b8:	add	x16, x16, #0x258
  4027bc:	br	x17

00000000004027c0 <connect@plt>:
  4027c0:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  4027c4:	ldr	x17, [x16, #608]
  4027c8:	add	x16, x16, #0x260
  4027cc:	br	x17

00000000004027d0 <strndup@plt>:
  4027d0:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  4027d4:	ldr	x17, [x16, #616]
  4027d8:	add	x16, x16, #0x268
  4027dc:	br	x17

00000000004027e0 <strspn@plt>:
  4027e0:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  4027e4:	ldr	x17, [x16, #624]
  4027e8:	add	x16, x16, #0x270
  4027ec:	br	x17

00000000004027f0 <strchr@plt>:
  4027f0:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  4027f4:	ldr	x17, [x16, #632]
  4027f8:	add	x16, x16, #0x278
  4027fc:	br	x17

0000000000402800 <fwrite@plt>:
  402800:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402804:	ldr	x17, [x16, #640]
  402808:	add	x16, x16, #0x280
  40280c:	br	x17

0000000000402810 <fcntl@plt>:
  402810:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402814:	ldr	x17, [x16, #648]
  402818:	add	x16, x16, #0x288
  40281c:	br	x17

0000000000402820 <socket@plt>:
  402820:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402824:	ldr	x17, [x16, #656]
  402828:	add	x16, x16, #0x290
  40282c:	br	x17

0000000000402830 <fflush@plt>:
  402830:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402834:	ldr	x17, [x16, #664]
  402838:	add	x16, x16, #0x298
  40283c:	br	x17

0000000000402840 <strcpy@plt>:
  402840:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402844:	ldr	x17, [x16, #672]
  402848:	add	x16, x16, #0x2a0
  40284c:	br	x17

0000000000402850 <dirfd@plt>:
  402850:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402854:	ldr	x17, [x16, #680]
  402858:	add	x16, x16, #0x2a8
  40285c:	br	x17

0000000000402860 <crypt@plt>:
  402860:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402864:	ldr	x17, [x16, #688]
  402868:	add	x16, x16, #0x2b0
  40286c:	br	x17

0000000000402870 <warnx@plt>:
  402870:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402874:	ldr	x17, [x16, #696]
  402878:	add	x16, x16, #0x2b8
  40287c:	br	x17

0000000000402880 <read@plt>:
  402880:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402884:	ldr	x17, [x16, #704]
  402888:	add	x16, x16, #0x2c0
  40288c:	br	x17

0000000000402890 <tcsetattr@plt>:
  402890:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402894:	ldr	x17, [x16, #712]
  402898:	add	x16, x16, #0x2c8
  40289c:	br	x17

00000000004028a0 <isatty@plt>:
  4028a0:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  4028a4:	ldr	x17, [x16, #720]
  4028a8:	add	x16, x16, #0x2d0
  4028ac:	br	x17

00000000004028b0 <cfgetispeed@plt>:
  4028b0:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  4028b4:	ldr	x17, [x16, #728]
  4028b8:	add	x16, x16, #0x2d8
  4028bc:	br	x17

00000000004028c0 <__fxstat@plt>:
  4028c0:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  4028c4:	ldr	x17, [x16, #736]
  4028c8:	add	x16, x16, #0x2e0
  4028cc:	br	x17

00000000004028d0 <setsid@plt>:
  4028d0:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  4028d4:	ldr	x17, [x16, #744]
  4028d8:	add	x16, x16, #0x2e8
  4028dc:	br	x17

00000000004028e0 <dcgettext@plt>:
  4028e0:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  4028e4:	ldr	x17, [x16, #752]
  4028e8:	add	x16, x16, #0x2f0
  4028ec:	br	x17

00000000004028f0 <realpath@plt>:
  4028f0:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  4028f4:	ldr	x17, [x16, #760]
  4028f8:	add	x16, x16, #0x2f8
  4028fc:	br	x17

0000000000402900 <__isoc99_sscanf@plt>:
  402900:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402904:	ldr	x17, [x16, #768]
  402908:	add	x16, x16, #0x300
  40290c:	br	x17

0000000000402910 <cfsetispeed@plt>:
  402910:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402914:	ldr	x17, [x16, #776]
  402918:	add	x16, x16, #0x308
  40291c:	br	x17

0000000000402920 <dup2@plt>:
  402920:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402924:	ldr	x17, [x16, #784]
  402928:	add	x16, x16, #0x310
  40292c:	br	x17

0000000000402930 <strncpy@plt>:
  402930:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402934:	ldr	x17, [x16, #792]
  402938:	add	x16, x16, #0x318
  40293c:	br	x17

0000000000402940 <errx@plt>:
  402940:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402944:	ldr	x17, [x16, #800]
  402948:	add	x16, x16, #0x320
  40294c:	br	x17

0000000000402950 <sigaddset@plt>:
  402950:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402954:	ldr	x17, [x16, #808]
  402958:	add	x16, x16, #0x328
  40295c:	br	x17

0000000000402960 <strcspn@plt>:
  402960:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402964:	ldr	x17, [x16, #816]
  402968:	add	x16, x16, #0x330
  40296c:	br	x17

0000000000402970 <vfprintf@plt>:
  402970:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402974:	ldr	x17, [x16, #824]
  402978:	add	x16, x16, #0x338
  40297c:	br	x17

0000000000402980 <printf@plt>:
  402980:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402984:	ldr	x17, [x16, #832]
  402988:	add	x16, x16, #0x340
  40298c:	br	x17

0000000000402990 <__errno_location@plt>:
  402990:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402994:	ldr	x17, [x16, #840]
  402998:	add	x16, x16, #0x348
  40299c:	br	x17

00000000004029a0 <getenv@plt>:
  4029a0:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  4029a4:	ldr	x17, [x16, #848]
  4029a8:	add	x16, x16, #0x350
  4029ac:	br	x17

00000000004029b0 <alarm@plt>:
  4029b0:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  4029b4:	ldr	x17, [x16, #856]
  4029b8:	add	x16, x16, #0x358
  4029bc:	br	x17

00000000004029c0 <__getdelim@plt>:
  4029c0:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  4029c4:	ldr	x17, [x16, #864]
  4029c8:	add	x16, x16, #0x360
  4029cc:	br	x17

00000000004029d0 <fprintf@plt>:
  4029d0:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  4029d4:	ldr	x17, [x16, #872]
  4029d8:	add	x16, x16, #0x368
  4029dc:	br	x17

00000000004029e0 <fgets@plt>:
  4029e0:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  4029e4:	ldr	x17, [x16, #880]
  4029e8:	add	x16, x16, #0x370
  4029ec:	br	x17

00000000004029f0 <err@plt>:
  4029f0:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  4029f4:	ldr	x17, [x16, #888]
  4029f8:	add	x16, x16, #0x378
  4029fc:	br	x17

0000000000402a00 <ioctl@plt>:
  402a00:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402a04:	ldr	x17, [x16, #896]
  402a08:	add	x16, x16, #0x380
  402a0c:	br	x17

0000000000402a10 <setlocale@plt>:
  402a10:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402a14:	ldr	x17, [x16, #904]
  402a18:	add	x16, x16, #0x388
  402a1c:	br	x17

0000000000402a20 <__fxstatat@plt>:
  402a20:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402a24:	ldr	x17, [x16, #912]
  402a28:	add	x16, x16, #0x390
  402a2c:	br	x17

0000000000402a30 <ferror@plt>:
  402a30:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402a34:	ldr	x17, [x16, #920]
  402a38:	add	x16, x16, #0x398
  402a3c:	br	x17

Disassembly of section .text:

0000000000402a40 <.text>:
  402a40:	mov	x12, #0x21b0                	// #8624
  402a44:	sub	sp, sp, x12
  402a48:	stp	x29, x30, [sp]
  402a4c:	mov	x29, sp
  402a50:	stp	x21, x22, [sp, #32]
  402a54:	mov	w21, w0
  402a58:	mov	x0, #0xf080                	// #61568
  402a5c:	movk	x0, #0x2fa, lsl #16
  402a60:	stp	xzr, x0, [sp, #136]
  402a64:	add	x0, sp, #0x200
  402a68:	stp	x19, x20, [sp, #16]
  402a6c:	mov	x22, x1
  402a70:	stp	x23, x24, [sp, #48]
  402a74:	add	x24, sp, #0x78
  402a78:	stp	x25, x26, [sp, #64]
  402a7c:	stp	x27, x28, [sp, #80]
  402a80:	stp	xzr, xzr, [x0, #-248]
  402a84:	stp	x24, x24, [sp, #120]
  402a88:	stp	xzr, xzr, [sp, #152]
  402a8c:	stp	xzr, xzr, [sp, #168]
  402a90:	stp	xzr, xzr, [sp, #184]
  402a94:	stp	xzr, xzr, [sp, #200]
  402a98:	stp	xzr, xzr, [sp, #216]
  402a9c:	stp	xzr, xzr, [sp, #232]
  402aa0:	stp	xzr, xzr, [sp, #248]
  402aa4:	bl	4024f0 <getpid@plt>
  402aa8:	cmp	w0, #0x1
  402aac:	b.eq	402ebc <ferror@plt+0x48c>  // b.none
  402ab0:	adrp	x26, 407000 <ferror@plt+0x45d0>
  402ab4:	add	x26, x26, #0xd48
  402ab8:	mov	x1, x26
  402abc:	mov	w0, #0x6                   	// #6
  402ac0:	bl	402a10 <setlocale@plt>
  402ac4:	adrp	x20, 407000 <ferror@plt+0x45d0>
  402ac8:	adrp	x1, 407000 <ferror@plt+0x45d0>
  402acc:	add	x1, x1, #0x988
  402ad0:	add	x20, x20, #0x9a0
  402ad4:	adrp	x23, 407000 <ferror@plt+0x45d0>
  402ad8:	mov	x0, x20
  402adc:	bl	4025a0 <bindtextdomain@plt>
  402ae0:	mov	x0, x20
  402ae4:	bl	4026f0 <textdomain@plt>
  402ae8:	adrp	x0, 404000 <ferror@plt+0x15d0>
  402aec:	adrp	x20, 407000 <ferror@plt+0x45d0>
  402af0:	add	x0, x0, #0x820
  402af4:	adrp	x27, 41a000 <ferror@plt+0x175d0>
  402af8:	adrp	x28, 407000 <ferror@plt+0x45d0>
  402afc:	add	x23, x23, #0xf88
  402b00:	add	x20, x20, #0xbb0
  402b04:	add	x27, x27, #0x3e8
  402b08:	add	x28, x28, #0x9b0
  402b0c:	mov	w19, #0x0                   	// #0
  402b10:	mov	w25, #0x1                   	// #1
  402b14:	bl	407878 <ferror@plt+0x4e48>
  402b18:	b	402b2c <ferror@plt+0xfc>
  402b1c:	cmp	w0, #0x56
  402b20:	b.eq	402e84 <ferror@plt+0x454>  // b.none
  402b24:	cmp	w0, #0x65
  402b28:	csel	w19, w19, w25, ne  // ne = any
  402b2c:	mov	x3, x23
  402b30:	mov	x2, x20
  402b34:	mov	x1, x22
  402b38:	mov	w0, w21
  402b3c:	mov	x4, #0x0                   	// #0
  402b40:	bl	402710 <getopt_long@plt>
  402b44:	cmn	w0, #0x1
  402b48:	b.eq	402bb8 <ferror@plt+0x188>  // b.none
  402b4c:	cmp	w0, #0x68
  402b50:	b.eq	403cf4 <ferror@plt+0x12c4>  // b.none
  402b54:	b.le	402b1c <ferror@plt+0xec>
  402b58:	cmp	w0, #0x70
  402b5c:	b.eq	402eb4 <ferror@plt+0x484>  // b.none
  402b60:	cmp	w0, #0x74
  402b64:	b.ne	402b2c <ferror@plt+0xfc>  // b.any
  402b68:	adrp	x3, 41a000 <ferror@plt+0x175d0>
  402b6c:	mov	w2, #0x5                   	// #5
  402b70:	mov	x1, x28
  402b74:	mov	x0, #0x0                   	// #0
  402b78:	ldr	x3, [x3, #960]
  402b7c:	str	x3, [sp, #96]
  402b80:	bl	4028e0 <dcgettext@plt>
  402b84:	mov	x1, x0
  402b88:	ldr	x3, [sp, #96]
  402b8c:	mov	x0, x3
  402b90:	bl	406288 <ferror@plt+0x3858>
  402b94:	str	w0, [x27, #56]
  402b98:	mov	x3, x23
  402b9c:	mov	x2, x20
  402ba0:	mov	x1, x22
  402ba4:	mov	w0, w21
  402ba8:	mov	x4, #0x0                   	// #0
  402bac:	bl	402710 <getopt_long@plt>
  402bb0:	cmn	w0, #0x1
  402bb4:	b.ne	402b4c <ferror@plt+0x11c>  // b.any
  402bb8:	bl	4023f0 <geteuid@plt>
  402bbc:	cbnz	w0, 403eb0 <ferror@plt+0x1480>
  402bc0:	mov	x5, #0x11b0                	// #4528
  402bc4:	adrp	x1, 41a000 <ferror@plt+0x175d0>
  402bc8:	add	x0, sp, x5
  402bcc:	add	x20, x1, #0x3e8
  402bd0:	add	x25, x0, #0x8
  402bd4:	mov	x23, #0x1                   	// #1
  402bd8:	mov	x0, x25
  402bdc:	str	x23, [sp, #4528]
  402be0:	bl	402580 <sigemptyset@plt>
  402be4:	str	wzr, [sp, #4664]
  402be8:	mov	x6, #0x11b0                	// #4528
  402bec:	add	x2, x20, #0x40
  402bf0:	add	x1, sp, x6
  402bf4:	mov	w0, #0x3                   	// #3
  402bf8:	bl	402680 <sigaction@plt>
  402bfc:	str	x23, [sp, #4528]
  402c00:	mov	x0, x25
  402c04:	bl	402580 <sigemptyset@plt>
  402c08:	str	wzr, [sp, #4664]
  402c0c:	mov	x7, #0x11b0                	// #4528
  402c10:	add	x2, x20, #0xd8
  402c14:	add	x1, sp, x7
  402c18:	mov	w0, #0x14                  	// #20
  402c1c:	bl	402680 <sigaction@plt>
  402c20:	str	x23, [sp, #4528]
  402c24:	mov	x0, x25
  402c28:	bl	402580 <sigemptyset@plt>
  402c2c:	str	wzr, [sp, #4664]
  402c30:	mov	x8, #0x11b0                	// #4528
  402c34:	add	x2, x20, #0x170
  402c38:	add	x1, sp, x8
  402c3c:	mov	w0, #0x2                   	// #2
  402c40:	bl	402680 <sigaction@plt>
  402c44:	str	x23, [sp, #4528]
  402c48:	mov	x0, x25
  402c4c:	bl	402580 <sigemptyset@plt>
  402c50:	str	wzr, [sp, #4664]
  402c54:	mov	x9, #0x11b0                	// #4528
  402c58:	add	x2, x20, #0x208
  402c5c:	add	x1, sp, x9
  402c60:	mov	w0, w23
  402c64:	bl	402680 <sigaction@plt>
  402c68:	bl	404d60 <ferror@plt+0x2330>
  402c6c:	adrp	x0, 404000 <ferror@plt+0x15d0>
  402c70:	add	x0, x0, #0xd58
  402c74:	bl	407878 <ferror@plt+0x4e48>
  402c78:	adrp	x0, 41a000 <ferror@plt+0x175d0>
  402c7c:	ldr	w0, [x0, #968]
  402c80:	cmp	w0, w21
  402c84:	b.ge	402f4c <ferror@plt+0x51c>  // b.tcont
  402c88:	ldr	x0, [x22, w0, sxtw #3]
  402c8c:	cbz	x0, 402f4c <ferror@plt+0x51c>
  402c90:	ldrsb	w1, [x0]
  402c94:	cbz	w1, 402f4c <ferror@plt+0x51c>
  402c98:	mov	x2, x24
  402c9c:	mov	w1, #0x0                   	// #0
  402ca0:	bl	404d68 <ferror@plt+0x2338>
  402ca4:	cbnz	w0, 4035d8 <ferror@plt+0xba8>
  402ca8:	ldr	x0, [sp, #120]
  402cac:	cmp	x0, x24
  402cb0:	b.eq	403e60 <ferror@plt+0x1430>  // b.none
  402cb4:	adrp	x25, 407000 <ferror@plt+0x45d0>
  402cb8:	add	x25, x25, #0xc00
  402cbc:	mov	x0, x25
  402cc0:	bl	4025e0 <getpwnam@plt>
  402cc4:	mov	x23, x0
  402cc8:	cbz	x0, 403610 <ferror@plt+0xbe0>
  402ccc:	ldr	x0, [x0, #8]
  402cd0:	adrp	x1, 407000 <ferror@plt+0x45d0>
  402cd4:	add	x1, x1, #0xc08
  402cd8:	bl	402720 <strcmp@plt>
  402cdc:	cbz	w0, 40394c <ferror@plt+0xf1c>
  402ce0:	ldr	x21, [sp, #120]
  402ce4:	cmp	x21, x24
  402ce8:	b.eq	403c88 <ferror@plt+0x1258>  // b.none
  402cec:	mov	w22, #0x1                   	// #1
  402cf0:	b	402d34 <ferror@plt+0x304>
  402cf4:	ldr	w0, [x21, #36]
  402cf8:	tbz	w0, #31, 402d10 <ferror@plt+0x2e0>
  402cfc:	ldr	x0, [x21, #16]
  402d00:	mov	w1, #0x902                 	// #2306
  402d04:	bl	402530 <open@plt>
  402d08:	str	w0, [x21, #36]
  402d0c:	tbnz	w0, #31, 402d28 <ferror@plt+0x2f8>
  402d10:	ldr	w2, [x20, #672]
  402d14:	lsl	w1, w22, w0
  402d18:	mov	x0, x21
  402d1c:	orr	w1, w1, w2
  402d20:	str	w1, [x20, #672]
  402d24:	bl	4042c8 <ferror@plt+0x1898>
  402d28:	ldr	x21, [x21]
  402d2c:	cmp	x21, x24
  402d30:	b.eq	402d40 <ferror@plt+0x310>  // b.none
  402d34:	ldr	w0, [x21, #40]
  402d38:	cmp	w0, #0xf
  402d3c:	b.le	402cf4 <ferror@plt+0x2c4>
  402d40:	ldr	x21, [sp, #120]
  402d44:	ldr	x0, [x21]
  402d48:	cmp	x0, x24
  402d4c:	b.eq	402dd8 <ferror@plt+0x3a8>  // b.none
  402d50:	adrp	x1, 404000 <ferror@plt+0x15d0>
  402d54:	add	x1, x1, #0x2b0
  402d58:	mov	x17, #0x11b0                	// #4528
  402d5c:	add	x0, sp, x17
  402d60:	add	x0, x0, #0x8
  402d64:	str	x1, [sp, #4528]
  402d68:	bl	402580 <sigemptyset@plt>
  402d6c:	adrp	x22, 407000 <ferror@plt+0x45d0>
  402d70:	mov	x18, #0x11b0                	// #4528
  402d74:	add	x22, x22, #0xf10
  402d78:	add	x2, x20, #0x2a8
  402d7c:	add	x1, sp, x18
  402d80:	mov	w0, #0x11                  	// #17
  402d84:	str	wzr, [sp, #4664]
  402d88:	bl	402680 <sigaction@plt>
  402d8c:	ldr	w0, [x21, #40]
  402d90:	cmp	w0, #0xf
  402d94:	b.gt	402ef0 <ferror@plt+0x4c0>
  402d98:	bl	402480 <fork@plt>
  402d9c:	str	w0, [x21, #44]
  402da0:	cmn	w0, #0x1
  402da4:	b.eq	402f5c <ferror@plt+0x52c>  // b.none
  402da8:	cbnz	w0, 402f70 <ferror@plt+0x540>
  402dac:	mov	x15, #0x11b0                	// #4528
  402db0:	add	x0, sp, x15
  402db4:	add	x0, x0, #0x8
  402db8:	str	xzr, [sp, #4528]
  402dbc:	bl	402580 <sigemptyset@plt>
  402dc0:	str	wzr, [sp, #4664]
  402dc4:	mov	x16, #0x11b0                	// #4528
  402dc8:	mov	x2, #0x0                   	// #0
  402dcc:	add	x1, sp, x16
  402dd0:	mov	w0, #0x11                  	// #17
  402dd4:	bl	402680 <sigaction@plt>
  402dd8:	ldr	w24, [x21, #36]
  402ddc:	bl	4024f0 <getpid@plt>
  402de0:	mov	w27, w0
  402de4:	mov	w0, #0x0                   	// #0
  402de8:	bl	4023c0 <getpgid@plt>
  402dec:	mov	w26, w0
  402df0:	bl	402560 <getppid@plt>
  402df4:	bl	4023c0 <getpgid@plt>
  402df8:	mov	w22, w0
  402dfc:	mov	w0, w24
  402e00:	bl	4026a0 <tcgetpgrp@plt>
  402e04:	ldr	w1, [x21, #32]
  402e08:	mov	w28, w0
  402e0c:	tbnz	w1, #1, 402f80 <ferror@plt+0x550>
  402e10:	cmp	w26, w0
  402e14:	ccmp	w22, w0, #0x4, ne  // ne = any
  402e18:	b.ne	4039e0 <ferror@plt+0xfb0>  // b.any
  402e1c:	mov	w1, #0x0                   	// #0
  402e20:	mov	w0, w24
  402e24:	bl	402920 <dup2@plt>
  402e28:	mov	w22, #0x3                   	// #3
  402e2c:	mov	w1, #0x1                   	// #1
  402e30:	mov	w0, w24
  402e34:	bl	402920 <dup2@plt>
  402e38:	mov	w26, #0x1                   	// #1
  402e3c:	mov	w0, w24
  402e40:	mov	w1, #0x2                   	// #2
  402e44:	bl	402920 <dup2@plt>
  402e48:	str	wzr, [x21, #36]
  402e4c:	b	402e5c <ferror@plt+0x42c>
  402e50:	add	w22, w22, #0x1
  402e54:	cmp	w22, #0x20
  402e58:	b.eq	402f80 <ferror@plt+0x550>  // b.none
  402e5c:	ldr	w0, [x20, #672]
  402e60:	lsl	w24, w26, w22
  402e64:	tst	w24, w0
  402e68:	b.eq	402e50 <ferror@plt+0x420>  // b.none
  402e6c:	mov	w0, w22
  402e70:	bl	402670 <close@plt>
  402e74:	ldr	w0, [x20, #672]
  402e78:	bic	w24, w0, w24
  402e7c:	str	w24, [x20, #672]
  402e80:	b	402e50 <ferror@plt+0x420>
  402e84:	mov	w2, #0x5                   	// #5
  402e88:	adrp	x1, 407000 <ferror@plt+0x45d0>
  402e8c:	mov	x0, #0x0                   	// #0
  402e90:	add	x1, x1, #0x9d0
  402e94:	bl	4028e0 <dcgettext@plt>
  402e98:	adrp	x1, 41a000 <ferror@plt+0x175d0>
  402e9c:	adrp	x2, 407000 <ferror@plt+0x45d0>
  402ea0:	add	x2, x2, #0x9e0
  402ea4:	ldr	x1, [x1, #984]
  402ea8:	bl	402980 <printf@plt>
  402eac:	mov	w0, #0x0                   	// #0
  402eb0:	bl	402380 <exit@plt>
  402eb4:	str	w25, [x27, #60]
  402eb8:	b	402b2c <ferror@plt+0xfc>
  402ebc:	bl	4028d0 <setsid@plt>
  402ec0:	mov	x2, #0x1                   	// #1
  402ec4:	mov	x1, #0x540e                	// #21518
  402ec8:	mov	w0, #0x0                   	// #0
  402ecc:	bl	402a00 <ioctl@plt>
  402ed0:	b	402ab0 <ferror@plt+0x80>
  402ed4:	b.ge	403e40 <ferror@plt+0x1410>  // b.tcont
  402ed8:	bl	402990 <__errno_location@plt>
  402edc:	ldr	w0, [x0]
  402ee0:	cmp	w0, #0xa
  402ee4:	b.eq	402f10 <ferror@plt+0x4e0>  // b.none
  402ee8:	cmp	w0, #0x4
  402eec:	b.ne	403e40 <ferror@plt+0x1410>  // b.any
  402ef0:	add	x2, sp, #0x98
  402ef4:	mov	w3, #0x4                   	// #4
  402ef8:	mov	w1, #0x0                   	// #0
  402efc:	mov	w0, #0x0                   	// #0
  402f00:	str	wzr, [sp, #168]
  402f04:	bl	402630 <waitid@plt>
  402f08:	cmp	w0, #0x0
  402f0c:	cbnz	w0, 402ed4 <ferror@plt+0x4a4>
  402f10:	ldr	x19, [sp, #120]
  402f14:	mov	w20, #0x0                   	// #0
  402f18:	mov	w21, #0xffffffff            	// #-1
  402f1c:	cmp	x19, x24
  402f20:	b.eq	403b1c <ferror@plt+0x10ec>  // b.none
  402f24:	ldr	w0, [x19, #36]
  402f28:	tbnz	w0, #31, 402f44 <ferror@plt+0x514>
  402f2c:	ldr	w0, [x19, #44]
  402f30:	tbnz	w0, #31, 402f44 <ferror@plt+0x514>
  402f34:	ldr	w1, [sp, #168]
  402f38:	cmp	w0, w1
  402f3c:	b.ne	403964 <ferror@plt+0xf34>  // b.any
  402f40:	str	w21, [x19, #44]
  402f44:	ldr	x19, [x19]
  402f48:	b	402f1c <ferror@plt+0x4ec>
  402f4c:	adrp	x0, 407000 <ferror@plt+0x45d0>
  402f50:	add	x0, x0, #0xbe0
  402f54:	bl	4029a0 <getenv@plt>
  402f58:	b	402c98 <ferror@plt+0x268>
  402f5c:	mov	x1, x22
  402f60:	mov	w2, #0x5                   	// #5
  402f64:	mov	x0, #0x0                   	// #0
  402f68:	bl	4028e0 <dcgettext@plt>
  402f6c:	bl	402730 <warn@plt>
  402f70:	ldr	x21, [x21]
  402f74:	cmp	x21, x24
  402f78:	b.ne	402d8c <ferror@plt+0x35c>  // b.any
  402f7c:	b	402ef0 <ferror@plt+0x4c0>
  402f80:	eor	w19, w19, #0x1
  402f84:	ldr	x22, [x23, #8]
  402f88:	cmp	x22, #0x0
  402f8c:	cset	w0, ne  // ne = any
  402f90:	tst	w19, w0
  402f94:	b.ne	403548 <ferror@plt+0xb18>  // b.any
  402f98:	mov	w24, #0x0                   	// #0
  402f9c:	ldr	w0, [x21, #32]
  402fa0:	tbnz	w0, #0, 403560 <ferror@plt+0xb30>
  402fa4:	ldr	x26, [x21, #24]
  402fa8:	cbz	x26, 4031fc <ferror@plt+0x7cc>
  402fac:	cbnz	w24, 40321c <ferror@plt+0x7ec>
  402fb0:	ldrsb	w0, [x22]
  402fb4:	mov	w2, #0x5                   	// #5
  402fb8:	cbz	w0, 4032dc <ferror@plt+0x8ac>
  402fbc:	cmp	w0, #0x2a
  402fc0:	mov	w1, #0x21                  	// #33
  402fc4:	ccmp	w0, w1, #0x4, ne  // ne = any
  402fc8:	b.eq	4032dc <ferror@plt+0x8ac>  // b.none
  402fcc:	adrp	x1, 407000 <ferror@plt+0x45d0>
  402fd0:	mov	x0, #0x0                   	// #0
  402fd4:	add	x1, x1, #0xd50
  402fd8:	bl	4028e0 <dcgettext@plt>
  402fdc:	mov	x1, x0
  402fe0:	mov	x0, x26
  402fe4:	bl	4029d0 <fprintf@plt>
  402fe8:	ldr	x26, [x21, #24]
  402fec:	mov	w2, #0x5                   	// #5
  402ff0:	adrp	x1, 407000 <ferror@plt+0x45d0>
  402ff4:	mov	x0, #0x0                   	// #0
  402ff8:	add	x1, x1, #0xd98
  402ffc:	bl	4028e0 <dcgettext@plt>
  403000:	mov	x1, x0
  403004:	mov	x0, x26
  403008:	bl	4029d0 <fprintf@plt>
  40300c:	ldr	x0, [x21, #24]
  403010:	bl	402830 <fflush@plt>
  403014:	ldr	w0, [x21, #32]
  403018:	tbnz	w0, #0, 4031e4 <ferror@plt+0x7b4>
  40301c:	tbnz	w0, #1, 403180 <ferror@plt+0x750>
  403020:	add	x28, x21, #0x44
  403024:	ldr	w26, [x21, #36]
  403028:	mov	w6, #0xfffffe86            	// #-378
  40302c:	mov	w1, #0x2                   	// #2
  403030:	add	x2, sp, #0x1b0
  403034:	mov	w0, w26
  403038:	ldp	x4, x5, [x28]
  40303c:	stp	x4, x5, [sp, #432]
  403040:	ldp	x4, x5, [x28, #16]
  403044:	stp	x4, x5, [sp, #448]
  403048:	ldr	w4, [sp, #444]
  40304c:	ldp	x8, x9, [x28, #32]
  403050:	stp	x8, x9, [sp, #464]
  403054:	ldr	w5, [sp, #432]
  403058:	ldr	x7, [x28, #48]
  40305c:	str	x7, [sp, #480]
  403060:	and	w4, w4, w6
  403064:	and	w5, w5, #0xffffe1ff
  403068:	ldr	w6, [x28, #56]
  40306c:	str	w5, [sp, #432]
  403070:	str	w4, [sp, #444]
  403074:	str	w6, [sp, #488]
  403078:	bl	402890 <tcsetattr@plt>
  40307c:	mov	w1, w0
  403080:	mov	x8, #0x11b0                	// #4528
  403084:	add	x0, sp, x8
  403088:	add	x0, x0, #0x8
  40308c:	str	w1, [sp, #108]
  403090:	bl	402580 <sigemptyset@plt>
  403094:	str	wzr, [sp, #4664]
  403098:	adrp	x4, 404000 <ferror@plt+0x15d0>
  40309c:	add	x4, x4, #0x298
  4030a0:	mov	x9, #0x11b0                	// #4528
  4030a4:	mov	x2, #0x0                   	// #0
  4030a8:	add	x1, sp, x9
  4030ac:	mov	w0, #0xe                   	// #14
  4030b0:	str	x4, [sp, #4528]
  4030b4:	bl	402680 <sigaction@plt>
  4030b8:	ldr	w0, [x20, #56]
  4030bc:	cbnz	w0, 4035d0 <ferror@plt+0xba0>
  4030c0:	add	x27, x21, #0x30
  4030c4:	ldr	w0, [x21, #32]
  4030c8:	add	x1, x20, #0x348
  4030cc:	str	x1, [x20, #832]
  4030d0:	strb	wzr, [x20, #840]
  4030d4:	str	wzr, [x27, #8]
  4030d8:	tbz	w0, #0, 4035c4 <ferror@plt+0xb94>
  4030dc:	ldr	w0, [sp, #440]
  4030e0:	tst	w0, #0x300
  4030e4:	cset	w0, eq  // eq = none
  4030e8:	str	w0, [sp, #96]
  4030ec:	add	x1, sp, #0x77
  4030f0:	mov	w0, w26
  4030f4:	mov	x2, #0x1                   	// #1
  4030f8:	bl	402880 <read@plt>
  4030fc:	cmp	x0, #0x0
  403100:	b.le	403278 <ferror@plt+0x848>
  403104:	ldr	w1, [sp, #96]
  403108:	ldrsb	w0, [sp, #119]
  40310c:	cbnz	w1, 40311c <ferror@plt+0x6ec>
  403110:	tst	w0, #0xffffff80
  403114:	and	w4, w0, #0x7f
  403118:	b.ne	40387c <ferror@plt+0xe4c>  // b.any
  40311c:	cmp	w0, #0xa
  403120:	b.eq	403268 <ferror@plt+0x838>  // b.none
  403124:	b.gt	403250 <ferror@plt+0x820>
  403128:	cmp	w0, #0x4
  40312c:	b.eq	403294 <ferror@plt+0x864>  // b.none
  403130:	cmp	w0, #0x8
  403134:	b.ne	403240 <ferror@plt+0x810>  // b.any
  403138:	ldr	x1, [x20, #832]
  40313c:	str	w0, [x27]
  403140:	add	x0, x20, #0x348
  403144:	cmp	x1, x0
  403148:	b.ls	403154 <ferror@plt+0x724>  // b.plast
  40314c:	sub	x1, x1, #0x1
  403150:	str	x1, [x20, #832]
  403154:	ldr	w0, [x27, #8]
  403158:	cbz	w0, 4030ec <ferror@plt+0x6bc>
  40315c:	mov	w0, #0x0                   	// #0
  403160:	bl	4029b0 <alarm@plt>
  403164:	ldr	w0, [sp, #108]
  403168:	cbz	w0, 403e9c <ferror@plt+0x146c>
  40316c:	mov	x0, x21
  403170:	bl	404928 <ferror@plt+0x1ef8>
  403174:	adrp	x0, 407000 <ferror@plt+0x45d0>
  403178:	add	x0, x0, #0xdf0
  40317c:	bl	4026e0 <puts@plt>
  403180:	cbnz	w24, 403e94 <ferror@plt+0x1464>
  403184:	ldrsb	w0, [x22]
  403188:	cbz	w0, 4032fc <ferror@plt+0x8cc>
  40318c:	cmp	w0, #0x2a
  403190:	mov	w1, #0x21                  	// #33
  403194:	ccmp	w0, w1, #0x4, ne  // ne = any
  403198:	b.eq	4032fc <ferror@plt+0x8cc>  // b.none
  40319c:	mov	x1, x22
  4031a0:	add	x0, x20, #0x348
  4031a4:	bl	402860 <crypt@plt>
  4031a8:	cbz	x0, 403934 <ferror@plt+0xf04>
  4031ac:	ldr	x1, [x23, #8]
  4031b0:	bl	402720 <strcmp@plt>
  4031b4:	cbz	w0, 4032fc <ferror@plt+0x8cc>
  4031b8:	adrp	x3, 41a000 <ferror@plt+0x175d0>
  4031bc:	mov	w2, #0x5                   	// #5
  4031c0:	adrp	x1, 407000 <ferror@plt+0x45d0>
  4031c4:	mov	x0, #0x0                   	// #0
  4031c8:	ldr	x22, [x3, #952]
  4031cc:	add	x1, x1, #0xee8
  4031d0:	bl	4028e0 <dcgettext@plt>
  4031d4:	mov	x1, x0
  4031d8:	mov	x0, x22
  4031dc:	bl	4029d0 <fprintf@plt>
  4031e0:	b	402f84 <ferror@plt+0x554>
  4031e4:	ldr	w0, [x21, #36]
  4031e8:	add	x2, x21, #0x44
  4031ec:	mov	w1, #0x1                   	// #1
  4031f0:	bl	402890 <tcsetattr@plt>
  4031f4:	ldr	w0, [x21, #32]
  4031f8:	b	40301c <ferror@plt+0x5ec>
  4031fc:	ldr	w0, [x21, #36]
  403200:	adrp	x1, 407000 <ferror@plt+0x45d0>
  403204:	add	x1, x1, #0xcc0
  403208:	bl	4025d0 <fdopen@plt>
  40320c:	str	x0, [x21, #24]
  403210:	mov	x26, x0
  403214:	cbz	x0, 403014 <ferror@plt+0x5e4>
  403218:	cbz	w24, 402fb0 <ferror@plt+0x580>
  40321c:	mov	w2, #0x5                   	// #5
  403220:	adrp	x1, 407000 <ferror@plt+0x45d0>
  403224:	mov	x0, #0x0                   	// #0
  403228:	add	x1, x1, #0xcc8
  40322c:	bl	4028e0 <dcgettext@plt>
  403230:	mov	x1, x0
  403234:	mov	x0, x26
  403238:	bl	4029d0 <fprintf@plt>
  40323c:	b	40300c <ferror@plt+0x5dc>
  403240:	cbnz	w0, 4039bc <ferror@plt+0xf8c>
  403244:	ldr	x0, [x20, #832]
  403248:	strb	wzr, [x0]
  40324c:	b	40315c <ferror@plt+0x72c>
  403250:	cmp	w0, #0x15
  403254:	b.eq	403978 <ferror@plt+0xf48>  // b.none
  403258:	cmp	w0, #0x7f
  40325c:	b.eq	403138 <ferror@plt+0x708>  // b.none
  403260:	cmp	w0, #0xd
  403264:	b.ne	4039bc <ferror@plt+0xf8c>  // b.any
  403268:	ldr	x1, [x20, #832]
  40326c:	strb	wzr, [x1]
  403270:	str	w0, [x27, #8]
  403274:	b	403154 <ferror@plt+0x724>
  403278:	bl	402990 <__errno_location@plt>
  40327c:	ldr	w2, [x0]
  403280:	cmp	w2, #0x4
  403284:	ccmp	w2, #0xb, #0x4, ne  // ne = any
  403288:	b.ne	403cb4 <ferror@plt+0x1284>  // b.any
  40328c:	ldr	w0, [x20]
  403290:	cbz	w0, 403860 <ferror@plt+0xe30>
  403294:	mov	w0, #0x0                   	// #0
  403298:	bl	4029b0 <alarm@plt>
  40329c:	ldr	w0, [sp, #108]
  4032a0:	cbnz	w0, 4032b4 <ferror@plt+0x884>
  4032a4:	mov	x2, x28
  4032a8:	mov	w0, w26
  4032ac:	mov	w1, #0x2                   	// #2
  4032b0:	bl	402890 <tcsetattr@plt>
  4032b4:	mov	x0, x21
  4032b8:	bl	404928 <ferror@plt+0x1ef8>
  4032bc:	adrp	x0, 407000 <ferror@plt+0x45d0>
  4032c0:	add	x0, x0, #0xdf0
  4032c4:	bl	4026e0 <puts@plt>
  4032c8:	adrp	x0, 41a000 <ferror@plt+0x175d0>
  4032cc:	ldr	w0, [x0, #1000]
  4032d0:	cbnz	w0, 40383c <ferror@plt+0xe0c>
  4032d4:	mov	w0, #0x0                   	// #0
  4032d8:	bl	402380 <exit@plt>
  4032dc:	adrp	x1, 407000 <ferror@plt+0x45d0>
  4032e0:	mov	x0, #0x0                   	// #0
  4032e4:	add	x1, x1, #0xd78
  4032e8:	bl	4028e0 <dcgettext@plt>
  4032ec:	mov	x1, x0
  4032f0:	mov	x0, x26
  4032f4:	bl	4029d0 <fprintf@plt>
  4032f8:	b	402fe8 <ferror@plt+0x5b8>
  4032fc:	ldr	x0, [x23, #32]
  403300:	bl	402780 <chdir@plt>
  403304:	cbnz	w0, 4038bc <ferror@plt+0xe8c>
  403308:	adrp	x0, 407000 <ferror@plt+0x45d0>
  40330c:	add	x0, x0, #0xe70
  403310:	bl	4029a0 <getenv@plt>
  403314:	mov	x19, x0
  403318:	cbz	x0, 403aa8 <ferror@plt+0x1078>
  40331c:	adrp	x22, 407000 <ferror@plt+0x45d0>
  403320:	add	x22, x22, #0x968
  403324:	mov	w1, #0x2f                  	// #47
  403328:	mov	x0, x19
  40332c:	bl	402690 <strrchr@plt>
  403330:	cmp	x0, #0x0
  403334:	ldr	w2, [x20, #60]
  403338:	csinc	x3, x19, x0, eq  // eq = none
  40333c:	add	x23, sp, #0x1b0
  403340:	adrp	x1, 408000 <ferror@plt+0x55d0>
  403344:	cmp	w2, #0x0
  403348:	add	x1, x1, #0x98
  40334c:	adrp	x2, 407000 <ferror@plt+0x45d0>
  403350:	add	x2, x2, #0x970
  403354:	csel	x2, x2, x1, ne  // ne = any
  403358:	mov	x0, x23
  40335c:	mov	x1, #0x1000                	// #4096
  403360:	bl	402490 <snprintf@plt>
  403364:	mov	x7, #0x11b0                	// #4528
  403368:	mov	x1, #0x1000                	// #4096
  40336c:	add	x0, sp, x7
  403370:	bl	402330 <getcwd@plt>
  403374:	cbz	x0, 403a9c <ferror@plt+0x106c>
  403378:	mov	x6, #0x11b0                	// #4528
  40337c:	adrp	x0, 407000 <ferror@plt+0x45d0>
  403380:	add	x1, sp, x6
  403384:	add	x0, x0, #0xe80
  403388:	bl	4047f0 <ferror@plt+0x1dc0>
  40338c:	mov	x1, x25
  403390:	adrp	x0, 407000 <ferror@plt+0x45d0>
  403394:	add	x0, x0, #0xe88
  403398:	bl	4047f0 <ferror@plt+0x1dc0>
  40339c:	mov	x1, x25
  4033a0:	adrp	x0, 407000 <ferror@plt+0x45d0>
  4033a4:	add	x0, x0, #0xe90
  4033a8:	bl	4047f0 <ferror@plt+0x1dc0>
  4033ac:	ldr	w0, [x20, #60]
  4033b0:	cbz	w0, 40391c <ferror@plt+0xeec>
  4033b4:	adrp	x24, 407000 <ferror@plt+0x45d0>
  4033b8:	add	x24, x24, #0xea8
  4033bc:	mov	x0, x24
  4033c0:	mov	x1, x19
  4033c4:	add	x26, x20, #0x170
  4033c8:	bl	4047f0 <ferror@plt+0x1dc0>
  4033cc:	mov	x1, x26
  4033d0:	add	x27, x20, #0xd8
  4033d4:	mov	x2, #0x0                   	// #0
  4033d8:	mov	w0, #0x2                   	// #2
  4033dc:	bl	402680 <sigaction@plt>
  4033e0:	add	x28, x20, #0x40
  4033e4:	mov	x1, x27
  4033e8:	mov	x2, #0x0                   	// #0
  4033ec:	mov	w0, #0x14                  	// #20
  4033f0:	bl	402680 <sigaction@plt>
  4033f4:	mov	x1, x28
  4033f8:	mov	x2, #0x0                   	// #0
  4033fc:	mov	w0, #0x3                   	// #3
  403400:	bl	402680 <sigaction@plt>
  403404:	add	x0, sp, #0x120
  403408:	str	xzr, [sp, #280]
  40340c:	bl	402580 <sigemptyset@plt>
  403410:	str	wzr, [sp, #416]
  403414:	add	x1, sp, #0x118
  403418:	mov	x2, #0x0                   	// #0
  40341c:	mov	w0, #0x1                   	// #1
  403420:	bl	402680 <sigaction@plt>
  403424:	mov	x2, #0x11b0                	// #4528
  403428:	add	x0, sp, x2
  40342c:	add	x25, x0, #0x8
  403430:	mov	x1, x23
  403434:	mov	x0, x19
  403438:	mov	x2, #0x0                   	// #0
  40343c:	bl	4023b0 <execl@plt>
  403440:	adrp	x23, 407000 <ferror@plt+0x45d0>
  403444:	mov	w2, #0x5                   	// #5
  403448:	add	x23, x23, #0xeb0
  40344c:	mov	x1, x23
  403450:	mov	x0, #0x0                   	// #0
  403454:	bl	4028e0 <dcgettext@plt>
  403458:	mov	x1, x19
  40345c:	bl	402730 <warn@plt>
  403460:	mov	x1, x22
  403464:	mov	x0, x24
  403468:	bl	4047f0 <ferror@plt+0x1dc0>
  40346c:	mov	x19, #0x1                   	// #1
  403470:	ldr	w2, [x20, #60]
  403474:	adrp	x0, 407000 <ferror@plt+0x45d0>
  403478:	adrp	x1, 407000 <ferror@plt+0x45d0>
  40347c:	add	x0, x0, #0x980
  403480:	cmp	w2, #0x0
  403484:	add	x1, x1, #0x978
  403488:	csel	x1, x1, x0, ne  // ne = any
  40348c:	mov	x2, #0x0                   	// #0
  403490:	mov	x0, x22
  403494:	bl	4023b0 <execl@plt>
  403498:	mov	w2, #0x5                   	// #5
  40349c:	mov	x1, x23
  4034a0:	mov	x0, #0x0                   	// #0
  4034a4:	bl	4028e0 <dcgettext@plt>
  4034a8:	mov	x1, x22
  4034ac:	bl	402730 <warn@plt>
  4034b0:	mov	x0, x25
  4034b4:	str	x19, [sp, #4528]
  4034b8:	bl	402580 <sigemptyset@plt>
  4034bc:	str	wzr, [sp, #4664]
  4034c0:	mov	x3, #0x11b0                	// #4528
  4034c4:	mov	x2, x28
  4034c8:	add	x1, sp, x3
  4034cc:	mov	w0, #0x3                   	// #3
  4034d0:	bl	402680 <sigaction@plt>
  4034d4:	str	x19, [sp, #4528]
  4034d8:	mov	x0, x25
  4034dc:	bl	402580 <sigemptyset@plt>
  4034e0:	str	wzr, [sp, #4664]
  4034e4:	mov	x4, #0x11b0                	// #4528
  4034e8:	mov	x2, x27
  4034ec:	add	x1, sp, x4
  4034f0:	mov	w0, #0x14                  	// #20
  4034f4:	bl	402680 <sigaction@plt>
  4034f8:	str	x19, [sp, #4528]
  4034fc:	mov	x0, x25
  403500:	bl	402580 <sigemptyset@plt>
  403504:	str	wzr, [sp, #4664]
  403508:	mov	x5, #0x11b0                	// #4528
  40350c:	mov	x2, x26
  403510:	add	x1, sp, x5
  403514:	mov	w0, #0x2                   	// #2
  403518:	bl	402680 <sigaction@plt>
  40351c:	adrp	x3, 41a000 <ferror@plt+0x175d0>
  403520:	mov	w2, #0x5                   	// #5
  403524:	adrp	x1, 407000 <ferror@plt+0x45d0>
  403528:	mov	x0, #0x0                   	// #0
  40352c:	ldr	x19, [x3, #952]
  403530:	add	x1, x1, #0xec8
  403534:	bl	4028e0 <dcgettext@plt>
  403538:	mov	x1, x0
  40353c:	mov	x0, x19
  403540:	bl	4029d0 <fprintf@plt>
  403544:	b	4032c8 <ferror@plt+0x898>
  403548:	ldrsb	w0, [x22]
  40354c:	mov	w1, #0x21                  	// #33
  403550:	cmp	w0, #0x2a
  403554:	ccmp	w0, w1, #0x4, ne  // ne = any
  403558:	cset	w24, eq  // eq = none
  40355c:	b	402f9c <ferror@plt+0x56c>
  403560:	add	x0, x21, #0x44
  403564:	mov	x11, #0x1210                	// #4624
  403568:	add	x3, sp, x11
  40356c:	mov	x12, #0x1210                	// #4624
  403570:	add	x5, sp, x12
  403574:	mov	w4, #0x5                   	// #5
  403578:	ldp	x6, x7, [x0]
  40357c:	stp	x6, x7, [x3, #-96]
  403580:	mov	x10, #0x11b0                	// #4528
  403584:	ldp	x6, x7, [x0, #16]
  403588:	stp	x6, x7, [x3, #-80]
  40358c:	ldr	w3, [sp, #4532]
  403590:	ldp	x6, x7, [x0, #32]
  403594:	stp	x6, x7, [x5, #-64]
  403598:	orr	w3, w3, w4
  40359c:	ldur	x4, [x21, #116]
  4035a0:	str	x4, [sp, #4576]
  4035a4:	add	x2, sp, x10
  4035a8:	mov	w1, #0x1                   	// #1
  4035ac:	ldr	w0, [x21, #124]
  4035b0:	str	w0, [sp, #4584]
  4035b4:	str	w3, [sp, #4532]
  4035b8:	ldr	w0, [x21, #36]
  4035bc:	bl	402890 <tcsetattr@plt>
  4035c0:	b	402fa4 <ferror@plt+0x574>
  4035c4:	mov	w0, #0x1                   	// #1
  4035c8:	str	w0, [sp, #96]
  4035cc:	b	4030ec <ferror@plt+0x6bc>
  4035d0:	bl	4029b0 <alarm@plt>
  4035d4:	b	4030c0 <ferror@plt+0x690>
  4035d8:	mov	w0, #0x1                   	// #1
  4035dc:	bl	4028a0 <isatty@plt>
  4035e0:	cbz	w0, 403600 <ferror@plt+0xbd0>
  4035e4:	mov	w0, #0x2                   	// #2
  4035e8:	bl	4028a0 <isatty@plt>
  4035ec:	cbnz	w0, 402ca8 <ferror@plt+0x278>
  4035f0:	mov	w1, #0x2                   	// #2
  4035f4:	mov	w0, #0x1                   	// #1
  4035f8:	bl	402920 <dup2@plt>
  4035fc:	b	402ca8 <ferror@plt+0x278>
  403600:	mov	w1, #0x0                   	// #0
  403604:	mov	w0, #0x1                   	// #1
  403608:	bl	402920 <dup2@plt>
  40360c:	b	4035e4 <ferror@plt+0xbb4>
  403610:	cmp	w19, #0x1
  403614:	b.ne	403ad8 <ferror@plt+0x10a8>  // b.any
  403618:	adrp	x4, 407000 <ferror@plt+0x45d0>
  40361c:	adrp	x3, 407000 <ferror@plt+0x45d0>
  403620:	add	x4, x4, #0xc10
  403624:	add	x3, x3, #0xc20
  403628:	stp	xzr, x4, [x20, #24]
  40362c:	adrp	x23, 407000 <ferror@plt+0x45d0>
  403630:	adrp	x27, 407000 <ferror@plt+0x45d0>
  403634:	add	x23, x23, #0xc28
  403638:	add	x27, x27, #0xc30
  40363c:	mov	x1, x23
  403640:	mov	x0, x27
  403644:	stp	x25, x26, [x20, #8]
  403648:	stp	x3, x26, [x20, #40]
  40364c:	bl	402500 <fopen@plt>
  403650:	mov	x22, x0
  403654:	cbz	x0, 403c68 <ferror@plt+0x1238>
  403658:	adrp	x21, 41e000 <__progname@@GLIBC_2.17+0x3c28>
  40365c:	adrp	x26, 407000 <ferror@plt+0x45d0>
  403660:	add	x21, x21, #0x7b0
  403664:	add	x26, x26, #0xc50
  403668:	mov	x2, x22
  40366c:	mov	x0, x21
  403670:	mov	w1, #0x4000                	// #16384
  403674:	bl	4029e0 <fgets@plt>
  403678:	str	x0, [sp, #4528]
  40367c:	mov	x28, x0
  403680:	cbz	x0, 403730 <ferror@plt+0xd00>
  403684:	mov	x1, x26
  403688:	mov	x0, x21
  40368c:	mov	x2, #0x5                   	// #5
  403690:	bl	402590 <strncmp@plt>
  403694:	cbnz	w0, 403668 <ferror@plt+0xc38>
  403698:	add	x3, x28, #0x5
  40369c:	mov	x4, #0x11b0                	// #4528
  4036a0:	adrp	x26, 407000 <ferror@plt+0x45d0>
  4036a4:	add	x26, x26, #0xc58
  4036a8:	mov	x1, x26
  4036ac:	add	x0, sp, x4
  4036b0:	str	x3, [sp, #4528]
  4036b4:	bl	402700 <strsep@plt>
  4036b8:	cbz	x0, 4036c0 <ferror@plt+0xc90>
  4036bc:	str	x0, [x20, #16]
  4036c0:	mov	x30, #0x11b0                	// #4528
  4036c4:	mov	x1, x26
  4036c8:	add	x0, sp, x30
  4036cc:	bl	402700 <strsep@plt>
  4036d0:	mov	x1, x26
  4036d4:	mov	x0, #0x11b0                	// #4528
  4036d8:	add	x0, sp, x0
  4036dc:	bl	402700 <strsep@plt>
  4036e0:	mov	x2, #0x11b0                	// #4528
  4036e4:	mov	x1, x26
  4036e8:	add	x0, sp, x2
  4036ec:	bl	402700 <strsep@plt>
  4036f0:	cbz	x0, 4036f8 <ferror@plt+0xcc8>
  4036f4:	str	x0, [x20, #32]
  4036f8:	mov	x28, #0x11b0                	// #4528
  4036fc:	mov	x1, x26
  403700:	add	x0, sp, x28
  403704:	bl	402700 <strsep@plt>
  403708:	cbz	x0, 403710 <ferror@plt+0xce0>
  40370c:	str	x0, [x20, #40]
  403710:	adrp	x1, 407000 <ferror@plt+0x45d0>
  403714:	mov	x26, #0x11b0                	// #4528
  403718:	add	x1, x1, #0xee0
  40371c:	add	x0, sp, x26
  403720:	bl	402700 <strsep@plt>
  403724:	cbz	x0, 40372c <ferror@plt+0xcfc>
  403728:	str	x0, [x20, #48]
  40372c:	str	x21, [sp, #4528]
  403730:	mov	x0, x22
  403734:	bl	4024e0 <fclose@plt>
  403738:	ldr	x0, [sp, #4528]
  40373c:	cbz	x0, 403c1c <ferror@plt+0x11ec>
  403740:	ldr	x0, [x20, #16]
  403744:	bl	404658 <ferror@plt+0x1c28>
  403748:	cbnz	w0, 403808 <ferror@plt+0xdd8>
  40374c:	ldr	x2, [x20, #16]
  403750:	adrp	x26, 407000 <ferror@plt+0x45d0>
  403754:	add	x26, x26, #0xc78
  403758:	mov	x1, x23
  40375c:	mov	x0, x26
  403760:	strb	wzr, [x2]
  403764:	bl	402500 <fopen@plt>
  403768:	mov	x22, x0
  40376c:	cbz	x0, 403c68 <ferror@plt+0x1238>
  403770:	adrp	x23, 41a000 <ferror@plt+0x175d0>
  403774:	adrp	x27, 407000 <ferror@plt+0x45d0>
  403778:	add	x23, x23, #0x7b0
  40377c:	add	x27, x27, #0xc50
  403780:	mov	x2, x22
  403784:	mov	x0, x23
  403788:	mov	w1, #0x4000                	// #16384
  40378c:	bl	4029e0 <fgets@plt>
  403790:	str	x0, [sp, #4528]
  403794:	mov	x21, x0
  403798:	cbz	x0, 4037d4 <ferror@plt+0xda4>
  40379c:	mov	x1, x27
  4037a0:	mov	x0, x23
  4037a4:	mov	x2, #0x5                   	// #5
  4037a8:	bl	402590 <strncmp@plt>
  4037ac:	cbnz	w0, 403780 <ferror@plt+0xd50>
  4037b0:	add	x21, x21, #0x5
  4037b4:	adrp	x1, 407000 <ferror@plt+0x45d0>
  4037b8:	mov	x23, #0x11b0                	// #4528
  4037bc:	add	x1, x1, #0xc58
  4037c0:	add	x0, sp, x23
  4037c4:	str	x21, [sp, #4528]
  4037c8:	bl	402700 <strsep@plt>
  4037cc:	cbz	x0, 4037d4 <ferror@plt+0xda4>
  4037d0:	str	x0, [x20, #16]
  4037d4:	mov	x0, x22
  4037d8:	bl	4024e0 <fclose@plt>
  4037dc:	ldr	x0, [sp, #4528]
  4037e0:	cbz	x0, 403c90 <ferror@plt+0x1260>
  4037e4:	ldr	x0, [x20, #16]
  4037e8:	cbz	x0, 403800 <ferror@plt+0xdd0>
  4037ec:	ldrsb	w1, [x0]
  4037f0:	mov	w2, #0x21                  	// #33
  4037f4:	cmp	w1, #0x2a
  4037f8:	ccmp	w1, w2, #0x4, ne  // ne = any
  4037fc:	b.eq	403808 <ferror@plt+0xdd8>  // b.none
  403800:	bl	404658 <ferror@plt+0x1c28>
  403804:	cbz	w0, 403810 <ferror@plt+0xde0>
  403808:	add	x23, x20, #0x8
  40380c:	b	402ce0 <ferror@plt+0x2b0>
  403810:	mov	w2, #0x5                   	// #5
  403814:	adrp	x1, 407000 <ferror@plt+0x45d0>
  403818:	mov	x0, #0x0                   	// #0
  40381c:	add	x1, x1, #0xca0
  403820:	bl	4028e0 <dcgettext@plt>
  403824:	add	x23, x20, #0x8
  403828:	mov	x1, x26
  40382c:	bl	402870 <warnx@plt>
  403830:	ldr	x0, [x20, #16]
  403834:	strb	wzr, [x0]
  403838:	b	402ce0 <ferror@plt+0x2b0>
  40383c:	mov	x0, x21
  403840:	bl	404928 <ferror@plt+0x1ef8>
  403844:	adrp	x1, 407000 <ferror@plt+0x45d0>
  403848:	add	x1, x1, #0xf00
  40384c:	mov	w2, #0x5                   	// #5
  403850:	mov	x0, #0x0                   	// #0
  403854:	bl	4028e0 <dcgettext@plt>
  403858:	bl	402870 <warnx@plt>
  40385c:	b	4032d4 <ferror@plt+0x8a4>
  403860:	mov	x2, #0xb280                	// #45696
  403864:	add	x0, sp, #0x118
  403868:	movk	x2, #0xee6, lsl #16
  40386c:	mov	x1, #0x0                   	// #0
  403870:	stp	xzr, x2, [sp, #280]
  403874:	bl	4027a0 <nanosleep@plt>
  403878:	b	403154 <ferror@plt+0x724>
  40387c:	mov	w2, #0x1                   	// #1
  403880:	mov	w1, w2
  403884:	mov	w0, #0x7                   	// #7
  403888:	tst	w4, w1
  40388c:	lsl	w1, w1, #1
  403890:	cinc	w2, w2, ne  // ne = any
  403894:	subs	w0, w0, #0x1
  403898:	b.ne	403888 <ferror@plt+0xe58>  // b.any
  40389c:	ldr	w5, [x27, #12]
  4038a0:	and	w2, w2, #0x1
  4038a4:	mov	w1, #0x2                   	// #2
  4038a8:	sub	w2, w1, w2
  4038ac:	orr	w1, w2, w5
  4038b0:	mov	w0, w4
  4038b4:	str	w1, [x27, #12]
  4038b8:	b	40311c <ferror@plt+0x6ec>
  4038bc:	mov	w2, #0x5                   	// #5
  4038c0:	adrp	x1, 407000 <ferror@plt+0x45d0>
  4038c4:	mov	x0, #0x0                   	// #0
  4038c8:	add	x1, x1, #0xe08
  4038cc:	bl	4028e0 <dcgettext@plt>
  4038d0:	ldr	x1, [x23, #32]
  4038d4:	bl	402730 <warn@plt>
  4038d8:	adrp	x1, 407000 <ferror@plt+0x45d0>
  4038dc:	add	x1, x1, #0xe28
  4038e0:	mov	w2, #0x5                   	// #5
  4038e4:	mov	x0, #0x0                   	// #0
  4038e8:	bl	4028e0 <dcgettext@plt>
  4038ec:	bl	402980 <printf@plt>
  4038f0:	adrp	x0, 407000 <ferror@plt+0x45d0>
  4038f4:	add	x0, x0, #0xc20
  4038f8:	bl	402780 <chdir@plt>
  4038fc:	cbz	w0, 403308 <ferror@plt+0x8d8>
  403900:	adrp	x1, 407000 <ferror@plt+0x45d0>
  403904:	add	x1, x1, #0xe48
  403908:	mov	w2, #0x5                   	// #5
  40390c:	mov	x0, #0x0                   	// #0
  403910:	bl	4028e0 <dcgettext@plt>
  403914:	bl	402730 <warn@plt>
  403918:	b	403308 <ferror@plt+0x8d8>
  40391c:	adrp	x1, 407000 <ferror@plt+0x45d0>
  403920:	adrp	x0, 407000 <ferror@plt+0x45d0>
  403924:	add	x1, x1, #0xe98
  403928:	add	x0, x0, #0xea0
  40392c:	bl	4047f0 <ferror@plt+0x1dc0>
  403930:	b	4033b4 <ferror@plt+0x984>
  403934:	adrp	x1, 407000 <ferror@plt+0x45d0>
  403938:	add	x1, x1, #0xdf8
  40393c:	mov	w2, #0x5                   	// #5
  403940:	bl	4028e0 <dcgettext@plt>
  403944:	bl	402730 <warn@plt>
  403948:	b	4031b8 <ferror@plt+0x788>
  40394c:	mov	x0, x25
  403950:	bl	402620 <getspnam@plt>
  403954:	cbz	x0, 402ce0 <ferror@plt+0x2b0>
  403958:	ldr	x0, [x0, #8]
  40395c:	str	x0, [x23, #8]
  403960:	b	402ce0 <ferror@plt+0x2b0>
  403964:	mov	w1, #0xf                   	// #15
  403968:	add	w20, w20, #0x1
  40396c:	bl	402460 <kill@plt>
  403970:	ldr	x19, [x19]
  403974:	b	402f1c <ferror@plt+0x4ec>
  403978:	ldr	x4, [x20, #832]
  40397c:	add	x1, x20, #0x348
  403980:	mov	w2, #0x0                   	// #0
  403984:	str	w0, [x27, #4]
  403988:	mov	x0, x4
  40398c:	b	403998 <ferror@plt+0xf68>
  403990:	sub	x0, x0, #0x1
  403994:	mov	w2, #0x1                   	// #1
  403998:	cmp	x1, x0
  40399c:	b.cc	403990 <ferror@plt+0xf60>  // b.lo, b.ul, b.last
  4039a0:	cmp	x4, x1
  4039a4:	sub	x1, x1, x4
  4039a8:	csel	x1, x1, xzr, cs  // cs = hs, nlast
  4039ac:	add	x1, x4, x1
  4039b0:	cbz	w2, 403154 <ferror@plt+0x724>
  4039b4:	str	x1, [x20, #832]
  4039b8:	b	403154 <ferror@plt+0x724>
  4039bc:	ldr	x1, [x20, #832]
  4039c0:	add	x2, x20, #0x348
  4039c4:	sub	x2, x1, x2
  4039c8:	cmp	x2, #0x7e
  4039cc:	b.hi	403e24 <ferror@plt+0x13f4>  // b.pmore
  4039d0:	add	x2, x1, #0x1
  4039d4:	strb	w0, [x1]
  4039d8:	str	x2, [x20, #832]
  4039dc:	b	403154 <ferror@plt+0x724>
  4039e0:	mov	w0, #0x0                   	// #0
  4039e4:	bl	402360 <getsid@plt>
  4039e8:	cmp	w27, w0
  4039ec:	b.eq	403a04 <ferror@plt+0xfd4>  // b.none
  4039f0:	mov	w0, #0x0                   	// #0
  4039f4:	bl	4023c0 <getpgid@plt>
  4039f8:	cmp	w27, w0
  4039fc:	b.eq	403a84 <ferror@plt+0x1054>  // b.none
  403a00:	bl	4028d0 <setsid@plt>
  403a04:	mov	x13, #0x11b0                	// #4528
  403a08:	add	x0, sp, x13
  403a0c:	mov	x26, #0x1                   	// #1
  403a10:	add	x0, x0, #0x8
  403a14:	str	x26, [sp, #4528]
  403a18:	bl	402580 <sigemptyset@plt>
  403a1c:	mov	x14, #0x11b0                	// #4528
  403a20:	mov	w0, w26
  403a24:	add	x2, x20, #0x208
  403a28:	add	x1, sp, x14
  403a2c:	str	wzr, [sp, #4664]
  403a30:	bl	402680 <sigaction@plt>
  403a34:	cmp	w28, #0x0
  403a38:	b.le	403a4c <ferror@plt+0x101c>
  403a3c:	mov	x2, x26
  403a40:	mov	x1, #0x5422                	// #21538
  403a44:	mov	w0, #0x0                   	// #0
  403a48:	bl	402a00 <ioctl@plt>
  403a4c:	add	x1, x20, #0x208
  403a50:	mov	x2, #0x0                   	// #0
  403a54:	mov	w0, #0x1                   	// #1
  403a58:	bl	402680 <sigaction@plt>
  403a5c:	cmp	w24, #0x0
  403a60:	b.gt	403c3c <ferror@plt+0x120c>
  403a64:	mov	x2, #0x1                   	// #1
  403a68:	mov	w0, w24
  403a6c:	mov	x1, #0x540e                	// #21518
  403a70:	bl	402a00 <ioctl@plt>
  403a74:	mov	w1, w22
  403a78:	mov	w0, w24
  403a7c:	bl	4023a0 <tcsetpgrp@plt>
  403a80:	b	402e1c <ferror@plt+0x3ec>
  403a84:	bl	402560 <getppid@plt>
  403a88:	bl	4023c0 <getpgid@plt>
  403a8c:	mov	w1, w0
  403a90:	mov	w0, #0x0                   	// #0
  403a94:	bl	402770 <setpgid@plt>
  403a98:	b	403a00 <ferror@plt+0xfd0>
  403a9c:	mov	w0, #0x2f                  	// #47
  403aa0:	strh	w0, [sp, #4528]
  403aa4:	b	403378 <ferror@plt+0x948>
  403aa8:	adrp	x0, 407000 <ferror@plt+0x45d0>
  403aac:	add	x0, x0, #0xe78
  403ab0:	bl	4029a0 <getenv@plt>
  403ab4:	mov	x19, x0
  403ab8:	cbnz	x0, 40331c <ferror@plt+0x8ec>
  403abc:	ldr	x19, [x23, #40]
  403ac0:	adrp	x22, 407000 <ferror@plt+0x45d0>
  403ac4:	add	x22, x22, #0x968
  403ac8:	ldrsb	w0, [x19]
  403acc:	cbnz	w0, 403324 <ferror@plt+0x8f4>
  403ad0:	mov	x19, x22
  403ad4:	b	403324 <ferror@plt+0x8f4>
  403ad8:	adrp	x1, 407000 <ferror@plt+0x45d0>
  403adc:	add	x1, x1, #0xf40
  403ae0:	mov	w2, #0x5                   	// #5
  403ae4:	bl	4028e0 <dcgettext@plt>
  403ae8:	bl	402870 <warnx@plt>
  403aec:	mov	w0, #0x2                   	// #2
  403af0:	bl	4025f0 <sleep@plt>
  403af4:	mov	w0, #0x1                   	// #1
  403af8:	mov	x12, #0x21b0                	// #8624
  403afc:	ldp	x29, x30, [sp]
  403b00:	ldp	x19, x20, [sp, #16]
  403b04:	ldp	x21, x22, [sp, #32]
  403b08:	ldp	x23, x24, [sp, #48]
  403b0c:	ldp	x25, x26, [sp, #64]
  403b10:	ldp	x27, x28, [sp, #80]
  403b14:	add	sp, sp, x12
  403b18:	ret
  403b1c:	add	x23, sp, #0x1b0
  403b20:	mov	w19, #0xffffffff            	// #-1
  403b24:	mov	x0, x23
  403b28:	bl	402580 <sigemptyset@plt>
  403b2c:	mov	x0, x23
  403b30:	mov	w1, #0x11                  	// #17
  403b34:	bl	402950 <sigaddset@plt>
  403b38:	cbz	w20, 403b90 <ferror@plt+0x1160>
  403b3c:	add	x2, sp, #0x98
  403b40:	mov	w3, #0x5                   	// #5
  403b44:	mov	w1, #0x0                   	// #0
  403b48:	mov	w0, #0x0                   	// #0
  403b4c:	str	wzr, [sp, #168]
  403b50:	bl	402630 <waitid@plt>
  403b54:	cmp	w0, #0x0
  403b58:	b.lt	403bc4 <ferror@plt+0x1194>  // b.tstop
  403b5c:	b.ne	403b6c <ferror@plt+0x113c>  // b.any
  403b60:	ldr	w2, [sp, #168]
  403b64:	cmp	w2, #0x0
  403b68:	b.gt	403be0 <ferror@plt+0x11b0>
  403b6c:	add	x2, sp, #0x88
  403b70:	mov	x0, x23
  403b74:	mov	x1, #0x0                   	// #0
  403b78:	bl	402410 <sigtimedwait@plt>
  403b7c:	tbz	w0, #31, 403b38 <ferror@plt+0x1108>
  403b80:	bl	402990 <__errno_location@plt>
  403b84:	ldr	w0, [x0]
  403b88:	cmp	w0, #0xb
  403b8c:	b.ne	403b38 <ferror@plt+0x1108>  // b.any
  403b90:	mov	x0, #0x11b0                	// #4528
  403b94:	add	x0, sp, x0
  403b98:	add	x0, x0, #0x8
  403b9c:	str	xzr, [sp, #4528]
  403ba0:	bl	402580 <sigemptyset@plt>
  403ba4:	str	wzr, [sp, #4664]
  403ba8:	mov	x1, #0x11b0                	// #4528
  403bac:	mov	x2, #0x0                   	// #0
  403bb0:	add	x1, sp, x1
  403bb4:	mov	w0, #0x11                  	// #17
  403bb8:	bl	402680 <sigaction@plt>
  403bbc:	mov	w0, #0x0                   	// #0
  403bc0:	b	403af8 <ferror@plt+0x10c8>
  403bc4:	bl	402990 <__errno_location@plt>
  403bc8:	ldr	w0, [x0]
  403bcc:	cmp	w0, #0xa
  403bd0:	b.eq	403b90 <ferror@plt+0x1160>  // b.none
  403bd4:	cmp	w0, #0x4
  403bd8:	b.ne	403b6c <ferror@plt+0x113c>  // b.any
  403bdc:	b	403b38 <ferror@plt+0x1108>
  403be0:	ldr	x0, [sp, #120]
  403be4:	cmp	x0, x24
  403be8:	b.eq	403b38 <ferror@plt+0x1108>  // b.none
  403bec:	ldr	w1, [x0, #36]
  403bf0:	tbnz	w1, #31, 403c04 <ferror@plt+0x11d4>
  403bf4:	ldr	w1, [x0, #44]
  403bf8:	cmp	w1, #0x0
  403bfc:	ccmp	w2, w1, #0x0, ge  // ge = tcont
  403c00:	b.eq	403c0c <ferror@plt+0x11dc>  // b.none
  403c04:	ldr	x0, [x0]
  403c08:	b	403be4 <ferror@plt+0x11b4>
  403c0c:	sub	w20, w20, #0x1
  403c10:	str	w19, [x0, #44]
  403c14:	ldr	x0, [x0]
  403c18:	b	403be4 <ferror@plt+0x11b4>
  403c1c:	mov	w2, #0x5                   	// #5
  403c20:	adrp	x1, 407000 <ferror@plt+0x45d0>
  403c24:	add	x1, x1, #0xc60
  403c28:	bl	4028e0 <dcgettext@plt>
  403c2c:	mov	x1, x27
  403c30:	add	x23, x20, #0x8
  403c34:	bl	402870 <warnx@plt>
  403c38:	b	402ce0 <ferror@plt+0x2b0>
  403c3c:	mov	w0, #0x0                   	// #0
  403c40:	bl	402670 <close@plt>
  403c44:	cmp	w24, #0x1
  403c48:	b.eq	403a64 <ferror@plt+0x1034>  // b.none
  403c4c:	mov	w0, #0x1                   	// #1
  403c50:	bl	402670 <close@plt>
  403c54:	cmp	w24, #0x2
  403c58:	b.eq	403a64 <ferror@plt+0x1034>  // b.none
  403c5c:	mov	w0, #0x2                   	// #2
  403c60:	bl	402670 <close@plt>
  403c64:	b	403a64 <ferror@plt+0x1034>
  403c68:	mov	w2, #0x5                   	// #5
  403c6c:	adrp	x1, 407000 <ferror@plt+0x45d0>
  403c70:	add	x1, x1, #0xc40
  403c74:	bl	4028e0 <dcgettext@plt>
  403c78:	mov	x1, x27
  403c7c:	add	x23, x20, #0x8
  403c80:	bl	402730 <warn@plt>
  403c84:	b	402ce0 <ferror@plt+0x2b0>
  403c88:	mov	x21, x24
  403c8c:	b	402dd8 <ferror@plt+0x3a8>
  403c90:	mov	w2, #0x5                   	// #5
  403c94:	adrp	x1, 407000 <ferror@plt+0x45d0>
  403c98:	add	x1, x1, #0xc88
  403c9c:	bl	4028e0 <dcgettext@plt>
  403ca0:	mov	x1, x26
  403ca4:	bl	402870 <warnx@plt>
  403ca8:	ldr	x0, [x20, #16]
  403cac:	strb	wzr, [x0]
  403cb0:	b	4037e4 <ferror@plt+0xdb4>
  403cb4:	cmp	w2, #0x16
  403cb8:	b.hi	403cd4 <ferror@plt+0x12a4>  // b.pmore
  403cbc:	mov	x0, #0x1                   	// #1
  403cc0:	mov	x1, #0x2d                  	// #45
  403cc4:	movk	x1, #0x40, lsl #16
  403cc8:	lsl	x0, x0, x2
  403ccc:	tst	x0, x1
  403cd0:	b.ne	403294 <ferror@plt+0x864>  // b.any
  403cd4:	mov	w2, #0x5                   	// #5
  403cd8:	adrp	x1, 407000 <ferror@plt+0x45d0>
  403cdc:	mov	x0, #0x0                   	// #0
  403ce0:	add	x1, x1, #0xdc0
  403ce4:	bl	4028e0 <dcgettext@plt>
  403ce8:	ldr	x1, [x21, #16]
  403cec:	bl	402730 <warn@plt>
  403cf0:	b	403294 <ferror@plt+0x864>
  403cf4:	adrp	x3, 41a000 <ferror@plt+0x175d0>
  403cf8:	mov	w2, #0x5                   	// #5
  403cfc:	adrp	x1, 407000 <ferror@plt+0x45d0>
  403d00:	mov	x0, #0x0                   	// #0
  403d04:	ldr	x19, [x3, #976]
  403d08:	add	x1, x1, #0x9f8
  403d0c:	bl	4028e0 <dcgettext@plt>
  403d10:	mov	x1, x19
  403d14:	bl	402370 <fputs@plt>
  403d18:	mov	w2, #0x5                   	// #5
  403d1c:	adrp	x1, 407000 <ferror@plt+0x45d0>
  403d20:	mov	x0, #0x0                   	// #0
  403d24:	add	x1, x1, #0xa08
  403d28:	bl	4028e0 <dcgettext@plt>
  403d2c:	mov	x1, x0
  403d30:	adrp	x2, 41a000 <ferror@plt+0x175d0>
  403d34:	mov	x0, x19
  403d38:	ldr	x2, [x2, #984]
  403d3c:	bl	4029d0 <fprintf@plt>
  403d40:	mov	x1, x19
  403d44:	mov	w0, #0xa                   	// #10
  403d48:	bl	402450 <fputc@plt>
  403d4c:	mov	w2, #0x5                   	// #5
  403d50:	adrp	x1, 407000 <ferror@plt+0x45d0>
  403d54:	mov	x0, #0x0                   	// #0
  403d58:	add	x1, x1, #0xa28
  403d5c:	bl	4028e0 <dcgettext@plt>
  403d60:	mov	x1, x19
  403d64:	bl	402370 <fputs@plt>
  403d68:	mov	w2, #0x5                   	// #5
  403d6c:	adrp	x1, 407000 <ferror@plt+0x45d0>
  403d70:	mov	x0, #0x0                   	// #0
  403d74:	add	x1, x1, #0xa40
  403d78:	bl	4028e0 <dcgettext@plt>
  403d7c:	mov	x1, x19
  403d80:	bl	402370 <fputs@plt>
  403d84:	mov	w2, #0x5                   	// #5
  403d88:	adrp	x1, 407000 <ferror@plt+0x45d0>
  403d8c:	mov	x0, #0x0                   	// #0
  403d90:	add	x1, x1, #0xa50
  403d94:	bl	4028e0 <dcgettext@plt>
  403d98:	mov	x1, x19
  403d9c:	bl	402370 <fputs@plt>
  403da0:	mov	x1, x19
  403da4:	mov	w0, #0xa                   	// #10
  403da8:	bl	402450 <fputc@plt>
  403dac:	mov	w2, #0x5                   	// #5
  403db0:	adrp	x1, 407000 <ferror@plt+0x45d0>
  403db4:	mov	x0, #0x0                   	// #0
  403db8:	add	x1, x1, #0xb20
  403dbc:	bl	4028e0 <dcgettext@plt>
  403dc0:	mov	x19, x0
  403dc4:	mov	w2, #0x5                   	// #5
  403dc8:	adrp	x1, 407000 <ferror@plt+0x45d0>
  403dcc:	mov	x0, #0x0                   	// #0
  403dd0:	add	x1, x1, #0xb38
  403dd4:	bl	4028e0 <dcgettext@plt>
  403dd8:	mov	x4, x0
  403ddc:	adrp	x3, 407000 <ferror@plt+0x45d0>
  403de0:	add	x3, x3, #0xb48
  403de4:	mov	x2, x19
  403de8:	adrp	x1, 407000 <ferror@plt+0x45d0>
  403dec:	adrp	x0, 407000 <ferror@plt+0x45d0>
  403df0:	add	x1, x1, #0xb58
  403df4:	add	x0, x0, #0xb68
  403df8:	bl	402980 <printf@plt>
  403dfc:	mov	w2, #0x5                   	// #5
  403e00:	adrp	x1, 407000 <ferror@plt+0x45d0>
  403e04:	mov	x0, #0x0                   	// #0
  403e08:	add	x1, x1, #0xb80
  403e0c:	bl	4028e0 <dcgettext@plt>
  403e10:	adrp	x1, 407000 <ferror@plt+0x45d0>
  403e14:	add	x1, x1, #0xba0
  403e18:	bl	402980 <printf@plt>
  403e1c:	mov	w0, #0x0                   	// #0
  403e20:	bl	402380 <exit@plt>
  403e24:	adrp	x0, 41a000 <ferror@plt+0x175d0>
  403e28:	adrp	x1, 407000 <ferror@plt+0x45d0>
  403e2c:	ldr	x2, [x21, #16]
  403e30:	add	x1, x1, #0xdd0
  403e34:	ldr	x0, [x0, #952]
  403e38:	bl	4029d0 <fprintf@plt>
  403e3c:	b	403294 <ferror@plt+0x864>
  403e40:	mov	w2, #0x5                   	// #5
  403e44:	adrp	x1, 407000 <ferror@plt+0x45d0>
  403e48:	mov	x0, #0x0                   	// #0
  403e4c:	add	x1, x1, #0xf20
  403e50:	bl	4028e0 <dcgettext@plt>
  403e54:	mov	x1, x0
  403e58:	mov	w0, #0x1                   	// #1
  403e5c:	bl	402940 <errx@plt>
  403e60:	bl	402990 <__errno_location@plt>
  403e64:	ldr	w1, [x0]
  403e68:	cbnz	w1, 403e74 <ferror@plt+0x1444>
  403e6c:	mov	w1, #0x2                   	// #2
  403e70:	str	w1, [x0]
  403e74:	mov	w2, #0x5                   	// #5
  403e78:	adrp	x1, 407000 <ferror@plt+0x45d0>
  403e7c:	mov	x0, #0x0                   	// #0
  403e80:	add	x1, x1, #0xbe8
  403e84:	bl	4028e0 <dcgettext@plt>
  403e88:	mov	x1, x0
  403e8c:	mov	w0, #0x1                   	// #1
  403e90:	bl	4029f0 <err@plt>
  403e94:	mov	w0, #0x1                   	// #1
  403e98:	bl	402380 <exit@plt>
  403e9c:	mov	x2, x28
  403ea0:	mov	w0, w26
  403ea4:	mov	w1, #0x2                   	// #2
  403ea8:	bl	402890 <tcsetattr@plt>
  403eac:	b	40316c <ferror@plt+0x73c>
  403eb0:	mov	w2, #0x5                   	// #5
  403eb4:	adrp	x1, 407000 <ferror@plt+0x45d0>
  403eb8:	mov	x0, #0x0                   	// #0
  403ebc:	add	x1, x1, #0xbb8
  403ec0:	bl	4028e0 <dcgettext@plt>
  403ec4:	mov	x1, x0
  403ec8:	mov	w0, #0x1                   	// #1
  403ecc:	bl	402940 <errx@plt>
  403ed0:	mov	x12, #0x10c0                	// #4288
  403ed4:	sub	sp, sp, x12
  403ed8:	adrp	x2, 422000 <__progname@@GLIBC_2.17+0x7c28>
  403edc:	stp	x29, x30, [sp]
  403ee0:	mov	x29, sp
  403ee4:	stp	x21, x22, [sp, #32]
  403ee8:	mov	x22, x1
  403eec:	ldr	w1, [x2, #1968]
  403ef0:	lsr	x21, x22, #12
  403ef4:	stp	x19, x20, [sp, #16]
  403ef8:	lsr	x19, x22, #32
  403efc:	mov	x20, x0
  403f00:	and	w19, w19, #0xfffff000
  403f04:	ubfx	w0, w22, #8, #12
  403f08:	bfxil	w21, w22, #0, #8
  403f0c:	orr	w19, w19, w0
  403f10:	cbnz	w1, 404018 <ferror@plt+0x15e8>
  403f14:	mov	w4, w21
  403f18:	mov	w3, w19
  403f1c:	adrp	x2, 408000 <ferror@plt+0x55d0>
  403f20:	add	x2, x2, #0x78
  403f24:	mov	x1, #0x1000                	// #4096
  403f28:	add	x0, sp, #0xc0
  403f2c:	bl	402490 <snprintf@plt>
  403f30:	add	x0, sp, #0xc0
  403f34:	mov	x1, #0x0                   	// #0
  403f38:	bl	4028f0 <realpath@plt>
  403f3c:	cbz	x0, 403f58 <ferror@plt+0x1528>
  403f40:	mov	x12, #0x10c0                	// #4288
  403f44:	ldp	x29, x30, [sp]
  403f48:	ldp	x19, x20, [sp, #16]
  403f4c:	ldp	x21, x22, [sp, #32]
  403f50:	add	sp, sp, x12
  403f54:	ret
  403f58:	str	x23, [sp, #48]
  403f5c:	adrp	x23, 408000 <ferror@plt+0x55d0>
  403f60:	add	x23, x23, #0x88
  403f64:	mov	x0, x20
  403f68:	bl	402850 <dirfd@plt>
  403f6c:	mov	w21, w0
  403f70:	mov	x0, x20
  403f74:	bl	402750 <rewinddir@plt>
  403f78:	mov	x0, x20
  403f7c:	bl	402640 <readdir@plt>
  403f80:	mov	w5, #0xfd                  	// #253
  403f84:	cbz	x0, 403ffc <ferror@plt+0x15cc>
  403f88:	ldrb	w6, [x0, #18]
  403f8c:	add	x19, x0, #0x13
  403f90:	add	x3, sp, #0x40
  403f94:	mov	x2, x19
  403f98:	mov	w1, w21
  403f9c:	tst	w6, w5
  403fa0:	mov	w4, #0x0                   	// #0
  403fa4:	mov	w0, #0x0                   	// #0
  403fa8:	b.ne	403f78 <ferror@plt+0x1548>  // b.any
  403fac:	bl	402a20 <__fxstatat@plt>
  403fb0:	tbnz	w0, #31, 403f78 <ferror@plt+0x1548>
  403fb4:	ldr	w0, [sp, #80]
  403fb8:	and	w0, w0, #0xf000
  403fbc:	cmp	w0, #0x2, lsl #12
  403fc0:	b.ne	403f78 <ferror@plt+0x1548>  // b.any
  403fc4:	ldr	x0, [sp, #96]
  403fc8:	cmp	x0, x22
  403fcc:	b.ne	403f78 <ferror@plt+0x1548>  // b.any
  403fd0:	mov	x3, x19
  403fd4:	mov	x2, x23
  403fd8:	add	x0, sp, #0xc0
  403fdc:	mov	x1, #0x1000                	// #4096
  403fe0:	bl	402490 <snprintf@plt>
  403fe4:	cmp	w0, #0xfff
  403fe8:	b.hi	403f78 <ferror@plt+0x1548>  // b.pmore
  403fec:	add	x0, sp, #0xc0
  403ff0:	mov	x1, #0x0                   	// #0
  403ff4:	bl	4028f0 <realpath@plt>
  403ff8:	cbz	x0, 403f78 <ferror@plt+0x1548>
  403ffc:	mov	x12, #0x10c0                	// #4288
  404000:	ldp	x29, x30, [sp]
  404004:	ldp	x19, x20, [sp, #16]
  404008:	ldp	x21, x22, [sp, #32]
  40400c:	ldr	x23, [sp, #48]
  404010:	add	sp, sp, x12
  404014:	ret
  404018:	adrp	x1, 41a000 <ferror@plt+0x175d0>
  40401c:	mov	x2, #0x10                  	// #16
  404020:	adrp	x0, 408000 <ferror@plt+0x55d0>
  404024:	add	x0, x0, #0x48
  404028:	ldr	x3, [x1, #952]
  40402c:	mov	x1, #0x1                   	// #1
  404030:	bl	402800 <fwrite@plt>
  404034:	mov	w2, w21
  404038:	mov	w1, w19
  40403c:	adrp	x0, 408000 <ferror@plt+0x55d0>
  404040:	add	x0, x0, #0x60
  404044:	bl	404af0 <ferror@plt+0x20c0>
  404048:	b	403f14 <ferror@plt+0x14e4>
  40404c:	nop
  404050:	stp	x29, x30, [sp, #-80]!
  404054:	adrp	x2, 422000 <__progname@@GLIBC_2.17+0x7c28>
  404058:	mov	x29, sp
  40405c:	stp	x19, x20, [sp, #16]
  404060:	mov	x20, x0
  404064:	ldr	w0, [x2, #1968]
  404068:	stp	x21, x22, [sp, #32]
  40406c:	str	x23, [sp, #48]
  404070:	mov	x23, x1
  404074:	cbnz	w0, 404158 <ferror@plt+0x1728>
  404078:	ldr	x0, [x20]
  40407c:	mov	x22, #0x0                   	// #0
  404080:	cmp	x20, x0
  404084:	b.eq	404094 <ferror@plt+0x1664>  // b.none
  404088:	ldr	x22, [x20, #8]
  40408c:	cmp	x22, x20
  404090:	csel	x22, x22, xzr, ne  // ne = any
  404094:	mov	x0, x23
  404098:	bl	402350 <strlen@plt>
  40409c:	mov	x1, #0x8                   	// #8
  4040a0:	add	x2, x0, #0x81
  4040a4:	add	x0, sp, #0x48
  4040a8:	bl	402600 <posix_memalign@plt>
  4040ac:	mov	w21, w0
  4040b0:	cbz	w0, 4040d0 <ferror@plt+0x16a0>
  4040b4:	mov	w21, #0xfffffff4            	// #-12
  4040b8:	mov	w0, w21
  4040bc:	ldp	x19, x20, [sp, #16]
  4040c0:	ldp	x21, x22, [sp, #32]
  4040c4:	ldr	x23, [sp, #48]
  4040c8:	ldp	x29, x30, [sp], #80
  4040cc:	ret
  4040d0:	ldr	x19, [sp, #72]
  4040d4:	mov	x4, #0x7f                  	// #127
  4040d8:	ldr	x2, [x20, #8]
  4040dc:	movk	x4, #0x15, lsl #32
  4040e0:	mov	x3, #0x12                  	// #18
  4040e4:	stp	x20, x2, [x19]
  4040e8:	add	x0, x19, #0x80
  4040ec:	str	x19, [x20, #8]
  4040f0:	mov	x1, x23
  4040f4:	stp	x4, x3, [x19, #48]
  4040f8:	str	wzr, [x19, #64]
  4040fc:	str	x19, [x2]
  404100:	str	x0, [x19, #16]
  404104:	bl	402840 <strcpy@plt>
  404108:	mov	x1, #0xffffffff00000000    	// #-4294967296
  40410c:	stp	xzr, x1, [x19, #24]
  404110:	mov	w0, #0x0                   	// #0
  404114:	cbz	x22, 404120 <ferror@plt+0x16f0>
  404118:	ldr	w0, [x22, #40]
  40411c:	add	w0, w0, #0x1
  404120:	add	x1, x19, #0x44
  404124:	mov	w2, #0xffffffff            	// #-1
  404128:	stp	w0, w2, [x19, #40]
  40412c:	mov	w0, w21
  404130:	stp	xzr, xzr, [x1]
  404134:	stp	xzr, xzr, [x1, #16]
  404138:	stp	xzr, xzr, [x1, #32]
  40413c:	stur	xzr, [x19, #116]
  404140:	str	wzr, [x19, #124]
  404144:	ldp	x19, x20, [sp, #16]
  404148:	ldp	x21, x22, [sp, #32]
  40414c:	ldr	x23, [sp, #48]
  404150:	ldp	x29, x30, [sp], #80
  404154:	ret
  404158:	adrp	x3, 41a000 <ferror@plt+0x175d0>
  40415c:	mov	x2, #0x10                  	// #16
  404160:	mov	x1, #0x1                   	// #1
  404164:	adrp	x0, 408000 <ferror@plt+0x55d0>
  404168:	ldr	x3, [x3, #952]
  40416c:	add	x0, x0, #0x48
  404170:	bl	402800 <fwrite@plt>
  404174:	mov	x1, x23
  404178:	adrp	x0, 408000 <ferror@plt+0x55d0>
  40417c:	add	x0, x0, #0xc8
  404180:	bl	404af0 <ferror@plt+0x20c0>
  404184:	b	404078 <ferror@plt+0x1648>
  404188:	mov	x29, #0x0                   	// #0
  40418c:	mov	x30, #0x0                   	// #0
  404190:	mov	x5, x0
  404194:	ldr	x1, [sp]
  404198:	add	x2, sp, #0x8
  40419c:	mov	x6, sp
  4041a0:	movz	x0, #0x0, lsl #48
  4041a4:	movk	x0, #0x0, lsl #32
  4041a8:	movk	x0, #0x40, lsl #16
  4041ac:	movk	x0, #0x2a40
  4041b0:	movz	x3, #0x0, lsl #48
  4041b4:	movk	x3, #0x0, lsl #32
  4041b8:	movk	x3, #0x40, lsl #16
  4041bc:	movk	x3, #0x77f0
  4041c0:	movz	x4, #0x0, lsl #48
  4041c4:	movk	x4, #0x0, lsl #32
  4041c8:	movk	x4, #0x40, lsl #16
  4041cc:	movk	x4, #0x7870
  4041d0:	bl	4025b0 <__libc_start_main@plt>
  4041d4:	bl	4026d0 <abort@plt>
  4041d8:	adrp	x0, 419000 <ferror@plt+0x165d0>
  4041dc:	ldr	x0, [x0, #4064]
  4041e0:	cbz	x0, 4041e8 <ferror@plt+0x17b8>
  4041e4:	b	4026b0 <__gmon_start__@plt>
  4041e8:	ret
  4041ec:	nop
  4041f0:	adrp	x0, 41a000 <ferror@plt+0x175d0>
  4041f4:	add	x0, x0, #0x3b8
  4041f8:	adrp	x1, 41a000 <ferror@plt+0x175d0>
  4041fc:	add	x1, x1, #0x3b8
  404200:	cmp	x1, x0
  404204:	b.eq	40421c <ferror@plt+0x17ec>  // b.none
  404208:	adrp	x1, 407000 <ferror@plt+0x45d0>
  40420c:	ldr	x1, [x1, #2208]
  404210:	cbz	x1, 40421c <ferror@plt+0x17ec>
  404214:	mov	x16, x1
  404218:	br	x16
  40421c:	ret
  404220:	adrp	x0, 41a000 <ferror@plt+0x175d0>
  404224:	add	x0, x0, #0x3b8
  404228:	adrp	x1, 41a000 <ferror@plt+0x175d0>
  40422c:	add	x1, x1, #0x3b8
  404230:	sub	x1, x1, x0
  404234:	lsr	x2, x1, #63
  404238:	add	x1, x2, x1, asr #3
  40423c:	cmp	xzr, x1, asr #1
  404240:	asr	x1, x1, #1
  404244:	b.eq	40425c <ferror@plt+0x182c>  // b.none
  404248:	adrp	x2, 407000 <ferror@plt+0x45d0>
  40424c:	ldr	x2, [x2, #2216]
  404250:	cbz	x2, 40425c <ferror@plt+0x182c>
  404254:	mov	x16, x2
  404258:	br	x16
  40425c:	ret
  404260:	stp	x29, x30, [sp, #-32]!
  404264:	mov	x29, sp
  404268:	str	x19, [sp, #16]
  40426c:	adrp	x19, 41a000 <ferror@plt+0x175d0>
  404270:	ldrb	w0, [x19, #992]
  404274:	cbnz	w0, 404284 <ferror@plt+0x1854>
  404278:	bl	4041f0 <ferror@plt+0x17c0>
  40427c:	mov	w0, #0x1                   	// #1
  404280:	strb	w0, [x19, #992]
  404284:	ldr	x19, [sp, #16]
  404288:	ldp	x29, x30, [sp], #32
  40428c:	ret
  404290:	b	404220 <ferror@plt+0x17f0>
  404294:	nop
  404298:	adrp	x1, 41a000 <ferror@plt+0x175d0>
  40429c:	ldr	w0, [x1, #1000]
  4042a0:	add	w0, w0, #0x1
  4042a4:	str	w0, [x1, #1000]
  4042a8:	ret
  4042ac:	nop
  4042b0:	adrp	x0, 41a000 <ferror@plt+0x175d0>
  4042b4:	add	x0, x0, #0x3e8
  4042b8:	ldr	w1, [x0, #4]
  4042bc:	add	w1, w1, #0x1
  4042c0:	str	w1, [x0, #4]
  4042c4:	ret
  4042c8:	stp	x29, x30, [sp, #-144]!
  4042cc:	mov	x29, sp
  4042d0:	str	x23, [sp, #48]
  4042d4:	mov	x23, x0
  4042d8:	mov	w0, #0x50                  	// #80
  4042dc:	stp	x19, x20, [sp, #16]
  4042e0:	add	x19, sp, #0x50
  4042e4:	stp	x21, x22, [sp, #32]
  4042e8:	add	x22, x23, #0x44
  4042ec:	ldr	w21, [x23, #36]
  4042f0:	str	wzr, [sp, #68]
  4042f4:	bl	407510 <ferror@plt+0x4ae0>
  4042f8:	cbnz	w0, 4044a0 <ferror@plt+0x1a70>
  4042fc:	mov	x2, x19
  404300:	mov	x1, #0x5457                	// #21591
  404304:	mov	w0, w21
  404308:	stp	xzr, xzr, [sp, #80]
  40430c:	stp	xzr, xzr, [sp, #96]
  404310:	stp	xzr, xzr, [sp, #112]
  404314:	str	xzr, [sp, #128]
  404318:	str	wzr, [sp, #136]
  40431c:	bl	402a00 <ioctl@plt>
  404320:	bl	402990 <__errno_location@plt>
  404324:	mov	x19, x0
  404328:	mov	x1, x22
  40432c:	mov	w0, w21
  404330:	str	wzr, [x19]
  404334:	bl	4024c0 <tcgetattr@plt>
  404338:	tbnz	w0, #31, 404508 <ferror@plt+0x1ad8>
  40433c:	add	x2, sp, #0x44
  404340:	mov	w0, w21
  404344:	mov	x1, #0x4b44                	// #19268
  404348:	bl	402a00 <ioctl@plt>
  40434c:	tbnz	w0, #31, 40455c <ferror@plt+0x1b2c>
  404350:	ldr	w0, [sp, #68]
  404354:	cmp	w0, #0x3
  404358:	b.eq	40443c <ferror@plt+0x1a0c>  // b.none
  40435c:	adrp	x1, 407000 <ferror@plt+0x45d0>
  404360:	mov	w0, #0x0                   	// #0
  404364:	add	x1, x1, #0x8c8
  404368:	bl	402a10 <setlocale@plt>
  40436c:	ldp	w3, w2, [x22, #4]
  404370:	mov	w1, #0xffffa51e            	// #-23266
  404374:	ldr	w0, [x23, #68]
  404378:	mov	w4, #0xffff0005            	// #-65531
  40437c:	and	w3, w3, w4
  404380:	mov	w4, #0xffffea30            	// #-5584
  404384:	and	w0, w0, w1
  404388:	ldr	w1, [x22, #12]
  40438c:	mov	w5, #0x2502                	// #9474
  404390:	and	w2, w2, #0xfffffcff
  404394:	and	w1, w1, w4
  404398:	mov	w4, #0x8a3b                	// #35387
  40439c:	orr	w0, w0, w5
  4043a0:	orr	w1, w1, w4
  4043a4:	mov	w5, #0x5                   	// #5
  4043a8:	mov	w4, #0x4bf                 	// #1215
  4043ac:	orr	w3, w3, w5
  4043b0:	orr	w2, w2, w4
  4043b4:	stp	w3, w2, [x22, #4]
  4043b8:	str	w1, [x22, #12]
  4043bc:	mov	x2, #0x1c03                	// #7171
  4043c0:	mov	x1, #0x1311                	// #4881
  4043c4:	movk	x2, #0x157f, lsl #16
  4043c8:	movk	x1, #0x1a, lsl #16
  4043cc:	movk	x2, #0x4, lsl #32
  4043d0:	movk	x1, #0xf12, lsl #32
  4043d4:	movk	x2, #0x1, lsl #48
  4043d8:	movk	x1, #0x1617, lsl #48
  4043dc:	str	w0, [x23, #68]
  4043e0:	stur	x2, [x23, #85]
  4043e4:	stur	x1, [x23, #93]
  4043e8:	strb	wzr, [x22, #33]
  4043ec:	mov	x2, x22
  4043f0:	mov	w0, w21
  4043f4:	mov	w1, #0x0                   	// #0
  4043f8:	bl	402890 <tcsetattr@plt>
  4043fc:	cbnz	w0, 404540 <ferror@plt+0x1b10>
  404400:	mov	w0, w21
  404404:	mov	w2, #0x0                   	// #0
  404408:	mov	w1, #0x3                   	// #3
  40440c:	bl	402810 <fcntl@plt>
  404410:	cmn	w0, #0x1
  404414:	b.eq	404428 <ferror@plt+0x19f8>  // b.none
  404418:	and	w2, w0, #0xfffff7ff
  40441c:	mov	w1, #0x4                   	// #4
  404420:	mov	w0, w21
  404424:	bl	402810 <fcntl@plt>
  404428:	ldp	x19, x20, [sp, #16]
  40442c:	ldp	x21, x22, [sp, #32]
  404430:	ldr	x23, [sp, #48]
  404434:	ldp	x29, x30, [sp], #144
  404438:	ret
  40443c:	adrp	x1, 407000 <ferror@plt+0x45d0>
  404440:	mov	w0, #0x0                   	// #0
  404444:	add	x1, x1, #0x8d0
  404448:	bl	402a10 <setlocale@plt>
  40444c:	ldp	w3, w2, [x22, #4]
  404450:	mov	w0, #0xffff0005            	// #-65531
  404454:	ldr	w1, [x22, #12]
  404458:	mov	w4, #0xffffe51e            	// #-6882
  40445c:	and	w3, w3, w0
  404460:	ldr	w0, [x23, #68]
  404464:	mov	w5, #0xffffea30            	// #-5584
  404468:	and	w2, w2, #0xfffffcff
  40446c:	and	w1, w1, w5
  404470:	and	w0, w0, w4
  404474:	mov	w5, #0x5                   	// #5
  404478:	mov	w4, #0x6502                	// #25858
  40447c:	orr	w3, w3, w5
  404480:	orr	w0, w0, w4
  404484:	mov	w5, #0x8a3b                	// #35387
  404488:	mov	w4, #0x4bf                 	// #1215
  40448c:	orr	w1, w1, w5
  404490:	orr	w2, w2, w4
  404494:	stp	w3, w2, [x22, #4]
  404498:	str	w1, [x22, #12]
  40449c:	b	4043bc <ferror@plt+0x198c>
  4044a0:	mov	w20, #0x1e                  	// #30
  4044a4:	mov	w0, #0x51                  	// #81
  4044a8:	bl	407510 <ferror@plt+0x4ae0>
  4044ac:	b	4044d4 <ferror@plt+0x1aa4>
  4044b0:	ldp	w1, w4, [sp, #80]
  4044b4:	ldp	w2, w3, [sp, #88]
  4044b8:	orr	w1, w1, w4
  4044bc:	orr	w2, w2, w3
  4044c0:	orr	w1, w1, w2
  4044c4:	cbz	w1, 4042fc <ferror@plt+0x18cc>
  4044c8:	bl	4025f0 <sleep@plt>
  4044cc:	subs	w20, w20, #0x1
  4044d0:	b.eq	4042fc <ferror@plt+0x18cc>  // b.none
  4044d4:	stp	xzr, xzr, [x19]
  4044d8:	mov	x1, #0x5456                	// #21590
  4044dc:	mov	x2, x19
  4044e0:	stp	xzr, xzr, [x19, #16]
  4044e4:	mov	w0, w21
  4044e8:	stp	xzr, xzr, [x19, #32]
  4044ec:	str	xzr, [x19, #48]
  4044f0:	str	wzr, [x19, #56]
  4044f4:	bl	402a00 <ioctl@plt>
  4044f8:	mov	w1, w0
  4044fc:	mov	w0, #0x1                   	// #1
  404500:	tbz	w1, #31, 4044b0 <ferror@plt+0x1a80>
  404504:	b	4042fc <ferror@plt+0x18cc>
  404508:	adrp	x1, 407000 <ferror@plt+0x45d0>
  40450c:	add	x1, x1, #0x8b0
  404510:	mov	w2, #0x5                   	// #5
  404514:	mov	x0, #0x0                   	// #0
  404518:	bl	4028e0 <dcgettext@plt>
  40451c:	bl	402730 <warn@plt>
  404520:	ldr	w0, [x23, #32]
  404524:	ldp	x19, x20, [sp, #16]
  404528:	orr	w0, w0, #0x2
  40452c:	str	w0, [x23, #32]
  404530:	ldp	x21, x22, [sp, #32]
  404534:	ldr	x23, [sp, #48]
  404538:	ldp	x29, x30, [sp], #144
  40453c:	ret
  404540:	adrp	x1, 407000 <ferror@plt+0x45d0>
  404544:	add	x1, x1, #0x8d8
  404548:	mov	w2, #0x5                   	// #5
  40454c:	mov	x0, #0x0                   	// #0
  404550:	bl	4028e0 <dcgettext@plt>
  404554:	bl	402730 <warn@plt>
  404558:	b	404400 <ferror@plt+0x19d0>
  40455c:	str	wzr, [x19]
  404560:	mov	w1, #0x2                   	// #2
  404564:	mov	w0, w21
  404568:	ldr	w2, [x23, #32]
  40456c:	orr	w2, w2, #0x1
  404570:	str	w2, [x23, #32]
  404574:	bl	402310 <tcflush@plt>
  404578:	mov	x0, x22
  40457c:	bl	4028b0 <cfgetispeed@plt>
  404580:	mov	w20, w0
  404584:	mov	x0, x22
  404588:	bl	4023e0 <cfgetospeed@plt>
  40458c:	mov	w19, w0
  404590:	ldr	w1, [x22, #8]
  404594:	cmp	w20, #0x0
  404598:	mov	w2, #0x4b0                 	// #1200
  40459c:	and	w0, w1, #0x800
  4045a0:	ldr	w1, [x22, #4]
  4045a4:	orr	w0, w0, w2
  4045a8:	str	w0, [x22, #8]
  4045ac:	mov	w2, #0xd                   	// #13
  4045b0:	csel	w20, w20, w2, ne  // ne = any
  4045b4:	cmp	w19, #0x0
  4045b8:	str	wzr, [x23, #68]
  4045bc:	mov	w0, #0x5                   	// #5
  4045c0:	and	w0, w1, w0
  4045c4:	str	w0, [x22, #4]
  4045c8:	csel	w19, w19, w2, ne  // ne = any
  4045cc:	str	wzr, [x22, #12]
  4045d0:	mov	w1, w20
  4045d4:	mov	x0, x22
  4045d8:	bl	402910 <cfsetispeed@plt>
  4045dc:	mov	w1, w19
  4045e0:	mov	x0, x22
  4045e4:	bl	4024a0 <cfsetospeed@plt>
  4045e8:	strb	wzr, [x22, #16]
  4045ec:	mov	w0, #0x100                 	// #256
  4045f0:	strh	w0, [x23, #90]
  4045f4:	add	x2, sp, #0x48
  4045f8:	mov	w0, w21
  4045fc:	mov	x1, #0x5413                	// #21523
  404600:	bl	402a00 <ioctl@plt>
  404604:	cbnz	w0, 404630 <ferror@plt+0x1c00>
  404608:	ldrh	w1, [sp, #72]
  40460c:	ldrh	w0, [sp, #74]
  404610:	cbz	w1, 404644 <ferror@plt+0x1c14>
  404614:	cbnz	w0, 404630 <ferror@plt+0x1c00>
  404618:	mov	w0, #0x50                  	// #80
  40461c:	strh	w0, [sp, #74]
  404620:	add	x2, sp, #0x48
  404624:	mov	w0, w21
  404628:	mov	x1, #0x5414                	// #21524
  40462c:	bl	402a00 <ioctl@plt>
  404630:	adrp	x1, 407000 <ferror@plt+0x45d0>
  404634:	mov	w0, #0x0                   	// #0
  404638:	add	x1, x1, #0x8c8
  40463c:	bl	402a10 <setlocale@plt>
  404640:	b	4043ec <ferror@plt+0x19bc>
  404644:	mov	w1, #0x18                  	// #24
  404648:	strh	w1, [sp, #72]
  40464c:	cbz	w0, 404618 <ferror@plt+0x1be8>
  404650:	b	404620 <ferror@plt+0x1bf0>
  404654:	nop
  404658:	stp	x29, x30, [sp, #-48]!
  40465c:	mov	x29, sp
  404660:	stp	x19, x20, [sp, #16]
  404664:	ldrsb	w19, [x0]
  404668:	cbz	w19, 4047ac <ferror@plt+0x1d7c>
  40466c:	mov	x20, x0
  404670:	cmp	w19, #0x24
  404674:	b.ne	404764 <ferror@plt+0x1d34>  // b.any
  404678:	ldrsb	w0, [x0, #1]
  40467c:	add	x1, x20, #0x1
  404680:	cmp	w0, #0x24
  404684:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  404688:	b.eq	4046a0 <ferror@plt+0x1c70>  // b.none
  40468c:	nop
  404690:	ldrsb	w0, [x1, #1]!
  404694:	cmp	w0, #0x24
  404698:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  40469c:	b.ne	404690 <ferror@plt+0x1c60>  // b.any
  4046a0:	cmp	w0, #0x24
  4046a4:	b.ne	404770 <ferror@plt+0x1d40>  // b.any
  4046a8:	add	x19, x1, #0x1
  4046ac:	sub	x2, x19, x20
  4046b0:	sub	x0, x2, #0x3
  4046b4:	cmp	x0, #0x1
  4046b8:	b.hi	404770 <ferror@plt+0x1d40>  // b.pmore
  4046bc:	add	x0, sp, #0x28
  4046c0:	mov	x1, x20
  4046c4:	str	wzr, [sp, #40]
  4046c8:	strb	wzr, [sp, #44]
  4046cc:	bl	402930 <strncpy@plt>
  4046d0:	ldrsb	w0, [x19], #1
  4046d4:	cmp	w0, #0x24
  4046d8:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  4046dc:	b.ne	4046d0 <ferror@plt+0x1ca0>  // b.any
  4046e0:	cmp	w0, #0x24
  4046e4:	b.ne	404770 <ferror@plt+0x1d40>  // b.any
  4046e8:	sub	x20, x19, x20
  4046ec:	cmp	x20, #0x10
  4046f0:	b.gt	404770 <ferror@plt+0x1d40>
  4046f4:	mov	x0, x19
  4046f8:	bl	402350 <strlen@plt>
  4046fc:	adrp	x1, 407000 <ferror@plt+0x45d0>
  404700:	mov	x19, x0
  404704:	add	x1, x1, #0x8f0
  404708:	add	x0, sp, #0x28
  40470c:	bl	402720 <strcmp@plt>
  404710:	cbnz	w0, 404720 <ferror@plt+0x1cf0>
  404714:	sub	x0, x19, #0x16
  404718:	cmp	x0, #0x2
  40471c:	b.hi	404770 <ferror@plt+0x1d40>  // b.pmore
  404720:	adrp	x1, 407000 <ferror@plt+0x45d0>
  404724:	add	x0, sp, #0x28
  404728:	add	x1, x1, #0x8f8
  40472c:	bl	402720 <strcmp@plt>
  404730:	cbnz	w0, 404740 <ferror@plt+0x1d10>
  404734:	sub	x0, x19, #0x2a
  404738:	cmp	x0, #0x2
  40473c:	b.hi	404770 <ferror@plt+0x1d40>  // b.pmore
  404740:	adrp	x1, 407000 <ferror@plt+0x45d0>
  404744:	add	x0, sp, #0x28
  404748:	add	x1, x1, #0x900
  40474c:	bl	402720 <strcmp@plt>
  404750:	cbnz	w0, 4047ac <ferror@plt+0x1d7c>
  404754:	sub	x19, x19, #0x55
  404758:	cmp	x19, #0x2
  40475c:	cset	w0, ls  // ls = plast
  404760:	b	404774 <ferror@plt+0x1d44>
  404764:	bl	402350 <strlen@plt>
  404768:	cmp	x0, #0xd
  40476c:	b.eq	404780 <ferror@plt+0x1d50>  // b.none
  404770:	mov	w0, #0x0                   	// #0
  404774:	ldp	x19, x20, [sp, #16]
  404778:	ldp	x29, x30, [sp], #48
  40477c:	ret
  404780:	and	w19, w19, #0xff
  404784:	and	w2, w19, #0xffffffdf
  404788:	sub	w19, w19, #0x2e
  40478c:	sub	w2, w2, #0x41
  404790:	and	w19, w19, #0xff
  404794:	and	w2, w2, #0xff
  404798:	cmp	w2, #0x19
  40479c:	ccmp	w19, #0xb, #0x0, hi  // hi = pmore
  4047a0:	b.hi	404770 <ferror@plt+0x1d40>  // b.pmore
  4047a4:	ldrsb	w19, [x20, #1]!
  4047a8:	cbnz	w19, 404780 <ferror@plt+0x1d50>
  4047ac:	mov	w0, #0x1                   	// #1
  4047b0:	b	404774 <ferror@plt+0x1d44>
  4047b4:	nop
  4047b8:	stp	x29, x30, [sp, #-32]!
  4047bc:	mov	w2, #0x5                   	// #5
  4047c0:	adrp	x1, 407000 <ferror@plt+0x45d0>
  4047c4:	mov	x29, sp
  4047c8:	add	x1, x1, #0x908
  4047cc:	str	x19, [sp, #16]
  4047d0:	mov	x19, x0
  4047d4:	mov	x0, #0x0                   	// #0
  4047d8:	bl	4028e0 <dcgettext@plt>
  4047dc:	mov	x1, x0
  4047e0:	mov	x2, x19
  4047e4:	mov	w0, #0x1                   	// #1
  4047e8:	bl	4029f0 <err@plt>
  4047ec:	nop
  4047f0:	stp	x29, x30, [sp, #-32]!
  4047f4:	mov	w2, #0x1                   	// #1
  4047f8:	mov	x29, sp
  4047fc:	str	x19, [sp, #16]
  404800:	mov	x19, x0
  404804:	bl	402420 <setenv@plt>
  404808:	cbnz	w0, 404818 <ferror@plt+0x1de8>
  40480c:	ldr	x19, [sp, #16]
  404810:	ldp	x29, x30, [sp], #32
  404814:	ret
  404818:	mov	x0, x19
  40481c:	bl	4047b8 <ferror@plt+0x1d88>
  404820:	stp	x29, x30, [sp, #-32]!
  404824:	adrp	x0, 41a000 <ferror@plt+0x175d0>
  404828:	mov	x29, sp
  40482c:	stp	x19, x20, [sp, #16]
  404830:	ldr	x20, [x0, #976]
  404834:	bl	402990 <__errno_location@plt>
  404838:	mov	x19, x0
  40483c:	mov	x0, x20
  404840:	str	wzr, [x19]
  404844:	bl	402a30 <ferror@plt>
  404848:	cbz	w0, 4048e8 <ferror@plt+0x1eb8>
  40484c:	ldr	w0, [x19]
  404850:	cmp	w0, #0x9
  404854:	b.ne	404898 <ferror@plt+0x1e68>  // b.any
  404858:	adrp	x0, 41a000 <ferror@plt+0x175d0>
  40485c:	ldr	x20, [x0, #952]
  404860:	str	wzr, [x19]
  404864:	mov	x0, x20
  404868:	bl	402a30 <ferror@plt>
  40486c:	cbnz	w0, 404880 <ferror@plt+0x1e50>
  404870:	mov	x0, x20
  404874:	bl	402830 <fflush@plt>
  404878:	cbz	w0, 4048c8 <ferror@plt+0x1e98>
  40487c:	nop
  404880:	ldr	w0, [x19]
  404884:	cmp	w0, #0x9
  404888:	b.ne	4048c0 <ferror@plt+0x1e90>  // b.any
  40488c:	ldp	x19, x20, [sp, #16]
  404890:	ldp	x29, x30, [sp], #32
  404894:	ret
  404898:	cmp	w0, #0x20
  40489c:	b.eq	404858 <ferror@plt+0x1e28>  // b.none
  4048a0:	adrp	x1, 407000 <ferror@plt+0x45d0>
  4048a4:	mov	w2, #0x5                   	// #5
  4048a8:	add	x1, x1, #0x938
  4048ac:	cbz	w0, 404914 <ferror@plt+0x1ee4>
  4048b0:	mov	x0, #0x0                   	// #0
  4048b4:	bl	4028e0 <dcgettext@plt>
  4048b8:	bl	402730 <warn@plt>
  4048bc:	nop
  4048c0:	mov	w0, #0x1                   	// #1
  4048c4:	bl	402320 <_exit@plt>
  4048c8:	mov	x0, x20
  4048cc:	bl	4024d0 <fileno@plt>
  4048d0:	tbnz	w0, #31, 404880 <ferror@plt+0x1e50>
  4048d4:	bl	402390 <dup@plt>
  4048d8:	tbnz	w0, #31, 404880 <ferror@plt+0x1e50>
  4048dc:	bl	402670 <close@plt>
  4048e0:	cbz	w0, 40488c <ferror@plt+0x1e5c>
  4048e4:	b	404880 <ferror@plt+0x1e50>
  4048e8:	mov	x0, x20
  4048ec:	bl	402830 <fflush@plt>
  4048f0:	cbnz	w0, 40484c <ferror@plt+0x1e1c>
  4048f4:	mov	x0, x20
  4048f8:	bl	4024d0 <fileno@plt>
  4048fc:	tbnz	w0, #31, 40484c <ferror@plt+0x1e1c>
  404900:	bl	402390 <dup@plt>
  404904:	tbnz	w0, #31, 40484c <ferror@plt+0x1e1c>
  404908:	bl	402670 <close@plt>
  40490c:	cbz	w0, 404858 <ferror@plt+0x1e28>
  404910:	b	40484c <ferror@plt+0x1e1c>
  404914:	mov	x0, #0x0                   	// #0
  404918:	bl	4028e0 <dcgettext@plt>
  40491c:	bl	402870 <warnx@plt>
  404920:	b	4048c0 <ferror@plt+0x1e90>
  404924:	nop
  404928:	stp	x29, x30, [sp, #-48]!
  40492c:	mov	x29, sp
  404930:	stp	x19, x20, [sp, #16]
  404934:	mov	x19, x0
  404938:	ldr	w0, [x0, #32]
  40493c:	tbz	w0, #0, 404a88 <ferror@plt+0x2058>
  404940:	tbnz	w0, #1, 404a5c <ferror@plt+0x202c>
  404944:	adrp	x20, 407000 <ferror@plt+0x45d0>
  404948:	add	x20, x20, #0x950
  40494c:	adrp	x1, 407000 <ferror@plt+0x45d0>
  404950:	mov	x0, x20
  404954:	add	x1, x1, #0x960
  404958:	mov	w2, #0x1                   	// #1
  40495c:	str	x21, [sp, #32]
  404960:	ldr	w21, [x19, #36]
  404964:	bl	402420 <setenv@plt>
  404968:	cbnz	w0, 404aac <ferror@plt+0x207c>
  40496c:	ldr	w1, [x19, #80]
  404970:	mov	w9, #0x83b                 	// #2107
  404974:	ldr	w4, [x19, #68]
  404978:	mov	w0, #0x1c03                	// #7171
  40497c:	ldr	w7, [x19, #48]
  404980:	orr	w1, w1, w9
  404984:	str	w1, [x19, #80]
  404988:	mov	x8, #0x1400                	// #5120
  40498c:	ldr	w3, [x19, #72]
  404990:	movk	x8, #0x1, lsl #32
  404994:	sturh	w0, [x19, #85]
  404998:	mov	w6, #0x4                   	// #4
  40499c:	ldur	x0, [x19, #68]
  4049a0:	mov	w5, #0x1100                	// #4352
  4049a4:	movk	w5, #0x1a13, lsl #16
  4049a8:	add	x2, x19, #0x44
  4049ac:	orr	x0, x0, x8
  4049b0:	stur	x0, [x19, #68]
  4049b4:	strb	w7, [x2, #19]
  4049b8:	ldr	w0, [x19, #52]
  4049bc:	strb	w0, [x2, #20]
  4049c0:	strb	w6, [x2, #21]
  4049c4:	str	w5, [x19, #92]
  4049c8:	strb	wzr, [x2, #28]
  4049cc:	ldr	w0, [x19, #56]
  4049d0:	cmp	w0, #0xd
  4049d4:	b.eq	404ab4 <ferror@plt+0x2084>  // b.none
  4049d8:	ldr	w1, [x19, #60]
  4049dc:	ldr	w0, [x2, #8]
  4049e0:	cmp	w1, #0x2
  4049e4:	b.eq	404a28 <ferror@plt+0x1ff8>  // b.none
  4049e8:	cmp	w1, #0x3
  4049ec:	b.eq	404a38 <ferror@plt+0x2008>  // b.none
  4049f0:	cmp	w1, #0x1
  4049f4:	b.eq	404a24 <ferror@plt+0x1ff4>  // b.none
  4049f8:	ldr	w1, [x19, #68]
  4049fc:	and	w0, w0, #0xfffffcff
  404a00:	str	w0, [x2, #8]
  404a04:	and	w0, w1, #0xffffffcf
  404a08:	str	w0, [x19, #68]
  404a0c:	mov	w0, w21
  404a10:	mov	w1, #0x0                   	// #0
  404a14:	ldp	x19, x20, [sp, #16]
  404a18:	ldr	x21, [sp, #32]
  404a1c:	ldp	x29, x30, [sp], #48
  404a20:	b	402890 <tcsetattr@plt>
  404a24:	orr	w0, w0, #0x200
  404a28:	ldr	w1, [x19, #68]
  404a2c:	orr	w0, w0, #0x100
  404a30:	orr	w1, w1, #0x30
  404a34:	str	w1, [x19, #68]
  404a38:	and	w0, w0, #0xffffffcf
  404a3c:	mov	w1, #0x0                   	// #0
  404a40:	orr	w0, w0, #0x20
  404a44:	str	w0, [x2, #8]
  404a48:	mov	w0, w21
  404a4c:	ldp	x19, x20, [sp, #16]
  404a50:	ldr	x21, [sp, #32]
  404a54:	ldp	x29, x30, [sp], #48
  404a58:	b	402890 <tcsetattr@plt>
  404a5c:	adrp	x20, 407000 <ferror@plt+0x45d0>
  404a60:	add	x20, x20, #0x950
  404a64:	adrp	x1, 407000 <ferror@plt+0x45d0>
  404a68:	mov	x0, x20
  404a6c:	add	x1, x1, #0x958
  404a70:	mov	w2, #0x1                   	// #1
  404a74:	bl	402420 <setenv@plt>
  404a78:	cbnz	w0, 404aa8 <ferror@plt+0x2078>
  404a7c:	ldp	x19, x20, [sp, #16]
  404a80:	ldp	x29, x30, [sp], #48
  404a84:	ret
  404a88:	adrp	x20, 407000 <ferror@plt+0x45d0>
  404a8c:	add	x20, x20, #0x950
  404a90:	adrp	x1, 407000 <ferror@plt+0x45d0>
  404a94:	mov	x0, x20
  404a98:	add	x1, x1, #0x948
  404a9c:	mov	w2, #0x1                   	// #1
  404aa0:	bl	402420 <setenv@plt>
  404aa4:	cbz	w0, 404a7c <ferror@plt+0x204c>
  404aa8:	str	x21, [sp, #32]
  404aac:	mov	x0, x20
  404ab0:	bl	4047b8 <ferror@plt+0x1d88>
  404ab4:	and	w4, w4, #0xffffff3f
  404ab8:	mov	w1, #0x1500                	// #5376
  404abc:	mov	w0, #0xffffffd7            	// #-41
  404ac0:	orr	w4, w4, w1
  404ac4:	and	w3, w3, w0
  404ac8:	str	w4, [x19, #68]
  404acc:	mov	w0, #0x5                   	// #5
  404ad0:	ldr	w1, [x19, #60]
  404ad4:	orr	w3, w3, w0
  404ad8:	str	w3, [x2, #4]
  404adc:	ldr	w0, [x2, #8]
  404ae0:	cmp	w1, #0x2
  404ae4:	b.ne	4049e8 <ferror@plt+0x1fb8>  // b.any
  404ae8:	b	404a28 <ferror@plt+0x1ff8>
  404aec:	nop
  404af0:	stp	x29, x30, [sp, #-288]!
  404af4:	mov	w9, #0xffffffc8            	// #-56
  404af8:	mov	w8, #0xffffff80            	// #-128
  404afc:	mov	x29, sp
  404b00:	add	x11, sp, #0xe0
  404b04:	add	x12, sp, #0x120
  404b08:	stp	x12, x12, [sp, #64]
  404b0c:	mov	x10, x0
  404b10:	str	x11, [sp, #80]
  404b14:	stp	w9, w8, [sp, #88]
  404b18:	str	x19, [sp, #16]
  404b1c:	adrp	x19, 41a000 <ferror@plt+0x175d0>
  404b20:	ldp	x12, x13, [sp, #64]
  404b24:	stp	x12, x13, [sp, #32]
  404b28:	ldp	x8, x9, [sp, #80]
  404b2c:	stp	x8, x9, [sp, #48]
  404b30:	ldr	x0, [x19, #952]
  404b34:	str	q0, [sp, #96]
  404b38:	str	q1, [sp, #112]
  404b3c:	str	q2, [sp, #128]
  404b40:	str	q3, [sp, #144]
  404b44:	str	q4, [sp, #160]
  404b48:	str	q5, [sp, #176]
  404b4c:	str	q6, [sp, #192]
  404b50:	str	q7, [sp, #208]
  404b54:	stp	x1, x2, [sp, #232]
  404b58:	mov	x1, x10
  404b5c:	add	x2, sp, #0x20
  404b60:	stp	x3, x4, [sp, #248]
  404b64:	stp	x5, x6, [sp, #264]
  404b68:	str	x7, [sp, #280]
  404b6c:	bl	402970 <vfprintf@plt>
  404b70:	ldr	x1, [x19, #952]
  404b74:	mov	w0, #0xa                   	// #10
  404b78:	bl	402450 <fputc@plt>
  404b7c:	ldr	x19, [sp, #16]
  404b80:	ldp	x29, x30, [sp], #288
  404b84:	ret
  404b88:	stp	x29, x30, [sp, #-48]!
  404b8c:	adrp	x1, 422000 <__progname@@GLIBC_2.17+0x7c28>
  404b90:	mov	x29, sp
  404b94:	ldr	w1, [x1, #1968]
  404b98:	str	x19, [sp, #16]
  404b9c:	mov	x19, x0
  404ba0:	stp	xzr, xzr, [sp, #32]
  404ba4:	cbnz	w1, 404c20 <ferror@plt+0x21f0>
  404ba8:	mov	x0, x19
  404bac:	adrp	x1, 408000 <ferror@plt+0x55d0>
  404bb0:	add	x1, x1, #0xa0
  404bb4:	bl	402500 <fopen@plt>
  404bb8:	mov	x19, x0
  404bbc:	cbz	x0, 404c10 <ferror@plt+0x21e0>
  404bc0:	add	x1, sp, #0x28
  404bc4:	mov	x3, x0
  404bc8:	mov	w2, #0xa                   	// #10
  404bcc:	add	x0, sp, #0x20
  404bd0:	bl	4029c0 <__getdelim@plt>
  404bd4:	mov	x1, x0
  404bd8:	cmp	x0, #0x0
  404bdc:	b.lt	404c04 <ferror@plt+0x21d4>  // b.tstop
  404be0:	ldr	x0, [sp, #32]
  404be4:	b.eq	404bf4 <ferror@plt+0x21c4>  // b.none
  404be8:	add	x0, x0, x1
  404bec:	sturb	wzr, [x0, #-1]
  404bf0:	ldr	x0, [sp, #32]
  404bf4:	mov	w1, #0xa                   	// #10
  404bf8:	bl	4027f0 <strchr@plt>
  404bfc:	cbz	x0, 404c04 <ferror@plt+0x21d4>
  404c00:	strb	wzr, [x0]
  404c04:	mov	x0, x19
  404c08:	bl	4024e0 <fclose@plt>
  404c0c:	ldr	x19, [sp, #32]
  404c10:	mov	x0, x19
  404c14:	ldr	x19, [sp, #16]
  404c18:	ldp	x29, x30, [sp], #48
  404c1c:	ret
  404c20:	adrp	x3, 41a000 <ferror@plt+0x175d0>
  404c24:	mov	x2, #0x10                  	// #16
  404c28:	mov	x1, #0x1                   	// #1
  404c2c:	adrp	x0, 408000 <ferror@plt+0x55d0>
  404c30:	ldr	x3, [x3, #952]
  404c34:	add	x0, x0, #0x48
  404c38:	bl	402800 <fwrite@plt>
  404c3c:	mov	x1, x19
  404c40:	adrp	x0, 408000 <ferror@plt+0x55d0>
  404c44:	add	x0, x0, #0x90
  404c48:	bl	404af0 <ferror@plt+0x20c0>
  404c4c:	b	404ba8 <ferror@plt+0x2178>
  404c50:	stp	x29, x30, [sp, #-48]!
  404c54:	mov	x29, sp
  404c58:	str	x19, [sp, #16]
  404c5c:	cbz	x0, 404ca4 <ferror@plt+0x2274>
  404c60:	mov	x2, x0
  404c64:	ldrsb	w0, [x0]
  404c68:	cbz	w0, 404ca4 <ferror@plt+0x2274>
  404c6c:	adrp	x1, 408000 <ferror@plt+0x55d0>
  404c70:	add	x0, sp, #0x28
  404c74:	add	x1, x1, #0xa8
  404c78:	bl	402470 <asprintf@plt>
  404c7c:	tbnz	w0, #31, 404ca4 <ferror@plt+0x2274>
  404c80:	ldr	x0, [sp, #40]
  404c84:	bl	404b88 <ferror@plt+0x2158>
  404c88:	mov	x19, x0
  404c8c:	ldr	x0, [sp, #40]
  404c90:	bl	402790 <free@plt>
  404c94:	mov	x0, x19
  404c98:	ldr	x19, [sp, #16]
  404c9c:	ldp	x29, x30, [sp], #48
  404ca0:	ret
  404ca4:	mov	x19, #0x0                   	// #0
  404ca8:	mov	x0, x19
  404cac:	ldr	x19, [sp, #16]
  404cb0:	ldp	x29, x30, [sp], #48
  404cb4:	ret
  404cb8:	stp	x29, x30, [sp, #-48]!
  404cbc:	mov	x2, x0
  404cc0:	adrp	x1, 408000 <ferror@plt+0x55d0>
  404cc4:	mov	x29, sp
  404cc8:	add	x1, x1, #0xd8
  404ccc:	add	x0, sp, #0x28
  404cd0:	stp	x19, x20, [sp, #16]
  404cd4:	mov	x19, #0x0                   	// #0
  404cd8:	bl	402470 <asprintf@plt>
  404cdc:	tbnz	w0, #31, 404d48 <ferror@plt+0x2318>
  404ce0:	ldr	x0, [sp, #40]
  404ce4:	mov	x19, #0x0                   	// #0
  404ce8:	bl	404b88 <ferror@plt+0x2158>
  404cec:	mov	x20, x0
  404cf0:	cbz	x0, 404d40 <ferror@plt+0x2310>
  404cf4:	add	x3, sp, #0x24
  404cf8:	add	x2, sp, #0x20
  404cfc:	adrp	x1, 408000 <ferror@plt+0x55d0>
  404d00:	add	x1, x1, #0xf0
  404d04:	bl	402900 <__isoc99_sscanf@plt>
  404d08:	cmp	w0, #0x2
  404d0c:	b.ne	404d38 <ferror@plt+0x2308>  // b.any
  404d10:	ldp	w0, w1, [sp, #32]
  404d14:	and	x3, x1, #0xff
  404d18:	lsl	x2, x0, #32
  404d1c:	ubfiz	x19, x1, #12, #32
  404d20:	and	x19, x19, #0xffffff00000
  404d24:	and	x1, x2, #0xfffff00000000000
  404d28:	ubfiz	x0, x0, #8, #12
  404d2c:	orr	x19, x19, x3
  404d30:	orr	x0, x0, x1
  404d34:	orr	x19, x19, x0
  404d38:	mov	x0, x20
  404d3c:	bl	402790 <free@plt>
  404d40:	ldr	x0, [sp, #40]
  404d44:	bl	402790 <free@plt>
  404d48:	mov	x0, x19
  404d4c:	ldp	x19, x20, [sp, #16]
  404d50:	ldp	x29, x30, [sp], #48
  404d54:	ret
  404d58:	ret
  404d5c:	nop
  404d60:	ret
  404d64:	nop
  404d68:	stp	x29, x30, [sp, #-272]!
  404d6c:	mov	x29, sp
  404d70:	stp	x23, x24, [sp, #48]
  404d74:	adrp	x24, 422000 <__progname@@GLIBC_2.17+0x7c28>
  404d78:	stp	x19, x20, [sp, #16]
  404d7c:	mov	x19, x0
  404d80:	mov	x20, x2
  404d84:	adrp	x0, 408000 <ferror@plt+0x55d0>
  404d88:	add	x0, x0, #0x118
  404d8c:	stp	x21, x22, [sp, #32]
  404d90:	mov	w21, w1
  404d94:	stp	x25, x26, [sp, #64]
  404d98:	bl	4029a0 <getenv@plt>
  404d9c:	cmp	x0, #0x0
  404da0:	cset	w22, ne  // ne = any
  404da4:	str	w22, [x24, #1968]
  404da8:	cbz	x19, 404db4 <ferror@plt+0x2384>
  404dac:	ldrsb	w1, [x19]
  404db0:	cbnz	w1, 404fd8 <ferror@plt+0x25a8>
  404db4:	tbz	w21, #31, 404ec8 <ferror@plt+0x2498>
  404db8:	stp	x27, x28, [sp, #80]
  404dbc:	mov	w25, #0x0                   	// #0
  404dc0:	cbnz	x0, 4058f4 <ferror@plt+0x2ec4>
  404dc4:	adrp	x1, 408000 <ferror@plt+0x55d0>
  404dc8:	adrp	x0, 408000 <ferror@plt+0x55d0>
  404dcc:	add	x1, x1, #0xa0
  404dd0:	add	x0, x0, #0x1b8
  404dd4:	bl	402500 <fopen@plt>
  404dd8:	mov	x27, x0
  404ddc:	cbz	x0, 40557c <ferror@plt+0x2b4c>
  404de0:	adrp	x0, 408000 <ferror@plt+0x55d0>
  404de4:	add	x0, x0, #0x180
  404de8:	bl	402430 <opendir@plt>
  404dec:	mov	x28, x0
  404df0:	cbz	x0, 40514c <ferror@plt+0x271c>
  404df4:	add	x22, sp, #0x90
  404df8:	add	x26, sp, #0x88
  404dfc:	adrp	x0, 408000 <ferror@plt+0x55d0>
  404e00:	add	x0, x0, #0x1c8
  404e04:	str	x0, [sp, #112]
  404e08:	ldr	x1, [sp, #112]
  404e0c:	mov	x2, x22
  404e10:	mov	x4, x26
  404e14:	add	x3, sp, #0x84
  404e18:	mov	x0, x27
  404e1c:	bl	402550 <__isoc99_fscanf@plt>
  404e20:	mov	w2, w0
  404e24:	cmp	w2, #0x0
  404e28:	mov	x0, x22
  404e2c:	mov	w1, #0x45                  	// #69
  404e30:	b.le	4051b0 <ferror@plt+0x2780>
  404e34:	cmp	w2, #0x3
  404e38:	b.ne	404e08 <ferror@plt+0x23d8>  // b.any
  404e3c:	bl	4027f0 <strchr@plt>
  404e40:	mov	x1, x0
  404e44:	mov	x0, x28
  404e48:	cbz	x1, 404e08 <ferror@plt+0x23d8>
  404e4c:	ldp	w3, w2, [sp, #132]
  404e50:	and	x4, x2, #0xff
  404e54:	ubfiz	x2, x2, #12, #32
  404e58:	lsl	x1, x3, #32
  404e5c:	and	x2, x2, #0xffffff00000
  404e60:	ubfiz	x3, x3, #8, #12
  404e64:	orr	x2, x2, x4
  404e68:	and	x1, x1, #0xfffff00000000000
  404e6c:	orr	x1, x3, x1
  404e70:	orr	x1, x2, x1
  404e74:	bl	403ed0 <ferror@plt+0x14a0>
  404e78:	mov	x1, x0
  404e7c:	mov	x0, x20
  404e80:	cbz	x1, 404e08 <ferror@plt+0x23d8>
  404e84:	str	x1, [sp, #104]
  404e88:	bl	404050 <ferror@plt+0x1620>
  404e8c:	ldr	x1, [sp, #104]
  404e90:	mov	w23, w0
  404e94:	mov	x0, x1
  404e98:	bl	402790 <free@plt>
  404e9c:	tbz	w23, #31, 404e08 <ferror@plt+0x23d8>
  404ea0:	mov	x0, x28
  404ea4:	bl	402660 <closedir@plt>
  404ea8:	mov	x0, x27
  404eac:	bl	4024e0 <fclose@plt>
  404eb0:	ldr	w0, [x24, #1968]
  404eb4:	cbnz	w0, 405160 <ferror@plt+0x2730>
  404eb8:	tbz	w23, #31, 405258 <ferror@plt+0x2828>
  404ebc:	mov	w25, w23
  404ec0:	ldp	x27, x28, [sp, #80]
  404ec4:	b	4050dc <ferror@plt+0x26ac>
  404ec8:	mov	w0, w21
  404ecc:	mov	w25, #0x0                   	// #0
  404ed0:	bl	402390 <dup@plt>
  404ed4:	mov	w23, w0
  404ed8:	cbnz	w22, 404ff8 <ferror@plt+0x25c8>
  404edc:	tbnz	w23, #31, 40594c <ferror@plt+0x2f1c>
  404ee0:	add	x22, sp, #0x90
  404ee4:	mov	w1, w23
  404ee8:	mov	x2, x22
  404eec:	mov	w0, #0x0                   	// #0
  404ef0:	bl	4028c0 <__fxstat@plt>
  404ef4:	tbnz	w0, #31, 405070 <ferror@plt+0x2640>
  404ef8:	ldr	x26, [sp, #176]
  404efc:	cbnz	w25, 4050f8 <ferror@plt+0x26c8>
  404f00:	cmp	x26, #0x500
  404f04:	b.eq	40523c <ferror@plt+0x280c>  // b.none
  404f08:	cmp	x26, #0x501
  404f0c:	b.eq	40553c <ferror@plt+0x2b0c>  // b.none
  404f10:	cmp	x26, #0x502
  404f14:	b.eq	40523c <ferror@plt+0x280c>  // b.none
  404f18:	cmp	x26, #0x400
  404f1c:	add	x26, sp, #0x88
  404f20:	b.eq	4051dc <ferror@plt+0x27ac>  // b.none
  404f24:	mov	x1, #0x5432                	// #21554
  404f28:	mov	x2, x26
  404f2c:	mov	w0, w23
  404f30:	movk	x1, #0x8004, lsl #16
  404f34:	bl	402a00 <ioctl@plt>
  404f38:	tbnz	w0, #31, 405070 <ferror@plt+0x2640>
  404f3c:	mov	w0, w23
  404f40:	ldr	w23, [sp, #136]
  404f44:	bl	402670 <close@plt>
  404f48:	adrp	x0, 408000 <ferror@plt+0x55d0>
  404f4c:	add	x0, x0, #0x180
  404f50:	bl	402430 <opendir@plt>
  404f54:	mov	x22, x0
  404f58:	cbz	x0, 405078 <ferror@plt+0x2648>
  404f5c:	mov	w1, w23
  404f60:	bl	403ed0 <ferror@plt+0x14a0>
  404f64:	mov	x1, x0
  404f68:	mov	x0, x22
  404f6c:	mov	x22, x1
  404f70:	bl	402660 <closedir@plt>
  404f74:	cbz	x22, 404f94 <ferror@plt+0x2564>
  404f78:	mov	x1, x22
  404f7c:	mov	x0, x20
  404f80:	bl	404050 <ferror@plt+0x1620>
  404f84:	mov	w23, w0
  404f88:	mov	x0, x22
  404f8c:	bl	402790 <free@plt>
  404f90:	tbnz	w23, #31, 405144 <ferror@plt+0x2714>
  404f94:	ldr	x0, [x20]
  404f98:	cmp	x20, x0
  404f9c:	b.eq	405078 <ferror@plt+0x2648>  // b.none
  404fa0:	ldr	w0, [x24, #1968]
  404fa4:	cbz	w0, 4050dc <ferror@plt+0x26ac>
  404fa8:	adrp	x3, 41a000 <ferror@plt+0x175d0>
  404fac:	mov	x2, #0x10                  	// #16
  404fb0:	mov	x1, #0x1                   	// #1
  404fb4:	adrp	x0, 408000 <ferror@plt+0x55d0>
  404fb8:	ldr	x3, [x3, #952]
  404fbc:	add	x0, x0, #0x48
  404fc0:	bl	402800 <fwrite@plt>
  404fc4:	mov	w1, w25
  404fc8:	adrp	x0, 408000 <ferror@plt+0x55d0>
  404fcc:	add	x0, x0, #0x188
  404fd0:	bl	404af0 <ferror@plt+0x20c0>
  404fd4:	b	4050dc <ferror@plt+0x26ac>
  404fd8:	mov	w1, #0x902                 	// #2306
  404fdc:	mov	x0, x19
  404fe0:	movk	w1, #0x8, lsl #16
  404fe4:	bl	402530 <open@plt>
  404fe8:	ldr	w22, [x24, #1968]
  404fec:	mov	w23, w0
  404ff0:	mov	w25, #0x1                   	// #1
  404ff4:	cbz	w22, 404edc <ferror@plt+0x24ac>
  404ff8:	adrp	x26, 41a000 <ferror@plt+0x175d0>
  404ffc:	adrp	x22, 408000 <ferror@plt+0x55d0>
  405000:	add	x22, x22, #0x48
  405004:	mov	x2, #0x10                  	// #16
  405008:	ldr	x3, [x26, #952]
  40500c:	mov	x1, #0x1                   	// #1
  405010:	mov	x0, x22
  405014:	bl	402800 <fwrite@plt>
  405018:	adrp	x0, 408000 <ferror@plt+0x55d0>
  40501c:	mov	w2, w21
  405020:	add	x0, x0, #0x128
  405024:	mov	x1, x19
  405028:	bl	404af0 <ferror@plt+0x20c0>
  40502c:	tbnz	w23, #31, 40594c <ferror@plt+0x2f1c>
  405030:	ldr	w0, [x24, #1968]
  405034:	cbz	w0, 404ee0 <ferror@plt+0x24b0>
  405038:	ldr	x3, [x26, #952]
  40503c:	mov	x2, #0x10                  	// #16
  405040:	mov	x1, #0x1                   	// #1
  405044:	mov	x0, x22
  405048:	add	x22, sp, #0x90
  40504c:	bl	402800 <fwrite@plt>
  405050:	adrp	x0, 408000 <ferror@plt+0x55d0>
  405054:	add	x0, x0, #0x158
  405058:	bl	404af0 <ferror@plt+0x20c0>
  40505c:	mov	w1, w23
  405060:	mov	x2, x22
  405064:	mov	w0, #0x0                   	// #0
  405068:	bl	4028c0 <__fxstat@plt>
  40506c:	tbz	w0, #31, 404ef8 <ferror@plt+0x24c8>
  405070:	mov	w0, w23
  405074:	bl	402670 <close@plt>
  405078:	tbnz	w21, #31, 4050d4 <ferror@plt+0x26a4>
  40507c:	cbz	x19, 405128 <ferror@plt+0x26f8>
  405080:	ldrsb	w0, [x19]
  405084:	cbz	w0, 405128 <ferror@plt+0x26f8>
  405088:	mov	x0, x19
  40508c:	bl	402650 <strdup@plt>
  405090:	mov	x19, x0
  405094:	cbz	x0, 4058ec <ferror@plt+0x2ebc>
  405098:	mov	x1, x0
  40509c:	mov	x0, x20
  4050a0:	bl	404050 <ferror@plt+0x1620>
  4050a4:	mov	w22, w0
  4050a8:	mov	x0, x19
  4050ac:	bl	402790 <free@plt>
  4050b0:	tbnz	w22, #31, 405250 <ferror@plt+0x2820>
  4050b4:	ldr	x0, [x20]
  4050b8:	cmp	x20, x0
  4050bc:	b.eq	40558c <ferror@plt+0x2b5c>  // b.none
  4050c0:	ldr	x0, [x20, #8]
  4050c4:	cmp	x0, #0x0
  4050c8:	ccmp	x0, x20, #0x4, ne  // ne = any
  4050cc:	b.eq	4050d4 <ferror@plt+0x26a4>  // b.none
  4050d0:	str	w21, [x0, #36]
  4050d4:	ldr	w0, [x24, #1968]
  4050d8:	cbnz	w0, 4051f4 <ferror@plt+0x27c4>
  4050dc:	mov	w0, w25
  4050e0:	ldp	x19, x20, [sp, #16]
  4050e4:	ldp	x21, x22, [sp, #32]
  4050e8:	ldp	x23, x24, [sp, #48]
  4050ec:	ldp	x25, x26, [sp, #64]
  4050f0:	ldp	x29, x30, [sp], #272
  4050f4:	ret
  4050f8:	mov	x2, x22
  4050fc:	mov	w1, w21
  405100:	mov	w0, #0x0                   	// #0
  405104:	bl	4028c0 <__fxstat@plt>
  405108:	tbnz	w0, #31, 405118 <ferror@plt+0x26e8>
  40510c:	ldr	x0, [sp, #176]
  405110:	cmp	x0, x26
  405114:	b.eq	404f00 <ferror@plt+0x24d0>  // b.none
  405118:	mov	w1, w21
  40511c:	mov	w0, w23
  405120:	bl	402920 <dup2@plt>
  405124:	b	404f00 <ferror@plt+0x24d0>
  405128:	mov	w0, w21
  40512c:	bl	402400 <ttyname@plt>
  405130:	adrp	x1, 408000 <ferror@plt+0x55d0>
  405134:	cmp	x0, #0x0
  405138:	add	x1, x1, #0xf8
  40513c:	csel	x19, x1, x0, eq  // eq = none
  405140:	b	405088 <ferror@plt+0x2658>
  405144:	mov	w25, w23
  405148:	b	4050dc <ferror@plt+0x26ac>
  40514c:	mov	x0, x27
  405150:	bl	4024e0 <fclose@plt>
  405154:	ldr	w0, [x24, #1968]
  405158:	cbz	w0, 405258 <ferror@plt+0x2828>
  40515c:	mov	w23, #0x1                   	// #1
  405160:	adrp	x3, 41a000 <ferror@plt+0x175d0>
  405164:	mov	x2, #0x10                  	// #16
  405168:	mov	x1, #0x1                   	// #1
  40516c:	adrp	x0, 408000 <ferror@plt+0x55d0>
  405170:	ldr	x3, [x3, #952]
  405174:	add	x0, x0, #0x48
  405178:	bl	402800 <fwrite@plt>
  40517c:	adrp	x0, 408000 <ferror@plt+0x55d0>
  405180:	mov	w1, w23
  405184:	add	x0, x0, #0x1e0
  405188:	bl	404af0 <ferror@plt+0x20c0>
  40518c:	cbnz	w23, 404eb8 <ferror@plt+0x2488>
  405190:	mov	w0, w25
  405194:	ldp	x19, x20, [sp, #16]
  405198:	ldp	x21, x22, [sp, #32]
  40519c:	ldp	x23, x24, [sp, #48]
  4051a0:	ldp	x25, x26, [sp, #64]
  4051a4:	ldp	x27, x28, [sp, #80]
  4051a8:	ldp	x29, x30, [sp], #272
  4051ac:	ret
  4051b0:	ldr	x1, [x20]
  4051b4:	mov	x0, x28
  4051b8:	cmp	x1, x20
  4051bc:	cset	w23, eq  // eq = none
  4051c0:	bl	402660 <closedir@plt>
  4051c4:	mov	x0, x27
  4051c8:	bl	4024e0 <fclose@plt>
  4051cc:	ldr	w0, [x24, #1968]
  4051d0:	cbnz	w0, 405160 <ferror@plt+0x2730>
  4051d4:	cbz	w23, 405190 <ferror@plt+0x2760>
  4051d8:	b	404eb8 <ferror@plt+0x2488>
  4051dc:	mov	x2, x26
  4051e0:	mov	w0, w23
  4051e4:	mov	x1, #0x5603                	// #22019
  4051e8:	bl	402a00 <ioctl@plt>
  4051ec:	tbz	w0, #31, 404f24 <ferror@plt+0x24f4>
  4051f0:	b	405070 <ferror@plt+0x2640>
  4051f4:	adrp	x3, 41a000 <ferror@plt+0x175d0>
  4051f8:	mov	x2, #0x10                  	// #16
  4051fc:	mov	x1, #0x1                   	// #1
  405200:	adrp	x0, 408000 <ferror@plt+0x55d0>
  405204:	ldr	x3, [x3, #952]
  405208:	add	x0, x0, #0x48
  40520c:	bl	402800 <fwrite@plt>
  405210:	mov	w1, w25
  405214:	adrp	x0, 408000 <ferror@plt+0x55d0>
  405218:	add	x0, x0, #0x2a0
  40521c:	bl	404af0 <ferror@plt+0x20c0>
  405220:	mov	w0, w25
  405224:	ldp	x19, x20, [sp, #16]
  405228:	ldp	x21, x22, [sp, #32]
  40522c:	ldp	x23, x24, [sp, #48]
  405230:	ldp	x25, x26, [sp, #64]
  405234:	ldp	x29, x30, [sp], #272
  405238:	ret
  40523c:	mov	w0, w23
  405240:	adrp	x19, 408000 <ferror@plt+0x55d0>
  405244:	bl	402670 <close@plt>
  405248:	add	x19, x19, #0xf8
  40524c:	b	405078 <ferror@plt+0x2648>
  405250:	mov	w25, w22
  405254:	b	4050dc <ferror@plt+0x26ac>
  405258:	ldr	w0, [x24, #1968]
  40525c:	cbz	w0, 405288 <ferror@plt+0x2858>
  405260:	adrp	x3, 41a000 <ferror@plt+0x175d0>
  405264:	mov	x2, #0x10                  	// #16
  405268:	mov	x1, #0x1                   	// #1
  40526c:	adrp	x0, 408000 <ferror@plt+0x55d0>
  405270:	ldr	x3, [x3, #952]
  405274:	add	x0, x0, #0x48
  405278:	bl	402800 <fwrite@plt>
  40527c:	adrp	x0, 408000 <ferror@plt+0x55d0>
  405280:	add	x0, x0, #0x1f0
  405284:	bl	404af0 <ferror@plt+0x20c0>
  405288:	adrp	x0, 408000 <ferror@plt+0x55d0>
  40528c:	add	x0, x0, #0x200
  405290:	bl	404c50 <ferror@plt+0x2220>
  405294:	str	x0, [sp, #104]
  405298:	mov	x1, x0
  40529c:	cbz	x0, 405944 <ferror@plt+0x2f14>
  4052a0:	adrp	x0, 408000 <ferror@plt+0x55d0>
  4052a4:	add	x0, x0, #0x180
  4052a8:	str	x1, [sp, #144]
  4052ac:	bl	402430 <opendir@plt>
  4052b0:	mov	x27, x0
  4052b4:	cbz	x0, 405744 <ferror@plt+0x2d14>
  4052b8:	adrp	x23, 408000 <ferror@plt+0x55d0>
  4052bc:	add	x22, sp, #0x90
  4052c0:	add	x23, x23, #0x208
  4052c4:	nop
  4052c8:	mov	x1, x23
  4052cc:	mov	x0, x22
  4052d0:	bl	402700 <strsep@plt>
  4052d4:	mov	x26, x0
  4052d8:	cbz	x0, 405378 <ferror@plt+0x2948>
  4052dc:	ldrsb	w1, [x26]
  4052e0:	cbz	w1, 4052c8 <ferror@plt+0x2898>
  4052e4:	bl	404cb8 <ferror@plt+0x2288>
  4052e8:	mov	x28, x0
  4052ec:	cmp	x0, #0x400
  4052f0:	b.eq	405348 <ferror@plt+0x2918>  // b.none
  4052f4:	mov	x1, x28
  4052f8:	mov	x0, x27
  4052fc:	bl	403ed0 <ferror@plt+0x14a0>
  405300:	mov	x28, x0
  405304:	mov	x1, x28
  405308:	mov	x0, x20
  40530c:	cbz	x28, 4052c8 <ferror@plt+0x2898>
  405310:	bl	404050 <ferror@plt+0x1620>
  405314:	mov	w26, w0
  405318:	mov	x0, x28
  40531c:	bl	402790 <free@plt>
  405320:	tbz	w26, #31, 4052c8 <ferror@plt+0x2898>
  405324:	ldr	x0, [sp, #104]
  405328:	bl	402790 <free@plt>
  40532c:	mov	x0, x27
  405330:	bl	402660 <closedir@plt>
  405334:	ldr	w0, [x24, #1968]
  405338:	cbnz	w0, 405758 <ferror@plt+0x2d28>
  40533c:	mov	w25, w26
  405340:	ldp	x27, x28, [sp, #80]
  405344:	b	4050dc <ferror@plt+0x26ac>
  405348:	mov	x0, x26
  40534c:	mov	x28, #0x0                   	// #0
  405350:	bl	404c50 <ferror@plt+0x2220>
  405354:	mov	x26, x0
  405358:	cbz	x0, 4052c8 <ferror@plt+0x2898>
  40535c:	ldrsb	w2, [x0]
  405360:	cbz	w2, 40536c <ferror@plt+0x293c>
  405364:	bl	404cb8 <ferror@plt+0x2288>
  405368:	mov	x28, x0
  40536c:	mov	x0, x26
  405370:	bl	402790 <free@plt>
  405374:	b	4052f4 <ferror@plt+0x28c4>
  405378:	ldr	x22, [x20]
  40537c:	ldr	x0, [sp, #104]
  405380:	cmp	x20, x22
  405384:	cset	w26, eq  // eq = none
  405388:	bl	402790 <free@plt>
  40538c:	mov	x0, x27
  405390:	bl	402660 <closedir@plt>
  405394:	ldr	w0, [x24, #1968]
  405398:	cbnz	w0, 405594 <ferror@plt+0x2b64>
  40539c:	cmp	x20, x22
  4053a0:	b.ne	405190 <ferror@plt+0x2760>  // b.any
  4053a4:	ldr	w0, [x24, #1968]
  4053a8:	cbz	w0, 4053d4 <ferror@plt+0x29a4>
  4053ac:	adrp	x3, 41a000 <ferror@plt+0x175d0>
  4053b0:	mov	x2, #0x10                  	// #16
  4053b4:	mov	x1, #0x1                   	// #1
  4053b8:	adrp	x0, 408000 <ferror@plt+0x55d0>
  4053bc:	ldr	x3, [x3, #952]
  4053c0:	add	x0, x0, #0x48
  4053c4:	bl	402800 <fwrite@plt>
  4053c8:	adrp	x0, 408000 <ferror@plt+0x55d0>
  4053cc:	add	x0, x0, #0x220
  4053d0:	bl	404af0 <ferror@plt+0x20c0>
  4053d4:	adrp	x0, 408000 <ferror@plt+0x55d0>
  4053d8:	add	x0, x0, #0x238
  4053dc:	bl	404b88 <ferror@plt+0x2158>
  4053e0:	str	x0, [sp, #120]
  4053e4:	mov	x1, x0
  4053e8:	cbz	x0, 4057d4 <ferror@plt+0x2da4>
  4053ec:	adrp	x0, 408000 <ferror@plt+0x55d0>
  4053f0:	add	x0, x0, #0x180
  4053f4:	str	x1, [sp, #136]
  4053f8:	bl	402430 <opendir@plt>
  4053fc:	str	x0, [sp, #112]
  405400:	cbz	x0, 405884 <ferror@plt+0x2e54>
  405404:	adrp	x23, 408000 <ferror@plt+0x55d0>
  405408:	adrp	x22, 408000 <ferror@plt+0x55d0>
  40540c:	add	x23, x23, #0x208
  405410:	add	x22, x22, #0x248
  405414:	add	x26, sp, #0x88
  405418:	adrp	x27, 408000 <ferror@plt+0x55d0>
  40541c:	add	x0, x27, #0x258
  405420:	str	x0, [sp, #104]
  405424:	nop
  405428:	mov	x1, x23
  40542c:	mov	x0, x26
  405430:	bl	402700 <strsep@plt>
  405434:	mov	x28, x0
  405438:	cbz	x0, 4055d0 <ferror@plt+0x2ba0>
  40543c:	ldrsb	w1, [x28]
  405440:	cmp	w1, #0x63
  405444:	b.ne	405428 <ferror@plt+0x29f8>  // b.any
  405448:	mov	x1, x22
  40544c:	mov	x2, #0x8                   	// #8
  405450:	bl	402590 <strncmp@plt>
  405454:	cbnz	w0, 405428 <ferror@plt+0x29f8>
  405458:	ldr	x1, [sp, #104]
  40545c:	add	x27, x28, #0x8
  405460:	mov	x0, x27
  405464:	bl	402720 <strcmp@plt>
  405468:	cmp	w0, #0x0
  40546c:	add	x3, x28, #0xc
  405470:	mov	w1, #0x2c                  	// #44
  405474:	csel	x27, x27, x3, ne  // ne = any
  405478:	mov	x0, x27
  40547c:	bl	4027f0 <strchr@plt>
  405480:	cbz	x0, 405488 <ferror@plt+0x2a58>
  405484:	strb	wzr, [x0]
  405488:	adrp	x1, 408000 <ferror@plt+0x55d0>
  40548c:	mov	x2, x27
  405490:	add	x0, sp, #0x90
  405494:	add	x1, x1, #0x88
  405498:	bl	402470 <asprintf@plt>
  40549c:	tbnz	w0, #31, 405428 <ferror@plt+0x29f8>
  4054a0:	ldr	x0, [sp, #144]
  4054a4:	mov	w1, #0x902                 	// #2306
  4054a8:	movk	w1, #0x8, lsl #16
  4054ac:	bl	402530 <open@plt>
  4054b0:	mov	w28, w0
  4054b4:	ldr	x0, [sp, #144]
  4054b8:	tbnz	w28, #31, 40573c <ferror@plt+0x2d0c>
  4054bc:	bl	402790 <free@plt>
  4054c0:	mov	x1, #0x5432                	// #21554
  4054c4:	add	x2, sp, #0x84
  4054c8:	mov	w0, w28
  4054cc:	movk	x1, #0x8004, lsl #16
  4054d0:	bl	402a00 <ioctl@plt>
  4054d4:	tbnz	w0, #31, 40578c <ferror@plt+0x2d5c>
  4054d8:	ldr	w27, [sp, #132]
  4054dc:	mov	w0, w28
  4054e0:	bl	402670 <close@plt>
  4054e4:	ldr	x0, [sp, #112]
  4054e8:	mov	x1, x27
  4054ec:	bl	403ed0 <ferror@plt+0x14a0>
  4054f0:	str	x0, [sp, #144]
  4054f4:	mov	x1, x0
  4054f8:	cbz	x0, 405428 <ferror@plt+0x29f8>
  4054fc:	mov	x0, x20
  405500:	bl	404050 <ferror@plt+0x1620>
  405504:	mov	w27, w0
  405508:	ldr	x0, [sp, #144]
  40550c:	bl	402790 <free@plt>
  405510:	tbz	w27, #31, 405428 <ferror@plt+0x29f8>
  405514:	ldr	x0, [sp, #112]
  405518:	bl	402660 <closedir@plt>
  40551c:	ldr	x0, [sp, #120]
  405520:	bl	402790 <free@plt>
  405524:	ldr	w0, [x24, #1968]
  405528:	cbnz	w0, 4057e4 <ferror@plt+0x2db4>
  40552c:	nop
  405530:	mov	w25, w27
  405534:	ldp	x27, x28, [sp, #80]
  405538:	b	4050dc <ferror@plt+0x26ac>
  40553c:	mov	w0, w23
  405540:	stp	x27, x28, [sp, #80]
  405544:	bl	402670 <close@plt>
  405548:	ldr	w0, [x24, #1968]
  40554c:	cbz	w0, 404dc4 <ferror@plt+0x2394>
  405550:	adrp	x3, 41a000 <ferror@plt+0x175d0>
  405554:	mov	x2, #0x10                  	// #16
  405558:	mov	x1, #0x1                   	// #1
  40555c:	adrp	x0, 408000 <ferror@plt+0x55d0>
  405560:	ldr	x3, [x3, #952]
  405564:	add	x0, x0, #0x48
  405568:	bl	402800 <fwrite@plt>
  40556c:	adrp	x0, 408000 <ferror@plt+0x55d0>
  405570:	add	x0, x0, #0x1a8
  405574:	bl	404af0 <ferror@plt+0x20c0>
  405578:	b	404dc4 <ferror@plt+0x2394>
  40557c:	ldr	w0, [x24, #1968]
  405580:	cbz	w0, 405288 <ferror@plt+0x2858>
  405584:	mov	w23, #0x2                   	// #2
  405588:	b	405160 <ferror@plt+0x2730>
  40558c:	mov	w25, #0x1                   	// #1
  405590:	b	4050dc <ferror@plt+0x26ac>
  405594:	adrp	x3, 41a000 <ferror@plt+0x175d0>
  405598:	mov	x2, #0x10                  	// #16
  40559c:	mov	x1, #0x1                   	// #1
  4055a0:	adrp	x0, 408000 <ferror@plt+0x55d0>
  4055a4:	ldr	x3, [x3, #952]
  4055a8:	add	x0, x0, #0x48
  4055ac:	bl	402800 <fwrite@plt>
  4055b0:	mov	w1, w26
  4055b4:	adrp	x0, 408000 <ferror@plt+0x55d0>
  4055b8:	add	x0, x0, #0x210
  4055bc:	bl	404af0 <ferror@plt+0x20c0>
  4055c0:	cmp	x20, x22
  4055c4:	b.ne	405190 <ferror@plt+0x2760>  // b.any
  4055c8:	tbnz	w26, #31, 40533c <ferror@plt+0x290c>
  4055cc:	b	4053a4 <ferror@plt+0x2974>
  4055d0:	ldr	x22, [x20]
  4055d4:	ldr	x0, [sp, #112]
  4055d8:	cmp	x20, x22
  4055dc:	cset	w1, eq  // eq = none
  4055e0:	mov	w27, w1
  4055e4:	bl	402660 <closedir@plt>
  4055e8:	ldr	x0, [sp, #120]
  4055ec:	bl	402790 <free@plt>
  4055f0:	ldr	w0, [x24, #1968]
  4055f4:	cbnz	w0, 405798 <ferror@plt+0x2d68>
  4055f8:	cmp	x20, x22
  4055fc:	b.ne	405190 <ferror@plt+0x2760>  // b.any
  405600:	ldr	w0, [x24, #1968]
  405604:	cbz	w0, 405630 <ferror@plt+0x2c00>
  405608:	adrp	x3, 41a000 <ferror@plt+0x175d0>
  40560c:	mov	x2, #0x10                  	// #16
  405610:	mov	x1, #0x1                   	// #1
  405614:	adrp	x0, 408000 <ferror@plt+0x55d0>
  405618:	ldr	x3, [x3, #952]
  40561c:	add	x0, x0, #0x48
  405620:	bl	402800 <fwrite@plt>
  405624:	adrp	x0, 408000 <ferror@plt+0x55d0>
  405628:	add	x0, x0, #0x278
  40562c:	bl	404af0 <ferror@plt+0x20c0>
  405630:	cbz	x19, 40563c <ferror@plt+0x2c0c>
  405634:	ldrsb	w0, [x19]
  405638:	cbnz	w0, 4058a0 <ferror@plt+0x2e70>
  40563c:	mov	w0, w21
  405640:	bl	402390 <dup@plt>
  405644:	mov	w22, w0
  405648:	tbnz	w22, #31, 405818 <ferror@plt+0x2de8>
  40564c:	mov	x1, #0x5432                	// #21554
  405650:	add	x2, sp, #0x90
  405654:	mov	w0, w22
  405658:	movk	x1, #0x8004, lsl #16
  40565c:	bl	402a00 <ioctl@plt>
  405660:	tbnz	w0, #31, 405834 <ferror@plt+0x2e04>
  405664:	ldr	w26, [sp, #144]
  405668:	adrp	x0, 408000 <ferror@plt+0x55d0>
  40566c:	add	x0, x0, #0x180
  405670:	bl	402430 <opendir@plt>
  405674:	mov	x23, x0
  405678:	cbz	x0, 405834 <ferror@plt+0x2e04>
  40567c:	mov	w1, w26
  405680:	bl	403ed0 <ferror@plt+0x14a0>
  405684:	mov	x26, x0
  405688:	mov	x0, x23
  40568c:	bl	402660 <closedir@plt>
  405690:	cbz	x26, 4058b8 <ferror@plt+0x2e88>
  405694:	mov	x1, x26
  405698:	mov	x0, x20
  40569c:	bl	404050 <ferror@plt+0x1620>
  4056a0:	mov	w23, w0
  4056a4:	mov	x0, x26
  4056a8:	bl	402790 <free@plt>
  4056ac:	tbnz	w23, #31, 4058d8 <ferror@plt+0x2ea8>
  4056b0:	ldr	x0, [x20]
  4056b4:	cmp	x20, x0
  4056b8:	b.eq	405834 <ferror@plt+0x2e04>  // b.none
  4056bc:	ldr	x0, [x20, #8]
  4056c0:	cmp	x0, #0x0
  4056c4:	ccmp	x20, x0, #0x4, ne  // ne = any
  4056c8:	b.eq	4056d8 <ferror@plt+0x2ca8>  // b.none
  4056cc:	cbz	x19, 405734 <ferror@plt+0x2d04>
  4056d0:	ldrsb	w1, [x19]
  4056d4:	cbz	w1, 405734 <ferror@plt+0x2d04>
  4056d8:	mov	w0, w22
  4056dc:	bl	402670 <close@plt>
  4056e0:	ldr	w0, [x24, #1968]
  4056e4:	cbnz	w0, 405848 <ferror@plt+0x2e18>
  4056e8:	cbz	w23, 405190 <ferror@plt+0x2760>
  4056ec:	ldr	x0, [x20]
  4056f0:	cmp	x20, x0
  4056f4:	b.eq	40582c <ferror@plt+0x2dfc>  // b.none
  4056f8:	ldr	w0, [x24, #1968]
  4056fc:	cbz	w0, 405190 <ferror@plt+0x2760>
  405700:	adrp	x3, 41a000 <ferror@plt+0x175d0>
  405704:	mov	x2, #0x10                  	// #16
  405708:	mov	x1, #0x1                   	// #1
  40570c:	adrp	x0, 408000 <ferror@plt+0x55d0>
  405710:	ldr	x3, [x3, #952]
  405714:	add	x0, x0, #0x48
  405718:	bl	402800 <fwrite@plt>
  40571c:	mov	w1, w25
  405720:	adrp	x0, 408000 <ferror@plt+0x55d0>
  405724:	add	x0, x0, #0x188
  405728:	bl	404af0 <ferror@plt+0x20c0>
  40572c:	ldp	x27, x28, [sp, #80]
  405730:	b	4050dc <ferror@plt+0x26ac>
  405734:	str	w21, [x0, #36]
  405738:	b	4056d8 <ferror@plt+0x2ca8>
  40573c:	bl	402790 <free@plt>
  405740:	b	405428 <ferror@plt+0x29f8>
  405744:	ldr	x0, [sp, #104]
  405748:	mov	w26, #0x1                   	// #1
  40574c:	bl	402790 <free@plt>
  405750:	ldr	w0, [x24, #1968]
  405754:	cbz	w0, 4053d4 <ferror@plt+0x29a4>
  405758:	adrp	x3, 41a000 <ferror@plt+0x175d0>
  40575c:	mov	x2, #0x10                  	// #16
  405760:	mov	x1, #0x1                   	// #1
  405764:	adrp	x0, 408000 <ferror@plt+0x55d0>
  405768:	ldr	x3, [x3, #952]
  40576c:	add	x0, x0, #0x48
  405770:	bl	402800 <fwrite@plt>
  405774:	adrp	x0, 408000 <ferror@plt+0x55d0>
  405778:	mov	w1, w26
  40577c:	add	x0, x0, #0x210
  405780:	bl	404af0 <ferror@plt+0x20c0>
  405784:	tbnz	w26, #31, 40533c <ferror@plt+0x290c>
  405788:	b	4053a4 <ferror@plt+0x2974>
  40578c:	mov	w0, w28
  405790:	bl	402670 <close@plt>
  405794:	b	405428 <ferror@plt+0x29f8>
  405798:	adrp	x3, 41a000 <ferror@plt+0x175d0>
  40579c:	mov	x2, #0x10                  	// #16
  4057a0:	mov	x1, #0x1                   	// #1
  4057a4:	adrp	x0, 408000 <ferror@plt+0x55d0>
  4057a8:	ldr	x3, [x3, #952]
  4057ac:	add	x0, x0, #0x48
  4057b0:	bl	402800 <fwrite@plt>
  4057b4:	mov	w1, w27
  4057b8:	adrp	x0, 408000 <ferror@plt+0x55d0>
  4057bc:	add	x0, x0, #0x260
  4057c0:	bl	404af0 <ferror@plt+0x20c0>
  4057c4:	cmp	x20, x22
  4057c8:	b.ne	405190 <ferror@plt+0x2760>  // b.any
  4057cc:	tbnz	w27, #31, 405530 <ferror@plt+0x2b00>
  4057d0:	b	405600 <ferror@plt+0x2bd0>
  4057d4:	ldr	w0, [x24, #1968]
  4057d8:	cbz	w0, 405630 <ferror@plt+0x2c00>
  4057dc:	mov	w0, #0x2                   	// #2
  4057e0:	mov	w27, w0
  4057e4:	adrp	x3, 41a000 <ferror@plt+0x175d0>
  4057e8:	mov	x2, #0x10                  	// #16
  4057ec:	mov	x1, #0x1                   	// #1
  4057f0:	adrp	x0, 408000 <ferror@plt+0x55d0>
  4057f4:	ldr	x3, [x3, #952]
  4057f8:	add	x0, x0, #0x48
  4057fc:	bl	402800 <fwrite@plt>
  405800:	adrp	x0, 408000 <ferror@plt+0x55d0>
  405804:	mov	w1, w27
  405808:	add	x0, x0, #0x260
  40580c:	bl	404af0 <ferror@plt+0x20c0>
  405810:	tbnz	w27, #31, 405530 <ferror@plt+0x2b00>
  405814:	b	405600 <ferror@plt+0x2bd0>
  405818:	ldr	w0, [x24, #1968]
  40581c:	cbnz	w0, 405844 <ferror@plt+0x2e14>
  405820:	ldr	x0, [x20]
  405824:	cmp	x20, x0
  405828:	b.ne	405190 <ferror@plt+0x2760>  // b.any
  40582c:	ldp	x27, x28, [sp, #80]
  405830:	b	405078 <ferror@plt+0x2648>
  405834:	mov	w0, w22
  405838:	bl	402670 <close@plt>
  40583c:	ldr	w0, [x24, #1968]
  405840:	cbz	w0, 4056ec <ferror@plt+0x2cbc>
  405844:	mov	w23, #0x1                   	// #1
  405848:	adrp	x3, 41a000 <ferror@plt+0x175d0>
  40584c:	mov	x2, #0x10                  	// #16
  405850:	mov	x1, #0x1                   	// #1
  405854:	adrp	x0, 408000 <ferror@plt+0x55d0>
  405858:	ldr	x3, [x3, #952]
  40585c:	add	x0, x0, #0x48
  405860:	bl	402800 <fwrite@plt>
  405864:	mov	w1, w23
  405868:	adrp	x0, 408000 <ferror@plt+0x55d0>
  40586c:	add	x0, x0, #0x288
  405870:	bl	404af0 <ferror@plt+0x20c0>
  405874:	cmp	w23, #0x0
  405878:	cbz	w23, 405190 <ferror@plt+0x2760>
  40587c:	b.lt	404ebc <ferror@plt+0x248c>  // b.tstop
  405880:	b	4056ec <ferror@plt+0x2cbc>
  405884:	ldr	x0, [sp, #120]
  405888:	bl	402790 <free@plt>
  40588c:	ldr	w0, [x24, #1968]
  405890:	cbz	w0, 405630 <ferror@plt+0x2c00>
  405894:	mov	w0, #0x1                   	// #1
  405898:	mov	w27, w0
  40589c:	b	4057e4 <ferror@plt+0x2db4>
  4058a0:	mov	w1, #0x902                 	// #2306
  4058a4:	mov	x0, x19
  4058a8:	movk	w1, #0x8, lsl #16
  4058ac:	bl	402530 <open@plt>
  4058b0:	mov	w22, w0
  4058b4:	b	405648 <ferror@plt+0x2c18>
  4058b8:	cbz	x19, 40592c <ferror@plt+0x2efc>
  4058bc:	ldrsb	w0, [x19]
  4058c0:	cbz	w0, 40592c <ferror@plt+0x2efc>
  4058c4:	mov	x0, x19
  4058c8:	bl	402650 <strdup@plt>
  4058cc:	mov	x26, x0
  4058d0:	cbnz	x0, 405694 <ferror@plt+0x2c64>
  4058d4:	mov	w23, #0xfffffff4            	// #-12
  4058d8:	mov	w0, w22
  4058dc:	bl	402670 <close@plt>
  4058e0:	ldr	w0, [x24, #1968]
  4058e4:	cbz	w0, 404ebc <ferror@plt+0x248c>
  4058e8:	b	405848 <ferror@plt+0x2e18>
  4058ec:	mov	w25, #0xfffffff4            	// #-12
  4058f0:	b	4050dc <ferror@plt+0x26ac>
  4058f4:	adrp	x1, 41a000 <ferror@plt+0x175d0>
  4058f8:	mov	x2, #0x10                  	// #16
  4058fc:	adrp	x0, 408000 <ferror@plt+0x55d0>
  405900:	add	x0, x0, #0x48
  405904:	ldr	x3, [x1, #952]
  405908:	mov	x1, #0x1                   	// #1
  40590c:	mov	w25, #0x0                   	// #0
  405910:	bl	402800 <fwrite@plt>
  405914:	mov	w2, w21
  405918:	mov	x1, x19
  40591c:	adrp	x0, 408000 <ferror@plt+0x55d0>
  405920:	add	x0, x0, #0x128
  405924:	bl	404af0 <ferror@plt+0x20c0>
  405928:	b	405548 <ferror@plt+0x2b18>
  40592c:	mov	w0, w21
  405930:	bl	402400 <ttyname@plt>
  405934:	cbnz	x0, 4058c8 <ferror@plt+0x2e98>
  405938:	adrp	x0, 408000 <ferror@plt+0x55d0>
  40593c:	add	x0, x0, #0x108
  405940:	b	4058c8 <ferror@plt+0x2e98>
  405944:	mov	w26, #0x2                   	// #2
  405948:	b	405750 <ferror@plt+0x2d20>
  40594c:	stp	x27, x28, [sp, #80]
  405950:	b	405548 <ferror@plt+0x2b18>
  405954:	nop
  405958:	str	xzr, [x1]
  40595c:	mov	x2, x0
  405960:	cbz	x0, 4059d8 <ferror@plt+0x2fa8>
  405964:	ldrsb	w3, [x0]
  405968:	cmp	w3, #0x2f
  40596c:	b.ne	4059c4 <ferror@plt+0x2f94>  // b.any
  405970:	ldrsb	w3, [x2, #1]
  405974:	mov	x0, x2
  405978:	add	x2, x2, #0x1
  40597c:	cmp	w3, #0x2f
  405980:	b.eq	405970 <ferror@plt+0x2f40>  // b.none
  405984:	mov	x3, #0x1                   	// #1
  405988:	str	x3, [x1]
  40598c:	ldrsb	w3, [x0, #1]
  405990:	cmp	w3, #0x2f
  405994:	ccmp	w3, #0x0, #0x4, ne  // ne = any
  405998:	b.eq	4059c0 <ferror@plt+0x2f90>  // b.none
  40599c:	sub	x2, x2, #0x1
  4059a0:	mov	x3, #0x2                   	// #2
  4059a4:	nop
  4059a8:	str	x3, [x1]
  4059ac:	ldrsb	w4, [x2, x3]
  4059b0:	add	x3, x3, #0x1
  4059b4:	cmp	w4, #0x2f
  4059b8:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  4059bc:	b.ne	4059a8 <ferror@plt+0x2f78>  // b.any
  4059c0:	ret
  4059c4:	mov	x0, #0x0                   	// #0
  4059c8:	cbz	w3, 4059c0 <ferror@plt+0x2f90>
  4059cc:	mov	x0, x2
  4059d0:	add	x2, x2, #0x1
  4059d4:	b	405984 <ferror@plt+0x2f54>
  4059d8:	mov	x0, #0x0                   	// #0
  4059dc:	ret
  4059e0:	stp	x29, x30, [sp, #-48]!
  4059e4:	mov	x29, sp
  4059e8:	stp	x19, x20, [sp, #16]
  4059ec:	mov	x20, x0
  4059f0:	mov	w19, #0x0                   	// #0
  4059f4:	str	x21, [sp, #32]
  4059f8:	mov	x21, x1
  4059fc:	ldrsb	w1, [x0]
  405a00:	mov	x0, #0x0                   	// #0
  405a04:	cbz	w1, 405a2c <ferror@plt+0x2ffc>
  405a08:	cmp	w1, #0x5c
  405a0c:	b.eq	405a3c <ferror@plt+0x300c>  // b.none
  405a10:	mov	x0, x21
  405a14:	bl	4027f0 <strchr@plt>
  405a18:	cbnz	x0, 405a68 <ferror@plt+0x3038>
  405a1c:	add	w19, w19, #0x1
  405a20:	sxtw	x0, w19
  405a24:	ldrsb	w1, [x20, w19, sxtw]
  405a28:	cbnz	w1, 405a08 <ferror@plt+0x2fd8>
  405a2c:	ldp	x19, x20, [sp, #16]
  405a30:	ldr	x21, [sp, #32]
  405a34:	ldp	x29, x30, [sp], #48
  405a38:	ret
  405a3c:	add	w0, w19, #0x1
  405a40:	ldrsb	w0, [x20, w0, sxtw]
  405a44:	cbz	w0, 405a68 <ferror@plt+0x3038>
  405a48:	add	w19, w19, #0x2
  405a4c:	sxtw	x0, w19
  405a50:	ldrsb	w1, [x20, w19, sxtw]
  405a54:	cbnz	w1, 405a08 <ferror@plt+0x2fd8>
  405a58:	ldp	x19, x20, [sp, #16]
  405a5c:	ldr	x21, [sp, #32]
  405a60:	ldp	x29, x30, [sp], #48
  405a64:	ret
  405a68:	sxtw	x0, w19
  405a6c:	ldp	x19, x20, [sp, #16]
  405a70:	ldr	x21, [sp, #32]
  405a74:	ldp	x29, x30, [sp], #48
  405a78:	ret
  405a7c:	nop
  405a80:	stp	x29, x30, [sp, #-80]!
  405a84:	mov	x29, sp
  405a88:	stp	x19, x20, [sp, #16]
  405a8c:	mov	x19, x0
  405a90:	stp	x21, x22, [sp, #32]
  405a94:	mov	x22, x1
  405a98:	mov	w21, w2
  405a9c:	str	x23, [sp, #48]
  405aa0:	adrp	x23, 41a000 <ferror@plt+0x175d0>
  405aa4:	str	xzr, [sp, #72]
  405aa8:	bl	402990 <__errno_location@plt>
  405aac:	str	wzr, [x0]
  405ab0:	cbz	x19, 405ac4 <ferror@plt+0x3094>
  405ab4:	mov	x20, x0
  405ab8:	ldrsb	w0, [x19]
  405abc:	adrp	x23, 41a000 <ferror@plt+0x175d0>
  405ac0:	cbnz	w0, 405adc <ferror@plt+0x30ac>
  405ac4:	ldr	w0, [x23, #944]
  405ac8:	adrp	x1, 408000 <ferror@plt+0x55d0>
  405acc:	mov	x3, x19
  405ad0:	mov	x2, x22
  405ad4:	add	x1, x1, #0x2c8
  405ad8:	bl	402940 <errx@plt>
  405adc:	add	x1, sp, #0x48
  405ae0:	mov	w2, w21
  405ae4:	mov	x0, x19
  405ae8:	mov	w3, #0x0                   	// #0
  405aec:	bl	402610 <__strtoul_internal@plt>
  405af0:	ldr	w1, [x20]
  405af4:	cbnz	w1, 405b24 <ferror@plt+0x30f4>
  405af8:	ldr	x1, [sp, #72]
  405afc:	cmp	x1, x19
  405b00:	b.eq	405ac4 <ferror@plt+0x3094>  // b.none
  405b04:	cbz	x1, 405b10 <ferror@plt+0x30e0>
  405b08:	ldrsb	w1, [x1]
  405b0c:	cbnz	w1, 405ac4 <ferror@plt+0x3094>
  405b10:	ldp	x19, x20, [sp, #16]
  405b14:	ldp	x21, x22, [sp, #32]
  405b18:	ldr	x23, [sp, #48]
  405b1c:	ldp	x29, x30, [sp], #80
  405b20:	ret
  405b24:	ldr	w0, [x23, #944]
  405b28:	cmp	w1, #0x22
  405b2c:	b.ne	405ac4 <ferror@plt+0x3094>  // b.any
  405b30:	adrp	x1, 408000 <ferror@plt+0x55d0>
  405b34:	mov	x3, x19
  405b38:	mov	x2, x22
  405b3c:	add	x1, x1, #0x2c8
  405b40:	bl	4029f0 <err@plt>
  405b44:	nop
  405b48:	stp	x29, x30, [sp, #-32]!
  405b4c:	mov	x29, sp
  405b50:	stp	x19, x20, [sp, #16]
  405b54:	mov	x19, x1
  405b58:	mov	x20, x0
  405b5c:	bl	402990 <__errno_location@plt>
  405b60:	mov	x4, x0
  405b64:	adrp	x0, 41a000 <ferror@plt+0x175d0>
  405b68:	mov	w5, #0x22                  	// #34
  405b6c:	adrp	x1, 408000 <ferror@plt+0x55d0>
  405b70:	mov	x3, x20
  405b74:	ldr	w0, [x0, #944]
  405b78:	mov	x2, x19
  405b7c:	str	w5, [x4]
  405b80:	add	x1, x1, #0x2c8
  405b84:	bl	4029f0 <err@plt>
  405b88:	stp	x29, x30, [sp, #-32]!
  405b8c:	mov	x29, sp
  405b90:	stp	x19, x20, [sp, #16]
  405b94:	mov	x20, x1
  405b98:	mov	x19, x0
  405b9c:	bl	405a80 <ferror@plt+0x3050>
  405ba0:	mov	x1, #0xffffffff            	// #4294967295
  405ba4:	cmp	x0, x1
  405ba8:	b.hi	405bb8 <ferror@plt+0x3188>  // b.pmore
  405bac:	ldp	x19, x20, [sp, #16]
  405bb0:	ldp	x29, x30, [sp], #32
  405bb4:	ret
  405bb8:	mov	x1, x20
  405bbc:	mov	x0, x19
  405bc0:	bl	405b48 <ferror@plt+0x3118>
  405bc4:	nop
  405bc8:	adrp	x1, 41a000 <ferror@plt+0x175d0>
  405bcc:	str	w0, [x1, #944]
  405bd0:	ret
  405bd4:	nop
  405bd8:	stp	x29, x30, [sp, #-128]!
  405bdc:	mov	x29, sp
  405be0:	stp	x19, x20, [sp, #16]
  405be4:	mov	x20, x0
  405be8:	stp	x21, x22, [sp, #32]
  405bec:	mov	x22, x1
  405bf0:	stp	x23, x24, [sp, #48]
  405bf4:	mov	x23, x2
  405bf8:	str	xzr, [x1]
  405bfc:	bl	402990 <__errno_location@plt>
  405c00:	mov	x21, x0
  405c04:	cbz	x20, 405e98 <ferror@plt+0x3468>
  405c08:	ldrsb	w19, [x20]
  405c0c:	cbz	w19, 405e98 <ferror@plt+0x3468>
  405c10:	bl	402740 <__ctype_b_loc@plt>
  405c14:	mov	x24, x0
  405c18:	mov	x2, x20
  405c1c:	ldr	x0, [x0]
  405c20:	b	405c28 <ferror@plt+0x31f8>
  405c24:	ldrsb	w19, [x2, #1]!
  405c28:	ubfiz	x1, x19, #1, #8
  405c2c:	ldrh	w1, [x0, x1]
  405c30:	tbnz	w1, #13, 405c24 <ferror@plt+0x31f4>
  405c34:	cmp	w19, #0x2d
  405c38:	b.eq	405e98 <ferror@plt+0x3468>  // b.none
  405c3c:	stp	x25, x26, [sp, #64]
  405c40:	mov	x0, x20
  405c44:	mov	w3, #0x0                   	// #0
  405c48:	stp	x27, x28, [sp, #80]
  405c4c:	add	x27, sp, #0x78
  405c50:	mov	x1, x27
  405c54:	str	wzr, [x21]
  405c58:	mov	w2, #0x0                   	// #0
  405c5c:	str	xzr, [sp, #120]
  405c60:	bl	402610 <__strtoul_internal@plt>
  405c64:	mov	x25, x0
  405c68:	ldr	x28, [sp, #120]
  405c6c:	ldr	w0, [x21]
  405c70:	cmp	x28, x20
  405c74:	b.eq	405e88 <ferror@plt+0x3458>  // b.none
  405c78:	cbnz	w0, 405eb8 <ferror@plt+0x3488>
  405c7c:	cbz	x28, 405f2c <ferror@plt+0x34fc>
  405c80:	ldrsb	w0, [x28]
  405c84:	mov	w20, #0x0                   	// #0
  405c88:	mov	x26, #0x0                   	// #0
  405c8c:	cbz	w0, 405f2c <ferror@plt+0x34fc>
  405c90:	ldrsb	w0, [x28, #1]
  405c94:	cmp	w0, #0x69
  405c98:	b.eq	405d44 <ferror@plt+0x3314>  // b.none
  405c9c:	and	w1, w0, #0xffffffdf
  405ca0:	cmp	w1, #0x42
  405ca4:	b.ne	405f1c <ferror@plt+0x34ec>  // b.any
  405ca8:	ldrsb	w0, [x28, #2]
  405cac:	cbz	w0, 405f64 <ferror@plt+0x3534>
  405cb0:	bl	4024b0 <localeconv@plt>
  405cb4:	cbz	x0, 405e90 <ferror@plt+0x3460>
  405cb8:	ldr	x1, [x0]
  405cbc:	cbz	x1, 405e90 <ferror@plt+0x3460>
  405cc0:	mov	x0, x1
  405cc4:	str	x1, [sp, #104]
  405cc8:	bl	402350 <strlen@plt>
  405ccc:	mov	x19, x0
  405cd0:	cbnz	x26, 405e90 <ferror@plt+0x3460>
  405cd4:	ldrsb	w0, [x28]
  405cd8:	cbz	w0, 405e90 <ferror@plt+0x3460>
  405cdc:	ldr	x1, [sp, #104]
  405ce0:	mov	x2, x19
  405ce4:	mov	x0, x1
  405ce8:	mov	x1, x28
  405cec:	bl	402590 <strncmp@plt>
  405cf0:	cbnz	w0, 405e90 <ferror@plt+0x3460>
  405cf4:	ldrsb	w4, [x28, x19]
  405cf8:	add	x1, x28, x19
  405cfc:	cmp	w4, #0x30
  405d00:	b.ne	405f40 <ferror@plt+0x3510>  // b.any
  405d04:	add	w0, w20, #0x1
  405d08:	mov	x19, x1
  405d0c:	nop
  405d10:	sub	w3, w19, w1
  405d14:	ldrsb	w4, [x19, #1]!
  405d18:	add	w20, w3, w0
  405d1c:	cmp	w4, #0x30
  405d20:	b.eq	405d10 <ferror@plt+0x32e0>  // b.none
  405d24:	ldr	x0, [x24]
  405d28:	ldrh	w0, [x0, w4, sxtw #1]
  405d2c:	tbnz	w0, #11, 405ecc <ferror@plt+0x349c>
  405d30:	mov	x28, x19
  405d34:	str	x19, [sp, #120]
  405d38:	ldrsb	w0, [x28, #1]
  405d3c:	cmp	w0, #0x69
  405d40:	b.ne	405c9c <ferror@plt+0x326c>  // b.any
  405d44:	ldrsb	w0, [x28, #2]
  405d48:	and	w0, w0, #0xffffffdf
  405d4c:	cmp	w0, #0x42
  405d50:	b.ne	405cb0 <ferror@plt+0x3280>  // b.any
  405d54:	ldrsb	w0, [x28, #3]
  405d58:	cbnz	w0, 405cb0 <ferror@plt+0x3280>
  405d5c:	mov	x19, #0x400                 	// #1024
  405d60:	ldrsb	w27, [x28]
  405d64:	adrp	x24, 408000 <ferror@plt+0x55d0>
  405d68:	add	x24, x24, #0x2d8
  405d6c:	mov	x0, x24
  405d70:	mov	w1, w27
  405d74:	bl	4027f0 <strchr@plt>
  405d78:	cbz	x0, 405f6c <ferror@plt+0x353c>
  405d7c:	sub	x1, x0, x24
  405d80:	add	w1, w1, #0x1
  405d84:	cbz	w1, 405f88 <ferror@plt+0x3558>
  405d88:	sxtw	x2, w19
  405d8c:	umulh	x0, x25, x2
  405d90:	cbnz	x0, 405f58 <ferror@plt+0x3528>
  405d94:	sub	w0, w1, #0x2
  405d98:	b	405da8 <ferror@plt+0x3378>
  405d9c:	umulh	x3, x25, x2
  405da0:	sub	w0, w0, #0x1
  405da4:	cbnz	x3, 405f58 <ferror@plt+0x3528>
  405da8:	mul	x25, x25, x2
  405dac:	cmn	w0, #0x1
  405db0:	b.ne	405d9c <ferror@plt+0x336c>  // b.any
  405db4:	mov	w0, #0x0                   	// #0
  405db8:	cbz	x23, 405dc0 <ferror@plt+0x3390>
  405dbc:	str	w1, [x23]
  405dc0:	cmp	x26, #0x0
  405dc4:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  405dc8:	b.eq	405e74 <ferror@plt+0x3444>  // b.none
  405dcc:	sub	w1, w1, #0x2
  405dd0:	mov	x5, #0x1                   	// #1
  405dd4:	b	405de4 <ferror@plt+0x33b4>
  405dd8:	umulh	x2, x5, x19
  405ddc:	sub	w1, w1, #0x1
  405de0:	cbnz	x2, 405df0 <ferror@plt+0x33c0>
  405de4:	mul	x5, x5, x19
  405de8:	cmn	w1, #0x1
  405dec:	b.ne	405dd8 <ferror@plt+0x33a8>  // b.any
  405df0:	cmp	x26, #0xa
  405df4:	mov	x1, #0xa                   	// #10
  405df8:	b.ls	405e10 <ferror@plt+0x33e0>  // b.plast
  405dfc:	nop
  405e00:	add	x1, x1, x1, lsl #2
  405e04:	cmp	x26, x1, lsl #1
  405e08:	lsl	x1, x1, #1
  405e0c:	b.hi	405e00 <ferror@plt+0x33d0>  // b.pmore
  405e10:	cbz	w20, 405e2c <ferror@plt+0x33fc>
  405e14:	mov	w2, #0x0                   	// #0
  405e18:	add	x1, x1, x1, lsl #2
  405e1c:	add	w2, w2, #0x1
  405e20:	cmp	w20, w2
  405e24:	lsl	x1, x1, #1
  405e28:	b.ne	405e18 <ferror@plt+0x33e8>  // b.any
  405e2c:	mov	x8, #0xcccccccccccccccc    	// #-3689348814741910324
  405e30:	mov	x4, #0x1                   	// #1
  405e34:	movk	x8, #0xcccd
  405e38:	umulh	x6, x26, x8
  405e3c:	add	x7, x4, x4, lsl #2
  405e40:	mov	x3, x4
  405e44:	cmp	x26, #0x9
  405e48:	lsl	x4, x7, #1
  405e4c:	lsr	x2, x6, #3
  405e50:	add	x2, x2, x2, lsl #2
  405e54:	sub	x2, x26, x2, lsl #1
  405e58:	lsr	x26, x6, #3
  405e5c:	cbz	x2, 405e70 <ferror@plt+0x3440>
  405e60:	udiv	x3, x1, x3
  405e64:	udiv	x2, x3, x2
  405e68:	udiv	x2, x5, x2
  405e6c:	add	x25, x25, x2
  405e70:	b.hi	405e38 <ferror@plt+0x3408>  // b.pmore
  405e74:	str	x25, [x22]
  405e78:	tbnz	w0, #31, 405f48 <ferror@plt+0x3518>
  405e7c:	ldp	x25, x26, [sp, #64]
  405e80:	ldp	x27, x28, [sp, #80]
  405e84:	b	405ea4 <ferror@plt+0x3474>
  405e88:	cbnz	w0, 405ec4 <ferror@plt+0x3494>
  405e8c:	nop
  405e90:	ldp	x25, x26, [sp, #64]
  405e94:	ldp	x27, x28, [sp, #80]
  405e98:	mov	w1, #0x16                  	// #22
  405e9c:	mov	w0, #0xffffffea            	// #-22
  405ea0:	str	w1, [x21]
  405ea4:	ldp	x19, x20, [sp, #16]
  405ea8:	ldp	x21, x22, [sp, #32]
  405eac:	ldp	x23, x24, [sp, #48]
  405eb0:	ldp	x29, x30, [sp], #128
  405eb4:	ret
  405eb8:	sub	x1, x25, #0x1
  405ebc:	cmn	x1, #0x3
  405ec0:	b.ls	405c7c <ferror@plt+0x324c>  // b.plast
  405ec4:	neg	w0, w0
  405ec8:	b	405e78 <ferror@plt+0x3448>
  405ecc:	str	wzr, [x21]
  405ed0:	mov	x1, x27
  405ed4:	mov	x0, x19
  405ed8:	mov	w3, #0x0                   	// #0
  405edc:	mov	w2, #0x0                   	// #0
  405ee0:	str	xzr, [sp, #120]
  405ee4:	bl	402610 <__strtoul_internal@plt>
  405ee8:	mov	x26, x0
  405eec:	ldr	x28, [sp, #120]
  405ef0:	ldr	w0, [x21]
  405ef4:	cmp	x28, x19
  405ef8:	b.eq	405e88 <ferror@plt+0x3458>  // b.none
  405efc:	cbz	w0, 405f24 <ferror@plt+0x34f4>
  405f00:	sub	x1, x26, #0x1
  405f04:	cmn	x1, #0x3
  405f08:	b.hi	405ec4 <ferror@plt+0x3494>  // b.pmore
  405f0c:	cbz	x28, 405e90 <ferror@plt+0x3460>
  405f10:	ldrsb	w0, [x28]
  405f14:	cbnz	w0, 405c90 <ferror@plt+0x3260>
  405f18:	b	405e90 <ferror@plt+0x3460>
  405f1c:	cbnz	w0, 405cb0 <ferror@plt+0x3280>
  405f20:	b	405d5c <ferror@plt+0x332c>
  405f24:	cbnz	x26, 405f0c <ferror@plt+0x34dc>
  405f28:	b	405c90 <ferror@plt+0x3260>
  405f2c:	mov	w0, #0x0                   	// #0
  405f30:	ldp	x27, x28, [sp, #80]
  405f34:	str	x25, [x22]
  405f38:	ldp	x25, x26, [sp, #64]
  405f3c:	b	405ea4 <ferror@plt+0x3474>
  405f40:	mov	x19, x1
  405f44:	b	405d24 <ferror@plt+0x32f4>
  405f48:	neg	w1, w0
  405f4c:	ldp	x25, x26, [sp, #64]
  405f50:	ldp	x27, x28, [sp, #80]
  405f54:	b	405ea0 <ferror@plt+0x3470>
  405f58:	mov	w0, #0xffffffde            	// #-34
  405f5c:	cbnz	x23, 405dbc <ferror@plt+0x338c>
  405f60:	b	405dc0 <ferror@plt+0x3390>
  405f64:	mov	x19, #0x3e8                 	// #1000
  405f68:	b	405d60 <ferror@plt+0x3330>
  405f6c:	adrp	x1, 408000 <ferror@plt+0x55d0>
  405f70:	add	x24, x1, #0x2e8
  405f74:	mov	x0, x24
  405f78:	mov	w1, w27
  405f7c:	bl	4027f0 <strchr@plt>
  405f80:	cbnz	x0, 405d7c <ferror@plt+0x334c>
  405f84:	b	405e90 <ferror@plt+0x3460>
  405f88:	mov	w0, #0x0                   	// #0
  405f8c:	cbnz	x23, 405dbc <ferror@plt+0x338c>
  405f90:	ldp	x27, x28, [sp, #80]
  405f94:	str	x25, [x22]
  405f98:	ldp	x25, x26, [sp, #64]
  405f9c:	b	405ea4 <ferror@plt+0x3474>
  405fa0:	mov	x2, #0x0                   	// #0
  405fa4:	b	405bd8 <ferror@plt+0x31a8>
  405fa8:	stp	x29, x30, [sp, #-48]!
  405fac:	mov	x29, sp
  405fb0:	stp	x21, x22, [sp, #32]
  405fb4:	mov	x22, x1
  405fb8:	cbz	x0, 406018 <ferror@plt+0x35e8>
  405fbc:	mov	x21, x0
  405fc0:	stp	x19, x20, [sp, #16]
  405fc4:	mov	x20, x0
  405fc8:	b	405fe4 <ferror@plt+0x35b4>
  405fcc:	bl	402740 <__ctype_b_loc@plt>
  405fd0:	ubfiz	x19, x19, #1, #8
  405fd4:	ldr	x2, [x0]
  405fd8:	ldrh	w2, [x2, x19]
  405fdc:	tbz	w2, #11, 405fec <ferror@plt+0x35bc>
  405fe0:	add	x20, x20, #0x1
  405fe4:	ldrsb	w19, [x20]
  405fe8:	cbnz	w19, 405fcc <ferror@plt+0x359c>
  405fec:	cbz	x22, 405ff4 <ferror@plt+0x35c4>
  405ff0:	str	x20, [x22]
  405ff4:	cmp	x20, x21
  405ff8:	b.ls	406030 <ferror@plt+0x3600>  // b.plast
  405ffc:	ldrsb	w1, [x20]
  406000:	mov	w0, #0x1                   	// #1
  406004:	ldp	x19, x20, [sp, #16]
  406008:	cbnz	w1, 406020 <ferror@plt+0x35f0>
  40600c:	ldp	x21, x22, [sp, #32]
  406010:	ldp	x29, x30, [sp], #48
  406014:	ret
  406018:	cbz	x1, 406020 <ferror@plt+0x35f0>
  40601c:	str	xzr, [x1]
  406020:	mov	w0, #0x0                   	// #0
  406024:	ldp	x21, x22, [sp, #32]
  406028:	ldp	x29, x30, [sp], #48
  40602c:	ret
  406030:	mov	w0, #0x0                   	// #0
  406034:	ldp	x19, x20, [sp, #16]
  406038:	b	406024 <ferror@plt+0x35f4>
  40603c:	nop
  406040:	stp	x29, x30, [sp, #-48]!
  406044:	mov	x29, sp
  406048:	stp	x21, x22, [sp, #32]
  40604c:	mov	x22, x1
  406050:	cbz	x0, 4060b0 <ferror@plt+0x3680>
  406054:	mov	x21, x0
  406058:	stp	x19, x20, [sp, #16]
  40605c:	mov	x20, x0
  406060:	b	40607c <ferror@plt+0x364c>
  406064:	bl	402740 <__ctype_b_loc@plt>
  406068:	ubfiz	x19, x19, #1, #8
  40606c:	ldr	x2, [x0]
  406070:	ldrh	w2, [x2, x19]
  406074:	tbz	w2, #12, 406084 <ferror@plt+0x3654>
  406078:	add	x20, x20, #0x1
  40607c:	ldrsb	w19, [x20]
  406080:	cbnz	w19, 406064 <ferror@plt+0x3634>
  406084:	cbz	x22, 40608c <ferror@plt+0x365c>
  406088:	str	x20, [x22]
  40608c:	cmp	x20, x21
  406090:	b.ls	4060c8 <ferror@plt+0x3698>  // b.plast
  406094:	ldrsb	w1, [x20]
  406098:	mov	w0, #0x1                   	// #1
  40609c:	ldp	x19, x20, [sp, #16]
  4060a0:	cbnz	w1, 4060b8 <ferror@plt+0x3688>
  4060a4:	ldp	x21, x22, [sp, #32]
  4060a8:	ldp	x29, x30, [sp], #48
  4060ac:	ret
  4060b0:	cbz	x1, 4060b8 <ferror@plt+0x3688>
  4060b4:	str	xzr, [x1]
  4060b8:	mov	w0, #0x0                   	// #0
  4060bc:	ldp	x21, x22, [sp, #32]
  4060c0:	ldp	x29, x30, [sp], #48
  4060c4:	ret
  4060c8:	mov	w0, #0x0                   	// #0
  4060cc:	ldp	x19, x20, [sp, #16]
  4060d0:	b	4060bc <ferror@plt+0x368c>
  4060d4:	nop
  4060d8:	stp	x29, x30, [sp, #-128]!
  4060dc:	mov	x29, sp
  4060e0:	stp	x19, x20, [sp, #16]
  4060e4:	mov	x20, x0
  4060e8:	mov	w0, #0xffffffd0            	// #-48
  4060ec:	stp	x21, x22, [sp, #32]
  4060f0:	mov	x21, x1
  4060f4:	add	x22, sp, #0x80
  4060f8:	add	x1, sp, #0x50
  4060fc:	stp	x22, x22, [sp, #48]
  406100:	str	x1, [sp, #64]
  406104:	stp	w0, wzr, [sp, #72]
  406108:	stp	x2, x3, [sp, #80]
  40610c:	stp	x4, x5, [sp, #96]
  406110:	stp	x6, x7, [sp, #112]
  406114:	b	406160 <ferror@plt+0x3730>
  406118:	ldr	x1, [x2]
  40611c:	add	x0, x2, #0xf
  406120:	and	x0, x0, #0xfffffffffffffff8
  406124:	str	x0, [sp, #48]
  406128:	cbz	x1, 4061a0 <ferror@plt+0x3770>
  40612c:	ldr	x2, [sp, #48]
  406130:	add	x0, x2, #0xf
  406134:	and	x0, x0, #0xfffffffffffffff8
  406138:	str	x0, [sp, #48]
  40613c:	ldr	x19, [x2]
  406140:	cbz	x19, 4061a0 <ferror@plt+0x3770>
  406144:	mov	x0, x20
  406148:	bl	402720 <strcmp@plt>
  40614c:	cbz	w0, 4061bc <ferror@plt+0x378c>
  406150:	mov	x1, x19
  406154:	mov	x0, x20
  406158:	bl	402720 <strcmp@plt>
  40615c:	cbz	w0, 4061c0 <ferror@plt+0x3790>
  406160:	ldr	w3, [sp, #72]
  406164:	ldr	x2, [sp, #48]
  406168:	tbz	w3, #31, 406118 <ferror@plt+0x36e8>
  40616c:	add	w0, w3, #0x8
  406170:	str	w0, [sp, #72]
  406174:	cmp	w0, #0x0
  406178:	b.gt	406118 <ferror@plt+0x36e8>
  40617c:	ldr	x1, [x22, w3, sxtw]
  406180:	cbz	x1, 4061a0 <ferror@plt+0x3770>
  406184:	cbz	w0, 406130 <ferror@plt+0x3700>
  406188:	add	w3, w3, #0x10
  40618c:	str	w3, [sp, #72]
  406190:	cmp	w3, #0x0
  406194:	b.gt	406130 <ferror@plt+0x3700>
  406198:	add	x2, x22, w0, sxtw
  40619c:	b	40613c <ferror@plt+0x370c>
  4061a0:	adrp	x0, 41a000 <ferror@plt+0x175d0>
  4061a4:	adrp	x1, 408000 <ferror@plt+0x55d0>
  4061a8:	mov	x3, x20
  4061ac:	mov	x2, x21
  4061b0:	ldr	w0, [x0, #944]
  4061b4:	add	x1, x1, #0x2c8
  4061b8:	bl	402940 <errx@plt>
  4061bc:	mov	w0, #0x1                   	// #1
  4061c0:	ldp	x19, x20, [sp, #16]
  4061c4:	ldp	x21, x22, [sp, #32]
  4061c8:	ldp	x29, x30, [sp], #128
  4061cc:	ret
  4061d0:	cbz	x1, 4061fc <ferror@plt+0x37cc>
  4061d4:	add	x3, x0, x1
  4061d8:	sxtb	w2, w2
  4061dc:	b	4061f0 <ferror@plt+0x37c0>
  4061e0:	b.eq	406200 <ferror@plt+0x37d0>  // b.none
  4061e4:	add	x0, x0, #0x1
  4061e8:	cmp	x3, x0
  4061ec:	b.eq	4061fc <ferror@plt+0x37cc>  // b.none
  4061f0:	ldrsb	w1, [x0]
  4061f4:	cmp	w2, w1
  4061f8:	cbnz	w1, 4061e0 <ferror@plt+0x37b0>
  4061fc:	mov	x0, #0x0                   	// #0
  406200:	ret
  406204:	nop
  406208:	stp	x29, x30, [sp, #-32]!
  40620c:	mov	w2, #0xa                   	// #10
  406210:	mov	x29, sp
  406214:	stp	x19, x20, [sp, #16]
  406218:	mov	x20, x1
  40621c:	mov	x19, x0
  406220:	bl	405b88 <ferror@plt+0x3158>
  406224:	mov	w1, #0xffff                	// #65535
  406228:	cmp	w0, w1
  40622c:	b.hi	40623c <ferror@plt+0x380c>  // b.pmore
  406230:	ldp	x19, x20, [sp, #16]
  406234:	ldp	x29, x30, [sp], #32
  406238:	ret
  40623c:	mov	x1, x20
  406240:	mov	x0, x19
  406244:	bl	405b48 <ferror@plt+0x3118>
  406248:	stp	x29, x30, [sp, #-32]!
  40624c:	mov	w2, #0x10                  	// #16
  406250:	mov	x29, sp
  406254:	stp	x19, x20, [sp, #16]
  406258:	mov	x20, x1
  40625c:	mov	x19, x0
  406260:	bl	405b88 <ferror@plt+0x3158>
  406264:	mov	w1, #0xffff                	// #65535
  406268:	cmp	w0, w1
  40626c:	b.hi	40627c <ferror@plt+0x384c>  // b.pmore
  406270:	ldp	x19, x20, [sp, #16]
  406274:	ldp	x29, x30, [sp], #32
  406278:	ret
  40627c:	mov	x1, x20
  406280:	mov	x0, x19
  406284:	bl	405b48 <ferror@plt+0x3118>
  406288:	mov	w2, #0xa                   	// #10
  40628c:	b	405b88 <ferror@plt+0x3158>
  406290:	mov	w2, #0x10                  	// #16
  406294:	b	405b88 <ferror@plt+0x3158>
  406298:	stp	x29, x30, [sp, #-64]!
  40629c:	mov	x29, sp
  4062a0:	stp	x19, x20, [sp, #16]
  4062a4:	mov	x19, x0
  4062a8:	stp	x21, x22, [sp, #32]
  4062ac:	mov	x21, x1
  4062b0:	adrp	x22, 41a000 <ferror@plt+0x175d0>
  4062b4:	str	xzr, [sp, #56]
  4062b8:	bl	402990 <__errno_location@plt>
  4062bc:	str	wzr, [x0]
  4062c0:	cbz	x19, 4062d4 <ferror@plt+0x38a4>
  4062c4:	mov	x20, x0
  4062c8:	ldrsb	w0, [x19]
  4062cc:	adrp	x22, 41a000 <ferror@plt+0x175d0>
  4062d0:	cbnz	w0, 4062ec <ferror@plt+0x38bc>
  4062d4:	ldr	w0, [x22, #944]
  4062d8:	adrp	x1, 408000 <ferror@plt+0x55d0>
  4062dc:	mov	x3, x19
  4062e0:	mov	x2, x21
  4062e4:	add	x1, x1, #0x2c8
  4062e8:	bl	402940 <errx@plt>
  4062ec:	add	x1, sp, #0x38
  4062f0:	mov	x0, x19
  4062f4:	mov	w3, #0x0                   	// #0
  4062f8:	mov	w2, #0xa                   	// #10
  4062fc:	bl	402570 <__strtol_internal@plt>
  406300:	ldr	w1, [x20]
  406304:	cbnz	w1, 406330 <ferror@plt+0x3900>
  406308:	ldr	x1, [sp, #56]
  40630c:	cmp	x1, x19
  406310:	b.eq	4062d4 <ferror@plt+0x38a4>  // b.none
  406314:	cbz	x1, 406320 <ferror@plt+0x38f0>
  406318:	ldrsb	w1, [x1]
  40631c:	cbnz	w1, 4062d4 <ferror@plt+0x38a4>
  406320:	ldp	x19, x20, [sp, #16]
  406324:	ldp	x21, x22, [sp, #32]
  406328:	ldp	x29, x30, [sp], #64
  40632c:	ret
  406330:	ldr	w0, [x22, #944]
  406334:	cmp	w1, #0x22
  406338:	b.ne	4062d4 <ferror@plt+0x38a4>  // b.any
  40633c:	adrp	x1, 408000 <ferror@plt+0x55d0>
  406340:	mov	x3, x19
  406344:	mov	x2, x21
  406348:	add	x1, x1, #0x2c8
  40634c:	bl	4029f0 <err@plt>
  406350:	stp	x29, x30, [sp, #-32]!
  406354:	mov	x29, sp
  406358:	stp	x19, x20, [sp, #16]
  40635c:	mov	x19, x1
  406360:	mov	x20, x0
  406364:	bl	406298 <ferror@plt+0x3868>
  406368:	mov	x2, #0x80000000            	// #2147483648
  40636c:	add	x2, x0, x2
  406370:	mov	x1, #0xffffffff            	// #4294967295
  406374:	cmp	x2, x1
  406378:	b.hi	406388 <ferror@plt+0x3958>  // b.pmore
  40637c:	ldp	x19, x20, [sp, #16]
  406380:	ldp	x29, x30, [sp], #32
  406384:	ret
  406388:	bl	402990 <__errno_location@plt>
  40638c:	mov	x4, x0
  406390:	adrp	x0, 41a000 <ferror@plt+0x175d0>
  406394:	mov	w5, #0x22                  	// #34
  406398:	adrp	x1, 408000 <ferror@plt+0x55d0>
  40639c:	mov	x3, x20
  4063a0:	ldr	w0, [x0, #944]
  4063a4:	mov	x2, x19
  4063a8:	str	w5, [x4]
  4063ac:	add	x1, x1, #0x2c8
  4063b0:	bl	4029f0 <err@plt>
  4063b4:	nop
  4063b8:	stp	x29, x30, [sp, #-32]!
  4063bc:	mov	x29, sp
  4063c0:	stp	x19, x20, [sp, #16]
  4063c4:	mov	x19, x1
  4063c8:	mov	x20, x0
  4063cc:	bl	406350 <ferror@plt+0x3920>
  4063d0:	add	w2, w0, #0x8, lsl #12
  4063d4:	mov	w1, #0xffff                	// #65535
  4063d8:	cmp	w2, w1
  4063dc:	b.hi	4063ec <ferror@plt+0x39bc>  // b.pmore
  4063e0:	ldp	x19, x20, [sp, #16]
  4063e4:	ldp	x29, x30, [sp], #32
  4063e8:	ret
  4063ec:	bl	402990 <__errno_location@plt>
  4063f0:	mov	x4, x0
  4063f4:	adrp	x0, 41a000 <ferror@plt+0x175d0>
  4063f8:	mov	w5, #0x22                  	// #34
  4063fc:	adrp	x1, 408000 <ferror@plt+0x55d0>
  406400:	mov	x3, x20
  406404:	ldr	w0, [x0, #944]
  406408:	mov	x2, x19
  40640c:	str	w5, [x4]
  406410:	add	x1, x1, #0x2c8
  406414:	bl	4029f0 <err@plt>
  406418:	mov	w2, #0xa                   	// #10
  40641c:	b	405a80 <ferror@plt+0x3050>
  406420:	mov	w2, #0x10                  	// #16
  406424:	b	405a80 <ferror@plt+0x3050>
  406428:	stp	x29, x30, [sp, #-64]!
  40642c:	mov	x29, sp
  406430:	stp	x19, x20, [sp, #16]
  406434:	mov	x19, x0
  406438:	stp	x21, x22, [sp, #32]
  40643c:	mov	x21, x1
  406440:	adrp	x22, 41a000 <ferror@plt+0x175d0>
  406444:	str	xzr, [sp, #56]
  406448:	bl	402990 <__errno_location@plt>
  40644c:	str	wzr, [x0]
  406450:	cbz	x19, 406464 <ferror@plt+0x3a34>
  406454:	mov	x20, x0
  406458:	ldrsb	w0, [x19]
  40645c:	adrp	x22, 41a000 <ferror@plt+0x175d0>
  406460:	cbnz	w0, 40647c <ferror@plt+0x3a4c>
  406464:	ldr	w0, [x22, #944]
  406468:	adrp	x1, 408000 <ferror@plt+0x55d0>
  40646c:	mov	x3, x19
  406470:	mov	x2, x21
  406474:	add	x1, x1, #0x2c8
  406478:	bl	402940 <errx@plt>
  40647c:	mov	x0, x19
  406480:	add	x1, sp, #0x38
  406484:	bl	4023d0 <strtod@plt>
  406488:	ldr	w0, [x20]
  40648c:	cbnz	w0, 4064b8 <ferror@plt+0x3a88>
  406490:	ldr	x0, [sp, #56]
  406494:	cmp	x0, x19
  406498:	b.eq	406464 <ferror@plt+0x3a34>  // b.none
  40649c:	cbz	x0, 4064a8 <ferror@plt+0x3a78>
  4064a0:	ldrsb	w0, [x0]
  4064a4:	cbnz	w0, 406464 <ferror@plt+0x3a34>
  4064a8:	ldp	x19, x20, [sp, #16]
  4064ac:	ldp	x21, x22, [sp, #32]
  4064b0:	ldp	x29, x30, [sp], #64
  4064b4:	ret
  4064b8:	cmp	w0, #0x22
  4064bc:	ldr	w0, [x22, #944]
  4064c0:	b.ne	406464 <ferror@plt+0x3a34>  // b.any
  4064c4:	adrp	x1, 408000 <ferror@plt+0x55d0>
  4064c8:	mov	x3, x19
  4064cc:	mov	x2, x21
  4064d0:	add	x1, x1, #0x2c8
  4064d4:	bl	4029f0 <err@plt>
  4064d8:	stp	x29, x30, [sp, #-64]!
  4064dc:	mov	x29, sp
  4064e0:	stp	x19, x20, [sp, #16]
  4064e4:	mov	x19, x0
  4064e8:	stp	x21, x22, [sp, #32]
  4064ec:	mov	x21, x1
  4064f0:	adrp	x22, 41a000 <ferror@plt+0x175d0>
  4064f4:	str	xzr, [sp, #56]
  4064f8:	bl	402990 <__errno_location@plt>
  4064fc:	str	wzr, [x0]
  406500:	cbz	x19, 406514 <ferror@plt+0x3ae4>
  406504:	mov	x20, x0
  406508:	ldrsb	w0, [x19]
  40650c:	adrp	x22, 41a000 <ferror@plt+0x175d0>
  406510:	cbnz	w0, 40652c <ferror@plt+0x3afc>
  406514:	ldr	w0, [x22, #944]
  406518:	adrp	x1, 408000 <ferror@plt+0x55d0>
  40651c:	mov	x3, x19
  406520:	mov	x2, x21
  406524:	add	x1, x1, #0x2c8
  406528:	bl	402940 <errx@plt>
  40652c:	add	x1, sp, #0x38
  406530:	mov	x0, x19
  406534:	mov	w2, #0xa                   	// #10
  406538:	bl	402760 <strtol@plt>
  40653c:	ldr	w1, [x20]
  406540:	cbnz	w1, 40656c <ferror@plt+0x3b3c>
  406544:	ldr	x1, [sp, #56]
  406548:	cmp	x1, x19
  40654c:	b.eq	406514 <ferror@plt+0x3ae4>  // b.none
  406550:	cbz	x1, 40655c <ferror@plt+0x3b2c>
  406554:	ldrsb	w1, [x1]
  406558:	cbnz	w1, 406514 <ferror@plt+0x3ae4>
  40655c:	ldp	x19, x20, [sp, #16]
  406560:	ldp	x21, x22, [sp, #32]
  406564:	ldp	x29, x30, [sp], #64
  406568:	ret
  40656c:	ldr	w0, [x22, #944]
  406570:	cmp	w1, #0x22
  406574:	b.ne	406514 <ferror@plt+0x3ae4>  // b.any
  406578:	adrp	x1, 408000 <ferror@plt+0x55d0>
  40657c:	mov	x3, x19
  406580:	mov	x2, x21
  406584:	add	x1, x1, #0x2c8
  406588:	bl	4029f0 <err@plt>
  40658c:	nop
  406590:	stp	x29, x30, [sp, #-64]!
  406594:	mov	x29, sp
  406598:	stp	x19, x20, [sp, #16]
  40659c:	mov	x19, x0
  4065a0:	stp	x21, x22, [sp, #32]
  4065a4:	mov	x21, x1
  4065a8:	adrp	x22, 41a000 <ferror@plt+0x175d0>
  4065ac:	str	xzr, [sp, #56]
  4065b0:	bl	402990 <__errno_location@plt>
  4065b4:	str	wzr, [x0]
  4065b8:	cbz	x19, 4065cc <ferror@plt+0x3b9c>
  4065bc:	mov	x20, x0
  4065c0:	ldrsb	w0, [x19]
  4065c4:	adrp	x22, 41a000 <ferror@plt+0x175d0>
  4065c8:	cbnz	w0, 4065e4 <ferror@plt+0x3bb4>
  4065cc:	ldr	w0, [x22, #944]
  4065d0:	adrp	x1, 408000 <ferror@plt+0x55d0>
  4065d4:	mov	x3, x19
  4065d8:	mov	x2, x21
  4065dc:	add	x1, x1, #0x2c8
  4065e0:	bl	402940 <errx@plt>
  4065e4:	add	x1, sp, #0x38
  4065e8:	mov	x0, x19
  4065ec:	mov	w2, #0xa                   	// #10
  4065f0:	bl	402340 <strtoul@plt>
  4065f4:	ldr	w1, [x20]
  4065f8:	cbnz	w1, 406624 <ferror@plt+0x3bf4>
  4065fc:	ldr	x1, [sp, #56]
  406600:	cmp	x1, x19
  406604:	b.eq	4065cc <ferror@plt+0x3b9c>  // b.none
  406608:	cbz	x1, 406614 <ferror@plt+0x3be4>
  40660c:	ldrsb	w1, [x1]
  406610:	cbnz	w1, 4065cc <ferror@plt+0x3b9c>
  406614:	ldp	x19, x20, [sp, #16]
  406618:	ldp	x21, x22, [sp, #32]
  40661c:	ldp	x29, x30, [sp], #64
  406620:	ret
  406624:	ldr	w0, [x22, #944]
  406628:	cmp	w1, #0x22
  40662c:	b.ne	4065cc <ferror@plt+0x3b9c>  // b.any
  406630:	adrp	x1, 408000 <ferror@plt+0x55d0>
  406634:	mov	x3, x19
  406638:	mov	x2, x21
  40663c:	add	x1, x1, #0x2c8
  406640:	bl	4029f0 <err@plt>
  406644:	nop
  406648:	stp	x29, x30, [sp, #-48]!
  40664c:	mov	x29, sp
  406650:	stp	x19, x20, [sp, #16]
  406654:	mov	x19, x1
  406658:	mov	x20, x0
  40665c:	add	x1, sp, #0x28
  406660:	bl	405fa0 <ferror@plt+0x3570>
  406664:	cbz	w0, 40669c <ferror@plt+0x3c6c>
  406668:	bl	402990 <__errno_location@plt>
  40666c:	ldr	w1, [x0]
  406670:	adrp	x2, 41a000 <ferror@plt+0x175d0>
  406674:	mov	x3, x20
  406678:	ldr	w0, [x2, #944]
  40667c:	mov	x2, x19
  406680:	cbz	w1, 406690 <ferror@plt+0x3c60>
  406684:	adrp	x1, 408000 <ferror@plt+0x55d0>
  406688:	add	x1, x1, #0x2c8
  40668c:	bl	4029f0 <err@plt>
  406690:	adrp	x1, 408000 <ferror@plt+0x55d0>
  406694:	add	x1, x1, #0x2c8
  406698:	bl	402940 <errx@plt>
  40669c:	ldp	x19, x20, [sp, #16]
  4066a0:	ldr	x0, [sp, #40]
  4066a4:	ldp	x29, x30, [sp], #48
  4066a8:	ret
  4066ac:	nop
  4066b0:	stp	x29, x30, [sp, #-32]!
  4066b4:	mov	x29, sp
  4066b8:	str	x19, [sp, #16]
  4066bc:	mov	x19, x1
  4066c0:	mov	x1, x2
  4066c4:	bl	406428 <ferror@plt+0x39f8>
  4066c8:	fcvtzs	d2, d0
  4066cc:	mov	x0, #0x848000000000        	// #145685290680320
  4066d0:	movk	x0, #0x412e, lsl #48
  4066d4:	fmov	d1, x0
  4066d8:	scvtf	d3, d2
  4066dc:	fsub	d0, d0, d3
  4066e0:	fmul	d0, d0, d1
  4066e4:	fcvtzs	d0, d0
  4066e8:	stp	d2, d0, [x19]
  4066ec:	ldr	x19, [sp, #16]
  4066f0:	ldp	x29, x30, [sp], #32
  4066f4:	ret
  4066f8:	mov	w2, w0
  4066fc:	mov	x0, x1
  406700:	and	w1, w2, #0xf000
  406704:	add	x14, x0, #0x1
  406708:	cmp	w1, #0x4, lsl #12
  40670c:	add	x13, x0, #0x2
  406710:	add	x12, x0, #0x3
  406714:	add	x11, x0, #0x4
  406718:	add	x10, x0, #0x5
  40671c:	add	x9, x0, #0x6
  406720:	add	x8, x0, #0x7
  406724:	add	x7, x0, #0x8
  406728:	add	x6, x0, #0x9
  40672c:	b.eq	406898 <ferror@plt+0x3e68>  // b.none
  406730:	cmp	w1, #0xa, lsl #12
  406734:	b.eq	40678c <ferror@plt+0x3d5c>  // b.none
  406738:	cmp	w1, #0x2, lsl #12
  40673c:	b.eq	4068b8 <ferror@plt+0x3e88>  // b.none
  406740:	cmp	w1, #0x6, lsl #12
  406744:	b.eq	4068a8 <ferror@plt+0x3e78>  // b.none
  406748:	cmp	w1, #0xc, lsl #12
  40674c:	b.eq	4068c8 <ferror@plt+0x3e98>  // b.none
  406750:	cmp	w1, #0x1, lsl #12
  406754:	b.eq	4068d8 <ferror@plt+0x3ea8>  // b.none
  406758:	cmp	w1, #0x8, lsl #12
  40675c:	b.eq	4068e8 <ferror@plt+0x3eb8>  // b.none
  406760:	mov	x4, x6
  406764:	mov	x6, x7
  406768:	mov	x7, x8
  40676c:	mov	x8, x9
  406770:	mov	x9, x10
  406774:	mov	x10, x11
  406778:	mov	x11, x12
  40677c:	mov	x12, x13
  406780:	mov	x13, x14
  406784:	mov	x14, x0
  406788:	b	406798 <ferror@plt+0x3d68>
  40678c:	mov	x4, x0
  406790:	mov	w1, #0x6c                  	// #108
  406794:	strb	w1, [x4], #10
  406798:	tst	x2, #0x100
  40679c:	mov	w5, #0x2d                  	// #45
  4067a0:	mov	w3, #0x72                  	// #114
  4067a4:	csel	w3, w3, w5, ne  // ne = any
  4067a8:	tst	x2, #0x80
  4067ac:	strb	w3, [x14]
  4067b0:	mov	w3, #0x77                  	// #119
  4067b4:	csel	w3, w3, w5, ne  // ne = any
  4067b8:	strb	w3, [x13]
  4067bc:	and	w1, w2, #0x40
  4067c0:	tbz	w2, #11, 406860 <ferror@plt+0x3e30>
  4067c4:	cmp	w1, #0x0
  4067c8:	mov	w3, #0x53                  	// #83
  4067cc:	mov	w1, #0x73                  	// #115
  4067d0:	csel	w1, w1, w3, ne  // ne = any
  4067d4:	tst	x2, #0x20
  4067d8:	strb	w1, [x12]
  4067dc:	mov	w5, #0x2d                  	// #45
  4067e0:	mov	w3, #0x72                  	// #114
  4067e4:	csel	w3, w3, w5, ne  // ne = any
  4067e8:	tst	x2, #0x10
  4067ec:	strb	w3, [x11]
  4067f0:	mov	w3, #0x77                  	// #119
  4067f4:	csel	w3, w3, w5, ne  // ne = any
  4067f8:	strb	w3, [x10]
  4067fc:	and	w1, w2, #0x8
  406800:	tbz	w2, #10, 406888 <ferror@plt+0x3e58>
  406804:	cmp	w1, #0x0
  406808:	mov	w3, #0x53                  	// #83
  40680c:	mov	w1, #0x73                  	// #115
  406810:	csel	w1, w1, w3, ne  // ne = any
  406814:	tst	x2, #0x4
  406818:	strb	w1, [x9]
  40681c:	mov	w5, #0x2d                  	// #45
  406820:	mov	w3, #0x72                  	// #114
  406824:	csel	w3, w3, w5, ne  // ne = any
  406828:	tst	x2, #0x2
  40682c:	strb	w3, [x8]
  406830:	mov	w3, #0x77                  	// #119
  406834:	csel	w3, w3, w5, ne  // ne = any
  406838:	strb	w3, [x7]
  40683c:	and	w1, w2, #0x1
  406840:	tbz	w2, #9, 406870 <ferror@plt+0x3e40>
  406844:	cmp	w1, #0x0
  406848:	mov	w2, #0x54                  	// #84
  40684c:	mov	w1, #0x74                  	// #116
  406850:	csel	w1, w1, w2, ne  // ne = any
  406854:	strb	w1, [x6]
  406858:	strb	wzr, [x4]
  40685c:	ret
  406860:	cmp	w1, #0x0
  406864:	mov	w1, #0x78                  	// #120
  406868:	csel	w1, w1, w5, ne  // ne = any
  40686c:	b	4067d4 <ferror@plt+0x3da4>
  406870:	cmp	w1, #0x0
  406874:	mov	w1, #0x78                  	// #120
  406878:	csel	w1, w1, w5, ne  // ne = any
  40687c:	strb	w1, [x6]
  406880:	strb	wzr, [x4]
  406884:	ret
  406888:	cmp	w1, #0x0
  40688c:	mov	w1, #0x78                  	// #120
  406890:	csel	w1, w1, w5, ne  // ne = any
  406894:	b	406814 <ferror@plt+0x3de4>
  406898:	mov	x4, x0
  40689c:	mov	w1, #0x64                  	// #100
  4068a0:	strb	w1, [x4], #10
  4068a4:	b	406798 <ferror@plt+0x3d68>
  4068a8:	mov	x4, x0
  4068ac:	mov	w1, #0x62                  	// #98
  4068b0:	strb	w1, [x4], #10
  4068b4:	b	406798 <ferror@plt+0x3d68>
  4068b8:	mov	x4, x0
  4068bc:	mov	w1, #0x63                  	// #99
  4068c0:	strb	w1, [x4], #10
  4068c4:	b	406798 <ferror@plt+0x3d68>
  4068c8:	mov	x4, x0
  4068cc:	mov	w1, #0x73                  	// #115
  4068d0:	strb	w1, [x4], #10
  4068d4:	b	406798 <ferror@plt+0x3d68>
  4068d8:	mov	x4, x0
  4068dc:	mov	w1, #0x70                  	// #112
  4068e0:	strb	w1, [x4], #10
  4068e4:	b	406798 <ferror@plt+0x3d68>
  4068e8:	mov	x4, x0
  4068ec:	mov	w1, #0x2d                  	// #45
  4068f0:	strb	w1, [x4], #10
  4068f4:	b	406798 <ferror@plt+0x3d68>
  4068f8:	stp	x29, x30, [sp, #-96]!
  4068fc:	mov	x29, sp
  406900:	stp	x19, x20, [sp, #16]
  406904:	stp	x21, x22, [sp, #32]
  406908:	add	x21, sp, #0x38
  40690c:	mov	x4, x21
  406910:	tbz	w0, #1, 406920 <ferror@plt+0x3ef0>
  406914:	add	x4, x21, #0x1
  406918:	mov	w2, #0x20                  	// #32
  40691c:	strb	w2, [sp, #56]
  406920:	mov	w2, #0xa                   	// #10
  406924:	mov	x5, #0x1                   	// #1
  406928:	lsl	x3, x5, x2
  40692c:	cmp	x1, x3
  406930:	b.cc	406a44 <ferror@plt+0x4014>  // b.lo, b.ul, b.last
  406934:	add	w2, w2, #0xa
  406938:	cmp	w2, #0x46
  40693c:	b.ne	406928 <ferror@plt+0x3ef8>  // b.any
  406940:	mov	w19, #0x3c                  	// #60
  406944:	mov	w8, #0xcccd                	// #52429
  406948:	adrp	x6, 408000 <ferror@plt+0x55d0>
  40694c:	movk	w8, #0xcccc, lsl #16
  406950:	add	x6, x6, #0x300
  406954:	mov	x5, #0xffffffffffffffff    	// #-1
  406958:	and	w7, w0, #0x1
  40695c:	umull	x8, w19, w8
  406960:	lsl	x5, x5, x19
  406964:	lsr	x19, x1, x19
  406968:	bic	x5, x1, x5
  40696c:	mov	w3, w19
  406970:	lsr	x8, x8, #35
  406974:	ldrsb	w1, [x6, w8, sxtw]
  406978:	strb	w1, [x4]
  40697c:	cmp	w1, #0x42
  406980:	add	x1, x4, #0x1
  406984:	csel	w7, w7, wzr, ne  // ne = any
  406988:	cbz	w7, 406998 <ferror@plt+0x3f68>
  40698c:	add	x1, x4, #0x3
  406990:	mov	w6, #0x4269                	// #17001
  406994:	sturh	w6, [x4, #1]
  406998:	strb	wzr, [x1]
  40699c:	cbz	x5, 406a58 <ferror@plt+0x4028>
  4069a0:	sub	w2, w2, #0x14
  4069a4:	lsr	x2, x5, x2
  4069a8:	tbz	w0, #2, 406a8c <ferror@plt+0x405c>
  4069ac:	add	x2, x2, #0x5
  4069b0:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  4069b4:	movk	x0, #0xcccd
  4069b8:	mov	x4, #0x9999999999999999    	// #-7378697629483820647
  4069bc:	movk	x4, #0x1999, lsl #48
  4069c0:	umulh	x20, x2, x0
  4069c4:	lsr	x20, x20, #3
  4069c8:	mul	x1, x20, x0
  4069cc:	umulh	x0, x20, x0
  4069d0:	ror	x1, x1, #1
  4069d4:	lsr	x0, x0, #3
  4069d8:	cmp	x1, x4
  4069dc:	csel	x20, x20, x0, hi  // hi = pmore
  4069e0:	cbz	x20, 406a58 <ferror@plt+0x4028>
  4069e4:	bl	4024b0 <localeconv@plt>
  4069e8:	cbz	x0, 406abc <ferror@plt+0x408c>
  4069ec:	ldr	x4, [x0]
  4069f0:	cbz	x4, 406abc <ferror@plt+0x408c>
  4069f4:	ldrsb	w1, [x4]
  4069f8:	adrp	x0, 408000 <ferror@plt+0x55d0>
  4069fc:	add	x0, x0, #0x2f8
  406a00:	cmp	w1, #0x0
  406a04:	csel	x4, x0, x4, eq  // eq = none
  406a08:	mov	x6, x21
  406a0c:	mov	x5, x20
  406a10:	mov	w3, w19
  406a14:	adrp	x2, 408000 <ferror@plt+0x55d0>
  406a18:	add	x2, x2, #0x308
  406a1c:	add	x22, sp, #0x40
  406a20:	mov	x1, #0x20                  	// #32
  406a24:	mov	x0, x22
  406a28:	bl	402490 <snprintf@plt>
  406a2c:	mov	x0, x22
  406a30:	bl	402650 <strdup@plt>
  406a34:	ldp	x19, x20, [sp, #16]
  406a38:	ldp	x21, x22, [sp, #32]
  406a3c:	ldp	x29, x30, [sp], #96
  406a40:	ret
  406a44:	subs	w19, w2, #0xa
  406a48:	b.ne	406944 <ferror@plt+0x3f14>  // b.any
  406a4c:	mov	w3, w1
  406a50:	mov	w0, #0x42                  	// #66
  406a54:	strh	w0, [x4]
  406a58:	mov	x4, x21
  406a5c:	adrp	x2, 408000 <ferror@plt+0x55d0>
  406a60:	add	x2, x2, #0x318
  406a64:	add	x22, sp, #0x40
  406a68:	mov	x1, #0x20                  	// #32
  406a6c:	mov	x0, x22
  406a70:	bl	402490 <snprintf@plt>
  406a74:	mov	x0, x22
  406a78:	bl	402650 <strdup@plt>
  406a7c:	ldp	x19, x20, [sp, #16]
  406a80:	ldp	x21, x22, [sp, #32]
  406a84:	ldp	x29, x30, [sp], #96
  406a88:	ret
  406a8c:	add	x2, x2, #0x32
  406a90:	mov	x5, #0xf5c3                	// #62915
  406a94:	movk	x5, #0x5c28, lsl #16
  406a98:	lsr	x20, x2, #2
  406a9c:	movk	x5, #0xc28f, lsl #32
  406aa0:	movk	x5, #0x28f5, lsl #48
  406aa4:	umulh	x20, x20, x5
  406aa8:	lsr	x20, x20, #2
  406aac:	cmp	x20, #0xa
  406ab0:	b.ne	4069e0 <ferror@plt+0x3fb0>  // b.any
  406ab4:	add	w3, w19, #0x1
  406ab8:	b	406a58 <ferror@plt+0x4028>
  406abc:	adrp	x4, 408000 <ferror@plt+0x55d0>
  406ac0:	add	x4, x4, #0x2f8
  406ac4:	b	406a08 <ferror@plt+0x3fd8>
  406ac8:	cbz	x0, 406bc4 <ferror@plt+0x4194>
  406acc:	stp	x29, x30, [sp, #-64]!
  406ad0:	mov	x29, sp
  406ad4:	stp	x19, x20, [sp, #16]
  406ad8:	mov	x20, x0
  406adc:	ldrsb	w4, [x0]
  406ae0:	cbz	w4, 406bb4 <ferror@plt+0x4184>
  406ae4:	cmp	x1, #0x0
  406ae8:	stp	x21, x22, [sp, #32]
  406aec:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  406af0:	stp	x23, x24, [sp, #48]
  406af4:	mov	x21, x2
  406af8:	mov	x23, x1
  406afc:	mov	x22, x3
  406b00:	ccmp	x3, #0x0, #0x4, ne  // ne = any
  406b04:	b.eq	406bac <ferror@plt+0x417c>  // b.none
  406b08:	mov	x19, #0x0                   	// #0
  406b0c:	nop
  406b10:	cmp	w4, #0x2c
  406b14:	ldrsb	w4, [x20, #1]
  406b18:	b.eq	406b44 <ferror@plt+0x4114>  // b.none
  406b1c:	cbz	w4, 406b4c <ferror@plt+0x411c>
  406b20:	add	x20, x20, #0x1
  406b24:	cmp	x21, x19
  406b28:	b.hi	406b10 <ferror@plt+0x40e0>  // b.pmore
  406b2c:	mov	w0, #0xfffffffe            	// #-2
  406b30:	ldp	x19, x20, [sp, #16]
  406b34:	ldp	x21, x22, [sp, #32]
  406b38:	ldp	x23, x24, [sp, #48]
  406b3c:	ldp	x29, x30, [sp], #64
  406b40:	ret
  406b44:	mov	x24, x20
  406b48:	cbnz	w4, 406b50 <ferror@plt+0x4120>
  406b4c:	add	x24, x20, #0x1
  406b50:	cmp	x0, x24
  406b54:	b.cs	406bac <ferror@plt+0x417c>  // b.hs, b.nlast
  406b58:	sub	x1, x24, x0
  406b5c:	blr	x22
  406b60:	cmn	w0, #0x1
  406b64:	b.eq	406bac <ferror@plt+0x417c>  // b.none
  406b68:	str	w0, [x23, x19, lsl #2]
  406b6c:	add	x19, x19, #0x1
  406b70:	ldrsb	w0, [x24]
  406b74:	cbz	w0, 406b94 <ferror@plt+0x4164>
  406b78:	mov	x0, x20
  406b7c:	ldrsb	w4, [x0, #1]!
  406b80:	cbz	w4, 406b94 <ferror@plt+0x4164>
  406b84:	cmp	x21, x19
  406b88:	b.ls	406b2c <ferror@plt+0x40fc>  // b.plast
  406b8c:	mov	x20, x0
  406b90:	b	406b10 <ferror@plt+0x40e0>
  406b94:	mov	w0, w19
  406b98:	ldp	x19, x20, [sp, #16]
  406b9c:	ldp	x21, x22, [sp, #32]
  406ba0:	ldp	x23, x24, [sp, #48]
  406ba4:	ldp	x29, x30, [sp], #64
  406ba8:	ret
  406bac:	ldp	x21, x22, [sp, #32]
  406bb0:	ldp	x23, x24, [sp, #48]
  406bb4:	mov	w0, #0xffffffff            	// #-1
  406bb8:	ldp	x19, x20, [sp, #16]
  406bbc:	ldp	x29, x30, [sp], #64
  406bc0:	ret
  406bc4:	mov	w0, #0xffffffff            	// #-1
  406bc8:	ret
  406bcc:	nop
  406bd0:	cbz	x0, 406c4c <ferror@plt+0x421c>
  406bd4:	stp	x29, x30, [sp, #-32]!
  406bd8:	mov	x29, sp
  406bdc:	str	x19, [sp, #16]
  406be0:	mov	x19, x3
  406be4:	mov	x3, x4
  406be8:	cmp	x19, #0x0
  406bec:	ldrsb	w4, [x0]
  406bf0:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  406bf4:	b.eq	406c44 <ferror@plt+0x4214>  // b.none
  406bf8:	ldr	x5, [x19]
  406bfc:	cmp	x5, x2
  406c00:	b.hi	406c44 <ferror@plt+0x4214>  // b.pmore
  406c04:	cmp	w4, #0x2b
  406c08:	b.eq	406c34 <ferror@plt+0x4204>  // b.none
  406c0c:	str	xzr, [x19]
  406c10:	bl	406ac8 <ferror@plt+0x4098>
  406c14:	cmp	w0, #0x0
  406c18:	b.le	406c28 <ferror@plt+0x41f8>
  406c1c:	ldr	x1, [x19]
  406c20:	add	x1, x1, w0, sxtw
  406c24:	str	x1, [x19]
  406c28:	ldr	x19, [sp, #16]
  406c2c:	ldp	x29, x30, [sp], #32
  406c30:	ret
  406c34:	add	x0, x0, #0x1
  406c38:	add	x1, x1, x5, lsl #2
  406c3c:	sub	x2, x2, x5
  406c40:	b	406c10 <ferror@plt+0x41e0>
  406c44:	mov	w0, #0xffffffff            	// #-1
  406c48:	b	406c28 <ferror@plt+0x41f8>
  406c4c:	mov	w0, #0xffffffff            	// #-1
  406c50:	ret
  406c54:	nop
  406c58:	cmp	x2, #0x0
  406c5c:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  406c60:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  406c64:	b.eq	406d40 <ferror@plt+0x4310>  // b.none
  406c68:	stp	x29, x30, [sp, #-64]!
  406c6c:	mov	x29, sp
  406c70:	stp	x19, x20, [sp, #16]
  406c74:	mov	x20, x2
  406c78:	mov	x19, x0
  406c7c:	stp	x21, x22, [sp, #32]
  406c80:	mov	w21, #0x1                   	// #1
  406c84:	str	x23, [sp, #48]
  406c88:	mov	x23, x1
  406c8c:	ldrsb	w3, [x0]
  406c90:	cbz	w3, 406d28 <ferror@plt+0x42f8>
  406c94:	nop
  406c98:	cmp	w3, #0x2c
  406c9c:	ldrsb	w3, [x19, #1]
  406ca0:	b.eq	406cb8 <ferror@plt+0x4288>  // b.none
  406ca4:	cbz	w3, 406d04 <ferror@plt+0x42d4>
  406ca8:	add	x19, x19, #0x1
  406cac:	cmp	w3, #0x2c
  406cb0:	ldrsb	w3, [x19, #1]
  406cb4:	b.ne	406ca4 <ferror@plt+0x4274>  // b.any
  406cb8:	mov	x22, x19
  406cbc:	cbz	w3, 406d04 <ferror@plt+0x42d4>
  406cc0:	cmp	x0, x22
  406cc4:	b.cs	406d10 <ferror@plt+0x42e0>  // b.hs, b.nlast
  406cc8:	sub	x1, x22, x0
  406ccc:	blr	x20
  406cd0:	tbnz	w0, #31, 406d14 <ferror@plt+0x42e4>
  406cd4:	asr	w2, w0, #3
  406cd8:	and	w0, w0, #0x7
  406cdc:	lsl	w0, w21, w0
  406ce0:	ldrb	w1, [x23, w2, sxtw]
  406ce4:	orr	w0, w0, w1
  406ce8:	strb	w0, [x23, w2, sxtw]
  406cec:	ldrsb	w0, [x22]
  406cf0:	cbz	w0, 406d28 <ferror@plt+0x42f8>
  406cf4:	ldrsb	w3, [x19, #1]!
  406cf8:	cbz	w3, 406d28 <ferror@plt+0x42f8>
  406cfc:	mov	x0, x19
  406d00:	b	406c98 <ferror@plt+0x4268>
  406d04:	add	x22, x19, #0x1
  406d08:	cmp	x0, x22
  406d0c:	b.cc	406cc8 <ferror@plt+0x4298>  // b.lo, b.ul, b.last
  406d10:	mov	w0, #0xffffffff            	// #-1
  406d14:	ldp	x19, x20, [sp, #16]
  406d18:	ldp	x21, x22, [sp, #32]
  406d1c:	ldr	x23, [sp, #48]
  406d20:	ldp	x29, x30, [sp], #64
  406d24:	ret
  406d28:	mov	w0, #0x0                   	// #0
  406d2c:	ldp	x19, x20, [sp, #16]
  406d30:	ldp	x21, x22, [sp, #32]
  406d34:	ldr	x23, [sp, #48]
  406d38:	ldp	x29, x30, [sp], #64
  406d3c:	ret
  406d40:	mov	w0, #0xffffffea            	// #-22
  406d44:	ret
  406d48:	cmp	x2, #0x0
  406d4c:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  406d50:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  406d54:	b.eq	406e14 <ferror@plt+0x43e4>  // b.none
  406d58:	stp	x29, x30, [sp, #-48]!
  406d5c:	mov	x29, sp
  406d60:	stp	x19, x20, [sp, #16]
  406d64:	mov	x19, x0
  406d68:	stp	x21, x22, [sp, #32]
  406d6c:	mov	x21, x2
  406d70:	mov	x22, x1
  406d74:	ldrsb	w3, [x0]
  406d78:	cbz	w3, 406e00 <ferror@plt+0x43d0>
  406d7c:	nop
  406d80:	cmp	w3, #0x2c
  406d84:	ldrsb	w3, [x19, #1]
  406d88:	b.eq	406da0 <ferror@plt+0x4370>  // b.none
  406d8c:	cbz	w3, 406de0 <ferror@plt+0x43b0>
  406d90:	add	x19, x19, #0x1
  406d94:	cmp	w3, #0x2c
  406d98:	ldrsb	w3, [x19, #1]
  406d9c:	b.ne	406d8c <ferror@plt+0x435c>  // b.any
  406da0:	mov	x20, x19
  406da4:	cbz	w3, 406de0 <ferror@plt+0x43b0>
  406da8:	cmp	x0, x20
  406dac:	b.cs	406dec <ferror@plt+0x43bc>  // b.hs, b.nlast
  406db0:	sub	x1, x20, x0
  406db4:	blr	x21
  406db8:	tbnz	x0, #63, 406df0 <ferror@plt+0x43c0>
  406dbc:	ldr	x2, [x22]
  406dc0:	orr	x0, x2, x0
  406dc4:	str	x0, [x22]
  406dc8:	ldrsb	w0, [x20]
  406dcc:	cbz	w0, 406e00 <ferror@plt+0x43d0>
  406dd0:	ldrsb	w3, [x19, #1]!
  406dd4:	cbz	w3, 406e00 <ferror@plt+0x43d0>
  406dd8:	mov	x0, x19
  406ddc:	b	406d80 <ferror@plt+0x4350>
  406de0:	add	x20, x19, #0x1
  406de4:	cmp	x0, x20
  406de8:	b.cc	406db0 <ferror@plt+0x4380>  // b.lo, b.ul, b.last
  406dec:	mov	w0, #0xffffffff            	// #-1
  406df0:	ldp	x19, x20, [sp, #16]
  406df4:	ldp	x21, x22, [sp, #32]
  406df8:	ldp	x29, x30, [sp], #48
  406dfc:	ret
  406e00:	mov	w0, #0x0                   	// #0
  406e04:	ldp	x19, x20, [sp, #16]
  406e08:	ldp	x21, x22, [sp, #32]
  406e0c:	ldp	x29, x30, [sp], #48
  406e10:	ret
  406e14:	mov	w0, #0xffffffea            	// #-22
  406e18:	ret
  406e1c:	nop
  406e20:	stp	x29, x30, [sp, #-80]!
  406e24:	mov	x29, sp
  406e28:	str	xzr, [sp, #72]
  406e2c:	cbz	x0, 406ec0 <ferror@plt+0x4490>
  406e30:	stp	x19, x20, [sp, #16]
  406e34:	mov	x19, x0
  406e38:	mov	x20, x2
  406e3c:	stp	x21, x22, [sp, #32]
  406e40:	mov	w21, w3
  406e44:	stp	x23, x24, [sp, #48]
  406e48:	mov	x23, x1
  406e4c:	str	w3, [x1]
  406e50:	str	w3, [x2]
  406e54:	bl	402990 <__errno_location@plt>
  406e58:	str	wzr, [x0]
  406e5c:	mov	x22, x0
  406e60:	ldrsb	w0, [x19]
  406e64:	cmp	w0, #0x3a
  406e68:	b.eq	406ecc <ferror@plt+0x449c>  // b.none
  406e6c:	add	x24, sp, #0x48
  406e70:	mov	x0, x19
  406e74:	mov	x1, x24
  406e78:	mov	w2, #0xa                   	// #10
  406e7c:	bl	402760 <strtol@plt>
  406e80:	str	w0, [x23]
  406e84:	str	w0, [x20]
  406e88:	ldr	w0, [x22]
  406e8c:	cbnz	w0, 406f04 <ferror@plt+0x44d4>
  406e90:	ldr	x2, [sp, #72]
  406e94:	cmp	x2, #0x0
  406e98:	ccmp	x2, x19, #0x4, ne  // ne = any
  406e9c:	b.eq	406f04 <ferror@plt+0x44d4>  // b.none
  406ea0:	ldrsb	w3, [x2]
  406ea4:	cmp	w3, #0x3a
  406ea8:	b.eq	406f18 <ferror@plt+0x44e8>  // b.none
  406eac:	cmp	w3, #0x2d
  406eb0:	b.eq	406f34 <ferror@plt+0x4504>  // b.none
  406eb4:	ldp	x19, x20, [sp, #16]
  406eb8:	ldp	x21, x22, [sp, #32]
  406ebc:	ldp	x23, x24, [sp, #48]
  406ec0:	mov	w0, #0x0                   	// #0
  406ec4:	ldp	x29, x30, [sp], #80
  406ec8:	ret
  406ecc:	add	x19, x19, #0x1
  406ed0:	add	x1, sp, #0x48
  406ed4:	mov	x0, x19
  406ed8:	mov	w2, #0xa                   	// #10
  406edc:	bl	402760 <strtol@plt>
  406ee0:	str	w0, [x20]
  406ee4:	ldr	w0, [x22]
  406ee8:	cbnz	w0, 406f04 <ferror@plt+0x44d4>
  406eec:	ldr	x0, [sp, #72]
  406ef0:	cbz	x0, 406f04 <ferror@plt+0x44d4>
  406ef4:	ldrsb	w1, [x0]
  406ef8:	cmp	w1, #0x0
  406efc:	ccmp	x0, x19, #0x4, eq  // eq = none
  406f00:	b.ne	406eb4 <ferror@plt+0x4484>  // b.any
  406f04:	mov	w0, #0xffffffff            	// #-1
  406f08:	ldp	x19, x20, [sp, #16]
  406f0c:	ldp	x21, x22, [sp, #32]
  406f10:	ldp	x23, x24, [sp, #48]
  406f14:	b	406ec4 <ferror@plt+0x4494>
  406f18:	ldrsb	w1, [x2, #1]
  406f1c:	cbnz	w1, 406f34 <ferror@plt+0x4504>
  406f20:	ldp	x23, x24, [sp, #48]
  406f24:	str	w21, [x20]
  406f28:	ldp	x19, x20, [sp, #16]
  406f2c:	ldp	x21, x22, [sp, #32]
  406f30:	b	406ec4 <ferror@plt+0x4494>
  406f34:	str	wzr, [x22]
  406f38:	add	x19, x2, #0x1
  406f3c:	mov	x1, x24
  406f40:	mov	x0, x19
  406f44:	mov	w2, #0xa                   	// #10
  406f48:	str	xzr, [sp, #72]
  406f4c:	bl	402760 <strtol@plt>
  406f50:	str	w0, [x20]
  406f54:	ldr	w0, [x22]
  406f58:	cbz	w0, 406eec <ferror@plt+0x44bc>
  406f5c:	b	406f04 <ferror@plt+0x44d4>
  406f60:	cmp	x1, #0x0
  406f64:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  406f68:	b.eq	40703c <ferror@plt+0x460c>  // b.none
  406f6c:	stp	x29, x30, [sp, #-80]!
  406f70:	mov	x29, sp
  406f74:	stp	x19, x20, [sp, #16]
  406f78:	mov	x19, x1
  406f7c:	stp	x21, x22, [sp, #32]
  406f80:	add	x22, sp, #0x48
  406f84:	str	x23, [sp, #48]
  406f88:	add	x23, sp, #0x40
  406f8c:	b	406fb0 <ferror@plt+0x4580>
  406f90:	cmp	x20, #0x0
  406f94:	add	x19, x3, x4
  406f98:	ccmp	x3, #0x0, #0x4, ne  // ne = any
  406f9c:	ccmp	x21, x4, #0x0, ne  // ne = any
  406fa0:	b.ne	407024 <ferror@plt+0x45f4>  // b.any
  406fa4:	bl	402590 <strncmp@plt>
  406fa8:	cbnz	w0, 407024 <ferror@plt+0x45f4>
  406fac:	add	x0, x20, x21
  406fb0:	mov	x1, x23
  406fb4:	bl	405958 <ferror@plt+0x2f28>
  406fb8:	mov	x1, x22
  406fbc:	mov	x20, x0
  406fc0:	mov	x0, x19
  406fc4:	bl	405958 <ferror@plt+0x2f28>
  406fc8:	ldp	x21, x4, [sp, #64]
  406fcc:	mov	x3, x0
  406fd0:	mov	x1, x3
  406fd4:	mov	x0, x20
  406fd8:	mov	x2, x21
  406fdc:	adds	x5, x21, x4
  406fe0:	b.eq	40700c <ferror@plt+0x45dc>  // b.none
  406fe4:	cmp	x5, #0x1
  406fe8:	b.ne	406f90 <ferror@plt+0x4560>  // b.any
  406fec:	cbz	x20, 406ffc <ferror@plt+0x45cc>
  406ff0:	ldrsb	w5, [x20]
  406ff4:	cmp	w5, #0x2f
  406ff8:	b.eq	40700c <ferror@plt+0x45dc>  // b.none
  406ffc:	cbz	x3, 407024 <ferror@plt+0x45f4>
  407000:	ldrsb	w5, [x3]
  407004:	cmp	w5, #0x2f
  407008:	b.ne	406f90 <ferror@plt+0x4560>  // b.any
  40700c:	mov	w0, #0x1                   	// #1
  407010:	ldp	x19, x20, [sp, #16]
  407014:	ldp	x21, x22, [sp, #32]
  407018:	ldr	x23, [sp, #48]
  40701c:	ldp	x29, x30, [sp], #80
  407020:	ret
  407024:	mov	w0, #0x0                   	// #0
  407028:	ldp	x19, x20, [sp, #16]
  40702c:	ldp	x21, x22, [sp, #32]
  407030:	ldr	x23, [sp, #48]
  407034:	ldp	x29, x30, [sp], #80
  407038:	ret
  40703c:	mov	w0, #0x0                   	// #0
  407040:	ret
  407044:	nop
  407048:	stp	x29, x30, [sp, #-64]!
  40704c:	mov	x29, sp
  407050:	stp	x19, x20, [sp, #16]
  407054:	mov	x19, x1
  407058:	orr	x1, x0, x1
  40705c:	cbz	x1, 4070dc <ferror@plt+0x46ac>
  407060:	stp	x21, x22, [sp, #32]
  407064:	mov	x20, x0
  407068:	mov	x21, x2
  40706c:	cbz	x0, 4070f0 <ferror@plt+0x46c0>
  407070:	cbz	x19, 407108 <ferror@plt+0x46d8>
  407074:	stp	x23, x24, [sp, #48]
  407078:	bl	402350 <strlen@plt>
  40707c:	mov	x23, x0
  407080:	mvn	x0, x0
  407084:	mov	x22, #0x0                   	// #0
  407088:	cmp	x21, x0
  40708c:	b.hi	4070c4 <ferror@plt+0x4694>  // b.pmore
  407090:	add	x24, x21, x23
  407094:	add	x0, x24, #0x1
  407098:	bl	402510 <malloc@plt>
  40709c:	mov	x22, x0
  4070a0:	cbz	x0, 4070c4 <ferror@plt+0x4694>
  4070a4:	mov	x1, x20
  4070a8:	mov	x2, x23
  4070ac:	bl	402300 <memcpy@plt>
  4070b0:	mov	x2, x21
  4070b4:	mov	x1, x19
  4070b8:	add	x0, x22, x23
  4070bc:	bl	402300 <memcpy@plt>
  4070c0:	strb	wzr, [x22, x24]
  4070c4:	mov	x0, x22
  4070c8:	ldp	x19, x20, [sp, #16]
  4070cc:	ldp	x21, x22, [sp, #32]
  4070d0:	ldp	x23, x24, [sp, #48]
  4070d4:	ldp	x29, x30, [sp], #64
  4070d8:	ret
  4070dc:	ldp	x19, x20, [sp, #16]
  4070e0:	adrp	x0, 407000 <ferror@plt+0x45d0>
  4070e4:	ldp	x29, x30, [sp], #64
  4070e8:	add	x0, x0, #0xd48
  4070ec:	b	402650 <strdup@plt>
  4070f0:	mov	x0, x19
  4070f4:	mov	x1, x2
  4070f8:	ldp	x19, x20, [sp, #16]
  4070fc:	ldp	x21, x22, [sp, #32]
  407100:	ldp	x29, x30, [sp], #64
  407104:	b	4027d0 <strndup@plt>
  407108:	ldp	x19, x20, [sp, #16]
  40710c:	ldp	x21, x22, [sp, #32]
  407110:	ldp	x29, x30, [sp], #64
  407114:	b	402650 <strdup@plt>
  407118:	stp	x29, x30, [sp, #-32]!
  40711c:	mov	x2, #0x0                   	// #0
  407120:	mov	x29, sp
  407124:	stp	x19, x20, [sp, #16]
  407128:	mov	x20, x0
  40712c:	mov	x19, x1
  407130:	cbz	x1, 407140 <ferror@plt+0x4710>
  407134:	mov	x0, x1
  407138:	bl	402350 <strlen@plt>
  40713c:	mov	x2, x0
  407140:	mov	x1, x19
  407144:	mov	x0, x20
  407148:	ldp	x19, x20, [sp, #16]
  40714c:	ldp	x29, x30, [sp], #32
  407150:	b	407048 <ferror@plt+0x4618>
  407154:	nop
  407158:	stp	x29, x30, [sp, #-288]!
  40715c:	mov	w9, #0xffffffd0            	// #-48
  407160:	mov	w8, #0xffffff80            	// #-128
  407164:	mov	x29, sp
  407168:	add	x10, sp, #0xf0
  40716c:	add	x11, sp, #0x120
  407170:	stp	x11, x11, [sp, #80]
  407174:	str	x10, [sp, #96]
  407178:	stp	w9, w8, [sp, #104]
  40717c:	ldp	x10, x11, [sp, #80]
  407180:	str	x19, [sp, #16]
  407184:	ldp	x8, x9, [sp, #96]
  407188:	mov	x19, x0
  40718c:	add	x0, sp, #0x48
  407190:	stp	x10, x11, [sp, #32]
  407194:	stp	x8, x9, [sp, #48]
  407198:	str	q0, [sp, #112]
  40719c:	str	q1, [sp, #128]
  4071a0:	str	q2, [sp, #144]
  4071a4:	str	q3, [sp, #160]
  4071a8:	str	q4, [sp, #176]
  4071ac:	str	q5, [sp, #192]
  4071b0:	str	q6, [sp, #208]
  4071b4:	str	q7, [sp, #224]
  4071b8:	stp	x2, x3, [sp, #240]
  4071bc:	add	x2, sp, #0x20
  4071c0:	stp	x4, x5, [sp, #256]
  4071c4:	stp	x6, x7, [sp, #272]
  4071c8:	bl	4027b0 <vasprintf@plt>
  4071cc:	tbnz	w0, #31, 4071fc <ferror@plt+0x47cc>
  4071d0:	ldr	x1, [sp, #72]
  4071d4:	sxtw	x2, w0
  4071d8:	mov	x0, x19
  4071dc:	bl	407048 <ferror@plt+0x4618>
  4071e0:	mov	x19, x0
  4071e4:	ldr	x0, [sp, #72]
  4071e8:	bl	402790 <free@plt>
  4071ec:	mov	x0, x19
  4071f0:	ldr	x19, [sp, #16]
  4071f4:	ldp	x29, x30, [sp], #288
  4071f8:	ret
  4071fc:	mov	x19, #0x0                   	// #0
  407200:	mov	x0, x19
  407204:	ldr	x19, [sp, #16]
  407208:	ldp	x29, x30, [sp], #288
  40720c:	ret
  407210:	stp	x29, x30, [sp, #-80]!
  407214:	mov	x29, sp
  407218:	stp	x21, x22, [sp, #32]
  40721c:	ldr	x21, [x0]
  407220:	stp	x19, x20, [sp, #16]
  407224:	mov	x19, x0
  407228:	ldrsb	w0, [x21]
  40722c:	cbz	w0, 407370 <ferror@plt+0x4940>
  407230:	mov	x0, x21
  407234:	mov	x22, x2
  407238:	stp	x23, x24, [sp, #48]
  40723c:	mov	x24, x1
  407240:	mov	w23, w3
  407244:	mov	x1, x2
  407248:	bl	4027e0 <strspn@plt>
  40724c:	add	x20, x21, x0
  407250:	ldrsb	w21, [x21, x0]
  407254:	cbz	w21, 407334 <ferror@plt+0x4904>
  407258:	cbz	w23, 4072dc <ferror@plt+0x48ac>
  40725c:	adrp	x0, 408000 <ferror@plt+0x55d0>
  407260:	mov	w1, w21
  407264:	add	x0, x0, #0x320
  407268:	bl	4027f0 <strchr@plt>
  40726c:	cbz	x0, 40730c <ferror@plt+0x48dc>
  407270:	add	x1, sp, #0x48
  407274:	add	x23, x20, #0x1
  407278:	mov	x0, x23
  40727c:	strb	w21, [sp, #72]
  407280:	strb	wzr, [sp, #73]
  407284:	bl	4059e0 <ferror@plt+0x2fb0>
  407288:	add	x1, x20, x0
  40728c:	str	x0, [x24]
  407290:	ldrsb	w1, [x1, #1]
  407294:	cmp	w1, #0x0
  407298:	ccmp	w21, w1, #0x0, ne  // ne = any
  40729c:	b.ne	407334 <ferror@plt+0x4904>  // b.any
  4072a0:	add	x0, x0, #0x2
  4072a4:	add	x21, x20, x0
  4072a8:	ldrsb	w1, [x20, x0]
  4072ac:	cbz	w1, 4072bc <ferror@plt+0x488c>
  4072b0:	mov	x0, x22
  4072b4:	bl	4027f0 <strchr@plt>
  4072b8:	cbz	x0, 407334 <ferror@plt+0x4904>
  4072bc:	mov	x20, x23
  4072c0:	ldp	x23, x24, [sp, #48]
  4072c4:	str	x21, [x19]
  4072c8:	mov	x0, x20
  4072cc:	ldp	x19, x20, [sp, #16]
  4072d0:	ldp	x21, x22, [sp, #32]
  4072d4:	ldp	x29, x30, [sp], #80
  4072d8:	ret
  4072dc:	mov	x1, x22
  4072e0:	mov	x0, x20
  4072e4:	bl	402960 <strcspn@plt>
  4072e8:	str	x0, [x24]
  4072ec:	add	x0, x20, x0
  4072f0:	ldp	x23, x24, [sp, #48]
  4072f4:	str	x0, [x19]
  4072f8:	mov	x0, x20
  4072fc:	ldp	x19, x20, [sp, #16]
  407300:	ldp	x21, x22, [sp, #32]
  407304:	ldp	x29, x30, [sp], #80
  407308:	ret
  40730c:	mov	x1, x22
  407310:	mov	x0, x20
  407314:	bl	4059e0 <ferror@plt+0x2fb0>
  407318:	str	x0, [x24]
  40731c:	add	x21, x20, x0
  407320:	ldrsb	w1, [x20, x0]
  407324:	cbz	w1, 407354 <ferror@plt+0x4924>
  407328:	mov	x0, x22
  40732c:	bl	4027f0 <strchr@plt>
  407330:	cbnz	x0, 407354 <ferror@plt+0x4924>
  407334:	ldp	x23, x24, [sp, #48]
  407338:	str	x20, [x19]
  40733c:	mov	x20, #0x0                   	// #0
  407340:	mov	x0, x20
  407344:	ldp	x19, x20, [sp, #16]
  407348:	ldp	x21, x22, [sp, #32]
  40734c:	ldp	x29, x30, [sp], #80
  407350:	ret
  407354:	ldp	x23, x24, [sp, #48]
  407358:	str	x21, [x19]
  40735c:	mov	x0, x20
  407360:	ldp	x19, x20, [sp, #16]
  407364:	ldp	x21, x22, [sp, #32]
  407368:	ldp	x29, x30, [sp], #80
  40736c:	ret
  407370:	mov	x20, #0x0                   	// #0
  407374:	mov	x0, x20
  407378:	ldp	x19, x20, [sp, #16]
  40737c:	ldp	x21, x22, [sp, #32]
  407380:	ldp	x29, x30, [sp], #80
  407384:	ret
  407388:	stp	x29, x30, [sp, #-32]!
  40738c:	mov	x29, sp
  407390:	str	x19, [sp, #16]
  407394:	mov	x19, x0
  407398:	b	4073a4 <ferror@plt+0x4974>
  40739c:	cmp	w0, #0xa
  4073a0:	b.eq	4073c4 <ferror@plt+0x4994>  // b.none
  4073a4:	mov	x0, x19
  4073a8:	bl	4025c0 <fgetc@plt>
  4073ac:	cmn	w0, #0x1
  4073b0:	b.ne	40739c <ferror@plt+0x496c>  // b.any
  4073b4:	mov	w0, #0x1                   	// #1
  4073b8:	ldr	x19, [sp, #16]
  4073bc:	ldp	x29, x30, [sp], #32
  4073c0:	ret
  4073c4:	mov	w0, #0x0                   	// #0
  4073c8:	ldr	x19, [sp, #16]
  4073cc:	ldp	x29, x30, [sp], #32
  4073d0:	ret
  4073d4:	nop
  4073d8:	adrp	x3, 408000 <ferror@plt+0x55d0>
  4073dc:	add	x3, x3, #0x3b8
  4073e0:	stp	x29, x30, [sp, #-176]!
  4073e4:	mov	w1, #0x801                 	// #2049
  4073e8:	movk	w1, #0x8, lsl #16
  4073ec:	mov	x29, sp
  4073f0:	ldp	x4, x5, [x3]
  4073f4:	stp	x4, x5, [sp, #64]
  4073f8:	ldp	x8, x9, [x3, #16]
  4073fc:	stp	x8, x9, [sp, #80]
  407400:	ldp	x6, x7, [x3, #32]
  407404:	stp	x6, x7, [sp, #96]
  407408:	ldp	x4, x5, [x3, #48]
  40740c:	stp	x19, x20, [sp, #16]
  407410:	ldp	x8, x9, [x3, #64]
  407414:	str	x21, [sp, #32]
  407418:	ldp	x6, x7, [x3, #80]
  40741c:	mov	w21, #0x1                   	// #1
  407420:	ldr	x2, [x3, #96]
  407424:	str	x2, [sp, #160]
  407428:	ldur	x3, [x3, #102]
  40742c:	mov	w0, w21
  407430:	mov	w2, #0x0                   	// #0
  407434:	str	w21, [sp, #60]
  407438:	stp	x4, x5, [sp, #112]
  40743c:	stp	x8, x9, [sp, #128]
  407440:	stp	x6, x7, [sp, #144]
  407444:	stur	x3, [sp, #166]
  407448:	bl	402820 <socket@plt>
  40744c:	mov	w19, w0
  407450:	tbnz	w0, #31, 4074a0 <ferror@plt+0x4a70>
  407454:	mov	w1, w21
  407458:	add	x3, sp, #0x3c
  40745c:	mov	w4, #0x4                   	// #4
  407460:	mov	w2, #0x10                  	// #16
  407464:	bl	402520 <setsockopt@plt>
  407468:	tbnz	w0, #31, 4074cc <ferror@plt+0x4a9c>
  40746c:	add	x20, sp, #0x40
  407470:	add	x0, x20, #0x3
  407474:	bl	402350 <strlen@plt>
  407478:	mov	x1, x20
  40747c:	add	w2, w0, #0x3
  407480:	mov	w0, w19
  407484:	bl	4027c0 <connect@plt>
  407488:	tbnz	w0, #31, 4074f4 <ferror@plt+0x4ac4>
  40748c:	mov	w0, w19
  407490:	ldp	x19, x20, [sp, #16]
  407494:	ldr	x21, [sp, #32]
  407498:	ldp	x29, x30, [sp], #176
  40749c:	ret
  4074a0:	adrp	x1, 408000 <ferror@plt+0x55d0>
  4074a4:	add	x1, x1, #0x328
  4074a8:	mov	w2, #0x5                   	// #5
  4074ac:	mov	x0, #0x0                   	// #0
  4074b0:	bl	4028e0 <dcgettext@plt>
  4074b4:	bl	402870 <warnx@plt>
  4074b8:	mov	w0, w19
  4074bc:	ldp	x19, x20, [sp, #16]
  4074c0:	ldr	x21, [sp, #32]
  4074c4:	ldp	x29, x30, [sp], #176
  4074c8:	ret
  4074cc:	adrp	x1, 408000 <ferror@plt+0x55d0>
  4074d0:	add	x1, x1, #0x340
  4074d4:	mov	w2, #0x5                   	// #5
  4074d8:	mov	x0, #0x0                   	// #0
  4074dc:	bl	4028e0 <dcgettext@plt>
  4074e0:	bl	402870 <warnx@plt>
  4074e4:	mov	w0, w19
  4074e8:	mov	w19, #0xffffffff            	// #-1
  4074ec:	bl	402670 <close@plt>
  4074f0:	b	40748c <ferror@plt+0x4a5c>
  4074f4:	bl	402990 <__errno_location@plt>
  4074f8:	ldr	w0, [x0]
  4074fc:	cmp	w0, #0x6f
  407500:	b.eq	4074e4 <ferror@plt+0x4ab4>  // b.none
  407504:	adrp	x1, 408000 <ferror@plt+0x55d0>
  407508:	add	x1, x1, #0x368
  40750c:	b	4074d4 <ferror@plt+0x4aa4>
  407510:	stp	x29, x30, [sp, #-416]!
  407514:	mov	x29, sp
  407518:	stp	x19, x20, [sp, #16]
  40751c:	mov	w19, w0
  407520:	add	x0, sp, #0x78
  407524:	stp	x21, x22, [sp, #32]
  407528:	bl	402580 <sigemptyset@plt>
  40752c:	mov	x4, #0x1                   	// #1
  407530:	mov	w3, #0x10000000            	// #268435456
  407534:	add	x20, sp, #0x70
  407538:	add	x21, sp, #0x108
  40753c:	mov	x1, x20
  407540:	mov	x2, x21
  407544:	mov	w0, #0xd                   	// #13
  407548:	str	x4, [sp, #112]
  40754c:	str	w3, [sp, #248]
  407550:	bl	402680 <sigaction@plt>
  407554:	strb	wzr, [sp, #89]
  407558:	cmp	w19, #0x50
  40755c:	b.eq	4075a4 <ferror@plt+0x4b74>  // b.none
  407560:	cmp	w19, #0x51
  407564:	b.eq	4075e4 <ferror@plt+0x4bb4>  // b.none
  407568:	cmp	w19, #0x3f
  40756c:	mov	w20, #0x0                   	// #0
  407570:	b.eq	407590 <ferror@plt+0x4b60>  // b.none
  407574:	mov	w2, #0x5                   	// #5
  407578:	adrp	x1, 408000 <ferror@plt+0x55d0>
  40757c:	mov	x0, #0x0                   	// #0
  407580:	add	x1, x1, #0x388
  407584:	bl	4028e0 <dcgettext@plt>
  407588:	mov	w1, w19
  40758c:	bl	402870 <warnx@plt>
  407590:	mov	w0, w20
  407594:	ldp	x19, x20, [sp, #16]
  407598:	ldp	x21, x22, [sp, #32]
  40759c:	ldp	x29, x30, [sp], #416
  4075a0:	ret
  4075a4:	bl	4073d8 <ferror@plt+0x49a8>
  4075a8:	mov	w20, w0
  4075ac:	tbz	w0, #31, 407704 <ferror@plt+0x4cd4>
  4075b0:	strb	wzr, [sp, #80]
  4075b4:	mov	x1, x21
  4075b8:	mov	x2, #0x0                   	// #0
  4075bc:	mov	w0, #0xd                   	// #13
  4075c0:	bl	402680 <sigaction@plt>
  4075c4:	ldrb	w0, [sp, #80]
  4075c8:	ldp	x21, x22, [sp, #32]
  4075cc:	cmp	w0, #0x6
  4075d0:	cset	w20, eq  // eq = none
  4075d4:	mov	w0, w20
  4075d8:	ldp	x19, x20, [sp, #16]
  4075dc:	ldp	x29, x30, [sp], #416
  4075e0:	ret
  4075e4:	bl	4073d8 <ferror@plt+0x49a8>
  4075e8:	mov	w20, w0
  4075ec:	tbnz	w0, #31, 4075b0 <ferror@plt+0x4b80>
  4075f0:	add	x22, sp, #0x60
  4075f4:	stp	x23, x24, [sp, #48]
  4075f8:	add	x23, sp, #0x58
  4075fc:	str	x25, [sp, #64]
  407600:	mov	x25, #0xb280                	// #45696
  407604:	strb	w19, [sp, #88]
  407608:	bl	402990 <__errno_location@plt>
  40760c:	mov	x24, x0
  407610:	mov	x19, #0x2                   	// #2
  407614:	movk	x25, #0xee6, lsl #16
  407618:	str	wzr, [x24]
  40761c:	mov	x2, x19
  407620:	mov	x1, x23
  407624:	mov	w0, w20
  407628:	bl	4026c0 <write@plt>
  40762c:	cmp	x0, #0x0
  407630:	b.le	407778 <ferror@plt+0x4d48>
  407634:	subs	x19, x19, x0
  407638:	add	x23, x23, x0
  40763c:	ldr	w0, [x24]
  407640:	b.ne	407788 <ferror@plt+0x4d58>  // b.any
  407644:	cmp	w0, #0xb
  407648:	b.ne	407664 <ferror@plt+0x4c34>  // b.any
  40764c:	mov	x2, #0xb280                	// #45696
  407650:	mov	x0, x22
  407654:	movk	x2, #0xee6, lsl #16
  407658:	mov	x1, #0x0                   	// #0
  40765c:	stp	xzr, x2, [sp, #96]
  407660:	bl	4027a0 <nanosleep@plt>
  407664:	mov	w0, #0x3                   	// #3
  407668:	strb	wzr, [sp, #80]
  40766c:	stp	w20, w0, [sp, #96]
  407670:	b	407684 <ferror@plt+0x4c54>
  407674:	bl	402990 <__errno_location@plt>
  407678:	ldr	w0, [x0]
  40767c:	cmp	w0, #0x4
  407680:	b.ne	4076f0 <ferror@plt+0x4cc0>  // b.any
  407684:	mov	x0, x22
  407688:	mov	w2, #0x3e8                 	// #1000
  40768c:	mov	x1, #0x1                   	// #1
  407690:	bl	402540 <poll@plt>
  407694:	tbnz	w0, #31, 407674 <ferror@plt+0x4c44>
  407698:	cmp	w0, #0x1
  40769c:	b.ne	4076f0 <ferror@plt+0x4cc0>  // b.any
  4076a0:	ldrh	w0, [sp, #102]
  4076a4:	tst	x0, #0x3
  4076a8:	b.eq	4076f0 <ferror@plt+0x4cc0>  // b.none
  4076ac:	mov	x25, #0xb280                	// #45696
  4076b0:	add	x23, sp, #0x50
  4076b4:	mov	w24, #0x0                   	// #0
  4076b8:	mov	x19, #0x2                   	// #2
  4076bc:	movk	x25, #0xee6, lsl #16
  4076c0:	strh	wzr, [sp, #80]
  4076c4:	mov	x2, x19
  4076c8:	mov	x1, x23
  4076cc:	mov	w0, w20
  4076d0:	bl	402880 <read@plt>
  4076d4:	cmp	x0, #0x0
  4076d8:	b.le	4077b8 <ferror@plt+0x4d88>
  4076dc:	add	x23, x23, x0
  4076e0:	subs	x19, x19, x0
  4076e4:	mov	w24, #0x0                   	// #0
  4076e8:	b.ne	4076c4 <ferror@plt+0x4c94>  // b.any
  4076ec:	nop
  4076f0:	mov	w0, w20
  4076f4:	bl	402670 <close@plt>
  4076f8:	ldp	x23, x24, [sp, #48]
  4076fc:	ldr	x25, [sp, #64]
  407700:	b	4075b4 <ferror@plt+0x4b84>
  407704:	add	x22, sp, #0x60
  407708:	stp	x23, x24, [sp, #48]
  40770c:	add	x23, sp, #0x58
  407710:	str	x25, [sp, #64]
  407714:	mov	x25, #0xb280                	// #45696
  407718:	strb	w19, [sp, #88]
  40771c:	bl	402990 <__errno_location@plt>
  407720:	mov	x24, x0
  407724:	mov	x19, #0x2                   	// #2
  407728:	movk	x25, #0xee6, lsl #16
  40772c:	nop
  407730:	str	wzr, [x24]
  407734:	mov	x2, x19
  407738:	mov	x1, x23
  40773c:	mov	w0, w20
  407740:	bl	4026c0 <write@plt>
  407744:	cmp	x0, #0x0
  407748:	b.le	4077a4 <ferror@plt+0x4d74>
  40774c:	subs	x19, x19, x0
  407750:	add	x23, x23, x0
  407754:	ldr	w0, [x24]
  407758:	b.eq	407644 <ferror@plt+0x4c14>  // b.none
  40775c:	cmp	w0, #0xb
  407760:	b.ne	407730 <ferror@plt+0x4d00>  // b.any
  407764:	mov	x0, x22
  407768:	mov	x1, #0x0                   	// #0
  40776c:	stp	xzr, x25, [sp, #96]
  407770:	bl	4027a0 <nanosleep@plt>
  407774:	b	407730 <ferror@plt+0x4d00>
  407778:	ldr	w0, [x24]
  40777c:	cmp	w0, #0x4
  407780:	ccmp	w0, #0xb, #0x4, ne  // ne = any
  407784:	b.ne	407664 <ferror@plt+0x4c34>  // b.any
  407788:	cmp	w0, #0xb
  40778c:	b.ne	407618 <ferror@plt+0x4be8>  // b.any
  407790:	mov	x0, x22
  407794:	mov	x1, #0x0                   	// #0
  407798:	stp	xzr, x25, [sp, #96]
  40779c:	bl	4027a0 <nanosleep@plt>
  4077a0:	b	407618 <ferror@plt+0x4be8>
  4077a4:	ldr	w0, [x24]
  4077a8:	cmp	w0, #0x4
  4077ac:	ccmp	w0, #0xb, #0x4, ne  // ne = any
  4077b0:	b.eq	40775c <ferror@plt+0x4d2c>  // b.none
  4077b4:	b	407664 <ferror@plt+0x4c34>
  4077b8:	b.eq	4076f0 <ferror@plt+0x4cc0>  // b.none
  4077bc:	bl	402990 <__errno_location@plt>
  4077c0:	ldr	w0, [x0]
  4077c4:	cmp	w0, #0xb
  4077c8:	ccmp	w0, #0x4, #0x4, ne  // ne = any
  4077cc:	b.ne	4076f0 <ferror@plt+0x4cc0>  // b.any
  4077d0:	cmp	w24, #0x4
  4077d4:	b.gt	4076f0 <ferror@plt+0x4cc0>
  4077d8:	add	w24, w24, #0x1
  4077dc:	mov	x0, x22
  4077e0:	mov	x1, #0x0                   	// #0
  4077e4:	stp	xzr, x25, [sp, #96]
  4077e8:	bl	4027a0 <nanosleep@plt>
  4077ec:	b	4076c4 <ferror@plt+0x4c94>
  4077f0:	stp	x29, x30, [sp, #-64]!
  4077f4:	mov	x29, sp
  4077f8:	stp	x19, x20, [sp, #16]
  4077fc:	adrp	x20, 419000 <ferror@plt+0x165d0>
  407800:	add	x20, x20, #0xde0
  407804:	stp	x21, x22, [sp, #32]
  407808:	adrp	x21, 419000 <ferror@plt+0x165d0>
  40780c:	add	x21, x21, #0xdd8
  407810:	sub	x20, x20, x21
  407814:	mov	w22, w0
  407818:	stp	x23, x24, [sp, #48]
  40781c:	mov	x23, x1
  407820:	mov	x24, x2
  407824:	bl	4022c8 <memcpy@plt-0x38>
  407828:	cmp	xzr, x20, asr #3
  40782c:	b.eq	407858 <ferror@plt+0x4e28>  // b.none
  407830:	asr	x20, x20, #3
  407834:	mov	x19, #0x0                   	// #0
  407838:	ldr	x3, [x21, x19, lsl #3]
  40783c:	mov	x2, x24
  407840:	add	x19, x19, #0x1
  407844:	mov	x1, x23
  407848:	mov	w0, w22
  40784c:	blr	x3
  407850:	cmp	x20, x19
  407854:	b.ne	407838 <ferror@plt+0x4e08>  // b.any
  407858:	ldp	x19, x20, [sp, #16]
  40785c:	ldp	x21, x22, [sp, #32]
  407860:	ldp	x23, x24, [sp, #48]
  407864:	ldp	x29, x30, [sp], #64
  407868:	ret
  40786c:	nop
  407870:	ret
  407874:	nop
  407878:	adrp	x2, 41a000 <ferror@plt+0x175d0>
  40787c:	mov	x1, #0x0                   	// #0
  407880:	ldr	x2, [x2, #936]
  407884:	b	402440 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000407888 <.fini>:
  407888:	stp	x29, x30, [sp, #-16]!
  40788c:	mov	x29, sp
  407890:	ldp	x29, x30, [sp], #16
  407894:	ret
