

================================================================
== Vitis HLS Report for 'D_drain_IO_L1_out_wrapper_5_0_x0'
================================================================
* Date:           Sun Sep 18 13:52:54 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max    | min |  max |   Type  |
    +---------+---------+----------+-----------+-----+------+---------+
    |       49|     6553|  0.163 us|  21.841 us|   49|  6553|     none|
    +---------+---------+----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                                                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                                      Loop Name                                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- D_drain_IO_L1_out_wrapper_5_0_x0_loop_1_D_drain_IO_L1_out_wrapper_5_0_x0_loop_2   |       48|     6552|   2 ~ 273|          -|          -|    24|        no|
        | + D_drain_IO_L1_out_wrapper_5_0_x0_loop_3_D_drain_IO_L1_out_wrapper_5_0_x0_loop_4  |      129|      129|         3|          1|          1|   128|       yes|
        | + D_drain_IO_L1_out_wrapper_5_0_x0_loop_6                                          |      140|      140|        35|          -|          -|     4|        no|
        |  ++ D_drain_IO_L1_out_wrapper_5_0_x0_loop_7                                        |       32|       32|         3|          2|          2|    16|       yes|
        |  ++ D_drain_IO_L1_out_wrapper_5_0_x0_loop_9                                        |       32|       32|         3|          2|          2|    16|       yes|
        +------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 2, depth = 3
  * Pipeline-2: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 3
  Pipeline-0 : II = 1, D = 3, States = { 3 4 5 }
  Pipeline-1 : II = 2, D = 3, States = { 8 9 10 }
  Pipeline-2 : II = 2, D = 3, States = { 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 7 3 
3 --> 6 4 
4 --> 5 
5 --> 3 
6 --> 7 
7 --> 8 12 2 
8 --> 11 9 
9 --> 10 
10 --> 8 
11 --> 7 
12 --> 11 13 
13 --> 14 
14 --> 12 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_D_drain_D_drain_IO_L1_out_5_1_x0194, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_D_drain_D_drain_IO_L1_out_5_0_x0193, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_D_drain_PE_0_5_x0161, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_D_drain_D_drain_IO_L1_out_5_1_x0194, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_D_drain_D_drain_IO_L1_out_5_0_x0193, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_D_drain_PE_0_5_x0161, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%local_D_V = alloca i64 1" [./dut.cpp:10710]   --->   Operation 21 'alloca' 'local_D_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln10710 = specmemcore void @_ssdm_op_SpecMemCore, i128 %local_D_V, i64 666, i64 22, i64 18446744073709551615" [./dut.cpp:10710]   --->   Operation 22 'specmemcore' 'specmemcore_ln10710' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.38ns)   --->   "%br_ln10713 = br void" [./dut.cpp:10713]   --->   Operation 23 'br' 'br_ln10713' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.51>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%indvar_flatten7 = phi i5 0, void, i5 %add_ln890_50, void %.loopexit426"   --->   Operation 24 'phi' 'indvar_flatten7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%c1_V = phi i3 0, void, i3 %add_ln691_793, void %.loopexit426"   --->   Operation 25 'phi' 'c1_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.70ns)   --->   "%add_ln890_50 = add i5 %indvar_flatten7, i5 1"   --->   Operation 26 'add' 'add_ln890_50' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.63ns)   --->   "%icmp_ln890 = icmp_eq  i5 %indvar_flatten7, i5 24"   --->   Operation 27 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890, void %.split24, void"   --->   Operation 28 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @D_drain_IO_L1_out_wrapper_5_0_x0_loop_1_D_drain_IO_L1_out_wrapper_5_0_x0_loop_2_str"   --->   Operation 29 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 24, i64 24, i64 24"   --->   Operation 30 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.49ns)   --->   "%icmp_ln89028 = icmp_eq  i3 %c1_V, i3 6"   --->   Operation 31 'icmp' 'icmp_ln89028' <Predicate = (!icmp_ln890)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.27ns)   --->   "%select_ln10713 = select i1 %icmp_ln89028, i3 0, i3 %c1_V" [./dut.cpp:10713]   --->   Operation 32 'select' 'select_ln10713' <Predicate = (!icmp_ln890)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%specloopname_ln1461 = specloopname void @_ssdm_op_SpecLoopName, void @empty_308"   --->   Operation 33 'specloopname' 'specloopname_ln1461' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln890_695)   --->   "%ret_132 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %select_ln10713, i3 0"   --->   Operation 34 'bitconcatenate' 'ret_132' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln890_695)   --->   "%ret = or i6 %ret_132, i6 4"   --->   Operation 35 'or' 'ret' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.61ns) (out node of the LUT)   --->   "%icmp_ln890_695 = icmp_ult  i6 %ret, i6 42"   --->   Operation 36 'icmp' 'icmp_ln890_695' <Predicate = (!icmp_ln890)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln10715 = br i1 %icmp_ln890_695, void %.loopexit426, void %.preheader36.preheader.preheader" [./dut.cpp:10715]   --->   Operation 37 'br' 'br_ln10715' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.38ns)   --->   "%br_ln10722 = br void %.preheader36.preheader" [./dut.cpp:10722]   --->   Operation 38 'br' 'br_ln10722' <Predicate = (!icmp_ln890 & icmp_ln890_695)> <Delay = 0.38>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%ret_ln10781 = ret" [./dut.cpp:10781]   --->   Operation 39 'ret' 'ret_ln10781' <Predicate = (icmp_ln890)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.25>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i8 %add_ln890, void %.split88, i8 0, void %.preheader36.preheader.preheader"   --->   Operation 40 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%c7_V = phi i4 %select_ln890_18, void %.split88, i4 0, void %.preheader36.preheader.preheader"   --->   Operation 41 'phi' 'c7_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%c8_V = phi i5 %add_ln691_792, void %.split88, i5 0, void %.preheader36.preheader.preheader"   --->   Operation 42 'phi' 'c8_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.70ns)   --->   "%add_ln890 = add i8 %indvar_flatten, i8 1"   --->   Operation 43 'add' 'add_ln890' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.58ns)   --->   "%icmp_ln890_696 = icmp_eq  i8 %indvar_flatten, i8 128"   --->   Operation 44 'icmp' 'icmp_ln890_696' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890_696, void %.preheader36, void %.preheader5.preheader"   --->   Operation 45 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.70ns)   --->   "%add_ln691 = add i4 %c7_V, i4 1"   --->   Operation 46 'add' 'add_ln691' <Predicate = (!icmp_ln890_696)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.63ns)   --->   "%icmp_ln890_697 = icmp_eq  i5 %c8_V, i5 16"   --->   Operation 47 'icmp' 'icmp_ln890_697' <Predicate = (!icmp_ln890_696)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.27ns)   --->   "%select_ln890 = select i1 %icmp_ln890_697, i5 0, i5 %c8_V"   --->   Operation 48 'select' 'select_ln890' <Predicate = (!icmp_ln890_696)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.35ns)   --->   "%select_ln890_18 = select i1 %icmp_ln890_697, i4 %add_ln691, i4 %c7_V"   --->   Operation 49 'select' 'select_ln890_18' <Predicate = (!icmp_ln890_696)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_429 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %select_ln890_18, i32 2"   --->   Operation 50 'bitselect' 'tmp_429' <Predicate = (!icmp_ln890_696)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln890 = trunc i4 %select_ln890_18"   --->   Operation 51 'trunc' 'trunc_ln890' <Predicate = (!icmp_ln890_696)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %select_ln890, i1 %tmp_429" [./dut.cpp:10732]   --->   Operation 52 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln890_696)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln10732 = zext i6 %tmp" [./dut.cpp:10732]   --->   Operation 53 'zext' 'zext_ln10732' <Predicate = (!icmp_ln890_696)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%local_D_V_addr = getelementptr i128 %local_D_V, i64 0, i64 %zext_ln10732" [./dut.cpp:10732]   --->   Operation 54 'getelementptr' 'local_D_V_addr' <Predicate = (!icmp_ln890_696)> <Delay = 0.00>
ST_3 : Operation 55 [2/2] (1.20ns)   --->   "%out_data_V = load i5 %local_D_V_addr" [./dut.cpp:10732]   --->   Operation 55 'load' 'out_data_V' <Predicate = (!icmp_ln890_696)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_3 : Operation 56 [1/1] (0.70ns)   --->   "%add_ln691_792 = add i5 %select_ln890, i5 1"   --->   Operation 56 'add' 'add_ln691_792' <Predicate = (!icmp_ln890_696)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.21>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @D_drain_IO_L1_out_wrapper_5_0_x0_loop_3_D_drain_IO_L1_out_wrapper_5_0_x0_loop_4_str"   --->   Operation 57 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_696)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 58 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890_696)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%specpipeline_ln10724 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_536" [./dut.cpp:10724]   --->   Operation 59 'specpipeline' 'specpipeline_ln10724' <Predicate = (!icmp_ln890_696)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%specloopname_ln10724 = specloopname void @_ssdm_op_SpecLoopName, void @empty_759" [./dut.cpp:10724]   --->   Operation 60 'specloopname' 'specloopname_ln10724' <Predicate = (!icmp_ln890_696)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (1.21ns)   --->   "%data_split_V_0_18 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_D_drain_PE_0_5_x0161" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 61 'read' 'data_split_V_0_18' <Predicate = (!icmp_ln890_696)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 62 [1/2] (1.20ns)   --->   "%out_data_V = load i5 %local_D_V_addr" [./dut.cpp:10732]   --->   Operation 62 'load' 'out_data_V' <Predicate = (!icmp_ln890_696)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%data_split_V_0 = trunc i128 %out_data_V"   --->   Operation 63 'trunc' 'data_split_V_0' <Predicate = (!icmp_ln890_696)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%data_split_V_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %out_data_V, i32 32, i32 63"   --->   Operation 64 'partselect' 'data_split_V_1' <Predicate = (!icmp_ln890_696)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%data_split_V_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %out_data_V, i32 64, i32 95"   --->   Operation 65 'partselect' 'data_split_V_2' <Predicate = (!icmp_ln890_696)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%data_split_V_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %out_data_V, i32 96, i32 127"   --->   Operation 66 'partselect' 'data_split_V_3' <Predicate = (!icmp_ln890_696)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.65ns)   --->   "%switch_ln10742 = switch i2 %trunc_ln890, void %branch3, i2 0, void %.split88, i2 1, void %branch1, i2 2, void %branch2" [./dut.cpp:10742]   --->   Operation 67 'switch' 'switch_ln10742' <Predicate = (!icmp_ln890_696)> <Delay = 0.65>
ST_4 : Operation 68 [1/1] (0.38ns)   --->   "%br_ln10742 = br void %.split88" [./dut.cpp:10742]   --->   Operation 68 'br' 'br_ln10742' <Predicate = (!icmp_ln890_696 & trunc_ln890 == 2)> <Delay = 0.38>
ST_4 : Operation 69 [1/1] (0.38ns)   --->   "%br_ln10742 = br void %.split88" [./dut.cpp:10742]   --->   Operation 69 'br' 'br_ln10742' <Predicate = (!icmp_ln890_696 & trunc_ln890 == 1)> <Delay = 0.38>
ST_4 : Operation 70 [1/1] (0.38ns)   --->   "%br_ln10742 = br void %.split88" [./dut.cpp:10742]   --->   Operation 70 'br' 'br_ln10742' <Predicate = (!icmp_ln890_696 & trunc_ln890 == 3)> <Delay = 0.38>

State 5 <SV = 4> <Delay = 1.20>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%v1_V = phi i32 %data_split_V_0_18, void %branch3, i32 %data_split_V_3, void %branch2, i32 %data_split_V_3, void %branch1, i32 %data_split_V_3, void %.preheader36"   --->   Operation 71 'phi' 'v1_V' <Predicate = (!icmp_ln890_696)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%v2_V_1674 = phi i32 %data_split_V_2, void %branch3, i32 %data_split_V_0_18, void %branch2, i32 %data_split_V_2, void %branch1, i32 %data_split_V_2, void %.preheader36"   --->   Operation 72 'phi' 'v2_V_1674' <Predicate = (!icmp_ln890_696)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%v2_V_1673 = phi i32 %data_split_V_1, void %branch3, i32 %data_split_V_1, void %branch2, i32 %data_split_V_0_18, void %branch1, i32 %data_split_V_1, void %.preheader36"   --->   Operation 73 'phi' 'v2_V_1673' <Predicate = (!icmp_ln890_696)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%v2_V = phi i32 %data_split_V_0, void %branch3, i32 %data_split_V_0, void %branch2, i32 %data_split_V_0, void %branch1, i32 %data_split_V_0_18, void %.preheader36"   --->   Operation 74 'phi' 'v2_V' <Predicate = (!icmp_ln890_696)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %v1_V, i32 %v2_V_1674, i32 %v2_V_1673, i32 %v2_V"   --->   Operation 75 'bitconcatenate' 'p_Result_s' <Predicate = (!icmp_ln890_696)> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (1.20ns)   --->   "%store_ln10744 = store i128 %p_Result_s, i5 %local_D_V_addr" [./dut.cpp:10744]   --->   Operation 76 'store' 'store_ln10744' <Predicate = (!icmp_ln890_696)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader36.preheader"   --->   Operation 77 'br' 'br_ln0' <Predicate = (!icmp_ln890_696)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 0.38>
ST_6 : Operation 78 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader5"   --->   Operation 78 'br' 'br_ln890' <Predicate = true> <Delay = 0.38>

State 7 <SV = 4> <Delay = 0.62>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%c4_V = phi i3 %add_ln691_796, void %.loopexit, i3 0, void %.preheader5.preheader"   --->   Operation 79 'phi' 'c4_V' <Predicate = (icmp_ln890_695)> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (0.57ns)   --->   "%add_ln691_796 = add i3 %c4_V, i3 1"   --->   Operation 80 'add' 'add_ln691_796' <Predicate = (icmp_ln890_695)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 81 [1/1] (0.49ns)   --->   "%icmp_ln890_698 = icmp_eq  i3 %c4_V, i3 4"   --->   Operation 81 'icmp' 'icmp_ln890_698' <Predicate = (icmp_ln890_695)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 82 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (icmp_ln890_695)> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln10748 = br i1 %icmp_ln890_698, void %.split20, void %.loopexit426.loopexit" [./dut.cpp:10748]   --->   Operation 83 'br' 'br_ln10748' <Predicate = (icmp_ln890_695)> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%specloopname_ln1616 = specloopname void @_ssdm_op_SpecLoopName, void @empty_770"   --->   Operation 84 'specloopname' 'specloopname_ln1616' <Predicate = (icmp_ln890_695 & !icmp_ln890_698)> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.49ns)   --->   "%icmp_ln870 = icmp_eq  i3 %c4_V, i3 0"   --->   Operation 85 'icmp' 'icmp_ln870' <Predicate = (icmp_ln890_695 & !icmp_ln890_698)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln10750 = br i1 %icmp_ln870, void %.preheader.preheader, void %.preheader3.preheader" [./dut.cpp:10750]   --->   Operation 86 'br' 'br_ln10750' <Predicate = (icmp_ln890_695 & !icmp_ln890_698)> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader"   --->   Operation 87 'br' 'br_ln890' <Predicate = (icmp_ln890_695 & !icmp_ln890_698 & !icmp_ln870)> <Delay = 0.38>
ST_7 : Operation 88 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader3"   --->   Operation 88 'br' 'br_ln890' <Predicate = (icmp_ln890_695 & !icmp_ln890_698 & icmp_ln870)> <Delay = 0.38>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit426"   --->   Operation 89 'br' 'br_ln0' <Predicate = (icmp_ln890_695 & icmp_ln890_698)> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.57ns)   --->   "%add_ln691_793 = add i3 %select_ln10713, i3 1"   --->   Operation 90 'add' 'add_ln691_793' <Predicate = (icmp_ln890_698) | (!icmp_ln890_695)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 91 'br' 'br_ln0' <Predicate = (icmp_ln890_698) | (!icmp_ln890_695)> <Delay = 0.00>

State 8 <SV = 5> <Delay = 0.70>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%c5_V_18 = phi i5 %add_ln691_795, void %.split14, i5 0, void %.preheader.preheader"   --->   Operation 92 'phi' 'c5_V_18' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.70ns)   --->   "%add_ln691_795 = add i5 %c5_V_18, i5 1"   --->   Operation 93 'add' 'add_ln691_795' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 94 [1/1] (0.63ns)   --->   "%icmp_ln890_700 = icmp_eq  i5 %c5_V_18, i5 16"   --->   Operation 94 'icmp' 'icmp_ln890_700' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 95 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln10765 = br i1 %icmp_ln890_700, void %.split14, void %.loopexit.loopexit" [./dut.cpp:10765]   --->   Operation 96 'br' 'br_ln10765' <Predicate = true> <Delay = 0.00>

State 9 <SV = 6> <Delay = 2.43>
ST_9 : Operation 97 [1/1] (1.21ns)   --->   "%fifo_D_drain_D_drain_IO_L1_out_5_1_x0194_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L1_out_5_1_x0194" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 97 'read' 'fifo_D_drain_D_drain_IO_L1_out_5_1_x0194_read' <Predicate = (!icmp_ln890_700)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_9 : Operation 98 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L1_out_5_0_x0193, i128 %fifo_D_drain_D_drain_IO_L1_out_5_1_x0194_read" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 98 'write' 'write_ln174' <Predicate = (!icmp_ln890_700)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>

State 10 <SV = 7> <Delay = 2.43>
ST_10 : Operation 99 [1/1] (0.00ns)   --->   "%specpipeline_ln10765 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_536" [./dut.cpp:10765]   --->   Operation 99 'specpipeline' 'specpipeline_ln10765' <Predicate = (!icmp_ln890_700)> <Delay = 0.00>
ST_10 : Operation 100 [1/1] (0.00ns)   --->   "%specloopname_ln10765 = specloopname void @_ssdm_op_SpecLoopName, void @empty_758" [./dut.cpp:10765]   --->   Operation 100 'specloopname' 'specloopname_ln10765' <Predicate = (!icmp_ln890_700)> <Delay = 0.00>
ST_10 : Operation 101 [1/1] (1.21ns)   --->   "%fifo_D_drain_D_drain_IO_L1_out_5_1_x0194_read_1 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L1_out_5_1_x0194" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 101 'read' 'fifo_D_drain_D_drain_IO_L1_out_5_1_x0194_read_1' <Predicate = (!icmp_ln890_700)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_10 : Operation 102 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L1_out_5_0_x0193, i128 %fifo_D_drain_D_drain_IO_L1_out_5_1_x0194_read_1" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 102 'write' 'write_ln174' <Predicate = (!icmp_ln890_700)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_10 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 103 'br' 'br_ln0' <Predicate = (!icmp_ln890_700)> <Delay = 0.00>

State 11 <SV = 6> <Delay = 0.00>
ST_11 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 104 'br' 'br_ln0' <Predicate = (!icmp_ln870)> <Delay = 0.00>
ST_11 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 105 'br' 'br_ln0' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_11 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader5"   --->   Operation 106 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 12 <SV = 5> <Delay = 1.20>
ST_12 : Operation 107 [1/1] (0.00ns)   --->   "%c5_V = phi i5 %add_ln691_794, void %.split18, i5 0, void %.preheader3.preheader"   --->   Operation 107 'phi' 'c5_V' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 108 [1/1] (0.70ns)   --->   "%add_ln691_794 = add i5 %c5_V, i5 1"   --->   Operation 108 'add' 'add_ln691_794' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 109 [1/1] (0.63ns)   --->   "%icmp_ln890_699 = icmp_eq  i5 %c5_V, i5 16"   --->   Operation 109 'icmp' 'icmp_ln890_699' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 110 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 110 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln10751 = br i1 %icmp_ln890_699, void %.split18, void %.loopexit.loopexit33" [./dut.cpp:10751]   --->   Operation 111 'br' 'br_ln10751' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %c5_V, i1 0" [./dut.cpp:10758]   --->   Operation 112 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln890_699)> <Delay = 0.00>
ST_12 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln10758 = zext i6 %tmp_s" [./dut.cpp:10758]   --->   Operation 113 'zext' 'zext_ln10758' <Predicate = (!icmp_ln890_699)> <Delay = 0.00>
ST_12 : Operation 114 [1/1] (0.00ns)   --->   "%local_D_V_addr_35 = getelementptr i128 %local_D_V, i64 0, i64 %zext_ln10758" [./dut.cpp:10758]   --->   Operation 114 'getelementptr' 'local_D_V_addr_35' <Predicate = (!icmp_ln890_699)> <Delay = 0.00>
ST_12 : Operation 115 [1/1] (0.00ns)   --->   "%or_ln10758 = or i6 %tmp_s, i6 1" [./dut.cpp:10758]   --->   Operation 115 'or' 'or_ln10758' <Predicate = (!icmp_ln890_699)> <Delay = 0.00>
ST_12 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_72 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58 0, i6 %or_ln10758" [./dut.cpp:10758]   --->   Operation 116 'bitconcatenate' 'tmp_72' <Predicate = (!icmp_ln890_699)> <Delay = 0.00>
ST_12 : Operation 117 [1/1] (0.00ns)   --->   "%local_D_V_addr_36 = getelementptr i128 %local_D_V, i64 0, i64 %tmp_72" [./dut.cpp:10758]   --->   Operation 117 'getelementptr' 'local_D_V_addr_36' <Predicate = (!icmp_ln890_699)> <Delay = 0.00>
ST_12 : Operation 118 [2/2] (1.20ns)   --->   "%local_D_V_load = load i5 %local_D_V_addr_35" [./dut.cpp:10758]   --->   Operation 118 'load' 'local_D_V_load' <Predicate = (!icmp_ln890_699)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_12 : Operation 119 [2/2] (1.20ns)   --->   "%local_D_V_load_1 = load i5 %local_D_V_addr_36" [./dut.cpp:10758]   --->   Operation 119 'load' 'local_D_V_load_1' <Predicate = (!icmp_ln890_699)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>

State 13 <SV = 6> <Delay = 2.41>
ST_13 : Operation 120 [1/2] (1.20ns)   --->   "%local_D_V_load = load i5 %local_D_V_addr_35" [./dut.cpp:10758]   --->   Operation 120 'load' 'local_D_V_load' <Predicate = (!icmp_ln890_699)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_13 : Operation 121 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L1_out_5_0_x0193, i128 %local_D_V_load" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 121 'write' 'write_ln174' <Predicate = (!icmp_ln890_699)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_13 : Operation 122 [1/2] (1.20ns)   --->   "%local_D_V_load_1 = load i5 %local_D_V_addr_36" [./dut.cpp:10758]   --->   Operation 122 'load' 'local_D_V_load_1' <Predicate = (!icmp_ln890_699)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>

State 14 <SV = 7> <Delay = 1.21>
ST_14 : Operation 123 [1/1] (0.00ns)   --->   "%specpipeline_ln10751 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_536" [./dut.cpp:10751]   --->   Operation 123 'specpipeline' 'specpipeline_ln10751' <Predicate = (!icmp_ln890_699)> <Delay = 0.00>
ST_14 : Operation 124 [1/1] (0.00ns)   --->   "%specloopname_ln10751 = specloopname void @_ssdm_op_SpecLoopName, void @empty_757" [./dut.cpp:10751]   --->   Operation 124 'specloopname' 'specloopname_ln10751' <Predicate = (!icmp_ln890_699)> <Delay = 0.00>
ST_14 : Operation 125 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L1_out_5_0_x0193, i128 %local_D_V_load_1" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 125 'write' 'write_ln174' <Predicate = (!icmp_ln890_699)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_14 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader3"   --->   Operation 126 'br' 'br_ln0' <Predicate = (!icmp_ln890_699)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten7') with incoming values : ('add_ln890_50') [14]  (0.387 ns)

 <State 2>: 1.52ns
The critical path consists of the following:
	'phi' operation ('c1.V') with incoming values : ('add_ln691_793') [15]  (0 ns)
	'icmp' operation ('icmp_ln89028') [22]  (0.5 ns)
	'select' operation ('select_ln10713', ./dut.cpp:10713) [23]  (0.278 ns)
	'or' operation ('ret') [26]  (0 ns)
	'icmp' operation ('icmp_ln890_695') [27]  (0.619 ns)
	blocking operation 0.122 ns on control path)

 <State 3>: 2.26ns
The critical path consists of the following:
	'phi' operation ('c7.V') with incoming values : ('select_ln890_18') [33]  (0 ns)
	'add' operation ('add_ln691') [39]  (0.708 ns)
	'select' operation ('select_ln890_18') [44]  (0.351 ns)
	'getelementptr' operation ('local_D_V_addr', ./dut.cpp:10732) [49]  (0 ns)
	'load' operation ('out_data.V', ./dut.cpp:10732) on array 'local_D.V', ./dut.cpp:10710 [53]  (1.2 ns)

 <State 4>: 1.22ns
The critical path consists of the following:
	fifo read on port 'fifo_D_drain_PE_0_5_x0161' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [52]  (1.22 ns)

 <State 5>: 1.2ns
The critical path consists of the following:
	'phi' operation ('data_split.V[3]') with incoming values : ('data_split.V[0]', /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) ('data_split.V[3]') [66]  (0 ns)
	'store' operation ('store_ln10744', ./dut.cpp:10744) of variable '__Result__' on array 'local_D.V', ./dut.cpp:10710 [71]  (1.2 ns)

 <State 6>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('c4.V') with incoming values : ('add_ln691_796') [77]  (0.387 ns)

 <State 7>: 0.622ns
The critical path consists of the following:
	'add' operation ('add_ln691_793') [133]  (0.572 ns)
	blocking operation 0.0495 ns on control path)

 <State 8>: 0.707ns
The critical path consists of the following:
	'phi' operation ('c5.V') with incoming values : ('add_ln691_795') [89]  (0 ns)
	'add' operation ('add_ln691_795') [90]  (0.707 ns)

 <State 9>: 2.43ns
The critical path consists of the following:
	fifo read on port 'fifo_D_drain_D_drain_IO_L1_out_5_1_x0194' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [97]  (1.22 ns)
	fifo write on port 'fifo_D_drain_D_drain_IO_L1_out_5_0_x0193' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [98]  (1.22 ns)

 <State 10>: 2.43ns
The critical path consists of the following:
	fifo read on port 'fifo_D_drain_D_drain_IO_L1_out_5_1_x0194' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [99]  (1.22 ns)
	fifo write on port 'fifo_D_drain_D_drain_IO_L1_out_5_0_x0193' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [100]  (1.22 ns)

 <State 11>: 0ns
The critical path consists of the following:

 <State 12>: 1.2ns
The critical path consists of the following:
	'phi' operation ('c5.V') with incoming values : ('add_ln691_794') [107]  (0 ns)
	'getelementptr' operation ('local_D_V_addr_35', ./dut.cpp:10758) [115]  (0 ns)
	'load' operation ('local_D_V_load', ./dut.cpp:10758) on array 'local_D.V', ./dut.cpp:10710 [121]  (1.2 ns)

 <State 13>: 2.42ns
The critical path consists of the following:
	'load' operation ('local_D_V_load', ./dut.cpp:10758) on array 'local_D.V', ./dut.cpp:10710 [121]  (1.2 ns)
	fifo write on port 'fifo_D_drain_D_drain_IO_L1_out_5_0_x0193' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [122]  (1.22 ns)

 <State 14>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_D_drain_D_drain_IO_L1_out_5_0_x0193' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [124]  (1.22 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
