// Seed: 1291582006
module module_0 (
    input wand id_0,
    input tri id_1
    , id_7,
    output supply1 id_2,
    input wand id_3,
    input wire id_4,
    output wand id_5
);
  always $display();
  assign module_1.id_7 = 0;
  assign id_2 = 1'b0;
endmodule
module module_1 (
    output logic id_0,
    output tri1 id_1,
    input wor id_2,
    input tri0 id_3,
    input supply1 id_4,
    output tri id_5
    , id_9,
    input tri0 id_6,
    output supply0 id_7
);
  initial id_9 = !1;
  wire id_10;
  module_0 modCall_1 (
      id_6,
      id_2,
      id_1,
      id_6,
      id_4,
      id_5
  );
  wire id_11;
  or primCall (id_5, id_2, id_9, id_6, id_10, id_4, id_3);
  if (id_2) wire id_12;
  else always id_0 <= id_9;
endmodule
