# Transcribed Figures


<!-- [FIX] VSCode: pre code blocks, used as charts, text wrapping -->
<style>pre code{white-space: pre;}</style>
<!--
....----....----....----....----....
0   1   2   3   4   5   6   7   8
-->

## Table of Contents

### Figures

1. [FIG. 1](#FIG%2E%201)
2. [FIG. 2](#FIG%2E%202)
3. [FIG. 3](#FIG%2E%203)
4. [FIG. 4A](#FIG%2E%204A)
    * [FIG. 4B](#FIG%2E%204B)
5. [FIG. 5](#FIG%2E%205)
6. [FIG. 6](#FIG%2E%206)
7. [FIG. 7](#FIG%2E%207)
8. [FIG. 8](#FIG%2E%208)
9. [FIG. 9](#FIG%2E%209)
10. [FIG. 10](#FIG%2E%2010)
11. [FIG. 11](#FIG%2E%2011)
12. [FIG. 12](#FIG%2E%2012)
13. [FIG. 13](#FIG%2E%2013)


<!-- ### Claims

1. [[Claim 1]]
2. [[Claim 2]]
3. [[Claim 3]]
4. [[Claim 4]]
5. [[Claim 5]]
6. [[Claim 6]]
7. [[Claim 7]]
8. [[Claim 8]]
9. [[Claim 9]]
    * (a)
    * (b)
    * (c)
    * (d)
    * (e)
10. [[Claim 10]]
11. [[Claim 11]]
    * (f)
12. [[Claim 12]]
13. [[Claim 13]] -->

<!-- [REGEX] 
^(\d+)([A-Za-z]?)$
$1. [Claim $1$2][claim-$1$2]
[claim-$1$2]: #Claim-$1$2  "todo"
-->

<!-- 
[claim-1]: #Claim-1  "todo"
[claim-2]: #Claim-2  "todo"
[claim-3]: #Claim-3  "todo"
[claim-4]: #Claim-4  "todo"
[claim-5]: #Claim-5  "todo"
[claim-6]: #Claim-6  "todo"
[claim-7]: #Claim-7  "todo"
[claim-8]: #Claim-8  "todo"
[claim-9]: #Claim-9  "todo"
[claim-10]: #Claim-10  "todo"
[claim-11]: #Claim-11  "todo"
[claim-12]: #Claim-12  "todo"
[claim-13]: #Claim-13  "todo"

[subclaim-a]: #Subclaim-a  "todo"
[subclaim-b]: #Subclaim-b  "todo"
[subclaim-c]: #Subclaim-c  "todo"
[subclaim-d]: #Subclaim-d  "todo"
[subclaim-e]: #Subclaim-e  "todo"
[subclaim-f]: #Subclaim-f  "todo"

1. [Claim 1][claim-1]
2. [Claim 2][claim-2]
3. [Claim 3][claim-3]
4. [Claim 4][claim-4]
5. [Claim 5][claim-5]
6. [Claim 6][claim-6]
7. [Claim 7][claim-7]
8. [Claim 8][claim-8]
9. [Claim 9][claim-9]
    * [Subclaim a][subclaim-a]
    * [Subclaim b][subclaim-b]
    * [Subclaim c][subclaim-c]
    * [Subclaim d][subclaim-d]
    * [Subclaim e][subclaim-e]
10. [Claim 10][claim-10]
11. [Claim 11][claim-11]
    * [Subclaim f][subclaim-f]
12. [Claim 12][claim-12]
13. [Claim 13][claim-13]

### Claim 1

### Claim 2

### Claim 3

### Claim 4

### Claim 5

### Claim 6

### Claim 7

### Claim 8

### Claim 9

#### Subclaim a

#### Subclaim b

#### Subclaim c

#### Subclaim d

#### Subclaim e


### Claim 10

### Claim 11

#### Subclaim f


### Claim 12

### Claim 13



Grouped

1. [[Claim 1]]
    * asda
    2. [[Claim 2]]
    3. [[Claim 3]]
    4. [[Claim 4]]
    5. [[Claim 5]]

asdsad

6. [[Claim 6]]
    * a
    7. [[Claim 7]]
    8. [[Claim 8]]

aasd

9. [[Claim 9]]
    * (a)
    * (b)
    * (c)
    * (d)
    * (e)
    
    10. [[Claim 10]]
    11. [[Claim 11]]
        * (f)
    12. [[Claim 12]]
    13. [[Claim 13]]

### Sections

#### Image Encoder Sections


[sect-10]: #Input-terminal-10  "todo"
[sect-12]: #Blocking-section-12  "todo"
[sect-14]: #Two-dimensional-orthogonal-transformer-14  "todo"
[sect-16]: #Normalizer-16  "todo"
[sect-18]: #Non-zero-sensor-18  "todo"
[sect-20]: #Zero-run-counter-20  "todo"
[sect-22]: #normalization-coefficient-storage-22  "todo"
[sect-24]: #amplitude-sensor-24  "todo"
[sect-26]: #Additional-bit-computing-section-26  "todo"
[sect-28]: #Two-dimensional-Huffman-encoder-28  "todo"
[sect-30]: #Fixed-length-item-generating-buffer-30  "todo"
[sect-32]: #Output-terminal-32  "todo"
[sect-34]: #Multiplier-34  "todo"
[sect-36]: #Selector-36  "todo"
[sect-38]: #Weight-table-storage-38  "todo"
[sect-40]: #Operators-console-40  "todo"
[sect-42]: #NAND-circuit-42  "todo"
[sect-44]: #Inverter-44  "todo"
[sect-46]: #Six-bit-counter-46  "todo"
[sect-48]: #Absolute-value-generating-circuit-48  "todo"

[sect-48]: #Absolute-value-generator-circuit-48  "todo"

[sect-50]: #Overflow-sensor-circuit-50  "todo"
[sect-52]: #Priority-encoder-52  "todo"
[sect-54]: #OR-circuit-54  "todo"
[sect-56]: #Subtractor-56  "todo"
[sect-58]: #Selector-58  "todo"
[sect-60]: #Bit-length-computing-section-60  "todo"
[sect-62]: #Buffer-62  "todo"
[sect-64]: #Multiplexer-64  "todo"

 10. [[Input terminal 10]]
12. [[Blocking section 12]]
14. [[Two-dimensional orthogonal transformer 14]]
16. [[Normalizer 16]]
18. [[Non-zero sensor 18]]
20. [[Zero-run counter 20]]
22. [[Normalization coefficient storage 22]]
24. [[Amplitude sensor 24]]
26. [[Additional-bit computing section 26]], [[Additional bit computing section 26]]
28. [[Two-dimensional Huffman encoder 28]]
30. [[Fixed-length item generating buffer 30]]
32. [[Output terminal 32]]
34. [[Multiplier 34]]
36. [[Selector 36]]
38. [[Weight table storage 38]]
40. [[Operator's console 40]]
42. [[NAND circuit 42]]
44. [[Inverter 44]]
46. [[Six-bit counter 46]]
48. [[Absolute value generating circuit 48]], [[Absolute value generator circuit 48]]
50. [[Overflow sensor circuit 50]], [[Overflow sensor 50]], [[Circuit 50]], [[Sensor 50]]
52. [[Priority encoder 52]]
54. [[OR circuit 54]], [[Circuit 54]]
56. [[Subtractor 56]]
58. [[Selector 58]]
60. [[Bit length computing section 60]]
62. [[Buffer 62]]
64. [[Multiplexer 64]] -->

<!-- [REGEX] Create references
### ([A-Za-z' \-]+) (\d{2})\n+
$2. [$1 $2][sect-$2]\n
-->

<!-- 
10. [Input terminal 10][sect-10]
12. [Blocking section 12][sect-12]
14. [Two-dimensional orthogonal transformer 14][sect-14]
16. [Normalizer 16][sect-16]
18. [Non-zero sensor 18][sect-18]
20. [Zero-run counter 20][sect-20]
22. [Normalization coefficient storage 22][sect-22]
24. [Amplitude sensor 24][sect-24]
26. [Additional-bit computing section 26][sect-26]
28. [Two-dimensional Huffman encoder 28][sect-28]
30. [Fixed-length item generating buffer 30][sect-30]
32. [Output terminal 32][sect-32]
34. [Multiplier 34][sect-34]
36. [Selector 36][sect-36]
38. [Weight table storage 38][sect-38]
40. [Operator's console 40][sect-40]
42. [NAND circuit 42][sect-42]
44. [Inverter 44][sect-44]
46. [Six-bit counter 46][sect-46]
48. [Absolute value generating circuit 48][sect-48]
50. [Overflow sensor circuit 50][sect-50]
52. [Priority encoder 52][sect-52]
54. [OR circuit 54][sect-54]
56. [Subtractor 56][sect-56]
58. [Selector 58][sect-58]
60. [Bit length computing section 60][sect-60]
62. [Buffer 62][sect-62]
64. [Multiplexer 64][sect-64]

48. [Absolute value generator circuit 48][sect-48]

***

70. [Input terminal 70][sect-70]
72. [Huffman decoder 72][sect-72]
74. [Zero-run generator 74][sect-74]
76. [Transformation coefficient decoder 76][sect-76]
78. [Multiplexer 78][sect-78]
80. [Inverse normalizer 80][sect-80]
82. [Two-dimensional inverse transformer 82][sect-82]
84. [Block composer 84][sect-84]
86. [Cathode-ray tube, CRT 86][sect-86]

76. [Translation coefficient decoder 76][sect-76]



### Input terminal 10


### Blocking section 12


### Two-dimensional orthogonal transformer 14


### Normalizer 16


### Non-zero sensor 18


### Zero-run counter 20


### Normalization coefficient storage 22


### Amplitude sensor 24


### Additional-bit computing section 26


### Two-dimensional Huffman encoder 28


### Fixed-length item generating buffer 30


### Output terminal 32


### Multiplier 34


### Selector 36


### Weight table storage 38


### Operator's console 40


### NAND circuit 42


### Inverter 44


### Six-bit counter 46


### Absolute value generating circuit 48

### Absolute value generator circuit 48


### Overflow sensor circuit 50


### Priority encoder 52


### OR circuit 54


### Subtractor 56


### Selector 58


### Bit length computing section 60


### Buffer 62


### Multiplexer 64


~~66.~~ 
~~68.~~

#### Image Decoder Sections


[sect-70]: #Input-terminal-70  "todo"
[sect-72]: #Huffman-decoder-72  "todo"
[sect-74]: #Zero-run-generator-74  "todo"
[sect-76]: #Transformation-coefficient-decoder-76  "todo"

[sect-76]: #Translation-coefficient-decoder-76  "todo"

[sect-78]: #Multiplexer-78  "todo"
[sect-80]: #Inverse-normalizer-80  "todo"
[sect-82]: #Two-dimensional-inverse-transformer-82  "todo"
[sect-84]: #Block-composer-84  "todo"
[sect-86]: #Cathode-ray-tube-CRT-86  "todo"

[sect-86]: #CRT-86  "todo"
[sect-86]: #Cathode-ray-tube-86  "todo"

70. [[Input terminal 70]]
72. [[Huffman decoder 72]]
74. [[Zero-run generator 74]]
76. [[Transformation coefficient decoder 76]], [[Translation coefficient decoder 76]]
78. [[Multiplexer 78]]
80. [[Inverse normalizer 80]]
82. [[Two-dimensional inverse transformer 82]]
84. [[Block composer 84]]
86. [[Cathode-ray tube, CRT 86]], [[Cathode-ray tube 86]], [[CRT 86]]



***



### Input terminal 70


### Huffman decoder 72


### Zero-run generator 74


### Transformation coefficient decoder 76


### Multiplexer 78


### Inverse normalizer 80


### Two-dimensional inverse transformer 82


### Block composer 84


### Cathode-ray tube, CRT 86 -->



## FIG. 1

**Contains**: [FIG. 2](#FIG%2E%202), [FIG. 3](#FIG%2E%203), [FIG. 4A](#FIG%2E%204A), [FIG. 4B](#FIG%2E%204B), [FIG. 5](#FIG%2E%205), [FIG. 6](#FIG%2E%206)

Image encoder

<!-- The weight table storage 38 is loaded with data of various kinds of weight tables Ts, as illustrates in [FIG. 10][fig-10], to be employed for the normalization in the normalizer 16. The table data items are delivered to the selector 36. Depending on an instruction of the operator supplied from the operator's console 40, a weight table T is selected by the selector 36 so as to be fed to the multiplier 34. On the other hand, according to an instruction of the operator supplied from the operator's console 40, a normalization coefficient stored in the normalization coefficient storage 22 is selectively obtained therefrom so as to be sent to the multiplier 34. The weight table content is multiplied by the data of the normalization coefficient in the multiplier 34, which thus attains a quantization step value to be adopted in the normalization. 




The inverse normalizer 80 sends the output to a two-dimensional inverse transformer 82, which conducts a two-dimensional orthogonal inverse transformation on the inversely normalized data from the inverse normalizer 80. The two-dimensional inverse transformer 82 transmits the output to a block composer 84, which combines a plurality of blocks into image data of an overall screen. The block composer 84 delivers the output to a cathode-ray tube, CRT 86 to reproduce the image thereon. By the way, in lace of the CRT 86, there may be disposed, for example, a printer to which the output is supplied so as to produce a print.
-->

* **Section 10**: Input terminal (Image encoder entry point)
* **Section 12**: Blocking section
* **Section 14**: Two-dimensional orthogonal transformer
* **Section 16**: Normalizer
* **Section 18**: Zero-run sensor
* **Section 20**: Zero-run counter
* **Section 22**: Normalization coefficient storage
* **Section 24**: Amplitude sensor
* **Section 26**: Additional bit computing section
* **Section 28**: Two-dimensional Huffman encoder
* **Section 30**: Fixed-length item generating buffer
* **Section 32**: Output terminal (Image encoder return point)
* **Section 34**: Multiplier
* **Section 36**: Selector
* **Section 38**: Weight table storage
* **Section 40**: Operator's console
* **Section 64**: Multiplexer

#### FIG. 1 Image Chart

[![][thumb-fig-1]][fig-1]

#### FIG. 1 Text Chart

```
           12                  14                16                18               20
     _______\_____      ________\______      _____\_____      ______\______      ____\______
 10 |             |    |TWO-DIMENSIONAL|    |           |    |             |    |           |
 /  | BLOCKING    |    |ORTHOGONAL     |    |NORMALIZER |    | NON-ZERO    |    | ZERO-RUN  |
o-->| SECTION     |--->|TRANSFORMER    |--->|           |-*->| SENSOR      |--->| COUNTER   |
    |_____________|    |_______________|    |___________| |  |_____________|    |___________|
                                                  ^       |                           |
           22                34                   |       |        24                 |           28
     _______\_____      ______\________           |       |   ______\______           |      ______\________
    |NORMALIZATION|    |               |          |       |  |             |          |     |TWO-DIMENSIONAL|
    |COEFFICIENT  |    | MULTIPLIER    |          |       |  | AMPLITUDE   |          +---->|HUFFMAN        |
    |STORAGE      |--->|               |----------*       *->| SENSOR      |----------*---->|ENCODER        |
    |_____________|    |_______________|          |       |  |_____________|          |     |_______________|
           ^                   ^                  |       |         |                 |          |     |
           |  40               |   36             |       |         |  26             |      30  |     |
     ______|___\__      _______|____\__           |       |   ______v___\__           |      _\__v_____v____
    |             |    |               |          |       |  |ADDITIONAL   |          |     |FIXED-LENGTH   |
    | OPERATOR'S  |    | SELECTOR      |          |       |  |BIT COMPUTING|          +---->|ITEM GENERATING|
    | CONSOLE     |--->|               |          |       +->|SECTION      |--------------->|BUFFER         |
    |_____________|    |_______________|          |          |_____________|                |_______________|
                               ^                  |                                                 |
                               |   38             |                                           64    |
                        _______|____\__           |                                          __\____v_______
                       |               |          |                                         |               | 32
                       | WEIGHT TABLE  |          |                                         | MULTIPLEXER   |  \
                       | STORAGE       |          +---------------------------------------->|               |---o
                       |_______________|                                                    |_______________|
```

## FIG. 2

**Contained by**: [FIG. 1](#FIG%2E%202)

From [Normalizer (FIG. 1 - Section 16)](#FIG%2E%201)<br/>
[Non-zero sensor (FIG. 1 - Section 18)](#FIG%2E%201)<br/>
To [Zero-run counter (FIG. 1 - Section 20)](#FIG%2E%201)

* **Section 401-40n**: Inverters
* **Section 42**: NAND circuit


#### FIG. 2 Image Chart

[![][thumb-fig-2]][fig-2]

#### FIG. 2 Text Chart

```
                    401
                   /
           o-----|>o--------+
                            |
                    402     |
                   /        |
           o-----|>o--------+  42
                  .         |__/
FROM              :         |__)o------>o  TO ZERO-RUN
NORMALIZER 16     :         |              COUNTER 20
                  :         |
                  : 40n     |
                   /        |
           o-----|>o--------+
```

## FIG. 3

**Contained by**: [FIG. 1](#FIG%2E%202)

From [Non-zero sensor (FIG. 1 - Section 18)](#FIG%2E%201)<br/>
[Zero-run counter (FIG. 1 - Section 20)](#FIG%2E%201)<br/>
To [Two-dimensional Huffman encoder (FIG. 1 - Section 28)](#FIG%2E%201)<br/>

* **Section 44**: Inverter (supplied with non-zero sensor 18 output)
* **Section 46**: Six-bit counter


#### FIG. 3 Image Chart

[![][thumb-fig-3]][fig-3]

#### FIG. 3 Text Chart

```
                    44
FROM NON-ZERO      /
SENSOR 18  o-----|>o--------+
                            |
                            |
                            |  46
                      ______v___\__
                     |     CLR     |
                     |   COUNTER   |--->o  TO TWO-DIMENSIONAL
FROM TWO-DIMENSIONAL |             |       HUFFMAN ENCODER 28
ORTHOGONAL    o----->|CK___________|
TRANSLATOR 14
```
<!--
....----....----....----....----....
0   1   2   3   4   5   6   7   8
-->


## FIG. 4A

**Contained by**: [FIG. 1](#FIG%2E%202)<br/>
**Contains**: [FIG. 4B](#FIG%2E%204B)

From [Normalizer (FIG. 1 - Section 16)](#FIG%2E%201)<br/>
[Amplitude sensor (FIG. 1 - Section 24)](#FIG%2E%201)<br/>
To [Additional bit computing section (FIG. 1 - Section 26)](#FIG%2E%201)<br/>
To [Two-dimensional Huffman encoder (FIG. 1 - Section 28)](#FIG%2E%201) or [Fixed-length item generator (FIG. 1 - Section 30)](#FIG%2E%201)

* **Section 48**: Absolute value generating circuit (receives the normalized transformation coefficient including n bits from the normalizer 16)
* **Section 50**: Overflow sensor circuit (receives n-8 high-order bits are produced from the absolute value generating circuit 48)
* **Section 52**: Priority encoder (receives 7 low-order bits of the n bits produced from the absolute value generating circuit 48)

<!-- 
The priority encoder 52 is supplied with seven low-order bits of the n bits produced from the absolute value generating circuit 48. Since the transformation coefficient is data representing an absolute value created by the circuit 48, the data is in a range from -127 to 127 and hence can be represented with seven bits of the original eight bits where a bit is removed for use as a sign identification. In this situation, seven low-order bits of n bits from the circuit 48 are adopted to represent data in the range. -->


#### FIG. 4A Image Chart

[![][thumb-fig-4a]][fig-4a]

#### FIG. 4A Text Chart

```
                      48              50
                  _____\___      ______\____
           o-----|         |    |           |
                 |         |    | OVERFLOW  |       TO ADDITIONAL
           o-----|ABSOLUTE |--->| SENSOR    |--->o  BIT COMPUTING
              .  |VALUE    |    |___________|       SECTION 26
FROM          :  |GENERATOR|          |
NORMALIZER 16 :  |         |          |  52
              :  |         |     _____|___\_
              :  |         |    |           |
              :  |         |    | PRIORITY  |       TO TWO-DIMENSIONAL
              :  |         |--->| ENCODER   |--->o  HUFFMAN ENCODER 28
           o-----|_________|    |___________|       OR FIXED-LENGTH
                                                    ITEM GENERATOR 30
```

<details><summary>Vertical Text version</summary>

```
                     48             50
                  ____\__      ______\____
           o-----|       |    |           |
                 |A  V  G|    | OVERFLOW  |       TO ADDITIONAL
           o-----|B  A  E|--->| SENSOR    |--->o  BIT COMPUTING
              .  |S  L  N|    |___________|       SECTION 26
FROM          :  |O  U  E|          |
NORMALIZER 16 :  |L  E  R|          |  52
              :  |U     A|     _____|___\_
              :  |T     T|    |           |
              :  |E     O|    | PRIORITY  |       TO TWO-DIMENSIONAL
              :  |      R|--->| ENCODER   |--->o  HUFFMAN ENCODER 28
           o-----|_______|    |___________|       OR FIXED-LENGTH
                                                  ITEM GENERATOR 30
```

</details>


## FIG. 4B

**Contained by**: [FIG. 1](#FIG%2E%202), [FIG. 4A](#FIG%2E%204A)


From [Normalizer (FIG. 4A - Section 48)](#FIG%2E%204A)<br/>
[Overflow sensor (FIG. 4A - Section 50)](#FIG%2E%204A)<br/>
To [Priority encoder (FIG. 4A - Section 52)](#FIG%2E%204A)

* **Section 54**: OR circuit (receives n-8 inputs from the absolute value generating circuit 48)

<!-- 

Of the n bits produced from the absolute value generating circuit 48, n-8 high-order bits are sent to an overflow sensor circuit 50. The sensor 50 includes, as illustrates in [FIG. 4B][fig-4b], an OR circuit 54 receiving n-8 inputs. When either one of the n-8 inputs is "1", the circuit 54 produces an overflow signal "1". In this embodiment, as illustrates in [FIG. 12][fig-12], 8-bit data taking a value ranging from -127 to 127 associated with a level of the translation coeffi -->


#### FIG. 4B Image Chart

[![][thumb-fig-4b]][fig-4b]

#### FIG. 4B Text Chart

```
                                54
                      ______    /
FROM ABSOLUTE  o------\    ``''++,
VALUE          o-------|          '>-----o  TO PRIORITY
GENERATOR 48       :   |         ,`         ENCODER 52
               o------/____.,=+''
```


## FIG. 5

**Contained by**: [FIG. 1](#FIG%2E%202)

From [Normalizer (FIG. 1 - Section 16)](#FIG%2E%201)<br/>
From [Amplitude sensor (FIG. 1 - Section 24)](#FIG%2E%201)<br/>
[Additional bit computing section (FIG. 1 - Section 26)](#FIG%2E%201)<br/>
To [Fixed-length item generator (FIG. 1 - Section 30)](#FIG%2E%201)

* **Section 56**: Subtractor (receives data of 7 low-order bits of the translation coefficient and the most-significant bit, MSB, as the highest-order bit)
* **Section 58**: Selector 58 (receives subtraction result from the subtractor 56, and an overflow signal from the amplitude sensor 24)

<!-- 
The additional-bit computing section 26 is includes a subtractor 56 and a selector 58 as illustrated in [FIG. 5][fig-5]. This section 26 receives a normalized transformation coefficient from the normalizer 16 and an overflow signal from the amplitude sensor 24. The subtractor 56 is supplied with data of seven low-order bits of the translation coefficient and the most-significant bit, MSB, as the highest-order bit. The data of MSB signal is subtracted from the data of seven low-order bits. The MSB signal is "0" or "1" when the data of the seven low-order bits is positive or negative, respectively. The subtractor 56 sends a subtraction result represented with data including at most seven bits to an input A of the selector 58.

The selector 58 has another input B, which directly receives the n-bit transformation coefficient from the normalizer 16. Furthermore, the selector 58 receives an overflow signal from the amplitude sensor 24. For an overflow signal "0" indicating the absence of an overflow, the selector 58 selects data including at most seven bits received from the input A. For an overflow signal "1" denoting the presence of an overflow, the selector 58 selects the n-bit translation coefficient data attained from the input B. As a consequence, the data outputted from the additional-bit computing section 26 includes at most seven bits or the n-bit data depending on the absence or presence of an overflow, respectively.-->


#### FIG. 5 Image Chart

[![][thumb-fig-5]][fig-5]

#### FIG. 5 Text Chart

```
                                   FROM AMPLITUDE
                    56             SENSOR 24
 LOW-ORDER BIT  _____\_____             o
          +--->|           |            |
          |    |SUBTRACTOR |--------+   |
          |MSB |           |        |   |
          |--->|___________|        |   |
          |                    58   |   |
          |                   __\___v___v__
          |                  |      A      |
FROM   o--*------------------|B            |--->o  TO FIXED-LENGTH
NORMALIZER 16                |  SELECTOR   |       ITEM GENERATOR 30
                             |_____________|
```


## FIG. 6

#### FIG. 6 Relations

**Input**: 

**Contained by**: [FIG. 1](#FIG%2E%202)

From [Amplitude sensor (FIG. 1 - Section 24)](#FIG%2E%201)<br/>
From [Additional bit computing section (FIG. 1 - Section 26)](#FIG%2E%201)<br/>
From [Two-dimensional Huffman encoder (FIG. 1 - Section 28)](#FIG%2E%201)<br/>
[Fixed-length item generating buffer (FIG. 1 - Section 30)](#FIG%2E%201)<br/>
To [Multiplexer (FIG. 1 - Section 64)](#FIG%2E%201)

* **Section 60**: Bit length computing section (receives the amplitude range data from the amplitude sensor 24 and the Huffman code length from the two-dimensional encoder 28)
* **Section 58**: Buffer 62 (receives write operations frmo the bit length computing section 60)

<!-- 
The fixed-length item generating buffer 30 includes, as illustrated in [FIG. 6][fig-6], a bit length computing section 60 and a buffer 62. The bit length computing section 60 is supplied with the amplitude range data from the amplitude sensor 24 and the Huffman code length from the two-dimensional encoder 28. Based on the amplitude range and the Huffman code length, the computing section 60 determines the total number of bits included in data obtained through the Huffman encoding and additional-bit data to be added thereto so as to supply the buffer 62 with an address signal for a write operation of the data associated with the number of bits. Since the additional-bit data includes at most seven bits when an overflow does not occur and n bits at an occurrence of the overflow, a signal including the additional-bit data and the bits of data obtained through the Huffman encoding is delivered to the buffer 62.

The buffer 62 further receives additional bits ranging from one bit to n bits from the additional-bit computing section 26 and the Huffman-encoded data from the two-dimensional Huffman encoder 28. Depending on the total data length of the encoded data and the additional-bit data, the bit length computing section 60 produces an address signal. These data items are written in the buffer 62 at an address designated by the address signal.

The data stored in the buffer 62 is transmitted to the multiplexer 64 of [FIG. 1][fig-1] after the Huffman-encoded data is combined with the additional-bit data so as to be sent thereto in the unit of data including a predetermined number of bits. The multiplexer sequentially selects the encoded data sent from the fixed-length item generating buffer 30 or the quantization step value supplied from the multiplier 34. The selected data or value is sent from an output terminal 32 to a transmission route or is written on a recording medium such as a magnetic disk.-->


#### FIG. 6 Image Chart

[![][thumb-fig-6]][fig-6]

#### FIG. 6 Text Chart

```
                                 60
                           _______\_____
                          | BIT LENGTH  |
   FROM AMPLITUDE         | COMPUTING   |          FROM TWO-DIMENSIONAL
   SENSOR 24      o------>| SECTION     |<------o  HUFFMAN ENCODER 28
                          |_____________|
                                 |
                                 |  62
FROM TWO-DIMENSIONAL       ______v___\__
HUFFMAN ENCODER 28   o--->|             |
                          | BUFFER      |------>o  TO MULTIPLEXER 64
FROM ADDITIONAL BIT  o--->|             |
COMPUTING SECTION 26      |_____________|
```


## FIG. 7

Image decoder

* **Section 70**: Decoder entry point
* **Section 72**: Huffman decoder
* **Section 74**: Zero-run generator
* **Section 76**: Translation coefficient storage
* **Section 78**: Multiplexer
* **Section 80**: Inverse normalizer
* **Section 82**: Two-dimensional orthogonal inverse transformer
* **Section 84**: Block composer
* **Section 86**: Decoder return point (screen)

#### FIG. 7 Image Chart

[![][thumb-fig-7]][fig-7]

#### FIG. 7 Text Chart

```
           +---------------------------------+
           |                                 |                80                 82                84
      _____|_____      ___________      _____v_____      ______\____      ________\______      _____\_____
 70  |           |    |           |    |           |    |           |    |TWO-DIMENSIONAL|    |           |
 /   | HUFFMAN   |--->| ZERO-RUN  |--->|MULTIPLEXER|--->|INVERSE    |--->|ORTHOGONAL     |--->| BLOCK     |
o-*->| DECODER   |-+  | GENERATOR | +->|           |    |NORMALIZER |    |INVERSE        |    | COMPOSER  |
  |  |___________| |  |___________| |  |___________|    |___________|    |TRANSFORMER____|    |___________|
  |           \    |         \      |          \              ^                                     |
  |           72   |         74     |          78             |                                     |
  |                |                |                         |                                     |
  |                |   ___________  |                         |                                _____v_____
  |                |  |TRANSLATION| |                         |                               |  .-----.  |
  |                +->|COEFFICIENT|-+                         |                           86~~| |       | |
  +------------------>|DECODER    |                           |                               | '._____.' |
                      |___________|~~76                       |                               |___________|
  70                                                          |
 /                                                            |
o-------------------------------------------------------------+
```

# FIG. 8


#### FIG. 8 Image Chart

[![][thumb-fig-8]][fig-8]

#### FIG. 8 Text Chart

```
           -------->
    ________________________
   |X00X01X02 .......... X07|
   |X10X11X12 ............  |
   | :  :  :  :  :  :  :  : |
|  | :  :  :  :  :  :  :  : |
|  | :  :  :  :  :  :  :  : |
|  | :  :  :  :  :  :  :  : |
v  | :  :  :  :  :  :  :  : |
   | :  :  :  :  :  :  :  : |
   | '  :  :  :  :  :  :  ' |
   |X70__________________X77|
```

<details><summary>View small digits 'o'</summary>

```
           -------->
    ________________________
   |XooXo1Xo2 .......... Xo7|
   |X1oX11X12 ............  |
   | :  :  :  :  :  :  :  : |
|  | :  :  :  :  :  :  :  : |
|  | :  :  :  :  :  :  :  : |
|  | :  :  :  :  :  :  :  : |
v  | :  :  :  :  :  :  :  : |
   | :  :  :  :  :  :  :  : |
   | '  :  :  :  :  :  :  ' |
   |X7o__________________X77|
```

</details>


# FIG. 9


#### FIG. 9 Image Chart

[![][thumb-fig-9]][fig-9]

#### FIG. 9 Text Chart

```
    ________________________
   | __  __                 |
   |  / / /  7\             |
   | | / /  /               |
   | |/ /  /                |
   |   /  /                 |
   |  /  /                  |
   | /  /                   |
   | | /                    |
   | |/                     |
   |________________________|

     (zigzag arrow is at 45 deg)
     (not propertional to image)
```

<details><summary>Smaller less propertional arrows</summary>

```
    ________________________
   | __  __                 |
   |  / / / 7\              |
   | | / / /                |
   | |/ / /                 |
   |   / /                  |
   |  / /                   |
   | | /                    |
   | |/                     |
   |                        |
   |________________________|

     (zigzag arrow is at 45 deg)
     (not propertional to image)
```
```
    ________________________
   | ___    ____            |
   |  /`  /'  /'  7\        |
   | |` /`  /`  /`          |
   | |/`  /`  /`            |
   | '  /`  /`              |
   |  /`  /`                |
   | |  /`                  |
   | |/`                    |
   | '                      |
   |________________________|

     (zigzag arrow is at 45 deg)
     (not propertional to image)
```

</details>


# FIG. 10

[Weight table storage (FIG. 1 - Section 38)](#FIG%2E%201)

#### FIG. 10 Image Chart

[![][thumb-fig-10]][fig-10]

#### FIG. 10 Text Chart

```
     /                         \
     | t11 ................t1N |
     |  .....................  |
     |  .....................  |
     |  .....................  |
T    |  ........ tij ........  |
     |  .....................  |
     |  .....................  |
     |  .....................  |
     | tN1 ............... tNN |
     \                         /
```


# FIG. 11


#### FIG. 11 Image Chart

[![][thumb-fig-11]][fig-11]

#### FIG. 11 Text Chart

```
   0 1 1 ......... 1 1     2^(n-1) - 1
     :              :
     :              :
     :              :
   0 0 0 ......... 0 1     1
   0 0 0 ......... 0 0     0
   1 1 1 ......... 1 1    -1
     :              :
     :              :
   1 0 0 ......... 0 0    -2^(n-1)
```


# FIG. 12


#### FIG. 12 Image Chart

[![][thumb-fig-12]][fig-12]

#### FIG. 12 Text Chart

<!-- 
|AMPLITUDE VALUE OF<br/>TRANSLATION COEFFICIENT|AMPLITUDE<br/>RANGE|ADDITIONAL<br/>BIT|
|:-------------------------------:|:-----:|:--:|
|            `-1` , `1`           |`0 0 1`|`1` |
|     `-3` , `-2` , `2` , `3`     |`0 1 0`|`2` |
|      `-7`~ `-4` , `4` ~`7`      |`0 1 1`|`3` |
|     `-15`~ `-8` , `8` ~`15`     |`1 0 0`|`4` |
|    `-31`~ `-16` , `16` ~`31`    |`1 0 1`|`5` |
|    `-63`~ `-32` , `32` ~`63`    |`1 1 0`|`6` |
|   `-127`~ `-64` , `64` ~`127`   |`1 1 1`|`7` |
|`-32767`~ `-128` , `128` ~`32767`|`0 0 0`|`16`| -->

|AMPLITUDE VALUE OF TRANSLATION COEFFICIENT|AMPLITUDE RANGE|ADDITIONAL BIT|
|:-------------------------------:|:-----:|:--:|
|            `-1` , `1`           |`0 0 1`|`1` |
|     `-3` , `-2` , `2` , `3`     |`0 1 0`|`2` |
|      `-7`~ `-4` , `4` ~`7`      |`0 1 1`|`3` |
|     `-15`~ `-8` , `8` ~`15`     |`1 0 0`|`4` |
|    `-31`~ `-16` , `16` ~`31`    |`1 0 1`|`5` |
|    `-63`~ `-32` , `32` ~`63`    |`1 1 0`|`6` |
|   `-127`~ `-64` , `64` ~`127`   |`1 1 1`|`7` |
|`-32767`~ `-128` , `128` ~`32767`|`0 0 0`|`16`|


<details><summary>Text Block Chart</summary>

```
    AMPLITUDE VALUE OF    |AMPLITUDE| ADDITIONAL
  TRANSLATION COEFFICIENT |  RANGE  |  BIT    
__________________________|_________|_____________
       -1         1       |  0 0 1  |   1
     -3, -2  ,  2, 3      |  0 1 0  |   2
     -7~ -4  ,  4 ~7      |  0 1 1  |   3
    -15~ -8  ,  8 ~15     |  1 0 0  |   4
    -31~ -16 , 16 ~31     |  1 0 1  |   5
    -63~ -32 , 32 ~63     |  1 1 0  |   6
   -127~ -64 , 64 ~127    |  1 1 1  |   7
-32767~ -128 , 128 ~32767 |  0 0 0  |  16
```

</details>


# FIG. 13


#### FIG. 13 Image Chart

[![][thumb-fig-13]][fig-13]

#### FIG. 13 Text Chart

**SEVEN LOW-ORDER BITS**

|OF |MSB <&mdash;> LSB|AMPLITUDE RANGE|
|:-:|:---------------:|:-------------:|
|`0`|`1 X X X X X X`  |`1 1 1`        |
|`0`|`0 1 X X X X X`  |`1 1 0`        |
|`0`|`0 0 1 X X X X`  |`1 0 1`        |
|`0`|`0 0 0 1 X X X`  |`1 0 0`        |
|`0`|`0 0 0 0 1 X X`  |`0 1 1`        |
|`0`|`0 0 0 0 0 1 X`  |`0 1 0`        |
|`0`|`0 0 0 0 0 0 1`  |`0 0 1`        |
|`1`|`X X X X X X X`  |`0 0 0`        |

<details><summary>Text Block Chart</summary>

```
       SEVEN LOW-ORDER BITS

OF    MSB         LSB   AMPLITUDE RANGE
 0     1 X X X X X X     1 1 1
 0     0 1 X X X X X     1 1 0
 0     0 0 1 X X X X     1 0 1
 0     0 0 0 1 X X X     1 0 0
 0     0 0 0 0 1 X X     0 1 1
 0     0 0 0 0 0 1 X     0 1 0
 0     0 0 0 0 0 0 1     0 0 1
 1     X X X X X X X     0 0 0
```

</details>


<!-- ## Images (8) -->

<!-- [FIX] 1Writer (iOS): img elements starting on new line -->
<style>img {display:inline-block;}</style>

[![][thumb-2]][page-2] [![][thumb-3]][page-3] [![][thumb-4]][page-4] [![][thumb-5]][page-5] [![][thumb-6]][page-6] [![][thumb-7]][page-7] [![][thumb-8]][page-8] [![][thumb-9]][page-9]

<!-- #### Rotated Images (3) -->

[![][thumb-2-rot90]][page-2-rot90] [![][thumb-5-rot90]][page-5-rot90] [![][thumb-6-rot90]][page-6-rot90]

<!-- [![][thumb-2]][page-2] [![][thumb-3]][page-3] [![][thumb-4]][page-4] [![][thumb-5]][page-5] [![][thumb-6]][page-6] [![][thumb-7]][page-7] [![][thumb-8]][page-8] [![][thumb-9]][page-9]

[![][thumb-2-rot90]][page-2-rot90] [![][thumb-3]][page-3] [![][thumb-4]][page-4] [![][thumb-5-rot90]][page-5-rot90] [![][thumb-6-rot90]][page-6-rot90] [![][thumb-7]][page-7] [![][thumb-8]][page-8] [![][thumb-9]][page-9] -->



<!-- ====== URL REFERENCES ====== -->



<!-- PAGE IMAGE URL REFERENCES -->

[thumb-2]: ./US4982282A-copycomplete_files/US4982282-drawings-page-2_thumb.png  "FIG. 1"
[thumb-2-rot90]: ./US4982282A-copycomplete_files/US4982282-drawings-page-2-rot90_thumb.png  "FIG. 1 (rotated 90deg)"
[thumb-3]: ./US4982282A-copycomplete_files/US4982282-drawings-page-3_thumb.png  "FIG. 2, 3"
[thumb-4]: ./US4982282A-copycomplete_files/US4982282-drawings-page-4_thumb.png  "FIG. 4A, 4B, 5"
[thumb-5]: ./US4982282A-copycomplete_files/US4982282-drawings-page-5_thumb.png  "FIG. 6"
[thumb-5-rot90]: ./US4982282A-copycomplete_files/US4982282-drawings-page-5-rot90_thumb.png  "FIG. 6 (rotated 90deg)"
[thumb-6]: ./US4982282A-copycomplete_files/US4982282-drawings-page-6_thumb.png  "FIG. 7"
[thumb-6-rot90]: ./US4982282A-copycomplete_files/US4982282-drawings-page-6-rot90_thumb.png  "FIG. 7 (rotated 90deg)"
[thumb-7]: ./US4982282A-copycomplete_files/US4982282-drawings-page-7_thumb.png  "FIG. 8, 9"
[thumb-8]: ./US4982282A-copycomplete_files/US4982282-drawings-page-8_thumb.png  "FIG. 10, 11"
[thumb-9]: ./US4982282A-copycomplete_files/US4982282-drawings-page-9_thumb.png  "FIG. 12, 13"


[page-2]: ./US4982282A-copycomplete_files/US4982282-drawings-page-2.png  "FIG. 1"
[page-2-rot90]: ./US4982282A-copycomplete_files/US4982282-drawings-page-2-rot90.png  "FIG. 1 (rotated 90deg)"
[page-3]: ./US4982282A-copycomplete_files/US4982282-drawings-page-3.png  "FIG. 2, 3"
[page-4]: ./US4982282A-copycomplete_files/US4982282-drawings-page-4.png  "FIG. 4A, 4B, 5"
[page-5]: ./US4982282A-copycomplete_files/US4982282-drawings-page-5.png  "FIG. 6"
[page-5-rot90]: ./US4982282A-copycomplete_files/US4982282-drawings-page-5-rot90.png  "FIG. 6 (rotated 90deg)"
[page-6]: ./US4982282A-copycomplete_files/US4982282-drawings-page-6.png  "FIG. 7"
[page-6-rot90]: ./US4982282A-copycomplete_files/US4982282-drawings-page-6-rot90.png  "FIG. 7 (rotated 90deg)"
[page-7]: ./US4982282A-copycomplete_files/US4982282-drawings-page-7.png  "FIG. 8, 9"
[page-8]: ./US4982282A-copycomplete_files/US4982282-drawings-page-8.png  "FIG. 10, 11"
[page-9]: ./US4982282A-copycomplete_files/US4982282-drawings-page-9.png  "FIG. 12, 13"


<!-- FIGURE IMAGE URL REFERENCES -->


[fig-1-orig]: ./US4982282A-copycomplete_files/US4982282-drawings-page-2.png  "FIG. 1 is a schematic block diagram illustrating an embodiment of an image signal compression encoding apparatus in accordance with the present invention;"
[fig-1]: ./US4982282A-copycomplete_files/US4982282-drawings-page-2-rot90.png  "FIG. 1 (rotated 90deg) is a schematic block diagram illustrating an embodiment of an image signal compression encoding apparatus in accordance with the present invention;"
[fig-2]: ./US4982282A-copycomplete_files/US4982282-drawings-page-3.png  "FIG. 2 is a block diagram illustrating a non-zero sensor section 18 of FIG. 1;"
[fig-3]: ./US4982282A-copycomplete_files/US4982282-drawings-page-3.png  "FIG. 3 is a schematic block diagram illustrating a zero-run counter 20 of FIG. 1;"
[fig-4]: ./US4982282A-copycomplete_files/US4982282-drawings-page-4.png  "FIG. 4A is a block diagram illustrating an amplitude sensor section 24 of FIG. 1; FIG. 4B is a schematic diagram illustrating an overflow sensor circuit 50 of FIG. 4A;"
[fig-4a]: ./US4982282A-copycomplete_files/US4982282-drawings-page-4.png  "FIG. 4A is a block diagram illustrating an amplitude sensor section 24 of FIG. 1;"
[fig-4b]: ./US4982282A-copycomplete_files/US4982282-drawings-page-4.png  "FIG. 4B is a schematic diagram illustrating an overflow sensor circuit 50 of FIG. 4A;"
[fig-5]: ./US4982282A-copycomplete_files/US4982282-drawings-page-4.png  "FIG. 5 is a diagram schematically illustrating an additional-bit computing section 26 of FIG. 1;"
[fig-6-orig]: ./US4982282A-copycomplete_files/US4982282-drawings-page-5.png  "FIG. 6 is a schematic diagram illustrating a fixed-length item generating buffer 30;"
[fig-6]: ./US4982282A-copycomplete_files/US4982282-drawings-page-5-rot90.png  "FIG. 6 (rotated 90deg) is a schematic diagram illustrating a fixed-length item generating buffer 30;"
[fig-7-orig]: ./US4982282A-copycomplete_files/US4982282-drawings-page-6.png  "FIG. 7 is a block diagram schematically illustrating an image signal expansion reproducing apparatus for decoding and for reproducing image data compressed and encoded by the compression encoding apparatus of FIG. 1;"
[fig-7]: ./US4982282A-copycomplete_files/US4982282-drawings-page-6-rot90.png  "FIG. 7 (rotated 90deg) is a block diagram schematically illustrating an image signal expansion reproducing apparatus for decoding and for reproducing image data compressed and encoded by the compression encoding apparatus of FIG. 1;"
[fig-8]: ./US4982282A-copycomplete_files/US4982282-drawings-page-7.png  "FIG. 8 is a diagram illustrating data obtained through a two-dimensional orthogonal transformation;"
[fig-9]: ./US4982282A-copycomplete_files/US4982282-drawings-page-7.png  "FIG. 9 is a schematic diagram illustrating encoding operations associated with the run length and a non-zero amplitude;"
[fig-10]: ./US4982282A-copycomplete_files/US4982282-drawings-page-8.png  "FIG. 10 is a diagram illustrating an example of weight table data;"
[fig-11]: ./US4982282A-copycomplete_files/US4982282-drawings-page-8.png  "FIG. 11 is a schematic diagram illustrating an example of a normalized transformation coefficient;"
[fig-12]: ./US4982282A-copycomplete_files/US4982282-drawings-page-9.png  "FIG. 12 is a diagram illustrating relationships between amplitude values of the translation coefficient, amplitude ranges thereof, and additional bits; and"
[fig-13]: ./US4982282A-copycomplete_files/US4982282-drawings-page-9.png  "FIG. 13 is a schematic diagram illustrating relationships between amplitude values of the transformation coefficient and amplitude ranges thereof."


[fig-1-orig]: ./US4982282A-copycomplete_files/US4982282-drawings-page-2.png  "FIG. 1 is a schematic block diagram illustrating an embodiment of an image signal compression encoding apparatus in accordance with the present invention;"
[thumb-fig-1]: ./US4982282A-copycomplete_files/US4982282-drawings-page-2-rot90_thumb.png  "FIG. 1 (rotated 90deg) is a schematic block diagram illustrating an embodiment of an image signal compression encoding apparatus in accordance with the present invention;"
[thumb-fig-2]: ./US4982282A-copycomplete_files/US4982282-drawings-page-3_thumb.png  "FIG. 2 is a block diagram illustrating a non-zero sensor section 18 of FIG. 1;"
[thumb-fig-3]: ./US4982282A-copycomplete_files/US4982282-drawings-page-3_thumb.png  "FIG. 3 is a schematic block diagram illustrating a zero-run counter 20 of FIG. 1;"
[thumb-fig-4]: ./US4982282A-copycomplete_files/US4982282-drawings-page-4_thumb.png  "FIG. 4A is a block diagram illustrating an amplitude sensor section 24 of FIG. 1; FIG. 4B is a schematic diagram illustrating an overflow sensor circuit 50 of FIG. 4A;"
[thumb-fig-4a]: ./US4982282A-copycomplete_files/US4982282-drawings-page-4_thumb.png  "FIG. 4A is a block diagram illustrating an amplitude sensor section 24 of FIG. 1;"
[thumb-fig-4b]: ./US4982282A-copycomplete_files/US4982282-drawings-page-4_thumb.png  "FIG. 4B is a schematic diagram illustrating an overflow sensor circuit 50 of FIG. 4A;"
[thumb-fig-5]: ./US4982282A-copycomplete_files/US4982282-drawings-page-4_thumb.png  "FIG. 5 is a diagram schematically illustrating an additional-bit computing section 26 of FIG. 1;"
[thumb-fig-6-orig]: ./US4982282A-copycomplete_files/US4982282-drawings-page-5_thumb.png  "FIG. 6 is a schematic diagram illustrating a fixed-length item generating buffer 30;"
[thumb-fig-6]: ./US4982282A-copycomplete_files/US4982282-drawings-page-5-rot90_thumb.png  "FIG. 6 (rotated 90deg) is a schematic diagram illustrating a fixed-length item generating buffer 30;"
[thumb-fig-7-orig]: ./US4982282A-copycomplete_files/US4982282-drawings-page-6_thumb.png  "FIG. 7 is a block diagram schematically illustrating an image signal expansion reproducing apparatus for decoding and for reproducing image data compressed and encoded by the compression encoding apparatus of FIG. 1;"
[thumb-fig-7]: ./US4982282A-copycomplete_files/US4982282-drawings-page-6-rot90_thumb.png  "FIG. 7 (rotated 90deg) is a block diagram schematically illustrating an image signal expansion reproducing apparatus for decoding and for reproducing image data compressed and encoded by the compression encoding apparatus of FIG. 1;"
[thumb-fig-8]: ./US4982282A-copycomplete_files/US4982282-drawings-page-7_thumb.png  "FIG. 8 is a diagram illustrating data obtained through a two-dimensional orthogonal transformation;"
[thumb-fig-9]: ./US4982282A-copycomplete_files/US4982282-drawings-page-7_thumb.png  "FIG. 9 is a schematic diagram illustrating encoding operations associated with the run length and a non-zero amplitude;"
[thumb-fig-10]: ./US4982282A-copycomplete_files/US4982282-drawings-page-8_thumb.png  "FIG. 10 is a diagram illustrating an example of weight table data;"
[thumb-fig-11]: ./US4982282A-copycomplete_files/US4982282-drawings-page-8_thumb.png  "FIG. 11 is a schematic diagram illustrating an example of a normalized transformation coefficient;"
[thumb-fig-12]: ./US4982282A-copycomplete_files/US4982282-drawings-page-9_thumb.png  "FIG. 12 is a diagram illustrating relationships between amplitude values of the translation coefficient, amplitude ranges thereof, and additional bits; and"
[thumb-fig-13]: ./US4982282A-copycomplete_files/US4982282-drawings-page-9_thumb.png  "FIG. 13 is a schematic diagram illustrating relationships between amplitude values of the transformation coefficient and amplitude ranges thereof."

<!--
[fig-1-orig]: ./US4982282A-copycomplete_files/US4982282-drawings-page-2.png  "FIG. 1"
[fig-1]: ./US4982282A-copycomplete_files/US4982282-drawings-page-2-rot90.png  "FIG. 1 (rotated 90deg)"
[fig-2]: ./US4982282A-copycomplete_files/US4982282-drawings-page-3.png  "FIG. 2, 3"
[fig-3]: ./US4982282A-copycomplete_files/US4982282-drawings-page-3.png  "FIG. 2, 3"
[fig-4a]: ./US4982282A-copycomplete_files/US4982282-drawings-page-4.png  "FIG. 4A, 4B, 5"
[fig-4b]: ./US4982282A-copycomplete_files/US4982282-drawings-page-4.png  "FIG. 4A, 4B, 5"
[fig-5]: ./US4982282A-copycomplete_files/US4982282-drawings-page-4.png  "FIG. 4A, 4B, 5"
[fig-6-orig]: ./US4982282A-copycomplete_files/US4982282-drawings-page-5.png  "FIG. 6"
[fig-6]: ./US4982282A-copycomplete_files/US4982282-drawings-page-5-rot90.png  "FIG. 6 (rotated 90deg)"
[fig-7-orig]: ./US4982282A-copycomplete_files/US4982282-drawings-page-6.png  "FIG. 7"
[fig-7]: ./US4982282A-copycomplete_files/US4982282-drawings-page-6-rot90.png  "FIG. 7 (rotated 90deg)"
[fig-8]: ./US4982282A-copycomplete_files/US4982282-drawings-page-7.png  "FIG. 8, 9"
[fig-9]: ./US4982282A-copycomplete_files/US4982282-drawings-page-7.png  "FIG. 8, 9"
[fig-10]: ./US4982282A-copycomplete_files/US4982282-drawings-page-8.png  "FIG. 10, 11"
[fig-11]: ./US4982282A-copycomplete_files/US4982282-drawings-page-8.png  "FIG. 10, 11"
[fig-12]: ./US4982282A-copycomplete_files/US4982282-drawings-page-9.png  "FIG. 12, 13"
[fig-13]: ./US4982282A-copycomplete_files/US4982282-drawings-page-9.png  "FIG. 12, 13"
-->

