
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3)
Loaded SDC plugin

1. Executing Liberty frontend: /home/youssef/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Imported 428 cell types from liberty file.
[INFO] Using SDC file '/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/runs/RUN_2024-12-30_01-33-00/06-yosys-synthesis/synthesis.abc.sdc' for ABCâ€¦

2. Executing Verilog-2005 frontend: /home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/NN.sv
Parsing SystemVerilog input from `/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/NN.sv' to AST representation.
Storing AST representation for module `$abstract\special_check'.
Storing AST representation for module `$abstract\mac_spec_check'.
Storing AST representation for module `$abstract\rounding'.
Storing AST representation for module `$abstract\leading_zero'.
Storing AST representation for module `$abstract\leading_ones'.
Storing AST representation for module `$abstract\left_shifter'.
Storing AST representation for module `$abstract\right_shifter'.
Storing AST representation for module `$abstract\int_excep'.
Storing AST representation for module `$abstract\rvdff'.
Storing AST representation for module `$abstract\rvdffe'.
Storing AST representation for module `$abstract\exponent'.
Storing AST representation for module `$abstract\invert'.
Storing AST representation for module `$abstract\low_mask_hi_lo'.
Storing AST representation for module `$abstract\low_mask_lo_hi'.
Storing AST representation for module `$abstract\compress_by2'.
Storing AST representation for module `$abstract\compress_by4'.
Storing AST representation for module `$abstract\lead_zero_param'.
Storing AST representation for module `$abstract\round_excep'.
Storing AST representation for module `$abstract\add_sub'.
Storing AST representation for module `$abstract\multiplier'.
Storing AST representation for module `$abstract\divider'.
Storing AST representation for module `$abstract\matrix_multiply_1x2_2x1'.
Storing AST representation for module `$abstract\matrix_multiply_2x2_2x1'.
Storing AST representation for module `$abstract\sigmoid_approx'.
Storing AST representation for module `$abstract\NN'.
Successfully finished Verilog frontend.

3. Executing HIERARCHY pass (managing design hierarchy).

4. Executing AST frontend in derive mode using pre-parsed AST for module `\NN'.
Generating RTLIL representation for module `\NN'.

4.1. Analyzing design hierarchy..
Top module:  \NN
Parameter \exp_width = 8
Parameter \mant_width = 24

4.2. Executing AST frontend in derive mode using pre-parsed AST for module `\sigmoid_approx'.
Parameter \exp_width = 8
Parameter \mant_width = 24
Generating RTLIL representation for module `$paramod$da76b7f863ce0e268ea90375e64095684ffc4cf0\sigmoid_approx'.

4.3. Executing AST frontend in derive mode using pre-parsed AST for module `\add_sub'.
Generating RTLIL representation for module `\add_sub'.
Parameter \exp_width = 8
Parameter \mant_width = 24

4.4. Executing AST frontend in derive mode using pre-parsed AST for module `\matrix_multiply_1x2_2x1'.
Parameter \exp_width = 8
Parameter \mant_width = 24
Generating RTLIL representation for module `$paramod$da76b7f863ce0e268ea90375e64095684ffc4cf0\matrix_multiply_1x2_2x1'.
Parameter \exp_width = 8
Parameter \mant_width = 24
Found cached RTLIL representation for module `$paramod$da76b7f863ce0e268ea90375e64095684ffc4cf0\sigmoid_approx'.
Parameter \exp_width = 8
Parameter \mant_width = 24
Found cached RTLIL representation for module `$paramod$da76b7f863ce0e268ea90375e64095684ffc4cf0\sigmoid_approx'.
Parameter \exp_width = 8
Parameter \mant_width = 24

4.5. Executing AST frontend in derive mode using pre-parsed AST for module `\matrix_multiply_2x2_2x1'.
Parameter \exp_width = 8
Parameter \mant_width = 24
Generating RTLIL representation for module `$paramod$da76b7f863ce0e268ea90375e64095684ffc4cf0\matrix_multiply_2x2_2x1'.

4.6. Analyzing design hierarchy..
Top module:  \NN
Used module:     $paramod$da76b7f863ce0e268ea90375e64095684ffc4cf0\sigmoid_approx
Used module:         \add_sub
Used module:     $paramod$da76b7f863ce0e268ea90375e64095684ffc4cf0\matrix_multiply_1x2_2x1
Used module:     $paramod$da76b7f863ce0e268ea90375e64095684ffc4cf0\matrix_multiply_2x2_2x1

4.7. Executing AST frontend in derive mode using pre-parsed AST for module `\rounding'.
Generating RTLIL representation for module `\rounding'.
Parameter 1 (\mant) = 27

4.8. Executing AST frontend in derive mode using pre-parsed AST for module `\left_shifter'.
Parameter 1 (\mant) = 27
Generating RTLIL representation for module `$paramod\left_shifter\mant=s32'00000000000000000000000000011011'.

4.9. Executing AST frontend in derive mode using pre-parsed AST for module `\leading_zero'.
Generating RTLIL representation for module `\leading_zero'.

4.10. Executing AST frontend in derive mode using pre-parsed AST for module `\right_shifter'.
Generating RTLIL representation for module `\right_shifter'.
Parameter 1 (\exp_width) = 8
Parameter 2 (\mant_width) = 24

4.11. Executing AST frontend in derive mode using pre-parsed AST for module `\special_check'.
Parameter 1 (\exp_width) = 8
Parameter 2 (\mant_width) = 24
Generating RTLIL representation for module `$paramod$da76b7f863ce0e268ea90375e64095684ffc4cf0\special_check'.
Parameter 1 (\exp_width) = 8
Parameter 2 (\mant_width) = 24
Found cached RTLIL representation for module `$paramod$da76b7f863ce0e268ea90375e64095684ffc4cf0\special_check'.
Parameter \exp_width = 8
Parameter \mant_width = 24

4.12. Executing AST frontend in derive mode using pre-parsed AST for module `\multiplier'.
Parameter \exp_width = 8
Parameter \mant_width = 24
Generating RTLIL representation for module `$paramod$da76b7f863ce0e268ea90375e64095684ffc4cf0\multiplier'.
Parameter \exp_width = 8
Parameter \mant_width = 24
Found cached RTLIL representation for module `$paramod$da76b7f863ce0e268ea90375e64095684ffc4cf0\multiplier'.
Parameter \exp_width = 8
Parameter \mant_width = 24
Found cached RTLIL representation for module `$paramod$da76b7f863ce0e268ea90375e64095684ffc4cf0\multiplier'.
Parameter \exp_width = 8
Parameter \mant_width = 24
Found cached RTLIL representation for module `$paramod$da76b7f863ce0e268ea90375e64095684ffc4cf0\multiplier'.
Parameter \exp_width = 8
Parameter \mant_width = 24
Found cached RTLIL representation for module `$paramod$da76b7f863ce0e268ea90375e64095684ffc4cf0\multiplier'.
Parameter \exp_width = 8
Parameter \mant_width = 24
Found cached RTLIL representation for module `$paramod$da76b7f863ce0e268ea90375e64095684ffc4cf0\multiplier'.
Parameter \exp_width = 8
Parameter \mant_width = 24

4.13. Executing AST frontend in derive mode using pre-parsed AST for module `\divider'.
Parameter \exp_width = 8
Parameter \mant_width = 24
Generating RTLIL representation for module `$paramod$da76b7f863ce0e268ea90375e64095684ffc4cf0\divider'.
Parameter \exp_width = 8
Parameter \mant_width = 24
Found cached RTLIL representation for module `$paramod$da76b7f863ce0e268ea90375e64095684ffc4cf0\divider'.
Parameter \exp_width = 8
Parameter \mant_width = 24
Found cached RTLIL representation for module `$paramod$da76b7f863ce0e268ea90375e64095684ffc4cf0\multiplier'.
Parameter \exp_width = 8
Parameter \mant_width = 24
Found cached RTLIL representation for module `$paramod$da76b7f863ce0e268ea90375e64095684ffc4cf0\multiplier'.

4.14. Analyzing design hierarchy..
Top module:  \NN
Used module:     $paramod$da76b7f863ce0e268ea90375e64095684ffc4cf0\sigmoid_approx
Used module:         $paramod$da76b7f863ce0e268ea90375e64095684ffc4cf0\multiplier
Used module:         \add_sub
Used module:             \rounding
Used module:             $paramod\left_shifter\mant=s32'00000000000000000000000000011011
Used module:             \leading_zero
Used module:             \right_shifter
Used module:             $paramod$da76b7f863ce0e268ea90375e64095684ffc4cf0\special_check
Used module:         $paramod$da76b7f863ce0e268ea90375e64095684ffc4cf0\divider
Used module:     $paramod$da76b7f863ce0e268ea90375e64095684ffc4cf0\matrix_multiply_1x2_2x1
Used module:     $paramod$da76b7f863ce0e268ea90375e64095684ffc4cf0\matrix_multiply_2x2_2x1
Parameter 1 (\in_exp_width) = 8
Parameter 2 (\in_mant_width) = 26
Parameter 3 (\out_exp_width) = 8
Parameter 4 (\out_mant_width) = 24
Parameter 5 (\options) = 0

4.15. Executing AST frontend in derive mode using pre-parsed AST for module `\round_excep'.
Parameter 1 (\in_exp_width) = 8
Parameter 2 (\in_mant_width) = 26
Parameter 3 (\out_exp_width) = 8
Parameter 4 (\out_mant_width) = 24
Parameter 5 (\options) = 0
Generating RTLIL representation for module `$paramod$c6e9536b7e6263460d855051cd973b955ec52664\round_excep'.
Parameter 1 (\in_width) = 23
Parameter 2 (\count_width) = 5

4.16. Executing AST frontend in derive mode using pre-parsed AST for module `\lead_zero_param'.
Parameter 1 (\in_width) = 23
Parameter 2 (\count_width) = 5
Generating RTLIL representation for module `$paramod$5bf976f106c35ed8ba6b089b3795de02364d6ce6\lead_zero_param'.
Parameter 1 (\in_width) = 23
Parameter 2 (\count_width) = 5
Found cached RTLIL representation for module `$paramod$5bf976f106c35ed8ba6b089b3795de02364d6ce6\lead_zero_param'.
Parameter 1 (\exp_width) = 8
Parameter 2 (\mant_width) = 24
Found cached RTLIL representation for module `$paramod$da76b7f863ce0e268ea90375e64095684ffc4cf0\special_check'.
Parameter 1 (\exp_width) = 8
Parameter 2 (\mant_width) = 24
Found cached RTLIL representation for module `$paramod$da76b7f863ce0e268ea90375e64095684ffc4cf0\special_check'.
Parameter 1 (\in_exp_width) = 8
Parameter 2 (\in_mant_width) = 26
Parameter 3 (\out_exp_width) = 8
Parameter 4 (\out_mant_width) = 24
Parameter 5 (\options) = 0
Found cached RTLIL representation for module `$paramod$c6e9536b7e6263460d855051cd973b955ec52664\round_excep'.
Parameter 1 (\WIDTH) = 26

4.17. Executing AST frontend in derive mode using pre-parsed AST for module `\rvdffe'.
Parameter 1 (\WIDTH) = 26
Generating RTLIL representation for module `$paramod\rvdffe\WIDTH=s32'00000000000000000000000000011010'.
Parameter 1 (\WIDTH) = 1

4.18. Executing AST frontend in derive mode using pre-parsed AST for module `\rvdffe'.
Parameter 1 (\WIDTH) = 1
Generating RTLIL representation for module `$paramod\rvdffe\WIDTH=s32'00000000000000000000000000000001'.
Parameter 1 (\WIDTH) = 26
Found cached RTLIL representation for module `$paramod\rvdffe\WIDTH=s32'00000000000000000000000000011010'.
Parameter 1 (\WIDTH) = 23

4.19. Executing AST frontend in derive mode using pre-parsed AST for module `\rvdffe'.
Parameter 1 (\WIDTH) = 23
Generating RTLIL representation for module `$paramod\rvdffe\WIDTH=s32'00000000000000000000000000010111'.
Parameter 1 (\WIDTH) = 3

4.20. Executing AST frontend in derive mode using pre-parsed AST for module `\rvdffe'.
Parameter 1 (\WIDTH) = 3
Generating RTLIL representation for module `$paramod\rvdffe\WIDTH=s32'00000000000000000000000000000011'.
Parameter 1 (\WIDTH) = 10

4.21. Executing AST frontend in derive mode using pre-parsed AST for module `\rvdffe'.
Parameter 1 (\WIDTH) = 10
Generating RTLIL representation for module `$paramod\rvdffe\WIDTH=s32'00000000000000000000000000001010'.
Parameter 1 (\WIDTH) = 1
Found cached RTLIL representation for module `$paramod\rvdffe\WIDTH=s32'00000000000000000000000000000001'.
Parameter 1 (\WIDTH) = 1
Found cached RTLIL representation for module `$paramod\rvdffe\WIDTH=s32'00000000000000000000000000000001'.
Parameter 1 (\WIDTH) = 1
Found cached RTLIL representation for module `$paramod\rvdffe\WIDTH=s32'00000000000000000000000000000001'.
Parameter 1 (\WIDTH) = 1
Found cached RTLIL representation for module `$paramod\rvdffe\WIDTH=s32'00000000000000000000000000000001'.
Parameter 1 (\WIDTH) = 1
Found cached RTLIL representation for module `$paramod\rvdffe\WIDTH=s32'00000000000000000000000000000001'.
Parameter 1 (\WIDTH) = 5

4.22. Executing AST frontend in derive mode using pre-parsed AST for module `\rvdffe'.
Parameter 1 (\WIDTH) = 5
Generating RTLIL representation for module `$paramod\rvdffe\WIDTH=s32'00000000000000000000000000000101'.
Parameter 1 (\exp_width) = 8
Parameter 2 (\mant_width) = 24

4.23. Executing AST frontend in derive mode using pre-parsed AST for module `\mac_spec_check'.
Parameter 1 (\exp_width) = 8
Parameter 2 (\mant_width) = 24
Generating RTLIL representation for module `$paramod$da76b7f863ce0e268ea90375e64095684ffc4cf0\mac_spec_check'.
Parameter 1 (\exp_width) = 8
Parameter 2 (\mant_width) = 24
Found cached RTLIL representation for module `$paramod$da76b7f863ce0e268ea90375e64095684ffc4cf0\mac_spec_check'.
Parameter 1 (\exp_width) = 8
Parameter 2 (\mant_width) = 24

4.24. Executing AST frontend in derive mode using pre-parsed AST for module `\exponent'.
Parameter 1 (\exp_width) = 8
Parameter 2 (\mant_width) = 24
Generating RTLIL representation for module `$paramod$da76b7f863ce0e268ea90375e64095684ffc4cf0\exponent'.
Parameter 1 (\exp_width) = 8
Parameter 2 (\mant_width) = 24
Found cached RTLIL representation for module `$paramod$da76b7f863ce0e268ea90375e64095684ffc4cf0\exponent'.

4.25. Analyzing design hierarchy..
Top module:  \NN
Used module:     $paramod$da76b7f863ce0e268ea90375e64095684ffc4cf0\sigmoid_approx
Used module:         $paramod$da76b7f863ce0e268ea90375e64095684ffc4cf0\multiplier
Used module:             $paramod$c6e9536b7e6263460d855051cd973b955ec52664\round_excep
Used module:             $paramod$5bf976f106c35ed8ba6b089b3795de02364d6ce6\lead_zero_param
Used module:             $paramod$da76b7f863ce0e268ea90375e64095684ffc4cf0\special_check
Used module:         \add_sub
Used module:             \rounding
Used module:             $paramod\left_shifter\mant=s32'00000000000000000000000000011011
Used module:             \leading_zero
Used module:             \right_shifter
Used module:         $paramod$da76b7f863ce0e268ea90375e64095684ffc4cf0\divider
Used module:             $paramod\rvdffe\WIDTH=s32'00000000000000000000000000011010
Used module:             $paramod\rvdffe\WIDTH=s32'00000000000000000000000000000001
Used module:             $paramod\rvdffe\WIDTH=s32'00000000000000000000000000010111
Used module:             $paramod\rvdffe\WIDTH=s32'00000000000000000000000000000011
Used module:             $paramod\rvdffe\WIDTH=s32'00000000000000000000000000001010
Used module:             $paramod\rvdffe\WIDTH=s32'00000000000000000000000000000101
Used module:             $paramod$da76b7f863ce0e268ea90375e64095684ffc4cf0\mac_spec_check
Used module:             $paramod$da76b7f863ce0e268ea90375e64095684ffc4cf0\exponent
Used module:     $paramod$da76b7f863ce0e268ea90375e64095684ffc4cf0\matrix_multiply_1x2_2x1
Used module:     $paramod$da76b7f863ce0e268ea90375e64095684ffc4cf0\matrix_multiply_2x2_2x1
Parameter 1 (\in_width) = 9
Parameter 2 (\top_bound) = 105
Parameter 3 (\bottom_bound) = 130

4.26. Executing AST frontend in derive mode using pre-parsed AST for module `\low_mask_lo_hi'.
Parameter 1 (\in_width) = 9
Parameter 2 (\top_bound) = 105
Parameter 3 (\bottom_bound) = 130
Generating RTLIL representation for module `$paramod$11733d16b27ca02259298891e6aef19e53efe2d0\low_mask_lo_hi'.
Parameter 1 (\exp_width) = 8
Parameter 2 (\mant_width) = 24
Found cached RTLIL representation for module `$paramod$da76b7f863ce0e268ea90375e64095684ffc4cf0\mac_spec_check'.
Reprocessing module $paramod$c6e9536b7e6263460d855051cd973b955ec52664\round_excep because instantiated module $paramod$11733d16b27ca02259298891e6aef19e53efe2d0\low_mask_lo_hi has become available.
Generating RTLIL representation for module `$paramod$c6e9536b7e6263460d855051cd973b955ec52664\round_excep'.
Parameter 1 (\WIDTH) = 26

4.27. Executing AST frontend in derive mode using pre-parsed AST for module `\rvdff'.
Parameter 1 (\WIDTH) = 26
Generating RTLIL representation for module `$paramod\rvdff\WIDTH=s32'00000000000000000000000000011010'.
Parameter 1 (\width) = 23

4.28. Executing AST frontend in derive mode using pre-parsed AST for module `\invert'.
Parameter 1 (\width) = 23
Generating RTLIL representation for module `$paramod\invert\width=s32'00000000000000000000000000010111'.
Parameter 1 (\WIDTH) = 1

4.29. Executing AST frontend in derive mode using pre-parsed AST for module `\rvdff'.
Parameter 1 (\WIDTH) = 1
Generating RTLIL representation for module `$paramod\rvdff\WIDTH=s32'00000000000000000000000000000001'.
Parameter 1 (\WIDTH) = 23

4.30. Executing AST frontend in derive mode using pre-parsed AST for module `\rvdff'.
Parameter 1 (\WIDTH) = 23
Generating RTLIL representation for module `$paramod\rvdff\WIDTH=s32'00000000000000000000000000010111'.
Parameter 1 (\WIDTH) = 3

4.31. Executing AST frontend in derive mode using pre-parsed AST for module `\rvdff'.
Parameter 1 (\WIDTH) = 3
Generating RTLIL representation for module `$paramod\rvdff\WIDTH=s32'00000000000000000000000000000011'.
Parameter 1 (\WIDTH) = 10

4.32. Executing AST frontend in derive mode using pre-parsed AST for module `\rvdff'.
Parameter 1 (\WIDTH) = 10
Generating RTLIL representation for module `$paramod\rvdff\WIDTH=s32'00000000000000000000000000001010'.
Parameter 1 (\WIDTH) = 5

4.33. Executing AST frontend in derive mode using pre-parsed AST for module `\rvdff'.
Parameter 1 (\WIDTH) = 5
Generating RTLIL representation for module `$paramod\rvdff\WIDTH=s32'00000000000000000000000000000101'.
Parameter 1 (\in_width) = 23
Parameter 2 (\count_width) = 5
Found cached RTLIL representation for module `$paramod$5bf976f106c35ed8ba6b089b3795de02364d6ce6\lead_zero_param'.

4.34. Analyzing design hierarchy..
Top module:  \NN
Used module:     $paramod$da76b7f863ce0e268ea90375e64095684ffc4cf0\sigmoid_approx
Used module:         $paramod$da76b7f863ce0e268ea90375e64095684ffc4cf0\multiplier
Used module:             $paramod$c6e9536b7e6263460d855051cd973b955ec52664\round_excep
Used module:             $paramod$5bf976f106c35ed8ba6b089b3795de02364d6ce6\lead_zero_param
Used module:                 $paramod\invert\width=s32'00000000000000000000000000010111
Used module:             $paramod$da76b7f863ce0e268ea90375e64095684ffc4cf0\special_check
Used module:         \add_sub
Used module:             \rounding
Used module:             $paramod\left_shifter\mant=s32'00000000000000000000000000011011
Used module:             \leading_zero
Used module:             \right_shifter
Used module:         $paramod$da76b7f863ce0e268ea90375e64095684ffc4cf0\divider
Used module:             $paramod\rvdffe\WIDTH=s32'00000000000000000000000000011010
Used module:                 $paramod\rvdff\WIDTH=s32'00000000000000000000000000011010
Used module:             $paramod\rvdffe\WIDTH=s32'00000000000000000000000000000001
Used module:                 $paramod\rvdff\WIDTH=s32'00000000000000000000000000000001
Used module:             $paramod\rvdffe\WIDTH=s32'00000000000000000000000000010111
Used module:                 $paramod\rvdff\WIDTH=s32'00000000000000000000000000010111
Used module:             $paramod\rvdffe\WIDTH=s32'00000000000000000000000000000011
Used module:                 $paramod\rvdff\WIDTH=s32'00000000000000000000000000000011
Used module:             $paramod\rvdffe\WIDTH=s32'00000000000000000000000000001010
Used module:                 $paramod\rvdff\WIDTH=s32'00000000000000000000000000001010
Used module:             $paramod\rvdffe\WIDTH=s32'00000000000000000000000000000101
Used module:                 $paramod\rvdff\WIDTH=s32'00000000000000000000000000000101
Used module:             $paramod$da76b7f863ce0e268ea90375e64095684ffc4cf0\mac_spec_check
Used module:             $paramod$da76b7f863ce0e268ea90375e64095684ffc4cf0\exponent
Used module:     $paramod$da76b7f863ce0e268ea90375e64095684ffc4cf0\matrix_multiply_1x2_2x1
Used module:     $paramod$da76b7f863ce0e268ea90375e64095684ffc4cf0\matrix_multiply_2x2_2x1
Parameter 1 (\in_width) = 9
Parameter 2 (\top_bound) = 105
Parameter 3 (\bottom_bound) = 130
Found cached RTLIL representation for module `$paramod$11733d16b27ca02259298891e6aef19e53efe2d0\low_mask_lo_hi'.
Parameter 1 (\exp_width) = 8
Parameter 2 (\mant_width) = 24
Found cached RTLIL representation for module `$paramod$da76b7f863ce0e268ea90375e64095684ffc4cf0\mac_spec_check'.

4.35. Analyzing design hierarchy..
Top module:  \NN
Used module:     $paramod$da76b7f863ce0e268ea90375e64095684ffc4cf0\sigmoid_approx
Used module:         $paramod$da76b7f863ce0e268ea90375e64095684ffc4cf0\multiplier
Used module:             $paramod$c6e9536b7e6263460d855051cd973b955ec52664\round_excep
Used module:                 $paramod$11733d16b27ca02259298891e6aef19e53efe2d0\low_mask_lo_hi
Used module:                 $paramod$da76b7f863ce0e268ea90375e64095684ffc4cf0\mac_spec_check
Used module:             $paramod$5bf976f106c35ed8ba6b089b3795de02364d6ce6\lead_zero_param
Used module:                 $paramod\invert\width=s32'00000000000000000000000000010111
Used module:             $paramod$da76b7f863ce0e268ea90375e64095684ffc4cf0\special_check
Used module:         \add_sub
Used module:             \rounding
Used module:             $paramod\left_shifter\mant=s32'00000000000000000000000000011011
Used module:             \leading_zero
Used module:             \right_shifter
Used module:         $paramod$da76b7f863ce0e268ea90375e64095684ffc4cf0\divider
Used module:             $paramod\rvdffe\WIDTH=s32'00000000000000000000000000011010
Used module:                 $paramod\rvdff\WIDTH=s32'00000000000000000000000000011010
Used module:             $paramod\rvdffe\WIDTH=s32'00000000000000000000000000000001
Used module:                 $paramod\rvdff\WIDTH=s32'00000000000000000000000000000001
Used module:             $paramod\rvdffe\WIDTH=s32'00000000000000000000000000010111
Used module:                 $paramod\rvdff\WIDTH=s32'00000000000000000000000000010111
Used module:             $paramod\rvdffe\WIDTH=s32'00000000000000000000000000000011
Used module:                 $paramod\rvdff\WIDTH=s32'00000000000000000000000000000011
Used module:             $paramod\rvdffe\WIDTH=s32'00000000000000000000000000001010
Used module:                 $paramod\rvdff\WIDTH=s32'00000000000000000000000000001010
Used module:             $paramod\rvdffe\WIDTH=s32'00000000000000000000000000000101
Used module:                 $paramod\rvdff\WIDTH=s32'00000000000000000000000000000101
Used module:             $paramod$da76b7f863ce0e268ea90375e64095684ffc4cf0\exponent
Used module:     $paramod$da76b7f863ce0e268ea90375e64095684ffc4cf0\matrix_multiply_1x2_2x1
Used module:     $paramod$da76b7f863ce0e268ea90375e64095684ffc4cf0\matrix_multiply_2x2_2x1
Parameter 1 (\width) = 25

4.36. Executing AST frontend in derive mode using pre-parsed AST for module `\invert'.
Parameter 1 (\width) = 25
Generating RTLIL representation for module `$paramod\invert\width=s32'00000000000000000000000000011001'.

4.37. Analyzing design hierarchy..
Top module:  \NN
Used module:     $paramod$da76b7f863ce0e268ea90375e64095684ffc4cf0\sigmoid_approx
Used module:         $paramod$da76b7f863ce0e268ea90375e64095684ffc4cf0\multiplier
Used module:             $paramod$c6e9536b7e6263460d855051cd973b955ec52664\round_excep
Used module:                 $paramod$11733d16b27ca02259298891e6aef19e53efe2d0\low_mask_lo_hi
Used module:                     $paramod\invert\width=s32'00000000000000000000000000011001
Used module:                 $paramod$da76b7f863ce0e268ea90375e64095684ffc4cf0\mac_spec_check
Used module:             $paramod$5bf976f106c35ed8ba6b089b3795de02364d6ce6\lead_zero_param
Used module:                 $paramod\invert\width=s32'00000000000000000000000000010111
Used module:             $paramod$da76b7f863ce0e268ea90375e64095684ffc4cf0\special_check
Used module:         \add_sub
Used module:             \rounding
Used module:             $paramod\left_shifter\mant=s32'00000000000000000000000000011011
Used module:             \leading_zero
Used module:             \right_shifter
Used module:         $paramod$da76b7f863ce0e268ea90375e64095684ffc4cf0\divider
Used module:             $paramod\rvdffe\WIDTH=s32'00000000000000000000000000011010
Used module:                 $paramod\rvdff\WIDTH=s32'00000000000000000000000000011010
Used module:             $paramod\rvdffe\WIDTH=s32'00000000000000000000000000000001
Used module:                 $paramod\rvdff\WIDTH=s32'00000000000000000000000000000001
Used module:             $paramod\rvdffe\WIDTH=s32'00000000000000000000000000010111
Used module:                 $paramod\rvdff\WIDTH=s32'00000000000000000000000000010111
Used module:             $paramod\rvdffe\WIDTH=s32'00000000000000000000000000000011
Used module:                 $paramod\rvdff\WIDTH=s32'00000000000000000000000000000011
Used module:             $paramod\rvdffe\WIDTH=s32'00000000000000000000000000001010
Used module:                 $paramod\rvdff\WIDTH=s32'00000000000000000000000000001010
Used module:             $paramod\rvdffe\WIDTH=s32'00000000000000000000000000000101
Used module:                 $paramod\rvdff\WIDTH=s32'00000000000000000000000000000101
Used module:             $paramod$da76b7f863ce0e268ea90375e64095684ffc4cf0\exponent
Used module:     $paramod$da76b7f863ce0e268ea90375e64095684ffc4cf0\matrix_multiply_1x2_2x1
Used module:     $paramod$da76b7f863ce0e268ea90375e64095684ffc4cf0\matrix_multiply_2x2_2x1

4.38. Analyzing design hierarchy..
Top module:  \NN
Used module:     $paramod$da76b7f863ce0e268ea90375e64095684ffc4cf0\sigmoid_approx
Used module:         $paramod$da76b7f863ce0e268ea90375e64095684ffc4cf0\multiplier
Used module:             $paramod$c6e9536b7e6263460d855051cd973b955ec52664\round_excep
Used module:                 $paramod$11733d16b27ca02259298891e6aef19e53efe2d0\low_mask_lo_hi
Used module:                     $paramod\invert\width=s32'00000000000000000000000000011001
Used module:                 $paramod$da76b7f863ce0e268ea90375e64095684ffc4cf0\mac_spec_check
Used module:             $paramod$5bf976f106c35ed8ba6b089b3795de02364d6ce6\lead_zero_param
Used module:                 $paramod\invert\width=s32'00000000000000000000000000010111
Used module:             $paramod$da76b7f863ce0e268ea90375e64095684ffc4cf0\special_check
Used module:         \add_sub
Used module:             \rounding
Used module:             $paramod\left_shifter\mant=s32'00000000000000000000000000011011
Used module:             \leading_zero
Used module:             \right_shifter
Used module:         $paramod$da76b7f863ce0e268ea90375e64095684ffc4cf0\divider
Used module:             $paramod\rvdffe\WIDTH=s32'00000000000000000000000000011010
Used module:                 $paramod\rvdff\WIDTH=s32'00000000000000000000000000011010
Used module:             $paramod\rvdffe\WIDTH=s32'00000000000000000000000000000001
Used module:                 $paramod\rvdff\WIDTH=s32'00000000000000000000000000000001
Used module:             $paramod\rvdffe\WIDTH=s32'00000000000000000000000000010111
Used module:                 $paramod\rvdff\WIDTH=s32'00000000000000000000000000010111
Used module:             $paramod\rvdffe\WIDTH=s32'00000000000000000000000000000011
Used module:                 $paramod\rvdff\WIDTH=s32'00000000000000000000000000000011
Used module:             $paramod\rvdffe\WIDTH=s32'00000000000000000000000000001010
Used module:                 $paramod\rvdff\WIDTH=s32'00000000000000000000000000001010
Used module:             $paramod\rvdffe\WIDTH=s32'00000000000000000000000000000101
Used module:                 $paramod\rvdff\WIDTH=s32'00000000000000000000000000000101
Used module:             $paramod$da76b7f863ce0e268ea90375e64095684ffc4cf0\exponent
Used module:     $paramod$da76b7f863ce0e268ea90375e64095684ffc4cf0\matrix_multiply_1x2_2x1
Used module:     $paramod$da76b7f863ce0e268ea90375e64095684ffc4cf0\matrix_multiply_2x2_2x1
Removing unused module `$abstract\NN'.
Removing unused module `$abstract\sigmoid_approx'.
Removing unused module `$abstract\matrix_multiply_2x2_2x1'.
Removing unused module `$abstract\matrix_multiply_1x2_2x1'.
Removing unused module `$abstract\divider'.
Removing unused module `$abstract\multiplier'.
Removing unused module `$abstract\add_sub'.
Removing unused module `$abstract\round_excep'.
Removing unused module `$abstract\lead_zero_param'.
Removing unused module `$abstract\compress_by4'.
Removing unused module `$abstract\compress_by2'.
Removing unused module `$abstract\low_mask_lo_hi'.
Removing unused module `$abstract\low_mask_hi_lo'.
Removing unused module `$abstract\invert'.
Removing unused module `$abstract\exponent'.
Removing unused module `$abstract\rvdffe'.
Removing unused module `$abstract\rvdff'.
Removing unused module `$abstract\int_excep'.
Removing unused module `$abstract\right_shifter'.
Removing unused module `$abstract\left_shifter'.
Removing unused module `$abstract\leading_ones'.
Removing unused module `$abstract\leading_zero'.
Removing unused module `$abstract\rounding'.
Removing unused module `$abstract\mac_spec_check'.
Removing unused module `$abstract\special_check'.
Removed 25 unused modules.
Mapping positional arguments of cell $paramod$c6e9536b7e6263460d855051cd973b955ec52664\round_excep.genblk1.genblk1.lowmask_roundmask ($paramod$11733d16b27ca02259298891e6aef19e53efe2d0\low_mask_lo_hi).
Mapping positional arguments of cell $paramod$da76b7f863ce0e268ea90375e64095684ffc4cf0\exponent.countLeadingZeros ($paramod$5bf976f106c35ed8ba6b089b3795de02364d6ce6\lead_zero_param).
Mapping positional arguments of cell $paramod$5bf976f106c35ed8ba6b089b3795de02364d6ce6\lead_zero_param.reverse_num ($paramod\invert\width=s32'00000000000000000000000000010111).
Mapping positional arguments of cell $paramod$11733d16b27ca02259298891e6aef19e53efe2d0\low_mask_lo_hi.reverse_lo ($paramod\invert\width=s32'00000000000000000000000000011001).
Mapping positional arguments of cell $paramod$da76b7f863ce0e268ea90375e64095684ffc4cf0\multiplier.norm_b ($paramod$5bf976f106c35ed8ba6b089b3795de02364d6ce6\lead_zero_param).
Mapping positional arguments of cell $paramod$da76b7f863ce0e268ea90375e64095684ffc4cf0\multiplier.norm_a ($paramod$5bf976f106c35ed8ba6b089b3795de02364d6ce6\lead_zero_param).
Renaming module NN to NN.

5. Generating Graphviz representation of design.
Writing dot description to `/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/runs/RUN_2024-12-30_01-33-00/06-yosys-synthesis/hierarchy.dot'.
Dumping module NN to page 1.

6. Executing TRIBUF pass.

7. Executing HIERARCHY pass (managing design hierarchy).

7.1. Analyzing design hierarchy..
Top module:  \NN
Used module:     $paramod$da76b7f863ce0e268ea90375e64095684ffc4cf0\sigmoid_approx
Used module:         $paramod$da76b7f863ce0e268ea90375e64095684ffc4cf0\multiplier
Used module:             $paramod$c6e9536b7e6263460d855051cd973b955ec52664\round_excep
Used module:                 $paramod$11733d16b27ca02259298891e6aef19e53efe2d0\low_mask_lo_hi
Used module:                     $paramod\invert\width=s32'00000000000000000000000000011001
Used module:                 $paramod$da76b7f863ce0e268ea90375e64095684ffc4cf0\mac_spec_check
Used module:             $paramod$5bf976f106c35ed8ba6b089b3795de02364d6ce6\lead_zero_param
Used module:                 $paramod\invert\width=s32'00000000000000000000000000010111
Used module:             $paramod$da76b7f863ce0e268ea90375e64095684ffc4cf0\special_check
Used module:         \add_sub
Used module:             \rounding
Used module:             $paramod\left_shifter\mant=s32'00000000000000000000000000011011
Used module:             \leading_zero
Used module:             \right_shifter
Used module:         $paramod$da76b7f863ce0e268ea90375e64095684ffc4cf0\divider
Used module:             $paramod\rvdffe\WIDTH=s32'00000000000000000000000000011010
Used module:                 $paramod\rvdff\WIDTH=s32'00000000000000000000000000011010
Used module:             $paramod\rvdffe\WIDTH=s32'00000000000000000000000000000001
Used module:                 $paramod\rvdff\WIDTH=s32'00000000000000000000000000000001
Used module:             $paramod\rvdffe\WIDTH=s32'00000000000000000000000000010111
Used module:                 $paramod\rvdff\WIDTH=s32'00000000000000000000000000010111
Used module:             $paramod\rvdffe\WIDTH=s32'00000000000000000000000000000011
Used module:                 $paramod\rvdff\WIDTH=s32'00000000000000000000000000000011
Used module:             $paramod\rvdffe\WIDTH=s32'00000000000000000000000000001010
Used module:                 $paramod\rvdff\WIDTH=s32'00000000000000000000000000001010
Used module:             $paramod\rvdffe\WIDTH=s32'00000000000000000000000000000101
Used module:                 $paramod\rvdff\WIDTH=s32'00000000000000000000000000000101
Used module:             $paramod$da76b7f863ce0e268ea90375e64095684ffc4cf0\exponent
Used module:     $paramod$da76b7f863ce0e268ea90375e64095684ffc4cf0\matrix_multiply_1x2_2x1
Used module:     $paramod$da76b7f863ce0e268ea90375e64095684ffc4cf0\matrix_multiply_2x2_2x1

7.2. Analyzing design hierarchy..
Top module:  \NN
Used module:     $paramod$da76b7f863ce0e268ea90375e64095684ffc4cf0\sigmoid_approx
Used module:         $paramod$da76b7f863ce0e268ea90375e64095684ffc4cf0\multiplier
Used module:             $paramod$c6e9536b7e6263460d855051cd973b955ec52664\round_excep
Used module:                 $paramod$11733d16b27ca02259298891e6aef19e53efe2d0\low_mask_lo_hi
Used module:                     $paramod\invert\width=s32'00000000000000000000000000011001
Used module:                 $paramod$da76b7f863ce0e268ea90375e64095684ffc4cf0\mac_spec_check
Used module:             $paramod$5bf976f106c35ed8ba6b089b3795de02364d6ce6\lead_zero_param
Used module:                 $paramod\invert\width=s32'00000000000000000000000000010111
Used module:             $paramod$da76b7f863ce0e268ea90375e64095684ffc4cf0\special_check
Used module:         \add_sub
Used module:             \rounding
Used module:             $paramod\left_shifter\mant=s32'00000000000000000000000000011011
Used module:             \leading_zero
Used module:             \right_shifter
Used module:         $paramod$da76b7f863ce0e268ea90375e64095684ffc4cf0\divider
Used module:             $paramod\rvdffe\WIDTH=s32'00000000000000000000000000011010
Used module:                 $paramod\rvdff\WIDTH=s32'00000000000000000000000000011010
Used module:             $paramod\rvdffe\WIDTH=s32'00000000000000000000000000000001
Used module:                 $paramod\rvdff\WIDTH=s32'00000000000000000000000000000001
Used module:             $paramod\rvdffe\WIDTH=s32'00000000000000000000000000010111
Used module:                 $paramod\rvdff\WIDTH=s32'00000000000000000000000000010111
Used module:             $paramod\rvdffe\WIDTH=s32'00000000000000000000000000000011
Used module:                 $paramod\rvdff\WIDTH=s32'00000000000000000000000000000011
Used module:             $paramod\rvdffe\WIDTH=s32'00000000000000000000000000001010
Used module:                 $paramod\rvdff\WIDTH=s32'00000000000000000000000000001010
Used module:             $paramod\rvdffe\WIDTH=s32'00000000000000000000000000000101
Used module:                 $paramod\rvdff\WIDTH=s32'00000000000000000000000000000101
Used module:             $paramod$da76b7f863ce0e268ea90375e64095684ffc4cf0\exponent
Used module:     $paramod$da76b7f863ce0e268ea90375e64095684ffc4cf0\matrix_multiply_1x2_2x1
Used module:     $paramod$da76b7f863ce0e268ea90375e64095684ffc4cf0\matrix_multiply_2x2_2x1
Removed 0 unused modules.

8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

9. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 3 switch rules as full_case in process $proc$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/NN.sv:66$7 in module NN.
Marked 1 switch rules as full_case in process $proc$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/sigmoid_v5.sv:118$13 in module $paramod$da76b7f863ce0e268ea90375e64095684ffc4cf0\sigmoid_approx.
Marked 1 switch rules as full_case in process $proc$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:299$1010 in module $paramod\rvdff\WIDTH=s32'00000000000000000000000000001010.
Marked 1 switch rules as full_case in process $proc$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:299$1008 in module $paramod\rvdff\WIDTH=s32'00000000000000000000000000000011.
Marked 1 switch rules as full_case in process $proc$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:299$1006 in module $paramod\rvdff\WIDTH=s32'00000000000000000000000000010111.
Marked 1 switch rules as full_case in process $proc$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:299$1004 in module $paramod\rvdff\WIDTH=s32'00000000000000000000000000000001.
Marked 1 switch rules as full_case in process $proc$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:299$1002 in module $paramod\rvdff\WIDTH=s32'00000000000000000000000000011010.
Marked 1 switch rules as full_case in process $proc$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:299$1012 in module $paramod\rvdff\WIDTH=s32'00000000000000000000000000000101.
Removed a total of 0 dead cases.

10. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 8 redundant assignments.
Promoted 0 assignments to connections.

11. Executing PROC_INIT pass (extract init attributes).

12. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \rst_l in `\NN.$proc$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/NN.sv:66$7'.
Found async reset \rst_l in `$paramod$da76b7f863ce0e268ea90375e64095684ffc4cf0\sigmoid_approx.$proc$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/sigmoid_v5.sv:118$13'.
Found async reset \rst_l in `$paramod\rvdff\WIDTH=s32'00000000000000000000000000001010.$proc$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:299$1010'.
Found async reset \rst_l in `$paramod\rvdff\WIDTH=s32'00000000000000000000000000000011.$proc$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:299$1008'.
Found async reset \rst_l in `$paramod\rvdff\WIDTH=s32'00000000000000000000000000010111.$proc$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:299$1006'.
Found async reset \rst_l in `$paramod\rvdff\WIDTH=s32'00000000000000000000000000000001.$proc$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:299$1004'.
Found async reset \rst_l in `$paramod\rvdff\WIDTH=s32'00000000000000000000000000011010.$proc$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:299$1002'.
Found async reset \rst_l in `$paramod\rvdff\WIDTH=s32'00000000000000000000000000000101.$proc$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:299$1012'.

13. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~10 debug messages>

14. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\NN.$proc$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/NN.sv:66$7'.
     1/4: $0\prev_B[31:0]
     2/4: $0\prev_A[31:0]
     3/4: $0\cycle_counter[5:0]
     4/4: $0\ready[0:0]
Creating decoders for process `$paramod$da76b7f863ce0e268ea90375e64095684ffc4cf0\sigmoid_approx.$proc$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/sigmoid_v5.sv:118$13'.
     1/7: $0\div_inst2_in_valid_counter[1:0]
     2/7: $0\div_inst1_in_valid_counter[1:0]
     3/7: $0\in_x_reg[31:0]
     4/7: $0\div_inst2_in_valid[0:0]
     5/7: $0\div_inst1_in_valid[0:0]
     6/7: $0\x_div_one_plus_x_reg[31:0]
     7/7: $0\x_div_one_minus_x_reg[31:0]
Creating decoders for process `$paramod\rvdff\WIDTH=s32'00000000000000000000000000001010.$proc$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:299$1010'.
     1/1: $0\dout[9:0]
Creating decoders for process `$paramod\rvdff\WIDTH=s32'00000000000000000000000000000011.$proc$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:299$1008'.
     1/1: $0\dout[2:0]
Creating decoders for process `$paramod\rvdff\WIDTH=s32'00000000000000000000000000010111.$proc$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:299$1006'.
     1/1: $0\dout[22:0]
Creating decoders for process `$paramod\rvdff\WIDTH=s32'00000000000000000000000000000001.$proc$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:299$1004'.
     1/1: $0\dout[0:0]
Creating decoders for process `$paramod\rvdff\WIDTH=s32'00000000000000000000000000011010.$proc$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:299$1002'.
     1/1: $0\dout[25:0]
Creating decoders for process `$paramod\rvdff\WIDTH=s32'00000000000000000000000000000101.$proc$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:299$1012'.
     1/1: $0\dout[4:0]

15. Executing PROC_DLATCH pass (convert process syncs to latches).

16. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\NN.\ready' using process `\NN.$proc$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/NN.sv:66$7'.
  created $adff cell `$procdff$1058' with positive edge clock and positive level reset.
Creating register for signal `\NN.\cycle_counter' using process `\NN.$proc$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/NN.sv:66$7'.
  created $adff cell `$procdff$1063' with positive edge clock and positive level reset.
Creating register for signal `\NN.\prev_A' using process `\NN.$proc$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/NN.sv:66$7'.
  created $adff cell `$procdff$1068' with positive edge clock and positive level reset.
Creating register for signal `\NN.\prev_B' using process `\NN.$proc$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/NN.sv:66$7'.
  created $adff cell `$procdff$1073' with positive edge clock and positive level reset.
Creating register for signal `$paramod$da76b7f863ce0e268ea90375e64095684ffc4cf0\sigmoid_approx.\x_div_one_minus_x_reg' using process `$paramod$da76b7f863ce0e268ea90375e64095684ffc4cf0\sigmoid_approx.$proc$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/sigmoid_v5.sv:118$13'.
  created $adff cell `$procdff$1078' with positive edge clock and positive level reset.
Creating register for signal `$paramod$da76b7f863ce0e268ea90375e64095684ffc4cf0\sigmoid_approx.\x_div_one_plus_x_reg' using process `$paramod$da76b7f863ce0e268ea90375e64095684ffc4cf0\sigmoid_approx.$proc$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/sigmoid_v5.sv:118$13'.
  created $adff cell `$procdff$1083' with positive edge clock and positive level reset.
Creating register for signal `$paramod$da76b7f863ce0e268ea90375e64095684ffc4cf0\sigmoid_approx.\div_inst1_in_valid' using process `$paramod$da76b7f863ce0e268ea90375e64095684ffc4cf0\sigmoid_approx.$proc$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/sigmoid_v5.sv:118$13'.
  created $adff cell `$procdff$1088' with positive edge clock and positive level reset.
Creating register for signal `$paramod$da76b7f863ce0e268ea90375e64095684ffc4cf0\sigmoid_approx.\div_inst2_in_valid' using process `$paramod$da76b7f863ce0e268ea90375e64095684ffc4cf0\sigmoid_approx.$proc$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/sigmoid_v5.sv:118$13'.
  created $adff cell `$procdff$1093' with positive edge clock and positive level reset.
Creating register for signal `$paramod$da76b7f863ce0e268ea90375e64095684ffc4cf0\sigmoid_approx.\in_x_reg' using process `$paramod$da76b7f863ce0e268ea90375e64095684ffc4cf0\sigmoid_approx.$proc$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/sigmoid_v5.sv:118$13'.
  created $adff cell `$procdff$1098' with positive edge clock and positive level reset.
Creating register for signal `$paramod$da76b7f863ce0e268ea90375e64095684ffc4cf0\sigmoid_approx.\div_inst1_in_valid_counter' using process `$paramod$da76b7f863ce0e268ea90375e64095684ffc4cf0\sigmoid_approx.$proc$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/sigmoid_v5.sv:118$13'.
  created $adff cell `$procdff$1103' with positive edge clock and positive level reset.
Creating register for signal `$paramod$da76b7f863ce0e268ea90375e64095684ffc4cf0\sigmoid_approx.\div_inst2_in_valid_counter' using process `$paramod$da76b7f863ce0e268ea90375e64095684ffc4cf0\sigmoid_approx.$proc$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/sigmoid_v5.sv:118$13'.
  created $adff cell `$procdff$1108' with positive edge clock and positive level reset.
Creating register for signal `$paramod\rvdff\WIDTH=s32'00000000000000000000000000001010.\dout' using process `$paramod\rvdff\WIDTH=s32'00000000000000000000000000001010.$proc$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:299$1010'.
  created $adff cell `$procdff$1113' with positive edge clock and positive level reset.
Creating register for signal `$paramod\rvdff\WIDTH=s32'00000000000000000000000000000011.\dout' using process `$paramod\rvdff\WIDTH=s32'00000000000000000000000000000011.$proc$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:299$1008'.
  created $adff cell `$procdff$1118' with positive edge clock and positive level reset.
Creating register for signal `$paramod\rvdff\WIDTH=s32'00000000000000000000000000010111.\dout' using process `$paramod\rvdff\WIDTH=s32'00000000000000000000000000010111.$proc$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:299$1006'.
  created $adff cell `$procdff$1123' with positive edge clock and positive level reset.
Creating register for signal `$paramod\rvdff\WIDTH=s32'00000000000000000000000000000001.\dout' using process `$paramod\rvdff\WIDTH=s32'00000000000000000000000000000001.$proc$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:299$1004'.
  created $adff cell `$procdff$1128' with positive edge clock and positive level reset.
Creating register for signal `$paramod\rvdff\WIDTH=s32'00000000000000000000000000011010.\dout' using process `$paramod\rvdff\WIDTH=s32'00000000000000000000000000011010.$proc$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:299$1002'.
  created $adff cell `$procdff$1133' with positive edge clock and positive level reset.
Creating register for signal `$paramod\rvdff\WIDTH=s32'00000000000000000000000000000101.\dout' using process `$paramod\rvdff\WIDTH=s32'00000000000000000000000000000101.$proc$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:299$1012'.
  created $adff cell `$procdff$1138' with positive edge clock and positive level reset.

17. Executing PROC_MEMWR pass (convert process memory writes to cells).

18. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 3 empty switches in `\NN.$proc$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/NN.sv:66$7'.
Removing empty process `NN.$proc$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/NN.sv:66$7'.
Found and cleaned up 7 empty switches in `$paramod$da76b7f863ce0e268ea90375e64095684ffc4cf0\sigmoid_approx.$proc$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/sigmoid_v5.sv:118$13'.
Removing empty process `$paramod$da76b7f863ce0e268ea90375e64095684ffc4cf0\sigmoid_approx.$proc$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/sigmoid_v5.sv:118$13'.
Removing empty process `$paramod\rvdff\WIDTH=s32'00000000000000000000000000001010.$proc$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:299$1010'.
Removing empty process `$paramod\rvdff\WIDTH=s32'00000000000000000000000000000011.$proc$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:299$1008'.
Removing empty process `$paramod\rvdff\WIDTH=s32'00000000000000000000000000010111.$proc$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:299$1006'.
Removing empty process `$paramod\rvdff\WIDTH=s32'00000000000000000000000000000001.$proc$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:299$1004'.
Removing empty process `$paramod\rvdff\WIDTH=s32'00000000000000000000000000011010.$proc$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:299$1002'.
Removing empty process `$paramod\rvdff\WIDTH=s32'00000000000000000000000000000101.$proc$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:299$1012'.
Cleaned up 10 empty switches.

19. Executing CHECK pass (checking for obvious problems).
Checking module NN...
Checking module $paramod$da76b7f863ce0e268ea90375e64095684ffc4cf0\matrix_multiply_2x2_2x1...
Checking module $paramod$da76b7f863ce0e268ea90375e64095684ffc4cf0\matrix_multiply_1x2_2x1...
Checking module add_sub...
Checking module $paramod$da76b7f863ce0e268ea90375e64095684ffc4cf0\sigmoid_approx...
Checking module rounding...
Checking module $paramod\invert\width=s32'00000000000000000000000000011001...
Checking module $paramod\rvdff\WIDTH=s32'00000000000000000000000000001010...
Checking module $paramod\rvdff\WIDTH=s32'00000000000000000000000000000011...
Checking module $paramod\rvdff\WIDTH=s32'00000000000000000000000000010111...
Checking module $paramod\rvdff\WIDTH=s32'00000000000000000000000000000001...
Checking module $paramod\invert\width=s32'00000000000000000000000000010111...
Checking module $paramod\rvdff\WIDTH=s32'00000000000000000000000000011010...
Checking module $paramod$c6e9536b7e6263460d855051cd973b955ec52664\round_excep...
Checking module $paramod\rvdff\WIDTH=s32'00000000000000000000000000000101...
Checking module $paramod$da76b7f863ce0e268ea90375e64095684ffc4cf0\exponent...
Checking module $paramod$da76b7f863ce0e268ea90375e64095684ffc4cf0\mac_spec_check...
Checking module $paramod\rvdffe\WIDTH=s32'00000000000000000000000000000101...
Checking module $paramod\rvdffe\WIDTH=s32'00000000000000000000000000001010...
Checking module $paramod\rvdffe\WIDTH=s32'00000000000000000000000000000011...
Checking module $paramod\rvdffe\WIDTH=s32'00000000000000000000000000010111...
Checking module $paramod\rvdffe\WIDTH=s32'00000000000000000000000000000001...
Checking module $paramod\rvdffe\WIDTH=s32'00000000000000000000000000011010...
Checking module $paramod$5bf976f106c35ed8ba6b089b3795de02364d6ce6\lead_zero_param...
Checking module $paramod$11733d16b27ca02259298891e6aef19e53efe2d0\low_mask_lo_hi...
Checking module $paramod$da76b7f863ce0e268ea90375e64095684ffc4cf0\divider...
Checking module $paramod$da76b7f863ce0e268ea90375e64095684ffc4cf0\multiplier...
Checking module $paramod$da76b7f863ce0e268ea90375e64095684ffc4cf0\special_check...
Checking module right_shifter...
Checking module leading_zero...
Checking module $paramod\left_shifter\mant=s32'00000000000000000000000000011011...
Found and reported 0 problems.

20. Executing OPT_EXPR pass (perform const folding).
Optimizing module NN.
<suppressed ~8 debug messages>
Optimizing module $paramod$da76b7f863ce0e268ea90375e64095684ffc4cf0\matrix_multiply_2x2_2x1.
Optimizing module $paramod$da76b7f863ce0e268ea90375e64095684ffc4cf0\matrix_multiply_1x2_2x1.
Optimizing module add_sub.
<suppressed ~7 debug messages>
Optimizing module $paramod$da76b7f863ce0e268ea90375e64095684ffc4cf0\sigmoid_approx.
<suppressed ~14 debug messages>
Optimizing module rounding.
<suppressed ~4 debug messages>
Optimizing module $paramod\invert\width=s32'00000000000000000000000000011001.
Optimizing module $paramod\rvdff\WIDTH=s32'00000000000000000000000000001010.
<suppressed ~3 debug messages>
Optimizing module $paramod\rvdff\WIDTH=s32'00000000000000000000000000000011.
<suppressed ~3 debug messages>
Optimizing module $paramod\rvdff\WIDTH=s32'00000000000000000000000000010111.
<suppressed ~3 debug messages>
Optimizing module $paramod\rvdff\WIDTH=s32'00000000000000000000000000000001.
<suppressed ~3 debug messages>
Optimizing module $paramod\invert\width=s32'00000000000000000000000000010111.
Optimizing module $paramod\rvdff\WIDTH=s32'00000000000000000000000000011010.
<suppressed ~3 debug messages>
Optimizing module $paramod$c6e9536b7e6263460d855051cd973b955ec52664\round_excep.
<suppressed ~16 debug messages>
Optimizing module $paramod\rvdff\WIDTH=s32'00000000000000000000000000000101.
<suppressed ~3 debug messages>
Optimizing module $paramod$da76b7f863ce0e268ea90375e64095684ffc4cf0\exponent.
<suppressed ~5 debug messages>
Optimizing module $paramod$da76b7f863ce0e268ea90375e64095684ffc4cf0\mac_spec_check.
<suppressed ~3 debug messages>
Optimizing module $paramod\rvdffe\WIDTH=s32'00000000000000000000000000000101.
Optimizing module $paramod\rvdffe\WIDTH=s32'00000000000000000000000000001010.
Optimizing module $paramod\rvdffe\WIDTH=s32'00000000000000000000000000000011.
Optimizing module $paramod\rvdffe\WIDTH=s32'00000000000000000000000000010111.
Optimizing module $paramod\rvdffe\WIDTH=s32'00000000000000000000000000000001.
Optimizing module $paramod\rvdffe\WIDTH=s32'00000000000000000000000000011010.
Optimizing module $paramod$5bf976f106c35ed8ba6b089b3795de02364d6ce6\lead_zero_param.
<suppressed ~1 debug messages>
Optimizing module $paramod$11733d16b27ca02259298891e6aef19e53efe2d0\low_mask_lo_hi.
<suppressed ~1 debug messages>
Optimizing module $paramod$da76b7f863ce0e268ea90375e64095684ffc4cf0\divider.
<suppressed ~11 debug messages>
Optimizing module $paramod$da76b7f863ce0e268ea90375e64095684ffc4cf0\multiplier.
<suppressed ~14 debug messages>
Optimizing module $paramod$da76b7f863ce0e268ea90375e64095684ffc4cf0\special_check.
<suppressed ~5 debug messages>
Optimizing module right_shifter.
<suppressed ~1 debug messages>
Optimizing module leading_zero.
<suppressed ~24 debug messages>
Optimizing module $paramod\left_shifter\mant=s32'00000000000000000000000000011011.

21. Executing FLATTEN pass (flatten design).
Deleting now unused module $paramod$da76b7f863ce0e268ea90375e64095684ffc4cf0\matrix_multiply_2x2_2x1.
Deleting now unused module $paramod$da76b7f863ce0e268ea90375e64095684ffc4cf0\matrix_multiply_1x2_2x1.
Deleting now unused module add_sub.
Deleting now unused module $paramod$da76b7f863ce0e268ea90375e64095684ffc4cf0\sigmoid_approx.
Deleting now unused module rounding.
Deleting now unused module $paramod\invert\width=s32'00000000000000000000000000011001.
Deleting now unused module $paramod\rvdff\WIDTH=s32'00000000000000000000000000001010.
Deleting now unused module $paramod\rvdff\WIDTH=s32'00000000000000000000000000000011.
Deleting now unused module $paramod\rvdff\WIDTH=s32'00000000000000000000000000010111.
Deleting now unused module $paramod\rvdff\WIDTH=s32'00000000000000000000000000000001.
Deleting now unused module $paramod\invert\width=s32'00000000000000000000000000010111.
Deleting now unused module $paramod\rvdff\WIDTH=s32'00000000000000000000000000011010.
Deleting now unused module $paramod$c6e9536b7e6263460d855051cd973b955ec52664\round_excep.
Deleting now unused module $paramod\rvdff\WIDTH=s32'00000000000000000000000000000101.
Deleting now unused module $paramod$da76b7f863ce0e268ea90375e64095684ffc4cf0\exponent.
Deleting now unused module $paramod$da76b7f863ce0e268ea90375e64095684ffc4cf0\mac_spec_check.
Deleting now unused module $paramod\rvdffe\WIDTH=s32'00000000000000000000000000000101.
Deleting now unused module $paramod\rvdffe\WIDTH=s32'00000000000000000000000000001010.
Deleting now unused module $paramod\rvdffe\WIDTH=s32'00000000000000000000000000000011.
Deleting now unused module $paramod\rvdffe\WIDTH=s32'00000000000000000000000000010111.
Deleting now unused module $paramod\rvdffe\WIDTH=s32'00000000000000000000000000000001.
Deleting now unused module $paramod\rvdffe\WIDTH=s32'00000000000000000000000000011010.
Deleting now unused module $paramod$5bf976f106c35ed8ba6b089b3795de02364d6ce6\lead_zero_param.
Deleting now unused module $paramod$11733d16b27ca02259298891e6aef19e53efe2d0\low_mask_lo_hi.
Deleting now unused module $paramod$da76b7f863ce0e268ea90375e64095684ffc4cf0\divider.
Deleting now unused module $paramod$da76b7f863ce0e268ea90375e64095684ffc4cf0\multiplier.
Deleting now unused module $paramod$da76b7f863ce0e268ea90375e64095684ffc4cf0\special_check.
Deleting now unused module right_shifter.
Deleting now unused module leading_zero.
Deleting now unused module $paramod\left_shifter\mant=s32'00000000000000000000000000011011.
<suppressed ~65 debug messages>

22. Executing OPT_EXPR pass (perform const folding).
Optimizing module NN.
<suppressed ~2028 debug messages>

23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \NN..
Removed 1997 unused cells and 7993 unused wires.
<suppressed ~2262 debug messages>

24. Executing OPT_EXPR pass (perform const folding).
Optimizing module NN.

25. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\NN'.
<suppressed ~2499 debug messages>
Removed a total of 833 cells.

26. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \NN..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $flatten\sigmoid_h1.\add_sub_inst2.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:93$35: \sigmoid_h1.in_x [31] -> 1'1
      Replacing known input bits on port B of cell $flatten\sigmoid_h1.\add_sub_inst3.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:93$35: \sigmoid_h1.x_div_one_minus_x_reg [31] -> 1'1
      Replacing known input bits on port B of cell $flatten\sigmoid_h1.\add_sub_inst4.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:93$35: \sigmoid_h1.x_div_one_plus_x_reg [31] -> 1'1
      Replacing known input bits on port B of cell $flatten\sigmoid_h2.\add_sub_inst2.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:93$35: \sigmoid_h2.in_x [31] -> 1'1
      Replacing known input bits on port B of cell $flatten\sigmoid_h2.\add_sub_inst3.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:93$35: \sigmoid_h2.x_div_one_minus_x_reg [31] -> 1'1
      Replacing known input bits on port B of cell $flatten\sigmoid_h2.\add_sub_inst4.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:93$35: \sigmoid_h2.x_div_one_plus_x_reg [31] -> 1'1
      Replacing known input bits on port B of cell $flatten\sigmoid_out.\add_sub_inst2.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:93$35: \sigmoid_out.in_x [31] -> 1'1
      Replacing known input bits on port B of cell $flatten\sigmoid_out.\add_sub_inst3.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:93$35: \sigmoid_out.x_div_one_minus_x_reg [31] -> 1'1
      Replacing known input bits on port B of cell $flatten\sigmoid_out.\add_sub_inst4.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:93$35: \sigmoid_out.x_div_one_plus_x_reg [31] -> 1'1
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1793 debug messages>

27. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \NN.
    New input vector for $reduce_or cell $flatten\sigmoid_out.\add_sub_inst5.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:262$410: { \sigmoid_out.add_sub_inst5.exp_equalizer.mantisa [25:3] \sigmoid_out.add_sub_inst5.hd_bit_b }
    New input vector for $reduce_or cell $flatten\sigmoid_out.\add_sub_inst5.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:261$406: \sigmoid_out.add_sub_inst5.exp_equalizer.mantisa [25:3]
    New input vector for $reduce_or cell $flatten\sigmoid_out.\add_sub_inst5.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:260$402: \sigmoid_out.add_sub_inst5.exp_equalizer.mantisa [24:3]
    New input vector for $reduce_or cell $flatten\sigmoid_out.\add_sub_inst5.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:259$398: \sigmoid_out.add_sub_inst5.exp_equalizer.mantisa [23:3]
    New input vector for $reduce_or cell $flatten\sigmoid_out.\add_sub_inst5.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:258$394: \sigmoid_out.add_sub_inst5.exp_equalizer.mantisa [22:3]
    New input vector for $reduce_or cell $flatten\sigmoid_out.\add_sub_inst5.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:257$390: \sigmoid_out.add_sub_inst5.exp_equalizer.mantisa [21:3]
    New input vector for $reduce_or cell $flatten\sigmoid_out.\add_sub_inst5.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:256$386: \sigmoid_out.add_sub_inst5.exp_equalizer.mantisa [20:3]
    New input vector for $reduce_or cell $flatten\sigmoid_out.\add_sub_inst5.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:255$382: \sigmoid_out.add_sub_inst5.exp_equalizer.mantisa [19:3]
    New input vector for $reduce_or cell $flatten\sigmoid_out.\add_sub_inst5.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:254$378: \sigmoid_out.add_sub_inst5.exp_equalizer.mantisa [18:3]
    New input vector for $reduce_or cell $flatten\sigmoid_out.\add_sub_inst5.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:253$374: \sigmoid_out.add_sub_inst5.exp_equalizer.mantisa [17:3]
    New input vector for $reduce_or cell $flatten\sigmoid_out.\add_sub_inst5.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:252$370: \sigmoid_out.add_sub_inst5.exp_equalizer.mantisa [16:3]
    New input vector for $reduce_or cell $flatten\sigmoid_out.\add_sub_inst5.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:251$366: \sigmoid_out.add_sub_inst5.exp_equalizer.mantisa [15:3]
    New input vector for $reduce_or cell $flatten\sigmoid_out.\add_sub_inst5.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:250$362: \sigmoid_out.add_sub_inst5.exp_equalizer.mantisa [14:3]
    New input vector for $reduce_or cell $flatten\sigmoid_out.\add_sub_inst5.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:249$358: \sigmoid_out.add_sub_inst5.exp_equalizer.mantisa [13:3]
    New input vector for $reduce_or cell $flatten\sigmoid_out.\add_sub_inst5.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:248$354: \sigmoid_out.add_sub_inst5.exp_equalizer.mantisa [12:3]
    New input vector for $reduce_or cell $flatten\sigmoid_out.\add_sub_inst5.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:247$350: \sigmoid_out.add_sub_inst5.exp_equalizer.mantisa [11:3]
    New input vector for $reduce_or cell $flatten\sigmoid_out.\add_sub_inst5.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:246$346: \sigmoid_out.add_sub_inst5.exp_equalizer.mantisa [10:3]
    New input vector for $reduce_or cell $flatten\sigmoid_out.\add_sub_inst5.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:245$342: \sigmoid_out.add_sub_inst5.exp_equalizer.mantisa [9:3]
    New input vector for $reduce_or cell $flatten\sigmoid_out.\add_sub_inst5.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:244$338: \sigmoid_out.add_sub_inst5.exp_equalizer.mantisa [8:3]
    New input vector for $reduce_or cell $flatten\sigmoid_out.\add_sub_inst5.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:243$334: \sigmoid_out.add_sub_inst5.exp_equalizer.mantisa [7:3]
    New input vector for $reduce_or cell $flatten\sigmoid_out.\add_sub_inst5.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:242$330: \sigmoid_out.add_sub_inst5.exp_equalizer.mantisa [6:3]
    New input vector for $reduce_or cell $flatten\sigmoid_out.\add_sub_inst5.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:241$326: \sigmoid_out.add_sub_inst5.exp_equalizer.mantisa [5:3]
    New input vector for $reduce_or cell $flatten\sigmoid_out.\add_sub_inst5.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:240$322: \sigmoid_out.add_sub_inst5.exp_equalizer.mantisa [4:3]
    New input vector for $reduce_or cell $flatten\sigmoid_out.\add_sub_inst4.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:262$410: { \sigmoid_out.add_sub_inst4.exp_equalizer.mantisa [25:3] \sigmoid_out.add_sub_inst4.hd_bit_b }
    New input vector for $reduce_or cell $flatten\sigmoid_out.\add_sub_inst4.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:261$406: \sigmoid_out.add_sub_inst4.exp_equalizer.mantisa [25:3]
    New input vector for $reduce_or cell $flatten\sigmoid_out.\add_sub_inst4.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:260$402: \sigmoid_out.add_sub_inst4.exp_equalizer.mantisa [24:3]
    New input vector for $reduce_or cell $flatten\sigmoid_out.\add_sub_inst4.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:259$398: \sigmoid_out.add_sub_inst4.exp_equalizer.mantisa [23:3]
    New input vector for $reduce_or cell $flatten\sigmoid_out.\add_sub_inst4.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:258$394: \sigmoid_out.add_sub_inst4.exp_equalizer.mantisa [22:3]
    New input vector for $reduce_or cell $flatten\sigmoid_out.\add_sub_inst4.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:257$390: \sigmoid_out.add_sub_inst4.exp_equalizer.mantisa [21:3]
    New input vector for $reduce_or cell $flatten\sigmoid_out.\add_sub_inst4.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:256$386: \sigmoid_out.add_sub_inst4.exp_equalizer.mantisa [20:3]
    New input vector for $reduce_or cell $flatten\sigmoid_out.\add_sub_inst4.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:255$382: \sigmoid_out.add_sub_inst4.exp_equalizer.mantisa [19:3]
    New input vector for $reduce_or cell $flatten\sigmoid_out.\add_sub_inst4.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:254$378: \sigmoid_out.add_sub_inst4.exp_equalizer.mantisa [18:3]
    New input vector for $reduce_or cell $flatten\sigmoid_out.\add_sub_inst4.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:253$374: \sigmoid_out.add_sub_inst4.exp_equalizer.mantisa [17:3]
    New input vector for $reduce_or cell $flatten\sigmoid_out.\add_sub_inst4.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:252$370: \sigmoid_out.add_sub_inst4.exp_equalizer.mantisa [16:3]
    New input vector for $reduce_or cell $flatten\sigmoid_out.\add_sub_inst4.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:251$366: \sigmoid_out.add_sub_inst4.exp_equalizer.mantisa [15:3]
    New input vector for $reduce_or cell $flatten\sigmoid_out.\add_sub_inst4.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:250$362: \sigmoid_out.add_sub_inst4.exp_equalizer.mantisa [14:3]
    New input vector for $reduce_or cell $flatten\sigmoid_out.\add_sub_inst4.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:249$358: \sigmoid_out.add_sub_inst4.exp_equalizer.mantisa [13:3]
    New input vector for $reduce_or cell $flatten\sigmoid_out.\add_sub_inst4.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:248$354: \sigmoid_out.add_sub_inst4.exp_equalizer.mantisa [12:3]
    New input vector for $reduce_or cell $flatten\sigmoid_out.\add_sub_inst4.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:247$350: \sigmoid_out.add_sub_inst4.exp_equalizer.mantisa [11:3]
    New input vector for $reduce_or cell $flatten\sigmoid_out.\add_sub_inst4.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:246$346: \sigmoid_out.add_sub_inst4.exp_equalizer.mantisa [10:3]
    New input vector for $reduce_or cell $flatten\sigmoid_out.\add_sub_inst4.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:245$342: \sigmoid_out.add_sub_inst4.exp_equalizer.mantisa [9:3]
    New input vector for $reduce_or cell $flatten\sigmoid_out.\add_sub_inst4.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:244$338: \sigmoid_out.add_sub_inst4.exp_equalizer.mantisa [8:3]
    New input vector for $reduce_or cell $flatten\sigmoid_out.\add_sub_inst4.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:243$334: \sigmoid_out.add_sub_inst4.exp_equalizer.mantisa [7:3]
    New input vector for $reduce_or cell $flatten\sigmoid_out.\add_sub_inst4.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:242$330: \sigmoid_out.add_sub_inst4.exp_equalizer.mantisa [6:3]
    New input vector for $reduce_or cell $flatten\sigmoid_out.\add_sub_inst4.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:241$326: \sigmoid_out.add_sub_inst4.exp_equalizer.mantisa [5:3]
    New input vector for $reduce_or cell $flatten\sigmoid_out.\add_sub_inst4.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:240$322: \sigmoid_out.add_sub_inst4.exp_equalizer.mantisa [4:3]
    New input vector for $reduce_or cell $flatten\sigmoid_out.\add_sub_inst3.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:262$410: { \sigmoid_out.add_sub_inst3.exp_equalizer.mantisa [25:3] \sigmoid_out.add_sub_inst3.hd_bit_b }
    New input vector for $reduce_or cell $flatten\sigmoid_out.\add_sub_inst3.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:261$406: \sigmoid_out.add_sub_inst3.exp_equalizer.mantisa [25:3]
    New input vector for $reduce_or cell $flatten\sigmoid_out.\add_sub_inst3.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:260$402: \sigmoid_out.add_sub_inst3.exp_equalizer.mantisa [24:3]
    New input vector for $reduce_or cell $flatten\sigmoid_out.\add_sub_inst3.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:259$398: \sigmoid_out.add_sub_inst3.exp_equalizer.mantisa [23:3]
    New input vector for $reduce_or cell $flatten\sigmoid_out.\add_sub_inst3.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:258$394: \sigmoid_out.add_sub_inst3.exp_equalizer.mantisa [22:3]
    New input vector for $reduce_or cell $flatten\sigmoid_out.\add_sub_inst3.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:257$390: \sigmoid_out.add_sub_inst3.exp_equalizer.mantisa [21:3]
    New input vector for $reduce_or cell $flatten\sigmoid_out.\add_sub_inst3.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:256$386: \sigmoid_out.add_sub_inst3.exp_equalizer.mantisa [20:3]
    New input vector for $reduce_or cell $flatten\sigmoid_out.\add_sub_inst3.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:255$382: \sigmoid_out.add_sub_inst3.exp_equalizer.mantisa [19:3]
    New input vector for $reduce_or cell $flatten\sigmoid_out.\add_sub_inst3.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:254$378: \sigmoid_out.add_sub_inst3.exp_equalizer.mantisa [18:3]
    New input vector for $reduce_or cell $flatten\sigmoid_out.\add_sub_inst3.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:253$374: \sigmoid_out.add_sub_inst3.exp_equalizer.mantisa [17:3]
    New input vector for $reduce_or cell $flatten\sigmoid_out.\add_sub_inst3.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:252$370: \sigmoid_out.add_sub_inst3.exp_equalizer.mantisa [16:3]
    New input vector for $reduce_or cell $flatten\sigmoid_out.\add_sub_inst3.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:251$366: \sigmoid_out.add_sub_inst3.exp_equalizer.mantisa [15:3]
    New input vector for $reduce_or cell $flatten\sigmoid_out.\add_sub_inst3.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:250$362: \sigmoid_out.add_sub_inst3.exp_equalizer.mantisa [14:3]
    New input vector for $reduce_or cell $flatten\sigmoid_out.\add_sub_inst3.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:249$358: \sigmoid_out.add_sub_inst3.exp_equalizer.mantisa [13:3]
    New input vector for $reduce_or cell $flatten\sigmoid_out.\add_sub_inst3.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:248$354: \sigmoid_out.add_sub_inst3.exp_equalizer.mantisa [12:3]
    New input vector for $reduce_or cell $flatten\sigmoid_out.\add_sub_inst3.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:247$350: \sigmoid_out.add_sub_inst3.exp_equalizer.mantisa [11:3]
    New input vector for $reduce_or cell $flatten\sigmoid_out.\add_sub_inst3.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:246$346: \sigmoid_out.add_sub_inst3.exp_equalizer.mantisa [10:3]
    New input vector for $reduce_or cell $flatten\sigmoid_out.\add_sub_inst3.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:245$342: \sigmoid_out.add_sub_inst3.exp_equalizer.mantisa [9:3]
    New input vector for $reduce_or cell $flatten\sigmoid_out.\add_sub_inst3.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:244$338: \sigmoid_out.add_sub_inst3.exp_equalizer.mantisa [8:3]
    New input vector for $reduce_or cell $flatten\sigmoid_out.\add_sub_inst3.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:243$334: \sigmoid_out.add_sub_inst3.exp_equalizer.mantisa [7:3]
    New input vector for $reduce_or cell $flatten\sigmoid_out.\add_sub_inst3.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:242$330: \sigmoid_out.add_sub_inst3.exp_equalizer.mantisa [6:3]
    New input vector for $reduce_or cell $flatten\sigmoid_out.\add_sub_inst3.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:241$326: \sigmoid_out.add_sub_inst3.exp_equalizer.mantisa [5:3]
    New input vector for $reduce_or cell $flatten\sigmoid_out.\add_sub_inst3.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:240$322: \sigmoid_out.add_sub_inst3.exp_equalizer.mantisa [4:3]
    New input vector for $reduce_or cell $flatten\sigmoid_out.\add_sub_inst2.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:262$410: { \sigmoid_out.add_sub_inst2.exp_equalizer.mantisa [25:3] \sigmoid_out.add_sub_inst2.hd_bit_b }
    New input vector for $reduce_or cell $flatten\sigmoid_out.\add_sub_inst2.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:261$406: \sigmoid_out.add_sub_inst2.exp_equalizer.mantisa [25:3]
    New input vector for $reduce_or cell $flatten\sigmoid_out.\add_sub_inst2.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:260$402: \sigmoid_out.add_sub_inst2.exp_equalizer.mantisa [24:3]
    New input vector for $reduce_or cell $flatten\sigmoid_out.\add_sub_inst2.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:259$398: \sigmoid_out.add_sub_inst2.exp_equalizer.mantisa [23:3]
    New input vector for $reduce_or cell $flatten\sigmoid_out.\add_sub_inst2.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:258$394: \sigmoid_out.add_sub_inst2.exp_equalizer.mantisa [22:3]
    New input vector for $reduce_or cell $flatten\sigmoid_out.\add_sub_inst2.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:257$390: \sigmoid_out.add_sub_inst2.exp_equalizer.mantisa [21:3]
    New input vector for $reduce_or cell $flatten\sigmoid_out.\add_sub_inst2.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:256$386: \sigmoid_out.add_sub_inst2.exp_equalizer.mantisa [20:3]
    New input vector for $reduce_or cell $flatten\sigmoid_out.\add_sub_inst2.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:255$382: \sigmoid_out.add_sub_inst2.exp_equalizer.mantisa [19:3]
    New input vector for $reduce_or cell $flatten\sigmoid_out.\add_sub_inst2.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:254$378: \sigmoid_out.add_sub_inst2.exp_equalizer.mantisa [18:3]
    New input vector for $reduce_or cell $flatten\sigmoid_out.\add_sub_inst2.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:253$374: \sigmoid_out.add_sub_inst2.exp_equalizer.mantisa [17:3]
    New input vector for $reduce_or cell $flatten\sigmoid_out.\add_sub_inst2.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:252$370: \sigmoid_out.add_sub_inst2.exp_equalizer.mantisa [16:3]
    New input vector for $reduce_or cell $flatten\sigmoid_out.\add_sub_inst2.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:251$366: \sigmoid_out.add_sub_inst2.exp_equalizer.mantisa [15:3]
    New input vector for $reduce_or cell $flatten\sigmoid_out.\add_sub_inst2.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:250$362: \sigmoid_out.add_sub_inst2.exp_equalizer.mantisa [14:3]
    New input vector for $reduce_or cell $flatten\sigmoid_out.\add_sub_inst2.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:249$358: \sigmoid_out.add_sub_inst2.exp_equalizer.mantisa [13:3]
    New input vector for $reduce_or cell $flatten\sigmoid_out.\add_sub_inst2.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:248$354: \sigmoid_out.add_sub_inst2.exp_equalizer.mantisa [12:3]
    New input vector for $reduce_or cell $flatten\sigmoid_out.\add_sub_inst2.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:247$350: \sigmoid_out.add_sub_inst2.exp_equalizer.mantisa [11:3]
    New input vector for $reduce_or cell $flatten\sigmoid_out.\add_sub_inst2.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:246$346: \sigmoid_out.add_sub_inst2.exp_equalizer.mantisa [10:3]
    New input vector for $reduce_or cell $flatten\sigmoid_out.\add_sub_inst2.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:245$342: \sigmoid_out.add_sub_inst2.exp_equalizer.mantisa [9:3]
    New input vector for $reduce_or cell $flatten\sigmoid_out.\add_sub_inst2.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:244$338: \sigmoid_out.add_sub_inst2.exp_equalizer.mantisa [8:3]
    New input vector for $reduce_or cell $flatten\sigmoid_out.\add_sub_inst2.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:243$334: \sigmoid_out.add_sub_inst2.exp_equalizer.mantisa [7:3]
    New input vector for $reduce_or cell $flatten\sigmoid_out.\add_sub_inst2.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:242$330: \sigmoid_out.add_sub_inst2.exp_equalizer.mantisa [6:3]
    New input vector for $reduce_or cell $flatten\sigmoid_out.\add_sub_inst2.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:241$326: \sigmoid_out.add_sub_inst2.exp_equalizer.mantisa [5:3]
    New input vector for $reduce_or cell $flatten\sigmoid_out.\add_sub_inst2.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:240$322: \sigmoid_out.add_sub_inst2.exp_equalizer.mantisa [4:3]
    New input vector for $reduce_or cell $flatten\add_bias_2.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:262$410: { \add_bias_2.hd_bit_b \add_bias_2.exp_equalizer.mantisa [25:3] }
    New input vector for $reduce_or cell $flatten\add_bias_2.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:261$406: \add_bias_2.exp_equalizer.mantisa [25:3]
    New input vector for $reduce_or cell $flatten\add_bias_2.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:260$402: \add_bias_2.exp_equalizer.mantisa [24:3]
    New input vector for $reduce_or cell $flatten\add_bias_2.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:259$398: \add_bias_2.exp_equalizer.mantisa [23:3]
    New input vector for $reduce_or cell $flatten\add_bias_2.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:258$394: \add_bias_2.exp_equalizer.mantisa [22:3]
    New input vector for $reduce_or cell $flatten\add_bias_2.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:257$390: \add_bias_2.exp_equalizer.mantisa [21:3]
    New input vector for $reduce_or cell $flatten\add_bias_2.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:256$386: \add_bias_2.exp_equalizer.mantisa [20:3]
    New input vector for $reduce_or cell $flatten\add_bias_2.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:255$382: \add_bias_2.exp_equalizer.mantisa [19:3]
    New input vector for $reduce_or cell $flatten\add_bias_2.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:254$378: \add_bias_2.exp_equalizer.mantisa [18:3]
    New input vector for $reduce_or cell $flatten\add_bias_2.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:253$374: \add_bias_2.exp_equalizer.mantisa [17:3]
    New input vector for $reduce_or cell $flatten\add_bias_2.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:252$370: \add_bias_2.exp_equalizer.mantisa [16:3]
    New input vector for $reduce_or cell $flatten\add_bias_2.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:251$366: \add_bias_2.exp_equalizer.mantisa [15:3]
    New input vector for $reduce_or cell $flatten\add_bias_2.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:250$362: \add_bias_2.exp_equalizer.mantisa [14:3]
    New input vector for $reduce_or cell $flatten\add_bias_2.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:249$358: \add_bias_2.exp_equalizer.mantisa [13:3]
    New input vector for $reduce_or cell $flatten\add_bias_2.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:248$354: \add_bias_2.exp_equalizer.mantisa [12:3]
    New input vector for $reduce_or cell $flatten\add_bias_2.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:247$350: \add_bias_2.exp_equalizer.mantisa [11:3]
    New input vector for $reduce_or cell $flatten\add_bias_2.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:246$346: \add_bias_2.exp_equalizer.mantisa [10:3]
    New input vector for $reduce_or cell $flatten\add_bias_2.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:245$342: \add_bias_2.exp_equalizer.mantisa [9:3]
    New input vector for $reduce_or cell $flatten\add_bias_2.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:244$338: \add_bias_2.exp_equalizer.mantisa [8:3]
    New input vector for $reduce_or cell $flatten\add_bias_2.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:243$334: \add_bias_2.exp_equalizer.mantisa [7:3]
    New input vector for $reduce_or cell $flatten\add_bias_2.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:242$330: \add_bias_2.exp_equalizer.mantisa [6:3]
    New input vector for $reduce_or cell $flatten\add_bias_2.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:241$326: \add_bias_2.exp_equalizer.mantisa [5:3]
    New input vector for $reduce_or cell $flatten\add_bias_2.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:240$322: \add_bias_2.exp_equalizer.mantisa [4:3]
    New input vector for $reduce_or cell $flatten\sigmoid_out.\add_sub_inst1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:262$410: { \sigmoid_out.add_sub_inst1.exp_equalizer.mantisa [25:3] \sigmoid_out.add_sub_inst1.hd_bit_b }
    New input vector for $reduce_or cell $flatten\sigmoid_out.\add_sub_inst1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:261$406: \sigmoid_out.add_sub_inst1.exp_equalizer.mantisa [25:3]
    New input vector for $reduce_or cell $flatten\sigmoid_out.\add_sub_inst1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:260$402: \sigmoid_out.add_sub_inst1.exp_equalizer.mantisa [24:3]
    New input vector for $reduce_or cell $flatten\sigmoid_out.\add_sub_inst1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:259$398: \sigmoid_out.add_sub_inst1.exp_equalizer.mantisa [23:3]
    New input vector for $reduce_or cell $flatten\sigmoid_out.\add_sub_inst1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:258$394: \sigmoid_out.add_sub_inst1.exp_equalizer.mantisa [22:3]
    New input vector for $reduce_or cell $flatten\sigmoid_out.\add_sub_inst1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:257$390: \sigmoid_out.add_sub_inst1.exp_equalizer.mantisa [21:3]
    New input vector for $reduce_or cell $flatten\sigmoid_out.\add_sub_inst1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:256$386: \sigmoid_out.add_sub_inst1.exp_equalizer.mantisa [20:3]
    New input vector for $reduce_or cell $flatten\sigmoid_out.\add_sub_inst1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:255$382: \sigmoid_out.add_sub_inst1.exp_equalizer.mantisa [19:3]
    New input vector for $reduce_or cell $flatten\sigmoid_out.\add_sub_inst1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:254$378: \sigmoid_out.add_sub_inst1.exp_equalizer.mantisa [18:3]
    New input vector for $reduce_or cell $flatten\sigmoid_out.\add_sub_inst1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:253$374: \sigmoid_out.add_sub_inst1.exp_equalizer.mantisa [17:3]
    New input vector for $reduce_or cell $flatten\sigmoid_out.\add_sub_inst1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:252$370: \sigmoid_out.add_sub_inst1.exp_equalizer.mantisa [16:3]
    New input vector for $reduce_or cell $flatten\sigmoid_out.\add_sub_inst1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:251$366: \sigmoid_out.add_sub_inst1.exp_equalizer.mantisa [15:3]
    New input vector for $reduce_or cell $flatten\sigmoid_out.\add_sub_inst1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:250$362: \sigmoid_out.add_sub_inst1.exp_equalizer.mantisa [14:3]
    New input vector for $reduce_or cell $flatten\sigmoid_out.\add_sub_inst1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:249$358: \sigmoid_out.add_sub_inst1.exp_equalizer.mantisa [13:3]
    New input vector for $reduce_or cell $flatten\sigmoid_out.\add_sub_inst1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:248$354: \sigmoid_out.add_sub_inst1.exp_equalizer.mantisa [12:3]
    New input vector for $reduce_or cell $flatten\sigmoid_out.\add_sub_inst1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:247$350: \sigmoid_out.add_sub_inst1.exp_equalizer.mantisa [11:3]
    New input vector for $reduce_or cell $flatten\sigmoid_out.\add_sub_inst1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:246$346: \sigmoid_out.add_sub_inst1.exp_equalizer.mantisa [10:3]
    New input vector for $reduce_or cell $flatten\sigmoid_out.\add_sub_inst1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:245$342: \sigmoid_out.add_sub_inst1.exp_equalizer.mantisa [9:3]
    New input vector for $reduce_or cell $flatten\sigmoid_out.\add_sub_inst1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:244$338: \sigmoid_out.add_sub_inst1.exp_equalizer.mantisa [8:3]
    New input vector for $reduce_or cell $flatten\sigmoid_out.\add_sub_inst1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:243$334: \sigmoid_out.add_sub_inst1.exp_equalizer.mantisa [7:3]
    New input vector for $reduce_or cell $flatten\sigmoid_out.\add_sub_inst1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:242$330: \sigmoid_out.add_sub_inst1.exp_equalizer.mantisa [6:3]
    New input vector for $reduce_or cell $flatten\sigmoid_out.\add_sub_inst1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:241$326: \sigmoid_out.add_sub_inst1.exp_equalizer.mantisa [5:3]
    New input vector for $reduce_or cell $flatten\sigmoid_out.\add_sub_inst1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:240$322: \sigmoid_out.add_sub_inst1.exp_equalizer.mantisa [4:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h2.\add_sub_inst5.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:262$410: { \sigmoid_h2.add_sub_inst5.exp_equalizer.mantisa [25:3] \sigmoid_h2.add_sub_inst5.hd_bit_b }
    New input vector for $reduce_or cell $flatten\sigmoid_h2.\add_sub_inst5.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:261$406: \sigmoid_h2.add_sub_inst5.exp_equalizer.mantisa [25:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h2.\add_sub_inst5.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:260$402: \sigmoid_h2.add_sub_inst5.exp_equalizer.mantisa [24:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h2.\add_sub_inst5.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:259$398: \sigmoid_h2.add_sub_inst5.exp_equalizer.mantisa [23:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h2.\add_sub_inst5.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:258$394: \sigmoid_h2.add_sub_inst5.exp_equalizer.mantisa [22:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h2.\add_sub_inst5.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:257$390: \sigmoid_h2.add_sub_inst5.exp_equalizer.mantisa [21:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h2.\add_sub_inst5.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:256$386: \sigmoid_h2.add_sub_inst5.exp_equalizer.mantisa [20:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h2.\add_sub_inst5.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:255$382: \sigmoid_h2.add_sub_inst5.exp_equalizer.mantisa [19:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h2.\add_sub_inst5.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:254$378: \sigmoid_h2.add_sub_inst5.exp_equalizer.mantisa [18:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h2.\add_sub_inst5.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:253$374: \sigmoid_h2.add_sub_inst5.exp_equalizer.mantisa [17:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h2.\add_sub_inst5.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:252$370: \sigmoid_h2.add_sub_inst5.exp_equalizer.mantisa [16:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h2.\add_sub_inst5.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:251$366: \sigmoid_h2.add_sub_inst5.exp_equalizer.mantisa [15:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h2.\add_sub_inst5.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:250$362: \sigmoid_h2.add_sub_inst5.exp_equalizer.mantisa [14:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h2.\add_sub_inst5.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:249$358: \sigmoid_h2.add_sub_inst5.exp_equalizer.mantisa [13:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h2.\add_sub_inst5.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:248$354: \sigmoid_h2.add_sub_inst5.exp_equalizer.mantisa [12:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h2.\add_sub_inst5.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:247$350: \sigmoid_h2.add_sub_inst5.exp_equalizer.mantisa [11:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h2.\add_sub_inst5.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:246$346: \sigmoid_h2.add_sub_inst5.exp_equalizer.mantisa [10:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h2.\add_sub_inst5.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:245$342: \sigmoid_h2.add_sub_inst5.exp_equalizer.mantisa [9:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h2.\add_sub_inst5.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:244$338: \sigmoid_h2.add_sub_inst5.exp_equalizer.mantisa [8:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h2.\add_sub_inst5.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:243$334: \sigmoid_h2.add_sub_inst5.exp_equalizer.mantisa [7:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h2.\add_sub_inst5.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:242$330: \sigmoid_h2.add_sub_inst5.exp_equalizer.mantisa [6:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h2.\add_sub_inst5.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:241$326: \sigmoid_h2.add_sub_inst5.exp_equalizer.mantisa [5:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h2.\add_sub_inst5.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:240$322: \sigmoid_h2.add_sub_inst5.exp_equalizer.mantisa [4:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h2.\add_sub_inst4.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:262$410: { \sigmoid_h2.add_sub_inst4.exp_equalizer.mantisa [25:3] \sigmoid_h2.add_sub_inst4.hd_bit_b }
    New input vector for $reduce_or cell $flatten\sigmoid_h2.\add_sub_inst4.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:261$406: \sigmoid_h2.add_sub_inst4.exp_equalizer.mantisa [25:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h2.\add_sub_inst4.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:260$402: \sigmoid_h2.add_sub_inst4.exp_equalizer.mantisa [24:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h2.\add_sub_inst4.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:259$398: \sigmoid_h2.add_sub_inst4.exp_equalizer.mantisa [23:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h2.\add_sub_inst4.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:258$394: \sigmoid_h2.add_sub_inst4.exp_equalizer.mantisa [22:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h2.\add_sub_inst4.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:257$390: \sigmoid_h2.add_sub_inst4.exp_equalizer.mantisa [21:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h2.\add_sub_inst4.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:256$386: \sigmoid_h2.add_sub_inst4.exp_equalizer.mantisa [20:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h2.\add_sub_inst4.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:255$382: \sigmoid_h2.add_sub_inst4.exp_equalizer.mantisa [19:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h2.\add_sub_inst4.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:254$378: \sigmoid_h2.add_sub_inst4.exp_equalizer.mantisa [18:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h2.\add_sub_inst4.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:253$374: \sigmoid_h2.add_sub_inst4.exp_equalizer.mantisa [17:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h2.\add_sub_inst4.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:252$370: \sigmoid_h2.add_sub_inst4.exp_equalizer.mantisa [16:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h2.\add_sub_inst4.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:251$366: \sigmoid_h2.add_sub_inst4.exp_equalizer.mantisa [15:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h2.\add_sub_inst4.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:250$362: \sigmoid_h2.add_sub_inst4.exp_equalizer.mantisa [14:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h2.\add_sub_inst4.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:249$358: \sigmoid_h2.add_sub_inst4.exp_equalizer.mantisa [13:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h2.\add_sub_inst4.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:248$354: \sigmoid_h2.add_sub_inst4.exp_equalizer.mantisa [12:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h2.\add_sub_inst4.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:247$350: \sigmoid_h2.add_sub_inst4.exp_equalizer.mantisa [11:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h2.\add_sub_inst4.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:246$346: \sigmoid_h2.add_sub_inst4.exp_equalizer.mantisa [10:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h2.\add_sub_inst4.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:245$342: \sigmoid_h2.add_sub_inst4.exp_equalizer.mantisa [9:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h2.\add_sub_inst4.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:244$338: \sigmoid_h2.add_sub_inst4.exp_equalizer.mantisa [8:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h2.\add_sub_inst4.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:243$334: \sigmoid_h2.add_sub_inst4.exp_equalizer.mantisa [7:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h2.\add_sub_inst4.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:242$330: \sigmoid_h2.add_sub_inst4.exp_equalizer.mantisa [6:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h2.\add_sub_inst4.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:241$326: \sigmoid_h2.add_sub_inst4.exp_equalizer.mantisa [5:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h2.\add_sub_inst4.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:240$322: \sigmoid_h2.add_sub_inst4.exp_equalizer.mantisa [4:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h2.\add_sub_inst3.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:262$410: { \sigmoid_h2.add_sub_inst3.exp_equalizer.mantisa [25:3] \sigmoid_h2.add_sub_inst3.hd_bit_b }
    New input vector for $reduce_or cell $flatten\sigmoid_h2.\add_sub_inst3.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:261$406: \sigmoid_h2.add_sub_inst3.exp_equalizer.mantisa [25:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h2.\add_sub_inst3.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:260$402: \sigmoid_h2.add_sub_inst3.exp_equalizer.mantisa [24:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h2.\add_sub_inst3.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:259$398: \sigmoid_h2.add_sub_inst3.exp_equalizer.mantisa [23:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h2.\add_sub_inst3.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:258$394: \sigmoid_h2.add_sub_inst3.exp_equalizer.mantisa [22:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h2.\add_sub_inst3.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:257$390: \sigmoid_h2.add_sub_inst3.exp_equalizer.mantisa [21:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h2.\add_sub_inst3.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:256$386: \sigmoid_h2.add_sub_inst3.exp_equalizer.mantisa [20:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h2.\add_sub_inst3.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:255$382: \sigmoid_h2.add_sub_inst3.exp_equalizer.mantisa [19:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h2.\add_sub_inst3.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:254$378: \sigmoid_h2.add_sub_inst3.exp_equalizer.mantisa [18:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h2.\add_sub_inst3.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:253$374: \sigmoid_h2.add_sub_inst3.exp_equalizer.mantisa [17:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h2.\add_sub_inst3.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:252$370: \sigmoid_h2.add_sub_inst3.exp_equalizer.mantisa [16:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h2.\add_sub_inst3.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:251$366: \sigmoid_h2.add_sub_inst3.exp_equalizer.mantisa [15:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h2.\add_sub_inst3.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:250$362: \sigmoid_h2.add_sub_inst3.exp_equalizer.mantisa [14:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h2.\add_sub_inst3.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:249$358: \sigmoid_h2.add_sub_inst3.exp_equalizer.mantisa [13:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h2.\add_sub_inst3.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:248$354: \sigmoid_h2.add_sub_inst3.exp_equalizer.mantisa [12:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h2.\add_sub_inst3.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:247$350: \sigmoid_h2.add_sub_inst3.exp_equalizer.mantisa [11:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h2.\add_sub_inst3.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:246$346: \sigmoid_h2.add_sub_inst3.exp_equalizer.mantisa [10:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h2.\add_sub_inst3.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:245$342: \sigmoid_h2.add_sub_inst3.exp_equalizer.mantisa [9:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h2.\add_sub_inst3.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:244$338: \sigmoid_h2.add_sub_inst3.exp_equalizer.mantisa [8:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h2.\add_sub_inst3.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:243$334: \sigmoid_h2.add_sub_inst3.exp_equalizer.mantisa [7:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h2.\add_sub_inst3.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:242$330: \sigmoid_h2.add_sub_inst3.exp_equalizer.mantisa [6:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h2.\add_sub_inst3.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:241$326: \sigmoid_h2.add_sub_inst3.exp_equalizer.mantisa [5:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h2.\add_sub_inst3.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:240$322: \sigmoid_h2.add_sub_inst3.exp_equalizer.mantisa [4:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h2.\add_sub_inst2.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:262$410: { \sigmoid_h2.add_sub_inst2.exp_equalizer.mantisa [25:3] \sigmoid_h2.add_sub_inst2.hd_bit_b }
    New input vector for $reduce_or cell $flatten\sigmoid_h2.\add_sub_inst2.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:261$406: \sigmoid_h2.add_sub_inst2.exp_equalizer.mantisa [25:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h2.\add_sub_inst2.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:260$402: \sigmoid_h2.add_sub_inst2.exp_equalizer.mantisa [24:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h2.\add_sub_inst2.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:259$398: \sigmoid_h2.add_sub_inst2.exp_equalizer.mantisa [23:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h2.\add_sub_inst2.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:258$394: \sigmoid_h2.add_sub_inst2.exp_equalizer.mantisa [22:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h2.\add_sub_inst2.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:257$390: \sigmoid_h2.add_sub_inst2.exp_equalizer.mantisa [21:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h2.\add_sub_inst2.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:256$386: \sigmoid_h2.add_sub_inst2.exp_equalizer.mantisa [20:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h2.\add_sub_inst2.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:255$382: \sigmoid_h2.add_sub_inst2.exp_equalizer.mantisa [19:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h2.\add_sub_inst2.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:254$378: \sigmoid_h2.add_sub_inst2.exp_equalizer.mantisa [18:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h2.\add_sub_inst2.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:253$374: \sigmoid_h2.add_sub_inst2.exp_equalizer.mantisa [17:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h2.\add_sub_inst2.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:252$370: \sigmoid_h2.add_sub_inst2.exp_equalizer.mantisa [16:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h2.\add_sub_inst2.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:251$366: \sigmoid_h2.add_sub_inst2.exp_equalizer.mantisa [15:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h2.\add_sub_inst2.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:250$362: \sigmoid_h2.add_sub_inst2.exp_equalizer.mantisa [14:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h2.\add_sub_inst2.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:249$358: \sigmoid_h2.add_sub_inst2.exp_equalizer.mantisa [13:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h2.\add_sub_inst2.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:248$354: \sigmoid_h2.add_sub_inst2.exp_equalizer.mantisa [12:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h2.\add_sub_inst2.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:247$350: \sigmoid_h2.add_sub_inst2.exp_equalizer.mantisa [11:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h2.\add_sub_inst2.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:246$346: \sigmoid_h2.add_sub_inst2.exp_equalizer.mantisa [10:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h2.\add_sub_inst2.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:245$342: \sigmoid_h2.add_sub_inst2.exp_equalizer.mantisa [9:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h2.\add_sub_inst2.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:244$338: \sigmoid_h2.add_sub_inst2.exp_equalizer.mantisa [8:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h2.\add_sub_inst2.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:243$334: \sigmoid_h2.add_sub_inst2.exp_equalizer.mantisa [7:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h2.\add_sub_inst2.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:242$330: \sigmoid_h2.add_sub_inst2.exp_equalizer.mantisa [6:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h2.\add_sub_inst2.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:241$326: \sigmoid_h2.add_sub_inst2.exp_equalizer.mantisa [5:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h2.\add_sub_inst2.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:240$322: \sigmoid_h2.add_sub_inst2.exp_equalizer.mantisa [4:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h2.\add_sub_inst1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:262$410: { \sigmoid_h2.add_sub_inst1.exp_equalizer.mantisa [25:3] \sigmoid_h2.add_sub_inst1.hd_bit_b }
    New input vector for $reduce_or cell $flatten\sigmoid_h2.\add_sub_inst1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:261$406: \sigmoid_h2.add_sub_inst1.exp_equalizer.mantisa [25:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h2.\add_sub_inst1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:260$402: \sigmoid_h2.add_sub_inst1.exp_equalizer.mantisa [24:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h2.\add_sub_inst1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:259$398: \sigmoid_h2.add_sub_inst1.exp_equalizer.mantisa [23:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h2.\add_sub_inst1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:258$394: \sigmoid_h2.add_sub_inst1.exp_equalizer.mantisa [22:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h2.\add_sub_inst1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:257$390: \sigmoid_h2.add_sub_inst1.exp_equalizer.mantisa [21:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h2.\add_sub_inst1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:256$386: \sigmoid_h2.add_sub_inst1.exp_equalizer.mantisa [20:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h2.\add_sub_inst1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:255$382: \sigmoid_h2.add_sub_inst1.exp_equalizer.mantisa [19:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h2.\add_sub_inst1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:254$378: \sigmoid_h2.add_sub_inst1.exp_equalizer.mantisa [18:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h2.\add_sub_inst1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:253$374: \sigmoid_h2.add_sub_inst1.exp_equalizer.mantisa [17:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h2.\add_sub_inst1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:252$370: \sigmoid_h2.add_sub_inst1.exp_equalizer.mantisa [16:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h2.\add_sub_inst1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:251$366: \sigmoid_h2.add_sub_inst1.exp_equalizer.mantisa [15:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h2.\add_sub_inst1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:250$362: \sigmoid_h2.add_sub_inst1.exp_equalizer.mantisa [14:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h2.\add_sub_inst1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:249$358: \sigmoid_h2.add_sub_inst1.exp_equalizer.mantisa [13:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h2.\add_sub_inst1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:248$354: \sigmoid_h2.add_sub_inst1.exp_equalizer.mantisa [12:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h2.\add_sub_inst1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:247$350: \sigmoid_h2.add_sub_inst1.exp_equalizer.mantisa [11:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h2.\add_sub_inst1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:246$346: \sigmoid_h2.add_sub_inst1.exp_equalizer.mantisa [10:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h2.\add_sub_inst1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:245$342: \sigmoid_h2.add_sub_inst1.exp_equalizer.mantisa [9:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h2.\add_sub_inst1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:244$338: \sigmoid_h2.add_sub_inst1.exp_equalizer.mantisa [8:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h2.\add_sub_inst1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:243$334: \sigmoid_h2.add_sub_inst1.exp_equalizer.mantisa [7:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h2.\add_sub_inst1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:242$330: \sigmoid_h2.add_sub_inst1.exp_equalizer.mantisa [6:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h2.\add_sub_inst1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:241$326: \sigmoid_h2.add_sub_inst1.exp_equalizer.mantisa [5:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h2.\add_sub_inst1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:240$322: \sigmoid_h2.add_sub_inst1.exp_equalizer.mantisa [4:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h1.\add_sub_inst5.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:262$410: { \sigmoid_h1.add_sub_inst5.exp_equalizer.mantisa [25:3] \sigmoid_h1.add_sub_inst5.hd_bit_b }
    New input vector for $reduce_or cell $flatten\sigmoid_h1.\add_sub_inst5.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:261$406: \sigmoid_h1.add_sub_inst5.exp_equalizer.mantisa [25:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h1.\add_sub_inst5.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:260$402: \sigmoid_h1.add_sub_inst5.exp_equalizer.mantisa [24:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h1.\add_sub_inst5.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:259$398: \sigmoid_h1.add_sub_inst5.exp_equalizer.mantisa [23:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h1.\add_sub_inst5.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:258$394: \sigmoid_h1.add_sub_inst5.exp_equalizer.mantisa [22:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h1.\add_sub_inst5.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:257$390: \sigmoid_h1.add_sub_inst5.exp_equalizer.mantisa [21:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h1.\add_sub_inst5.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:256$386: \sigmoid_h1.add_sub_inst5.exp_equalizer.mantisa [20:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h1.\add_sub_inst5.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:255$382: \sigmoid_h1.add_sub_inst5.exp_equalizer.mantisa [19:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h1.\add_sub_inst5.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:254$378: \sigmoid_h1.add_sub_inst5.exp_equalizer.mantisa [18:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h1.\add_sub_inst5.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:253$374: \sigmoid_h1.add_sub_inst5.exp_equalizer.mantisa [17:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h1.\add_sub_inst5.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:252$370: \sigmoid_h1.add_sub_inst5.exp_equalizer.mantisa [16:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h1.\add_sub_inst5.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:251$366: \sigmoid_h1.add_sub_inst5.exp_equalizer.mantisa [15:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h1.\add_sub_inst5.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:250$362: \sigmoid_h1.add_sub_inst5.exp_equalizer.mantisa [14:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h1.\add_sub_inst5.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:249$358: \sigmoid_h1.add_sub_inst5.exp_equalizer.mantisa [13:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h1.\add_sub_inst5.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:248$354: \sigmoid_h1.add_sub_inst5.exp_equalizer.mantisa [12:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h1.\add_sub_inst5.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:247$350: \sigmoid_h1.add_sub_inst5.exp_equalizer.mantisa [11:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h1.\add_sub_inst5.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:246$346: \sigmoid_h1.add_sub_inst5.exp_equalizer.mantisa [10:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h1.\add_sub_inst5.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:245$342: \sigmoid_h1.add_sub_inst5.exp_equalizer.mantisa [9:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h1.\add_sub_inst5.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:244$338: \sigmoid_h1.add_sub_inst5.exp_equalizer.mantisa [8:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h1.\add_sub_inst5.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:243$334: \sigmoid_h1.add_sub_inst5.exp_equalizer.mantisa [7:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h1.\add_sub_inst5.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:242$330: \sigmoid_h1.add_sub_inst5.exp_equalizer.mantisa [6:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h1.\add_sub_inst5.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:241$326: \sigmoid_h1.add_sub_inst5.exp_equalizer.mantisa [5:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h1.\add_sub_inst5.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:240$322: \sigmoid_h1.add_sub_inst5.exp_equalizer.mantisa [4:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h1.\add_sub_inst4.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:262$410: { \sigmoid_h1.add_sub_inst4.exp_equalizer.mantisa [25:3] \sigmoid_h1.add_sub_inst4.hd_bit_b }
    New input vector for $reduce_or cell $flatten\sigmoid_h1.\add_sub_inst4.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:261$406: \sigmoid_h1.add_sub_inst4.exp_equalizer.mantisa [25:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h1.\add_sub_inst4.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:260$402: \sigmoid_h1.add_sub_inst4.exp_equalizer.mantisa [24:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h1.\add_sub_inst4.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:259$398: \sigmoid_h1.add_sub_inst4.exp_equalizer.mantisa [23:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h1.\add_sub_inst4.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:258$394: \sigmoid_h1.add_sub_inst4.exp_equalizer.mantisa [22:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h1.\add_sub_inst4.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:257$390: \sigmoid_h1.add_sub_inst4.exp_equalizer.mantisa [21:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h1.\add_sub_inst4.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:256$386: \sigmoid_h1.add_sub_inst4.exp_equalizer.mantisa [20:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h1.\add_sub_inst4.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:255$382: \sigmoid_h1.add_sub_inst4.exp_equalizer.mantisa [19:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h1.\add_sub_inst4.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:254$378: \sigmoid_h1.add_sub_inst4.exp_equalizer.mantisa [18:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h1.\add_sub_inst4.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:253$374: \sigmoid_h1.add_sub_inst4.exp_equalizer.mantisa [17:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h1.\add_sub_inst4.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:252$370: \sigmoid_h1.add_sub_inst4.exp_equalizer.mantisa [16:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h1.\add_sub_inst4.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:251$366: \sigmoid_h1.add_sub_inst4.exp_equalizer.mantisa [15:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h1.\add_sub_inst4.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:250$362: \sigmoid_h1.add_sub_inst4.exp_equalizer.mantisa [14:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h1.\add_sub_inst4.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:249$358: \sigmoid_h1.add_sub_inst4.exp_equalizer.mantisa [13:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h1.\add_sub_inst4.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:248$354: \sigmoid_h1.add_sub_inst4.exp_equalizer.mantisa [12:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h1.\add_sub_inst4.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:247$350: \sigmoid_h1.add_sub_inst4.exp_equalizer.mantisa [11:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h1.\add_sub_inst4.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:246$346: \sigmoid_h1.add_sub_inst4.exp_equalizer.mantisa [10:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h1.\add_sub_inst4.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:245$342: \sigmoid_h1.add_sub_inst4.exp_equalizer.mantisa [9:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h1.\add_sub_inst4.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:244$338: \sigmoid_h1.add_sub_inst4.exp_equalizer.mantisa [8:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h1.\add_sub_inst4.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:243$334: \sigmoid_h1.add_sub_inst4.exp_equalizer.mantisa [7:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h1.\add_sub_inst4.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:242$330: \sigmoid_h1.add_sub_inst4.exp_equalizer.mantisa [6:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h1.\add_sub_inst4.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:241$326: \sigmoid_h1.add_sub_inst4.exp_equalizer.mantisa [5:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h1.\add_sub_inst4.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:240$322: \sigmoid_h1.add_sub_inst4.exp_equalizer.mantisa [4:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h1.\add_sub_inst3.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:262$410: { \sigmoid_h1.add_sub_inst3.exp_equalizer.mantisa [25:3] \sigmoid_h1.add_sub_inst3.hd_bit_b }
    New input vector for $reduce_or cell $flatten\sigmoid_h1.\add_sub_inst3.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:261$406: \sigmoid_h1.add_sub_inst3.exp_equalizer.mantisa [25:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h1.\add_sub_inst3.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:260$402: \sigmoid_h1.add_sub_inst3.exp_equalizer.mantisa [24:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h1.\add_sub_inst3.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:259$398: \sigmoid_h1.add_sub_inst3.exp_equalizer.mantisa [23:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h1.\add_sub_inst3.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:258$394: \sigmoid_h1.add_sub_inst3.exp_equalizer.mantisa [22:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h1.\add_sub_inst3.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:257$390: \sigmoid_h1.add_sub_inst3.exp_equalizer.mantisa [21:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h1.\add_sub_inst3.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:256$386: \sigmoid_h1.add_sub_inst3.exp_equalizer.mantisa [20:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h1.\add_sub_inst3.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:255$382: \sigmoid_h1.add_sub_inst3.exp_equalizer.mantisa [19:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h1.\add_sub_inst3.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:254$378: \sigmoid_h1.add_sub_inst3.exp_equalizer.mantisa [18:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h1.\add_sub_inst3.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:253$374: \sigmoid_h1.add_sub_inst3.exp_equalizer.mantisa [17:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h1.\add_sub_inst3.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:252$370: \sigmoid_h1.add_sub_inst3.exp_equalizer.mantisa [16:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h1.\add_sub_inst3.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:251$366: \sigmoid_h1.add_sub_inst3.exp_equalizer.mantisa [15:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h1.\add_sub_inst3.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:250$362: \sigmoid_h1.add_sub_inst3.exp_equalizer.mantisa [14:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h1.\add_sub_inst3.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:249$358: \sigmoid_h1.add_sub_inst3.exp_equalizer.mantisa [13:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h1.\add_sub_inst3.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:248$354: \sigmoid_h1.add_sub_inst3.exp_equalizer.mantisa [12:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h1.\add_sub_inst3.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:247$350: \sigmoid_h1.add_sub_inst3.exp_equalizer.mantisa [11:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h1.\add_sub_inst3.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:246$346: \sigmoid_h1.add_sub_inst3.exp_equalizer.mantisa [10:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h1.\add_sub_inst3.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:245$342: \sigmoid_h1.add_sub_inst3.exp_equalizer.mantisa [9:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h1.\add_sub_inst3.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:244$338: \sigmoid_h1.add_sub_inst3.exp_equalizer.mantisa [8:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h1.\add_sub_inst3.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:243$334: \sigmoid_h1.add_sub_inst3.exp_equalizer.mantisa [7:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h1.\add_sub_inst3.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:242$330: \sigmoid_h1.add_sub_inst3.exp_equalizer.mantisa [6:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h1.\add_sub_inst3.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:241$326: \sigmoid_h1.add_sub_inst3.exp_equalizer.mantisa [5:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h1.\add_sub_inst3.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:240$322: \sigmoid_h1.add_sub_inst3.exp_equalizer.mantisa [4:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h1.\add_sub_inst2.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:262$410: { \sigmoid_h1.add_sub_inst2.exp_equalizer.mantisa [25:3] \sigmoid_h1.add_sub_inst2.hd_bit_b }
    New input vector for $reduce_or cell $flatten\sigmoid_h1.\add_sub_inst2.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:261$406: \sigmoid_h1.add_sub_inst2.exp_equalizer.mantisa [25:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h1.\add_sub_inst2.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:260$402: \sigmoid_h1.add_sub_inst2.exp_equalizer.mantisa [24:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h1.\add_sub_inst2.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:259$398: \sigmoid_h1.add_sub_inst2.exp_equalizer.mantisa [23:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h1.\add_sub_inst2.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:258$394: \sigmoid_h1.add_sub_inst2.exp_equalizer.mantisa [22:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h1.\add_sub_inst2.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:257$390: \sigmoid_h1.add_sub_inst2.exp_equalizer.mantisa [21:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h1.\add_sub_inst2.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:256$386: \sigmoid_h1.add_sub_inst2.exp_equalizer.mantisa [20:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h1.\add_sub_inst2.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:255$382: \sigmoid_h1.add_sub_inst2.exp_equalizer.mantisa [19:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h1.\add_sub_inst2.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:254$378: \sigmoid_h1.add_sub_inst2.exp_equalizer.mantisa [18:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h1.\add_sub_inst2.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:253$374: \sigmoid_h1.add_sub_inst2.exp_equalizer.mantisa [17:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h1.\add_sub_inst2.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:252$370: \sigmoid_h1.add_sub_inst2.exp_equalizer.mantisa [16:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h1.\add_sub_inst2.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:251$366: \sigmoid_h1.add_sub_inst2.exp_equalizer.mantisa [15:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h1.\add_sub_inst2.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:250$362: \sigmoid_h1.add_sub_inst2.exp_equalizer.mantisa [14:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h1.\add_sub_inst2.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:249$358: \sigmoid_h1.add_sub_inst2.exp_equalizer.mantisa [13:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h1.\add_sub_inst2.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:248$354: \sigmoid_h1.add_sub_inst2.exp_equalizer.mantisa [12:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h1.\add_sub_inst2.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:247$350: \sigmoid_h1.add_sub_inst2.exp_equalizer.mantisa [11:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h1.\add_sub_inst2.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:246$346: \sigmoid_h1.add_sub_inst2.exp_equalizer.mantisa [10:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h1.\add_sub_inst2.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:245$342: \sigmoid_h1.add_sub_inst2.exp_equalizer.mantisa [9:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h1.\add_sub_inst2.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:244$338: \sigmoid_h1.add_sub_inst2.exp_equalizer.mantisa [8:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h1.\add_sub_inst2.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:243$334: \sigmoid_h1.add_sub_inst2.exp_equalizer.mantisa [7:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h1.\add_sub_inst2.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:242$330: \sigmoid_h1.add_sub_inst2.exp_equalizer.mantisa [6:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h1.\add_sub_inst2.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:241$326: \sigmoid_h1.add_sub_inst2.exp_equalizer.mantisa [5:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h1.\add_sub_inst2.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:240$322: \sigmoid_h1.add_sub_inst2.exp_equalizer.mantisa [4:3]
    New input vector for $reduce_or cell $flatten\add_bias_1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:262$410: { \add_bias_1.hd_bit_b \add_bias_1.exp_equalizer.mantisa [25:3] }
    New input vector for $reduce_or cell $flatten\add_bias_1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:261$406: \add_bias_1.exp_equalizer.mantisa [25:3]
    New input vector for $reduce_or cell $flatten\add_bias_1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:260$402: \add_bias_1.exp_equalizer.mantisa [24:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h1.\add_sub_inst1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:262$410: { \sigmoid_h1.add_sub_inst1.exp_equalizer.mantisa [25:3] \sigmoid_h1.add_sub_inst1.hd_bit_b }
    New input vector for $reduce_or cell $flatten\sigmoid_h1.\add_sub_inst1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:261$406: \sigmoid_h1.add_sub_inst1.exp_equalizer.mantisa [25:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h1.\add_sub_inst1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:260$402: \sigmoid_h1.add_sub_inst1.exp_equalizer.mantisa [24:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h1.\add_sub_inst1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:259$398: \sigmoid_h1.add_sub_inst1.exp_equalizer.mantisa [23:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h1.\add_sub_inst1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:258$394: \sigmoid_h1.add_sub_inst1.exp_equalizer.mantisa [22:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h1.\add_sub_inst1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:257$390: \sigmoid_h1.add_sub_inst1.exp_equalizer.mantisa [21:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h1.\add_sub_inst1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:256$386: \sigmoid_h1.add_sub_inst1.exp_equalizer.mantisa [20:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h1.\add_sub_inst1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:255$382: \sigmoid_h1.add_sub_inst1.exp_equalizer.mantisa [19:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h1.\add_sub_inst1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:254$378: \sigmoid_h1.add_sub_inst1.exp_equalizer.mantisa [18:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h1.\add_sub_inst1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:253$374: \sigmoid_h1.add_sub_inst1.exp_equalizer.mantisa [17:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h1.\add_sub_inst1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:252$370: \sigmoid_h1.add_sub_inst1.exp_equalizer.mantisa [16:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h1.\add_sub_inst1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:251$366: \sigmoid_h1.add_sub_inst1.exp_equalizer.mantisa [15:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h1.\add_sub_inst1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:250$362: \sigmoid_h1.add_sub_inst1.exp_equalizer.mantisa [14:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h1.\add_sub_inst1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:249$358: \sigmoid_h1.add_sub_inst1.exp_equalizer.mantisa [13:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h1.\add_sub_inst1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:248$354: \sigmoid_h1.add_sub_inst1.exp_equalizer.mantisa [12:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h1.\add_sub_inst1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:247$350: \sigmoid_h1.add_sub_inst1.exp_equalizer.mantisa [11:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h1.\add_sub_inst1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:246$346: \sigmoid_h1.add_sub_inst1.exp_equalizer.mantisa [10:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h1.\add_sub_inst1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:245$342: \sigmoid_h1.add_sub_inst1.exp_equalizer.mantisa [9:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h1.\add_sub_inst1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:244$338: \sigmoid_h1.add_sub_inst1.exp_equalizer.mantisa [8:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h1.\add_sub_inst1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:243$334: \sigmoid_h1.add_sub_inst1.exp_equalizer.mantisa [7:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h1.\add_sub_inst1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:242$330: \sigmoid_h1.add_sub_inst1.exp_equalizer.mantisa [6:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h1.\add_sub_inst1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:241$326: \sigmoid_h1.add_sub_inst1.exp_equalizer.mantisa [5:3]
    New input vector for $reduce_or cell $flatten\sigmoid_h1.\add_sub_inst1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:240$322: \sigmoid_h1.add_sub_inst1.exp_equalizer.mantisa [4:3]
    New input vector for $reduce_or cell $flatten\add_bias_1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:259$398: \add_bias_1.exp_equalizer.mantisa [23:3]
    New input vector for $reduce_or cell $flatten\add_bias_1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:258$394: \add_bias_1.exp_equalizer.mantisa [22:3]
    New input vector for $reduce_or cell $flatten\add_bias_1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:257$390: \add_bias_1.exp_equalizer.mantisa [21:3]
    New input vector for $reduce_or cell $flatten\add_bias_1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:256$386: \add_bias_1.exp_equalizer.mantisa [20:3]
    New input vector for $reduce_or cell $flatten\add_bias_1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:255$382: \add_bias_1.exp_equalizer.mantisa [19:3]
    New input vector for $reduce_or cell $flatten\add_bias_1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:254$378: \add_bias_1.exp_equalizer.mantisa [18:3]
    New input vector for $reduce_or cell $flatten\add_bias_1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:253$374: \add_bias_1.exp_equalizer.mantisa [17:3]
    New input vector for $reduce_or cell $flatten\add_bias_1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:252$370: \add_bias_1.exp_equalizer.mantisa [16:3]
    New input vector for $reduce_or cell $flatten\add_bias_1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:251$366: \add_bias_1.exp_equalizer.mantisa [15:3]
    New input vector for $reduce_or cell $flatten\add_bias_1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:250$362: \add_bias_1.exp_equalizer.mantisa [14:3]
    New input vector for $reduce_or cell $flatten\add_bias_1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:249$358: \add_bias_1.exp_equalizer.mantisa [13:3]
    New input vector for $reduce_or cell $flatten\add_bias_1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:248$354: \add_bias_1.exp_equalizer.mantisa [12:3]
    New input vector for $reduce_or cell $flatten\add_bias_1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:247$350: \add_bias_1.exp_equalizer.mantisa [11:3]
    New input vector for $reduce_or cell $flatten\add_bias_1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:246$346: \add_bias_1.exp_equalizer.mantisa [10:3]
    New input vector for $reduce_or cell $flatten\add_bias_1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:245$342: \add_bias_1.exp_equalizer.mantisa [9:3]
    New input vector for $reduce_or cell $flatten\add_bias_1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:244$338: \add_bias_1.exp_equalizer.mantisa [8:3]
    New input vector for $reduce_or cell $flatten\add_bias_1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:243$334: \add_bias_1.exp_equalizer.mantisa [7:3]
    New input vector for $reduce_or cell $flatten\add_bias_1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:242$330: \add_bias_1.exp_equalizer.mantisa [6:3]
    New input vector for $reduce_or cell $flatten\add_bias_1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:241$326: \add_bias_1.exp_equalizer.mantisa [5:3]
    New input vector for $reduce_or cell $flatten\add_bias_1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:240$322: \add_bias_1.exp_equalizer.mantisa [4:3]
    New input vector for $reduce_or cell $flatten\mm_layer2.\add_c1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:262$410: { \mm_layer2.add_c1.exp_equalizer.mantisa [25:3] \mm_layer2.add_c1.hd_bit_b }
    New input vector for $reduce_or cell $flatten\mm_layer2.\add_c1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:261$406: \mm_layer2.add_c1.exp_equalizer.mantisa [25:3]
    New input vector for $reduce_or cell $flatten\mm_layer2.\add_c1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:260$402: \mm_layer2.add_c1.exp_equalizer.mantisa [24:3]
    New input vector for $reduce_or cell $flatten\mm_layer2.\add_c1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:259$398: \mm_layer2.add_c1.exp_equalizer.mantisa [23:3]
    New input vector for $reduce_or cell $flatten\mm_layer2.\add_c1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:258$394: \mm_layer2.add_c1.exp_equalizer.mantisa [22:3]
    New input vector for $reduce_or cell $flatten\mm_layer2.\add_c1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:257$390: \mm_layer2.add_c1.exp_equalizer.mantisa [21:3]
    New input vector for $reduce_or cell $flatten\mm_layer2.\add_c1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:256$386: \mm_layer2.add_c1.exp_equalizer.mantisa [20:3]
    New input vector for $reduce_or cell $flatten\mm_layer2.\add_c1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:255$382: \mm_layer2.add_c1.exp_equalizer.mantisa [19:3]
    New input vector for $reduce_or cell $flatten\mm_layer2.\add_c1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:254$378: \mm_layer2.add_c1.exp_equalizer.mantisa [18:3]
    New input vector for $reduce_or cell $flatten\mm_layer2.\add_c1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:253$374: \mm_layer2.add_c1.exp_equalizer.mantisa [17:3]
    New input vector for $reduce_or cell $flatten\mm_layer2.\add_c1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:252$370: \mm_layer2.add_c1.exp_equalizer.mantisa [16:3]
    New input vector for $reduce_or cell $flatten\mm_layer2.\add_c1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:251$366: \mm_layer2.add_c1.exp_equalizer.mantisa [15:3]
    New input vector for $reduce_or cell $flatten\mm_layer2.\add_c1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:250$362: \mm_layer2.add_c1.exp_equalizer.mantisa [14:3]
    New input vector for $reduce_or cell $flatten\mm_layer2.\add_c1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:249$358: \mm_layer2.add_c1.exp_equalizer.mantisa [13:3]
    New input vector for $reduce_or cell $flatten\mm_layer2.\add_c1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:248$354: \mm_layer2.add_c1.exp_equalizer.mantisa [12:3]
    New input vector for $reduce_or cell $flatten\mm_layer2.\add_c1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:247$350: \mm_layer2.add_c1.exp_equalizer.mantisa [11:3]
    New input vector for $reduce_or cell $flatten\mm_layer2.\add_c1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:246$346: \mm_layer2.add_c1.exp_equalizer.mantisa [10:3]
    New input vector for $reduce_or cell $flatten\mm_layer2.\add_c1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:245$342: \mm_layer2.add_c1.exp_equalizer.mantisa [9:3]
    New input vector for $reduce_or cell $flatten\mm_layer2.\add_c1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:244$338: \mm_layer2.add_c1.exp_equalizer.mantisa [8:3]
    New input vector for $reduce_or cell $flatten\mm_layer2.\add_c1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:243$334: \mm_layer2.add_c1.exp_equalizer.mantisa [7:3]
    New input vector for $reduce_or cell $flatten\mm_layer2.\add_c1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:242$330: \mm_layer2.add_c1.exp_equalizer.mantisa [6:3]
    New input vector for $reduce_or cell $flatten\mm_layer2.\add_c1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:241$326: \mm_layer2.add_c1.exp_equalizer.mantisa [5:3]
    New input vector for $reduce_or cell $flatten\mm_layer2.\add_c1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:240$322: \mm_layer2.add_c1.exp_equalizer.mantisa [4:3]
    New input vector for $reduce_or cell $flatten\mm_layer1.\add_c2.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:262$410: { \mm_layer1.add_c2.exp_equalizer.mantisa [25:3] \mm_layer1.add_c2.hd_bit_b }
    New input vector for $reduce_or cell $flatten\mm_layer1.\add_c2.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:261$406: \mm_layer1.add_c2.exp_equalizer.mantisa [25:3]
    New input vector for $reduce_or cell $flatten\mm_layer1.\add_c2.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:260$402: \mm_layer1.add_c2.exp_equalizer.mantisa [24:3]
    New input vector for $reduce_or cell $flatten\mm_layer1.\add_c2.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:259$398: \mm_layer1.add_c2.exp_equalizer.mantisa [23:3]
    New input vector for $reduce_or cell $flatten\mm_layer1.\add_c2.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:258$394: \mm_layer1.add_c2.exp_equalizer.mantisa [22:3]
    New input vector for $reduce_or cell $flatten\mm_layer1.\add_c2.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:257$390: \mm_layer1.add_c2.exp_equalizer.mantisa [21:3]
    New input vector for $reduce_or cell $flatten\mm_layer1.\add_c2.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:256$386: \mm_layer1.add_c2.exp_equalizer.mantisa [20:3]
    New input vector for $reduce_or cell $flatten\mm_layer1.\add_c2.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:255$382: \mm_layer1.add_c2.exp_equalizer.mantisa [19:3]
    New input vector for $reduce_or cell $flatten\mm_layer1.\add_c2.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:254$378: \mm_layer1.add_c2.exp_equalizer.mantisa [18:3]
    New input vector for $reduce_or cell $flatten\mm_layer1.\add_c2.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:253$374: \mm_layer1.add_c2.exp_equalizer.mantisa [17:3]
    New input vector for $reduce_or cell $flatten\mm_layer1.\add_c2.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:252$370: \mm_layer1.add_c2.exp_equalizer.mantisa [16:3]
    New input vector for $reduce_or cell $flatten\mm_layer1.\add_c2.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:251$366: \mm_layer1.add_c2.exp_equalizer.mantisa [15:3]
    New input vector for $reduce_or cell $flatten\mm_layer1.\add_c2.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:250$362: \mm_layer1.add_c2.exp_equalizer.mantisa [14:3]
    New input vector for $reduce_or cell $flatten\mm_layer1.\add_c2.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:249$358: \mm_layer1.add_c2.exp_equalizer.mantisa [13:3]
    New input vector for $reduce_or cell $flatten\mm_layer1.\add_c2.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:248$354: \mm_layer1.add_c2.exp_equalizer.mantisa [12:3]
    New input vector for $reduce_or cell $flatten\mm_layer1.\add_c2.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:247$350: \mm_layer1.add_c2.exp_equalizer.mantisa [11:3]
    New input vector for $reduce_or cell $flatten\mm_layer1.\add_c2.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:246$346: \mm_layer1.add_c2.exp_equalizer.mantisa [10:3]
    New input vector for $reduce_or cell $flatten\mm_layer1.\add_c2.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:245$342: \mm_layer1.add_c2.exp_equalizer.mantisa [9:3]
    New input vector for $reduce_or cell $flatten\mm_layer1.\add_c2.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:244$338: \mm_layer1.add_c2.exp_equalizer.mantisa [8:3]
    New input vector for $reduce_or cell $flatten\mm_layer1.\add_c2.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:243$334: \mm_layer1.add_c2.exp_equalizer.mantisa [7:3]
    New input vector for $reduce_or cell $flatten\mm_layer1.\add_c2.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:242$330: \mm_layer1.add_c2.exp_equalizer.mantisa [6:3]
    New input vector for $reduce_or cell $flatten\mm_layer1.\add_c2.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:241$326: \mm_layer1.add_c2.exp_equalizer.mantisa [5:3]
    New input vector for $reduce_or cell $flatten\mm_layer1.\add_c2.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:240$322: \mm_layer1.add_c2.exp_equalizer.mantisa [4:3]
    New input vector for $reduce_or cell $flatten\mm_layer1.\add_c1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:262$410: { \mm_layer1.add_c1.exp_equalizer.mantisa [25:3] \mm_layer1.add_c1.hd_bit_b }
    New input vector for $reduce_or cell $flatten\mm_layer1.\add_c1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:261$406: \mm_layer1.add_c1.exp_equalizer.mantisa [25:3]
    New input vector for $reduce_or cell $flatten\mm_layer1.\add_c1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:260$402: \mm_layer1.add_c1.exp_equalizer.mantisa [24:3]
    New input vector for $reduce_or cell $flatten\mm_layer1.\add_c1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:259$398: \mm_layer1.add_c1.exp_equalizer.mantisa [23:3]
    New input vector for $reduce_or cell $flatten\mm_layer1.\add_c1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:258$394: \mm_layer1.add_c1.exp_equalizer.mantisa [22:3]
    New input vector for $reduce_or cell $flatten\mm_layer1.\add_c1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:257$390: \mm_layer1.add_c1.exp_equalizer.mantisa [21:3]
    New input vector for $reduce_or cell $flatten\mm_layer1.\add_c1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:256$386: \mm_layer1.add_c1.exp_equalizer.mantisa [20:3]
    New input vector for $reduce_or cell $flatten\mm_layer1.\add_c1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:255$382: \mm_layer1.add_c1.exp_equalizer.mantisa [19:3]
    New input vector for $reduce_or cell $flatten\mm_layer1.\add_c1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:254$378: \mm_layer1.add_c1.exp_equalizer.mantisa [18:3]
    New input vector for $reduce_or cell $flatten\mm_layer1.\add_c1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:253$374: \mm_layer1.add_c1.exp_equalizer.mantisa [17:3]
    New input vector for $reduce_or cell $flatten\mm_layer1.\add_c1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:252$370: \mm_layer1.add_c1.exp_equalizer.mantisa [16:3]
    New input vector for $reduce_or cell $flatten\mm_layer1.\add_c1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:251$366: \mm_layer1.add_c1.exp_equalizer.mantisa [15:3]
    New input vector for $reduce_or cell $flatten\mm_layer1.\add_c1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:250$362: \mm_layer1.add_c1.exp_equalizer.mantisa [14:3]
    New input vector for $reduce_or cell $flatten\mm_layer1.\add_c1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:249$358: \mm_layer1.add_c1.exp_equalizer.mantisa [13:3]
    New input vector for $reduce_or cell $flatten\mm_layer1.\add_c1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:248$354: \mm_layer1.add_c1.exp_equalizer.mantisa [12:3]
    New input vector for $reduce_or cell $flatten\mm_layer1.\add_c1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:247$350: \mm_layer1.add_c1.exp_equalizer.mantisa [11:3]
    New input vector for $reduce_or cell $flatten\mm_layer1.\add_c1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:246$346: \mm_layer1.add_c1.exp_equalizer.mantisa [10:3]
    New input vector for $reduce_or cell $flatten\mm_layer1.\add_c1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:245$342: \mm_layer1.add_c1.exp_equalizer.mantisa [9:3]
    New input vector for $reduce_or cell $flatten\mm_layer1.\add_c1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:244$338: \mm_layer1.add_c1.exp_equalizer.mantisa [8:3]
    New input vector for $reduce_or cell $flatten\mm_layer1.\add_c1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:243$334: \mm_layer1.add_c1.exp_equalizer.mantisa [7:3]
    New input vector for $reduce_or cell $flatten\mm_layer1.\add_c1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:242$330: \mm_layer1.add_c1.exp_equalizer.mantisa [6:3]
    New input vector for $reduce_or cell $flatten\mm_layer1.\add_c1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:241$326: \mm_layer1.add_c1.exp_equalizer.mantisa [5:3]
    New input vector for $reduce_or cell $flatten\mm_layer1.\add_c1.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:240$322: \mm_layer1.add_c1.exp_equalizer.mantisa [4:3]
    New input vector for $reduce_or cell $flatten\add_bias_3.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:262$410: { \add_bias_3.hd_bit_b \add_bias_3.exp_equalizer.mantisa [25:3] }
    New input vector for $reduce_or cell $flatten\add_bias_3.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:261$406: \add_bias_3.exp_equalizer.mantisa [25:3]
    New input vector for $reduce_or cell $flatten\add_bias_3.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:260$402: \add_bias_3.exp_equalizer.mantisa [24:3]
    New input vector for $reduce_or cell $flatten\add_bias_3.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:259$398: \add_bias_3.exp_equalizer.mantisa [23:3]
    New input vector for $reduce_or cell $flatten\add_bias_3.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:258$394: \add_bias_3.exp_equalizer.mantisa [22:3]
    New input vector for $reduce_or cell $flatten\add_bias_3.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:257$390: \add_bias_3.exp_equalizer.mantisa [21:3]
    New input vector for $reduce_or cell $flatten\add_bias_3.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:256$386: \add_bias_3.exp_equalizer.mantisa [20:3]
    New input vector for $reduce_or cell $flatten\add_bias_3.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:255$382: \add_bias_3.exp_equalizer.mantisa [19:3]
    New input vector for $reduce_or cell $flatten\add_bias_3.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:254$378: \add_bias_3.exp_equalizer.mantisa [18:3]
    New input vector for $reduce_or cell $flatten\add_bias_3.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:253$374: \add_bias_3.exp_equalizer.mantisa [17:3]
    New input vector for $reduce_or cell $flatten\add_bias_3.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:252$370: \add_bias_3.exp_equalizer.mantisa [16:3]
    New input vector for $reduce_or cell $flatten\add_bias_3.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:251$366: \add_bias_3.exp_equalizer.mantisa [15:3]
    New input vector for $reduce_or cell $flatten\add_bias_3.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:250$362: \add_bias_3.exp_equalizer.mantisa [14:3]
    New input vector for $reduce_or cell $flatten\add_bias_3.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:249$358: \add_bias_3.exp_equalizer.mantisa [13:3]
    New input vector for $reduce_or cell $flatten\add_bias_3.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:248$354: \add_bias_3.exp_equalizer.mantisa [12:3]
    New input vector for $reduce_or cell $flatten\add_bias_3.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:247$350: \add_bias_3.exp_equalizer.mantisa [11:3]
    New input vector for $reduce_or cell $flatten\add_bias_3.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:246$346: \add_bias_3.exp_equalizer.mantisa [10:3]
    New input vector for $reduce_or cell $flatten\add_bias_3.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:245$342: \add_bias_3.exp_equalizer.mantisa [9:3]
    New input vector for $reduce_or cell $flatten\add_bias_3.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:244$338: \add_bias_3.exp_equalizer.mantisa [8:3]
    New input vector for $reduce_or cell $flatten\add_bias_3.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:243$334: \add_bias_3.exp_equalizer.mantisa [7:3]
    New input vector for $reduce_or cell $flatten\add_bias_3.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:242$330: \add_bias_3.exp_equalizer.mantisa [6:3]
    New input vector for $reduce_or cell $flatten\add_bias_3.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:241$326: \add_bias_3.exp_equalizer.mantisa [5:3]
    New input vector for $reduce_or cell $flatten\add_bias_3.\exp_equalizer.$reduce_or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:240$322: \add_bias_3.exp_equalizer.mantisa [4:3]
  Optimizing cells in module \NN.
Performed a total of 483 changes.

28. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\NN'.
<suppressed ~2268 debug messages>
Removed a total of 756 cells.

29. Executing OPT_DFF pass (perform DFF optimizations).

30. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \NN..
Removed 0 unused cells and 1537 unused wires.
<suppressed ~139 debug messages>

31. Executing OPT_EXPR pass (perform const folding).
Optimizing module NN.

32. Rerunning OPT passes. (Maybe there is more to doâ€¦)

33. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \NN..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1631 debug messages>

34. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \NN.
Performed a total of 0 changes.

35. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\NN'.
Removed a total of 0 cells.

36. Executing OPT_DFF pass (perform DFF optimizations).

37. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \NN..

38. Executing OPT_EXPR pass (perform const folding).
Optimizing module NN.

39. Executing FSM pass (extract and optimize FSM).

39.1. Executing FSM_DETECT pass (finding FSMs in design).

39.2. Executing FSM_EXTRACT pass (extracting FSM from design).

39.3. Executing FSM_OPT pass (simple optimizations of FSMs).

39.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \NN..

39.5. Executing FSM_OPT pass (simple optimizations of FSMs).

39.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

39.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

39.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

40. Executing OPT_EXPR pass (perform const folding).
Optimizing module NN.

41. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\NN'.
Removed a total of 0 cells.

42. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \NN..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1631 debug messages>

43. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \NN.
Performed a total of 0 changes.

44. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\NN'.
Removed a total of 0 cells.

45. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$1063 ($adff) from module NN (D = $0\cycle_counter[5:0], Q = \cycle_counter).
Adding EN signal on $procdff$1058 ($adff) from module NN (D = $0\ready[0:0], Q = \ready).
Adding EN signal on $flatten\sigmoid_out.\div_inst2.\sign_z_ff.\genblock.dff.$procdff$1128 ($adff) from module NN (D = \sigmoid_out.div_inst2.sign_z_ff.din, Q = \sigmoid_out.div_inst2.sign_z_ff.genblock.dff.dout).
Adding EN signal on $flatten\sigmoid_out.\div_inst2.\sexp_z_ff.\genblock.dff.$procdff$1113 ($adff) from module NN (D = { \sigmoid_out.div_inst2.sexp_z_ff.din [9:6] \sigmoid_out.div_inst2.sexp_quot [5:0] }, Q = \sigmoid_out.div_inst2.sexp_z_ff.genblock.dff.dout).
Adding EN signal on $flatten\sigmoid_out.\div_inst2.\rem_z_ff.\genblock.dff.$procdff$1133 ($adff) from module NN (D = \sigmoid_out.div_inst2.rem_z_ff.din, Q = \sigmoid_out.div_inst2.rem_z_ff.genblock.dff.dout).
Adding EN signal on $flatten\sigmoid_out.\div_inst2.\not_zero_rem_z_ff.\genblock.dff.$procdff$1128 ($adff) from module NN (D = \sigmoid_out.div_inst2.not_zero_rem_z_ff.din, Q = \sigmoid_out.div_inst2.not_zero_rem_z_ff.genblock.dff.dout).
Adding EN signal on $flatten\sigmoid_out.\div_inst2.\mantx_z_ff.\genblock.dff.$procdff$1133 ($adff) from module NN (D = \sigmoid_out.div_inst2.mantx_z_ff.din, Q = \sigmoid_out.div_inst2.mantx_z_ff.genblock.dff.dout).
Adding EN signal on $flatten\sigmoid_out.\div_inst2.\mant_b_z_ff.\genblock.dff.$procdff$1123 ($adff) from module NN (D = \sigmoid_out.div_inst2.mant_b_z_ff.din, Q = \sigmoid_out.div_inst2.mant_b_z_ff.genblock.dff.dout).
Adding EN signal on $flatten\sigmoid_out.\div_inst2.\major_exc_z_ff.\genblock.dff.$procdff$1128 ($adff) from module NN (D = \sigmoid_out.div_inst2.major_exc_z_ff.din, Q = \sigmoid_out.div_inst2.major_exc_z_ff.genblock.dff.dout).
Adding EN signal on $flatten\sigmoid_out.\div_inst2.\is_zero_z_ff.\genblock.dff.$procdff$1128 ($adff) from module NN (D = \sigmoid_out.div_inst2.is_zero_z_ff.din, Q = \sigmoid_out.div_inst2.is_zero_z_ff.genblock.dff.dout).
Adding EN signal on $flatten\sigmoid_out.\div_inst2.\is_inf_z_ff.\genblock.dff.$procdff$1128 ($adff) from module NN (D = \sigmoid_out.div_inst2.is_inf_z_ff.din, Q = \sigmoid_out.div_inst2.is_inf_z_ff.genblock.dff.dout).
Adding EN signal on $flatten\sigmoid_out.\div_inst2.\is_NaN_z_ff.\genblock.dff.$procdff$1128 ($adff) from module NN (D = \sigmoid_out.div_inst2.is_NaN_z_ff.din, Q = \sigmoid_out.div_inst2.is_NaN_z_ff.genblock.dff.dout).
Adding EN signal on $flatten\sigmoid_out.\div_inst2.\cycle_num_ff.\genblock.dff.$procdff$1138 ($adff) from module NN (D = \sigmoid_out.div_inst2.cycle_num_ff.din, Q = \sigmoid_out.div_inst2.cycle_num_ff.genblock.dff.dout).
Adding EN signal on $flatten\sigmoid_out.\div_inst1.\sign_z_ff.\genblock.dff.$procdff$1128 ($adff) from module NN (D = \sigmoid_out.div_inst1.sign_z_ff.din, Q = \sigmoid_out.div_inst1.sign_z_ff.genblock.dff.dout).
Adding EN signal on $flatten\sigmoid_out.\div_inst1.\sexp_z_ff.\genblock.dff.$procdff$1113 ($adff) from module NN (D = { \sigmoid_out.div_inst1.sexp_z_ff.din [9:6] \sigmoid_out.div_inst1.sexp_quot [5:0] }, Q = \sigmoid_out.div_inst1.sexp_z_ff.genblock.dff.dout).
Adding EN signal on $flatten\sigmoid_out.\div_inst1.\rem_z_ff.\genblock.dff.$procdff$1133 ($adff) from module NN (D = \sigmoid_out.div_inst1.rem_z_ff.din, Q = \sigmoid_out.div_inst1.rem_z_ff.genblock.dff.dout).
Adding EN signal on $flatten\sigmoid_out.\div_inst1.\not_zero_rem_z_ff.\genblock.dff.$procdff$1128 ($adff) from module NN (D = \sigmoid_out.div_inst1.not_zero_rem_z_ff.din, Q = \sigmoid_out.div_inst1.not_zero_rem_z_ff.genblock.dff.dout).
Adding EN signal on $flatten\sigmoid_out.\div_inst1.\mantx_z_ff.\genblock.dff.$procdff$1133 ($adff) from module NN (D = \sigmoid_out.div_inst1.mantx_z_ff.din, Q = \sigmoid_out.div_inst1.mantx_z_ff.genblock.dff.dout).
Adding EN signal on $flatten\sigmoid_out.\div_inst1.\mant_b_z_ff.\genblock.dff.$procdff$1123 ($adff) from module NN (D = \sigmoid_out.div_inst1.mant_b_z_ff.din, Q = \sigmoid_out.div_inst1.mant_b_z_ff.genblock.dff.dout).
Adding EN signal on $flatten\sigmoid_out.\div_inst1.\major_exc_z_ff.\genblock.dff.$procdff$1128 ($adff) from module NN (D = \sigmoid_out.div_inst1.major_exc_z_ff.din, Q = \sigmoid_out.div_inst1.major_exc_z_ff.genblock.dff.dout).
Adding EN signal on $flatten\sigmoid_out.\div_inst1.\is_zero_z_ff.\genblock.dff.$procdff$1128 ($adff) from module NN (D = \sigmoid_out.div_inst1.is_zero_z_ff.din, Q = \sigmoid_out.div_inst1.is_zero_z_ff.genblock.dff.dout).
Adding EN signal on $flatten\sigmoid_out.\div_inst1.\is_inf_z_ff.\genblock.dff.$procdff$1128 ($adff) from module NN (D = \sigmoid_out.div_inst1.is_inf_z_ff.din, Q = \sigmoid_out.div_inst1.is_inf_z_ff.genblock.dff.dout).
Adding EN signal on $flatten\sigmoid_out.\div_inst1.\is_NaN_z_ff.\genblock.dff.$procdff$1128 ($adff) from module NN (D = \sigmoid_out.div_inst1.is_NaN_z_ff.din, Q = \sigmoid_out.div_inst1.is_NaN_z_ff.genblock.dff.dout).
Adding EN signal on $flatten\sigmoid_out.\div_inst1.\cycle_num_ff.\genblock.dff.$procdff$1138 ($adff) from module NN (D = \sigmoid_out.div_inst1.cycle_num_ff.din, Q = \sigmoid_out.div_inst1.cycle_num_ff.genblock.dff.dout).
Adding EN signal on $flatten\sigmoid_out.$procdff$1108 ($adff) from module NN (D = $flatten\sigmoid_out.$0\div_inst2_in_valid_counter[1:0], Q = \sigmoid_out.div_inst2_in_valid_counter).
Adding EN signal on $flatten\sigmoid_out.$procdff$1103 ($adff) from module NN (D = $flatten\sigmoid_out.$0\div_inst1_in_valid_counter[1:0], Q = \sigmoid_out.div_inst1_in_valid_counter).
Adding EN signal on $flatten\sigmoid_out.$procdff$1098 ($adff) from module NN (D = \sigmoid_out.in_x, Q = \sigmoid_out.in_x_reg).
Adding EN signal on $flatten\sigmoid_out.$procdff$1093 ($adff) from module NN (D = $flatten\sigmoid_out.$0\div_inst2_in_valid[0:0], Q = \sigmoid_out.div_inst2_in_valid).
Adding EN signal on $flatten\sigmoid_out.$procdff$1088 ($adff) from module NN (D = $flatten\sigmoid_out.$0\div_inst1_in_valid[0:0], Q = \sigmoid_out.div_inst1_in_valid).
Adding EN signal on $flatten\sigmoid_out.$procdff$1083 ($adff) from module NN (D = \sigmoid_out.x_div_one_plus_x, Q = \sigmoid_out.x_div_one_plus_x_reg).
Adding EN signal on $flatten\sigmoid_out.$procdff$1078 ($adff) from module NN (D = \sigmoid_out.x_div_one_minus_x, Q = \sigmoid_out.x_div_one_minus_x_reg).
Adding EN signal on $flatten\sigmoid_h2.\div_inst2.\sign_z_ff.\genblock.dff.$procdff$1128 ($adff) from module NN (D = \sigmoid_h2.div_inst2.sign_z_ff.din, Q = \sigmoid_h2.div_inst2.sign_z_ff.genblock.dff.dout).
Adding EN signal on $flatten\sigmoid_h2.\div_inst2.\sexp_z_ff.\genblock.dff.$procdff$1113 ($adff) from module NN (D = { \sigmoid_h2.div_inst2.sexp_z_ff.din [9:6] \sigmoid_h2.div_inst2.sexp_quot [5:0] }, Q = \sigmoid_h2.div_inst2.sexp_z_ff.genblock.dff.dout).
Adding EN signal on $flatten\sigmoid_h2.\div_inst2.\rem_z_ff.\genblock.dff.$procdff$1133 ($adff) from module NN (D = \sigmoid_h2.div_inst2.rem_z_ff.din, Q = \sigmoid_h2.div_inst2.rem_z_ff.genblock.dff.dout).
Adding EN signal on $flatten\sigmoid_h2.\div_inst2.\not_zero_rem_z_ff.\genblock.dff.$procdff$1128 ($adff) from module NN (D = \sigmoid_h2.div_inst2.not_zero_rem_z_ff.din, Q = \sigmoid_h2.div_inst2.not_zero_rem_z_ff.genblock.dff.dout).
Adding EN signal on $flatten\sigmoid_h2.\div_inst2.\mantx_z_ff.\genblock.dff.$procdff$1133 ($adff) from module NN (D = \sigmoid_h2.div_inst2.mantx_z_ff.din, Q = \sigmoid_h2.div_inst2.mantx_z_ff.genblock.dff.dout).
Adding EN signal on $flatten\sigmoid_h2.\div_inst2.\mant_b_z_ff.\genblock.dff.$procdff$1123 ($adff) from module NN (D = \sigmoid_h2.div_inst2.mant_b_z_ff.din, Q = \sigmoid_h2.div_inst2.mant_b_z_ff.genblock.dff.dout).
Adding EN signal on $flatten\sigmoid_h2.\div_inst2.\major_exc_z_ff.\genblock.dff.$procdff$1128 ($adff) from module NN (D = \sigmoid_h2.div_inst2.major_exc_z_ff.din, Q = \sigmoid_h2.div_inst2.major_exc_z_ff.genblock.dff.dout).
Adding EN signal on $flatten\sigmoid_h2.\div_inst2.\is_zero_z_ff.\genblock.dff.$procdff$1128 ($adff) from module NN (D = \sigmoid_h2.div_inst2.is_zero_z_ff.din, Q = \sigmoid_h2.div_inst2.is_zero_z_ff.genblock.dff.dout).
Adding EN signal on $flatten\sigmoid_h2.\div_inst2.\is_inf_z_ff.\genblock.dff.$procdff$1128 ($adff) from module NN (D = \sigmoid_h2.div_inst2.is_inf_z_ff.din, Q = \sigmoid_h2.div_inst2.is_inf_z_ff.genblock.dff.dout).
Adding EN signal on $flatten\sigmoid_h2.\div_inst2.\is_NaN_z_ff.\genblock.dff.$procdff$1128 ($adff) from module NN (D = \sigmoid_h2.div_inst2.is_NaN_z_ff.din, Q = \sigmoid_h2.div_inst2.is_NaN_z_ff.genblock.dff.dout).
Adding EN signal on $flatten\sigmoid_h2.\div_inst2.\cycle_num_ff.\genblock.dff.$procdff$1138 ($adff) from module NN (D = \sigmoid_h2.div_inst2.cycle_num_ff.din, Q = \sigmoid_h2.div_inst2.cycle_num_ff.genblock.dff.dout).
Adding EN signal on $flatten\sigmoid_h2.\div_inst1.\sign_z_ff.\genblock.dff.$procdff$1128 ($adff) from module NN (D = \sigmoid_h2.div_inst1.sign_z_ff.din, Q = \sigmoid_h2.div_inst1.sign_z_ff.genblock.dff.dout).
Adding EN signal on $flatten\sigmoid_h2.\div_inst1.\sexp_z_ff.\genblock.dff.$procdff$1113 ($adff) from module NN (D = { \sigmoid_h2.div_inst1.sexp_z_ff.din [9:6] \sigmoid_h2.div_inst1.sexp_quot [5:0] }, Q = \sigmoid_h2.div_inst1.sexp_z_ff.genblock.dff.dout).
Adding EN signal on $flatten\sigmoid_h2.\div_inst1.\rem_z_ff.\genblock.dff.$procdff$1133 ($adff) from module NN (D = \sigmoid_h2.div_inst1.rem_z_ff.din, Q = \sigmoid_h2.div_inst1.rem_z_ff.genblock.dff.dout).
Adding EN signal on $flatten\sigmoid_h2.\div_inst1.\not_zero_rem_z_ff.\genblock.dff.$procdff$1128 ($adff) from module NN (D = \sigmoid_h2.div_inst1.not_zero_rem_z_ff.din, Q = \sigmoid_h2.div_inst1.not_zero_rem_z_ff.genblock.dff.dout).
Adding EN signal on $flatten\sigmoid_h2.\div_inst1.\mantx_z_ff.\genblock.dff.$procdff$1133 ($adff) from module NN (D = \sigmoid_h2.div_inst1.mantx_z_ff.din, Q = \sigmoid_h2.div_inst1.mantx_z_ff.genblock.dff.dout).
Adding EN signal on $flatten\sigmoid_h2.\div_inst1.\mant_b_z_ff.\genblock.dff.$procdff$1123 ($adff) from module NN (D = \sigmoid_h2.div_inst1.mant_b_z_ff.din, Q = \sigmoid_h2.div_inst1.mant_b_z_ff.genblock.dff.dout).
Adding EN signal on $flatten\sigmoid_h2.\div_inst1.\major_exc_z_ff.\genblock.dff.$procdff$1128 ($adff) from module NN (D = \sigmoid_h2.div_inst1.major_exc_z_ff.din, Q = \sigmoid_h2.div_inst1.major_exc_z_ff.genblock.dff.dout).
Adding EN signal on $flatten\sigmoid_h2.\div_inst1.\is_zero_z_ff.\genblock.dff.$procdff$1128 ($adff) from module NN (D = \sigmoid_h2.div_inst1.is_zero_z_ff.din, Q = \sigmoid_h2.div_inst1.is_zero_z_ff.genblock.dff.dout).
Adding EN signal on $flatten\sigmoid_h2.\div_inst1.\is_inf_z_ff.\genblock.dff.$procdff$1128 ($adff) from module NN (D = \sigmoid_h2.div_inst1.is_inf_z_ff.din, Q = \sigmoid_h2.div_inst1.is_inf_z_ff.genblock.dff.dout).
Adding EN signal on $flatten\sigmoid_h2.\div_inst1.\is_NaN_z_ff.\genblock.dff.$procdff$1128 ($adff) from module NN (D = \sigmoid_h2.div_inst1.is_NaN_z_ff.din, Q = \sigmoid_h2.div_inst1.is_NaN_z_ff.genblock.dff.dout).
Adding EN signal on $flatten\sigmoid_h2.\div_inst1.\cycle_num_ff.\genblock.dff.$procdff$1138 ($adff) from module NN (D = \sigmoid_h2.div_inst1.cycle_num_ff.din, Q = \sigmoid_h2.div_inst1.cycle_num_ff.genblock.dff.dout).
Adding EN signal on $flatten\sigmoid_h2.$procdff$1108 ($adff) from module NN (D = $flatten\sigmoid_h2.$0\div_inst2_in_valid_counter[1:0], Q = \sigmoid_h2.div_inst2_in_valid_counter).
Adding EN signal on $flatten\sigmoid_h2.$procdff$1103 ($adff) from module NN (D = $flatten\sigmoid_h2.$0\div_inst1_in_valid_counter[1:0], Q = \sigmoid_h2.div_inst1_in_valid_counter).
Adding EN signal on $flatten\sigmoid_h2.$procdff$1098 ($adff) from module NN (D = \sigmoid_h2.in_x, Q = \sigmoid_h2.in_x_reg).
Adding EN signal on $flatten\sigmoid_h2.$procdff$1093 ($adff) from module NN (D = $flatten\sigmoid_h2.$0\div_inst2_in_valid[0:0], Q = \sigmoid_h2.div_inst2_in_valid).
Adding EN signal on $flatten\sigmoid_h2.$procdff$1088 ($adff) from module NN (D = $flatten\sigmoid_h2.$0\div_inst1_in_valid[0:0], Q = \sigmoid_h2.div_inst1_in_valid).
Adding EN signal on $flatten\sigmoid_h2.$procdff$1083 ($adff) from module NN (D = \sigmoid_h2.x_div_one_plus_x, Q = \sigmoid_h2.x_div_one_plus_x_reg).
Adding EN signal on $flatten\sigmoid_h2.$procdff$1078 ($adff) from module NN (D = \sigmoid_h2.x_div_one_minus_x, Q = \sigmoid_h2.x_div_one_minus_x_reg).
Adding EN signal on $flatten\sigmoid_h1.\div_inst2.\sign_z_ff.\genblock.dff.$procdff$1128 ($adff) from module NN (D = \sigmoid_h1.div_inst2.sign_z_ff.din, Q = \sigmoid_h1.div_inst2.sign_z_ff.genblock.dff.dout).
Adding EN signal on $flatten\sigmoid_h1.\div_inst2.\sexp_z_ff.\genblock.dff.$procdff$1113 ($adff) from module NN (D = { \sigmoid_h1.div_inst2.sexp_z_ff.din [9:6] \sigmoid_h1.div_inst2.sexp_quot [5:0] }, Q = \sigmoid_h1.div_inst2.sexp_z_ff.genblock.dff.dout).
Adding EN signal on $flatten\sigmoid_h1.\div_inst2.\rem_z_ff.\genblock.dff.$procdff$1133 ($adff) from module NN (D = \sigmoid_h1.div_inst2.rem_z_ff.din, Q = \sigmoid_h1.div_inst2.rem_z_ff.genblock.dff.dout).
Adding EN signal on $flatten\sigmoid_h1.\div_inst2.\not_zero_rem_z_ff.\genblock.dff.$procdff$1128 ($adff) from module NN (D = \sigmoid_h1.div_inst2.not_zero_rem_z_ff.din, Q = \sigmoid_h1.div_inst2.not_zero_rem_z_ff.genblock.dff.dout).
Adding EN signal on $flatten\sigmoid_h1.\div_inst2.\mantx_z_ff.\genblock.dff.$procdff$1133 ($adff) from module NN (D = \sigmoid_h1.div_inst2.mantx_z_ff.din, Q = \sigmoid_h1.div_inst2.mantx_z_ff.genblock.dff.dout).
Adding EN signal on $flatten\sigmoid_h1.\div_inst2.\mant_b_z_ff.\genblock.dff.$procdff$1123 ($adff) from module NN (D = \sigmoid_h1.div_inst2.mant_b_z_ff.din, Q = \sigmoid_h1.div_inst2.mant_b_z_ff.genblock.dff.dout).
Adding EN signal on $flatten\sigmoid_h1.\div_inst2.\major_exc_z_ff.\genblock.dff.$procdff$1128 ($adff) from module NN (D = \sigmoid_h1.div_inst2.major_exc_z_ff.din, Q = \sigmoid_h1.div_inst2.major_exc_z_ff.genblock.dff.dout).
Adding EN signal on $flatten\sigmoid_h1.\div_inst2.\is_zero_z_ff.\genblock.dff.$procdff$1128 ($adff) from module NN (D = \sigmoid_h1.div_inst2.is_zero_z_ff.din, Q = \sigmoid_h1.div_inst2.is_zero_z_ff.genblock.dff.dout).
Adding EN signal on $flatten\sigmoid_h1.\div_inst2.\is_inf_z_ff.\genblock.dff.$procdff$1128 ($adff) from module NN (D = \sigmoid_h1.div_inst2.is_inf_z_ff.din, Q = \sigmoid_h1.div_inst2.is_inf_z_ff.genblock.dff.dout).
Adding EN signal on $flatten\sigmoid_h1.\div_inst2.\is_NaN_z_ff.\genblock.dff.$procdff$1128 ($adff) from module NN (D = \sigmoid_h1.div_inst2.is_NaN_z_ff.din, Q = \sigmoid_h1.div_inst2.is_NaN_z_ff.genblock.dff.dout).
Adding EN signal on $flatten\sigmoid_h1.\div_inst2.\cycle_num_ff.\genblock.dff.$procdff$1138 ($adff) from module NN (D = \sigmoid_h1.div_inst2.cycle_num_ff.din, Q = \sigmoid_h1.div_inst2.cycle_num_ff.genblock.dff.dout).
Adding EN signal on $flatten\sigmoid_h1.\div_inst1.\sign_z_ff.\genblock.dff.$procdff$1128 ($adff) from module NN (D = \sigmoid_h1.div_inst1.sign_z_ff.din, Q = \sigmoid_h1.div_inst1.sign_z_ff.genblock.dff.dout).
Adding EN signal on $flatten\sigmoid_h1.\div_inst1.\sexp_z_ff.\genblock.dff.$procdff$1113 ($adff) from module NN (D = { \sigmoid_h1.div_inst1.sexp_z_ff.din [9:6] \sigmoid_h1.div_inst1.sexp_quot [5:0] }, Q = \sigmoid_h1.div_inst1.sexp_z_ff.genblock.dff.dout).
Adding EN signal on $flatten\sigmoid_h1.\div_inst1.\rem_z_ff.\genblock.dff.$procdff$1133 ($adff) from module NN (D = \sigmoid_h1.div_inst1.rem_z_ff.din, Q = \sigmoid_h1.div_inst1.rem_z_ff.genblock.dff.dout).
Adding EN signal on $flatten\sigmoid_h1.\div_inst1.\not_zero_rem_z_ff.\genblock.dff.$procdff$1128 ($adff) from module NN (D = \sigmoid_h1.div_inst1.not_zero_rem_z_ff.din, Q = \sigmoid_h1.div_inst1.not_zero_rem_z_ff.genblock.dff.dout).
Adding EN signal on $flatten\sigmoid_h1.\div_inst1.\mantx_z_ff.\genblock.dff.$procdff$1133 ($adff) from module NN (D = \sigmoid_h1.div_inst1.mantx_z_ff.din, Q = \sigmoid_h1.div_inst1.mantx_z_ff.genblock.dff.dout).
Adding EN signal on $flatten\sigmoid_h1.\div_inst1.\mant_b_z_ff.\genblock.dff.$procdff$1123 ($adff) from module NN (D = \sigmoid_h1.div_inst1.mant_b_z_ff.din, Q = \sigmoid_h1.div_inst1.mant_b_z_ff.genblock.dff.dout).
Adding EN signal on $flatten\sigmoid_h1.\div_inst1.\major_exc_z_ff.\genblock.dff.$procdff$1128 ($adff) from module NN (D = \sigmoid_h1.div_inst1.major_exc_z_ff.din, Q = \sigmoid_h1.div_inst1.major_exc_z_ff.genblock.dff.dout).
Adding EN signal on $flatten\sigmoid_h1.\div_inst1.\is_zero_z_ff.\genblock.dff.$procdff$1128 ($adff) from module NN (D = \sigmoid_h1.div_inst1.is_zero_z_ff.din, Q = \sigmoid_h1.div_inst1.is_zero_z_ff.genblock.dff.dout).
Adding EN signal on $flatten\sigmoid_h1.\div_inst1.\is_inf_z_ff.\genblock.dff.$procdff$1128 ($adff) from module NN (D = \sigmoid_h1.div_inst1.is_inf_z_ff.din, Q = \sigmoid_h1.div_inst1.is_inf_z_ff.genblock.dff.dout).
Adding EN signal on $flatten\sigmoid_h1.\div_inst1.\is_NaN_z_ff.\genblock.dff.$procdff$1128 ($adff) from module NN (D = \sigmoid_h1.div_inst1.is_NaN_z_ff.din, Q = \sigmoid_h1.div_inst1.is_NaN_z_ff.genblock.dff.dout).
Adding EN signal on $flatten\sigmoid_h1.\div_inst1.\cycle_num_ff.\genblock.dff.$procdff$1138 ($adff) from module NN (D = \sigmoid_h1.div_inst1.cycle_num_ff.din, Q = \sigmoid_h1.div_inst1.cycle_num_ff.genblock.dff.dout).
Adding EN signal on $flatten\sigmoid_h1.$procdff$1108 ($adff) from module NN (D = $flatten\sigmoid_h1.$0\div_inst2_in_valid_counter[1:0], Q = \sigmoid_h1.div_inst2_in_valid_counter).
Adding EN signal on $flatten\sigmoid_h1.$procdff$1103 ($adff) from module NN (D = $flatten\sigmoid_h1.$0\div_inst1_in_valid_counter[1:0], Q = \sigmoid_h1.div_inst1_in_valid_counter).
Adding EN signal on $flatten\sigmoid_h1.$procdff$1098 ($adff) from module NN (D = \sigmoid_h1.in_x, Q = \sigmoid_h1.in_x_reg).
Adding EN signal on $flatten\sigmoid_h1.$procdff$1093 ($adff) from module NN (D = $flatten\sigmoid_h1.$0\div_inst2_in_valid[0:0], Q = \sigmoid_h1.div_inst2_in_valid).
Adding EN signal on $flatten\sigmoid_h1.$procdff$1088 ($adff) from module NN (D = $flatten\sigmoid_h1.$0\div_inst1_in_valid[0:0], Q = \sigmoid_h1.div_inst1_in_valid).
Adding EN signal on $flatten\sigmoid_h1.$procdff$1083 ($adff) from module NN (D = \sigmoid_h1.x_div_one_plus_x, Q = \sigmoid_h1.x_div_one_plus_x_reg).
Adding EN signal on $flatten\sigmoid_h1.$procdff$1078 ($adff) from module NN (D = \sigmoid_h1.x_div_one_minus_x, Q = \sigmoid_h1.x_div_one_minus_x_reg).

46. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \NN..
Removed 75 unused cells and 141 unused wires.
<suppressed ~208 debug messages>

47. Executing OPT_EXPR pass (perform const folding).
Optimizing module NN.
<suppressed ~14 debug messages>

48. Rerunning OPT passes. (Maybe there is more to doâ€¦)

49. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \NN..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1580 debug messages>

50. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \NN.
Performed a total of 0 changes.

51. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\NN'.
<suppressed ~18 debug messages>
Removed a total of 6 cells.

52. Executing OPT_DFF pass (perform DFF optimizations).

53. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \NN..
Removed 0 unused cells and 6 unused wires.
<suppressed ~1 debug messages>

54. Executing OPT_EXPR pass (perform const folding).
Optimizing module NN.

55. Rerunning OPT passes. (Maybe there is more to doâ€¦)

56. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \NN..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1586 debug messages>

57. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \NN.
Performed a total of 0 changes.

58. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\NN'.
Removed a total of 0 cells.

59. Executing OPT_DFF pass (perform DFF optimizations).

60. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \NN..

61. Executing OPT_EXPR pass (perform const folding).
Optimizing module NN.

62. Executing WREDUCE pass (reducing word size of cells).
Removed top 31 bits (of 32) from port B of cell NN.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/NN.sv:84$10 ($add).
Removed top 26 bits (of 32) from port Y of cell NN.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/NN.sv:84$10 ($add).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\add_c2.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:104$48 ($sub).
Removed top 31 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\add_c2.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:104$49 ($sub).
Removed top 24 bits (of 32) from mux cell NN.$flatten\mm_layer1.\add_c2.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:104$51 ($mux).
Removed top 26 bits (of 27) from port B of cell NN.$flatten\mm_layer1.\add_c2.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:117$55 ($add).
Removed top 1 bits (of 28) from port A of cell NN.$flatten\mm_layer1.\add_c2.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:119$57 ($add).
Removed top 1 bits (of 28) from port B of cell NN.$flatten\mm_layer1.\add_c2.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:119$57 ($add).
Removed top 3 bits (of 8) from mux cell NN.$flatten\mm_layer1.\add_c2.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:125$60 ($mux).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\mm_layer1.\add_c2.$le$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:126$61 ($le).
Removed top 7 bits (of 8) from port B of cell NN.$flatten\mm_layer1.\add_c2.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:127$63 ($sub).
Removed top 3 bits (of 8) from mux cell NN.$flatten\mm_layer1.\add_c2.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:134$70 ($mux).
Removed top 7 bits (of 8) from port Y of cell NN.$flatten\mm_layer1.\add_c2.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:145$79 ($or).
Removed top 7 bits (of 8) from port A of cell NN.$flatten\mm_layer1.\add_c2.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:145$80 ($and).
Removed top 7 bits (of 8) from port Y of cell NN.$flatten\mm_layer1.\add_c2.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:145$80 ($and).
Removed top 7 bits (of 8) from port A of cell NN.$flatten\mm_layer1.\add_c2.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:145$82 ($and).
Removed top 7 bits (of 8) from port B of cell NN.$flatten\mm_layer1.\add_c2.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:145$82 ($and).
Removed top 7 bits (of 8) from port Y of cell NN.$flatten\mm_layer1.\add_c2.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:145$82 ($and).
Removed top 7 bits (of 8) from port B of cell NN.$flatten\mm_layer1.\add_c2.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:145$83 ($sub).
Removed top 1 bits (of 32) from mux cell NN.$flatten\mm_layer1.\add_c2.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:148$89 ($mux).
Removed top 1 bits (of 32) from mux cell NN.$flatten\mm_layer1.\add_c2.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:147$90 ($mux).
Removed top 1 bits (of 32) from mux cell NN.$flatten\mm_layer1.\add_c2.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:147$91 ($mux).
Removed top 9 bits (of 32) from mux cell NN.$flatten\mm_layer1.\add_c2.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:153$95 ($mux).
Removed top 1 bits (of 32) from mux cell NN.$flatten\mm_layer1.\add_c2.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:153$96 ($mux).
Removed top 26 bits (of 27) from port B of cell NN.$flatten\mm_layer1.\add_c2.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:262$411 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\mm_layer1.\add_c2.\exp_equalizer.$ge$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:262$409 ($ge).
Removed top 25 bits (of 27) from port B of cell NN.$flatten\mm_layer1.\add_c2.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:261$407 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\mm_layer1.\add_c2.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:261$405 ($eq).
Removed top 24 bits (of 27) from port B of cell NN.$flatten\mm_layer1.\add_c2.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:260$403 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\mm_layer1.\add_c2.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:260$401 ($eq).
Removed top 23 bits (of 27) from port B of cell NN.$flatten\mm_layer1.\add_c2.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:259$399 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\mm_layer1.\add_c2.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:259$397 ($eq).
Removed top 22 bits (of 27) from port B of cell NN.$flatten\mm_layer1.\add_c2.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:258$395 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\mm_layer1.\add_c2.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:258$393 ($eq).
Removed top 21 bits (of 27) from port B of cell NN.$flatten\mm_layer1.\add_c2.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:257$391 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\mm_layer1.\add_c2.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:257$389 ($eq).
Removed top 20 bits (of 27) from port B of cell NN.$flatten\mm_layer1.\add_c2.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:256$387 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\mm_layer1.\add_c2.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:256$385 ($eq).
Removed top 19 bits (of 27) from port B of cell NN.$flatten\mm_layer1.\add_c2.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:255$383 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\mm_layer1.\add_c2.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:255$381 ($eq).
Removed top 18 bits (of 27) from port B of cell NN.$flatten\mm_layer1.\add_c2.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:254$379 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\mm_layer1.\add_c2.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:254$377 ($eq).
Removed top 17 bits (of 27) from port B of cell NN.$flatten\mm_layer1.\add_c2.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:253$375 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\mm_layer1.\add_c2.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:253$373 ($eq).
Removed top 16 bits (of 27) from port B of cell NN.$flatten\mm_layer1.\add_c2.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:252$371 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\mm_layer1.\add_c2.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:252$369 ($eq).
Removed top 15 bits (of 27) from port B of cell NN.$flatten\mm_layer1.\add_c2.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:251$367 ($and).
Removed top 4 bits (of 8) from port B of cell NN.$flatten\mm_layer1.\add_c2.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:251$365 ($eq).
Removed top 14 bits (of 27) from port B of cell NN.$flatten\mm_layer1.\add_c2.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:250$363 ($and).
Removed top 4 bits (of 8) from port B of cell NN.$flatten\mm_layer1.\add_c2.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:250$361 ($eq).
Removed top 13 bits (of 27) from port B of cell NN.$flatten\mm_layer1.\add_c2.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:249$359 ($and).
Removed top 4 bits (of 8) from port B of cell NN.$flatten\mm_layer1.\add_c2.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:249$357 ($eq).
Removed top 12 bits (of 27) from port B of cell NN.$flatten\mm_layer1.\add_c2.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:248$355 ($and).
Removed top 4 bits (of 8) from port B of cell NN.$flatten\mm_layer1.\add_c2.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:248$353 ($eq).
Removed top 11 bits (of 27) from port B of cell NN.$flatten\mm_layer1.\add_c2.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:247$351 ($and).
Removed top 4 bits (of 8) from port B of cell NN.$flatten\mm_layer1.\add_c2.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:247$349 ($eq).
Removed top 10 bits (of 27) from port B of cell NN.$flatten\mm_layer1.\add_c2.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:246$347 ($and).
Removed top 4 bits (of 8) from port B of cell NN.$flatten\mm_layer1.\add_c2.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:246$345 ($eq).
Removed top 9 bits (of 27) from port B of cell NN.$flatten\mm_layer1.\add_c2.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:245$343 ($and).
Removed top 4 bits (of 8) from port B of cell NN.$flatten\mm_layer1.\add_c2.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:245$341 ($eq).
Removed top 8 bits (of 27) from port B of cell NN.$flatten\mm_layer1.\add_c2.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:244$339 ($and).
Removed top 4 bits (of 8) from port B of cell NN.$flatten\mm_layer1.\add_c2.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:244$337 ($eq).
Removed top 7 bits (of 27) from port B of cell NN.$flatten\mm_layer1.\add_c2.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:243$335 ($and).
Removed top 5 bits (of 8) from port B of cell NN.$flatten\mm_layer1.\add_c2.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:243$333 ($eq).
Removed top 6 bits (of 27) from port B of cell NN.$flatten\mm_layer1.\add_c2.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:242$331 ($and).
Removed top 5 bits (of 8) from port B of cell NN.$flatten\mm_layer1.\add_c2.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:242$329 ($eq).
Removed top 5 bits (of 27) from port B of cell NN.$flatten\mm_layer1.\add_c2.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:241$327 ($and).
Removed top 5 bits (of 8) from port B of cell NN.$flatten\mm_layer1.\add_c2.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:241$325 ($eq).
Removed top 4 bits (of 27) from port B of cell NN.$flatten\mm_layer1.\add_c2.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:240$323 ($and).
Removed top 5 bits (of 8) from port B of cell NN.$flatten\mm_layer1.\add_c2.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:240$321 ($eq).
Removed top 3 bits (of 27) from port B of cell NN.$flatten\mm_layer1.\add_c2.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:239$319 ($and).
Removed top 6 bits (of 8) from port B of cell NN.$flatten\mm_layer1.\add_c2.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:239$317 ($eq).
Removed top 2 bits (of 27) from port B of cell NN.$flatten\mm_layer1.\add_c2.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:238$315 ($and).
Removed top 6 bits (of 8) from port B of cell NN.$flatten\mm_layer1.\add_c2.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:238$313 ($eq).
Removed top 1 bits (of 27) from port B of cell NN.$flatten\mm_layer1.\add_c2.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:237$311 ($and).
Removed top 7 bits (of 8) from port B of cell NN.$flatten\mm_layer1.\add_c2.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:237$309 ($eq).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\mm_layer1.\add_c2.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$266 ($or).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\mm_layer1.\add_c2.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$261 ($or).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\mm_layer1.\add_c2.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$256 ($or).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\mm_layer1.\add_c2.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$251 ($or).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\mm_layer1.\add_c2.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$246 ($or).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\mm_layer1.\add_c2.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$241 ($or).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\mm_layer1.\add_c2.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$236 ($or).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\mm_layer1.\add_c2.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$231 ($or).
Removed top 2 bits (of 5) from port B of cell NN.$flatten\mm_layer1.\add_c2.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$226 ($or).
Removed top 2 bits (of 5) from port B of cell NN.$flatten\mm_layer1.\add_c2.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$221 ($or).
Removed top 2 bits (of 5) from port B of cell NN.$flatten\mm_layer1.\add_c2.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$216 ($or).
Removed top 2 bits (of 5) from port B of cell NN.$flatten\mm_layer1.\add_c2.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$211 ($or).
Removed top 3 bits (of 5) from port B of cell NN.$flatten\mm_layer1.\add_c2.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$206 ($or).
Removed top 4 bits (of 5) from port A of cell NN.$flatten\mm_layer1.\add_c2.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$201 ($or).
Removed top 3 bits (of 5) from port B of cell NN.$flatten\mm_layer1.\add_c2.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$201 ($or).
Removed top 3 bits (of 5) from port Y of cell NN.$flatten\mm_layer1.\add_c2.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$201 ($or).
Removed top 1 bits (of 25) from port A of cell NN.$flatten\mm_layer1.\add_c2.\add_sub_rounder.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:114$151 ($add).
Removed top 1 bits (of 25) from port A of cell NN.$flatten\mm_layer1.\add_c2.\add_sub_rounder.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:113$150 ($add).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\add_c1.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:104$48 ($sub).
Removed top 31 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\add_c1.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:104$49 ($sub).
Removed top 24 bits (of 32) from mux cell NN.$flatten\mm_layer1.\add_c1.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:104$51 ($mux).
Removed top 26 bits (of 27) from port B of cell NN.$flatten\mm_layer1.\add_c1.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:117$55 ($add).
Removed top 1 bits (of 28) from port A of cell NN.$flatten\mm_layer1.\add_c1.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:119$57 ($add).
Removed top 1 bits (of 28) from port B of cell NN.$flatten\mm_layer1.\add_c1.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:119$57 ($add).
Removed top 3 bits (of 8) from mux cell NN.$flatten\mm_layer1.\add_c1.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:125$60 ($mux).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\mm_layer1.\add_c1.$le$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:126$61 ($le).
Removed top 7 bits (of 8) from port B of cell NN.$flatten\mm_layer1.\add_c1.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:127$63 ($sub).
Removed top 3 bits (of 8) from mux cell NN.$flatten\mm_layer1.\add_c1.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:134$70 ($mux).
Removed top 7 bits (of 8) from port Y of cell NN.$flatten\mm_layer1.\add_c1.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:145$79 ($or).
Removed top 7 bits (of 8) from port A of cell NN.$flatten\mm_layer1.\add_c1.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:145$80 ($and).
Removed top 7 bits (of 8) from port Y of cell NN.$flatten\mm_layer1.\add_c1.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:145$80 ($and).
Removed top 7 bits (of 8) from port A of cell NN.$flatten\mm_layer1.\add_c1.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:145$82 ($and).
Removed top 7 bits (of 8) from port B of cell NN.$flatten\mm_layer1.\add_c1.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:145$82 ($and).
Removed top 7 bits (of 8) from port Y of cell NN.$flatten\mm_layer1.\add_c1.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:145$82 ($and).
Removed top 7 bits (of 8) from port B of cell NN.$flatten\mm_layer1.\add_c1.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:145$83 ($sub).
Removed top 1 bits (of 32) from mux cell NN.$flatten\mm_layer1.\add_c1.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:148$89 ($mux).
Removed top 1 bits (of 32) from mux cell NN.$flatten\mm_layer1.\add_c1.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:147$90 ($mux).
Removed top 1 bits (of 32) from mux cell NN.$flatten\mm_layer1.\add_c1.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:147$91 ($mux).
Removed top 9 bits (of 32) from mux cell NN.$flatten\mm_layer1.\add_c1.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:153$95 ($mux).
Removed top 1 bits (of 32) from mux cell NN.$flatten\mm_layer1.\add_c1.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:153$96 ($mux).
Removed top 26 bits (of 27) from port B of cell NN.$flatten\mm_layer1.\add_c1.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:262$411 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\mm_layer1.\add_c1.\exp_equalizer.$ge$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:262$409 ($ge).
Removed top 25 bits (of 27) from port B of cell NN.$flatten\mm_layer1.\add_c1.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:261$407 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\mm_layer1.\add_c1.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:261$405 ($eq).
Removed top 24 bits (of 27) from port B of cell NN.$flatten\mm_layer1.\add_c1.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:260$403 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\mm_layer1.\add_c1.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:260$401 ($eq).
Removed top 23 bits (of 27) from port B of cell NN.$flatten\mm_layer1.\add_c1.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:259$399 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\mm_layer1.\add_c1.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:259$397 ($eq).
Removed top 22 bits (of 27) from port B of cell NN.$flatten\mm_layer1.\add_c1.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:258$395 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\mm_layer1.\add_c1.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:258$393 ($eq).
Removed top 21 bits (of 27) from port B of cell NN.$flatten\mm_layer1.\add_c1.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:257$391 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\mm_layer1.\add_c1.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:257$389 ($eq).
Removed top 20 bits (of 27) from port B of cell NN.$flatten\mm_layer1.\add_c1.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:256$387 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\mm_layer1.\add_c1.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:256$385 ($eq).
Removed top 19 bits (of 27) from port B of cell NN.$flatten\mm_layer1.\add_c1.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:255$383 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\mm_layer1.\add_c1.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:255$381 ($eq).
Removed top 18 bits (of 27) from port B of cell NN.$flatten\mm_layer1.\add_c1.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:254$379 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\mm_layer1.\add_c1.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:254$377 ($eq).
Removed top 17 bits (of 27) from port B of cell NN.$flatten\mm_layer1.\add_c1.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:253$375 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\mm_layer1.\add_c1.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:253$373 ($eq).
Removed top 16 bits (of 27) from port B of cell NN.$flatten\mm_layer1.\add_c1.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:252$371 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\mm_layer1.\add_c1.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:252$369 ($eq).
Removed top 15 bits (of 27) from port B of cell NN.$flatten\mm_layer1.\add_c1.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:251$367 ($and).
Removed top 4 bits (of 8) from port B of cell NN.$flatten\mm_layer1.\add_c1.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:251$365 ($eq).
Removed top 14 bits (of 27) from port B of cell NN.$flatten\mm_layer1.\add_c1.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:250$363 ($and).
Removed top 4 bits (of 8) from port B of cell NN.$flatten\mm_layer1.\add_c1.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:250$361 ($eq).
Removed top 13 bits (of 27) from port B of cell NN.$flatten\mm_layer1.\add_c1.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:249$359 ($and).
Removed top 4 bits (of 8) from port B of cell NN.$flatten\mm_layer1.\add_c1.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:249$357 ($eq).
Removed top 12 bits (of 27) from port B of cell NN.$flatten\mm_layer1.\add_c1.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:248$355 ($and).
Removed top 4 bits (of 8) from port B of cell NN.$flatten\mm_layer1.\add_c1.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:248$353 ($eq).
Removed top 11 bits (of 27) from port B of cell NN.$flatten\mm_layer1.\add_c1.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:247$351 ($and).
Removed top 4 bits (of 8) from port B of cell NN.$flatten\mm_layer1.\add_c1.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:247$349 ($eq).
Removed top 10 bits (of 27) from port B of cell NN.$flatten\mm_layer1.\add_c1.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:246$347 ($and).
Removed top 4 bits (of 8) from port B of cell NN.$flatten\mm_layer1.\add_c1.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:246$345 ($eq).
Removed top 9 bits (of 27) from port B of cell NN.$flatten\mm_layer1.\add_c1.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:245$343 ($and).
Removed top 4 bits (of 8) from port B of cell NN.$flatten\mm_layer1.\add_c1.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:245$341 ($eq).
Removed top 8 bits (of 27) from port B of cell NN.$flatten\mm_layer1.\add_c1.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:244$339 ($and).
Removed top 4 bits (of 8) from port B of cell NN.$flatten\mm_layer1.\add_c1.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:244$337 ($eq).
Removed top 7 bits (of 27) from port B of cell NN.$flatten\mm_layer1.\add_c1.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:243$335 ($and).
Removed top 5 bits (of 8) from port B of cell NN.$flatten\mm_layer1.\add_c1.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:243$333 ($eq).
Removed top 6 bits (of 27) from port B of cell NN.$flatten\mm_layer1.\add_c1.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:242$331 ($and).
Removed top 5 bits (of 8) from port B of cell NN.$flatten\mm_layer1.\add_c1.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:242$329 ($eq).
Removed top 5 bits (of 27) from port B of cell NN.$flatten\mm_layer1.\add_c1.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:241$327 ($and).
Removed top 5 bits (of 8) from port B of cell NN.$flatten\mm_layer1.\add_c1.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:241$325 ($eq).
Removed top 4 bits (of 27) from port B of cell NN.$flatten\mm_layer1.\add_c1.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:240$323 ($and).
Removed top 5 bits (of 8) from port B of cell NN.$flatten\mm_layer1.\add_c1.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:240$321 ($eq).
Removed top 3 bits (of 27) from port B of cell NN.$flatten\mm_layer1.\add_c1.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:239$319 ($and).
Removed top 6 bits (of 8) from port B of cell NN.$flatten\mm_layer1.\add_c1.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:239$317 ($eq).
Removed top 2 bits (of 27) from port B of cell NN.$flatten\mm_layer1.\add_c1.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:238$315 ($and).
Removed top 6 bits (of 8) from port B of cell NN.$flatten\mm_layer1.\add_c1.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:238$313 ($eq).
Removed top 1 bits (of 27) from port B of cell NN.$flatten\mm_layer1.\add_c1.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:237$311 ($and).
Removed top 7 bits (of 8) from port B of cell NN.$flatten\mm_layer1.\add_c1.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:237$309 ($eq).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\mm_layer1.\add_c1.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$266 ($or).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\mm_layer1.\add_c1.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$261 ($or).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\mm_layer1.\add_c1.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$256 ($or).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\mm_layer1.\add_c1.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$251 ($or).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\mm_layer1.\add_c1.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$246 ($or).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\mm_layer1.\add_c1.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$241 ($or).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\mm_layer1.\add_c1.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$236 ($or).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\mm_layer1.\add_c1.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$231 ($or).
Removed top 2 bits (of 5) from port B of cell NN.$flatten\mm_layer1.\add_c1.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$226 ($or).
Removed top 2 bits (of 5) from port B of cell NN.$flatten\mm_layer1.\add_c1.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$221 ($or).
Removed top 2 bits (of 5) from port B of cell NN.$flatten\mm_layer1.\add_c1.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$216 ($or).
Removed top 2 bits (of 5) from port B of cell NN.$flatten\mm_layer1.\add_c1.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$211 ($or).
Removed top 3 bits (of 5) from port B of cell NN.$flatten\mm_layer1.\add_c1.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$206 ($or).
Removed top 4 bits (of 5) from port A of cell NN.$flatten\mm_layer1.\add_c1.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$201 ($or).
Removed top 3 bits (of 5) from port B of cell NN.$flatten\mm_layer1.\add_c1.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$201 ($or).
Removed top 3 bits (of 5) from port Y of cell NN.$flatten\mm_layer1.\add_c1.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$201 ($or).
Removed top 1 bits (of 25) from port A of cell NN.$flatten\mm_layer1.\add_c1.\add_sub_rounder.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:114$151 ($add).
Removed top 1 bits (of 25) from port A of cell NN.$flatten\mm_layer1.\add_c1.\add_sub_rounder.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:113$150 ($add).
Removed top 27 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult22.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$811 ($mux).
Removed top 1 bits (of 23) from port Y of cell NN.$flatten\mm_layer1.\mult22.$shl$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:55$466 ($shl).
Removed top 4 bits (of 9) from port A of cell NN.$flatten\mm_layer1.\mult22.$auto$opt_expr.cc:716:replace_const_cells$1141 ($not).
Removed top 23 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult22.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:57$472 ($mux).
Removed top 30 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult22.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:58$473 ($mux).
Removed top 1 bits (of 25) from port A of cell NN.$flatten\mm_layer1.\mult22.$mul$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:92$519 ($mul).
Removed top 1 bits (of 25) from port B of cell NN.$flatten\mm_layer1.\mult22.$mul$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:92$519 ($mul).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\mm_layer1.\mult22.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:57$475 ($add).
Removed top 24 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult22.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:57$475 ($add).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult22.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:57$475 ($add).
Removed top 22 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult22.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:91$518 ($sub).
Removed top 22 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult22.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:91$518 ($sub).
Removed top 22 bits (of 32) from port A of cell NN.$flatten\mm_layer1.\mult22.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:91$518 ($sub).
Converting cell NN.$flatten\mm_layer1.\mult22.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:91$517 ($add) from signed to unsigned.
Removed top 22 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult22.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:91$517 ($add).
Removed top 1 bits (of 10) from port A of cell NN.$flatten\mm_layer1.\mult22.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:91$517 ($add).
Removed top 1 bits (of 10) from port B of cell NN.$flatten\mm_layer1.\mult22.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:91$517 ($add).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult22.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$810 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult22.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$810 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult22.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$809 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult22.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$808 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult22.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$808 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult22.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$807 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult22.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$806 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult22.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$806 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult22.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$805 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult22.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$804 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult22.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$804 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult22.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$803 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult22.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$802 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult22.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$802 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult22.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$801 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult22.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$800 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult22.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$800 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult22.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$799 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult22.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$798 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult22.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$798 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult22.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$797 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult22.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$796 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult22.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$796 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult22.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$795 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult22.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$794 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult22.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$794 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult22.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$793 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult22.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$792 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult22.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$792 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult22.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$791 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult22.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$790 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult22.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$790 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult22.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$789 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult22.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$788 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult22.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$788 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult22.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$787 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult22.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$786 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult22.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$786 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult22.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$785 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult22.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$784 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult22.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$784 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult22.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$783 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult22.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$782 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult22.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$782 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult22.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$781 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult22.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$780 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult22.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$780 ($or).
Removed top 29 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult22.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$779 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult22.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$778 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult22.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$778 ($or).
Removed top 29 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult22.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$777 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult22.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$776 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult22.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$776 ($or).
Removed top 29 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult22.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$775 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult22.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$774 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult22.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$774 ($or).
Removed top 29 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult22.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$773 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult22.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$772 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult22.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$772 ($or).
Removed top 30 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult22.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$771 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult22.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$770 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult22.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$770 ($or).
Removed top 30 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult22.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$769 ($mux).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult22.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$812 ($or).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult22.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$812 ($or).
Removed top 31 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult22.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$767 ($mux).
Removed top 8 bits (of 32) from port A of cell NN.$flatten\mm_layer1.\mult22.\norm_a.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$766 ($and).
Removed top 8 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult22.\norm_a.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$766 ($and).
Removed top 8 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult22.\norm_a.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$766 ($and).
Removed top 9 bits (of 32) from port A of cell NN.$flatten\mm_layer1.\mult22.\norm_a.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$765 ($add).
Removed top 31 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult22.\norm_a.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$765 ($add).
Removed top 8 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult22.\norm_a.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$765 ($add).
Removed top 382 bits (of 513) from port Y of cell NN.$flatten\mm_layer1.\mult22.\round_exception.\genblk1.genblk1.lowmask_roundmask.$sshr$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:427$848 ($sshr).
Removed top 24 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult22.\round_exception.$lt$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:614$977 ($lt).
Removed top 28 bits (of 32) from port A of cell NN.$flatten\mm_layer1.\mult22.\round_exception.$ge$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:613$976 ($ge).
Removed top 29 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult22.\round_exception.$ge$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:613$976 ($ge).
Removed top 3 bits (of 26) from mux cell NN.$flatten\mm_layer1.\mult22.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:612$974 ($mux).
Removed top 24 bits (of 26) from port B of cell NN.$flatten\mm_layer1.\mult22.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:608$972 ($add).
Removed top 15 bits (of 26) from port Y of cell NN.$flatten\mm_layer1.\mult22.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:608$972 ($add).
Removed top 6 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult22.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$970 ($mux).
Removed top 4 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult22.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:606$968 ($and).
Removed top 4 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult22.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:606$968 ($and).
Removed top 5 bits (of 32) from port A of cell NN.$flatten\mm_layer1.\mult22.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:606$967 ($not).
Removed top 4 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult22.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:606$967 ($not).
Removed top 6 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult22.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$965 ($and).
Removed top 6 bits (of 32) from port A of cell NN.$flatten\mm_layer1.\mult22.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$965 ($and).
Removed top 6 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult22.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$965 ($and).
Removed top 6 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult22.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$964 ($not).
Removed top 6 bits (of 32) from port A of cell NN.$flatten\mm_layer1.\mult22.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$964 ($not).
Removed top 6 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult22.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$963 ($mux).
Removed top 2 bits (of 32) from port A of cell NN.$flatten\mm_layer1.\mult22.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$958 ($add).
Removed top 31 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult22.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$958 ($add).
Removed top 6 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult22.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$958 ($add).
Removed top 4 bits (of 30) from port A of cell NN.$flatten\mm_layer1.\mult22.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$958 ($add).
Removed top 5 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult22.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$956 ($or).
Removed top 1 bits (of 24) from port B of cell NN.$flatten\mm_layer1.\mult22.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:598$946 ($and).
Removed top 1 bits (of 27) from port A of cell NN.$flatten\mm_layer1.\mult22.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:596$939 ($not).
Removed top 9 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult22.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:672$936 ($mux).
Removed top 9 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult22.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:672$935 ($mux).
Removed top 9 bits (of 32) from port A of cell NN.$flatten\mm_layer1.\mult22.\round_exception.$shr$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:672$933 ($shr).
Removed top 9 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult22.\round_exception.$shr$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:672$933 ($shr).
Removed top 24 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult22.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$931 ($or).
Removed top 24 bits (of 32) from port A of cell NN.$flatten\mm_layer1.\mult22.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$931 ($or).
Removed top 24 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult22.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$931 ($or).
Removed top 24 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult22.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$930 ($mux).
Removed top 24 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult22.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$927 ($mux).
Removed top 31 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult22.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$926 ($add).
Removed top 24 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult22.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$926 ($add).
Removed top 24 bits (of 32) from port A of cell NN.$flatten\mm_layer1.\mult22.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$926 ($add).
Removed top 1 bits (of 10) from port A of cell NN.$flatten\mm_layer1.\mult22.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$925 ($sub).
Removed top 1 bits (of 9) from port B of cell NN.$flatten\mm_layer1.\mult22.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$925 ($sub).
Removed top 24 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult22.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$925 ($sub).
Removed top 1 bits (of 9) from port A of cell NN.$flatten\mm_layer1.\mult22.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$925 ($sub).
Removed top 24 bits (of 32) from port A of cell NN.$flatten\mm_layer1.\mult22.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:670$924 ($sub).
Removed top 1 bits (of 10) from port B of cell NN.$flatten\mm_layer1.\mult22.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:670$924 ($sub).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult22.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:670$924 ($sub).
Removed top 7 bits (of 8) from port A of cell NN.$flatten\mm_layer1.\mult22.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:670$924 ($sub).
Removed top 4 bits (of 9) from port B of cell NN.$flatten\mm_layer1.\mult22.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:670$924 ($sub).
Removed top 1 bits (of 10) from port A of cell NN.$flatten\mm_layer1.\mult22.\round_exception.$lt$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:668$923 ($lt).
Removed top 1 bits (of 9) from port B of cell NN.$flatten\mm_layer1.\mult22.\round_exception.$lt$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:668$923 ($lt).
Removed top 9 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult22.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$922 ($or).
Removed top 9 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult22.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$922 ($or).
Removed top 9 bits (of 32) from port A of cell NN.$flatten\mm_layer1.\mult22.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$922 ($or).
Removed top 9 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult22.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$921 ($or).
Removed top 9 bits (of 32) from port A of cell NN.$flatten\mm_layer1.\mult22.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$921 ($or).
Removed top 9 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult22.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$921 ($or).
Removed top 10 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult22.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:658$920 ($mux).
Removed top 9 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult22.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$913 ($or).
Removed top 9 bits (of 32) from port A of cell NN.$flatten\mm_layer1.\mult22.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$913 ($or).
Removed top 9 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult22.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$913 ($or).
Removed top 9 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult22.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:656$912 ($mux).
Removed top 9 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult22.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$907 ($mux).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult22.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$905 ($or).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\mm_layer1.\mult22.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$905 ($or).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult22.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$905 ($or).
Removed top 23 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult22.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:652$904 ($mux).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult22.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$903 ($or).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\mm_layer1.\mult22.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$903 ($or).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult22.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$903 ($or).
Removed top 23 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult22.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:651$902 ($mux).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult22.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$901 ($or).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\mm_layer1.\mult22.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$901 ($or).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult22.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$901 ($or).
Removed top 23 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult22.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:650$900 ($mux).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult22.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$899 ($or).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\mm_layer1.\mult22.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$899 ($or).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult22.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$899 ($or).
Removed top 25 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult22.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:649$898 ($mux).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult22.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$897 ($and).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\mm_layer1.\mult22.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$897 ($and).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult22.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$897 ($and).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult22.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:648$896 ($not).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\mm_layer1.\mult22.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:648$896 ($not).
Removed top 25 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult22.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:648$895 ($mux).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult22.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$894 ($and).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\mm_layer1.\mult22.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$894 ($and).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult22.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$894 ($and).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult22.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:647$893 ($not).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\mm_layer1.\mult22.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:647$893 ($not).
Removed top 24 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult22.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:647$892 ($mux).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult22.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$891 ($and).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\mm_layer1.\mult22.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$891 ($and).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult22.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$891 ($and).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult22.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:646$890 ($not).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\mm_layer1.\mult22.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:646$890 ($not).
Removed top 23 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult22.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:646$889 ($mux).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult22.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$888 ($and).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult22.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$888 ($and).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult22.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$887 ($not).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\mm_layer1.\mult22.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$887 ($not).
Removed top 23 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult22.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$886 ($mux).
Removed top 31 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult22.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:643$884 ($mux).
Removed top 27 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult21.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$811 ($mux).
Removed top 1 bits (of 23) from port Y of cell NN.$flatten\mm_layer1.\mult21.$shl$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:55$466 ($shl).
Removed top 4 bits (of 9) from port A of cell NN.$flatten\mm_layer1.\mult21.$auto$opt_expr.cc:716:replace_const_cells$1141 ($not).
Removed top 23 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult21.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:57$472 ($mux).
Removed top 30 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult21.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:58$473 ($mux).
Removed top 1 bits (of 25) from port A of cell NN.$flatten\mm_layer1.\mult21.$mul$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:92$519 ($mul).
Removed top 1 bits (of 25) from port B of cell NN.$flatten\mm_layer1.\mult21.$mul$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:92$519 ($mul).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\mm_layer1.\mult21.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:57$475 ($add).
Removed top 24 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult21.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:57$475 ($add).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult21.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:57$475 ($add).
Removed top 22 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult21.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:91$518 ($sub).
Removed top 22 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult21.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:91$518 ($sub).
Removed top 22 bits (of 32) from port A of cell NN.$flatten\mm_layer1.\mult21.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:91$518 ($sub).
Converting cell NN.$flatten\mm_layer1.\mult21.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:91$517 ($add) from signed to unsigned.
Removed top 22 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult21.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:91$517 ($add).
Removed top 1 bits (of 10) from port A of cell NN.$flatten\mm_layer1.\mult21.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:91$517 ($add).
Removed top 1 bits (of 10) from port B of cell NN.$flatten\mm_layer1.\mult21.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:91$517 ($add).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult21.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$810 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult21.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$810 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult21.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$809 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult21.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$808 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult21.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$808 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult21.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$807 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult21.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$806 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult21.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$806 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult21.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$805 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult21.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$804 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult21.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$804 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult21.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$803 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult21.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$802 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult21.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$802 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult21.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$801 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult21.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$800 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult21.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$800 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult21.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$799 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult21.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$798 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult21.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$798 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult21.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$797 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult21.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$796 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult21.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$796 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult21.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$795 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult21.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$794 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult21.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$794 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult21.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$793 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult21.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$792 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult21.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$792 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult21.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$791 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult21.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$790 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult21.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$790 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult21.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$789 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult21.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$788 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult21.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$788 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult21.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$787 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult21.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$786 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult21.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$786 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult21.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$785 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult21.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$784 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult21.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$784 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult21.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$783 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult21.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$782 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult21.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$782 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult21.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$781 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult21.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$780 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult21.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$780 ($or).
Removed top 29 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult21.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$779 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult21.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$778 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult21.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$778 ($or).
Removed top 29 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult21.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$777 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult21.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$776 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult21.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$776 ($or).
Removed top 29 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult21.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$775 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult21.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$774 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult21.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$774 ($or).
Removed top 29 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult21.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$773 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult21.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$772 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult21.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$772 ($or).
Removed top 30 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult21.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$771 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult21.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$770 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult21.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$770 ($or).
Removed top 30 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult21.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$769 ($mux).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult21.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$812 ($or).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult21.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$812 ($or).
Removed top 31 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult21.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$767 ($mux).
Removed top 8 bits (of 32) from port A of cell NN.$flatten\mm_layer1.\mult21.\norm_a.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$766 ($and).
Removed top 8 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult21.\norm_a.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$766 ($and).
Removed top 8 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult21.\norm_a.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$766 ($and).
Removed top 9 bits (of 32) from port A of cell NN.$flatten\mm_layer1.\mult21.\norm_a.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$765 ($add).
Removed top 31 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult21.\norm_a.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$765 ($add).
Removed top 8 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult21.\norm_a.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$765 ($add).
Removed top 382 bits (of 513) from port Y of cell NN.$flatten\mm_layer1.\mult21.\round_exception.\genblk1.genblk1.lowmask_roundmask.$sshr$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:427$848 ($sshr).
Removed top 24 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult21.\round_exception.$lt$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:614$977 ($lt).
Removed top 28 bits (of 32) from port A of cell NN.$flatten\mm_layer1.\mult21.\round_exception.$ge$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:613$976 ($ge).
Removed top 29 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult21.\round_exception.$ge$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:613$976 ($ge).
Removed top 3 bits (of 26) from mux cell NN.$flatten\mm_layer1.\mult21.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:612$974 ($mux).
Removed top 24 bits (of 26) from port B of cell NN.$flatten\mm_layer1.\mult21.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:608$972 ($add).
Removed top 15 bits (of 26) from port Y of cell NN.$flatten\mm_layer1.\mult21.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:608$972 ($add).
Removed top 6 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult21.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$970 ($mux).
Removed top 4 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult21.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:606$968 ($and).
Removed top 4 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult21.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:606$968 ($and).
Removed top 5 bits (of 32) from port A of cell NN.$flatten\mm_layer1.\mult21.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:606$967 ($not).
Removed top 4 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult21.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:606$967 ($not).
Removed top 6 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult21.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$965 ($and).
Removed top 6 bits (of 32) from port A of cell NN.$flatten\mm_layer1.\mult21.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$965 ($and).
Removed top 6 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult21.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$965 ($and).
Removed top 6 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult21.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$964 ($not).
Removed top 6 bits (of 32) from port A of cell NN.$flatten\mm_layer1.\mult21.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$964 ($not).
Removed top 6 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult21.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$963 ($mux).
Removed top 2 bits (of 32) from port A of cell NN.$flatten\mm_layer1.\mult21.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$958 ($add).
Removed top 31 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult21.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$958 ($add).
Removed top 6 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult21.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$958 ($add).
Removed top 4 bits (of 30) from port A of cell NN.$flatten\mm_layer1.\mult21.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$958 ($add).
Removed top 5 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult21.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$956 ($or).
Removed top 1 bits (of 24) from port B of cell NN.$flatten\mm_layer1.\mult21.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:598$946 ($and).
Removed top 1 bits (of 27) from port A of cell NN.$flatten\mm_layer1.\mult21.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:596$939 ($not).
Removed top 9 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult21.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:672$936 ($mux).
Removed top 9 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult21.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:672$935 ($mux).
Removed top 9 bits (of 32) from port A of cell NN.$flatten\mm_layer1.\mult21.\round_exception.$shr$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:672$933 ($shr).
Removed top 9 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult21.\round_exception.$shr$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:672$933 ($shr).
Removed top 24 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult21.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$931 ($or).
Removed top 24 bits (of 32) from port A of cell NN.$flatten\mm_layer1.\mult21.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$931 ($or).
Removed top 24 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult21.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$931 ($or).
Removed top 24 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult21.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$930 ($mux).
Removed top 24 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult21.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$927 ($mux).
Removed top 31 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult21.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$926 ($add).
Removed top 24 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult21.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$926 ($add).
Removed top 24 bits (of 32) from port A of cell NN.$flatten\mm_layer1.\mult21.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$926 ($add).
Removed top 1 bits (of 10) from port A of cell NN.$flatten\mm_layer1.\mult21.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$925 ($sub).
Removed top 1 bits (of 9) from port B of cell NN.$flatten\mm_layer1.\mult21.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$925 ($sub).
Removed top 24 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult21.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$925 ($sub).
Removed top 1 bits (of 9) from port A of cell NN.$flatten\mm_layer1.\mult21.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$925 ($sub).
Removed top 24 bits (of 32) from port A of cell NN.$flatten\mm_layer1.\mult21.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:670$924 ($sub).
Removed top 1 bits (of 10) from port B of cell NN.$flatten\mm_layer1.\mult21.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:670$924 ($sub).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult21.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:670$924 ($sub).
Removed top 7 bits (of 8) from port A of cell NN.$flatten\mm_layer1.\mult21.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:670$924 ($sub).
Removed top 4 bits (of 9) from port B of cell NN.$flatten\mm_layer1.\mult21.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:670$924 ($sub).
Removed top 1 bits (of 10) from port A of cell NN.$flatten\mm_layer1.\mult21.\round_exception.$lt$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:668$923 ($lt).
Removed top 1 bits (of 9) from port B of cell NN.$flatten\mm_layer1.\mult21.\round_exception.$lt$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:668$923 ($lt).
Removed top 9 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult21.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$922 ($or).
Removed top 9 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult21.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$922 ($or).
Removed top 9 bits (of 32) from port A of cell NN.$flatten\mm_layer1.\mult21.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$922 ($or).
Removed top 9 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult21.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$921 ($or).
Removed top 9 bits (of 32) from port A of cell NN.$flatten\mm_layer1.\mult21.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$921 ($or).
Removed top 9 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult21.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$921 ($or).
Removed top 10 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult21.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:658$920 ($mux).
Removed top 9 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult21.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$913 ($or).
Removed top 9 bits (of 32) from port A of cell NN.$flatten\mm_layer1.\mult21.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$913 ($or).
Removed top 9 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult21.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$913 ($or).
Removed top 9 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult21.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:656$912 ($mux).
Removed top 9 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult21.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$907 ($mux).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult21.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$905 ($or).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\mm_layer1.\mult21.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$905 ($or).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult21.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$905 ($or).
Removed top 23 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult21.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:652$904 ($mux).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult21.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$903 ($or).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\mm_layer1.\mult21.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$903 ($or).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult21.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$903 ($or).
Removed top 23 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult21.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:651$902 ($mux).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult21.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$901 ($or).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\mm_layer1.\mult21.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$901 ($or).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult21.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$901 ($or).
Removed top 23 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult21.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:650$900 ($mux).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult21.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$899 ($or).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\mm_layer1.\mult21.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$899 ($or).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult21.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$899 ($or).
Removed top 25 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult21.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:649$898 ($mux).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult21.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$897 ($and).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\mm_layer1.\mult21.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$897 ($and).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult21.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$897 ($and).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult21.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:648$896 ($not).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\mm_layer1.\mult21.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:648$896 ($not).
Removed top 25 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult21.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:648$895 ($mux).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult21.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$894 ($and).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\mm_layer1.\mult21.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$894 ($and).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult21.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$894 ($and).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult21.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:647$893 ($not).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\mm_layer1.\mult21.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:647$893 ($not).
Removed top 24 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult21.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:647$892 ($mux).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult21.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$891 ($and).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\mm_layer1.\mult21.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$891 ($and).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult21.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$891 ($and).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult21.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:646$890 ($not).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\mm_layer1.\mult21.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:646$890 ($not).
Removed top 23 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult21.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:646$889 ($mux).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult21.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$888 ($and).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult21.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$888 ($and).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult21.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$887 ($not).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\mm_layer1.\mult21.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$887 ($not).
Removed top 23 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult21.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$886 ($mux).
Removed top 31 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult21.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:643$884 ($mux).
Removed top 27 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult12.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$811 ($mux).
Removed top 27 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult12.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$811 ($mux).
Removed top 1 bits (of 23) from port Y of cell NN.$flatten\mm_layer1.\mult12.$shl$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:55$466 ($shl).
Removed top 1 bits (of 23) from port Y of cell NN.$flatten\mm_layer1.\mult12.$shl$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:56$468 ($shl).
Removed top 4 bits (of 9) from port A of cell NN.$flatten\mm_layer1.\mult12.$auto$opt_expr.cc:716:replace_const_cells$1141 ($not).
Removed top 23 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult12.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:57$472 ($mux).
Removed top 30 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult12.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:58$473 ($mux).
Removed top 1 bits (of 25) from port A of cell NN.$flatten\mm_layer1.\mult12.$mul$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:92$519 ($mul).
Removed top 1 bits (of 25) from port B of cell NN.$flatten\mm_layer1.\mult12.$mul$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:92$519 ($mul).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\mm_layer1.\mult12.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:57$475 ($add).
Removed top 24 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult12.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:57$475 ($add).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult12.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:57$475 ($add).
Removed top 4 bits (of 9) from port A of cell NN.$flatten\mm_layer1.\mult12.$auto$opt_expr.cc:716:replace_const_cells$1143 ($not).
Removed top 23 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult12.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:59$478 ($mux).
Removed top 30 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult12.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:60$479 ($mux).
Removed top 22 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult12.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:91$518 ($sub).
Removed top 22 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult12.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:91$518 ($sub).
Removed top 22 bits (of 32) from port A of cell NN.$flatten\mm_layer1.\mult12.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:91$518 ($sub).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\mm_layer1.\mult12.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:59$481 ($add).
Removed top 24 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult12.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:59$481 ($add).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult12.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:59$481 ($add).
Converting cell NN.$flatten\mm_layer1.\mult12.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:91$517 ($add) from signed to unsigned.
Removed top 22 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult12.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:91$517 ($add).
Removed top 1 bits (of 10) from port A of cell NN.$flatten\mm_layer1.\mult12.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:91$517 ($add).
Removed top 1 bits (of 10) from port B of cell NN.$flatten\mm_layer1.\mult12.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:91$517 ($add).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult12.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$810 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult12.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$810 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult12.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$809 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult12.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$808 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult12.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$808 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult12.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$807 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult12.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$806 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult12.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$806 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult12.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$805 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult12.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$804 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult12.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$804 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult12.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$803 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult12.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$802 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult12.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$802 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult12.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$801 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult12.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$800 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult12.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$800 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult12.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$799 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult12.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$798 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult12.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$798 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult12.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$797 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult12.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$796 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult12.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$796 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult12.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$795 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult12.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$794 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult12.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$794 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult12.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$793 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult12.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$792 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult12.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$792 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult12.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$791 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult12.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$790 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult12.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$790 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult12.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$789 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult12.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$788 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult12.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$788 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult12.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$787 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult12.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$786 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult12.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$786 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult12.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$785 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult12.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$784 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult12.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$784 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult12.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$783 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult12.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$782 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult12.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$782 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult12.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$781 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult12.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$780 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult12.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$780 ($or).
Removed top 29 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult12.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$779 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult12.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$778 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult12.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$778 ($or).
Removed top 29 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult12.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$777 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult12.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$776 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult12.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$776 ($or).
Removed top 29 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult12.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$775 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult12.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$774 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult12.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$774 ($or).
Removed top 29 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult12.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$773 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult12.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$772 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult12.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$772 ($or).
Removed top 30 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult12.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$771 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult12.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$770 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult12.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$770 ($or).
Removed top 30 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult12.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$769 ($mux).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult12.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$812 ($or).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult12.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$812 ($or).
Removed top 31 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult12.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$767 ($mux).
Removed top 8 bits (of 32) from port A of cell NN.$flatten\mm_layer1.\mult12.\norm_a.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$766 ($and).
Removed top 8 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult12.\norm_a.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$766 ($and).
Removed top 8 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult12.\norm_a.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$766 ($and).
Removed top 9 bits (of 32) from port A of cell NN.$flatten\mm_layer1.\mult12.\norm_a.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$765 ($add).
Removed top 31 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult12.\norm_a.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$765 ($add).
Removed top 8 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult12.\norm_a.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$765 ($add).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult12.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$810 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult12.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$810 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult12.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$809 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult12.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$808 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult12.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$808 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult12.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$807 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult12.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$806 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult12.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$806 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult12.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$805 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult12.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$804 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult12.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$804 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult12.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$803 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult12.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$802 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult12.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$802 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult12.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$801 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult12.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$800 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult12.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$800 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult12.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$799 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult12.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$798 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult12.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$798 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult12.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$797 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult12.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$796 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult12.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$796 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult12.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$795 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult12.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$794 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult12.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$794 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult12.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$793 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult12.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$792 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult12.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$792 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult12.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$791 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult12.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$790 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult12.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$790 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult12.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$789 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult12.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$788 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult12.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$788 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult12.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$787 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult12.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$786 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult12.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$786 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult12.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$785 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult12.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$784 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult12.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$784 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult12.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$783 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult12.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$782 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult12.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$782 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult12.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$781 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult12.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$780 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult12.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$780 ($or).
Removed top 29 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult12.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$779 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult12.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$778 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult12.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$778 ($or).
Removed top 29 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult12.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$777 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult12.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$776 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult12.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$776 ($or).
Removed top 29 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult12.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$775 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult12.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$774 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult12.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$774 ($or).
Removed top 29 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult12.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$773 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult12.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$772 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult12.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$772 ($or).
Removed top 30 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult12.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$771 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult12.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$770 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult12.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$770 ($or).
Removed top 30 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult12.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$769 ($mux).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult12.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$812 ($or).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult12.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$812 ($or).
Removed top 31 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult12.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$767 ($mux).
Removed top 8 bits (of 32) from port A of cell NN.$flatten\mm_layer1.\mult12.\norm_b.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$766 ($and).
Removed top 8 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult12.\norm_b.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$766 ($and).
Removed top 8 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult12.\norm_b.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$766 ($and).
Removed top 9 bits (of 32) from port A of cell NN.$flatten\mm_layer1.\mult12.\norm_b.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$765 ($add).
Removed top 31 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult12.\norm_b.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$765 ($add).
Removed top 8 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult12.\norm_b.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$765 ($add).
Removed top 382 bits (of 513) from port Y of cell NN.$flatten\mm_layer1.\mult12.\round_exception.\genblk1.genblk1.lowmask_roundmask.$sshr$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:427$848 ($sshr).
Removed top 24 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult12.\round_exception.$lt$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:614$977 ($lt).
Removed top 28 bits (of 32) from port A of cell NN.$flatten\mm_layer1.\mult12.\round_exception.$ge$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:613$976 ($ge).
Removed top 29 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult12.\round_exception.$ge$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:613$976 ($ge).
Removed top 3 bits (of 26) from mux cell NN.$flatten\mm_layer1.\mult12.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:612$974 ($mux).
Removed top 24 bits (of 26) from port B of cell NN.$flatten\mm_layer1.\mult12.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:608$972 ($add).
Removed top 15 bits (of 26) from port Y of cell NN.$flatten\mm_layer1.\mult12.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:608$972 ($add).
Removed top 6 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult12.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$970 ($mux).
Removed top 4 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult12.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:606$968 ($and).
Removed top 4 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult12.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:606$968 ($and).
Removed top 5 bits (of 32) from port A of cell NN.$flatten\mm_layer1.\mult12.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:606$967 ($not).
Removed top 4 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult12.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:606$967 ($not).
Removed top 6 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult12.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$965 ($and).
Removed top 6 bits (of 32) from port A of cell NN.$flatten\mm_layer1.\mult12.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$965 ($and).
Removed top 6 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult12.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$965 ($and).
Removed top 6 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult12.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$964 ($not).
Removed top 6 bits (of 32) from port A of cell NN.$flatten\mm_layer1.\mult12.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$964 ($not).
Removed top 6 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult12.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$963 ($mux).
Removed top 2 bits (of 32) from port A of cell NN.$flatten\mm_layer1.\mult12.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$958 ($add).
Removed top 31 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult12.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$958 ($add).
Removed top 6 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult12.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$958 ($add).
Removed top 4 bits (of 30) from port A of cell NN.$flatten\mm_layer1.\mult12.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$958 ($add).
Removed top 5 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult12.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$956 ($or).
Removed top 1 bits (of 24) from port B of cell NN.$flatten\mm_layer1.\mult12.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:598$946 ($and).
Removed top 1 bits (of 27) from port A of cell NN.$flatten\mm_layer1.\mult12.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:596$939 ($not).
Removed top 9 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult12.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:672$936 ($mux).
Removed top 9 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult12.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:672$935 ($mux).
Removed top 9 bits (of 32) from port A of cell NN.$flatten\mm_layer1.\mult12.\round_exception.$shr$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:672$933 ($shr).
Removed top 9 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult12.\round_exception.$shr$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:672$933 ($shr).
Removed top 24 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult12.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$931 ($or).
Removed top 24 bits (of 32) from port A of cell NN.$flatten\mm_layer1.\mult12.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$931 ($or).
Removed top 24 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult12.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$931 ($or).
Removed top 24 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult12.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$930 ($mux).
Removed top 24 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult12.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$927 ($mux).
Removed top 31 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult12.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$926 ($add).
Removed top 24 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult12.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$926 ($add).
Removed top 24 bits (of 32) from port A of cell NN.$flatten\mm_layer1.\mult12.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$926 ($add).
Removed top 1 bits (of 10) from port A of cell NN.$flatten\mm_layer1.\mult12.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$925 ($sub).
Removed top 1 bits (of 9) from port B of cell NN.$flatten\mm_layer1.\mult12.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$925 ($sub).
Removed top 24 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult12.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$925 ($sub).
Removed top 1 bits (of 9) from port A of cell NN.$flatten\mm_layer1.\mult12.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$925 ($sub).
Removed top 24 bits (of 32) from port A of cell NN.$flatten\mm_layer1.\mult12.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:670$924 ($sub).
Removed top 1 bits (of 10) from port B of cell NN.$flatten\mm_layer1.\mult12.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:670$924 ($sub).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult12.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:670$924 ($sub).
Removed top 7 bits (of 8) from port A of cell NN.$flatten\mm_layer1.\mult12.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:670$924 ($sub).
Removed top 4 bits (of 9) from port B of cell NN.$flatten\mm_layer1.\mult12.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:670$924 ($sub).
Removed top 1 bits (of 10) from port A of cell NN.$flatten\mm_layer1.\mult12.\round_exception.$lt$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:668$923 ($lt).
Removed top 1 bits (of 9) from port B of cell NN.$flatten\mm_layer1.\mult12.\round_exception.$lt$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:668$923 ($lt).
Removed top 9 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult12.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$922 ($or).
Removed top 9 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult12.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$922 ($or).
Removed top 9 bits (of 32) from port A of cell NN.$flatten\mm_layer1.\mult12.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$922 ($or).
Removed top 9 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult12.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$921 ($or).
Removed top 9 bits (of 32) from port A of cell NN.$flatten\mm_layer1.\mult12.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$921 ($or).
Removed top 9 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult12.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$921 ($or).
Removed top 10 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult12.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:658$920 ($mux).
Removed top 9 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult12.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$913 ($or).
Removed top 9 bits (of 32) from port A of cell NN.$flatten\mm_layer1.\mult12.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$913 ($or).
Removed top 9 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult12.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$913 ($or).
Removed top 9 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult12.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:656$912 ($mux).
Removed top 9 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult12.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$907 ($mux).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult12.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$905 ($or).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\mm_layer1.\mult12.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$905 ($or).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult12.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$905 ($or).
Removed top 23 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult12.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:652$904 ($mux).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult12.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$903 ($or).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\mm_layer1.\mult12.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$903 ($or).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult12.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$903 ($or).
Removed top 23 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult12.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:651$902 ($mux).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult12.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$901 ($or).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\mm_layer1.\mult12.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$901 ($or).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult12.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$901 ($or).
Removed top 23 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult12.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:650$900 ($mux).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult12.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$899 ($or).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\mm_layer1.\mult12.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$899 ($or).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult12.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$899 ($or).
Removed top 25 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult12.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:649$898 ($mux).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult12.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$897 ($and).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\mm_layer1.\mult12.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$897 ($and).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult12.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$897 ($and).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult12.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:648$896 ($not).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\mm_layer1.\mult12.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:648$896 ($not).
Removed top 25 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult12.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:648$895 ($mux).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult12.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$894 ($and).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\mm_layer1.\mult12.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$894 ($and).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult12.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$894 ($and).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult12.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:647$893 ($not).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\mm_layer1.\mult12.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:647$893 ($not).
Removed top 24 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult12.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:647$892 ($mux).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult12.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$891 ($and).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\mm_layer1.\mult12.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$891 ($and).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult12.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$891 ($and).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult12.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:646$890 ($not).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\mm_layer1.\mult12.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:646$890 ($not).
Removed top 23 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult12.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:646$889 ($mux).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult12.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$888 ($and).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult12.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$888 ($and).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult12.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$887 ($not).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\mm_layer1.\mult12.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$887 ($not).
Removed top 23 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult12.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$886 ($mux).
Removed top 31 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult12.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:643$884 ($mux).
Removed top 27 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult11.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$811 ($mux).
Removed top 27 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult11.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$811 ($mux).
Removed top 1 bits (of 23) from port Y of cell NN.$flatten\mm_layer1.\mult11.$shl$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:55$466 ($shl).
Removed top 1 bits (of 23) from port Y of cell NN.$flatten\mm_layer1.\mult11.$shl$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:56$468 ($shl).
Removed top 4 bits (of 9) from port A of cell NN.$flatten\mm_layer1.\mult11.$auto$opt_expr.cc:716:replace_const_cells$1141 ($not).
Removed top 23 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult11.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:57$472 ($mux).
Removed top 30 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult11.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:58$473 ($mux).
Removed top 1 bits (of 25) from port A of cell NN.$flatten\mm_layer1.\mult11.$mul$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:92$519 ($mul).
Removed top 1 bits (of 25) from port B of cell NN.$flatten\mm_layer1.\mult11.$mul$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:92$519 ($mul).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\mm_layer1.\mult11.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:57$475 ($add).
Removed top 24 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult11.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:57$475 ($add).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult11.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:57$475 ($add).
Removed top 4 bits (of 9) from port A of cell NN.$flatten\mm_layer1.\mult11.$auto$opt_expr.cc:716:replace_const_cells$1143 ($not).
Removed top 23 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult11.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:59$478 ($mux).
Removed top 30 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult11.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:60$479 ($mux).
Removed top 22 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult11.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:91$518 ($sub).
Removed top 22 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult11.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:91$518 ($sub).
Removed top 22 bits (of 32) from port A of cell NN.$flatten\mm_layer1.\mult11.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:91$518 ($sub).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\mm_layer1.\mult11.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:59$481 ($add).
Removed top 24 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult11.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:59$481 ($add).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult11.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:59$481 ($add).
Converting cell NN.$flatten\mm_layer1.\mult11.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:91$517 ($add) from signed to unsigned.
Removed top 22 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult11.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:91$517 ($add).
Removed top 1 bits (of 10) from port A of cell NN.$flatten\mm_layer1.\mult11.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:91$517 ($add).
Removed top 1 bits (of 10) from port B of cell NN.$flatten\mm_layer1.\mult11.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:91$517 ($add).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult11.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$810 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult11.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$810 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult11.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$809 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult11.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$808 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult11.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$808 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult11.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$807 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult11.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$806 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult11.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$806 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult11.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$805 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult11.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$804 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult11.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$804 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult11.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$803 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult11.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$802 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult11.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$802 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult11.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$801 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult11.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$800 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult11.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$800 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult11.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$799 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult11.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$798 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult11.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$798 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult11.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$797 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult11.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$796 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult11.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$796 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult11.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$795 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult11.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$794 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult11.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$794 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult11.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$793 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult11.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$792 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult11.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$792 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult11.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$791 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult11.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$790 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult11.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$790 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult11.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$789 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult11.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$788 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult11.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$788 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult11.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$787 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult11.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$786 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult11.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$786 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult11.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$785 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult11.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$784 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult11.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$784 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult11.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$783 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult11.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$782 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult11.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$782 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult11.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$781 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult11.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$780 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult11.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$780 ($or).
Removed top 29 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult11.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$779 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult11.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$778 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult11.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$778 ($or).
Removed top 29 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult11.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$777 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult11.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$776 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult11.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$776 ($or).
Removed top 29 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult11.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$775 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult11.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$774 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult11.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$774 ($or).
Removed top 29 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult11.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$773 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult11.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$772 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult11.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$772 ($or).
Removed top 30 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult11.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$771 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult11.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$770 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult11.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$770 ($or).
Removed top 30 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult11.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$769 ($mux).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult11.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$812 ($or).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult11.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$812 ($or).
Removed top 31 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult11.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$767 ($mux).
Removed top 8 bits (of 32) from port A of cell NN.$flatten\mm_layer1.\mult11.\norm_a.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$766 ($and).
Removed top 8 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult11.\norm_a.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$766 ($and).
Removed top 8 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult11.\norm_a.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$766 ($and).
Removed top 9 bits (of 32) from port A of cell NN.$flatten\mm_layer1.\mult11.\norm_a.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$765 ($add).
Removed top 31 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult11.\norm_a.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$765 ($add).
Removed top 8 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult11.\norm_a.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$765 ($add).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult11.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$810 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult11.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$810 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult11.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$809 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult11.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$808 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult11.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$808 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult11.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$807 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult11.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$806 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult11.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$806 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult11.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$805 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult11.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$804 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult11.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$804 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult11.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$803 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult11.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$802 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult11.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$802 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult11.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$801 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult11.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$800 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult11.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$800 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult11.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$799 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult11.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$798 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult11.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$798 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult11.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$797 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult11.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$796 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult11.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$796 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult11.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$795 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult11.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$794 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult11.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$794 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult11.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$793 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult11.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$792 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult11.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$792 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult11.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$791 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult11.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$790 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult11.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$790 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult11.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$789 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult11.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$788 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult11.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$788 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult11.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$787 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult11.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$786 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult11.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$786 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult11.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$785 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult11.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$784 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult11.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$784 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult11.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$783 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult11.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$782 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult11.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$782 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult11.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$781 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult11.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$780 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult11.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$780 ($or).
Removed top 29 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult11.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$779 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult11.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$778 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult11.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$778 ($or).
Removed top 29 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult11.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$777 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult11.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$776 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult11.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$776 ($or).
Removed top 29 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult11.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$775 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult11.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$774 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult11.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$774 ($or).
Removed top 29 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult11.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$773 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult11.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$772 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult11.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$772 ($or).
Removed top 30 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult11.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$771 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult11.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$770 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult11.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$770 ($or).
Removed top 30 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult11.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$769 ($mux).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult11.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$812 ($or).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult11.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$812 ($or).
Removed top 31 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult11.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$767 ($mux).
Removed top 8 bits (of 32) from port A of cell NN.$flatten\mm_layer1.\mult11.\norm_b.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$766 ($and).
Removed top 8 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult11.\norm_b.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$766 ($and).
Removed top 8 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult11.\norm_b.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$766 ($and).
Removed top 9 bits (of 32) from port A of cell NN.$flatten\mm_layer1.\mult11.\norm_b.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$765 ($add).
Removed top 31 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult11.\norm_b.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$765 ($add).
Removed top 8 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult11.\norm_b.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$765 ($add).
Removed top 382 bits (of 513) from port Y of cell NN.$flatten\mm_layer1.\mult11.\round_exception.\genblk1.genblk1.lowmask_roundmask.$sshr$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:427$848 ($sshr).
Removed top 24 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult11.\round_exception.$lt$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:614$977 ($lt).
Removed top 28 bits (of 32) from port A of cell NN.$flatten\mm_layer1.\mult11.\round_exception.$ge$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:613$976 ($ge).
Removed top 29 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult11.\round_exception.$ge$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:613$976 ($ge).
Removed top 3 bits (of 26) from mux cell NN.$flatten\mm_layer1.\mult11.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:612$974 ($mux).
Removed top 24 bits (of 26) from port B of cell NN.$flatten\mm_layer1.\mult11.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:608$972 ($add).
Removed top 15 bits (of 26) from port Y of cell NN.$flatten\mm_layer1.\mult11.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:608$972 ($add).
Removed top 6 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult11.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$970 ($mux).
Removed top 4 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult11.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:606$968 ($and).
Removed top 4 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult11.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:606$968 ($and).
Removed top 5 bits (of 32) from port A of cell NN.$flatten\mm_layer1.\mult11.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:606$967 ($not).
Removed top 4 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult11.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:606$967 ($not).
Removed top 6 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult11.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$965 ($and).
Removed top 6 bits (of 32) from port A of cell NN.$flatten\mm_layer1.\mult11.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$965 ($and).
Removed top 6 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult11.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$965 ($and).
Removed top 6 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult11.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$964 ($not).
Removed top 6 bits (of 32) from port A of cell NN.$flatten\mm_layer1.\mult11.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$964 ($not).
Removed top 6 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult11.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$963 ($mux).
Removed top 2 bits (of 32) from port A of cell NN.$flatten\mm_layer1.\mult11.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$958 ($add).
Removed top 31 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult11.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$958 ($add).
Removed top 6 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult11.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$958 ($add).
Removed top 4 bits (of 30) from port A of cell NN.$flatten\mm_layer1.\mult11.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$958 ($add).
Removed top 5 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult11.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$956 ($or).
Removed top 1 bits (of 24) from port B of cell NN.$flatten\mm_layer1.\mult11.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:598$946 ($and).
Removed top 1 bits (of 27) from port A of cell NN.$flatten\mm_layer1.\mult11.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:596$939 ($not).
Removed top 9 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult11.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:672$936 ($mux).
Removed top 9 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult11.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:672$935 ($mux).
Removed top 9 bits (of 32) from port A of cell NN.$flatten\mm_layer1.\mult11.\round_exception.$shr$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:672$933 ($shr).
Removed top 9 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult11.\round_exception.$shr$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:672$933 ($shr).
Removed top 24 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult11.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$931 ($or).
Removed top 24 bits (of 32) from port A of cell NN.$flatten\mm_layer1.\mult11.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$931 ($or).
Removed top 24 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult11.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$931 ($or).
Removed top 24 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult11.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$930 ($mux).
Removed top 24 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult11.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$927 ($mux).
Removed top 31 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult11.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$926 ($add).
Removed top 24 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult11.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$926 ($add).
Removed top 24 bits (of 32) from port A of cell NN.$flatten\mm_layer1.\mult11.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$926 ($add).
Removed top 1 bits (of 10) from port A of cell NN.$flatten\mm_layer1.\mult11.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$925 ($sub).
Removed top 1 bits (of 9) from port B of cell NN.$flatten\mm_layer1.\mult11.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$925 ($sub).
Removed top 24 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult11.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$925 ($sub).
Removed top 1 bits (of 9) from port A of cell NN.$flatten\mm_layer1.\mult11.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$925 ($sub).
Removed top 24 bits (of 32) from port A of cell NN.$flatten\mm_layer1.\mult11.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:670$924 ($sub).
Removed top 1 bits (of 10) from port B of cell NN.$flatten\mm_layer1.\mult11.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:670$924 ($sub).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult11.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:670$924 ($sub).
Removed top 7 bits (of 8) from port A of cell NN.$flatten\mm_layer1.\mult11.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:670$924 ($sub).
Removed top 4 bits (of 9) from port B of cell NN.$flatten\mm_layer1.\mult11.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:670$924 ($sub).
Removed top 1 bits (of 10) from port A of cell NN.$flatten\mm_layer1.\mult11.\round_exception.$lt$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:668$923 ($lt).
Removed top 1 bits (of 9) from port B of cell NN.$flatten\mm_layer1.\mult11.\round_exception.$lt$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:668$923 ($lt).
Removed top 9 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult11.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$922 ($or).
Removed top 9 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult11.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$922 ($or).
Removed top 9 bits (of 32) from port A of cell NN.$flatten\mm_layer1.\mult11.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$922 ($or).
Removed top 9 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult11.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$921 ($or).
Removed top 9 bits (of 32) from port A of cell NN.$flatten\mm_layer1.\mult11.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$921 ($or).
Removed top 9 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult11.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$921 ($or).
Removed top 10 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult11.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:658$920 ($mux).
Removed top 9 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult11.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$913 ($or).
Removed top 9 bits (of 32) from port A of cell NN.$flatten\mm_layer1.\mult11.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$913 ($or).
Removed top 9 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult11.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$913 ($or).
Removed top 9 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult11.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:656$912 ($mux).
Removed top 9 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult11.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$907 ($mux).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult11.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$905 ($or).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\mm_layer1.\mult11.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$905 ($or).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult11.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$905 ($or).
Removed top 23 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult11.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:652$904 ($mux).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult11.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$903 ($or).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\mm_layer1.\mult11.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$903 ($or).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult11.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$903 ($or).
Removed top 23 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult11.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:651$902 ($mux).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult11.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$901 ($or).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\mm_layer1.\mult11.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$901 ($or).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult11.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$901 ($or).
Removed top 23 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult11.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:650$900 ($mux).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult11.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$899 ($or).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\mm_layer1.\mult11.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$899 ($or).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult11.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$899 ($or).
Removed top 25 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult11.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:649$898 ($mux).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult11.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$897 ($and).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\mm_layer1.\mult11.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$897 ($and).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult11.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$897 ($and).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult11.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:648$896 ($not).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\mm_layer1.\mult11.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:648$896 ($not).
Removed top 25 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult11.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:648$895 ($mux).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult11.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$894 ($and).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\mm_layer1.\mult11.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$894 ($and).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult11.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$894 ($and).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult11.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:647$893 ($not).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\mm_layer1.\mult11.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:647$893 ($not).
Removed top 24 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult11.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:647$892 ($mux).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult11.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$891 ($and).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\mm_layer1.\mult11.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$891 ($and).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult11.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$891 ($and).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult11.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:646$890 ($not).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\mm_layer1.\mult11.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:646$890 ($not).
Removed top 23 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult11.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:646$889 ($mux).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult11.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$888 ($and).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\mm_layer1.\mult11.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$888 ($and).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\mm_layer1.\mult11.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$887 ($not).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\mm_layer1.\mult11.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$887 ($not).
Removed top 23 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult11.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$886 ($mux).
Removed top 31 bits (of 32) from mux cell NN.$flatten\mm_layer1.\mult11.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:643$884 ($mux).
Removed top 1 bits (of 25) from port A of cell NN.$flatten\add_bias_1.\add_sub_rounder.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:113$150 ($add).
Removed top 1 bits (of 25) from port A of cell NN.$flatten\add_bias_1.\add_sub_rounder.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:114$151 ($add).
Removed top 4 bits (of 5) from port A of cell NN.$flatten\add_bias_1.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$201 ($or).
Removed top 3 bits (of 5) from port B of cell NN.$flatten\add_bias_1.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$201 ($or).
Removed top 3 bits (of 5) from port Y of cell NN.$flatten\add_bias_1.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$201 ($or).
Removed top 3 bits (of 5) from port A of cell NN.$flatten\add_bias_1.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$206 ($or).
Removed top 3 bits (of 5) from port B of cell NN.$flatten\add_bias_1.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$206 ($or).
Removed top 3 bits (of 5) from port Y of cell NN.$flatten\add_bias_1.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$206 ($or).
Removed top 3 bits (of 5) from port A of cell NN.$flatten\add_bias_1.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$211 ($or).
Removed top 2 bits (of 5) from port B of cell NN.$flatten\add_bias_1.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$211 ($or).
Removed top 2 bits (of 5) from port Y of cell NN.$flatten\add_bias_1.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$211 ($or).
Removed top 2 bits (of 5) from port A of cell NN.$flatten\add_bias_1.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$216 ($or).
Removed top 2 bits (of 5) from port B of cell NN.$flatten\add_bias_1.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$216 ($or).
Removed top 2 bits (of 5) from port Y of cell NN.$flatten\add_bias_1.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$216 ($or).
Removed top 2 bits (of 5) from port A of cell NN.$flatten\add_bias_1.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$221 ($or).
Removed top 2 bits (of 5) from port B of cell NN.$flatten\add_bias_1.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$221 ($or).
Removed top 2 bits (of 5) from port Y of cell NN.$flatten\add_bias_1.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$221 ($or).
Removed top 2 bits (of 5) from port A of cell NN.$flatten\add_bias_1.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$226 ($or).
Removed top 2 bits (of 5) from port B of cell NN.$flatten\add_bias_1.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$226 ($or).
Removed top 2 bits (of 5) from port Y of cell NN.$flatten\add_bias_1.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$226 ($or).
Removed top 2 bits (of 5) from port A of cell NN.$flatten\add_bias_1.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$231 ($or).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\add_bias_1.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$231 ($or).
Removed top 1 bits (of 5) from port Y of cell NN.$flatten\add_bias_1.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$231 ($or).
Removed top 1 bits (of 5) from port A of cell NN.$flatten\add_bias_1.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$236 ($or).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\add_bias_1.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$236 ($or).
Removed top 1 bits (of 5) from port Y of cell NN.$flatten\add_bias_1.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$236 ($or).
Removed top 1 bits (of 5) from port A of cell NN.$flatten\add_bias_1.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$241 ($or).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\add_bias_1.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$241 ($or).
Removed top 1 bits (of 5) from port Y of cell NN.$flatten\add_bias_1.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$241 ($or).
Removed top 1 bits (of 5) from port A of cell NN.$flatten\add_bias_1.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$246 ($or).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\add_bias_1.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$246 ($or).
Removed top 1 bits (of 5) from port Y of cell NN.$flatten\add_bias_1.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$246 ($or).
Removed top 1 bits (of 5) from port A of cell NN.$flatten\add_bias_1.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$251 ($or).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\add_bias_1.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$251 ($or).
Removed top 1 bits (of 5) from port Y of cell NN.$flatten\add_bias_1.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$251 ($or).
Removed top 1 bits (of 5) from port A of cell NN.$flatten\add_bias_1.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$256 ($or).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\add_bias_1.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$256 ($or).
Removed top 1 bits (of 5) from port Y of cell NN.$flatten\add_bias_1.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$256 ($or).
Removed top 1 bits (of 5) from port A of cell NN.$flatten\add_bias_1.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$261 ($or).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\add_bias_1.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$261 ($or).
Removed top 1 bits (of 5) from port Y of cell NN.$flatten\add_bias_1.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$261 ($or).
Removed top 1 bits (of 5) from port A of cell NN.$flatten\add_bias_1.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$266 ($or).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\add_bias_1.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$266 ($or).
Removed top 1 bits (of 5) from port Y of cell NN.$flatten\add_bias_1.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$266 ($or).
Removed top 1 bits (of 5) from port A of cell NN.$flatten\add_bias_1.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$271 ($or).
Removed top 7 bits (of 8) from port B of cell NN.$flatten\add_bias_1.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:237$309 ($eq).
Removed top 1 bits (of 27) from port B of cell NN.$flatten\add_bias_1.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:237$311 ($and).
Removed top 6 bits (of 8) from port B of cell NN.$flatten\add_bias_1.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:238$313 ($eq).
Removed top 2 bits (of 27) from port B of cell NN.$flatten\add_bias_1.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:238$315 ($and).
Removed top 6 bits (of 8) from port B of cell NN.$flatten\add_bias_1.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:239$317 ($eq).
Removed top 3 bits (of 27) from port B of cell NN.$flatten\add_bias_1.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:239$319 ($and).
Removed top 5 bits (of 8) from port B of cell NN.$flatten\add_bias_1.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:240$321 ($eq).
Removed top 4 bits (of 27) from port B of cell NN.$flatten\add_bias_1.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:240$323 ($and).
Removed top 5 bits (of 8) from port B of cell NN.$flatten\add_bias_1.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:241$325 ($eq).
Removed top 5 bits (of 27) from port B of cell NN.$flatten\add_bias_1.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:241$327 ($and).
Removed top 5 bits (of 8) from port B of cell NN.$flatten\add_bias_1.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:242$329 ($eq).
Removed top 6 bits (of 27) from port B of cell NN.$flatten\add_bias_1.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:242$331 ($and).
Removed top 5 bits (of 8) from port B of cell NN.$flatten\add_bias_1.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:243$333 ($eq).
Removed top 7 bits (of 27) from port B of cell NN.$flatten\add_bias_1.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:243$335 ($and).
Removed top 4 bits (of 8) from port B of cell NN.$flatten\add_bias_1.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:244$337 ($eq).
Removed top 8 bits (of 27) from port B of cell NN.$flatten\add_bias_1.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:244$339 ($and).
Removed top 4 bits (of 8) from port B of cell NN.$flatten\add_bias_1.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:245$341 ($eq).
Removed top 9 bits (of 27) from port B of cell NN.$flatten\add_bias_1.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:245$343 ($and).
Removed top 4 bits (of 8) from port B of cell NN.$flatten\add_bias_1.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:246$345 ($eq).
Removed top 10 bits (of 27) from port B of cell NN.$flatten\add_bias_1.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:246$347 ($and).
Removed top 4 bits (of 8) from port B of cell NN.$flatten\add_bias_1.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:247$349 ($eq).
Removed top 11 bits (of 27) from port B of cell NN.$flatten\add_bias_1.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:247$351 ($and).
Removed top 4 bits (of 8) from port B of cell NN.$flatten\add_bias_1.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:248$353 ($eq).
Removed top 12 bits (of 27) from port B of cell NN.$flatten\add_bias_1.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:248$355 ($and).
Removed top 4 bits (of 8) from port B of cell NN.$flatten\add_bias_1.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:249$357 ($eq).
Removed top 13 bits (of 27) from port B of cell NN.$flatten\add_bias_1.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:249$359 ($and).
Removed top 4 bits (of 8) from port B of cell NN.$flatten\add_bias_1.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:250$361 ($eq).
Removed top 14 bits (of 27) from port B of cell NN.$flatten\add_bias_1.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:250$363 ($and).
Removed top 4 bits (of 8) from port B of cell NN.$flatten\add_bias_1.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:251$365 ($eq).
Removed top 15 bits (of 27) from port B of cell NN.$flatten\add_bias_1.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:251$367 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\add_bias_1.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:252$369 ($eq).
Removed top 16 bits (of 27) from port B of cell NN.$flatten\add_bias_1.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:252$371 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\add_bias_1.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:253$373 ($eq).
Removed top 17 bits (of 27) from port B of cell NN.$flatten\add_bias_1.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:253$375 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\add_bias_1.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:254$377 ($eq).
Removed top 18 bits (of 27) from port B of cell NN.$flatten\add_bias_1.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:254$379 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\add_bias_1.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:255$381 ($eq).
Removed top 19 bits (of 27) from port B of cell NN.$flatten\add_bias_1.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:255$383 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\add_bias_1.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:256$385 ($eq).
Removed top 20 bits (of 27) from port B of cell NN.$flatten\add_bias_1.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:256$387 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\add_bias_1.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:257$389 ($eq).
Removed top 21 bits (of 27) from port B of cell NN.$flatten\add_bias_1.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:257$391 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\add_bias_1.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:258$393 ($eq).
Removed top 22 bits (of 27) from port B of cell NN.$flatten\add_bias_1.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:258$395 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\add_bias_1.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:259$397 ($eq).
Removed top 23 bits (of 27) from port B of cell NN.$flatten\add_bias_1.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:259$399 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\add_bias_1.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:260$401 ($eq).
Removed top 24 bits (of 27) from port B of cell NN.$flatten\add_bias_1.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:260$403 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\add_bias_1.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:261$405 ($eq).
Removed top 25 bits (of 27) from port B of cell NN.$flatten\add_bias_1.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:261$407 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\add_bias_1.\exp_equalizer.$ge$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:262$409 ($ge).
Removed top 26 bits (of 27) from port B of cell NN.$flatten\add_bias_1.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:262$411 ($and).
Removed top 1 bits (of 3) from port B of cell NN.$flatten\add_bias_1.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:170$127 ($eq).
Removed top 1 bits (of 3) from port B of cell NN.$flatten\add_bias_1.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:168$123 ($eq).
Removed top 2 bits (of 3) from port B of cell NN.$flatten\add_bias_1.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:167$120 ($eq).
Removed top 9 bits (of 32) from mux cell NN.$flatten\add_bias_1.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:153$95 ($mux).
Removed top 1 bits (of 32) from mux cell NN.$flatten\add_bias_1.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:147$91 ($mux).
Removed top 1 bits (of 32) from mux cell NN.$flatten\add_bias_1.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:147$90 ($mux).
Removed top 1 bits (of 32) from mux cell NN.$flatten\add_bias_1.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:148$89 ($mux).
Removed top 7 bits (of 8) from port B of cell NN.$flatten\add_bias_1.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:145$82 ($and).
Removed top 7 bits (of 8) from port Y of cell NN.$flatten\add_bias_1.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:145$79 ($or).
Removed top 3 bits (of 8) from mux cell NN.$flatten\add_bias_1.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:134$70 ($mux).
Removed top 3 bits (of 8) from mux cell NN.$flatten\add_bias_1.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:134$68 ($mux).
Removed top 7 bits (of 8) from port B of cell NN.$flatten\add_bias_1.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:127$63 ($sub).
Removed top 3 bits (of 8) from mux cell NN.$flatten\add_bias_1.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:125$60 ($mux).
Removed top 1 bits (of 28) from port A of cell NN.$flatten\add_bias_1.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:119$57 ($add).
Removed top 1 bits (of 28) from port B of cell NN.$flatten\add_bias_1.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:119$57 ($add).
Removed top 26 bits (of 27) from port B of cell NN.$flatten\add_bias_1.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:117$55 ($add).
Removed top 24 bits (of 32) from mux cell NN.$flatten\add_bias_1.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:104$51 ($mux).
Removed top 31 bits (of 32) from port B of cell NN.$flatten\add_bias_1.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:104$49 ($sub).
Removed top 24 bits (of 32) from port Y of cell NN.$flatten\add_bias_1.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:104$49 ($sub).
Removed top 24 bits (of 32) from port A of cell NN.$flatten\add_bias_1.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:104$49 ($sub).
Removed top 24 bits (of 32) from port Y of cell NN.$flatten\add_bias_1.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:104$48 ($sub).
Removed top 1 bits (of 25) from port A of cell NN.$flatten\add_bias_2.\add_sub_rounder.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:113$150 ($add).
Removed top 1 bits (of 25) from port A of cell NN.$flatten\add_bias_2.\add_sub_rounder.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:114$151 ($add).
Removed top 4 bits (of 5) from port A of cell NN.$flatten\add_bias_2.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$201 ($or).
Removed top 3 bits (of 5) from port B of cell NN.$flatten\add_bias_2.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$201 ($or).
Removed top 3 bits (of 5) from port Y of cell NN.$flatten\add_bias_2.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$201 ($or).
Removed top 3 bits (of 5) from port A of cell NN.$flatten\add_bias_2.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$206 ($or).
Removed top 3 bits (of 5) from port B of cell NN.$flatten\add_bias_2.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$206 ($or).
Removed top 3 bits (of 5) from port Y of cell NN.$flatten\add_bias_2.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$206 ($or).
Removed top 3 bits (of 5) from port A of cell NN.$flatten\add_bias_2.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$211 ($or).
Removed top 2 bits (of 5) from port B of cell NN.$flatten\add_bias_2.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$211 ($or).
Removed top 2 bits (of 5) from port Y of cell NN.$flatten\add_bias_2.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$211 ($or).
Removed top 2 bits (of 5) from port A of cell NN.$flatten\add_bias_2.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$216 ($or).
Removed top 2 bits (of 5) from port B of cell NN.$flatten\add_bias_2.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$216 ($or).
Removed top 2 bits (of 5) from port Y of cell NN.$flatten\add_bias_2.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$216 ($or).
Removed top 2 bits (of 5) from port A of cell NN.$flatten\add_bias_2.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$221 ($or).
Removed top 2 bits (of 5) from port B of cell NN.$flatten\add_bias_2.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$221 ($or).
Removed top 2 bits (of 5) from port Y of cell NN.$flatten\add_bias_2.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$221 ($or).
Removed top 2 bits (of 5) from port A of cell NN.$flatten\add_bias_2.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$226 ($or).
Removed top 2 bits (of 5) from port B of cell NN.$flatten\add_bias_2.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$226 ($or).
Removed top 2 bits (of 5) from port Y of cell NN.$flatten\add_bias_2.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$226 ($or).
Removed top 2 bits (of 5) from port A of cell NN.$flatten\add_bias_2.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$231 ($or).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\add_bias_2.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$231 ($or).
Removed top 1 bits (of 5) from port Y of cell NN.$flatten\add_bias_2.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$231 ($or).
Removed top 1 bits (of 5) from port A of cell NN.$flatten\add_bias_2.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$236 ($or).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\add_bias_2.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$236 ($or).
Removed top 1 bits (of 5) from port Y of cell NN.$flatten\add_bias_2.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$236 ($or).
Removed top 1 bits (of 5) from port A of cell NN.$flatten\add_bias_2.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$241 ($or).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\add_bias_2.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$241 ($or).
Removed top 1 bits (of 5) from port Y of cell NN.$flatten\add_bias_2.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$241 ($or).
Removed top 1 bits (of 5) from port A of cell NN.$flatten\add_bias_2.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$246 ($or).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\add_bias_2.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$246 ($or).
Removed top 1 bits (of 5) from port Y of cell NN.$flatten\add_bias_2.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$246 ($or).
Removed top 1 bits (of 5) from port A of cell NN.$flatten\add_bias_2.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$251 ($or).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\add_bias_2.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$251 ($or).
Removed top 1 bits (of 5) from port Y of cell NN.$flatten\add_bias_2.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$251 ($or).
Removed top 1 bits (of 5) from port A of cell NN.$flatten\add_bias_2.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$256 ($or).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\add_bias_2.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$256 ($or).
Removed top 1 bits (of 5) from port Y of cell NN.$flatten\add_bias_2.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$256 ($or).
Removed top 1 bits (of 5) from port A of cell NN.$flatten\add_bias_2.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$261 ($or).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\add_bias_2.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$261 ($or).
Removed top 1 bits (of 5) from port Y of cell NN.$flatten\add_bias_2.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$261 ($or).
Removed top 1 bits (of 5) from port A of cell NN.$flatten\add_bias_2.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$266 ($or).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\add_bias_2.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$266 ($or).
Removed top 1 bits (of 5) from port Y of cell NN.$flatten\add_bias_2.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$266 ($or).
Removed top 1 bits (of 5) from port A of cell NN.$flatten\add_bias_2.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$271 ($or).
Removed top 7 bits (of 8) from port B of cell NN.$flatten\add_bias_2.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:237$309 ($eq).
Removed top 1 bits (of 27) from port B of cell NN.$flatten\add_bias_2.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:237$311 ($and).
Removed top 6 bits (of 8) from port B of cell NN.$flatten\add_bias_2.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:238$313 ($eq).
Removed top 2 bits (of 27) from port B of cell NN.$flatten\add_bias_2.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:238$315 ($and).
Removed top 6 bits (of 8) from port B of cell NN.$flatten\add_bias_2.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:239$317 ($eq).
Removed top 3 bits (of 27) from port B of cell NN.$flatten\add_bias_2.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:239$319 ($and).
Removed top 5 bits (of 8) from port B of cell NN.$flatten\add_bias_2.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:240$321 ($eq).
Removed top 4 bits (of 27) from port B of cell NN.$flatten\add_bias_2.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:240$323 ($and).
Removed top 5 bits (of 8) from port B of cell NN.$flatten\add_bias_2.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:241$325 ($eq).
Removed top 5 bits (of 27) from port B of cell NN.$flatten\add_bias_2.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:241$327 ($and).
Removed top 5 bits (of 8) from port B of cell NN.$flatten\add_bias_2.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:242$329 ($eq).
Removed top 6 bits (of 27) from port B of cell NN.$flatten\add_bias_2.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:242$331 ($and).
Removed top 5 bits (of 8) from port B of cell NN.$flatten\add_bias_2.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:243$333 ($eq).
Removed top 7 bits (of 27) from port B of cell NN.$flatten\add_bias_2.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:243$335 ($and).
Removed top 4 bits (of 8) from port B of cell NN.$flatten\add_bias_2.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:244$337 ($eq).
Removed top 8 bits (of 27) from port B of cell NN.$flatten\add_bias_2.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:244$339 ($and).
Removed top 4 bits (of 8) from port B of cell NN.$flatten\add_bias_2.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:245$341 ($eq).
Removed top 9 bits (of 27) from port B of cell NN.$flatten\add_bias_2.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:245$343 ($and).
Removed top 4 bits (of 8) from port B of cell NN.$flatten\add_bias_2.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:246$345 ($eq).
Removed top 10 bits (of 27) from port B of cell NN.$flatten\add_bias_2.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:246$347 ($and).
Removed top 4 bits (of 8) from port B of cell NN.$flatten\add_bias_2.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:247$349 ($eq).
Removed top 11 bits (of 27) from port B of cell NN.$flatten\add_bias_2.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:247$351 ($and).
Removed top 4 bits (of 8) from port B of cell NN.$flatten\add_bias_2.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:248$353 ($eq).
Removed top 12 bits (of 27) from port B of cell NN.$flatten\add_bias_2.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:248$355 ($and).
Removed top 4 bits (of 8) from port B of cell NN.$flatten\add_bias_2.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:249$357 ($eq).
Removed top 13 bits (of 27) from port B of cell NN.$flatten\add_bias_2.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:249$359 ($and).
Removed top 4 bits (of 8) from port B of cell NN.$flatten\add_bias_2.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:250$361 ($eq).
Removed top 14 bits (of 27) from port B of cell NN.$flatten\add_bias_2.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:250$363 ($and).
Removed top 4 bits (of 8) from port B of cell NN.$flatten\add_bias_2.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:251$365 ($eq).
Removed top 15 bits (of 27) from port B of cell NN.$flatten\add_bias_2.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:251$367 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\add_bias_2.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:252$369 ($eq).
Removed top 16 bits (of 27) from port B of cell NN.$flatten\add_bias_2.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:252$371 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\add_bias_2.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:253$373 ($eq).
Removed top 17 bits (of 27) from port B of cell NN.$flatten\add_bias_2.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:253$375 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\add_bias_2.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:254$377 ($eq).
Removed top 18 bits (of 27) from port B of cell NN.$flatten\add_bias_2.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:254$379 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\add_bias_2.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:255$381 ($eq).
Removed top 19 bits (of 27) from port B of cell NN.$flatten\add_bias_2.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:255$383 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\add_bias_2.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:256$385 ($eq).
Removed top 20 bits (of 27) from port B of cell NN.$flatten\add_bias_2.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:256$387 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\add_bias_2.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:257$389 ($eq).
Removed top 21 bits (of 27) from port B of cell NN.$flatten\add_bias_2.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:257$391 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\add_bias_2.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:258$393 ($eq).
Removed top 22 bits (of 27) from port B of cell NN.$flatten\add_bias_2.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:258$395 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\add_bias_2.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:259$397 ($eq).
Removed top 23 bits (of 27) from port B of cell NN.$flatten\add_bias_2.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:259$399 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\add_bias_2.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:260$401 ($eq).
Removed top 24 bits (of 27) from port B of cell NN.$flatten\add_bias_2.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:260$403 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\add_bias_2.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:261$405 ($eq).
Removed top 25 bits (of 27) from port B of cell NN.$flatten\add_bias_2.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:261$407 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\add_bias_2.\exp_equalizer.$ge$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:262$409 ($ge).
Removed top 26 bits (of 27) from port B of cell NN.$flatten\add_bias_2.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:262$411 ($and).
Removed top 9 bits (of 32) from mux cell NN.$flatten\add_bias_2.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:153$95 ($mux).
Removed top 1 bits (of 32) from mux cell NN.$flatten\add_bias_2.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:147$91 ($mux).
Removed top 1 bits (of 32) from mux cell NN.$flatten\add_bias_2.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:147$90 ($mux).
Removed top 1 bits (of 32) from mux cell NN.$flatten\add_bias_2.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:148$89 ($mux).
Removed top 7 bits (of 8) from port B of cell NN.$flatten\add_bias_2.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:145$82 ($and).
Removed top 7 bits (of 8) from port Y of cell NN.$flatten\add_bias_2.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:145$79 ($or).
Removed top 3 bits (of 8) from mux cell NN.$flatten\add_bias_2.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:134$70 ($mux).
Removed top 3 bits (of 8) from mux cell NN.$flatten\add_bias_2.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:134$68 ($mux).
Removed top 7 bits (of 8) from port B of cell NN.$flatten\add_bias_2.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:127$63 ($sub).
Removed top 3 bits (of 8) from mux cell NN.$flatten\add_bias_2.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:125$60 ($mux).
Removed top 1 bits (of 28) from port A of cell NN.$flatten\add_bias_2.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:119$57 ($add).
Removed top 1 bits (of 28) from port B of cell NN.$flatten\add_bias_2.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:119$57 ($add).
Removed top 26 bits (of 27) from port B of cell NN.$flatten\add_bias_2.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:117$55 ($add).
Removed top 24 bits (of 32) from mux cell NN.$flatten\add_bias_2.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:104$51 ($mux).
Removed top 31 bits (of 32) from port B of cell NN.$flatten\add_bias_2.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:104$49 ($sub).
Removed top 24 bits (of 32) from port Y of cell NN.$flatten\add_bias_2.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:104$49 ($sub).
Removed top 24 bits (of 32) from port A of cell NN.$flatten\add_bias_2.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:104$49 ($sub).
Removed top 24 bits (of 32) from port Y of cell NN.$flatten\add_bias_2.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:104$48 ($sub).
Removed top 27 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\mul_inst2.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$811 ($mux).
Removed top 1 bits (of 23) from port Y of cell NN.$flatten\sigmoid_h1.\mul_inst2.$shl$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:56$468 ($shl).
Removed top 4 bits (of 9) from port A of cell NN.$flatten\sigmoid_h1.\mul_inst2.$auto$opt_expr.cc:716:replace_const_cells$1143 ($not).
Removed top 23 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\mul_inst2.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:59$478 ($mux).
Removed top 30 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\mul_inst2.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:60$479 ($mux).
Removed top 22 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\mul_inst2.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:91$518 ($sub).
Removed top 22 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\mul_inst2.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:91$518 ($sub).
Removed top 22 bits (of 32) from port A of cell NN.$flatten\sigmoid_h1.\mul_inst2.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:91$518 ($sub).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\sigmoid_h1.\mul_inst2.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:59$481 ($add).
Removed top 24 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\mul_inst2.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:59$481 ($add).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\mul_inst2.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:59$481 ($add).
Removed top 1 bits (of 10) from port A of cell NN.$flatten\sigmoid_h1.\mul_inst2.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:91$517 ($add).
Converting cell NN.$flatten\sigmoid_h1.\mul_inst2.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:91$517 ($add) from signed to unsigned.
Removed top 22 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\mul_inst2.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:91$517 ($add).
Removed top 1 bits (of 9) from port A of cell NN.$flatten\sigmoid_h1.\mul_inst2.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:91$517 ($add).
Removed top 1 bits (of 10) from port B of cell NN.$flatten\sigmoid_h1.\mul_inst2.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:91$517 ($add).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\mul_inst2.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$810 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\mul_inst2.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$810 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\mul_inst2.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$809 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\mul_inst2.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$808 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\mul_inst2.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$808 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\mul_inst2.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$807 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\mul_inst2.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$806 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\mul_inst2.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$806 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\mul_inst2.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$805 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\mul_inst2.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$804 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\mul_inst2.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$804 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\mul_inst2.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$803 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\mul_inst2.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$802 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\mul_inst2.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$802 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\mul_inst2.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$801 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\mul_inst2.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$800 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\mul_inst2.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$800 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\mul_inst2.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$799 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\mul_inst2.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$798 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\mul_inst2.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$798 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\mul_inst2.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$797 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\mul_inst2.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$796 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\mul_inst2.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$796 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\mul_inst2.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$795 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\mul_inst2.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$794 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\mul_inst2.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$794 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\mul_inst2.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$793 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\mul_inst2.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$792 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\mul_inst2.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$792 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\mul_inst2.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$791 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\mul_inst2.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$790 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\mul_inst2.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$790 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\mul_inst2.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$789 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\mul_inst2.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$788 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\mul_inst2.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$788 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\mul_inst2.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$787 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\mul_inst2.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$786 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\mul_inst2.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$786 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\mul_inst2.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$785 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\mul_inst2.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$784 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\mul_inst2.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$784 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\mul_inst2.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$783 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\mul_inst2.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$782 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\mul_inst2.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$782 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\mul_inst2.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$781 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\mul_inst2.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$780 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\mul_inst2.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$780 ($or).
Removed top 29 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\mul_inst2.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$779 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\mul_inst2.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$778 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\mul_inst2.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$778 ($or).
Removed top 29 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\mul_inst2.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$777 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\mul_inst2.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$776 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\mul_inst2.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$776 ($or).
Removed top 29 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\mul_inst2.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$775 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\mul_inst2.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$774 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\mul_inst2.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$774 ($or).
Removed top 29 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\mul_inst2.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$773 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\mul_inst2.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$772 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\mul_inst2.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$772 ($or).
Removed top 30 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\mul_inst2.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$771 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\mul_inst2.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$770 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\mul_inst2.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$770 ($or).
Removed top 30 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\mul_inst2.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$769 ($mux).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\mul_inst2.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$812 ($or).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\mul_inst2.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$812 ($or).
Removed top 31 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\mul_inst2.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$767 ($mux).
Removed top 8 bits (of 32) from port A of cell NN.$flatten\sigmoid_h1.\mul_inst2.\norm_b.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$766 ($and).
Removed top 8 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\mul_inst2.\norm_b.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$766 ($and).
Removed top 8 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\mul_inst2.\norm_b.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$766 ($and).
Removed top 9 bits (of 32) from port A of cell NN.$flatten\sigmoid_h1.\mul_inst2.\norm_b.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$765 ($add).
Removed top 31 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\mul_inst2.\norm_b.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$765 ($add).
Removed top 8 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\mul_inst2.\norm_b.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$765 ($add).
Removed top 382 bits (of 513) from port Y of cell NN.$flatten\sigmoid_h1.\mul_inst2.\round_exception.\genblk1.genblk1.lowmask_roundmask.$sshr$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:427$848 ($sshr).
Removed top 24 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\mul_inst2.\round_exception.$lt$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:614$977 ($lt).
Removed top 28 bits (of 32) from port A of cell NN.$flatten\sigmoid_h1.\mul_inst2.\round_exception.$ge$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:613$976 ($ge).
Removed top 29 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\mul_inst2.\round_exception.$ge$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:613$976 ($ge).
Removed top 24 bits (of 26) from port B of cell NN.$flatten\sigmoid_h1.\mul_inst2.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:608$972 ($add).
Removed top 15 bits (of 26) from port Y of cell NN.$flatten\sigmoid_h1.\mul_inst2.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:608$972 ($add).
Removed top 6 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\mul_inst2.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$970 ($mux).
Removed top 1 bits (of 27) from port A of cell NN.$flatten\sigmoid_h1.\mul_inst2.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:606$968 ($and).
Removed top 4 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\mul_inst2.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:606$968 ($and).
Removed top 4 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\mul_inst2.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:606$968 ($and).
Removed top 5 bits (of 32) from port A of cell NN.$flatten\sigmoid_h1.\mul_inst2.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:606$967 ($not).
Removed top 4 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\mul_inst2.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:606$967 ($not).
Removed top 6 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\mul_inst2.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$965 ($and).
Removed top 6 bits (of 32) from port A of cell NN.$flatten\sigmoid_h1.\mul_inst2.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$965 ($and).
Removed top 6 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\mul_inst2.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$965 ($and).
Removed top 6 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\mul_inst2.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$964 ($not).
Removed top 6 bits (of 32) from port A of cell NN.$flatten\sigmoid_h1.\mul_inst2.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$964 ($not).
Removed top 6 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\mul_inst2.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$963 ($mux).
Removed top 2 bits (of 32) from port A of cell NN.$flatten\sigmoid_h1.\mul_inst2.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$958 ($add).
Removed top 31 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\mul_inst2.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$958 ($add).
Removed top 6 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\mul_inst2.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$958 ($add).
Removed top 4 bits (of 30) from port A of cell NN.$flatten\sigmoid_h1.\mul_inst2.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$958 ($add).
Removed top 1 bits (of 27) from port A of cell NN.$flatten\sigmoid_h1.\mul_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$956 ($or).
Removed top 5 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\mul_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$956 ($or).
Removed top 1 bits (of 24) from port A of cell NN.$flatten\sigmoid_h1.\mul_inst2.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:598$946 ($and).
Removed top 1 bits (of 24) from port B of cell NN.$flatten\sigmoid_h1.\mul_inst2.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:598$946 ($and).
Removed top 1 bits (of 24) from port Y of cell NN.$flatten\sigmoid_h1.\mul_inst2.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:598$946 ($and).
Removed top 1 bits (of 24) from port A of cell NN.$flatten\sigmoid_h1.\mul_inst2.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:597$941 ($and).
Removed top 1 bits (of 27) from port A of cell NN.$flatten\sigmoid_h1.\mul_inst2.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:596$939 ($not).
Removed top 9 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\mul_inst2.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:672$936 ($mux).
Removed top 9 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\mul_inst2.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:672$935 ($mux).
Removed top 9 bits (of 32) from port A of cell NN.$flatten\sigmoid_h1.\mul_inst2.\round_exception.$shr$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:672$933 ($shr).
Removed top 9 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\mul_inst2.\round_exception.$shr$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:672$933 ($shr).
Removed top 24 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\mul_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$931 ($or).
Removed top 24 bits (of 32) from port A of cell NN.$flatten\sigmoid_h1.\mul_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$931 ($or).
Removed top 24 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\mul_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$931 ($or).
Removed top 24 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\mul_inst2.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$930 ($mux).
Removed top 24 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\mul_inst2.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$927 ($mux).
Removed top 31 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\mul_inst2.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$926 ($add).
Removed top 24 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\mul_inst2.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$926 ($add).
Removed top 24 bits (of 32) from port A of cell NN.$flatten\sigmoid_h1.\mul_inst2.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$926 ($add).
Removed top 1 bits (of 10) from port A of cell NN.$flatten\sigmoid_h1.\mul_inst2.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$925 ($sub).
Removed top 1 bits (of 9) from port B of cell NN.$flatten\sigmoid_h1.\mul_inst2.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$925 ($sub).
Removed top 24 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\mul_inst2.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$925 ($sub).
Removed top 1 bits (of 9) from port A of cell NN.$flatten\sigmoid_h1.\mul_inst2.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$925 ($sub).
Removed top 24 bits (of 32) from port A of cell NN.$flatten\sigmoid_h1.\mul_inst2.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:670$924 ($sub).
Removed top 1 bits (of 10) from port B of cell NN.$flatten\sigmoid_h1.\mul_inst2.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:670$924 ($sub).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\mul_inst2.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:670$924 ($sub).
Removed top 7 bits (of 8) from port A of cell NN.$flatten\sigmoid_h1.\mul_inst2.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:670$924 ($sub).
Removed top 4 bits (of 9) from port B of cell NN.$flatten\sigmoid_h1.\mul_inst2.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:670$924 ($sub).
Removed top 1 bits (of 10) from port A of cell NN.$flatten\sigmoid_h1.\mul_inst2.\round_exception.$lt$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:668$923 ($lt).
Removed top 1 bits (of 9) from port B of cell NN.$flatten\sigmoid_h1.\mul_inst2.\round_exception.$lt$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:668$923 ($lt).
Removed top 9 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\mul_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$922 ($or).
Removed top 9 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\mul_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$922 ($or).
Removed top 9 bits (of 32) from port A of cell NN.$flatten\sigmoid_h1.\mul_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$922 ($or).
Removed top 9 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\mul_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$921 ($or).
Removed top 9 bits (of 32) from port A of cell NN.$flatten\sigmoid_h1.\mul_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$921 ($or).
Removed top 9 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\mul_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$921 ($or).
Removed top 10 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\mul_inst2.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:658$920 ($mux).
Removed top 9 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\mul_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$913 ($or).
Removed top 9 bits (of 32) from port A of cell NN.$flatten\sigmoid_h1.\mul_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$913 ($or).
Removed top 9 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\mul_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$913 ($or).
Removed top 9 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\mul_inst2.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:656$912 ($mux).
Removed top 9 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\mul_inst2.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$907 ($mux).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\mul_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$905 ($or).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\sigmoid_h1.\mul_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$905 ($or).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\mul_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$905 ($or).
Removed top 23 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\mul_inst2.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:652$904 ($mux).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\mul_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$903 ($or).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\sigmoid_h1.\mul_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$903 ($or).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\mul_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$903 ($or).
Removed top 23 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\mul_inst2.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:651$902 ($mux).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\mul_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$901 ($or).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\sigmoid_h1.\mul_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$901 ($or).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\mul_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$901 ($or).
Removed top 23 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\mul_inst2.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:650$900 ($mux).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\mul_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$899 ($or).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\sigmoid_h1.\mul_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$899 ($or).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\mul_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$899 ($or).
Removed top 25 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\mul_inst2.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:649$898 ($mux).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\mul_inst2.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$897 ($and).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\sigmoid_h1.\mul_inst2.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$897 ($and).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\mul_inst2.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$897 ($and).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\mul_inst2.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:648$896 ($not).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\sigmoid_h1.\mul_inst2.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:648$896 ($not).
Removed top 25 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\mul_inst2.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:648$895 ($mux).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\mul_inst2.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$894 ($and).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\sigmoid_h1.\mul_inst2.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$894 ($and).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\mul_inst2.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$894 ($and).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\mul_inst2.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:647$893 ($not).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\sigmoid_h1.\mul_inst2.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:647$893 ($not).
Removed top 24 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\mul_inst2.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:647$892 ($mux).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\mul_inst2.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$891 ($and).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\sigmoid_h1.\mul_inst2.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$891 ($and).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\mul_inst2.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$891 ($and).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\mul_inst2.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:646$890 ($not).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\sigmoid_h1.\mul_inst2.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:646$890 ($not).
Removed top 23 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\mul_inst2.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:646$889 ($mux).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\mul_inst2.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$888 ($and).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\mul_inst2.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$888 ($and).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\mul_inst2.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$887 ($not).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\sigmoid_h1.\mul_inst2.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$887 ($not).
Removed top 23 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\mul_inst2.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$886 ($mux).
Removed top 31 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\mul_inst2.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:643$884 ($mux).
Removed top 1 bits (of 8) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst5.$gt$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:85$28 ($gt).
Removed top 1 bits (of 8) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst5.$ne$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:85$29 ($ne).
Removed top 22 bits (of 23) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst5.$gt$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:85$30 ($gt).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\add_sub_inst5.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:104$48 ($sub).
Removed top 31 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst5.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:104$49 ($sub).
Removed top 24 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\add_sub_inst5.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:104$51 ($mux).
Removed top 26 bits (of 27) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst5.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:117$55 ($add).
Removed top 1 bits (of 28) from port A of cell NN.$flatten\sigmoid_h1.\add_sub_inst5.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:119$57 ($add).
Removed top 1 bits (of 28) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst5.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:119$57 ($add).
Removed top 3 bits (of 8) from mux cell NN.$flatten\sigmoid_h1.\add_sub_inst5.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:125$60 ($mux).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst5.$le$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:126$61 ($le).
Removed top 7 bits (of 8) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst5.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:127$63 ($sub).
Removed top 3 bits (of 8) from mux cell NN.$flatten\sigmoid_h1.\add_sub_inst5.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:134$70 ($mux).
Removed top 7 bits (of 8) from port Y of cell NN.$flatten\sigmoid_h1.\add_sub_inst5.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:145$79 ($or).
Removed top 7 bits (of 8) from port A of cell NN.$flatten\sigmoid_h1.\add_sub_inst5.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:145$80 ($and).
Removed top 7 bits (of 8) from port Y of cell NN.$flatten\sigmoid_h1.\add_sub_inst5.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:145$80 ($and).
Removed top 7 bits (of 8) from port A of cell NN.$flatten\sigmoid_h1.\add_sub_inst5.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:145$82 ($and).
Removed top 7 bits (of 8) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst5.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:145$82 ($and).
Removed top 7 bits (of 8) from port Y of cell NN.$flatten\sigmoid_h1.\add_sub_inst5.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:145$82 ($and).
Removed top 7 bits (of 8) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst5.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:145$83 ($sub).
Removed top 1 bits (of 8) from port A of cell NN.$flatten\sigmoid_h1.\add_sub_inst5.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:148$86 ($eq).
Removed top 1 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\add_sub_inst5.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:148$89 ($mux).
Removed top 1 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\add_sub_inst5.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:147$90 ($mux).
Removed top 9 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\add_sub_inst5.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:153$95 ($mux).
Removed top 1 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\add_sub_inst5.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:153$96 ($mux).
Removed top 26 bits (of 27) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst5.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:262$411 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst5.\exp_equalizer.$ge$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:262$409 ($ge).
Removed top 25 bits (of 27) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst5.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:261$407 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst5.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:261$405 ($eq).
Removed top 24 bits (of 27) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst5.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:260$403 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst5.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:260$401 ($eq).
Removed top 23 bits (of 27) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst5.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:259$399 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst5.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:259$397 ($eq).
Removed top 22 bits (of 27) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst5.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:258$395 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst5.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:258$393 ($eq).
Removed top 21 bits (of 27) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst5.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:257$391 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst5.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:257$389 ($eq).
Removed top 20 bits (of 27) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst5.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:256$387 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst5.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:256$385 ($eq).
Removed top 19 bits (of 27) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst5.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:255$383 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst5.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:255$381 ($eq).
Removed top 18 bits (of 27) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst5.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:254$379 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst5.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:254$377 ($eq).
Removed top 17 bits (of 27) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst5.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:253$375 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst5.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:253$373 ($eq).
Removed top 16 bits (of 27) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst5.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:252$371 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst5.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:252$369 ($eq).
Removed top 15 bits (of 27) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst5.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:251$367 ($and).
Removed top 4 bits (of 8) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst5.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:251$365 ($eq).
Removed top 14 bits (of 27) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst5.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:250$363 ($and).
Removed top 4 bits (of 8) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst5.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:250$361 ($eq).
Removed top 13 bits (of 27) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst5.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:249$359 ($and).
Removed top 4 bits (of 8) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst5.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:249$357 ($eq).
Removed top 12 bits (of 27) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst5.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:248$355 ($and).
Removed top 4 bits (of 8) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst5.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:248$353 ($eq).
Removed top 11 bits (of 27) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst5.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:247$351 ($and).
Removed top 4 bits (of 8) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst5.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:247$349 ($eq).
Removed top 10 bits (of 27) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst5.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:246$347 ($and).
Removed top 4 bits (of 8) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst5.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:246$345 ($eq).
Removed top 9 bits (of 27) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst5.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:245$343 ($and).
Removed top 4 bits (of 8) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst5.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:245$341 ($eq).
Removed top 8 bits (of 27) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst5.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:244$339 ($and).
Removed top 4 bits (of 8) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst5.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:244$337 ($eq).
Removed top 7 bits (of 27) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst5.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:243$335 ($and).
Removed top 5 bits (of 8) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst5.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:243$333 ($eq).
Removed top 6 bits (of 27) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst5.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:242$331 ($and).
Removed top 5 bits (of 8) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst5.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:242$329 ($eq).
Removed top 5 bits (of 27) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst5.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:241$327 ($and).
Removed top 5 bits (of 8) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst5.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:241$325 ($eq).
Removed top 4 bits (of 27) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst5.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:240$323 ($and).
Removed top 5 bits (of 8) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst5.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:240$321 ($eq).
Removed top 3 bits (of 27) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst5.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:239$319 ($and).
Removed top 6 bits (of 8) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst5.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:239$317 ($eq).
Removed top 2 bits (of 27) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst5.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:238$315 ($and).
Removed top 6 bits (of 8) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst5.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:238$313 ($eq).
Removed top 1 bits (of 27) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst5.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:237$311 ($and).
Removed top 7 bits (of 8) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst5.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:237$309 ($eq).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst5.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$266 ($or).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst5.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$261 ($or).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst5.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$256 ($or).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst5.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$251 ($or).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst5.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$246 ($or).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst5.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$241 ($or).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst5.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$236 ($or).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst5.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$231 ($or).
Removed top 2 bits (of 5) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst5.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$226 ($or).
Removed top 2 bits (of 5) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst5.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$221 ($or).
Removed top 2 bits (of 5) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst5.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$216 ($or).
Removed top 2 bits (of 5) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst5.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$211 ($or).
Removed top 3 bits (of 5) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst5.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$206 ($or).
Removed top 4 bits (of 5) from port A of cell NN.$flatten\sigmoid_h1.\add_sub_inst5.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$201 ($or).
Removed top 3 bits (of 5) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst5.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$201 ($or).
Removed top 3 bits (of 5) from port Y of cell NN.$flatten\sigmoid_h1.\add_sub_inst5.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$201 ($or).
Removed top 1 bits (of 25) from port A of cell NN.$flatten\sigmoid_h1.\add_sub_inst5.\add_sub_rounder.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:114$151 ($add).
Removed top 1 bits (of 25) from port A of cell NN.$flatten\sigmoid_h1.\add_sub_inst5.\add_sub_rounder.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:113$150 ($add).
Removed top 27 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\mul_inst1.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$811 ($mux).
Removed top 1 bits (of 23) from port Y of cell NN.$flatten\sigmoid_h1.\mul_inst1.$shl$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:56$468 ($shl).
Removed top 4 bits (of 9) from port A of cell NN.$flatten\sigmoid_h1.\mul_inst1.$auto$opt_expr.cc:716:replace_const_cells$1143 ($not).
Removed top 23 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\mul_inst1.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:59$478 ($mux).
Removed top 30 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\mul_inst1.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:60$479 ($mux).
Removed top 22 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\mul_inst1.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:91$518 ($sub).
Removed top 22 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\mul_inst1.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:91$518 ($sub).
Removed top 22 bits (of 32) from port A of cell NN.$flatten\sigmoid_h1.\mul_inst1.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:91$518 ($sub).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\sigmoid_h1.\mul_inst1.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:59$481 ($add).
Removed top 24 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\mul_inst1.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:59$481 ($add).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\mul_inst1.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:59$481 ($add).
Removed top 1 bits (of 10) from port A of cell NN.$flatten\sigmoid_h1.\mul_inst1.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:91$517 ($add).
Converting cell NN.$flatten\sigmoid_h1.\mul_inst1.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:91$517 ($add) from signed to unsigned.
Removed top 22 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\mul_inst1.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:91$517 ($add).
Removed top 1 bits (of 9) from port A of cell NN.$flatten\sigmoid_h1.\mul_inst1.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:91$517 ($add).
Removed top 1 bits (of 10) from port B of cell NN.$flatten\sigmoid_h1.\mul_inst1.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:91$517 ($add).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\mul_inst1.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$810 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\mul_inst1.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$810 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\mul_inst1.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$809 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\mul_inst1.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$808 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\mul_inst1.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$808 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\mul_inst1.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$807 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\mul_inst1.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$806 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\mul_inst1.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$806 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\mul_inst1.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$805 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\mul_inst1.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$804 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\mul_inst1.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$804 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\mul_inst1.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$803 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\mul_inst1.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$802 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\mul_inst1.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$802 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\mul_inst1.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$801 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\mul_inst1.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$800 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\mul_inst1.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$800 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\mul_inst1.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$799 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\mul_inst1.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$798 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\mul_inst1.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$798 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\mul_inst1.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$797 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\mul_inst1.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$796 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\mul_inst1.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$796 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\mul_inst1.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$795 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\mul_inst1.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$794 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\mul_inst1.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$794 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\mul_inst1.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$793 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\mul_inst1.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$792 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\mul_inst1.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$792 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\mul_inst1.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$791 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\mul_inst1.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$790 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\mul_inst1.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$790 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\mul_inst1.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$789 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\mul_inst1.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$788 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\mul_inst1.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$788 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\mul_inst1.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$787 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\mul_inst1.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$786 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\mul_inst1.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$786 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\mul_inst1.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$785 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\mul_inst1.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$784 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\mul_inst1.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$784 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\mul_inst1.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$783 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\mul_inst1.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$782 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\mul_inst1.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$782 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\mul_inst1.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$781 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\mul_inst1.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$780 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\mul_inst1.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$780 ($or).
Removed top 29 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\mul_inst1.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$779 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\mul_inst1.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$778 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\mul_inst1.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$778 ($or).
Removed top 29 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\mul_inst1.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$777 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\mul_inst1.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$776 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\mul_inst1.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$776 ($or).
Removed top 29 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\mul_inst1.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$775 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\mul_inst1.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$774 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\mul_inst1.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$774 ($or).
Removed top 29 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\mul_inst1.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$773 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\mul_inst1.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$772 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\mul_inst1.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$772 ($or).
Removed top 30 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\mul_inst1.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$771 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\mul_inst1.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$770 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\mul_inst1.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$770 ($or).
Removed top 30 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\mul_inst1.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$769 ($mux).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\mul_inst1.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$812 ($or).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\mul_inst1.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$812 ($or).
Removed top 31 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\mul_inst1.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$767 ($mux).
Removed top 8 bits (of 32) from port A of cell NN.$flatten\sigmoid_h1.\mul_inst1.\norm_b.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$766 ($and).
Removed top 8 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\mul_inst1.\norm_b.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$766 ($and).
Removed top 8 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\mul_inst1.\norm_b.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$766 ($and).
Removed top 9 bits (of 32) from port A of cell NN.$flatten\sigmoid_h1.\mul_inst1.\norm_b.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$765 ($add).
Removed top 31 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\mul_inst1.\norm_b.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$765 ($add).
Removed top 8 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\mul_inst1.\norm_b.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$765 ($add).
Removed top 382 bits (of 513) from port Y of cell NN.$flatten\sigmoid_h1.\mul_inst1.\round_exception.\genblk1.genblk1.lowmask_roundmask.$sshr$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:427$848 ($sshr).
Removed top 24 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\mul_inst1.\round_exception.$lt$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:614$977 ($lt).
Removed top 28 bits (of 32) from port A of cell NN.$flatten\sigmoid_h1.\mul_inst1.\round_exception.$ge$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:613$976 ($ge).
Removed top 29 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\mul_inst1.\round_exception.$ge$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:613$976 ($ge).
Removed top 24 bits (of 26) from port B of cell NN.$flatten\sigmoid_h1.\mul_inst1.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:608$972 ($add).
Removed top 15 bits (of 26) from port Y of cell NN.$flatten\sigmoid_h1.\mul_inst1.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:608$972 ($add).
Removed top 6 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\mul_inst1.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$970 ($mux).
Removed top 1 bits (of 27) from port A of cell NN.$flatten\sigmoid_h1.\mul_inst1.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:606$968 ($and).
Removed top 4 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\mul_inst1.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:606$968 ($and).
Removed top 4 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\mul_inst1.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:606$968 ($and).
Removed top 5 bits (of 32) from port A of cell NN.$flatten\sigmoid_h1.\mul_inst1.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:606$967 ($not).
Removed top 4 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\mul_inst1.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:606$967 ($not).
Removed top 6 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\mul_inst1.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$965 ($and).
Removed top 6 bits (of 32) from port A of cell NN.$flatten\sigmoid_h1.\mul_inst1.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$965 ($and).
Removed top 6 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\mul_inst1.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$965 ($and).
Removed top 6 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\mul_inst1.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$964 ($not).
Removed top 6 bits (of 32) from port A of cell NN.$flatten\sigmoid_h1.\mul_inst1.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$964 ($not).
Removed top 6 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\mul_inst1.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$963 ($mux).
Removed top 2 bits (of 32) from port A of cell NN.$flatten\sigmoid_h1.\mul_inst1.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$958 ($add).
Removed top 31 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\mul_inst1.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$958 ($add).
Removed top 6 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\mul_inst1.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$958 ($add).
Removed top 4 bits (of 30) from port A of cell NN.$flatten\sigmoid_h1.\mul_inst1.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$958 ($add).
Removed top 1 bits (of 27) from port A of cell NN.$flatten\sigmoid_h1.\mul_inst1.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$956 ($or).
Removed top 5 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\mul_inst1.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$956 ($or).
Removed top 1 bits (of 24) from port A of cell NN.$flatten\sigmoid_h1.\mul_inst1.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:598$946 ($and).
Removed top 1 bits (of 24) from port B of cell NN.$flatten\sigmoid_h1.\mul_inst1.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:598$946 ($and).
Removed top 1 bits (of 24) from port Y of cell NN.$flatten\sigmoid_h1.\mul_inst1.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:598$946 ($and).
Removed top 1 bits (of 24) from port A of cell NN.$flatten\sigmoid_h1.\mul_inst1.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:597$941 ($and).
Removed top 1 bits (of 27) from port A of cell NN.$flatten\sigmoid_h1.\mul_inst1.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:596$939 ($not).
Removed top 9 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\mul_inst1.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:672$936 ($mux).
Removed top 9 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\mul_inst1.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:672$935 ($mux).
Removed top 9 bits (of 32) from port A of cell NN.$flatten\sigmoid_h1.\mul_inst1.\round_exception.$shr$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:672$933 ($shr).
Removed top 9 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\mul_inst1.\round_exception.$shr$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:672$933 ($shr).
Removed top 24 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\mul_inst1.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$931 ($or).
Removed top 24 bits (of 32) from port A of cell NN.$flatten\sigmoid_h1.\mul_inst1.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$931 ($or).
Removed top 24 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\mul_inst1.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$931 ($or).
Removed top 24 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\mul_inst1.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$930 ($mux).
Removed top 24 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\mul_inst1.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$927 ($mux).
Removed top 31 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\mul_inst1.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$926 ($add).
Removed top 24 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\mul_inst1.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$926 ($add).
Removed top 24 bits (of 32) from port A of cell NN.$flatten\sigmoid_h1.\mul_inst1.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$926 ($add).
Removed top 1 bits (of 10) from port A of cell NN.$flatten\sigmoid_h1.\mul_inst1.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$925 ($sub).
Removed top 1 bits (of 9) from port B of cell NN.$flatten\sigmoid_h1.\mul_inst1.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$925 ($sub).
Removed top 24 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\mul_inst1.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$925 ($sub).
Removed top 1 bits (of 9) from port A of cell NN.$flatten\sigmoid_h1.\mul_inst1.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$925 ($sub).
Removed top 24 bits (of 32) from port A of cell NN.$flatten\sigmoid_h1.\mul_inst1.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:670$924 ($sub).
Removed top 1 bits (of 10) from port B of cell NN.$flatten\sigmoid_h1.\mul_inst1.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:670$924 ($sub).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\mul_inst1.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:670$924 ($sub).
Removed top 7 bits (of 8) from port A of cell NN.$flatten\sigmoid_h1.\mul_inst1.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:670$924 ($sub).
Removed top 4 bits (of 9) from port B of cell NN.$flatten\sigmoid_h1.\mul_inst1.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:670$924 ($sub).
Removed top 1 bits (of 10) from port A of cell NN.$flatten\sigmoid_h1.\mul_inst1.\round_exception.$lt$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:668$923 ($lt).
Removed top 1 bits (of 9) from port B of cell NN.$flatten\sigmoid_h1.\mul_inst1.\round_exception.$lt$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:668$923 ($lt).
Removed top 9 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\mul_inst1.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$922 ($or).
Removed top 9 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\mul_inst1.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$922 ($or).
Removed top 9 bits (of 32) from port A of cell NN.$flatten\sigmoid_h1.\mul_inst1.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$922 ($or).
Removed top 9 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\mul_inst1.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$921 ($or).
Removed top 9 bits (of 32) from port A of cell NN.$flatten\sigmoid_h1.\mul_inst1.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$921 ($or).
Removed top 9 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\mul_inst1.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$921 ($or).
Removed top 10 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\mul_inst1.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:658$920 ($mux).
Removed top 9 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\mul_inst1.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$913 ($or).
Removed top 9 bits (of 32) from port A of cell NN.$flatten\sigmoid_h1.\mul_inst1.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$913 ($or).
Removed top 9 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\mul_inst1.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$913 ($or).
Removed top 9 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\mul_inst1.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:656$912 ($mux).
Removed top 9 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\mul_inst1.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$907 ($mux).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\mul_inst1.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$905 ($or).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\sigmoid_h1.\mul_inst1.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$905 ($or).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\mul_inst1.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$905 ($or).
Removed top 23 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\mul_inst1.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:652$904 ($mux).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\mul_inst1.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$903 ($or).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\sigmoid_h1.\mul_inst1.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$903 ($or).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\mul_inst1.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$903 ($or).
Removed top 23 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\mul_inst1.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:651$902 ($mux).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\mul_inst1.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$901 ($or).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\sigmoid_h1.\mul_inst1.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$901 ($or).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\mul_inst1.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$901 ($or).
Removed top 23 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\mul_inst1.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:650$900 ($mux).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\mul_inst1.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$899 ($or).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\sigmoid_h1.\mul_inst1.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$899 ($or).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\mul_inst1.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$899 ($or).
Removed top 25 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\mul_inst1.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:649$898 ($mux).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\mul_inst1.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$897 ($and).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\sigmoid_h1.\mul_inst1.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$897 ($and).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\mul_inst1.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$897 ($and).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\mul_inst1.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:648$896 ($not).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\sigmoid_h1.\mul_inst1.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:648$896 ($not).
Removed top 25 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\mul_inst1.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:648$895 ($mux).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\mul_inst1.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$894 ($and).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\sigmoid_h1.\mul_inst1.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$894 ($and).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\mul_inst1.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$894 ($and).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\mul_inst1.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:647$893 ($not).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\sigmoid_h1.\mul_inst1.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:647$893 ($not).
Removed top 24 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\mul_inst1.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:647$892 ($mux).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\mul_inst1.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$891 ($and).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\sigmoid_h1.\mul_inst1.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$891 ($and).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\mul_inst1.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$891 ($and).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\mul_inst1.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:646$890 ($not).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\sigmoid_h1.\mul_inst1.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:646$890 ($not).
Removed top 23 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\mul_inst1.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:646$889 ($mux).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\mul_inst1.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$888 ($and).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\mul_inst1.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$888 ($and).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\mul_inst1.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$887 ($not).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\sigmoid_h1.\mul_inst1.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$887 ($not).
Removed top 23 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\mul_inst1.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$886 ($mux).
Removed top 31 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\mul_inst1.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:643$884 ($mux).
Removed top 1 bits (of 8) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst4.$gt$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:85$28 ($gt).
Removed top 1 bits (of 8) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst4.$ne$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:85$29 ($ne).
Removed top 22 bits (of 23) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst4.$gt$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:85$30 ($gt).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\add_sub_inst4.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:104$48 ($sub).
Removed top 31 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst4.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:104$49 ($sub).
Removed top 24 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\add_sub_inst4.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:104$51 ($mux).
Removed top 26 bits (of 27) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst4.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:117$55 ($add).
Removed top 1 bits (of 28) from port A of cell NN.$flatten\sigmoid_h1.\add_sub_inst4.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:119$57 ($add).
Removed top 1 bits (of 28) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst4.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:119$57 ($add).
Removed top 3 bits (of 8) from mux cell NN.$flatten\sigmoid_h1.\add_sub_inst4.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:125$60 ($mux).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst4.$le$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:126$61 ($le).
Removed top 7 bits (of 8) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst4.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:127$63 ($sub).
Removed top 3 bits (of 8) from mux cell NN.$flatten\sigmoid_h1.\add_sub_inst4.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:134$70 ($mux).
Removed top 7 bits (of 8) from port Y of cell NN.$flatten\sigmoid_h1.\add_sub_inst4.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:145$79 ($or).
Removed top 7 bits (of 8) from port A of cell NN.$flatten\sigmoid_h1.\add_sub_inst4.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:145$80 ($and).
Removed top 7 bits (of 8) from port Y of cell NN.$flatten\sigmoid_h1.\add_sub_inst4.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:145$80 ($and).
Removed top 7 bits (of 8) from port A of cell NN.$flatten\sigmoid_h1.\add_sub_inst4.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:145$82 ($and).
Removed top 7 bits (of 8) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst4.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:145$82 ($and).
Removed top 7 bits (of 8) from port Y of cell NN.$flatten\sigmoid_h1.\add_sub_inst4.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:145$82 ($and).
Removed top 7 bits (of 8) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst4.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:145$83 ($sub).
Removed top 1 bits (of 8) from port A of cell NN.$flatten\sigmoid_h1.\add_sub_inst4.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:148$86 ($eq).
Removed top 1 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\add_sub_inst4.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:148$89 ($mux).
Removed top 1 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\add_sub_inst4.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:147$90 ($mux).
Removed top 9 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\add_sub_inst4.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:153$95 ($mux).
Removed top 1 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\add_sub_inst4.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:153$96 ($mux).
Removed top 26 bits (of 27) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst4.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:262$411 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst4.\exp_equalizer.$ge$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:262$409 ($ge).
Removed top 25 bits (of 27) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst4.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:261$407 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst4.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:261$405 ($eq).
Removed top 24 bits (of 27) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst4.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:260$403 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst4.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:260$401 ($eq).
Removed top 23 bits (of 27) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst4.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:259$399 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst4.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:259$397 ($eq).
Removed top 22 bits (of 27) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst4.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:258$395 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst4.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:258$393 ($eq).
Removed top 21 bits (of 27) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst4.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:257$391 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst4.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:257$389 ($eq).
Removed top 20 bits (of 27) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst4.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:256$387 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst4.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:256$385 ($eq).
Removed top 19 bits (of 27) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst4.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:255$383 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst4.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:255$381 ($eq).
Removed top 18 bits (of 27) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst4.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:254$379 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst4.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:254$377 ($eq).
Removed top 17 bits (of 27) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst4.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:253$375 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst4.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:253$373 ($eq).
Removed top 16 bits (of 27) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst4.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:252$371 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst4.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:252$369 ($eq).
Removed top 15 bits (of 27) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst4.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:251$367 ($and).
Removed top 4 bits (of 8) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst4.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:251$365 ($eq).
Removed top 14 bits (of 27) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst4.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:250$363 ($and).
Removed top 4 bits (of 8) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst4.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:250$361 ($eq).
Removed top 13 bits (of 27) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst4.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:249$359 ($and).
Removed top 4 bits (of 8) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst4.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:249$357 ($eq).
Removed top 12 bits (of 27) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst4.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:248$355 ($and).
Removed top 4 bits (of 8) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst4.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:248$353 ($eq).
Removed top 11 bits (of 27) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst4.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:247$351 ($and).
Removed top 4 bits (of 8) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst4.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:247$349 ($eq).
Removed top 10 bits (of 27) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst4.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:246$347 ($and).
Removed top 4 bits (of 8) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst4.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:246$345 ($eq).
Removed top 9 bits (of 27) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst4.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:245$343 ($and).
Removed top 4 bits (of 8) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst4.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:245$341 ($eq).
Removed top 8 bits (of 27) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst4.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:244$339 ($and).
Removed top 4 bits (of 8) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst4.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:244$337 ($eq).
Removed top 7 bits (of 27) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst4.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:243$335 ($and).
Removed top 5 bits (of 8) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst4.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:243$333 ($eq).
Removed top 6 bits (of 27) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst4.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:242$331 ($and).
Removed top 5 bits (of 8) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst4.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:242$329 ($eq).
Removed top 5 bits (of 27) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst4.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:241$327 ($and).
Removed top 5 bits (of 8) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst4.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:241$325 ($eq).
Removed top 4 bits (of 27) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst4.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:240$323 ($and).
Removed top 5 bits (of 8) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst4.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:240$321 ($eq).
Removed top 3 bits (of 27) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst4.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:239$319 ($and).
Removed top 6 bits (of 8) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst4.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:239$317 ($eq).
Removed top 2 bits (of 27) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst4.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:238$315 ($and).
Removed top 6 bits (of 8) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst4.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:238$313 ($eq).
Removed top 1 bits (of 27) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst4.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:237$311 ($and).
Removed top 7 bits (of 8) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst4.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:237$309 ($eq).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst4.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$266 ($or).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst4.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$261 ($or).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst4.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$256 ($or).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst4.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$251 ($or).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst4.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$246 ($or).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst4.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$241 ($or).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst4.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$236 ($or).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst4.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$231 ($or).
Removed top 2 bits (of 5) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst4.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$226 ($or).
Removed top 2 bits (of 5) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst4.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$221 ($or).
Removed top 2 bits (of 5) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst4.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$216 ($or).
Removed top 2 bits (of 5) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst4.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$211 ($or).
Removed top 3 bits (of 5) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst4.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$206 ($or).
Removed top 4 bits (of 5) from port A of cell NN.$flatten\sigmoid_h1.\add_sub_inst4.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$201 ($or).
Removed top 3 bits (of 5) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst4.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$201 ($or).
Removed top 3 bits (of 5) from port Y of cell NN.$flatten\sigmoid_h1.\add_sub_inst4.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$201 ($or).
Removed top 1 bits (of 25) from port A of cell NN.$flatten\sigmoid_h1.\add_sub_inst4.\add_sub_rounder.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:114$151 ($add).
Removed top 1 bits (of 25) from port A of cell NN.$flatten\sigmoid_h1.\add_sub_inst4.\add_sub_rounder.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:113$150 ($add).
Removed top 1 bits (of 8) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst3.$gt$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:85$28 ($gt).
Removed top 1 bits (of 8) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst3.$ne$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:85$29 ($ne).
Removed top 22 bits (of 23) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst3.$gt$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:85$30 ($gt).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\add_sub_inst3.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:104$48 ($sub).
Removed top 31 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst3.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:104$49 ($sub).
Removed top 24 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\add_sub_inst3.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:104$51 ($mux).
Removed top 26 bits (of 27) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst3.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:117$55 ($add).
Removed top 1 bits (of 28) from port A of cell NN.$flatten\sigmoid_h1.\add_sub_inst3.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:119$57 ($add).
Removed top 1 bits (of 28) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst3.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:119$57 ($add).
Removed top 3 bits (of 8) from mux cell NN.$flatten\sigmoid_h1.\add_sub_inst3.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:125$60 ($mux).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst3.$le$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:126$61 ($le).
Removed top 7 bits (of 8) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst3.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:127$63 ($sub).
Removed top 3 bits (of 8) from mux cell NN.$flatten\sigmoid_h1.\add_sub_inst3.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:134$70 ($mux).
Removed top 7 bits (of 8) from port Y of cell NN.$flatten\sigmoid_h1.\add_sub_inst3.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:145$79 ($or).
Removed top 7 bits (of 8) from port A of cell NN.$flatten\sigmoid_h1.\add_sub_inst3.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:145$80 ($and).
Removed top 7 bits (of 8) from port Y of cell NN.$flatten\sigmoid_h1.\add_sub_inst3.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:145$80 ($and).
Removed top 7 bits (of 8) from port A of cell NN.$flatten\sigmoid_h1.\add_sub_inst3.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:145$82 ($and).
Removed top 7 bits (of 8) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst3.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:145$82 ($and).
Removed top 7 bits (of 8) from port Y of cell NN.$flatten\sigmoid_h1.\add_sub_inst3.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:145$82 ($and).
Removed top 7 bits (of 8) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst3.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:145$83 ($sub).
Removed top 1 bits (of 8) from port A of cell NN.$flatten\sigmoid_h1.\add_sub_inst3.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:148$86 ($eq).
Removed top 1 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\add_sub_inst3.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:148$89 ($mux).
Removed top 1 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\add_sub_inst3.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:147$90 ($mux).
Removed top 9 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\add_sub_inst3.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:153$95 ($mux).
Removed top 1 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\add_sub_inst3.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:153$96 ($mux).
Removed top 26 bits (of 27) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst3.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:262$411 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst3.\exp_equalizer.$ge$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:262$409 ($ge).
Removed top 25 bits (of 27) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst3.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:261$407 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst3.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:261$405 ($eq).
Removed top 24 bits (of 27) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst3.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:260$403 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst3.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:260$401 ($eq).
Removed top 23 bits (of 27) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst3.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:259$399 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst3.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:259$397 ($eq).
Removed top 22 bits (of 27) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst3.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:258$395 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst3.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:258$393 ($eq).
Removed top 21 bits (of 27) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst3.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:257$391 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst3.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:257$389 ($eq).
Removed top 20 bits (of 27) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst3.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:256$387 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst3.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:256$385 ($eq).
Removed top 19 bits (of 27) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst3.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:255$383 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst3.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:255$381 ($eq).
Removed top 18 bits (of 27) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst3.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:254$379 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst3.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:254$377 ($eq).
Removed top 17 bits (of 27) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst3.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:253$375 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst3.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:253$373 ($eq).
Removed top 16 bits (of 27) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst3.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:252$371 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst3.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:252$369 ($eq).
Removed top 15 bits (of 27) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst3.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:251$367 ($and).
Removed top 4 bits (of 8) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst3.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:251$365 ($eq).
Removed top 14 bits (of 27) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst3.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:250$363 ($and).
Removed top 4 bits (of 8) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst3.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:250$361 ($eq).
Removed top 13 bits (of 27) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst3.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:249$359 ($and).
Removed top 4 bits (of 8) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst3.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:249$357 ($eq).
Removed top 12 bits (of 27) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst3.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:248$355 ($and).
Removed top 4 bits (of 8) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst3.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:248$353 ($eq).
Removed top 11 bits (of 27) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst3.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:247$351 ($and).
Removed top 4 bits (of 8) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst3.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:247$349 ($eq).
Removed top 10 bits (of 27) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst3.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:246$347 ($and).
Removed top 4 bits (of 8) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst3.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:246$345 ($eq).
Removed top 9 bits (of 27) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst3.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:245$343 ($and).
Removed top 4 bits (of 8) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst3.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:245$341 ($eq).
Removed top 8 bits (of 27) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst3.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:244$339 ($and).
Removed top 4 bits (of 8) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst3.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:244$337 ($eq).
Removed top 7 bits (of 27) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst3.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:243$335 ($and).
Removed top 5 bits (of 8) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst3.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:243$333 ($eq).
Removed top 6 bits (of 27) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst3.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:242$331 ($and).
Removed top 5 bits (of 8) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst3.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:242$329 ($eq).
Removed top 5 bits (of 27) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst3.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:241$327 ($and).
Removed top 5 bits (of 8) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst3.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:241$325 ($eq).
Removed top 4 bits (of 27) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst3.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:240$323 ($and).
Removed top 5 bits (of 8) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst3.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:240$321 ($eq).
Removed top 3 bits (of 27) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst3.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:239$319 ($and).
Removed top 6 bits (of 8) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst3.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:239$317 ($eq).
Removed top 2 bits (of 27) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst3.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:238$315 ($and).
Removed top 6 bits (of 8) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst3.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:238$313 ($eq).
Removed top 1 bits (of 27) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst3.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:237$311 ($and).
Removed top 7 bits (of 8) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst3.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:237$309 ($eq).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst3.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$266 ($or).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst3.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$261 ($or).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst3.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$256 ($or).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst3.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$251 ($or).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst3.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$246 ($or).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst3.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$241 ($or).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst3.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$236 ($or).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst3.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$231 ($or).
Removed top 2 bits (of 5) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst3.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$226 ($or).
Removed top 2 bits (of 5) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst3.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$221 ($or).
Removed top 2 bits (of 5) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst3.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$216 ($or).
Removed top 2 bits (of 5) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst3.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$211 ($or).
Removed top 3 bits (of 5) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst3.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$206 ($or).
Removed top 4 bits (of 5) from port A of cell NN.$flatten\sigmoid_h1.\add_sub_inst3.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$201 ($or).
Removed top 3 bits (of 5) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst3.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$201 ($or).
Removed top 3 bits (of 5) from port Y of cell NN.$flatten\sigmoid_h1.\add_sub_inst3.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$201 ($or).
Removed top 1 bits (of 25) from port A of cell NN.$flatten\sigmoid_h1.\add_sub_inst3.\add_sub_rounder.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:114$151 ($add).
Removed top 1 bits (of 25) from port A of cell NN.$flatten\sigmoid_h1.\add_sub_inst3.\add_sub_rounder.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:113$150 ($add).
Removed top 1 bits (of 10) from port A of cell NN.$flatten\sigmoid_h1.\div_inst2.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:122$549 ($add).
Removed top 22 bits (of 32) from port A of cell NN.$flatten\sigmoid_h1.\div_inst2.$le$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:123$550 ($le).
Removed top 31 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\div_inst2.$le$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:127$553 ($le).
Removed top 3 bits (of 5) from port B of cell NN.$flatten\sigmoid_h1.\div_inst2.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:130$556 ($eq).
Removed top 31 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\div_inst2.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:132$560 ($mux).
Removed top 27 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\div_inst2.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:133$561 ($mux).
Removed top 31 bits (of 32) from port A of cell NN.$flatten\sigmoid_h1.\div_inst2.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:132$562 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\div_inst2.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:132$562 ($or).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst2.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:132$562 ($or).
Removed top 31 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\div_inst2.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:134$566 ($sub).
Removed top 26 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst2.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:134$566 ($sub).
Removed top 27 bits (of 32) from port A of cell NN.$flatten\sigmoid_h1.\div_inst2.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:132$568 ($or).
Removed top 31 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\div_inst2.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:135$571 ($mux).
Removed top 31 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\div_inst2.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:132$572 ($or).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst2.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:132$572 ($or).
Removed top 27 bits (of 32) from port A of cell NN.$flatten\sigmoid_h1.\div_inst2.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:132$572 ($or).
Removed top 7 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\div_inst2.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:150$577 ($mux).
Removed top 5 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\div_inst2.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:150$580 ($mux).
Removed top 7 bits (of 32) from port A of cell NN.$flatten\sigmoid_h1.\div_inst2.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:150$581 ($or).
Removed top 5 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\div_inst2.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:150$581 ($or).
Removed top 5 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst2.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:150$581 ($or).
Removed top 26 bits (of 27) from port A of cell NN.$flatten\sigmoid_h1.\div_inst2.$shl$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:151$582 ($shl).
Removed top 7 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\div_inst2.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:152$585 ($mux).
Removed top 4 bits (of 5) from port B of cell NN.$flatten\sigmoid_h1.\div_inst2.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:165$609 ($eq).
Removed top 7 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\div_inst2.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:153$588 ($mux).
Removed top 7 bits (of 32) from port A of cell NN.$flatten\sigmoid_h1.\div_inst2.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:152$589 ($or).
Removed top 7 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\div_inst2.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:152$589 ($or).
Removed top 7 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst2.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:152$589 ($or).
Removed top 1 bits (of 26) from port B of cell NN.$flatten\sigmoid_h1.\div_inst2.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:154$590 ($sub).
Removed top 31 bits (of 32) from port A of cell NN.$flatten\sigmoid_h1.\div_inst2.$le$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:155$591 ($le).
Removed top 2 bits (of 28) from mux cell NN.$flatten\sigmoid_h1.\div_inst2.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:157$593 ($mux).
Removed top 30 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\div_inst2.$gt$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:158$594 ($gt).
Removed top 6 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\div_inst2.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:161$601 ($mux).
Removed top 6 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst2.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:162$603 ($or).
Removed top 6 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\div_inst2.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:162$604 ($mux).
Removed top 6 bits (of 32) from port A of cell NN.$flatten\sigmoid_h1.\div_inst2.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:161$605 ($or).
Removed top 6 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\div_inst2.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:161$605 ($or).
Removed top 6 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst2.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:161$605 ($or).
Removed top 9 bits (of 32) from port A of cell NN.$flatten\sigmoid_h1.\div_inst2.\exp_b.\countLeadingZeros.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$765 ($add).
Removed top 31 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\div_inst2.\exp_b.\countLeadingZeros.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$765 ($add).
Removed top 8 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst2.\exp_b.\countLeadingZeros.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$765 ($add).
Removed top 8 bits (of 32) from port A of cell NN.$flatten\sigmoid_h1.\div_inst2.\exp_b.\countLeadingZeros.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$766 ($and).
Removed top 8 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\div_inst2.\exp_b.\countLeadingZeros.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$766 ($and).
Removed top 8 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst2.\exp_b.\countLeadingZeros.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$766 ($and).
Removed top 31 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\div_inst2.\exp_b.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$767 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$812 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$812 ($or).
Removed top 30 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\div_inst2.\exp_b.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$769 ($mux).
Removed top 4 bits (of 5) from port A of cell NN.$flatten\sigmoid_h1.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$770 ($or).
Removed top 30 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$770 ($or).
Removed top 30 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$770 ($or).
Removed top 30 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\div_inst2.\exp_b.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$771 ($mux).
Removed top 3 bits (of 5) from port A of cell NN.$flatten\sigmoid_h1.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$772 ($or).
Removed top 30 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$772 ($or).
Removed top 30 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$772 ($or).
Removed top 29 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\div_inst2.\exp_b.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$773 ($mux).
Removed top 3 bits (of 5) from port A of cell NN.$flatten\sigmoid_h1.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$774 ($or).
Removed top 29 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$774 ($or).
Removed top 29 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$774 ($or).
Removed top 29 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\div_inst2.\exp_b.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$775 ($mux).
Removed top 2 bits (of 5) from port A of cell NN.$flatten\sigmoid_h1.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$776 ($or).
Removed top 29 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$776 ($or).
Removed top 29 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$776 ($or).
Removed top 29 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\div_inst2.\exp_b.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$777 ($mux).
Removed top 2 bits (of 5) from port A of cell NN.$flatten\sigmoid_h1.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$778 ($or).
Removed top 29 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$778 ($or).
Removed top 29 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$778 ($or).
Removed top 29 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\div_inst2.\exp_b.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$779 ($mux).
Removed top 2 bits (of 5) from port A of cell NN.$flatten\sigmoid_h1.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$780 ($or).
Removed top 29 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$780 ($or).
Removed top 29 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$780 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\div_inst2.\exp_b.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$781 ($mux).
Removed top 2 bits (of 5) from port A of cell NN.$flatten\sigmoid_h1.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$782 ($or).
Removed top 28 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$782 ($or).
Removed top 28 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$782 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\div_inst2.\exp_b.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$783 ($mux).
Removed top 1 bits (of 5) from port A of cell NN.$flatten\sigmoid_h1.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$784 ($or).
Removed top 28 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$784 ($or).
Removed top 28 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$784 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\div_inst2.\exp_b.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$785 ($mux).
Removed top 1 bits (of 5) from port A of cell NN.$flatten\sigmoid_h1.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$786 ($or).
Removed top 28 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$786 ($or).
Removed top 28 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$786 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\div_inst2.\exp_b.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$787 ($mux).
Removed top 1 bits (of 5) from port A of cell NN.$flatten\sigmoid_h1.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$788 ($or).
Removed top 28 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$788 ($or).
Removed top 28 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$788 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\div_inst2.\exp_b.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$789 ($mux).
Removed top 1 bits (of 5) from port A of cell NN.$flatten\sigmoid_h1.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$790 ($or).
Removed top 28 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$790 ($or).
Removed top 28 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$790 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\div_inst2.\exp_b.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$791 ($mux).
Removed top 1 bits (of 5) from port A of cell NN.$flatten\sigmoid_h1.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$792 ($or).
Removed top 28 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$792 ($or).
Removed top 28 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$792 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\div_inst2.\exp_b.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$793 ($mux).
Removed top 1 bits (of 5) from port A of cell NN.$flatten\sigmoid_h1.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$794 ($or).
Removed top 28 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$794 ($or).
Removed top 28 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$794 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\div_inst2.\exp_b.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$795 ($mux).
Removed top 1 bits (of 5) from port A of cell NN.$flatten\sigmoid_h1.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$796 ($or).
Removed top 28 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$796 ($or).
Removed top 28 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$796 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\div_inst2.\exp_b.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$797 ($mux).
Removed top 1 bits (of 5) from port A of cell NN.$flatten\sigmoid_h1.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$798 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$798 ($or).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$798 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\div_inst2.\exp_b.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$799 ($mux).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$800 ($or).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$800 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\div_inst2.\exp_b.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$801 ($mux).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$802 ($or).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$802 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\div_inst2.\exp_b.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$803 ($mux).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$804 ($or).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$804 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\div_inst2.\exp_b.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$805 ($mux).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$806 ($or).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$806 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\div_inst2.\exp_b.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$807 ($mux).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$808 ($or).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$808 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\div_inst2.\exp_b.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$809 ($mux).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$810 ($or).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$810 ($or).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst2.\exp_b.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:376$840 ($add).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\sigmoid_h1.\div_inst2.\exp_b.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:376$840 ($add).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\div_inst2.\exp_b.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:376$840 ($add).
Removed top 30 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\div_inst2.\exp_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:376$838 ($mux).
Removed top 23 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\div_inst2.\exp_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:376$837 ($mux).
Removed top 4 bits (of 9) from port A of cell NN.$flatten\sigmoid_h1.\div_inst2.\exp_b.$auto$opt_expr.cc:716:replace_const_cells$1139 ($not).
Removed top 1 bits (of 23) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst2.\exp_b.$shl$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:375$833 ($shl).
Removed top 27 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\div_inst2.\exp_b.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$811 ($mux).
Removed top 382 bits (of 513) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst2.\round_exception.\genblk1.genblk1.lowmask_roundmask.$sshr$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:427$848 ($sshr).
Removed top 24 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\div_inst2.\round_exception.$lt$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:614$977 ($lt).
Removed top 28 bits (of 32) from port A of cell NN.$flatten\sigmoid_h1.\div_inst2.\round_exception.$ge$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:613$976 ($ge).
Removed top 29 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\div_inst2.\round_exception.$ge$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:613$976 ($ge).
Removed top 3 bits (of 26) from mux cell NN.$flatten\sigmoid_h1.\div_inst2.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:612$974 ($mux).
Removed top 24 bits (of 26) from port B of cell NN.$flatten\sigmoid_h1.\div_inst2.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:608$972 ($add).
Removed top 15 bits (of 26) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst2.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:608$972 ($add).
Removed top 6 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\div_inst2.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$970 ($mux).
Removed top 4 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst2.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:606$968 ($and).
Removed top 4 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\div_inst2.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:606$968 ($and).
Removed top 5 bits (of 32) from port A of cell NN.$flatten\sigmoid_h1.\div_inst2.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:606$967 ($not).
Removed top 4 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst2.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:606$967 ($not).
Removed top 6 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst2.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$965 ($and).
Removed top 6 bits (of 32) from port A of cell NN.$flatten\sigmoid_h1.\div_inst2.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$965 ($and).
Removed top 6 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\div_inst2.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$965 ($and).
Removed top 6 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst2.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$964 ($not).
Removed top 6 bits (of 32) from port A of cell NN.$flatten\sigmoid_h1.\div_inst2.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$964 ($not).
Removed top 6 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\div_inst2.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$963 ($mux).
Removed top 2 bits (of 32) from port A of cell NN.$flatten\sigmoid_h1.\div_inst2.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$958 ($add).
Removed top 31 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\div_inst2.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$958 ($add).
Removed top 6 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst2.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$958 ($add).
Removed top 4 bits (of 30) from port A of cell NN.$flatten\sigmoid_h1.\div_inst2.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$958 ($add).
Removed top 5 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$956 ($or).
Removed top 1 bits (of 24) from port B of cell NN.$flatten\sigmoid_h1.\div_inst2.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:598$946 ($and).
Removed top 1 bits (of 27) from port A of cell NN.$flatten\sigmoid_h1.\div_inst2.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:596$939 ($not).
Removed top 9 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\div_inst2.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:672$936 ($mux).
Removed top 9 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\div_inst2.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:672$935 ($mux).
Removed top 9 bits (of 32) from port A of cell NN.$flatten\sigmoid_h1.\div_inst2.\round_exception.$shr$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:672$933 ($shr).
Removed top 9 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst2.\round_exception.$shr$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:672$933 ($shr).
Removed top 24 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$931 ($or).
Removed top 24 bits (of 32) from port A of cell NN.$flatten\sigmoid_h1.\div_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$931 ($or).
Removed top 24 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\div_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$931 ($or).
Removed top 24 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\div_inst2.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$930 ($mux).
Removed top 24 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\div_inst2.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$927 ($mux).
Removed top 31 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\div_inst2.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$926 ($add).
Removed top 24 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst2.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$926 ($add).
Removed top 24 bits (of 32) from port A of cell NN.$flatten\sigmoid_h1.\div_inst2.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$926 ($add).
Removed top 1 bits (of 10) from port A of cell NN.$flatten\sigmoid_h1.\div_inst2.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$925 ($sub).
Removed top 1 bits (of 9) from port B of cell NN.$flatten\sigmoid_h1.\div_inst2.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$925 ($sub).
Removed top 24 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst2.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$925 ($sub).
Removed top 1 bits (of 9) from port A of cell NN.$flatten\sigmoid_h1.\div_inst2.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$925 ($sub).
Removed top 24 bits (of 32) from port A of cell NN.$flatten\sigmoid_h1.\div_inst2.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:670$924 ($sub).
Removed top 1 bits (of 10) from port B of cell NN.$flatten\sigmoid_h1.\div_inst2.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:670$924 ($sub).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst2.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:670$924 ($sub).
Removed top 7 bits (of 8) from port A of cell NN.$flatten\sigmoid_h1.\div_inst2.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:670$924 ($sub).
Removed top 4 bits (of 9) from port B of cell NN.$flatten\sigmoid_h1.\div_inst2.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:670$924 ($sub).
Removed top 1 bits (of 10) from port A of cell NN.$flatten\sigmoid_h1.\div_inst2.\round_exception.$lt$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:668$923 ($lt).
Removed top 1 bits (of 9) from port B of cell NN.$flatten\sigmoid_h1.\div_inst2.\round_exception.$lt$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:668$923 ($lt).
Removed top 9 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\div_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$922 ($or).
Removed top 9 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$922 ($or).
Removed top 9 bits (of 32) from port A of cell NN.$flatten\sigmoid_h1.\div_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$922 ($or).
Removed top 9 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$921 ($or).
Removed top 9 bits (of 32) from port A of cell NN.$flatten\sigmoid_h1.\div_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$921 ($or).
Removed top 9 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\div_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$921 ($or).
Removed top 10 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\div_inst2.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:658$920 ($mux).
Removed top 9 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$913 ($or).
Removed top 9 bits (of 32) from port A of cell NN.$flatten\sigmoid_h1.\div_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$913 ($or).
Removed top 9 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\div_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$913 ($or).
Removed top 9 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\div_inst2.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:656$912 ($mux).
Removed top 9 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\div_inst2.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$907 ($mux).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$905 ($or).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\sigmoid_h1.\div_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$905 ($or).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\div_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$905 ($or).
Removed top 23 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\div_inst2.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:652$904 ($mux).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$903 ($or).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\sigmoid_h1.\div_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$903 ($or).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\div_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$903 ($or).
Removed top 23 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\div_inst2.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:651$902 ($mux).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$901 ($or).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\sigmoid_h1.\div_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$901 ($or).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\div_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$901 ($or).
Removed top 23 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\div_inst2.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:650$900 ($mux).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$899 ($or).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\sigmoid_h1.\div_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$899 ($or).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\div_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$899 ($or).
Removed top 25 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\div_inst2.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:649$898 ($mux).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst2.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$897 ($and).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\sigmoid_h1.\div_inst2.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$897 ($and).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\div_inst2.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$897 ($and).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst2.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:648$896 ($not).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\sigmoid_h1.\div_inst2.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:648$896 ($not).
Removed top 25 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\div_inst2.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:648$895 ($mux).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst2.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$894 ($and).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\sigmoid_h1.\div_inst2.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$894 ($and).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\div_inst2.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$894 ($and).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst2.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:647$893 ($not).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\sigmoid_h1.\div_inst2.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:647$893 ($not).
Removed top 24 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\div_inst2.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:647$892 ($mux).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst2.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$891 ($and).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\sigmoid_h1.\div_inst2.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$891 ($and).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\div_inst2.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$891 ($and).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst2.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:646$890 ($not).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\sigmoid_h1.\div_inst2.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:646$890 ($not).
Removed top 23 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\div_inst2.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:646$889 ($mux).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst2.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$888 ($and).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\div_inst2.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$888 ($and).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst2.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$887 ($not).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\sigmoid_h1.\div_inst2.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$887 ($not).
Removed top 23 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\div_inst2.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$886 ($mux).
Removed top 31 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\div_inst2.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:643$884 ($mux).
Removed top 1 bits (of 10) from port A of cell NN.$flatten\sigmoid_h1.\div_inst1.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:122$549 ($add).
Removed top 22 bits (of 32) from port A of cell NN.$flatten\sigmoid_h1.\div_inst1.$le$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:123$550 ($le).
Removed top 31 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\div_inst1.$le$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:127$553 ($le).
Removed top 3 bits (of 5) from port B of cell NN.$flatten\sigmoid_h1.\div_inst1.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:130$556 ($eq).
Removed top 31 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\div_inst1.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:132$560 ($mux).
Removed top 27 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\div_inst1.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:133$561 ($mux).
Removed top 31 bits (of 32) from port A of cell NN.$flatten\sigmoid_h1.\div_inst1.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:132$562 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\div_inst1.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:132$562 ($or).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst1.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:132$562 ($or).
Removed top 31 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\div_inst1.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:134$566 ($sub).
Removed top 26 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst1.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:134$566 ($sub).
Removed top 27 bits (of 32) from port A of cell NN.$flatten\sigmoid_h1.\div_inst1.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:132$568 ($or).
Removed top 31 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\div_inst1.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:135$571 ($mux).
Removed top 31 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\div_inst1.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:132$572 ($or).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst1.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:132$572 ($or).
Removed top 27 bits (of 32) from port A of cell NN.$flatten\sigmoid_h1.\div_inst1.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:132$572 ($or).
Removed top 7 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\div_inst1.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:150$577 ($mux).
Removed top 5 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\div_inst1.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:150$580 ($mux).
Removed top 7 bits (of 32) from port A of cell NN.$flatten\sigmoid_h1.\div_inst1.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:150$581 ($or).
Removed top 5 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\div_inst1.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:150$581 ($or).
Removed top 5 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst1.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:150$581 ($or).
Removed top 26 bits (of 27) from port A of cell NN.$flatten\sigmoid_h1.\div_inst1.$shl$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:151$582 ($shl).
Removed top 7 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\div_inst1.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:152$585 ($mux).
Removed top 4 bits (of 5) from port B of cell NN.$flatten\sigmoid_h1.\div_inst1.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:165$609 ($eq).
Removed top 7 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\div_inst1.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:153$588 ($mux).
Removed top 7 bits (of 32) from port A of cell NN.$flatten\sigmoid_h1.\div_inst1.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:152$589 ($or).
Removed top 7 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\div_inst1.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:152$589 ($or).
Removed top 7 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst1.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:152$589 ($or).
Removed top 1 bits (of 26) from port B of cell NN.$flatten\sigmoid_h1.\div_inst1.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:154$590 ($sub).
Removed top 31 bits (of 32) from port A of cell NN.$flatten\sigmoid_h1.\div_inst1.$le$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:155$591 ($le).
Removed top 2 bits (of 28) from mux cell NN.$flatten\sigmoid_h1.\div_inst1.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:157$593 ($mux).
Removed top 30 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\div_inst1.$gt$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:158$594 ($gt).
Removed top 6 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\div_inst1.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:161$601 ($mux).
Removed top 6 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst1.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:162$603 ($or).
Removed top 6 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\div_inst1.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:162$604 ($mux).
Removed top 6 bits (of 32) from port A of cell NN.$flatten\sigmoid_h1.\div_inst1.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:161$605 ($or).
Removed top 6 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\div_inst1.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:161$605 ($or).
Removed top 6 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst1.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:161$605 ($or).
Removed top 9 bits (of 32) from port A of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_a.\countLeadingZeros.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$765 ($add).
Removed top 31 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_a.\countLeadingZeros.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$765 ($add).
Removed top 8 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_a.\countLeadingZeros.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$765 ($add).
Removed top 8 bits (of 32) from port A of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_a.\countLeadingZeros.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$766 ($and).
Removed top 8 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_a.\countLeadingZeros.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$766 ($and).
Removed top 8 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_a.\countLeadingZeros.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$766 ($and).
Removed top 31 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_a.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$767 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$812 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$812 ($or).
Removed top 30 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_a.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$769 ($mux).
Removed top 4 bits (of 5) from port A of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$770 ($or).
Removed top 30 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$770 ($or).
Removed top 30 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$770 ($or).
Removed top 30 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_a.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$771 ($mux).
Removed top 3 bits (of 5) from port A of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$772 ($or).
Removed top 30 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$772 ($or).
Removed top 30 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$772 ($or).
Removed top 29 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_a.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$773 ($mux).
Removed top 3 bits (of 5) from port A of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$774 ($or).
Removed top 29 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$774 ($or).
Removed top 29 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$774 ($or).
Removed top 29 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_a.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$775 ($mux).
Removed top 2 bits (of 5) from port A of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$776 ($or).
Removed top 29 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$776 ($or).
Removed top 29 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$776 ($or).
Removed top 29 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_a.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$777 ($mux).
Removed top 2 bits (of 5) from port A of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$778 ($or).
Removed top 29 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$778 ($or).
Removed top 29 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$778 ($or).
Removed top 29 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_a.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$779 ($mux).
Removed top 2 bits (of 5) from port A of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$780 ($or).
Removed top 29 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$780 ($or).
Removed top 29 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$780 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_a.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$781 ($mux).
Removed top 2 bits (of 5) from port A of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$782 ($or).
Removed top 28 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$782 ($or).
Removed top 28 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$782 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_a.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$783 ($mux).
Removed top 1 bits (of 5) from port A of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$784 ($or).
Removed top 28 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$784 ($or).
Removed top 28 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$784 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_a.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$785 ($mux).
Removed top 1 bits (of 5) from port A of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$786 ($or).
Removed top 28 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$786 ($or).
Removed top 28 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$786 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_a.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$787 ($mux).
Removed top 1 bits (of 5) from port A of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$788 ($or).
Removed top 28 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$788 ($or).
Removed top 28 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$788 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_a.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$789 ($mux).
Removed top 1 bits (of 5) from port A of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$790 ($or).
Removed top 28 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$790 ($or).
Removed top 28 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$790 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_a.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$791 ($mux).
Removed top 1 bits (of 5) from port A of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$792 ($or).
Removed top 28 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$792 ($or).
Removed top 28 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$792 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_a.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$793 ($mux).
Removed top 1 bits (of 5) from port A of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$794 ($or).
Removed top 28 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$794 ($or).
Removed top 28 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$794 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_a.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$795 ($mux).
Removed top 1 bits (of 5) from port A of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$796 ($or).
Removed top 28 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$796 ($or).
Removed top 28 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$796 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_a.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$797 ($mux).
Removed top 1 bits (of 5) from port A of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$798 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$798 ($or).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$798 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_a.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$799 ($mux).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$800 ($or).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$800 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_a.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$801 ($mux).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$802 ($or).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$802 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_a.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$803 ($mux).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$804 ($or).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$804 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_a.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$805 ($mux).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$806 ($or).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$806 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_a.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$807 ($mux).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$808 ($or).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$808 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_a.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$809 ($mux).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$810 ($or).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$810 ($or).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_a.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:376$840 ($add).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_a.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:376$840 ($add).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_a.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:376$840 ($add).
Removed top 30 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:376$838 ($mux).
Removed top 23 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:376$837 ($mux).
Removed top 4 bits (of 9) from port A of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_a.$auto$opt_expr.cc:716:replace_const_cells$1139 ($not).
Removed top 1 bits (of 23) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_a.$shl$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:375$833 ($shl).
Removed top 27 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_a.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$811 ($mux).
Removed top 9 bits (of 32) from port A of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_b.\countLeadingZeros.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$765 ($add).
Removed top 31 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_b.\countLeadingZeros.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$765 ($add).
Removed top 8 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_b.\countLeadingZeros.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$765 ($add).
Removed top 8 bits (of 32) from port A of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_b.\countLeadingZeros.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$766 ($and).
Removed top 8 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_b.\countLeadingZeros.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$766 ($and).
Removed top 8 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_b.\countLeadingZeros.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$766 ($and).
Removed top 31 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_b.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$767 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$812 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$812 ($or).
Removed top 30 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_b.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$769 ($mux).
Removed top 4 bits (of 5) from port A of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$770 ($or).
Removed top 30 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$770 ($or).
Removed top 30 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$770 ($or).
Removed top 30 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_b.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$771 ($mux).
Removed top 3 bits (of 5) from port A of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$772 ($or).
Removed top 30 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$772 ($or).
Removed top 30 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$772 ($or).
Removed top 29 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_b.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$773 ($mux).
Removed top 3 bits (of 5) from port A of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$774 ($or).
Removed top 29 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$774 ($or).
Removed top 29 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$774 ($or).
Removed top 29 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_b.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$775 ($mux).
Removed top 2 bits (of 5) from port A of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$776 ($or).
Removed top 29 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$776 ($or).
Removed top 29 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$776 ($or).
Removed top 29 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_b.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$777 ($mux).
Removed top 2 bits (of 5) from port A of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$778 ($or).
Removed top 29 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$778 ($or).
Removed top 29 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$778 ($or).
Removed top 29 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_b.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$779 ($mux).
Removed top 2 bits (of 5) from port A of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$780 ($or).
Removed top 29 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$780 ($or).
Removed top 29 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$780 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_b.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$781 ($mux).
Removed top 2 bits (of 5) from port A of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$782 ($or).
Removed top 28 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$782 ($or).
Removed top 28 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$782 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_b.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$783 ($mux).
Removed top 1 bits (of 5) from port A of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$784 ($or).
Removed top 28 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$784 ($or).
Removed top 28 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$784 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_b.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$785 ($mux).
Removed top 1 bits (of 5) from port A of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$786 ($or).
Removed top 28 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$786 ($or).
Removed top 28 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$786 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_b.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$787 ($mux).
Removed top 1 bits (of 5) from port A of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$788 ($or).
Removed top 28 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$788 ($or).
Removed top 28 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$788 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_b.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$789 ($mux).
Removed top 1 bits (of 5) from port A of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$790 ($or).
Removed top 28 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$790 ($or).
Removed top 28 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$790 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_b.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$791 ($mux).
Removed top 1 bits (of 5) from port A of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$792 ($or).
Removed top 28 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$792 ($or).
Removed top 28 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$792 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_b.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$793 ($mux).
Removed top 1 bits (of 5) from port A of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$794 ($or).
Removed top 28 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$794 ($or).
Removed top 28 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$794 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_b.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$795 ($mux).
Removed top 1 bits (of 5) from port A of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$796 ($or).
Removed top 28 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$796 ($or).
Removed top 28 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$796 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_b.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$797 ($mux).
Removed top 1 bits (of 5) from port A of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$798 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$798 ($or).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$798 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_b.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$799 ($mux).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$800 ($or).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$800 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_b.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$801 ($mux).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$802 ($or).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$802 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_b.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$803 ($mux).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$804 ($or).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$804 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_b.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$805 ($mux).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$806 ($or).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$806 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_b.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$807 ($mux).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$808 ($or).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$808 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_b.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$809 ($mux).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$810 ($or).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$810 ($or).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_b.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:376$840 ($add).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_b.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:376$840 ($add).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_b.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:376$840 ($add).
Removed top 30 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:376$838 ($mux).
Removed top 23 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:376$837 ($mux).
Removed top 4 bits (of 9) from port A of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_b.$auto$opt_expr.cc:716:replace_const_cells$1139 ($not).
Removed top 1 bits (of 23) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_b.$shl$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:375$833 ($shl).
Removed top 27 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\div_inst1.\exp_b.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$811 ($mux).
Removed top 382 bits (of 513) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst1.\round_exception.\genblk1.genblk1.lowmask_roundmask.$sshr$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:427$848 ($sshr).
Removed top 24 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\div_inst1.\round_exception.$lt$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:614$977 ($lt).
Removed top 28 bits (of 32) from port A of cell NN.$flatten\sigmoid_h1.\div_inst1.\round_exception.$ge$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:613$976 ($ge).
Removed top 29 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\div_inst1.\round_exception.$ge$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:613$976 ($ge).
Removed top 3 bits (of 26) from mux cell NN.$flatten\sigmoid_h1.\div_inst1.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:612$974 ($mux).
Removed top 24 bits (of 26) from port B of cell NN.$flatten\sigmoid_h1.\div_inst1.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:608$972 ($add).
Removed top 15 bits (of 26) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst1.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:608$972 ($add).
Removed top 6 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\div_inst1.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$970 ($mux).
Removed top 4 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst1.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:606$968 ($and).
Removed top 4 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\div_inst1.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:606$968 ($and).
Removed top 5 bits (of 32) from port A of cell NN.$flatten\sigmoid_h1.\div_inst1.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:606$967 ($not).
Removed top 4 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst1.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:606$967 ($not).
Removed top 6 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst1.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$965 ($and).
Removed top 6 bits (of 32) from port A of cell NN.$flatten\sigmoid_h1.\div_inst1.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$965 ($and).
Removed top 6 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\div_inst1.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$965 ($and).
Removed top 6 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst1.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$964 ($not).
Removed top 6 bits (of 32) from port A of cell NN.$flatten\sigmoid_h1.\div_inst1.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$964 ($not).
Removed top 6 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\div_inst1.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$963 ($mux).
Removed top 2 bits (of 32) from port A of cell NN.$flatten\sigmoid_h1.\div_inst1.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$958 ($add).
Removed top 31 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\div_inst1.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$958 ($add).
Removed top 6 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst1.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$958 ($add).
Removed top 4 bits (of 30) from port A of cell NN.$flatten\sigmoid_h1.\div_inst1.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$958 ($add).
Removed top 5 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst1.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$956 ($or).
Removed top 1 bits (of 24) from port B of cell NN.$flatten\sigmoid_h1.\div_inst1.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:598$946 ($and).
Removed top 1 bits (of 27) from port A of cell NN.$flatten\sigmoid_h1.\div_inst1.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:596$939 ($not).
Removed top 9 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\div_inst1.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:672$936 ($mux).
Removed top 9 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\div_inst1.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:672$935 ($mux).
Removed top 9 bits (of 32) from port A of cell NN.$flatten\sigmoid_h1.\div_inst1.\round_exception.$shr$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:672$933 ($shr).
Removed top 9 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst1.\round_exception.$shr$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:672$933 ($shr).
Removed top 24 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst1.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$931 ($or).
Removed top 24 bits (of 32) from port A of cell NN.$flatten\sigmoid_h1.\div_inst1.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$931 ($or).
Removed top 24 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\div_inst1.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$931 ($or).
Removed top 24 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\div_inst1.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$930 ($mux).
Removed top 24 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\div_inst1.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$927 ($mux).
Removed top 31 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\div_inst1.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$926 ($add).
Removed top 24 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst1.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$926 ($add).
Removed top 24 bits (of 32) from port A of cell NN.$flatten\sigmoid_h1.\div_inst1.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$926 ($add).
Removed top 1 bits (of 10) from port A of cell NN.$flatten\sigmoid_h1.\div_inst1.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$925 ($sub).
Removed top 1 bits (of 9) from port B of cell NN.$flatten\sigmoid_h1.\div_inst1.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$925 ($sub).
Removed top 24 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst1.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$925 ($sub).
Removed top 1 bits (of 9) from port A of cell NN.$flatten\sigmoid_h1.\div_inst1.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$925 ($sub).
Removed top 24 bits (of 32) from port A of cell NN.$flatten\sigmoid_h1.\div_inst1.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:670$924 ($sub).
Removed top 1 bits (of 10) from port B of cell NN.$flatten\sigmoid_h1.\div_inst1.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:670$924 ($sub).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst1.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:670$924 ($sub).
Removed top 7 bits (of 8) from port A of cell NN.$flatten\sigmoid_h1.\div_inst1.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:670$924 ($sub).
Removed top 4 bits (of 9) from port B of cell NN.$flatten\sigmoid_h1.\div_inst1.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:670$924 ($sub).
Removed top 1 bits (of 10) from port A of cell NN.$flatten\sigmoid_h1.\div_inst1.\round_exception.$lt$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:668$923 ($lt).
Removed top 1 bits (of 9) from port B of cell NN.$flatten\sigmoid_h1.\div_inst1.\round_exception.$lt$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:668$923 ($lt).
Removed top 9 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\div_inst1.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$922 ($or).
Removed top 9 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst1.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$922 ($or).
Removed top 9 bits (of 32) from port A of cell NN.$flatten\sigmoid_h1.\div_inst1.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$922 ($or).
Removed top 9 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst1.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$921 ($or).
Removed top 9 bits (of 32) from port A of cell NN.$flatten\sigmoid_h1.\div_inst1.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$921 ($or).
Removed top 9 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\div_inst1.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$921 ($or).
Removed top 10 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\div_inst1.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:658$920 ($mux).
Removed top 9 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst1.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$913 ($or).
Removed top 9 bits (of 32) from port A of cell NN.$flatten\sigmoid_h1.\div_inst1.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$913 ($or).
Removed top 9 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\div_inst1.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$913 ($or).
Removed top 9 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\div_inst1.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:656$912 ($mux).
Removed top 9 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\div_inst1.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$907 ($mux).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst1.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$905 ($or).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\sigmoid_h1.\div_inst1.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$905 ($or).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\div_inst1.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$905 ($or).
Removed top 23 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\div_inst1.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:652$904 ($mux).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst1.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$903 ($or).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\sigmoid_h1.\div_inst1.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$903 ($or).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\div_inst1.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$903 ($or).
Removed top 23 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\div_inst1.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:651$902 ($mux).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst1.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$901 ($or).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\sigmoid_h1.\div_inst1.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$901 ($or).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\div_inst1.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$901 ($or).
Removed top 23 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\div_inst1.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:650$900 ($mux).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst1.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$899 ($or).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\sigmoid_h1.\div_inst1.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$899 ($or).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\div_inst1.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$899 ($or).
Removed top 25 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\div_inst1.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:649$898 ($mux).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst1.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$897 ($and).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\sigmoid_h1.\div_inst1.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$897 ($and).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\div_inst1.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$897 ($and).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst1.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:648$896 ($not).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\sigmoid_h1.\div_inst1.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:648$896 ($not).
Removed top 25 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\div_inst1.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:648$895 ($mux).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst1.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$894 ($and).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\sigmoid_h1.\div_inst1.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$894 ($and).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\div_inst1.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$894 ($and).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst1.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:647$893 ($not).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\sigmoid_h1.\div_inst1.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:647$893 ($not).
Removed top 24 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\div_inst1.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:647$892 ($mux).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst1.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$891 ($and).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\sigmoid_h1.\div_inst1.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$891 ($and).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\div_inst1.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$891 ($and).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst1.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:646$890 ($not).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\sigmoid_h1.\div_inst1.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:646$890 ($not).
Removed top 23 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\div_inst1.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:646$889 ($mux).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst1.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$888 ($and).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\div_inst1.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$888 ($and).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\div_inst1.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$887 ($not).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\sigmoid_h1.\div_inst1.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$887 ($not).
Removed top 23 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\div_inst1.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$886 ($mux).
Removed top 31 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\div_inst1.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:643$884 ($mux).
Removed top 1 bits (of 28) from port A of cell NN.$flatten\sigmoid_h1.\add_sub_inst2.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:119$57 ($add).
Removed top 1 bits (of 28) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst2.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:119$57 ($add).
Removed top 3 bits (of 8) from mux cell NN.$flatten\sigmoid_h1.\add_sub_inst2.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:125$60 ($mux).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst2.$le$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:126$61 ($le).
Removed top 3 bits (of 8) from mux cell NN.$flatten\sigmoid_h1.\add_sub_inst2.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:134$70 ($mux).
Removed top 7 bits (of 8) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst2.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:145$82 ($and).
Removed top 1 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\add_sub_inst2.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:148$89 ($mux).
Removed top 1 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\add_sub_inst2.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:147$90 ($mux).
Removed top 9 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\add_sub_inst2.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:153$95 ($mux).
Removed top 1 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\add_sub_inst2.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:153$96 ($mux).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst2.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$266 ($or).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst2.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$261 ($or).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst2.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$256 ($or).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst2.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$251 ($or).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst2.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$246 ($or).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst2.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$241 ($or).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst2.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$236 ($or).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst2.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$231 ($or).
Removed top 2 bits (of 5) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst2.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$226 ($or).
Removed top 2 bits (of 5) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst2.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$221 ($or).
Removed top 2 bits (of 5) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst2.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$216 ($or).
Removed top 2 bits (of 5) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst2.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$211 ($or).
Removed top 3 bits (of 5) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst2.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$206 ($or).
Removed top 4 bits (of 5) from port A of cell NN.$flatten\sigmoid_h1.\add_sub_inst2.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$201 ($or).
Removed top 3 bits (of 5) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst2.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$201 ($or).
Removed top 3 bits (of 5) from port Y of cell NN.$flatten\sigmoid_h1.\add_sub_inst2.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$201 ($or).
Removed top 1 bits (of 25) from port A of cell NN.$flatten\sigmoid_h1.\add_sub_inst2.\add_sub_rounder.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:114$151 ($add).
Removed top 1 bits (of 25) from port A of cell NN.$flatten\sigmoid_h1.\add_sub_inst2.\add_sub_rounder.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:113$150 ($add).
Removed top 1 bits (of 8) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst1.$gt$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:85$28 ($gt).
Removed top 1 bits (of 8) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst1.$ne$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:85$29 ($ne).
Removed top 22 bits (of 23) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst1.$gt$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:85$30 ($gt).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.\add_sub_inst1.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:104$48 ($sub).
Removed top 31 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst1.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:104$49 ($sub).
Removed top 24 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\add_sub_inst1.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:104$51 ($mux).
Removed top 26 bits (of 27) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst1.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:117$55 ($add).
Removed top 1 bits (of 28) from port A of cell NN.$flatten\sigmoid_h1.\add_sub_inst1.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:119$57 ($add).
Removed top 1 bits (of 28) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst1.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:119$57 ($add).
Removed top 3 bits (of 8) from mux cell NN.$flatten\sigmoid_h1.\add_sub_inst1.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:125$60 ($mux).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst1.$le$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:126$61 ($le).
Removed top 7 bits (of 8) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst1.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:127$63 ($sub).
Removed top 3 bits (of 8) from mux cell NN.$flatten\sigmoid_h1.\add_sub_inst1.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:134$70 ($mux).
Removed top 7 bits (of 8) from port Y of cell NN.$flatten\sigmoid_h1.\add_sub_inst1.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:145$79 ($or).
Removed top 7 bits (of 8) from port A of cell NN.$flatten\sigmoid_h1.\add_sub_inst1.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:145$80 ($and).
Removed top 7 bits (of 8) from port Y of cell NN.$flatten\sigmoid_h1.\add_sub_inst1.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:145$80 ($and).
Removed top 7 bits (of 8) from port A of cell NN.$flatten\sigmoid_h1.\add_sub_inst1.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:145$82 ($and).
Removed top 7 bits (of 8) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst1.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:145$82 ($and).
Removed top 7 bits (of 8) from port Y of cell NN.$flatten\sigmoid_h1.\add_sub_inst1.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:145$82 ($and).
Removed top 7 bits (of 8) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst1.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:145$83 ($sub).
Removed top 1 bits (of 8) from port A of cell NN.$flatten\sigmoid_h1.\add_sub_inst1.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:148$86 ($eq).
Removed top 1 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\add_sub_inst1.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:148$89 ($mux).
Removed top 1 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\add_sub_inst1.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:147$90 ($mux).
Removed top 9 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\add_sub_inst1.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:153$95 ($mux).
Removed top 1 bits (of 32) from mux cell NN.$flatten\sigmoid_h1.\add_sub_inst1.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:153$96 ($mux).
Removed top 26 bits (of 27) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst1.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:262$411 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst1.\exp_equalizer.$ge$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:262$409 ($ge).
Removed top 25 bits (of 27) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst1.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:261$407 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst1.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:261$405 ($eq).
Removed top 24 bits (of 27) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst1.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:260$403 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst1.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:260$401 ($eq).
Removed top 23 bits (of 27) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst1.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:259$399 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst1.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:259$397 ($eq).
Removed top 22 bits (of 27) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst1.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:258$395 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst1.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:258$393 ($eq).
Removed top 21 bits (of 27) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst1.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:257$391 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst1.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:257$389 ($eq).
Removed top 20 bits (of 27) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst1.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:256$387 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst1.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:256$385 ($eq).
Removed top 19 bits (of 27) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst1.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:255$383 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst1.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:255$381 ($eq).
Removed top 18 bits (of 27) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst1.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:254$379 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst1.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:254$377 ($eq).
Removed top 17 bits (of 27) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst1.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:253$375 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst1.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:253$373 ($eq).
Removed top 16 bits (of 27) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst1.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:252$371 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst1.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:252$369 ($eq).
Removed top 15 bits (of 27) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst1.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:251$367 ($and).
Removed top 4 bits (of 8) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst1.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:251$365 ($eq).
Removed top 14 bits (of 27) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst1.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:250$363 ($and).
Removed top 4 bits (of 8) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst1.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:250$361 ($eq).
Removed top 13 bits (of 27) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst1.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:249$359 ($and).
Removed top 4 bits (of 8) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst1.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:249$357 ($eq).
Removed top 12 bits (of 27) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst1.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:248$355 ($and).
Removed top 4 bits (of 8) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst1.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:248$353 ($eq).
Removed top 11 bits (of 27) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst1.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:247$351 ($and).
Removed top 4 bits (of 8) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst1.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:247$349 ($eq).
Removed top 10 bits (of 27) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst1.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:246$347 ($and).
Removed top 4 bits (of 8) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst1.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:246$345 ($eq).
Removed top 9 bits (of 27) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst1.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:245$343 ($and).
Removed top 4 bits (of 8) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst1.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:245$341 ($eq).
Removed top 8 bits (of 27) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst1.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:244$339 ($and).
Removed top 4 bits (of 8) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst1.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:244$337 ($eq).
Removed top 7 bits (of 27) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst1.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:243$335 ($and).
Removed top 5 bits (of 8) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst1.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:243$333 ($eq).
Removed top 6 bits (of 27) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst1.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:242$331 ($and).
Removed top 5 bits (of 8) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst1.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:242$329 ($eq).
Removed top 5 bits (of 27) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst1.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:241$327 ($and).
Removed top 5 bits (of 8) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst1.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:241$325 ($eq).
Removed top 4 bits (of 27) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst1.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:240$323 ($and).
Removed top 5 bits (of 8) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst1.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:240$321 ($eq).
Removed top 3 bits (of 27) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst1.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:239$319 ($and).
Removed top 6 bits (of 8) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst1.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:239$317 ($eq).
Removed top 2 bits (of 27) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst1.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:238$315 ($and).
Removed top 6 bits (of 8) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst1.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:238$313 ($eq).
Removed top 1 bits (of 27) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst1.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:237$311 ($and).
Removed top 7 bits (of 8) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst1.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:237$309 ($eq).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst1.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$266 ($or).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst1.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$261 ($or).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst1.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$256 ($or).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst1.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$251 ($or).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst1.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$246 ($or).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst1.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$241 ($or).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst1.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$236 ($or).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst1.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$231 ($or).
Removed top 2 bits (of 5) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst1.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$226 ($or).
Removed top 2 bits (of 5) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst1.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$221 ($or).
Removed top 2 bits (of 5) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst1.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$216 ($or).
Removed top 2 bits (of 5) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst1.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$211 ($or).
Removed top 3 bits (of 5) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst1.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$206 ($or).
Removed top 4 bits (of 5) from port A of cell NN.$flatten\sigmoid_h1.\add_sub_inst1.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$201 ($or).
Removed top 3 bits (of 5) from port B of cell NN.$flatten\sigmoid_h1.\add_sub_inst1.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$201 ($or).
Removed top 3 bits (of 5) from port Y of cell NN.$flatten\sigmoid_h1.\add_sub_inst1.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$201 ($or).
Removed top 1 bits (of 25) from port A of cell NN.$flatten\sigmoid_h1.\add_sub_inst1.\add_sub_rounder.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:114$151 ($add).
Removed top 1 bits (of 25) from port A of cell NN.$flatten\sigmoid_h1.\add_sub_inst1.\add_sub_rounder.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:113$150 ($add).
Removed top 1 bits (of 2) from port B of cell NN.$flatten\sigmoid_h1.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/sigmoid_v5.sv:149$21 ($eq).
Removed top 31 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/sigmoid_v5.sv:147$20 ($sub).
Removed top 30 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/sigmoid_v5.sv:147$20 ($sub).
Removed top 31 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.$gt$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/sigmoid_v5.sv:146$19 ($gt).
Removed top 1 bits (of 2) from port B of cell NN.$flatten\sigmoid_h1.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/sigmoid_v5.sv:141$18 ($eq).
Removed top 31 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/sigmoid_v5.sv:139$17 ($sub).
Removed top 30 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h1.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/sigmoid_v5.sv:139$17 ($sub).
Removed top 31 bits (of 32) from port B of cell NN.$flatten\sigmoid_h1.$gt$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/sigmoid_v5.sv:138$16 ($gt).
Removed top 27 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\mul_inst2.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$811 ($mux).
Removed top 1 bits (of 23) from port Y of cell NN.$flatten\sigmoid_h2.\mul_inst2.$shl$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:56$468 ($shl).
Removed top 4 bits (of 9) from port A of cell NN.$flatten\sigmoid_h2.\mul_inst2.$auto$opt_expr.cc:716:replace_const_cells$1143 ($not).
Removed top 23 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\mul_inst2.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:59$478 ($mux).
Removed top 30 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\mul_inst2.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:60$479 ($mux).
Removed top 22 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\mul_inst2.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:91$518 ($sub).
Removed top 22 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\mul_inst2.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:91$518 ($sub).
Removed top 22 bits (of 32) from port A of cell NN.$flatten\sigmoid_h2.\mul_inst2.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:91$518 ($sub).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\sigmoid_h2.\mul_inst2.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:59$481 ($add).
Removed top 24 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\mul_inst2.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:59$481 ($add).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\mul_inst2.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:59$481 ($add).
Removed top 1 bits (of 10) from port A of cell NN.$flatten\sigmoid_h2.\mul_inst2.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:91$517 ($add).
Converting cell NN.$flatten\sigmoid_h2.\mul_inst2.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:91$517 ($add) from signed to unsigned.
Removed top 22 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\mul_inst2.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:91$517 ($add).
Removed top 1 bits (of 9) from port A of cell NN.$flatten\sigmoid_h2.\mul_inst2.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:91$517 ($add).
Removed top 1 bits (of 10) from port B of cell NN.$flatten\sigmoid_h2.\mul_inst2.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:91$517 ($add).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\mul_inst2.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$810 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\mul_inst2.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$810 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\mul_inst2.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$809 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\mul_inst2.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$808 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\mul_inst2.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$808 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\mul_inst2.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$807 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\mul_inst2.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$806 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\mul_inst2.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$806 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\mul_inst2.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$805 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\mul_inst2.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$804 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\mul_inst2.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$804 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\mul_inst2.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$803 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\mul_inst2.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$802 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\mul_inst2.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$802 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\mul_inst2.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$801 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\mul_inst2.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$800 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\mul_inst2.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$800 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\mul_inst2.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$799 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\mul_inst2.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$798 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\mul_inst2.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$798 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\mul_inst2.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$797 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\mul_inst2.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$796 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\mul_inst2.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$796 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\mul_inst2.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$795 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\mul_inst2.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$794 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\mul_inst2.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$794 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\mul_inst2.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$793 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\mul_inst2.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$792 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\mul_inst2.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$792 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\mul_inst2.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$791 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\mul_inst2.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$790 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\mul_inst2.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$790 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\mul_inst2.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$789 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\mul_inst2.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$788 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\mul_inst2.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$788 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\mul_inst2.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$787 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\mul_inst2.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$786 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\mul_inst2.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$786 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\mul_inst2.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$785 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\mul_inst2.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$784 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\mul_inst2.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$784 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\mul_inst2.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$783 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\mul_inst2.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$782 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\mul_inst2.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$782 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\mul_inst2.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$781 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\mul_inst2.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$780 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\mul_inst2.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$780 ($or).
Removed top 29 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\mul_inst2.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$779 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\mul_inst2.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$778 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\mul_inst2.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$778 ($or).
Removed top 29 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\mul_inst2.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$777 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\mul_inst2.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$776 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\mul_inst2.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$776 ($or).
Removed top 29 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\mul_inst2.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$775 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\mul_inst2.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$774 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\mul_inst2.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$774 ($or).
Removed top 29 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\mul_inst2.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$773 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\mul_inst2.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$772 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\mul_inst2.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$772 ($or).
Removed top 30 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\mul_inst2.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$771 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\mul_inst2.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$770 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\mul_inst2.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$770 ($or).
Removed top 30 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\mul_inst2.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$769 ($mux).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\mul_inst2.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$812 ($or).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\mul_inst2.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$812 ($or).
Removed top 31 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\mul_inst2.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$767 ($mux).
Removed top 8 bits (of 32) from port A of cell NN.$flatten\sigmoid_h2.\mul_inst2.\norm_b.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$766 ($and).
Removed top 8 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\mul_inst2.\norm_b.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$766 ($and).
Removed top 8 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\mul_inst2.\norm_b.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$766 ($and).
Removed top 9 bits (of 32) from port A of cell NN.$flatten\sigmoid_h2.\mul_inst2.\norm_b.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$765 ($add).
Removed top 31 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\mul_inst2.\norm_b.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$765 ($add).
Removed top 8 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\mul_inst2.\norm_b.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$765 ($add).
Removed top 382 bits (of 513) from port Y of cell NN.$flatten\sigmoid_h2.\mul_inst2.\round_exception.\genblk1.genblk1.lowmask_roundmask.$sshr$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:427$848 ($sshr).
Removed top 24 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\mul_inst2.\round_exception.$lt$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:614$977 ($lt).
Removed top 28 bits (of 32) from port A of cell NN.$flatten\sigmoid_h2.\mul_inst2.\round_exception.$ge$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:613$976 ($ge).
Removed top 29 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\mul_inst2.\round_exception.$ge$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:613$976 ($ge).
Removed top 24 bits (of 26) from port B of cell NN.$flatten\sigmoid_h2.\mul_inst2.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:608$972 ($add).
Removed top 15 bits (of 26) from port Y of cell NN.$flatten\sigmoid_h2.\mul_inst2.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:608$972 ($add).
Removed top 6 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\mul_inst2.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$970 ($mux).
Removed top 1 bits (of 27) from port A of cell NN.$flatten\sigmoid_h2.\mul_inst2.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:606$968 ($and).
Removed top 4 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\mul_inst2.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:606$968 ($and).
Removed top 4 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\mul_inst2.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:606$968 ($and).
Removed top 5 bits (of 32) from port A of cell NN.$flatten\sigmoid_h2.\mul_inst2.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:606$967 ($not).
Removed top 4 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\mul_inst2.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:606$967 ($not).
Removed top 6 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\mul_inst2.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$965 ($and).
Removed top 6 bits (of 32) from port A of cell NN.$flatten\sigmoid_h2.\mul_inst2.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$965 ($and).
Removed top 6 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\mul_inst2.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$965 ($and).
Removed top 6 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\mul_inst2.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$964 ($not).
Removed top 6 bits (of 32) from port A of cell NN.$flatten\sigmoid_h2.\mul_inst2.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$964 ($not).
Removed top 6 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\mul_inst2.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$963 ($mux).
Removed top 2 bits (of 32) from port A of cell NN.$flatten\sigmoid_h2.\mul_inst2.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$958 ($add).
Removed top 31 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\mul_inst2.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$958 ($add).
Removed top 6 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\mul_inst2.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$958 ($add).
Removed top 4 bits (of 30) from port A of cell NN.$flatten\sigmoid_h2.\mul_inst2.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$958 ($add).
Removed top 1 bits (of 27) from port A of cell NN.$flatten\sigmoid_h2.\mul_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$956 ($or).
Removed top 5 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\mul_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$956 ($or).
Removed top 1 bits (of 24) from port A of cell NN.$flatten\sigmoid_h2.\mul_inst2.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:598$946 ($and).
Removed top 1 bits (of 24) from port B of cell NN.$flatten\sigmoid_h2.\mul_inst2.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:598$946 ($and).
Removed top 1 bits (of 24) from port Y of cell NN.$flatten\sigmoid_h2.\mul_inst2.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:598$946 ($and).
Removed top 1 bits (of 24) from port A of cell NN.$flatten\sigmoid_h2.\mul_inst2.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:597$941 ($and).
Removed top 1 bits (of 27) from port A of cell NN.$flatten\sigmoid_h2.\mul_inst2.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:596$939 ($not).
Removed top 9 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\mul_inst2.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:672$936 ($mux).
Removed top 9 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\mul_inst2.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:672$935 ($mux).
Removed top 9 bits (of 32) from port A of cell NN.$flatten\sigmoid_h2.\mul_inst2.\round_exception.$shr$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:672$933 ($shr).
Removed top 9 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\mul_inst2.\round_exception.$shr$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:672$933 ($shr).
Removed top 24 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\mul_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$931 ($or).
Removed top 24 bits (of 32) from port A of cell NN.$flatten\sigmoid_h2.\mul_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$931 ($or).
Removed top 24 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\mul_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$931 ($or).
Removed top 24 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\mul_inst2.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$930 ($mux).
Removed top 24 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\mul_inst2.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$927 ($mux).
Removed top 31 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\mul_inst2.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$926 ($add).
Removed top 24 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\mul_inst2.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$926 ($add).
Removed top 24 bits (of 32) from port A of cell NN.$flatten\sigmoid_h2.\mul_inst2.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$926 ($add).
Removed top 1 bits (of 10) from port A of cell NN.$flatten\sigmoid_h2.\mul_inst2.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$925 ($sub).
Removed top 1 bits (of 9) from port B of cell NN.$flatten\sigmoid_h2.\mul_inst2.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$925 ($sub).
Removed top 24 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\mul_inst2.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$925 ($sub).
Removed top 1 bits (of 9) from port A of cell NN.$flatten\sigmoid_h2.\mul_inst2.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$925 ($sub).
Removed top 24 bits (of 32) from port A of cell NN.$flatten\sigmoid_h2.\mul_inst2.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:670$924 ($sub).
Removed top 1 bits (of 10) from port B of cell NN.$flatten\sigmoid_h2.\mul_inst2.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:670$924 ($sub).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\mul_inst2.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:670$924 ($sub).
Removed top 7 bits (of 8) from port A of cell NN.$flatten\sigmoid_h2.\mul_inst2.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:670$924 ($sub).
Removed top 4 bits (of 9) from port B of cell NN.$flatten\sigmoid_h2.\mul_inst2.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:670$924 ($sub).
Removed top 1 bits (of 10) from port A of cell NN.$flatten\sigmoid_h2.\mul_inst2.\round_exception.$lt$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:668$923 ($lt).
Removed top 1 bits (of 9) from port B of cell NN.$flatten\sigmoid_h2.\mul_inst2.\round_exception.$lt$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:668$923 ($lt).
Removed top 9 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\mul_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$922 ($or).
Removed top 9 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\mul_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$922 ($or).
Removed top 9 bits (of 32) from port A of cell NN.$flatten\sigmoid_h2.\mul_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$922 ($or).
Removed top 9 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\mul_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$921 ($or).
Removed top 9 bits (of 32) from port A of cell NN.$flatten\sigmoid_h2.\mul_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$921 ($or).
Removed top 9 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\mul_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$921 ($or).
Removed top 10 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\mul_inst2.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:658$920 ($mux).
Removed top 9 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\mul_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$913 ($or).
Removed top 9 bits (of 32) from port A of cell NN.$flatten\sigmoid_h2.\mul_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$913 ($or).
Removed top 9 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\mul_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$913 ($or).
Removed top 9 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\mul_inst2.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:656$912 ($mux).
Removed top 9 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\mul_inst2.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$907 ($mux).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\mul_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$905 ($or).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\sigmoid_h2.\mul_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$905 ($or).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\mul_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$905 ($or).
Removed top 23 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\mul_inst2.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:652$904 ($mux).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\mul_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$903 ($or).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\sigmoid_h2.\mul_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$903 ($or).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\mul_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$903 ($or).
Removed top 23 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\mul_inst2.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:651$902 ($mux).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\mul_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$901 ($or).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\sigmoid_h2.\mul_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$901 ($or).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\mul_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$901 ($or).
Removed top 23 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\mul_inst2.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:650$900 ($mux).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\mul_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$899 ($or).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\sigmoid_h2.\mul_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$899 ($or).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\mul_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$899 ($or).
Removed top 25 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\mul_inst2.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:649$898 ($mux).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\mul_inst2.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$897 ($and).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\sigmoid_h2.\mul_inst2.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$897 ($and).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\mul_inst2.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$897 ($and).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\mul_inst2.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:648$896 ($not).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\sigmoid_h2.\mul_inst2.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:648$896 ($not).
Removed top 25 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\mul_inst2.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:648$895 ($mux).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\mul_inst2.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$894 ($and).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\sigmoid_h2.\mul_inst2.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$894 ($and).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\mul_inst2.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$894 ($and).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\mul_inst2.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:647$893 ($not).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\sigmoid_h2.\mul_inst2.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:647$893 ($not).
Removed top 24 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\mul_inst2.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:647$892 ($mux).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\mul_inst2.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$891 ($and).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\sigmoid_h2.\mul_inst2.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$891 ($and).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\mul_inst2.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$891 ($and).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\mul_inst2.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:646$890 ($not).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\sigmoid_h2.\mul_inst2.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:646$890 ($not).
Removed top 23 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\mul_inst2.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:646$889 ($mux).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\mul_inst2.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$888 ($and).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\mul_inst2.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$888 ($and).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\mul_inst2.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$887 ($not).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\sigmoid_h2.\mul_inst2.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$887 ($not).
Removed top 23 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\mul_inst2.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$886 ($mux).
Removed top 31 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\mul_inst2.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:643$884 ($mux).
Removed top 1 bits (of 8) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst5.$gt$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:85$28 ($gt).
Removed top 1 bits (of 8) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst5.$ne$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:85$29 ($ne).
Removed top 22 bits (of 23) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst5.$gt$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:85$30 ($gt).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\add_sub_inst5.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:104$48 ($sub).
Removed top 31 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst5.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:104$49 ($sub).
Removed top 24 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\add_sub_inst5.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:104$51 ($mux).
Removed top 26 bits (of 27) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst5.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:117$55 ($add).
Removed top 1 bits (of 28) from port A of cell NN.$flatten\sigmoid_h2.\add_sub_inst5.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:119$57 ($add).
Removed top 1 bits (of 28) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst5.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:119$57 ($add).
Removed top 3 bits (of 8) from mux cell NN.$flatten\sigmoid_h2.\add_sub_inst5.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:125$60 ($mux).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst5.$le$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:126$61 ($le).
Removed top 7 bits (of 8) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst5.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:127$63 ($sub).
Removed top 3 bits (of 8) from mux cell NN.$flatten\sigmoid_h2.\add_sub_inst5.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:134$70 ($mux).
Removed top 7 bits (of 8) from port Y of cell NN.$flatten\sigmoid_h2.\add_sub_inst5.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:145$79 ($or).
Removed top 7 bits (of 8) from port A of cell NN.$flatten\sigmoid_h2.\add_sub_inst5.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:145$80 ($and).
Removed top 7 bits (of 8) from port Y of cell NN.$flatten\sigmoid_h2.\add_sub_inst5.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:145$80 ($and).
Removed top 7 bits (of 8) from port A of cell NN.$flatten\sigmoid_h2.\add_sub_inst5.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:145$82 ($and).
Removed top 7 bits (of 8) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst5.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:145$82 ($and).
Removed top 7 bits (of 8) from port Y of cell NN.$flatten\sigmoid_h2.\add_sub_inst5.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:145$82 ($and).
Removed top 7 bits (of 8) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst5.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:145$83 ($sub).
Removed top 1 bits (of 8) from port A of cell NN.$flatten\sigmoid_h2.\add_sub_inst5.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:148$86 ($eq).
Removed top 1 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\add_sub_inst5.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:148$89 ($mux).
Removed top 1 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\add_sub_inst5.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:147$90 ($mux).
Removed top 9 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\add_sub_inst5.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:153$95 ($mux).
Removed top 1 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\add_sub_inst5.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:153$96 ($mux).
Removed top 26 bits (of 27) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst5.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:262$411 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst5.\exp_equalizer.$ge$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:262$409 ($ge).
Removed top 25 bits (of 27) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst5.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:261$407 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst5.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:261$405 ($eq).
Removed top 24 bits (of 27) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst5.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:260$403 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst5.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:260$401 ($eq).
Removed top 23 bits (of 27) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst5.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:259$399 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst5.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:259$397 ($eq).
Removed top 22 bits (of 27) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst5.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:258$395 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst5.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:258$393 ($eq).
Removed top 21 bits (of 27) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst5.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:257$391 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst5.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:257$389 ($eq).
Removed top 20 bits (of 27) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst5.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:256$387 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst5.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:256$385 ($eq).
Removed top 19 bits (of 27) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst5.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:255$383 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst5.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:255$381 ($eq).
Removed top 18 bits (of 27) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst5.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:254$379 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst5.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:254$377 ($eq).
Removed top 17 bits (of 27) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst5.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:253$375 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst5.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:253$373 ($eq).
Removed top 16 bits (of 27) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst5.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:252$371 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst5.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:252$369 ($eq).
Removed top 15 bits (of 27) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst5.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:251$367 ($and).
Removed top 4 bits (of 8) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst5.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:251$365 ($eq).
Removed top 14 bits (of 27) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst5.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:250$363 ($and).
Removed top 4 bits (of 8) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst5.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:250$361 ($eq).
Removed top 13 bits (of 27) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst5.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:249$359 ($and).
Removed top 4 bits (of 8) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst5.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:249$357 ($eq).
Removed top 12 bits (of 27) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst5.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:248$355 ($and).
Removed top 4 bits (of 8) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst5.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:248$353 ($eq).
Removed top 11 bits (of 27) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst5.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:247$351 ($and).
Removed top 4 bits (of 8) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst5.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:247$349 ($eq).
Removed top 10 bits (of 27) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst5.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:246$347 ($and).
Removed top 4 bits (of 8) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst5.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:246$345 ($eq).
Removed top 9 bits (of 27) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst5.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:245$343 ($and).
Removed top 4 bits (of 8) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst5.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:245$341 ($eq).
Removed top 8 bits (of 27) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst5.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:244$339 ($and).
Removed top 4 bits (of 8) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst5.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:244$337 ($eq).
Removed top 7 bits (of 27) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst5.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:243$335 ($and).
Removed top 5 bits (of 8) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst5.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:243$333 ($eq).
Removed top 6 bits (of 27) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst5.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:242$331 ($and).
Removed top 5 bits (of 8) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst5.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:242$329 ($eq).
Removed top 5 bits (of 27) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst5.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:241$327 ($and).
Removed top 5 bits (of 8) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst5.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:241$325 ($eq).
Removed top 4 bits (of 27) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst5.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:240$323 ($and).
Removed top 5 bits (of 8) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst5.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:240$321 ($eq).
Removed top 3 bits (of 27) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst5.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:239$319 ($and).
Removed top 6 bits (of 8) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst5.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:239$317 ($eq).
Removed top 2 bits (of 27) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst5.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:238$315 ($and).
Removed top 6 bits (of 8) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst5.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:238$313 ($eq).
Removed top 1 bits (of 27) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst5.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:237$311 ($and).
Removed top 7 bits (of 8) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst5.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:237$309 ($eq).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst5.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$266 ($or).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst5.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$261 ($or).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst5.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$256 ($or).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst5.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$251 ($or).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst5.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$246 ($or).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst5.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$241 ($or).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst5.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$236 ($or).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst5.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$231 ($or).
Removed top 2 bits (of 5) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst5.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$226 ($or).
Removed top 2 bits (of 5) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst5.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$221 ($or).
Removed top 2 bits (of 5) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst5.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$216 ($or).
Removed top 2 bits (of 5) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst5.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$211 ($or).
Removed top 3 bits (of 5) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst5.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$206 ($or).
Removed top 4 bits (of 5) from port A of cell NN.$flatten\sigmoid_h2.\add_sub_inst5.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$201 ($or).
Removed top 3 bits (of 5) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst5.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$201 ($or).
Removed top 3 bits (of 5) from port Y of cell NN.$flatten\sigmoid_h2.\add_sub_inst5.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$201 ($or).
Removed top 1 bits (of 25) from port A of cell NN.$flatten\sigmoid_h2.\add_sub_inst5.\add_sub_rounder.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:114$151 ($add).
Removed top 1 bits (of 25) from port A of cell NN.$flatten\sigmoid_h2.\add_sub_inst5.\add_sub_rounder.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:113$150 ($add).
Removed top 27 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\mul_inst1.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$811 ($mux).
Removed top 1 bits (of 23) from port Y of cell NN.$flatten\sigmoid_h2.\mul_inst1.$shl$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:56$468 ($shl).
Removed top 4 bits (of 9) from port A of cell NN.$flatten\sigmoid_h2.\mul_inst1.$auto$opt_expr.cc:716:replace_const_cells$1143 ($not).
Removed top 23 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\mul_inst1.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:59$478 ($mux).
Removed top 30 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\mul_inst1.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:60$479 ($mux).
Removed top 22 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\mul_inst1.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:91$518 ($sub).
Removed top 22 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\mul_inst1.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:91$518 ($sub).
Removed top 22 bits (of 32) from port A of cell NN.$flatten\sigmoid_h2.\mul_inst1.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:91$518 ($sub).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\sigmoid_h2.\mul_inst1.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:59$481 ($add).
Removed top 24 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\mul_inst1.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:59$481 ($add).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\mul_inst1.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:59$481 ($add).
Removed top 1 bits (of 10) from port A of cell NN.$flatten\sigmoid_h2.\mul_inst1.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:91$517 ($add).
Converting cell NN.$flatten\sigmoid_h2.\mul_inst1.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:91$517 ($add) from signed to unsigned.
Removed top 22 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\mul_inst1.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:91$517 ($add).
Removed top 1 bits (of 9) from port A of cell NN.$flatten\sigmoid_h2.\mul_inst1.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:91$517 ($add).
Removed top 1 bits (of 10) from port B of cell NN.$flatten\sigmoid_h2.\mul_inst1.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:91$517 ($add).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\mul_inst1.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$810 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\mul_inst1.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$810 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\mul_inst1.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$809 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\mul_inst1.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$808 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\mul_inst1.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$808 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\mul_inst1.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$807 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\mul_inst1.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$806 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\mul_inst1.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$806 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\mul_inst1.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$805 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\mul_inst1.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$804 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\mul_inst1.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$804 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\mul_inst1.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$803 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\mul_inst1.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$802 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\mul_inst1.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$802 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\mul_inst1.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$801 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\mul_inst1.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$800 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\mul_inst1.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$800 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\mul_inst1.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$799 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\mul_inst1.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$798 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\mul_inst1.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$798 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\mul_inst1.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$797 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\mul_inst1.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$796 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\mul_inst1.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$796 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\mul_inst1.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$795 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\mul_inst1.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$794 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\mul_inst1.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$794 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\mul_inst1.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$793 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\mul_inst1.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$792 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\mul_inst1.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$792 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\mul_inst1.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$791 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\mul_inst1.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$790 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\mul_inst1.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$790 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\mul_inst1.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$789 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\mul_inst1.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$788 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\mul_inst1.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$788 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\mul_inst1.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$787 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\mul_inst1.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$786 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\mul_inst1.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$786 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\mul_inst1.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$785 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\mul_inst1.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$784 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\mul_inst1.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$784 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\mul_inst1.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$783 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\mul_inst1.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$782 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\mul_inst1.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$782 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\mul_inst1.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$781 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\mul_inst1.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$780 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\mul_inst1.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$780 ($or).
Removed top 29 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\mul_inst1.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$779 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\mul_inst1.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$778 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\mul_inst1.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$778 ($or).
Removed top 29 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\mul_inst1.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$777 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\mul_inst1.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$776 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\mul_inst1.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$776 ($or).
Removed top 29 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\mul_inst1.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$775 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\mul_inst1.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$774 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\mul_inst1.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$774 ($or).
Removed top 29 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\mul_inst1.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$773 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\mul_inst1.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$772 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\mul_inst1.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$772 ($or).
Removed top 30 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\mul_inst1.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$771 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\mul_inst1.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$770 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\mul_inst1.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$770 ($or).
Removed top 30 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\mul_inst1.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$769 ($mux).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\mul_inst1.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$812 ($or).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\mul_inst1.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$812 ($or).
Removed top 31 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\mul_inst1.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$767 ($mux).
Removed top 8 bits (of 32) from port A of cell NN.$flatten\sigmoid_h2.\mul_inst1.\norm_b.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$766 ($and).
Removed top 8 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\mul_inst1.\norm_b.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$766 ($and).
Removed top 8 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\mul_inst1.\norm_b.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$766 ($and).
Removed top 9 bits (of 32) from port A of cell NN.$flatten\sigmoid_h2.\mul_inst1.\norm_b.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$765 ($add).
Removed top 31 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\mul_inst1.\norm_b.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$765 ($add).
Removed top 8 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\mul_inst1.\norm_b.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$765 ($add).
Removed top 382 bits (of 513) from port Y of cell NN.$flatten\sigmoid_h2.\mul_inst1.\round_exception.\genblk1.genblk1.lowmask_roundmask.$sshr$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:427$848 ($sshr).
Removed top 24 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\mul_inst1.\round_exception.$lt$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:614$977 ($lt).
Removed top 28 bits (of 32) from port A of cell NN.$flatten\sigmoid_h2.\mul_inst1.\round_exception.$ge$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:613$976 ($ge).
Removed top 29 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\mul_inst1.\round_exception.$ge$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:613$976 ($ge).
Removed top 24 bits (of 26) from port B of cell NN.$flatten\sigmoid_h2.\mul_inst1.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:608$972 ($add).
Removed top 15 bits (of 26) from port Y of cell NN.$flatten\sigmoid_h2.\mul_inst1.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:608$972 ($add).
Removed top 6 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\mul_inst1.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$970 ($mux).
Removed top 1 bits (of 27) from port A of cell NN.$flatten\sigmoid_h2.\mul_inst1.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:606$968 ($and).
Removed top 4 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\mul_inst1.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:606$968 ($and).
Removed top 4 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\mul_inst1.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:606$968 ($and).
Removed top 5 bits (of 32) from port A of cell NN.$flatten\sigmoid_h2.\mul_inst1.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:606$967 ($not).
Removed top 4 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\mul_inst1.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:606$967 ($not).
Removed top 6 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\mul_inst1.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$965 ($and).
Removed top 6 bits (of 32) from port A of cell NN.$flatten\sigmoid_h2.\mul_inst1.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$965 ($and).
Removed top 6 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\mul_inst1.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$965 ($and).
Removed top 6 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\mul_inst1.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$964 ($not).
Removed top 6 bits (of 32) from port A of cell NN.$flatten\sigmoid_h2.\mul_inst1.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$964 ($not).
Removed top 6 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\mul_inst1.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$963 ($mux).
Removed top 2 bits (of 32) from port A of cell NN.$flatten\sigmoid_h2.\mul_inst1.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$958 ($add).
Removed top 31 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\mul_inst1.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$958 ($add).
Removed top 6 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\mul_inst1.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$958 ($add).
Removed top 4 bits (of 30) from port A of cell NN.$flatten\sigmoid_h2.\mul_inst1.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$958 ($add).
Removed top 1 bits (of 27) from port A of cell NN.$flatten\sigmoid_h2.\mul_inst1.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$956 ($or).
Removed top 5 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\mul_inst1.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$956 ($or).
Removed top 1 bits (of 24) from port A of cell NN.$flatten\sigmoid_h2.\mul_inst1.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:598$946 ($and).
Removed top 1 bits (of 24) from port B of cell NN.$flatten\sigmoid_h2.\mul_inst1.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:598$946 ($and).
Removed top 1 bits (of 24) from port Y of cell NN.$flatten\sigmoid_h2.\mul_inst1.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:598$946 ($and).
Removed top 1 bits (of 24) from port A of cell NN.$flatten\sigmoid_h2.\mul_inst1.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:597$941 ($and).
Removed top 1 bits (of 27) from port A of cell NN.$flatten\sigmoid_h2.\mul_inst1.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:596$939 ($not).
Removed top 9 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\mul_inst1.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:672$936 ($mux).
Removed top 9 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\mul_inst1.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:672$935 ($mux).
Removed top 9 bits (of 32) from port A of cell NN.$flatten\sigmoid_h2.\mul_inst1.\round_exception.$shr$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:672$933 ($shr).
Removed top 9 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\mul_inst1.\round_exception.$shr$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:672$933 ($shr).
Removed top 24 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\mul_inst1.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$931 ($or).
Removed top 24 bits (of 32) from port A of cell NN.$flatten\sigmoid_h2.\mul_inst1.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$931 ($or).
Removed top 24 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\mul_inst1.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$931 ($or).
Removed top 24 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\mul_inst1.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$930 ($mux).
Removed top 24 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\mul_inst1.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$927 ($mux).
Removed top 31 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\mul_inst1.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$926 ($add).
Removed top 24 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\mul_inst1.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$926 ($add).
Removed top 24 bits (of 32) from port A of cell NN.$flatten\sigmoid_h2.\mul_inst1.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$926 ($add).
Removed top 1 bits (of 10) from port A of cell NN.$flatten\sigmoid_h2.\mul_inst1.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$925 ($sub).
Removed top 1 bits (of 9) from port B of cell NN.$flatten\sigmoid_h2.\mul_inst1.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$925 ($sub).
Removed top 24 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\mul_inst1.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$925 ($sub).
Removed top 1 bits (of 9) from port A of cell NN.$flatten\sigmoid_h2.\mul_inst1.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$925 ($sub).
Removed top 24 bits (of 32) from port A of cell NN.$flatten\sigmoid_h2.\mul_inst1.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:670$924 ($sub).
Removed top 1 bits (of 10) from port B of cell NN.$flatten\sigmoid_h2.\mul_inst1.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:670$924 ($sub).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\mul_inst1.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:670$924 ($sub).
Removed top 7 bits (of 8) from port A of cell NN.$flatten\sigmoid_h2.\mul_inst1.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:670$924 ($sub).
Removed top 4 bits (of 9) from port B of cell NN.$flatten\sigmoid_h2.\mul_inst1.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:670$924 ($sub).
Removed top 1 bits (of 10) from port A of cell NN.$flatten\sigmoid_h2.\mul_inst1.\round_exception.$lt$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:668$923 ($lt).
Removed top 1 bits (of 9) from port B of cell NN.$flatten\sigmoid_h2.\mul_inst1.\round_exception.$lt$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:668$923 ($lt).
Removed top 9 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\mul_inst1.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$922 ($or).
Removed top 9 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\mul_inst1.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$922 ($or).
Removed top 9 bits (of 32) from port A of cell NN.$flatten\sigmoid_h2.\mul_inst1.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$922 ($or).
Removed top 9 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\mul_inst1.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$921 ($or).
Removed top 9 bits (of 32) from port A of cell NN.$flatten\sigmoid_h2.\mul_inst1.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$921 ($or).
Removed top 9 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\mul_inst1.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$921 ($or).
Removed top 10 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\mul_inst1.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:658$920 ($mux).
Removed top 9 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\mul_inst1.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$913 ($or).
Removed top 9 bits (of 32) from port A of cell NN.$flatten\sigmoid_h2.\mul_inst1.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$913 ($or).
Removed top 9 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\mul_inst1.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$913 ($or).
Removed top 9 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\mul_inst1.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:656$912 ($mux).
Removed top 9 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\mul_inst1.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$907 ($mux).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\mul_inst1.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$905 ($or).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\sigmoid_h2.\mul_inst1.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$905 ($or).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\mul_inst1.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$905 ($or).
Removed top 23 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\mul_inst1.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:652$904 ($mux).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\mul_inst1.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$903 ($or).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\sigmoid_h2.\mul_inst1.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$903 ($or).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\mul_inst1.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$903 ($or).
Removed top 23 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\mul_inst1.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:651$902 ($mux).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\mul_inst1.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$901 ($or).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\sigmoid_h2.\mul_inst1.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$901 ($or).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\mul_inst1.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$901 ($or).
Removed top 23 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\mul_inst1.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:650$900 ($mux).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\mul_inst1.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$899 ($or).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\sigmoid_h2.\mul_inst1.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$899 ($or).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\mul_inst1.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$899 ($or).
Removed top 25 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\mul_inst1.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:649$898 ($mux).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\mul_inst1.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$897 ($and).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\sigmoid_h2.\mul_inst1.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$897 ($and).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\mul_inst1.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$897 ($and).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\mul_inst1.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:648$896 ($not).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\sigmoid_h2.\mul_inst1.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:648$896 ($not).
Removed top 25 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\mul_inst1.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:648$895 ($mux).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\mul_inst1.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$894 ($and).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\sigmoid_h2.\mul_inst1.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$894 ($and).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\mul_inst1.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$894 ($and).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\mul_inst1.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:647$893 ($not).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\sigmoid_h2.\mul_inst1.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:647$893 ($not).
Removed top 24 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\mul_inst1.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:647$892 ($mux).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\mul_inst1.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$891 ($and).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\sigmoid_h2.\mul_inst1.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$891 ($and).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\mul_inst1.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$891 ($and).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\mul_inst1.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:646$890 ($not).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\sigmoid_h2.\mul_inst1.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:646$890 ($not).
Removed top 23 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\mul_inst1.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:646$889 ($mux).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\mul_inst1.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$888 ($and).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\mul_inst1.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$888 ($and).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\mul_inst1.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$887 ($not).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\sigmoid_h2.\mul_inst1.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$887 ($not).
Removed top 23 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\mul_inst1.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$886 ($mux).
Removed top 31 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\mul_inst1.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:643$884 ($mux).
Removed top 1 bits (of 8) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst4.$gt$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:85$28 ($gt).
Removed top 1 bits (of 8) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst4.$ne$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:85$29 ($ne).
Removed top 22 bits (of 23) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst4.$gt$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:85$30 ($gt).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\add_sub_inst4.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:104$48 ($sub).
Removed top 31 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst4.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:104$49 ($sub).
Removed top 24 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\add_sub_inst4.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:104$51 ($mux).
Removed top 26 bits (of 27) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst4.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:117$55 ($add).
Removed top 1 bits (of 28) from port A of cell NN.$flatten\sigmoid_h2.\add_sub_inst4.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:119$57 ($add).
Removed top 1 bits (of 28) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst4.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:119$57 ($add).
Removed top 3 bits (of 8) from mux cell NN.$flatten\sigmoid_h2.\add_sub_inst4.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:125$60 ($mux).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst4.$le$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:126$61 ($le).
Removed top 7 bits (of 8) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst4.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:127$63 ($sub).
Removed top 3 bits (of 8) from mux cell NN.$flatten\sigmoid_h2.\add_sub_inst4.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:134$70 ($mux).
Removed top 7 bits (of 8) from port Y of cell NN.$flatten\sigmoid_h2.\add_sub_inst4.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:145$79 ($or).
Removed top 7 bits (of 8) from port A of cell NN.$flatten\sigmoid_h2.\add_sub_inst4.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:145$80 ($and).
Removed top 7 bits (of 8) from port Y of cell NN.$flatten\sigmoid_h2.\add_sub_inst4.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:145$80 ($and).
Removed top 7 bits (of 8) from port A of cell NN.$flatten\sigmoid_h2.\add_sub_inst4.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:145$82 ($and).
Removed top 7 bits (of 8) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst4.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:145$82 ($and).
Removed top 7 bits (of 8) from port Y of cell NN.$flatten\sigmoid_h2.\add_sub_inst4.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:145$82 ($and).
Removed top 7 bits (of 8) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst4.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:145$83 ($sub).
Removed top 1 bits (of 8) from port A of cell NN.$flatten\sigmoid_h2.\add_sub_inst4.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:148$86 ($eq).
Removed top 1 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\add_sub_inst4.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:148$89 ($mux).
Removed top 1 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\add_sub_inst4.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:147$90 ($mux).
Removed top 9 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\add_sub_inst4.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:153$95 ($mux).
Removed top 1 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\add_sub_inst4.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:153$96 ($mux).
Removed top 26 bits (of 27) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst4.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:262$411 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst4.\exp_equalizer.$ge$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:262$409 ($ge).
Removed top 25 bits (of 27) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst4.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:261$407 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst4.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:261$405 ($eq).
Removed top 24 bits (of 27) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst4.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:260$403 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst4.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:260$401 ($eq).
Removed top 23 bits (of 27) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst4.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:259$399 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst4.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:259$397 ($eq).
Removed top 22 bits (of 27) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst4.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:258$395 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst4.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:258$393 ($eq).
Removed top 21 bits (of 27) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst4.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:257$391 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst4.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:257$389 ($eq).
Removed top 20 bits (of 27) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst4.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:256$387 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst4.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:256$385 ($eq).
Removed top 19 bits (of 27) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst4.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:255$383 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst4.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:255$381 ($eq).
Removed top 18 bits (of 27) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst4.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:254$379 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst4.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:254$377 ($eq).
Removed top 17 bits (of 27) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst4.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:253$375 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst4.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:253$373 ($eq).
Removed top 16 bits (of 27) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst4.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:252$371 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst4.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:252$369 ($eq).
Removed top 15 bits (of 27) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst4.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:251$367 ($and).
Removed top 4 bits (of 8) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst4.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:251$365 ($eq).
Removed top 14 bits (of 27) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst4.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:250$363 ($and).
Removed top 4 bits (of 8) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst4.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:250$361 ($eq).
Removed top 13 bits (of 27) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst4.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:249$359 ($and).
Removed top 4 bits (of 8) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst4.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:249$357 ($eq).
Removed top 12 bits (of 27) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst4.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:248$355 ($and).
Removed top 4 bits (of 8) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst4.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:248$353 ($eq).
Removed top 11 bits (of 27) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst4.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:247$351 ($and).
Removed top 4 bits (of 8) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst4.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:247$349 ($eq).
Removed top 10 bits (of 27) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst4.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:246$347 ($and).
Removed top 4 bits (of 8) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst4.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:246$345 ($eq).
Removed top 9 bits (of 27) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst4.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:245$343 ($and).
Removed top 4 bits (of 8) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst4.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:245$341 ($eq).
Removed top 8 bits (of 27) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst4.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:244$339 ($and).
Removed top 4 bits (of 8) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst4.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:244$337 ($eq).
Removed top 7 bits (of 27) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst4.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:243$335 ($and).
Removed top 5 bits (of 8) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst4.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:243$333 ($eq).
Removed top 6 bits (of 27) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst4.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:242$331 ($and).
Removed top 5 bits (of 8) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst4.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:242$329 ($eq).
Removed top 5 bits (of 27) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst4.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:241$327 ($and).
Removed top 5 bits (of 8) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst4.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:241$325 ($eq).
Removed top 4 bits (of 27) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst4.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:240$323 ($and).
Removed top 5 bits (of 8) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst4.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:240$321 ($eq).
Removed top 3 bits (of 27) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst4.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:239$319 ($and).
Removed top 6 bits (of 8) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst4.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:239$317 ($eq).
Removed top 2 bits (of 27) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst4.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:238$315 ($and).
Removed top 6 bits (of 8) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst4.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:238$313 ($eq).
Removed top 1 bits (of 27) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst4.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:237$311 ($and).
Removed top 7 bits (of 8) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst4.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:237$309 ($eq).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst4.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$266 ($or).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst4.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$261 ($or).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst4.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$256 ($or).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst4.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$251 ($or).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst4.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$246 ($or).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst4.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$241 ($or).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst4.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$236 ($or).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst4.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$231 ($or).
Removed top 2 bits (of 5) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst4.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$226 ($or).
Removed top 2 bits (of 5) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst4.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$221 ($or).
Removed top 2 bits (of 5) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst4.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$216 ($or).
Removed top 2 bits (of 5) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst4.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$211 ($or).
Removed top 3 bits (of 5) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst4.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$206 ($or).
Removed top 4 bits (of 5) from port A of cell NN.$flatten\sigmoid_h2.\add_sub_inst4.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$201 ($or).
Removed top 3 bits (of 5) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst4.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$201 ($or).
Removed top 3 bits (of 5) from port Y of cell NN.$flatten\sigmoid_h2.\add_sub_inst4.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$201 ($or).
Removed top 1 bits (of 25) from port A of cell NN.$flatten\sigmoid_h2.\add_sub_inst4.\add_sub_rounder.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:114$151 ($add).
Removed top 1 bits (of 25) from port A of cell NN.$flatten\sigmoid_h2.\add_sub_inst4.\add_sub_rounder.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:113$150 ($add).
Removed top 1 bits (of 8) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst3.$gt$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:85$28 ($gt).
Removed top 1 bits (of 8) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst3.$ne$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:85$29 ($ne).
Removed top 22 bits (of 23) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst3.$gt$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:85$30 ($gt).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\add_sub_inst3.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:104$48 ($sub).
Removed top 31 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst3.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:104$49 ($sub).
Removed top 24 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\add_sub_inst3.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:104$51 ($mux).
Removed top 26 bits (of 27) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst3.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:117$55 ($add).
Removed top 1 bits (of 28) from port A of cell NN.$flatten\sigmoid_h2.\add_sub_inst3.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:119$57 ($add).
Removed top 1 bits (of 28) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst3.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:119$57 ($add).
Removed top 3 bits (of 8) from mux cell NN.$flatten\sigmoid_h2.\add_sub_inst3.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:125$60 ($mux).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst3.$le$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:126$61 ($le).
Removed top 7 bits (of 8) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst3.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:127$63 ($sub).
Removed top 3 bits (of 8) from mux cell NN.$flatten\sigmoid_h2.\add_sub_inst3.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:134$70 ($mux).
Removed top 7 bits (of 8) from port Y of cell NN.$flatten\sigmoid_h2.\add_sub_inst3.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:145$79 ($or).
Removed top 7 bits (of 8) from port A of cell NN.$flatten\sigmoid_h2.\add_sub_inst3.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:145$80 ($and).
Removed top 7 bits (of 8) from port Y of cell NN.$flatten\sigmoid_h2.\add_sub_inst3.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:145$80 ($and).
Removed top 7 bits (of 8) from port A of cell NN.$flatten\sigmoid_h2.\add_sub_inst3.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:145$82 ($and).
Removed top 7 bits (of 8) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst3.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:145$82 ($and).
Removed top 7 bits (of 8) from port Y of cell NN.$flatten\sigmoid_h2.\add_sub_inst3.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:145$82 ($and).
Removed top 7 bits (of 8) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst3.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:145$83 ($sub).
Removed top 1 bits (of 8) from port A of cell NN.$flatten\sigmoid_h2.\add_sub_inst3.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:148$86 ($eq).
Removed top 1 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\add_sub_inst3.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:148$89 ($mux).
Removed top 1 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\add_sub_inst3.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:147$90 ($mux).
Removed top 9 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\add_sub_inst3.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:153$95 ($mux).
Removed top 1 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\add_sub_inst3.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:153$96 ($mux).
Removed top 26 bits (of 27) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst3.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:262$411 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst3.\exp_equalizer.$ge$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:262$409 ($ge).
Removed top 25 bits (of 27) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst3.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:261$407 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst3.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:261$405 ($eq).
Removed top 24 bits (of 27) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst3.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:260$403 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst3.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:260$401 ($eq).
Removed top 23 bits (of 27) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst3.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:259$399 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst3.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:259$397 ($eq).
Removed top 22 bits (of 27) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst3.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:258$395 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst3.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:258$393 ($eq).
Removed top 21 bits (of 27) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst3.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:257$391 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst3.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:257$389 ($eq).
Removed top 20 bits (of 27) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst3.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:256$387 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst3.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:256$385 ($eq).
Removed top 19 bits (of 27) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst3.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:255$383 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst3.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:255$381 ($eq).
Removed top 18 bits (of 27) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst3.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:254$379 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst3.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:254$377 ($eq).
Removed top 17 bits (of 27) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst3.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:253$375 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst3.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:253$373 ($eq).
Removed top 16 bits (of 27) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst3.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:252$371 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst3.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:252$369 ($eq).
Removed top 15 bits (of 27) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst3.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:251$367 ($and).
Removed top 4 bits (of 8) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst3.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:251$365 ($eq).
Removed top 14 bits (of 27) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst3.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:250$363 ($and).
Removed top 4 bits (of 8) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst3.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:250$361 ($eq).
Removed top 13 bits (of 27) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst3.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:249$359 ($and).
Removed top 4 bits (of 8) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst3.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:249$357 ($eq).
Removed top 12 bits (of 27) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst3.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:248$355 ($and).
Removed top 4 bits (of 8) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst3.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:248$353 ($eq).
Removed top 11 bits (of 27) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst3.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:247$351 ($and).
Removed top 4 bits (of 8) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst3.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:247$349 ($eq).
Removed top 10 bits (of 27) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst3.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:246$347 ($and).
Removed top 4 bits (of 8) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst3.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:246$345 ($eq).
Removed top 9 bits (of 27) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst3.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:245$343 ($and).
Removed top 4 bits (of 8) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst3.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:245$341 ($eq).
Removed top 8 bits (of 27) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst3.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:244$339 ($and).
Removed top 4 bits (of 8) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst3.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:244$337 ($eq).
Removed top 7 bits (of 27) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst3.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:243$335 ($and).
Removed top 5 bits (of 8) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst3.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:243$333 ($eq).
Removed top 6 bits (of 27) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst3.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:242$331 ($and).
Removed top 5 bits (of 8) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst3.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:242$329 ($eq).
Removed top 5 bits (of 27) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst3.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:241$327 ($and).
Removed top 5 bits (of 8) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst3.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:241$325 ($eq).
Removed top 4 bits (of 27) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst3.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:240$323 ($and).
Removed top 5 bits (of 8) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst3.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:240$321 ($eq).
Removed top 3 bits (of 27) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst3.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:239$319 ($and).
Removed top 6 bits (of 8) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst3.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:239$317 ($eq).
Removed top 2 bits (of 27) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst3.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:238$315 ($and).
Removed top 6 bits (of 8) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst3.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:238$313 ($eq).
Removed top 1 bits (of 27) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst3.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:237$311 ($and).
Removed top 7 bits (of 8) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst3.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:237$309 ($eq).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst3.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$266 ($or).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst3.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$261 ($or).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst3.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$256 ($or).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst3.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$251 ($or).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst3.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$246 ($or).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst3.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$241 ($or).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst3.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$236 ($or).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst3.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$231 ($or).
Removed top 2 bits (of 5) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst3.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$226 ($or).
Removed top 2 bits (of 5) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst3.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$221 ($or).
Removed top 2 bits (of 5) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst3.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$216 ($or).
Removed top 2 bits (of 5) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst3.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$211 ($or).
Removed top 3 bits (of 5) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst3.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$206 ($or).
Removed top 4 bits (of 5) from port A of cell NN.$flatten\sigmoid_h2.\add_sub_inst3.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$201 ($or).
Removed top 3 bits (of 5) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst3.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$201 ($or).
Removed top 3 bits (of 5) from port Y of cell NN.$flatten\sigmoid_h2.\add_sub_inst3.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$201 ($or).
Removed top 1 bits (of 25) from port A of cell NN.$flatten\sigmoid_h2.\add_sub_inst3.\add_sub_rounder.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:114$151 ($add).
Removed top 1 bits (of 25) from port A of cell NN.$flatten\sigmoid_h2.\add_sub_inst3.\add_sub_rounder.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:113$150 ($add).
Removed top 1 bits (of 10) from port A of cell NN.$flatten\sigmoid_h2.\div_inst2.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:122$549 ($add).
Removed top 22 bits (of 32) from port A of cell NN.$flatten\sigmoid_h2.\div_inst2.$le$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:123$550 ($le).
Removed top 31 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\div_inst2.$le$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:127$553 ($le).
Removed top 3 bits (of 5) from port B of cell NN.$flatten\sigmoid_h2.\div_inst2.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:130$556 ($eq).
Removed top 31 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\div_inst2.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:132$560 ($mux).
Removed top 27 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\div_inst2.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:133$561 ($mux).
Removed top 31 bits (of 32) from port A of cell NN.$flatten\sigmoid_h2.\div_inst2.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:132$562 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\div_inst2.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:132$562 ($or).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst2.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:132$562 ($or).
Removed top 31 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\div_inst2.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:134$566 ($sub).
Removed top 26 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst2.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:134$566 ($sub).
Removed top 27 bits (of 32) from port A of cell NN.$flatten\sigmoid_h2.\div_inst2.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:132$568 ($or).
Removed top 31 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\div_inst2.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:135$571 ($mux).
Removed top 31 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\div_inst2.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:132$572 ($or).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst2.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:132$572 ($or).
Removed top 27 bits (of 32) from port A of cell NN.$flatten\sigmoid_h2.\div_inst2.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:132$572 ($or).
Removed top 7 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\div_inst2.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:150$577 ($mux).
Removed top 5 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\div_inst2.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:150$580 ($mux).
Removed top 7 bits (of 32) from port A of cell NN.$flatten\sigmoid_h2.\div_inst2.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:150$581 ($or).
Removed top 5 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\div_inst2.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:150$581 ($or).
Removed top 5 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst2.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:150$581 ($or).
Removed top 26 bits (of 27) from port A of cell NN.$flatten\sigmoid_h2.\div_inst2.$shl$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:151$582 ($shl).
Removed top 7 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\div_inst2.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:152$585 ($mux).
Removed top 4 bits (of 5) from port B of cell NN.$flatten\sigmoid_h2.\div_inst2.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:165$609 ($eq).
Removed top 7 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\div_inst2.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:153$588 ($mux).
Removed top 7 bits (of 32) from port A of cell NN.$flatten\sigmoid_h2.\div_inst2.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:152$589 ($or).
Removed top 7 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\div_inst2.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:152$589 ($or).
Removed top 7 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst2.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:152$589 ($or).
Removed top 1 bits (of 26) from port B of cell NN.$flatten\sigmoid_h2.\div_inst2.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:154$590 ($sub).
Removed top 31 bits (of 32) from port A of cell NN.$flatten\sigmoid_h2.\div_inst2.$le$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:155$591 ($le).
Removed top 2 bits (of 28) from mux cell NN.$flatten\sigmoid_h2.\div_inst2.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:157$593 ($mux).
Removed top 30 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\div_inst2.$gt$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:158$594 ($gt).
Removed top 6 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\div_inst2.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:161$601 ($mux).
Removed top 6 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst2.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:162$603 ($or).
Removed top 6 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\div_inst2.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:162$604 ($mux).
Removed top 6 bits (of 32) from port A of cell NN.$flatten\sigmoid_h2.\div_inst2.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:161$605 ($or).
Removed top 6 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\div_inst2.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:161$605 ($or).
Removed top 6 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst2.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:161$605 ($or).
Removed top 9 bits (of 32) from port A of cell NN.$flatten\sigmoid_h2.\div_inst2.\exp_b.\countLeadingZeros.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$765 ($add).
Removed top 31 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\div_inst2.\exp_b.\countLeadingZeros.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$765 ($add).
Removed top 8 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst2.\exp_b.\countLeadingZeros.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$765 ($add).
Removed top 8 bits (of 32) from port A of cell NN.$flatten\sigmoid_h2.\div_inst2.\exp_b.\countLeadingZeros.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$766 ($and).
Removed top 8 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\div_inst2.\exp_b.\countLeadingZeros.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$766 ($and).
Removed top 8 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst2.\exp_b.\countLeadingZeros.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$766 ($and).
Removed top 31 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\div_inst2.\exp_b.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$767 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$812 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$812 ($or).
Removed top 30 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\div_inst2.\exp_b.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$769 ($mux).
Removed top 4 bits (of 5) from port A of cell NN.$flatten\sigmoid_h2.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$770 ($or).
Removed top 30 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$770 ($or).
Removed top 30 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$770 ($or).
Removed top 30 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\div_inst2.\exp_b.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$771 ($mux).
Removed top 3 bits (of 5) from port A of cell NN.$flatten\sigmoid_h2.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$772 ($or).
Removed top 30 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$772 ($or).
Removed top 30 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$772 ($or).
Removed top 29 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\div_inst2.\exp_b.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$773 ($mux).
Removed top 3 bits (of 5) from port A of cell NN.$flatten\sigmoid_h2.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$774 ($or).
Removed top 29 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$774 ($or).
Removed top 29 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$774 ($or).
Removed top 29 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\div_inst2.\exp_b.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$775 ($mux).
Removed top 2 bits (of 5) from port A of cell NN.$flatten\sigmoid_h2.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$776 ($or).
Removed top 29 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$776 ($or).
Removed top 29 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$776 ($or).
Removed top 29 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\div_inst2.\exp_b.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$777 ($mux).
Removed top 2 bits (of 5) from port A of cell NN.$flatten\sigmoid_h2.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$778 ($or).
Removed top 29 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$778 ($or).
Removed top 29 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$778 ($or).
Removed top 29 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\div_inst2.\exp_b.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$779 ($mux).
Removed top 2 bits (of 5) from port A of cell NN.$flatten\sigmoid_h2.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$780 ($or).
Removed top 29 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$780 ($or).
Removed top 29 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$780 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\div_inst2.\exp_b.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$781 ($mux).
Removed top 2 bits (of 5) from port A of cell NN.$flatten\sigmoid_h2.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$782 ($or).
Removed top 28 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$782 ($or).
Removed top 28 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$782 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\div_inst2.\exp_b.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$783 ($mux).
Removed top 1 bits (of 5) from port A of cell NN.$flatten\sigmoid_h2.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$784 ($or).
Removed top 28 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$784 ($or).
Removed top 28 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$784 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\div_inst2.\exp_b.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$785 ($mux).
Removed top 1 bits (of 5) from port A of cell NN.$flatten\sigmoid_h2.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$786 ($or).
Removed top 28 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$786 ($or).
Removed top 28 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$786 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\div_inst2.\exp_b.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$787 ($mux).
Removed top 1 bits (of 5) from port A of cell NN.$flatten\sigmoid_h2.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$788 ($or).
Removed top 28 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$788 ($or).
Removed top 28 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$788 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\div_inst2.\exp_b.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$789 ($mux).
Removed top 1 bits (of 5) from port A of cell NN.$flatten\sigmoid_h2.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$790 ($or).
Removed top 28 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$790 ($or).
Removed top 28 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$790 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\div_inst2.\exp_b.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$791 ($mux).
Removed top 1 bits (of 5) from port A of cell NN.$flatten\sigmoid_h2.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$792 ($or).
Removed top 28 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$792 ($or).
Removed top 28 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$792 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\div_inst2.\exp_b.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$793 ($mux).
Removed top 1 bits (of 5) from port A of cell NN.$flatten\sigmoid_h2.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$794 ($or).
Removed top 28 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$794 ($or).
Removed top 28 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$794 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\div_inst2.\exp_b.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$795 ($mux).
Removed top 1 bits (of 5) from port A of cell NN.$flatten\sigmoid_h2.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$796 ($or).
Removed top 28 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$796 ($or).
Removed top 28 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$796 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\div_inst2.\exp_b.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$797 ($mux).
Removed top 1 bits (of 5) from port A of cell NN.$flatten\sigmoid_h2.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$798 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$798 ($or).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$798 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\div_inst2.\exp_b.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$799 ($mux).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$800 ($or).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$800 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\div_inst2.\exp_b.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$801 ($mux).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$802 ($or).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$802 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\div_inst2.\exp_b.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$803 ($mux).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$804 ($or).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$804 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\div_inst2.\exp_b.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$805 ($mux).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$806 ($or).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$806 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\div_inst2.\exp_b.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$807 ($mux).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$808 ($or).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$808 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\div_inst2.\exp_b.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$809 ($mux).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$810 ($or).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$810 ($or).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst2.\exp_b.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:376$840 ($add).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\sigmoid_h2.\div_inst2.\exp_b.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:376$840 ($add).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\div_inst2.\exp_b.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:376$840 ($add).
Removed top 30 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\div_inst2.\exp_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:376$838 ($mux).
Removed top 23 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\div_inst2.\exp_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:376$837 ($mux).
Removed top 4 bits (of 9) from port A of cell NN.$flatten\sigmoid_h2.\div_inst2.\exp_b.$auto$opt_expr.cc:716:replace_const_cells$1139 ($not).
Removed top 1 bits (of 23) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst2.\exp_b.$shl$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:375$833 ($shl).
Removed top 27 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\div_inst2.\exp_b.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$811 ($mux).
Removed top 382 bits (of 513) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst2.\round_exception.\genblk1.genblk1.lowmask_roundmask.$sshr$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:427$848 ($sshr).
Removed top 24 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\div_inst2.\round_exception.$lt$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:614$977 ($lt).
Removed top 28 bits (of 32) from port A of cell NN.$flatten\sigmoid_h2.\div_inst2.\round_exception.$ge$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:613$976 ($ge).
Removed top 29 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\div_inst2.\round_exception.$ge$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:613$976 ($ge).
Removed top 3 bits (of 26) from mux cell NN.$flatten\sigmoid_h2.\div_inst2.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:612$974 ($mux).
Removed top 24 bits (of 26) from port B of cell NN.$flatten\sigmoid_h2.\div_inst2.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:608$972 ($add).
Removed top 15 bits (of 26) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst2.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:608$972 ($add).
Removed top 6 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\div_inst2.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$970 ($mux).
Removed top 4 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst2.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:606$968 ($and).
Removed top 4 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\div_inst2.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:606$968 ($and).
Removed top 5 bits (of 32) from port A of cell NN.$flatten\sigmoid_h2.\div_inst2.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:606$967 ($not).
Removed top 4 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst2.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:606$967 ($not).
Removed top 6 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst2.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$965 ($and).
Removed top 6 bits (of 32) from port A of cell NN.$flatten\sigmoid_h2.\div_inst2.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$965 ($and).
Removed top 6 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\div_inst2.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$965 ($and).
Removed top 6 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst2.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$964 ($not).
Removed top 6 bits (of 32) from port A of cell NN.$flatten\sigmoid_h2.\div_inst2.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$964 ($not).
Removed top 6 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\div_inst2.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$963 ($mux).
Removed top 2 bits (of 32) from port A of cell NN.$flatten\sigmoid_h2.\div_inst2.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$958 ($add).
Removed top 31 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\div_inst2.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$958 ($add).
Removed top 6 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst2.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$958 ($add).
Removed top 4 bits (of 30) from port A of cell NN.$flatten\sigmoid_h2.\div_inst2.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$958 ($add).
Removed top 5 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$956 ($or).
Removed top 1 bits (of 24) from port B of cell NN.$flatten\sigmoid_h2.\div_inst2.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:598$946 ($and).
Removed top 1 bits (of 27) from port A of cell NN.$flatten\sigmoid_h2.\div_inst2.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:596$939 ($not).
Removed top 9 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\div_inst2.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:672$936 ($mux).
Removed top 9 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\div_inst2.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:672$935 ($mux).
Removed top 9 bits (of 32) from port A of cell NN.$flatten\sigmoid_h2.\div_inst2.\round_exception.$shr$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:672$933 ($shr).
Removed top 9 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst2.\round_exception.$shr$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:672$933 ($shr).
Removed top 24 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$931 ($or).
Removed top 24 bits (of 32) from port A of cell NN.$flatten\sigmoid_h2.\div_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$931 ($or).
Removed top 24 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\div_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$931 ($or).
Removed top 24 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\div_inst2.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$930 ($mux).
Removed top 24 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\div_inst2.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$927 ($mux).
Removed top 31 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\div_inst2.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$926 ($add).
Removed top 24 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst2.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$926 ($add).
Removed top 24 bits (of 32) from port A of cell NN.$flatten\sigmoid_h2.\div_inst2.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$926 ($add).
Removed top 1 bits (of 10) from port A of cell NN.$flatten\sigmoid_h2.\div_inst2.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$925 ($sub).
Removed top 1 bits (of 9) from port B of cell NN.$flatten\sigmoid_h2.\div_inst2.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$925 ($sub).
Removed top 24 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst2.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$925 ($sub).
Removed top 1 bits (of 9) from port A of cell NN.$flatten\sigmoid_h2.\div_inst2.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$925 ($sub).
Removed top 24 bits (of 32) from port A of cell NN.$flatten\sigmoid_h2.\div_inst2.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:670$924 ($sub).
Removed top 1 bits (of 10) from port B of cell NN.$flatten\sigmoid_h2.\div_inst2.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:670$924 ($sub).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst2.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:670$924 ($sub).
Removed top 7 bits (of 8) from port A of cell NN.$flatten\sigmoid_h2.\div_inst2.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:670$924 ($sub).
Removed top 4 bits (of 9) from port B of cell NN.$flatten\sigmoid_h2.\div_inst2.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:670$924 ($sub).
Removed top 1 bits (of 10) from port A of cell NN.$flatten\sigmoid_h2.\div_inst2.\round_exception.$lt$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:668$923 ($lt).
Removed top 1 bits (of 9) from port B of cell NN.$flatten\sigmoid_h2.\div_inst2.\round_exception.$lt$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:668$923 ($lt).
Removed top 9 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\div_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$922 ($or).
Removed top 9 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$922 ($or).
Removed top 9 bits (of 32) from port A of cell NN.$flatten\sigmoid_h2.\div_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$922 ($or).
Removed top 9 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$921 ($or).
Removed top 9 bits (of 32) from port A of cell NN.$flatten\sigmoid_h2.\div_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$921 ($or).
Removed top 9 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\div_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$921 ($or).
Removed top 10 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\div_inst2.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:658$920 ($mux).
Removed top 9 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$913 ($or).
Removed top 9 bits (of 32) from port A of cell NN.$flatten\sigmoid_h2.\div_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$913 ($or).
Removed top 9 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\div_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$913 ($or).
Removed top 9 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\div_inst2.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:656$912 ($mux).
Removed top 9 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\div_inst2.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$907 ($mux).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$905 ($or).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\sigmoid_h2.\div_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$905 ($or).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\div_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$905 ($or).
Removed top 23 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\div_inst2.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:652$904 ($mux).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$903 ($or).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\sigmoid_h2.\div_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$903 ($or).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\div_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$903 ($or).
Removed top 23 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\div_inst2.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:651$902 ($mux).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$901 ($or).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\sigmoid_h2.\div_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$901 ($or).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\div_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$901 ($or).
Removed top 23 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\div_inst2.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:650$900 ($mux).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$899 ($or).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\sigmoid_h2.\div_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$899 ($or).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\div_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$899 ($or).
Removed top 25 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\div_inst2.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:649$898 ($mux).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst2.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$897 ($and).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\sigmoid_h2.\div_inst2.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$897 ($and).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\div_inst2.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$897 ($and).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst2.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:648$896 ($not).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\sigmoid_h2.\div_inst2.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:648$896 ($not).
Removed top 25 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\div_inst2.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:648$895 ($mux).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst2.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$894 ($and).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\sigmoid_h2.\div_inst2.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$894 ($and).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\div_inst2.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$894 ($and).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst2.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:647$893 ($not).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\sigmoid_h2.\div_inst2.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:647$893 ($not).
Removed top 24 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\div_inst2.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:647$892 ($mux).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst2.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$891 ($and).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\sigmoid_h2.\div_inst2.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$891 ($and).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\div_inst2.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$891 ($and).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst2.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:646$890 ($not).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\sigmoid_h2.\div_inst2.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:646$890 ($not).
Removed top 23 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\div_inst2.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:646$889 ($mux).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst2.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$888 ($and).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\div_inst2.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$888 ($and).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst2.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$887 ($not).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\sigmoid_h2.\div_inst2.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$887 ($not).
Removed top 23 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\div_inst2.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$886 ($mux).
Removed top 31 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\div_inst2.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:643$884 ($mux).
Removed top 1 bits (of 10) from port A of cell NN.$flatten\sigmoid_h2.\div_inst1.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:122$549 ($add).
Removed top 22 bits (of 32) from port A of cell NN.$flatten\sigmoid_h2.\div_inst1.$le$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:123$550 ($le).
Removed top 31 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\div_inst1.$le$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:127$553 ($le).
Removed top 3 bits (of 5) from port B of cell NN.$flatten\sigmoid_h2.\div_inst1.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:130$556 ($eq).
Removed top 31 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\div_inst1.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:132$560 ($mux).
Removed top 27 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\div_inst1.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:133$561 ($mux).
Removed top 31 bits (of 32) from port A of cell NN.$flatten\sigmoid_h2.\div_inst1.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:132$562 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\div_inst1.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:132$562 ($or).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst1.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:132$562 ($or).
Removed top 31 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\div_inst1.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:134$566 ($sub).
Removed top 26 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst1.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:134$566 ($sub).
Removed top 27 bits (of 32) from port A of cell NN.$flatten\sigmoid_h2.\div_inst1.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:132$568 ($or).
Removed top 31 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\div_inst1.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:135$571 ($mux).
Removed top 31 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\div_inst1.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:132$572 ($or).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst1.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:132$572 ($or).
Removed top 27 bits (of 32) from port A of cell NN.$flatten\sigmoid_h2.\div_inst1.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:132$572 ($or).
Removed top 7 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\div_inst1.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:150$577 ($mux).
Removed top 5 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\div_inst1.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:150$580 ($mux).
Removed top 7 bits (of 32) from port A of cell NN.$flatten\sigmoid_h2.\div_inst1.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:150$581 ($or).
Removed top 5 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\div_inst1.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:150$581 ($or).
Removed top 5 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst1.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:150$581 ($or).
Removed top 26 bits (of 27) from port A of cell NN.$flatten\sigmoid_h2.\div_inst1.$shl$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:151$582 ($shl).
Removed top 7 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\div_inst1.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:152$585 ($mux).
Removed top 4 bits (of 5) from port B of cell NN.$flatten\sigmoid_h2.\div_inst1.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:165$609 ($eq).
Removed top 7 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\div_inst1.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:153$588 ($mux).
Removed top 7 bits (of 32) from port A of cell NN.$flatten\sigmoid_h2.\div_inst1.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:152$589 ($or).
Removed top 7 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\div_inst1.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:152$589 ($or).
Removed top 7 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst1.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:152$589 ($or).
Removed top 1 bits (of 26) from port B of cell NN.$flatten\sigmoid_h2.\div_inst1.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:154$590 ($sub).
Removed top 31 bits (of 32) from port A of cell NN.$flatten\sigmoid_h2.\div_inst1.$le$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:155$591 ($le).
Removed top 2 bits (of 28) from mux cell NN.$flatten\sigmoid_h2.\div_inst1.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:157$593 ($mux).
Removed top 30 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\div_inst1.$gt$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:158$594 ($gt).
Removed top 6 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\div_inst1.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:161$601 ($mux).
Removed top 6 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst1.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:162$603 ($or).
Removed top 6 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\div_inst1.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:162$604 ($mux).
Removed top 6 bits (of 32) from port A of cell NN.$flatten\sigmoid_h2.\div_inst1.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:161$605 ($or).
Removed top 6 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\div_inst1.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:161$605 ($or).
Removed top 6 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst1.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:161$605 ($or).
Removed top 9 bits (of 32) from port A of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_a.\countLeadingZeros.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$765 ($add).
Removed top 31 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_a.\countLeadingZeros.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$765 ($add).
Removed top 8 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_a.\countLeadingZeros.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$765 ($add).
Removed top 8 bits (of 32) from port A of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_a.\countLeadingZeros.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$766 ($and).
Removed top 8 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_a.\countLeadingZeros.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$766 ($and).
Removed top 8 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_a.\countLeadingZeros.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$766 ($and).
Removed top 31 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_a.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$767 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$812 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$812 ($or).
Removed top 30 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_a.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$769 ($mux).
Removed top 4 bits (of 5) from port A of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$770 ($or).
Removed top 30 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$770 ($or).
Removed top 30 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$770 ($or).
Removed top 30 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_a.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$771 ($mux).
Removed top 3 bits (of 5) from port A of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$772 ($or).
Removed top 30 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$772 ($or).
Removed top 30 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$772 ($or).
Removed top 29 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_a.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$773 ($mux).
Removed top 3 bits (of 5) from port A of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$774 ($or).
Removed top 29 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$774 ($or).
Removed top 29 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$774 ($or).
Removed top 29 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_a.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$775 ($mux).
Removed top 2 bits (of 5) from port A of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$776 ($or).
Removed top 29 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$776 ($or).
Removed top 29 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$776 ($or).
Removed top 29 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_a.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$777 ($mux).
Removed top 2 bits (of 5) from port A of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$778 ($or).
Removed top 29 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$778 ($or).
Removed top 29 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$778 ($or).
Removed top 29 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_a.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$779 ($mux).
Removed top 2 bits (of 5) from port A of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$780 ($or).
Removed top 29 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$780 ($or).
Removed top 29 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$780 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_a.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$781 ($mux).
Removed top 2 bits (of 5) from port A of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$782 ($or).
Removed top 28 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$782 ($or).
Removed top 28 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$782 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_a.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$783 ($mux).
Removed top 1 bits (of 5) from port A of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$784 ($or).
Removed top 28 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$784 ($or).
Removed top 28 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$784 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_a.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$785 ($mux).
Removed top 1 bits (of 5) from port A of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$786 ($or).
Removed top 28 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$786 ($or).
Removed top 28 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$786 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_a.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$787 ($mux).
Removed top 1 bits (of 5) from port A of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$788 ($or).
Removed top 28 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$788 ($or).
Removed top 28 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$788 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_a.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$789 ($mux).
Removed top 1 bits (of 5) from port A of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$790 ($or).
Removed top 28 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$790 ($or).
Removed top 28 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$790 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_a.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$791 ($mux).
Removed top 1 bits (of 5) from port A of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$792 ($or).
Removed top 28 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$792 ($or).
Removed top 28 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$792 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_a.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$793 ($mux).
Removed top 1 bits (of 5) from port A of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$794 ($or).
Removed top 28 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$794 ($or).
Removed top 28 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$794 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_a.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$795 ($mux).
Removed top 1 bits (of 5) from port A of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$796 ($or).
Removed top 28 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$796 ($or).
Removed top 28 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$796 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_a.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$797 ($mux).
Removed top 1 bits (of 5) from port A of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$798 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$798 ($or).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$798 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_a.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$799 ($mux).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$800 ($or).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$800 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_a.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$801 ($mux).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$802 ($or).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$802 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_a.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$803 ($mux).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$804 ($or).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$804 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_a.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$805 ($mux).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$806 ($or).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$806 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_a.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$807 ($mux).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$808 ($or).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$808 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_a.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$809 ($mux).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$810 ($or).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$810 ($or).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_a.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:376$840 ($add).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_a.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:376$840 ($add).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_a.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:376$840 ($add).
Removed top 30 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:376$838 ($mux).
Removed top 23 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:376$837 ($mux).
Removed top 4 bits (of 9) from port A of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_a.$auto$opt_expr.cc:716:replace_const_cells$1139 ($not).
Removed top 1 bits (of 23) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_a.$shl$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:375$833 ($shl).
Removed top 27 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_a.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$811 ($mux).
Removed top 9 bits (of 32) from port A of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_b.\countLeadingZeros.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$765 ($add).
Removed top 31 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_b.\countLeadingZeros.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$765 ($add).
Removed top 8 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_b.\countLeadingZeros.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$765 ($add).
Removed top 8 bits (of 32) from port A of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_b.\countLeadingZeros.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$766 ($and).
Removed top 8 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_b.\countLeadingZeros.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$766 ($and).
Removed top 8 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_b.\countLeadingZeros.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$766 ($and).
Removed top 31 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_b.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$767 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$812 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$812 ($or).
Removed top 30 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_b.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$769 ($mux).
Removed top 4 bits (of 5) from port A of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$770 ($or).
Removed top 30 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$770 ($or).
Removed top 30 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$770 ($or).
Removed top 30 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_b.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$771 ($mux).
Removed top 3 bits (of 5) from port A of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$772 ($or).
Removed top 30 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$772 ($or).
Removed top 30 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$772 ($or).
Removed top 29 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_b.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$773 ($mux).
Removed top 3 bits (of 5) from port A of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$774 ($or).
Removed top 29 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$774 ($or).
Removed top 29 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$774 ($or).
Removed top 29 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_b.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$775 ($mux).
Removed top 2 bits (of 5) from port A of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$776 ($or).
Removed top 29 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$776 ($or).
Removed top 29 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$776 ($or).
Removed top 29 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_b.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$777 ($mux).
Removed top 2 bits (of 5) from port A of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$778 ($or).
Removed top 29 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$778 ($or).
Removed top 29 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$778 ($or).
Removed top 29 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_b.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$779 ($mux).
Removed top 2 bits (of 5) from port A of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$780 ($or).
Removed top 29 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$780 ($or).
Removed top 29 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$780 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_b.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$781 ($mux).
Removed top 2 bits (of 5) from port A of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$782 ($or).
Removed top 28 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$782 ($or).
Removed top 28 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$782 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_b.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$783 ($mux).
Removed top 1 bits (of 5) from port A of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$784 ($or).
Removed top 28 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$784 ($or).
Removed top 28 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$784 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_b.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$785 ($mux).
Removed top 1 bits (of 5) from port A of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$786 ($or).
Removed top 28 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$786 ($or).
Removed top 28 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$786 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_b.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$787 ($mux).
Removed top 1 bits (of 5) from port A of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$788 ($or).
Removed top 28 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$788 ($or).
Removed top 28 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$788 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_b.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$789 ($mux).
Removed top 1 bits (of 5) from port A of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$790 ($or).
Removed top 28 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$790 ($or).
Removed top 28 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$790 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_b.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$791 ($mux).
Removed top 1 bits (of 5) from port A of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$792 ($or).
Removed top 28 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$792 ($or).
Removed top 28 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$792 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_b.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$793 ($mux).
Removed top 1 bits (of 5) from port A of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$794 ($or).
Removed top 28 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$794 ($or).
Removed top 28 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$794 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_b.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$795 ($mux).
Removed top 1 bits (of 5) from port A of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$796 ($or).
Removed top 28 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$796 ($or).
Removed top 28 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$796 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_b.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$797 ($mux).
Removed top 1 bits (of 5) from port A of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$798 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$798 ($or).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$798 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_b.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$799 ($mux).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$800 ($or).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$800 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_b.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$801 ($mux).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$802 ($or).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$802 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_b.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$803 ($mux).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$804 ($or).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$804 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_b.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$805 ($mux).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$806 ($or).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$806 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_b.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$807 ($mux).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$808 ($or).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$808 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_b.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$809 ($mux).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$810 ($or).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$810 ($or).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_b.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:376$840 ($add).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_b.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:376$840 ($add).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_b.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:376$840 ($add).
Removed top 30 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:376$838 ($mux).
Removed top 23 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:376$837 ($mux).
Removed top 4 bits (of 9) from port A of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_b.$auto$opt_expr.cc:716:replace_const_cells$1139 ($not).
Removed top 1 bits (of 23) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_b.$shl$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:375$833 ($shl).
Removed top 27 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\div_inst1.\exp_b.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$811 ($mux).
Removed top 382 bits (of 513) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst1.\round_exception.\genblk1.genblk1.lowmask_roundmask.$sshr$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:427$848 ($sshr).
Removed top 24 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\div_inst1.\round_exception.$lt$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:614$977 ($lt).
Removed top 28 bits (of 32) from port A of cell NN.$flatten\sigmoid_h2.\div_inst1.\round_exception.$ge$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:613$976 ($ge).
Removed top 29 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\div_inst1.\round_exception.$ge$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:613$976 ($ge).
Removed top 3 bits (of 26) from mux cell NN.$flatten\sigmoid_h2.\div_inst1.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:612$974 ($mux).
Removed top 24 bits (of 26) from port B of cell NN.$flatten\sigmoid_h2.\div_inst1.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:608$972 ($add).
Removed top 15 bits (of 26) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst1.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:608$972 ($add).
Removed top 6 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\div_inst1.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$970 ($mux).
Removed top 4 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst1.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:606$968 ($and).
Removed top 4 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\div_inst1.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:606$968 ($and).
Removed top 5 bits (of 32) from port A of cell NN.$flatten\sigmoid_h2.\div_inst1.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:606$967 ($not).
Removed top 4 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst1.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:606$967 ($not).
Removed top 6 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst1.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$965 ($and).
Removed top 6 bits (of 32) from port A of cell NN.$flatten\sigmoid_h2.\div_inst1.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$965 ($and).
Removed top 6 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\div_inst1.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$965 ($and).
Removed top 6 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst1.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$964 ($not).
Removed top 6 bits (of 32) from port A of cell NN.$flatten\sigmoid_h2.\div_inst1.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$964 ($not).
Removed top 6 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\div_inst1.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$963 ($mux).
Removed top 2 bits (of 32) from port A of cell NN.$flatten\sigmoid_h2.\div_inst1.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$958 ($add).
Removed top 31 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\div_inst1.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$958 ($add).
Removed top 6 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst1.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$958 ($add).
Removed top 4 bits (of 30) from port A of cell NN.$flatten\sigmoid_h2.\div_inst1.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$958 ($add).
Removed top 5 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst1.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$956 ($or).
Removed top 1 bits (of 24) from port B of cell NN.$flatten\sigmoid_h2.\div_inst1.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:598$946 ($and).
Removed top 1 bits (of 27) from port A of cell NN.$flatten\sigmoid_h2.\div_inst1.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:596$939 ($not).
Removed top 9 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\div_inst1.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:672$936 ($mux).
Removed top 9 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\div_inst1.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:672$935 ($mux).
Removed top 9 bits (of 32) from port A of cell NN.$flatten\sigmoid_h2.\div_inst1.\round_exception.$shr$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:672$933 ($shr).
Removed top 9 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst1.\round_exception.$shr$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:672$933 ($shr).
Removed top 24 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst1.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$931 ($or).
Removed top 24 bits (of 32) from port A of cell NN.$flatten\sigmoid_h2.\div_inst1.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$931 ($or).
Removed top 24 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\div_inst1.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$931 ($or).
Removed top 24 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\div_inst1.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$930 ($mux).
Removed top 24 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\div_inst1.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$927 ($mux).
Removed top 31 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\div_inst1.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$926 ($add).
Removed top 24 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst1.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$926 ($add).
Removed top 24 bits (of 32) from port A of cell NN.$flatten\sigmoid_h2.\div_inst1.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$926 ($add).
Removed top 1 bits (of 10) from port A of cell NN.$flatten\sigmoid_h2.\div_inst1.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$925 ($sub).
Removed top 1 bits (of 9) from port B of cell NN.$flatten\sigmoid_h2.\div_inst1.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$925 ($sub).
Removed top 24 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst1.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$925 ($sub).
Removed top 1 bits (of 9) from port A of cell NN.$flatten\sigmoid_h2.\div_inst1.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$925 ($sub).
Removed top 24 bits (of 32) from port A of cell NN.$flatten\sigmoid_h2.\div_inst1.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:670$924 ($sub).
Removed top 1 bits (of 10) from port B of cell NN.$flatten\sigmoid_h2.\div_inst1.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:670$924 ($sub).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst1.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:670$924 ($sub).
Removed top 7 bits (of 8) from port A of cell NN.$flatten\sigmoid_h2.\div_inst1.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:670$924 ($sub).
Removed top 4 bits (of 9) from port B of cell NN.$flatten\sigmoid_h2.\div_inst1.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:670$924 ($sub).
Removed top 1 bits (of 10) from port A of cell NN.$flatten\sigmoid_h2.\div_inst1.\round_exception.$lt$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:668$923 ($lt).
Removed top 1 bits (of 9) from port B of cell NN.$flatten\sigmoid_h2.\div_inst1.\round_exception.$lt$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:668$923 ($lt).
Removed top 9 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\div_inst1.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$922 ($or).
Removed top 9 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst1.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$922 ($or).
Removed top 9 bits (of 32) from port A of cell NN.$flatten\sigmoid_h2.\div_inst1.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$922 ($or).
Removed top 9 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst1.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$921 ($or).
Removed top 9 bits (of 32) from port A of cell NN.$flatten\sigmoid_h2.\div_inst1.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$921 ($or).
Removed top 9 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\div_inst1.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$921 ($or).
Removed top 10 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\div_inst1.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:658$920 ($mux).
Removed top 9 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst1.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$913 ($or).
Removed top 9 bits (of 32) from port A of cell NN.$flatten\sigmoid_h2.\div_inst1.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$913 ($or).
Removed top 9 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\div_inst1.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$913 ($or).
Removed top 9 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\div_inst1.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:656$912 ($mux).
Removed top 9 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\div_inst1.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$907 ($mux).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst1.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$905 ($or).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\sigmoid_h2.\div_inst1.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$905 ($or).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\div_inst1.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$905 ($or).
Removed top 23 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\div_inst1.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:652$904 ($mux).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst1.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$903 ($or).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\sigmoid_h2.\div_inst1.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$903 ($or).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\div_inst1.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$903 ($or).
Removed top 23 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\div_inst1.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:651$902 ($mux).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst1.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$901 ($or).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\sigmoid_h2.\div_inst1.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$901 ($or).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\div_inst1.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$901 ($or).
Removed top 23 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\div_inst1.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:650$900 ($mux).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst1.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$899 ($or).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\sigmoid_h2.\div_inst1.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$899 ($or).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\div_inst1.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$899 ($or).
Removed top 25 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\div_inst1.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:649$898 ($mux).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst1.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$897 ($and).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\sigmoid_h2.\div_inst1.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$897 ($and).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\div_inst1.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$897 ($and).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst1.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:648$896 ($not).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\sigmoid_h2.\div_inst1.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:648$896 ($not).
Removed top 25 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\div_inst1.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:648$895 ($mux).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst1.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$894 ($and).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\sigmoid_h2.\div_inst1.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$894 ($and).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\div_inst1.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$894 ($and).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst1.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:647$893 ($not).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\sigmoid_h2.\div_inst1.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:647$893 ($not).
Removed top 24 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\div_inst1.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:647$892 ($mux).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst1.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$891 ($and).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\sigmoid_h2.\div_inst1.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$891 ($and).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\div_inst1.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$891 ($and).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst1.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:646$890 ($not).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\sigmoid_h2.\div_inst1.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:646$890 ($not).
Removed top 23 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\div_inst1.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:646$889 ($mux).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst1.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$888 ($and).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\div_inst1.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$888 ($and).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\div_inst1.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$887 ($not).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\sigmoid_h2.\div_inst1.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$887 ($not).
Removed top 23 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\div_inst1.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$886 ($mux).
Removed top 31 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\div_inst1.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:643$884 ($mux).
Removed top 1 bits (of 28) from port A of cell NN.$flatten\sigmoid_h2.\add_sub_inst2.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:119$57 ($add).
Removed top 1 bits (of 28) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst2.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:119$57 ($add).
Removed top 3 bits (of 8) from mux cell NN.$flatten\sigmoid_h2.\add_sub_inst2.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:125$60 ($mux).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst2.$le$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:126$61 ($le).
Removed top 3 bits (of 8) from mux cell NN.$flatten\sigmoid_h2.\add_sub_inst2.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:134$70 ($mux).
Removed top 7 bits (of 8) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst2.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:145$82 ($and).
Removed top 1 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\add_sub_inst2.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:148$89 ($mux).
Removed top 1 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\add_sub_inst2.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:147$90 ($mux).
Removed top 9 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\add_sub_inst2.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:153$95 ($mux).
Removed top 1 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\add_sub_inst2.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:153$96 ($mux).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst2.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$266 ($or).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst2.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$261 ($or).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst2.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$256 ($or).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst2.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$251 ($or).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst2.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$246 ($or).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst2.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$241 ($or).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst2.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$236 ($or).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst2.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$231 ($or).
Removed top 2 bits (of 5) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst2.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$226 ($or).
Removed top 2 bits (of 5) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst2.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$221 ($or).
Removed top 2 bits (of 5) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst2.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$216 ($or).
Removed top 2 bits (of 5) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst2.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$211 ($or).
Removed top 3 bits (of 5) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst2.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$206 ($or).
Removed top 4 bits (of 5) from port A of cell NN.$flatten\sigmoid_h2.\add_sub_inst2.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$201 ($or).
Removed top 3 bits (of 5) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst2.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$201 ($or).
Removed top 3 bits (of 5) from port Y of cell NN.$flatten\sigmoid_h2.\add_sub_inst2.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$201 ($or).
Removed top 1 bits (of 25) from port A of cell NN.$flatten\sigmoid_h2.\add_sub_inst2.\add_sub_rounder.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:114$151 ($add).
Removed top 1 bits (of 25) from port A of cell NN.$flatten\sigmoid_h2.\add_sub_inst2.\add_sub_rounder.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:113$150 ($add).
Removed top 1 bits (of 8) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst1.$gt$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:85$28 ($gt).
Removed top 1 bits (of 8) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst1.$ne$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:85$29 ($ne).
Removed top 22 bits (of 23) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst1.$gt$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:85$30 ($gt).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.\add_sub_inst1.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:104$48 ($sub).
Removed top 31 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst1.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:104$49 ($sub).
Removed top 24 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\add_sub_inst1.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:104$51 ($mux).
Removed top 26 bits (of 27) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst1.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:117$55 ($add).
Removed top 1 bits (of 28) from port A of cell NN.$flatten\sigmoid_h2.\add_sub_inst1.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:119$57 ($add).
Removed top 1 bits (of 28) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst1.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:119$57 ($add).
Removed top 3 bits (of 8) from mux cell NN.$flatten\sigmoid_h2.\add_sub_inst1.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:125$60 ($mux).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst1.$le$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:126$61 ($le).
Removed top 7 bits (of 8) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst1.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:127$63 ($sub).
Removed top 3 bits (of 8) from mux cell NN.$flatten\sigmoid_h2.\add_sub_inst1.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:134$70 ($mux).
Removed top 7 bits (of 8) from port Y of cell NN.$flatten\sigmoid_h2.\add_sub_inst1.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:145$79 ($or).
Removed top 7 bits (of 8) from port A of cell NN.$flatten\sigmoid_h2.\add_sub_inst1.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:145$80 ($and).
Removed top 7 bits (of 8) from port Y of cell NN.$flatten\sigmoid_h2.\add_sub_inst1.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:145$80 ($and).
Removed top 7 bits (of 8) from port A of cell NN.$flatten\sigmoid_h2.\add_sub_inst1.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:145$82 ($and).
Removed top 7 bits (of 8) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst1.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:145$82 ($and).
Removed top 7 bits (of 8) from port Y of cell NN.$flatten\sigmoid_h2.\add_sub_inst1.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:145$82 ($and).
Removed top 7 bits (of 8) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst1.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:145$83 ($sub).
Removed top 1 bits (of 8) from port A of cell NN.$flatten\sigmoid_h2.\add_sub_inst1.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:148$86 ($eq).
Removed top 1 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\add_sub_inst1.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:148$89 ($mux).
Removed top 1 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\add_sub_inst1.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:147$90 ($mux).
Removed top 9 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\add_sub_inst1.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:153$95 ($mux).
Removed top 1 bits (of 32) from mux cell NN.$flatten\sigmoid_h2.\add_sub_inst1.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:153$96 ($mux).
Removed top 26 bits (of 27) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst1.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:262$411 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst1.\exp_equalizer.$ge$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:262$409 ($ge).
Removed top 25 bits (of 27) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst1.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:261$407 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst1.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:261$405 ($eq).
Removed top 24 bits (of 27) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst1.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:260$403 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst1.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:260$401 ($eq).
Removed top 23 bits (of 27) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst1.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:259$399 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst1.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:259$397 ($eq).
Removed top 22 bits (of 27) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst1.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:258$395 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst1.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:258$393 ($eq).
Removed top 21 bits (of 27) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst1.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:257$391 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst1.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:257$389 ($eq).
Removed top 20 bits (of 27) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst1.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:256$387 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst1.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:256$385 ($eq).
Removed top 19 bits (of 27) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst1.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:255$383 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst1.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:255$381 ($eq).
Removed top 18 bits (of 27) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst1.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:254$379 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst1.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:254$377 ($eq).
Removed top 17 bits (of 27) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst1.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:253$375 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst1.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:253$373 ($eq).
Removed top 16 bits (of 27) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst1.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:252$371 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst1.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:252$369 ($eq).
Removed top 15 bits (of 27) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst1.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:251$367 ($and).
Removed top 4 bits (of 8) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst1.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:251$365 ($eq).
Removed top 14 bits (of 27) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst1.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:250$363 ($and).
Removed top 4 bits (of 8) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst1.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:250$361 ($eq).
Removed top 13 bits (of 27) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst1.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:249$359 ($and).
Removed top 4 bits (of 8) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst1.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:249$357 ($eq).
Removed top 12 bits (of 27) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst1.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:248$355 ($and).
Removed top 4 bits (of 8) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst1.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:248$353 ($eq).
Removed top 11 bits (of 27) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst1.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:247$351 ($and).
Removed top 4 bits (of 8) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst1.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:247$349 ($eq).
Removed top 10 bits (of 27) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst1.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:246$347 ($and).
Removed top 4 bits (of 8) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst1.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:246$345 ($eq).
Removed top 9 bits (of 27) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst1.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:245$343 ($and).
Removed top 4 bits (of 8) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst1.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:245$341 ($eq).
Removed top 8 bits (of 27) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst1.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:244$339 ($and).
Removed top 4 bits (of 8) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst1.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:244$337 ($eq).
Removed top 7 bits (of 27) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst1.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:243$335 ($and).
Removed top 5 bits (of 8) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst1.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:243$333 ($eq).
Removed top 6 bits (of 27) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst1.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:242$331 ($and).
Removed top 5 bits (of 8) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst1.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:242$329 ($eq).
Removed top 5 bits (of 27) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst1.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:241$327 ($and).
Removed top 5 bits (of 8) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst1.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:241$325 ($eq).
Removed top 4 bits (of 27) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst1.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:240$323 ($and).
Removed top 5 bits (of 8) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst1.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:240$321 ($eq).
Removed top 3 bits (of 27) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst1.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:239$319 ($and).
Removed top 6 bits (of 8) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst1.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:239$317 ($eq).
Removed top 2 bits (of 27) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst1.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:238$315 ($and).
Removed top 6 bits (of 8) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst1.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:238$313 ($eq).
Removed top 1 bits (of 27) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst1.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:237$311 ($and).
Removed top 7 bits (of 8) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst1.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:237$309 ($eq).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst1.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$266 ($or).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst1.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$261 ($or).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst1.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$256 ($or).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst1.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$251 ($or).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst1.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$246 ($or).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst1.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$241 ($or).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst1.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$236 ($or).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst1.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$231 ($or).
Removed top 2 bits (of 5) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst1.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$226 ($or).
Removed top 2 bits (of 5) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst1.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$221 ($or).
Removed top 2 bits (of 5) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst1.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$216 ($or).
Removed top 2 bits (of 5) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst1.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$211 ($or).
Removed top 3 bits (of 5) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst1.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$206 ($or).
Removed top 4 bits (of 5) from port A of cell NN.$flatten\sigmoid_h2.\add_sub_inst1.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$201 ($or).
Removed top 3 bits (of 5) from port B of cell NN.$flatten\sigmoid_h2.\add_sub_inst1.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$201 ($or).
Removed top 3 bits (of 5) from port Y of cell NN.$flatten\sigmoid_h2.\add_sub_inst1.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$201 ($or).
Removed top 1 bits (of 25) from port A of cell NN.$flatten\sigmoid_h2.\add_sub_inst1.\add_sub_rounder.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:114$151 ($add).
Removed top 1 bits (of 25) from port A of cell NN.$flatten\sigmoid_h2.\add_sub_inst1.\add_sub_rounder.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:113$150 ($add).
Removed top 1 bits (of 2) from port B of cell NN.$flatten\sigmoid_h2.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/sigmoid_v5.sv:149$21 ($eq).
Removed top 31 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/sigmoid_v5.sv:147$20 ($sub).
Removed top 30 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/sigmoid_v5.sv:147$20 ($sub).
Removed top 31 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.$gt$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/sigmoid_v5.sv:146$19 ($gt).
Removed top 1 bits (of 2) from port B of cell NN.$flatten\sigmoid_h2.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/sigmoid_v5.sv:141$18 ($eq).
Removed top 31 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/sigmoid_v5.sv:139$17 ($sub).
Removed top 30 bits (of 32) from port Y of cell NN.$flatten\sigmoid_h2.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/sigmoid_v5.sv:139$17 ($sub).
Removed top 31 bits (of 32) from port B of cell NN.$flatten\sigmoid_h2.$gt$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/sigmoid_v5.sv:138$16 ($gt).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\add_c1.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:104$48 ($sub).
Removed top 31 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\add_c1.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:104$49 ($sub).
Removed top 24 bits (of 32) from mux cell NN.$flatten\mm_layer2.\add_c1.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:104$51 ($mux).
Removed top 26 bits (of 27) from port B of cell NN.$flatten\mm_layer2.\add_c1.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:117$55 ($add).
Removed top 1 bits (of 28) from port A of cell NN.$flatten\mm_layer2.\add_c1.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:119$57 ($add).
Removed top 1 bits (of 28) from port B of cell NN.$flatten\mm_layer2.\add_c1.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:119$57 ($add).
Removed top 3 bits (of 8) from mux cell NN.$flatten\mm_layer2.\add_c1.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:125$60 ($mux).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\mm_layer2.\add_c1.$le$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:126$61 ($le).
Removed top 7 bits (of 8) from port B of cell NN.$flatten\mm_layer2.\add_c1.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:127$63 ($sub).
Removed top 3 bits (of 8) from mux cell NN.$flatten\mm_layer2.\add_c1.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:134$70 ($mux).
Removed top 7 bits (of 8) from port Y of cell NN.$flatten\mm_layer2.\add_c1.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:145$79 ($or).
Removed top 7 bits (of 8) from port A of cell NN.$flatten\mm_layer2.\add_c1.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:145$80 ($and).
Removed top 7 bits (of 8) from port Y of cell NN.$flatten\mm_layer2.\add_c1.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:145$80 ($and).
Removed top 7 bits (of 8) from port A of cell NN.$flatten\mm_layer2.\add_c1.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:145$82 ($and).
Removed top 7 bits (of 8) from port B of cell NN.$flatten\mm_layer2.\add_c1.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:145$82 ($and).
Removed top 7 bits (of 8) from port Y of cell NN.$flatten\mm_layer2.\add_c1.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:145$82 ($and).
Removed top 7 bits (of 8) from port B of cell NN.$flatten\mm_layer2.\add_c1.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:145$83 ($sub).
Removed top 1 bits (of 32) from mux cell NN.$flatten\mm_layer2.\add_c1.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:148$89 ($mux).
Removed top 1 bits (of 32) from mux cell NN.$flatten\mm_layer2.\add_c1.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:147$90 ($mux).
Removed top 1 bits (of 32) from mux cell NN.$flatten\mm_layer2.\add_c1.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:147$91 ($mux).
Removed top 9 bits (of 32) from mux cell NN.$flatten\mm_layer2.\add_c1.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:153$95 ($mux).
Removed top 1 bits (of 32) from mux cell NN.$flatten\mm_layer2.\add_c1.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:153$96 ($mux).
Removed top 26 bits (of 27) from port B of cell NN.$flatten\mm_layer2.\add_c1.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:262$411 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\mm_layer2.\add_c1.\exp_equalizer.$ge$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:262$409 ($ge).
Removed top 25 bits (of 27) from port B of cell NN.$flatten\mm_layer2.\add_c1.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:261$407 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\mm_layer2.\add_c1.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:261$405 ($eq).
Removed top 24 bits (of 27) from port B of cell NN.$flatten\mm_layer2.\add_c1.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:260$403 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\mm_layer2.\add_c1.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:260$401 ($eq).
Removed top 23 bits (of 27) from port B of cell NN.$flatten\mm_layer2.\add_c1.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:259$399 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\mm_layer2.\add_c1.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:259$397 ($eq).
Removed top 22 bits (of 27) from port B of cell NN.$flatten\mm_layer2.\add_c1.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:258$395 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\mm_layer2.\add_c1.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:258$393 ($eq).
Removed top 21 bits (of 27) from port B of cell NN.$flatten\mm_layer2.\add_c1.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:257$391 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\mm_layer2.\add_c1.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:257$389 ($eq).
Removed top 20 bits (of 27) from port B of cell NN.$flatten\mm_layer2.\add_c1.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:256$387 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\mm_layer2.\add_c1.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:256$385 ($eq).
Removed top 19 bits (of 27) from port B of cell NN.$flatten\mm_layer2.\add_c1.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:255$383 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\mm_layer2.\add_c1.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:255$381 ($eq).
Removed top 18 bits (of 27) from port B of cell NN.$flatten\mm_layer2.\add_c1.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:254$379 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\mm_layer2.\add_c1.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:254$377 ($eq).
Removed top 17 bits (of 27) from port B of cell NN.$flatten\mm_layer2.\add_c1.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:253$375 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\mm_layer2.\add_c1.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:253$373 ($eq).
Removed top 16 bits (of 27) from port B of cell NN.$flatten\mm_layer2.\add_c1.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:252$371 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\mm_layer2.\add_c1.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:252$369 ($eq).
Removed top 15 bits (of 27) from port B of cell NN.$flatten\mm_layer2.\add_c1.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:251$367 ($and).
Removed top 4 bits (of 8) from port B of cell NN.$flatten\mm_layer2.\add_c1.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:251$365 ($eq).
Removed top 14 bits (of 27) from port B of cell NN.$flatten\mm_layer2.\add_c1.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:250$363 ($and).
Removed top 4 bits (of 8) from port B of cell NN.$flatten\mm_layer2.\add_c1.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:250$361 ($eq).
Removed top 13 bits (of 27) from port B of cell NN.$flatten\mm_layer2.\add_c1.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:249$359 ($and).
Removed top 4 bits (of 8) from port B of cell NN.$flatten\mm_layer2.\add_c1.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:249$357 ($eq).
Removed top 12 bits (of 27) from port B of cell NN.$flatten\mm_layer2.\add_c1.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:248$355 ($and).
Removed top 4 bits (of 8) from port B of cell NN.$flatten\mm_layer2.\add_c1.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:248$353 ($eq).
Removed top 11 bits (of 27) from port B of cell NN.$flatten\mm_layer2.\add_c1.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:247$351 ($and).
Removed top 4 bits (of 8) from port B of cell NN.$flatten\mm_layer2.\add_c1.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:247$349 ($eq).
Removed top 10 bits (of 27) from port B of cell NN.$flatten\mm_layer2.\add_c1.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:246$347 ($and).
Removed top 4 bits (of 8) from port B of cell NN.$flatten\mm_layer2.\add_c1.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:246$345 ($eq).
Removed top 9 bits (of 27) from port B of cell NN.$flatten\mm_layer2.\add_c1.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:245$343 ($and).
Removed top 4 bits (of 8) from port B of cell NN.$flatten\mm_layer2.\add_c1.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:245$341 ($eq).
Removed top 8 bits (of 27) from port B of cell NN.$flatten\mm_layer2.\add_c1.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:244$339 ($and).
Removed top 4 bits (of 8) from port B of cell NN.$flatten\mm_layer2.\add_c1.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:244$337 ($eq).
Removed top 7 bits (of 27) from port B of cell NN.$flatten\mm_layer2.\add_c1.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:243$335 ($and).
Removed top 5 bits (of 8) from port B of cell NN.$flatten\mm_layer2.\add_c1.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:243$333 ($eq).
Removed top 6 bits (of 27) from port B of cell NN.$flatten\mm_layer2.\add_c1.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:242$331 ($and).
Removed top 5 bits (of 8) from port B of cell NN.$flatten\mm_layer2.\add_c1.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:242$329 ($eq).
Removed top 5 bits (of 27) from port B of cell NN.$flatten\mm_layer2.\add_c1.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:241$327 ($and).
Removed top 5 bits (of 8) from port B of cell NN.$flatten\mm_layer2.\add_c1.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:241$325 ($eq).
Removed top 4 bits (of 27) from port B of cell NN.$flatten\mm_layer2.\add_c1.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:240$323 ($and).
Removed top 5 bits (of 8) from port B of cell NN.$flatten\mm_layer2.\add_c1.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:240$321 ($eq).
Removed top 3 bits (of 27) from port B of cell NN.$flatten\mm_layer2.\add_c1.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:239$319 ($and).
Removed top 6 bits (of 8) from port B of cell NN.$flatten\mm_layer2.\add_c1.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:239$317 ($eq).
Removed top 2 bits (of 27) from port B of cell NN.$flatten\mm_layer2.\add_c1.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:238$315 ($and).
Removed top 6 bits (of 8) from port B of cell NN.$flatten\mm_layer2.\add_c1.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:238$313 ($eq).
Removed top 1 bits (of 27) from port B of cell NN.$flatten\mm_layer2.\add_c1.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:237$311 ($and).
Removed top 7 bits (of 8) from port B of cell NN.$flatten\mm_layer2.\add_c1.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:237$309 ($eq).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\mm_layer2.\add_c1.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$266 ($or).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\mm_layer2.\add_c1.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$261 ($or).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\mm_layer2.\add_c1.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$256 ($or).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\mm_layer2.\add_c1.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$251 ($or).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\mm_layer2.\add_c1.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$246 ($or).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\mm_layer2.\add_c1.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$241 ($or).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\mm_layer2.\add_c1.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$236 ($or).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\mm_layer2.\add_c1.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$231 ($or).
Removed top 2 bits (of 5) from port B of cell NN.$flatten\mm_layer2.\add_c1.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$226 ($or).
Removed top 2 bits (of 5) from port B of cell NN.$flatten\mm_layer2.\add_c1.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$221 ($or).
Removed top 2 bits (of 5) from port B of cell NN.$flatten\mm_layer2.\add_c1.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$216 ($or).
Removed top 2 bits (of 5) from port B of cell NN.$flatten\mm_layer2.\add_c1.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$211 ($or).
Removed top 3 bits (of 5) from port B of cell NN.$flatten\mm_layer2.\add_c1.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$206 ($or).
Removed top 4 bits (of 5) from port A of cell NN.$flatten\mm_layer2.\add_c1.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$201 ($or).
Removed top 3 bits (of 5) from port B of cell NN.$flatten\mm_layer2.\add_c1.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$201 ($or).
Removed top 3 bits (of 5) from port Y of cell NN.$flatten\mm_layer2.\add_c1.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$201 ($or).
Removed top 1 bits (of 25) from port A of cell NN.$flatten\mm_layer2.\add_c1.\add_sub_rounder.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:114$151 ($add).
Removed top 1 bits (of 25) from port A of cell NN.$flatten\mm_layer2.\add_c1.\add_sub_rounder.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:113$150 ($add).
Removed top 27 bits (of 32) from mux cell NN.$flatten\mm_layer2.\mult12.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$811 ($mux).
Removed top 27 bits (of 32) from mux cell NN.$flatten\mm_layer2.\mult12.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$811 ($mux).
Removed top 1 bits (of 23) from port Y of cell NN.$flatten\mm_layer2.\mult12.$shl$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:55$466 ($shl).
Removed top 1 bits (of 23) from port Y of cell NN.$flatten\mm_layer2.\mult12.$shl$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:56$468 ($shl).
Removed top 4 bits (of 9) from port A of cell NN.$flatten\mm_layer2.\mult12.$auto$opt_expr.cc:716:replace_const_cells$1141 ($not).
Removed top 23 bits (of 32) from mux cell NN.$flatten\mm_layer2.\mult12.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:57$472 ($mux).
Removed top 30 bits (of 32) from mux cell NN.$flatten\mm_layer2.\mult12.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:58$473 ($mux).
Removed top 1 bits (of 25) from port A of cell NN.$flatten\mm_layer2.\mult12.$mul$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:92$519 ($mul).
Removed top 1 bits (of 25) from port B of cell NN.$flatten\mm_layer2.\mult12.$mul$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:92$519 ($mul).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\mm_layer2.\mult12.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:57$475 ($add).
Removed top 24 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult12.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:57$475 ($add).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult12.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:57$475 ($add).
Removed top 4 bits (of 9) from port A of cell NN.$flatten\mm_layer2.\mult12.$auto$opt_expr.cc:716:replace_const_cells$1143 ($not).
Removed top 23 bits (of 32) from mux cell NN.$flatten\mm_layer2.\mult12.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:59$478 ($mux).
Removed top 30 bits (of 32) from mux cell NN.$flatten\mm_layer2.\mult12.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:60$479 ($mux).
Removed top 22 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult12.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:91$518 ($sub).
Removed top 22 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult12.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:91$518 ($sub).
Removed top 22 bits (of 32) from port A of cell NN.$flatten\mm_layer2.\mult12.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:91$518 ($sub).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\mm_layer2.\mult12.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:59$481 ($add).
Removed top 24 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult12.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:59$481 ($add).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult12.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:59$481 ($add).
Converting cell NN.$flatten\mm_layer2.\mult12.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:91$517 ($add) from signed to unsigned.
Removed top 22 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult12.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:91$517 ($add).
Removed top 1 bits (of 10) from port A of cell NN.$flatten\mm_layer2.\mult12.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:91$517 ($add).
Removed top 1 bits (of 10) from port B of cell NN.$flatten\mm_layer2.\mult12.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:91$517 ($add).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult12.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$810 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult12.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$810 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\mm_layer2.\mult12.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$809 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult12.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$808 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult12.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$808 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\mm_layer2.\mult12.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$807 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult12.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$806 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult12.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$806 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\mm_layer2.\mult12.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$805 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult12.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$804 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult12.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$804 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\mm_layer2.\mult12.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$803 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult12.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$802 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult12.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$802 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\mm_layer2.\mult12.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$801 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult12.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$800 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult12.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$800 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\mm_layer2.\mult12.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$799 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult12.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$798 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult12.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$798 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\mm_layer2.\mult12.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$797 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult12.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$796 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult12.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$796 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\mm_layer2.\mult12.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$795 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult12.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$794 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult12.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$794 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\mm_layer2.\mult12.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$793 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult12.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$792 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult12.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$792 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\mm_layer2.\mult12.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$791 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult12.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$790 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult12.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$790 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\mm_layer2.\mult12.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$789 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult12.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$788 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult12.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$788 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\mm_layer2.\mult12.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$787 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult12.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$786 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult12.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$786 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\mm_layer2.\mult12.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$785 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult12.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$784 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult12.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$784 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\mm_layer2.\mult12.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$783 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult12.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$782 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult12.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$782 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\mm_layer2.\mult12.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$781 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult12.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$780 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult12.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$780 ($or).
Removed top 29 bits (of 32) from mux cell NN.$flatten\mm_layer2.\mult12.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$779 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult12.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$778 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult12.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$778 ($or).
Removed top 29 bits (of 32) from mux cell NN.$flatten\mm_layer2.\mult12.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$777 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult12.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$776 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult12.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$776 ($or).
Removed top 29 bits (of 32) from mux cell NN.$flatten\mm_layer2.\mult12.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$775 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult12.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$774 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult12.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$774 ($or).
Removed top 29 bits (of 32) from mux cell NN.$flatten\mm_layer2.\mult12.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$773 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult12.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$772 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult12.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$772 ($or).
Removed top 30 bits (of 32) from mux cell NN.$flatten\mm_layer2.\mult12.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$771 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult12.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$770 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult12.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$770 ($or).
Removed top 30 bits (of 32) from mux cell NN.$flatten\mm_layer2.\mult12.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$769 ($mux).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult12.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$812 ($or).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult12.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$812 ($or).
Removed top 31 bits (of 32) from mux cell NN.$flatten\mm_layer2.\mult12.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$767 ($mux).
Removed top 8 bits (of 32) from port A of cell NN.$flatten\mm_layer2.\mult12.\norm_a.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$766 ($and).
Removed top 8 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult12.\norm_a.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$766 ($and).
Removed top 8 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult12.\norm_a.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$766 ($and).
Removed top 9 bits (of 32) from port A of cell NN.$flatten\mm_layer2.\mult12.\norm_a.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$765 ($add).
Removed top 31 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult12.\norm_a.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$765 ($add).
Removed top 8 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult12.\norm_a.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$765 ($add).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult12.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$810 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult12.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$810 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\mm_layer2.\mult12.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$809 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult12.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$808 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult12.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$808 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\mm_layer2.\mult12.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$807 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult12.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$806 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult12.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$806 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\mm_layer2.\mult12.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$805 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult12.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$804 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult12.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$804 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\mm_layer2.\mult12.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$803 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult12.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$802 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult12.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$802 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\mm_layer2.\mult12.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$801 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult12.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$800 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult12.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$800 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\mm_layer2.\mult12.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$799 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult12.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$798 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult12.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$798 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\mm_layer2.\mult12.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$797 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult12.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$796 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult12.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$796 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\mm_layer2.\mult12.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$795 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult12.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$794 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult12.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$794 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\mm_layer2.\mult12.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$793 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult12.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$792 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult12.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$792 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\mm_layer2.\mult12.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$791 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult12.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$790 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult12.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$790 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\mm_layer2.\mult12.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$789 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult12.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$788 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult12.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$788 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\mm_layer2.\mult12.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$787 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult12.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$786 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult12.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$786 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\mm_layer2.\mult12.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$785 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult12.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$784 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult12.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$784 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\mm_layer2.\mult12.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$783 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult12.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$782 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult12.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$782 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\mm_layer2.\mult12.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$781 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult12.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$780 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult12.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$780 ($or).
Removed top 29 bits (of 32) from mux cell NN.$flatten\mm_layer2.\mult12.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$779 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult12.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$778 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult12.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$778 ($or).
Removed top 29 bits (of 32) from mux cell NN.$flatten\mm_layer2.\mult12.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$777 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult12.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$776 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult12.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$776 ($or).
Removed top 29 bits (of 32) from mux cell NN.$flatten\mm_layer2.\mult12.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$775 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult12.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$774 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult12.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$774 ($or).
Removed top 29 bits (of 32) from mux cell NN.$flatten\mm_layer2.\mult12.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$773 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult12.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$772 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult12.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$772 ($or).
Removed top 30 bits (of 32) from mux cell NN.$flatten\mm_layer2.\mult12.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$771 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult12.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$770 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult12.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$770 ($or).
Removed top 30 bits (of 32) from mux cell NN.$flatten\mm_layer2.\mult12.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$769 ($mux).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult12.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$812 ($or).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult12.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$812 ($or).
Removed top 31 bits (of 32) from mux cell NN.$flatten\mm_layer2.\mult12.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$767 ($mux).
Removed top 8 bits (of 32) from port A of cell NN.$flatten\mm_layer2.\mult12.\norm_b.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$766 ($and).
Removed top 8 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult12.\norm_b.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$766 ($and).
Removed top 8 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult12.\norm_b.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$766 ($and).
Removed top 9 bits (of 32) from port A of cell NN.$flatten\mm_layer2.\mult12.\norm_b.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$765 ($add).
Removed top 31 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult12.\norm_b.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$765 ($add).
Removed top 8 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult12.\norm_b.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$765 ($add).
Removed top 382 bits (of 513) from port Y of cell NN.$flatten\mm_layer2.\mult12.\round_exception.\genblk1.genblk1.lowmask_roundmask.$sshr$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:427$848 ($sshr).
Removed top 24 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult12.\round_exception.$lt$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:614$977 ($lt).
Removed top 28 bits (of 32) from port A of cell NN.$flatten\mm_layer2.\mult12.\round_exception.$ge$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:613$976 ($ge).
Removed top 29 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult12.\round_exception.$ge$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:613$976 ($ge).
Removed top 3 bits (of 26) from mux cell NN.$flatten\mm_layer2.\mult12.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:612$974 ($mux).
Removed top 24 bits (of 26) from port B of cell NN.$flatten\mm_layer2.\mult12.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:608$972 ($add).
Removed top 15 bits (of 26) from port Y of cell NN.$flatten\mm_layer2.\mult12.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:608$972 ($add).
Removed top 6 bits (of 32) from mux cell NN.$flatten\mm_layer2.\mult12.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$970 ($mux).
Removed top 4 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult12.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:606$968 ($and).
Removed top 4 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult12.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:606$968 ($and).
Removed top 5 bits (of 32) from port A of cell NN.$flatten\mm_layer2.\mult12.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:606$967 ($not).
Removed top 4 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult12.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:606$967 ($not).
Removed top 6 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult12.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$965 ($and).
Removed top 6 bits (of 32) from port A of cell NN.$flatten\mm_layer2.\mult12.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$965 ($and).
Removed top 6 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult12.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$965 ($and).
Removed top 6 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult12.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$964 ($not).
Removed top 6 bits (of 32) from port A of cell NN.$flatten\mm_layer2.\mult12.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$964 ($not).
Removed top 6 bits (of 32) from mux cell NN.$flatten\mm_layer2.\mult12.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$963 ($mux).
Removed top 2 bits (of 32) from port A of cell NN.$flatten\mm_layer2.\mult12.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$958 ($add).
Removed top 31 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult12.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$958 ($add).
Removed top 6 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult12.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$958 ($add).
Removed top 4 bits (of 30) from port A of cell NN.$flatten\mm_layer2.\mult12.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$958 ($add).
Removed top 5 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult12.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$956 ($or).
Removed top 1 bits (of 24) from port B of cell NN.$flatten\mm_layer2.\mult12.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:598$946 ($and).
Removed top 1 bits (of 27) from port A of cell NN.$flatten\mm_layer2.\mult12.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:596$939 ($not).
Removed top 9 bits (of 32) from mux cell NN.$flatten\mm_layer2.\mult12.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:672$936 ($mux).
Removed top 9 bits (of 32) from mux cell NN.$flatten\mm_layer2.\mult12.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:672$935 ($mux).
Removed top 9 bits (of 32) from port A of cell NN.$flatten\mm_layer2.\mult12.\round_exception.$shr$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:672$933 ($shr).
Removed top 9 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult12.\round_exception.$shr$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:672$933 ($shr).
Removed top 24 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult12.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$931 ($or).
Removed top 24 bits (of 32) from port A of cell NN.$flatten\mm_layer2.\mult12.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$931 ($or).
Removed top 24 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult12.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$931 ($or).
Removed top 24 bits (of 32) from mux cell NN.$flatten\mm_layer2.\mult12.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$930 ($mux).
Removed top 24 bits (of 32) from mux cell NN.$flatten\mm_layer2.\mult12.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$927 ($mux).
Removed top 31 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult12.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$926 ($add).
Removed top 24 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult12.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$926 ($add).
Removed top 24 bits (of 32) from port A of cell NN.$flatten\mm_layer2.\mult12.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$926 ($add).
Removed top 1 bits (of 10) from port A of cell NN.$flatten\mm_layer2.\mult12.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$925 ($sub).
Removed top 1 bits (of 9) from port B of cell NN.$flatten\mm_layer2.\mult12.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$925 ($sub).
Removed top 24 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult12.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$925 ($sub).
Removed top 1 bits (of 9) from port A of cell NN.$flatten\mm_layer2.\mult12.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$925 ($sub).
Removed top 24 bits (of 32) from port A of cell NN.$flatten\mm_layer2.\mult12.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:670$924 ($sub).
Removed top 1 bits (of 10) from port B of cell NN.$flatten\mm_layer2.\mult12.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:670$924 ($sub).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult12.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:670$924 ($sub).
Removed top 7 bits (of 8) from port A of cell NN.$flatten\mm_layer2.\mult12.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:670$924 ($sub).
Removed top 4 bits (of 9) from port B of cell NN.$flatten\mm_layer2.\mult12.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:670$924 ($sub).
Removed top 1 bits (of 10) from port A of cell NN.$flatten\mm_layer2.\mult12.\round_exception.$lt$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:668$923 ($lt).
Removed top 1 bits (of 9) from port B of cell NN.$flatten\mm_layer2.\mult12.\round_exception.$lt$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:668$923 ($lt).
Removed top 9 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult12.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$922 ($or).
Removed top 9 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult12.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$922 ($or).
Removed top 9 bits (of 32) from port A of cell NN.$flatten\mm_layer2.\mult12.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$922 ($or).
Removed top 9 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult12.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$921 ($or).
Removed top 9 bits (of 32) from port A of cell NN.$flatten\mm_layer2.\mult12.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$921 ($or).
Removed top 9 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult12.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$921 ($or).
Removed top 10 bits (of 32) from mux cell NN.$flatten\mm_layer2.\mult12.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:658$920 ($mux).
Removed top 9 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult12.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$913 ($or).
Removed top 9 bits (of 32) from port A of cell NN.$flatten\mm_layer2.\mult12.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$913 ($or).
Removed top 9 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult12.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$913 ($or).
Removed top 9 bits (of 32) from mux cell NN.$flatten\mm_layer2.\mult12.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:656$912 ($mux).
Removed top 9 bits (of 32) from mux cell NN.$flatten\mm_layer2.\mult12.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$907 ($mux).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult12.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$905 ($or).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\mm_layer2.\mult12.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$905 ($or).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult12.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$905 ($or).
Removed top 23 bits (of 32) from mux cell NN.$flatten\mm_layer2.\mult12.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:652$904 ($mux).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult12.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$903 ($or).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\mm_layer2.\mult12.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$903 ($or).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult12.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$903 ($or).
Removed top 23 bits (of 32) from mux cell NN.$flatten\mm_layer2.\mult12.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:651$902 ($mux).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult12.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$901 ($or).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\mm_layer2.\mult12.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$901 ($or).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult12.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$901 ($or).
Removed top 23 bits (of 32) from mux cell NN.$flatten\mm_layer2.\mult12.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:650$900 ($mux).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult12.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$899 ($or).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\mm_layer2.\mult12.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$899 ($or).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult12.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$899 ($or).
Removed top 25 bits (of 32) from mux cell NN.$flatten\mm_layer2.\mult12.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:649$898 ($mux).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult12.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$897 ($and).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\mm_layer2.\mult12.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$897 ($and).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult12.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$897 ($and).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult12.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:648$896 ($not).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\mm_layer2.\mult12.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:648$896 ($not).
Removed top 25 bits (of 32) from mux cell NN.$flatten\mm_layer2.\mult12.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:648$895 ($mux).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult12.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$894 ($and).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\mm_layer2.\mult12.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$894 ($and).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult12.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$894 ($and).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult12.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:647$893 ($not).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\mm_layer2.\mult12.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:647$893 ($not).
Removed top 24 bits (of 32) from mux cell NN.$flatten\mm_layer2.\mult12.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:647$892 ($mux).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult12.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$891 ($and).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\mm_layer2.\mult12.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$891 ($and).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult12.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$891 ($and).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult12.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:646$890 ($not).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\mm_layer2.\mult12.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:646$890 ($not).
Removed top 23 bits (of 32) from mux cell NN.$flatten\mm_layer2.\mult12.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:646$889 ($mux).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult12.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$888 ($and).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult12.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$888 ($and).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult12.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$887 ($not).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\mm_layer2.\mult12.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$887 ($not).
Removed top 23 bits (of 32) from mux cell NN.$flatten\mm_layer2.\mult12.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$886 ($mux).
Removed top 31 bits (of 32) from mux cell NN.$flatten\mm_layer2.\mult12.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:643$884 ($mux).
Removed top 27 bits (of 32) from mux cell NN.$flatten\mm_layer2.\mult11.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$811 ($mux).
Removed top 27 bits (of 32) from mux cell NN.$flatten\mm_layer2.\mult11.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$811 ($mux).
Removed top 1 bits (of 23) from port Y of cell NN.$flatten\mm_layer2.\mult11.$shl$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:55$466 ($shl).
Removed top 1 bits (of 23) from port Y of cell NN.$flatten\mm_layer2.\mult11.$shl$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:56$468 ($shl).
Removed top 4 bits (of 9) from port A of cell NN.$flatten\mm_layer2.\mult11.$auto$opt_expr.cc:716:replace_const_cells$1141 ($not).
Removed top 23 bits (of 32) from mux cell NN.$flatten\mm_layer2.\mult11.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:57$472 ($mux).
Removed top 30 bits (of 32) from mux cell NN.$flatten\mm_layer2.\mult11.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:58$473 ($mux).
Removed top 1 bits (of 25) from port A of cell NN.$flatten\mm_layer2.\mult11.$mul$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:92$519 ($mul).
Removed top 1 bits (of 25) from port B of cell NN.$flatten\mm_layer2.\mult11.$mul$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:92$519 ($mul).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\mm_layer2.\mult11.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:57$475 ($add).
Removed top 24 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult11.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:57$475 ($add).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult11.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:57$475 ($add).
Removed top 4 bits (of 9) from port A of cell NN.$flatten\mm_layer2.\mult11.$auto$opt_expr.cc:716:replace_const_cells$1143 ($not).
Removed top 23 bits (of 32) from mux cell NN.$flatten\mm_layer2.\mult11.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:59$478 ($mux).
Removed top 30 bits (of 32) from mux cell NN.$flatten\mm_layer2.\mult11.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:60$479 ($mux).
Removed top 22 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult11.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:91$518 ($sub).
Removed top 22 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult11.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:91$518 ($sub).
Removed top 22 bits (of 32) from port A of cell NN.$flatten\mm_layer2.\mult11.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:91$518 ($sub).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\mm_layer2.\mult11.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:59$481 ($add).
Removed top 24 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult11.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:59$481 ($add).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult11.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:59$481 ($add).
Converting cell NN.$flatten\mm_layer2.\mult11.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:91$517 ($add) from signed to unsigned.
Removed top 22 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult11.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:91$517 ($add).
Removed top 1 bits (of 10) from port A of cell NN.$flatten\mm_layer2.\mult11.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:91$517 ($add).
Removed top 1 bits (of 10) from port B of cell NN.$flatten\mm_layer2.\mult11.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:91$517 ($add).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult11.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$810 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult11.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$810 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\mm_layer2.\mult11.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$809 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult11.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$808 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult11.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$808 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\mm_layer2.\mult11.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$807 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult11.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$806 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult11.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$806 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\mm_layer2.\mult11.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$805 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult11.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$804 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult11.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$804 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\mm_layer2.\mult11.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$803 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult11.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$802 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult11.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$802 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\mm_layer2.\mult11.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$801 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult11.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$800 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult11.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$800 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\mm_layer2.\mult11.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$799 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult11.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$798 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult11.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$798 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\mm_layer2.\mult11.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$797 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult11.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$796 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult11.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$796 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\mm_layer2.\mult11.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$795 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult11.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$794 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult11.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$794 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\mm_layer2.\mult11.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$793 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult11.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$792 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult11.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$792 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\mm_layer2.\mult11.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$791 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult11.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$790 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult11.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$790 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\mm_layer2.\mult11.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$789 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult11.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$788 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult11.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$788 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\mm_layer2.\mult11.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$787 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult11.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$786 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult11.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$786 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\mm_layer2.\mult11.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$785 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult11.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$784 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult11.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$784 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\mm_layer2.\mult11.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$783 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult11.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$782 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult11.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$782 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\mm_layer2.\mult11.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$781 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult11.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$780 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult11.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$780 ($or).
Removed top 29 bits (of 32) from mux cell NN.$flatten\mm_layer2.\mult11.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$779 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult11.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$778 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult11.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$778 ($or).
Removed top 29 bits (of 32) from mux cell NN.$flatten\mm_layer2.\mult11.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$777 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult11.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$776 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult11.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$776 ($or).
Removed top 29 bits (of 32) from mux cell NN.$flatten\mm_layer2.\mult11.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$775 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult11.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$774 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult11.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$774 ($or).
Removed top 29 bits (of 32) from mux cell NN.$flatten\mm_layer2.\mult11.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$773 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult11.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$772 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult11.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$772 ($or).
Removed top 30 bits (of 32) from mux cell NN.$flatten\mm_layer2.\mult11.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$771 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult11.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$770 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult11.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$770 ($or).
Removed top 30 bits (of 32) from mux cell NN.$flatten\mm_layer2.\mult11.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$769 ($mux).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult11.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$812 ($or).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult11.\norm_a.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$812 ($or).
Removed top 31 bits (of 32) from mux cell NN.$flatten\mm_layer2.\mult11.\norm_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$767 ($mux).
Removed top 8 bits (of 32) from port A of cell NN.$flatten\mm_layer2.\mult11.\norm_a.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$766 ($and).
Removed top 8 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult11.\norm_a.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$766 ($and).
Removed top 8 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult11.\norm_a.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$766 ($and).
Removed top 9 bits (of 32) from port A of cell NN.$flatten\mm_layer2.\mult11.\norm_a.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$765 ($add).
Removed top 31 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult11.\norm_a.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$765 ($add).
Removed top 8 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult11.\norm_a.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$765 ($add).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult11.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$810 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult11.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$810 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\mm_layer2.\mult11.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$809 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult11.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$808 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult11.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$808 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\mm_layer2.\mult11.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$807 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult11.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$806 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult11.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$806 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\mm_layer2.\mult11.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$805 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult11.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$804 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult11.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$804 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\mm_layer2.\mult11.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$803 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult11.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$802 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult11.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$802 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\mm_layer2.\mult11.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$801 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult11.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$800 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult11.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$800 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\mm_layer2.\mult11.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$799 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult11.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$798 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult11.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$798 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\mm_layer2.\mult11.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$797 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult11.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$796 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult11.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$796 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\mm_layer2.\mult11.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$795 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult11.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$794 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult11.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$794 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\mm_layer2.\mult11.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$793 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult11.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$792 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult11.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$792 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\mm_layer2.\mult11.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$791 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult11.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$790 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult11.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$790 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\mm_layer2.\mult11.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$789 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult11.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$788 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult11.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$788 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\mm_layer2.\mult11.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$787 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult11.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$786 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult11.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$786 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\mm_layer2.\mult11.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$785 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult11.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$784 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult11.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$784 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\mm_layer2.\mult11.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$783 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult11.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$782 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult11.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$782 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\mm_layer2.\mult11.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$781 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult11.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$780 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult11.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$780 ($or).
Removed top 29 bits (of 32) from mux cell NN.$flatten\mm_layer2.\mult11.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$779 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult11.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$778 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult11.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$778 ($or).
Removed top 29 bits (of 32) from mux cell NN.$flatten\mm_layer2.\mult11.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$777 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult11.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$776 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult11.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$776 ($or).
Removed top 29 bits (of 32) from mux cell NN.$flatten\mm_layer2.\mult11.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$775 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult11.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$774 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult11.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$774 ($or).
Removed top 29 bits (of 32) from mux cell NN.$flatten\mm_layer2.\mult11.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$773 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult11.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$772 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult11.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$772 ($or).
Removed top 30 bits (of 32) from mux cell NN.$flatten\mm_layer2.\mult11.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$771 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult11.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$770 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult11.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$770 ($or).
Removed top 30 bits (of 32) from mux cell NN.$flatten\mm_layer2.\mult11.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$769 ($mux).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult11.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$812 ($or).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult11.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$812 ($or).
Removed top 31 bits (of 32) from mux cell NN.$flatten\mm_layer2.\mult11.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$767 ($mux).
Removed top 8 bits (of 32) from port A of cell NN.$flatten\mm_layer2.\mult11.\norm_b.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$766 ($and).
Removed top 8 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult11.\norm_b.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$766 ($and).
Removed top 8 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult11.\norm_b.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$766 ($and).
Removed top 9 bits (of 32) from port A of cell NN.$flatten\mm_layer2.\mult11.\norm_b.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$765 ($add).
Removed top 31 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult11.\norm_b.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$765 ($add).
Removed top 8 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult11.\norm_b.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$765 ($add).
Removed top 382 bits (of 513) from port Y of cell NN.$flatten\mm_layer2.\mult11.\round_exception.\genblk1.genblk1.lowmask_roundmask.$sshr$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:427$848 ($sshr).
Removed top 24 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult11.\round_exception.$lt$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:614$977 ($lt).
Removed top 28 bits (of 32) from port A of cell NN.$flatten\mm_layer2.\mult11.\round_exception.$ge$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:613$976 ($ge).
Removed top 29 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult11.\round_exception.$ge$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:613$976 ($ge).
Removed top 3 bits (of 26) from mux cell NN.$flatten\mm_layer2.\mult11.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:612$974 ($mux).
Removed top 24 bits (of 26) from port B of cell NN.$flatten\mm_layer2.\mult11.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:608$972 ($add).
Removed top 15 bits (of 26) from port Y of cell NN.$flatten\mm_layer2.\mult11.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:608$972 ($add).
Removed top 6 bits (of 32) from mux cell NN.$flatten\mm_layer2.\mult11.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$970 ($mux).
Removed top 4 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult11.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:606$968 ($and).
Removed top 4 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult11.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:606$968 ($and).
Removed top 5 bits (of 32) from port A of cell NN.$flatten\mm_layer2.\mult11.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:606$967 ($not).
Removed top 4 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult11.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:606$967 ($not).
Removed top 6 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult11.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$965 ($and).
Removed top 6 bits (of 32) from port A of cell NN.$flatten\mm_layer2.\mult11.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$965 ($and).
Removed top 6 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult11.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$965 ($and).
Removed top 6 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult11.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$964 ($not).
Removed top 6 bits (of 32) from port A of cell NN.$flatten\mm_layer2.\mult11.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$964 ($not).
Removed top 6 bits (of 32) from mux cell NN.$flatten\mm_layer2.\mult11.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$963 ($mux).
Removed top 2 bits (of 32) from port A of cell NN.$flatten\mm_layer2.\mult11.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$958 ($add).
Removed top 31 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult11.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$958 ($add).
Removed top 6 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult11.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$958 ($add).
Removed top 4 bits (of 30) from port A of cell NN.$flatten\mm_layer2.\mult11.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$958 ($add).
Removed top 5 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult11.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$956 ($or).
Removed top 1 bits (of 24) from port B of cell NN.$flatten\mm_layer2.\mult11.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:598$946 ($and).
Removed top 1 bits (of 27) from port A of cell NN.$flatten\mm_layer2.\mult11.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:596$939 ($not).
Removed top 9 bits (of 32) from mux cell NN.$flatten\mm_layer2.\mult11.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:672$936 ($mux).
Removed top 9 bits (of 32) from mux cell NN.$flatten\mm_layer2.\mult11.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:672$935 ($mux).
Removed top 9 bits (of 32) from port A of cell NN.$flatten\mm_layer2.\mult11.\round_exception.$shr$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:672$933 ($shr).
Removed top 9 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult11.\round_exception.$shr$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:672$933 ($shr).
Removed top 24 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult11.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$931 ($or).
Removed top 24 bits (of 32) from port A of cell NN.$flatten\mm_layer2.\mult11.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$931 ($or).
Removed top 24 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult11.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$931 ($or).
Removed top 24 bits (of 32) from mux cell NN.$flatten\mm_layer2.\mult11.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$930 ($mux).
Removed top 24 bits (of 32) from mux cell NN.$flatten\mm_layer2.\mult11.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$927 ($mux).
Removed top 31 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult11.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$926 ($add).
Removed top 24 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult11.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$926 ($add).
Removed top 24 bits (of 32) from port A of cell NN.$flatten\mm_layer2.\mult11.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$926 ($add).
Removed top 1 bits (of 10) from port A of cell NN.$flatten\mm_layer2.\mult11.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$925 ($sub).
Removed top 1 bits (of 9) from port B of cell NN.$flatten\mm_layer2.\mult11.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$925 ($sub).
Removed top 24 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult11.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$925 ($sub).
Removed top 1 bits (of 9) from port A of cell NN.$flatten\mm_layer2.\mult11.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$925 ($sub).
Removed top 24 bits (of 32) from port A of cell NN.$flatten\mm_layer2.\mult11.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:670$924 ($sub).
Removed top 1 bits (of 10) from port B of cell NN.$flatten\mm_layer2.\mult11.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:670$924 ($sub).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult11.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:670$924 ($sub).
Removed top 7 bits (of 8) from port A of cell NN.$flatten\mm_layer2.\mult11.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:670$924 ($sub).
Removed top 4 bits (of 9) from port B of cell NN.$flatten\mm_layer2.\mult11.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:670$924 ($sub).
Removed top 1 bits (of 10) from port A of cell NN.$flatten\mm_layer2.\mult11.\round_exception.$lt$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:668$923 ($lt).
Removed top 1 bits (of 9) from port B of cell NN.$flatten\mm_layer2.\mult11.\round_exception.$lt$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:668$923 ($lt).
Removed top 9 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult11.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$922 ($or).
Removed top 9 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult11.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$922 ($or).
Removed top 9 bits (of 32) from port A of cell NN.$flatten\mm_layer2.\mult11.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$922 ($or).
Removed top 9 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult11.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$921 ($or).
Removed top 9 bits (of 32) from port A of cell NN.$flatten\mm_layer2.\mult11.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$921 ($or).
Removed top 9 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult11.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$921 ($or).
Removed top 10 bits (of 32) from mux cell NN.$flatten\mm_layer2.\mult11.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:658$920 ($mux).
Removed top 9 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult11.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$913 ($or).
Removed top 9 bits (of 32) from port A of cell NN.$flatten\mm_layer2.\mult11.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$913 ($or).
Removed top 9 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult11.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$913 ($or).
Removed top 9 bits (of 32) from mux cell NN.$flatten\mm_layer2.\mult11.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:656$912 ($mux).
Removed top 9 bits (of 32) from mux cell NN.$flatten\mm_layer2.\mult11.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$907 ($mux).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult11.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$905 ($or).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\mm_layer2.\mult11.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$905 ($or).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult11.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$905 ($or).
Removed top 23 bits (of 32) from mux cell NN.$flatten\mm_layer2.\mult11.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:652$904 ($mux).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult11.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$903 ($or).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\mm_layer2.\mult11.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$903 ($or).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult11.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$903 ($or).
Removed top 23 bits (of 32) from mux cell NN.$flatten\mm_layer2.\mult11.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:651$902 ($mux).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult11.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$901 ($or).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\mm_layer2.\mult11.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$901 ($or).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult11.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$901 ($or).
Removed top 23 bits (of 32) from mux cell NN.$flatten\mm_layer2.\mult11.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:650$900 ($mux).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult11.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$899 ($or).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\mm_layer2.\mult11.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$899 ($or).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult11.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$899 ($or).
Removed top 25 bits (of 32) from mux cell NN.$flatten\mm_layer2.\mult11.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:649$898 ($mux).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult11.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$897 ($and).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\mm_layer2.\mult11.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$897 ($and).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult11.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$897 ($and).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult11.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:648$896 ($not).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\mm_layer2.\mult11.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:648$896 ($not).
Removed top 25 bits (of 32) from mux cell NN.$flatten\mm_layer2.\mult11.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:648$895 ($mux).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult11.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$894 ($and).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\mm_layer2.\mult11.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$894 ($and).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult11.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$894 ($and).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult11.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:647$893 ($not).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\mm_layer2.\mult11.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:647$893 ($not).
Removed top 24 bits (of 32) from mux cell NN.$flatten\mm_layer2.\mult11.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:647$892 ($mux).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult11.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$891 ($and).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\mm_layer2.\mult11.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$891 ($and).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult11.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$891 ($and).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult11.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:646$890 ($not).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\mm_layer2.\mult11.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:646$890 ($not).
Removed top 23 bits (of 32) from mux cell NN.$flatten\mm_layer2.\mult11.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:646$889 ($mux).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult11.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$888 ($and).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\mm_layer2.\mult11.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$888 ($and).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\mm_layer2.\mult11.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$887 ($not).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\mm_layer2.\mult11.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$887 ($not).
Removed top 23 bits (of 32) from mux cell NN.$flatten\mm_layer2.\mult11.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$886 ($mux).
Removed top 31 bits (of 32) from mux cell NN.$flatten\mm_layer2.\mult11.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:643$884 ($mux).
Removed top 1 bits (of 25) from port A of cell NN.$flatten\add_bias_3.\add_sub_rounder.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:113$150 ($add).
Removed top 1 bits (of 25) from port A of cell NN.$flatten\add_bias_3.\add_sub_rounder.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:114$151 ($add).
Removed top 4 bits (of 5) from port A of cell NN.$flatten\add_bias_3.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$201 ($or).
Removed top 3 bits (of 5) from port B of cell NN.$flatten\add_bias_3.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$201 ($or).
Removed top 3 bits (of 5) from port Y of cell NN.$flatten\add_bias_3.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$201 ($or).
Removed top 3 bits (of 5) from port A of cell NN.$flatten\add_bias_3.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$206 ($or).
Removed top 3 bits (of 5) from port B of cell NN.$flatten\add_bias_3.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$206 ($or).
Removed top 3 bits (of 5) from port Y of cell NN.$flatten\add_bias_3.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$206 ($or).
Removed top 3 bits (of 5) from port A of cell NN.$flatten\add_bias_3.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$211 ($or).
Removed top 2 bits (of 5) from port B of cell NN.$flatten\add_bias_3.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$211 ($or).
Removed top 2 bits (of 5) from port Y of cell NN.$flatten\add_bias_3.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$211 ($or).
Removed top 2 bits (of 5) from port A of cell NN.$flatten\add_bias_3.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$216 ($or).
Removed top 2 bits (of 5) from port B of cell NN.$flatten\add_bias_3.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$216 ($or).
Removed top 2 bits (of 5) from port Y of cell NN.$flatten\add_bias_3.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$216 ($or).
Removed top 2 bits (of 5) from port A of cell NN.$flatten\add_bias_3.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$221 ($or).
Removed top 2 bits (of 5) from port B of cell NN.$flatten\add_bias_3.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$221 ($or).
Removed top 2 bits (of 5) from port Y of cell NN.$flatten\add_bias_3.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$221 ($or).
Removed top 2 bits (of 5) from port A of cell NN.$flatten\add_bias_3.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$226 ($or).
Removed top 2 bits (of 5) from port B of cell NN.$flatten\add_bias_3.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$226 ($or).
Removed top 2 bits (of 5) from port Y of cell NN.$flatten\add_bias_3.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$226 ($or).
Removed top 2 bits (of 5) from port A of cell NN.$flatten\add_bias_3.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$231 ($or).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\add_bias_3.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$231 ($or).
Removed top 1 bits (of 5) from port Y of cell NN.$flatten\add_bias_3.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$231 ($or).
Removed top 1 bits (of 5) from port A of cell NN.$flatten\add_bias_3.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$236 ($or).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\add_bias_3.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$236 ($or).
Removed top 1 bits (of 5) from port Y of cell NN.$flatten\add_bias_3.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$236 ($or).
Removed top 1 bits (of 5) from port A of cell NN.$flatten\add_bias_3.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$241 ($or).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\add_bias_3.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$241 ($or).
Removed top 1 bits (of 5) from port Y of cell NN.$flatten\add_bias_3.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$241 ($or).
Removed top 1 bits (of 5) from port A of cell NN.$flatten\add_bias_3.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$246 ($or).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\add_bias_3.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$246 ($or).
Removed top 1 bits (of 5) from port Y of cell NN.$flatten\add_bias_3.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$246 ($or).
Removed top 1 bits (of 5) from port A of cell NN.$flatten\add_bias_3.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$251 ($or).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\add_bias_3.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$251 ($or).
Removed top 1 bits (of 5) from port Y of cell NN.$flatten\add_bias_3.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$251 ($or).
Removed top 1 bits (of 5) from port A of cell NN.$flatten\add_bias_3.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$256 ($or).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\add_bias_3.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$256 ($or).
Removed top 1 bits (of 5) from port Y of cell NN.$flatten\add_bias_3.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$256 ($or).
Removed top 1 bits (of 5) from port A of cell NN.$flatten\add_bias_3.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$261 ($or).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\add_bias_3.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$261 ($or).
Removed top 1 bits (of 5) from port Y of cell NN.$flatten\add_bias_3.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$261 ($or).
Removed top 1 bits (of 5) from port A of cell NN.$flatten\add_bias_3.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$266 ($or).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\add_bias_3.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$266 ($or).
Removed top 1 bits (of 5) from port Y of cell NN.$flatten\add_bias_3.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$266 ($or).
Removed top 1 bits (of 5) from port A of cell NN.$flatten\add_bias_3.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$271 ($or).
Removed top 7 bits (of 8) from port B of cell NN.$flatten\add_bias_3.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:237$309 ($eq).
Removed top 1 bits (of 27) from port B of cell NN.$flatten\add_bias_3.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:237$311 ($and).
Removed top 6 bits (of 8) from port B of cell NN.$flatten\add_bias_3.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:238$313 ($eq).
Removed top 2 bits (of 27) from port B of cell NN.$flatten\add_bias_3.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:238$315 ($and).
Removed top 6 bits (of 8) from port B of cell NN.$flatten\add_bias_3.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:239$317 ($eq).
Removed top 3 bits (of 27) from port B of cell NN.$flatten\add_bias_3.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:239$319 ($and).
Removed top 5 bits (of 8) from port B of cell NN.$flatten\add_bias_3.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:240$321 ($eq).
Removed top 4 bits (of 27) from port B of cell NN.$flatten\add_bias_3.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:240$323 ($and).
Removed top 5 bits (of 8) from port B of cell NN.$flatten\add_bias_3.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:241$325 ($eq).
Removed top 5 bits (of 27) from port B of cell NN.$flatten\add_bias_3.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:241$327 ($and).
Removed top 5 bits (of 8) from port B of cell NN.$flatten\add_bias_3.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:242$329 ($eq).
Removed top 6 bits (of 27) from port B of cell NN.$flatten\add_bias_3.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:242$331 ($and).
Removed top 5 bits (of 8) from port B of cell NN.$flatten\add_bias_3.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:243$333 ($eq).
Removed top 7 bits (of 27) from port B of cell NN.$flatten\add_bias_3.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:243$335 ($and).
Removed top 4 bits (of 8) from port B of cell NN.$flatten\add_bias_3.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:244$337 ($eq).
Removed top 8 bits (of 27) from port B of cell NN.$flatten\add_bias_3.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:244$339 ($and).
Removed top 4 bits (of 8) from port B of cell NN.$flatten\add_bias_3.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:245$341 ($eq).
Removed top 9 bits (of 27) from port B of cell NN.$flatten\add_bias_3.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:245$343 ($and).
Removed top 4 bits (of 8) from port B of cell NN.$flatten\add_bias_3.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:246$345 ($eq).
Removed top 10 bits (of 27) from port B of cell NN.$flatten\add_bias_3.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:246$347 ($and).
Removed top 4 bits (of 8) from port B of cell NN.$flatten\add_bias_3.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:247$349 ($eq).
Removed top 11 bits (of 27) from port B of cell NN.$flatten\add_bias_3.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:247$351 ($and).
Removed top 4 bits (of 8) from port B of cell NN.$flatten\add_bias_3.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:248$353 ($eq).
Removed top 12 bits (of 27) from port B of cell NN.$flatten\add_bias_3.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:248$355 ($and).
Removed top 4 bits (of 8) from port B of cell NN.$flatten\add_bias_3.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:249$357 ($eq).
Removed top 13 bits (of 27) from port B of cell NN.$flatten\add_bias_3.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:249$359 ($and).
Removed top 4 bits (of 8) from port B of cell NN.$flatten\add_bias_3.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:250$361 ($eq).
Removed top 14 bits (of 27) from port B of cell NN.$flatten\add_bias_3.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:250$363 ($and).
Removed top 4 bits (of 8) from port B of cell NN.$flatten\add_bias_3.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:251$365 ($eq).
Removed top 15 bits (of 27) from port B of cell NN.$flatten\add_bias_3.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:251$367 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\add_bias_3.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:252$369 ($eq).
Removed top 16 bits (of 27) from port B of cell NN.$flatten\add_bias_3.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:252$371 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\add_bias_3.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:253$373 ($eq).
Removed top 17 bits (of 27) from port B of cell NN.$flatten\add_bias_3.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:253$375 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\add_bias_3.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:254$377 ($eq).
Removed top 18 bits (of 27) from port B of cell NN.$flatten\add_bias_3.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:254$379 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\add_bias_3.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:255$381 ($eq).
Removed top 19 bits (of 27) from port B of cell NN.$flatten\add_bias_3.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:255$383 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\add_bias_3.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:256$385 ($eq).
Removed top 20 bits (of 27) from port B of cell NN.$flatten\add_bias_3.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:256$387 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\add_bias_3.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:257$389 ($eq).
Removed top 21 bits (of 27) from port B of cell NN.$flatten\add_bias_3.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:257$391 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\add_bias_3.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:258$393 ($eq).
Removed top 22 bits (of 27) from port B of cell NN.$flatten\add_bias_3.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:258$395 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\add_bias_3.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:259$397 ($eq).
Removed top 23 bits (of 27) from port B of cell NN.$flatten\add_bias_3.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:259$399 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\add_bias_3.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:260$401 ($eq).
Removed top 24 bits (of 27) from port B of cell NN.$flatten\add_bias_3.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:260$403 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\add_bias_3.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:261$405 ($eq).
Removed top 25 bits (of 27) from port B of cell NN.$flatten\add_bias_3.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:261$407 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\add_bias_3.\exp_equalizer.$ge$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:262$409 ($ge).
Removed top 26 bits (of 27) from port B of cell NN.$flatten\add_bias_3.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:262$411 ($and).
Removed top 9 bits (of 32) from mux cell NN.$flatten\add_bias_3.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:153$95 ($mux).
Removed top 1 bits (of 32) from mux cell NN.$flatten\add_bias_3.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:147$91 ($mux).
Removed top 1 bits (of 32) from mux cell NN.$flatten\add_bias_3.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:147$90 ($mux).
Removed top 1 bits (of 32) from mux cell NN.$flatten\add_bias_3.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:148$89 ($mux).
Removed top 7 bits (of 8) from port B of cell NN.$flatten\add_bias_3.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:145$82 ($and).
Removed top 7 bits (of 8) from port Y of cell NN.$flatten\add_bias_3.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:145$79 ($or).
Removed top 3 bits (of 8) from mux cell NN.$flatten\add_bias_3.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:134$70 ($mux).
Removed top 3 bits (of 8) from mux cell NN.$flatten\add_bias_3.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:134$68 ($mux).
Removed top 7 bits (of 8) from port B of cell NN.$flatten\add_bias_3.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:127$63 ($sub).
Removed top 3 bits (of 8) from mux cell NN.$flatten\add_bias_3.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:125$60 ($mux).
Removed top 1 bits (of 28) from port A of cell NN.$flatten\add_bias_3.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:119$57 ($add).
Removed top 1 bits (of 28) from port B of cell NN.$flatten\add_bias_3.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:119$57 ($add).
Removed top 26 bits (of 27) from port B of cell NN.$flatten\add_bias_3.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:117$55 ($add).
Removed top 24 bits (of 32) from mux cell NN.$flatten\add_bias_3.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:104$51 ($mux).
Removed top 31 bits (of 32) from port B of cell NN.$flatten\add_bias_3.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:104$49 ($sub).
Removed top 24 bits (of 32) from port Y of cell NN.$flatten\add_bias_3.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:104$49 ($sub).
Removed top 24 bits (of 32) from port A of cell NN.$flatten\add_bias_3.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:104$49 ($sub).
Removed top 24 bits (of 32) from port Y of cell NN.$flatten\add_bias_3.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:104$48 ($sub).
Removed top 27 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\mul_inst2.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$811 ($mux).
Removed top 1 bits (of 23) from port Y of cell NN.$flatten\sigmoid_out.\mul_inst2.$shl$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:56$468 ($shl).
Removed top 4 bits (of 9) from port A of cell NN.$flatten\sigmoid_out.\mul_inst2.$auto$opt_expr.cc:716:replace_const_cells$1143 ($not).
Removed top 23 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\mul_inst2.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:59$478 ($mux).
Removed top 30 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\mul_inst2.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:60$479 ($mux).
Removed top 22 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\mul_inst2.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:91$518 ($sub).
Removed top 22 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\mul_inst2.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:91$518 ($sub).
Removed top 22 bits (of 32) from port A of cell NN.$flatten\sigmoid_out.\mul_inst2.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:91$518 ($sub).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\sigmoid_out.\mul_inst2.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:59$481 ($add).
Removed top 24 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\mul_inst2.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:59$481 ($add).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\mul_inst2.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:59$481 ($add).
Removed top 1 bits (of 10) from port A of cell NN.$flatten\sigmoid_out.\mul_inst2.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:91$517 ($add).
Converting cell NN.$flatten\sigmoid_out.\mul_inst2.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:91$517 ($add) from signed to unsigned.
Removed top 22 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\mul_inst2.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:91$517 ($add).
Removed top 1 bits (of 9) from port A of cell NN.$flatten\sigmoid_out.\mul_inst2.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:91$517 ($add).
Removed top 1 bits (of 10) from port B of cell NN.$flatten\sigmoid_out.\mul_inst2.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:91$517 ($add).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\mul_inst2.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$810 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\mul_inst2.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$810 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\mul_inst2.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$809 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\mul_inst2.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$808 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\mul_inst2.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$808 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\mul_inst2.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$807 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\mul_inst2.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$806 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\mul_inst2.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$806 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\mul_inst2.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$805 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\mul_inst2.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$804 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\mul_inst2.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$804 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\mul_inst2.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$803 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\mul_inst2.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$802 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\mul_inst2.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$802 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\mul_inst2.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$801 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\mul_inst2.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$800 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\mul_inst2.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$800 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\mul_inst2.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$799 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\mul_inst2.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$798 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\mul_inst2.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$798 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\mul_inst2.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$797 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\mul_inst2.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$796 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\mul_inst2.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$796 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\mul_inst2.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$795 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\mul_inst2.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$794 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\mul_inst2.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$794 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\mul_inst2.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$793 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\mul_inst2.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$792 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\mul_inst2.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$792 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\mul_inst2.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$791 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\mul_inst2.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$790 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\mul_inst2.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$790 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\mul_inst2.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$789 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\mul_inst2.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$788 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\mul_inst2.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$788 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\mul_inst2.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$787 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\mul_inst2.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$786 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\mul_inst2.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$786 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\mul_inst2.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$785 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\mul_inst2.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$784 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\mul_inst2.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$784 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\mul_inst2.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$783 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\mul_inst2.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$782 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\mul_inst2.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$782 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\mul_inst2.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$781 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\mul_inst2.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$780 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\mul_inst2.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$780 ($or).
Removed top 29 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\mul_inst2.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$779 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\mul_inst2.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$778 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\mul_inst2.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$778 ($or).
Removed top 29 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\mul_inst2.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$777 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\mul_inst2.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$776 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\mul_inst2.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$776 ($or).
Removed top 29 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\mul_inst2.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$775 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\mul_inst2.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$774 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\mul_inst2.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$774 ($or).
Removed top 29 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\mul_inst2.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$773 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\mul_inst2.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$772 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\mul_inst2.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$772 ($or).
Removed top 30 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\mul_inst2.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$771 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\mul_inst2.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$770 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\mul_inst2.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$770 ($or).
Removed top 30 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\mul_inst2.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$769 ($mux).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\mul_inst2.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$812 ($or).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\mul_inst2.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$812 ($or).
Removed top 31 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\mul_inst2.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$767 ($mux).
Removed top 8 bits (of 32) from port A of cell NN.$flatten\sigmoid_out.\mul_inst2.\norm_b.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$766 ($and).
Removed top 8 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\mul_inst2.\norm_b.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$766 ($and).
Removed top 8 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\mul_inst2.\norm_b.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$766 ($and).
Removed top 9 bits (of 32) from port A of cell NN.$flatten\sigmoid_out.\mul_inst2.\norm_b.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$765 ($add).
Removed top 31 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\mul_inst2.\norm_b.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$765 ($add).
Removed top 8 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\mul_inst2.\norm_b.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$765 ($add).
Removed top 382 bits (of 513) from port Y of cell NN.$flatten\sigmoid_out.\mul_inst2.\round_exception.\genblk1.genblk1.lowmask_roundmask.$sshr$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:427$848 ($sshr).
Removed top 24 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\mul_inst2.\round_exception.$lt$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:614$977 ($lt).
Removed top 28 bits (of 32) from port A of cell NN.$flatten\sigmoid_out.\mul_inst2.\round_exception.$ge$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:613$976 ($ge).
Removed top 29 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\mul_inst2.\round_exception.$ge$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:613$976 ($ge).
Removed top 24 bits (of 26) from port B of cell NN.$flatten\sigmoid_out.\mul_inst2.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:608$972 ($add).
Removed top 15 bits (of 26) from port Y of cell NN.$flatten\sigmoid_out.\mul_inst2.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:608$972 ($add).
Removed top 6 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\mul_inst2.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$970 ($mux).
Removed top 1 bits (of 27) from port A of cell NN.$flatten\sigmoid_out.\mul_inst2.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:606$968 ($and).
Removed top 4 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\mul_inst2.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:606$968 ($and).
Removed top 4 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\mul_inst2.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:606$968 ($and).
Removed top 5 bits (of 32) from port A of cell NN.$flatten\sigmoid_out.\mul_inst2.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:606$967 ($not).
Removed top 4 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\mul_inst2.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:606$967 ($not).
Removed top 6 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\mul_inst2.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$965 ($and).
Removed top 6 bits (of 32) from port A of cell NN.$flatten\sigmoid_out.\mul_inst2.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$965 ($and).
Removed top 6 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\mul_inst2.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$965 ($and).
Removed top 6 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\mul_inst2.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$964 ($not).
Removed top 6 bits (of 32) from port A of cell NN.$flatten\sigmoid_out.\mul_inst2.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$964 ($not).
Removed top 6 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\mul_inst2.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$963 ($mux).
Removed top 2 bits (of 32) from port A of cell NN.$flatten\sigmoid_out.\mul_inst2.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$958 ($add).
Removed top 31 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\mul_inst2.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$958 ($add).
Removed top 6 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\mul_inst2.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$958 ($add).
Removed top 4 bits (of 30) from port A of cell NN.$flatten\sigmoid_out.\mul_inst2.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$958 ($add).
Removed top 1 bits (of 27) from port A of cell NN.$flatten\sigmoid_out.\mul_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$956 ($or).
Removed top 5 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\mul_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$956 ($or).
Removed top 1 bits (of 24) from port A of cell NN.$flatten\sigmoid_out.\mul_inst2.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:598$946 ($and).
Removed top 1 bits (of 24) from port B of cell NN.$flatten\sigmoid_out.\mul_inst2.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:598$946 ($and).
Removed top 1 bits (of 24) from port Y of cell NN.$flatten\sigmoid_out.\mul_inst2.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:598$946 ($and).
Removed top 1 bits (of 24) from port A of cell NN.$flatten\sigmoid_out.\mul_inst2.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:597$941 ($and).
Removed top 1 bits (of 27) from port A of cell NN.$flatten\sigmoid_out.\mul_inst2.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:596$939 ($not).
Removed top 9 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\mul_inst2.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:672$936 ($mux).
Removed top 9 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\mul_inst2.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:672$935 ($mux).
Removed top 9 bits (of 32) from port A of cell NN.$flatten\sigmoid_out.\mul_inst2.\round_exception.$shr$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:672$933 ($shr).
Removed top 9 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\mul_inst2.\round_exception.$shr$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:672$933 ($shr).
Removed top 24 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\mul_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$931 ($or).
Removed top 24 bits (of 32) from port A of cell NN.$flatten\sigmoid_out.\mul_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$931 ($or).
Removed top 24 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\mul_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$931 ($or).
Removed top 24 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\mul_inst2.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$930 ($mux).
Removed top 24 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\mul_inst2.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$927 ($mux).
Removed top 31 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\mul_inst2.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$926 ($add).
Removed top 24 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\mul_inst2.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$926 ($add).
Removed top 24 bits (of 32) from port A of cell NN.$flatten\sigmoid_out.\mul_inst2.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$926 ($add).
Removed top 1 bits (of 10) from port A of cell NN.$flatten\sigmoid_out.\mul_inst2.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$925 ($sub).
Removed top 1 bits (of 9) from port B of cell NN.$flatten\sigmoid_out.\mul_inst2.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$925 ($sub).
Removed top 24 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\mul_inst2.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$925 ($sub).
Removed top 1 bits (of 9) from port A of cell NN.$flatten\sigmoid_out.\mul_inst2.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$925 ($sub).
Removed top 24 bits (of 32) from port A of cell NN.$flatten\sigmoid_out.\mul_inst2.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:670$924 ($sub).
Removed top 1 bits (of 10) from port B of cell NN.$flatten\sigmoid_out.\mul_inst2.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:670$924 ($sub).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\mul_inst2.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:670$924 ($sub).
Removed top 7 bits (of 8) from port A of cell NN.$flatten\sigmoid_out.\mul_inst2.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:670$924 ($sub).
Removed top 4 bits (of 9) from port B of cell NN.$flatten\sigmoid_out.\mul_inst2.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:670$924 ($sub).
Removed top 1 bits (of 10) from port A of cell NN.$flatten\sigmoid_out.\mul_inst2.\round_exception.$lt$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:668$923 ($lt).
Removed top 1 bits (of 9) from port B of cell NN.$flatten\sigmoid_out.\mul_inst2.\round_exception.$lt$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:668$923 ($lt).
Removed top 9 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\mul_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$922 ($or).
Removed top 9 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\mul_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$922 ($or).
Removed top 9 bits (of 32) from port A of cell NN.$flatten\sigmoid_out.\mul_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$922 ($or).
Removed top 9 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\mul_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$921 ($or).
Removed top 9 bits (of 32) from port A of cell NN.$flatten\sigmoid_out.\mul_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$921 ($or).
Removed top 9 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\mul_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$921 ($or).
Removed top 10 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\mul_inst2.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:658$920 ($mux).
Removed top 9 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\mul_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$913 ($or).
Removed top 9 bits (of 32) from port A of cell NN.$flatten\sigmoid_out.\mul_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$913 ($or).
Removed top 9 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\mul_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$913 ($or).
Removed top 9 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\mul_inst2.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:656$912 ($mux).
Removed top 9 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\mul_inst2.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$907 ($mux).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\mul_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$905 ($or).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\sigmoid_out.\mul_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$905 ($or).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\mul_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$905 ($or).
Removed top 23 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\mul_inst2.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:652$904 ($mux).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\mul_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$903 ($or).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\sigmoid_out.\mul_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$903 ($or).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\mul_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$903 ($or).
Removed top 23 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\mul_inst2.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:651$902 ($mux).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\mul_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$901 ($or).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\sigmoid_out.\mul_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$901 ($or).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\mul_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$901 ($or).
Removed top 23 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\mul_inst2.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:650$900 ($mux).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\mul_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$899 ($or).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\sigmoid_out.\mul_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$899 ($or).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\mul_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$899 ($or).
Removed top 25 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\mul_inst2.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:649$898 ($mux).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\mul_inst2.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$897 ($and).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\sigmoid_out.\mul_inst2.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$897 ($and).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\mul_inst2.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$897 ($and).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\mul_inst2.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:648$896 ($not).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\sigmoid_out.\mul_inst2.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:648$896 ($not).
Removed top 25 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\mul_inst2.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:648$895 ($mux).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\mul_inst2.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$894 ($and).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\sigmoid_out.\mul_inst2.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$894 ($and).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\mul_inst2.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$894 ($and).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\mul_inst2.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:647$893 ($not).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\sigmoid_out.\mul_inst2.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:647$893 ($not).
Removed top 24 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\mul_inst2.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:647$892 ($mux).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\mul_inst2.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$891 ($and).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\sigmoid_out.\mul_inst2.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$891 ($and).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\mul_inst2.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$891 ($and).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\mul_inst2.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:646$890 ($not).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\sigmoid_out.\mul_inst2.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:646$890 ($not).
Removed top 23 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\mul_inst2.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:646$889 ($mux).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\mul_inst2.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$888 ($and).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\mul_inst2.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$888 ($and).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\mul_inst2.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$887 ($not).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\sigmoid_out.\mul_inst2.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$887 ($not).
Removed top 23 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\mul_inst2.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$886 ($mux).
Removed top 31 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\mul_inst2.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:643$884 ($mux).
Removed top 1 bits (of 8) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst5.$gt$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:85$28 ($gt).
Removed top 1 bits (of 8) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst5.$ne$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:85$29 ($ne).
Removed top 22 bits (of 23) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst5.$gt$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:85$30 ($gt).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\add_sub_inst5.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:104$48 ($sub).
Removed top 31 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst5.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:104$49 ($sub).
Removed top 24 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\add_sub_inst5.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:104$51 ($mux).
Removed top 26 bits (of 27) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst5.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:117$55 ($add).
Removed top 1 bits (of 28) from port A of cell NN.$flatten\sigmoid_out.\add_sub_inst5.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:119$57 ($add).
Removed top 1 bits (of 28) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst5.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:119$57 ($add).
Removed top 3 bits (of 8) from mux cell NN.$flatten\sigmoid_out.\add_sub_inst5.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:125$60 ($mux).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst5.$le$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:126$61 ($le).
Removed top 7 bits (of 8) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst5.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:127$63 ($sub).
Removed top 3 bits (of 8) from mux cell NN.$flatten\sigmoid_out.\add_sub_inst5.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:134$70 ($mux).
Removed top 7 bits (of 8) from port Y of cell NN.$flatten\sigmoid_out.\add_sub_inst5.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:145$79 ($or).
Removed top 7 bits (of 8) from port A of cell NN.$flatten\sigmoid_out.\add_sub_inst5.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:145$80 ($and).
Removed top 7 bits (of 8) from port Y of cell NN.$flatten\sigmoid_out.\add_sub_inst5.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:145$80 ($and).
Removed top 7 bits (of 8) from port A of cell NN.$flatten\sigmoid_out.\add_sub_inst5.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:145$82 ($and).
Removed top 7 bits (of 8) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst5.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:145$82 ($and).
Removed top 7 bits (of 8) from port Y of cell NN.$flatten\sigmoid_out.\add_sub_inst5.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:145$82 ($and).
Removed top 7 bits (of 8) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst5.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:145$83 ($sub).
Removed top 1 bits (of 8) from port A of cell NN.$flatten\sigmoid_out.\add_sub_inst5.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:148$86 ($eq).
Removed top 1 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\add_sub_inst5.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:148$89 ($mux).
Removed top 1 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\add_sub_inst5.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:147$90 ($mux).
Removed top 9 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\add_sub_inst5.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:153$95 ($mux).
Removed top 1 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\add_sub_inst5.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:153$96 ($mux).
Removed top 26 bits (of 27) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst5.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:262$411 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst5.\exp_equalizer.$ge$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:262$409 ($ge).
Removed top 25 bits (of 27) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst5.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:261$407 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst5.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:261$405 ($eq).
Removed top 24 bits (of 27) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst5.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:260$403 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst5.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:260$401 ($eq).
Removed top 23 bits (of 27) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst5.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:259$399 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst5.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:259$397 ($eq).
Removed top 22 bits (of 27) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst5.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:258$395 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst5.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:258$393 ($eq).
Removed top 21 bits (of 27) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst5.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:257$391 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst5.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:257$389 ($eq).
Removed top 20 bits (of 27) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst5.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:256$387 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst5.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:256$385 ($eq).
Removed top 19 bits (of 27) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst5.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:255$383 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst5.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:255$381 ($eq).
Removed top 18 bits (of 27) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst5.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:254$379 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst5.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:254$377 ($eq).
Removed top 17 bits (of 27) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst5.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:253$375 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst5.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:253$373 ($eq).
Removed top 16 bits (of 27) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst5.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:252$371 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst5.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:252$369 ($eq).
Removed top 15 bits (of 27) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst5.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:251$367 ($and).
Removed top 4 bits (of 8) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst5.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:251$365 ($eq).
Removed top 14 bits (of 27) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst5.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:250$363 ($and).
Removed top 4 bits (of 8) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst5.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:250$361 ($eq).
Removed top 13 bits (of 27) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst5.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:249$359 ($and).
Removed top 4 bits (of 8) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst5.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:249$357 ($eq).
Removed top 12 bits (of 27) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst5.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:248$355 ($and).
Removed top 4 bits (of 8) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst5.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:248$353 ($eq).
Removed top 11 bits (of 27) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst5.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:247$351 ($and).
Removed top 4 bits (of 8) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst5.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:247$349 ($eq).
Removed top 10 bits (of 27) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst5.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:246$347 ($and).
Removed top 4 bits (of 8) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst5.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:246$345 ($eq).
Removed top 9 bits (of 27) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst5.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:245$343 ($and).
Removed top 4 bits (of 8) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst5.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:245$341 ($eq).
Removed top 8 bits (of 27) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst5.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:244$339 ($and).
Removed top 4 bits (of 8) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst5.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:244$337 ($eq).
Removed top 7 bits (of 27) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst5.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:243$335 ($and).
Removed top 5 bits (of 8) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst5.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:243$333 ($eq).
Removed top 6 bits (of 27) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst5.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:242$331 ($and).
Removed top 5 bits (of 8) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst5.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:242$329 ($eq).
Removed top 5 bits (of 27) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst5.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:241$327 ($and).
Removed top 5 bits (of 8) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst5.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:241$325 ($eq).
Removed top 4 bits (of 27) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst5.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:240$323 ($and).
Removed top 5 bits (of 8) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst5.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:240$321 ($eq).
Removed top 3 bits (of 27) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst5.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:239$319 ($and).
Removed top 6 bits (of 8) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst5.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:239$317 ($eq).
Removed top 2 bits (of 27) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst5.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:238$315 ($and).
Removed top 6 bits (of 8) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst5.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:238$313 ($eq).
Removed top 1 bits (of 27) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst5.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:237$311 ($and).
Removed top 7 bits (of 8) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst5.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:237$309 ($eq).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst5.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$266 ($or).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst5.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$261 ($or).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst5.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$256 ($or).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst5.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$251 ($or).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst5.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$246 ($or).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst5.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$241 ($or).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst5.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$236 ($or).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst5.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$231 ($or).
Removed top 2 bits (of 5) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst5.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$226 ($or).
Removed top 2 bits (of 5) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst5.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$221 ($or).
Removed top 2 bits (of 5) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst5.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$216 ($or).
Removed top 2 bits (of 5) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst5.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$211 ($or).
Removed top 3 bits (of 5) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst5.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$206 ($or).
Removed top 4 bits (of 5) from port A of cell NN.$flatten\sigmoid_out.\add_sub_inst5.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$201 ($or).
Removed top 3 bits (of 5) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst5.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$201 ($or).
Removed top 3 bits (of 5) from port Y of cell NN.$flatten\sigmoid_out.\add_sub_inst5.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$201 ($or).
Removed top 1 bits (of 25) from port A of cell NN.$flatten\sigmoid_out.\add_sub_inst5.\add_sub_rounder.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:114$151 ($add).
Removed top 1 bits (of 25) from port A of cell NN.$flatten\sigmoid_out.\add_sub_inst5.\add_sub_rounder.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:113$150 ($add).
Removed top 27 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\mul_inst1.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$811 ($mux).
Removed top 1 bits (of 23) from port Y of cell NN.$flatten\sigmoid_out.\mul_inst1.$shl$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:56$468 ($shl).
Removed top 4 bits (of 9) from port A of cell NN.$flatten\sigmoid_out.\mul_inst1.$auto$opt_expr.cc:716:replace_const_cells$1143 ($not).
Removed top 23 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\mul_inst1.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:59$478 ($mux).
Removed top 30 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\mul_inst1.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:60$479 ($mux).
Removed top 22 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\mul_inst1.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:91$518 ($sub).
Removed top 22 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\mul_inst1.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:91$518 ($sub).
Removed top 22 bits (of 32) from port A of cell NN.$flatten\sigmoid_out.\mul_inst1.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:91$518 ($sub).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\sigmoid_out.\mul_inst1.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:59$481 ($add).
Removed top 24 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\mul_inst1.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:59$481 ($add).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\mul_inst1.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:59$481 ($add).
Removed top 1 bits (of 10) from port A of cell NN.$flatten\sigmoid_out.\mul_inst1.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:91$517 ($add).
Converting cell NN.$flatten\sigmoid_out.\mul_inst1.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:91$517 ($add) from signed to unsigned.
Removed top 22 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\mul_inst1.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:91$517 ($add).
Removed top 1 bits (of 9) from port A of cell NN.$flatten\sigmoid_out.\mul_inst1.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:91$517 ($add).
Removed top 1 bits (of 10) from port B of cell NN.$flatten\sigmoid_out.\mul_inst1.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/multiplier.sv:91$517 ($add).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\mul_inst1.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$810 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\mul_inst1.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$810 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\mul_inst1.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$809 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\mul_inst1.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$808 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\mul_inst1.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$808 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\mul_inst1.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$807 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\mul_inst1.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$806 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\mul_inst1.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$806 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\mul_inst1.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$805 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\mul_inst1.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$804 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\mul_inst1.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$804 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\mul_inst1.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$803 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\mul_inst1.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$802 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\mul_inst1.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$802 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\mul_inst1.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$801 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\mul_inst1.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$800 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\mul_inst1.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$800 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\mul_inst1.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$799 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\mul_inst1.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$798 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\mul_inst1.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$798 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\mul_inst1.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$797 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\mul_inst1.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$796 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\mul_inst1.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$796 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\mul_inst1.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$795 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\mul_inst1.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$794 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\mul_inst1.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$794 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\mul_inst1.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$793 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\mul_inst1.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$792 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\mul_inst1.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$792 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\mul_inst1.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$791 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\mul_inst1.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$790 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\mul_inst1.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$790 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\mul_inst1.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$789 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\mul_inst1.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$788 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\mul_inst1.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$788 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\mul_inst1.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$787 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\mul_inst1.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$786 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\mul_inst1.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$786 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\mul_inst1.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$785 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\mul_inst1.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$784 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\mul_inst1.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$784 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\mul_inst1.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$783 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\mul_inst1.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$782 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\mul_inst1.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$782 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\mul_inst1.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$781 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\mul_inst1.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$780 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\mul_inst1.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$780 ($or).
Removed top 29 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\mul_inst1.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$779 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\mul_inst1.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$778 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\mul_inst1.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$778 ($or).
Removed top 29 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\mul_inst1.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$777 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\mul_inst1.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$776 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\mul_inst1.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$776 ($or).
Removed top 29 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\mul_inst1.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$775 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\mul_inst1.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$774 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\mul_inst1.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$774 ($or).
Removed top 29 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\mul_inst1.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$773 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\mul_inst1.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$772 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\mul_inst1.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$772 ($or).
Removed top 30 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\mul_inst1.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$771 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\mul_inst1.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$770 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\mul_inst1.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$770 ($or).
Removed top 30 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\mul_inst1.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$769 ($mux).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\mul_inst1.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$812 ($or).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\mul_inst1.\norm_b.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$812 ($or).
Removed top 31 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\mul_inst1.\norm_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$767 ($mux).
Removed top 8 bits (of 32) from port A of cell NN.$flatten\sigmoid_out.\mul_inst1.\norm_b.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$766 ($and).
Removed top 8 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\mul_inst1.\norm_b.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$766 ($and).
Removed top 8 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\mul_inst1.\norm_b.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$766 ($and).
Removed top 9 bits (of 32) from port A of cell NN.$flatten\sigmoid_out.\mul_inst1.\norm_b.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$765 ($add).
Removed top 31 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\mul_inst1.\norm_b.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$765 ($add).
Removed top 8 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\mul_inst1.\norm_b.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$765 ($add).
Removed top 382 bits (of 513) from port Y of cell NN.$flatten\sigmoid_out.\mul_inst1.\round_exception.\genblk1.genblk1.lowmask_roundmask.$sshr$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:427$848 ($sshr).
Removed top 24 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\mul_inst1.\round_exception.$lt$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:614$977 ($lt).
Removed top 28 bits (of 32) from port A of cell NN.$flatten\sigmoid_out.\mul_inst1.\round_exception.$ge$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:613$976 ($ge).
Removed top 29 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\mul_inst1.\round_exception.$ge$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:613$976 ($ge).
Removed top 24 bits (of 26) from port B of cell NN.$flatten\sigmoid_out.\mul_inst1.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:608$972 ($add).
Removed top 15 bits (of 26) from port Y of cell NN.$flatten\sigmoid_out.\mul_inst1.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:608$972 ($add).
Removed top 6 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\mul_inst1.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$970 ($mux).
Removed top 1 bits (of 27) from port A of cell NN.$flatten\sigmoid_out.\mul_inst1.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:606$968 ($and).
Removed top 4 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\mul_inst1.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:606$968 ($and).
Removed top 4 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\mul_inst1.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:606$968 ($and).
Removed top 5 bits (of 32) from port A of cell NN.$flatten\sigmoid_out.\mul_inst1.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:606$967 ($not).
Removed top 4 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\mul_inst1.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:606$967 ($not).
Removed top 6 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\mul_inst1.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$965 ($and).
Removed top 6 bits (of 32) from port A of cell NN.$flatten\sigmoid_out.\mul_inst1.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$965 ($and).
Removed top 6 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\mul_inst1.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$965 ($and).
Removed top 6 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\mul_inst1.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$964 ($not).
Removed top 6 bits (of 32) from port A of cell NN.$flatten\sigmoid_out.\mul_inst1.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$964 ($not).
Removed top 6 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\mul_inst1.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$963 ($mux).
Removed top 2 bits (of 32) from port A of cell NN.$flatten\sigmoid_out.\mul_inst1.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$958 ($add).
Removed top 31 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\mul_inst1.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$958 ($add).
Removed top 6 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\mul_inst1.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$958 ($add).
Removed top 4 bits (of 30) from port A of cell NN.$flatten\sigmoid_out.\mul_inst1.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$958 ($add).
Removed top 1 bits (of 27) from port A of cell NN.$flatten\sigmoid_out.\mul_inst1.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$956 ($or).
Removed top 5 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\mul_inst1.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$956 ($or).
Removed top 1 bits (of 24) from port A of cell NN.$flatten\sigmoid_out.\mul_inst1.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:598$946 ($and).
Removed top 1 bits (of 24) from port B of cell NN.$flatten\sigmoid_out.\mul_inst1.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:598$946 ($and).
Removed top 1 bits (of 24) from port Y of cell NN.$flatten\sigmoid_out.\mul_inst1.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:598$946 ($and).
Removed top 1 bits (of 24) from port A of cell NN.$flatten\sigmoid_out.\mul_inst1.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:597$941 ($and).
Removed top 1 bits (of 27) from port A of cell NN.$flatten\sigmoid_out.\mul_inst1.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:596$939 ($not).
Removed top 9 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\mul_inst1.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:672$936 ($mux).
Removed top 9 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\mul_inst1.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:672$935 ($mux).
Removed top 9 bits (of 32) from port A of cell NN.$flatten\sigmoid_out.\mul_inst1.\round_exception.$shr$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:672$933 ($shr).
Removed top 9 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\mul_inst1.\round_exception.$shr$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:672$933 ($shr).
Removed top 24 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\mul_inst1.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$931 ($or).
Removed top 24 bits (of 32) from port A of cell NN.$flatten\sigmoid_out.\mul_inst1.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$931 ($or).
Removed top 24 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\mul_inst1.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$931 ($or).
Removed top 24 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\mul_inst1.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$930 ($mux).
Removed top 24 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\mul_inst1.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$927 ($mux).
Removed top 31 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\mul_inst1.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$926 ($add).
Removed top 24 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\mul_inst1.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$926 ($add).
Removed top 24 bits (of 32) from port A of cell NN.$flatten\sigmoid_out.\mul_inst1.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$926 ($add).
Removed top 1 bits (of 10) from port A of cell NN.$flatten\sigmoid_out.\mul_inst1.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$925 ($sub).
Removed top 1 bits (of 9) from port B of cell NN.$flatten\sigmoid_out.\mul_inst1.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$925 ($sub).
Removed top 24 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\mul_inst1.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$925 ($sub).
Removed top 1 bits (of 9) from port A of cell NN.$flatten\sigmoid_out.\mul_inst1.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$925 ($sub).
Removed top 24 bits (of 32) from port A of cell NN.$flatten\sigmoid_out.\mul_inst1.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:670$924 ($sub).
Removed top 1 bits (of 10) from port B of cell NN.$flatten\sigmoid_out.\mul_inst1.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:670$924 ($sub).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\mul_inst1.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:670$924 ($sub).
Removed top 7 bits (of 8) from port A of cell NN.$flatten\sigmoid_out.\mul_inst1.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:670$924 ($sub).
Removed top 4 bits (of 9) from port B of cell NN.$flatten\sigmoid_out.\mul_inst1.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:670$924 ($sub).
Removed top 1 bits (of 10) from port A of cell NN.$flatten\sigmoid_out.\mul_inst1.\round_exception.$lt$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:668$923 ($lt).
Removed top 1 bits (of 9) from port B of cell NN.$flatten\sigmoid_out.\mul_inst1.\round_exception.$lt$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:668$923 ($lt).
Removed top 9 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\mul_inst1.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$922 ($or).
Removed top 9 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\mul_inst1.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$922 ($or).
Removed top 9 bits (of 32) from port A of cell NN.$flatten\sigmoid_out.\mul_inst1.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$922 ($or).
Removed top 9 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\mul_inst1.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$921 ($or).
Removed top 9 bits (of 32) from port A of cell NN.$flatten\sigmoid_out.\mul_inst1.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$921 ($or).
Removed top 9 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\mul_inst1.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$921 ($or).
Removed top 10 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\mul_inst1.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:658$920 ($mux).
Removed top 9 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\mul_inst1.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$913 ($or).
Removed top 9 bits (of 32) from port A of cell NN.$flatten\sigmoid_out.\mul_inst1.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$913 ($or).
Removed top 9 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\mul_inst1.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$913 ($or).
Removed top 9 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\mul_inst1.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:656$912 ($mux).
Removed top 9 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\mul_inst1.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$907 ($mux).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\mul_inst1.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$905 ($or).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\sigmoid_out.\mul_inst1.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$905 ($or).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\mul_inst1.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$905 ($or).
Removed top 23 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\mul_inst1.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:652$904 ($mux).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\mul_inst1.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$903 ($or).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\sigmoid_out.\mul_inst1.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$903 ($or).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\mul_inst1.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$903 ($or).
Removed top 23 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\mul_inst1.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:651$902 ($mux).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\mul_inst1.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$901 ($or).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\sigmoid_out.\mul_inst1.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$901 ($or).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\mul_inst1.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$901 ($or).
Removed top 23 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\mul_inst1.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:650$900 ($mux).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\mul_inst1.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$899 ($or).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\sigmoid_out.\mul_inst1.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$899 ($or).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\mul_inst1.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$899 ($or).
Removed top 25 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\mul_inst1.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:649$898 ($mux).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\mul_inst1.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$897 ($and).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\sigmoid_out.\mul_inst1.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$897 ($and).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\mul_inst1.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$897 ($and).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\mul_inst1.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:648$896 ($not).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\sigmoid_out.\mul_inst1.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:648$896 ($not).
Removed top 25 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\mul_inst1.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:648$895 ($mux).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\mul_inst1.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$894 ($and).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\sigmoid_out.\mul_inst1.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$894 ($and).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\mul_inst1.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$894 ($and).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\mul_inst1.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:647$893 ($not).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\sigmoid_out.\mul_inst1.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:647$893 ($not).
Removed top 24 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\mul_inst1.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:647$892 ($mux).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\mul_inst1.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$891 ($and).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\sigmoid_out.\mul_inst1.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$891 ($and).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\mul_inst1.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$891 ($and).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\mul_inst1.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:646$890 ($not).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\sigmoid_out.\mul_inst1.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:646$890 ($not).
Removed top 23 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\mul_inst1.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:646$889 ($mux).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\mul_inst1.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$888 ($and).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\mul_inst1.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$888 ($and).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\mul_inst1.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$887 ($not).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\sigmoid_out.\mul_inst1.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$887 ($not).
Removed top 23 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\mul_inst1.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$886 ($mux).
Removed top 31 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\mul_inst1.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:643$884 ($mux).
Removed top 1 bits (of 8) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst4.$gt$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:85$28 ($gt).
Removed top 1 bits (of 8) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst4.$ne$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:85$29 ($ne).
Removed top 22 bits (of 23) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst4.$gt$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:85$30 ($gt).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\add_sub_inst4.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:104$48 ($sub).
Removed top 31 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst4.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:104$49 ($sub).
Removed top 24 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\add_sub_inst4.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:104$51 ($mux).
Removed top 26 bits (of 27) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst4.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:117$55 ($add).
Removed top 1 bits (of 28) from port A of cell NN.$flatten\sigmoid_out.\add_sub_inst4.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:119$57 ($add).
Removed top 1 bits (of 28) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst4.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:119$57 ($add).
Removed top 3 bits (of 8) from mux cell NN.$flatten\sigmoid_out.\add_sub_inst4.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:125$60 ($mux).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst4.$le$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:126$61 ($le).
Removed top 7 bits (of 8) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst4.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:127$63 ($sub).
Removed top 3 bits (of 8) from mux cell NN.$flatten\sigmoid_out.\add_sub_inst4.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:134$70 ($mux).
Removed top 7 bits (of 8) from port Y of cell NN.$flatten\sigmoid_out.\add_sub_inst4.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:145$79 ($or).
Removed top 7 bits (of 8) from port A of cell NN.$flatten\sigmoid_out.\add_sub_inst4.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:145$80 ($and).
Removed top 7 bits (of 8) from port Y of cell NN.$flatten\sigmoid_out.\add_sub_inst4.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:145$80 ($and).
Removed top 7 bits (of 8) from port A of cell NN.$flatten\sigmoid_out.\add_sub_inst4.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:145$82 ($and).
Removed top 7 bits (of 8) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst4.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:145$82 ($and).
Removed top 7 bits (of 8) from port Y of cell NN.$flatten\sigmoid_out.\add_sub_inst4.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:145$82 ($and).
Removed top 7 bits (of 8) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst4.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:145$83 ($sub).
Removed top 1 bits (of 8) from port A of cell NN.$flatten\sigmoid_out.\add_sub_inst4.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:148$86 ($eq).
Removed top 1 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\add_sub_inst4.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:148$89 ($mux).
Removed top 1 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\add_sub_inst4.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:147$90 ($mux).
Removed top 9 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\add_sub_inst4.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:153$95 ($mux).
Removed top 1 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\add_sub_inst4.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:153$96 ($mux).
Removed top 26 bits (of 27) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst4.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:262$411 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst4.\exp_equalizer.$ge$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:262$409 ($ge).
Removed top 25 bits (of 27) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst4.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:261$407 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst4.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:261$405 ($eq).
Removed top 24 bits (of 27) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst4.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:260$403 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst4.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:260$401 ($eq).
Removed top 23 bits (of 27) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst4.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:259$399 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst4.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:259$397 ($eq).
Removed top 22 bits (of 27) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst4.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:258$395 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst4.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:258$393 ($eq).
Removed top 21 bits (of 27) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst4.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:257$391 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst4.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:257$389 ($eq).
Removed top 20 bits (of 27) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst4.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:256$387 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst4.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:256$385 ($eq).
Removed top 19 bits (of 27) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst4.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:255$383 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst4.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:255$381 ($eq).
Removed top 18 bits (of 27) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst4.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:254$379 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst4.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:254$377 ($eq).
Removed top 17 bits (of 27) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst4.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:253$375 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst4.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:253$373 ($eq).
Removed top 16 bits (of 27) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst4.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:252$371 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst4.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:252$369 ($eq).
Removed top 15 bits (of 27) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst4.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:251$367 ($and).
Removed top 4 bits (of 8) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst4.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:251$365 ($eq).
Removed top 14 bits (of 27) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst4.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:250$363 ($and).
Removed top 4 bits (of 8) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst4.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:250$361 ($eq).
Removed top 13 bits (of 27) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst4.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:249$359 ($and).
Removed top 4 bits (of 8) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst4.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:249$357 ($eq).
Removed top 12 bits (of 27) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst4.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:248$355 ($and).
Removed top 4 bits (of 8) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst4.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:248$353 ($eq).
Removed top 11 bits (of 27) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst4.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:247$351 ($and).
Removed top 4 bits (of 8) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst4.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:247$349 ($eq).
Removed top 10 bits (of 27) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst4.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:246$347 ($and).
Removed top 4 bits (of 8) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst4.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:246$345 ($eq).
Removed top 9 bits (of 27) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst4.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:245$343 ($and).
Removed top 4 bits (of 8) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst4.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:245$341 ($eq).
Removed top 8 bits (of 27) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst4.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:244$339 ($and).
Removed top 4 bits (of 8) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst4.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:244$337 ($eq).
Removed top 7 bits (of 27) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst4.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:243$335 ($and).
Removed top 5 bits (of 8) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst4.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:243$333 ($eq).
Removed top 6 bits (of 27) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst4.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:242$331 ($and).
Removed top 5 bits (of 8) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst4.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:242$329 ($eq).
Removed top 5 bits (of 27) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst4.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:241$327 ($and).
Removed top 5 bits (of 8) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst4.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:241$325 ($eq).
Removed top 4 bits (of 27) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst4.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:240$323 ($and).
Removed top 5 bits (of 8) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst4.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:240$321 ($eq).
Removed top 3 bits (of 27) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst4.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:239$319 ($and).
Removed top 6 bits (of 8) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst4.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:239$317 ($eq).
Removed top 2 bits (of 27) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst4.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:238$315 ($and).
Removed top 6 bits (of 8) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst4.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:238$313 ($eq).
Removed top 1 bits (of 27) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst4.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:237$311 ($and).
Removed top 7 bits (of 8) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst4.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:237$309 ($eq).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst4.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$266 ($or).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst4.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$261 ($or).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst4.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$256 ($or).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst4.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$251 ($or).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst4.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$246 ($or).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst4.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$241 ($or).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst4.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$236 ($or).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst4.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$231 ($or).
Removed top 2 bits (of 5) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst4.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$226 ($or).
Removed top 2 bits (of 5) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst4.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$221 ($or).
Removed top 2 bits (of 5) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst4.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$216 ($or).
Removed top 2 bits (of 5) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst4.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$211 ($or).
Removed top 3 bits (of 5) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst4.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$206 ($or).
Removed top 4 bits (of 5) from port A of cell NN.$flatten\sigmoid_out.\add_sub_inst4.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$201 ($or).
Removed top 3 bits (of 5) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst4.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$201 ($or).
Removed top 3 bits (of 5) from port Y of cell NN.$flatten\sigmoid_out.\add_sub_inst4.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$201 ($or).
Removed top 1 bits (of 25) from port A of cell NN.$flatten\sigmoid_out.\add_sub_inst4.\add_sub_rounder.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:114$151 ($add).
Removed top 1 bits (of 25) from port A of cell NN.$flatten\sigmoid_out.\add_sub_inst4.\add_sub_rounder.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:113$150 ($add).
Removed top 1 bits (of 8) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst3.$gt$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:85$28 ($gt).
Removed top 1 bits (of 8) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst3.$ne$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:85$29 ($ne).
Removed top 22 bits (of 23) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst3.$gt$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:85$30 ($gt).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\add_sub_inst3.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:104$48 ($sub).
Removed top 31 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst3.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:104$49 ($sub).
Removed top 24 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\add_sub_inst3.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:104$51 ($mux).
Removed top 26 bits (of 27) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst3.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:117$55 ($add).
Removed top 1 bits (of 28) from port A of cell NN.$flatten\sigmoid_out.\add_sub_inst3.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:119$57 ($add).
Removed top 1 bits (of 28) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst3.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:119$57 ($add).
Removed top 3 bits (of 8) from mux cell NN.$flatten\sigmoid_out.\add_sub_inst3.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:125$60 ($mux).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst3.$le$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:126$61 ($le).
Removed top 7 bits (of 8) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst3.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:127$63 ($sub).
Removed top 3 bits (of 8) from mux cell NN.$flatten\sigmoid_out.\add_sub_inst3.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:134$70 ($mux).
Removed top 7 bits (of 8) from port Y of cell NN.$flatten\sigmoid_out.\add_sub_inst3.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:145$79 ($or).
Removed top 7 bits (of 8) from port A of cell NN.$flatten\sigmoid_out.\add_sub_inst3.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:145$80 ($and).
Removed top 7 bits (of 8) from port Y of cell NN.$flatten\sigmoid_out.\add_sub_inst3.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:145$80 ($and).
Removed top 7 bits (of 8) from port A of cell NN.$flatten\sigmoid_out.\add_sub_inst3.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:145$82 ($and).
Removed top 7 bits (of 8) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst3.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:145$82 ($and).
Removed top 7 bits (of 8) from port Y of cell NN.$flatten\sigmoid_out.\add_sub_inst3.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:145$82 ($and).
Removed top 7 bits (of 8) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst3.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:145$83 ($sub).
Removed top 1 bits (of 8) from port A of cell NN.$flatten\sigmoid_out.\add_sub_inst3.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:148$86 ($eq).
Removed top 1 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\add_sub_inst3.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:148$89 ($mux).
Removed top 1 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\add_sub_inst3.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:147$90 ($mux).
Removed top 9 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\add_sub_inst3.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:153$95 ($mux).
Removed top 1 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\add_sub_inst3.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/add_sub.sv:153$96 ($mux).
Removed top 26 bits (of 27) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst3.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:262$411 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst3.\exp_equalizer.$ge$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:262$409 ($ge).
Removed top 25 bits (of 27) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst3.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:261$407 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst3.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:261$405 ($eq).
Removed top 24 bits (of 27) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst3.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:260$403 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst3.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:260$401 ($eq).
Removed top 23 bits (of 27) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst3.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:259$399 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst3.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:259$397 ($eq).
Removed top 22 bits (of 27) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst3.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:258$395 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst3.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:258$393 ($eq).
Removed top 21 bits (of 27) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst3.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:257$391 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst3.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:257$389 ($eq).
Removed top 20 bits (of 27) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst3.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:256$387 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst3.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:256$385 ($eq).
Removed top 19 bits (of 27) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst3.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:255$383 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst3.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:255$381 ($eq).
Removed top 18 bits (of 27) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst3.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:254$379 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst3.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:254$377 ($eq).
Removed top 17 bits (of 27) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst3.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:253$375 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst3.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:253$373 ($eq).
Removed top 16 bits (of 27) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst3.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:252$371 ($and).
Removed top 3 bits (of 8) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst3.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:252$369 ($eq).
Removed top 15 bits (of 27) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst3.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:251$367 ($and).
Removed top 4 bits (of 8) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst3.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:251$365 ($eq).
Removed top 14 bits (of 27) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst3.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:250$363 ($and).
Removed top 4 bits (of 8) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst3.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:250$361 ($eq).
Removed top 13 bits (of 27) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst3.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:249$359 ($and).
Removed top 4 bits (of 8) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst3.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:249$357 ($eq).
Removed top 12 bits (of 27) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst3.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:248$355 ($and).
Removed top 4 bits (of 8) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst3.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:248$353 ($eq).
Removed top 11 bits (of 27) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst3.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:247$351 ($and).
Removed top 4 bits (of 8) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst3.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:247$349 ($eq).
Removed top 10 bits (of 27) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst3.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:246$347 ($and).
Removed top 4 bits (of 8) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst3.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:246$345 ($eq).
Removed top 9 bits (of 27) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst3.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:245$343 ($and).
Removed top 4 bits (of 8) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst3.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:245$341 ($eq).
Removed top 8 bits (of 27) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst3.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:244$339 ($and).
Removed top 4 bits (of 8) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst3.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:244$337 ($eq).
Removed top 7 bits (of 27) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst3.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:243$335 ($and).
Removed top 5 bits (of 8) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst3.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:243$333 ($eq).
Removed top 6 bits (of 27) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst3.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:242$331 ($and).
Removed top 5 bits (of 8) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst3.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:242$329 ($eq).
Removed top 5 bits (of 27) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst3.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:241$327 ($and).
Removed top 5 bits (of 8) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst3.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:241$325 ($eq).
Removed top 4 bits (of 27) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst3.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:240$323 ($and).
Removed top 5 bits (of 8) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst3.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:240$321 ($eq).
Removed top 3 bits (of 27) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst3.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:239$319 ($and).
Removed top 6 bits (of 8) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst3.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:239$317 ($eq).
Removed top 2 bits (of 27) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst3.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:238$315 ($and).
Removed top 6 bits (of 8) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst3.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:238$313 ($eq).
Removed top 1 bits (of 27) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst3.\exp_equalizer.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:237$311 ($and).
Removed top 7 bits (of 8) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst3.\exp_equalizer.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:237$309 ($eq).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst3.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$266 ($or).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst3.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$261 ($or).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst3.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$256 ($or).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst3.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$251 ($or).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst3.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$246 ($or).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst3.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$241 ($or).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst3.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$236 ($or).
Removed top 1 bits (of 5) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst3.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$231 ($or).
Removed top 2 bits (of 5) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst3.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$226 ($or).
Removed top 2 bits (of 5) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst3.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$221 ($or).
Removed top 2 bits (of 5) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst3.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$216 ($or).
Removed top 2 bits (of 5) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst3.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$211 ($or).
Removed top 3 bits (of 5) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst3.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$206 ($or).
Removed top 4 bits (of 5) from port A of cell NN.$flatten\sigmoid_out.\add_sub_inst3.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$201 ($or).
Removed top 3 bits (of 5) from port B of cell NN.$flatten\sigmoid_out.\add_sub_inst3.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$201 ($or).
Removed top 3 bits (of 5) from port Y of cell NN.$flatten\sigmoid_out.\add_sub_inst3.\norm_dist_checker.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:146$201 ($or).
Removed top 1 bits (of 25) from port A of cell NN.$flatten\sigmoid_out.\add_sub_inst3.\add_sub_rounder.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:114$151 ($add).
Removed top 1 bits (of 25) from port A of cell NN.$flatten\sigmoid_out.\add_sub_inst3.\add_sub_rounder.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:113$150 ($add).
Removed top 1 bits (of 10) from port A of cell NN.$flatten\sigmoid_out.\div_inst2.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:122$549 ($add).
Removed top 22 bits (of 32) from port A of cell NN.$flatten\sigmoid_out.\div_inst2.$le$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:123$550 ($le).
Removed top 31 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\div_inst2.$le$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:127$553 ($le).
Removed top 3 bits (of 5) from port B of cell NN.$flatten\sigmoid_out.\div_inst2.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:130$556 ($eq).
Removed top 31 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\div_inst2.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:132$560 ($mux).
Removed top 27 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\div_inst2.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:133$561 ($mux).
Removed top 31 bits (of 32) from port A of cell NN.$flatten\sigmoid_out.\div_inst2.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:132$562 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\div_inst2.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:132$562 ($or).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\div_inst2.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:132$562 ($or).
Removed top 31 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\div_inst2.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:134$566 ($sub).
Removed top 26 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\div_inst2.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:134$566 ($sub).
Removed top 27 bits (of 32) from port A of cell NN.$flatten\sigmoid_out.\div_inst2.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:132$568 ($or).
Removed top 31 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\div_inst2.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:135$571 ($mux).
Removed top 31 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\div_inst2.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:132$572 ($or).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\div_inst2.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:132$572 ($or).
Removed top 27 bits (of 32) from port A of cell NN.$flatten\sigmoid_out.\div_inst2.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:132$572 ($or).
Removed top 7 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\div_inst2.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:150$577 ($mux).
Removed top 5 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\div_inst2.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:150$580 ($mux).
Removed top 7 bits (of 32) from port A of cell NN.$flatten\sigmoid_out.\div_inst2.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:150$581 ($or).
Removed top 5 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\div_inst2.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:150$581 ($or).
Removed top 5 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\div_inst2.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:150$581 ($or).
Removed top 26 bits (of 27) from port A of cell NN.$flatten\sigmoid_out.\div_inst2.$shl$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:151$582 ($shl).
Removed top 7 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\div_inst2.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:152$585 ($mux).
Removed top 4 bits (of 5) from port B of cell NN.$flatten\sigmoid_out.\div_inst2.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:165$609 ($eq).
Removed top 7 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\div_inst2.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:153$588 ($mux).
Removed top 7 bits (of 32) from port A of cell NN.$flatten\sigmoid_out.\div_inst2.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:152$589 ($or).
Removed top 7 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\div_inst2.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:152$589 ($or).
Removed top 7 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\div_inst2.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:152$589 ($or).
Removed top 1 bits (of 26) from port B of cell NN.$flatten\sigmoid_out.\div_inst2.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:154$590 ($sub).
Removed top 31 bits (of 32) from port A of cell NN.$flatten\sigmoid_out.\div_inst2.$le$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:155$591 ($le).
Removed top 2 bits (of 28) from mux cell NN.$flatten\sigmoid_out.\div_inst2.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:157$593 ($mux).
Removed top 30 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\div_inst2.$gt$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:158$594 ($gt).
Removed top 6 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\div_inst2.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:161$601 ($mux).
Removed top 6 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\div_inst2.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:162$603 ($or).
Removed top 6 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\div_inst2.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:162$604 ($mux).
Removed top 6 bits (of 32) from port A of cell NN.$flatten\sigmoid_out.\div_inst2.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:161$605 ($or).
Removed top 6 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\div_inst2.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:161$605 ($or).
Removed top 6 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\div_inst2.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:161$605 ($or).
Removed top 9 bits (of 32) from port A of cell NN.$flatten\sigmoid_out.\div_inst2.\exp_b.\countLeadingZeros.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$765 ($add).
Removed top 31 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\div_inst2.\exp_b.\countLeadingZeros.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$765 ($add).
Removed top 8 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\div_inst2.\exp_b.\countLeadingZeros.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$765 ($add).
Removed top 8 bits (of 32) from port A of cell NN.$flatten\sigmoid_out.\div_inst2.\exp_b.\countLeadingZeros.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$766 ($and).
Removed top 8 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\div_inst2.\exp_b.\countLeadingZeros.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$766 ($and).
Removed top 8 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\div_inst2.\exp_b.\countLeadingZeros.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$766 ($and).
Removed top 31 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\div_inst2.\exp_b.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$767 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$812 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$812 ($or).
Removed top 30 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\div_inst2.\exp_b.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$769 ($mux).
Removed top 4 bits (of 5) from port A of cell NN.$flatten\sigmoid_out.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$770 ($or).
Removed top 30 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$770 ($or).
Removed top 30 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$770 ($or).
Removed top 30 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\div_inst2.\exp_b.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$771 ($mux).
Removed top 3 bits (of 5) from port A of cell NN.$flatten\sigmoid_out.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$772 ($or).
Removed top 30 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$772 ($or).
Removed top 30 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$772 ($or).
Removed top 29 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\div_inst2.\exp_b.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$773 ($mux).
Removed top 3 bits (of 5) from port A of cell NN.$flatten\sigmoid_out.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$774 ($or).
Removed top 29 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$774 ($or).
Removed top 29 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$774 ($or).
Removed top 29 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\div_inst2.\exp_b.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$775 ($mux).
Removed top 2 bits (of 5) from port A of cell NN.$flatten\sigmoid_out.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$776 ($or).
Removed top 29 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$776 ($or).
Removed top 29 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$776 ($or).
Removed top 29 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\div_inst2.\exp_b.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$777 ($mux).
Removed top 2 bits (of 5) from port A of cell NN.$flatten\sigmoid_out.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$778 ($or).
Removed top 29 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$778 ($or).
Removed top 29 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$778 ($or).
Removed top 29 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\div_inst2.\exp_b.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$779 ($mux).
Removed top 2 bits (of 5) from port A of cell NN.$flatten\sigmoid_out.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$780 ($or).
Removed top 29 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$780 ($or).
Removed top 29 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$780 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\div_inst2.\exp_b.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$781 ($mux).
Removed top 2 bits (of 5) from port A of cell NN.$flatten\sigmoid_out.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$782 ($or).
Removed top 28 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$782 ($or).
Removed top 28 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$782 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\div_inst2.\exp_b.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$783 ($mux).
Removed top 1 bits (of 5) from port A of cell NN.$flatten\sigmoid_out.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$784 ($or).
Removed top 28 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$784 ($or).
Removed top 28 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$784 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\div_inst2.\exp_b.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$785 ($mux).
Removed top 1 bits (of 5) from port A of cell NN.$flatten\sigmoid_out.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$786 ($or).
Removed top 28 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$786 ($or).
Removed top 28 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$786 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\div_inst2.\exp_b.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$787 ($mux).
Removed top 1 bits (of 5) from port A of cell NN.$flatten\sigmoid_out.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$788 ($or).
Removed top 28 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$788 ($or).
Removed top 28 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$788 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\div_inst2.\exp_b.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$789 ($mux).
Removed top 1 bits (of 5) from port A of cell NN.$flatten\sigmoid_out.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$790 ($or).
Removed top 28 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$790 ($or).
Removed top 28 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$790 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\div_inst2.\exp_b.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$791 ($mux).
Removed top 1 bits (of 5) from port A of cell NN.$flatten\sigmoid_out.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$792 ($or).
Removed top 28 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$792 ($or).
Removed top 28 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$792 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\div_inst2.\exp_b.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$793 ($mux).
Removed top 1 bits (of 5) from port A of cell NN.$flatten\sigmoid_out.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$794 ($or).
Removed top 28 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$794 ($or).
Removed top 28 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$794 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\div_inst2.\exp_b.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$795 ($mux).
Removed top 1 bits (of 5) from port A of cell NN.$flatten\sigmoid_out.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$796 ($or).
Removed top 28 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$796 ($or).
Removed top 28 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$796 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\div_inst2.\exp_b.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$797 ($mux).
Removed top 1 bits (of 5) from port A of cell NN.$flatten\sigmoid_out.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$798 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$798 ($or).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$798 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\div_inst2.\exp_b.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$799 ($mux).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$800 ($or).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$800 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\div_inst2.\exp_b.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$801 ($mux).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$802 ($or).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$802 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\div_inst2.\exp_b.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$803 ($mux).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$804 ($or).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$804 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\div_inst2.\exp_b.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$805 ($mux).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$806 ($or).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$806 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\div_inst2.\exp_b.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$807 ($mux).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$808 ($or).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$808 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\div_inst2.\exp_b.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$809 ($mux).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$810 ($or).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\div_inst2.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$810 ($or).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\div_inst2.\exp_b.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:376$840 ($add).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\sigmoid_out.\div_inst2.\exp_b.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:376$840 ($add).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\div_inst2.\exp_b.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:376$840 ($add).
Removed top 30 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\div_inst2.\exp_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:376$838 ($mux).
Removed top 23 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\div_inst2.\exp_b.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:376$837 ($mux).
Removed top 4 bits (of 9) from port A of cell NN.$flatten\sigmoid_out.\div_inst2.\exp_b.$auto$opt_expr.cc:716:replace_const_cells$1139 ($not).
Removed top 1 bits (of 23) from port Y of cell NN.$flatten\sigmoid_out.\div_inst2.\exp_b.$shl$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:375$833 ($shl).
Removed top 27 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\div_inst2.\exp_b.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$811 ($mux).
Removed top 382 bits (of 513) from port Y of cell NN.$flatten\sigmoid_out.\div_inst2.\round_exception.\genblk1.genblk1.lowmask_roundmask.$sshr$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:427$848 ($sshr).
Removed top 24 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\div_inst2.\round_exception.$lt$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:614$977 ($lt).
Removed top 28 bits (of 32) from port A of cell NN.$flatten\sigmoid_out.\div_inst2.\round_exception.$ge$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:613$976 ($ge).
Removed top 29 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\div_inst2.\round_exception.$ge$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:613$976 ($ge).
Removed top 3 bits (of 26) from mux cell NN.$flatten\sigmoid_out.\div_inst2.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:612$974 ($mux).
Removed top 24 bits (of 26) from port B of cell NN.$flatten\sigmoid_out.\div_inst2.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:608$972 ($add).
Removed top 15 bits (of 26) from port Y of cell NN.$flatten\sigmoid_out.\div_inst2.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:608$972 ($add).
Removed top 6 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\div_inst2.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$970 ($mux).
Removed top 4 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\div_inst2.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:606$968 ($and).
Removed top 4 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\div_inst2.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:606$968 ($and).
Removed top 5 bits (of 32) from port A of cell NN.$flatten\sigmoid_out.\div_inst2.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:606$967 ($not).
Removed top 4 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\div_inst2.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:606$967 ($not).
Removed top 6 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\div_inst2.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$965 ($and).
Removed top 6 bits (of 32) from port A of cell NN.$flatten\sigmoid_out.\div_inst2.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$965 ($and).
Removed top 6 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\div_inst2.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$965 ($and).
Removed top 6 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\div_inst2.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$964 ($not).
Removed top 6 bits (of 32) from port A of cell NN.$flatten\sigmoid_out.\div_inst2.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$964 ($not).
Removed top 6 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\div_inst2.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$963 ($mux).
Removed top 2 bits (of 32) from port A of cell NN.$flatten\sigmoid_out.\div_inst2.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$958 ($add).
Removed top 31 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\div_inst2.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$958 ($add).
Removed top 6 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\div_inst2.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$958 ($add).
Removed top 4 bits (of 30) from port A of cell NN.$flatten\sigmoid_out.\div_inst2.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$958 ($add).
Removed top 5 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\div_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:605$956 ($or).
Removed top 1 bits (of 24) from port B of cell NN.$flatten\sigmoid_out.\div_inst2.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:598$946 ($and).
Removed top 1 bits (of 27) from port A of cell NN.$flatten\sigmoid_out.\div_inst2.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:596$939 ($not).
Removed top 9 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\div_inst2.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:672$936 ($mux).
Removed top 9 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\div_inst2.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:672$935 ($mux).
Removed top 9 bits (of 32) from port A of cell NN.$flatten\sigmoid_out.\div_inst2.\round_exception.$shr$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:672$933 ($shr).
Removed top 9 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\div_inst2.\round_exception.$shr$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:672$933 ($shr).
Removed top 24 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\div_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$931 ($or).
Removed top 24 bits (of 32) from port A of cell NN.$flatten\sigmoid_out.\div_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$931 ($or).
Removed top 24 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\div_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$931 ($or).
Removed top 24 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\div_inst2.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$930 ($mux).
Removed top 24 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\div_inst2.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$927 ($mux).
Removed top 31 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\div_inst2.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$926 ($add).
Removed top 24 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\div_inst2.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$926 ($add).
Removed top 24 bits (of 32) from port A of cell NN.$flatten\sigmoid_out.\div_inst2.\round_exception.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$926 ($add).
Removed top 1 bits (of 10) from port A of cell NN.$flatten\sigmoid_out.\div_inst2.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$925 ($sub).
Removed top 1 bits (of 9) from port B of cell NN.$flatten\sigmoid_out.\div_inst2.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$925 ($sub).
Removed top 24 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\div_inst2.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$925 ($sub).
Removed top 1 bits (of 9) from port A of cell NN.$flatten\sigmoid_out.\div_inst2.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:671$925 ($sub).
Removed top 24 bits (of 32) from port A of cell NN.$flatten\sigmoid_out.\div_inst2.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:670$924 ($sub).
Removed top 1 bits (of 10) from port B of cell NN.$flatten\sigmoid_out.\div_inst2.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:670$924 ($sub).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\div_inst2.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:670$924 ($sub).
Removed top 7 bits (of 8) from port A of cell NN.$flatten\sigmoid_out.\div_inst2.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:670$924 ($sub).
Removed top 4 bits (of 9) from port B of cell NN.$flatten\sigmoid_out.\div_inst2.\round_exception.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:670$924 ($sub).
Removed top 1 bits (of 10) from port A of cell NN.$flatten\sigmoid_out.\div_inst2.\round_exception.$lt$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:668$923 ($lt).
Removed top 1 bits (of 9) from port B of cell NN.$flatten\sigmoid_out.\div_inst2.\round_exception.$lt$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:668$923 ($lt).
Removed top 9 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\div_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$922 ($or).
Removed top 9 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\div_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$922 ($or).
Removed top 9 bits (of 32) from port A of cell NN.$flatten\sigmoid_out.\div_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$922 ($or).
Removed top 9 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\div_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$921 ($or).
Removed top 9 bits (of 32) from port A of cell NN.$flatten\sigmoid_out.\div_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$921 ($or).
Removed top 9 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\div_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$921 ($or).
Removed top 10 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\div_inst2.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:658$920 ($mux).
Removed top 9 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\div_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$913 ($or).
Removed top 9 bits (of 32) from port A of cell NN.$flatten\sigmoid_out.\div_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$913 ($or).
Removed top 9 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\div_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$913 ($or).
Removed top 9 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\div_inst2.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:656$912 ($mux).
Removed top 9 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\div_inst2.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:655$907 ($mux).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\div_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$905 ($or).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\sigmoid_out.\div_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$905 ($or).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\div_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$905 ($or).
Removed top 23 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\div_inst2.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:652$904 ($mux).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\div_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$903 ($or).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\sigmoid_out.\div_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$903 ($or).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\div_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$903 ($or).
Removed top 23 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\div_inst2.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:651$902 ($mux).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\div_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$901 ($or).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\sigmoid_out.\div_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$901 ($or).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\div_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$901 ($or).
Removed top 23 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\div_inst2.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:650$900 ($mux).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\div_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$899 ($or).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\sigmoid_out.\div_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$899 ($or).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\div_inst2.\round_exception.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$899 ($or).
Removed top 25 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\div_inst2.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:649$898 ($mux).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\div_inst2.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$897 ($and).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\sigmoid_out.\div_inst2.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$897 ($and).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\div_inst2.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$897 ($and).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\div_inst2.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:648$896 ($not).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\sigmoid_out.\div_inst2.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:648$896 ($not).
Removed top 25 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\div_inst2.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:648$895 ($mux).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\div_inst2.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$894 ($and).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\sigmoid_out.\div_inst2.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$894 ($and).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\div_inst2.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$894 ($and).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\div_inst2.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:647$893 ($not).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\sigmoid_out.\div_inst2.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:647$893 ($not).
Removed top 24 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\div_inst2.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:647$892 ($mux).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\div_inst2.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$891 ($and).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\sigmoid_out.\div_inst2.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$891 ($and).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\div_inst2.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$891 ($and).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\div_inst2.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:646$890 ($not).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\sigmoid_out.\div_inst2.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:646$890 ($not).
Removed top 23 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\div_inst2.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:646$889 ($mux).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\div_inst2.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$888 ($and).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\div_inst2.\round_exception.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$888 ($and).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\div_inst2.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$887 ($not).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\sigmoid_out.\div_inst2.\round_exception.$not$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$887 ($not).
Removed top 23 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\div_inst2.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:645$886 ($mux).
Removed top 31 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\div_inst2.\round_exception.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:643$884 ($mux).
Removed top 1 bits (of 10) from port A of cell NN.$flatten\sigmoid_out.\div_inst1.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:122$549 ($add).
Removed top 22 bits (of 32) from port A of cell NN.$flatten\sigmoid_out.\div_inst1.$le$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:123$550 ($le).
Removed top 31 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\div_inst1.$le$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:127$553 ($le).
Removed top 3 bits (of 5) from port B of cell NN.$flatten\sigmoid_out.\div_inst1.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:130$556 ($eq).
Removed top 31 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\div_inst1.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:132$560 ($mux).
Removed top 27 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\div_inst1.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:133$561 ($mux).
Removed top 31 bits (of 32) from port A of cell NN.$flatten\sigmoid_out.\div_inst1.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:132$562 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\div_inst1.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:132$562 ($or).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\div_inst1.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:132$562 ($or).
Removed top 31 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\div_inst1.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:134$566 ($sub).
Removed top 26 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\div_inst1.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:134$566 ($sub).
Removed top 27 bits (of 32) from port A of cell NN.$flatten\sigmoid_out.\div_inst1.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:132$568 ($or).
Removed top 31 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\div_inst1.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:135$571 ($mux).
Removed top 31 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\div_inst1.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:132$572 ($or).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\div_inst1.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:132$572 ($or).
Removed top 27 bits (of 32) from port A of cell NN.$flatten\sigmoid_out.\div_inst1.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:132$572 ($or).
Removed top 7 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\div_inst1.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:150$577 ($mux).
Removed top 5 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\div_inst1.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:150$580 ($mux).
Removed top 7 bits (of 32) from port A of cell NN.$flatten\sigmoid_out.\div_inst1.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:150$581 ($or).
Removed top 5 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\div_inst1.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:150$581 ($or).
Removed top 5 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\div_inst1.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:150$581 ($or).
Removed top 26 bits (of 27) from port A of cell NN.$flatten\sigmoid_out.\div_inst1.$shl$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:151$582 ($shl).
Removed top 7 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\div_inst1.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:152$585 ($mux).
Removed top 4 bits (of 5) from port B of cell NN.$flatten\sigmoid_out.\div_inst1.$eq$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:165$609 ($eq).
Removed top 7 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\div_inst1.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:153$588 ($mux).
Removed top 7 bits (of 32) from port A of cell NN.$flatten\sigmoid_out.\div_inst1.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:152$589 ($or).
Removed top 7 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\div_inst1.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:152$589 ($or).
Removed top 7 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\div_inst1.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:152$589 ($or).
Removed top 1 bits (of 26) from port B of cell NN.$flatten\sigmoid_out.\div_inst1.$sub$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:154$590 ($sub).
Removed top 31 bits (of 32) from port A of cell NN.$flatten\sigmoid_out.\div_inst1.$le$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:155$591 ($le).
Removed top 2 bits (of 28) from mux cell NN.$flatten\sigmoid_out.\div_inst1.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:157$593 ($mux).
Removed top 30 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\div_inst1.$gt$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:158$594 ($gt).
Removed top 6 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\div_inst1.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:161$601 ($mux).
Removed top 6 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\div_inst1.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:162$603 ($or).
Removed top 6 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\div_inst1.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:162$604 ($mux).
Removed top 6 bits (of 32) from port A of cell NN.$flatten\sigmoid_out.\div_inst1.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:161$605 ($or).
Removed top 6 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\div_inst1.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:161$605 ($or).
Removed top 6 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\div_inst1.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/divider.sv:161$605 ($or).
Removed top 9 bits (of 32) from port A of cell NN.$flatten\sigmoid_out.\div_inst1.\exp_a.\countLeadingZeros.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$765 ($add).
Removed top 31 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\div_inst1.\exp_a.\countLeadingZeros.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$765 ($add).
Removed top 8 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\div_inst1.\exp_a.\countLeadingZeros.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$765 ($add).
Removed top 8 bits (of 32) from port A of cell NN.$flatten\sigmoid_out.\div_inst1.\exp_a.\countLeadingZeros.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$766 ($and).
Removed top 8 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\div_inst1.\exp_a.\countLeadingZeros.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$766 ($and).
Removed top 8 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\div_inst1.\exp_a.\countLeadingZeros.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$766 ($and).
Removed top 31 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\div_inst1.\exp_a.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$767 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$812 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$812 ($or).
Removed top 30 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\div_inst1.\exp_a.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$769 ($mux).
Removed top 4 bits (of 5) from port A of cell NN.$flatten\sigmoid_out.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$770 ($or).
Removed top 30 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$770 ($or).
Removed top 30 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$770 ($or).
Removed top 30 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\div_inst1.\exp_a.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$771 ($mux).
Removed top 3 bits (of 5) from port A of cell NN.$flatten\sigmoid_out.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$772 ($or).
Removed top 30 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$772 ($or).
Removed top 30 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$772 ($or).
Removed top 29 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\div_inst1.\exp_a.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$773 ($mux).
Removed top 3 bits (of 5) from port A of cell NN.$flatten\sigmoid_out.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$774 ($or).
Removed top 29 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$774 ($or).
Removed top 29 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$774 ($or).
Removed top 29 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\div_inst1.\exp_a.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$775 ($mux).
Removed top 2 bits (of 5) from port A of cell NN.$flatten\sigmoid_out.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$776 ($or).
Removed top 29 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$776 ($or).
Removed top 29 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$776 ($or).
Removed top 29 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\div_inst1.\exp_a.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$777 ($mux).
Removed top 2 bits (of 5) from port A of cell NN.$flatten\sigmoid_out.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$778 ($or).
Removed top 29 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$778 ($or).
Removed top 29 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$778 ($or).
Removed top 29 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\div_inst1.\exp_a.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$779 ($mux).
Removed top 2 bits (of 5) from port A of cell NN.$flatten\sigmoid_out.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$780 ($or).
Removed top 29 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$780 ($or).
Removed top 29 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$780 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\div_inst1.\exp_a.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$781 ($mux).
Removed top 2 bits (of 5) from port A of cell NN.$flatten\sigmoid_out.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$782 ($or).
Removed top 28 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$782 ($or).
Removed top 28 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$782 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\div_inst1.\exp_a.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$783 ($mux).
Removed top 1 bits (of 5) from port A of cell NN.$flatten\sigmoid_out.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$784 ($or).
Removed top 28 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$784 ($or).
Removed top 28 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$784 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\div_inst1.\exp_a.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$785 ($mux).
Removed top 1 bits (of 5) from port A of cell NN.$flatten\sigmoid_out.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$786 ($or).
Removed top 28 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$786 ($or).
Removed top 28 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$786 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\div_inst1.\exp_a.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$787 ($mux).
Removed top 1 bits (of 5) from port A of cell NN.$flatten\sigmoid_out.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$788 ($or).
Removed top 28 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$788 ($or).
Removed top 28 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$788 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\div_inst1.\exp_a.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$789 ($mux).
Removed top 1 bits (of 5) from port A of cell NN.$flatten\sigmoid_out.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$790 ($or).
Removed top 28 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$790 ($or).
Removed top 28 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$790 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\div_inst1.\exp_a.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$791 ($mux).
Removed top 1 bits (of 5) from port A of cell NN.$flatten\sigmoid_out.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$792 ($or).
Removed top 28 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$792 ($or).
Removed top 28 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$792 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\div_inst1.\exp_a.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$793 ($mux).
Removed top 1 bits (of 5) from port A of cell NN.$flatten\sigmoid_out.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$794 ($or).
Removed top 28 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$794 ($or).
Removed top 28 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$794 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\div_inst1.\exp_a.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$795 ($mux).
Removed top 1 bits (of 5) from port A of cell NN.$flatten\sigmoid_out.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$796 ($or).
Removed top 28 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$796 ($or).
Removed top 28 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$796 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\div_inst1.\exp_a.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$797 ($mux).
Removed top 1 bits (of 5) from port A of cell NN.$flatten\sigmoid_out.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$798 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$798 ($or).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$798 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\div_inst1.\exp_a.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$799 ($mux).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$800 ($or).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$800 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\div_inst1.\exp_a.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$801 ($mux).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$802 ($or).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$802 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\div_inst1.\exp_a.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$803 ($mux).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$804 ($or).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$804 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\div_inst1.\exp_a.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$805 ($mux).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$806 ($or).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$806 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\div_inst1.\exp_a.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$807 ($mux).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$808 ($or).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$808 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\div_inst1.\exp_a.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$809 ($mux).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$810 ($or).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\div_inst1.\exp_a.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$810 ($or).
Removed top 23 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\div_inst1.\exp_a.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:376$840 ($add).
Removed top 23 bits (of 32) from port A of cell NN.$flatten\sigmoid_out.\div_inst1.\exp_a.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:376$840 ($add).
Removed top 23 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\div_inst1.\exp_a.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:376$840 ($add).
Removed top 30 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\div_inst1.\exp_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:376$838 ($mux).
Removed top 23 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\div_inst1.\exp_a.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:376$837 ($mux).
Removed top 4 bits (of 9) from port A of cell NN.$flatten\sigmoid_out.\div_inst1.\exp_a.$auto$opt_expr.cc:716:replace_const_cells$1139 ($not).
Removed top 1 bits (of 23) from port Y of cell NN.$flatten\sigmoid_out.\div_inst1.\exp_a.$shl$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:375$833 ($shl).
Removed top 27 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\div_inst1.\exp_a.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$811 ($mux).
Removed top 9 bits (of 32) from port A of cell NN.$flatten\sigmoid_out.\div_inst1.\exp_b.\countLeadingZeros.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$765 ($add).
Removed top 31 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\div_inst1.\exp_b.\countLeadingZeros.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$765 ($add).
Removed top 8 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\div_inst1.\exp_b.\countLeadingZeros.$add$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$765 ($add).
Removed top 8 bits (of 32) from port A of cell NN.$flatten\sigmoid_out.\div_inst1.\exp_b.\countLeadingZeros.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$766 ($and).
Removed top 8 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\div_inst1.\exp_b.\countLeadingZeros.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$766 ($and).
Removed top 8 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\div_inst1.\exp_b.\countLeadingZeros.$and$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:477$766 ($and).
Removed top 31 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\div_inst1.\exp_b.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$767 ($mux).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$812 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$812 ($or).
Removed top 30 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\div_inst1.\exp_b.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$769 ($mux).
Removed top 4 bits (of 5) from port A of cell NN.$flatten\sigmoid_out.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$770 ($or).
Removed top 30 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$770 ($or).
Removed top 30 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$770 ($or).
Removed top 30 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\div_inst1.\exp_b.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$771 ($mux).
Removed top 3 bits (of 5) from port A of cell NN.$flatten\sigmoid_out.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$772 ($or).
Removed top 30 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$772 ($or).
Removed top 30 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$772 ($or).
Removed top 29 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\div_inst1.\exp_b.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$773 ($mux).
Removed top 3 bits (of 5) from port A of cell NN.$flatten\sigmoid_out.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$774 ($or).
Removed top 29 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$774 ($or).
Removed top 29 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$774 ($or).
Removed top 29 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\div_inst1.\exp_b.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$775 ($mux).
Removed top 2 bits (of 5) from port A of cell NN.$flatten\sigmoid_out.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$776 ($or).
Removed top 29 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$776 ($or).
Removed top 29 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$776 ($or).
Removed top 29 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\div_inst1.\exp_b.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$777 ($mux).
Removed top 2 bits (of 5) from port A of cell NN.$flatten\sigmoid_out.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$778 ($or).
Removed top 29 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$778 ($or).
Removed top 29 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$778 ($or).
Removed top 29 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\div_inst1.\exp_b.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$779 ($mux).
Removed top 2 bits (of 5) from port A of cell NN.$flatten\sigmoid_out.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$780 ($or).
Removed top 29 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$780 ($or).
Removed top 29 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$780 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\div_inst1.\exp_b.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$781 ($mux).
Removed top 2 bits (of 5) from port A of cell NN.$flatten\sigmoid_out.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$782 ($or).
Removed top 28 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$782 ($or).
Removed top 28 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$782 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\div_inst1.\exp_b.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$783 ($mux).
Removed top 1 bits (of 5) from port A of cell NN.$flatten\sigmoid_out.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$784 ($or).
Removed top 28 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$784 ($or).
Removed top 28 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$784 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\div_inst1.\exp_b.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$785 ($mux).
Removed top 1 bits (of 5) from port A of cell NN.$flatten\sigmoid_out.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$786 ($or).
Removed top 28 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$786 ($or).
Removed top 28 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$786 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\div_inst1.\exp_b.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$787 ($mux).
Removed top 1 bits (of 5) from port A of cell NN.$flatten\sigmoid_out.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$788 ($or).
Removed top 28 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$788 ($or).
Removed top 28 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$788 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\div_inst1.\exp_b.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$789 ($mux).
Removed top 1 bits (of 5) from port A of cell NN.$flatten\sigmoid_out.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$790 ($or).
Removed top 28 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$790 ($or).
Removed top 28 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$790 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\div_inst1.\exp_b.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$791 ($mux).
Removed top 1 bits (of 5) from port A of cell NN.$flatten\sigmoid_out.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$792 ($or).
Removed top 28 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$792 ($or).
Removed top 28 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$792 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\div_inst1.\exp_b.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$793 ($mux).
Removed top 1 bits (of 5) from port A of cell NN.$flatten\sigmoid_out.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$794 ($or).
Removed top 28 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$794 ($or).
Removed top 28 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$794 ($or).
Removed top 28 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\div_inst1.\exp_b.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$795 ($mux).
Removed top 1 bits (of 5) from port A of cell NN.$flatten\sigmoid_out.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$796 ($or).
Removed top 28 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$796 ($or).
Removed top 28 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$796 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\div_inst1.\exp_b.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$797 ($mux).
Removed top 1 bits (of 5) from port A of cell NN.$flatten\sigmoid_out.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$798 ($or).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$798 ($or).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$798 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\div_inst1.\exp_b.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$799 ($mux).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$800 ($or).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$800 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\div_inst1.\exp_b.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$801 ($mux).
Removed top 27 bits (of 32) from port B of cell NN.$flatten\sigmoid_out.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$802 ($or).
Removed top 27 bits (of 32) from port Y of cell NN.$flatten\sigmoid_out.\div_inst1.\exp_b.\countLeadingZeros.$or$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$802 ($or).
Removed top 27 bits (of 32) from mux cell NN.$flatten\sigmoid_out.\div_inst1.\exp_b.\countLeadingZeros.$ternary$/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/verilog/rtl/fpu_lib.sv:487$803 ($mux).
