#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Fri Dec 09 17:26:15 2016
# Process ID: 756
# Log file: G:/EE_FPGA/ID_Display/vivado.log
# Journal file: G:/EE_FPGA/ID_Display\vivado.jou
#-----------------------------------------------------------
start_gui
open_project G:/EE_FPGA/ID_Display/ID_Display.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/ZYZ/Desktop/ID_Display' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Windows_Application/Vivado/Vivado/2015.2/data/ip'.
laexit
INFO: [Common 17-206] Exiting Vivado at Fri Dec 09 17:26:41 2016...
D_Display/ID_Display.srcs/sources_1/new/ID.v" into library work [G:/EE_FPGA/ID_Display/ID_Display.srcs/sources_1/new/ID.v:1]
[Fri Dec 09 17:26:31 2016] Launched synth_1...
Run output will be captured here: G:/EE_FPGA/ID_Display/ID_Display.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "G:/EE_FPGA/ID_Display/ID_Display.srcs/sources_1/new/ID.v" into library work [G:/EE_FPGA/ID_Display/ID_Display.srcs/sources_1/new/ID.v:1]
[Fri Dec 09 17:28:57 2016] Launched synth_1...
Run output will be captured here: G:/EE_FPGA/ID_Display/ID_Display.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "G:/EE_FPGA/ID_Display/ID_Display.srcs/sources_1/new/ID.v" into library work [G:/EE_FPGA/ID_Display/ID_Display.srcs/sources_1/new/ID.v:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near "endcase". [G:/EE_FPGA/ID_Display/ID_Display.srcs/sources_1/new/ID.v:113]
[Fri Dec 09 17:32:21 2016] Launched synth_1...
Run output will be captured here: G:/EE_FPGA/ID_Display/ID_Display.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "G:/EE_FPGA/ID_Display/ID_Display.srcs/sources_1/new/ID.v" into library work [G:/EE_FPGA/ID_Display/ID_Display.srcs/sources_1/new/ID.v:1]
[Fri Dec 09 17:32:59 2016] Launched synth_1...
Run output will be captured here: G:/EE_FPGA/ID_Display/ID_Display.runs/synth_1/runme.log
launch_runs impl_1
[Fri Dec 09 17:33:28 2016] Launched impl_1...
Run output will be captured here: G:/EE_FPGA/ID_Display/ID_Display.runs/impl_1/runme.log
reset_run impl_1
launch_runs impl_1
[Fri Dec 09 17:35:57 2016] Launched impl_1...
Run output will be captured here: G:/EE_FPGA/ID_Display/ID_Display.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "G:/EE_FPGA/ID_Display/ID_Display.srcs/sources_1/new/ID.v" into library work [G:/EE_FPGA/ID_Display/ID_Display.srcs/sources_1/new/ID.v:1]
[Fri Dec 09 17:40:59 2016] Launched synth_1...
Run output will be captured here: G:/EE_FPGA/ID_Display/ID_Display.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "G:/EE_FPGA/ID_Display/ID_Display.srcs/sources_1/new/ID.v" into library work [G:/EE_FPGA/ID_Display/ID_Display.srcs/sources_1/new/ID.v:1]
[Fri Dec 09 17:45:54 2016] Launched synth_1...
Run output will be captured here: G:/EE_FPGA/ID_Display/ID_Display.runs/synth_1/runme.log
launch_runs impl_1
[Fri Dec 09 17:46:22 2016] Launched impl_1...
Run output will be captured here: G:/EE_FPGA/ID_Display/ID_Display.runs/impl_1/runme.log
open_hw
connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210183736945A]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210183736945A]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183736945A
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "G:/EE_FPGA/ID_Display/ID_Display.srcs/sources_1/new/ID.v" into library work [G:/EE_FPGA/ID_Display/ID_Display.srcs/sources_1/new/ID.v:1]
[Fri Dec 09 17:53:14 2016] Launched synth_1...
Run output will be captured here: G:/EE_FPGA/ID_Display/ID_Display.runs/synth_1/runme.log
launch_runs impl_1
[Fri Dec 09 17:53:40 2016] Launched impl_1...
Run output will be captured here: G:/EE_FPGA/ID_Display/ID_Display.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Fri Dec 09 17:54:31 2016] Launched impl_1...
Run output will be captured here: G:/EE_FPGA/ID_Display/ID_Display.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7a35ticpg236-1L
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [G:/EE_FPGA/ID_Display/.Xil/Vivado-756-Abner-PC/dcp/ID.xdc]
Finished Parsing XDC File [G:/EE_FPGA/ID_Display/.Xil/Vivado-756-Abner-PC/dcp/ID.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1058.988 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1058.988 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1175.199 ; gain = 329.727
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Fri Dec 09 17:55:21 2016] Launched synth_1...
Run output will be captured here: G:/EE_FPGA/ID_Display/ID_Display.runs/synth_1/runme.log
[Fri Dec 09 17:55:21 2016] Launched impl_1...
Run output will be captured here: G:/EE_FPGA/ID_Display/ID_Display.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {G:/EE_FPGA/ID_Display/ID_Display.runs/impl_1/ID.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
exit
INFO: [Common 17-206] Exiting Vivado at Fri Dec 09 17:58:07 2016...
