ila_0.v,verilog,xil_defaultlib,../../../../ip_1port_ram.gen/sources_1/ip/ila_0/sim/ila_0.v,incdir="../../../../ip_1port_ram.gen/sources_1/ip/ila_0/hdl/verilog"
glbl.v,Verilog,xil_defaultlib,glbl.v
