abc command read data/library/mcnc.genlib
Entered genlib library with 23 gates from file "data/library/mcnc.genlib".
abc command read_blif data/su/c7552.blif
Line 21: Skipping line ".default_input_arrival 0.00 0.00 ".
Line 22: Skipping line ".default_output_required 0.00 0.00 ".
Line 23: Skipping line ".default_input_drive 0.10 0.10 ".
Line 24: Skipping line ".default_output_load 2.00 ".
Line 25: Skipping line ".default_max_input_load 999.00 ".
abc command print_stats
[1;37mc7552                         :[0m i/o =  207/  108  lat =    0  nd =  1125  edge =   2605  area =2756.00  delay =69.40  lev = 50
--------------- round 1 ---------------
seed = 354094222
maxLevel = 2
n850 is replaced by n510 with estimated error 0
error = 0
area = 2730
delay = 69.4
#gates = 1117
output circuit appNtk/c7552_1_0_2730_69.4.blif
time = 18310583 us
--------------- round 2 ---------------
seed = 251992514
maxLevel = 2
n695 is replaced by zero with estimated error 2e-05
error = 3e-05
area = 2723
delay = 69.4
#gates = 1114
output circuit appNtk/c7552_2_3e-05_2723_69.4.blif
time = 33342735 us
--------------- round 3 ---------------
seed = 1162459348
maxLevel = 2
n852 is replaced by n755 with estimated error 4e-05
error = 4e-05
area = 2721
delay = 69.4
#gates = 1113
output circuit appNtk/c7552_3_4e-05_2721_69.4.blif
time = 48288000 us
--------------- round 4 ---------------
seed = 4035949318
maxLevel = 2
n755 is replaced by n380 with estimated error 7e-05
error = 7e-05
area = 2719
delay = 69.4
#gates = 1112
output circuit appNtk/c7552_4_7e-05_2719_69.4.blif
time = 62677710 us
--------------- round 5 ---------------
seed = 3294353758
maxLevel = 2
n853 is replaced by n686 with estimated error 0.00011
error = 0.00011
area = 2717
delay = 69.4
#gates = 1111
output circuit appNtk/c7552_5_0.00011_2717_69.4.blif
time = 77868132 us
--------------- round 6 ---------------
seed = 985127915
maxLevel = 2
n854 is replaced by n500 with estimated error 0.00012
error = 0.00012
area = 2712
delay = 69.4
#gates = 1109
output circuit appNtk/c7552_6_0.00012_2712_69.4.blif
time = 92423041 us
--------------- round 7 ---------------
seed = 2831126125
maxLevel = 2
n855 is replaced by n683 with estimated error 0.00017
error = 0.00017
area = 2707
delay = 69.4
#gates = 1107
output circuit appNtk/c7552_7_0.00017_2707_69.4.blif
time = 107050373 us
--------------- round 8 ---------------
seed = 1036424340
maxLevel = 2
n772 is replaced by one with estimated error 0.00022
error = 0.00022
area = 2684
delay = 69.4
#gates = 1097
output circuit appNtk/c7552_8_0.00022_2684_69.4.blif
time = 121646710 us
--------------- round 9 ---------------
seed = 421927827
maxLevel = 2
n1169 is replaced by one with estimated error 0.0003
error = 0.0003
area = 2675
delay = 69.4
#gates = 1094
output circuit appNtk/c7552_9_0.0003_2675_69.4.blif
time = 140068615 us
--------------- round 10 ---------------
seed = 1838783995
maxLevel = 2
n683 is replaced by n1054 with estimated error 0.00024
error = 0.00024
area = 2673
delay = 69.4
#gates = 1093
output circuit appNtk/c7552_10_0.00024_2673_69.4.blif
time = 159650823 us
--------------- round 11 ---------------
seed = 4100292865
maxLevel = 2
n825 is replaced by n915 with estimated error 0.00031
error = 0.00031
area = 2667
delay = 69.4
#gates = 1091
output circuit appNtk/c7552_11_0.00031_2667_69.4.blif
time = 178921494 us
--------------- round 12 ---------------
seed = 125773836
maxLevel = 2
n827 is replaced by n531 with estimated error 0.00036
error = 0.00036
area = 2662
delay = 69.4
#gates = 1089
output circuit appNtk/c7552_12_0.00036_2662_69.4.blif
time = 197162688 us
--------------- round 13 ---------------
seed = 1530104225
maxLevel = 2
n819 is replaced by n710 with estimated error 0.00035
error = 0.00035
area = 2658
delay = 69.4
#gates = 1088
output circuit appNtk/c7552_13_0.00035_2658_69.4.blif
time = 215298949 us
--------------- round 14 ---------------
seed = 3473783497
maxLevel = 2
n820 is replaced by n405 with estimated error 0.00047
error = 0.00047
area = 2655
delay = 69.4
#gates = 1087
output circuit appNtk/c7552_14_0.00047_2655_69.4.blif
time = 233833479 us
--------------- round 15 ---------------
seed = 1555616867
maxLevel = 2
n822 is replaced by n789 with estimated error 0.00053
error = 0.00053
area = 2645
delay = 69.4
#gates = 1083
output circuit appNtk/c7552_15_0.00053_2645_69.4.blif
time = 253228345 us
--------------- round 16 ---------------
seed = 1179563757
maxLevel = 2
n868 is replaced by n789 with inverter with estimated error 0.00037
error = 0.00037
area = 2644
delay = 69.4
#gates = 1083
output circuit appNtk/c7552_16_0.00037_2644_69.4.blif
time = 272291980 us
--------------- round 17 ---------------
seed = 768207471
maxLevel = 2
n1391 is replaced by n494 with estimated error 0.00045
error = 0.00045
area = 2641
delay = 69.4
#gates = 1081
output circuit appNtk/c7552_17_0.00045_2641_69.4.blif
time = 291217748 us
--------------- round 18 ---------------
seed = 3799647747
maxLevel = 2
n1443 is replaced by zero with estimated error 0.00033
error = 0.00033
area = 2640
delay = 69.4
#gates = 1080
output circuit appNtk/c7552_18_0.00033_2640_69.4.blif
time = 310104163 us
--------------- round 19 ---------------
seed = 3652046964
maxLevel = 2
n872 is replaced by n789 with estimated error 0.00057
error = 0.00057
area = 2630
delay = 69.4
#gates = 1076
output circuit appNtk/c7552_19_0.00057_2630_69.4.blif
time = 328649721 us
--------------- round 20 ---------------
seed = 4138447340
maxLevel = 2
n1335 is replaced by n1230 with estimated error 0.00037
error = 0.00037
area = 2627
delay = 69.4
#gates = 1074
output circuit appNtk/c7552_20_0.00037_2627_69.4.blif
time = 347191079 us
--------------- round 21 ---------------
seed = 1618691224
maxLevel = 2
n828 is replaced by n802 with inverter with estimated error 0.00047
error = 0.00047
area = 2625
delay = 69.4
#gates = 1074
output circuit appNtk/c7552_21_0.00047_2625_69.4.blif
time = 365615282 us
--------------- round 22 ---------------
seed = 292942648
maxLevel = 2
n808 is replaced by n945 with estimated error 0.00042
error = 0.00042
area = 2622
delay = 69.4
#gates = 1073
output circuit appNtk/c7552_22_0.00042_2622_69.4.blif
time = 384017332 us
--------------- round 23 ---------------
seed = 1805428394
maxLevel = 2
n1444 is replaced by n571 with estimated error 0.00059
error = 0.00059
area = 2621
delay = 69.4
#gates = 1072
output circuit appNtk/c7552_23_0.00059_2621_69.4.blif
time = 402723539 us
--------------- round 24 ---------------
seed = 2310277004
maxLevel = 2
n1136 is replaced by n1144 with estimated error 0.00064
error = 0.00064
area = 2618
delay = 69.4
#gates = 1071
output circuit appNtk/c7552_24_0.00064_2618_69.4.blif
time = 421657971 us
--------------- round 25 ---------------
seed = 2721409543
maxLevel = 2
n829 is replaced by n806 with estimated error 0.00056
error = 0.00056
area = 2614
delay = 69.4
#gates = 1070
output circuit appNtk/c7552_25_0.00056_2614_69.4.blif
time = 440431600 us
--------------- round 26 ---------------
seed = 641383012
maxLevel = 2
n673 is replaced by zero with estimated error 0.00077
error = 0.00077
area = 2612
delay = 69.4
#gates = 1069
output circuit appNtk/c7552_26_0.00077_2612_69.4.blif
time = 459011612 us
--------------- round 27 ---------------
seed = 1143232940
maxLevel = 2
n823 is replaced by zero with estimated error 0.00065
error = 0.00065
area = 2610
delay = 69.4
#gates = 1068
output circuit appNtk/c7552_27_0.00065_2610_69.4.blif
time = 478068810 us
--------------- round 28 ---------------
seed = 1151838327
maxLevel = 2
n1187 is replaced by n593 with estimated error 0.00055
error = 0.00055
area = 2608
delay = 69.4
#gates = 1067
output circuit appNtk/c7552_28_0.00055_2608_69.4.blif
time = 496631663 us
--------------- round 29 ---------------
seed = 292987244
maxLevel = 2
n1188 is replaced by n1173 with estimated error 0.00055
error = 0.00055
area = 2606
delay = 69.4
#gates = 1066
output circuit appNtk/c7552_29_0.00055_2606_69.4.blif
time = 515622496 us
--------------- round 30 ---------------
seed = 3893429516
maxLevel = 2
n1020 is replaced by n376 with estimated error 0.0007
error = 0.0007
area = 2604
delay = 69.4
#gates = 1065
output circuit appNtk/c7552_30_0.0007_2604_69.4.blif
time = 534210819 us
--------------- round 31 ---------------
seed = 1985454778
maxLevel = 2
n588 is replaced by n418 with estimated error 0.00061
error = 0.00061
area = 2603
delay = 65.9
#gates = 1064
output circuit appNtk/c7552_31_0.00061_2603_65.9.blif
time = 552686357 us
--------------- round 32 ---------------
seed = 1013030488
maxLevel = 2
n1183 is replaced by n593 with estimated error 0.00077
error = 0.00077
area = 2602
delay = 65.9
#gates = 1063
output circuit appNtk/c7552_32_0.00077_2602_65.9.blif
time = 570711212 us
--------------- round 33 ---------------
seed = 3295027894
maxLevel = 2
n1341 is replaced by n1330 with estimated error 0.00067
error = 0.00067
area = 2601
delay = 65.9
#gates = 1062
output circuit appNtk/c7552_33_0.00067_2601_65.9.blif
time = 588969623 us
--------------- round 34 ---------------
seed = 1593717211
maxLevel = 2
n858 is replaced by n674 with estimated error 0.00078
error = 0.00078
area = 2591
delay = 65.9
#gates = 1058
output circuit appNtk/c7552_34_0.00078_2591_65.9.blif
time = 608509949 us
--------------- round 35 ---------------
seed = 2408582350
maxLevel = 2
exceed error bound
