{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1516498615816 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1516498615817 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 21 09:36:54 2018 " "Processing started: Sun Jan 21 09:36:54 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1516498615817 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1516498615817 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ADS_IIC_SEG_VGA -c ADS_IIC_SEG_VGA --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off ADS_IIC_SEG_VGA -c ADS_IIC_SEG_VGA --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1516498615817 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1516498617434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m_bin_to_bcd/shift.v 1 1 " "Found 1 design units, including 1 entities, in source file m_bin_to_bcd/shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 SHIFT " "Found entity 1: SHIFT" {  } { { "M_bin_to_bcd/SHIFT.v" "" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/M_bin_to_bcd/SHIFT.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1516498617544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1516498617544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m_bin_to_bcd/cmp.v 1 1 " "Found 1 design units, including 1 entities, in source file m_bin_to_bcd/cmp.v" { { "Info" "ISGN_ENTITY_NAME" "1 CMP " "Found entity 1: CMP" {  } { { "M_bin_to_bcd/CMP.v" "" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/M_bin_to_bcd/CMP.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1516498617568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1516498617568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m_bin_to_bcd/bin_to_bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file m_bin_to_bcd/bin_to_bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 BIN_TO_BCD " "Found entity 1: BIN_TO_BCD" {  } { { "M_bin_to_bcd/BIN_TO_BCD.v" "" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/M_bin_to_bcd/BIN_TO_BCD.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1516498617589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1516498617589 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DATA data ADS_IIC_SEG_VGA.v(26) " "Verilog HDL Declaration information at ADS_IIC_SEG_VGA.v(26): object \"DATA\" differs only in case from object \"data\" in the same scope" {  } { { "M_top/ADS_IIC_SEG_VGA.v" "" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/M_top/ADS_IIC_SEG_VGA.v" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1516498617598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m_top/ads_iic_seg_vga.v 1 1 " "Found 1 design units, including 1 entities, in source file m_top/ads_iic_seg_vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADS_IIC_SEG_VGA " "Found entity 1: ADS_IIC_SEG_VGA" {  } { { "M_top/ADS_IIC_SEG_VGA.v" "" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/M_top/ADS_IIC_SEG_VGA.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1516498617599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1516498617599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m_iic/iic.v 1 1 " "Found 1 design units, including 1 entities, in source file m_iic/iic.v" { { "Info" "ISGN_ENTITY_NAME" "1 IIC " "Found entity 1: IIC" {  } { { "M_iic/IIC.v" "" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/M_iic/IIC.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1516498617609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1516498617609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m_seg7/seg7.v 1 1 " "Found 1 design units, including 1 entities, in source file m_seg7/seg7.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7 " "Found entity 1: SEG7" {  } { { "M_seg7/SEG7.v" "" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/M_seg7/SEG7.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1516498617617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1516498617617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m_seg7/fre_div.v 1 1 " "Found 1 design units, including 1 entities, in source file m_seg7/fre_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 FRE_DIV " "Found entity 1: FRE_DIV" {  } { { "M_seg7/FRE_DIV.v" "" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/M_seg7/FRE_DIV.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1516498617624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1516498617624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m_seg7/seg7_top.v 1 1 " "Found 1 design units, including 1 entities, in source file m_seg7/seg7_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_TOP " "Found entity 1: SEG7_TOP" {  } { { "M_seg7/SEG7_TOP.v" "" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/M_seg7/SEG7_TOP.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1516498617630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1516498617630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m_vga/key.v 1 1 " "Found 1 design units, including 1 entities, in source file m_vga/key.v" { { "Info" "ISGN_ENTITY_NAME" "1 KEY " "Found entity 1: KEY" {  } { { "M_vga/KEY.v" "" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/M_vga/KEY.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1516498617636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1516498617636 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "data DATA VGA.v(16) " "Verilog HDL Declaration information at VGA.v(16): object \"data\" differs only in case from object \"DATA\" in the same scope" {  } { { "M_vga/VGA.v" "" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/M_vga/VGA.v" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1516498617644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m_vga/vga.v 1 1 " "Found 1 design units, including 1 entities, in source file m_vga/vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "M_vga/VGA.v" "" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/M_vga/VGA.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1516498617646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1516498617646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m_vga/data.v 1 1 " "Found 1 design units, including 1 entities, in source file m_vga/data.v" { { "Info" "ISGN_ENTITY_NAME" "1 DATA " "Found entity 1: DATA" {  } { { "M_vga/DATA.v" "" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/M_vga/DATA.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1516498617654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1516498617654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m_ip/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file m_ip/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "M_ip/pll.v" "" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/M_ip/pll.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1516498617663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1516498617663 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DATA data VGA_TOP.v(21) " "Verilog HDL Declaration information at VGA_TOP.v(21): object \"DATA\" differs only in case from object \"data\" in the same scope" {  } { { "M_vga/VGA_TOP.v" "" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/M_vga/VGA_TOP.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1516498617669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m_vga/vga_top.v 1 1 " "Found 1 design units, including 1 entities, in source file m_vga/vga_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_TOP " "Found entity 1: VGA_TOP" {  } { { "M_vga/VGA_TOP.v" "" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/M_vga/VGA_TOP.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1516498617670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1516498617670 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ADS_IIC_SEG_VGA " "Elaborating entity \"ADS_IIC_SEG_VGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1516498618262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:U_pll " "Elaborating entity \"pll\" for hierarchy \"pll:U_pll\"" {  } { { "M_top/ADS_IIC_SEG_VGA.v" "U_pll" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/M_top/ADS_IIC_SEG_VGA.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1516498618329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:U_pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:U_pll\|altpll:altpll_component\"" {  } { { "M_ip/pll.v" "altpll_component" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/M_ip/pll.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1516498618499 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:U_pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:U_pll\|altpll:altpll_component\"" {  } { { "M_ip/pll.v" "" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/M_ip/pll.v" 102 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1516498618510 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:U_pll\|altpll:altpll_component " "Instantiated megafunction \"pll:U_pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516498618513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516498618513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516498618513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516498618513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516498618513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 11 " "Parameter \"clk1_divide_by\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516498618513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516498618513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 24 " "Parameter \"clk1_multiply_by\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516498618513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516498618513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 10 " "Parameter \"clk2_divide_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516498618513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516498618513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516498618513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516498618513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516498618513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516498618513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516498618513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516498618513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516498618513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516498618513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516498618513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516498618513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516498618513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516498618513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516498618513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516498618513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516498618513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516498618513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516498618513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516498618513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516498618513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516498618513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516498618513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516498618513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516498618513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516498618513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516498618513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516498618513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516498618513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516498618513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516498618513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516498618513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516498618513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516498618513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516498618513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516498618513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516498618513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516498618513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516498618513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516498618513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516498618513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516498618513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516498618513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516498618513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516498618513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516498618513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516498618513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516498618513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516498618513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516498618513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516498618513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516498618513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516498618513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1516498618513 ""}  } { { "M_ip/pll.v" "" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/M_ip/pll.v" 102 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1516498618513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1516498618635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1516498618635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:U_pll\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:U_pll\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/0-software/0-quartus_ii_12.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1516498618638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IIC IIC:U_IIC " "Elaborating entity \"IIC\" for hierarchy \"IIC:U_IIC\"" {  } { { "M_top/ADS_IIC_SEG_VGA.v" "U_IIC" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/M_top/ADS_IIC_SEG_VGA.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1516498618647 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "scl_p IIC.v(117) " "Verilog HDL or VHDL warning at IIC.v(117): object \"scl_p\" assigned a value but never read" {  } { { "M_iic/IIC.v" "" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/M_iic/IIC.v" 117 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1516498618651 "|ADS_IIC_SEG_VGA|IIC:U_IIC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_TOP SEG7_TOP:U_SEG7_TOP " "Elaborating entity \"SEG7_TOP\" for hierarchy \"SEG7_TOP:U_SEG7_TOP\"" {  } { { "M_top/ADS_IIC_SEG_VGA.v" "U_SEG7_TOP" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/M_top/ADS_IIC_SEG_VGA.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1516498618653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KEY SEG7_TOP:U_SEG7_TOP\|KEY:U_KEY_2 " "Elaborating entity \"KEY\" for hierarchy \"SEG7_TOP:U_SEG7_TOP\|KEY:U_KEY_2\"" {  } { { "M_seg7/SEG7_TOP.v" "U_KEY_2" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/M_seg7/SEG7_TOP.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1516498618656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FRE_DIV SEG7_TOP:U_SEG7_TOP\|FRE_DIV:U_FRE_DIV " "Elaborating entity \"FRE_DIV\" for hierarchy \"SEG7_TOP:U_SEG7_TOP\|FRE_DIV:U_FRE_DIV\"" {  } { { "M_seg7/SEG7_TOP.v" "U_FRE_DIV" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/M_seg7/SEG7_TOP.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1516498618660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7 SEG7_TOP:U_SEG7_TOP\|SEG7:U_SEG7 " "Elaborating entity \"SEG7\" for hierarchy \"SEG7_TOP:U_SEG7_TOP\|SEG7:U_SEG7\"" {  } { { "M_seg7/SEG7_TOP.v" "U_SEG7" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/M_seg7/SEG7_TOP.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1516498618663 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 SEG7.v(33) " "Verilog HDL assignment warning at SEG7.v(33): truncated value with size 32 to match size of target (10)" {  } { { "M_seg7/SEG7.v" "" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/M_seg7/SEG7.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1516498618666 "|ADS_IIC_SEG_VGA|SEG7_TOP:U_SEG7_TOP|SEG7:U_SEG7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BIN_TO_BCD SEG7_TOP:U_SEG7_TOP\|SEG7:U_SEG7\|BIN_TO_BCD:U_BIN_TO_BCD " "Elaborating entity \"BIN_TO_BCD\" for hierarchy \"SEG7_TOP:U_SEG7_TOP\|SEG7:U_SEG7\|BIN_TO_BCD:U_BIN_TO_BCD\"" {  } { { "M_seg7/SEG7.v" "U_BIN_TO_BCD" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/M_seg7/SEG7.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1516498618668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHIFT SEG7_TOP:U_SEG7_TOP\|SEG7:U_SEG7\|BIN_TO_BCD:U_BIN_TO_BCD\|SHIFT:U_SHIFT_1 " "Elaborating entity \"SHIFT\" for hierarchy \"SEG7_TOP:U_SEG7_TOP\|SEG7:U_SEG7\|BIN_TO_BCD:U_BIN_TO_BCD\|SHIFT:U_SHIFT_1\"" {  } { { "M_bin_to_bcd/BIN_TO_BCD.v" "U_SHIFT_1" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/M_bin_to_bcd/BIN_TO_BCD.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1516498618672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CMP SEG7_TOP:U_SEG7_TOP\|SEG7:U_SEG7\|BIN_TO_BCD:U_BIN_TO_BCD\|SHIFT:U_SHIFT_1\|CMP:U_CMP_1 " "Elaborating entity \"CMP\" for hierarchy \"SEG7_TOP:U_SEG7_TOP\|SEG7:U_SEG7\|BIN_TO_BCD:U_BIN_TO_BCD\|SHIFT:U_SHIFT_1\|CMP:U_CMP_1\"" {  } { { "M_bin_to_bcd/SHIFT.v" "U_CMP_1" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/M_bin_to_bcd/SHIFT.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1516498618675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_TOP VGA_TOP:U_VGA_TOP " "Elaborating entity \"VGA_TOP\" for hierarchy \"VGA_TOP:U_VGA_TOP\"" {  } { { "M_top/ADS_IIC_SEG_VGA.v" "U_VGA_TOP" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/M_top/ADS_IIC_SEG_VGA.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1516498618761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KEY VGA_TOP:U_VGA_TOP\|KEY:U_KEY_1 " "Elaborating entity \"KEY\" for hierarchy \"VGA_TOP:U_VGA_TOP\|KEY:U_KEY_1\"" {  } { { "M_vga/VGA_TOP.v" "U_KEY_1" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/M_vga/VGA_TOP.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1516498618765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA VGA_TOP:U_VGA_TOP\|VGA:U_VGA " "Elaborating entity \"VGA\" for hierarchy \"VGA_TOP:U_VGA_TOP\|VGA:U_VGA\"" {  } { { "M_vga/VGA_TOP.v" "U_VGA" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/M_vga/VGA_TOP.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1516498618768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DATA VGA_TOP:U_VGA_TOP\|DATA:U_DATA " "Elaborating entity \"DATA\" for hierarchy \"VGA_TOP:U_VGA_TOP\|DATA:U_DATA\"" {  } { { "M_vga/VGA_TOP.v" "U_DATA" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/M_vga/VGA_TOP.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1516498618772 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 DATA.v(81) " "Verilog HDL assignment warning at DATA.v(81): truncated value with size 32 to match size of target (24)" {  } { { "M_vga/DATA.v" "" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/M_vga/DATA.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1516498618801 "|ADS_IIC_SEG_VGA|VGA_TOP:U_VGA_TOP|DATA:U_DATA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 DATA.v(84) " "Verilog HDL assignment warning at DATA.v(84): truncated value with size 32 to match size of target (24)" {  } { { "M_vga/DATA.v" "" { Text "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/M_vga/DATA.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1516498618802 "|ADS_IIC_SEG_VGA|VGA_TOP:U_VGA_TOP|DATA:U_DATA"}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/output_files/ADS_IIC_SEG_VGA.map.smsg " "Generated suppressed messages file C:/Users/yl/Desktop/IIC/ADS_IIC_SEG_VGA/output_files/ADS_IIC_SEG_VGA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1516498619217 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "453 " "Peak virtual memory: 453 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1516498619240 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 21 09:36:59 2018 " "Processing ended: Sun Jan 21 09:36:59 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1516498619240 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1516498619240 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1516498619240 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1516498619240 ""}
