
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.187744                       # Number of seconds simulated
sim_ticks                                187744360500                       # Number of ticks simulated
final_tick                               15701239949500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  53326                       # Simulator instruction rate (inst/s)
host_op_rate                                    69584                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              100116498                       # Simulator tick rate (ticks/s)
host_mem_usage                                2432488                       # Number of bytes of host memory used
host_seconds                                  1875.26                       # Real time elapsed on the host
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     130488355                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst              2560                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data          99692416                       # Number of bytes read from this memory
system.physmem.bytes_read::total             99694976                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst         2560                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            2560                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks     34566016                       # Number of bytes written to this memory
system.physmem.bytes_written::total          34566016                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst                 40                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data            1557694                       # Number of read requests responded to by this memory
system.physmem.num_reads::total               1557734                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks          540094                       # Number of write requests responded to by this memory
system.physmem.num_writes::total               540094                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst                13636                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data            531000855                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               531014491                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst           13636                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              13636                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks         184112140                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total              184112140                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks         184112140                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst               13636                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data           531000855                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              715126631                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                        1553638                       # number of replacements
system.l2.tagsinuse                       4011.500628                       # Cycle average of tags in use
system.l2.total_refs                           304694                       # Total number of references to valid blocks.
system.l2.sampled_refs                        1557734                       # Sample count of references to valid blocks.
system.l2.avg_refs                           0.195601                       # Average number of references to valid blocks.
system.l2.warmup_cycle                   15686949921500                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          2869.523706                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst               0.331970                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data            1141.644952                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.700567                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.000081                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.278722                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.979370                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.data                  378                       # number of ReadReq hits
system.l2.ReadReq_hits::total                     378                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           542391                       # number of Writeback hits
system.l2.Writeback_hits::total                542391                       # number of Writeback hits
system.l2.demand_hits::cpu.data                   378                       # number of demand (read+write) hits
system.l2.demand_hits::total                      378                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data                  378                       # number of overall hits
system.l2.overall_hits::total                     378                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                 40                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data            1319620                       # number of ReadReq misses
system.l2.ReadReq_misses::total               1319660                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data           238074                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              238074                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                  40                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             1557694                       # number of demand (read+write) misses
system.l2.demand_misses::total                1557734                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                 40                       # number of overall misses
system.l2.overall_misses::cpu.data            1557694                       # number of overall misses
system.l2.overall_misses::total               1557734                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst      2156000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data  71161365000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     71163521000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data  12436984000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   12436984000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst       2156000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   83598349000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      83600505000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst      2156000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  83598349000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     83600505000                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst               40                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data          1319998                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             1320038                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       542391                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            542391                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         238074                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            238074                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst                40                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           1558072                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1558112                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst               40                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          1558072                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1558112                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst               1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.999714                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.999714                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data             1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.999757                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999757                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.999757                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999757                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst        53900                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 53925.649050                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 53925.648273                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 52239.992607                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52239.992607                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst        53900                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 53668.017595                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53668.023552                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst        53900                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 53668.017595                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53668.023552                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               540094                       # number of writebacks
system.l2.writebacks::total                    540094                       # number of writebacks
system.l2.ReadReq_mshr_misses::cpu.inst            40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data       1319620                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total          1319660                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       238074                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         238074                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst             40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        1557694                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1557734                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst            40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       1557694                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1557734                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst      1668000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data  55113841000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  55115509000                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data   9532453000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   9532453000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst      1668000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  64646294000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  64647962000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst      1668000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  64646294000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  64647962000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.999714                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.999714                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.999757                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999757                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.999757                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999757                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst        41700                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 41764.933087                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 41764.931119                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 40039.874157                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40039.874157                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst        41700                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 41501.279455                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 41501.284558                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst        41700                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 41501.279455                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 41501.284558                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                 3580686                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3580686                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               855                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2687217                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2687117                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.996279                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.cpu.numCycles                        376551550                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            8960476                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      100319398                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     3580686                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            2687117                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      21573308                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   86478                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles              330252564                       # Number of cycles fetch has spent blocked
system.cpu.fetch.CacheLines                   8956159                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                    47                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          360844676                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.362979                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.596288                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                341308572     94.59%     94.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   422096      0.12%     94.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  1735048      0.48%     95.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   513117      0.14%     95.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   905655      0.25%     95.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   581559      0.16%     95.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   980381      0.27%     96.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  2051155      0.57%     96.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 12347093      3.42%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            360844676                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.009509                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.266416                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 20518067                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             320734930                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  11912083                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               7621264                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  58328                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              130957745                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  58328                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 24021080                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles               287663441                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  12333337                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              36768486                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              130871819                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents              19902013                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                1308386                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents              11336942                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands           148626573                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             330343836                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         72820873                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups         257522963                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             148157075                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   469379                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                  0                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts              0                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  78598823                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             26239982                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             5820590                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            930348                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           812132                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  130856532                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 130690079                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             30753                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          368099                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       595295                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     360844676                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.362178                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.693644                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           262242276     72.67%     72.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            76978678     21.33%     94.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            13437218      3.72%     97.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             6204211      1.72%     99.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1693044      0.47%     99.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              283367      0.08%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                5853      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                  29      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            7                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       360844676                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 1451495     11.58%     11.58% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     11.58% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     11.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd              11081398     88.38%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   5220      0.04%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                27      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              38379476     29.37%     29.37% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     29.37% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     29.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd            60315846     46.15%     75.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     75.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     75.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     75.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     75.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     75.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     75.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     75.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     75.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     75.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.52% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             26220655     20.06%     95.58% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             5774075      4.42%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              130690079                       # Type of FU issued
system.cpu.iq.rate                           0.347071                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    12538113                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.095938                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          443055441                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          40617660                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     40361066                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads           191738255                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           90606989                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     90277961                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               41815766                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses               101412399                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads                3                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        73076                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           18                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        48446                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked         28610                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  58328                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                24464398                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                932383                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           130856532                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                47                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              26239982                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              5820590                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                  0                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                 436847                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             18                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect             67                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect          791                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                  858                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             130671657                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              26206094                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             18418                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     31979526                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  3577657                       # Number of branches executed
system.cpu.iew.exec_stores                    5773432                       # Number of stores executed
system.cpu.iew.exec_rate                     0.347022                       # Inst execution rate
system.cpu.iew.wb_sent                      130639057                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     130639027                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  89884784                       # num instructions producing a value
system.cpu.iew.wb_consumers                 148345568                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.346935                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.605915                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts          368101                       # The number of squashed insts skipped by commit
system.cpu.commit.branchMispredicts               855                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    360786348                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.361678                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.440580                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    333186889     92.35%     92.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      3706891      1.03%     93.38% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      4346485      1.20%     94.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      1971136      0.55%     95.13% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      2930242      0.81%     95.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      2715626      0.75%     96.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      3602382      1.00%     97.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      1351880      0.37%     98.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      6974817      1.93%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    360786348                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000000                       # Number of instructions committed
system.cpu.commit.committedOps              130488355                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       31939032                       # Number of memory references committed
system.cpu.commit.loads                      26166894                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    3570673                       # Number of branches committed
system.cpu.commit.fp_insts                   90269429                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  70176440                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events               6974817                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    484667987                       # The number of ROB reads
system.cpu.rob.rob_writes                   261771322                       # The number of ROB writes
system.cpu.timesIdled                         5313081                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                        15706874                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     130488355                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             100000000                       # Number of Instructions Simulated
system.cpu.cpi                               3.765515                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         3.765515                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.265568                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.265568                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                123221388                       # number of integer regfile reads
system.cpu.int_regfile_writes                63442100                       # number of integer regfile writes
system.cpu.fp_regfile_reads                 167074678                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 84960572                       # number of floating regfile writes
system.cpu.misc_regfile_reads                39508202                       # number of misc regfile reads
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.tagsinuse                 24.337440                       # Cycle average of tags in use
system.cpu.icache.total_refs                  8956100                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                     40                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               223902.500000                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst      24.337440                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.047534                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.047534                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst      8956100                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8956100                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       8956100                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8956100                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      8956100                       # number of overall hits
system.cpu.icache.overall_hits::total         8956100                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst           59                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            59                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst           59                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             59                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst           59                       # number of overall misses
system.cpu.icache.overall_misses::total            59                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst      2934000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      2934000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst      2934000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      2934000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst      2934000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      2934000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      8956159                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8956159                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      8956159                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8956159                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      8956159                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8956159                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000007                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000007                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 49728.813559                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 49728.813559                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 49728.813559                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 49728.813559                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 49728.813559                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 49728.813559                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst           19                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst           19                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           19                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst           19                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           19                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst           40                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst           40                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst           40                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst      2196000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      2196000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst      2196000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      2196000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst      2196000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      2196000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst        54900                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        54900                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst        54900                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        54900                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst        54900                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        54900                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                1557559                       # number of replacements
system.cpu.dcache.tagsinuse                511.579290                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 27816724                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                1558071                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                  17.853310                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle           15513900602000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     511.579290                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.999178                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.999178                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data     22282663                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        22282663                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      5534061                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5534061                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      27816724                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         27816724                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     27816724                       # number of overall hits
system.cpu.dcache.overall_hits::total        27816724                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      3894842                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3894842                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       238074                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       238074                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      4132916                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        4132916                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      4132916                       # number of overall misses
system.cpu.dcache.overall_misses::total       4132916                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 169175418000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 169175418000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  13151206000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  13151206000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 182326624000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 182326624000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 182326624000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 182326624000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     26177505                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     26177505                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      5772135                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5772135                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     31949640                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     31949640                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     31949640                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     31949640                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.148786                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.148786                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.041245                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.041245                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.129357                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.129357                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.129357                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.129357                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 43435.758883                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 43435.758883                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 55239.992607                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 55239.992607                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 44115.734266                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 44115.734266                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 44115.734266                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 44115.734266                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1033131                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             32464                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    31.823897                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       542391                       # number of writebacks
system.cpu.dcache.writebacks::total            542391                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data      2574844                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2574844                       # number of ReadReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data      2574844                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2574844                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data      2574844                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2574844                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      1319998                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1319998                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       238074                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       238074                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      1558072                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1558072                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      1558072                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1558072                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  72526136000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  72526136000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  12675058000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  12675058000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  85201194000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  85201194000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  85201194000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  85201194000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.050425                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.050425                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.041245                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.041245                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.048766                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048766                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.048766                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048766                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 54944.125673                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 54944.125673                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 53239.992607                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 53239.992607                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 54683.733486                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 54683.733486                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 54683.733486                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 54683.733486                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
