Analysis & Synthesis report for FPGA_DC_IDE_FDC
Fri Nov 12 16:23:50 2021
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |FPGA_DC_IDE_FDC|uart:inst8|tx_state
 10. State Machine - |FPGA_DC_IDE_FDC|uart:inst8|recv_state
 11. User-Specified and Inferred Latches
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_etg1:auto_generated
 18. Parameter Settings for User Entity Instance: Microcomputer:inst|t80s:cpu1
 19. Parameter Settings for User Entity Instance: Microcomputer:inst|t80s:cpu1|T80:u0
 20. Parameter Settings for User Entity Instance: Microcomputer:inst|t80s:cpu1|T80:u0|T80_MCode:mcode
 21. Parameter Settings for User Entity Instance: Microcomputer:inst|t80s:cpu1|T80:u0|T80_ALU:alu
 22. Parameter Settings for User Entity Instance: PLL01_50:inst4|altpll:altpll_component
 23. Parameter Settings for User Entity Instance: FPGA_ROM_32K:inst21|altsyncram:altsyncram_component
 24. Parameter Settings for User Entity Instance: uart:inst8
 25. Parameter Settings for User Entity Instance: spi_16bit_master:inst74
 26. Parameter Settings for User Entity Instance: Counter01_32:inst5|lpm_counter:LPM_COUNTER_component
 27. Parameter Settings for User Entity Instance: Counter01_32:inst250|lpm_counter:LPM_COUNTER_component
 28. altpll Parameter Settings by Entity Instance
 29. altsyncram Parameter Settings by Entity Instance
 30. Port Connectivity Checks: "Microcomputer:inst|t80s:cpu1|T80:u0"
 31. Post-Synthesis Netlist Statistics for Top Partition
 32. Elapsed Time Per Partition
 33. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Nov 12 16:23:50 2021       ;
; Quartus Prime Version              ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name                      ; FPGA_DC_IDE_FDC                             ;
; Top-level Entity Name              ; FPGA_DC_IDE_FDC                             ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 3,003                                       ;
;     Total combinational functions  ; 2,759                                       ;
;     Dedicated logic registers      ; 643                                         ;
; Total registers                    ; 643                                         ;
; Total pins                         ; 159                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 262,144                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE10F17C8       ;                    ;
; Top-level entity name                                            ; FPGA_DC_IDE_FDC    ; FPGA_DC_IDE_FDC    ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                            ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                        ; Library ;
+-----------------------------------------------------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------------+---------+
; FPGA_DC_IDE_FDC.bdf                                                         ; yes             ; User Block Diagram/Schematic File      ; C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf    ;         ;
; 74138.bdf                                                                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74138.bdf                  ;         ;
; microcomputer.vhd                                                           ; yes             ; Auto-Found VHDL File                   ; C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/microcomputer.vhd      ;         ;
; t80s.vhd                                                                    ; yes             ; Auto-Found VHDL File                   ; C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/t80s.vhd               ;         ;
; t80.vhd                                                                     ; yes             ; Auto-Found VHDL File                   ; C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/t80.vhd                ;         ;
; t80_mcode.vhd                                                               ; yes             ; Auto-Found VHDL File                   ; C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/t80_mcode.vhd          ;         ;
; t80_alu.vhd                                                                 ; yes             ; Auto-Found VHDL File                   ; C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/t80_alu.vhd            ;         ;
; t80_reg.vhd                                                                 ; yes             ; Auto-Found VHDL File                   ; C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/t80_reg.vhd            ;         ;
; 74373.bdf                                                                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373.bdf                  ;         ;
; 74684.bdf                                                                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74684.bdf                  ;         ;
; 21mux.bdf                                                                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/21mux.bdf                  ;         ;
; pll01_50.v                                                                  ; yes             ; Auto-Found Wizard-Generated File       ; C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/pll01_50.v             ;         ;
; altpll.tdf                                                                  ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf                   ;         ;
; aglobal180.inc                                                              ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/aglobal180.inc               ;         ;
; stratix_pll.inc                                                             ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratix_pll.inc              ;         ;
; stratixii_pll.inc                                                           ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratixii_pll.inc            ;         ;
; cycloneii_pll.inc                                                           ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/cycloneii_pll.inc            ;         ;
; db/pll01_50_altpll.v                                                        ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/db/pll01_50_altpll.v   ;         ;
; 74154.bdf                                                                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74154.bdf                  ;         ;
; 74240.bdf                                                                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74240.bdf                  ;         ;
; 74273.bdf                                                                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74273.bdf                  ;         ;
; 74244.bdf                                                                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74244.bdf                  ;         ;
; fpga_rom_32k.v                                                              ; yes             ; Auto-Found Wizard-Generated File       ; C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/fpga_rom_32k.v         ;         ;
; altsyncram.tdf                                                              ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf               ;         ;
; stratix_ram_block.inc                                                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratix_ram_block.inc        ;         ;
; lpm_mux.inc                                                                 ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mux.inc                  ;         ;
; lpm_decode.inc                                                              ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_decode.inc               ;         ;
; a_rdenreg.inc                                                               ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_rdenreg.inc                ;         ;
; altrom.inc                                                                  ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.inc                   ;         ;
; altram.inc                                                                  ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altram.inc                   ;         ;
; altdpram.inc                                                                ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altdpram.inc                 ;         ;
; db/altsyncram_etg1.tdf                                                      ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/db/altsyncram_etg1.tdf ;         ;
; /users/john monahan/documents/s100/z80 programs/super_io_board/super_io.hex ; yes             ; Auto-Found Memory Initialization File  ; /users/john monahan/documents/s100/z80 programs/super_io_board/super_io.hex         ;         ;
; db/decode_f8a.tdf                                                           ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/db/decode_f8a.tdf      ;         ;
; db/mux_6nb.tdf                                                              ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/db/mux_6nb.tdf         ;         ;
; uart.v                                                                      ; yes             ; Auto-Found Verilog HDL File            ; C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/uart.v                 ;         ;
; 74139.bdf                                                                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74139.bdf                  ;         ;
; 7474.bdf                                                                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/7474.bdf                   ;         ;
; spi_16bit_master.vhd                                                        ; yes             ; Auto-Found VHDL File                   ; C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/spi_16bit_master.vhd   ;         ;
; counter01_32.v                                                              ; yes             ; Auto-Found Wizard-Generated File       ; C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/counter01_32.v         ;         ;
; lpm_counter.tdf                                                             ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_counter.tdf              ;         ;
; lpm_constant.inc                                                            ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_constant.inc             ;         ;
; lpm_add_sub.inc                                                             ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.inc              ;         ;
; cmpconst.inc                                                                ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/cmpconst.inc                 ;         ;
; lpm_compare.inc                                                             ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_compare.inc              ;         ;
; lpm_counter.inc                                                             ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_counter.inc              ;         ;
; dffeea.inc                                                                  ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dffeea.inc                   ;         ;
; alt_counter_stratix.inc                                                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_counter_stratix.inc      ;         ;
; db/cntr_rqh.tdf                                                             ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/db/cntr_rqh.tdf        ;         ;
+-----------------------------------------------------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                               ;
+---------------------------------------------+-----------------------------+
; Resource                                    ; Usage                       ;
+---------------------------------------------+-----------------------------+
; Estimated Total logic elements              ; 3,003                       ;
;                                             ;                             ;
; Total combinational functions               ; 2759                        ;
; Logic element usage by number of LUT inputs ;                             ;
;     -- 4 input functions                    ; 1834                        ;
;     -- 3 input functions                    ; 536                         ;
;     -- <=2 input functions                  ; 389                         ;
;                                             ;                             ;
; Logic elements by mode                      ;                             ;
;     -- normal mode                          ; 2518                        ;
;     -- arithmetic mode                      ; 241                         ;
;                                             ;                             ;
; Total registers                             ; 643                         ;
;     -- Dedicated logic registers            ; 643                         ;
;     -- I/O registers                        ; 0                           ;
;                                             ;                             ;
; I/O pins                                    ; 159                         ;
; Total memory bits                           ; 262144                      ;
;                                             ;                             ;
; Embedded Multiplier 9-bit elements          ; 0                           ;
;                                             ;                             ;
; Total PLLs                                  ; 1                           ;
;     -- PLLs                                 ; 1                           ;
;                                             ;                             ;
; Maximum fan-out node                        ; Microcomputer:inst|cpuClock ;
; Maximum fan-out                             ; 352                         ;
; Total fan-out                               ; 12433                       ;
; Average fan-out                             ; 3.31                        ;
+---------------------------------------------+-----------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------+------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                        ; Entity Name      ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------+------------------+--------------+
; |FPGA_DC_IDE_FDC                          ; 2759 (186)          ; 643 (11)                  ; 262144      ; 0            ; 0       ; 0         ; 159  ; 0            ; |FPGA_DC_IDE_FDC                                                                                                           ; FPGA_DC_IDE_FDC  ; work         ;
;    |21mux:inst289|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_DC_IDE_FDC|21mux:inst289                                                                                             ; 21mux            ; work         ;
;    |21mux:inst290|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_DC_IDE_FDC|21mux:inst290                                                                                             ; 21mux            ; work         ;
;    |21mux:inst291|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_DC_IDE_FDC|21mux:inst291                                                                                             ; 21mux            ; work         ;
;    |21mux:inst292|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_DC_IDE_FDC|21mux:inst292                                                                                             ; 21mux            ; work         ;
;    |21mux:inst293|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_DC_IDE_FDC|21mux:inst293                                                                                             ; 21mux            ; work         ;
;    |21mux:inst294|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_DC_IDE_FDC|21mux:inst294                                                                                             ; 21mux            ; work         ;
;    |21mux:inst295|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_DC_IDE_FDC|21mux:inst295                                                                                             ; 21mux            ; work         ;
;    |74138:inst16|                         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_DC_IDE_FDC|74138:inst16                                                                                              ; 74138            ; work         ;
;    |74138:inst217|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_DC_IDE_FDC|74138:inst217                                                                                             ; 74138            ; work         ;
;    |74138:inst218|                        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_DC_IDE_FDC|74138:inst218                                                                                             ; 74138            ; work         ;
;    |74138:inst386|                        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_DC_IDE_FDC|74138:inst386                                                                                             ; 74138            ; work         ;
;    |74138:inst77|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_DC_IDE_FDC|74138:inst77                                                                                              ; 74138            ; work         ;
;    |74138:inst80|                         ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_DC_IDE_FDC|74138:inst80                                                                                              ; 74138            ; work         ;
;    |74154:inst42|                         ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_DC_IDE_FDC|74154:inst42                                                                                              ; 74154            ; work         ;
;    |74244:inst255|                        ; 55 (55)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_DC_IDE_FDC|74244:inst255                                                                                             ; 74244            ; work         ;
;    |74244:inst260|                        ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_DC_IDE_FDC|74244:inst260                                                                                             ; 74244            ; work         ;
;    |74244:inst262|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_DC_IDE_FDC|74244:inst262                                                                                             ; 74244            ; work         ;
;    |74244:inst263|                        ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_DC_IDE_FDC|74244:inst263                                                                                             ; 74244            ; work         ;
;    |74244:inst264|                        ; 24 (24)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_DC_IDE_FDC|74244:inst264                                                                                             ; 74244            ; work         ;
;    |74244:inst265|                        ; 23 (23)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_DC_IDE_FDC|74244:inst265                                                                                             ; 74244            ; work         ;
;    |74244:inst273|                        ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_DC_IDE_FDC|74244:inst273                                                                                             ; 74244            ; work         ;
;    |74244:inst275|                        ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_DC_IDE_FDC|74244:inst275                                                                                             ; 74244            ; work         ;
;    |74244:inst313|                        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_DC_IDE_FDC|74244:inst313                                                                                             ; 74244            ; work         ;
;    |74244:inst415|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_DC_IDE_FDC|74244:inst415                                                                                             ; 74244            ; work         ;
;    |74244:inst417|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_DC_IDE_FDC|74244:inst417                                                                                             ; 74244            ; work         ;
;    |74273:inst133|                        ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_DC_IDE_FDC|74273:inst133                                                                                             ; 74273            ; work         ;
;    |74273:inst208|                        ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_DC_IDE_FDC|74273:inst208                                                                                             ; 74273            ; work         ;
;    |74273:inst215|                        ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_DC_IDE_FDC|74273:inst215                                                                                             ; 74273            ; work         ;
;    |74273:inst222|                        ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_DC_IDE_FDC|74273:inst222                                                                                             ; 74273            ; work         ;
;    |74273:inst76|                         ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_DC_IDE_FDC|74273:inst76                                                                                              ; 74273            ; work         ;
;    |74273:inst84|                         ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_DC_IDE_FDC|74273:inst84                                                                                              ; 74273            ; work         ;
;    |74273:inst87|                         ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_DC_IDE_FDC|74273:inst87                                                                                              ; 74273            ; work         ;
;    |74273:inst88|                         ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_DC_IDE_FDC|74273:inst88                                                                                              ; 74273            ; work         ;
;    |74273:inst94|                         ; 0 (0)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_DC_IDE_FDC|74273:inst94                                                                                              ; 74273            ; work         ;
;    |74273:inst98|                         ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_DC_IDE_FDC|74273:inst98                                                                                              ; 74273            ; work         ;
;    |74373:inst160|                        ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_DC_IDE_FDC|74373:inst160                                                                                             ; 74373            ; work         ;
;    |74373:inst176|                        ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_DC_IDE_FDC|74373:inst176                                                                                             ; 74373            ; work         ;
;    |74684:inst243|                        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_DC_IDE_FDC|74684:inst243                                                                                             ; 74684            ; work         ;
;    |7474:inst117|                         ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_DC_IDE_FDC|7474:inst117                                                                                              ; 7474             ; work         ;
;    |7474:inst122|                         ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_DC_IDE_FDC|7474:inst122                                                                                              ; 7474             ; work         ;
;    |7474:inst235|                         ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_DC_IDE_FDC|7474:inst235                                                                                              ; 7474             ; work         ;
;    |7474:inst326|                         ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_DC_IDE_FDC|7474:inst326                                                                                              ; 7474             ; work         ;
;    |Counter01_32:inst250|                 ; 23 (0)              ; 23 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_DC_IDE_FDC|Counter01_32:inst250                                                                                      ; Counter01_32     ; work         ;
;       |lpm_counter:LPM_COUNTER_component| ; 23 (0)              ; 23 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_DC_IDE_FDC|Counter01_32:inst250|lpm_counter:LPM_COUNTER_component                                                    ; lpm_counter      ; work         ;
;          |cntr_rqh:auto_generated|        ; 23 (23)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_DC_IDE_FDC|Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated                            ; cntr_rqh         ; work         ;
;    |Counter01_32:inst5|                   ; 17 (0)              ; 17 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_DC_IDE_FDC|Counter01_32:inst5                                                                                        ; Counter01_32     ; work         ;
;       |lpm_counter:LPM_COUNTER_component| ; 17 (0)              ; 17 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_DC_IDE_FDC|Counter01_32:inst5|lpm_counter:LPM_COUNTER_component                                                      ; lpm_counter      ; work         ;
;          |cntr_rqh:auto_generated|        ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_DC_IDE_FDC|Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated                              ; cntr_rqh         ; work         ;
;    |FPGA_ROM_32K:inst21|                  ; 17 (0)              ; 2 (0)                     ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_DC_IDE_FDC|FPGA_ROM_32K:inst21                                                                                       ; FPGA_ROM_32K     ; work         ;
;       |altsyncram:altsyncram_component|   ; 17 (0)              ; 2 (0)                     ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_DC_IDE_FDC|FPGA_ROM_32K:inst21|altsyncram:altsyncram_component                                                       ; altsyncram       ; work         ;
;          |altsyncram_etg1:auto_generated| ; 17 (0)              ; 2 (2)                     ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_DC_IDE_FDC|FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_etg1:auto_generated                        ; altsyncram_etg1  ; work         ;
;             |decode_f8a:rden_decode|      ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_DC_IDE_FDC|FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_etg1:auto_generated|decode_f8a:rden_decode ; decode_f8a       ; work         ;
;             |mux_6nb:mux2|                ; 13 (13)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_DC_IDE_FDC|FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_etg1:auto_generated|mux_6nb:mux2           ; mux_6nb          ; work         ;
;    |Microcomputer:inst|                   ; 2070 (8)            ; 359 (7)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_DC_IDE_FDC|Microcomputer:inst                                                                                        ; Microcomputer    ; work         ;
;       |T80s:cpu1|                         ; 2062 (12)           ; 352 (12)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_DC_IDE_FDC|Microcomputer:inst|T80s:cpu1                                                                              ; T80s             ; work         ;
;          |T80:u0|                         ; 2050 (845)          ; 340 (212)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_DC_IDE_FDC|Microcomputer:inst|T80s:cpu1|T80:u0                                                                       ; T80              ; work         ;
;             |T80_ALU:alu|                 ; 471 (471)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_DC_IDE_FDC|Microcomputer:inst|T80s:cpu1|T80:u0|T80_ALU:alu                                                           ; T80_ALU          ; work         ;
;             |T80_MCode:mcode|             ; 478 (478)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_DC_IDE_FDC|Microcomputer:inst|T80s:cpu1|T80:u0|T80_MCode:mcode                                                       ; T80_MCode        ; work         ;
;             |T80_Reg:Regs|                ; 256 (256)           ; 128 (128)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_DC_IDE_FDC|Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs                                                          ; T80_Reg          ; work         ;
;    |PLL01_50:inst4|                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_DC_IDE_FDC|PLL01_50:inst4                                                                                            ; PLL01_50         ; work         ;
;       |altpll:altpll_component|           ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_DC_IDE_FDC|PLL01_50:inst4|altpll:altpll_component                                                                    ; altpll           ; work         ;
;          |PLL01_50_altpll:auto_generated| ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_DC_IDE_FDC|PLL01_50:inst4|altpll:altpll_component|PLL01_50_altpll:auto_generated                                     ; PLL01_50_altpll  ; work         ;
;    |spi_16bit_master:inst74|              ; 121 (121)           ; 78 (78)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_DC_IDE_FDC|spi_16bit_master:inst74                                                                                   ; spi_16bit_master ; work         ;
;    |uart:inst8|                           ; 144 (144)           ; 70 (70)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA_DC_IDE_FDC|uart:inst8                                                                                                ; uart             ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------+------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------+----------------------------------------------------------------------------------------------+
; Name                                                                                          ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                                                                          ;
+-----------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------+----------------------------------------------------------------------------------------------+
; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_etg1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 32768        ; 8            ; --           ; --           ; 262144 ; ../../../../../../Users/John Monahan/Documents/S100/Z80 Programs/Super_IO_Board/SUPER_IO.HEX ;
+-----------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------+----------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------+
; State Machine - |FPGA_DC_IDE_FDC|uart:inst8|tx_state                                           ;
+---------------------------+------------------+---------------------------+---------------------+
; Name                      ; tx_state.TX_IDLE ; tx_state.TX_DELAY_RESTART ; tx_state.TX_SENDING ;
+---------------------------+------------------+---------------------------+---------------------+
; tx_state.TX_IDLE          ; 0                ; 0                         ; 0                   ;
; tx_state.TX_SENDING       ; 1                ; 0                         ; 1                   ;
; tx_state.TX_DELAY_RESTART ; 1                ; 1                         ; 0                   ;
+---------------------------+------------------+---------------------------+---------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |FPGA_DC_IDE_FDC|uart:inst8|recv_state                                                                                                                                                         ;
+-----------------------------+------------------------+---------------------+-----------------------------+--------------------------+-------------------------+---------------------------+--------------------+
; Name                        ; recv_state.RX_RECEIVED ; recv_state.RX_ERROR ; recv_state.RX_DELAY_RESTART ; recv_state.RX_CHECK_STOP ; recv_state.RX_READ_BITS ; recv_state.RX_CHECK_START ; recv_state.RX_IDLE ;
+-----------------------------+------------------------+---------------------+-----------------------------+--------------------------+-------------------------+---------------------------+--------------------+
; recv_state.RX_IDLE          ; 0                      ; 0                   ; 0                           ; 0                        ; 0                       ; 0                         ; 0                  ;
; recv_state.RX_CHECK_START   ; 0                      ; 0                   ; 0                           ; 0                        ; 0                       ; 1                         ; 1                  ;
; recv_state.RX_READ_BITS     ; 0                      ; 0                   ; 0                           ; 0                        ; 1                       ; 0                         ; 1                  ;
; recv_state.RX_CHECK_STOP    ; 0                      ; 0                   ; 0                           ; 1                        ; 0                       ; 0                         ; 1                  ;
; recv_state.RX_DELAY_RESTART ; 0                      ; 0                   ; 1                           ; 0                        ; 0                       ; 0                         ; 1                  ;
; recv_state.RX_ERROR         ; 0                      ; 1                   ; 0                           ; 0                        ; 0                       ; 0                         ; 1                  ;
; recv_state.RX_RECEIVED      ; 1                      ; 0                   ; 0                           ; 0                        ; 0                       ; 0                         ; 1                  ;
+-----------------------------+------------------------+---------------------+-----------------------------+--------------------------+-------------------------+---------------------------+--------------------+


+----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                ;
+-----------------------------------------------------+---------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------+------------------------+
; inst538                                             ; inst304             ; yes                    ;
; inst540                                             ; inst304             ; yes                    ;
; 74373:inst160|14                                    ; S100_pSYNC          ; yes                    ;
; 74373:inst176|19                                    ; S100_pSYNC          ; yes                    ;
; 74373:inst176|18                                    ; S100_pSYNC          ; yes                    ;
; 74373:inst176|17                                    ; S100_pSYNC          ; yes                    ;
; 74373:inst176|16                                    ; S100_pSYNC          ; yes                    ;
; 74373:inst176|15                                    ; S100_pSYNC          ; yes                    ;
; 74373:inst176|14                                    ; S100_pSYNC          ; yes                    ;
; 74373:inst176|13                                    ; S100_pSYNC          ; yes                    ;
; 74373:inst176|12                                    ; S100_pSYNC          ; yes                    ;
; 74373:inst160|19                                    ; S100_pSYNC          ; yes                    ;
; 74373:inst160|18                                    ; S100_pSYNC          ; yes                    ;
; 74373:inst160|17                                    ; S100_pSYNC          ; yes                    ;
; 74373:inst160|16                                    ; S100_pSYNC          ; yes                    ;
; 74373:inst160|15                                    ; S100_pSYNC          ; yes                    ;
; inst188                                             ; inst111             ; yes                    ;
; inst230                                             ; inst97              ; yes                    ;
; inst210                                             ; inst183             ; yes                    ;
; 74373:inst160|13                                    ; S100_pSYNC          ; yes                    ;
; 74373:inst160|12                                    ; S100_pSYNC          ; yes                    ;
; inst531                                             ; inst303             ; yes                    ;
; inst532                                             ; inst303             ; yes                    ;
; inst533                                             ; inst303             ; yes                    ;
; inst539                                             ; inst303             ; yes                    ;
; inst541                                             ; inst303             ; yes                    ;
; inst542                                             ; inst303             ; yes                    ;
; inst254                                             ; inst124             ; yes                    ;
; inst402                                             ; inst71              ; yes                    ;
; inst318                                             ; inst186             ; yes                    ;
; inst547                                             ; inst304             ; yes                    ;
; inst548                                             ; inst304             ; yes                    ;
; inst551                                             ; inst304             ; yes                    ;
; inst550                                             ; inst304             ; yes                    ;
; inst546                                             ; inst304             ; yes                    ;
; inst158[0]                                          ; inst164             ; yes                    ;
; inst339                                             ; inst183             ; yes                    ;
; inst446                                             ; inst65              ; yes                    ;
; inst158[1]                                          ; inst164             ; yes                    ;
; inst170[3]                                          ; inst190             ; yes                    ;
; inst409                                             ; inst67              ; yes                    ;
; inst416                                             ; inst72              ; yes                    ;
; inst240                                             ; inst15              ; yes                    ;
; inst170[0]                                          ; inst190             ; yes                    ;
; inst194                                             ; inst205             ; yes                    ;
; inst406                                             ; inst67              ; yes                    ;
; inst245                                             ; inst15              ; yes                    ;
; inst170[1]                                          ; inst190             ; yes                    ;
; inst195                                             ; inst205             ; yes                    ;
; inst407                                             ; inst67              ; yes                    ;
; inst244                                             ; inst15              ; yes                    ;
; inst170[6]                                          ; inst190             ; yes                    ;
; inst413                                             ; inst67              ; yes                    ;
; inst226                                             ; inst15              ; yes                    ;
; inst170[2]                                          ; inst190             ; yes                    ;
; inst196                                             ; inst205             ; yes                    ;
; inst408                                             ; inst67              ; yes                    ;
; inst242                                             ; inst15              ; yes                    ;
; inst170[4]                                          ; inst190             ; yes                    ;
; inst410                                             ; inst67              ; yes                    ;
; inst236                                             ; inst15              ; yes                    ;
; inst170[5]                                          ; inst190             ; yes                    ;
; inst411                                             ; inst67              ; yes                    ;
; inst232                                             ; inst15              ; yes                    ;
; inst170[7]                                          ; inst190             ; yes                    ;
; inst201                                             ; inst205             ; yes                    ;
; inst414                                             ; inst67              ; yes                    ;
; inst225                                             ; inst15              ; yes                    ;
; inst445                                             ; inst65              ; yes                    ;
; inst158[2]                                          ; inst164             ; yes                    ;
; inst444                                             ; inst65              ; yes                    ;
; inst158[3]                                          ; inst164             ; yes                    ;
; inst443                                             ; inst65              ; yes                    ;
; inst158[4]                                          ; inst164             ; yes                    ;
; inst442                                             ; inst65              ; yes                    ;
; inst158[5]                                          ; inst164             ; yes                    ;
; inst441                                             ; inst65              ; yes                    ;
; inst158[6]                                          ; inst164             ; yes                    ;
; inst440                                             ; inst65              ; yes                    ;
; inst158[7]                                          ; inst164             ; yes                    ;
; inst439                                             ; inst65              ; yes                    ;
; inst433                                             ; inst61              ; yes                    ;
; inst432                                             ; inst61              ; yes                    ;
; inst431                                             ; inst61              ; yes                    ;
; inst430                                             ; inst61              ; yes                    ;
; inst429                                             ; inst61              ; yes                    ;
; inst428                                             ; inst61              ; yes                    ;
; inst427                                             ; inst61              ; yes                    ;
; inst426                                             ; inst61              ; yes                    ;
; Number of user-specified and inferred latches = 89  ;                     ;                        ;
+-----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------+---------------------------------------------------+
; Register name                                                                                          ; Reason for Removal                                ;
+--------------------------------------------------------------------------------------------------------+---------------------------------------------------+
; inst95                                                                                                 ; Stuck at VCC due to stuck port data_in            ;
; Microcomputer:inst|T80s:cpu1|T80:u0|OldNMI_n                                                           ; Lost fanout                                       ;
; Microcomputer:inst|T80s:cpu1|T80:u0|BusReq_s                                                           ; Stuck at GND due to stuck port data_in            ;
; Microcomputer:inst|T80s:cpu1|T80:u0|BusAck                                                             ; Stuck at GND due to stuck port data_in            ;
; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[23..31] ; Lost fanout                                       ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[17..31]   ; Lost fanout                                       ;
; spi_16bit_master:inst74|clk_ratio[1..30]                                                               ; Stuck at GND due to stuck port data_in            ;
; Microcomputer:inst|T80s:cpu1|T80:u0|NMI_s                                                              ; Stuck at GND due to stuck port data_in            ;
; Microcomputer:inst|T80s:cpu1|T80:u0|NMICycle                                                           ; Stuck at GND due to stuck port data_in            ;
; spi_16bit_master:inst74|last_bit_rx[0..4]                                                              ; Stuck at GND due to stuck port data_in            ;
; spi_16bit_master:inst74|slave[0]                                                                       ; Merged with spi_16bit_master:inst74|clk_ratio[31] ;
; spi_16bit_master:inst74|continue                                                                       ; Stuck at GND due to stuck port data_in            ;
; spi_16bit_master:inst74|clk_ratio[0]                                                                   ; Stuck at VCC due to stuck port data_in            ;
; uart:inst8|recv_state~6                                                                                ; Lost fanout                                       ;
; uart:inst8|recv_state~7                                                                                ; Lost fanout                                       ;
; uart:inst8|recv_state~8                                                                                ; Lost fanout                                       ;
; spi_16bit_master:inst74|last_bit_rx[5]                                                                 ; Merged with spi_16bit_master:inst74|clk_ratio[31] ;
; Total Number of Removed Registers = 72                                                                 ;                                                   ;
+--------------------------------------------------------------------------------------------------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                           ;
+----------------------------------------------+---------------------------+--------------------------------------------+
; Register name                                ; Reason for Removal        ; Registers Removed due to This Register     ;
+----------------------------------------------+---------------------------+--------------------------------------------+
; Microcomputer:inst|T80s:cpu1|T80:u0|BusReq_s ; Stuck at GND              ; Microcomputer:inst|T80s:cpu1|T80:u0|BusAck ;
;                                              ; due to stuck port data_in ;                                            ;
; spi_16bit_master:inst74|clk_ratio[30]        ; Stuck at GND              ; spi_16bit_master:inst74|continue           ;
;                                              ; due to stuck port data_in ;                                            ;
+----------------------------------------------+---------------------------+--------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 643   ;
; Number of registers using Synchronous Clear  ; 12    ;
; Number of registers using Synchronous Load   ; 19    ;
; Number of registers using Asynchronous Clear ; 288   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 354   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------+
; Inverted Register Statistics                            ;
+-----------------------------------------------+---------+
; Inverted Register                             ; Fan out ;
+-----------------------------------------------+---------+
; Microcomputer:inst|T80s:cpu1|IORQ_n           ; 8       ;
; Microcomputer:inst|T80s:cpu1|WR_n             ; 22      ;
; Microcomputer:inst|T80s:cpu1|MREQ_n           ; 7       ;
; Microcomputer:inst|T80s:cpu1|RD_n             ; 15      ;
; uart:inst8|tx_out                             ; 2       ;
; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[0] ; 88      ;
; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]      ; 11      ;
; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]      ; 14      ;
; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; 8       ;
; Microcomputer:inst|T80s:cpu1|T80:u0|F[7]      ; 7       ;
; Microcomputer:inst|T80s:cpu1|T80:u0|SP[2]     ; 4       ;
; Microcomputer:inst|T80s:cpu1|T80:u0|SP[1]     ; 4       ;
; Microcomputer:inst|T80s:cpu1|T80:u0|SP[6]     ; 4       ;
; Microcomputer:inst|T80s:cpu1|T80:u0|SP[3]     ; 4       ;
; Microcomputer:inst|T80s:cpu1|T80:u0|SP[0]     ; 4       ;
; Microcomputer:inst|T80s:cpu1|T80:u0|SP[4]     ; 4       ;
; Microcomputer:inst|T80s:cpu1|T80:u0|SP[5]     ; 4       ;
; Microcomputer:inst|T80s:cpu1|T80:u0|SP[7]     ; 4       ;
; uart:inst8|tx_clk_divider[1]                  ; 1       ;
; uart:inst8|tx_clk_divider[2]                  ; 1       ;
; uart:inst8|tx_clk_divider[6]                  ; 1       ;
; uart:inst8|tx_clk_divider[8]                  ; 1       ;
; Microcomputer:inst|T80s:cpu1|T80:u0|SP[8]     ; 4       ;
; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[0]    ; 7       ;
; Microcomputer:inst|T80s:cpu1|T80:u0|SP[9]     ; 4       ;
; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[1]    ; 7       ;
; Microcomputer:inst|T80s:cpu1|T80:u0|SP[10]    ; 4       ;
; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[2]    ; 7       ;
; Microcomputer:inst|T80s:cpu1|T80:u0|SP[11]    ; 4       ;
; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[3]    ; 9       ;
; Microcomputer:inst|T80s:cpu1|T80:u0|SP[12]    ; 4       ;
; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[4]    ; 7       ;
; Microcomputer:inst|T80s:cpu1|T80:u0|SP[13]    ; 4       ;
; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[5]    ; 9       ;
; Microcomputer:inst|T80s:cpu1|T80:u0|SP[14]    ; 4       ;
; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[6]    ; 7       ;
; Microcomputer:inst|T80s:cpu1|T80:u0|SP[15]    ; 4       ;
; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[7]    ; 7       ;
; spi_16bit_master:inst74|ss_n[0]               ; 3       ;
; spi_16bit_master:inst74|clk_ratio[31]         ; 5       ;
; spi_16bit_master:inst74|count[31]             ; 2       ;
; spi_16bit_master:inst74|count[0]              ; 4       ;
; Microcomputer:inst|T80s:cpu1|T80:u0|F[4]      ; 7       ;
; Microcomputer:inst|T80s:cpu1|T80:u0|F[1]      ; 18      ;
; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[6]     ; 1       ;
; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[0]     ; 1       ;
; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[2]     ; 1       ;
; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[7]     ; 1       ;
; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[0]     ; 1       ;
; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[1]     ; 1       ;
; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[2]     ; 1       ;
; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[3]     ; 1       ;
; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[4]     ; 1       ;
; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[5]     ; 1       ;
; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[6]     ; 1       ;
; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[7]     ; 1       ;
; spi_16bit_master:inst74|busy                  ; 2       ;
; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[4]     ; 1       ;
; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[1]     ; 1       ;
; Microcomputer:inst|T80s:cpu1|T80:u0|F[5]      ; 2       ;
; Microcomputer:inst|T80s:cpu1|T80:u0|F[3]      ; 2       ;
; uart:inst8|rx_clk_divider[1]                  ; 1       ;
; uart:inst8|rx_clk_divider[2]                  ; 1       ;
; uart:inst8|rx_clk_divider[6]                  ; 1       ;
; uart:inst8|rx_clk_divider[8]                  ; 1       ;
; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[5]     ; 1       ;
; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[3]     ; 1       ;
; Total number of inverted registers = 67       ;         ;
+-----------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_DC_IDE_FDC|Microcomputer:inst|T80s:cpu1|T80:u0|ALU_Op_r[2]          ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |FPGA_DC_IDE_FDC|spi_16bit_master:inst74|tx_buffer[4]                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |FPGA_DC_IDE_FDC|Microcomputer:inst|T80s:cpu1|T80:u0|RegAddrC[1]          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |FPGA_DC_IDE_FDC|Microcomputer:inst|T80s:cpu1|T80:u0|Read_To_Reg_r[0]     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_DC_IDE_FDC|Microcomputer:inst|T80s:cpu1|T80:u0|XY_State[0]          ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |FPGA_DC_IDE_FDC|uart:inst8|tx_clk_divider[4]                             ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |FPGA_DC_IDE_FDC|uart:inst8|rx_clk_divider[0]                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_DC_IDE_FDC|Microcomputer:inst|T80s:cpu1|T80:u0|ISet[1]              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |FPGA_DC_IDE_FDC|Microcomputer:inst|T80s:cpu1|T80:u0|TState[2]            ;
; 4:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |FPGA_DC_IDE_FDC|spi_16bit_master:inst74|count[30]                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |FPGA_DC_IDE_FDC|Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[1]            ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |FPGA_DC_IDE_FDC|Microcomputer:inst|T80s:cpu1|T80:u0|R[2]                 ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |FPGA_DC_IDE_FDC|spi_16bit_master:inst74|clk_toggles[0]                   ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |FPGA_DC_IDE_FDC|Microcomputer:inst|T80s:cpu1|T80:u0|IR[1]                ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |FPGA_DC_IDE_FDC|Microcomputer:inst|T80s:cpu1|T80:u0|TmpAddr[6]           ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |FPGA_DC_IDE_FDC|Microcomputer:inst|T80s:cpu1|T80:u0|TmpAddr[4]           ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |FPGA_DC_IDE_FDC|Microcomputer:inst|T80s:cpu1|T80:u0|TmpAddr[14]          ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |FPGA_DC_IDE_FDC|uart:inst8|tx_bits_remaining[3]                          ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |FPGA_DC_IDE_FDC|uart:inst8|tx_data[0]                                    ;
; 12:1               ; 8 bits    ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |FPGA_DC_IDE_FDC|Microcomputer:inst|T80s:cpu1|T80:u0|BusA[7]              ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |FPGA_DC_IDE_FDC|Microcomputer:inst|T80s:cpu1|T80:u0|BusB[7]              ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |FPGA_DC_IDE_FDC|uart:inst8|tx_countdown[5]                               ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |FPGA_DC_IDE_FDC|uart:inst8|tx_countdown[3]                               ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |FPGA_DC_IDE_FDC|uart:inst8|rx_bits_remaining[0]                          ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; Yes        ; |FPGA_DC_IDE_FDC|uart:inst8|rx_countdown[2]                               ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |FPGA_DC_IDE_FDC|uart:inst8|rx_countdown[5]                               ;
; 10:1               ; 7 bits    ; 42 LEs        ; 21 LEs               ; 21 LEs                 ; Yes        ; |FPGA_DC_IDE_FDC|Microcomputer:inst|T80s:cpu1|T80:u0|PC[4]                ;
; 16:1               ; 8 bits    ; 80 LEs        ; 32 LEs               ; 48 LEs                 ; Yes        ; |FPGA_DC_IDE_FDC|Microcomputer:inst|T80s:cpu1|T80:u0|A[7]                 ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |FPGA_DC_IDE_FDC|Microcomputer:inst|T80s:cpu1|T80:u0|PC[13]               ;
; 17:1               ; 8 bits    ; 88 LEs        ; 40 LEs               ; 48 LEs                 ; Yes        ; |FPGA_DC_IDE_FDC|Microcomputer:inst|T80s:cpu1|T80:u0|A[15]                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |FPGA_DC_IDE_FDC|uart:inst8|tx_clk_divider[1]                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |FPGA_DC_IDE_FDC|uart:inst8|rx_clk_divider[8]                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |FPGA_DC_IDE_FDC|spi_16bit_master:inst74|count[31]                        ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |FPGA_DC_IDE_FDC|Microcomputer:inst|T80s:cpu1|T80:u0|SP[1]                ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |FPGA_DC_IDE_FDC|Microcomputer:inst|T80s:cpu1|T80:u0|SP[14]               ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |FPGA_DC_IDE_FDC|Microcomputer:inst|T80s:cpu1|T80:u0|DO[6]                ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |FPGA_DC_IDE_FDC|Microcomputer:inst|T80s:cpu1|T80:u0|ACC[4]               ;
; 17:1               ; 2 bits    ; 22 LEs        ; 12 LEs               ; 10 LEs                 ; Yes        ; |FPGA_DC_IDE_FDC|Microcomputer:inst|T80s:cpu1|T80:u0|F[5]                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |FPGA_DC_IDE_FDC|Microcomputer:inst|T80s:cpu1|T80:u0|T80_ALU:alu|Q_t      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |FPGA_DC_IDE_FDC|Microcomputer:inst|T80s:cpu1|T80:u0|T80_ALU:alu|DAA_Q[2] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |FPGA_DC_IDE_FDC|Microcomputer:inst|T80s:cpu1|T80:u0|Save_Mux[3]          ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |FPGA_DC_IDE_FDC|Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|Mux45   ;
; 8:1                ; 8 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; No         ; |FPGA_DC_IDE_FDC|Microcomputer:inst|T80s:cpu1|T80:u0|T80_ALU:alu|Mux8     ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |FPGA_DC_IDE_FDC|Microcomputer:inst|T80s:cpu1|T80:u0|T80_ALU:alu|DAA_Q[7] ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |FPGA_DC_IDE_FDC|Microcomputer:inst|T80s:cpu1|T80:u0|RegDIL[7]            ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |FPGA_DC_IDE_FDC|Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|Mux21   ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |FPGA_DC_IDE_FDC|Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|Mux8    ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |FPGA_DC_IDE_FDC|Microcomputer:inst|T80s:cpu1|T80:u0|RegAddrA[1]          ;
; 17:1               ; 4 bits    ; 44 LEs        ; 24 LEs               ; 20 LEs                 ; No         ; |FPGA_DC_IDE_FDC|Microcomputer:inst|T80s:cpu1|T80:u0|Save_Mux[2]          ;
; 19:1               ; 2 bits    ; 24 LEs        ; 4 LEs                ; 20 LEs                 ; No         ; |FPGA_DC_IDE_FDC|Microcomputer:inst|T80s:cpu1|T80:u0|RegWEH               ;
; 10:1               ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |FPGA_DC_IDE_FDC|Microcomputer:inst|T80s:cpu1|T80:u0|Save_Mux[7]          ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |FPGA_DC_IDE_FDC|uart:inst8|Selector6                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Source assignments for FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_etg1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------+
; Assignment                      ; Value              ; From ; To                                          ;
+---------------------------------+--------------------+------+---------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                           ;
+---------------------------------+--------------------+------+---------------------------------------------+


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Microcomputer:inst|t80s:cpu1 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; mode           ; 1     ; Signed Integer                                   ;
; t2write        ; 1     ; Signed Integer                                   ;
; iowait         ; 0     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Microcomputer:inst|t80s:cpu1|T80:u0 ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; mode           ; 1     ; Signed Integer                                          ;
; iowait         ; 0     ; Signed Integer                                          ;
; flag_c         ; 0     ; Signed Integer                                          ;
; flag_n         ; 1     ; Signed Integer                                          ;
; flag_p         ; 2     ; Signed Integer                                          ;
; flag_x         ; 3     ; Signed Integer                                          ;
; flag_h         ; 4     ; Signed Integer                                          ;
; flag_y         ; 5     ; Signed Integer                                          ;
; flag_z         ; 6     ; Signed Integer                                          ;
; flag_s         ; 7     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Microcomputer:inst|t80s:cpu1|T80:u0|T80_MCode:mcode ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; mode           ; 1     ; Signed Integer                                                          ;
; flag_c         ; 0     ; Signed Integer                                                          ;
; flag_n         ; 1     ; Signed Integer                                                          ;
; flag_p         ; 2     ; Signed Integer                                                          ;
; flag_x         ; 3     ; Signed Integer                                                          ;
; flag_h         ; 4     ; Signed Integer                                                          ;
; flag_y         ; 5     ; Signed Integer                                                          ;
; flag_z         ; 6     ; Signed Integer                                                          ;
; flag_s         ; 7     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Microcomputer:inst|t80s:cpu1|T80:u0|T80_ALU:alu ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; mode           ; 1     ; Signed Integer                                                      ;
; flag_c         ; 0     ; Signed Integer                                                      ;
; flag_n         ; 1     ; Signed Integer                                                      ;
; flag_p         ; 2     ; Signed Integer                                                      ;
; flag_x         ; 3     ; Signed Integer                                                      ;
; flag_h         ; 4     ; Signed Integer                                                      ;
; flag_y         ; 5     ; Signed Integer                                                      ;
; flag_z         ; 6     ; Signed Integer                                                      ;
; flag_s         ; 7     ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL01_50:inst4|altpll:altpll_component ;
+-------------------------------+----------------------------+------------------------+
; Parameter Name                ; Value                      ; Type                   ;
+-------------------------------+----------------------------+------------------------+
; OPERATION_MODE                ; NORMAL                     ; Untyped                ;
; PLL_TYPE                      ; AUTO                       ; Untyped                ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL01_50 ; Untyped                ;
; QUALIFY_CONF_DONE             ; OFF                        ; Untyped                ;
; COMPENSATE_CLOCK              ; CLK0                       ; Untyped                ;
; SCAN_CHAIN                    ; LONG                       ; Untyped                ;
; PRIMARY_CLOCK                 ; INCLK0                     ; Untyped                ;
; INCLK0_INPUT_FREQUENCY        ; 20000                      ; Signed Integer         ;
; INCLK1_INPUT_FREQUENCY        ; 0                          ; Untyped                ;
; GATE_LOCK_SIGNAL              ; NO                         ; Untyped                ;
; GATE_LOCK_COUNTER             ; 0                          ; Untyped                ;
; LOCK_HIGH                     ; 1                          ; Untyped                ;
; LOCK_LOW                      ; 1                          ; Untyped                ;
; VALID_LOCK_MULTIPLIER         ; 1                          ; Untyped                ;
; INVALID_LOCK_MULTIPLIER       ; 5                          ; Untyped                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                        ; Untyped                ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                        ; Untyped                ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                        ; Untyped                ;
; SKIP_VCO                      ; OFF                        ; Untyped                ;
; SWITCH_OVER_COUNTER           ; 0                          ; Untyped                ;
; SWITCH_OVER_TYPE              ; AUTO                       ; Untyped                ;
; FEEDBACK_SOURCE               ; EXTCLK0                    ; Untyped                ;
; BANDWIDTH                     ; 0                          ; Untyped                ;
; BANDWIDTH_TYPE                ; AUTO                       ; Untyped                ;
; SPREAD_FREQUENCY              ; 0                          ; Untyped                ;
; DOWN_SPREAD                   ; 0                          ; Untyped                ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                        ; Untyped                ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                        ; Untyped                ;
; CLK9_MULTIPLY_BY              ; 0                          ; Untyped                ;
; CLK8_MULTIPLY_BY              ; 0                          ; Untyped                ;
; CLK7_MULTIPLY_BY              ; 0                          ; Untyped                ;
; CLK6_MULTIPLY_BY              ; 0                          ; Untyped                ;
; CLK5_MULTIPLY_BY              ; 1                          ; Untyped                ;
; CLK4_MULTIPLY_BY              ; 1                          ; Untyped                ;
; CLK3_MULTIPLY_BY              ; 4                          ; Signed Integer         ;
; CLK2_MULTIPLY_BY              ; 3                          ; Signed Integer         ;
; CLK1_MULTIPLY_BY              ; 1                          ; Signed Integer         ;
; CLK0_MULTIPLY_BY              ; 1                          ; Signed Integer         ;
; CLK9_DIVIDE_BY                ; 0                          ; Untyped                ;
; CLK8_DIVIDE_BY                ; 0                          ; Untyped                ;
; CLK7_DIVIDE_BY                ; 0                          ; Untyped                ;
; CLK6_DIVIDE_BY                ; 0                          ; Untyped                ;
; CLK5_DIVIDE_BY                ; 1                          ; Untyped                ;
; CLK4_DIVIDE_BY                ; 1                          ; Untyped                ;
; CLK3_DIVIDE_BY                ; 5                          ; Signed Integer         ;
; CLK2_DIVIDE_BY                ; 10                         ; Signed Integer         ;
; CLK1_DIVIDE_BY                ; 5                          ; Signed Integer         ;
; CLK0_DIVIDE_BY                ; 25                         ; Signed Integer         ;
; CLK9_PHASE_SHIFT              ; 0                          ; Untyped                ;
; CLK8_PHASE_SHIFT              ; 0                          ; Untyped                ;
; CLK7_PHASE_SHIFT              ; 0                          ; Untyped                ;
; CLK6_PHASE_SHIFT              ; 0                          ; Untyped                ;
; CLK5_PHASE_SHIFT              ; 0                          ; Untyped                ;
; CLK4_PHASE_SHIFT              ; 0                          ; Untyped                ;
; CLK3_PHASE_SHIFT              ; 0                          ; Untyped                ;
; CLK2_PHASE_SHIFT              ; 0                          ; Untyped                ;
; CLK1_PHASE_SHIFT              ; 0                          ; Untyped                ;
; CLK0_PHASE_SHIFT              ; 0                          ; Untyped                ;
; CLK5_TIME_DELAY               ; 0                          ; Untyped                ;
; CLK4_TIME_DELAY               ; 0                          ; Untyped                ;
; CLK3_TIME_DELAY               ; 0                          ; Untyped                ;
; CLK2_TIME_DELAY               ; 0                          ; Untyped                ;
; CLK1_TIME_DELAY               ; 0                          ; Untyped                ;
; CLK0_TIME_DELAY               ; 0                          ; Untyped                ;
; CLK9_DUTY_CYCLE               ; 50                         ; Untyped                ;
; CLK8_DUTY_CYCLE               ; 50                         ; Untyped                ;
; CLK7_DUTY_CYCLE               ; 50                         ; Untyped                ;
; CLK6_DUTY_CYCLE               ; 50                         ; Untyped                ;
; CLK5_DUTY_CYCLE               ; 50                         ; Untyped                ;
; CLK4_DUTY_CYCLE               ; 50                         ; Untyped                ;
; CLK3_DUTY_CYCLE               ; 50                         ; Signed Integer         ;
; CLK2_DUTY_CYCLE               ; 50                         ; Signed Integer         ;
; CLK1_DUTY_CYCLE               ; 50                         ; Signed Integer         ;
; CLK0_DUTY_CYCLE               ; 50                         ; Signed Integer         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                ;
; LOCK_WINDOW_UI                ;  0.05                      ; Untyped                ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                     ; Untyped                ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                     ; Untyped                ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                     ; Untyped                ;
; DPA_MULTIPLY_BY               ; 0                          ; Untyped                ;
; DPA_DIVIDE_BY                 ; 1                          ; Untyped                ;
; DPA_DIVIDER                   ; 0                          ; Untyped                ;
; EXTCLK3_MULTIPLY_BY           ; 1                          ; Untyped                ;
; EXTCLK2_MULTIPLY_BY           ; 1                          ; Untyped                ;
; EXTCLK1_MULTIPLY_BY           ; 1                          ; Untyped                ;
; EXTCLK0_MULTIPLY_BY           ; 1                          ; Untyped                ;
; EXTCLK3_DIVIDE_BY             ; 1                          ; Untyped                ;
; EXTCLK2_DIVIDE_BY             ; 1                          ; Untyped                ;
; EXTCLK1_DIVIDE_BY             ; 1                          ; Untyped                ;
; EXTCLK0_DIVIDE_BY             ; 1                          ; Untyped                ;
; EXTCLK3_PHASE_SHIFT           ; 0                          ; Untyped                ;
; EXTCLK2_PHASE_SHIFT           ; 0                          ; Untyped                ;
; EXTCLK1_PHASE_SHIFT           ; 0                          ; Untyped                ;
; EXTCLK0_PHASE_SHIFT           ; 0                          ; Untyped                ;
; EXTCLK3_TIME_DELAY            ; 0                          ; Untyped                ;
; EXTCLK2_TIME_DELAY            ; 0                          ; Untyped                ;
; EXTCLK1_TIME_DELAY            ; 0                          ; Untyped                ;
; EXTCLK0_TIME_DELAY            ; 0                          ; Untyped                ;
; EXTCLK3_DUTY_CYCLE            ; 50                         ; Untyped                ;
; EXTCLK2_DUTY_CYCLE            ; 50                         ; Untyped                ;
; EXTCLK1_DUTY_CYCLE            ; 50                         ; Untyped                ;
; EXTCLK0_DUTY_CYCLE            ; 50                         ; Untyped                ;
; VCO_MULTIPLY_BY               ; 0                          ; Untyped                ;
; VCO_DIVIDE_BY                 ; 0                          ; Untyped                ;
; SCLKOUT0_PHASE_SHIFT          ; 0                          ; Untyped                ;
; SCLKOUT1_PHASE_SHIFT          ; 0                          ; Untyped                ;
; VCO_MIN                       ; 0                          ; Untyped                ;
; VCO_MAX                       ; 0                          ; Untyped                ;
; VCO_CENTER                    ; 0                          ; Untyped                ;
; PFD_MIN                       ; 0                          ; Untyped                ;
; PFD_MAX                       ; 0                          ; Untyped                ;
; M_INITIAL                     ; 0                          ; Untyped                ;
; M                             ; 0                          ; Untyped                ;
; N                             ; 1                          ; Untyped                ;
; M2                            ; 1                          ; Untyped                ;
; N2                            ; 1                          ; Untyped                ;
; SS                            ; 1                          ; Untyped                ;
; C0_HIGH                       ; 0                          ; Untyped                ;
; C1_HIGH                       ; 0                          ; Untyped                ;
; C2_HIGH                       ; 0                          ; Untyped                ;
; C3_HIGH                       ; 0                          ; Untyped                ;
; C4_HIGH                       ; 0                          ; Untyped                ;
; C5_HIGH                       ; 0                          ; Untyped                ;
; C6_HIGH                       ; 0                          ; Untyped                ;
; C7_HIGH                       ; 0                          ; Untyped                ;
; C8_HIGH                       ; 0                          ; Untyped                ;
; C9_HIGH                       ; 0                          ; Untyped                ;
; C0_LOW                        ; 0                          ; Untyped                ;
; C1_LOW                        ; 0                          ; Untyped                ;
; C2_LOW                        ; 0                          ; Untyped                ;
; C3_LOW                        ; 0                          ; Untyped                ;
; C4_LOW                        ; 0                          ; Untyped                ;
; C5_LOW                        ; 0                          ; Untyped                ;
; C6_LOW                        ; 0                          ; Untyped                ;
; C7_LOW                        ; 0                          ; Untyped                ;
; C8_LOW                        ; 0                          ; Untyped                ;
; C9_LOW                        ; 0                          ; Untyped                ;
; C0_INITIAL                    ; 0                          ; Untyped                ;
; C1_INITIAL                    ; 0                          ; Untyped                ;
; C2_INITIAL                    ; 0                          ; Untyped                ;
; C3_INITIAL                    ; 0                          ; Untyped                ;
; C4_INITIAL                    ; 0                          ; Untyped                ;
; C5_INITIAL                    ; 0                          ; Untyped                ;
; C6_INITIAL                    ; 0                          ; Untyped                ;
; C7_INITIAL                    ; 0                          ; Untyped                ;
; C8_INITIAL                    ; 0                          ; Untyped                ;
; C9_INITIAL                    ; 0                          ; Untyped                ;
; C0_MODE                       ; BYPASS                     ; Untyped                ;
; C1_MODE                       ; BYPASS                     ; Untyped                ;
; C2_MODE                       ; BYPASS                     ; Untyped                ;
; C3_MODE                       ; BYPASS                     ; Untyped                ;
; C4_MODE                       ; BYPASS                     ; Untyped                ;
; C5_MODE                       ; BYPASS                     ; Untyped                ;
; C6_MODE                       ; BYPASS                     ; Untyped                ;
; C7_MODE                       ; BYPASS                     ; Untyped                ;
; C8_MODE                       ; BYPASS                     ; Untyped                ;
; C9_MODE                       ; BYPASS                     ; Untyped                ;
; C0_PH                         ; 0                          ; Untyped                ;
; C1_PH                         ; 0                          ; Untyped                ;
; C2_PH                         ; 0                          ; Untyped                ;
; C3_PH                         ; 0                          ; Untyped                ;
; C4_PH                         ; 0                          ; Untyped                ;
; C5_PH                         ; 0                          ; Untyped                ;
; C6_PH                         ; 0                          ; Untyped                ;
; C7_PH                         ; 0                          ; Untyped                ;
; C8_PH                         ; 0                          ; Untyped                ;
; C9_PH                         ; 0                          ; Untyped                ;
; L0_HIGH                       ; 1                          ; Untyped                ;
; L1_HIGH                       ; 1                          ; Untyped                ;
; G0_HIGH                       ; 1                          ; Untyped                ;
; G1_HIGH                       ; 1                          ; Untyped                ;
; G2_HIGH                       ; 1                          ; Untyped                ;
; G3_HIGH                       ; 1                          ; Untyped                ;
; E0_HIGH                       ; 1                          ; Untyped                ;
; E1_HIGH                       ; 1                          ; Untyped                ;
; E2_HIGH                       ; 1                          ; Untyped                ;
; E3_HIGH                       ; 1                          ; Untyped                ;
; L0_LOW                        ; 1                          ; Untyped                ;
; L1_LOW                        ; 1                          ; Untyped                ;
; G0_LOW                        ; 1                          ; Untyped                ;
; G1_LOW                        ; 1                          ; Untyped                ;
; G2_LOW                        ; 1                          ; Untyped                ;
; G3_LOW                        ; 1                          ; Untyped                ;
; E0_LOW                        ; 1                          ; Untyped                ;
; E1_LOW                        ; 1                          ; Untyped                ;
; E2_LOW                        ; 1                          ; Untyped                ;
; E3_LOW                        ; 1                          ; Untyped                ;
; L0_INITIAL                    ; 1                          ; Untyped                ;
; L1_INITIAL                    ; 1                          ; Untyped                ;
; G0_INITIAL                    ; 1                          ; Untyped                ;
; G1_INITIAL                    ; 1                          ; Untyped                ;
; G2_INITIAL                    ; 1                          ; Untyped                ;
; G3_INITIAL                    ; 1                          ; Untyped                ;
; E0_INITIAL                    ; 1                          ; Untyped                ;
; E1_INITIAL                    ; 1                          ; Untyped                ;
; E2_INITIAL                    ; 1                          ; Untyped                ;
; E3_INITIAL                    ; 1                          ; Untyped                ;
; L0_MODE                       ; BYPASS                     ; Untyped                ;
; L1_MODE                       ; BYPASS                     ; Untyped                ;
; G0_MODE                       ; BYPASS                     ; Untyped                ;
; G1_MODE                       ; BYPASS                     ; Untyped                ;
; G2_MODE                       ; BYPASS                     ; Untyped                ;
; G3_MODE                       ; BYPASS                     ; Untyped                ;
; E0_MODE                       ; BYPASS                     ; Untyped                ;
; E1_MODE                       ; BYPASS                     ; Untyped                ;
; E2_MODE                       ; BYPASS                     ; Untyped                ;
; E3_MODE                       ; BYPASS                     ; Untyped                ;
; L0_PH                         ; 0                          ; Untyped                ;
; L1_PH                         ; 0                          ; Untyped                ;
; G0_PH                         ; 0                          ; Untyped                ;
; G1_PH                         ; 0                          ; Untyped                ;
; G2_PH                         ; 0                          ; Untyped                ;
; G3_PH                         ; 0                          ; Untyped                ;
; E0_PH                         ; 0                          ; Untyped                ;
; E1_PH                         ; 0                          ; Untyped                ;
; E2_PH                         ; 0                          ; Untyped                ;
; E3_PH                         ; 0                          ; Untyped                ;
; M_PH                          ; 0                          ; Untyped                ;
; C1_USE_CASC_IN                ; OFF                        ; Untyped                ;
; C2_USE_CASC_IN                ; OFF                        ; Untyped                ;
; C3_USE_CASC_IN                ; OFF                        ; Untyped                ;
; C4_USE_CASC_IN                ; OFF                        ; Untyped                ;
; C5_USE_CASC_IN                ; OFF                        ; Untyped                ;
; C6_USE_CASC_IN                ; OFF                        ; Untyped                ;
; C7_USE_CASC_IN                ; OFF                        ; Untyped                ;
; C8_USE_CASC_IN                ; OFF                        ; Untyped                ;
; C9_USE_CASC_IN                ; OFF                        ; Untyped                ;
; CLK0_COUNTER                  ; G0                         ; Untyped                ;
; CLK1_COUNTER                  ; G0                         ; Untyped                ;
; CLK2_COUNTER                  ; G0                         ; Untyped                ;
; CLK3_COUNTER                  ; G0                         ; Untyped                ;
; CLK4_COUNTER                  ; G0                         ; Untyped                ;
; CLK5_COUNTER                  ; G0                         ; Untyped                ;
; CLK6_COUNTER                  ; E0                         ; Untyped                ;
; CLK7_COUNTER                  ; E1                         ; Untyped                ;
; CLK8_COUNTER                  ; E2                         ; Untyped                ;
; CLK9_COUNTER                  ; E3                         ; Untyped                ;
; L0_TIME_DELAY                 ; 0                          ; Untyped                ;
; L1_TIME_DELAY                 ; 0                          ; Untyped                ;
; G0_TIME_DELAY                 ; 0                          ; Untyped                ;
; G1_TIME_DELAY                 ; 0                          ; Untyped                ;
; G2_TIME_DELAY                 ; 0                          ; Untyped                ;
; G3_TIME_DELAY                 ; 0                          ; Untyped                ;
; E0_TIME_DELAY                 ; 0                          ; Untyped                ;
; E1_TIME_DELAY                 ; 0                          ; Untyped                ;
; E2_TIME_DELAY                 ; 0                          ; Untyped                ;
; E3_TIME_DELAY                 ; 0                          ; Untyped                ;
; M_TIME_DELAY                  ; 0                          ; Untyped                ;
; N_TIME_DELAY                  ; 0                          ; Untyped                ;
; EXTCLK3_COUNTER               ; E3                         ; Untyped                ;
; EXTCLK2_COUNTER               ; E2                         ; Untyped                ;
; EXTCLK1_COUNTER               ; E1                         ; Untyped                ;
; EXTCLK0_COUNTER               ; E0                         ; Untyped                ;
; ENABLE0_COUNTER               ; L0                         ; Untyped                ;
; ENABLE1_COUNTER               ; L0                         ; Untyped                ;
; CHARGE_PUMP_CURRENT           ; 2                          ; Untyped                ;
; LOOP_FILTER_R                 ;  1.000000                  ; Untyped                ;
; LOOP_FILTER_C                 ; 5                          ; Untyped                ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                       ; Untyped                ;
; LOOP_FILTER_R_BITS            ; 9999                       ; Untyped                ;
; LOOP_FILTER_C_BITS            ; 9999                       ; Untyped                ;
; VCO_POST_SCALE                ; 0                          ; Untyped                ;
; CLK2_OUTPUT_FREQUENCY         ; 0                          ; Untyped                ;
; CLK1_OUTPUT_FREQUENCY         ; 0                          ; Untyped                ;
; CLK0_OUTPUT_FREQUENCY         ; 0                          ; Untyped                ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E               ; Untyped                ;
; PORT_CLKENA0                  ; PORT_UNUSED                ; Untyped                ;
; PORT_CLKENA1                  ; PORT_UNUSED                ; Untyped                ;
; PORT_CLKENA2                  ; PORT_UNUSED                ; Untyped                ;
; PORT_CLKENA3                  ; PORT_UNUSED                ; Untyped                ;
; PORT_CLKENA4                  ; PORT_UNUSED                ; Untyped                ;
; PORT_CLKENA5                  ; PORT_UNUSED                ; Untyped                ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY          ; Untyped                ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY          ; Untyped                ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY          ; Untyped                ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY          ; Untyped                ;
; PORT_EXTCLK0                  ; PORT_UNUSED                ; Untyped                ;
; PORT_EXTCLK1                  ; PORT_UNUSED                ; Untyped                ;
; PORT_EXTCLK2                  ; PORT_UNUSED                ; Untyped                ;
; PORT_EXTCLK3                  ; PORT_UNUSED                ; Untyped                ;
; PORT_CLKBAD0                  ; PORT_UNUSED                ; Untyped                ;
; PORT_CLKBAD1                  ; PORT_UNUSED                ; Untyped                ;
; PORT_CLK0                     ; PORT_USED                  ; Untyped                ;
; PORT_CLK1                     ; PORT_USED                  ; Untyped                ;
; PORT_CLK2                     ; PORT_USED                  ; Untyped                ;
; PORT_CLK3                     ; PORT_USED                  ; Untyped                ;
; PORT_CLK4                     ; PORT_UNUSED                ; Untyped                ;
; PORT_CLK5                     ; PORT_UNUSED                ; Untyped                ;
; PORT_CLK6                     ; PORT_UNUSED                ; Untyped                ;
; PORT_CLK7                     ; PORT_UNUSED                ; Untyped                ;
; PORT_CLK8                     ; PORT_UNUSED                ; Untyped                ;
; PORT_CLK9                     ; PORT_UNUSED                ; Untyped                ;
; PORT_SCANDATA                 ; PORT_UNUSED                ; Untyped                ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                ; Untyped                ;
; PORT_SCANDONE                 ; PORT_UNUSED                ; Untyped                ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY          ; Untyped                ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY          ; Untyped                ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                ; Untyped                ;
; PORT_CLKLOSS                  ; PORT_UNUSED                ; Untyped                ;
; PORT_INCLK1                   ; PORT_UNUSED                ; Untyped                ;
; PORT_INCLK0                   ; PORT_USED                  ; Untyped                ;
; PORT_FBIN                     ; PORT_UNUSED                ; Untyped                ;
; PORT_PLLENA                   ; PORT_UNUSED                ; Untyped                ;
; PORT_CLKSWITCH                ; PORT_UNUSED                ; Untyped                ;
; PORT_ARESET                   ; PORT_UNUSED                ; Untyped                ;
; PORT_PFDENA                   ; PORT_UNUSED                ; Untyped                ;
; PORT_SCANCLK                  ; PORT_UNUSED                ; Untyped                ;
; PORT_SCANACLR                 ; PORT_UNUSED                ; Untyped                ;
; PORT_SCANREAD                 ; PORT_UNUSED                ; Untyped                ;
; PORT_SCANWRITE                ; PORT_UNUSED                ; Untyped                ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY          ; Untyped                ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY          ; Untyped                ;
; PORT_LOCKED                   ; PORT_UNUSED                ; Untyped                ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                ; Untyped                ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY          ; Untyped                ;
; PORT_PHASEDONE                ; PORT_UNUSED                ; Untyped                ;
; PORT_PHASESTEP                ; PORT_UNUSED                ; Untyped                ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                ; Untyped                ;
; PORT_SCANCLKENA               ; PORT_UNUSED                ; Untyped                ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                ; Untyped                ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY          ; Untyped                ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY          ; Untyped                ;
; M_TEST_SOURCE                 ; 5                          ; Untyped                ;
; C0_TEST_SOURCE                ; 5                          ; Untyped                ;
; C1_TEST_SOURCE                ; 5                          ; Untyped                ;
; C2_TEST_SOURCE                ; 5                          ; Untyped                ;
; C3_TEST_SOURCE                ; 5                          ; Untyped                ;
; C4_TEST_SOURCE                ; 5                          ; Untyped                ;
; C5_TEST_SOURCE                ; 5                          ; Untyped                ;
; C6_TEST_SOURCE                ; 5                          ; Untyped                ;
; C7_TEST_SOURCE                ; 5                          ; Untyped                ;
; C8_TEST_SOURCE                ; 5                          ; Untyped                ;
; C9_TEST_SOURCE                ; 5                          ; Untyped                ;
; CBXI_PARAMETER                ; PLL01_50_altpll            ; Untyped                ;
; VCO_FREQUENCY_CONTROL         ; AUTO                       ; Untyped                ;
; VCO_PHASE_SHIFT_STEP          ; 0                          ; Untyped                ;
; WIDTH_CLOCK                   ; 5                          ; Signed Integer         ;
; WIDTH_PHASECOUNTERSELECT      ; 4                          ; Untyped                ;
; USING_FBMIMICBIDIR_PORT       ; OFF                        ; Untyped                ;
; DEVICE_FAMILY                 ; Cyclone IV E               ; Untyped                ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                     ; Untyped                ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                        ; Untyped                ;
; AUTO_CARRY_CHAINS             ; ON                         ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS          ; OFF                        ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS           ; ON                         ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS        ; OFF                        ; IGNORE_CASCADE         ;
+-------------------------------+----------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FPGA_ROM_32K:inst21|altsyncram:altsyncram_component                                                   ;
+------------------------------------+----------------------------------------------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                                                        ; Type           ;
+------------------------------------+----------------------------------------------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                                            ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                                                           ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                                                          ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                                                           ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                                                          ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                                                            ; Untyped        ;
; OPERATION_MODE                     ; ROM                                                                                          ; Untyped        ;
; WIDTH_A                            ; 8                                                                                            ; Signed Integer ;
; WIDTHAD_A                          ; 15                                                                                           ; Signed Integer ;
; NUMWORDS_A                         ; 32768                                                                                        ; Signed Integer ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                                                 ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                                                         ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                                                         ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                                                         ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                                                         ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                                                         ; Untyped        ;
; WIDTH_B                            ; 1                                                                                            ; Untyped        ;
; WIDTHAD_B                          ; 1                                                                                            ; Untyped        ;
; NUMWORDS_B                         ; 1                                                                                            ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                                                                       ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                                                       ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                                                       ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                                                       ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                                                 ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                                                       ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                                                         ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                                                         ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                                                         ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                                                         ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                                                         ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                                                         ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                                                            ; Signed Integer ;
; WIDTH_BYTEENA_B                    ; 1                                                                                            ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                                                                         ; Untyped        ;
; BYTE_SIZE                          ; 8                                                                                            ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                    ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                                                         ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                                                         ; Untyped        ;
; INIT_FILE                          ; ../../../../../../Users/John Monahan/Documents/S100/Z80 Programs/Super_IO_Board/SUPER_IO.HEX ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                                                       ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                                                            ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                                                                       ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                                                       ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                                                                       ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                                                       ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                                              ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                                              ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                                                        ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                                                        ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                                                            ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                                                                                 ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_etg1                                                                              ; Untyped        ;
+------------------------------------+----------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart:inst8 ;
+------------------+-------+------------------------------+
; Parameter Name   ; Value ; Type                         ;
+------------------+-------+------------------------------+
; CLOCK_DIVIDE     ; 326   ; Signed Integer               ;
; RX_IDLE          ; 0     ; Signed Integer               ;
; RX_CHECK_START   ; 1     ; Signed Integer               ;
; RX_READ_BITS     ; 2     ; Signed Integer               ;
; RX_CHECK_STOP    ; 3     ; Signed Integer               ;
; RX_DELAY_RESTART ; 4     ; Signed Integer               ;
; RX_ERROR         ; 5     ; Signed Integer               ;
; RX_RECEIVED      ; 6     ; Signed Integer               ;
; FLAG_HIGH        ; 1     ; Signed Integer               ;
; FLAG_LOW         ; 0     ; Signed Integer               ;
; TX_IDLE          ; 0     ; Signed Integer               ;
; TX_SENDING       ; 1     ; Signed Integer               ;
; TX_DELAY_RESTART ; 2     ; Signed Integer               ;
+------------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spi_16bit_master:inst74 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; slaves         ; 1     ; Signed Integer                              ;
; d_width        ; 16    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Counter01_32:inst5|lpm_counter:LPM_COUNTER_component ;
+------------------------+--------------+-----------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                      ;
+------------------------+--------------+-----------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                            ;
; LPM_WIDTH              ; 32           ; Signed Integer                                            ;
; LPM_DIRECTION          ; UP           ; Untyped                                                   ;
; LPM_MODULUS            ; 0            ; Untyped                                                   ;
; LPM_AVALUE             ; UNUSED       ; Untyped                                                   ;
; LPM_SVALUE             ; UNUSED       ; Untyped                                                   ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED  ; Untyped                                                   ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                   ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                   ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                        ;
; NOT_GATE_PUSH_BACK     ; ON           ; NOT_GATE_PUSH_BACK                                        ;
; CARRY_CNT_EN           ; SMART        ; Untyped                                                   ;
; LABWIDE_SCLR           ; ON           ; Untyped                                                   ;
; USE_NEW_VERSION        ; TRUE         ; Untyped                                                   ;
; CBXI_PARAMETER         ; cntr_rqh     ; Untyped                                                   ;
+------------------------+--------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Counter01_32:inst250|lpm_counter:LPM_COUNTER_component ;
+------------------------+--------------+-------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                        ;
+------------------------+--------------+-------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                              ;
; LPM_WIDTH              ; 32           ; Signed Integer                                              ;
; LPM_DIRECTION          ; UP           ; Untyped                                                     ;
; LPM_MODULUS            ; 0            ; Untyped                                                     ;
; LPM_AVALUE             ; UNUSED       ; Untyped                                                     ;
; LPM_SVALUE             ; UNUSED       ; Untyped                                                     ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED  ; Untyped                                                     ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                     ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                     ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                          ;
; NOT_GATE_PUSH_BACK     ; ON           ; NOT_GATE_PUSH_BACK                                          ;
; CARRY_CNT_EN           ; SMART        ; Untyped                                                     ;
; LABWIDE_SCLR           ; ON           ; Untyped                                                     ;
; USE_NEW_VERSION        ; TRUE         ; Untyped                                                     ;
; CBXI_PARAMETER         ; cntr_rqh     ; Untyped                                                     ;
+------------------------+--------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                           ;
+-------------------------------+----------------------------------------+
; Name                          ; Value                                  ;
+-------------------------------+----------------------------------------+
; Number of entity instances    ; 1                                      ;
; Entity Instance               ; PLL01_50:inst4|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                 ;
;     -- PLL_TYPE               ; AUTO                                   ;
;     -- PRIMARY_CLOCK          ; INCLK0                                 ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                  ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                      ;
;     -- VCO_MULTIPLY_BY        ; 0                                      ;
;     -- VCO_DIVIDE_BY          ; 0                                      ;
+-------------------------------+----------------------------------------+


+-------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                ;
+-------------------------------------------+-----------------------------------------------------+
; Name                                      ; Value                                               ;
+-------------------------------------------+-----------------------------------------------------+
; Number of entity instances                ; 1                                                   ;
; Entity Instance                           ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                 ;
;     -- WIDTH_A                            ; 8                                                   ;
;     -- NUMWORDS_A                         ; 32768                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                        ;
;     -- WIDTH_B                            ; 1                                                   ;
;     -- NUMWORDS_B                         ; 1                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                           ;
+-------------------------------------------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Microcomputer:inst|t80s:cpu1|T80:u0"                                                ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cen  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; inte ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; stop ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 159                         ;
; cycloneiii_ff         ; 643                         ;
;     CLR               ; 140                         ;
;     CLR SLD           ; 12                          ;
;     ENA               ; 212                         ;
;     ENA CLR           ; 129                         ;
;     ENA CLR SLD       ; 7                           ;
;     ENA SCLR          ; 6                           ;
;     SCLR              ; 6                           ;
;     plain             ; 131                         ;
; cycloneiii_io_obuf    ; 33                          ;
; cycloneiii_lcell_comb ; 2775                        ;
;     arith             ; 241                         ;
;         2 data inputs ; 165                         ;
;         3 data inputs ; 76                          ;
;     normal            ; 2534                        ;
;         0 data inputs ; 4                           ;
;         1 data inputs ; 44                          ;
;         2 data inputs ; 192                         ;
;         3 data inputs ; 460                         ;
;         4 data inputs ; 1834                        ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 19.30                       ;
; Average LUT depth     ; 8.28                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:08     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Fri Nov 12 16:23:30 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_DC_IDE_FDC -c FPGA_DC_IDE_FDC
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file fpga_dc_ide_fdc.bdf
    Info (12023): Found entity 1: FPGA_DC_IDE_FDC
Info (12127): Elaborating entity "FPGA_DC_IDE_FDC" for the top level hierarchy
Warning (275008): Primitive "NOR2" of instance "inst100" not used
Warning (275008): Primitive "NOT" of instance "inst241" not used
Warning (275008): Primitive "VCC" of instance "inst341" not used
Warning (275008): Primitive "DFF" of instance "inst347" not used
Warning (275008): Primitive "DFF" of instance "inst351" not used
Warning (275008): Primitive "NOT" of instance "inst36" not used
Warning (275008): Primitive "VCC" of instance "inst360" not used
Warning (275008): Primitive "VCC" of instance "inst367" not used
Warning (275008): Primitive "DFF" of instance "inst368" not used
Warning (275008): Primitive "VCC" of instance "inst369" not used
Warning (275008): Primitive "NOT" of instance "inst370" not used
Warning (275008): Primitive "AND2" of instance "inst371" not used
Warning (275008): Primitive "DFF" of instance "inst372" not used
Warning (275008): Primitive "VCC" of instance "inst373" not used
Warning (275008): Primitive "DLATCH" of instance "inst384" not used
Warning (275008): Primitive "NOT" of instance "inst399" not used
Warning (275008): Primitive "NOR2" of instance "inst545" not used
Warning (275008): Primitive "DLATCH" of instance "inst549" not used
Warning (275008): Primitive "AND2" of instance "inst57" not used
Warning (275008): Primitive "AND2" of instance "inst63" not used
Warning (275008): Primitive "NOT" of instance "inst66" not used
Warning (275008): Primitive "NAND2" of instance "inst89" not used
Info (12128): Elaborating entity "74138" for hierarchy "74138:inst16"
Info (12130): Elaborated megafunction instantiation "74138:inst16"
Warning (12125): Using design file microcomputer.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: Microcomputer-struct File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/microcomputer.vhd Line: 50
    Info (12023): Found entity 1: Microcomputer File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/microcomputer.vhd Line: 21
Info (12128): Elaborating entity "Microcomputer" for hierarchy "Microcomputer:inst"
Warning (12125): Using design file t80s.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: T80s-rtl File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/t80s.vhd Line: 100
    Info (12023): Found entity 1: T80s File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/t80s.vhd Line: 73
Info (12128): Elaborating entity "t80s" for hierarchy "Microcomputer:inst|t80s:cpu1" File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/microcomputer.vhd Line: 61
Warning (12125): Using design file t80.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: T80-rtl File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/t80.vhd Line: 115
    Info (12023): Found entity 1: T80 File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/t80.vhd Line: 75
Info (12128): Elaborating entity "T80" for hierarchy "Microcomputer:inst|t80s:cpu1|T80:u0" File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/t80s.vhd Line: 115
Warning (12125): Using design file t80_mcode.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: T80_MCode-rtl File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/t80_mcode.vhd Line: 137
    Info (12023): Found entity 1: T80_MCode File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/t80_mcode.vhd Line: 68
Info (12128): Elaborating entity "T80_MCode" for hierarchy "Microcomputer:inst|t80s:cpu1|T80:u0|T80_MCode:mcode" File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/t80.vhd Line: 244
Warning (12125): Using design file t80_alu.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: T80_ALU-rtl File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/t80_alu.vhd Line: 88
    Info (12023): Found entity 1: T80_ALU File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/t80_alu.vhd Line: 62
Info (12128): Elaborating entity "T80_ALU" for hierarchy "Microcomputer:inst|t80s:cpu1|T80:u0|T80_ALU:alu" File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/t80.vhd Line: 309
Warning (12125): Using design file t80_reg.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: T80_Reg-rtl File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/t80_reg.vhd Line: 76
    Info (12023): Found entity 1: T80_Reg File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/t80_reg.vhd Line: 56
Info (12128): Elaborating entity "T80_Reg" for hierarchy "Microcomputer:inst|t80s:cpu1|T80:u0|T80_Reg:Regs" File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/t80.vhd Line: 819
Info (12128): Elaborating entity "74373" for hierarchy "74373:inst160"
Info (12130): Elaborated megafunction instantiation "74373:inst160"
Info (12128): Elaborating entity "74684" for hierarchy "74684:inst166"
Info (12130): Elaborated megafunction instantiation "74684:inst166"
Info (12128): Elaborating entity "21mux" for hierarchy "21mux:inst294"
Info (12130): Elaborated megafunction instantiation "21mux:inst294"
Warning (12125): Using design file pll01_50.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: PLL01_50 File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/pll01_50.v Line: 39
Info (12128): Elaborating entity "PLL01_50" for hierarchy "PLL01_50:inst4"
Info (12128): Elaborating entity "altpll" for hierarchy "PLL01_50:inst4|altpll:altpll_component" File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/pll01_50.v Line: 102
Info (12130): Elaborated megafunction instantiation "PLL01_50:inst4|altpll:altpll_component" File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/pll01_50.v Line: 102
Info (12133): Instantiated megafunction "PLL01_50:inst4|altpll:altpll_component" with the following parameter: File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/pll01_50.v Line: 102
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "25"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "5"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "10"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "3"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "clk3_divide_by" = "5"
    Info (12134): Parameter "clk3_duty_cycle" = "50"
    Info (12134): Parameter "clk3_multiply_by" = "4"
    Info (12134): Parameter "clk3_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL01_50"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_USED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll01_50_altpll.v
    Info (12023): Found entity 1: PLL01_50_altpll File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/db/pll01_50_altpll.v Line: 29
Info (12128): Elaborating entity "PLL01_50_altpll" for hierarchy "PLL01_50:inst4|altpll:altpll_component|PLL01_50_altpll:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "74154" for hierarchy "74154:inst42"
Info (12130): Elaborated megafunction instantiation "74154:inst42"
Info (12128): Elaborating entity "74240" for hierarchy "74240:inst19"
Info (12130): Elaborated megafunction instantiation "74240:inst19"
Info (12128): Elaborating entity "74273" for hierarchy "74273:inst94"
Info (12130): Elaborated megafunction instantiation "74273:inst94"
Info (12128): Elaborating entity "74244" for hierarchy "74244:inst265"
Info (12130): Elaborated megafunction instantiation "74244:inst265"
Warning (12125): Using design file fpga_rom_32k.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: FPGA_ROM_32K File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/fpga_rom_32k.v Line: 39
Info (12128): Elaborating entity "FPGA_ROM_32K" for hierarchy "FPGA_ROM_32K:inst21"
Info (12128): Elaborating entity "altsyncram" for hierarchy "FPGA_ROM_32K:inst21|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/fpga_rom_32k.v Line: 81
Info (12130): Elaborated megafunction instantiation "FPGA_ROM_32K:inst21|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/fpga_rom_32k.v Line: 81
Info (12133): Instantiated megafunction "FPGA_ROM_32K:inst21|altsyncram:altsyncram_component" with the following parameter: File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/fpga_rom_32k.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../../../../../../Users/John Monahan/Documents/S100/Z80 Programs/Super_IO_Board/SUPER_IO.HEX"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_etg1.tdf
    Info (12023): Found entity 1: altsyncram_etg1 File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/db/altsyncram_etg1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_etg1" for hierarchy "FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_etg1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_f8a.tdf
    Info (12023): Found entity 1: decode_f8a File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/db/decode_f8a.tdf Line: 22
Info (12128): Elaborating entity "decode_f8a" for hierarchy "FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_etg1:auto_generated|decode_f8a:rden_decode" File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/db/altsyncram_etg1.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_6nb.tdf
    Info (12023): Found entity 1: mux_6nb File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/db/mux_6nb.tdf Line: 22
Info (12128): Elaborating entity "mux_6nb" for hierarchy "FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_etg1:auto_generated|mux_6nb:mux2" File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/db/altsyncram_etg1.tdf Line: 40
Warning (12125): Using design file uart.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: uart File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/uart.v Line: 24
Info (12128): Elaborating entity "uart" for hierarchy "uart:inst8"
Warning (10036): Verilog HDL or VHDL warning at uart.v(71): object "my_data_read_state" assigned a value but never read File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/uart.v Line: 71
Warning (10230): Verilog HDL assignment warning at uart.v(62): truncated value with size 32 to match size of target (11) File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/uart.v Line: 62
Warning (10230): Verilog HDL assignment warning at uart.v(63): truncated value with size 32 to match size of target (11) File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/uart.v Line: 63
Warning (10230): Verilog HDL assignment warning at uart.v(105): truncated value with size 32 to match size of target (11) File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/uart.v Line: 105
Warning (10230): Verilog HDL assignment warning at uart.v(107): truncated value with size 32 to match size of target (11) File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/uart.v Line: 107
Warning (10230): Verilog HDL assignment warning at uart.v(108): truncated value with size 32 to match size of target (6) File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/uart.v Line: 108
Warning (10230): Verilog HDL assignment warning at uart.v(110): truncated value with size 32 to match size of target (11) File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/uart.v Line: 110
Warning (10230): Verilog HDL assignment warning at uart.v(112): truncated value with size 32 to match size of target (11) File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/uart.v Line: 112
Warning (10230): Verilog HDL assignment warning at uart.v(113): truncated value with size 32 to match size of target (6) File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/uart.v Line: 113
Warning (10230): Verilog HDL assignment warning at uart.v(129): truncated value with size 32 to match size of target (11) File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/uart.v Line: 129
Warning (10230): Verilog HDL assignment warning at uart.v(158): truncated value with size 32 to match size of target (4) File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/uart.v Line: 158
Warning (10230): Verilog HDL assignment warning at uart.v(208): truncated value with size 32 to match size of target (11) File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/uart.v Line: 208
Warning (10230): Verilog HDL assignment warning at uart.v(218): truncated value with size 32 to match size of target (4) File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/uart.v Line: 218
Info (12128): Elaborating entity "74139" for hierarchy "74139:inst73"
Info (12130): Elaborated megafunction instantiation "74139:inst73"
Info (12128): Elaborating entity "7474" for hierarchy "7474:inst117"
Info (12130): Elaborated megafunction instantiation "7474:inst117"
Warning (12125): Using design file spi_16bit_master.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: spi_16bit_master-logic File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/spi_16bit_master.vhd Line: 52
    Info (12023): Found entity 1: spi_16bit_master File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/spi_16bit_master.vhd Line: 30
Info (12128): Elaborating entity "spi_16bit_master" for hierarchy "spi_16bit_master:inst74"
Warning (12125): Using design file counter01_32.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Counter01_32 File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/counter01_32.v Line: 39
Info (12128): Elaborating entity "Counter01_32" for hierarchy "Counter01_32:inst5"
Info (12128): Elaborating entity "lpm_counter" for hierarchy "Counter01_32:inst5|lpm_counter:LPM_COUNTER_component" File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/counter01_32.v Line: 64
Info (12130): Elaborated megafunction instantiation "Counter01_32:inst5|lpm_counter:LPM_COUNTER_component" File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/counter01_32.v Line: 64
Info (12133): Instantiated megafunction "Counter01_32:inst5|lpm_counter:LPM_COUNTER_component" with the following parameter: File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/counter01_32.v Line: 64
    Info (12134): Parameter "lpm_direction" = "UP"
    Info (12134): Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info (12134): Parameter "lpm_type" = "LPM_COUNTER"
    Info (12134): Parameter "lpm_width" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_rqh.tdf
    Info (12023): Found entity 1: cntr_rqh File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/db/cntr_rqh.tdf Line: 25
Info (12128): Elaborating entity "cntr_rqh" for hierarchy "Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_counter.tdf Line: 258
Info (13014): Ignored 42 buffer(s)
    Info (13019): Ignored 42 SOFT buffer(s)
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "inst120" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "74244:inst276|1" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "74240:inst19|31" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "74240:inst19|36" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "74240:inst19|6" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "74240:inst19|10" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "74240:inst19|11" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "74240:inst19|1" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "74373:inst176|74" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "74373:inst176|73" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "74373:inst176|72" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "74373:inst176|71" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "74373:inst176|70" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "74373:inst176|69" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "74373:inst176|68" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "74373:inst176|67" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "74373:inst160|74" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "74373:inst160|73" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "74373:inst160|72" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "74373:inst160|71" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "74373:inst160|70" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "74373:inst160|69" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "74373:inst160|68" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "74373:inst160|67" feeding internal logic into a wire
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer 21mux:inst294|5~0
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "74244:inst255|11" to the node "Microcomputer:inst|T80s:cpu1|DI_Reg[3]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "inst79[0]" to the node "Microcomputer:inst|T80s:cpu1|DI_Reg[0]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "74244:inst264|6" to the node "Microcomputer:inst|T80s:cpu1|DI_Reg[1]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "74244:inst255|27" to the node "Microcomputer:inst|T80s:cpu1|DI_Reg[6]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "74244:inst264|10" to the node "Microcomputer:inst|T80s:cpu1|DI_Reg[2]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "74244:inst255|36" to the node "Microcomputer:inst|T80s:cpu1|DI_Reg[4]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "74244:inst255|31" to the node "Microcomputer:inst|T80s:cpu1|DI_Reg[5]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "inst79[7]" to the node "Microcomputer:inst|T80s:cpu1|DI_Reg[7]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "74244:inst265|1" to the node "74273:inst94|19" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "74244:inst265|6" to the node "74273:inst94|18" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "74244:inst265|10" to the node "74273:inst94|17" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "74244:inst275|11" to the node "74273:inst94|16" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "74244:inst275|36" to the node "74273:inst94|15" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "74244:inst265|31" to the node "74273:inst94|14" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "74244:inst265|27" to the node "74273:inst87|13" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "74244:inst265|26" to the node "74273:inst87|12" into an OR gate
Info (13000): Registers with preset signals will power-up high File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/t80s.vhd Line: 90
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "FPGA_RAM_CS-" is stuck at GND
    Warning (13410): Pin "FPGA_RAM_A16" is stuck at GND
    Warning (13410): Pin "FPGA_RAM_A17" is stuck at GND
    Warning (13410): Pin "FPGA_RAM_A18" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 28 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15899): PLL "PLL01_50:inst4|altpll:altpll_component|PLL01_50_altpll:auto_generated|pll1" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK[2] is not connected File: C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/db/pll01_50_altpll.v Line: 43
Info (21057): Implemented 3252 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 61 input pins
    Info (21059): Implemented 90 output pins
    Info (21060): Implemented 8 bidirectional pins
    Info (21061): Implemented 3060 logic cells
    Info (21064): Implemented 32 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 97 warnings
    Info: Peak virtual memory: 4854 megabytes
    Info: Processing ended: Fri Nov 12 16:23:50 2021
    Info: Elapsed time: 00:00:20
    Info: Total CPU time (on all processors): 00:00:30


