[{"id": "1", "content": "```\nDefine the module named TopModule with input ports clk, areset, and d (8 bits), and output port q (8 bits).\n\nRetrieved Related Information:\nclk: clock signal for triggering the D flip-flops\nareset: asynchronous reset signal, active high\nd: 8-bit input data signal\nq: 8-bit output data signal\nAll DFFs should be triggered by the positive edge of clk.\nThe module should include 8 D flip-flops with active high asynchronous reset.\n```\n", "source": "I would like you to implement a module named TopModule with the following interface. All input and output ports are one bit unless otherwise specified.\n\n - input  clk\n - input  areset\n - input  d      (8 bits)\n - output q      (8 bits)", "parent_tasks": []}, {"id": "2", "content": "```\nImplement 8 D flip-flops with active high asynchronous reset. Each flip-flop should be triggered by the positive edge of clk and reset the output to 0 when areset is high.\n\nRetrieved Related Information:\nclk: clock signal for triggering the D flip-flops\nareset: asynchronous reset signal, active high\nAll DFFs should be triggered by the positive edge of clk.\nThe module should include 8 D flip-flops with active high asynchronous reset.\n```\n", "source": "The module should include 8 D flip-flops with active high asynchronous reset. The output should be reset to 0. All DFFs should be triggered by the positive edge of clk.", "parent_tasks": ["1"]}]