
C:\Users\Henry\Desktop\Skripsie\Feedback-Control-of-Robotic-Gymnast-MCU\acrobat_v4\Debug\acrobat_v4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004548  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001a4  08004608  08004608  00014608  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  080047ac  080047ac  000147ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  080047b0  080047b0  000147b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         0000008c  20000000  080047b4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000002c4  2000008c  08004840  0002008c  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  20000350  08004840  00020350  2**0
                  ALLOC
  8 .ARM.attributes 00000028  00000000  00000000  0002008c  2**0
                  CONTENTS, READONLY
  9 .debug_info   0001bf5a  00000000  00000000  000200b4  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00003665  00000000  00000000  0003c00e  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00007fb0  00000000  00000000  0003f673  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000ad0  00000000  00000000  00047628  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000ef8  00000000  00000000  000480f8  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00007a66  00000000  00000000  00048ff0  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0004b68f  00000000  00000000  00050a56  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  0009c0e5  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00002584  00000000  00000000  0009c164  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_macro  0000c578  00000000  00000000  0009e6e8  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000008c 	.word	0x2000008c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080045f0 	.word	0x080045f0

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000090 	.word	0x20000090
 8000104:	080045f0 	.word	0x080045f0

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_uqi>:
 8000118:	b402      	push	{r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	5c09      	ldrb	r1, [r1, r0]
 8000122:	0049      	lsls	r1, r1, #1
 8000124:	448e      	add	lr, r1
 8000126:	bc02      	pop	{r1}
 8000128:	4770      	bx	lr
 800012a:	46c0      	nop			; (mov r8, r8)

0800012c <__udivsi3>:
 800012c:	2200      	movs	r2, #0
 800012e:	0843      	lsrs	r3, r0, #1
 8000130:	428b      	cmp	r3, r1
 8000132:	d374      	bcc.n	800021e <__udivsi3+0xf2>
 8000134:	0903      	lsrs	r3, r0, #4
 8000136:	428b      	cmp	r3, r1
 8000138:	d35f      	bcc.n	80001fa <__udivsi3+0xce>
 800013a:	0a03      	lsrs	r3, r0, #8
 800013c:	428b      	cmp	r3, r1
 800013e:	d344      	bcc.n	80001ca <__udivsi3+0x9e>
 8000140:	0b03      	lsrs	r3, r0, #12
 8000142:	428b      	cmp	r3, r1
 8000144:	d328      	bcc.n	8000198 <__udivsi3+0x6c>
 8000146:	0c03      	lsrs	r3, r0, #16
 8000148:	428b      	cmp	r3, r1
 800014a:	d30d      	bcc.n	8000168 <__udivsi3+0x3c>
 800014c:	22ff      	movs	r2, #255	; 0xff
 800014e:	0209      	lsls	r1, r1, #8
 8000150:	ba12      	rev	r2, r2
 8000152:	0c03      	lsrs	r3, r0, #16
 8000154:	428b      	cmp	r3, r1
 8000156:	d302      	bcc.n	800015e <__udivsi3+0x32>
 8000158:	1212      	asrs	r2, r2, #8
 800015a:	0209      	lsls	r1, r1, #8
 800015c:	d065      	beq.n	800022a <__udivsi3+0xfe>
 800015e:	0b03      	lsrs	r3, r0, #12
 8000160:	428b      	cmp	r3, r1
 8000162:	d319      	bcc.n	8000198 <__udivsi3+0x6c>
 8000164:	e000      	b.n	8000168 <__udivsi3+0x3c>
 8000166:	0a09      	lsrs	r1, r1, #8
 8000168:	0bc3      	lsrs	r3, r0, #15
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x46>
 800016e:	03cb      	lsls	r3, r1, #15
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0b83      	lsrs	r3, r0, #14
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x52>
 800017a:	038b      	lsls	r3, r1, #14
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0b43      	lsrs	r3, r0, #13
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x5e>
 8000186:	034b      	lsls	r3, r1, #13
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0b03      	lsrs	r3, r0, #12
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x6a>
 8000192:	030b      	lsls	r3, r1, #12
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0ac3      	lsrs	r3, r0, #11
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x76>
 800019e:	02cb      	lsls	r3, r1, #11
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	0a83      	lsrs	r3, r0, #10
 80001a6:	428b      	cmp	r3, r1
 80001a8:	d301      	bcc.n	80001ae <__udivsi3+0x82>
 80001aa:	028b      	lsls	r3, r1, #10
 80001ac:	1ac0      	subs	r0, r0, r3
 80001ae:	4152      	adcs	r2, r2
 80001b0:	0a43      	lsrs	r3, r0, #9
 80001b2:	428b      	cmp	r3, r1
 80001b4:	d301      	bcc.n	80001ba <__udivsi3+0x8e>
 80001b6:	024b      	lsls	r3, r1, #9
 80001b8:	1ac0      	subs	r0, r0, r3
 80001ba:	4152      	adcs	r2, r2
 80001bc:	0a03      	lsrs	r3, r0, #8
 80001be:	428b      	cmp	r3, r1
 80001c0:	d301      	bcc.n	80001c6 <__udivsi3+0x9a>
 80001c2:	020b      	lsls	r3, r1, #8
 80001c4:	1ac0      	subs	r0, r0, r3
 80001c6:	4152      	adcs	r2, r2
 80001c8:	d2cd      	bcs.n	8000166 <__udivsi3+0x3a>
 80001ca:	09c3      	lsrs	r3, r0, #7
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xa8>
 80001d0:	01cb      	lsls	r3, r1, #7
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	0983      	lsrs	r3, r0, #6
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xb4>
 80001dc:	018b      	lsls	r3, r1, #6
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0943      	lsrs	r3, r0, #5
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xc0>
 80001e8:	014b      	lsls	r3, r1, #5
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0903      	lsrs	r3, r0, #4
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xcc>
 80001f4:	010b      	lsls	r3, r1, #4
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	08c3      	lsrs	r3, r0, #3
 80001fc:	428b      	cmp	r3, r1
 80001fe:	d301      	bcc.n	8000204 <__udivsi3+0xd8>
 8000200:	00cb      	lsls	r3, r1, #3
 8000202:	1ac0      	subs	r0, r0, r3
 8000204:	4152      	adcs	r2, r2
 8000206:	0883      	lsrs	r3, r0, #2
 8000208:	428b      	cmp	r3, r1
 800020a:	d301      	bcc.n	8000210 <__udivsi3+0xe4>
 800020c:	008b      	lsls	r3, r1, #2
 800020e:	1ac0      	subs	r0, r0, r3
 8000210:	4152      	adcs	r2, r2
 8000212:	0843      	lsrs	r3, r0, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d301      	bcc.n	800021c <__udivsi3+0xf0>
 8000218:	004b      	lsls	r3, r1, #1
 800021a:	1ac0      	subs	r0, r0, r3
 800021c:	4152      	adcs	r2, r2
 800021e:	1a41      	subs	r1, r0, r1
 8000220:	d200      	bcs.n	8000224 <__udivsi3+0xf8>
 8000222:	4601      	mov	r1, r0
 8000224:	4152      	adcs	r2, r2
 8000226:	4610      	mov	r0, r2
 8000228:	4770      	bx	lr
 800022a:	e7ff      	b.n	800022c <__udivsi3+0x100>
 800022c:	b501      	push	{r0, lr}
 800022e:	2000      	movs	r0, #0
 8000230:	f000 f806 	bl	8000240 <__aeabi_idiv0>
 8000234:	bd02      	pop	{r1, pc}
 8000236:	46c0      	nop			; (mov r8, r8)

08000238 <__aeabi_uidivmod>:
 8000238:	2900      	cmp	r1, #0
 800023a:	d0f7      	beq.n	800022c <__udivsi3+0x100>
 800023c:	e776      	b.n	800012c <__udivsi3>
 800023e:	4770      	bx	lr

08000240 <__aeabi_idiv0>:
 8000240:	4770      	bx	lr
 8000242:	46c0      	nop			; (mov r8, r8)

08000244 <__aeabi_cdrcmple>:
 8000244:	4684      	mov	ip, r0
 8000246:	1c10      	adds	r0, r2, #0
 8000248:	4662      	mov	r2, ip
 800024a:	468c      	mov	ip, r1
 800024c:	1c19      	adds	r1, r3, #0
 800024e:	4663      	mov	r3, ip
 8000250:	e000      	b.n	8000254 <__aeabi_cdcmpeq>
 8000252:	46c0      	nop			; (mov r8, r8)

08000254 <__aeabi_cdcmpeq>:
 8000254:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000256:	f000 fcbf 	bl	8000bd8 <__ledf2>
 800025a:	2800      	cmp	r0, #0
 800025c:	d401      	bmi.n	8000262 <__aeabi_cdcmpeq+0xe>
 800025e:	2100      	movs	r1, #0
 8000260:	42c8      	cmn	r0, r1
 8000262:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000264 <__aeabi_dcmpeq>:
 8000264:	b510      	push	{r4, lr}
 8000266:	f000 fc19 	bl	8000a9c <__eqdf2>
 800026a:	4240      	negs	r0, r0
 800026c:	3001      	adds	r0, #1
 800026e:	bd10      	pop	{r4, pc}

08000270 <__aeabi_dcmplt>:
 8000270:	b510      	push	{r4, lr}
 8000272:	f000 fcb1 	bl	8000bd8 <__ledf2>
 8000276:	2800      	cmp	r0, #0
 8000278:	db01      	blt.n	800027e <__aeabi_dcmplt+0xe>
 800027a:	2000      	movs	r0, #0
 800027c:	bd10      	pop	{r4, pc}
 800027e:	2001      	movs	r0, #1
 8000280:	bd10      	pop	{r4, pc}
 8000282:	46c0      	nop			; (mov r8, r8)

08000284 <__aeabi_dcmple>:
 8000284:	b510      	push	{r4, lr}
 8000286:	f000 fca7 	bl	8000bd8 <__ledf2>
 800028a:	2800      	cmp	r0, #0
 800028c:	dd01      	ble.n	8000292 <__aeabi_dcmple+0xe>
 800028e:	2000      	movs	r0, #0
 8000290:	bd10      	pop	{r4, pc}
 8000292:	2001      	movs	r0, #1
 8000294:	bd10      	pop	{r4, pc}
 8000296:	46c0      	nop			; (mov r8, r8)

08000298 <__aeabi_dcmpgt>:
 8000298:	b510      	push	{r4, lr}
 800029a:	f000 fc39 	bl	8000b10 <__gedf2>
 800029e:	2800      	cmp	r0, #0
 80002a0:	dc01      	bgt.n	80002a6 <__aeabi_dcmpgt+0xe>
 80002a2:	2000      	movs	r0, #0
 80002a4:	bd10      	pop	{r4, pc}
 80002a6:	2001      	movs	r0, #1
 80002a8:	bd10      	pop	{r4, pc}
 80002aa:	46c0      	nop			; (mov r8, r8)

080002ac <__aeabi_dcmpge>:
 80002ac:	b510      	push	{r4, lr}
 80002ae:	f000 fc2f 	bl	8000b10 <__gedf2>
 80002b2:	2800      	cmp	r0, #0
 80002b4:	da01      	bge.n	80002ba <__aeabi_dcmpge+0xe>
 80002b6:	2000      	movs	r0, #0
 80002b8:	bd10      	pop	{r4, pc}
 80002ba:	2001      	movs	r0, #1
 80002bc:	bd10      	pop	{r4, pc}
 80002be:	46c0      	nop			; (mov r8, r8)

080002c0 <__aeabi_cfrcmple>:
 80002c0:	4684      	mov	ip, r0
 80002c2:	1c08      	adds	r0, r1, #0
 80002c4:	4661      	mov	r1, ip
 80002c6:	e7ff      	b.n	80002c8 <__aeabi_cfcmpeq>

080002c8 <__aeabi_cfcmpeq>:
 80002c8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80002ca:	f000 f899 	bl	8000400 <__lesf2>
 80002ce:	2800      	cmp	r0, #0
 80002d0:	d401      	bmi.n	80002d6 <__aeabi_cfcmpeq+0xe>
 80002d2:	2100      	movs	r1, #0
 80002d4:	42c8      	cmn	r0, r1
 80002d6:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

080002d8 <__aeabi_fcmpeq>:
 80002d8:	b510      	push	{r4, lr}
 80002da:	f000 f82b 	bl	8000334 <__eqsf2>
 80002de:	4240      	negs	r0, r0
 80002e0:	3001      	adds	r0, #1
 80002e2:	bd10      	pop	{r4, pc}

080002e4 <__aeabi_fcmplt>:
 80002e4:	b510      	push	{r4, lr}
 80002e6:	f000 f88b 	bl	8000400 <__lesf2>
 80002ea:	2800      	cmp	r0, #0
 80002ec:	db01      	blt.n	80002f2 <__aeabi_fcmplt+0xe>
 80002ee:	2000      	movs	r0, #0
 80002f0:	bd10      	pop	{r4, pc}
 80002f2:	2001      	movs	r0, #1
 80002f4:	bd10      	pop	{r4, pc}
 80002f6:	46c0      	nop			; (mov r8, r8)

080002f8 <__aeabi_fcmple>:
 80002f8:	b510      	push	{r4, lr}
 80002fa:	f000 f881 	bl	8000400 <__lesf2>
 80002fe:	2800      	cmp	r0, #0
 8000300:	dd01      	ble.n	8000306 <__aeabi_fcmple+0xe>
 8000302:	2000      	movs	r0, #0
 8000304:	bd10      	pop	{r4, pc}
 8000306:	2001      	movs	r0, #1
 8000308:	bd10      	pop	{r4, pc}
 800030a:	46c0      	nop			; (mov r8, r8)

0800030c <__aeabi_fcmpgt>:
 800030c:	b510      	push	{r4, lr}
 800030e:	f000 f837 	bl	8000380 <__gesf2>
 8000312:	2800      	cmp	r0, #0
 8000314:	dc01      	bgt.n	800031a <__aeabi_fcmpgt+0xe>
 8000316:	2000      	movs	r0, #0
 8000318:	bd10      	pop	{r4, pc}
 800031a:	2001      	movs	r0, #1
 800031c:	bd10      	pop	{r4, pc}
 800031e:	46c0      	nop			; (mov r8, r8)

08000320 <__aeabi_fcmpge>:
 8000320:	b510      	push	{r4, lr}
 8000322:	f000 f82d 	bl	8000380 <__gesf2>
 8000326:	2800      	cmp	r0, #0
 8000328:	da01      	bge.n	800032e <__aeabi_fcmpge+0xe>
 800032a:	2000      	movs	r0, #0
 800032c:	bd10      	pop	{r4, pc}
 800032e:	2001      	movs	r0, #1
 8000330:	bd10      	pop	{r4, pc}
 8000332:	46c0      	nop			; (mov r8, r8)

08000334 <__eqsf2>:
 8000334:	b570      	push	{r4, r5, r6, lr}
 8000336:	0042      	lsls	r2, r0, #1
 8000338:	0245      	lsls	r5, r0, #9
 800033a:	024e      	lsls	r6, r1, #9
 800033c:	004c      	lsls	r4, r1, #1
 800033e:	0fc3      	lsrs	r3, r0, #31
 8000340:	0a6d      	lsrs	r5, r5, #9
 8000342:	0e12      	lsrs	r2, r2, #24
 8000344:	0a76      	lsrs	r6, r6, #9
 8000346:	0e24      	lsrs	r4, r4, #24
 8000348:	0fc9      	lsrs	r1, r1, #31
 800034a:	2001      	movs	r0, #1
 800034c:	2aff      	cmp	r2, #255	; 0xff
 800034e:	d006      	beq.n	800035e <__eqsf2+0x2a>
 8000350:	2cff      	cmp	r4, #255	; 0xff
 8000352:	d003      	beq.n	800035c <__eqsf2+0x28>
 8000354:	42a2      	cmp	r2, r4
 8000356:	d101      	bne.n	800035c <__eqsf2+0x28>
 8000358:	42b5      	cmp	r5, r6
 800035a:	d006      	beq.n	800036a <__eqsf2+0x36>
 800035c:	bd70      	pop	{r4, r5, r6, pc}
 800035e:	2d00      	cmp	r5, #0
 8000360:	d1fc      	bne.n	800035c <__eqsf2+0x28>
 8000362:	2cff      	cmp	r4, #255	; 0xff
 8000364:	d1fa      	bne.n	800035c <__eqsf2+0x28>
 8000366:	2e00      	cmp	r6, #0
 8000368:	d1f8      	bne.n	800035c <__eqsf2+0x28>
 800036a:	428b      	cmp	r3, r1
 800036c:	d006      	beq.n	800037c <__eqsf2+0x48>
 800036e:	2001      	movs	r0, #1
 8000370:	2a00      	cmp	r2, #0
 8000372:	d1f3      	bne.n	800035c <__eqsf2+0x28>
 8000374:	0028      	movs	r0, r5
 8000376:	1e45      	subs	r5, r0, #1
 8000378:	41a8      	sbcs	r0, r5
 800037a:	e7ef      	b.n	800035c <__eqsf2+0x28>
 800037c:	2000      	movs	r0, #0
 800037e:	e7ed      	b.n	800035c <__eqsf2+0x28>

08000380 <__gesf2>:
 8000380:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000382:	0042      	lsls	r2, r0, #1
 8000384:	0245      	lsls	r5, r0, #9
 8000386:	024c      	lsls	r4, r1, #9
 8000388:	0fc3      	lsrs	r3, r0, #31
 800038a:	0048      	lsls	r0, r1, #1
 800038c:	0a6d      	lsrs	r5, r5, #9
 800038e:	0e12      	lsrs	r2, r2, #24
 8000390:	0a64      	lsrs	r4, r4, #9
 8000392:	0e00      	lsrs	r0, r0, #24
 8000394:	0fc9      	lsrs	r1, r1, #31
 8000396:	2aff      	cmp	r2, #255	; 0xff
 8000398:	d01e      	beq.n	80003d8 <__gesf2+0x58>
 800039a:	28ff      	cmp	r0, #255	; 0xff
 800039c:	d021      	beq.n	80003e2 <__gesf2+0x62>
 800039e:	2a00      	cmp	r2, #0
 80003a0:	d10a      	bne.n	80003b8 <__gesf2+0x38>
 80003a2:	426e      	negs	r6, r5
 80003a4:	416e      	adcs	r6, r5
 80003a6:	b2f6      	uxtb	r6, r6
 80003a8:	2800      	cmp	r0, #0
 80003aa:	d10f      	bne.n	80003cc <__gesf2+0x4c>
 80003ac:	2c00      	cmp	r4, #0
 80003ae:	d10d      	bne.n	80003cc <__gesf2+0x4c>
 80003b0:	2000      	movs	r0, #0
 80003b2:	2d00      	cmp	r5, #0
 80003b4:	d009      	beq.n	80003ca <__gesf2+0x4a>
 80003b6:	e005      	b.n	80003c4 <__gesf2+0x44>
 80003b8:	2800      	cmp	r0, #0
 80003ba:	d101      	bne.n	80003c0 <__gesf2+0x40>
 80003bc:	2c00      	cmp	r4, #0
 80003be:	d001      	beq.n	80003c4 <__gesf2+0x44>
 80003c0:	428b      	cmp	r3, r1
 80003c2:	d011      	beq.n	80003e8 <__gesf2+0x68>
 80003c4:	2101      	movs	r1, #1
 80003c6:	4258      	negs	r0, r3
 80003c8:	4308      	orrs	r0, r1
 80003ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80003cc:	2e00      	cmp	r6, #0
 80003ce:	d0f7      	beq.n	80003c0 <__gesf2+0x40>
 80003d0:	2001      	movs	r0, #1
 80003d2:	3901      	subs	r1, #1
 80003d4:	4308      	orrs	r0, r1
 80003d6:	e7f8      	b.n	80003ca <__gesf2+0x4a>
 80003d8:	2d00      	cmp	r5, #0
 80003da:	d0de      	beq.n	800039a <__gesf2+0x1a>
 80003dc:	2002      	movs	r0, #2
 80003de:	4240      	negs	r0, r0
 80003e0:	e7f3      	b.n	80003ca <__gesf2+0x4a>
 80003e2:	2c00      	cmp	r4, #0
 80003e4:	d0db      	beq.n	800039e <__gesf2+0x1e>
 80003e6:	e7f9      	b.n	80003dc <__gesf2+0x5c>
 80003e8:	4282      	cmp	r2, r0
 80003ea:	dceb      	bgt.n	80003c4 <__gesf2+0x44>
 80003ec:	db04      	blt.n	80003f8 <__gesf2+0x78>
 80003ee:	42a5      	cmp	r5, r4
 80003f0:	d8e8      	bhi.n	80003c4 <__gesf2+0x44>
 80003f2:	2000      	movs	r0, #0
 80003f4:	42a5      	cmp	r5, r4
 80003f6:	d2e8      	bcs.n	80003ca <__gesf2+0x4a>
 80003f8:	2101      	movs	r1, #1
 80003fa:	1e58      	subs	r0, r3, #1
 80003fc:	4308      	orrs	r0, r1
 80003fe:	e7e4      	b.n	80003ca <__gesf2+0x4a>

08000400 <__lesf2>:
 8000400:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000402:	0042      	lsls	r2, r0, #1
 8000404:	024d      	lsls	r5, r1, #9
 8000406:	004c      	lsls	r4, r1, #1
 8000408:	0246      	lsls	r6, r0, #9
 800040a:	0a76      	lsrs	r6, r6, #9
 800040c:	0e12      	lsrs	r2, r2, #24
 800040e:	0fc3      	lsrs	r3, r0, #31
 8000410:	0a6d      	lsrs	r5, r5, #9
 8000412:	0e24      	lsrs	r4, r4, #24
 8000414:	0fc9      	lsrs	r1, r1, #31
 8000416:	2aff      	cmp	r2, #255	; 0xff
 8000418:	d016      	beq.n	8000448 <__lesf2+0x48>
 800041a:	2cff      	cmp	r4, #255	; 0xff
 800041c:	d018      	beq.n	8000450 <__lesf2+0x50>
 800041e:	2a00      	cmp	r2, #0
 8000420:	d10a      	bne.n	8000438 <__lesf2+0x38>
 8000422:	4270      	negs	r0, r6
 8000424:	4170      	adcs	r0, r6
 8000426:	b2c0      	uxtb	r0, r0
 8000428:	2c00      	cmp	r4, #0
 800042a:	d015      	beq.n	8000458 <__lesf2+0x58>
 800042c:	2800      	cmp	r0, #0
 800042e:	d005      	beq.n	800043c <__lesf2+0x3c>
 8000430:	2001      	movs	r0, #1
 8000432:	3901      	subs	r1, #1
 8000434:	4308      	orrs	r0, r1
 8000436:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000438:	2c00      	cmp	r4, #0
 800043a:	d013      	beq.n	8000464 <__lesf2+0x64>
 800043c:	4299      	cmp	r1, r3
 800043e:	d014      	beq.n	800046a <__lesf2+0x6a>
 8000440:	2001      	movs	r0, #1
 8000442:	425b      	negs	r3, r3
 8000444:	4318      	orrs	r0, r3
 8000446:	e7f6      	b.n	8000436 <__lesf2+0x36>
 8000448:	2002      	movs	r0, #2
 800044a:	2e00      	cmp	r6, #0
 800044c:	d1f3      	bne.n	8000436 <__lesf2+0x36>
 800044e:	e7e4      	b.n	800041a <__lesf2+0x1a>
 8000450:	2002      	movs	r0, #2
 8000452:	2d00      	cmp	r5, #0
 8000454:	d1ef      	bne.n	8000436 <__lesf2+0x36>
 8000456:	e7e2      	b.n	800041e <__lesf2+0x1e>
 8000458:	2d00      	cmp	r5, #0
 800045a:	d1e7      	bne.n	800042c <__lesf2+0x2c>
 800045c:	2000      	movs	r0, #0
 800045e:	2e00      	cmp	r6, #0
 8000460:	d0e9      	beq.n	8000436 <__lesf2+0x36>
 8000462:	e7ed      	b.n	8000440 <__lesf2+0x40>
 8000464:	2d00      	cmp	r5, #0
 8000466:	d1e9      	bne.n	800043c <__lesf2+0x3c>
 8000468:	e7ea      	b.n	8000440 <__lesf2+0x40>
 800046a:	42a2      	cmp	r2, r4
 800046c:	dc06      	bgt.n	800047c <__lesf2+0x7c>
 800046e:	dbdf      	blt.n	8000430 <__lesf2+0x30>
 8000470:	42ae      	cmp	r6, r5
 8000472:	d803      	bhi.n	800047c <__lesf2+0x7c>
 8000474:	2000      	movs	r0, #0
 8000476:	42ae      	cmp	r6, r5
 8000478:	d3da      	bcc.n	8000430 <__lesf2+0x30>
 800047a:	e7dc      	b.n	8000436 <__lesf2+0x36>
 800047c:	2001      	movs	r0, #1
 800047e:	4249      	negs	r1, r1
 8000480:	4308      	orrs	r0, r1
 8000482:	e7d8      	b.n	8000436 <__lesf2+0x36>

08000484 <__aeabi_fmul>:
 8000484:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000486:	4657      	mov	r7, sl
 8000488:	464e      	mov	r6, r9
 800048a:	4645      	mov	r5, r8
 800048c:	46de      	mov	lr, fp
 800048e:	b5e0      	push	{r5, r6, r7, lr}
 8000490:	0247      	lsls	r7, r0, #9
 8000492:	0046      	lsls	r6, r0, #1
 8000494:	4688      	mov	r8, r1
 8000496:	0a7f      	lsrs	r7, r7, #9
 8000498:	0e36      	lsrs	r6, r6, #24
 800049a:	0fc4      	lsrs	r4, r0, #31
 800049c:	2e00      	cmp	r6, #0
 800049e:	d047      	beq.n	8000530 <__aeabi_fmul+0xac>
 80004a0:	2eff      	cmp	r6, #255	; 0xff
 80004a2:	d024      	beq.n	80004ee <__aeabi_fmul+0x6a>
 80004a4:	00fb      	lsls	r3, r7, #3
 80004a6:	2780      	movs	r7, #128	; 0x80
 80004a8:	04ff      	lsls	r7, r7, #19
 80004aa:	431f      	orrs	r7, r3
 80004ac:	2300      	movs	r3, #0
 80004ae:	4699      	mov	r9, r3
 80004b0:	469a      	mov	sl, r3
 80004b2:	3e7f      	subs	r6, #127	; 0x7f
 80004b4:	4643      	mov	r3, r8
 80004b6:	025d      	lsls	r5, r3, #9
 80004b8:	0058      	lsls	r0, r3, #1
 80004ba:	0fdb      	lsrs	r3, r3, #31
 80004bc:	0a6d      	lsrs	r5, r5, #9
 80004be:	0e00      	lsrs	r0, r0, #24
 80004c0:	4698      	mov	r8, r3
 80004c2:	d043      	beq.n	800054c <__aeabi_fmul+0xc8>
 80004c4:	28ff      	cmp	r0, #255	; 0xff
 80004c6:	d03b      	beq.n	8000540 <__aeabi_fmul+0xbc>
 80004c8:	00eb      	lsls	r3, r5, #3
 80004ca:	2580      	movs	r5, #128	; 0x80
 80004cc:	2200      	movs	r2, #0
 80004ce:	04ed      	lsls	r5, r5, #19
 80004d0:	431d      	orrs	r5, r3
 80004d2:	387f      	subs	r0, #127	; 0x7f
 80004d4:	1836      	adds	r6, r6, r0
 80004d6:	1c73      	adds	r3, r6, #1
 80004d8:	4641      	mov	r1, r8
 80004da:	469b      	mov	fp, r3
 80004dc:	464b      	mov	r3, r9
 80004de:	4061      	eors	r1, r4
 80004e0:	4313      	orrs	r3, r2
 80004e2:	2b0f      	cmp	r3, #15
 80004e4:	d864      	bhi.n	80005b0 <__aeabi_fmul+0x12c>
 80004e6:	4875      	ldr	r0, [pc, #468]	; (80006bc <__aeabi_fmul+0x238>)
 80004e8:	009b      	lsls	r3, r3, #2
 80004ea:	58c3      	ldr	r3, [r0, r3]
 80004ec:	469f      	mov	pc, r3
 80004ee:	2f00      	cmp	r7, #0
 80004f0:	d142      	bne.n	8000578 <__aeabi_fmul+0xf4>
 80004f2:	2308      	movs	r3, #8
 80004f4:	4699      	mov	r9, r3
 80004f6:	3b06      	subs	r3, #6
 80004f8:	26ff      	movs	r6, #255	; 0xff
 80004fa:	469a      	mov	sl, r3
 80004fc:	e7da      	b.n	80004b4 <__aeabi_fmul+0x30>
 80004fe:	4641      	mov	r1, r8
 8000500:	2a02      	cmp	r2, #2
 8000502:	d028      	beq.n	8000556 <__aeabi_fmul+0xd2>
 8000504:	2a03      	cmp	r2, #3
 8000506:	d100      	bne.n	800050a <__aeabi_fmul+0x86>
 8000508:	e0ce      	b.n	80006a8 <__aeabi_fmul+0x224>
 800050a:	2a01      	cmp	r2, #1
 800050c:	d000      	beq.n	8000510 <__aeabi_fmul+0x8c>
 800050e:	e0ac      	b.n	800066a <__aeabi_fmul+0x1e6>
 8000510:	4011      	ands	r1, r2
 8000512:	2000      	movs	r0, #0
 8000514:	2200      	movs	r2, #0
 8000516:	b2cc      	uxtb	r4, r1
 8000518:	0240      	lsls	r0, r0, #9
 800051a:	05d2      	lsls	r2, r2, #23
 800051c:	0a40      	lsrs	r0, r0, #9
 800051e:	07e4      	lsls	r4, r4, #31
 8000520:	4310      	orrs	r0, r2
 8000522:	4320      	orrs	r0, r4
 8000524:	bc3c      	pop	{r2, r3, r4, r5}
 8000526:	4690      	mov	r8, r2
 8000528:	4699      	mov	r9, r3
 800052a:	46a2      	mov	sl, r4
 800052c:	46ab      	mov	fp, r5
 800052e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000530:	2f00      	cmp	r7, #0
 8000532:	d115      	bne.n	8000560 <__aeabi_fmul+0xdc>
 8000534:	2304      	movs	r3, #4
 8000536:	4699      	mov	r9, r3
 8000538:	3b03      	subs	r3, #3
 800053a:	2600      	movs	r6, #0
 800053c:	469a      	mov	sl, r3
 800053e:	e7b9      	b.n	80004b4 <__aeabi_fmul+0x30>
 8000540:	20ff      	movs	r0, #255	; 0xff
 8000542:	2202      	movs	r2, #2
 8000544:	2d00      	cmp	r5, #0
 8000546:	d0c5      	beq.n	80004d4 <__aeabi_fmul+0x50>
 8000548:	2203      	movs	r2, #3
 800054a:	e7c3      	b.n	80004d4 <__aeabi_fmul+0x50>
 800054c:	2d00      	cmp	r5, #0
 800054e:	d119      	bne.n	8000584 <__aeabi_fmul+0x100>
 8000550:	2000      	movs	r0, #0
 8000552:	2201      	movs	r2, #1
 8000554:	e7be      	b.n	80004d4 <__aeabi_fmul+0x50>
 8000556:	2401      	movs	r4, #1
 8000558:	22ff      	movs	r2, #255	; 0xff
 800055a:	400c      	ands	r4, r1
 800055c:	2000      	movs	r0, #0
 800055e:	e7db      	b.n	8000518 <__aeabi_fmul+0x94>
 8000560:	0038      	movs	r0, r7
 8000562:	f000 fe6d 	bl	8001240 <__clzsi2>
 8000566:	2676      	movs	r6, #118	; 0x76
 8000568:	1f43      	subs	r3, r0, #5
 800056a:	409f      	lsls	r7, r3
 800056c:	2300      	movs	r3, #0
 800056e:	4276      	negs	r6, r6
 8000570:	1a36      	subs	r6, r6, r0
 8000572:	4699      	mov	r9, r3
 8000574:	469a      	mov	sl, r3
 8000576:	e79d      	b.n	80004b4 <__aeabi_fmul+0x30>
 8000578:	230c      	movs	r3, #12
 800057a:	4699      	mov	r9, r3
 800057c:	3b09      	subs	r3, #9
 800057e:	26ff      	movs	r6, #255	; 0xff
 8000580:	469a      	mov	sl, r3
 8000582:	e797      	b.n	80004b4 <__aeabi_fmul+0x30>
 8000584:	0028      	movs	r0, r5
 8000586:	f000 fe5b 	bl	8001240 <__clzsi2>
 800058a:	1f43      	subs	r3, r0, #5
 800058c:	409d      	lsls	r5, r3
 800058e:	2376      	movs	r3, #118	; 0x76
 8000590:	425b      	negs	r3, r3
 8000592:	1a18      	subs	r0, r3, r0
 8000594:	2200      	movs	r2, #0
 8000596:	e79d      	b.n	80004d4 <__aeabi_fmul+0x50>
 8000598:	2080      	movs	r0, #128	; 0x80
 800059a:	2400      	movs	r4, #0
 800059c:	03c0      	lsls	r0, r0, #15
 800059e:	22ff      	movs	r2, #255	; 0xff
 80005a0:	e7ba      	b.n	8000518 <__aeabi_fmul+0x94>
 80005a2:	003d      	movs	r5, r7
 80005a4:	4652      	mov	r2, sl
 80005a6:	e7ab      	b.n	8000500 <__aeabi_fmul+0x7c>
 80005a8:	003d      	movs	r5, r7
 80005aa:	0021      	movs	r1, r4
 80005ac:	4652      	mov	r2, sl
 80005ae:	e7a7      	b.n	8000500 <__aeabi_fmul+0x7c>
 80005b0:	0c3b      	lsrs	r3, r7, #16
 80005b2:	469c      	mov	ip, r3
 80005b4:	042a      	lsls	r2, r5, #16
 80005b6:	0c12      	lsrs	r2, r2, #16
 80005b8:	0c2b      	lsrs	r3, r5, #16
 80005ba:	0014      	movs	r4, r2
 80005bc:	4660      	mov	r0, ip
 80005be:	4665      	mov	r5, ip
 80005c0:	043f      	lsls	r7, r7, #16
 80005c2:	0c3f      	lsrs	r7, r7, #16
 80005c4:	437c      	muls	r4, r7
 80005c6:	4342      	muls	r2, r0
 80005c8:	435d      	muls	r5, r3
 80005ca:	437b      	muls	r3, r7
 80005cc:	0c27      	lsrs	r7, r4, #16
 80005ce:	189b      	adds	r3, r3, r2
 80005d0:	18ff      	adds	r7, r7, r3
 80005d2:	42ba      	cmp	r2, r7
 80005d4:	d903      	bls.n	80005de <__aeabi_fmul+0x15a>
 80005d6:	2380      	movs	r3, #128	; 0x80
 80005d8:	025b      	lsls	r3, r3, #9
 80005da:	469c      	mov	ip, r3
 80005dc:	4465      	add	r5, ip
 80005de:	0424      	lsls	r4, r4, #16
 80005e0:	043a      	lsls	r2, r7, #16
 80005e2:	0c24      	lsrs	r4, r4, #16
 80005e4:	1912      	adds	r2, r2, r4
 80005e6:	0193      	lsls	r3, r2, #6
 80005e8:	1e5c      	subs	r4, r3, #1
 80005ea:	41a3      	sbcs	r3, r4
 80005ec:	0c3f      	lsrs	r7, r7, #16
 80005ee:	0e92      	lsrs	r2, r2, #26
 80005f0:	197d      	adds	r5, r7, r5
 80005f2:	431a      	orrs	r2, r3
 80005f4:	01ad      	lsls	r5, r5, #6
 80005f6:	4315      	orrs	r5, r2
 80005f8:	012b      	lsls	r3, r5, #4
 80005fa:	d504      	bpl.n	8000606 <__aeabi_fmul+0x182>
 80005fc:	2301      	movs	r3, #1
 80005fe:	465e      	mov	r6, fp
 8000600:	086a      	lsrs	r2, r5, #1
 8000602:	401d      	ands	r5, r3
 8000604:	4315      	orrs	r5, r2
 8000606:	0032      	movs	r2, r6
 8000608:	327f      	adds	r2, #127	; 0x7f
 800060a:	2a00      	cmp	r2, #0
 800060c:	dd25      	ble.n	800065a <__aeabi_fmul+0x1d6>
 800060e:	076b      	lsls	r3, r5, #29
 8000610:	d004      	beq.n	800061c <__aeabi_fmul+0x198>
 8000612:	230f      	movs	r3, #15
 8000614:	402b      	ands	r3, r5
 8000616:	2b04      	cmp	r3, #4
 8000618:	d000      	beq.n	800061c <__aeabi_fmul+0x198>
 800061a:	3504      	adds	r5, #4
 800061c:	012b      	lsls	r3, r5, #4
 800061e:	d503      	bpl.n	8000628 <__aeabi_fmul+0x1a4>
 8000620:	0032      	movs	r2, r6
 8000622:	4b27      	ldr	r3, [pc, #156]	; (80006c0 <__aeabi_fmul+0x23c>)
 8000624:	3280      	adds	r2, #128	; 0x80
 8000626:	401d      	ands	r5, r3
 8000628:	2afe      	cmp	r2, #254	; 0xfe
 800062a:	dc94      	bgt.n	8000556 <__aeabi_fmul+0xd2>
 800062c:	2401      	movs	r4, #1
 800062e:	01a8      	lsls	r0, r5, #6
 8000630:	0a40      	lsrs	r0, r0, #9
 8000632:	b2d2      	uxtb	r2, r2
 8000634:	400c      	ands	r4, r1
 8000636:	e76f      	b.n	8000518 <__aeabi_fmul+0x94>
 8000638:	2080      	movs	r0, #128	; 0x80
 800063a:	03c0      	lsls	r0, r0, #15
 800063c:	4207      	tst	r7, r0
 800063e:	d007      	beq.n	8000650 <__aeabi_fmul+0x1cc>
 8000640:	4205      	tst	r5, r0
 8000642:	d105      	bne.n	8000650 <__aeabi_fmul+0x1cc>
 8000644:	4328      	orrs	r0, r5
 8000646:	0240      	lsls	r0, r0, #9
 8000648:	0a40      	lsrs	r0, r0, #9
 800064a:	4644      	mov	r4, r8
 800064c:	22ff      	movs	r2, #255	; 0xff
 800064e:	e763      	b.n	8000518 <__aeabi_fmul+0x94>
 8000650:	4338      	orrs	r0, r7
 8000652:	0240      	lsls	r0, r0, #9
 8000654:	0a40      	lsrs	r0, r0, #9
 8000656:	22ff      	movs	r2, #255	; 0xff
 8000658:	e75e      	b.n	8000518 <__aeabi_fmul+0x94>
 800065a:	2401      	movs	r4, #1
 800065c:	1aa3      	subs	r3, r4, r2
 800065e:	2b1b      	cmp	r3, #27
 8000660:	dd05      	ble.n	800066e <__aeabi_fmul+0x1ea>
 8000662:	400c      	ands	r4, r1
 8000664:	2200      	movs	r2, #0
 8000666:	2000      	movs	r0, #0
 8000668:	e756      	b.n	8000518 <__aeabi_fmul+0x94>
 800066a:	465e      	mov	r6, fp
 800066c:	e7cb      	b.n	8000606 <__aeabi_fmul+0x182>
 800066e:	002a      	movs	r2, r5
 8000670:	2020      	movs	r0, #32
 8000672:	40da      	lsrs	r2, r3
 8000674:	1ac3      	subs	r3, r0, r3
 8000676:	409d      	lsls	r5, r3
 8000678:	002b      	movs	r3, r5
 800067a:	1e5d      	subs	r5, r3, #1
 800067c:	41ab      	sbcs	r3, r5
 800067e:	4313      	orrs	r3, r2
 8000680:	075a      	lsls	r2, r3, #29
 8000682:	d004      	beq.n	800068e <__aeabi_fmul+0x20a>
 8000684:	220f      	movs	r2, #15
 8000686:	401a      	ands	r2, r3
 8000688:	2a04      	cmp	r2, #4
 800068a:	d000      	beq.n	800068e <__aeabi_fmul+0x20a>
 800068c:	3304      	adds	r3, #4
 800068e:	015a      	lsls	r2, r3, #5
 8000690:	d504      	bpl.n	800069c <__aeabi_fmul+0x218>
 8000692:	2401      	movs	r4, #1
 8000694:	2201      	movs	r2, #1
 8000696:	400c      	ands	r4, r1
 8000698:	2000      	movs	r0, #0
 800069a:	e73d      	b.n	8000518 <__aeabi_fmul+0x94>
 800069c:	2401      	movs	r4, #1
 800069e:	019b      	lsls	r3, r3, #6
 80006a0:	0a58      	lsrs	r0, r3, #9
 80006a2:	400c      	ands	r4, r1
 80006a4:	2200      	movs	r2, #0
 80006a6:	e737      	b.n	8000518 <__aeabi_fmul+0x94>
 80006a8:	2080      	movs	r0, #128	; 0x80
 80006aa:	2401      	movs	r4, #1
 80006ac:	03c0      	lsls	r0, r0, #15
 80006ae:	4328      	orrs	r0, r5
 80006b0:	0240      	lsls	r0, r0, #9
 80006b2:	0a40      	lsrs	r0, r0, #9
 80006b4:	400c      	ands	r4, r1
 80006b6:	22ff      	movs	r2, #255	; 0xff
 80006b8:	e72e      	b.n	8000518 <__aeabi_fmul+0x94>
 80006ba:	46c0      	nop			; (mov r8, r8)
 80006bc:	08004628 	.word	0x08004628
 80006c0:	f7ffffff 	.word	0xf7ffffff

080006c4 <__aeabi_fsub>:
 80006c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80006c6:	464f      	mov	r7, r9
 80006c8:	46d6      	mov	lr, sl
 80006ca:	4646      	mov	r6, r8
 80006cc:	0044      	lsls	r4, r0, #1
 80006ce:	b5c0      	push	{r6, r7, lr}
 80006d0:	0fc2      	lsrs	r2, r0, #31
 80006d2:	0247      	lsls	r7, r0, #9
 80006d4:	0248      	lsls	r0, r1, #9
 80006d6:	0a40      	lsrs	r0, r0, #9
 80006d8:	4684      	mov	ip, r0
 80006da:	4666      	mov	r6, ip
 80006dc:	0a7b      	lsrs	r3, r7, #9
 80006de:	0048      	lsls	r0, r1, #1
 80006e0:	0fc9      	lsrs	r1, r1, #31
 80006e2:	469a      	mov	sl, r3
 80006e4:	0e24      	lsrs	r4, r4, #24
 80006e6:	0015      	movs	r5, r2
 80006e8:	00db      	lsls	r3, r3, #3
 80006ea:	0e00      	lsrs	r0, r0, #24
 80006ec:	4689      	mov	r9, r1
 80006ee:	00f6      	lsls	r6, r6, #3
 80006f0:	28ff      	cmp	r0, #255	; 0xff
 80006f2:	d100      	bne.n	80006f6 <__aeabi_fsub+0x32>
 80006f4:	e08f      	b.n	8000816 <__aeabi_fsub+0x152>
 80006f6:	2101      	movs	r1, #1
 80006f8:	464f      	mov	r7, r9
 80006fa:	404f      	eors	r7, r1
 80006fc:	0039      	movs	r1, r7
 80006fe:	4291      	cmp	r1, r2
 8000700:	d066      	beq.n	80007d0 <__aeabi_fsub+0x10c>
 8000702:	1a22      	subs	r2, r4, r0
 8000704:	2a00      	cmp	r2, #0
 8000706:	dc00      	bgt.n	800070a <__aeabi_fsub+0x46>
 8000708:	e09d      	b.n	8000846 <__aeabi_fsub+0x182>
 800070a:	2800      	cmp	r0, #0
 800070c:	d13d      	bne.n	800078a <__aeabi_fsub+0xc6>
 800070e:	2e00      	cmp	r6, #0
 8000710:	d100      	bne.n	8000714 <__aeabi_fsub+0x50>
 8000712:	e08b      	b.n	800082c <__aeabi_fsub+0x168>
 8000714:	1e51      	subs	r1, r2, #1
 8000716:	2900      	cmp	r1, #0
 8000718:	d000      	beq.n	800071c <__aeabi_fsub+0x58>
 800071a:	e0b5      	b.n	8000888 <__aeabi_fsub+0x1c4>
 800071c:	2401      	movs	r4, #1
 800071e:	1b9b      	subs	r3, r3, r6
 8000720:	015a      	lsls	r2, r3, #5
 8000722:	d544      	bpl.n	80007ae <__aeabi_fsub+0xea>
 8000724:	019b      	lsls	r3, r3, #6
 8000726:	099f      	lsrs	r7, r3, #6
 8000728:	0038      	movs	r0, r7
 800072a:	f000 fd89 	bl	8001240 <__clzsi2>
 800072e:	3805      	subs	r0, #5
 8000730:	4087      	lsls	r7, r0
 8000732:	4284      	cmp	r4, r0
 8000734:	dd00      	ble.n	8000738 <__aeabi_fsub+0x74>
 8000736:	e096      	b.n	8000866 <__aeabi_fsub+0x1a2>
 8000738:	1b04      	subs	r4, r0, r4
 800073a:	003a      	movs	r2, r7
 800073c:	2020      	movs	r0, #32
 800073e:	3401      	adds	r4, #1
 8000740:	40e2      	lsrs	r2, r4
 8000742:	1b04      	subs	r4, r0, r4
 8000744:	40a7      	lsls	r7, r4
 8000746:	003b      	movs	r3, r7
 8000748:	1e5f      	subs	r7, r3, #1
 800074a:	41bb      	sbcs	r3, r7
 800074c:	2400      	movs	r4, #0
 800074e:	4313      	orrs	r3, r2
 8000750:	075a      	lsls	r2, r3, #29
 8000752:	d004      	beq.n	800075e <__aeabi_fsub+0x9a>
 8000754:	220f      	movs	r2, #15
 8000756:	401a      	ands	r2, r3
 8000758:	2a04      	cmp	r2, #4
 800075a:	d000      	beq.n	800075e <__aeabi_fsub+0x9a>
 800075c:	3304      	adds	r3, #4
 800075e:	015a      	lsls	r2, r3, #5
 8000760:	d527      	bpl.n	80007b2 <__aeabi_fsub+0xee>
 8000762:	3401      	adds	r4, #1
 8000764:	2cff      	cmp	r4, #255	; 0xff
 8000766:	d100      	bne.n	800076a <__aeabi_fsub+0xa6>
 8000768:	e079      	b.n	800085e <__aeabi_fsub+0x19a>
 800076a:	2201      	movs	r2, #1
 800076c:	019b      	lsls	r3, r3, #6
 800076e:	0a5b      	lsrs	r3, r3, #9
 8000770:	b2e4      	uxtb	r4, r4
 8000772:	402a      	ands	r2, r5
 8000774:	025b      	lsls	r3, r3, #9
 8000776:	05e4      	lsls	r4, r4, #23
 8000778:	0a58      	lsrs	r0, r3, #9
 800077a:	07d2      	lsls	r2, r2, #31
 800077c:	4320      	orrs	r0, r4
 800077e:	4310      	orrs	r0, r2
 8000780:	bc1c      	pop	{r2, r3, r4}
 8000782:	4690      	mov	r8, r2
 8000784:	4699      	mov	r9, r3
 8000786:	46a2      	mov	sl, r4
 8000788:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800078a:	2cff      	cmp	r4, #255	; 0xff
 800078c:	d0e0      	beq.n	8000750 <__aeabi_fsub+0x8c>
 800078e:	2180      	movs	r1, #128	; 0x80
 8000790:	04c9      	lsls	r1, r1, #19
 8000792:	430e      	orrs	r6, r1
 8000794:	2a1b      	cmp	r2, #27
 8000796:	dc7b      	bgt.n	8000890 <__aeabi_fsub+0x1cc>
 8000798:	0031      	movs	r1, r6
 800079a:	2020      	movs	r0, #32
 800079c:	40d1      	lsrs	r1, r2
 800079e:	1a82      	subs	r2, r0, r2
 80007a0:	4096      	lsls	r6, r2
 80007a2:	1e72      	subs	r2, r6, #1
 80007a4:	4196      	sbcs	r6, r2
 80007a6:	430e      	orrs	r6, r1
 80007a8:	1b9b      	subs	r3, r3, r6
 80007aa:	015a      	lsls	r2, r3, #5
 80007ac:	d4ba      	bmi.n	8000724 <__aeabi_fsub+0x60>
 80007ae:	075a      	lsls	r2, r3, #29
 80007b0:	d1d0      	bne.n	8000754 <__aeabi_fsub+0x90>
 80007b2:	2201      	movs	r2, #1
 80007b4:	08df      	lsrs	r7, r3, #3
 80007b6:	402a      	ands	r2, r5
 80007b8:	2cff      	cmp	r4, #255	; 0xff
 80007ba:	d133      	bne.n	8000824 <__aeabi_fsub+0x160>
 80007bc:	2f00      	cmp	r7, #0
 80007be:	d100      	bne.n	80007c2 <__aeabi_fsub+0xfe>
 80007c0:	e0a8      	b.n	8000914 <__aeabi_fsub+0x250>
 80007c2:	2380      	movs	r3, #128	; 0x80
 80007c4:	03db      	lsls	r3, r3, #15
 80007c6:	433b      	orrs	r3, r7
 80007c8:	025b      	lsls	r3, r3, #9
 80007ca:	0a5b      	lsrs	r3, r3, #9
 80007cc:	24ff      	movs	r4, #255	; 0xff
 80007ce:	e7d1      	b.n	8000774 <__aeabi_fsub+0xb0>
 80007d0:	1a21      	subs	r1, r4, r0
 80007d2:	2900      	cmp	r1, #0
 80007d4:	dd4c      	ble.n	8000870 <__aeabi_fsub+0x1ac>
 80007d6:	2800      	cmp	r0, #0
 80007d8:	d02a      	beq.n	8000830 <__aeabi_fsub+0x16c>
 80007da:	2cff      	cmp	r4, #255	; 0xff
 80007dc:	d0b8      	beq.n	8000750 <__aeabi_fsub+0x8c>
 80007de:	2080      	movs	r0, #128	; 0x80
 80007e0:	04c0      	lsls	r0, r0, #19
 80007e2:	4306      	orrs	r6, r0
 80007e4:	291b      	cmp	r1, #27
 80007e6:	dd00      	ble.n	80007ea <__aeabi_fsub+0x126>
 80007e8:	e0af      	b.n	800094a <__aeabi_fsub+0x286>
 80007ea:	0030      	movs	r0, r6
 80007ec:	2720      	movs	r7, #32
 80007ee:	40c8      	lsrs	r0, r1
 80007f0:	1a79      	subs	r1, r7, r1
 80007f2:	408e      	lsls	r6, r1
 80007f4:	1e71      	subs	r1, r6, #1
 80007f6:	418e      	sbcs	r6, r1
 80007f8:	4306      	orrs	r6, r0
 80007fa:	199b      	adds	r3, r3, r6
 80007fc:	0159      	lsls	r1, r3, #5
 80007fe:	d5d6      	bpl.n	80007ae <__aeabi_fsub+0xea>
 8000800:	3401      	adds	r4, #1
 8000802:	2cff      	cmp	r4, #255	; 0xff
 8000804:	d100      	bne.n	8000808 <__aeabi_fsub+0x144>
 8000806:	e085      	b.n	8000914 <__aeabi_fsub+0x250>
 8000808:	2201      	movs	r2, #1
 800080a:	497a      	ldr	r1, [pc, #488]	; (80009f4 <__aeabi_fsub+0x330>)
 800080c:	401a      	ands	r2, r3
 800080e:	085b      	lsrs	r3, r3, #1
 8000810:	400b      	ands	r3, r1
 8000812:	4313      	orrs	r3, r2
 8000814:	e79c      	b.n	8000750 <__aeabi_fsub+0x8c>
 8000816:	2e00      	cmp	r6, #0
 8000818:	d000      	beq.n	800081c <__aeabi_fsub+0x158>
 800081a:	e770      	b.n	80006fe <__aeabi_fsub+0x3a>
 800081c:	e76b      	b.n	80006f6 <__aeabi_fsub+0x32>
 800081e:	1e3b      	subs	r3, r7, #0
 8000820:	d1c5      	bne.n	80007ae <__aeabi_fsub+0xea>
 8000822:	2200      	movs	r2, #0
 8000824:	027b      	lsls	r3, r7, #9
 8000826:	0a5b      	lsrs	r3, r3, #9
 8000828:	b2e4      	uxtb	r4, r4
 800082a:	e7a3      	b.n	8000774 <__aeabi_fsub+0xb0>
 800082c:	0014      	movs	r4, r2
 800082e:	e78f      	b.n	8000750 <__aeabi_fsub+0x8c>
 8000830:	2e00      	cmp	r6, #0
 8000832:	d04d      	beq.n	80008d0 <__aeabi_fsub+0x20c>
 8000834:	1e48      	subs	r0, r1, #1
 8000836:	2800      	cmp	r0, #0
 8000838:	d157      	bne.n	80008ea <__aeabi_fsub+0x226>
 800083a:	199b      	adds	r3, r3, r6
 800083c:	2401      	movs	r4, #1
 800083e:	015a      	lsls	r2, r3, #5
 8000840:	d5b5      	bpl.n	80007ae <__aeabi_fsub+0xea>
 8000842:	2402      	movs	r4, #2
 8000844:	e7e0      	b.n	8000808 <__aeabi_fsub+0x144>
 8000846:	2a00      	cmp	r2, #0
 8000848:	d125      	bne.n	8000896 <__aeabi_fsub+0x1d2>
 800084a:	1c62      	adds	r2, r4, #1
 800084c:	b2d2      	uxtb	r2, r2
 800084e:	2a01      	cmp	r2, #1
 8000850:	dd72      	ble.n	8000938 <__aeabi_fsub+0x274>
 8000852:	1b9f      	subs	r7, r3, r6
 8000854:	017a      	lsls	r2, r7, #5
 8000856:	d535      	bpl.n	80008c4 <__aeabi_fsub+0x200>
 8000858:	1af7      	subs	r7, r6, r3
 800085a:	000d      	movs	r5, r1
 800085c:	e764      	b.n	8000728 <__aeabi_fsub+0x64>
 800085e:	2201      	movs	r2, #1
 8000860:	2300      	movs	r3, #0
 8000862:	402a      	ands	r2, r5
 8000864:	e786      	b.n	8000774 <__aeabi_fsub+0xb0>
 8000866:	003b      	movs	r3, r7
 8000868:	4a63      	ldr	r2, [pc, #396]	; (80009f8 <__aeabi_fsub+0x334>)
 800086a:	1a24      	subs	r4, r4, r0
 800086c:	4013      	ands	r3, r2
 800086e:	e76f      	b.n	8000750 <__aeabi_fsub+0x8c>
 8000870:	2900      	cmp	r1, #0
 8000872:	d16c      	bne.n	800094e <__aeabi_fsub+0x28a>
 8000874:	1c61      	adds	r1, r4, #1
 8000876:	b2c8      	uxtb	r0, r1
 8000878:	2801      	cmp	r0, #1
 800087a:	dd4e      	ble.n	800091a <__aeabi_fsub+0x256>
 800087c:	29ff      	cmp	r1, #255	; 0xff
 800087e:	d049      	beq.n	8000914 <__aeabi_fsub+0x250>
 8000880:	199b      	adds	r3, r3, r6
 8000882:	085b      	lsrs	r3, r3, #1
 8000884:	000c      	movs	r4, r1
 8000886:	e763      	b.n	8000750 <__aeabi_fsub+0x8c>
 8000888:	2aff      	cmp	r2, #255	; 0xff
 800088a:	d041      	beq.n	8000910 <__aeabi_fsub+0x24c>
 800088c:	000a      	movs	r2, r1
 800088e:	e781      	b.n	8000794 <__aeabi_fsub+0xd0>
 8000890:	2601      	movs	r6, #1
 8000892:	1b9b      	subs	r3, r3, r6
 8000894:	e789      	b.n	80007aa <__aeabi_fsub+0xe6>
 8000896:	2c00      	cmp	r4, #0
 8000898:	d01c      	beq.n	80008d4 <__aeabi_fsub+0x210>
 800089a:	28ff      	cmp	r0, #255	; 0xff
 800089c:	d021      	beq.n	80008e2 <__aeabi_fsub+0x21e>
 800089e:	2480      	movs	r4, #128	; 0x80
 80008a0:	04e4      	lsls	r4, r4, #19
 80008a2:	4252      	negs	r2, r2
 80008a4:	4323      	orrs	r3, r4
 80008a6:	2a1b      	cmp	r2, #27
 80008a8:	dd00      	ble.n	80008ac <__aeabi_fsub+0x1e8>
 80008aa:	e096      	b.n	80009da <__aeabi_fsub+0x316>
 80008ac:	001c      	movs	r4, r3
 80008ae:	2520      	movs	r5, #32
 80008b0:	40d4      	lsrs	r4, r2
 80008b2:	1aaa      	subs	r2, r5, r2
 80008b4:	4093      	lsls	r3, r2
 80008b6:	1e5a      	subs	r2, r3, #1
 80008b8:	4193      	sbcs	r3, r2
 80008ba:	4323      	orrs	r3, r4
 80008bc:	1af3      	subs	r3, r6, r3
 80008be:	0004      	movs	r4, r0
 80008c0:	000d      	movs	r5, r1
 80008c2:	e72d      	b.n	8000720 <__aeabi_fsub+0x5c>
 80008c4:	2f00      	cmp	r7, #0
 80008c6:	d000      	beq.n	80008ca <__aeabi_fsub+0x206>
 80008c8:	e72e      	b.n	8000728 <__aeabi_fsub+0x64>
 80008ca:	2200      	movs	r2, #0
 80008cc:	2400      	movs	r4, #0
 80008ce:	e7a9      	b.n	8000824 <__aeabi_fsub+0x160>
 80008d0:	000c      	movs	r4, r1
 80008d2:	e73d      	b.n	8000750 <__aeabi_fsub+0x8c>
 80008d4:	2b00      	cmp	r3, #0
 80008d6:	d058      	beq.n	800098a <__aeabi_fsub+0x2c6>
 80008d8:	43d2      	mvns	r2, r2
 80008da:	2a00      	cmp	r2, #0
 80008dc:	d0ee      	beq.n	80008bc <__aeabi_fsub+0x1f8>
 80008de:	28ff      	cmp	r0, #255	; 0xff
 80008e0:	d1e1      	bne.n	80008a6 <__aeabi_fsub+0x1e2>
 80008e2:	0033      	movs	r3, r6
 80008e4:	24ff      	movs	r4, #255	; 0xff
 80008e6:	000d      	movs	r5, r1
 80008e8:	e732      	b.n	8000750 <__aeabi_fsub+0x8c>
 80008ea:	29ff      	cmp	r1, #255	; 0xff
 80008ec:	d010      	beq.n	8000910 <__aeabi_fsub+0x24c>
 80008ee:	0001      	movs	r1, r0
 80008f0:	e778      	b.n	80007e4 <__aeabi_fsub+0x120>
 80008f2:	2b00      	cmp	r3, #0
 80008f4:	d06e      	beq.n	80009d4 <__aeabi_fsub+0x310>
 80008f6:	24ff      	movs	r4, #255	; 0xff
 80008f8:	2e00      	cmp	r6, #0
 80008fa:	d100      	bne.n	80008fe <__aeabi_fsub+0x23a>
 80008fc:	e728      	b.n	8000750 <__aeabi_fsub+0x8c>
 80008fe:	2280      	movs	r2, #128	; 0x80
 8000900:	4651      	mov	r1, sl
 8000902:	03d2      	lsls	r2, r2, #15
 8000904:	4211      	tst	r1, r2
 8000906:	d003      	beq.n	8000910 <__aeabi_fsub+0x24c>
 8000908:	4661      	mov	r1, ip
 800090a:	4211      	tst	r1, r2
 800090c:	d100      	bne.n	8000910 <__aeabi_fsub+0x24c>
 800090e:	0033      	movs	r3, r6
 8000910:	24ff      	movs	r4, #255	; 0xff
 8000912:	e71d      	b.n	8000750 <__aeabi_fsub+0x8c>
 8000914:	24ff      	movs	r4, #255	; 0xff
 8000916:	2300      	movs	r3, #0
 8000918:	e72c      	b.n	8000774 <__aeabi_fsub+0xb0>
 800091a:	2c00      	cmp	r4, #0
 800091c:	d1e9      	bne.n	80008f2 <__aeabi_fsub+0x22e>
 800091e:	2b00      	cmp	r3, #0
 8000920:	d063      	beq.n	80009ea <__aeabi_fsub+0x326>
 8000922:	2e00      	cmp	r6, #0
 8000924:	d100      	bne.n	8000928 <__aeabi_fsub+0x264>
 8000926:	e713      	b.n	8000750 <__aeabi_fsub+0x8c>
 8000928:	199b      	adds	r3, r3, r6
 800092a:	015a      	lsls	r2, r3, #5
 800092c:	d400      	bmi.n	8000930 <__aeabi_fsub+0x26c>
 800092e:	e73e      	b.n	80007ae <__aeabi_fsub+0xea>
 8000930:	4a31      	ldr	r2, [pc, #196]	; (80009f8 <__aeabi_fsub+0x334>)
 8000932:	000c      	movs	r4, r1
 8000934:	4013      	ands	r3, r2
 8000936:	e70b      	b.n	8000750 <__aeabi_fsub+0x8c>
 8000938:	2c00      	cmp	r4, #0
 800093a:	d11e      	bne.n	800097a <__aeabi_fsub+0x2b6>
 800093c:	2b00      	cmp	r3, #0
 800093e:	d12f      	bne.n	80009a0 <__aeabi_fsub+0x2dc>
 8000940:	2e00      	cmp	r6, #0
 8000942:	d04f      	beq.n	80009e4 <__aeabi_fsub+0x320>
 8000944:	0033      	movs	r3, r6
 8000946:	000d      	movs	r5, r1
 8000948:	e702      	b.n	8000750 <__aeabi_fsub+0x8c>
 800094a:	2601      	movs	r6, #1
 800094c:	e755      	b.n	80007fa <__aeabi_fsub+0x136>
 800094e:	2c00      	cmp	r4, #0
 8000950:	d11f      	bne.n	8000992 <__aeabi_fsub+0x2ce>
 8000952:	2b00      	cmp	r3, #0
 8000954:	d043      	beq.n	80009de <__aeabi_fsub+0x31a>
 8000956:	43c9      	mvns	r1, r1
 8000958:	2900      	cmp	r1, #0
 800095a:	d00b      	beq.n	8000974 <__aeabi_fsub+0x2b0>
 800095c:	28ff      	cmp	r0, #255	; 0xff
 800095e:	d039      	beq.n	80009d4 <__aeabi_fsub+0x310>
 8000960:	291b      	cmp	r1, #27
 8000962:	dc44      	bgt.n	80009ee <__aeabi_fsub+0x32a>
 8000964:	001c      	movs	r4, r3
 8000966:	2720      	movs	r7, #32
 8000968:	40cc      	lsrs	r4, r1
 800096a:	1a79      	subs	r1, r7, r1
 800096c:	408b      	lsls	r3, r1
 800096e:	1e59      	subs	r1, r3, #1
 8000970:	418b      	sbcs	r3, r1
 8000972:	4323      	orrs	r3, r4
 8000974:	199b      	adds	r3, r3, r6
 8000976:	0004      	movs	r4, r0
 8000978:	e740      	b.n	80007fc <__aeabi_fsub+0x138>
 800097a:	2b00      	cmp	r3, #0
 800097c:	d11a      	bne.n	80009b4 <__aeabi_fsub+0x2f0>
 800097e:	2e00      	cmp	r6, #0
 8000980:	d124      	bne.n	80009cc <__aeabi_fsub+0x308>
 8000982:	2780      	movs	r7, #128	; 0x80
 8000984:	2200      	movs	r2, #0
 8000986:	03ff      	lsls	r7, r7, #15
 8000988:	e71b      	b.n	80007c2 <__aeabi_fsub+0xfe>
 800098a:	0033      	movs	r3, r6
 800098c:	0004      	movs	r4, r0
 800098e:	000d      	movs	r5, r1
 8000990:	e6de      	b.n	8000750 <__aeabi_fsub+0x8c>
 8000992:	28ff      	cmp	r0, #255	; 0xff
 8000994:	d01e      	beq.n	80009d4 <__aeabi_fsub+0x310>
 8000996:	2480      	movs	r4, #128	; 0x80
 8000998:	04e4      	lsls	r4, r4, #19
 800099a:	4249      	negs	r1, r1
 800099c:	4323      	orrs	r3, r4
 800099e:	e7df      	b.n	8000960 <__aeabi_fsub+0x29c>
 80009a0:	2e00      	cmp	r6, #0
 80009a2:	d100      	bne.n	80009a6 <__aeabi_fsub+0x2e2>
 80009a4:	e6d4      	b.n	8000750 <__aeabi_fsub+0x8c>
 80009a6:	1b9f      	subs	r7, r3, r6
 80009a8:	017a      	lsls	r2, r7, #5
 80009aa:	d400      	bmi.n	80009ae <__aeabi_fsub+0x2ea>
 80009ac:	e737      	b.n	800081e <__aeabi_fsub+0x15a>
 80009ae:	1af3      	subs	r3, r6, r3
 80009b0:	000d      	movs	r5, r1
 80009b2:	e6cd      	b.n	8000750 <__aeabi_fsub+0x8c>
 80009b4:	24ff      	movs	r4, #255	; 0xff
 80009b6:	2e00      	cmp	r6, #0
 80009b8:	d100      	bne.n	80009bc <__aeabi_fsub+0x2f8>
 80009ba:	e6c9      	b.n	8000750 <__aeabi_fsub+0x8c>
 80009bc:	2280      	movs	r2, #128	; 0x80
 80009be:	4650      	mov	r0, sl
 80009c0:	03d2      	lsls	r2, r2, #15
 80009c2:	4210      	tst	r0, r2
 80009c4:	d0a4      	beq.n	8000910 <__aeabi_fsub+0x24c>
 80009c6:	4660      	mov	r0, ip
 80009c8:	4210      	tst	r0, r2
 80009ca:	d1a1      	bne.n	8000910 <__aeabi_fsub+0x24c>
 80009cc:	0033      	movs	r3, r6
 80009ce:	000d      	movs	r5, r1
 80009d0:	24ff      	movs	r4, #255	; 0xff
 80009d2:	e6bd      	b.n	8000750 <__aeabi_fsub+0x8c>
 80009d4:	0033      	movs	r3, r6
 80009d6:	24ff      	movs	r4, #255	; 0xff
 80009d8:	e6ba      	b.n	8000750 <__aeabi_fsub+0x8c>
 80009da:	2301      	movs	r3, #1
 80009dc:	e76e      	b.n	80008bc <__aeabi_fsub+0x1f8>
 80009de:	0033      	movs	r3, r6
 80009e0:	0004      	movs	r4, r0
 80009e2:	e6b5      	b.n	8000750 <__aeabi_fsub+0x8c>
 80009e4:	2700      	movs	r7, #0
 80009e6:	2200      	movs	r2, #0
 80009e8:	e71c      	b.n	8000824 <__aeabi_fsub+0x160>
 80009ea:	0033      	movs	r3, r6
 80009ec:	e6b0      	b.n	8000750 <__aeabi_fsub+0x8c>
 80009ee:	2301      	movs	r3, #1
 80009f0:	e7c0      	b.n	8000974 <__aeabi_fsub+0x2b0>
 80009f2:	46c0      	nop			; (mov r8, r8)
 80009f4:	7dffffff 	.word	0x7dffffff
 80009f8:	fbffffff 	.word	0xfbffffff

080009fc <__aeabi_i2f>:
 80009fc:	b570      	push	{r4, r5, r6, lr}
 80009fe:	2800      	cmp	r0, #0
 8000a00:	d030      	beq.n	8000a64 <__aeabi_i2f+0x68>
 8000a02:	17c3      	asrs	r3, r0, #31
 8000a04:	18c4      	adds	r4, r0, r3
 8000a06:	405c      	eors	r4, r3
 8000a08:	0fc5      	lsrs	r5, r0, #31
 8000a0a:	0020      	movs	r0, r4
 8000a0c:	f000 fc18 	bl	8001240 <__clzsi2>
 8000a10:	239e      	movs	r3, #158	; 0x9e
 8000a12:	1a1b      	subs	r3, r3, r0
 8000a14:	2b96      	cmp	r3, #150	; 0x96
 8000a16:	dc0d      	bgt.n	8000a34 <__aeabi_i2f+0x38>
 8000a18:	2296      	movs	r2, #150	; 0x96
 8000a1a:	1ad2      	subs	r2, r2, r3
 8000a1c:	4094      	lsls	r4, r2
 8000a1e:	002a      	movs	r2, r5
 8000a20:	0264      	lsls	r4, r4, #9
 8000a22:	0a64      	lsrs	r4, r4, #9
 8000a24:	b2db      	uxtb	r3, r3
 8000a26:	0264      	lsls	r4, r4, #9
 8000a28:	05db      	lsls	r3, r3, #23
 8000a2a:	0a60      	lsrs	r0, r4, #9
 8000a2c:	07d2      	lsls	r2, r2, #31
 8000a2e:	4318      	orrs	r0, r3
 8000a30:	4310      	orrs	r0, r2
 8000a32:	bd70      	pop	{r4, r5, r6, pc}
 8000a34:	2b99      	cmp	r3, #153	; 0x99
 8000a36:	dc19      	bgt.n	8000a6c <__aeabi_i2f+0x70>
 8000a38:	2299      	movs	r2, #153	; 0x99
 8000a3a:	1ad2      	subs	r2, r2, r3
 8000a3c:	2a00      	cmp	r2, #0
 8000a3e:	dd29      	ble.n	8000a94 <__aeabi_i2f+0x98>
 8000a40:	4094      	lsls	r4, r2
 8000a42:	0022      	movs	r2, r4
 8000a44:	4c14      	ldr	r4, [pc, #80]	; (8000a98 <__aeabi_i2f+0x9c>)
 8000a46:	4014      	ands	r4, r2
 8000a48:	0751      	lsls	r1, r2, #29
 8000a4a:	d004      	beq.n	8000a56 <__aeabi_i2f+0x5a>
 8000a4c:	210f      	movs	r1, #15
 8000a4e:	400a      	ands	r2, r1
 8000a50:	2a04      	cmp	r2, #4
 8000a52:	d000      	beq.n	8000a56 <__aeabi_i2f+0x5a>
 8000a54:	3404      	adds	r4, #4
 8000a56:	0162      	lsls	r2, r4, #5
 8000a58:	d413      	bmi.n	8000a82 <__aeabi_i2f+0x86>
 8000a5a:	01a4      	lsls	r4, r4, #6
 8000a5c:	0a64      	lsrs	r4, r4, #9
 8000a5e:	b2db      	uxtb	r3, r3
 8000a60:	002a      	movs	r2, r5
 8000a62:	e7e0      	b.n	8000a26 <__aeabi_i2f+0x2a>
 8000a64:	2200      	movs	r2, #0
 8000a66:	2300      	movs	r3, #0
 8000a68:	2400      	movs	r4, #0
 8000a6a:	e7dc      	b.n	8000a26 <__aeabi_i2f+0x2a>
 8000a6c:	2205      	movs	r2, #5
 8000a6e:	0021      	movs	r1, r4
 8000a70:	1a12      	subs	r2, r2, r0
 8000a72:	40d1      	lsrs	r1, r2
 8000a74:	22b9      	movs	r2, #185	; 0xb9
 8000a76:	1ad2      	subs	r2, r2, r3
 8000a78:	4094      	lsls	r4, r2
 8000a7a:	1e62      	subs	r2, r4, #1
 8000a7c:	4194      	sbcs	r4, r2
 8000a7e:	430c      	orrs	r4, r1
 8000a80:	e7da      	b.n	8000a38 <__aeabi_i2f+0x3c>
 8000a82:	4b05      	ldr	r3, [pc, #20]	; (8000a98 <__aeabi_i2f+0x9c>)
 8000a84:	002a      	movs	r2, r5
 8000a86:	401c      	ands	r4, r3
 8000a88:	239f      	movs	r3, #159	; 0x9f
 8000a8a:	01a4      	lsls	r4, r4, #6
 8000a8c:	1a1b      	subs	r3, r3, r0
 8000a8e:	0a64      	lsrs	r4, r4, #9
 8000a90:	b2db      	uxtb	r3, r3
 8000a92:	e7c8      	b.n	8000a26 <__aeabi_i2f+0x2a>
 8000a94:	0022      	movs	r2, r4
 8000a96:	e7d5      	b.n	8000a44 <__aeabi_i2f+0x48>
 8000a98:	fbffffff 	.word	0xfbffffff

08000a9c <__eqdf2>:
 8000a9c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000a9e:	464f      	mov	r7, r9
 8000aa0:	4646      	mov	r6, r8
 8000aa2:	46d6      	mov	lr, sl
 8000aa4:	005c      	lsls	r4, r3, #1
 8000aa6:	b5c0      	push	{r6, r7, lr}
 8000aa8:	031f      	lsls	r7, r3, #12
 8000aaa:	0fdb      	lsrs	r3, r3, #31
 8000aac:	469a      	mov	sl, r3
 8000aae:	4b17      	ldr	r3, [pc, #92]	; (8000b0c <__eqdf2+0x70>)
 8000ab0:	030e      	lsls	r6, r1, #12
 8000ab2:	004d      	lsls	r5, r1, #1
 8000ab4:	4684      	mov	ip, r0
 8000ab6:	4680      	mov	r8, r0
 8000ab8:	0b36      	lsrs	r6, r6, #12
 8000aba:	0d6d      	lsrs	r5, r5, #21
 8000abc:	0fc9      	lsrs	r1, r1, #31
 8000abe:	4691      	mov	r9, r2
 8000ac0:	0b3f      	lsrs	r7, r7, #12
 8000ac2:	0d64      	lsrs	r4, r4, #21
 8000ac4:	2001      	movs	r0, #1
 8000ac6:	429d      	cmp	r5, r3
 8000ac8:	d008      	beq.n	8000adc <__eqdf2+0x40>
 8000aca:	429c      	cmp	r4, r3
 8000acc:	d001      	beq.n	8000ad2 <__eqdf2+0x36>
 8000ace:	42a5      	cmp	r5, r4
 8000ad0:	d00b      	beq.n	8000aea <__eqdf2+0x4e>
 8000ad2:	bc1c      	pop	{r2, r3, r4}
 8000ad4:	4690      	mov	r8, r2
 8000ad6:	4699      	mov	r9, r3
 8000ad8:	46a2      	mov	sl, r4
 8000ada:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000adc:	4663      	mov	r3, ip
 8000ade:	4333      	orrs	r3, r6
 8000ae0:	d1f7      	bne.n	8000ad2 <__eqdf2+0x36>
 8000ae2:	42ac      	cmp	r4, r5
 8000ae4:	d1f5      	bne.n	8000ad2 <__eqdf2+0x36>
 8000ae6:	433a      	orrs	r2, r7
 8000ae8:	d1f3      	bne.n	8000ad2 <__eqdf2+0x36>
 8000aea:	2001      	movs	r0, #1
 8000aec:	42be      	cmp	r6, r7
 8000aee:	d1f0      	bne.n	8000ad2 <__eqdf2+0x36>
 8000af0:	45c8      	cmp	r8, r9
 8000af2:	d1ee      	bne.n	8000ad2 <__eqdf2+0x36>
 8000af4:	4551      	cmp	r1, sl
 8000af6:	d007      	beq.n	8000b08 <__eqdf2+0x6c>
 8000af8:	2d00      	cmp	r5, #0
 8000afa:	d1ea      	bne.n	8000ad2 <__eqdf2+0x36>
 8000afc:	4663      	mov	r3, ip
 8000afe:	431e      	orrs	r6, r3
 8000b00:	0030      	movs	r0, r6
 8000b02:	1e46      	subs	r6, r0, #1
 8000b04:	41b0      	sbcs	r0, r6
 8000b06:	e7e4      	b.n	8000ad2 <__eqdf2+0x36>
 8000b08:	2000      	movs	r0, #0
 8000b0a:	e7e2      	b.n	8000ad2 <__eqdf2+0x36>
 8000b0c:	000007ff 	.word	0x000007ff

08000b10 <__gedf2>:
 8000b10:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000b12:	4645      	mov	r5, r8
 8000b14:	46de      	mov	lr, fp
 8000b16:	4657      	mov	r7, sl
 8000b18:	464e      	mov	r6, r9
 8000b1a:	b5e0      	push	{r5, r6, r7, lr}
 8000b1c:	031f      	lsls	r7, r3, #12
 8000b1e:	0b3d      	lsrs	r5, r7, #12
 8000b20:	4f2c      	ldr	r7, [pc, #176]	; (8000bd4 <__gedf2+0xc4>)
 8000b22:	030e      	lsls	r6, r1, #12
 8000b24:	004c      	lsls	r4, r1, #1
 8000b26:	46ab      	mov	fp, r5
 8000b28:	005d      	lsls	r5, r3, #1
 8000b2a:	4684      	mov	ip, r0
 8000b2c:	0b36      	lsrs	r6, r6, #12
 8000b2e:	0d64      	lsrs	r4, r4, #21
 8000b30:	0fc9      	lsrs	r1, r1, #31
 8000b32:	4690      	mov	r8, r2
 8000b34:	0d6d      	lsrs	r5, r5, #21
 8000b36:	0fdb      	lsrs	r3, r3, #31
 8000b38:	42bc      	cmp	r4, r7
 8000b3a:	d02a      	beq.n	8000b92 <__gedf2+0x82>
 8000b3c:	4f25      	ldr	r7, [pc, #148]	; (8000bd4 <__gedf2+0xc4>)
 8000b3e:	42bd      	cmp	r5, r7
 8000b40:	d02d      	beq.n	8000b9e <__gedf2+0x8e>
 8000b42:	2c00      	cmp	r4, #0
 8000b44:	d10f      	bne.n	8000b66 <__gedf2+0x56>
 8000b46:	4330      	orrs	r0, r6
 8000b48:	0007      	movs	r7, r0
 8000b4a:	4681      	mov	r9, r0
 8000b4c:	4278      	negs	r0, r7
 8000b4e:	4178      	adcs	r0, r7
 8000b50:	b2c0      	uxtb	r0, r0
 8000b52:	2d00      	cmp	r5, #0
 8000b54:	d117      	bne.n	8000b86 <__gedf2+0x76>
 8000b56:	465f      	mov	r7, fp
 8000b58:	433a      	orrs	r2, r7
 8000b5a:	d114      	bne.n	8000b86 <__gedf2+0x76>
 8000b5c:	464b      	mov	r3, r9
 8000b5e:	2000      	movs	r0, #0
 8000b60:	2b00      	cmp	r3, #0
 8000b62:	d00a      	beq.n	8000b7a <__gedf2+0x6a>
 8000b64:	e006      	b.n	8000b74 <__gedf2+0x64>
 8000b66:	2d00      	cmp	r5, #0
 8000b68:	d102      	bne.n	8000b70 <__gedf2+0x60>
 8000b6a:	4658      	mov	r0, fp
 8000b6c:	4302      	orrs	r2, r0
 8000b6e:	d001      	beq.n	8000b74 <__gedf2+0x64>
 8000b70:	4299      	cmp	r1, r3
 8000b72:	d018      	beq.n	8000ba6 <__gedf2+0x96>
 8000b74:	4248      	negs	r0, r1
 8000b76:	2101      	movs	r1, #1
 8000b78:	4308      	orrs	r0, r1
 8000b7a:	bc3c      	pop	{r2, r3, r4, r5}
 8000b7c:	4690      	mov	r8, r2
 8000b7e:	4699      	mov	r9, r3
 8000b80:	46a2      	mov	sl, r4
 8000b82:	46ab      	mov	fp, r5
 8000b84:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000b86:	2800      	cmp	r0, #0
 8000b88:	d0f2      	beq.n	8000b70 <__gedf2+0x60>
 8000b8a:	2001      	movs	r0, #1
 8000b8c:	3b01      	subs	r3, #1
 8000b8e:	4318      	orrs	r0, r3
 8000b90:	e7f3      	b.n	8000b7a <__gedf2+0x6a>
 8000b92:	0037      	movs	r7, r6
 8000b94:	4307      	orrs	r7, r0
 8000b96:	d0d1      	beq.n	8000b3c <__gedf2+0x2c>
 8000b98:	2002      	movs	r0, #2
 8000b9a:	4240      	negs	r0, r0
 8000b9c:	e7ed      	b.n	8000b7a <__gedf2+0x6a>
 8000b9e:	465f      	mov	r7, fp
 8000ba0:	4317      	orrs	r7, r2
 8000ba2:	d0ce      	beq.n	8000b42 <__gedf2+0x32>
 8000ba4:	e7f8      	b.n	8000b98 <__gedf2+0x88>
 8000ba6:	42ac      	cmp	r4, r5
 8000ba8:	dce4      	bgt.n	8000b74 <__gedf2+0x64>
 8000baa:	da03      	bge.n	8000bb4 <__gedf2+0xa4>
 8000bac:	1e48      	subs	r0, r1, #1
 8000bae:	2101      	movs	r1, #1
 8000bb0:	4308      	orrs	r0, r1
 8000bb2:	e7e2      	b.n	8000b7a <__gedf2+0x6a>
 8000bb4:	455e      	cmp	r6, fp
 8000bb6:	d8dd      	bhi.n	8000b74 <__gedf2+0x64>
 8000bb8:	d006      	beq.n	8000bc8 <__gedf2+0xb8>
 8000bba:	2000      	movs	r0, #0
 8000bbc:	455e      	cmp	r6, fp
 8000bbe:	d2dc      	bcs.n	8000b7a <__gedf2+0x6a>
 8000bc0:	2301      	movs	r3, #1
 8000bc2:	1e48      	subs	r0, r1, #1
 8000bc4:	4318      	orrs	r0, r3
 8000bc6:	e7d8      	b.n	8000b7a <__gedf2+0x6a>
 8000bc8:	45c4      	cmp	ip, r8
 8000bca:	d8d3      	bhi.n	8000b74 <__gedf2+0x64>
 8000bcc:	2000      	movs	r0, #0
 8000bce:	45c4      	cmp	ip, r8
 8000bd0:	d3f6      	bcc.n	8000bc0 <__gedf2+0xb0>
 8000bd2:	e7d2      	b.n	8000b7a <__gedf2+0x6a>
 8000bd4:	000007ff 	.word	0x000007ff

08000bd8 <__ledf2>:
 8000bd8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000bda:	464e      	mov	r6, r9
 8000bdc:	4645      	mov	r5, r8
 8000bde:	46de      	mov	lr, fp
 8000be0:	4657      	mov	r7, sl
 8000be2:	005c      	lsls	r4, r3, #1
 8000be4:	b5e0      	push	{r5, r6, r7, lr}
 8000be6:	031f      	lsls	r7, r3, #12
 8000be8:	0fdb      	lsrs	r3, r3, #31
 8000bea:	4699      	mov	r9, r3
 8000bec:	4b2a      	ldr	r3, [pc, #168]	; (8000c98 <__ledf2+0xc0>)
 8000bee:	030e      	lsls	r6, r1, #12
 8000bf0:	004d      	lsls	r5, r1, #1
 8000bf2:	0fc9      	lsrs	r1, r1, #31
 8000bf4:	4684      	mov	ip, r0
 8000bf6:	0b36      	lsrs	r6, r6, #12
 8000bf8:	0d6d      	lsrs	r5, r5, #21
 8000bfa:	468b      	mov	fp, r1
 8000bfc:	4690      	mov	r8, r2
 8000bfe:	0b3f      	lsrs	r7, r7, #12
 8000c00:	0d64      	lsrs	r4, r4, #21
 8000c02:	429d      	cmp	r5, r3
 8000c04:	d020      	beq.n	8000c48 <__ledf2+0x70>
 8000c06:	4b24      	ldr	r3, [pc, #144]	; (8000c98 <__ledf2+0xc0>)
 8000c08:	429c      	cmp	r4, r3
 8000c0a:	d022      	beq.n	8000c52 <__ledf2+0x7a>
 8000c0c:	2d00      	cmp	r5, #0
 8000c0e:	d112      	bne.n	8000c36 <__ledf2+0x5e>
 8000c10:	4330      	orrs	r0, r6
 8000c12:	4243      	negs	r3, r0
 8000c14:	4143      	adcs	r3, r0
 8000c16:	b2db      	uxtb	r3, r3
 8000c18:	2c00      	cmp	r4, #0
 8000c1a:	d01f      	beq.n	8000c5c <__ledf2+0x84>
 8000c1c:	2b00      	cmp	r3, #0
 8000c1e:	d00c      	beq.n	8000c3a <__ledf2+0x62>
 8000c20:	464b      	mov	r3, r9
 8000c22:	2001      	movs	r0, #1
 8000c24:	3b01      	subs	r3, #1
 8000c26:	4303      	orrs	r3, r0
 8000c28:	0018      	movs	r0, r3
 8000c2a:	bc3c      	pop	{r2, r3, r4, r5}
 8000c2c:	4690      	mov	r8, r2
 8000c2e:	4699      	mov	r9, r3
 8000c30:	46a2      	mov	sl, r4
 8000c32:	46ab      	mov	fp, r5
 8000c34:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000c36:	2c00      	cmp	r4, #0
 8000c38:	d016      	beq.n	8000c68 <__ledf2+0x90>
 8000c3a:	45cb      	cmp	fp, r9
 8000c3c:	d017      	beq.n	8000c6e <__ledf2+0x96>
 8000c3e:	465b      	mov	r3, fp
 8000c40:	4259      	negs	r1, r3
 8000c42:	2301      	movs	r3, #1
 8000c44:	430b      	orrs	r3, r1
 8000c46:	e7ef      	b.n	8000c28 <__ledf2+0x50>
 8000c48:	0031      	movs	r1, r6
 8000c4a:	2302      	movs	r3, #2
 8000c4c:	4301      	orrs	r1, r0
 8000c4e:	d1eb      	bne.n	8000c28 <__ledf2+0x50>
 8000c50:	e7d9      	b.n	8000c06 <__ledf2+0x2e>
 8000c52:	0039      	movs	r1, r7
 8000c54:	2302      	movs	r3, #2
 8000c56:	4311      	orrs	r1, r2
 8000c58:	d1e6      	bne.n	8000c28 <__ledf2+0x50>
 8000c5a:	e7d7      	b.n	8000c0c <__ledf2+0x34>
 8000c5c:	433a      	orrs	r2, r7
 8000c5e:	d1dd      	bne.n	8000c1c <__ledf2+0x44>
 8000c60:	2300      	movs	r3, #0
 8000c62:	2800      	cmp	r0, #0
 8000c64:	d0e0      	beq.n	8000c28 <__ledf2+0x50>
 8000c66:	e7ea      	b.n	8000c3e <__ledf2+0x66>
 8000c68:	433a      	orrs	r2, r7
 8000c6a:	d1e6      	bne.n	8000c3a <__ledf2+0x62>
 8000c6c:	e7e7      	b.n	8000c3e <__ledf2+0x66>
 8000c6e:	42a5      	cmp	r5, r4
 8000c70:	dce5      	bgt.n	8000c3e <__ledf2+0x66>
 8000c72:	db05      	blt.n	8000c80 <__ledf2+0xa8>
 8000c74:	42be      	cmp	r6, r7
 8000c76:	d8e2      	bhi.n	8000c3e <__ledf2+0x66>
 8000c78:	d007      	beq.n	8000c8a <__ledf2+0xb2>
 8000c7a:	2300      	movs	r3, #0
 8000c7c:	42be      	cmp	r6, r7
 8000c7e:	d2d3      	bcs.n	8000c28 <__ledf2+0x50>
 8000c80:	4659      	mov	r1, fp
 8000c82:	2301      	movs	r3, #1
 8000c84:	3901      	subs	r1, #1
 8000c86:	430b      	orrs	r3, r1
 8000c88:	e7ce      	b.n	8000c28 <__ledf2+0x50>
 8000c8a:	45c4      	cmp	ip, r8
 8000c8c:	d8d7      	bhi.n	8000c3e <__ledf2+0x66>
 8000c8e:	2300      	movs	r3, #0
 8000c90:	45c4      	cmp	ip, r8
 8000c92:	d3f5      	bcc.n	8000c80 <__ledf2+0xa8>
 8000c94:	e7c8      	b.n	8000c28 <__ledf2+0x50>
 8000c96:	46c0      	nop			; (mov r8, r8)
 8000c98:	000007ff 	.word	0x000007ff

08000c9c <__aeabi_dmul>:
 8000c9c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000c9e:	4657      	mov	r7, sl
 8000ca0:	4645      	mov	r5, r8
 8000ca2:	46de      	mov	lr, fp
 8000ca4:	464e      	mov	r6, r9
 8000ca6:	b5e0      	push	{r5, r6, r7, lr}
 8000ca8:	030c      	lsls	r4, r1, #12
 8000caa:	4698      	mov	r8, r3
 8000cac:	004e      	lsls	r6, r1, #1
 8000cae:	0b23      	lsrs	r3, r4, #12
 8000cb0:	b087      	sub	sp, #28
 8000cb2:	0007      	movs	r7, r0
 8000cb4:	4692      	mov	sl, r2
 8000cb6:	469b      	mov	fp, r3
 8000cb8:	0d76      	lsrs	r6, r6, #21
 8000cba:	0fcd      	lsrs	r5, r1, #31
 8000cbc:	2e00      	cmp	r6, #0
 8000cbe:	d06b      	beq.n	8000d98 <__aeabi_dmul+0xfc>
 8000cc0:	4b6d      	ldr	r3, [pc, #436]	; (8000e78 <__aeabi_dmul+0x1dc>)
 8000cc2:	429e      	cmp	r6, r3
 8000cc4:	d035      	beq.n	8000d32 <__aeabi_dmul+0x96>
 8000cc6:	2480      	movs	r4, #128	; 0x80
 8000cc8:	465b      	mov	r3, fp
 8000cca:	0f42      	lsrs	r2, r0, #29
 8000ccc:	0424      	lsls	r4, r4, #16
 8000cce:	00db      	lsls	r3, r3, #3
 8000cd0:	4314      	orrs	r4, r2
 8000cd2:	431c      	orrs	r4, r3
 8000cd4:	00c3      	lsls	r3, r0, #3
 8000cd6:	4699      	mov	r9, r3
 8000cd8:	4b68      	ldr	r3, [pc, #416]	; (8000e7c <__aeabi_dmul+0x1e0>)
 8000cda:	46a3      	mov	fp, r4
 8000cdc:	469c      	mov	ip, r3
 8000cde:	2300      	movs	r3, #0
 8000ce0:	2700      	movs	r7, #0
 8000ce2:	4466      	add	r6, ip
 8000ce4:	9302      	str	r3, [sp, #8]
 8000ce6:	4643      	mov	r3, r8
 8000ce8:	031c      	lsls	r4, r3, #12
 8000cea:	005a      	lsls	r2, r3, #1
 8000cec:	0fdb      	lsrs	r3, r3, #31
 8000cee:	4650      	mov	r0, sl
 8000cf0:	0b24      	lsrs	r4, r4, #12
 8000cf2:	0d52      	lsrs	r2, r2, #21
 8000cf4:	4698      	mov	r8, r3
 8000cf6:	d100      	bne.n	8000cfa <__aeabi_dmul+0x5e>
 8000cf8:	e076      	b.n	8000de8 <__aeabi_dmul+0x14c>
 8000cfa:	4b5f      	ldr	r3, [pc, #380]	; (8000e78 <__aeabi_dmul+0x1dc>)
 8000cfc:	429a      	cmp	r2, r3
 8000cfe:	d06d      	beq.n	8000ddc <__aeabi_dmul+0x140>
 8000d00:	2380      	movs	r3, #128	; 0x80
 8000d02:	0f41      	lsrs	r1, r0, #29
 8000d04:	041b      	lsls	r3, r3, #16
 8000d06:	430b      	orrs	r3, r1
 8000d08:	495c      	ldr	r1, [pc, #368]	; (8000e7c <__aeabi_dmul+0x1e0>)
 8000d0a:	00e4      	lsls	r4, r4, #3
 8000d0c:	468c      	mov	ip, r1
 8000d0e:	431c      	orrs	r4, r3
 8000d10:	00c3      	lsls	r3, r0, #3
 8000d12:	2000      	movs	r0, #0
 8000d14:	4462      	add	r2, ip
 8000d16:	4641      	mov	r1, r8
 8000d18:	18b6      	adds	r6, r6, r2
 8000d1a:	4069      	eors	r1, r5
 8000d1c:	1c72      	adds	r2, r6, #1
 8000d1e:	9101      	str	r1, [sp, #4]
 8000d20:	4694      	mov	ip, r2
 8000d22:	4307      	orrs	r7, r0
 8000d24:	2f0f      	cmp	r7, #15
 8000d26:	d900      	bls.n	8000d2a <__aeabi_dmul+0x8e>
 8000d28:	e0b0      	b.n	8000e8c <__aeabi_dmul+0x1f0>
 8000d2a:	4a55      	ldr	r2, [pc, #340]	; (8000e80 <__aeabi_dmul+0x1e4>)
 8000d2c:	00bf      	lsls	r7, r7, #2
 8000d2e:	59d2      	ldr	r2, [r2, r7]
 8000d30:	4697      	mov	pc, r2
 8000d32:	465b      	mov	r3, fp
 8000d34:	4303      	orrs	r3, r0
 8000d36:	4699      	mov	r9, r3
 8000d38:	d000      	beq.n	8000d3c <__aeabi_dmul+0xa0>
 8000d3a:	e087      	b.n	8000e4c <__aeabi_dmul+0x1b0>
 8000d3c:	2300      	movs	r3, #0
 8000d3e:	469b      	mov	fp, r3
 8000d40:	3302      	adds	r3, #2
 8000d42:	2708      	movs	r7, #8
 8000d44:	9302      	str	r3, [sp, #8]
 8000d46:	e7ce      	b.n	8000ce6 <__aeabi_dmul+0x4a>
 8000d48:	4642      	mov	r2, r8
 8000d4a:	9201      	str	r2, [sp, #4]
 8000d4c:	2802      	cmp	r0, #2
 8000d4e:	d067      	beq.n	8000e20 <__aeabi_dmul+0x184>
 8000d50:	2803      	cmp	r0, #3
 8000d52:	d100      	bne.n	8000d56 <__aeabi_dmul+0xba>
 8000d54:	e20e      	b.n	8001174 <__aeabi_dmul+0x4d8>
 8000d56:	2801      	cmp	r0, #1
 8000d58:	d000      	beq.n	8000d5c <__aeabi_dmul+0xc0>
 8000d5a:	e162      	b.n	8001022 <__aeabi_dmul+0x386>
 8000d5c:	2300      	movs	r3, #0
 8000d5e:	2400      	movs	r4, #0
 8000d60:	2200      	movs	r2, #0
 8000d62:	4699      	mov	r9, r3
 8000d64:	9901      	ldr	r1, [sp, #4]
 8000d66:	4001      	ands	r1, r0
 8000d68:	b2cd      	uxtb	r5, r1
 8000d6a:	2100      	movs	r1, #0
 8000d6c:	0312      	lsls	r2, r2, #12
 8000d6e:	0d0b      	lsrs	r3, r1, #20
 8000d70:	0b12      	lsrs	r2, r2, #12
 8000d72:	051b      	lsls	r3, r3, #20
 8000d74:	4313      	orrs	r3, r2
 8000d76:	4a43      	ldr	r2, [pc, #268]	; (8000e84 <__aeabi_dmul+0x1e8>)
 8000d78:	0524      	lsls	r4, r4, #20
 8000d7a:	4013      	ands	r3, r2
 8000d7c:	431c      	orrs	r4, r3
 8000d7e:	0064      	lsls	r4, r4, #1
 8000d80:	07ed      	lsls	r5, r5, #31
 8000d82:	0864      	lsrs	r4, r4, #1
 8000d84:	432c      	orrs	r4, r5
 8000d86:	4648      	mov	r0, r9
 8000d88:	0021      	movs	r1, r4
 8000d8a:	b007      	add	sp, #28
 8000d8c:	bc3c      	pop	{r2, r3, r4, r5}
 8000d8e:	4690      	mov	r8, r2
 8000d90:	4699      	mov	r9, r3
 8000d92:	46a2      	mov	sl, r4
 8000d94:	46ab      	mov	fp, r5
 8000d96:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000d98:	4303      	orrs	r3, r0
 8000d9a:	4699      	mov	r9, r3
 8000d9c:	d04f      	beq.n	8000e3e <__aeabi_dmul+0x1a2>
 8000d9e:	465b      	mov	r3, fp
 8000da0:	2b00      	cmp	r3, #0
 8000da2:	d100      	bne.n	8000da6 <__aeabi_dmul+0x10a>
 8000da4:	e189      	b.n	80010ba <__aeabi_dmul+0x41e>
 8000da6:	4658      	mov	r0, fp
 8000da8:	f000 fa4a 	bl	8001240 <__clzsi2>
 8000dac:	0003      	movs	r3, r0
 8000dae:	3b0b      	subs	r3, #11
 8000db0:	2b1c      	cmp	r3, #28
 8000db2:	dd00      	ble.n	8000db6 <__aeabi_dmul+0x11a>
 8000db4:	e17a      	b.n	80010ac <__aeabi_dmul+0x410>
 8000db6:	221d      	movs	r2, #29
 8000db8:	1ad3      	subs	r3, r2, r3
 8000dba:	003a      	movs	r2, r7
 8000dbc:	0001      	movs	r1, r0
 8000dbe:	465c      	mov	r4, fp
 8000dc0:	40da      	lsrs	r2, r3
 8000dc2:	3908      	subs	r1, #8
 8000dc4:	408c      	lsls	r4, r1
 8000dc6:	0013      	movs	r3, r2
 8000dc8:	408f      	lsls	r7, r1
 8000dca:	4323      	orrs	r3, r4
 8000dcc:	469b      	mov	fp, r3
 8000dce:	46b9      	mov	r9, r7
 8000dd0:	2300      	movs	r3, #0
 8000dd2:	4e2d      	ldr	r6, [pc, #180]	; (8000e88 <__aeabi_dmul+0x1ec>)
 8000dd4:	2700      	movs	r7, #0
 8000dd6:	1a36      	subs	r6, r6, r0
 8000dd8:	9302      	str	r3, [sp, #8]
 8000dda:	e784      	b.n	8000ce6 <__aeabi_dmul+0x4a>
 8000ddc:	4653      	mov	r3, sl
 8000dde:	4323      	orrs	r3, r4
 8000de0:	d12a      	bne.n	8000e38 <__aeabi_dmul+0x19c>
 8000de2:	2400      	movs	r4, #0
 8000de4:	2002      	movs	r0, #2
 8000de6:	e796      	b.n	8000d16 <__aeabi_dmul+0x7a>
 8000de8:	4653      	mov	r3, sl
 8000dea:	4323      	orrs	r3, r4
 8000dec:	d020      	beq.n	8000e30 <__aeabi_dmul+0x194>
 8000dee:	2c00      	cmp	r4, #0
 8000df0:	d100      	bne.n	8000df4 <__aeabi_dmul+0x158>
 8000df2:	e157      	b.n	80010a4 <__aeabi_dmul+0x408>
 8000df4:	0020      	movs	r0, r4
 8000df6:	f000 fa23 	bl	8001240 <__clzsi2>
 8000dfa:	0003      	movs	r3, r0
 8000dfc:	3b0b      	subs	r3, #11
 8000dfe:	2b1c      	cmp	r3, #28
 8000e00:	dd00      	ble.n	8000e04 <__aeabi_dmul+0x168>
 8000e02:	e149      	b.n	8001098 <__aeabi_dmul+0x3fc>
 8000e04:	211d      	movs	r1, #29
 8000e06:	1acb      	subs	r3, r1, r3
 8000e08:	4651      	mov	r1, sl
 8000e0a:	0002      	movs	r2, r0
 8000e0c:	40d9      	lsrs	r1, r3
 8000e0e:	4653      	mov	r3, sl
 8000e10:	3a08      	subs	r2, #8
 8000e12:	4094      	lsls	r4, r2
 8000e14:	4093      	lsls	r3, r2
 8000e16:	430c      	orrs	r4, r1
 8000e18:	4a1b      	ldr	r2, [pc, #108]	; (8000e88 <__aeabi_dmul+0x1ec>)
 8000e1a:	1a12      	subs	r2, r2, r0
 8000e1c:	2000      	movs	r0, #0
 8000e1e:	e77a      	b.n	8000d16 <__aeabi_dmul+0x7a>
 8000e20:	2501      	movs	r5, #1
 8000e22:	9b01      	ldr	r3, [sp, #4]
 8000e24:	4c14      	ldr	r4, [pc, #80]	; (8000e78 <__aeabi_dmul+0x1dc>)
 8000e26:	401d      	ands	r5, r3
 8000e28:	2300      	movs	r3, #0
 8000e2a:	2200      	movs	r2, #0
 8000e2c:	4699      	mov	r9, r3
 8000e2e:	e79c      	b.n	8000d6a <__aeabi_dmul+0xce>
 8000e30:	2400      	movs	r4, #0
 8000e32:	2200      	movs	r2, #0
 8000e34:	2001      	movs	r0, #1
 8000e36:	e76e      	b.n	8000d16 <__aeabi_dmul+0x7a>
 8000e38:	4653      	mov	r3, sl
 8000e3a:	2003      	movs	r0, #3
 8000e3c:	e76b      	b.n	8000d16 <__aeabi_dmul+0x7a>
 8000e3e:	2300      	movs	r3, #0
 8000e40:	469b      	mov	fp, r3
 8000e42:	3301      	adds	r3, #1
 8000e44:	2704      	movs	r7, #4
 8000e46:	2600      	movs	r6, #0
 8000e48:	9302      	str	r3, [sp, #8]
 8000e4a:	e74c      	b.n	8000ce6 <__aeabi_dmul+0x4a>
 8000e4c:	2303      	movs	r3, #3
 8000e4e:	4681      	mov	r9, r0
 8000e50:	270c      	movs	r7, #12
 8000e52:	9302      	str	r3, [sp, #8]
 8000e54:	e747      	b.n	8000ce6 <__aeabi_dmul+0x4a>
 8000e56:	2280      	movs	r2, #128	; 0x80
 8000e58:	2300      	movs	r3, #0
 8000e5a:	2500      	movs	r5, #0
 8000e5c:	0312      	lsls	r2, r2, #12
 8000e5e:	4699      	mov	r9, r3
 8000e60:	4c05      	ldr	r4, [pc, #20]	; (8000e78 <__aeabi_dmul+0x1dc>)
 8000e62:	e782      	b.n	8000d6a <__aeabi_dmul+0xce>
 8000e64:	465c      	mov	r4, fp
 8000e66:	464b      	mov	r3, r9
 8000e68:	9802      	ldr	r0, [sp, #8]
 8000e6a:	e76f      	b.n	8000d4c <__aeabi_dmul+0xb0>
 8000e6c:	465c      	mov	r4, fp
 8000e6e:	464b      	mov	r3, r9
 8000e70:	9501      	str	r5, [sp, #4]
 8000e72:	9802      	ldr	r0, [sp, #8]
 8000e74:	e76a      	b.n	8000d4c <__aeabi_dmul+0xb0>
 8000e76:	46c0      	nop			; (mov r8, r8)
 8000e78:	000007ff 	.word	0x000007ff
 8000e7c:	fffffc01 	.word	0xfffffc01
 8000e80:	08004668 	.word	0x08004668
 8000e84:	800fffff 	.word	0x800fffff
 8000e88:	fffffc0d 	.word	0xfffffc0d
 8000e8c:	464a      	mov	r2, r9
 8000e8e:	4649      	mov	r1, r9
 8000e90:	0c17      	lsrs	r7, r2, #16
 8000e92:	0c1a      	lsrs	r2, r3, #16
 8000e94:	041b      	lsls	r3, r3, #16
 8000e96:	0c1b      	lsrs	r3, r3, #16
 8000e98:	0408      	lsls	r0, r1, #16
 8000e9a:	0019      	movs	r1, r3
 8000e9c:	0c00      	lsrs	r0, r0, #16
 8000e9e:	4341      	muls	r1, r0
 8000ea0:	0015      	movs	r5, r2
 8000ea2:	4688      	mov	r8, r1
 8000ea4:	0019      	movs	r1, r3
 8000ea6:	437d      	muls	r5, r7
 8000ea8:	4379      	muls	r1, r7
 8000eaa:	9503      	str	r5, [sp, #12]
 8000eac:	4689      	mov	r9, r1
 8000eae:	0029      	movs	r1, r5
 8000eb0:	0015      	movs	r5, r2
 8000eb2:	4345      	muls	r5, r0
 8000eb4:	444d      	add	r5, r9
 8000eb6:	9502      	str	r5, [sp, #8]
 8000eb8:	4645      	mov	r5, r8
 8000eba:	0c2d      	lsrs	r5, r5, #16
 8000ebc:	46aa      	mov	sl, r5
 8000ebe:	9d02      	ldr	r5, [sp, #8]
 8000ec0:	4455      	add	r5, sl
 8000ec2:	45a9      	cmp	r9, r5
 8000ec4:	d906      	bls.n	8000ed4 <__aeabi_dmul+0x238>
 8000ec6:	468a      	mov	sl, r1
 8000ec8:	2180      	movs	r1, #128	; 0x80
 8000eca:	0249      	lsls	r1, r1, #9
 8000ecc:	4689      	mov	r9, r1
 8000ece:	44ca      	add	sl, r9
 8000ed0:	4651      	mov	r1, sl
 8000ed2:	9103      	str	r1, [sp, #12]
 8000ed4:	0c29      	lsrs	r1, r5, #16
 8000ed6:	9104      	str	r1, [sp, #16]
 8000ed8:	4641      	mov	r1, r8
 8000eda:	0409      	lsls	r1, r1, #16
 8000edc:	042d      	lsls	r5, r5, #16
 8000ede:	0c09      	lsrs	r1, r1, #16
 8000ee0:	4688      	mov	r8, r1
 8000ee2:	0029      	movs	r1, r5
 8000ee4:	0c25      	lsrs	r5, r4, #16
 8000ee6:	0424      	lsls	r4, r4, #16
 8000ee8:	4441      	add	r1, r8
 8000eea:	0c24      	lsrs	r4, r4, #16
 8000eec:	9105      	str	r1, [sp, #20]
 8000eee:	0021      	movs	r1, r4
 8000ef0:	4341      	muls	r1, r0
 8000ef2:	4688      	mov	r8, r1
 8000ef4:	0021      	movs	r1, r4
 8000ef6:	4379      	muls	r1, r7
 8000ef8:	468a      	mov	sl, r1
 8000efa:	4368      	muls	r0, r5
 8000efc:	4641      	mov	r1, r8
 8000efe:	4450      	add	r0, sl
 8000f00:	4681      	mov	r9, r0
 8000f02:	0c08      	lsrs	r0, r1, #16
 8000f04:	4448      	add	r0, r9
 8000f06:	436f      	muls	r7, r5
 8000f08:	4582      	cmp	sl, r0
 8000f0a:	d903      	bls.n	8000f14 <__aeabi_dmul+0x278>
 8000f0c:	2180      	movs	r1, #128	; 0x80
 8000f0e:	0249      	lsls	r1, r1, #9
 8000f10:	4689      	mov	r9, r1
 8000f12:	444f      	add	r7, r9
 8000f14:	0c01      	lsrs	r1, r0, #16
 8000f16:	4689      	mov	r9, r1
 8000f18:	0039      	movs	r1, r7
 8000f1a:	4449      	add	r1, r9
 8000f1c:	9102      	str	r1, [sp, #8]
 8000f1e:	4641      	mov	r1, r8
 8000f20:	040f      	lsls	r7, r1, #16
 8000f22:	9904      	ldr	r1, [sp, #16]
 8000f24:	0c3f      	lsrs	r7, r7, #16
 8000f26:	4688      	mov	r8, r1
 8000f28:	0400      	lsls	r0, r0, #16
 8000f2a:	19c0      	adds	r0, r0, r7
 8000f2c:	4480      	add	r8, r0
 8000f2e:	4641      	mov	r1, r8
 8000f30:	9104      	str	r1, [sp, #16]
 8000f32:	4659      	mov	r1, fp
 8000f34:	0c0f      	lsrs	r7, r1, #16
 8000f36:	0409      	lsls	r1, r1, #16
 8000f38:	0c09      	lsrs	r1, r1, #16
 8000f3a:	4688      	mov	r8, r1
 8000f3c:	4359      	muls	r1, r3
 8000f3e:	468a      	mov	sl, r1
 8000f40:	0039      	movs	r1, r7
 8000f42:	4351      	muls	r1, r2
 8000f44:	4689      	mov	r9, r1
 8000f46:	4641      	mov	r1, r8
 8000f48:	434a      	muls	r2, r1
 8000f4a:	4651      	mov	r1, sl
 8000f4c:	0c09      	lsrs	r1, r1, #16
 8000f4e:	468b      	mov	fp, r1
 8000f50:	437b      	muls	r3, r7
 8000f52:	18d2      	adds	r2, r2, r3
 8000f54:	445a      	add	r2, fp
 8000f56:	4293      	cmp	r3, r2
 8000f58:	d903      	bls.n	8000f62 <__aeabi_dmul+0x2c6>
 8000f5a:	2380      	movs	r3, #128	; 0x80
 8000f5c:	025b      	lsls	r3, r3, #9
 8000f5e:	469b      	mov	fp, r3
 8000f60:	44d9      	add	r9, fp
 8000f62:	4651      	mov	r1, sl
 8000f64:	0409      	lsls	r1, r1, #16
 8000f66:	0c09      	lsrs	r1, r1, #16
 8000f68:	468a      	mov	sl, r1
 8000f6a:	4641      	mov	r1, r8
 8000f6c:	4361      	muls	r1, r4
 8000f6e:	437c      	muls	r4, r7
 8000f70:	0c13      	lsrs	r3, r2, #16
 8000f72:	0412      	lsls	r2, r2, #16
 8000f74:	444b      	add	r3, r9
 8000f76:	4452      	add	r2, sl
 8000f78:	46a1      	mov	r9, r4
 8000f7a:	468a      	mov	sl, r1
 8000f7c:	003c      	movs	r4, r7
 8000f7e:	4641      	mov	r1, r8
 8000f80:	436c      	muls	r4, r5
 8000f82:	434d      	muls	r5, r1
 8000f84:	4651      	mov	r1, sl
 8000f86:	444d      	add	r5, r9
 8000f88:	0c0f      	lsrs	r7, r1, #16
 8000f8a:	197d      	adds	r5, r7, r5
 8000f8c:	45a9      	cmp	r9, r5
 8000f8e:	d903      	bls.n	8000f98 <__aeabi_dmul+0x2fc>
 8000f90:	2180      	movs	r1, #128	; 0x80
 8000f92:	0249      	lsls	r1, r1, #9
 8000f94:	4688      	mov	r8, r1
 8000f96:	4444      	add	r4, r8
 8000f98:	9f04      	ldr	r7, [sp, #16]
 8000f9a:	9903      	ldr	r1, [sp, #12]
 8000f9c:	46b8      	mov	r8, r7
 8000f9e:	4441      	add	r1, r8
 8000fa0:	468b      	mov	fp, r1
 8000fa2:	4583      	cmp	fp, r0
 8000fa4:	4180      	sbcs	r0, r0
 8000fa6:	4241      	negs	r1, r0
 8000fa8:	4688      	mov	r8, r1
 8000faa:	4651      	mov	r1, sl
 8000fac:	0408      	lsls	r0, r1, #16
 8000fae:	042f      	lsls	r7, r5, #16
 8000fb0:	0c00      	lsrs	r0, r0, #16
 8000fb2:	183f      	adds	r7, r7, r0
 8000fb4:	4658      	mov	r0, fp
 8000fb6:	9902      	ldr	r1, [sp, #8]
 8000fb8:	1810      	adds	r0, r2, r0
 8000fba:	4689      	mov	r9, r1
 8000fbc:	4290      	cmp	r0, r2
 8000fbe:	4192      	sbcs	r2, r2
 8000fc0:	444f      	add	r7, r9
 8000fc2:	46ba      	mov	sl, r7
 8000fc4:	4252      	negs	r2, r2
 8000fc6:	4699      	mov	r9, r3
 8000fc8:	4693      	mov	fp, r2
 8000fca:	44c2      	add	sl, r8
 8000fcc:	44d1      	add	r9, sl
 8000fce:	44cb      	add	fp, r9
 8000fd0:	428f      	cmp	r7, r1
 8000fd2:	41bf      	sbcs	r7, r7
 8000fd4:	45c2      	cmp	sl, r8
 8000fd6:	4189      	sbcs	r1, r1
 8000fd8:	4599      	cmp	r9, r3
 8000fda:	419b      	sbcs	r3, r3
 8000fdc:	4593      	cmp	fp, r2
 8000fde:	4192      	sbcs	r2, r2
 8000fe0:	427f      	negs	r7, r7
 8000fe2:	4249      	negs	r1, r1
 8000fe4:	0c2d      	lsrs	r5, r5, #16
 8000fe6:	4252      	negs	r2, r2
 8000fe8:	430f      	orrs	r7, r1
 8000fea:	425b      	negs	r3, r3
 8000fec:	4313      	orrs	r3, r2
 8000fee:	197f      	adds	r7, r7, r5
 8000ff0:	18ff      	adds	r7, r7, r3
 8000ff2:	465b      	mov	r3, fp
 8000ff4:	193c      	adds	r4, r7, r4
 8000ff6:	0ddb      	lsrs	r3, r3, #23
 8000ff8:	9a05      	ldr	r2, [sp, #20]
 8000ffa:	0264      	lsls	r4, r4, #9
 8000ffc:	431c      	orrs	r4, r3
 8000ffe:	0243      	lsls	r3, r0, #9
 8001000:	4313      	orrs	r3, r2
 8001002:	1e5d      	subs	r5, r3, #1
 8001004:	41ab      	sbcs	r3, r5
 8001006:	465a      	mov	r2, fp
 8001008:	0dc0      	lsrs	r0, r0, #23
 800100a:	4303      	orrs	r3, r0
 800100c:	0252      	lsls	r2, r2, #9
 800100e:	4313      	orrs	r3, r2
 8001010:	01e2      	lsls	r2, r4, #7
 8001012:	d556      	bpl.n	80010c2 <__aeabi_dmul+0x426>
 8001014:	2001      	movs	r0, #1
 8001016:	085a      	lsrs	r2, r3, #1
 8001018:	4003      	ands	r3, r0
 800101a:	4313      	orrs	r3, r2
 800101c:	07e2      	lsls	r2, r4, #31
 800101e:	4313      	orrs	r3, r2
 8001020:	0864      	lsrs	r4, r4, #1
 8001022:	485a      	ldr	r0, [pc, #360]	; (800118c <__aeabi_dmul+0x4f0>)
 8001024:	4460      	add	r0, ip
 8001026:	2800      	cmp	r0, #0
 8001028:	dd4d      	ble.n	80010c6 <__aeabi_dmul+0x42a>
 800102a:	075a      	lsls	r2, r3, #29
 800102c:	d009      	beq.n	8001042 <__aeabi_dmul+0x3a6>
 800102e:	220f      	movs	r2, #15
 8001030:	401a      	ands	r2, r3
 8001032:	2a04      	cmp	r2, #4
 8001034:	d005      	beq.n	8001042 <__aeabi_dmul+0x3a6>
 8001036:	1d1a      	adds	r2, r3, #4
 8001038:	429a      	cmp	r2, r3
 800103a:	419b      	sbcs	r3, r3
 800103c:	425b      	negs	r3, r3
 800103e:	18e4      	adds	r4, r4, r3
 8001040:	0013      	movs	r3, r2
 8001042:	01e2      	lsls	r2, r4, #7
 8001044:	d504      	bpl.n	8001050 <__aeabi_dmul+0x3b4>
 8001046:	2080      	movs	r0, #128	; 0x80
 8001048:	4a51      	ldr	r2, [pc, #324]	; (8001190 <__aeabi_dmul+0x4f4>)
 800104a:	00c0      	lsls	r0, r0, #3
 800104c:	4014      	ands	r4, r2
 800104e:	4460      	add	r0, ip
 8001050:	4a50      	ldr	r2, [pc, #320]	; (8001194 <__aeabi_dmul+0x4f8>)
 8001052:	4290      	cmp	r0, r2
 8001054:	dd00      	ble.n	8001058 <__aeabi_dmul+0x3bc>
 8001056:	e6e3      	b.n	8000e20 <__aeabi_dmul+0x184>
 8001058:	2501      	movs	r5, #1
 800105a:	08db      	lsrs	r3, r3, #3
 800105c:	0762      	lsls	r2, r4, #29
 800105e:	431a      	orrs	r2, r3
 8001060:	0264      	lsls	r4, r4, #9
 8001062:	9b01      	ldr	r3, [sp, #4]
 8001064:	4691      	mov	r9, r2
 8001066:	0b22      	lsrs	r2, r4, #12
 8001068:	0544      	lsls	r4, r0, #21
 800106a:	0d64      	lsrs	r4, r4, #21
 800106c:	401d      	ands	r5, r3
 800106e:	e67c      	b.n	8000d6a <__aeabi_dmul+0xce>
 8001070:	2280      	movs	r2, #128	; 0x80
 8001072:	4659      	mov	r1, fp
 8001074:	0312      	lsls	r2, r2, #12
 8001076:	4211      	tst	r1, r2
 8001078:	d008      	beq.n	800108c <__aeabi_dmul+0x3f0>
 800107a:	4214      	tst	r4, r2
 800107c:	d106      	bne.n	800108c <__aeabi_dmul+0x3f0>
 800107e:	4322      	orrs	r2, r4
 8001080:	0312      	lsls	r2, r2, #12
 8001082:	0b12      	lsrs	r2, r2, #12
 8001084:	4645      	mov	r5, r8
 8001086:	4699      	mov	r9, r3
 8001088:	4c43      	ldr	r4, [pc, #268]	; (8001198 <__aeabi_dmul+0x4fc>)
 800108a:	e66e      	b.n	8000d6a <__aeabi_dmul+0xce>
 800108c:	465b      	mov	r3, fp
 800108e:	431a      	orrs	r2, r3
 8001090:	0312      	lsls	r2, r2, #12
 8001092:	0b12      	lsrs	r2, r2, #12
 8001094:	4c40      	ldr	r4, [pc, #256]	; (8001198 <__aeabi_dmul+0x4fc>)
 8001096:	e668      	b.n	8000d6a <__aeabi_dmul+0xce>
 8001098:	0003      	movs	r3, r0
 800109a:	4654      	mov	r4, sl
 800109c:	3b28      	subs	r3, #40	; 0x28
 800109e:	409c      	lsls	r4, r3
 80010a0:	2300      	movs	r3, #0
 80010a2:	e6b9      	b.n	8000e18 <__aeabi_dmul+0x17c>
 80010a4:	f000 f8cc 	bl	8001240 <__clzsi2>
 80010a8:	3020      	adds	r0, #32
 80010aa:	e6a6      	b.n	8000dfa <__aeabi_dmul+0x15e>
 80010ac:	0003      	movs	r3, r0
 80010ae:	3b28      	subs	r3, #40	; 0x28
 80010b0:	409f      	lsls	r7, r3
 80010b2:	2300      	movs	r3, #0
 80010b4:	46bb      	mov	fp, r7
 80010b6:	4699      	mov	r9, r3
 80010b8:	e68a      	b.n	8000dd0 <__aeabi_dmul+0x134>
 80010ba:	f000 f8c1 	bl	8001240 <__clzsi2>
 80010be:	3020      	adds	r0, #32
 80010c0:	e674      	b.n	8000dac <__aeabi_dmul+0x110>
 80010c2:	46b4      	mov	ip, r6
 80010c4:	e7ad      	b.n	8001022 <__aeabi_dmul+0x386>
 80010c6:	2501      	movs	r5, #1
 80010c8:	1a2a      	subs	r2, r5, r0
 80010ca:	2a38      	cmp	r2, #56	; 0x38
 80010cc:	dd06      	ble.n	80010dc <__aeabi_dmul+0x440>
 80010ce:	9b01      	ldr	r3, [sp, #4]
 80010d0:	2400      	movs	r4, #0
 80010d2:	401d      	ands	r5, r3
 80010d4:	2300      	movs	r3, #0
 80010d6:	2200      	movs	r2, #0
 80010d8:	4699      	mov	r9, r3
 80010da:	e646      	b.n	8000d6a <__aeabi_dmul+0xce>
 80010dc:	2a1f      	cmp	r2, #31
 80010de:	dc21      	bgt.n	8001124 <__aeabi_dmul+0x488>
 80010e0:	2520      	movs	r5, #32
 80010e2:	0020      	movs	r0, r4
 80010e4:	1aad      	subs	r5, r5, r2
 80010e6:	001e      	movs	r6, r3
 80010e8:	40ab      	lsls	r3, r5
 80010ea:	40a8      	lsls	r0, r5
 80010ec:	40d6      	lsrs	r6, r2
 80010ee:	1e5d      	subs	r5, r3, #1
 80010f0:	41ab      	sbcs	r3, r5
 80010f2:	4330      	orrs	r0, r6
 80010f4:	4318      	orrs	r0, r3
 80010f6:	40d4      	lsrs	r4, r2
 80010f8:	0743      	lsls	r3, r0, #29
 80010fa:	d009      	beq.n	8001110 <__aeabi_dmul+0x474>
 80010fc:	230f      	movs	r3, #15
 80010fe:	4003      	ands	r3, r0
 8001100:	2b04      	cmp	r3, #4
 8001102:	d005      	beq.n	8001110 <__aeabi_dmul+0x474>
 8001104:	0003      	movs	r3, r0
 8001106:	1d18      	adds	r0, r3, #4
 8001108:	4298      	cmp	r0, r3
 800110a:	419b      	sbcs	r3, r3
 800110c:	425b      	negs	r3, r3
 800110e:	18e4      	adds	r4, r4, r3
 8001110:	0223      	lsls	r3, r4, #8
 8001112:	d521      	bpl.n	8001158 <__aeabi_dmul+0x4bc>
 8001114:	2501      	movs	r5, #1
 8001116:	9b01      	ldr	r3, [sp, #4]
 8001118:	2401      	movs	r4, #1
 800111a:	401d      	ands	r5, r3
 800111c:	2300      	movs	r3, #0
 800111e:	2200      	movs	r2, #0
 8001120:	4699      	mov	r9, r3
 8001122:	e622      	b.n	8000d6a <__aeabi_dmul+0xce>
 8001124:	251f      	movs	r5, #31
 8001126:	0021      	movs	r1, r4
 8001128:	426d      	negs	r5, r5
 800112a:	1a28      	subs	r0, r5, r0
 800112c:	40c1      	lsrs	r1, r0
 800112e:	0008      	movs	r0, r1
 8001130:	2a20      	cmp	r2, #32
 8001132:	d01d      	beq.n	8001170 <__aeabi_dmul+0x4d4>
 8001134:	355f      	adds	r5, #95	; 0x5f
 8001136:	1aaa      	subs	r2, r5, r2
 8001138:	4094      	lsls	r4, r2
 800113a:	4323      	orrs	r3, r4
 800113c:	1e5c      	subs	r4, r3, #1
 800113e:	41a3      	sbcs	r3, r4
 8001140:	2507      	movs	r5, #7
 8001142:	4303      	orrs	r3, r0
 8001144:	401d      	ands	r5, r3
 8001146:	2200      	movs	r2, #0
 8001148:	2d00      	cmp	r5, #0
 800114a:	d009      	beq.n	8001160 <__aeabi_dmul+0x4c4>
 800114c:	220f      	movs	r2, #15
 800114e:	2400      	movs	r4, #0
 8001150:	401a      	ands	r2, r3
 8001152:	0018      	movs	r0, r3
 8001154:	2a04      	cmp	r2, #4
 8001156:	d1d6      	bne.n	8001106 <__aeabi_dmul+0x46a>
 8001158:	0003      	movs	r3, r0
 800115a:	0765      	lsls	r5, r4, #29
 800115c:	0264      	lsls	r4, r4, #9
 800115e:	0b22      	lsrs	r2, r4, #12
 8001160:	08db      	lsrs	r3, r3, #3
 8001162:	432b      	orrs	r3, r5
 8001164:	2501      	movs	r5, #1
 8001166:	4699      	mov	r9, r3
 8001168:	9b01      	ldr	r3, [sp, #4]
 800116a:	2400      	movs	r4, #0
 800116c:	401d      	ands	r5, r3
 800116e:	e5fc      	b.n	8000d6a <__aeabi_dmul+0xce>
 8001170:	2400      	movs	r4, #0
 8001172:	e7e2      	b.n	800113a <__aeabi_dmul+0x49e>
 8001174:	2280      	movs	r2, #128	; 0x80
 8001176:	2501      	movs	r5, #1
 8001178:	0312      	lsls	r2, r2, #12
 800117a:	4322      	orrs	r2, r4
 800117c:	9901      	ldr	r1, [sp, #4]
 800117e:	0312      	lsls	r2, r2, #12
 8001180:	0b12      	lsrs	r2, r2, #12
 8001182:	400d      	ands	r5, r1
 8001184:	4699      	mov	r9, r3
 8001186:	4c04      	ldr	r4, [pc, #16]	; (8001198 <__aeabi_dmul+0x4fc>)
 8001188:	e5ef      	b.n	8000d6a <__aeabi_dmul+0xce>
 800118a:	46c0      	nop			; (mov r8, r8)
 800118c:	000003ff 	.word	0x000003ff
 8001190:	feffffff 	.word	0xfeffffff
 8001194:	000007fe 	.word	0x000007fe
 8001198:	000007ff 	.word	0x000007ff

0800119c <__aeabi_f2d>:
 800119c:	0041      	lsls	r1, r0, #1
 800119e:	0e09      	lsrs	r1, r1, #24
 80011a0:	1c4b      	adds	r3, r1, #1
 80011a2:	b570      	push	{r4, r5, r6, lr}
 80011a4:	b2db      	uxtb	r3, r3
 80011a6:	0246      	lsls	r6, r0, #9
 80011a8:	0a75      	lsrs	r5, r6, #9
 80011aa:	0fc4      	lsrs	r4, r0, #31
 80011ac:	2b01      	cmp	r3, #1
 80011ae:	dd14      	ble.n	80011da <__aeabi_f2d+0x3e>
 80011b0:	23e0      	movs	r3, #224	; 0xe0
 80011b2:	009b      	lsls	r3, r3, #2
 80011b4:	076d      	lsls	r5, r5, #29
 80011b6:	0b36      	lsrs	r6, r6, #12
 80011b8:	18cb      	adds	r3, r1, r3
 80011ba:	2100      	movs	r1, #0
 80011bc:	0d0a      	lsrs	r2, r1, #20
 80011be:	0028      	movs	r0, r5
 80011c0:	0512      	lsls	r2, r2, #20
 80011c2:	4d1c      	ldr	r5, [pc, #112]	; (8001234 <__aeabi_f2d+0x98>)
 80011c4:	4332      	orrs	r2, r6
 80011c6:	055b      	lsls	r3, r3, #21
 80011c8:	402a      	ands	r2, r5
 80011ca:	085b      	lsrs	r3, r3, #1
 80011cc:	4313      	orrs	r3, r2
 80011ce:	005b      	lsls	r3, r3, #1
 80011d0:	07e4      	lsls	r4, r4, #31
 80011d2:	085b      	lsrs	r3, r3, #1
 80011d4:	4323      	orrs	r3, r4
 80011d6:	0019      	movs	r1, r3
 80011d8:	bd70      	pop	{r4, r5, r6, pc}
 80011da:	2900      	cmp	r1, #0
 80011dc:	d114      	bne.n	8001208 <__aeabi_f2d+0x6c>
 80011de:	2d00      	cmp	r5, #0
 80011e0:	d01e      	beq.n	8001220 <__aeabi_f2d+0x84>
 80011e2:	0028      	movs	r0, r5
 80011e4:	f000 f82c 	bl	8001240 <__clzsi2>
 80011e8:	280a      	cmp	r0, #10
 80011ea:	dc1c      	bgt.n	8001226 <__aeabi_f2d+0x8a>
 80011ec:	230b      	movs	r3, #11
 80011ee:	002a      	movs	r2, r5
 80011f0:	1a1b      	subs	r3, r3, r0
 80011f2:	40da      	lsrs	r2, r3
 80011f4:	0003      	movs	r3, r0
 80011f6:	3315      	adds	r3, #21
 80011f8:	409d      	lsls	r5, r3
 80011fa:	4b0f      	ldr	r3, [pc, #60]	; (8001238 <__aeabi_f2d+0x9c>)
 80011fc:	0312      	lsls	r2, r2, #12
 80011fe:	1a1b      	subs	r3, r3, r0
 8001200:	055b      	lsls	r3, r3, #21
 8001202:	0b16      	lsrs	r6, r2, #12
 8001204:	0d5b      	lsrs	r3, r3, #21
 8001206:	e7d8      	b.n	80011ba <__aeabi_f2d+0x1e>
 8001208:	2d00      	cmp	r5, #0
 800120a:	d006      	beq.n	800121a <__aeabi_f2d+0x7e>
 800120c:	0b32      	lsrs	r2, r6, #12
 800120e:	2680      	movs	r6, #128	; 0x80
 8001210:	0336      	lsls	r6, r6, #12
 8001212:	076d      	lsls	r5, r5, #29
 8001214:	4316      	orrs	r6, r2
 8001216:	4b09      	ldr	r3, [pc, #36]	; (800123c <__aeabi_f2d+0xa0>)
 8001218:	e7cf      	b.n	80011ba <__aeabi_f2d+0x1e>
 800121a:	4b08      	ldr	r3, [pc, #32]	; (800123c <__aeabi_f2d+0xa0>)
 800121c:	2600      	movs	r6, #0
 800121e:	e7cc      	b.n	80011ba <__aeabi_f2d+0x1e>
 8001220:	2300      	movs	r3, #0
 8001222:	2600      	movs	r6, #0
 8001224:	e7c9      	b.n	80011ba <__aeabi_f2d+0x1e>
 8001226:	0003      	movs	r3, r0
 8001228:	002a      	movs	r2, r5
 800122a:	3b0b      	subs	r3, #11
 800122c:	409a      	lsls	r2, r3
 800122e:	2500      	movs	r5, #0
 8001230:	e7e3      	b.n	80011fa <__aeabi_f2d+0x5e>
 8001232:	46c0      	nop			; (mov r8, r8)
 8001234:	800fffff 	.word	0x800fffff
 8001238:	00000389 	.word	0x00000389
 800123c:	000007ff 	.word	0x000007ff

08001240 <__clzsi2>:
 8001240:	211c      	movs	r1, #28
 8001242:	2301      	movs	r3, #1
 8001244:	041b      	lsls	r3, r3, #16
 8001246:	4298      	cmp	r0, r3
 8001248:	d301      	bcc.n	800124e <__clzsi2+0xe>
 800124a:	0c00      	lsrs	r0, r0, #16
 800124c:	3910      	subs	r1, #16
 800124e:	0a1b      	lsrs	r3, r3, #8
 8001250:	4298      	cmp	r0, r3
 8001252:	d301      	bcc.n	8001258 <__clzsi2+0x18>
 8001254:	0a00      	lsrs	r0, r0, #8
 8001256:	3908      	subs	r1, #8
 8001258:	091b      	lsrs	r3, r3, #4
 800125a:	4298      	cmp	r0, r3
 800125c:	d301      	bcc.n	8001262 <__clzsi2+0x22>
 800125e:	0900      	lsrs	r0, r0, #4
 8001260:	3904      	subs	r1, #4
 8001262:	a202      	add	r2, pc, #8	; (adr r2, 800126c <__clzsi2+0x2c>)
 8001264:	5c10      	ldrb	r0, [r2, r0]
 8001266:	1840      	adds	r0, r0, r1
 8001268:	4770      	bx	lr
 800126a:	46c0      	nop			; (mov r8, r8)
 800126c:	02020304 	.word	0x02020304
 8001270:	01010101 	.word	0x01010101
	...

0800127c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800127c:	b510      	push	{r4, lr}
 800127e:	0004      	movs	r4, r0
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000U);
 8001280:	f000 ff38 	bl	80020f4 <HAL_RCC_GetHCLKFreq>
 8001284:	21fa      	movs	r1, #250	; 0xfa
 8001286:	0089      	lsls	r1, r1, #2
 8001288:	f7fe ff50 	bl	800012c <__udivsi3>
 800128c:	f000 fab4 	bl	80017f8 <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0U);
 8001290:	2001      	movs	r0, #1
 8001292:	2200      	movs	r2, #0
 8001294:	0021      	movs	r1, r4
 8001296:	4240      	negs	r0, r0
 8001298:	f000 fa74 	bl	8001784 <HAL_NVIC_SetPriority>

   /* Return function status */
  return HAL_OK;
}
 800129c:	2000      	movs	r0, #0
 800129e:	bd10      	pop	{r4, pc}

080012a0 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80012a0:	2310      	movs	r3, #16
 80012a2:	4a06      	ldr	r2, [pc, #24]	; (80012bc <HAL_Init+0x1c>)
{
 80012a4:	b510      	push	{r4, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80012a6:	6811      	ldr	r1, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 80012a8:	2000      	movs	r0, #0
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80012aa:	430b      	orrs	r3, r1
 80012ac:	6013      	str	r3, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 80012ae:	f7ff ffe5 	bl	800127c <HAL_InitTick>
  HAL_MspInit();
 80012b2:	f002 f963 	bl	800357c <HAL_MspInit>
}
 80012b6:	2000      	movs	r0, #0
 80012b8:	bd10      	pop	{r4, pc}
 80012ba:	46c0      	nop			; (mov r8, r8)
 80012bc:	40022000 	.word	0x40022000

080012c0 <HAL_IncTick>:
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 80012c0:	4a02      	ldr	r2, [pc, #8]	; (80012cc <HAL_IncTick+0xc>)
 80012c2:	6813      	ldr	r3, [r2, #0]
 80012c4:	3301      	adds	r3, #1
 80012c6:	6013      	str	r3, [r2, #0]
}
 80012c8:	4770      	bx	lr
 80012ca:	46c0      	nop			; (mov r8, r8)
 80012cc:	20000144 	.word	0x20000144

080012d0 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80012d0:	4b01      	ldr	r3, [pc, #4]	; (80012d8 <HAL_GetTick+0x8>)
 80012d2:	6818      	ldr	r0, [r3, #0]
}
 80012d4:	4770      	bx	lr
 80012d6:	46c0      	nop			; (mov r8, r8)
 80012d8:	20000144 	.word	0x20000144

080012dc <ADC_Enable>:
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
  uint32_t tickstart = 0U;
  __IO uint32_t wait_loop_index = 0U;
 80012dc:	2300      	movs	r3, #0
{
 80012de:	b573      	push	{r0, r1, r4, r5, r6, lr}
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80012e0:	2103      	movs	r1, #3
  __IO uint32_t wait_loop_index = 0U;
 80012e2:	9301      	str	r3, [sp, #4]
  if (ADC_IS_ENABLE(hadc) == RESET)
 80012e4:	6803      	ldr	r3, [r0, #0]
{
 80012e6:	0004      	movs	r4, r0
  if (ADC_IS_ENABLE(hadc) == RESET)
 80012e8:	689a      	ldr	r2, [r3, #8]
 80012ea:	400a      	ands	r2, r1
 80012ec:	2a01      	cmp	r2, #1
 80012ee:	d107      	bne.n	8001300 <ADC_Enable+0x24>
 80012f0:	6819      	ldr	r1, [r3, #0]
 80012f2:	4211      	tst	r1, r2
 80012f4:	d001      	beq.n	80012fa <ADC_Enable+0x1e>
    }   
    
  }
   
  /* Return HAL status */
  return HAL_OK;
 80012f6:	2000      	movs	r0, #0
}
 80012f8:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
  if (ADC_IS_ENABLE(hadc) == RESET)
 80012fa:	68da      	ldr	r2, [r3, #12]
 80012fc:	0412      	lsls	r2, r2, #16
 80012fe:	d4fa      	bmi.n	80012f6 <ADC_Enable+0x1a>
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8001300:	6899      	ldr	r1, [r3, #8]
 8001302:	4a19      	ldr	r2, [pc, #100]	; (8001368 <ADC_Enable+0x8c>)
 8001304:	4211      	tst	r1, r2
 8001306:	d008      	beq.n	800131a <ADC_Enable+0x3e>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001308:	2310      	movs	r3, #16
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800130a:	2001      	movs	r0, #1
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800130c:	6c62      	ldr	r2, [r4, #68]	; 0x44
 800130e:	4313      	orrs	r3, r2
 8001310:	6463      	str	r3, [r4, #68]	; 0x44
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001312:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8001314:	4303      	orrs	r3, r0
 8001316:	64a3      	str	r3, [r4, #72]	; 0x48
      return HAL_ERROR;
 8001318:	e7ee      	b.n	80012f8 <ADC_Enable+0x1c>
    __HAL_ADC_ENABLE(hadc);
 800131a:	2201      	movs	r2, #1
 800131c:	6899      	ldr	r1, [r3, #8]
 800131e:	430a      	orrs	r2, r1
 8001320:	609a      	str	r2, [r3, #8]
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001322:	4b12      	ldr	r3, [pc, #72]	; (800136c <ADC_Enable+0x90>)
 8001324:	4912      	ldr	r1, [pc, #72]	; (8001370 <ADC_Enable+0x94>)
 8001326:	6818      	ldr	r0, [r3, #0]
 8001328:	f7fe ff00 	bl	800012c <__udivsi3>
 800132c:	9001      	str	r0, [sp, #4]
    while(wait_loop_index != 0U)
 800132e:	9b01      	ldr	r3, [sp, #4]
 8001330:	2b00      	cmp	r3, #0
 8001332:	d115      	bne.n	8001360 <ADC_Enable+0x84>
    tickstart = HAL_GetTick();
 8001334:	f7ff ffcc 	bl	80012d0 <HAL_GetTick>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001338:	2501      	movs	r5, #1
    tickstart = HAL_GetTick();
 800133a:	0006      	movs	r6, r0
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800133c:	6823      	ldr	r3, [r4, #0]
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	422b      	tst	r3, r5
 8001342:	d1d8      	bne.n	80012f6 <ADC_Enable+0x1a>
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001344:	f7ff ffc4 	bl	80012d0 <HAL_GetTick>
 8001348:	1b80      	subs	r0, r0, r6
 800134a:	2802      	cmp	r0, #2
 800134c:	d9f6      	bls.n	800133c <ADC_Enable+0x60>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800134e:	2310      	movs	r3, #16
 8001350:	6c62      	ldr	r2, [r4, #68]	; 0x44
        return HAL_ERROR;
 8001352:	2001      	movs	r0, #1
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001354:	4313      	orrs	r3, r2
 8001356:	6463      	str	r3, [r4, #68]	; 0x44
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001358:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 800135a:	432b      	orrs	r3, r5
 800135c:	64a3      	str	r3, [r4, #72]	; 0x48
        return HAL_ERROR;
 800135e:	e7cb      	b.n	80012f8 <ADC_Enable+0x1c>
      wait_loop_index--;
 8001360:	9b01      	ldr	r3, [sp, #4]
 8001362:	3b01      	subs	r3, #1
 8001364:	9301      	str	r3, [sp, #4]
 8001366:	e7e2      	b.n	800132e <ADC_Enable+0x52>
 8001368:	80000017 	.word	0x80000017
 800136c:	20000000 	.word	0x20000000
 8001370:	000f4240 	.word	0x000f4240

08001374 <HAL_ADC_Init>:
{
 8001374:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001376:	0004      	movs	r4, r0
    return HAL_ERROR;
 8001378:	2001      	movs	r0, #1
  if(hadc == NULL)
 800137a:	2c00      	cmp	r4, #0
 800137c:	d072      	beq.n	8001464 <HAL_ADC_Init+0xf0>
  if (hadc->State == HAL_ADC_STATE_RESET)
 800137e:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001380:	2b00      	cmp	r3, #0
 8001382:	d106      	bne.n	8001392 <HAL_ADC_Init+0x1e>
    hadc->Lock = HAL_UNLOCKED;
 8001384:	0022      	movs	r2, r4
 8001386:	3240      	adds	r2, #64	; 0x40
    ADC_CLEAR_ERRORCODE(hadc);
 8001388:	64a3      	str	r3, [r4, #72]	; 0x48
    HAL_ADC_MspInit(hadc);
 800138a:	0020      	movs	r0, r4
    hadc->Lock = HAL_UNLOCKED;
 800138c:	7013      	strb	r3, [r2, #0]
    HAL_ADC_MspInit(hadc);
 800138e:	f002 f913 	bl	80035b8 <HAL_ADC_MspInit>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001392:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001394:	06db      	lsls	r3, r3, #27
 8001396:	d500      	bpl.n	800139a <HAL_ADC_Init+0x26>
 8001398:	e079      	b.n	800148e <HAL_ADC_Init+0x11a>
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 800139a:	2204      	movs	r2, #4
 800139c:	6823      	ldr	r3, [r4, #0]
 800139e:	6898      	ldr	r0, [r3, #8]
 80013a0:	4010      	ands	r0, r2
      (tmp_hal_status == HAL_OK)                                &&
 80013a2:	d000      	beq.n	80013a6 <HAL_ADC_Init+0x32>
 80013a4:	e073      	b.n	800148e <HAL_ADC_Init+0x11a>
    ADC_STATE_CLR_SET(hadc->State,
 80013a6:	6c62      	ldr	r2, [r4, #68]	; 0x44
 80013a8:	4942      	ldr	r1, [pc, #264]	; (80014b4 <HAL_ADC_Init+0x140>)
 80013aa:	4011      	ands	r1, r2
 80013ac:	2202      	movs	r2, #2
 80013ae:	430a      	orrs	r2, r1
    if (ADC_IS_ENABLE(hadc) == RESET)
 80013b0:	2103      	movs	r1, #3
    ADC_STATE_CLR_SET(hadc->State,
 80013b2:	6462      	str	r2, [r4, #68]	; 0x44
    if (ADC_IS_ENABLE(hadc) == RESET)
 80013b4:	689a      	ldr	r2, [r3, #8]
 80013b6:	400a      	ands	r2, r1
 80013b8:	2a01      	cmp	r2, #1
 80013ba:	d000      	beq.n	80013be <HAL_ADC_Init+0x4a>
 80013bc:	e06d      	b.n	800149a <HAL_ADC_Init+0x126>
 80013be:	6819      	ldr	r1, [r3, #0]
 80013c0:	4211      	tst	r1, r2
 80013c2:	d102      	bne.n	80013ca <HAL_ADC_Init+0x56>
 80013c4:	68da      	ldr	r2, [r3, #12]
 80013c6:	0412      	lsls	r2, r2, #16
 80013c8:	d567      	bpl.n	800149a <HAL_ADC_Init+0x126>
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 80013ca:	68da      	ldr	r2, [r3, #12]
 80013cc:	493a      	ldr	r1, [pc, #232]	; (80014b8 <HAL_ADC_Init+0x144>)
                 ADC_CFGR1_CONTINUOUS(hadc->Init.ContinuousConvMode)    |
 80013ce:	6a25      	ldr	r5, [r4, #32]
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 80013d0:	400a      	ands	r2, r1
 80013d2:	60da      	str	r2, [r3, #12]
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT(hadc->Init.LowPowerAutoWait)        |
 80013d4:	69a2      	ldr	r2, [r4, #24]
                 ADC_CFGR1_CONTINUOUS(hadc->Init.ContinuousConvMode)    |
 80013d6:	036f      	lsls	r7, r5, #13
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT(hadc->Init.LowPowerAutoWait)        |
 80013d8:	0391      	lsls	r1, r2, #14
                 ADC_CFGR1_AUTOOFF(hadc->Init.LowPowerAutoPowerOff)     |
 80013da:	69e2      	ldr	r2, [r4, #28]
 80013dc:	03d2      	lsls	r2, r2, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT(hadc->Init.LowPowerAutoWait)        |
 80013de:	4311      	orrs	r1, r2
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                  |
 80013e0:	6b62      	ldr	r2, [r4, #52]	; 0x34
 80013e2:	3a01      	subs	r2, #1
 80013e4:	1e56      	subs	r6, r2, #1
 80013e6:	41b2      	sbcs	r2, r6
 80013e8:	0316      	lsls	r6, r2, #12
 80013ea:	68e2      	ldr	r2, [r4, #12]
 80013ec:	4311      	orrs	r1, r2
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                   |
 80013ee:	6922      	ldr	r2, [r4, #16]
 80013f0:	430f      	orrs	r7, r1
 80013f2:	2a02      	cmp	r2, #2
 80013f4:	d100      	bne.n	80013f8 <HAL_ADC_Init+0x84>
 80013f6:	2004      	movs	r0, #4
                 ADC_CFGR1_DMACONTREQ(hadc->Init.DMAContinuousRequests)  );
 80013f8:	6b22      	ldr	r2, [r4, #48]	; 0x30
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80013fa:	6a61      	ldr	r1, [r4, #36]	; 0x24
                 ADC_CFGR1_DMACONTREQ(hadc->Init.DMAContinuousRequests)  );
 80013fc:	0052      	lsls	r2, r2, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                   |
 80013fe:	433a      	orrs	r2, r7
 8001400:	4332      	orrs	r2, r6
 8001402:	4302      	orrs	r2, r0
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001404:	2901      	cmp	r1, #1
 8001406:	d104      	bne.n	8001412 <HAL_ADC_Init+0x9e>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001408:	2d00      	cmp	r5, #0
 800140a:	d12c      	bne.n	8001466 <HAL_ADC_Init+0xf2>
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 800140c:	2180      	movs	r1, #128	; 0x80
 800140e:	0249      	lsls	r1, r1, #9
 8001410:	430a      	orrs	r2, r1
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001412:	20c2      	movs	r0, #194	; 0xc2
 8001414:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8001416:	30ff      	adds	r0, #255	; 0xff
 8001418:	4281      	cmp	r1, r0
 800141a:	d002      	beq.n	8001422 <HAL_ADC_Init+0xae>
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 800141c:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 800141e:	4301      	orrs	r1, r0
 8001420:	430a      	orrs	r2, r1
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8001422:	2080      	movs	r0, #128	; 0x80
    hadc->Instance->CFGR1 |= tmpCFGR1;
 8001424:	68d9      	ldr	r1, [r3, #12]
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8001426:	0540      	lsls	r0, r0, #21
    hadc->Instance->CFGR1 |= tmpCFGR1;
 8001428:	4311      	orrs	r1, r2
 800142a:	60d9      	str	r1, [r3, #12]
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 800142c:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800142e:	4281      	cmp	r1, r0
 8001430:	d002      	beq.n	8001438 <HAL_ADC_Init+0xc4>
 8001432:	1e48      	subs	r0, r1, #1
 8001434:	2806      	cmp	r0, #6
 8001436:	d807      	bhi.n	8001448 <HAL_ADC_Init+0xd4>
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8001438:	2507      	movs	r5, #7
 800143a:	6958      	ldr	r0, [r3, #20]
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 800143c:	4029      	ands	r1, r5
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 800143e:	43a8      	bics	r0, r5
 8001440:	6158      	str	r0, [r3, #20]
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 8001442:	6958      	ldr	r0, [r3, #20]
 8001444:	4301      	orrs	r1, r0
 8001446:	6159      	str	r1, [r3, #20]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8001448:	68db      	ldr	r3, [r3, #12]
 800144a:	491c      	ldr	r1, [pc, #112]	; (80014bc <HAL_ADC_Init+0x148>)
 800144c:	400b      	ands	r3, r1
 800144e:	429a      	cmp	r2, r3
 8001450:	d111      	bne.n	8001476 <HAL_ADC_Init+0x102>
      ADC_CLEAR_ERRORCODE(hadc);
 8001452:	2000      	movs	r0, #0
      ADC_STATE_CLR_SET(hadc->State,
 8001454:	2203      	movs	r2, #3
      ADC_CLEAR_ERRORCODE(hadc);
 8001456:	64a0      	str	r0, [r4, #72]	; 0x48
      ADC_STATE_CLR_SET(hadc->State,
 8001458:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800145a:	4393      	bics	r3, r2
 800145c:	001a      	movs	r2, r3
 800145e:	2301      	movs	r3, #1
 8001460:	4313      	orrs	r3, r2
 8001462:	6463      	str	r3, [r4, #68]	; 0x44
}
 8001464:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001466:	2020      	movs	r0, #32
 8001468:	6c65      	ldr	r5, [r4, #68]	; 0x44
 800146a:	4328      	orrs	r0, r5
 800146c:	6460      	str	r0, [r4, #68]	; 0x44
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800146e:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8001470:	4301      	orrs	r1, r0
 8001472:	64a1      	str	r1, [r4, #72]	; 0x48
 8001474:	e7cd      	b.n	8001412 <HAL_ADC_Init+0x9e>
      ADC_STATE_CLR_SET(hadc->State,
 8001476:	2212      	movs	r2, #18
 8001478:	6c63      	ldr	r3, [r4, #68]	; 0x44
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800147a:	2001      	movs	r0, #1
      ADC_STATE_CLR_SET(hadc->State,
 800147c:	4393      	bics	r3, r2
 800147e:	001a      	movs	r2, r3
 8001480:	2310      	movs	r3, #16
 8001482:	4313      	orrs	r3, r2
 8001484:	6463      	str	r3, [r4, #68]	; 0x44
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001486:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8001488:	4303      	orrs	r3, r0
 800148a:	64a3      	str	r3, [r4, #72]	; 0x48
 800148c:	e7ea      	b.n	8001464 <HAL_ADC_Init+0xf0>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800148e:	2310      	movs	r3, #16
 8001490:	6c62      	ldr	r2, [r4, #68]	; 0x44
    tmp_hal_status = HAL_ERROR;
 8001492:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001494:	4313      	orrs	r3, r2
 8001496:	6463      	str	r3, [r4, #68]	; 0x44
 8001498:	e7e4      	b.n	8001464 <HAL_ADC_Init+0xf0>
      MODIFY_REG(hadc->Instance->CFGR1,
 800149a:	2118      	movs	r1, #24
 800149c:	68da      	ldr	r2, [r3, #12]
 800149e:	438a      	bics	r2, r1
 80014a0:	68a1      	ldr	r1, [r4, #8]
 80014a2:	430a      	orrs	r2, r1
 80014a4:	60da      	str	r2, [r3, #12]
      MODIFY_REG(hadc->Instance->CFGR2    ,
 80014a6:	6919      	ldr	r1, [r3, #16]
 80014a8:	6862      	ldr	r2, [r4, #4]
 80014aa:	0089      	lsls	r1, r1, #2
 80014ac:	0889      	lsrs	r1, r1, #2
 80014ae:	4311      	orrs	r1, r2
 80014b0:	6119      	str	r1, [r3, #16]
 80014b2:	e78a      	b.n	80013ca <HAL_ADC_Init+0x56>
 80014b4:	fffffefd 	.word	0xfffffefd
 80014b8:	fffe0219 	.word	0xfffe0219
 80014bc:	833fffe7 	.word	0x833fffe7

080014c0 <HAL_ADC_Start_DMA>:
{
 80014c0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80014c2:	6803      	ldr	r3, [r0, #0]
{
 80014c4:	0004      	movs	r4, r0
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80014c6:	689b      	ldr	r3, [r3, #8]
{
 80014c8:	000f      	movs	r7, r1
 80014ca:	9201      	str	r2, [sp, #4]
    tmp_hal_status = HAL_BUSY;
 80014cc:	2002      	movs	r0, #2
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80014ce:	075b      	lsls	r3, r3, #29
 80014d0:	d430      	bmi.n	8001534 <HAL_ADC_Start_DMA+0x74>
    __HAL_LOCK(hadc);
 80014d2:	0026      	movs	r6, r4
 80014d4:	3640      	adds	r6, #64	; 0x40
 80014d6:	7833      	ldrb	r3, [r6, #0]
 80014d8:	2b01      	cmp	r3, #1
 80014da:	d02b      	beq.n	8001534 <HAL_ADC_Start_DMA+0x74>
 80014dc:	2301      	movs	r3, #1
 80014de:	7033      	strb	r3, [r6, #0]
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 80014e0:	69e3      	ldr	r3, [r4, #28]
 80014e2:	2b01      	cmp	r3, #1
 80014e4:	d127      	bne.n	8001536 <HAL_ADC_Start_DMA+0x76>
      ADC_STATE_CLR_SET(hadc->State,
 80014e6:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80014e8:	4a16      	ldr	r2, [pc, #88]	; (8001544 <HAL_ADC_Start_DMA+0x84>)
      ADC_CLEAR_ERRORCODE(hadc);
 80014ea:	2500      	movs	r5, #0
      ADC_STATE_CLR_SET(hadc->State,
 80014ec:	401a      	ands	r2, r3
 80014ee:	2380      	movs	r3, #128	; 0x80
 80014f0:	005b      	lsls	r3, r3, #1
 80014f2:	4313      	orrs	r3, r2
 80014f4:	6463      	str	r3, [r4, #68]	; 0x44
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80014f6:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 80014f8:	4b13      	ldr	r3, [pc, #76]	; (8001548 <HAL_ADC_Start_DMA+0x88>)
      ADC_CLEAR_ERRORCODE(hadc);
 80014fa:	64a5      	str	r5, [r4, #72]	; 0x48
      __HAL_UNLOCK(hadc);
 80014fc:	7035      	strb	r5, [r6, #0]
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80014fe:	6283      	str	r3, [r0, #40]	; 0x28
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001500:	4b12      	ldr	r3, [pc, #72]	; (800154c <HAL_ADC_Start_DMA+0x8c>)
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001502:	6821      	ldr	r1, [r4, #0]
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001504:	62c3      	str	r3, [r0, #44]	; 0x2c
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001506:	4b12      	ldr	r3, [pc, #72]	; (8001550 <HAL_ADC_Start_DMA+0x90>)
 8001508:	6303      	str	r3, [r0, #48]	; 0x30
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800150a:	231c      	movs	r3, #28
 800150c:	600b      	str	r3, [r1, #0]
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800150e:	684a      	ldr	r2, [r1, #4]
 8001510:	3b0c      	subs	r3, #12
 8001512:	4313      	orrs	r3, r2
 8001514:	604b      	str	r3, [r1, #4]
      hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 8001516:	2301      	movs	r3, #1
 8001518:	68ca      	ldr	r2, [r1, #12]
 800151a:	4313      	orrs	r3, r2
 800151c:	60cb      	str	r3, [r1, #12]
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800151e:	003a      	movs	r2, r7
 8001520:	3140      	adds	r1, #64	; 0x40
 8001522:	9b01      	ldr	r3, [sp, #4]
 8001524:	f000 f9cc 	bl	80018c0 <HAL_DMA_Start_IT>
      hadc->Instance->CR |= ADC_CR_ADSTART;
 8001528:	2304      	movs	r3, #4
 800152a:	0028      	movs	r0, r5
 800152c:	6822      	ldr	r2, [r4, #0]
 800152e:	6891      	ldr	r1, [r2, #8]
 8001530:	430b      	orrs	r3, r1
 8001532:	6093      	str	r3, [r2, #8]
}
 8001534:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
      tmp_hal_status = ADC_Enable(hadc);
 8001536:	0020      	movs	r0, r4
 8001538:	f7ff fed0 	bl	80012dc <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 800153c:	2800      	cmp	r0, #0
 800153e:	d1f9      	bne.n	8001534 <HAL_ADC_Start_DMA+0x74>
 8001540:	e7d1      	b.n	80014e6 <HAL_ADC_Start_DMA+0x26>
 8001542:	46c0      	nop			; (mov r8, r8)
 8001544:	fffff0fe 	.word	0xfffff0fe
 8001548:	08001559 	.word	0x08001559
 800154c:	080015cb 	.word	0x080015cb
 8001550:	080015d7 	.word	0x080015d7

08001554 <HAL_ADC_ConvCpltCallback>:
 8001554:	4770      	bx	lr
	...

08001558 <ADC_DMAConvCplt>:
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8001558:	2250      	movs	r2, #80	; 0x50
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800155a:	6a43      	ldr	r3, [r0, #36]	; 0x24
{
 800155c:	b510      	push	{r4, lr}
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800155e:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8001560:	4211      	tst	r1, r2
 8001562:	d12a      	bne.n	80015ba <ADC_DMAConvCplt+0x62>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8001564:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8001566:	32b1      	adds	r2, #177	; 0xb1
 8001568:	32ff      	adds	r2, #255	; 0xff
 800156a:	430a      	orrs	r2, r1
    
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800156c:	21c0      	movs	r1, #192	; 0xc0
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 800156e:	645a      	str	r2, [r3, #68]	; 0x44
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001570:	681a      	ldr	r2, [r3, #0]
 8001572:	0109      	lsls	r1, r1, #4
 8001574:	68d0      	ldr	r0, [r2, #12]
 8001576:	4208      	tst	r0, r1
 8001578:	d112      	bne.n	80015a0 <ADC_DMAConvCplt+0x48>
 800157a:	6a19      	ldr	r1, [r3, #32]
 800157c:	2900      	cmp	r1, #0
 800157e:	d10f      	bne.n	80015a0 <ADC_DMAConvCplt+0x48>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
    {
      /* If End of Sequence is reached, disable interrupts */
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8001580:	6811      	ldr	r1, [r2, #0]
 8001582:	0709      	lsls	r1, r1, #28
 8001584:	d50c      	bpl.n	80015a0 <ADC_DMAConvCplt+0x48>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001586:	6891      	ldr	r1, [r2, #8]
 8001588:	0749      	lsls	r1, r1, #29
 800158a:	d40d      	bmi.n	80015a8 <ADC_DMAConvCplt+0x50>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 800158c:	200c      	movs	r0, #12
 800158e:	6851      	ldr	r1, [r2, #4]
 8001590:	4381      	bics	r1, r0
 8001592:	6051      	str	r1, [r2, #4]
          
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8001594:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001596:	490b      	ldr	r1, [pc, #44]	; (80015c4 <ADC_DMAConvCplt+0x6c>)
 8001598:	4011      	ands	r1, r2
 800159a:	2201      	movs	r2, #1
 800159c:	430a      	orrs	r2, r1
 800159e:	645a      	str	r2, [r3, #68]	; 0x44
        }
      }
    }

    /* Conversion complete callback */
    HAL_ADC_ConvCpltCallback(hadc); 
 80015a0:	0018      	movs	r0, r3
 80015a2:	f7ff ffd7 	bl	8001554 <HAL_ADC_ConvCpltCallback>
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }

}
 80015a6:	bd10      	pop	{r4, pc}
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80015a8:	2220      	movs	r2, #32
 80015aa:	6c59      	ldr	r1, [r3, #68]	; 0x44
 80015ac:	430a      	orrs	r2, r1
 80015ae:	645a      	str	r2, [r3, #68]	; 0x44
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80015b0:	2201      	movs	r2, #1
 80015b2:	6c99      	ldr	r1, [r3, #72]	; 0x48
 80015b4:	430a      	orrs	r2, r1
 80015b6:	649a      	str	r2, [r3, #72]	; 0x48
 80015b8:	e7f2      	b.n	80015a0 <ADC_DMAConvCplt+0x48>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 80015ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80015bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015be:	4798      	blx	r3
}
 80015c0:	e7f1      	b.n	80015a6 <ADC_DMAConvCplt+0x4e>
 80015c2:	46c0      	nop			; (mov r8, r8)
 80015c4:	fffffefe 	.word	0xfffffefe

080015c8 <HAL_ADC_ConvHalfCpltCallback>:
 80015c8:	4770      	bx	lr

080015ca <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80015ca:	b510      	push	{r4, lr}
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
  
  /* Half conversion callback */
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 80015cc:	6a40      	ldr	r0, [r0, #36]	; 0x24
 80015ce:	f7ff fffb 	bl	80015c8 <HAL_ADC_ConvHalfCpltCallback>
}
 80015d2:	bd10      	pop	{r4, pc}

080015d4 <HAL_ADC_ErrorCallback>:
}
 80015d4:	4770      	bx	lr

080015d6 <ADC_DMAError>:
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80015d6:	2340      	movs	r3, #64	; 0x40
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80015d8:	6a40      	ldr	r0, [r0, #36]	; 0x24
{
 80015da:	b510      	push	{r4, lr}
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80015dc:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80015de:	4313      	orrs	r3, r2
 80015e0:	6443      	str	r3, [r0, #68]	; 0x44
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80015e2:	2304      	movs	r3, #4
 80015e4:	6c82      	ldr	r2, [r0, #72]	; 0x48
 80015e6:	4313      	orrs	r3, r2
 80015e8:	6483      	str	r3, [r0, #72]	; 0x48
  
  /* Error callback */
  HAL_ADC_ErrorCallback(hadc); 
 80015ea:	f7ff fff3 	bl	80015d4 <HAL_ADC_ErrorCallback>
}
 80015ee:	bd10      	pop	{r4, pc}

080015f0 <HAL_ADC_ConfigChannel>:
{
 80015f0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __IO uint32_t wait_loop_index = 0U;
 80015f2:	2300      	movs	r3, #0
  __HAL_LOCK(hadc);
 80015f4:	0004      	movs	r4, r0
  __IO uint32_t wait_loop_index = 0U;
 80015f6:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 80015f8:	3440      	adds	r4, #64	; 0x40
 80015fa:	7823      	ldrb	r3, [r4, #0]
{
 80015fc:	0005      	movs	r5, r0
  __HAL_LOCK(hadc);
 80015fe:	2002      	movs	r0, #2
 8001600:	2b01      	cmp	r3, #1
 8001602:	d02b      	beq.n	800165c <HAL_ADC_ConfigChannel+0x6c>
 8001604:	2301      	movs	r3, #1
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001606:	682a      	ldr	r2, [r5, #0]
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8001608:	6bae      	ldr	r6, [r5, #56]	; 0x38
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800160a:	6890      	ldr	r0, [r2, #8]
  __HAL_LOCK(hadc);
 800160c:	7023      	strb	r3, [r4, #0]
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800160e:	0740      	lsls	r0, r0, #29
 8001610:	d452      	bmi.n	80016b8 <HAL_ADC_ConfigChannel+0xc8>
    if (sConfig->Rank != ADC_RANK_NONE)
 8001612:	482c      	ldr	r0, [pc, #176]	; (80016c4 <HAL_ADC_ConfigChannel+0xd4>)
 8001614:	684f      	ldr	r7, [r1, #4]
 8001616:	680d      	ldr	r5, [r1, #0]
 8001618:	4287      	cmp	r7, r0
 800161a:	d03b      	beq.n	8001694 <HAL_ADC_ConfigChannel+0xa4>
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 800161c:	40ab      	lsls	r3, r5
 800161e:	0018      	movs	r0, r3
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8001620:	2380      	movs	r3, #128	; 0x80
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 8001622:	6a97      	ldr	r7, [r2, #40]	; 0x28
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8001624:	055b      	lsls	r3, r3, #21
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 8001626:	4338      	orrs	r0, r7
 8001628:	6290      	str	r0, [r2, #40]	; 0x28
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 800162a:	429e      	cmp	r6, r3
 800162c:	d00f      	beq.n	800164e <HAL_ADC_ConfigChannel+0x5e>
 800162e:	3e01      	subs	r6, #1
 8001630:	2e06      	cmp	r6, #6
 8001632:	d90c      	bls.n	800164e <HAL_ADC_ConfigChannel+0x5e>
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 8001634:	688b      	ldr	r3, [r1, #8]
 8001636:	2107      	movs	r1, #7
 8001638:	6950      	ldr	r0, [r2, #20]
 800163a:	4008      	ands	r0, r1
 800163c:	4283      	cmp	r3, r0
 800163e:	d006      	beq.n	800164e <HAL_ADC_ConfigChannel+0x5e>
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8001640:	6950      	ldr	r0, [r2, #20]
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 8001642:	400b      	ands	r3, r1
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8001644:	4388      	bics	r0, r1
 8001646:	6150      	str	r0, [r2, #20]
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 8001648:	6950      	ldr	r0, [r2, #20]
 800164a:	4303      	orrs	r3, r0
 800164c:	6153      	str	r3, [r2, #20]
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 800164e:	002b      	movs	r3, r5
 8001650:	3b10      	subs	r3, #16
 8001652:	2b01      	cmp	r3, #1
 8001654:	d903      	bls.n	800165e <HAL_ADC_ConfigChannel+0x6e>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001656:	2000      	movs	r0, #0
  __HAL_UNLOCK(hadc);
 8001658:	2300      	movs	r3, #0
 800165a:	7023      	strb	r3, [r4, #0]
}
 800165c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 800165e:	4b1a      	ldr	r3, [pc, #104]	; (80016c8 <HAL_ADC_ConfigChannel+0xd8>)
 8001660:	2280      	movs	r2, #128	; 0x80
 8001662:	6819      	ldr	r1, [r3, #0]
 8001664:	2d10      	cmp	r5, #16
 8001666:	d013      	beq.n	8001690 <HAL_ADC_ConfigChannel+0xa0>
 8001668:	03d2      	lsls	r2, r2, #15
 800166a:	430a      	orrs	r2, r1
 800166c:	601a      	str	r2, [r3, #0]
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800166e:	2d10      	cmp	r5, #16
 8001670:	d1f1      	bne.n	8001656 <HAL_ADC_ConfigChannel+0x66>
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001672:	4b16      	ldr	r3, [pc, #88]	; (80016cc <HAL_ADC_ConfigChannel+0xdc>)
 8001674:	4916      	ldr	r1, [pc, #88]	; (80016d0 <HAL_ADC_ConfigChannel+0xe0>)
 8001676:	6818      	ldr	r0, [r3, #0]
 8001678:	f7fe fd58 	bl	800012c <__udivsi3>
 800167c:	230a      	movs	r3, #10
 800167e:	4358      	muls	r0, r3
 8001680:	9001      	str	r0, [sp, #4]
          while(wait_loop_index != 0U)
 8001682:	9b01      	ldr	r3, [sp, #4]
 8001684:	2b00      	cmp	r3, #0
 8001686:	d0e6      	beq.n	8001656 <HAL_ADC_ConfigChannel+0x66>
            wait_loop_index--;
 8001688:	9b01      	ldr	r3, [sp, #4]
 800168a:	3b01      	subs	r3, #1
 800168c:	9301      	str	r3, [sp, #4]
 800168e:	e7f8      	b.n	8001682 <HAL_ADC_ConfigChannel+0x92>
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8001690:	0412      	lsls	r2, r2, #16
 8001692:	e7ea      	b.n	800166a <HAL_ADC_ConfigChannel+0x7a>
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 8001694:	40ab      	lsls	r3, r5
 8001696:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8001698:	4399      	bics	r1, r3
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 800169a:	002b      	movs	r3, r5
 800169c:	3b10      	subs	r3, #16
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 800169e:	6291      	str	r1, [r2, #40]	; 0x28
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80016a0:	2b01      	cmp	r3, #1
 80016a2:	d8d8      	bhi.n	8001656 <HAL_ADC_ConfigChannel+0x66>
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 80016a4:	4b08      	ldr	r3, [pc, #32]	; (80016c8 <HAL_ADC_ConfigChannel+0xd8>)
 80016a6:	681a      	ldr	r2, [r3, #0]
 80016a8:	2d10      	cmp	r5, #16
 80016aa:	d003      	beq.n	80016b4 <HAL_ADC_ConfigChannel+0xc4>
 80016ac:	4909      	ldr	r1, [pc, #36]	; (80016d4 <HAL_ADC_ConfigChannel+0xe4>)
 80016ae:	400a      	ands	r2, r1
 80016b0:	601a      	str	r2, [r3, #0]
 80016b2:	e7d0      	b.n	8001656 <HAL_ADC_ConfigChannel+0x66>
 80016b4:	4908      	ldr	r1, [pc, #32]	; (80016d8 <HAL_ADC_ConfigChannel+0xe8>)
 80016b6:	e7fa      	b.n	80016ae <HAL_ADC_ConfigChannel+0xbe>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80016b8:	2220      	movs	r2, #32
 80016ba:	6c69      	ldr	r1, [r5, #68]	; 0x44
    tmp_hal_status = HAL_ERROR;
 80016bc:	0018      	movs	r0, r3
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80016be:	430a      	orrs	r2, r1
 80016c0:	646a      	str	r2, [r5, #68]	; 0x44
 80016c2:	e7c9      	b.n	8001658 <HAL_ADC_ConfigChannel+0x68>
 80016c4:	00001001 	.word	0x00001001
 80016c8:	40012708 	.word	0x40012708
 80016cc:	20000000 	.word	0x20000000
 80016d0:	000f4240 	.word	0x000f4240
 80016d4:	ffbfffff 	.word	0xffbfffff
 80016d8:	ff7fffff 	.word	0xff7fffff

080016dc <HAL_ADCEx_Calibration_Start>:
  *         HAL_ADC_GetValue() (value on 7 bits: from DR[6;0]).
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 80016dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80016de:	0006      	movs	r6, r0
 80016e0:	3640      	adds	r6, #64	; 0x40
 80016e2:	7833      	ldrb	r3, [r6, #0]
{
 80016e4:	0004      	movs	r4, r0
  __HAL_LOCK(hadc);
 80016e6:	2002      	movs	r0, #2
 80016e8:	2b01      	cmp	r3, #1
 80016ea:	d042      	beq.n	8001772 <HAL_ADCEx_Calibration_Start+0x96>
 80016ec:	2301      	movs	r3, #1
  
  /* Calibration prerequisite: ADC must be disabled. */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80016ee:	2103      	movs	r1, #3
  __HAL_LOCK(hadc);
 80016f0:	7033      	strb	r3, [r6, #0]
  if (ADC_IS_ENABLE(hadc) == RESET)
 80016f2:	6823      	ldr	r3, [r4, #0]
 80016f4:	689a      	ldr	r2, [r3, #8]
 80016f6:	400a      	ands	r2, r1
 80016f8:	2a01      	cmp	r2, #1
 80016fa:	d105      	bne.n	8001708 <HAL_ADCEx_Calibration_Start+0x2c>
 80016fc:	6819      	ldr	r1, [r3, #0]
 80016fe:	4211      	tst	r1, r2
 8001700:	d138      	bne.n	8001774 <HAL_ADCEx_Calibration_Start+0x98>
 8001702:	68da      	ldr	r2, [r3, #12]
 8001704:	0412      	lsls	r2, r2, #16
 8001706:	d435      	bmi.n	8001774 <HAL_ADCEx_Calibration_Start+0x98>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State, 
 8001708:	6c62      	ldr	r2, [r4, #68]	; 0x44
 800170a:	491d      	ldr	r1, [pc, #116]	; (8001780 <HAL_ADCEx_Calibration_Start+0xa4>)
 800170c:	4011      	ands	r1, r2
 800170e:	2202      	movs	r2, #2
 8001710:	430a      	orrs	r2, r1
    /*       available in data register and also transfered by DMA.           */
    /*       To not insert ADC calibration factor among ADC conversion data   */
    /*       in array variable, DMA transfer must be disabled during          */
    /*       calibration.                                                     */
    backup_setting_adc_dma_transfer = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 8001712:	2103      	movs	r1, #3
    ADC_STATE_CLR_SET(hadc->State, 
 8001714:	6462      	str	r2, [r4, #68]	; 0x44
    backup_setting_adc_dma_transfer = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 8001716:	68dd      	ldr	r5, [r3, #12]
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 8001718:	68da      	ldr	r2, [r3, #12]
 800171a:	438a      	bics	r2, r1
 800171c:	60da      	str	r2, [r3, #12]

    /* Start ADC calibration */
    hadc->Instance->CR |= ADC_CR_ADCAL;
 800171e:	2280      	movs	r2, #128	; 0x80
 8001720:	6899      	ldr	r1, [r3, #8]
 8001722:	0612      	lsls	r2, r2, #24
 8001724:	430a      	orrs	r2, r1
 8001726:	609a      	str	r2, [r3, #8]

    tickstart = HAL_GetTick();  
 8001728:	f7ff fdd2 	bl	80012d0 <HAL_GetTick>
 800172c:	0007      	movs	r7, r0

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 800172e:	6823      	ldr	r3, [r4, #0]
 8001730:	689a      	ldr	r2, [r3, #8]
 8001732:	2a00      	cmp	r2, #0
 8001734:	db0e      	blt.n	8001754 <HAL_ADCEx_Calibration_Start+0x78>
    backup_setting_adc_dma_transfer = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 8001736:	2203      	movs	r2, #3
        return HAL_ERROR;
      }
    }
    
    /* Restore ADC DMA transfer request after calibration */
    SET_BIT(hadc->Instance->CFGR1, backup_setting_adc_dma_transfer);
 8001738:	68d9      	ldr	r1, [r3, #12]
    backup_setting_adc_dma_transfer = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 800173a:	4015      	ands	r5, r2
    SET_BIT(hadc->Instance->CFGR1, backup_setting_adc_dma_transfer);
 800173c:	430d      	orrs	r5, r1
 800173e:	60dd      	str	r5, [r3, #12]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001740:	6c63      	ldr	r3, [r4, #68]	; 0x44
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001742:	2000      	movs	r0, #0
    ADC_STATE_CLR_SET(hadc->State,
 8001744:	4393      	bics	r3, r2
 8001746:	001a      	movs	r2, r3
 8001748:	2301      	movs	r3, #1
 800174a:	4313      	orrs	r3, r2
 800174c:	6463      	str	r3, [r4, #68]	; 0x44
    
    tmp_hal_status = HAL_ERROR;
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800174e:	2300      	movs	r3, #0
 8001750:	7033      	strb	r3, [r6, #0]
  
  /* Return function status */
  return tmp_hal_status;
 8001752:	e00e      	b.n	8001772 <HAL_ADCEx_Calibration_Start+0x96>
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8001754:	f7ff fdbc 	bl	80012d0 <HAL_GetTick>
 8001758:	1bc0      	subs	r0, r0, r7
 800175a:	2802      	cmp	r0, #2
 800175c:	d9e7      	bls.n	800172e <HAL_ADCEx_Calibration_Start+0x52>
        ADC_STATE_CLR_SET(hadc->State,
 800175e:	2212      	movs	r2, #18
 8001760:	6c63      	ldr	r3, [r4, #68]	; 0x44
        return HAL_ERROR;
 8001762:	2001      	movs	r0, #1
        ADC_STATE_CLR_SET(hadc->State,
 8001764:	4393      	bics	r3, r2
 8001766:	001a      	movs	r2, r3
 8001768:	2310      	movs	r3, #16
 800176a:	4313      	orrs	r3, r2
 800176c:	6463      	str	r3, [r4, #68]	; 0x44
        __HAL_UNLOCK(hadc);
 800176e:	2300      	movs	r3, #0
 8001770:	7033      	strb	r3, [r6, #0]
}
 8001772:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001774:	2320      	movs	r3, #32
 8001776:	6c62      	ldr	r2, [r4, #68]	; 0x44
    tmp_hal_status = HAL_ERROR;
 8001778:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800177a:	4313      	orrs	r3, r2
 800177c:	6463      	str	r3, [r4, #68]	; 0x44
 800177e:	e7e6      	b.n	800174e <HAL_ADCEx_Calibration_Start+0x72>
 8001780:	fffffefd 	.word	0xfffffefd

08001784 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001784:	b570      	push	{r4, r5, r6, lr}
 8001786:	0189      	lsls	r1, r1, #6
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
 8001788:	2800      	cmp	r0, #0
 800178a:	da14      	bge.n	80017b6 <HAL_NVIC_SetPriority+0x32>
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800178c:	230f      	movs	r3, #15
 800178e:	b2c0      	uxtb	r0, r0
 8001790:	4003      	ands	r3, r0
 8001792:	3b08      	subs	r3, #8
 8001794:	4a11      	ldr	r2, [pc, #68]	; (80017dc <HAL_NVIC_SetPriority+0x58>)
 8001796:	089b      	lsrs	r3, r3, #2
 8001798:	009b      	lsls	r3, r3, #2
 800179a:	189b      	adds	r3, r3, r2
 800179c:	2203      	movs	r2, #3
 800179e:	4010      	ands	r0, r2
 80017a0:	4090      	lsls	r0, r2
 80017a2:	32fc      	adds	r2, #252	; 0xfc
 80017a4:	0015      	movs	r5, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80017a6:	4011      	ands	r1, r2
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80017a8:	4085      	lsls	r5, r0
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80017aa:	4081      	lsls	r1, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80017ac:	69dc      	ldr	r4, [r3, #28]
 80017ae:	43ac      	bics	r4, r5
 80017b0:	4321      	orrs	r1, r4
 80017b2:	61d9      	str	r1, [r3, #28]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
}
 80017b4:	bd70      	pop	{r4, r5, r6, pc}
  }
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80017b6:	2503      	movs	r5, #3
 80017b8:	0883      	lsrs	r3, r0, #2
 80017ba:	4028      	ands	r0, r5
 80017bc:	40a8      	lsls	r0, r5
 80017be:	35fc      	adds	r5, #252	; 0xfc
 80017c0:	002e      	movs	r6, r5
 80017c2:	4a07      	ldr	r2, [pc, #28]	; (80017e0 <HAL_NVIC_SetPriority+0x5c>)
 80017c4:	009b      	lsls	r3, r3, #2
 80017c6:	189b      	adds	r3, r3, r2
 80017c8:	22c0      	movs	r2, #192	; 0xc0
 80017ca:	4086      	lsls	r6, r0
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80017cc:	4029      	ands	r1, r5
 80017ce:	4081      	lsls	r1, r0
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80017d0:	0092      	lsls	r2, r2, #2
 80017d2:	589c      	ldr	r4, [r3, r2]
 80017d4:	43b4      	bics	r4, r6
 80017d6:	4321      	orrs	r1, r4
 80017d8:	5099      	str	r1, [r3, r2]
 80017da:	e7eb      	b.n	80017b4 <HAL_NVIC_SetPriority+0x30>
 80017dc:	e000ed00 	.word	0xe000ed00
 80017e0:	e000e100 	.word	0xe000e100

080017e4 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80017e4:	231f      	movs	r3, #31
 80017e6:	4018      	ands	r0, r3
 80017e8:	3b1e      	subs	r3, #30
 80017ea:	4083      	lsls	r3, r0
 80017ec:	4a01      	ldr	r2, [pc, #4]	; (80017f4 <HAL_NVIC_EnableIRQ+0x10>)
 80017ee:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 80017f0:	4770      	bx	lr
 80017f2:	46c0      	nop			; (mov r8, r8)
 80017f4:	e000e100 	.word	0xe000e100

080017f8 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80017f8:	4a09      	ldr	r2, [pc, #36]	; (8001820 <HAL_SYSTICK_Config+0x28>)
 80017fa:	1e43      	subs	r3, r0, #1
  {
    return (1UL);                                                   /* Reload value impossible */
 80017fc:	2001      	movs	r0, #1
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80017fe:	4293      	cmp	r3, r2
 8001800:	d80d      	bhi.n	800181e <HAL_SYSTICK_Config+0x26>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001802:	21c0      	movs	r1, #192	; 0xc0
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001804:	4a07      	ldr	r2, [pc, #28]	; (8001824 <HAL_SYSTICK_Config+0x2c>)
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001806:	4808      	ldr	r0, [pc, #32]	; (8001828 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001808:	6053      	str	r3, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800180a:	6a03      	ldr	r3, [r0, #32]
 800180c:	0609      	lsls	r1, r1, #24
 800180e:	021b      	lsls	r3, r3, #8
 8001810:	0a1b      	lsrs	r3, r3, #8
 8001812:	430b      	orrs	r3, r1
 8001814:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001816:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001818:	2307      	movs	r3, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800181a:	6090      	str	r0, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800181c:	6013      	str	r3, [r2, #0]
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 800181e:	4770      	bx	lr
 8001820:	00ffffff 	.word	0x00ffffff
 8001824:	e000e010 	.word	0xe000e010
 8001828:	e000ed00 	.word	0xe000ed00

0800182c <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 800182c:	4b05      	ldr	r3, [pc, #20]	; (8001844 <HAL_SYSTICK_CLKSourceConfig+0x18>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 800182e:	681a      	ldr	r2, [r3, #0]
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8001830:	2804      	cmp	r0, #4
 8001832:	d102      	bne.n	800183a <HAL_SYSTICK_CLKSourceConfig+0xe>
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8001834:	4310      	orrs	r0, r2
 8001836:	6018      	str	r0, [r3, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 8001838:	4770      	bx	lr
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 800183a:	2104      	movs	r1, #4
 800183c:	438a      	bics	r2, r1
 800183e:	601a      	str	r2, [r3, #0]
}
 8001840:	e7fa      	b.n	8001838 <HAL_SYSTICK_CLKSourceConfig+0xc>
 8001842:	46c0      	nop			; (mov r8, r8)
 8001844:	e000e010 	.word	0xe000e010

08001848 <HAL_SYSTICK_Callback>:
__weak void HAL_SYSTICK_Callback(void)
{
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8001848:	4770      	bx	lr

0800184a <HAL_SYSTICK_IRQHandler>:
{
 800184a:	b510      	push	{r4, lr}
  HAL_SYSTICK_Callback();
 800184c:	f7ff fffc 	bl	8001848 <HAL_SYSTICK_Callback>
}
 8001850:	bd10      	pop	{r4, pc}
	...

08001854 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 8001854:	b570      	push	{r4, r5, r6, lr}
 8001856:	0004      	movs	r4, r0
  uint32_t tmp = 0U;
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
  {
    return HAL_ERROR;
 8001858:	2001      	movs	r0, #1
  if(NULL == hdma)
 800185a:	2c00      	cmp	r4, #0
 800185c:	d028      	beq.n	80018b0 <HAL_DMA_Init+0x5c>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800185e:	2302      	movs	r3, #2

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001860:	6820      	ldr	r0, [r4, #0]
  hdma->State = HAL_DMA_STATE_BUSY;
 8001862:	1ca5      	adds	r5, r4, #2
 8001864:	77eb      	strb	r3, [r5, #31]
  tmp = hdma->Instance->CCR;
 8001866:	6802      	ldr	r2, [r0, #0]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001868:	4b12      	ldr	r3, [pc, #72]	; (80018b4 <HAL_DMA_Init+0x60>)
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800186a:	68a1      	ldr	r1, [r4, #8]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800186c:	401a      	ands	r2, r3
  tmp |=  hdma->Init.Direction        |
 800186e:	6863      	ldr	r3, [r4, #4]
 8001870:	430b      	orrs	r3, r1
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001872:	68e1      	ldr	r1, [r4, #12]
 8001874:	430b      	orrs	r3, r1
 8001876:	6921      	ldr	r1, [r4, #16]
 8001878:	430b      	orrs	r3, r1
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800187a:	6961      	ldr	r1, [r4, #20]
 800187c:	430b      	orrs	r3, r1
 800187e:	69a1      	ldr	r1, [r4, #24]
 8001880:	430b      	orrs	r3, r1
          hdma->Init.Mode                | hdma->Init.Priority;
 8001882:	69e1      	ldr	r1, [r4, #28]
 8001884:	430b      	orrs	r3, r1
  tmp |=  hdma->Init.Direction        |
 8001886:	4313      	orrs	r3, r2

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 8001888:	6003      	str	r3, [r0, #0]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800188a:	4b0b      	ldr	r3, [pc, #44]	; (80018b8 <HAL_DMA_Init+0x64>)
 800188c:	2114      	movs	r1, #20
 800188e:	18c0      	adds	r0, r0, r3
 8001890:	f7fe fc4c 	bl	800012c <__udivsi3>
  hdma->DmaBaseAddress = DMA1;
 8001894:	4b09      	ldr	r3, [pc, #36]	; (80018bc <HAL_DMA_Init+0x68>)
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001896:	0080      	lsls	r0, r0, #2
 8001898:	6420      	str	r0, [r4, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 800189a:	63e3      	str	r3, [r4, #60]	; 0x3c
  hdma->XferCpltCallback = NULL;
 800189c:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 800189e:	2301      	movs	r3, #1
  hdma->XferCpltCallback = NULL;
 80018a0:	62a0      	str	r0, [r4, #40]	; 0x28
  hdma->XferHalfCpltCallback = NULL;
 80018a2:	62e0      	str	r0, [r4, #44]	; 0x2c
  hdma->XferErrorCallback = NULL;
 80018a4:	6320      	str	r0, [r4, #48]	; 0x30
  hdma->XferAbortCallback = NULL;
 80018a6:	6360      	str	r0, [r4, #52]	; 0x34
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80018a8:	63a0      	str	r0, [r4, #56]	; 0x38
  hdma->Lock = HAL_UNLOCKED;
 80018aa:	18e4      	adds	r4, r4, r3
  hdma->State = HAL_DMA_STATE_READY;
 80018ac:	77eb      	strb	r3, [r5, #31]
  hdma->Lock = HAL_UNLOCKED;
 80018ae:	77e0      	strb	r0, [r4, #31]
}  
 80018b0:	bd70      	pop	{r4, r5, r6, pc}
 80018b2:	46c0      	nop			; (mov r8, r8)
 80018b4:	ffffc00f 	.word	0xffffc00f
 80018b8:	bffdfff8 	.word	0xbffdfff8
 80018bc:	40020000 	.word	0x40020000

080018c0 <HAL_DMA_Start_IT>:
{
 80018c0:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_LOCK(hdma);
 80018c2:	1c46      	adds	r6, r0, #1
 80018c4:	7ff5      	ldrb	r5, [r6, #31]
 80018c6:	2402      	movs	r4, #2
 80018c8:	2d01      	cmp	r5, #1
 80018ca:	d026      	beq.n	800191a <HAL_DMA_Start_IT+0x5a>
 80018cc:	2501      	movs	r5, #1
 80018ce:	77f5      	strb	r5, [r6, #31]
  if(HAL_DMA_STATE_READY == hdma->State)
 80018d0:	1905      	adds	r5, r0, r4
 80018d2:	46ac      	mov	ip, r5
 80018d4:	7fed      	ldrb	r5, [r5, #31]
 80018d6:	2700      	movs	r7, #0
 80018d8:	b2ed      	uxtb	r5, r5
 80018da:	2d01      	cmp	r5, #1
 80018dc:	d129      	bne.n	8001932 <HAL_DMA_Start_IT+0x72>
  	hdma->State = HAL_DMA_STATE_BUSY;
 80018de:	4666      	mov	r6, ip
 80018e0:	77f4      	strb	r4, [r6, #31]
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 80018e2:	6804      	ldr	r4, [r0, #0]
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80018e4:	6387      	str	r7, [r0, #56]	; 0x38
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 80018e6:	6826      	ldr	r6, [r4, #0]
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80018e8:	6c07      	ldr	r7, [r0, #64]	; 0x40
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 80018ea:	43ae      	bics	r6, r5
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80018ec:	40bd      	lsls	r5, r7
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 80018ee:	6026      	str	r6, [r4, #0]
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80018f0:	6bc6      	ldr	r6, [r0, #60]	; 0x3c
 80018f2:	6075      	str	r5, [r6, #4]
  hdma->Instance->CNDTR = DataLength;
 80018f4:	6063      	str	r3, [r4, #4]
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80018f6:	6843      	ldr	r3, [r0, #4]
 80018f8:	6805      	ldr	r5, [r0, #0]
 80018fa:	2b10      	cmp	r3, #16
 80018fc:	d10f      	bne.n	800191e <HAL_DMA_Start_IT+0x5e>
    hdma->Instance->CPAR = DstAddress;
 80018fe:	60a2      	str	r2, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 8001900:	60e1      	str	r1, [r4, #12]
    if(NULL != hdma->XferHalfCpltCallback )
 8001902:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001904:	6822      	ldr	r2, [r4, #0]
    if(NULL != hdma->XferHalfCpltCallback )
 8001906:	2b00      	cmp	r3, #0
 8001908:	d00c      	beq.n	8001924 <HAL_DMA_Start_IT+0x64>
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800190a:	230e      	movs	r3, #14
 800190c:	4313      	orrs	r3, r2
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 800190e:	6023      	str	r3, [r4, #0]
  	hdma->Instance->CCR |= DMA_CCR_EN;
 8001910:	2301      	movs	r3, #1
	HAL_StatusTypeDef status = HAL_OK;
 8001912:	2400      	movs	r4, #0
  	hdma->Instance->CCR |= DMA_CCR_EN;
 8001914:	682a      	ldr	r2, [r5, #0]
 8001916:	4313      	orrs	r3, r2
 8001918:	602b      	str	r3, [r5, #0]
} 
 800191a:	0020      	movs	r0, r4
 800191c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hdma->Instance->CPAR = SrcAddress;
 800191e:	60a1      	str	r1, [r4, #8]
    hdma->Instance->CMAR = DstAddress;
 8001920:	60e2      	str	r2, [r4, #12]
 8001922:	e7ee      	b.n	8001902 <HAL_DMA_Start_IT+0x42>
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8001924:	230a      	movs	r3, #10
 8001926:	4313      	orrs	r3, r2
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8001928:	2204      	movs	r2, #4
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 800192a:	6023      	str	r3, [r4, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 800192c:	6823      	ldr	r3, [r4, #0]
 800192e:	4393      	bics	r3, r2
 8001930:	e7ed      	b.n	800190e <HAL_DMA_Start_IT+0x4e>
    __HAL_UNLOCK(hdma); 
 8001932:	77f7      	strb	r7, [r6, #31]
 8001934:	e7f1      	b.n	800191a <HAL_DMA_Start_IT+0x5a>

08001936 <HAL_DMA_Abort_IT>:
{  
 8001936:	b570      	push	{r4, r5, r6, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001938:	1c84      	adds	r4, r0, #2
 800193a:	7fe3      	ldrb	r3, [r4, #31]
 800193c:	2b02      	cmp	r3, #2
 800193e:	d004      	beq.n	800194a <HAL_DMA_Abort_IT+0x14>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001940:	2304      	movs	r3, #4
 8001942:	6383      	str	r3, [r0, #56]	; 0x38
    status = HAL_ERROR;
 8001944:	3b03      	subs	r3, #3
}
 8001946:	0018      	movs	r0, r3
 8001948:	bd70      	pop	{r4, r5, r6, pc}
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800194a:	210e      	movs	r1, #14
 800194c:	6803      	ldr	r3, [r0, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 800194e:	6c05      	ldr	r5, [r0, #64]	; 0x40
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001950:	681a      	ldr	r2, [r3, #0]
 8001952:	438a      	bics	r2, r1
 8001954:	601a      	str	r2, [r3, #0]
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001956:	2201      	movs	r2, #1
 8001958:	6819      	ldr	r1, [r3, #0]
 800195a:	4391      	bics	r1, r2
 800195c:	6019      	str	r1, [r3, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 800195e:	0011      	movs	r1, r2
 8001960:	40a9      	lsls	r1, r5
 8001962:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 8001964:	6059      	str	r1, [r3, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8001966:	77e2      	strb	r2, [r4, #31]
    __HAL_UNLOCK(hdma);
 8001968:	2400      	movs	r4, #0
 800196a:	1883      	adds	r3, r0, r2
    if(hdma->XferAbortCallback != NULL)
 800196c:	6b42      	ldr	r2, [r0, #52]	; 0x34
    __HAL_UNLOCK(hdma);
 800196e:	77dc      	strb	r4, [r3, #31]
  HAL_StatusTypeDef status = HAL_OK;
 8001970:	0013      	movs	r3, r2
    if(hdma->XferAbortCallback != NULL)
 8001972:	42a2      	cmp	r2, r4
 8001974:	d0e7      	beq.n	8001946 <HAL_DMA_Abort_IT+0x10>
      hdma->XferAbortCallback(hdma);
 8001976:	4790      	blx	r2
  HAL_StatusTypeDef status = HAL_OK;
 8001978:	0023      	movs	r3, r4
 800197a:	e7e4      	b.n	8001946 <HAL_DMA_Abort_IT+0x10>

0800197c <HAL_DMA_IRQHandler>:
{
 800197c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 800197e:	2704      	movs	r7, #4
 8001980:	003e      	movs	r6, r7
 8001982:	6c01      	ldr	r1, [r0, #64]	; 0x40
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001984:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8001986:	408e      	lsls	r6, r1
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001988:	6815      	ldr	r5, [r2, #0]
  uint32_t source_it = hdma->Instance->CCR;
 800198a:	6803      	ldr	r3, [r0, #0]
 800198c:	681c      	ldr	r4, [r3, #0]
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 800198e:	422e      	tst	r6, r5
 8001990:	d00d      	beq.n	80019ae <HAL_DMA_IRQHandler+0x32>
 8001992:	423c      	tst	r4, r7
 8001994:	d00b      	beq.n	80019ae <HAL_DMA_IRQHandler+0x32>
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001996:	6819      	ldr	r1, [r3, #0]
 8001998:	0689      	lsls	r1, r1, #26
 800199a:	d402      	bmi.n	80019a2 <HAL_DMA_IRQHandler+0x26>
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 800199c:	6819      	ldr	r1, [r3, #0]
 800199e:	43b9      	bics	r1, r7
 80019a0:	6019      	str	r1, [r3, #0]
  	if(hdma->XferHalfCpltCallback != NULL)
 80019a2:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 80019a4:	6056      	str	r6, [r2, #4]
  	if(hdma->XferHalfCpltCallback != NULL)
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d019      	beq.n	80019de <HAL_DMA_IRQHandler+0x62>
    	hdma->XferErrorCallback(hdma);
 80019aa:	4798      	blx	r3
}  
 80019ac:	e017      	b.n	80019de <HAL_DMA_IRQHandler+0x62>
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 80019ae:	2702      	movs	r7, #2
 80019b0:	003e      	movs	r6, r7
 80019b2:	408e      	lsls	r6, r1
 80019b4:	422e      	tst	r6, r5
 80019b6:	d013      	beq.n	80019e0 <HAL_DMA_IRQHandler+0x64>
 80019b8:	423c      	tst	r4, r7
 80019ba:	d011      	beq.n	80019e0 <HAL_DMA_IRQHandler+0x64>
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80019bc:	6819      	ldr	r1, [r3, #0]
 80019be:	0689      	lsls	r1, r1, #26
 80019c0:	d406      	bmi.n	80019d0 <HAL_DMA_IRQHandler+0x54>
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 80019c2:	240a      	movs	r4, #10
 80019c4:	6819      	ldr	r1, [r3, #0]
 80019c6:	43a1      	bics	r1, r4
 80019c8:	6019      	str	r1, [r3, #0]
  		hdma->State = HAL_DMA_STATE_READY;
 80019ca:	2101      	movs	r1, #1
 80019cc:	19c3      	adds	r3, r0, r7
 80019ce:	77d9      	strb	r1, [r3, #31]
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 80019d0:	6056      	str	r6, [r2, #4]
  	__HAL_UNLOCK(hdma);
 80019d2:	2200      	movs	r2, #0
 80019d4:	1c43      	adds	r3, r0, #1
 80019d6:	77da      	strb	r2, [r3, #31]
  	if(hdma->XferCpltCallback != NULL)
 80019d8:	6a83      	ldr	r3, [r0, #40]	; 0x28
    if(hdma->XferErrorCallback != NULL)
 80019da:	4293      	cmp	r3, r2
 80019dc:	d1e5      	bne.n	80019aa <HAL_DMA_IRQHandler+0x2e>
}  
 80019de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80019e0:	2608      	movs	r6, #8
 80019e2:	0037      	movs	r7, r6
 80019e4:	408f      	lsls	r7, r1
 80019e6:	423d      	tst	r5, r7
 80019e8:	d0f9      	beq.n	80019de <HAL_DMA_IRQHandler+0x62>
 80019ea:	4234      	tst	r4, r6
 80019ec:	d0f7      	beq.n	80019de <HAL_DMA_IRQHandler+0x62>
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80019ee:	250e      	movs	r5, #14
 80019f0:	681c      	ldr	r4, [r3, #0]
 80019f2:	43ac      	bics	r4, r5
 80019f4:	601c      	str	r4, [r3, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80019f6:	2301      	movs	r3, #1
 80019f8:	001c      	movs	r4, r3
 80019fa:	408c      	lsls	r4, r1
 80019fc:	6054      	str	r4, [r2, #4]
    hdma->State = HAL_DMA_STATE_READY;    
 80019fe:	1c82      	adds	r2, r0, #2
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001a00:	6383      	str	r3, [r0, #56]	; 0x38
    hdma->State = HAL_DMA_STATE_READY;    
 8001a02:	77d3      	strb	r3, [r2, #31]
    __HAL_UNLOCK(hdma); 
 8001a04:	2200      	movs	r2, #0
 8001a06:	18c3      	adds	r3, r0, r3
 8001a08:	77da      	strb	r2, [r3, #31]
    if(hdma->XferErrorCallback != NULL)
 8001a0a:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8001a0c:	e7e5      	b.n	80019da <HAL_DMA_IRQHandler+0x5e>
	...

08001a10 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 8001a10:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull)); 

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 8001a12:	680b      	ldr	r3, [r1, #0]
{ 
 8001a14:	b087      	sub	sp, #28
  while (((GPIO_Init->Pin) >> position) != RESET)
 8001a16:	9302      	str	r3, [sp, #8]
  uint32_t position = 0x00U;
 8001a18:	2300      	movs	r3, #0
{ 
 8001a1a:	9101      	str	r1, [sp, #4]
  while (((GPIO_Init->Pin) >> position) != RESET)
 8001a1c:	9a02      	ldr	r2, [sp, #8]
 8001a1e:	40da      	lsrs	r2, r3
 8001a20:	d101      	bne.n	8001a26 <HAL_GPIO_Init+0x16>
      }
    }
    
    position++;
  } 
}
 8001a22:	b007      	add	sp, #28
 8001a24:	bdf0      	pop	{r4, r5, r6, r7, pc}
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8001a26:	2201      	movs	r2, #1
 8001a28:	409a      	lsls	r2, r3
 8001a2a:	9203      	str	r2, [sp, #12]
 8001a2c:	9903      	ldr	r1, [sp, #12]
 8001a2e:	9a02      	ldr	r2, [sp, #8]
 8001a30:	400a      	ands	r2, r1
 8001a32:	9200      	str	r2, [sp, #0]
    if(iocurrent)
 8001a34:	d100      	bne.n	8001a38 <HAL_GPIO_Init+0x28>
 8001a36:	e08c      	b.n	8001b52 <HAL_GPIO_Init+0x142>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) 
 8001a38:	9a01      	ldr	r2, [sp, #4]
 8001a3a:	2110      	movs	r1, #16
 8001a3c:	6852      	ldr	r2, [r2, #4]
 8001a3e:	0016      	movs	r6, r2
 8001a40:	438e      	bics	r6, r1
 8001a42:	2e02      	cmp	r6, #2
 8001a44:	d10e      	bne.n	8001a64 <HAL_GPIO_Init+0x54>
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;      
 8001a46:	2507      	movs	r5, #7
 8001a48:	401d      	ands	r5, r3
 8001a4a:	00ad      	lsls	r5, r5, #2
 8001a4c:	3901      	subs	r1, #1
 8001a4e:	40a9      	lsls	r1, r5
        temp = GPIOx->AFR[position >> 3];
 8001a50:	08dc      	lsrs	r4, r3, #3
 8001a52:	00a4      	lsls	r4, r4, #2
 8001a54:	1904      	adds	r4, r0, r4
 8001a56:	6a27      	ldr	r7, [r4, #32]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;      
 8001a58:	438f      	bics	r7, r1
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));       
 8001a5a:	9901      	ldr	r1, [sp, #4]
 8001a5c:	6909      	ldr	r1, [r1, #16]
 8001a5e:	40a9      	lsls	r1, r5
 8001a60:	430f      	orrs	r7, r1
        GPIOx->AFR[position >> 3U] = temp;
 8001a62:	6227      	str	r7, [r4, #32]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2U));   
 8001a64:	2403      	movs	r4, #3
 8001a66:	005f      	lsls	r7, r3, #1
 8001a68:	40bc      	lsls	r4, r7
 8001a6a:	43e4      	mvns	r4, r4
      temp = GPIOx->MODER;
 8001a6c:	6805      	ldr	r5, [r0, #0]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001a6e:	3e01      	subs	r6, #1
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2U));   
 8001a70:	4025      	ands	r5, r4
 8001a72:	46ac      	mov	ip, r5
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001a74:	2503      	movs	r5, #3
 8001a76:	4015      	ands	r5, r2
 8001a78:	40bd      	lsls	r5, r7
 8001a7a:	4661      	mov	r1, ip
 8001a7c:	430d      	orrs	r5, r1
      GPIOx->MODER = temp;
 8001a7e:	6005      	str	r5, [r0, #0]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001a80:	2e01      	cmp	r6, #1
 8001a82:	d80f      	bhi.n	8001aa4 <HAL_GPIO_Init+0x94>
        SET_BIT(temp, GPIO_Init->Speed << (position * 2U));
 8001a84:	9901      	ldr	r1, [sp, #4]
        temp = GPIOx->OSPEEDR; 
 8001a86:	6886      	ldr	r6, [r0, #8]
        SET_BIT(temp, GPIO_Init->Speed << (position * 2U));
 8001a88:	68cd      	ldr	r5, [r1, #12]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001a8a:	4026      	ands	r6, r4
        SET_BIT(temp, GPIO_Init->Speed << (position * 2U));
 8001a8c:	40bd      	lsls	r5, r7
 8001a8e:	4335      	orrs	r5, r6
        GPIOx->OSPEEDR = temp;
 8001a90:	6085      	str	r5, [r0, #8]
        temp = GPIOx->OTYPER;
 8001a92:	6846      	ldr	r6, [r0, #4]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 8001a94:	9903      	ldr	r1, [sp, #12]
        SET_BIT(temp, ((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001a96:	0915      	lsrs	r5, r2, #4
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 8001a98:	438e      	bics	r6, r1
        SET_BIT(temp, ((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001a9a:	2101      	movs	r1, #1
 8001a9c:	400d      	ands	r5, r1
 8001a9e:	409d      	lsls	r5, r3
 8001aa0:	4335      	orrs	r5, r6
        GPIOx->OTYPER = temp;
 8001aa2:	6045      	str	r5, [r0, #4]
      temp = GPIOx->PUPDR;
 8001aa4:	68c5      	ldr	r5, [r0, #12]
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 8001aa6:	9901      	ldr	r1, [sp, #4]
      CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001aa8:	402c      	ands	r4, r5
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 8001aaa:	688d      	ldr	r5, [r1, #8]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 8001aac:	2180      	movs	r1, #128	; 0x80
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 8001aae:	40bd      	lsls	r5, r7
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 8001ab0:	0549      	lsls	r1, r1, #21
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 8001ab2:	432c      	orrs	r4, r5
      GPIOx->PUPDR = temp;
 8001ab4:	60c4      	str	r4, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 8001ab6:	420a      	tst	r2, r1
 8001ab8:	d04b      	beq.n	8001b52 <HAL_GPIO_Init+0x142>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001aba:	2101      	movs	r1, #1
 8001abc:	4c26      	ldr	r4, [pc, #152]	; (8001b58 <HAL_GPIO_Init+0x148>)
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8001abe:	2603      	movs	r6, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ac0:	69a5      	ldr	r5, [r4, #24]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8001ac2:	401e      	ands	r6, r3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ac4:	430d      	orrs	r5, r1
 8001ac6:	61a5      	str	r5, [r4, #24]
 8001ac8:	69a4      	ldr	r4, [r4, #24]
        temp = SYSCFG->EXTICR[position >> 2];
 8001aca:	089d      	lsrs	r5, r3, #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001acc:	400c      	ands	r4, r1
 8001ace:	9405      	str	r4, [sp, #20]
 8001ad0:	9c05      	ldr	r4, [sp, #20]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8001ad2:	240f      	movs	r4, #15
 8001ad4:	4921      	ldr	r1, [pc, #132]	; (8001b5c <HAL_GPIO_Init+0x14c>)
 8001ad6:	00ad      	lsls	r5, r5, #2
 8001ad8:	00b6      	lsls	r6, r6, #2
 8001ada:	186d      	adds	r5, r5, r1
 8001adc:	40b4      	lsls	r4, r6
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001ade:	2190      	movs	r1, #144	; 0x90
        temp = SYSCFG->EXTICR[position >> 2];
 8001ae0:	68af      	ldr	r7, [r5, #8]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001ae2:	05c9      	lsls	r1, r1, #23
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8001ae4:	43a7      	bics	r7, r4
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001ae6:	2400      	movs	r4, #0
 8001ae8:	4288      	cmp	r0, r1
 8001aea:	d00c      	beq.n	8001b06 <HAL_GPIO_Init+0xf6>
 8001aec:	491c      	ldr	r1, [pc, #112]	; (8001b60 <HAL_GPIO_Init+0x150>)
 8001aee:	3401      	adds	r4, #1
 8001af0:	4288      	cmp	r0, r1
 8001af2:	d008      	beq.n	8001b06 <HAL_GPIO_Init+0xf6>
 8001af4:	491b      	ldr	r1, [pc, #108]	; (8001b64 <HAL_GPIO_Init+0x154>)
 8001af6:	3401      	adds	r4, #1
 8001af8:	4288      	cmp	r0, r1
 8001afa:	d004      	beq.n	8001b06 <HAL_GPIO_Init+0xf6>
 8001afc:	491a      	ldr	r1, [pc, #104]	; (8001b68 <HAL_GPIO_Init+0x158>)
 8001afe:	3403      	adds	r4, #3
 8001b00:	4288      	cmp	r0, r1
 8001b02:	d100      	bne.n	8001b06 <HAL_GPIO_Init+0xf6>
 8001b04:	3c02      	subs	r4, #2
 8001b06:	40b4      	lsls	r4, r6
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8001b08:	9900      	ldr	r1, [sp, #0]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001b0a:	433c      	orrs	r4, r7
          SET_BIT(temp, iocurrent); 
 8001b0c:	000e      	movs	r6, r1
        SYSCFG->EXTICR[position >> 2] = temp;
 8001b0e:	60ac      	str	r4, [r5, #8]
        temp = EXTI->IMR;
 8001b10:	4c16      	ldr	r4, [pc, #88]	; (8001b6c <HAL_GPIO_Init+0x15c>)
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8001b12:	43cd      	mvns	r5, r1
        temp = EXTI->IMR;
 8001b14:	6827      	ldr	r7, [r4, #0]
          SET_BIT(temp, iocurrent); 
 8001b16:	433e      	orrs	r6, r7
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001b18:	03d1      	lsls	r1, r2, #15
 8001b1a:	d401      	bmi.n	8001b20 <HAL_GPIO_Init+0x110>
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8001b1c:	003e      	movs	r6, r7
 8001b1e:	402e      	ands	r6, r5
        EXTI->IMR = temp;
 8001b20:	6026      	str	r6, [r4, #0]
        temp = EXTI->EMR;
 8001b22:	6867      	ldr	r7, [r4, #4]
          SET_BIT(temp, iocurrent); 
 8001b24:	9e00      	ldr	r6, [sp, #0]
 8001b26:	433e      	orrs	r6, r7
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001b28:	0391      	lsls	r1, r2, #14
 8001b2a:	d401      	bmi.n	8001b30 <HAL_GPIO_Init+0x120>
        CLEAR_BIT(temp, (uint32_t)iocurrent);      
 8001b2c:	003e      	movs	r6, r7
 8001b2e:	402e      	ands	r6, r5
        EXTI->EMR = temp;
 8001b30:	6066      	str	r6, [r4, #4]
        temp = EXTI->RTSR;
 8001b32:	68a7      	ldr	r7, [r4, #8]
          SET_BIT(temp, iocurrent); 
 8001b34:	9e00      	ldr	r6, [sp, #0]
 8001b36:	433e      	orrs	r6, r7
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001b38:	02d1      	lsls	r1, r2, #11
 8001b3a:	d401      	bmi.n	8001b40 <HAL_GPIO_Init+0x130>
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 8001b3c:	003e      	movs	r6, r7
 8001b3e:	402e      	ands	r6, r5
        EXTI->RTSR = temp;
 8001b40:	60a6      	str	r6, [r4, #8]
        temp = EXTI->FTSR;
 8001b42:	68e6      	ldr	r6, [r4, #12]
          SET_BIT(temp, iocurrent); 
 8001b44:	9f00      	ldr	r7, [sp, #0]
 8001b46:	4337      	orrs	r7, r6
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001b48:	0292      	lsls	r2, r2, #10
 8001b4a:	d401      	bmi.n	8001b50 <HAL_GPIO_Init+0x140>
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 8001b4c:	402e      	ands	r6, r5
 8001b4e:	0037      	movs	r7, r6
        EXTI->FTSR = temp;
 8001b50:	60e7      	str	r7, [r4, #12]
    position++;
 8001b52:	3301      	adds	r3, #1
 8001b54:	e762      	b.n	8001a1c <HAL_GPIO_Init+0xc>
 8001b56:	46c0      	nop			; (mov r8, r8)
 8001b58:	40021000 	.word	0x40021000
 8001b5c:	40010000 	.word	0x40010000
 8001b60:	48000400 	.word	0x48000400
 8001b64:	48000800 	.word	0x48000800
 8001b68:	48000c00 	.word	0x48000c00
 8001b6c:	40010400 	.word	0x40010400

08001b70 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001b70:	6900      	ldr	r0, [r0, #16]
 8001b72:	4008      	ands	r0, r1
 8001b74:	1e41      	subs	r1, r0, #1
 8001b76:	4188      	sbcs	r0, r1
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
 8001b78:	b2c0      	uxtb	r0, r0
  }
 8001b7a:	4770      	bx	lr

08001b7c <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001b7c:	2a00      	cmp	r2, #0
 8001b7e:	d001      	beq.n	8001b84 <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001b80:	6181      	str	r1, [r0, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001b82:	4770      	bx	lr
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001b84:	6281      	str	r1, [r0, #40]	; 0x28
}
 8001b86:	e7fc      	b.n	8001b82 <HAL_GPIO_WritePin+0x6>

08001b88 <HAL_GPIO_EXTI_IRQHandler>:
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET) 
 8001b88:	4b04      	ldr	r3, [pc, #16]	; (8001b9c <HAL_GPIO_EXTI_IRQHandler+0x14>)
{
 8001b8a:	b510      	push	{r4, lr}
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET) 
 8001b8c:	695a      	ldr	r2, [r3, #20]
 8001b8e:	4210      	tst	r0, r2
 8001b90:	d002      	beq.n	8001b98 <HAL_GPIO_EXTI_IRQHandler+0x10>
  { 
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001b92:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001b94:	f001 f9d2 	bl	8002f3c <HAL_GPIO_EXTI_Callback>
  }
}
 8001b98:	bd10      	pop	{r4, pc}
 8001b9a:	46c0      	nop			; (mov r8, r8)
 8001b9c:	40010400 	.word	0x40010400

08001ba0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001ba0:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001ba2:	6803      	ldr	r3, [r0, #0]
{
 8001ba4:	b085      	sub	sp, #20
 8001ba6:	0005      	movs	r5, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001ba8:	07db      	lsls	r3, r3, #31
 8001baa:	d42f      	bmi.n	8001c0c <HAL_RCC_OscConfig+0x6c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001bac:	682b      	ldr	r3, [r5, #0]
 8001bae:	079b      	lsls	r3, r3, #30
 8001bb0:	d500      	bpl.n	8001bb4 <HAL_RCC_OscConfig+0x14>
 8001bb2:	e081      	b.n	8001cb8 <HAL_RCC_OscConfig+0x118>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001bb4:	682b      	ldr	r3, [r5, #0]
 8001bb6:	071b      	lsls	r3, r3, #28
 8001bb8:	d500      	bpl.n	8001bbc <HAL_RCC_OscConfig+0x1c>
 8001bba:	e0bc      	b.n	8001d36 <HAL_RCC_OscConfig+0x196>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001bbc:	682b      	ldr	r3, [r5, #0]
 8001bbe:	075b      	lsls	r3, r3, #29
 8001bc0:	d500      	bpl.n	8001bc4 <HAL_RCC_OscConfig+0x24>
 8001bc2:	e0df      	b.n	8001d84 <HAL_RCC_OscConfig+0x1e4>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8001bc4:	682b      	ldr	r3, [r5, #0]
 8001bc6:	06db      	lsls	r3, r3, #27
 8001bc8:	d51a      	bpl.n	8001c00 <HAL_RCC_OscConfig+0x60>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8001bca:	696a      	ldr	r2, [r5, #20]
 8001bcc:	4cb5      	ldr	r4, [pc, #724]	; (8001ea4 <HAL_RCC_OscConfig+0x304>)
 8001bce:	2304      	movs	r3, #4
 8001bd0:	2a01      	cmp	r2, #1
 8001bd2:	d000      	beq.n	8001bd6 <HAL_RCC_OscConfig+0x36>
 8001bd4:	e14b      	b.n	8001e6e <HAL_RCC_OscConfig+0x2ce>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001bd6:	6b61      	ldr	r1, [r4, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001bd8:	2602      	movs	r6, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 8001bda:	430b      	orrs	r3, r1
 8001bdc:	6363      	str	r3, [r4, #52]	; 0x34
      __HAL_RCC_HSI14_ENABLE();
 8001bde:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8001be0:	431a      	orrs	r2, r3
 8001be2:	6362      	str	r2, [r4, #52]	; 0x34
      tickstart = HAL_GetTick();
 8001be4:	f7ff fb74 	bl	80012d0 <HAL_GetTick>
 8001be8:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001bea:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8001bec:	4233      	tst	r3, r6
 8001bee:	d100      	bne.n	8001bf2 <HAL_RCC_OscConfig+0x52>
 8001bf0:	e136      	b.n	8001e60 <HAL_RCC_OscConfig+0x2c0>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001bf2:	21f8      	movs	r1, #248	; 0xf8
 8001bf4:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8001bf6:	69ab      	ldr	r3, [r5, #24]
 8001bf8:	438a      	bics	r2, r1
 8001bfa:	00db      	lsls	r3, r3, #3
 8001bfc:	4313      	orrs	r3, r2
 8001bfe:	6363      	str	r3, [r4, #52]	; 0x34
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001c00:	6a29      	ldr	r1, [r5, #32]
 8001c02:	2900      	cmp	r1, #0
 8001c04:	d000      	beq.n	8001c08 <HAL_RCC_OscConfig+0x68>
 8001c06:	e159      	b.n	8001ebc <HAL_RCC_OscConfig+0x31c>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 8001c08:	2000      	movs	r0, #0
 8001c0a:	e013      	b.n	8001c34 <HAL_RCC_OscConfig+0x94>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001c0c:	210c      	movs	r1, #12
 8001c0e:	4ca5      	ldr	r4, [pc, #660]	; (8001ea4 <HAL_RCC_OscConfig+0x304>)
 8001c10:	6862      	ldr	r2, [r4, #4]
 8001c12:	400a      	ands	r2, r1
 8001c14:	2a04      	cmp	r2, #4
 8001c16:	d006      	beq.n	8001c26 <HAL_RCC_OscConfig+0x86>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001c18:	6863      	ldr	r3, [r4, #4]
 8001c1a:	400b      	ands	r3, r1
 8001c1c:	2b08      	cmp	r3, #8
 8001c1e:	d10b      	bne.n	8001c38 <HAL_RCC_OscConfig+0x98>
 8001c20:	6863      	ldr	r3, [r4, #4]
 8001c22:	03db      	lsls	r3, r3, #15
 8001c24:	d508      	bpl.n	8001c38 <HAL_RCC_OscConfig+0x98>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c26:	6823      	ldr	r3, [r4, #0]
 8001c28:	039b      	lsls	r3, r3, #14
 8001c2a:	d5bf      	bpl.n	8001bac <HAL_RCC_OscConfig+0xc>
 8001c2c:	686b      	ldr	r3, [r5, #4]
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d1bc      	bne.n	8001bac <HAL_RCC_OscConfig+0xc>
        return HAL_ERROR;
 8001c32:	2001      	movs	r0, #1
}
 8001c34:	b005      	add	sp, #20
 8001c36:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001c38:	686b      	ldr	r3, [r5, #4]
 8001c3a:	2b01      	cmp	r3, #1
 8001c3c:	d113      	bne.n	8001c66 <HAL_RCC_OscConfig+0xc6>
 8001c3e:	2380      	movs	r3, #128	; 0x80
 8001c40:	6822      	ldr	r2, [r4, #0]
 8001c42:	025b      	lsls	r3, r3, #9
 8001c44:	4313      	orrs	r3, r2
 8001c46:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001c48:	f7ff fb42 	bl	80012d0 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c4c:	2680      	movs	r6, #128	; 0x80
        tickstart = HAL_GetTick();
 8001c4e:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c50:	02b6      	lsls	r6, r6, #10
 8001c52:	6823      	ldr	r3, [r4, #0]
 8001c54:	4233      	tst	r3, r6
 8001c56:	d1a9      	bne.n	8001bac <HAL_RCC_OscConfig+0xc>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001c58:	f7ff fb3a 	bl	80012d0 <HAL_GetTick>
 8001c5c:	1bc0      	subs	r0, r0, r7
 8001c5e:	2864      	cmp	r0, #100	; 0x64
 8001c60:	d9f7      	bls.n	8001c52 <HAL_RCC_OscConfig+0xb2>
            return HAL_TIMEOUT;
 8001c62:	2003      	movs	r0, #3
 8001c64:	e7e6      	b.n	8001c34 <HAL_RCC_OscConfig+0x94>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d116      	bne.n	8001c98 <HAL_RCC_OscConfig+0xf8>
 8001c6a:	6823      	ldr	r3, [r4, #0]
 8001c6c:	4a8e      	ldr	r2, [pc, #568]	; (8001ea8 <HAL_RCC_OscConfig+0x308>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c6e:	2680      	movs	r6, #128	; 0x80
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001c70:	4013      	ands	r3, r2
 8001c72:	6023      	str	r3, [r4, #0]
 8001c74:	6823      	ldr	r3, [r4, #0]
 8001c76:	4a8d      	ldr	r2, [pc, #564]	; (8001eac <HAL_RCC_OscConfig+0x30c>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c78:	02b6      	lsls	r6, r6, #10
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001c7a:	4013      	ands	r3, r2
 8001c7c:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001c7e:	f7ff fb27 	bl	80012d0 <HAL_GetTick>
 8001c82:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c84:	6823      	ldr	r3, [r4, #0]
 8001c86:	4233      	tst	r3, r6
 8001c88:	d100      	bne.n	8001c8c <HAL_RCC_OscConfig+0xec>
 8001c8a:	e78f      	b.n	8001bac <HAL_RCC_OscConfig+0xc>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001c8c:	f7ff fb20 	bl	80012d0 <HAL_GetTick>
 8001c90:	1bc0      	subs	r0, r0, r7
 8001c92:	2864      	cmp	r0, #100	; 0x64
 8001c94:	d9f6      	bls.n	8001c84 <HAL_RCC_OscConfig+0xe4>
 8001c96:	e7e4      	b.n	8001c62 <HAL_RCC_OscConfig+0xc2>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001c98:	2b05      	cmp	r3, #5
 8001c9a:	d105      	bne.n	8001ca8 <HAL_RCC_OscConfig+0x108>
 8001c9c:	2380      	movs	r3, #128	; 0x80
 8001c9e:	6822      	ldr	r2, [r4, #0]
 8001ca0:	02db      	lsls	r3, r3, #11
 8001ca2:	4313      	orrs	r3, r2
 8001ca4:	6023      	str	r3, [r4, #0]
 8001ca6:	e7ca      	b.n	8001c3e <HAL_RCC_OscConfig+0x9e>
 8001ca8:	6823      	ldr	r3, [r4, #0]
 8001caa:	4a7f      	ldr	r2, [pc, #508]	; (8001ea8 <HAL_RCC_OscConfig+0x308>)
 8001cac:	4013      	ands	r3, r2
 8001cae:	6023      	str	r3, [r4, #0]
 8001cb0:	6823      	ldr	r3, [r4, #0]
 8001cb2:	4a7e      	ldr	r2, [pc, #504]	; (8001eac <HAL_RCC_OscConfig+0x30c>)
 8001cb4:	4013      	ands	r3, r2
 8001cb6:	e7c6      	b.n	8001c46 <HAL_RCC_OscConfig+0xa6>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001cb8:	220c      	movs	r2, #12
 8001cba:	4c7a      	ldr	r4, [pc, #488]	; (8001ea4 <HAL_RCC_OscConfig+0x304>)
 8001cbc:	6863      	ldr	r3, [r4, #4]
 8001cbe:	4213      	tst	r3, r2
 8001cc0:	d006      	beq.n	8001cd0 <HAL_RCC_OscConfig+0x130>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001cc2:	6863      	ldr	r3, [r4, #4]
 8001cc4:	4013      	ands	r3, r2
 8001cc6:	2b08      	cmp	r3, #8
 8001cc8:	d110      	bne.n	8001cec <HAL_RCC_OscConfig+0x14c>
 8001cca:	6863      	ldr	r3, [r4, #4]
 8001ccc:	03db      	lsls	r3, r3, #15
 8001cce:	d40d      	bmi.n	8001cec <HAL_RCC_OscConfig+0x14c>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001cd0:	6823      	ldr	r3, [r4, #0]
 8001cd2:	079b      	lsls	r3, r3, #30
 8001cd4:	d502      	bpl.n	8001cdc <HAL_RCC_OscConfig+0x13c>
 8001cd6:	68eb      	ldr	r3, [r5, #12]
 8001cd8:	2b01      	cmp	r3, #1
 8001cda:	d1aa      	bne.n	8001c32 <HAL_RCC_OscConfig+0x92>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001cdc:	21f8      	movs	r1, #248	; 0xf8
 8001cde:	6822      	ldr	r2, [r4, #0]
 8001ce0:	692b      	ldr	r3, [r5, #16]
 8001ce2:	438a      	bics	r2, r1
 8001ce4:	00db      	lsls	r3, r3, #3
 8001ce6:	4313      	orrs	r3, r2
 8001ce8:	6023      	str	r3, [r4, #0]
 8001cea:	e763      	b.n	8001bb4 <HAL_RCC_OscConfig+0x14>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001cec:	68ea      	ldr	r2, [r5, #12]
 8001cee:	2301      	movs	r3, #1
 8001cf0:	2a00      	cmp	r2, #0
 8001cf2:	d00f      	beq.n	8001d14 <HAL_RCC_OscConfig+0x174>
        __HAL_RCC_HSI_ENABLE();
 8001cf4:	6822      	ldr	r2, [r4, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001cf6:	2602      	movs	r6, #2
        __HAL_RCC_HSI_ENABLE();
 8001cf8:	4313      	orrs	r3, r2
 8001cfa:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001cfc:	f7ff fae8 	bl	80012d0 <HAL_GetTick>
 8001d00:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d02:	6823      	ldr	r3, [r4, #0]
 8001d04:	4233      	tst	r3, r6
 8001d06:	d1e9      	bne.n	8001cdc <HAL_RCC_OscConfig+0x13c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001d08:	f7ff fae2 	bl	80012d0 <HAL_GetTick>
 8001d0c:	1bc0      	subs	r0, r0, r7
 8001d0e:	2802      	cmp	r0, #2
 8001d10:	d9f7      	bls.n	8001d02 <HAL_RCC_OscConfig+0x162>
 8001d12:	e7a6      	b.n	8001c62 <HAL_RCC_OscConfig+0xc2>
        __HAL_RCC_HSI_DISABLE();
 8001d14:	6822      	ldr	r2, [r4, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d16:	2602      	movs	r6, #2
        __HAL_RCC_HSI_DISABLE();
 8001d18:	439a      	bics	r2, r3
 8001d1a:	6022      	str	r2, [r4, #0]
        tickstart = HAL_GetTick();
 8001d1c:	f7ff fad8 	bl	80012d0 <HAL_GetTick>
 8001d20:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d22:	6823      	ldr	r3, [r4, #0]
 8001d24:	4233      	tst	r3, r6
 8001d26:	d100      	bne.n	8001d2a <HAL_RCC_OscConfig+0x18a>
 8001d28:	e744      	b.n	8001bb4 <HAL_RCC_OscConfig+0x14>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001d2a:	f7ff fad1 	bl	80012d0 <HAL_GetTick>
 8001d2e:	1bc0      	subs	r0, r0, r7
 8001d30:	2802      	cmp	r0, #2
 8001d32:	d9f6      	bls.n	8001d22 <HAL_RCC_OscConfig+0x182>
 8001d34:	e795      	b.n	8001c62 <HAL_RCC_OscConfig+0xc2>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001d36:	69ea      	ldr	r2, [r5, #28]
 8001d38:	2301      	movs	r3, #1
 8001d3a:	4c5a      	ldr	r4, [pc, #360]	; (8001ea4 <HAL_RCC_OscConfig+0x304>)
 8001d3c:	2a00      	cmp	r2, #0
 8001d3e:	d010      	beq.n	8001d62 <HAL_RCC_OscConfig+0x1c2>
      __HAL_RCC_LSI_ENABLE();
 8001d40:	6a62      	ldr	r2, [r4, #36]	; 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d42:	2602      	movs	r6, #2
      __HAL_RCC_LSI_ENABLE();
 8001d44:	4313      	orrs	r3, r2
 8001d46:	6263      	str	r3, [r4, #36]	; 0x24
      tickstart = HAL_GetTick();
 8001d48:	f7ff fac2 	bl	80012d0 <HAL_GetTick>
 8001d4c:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d4e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001d50:	4233      	tst	r3, r6
 8001d52:	d000      	beq.n	8001d56 <HAL_RCC_OscConfig+0x1b6>
 8001d54:	e732      	b.n	8001bbc <HAL_RCC_OscConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001d56:	f7ff fabb 	bl	80012d0 <HAL_GetTick>
 8001d5a:	1bc0      	subs	r0, r0, r7
 8001d5c:	2802      	cmp	r0, #2
 8001d5e:	d9f6      	bls.n	8001d4e <HAL_RCC_OscConfig+0x1ae>
 8001d60:	e77f      	b.n	8001c62 <HAL_RCC_OscConfig+0xc2>
      __HAL_RCC_LSI_DISABLE();
 8001d62:	6a62      	ldr	r2, [r4, #36]	; 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d64:	2602      	movs	r6, #2
      __HAL_RCC_LSI_DISABLE();
 8001d66:	439a      	bics	r2, r3
 8001d68:	6262      	str	r2, [r4, #36]	; 0x24
      tickstart = HAL_GetTick();
 8001d6a:	f7ff fab1 	bl	80012d0 <HAL_GetTick>
 8001d6e:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d70:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001d72:	4233      	tst	r3, r6
 8001d74:	d100      	bne.n	8001d78 <HAL_RCC_OscConfig+0x1d8>
 8001d76:	e721      	b.n	8001bbc <HAL_RCC_OscConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001d78:	f7ff faaa 	bl	80012d0 <HAL_GetTick>
 8001d7c:	1bc0      	subs	r0, r0, r7
 8001d7e:	2802      	cmp	r0, #2
 8001d80:	d9f6      	bls.n	8001d70 <HAL_RCC_OscConfig+0x1d0>
 8001d82:	e76e      	b.n	8001c62 <HAL_RCC_OscConfig+0xc2>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001d84:	2280      	movs	r2, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 8001d86:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001d88:	4c46      	ldr	r4, [pc, #280]	; (8001ea4 <HAL_RCC_OscConfig+0x304>)
 8001d8a:	0552      	lsls	r2, r2, #21
 8001d8c:	69e3      	ldr	r3, [r4, #28]
    FlagStatus       pwrclkchanged = RESET;
 8001d8e:	9100      	str	r1, [sp, #0]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001d90:	4213      	tst	r3, r2
 8001d92:	d108      	bne.n	8001da6 <HAL_RCC_OscConfig+0x206>
      __HAL_RCC_PWR_CLK_ENABLE();
 8001d94:	69e3      	ldr	r3, [r4, #28]
 8001d96:	4313      	orrs	r3, r2
 8001d98:	61e3      	str	r3, [r4, #28]
 8001d9a:	69e3      	ldr	r3, [r4, #28]
 8001d9c:	4013      	ands	r3, r2
 8001d9e:	9303      	str	r3, [sp, #12]
 8001da0:	9b03      	ldr	r3, [sp, #12]
      pwrclkchanged = SET;
 8001da2:	2301      	movs	r3, #1
 8001da4:	9300      	str	r3, [sp, #0]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001da6:	2780      	movs	r7, #128	; 0x80
 8001da8:	4e41      	ldr	r6, [pc, #260]	; (8001eb0 <HAL_RCC_OscConfig+0x310>)
 8001daa:	007f      	lsls	r7, r7, #1
 8001dac:	6833      	ldr	r3, [r6, #0]
 8001dae:	423b      	tst	r3, r7
 8001db0:	d006      	beq.n	8001dc0 <HAL_RCC_OscConfig+0x220>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001db2:	68ab      	ldr	r3, [r5, #8]
 8001db4:	2b01      	cmp	r3, #1
 8001db6:	d113      	bne.n	8001de0 <HAL_RCC_OscConfig+0x240>
 8001db8:	6a22      	ldr	r2, [r4, #32]
 8001dba:	4313      	orrs	r3, r2
 8001dbc:	6223      	str	r3, [r4, #32]
 8001dbe:	e030      	b.n	8001e22 <HAL_RCC_OscConfig+0x282>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001dc0:	6833      	ldr	r3, [r6, #0]
 8001dc2:	433b      	orrs	r3, r7
 8001dc4:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8001dc6:	f7ff fa83 	bl	80012d0 <HAL_GetTick>
 8001dca:	9001      	str	r0, [sp, #4]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001dcc:	6833      	ldr	r3, [r6, #0]
 8001dce:	423b      	tst	r3, r7
 8001dd0:	d1ef      	bne.n	8001db2 <HAL_RCC_OscConfig+0x212>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001dd2:	f7ff fa7d 	bl	80012d0 <HAL_GetTick>
 8001dd6:	9b01      	ldr	r3, [sp, #4]
 8001dd8:	1ac0      	subs	r0, r0, r3
 8001dda:	2864      	cmp	r0, #100	; 0x64
 8001ddc:	d9f6      	bls.n	8001dcc <HAL_RCC_OscConfig+0x22c>
 8001dde:	e740      	b.n	8001c62 <HAL_RCC_OscConfig+0xc2>
 8001de0:	2201      	movs	r2, #1
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d114      	bne.n	8001e10 <HAL_RCC_OscConfig+0x270>
 8001de6:	6a23      	ldr	r3, [r4, #32]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001de8:	2702      	movs	r7, #2
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001dea:	4393      	bics	r3, r2
 8001dec:	6223      	str	r3, [r4, #32]
 8001dee:	6a23      	ldr	r3, [r4, #32]
 8001df0:	3203      	adds	r2, #3
 8001df2:	4393      	bics	r3, r2
 8001df4:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8001df6:	f7ff fa6b 	bl	80012d0 <HAL_GetTick>
 8001dfa:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001dfc:	6a23      	ldr	r3, [r4, #32]
 8001dfe:	423b      	tst	r3, r7
 8001e00:	d025      	beq.n	8001e4e <HAL_RCC_OscConfig+0x2ae>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001e02:	f7ff fa65 	bl	80012d0 <HAL_GetTick>
 8001e06:	4b2b      	ldr	r3, [pc, #172]	; (8001eb4 <HAL_RCC_OscConfig+0x314>)
 8001e08:	1b80      	subs	r0, r0, r6
 8001e0a:	4298      	cmp	r0, r3
 8001e0c:	d9f6      	bls.n	8001dfc <HAL_RCC_OscConfig+0x25c>
 8001e0e:	e728      	b.n	8001c62 <HAL_RCC_OscConfig+0xc2>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001e10:	2b05      	cmp	r3, #5
 8001e12:	d10b      	bne.n	8001e2c <HAL_RCC_OscConfig+0x28c>
 8001e14:	6a21      	ldr	r1, [r4, #32]
 8001e16:	3b01      	subs	r3, #1
 8001e18:	430b      	orrs	r3, r1
 8001e1a:	6223      	str	r3, [r4, #32]
 8001e1c:	6a23      	ldr	r3, [r4, #32]
 8001e1e:	431a      	orrs	r2, r3
 8001e20:	6222      	str	r2, [r4, #32]
      tickstart = HAL_GetTick();
 8001e22:	f7ff fa55 	bl	80012d0 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e26:	2702      	movs	r7, #2
      tickstart = HAL_GetTick();
 8001e28:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e2a:	e00d      	b.n	8001e48 <HAL_RCC_OscConfig+0x2a8>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001e2c:	6a23      	ldr	r3, [r4, #32]
 8001e2e:	4393      	bics	r3, r2
 8001e30:	2204      	movs	r2, #4
 8001e32:	6223      	str	r3, [r4, #32]
 8001e34:	6a23      	ldr	r3, [r4, #32]
 8001e36:	4393      	bics	r3, r2
 8001e38:	e7c0      	b.n	8001dbc <HAL_RCC_OscConfig+0x21c>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001e3a:	f7ff fa49 	bl	80012d0 <HAL_GetTick>
 8001e3e:	4b1d      	ldr	r3, [pc, #116]	; (8001eb4 <HAL_RCC_OscConfig+0x314>)
 8001e40:	1b80      	subs	r0, r0, r6
 8001e42:	4298      	cmp	r0, r3
 8001e44:	d900      	bls.n	8001e48 <HAL_RCC_OscConfig+0x2a8>
 8001e46:	e70c      	b.n	8001c62 <HAL_RCC_OscConfig+0xc2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e48:	6a23      	ldr	r3, [r4, #32]
 8001e4a:	423b      	tst	r3, r7
 8001e4c:	d0f5      	beq.n	8001e3a <HAL_RCC_OscConfig+0x29a>
    if(pwrclkchanged == SET)
 8001e4e:	9b00      	ldr	r3, [sp, #0]
 8001e50:	2b01      	cmp	r3, #1
 8001e52:	d000      	beq.n	8001e56 <HAL_RCC_OscConfig+0x2b6>
 8001e54:	e6b6      	b.n	8001bc4 <HAL_RCC_OscConfig+0x24>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001e56:	69e3      	ldr	r3, [r4, #28]
 8001e58:	4a17      	ldr	r2, [pc, #92]	; (8001eb8 <HAL_RCC_OscConfig+0x318>)
 8001e5a:	4013      	ands	r3, r2
 8001e5c:	61e3      	str	r3, [r4, #28]
 8001e5e:	e6b1      	b.n	8001bc4 <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001e60:	f7ff fa36 	bl	80012d0 <HAL_GetTick>
 8001e64:	1bc0      	subs	r0, r0, r7
 8001e66:	2802      	cmp	r0, #2
 8001e68:	d800      	bhi.n	8001e6c <HAL_RCC_OscConfig+0x2cc>
 8001e6a:	e6be      	b.n	8001bea <HAL_RCC_OscConfig+0x4a>
 8001e6c:	e6f9      	b.n	8001c62 <HAL_RCC_OscConfig+0xc2>
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8001e6e:	3205      	adds	r2, #5
 8001e70:	d103      	bne.n	8001e7a <HAL_RCC_OscConfig+0x2da>
      __HAL_RCC_HSI14ADC_ENABLE();
 8001e72:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8001e74:	439a      	bics	r2, r3
 8001e76:	6362      	str	r2, [r4, #52]	; 0x34
 8001e78:	e6bb      	b.n	8001bf2 <HAL_RCC_OscConfig+0x52>
      __HAL_RCC_HSI14ADC_DISABLE();
 8001e7a:	6b62      	ldr	r2, [r4, #52]	; 0x34
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001e7c:	2602      	movs	r6, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 8001e7e:	4313      	orrs	r3, r2
      __HAL_RCC_HSI14_DISABLE();
 8001e80:	2201      	movs	r2, #1
      __HAL_RCC_HSI14ADC_DISABLE();
 8001e82:	6363      	str	r3, [r4, #52]	; 0x34
      __HAL_RCC_HSI14_DISABLE();
 8001e84:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8001e86:	4393      	bics	r3, r2
 8001e88:	6363      	str	r3, [r4, #52]	; 0x34
      tickstart = HAL_GetTick();
 8001e8a:	f7ff fa21 	bl	80012d0 <HAL_GetTick>
 8001e8e:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001e90:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8001e92:	4233      	tst	r3, r6
 8001e94:	d100      	bne.n	8001e98 <HAL_RCC_OscConfig+0x2f8>
 8001e96:	e6b3      	b.n	8001c00 <HAL_RCC_OscConfig+0x60>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001e98:	f7ff fa1a 	bl	80012d0 <HAL_GetTick>
 8001e9c:	1bc0      	subs	r0, r0, r7
 8001e9e:	2802      	cmp	r0, #2
 8001ea0:	d9f6      	bls.n	8001e90 <HAL_RCC_OscConfig+0x2f0>
 8001ea2:	e6de      	b.n	8001c62 <HAL_RCC_OscConfig+0xc2>
 8001ea4:	40021000 	.word	0x40021000
 8001ea8:	fffeffff 	.word	0xfffeffff
 8001eac:	fffbffff 	.word	0xfffbffff
 8001eb0:	40007000 	.word	0x40007000
 8001eb4:	00001388 	.word	0x00001388
 8001eb8:	efffffff 	.word	0xefffffff
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001ebc:	220c      	movs	r2, #12
 8001ebe:	4c26      	ldr	r4, [pc, #152]	; (8001f58 <HAL_RCC_OscConfig+0x3b8>)
      return HAL_ERROR;
 8001ec0:	2001      	movs	r0, #1
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001ec2:	6863      	ldr	r3, [r4, #4]
 8001ec4:	4013      	ands	r3, r2
 8001ec6:	2b08      	cmp	r3, #8
 8001ec8:	d100      	bne.n	8001ecc <HAL_RCC_OscConfig+0x32c>
 8001eca:	e6b3      	b.n	8001c34 <HAL_RCC_OscConfig+0x94>
        __HAL_RCC_PLL_DISABLE();
 8001ecc:	6823      	ldr	r3, [r4, #0]
 8001ece:	4a23      	ldr	r2, [pc, #140]	; (8001f5c <HAL_RCC_OscConfig+0x3bc>)
 8001ed0:	4013      	ands	r3, r2
 8001ed2:	6023      	str	r3, [r4, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001ed4:	2902      	cmp	r1, #2
 8001ed6:	d12f      	bne.n	8001f38 <HAL_RCC_OscConfig+0x398>
        tickstart = HAL_GetTick();
 8001ed8:	f7ff f9fa 	bl	80012d0 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001edc:	2680      	movs	r6, #128	; 0x80
        tickstart = HAL_GetTick();
 8001ede:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ee0:	04b6      	lsls	r6, r6, #18
 8001ee2:	6823      	ldr	r3, [r4, #0]
 8001ee4:	4233      	tst	r3, r6
 8001ee6:	d121      	bne.n	8001f2c <HAL_RCC_OscConfig+0x38c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001ee8:	220f      	movs	r2, #15
 8001eea:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001eec:	4393      	bics	r3, r2
 8001eee:	6aea      	ldr	r2, [r5, #44]	; 0x2c
 8001ef0:	4313      	orrs	r3, r2
 8001ef2:	62e3      	str	r3, [r4, #44]	; 0x2c
 8001ef4:	6a69      	ldr	r1, [r5, #36]	; 0x24
 8001ef6:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8001ef8:	6862      	ldr	r2, [r4, #4]
 8001efa:	430b      	orrs	r3, r1
 8001efc:	4918      	ldr	r1, [pc, #96]	; (8001f60 <HAL_RCC_OscConfig+0x3c0>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001efe:	2580      	movs	r5, #128	; 0x80
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001f00:	400a      	ands	r2, r1
 8001f02:	4313      	orrs	r3, r2
 8001f04:	6063      	str	r3, [r4, #4]
        __HAL_RCC_PLL_ENABLE();
 8001f06:	2380      	movs	r3, #128	; 0x80
 8001f08:	6822      	ldr	r2, [r4, #0]
 8001f0a:	045b      	lsls	r3, r3, #17
 8001f0c:	4313      	orrs	r3, r2
 8001f0e:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001f10:	f7ff f9de 	bl	80012d0 <HAL_GetTick>
 8001f14:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001f16:	04ad      	lsls	r5, r5, #18
 8001f18:	6823      	ldr	r3, [r4, #0]
 8001f1a:	422b      	tst	r3, r5
 8001f1c:	d000      	beq.n	8001f20 <HAL_RCC_OscConfig+0x380>
 8001f1e:	e673      	b.n	8001c08 <HAL_RCC_OscConfig+0x68>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001f20:	f7ff f9d6 	bl	80012d0 <HAL_GetTick>
 8001f24:	1b80      	subs	r0, r0, r6
 8001f26:	2802      	cmp	r0, #2
 8001f28:	d9f6      	bls.n	8001f18 <HAL_RCC_OscConfig+0x378>
 8001f2a:	e69a      	b.n	8001c62 <HAL_RCC_OscConfig+0xc2>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001f2c:	f7ff f9d0 	bl	80012d0 <HAL_GetTick>
 8001f30:	1bc0      	subs	r0, r0, r7
 8001f32:	2802      	cmp	r0, #2
 8001f34:	d9d5      	bls.n	8001ee2 <HAL_RCC_OscConfig+0x342>
 8001f36:	e694      	b.n	8001c62 <HAL_RCC_OscConfig+0xc2>
        tickstart = HAL_GetTick();
 8001f38:	f7ff f9ca 	bl	80012d0 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f3c:	2580      	movs	r5, #128	; 0x80
        tickstart = HAL_GetTick();
 8001f3e:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f40:	04ad      	lsls	r5, r5, #18
 8001f42:	6823      	ldr	r3, [r4, #0]
 8001f44:	422b      	tst	r3, r5
 8001f46:	d100      	bne.n	8001f4a <HAL_RCC_OscConfig+0x3aa>
 8001f48:	e65e      	b.n	8001c08 <HAL_RCC_OscConfig+0x68>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001f4a:	f7ff f9c1 	bl	80012d0 <HAL_GetTick>
 8001f4e:	1b80      	subs	r0, r0, r6
 8001f50:	2802      	cmp	r0, #2
 8001f52:	d9f6      	bls.n	8001f42 <HAL_RCC_OscConfig+0x3a2>
 8001f54:	e685      	b.n	8001c62 <HAL_RCC_OscConfig+0xc2>
 8001f56:	46c0      	nop			; (mov r8, r8)
 8001f58:	40021000 	.word	0x40021000
 8001f5c:	feffffff 	.word	0xfeffffff
 8001f60:	ffc2ffff 	.word	0xffc2ffff

08001f64 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001f64:	b570      	push	{r4, r5, r6, lr}
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8001f66:	4c14      	ldr	r4, [pc, #80]	; (8001fb8 <HAL_RCC_GetSysClockFreq+0x54>)
{
 8001f68:	b088      	sub	sp, #32
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8001f6a:	2210      	movs	r2, #16
 8001f6c:	0021      	movs	r1, r4
 8001f6e:	4668      	mov	r0, sp
 8001f70:	f001 ff04 	bl	8003d7c <memcpy>
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8001f74:	0021      	movs	r1, r4
 8001f76:	ad04      	add	r5, sp, #16
 8001f78:	2210      	movs	r2, #16
 8001f7a:	3110      	adds	r1, #16
 8001f7c:	0028      	movs	r0, r5
 8001f7e:	f001 fefd 	bl	8003d7c <memcpy>
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001f82:	220c      	movs	r2, #12
  tmpreg = RCC->CFGR;
 8001f84:	4e0d      	ldr	r6, [pc, #52]	; (8001fbc <HAL_RCC_GetSysClockFreq+0x58>)
 8001f86:	6873      	ldr	r3, [r6, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8001f88:	401a      	ands	r2, r3
 8001f8a:	2a08      	cmp	r2, #8
 8001f8c:	d111      	bne.n	8001fb2 <HAL_RCC_GetSysClockFreq+0x4e>
      sysclockfreq = HSE_VALUE;
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8001f8e:	200f      	movs	r0, #15
 8001f90:	466a      	mov	r2, sp
 8001f92:	0c99      	lsrs	r1, r3, #18
 8001f94:	4001      	ands	r1, r0
 8001f96:	5c54      	ldrb	r4, [r2, r1]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8001f98:	6af2      	ldr	r2, [r6, #44]	; 0x2c
 8001f9a:	4002      	ands	r2, r0
 8001f9c:	5ca9      	ldrb	r1, [r5, r2]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8001f9e:	03db      	lsls	r3, r3, #15
 8001fa0:	d505      	bpl.n	8001fae <HAL_RCC_GetSysClockFreq+0x4a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (HSE_VALUE / prediv) * pllmul;
 8001fa2:	4807      	ldr	r0, [pc, #28]	; (8001fc0 <HAL_RCC_GetSysClockFreq+0x5c>)
 8001fa4:	f7fe f8c2 	bl	800012c <__udivsi3>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (HSI_VALUE / prediv) * pllmul;
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1U) * pllmul);
 8001fa8:	4360      	muls	r0, r4
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8001faa:	b008      	add	sp, #32
 8001fac:	bd70      	pop	{r4, r5, r6, pc}
        pllclk = (uint32_t)((HSI_VALUE >> 1U) * pllmul);
 8001fae:	4805      	ldr	r0, [pc, #20]	; (8001fc4 <HAL_RCC_GetSysClockFreq+0x60>)
 8001fb0:	e7fa      	b.n	8001fa8 <HAL_RCC_GetSysClockFreq+0x44>
      sysclockfreq = HSE_VALUE;
 8001fb2:	4803      	ldr	r0, [pc, #12]	; (8001fc0 <HAL_RCC_GetSysClockFreq+0x5c>)
  return sysclockfreq;
 8001fb4:	e7f9      	b.n	8001faa <HAL_RCC_GetSysClockFreq+0x46>
 8001fb6:	46c0      	nop			; (mov r8, r8)
 8001fb8:	08004608 	.word	0x08004608
 8001fbc:	40021000 	.word	0x40021000
 8001fc0:	007a1200 	.word	0x007a1200
 8001fc4:	003d0900 	.word	0x003d0900

08001fc8 <HAL_RCC_ClockConfig>:
{
 8001fc8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8001fca:	2201      	movs	r2, #1
 8001fcc:	4c43      	ldr	r4, [pc, #268]	; (80020dc <HAL_RCC_ClockConfig+0x114>)
{
 8001fce:	0006      	movs	r6, r0
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8001fd0:	6823      	ldr	r3, [r4, #0]
{
 8001fd2:	000f      	movs	r7, r1
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8001fd4:	4013      	ands	r3, r2
 8001fd6:	428b      	cmp	r3, r1
 8001fd8:	d31c      	bcc.n	8002014 <HAL_RCC_ClockConfig+0x4c>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001fda:	6832      	ldr	r2, [r6, #0]
 8001fdc:	0793      	lsls	r3, r2, #30
 8001fde:	d423      	bmi.n	8002028 <HAL_RCC_ClockConfig+0x60>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001fe0:	07d3      	lsls	r3, r2, #31
 8001fe2:	d429      	bmi.n	8002038 <HAL_RCC_ClockConfig+0x70>
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8001fe4:	2301      	movs	r3, #1
 8001fe6:	6822      	ldr	r2, [r4, #0]
 8001fe8:	401a      	ands	r2, r3
 8001fea:	4297      	cmp	r7, r2
 8001fec:	d367      	bcc.n	80020be <HAL_RCC_ClockConfig+0xf6>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001fee:	6833      	ldr	r3, [r6, #0]
 8001ff0:	4c3b      	ldr	r4, [pc, #236]	; (80020e0 <HAL_RCC_ClockConfig+0x118>)
 8001ff2:	075b      	lsls	r3, r3, #29
 8001ff4:	d46a      	bmi.n	80020cc <HAL_RCC_ClockConfig+0x104>
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001ff6:	f7ff ffb5 	bl	8001f64 <HAL_RCC_GetSysClockFreq>
 8001ffa:	6863      	ldr	r3, [r4, #4]
 8001ffc:	4a39      	ldr	r2, [pc, #228]	; (80020e4 <HAL_RCC_ClockConfig+0x11c>)
 8001ffe:	061b      	lsls	r3, r3, #24
 8002000:	0f1b      	lsrs	r3, r3, #28
 8002002:	5cd3      	ldrb	r3, [r2, r3]
 8002004:	40d8      	lsrs	r0, r3
 8002006:	4b38      	ldr	r3, [pc, #224]	; (80020e8 <HAL_RCC_ClockConfig+0x120>)
 8002008:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 800200a:	2000      	movs	r0, #0
 800200c:	f7ff f936 	bl	800127c <HAL_InitTick>
  return HAL_OK;
 8002010:	2000      	movs	r0, #0
 8002012:	e008      	b.n	8002026 <HAL_RCC_ClockConfig+0x5e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002014:	6823      	ldr	r3, [r4, #0]
 8002016:	4393      	bics	r3, r2
 8002018:	430b      	orrs	r3, r1
 800201a:	6023      	str	r3, [r4, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800201c:	6823      	ldr	r3, [r4, #0]
 800201e:	4013      	ands	r3, r2
 8002020:	4299      	cmp	r1, r3
 8002022:	d0da      	beq.n	8001fda <HAL_RCC_ClockConfig+0x12>
      return HAL_ERROR;
 8002024:	2001      	movs	r0, #1
}
 8002026:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002028:	20f0      	movs	r0, #240	; 0xf0
 800202a:	492d      	ldr	r1, [pc, #180]	; (80020e0 <HAL_RCC_ClockConfig+0x118>)
 800202c:	684b      	ldr	r3, [r1, #4]
 800202e:	4383      	bics	r3, r0
 8002030:	68b0      	ldr	r0, [r6, #8]
 8002032:	4303      	orrs	r3, r0
 8002034:	604b      	str	r3, [r1, #4]
 8002036:	e7d3      	b.n	8001fe0 <HAL_RCC_ClockConfig+0x18>
 8002038:	4d29      	ldr	r5, [pc, #164]	; (80020e0 <HAL_RCC_ClockConfig+0x118>)
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800203a:	6872      	ldr	r2, [r6, #4]
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800203c:	682b      	ldr	r3, [r5, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800203e:	2a01      	cmp	r2, #1
 8002040:	d11a      	bne.n	8002078 <HAL_RCC_ClockConfig+0xb0>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002042:	039b      	lsls	r3, r3, #14
 8002044:	d5ee      	bpl.n	8002024 <HAL_RCC_ClockConfig+0x5c>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002046:	2103      	movs	r1, #3
 8002048:	686b      	ldr	r3, [r5, #4]
 800204a:	438b      	bics	r3, r1
 800204c:	4313      	orrs	r3, r2
 800204e:	606b      	str	r3, [r5, #4]
    tickstart = HAL_GetTick();
 8002050:	f7ff f93e 	bl	80012d0 <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002054:	6873      	ldr	r3, [r6, #4]
    tickstart = HAL_GetTick();
 8002056:	9001      	str	r0, [sp, #4]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002058:	2b01      	cmp	r3, #1
 800205a:	d115      	bne.n	8002088 <HAL_RCC_ClockConfig+0xc0>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800205c:	220c      	movs	r2, #12
 800205e:	686b      	ldr	r3, [r5, #4]
 8002060:	4013      	ands	r3, r2
 8002062:	2b04      	cmp	r3, #4
 8002064:	d0be      	beq.n	8001fe4 <HAL_RCC_ClockConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002066:	f7ff f933 	bl	80012d0 <HAL_GetTick>
 800206a:	9b01      	ldr	r3, [sp, #4]
 800206c:	1ac0      	subs	r0, r0, r3
 800206e:	4b1f      	ldr	r3, [pc, #124]	; (80020ec <HAL_RCC_ClockConfig+0x124>)
 8002070:	4298      	cmp	r0, r3
 8002072:	d9f3      	bls.n	800205c <HAL_RCC_ClockConfig+0x94>
          return HAL_TIMEOUT;
 8002074:	2003      	movs	r0, #3
 8002076:	e7d6      	b.n	8002026 <HAL_RCC_ClockConfig+0x5e>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002078:	2a02      	cmp	r2, #2
 800207a:	d102      	bne.n	8002082 <HAL_RCC_ClockConfig+0xba>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800207c:	019b      	lsls	r3, r3, #6
 800207e:	d4e2      	bmi.n	8002046 <HAL_RCC_ClockConfig+0x7e>
 8002080:	e7d0      	b.n	8002024 <HAL_RCC_ClockConfig+0x5c>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002082:	079b      	lsls	r3, r3, #30
 8002084:	d4df      	bmi.n	8002046 <HAL_RCC_ClockConfig+0x7e>
 8002086:	e7cd      	b.n	8002024 <HAL_RCC_ClockConfig+0x5c>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002088:	2b02      	cmp	r3, #2
 800208a:	d012      	beq.n	80020b2 <HAL_RCC_ClockConfig+0xea>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800208c:	220c      	movs	r2, #12
 800208e:	686b      	ldr	r3, [r5, #4]
 8002090:	4213      	tst	r3, r2
 8002092:	d0a7      	beq.n	8001fe4 <HAL_RCC_ClockConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002094:	f7ff f91c 	bl	80012d0 <HAL_GetTick>
 8002098:	9b01      	ldr	r3, [sp, #4]
 800209a:	1ac0      	subs	r0, r0, r3
 800209c:	4b13      	ldr	r3, [pc, #76]	; (80020ec <HAL_RCC_ClockConfig+0x124>)
 800209e:	4298      	cmp	r0, r3
 80020a0:	d9f4      	bls.n	800208c <HAL_RCC_ClockConfig+0xc4>
 80020a2:	e7e7      	b.n	8002074 <HAL_RCC_ClockConfig+0xac>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80020a4:	f7ff f914 	bl	80012d0 <HAL_GetTick>
 80020a8:	9b01      	ldr	r3, [sp, #4]
 80020aa:	1ac0      	subs	r0, r0, r3
 80020ac:	4b0f      	ldr	r3, [pc, #60]	; (80020ec <HAL_RCC_ClockConfig+0x124>)
 80020ae:	4298      	cmp	r0, r3
 80020b0:	d8e0      	bhi.n	8002074 <HAL_RCC_ClockConfig+0xac>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80020b2:	220c      	movs	r2, #12
 80020b4:	686b      	ldr	r3, [r5, #4]
 80020b6:	4013      	ands	r3, r2
 80020b8:	2b08      	cmp	r3, #8
 80020ba:	d1f3      	bne.n	80020a4 <HAL_RCC_ClockConfig+0xdc>
 80020bc:	e792      	b.n	8001fe4 <HAL_RCC_ClockConfig+0x1c>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80020be:	6822      	ldr	r2, [r4, #0]
 80020c0:	439a      	bics	r2, r3
 80020c2:	6022      	str	r2, [r4, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80020c4:	6822      	ldr	r2, [r4, #0]
 80020c6:	421a      	tst	r2, r3
 80020c8:	d1ac      	bne.n	8002024 <HAL_RCC_ClockConfig+0x5c>
 80020ca:	e790      	b.n	8001fee <HAL_RCC_ClockConfig+0x26>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80020cc:	6863      	ldr	r3, [r4, #4]
 80020ce:	4a08      	ldr	r2, [pc, #32]	; (80020f0 <HAL_RCC_ClockConfig+0x128>)
 80020d0:	4013      	ands	r3, r2
 80020d2:	68f2      	ldr	r2, [r6, #12]
 80020d4:	4313      	orrs	r3, r2
 80020d6:	6063      	str	r3, [r4, #4]
 80020d8:	e78d      	b.n	8001ff6 <HAL_RCC_ClockConfig+0x2e>
 80020da:	46c0      	nop			; (mov r8, r8)
 80020dc:	40022000 	.word	0x40022000
 80020e0:	40021000 	.word	0x40021000
 80020e4:	080046d2 	.word	0x080046d2
 80020e8:	20000000 	.word	0x20000000
 80020ec:	00001388 	.word	0x00001388
 80020f0:	fffff8ff 	.word	0xfffff8ff

080020f4 <HAL_RCC_GetHCLKFreq>:
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
 80020f4:	4b01      	ldr	r3, [pc, #4]	; (80020fc <HAL_RCC_GetHCLKFreq+0x8>)
 80020f6:	6818      	ldr	r0, [r3, #0]
}
 80020f8:	4770      	bx	lr
 80020fa:	46c0      	nop			; (mov r8, r8)
 80020fc:	20000000 	.word	0x20000000

08002100 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8002100:	4b04      	ldr	r3, [pc, #16]	; (8002114 <HAL_RCC_GetPCLK1Freq+0x14>)
 8002102:	4a05      	ldr	r2, [pc, #20]	; (8002118 <HAL_RCC_GetPCLK1Freq+0x18>)
 8002104:	685b      	ldr	r3, [r3, #4]
 8002106:	055b      	lsls	r3, r3, #21
 8002108:	0f5b      	lsrs	r3, r3, #29
 800210a:	5cd3      	ldrb	r3, [r2, r3]
 800210c:	4a03      	ldr	r2, [pc, #12]	; (800211c <HAL_RCC_GetPCLK1Freq+0x1c>)
 800210e:	6810      	ldr	r0, [r2, #0]
 8002110:	40d8      	lsrs	r0, r3
}    
 8002112:	4770      	bx	lr
 8002114:	40021000 	.word	0x40021000
 8002118:	080046e2 	.word	0x080046e2
 800211c:	20000000 	.word	0x20000000

08002120 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002120:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002122:	6803      	ldr	r3, [r0, #0]
{
 8002124:	b085      	sub	sp, #20
 8002126:	0005      	movs	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002128:	03db      	lsls	r3, r3, #15
 800212a:	d528      	bpl.n	800217e <HAL_RCCEx_PeriphCLKConfig+0x5e>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800212c:	2280      	movs	r2, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 800212e:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002130:	4c37      	ldr	r4, [pc, #220]	; (8002210 <HAL_RCCEx_PeriphCLKConfig+0xf0>)
 8002132:	0552      	lsls	r2, r2, #21
 8002134:	69e3      	ldr	r3, [r4, #28]
    FlagStatus       pwrclkchanged = RESET;
 8002136:	9100      	str	r1, [sp, #0]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002138:	4213      	tst	r3, r2
 800213a:	d108      	bne.n	800214e <HAL_RCCEx_PeriphCLKConfig+0x2e>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 800213c:	69e3      	ldr	r3, [r4, #28]
 800213e:	4313      	orrs	r3, r2
 8002140:	61e3      	str	r3, [r4, #28]
 8002142:	69e3      	ldr	r3, [r4, #28]
 8002144:	4013      	ands	r3, r2
 8002146:	9303      	str	r3, [sp, #12]
 8002148:	9b03      	ldr	r3, [sp, #12]
      pwrclkchanged = SET;
 800214a:	2301      	movs	r3, #1
 800214c:	9300      	str	r3, [sp, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800214e:	2780      	movs	r7, #128	; 0x80
 8002150:	4e30      	ldr	r6, [pc, #192]	; (8002214 <HAL_RCCEx_PeriphCLKConfig+0xf4>)
 8002152:	007f      	lsls	r7, r7, #1
 8002154:	6833      	ldr	r3, [r6, #0]
 8002156:	423b      	tst	r3, r7
 8002158:	d026      	beq.n	80021a8 <HAL_RCCEx_PeriphCLKConfig+0x88>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800215a:	22c0      	movs	r2, #192	; 0xc0
 800215c:	6a23      	ldr	r3, [r4, #32]
 800215e:	0092      	lsls	r2, r2, #2
 8002160:	4013      	ands	r3, r2
 8002162:	4e2d      	ldr	r6, [pc, #180]	; (8002218 <HAL_RCCEx_PeriphCLKConfig+0xf8>)
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002164:	d132      	bne.n	80021cc <HAL_RCCEx_PeriphCLKConfig+0xac>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002166:	6a23      	ldr	r3, [r4, #32]
 8002168:	401e      	ands	r6, r3
 800216a:	686b      	ldr	r3, [r5, #4]
 800216c:	431e      	orrs	r6, r3

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800216e:	9b00      	ldr	r3, [sp, #0]
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002170:	6226      	str	r6, [r4, #32]
    if(pwrclkchanged == SET)
 8002172:	2b01      	cmp	r3, #1
 8002174:	d103      	bne.n	800217e <HAL_RCCEx_PeriphCLKConfig+0x5e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002176:	69e3      	ldr	r3, [r4, #28]
 8002178:	4a28      	ldr	r2, [pc, #160]	; (800221c <HAL_RCCEx_PeriphCLKConfig+0xfc>)
 800217a:	4013      	ands	r3, r2
 800217c:	61e3      	str	r3, [r4, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800217e:	682a      	ldr	r2, [r5, #0]
 8002180:	07d3      	lsls	r3, r2, #31
 8002182:	d506      	bpl.n	8002192 <HAL_RCCEx_PeriphCLKConfig+0x72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002184:	2003      	movs	r0, #3
 8002186:	4922      	ldr	r1, [pc, #136]	; (8002210 <HAL_RCCEx_PeriphCLKConfig+0xf0>)
 8002188:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 800218a:	4383      	bics	r3, r0
 800218c:	68a8      	ldr	r0, [r5, #8]
 800218e:	4303      	orrs	r3, r0
 8002190:	630b      	str	r3, [r1, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8002192:	2000      	movs	r0, #0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002194:	0693      	lsls	r3, r2, #26
 8002196:	d517      	bpl.n	80021c8 <HAL_RCCEx_PeriphCLKConfig+0xa8>
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002198:	2110      	movs	r1, #16
 800219a:	4a1d      	ldr	r2, [pc, #116]	; (8002210 <HAL_RCCEx_PeriphCLKConfig+0xf0>)
 800219c:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800219e:	438b      	bics	r3, r1
 80021a0:	68e9      	ldr	r1, [r5, #12]
 80021a2:	430b      	orrs	r3, r1
 80021a4:	6313      	str	r3, [r2, #48]	; 0x30
 80021a6:	e00f      	b.n	80021c8 <HAL_RCCEx_PeriphCLKConfig+0xa8>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80021a8:	6833      	ldr	r3, [r6, #0]
 80021aa:	433b      	orrs	r3, r7
 80021ac:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 80021ae:	f7ff f88f 	bl	80012d0 <HAL_GetTick>
 80021b2:	9001      	str	r0, [sp, #4]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021b4:	6833      	ldr	r3, [r6, #0]
 80021b6:	423b      	tst	r3, r7
 80021b8:	d1cf      	bne.n	800215a <HAL_RCCEx_PeriphCLKConfig+0x3a>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80021ba:	f7ff f889 	bl	80012d0 <HAL_GetTick>
 80021be:	9b01      	ldr	r3, [sp, #4]
 80021c0:	1ac0      	subs	r0, r0, r3
 80021c2:	2864      	cmp	r0, #100	; 0x64
 80021c4:	d9f6      	bls.n	80021b4 <HAL_RCCEx_PeriphCLKConfig+0x94>
          return HAL_TIMEOUT;
 80021c6:	2003      	movs	r0, #3
}
 80021c8:	b005      	add	sp, #20
 80021ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80021cc:	6869      	ldr	r1, [r5, #4]
 80021ce:	400a      	ands	r2, r1
 80021d0:	4293      	cmp	r3, r2
 80021d2:	d0c8      	beq.n	8002166 <HAL_RCCEx_PeriphCLKConfig+0x46>
      __HAL_RCC_BACKUPRESET_FORCE();
 80021d4:	2380      	movs	r3, #128	; 0x80
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80021d6:	6a22      	ldr	r2, [r4, #32]
      __HAL_RCC_BACKUPRESET_FORCE();
 80021d8:	6a20      	ldr	r0, [r4, #32]
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80021da:	0011      	movs	r1, r2
      __HAL_RCC_BACKUPRESET_FORCE();
 80021dc:	025b      	lsls	r3, r3, #9
 80021de:	4303      	orrs	r3, r0
 80021e0:	6223      	str	r3, [r4, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80021e2:	6a23      	ldr	r3, [r4, #32]
 80021e4:	480e      	ldr	r0, [pc, #56]	; (8002220 <HAL_RCCEx_PeriphCLKConfig+0x100>)
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80021e6:	4031      	ands	r1, r6
      __HAL_RCC_BACKUPRESET_RELEASE();
 80021e8:	4003      	ands	r3, r0
 80021ea:	6223      	str	r3, [r4, #32]
      RCC->BDCR = temp_reg;
 80021ec:	6221      	str	r1, [r4, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80021ee:	07d3      	lsls	r3, r2, #31
 80021f0:	d5b9      	bpl.n	8002166 <HAL_RCCEx_PeriphCLKConfig+0x46>
        tickstart = HAL_GetTick();
 80021f2:	f7ff f86d 	bl	80012d0 <HAL_GetTick>
 80021f6:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80021f8:	2202      	movs	r2, #2
 80021fa:	6a23      	ldr	r3, [r4, #32]
 80021fc:	4213      	tst	r3, r2
 80021fe:	d1b2      	bne.n	8002166 <HAL_RCCEx_PeriphCLKConfig+0x46>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002200:	f7ff f866 	bl	80012d0 <HAL_GetTick>
 8002204:	4b07      	ldr	r3, [pc, #28]	; (8002224 <HAL_RCCEx_PeriphCLKConfig+0x104>)
 8002206:	1bc0      	subs	r0, r0, r7
 8002208:	4298      	cmp	r0, r3
 800220a:	d9f5      	bls.n	80021f8 <HAL_RCCEx_PeriphCLKConfig+0xd8>
 800220c:	e7db      	b.n	80021c6 <HAL_RCCEx_PeriphCLKConfig+0xa6>
 800220e:	46c0      	nop			; (mov r8, r8)
 8002210:	40021000 	.word	0x40021000
 8002214:	40007000 	.word	0x40007000
 8002218:	fffffcff 	.word	0xfffffcff
 800221c:	efffffff 	.word	0xefffffff
 8002220:	fffeffff 	.word	0xfffeffff
 8002224:	00001388 	.word	0x00001388

08002228 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;

   /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002228:	2201      	movs	r2, #1
 800222a:	6a03      	ldr	r3, [r0, #32]
{
 800222c:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800222e:	4393      	bics	r3, r2
 8002230:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002232:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002234:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002236:	6985      	ldr	r5, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002238:	3272      	adds	r2, #114	; 0x72
 800223a:	4395      	bics	r5, r2
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800223c:	680a      	ldr	r2, [r1, #0]
 800223e:	4315      	orrs	r5, r2

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002240:	2202      	movs	r2, #2
 8002242:	4393      	bics	r3, r2
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002244:	688a      	ldr	r2, [r1, #8]
 8002246:	4313      	orrs	r3, r2

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002248:	4a11      	ldr	r2, [pc, #68]	; (8002290 <TIM_OC1_SetConfig+0x68>)
 800224a:	4290      	cmp	r0, r2
 800224c:	d005      	beq.n	800225a <TIM_OC1_SetConfig+0x32>
 800224e:	4e11      	ldr	r6, [pc, #68]	; (8002294 <TIM_OC1_SetConfig+0x6c>)
 8002250:	42b0      	cmp	r0, r6
 8002252:	d002      	beq.n	800225a <TIM_OC1_SetConfig+0x32>
 8002254:	4e10      	ldr	r6, [pc, #64]	; (8002298 <TIM_OC1_SetConfig+0x70>)
 8002256:	42b0      	cmp	r0, r6
 8002258:	d113      	bne.n	8002282 <TIM_OC1_SetConfig+0x5a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800225a:	2608      	movs	r6, #8
 800225c:	43b3      	bics	r3, r6
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800225e:	68ce      	ldr	r6, [r1, #12]
 8002260:	4333      	orrs	r3, r6
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8002262:	2604      	movs	r6, #4
 8002264:	43b3      	bics	r3, r6
  }

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8002266:	4290      	cmp	r0, r2
 8002268:	d005      	beq.n	8002276 <TIM_OC1_SetConfig+0x4e>
 800226a:	4a0a      	ldr	r2, [pc, #40]	; (8002294 <TIM_OC1_SetConfig+0x6c>)
 800226c:	4290      	cmp	r0, r2
 800226e:	d002      	beq.n	8002276 <TIM_OC1_SetConfig+0x4e>
 8002270:	4a09      	ldr	r2, [pc, #36]	; (8002298 <TIM_OC1_SetConfig+0x70>)
 8002272:	4290      	cmp	r0, r2
 8002274:	d105      	bne.n	8002282 <TIM_OC1_SetConfig+0x5a>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002276:	4a09      	ldr	r2, [pc, #36]	; (800229c <TIM_OC1_SetConfig+0x74>)
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002278:	698e      	ldr	r6, [r1, #24]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800227a:	4022      	ands	r2, r4
    tmpcr2 |= OC_Config->OCNIdleState;
 800227c:	694c      	ldr	r4, [r1, #20]
 800227e:	4334      	orrs	r4, r6
 8002280:	4314      	orrs	r4, r2

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002282:	684a      	ldr	r2, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8002284:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8002286:	6185      	str	r5, [r0, #24]
  TIMx->CCR1 = OC_Config->Pulse;
 8002288:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800228a:	6203      	str	r3, [r0, #32]
}
 800228c:	bd70      	pop	{r4, r5, r6, pc}
 800228e:	46c0      	nop			; (mov r8, r8)
 8002290:	40012c00 	.word	0x40012c00
 8002294:	40014400 	.word	0x40014400
 8002298:	40014800 	.word	0x40014800
 800229c:	fffffcff 	.word	0xfffffcff

080022a0 <TIM_OC3_SetConfig>:
  * @param  TIMx  to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80022a0:	b570      	push	{r4, r5, r6, lr}
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80022a2:	2573      	movs	r5, #115	; 0x73
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80022a4:	6a03      	ldr	r3, [r0, #32]
 80022a6:	4a16      	ldr	r2, [pc, #88]	; (8002300 <TIM_OC3_SetConfig+0x60>)
 80022a8:	4013      	ands	r3, r2
 80022aa:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 80022ac:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 80022ae:	6842      	ldr	r2, [r0, #4]
  tmpccmrx = TIMx->CCMR2;
 80022b0:	69c4      	ldr	r4, [r0, #28]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80022b2:	43ac      	bics	r4, r5
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80022b4:	680d      	ldr	r5, [r1, #0]
 80022b6:	432c      	orrs	r4, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80022b8:	4d12      	ldr	r5, [pc, #72]	; (8002304 <TIM_OC3_SetConfig+0x64>)
 80022ba:	402b      	ands	r3, r5
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80022bc:	688d      	ldr	r5, [r1, #8]
 80022be:	022d      	lsls	r5, r5, #8
 80022c0:	432b      	orrs	r3, r5

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80022c2:	4d11      	ldr	r5, [pc, #68]	; (8002308 <TIM_OC3_SetConfig+0x68>)
 80022c4:	42a8      	cmp	r0, r5
 80022c6:	d10e      	bne.n	80022e6 <TIM_OC3_SetConfig+0x46>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80022c8:	4d10      	ldr	r5, [pc, #64]	; (800230c <TIM_OC3_SetConfig+0x6c>)
 80022ca:	401d      	ands	r5, r3
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80022cc:	68cb      	ldr	r3, [r1, #12]
 80022ce:	021b      	lsls	r3, r3, #8
 80022d0:	432b      	orrs	r3, r5
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80022d2:	4d0f      	ldr	r5, [pc, #60]	; (8002310 <TIM_OC3_SetConfig+0x70>)
 80022d4:	402b      	ands	r3, r5
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80022d6:	4d0f      	ldr	r5, [pc, #60]	; (8002314 <TIM_OC3_SetConfig+0x74>)
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80022d8:	694e      	ldr	r6, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80022da:	4015      	ands	r5, r2
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80022dc:	698a      	ldr	r2, [r1, #24]
 80022de:	4332      	orrs	r2, r6
 80022e0:	0112      	lsls	r2, r2, #4
 80022e2:	432a      	orrs	r2, r5
 80022e4:	e005      	b.n	80022f2 <TIM_OC3_SetConfig+0x52>
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 80022e6:	4d0c      	ldr	r5, [pc, #48]	; (8002318 <TIM_OC3_SetConfig+0x78>)
 80022e8:	42a8      	cmp	r0, r5
 80022ea:	d0f4      	beq.n	80022d6 <TIM_OC3_SetConfig+0x36>
 80022ec:	4d0b      	ldr	r5, [pc, #44]	; (800231c <TIM_OC3_SetConfig+0x7c>)
 80022ee:	42a8      	cmp	r0, r5
 80022f0:	d0f1      	beq.n	80022d6 <TIM_OC3_SetConfig+0x36>
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80022f2:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80022f4:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR2 = tmpccmrx;
 80022f6:	61c4      	str	r4, [r0, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 80022f8:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80022fa:	6203      	str	r3, [r0, #32]
}
 80022fc:	bd70      	pop	{r4, r5, r6, pc}
 80022fe:	46c0      	nop			; (mov r8, r8)
 8002300:	fffffeff 	.word	0xfffffeff
 8002304:	fffffdff 	.word	0xfffffdff
 8002308:	40012c00 	.word	0x40012c00
 800230c:	fffff7ff 	.word	0xfffff7ff
 8002310:	fffffbff 	.word	0xfffffbff
 8002314:	ffffcfff 	.word	0xffffcfff
 8002318:	40014400 	.word	0x40014400
 800231c:	40014800 	.word	0x40014800

08002320 <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002320:	6a03      	ldr	r3, [r0, #32]
 8002322:	4a12      	ldr	r2, [pc, #72]	; (800236c <TIM_OC4_SetConfig+0x4c>)
{
 8002324:	b530      	push	{r4, r5, lr}
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002326:	4013      	ands	r3, r2
 8002328:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800232a:	6a02      	ldr	r2, [r0, #32]
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800232c:	4c10      	ldr	r4, [pc, #64]	; (8002370 <TIM_OC4_SetConfig+0x50>)
  tmpcr2 =  TIMx->CR2;
 800232e:	6843      	ldr	r3, [r0, #4]
  tmpccmrx = TIMx->CCMR2;
 8002330:	69c5      	ldr	r5, [r0, #28]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002332:	4025      	ands	r5, r4

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002334:	680c      	ldr	r4, [r1, #0]
 8002336:	0224      	lsls	r4, r4, #8
 8002338:	4325      	orrs	r5, r4

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800233a:	4c0e      	ldr	r4, [pc, #56]	; (8002374 <TIM_OC4_SetConfig+0x54>)
 800233c:	4022      	ands	r2, r4
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800233e:	688c      	ldr	r4, [r1, #8]
 8002340:	0324      	lsls	r4, r4, #12
 8002342:	4322      	orrs	r2, r4

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8002344:	4c0c      	ldr	r4, [pc, #48]	; (8002378 <TIM_OC4_SetConfig+0x58>)
 8002346:	42a0      	cmp	r0, r4
 8002348:	d005      	beq.n	8002356 <TIM_OC4_SetConfig+0x36>
 800234a:	4c0c      	ldr	r4, [pc, #48]	; (800237c <TIM_OC4_SetConfig+0x5c>)
 800234c:	42a0      	cmp	r0, r4
 800234e:	d002      	beq.n	8002356 <TIM_OC4_SetConfig+0x36>
 8002350:	4c0b      	ldr	r4, [pc, #44]	; (8002380 <TIM_OC4_SetConfig+0x60>)
 8002352:	42a0      	cmp	r0, r4
 8002354:	d104      	bne.n	8002360 <TIM_OC4_SetConfig+0x40>
  {
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

   /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002356:	4c0b      	ldr	r4, [pc, #44]	; (8002384 <TIM_OC4_SetConfig+0x64>)
 8002358:	4023      	ands	r3, r4
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800235a:	694c      	ldr	r4, [r1, #20]
 800235c:	01a4      	lsls	r4, r4, #6
 800235e:	4323      	orrs	r3, r4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002360:	6043      	str	r3, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002362:	684b      	ldr	r3, [r1, #4]
  TIMx->CCMR2 = tmpccmrx;
 8002364:	61c5      	str	r5, [r0, #28]
  TIMx->CCR4 = OC_Config->Pulse;
 8002366:	6403      	str	r3, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002368:	6202      	str	r2, [r0, #32]
}
 800236a:	bd30      	pop	{r4, r5, pc}
 800236c:	ffffefff 	.word	0xffffefff
 8002370:	ffff8cff 	.word	0xffff8cff
 8002374:	ffffdfff 	.word	0xffffdfff
 8002378:	40012c00 	.word	0x40012c00
 800237c:	40014400 	.word	0x40014400
 8002380:	40014800 	.word	0x40014800
 8002384:	ffffbfff 	.word	0xffffbfff

08002388 <HAL_TIM_Base_Start_IT>:
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002388:	2201      	movs	r2, #1
 800238a:	6803      	ldr	r3, [r0, #0]
 800238c:	68d9      	ldr	r1, [r3, #12]
}
 800238e:	2000      	movs	r0, #0
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002390:	4311      	orrs	r1, r2
 8002392:	60d9      	str	r1, [r3, #12]
  __HAL_TIM_ENABLE(htim);
 8002394:	6819      	ldr	r1, [r3, #0]
 8002396:	430a      	orrs	r2, r1
 8002398:	601a      	str	r2, [r3, #0]
}
 800239a:	4770      	bx	lr

0800239c <HAL_TIM_TriggerCallback>:
 800239c:	4770      	bx	lr

0800239e <HAL_TIM_IRQHandler>:
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800239e:	2202      	movs	r2, #2
 80023a0:	6803      	ldr	r3, [r0, #0]
{
 80023a2:	b510      	push	{r4, lr}
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80023a4:	6919      	ldr	r1, [r3, #16]
{
 80023a6:	0004      	movs	r4, r0
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80023a8:	4211      	tst	r1, r2
 80023aa:	d00e      	beq.n	80023ca <HAL_TIM_IRQHandler+0x2c>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 80023ac:	68d9      	ldr	r1, [r3, #12]
 80023ae:	4211      	tst	r1, r2
 80023b0:	d00b      	beq.n	80023ca <HAL_TIM_IRQHandler+0x2c>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80023b2:	3a05      	subs	r2, #5
 80023b4:	611a      	str	r2, [r3, #16]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80023b6:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80023b8:	3204      	adds	r2, #4
 80023ba:	7702      	strb	r2, [r0, #28]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80023bc:	079b      	lsls	r3, r3, #30
 80023be:	d100      	bne.n	80023c2 <HAL_TIM_IRQHandler+0x24>
 80023c0:	e079      	b.n	80024b6 <HAL_TIM_IRQHandler+0x118>
          HAL_TIM_IC_CaptureCallback(htim);
 80023c2:	f000 fde5 	bl	8002f90 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80023c6:	2300      	movs	r3, #0
 80023c8:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80023ca:	2204      	movs	r2, #4
 80023cc:	6823      	ldr	r3, [r4, #0]
 80023ce:	6919      	ldr	r1, [r3, #16]
 80023d0:	4211      	tst	r1, r2
 80023d2:	d010      	beq.n	80023f6 <HAL_TIM_IRQHandler+0x58>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 80023d4:	68d9      	ldr	r1, [r3, #12]
 80023d6:	4211      	tst	r1, r2
 80023d8:	d00d      	beq.n	80023f6 <HAL_TIM_IRQHandler+0x58>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80023da:	3a09      	subs	r2, #9
 80023dc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80023de:	3207      	adds	r2, #7
 80023e0:	7722      	strb	r2, [r4, #28]
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80023e2:	699a      	ldr	r2, [r3, #24]
 80023e4:	23c0      	movs	r3, #192	; 0xc0
 80023e6:	009b      	lsls	r3, r3, #2
        HAL_TIM_IC_CaptureCallback(htim);
 80023e8:	0020      	movs	r0, r4
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80023ea:	421a      	tst	r2, r3
 80023ec:	d069      	beq.n	80024c2 <HAL_TIM_IRQHandler+0x124>
        HAL_TIM_IC_CaptureCallback(htim);
 80023ee:	f000 fdcf 	bl	8002f90 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80023f2:	2300      	movs	r3, #0
 80023f4:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80023f6:	2208      	movs	r2, #8
 80023f8:	6823      	ldr	r3, [r4, #0]
 80023fa:	6919      	ldr	r1, [r3, #16]
 80023fc:	4211      	tst	r1, r2
 80023fe:	d00e      	beq.n	800241e <HAL_TIM_IRQHandler+0x80>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8002400:	68d9      	ldr	r1, [r3, #12]
 8002402:	4211      	tst	r1, r2
 8002404:	d00b      	beq.n	800241e <HAL_TIM_IRQHandler+0x80>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002406:	3a11      	subs	r2, #17
 8002408:	611a      	str	r2, [r3, #16]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800240a:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800240c:	320d      	adds	r2, #13
 800240e:	7722      	strb	r2, [r4, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 8002410:	0020      	movs	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002412:	079b      	lsls	r3, r3, #30
 8002414:	d05b      	beq.n	80024ce <HAL_TIM_IRQHandler+0x130>
        HAL_TIM_IC_CaptureCallback(htim);
 8002416:	f000 fdbb 	bl	8002f90 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800241a:	2300      	movs	r3, #0
 800241c:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800241e:	2210      	movs	r2, #16
 8002420:	6823      	ldr	r3, [r4, #0]
 8002422:	6919      	ldr	r1, [r3, #16]
 8002424:	4211      	tst	r1, r2
 8002426:	d010      	beq.n	800244a <HAL_TIM_IRQHandler+0xac>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 8002428:	68d9      	ldr	r1, [r3, #12]
 800242a:	4211      	tst	r1, r2
 800242c:	d00d      	beq.n	800244a <HAL_TIM_IRQHandler+0xac>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800242e:	3a21      	subs	r2, #33	; 0x21
 8002430:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002432:	3219      	adds	r2, #25
 8002434:	7722      	strb	r2, [r4, #28]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002436:	69da      	ldr	r2, [r3, #28]
 8002438:	23c0      	movs	r3, #192	; 0xc0
 800243a:	009b      	lsls	r3, r3, #2
        HAL_TIM_IC_CaptureCallback(htim);
 800243c:	0020      	movs	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800243e:	421a      	tst	r2, r3
 8002440:	d04b      	beq.n	80024da <HAL_TIM_IRQHandler+0x13c>
        HAL_TIM_IC_CaptureCallback(htim);
 8002442:	f000 fda5 	bl	8002f90 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002446:	2300      	movs	r3, #0
 8002448:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800244a:	2201      	movs	r2, #1
 800244c:	6823      	ldr	r3, [r4, #0]
 800244e:	6919      	ldr	r1, [r3, #16]
 8002450:	4211      	tst	r1, r2
 8002452:	d007      	beq.n	8002464 <HAL_TIM_IRQHandler+0xc6>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 8002454:	68d9      	ldr	r1, [r3, #12]
 8002456:	4211      	tst	r1, r2
 8002458:	d004      	beq.n	8002464 <HAL_TIM_IRQHandler+0xc6>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800245a:	3a03      	subs	r2, #3
 800245c:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 800245e:	0020      	movs	r0, r4
 8002460:	f000 fd72 	bl	8002f48 <HAL_TIM_PeriodElapsedCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002464:	2280      	movs	r2, #128	; 0x80
 8002466:	6823      	ldr	r3, [r4, #0]
 8002468:	6919      	ldr	r1, [r3, #16]
 800246a:	4211      	tst	r1, r2
 800246c:	d008      	beq.n	8002480 <HAL_TIM_IRQHandler+0xe2>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 800246e:	68d9      	ldr	r1, [r3, #12]
 8002470:	4211      	tst	r1, r2
 8002472:	d005      	beq.n	8002480 <HAL_TIM_IRQHandler+0xe2>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002474:	3a02      	subs	r2, #2
 8002476:	3aff      	subs	r2, #255	; 0xff
 8002478:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 800247a:	0020      	movs	r0, r4
 800247c:	f000 f9bc 	bl	80027f8 <HAL_TIMEx_BreakCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002480:	2240      	movs	r2, #64	; 0x40
 8002482:	6823      	ldr	r3, [r4, #0]
 8002484:	6919      	ldr	r1, [r3, #16]
 8002486:	4211      	tst	r1, r2
 8002488:	d007      	beq.n	800249a <HAL_TIM_IRQHandler+0xfc>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 800248a:	68d9      	ldr	r1, [r3, #12]
 800248c:	4211      	tst	r1, r2
 800248e:	d004      	beq.n	800249a <HAL_TIM_IRQHandler+0xfc>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002490:	3a81      	subs	r2, #129	; 0x81
 8002492:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8002494:	0020      	movs	r0, r4
 8002496:	f7ff ff81 	bl	800239c <HAL_TIM_TriggerCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800249a:	2220      	movs	r2, #32
 800249c:	6823      	ldr	r3, [r4, #0]
 800249e:	6919      	ldr	r1, [r3, #16]
 80024a0:	4211      	tst	r1, r2
 80024a2:	d007      	beq.n	80024b4 <HAL_TIM_IRQHandler+0x116>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 80024a4:	68d9      	ldr	r1, [r3, #12]
 80024a6:	4211      	tst	r1, r2
 80024a8:	d004      	beq.n	80024b4 <HAL_TIM_IRQHandler+0x116>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80024aa:	3a41      	subs	r2, #65	; 0x41
 80024ac:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 80024ae:	0020      	movs	r0, r4
 80024b0:	f000 f9a1 	bl	80027f6 <HAL_TIMEx_CommutationCallback>
}
 80024b4:	bd10      	pop	{r4, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80024b6:	f000 fd65 	bl	8002f84 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80024ba:	0020      	movs	r0, r4
 80024bc:	f000 fd6e 	bl	8002f9c <HAL_TIM_PWM_PulseFinishedCallback>
 80024c0:	e781      	b.n	80023c6 <HAL_TIM_IRQHandler+0x28>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80024c2:	f000 fd5f 	bl	8002f84 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80024c6:	0020      	movs	r0, r4
 80024c8:	f000 fd68 	bl	8002f9c <HAL_TIM_PWM_PulseFinishedCallback>
 80024cc:	e791      	b.n	80023f2 <HAL_TIM_IRQHandler+0x54>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80024ce:	f000 fd59 	bl	8002f84 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80024d2:	0020      	movs	r0, r4
 80024d4:	f000 fd62 	bl	8002f9c <HAL_TIM_PWM_PulseFinishedCallback>
 80024d8:	e79f      	b.n	800241a <HAL_TIM_IRQHandler+0x7c>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80024da:	f000 fd53 	bl	8002f84 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80024de:	0020      	movs	r0, r4
 80024e0:	f000 fd5c 	bl	8002f9c <HAL_TIM_PWM_PulseFinishedCallback>
 80024e4:	e7af      	b.n	8002446 <HAL_TIM_IRQHandler+0xa8>
	...

080024e8 <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80024e8:	4a19      	ldr	r2, [pc, #100]	; (8002550 <TIM_Base_SetConfig+0x68>)
{
 80024ea:	b510      	push	{r4, lr}
  tmpcr1 = TIMx->CR1;
 80024ec:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80024ee:	4290      	cmp	r0, r2
 80024f0:	d002      	beq.n	80024f8 <TIM_Base_SetConfig+0x10>
 80024f2:	4c18      	ldr	r4, [pc, #96]	; (8002554 <TIM_Base_SetConfig+0x6c>)
 80024f4:	42a0      	cmp	r0, r4
 80024f6:	d108      	bne.n	800250a <TIM_Base_SetConfig+0x22>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80024f8:	2470      	movs	r4, #112	; 0x70
 80024fa:	43a3      	bics	r3, r4
    tmpcr1 |= Structure->CounterMode;
 80024fc:	684c      	ldr	r4, [r1, #4]
 80024fe:	4323      	orrs	r3, r4
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002500:	4290      	cmp	r0, r2
 8002502:	d00b      	beq.n	800251c <TIM_Base_SetConfig+0x34>
 8002504:	4c13      	ldr	r4, [pc, #76]	; (8002554 <TIM_Base_SetConfig+0x6c>)
 8002506:	42a0      	cmp	r0, r4
 8002508:	d008      	beq.n	800251c <TIM_Base_SetConfig+0x34>
 800250a:	4c13      	ldr	r4, [pc, #76]	; (8002558 <TIM_Base_SetConfig+0x70>)
 800250c:	42a0      	cmp	r0, r4
 800250e:	d005      	beq.n	800251c <TIM_Base_SetConfig+0x34>
 8002510:	4c12      	ldr	r4, [pc, #72]	; (800255c <TIM_Base_SetConfig+0x74>)
 8002512:	42a0      	cmp	r0, r4
 8002514:	d002      	beq.n	800251c <TIM_Base_SetConfig+0x34>
 8002516:	4c12      	ldr	r4, [pc, #72]	; (8002560 <TIM_Base_SetConfig+0x78>)
 8002518:	42a0      	cmp	r0, r4
 800251a:	d103      	bne.n	8002524 <TIM_Base_SetConfig+0x3c>
    tmpcr1 &= ~TIM_CR1_CKD;
 800251c:	4c11      	ldr	r4, [pc, #68]	; (8002564 <TIM_Base_SetConfig+0x7c>)
 800251e:	4023      	ands	r3, r4
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002520:	68cc      	ldr	r4, [r1, #12]
 8002522:	4323      	orrs	r3, r4
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002524:	2480      	movs	r4, #128	; 0x80
 8002526:	43a3      	bics	r3, r4
 8002528:	694c      	ldr	r4, [r1, #20]
 800252a:	4323      	orrs	r3, r4
  TIMx->CR1 = tmpcr1;
 800252c:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800252e:	688b      	ldr	r3, [r1, #8]
 8002530:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8002532:	680b      	ldr	r3, [r1, #0]
 8002534:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002536:	4290      	cmp	r0, r2
 8002538:	d005      	beq.n	8002546 <TIM_Base_SetConfig+0x5e>
 800253a:	4b08      	ldr	r3, [pc, #32]	; (800255c <TIM_Base_SetConfig+0x74>)
 800253c:	4298      	cmp	r0, r3
 800253e:	d002      	beq.n	8002546 <TIM_Base_SetConfig+0x5e>
 8002540:	4b07      	ldr	r3, [pc, #28]	; (8002560 <TIM_Base_SetConfig+0x78>)
 8002542:	4298      	cmp	r0, r3
 8002544:	d101      	bne.n	800254a <TIM_Base_SetConfig+0x62>
    TIMx->RCR = Structure->RepetitionCounter;
 8002546:	690b      	ldr	r3, [r1, #16]
 8002548:	6303      	str	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 800254a:	2301      	movs	r3, #1
 800254c:	6143      	str	r3, [r0, #20]
}
 800254e:	bd10      	pop	{r4, pc}
 8002550:	40012c00 	.word	0x40012c00
 8002554:	40000400 	.word	0x40000400
 8002558:	40002000 	.word	0x40002000
 800255c:	40014400 	.word	0x40014400
 8002560:	40014800 	.word	0x40014800
 8002564:	fffffcff 	.word	0xfffffcff

08002568 <HAL_TIM_Base_Init>:
{
 8002568:	b570      	push	{r4, r5, r6, lr}
 800256a:	0004      	movs	r4, r0
    return HAL_ERROR;
 800256c:	2001      	movs	r0, #1
  if(htim == NULL)
 800256e:	2c00      	cmp	r4, #0
 8002570:	d014      	beq.n	800259c <HAL_TIM_Base_Init+0x34>
  if(htim->State == HAL_TIM_STATE_RESET)
 8002572:	0025      	movs	r5, r4
 8002574:	353d      	adds	r5, #61	; 0x3d
 8002576:	782b      	ldrb	r3, [r5, #0]
 8002578:	b2db      	uxtb	r3, r3
 800257a:	2b00      	cmp	r3, #0
 800257c:	d105      	bne.n	800258a <HAL_TIM_Base_Init+0x22>
    htim->Lock = HAL_UNLOCKED;
 800257e:	0022      	movs	r2, r4
 8002580:	323c      	adds	r2, #60	; 0x3c
 8002582:	7013      	strb	r3, [r2, #0]
    HAL_TIM_Base_MspInit(htim);
 8002584:	0020      	movs	r0, r4
 8002586:	f001 f877 	bl	8003678 <HAL_TIM_Base_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 800258a:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800258c:	6820      	ldr	r0, [r4, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 800258e:	702b      	strb	r3, [r5, #0]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002590:	1d21      	adds	r1, r4, #4
 8002592:	f7ff ffa9 	bl	80024e8 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8002596:	2301      	movs	r3, #1
  return HAL_OK;
 8002598:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 800259a:	702b      	strb	r3, [r5, #0]
}
 800259c:	bd70      	pop	{r4, r5, r6, pc}

0800259e <HAL_TIM_PWM_Init>:
{
 800259e:	b570      	push	{r4, r5, r6, lr}
 80025a0:	0004      	movs	r4, r0
    return HAL_ERROR;
 80025a2:	2001      	movs	r0, #1
  if(htim == NULL)
 80025a4:	2c00      	cmp	r4, #0
 80025a6:	d014      	beq.n	80025d2 <HAL_TIM_PWM_Init+0x34>
  if(htim->State == HAL_TIM_STATE_RESET)
 80025a8:	0025      	movs	r5, r4
 80025aa:	353d      	adds	r5, #61	; 0x3d
 80025ac:	782b      	ldrb	r3, [r5, #0]
 80025ae:	b2db      	uxtb	r3, r3
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d105      	bne.n	80025c0 <HAL_TIM_PWM_Init+0x22>
    htim->Lock = HAL_UNLOCKED;
 80025b4:	0022      	movs	r2, r4
 80025b6:	323c      	adds	r2, #60	; 0x3c
 80025b8:	7013      	strb	r3, [r2, #0]
    HAL_TIM_PWM_MspInit(htim);
 80025ba:	0020      	movs	r0, r4
 80025bc:	f001 f840 	bl	8003640 <HAL_TIM_PWM_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 80025c0:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80025c2:	6820      	ldr	r0, [r4, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 80025c4:	702b      	strb	r3, [r5, #0]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80025c6:	1d21      	adds	r1, r4, #4
 80025c8:	f7ff ff8e 	bl	80024e8 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 80025cc:	2301      	movs	r3, #1
  return HAL_OK;
 80025ce:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 80025d0:	702b      	strb	r3, [r5, #0]
}
 80025d2:	bd70      	pop	{r4, r5, r6, pc}

080025d4 <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80025d4:	2210      	movs	r2, #16
 80025d6:	6a03      	ldr	r3, [r0, #32]
{
 80025d8:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80025da:	4393      	bics	r3, r2
 80025dc:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 80025de:	6a02      	ldr	r2, [r0, #32]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80025e0:	4d15      	ldr	r5, [pc, #84]	; (8002638 <TIM_OC2_SetConfig+0x64>)
  tmpcr2 =  TIMx->CR2;
 80025e2:	6843      	ldr	r3, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 80025e4:	6984      	ldr	r4, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80025e6:	402c      	ands	r4, r5
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80025e8:	680d      	ldr	r5, [r1, #0]
 80025ea:	022d      	lsls	r5, r5, #8
 80025ec:	432c      	orrs	r4, r5
  tmpccer &= ~TIM_CCER_CC2P;
 80025ee:	2520      	movs	r5, #32
 80025f0:	43aa      	bics	r2, r5
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80025f2:	688d      	ldr	r5, [r1, #8]
 80025f4:	012d      	lsls	r5, r5, #4
 80025f6:	432a      	orrs	r2, r5
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80025f8:	4d10      	ldr	r5, [pc, #64]	; (800263c <TIM_OC2_SetConfig+0x68>)
 80025fa:	42a8      	cmp	r0, r5
 80025fc:	d10f      	bne.n	800261e <TIM_OC2_SetConfig+0x4a>
    tmpccer &= ~TIM_CCER_CC2NP;
 80025fe:	2580      	movs	r5, #128	; 0x80
 8002600:	43aa      	bics	r2, r5
 8002602:	0015      	movs	r5, r2
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002604:	68ca      	ldr	r2, [r1, #12]
 8002606:	0112      	lsls	r2, r2, #4
 8002608:	432a      	orrs	r2, r5
    tmpccer &= ~TIM_CCER_CC2NE;
 800260a:	2540      	movs	r5, #64	; 0x40
 800260c:	43aa      	bics	r2, r5
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800260e:	4d0c      	ldr	r5, [pc, #48]	; (8002640 <TIM_OC2_SetConfig+0x6c>)
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002610:	694e      	ldr	r6, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002612:	401d      	ands	r5, r3
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002614:	698b      	ldr	r3, [r1, #24]
 8002616:	4333      	orrs	r3, r6
 8002618:	009b      	lsls	r3, r3, #2
 800261a:	432b      	orrs	r3, r5
 800261c:	e005      	b.n	800262a <TIM_OC2_SetConfig+0x56>
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800261e:	4d09      	ldr	r5, [pc, #36]	; (8002644 <TIM_OC2_SetConfig+0x70>)
 8002620:	42a8      	cmp	r0, r5
 8002622:	d0f4      	beq.n	800260e <TIM_OC2_SetConfig+0x3a>
 8002624:	4d08      	ldr	r5, [pc, #32]	; (8002648 <TIM_OC2_SetConfig+0x74>)
 8002626:	42a8      	cmp	r0, r5
 8002628:	d0f1      	beq.n	800260e <TIM_OC2_SetConfig+0x3a>
  TIMx->CR2 = tmpcr2;
 800262a:	6043      	str	r3, [r0, #4]
  TIMx->CCR2 = OC_Config->Pulse;
 800262c:	684b      	ldr	r3, [r1, #4]
  TIMx->CCMR1 = tmpccmrx;
 800262e:	6184      	str	r4, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8002630:	6383      	str	r3, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8002632:	6202      	str	r2, [r0, #32]
}
 8002634:	bd70      	pop	{r4, r5, r6, pc}
 8002636:	46c0      	nop			; (mov r8, r8)
 8002638:	ffff8cff 	.word	0xffff8cff
 800263c:	40012c00 	.word	0x40012c00
 8002640:	fffff3ff 	.word	0xfffff3ff
 8002644:	40014400 	.word	0x40014400
 8002648:	40014800 	.word	0x40014800

0800264c <HAL_TIM_PWM_ConfigChannel>:
{
 800264c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 800264e:	0006      	movs	r6, r0
 8002650:	2302      	movs	r3, #2
 8002652:	363c      	adds	r6, #60	; 0x3c
{
 8002654:	000d      	movs	r5, r1
  __HAL_LOCK(htim);
 8002656:	7831      	ldrb	r1, [r6, #0]
{
 8002658:	0004      	movs	r4, r0
  __HAL_LOCK(htim);
 800265a:	0018      	movs	r0, r3
 800265c:	2901      	cmp	r1, #1
 800265e:	d025      	beq.n	80026ac <HAL_TIM_PWM_ConfigChannel+0x60>
  htim->State = HAL_TIM_STATE_BUSY;
 8002660:	0027      	movs	r7, r4
  __HAL_LOCK(htim);
 8002662:	2101      	movs	r1, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8002664:	373d      	adds	r7, #61	; 0x3d
  __HAL_LOCK(htim);
 8002666:	7031      	strb	r1, [r6, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8002668:	703b      	strb	r3, [r7, #0]
  switch (Channel)
 800266a:	2a0c      	cmp	r2, #12
 800266c:	d81a      	bhi.n	80026a4 <HAL_TIM_PWM_ConfigChannel+0x58>
 800266e:	0010      	movs	r0, r2
 8002670:	f7fd fd52 	bl	8000118 <__gnu_thumb1_case_uqi>
 8002674:	18181807 	.word	0x18181807
 8002678:	1818181d 	.word	0x1818181d
 800267c:	1818182f 	.word	0x1818182f
 8002680:	41          	.byte	0x41
 8002681:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002682:	0029      	movs	r1, r5
 8002684:	6820      	ldr	r0, [r4, #0]
 8002686:	f7ff fdcf 	bl	8002228 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800268a:	2208      	movs	r2, #8
 800268c:	6823      	ldr	r3, [r4, #0]
 800268e:	6999      	ldr	r1, [r3, #24]
 8002690:	430a      	orrs	r2, r1
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002692:	2104      	movs	r1, #4
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002694:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002696:	699a      	ldr	r2, [r3, #24]
 8002698:	438a      	bics	r2, r1
 800269a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800269c:	699a      	ldr	r2, [r3, #24]
 800269e:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80026a0:	430a      	orrs	r2, r1
 80026a2:	619a      	str	r2, [r3, #24]
  htim->State = HAL_TIM_STATE_READY;
 80026a4:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 80026a6:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 80026a8:	703b      	strb	r3, [r7, #0]
  __HAL_UNLOCK(htim);
 80026aa:	7030      	strb	r0, [r6, #0]
}
 80026ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80026ae:	0029      	movs	r1, r5
 80026b0:	6820      	ldr	r0, [r4, #0]
 80026b2:	f7ff ff8f 	bl	80025d4 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80026b6:	2280      	movs	r2, #128	; 0x80
 80026b8:	6823      	ldr	r3, [r4, #0]
 80026ba:	0112      	lsls	r2, r2, #4
 80026bc:	6999      	ldr	r1, [r3, #24]
 80026be:	430a      	orrs	r2, r1
 80026c0:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80026c2:	699a      	ldr	r2, [r3, #24]
 80026c4:	4915      	ldr	r1, [pc, #84]	; (800271c <HAL_TIM_PWM_ConfigChannel+0xd0>)
 80026c6:	400a      	ands	r2, r1
 80026c8:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80026ca:	692a      	ldr	r2, [r5, #16]
 80026cc:	6999      	ldr	r1, [r3, #24]
 80026ce:	0212      	lsls	r2, r2, #8
 80026d0:	e7e6      	b.n	80026a0 <HAL_TIM_PWM_ConfigChannel+0x54>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80026d2:	0029      	movs	r1, r5
 80026d4:	6820      	ldr	r0, [r4, #0]
 80026d6:	f7ff fde3 	bl	80022a0 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80026da:	2208      	movs	r2, #8
 80026dc:	6823      	ldr	r3, [r4, #0]
 80026de:	69d9      	ldr	r1, [r3, #28]
 80026e0:	430a      	orrs	r2, r1
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80026e2:	2104      	movs	r1, #4
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80026e4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80026e6:	69da      	ldr	r2, [r3, #28]
 80026e8:	438a      	bics	r2, r1
 80026ea:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80026ec:	69da      	ldr	r2, [r3, #28]
 80026ee:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80026f0:	430a      	orrs	r2, r1
 80026f2:	61da      	str	r2, [r3, #28]
    break;
 80026f4:	e7d6      	b.n	80026a4 <HAL_TIM_PWM_ConfigChannel+0x58>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80026f6:	0029      	movs	r1, r5
 80026f8:	6820      	ldr	r0, [r4, #0]
 80026fa:	f7ff fe11 	bl	8002320 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80026fe:	2280      	movs	r2, #128	; 0x80
 8002700:	6823      	ldr	r3, [r4, #0]
 8002702:	0112      	lsls	r2, r2, #4
 8002704:	69d9      	ldr	r1, [r3, #28]
 8002706:	430a      	orrs	r2, r1
 8002708:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800270a:	69da      	ldr	r2, [r3, #28]
 800270c:	4903      	ldr	r1, [pc, #12]	; (800271c <HAL_TIM_PWM_ConfigChannel+0xd0>)
 800270e:	400a      	ands	r2, r1
 8002710:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002712:	692a      	ldr	r2, [r5, #16]
 8002714:	69d9      	ldr	r1, [r3, #28]
 8002716:	0212      	lsls	r2, r2, #8
 8002718:	e7ea      	b.n	80026f0 <HAL_TIM_PWM_ConfigChannel+0xa4>
 800271a:	46c0      	nop			; (mov r8, r8)
 800271c:	fffffbff 	.word	0xfffffbff

08002720 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_Disable.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef* TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8002720:	b510      	push	{r4, lr}

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;
 8002722:	2401      	movs	r4, #1
 8002724:	408c      	lsls	r4, r1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;

  /* Set or reset the CCxE Bit */
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 8002726:	408a      	lsls	r2, r1
  TIMx->CCER &= ~tmp;
 8002728:	6a03      	ldr	r3, [r0, #32]
 800272a:	43a3      	bics	r3, r4
 800272c:	6203      	str	r3, [r0, #32]
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 800272e:	6a03      	ldr	r3, [r0, #32]
 8002730:	431a      	orrs	r2, r3
 8002732:	6202      	str	r2, [r0, #32]
}
 8002734:	bd10      	pop	{r4, pc}
	...

08002738 <HAL_TIM_PWM_Start_IT>:
{
 8002738:	b510      	push	{r4, lr}
 800273a:	0004      	movs	r4, r0
  switch (Channel)
 800273c:	290c      	cmp	r1, #12
 800273e:	d80e      	bhi.n	800275e <HAL_TIM_PWM_Start_IT+0x26>
 8002740:	0008      	movs	r0, r1
 8002742:	f7fd fce9 	bl	8000118 <__gnu_thumb1_case_uqi>
 8002746:	0c07      	.short	0x0c07
 8002748:	0c250c0c 	.word	0x0c250c0c
 800274c:	0c290c0c 	.word	0x0c290c0c
 8002750:	0c0c      	.short	0x0c0c
 8002752:	2d          	.byte	0x2d
 8002753:	00          	.byte	0x00
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8002754:	2302      	movs	r3, #2
 8002756:	6822      	ldr	r2, [r4, #0]
 8002758:	68d0      	ldr	r0, [r2, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800275a:	4303      	orrs	r3, r0
 800275c:	60d3      	str	r3, [r2, #12]
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800275e:	2201      	movs	r2, #1
 8002760:	6820      	ldr	r0, [r4, #0]
 8002762:	f7ff ffdd 	bl	8002720 <TIM_CCxChannelCmd>
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002766:	6823      	ldr	r3, [r4, #0]
 8002768:	4a0f      	ldr	r2, [pc, #60]	; (80027a8 <HAL_TIM_PWM_Start_IT+0x70>)
 800276a:	4293      	cmp	r3, r2
 800276c:	d005      	beq.n	800277a <HAL_TIM_PWM_Start_IT+0x42>
 800276e:	4a0f      	ldr	r2, [pc, #60]	; (80027ac <HAL_TIM_PWM_Start_IT+0x74>)
 8002770:	4293      	cmp	r3, r2
 8002772:	d002      	beq.n	800277a <HAL_TIM_PWM_Start_IT+0x42>
 8002774:	4a0e      	ldr	r2, [pc, #56]	; (80027b0 <HAL_TIM_PWM_Start_IT+0x78>)
 8002776:	4293      	cmp	r3, r2
 8002778:	d104      	bne.n	8002784 <HAL_TIM_PWM_Start_IT+0x4c>
    __HAL_TIM_MOE_ENABLE(htim);
 800277a:	2280      	movs	r2, #128	; 0x80
 800277c:	6c59      	ldr	r1, [r3, #68]	; 0x44
 800277e:	0212      	lsls	r2, r2, #8
 8002780:	430a      	orrs	r2, r1
 8002782:	645a      	str	r2, [r3, #68]	; 0x44
  __HAL_TIM_ENABLE(htim);
 8002784:	2201      	movs	r2, #1
 8002786:	6819      	ldr	r1, [r3, #0]
}
 8002788:	2000      	movs	r0, #0
  __HAL_TIM_ENABLE(htim);
 800278a:	430a      	orrs	r2, r1
 800278c:	601a      	str	r2, [r3, #0]
}
 800278e:	bd10      	pop	{r4, pc}
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8002790:	6822      	ldr	r2, [r4, #0]
 8002792:	2304      	movs	r3, #4
 8002794:	68d0      	ldr	r0, [r2, #12]
 8002796:	e7e0      	b.n	800275a <HAL_TIM_PWM_Start_IT+0x22>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8002798:	6822      	ldr	r2, [r4, #0]
 800279a:	2308      	movs	r3, #8
 800279c:	68d0      	ldr	r0, [r2, #12]
 800279e:	e7dc      	b.n	800275a <HAL_TIM_PWM_Start_IT+0x22>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80027a0:	6822      	ldr	r2, [r4, #0]
 80027a2:	2310      	movs	r3, #16
 80027a4:	68d0      	ldr	r0, [r2, #12]
 80027a6:	e7d8      	b.n	800275a <HAL_TIM_PWM_Start_IT+0x22>
 80027a8:	40012c00 	.word	0x40012c00
 80027ac:	40014400 	.word	0x40014400
 80027b0:	40014800 	.word	0x40014800

080027b4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         contains the selected trigger output (TRGO) and the Master/Slave 
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim, TIM_MasterConfigTypeDef * sMasterConfig)
{
 80027b4:	b530      	push	{r4, r5, lr}
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  __HAL_LOCK(htim);
 80027b6:	0004      	movs	r4, r0
 80027b8:	343c      	adds	r4, #60	; 0x3c
 80027ba:	7822      	ldrb	r2, [r4, #0]
{
 80027bc:	0003      	movs	r3, r0
 80027be:	2002      	movs	r0, #2
  __HAL_LOCK(htim);
 80027c0:	2a01      	cmp	r2, #1
 80027c2:	d017      	beq.n	80027f4 <HAL_TIMEx_MasterConfigSynchronization+0x40>

  htim->State = HAL_TIM_STATE_BUSY;
 80027c4:	001d      	movs	r5, r3

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 80027c6:	681b      	ldr	r3, [r3, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 80027c8:	353d      	adds	r5, #61	; 0x3d
 80027ca:	7028      	strb	r0, [r5, #0]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 80027cc:	685a      	ldr	r2, [r3, #4]
 80027ce:	306e      	adds	r0, #110	; 0x6e
 80027d0:	4382      	bics	r2, r0
 80027d2:	605a      	str	r2, [r3, #4]
  /* Select the TRGO source */
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 80027d4:	685a      	ldr	r2, [r3, #4]
 80027d6:	6808      	ldr	r0, [r1, #0]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 80027d8:	6849      	ldr	r1, [r1, #4]
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 80027da:	4302      	orrs	r2, r0
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 80027dc:	2080      	movs	r0, #128	; 0x80
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 80027de:	605a      	str	r2, [r3, #4]
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 80027e0:	689a      	ldr	r2, [r3, #8]
 80027e2:	4382      	bics	r2, r0
 80027e4:	609a      	str	r2, [r3, #8]
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 80027e6:	689a      	ldr	r2, [r3, #8]

  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 80027e8:	2000      	movs	r0, #0
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 80027ea:	430a      	orrs	r2, r1
 80027ec:	609a      	str	r2, [r3, #8]
  htim->State = HAL_TIM_STATE_READY;
 80027ee:	2301      	movs	r3, #1
 80027f0:	702b      	strb	r3, [r5, #0]
  __HAL_UNLOCK(htim);
 80027f2:	7020      	strb	r0, [r4, #0]

  return HAL_OK;
}
 80027f4:	bd30      	pop	{r4, r5, pc}

080027f6 <HAL_TIMEx_CommutationCallback>:
 80027f6:	4770      	bx	lr

080027f8 <HAL_TIMEx_BreakCallback>:
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80027f8:	4770      	bx	lr
	...

080027fc <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80027fc:	6803      	ldr	r3, [r0, #0]
 80027fe:	4906      	ldr	r1, [pc, #24]	; (8002818 <UART_EndRxTransfer+0x1c>)
 8002800:	681a      	ldr	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002802:	306a      	adds	r0, #106	; 0x6a
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002804:	400a      	ands	r2, r1
 8002806:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002808:	689a      	ldr	r2, [r3, #8]
 800280a:	3123      	adds	r1, #35	; 0x23
 800280c:	31ff      	adds	r1, #255	; 0xff
 800280e:	438a      	bics	r2, r1
 8002810:	609a      	str	r2, [r3, #8]
  huart->RxState = HAL_UART_STATE_READY;
 8002812:	2320      	movs	r3, #32
 8002814:	7003      	strb	r3, [r0, #0]
}
 8002816:	4770      	bx	lr
 8002818:	fffffedf 	.word	0xfffffedf

0800281c <HAL_UART_Transmit_IT>:
{
 800281c:	b570      	push	{r4, r5, r6, lr}
  if(huart->gState == HAL_UART_STATE_READY)
 800281e:	0006      	movs	r6, r0
 8002820:	3669      	adds	r6, #105	; 0x69
 8002822:	7833      	ldrb	r3, [r6, #0]
{
 8002824:	0004      	movs	r4, r0
    return HAL_BUSY;
 8002826:	2002      	movs	r0, #2
  if(huart->gState == HAL_UART_STATE_READY)
 8002828:	2b20      	cmp	r3, #32
 800282a:	d124      	bne.n	8002876 <HAL_UART_Transmit_IT+0x5a>
      return HAL_ERROR;
 800282c:	3801      	subs	r0, #1
    if((pData == NULL ) || (Size == 0U))
 800282e:	2900      	cmp	r1, #0
 8002830:	d021      	beq.n	8002876 <HAL_UART_Transmit_IT+0x5a>
 8002832:	2a00      	cmp	r2, #0
 8002834:	d01f      	beq.n	8002876 <HAL_UART_Transmit_IT+0x5a>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002836:	2380      	movs	r3, #128	; 0x80
 8002838:	68a5      	ldr	r5, [r4, #8]
 800283a:	015b      	lsls	r3, r3, #5
 800283c:	429d      	cmp	r5, r3
 800283e:	d104      	bne.n	800284a <HAL_UART_Transmit_IT+0x2e>
 8002840:	6923      	ldr	r3, [r4, #16]
 8002842:	2b00      	cmp	r3, #0
 8002844:	d101      	bne.n	800284a <HAL_UART_Transmit_IT+0x2e>
      if((((uint32_t)pData)&1U) != 0U)
 8002846:	4201      	tst	r1, r0
 8002848:	d115      	bne.n	8002876 <HAL_UART_Transmit_IT+0x5a>
    __HAL_LOCK(huart);
 800284a:	0025      	movs	r5, r4
 800284c:	3568      	adds	r5, #104	; 0x68
 800284e:	782b      	ldrb	r3, [r5, #0]
    return HAL_BUSY;
 8002850:	2002      	movs	r0, #2
    __HAL_LOCK(huart);
 8002852:	2b01      	cmp	r3, #1
 8002854:	d00f      	beq.n	8002876 <HAL_UART_Transmit_IT+0x5a>
    huart->TxXferSize = Size;
 8002856:	0023      	movs	r3, r4
 8002858:	3350      	adds	r3, #80	; 0x50
    huart->pTxBuffPtr = pData;
 800285a:	64e1      	str	r1, [r4, #76]	; 0x4c
    huart->TxXferCount = Size;
 800285c:	805a      	strh	r2, [r3, #2]
    huart->TxXferSize = Size;
 800285e:	801a      	strh	r2, [r3, #0]
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002860:	2300      	movs	r3, #0
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002862:	2221      	movs	r2, #33	; 0x21
    SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8002864:	6821      	ldr	r1, [r4, #0]
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002866:	66e3      	str	r3, [r4, #108]	; 0x6c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002868:	7032      	strb	r2, [r6, #0]
    SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800286a:	6808      	ldr	r0, [r1, #0]
 800286c:	325f      	adds	r2, #95	; 0x5f
 800286e:	4302      	orrs	r2, r0
    return HAL_OK;
 8002870:	0018      	movs	r0, r3
    __HAL_UNLOCK(huart);
 8002872:	702b      	strb	r3, [r5, #0]
    SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8002874:	600a      	str	r2, [r1, #0]
}
 8002876:	bd70      	pop	{r4, r5, r6, pc}

08002878 <HAL_UART_Receive_IT>:
{
 8002878:	b5f0      	push	{r4, r5, r6, r7, lr}
  if(huart->RxState == HAL_UART_STATE_READY)
 800287a:	0006      	movs	r6, r0
 800287c:	366a      	adds	r6, #106	; 0x6a
 800287e:	7834      	ldrb	r4, [r6, #0]
{
 8002880:	0003      	movs	r3, r0
    return HAL_BUSY;
 8002882:	2002      	movs	r0, #2
  if(huart->RxState == HAL_UART_STATE_READY)
 8002884:	2c20      	cmp	r4, #32
 8002886:	d135      	bne.n	80028f4 <HAL_UART_Receive_IT+0x7c>
      return HAL_ERROR;
 8002888:	3801      	subs	r0, #1
    if((pData == NULL ) || (Size == 0U))
 800288a:	2900      	cmp	r1, #0
 800288c:	d032      	beq.n	80028f4 <HAL_UART_Receive_IT+0x7c>
 800288e:	2a00      	cmp	r2, #0
 8002890:	d030      	beq.n	80028f4 <HAL_UART_Receive_IT+0x7c>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002892:	2480      	movs	r4, #128	; 0x80
 8002894:	689d      	ldr	r5, [r3, #8]
 8002896:	0164      	lsls	r4, r4, #5
 8002898:	42a5      	cmp	r5, r4
 800289a:	d104      	bne.n	80028a6 <HAL_UART_Receive_IT+0x2e>
 800289c:	691c      	ldr	r4, [r3, #16]
 800289e:	2c00      	cmp	r4, #0
 80028a0:	d101      	bne.n	80028a6 <HAL_UART_Receive_IT+0x2e>
      if((((uint32_t)pData)&1U) != 0U)
 80028a2:	4201      	tst	r1, r0
 80028a4:	d126      	bne.n	80028f4 <HAL_UART_Receive_IT+0x7c>
    __HAL_LOCK(huart);
 80028a6:	001c      	movs	r4, r3
 80028a8:	3468      	adds	r4, #104	; 0x68
 80028aa:	7827      	ldrb	r7, [r4, #0]
    return HAL_BUSY;
 80028ac:	2002      	movs	r0, #2
    __HAL_LOCK(huart);
 80028ae:	2f01      	cmp	r7, #1
 80028b0:	d020      	beq.n	80028f4 <HAL_UART_Receive_IT+0x7c>
 80028b2:	3801      	subs	r0, #1
 80028b4:	7020      	strb	r0, [r4, #0]
    huart->pRxBuffPtr = pData;
 80028b6:	6559      	str	r1, [r3, #84]	; 0x54
    huart->RxXferSize = Size;
 80028b8:	0019      	movs	r1, r3
 80028ba:	3158      	adds	r1, #88	; 0x58
 80028bc:	800a      	strh	r2, [r1, #0]
    huart->RxXferCount = Size;
 80028be:	804a      	strh	r2, [r1, #2]
    UART_MASK_COMPUTATION(huart);
 80028c0:	2280      	movs	r2, #128	; 0x80
 80028c2:	0152      	lsls	r2, r2, #5
 80028c4:	4295      	cmp	r5, r2
 80028c6:	d118      	bne.n	80028fa <HAL_UART_Receive_IT+0x82>
 80028c8:	691a      	ldr	r2, [r3, #16]
 80028ca:	2a00      	cmp	r2, #0
 80028cc:	d113      	bne.n	80028f6 <HAL_UART_Receive_IT+0x7e>
 80028ce:	490e      	ldr	r1, [pc, #56]	; (8002908 <HAL_UART_Receive_IT+0x90>)
 80028d0:	001a      	movs	r2, r3
 80028d2:	325c      	adds	r2, #92	; 0x5c
 80028d4:	8011      	strh	r1, [r2, #0]
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80028d6:	2000      	movs	r0, #0
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80028d8:	2222      	movs	r2, #34	; 0x22
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80028da:	66d8      	str	r0, [r3, #108]	; 0x6c
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80028dc:	681b      	ldr	r3, [r3, #0]
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80028de:	7032      	strb	r2, [r6, #0]
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80028e0:	6899      	ldr	r1, [r3, #8]
 80028e2:	3a21      	subs	r2, #33	; 0x21
 80028e4:	430a      	orrs	r2, r1
    __HAL_UNLOCK(huart);
 80028e6:	7020      	strb	r0, [r4, #0]
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80028e8:	609a      	str	r2, [r3, #8]
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 80028ea:	2290      	movs	r2, #144	; 0x90
 80028ec:	6819      	ldr	r1, [r3, #0]
 80028ee:	0052      	lsls	r2, r2, #1
 80028f0:	430a      	orrs	r2, r1
 80028f2:	601a      	str	r2, [r3, #0]
}
 80028f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    UART_MASK_COMPUTATION(huart);
 80028f6:	21ff      	movs	r1, #255	; 0xff
 80028f8:	e7ea      	b.n	80028d0 <HAL_UART_Receive_IT+0x58>
 80028fa:	2d00      	cmp	r5, #0
 80028fc:	d1eb      	bne.n	80028d6 <HAL_UART_Receive_IT+0x5e>
 80028fe:	691a      	ldr	r2, [r3, #16]
 8002900:	2a00      	cmp	r2, #0
 8002902:	d0f8      	beq.n	80028f6 <HAL_UART_Receive_IT+0x7e>
 8002904:	217f      	movs	r1, #127	; 0x7f
 8002906:	e7e3      	b.n	80028d0 <HAL_UART_Receive_IT+0x58>
 8002908:	000001ff 	.word	0x000001ff

0800290c <HAL_UART_Transmit_DMA>:
{
 800290c:	0013      	movs	r3, r2
  if(huart->gState == HAL_UART_STATE_READY)
 800290e:	0002      	movs	r2, r0
{
 8002910:	b570      	push	{r4, r5, r6, lr}
  if(huart->gState == HAL_UART_STATE_READY)
 8002912:	3269      	adds	r2, #105	; 0x69
 8002914:	7814      	ldrb	r4, [r2, #0]
{
 8002916:	0005      	movs	r5, r0
    return HAL_BUSY;
 8002918:	2002      	movs	r0, #2
  if(huart->gState == HAL_UART_STATE_READY)
 800291a:	2c20      	cmp	r4, #32
 800291c:	d134      	bne.n	8002988 <HAL_UART_Transmit_DMA+0x7c>
      return HAL_ERROR;
 800291e:	3801      	subs	r0, #1
    if((pData == NULL ) || (Size == 0U))
 8002920:	2900      	cmp	r1, #0
 8002922:	d031      	beq.n	8002988 <HAL_UART_Transmit_DMA+0x7c>
 8002924:	2b00      	cmp	r3, #0
 8002926:	d02f      	beq.n	8002988 <HAL_UART_Transmit_DMA+0x7c>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002928:	2480      	movs	r4, #128	; 0x80
 800292a:	68ae      	ldr	r6, [r5, #8]
 800292c:	0164      	lsls	r4, r4, #5
 800292e:	42a6      	cmp	r6, r4
 8002930:	d104      	bne.n	800293c <HAL_UART_Transmit_DMA+0x30>
 8002932:	692c      	ldr	r4, [r5, #16]
 8002934:	2c00      	cmp	r4, #0
 8002936:	d101      	bne.n	800293c <HAL_UART_Transmit_DMA+0x30>
      if((((uint32_t)pData)&1U) != 0U)
 8002938:	4201      	tst	r1, r0
 800293a:	d125      	bne.n	8002988 <HAL_UART_Transmit_DMA+0x7c>
    __HAL_LOCK(huart);
 800293c:	002e      	movs	r6, r5
 800293e:	3668      	adds	r6, #104	; 0x68
 8002940:	7834      	ldrb	r4, [r6, #0]
    return HAL_BUSY;
 8002942:	2002      	movs	r0, #2
    __HAL_LOCK(huart);
 8002944:	2c01      	cmp	r4, #1
 8002946:	d01f      	beq.n	8002988 <HAL_UART_Transmit_DMA+0x7c>
 8002948:	3801      	subs	r0, #1
 800294a:	7030      	strb	r0, [r6, #0]
    huart->TxXferSize = Size;
 800294c:	0028      	movs	r0, r5
 800294e:	3050      	adds	r0, #80	; 0x50
    huart->pTxBuffPtr = pData;
 8002950:	64e9      	str	r1, [r5, #76]	; 0x4c
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002952:	2400      	movs	r4, #0
    huart->TxXferSize = Size;
 8002954:	8003      	strh	r3, [r0, #0]
    huart->TxXferCount = Size;
 8002956:	8043      	strh	r3, [r0, #2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002958:	2021      	movs	r0, #33	; 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800295a:	66ec      	str	r4, [r5, #108]	; 0x6c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800295c:	7010      	strb	r0, [r2, #0]
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800295e:	6e28      	ldr	r0, [r5, #96]	; 0x60
 8002960:	4a0a      	ldr	r2, [pc, #40]	; (800298c <HAL_UART_Transmit_DMA+0x80>)
    huart->hdmatx->XferAbortCallback = NULL;
 8002962:	6344      	str	r4, [r0, #52]	; 0x34
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8002964:	6282      	str	r2, [r0, #40]	; 0x28
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8002966:	4a0a      	ldr	r2, [pc, #40]	; (8002990 <HAL_UART_Transmit_DMA+0x84>)
 8002968:	62c2      	str	r2, [r0, #44]	; 0x2c
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 800296a:	4a0a      	ldr	r2, [pc, #40]	; (8002994 <HAL_UART_Transmit_DMA+0x88>)
 800296c:	6302      	str	r2, [r0, #48]	; 0x30
    HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size);
 800296e:	682a      	ldr	r2, [r5, #0]
 8002970:	3228      	adds	r2, #40	; 0x28
 8002972:	f7fe ffa5 	bl	80018c0 <HAL_DMA_Start_IT>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8002976:	2240      	movs	r2, #64	; 0x40
    return HAL_OK;
 8002978:	0020      	movs	r0, r4
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800297a:	682b      	ldr	r3, [r5, #0]
 800297c:	621a      	str	r2, [r3, #32]
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800297e:	6899      	ldr	r1, [r3, #8]
 8002980:	1892      	adds	r2, r2, r2
 8002982:	430a      	orrs	r2, r1
    __HAL_UNLOCK(huart);
 8002984:	7034      	strb	r4, [r6, #0]
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8002986:	609a      	str	r2, [r3, #8]
}
 8002988:	bd70      	pop	{r4, r5, r6, pc}
 800298a:	46c0      	nop			; (mov r8, r8)
 800298c:	08002999 	.word	0x08002999
 8002990:	080029cb 	.word	0x080029cb
 8002994:	080029d7 	.word	0x080029d7

08002998 <UART_DMATransmitCplt>:
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)(hdma->Parent);
  
  /* DMA Normal mode */
  if ( HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC) )
 8002998:	2120      	movs	r1, #32
 800299a:	6803      	ldr	r3, [r0, #0]
{
 800299c:	b510      	push	{r4, lr}
  if ( HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC) )
 800299e:	681b      	ldr	r3, [r3, #0]
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)(hdma->Parent);
 80029a0:	6a42      	ldr	r2, [r0, #36]	; 0x24
  if ( HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC) )
 80029a2:	400b      	ands	r3, r1
 80029a4:	d10c      	bne.n	80029c0 <UART_DMATransmitCplt+0x28>
  {
    huart->TxXferCount = 0;
 80029a6:	0011      	movs	r1, r2
 80029a8:	3152      	adds	r1, #82	; 0x52
 80029aa:	800b      	strh	r3, [r1, #0]

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80029ac:	2180      	movs	r1, #128	; 0x80
 80029ae:	6813      	ldr	r3, [r2, #0]
 80029b0:	689a      	ldr	r2, [r3, #8]
 80029b2:	438a      	bics	r2, r1
 80029b4:	609a      	str	r2, [r3, #8]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80029b6:	2240      	movs	r2, #64	; 0x40
 80029b8:	6819      	ldr	r1, [r3, #0]
 80029ba:	430a      	orrs	r2, r1
 80029bc:	601a      	str	r2, [r3, #0]
  else
  {
    HAL_UART_TxCpltCallback(huart);
  }

}
 80029be:	bd10      	pop	{r4, pc}
    HAL_UART_TxCpltCallback(huart);
 80029c0:	0010      	movs	r0, r2
 80029c2:	f000 faf1 	bl	8002fa8 <HAL_UART_TxCpltCallback>
}
 80029c6:	e7fa      	b.n	80029be <UART_DMATransmitCplt+0x26>

080029c8 <HAL_UART_TxHalfCpltCallback>:
 80029c8:	4770      	bx	lr

080029ca <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80029ca:	b510      	push	{r4, lr}
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)(hdma->Parent);

  HAL_UART_TxHalfCpltCallback(huart);
 80029cc:	6a40      	ldr	r0, [r0, #36]	; 0x24
 80029ce:	f7ff fffb 	bl	80029c8 <HAL_UART_TxHalfCpltCallback>
}
 80029d2:	bd10      	pop	{r4, pc}

080029d4 <HAL_UART_ErrorCallback>:
 80029d4:	4770      	bx	lr

080029d6 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80029d6:	b510      	push	{r4, lr}
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)(hdma->Parent);
 80029d8:	6a44      	ldr	r4, [r0, #36]	; 0x24

  /* Stop UART DMA Tx request if ongoing */
  if (  (huart->gState == HAL_UART_STATE_BUSY_TX)
 80029da:	0021      	movs	r1, r4
 80029dc:	3169      	adds	r1, #105	; 0x69
 80029de:	780b      	ldrb	r3, [r1, #0]
 80029e0:	2b21      	cmp	r3, #33	; 0x21
 80029e2:	d10d      	bne.n	8002a00 <UART_DMAError+0x2a>
      &&(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) )
 80029e4:	6823      	ldr	r3, [r4, #0]
 80029e6:	689a      	ldr	r2, [r3, #8]
 80029e8:	0612      	lsls	r2, r2, #24
 80029ea:	d509      	bpl.n	8002a00 <UART_DMAError+0x2a>
  {
    huart->TxXferCount = 0U;
 80029ec:	0022      	movs	r2, r4
 80029ee:	2000      	movs	r0, #0
 80029f0:	3252      	adds	r2, #82	; 0x52
 80029f2:	8010      	strh	r0, [r2, #0]
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80029f4:	681a      	ldr	r2, [r3, #0]
 80029f6:	30c0      	adds	r0, #192	; 0xc0
 80029f8:	4382      	bics	r2, r0
 80029fa:	601a      	str	r2, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 80029fc:	2320      	movs	r3, #32
 80029fe:	700b      	strb	r3, [r1, #0]
    UART_EndTxTransfer(huart);
  }

  /* Stop UART DMA Rx request if ongoing */
  if (  (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002a00:	0023      	movs	r3, r4
 8002a02:	336a      	adds	r3, #106	; 0x6a
 8002a04:	781b      	ldrb	r3, [r3, #0]
 8002a06:	2b22      	cmp	r3, #34	; 0x22
 8002a08:	d10a      	bne.n	8002a20 <UART_DMAError+0x4a>
      &&(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) )
 8002a0a:	6823      	ldr	r3, [r4, #0]
 8002a0c:	689b      	ldr	r3, [r3, #8]
 8002a0e:	065b      	lsls	r3, r3, #25
 8002a10:	d506      	bpl.n	8002a20 <UART_DMAError+0x4a>
  {
    huart->RxXferCount = 0U;
 8002a12:	0023      	movs	r3, r4
 8002a14:	2200      	movs	r2, #0
 8002a16:	335a      	adds	r3, #90	; 0x5a
 8002a18:	801a      	strh	r2, [r3, #0]
    UART_EndRxTransfer(huart);
 8002a1a:	0020      	movs	r0, r4
 8002a1c:	f7ff feee 	bl	80027fc <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8002a20:	2310      	movs	r3, #16
 8002a22:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
  HAL_UART_ErrorCallback(huart);
 8002a24:	0020      	movs	r0, r4
  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8002a26:	4313      	orrs	r3, r2
 8002a28:	66e3      	str	r3, [r4, #108]	; 0x6c
  HAL_UART_ErrorCallback(huart);
 8002a2a:	f7ff ffd3 	bl	80029d4 <HAL_UART_ErrorCallback>
}
 8002a2e:	bd10      	pop	{r4, pc}

08002a30 <UART_DMAAbortOnError>:
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)(hdma->Parent);
 8002a30:	6a40      	ldr	r0, [r0, #36]	; 0x24
  huart->RxXferCount = 0U;
 8002a32:	2300      	movs	r3, #0
 8002a34:	0002      	movs	r2, r0
{
 8002a36:	b510      	push	{r4, lr}
  huart->RxXferCount = 0U;
 8002a38:	325a      	adds	r2, #90	; 0x5a
 8002a3a:	8013      	strh	r3, [r2, #0]
  huart->TxXferCount = 0U;
 8002a3c:	3a08      	subs	r2, #8
 8002a3e:	8013      	strh	r3, [r2, #0]

  HAL_UART_ErrorCallback(huart);
 8002a40:	f7ff ffc8 	bl	80029d4 <HAL_UART_ErrorCallback>
}
 8002a44:	bd10      	pop	{r4, pc}
	...

08002a48 <UART_SetConfig>:
{
 8002a48:	b570      	push	{r4, r5, r6, lr}
 8002a4a:	0004      	movs	r4, r0
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8002a4c:	6805      	ldr	r5, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002a4e:	69c2      	ldr	r2, [r0, #28]
 8002a50:	6883      	ldr	r3, [r0, #8]
 8002a52:	6900      	ldr	r0, [r0, #16]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8002a54:	6829      	ldr	r1, [r5, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002a56:	4303      	orrs	r3, r0
 8002a58:	6960      	ldr	r0, [r4, #20]
 8002a5a:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8002a5c:	4835      	ldr	r0, [pc, #212]	; (8002b34 <UART_SetConfig+0xec>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002a5e:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8002a60:	4001      	ands	r1, r0
 8002a62:	430b      	orrs	r3, r1
 8002a64:	602b      	str	r3, [r5, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002a66:	686b      	ldr	r3, [r5, #4]
 8002a68:	4933      	ldr	r1, [pc, #204]	; (8002b38 <UART_SetConfig+0xf0>)
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8002a6a:	6a20      	ldr	r0, [r4, #32]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002a6c:	400b      	ands	r3, r1
 8002a6e:	68e1      	ldr	r1, [r4, #12]
 8002a70:	430b      	orrs	r3, r1
 8002a72:	606b      	str	r3, [r5, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8002a74:	69a3      	ldr	r3, [r4, #24]
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8002a76:	68a9      	ldr	r1, [r5, #8]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8002a78:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8002a7a:	4830      	ldr	r0, [pc, #192]	; (8002b3c <UART_SetConfig+0xf4>)
 8002a7c:	4001      	ands	r1, r0
 8002a7e:	430b      	orrs	r3, r1
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002a80:	2103      	movs	r1, #3
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8002a82:	60ab      	str	r3, [r5, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002a84:	4b2e      	ldr	r3, [pc, #184]	; (8002b40 <UART_SetConfig+0xf8>)
 8002a86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a88:	400b      	ands	r3, r1
 8002a8a:	492e      	ldr	r1, [pc, #184]	; (8002b44 <UART_SetConfig+0xfc>)
 8002a8c:	5cc8      	ldrb	r0, [r1, r3]
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002a8e:	2380      	movs	r3, #128	; 0x80
 8002a90:	021b      	lsls	r3, r3, #8
 8002a92:	429a      	cmp	r2, r3
 8002a94:	d12c      	bne.n	8002af0 <UART_SetConfig+0xa8>
    switch (clocksource)
 8002a96:	2808      	cmp	r0, #8
 8002a98:	d827      	bhi.n	8002aea <UART_SetConfig+0xa2>
 8002a9a:	f7fd fb3d 	bl	8000118 <__gnu_thumb1_case_uqi>
 8002a9e:	2605      	.short	0x2605
 8002aa0:	261e260b 	.word	0x261e260b
 8002aa4:	2626      	.short	0x2626
 8002aa6:	21          	.byte	0x21
 8002aa7:	00          	.byte	0x00
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8002aa8:	f7ff fb2a 	bl	8002100 <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8002aac:	6863      	ldr	r3, [r4, #4]
 8002aae:	0040      	lsls	r0, r0, #1
 8002ab0:	085b      	lsrs	r3, r3, #1
 8002ab2:	e002      	b.n	8002aba <UART_SetConfig+0x72>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8002ab4:	6863      	ldr	r3, [r4, #4]
 8002ab6:	0858      	lsrs	r0, r3, #1
 8002ab8:	4b23      	ldr	r3, [pc, #140]	; (8002b48 <UART_SetConfig+0x100>)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8002aba:	18c0      	adds	r0, r0, r3
 8002abc:	6861      	ldr	r1, [r4, #4]
 8002abe:	f7fd fb35 	bl	800012c <__udivsi3>
 8002ac2:	b283      	uxth	r3, r0
  HAL_StatusTypeDef ret               = HAL_OK;
 8002ac4:	2000      	movs	r0, #0
    brrtemp = usartdiv & 0xFFF0U;
 8002ac6:	220f      	movs	r2, #15
 8002ac8:	0019      	movs	r1, r3
 8002aca:	4391      	bics	r1, r2
 8002acc:	000a      	movs	r2, r1
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002ace:	071b      	lsls	r3, r3, #28
    huart->Instance->BRR = brrtemp;
 8002ad0:	6821      	ldr	r1, [r4, #0]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002ad2:	0f5b      	lsrs	r3, r3, #29
    huart->Instance->BRR = brrtemp;
 8002ad4:	4313      	orrs	r3, r2
 8002ad6:	60cb      	str	r3, [r1, #12]
}
 8002ad8:	bd70      	pop	{r4, r5, r6, pc}
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8002ada:	f7ff fa43 	bl	8001f64 <HAL_RCC_GetSysClockFreq>
 8002ade:	e7e5      	b.n	8002aac <UART_SetConfig+0x64>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8002ae0:	6863      	ldr	r3, [r4, #4]
 8002ae2:	0858      	lsrs	r0, r3, #1
 8002ae4:	2380      	movs	r3, #128	; 0x80
 8002ae6:	025b      	lsls	r3, r3, #9
 8002ae8:	e7e7      	b.n	8002aba <UART_SetConfig+0x72>
        ret = HAL_ERROR;
 8002aea:	2001      	movs	r0, #1
  uint16_t usartdiv                   = 0x0000U;
 8002aec:	2300      	movs	r3, #0
 8002aee:	e7ea      	b.n	8002ac6 <UART_SetConfig+0x7e>
    switch (clocksource)
 8002af0:	2808      	cmp	r0, #8
 8002af2:	d81d      	bhi.n	8002b30 <UART_SetConfig+0xe8>
 8002af4:	f7fd fb10 	bl	8000118 <__gnu_thumb1_case_uqi>
 8002af8:	1c0a1c05 	.word	0x1c0a1c05
 8002afc:	1c1c1c14 	.word	0x1c1c1c14
 8002b00:	17          	.byte	0x17
 8002b01:	00          	.byte	0x00
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8002b02:	f7ff fafd 	bl	8002100 <HAL_RCC_GetPCLK1Freq>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8002b06:	6861      	ldr	r1, [r4, #4]
 8002b08:	084b      	lsrs	r3, r1, #1
 8002b0a:	e002      	b.n	8002b12 <UART_SetConfig+0xca>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8002b0c:	6861      	ldr	r1, [r4, #4]
 8002b0e:	4b0f      	ldr	r3, [pc, #60]	; (8002b4c <UART_SetConfig+0x104>)
 8002b10:	0848      	lsrs	r0, r1, #1
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8002b12:	18c0      	adds	r0, r0, r3
 8002b14:	f7fd fb0a 	bl	800012c <__udivsi3>
 8002b18:	b280      	uxth	r0, r0
 8002b1a:	60e8      	str	r0, [r5, #12]
  HAL_StatusTypeDef ret               = HAL_OK;
 8002b1c:	2000      	movs	r0, #0
        break;
 8002b1e:	e7db      	b.n	8002ad8 <UART_SetConfig+0x90>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8002b20:	f7ff fa20 	bl	8001f64 <HAL_RCC_GetSysClockFreq>
 8002b24:	e7ef      	b.n	8002b06 <UART_SetConfig+0xbe>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8002b26:	2380      	movs	r3, #128	; 0x80
 8002b28:	6861      	ldr	r1, [r4, #4]
 8002b2a:	021b      	lsls	r3, r3, #8
 8002b2c:	0848      	lsrs	r0, r1, #1
 8002b2e:	e7f0      	b.n	8002b12 <UART_SetConfig+0xca>
        ret = HAL_ERROR;
 8002b30:	2001      	movs	r0, #1
 8002b32:	e7d1      	b.n	8002ad8 <UART_SetConfig+0x90>
 8002b34:	ffff69f3 	.word	0xffff69f3
 8002b38:	ffffcfff 	.word	0xffffcfff
 8002b3c:	fffff4ff 	.word	0xfffff4ff
 8002b40:	40021000 	.word	0x40021000
 8002b44:	080046a8 	.word	0x080046a8
 8002b48:	00f42400 	.word	0x00f42400
 8002b4c:	007a1200 	.word	0x007a1200

08002b50 <UART_AdvFeatureConfig>:
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002b50:	6a43      	ldr	r3, [r0, #36]	; 0x24
{
 8002b52:	b530      	push	{r4, r5, lr}
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002b54:	07da      	lsls	r2, r3, #31
 8002b56:	d506      	bpl.n	8002b66 <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002b58:	6801      	ldr	r1, [r0, #0]
 8002b5a:	4c28      	ldr	r4, [pc, #160]	; (8002bfc <UART_AdvFeatureConfig+0xac>)
 8002b5c:	684a      	ldr	r2, [r1, #4]
 8002b5e:	4022      	ands	r2, r4
 8002b60:	6a84      	ldr	r4, [r0, #40]	; 0x28
 8002b62:	4322      	orrs	r2, r4
 8002b64:	604a      	str	r2, [r1, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002b66:	079a      	lsls	r2, r3, #30
 8002b68:	d506      	bpl.n	8002b78 <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002b6a:	6801      	ldr	r1, [r0, #0]
 8002b6c:	4c24      	ldr	r4, [pc, #144]	; (8002c00 <UART_AdvFeatureConfig+0xb0>)
 8002b6e:	684a      	ldr	r2, [r1, #4]
 8002b70:	4022      	ands	r2, r4
 8002b72:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8002b74:	4322      	orrs	r2, r4
 8002b76:	604a      	str	r2, [r1, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002b78:	075a      	lsls	r2, r3, #29
 8002b7a:	d506      	bpl.n	8002b8a <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002b7c:	6801      	ldr	r1, [r0, #0]
 8002b7e:	4c21      	ldr	r4, [pc, #132]	; (8002c04 <UART_AdvFeatureConfig+0xb4>)
 8002b80:	684a      	ldr	r2, [r1, #4]
 8002b82:	4022      	ands	r2, r4
 8002b84:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8002b86:	4322      	orrs	r2, r4
 8002b88:	604a      	str	r2, [r1, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002b8a:	071a      	lsls	r2, r3, #28
 8002b8c:	d506      	bpl.n	8002b9c <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002b8e:	6801      	ldr	r1, [r0, #0]
 8002b90:	4c1d      	ldr	r4, [pc, #116]	; (8002c08 <UART_AdvFeatureConfig+0xb8>)
 8002b92:	684a      	ldr	r2, [r1, #4]
 8002b94:	4022      	ands	r2, r4
 8002b96:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8002b98:	4322      	orrs	r2, r4
 8002b9a:	604a      	str	r2, [r1, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002b9c:	06da      	lsls	r2, r3, #27
 8002b9e:	d506      	bpl.n	8002bae <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002ba0:	6801      	ldr	r1, [r0, #0]
 8002ba2:	4c1a      	ldr	r4, [pc, #104]	; (8002c0c <UART_AdvFeatureConfig+0xbc>)
 8002ba4:	688a      	ldr	r2, [r1, #8]
 8002ba6:	4022      	ands	r2, r4
 8002ba8:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8002baa:	4322      	orrs	r2, r4
 8002bac:	608a      	str	r2, [r1, #8]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002bae:	069a      	lsls	r2, r3, #26
 8002bb0:	d506      	bpl.n	8002bc0 <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002bb2:	6801      	ldr	r1, [r0, #0]
 8002bb4:	4c16      	ldr	r4, [pc, #88]	; (8002c10 <UART_AdvFeatureConfig+0xc0>)
 8002bb6:	688a      	ldr	r2, [r1, #8]
 8002bb8:	4022      	ands	r2, r4
 8002bba:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 8002bbc:	4322      	orrs	r2, r4
 8002bbe:	608a      	str	r2, [r1, #8]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002bc0:	065a      	lsls	r2, r3, #25
 8002bc2:	d510      	bpl.n	8002be6 <UART_AdvFeatureConfig+0x96>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002bc4:	6801      	ldr	r1, [r0, #0]
 8002bc6:	4d13      	ldr	r5, [pc, #76]	; (8002c14 <UART_AdvFeatureConfig+0xc4>)
 8002bc8:	684a      	ldr	r2, [r1, #4]
 8002bca:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8002bcc:	402a      	ands	r2, r5
 8002bce:	4322      	orrs	r2, r4
 8002bd0:	604a      	str	r2, [r1, #4]
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002bd2:	2280      	movs	r2, #128	; 0x80
 8002bd4:	0352      	lsls	r2, r2, #13
 8002bd6:	4294      	cmp	r4, r2
 8002bd8:	d105      	bne.n	8002be6 <UART_AdvFeatureConfig+0x96>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002bda:	684a      	ldr	r2, [r1, #4]
 8002bdc:	4c0e      	ldr	r4, [pc, #56]	; (8002c18 <UART_AdvFeatureConfig+0xc8>)
 8002bde:	4022      	ands	r2, r4
 8002be0:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8002be2:	4322      	orrs	r2, r4
 8002be4:	604a      	str	r2, [r1, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002be6:	061b      	lsls	r3, r3, #24
 8002be8:	d506      	bpl.n	8002bf8 <UART_AdvFeatureConfig+0xa8>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002bea:	6802      	ldr	r2, [r0, #0]
 8002bec:	490b      	ldr	r1, [pc, #44]	; (8002c1c <UART_AdvFeatureConfig+0xcc>)
 8002bee:	6853      	ldr	r3, [r2, #4]
 8002bf0:	400b      	ands	r3, r1
 8002bf2:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8002bf4:	430b      	orrs	r3, r1
 8002bf6:	6053      	str	r3, [r2, #4]
}
 8002bf8:	bd30      	pop	{r4, r5, pc}
 8002bfa:	46c0      	nop			; (mov r8, r8)
 8002bfc:	fffdffff 	.word	0xfffdffff
 8002c00:	fffeffff 	.word	0xfffeffff
 8002c04:	fffbffff 	.word	0xfffbffff
 8002c08:	ffff7fff 	.word	0xffff7fff
 8002c0c:	ffffefff 	.word	0xffffefff
 8002c10:	ffffdfff 	.word	0xffffdfff
 8002c14:	ffefffff 	.word	0xffefffff
 8002c18:	ff9fffff 	.word	0xff9fffff
 8002c1c:	fff7ffff 	.word	0xfff7ffff

08002c20 <HAL_UART_Init>:
{
 8002c20:	b570      	push	{r4, r5, r6, lr}
 8002c22:	1e04      	subs	r4, r0, #0
  if(huart == NULL)
 8002c24:	d101      	bne.n	8002c2a <HAL_UART_Init+0xa>
    return HAL_ERROR;
 8002c26:	2001      	movs	r0, #1
}
 8002c28:	bd70      	pop	{r4, r5, r6, pc}
  if(huart->gState == HAL_UART_STATE_RESET)
 8002c2a:	0005      	movs	r5, r0
 8002c2c:	3569      	adds	r5, #105	; 0x69
 8002c2e:	782b      	ldrb	r3, [r5, #0]
 8002c30:	b2db      	uxtb	r3, r3
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d104      	bne.n	8002c40 <HAL_UART_Init+0x20>
    huart->Lock = HAL_UNLOCKED;
 8002c36:	0002      	movs	r2, r0
 8002c38:	3268      	adds	r2, #104	; 0x68
 8002c3a:	7013      	strb	r3, [r2, #0]
    HAL_UART_MspInit(huart);
 8002c3c:	f000 fd66 	bl	800370c <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 8002c40:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 8002c42:	2101      	movs	r1, #1
 8002c44:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8002c46:	702b      	strb	r3, [r5, #0]
  __HAL_UART_DISABLE(huart);
 8002c48:	6813      	ldr	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002c4a:	0020      	movs	r0, r4
  __HAL_UART_DISABLE(huart);
 8002c4c:	438b      	bics	r3, r1
 8002c4e:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002c50:	f7ff fefa 	bl	8002a48 <UART_SetConfig>
 8002c54:	2801      	cmp	r0, #1
 8002c56:	d0e6      	beq.n	8002c26 <HAL_UART_Init+0x6>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002c58:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d002      	beq.n	8002c64 <HAL_UART_Init+0x44>
    UART_AdvFeatureConfig(huart);
 8002c5e:	0020      	movs	r0, r4
 8002c60:	f7ff ff76 	bl	8002b50 <UART_AdvFeatureConfig>
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 8002c64:	6823      	ldr	r3, [r4, #0]
 8002c66:	490b      	ldr	r1, [pc, #44]	; (8002c94 <HAL_UART_Init+0x74>)
 8002c68:	685a      	ldr	r2, [r3, #4]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002c6a:	2000      	movs	r0, #0
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 8002c6c:	400a      	ands	r2, r1
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8002c6e:	2108      	movs	r1, #8
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 8002c70:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8002c72:	689a      	ldr	r2, [r3, #8]
 8002c74:	438a      	bics	r2, r1
 8002c76:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8002c78:	2201      	movs	r2, #1
 8002c7a:	6819      	ldr	r1, [r3, #0]
 8002c7c:	430a      	orrs	r2, r1
 8002c7e:	601a      	str	r2, [r3, #0]
  huart->RxState = HAL_UART_STATE_READY;
 8002c80:	0022      	movs	r2, r4
  huart->gState  = HAL_UART_STATE_READY;
 8002c82:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002c84:	66e0      	str	r0, [r4, #108]	; 0x6c
  huart->RxState = HAL_UART_STATE_READY;
 8002c86:	326a      	adds	r2, #106	; 0x6a
  __HAL_UNLOCK(huart);
 8002c88:	3468      	adds	r4, #104	; 0x68
  huart->gState  = HAL_UART_STATE_READY;
 8002c8a:	702b      	strb	r3, [r5, #0]
  huart->RxState = HAL_UART_STATE_READY;
 8002c8c:	7013      	strb	r3, [r2, #0]
  __HAL_UNLOCK(huart);
 8002c8e:	7020      	strb	r0, [r4, #0]
  return (UART_CheckIdleState(huart));
 8002c90:	e7ca      	b.n	8002c28 <HAL_UART_Init+0x8>
 8002c92:	46c0      	nop			; (mov r8, r8)
 8002c94:	fffff7ff 	.word	0xfffff7ff

08002c98 <UART_Transmit_IT>:
HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
  uint16_t* tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002c98:	0003      	movs	r3, r0
{
 8002c9a:	b530      	push	{r4, r5, lr}
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002c9c:	3369      	adds	r3, #105	; 0x69
 8002c9e:	781b      	ldrb	r3, [r3, #0]
{
 8002ca0:	0002      	movs	r2, r0
      return HAL_OK;
    }
  }
  else
  {
    return HAL_BUSY;
 8002ca2:	2002      	movs	r0, #2
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002ca4:	2b21      	cmp	r3, #33	; 0x21
 8002ca6:	d10f      	bne.n	8002cc8 <UART_Transmit_IT+0x30>
    if(huart->TxXferCount == 0U)
 8002ca8:	0014      	movs	r4, r2
 8002caa:	3452      	adds	r4, #82	; 0x52
 8002cac:	8823      	ldrh	r3, [r4, #0]
 8002cae:	6811      	ldr	r1, [r2, #0]
 8002cb0:	b29b      	uxth	r3, r3
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d109      	bne.n	8002cca <UART_Transmit_IT+0x32>
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8002cb6:	680a      	ldr	r2, [r1, #0]
 8002cb8:	307e      	adds	r0, #126	; 0x7e
 8002cba:	4382      	bics	r2, r0
 8002cbc:	600a      	str	r2, [r1, #0]
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8002cbe:	2240      	movs	r2, #64	; 0x40
 8002cc0:	6808      	ldr	r0, [r1, #0]
 8002cc2:	4302      	orrs	r2, r0
 8002cc4:	600a      	str	r2, [r1, #0]
      return HAL_OK;
 8002cc6:	2000      	movs	r0, #0
  }
}
 8002cc8:	bd30      	pop	{r4, r5, pc}
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002cca:	2080      	movs	r0, #128	; 0x80
 8002ccc:	6895      	ldr	r5, [r2, #8]
 8002cce:	0140      	lsls	r0, r0, #5
 8002cd0:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8002cd2:	4285      	cmp	r5, r0
 8002cd4:	d10d      	bne.n	8002cf2 <UART_Transmit_IT+0x5a>
 8002cd6:	6910      	ldr	r0, [r2, #16]
 8002cd8:	2800      	cmp	r0, #0
 8002cda:	d10a      	bne.n	8002cf2 <UART_Transmit_IT+0x5a>
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 8002cdc:	8818      	ldrh	r0, [r3, #0]
        huart->pTxBuffPtr += 2U;
 8002cde:	3302      	adds	r3, #2
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 8002ce0:	05c0      	lsls	r0, r0, #23
 8002ce2:	0dc0      	lsrs	r0, r0, #23
 8002ce4:	8508      	strh	r0, [r1, #40]	; 0x28
        huart->pTxBuffPtr += 2U;
 8002ce6:	64d3      	str	r3, [r2, #76]	; 0x4c
      huart->TxXferCount--;
 8002ce8:	8823      	ldrh	r3, [r4, #0]
 8002cea:	3b01      	subs	r3, #1
 8002cec:	b29b      	uxth	r3, r3
 8002cee:	8023      	strh	r3, [r4, #0]
 8002cf0:	e7e9      	b.n	8002cc6 <UART_Transmit_IT+0x2e>
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0xFFU);
 8002cf2:	1c58      	adds	r0, r3, #1
 8002cf4:	64d0      	str	r0, [r2, #76]	; 0x4c
 8002cf6:	781b      	ldrb	r3, [r3, #0]
 8002cf8:	850b      	strh	r3, [r1, #40]	; 0x28
 8002cfa:	e7f5      	b.n	8002ce8 <UART_Transmit_IT+0x50>

08002cfc <UART_EndTransmit_IT>:
  * @retval HAL status
  */
HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8002cfc:	2140      	movs	r1, #64	; 0x40
 8002cfe:	6802      	ldr	r2, [r0, #0]
{
 8002d00:	b510      	push	{r4, lr}
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8002d02:	6813      	ldr	r3, [r2, #0]
 8002d04:	438b      	bics	r3, r1
 8002d06:	6013      	str	r3, [r2, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002d08:	0003      	movs	r3, r0
 8002d0a:	2220      	movs	r2, #32
 8002d0c:	3369      	adds	r3, #105	; 0x69
 8002d0e:	701a      	strb	r2, [r3, #0]

  HAL_UART_TxCpltCallback(huart);
 8002d10:	f000 f94a 	bl	8002fa8 <HAL_UART_TxCpltCallback>

  return HAL_OK;
}
 8002d14:	2000      	movs	r0, #0
 8002d16:	bd10      	pop	{r4, pc}

08002d18 <UART_Receive_IT>:
  uint16_t* tmp;
  uint16_t  uhMask = huart->Mask;
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002d18:	0002      	movs	r2, r0
{
 8002d1a:	b570      	push	{r4, r5, r6, lr}
  if(huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002d1c:	326a      	adds	r2, #106	; 0x6a
 8002d1e:	7811      	ldrb	r1, [r2, #0]
 8002d20:	6803      	ldr	r3, [r0, #0]
 8002d22:	2922      	cmp	r1, #34	; 0x22
 8002d24:	d12d      	bne.n	8002d82 <UART_Receive_IT+0x6a>
  uint16_t  uhMask = huart->Mask;
 8002d26:	0001      	movs	r1, r0
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002d28:	2480      	movs	r4, #128	; 0x80
  uint16_t  uhMask = huart->Mask;
 8002d2a:	315c      	adds	r1, #92	; 0x5c
 8002d2c:	880d      	ldrh	r5, [r1, #0]
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8002d2e:	8c99      	ldrh	r1, [r3, #36]	; 0x24
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002d30:	0164      	lsls	r4, r4, #5
 8002d32:	4029      	ands	r1, r5
 8002d34:	6885      	ldr	r5, [r0, #8]
 8002d36:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8002d38:	42a5      	cmp	r5, r4
 8002d3a:	d11e      	bne.n	8002d7a <UART_Receive_IT+0x62>
 8002d3c:	6904      	ldr	r4, [r0, #16]
 8002d3e:	2c00      	cmp	r4, #0
 8002d40:	d11b      	bne.n	8002d7a <UART_Receive_IT+0x62>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr ;
      *tmp = (uint16_t)(uhdata & uhMask);
 8002d42:	8019      	strh	r1, [r3, #0]
      huart->pRxBuffPtr +=2U;
 8002d44:	3302      	adds	r3, #2
 8002d46:	6543      	str	r3, [r0, #84]	; 0x54
    else
    {
      *huart->pRxBuffPtr++ = (uint8_t)(uhdata & (uint8_t)uhMask);
    }

    if(--huart->RxXferCount == 0U)
 8002d48:	0001      	movs	r1, r0
      HAL_UART_RxCpltCallback(huart);

      return HAL_OK;
    }

    return HAL_OK;
 8002d4a:	2400      	movs	r4, #0
    if(--huart->RxXferCount == 0U)
 8002d4c:	315a      	adds	r1, #90	; 0x5a
 8002d4e:	880b      	ldrh	r3, [r1, #0]
 8002d50:	3b01      	subs	r3, #1
 8002d52:	b29b      	uxth	r3, r3
 8002d54:	800b      	strh	r3, [r1, #0]
 8002d56:	42a3      	cmp	r3, r4
 8002d58:	d10d      	bne.n	8002d76 <UART_Receive_IT+0x5e>
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002d5a:	6803      	ldr	r3, [r0, #0]
 8002d5c:	4d0c      	ldr	r5, [pc, #48]	; (8002d90 <UART_Receive_IT+0x78>)
 8002d5e:	6819      	ldr	r1, [r3, #0]
 8002d60:	4029      	ands	r1, r5
 8002d62:	6019      	str	r1, [r3, #0]
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002d64:	6899      	ldr	r1, [r3, #8]
 8002d66:	3523      	adds	r5, #35	; 0x23
 8002d68:	35ff      	adds	r5, #255	; 0xff
 8002d6a:	43a9      	bics	r1, r5
 8002d6c:	6099      	str	r1, [r3, #8]
      huart->RxState = HAL_UART_STATE_READY;
 8002d6e:	2320      	movs	r3, #32
 8002d70:	7013      	strb	r3, [r2, #0]
      HAL_UART_RxCpltCallback(huart);
 8002d72:	f000 f8dd 	bl	8002f30 <HAL_UART_RxCpltCallback>
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);

    return HAL_BUSY;
  }
}
 8002d76:	0020      	movs	r0, r4
 8002d78:	bd70      	pop	{r4, r5, r6, pc}
      *huart->pRxBuffPtr++ = (uint8_t)(uhdata & (uint8_t)uhMask);
 8002d7a:	1c5c      	adds	r4, r3, #1
 8002d7c:	6544      	str	r4, [r0, #84]	; 0x54
 8002d7e:	7019      	strb	r1, [r3, #0]
 8002d80:	e7e2      	b.n	8002d48 <UART_Receive_IT+0x30>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8002d82:	2208      	movs	r2, #8
 8002d84:	6999      	ldr	r1, [r3, #24]
    return HAL_BUSY;
 8002d86:	2402      	movs	r4, #2
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8002d88:	430a      	orrs	r2, r1
 8002d8a:	619a      	str	r2, [r3, #24]
    return HAL_BUSY;
 8002d8c:	e7f3      	b.n	8002d76 <UART_Receive_IT+0x5e>
 8002d8e:	46c0      	nop			; (mov r8, r8)
 8002d90:	fffffedf 	.word	0xfffffedf

08002d94 <HAL_UART_IRQHandler>:
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE));
 8002d94:	220f      	movs	r2, #15
{
 8002d96:	b570      	push	{r4, r5, r6, lr}
 8002d98:	0004      	movs	r4, r0
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8002d9a:	6800      	ldr	r0, [r0, #0]
 8002d9c:	69c3      	ldr	r3, [r0, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002d9e:	6801      	ldr	r1, [r0, #0]
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE));
 8002da0:	401a      	ands	r2, r3
  if (errorflags == RESET)
 8002da2:	d108      	bne.n	8002db6 <HAL_UART_IRQHandler+0x22>
    if(((isrflags & USART_ISR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002da4:	2520      	movs	r5, #32
 8002da6:	422b      	tst	r3, r5
 8002da8:	d005      	beq.n	8002db6 <HAL_UART_IRQHandler+0x22>
 8002daa:	4229      	tst	r1, r5
 8002dac:	d003      	beq.n	8002db6 <HAL_UART_IRQHandler+0x22>
      UART_Receive_IT(huart);
 8002dae:	0020      	movs	r0, r4
 8002db0:	f7ff ffb2 	bl	8002d18 <UART_Receive_IT>
}
 8002db4:	bd70      	pop	{r4, r5, r6, pc}
  cr3its = READ_REG(huart->Instance->CR3);
 8002db6:	6885      	ldr	r5, [r0, #8]
  if(   (errorflags != RESET)
 8002db8:	2a00      	cmp	r2, #0
 8002dba:	d060      	beq.n	8002e7e <HAL_UART_IRQHandler+0xea>
     && (   ((cr3its & USART_CR3_EIE) != RESET)
 8002dbc:	2201      	movs	r2, #1
 8002dbe:	4015      	ands	r5, r2
 8002dc0:	d103      	bne.n	8002dca <HAL_UART_IRQHandler+0x36>
         || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)) )
 8002dc2:	2690      	movs	r6, #144	; 0x90
 8002dc4:	0076      	lsls	r6, r6, #1
 8002dc6:	4231      	tst	r1, r6
 8002dc8:	d059      	beq.n	8002e7e <HAL_UART_IRQHandler+0xea>
    if(((isrflags & USART_ISR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002dca:	4213      	tst	r3, r2
 8002dcc:	d005      	beq.n	8002dda <HAL_UART_IRQHandler+0x46>
 8002dce:	05ce      	lsls	r6, r1, #23
 8002dd0:	d503      	bpl.n	8002dda <HAL_UART_IRQHandler+0x46>
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_PEF);
 8002dd2:	6202      	str	r2, [r0, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002dd4:	6ee6      	ldr	r6, [r4, #108]	; 0x6c
 8002dd6:	4332      	orrs	r2, r6
 8002dd8:	66e2      	str	r2, [r4, #108]	; 0x6c
    if(((isrflags & USART_ISR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002dda:	2202      	movs	r2, #2
 8002ddc:	4213      	tst	r3, r2
 8002dde:	d006      	beq.n	8002dee <HAL_UART_IRQHandler+0x5a>
 8002de0:	2d00      	cmp	r5, #0
 8002de2:	d004      	beq.n	8002dee <HAL_UART_IRQHandler+0x5a>
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_FEF);
 8002de4:	6202      	str	r2, [r0, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002de6:	6ee6      	ldr	r6, [r4, #108]	; 0x6c
 8002de8:	1892      	adds	r2, r2, r2
 8002dea:	4332      	orrs	r2, r6
 8002dec:	66e2      	str	r2, [r4, #108]	; 0x6c
    if(((isrflags & USART_ISR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002dee:	2204      	movs	r2, #4
 8002df0:	4213      	tst	r3, r2
 8002df2:	d006      	beq.n	8002e02 <HAL_UART_IRQHandler+0x6e>
 8002df4:	2d00      	cmp	r5, #0
 8002df6:	d004      	beq.n	8002e02 <HAL_UART_IRQHandler+0x6e>
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_NEF);
 8002df8:	6202      	str	r2, [r0, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002dfa:	6ee6      	ldr	r6, [r4, #108]	; 0x6c
 8002dfc:	3a02      	subs	r2, #2
 8002dfe:	4332      	orrs	r2, r6
 8002e00:	66e2      	str	r2, [r4, #108]	; 0x6c
    if(((isrflags & USART_ISR_ORE) != RESET) &&
 8002e02:	071a      	lsls	r2, r3, #28
 8002e04:	d508      	bpl.n	8002e18 <HAL_UART_IRQHandler+0x84>
 8002e06:	068a      	lsls	r2, r1, #26
 8002e08:	d401      	bmi.n	8002e0e <HAL_UART_IRQHandler+0x7a>
       (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8002e0a:	2d00      	cmp	r5, #0
 8002e0c:	d004      	beq.n	8002e18 <HAL_UART_IRQHandler+0x84>
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_OREF);
 8002e0e:	2208      	movs	r2, #8
 8002e10:	6202      	str	r2, [r0, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002e12:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 8002e14:	4302      	orrs	r2, r0
 8002e16:	66e2      	str	r2, [r4, #108]	; 0x6c
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002e18:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 8002e1a:	2a00      	cmp	r2, #0
 8002e1c:	d0ca      	beq.n	8002db4 <HAL_UART_IRQHandler+0x20>
      if(((isrflags & USART_ISR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002e1e:	2220      	movs	r2, #32
 8002e20:	4213      	tst	r3, r2
 8002e22:	d004      	beq.n	8002e2e <HAL_UART_IRQHandler+0x9a>
 8002e24:	4211      	tst	r1, r2
 8002e26:	d002      	beq.n	8002e2e <HAL_UART_IRQHandler+0x9a>
        UART_Receive_IT(huart);
 8002e28:	0020      	movs	r0, r4
 8002e2a:	f7ff ff75 	bl	8002d18 <UART_Receive_IT>
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 8002e2e:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
        UART_EndRxTransfer(huart);
 8002e30:	0020      	movs	r0, r4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 8002e32:	071b      	lsls	r3, r3, #28
 8002e34:	d404      	bmi.n	8002e40 <HAL_UART_IRQHandler+0xac>
          (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)))
 8002e36:	6823      	ldr	r3, [r4, #0]
 8002e38:	689d      	ldr	r5, [r3, #8]
 8002e3a:	2340      	movs	r3, #64	; 0x40
 8002e3c:	401d      	ands	r5, r3
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 8002e3e:	d01a      	beq.n	8002e76 <HAL_UART_IRQHandler+0xe2>
        UART_EndRxTransfer(huart);
 8002e40:	f7ff fcdc 	bl	80027fc <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002e44:	2140      	movs	r1, #64	; 0x40
 8002e46:	6823      	ldr	r3, [r4, #0]
 8002e48:	689a      	ldr	r2, [r3, #8]
 8002e4a:	420a      	tst	r2, r1
 8002e4c:	d00f      	beq.n	8002e6e <HAL_UART_IRQHandler+0xda>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002e4e:	689a      	ldr	r2, [r3, #8]
          if(huart->hdmarx != NULL)
 8002e50:	6e60      	ldr	r0, [r4, #100]	; 0x64
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002e52:	438a      	bics	r2, r1
 8002e54:	609a      	str	r2, [r3, #8]
          if(huart->hdmarx != NULL)
 8002e56:	2800      	cmp	r0, #0
 8002e58:	d009      	beq.n	8002e6e <HAL_UART_IRQHandler+0xda>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002e5a:	4b13      	ldr	r3, [pc, #76]	; (8002ea8 <HAL_UART_IRQHandler+0x114>)
 8002e5c:	6343      	str	r3, [r0, #52]	; 0x34
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002e5e:	f7fe fd6a 	bl	8001936 <HAL_DMA_Abort_IT>
 8002e62:	2800      	cmp	r0, #0
 8002e64:	d0a6      	beq.n	8002db4 <HAL_UART_IRQHandler+0x20>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002e66:	6e60      	ldr	r0, [r4, #100]	; 0x64
 8002e68:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8002e6a:	4798      	blx	r3
 8002e6c:	e7a2      	b.n	8002db4 <HAL_UART_IRQHandler+0x20>
            HAL_UART_ErrorCallback(huart);
 8002e6e:	0020      	movs	r0, r4
 8002e70:	f7ff fdb0 	bl	80029d4 <HAL_UART_ErrorCallback>
 8002e74:	e79e      	b.n	8002db4 <HAL_UART_IRQHandler+0x20>
        HAL_UART_ErrorCallback(huart);
 8002e76:	f7ff fdad 	bl	80029d4 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002e7a:	66e5      	str	r5, [r4, #108]	; 0x6c
 8002e7c:	e79a      	b.n	8002db4 <HAL_UART_IRQHandler+0x20>
  if(((isrflags & USART_ISR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002e7e:	2280      	movs	r2, #128	; 0x80
 8002e80:	4213      	tst	r3, r2
 8002e82:	d005      	beq.n	8002e90 <HAL_UART_IRQHandler+0xfc>
 8002e84:	4211      	tst	r1, r2
 8002e86:	d003      	beq.n	8002e90 <HAL_UART_IRQHandler+0xfc>
    UART_Transmit_IT(huart);
 8002e88:	0020      	movs	r0, r4
 8002e8a:	f7ff ff05 	bl	8002c98 <UART_Transmit_IT>
    return;
 8002e8e:	e791      	b.n	8002db4 <HAL_UART_IRQHandler+0x20>
  if(((isrflags & USART_ISR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002e90:	2240      	movs	r2, #64	; 0x40
 8002e92:	4213      	tst	r3, r2
 8002e94:	d100      	bne.n	8002e98 <HAL_UART_IRQHandler+0x104>
 8002e96:	e78d      	b.n	8002db4 <HAL_UART_IRQHandler+0x20>
 8002e98:	4211      	tst	r1, r2
 8002e9a:	d100      	bne.n	8002e9e <HAL_UART_IRQHandler+0x10a>
 8002e9c:	e78a      	b.n	8002db4 <HAL_UART_IRQHandler+0x20>
    UART_EndTransmit_IT(huart);
 8002e9e:	0020      	movs	r0, r4
 8002ea0:	f7ff ff2c 	bl	8002cfc <UART_EndTransmit_IT>
    return;
 8002ea4:	e786      	b.n	8002db4 <HAL_UART_IRQHandler+0x20>
 8002ea6:	46c0      	nop			; (mov r8, r8)
 8002ea8:	08002a31 	.word	0x08002a31

08002eac <get_current_potentiometer>:
#include "function.h"
#include "variables.h"
#define R 155		// Resistor chosen in H-brigde circuit to transform proportional current to a voltage

void get_current_potentiometer(){
	sampledCurrent = ADC_buffer[1];
 8002eac:	4b14      	ldr	r3, [pc, #80]	; (8002f00 <get_current_potentiometer+0x54>)
void get_current_potentiometer(){
 8002eae:	b570      	push	{r4, r5, r6, lr}
	sampledCurrent = ADC_buffer[1];
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	4a14      	ldr	r2, [pc, #80]	; (8002f04 <get_current_potentiometer+0x58>)
 8002eb4:	685e      	ldr	r6, [r3, #4]
	sampledPotentiometer = ADC_buffer[0];



	prevprev_q1 = prev_q1;
	prev_q1 = q1;
 8002eb6:	4c14      	ldr	r4, [pc, #80]	; (8002f08 <get_current_potentiometer+0x5c>)
	sampledCurrent = ADC_buffer[1];
 8002eb8:	6016      	str	r6, [r2, #0]
	sampledPotentiometer = ADC_buffer[0];
 8002eba:	6818      	ldr	r0, [r3, #0]
	prevprev_q1 = prev_q1;
 8002ebc:	4b13      	ldr	r3, [pc, #76]	; (8002f0c <get_current_potentiometer+0x60>)
 8002ebe:	4a14      	ldr	r2, [pc, #80]	; (8002f10 <get_current_potentiometer+0x64>)
 8002ec0:	6819      	ldr	r1, [r3, #0]
	sampledPotentiometer = ADC_buffer[0];
 8002ec2:	4d14      	ldr	r5, [pc, #80]	; (8002f14 <get_current_potentiometer+0x68>)
	prevprev_q1 = prev_q1;
 8002ec4:	6011      	str	r1, [r2, #0]
	prev_q1 = q1;
 8002ec6:	6822      	ldr	r2, [r4, #0]
	sampledPotentiometer = ADC_buffer[0];
 8002ec8:	6028      	str	r0, [r5, #0]
	prev_q1 = q1;
 8002eca:	601a      	str	r2, [r3, #0]
	q1 = ((int32_t)sampledPotentiometer-(int32_t)startval_sampledPotentiometer)*0.00153f;
 8002ecc:	4b12      	ldr	r3, [pc, #72]	; (8002f18 <get_current_potentiometer+0x6c>)
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	1ac0      	subs	r0, r0, r3
 8002ed2:	f7fd fd93 	bl	80009fc <__aeabi_i2f>
 8002ed6:	4911      	ldr	r1, [pc, #68]	; (8002f1c <get_current_potentiometer+0x70>)
 8002ed8:	f7fd fad4 	bl	8000484 <__aeabi_fmul>
	torque = (sampledCurrent<<9);
 8002edc:	2200      	movs	r2, #0
 8002ede:	4b10      	ldr	r3, [pc, #64]	; (8002f20 <get_current_potentiometer+0x74>)
	q1 = ((int32_t)sampledPotentiometer-(int32_t)startval_sampledPotentiometer)*0.00153f;
 8002ee0:	6020      	str	r0, [r4, #0]
	torque = (sampledCurrent<<9);
 8002ee2:	701a      	strb	r2, [r3, #0]
//	q1dot = (prevprev_q1 - prev_q1<<2+3*q1)/(time<<2); // time variable needs to change




	sprintf(send_torque,"%lu", sampledCurrent);
 8002ee4:	4c0f      	ldr	r4, [pc, #60]	; (8002f24 <get_current_potentiometer+0x78>)
 8002ee6:	4b10      	ldr	r3, [pc, #64]	; (8002f28 <get_current_potentiometer+0x7c>)
 8002ee8:	0032      	movs	r2, r6
 8002eea:	0021      	movs	r1, r4
 8002eec:	6818      	ldr	r0, [r3, #0]
 8002eee:	f001 f811 	bl	8003f14 <siprintf>
	sprintf(send_q1,"%lu", sampledPotentiometer);
 8002ef2:	4b0e      	ldr	r3, [pc, #56]	; (8002f2c <get_current_potentiometer+0x80>)
 8002ef4:	682a      	ldr	r2, [r5, #0]
 8002ef6:	6818      	ldr	r0, [r3, #0]
 8002ef8:	0021      	movs	r1, r4
 8002efa:	f001 f80b 	bl	8003f14 <siprintf>
	// Do conversion equation to get 'real' value



	// store in buffer to be send across UART
}
 8002efe:	bd70      	pop	{r4, r5, r6, pc}
 8002f00:	200000a8 	.word	0x200000a8
 8002f04:	200000f8 	.word	0x200000f8
 8002f08:	200000dc 	.word	0x200000dc
 8002f0c:	200000c8 	.word	0x200000c8
 8002f10:	200000d0 	.word	0x200000d0
 8002f14:	200000fc 	.word	0x200000fc
 8002f18:	20000024 	.word	0x20000024
 8002f1c:	3ac88a48 	.word	0x3ac88a48
 8002f20:	20000130 	.word	0x20000130
 8002f24:	080046ac 	.word	0x080046ac
 8002f28:	20000110 	.word	0x20000110
 8002f2c:	20000104 	.word	0x20000104

08002f30 <HAL_UART_RxCpltCallback>:
#define KI


// interrupt when byte is received on UART
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
	uart_flag = 1;
 8002f30:	2201      	movs	r2, #1
 8002f32:	4b01      	ldr	r3, [pc, #4]	; (8002f38 <HAL_UART_RxCpltCallback+0x8>)
 8002f34:	701a      	strb	r2, [r3, #0]
}
 8002f36:	4770      	bx	lr
 8002f38:	20000131 	.word	0x20000131

08002f3c <HAL_GPIO_EXTI_Callback>:

//interrupt when encoder is experiencing an rising or falling edge
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
	encoder_flag = 1;
 8002f3c:	2201      	movs	r2, #1
 8002f3e:	4b01      	ldr	r3, [pc, #4]	; (8002f44 <HAL_GPIO_EXTI_Callback+0x8>)
 8002f40:	701a      	strb	r2, [r3, #0]

}
 8002f42:	4770      	bx	lr
 8002f44:	200000c3 	.word	0x200000c3

08002f48 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){

	if(htim->Instance == htim16.Instance){
 8002f48:	4a09      	ldr	r2, [pc, #36]	; (8002f70 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8002f4a:	6803      	ldr	r3, [r0, #0]
 8002f4c:	6812      	ldr	r2, [r2, #0]
 8002f4e:	4293      	cmp	r3, r2
 8002f50:	d00a      	beq.n	8002f68 <HAL_TIM_PeriodElapsedCallback+0x20>
		send_data_flag = 1;
	}
	else if(htim->Instance == htim14.Instance){
 8002f52:	4a08      	ldr	r2, [pc, #32]	; (8002f74 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8002f54:	6812      	ldr	r2, [r2, #0]
 8002f56:	4293      	cmp	r3, r2
 8002f58:	d000      	beq.n	8002f5c <HAL_TIM_PeriodElapsedCallback+0x14>
		adc_flag = 1;
		data_flag = 1;
	}
//	data_flag = 1;
//	adc_flag = 1;
}
 8002f5a:	4770      	bx	lr
		adc_flag = 1;
 8002f5c:	2301      	movs	r3, #1
 8002f5e:	4a06      	ldr	r2, [pc, #24]	; (8002f78 <HAL_TIM_PeriodElapsedCallback+0x30>)
 8002f60:	7013      	strb	r3, [r2, #0]
		data_flag = 1;
 8002f62:	4a06      	ldr	r2, [pc, #24]	; (8002f7c <HAL_TIM_PeriodElapsedCallback+0x34>)
 8002f64:	7013      	strb	r3, [r2, #0]
}
 8002f66:	e7f8      	b.n	8002f5a <HAL_TIM_PeriodElapsedCallback+0x12>
		send_data_flag = 1;
 8002f68:	2201      	movs	r2, #1
 8002f6a:	4b05      	ldr	r3, [pc, #20]	; (8002f80 <HAL_TIM_PeriodElapsedCallback+0x38>)
 8002f6c:	701a      	strb	r2, [r3, #0]
 8002f6e:	e7f4      	b.n	8002f5a <HAL_TIM_PeriodElapsedCallback+0x12>
 8002f70:	2000030c 	.word	0x2000030c
 8002f74:	2000023c 	.word	0x2000023c
 8002f78:	200000ac 	.word	0x200000ac
 8002f7c:	200000c0 	.word	0x200000c0
 8002f80:	20000020 	.word	0x20000020

08002f84 <HAL_TIM_OC_DelayElapsedCallback>:
 8002f84:	2201      	movs	r2, #1
 8002f86:	4b01      	ldr	r3, [pc, #4]	; (8002f8c <HAL_TIM_OC_DelayElapsedCallback+0x8>)
 8002f88:	701a      	strb	r2, [r3, #0]
 8002f8a:	4770      	bx	lr
 8002f8c:	200000d8 	.word	0x200000d8

08002f90 <HAL_TIM_IC_CaptureCallback>:
 8002f90:	2201      	movs	r2, #1
 8002f92:	4b01      	ldr	r3, [pc, #4]	; (8002f98 <HAL_TIM_IC_CaptureCallback+0x8>)
 8002f94:	701a      	strb	r2, [r3, #0]
 8002f96:	4770      	bx	lr
 8002f98:	200000d8 	.word	0x200000d8

08002f9c <HAL_TIM_PWM_PulseFinishedCallback>:
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim){
	pwm_flag = 1;
}

void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim){
	pwm_flag = 1;
 8002f9c:	2201      	movs	r2, #1
 8002f9e:	4b01      	ldr	r3, [pc, #4]	; (8002fa4 <HAL_TIM_PWM_PulseFinishedCallback+0x8>)
 8002fa0:	701a      	strb	r2, [r3, #0]
}
 8002fa2:	4770      	bx	lr
 8002fa4:	200000d8 	.word	0x200000d8

08002fa8 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback (UART_HandleTypeDef *huart){
	memset(rx_buffer,0x00, 8);
 8002fa8:	4b08      	ldr	r3, [pc, #32]	; (8002fcc <HAL_UART_TxCpltCallback+0x24>)
void HAL_UART_TxCpltCallback (UART_HandleTypeDef *huart){
 8002faa:	b510      	push	{r4, lr}
	memset(rx_buffer,0x00, 8);
 8002fac:	6818      	ldr	r0, [r3, #0]
 8002fae:	2208      	movs	r2, #8
 8002fb0:	2100      	movs	r1, #0
 8002fb2:	f000 feec 	bl	8003d8e <memset>
	rx_buffer_cntr = 0;
 8002fb6:	2200      	movs	r2, #0
 8002fb8:	4b05      	ldr	r3, [pc, #20]	; (8002fd0 <HAL_UART_TxCpltCallback+0x28>)
	memset(data_buffer,0x00,40);
 8002fba:	2100      	movs	r1, #0
	rx_buffer_cntr = 0;
 8002fbc:	701a      	strb	r2, [r3, #0]
	memset(data_buffer,0x00,40);
 8002fbe:	4b05      	ldr	r3, [pc, #20]	; (8002fd4 <HAL_UART_TxCpltCallback+0x2c>)
 8002fc0:	3228      	adds	r2, #40	; 0x28
 8002fc2:	6818      	ldr	r0, [r3, #0]
 8002fc4:	f000 fee3 	bl	8003d8e <memset>
}
 8002fc8:	bd10      	pop	{r4, pc}
 8002fca:	46c0      	nop			; (mov r8, r8)
 8002fcc:	200000f0 	.word	0x200000f0
 8002fd0:	200000f4 	.word	0x200000f4
 8002fd4:	200000bc 	.word	0x200000bc

08002fd8 <read_motor_position>:


void read_motor_position(){

	prevprev_q2 = prev_q2;
 8002fd8:	4b12      	ldr	r3, [pc, #72]	; (8003024 <read_motor_position+0x4c>)
void read_motor_position(){
 8002fda:	b570      	push	{r4, r5, r6, lr}
	prevprev_q2 = prev_q2;
 8002fdc:	6819      	ldr	r1, [r3, #0]
 8002fde:	4a12      	ldr	r2, [pc, #72]	; (8003028 <read_motor_position+0x50>)
	prev_q2 = q2;
 8002fe0:	4e12      	ldr	r6, [pc, #72]	; (800302c <read_motor_position+0x54>)
	prevprev_q2 = prev_q2;
 8002fe2:	6011      	str	r1, [r2, #0]
	error_step_prev = q2_steps;
 8002fe4:	4d12      	ldr	r5, [pc, #72]	; (8003030 <read_motor_position+0x58>)
	prev_q2 = q2;
 8002fe6:	6832      	ldr	r2, [r6, #0]

	if(HAL_GPIO_ReadPin(DIR_GPIO_Port, DIR_Pin) == 1){ // actuated pendulum is turning clockwise
 8002fe8:	2120      	movs	r1, #32
	prev_q2 = q2;
 8002fea:	601a      	str	r2, [r3, #0]
	error_step_prev = q2_steps;
 8002fec:	4b11      	ldr	r3, [pc, #68]	; (8003034 <read_motor_position+0x5c>)
 8002fee:	782a      	ldrb	r2, [r5, #0]
	if(HAL_GPIO_ReadPin(DIR_GPIO_Port, DIR_Pin) == 1){ // actuated pendulum is turning clockwise
 8002ff0:	4811      	ldr	r0, [pc, #68]	; (8003038 <read_motor_position+0x60>)
	error_step_prev = q2_steps;
 8002ff2:	701a      	strb	r2, [r3, #0]
	if(HAL_GPIO_ReadPin(DIR_GPIO_Port, DIR_Pin) == 1){ // actuated pendulum is turning clockwise
 8002ff4:	f7fe fdbc 	bl	8001b70 <HAL_GPIO_ReadPin>
		q2_steps -= 1;
 8002ff8:	682b      	ldr	r3, [r5, #0]
 8002ffa:	1e5c      	subs	r4, r3, #1
	if(HAL_GPIO_ReadPin(DIR_GPIO_Port, DIR_Pin) == 1){ // actuated pendulum is turning clockwise
 8002ffc:	2801      	cmp	r0, #1
 8002ffe:	d000      	beq.n	8003002 <read_motor_position+0x2a>
		q2 = q2_steps*dir_increment_size;
	}
	else{ // actuated pendulum is turning anti-clockwise
		q2_steps += 1;
 8003000:	1c5c      	adds	r4, r3, #1
		q2 = q2_steps*dir_increment_size;
 8003002:	0020      	movs	r0, r4
 8003004:	f7fd fcfa 	bl	80009fc <__aeabi_i2f>
 8003008:	4b0c      	ldr	r3, [pc, #48]	; (800303c <read_motor_position+0x64>)
 800300a:	6819      	ldr	r1, [r3, #0]
 800300c:	f7fd fa3a 	bl	8000484 <__aeabi_fmul>
	}
	sprintf(send_q2,"%d", q2_steps);
 8003010:	4b0b      	ldr	r3, [pc, #44]	; (8003040 <read_motor_position+0x68>)
 8003012:	6030      	str	r0, [r6, #0]
 8003014:	0022      	movs	r2, r4
 8003016:	6818      	ldr	r0, [r3, #0]
 8003018:	490a      	ldr	r1, [pc, #40]	; (8003044 <read_motor_position+0x6c>)
 800301a:	602c      	str	r4, [r5, #0]
 800301c:	f000 ff7a 	bl	8003f14 <siprintf>

	//three point backward difference
//	q2dot = (prevprev_q2 - prev_q2<<2+3*q2)/(2*time); // time variable needs to change

}
 8003020:	bd70      	pop	{r4, r5, r6, pc}
 8003022:	46c0      	nop			; (mov r8, r8)
 8003024:	200000cc 	.word	0x200000cc
 8003028:	200000d4 	.word	0x200000d4
 800302c:	200000e0 	.word	0x200000e0
 8003030:	200000e4 	.word	0x200000e4
 8003034:	200000c4 	.word	0x200000c4
 8003038:	48000400 	.word	0x48000400
 800303c:	20000010 	.word	0x20000010
 8003040:	20000108 	.word	0x20000108
 8003044:	080046b0 	.word	0x080046b0

08003048 <control_law>:
/*Creates a discrete representation of the arctan function. The
 * discrete value is contained in a array
 */


void control_law(){
 8003048:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
//	if in the non-linear control region

	if( (q1 < PI*0.3 || q1 < -PI*0.3 ) && control_state == 0){
 800304a:	4b35      	ldr	r3, [pc, #212]	; (8003120 <control_law+0xd8>)
 800304c:	681d      	ldr	r5, [r3, #0]
 800304e:	1c28      	adds	r0, r5, #0
 8003050:	f7fe f8a4 	bl	800119c <__aeabi_f2d>
 8003054:	4b33      	ldr	r3, [pc, #204]	; (8003124 <control_law+0xdc>)
 8003056:	0006      	movs	r6, r0
 8003058:	681c      	ldr	r4, [r3, #0]
 800305a:	000f      	movs	r7, r1
 800305c:	1c20      	adds	r0, r4, #0
 800305e:	f7fe f89d 	bl	800119c <__aeabi_f2d>
 8003062:	4a31      	ldr	r2, [pc, #196]	; (8003128 <control_law+0xe0>)
 8003064:	4b31      	ldr	r3, [pc, #196]	; (800312c <control_law+0xe4>)
 8003066:	f7fd fe19 	bl	8000c9c <__aeabi_dmul>
 800306a:	0002      	movs	r2, r0
 800306c:	000b      	movs	r3, r1
 800306e:	0030      	movs	r0, r6
 8003070:	0039      	movs	r1, r7
 8003072:	f7fd f8fd 	bl	8000270 <__aeabi_dcmplt>
 8003076:	2800      	cmp	r0, #0
 8003078:	d110      	bne.n	800309c <control_law+0x54>
 800307a:	2380      	movs	r3, #128	; 0x80
 800307c:	061b      	lsls	r3, r3, #24
 800307e:	18e0      	adds	r0, r4, r3
 8003080:	f7fe f88c 	bl	800119c <__aeabi_f2d>
 8003084:	4a28      	ldr	r2, [pc, #160]	; (8003128 <control_law+0xe0>)
 8003086:	4b29      	ldr	r3, [pc, #164]	; (800312c <control_law+0xe4>)
 8003088:	f7fd fe08 	bl	8000c9c <__aeabi_dmul>
 800308c:	0002      	movs	r2, r0
 800308e:	000b      	movs	r3, r1
 8003090:	0030      	movs	r0, r6
 8003092:	0039      	movs	r1, r7
 8003094:	f7fd f8ec 	bl	8000270 <__aeabi_dcmplt>
 8003098:	2800      	cmp	r0, #0
 800309a:	d005      	beq.n	80030a8 <control_law+0x60>
 800309c:	4a24      	ldr	r2, [pc, #144]	; (8003130 <control_law+0xe8>)
 800309e:	7813      	ldrb	r3, [r2, #0]
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d031      	beq.n	8003108 <control_law+0xc0>
		control_state = 1;
		alpha = PI/6;
	}
	else if( (q1 < PI*0.3 || q1 < -PI*0.3 ) && control_state == 1 ){
 80030a4:	2b01      	cmp	r3, #1
 80030a6:	d038      	beq.n	800311a <control_law+0xd2>
		control_state = 2;
		alpha = PI/6;
	}
	else if(  ( q1 > (PI-region_1) || q1 < (-PI+region_1) ) && (q2 < region_2 && q2 > -region_2) && control_state == 2){
 80030a8:	4b22      	ldr	r3, [pc, #136]	; (8003134 <control_law+0xec>)
 80030aa:	1c20      	adds	r0, r4, #0
 80030ac:	681e      	ldr	r6, [r3, #0]
 80030ae:	1c31      	adds	r1, r6, #0
 80030b0:	f7fd fb08 	bl	80006c4 <__aeabi_fsub>
 80030b4:	1c01      	adds	r1, r0, #0
 80030b6:	1c28      	adds	r0, r5, #0
 80030b8:	f7fd f928 	bl	800030c <__aeabi_fcmpgt>
 80030bc:	2800      	cmp	r0, #0
 80030be:	d018      	beq.n	80030f2 <control_law+0xaa>
 80030c0:	4b1d      	ldr	r3, [pc, #116]	; (8003138 <control_law+0xf0>)
 80030c2:	681d      	ldr	r5, [r3, #0]
 80030c4:	4b1d      	ldr	r3, [pc, #116]	; (800313c <control_law+0xf4>)
 80030c6:	1c28      	adds	r0, r5, #0
 80030c8:	681c      	ldr	r4, [r3, #0]
 80030ca:	1c21      	adds	r1, r4, #0
 80030cc:	f7fd f90a 	bl	80002e4 <__aeabi_fcmplt>
 80030d0:	2800      	cmp	r0, #0
 80030d2:	d021      	beq.n	8003118 <control_law+0xd0>
 80030d4:	2380      	movs	r3, #128	; 0x80
 80030d6:	061b      	lsls	r3, r3, #24
 80030d8:	18e1      	adds	r1, r4, r3
 80030da:	1c28      	adds	r0, r5, #0
 80030dc:	f7fd f916 	bl	800030c <__aeabi_fcmpgt>
 80030e0:	2800      	cmp	r0, #0
 80030e2:	d019      	beq.n	8003118 <control_law+0xd0>
 80030e4:	4b12      	ldr	r3, [pc, #72]	; (8003130 <control_law+0xe8>)
 80030e6:	781a      	ldrb	r2, [r3, #0]
 80030e8:	2a02      	cmp	r2, #2
 80030ea:	d115      	bne.n	8003118 <control_law+0xd0>
		control_state = 3;
 80030ec:	3201      	adds	r2, #1
 80030ee:	701a      	strb	r2, [r3, #0]
//		motor_dir = 1;
//		HAL_GPIO_WritePin(MOTOR_DIR_GPIO_Port,MOTOR_DIR_Pin,motor_dir);
//		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, duty_cycle );
//	}

}
 80030f0:	e012      	b.n	8003118 <control_law+0xd0>
	else if(  ( q1 > (PI-region_1) || q1 < (-PI+region_1) ) && (q2 < region_2 && q2 > -region_2) && control_state == 2){
 80030f2:	1c21      	adds	r1, r4, #0
 80030f4:	1c30      	adds	r0, r6, #0
 80030f6:	f7fd fae5 	bl	80006c4 <__aeabi_fsub>
 80030fa:	1c01      	adds	r1, r0, #0
 80030fc:	1c28      	adds	r0, r5, #0
 80030fe:	f7fd f8f1 	bl	80002e4 <__aeabi_fcmplt>
 8003102:	2800      	cmp	r0, #0
 8003104:	d1dc      	bne.n	80030c0 <control_law+0x78>
 8003106:	e007      	b.n	8003118 <control_law+0xd0>
		control_state = 1;
 8003108:	2301      	movs	r3, #1
		control_state = 2;
 800310a:	7013      	strb	r3, [r2, #0]
		alpha = PI/6;
 800310c:	490c      	ldr	r1, [pc, #48]	; (8003140 <control_law+0xf8>)
 800310e:	1c20      	adds	r0, r4, #0
 8003110:	f7fd f9b8 	bl	8000484 <__aeabi_fmul>
 8003114:	4b0b      	ldr	r3, [pc, #44]	; (8003144 <control_law+0xfc>)
 8003116:	6018      	str	r0, [r3, #0]
}
 8003118:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		control_state = 2;
 800311a:	3301      	adds	r3, #1
 800311c:	e7f5      	b.n	800310a <control_law+0xc2>
 800311e:	46c0      	nop			; (mov r8, r8)
 8003120:	200000dc 	.word	0x200000dc
 8003124:	20000004 	.word	0x20000004
 8003128:	33333333 	.word	0x33333333
 800312c:	3fd33333 	.word	0x3fd33333
 8003130:	200000b8 	.word	0x200000b8
 8003134:	200000e8 	.word	0x200000e8
 8003138:	200000e0 	.word	0x200000e0
 800313c:	200000ec 	.word	0x200000ec
 8003140:	3e2aaaab 	.word	0x3e2aaaab
 8003144:	200000b0 	.word	0x200000b0

08003148 <output_torque>:


void output_torque(uint8_t dir, uint8_t duty_cycle){
 8003148:	b510      	push	{r4, lr}
 800314a:	000c      	movs	r4, r1
	if(duty_cycle > 30){ // safety percaustion to ensure safety
 800314c:	291e      	cmp	r1, #30
 800314e:	d904      	bls.n	800315a <output_torque+0x12>
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 100 ); // stop motor
 8003150:	2264      	movs	r2, #100	; 0x64
 8003152:	4b07      	ldr	r3, [pc, #28]	; (8003170 <output_torque+0x28>)
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	639a      	str	r2, [r3, #56]	; 0x38
	}




}
 8003158:	bd10      	pop	{r4, pc}
		HAL_GPIO_WritePin(MOTOR_DIR_GPIO_Port,MOTOR_DIR_Pin,dir);
 800315a:	0002      	movs	r2, r0
 800315c:	2090      	movs	r0, #144	; 0x90
 800315e:	2120      	movs	r1, #32
 8003160:	05c0      	lsls	r0, r0, #23
 8003162:	f7fe fd0b 	bl	8001b7c <HAL_GPIO_WritePin>
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, duty_cycle );
 8003166:	4b02      	ldr	r3, [pc, #8]	; (8003170 <output_torque+0x28>)
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	639c      	str	r4, [r3, #56]	; 0x38
}
 800316c:	e7f4      	b.n	8003158 <output_torque+0x10>
 800316e:	46c0      	nop			; (mov r8, r8)
 8003170:	20000148 	.word	0x20000148

08003174 <startPeripherals>:
extern ADC_HandleTypeDef hadc;
extern TIM_HandleTypeDef htim3;
extern TIM_HandleTypeDef htim14;
extern TIM_HandleTypeDef htim16;

void startPeripherals(){
 8003174:	b510      	push	{r4, lr}

	HAL_ADCEx_Calibration_Start(&hadc);					// Calibrate the ADC
 8003176:	4c12      	ldr	r4, [pc, #72]	; (80031c0 <startPeripherals+0x4c>)
 8003178:	0020      	movs	r0, r4
 800317a:	f7fe faaf 	bl	80016dc <HAL_ADCEx_Calibration_Start>
	HAL_ADC_Start_DMA(&hadc, ADC_buffer, 2);			// Start to capture the ADC with DMA
 800317e:	4b11      	ldr	r3, [pc, #68]	; (80031c4 <startPeripherals+0x50>)
 8003180:	2202      	movs	r2, #2
 8003182:	6819      	ldr	r1, [r3, #0]
 8003184:	0020      	movs	r0, r4
 8003186:	f7fe f99b 	bl	80014c0 <HAL_ADC_Start_DMA>

	HAL_TIM_Base_Start_IT(&htim14);						// Timer responsible for time-keeping and triggers system state to be send
 800318a:	480f      	ldr	r0, [pc, #60]	; (80031c8 <startPeripherals+0x54>)
 800318c:	f7ff f8fc 	bl	8002388 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim16);						// Timer responsible for time-keeping and triggers system state to be send
 8003190:	480e      	ldr	r0, [pc, #56]	; (80031cc <startPeripherals+0x58>)
 8003192:	f7ff f8f9 	bl	8002388 <HAL_TIM_Base_Start_IT>
	HAL_TIM_PWM_Start_IT(&htim3,TIM_CHANNEL_2);			// Start the Timer Module with PWM
 8003196:	4c0e      	ldr	r4, [pc, #56]	; (80031d0 <startPeripherals+0x5c>)
 8003198:	2104      	movs	r1, #4
 800319a:	0020      	movs	r0, r4
 800319c:	f7ff facc 	bl	8002738 <HAL_TIM_PWM_Start_IT>
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 0);	// Set duty cycle of PWM signal to 0%
 80031a0:	2200      	movs	r2, #0
 80031a2:	6823      	ldr	r3, [r4, #0]
	HAL_UART_Receive_IT(&huart1, &rx_byte, 1);			// Set interrupt to receive byte over UART
 80031a4:	490b      	ldr	r1, [pc, #44]	; (80031d4 <startPeripherals+0x60>)
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 0);	// Set duty cycle of PWM signal to 0%
 80031a6:	639a      	str	r2, [r3, #56]	; 0x38
	HAL_UART_Receive_IT(&huart1, &rx_byte, 1);			// Set interrupt to receive byte over UART
 80031a8:	480b      	ldr	r0, [pc, #44]	; (80031d8 <startPeripherals+0x64>)
 80031aa:	3201      	adds	r2, #1
 80031ac:	f7ff fb64 	bl	8002878 <HAL_UART_Receive_IT>


//	HAL_Delay(500);										// Delay for peripherals to settle
	HAL_GPIO_WritePin(DEBUG_LED1_GPIO_Port,DEBUG_LED1_Pin,1); // LED ON indicates system is ready
 80031b0:	2090      	movs	r0, #144	; 0x90
 80031b2:	2201      	movs	r2, #1
 80031b4:	2108      	movs	r1, #8
 80031b6:	05c0      	lsls	r0, r0, #23
 80031b8:	f7fe fce0 	bl	8001b7c <HAL_GPIO_WritePin>

	//startval_sampledPotentiometer = ADC_buffer[1];

}
 80031bc:	bd10      	pop	{r4, pc}
 80031be:	46c0      	nop			; (mov r8, r8)
 80031c0:	200002c0 	.word	0x200002c0
 80031c4:	200000a8 	.word	0x200000a8
 80031c8:	2000023c 	.word	0x2000023c
 80031cc:	2000030c 	.word	0x2000030c
 80031d0:	20000148 	.word	0x20000148
 80031d4:	200000f5 	.word	0x200000f5
 80031d8:	200001cc 	.word	0x200001cc

080031dc <init_variables>:


void init_variables(){
 80031dc:	b570      	push	{r4, r5, r6, lr}

	rx_buffer = (uint8_t*)malloc(8*sizeof(uint8_t));
 80031de:	2008      	movs	r0, #8
	memset(rx_buffer,0x00,8);
 80031e0:	2408      	movs	r4, #8
	rx_buffer = (uint8_t*)malloc(8*sizeof(uint8_t));
 80031e2:	f000 fdc1 	bl	8003d68 <malloc>
 80031e6:	4b31      	ldr	r3, [pc, #196]	; (80032ac <init_variables+0xd0>)
	memset(rx_buffer,0x00,8);
 80031e8:	0022      	movs	r2, r4
 80031ea:	2100      	movs	r1, #0
	rx_buffer = (uint8_t*)malloc(8*sizeof(uint8_t));
 80031ec:	6018      	str	r0, [r3, #0]
	memset(rx_buffer,0x00,8);
 80031ee:	f000 fdce 	bl	8003d8e <memset>

	verification = (uint8_t*)malloc(8*sizeof(uint8_t));
 80031f2:	0020      	movs	r0, r4
 80031f4:	f000 fdb8 	bl	8003d68 <malloc>
 80031f8:	4b2d      	ldr	r3, [pc, #180]	; (80032b0 <init_variables+0xd4>)
	memset(verification,0x00,8);
 80031fa:	0022      	movs	r2, r4
 80031fc:	2100      	movs	r1, #0
	verification = (uint8_t*)malloc(8*sizeof(uint8_t));
 80031fe:	6018      	str	r0, [r3, #0]
	memset(verification,0x00,8);
 8003200:	f000 fdc5 	bl	8003d8e <memset>

	// might to be larger to account for decimals
	data_buffer = (uint8_t*)malloc(72*sizeof(uint8_t));
 8003204:	2048      	movs	r0, #72	; 0x48
 8003206:	f000 fdaf 	bl	8003d68 <malloc>
 800320a:	4b2a      	ldr	r3, [pc, #168]	; (80032b4 <init_variables+0xd8>)
	memset(data_buffer,0x00,72);
 800320c:	2248      	movs	r2, #72	; 0x48
 800320e:	2100      	movs	r1, #0
	data_buffer = (uint8_t*)malloc(72*sizeof(uint8_t));
 8003210:	0005      	movs	r5, r0
 8003212:	6018      	str	r0, [r3, #0]
	memset(data_buffer,0x00,72);
 8003214:	f000 fdbb 	bl	8003d8e <memset>

	// forming dat structure to be send
	memcpy(data_buffer, dollar, strlen((char*)dollar));
 8003218:	4b27      	ldr	r3, [pc, #156]	; (80032b8 <init_variables+0xdc>)
 800321a:	681e      	ldr	r6, [r3, #0]
 800321c:	0030      	movs	r0, r6
 800321e:	f7fc ff73 	bl	8000108 <strlen>
 8003222:	0031      	movs	r1, r6
 8003224:	0002      	movs	r2, r0
 8003226:	0028      	movs	r0, r5
 8003228:	f000 fda8 	bl	8003d7c <memcpy>


	ADC_buffer = (uint32_t*)malloc(2*sizeof(uint32_t));
 800322c:	0020      	movs	r0, r4
 800322e:	f000 fd9b 	bl	8003d68 <malloc>
	memset(ADC_buffer,0x00,2);
 8003232:	2400      	movs	r4, #0
	ADC_buffer = (uint32_t*)malloc(2*sizeof(uint32_t));
 8003234:	4b21      	ldr	r3, [pc, #132]	; (80032bc <init_variables+0xe0>)
	memset(ADC_buffer,0x00,2);
 8003236:	8004      	strh	r4, [r0, #0]
	ADC_buffer = (uint32_t*)malloc(2*sizeof(uint32_t));
 8003238:	6018      	str	r0, [r3, #0]

	atan_vals = (double*)malloc(100*sizeof(double));
 800323a:	20c8      	movs	r0, #200	; 0xc8
 800323c:	0080      	lsls	r0, r0, #2
 800323e:	f000 fd93 	bl	8003d68 <malloc>
 8003242:	4b1f      	ldr	r3, [pc, #124]	; (80032c0 <init_variables+0xe4>)
	memset(atan_vals,0x00,100);
 8003244:	0021      	movs	r1, r4
 8003246:	2264      	movs	r2, #100	; 0x64
	atan_vals = (double*)malloc(100*sizeof(double));
 8003248:	6018      	str	r0, [r3, #0]
	memset(atan_vals,0x00,100);
 800324a:	f000 fda0 	bl	8003d8e <memset>

	scratchpad = (char*)malloc(5*sizeof(char));
 800324e:	2005      	movs	r0, #5
 8003250:	f000 fd8a 	bl	8003d68 <malloc>
 8003254:	4b1b      	ldr	r3, [pc, #108]	; (80032c4 <init_variables+0xe8>)
	memset(scratchpad,0x00,5);
 8003256:	0021      	movs	r1, r4
 8003258:	2205      	movs	r2, #5
	scratchpad = (char*)malloc(5*sizeof(char));
 800325a:	6018      	str	r0, [r3, #0]
	memset(scratchpad,0x00,5);
 800325c:	f000 fd97 	bl	8003d8e <memset>

	send_q1 = (char*)malloc(10*sizeof(char));
 8003260:	200a      	movs	r0, #10
 8003262:	f000 fd81 	bl	8003d68 <malloc>
 8003266:	4b18      	ldr	r3, [pc, #96]	; (80032c8 <init_variables+0xec>)
	memset(send_q1,0x00,10);
 8003268:	0021      	movs	r1, r4
 800326a:	220a      	movs	r2, #10
	send_q1 = (char*)malloc(10*sizeof(char));
 800326c:	6018      	str	r0, [r3, #0]
	memset(send_q1,0x00,10);
 800326e:	f000 fd8e 	bl	8003d8e <memset>
	send_q2 = (char*)malloc(32*sizeof(char));
 8003272:	2020      	movs	r0, #32
 8003274:	f000 fd78 	bl	8003d68 <malloc>
 8003278:	4b14      	ldr	r3, [pc, #80]	; (80032cc <init_variables+0xf0>)
	memset(send_q2,0x00,32);
 800327a:	0021      	movs	r1, r4
 800327c:	2220      	movs	r2, #32
	send_q2 = (char*)malloc(32*sizeof(char));
 800327e:	0005      	movs	r5, r0
 8003280:	6018      	str	r0, [r3, #0]
	memset(send_q2,0x00,32);
 8003282:	f000 fd84 	bl	8003d8e <memset>
	send_torque = (char*)malloc(4*sizeof(char));
 8003286:	2004      	movs	r0, #4
 8003288:	f000 fd6e 	bl	8003d68 <malloc>
 800328c:	4b10      	ldr	r3, [pc, #64]	; (80032d0 <init_variables+0xf4>)
	memset(send_torque,0x00,4);
 800328e:	6004      	str	r4, [r0, #0]
	send_torque = (char*)malloc(4*sizeof(char));
 8003290:	6018      	str	r0, [r3, #0]
	send_time = (char*)malloc(4*sizeof(char));
 8003292:	2004      	movs	r0, #4
 8003294:	f000 fd68 	bl	8003d68 <malloc>
 8003298:	4b0e      	ldr	r3, [pc, #56]	; (80032d4 <init_variables+0xf8>)
	memset(send_time,0x00,4);
 800329a:	6004      	str	r4, [r0, #0]
	send_time = (char*)malloc(4*sizeof(char));
 800329c:	6018      	str	r0, [r3, #0]


	sprintf(send_q2,"%d", q2_steps);
 800329e:	4b0e      	ldr	r3, [pc, #56]	; (80032d8 <init_variables+0xfc>)
 80032a0:	0028      	movs	r0, r5
 80032a2:	681a      	ldr	r2, [r3, #0]
 80032a4:	490d      	ldr	r1, [pc, #52]	; (80032dc <init_variables+0x100>)
 80032a6:	f000 fe35 	bl	8003f14 <siprintf>

	// temporary, this should be done where the variables are measured

}
 80032aa:	bd70      	pop	{r4, r5, r6, pc}
 80032ac:	200000f0 	.word	0x200000f0
 80032b0:	20000134 	.word	0x20000134
 80032b4:	200000bc 	.word	0x200000bc
 80032b8:	20000014 	.word	0x20000014
 80032bc:	200000a8 	.word	0x200000a8
 80032c0:	200000b4 	.word	0x200000b4
 80032c4:	20000100 	.word	0x20000100
 80032c8:	20000104 	.word	0x20000104
 80032cc:	20000108 	.word	0x20000108
 80032d0:	20000110 	.word	0x20000110
 80032d4:	2000010c 	.word	0x2000010c
 80032d8:	200000e4 	.word	0x200000e4
 80032dc:	080046b4 	.word	0x080046b4

080032e0 <SystemClock_Config>:
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInit;

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI14;
 80032e0:	2312      	movs	r3, #18
{
 80032e2:	b530      	push	{r4, r5, lr}
 80032e4:	b095      	sub	sp, #84	; 0x54
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI14;
 80032e6:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
  RCC_OscInitStruct.HSICalibrationValue = 16;
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 80032e8:	22a0      	movs	r2, #160	; 0xa0
  RCC_OscInitStruct.HSICalibrationValue = 16;
 80032ea:	3b02      	subs	r3, #2
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80032ec:	2401      	movs	r4, #1
  RCC_OscInitStruct.HSICalibrationValue = 16;
 80032ee:	930c      	str	r3, [sp, #48]	; 0x30
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
 80032f0:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80032f2:	2502      	movs	r5, #2
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80032f4:	2300      	movs	r3, #0
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 80032f6:	0392      	lsls	r2, r2, #14
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80032f8:	a808      	add	r0, sp, #32
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80032fa:	940b      	str	r4, [sp, #44]	; 0x2c
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 80032fc:	940d      	str	r4, [sp, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80032fe:	9510      	str	r5, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8003300:	9311      	str	r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8003302:	9212      	str	r2, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8003304:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003306:	f7fe fc4b 	bl	8001ba0 <HAL_RCC_OscConfig>
 800330a:	2800      	cmp	r0, #0
 800330c:	d000      	beq.n	8003310 <SystemClock_Config+0x30>
 800330e:	e7fe      	b.n	800330e <SystemClock_Config+0x2e>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003310:	2307      	movs	r3, #7
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003312:	9002      	str	r0, [sp, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003314:	9003      	str	r0, [sp, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8003316:	2101      	movs	r1, #1
 8003318:	4668      	mov	r0, sp
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800331a:	9300      	str	r3, [sp, #0]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800331c:	9501      	str	r5, [sp, #4]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800331e:	f7fe fe53 	bl	8001fc8 <HAL_RCC_ClockConfig>
 8003322:	2800      	cmp	r0, #0
 8003324:	d000      	beq.n	8003328 <SystemClock_Config+0x48>
 8003326:	e7fe      	b.n	8003326 <SystemClock_Config+0x46>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8003328:	9006      	str	r0, [sp, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800332a:	a804      	add	r0, sp, #16
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800332c:	9404      	str	r4, [sp, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800332e:	f7fe fef7 	bl	8002120 <HAL_RCCEx_PeriphCLKConfig>
 8003332:	2800      	cmp	r0, #0
 8003334:	d000      	beq.n	8003338 <SystemClock_Config+0x58>
 8003336:	e7fe      	b.n	8003336 <SystemClock_Config+0x56>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8003338:	f7fe fedc 	bl	80020f4 <HAL_RCC_GetHCLKFreq>
 800333c:	21fa      	movs	r1, #250	; 0xfa
 800333e:	0089      	lsls	r1, r1, #2
 8003340:	f7fc fef4 	bl	800012c <__udivsi3>
 8003344:	f7fe fa58 	bl	80017f8 <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8003348:	2004      	movs	r0, #4
 800334a:	f7fe fa6f 	bl	800182c <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 800334e:	2001      	movs	r0, #1
 8003350:	2200      	movs	r2, #0
 8003352:	2100      	movs	r1, #0
 8003354:	4240      	negs	r0, r0
 8003356:	f7fe fa15 	bl	8001784 <HAL_NVIC_SetPriority>
}
 800335a:	b015      	add	sp, #84	; 0x54
 800335c:	bd30      	pop	{r4, r5, pc}
 800335e:	46c0      	nop			; (mov r8, r8)

08003360 <main>:
{
 8003360:	b570      	push	{r4, r5, r6, lr}
 8003362:	b08c      	sub	sp, #48	; 0x30
  HAL_Init();
 8003364:	f7fd ff9c 	bl	80012a0 <HAL_Init>
  SystemClock_Config();
 8003368:	f7ff ffba 	bl	80032e0 <SystemClock_Config>
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800336c:	2180      	movs	r1, #128	; 0x80
 800336e:	4c75      	ldr	r4, [pc, #468]	; (8003544 <main+0x1e4>)
 8003370:	0289      	lsls	r1, r1, #10
 8003372:	6962      	ldr	r2, [r4, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, DEBUG_LED1_Pin|DEBUG_LED2_Pin|MOTOR_DIR_Pin, GPIO_PIN_RESET);
 8003374:	2090      	movs	r0, #144	; 0x90
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003376:	430a      	orrs	r2, r1
 8003378:	6162      	str	r2, [r4, #20]
 800337a:	6963      	ldr	r3, [r4, #20]
  HAL_GPIO_WritePin(GPIOA, DEBUG_LED1_Pin|DEBUG_LED2_Pin|MOTOR_DIR_Pin, GPIO_PIN_RESET);
 800337c:	05c0      	lsls	r0, r0, #23
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800337e:	400b      	ands	r3, r1
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003380:	2180      	movs	r1, #128	; 0x80
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003382:	9301      	str	r3, [sp, #4]
 8003384:	9b01      	ldr	r3, [sp, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003386:	6962      	ldr	r2, [r4, #20]
 8003388:	02c9      	lsls	r1, r1, #11
 800338a:	430a      	orrs	r2, r1
 800338c:	6162      	str	r2, [r4, #20]
 800338e:	6963      	ldr	r3, [r4, #20]
  HAL_GPIO_WritePin(GPIOA, DEBUG_LED1_Pin|DEBUG_LED2_Pin|MOTOR_DIR_Pin, GPIO_PIN_RESET);
 8003390:	2200      	movs	r2, #0
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003392:	400b      	ands	r3, r1
 8003394:	9302      	str	r3, [sp, #8]
  HAL_GPIO_WritePin(GPIOA, DEBUG_LED1_Pin|DEBUG_LED2_Pin|MOTOR_DIR_Pin, GPIO_PIN_RESET);
 8003396:	2138      	movs	r1, #56	; 0x38
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003398:	9b02      	ldr	r3, [sp, #8]
  HAL_GPIO_WritePin(GPIOA, DEBUG_LED1_Pin|DEBUG_LED2_Pin|MOTOR_DIR_Pin, GPIO_PIN_RESET);
 800339a:	f7fe fbef 	bl	8001b7c <HAL_GPIO_WritePin>
  /*Configure GPIO pins : DEBUG_LED1_Pin DEBUG_LED2_Pin MOTOR_DIR_Pin */
  GPIO_InitStruct.Pin = DEBUG_LED1_Pin|DEBUG_LED2_Pin|MOTOR_DIR_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800339e:	2090      	movs	r0, #144	; 0x90
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033a0:	2500      	movs	r5, #0
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80033a2:	2601      	movs	r6, #1
  GPIO_InitStruct.Pin = DEBUG_LED1_Pin|DEBUG_LED2_Pin|MOTOR_DIR_Pin;
 80033a4:	2338      	movs	r3, #56	; 0x38
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80033a6:	a905      	add	r1, sp, #20
 80033a8:	05c0      	lsls	r0, r0, #23
  GPIO_InitStruct.Pin = DEBUG_LED1_Pin|DEBUG_LED2_Pin|MOTOR_DIR_Pin;
 80033aa:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80033ac:	9606      	str	r6, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033ae:	9507      	str	r5, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80033b0:	9508      	str	r5, [sp, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80033b2:	f7fe fb2d 	bl	8001a10 <HAL_GPIO_Init>

  /*Configure GPIO pin : ENCODER_Pin */
  GPIO_InitStruct.Pin = ENCODER_Pin;
 80033b6:	2310      	movs	r3, #16
 80033b8:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 80033ba:	4b63      	ldr	r3, [pc, #396]	; (8003548 <main+0x1e8>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(ENCODER_GPIO_Port, &GPIO_InitStruct);
 80033bc:	a905      	add	r1, sp, #20
 80033be:	4863      	ldr	r0, [pc, #396]	; (800354c <main+0x1ec>)
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 80033c0:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033c2:	9507      	str	r5, [sp, #28]
  HAL_GPIO_Init(ENCODER_GPIO_Port, &GPIO_InitStruct);
 80033c4:	f7fe fb24 	bl	8001a10 <HAL_GPIO_Init>

  /*Configure GPIO pin : DIR_Pin */
  GPIO_InitStruct.Pin = DIR_Pin;
 80033c8:	2320      	movs	r3, #32
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(DIR_GPIO_Port, &GPIO_InitStruct);
 80033ca:	a905      	add	r1, sp, #20
 80033cc:	485f      	ldr	r0, [pc, #380]	; (800354c <main+0x1ec>)
  GPIO_InitStruct.Pin = DIR_Pin;
 80033ce:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80033d0:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033d2:	9507      	str	r5, [sp, #28]
  HAL_GPIO_Init(DIR_GPIO_Port, &GPIO_InitStruct);
 80033d4:	f7fe fb1c 	bl	8001a10 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 80033d8:	2200      	movs	r2, #0
 80033da:	2100      	movs	r1, #0
 80033dc:	2007      	movs	r0, #7
 80033de:	f7fe f9d1 	bl	8001784 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 80033e2:	2007      	movs	r0, #7
 80033e4:	f7fe f9fe 	bl	80017e4 <HAL_NVIC_EnableIRQ>
  __HAL_RCC_DMA1_CLK_ENABLE();
 80033e8:	6963      	ldr	r3, [r4, #20]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 1, 0);
 80033ea:	2200      	movs	r2, #0
  __HAL_RCC_DMA1_CLK_ENABLE();
 80033ec:	4333      	orrs	r3, r6
 80033ee:	6163      	str	r3, [r4, #20]
 80033f0:	6963      	ldr	r3, [r4, #20]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 1, 0);
 80033f2:	2101      	movs	r1, #1
  __HAL_RCC_DMA1_CLK_ENABLE();
 80033f4:	4033      	ands	r3, r6
 80033f6:	9300      	str	r3, [sp, #0]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 1, 0);
 80033f8:	2009      	movs	r0, #9
  __HAL_RCC_DMA1_CLK_ENABLE();
 80033fa:	9b00      	ldr	r3, [sp, #0]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 1, 0);
 80033fc:	f7fe f9c2 	bl	8001784 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8003400:	2009      	movs	r0, #9
 8003402:	f7fe f9ef 	bl	80017e4 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 1, 0);
 8003406:	2200      	movs	r2, #0
 8003408:	2101      	movs	r1, #1
 800340a:	200a      	movs	r0, #10
 800340c:	f7fe f9ba 	bl	8001784 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 8003410:	200a      	movs	r0, #10
 8003412:	f7fe f9e7 	bl	80017e4 <HAL_NVIC_EnableIRQ>
  hadc.Instance = ADC1;
 8003416:	4c4e      	ldr	r4, [pc, #312]	; (8003550 <main+0x1f0>)
 8003418:	4b4e      	ldr	r3, [pc, #312]	; (8003554 <main+0x1f4>)
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 800341a:	0020      	movs	r0, r4
  hadc.Instance = ADC1;
 800341c:	6023      	str	r3, [r4, #0]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800341e:	2304      	movs	r3, #4
 8003420:	6163      	str	r3, [r4, #20]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003422:	23c2      	movs	r3, #194	; 0xc2
 8003424:	33ff      	adds	r3, #255	; 0xff
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8003426:	6065      	str	r5, [r4, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8003428:	60a5      	str	r5, [r4, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800342a:	60e5      	str	r5, [r4, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 800342c:	6126      	str	r6, [r4, #16]
  hadc.Init.LowPowerAutoWait = DISABLE;
 800342e:	61a5      	str	r5, [r4, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8003430:	61e5      	str	r5, [r4, #28]
  hadc.Init.ContinuousConvMode = ENABLE;
 8003432:	6226      	str	r6, [r4, #32]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8003434:	6265      	str	r5, [r4, #36]	; 0x24
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003436:	62a3      	str	r3, [r4, #40]	; 0x28
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8003438:	62e5      	str	r5, [r4, #44]	; 0x2c
  hadc.Init.DMAContinuousRequests = ENABLE;
 800343a:	6326      	str	r6, [r4, #48]	; 0x30
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800343c:	6366      	str	r6, [r4, #52]	; 0x34
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 800343e:	f7fd ff99 	bl	8001374 <HAL_ADC_Init>
 8003442:	2800      	cmp	r0, #0
 8003444:	d000      	beq.n	8003448 <main+0xe8>
 8003446:	e7fe      	b.n	8003446 <main+0xe6>
  sConfig.Channel = ADC_CHANNEL_8;
 8003448:	2308      	movs	r3, #8
 800344a:	9305      	str	r3, [sp, #20]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 800344c:	2380      	movs	r3, #128	; 0x80
 800344e:	015b      	lsls	r3, r3, #5
 8003450:	9306      	str	r3, [sp, #24]
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 8003452:	2307      	movs	r3, #7
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8003454:	a905      	add	r1, sp, #20
 8003456:	0020      	movs	r0, r4
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 8003458:	9307      	str	r3, [sp, #28]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 800345a:	f7fe f8c9 	bl	80015f0 <HAL_ADC_ConfigChannel>
 800345e:	2800      	cmp	r0, #0
 8003460:	d000      	beq.n	8003464 <main+0x104>
 8003462:	e7fe      	b.n	8003462 <main+0x102>
  sConfig.Channel = ADC_CHANNEL_9;
 8003464:	2309      	movs	r3, #9
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8003466:	a905      	add	r1, sp, #20
 8003468:	0020      	movs	r0, r4
  sConfig.Channel = ADC_CHANNEL_9;
 800346a:	9305      	str	r3, [sp, #20]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 800346c:	f7fe f8c0 	bl	80015f0 <HAL_ADC_ConfigChannel>
 8003470:	2800      	cmp	r0, #0
 8003472:	d000      	beq.n	8003476 <main+0x116>
 8003474:	e7fe      	b.n	8003474 <main+0x114>
  huart1.Instance = USART1;
 8003476:	4b38      	ldr	r3, [pc, #224]	; (8003558 <main+0x1f8>)
 8003478:	4a38      	ldr	r2, [pc, #224]	; (800355c <main+0x1fc>)
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800347a:	6098      	str	r0, [r3, #8]
  huart1.Instance = USART1;
 800347c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 230400;
 800347e:	22e1      	movs	r2, #225	; 0xe1
 8003480:	0292      	lsls	r2, r2, #10
 8003482:	605a      	str	r2, [r3, #4]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003484:	220c      	movs	r2, #12
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003486:	60d8      	str	r0, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003488:	6118      	str	r0, [r3, #16]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800348a:	6198      	str	r0, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800348c:	61d8      	str	r0, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800348e:	6218      	str	r0, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003490:	6258      	str	r0, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003492:	0018      	movs	r0, r3
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003494:	615a      	str	r2, [r3, #20]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003496:	f7ff fbc3 	bl	8002c20 <HAL_UART_Init>
 800349a:	2800      	cmp	r0, #0
 800349c:	d000      	beq.n	80034a0 <main+0x140>
 800349e:	e7fe      	b.n	800349e <main+0x13e>
  htim3.Instance = TIM3;
 80034a0:	4c2f      	ldr	r4, [pc, #188]	; (8003560 <main+0x200>)
 80034a2:	4b30      	ldr	r3, [pc, #192]	; (8003564 <main+0x204>)
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80034a4:	60a0      	str	r0, [r4, #8]
  htim3.Instance = TIM3;
 80034a6:	6023      	str	r3, [r4, #0]
  htim3.Init.Prescaler = 48;
 80034a8:	2330      	movs	r3, #48	; 0x30
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80034aa:	6120      	str	r0, [r4, #16]
  htim3.Init.Prescaler = 48;
 80034ac:	6063      	str	r3, [r4, #4]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80034ae:	61a0      	str	r0, [r4, #24]
  htim3.Init.Period = 99;
 80034b0:	3333      	adds	r3, #51	; 0x33
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80034b2:	0020      	movs	r0, r4
  htim3.Init.Period = 99;
 80034b4:	60e3      	str	r3, [r4, #12]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80034b6:	f7ff f872 	bl	800259e <HAL_TIM_PWM_Init>
 80034ba:	2800      	cmp	r0, #0
 80034bc:	d000      	beq.n	80034c0 <main+0x160>
 80034be:	e7fe      	b.n	80034be <main+0x15e>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80034c0:	9003      	str	r0, [sp, #12]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80034c2:	9004      	str	r0, [sp, #16]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80034c4:	a903      	add	r1, sp, #12
 80034c6:	0020      	movs	r0, r4
 80034c8:	f7ff f974 	bl	80027b4 <HAL_TIMEx_MasterConfigSynchronization>
 80034cc:	2800      	cmp	r0, #0
 80034ce:	d000      	beq.n	80034d2 <main+0x172>
 80034d0:	e7fe      	b.n	80034d0 <main+0x170>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80034d2:	2360      	movs	r3, #96	; 0x60
  sConfigOC.Pulse = 0;
 80034d4:	9006      	str	r0, [sp, #24]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80034d6:	9007      	str	r0, [sp, #28]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80034d8:	9009      	str	r0, [sp, #36]	; 0x24
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80034da:	2204      	movs	r2, #4
 80034dc:	a905      	add	r1, sp, #20
 80034de:	0020      	movs	r0, r4
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80034e0:	9305      	str	r3, [sp, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80034e2:	f7ff f8b3 	bl	800264c <HAL_TIM_PWM_ConfigChannel>
 80034e6:	1e05      	subs	r5, r0, #0
 80034e8:	d000      	beq.n	80034ec <main+0x18c>
 80034ea:	e7fe      	b.n	80034ea <main+0x18a>
  HAL_TIM_MspPostInit(&htim3);
 80034ec:	0020      	movs	r0, r4
 80034ee:	f000 f8f5 	bl	80036dc <HAL_TIM_MspPostInit>
  htim14.Instance = TIM14;
 80034f2:	481d      	ldr	r0, [pc, #116]	; (8003568 <main+0x208>)
 80034f4:	4b1d      	ldr	r3, [pc, #116]	; (800356c <main+0x20c>)
  htim14.Init.Period = 1000;
 80034f6:	24fa      	movs	r4, #250	; 0xfa
  htim14.Instance = TIM14;
 80034f8:	6003      	str	r3, [r0, #0]
  htim14.Init.Prescaler = 192;
 80034fa:	23c0      	movs	r3, #192	; 0xc0
  htim14.Init.Period = 1000;
 80034fc:	00a4      	lsls	r4, r4, #2
  htim14.Init.Prescaler = 192;
 80034fe:	6043      	str	r3, [r0, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003500:	6085      	str	r5, [r0, #8]
  htim14.Init.Period = 1000;
 8003502:	60c4      	str	r4, [r0, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003504:	6105      	str	r5, [r0, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003506:	6185      	str	r5, [r0, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8003508:	f7ff f82e 	bl	8002568 <HAL_TIM_Base_Init>
 800350c:	2800      	cmp	r0, #0
 800350e:	d000      	beq.n	8003512 <main+0x1b2>
 8003510:	e7fe      	b.n	8003510 <main+0x1b0>
  htim16.Instance = TIM16;
 8003512:	4b17      	ldr	r3, [pc, #92]	; (8003570 <main+0x210>)
 8003514:	4a17      	ldr	r2, [pc, #92]	; (8003574 <main+0x214>)
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003516:	6098      	str	r0, [r3, #8]
  htim16.Instance = TIM16;
 8003518:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 384;
 800351a:	22c0      	movs	r2, #192	; 0xc0
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800351c:	6118      	str	r0, [r3, #16]
  htim16.Init.Prescaler = 384;
 800351e:	0052      	lsls	r2, r2, #1
  htim16.Init.RepetitionCounter = 0;
 8003520:	6158      	str	r0, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003522:	6198      	str	r0, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8003524:	0018      	movs	r0, r3
  htim16.Init.Prescaler = 384;
 8003526:	605a      	str	r2, [r3, #4]
  htim16.Init.Period = 1000;
 8003528:	60dc      	str	r4, [r3, #12]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 800352a:	f7ff f81d 	bl	8002568 <HAL_TIM_Base_Init>
 800352e:	2800      	cmp	r0, #0
 8003530:	d000      	beq.n	8003534 <main+0x1d4>
 8003532:	e7fe      	b.n	8003532 <main+0x1d2>
  init_variables();
 8003534:	f7ff fe52 	bl	80031dc <init_variables>
  startPeripherals();
 8003538:	f7ff fe1c 	bl	8003174 <startPeripherals>
	  user_main();
 800353c:	f000 fb58 	bl	8003bf0 <user_main>
 8003540:	e7fc      	b.n	800353c <main+0x1dc>
 8003542:	46c0      	nop			; (mov r8, r8)
 8003544:	40021000 	.word	0x40021000
 8003548:	10310000 	.word	0x10310000
 800354c:	48000400 	.word	0x48000400
 8003550:	200002c0 	.word	0x200002c0
 8003554:	40012400 	.word	0x40012400
 8003558:	200001cc 	.word	0x200001cc
 800355c:	40013800 	.word	0x40013800
 8003560:	20000148 	.word	0x20000148
 8003564:	40000400 	.word	0x40000400
 8003568:	2000023c 	.word	0x2000023c
 800356c:	40002000 	.word	0x40002000
 8003570:	2000030c 	.word	0x2000030c
 8003574:	40014400 	.word	0x40014400

08003578 <_Error_Handler>:
  * @param  file: The file name as string.
  * @param  line: The line in file as a number.
  * @retval None
  */
void _Error_Handler(char *file, int line)
{
 8003578:	e7fe      	b.n	8003578 <_Error_Handler>
 800357a:	46c0      	nop			; (mov r8, r8)

0800357c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800357c:	b507      	push	{r0, r1, r2, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800357e:	2001      	movs	r0, #1
 8003580:	4a0c      	ldr	r2, [pc, #48]	; (80035b4 <HAL_MspInit+0x38>)
 8003582:	6991      	ldr	r1, [r2, #24]
 8003584:	4301      	orrs	r1, r0
 8003586:	6191      	str	r1, [r2, #24]
 8003588:	6993      	ldr	r3, [r2, #24]

  /* System interrupt init*/
  /* SVC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVC_IRQn, 0, 0);
 800358a:	2200      	movs	r2, #0
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800358c:	4003      	ands	r3, r0
  HAL_NVIC_SetPriority(SVC_IRQn, 0, 0);
 800358e:	0011      	movs	r1, r2
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003590:	9301      	str	r3, [sp, #4]
  HAL_NVIC_SetPriority(SVC_IRQn, 0, 0);
 8003592:	3806      	subs	r0, #6
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003594:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(SVC_IRQn, 0, 0);
 8003596:	f7fe f8f5 	bl	8001784 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 800359a:	2200      	movs	r2, #0
 800359c:	2002      	movs	r0, #2
 800359e:	0011      	movs	r1, r2
 80035a0:	4240      	negs	r0, r0
 80035a2:	f7fe f8ef 	bl	8001784 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 80035a6:	2200      	movs	r2, #0
 80035a8:	2001      	movs	r0, #1
 80035aa:	0011      	movs	r1, r2
 80035ac:	4240      	negs	r0, r0
 80035ae:	f7fe f8e9 	bl	8001784 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80035b2:	bd07      	pop	{r0, r1, r2, pc}
 80035b4:	40021000 	.word	0x40021000

080035b8 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80035b8:	b5f0      	push	{r4, r5, r6, r7, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hadc->Instance==ADC1)
 80035ba:	4b1b      	ldr	r3, [pc, #108]	; (8003628 <HAL_ADC_MspInit+0x70>)
 80035bc:	6802      	ldr	r2, [r0, #0]
{
 80035be:	b087      	sub	sp, #28
 80035c0:	0005      	movs	r5, r0
  if(hadc->Instance==ADC1)
 80035c2:	429a      	cmp	r2, r3
 80035c4:	d12d      	bne.n	8003622 <HAL_ADC_MspInit+0x6a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80035c6:	2680      	movs	r6, #128	; 0x80
 80035c8:	4b18      	ldr	r3, [pc, #96]	; (800362c <HAL_ADC_MspInit+0x74>)
 80035ca:	00b6      	lsls	r6, r6, #2
 80035cc:	699a      	ldr	r2, [r3, #24]
    PB0     ------> ADC_IN8
    PB1     ------> ADC_IN9 
    */
    GPIO_InitStruct.Pin = POTENTIOMETER_Pin|CURRENT_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035ce:	2700      	movs	r7, #0
    __HAL_RCC_ADC1_CLK_ENABLE();
 80035d0:	4332      	orrs	r2, r6
 80035d2:	619a      	str	r2, [r3, #24]
 80035d4:	699b      	ldr	r3, [r3, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80035d6:	4816      	ldr	r0, [pc, #88]	; (8003630 <HAL_ADC_MspInit+0x78>)
    __HAL_RCC_ADC1_CLK_ENABLE();
 80035d8:	4033      	ands	r3, r6
 80035da:	9300      	str	r3, [sp, #0]
 80035dc:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = POTENTIOMETER_Pin|CURRENT_Pin;
 80035de:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80035e0:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Pin = POTENTIOMETER_Pin|CURRENT_Pin;
 80035e2:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80035e4:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035e6:	9703      	str	r7, [sp, #12]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80035e8:	f7fe fa12 	bl	8001a10 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC Init */
    hdma_adc.Instance = DMA1_Channel1;
 80035ec:	4c11      	ldr	r4, [pc, #68]	; (8003634 <HAL_ADC_MspInit+0x7c>)
 80035ee:	4b12      	ldr	r3, [pc, #72]	; (8003638 <HAL_ADC_MspInit+0x80>)
    hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
    hdma_adc.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
    hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
    hdma_adc.Init.Mode = DMA_CIRCULAR;
    hdma_adc.Init.Priority = DMA_PRIORITY_HIGH;
    if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 80035f0:	0020      	movs	r0, r4
    hdma_adc.Instance = DMA1_Channel1;
 80035f2:	6023      	str	r3, [r4, #0]
    hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
 80035f4:	2380      	movs	r3, #128	; 0x80
 80035f6:	60e3      	str	r3, [r4, #12]
    hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80035f8:	2380      	movs	r3, #128	; 0x80
 80035fa:	011b      	lsls	r3, r3, #4
 80035fc:	6163      	str	r3, [r4, #20]
    hdma_adc.Init.Mode = DMA_CIRCULAR;
 80035fe:	2320      	movs	r3, #32
 8003600:	61a3      	str	r3, [r4, #24]
    hdma_adc.Init.Priority = DMA_PRIORITY_HIGH;
 8003602:	2380      	movs	r3, #128	; 0x80
 8003604:	019b      	lsls	r3, r3, #6
    hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003606:	6067      	str	r7, [r4, #4]
    hdma_adc.Init.PeriphInc = DMA_PINC_DISABLE;
 8003608:	60a7      	str	r7, [r4, #8]
    hdma_adc.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800360a:	6126      	str	r6, [r4, #16]
    hdma_adc.Init.Priority = DMA_PRIORITY_HIGH;
 800360c:	61e3      	str	r3, [r4, #28]
    if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 800360e:	f7fe f921 	bl	8001854 <HAL_DMA_Init>
 8003612:	42b8      	cmp	r0, r7
 8003614:	d003      	beq.n	800361e <HAL_ADC_MspInit+0x66>
    {
      _Error_Handler(__FILE__, __LINE__);
 8003616:	216b      	movs	r1, #107	; 0x6b
 8003618:	4808      	ldr	r0, [pc, #32]	; (800363c <HAL_ADC_MspInit+0x84>)
 800361a:	f7ff ffad 	bl	8003578 <_Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc);
 800361e:	63ec      	str	r4, [r5, #60]	; 0x3c
 8003620:	6265      	str	r5, [r4, #36]	; 0x24
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8003622:	b007      	add	sp, #28
 8003624:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003626:	46c0      	nop			; (mov r8, r8)
 8003628:	40012400 	.word	0x40012400
 800362c:	40021000 	.word	0x40021000
 8003630:	48000400 	.word	0x48000400
 8003634:	2000027c 	.word	0x2000027c
 8003638:	40020008 	.word	0x40020008
 800363c:	080046b7 	.word	0x080046b7

08003640 <HAL_TIM_PWM_MspInit>:
  }

}

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8003640:	b507      	push	{r0, r1, r2, lr}

  if(htim_pwm->Instance==TIM3)
 8003642:	4b0b      	ldr	r3, [pc, #44]	; (8003670 <HAL_TIM_PWM_MspInit+0x30>)
 8003644:	6802      	ldr	r2, [r0, #0]
 8003646:	429a      	cmp	r2, r3
 8003648:	d110      	bne.n	800366c <HAL_TIM_PWM_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800364a:	2002      	movs	r0, #2
 800364c:	4a09      	ldr	r2, [pc, #36]	; (8003674 <HAL_TIM_PWM_MspInit+0x34>)
 800364e:	69d1      	ldr	r1, [r2, #28]
 8003650:	4301      	orrs	r1, r0
 8003652:	61d1      	str	r1, [r2, #28]
 8003654:	69d3      	ldr	r3, [r2, #28]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 1, 0);
 8003656:	2101      	movs	r1, #1
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003658:	4003      	ands	r3, r0
 800365a:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM3_IRQn, 1, 0);
 800365c:	300e      	adds	r0, #14
 800365e:	2200      	movs	r2, #0
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003660:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM3_IRQn, 1, 0);
 8003662:	f7fe f88f 	bl	8001784 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8003666:	2010      	movs	r0, #16
 8003668:	f7fe f8bc 	bl	80017e4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 800366c:	bd07      	pop	{r0, r1, r2, pc}
 800366e:	46c0      	nop			; (mov r8, r8)
 8003670:	40000400 	.word	0x40000400
 8003674:	40021000 	.word	0x40021000

08003678 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003678:	b507      	push	{r0, r1, r2, lr}

  if(htim_base->Instance==TIM14)
 800367a:	6803      	ldr	r3, [r0, #0]
 800367c:	4a14      	ldr	r2, [pc, #80]	; (80036d0 <HAL_TIM_Base_MspInit+0x58>)
 800367e:	4293      	cmp	r3, r2
 8003680:	d112      	bne.n	80036a8 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM14_MspInit 0 */

  /* USER CODE END TIM14_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM14_CLK_ENABLE();
 8003682:	2080      	movs	r0, #128	; 0x80
 8003684:	4a13      	ldr	r2, [pc, #76]	; (80036d4 <HAL_TIM_Base_MspInit+0x5c>)
 8003686:	0040      	lsls	r0, r0, #1
 8003688:	69d1      	ldr	r1, [r2, #28]
 800368a:	4301      	orrs	r1, r0
 800368c:	61d1      	str	r1, [r2, #28]
 800368e:	69d3      	ldr	r3, [r2, #28]
    /* TIM14 interrupt Init */
    HAL_NVIC_SetPriority(TIM14_IRQn, 1, 0);
 8003690:	2101      	movs	r1, #1
    __HAL_RCC_TIM14_CLK_ENABLE();
 8003692:	4003      	ands	r3, r0
 8003694:	9300      	str	r3, [sp, #0]
    HAL_NVIC_SetPriority(TIM14_IRQn, 1, 0);
 8003696:	38ed      	subs	r0, #237	; 0xed
 8003698:	2200      	movs	r2, #0
    __HAL_RCC_TIM14_CLK_ENABLE();
 800369a:	9b00      	ldr	r3, [sp, #0]
    HAL_NVIC_SetPriority(TIM14_IRQn, 1, 0);
 800369c:	f7fe f872 	bl	8001784 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM14_IRQn);
 80036a0:	2013      	movs	r0, #19
  /* USER CODE END TIM16_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM16_CLK_ENABLE();
    /* TIM16 interrupt Init */
    HAL_NVIC_SetPriority(TIM16_IRQn, 0, 0);
    HAL_NVIC_EnableIRQ(TIM16_IRQn);
 80036a2:	f7fe f89f 	bl	80017e4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }

}
 80036a6:	bd07      	pop	{r0, r1, r2, pc}
  else if(htim_base->Instance==TIM16)
 80036a8:	4a0b      	ldr	r2, [pc, #44]	; (80036d8 <HAL_TIM_Base_MspInit+0x60>)
 80036aa:	4293      	cmp	r3, r2
 80036ac:	d1fb      	bne.n	80036a6 <HAL_TIM_Base_MspInit+0x2e>
    __HAL_RCC_TIM16_CLK_ENABLE();
 80036ae:	2080      	movs	r0, #128	; 0x80
 80036b0:	4a08      	ldr	r2, [pc, #32]	; (80036d4 <HAL_TIM_Base_MspInit+0x5c>)
 80036b2:	0280      	lsls	r0, r0, #10
 80036b4:	6991      	ldr	r1, [r2, #24]
 80036b6:	4301      	orrs	r1, r0
 80036b8:	6191      	str	r1, [r2, #24]
 80036ba:	6993      	ldr	r3, [r2, #24]
    HAL_NVIC_SetPriority(TIM16_IRQn, 0, 0);
 80036bc:	2200      	movs	r2, #0
    __HAL_RCC_TIM16_CLK_ENABLE();
 80036be:	4003      	ands	r3, r0
 80036c0:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM16_IRQn, 0, 0);
 80036c2:	2015      	movs	r0, #21
 80036c4:	0011      	movs	r1, r2
    __HAL_RCC_TIM16_CLK_ENABLE();
 80036c6:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM16_IRQn, 0, 0);
 80036c8:	f7fe f85c 	bl	8001784 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM16_IRQn);
 80036cc:	2015      	movs	r0, #21
 80036ce:	e7e8      	b.n	80036a2 <HAL_TIM_Base_MspInit+0x2a>
 80036d0:	40002000 	.word	0x40002000
 80036d4:	40021000 	.word	0x40021000
 80036d8:	40014400 	.word	0x40014400

080036dc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80036dc:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(htim->Instance==TIM3)
 80036de:	4b0a      	ldr	r3, [pc, #40]	; (8003708 <HAL_TIM_MspPostInit+0x2c>)
 80036e0:	6802      	ldr	r2, [r0, #0]
 80036e2:	429a      	cmp	r2, r3
 80036e4:	d10d      	bne.n	8003702 <HAL_TIM_MspPostInit+0x26>
  /* USER CODE END TIM3_MspPostInit 0 */
  
    /**TIM3 GPIO Configuration    
    PA7     ------> TIM3_CH2 
    */
    GPIO_InitStruct.Pin = PWM_SIGNAL_Pin;
 80036e6:	2380      	movs	r3, #128	; 0x80
 80036e8:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80036ea:	3b7e      	subs	r3, #126	; 0x7e
 80036ec:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
    HAL_GPIO_Init(PWM_SIGNAL_GPIO_Port, &GPIO_InitStruct);
 80036ee:	2090      	movs	r0, #144	; 0x90
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036f0:	2300      	movs	r3, #0
    HAL_GPIO_Init(PWM_SIGNAL_GPIO_Port, &GPIO_InitStruct);
 80036f2:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036f4:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80036f6:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(PWM_SIGNAL_GPIO_Port, &GPIO_InitStruct);
 80036f8:	05c0      	lsls	r0, r0, #23
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 80036fa:	3301      	adds	r3, #1
 80036fc:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(PWM_SIGNAL_GPIO_Port, &GPIO_InitStruct);
 80036fe:	f7fe f987 	bl	8001a10 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8003702:	b007      	add	sp, #28
 8003704:	bd00      	pop	{pc}
 8003706:	46c0      	nop			; (mov r8, r8)
 8003708:	40000400 	.word	0x40000400

0800370c <HAL_UART_MspInit>:
  }

}

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800370c:	b570      	push	{r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==USART1)
 800370e:	4b22      	ldr	r3, [pc, #136]	; (8003798 <HAL_UART_MspInit+0x8c>)
 8003710:	6802      	ldr	r2, [r0, #0]
{
 8003712:	b086      	sub	sp, #24
 8003714:	0006      	movs	r6, r0
  if(huart->Instance==USART1)
 8003716:	429a      	cmp	r2, r3
 8003718:	d13b      	bne.n	8003792 <HAL_UART_MspInit+0x86>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800371a:	2080      	movs	r0, #128	; 0x80
 800371c:	4a1f      	ldr	r2, [pc, #124]	; (800379c <HAL_UART_MspInit+0x90>)
 800371e:	01c0      	lsls	r0, r0, #7
 8003720:	6991      	ldr	r1, [r2, #24]
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003722:	2500      	movs	r5, #0
    __HAL_RCC_USART1_CLK_ENABLE();
 8003724:	4301      	orrs	r1, r0
 8003726:	6191      	str	r1, [r2, #24]
 8003728:	6993      	ldr	r3, [r2, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800372a:	a901      	add	r1, sp, #4
    __HAL_RCC_USART1_CLK_ENABLE();
 800372c:	4003      	ands	r3, r0
 800372e:	9300      	str	r3, [sp, #0]
 8003730:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8003732:	23c0      	movs	r3, #192	; 0xc0
 8003734:	00db      	lsls	r3, r3, #3
 8003736:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003738:	2302      	movs	r3, #2
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800373a:	2090      	movs	r0, #144	; 0x90
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800373c:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800373e:	3301      	adds	r3, #1
 8003740:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003742:	05c0      	lsls	r0, r0, #23
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8003744:	3b02      	subs	r3, #2
 8003746:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003748:	9503      	str	r5, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800374a:	f7fe f961 	bl	8001a10 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel2;
 800374e:	4c14      	ldr	r4, [pc, #80]	; (80037a0 <HAL_UART_MspInit+0x94>)
 8003750:	4b14      	ldr	r3, [pc, #80]	; (80037a4 <HAL_UART_MspInit+0x98>)
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_HIGH;
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8003752:	0020      	movs	r0, r4
    hdma_usart1_tx.Instance = DMA1_Channel2;
 8003754:	6023      	str	r3, [r4, #0]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003756:	2310      	movs	r3, #16
 8003758:	6063      	str	r3, [r4, #4]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800375a:	3370      	adds	r3, #112	; 0x70
 800375c:	60e3      	str	r3, [r4, #12]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_HIGH;
 800375e:	2380      	movs	r3, #128	; 0x80
 8003760:	019b      	lsls	r3, r3, #6
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003762:	60a5      	str	r5, [r4, #8]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003764:	6125      	str	r5, [r4, #16]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003766:	6165      	str	r5, [r4, #20]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8003768:	61a5      	str	r5, [r4, #24]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_HIGH;
 800376a:	61e3      	str	r3, [r4, #28]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 800376c:	f7fe f872 	bl	8001854 <HAL_DMA_Init>
 8003770:	42a8      	cmp	r0, r5
 8003772:	d004      	beq.n	800377e <HAL_UART_MspInit+0x72>
    {
      _Error_Handler(__FILE__, __LINE__);
 8003774:	213c      	movs	r1, #60	; 0x3c
 8003776:	480c      	ldr	r0, [pc, #48]	; (80037a8 <HAL_UART_MspInit+0x9c>)
 8003778:	31ff      	adds	r1, #255	; 0xff
 800377a:	f7ff fefd 	bl	8003578 <_Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800377e:	2200      	movs	r2, #0
 8003780:	201b      	movs	r0, #27
    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8003782:	6634      	str	r4, [r6, #96]	; 0x60
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8003784:	0011      	movs	r1, r2
    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8003786:	6266      	str	r6, [r4, #36]	; 0x24
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8003788:	f7fd fffc 	bl	8001784 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800378c:	201b      	movs	r0, #27
 800378e:	f7fe f829 	bl	80017e4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8003792:	b006      	add	sp, #24
 8003794:	bd70      	pop	{r4, r5, r6, pc}
 8003796:	46c0      	nop			; (mov r8, r8)
 8003798:	40013800 	.word	0x40013800
 800379c:	40021000 	.word	0x40021000
 80037a0:	20000188 	.word	0x20000188
 80037a4:	4002001c 	.word	0x4002001c
 80037a8:	080046b7 	.word	0x080046b7

080037ac <NMI_Handler>:
 80037ac:	4770      	bx	lr

080037ae <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 80037ae:	e7fe      	b.n	80037ae <HardFault_Handler>

080037b0 <SVC_Handler>:
 80037b0:	4770      	bx	lr

080037b2 <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80037b2:	4770      	bx	lr

080037b4 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 80037b4:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80037b6:	f7fd fd83 	bl	80012c0 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
 80037ba:	f7fe f846 	bl	800184a <HAL_SYSTICK_IRQHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80037be:	bd10      	pop	{r4, pc}

080037c0 <EXTI4_15_IRQHandler>:

/**
* @brief This function handles EXTI line 4 to 15 interrupts.
*/
void EXTI4_15_IRQHandler(void)
{
 80037c0:	b510      	push	{r4, lr}
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 80037c2:	2010      	movs	r0, #16
 80037c4:	f7fe f9e0 	bl	8001b88 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 80037c8:	bd10      	pop	{r4, pc}
	...

080037cc <DMA1_Channel1_IRQHandler>:

/**
* @brief This function handles DMA1 channel 1 interrupt.
*/
void DMA1_Channel1_IRQHandler(void)
{
 80037cc:	b510      	push	{r4, lr}
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc);
 80037ce:	4802      	ldr	r0, [pc, #8]	; (80037d8 <DMA1_Channel1_IRQHandler+0xc>)
 80037d0:	f7fe f8d4 	bl	800197c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80037d4:	bd10      	pop	{r4, pc}
 80037d6:	46c0      	nop			; (mov r8, r8)
 80037d8:	2000027c 	.word	0x2000027c

080037dc <DMA1_Channel2_3_IRQHandler>:

/**
* @brief This function handles DMA1 channel 2 and 3 interrupts.
*/
void DMA1_Channel2_3_IRQHandler(void)
{
 80037dc:	b510      	push	{r4, lr}
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 80037de:	4802      	ldr	r0, [pc, #8]	; (80037e8 <DMA1_Channel2_3_IRQHandler+0xc>)
 80037e0:	f7fe f8cc 	bl	800197c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 80037e4:	bd10      	pop	{r4, pc}
 80037e6:	46c0      	nop			; (mov r8, r8)
 80037e8:	20000188 	.word	0x20000188

080037ec <TIM3_IRQHandler>:

/**
* @brief This function handles TIM3 global interrupt.
*/
void TIM3_IRQHandler(void)
{
 80037ec:	b510      	push	{r4, lr}
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80037ee:	4802      	ldr	r0, [pc, #8]	; (80037f8 <TIM3_IRQHandler+0xc>)
 80037f0:	f7fe fdd5 	bl	800239e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80037f4:	bd10      	pop	{r4, pc}
 80037f6:	46c0      	nop			; (mov r8, r8)
 80037f8:	20000148 	.word	0x20000148

080037fc <TIM14_IRQHandler>:

/**
* @brief This function handles TIM14 global interrupt.
*/
void TIM14_IRQHandler(void)
{
 80037fc:	b510      	push	{r4, lr}
  /* USER CODE BEGIN TIM14_IRQn 0 */

  /* USER CODE END TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 80037fe:	4802      	ldr	r0, [pc, #8]	; (8003808 <TIM14_IRQHandler+0xc>)
 8003800:	f7fe fdcd 	bl	800239e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM14_IRQn 1 */

  /* USER CODE END TIM14_IRQn 1 */
}
 8003804:	bd10      	pop	{r4, pc}
 8003806:	46c0      	nop			; (mov r8, r8)
 8003808:	2000023c 	.word	0x2000023c

0800380c <TIM16_IRQHandler>:

/**
* @brief This function handles TIM16 global interrupt.
*/
void TIM16_IRQHandler(void)
{
 800380c:	b510      	push	{r4, lr}
  /* USER CODE BEGIN TIM16_IRQn 0 */

  /* USER CODE END TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 800380e:	4802      	ldr	r0, [pc, #8]	; (8003818 <TIM16_IRQHandler+0xc>)
 8003810:	f7fe fdc5 	bl	800239e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM16_IRQn 1 */

  /* USER CODE END TIM16_IRQn 1 */
}
 8003814:	bd10      	pop	{r4, pc}
 8003816:	46c0      	nop			; (mov r8, r8)
 8003818:	2000030c 	.word	0x2000030c

0800381c <USART1_IRQHandler>:

/**
* @brief This function handles USART1 global interrupt.
*/
void USART1_IRQHandler(void)
{
 800381c:	b510      	push	{r4, lr}
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800381e:	4802      	ldr	r0, [pc, #8]	; (8003828 <USART1_IRQHandler+0xc>)
 8003820:	f7ff fab8 	bl	8002d94 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8003824:	bd10      	pop	{r4, pc}
 8003826:	46c0      	nop			; (mov r8, r8)
 8003828:	200001cc 	.word	0x200001cc

0800382c <SystemInit>:
  */
void SystemInit(void)
{
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001U;
 800382c:	2101      	movs	r1, #1
 800382e:	4b11      	ldr	r3, [pc, #68]	; (8003874 <SystemInit+0x48>)
#if defined (STM32F051x8) || defined (STM32F058x8)
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE and MCOSEL[2:0] bits */
  RCC->CFGR &= (uint32_t)0xF8FFB80CU;
#else
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE, MCOSEL[2:0], MCOPRE[2:0] and PLLNODIV bits */
  RCC->CFGR &= (uint32_t)0x08FFB80CU;
 8003830:	4811      	ldr	r0, [pc, #68]	; (8003878 <SystemInit+0x4c>)
  RCC->CR |= (uint32_t)0x00000001U;
 8003832:	681a      	ldr	r2, [r3, #0]
 8003834:	430a      	orrs	r2, r1
 8003836:	601a      	str	r2, [r3, #0]
  RCC->CFGR &= (uint32_t)0x08FFB80CU;
 8003838:	685a      	ldr	r2, [r3, #4]
 800383a:	4002      	ands	r2, r0
 800383c:	605a      	str	r2, [r3, #4]
#endif /* STM32F051x8 or STM32F058x8 */
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFFU;
 800383e:	681a      	ldr	r2, [r3, #0]
 8003840:	480e      	ldr	r0, [pc, #56]	; (800387c <SystemInit+0x50>)
 8003842:	4002      	ands	r2, r0
 8003844:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFFU;
 8003846:	681a      	ldr	r2, [r3, #0]
 8003848:	480d      	ldr	r0, [pc, #52]	; (8003880 <SystemInit+0x54>)
 800384a:	4002      	ands	r2, r0
 800384c:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  RCC->CFGR &= (uint32_t)0xFFC0FFFFU;
 800384e:	685a      	ldr	r2, [r3, #4]
 8003850:	480c      	ldr	r0, [pc, #48]	; (8003884 <SystemInit+0x58>)
 8003852:	4002      	ands	r2, r0

  /* Reset PREDIV[3:0] bits */
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0U;
 8003854:	200f      	movs	r0, #15
  RCC->CFGR &= (uint32_t)0xFFC0FFFFU;
 8003856:	605a      	str	r2, [r3, #4]
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0U;
 8003858:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800385a:	4382      	bics	r2, r0
 800385c:	62da      	str	r2, [r3, #44]	; 0x2c
#elif defined (STM32F091xC) || defined (STM32F098xx)
  /* Reset USART3SW[1:0], USART2SW[1:0], USART1SW[1:0], I2C1SW, CECSW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFF0FEACU;
#elif defined (STM32F030x6) || defined (STM32F030x8) || defined (STM32F031x6) || defined (STM32F038xx) || defined (STM32F030xC)
  /* Reset USART1SW[1:0], I2C1SW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFFFFEECU;
 800385e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003860:	4809      	ldr	r0, [pc, #36]	; (8003888 <SystemInit+0x5c>)
 8003862:	4002      	ands	r2, r0
 8003864:	631a      	str	r2, [r3, #48]	; 0x30
#else
 #warning "No target selected"
#endif

  /* Reset HSI14 bit */
  RCC->CR2 &= (uint32_t)0xFFFFFFFEU;
 8003866:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003868:	438a      	bics	r2, r1
 800386a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 800386c:	2200      	movs	r2, #0
 800386e:	609a      	str	r2, [r3, #8]

}
 8003870:	4770      	bx	lr
 8003872:	46c0      	nop			; (mov r8, r8)
 8003874:	40021000 	.word	0x40021000
 8003878:	08ffb80c 	.word	0x08ffb80c
 800387c:	fef6ffff 	.word	0xfef6ffff
 8003880:	fffbffff 	.word	0xfffbffff
 8003884:	ffc0ffff 	.word	0xffc0ffff
 8003888:	fffffeec 	.word	0xfffffeec

0800388c <data_aquisition>:
#include "function.h"
#include "variables.h"
extern UART_HandleTypeDef huart1;
extern TIM_HandleTypeDef htim3;

void data_aquisition(){
 800388c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800388e:	46de      	mov	lr, fp
 8003890:	4657      	mov	r7, sl
 8003892:	464e      	mov	r6, r9
 8003894:	4645      	mov	r5, r8
 8003896:	b5e0      	push	{r5, r6, r7, lr}
 8003898:	b085      	sub	sp, #20
	size_data_buffer = strlen((char*)data_buffer);
 800389a:	4e54      	ldr	r6, [pc, #336]	; (80039ec <data_aquisition+0x160>)
 800389c:	6833      	ldr	r3, [r6, #0]
 800389e:	9300      	str	r3, [sp, #0]
 80038a0:	0018      	movs	r0, r3
 80038a2:	f7fc fc31 	bl	8000108 <strlen>
 80038a6:	4682      	mov	sl, r0
 80038a8:	4c51      	ldr	r4, [pc, #324]	; (80039f0 <data_aquisition+0x164>)
 80038aa:	6020      	str	r0, [r4, #0]
	size_time = strlen((char*)send_time);
 80038ac:	4b51      	ldr	r3, [pc, #324]	; (80039f4 <data_aquisition+0x168>)
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	9301      	str	r3, [sp, #4]
 80038b2:	0018      	movs	r0, r3
 80038b4:	f7fc fc28 	bl	8000108 <strlen>
 80038b8:	4d4f      	ldr	r5, [pc, #316]	; (80039f8 <data_aquisition+0x16c>)
 80038ba:	9002      	str	r0, [sp, #8]
 80038bc:	6028      	str	r0, [r5, #0]
	size_q1 = strlen((char*)send_q1);
 80038be:	4f4f      	ldr	r7, [pc, #316]	; (80039fc <data_aquisition+0x170>)
 80038c0:	46bb      	mov	fp, r7
 80038c2:	6838      	ldr	r0, [r7, #0]
 80038c4:	f7fc fc20 	bl	8000108 <strlen>
 80038c8:	4f4d      	ldr	r7, [pc, #308]	; (8003a00 <data_aquisition+0x174>)
 80038ca:	6038      	str	r0, [r7, #0]
	size_q2 = strlen((char*)send_q2);
 80038cc:	494d      	ldr	r1, [pc, #308]	; (8003a04 <data_aquisition+0x178>)
 80038ce:	6809      	ldr	r1, [r1, #0]
 80038d0:	9103      	str	r1, [sp, #12]
 80038d2:	0008      	movs	r0, r1
 80038d4:	f7fc fc18 	bl	8000108 <strlen>
 80038d8:	494b      	ldr	r1, [pc, #300]	; (8003a08 <data_aquisition+0x17c>)
 80038da:	4688      	mov	r8, r1
 80038dc:	6008      	str	r0, [r1, #0]
	size_torque = strlen((char*)send_torque);
 80038de:	494b      	ldr	r1, [pc, #300]	; (8003a0c <data_aquisition+0x180>)
 80038e0:	6809      	ldr	r1, [r1, #0]
 80038e2:	9103      	str	r1, [sp, #12]
 80038e4:	0008      	movs	r0, r1
 80038e6:	f7fc fc0f 	bl	8000108 <strlen>
 80038ea:	4949      	ldr	r1, [pc, #292]	; (8003a10 <data_aquisition+0x184>)
 80038ec:	4689      	mov	r9, r1
 80038ee:	6008      	str	r0, [r1, #0]

	//memset(data_buffer,0x00,40);
	memcpy(data_buffer+size_data_buffer, send_time, size_time);
 80038f0:	9b00      	ldr	r3, [sp, #0]
 80038f2:	0018      	movs	r0, r3
 80038f4:	4450      	add	r0, sl
 80038f6:	9a02      	ldr	r2, [sp, #8]
 80038f8:	9901      	ldr	r1, [sp, #4]
 80038fa:	f000 fa3f 	bl	8003d7c <memcpy>
	memcpy(data_buffer+size_time+size_data_buffer, comma, 1);
 80038fe:	682b      	ldr	r3, [r5, #0]
 8003900:	6822      	ldr	r2, [r4, #0]
 8003902:	4694      	mov	ip, r2
 8003904:	4463      	add	r3, ip
 8003906:	4a43      	ldr	r2, [pc, #268]	; (8003a14 <data_aquisition+0x188>)
 8003908:	4692      	mov	sl, r2
 800390a:	6812      	ldr	r2, [r2, #0]
 800390c:	7812      	ldrb	r2, [r2, #0]
 800390e:	6831      	ldr	r1, [r6, #0]
 8003910:	54ca      	strb	r2, [r1, r3]
	memcpy(data_buffer+1+size_time+size_data_buffer, send_q1, size_q1);
 8003912:	682b      	ldr	r3, [r5, #0]
 8003914:	6822      	ldr	r2, [r4, #0]
 8003916:	4694      	mov	ip, r2
 8003918:	4463      	add	r3, ip
 800391a:	0018      	movs	r0, r3
 800391c:	3001      	adds	r0, #1
 800391e:	6833      	ldr	r3, [r6, #0]
 8003920:	469c      	mov	ip, r3
 8003922:	4460      	add	r0, ip
 8003924:	465b      	mov	r3, fp
 8003926:	6819      	ldr	r1, [r3, #0]
 8003928:	683a      	ldr	r2, [r7, #0]
 800392a:	f000 fa27 	bl	8003d7c <memcpy>
	memcpy(data_buffer+1+size_q1+size_time+size_data_buffer, comma, 1);
 800392e:	683b      	ldr	r3, [r7, #0]
 8003930:	682a      	ldr	r2, [r5, #0]
 8003932:	4694      	mov	ip, r2
 8003934:	4463      	add	r3, ip
 8003936:	6822      	ldr	r2, [r4, #0]
 8003938:	4694      	mov	ip, r2
 800393a:	4463      	add	r3, ip
 800393c:	3301      	adds	r3, #1
 800393e:	4652      	mov	r2, sl
 8003940:	6812      	ldr	r2, [r2, #0]
 8003942:	7812      	ldrb	r2, [r2, #0]
 8003944:	6831      	ldr	r1, [r6, #0]
 8003946:	54ca      	strb	r2, [r1, r3]
	memcpy(data_buffer+2+size_q1+size_time+size_data_buffer, send_q2, size_q2);
 8003948:	683b      	ldr	r3, [r7, #0]
 800394a:	682a      	ldr	r2, [r5, #0]
 800394c:	4694      	mov	ip, r2
 800394e:	4463      	add	r3, ip
 8003950:	0018      	movs	r0, r3
 8003952:	6823      	ldr	r3, [r4, #0]
 8003954:	469c      	mov	ip, r3
 8003956:	4460      	add	r0, ip
 8003958:	3002      	adds	r0, #2
 800395a:	6833      	ldr	r3, [r6, #0]
 800395c:	469c      	mov	ip, r3
 800395e:	4460      	add	r0, ip
 8003960:	4b28      	ldr	r3, [pc, #160]	; (8003a04 <data_aquisition+0x178>)
 8003962:	6819      	ldr	r1, [r3, #0]
 8003964:	4643      	mov	r3, r8
 8003966:	681a      	ldr	r2, [r3, #0]
 8003968:	f000 fa08 	bl	8003d7c <memcpy>
	memcpy(data_buffer+2+size_q1+size_time+size_q2+size_data_buffer, comma, 1);
 800396c:	683b      	ldr	r3, [r7, #0]
 800396e:	682a      	ldr	r2, [r5, #0]
 8003970:	4694      	mov	ip, r2
 8003972:	4463      	add	r3, ip
 8003974:	4642      	mov	r2, r8
 8003976:	6812      	ldr	r2, [r2, #0]
 8003978:	4694      	mov	ip, r2
 800397a:	4463      	add	r3, ip
 800397c:	6822      	ldr	r2, [r4, #0]
 800397e:	4694      	mov	ip, r2
 8003980:	4463      	add	r3, ip
 8003982:	3302      	adds	r3, #2
 8003984:	4652      	mov	r2, sl
 8003986:	6812      	ldr	r2, [r2, #0]
 8003988:	7812      	ldrb	r2, [r2, #0]
 800398a:	6831      	ldr	r1, [r6, #0]
 800398c:	54ca      	strb	r2, [r1, r3]
	memcpy(data_buffer+3+size_q1+size_time+size_q2+size_data_buffer, send_torque, size_torque);
 800398e:	683b      	ldr	r3, [r7, #0]
 8003990:	682a      	ldr	r2, [r5, #0]
 8003992:	4694      	mov	ip, r2
 8003994:	4463      	add	r3, ip
 8003996:	0018      	movs	r0, r3
 8003998:	4643      	mov	r3, r8
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	469c      	mov	ip, r3
 800399e:	4460      	add	r0, ip
 80039a0:	6823      	ldr	r3, [r4, #0]
 80039a2:	469c      	mov	ip, r3
 80039a4:	4460      	add	r0, ip
 80039a6:	3003      	adds	r0, #3
 80039a8:	6833      	ldr	r3, [r6, #0]
 80039aa:	469c      	mov	ip, r3
 80039ac:	4460      	add	r0, ip
 80039ae:	4b17      	ldr	r3, [pc, #92]	; (8003a0c <data_aquisition+0x180>)
 80039b0:	6819      	ldr	r1, [r3, #0]
 80039b2:	464b      	mov	r3, r9
 80039b4:	681a      	ldr	r2, [r3, #0]
 80039b6:	f000 f9e1 	bl	8003d7c <memcpy>
	memcpy(data_buffer+3+size_q1+size_time+size_q2+size_torque+size_data_buffer, endSymbol, 1);
 80039ba:	6832      	ldr	r2, [r6, #0]
 80039bc:	683b      	ldr	r3, [r7, #0]
 80039be:	6829      	ldr	r1, [r5, #0]
 80039c0:	185b      	adds	r3, r3, r1
 80039c2:	4641      	mov	r1, r8
 80039c4:	6809      	ldr	r1, [r1, #0]
 80039c6:	185b      	adds	r3, r3, r1
 80039c8:	4649      	mov	r1, r9
 80039ca:	6809      	ldr	r1, [r1, #0]
 80039cc:	185b      	adds	r3, r3, r1
 80039ce:	6821      	ldr	r1, [r4, #0]
 80039d0:	185b      	adds	r3, r3, r1
 80039d2:	3303      	adds	r3, #3
 80039d4:	4910      	ldr	r1, [pc, #64]	; (8003a18 <data_aquisition+0x18c>)
 80039d6:	6809      	ldr	r1, [r1, #0]
 80039d8:	7809      	ldrb	r1, [r1, #0]
 80039da:	54d1      	strb	r1, [r2, r3]

//	HAL_UART_Transmit_DMA(&huart1, ((uint8_t*)data_buffer),strlen((char*)data_buffer));
}
 80039dc:	b005      	add	sp, #20
 80039de:	bc3c      	pop	{r2, r3, r4, r5}
 80039e0:	4690      	mov	r8, r2
 80039e2:	4699      	mov	r9, r3
 80039e4:	46a2      	mov	sl, r4
 80039e6:	46ab      	mov	fp, r5
 80039e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80039ea:	46c0      	nop			; (mov r8, r8)
 80039ec:	200000bc 	.word	0x200000bc
 80039f0:	20000114 	.word	0x20000114
 80039f4:	2000010c 	.word	0x2000010c
 80039f8:	20000120 	.word	0x20000120
 80039fc:	20000104 	.word	0x20000104
 8003a00:	20000118 	.word	0x20000118
 8003a04:	20000108 	.word	0x20000108
 8003a08:	2000011c 	.word	0x2000011c
 8003a0c:	20000110 	.word	0x20000110
 8003a10:	20000124 	.word	0x20000124
 8003a14:	2000000c 	.word	0x2000000c
 8003a18:	2000001c 	.word	0x2000001c

08003a1c <uart_request>:


void uart_request(){
 8003a1c:	b570      	push	{r4, r5, r6, lr}

	rx_buffer[rx_buffer_cntr] = rx_byte;
 8003a1e:	4b66      	ldr	r3, [pc, #408]	; (8003bb8 <uart_request+0x19c>)
 8003a20:	4a66      	ldr	r2, [pc, #408]	; (8003bbc <uart_request+0x1a0>)
 8003a22:	7812      	ldrb	r2, [r2, #0]
 8003a24:	4966      	ldr	r1, [pc, #408]	; (8003bc0 <uart_request+0x1a4>)
 8003a26:	7809      	ldrb	r1, [r1, #0]
 8003a28:	6818      	ldr	r0, [r3, #0]
 8003a2a:	5481      	strb	r1, [r0, r2]
	if(*rx_buffer == '$'){
 8003a2c:	681c      	ldr	r4, [r3, #0]
 8003a2e:	7823      	ldrb	r3, [r4, #0]
 8003a30:	2b24      	cmp	r3, #36	; 0x24
 8003a32:	d00f      	beq.n	8003a54 <uart_request+0x38>
		rx_buffer_cntr += 1;
	}
	if(rx_buffer_cntr > 10){
 8003a34:	4b61      	ldr	r3, [pc, #388]	; (8003bbc <uart_request+0x1a0>)
 8003a36:	781b      	ldrb	r3, [r3, #0]
 8003a38:	2b0a      	cmp	r3, #10
 8003a3a:	d902      	bls.n	8003a42 <uart_request+0x26>
		rx_buffer_cntr = 0;
 8003a3c:	2200      	movs	r2, #0
 8003a3e:	4b5f      	ldr	r3, [pc, #380]	; (8003bbc <uart_request+0x1a0>)
 8003a40:	701a      	strb	r2, [r3, #0]
	}
	if(rx_buffer[0] == '$' && rx_buffer[rx_buffer_cntr-1] == '\n' && rx_buffer_cntr > 2){
 8003a42:	7823      	ldrb	r3, [r4, #0]
 8003a44:	2b24      	cmp	r3, #36	; 0x24
 8003a46:	d00a      	beq.n	8003a5e <uart_request+0x42>

		}

	}

	HAL_UART_Receive_IT(&huart1, &rx_byte, 1);
 8003a48:	2201      	movs	r2, #1
 8003a4a:	495d      	ldr	r1, [pc, #372]	; (8003bc0 <uart_request+0x1a4>)
 8003a4c:	485d      	ldr	r0, [pc, #372]	; (8003bc4 <uart_request+0x1a8>)
 8003a4e:	f7fe ff13 	bl	8002878 <HAL_UART_Receive_IT>


}
 8003a52:	bd70      	pop	{r4, r5, r6, pc}
		rx_buffer_cntr += 1;
 8003a54:	4a59      	ldr	r2, [pc, #356]	; (8003bbc <uart_request+0x1a0>)
 8003a56:	7813      	ldrb	r3, [r2, #0]
 8003a58:	3301      	adds	r3, #1
 8003a5a:	7013      	strb	r3, [r2, #0]
 8003a5c:	e7ea      	b.n	8003a34 <uart_request+0x18>
	if(rx_buffer[0] == '$' && rx_buffer[rx_buffer_cntr-1] == '\n' && rx_buffer_cntr > 2){
 8003a5e:	4b57      	ldr	r3, [pc, #348]	; (8003bbc <uart_request+0x1a0>)
 8003a60:	781a      	ldrb	r2, [r3, #0]
 8003a62:	18a3      	adds	r3, r4, r2
 8003a64:	3b01      	subs	r3, #1
 8003a66:	781b      	ldrb	r3, [r3, #0]
 8003a68:	2b0a      	cmp	r3, #10
 8003a6a:	d1ed      	bne.n	8003a48 <uart_request+0x2c>
 8003a6c:	2a02      	cmp	r2, #2
 8003a6e:	d9eb      	bls.n	8003a48 <uart_request+0x2c>
		switch(rx_buffer[1]){
 8003a70:	7863      	ldrb	r3, [r4, #1]
 8003a72:	3b41      	subs	r3, #65	; 0x41
 8003a74:	b2da      	uxtb	r2, r3
 8003a76:	2a17      	cmp	r2, #23
 8003a78:	d8e6      	bhi.n	8003a48 <uart_request+0x2c>
 8003a7a:	0093      	lsls	r3, r2, #2
 8003a7c:	4a52      	ldr	r2, [pc, #328]	; (8003bc8 <uart_request+0x1ac>)
 8003a7e:	58d3      	ldr	r3, [r2, r3]
 8003a80:	469f      	mov	pc, r3
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 0);
 8003a82:	4b52      	ldr	r3, [pc, #328]	; (8003bcc <uart_request+0x1b0>)
 8003a84:	681a      	ldr	r2, [r3, #0]
 8003a86:	2300      	movs	r3, #0
 8003a88:	6353      	str	r3, [r2, #52]	; 0x34
			enable_data_aquisition = 0;
 8003a8a:	4a51      	ldr	r2, [pc, #324]	; (8003bd0 <uart_request+0x1b4>)
 8003a8c:	7013      	strb	r3, [r2, #0]
			enable_encoder_reading = 0;
 8003a8e:	4a51      	ldr	r2, [pc, #324]	; (8003bd4 <uart_request+0x1b8>)
 8003a90:	7013      	strb	r3, [r2, #0]
			enable_ADC_interrupt = 0;
 8003a92:	4a51      	ldr	r2, [pc, #324]	; (8003bd8 <uart_request+0x1bc>)
 8003a94:	7013      	strb	r3, [r2, #0]
			HAL_UART_Transmit_IT(&huart1, ((uint8_t*)rx_buffer),strlen((char*)rx_buffer));
 8003a96:	0020      	movs	r0, r4
 8003a98:	f7fc fb36 	bl	8000108 <strlen>
 8003a9c:	b282      	uxth	r2, r0
 8003a9e:	0021      	movs	r1, r4
 8003aa0:	4848      	ldr	r0, [pc, #288]	; (8003bc4 <uart_request+0x1a8>)
 8003aa2:	f7fe febb 	bl	800281c <HAL_UART_Transmit_IT>
			break;
 8003aa6:	e7cf      	b.n	8003a48 <uart_request+0x2c>
			HAL_UART_Transmit_IT(&huart1, ((uint8_t*)acrobat),strlen((char*)acrobat));
 8003aa8:	4b4c      	ldr	r3, [pc, #304]	; (8003bdc <uart_request+0x1c0>)
 8003aaa:	681c      	ldr	r4, [r3, #0]
 8003aac:	0020      	movs	r0, r4
 8003aae:	f7fc fb2b 	bl	8000108 <strlen>
 8003ab2:	b282      	uxth	r2, r0
 8003ab4:	0021      	movs	r1, r4
 8003ab6:	4843      	ldr	r0, [pc, #268]	; (8003bc4 <uart_request+0x1a8>)
 8003ab8:	f7fe feb0 	bl	800281c <HAL_UART_Transmit_IT>
			break;
 8003abc:	e7c4      	b.n	8003a48 <uart_request+0x2c>
			if(*(rx_buffer+3) == '1'){
 8003abe:	78e3      	ldrb	r3, [r4, #3]
 8003ac0:	2b31      	cmp	r3, #49	; 0x31
 8003ac2:	d005      	beq.n	8003ad0 <uart_request+0xb4>
			else if(rx_buffer[3] == '0'){
 8003ac4:	2b30      	cmp	r3, #48	; 0x30
 8003ac6:	d1bf      	bne.n	8003a48 <uart_request+0x2c>
				enable_data_aquisition = 0;
 8003ac8:	2200      	movs	r2, #0
 8003aca:	4b41      	ldr	r3, [pc, #260]	; (8003bd0 <uart_request+0x1b4>)
 8003acc:	701a      	strb	r2, [r3, #0]
 8003ace:	e7bb      	b.n	8003a48 <uart_request+0x2c>
				HAL_UART_Transmit_IT(&huart1, ((uint8_t*)rx_buffer),strlen((char*)rx_buffer));
 8003ad0:	0020      	movs	r0, r4
 8003ad2:	f7fc fb19 	bl	8000108 <strlen>
 8003ad6:	b282      	uxth	r2, r0
 8003ad8:	0021      	movs	r1, r4
 8003ada:	483a      	ldr	r0, [pc, #232]	; (8003bc4 <uart_request+0x1a8>)
 8003adc:	f7fe fe9e 	bl	800281c <HAL_UART_Transmit_IT>
				enable_data_aquisition = 1;
 8003ae0:	2201      	movs	r2, #1
 8003ae2:	4b3b      	ldr	r3, [pc, #236]	; (8003bd0 <uart_request+0x1b4>)
 8003ae4:	701a      	strb	r2, [r3, #0]
 8003ae6:	e7af      	b.n	8003a48 <uart_request+0x2c>
			if(rx_buffer[2] == 1){
 8003ae8:	78a3      	ldrb	r3, [r4, #2]
 8003aea:	2b01      	cmp	r3, #1
 8003aec:	d005      	beq.n	8003afa <uart_request+0xde>
			else if(rx_buffer[2] == 0){
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d1aa      	bne.n	8003a48 <uart_request+0x2c>
				start = 0;
 8003af2:	2200      	movs	r2, #0
 8003af4:	4b3a      	ldr	r3, [pc, #232]	; (8003be0 <uart_request+0x1c4>)
 8003af6:	701a      	strb	r2, [r3, #0]
 8003af8:	e7a6      	b.n	8003a48 <uart_request+0x2c>
				start = 1;
 8003afa:	2201      	movs	r2, #1
 8003afc:	4b38      	ldr	r3, [pc, #224]	; (8003be0 <uart_request+0x1c4>)
 8003afe:	701a      	strb	r2, [r3, #0]
 8003b00:	e7a2      	b.n	8003a48 <uart_request+0x2c>
			memcpy(scratchpad, rx_buffer+3, strlen((char*)rx_buffer)-4);
 8003b02:	1ce5      	adds	r5, r4, #3
 8003b04:	0020      	movs	r0, r4
 8003b06:	f7fc faff 	bl	8000108 <strlen>
 8003b0a:	0002      	movs	r2, r0
 8003b0c:	4b35      	ldr	r3, [pc, #212]	; (8003be4 <uart_request+0x1c8>)
 8003b0e:	6818      	ldr	r0, [r3, #0]
 8003b10:	3a04      	subs	r2, #4
 8003b12:	0029      	movs	r1, r5
 8003b14:	f000 f932 	bl	8003d7c <memcpy>
			output_torque(motor_dir, duty_cycle);
 8003b18:	4b33      	ldr	r3, [pc, #204]	; (8003be8 <uart_request+0x1cc>)
 8003b1a:	7819      	ldrb	r1, [r3, #0]
 8003b1c:	4b33      	ldr	r3, [pc, #204]	; (8003bec <uart_request+0x1d0>)
 8003b1e:	7818      	ldrb	r0, [r3, #0]
 8003b20:	f7ff fb12 	bl	8003148 <output_torque>
			HAL_UART_Transmit_IT(&huart1, ((uint8_t*)rx_buffer),strlen((char*)rx_buffer));
 8003b24:	4b24      	ldr	r3, [pc, #144]	; (8003bb8 <uart_request+0x19c>)
 8003b26:	681c      	ldr	r4, [r3, #0]
 8003b28:	0020      	movs	r0, r4
 8003b2a:	f7fc faed 	bl	8000108 <strlen>
 8003b2e:	b282      	uxth	r2, r0
 8003b30:	0021      	movs	r1, r4
 8003b32:	4824      	ldr	r0, [pc, #144]	; (8003bc4 <uart_request+0x1a8>)
 8003b34:	f7fe fe72 	bl	800281c <HAL_UART_Transmit_IT>
			break;
 8003b38:	e786      	b.n	8003a48 <uart_request+0x2c>
			if(rx_buffer[3] == 1){
 8003b3a:	78e3      	ldrb	r3, [r4, #3]
 8003b3c:	2b01      	cmp	r3, #1
 8003b3e:	d006      	beq.n	8003b4e <uart_request+0x132>
			else if(rx_buffer[3] == 0){
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d000      	beq.n	8003b46 <uart_request+0x12a>
 8003b44:	e780      	b.n	8003a48 <uart_request+0x2c>
				enable_encoder_reading = 0;
 8003b46:	2200      	movs	r2, #0
 8003b48:	4b22      	ldr	r3, [pc, #136]	; (8003bd4 <uart_request+0x1b8>)
 8003b4a:	701a      	strb	r2, [r3, #0]
 8003b4c:	e77c      	b.n	8003a48 <uart_request+0x2c>
				enable_encoder_reading = 1;
 8003b4e:	2201      	movs	r2, #1
 8003b50:	4b20      	ldr	r3, [pc, #128]	; (8003bd4 <uart_request+0x1b8>)
 8003b52:	701a      	strb	r2, [r3, #0]
 8003b54:	e778      	b.n	8003a48 <uart_request+0x2c>
			if(rx_buffer[3] == '1'){
 8003b56:	78e3      	ldrb	r3, [r4, #3]
 8003b58:	2b31      	cmp	r3, #49	; 0x31
 8003b5a:	d006      	beq.n	8003b6a <uart_request+0x14e>
			else if(rx_buffer[3] == '0'){
 8003b5c:	2b30      	cmp	r3, #48	; 0x30
 8003b5e:	d000      	beq.n	8003b62 <uart_request+0x146>
 8003b60:	e772      	b.n	8003a48 <uart_request+0x2c>
				enable_ADC_interrupt = 0;
 8003b62:	2200      	movs	r2, #0
 8003b64:	4b1c      	ldr	r3, [pc, #112]	; (8003bd8 <uart_request+0x1bc>)
 8003b66:	701a      	strb	r2, [r3, #0]
 8003b68:	e76e      	b.n	8003a48 <uart_request+0x2c>
				enable_ADC_interrupt = 1;
 8003b6a:	2201      	movs	r2, #1
 8003b6c:	4b1a      	ldr	r3, [pc, #104]	; (8003bd8 <uart_request+0x1bc>)
 8003b6e:	701a      	strb	r2, [r3, #0]
 8003b70:	e76a      	b.n	8003a48 <uart_request+0x2c>
			if(rx_buffer[3] == '1'){
 8003b72:	78e3      	ldrb	r3, [r4, #3]
 8003b74:	2b31      	cmp	r3, #49	; 0x31
 8003b76:	d00c      	beq.n	8003b92 <uart_request+0x176>
			else if(rx_buffer[3] == '0'){
 8003b78:	2b30      	cmp	r3, #48	; 0x30
 8003b7a:	d013      	beq.n	8003ba4 <uart_request+0x188>
			HAL_UART_Transmit_IT(&huart1, ((uint8_t*)rx_buffer),strlen((char*)rx_buffer));
 8003b7c:	4b0e      	ldr	r3, [pc, #56]	; (8003bb8 <uart_request+0x19c>)
 8003b7e:	681c      	ldr	r4, [r3, #0]
 8003b80:	0020      	movs	r0, r4
 8003b82:	f7fc fac1 	bl	8000108 <strlen>
 8003b86:	b282      	uxth	r2, r0
 8003b88:	0021      	movs	r1, r4
 8003b8a:	480e      	ldr	r0, [pc, #56]	; (8003bc4 <uart_request+0x1a8>)
 8003b8c:	f7fe fe46 	bl	800281c <HAL_UART_Transmit_IT>
			break;
 8003b90:	e75a      	b.n	8003a48 <uart_request+0x2c>
				motor_dir = 1;
 8003b92:	2201      	movs	r2, #1
 8003b94:	4b15      	ldr	r3, [pc, #84]	; (8003bec <uart_request+0x1d0>)
 8003b96:	701a      	strb	r2, [r3, #0]
				output_torque(motor_dir, duty_cycle);
 8003b98:	4b13      	ldr	r3, [pc, #76]	; (8003be8 <uart_request+0x1cc>)
 8003b9a:	7819      	ldrb	r1, [r3, #0]
 8003b9c:	2001      	movs	r0, #1
 8003b9e:	f7ff fad3 	bl	8003148 <output_torque>
 8003ba2:	e7eb      	b.n	8003b7c <uart_request+0x160>
				motor_dir = 0;
 8003ba4:	2200      	movs	r2, #0
 8003ba6:	4b11      	ldr	r3, [pc, #68]	; (8003bec <uart_request+0x1d0>)
 8003ba8:	701a      	strb	r2, [r3, #0]
				output_torque(motor_dir, duty_cycle);
 8003baa:	4b0f      	ldr	r3, [pc, #60]	; (8003be8 <uart_request+0x1cc>)
 8003bac:	7819      	ldrb	r1, [r3, #0]
 8003bae:	2000      	movs	r0, #0
 8003bb0:	f7ff faca 	bl	8003148 <output_torque>
 8003bb4:	e7e2      	b.n	8003b7c <uart_request+0x160>
 8003bb6:	46c0      	nop			; (mov r8, r8)
 8003bb8:	200000f0 	.word	0x200000f0
 8003bbc:	200000f4 	.word	0x200000f4
 8003bc0:	200000f5 	.word	0x200000f5
 8003bc4:	200001cc 	.word	0x200001cc
 8003bc8:	080046ec 	.word	0x080046ec
 8003bcc:	20000148 	.word	0x20000148
 8003bd0:	200000c2 	.word	0x200000c2
 8003bd4:	20000019 	.word	0x20000019
 8003bd8:	20000018 	.word	0x20000018
 8003bdc:	20000008 	.word	0x20000008
 8003be0:	20000128 	.word	0x20000128
 8003be4:	20000100 	.word	0x20000100
 8003be8:	200000c1 	.word	0x200000c1
 8003bec:	200000c5 	.word	0x200000c5

08003bf0 <user_main>:
#include "function.h"
#include "variables.h"

extern UART_HandleTypeDef huart1;

void user_main(){
 8003bf0:	b570      	push	{r4, r5, r6, lr}

	if(uart_flag == 1){
 8003bf2:	4b29      	ldr	r3, [pc, #164]	; (8003c98 <user_main+0xa8>)
 8003bf4:	781a      	ldrb	r2, [r3, #0]
 8003bf6:	2a01      	cmp	r2, #1
 8003bf8:	d049      	beq.n	8003c8e <user_main+0x9e>
		uart_flag = 0;
		uart_request();

	}

	if(enable_encoder_reading == 1){
 8003bfa:	4b28      	ldr	r3, [pc, #160]	; (8003c9c <user_main+0xac>)
 8003bfc:	781b      	ldrb	r3, [r3, #0]
 8003bfe:	2b01      	cmp	r3, #1
 8003c00:	d027      	beq.n	8003c52 <user_main+0x62>
			encoder_flag = 0;
			read_motor_position();
		}
	}

	if(enable_ADC_interrupt == 1){
 8003c02:	4b27      	ldr	r3, [pc, #156]	; (8003ca0 <user_main+0xb0>)
 8003c04:	781b      	ldrb	r3, [r3, #0]
 8003c06:	2b01      	cmp	r3, #1
 8003c08:	d01a      	beq.n	8003c40 <user_main+0x50>
			get_current_potentiometer();
		}
	}


	if(enable_data_aquisition){
 8003c0a:	4c26      	ldr	r4, [pc, #152]	; (8003ca4 <user_main+0xb4>)
 8003c0c:	7823      	ldrb	r3, [r4, #0]
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d013      	beq.n	8003c3a <user_main+0x4a>
		if(data_flag == 1){ // send system variables over UART
 8003c12:	4d25      	ldr	r5, [pc, #148]	; (8003ca8 <user_main+0xb8>)
 8003c14:	782b      	ldrb	r3, [r5, #0]
 8003c16:	2b01      	cmp	r3, #1
 8003c18:	d024      	beq.n	8003c64 <user_main+0x74>
			data_flag = 0;
			data_aquisition();
		}
	}

	if(send_data_flag && enable_data_aquisition){
 8003c1a:	4b24      	ldr	r3, [pc, #144]	; (8003cac <user_main+0xbc>)
 8003c1c:	781a      	ldrb	r2, [r3, #0]
 8003c1e:	2a00      	cmp	r2, #0
 8003c20:	d00b      	beq.n	8003c3a <user_main+0x4a>
		send_data_flag = 0;
 8003c22:	2200      	movs	r2, #0
 8003c24:	701a      	strb	r2, [r3, #0]
		HAL_UART_Transmit_DMA(&huart1, ((uint8_t*)data_buffer),strlen((char*)data_buffer));
 8003c26:	4b22      	ldr	r3, [pc, #136]	; (8003cb0 <user_main+0xc0>)
 8003c28:	681c      	ldr	r4, [r3, #0]
 8003c2a:	0020      	movs	r0, r4
 8003c2c:	f7fc fa6c 	bl	8000108 <strlen>
 8003c30:	0021      	movs	r1, r4
 8003c32:	b282      	uxth	r2, r0
 8003c34:	481f      	ldr	r0, [pc, #124]	; (8003cb4 <user_main+0xc4>)
 8003c36:	f7fe fe69 	bl	800290c <HAL_UART_Transmit_DMA>
	}

	control_law();
 8003c3a:	f7ff fa05 	bl	8003048 <control_law>

}
 8003c3e:	bd70      	pop	{r4, r5, r6, pc}
		if(adc_flag == 1){
 8003c40:	4b1d      	ldr	r3, [pc, #116]	; (8003cb8 <user_main+0xc8>)
 8003c42:	781a      	ldrb	r2, [r3, #0]
 8003c44:	2a01      	cmp	r2, #1
 8003c46:	d1e0      	bne.n	8003c0a <user_main+0x1a>
			adc_flag = 0;
 8003c48:	2200      	movs	r2, #0
 8003c4a:	701a      	strb	r2, [r3, #0]
			get_current_potentiometer();
 8003c4c:	f7ff f92e 	bl	8002eac <get_current_potentiometer>
 8003c50:	e7db      	b.n	8003c0a <user_main+0x1a>
		if(encoder_flag == 1){
 8003c52:	4b1a      	ldr	r3, [pc, #104]	; (8003cbc <user_main+0xcc>)
 8003c54:	781a      	ldrb	r2, [r3, #0]
 8003c56:	2a01      	cmp	r2, #1
 8003c58:	d1d3      	bne.n	8003c02 <user_main+0x12>
			encoder_flag = 0;
 8003c5a:	2200      	movs	r2, #0
 8003c5c:	701a      	strb	r2, [r3, #0]
			read_motor_position();
 8003c5e:	f7ff f9bb 	bl	8002fd8 <read_motor_position>
 8003c62:	e7ce      	b.n	8003c02 <user_main+0x12>
			time += 1;
 8003c64:	4b16      	ldr	r3, [pc, #88]	; (8003cc0 <user_main+0xd0>)
			sprintf(send_time,"%lu", time);
 8003c66:	4917      	ldr	r1, [pc, #92]	; (8003cc4 <user_main+0xd4>)
			time += 1;
 8003c68:	681a      	ldr	r2, [r3, #0]
 8003c6a:	3201      	adds	r2, #1
 8003c6c:	601a      	str	r2, [r3, #0]
			sprintf(send_time,"%lu", time);
 8003c6e:	4b16      	ldr	r3, [pc, #88]	; (8003cc8 <user_main+0xd8>)
 8003c70:	6818      	ldr	r0, [r3, #0]
 8003c72:	f000 f94f 	bl	8003f14 <siprintf>
			data_flag = 0;
 8003c76:	2300      	movs	r3, #0
 8003c78:	702b      	strb	r3, [r5, #0]
			data_aquisition();
 8003c7a:	f7ff fe07 	bl	800388c <data_aquisition>
	if(send_data_flag && enable_data_aquisition){
 8003c7e:	4b0b      	ldr	r3, [pc, #44]	; (8003cac <user_main+0xbc>)
 8003c80:	781a      	ldrb	r2, [r3, #0]
 8003c82:	2a00      	cmp	r2, #0
 8003c84:	d0d9      	beq.n	8003c3a <user_main+0x4a>
 8003c86:	7822      	ldrb	r2, [r4, #0]
 8003c88:	2a00      	cmp	r2, #0
 8003c8a:	d0d6      	beq.n	8003c3a <user_main+0x4a>
 8003c8c:	e7c9      	b.n	8003c22 <user_main+0x32>
		uart_flag = 0;
 8003c8e:	2200      	movs	r2, #0
 8003c90:	701a      	strb	r2, [r3, #0]
		uart_request();
 8003c92:	f7ff fec3 	bl	8003a1c <uart_request>
 8003c96:	e7b0      	b.n	8003bfa <user_main+0xa>
 8003c98:	20000131 	.word	0x20000131
 8003c9c:	20000019 	.word	0x20000019
 8003ca0:	20000018 	.word	0x20000018
 8003ca4:	200000c2 	.word	0x200000c2
 8003ca8:	200000c0 	.word	0x200000c0
 8003cac:	20000020 	.word	0x20000020
 8003cb0:	200000bc 	.word	0x200000bc
 8003cb4:	200001cc 	.word	0x200001cc
 8003cb8:	200000ac 	.word	0x200000ac
 8003cbc:	200000c3 	.word	0x200000c3
 8003cc0:	2000012c 	.word	0x2000012c
 8003cc4:	080046ac 	.word	0x080046ac
 8003cc8:	2000010c 	.word	0x2000010c

08003ccc <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003ccc:	480d      	ldr	r0, [pc, #52]	; (8003d04 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8003cce:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003cd0:	480d      	ldr	r0, [pc, #52]	; (8003d08 <LoopForever+0x6>)
  ldr r1, =_edata
 8003cd2:	490e      	ldr	r1, [pc, #56]	; (8003d0c <LoopForever+0xa>)
  ldr r2, =_sidata
 8003cd4:	4a0e      	ldr	r2, [pc, #56]	; (8003d10 <LoopForever+0xe>)
  movs r3, #0
 8003cd6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003cd8:	e002      	b.n	8003ce0 <LoopCopyDataInit>

08003cda <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003cda:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003cdc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003cde:	3304      	adds	r3, #4

08003ce0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003ce0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003ce2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003ce4:	d3f9      	bcc.n	8003cda <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003ce6:	4a0b      	ldr	r2, [pc, #44]	; (8003d14 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003ce8:	4c0b      	ldr	r4, [pc, #44]	; (8003d18 <LoopForever+0x16>)
  movs r3, #0
 8003cea:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003cec:	e001      	b.n	8003cf2 <LoopFillZerobss>

08003cee <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003cee:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003cf0:	3204      	adds	r2, #4

08003cf2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003cf2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003cf4:	d3fb      	bcc.n	8003cee <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8003cf6:	f7ff fd99 	bl	800382c <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8003cfa:	f000 f811 	bl	8003d20 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8003cfe:	f7ff fb2f 	bl	8003360 <main>

08003d02 <LoopForever>:

LoopForever:
    b LoopForever
 8003d02:	e7fe      	b.n	8003d02 <LoopForever>
  ldr   r0, =_estack
 8003d04:	20001000 	.word	0x20001000
  ldr r0, =_sdata
 8003d08:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003d0c:	2000008c 	.word	0x2000008c
  ldr r2, =_sidata
 8003d10:	080047b4 	.word	0x080047b4
  ldr r2, =_sbss
 8003d14:	2000008c 	.word	0x2000008c
  ldr r4, =_ebss
 8003d18:	20000350 	.word	0x20000350

08003d1c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003d1c:	e7fe      	b.n	8003d1c <ADC1_IRQHandler>
	...

08003d20 <__libc_init_array>:
 8003d20:	b570      	push	{r4, r5, r6, lr}
 8003d22:	2600      	movs	r6, #0
 8003d24:	4d0c      	ldr	r5, [pc, #48]	; (8003d58 <__libc_init_array+0x38>)
 8003d26:	4c0d      	ldr	r4, [pc, #52]	; (8003d5c <__libc_init_array+0x3c>)
 8003d28:	1b64      	subs	r4, r4, r5
 8003d2a:	10a4      	asrs	r4, r4, #2
 8003d2c:	42a6      	cmp	r6, r4
 8003d2e:	d109      	bne.n	8003d44 <__libc_init_array+0x24>
 8003d30:	2600      	movs	r6, #0
 8003d32:	f000 fc5d 	bl	80045f0 <_init>
 8003d36:	4d0a      	ldr	r5, [pc, #40]	; (8003d60 <__libc_init_array+0x40>)
 8003d38:	4c0a      	ldr	r4, [pc, #40]	; (8003d64 <__libc_init_array+0x44>)
 8003d3a:	1b64      	subs	r4, r4, r5
 8003d3c:	10a4      	asrs	r4, r4, #2
 8003d3e:	42a6      	cmp	r6, r4
 8003d40:	d105      	bne.n	8003d4e <__libc_init_array+0x2e>
 8003d42:	bd70      	pop	{r4, r5, r6, pc}
 8003d44:	00b3      	lsls	r3, r6, #2
 8003d46:	58eb      	ldr	r3, [r5, r3]
 8003d48:	4798      	blx	r3
 8003d4a:	3601      	adds	r6, #1
 8003d4c:	e7ee      	b.n	8003d2c <__libc_init_array+0xc>
 8003d4e:	00b3      	lsls	r3, r6, #2
 8003d50:	58eb      	ldr	r3, [r5, r3]
 8003d52:	4798      	blx	r3
 8003d54:	3601      	adds	r6, #1
 8003d56:	e7f2      	b.n	8003d3e <__libc_init_array+0x1e>
 8003d58:	080047ac 	.word	0x080047ac
 8003d5c:	080047ac 	.word	0x080047ac
 8003d60:	080047ac 	.word	0x080047ac
 8003d64:	080047b0 	.word	0x080047b0

08003d68 <malloc>:
 8003d68:	b510      	push	{r4, lr}
 8003d6a:	4b03      	ldr	r3, [pc, #12]	; (8003d78 <malloc+0x10>)
 8003d6c:	0001      	movs	r1, r0
 8003d6e:	6818      	ldr	r0, [r3, #0]
 8003d70:	f000 f860 	bl	8003e34 <_malloc_r>
 8003d74:	bd10      	pop	{r4, pc}
 8003d76:	46c0      	nop			; (mov r8, r8)
 8003d78:	20000028 	.word	0x20000028

08003d7c <memcpy>:
 8003d7c:	2300      	movs	r3, #0
 8003d7e:	b510      	push	{r4, lr}
 8003d80:	429a      	cmp	r2, r3
 8003d82:	d100      	bne.n	8003d86 <memcpy+0xa>
 8003d84:	bd10      	pop	{r4, pc}
 8003d86:	5ccc      	ldrb	r4, [r1, r3]
 8003d88:	54c4      	strb	r4, [r0, r3]
 8003d8a:	3301      	adds	r3, #1
 8003d8c:	e7f8      	b.n	8003d80 <memcpy+0x4>

08003d8e <memset>:
 8003d8e:	0003      	movs	r3, r0
 8003d90:	1882      	adds	r2, r0, r2
 8003d92:	4293      	cmp	r3, r2
 8003d94:	d100      	bne.n	8003d98 <memset+0xa>
 8003d96:	4770      	bx	lr
 8003d98:	7019      	strb	r1, [r3, #0]
 8003d9a:	3301      	adds	r3, #1
 8003d9c:	e7f9      	b.n	8003d92 <memset+0x4>
	...

08003da0 <_free_r>:
 8003da0:	b570      	push	{r4, r5, r6, lr}
 8003da2:	0005      	movs	r5, r0
 8003da4:	2900      	cmp	r1, #0
 8003da6:	d010      	beq.n	8003dca <_free_r+0x2a>
 8003da8:	1f0c      	subs	r4, r1, #4
 8003daa:	6823      	ldr	r3, [r4, #0]
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	da00      	bge.n	8003db2 <_free_r+0x12>
 8003db0:	18e4      	adds	r4, r4, r3
 8003db2:	0028      	movs	r0, r5
 8003db4:	f000 f8d0 	bl	8003f58 <__malloc_lock>
 8003db8:	4a1d      	ldr	r2, [pc, #116]	; (8003e30 <_free_r+0x90>)
 8003dba:	6813      	ldr	r3, [r2, #0]
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d105      	bne.n	8003dcc <_free_r+0x2c>
 8003dc0:	6063      	str	r3, [r4, #4]
 8003dc2:	6014      	str	r4, [r2, #0]
 8003dc4:	0028      	movs	r0, r5
 8003dc6:	f000 f8c8 	bl	8003f5a <__malloc_unlock>
 8003dca:	bd70      	pop	{r4, r5, r6, pc}
 8003dcc:	42a3      	cmp	r3, r4
 8003dce:	d909      	bls.n	8003de4 <_free_r+0x44>
 8003dd0:	6821      	ldr	r1, [r4, #0]
 8003dd2:	1860      	adds	r0, r4, r1
 8003dd4:	4283      	cmp	r3, r0
 8003dd6:	d1f3      	bne.n	8003dc0 <_free_r+0x20>
 8003dd8:	6818      	ldr	r0, [r3, #0]
 8003dda:	685b      	ldr	r3, [r3, #4]
 8003ddc:	1841      	adds	r1, r0, r1
 8003dde:	6021      	str	r1, [r4, #0]
 8003de0:	e7ee      	b.n	8003dc0 <_free_r+0x20>
 8003de2:	0013      	movs	r3, r2
 8003de4:	685a      	ldr	r2, [r3, #4]
 8003de6:	2a00      	cmp	r2, #0
 8003de8:	d001      	beq.n	8003dee <_free_r+0x4e>
 8003dea:	42a2      	cmp	r2, r4
 8003dec:	d9f9      	bls.n	8003de2 <_free_r+0x42>
 8003dee:	6819      	ldr	r1, [r3, #0]
 8003df0:	1858      	adds	r0, r3, r1
 8003df2:	42a0      	cmp	r0, r4
 8003df4:	d10b      	bne.n	8003e0e <_free_r+0x6e>
 8003df6:	6820      	ldr	r0, [r4, #0]
 8003df8:	1809      	adds	r1, r1, r0
 8003dfa:	1858      	adds	r0, r3, r1
 8003dfc:	6019      	str	r1, [r3, #0]
 8003dfe:	4282      	cmp	r2, r0
 8003e00:	d1e0      	bne.n	8003dc4 <_free_r+0x24>
 8003e02:	6810      	ldr	r0, [r2, #0]
 8003e04:	6852      	ldr	r2, [r2, #4]
 8003e06:	1841      	adds	r1, r0, r1
 8003e08:	6019      	str	r1, [r3, #0]
 8003e0a:	605a      	str	r2, [r3, #4]
 8003e0c:	e7da      	b.n	8003dc4 <_free_r+0x24>
 8003e0e:	42a0      	cmp	r0, r4
 8003e10:	d902      	bls.n	8003e18 <_free_r+0x78>
 8003e12:	230c      	movs	r3, #12
 8003e14:	602b      	str	r3, [r5, #0]
 8003e16:	e7d5      	b.n	8003dc4 <_free_r+0x24>
 8003e18:	6821      	ldr	r1, [r4, #0]
 8003e1a:	1860      	adds	r0, r4, r1
 8003e1c:	4282      	cmp	r2, r0
 8003e1e:	d103      	bne.n	8003e28 <_free_r+0x88>
 8003e20:	6810      	ldr	r0, [r2, #0]
 8003e22:	6852      	ldr	r2, [r2, #4]
 8003e24:	1841      	adds	r1, r0, r1
 8003e26:	6021      	str	r1, [r4, #0]
 8003e28:	6062      	str	r2, [r4, #4]
 8003e2a:	605c      	str	r4, [r3, #4]
 8003e2c:	e7ca      	b.n	8003dc4 <_free_r+0x24>
 8003e2e:	46c0      	nop			; (mov r8, r8)
 8003e30:	20000138 	.word	0x20000138

08003e34 <_malloc_r>:
 8003e34:	2303      	movs	r3, #3
 8003e36:	b570      	push	{r4, r5, r6, lr}
 8003e38:	1ccd      	adds	r5, r1, #3
 8003e3a:	439d      	bics	r5, r3
 8003e3c:	3508      	adds	r5, #8
 8003e3e:	0006      	movs	r6, r0
 8003e40:	2d0c      	cmp	r5, #12
 8003e42:	d21e      	bcs.n	8003e82 <_malloc_r+0x4e>
 8003e44:	250c      	movs	r5, #12
 8003e46:	42a9      	cmp	r1, r5
 8003e48:	d81d      	bhi.n	8003e86 <_malloc_r+0x52>
 8003e4a:	0030      	movs	r0, r6
 8003e4c:	f000 f884 	bl	8003f58 <__malloc_lock>
 8003e50:	4a25      	ldr	r2, [pc, #148]	; (8003ee8 <_malloc_r+0xb4>)
 8003e52:	6814      	ldr	r4, [r2, #0]
 8003e54:	0021      	movs	r1, r4
 8003e56:	2900      	cmp	r1, #0
 8003e58:	d119      	bne.n	8003e8e <_malloc_r+0x5a>
 8003e5a:	4c24      	ldr	r4, [pc, #144]	; (8003eec <_malloc_r+0xb8>)
 8003e5c:	6823      	ldr	r3, [r4, #0]
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d103      	bne.n	8003e6a <_malloc_r+0x36>
 8003e62:	0030      	movs	r0, r6
 8003e64:	f000 f844 	bl	8003ef0 <_sbrk_r>
 8003e68:	6020      	str	r0, [r4, #0]
 8003e6a:	0029      	movs	r1, r5
 8003e6c:	0030      	movs	r0, r6
 8003e6e:	f000 f83f 	bl	8003ef0 <_sbrk_r>
 8003e72:	1c43      	adds	r3, r0, #1
 8003e74:	d12c      	bne.n	8003ed0 <_malloc_r+0x9c>
 8003e76:	230c      	movs	r3, #12
 8003e78:	0030      	movs	r0, r6
 8003e7a:	6033      	str	r3, [r6, #0]
 8003e7c:	f000 f86d 	bl	8003f5a <__malloc_unlock>
 8003e80:	e003      	b.n	8003e8a <_malloc_r+0x56>
 8003e82:	2d00      	cmp	r5, #0
 8003e84:	dadf      	bge.n	8003e46 <_malloc_r+0x12>
 8003e86:	230c      	movs	r3, #12
 8003e88:	6033      	str	r3, [r6, #0]
 8003e8a:	2000      	movs	r0, #0
 8003e8c:	bd70      	pop	{r4, r5, r6, pc}
 8003e8e:	680b      	ldr	r3, [r1, #0]
 8003e90:	1b5b      	subs	r3, r3, r5
 8003e92:	d41a      	bmi.n	8003eca <_malloc_r+0x96>
 8003e94:	2b0b      	cmp	r3, #11
 8003e96:	d903      	bls.n	8003ea0 <_malloc_r+0x6c>
 8003e98:	600b      	str	r3, [r1, #0]
 8003e9a:	18cc      	adds	r4, r1, r3
 8003e9c:	6025      	str	r5, [r4, #0]
 8003e9e:	e003      	b.n	8003ea8 <_malloc_r+0x74>
 8003ea0:	428c      	cmp	r4, r1
 8003ea2:	d10e      	bne.n	8003ec2 <_malloc_r+0x8e>
 8003ea4:	6863      	ldr	r3, [r4, #4]
 8003ea6:	6013      	str	r3, [r2, #0]
 8003ea8:	0030      	movs	r0, r6
 8003eaa:	f000 f856 	bl	8003f5a <__malloc_unlock>
 8003eae:	0020      	movs	r0, r4
 8003eb0:	2207      	movs	r2, #7
 8003eb2:	300b      	adds	r0, #11
 8003eb4:	1d23      	adds	r3, r4, #4
 8003eb6:	4390      	bics	r0, r2
 8003eb8:	1ac3      	subs	r3, r0, r3
 8003eba:	d0e7      	beq.n	8003e8c <_malloc_r+0x58>
 8003ebc:	425a      	negs	r2, r3
 8003ebe:	50e2      	str	r2, [r4, r3]
 8003ec0:	e7e4      	b.n	8003e8c <_malloc_r+0x58>
 8003ec2:	684b      	ldr	r3, [r1, #4]
 8003ec4:	6063      	str	r3, [r4, #4]
 8003ec6:	000c      	movs	r4, r1
 8003ec8:	e7ee      	b.n	8003ea8 <_malloc_r+0x74>
 8003eca:	000c      	movs	r4, r1
 8003ecc:	6849      	ldr	r1, [r1, #4]
 8003ece:	e7c2      	b.n	8003e56 <_malloc_r+0x22>
 8003ed0:	2303      	movs	r3, #3
 8003ed2:	1cc4      	adds	r4, r0, #3
 8003ed4:	439c      	bics	r4, r3
 8003ed6:	42a0      	cmp	r0, r4
 8003ed8:	d0e0      	beq.n	8003e9c <_malloc_r+0x68>
 8003eda:	1a21      	subs	r1, r4, r0
 8003edc:	0030      	movs	r0, r6
 8003ede:	f000 f807 	bl	8003ef0 <_sbrk_r>
 8003ee2:	1c43      	adds	r3, r0, #1
 8003ee4:	d1da      	bne.n	8003e9c <_malloc_r+0x68>
 8003ee6:	e7c6      	b.n	8003e76 <_malloc_r+0x42>
 8003ee8:	20000138 	.word	0x20000138
 8003eec:	2000013c 	.word	0x2000013c

08003ef0 <_sbrk_r>:
 8003ef0:	2300      	movs	r3, #0
 8003ef2:	b570      	push	{r4, r5, r6, lr}
 8003ef4:	4c06      	ldr	r4, [pc, #24]	; (8003f10 <_sbrk_r+0x20>)
 8003ef6:	0005      	movs	r5, r0
 8003ef8:	0008      	movs	r0, r1
 8003efa:	6023      	str	r3, [r4, #0]
 8003efc:	f000 fb68 	bl	80045d0 <_sbrk>
 8003f00:	1c43      	adds	r3, r0, #1
 8003f02:	d103      	bne.n	8003f0c <_sbrk_r+0x1c>
 8003f04:	6823      	ldr	r3, [r4, #0]
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d000      	beq.n	8003f0c <_sbrk_r+0x1c>
 8003f0a:	602b      	str	r3, [r5, #0]
 8003f0c:	bd70      	pop	{r4, r5, r6, pc}
 8003f0e:	46c0      	nop			; (mov r8, r8)
 8003f10:	2000034c 	.word	0x2000034c

08003f14 <siprintf>:
 8003f14:	b40e      	push	{r1, r2, r3}
 8003f16:	b510      	push	{r4, lr}
 8003f18:	b09d      	sub	sp, #116	; 0x74
 8003f1a:	a902      	add	r1, sp, #8
 8003f1c:	9002      	str	r0, [sp, #8]
 8003f1e:	6108      	str	r0, [r1, #16]
 8003f20:	480b      	ldr	r0, [pc, #44]	; (8003f50 <siprintf+0x3c>)
 8003f22:	2482      	movs	r4, #130	; 0x82
 8003f24:	6088      	str	r0, [r1, #8]
 8003f26:	6148      	str	r0, [r1, #20]
 8003f28:	2001      	movs	r0, #1
 8003f2a:	4240      	negs	r0, r0
 8003f2c:	ab1f      	add	r3, sp, #124	; 0x7c
 8003f2e:	81c8      	strh	r0, [r1, #14]
 8003f30:	4808      	ldr	r0, [pc, #32]	; (8003f54 <siprintf+0x40>)
 8003f32:	cb04      	ldmia	r3!, {r2}
 8003f34:	00a4      	lsls	r4, r4, #2
 8003f36:	6800      	ldr	r0, [r0, #0]
 8003f38:	9301      	str	r3, [sp, #4]
 8003f3a:	818c      	strh	r4, [r1, #12]
 8003f3c:	f000 f870 	bl	8004020 <_svfiprintf_r>
 8003f40:	2300      	movs	r3, #0
 8003f42:	9a02      	ldr	r2, [sp, #8]
 8003f44:	7013      	strb	r3, [r2, #0]
 8003f46:	b01d      	add	sp, #116	; 0x74
 8003f48:	bc10      	pop	{r4}
 8003f4a:	bc08      	pop	{r3}
 8003f4c:	b003      	add	sp, #12
 8003f4e:	4718      	bx	r3
 8003f50:	7fffffff 	.word	0x7fffffff
 8003f54:	20000028 	.word	0x20000028

08003f58 <__malloc_lock>:
 8003f58:	4770      	bx	lr

08003f5a <__malloc_unlock>:
 8003f5a:	4770      	bx	lr

08003f5c <__ssputs_r>:
 8003f5c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003f5e:	688e      	ldr	r6, [r1, #8]
 8003f60:	b085      	sub	sp, #20
 8003f62:	0007      	movs	r7, r0
 8003f64:	000c      	movs	r4, r1
 8003f66:	9203      	str	r2, [sp, #12]
 8003f68:	9301      	str	r3, [sp, #4]
 8003f6a:	429e      	cmp	r6, r3
 8003f6c:	d839      	bhi.n	8003fe2 <__ssputs_r+0x86>
 8003f6e:	2390      	movs	r3, #144	; 0x90
 8003f70:	898a      	ldrh	r2, [r1, #12]
 8003f72:	00db      	lsls	r3, r3, #3
 8003f74:	421a      	tst	r2, r3
 8003f76:	d034      	beq.n	8003fe2 <__ssputs_r+0x86>
 8003f78:	2503      	movs	r5, #3
 8003f7a:	6909      	ldr	r1, [r1, #16]
 8003f7c:	6823      	ldr	r3, [r4, #0]
 8003f7e:	1a5b      	subs	r3, r3, r1
 8003f80:	9302      	str	r3, [sp, #8]
 8003f82:	6963      	ldr	r3, [r4, #20]
 8003f84:	9802      	ldr	r0, [sp, #8]
 8003f86:	435d      	muls	r5, r3
 8003f88:	0feb      	lsrs	r3, r5, #31
 8003f8a:	195d      	adds	r5, r3, r5
 8003f8c:	9b01      	ldr	r3, [sp, #4]
 8003f8e:	106d      	asrs	r5, r5, #1
 8003f90:	3301      	adds	r3, #1
 8003f92:	181b      	adds	r3, r3, r0
 8003f94:	42ab      	cmp	r3, r5
 8003f96:	d900      	bls.n	8003f9a <__ssputs_r+0x3e>
 8003f98:	001d      	movs	r5, r3
 8003f9a:	0553      	lsls	r3, r2, #21
 8003f9c:	d532      	bpl.n	8004004 <__ssputs_r+0xa8>
 8003f9e:	0029      	movs	r1, r5
 8003fa0:	0038      	movs	r0, r7
 8003fa2:	f7ff ff47 	bl	8003e34 <_malloc_r>
 8003fa6:	1e06      	subs	r6, r0, #0
 8003fa8:	d109      	bne.n	8003fbe <__ssputs_r+0x62>
 8003faa:	230c      	movs	r3, #12
 8003fac:	603b      	str	r3, [r7, #0]
 8003fae:	2340      	movs	r3, #64	; 0x40
 8003fb0:	2001      	movs	r0, #1
 8003fb2:	89a2      	ldrh	r2, [r4, #12]
 8003fb4:	4240      	negs	r0, r0
 8003fb6:	4313      	orrs	r3, r2
 8003fb8:	81a3      	strh	r3, [r4, #12]
 8003fba:	b005      	add	sp, #20
 8003fbc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003fbe:	9a02      	ldr	r2, [sp, #8]
 8003fc0:	6921      	ldr	r1, [r4, #16]
 8003fc2:	f7ff fedb 	bl	8003d7c <memcpy>
 8003fc6:	89a3      	ldrh	r3, [r4, #12]
 8003fc8:	4a14      	ldr	r2, [pc, #80]	; (800401c <__ssputs_r+0xc0>)
 8003fca:	401a      	ands	r2, r3
 8003fcc:	2380      	movs	r3, #128	; 0x80
 8003fce:	4313      	orrs	r3, r2
 8003fd0:	81a3      	strh	r3, [r4, #12]
 8003fd2:	9b02      	ldr	r3, [sp, #8]
 8003fd4:	6126      	str	r6, [r4, #16]
 8003fd6:	18f6      	adds	r6, r6, r3
 8003fd8:	6026      	str	r6, [r4, #0]
 8003fda:	6165      	str	r5, [r4, #20]
 8003fdc:	9e01      	ldr	r6, [sp, #4]
 8003fde:	1aed      	subs	r5, r5, r3
 8003fe0:	60a5      	str	r5, [r4, #8]
 8003fe2:	9b01      	ldr	r3, [sp, #4]
 8003fe4:	42b3      	cmp	r3, r6
 8003fe6:	d200      	bcs.n	8003fea <__ssputs_r+0x8e>
 8003fe8:	001e      	movs	r6, r3
 8003fea:	0032      	movs	r2, r6
 8003fec:	9903      	ldr	r1, [sp, #12]
 8003fee:	6820      	ldr	r0, [r4, #0]
 8003ff0:	f000 faad 	bl	800454e <memmove>
 8003ff4:	68a3      	ldr	r3, [r4, #8]
 8003ff6:	2000      	movs	r0, #0
 8003ff8:	1b9b      	subs	r3, r3, r6
 8003ffa:	60a3      	str	r3, [r4, #8]
 8003ffc:	6823      	ldr	r3, [r4, #0]
 8003ffe:	199e      	adds	r6, r3, r6
 8004000:	6026      	str	r6, [r4, #0]
 8004002:	e7da      	b.n	8003fba <__ssputs_r+0x5e>
 8004004:	002a      	movs	r2, r5
 8004006:	0038      	movs	r0, r7
 8004008:	f000 fab3 	bl	8004572 <_realloc_r>
 800400c:	1e06      	subs	r6, r0, #0
 800400e:	d1e0      	bne.n	8003fd2 <__ssputs_r+0x76>
 8004010:	6921      	ldr	r1, [r4, #16]
 8004012:	0038      	movs	r0, r7
 8004014:	f7ff fec4 	bl	8003da0 <_free_r>
 8004018:	e7c7      	b.n	8003faa <__ssputs_r+0x4e>
 800401a:	46c0      	nop			; (mov r8, r8)
 800401c:	fffffb7f 	.word	0xfffffb7f

08004020 <_svfiprintf_r>:
 8004020:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004022:	b09f      	sub	sp, #124	; 0x7c
 8004024:	9002      	str	r0, [sp, #8]
 8004026:	9305      	str	r3, [sp, #20]
 8004028:	898b      	ldrh	r3, [r1, #12]
 800402a:	000f      	movs	r7, r1
 800402c:	0016      	movs	r6, r2
 800402e:	061b      	lsls	r3, r3, #24
 8004030:	d511      	bpl.n	8004056 <_svfiprintf_r+0x36>
 8004032:	690b      	ldr	r3, [r1, #16]
 8004034:	2b00      	cmp	r3, #0
 8004036:	d10e      	bne.n	8004056 <_svfiprintf_r+0x36>
 8004038:	2140      	movs	r1, #64	; 0x40
 800403a:	f7ff fefb 	bl	8003e34 <_malloc_r>
 800403e:	6038      	str	r0, [r7, #0]
 8004040:	6138      	str	r0, [r7, #16]
 8004042:	2800      	cmp	r0, #0
 8004044:	d105      	bne.n	8004052 <_svfiprintf_r+0x32>
 8004046:	230c      	movs	r3, #12
 8004048:	9a02      	ldr	r2, [sp, #8]
 800404a:	3801      	subs	r0, #1
 800404c:	6013      	str	r3, [r2, #0]
 800404e:	b01f      	add	sp, #124	; 0x7c
 8004050:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004052:	2340      	movs	r3, #64	; 0x40
 8004054:	617b      	str	r3, [r7, #20]
 8004056:	2300      	movs	r3, #0
 8004058:	ad06      	add	r5, sp, #24
 800405a:	616b      	str	r3, [r5, #20]
 800405c:	3320      	adds	r3, #32
 800405e:	766b      	strb	r3, [r5, #25]
 8004060:	3310      	adds	r3, #16
 8004062:	76ab      	strb	r3, [r5, #26]
 8004064:	0034      	movs	r4, r6
 8004066:	7823      	ldrb	r3, [r4, #0]
 8004068:	2b00      	cmp	r3, #0
 800406a:	d147      	bne.n	80040fc <_svfiprintf_r+0xdc>
 800406c:	1ba3      	subs	r3, r4, r6
 800406e:	9304      	str	r3, [sp, #16]
 8004070:	d00d      	beq.n	800408e <_svfiprintf_r+0x6e>
 8004072:	1ba3      	subs	r3, r4, r6
 8004074:	0032      	movs	r2, r6
 8004076:	0039      	movs	r1, r7
 8004078:	9802      	ldr	r0, [sp, #8]
 800407a:	f7ff ff6f 	bl	8003f5c <__ssputs_r>
 800407e:	1c43      	adds	r3, r0, #1
 8004080:	d100      	bne.n	8004084 <_svfiprintf_r+0x64>
 8004082:	e0b5      	b.n	80041f0 <_svfiprintf_r+0x1d0>
 8004084:	696a      	ldr	r2, [r5, #20]
 8004086:	9b04      	ldr	r3, [sp, #16]
 8004088:	4694      	mov	ip, r2
 800408a:	4463      	add	r3, ip
 800408c:	616b      	str	r3, [r5, #20]
 800408e:	7823      	ldrb	r3, [r4, #0]
 8004090:	2b00      	cmp	r3, #0
 8004092:	d100      	bne.n	8004096 <_svfiprintf_r+0x76>
 8004094:	e0ac      	b.n	80041f0 <_svfiprintf_r+0x1d0>
 8004096:	2201      	movs	r2, #1
 8004098:	2300      	movs	r3, #0
 800409a:	4252      	negs	r2, r2
 800409c:	606a      	str	r2, [r5, #4]
 800409e:	a902      	add	r1, sp, #8
 80040a0:	3254      	adds	r2, #84	; 0x54
 80040a2:	1852      	adds	r2, r2, r1
 80040a4:	3401      	adds	r4, #1
 80040a6:	602b      	str	r3, [r5, #0]
 80040a8:	60eb      	str	r3, [r5, #12]
 80040aa:	60ab      	str	r3, [r5, #8]
 80040ac:	7013      	strb	r3, [r2, #0]
 80040ae:	65ab      	str	r3, [r5, #88]	; 0x58
 80040b0:	4e58      	ldr	r6, [pc, #352]	; (8004214 <_svfiprintf_r+0x1f4>)
 80040b2:	2205      	movs	r2, #5
 80040b4:	7821      	ldrb	r1, [r4, #0]
 80040b6:	0030      	movs	r0, r6
 80040b8:	f000 fa3e 	bl	8004538 <memchr>
 80040bc:	1c62      	adds	r2, r4, #1
 80040be:	2800      	cmp	r0, #0
 80040c0:	d120      	bne.n	8004104 <_svfiprintf_r+0xe4>
 80040c2:	6829      	ldr	r1, [r5, #0]
 80040c4:	06cb      	lsls	r3, r1, #27
 80040c6:	d504      	bpl.n	80040d2 <_svfiprintf_r+0xb2>
 80040c8:	2353      	movs	r3, #83	; 0x53
 80040ca:	ae02      	add	r6, sp, #8
 80040cc:	3020      	adds	r0, #32
 80040ce:	199b      	adds	r3, r3, r6
 80040d0:	7018      	strb	r0, [r3, #0]
 80040d2:	070b      	lsls	r3, r1, #28
 80040d4:	d504      	bpl.n	80040e0 <_svfiprintf_r+0xc0>
 80040d6:	2353      	movs	r3, #83	; 0x53
 80040d8:	202b      	movs	r0, #43	; 0x2b
 80040da:	ae02      	add	r6, sp, #8
 80040dc:	199b      	adds	r3, r3, r6
 80040de:	7018      	strb	r0, [r3, #0]
 80040e0:	7823      	ldrb	r3, [r4, #0]
 80040e2:	2b2a      	cmp	r3, #42	; 0x2a
 80040e4:	d016      	beq.n	8004114 <_svfiprintf_r+0xf4>
 80040e6:	2000      	movs	r0, #0
 80040e8:	210a      	movs	r1, #10
 80040ea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80040ec:	7822      	ldrb	r2, [r4, #0]
 80040ee:	3a30      	subs	r2, #48	; 0x30
 80040f0:	2a09      	cmp	r2, #9
 80040f2:	d955      	bls.n	80041a0 <_svfiprintf_r+0x180>
 80040f4:	2800      	cmp	r0, #0
 80040f6:	d015      	beq.n	8004124 <_svfiprintf_r+0x104>
 80040f8:	9309      	str	r3, [sp, #36]	; 0x24
 80040fa:	e013      	b.n	8004124 <_svfiprintf_r+0x104>
 80040fc:	2b25      	cmp	r3, #37	; 0x25
 80040fe:	d0b5      	beq.n	800406c <_svfiprintf_r+0x4c>
 8004100:	3401      	adds	r4, #1
 8004102:	e7b0      	b.n	8004066 <_svfiprintf_r+0x46>
 8004104:	2301      	movs	r3, #1
 8004106:	1b80      	subs	r0, r0, r6
 8004108:	4083      	lsls	r3, r0
 800410a:	6829      	ldr	r1, [r5, #0]
 800410c:	0014      	movs	r4, r2
 800410e:	430b      	orrs	r3, r1
 8004110:	602b      	str	r3, [r5, #0]
 8004112:	e7cd      	b.n	80040b0 <_svfiprintf_r+0x90>
 8004114:	9b05      	ldr	r3, [sp, #20]
 8004116:	1d18      	adds	r0, r3, #4
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	9005      	str	r0, [sp, #20]
 800411c:	2b00      	cmp	r3, #0
 800411e:	db39      	blt.n	8004194 <_svfiprintf_r+0x174>
 8004120:	9309      	str	r3, [sp, #36]	; 0x24
 8004122:	0014      	movs	r4, r2
 8004124:	7823      	ldrb	r3, [r4, #0]
 8004126:	2b2e      	cmp	r3, #46	; 0x2e
 8004128:	d10b      	bne.n	8004142 <_svfiprintf_r+0x122>
 800412a:	7863      	ldrb	r3, [r4, #1]
 800412c:	1c62      	adds	r2, r4, #1
 800412e:	2b2a      	cmp	r3, #42	; 0x2a
 8004130:	d13e      	bne.n	80041b0 <_svfiprintf_r+0x190>
 8004132:	9b05      	ldr	r3, [sp, #20]
 8004134:	3402      	adds	r4, #2
 8004136:	1d1a      	adds	r2, r3, #4
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	9205      	str	r2, [sp, #20]
 800413c:	2b00      	cmp	r3, #0
 800413e:	db34      	blt.n	80041aa <_svfiprintf_r+0x18a>
 8004140:	9307      	str	r3, [sp, #28]
 8004142:	4e35      	ldr	r6, [pc, #212]	; (8004218 <_svfiprintf_r+0x1f8>)
 8004144:	7821      	ldrb	r1, [r4, #0]
 8004146:	2203      	movs	r2, #3
 8004148:	0030      	movs	r0, r6
 800414a:	f000 f9f5 	bl	8004538 <memchr>
 800414e:	2800      	cmp	r0, #0
 8004150:	d006      	beq.n	8004160 <_svfiprintf_r+0x140>
 8004152:	2340      	movs	r3, #64	; 0x40
 8004154:	1b80      	subs	r0, r0, r6
 8004156:	4083      	lsls	r3, r0
 8004158:	682a      	ldr	r2, [r5, #0]
 800415a:	3401      	adds	r4, #1
 800415c:	4313      	orrs	r3, r2
 800415e:	602b      	str	r3, [r5, #0]
 8004160:	7821      	ldrb	r1, [r4, #0]
 8004162:	2206      	movs	r2, #6
 8004164:	482d      	ldr	r0, [pc, #180]	; (800421c <_svfiprintf_r+0x1fc>)
 8004166:	1c66      	adds	r6, r4, #1
 8004168:	7629      	strb	r1, [r5, #24]
 800416a:	f000 f9e5 	bl	8004538 <memchr>
 800416e:	2800      	cmp	r0, #0
 8004170:	d046      	beq.n	8004200 <_svfiprintf_r+0x1e0>
 8004172:	4b2b      	ldr	r3, [pc, #172]	; (8004220 <_svfiprintf_r+0x200>)
 8004174:	2b00      	cmp	r3, #0
 8004176:	d12f      	bne.n	80041d8 <_svfiprintf_r+0x1b8>
 8004178:	6829      	ldr	r1, [r5, #0]
 800417a:	9b05      	ldr	r3, [sp, #20]
 800417c:	2207      	movs	r2, #7
 800417e:	05c9      	lsls	r1, r1, #23
 8004180:	d528      	bpl.n	80041d4 <_svfiprintf_r+0x1b4>
 8004182:	189b      	adds	r3, r3, r2
 8004184:	4393      	bics	r3, r2
 8004186:	3308      	adds	r3, #8
 8004188:	9305      	str	r3, [sp, #20]
 800418a:	696b      	ldr	r3, [r5, #20]
 800418c:	9a03      	ldr	r2, [sp, #12]
 800418e:	189b      	adds	r3, r3, r2
 8004190:	616b      	str	r3, [r5, #20]
 8004192:	e767      	b.n	8004064 <_svfiprintf_r+0x44>
 8004194:	425b      	negs	r3, r3
 8004196:	60eb      	str	r3, [r5, #12]
 8004198:	2302      	movs	r3, #2
 800419a:	430b      	orrs	r3, r1
 800419c:	602b      	str	r3, [r5, #0]
 800419e:	e7c0      	b.n	8004122 <_svfiprintf_r+0x102>
 80041a0:	434b      	muls	r3, r1
 80041a2:	3401      	adds	r4, #1
 80041a4:	189b      	adds	r3, r3, r2
 80041a6:	2001      	movs	r0, #1
 80041a8:	e7a0      	b.n	80040ec <_svfiprintf_r+0xcc>
 80041aa:	2301      	movs	r3, #1
 80041ac:	425b      	negs	r3, r3
 80041ae:	e7c7      	b.n	8004140 <_svfiprintf_r+0x120>
 80041b0:	2300      	movs	r3, #0
 80041b2:	0014      	movs	r4, r2
 80041b4:	200a      	movs	r0, #10
 80041b6:	001a      	movs	r2, r3
 80041b8:	606b      	str	r3, [r5, #4]
 80041ba:	7821      	ldrb	r1, [r4, #0]
 80041bc:	3930      	subs	r1, #48	; 0x30
 80041be:	2909      	cmp	r1, #9
 80041c0:	d903      	bls.n	80041ca <_svfiprintf_r+0x1aa>
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d0bd      	beq.n	8004142 <_svfiprintf_r+0x122>
 80041c6:	9207      	str	r2, [sp, #28]
 80041c8:	e7bb      	b.n	8004142 <_svfiprintf_r+0x122>
 80041ca:	4342      	muls	r2, r0
 80041cc:	3401      	adds	r4, #1
 80041ce:	1852      	adds	r2, r2, r1
 80041d0:	2301      	movs	r3, #1
 80041d2:	e7f2      	b.n	80041ba <_svfiprintf_r+0x19a>
 80041d4:	3307      	adds	r3, #7
 80041d6:	e7d5      	b.n	8004184 <_svfiprintf_r+0x164>
 80041d8:	ab05      	add	r3, sp, #20
 80041da:	9300      	str	r3, [sp, #0]
 80041dc:	003a      	movs	r2, r7
 80041de:	4b11      	ldr	r3, [pc, #68]	; (8004224 <_svfiprintf_r+0x204>)
 80041e0:	0029      	movs	r1, r5
 80041e2:	9802      	ldr	r0, [sp, #8]
 80041e4:	e000      	b.n	80041e8 <_svfiprintf_r+0x1c8>
 80041e6:	bf00      	nop
 80041e8:	9003      	str	r0, [sp, #12]
 80041ea:	9b03      	ldr	r3, [sp, #12]
 80041ec:	3301      	adds	r3, #1
 80041ee:	d1cc      	bne.n	800418a <_svfiprintf_r+0x16a>
 80041f0:	89bb      	ldrh	r3, [r7, #12]
 80041f2:	980b      	ldr	r0, [sp, #44]	; 0x2c
 80041f4:	065b      	lsls	r3, r3, #25
 80041f6:	d400      	bmi.n	80041fa <_svfiprintf_r+0x1da>
 80041f8:	e729      	b.n	800404e <_svfiprintf_r+0x2e>
 80041fa:	2001      	movs	r0, #1
 80041fc:	4240      	negs	r0, r0
 80041fe:	e726      	b.n	800404e <_svfiprintf_r+0x2e>
 8004200:	ab05      	add	r3, sp, #20
 8004202:	9300      	str	r3, [sp, #0]
 8004204:	003a      	movs	r2, r7
 8004206:	4b07      	ldr	r3, [pc, #28]	; (8004224 <_svfiprintf_r+0x204>)
 8004208:	0029      	movs	r1, r5
 800420a:	9802      	ldr	r0, [sp, #8]
 800420c:	f000 f87a 	bl	8004304 <_printf_i>
 8004210:	e7ea      	b.n	80041e8 <_svfiprintf_r+0x1c8>
 8004212:	46c0      	nop			; (mov r8, r8)
 8004214:	08004778 	.word	0x08004778
 8004218:	0800477e 	.word	0x0800477e
 800421c:	08004782 	.word	0x08004782
 8004220:	00000000 	.word	0x00000000
 8004224:	08003f5d 	.word	0x08003f5d

08004228 <_printf_common>:
 8004228:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800422a:	0015      	movs	r5, r2
 800422c:	9301      	str	r3, [sp, #4]
 800422e:	688a      	ldr	r2, [r1, #8]
 8004230:	690b      	ldr	r3, [r1, #16]
 8004232:	9000      	str	r0, [sp, #0]
 8004234:	000c      	movs	r4, r1
 8004236:	4293      	cmp	r3, r2
 8004238:	da00      	bge.n	800423c <_printf_common+0x14>
 800423a:	0013      	movs	r3, r2
 800423c:	0022      	movs	r2, r4
 800423e:	602b      	str	r3, [r5, #0]
 8004240:	3243      	adds	r2, #67	; 0x43
 8004242:	7812      	ldrb	r2, [r2, #0]
 8004244:	2a00      	cmp	r2, #0
 8004246:	d001      	beq.n	800424c <_printf_common+0x24>
 8004248:	3301      	adds	r3, #1
 800424a:	602b      	str	r3, [r5, #0]
 800424c:	6823      	ldr	r3, [r4, #0]
 800424e:	069b      	lsls	r3, r3, #26
 8004250:	d502      	bpl.n	8004258 <_printf_common+0x30>
 8004252:	682b      	ldr	r3, [r5, #0]
 8004254:	3302      	adds	r3, #2
 8004256:	602b      	str	r3, [r5, #0]
 8004258:	2706      	movs	r7, #6
 800425a:	6823      	ldr	r3, [r4, #0]
 800425c:	401f      	ands	r7, r3
 800425e:	d027      	beq.n	80042b0 <_printf_common+0x88>
 8004260:	0023      	movs	r3, r4
 8004262:	3343      	adds	r3, #67	; 0x43
 8004264:	781b      	ldrb	r3, [r3, #0]
 8004266:	1e5a      	subs	r2, r3, #1
 8004268:	4193      	sbcs	r3, r2
 800426a:	6822      	ldr	r2, [r4, #0]
 800426c:	0692      	lsls	r2, r2, #26
 800426e:	d430      	bmi.n	80042d2 <_printf_common+0xaa>
 8004270:	0022      	movs	r2, r4
 8004272:	9901      	ldr	r1, [sp, #4]
 8004274:	3243      	adds	r2, #67	; 0x43
 8004276:	9800      	ldr	r0, [sp, #0]
 8004278:	9e08      	ldr	r6, [sp, #32]
 800427a:	47b0      	blx	r6
 800427c:	1c43      	adds	r3, r0, #1
 800427e:	d025      	beq.n	80042cc <_printf_common+0xa4>
 8004280:	2306      	movs	r3, #6
 8004282:	6820      	ldr	r0, [r4, #0]
 8004284:	682a      	ldr	r2, [r5, #0]
 8004286:	68e1      	ldr	r1, [r4, #12]
 8004288:	4003      	ands	r3, r0
 800428a:	2500      	movs	r5, #0
 800428c:	2b04      	cmp	r3, #4
 800428e:	d103      	bne.n	8004298 <_printf_common+0x70>
 8004290:	1a8d      	subs	r5, r1, r2
 8004292:	43eb      	mvns	r3, r5
 8004294:	17db      	asrs	r3, r3, #31
 8004296:	401d      	ands	r5, r3
 8004298:	68a3      	ldr	r3, [r4, #8]
 800429a:	6922      	ldr	r2, [r4, #16]
 800429c:	4293      	cmp	r3, r2
 800429e:	dd01      	ble.n	80042a4 <_printf_common+0x7c>
 80042a0:	1a9b      	subs	r3, r3, r2
 80042a2:	18ed      	adds	r5, r5, r3
 80042a4:	2700      	movs	r7, #0
 80042a6:	42bd      	cmp	r5, r7
 80042a8:	d120      	bne.n	80042ec <_printf_common+0xc4>
 80042aa:	2000      	movs	r0, #0
 80042ac:	e010      	b.n	80042d0 <_printf_common+0xa8>
 80042ae:	3701      	adds	r7, #1
 80042b0:	68e3      	ldr	r3, [r4, #12]
 80042b2:	682a      	ldr	r2, [r5, #0]
 80042b4:	1a9b      	subs	r3, r3, r2
 80042b6:	429f      	cmp	r7, r3
 80042b8:	dad2      	bge.n	8004260 <_printf_common+0x38>
 80042ba:	0022      	movs	r2, r4
 80042bc:	2301      	movs	r3, #1
 80042be:	3219      	adds	r2, #25
 80042c0:	9901      	ldr	r1, [sp, #4]
 80042c2:	9800      	ldr	r0, [sp, #0]
 80042c4:	9e08      	ldr	r6, [sp, #32]
 80042c6:	47b0      	blx	r6
 80042c8:	1c43      	adds	r3, r0, #1
 80042ca:	d1f0      	bne.n	80042ae <_printf_common+0x86>
 80042cc:	2001      	movs	r0, #1
 80042ce:	4240      	negs	r0, r0
 80042d0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80042d2:	2030      	movs	r0, #48	; 0x30
 80042d4:	18e1      	adds	r1, r4, r3
 80042d6:	3143      	adds	r1, #67	; 0x43
 80042d8:	7008      	strb	r0, [r1, #0]
 80042da:	0021      	movs	r1, r4
 80042dc:	1c5a      	adds	r2, r3, #1
 80042de:	3145      	adds	r1, #69	; 0x45
 80042e0:	7809      	ldrb	r1, [r1, #0]
 80042e2:	18a2      	adds	r2, r4, r2
 80042e4:	3243      	adds	r2, #67	; 0x43
 80042e6:	3302      	adds	r3, #2
 80042e8:	7011      	strb	r1, [r2, #0]
 80042ea:	e7c1      	b.n	8004270 <_printf_common+0x48>
 80042ec:	0022      	movs	r2, r4
 80042ee:	2301      	movs	r3, #1
 80042f0:	321a      	adds	r2, #26
 80042f2:	9901      	ldr	r1, [sp, #4]
 80042f4:	9800      	ldr	r0, [sp, #0]
 80042f6:	9e08      	ldr	r6, [sp, #32]
 80042f8:	47b0      	blx	r6
 80042fa:	1c43      	adds	r3, r0, #1
 80042fc:	d0e6      	beq.n	80042cc <_printf_common+0xa4>
 80042fe:	3701      	adds	r7, #1
 8004300:	e7d1      	b.n	80042a6 <_printf_common+0x7e>
	...

08004304 <_printf_i>:
 8004304:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004306:	b08b      	sub	sp, #44	; 0x2c
 8004308:	9206      	str	r2, [sp, #24]
 800430a:	000a      	movs	r2, r1
 800430c:	3243      	adds	r2, #67	; 0x43
 800430e:	9307      	str	r3, [sp, #28]
 8004310:	9005      	str	r0, [sp, #20]
 8004312:	9204      	str	r2, [sp, #16]
 8004314:	7e0a      	ldrb	r2, [r1, #24]
 8004316:	000c      	movs	r4, r1
 8004318:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800431a:	2a6e      	cmp	r2, #110	; 0x6e
 800431c:	d100      	bne.n	8004320 <_printf_i+0x1c>
 800431e:	e08f      	b.n	8004440 <_printf_i+0x13c>
 8004320:	d817      	bhi.n	8004352 <_printf_i+0x4e>
 8004322:	2a63      	cmp	r2, #99	; 0x63
 8004324:	d02c      	beq.n	8004380 <_printf_i+0x7c>
 8004326:	d808      	bhi.n	800433a <_printf_i+0x36>
 8004328:	2a00      	cmp	r2, #0
 800432a:	d100      	bne.n	800432e <_printf_i+0x2a>
 800432c:	e099      	b.n	8004462 <_printf_i+0x15e>
 800432e:	2a58      	cmp	r2, #88	; 0x58
 8004330:	d054      	beq.n	80043dc <_printf_i+0xd8>
 8004332:	0026      	movs	r6, r4
 8004334:	3642      	adds	r6, #66	; 0x42
 8004336:	7032      	strb	r2, [r6, #0]
 8004338:	e029      	b.n	800438e <_printf_i+0x8a>
 800433a:	2a64      	cmp	r2, #100	; 0x64
 800433c:	d001      	beq.n	8004342 <_printf_i+0x3e>
 800433e:	2a69      	cmp	r2, #105	; 0x69
 8004340:	d1f7      	bne.n	8004332 <_printf_i+0x2e>
 8004342:	6821      	ldr	r1, [r4, #0]
 8004344:	681a      	ldr	r2, [r3, #0]
 8004346:	0608      	lsls	r0, r1, #24
 8004348:	d523      	bpl.n	8004392 <_printf_i+0x8e>
 800434a:	1d11      	adds	r1, r2, #4
 800434c:	6019      	str	r1, [r3, #0]
 800434e:	6815      	ldr	r5, [r2, #0]
 8004350:	e025      	b.n	800439e <_printf_i+0x9a>
 8004352:	2a73      	cmp	r2, #115	; 0x73
 8004354:	d100      	bne.n	8004358 <_printf_i+0x54>
 8004356:	e088      	b.n	800446a <_printf_i+0x166>
 8004358:	d808      	bhi.n	800436c <_printf_i+0x68>
 800435a:	2a6f      	cmp	r2, #111	; 0x6f
 800435c:	d029      	beq.n	80043b2 <_printf_i+0xae>
 800435e:	2a70      	cmp	r2, #112	; 0x70
 8004360:	d1e7      	bne.n	8004332 <_printf_i+0x2e>
 8004362:	2220      	movs	r2, #32
 8004364:	6809      	ldr	r1, [r1, #0]
 8004366:	430a      	orrs	r2, r1
 8004368:	6022      	str	r2, [r4, #0]
 800436a:	e003      	b.n	8004374 <_printf_i+0x70>
 800436c:	2a75      	cmp	r2, #117	; 0x75
 800436e:	d020      	beq.n	80043b2 <_printf_i+0xae>
 8004370:	2a78      	cmp	r2, #120	; 0x78
 8004372:	d1de      	bne.n	8004332 <_printf_i+0x2e>
 8004374:	0022      	movs	r2, r4
 8004376:	2178      	movs	r1, #120	; 0x78
 8004378:	3245      	adds	r2, #69	; 0x45
 800437a:	7011      	strb	r1, [r2, #0]
 800437c:	4a6c      	ldr	r2, [pc, #432]	; (8004530 <_printf_i+0x22c>)
 800437e:	e030      	b.n	80043e2 <_printf_i+0xde>
 8004380:	000e      	movs	r6, r1
 8004382:	681a      	ldr	r2, [r3, #0]
 8004384:	3642      	adds	r6, #66	; 0x42
 8004386:	1d11      	adds	r1, r2, #4
 8004388:	6019      	str	r1, [r3, #0]
 800438a:	6813      	ldr	r3, [r2, #0]
 800438c:	7033      	strb	r3, [r6, #0]
 800438e:	2301      	movs	r3, #1
 8004390:	e079      	b.n	8004486 <_printf_i+0x182>
 8004392:	0649      	lsls	r1, r1, #25
 8004394:	d5d9      	bpl.n	800434a <_printf_i+0x46>
 8004396:	1d11      	adds	r1, r2, #4
 8004398:	6019      	str	r1, [r3, #0]
 800439a:	2300      	movs	r3, #0
 800439c:	5ed5      	ldrsh	r5, [r2, r3]
 800439e:	2d00      	cmp	r5, #0
 80043a0:	da03      	bge.n	80043aa <_printf_i+0xa6>
 80043a2:	232d      	movs	r3, #45	; 0x2d
 80043a4:	9a04      	ldr	r2, [sp, #16]
 80043a6:	426d      	negs	r5, r5
 80043a8:	7013      	strb	r3, [r2, #0]
 80043aa:	4b62      	ldr	r3, [pc, #392]	; (8004534 <_printf_i+0x230>)
 80043ac:	270a      	movs	r7, #10
 80043ae:	9303      	str	r3, [sp, #12]
 80043b0:	e02f      	b.n	8004412 <_printf_i+0x10e>
 80043b2:	6820      	ldr	r0, [r4, #0]
 80043b4:	6819      	ldr	r1, [r3, #0]
 80043b6:	0605      	lsls	r5, r0, #24
 80043b8:	d503      	bpl.n	80043c2 <_printf_i+0xbe>
 80043ba:	1d08      	adds	r0, r1, #4
 80043bc:	6018      	str	r0, [r3, #0]
 80043be:	680d      	ldr	r5, [r1, #0]
 80043c0:	e005      	b.n	80043ce <_printf_i+0xca>
 80043c2:	0640      	lsls	r0, r0, #25
 80043c4:	d5f9      	bpl.n	80043ba <_printf_i+0xb6>
 80043c6:	680d      	ldr	r5, [r1, #0]
 80043c8:	1d08      	adds	r0, r1, #4
 80043ca:	6018      	str	r0, [r3, #0]
 80043cc:	b2ad      	uxth	r5, r5
 80043ce:	4b59      	ldr	r3, [pc, #356]	; (8004534 <_printf_i+0x230>)
 80043d0:	2708      	movs	r7, #8
 80043d2:	9303      	str	r3, [sp, #12]
 80043d4:	2a6f      	cmp	r2, #111	; 0x6f
 80043d6:	d018      	beq.n	800440a <_printf_i+0x106>
 80043d8:	270a      	movs	r7, #10
 80043da:	e016      	b.n	800440a <_printf_i+0x106>
 80043dc:	3145      	adds	r1, #69	; 0x45
 80043de:	700a      	strb	r2, [r1, #0]
 80043e0:	4a54      	ldr	r2, [pc, #336]	; (8004534 <_printf_i+0x230>)
 80043e2:	9203      	str	r2, [sp, #12]
 80043e4:	681a      	ldr	r2, [r3, #0]
 80043e6:	6821      	ldr	r1, [r4, #0]
 80043e8:	1d10      	adds	r0, r2, #4
 80043ea:	6018      	str	r0, [r3, #0]
 80043ec:	6815      	ldr	r5, [r2, #0]
 80043ee:	0608      	lsls	r0, r1, #24
 80043f0:	d522      	bpl.n	8004438 <_printf_i+0x134>
 80043f2:	07cb      	lsls	r3, r1, #31
 80043f4:	d502      	bpl.n	80043fc <_printf_i+0xf8>
 80043f6:	2320      	movs	r3, #32
 80043f8:	4319      	orrs	r1, r3
 80043fa:	6021      	str	r1, [r4, #0]
 80043fc:	2710      	movs	r7, #16
 80043fe:	2d00      	cmp	r5, #0
 8004400:	d103      	bne.n	800440a <_printf_i+0x106>
 8004402:	2320      	movs	r3, #32
 8004404:	6822      	ldr	r2, [r4, #0]
 8004406:	439a      	bics	r2, r3
 8004408:	6022      	str	r2, [r4, #0]
 800440a:	0023      	movs	r3, r4
 800440c:	2200      	movs	r2, #0
 800440e:	3343      	adds	r3, #67	; 0x43
 8004410:	701a      	strb	r2, [r3, #0]
 8004412:	6863      	ldr	r3, [r4, #4]
 8004414:	60a3      	str	r3, [r4, #8]
 8004416:	2b00      	cmp	r3, #0
 8004418:	db5c      	blt.n	80044d4 <_printf_i+0x1d0>
 800441a:	2204      	movs	r2, #4
 800441c:	6821      	ldr	r1, [r4, #0]
 800441e:	4391      	bics	r1, r2
 8004420:	6021      	str	r1, [r4, #0]
 8004422:	2d00      	cmp	r5, #0
 8004424:	d158      	bne.n	80044d8 <_printf_i+0x1d4>
 8004426:	9e04      	ldr	r6, [sp, #16]
 8004428:	2b00      	cmp	r3, #0
 800442a:	d064      	beq.n	80044f6 <_printf_i+0x1f2>
 800442c:	0026      	movs	r6, r4
 800442e:	9b03      	ldr	r3, [sp, #12]
 8004430:	3642      	adds	r6, #66	; 0x42
 8004432:	781b      	ldrb	r3, [r3, #0]
 8004434:	7033      	strb	r3, [r6, #0]
 8004436:	e05e      	b.n	80044f6 <_printf_i+0x1f2>
 8004438:	0648      	lsls	r0, r1, #25
 800443a:	d5da      	bpl.n	80043f2 <_printf_i+0xee>
 800443c:	b2ad      	uxth	r5, r5
 800443e:	e7d8      	b.n	80043f2 <_printf_i+0xee>
 8004440:	6809      	ldr	r1, [r1, #0]
 8004442:	681a      	ldr	r2, [r3, #0]
 8004444:	0608      	lsls	r0, r1, #24
 8004446:	d505      	bpl.n	8004454 <_printf_i+0x150>
 8004448:	1d11      	adds	r1, r2, #4
 800444a:	6019      	str	r1, [r3, #0]
 800444c:	6813      	ldr	r3, [r2, #0]
 800444e:	6962      	ldr	r2, [r4, #20]
 8004450:	601a      	str	r2, [r3, #0]
 8004452:	e006      	b.n	8004462 <_printf_i+0x15e>
 8004454:	0649      	lsls	r1, r1, #25
 8004456:	d5f7      	bpl.n	8004448 <_printf_i+0x144>
 8004458:	1d11      	adds	r1, r2, #4
 800445a:	6019      	str	r1, [r3, #0]
 800445c:	6813      	ldr	r3, [r2, #0]
 800445e:	8aa2      	ldrh	r2, [r4, #20]
 8004460:	801a      	strh	r2, [r3, #0]
 8004462:	2300      	movs	r3, #0
 8004464:	9e04      	ldr	r6, [sp, #16]
 8004466:	6123      	str	r3, [r4, #16]
 8004468:	e054      	b.n	8004514 <_printf_i+0x210>
 800446a:	681a      	ldr	r2, [r3, #0]
 800446c:	1d11      	adds	r1, r2, #4
 800446e:	6019      	str	r1, [r3, #0]
 8004470:	6816      	ldr	r6, [r2, #0]
 8004472:	2100      	movs	r1, #0
 8004474:	6862      	ldr	r2, [r4, #4]
 8004476:	0030      	movs	r0, r6
 8004478:	f000 f85e 	bl	8004538 <memchr>
 800447c:	2800      	cmp	r0, #0
 800447e:	d001      	beq.n	8004484 <_printf_i+0x180>
 8004480:	1b80      	subs	r0, r0, r6
 8004482:	6060      	str	r0, [r4, #4]
 8004484:	6863      	ldr	r3, [r4, #4]
 8004486:	6123      	str	r3, [r4, #16]
 8004488:	2300      	movs	r3, #0
 800448a:	9a04      	ldr	r2, [sp, #16]
 800448c:	7013      	strb	r3, [r2, #0]
 800448e:	e041      	b.n	8004514 <_printf_i+0x210>
 8004490:	6923      	ldr	r3, [r4, #16]
 8004492:	0032      	movs	r2, r6
 8004494:	9906      	ldr	r1, [sp, #24]
 8004496:	9805      	ldr	r0, [sp, #20]
 8004498:	9d07      	ldr	r5, [sp, #28]
 800449a:	47a8      	blx	r5
 800449c:	1c43      	adds	r3, r0, #1
 800449e:	d043      	beq.n	8004528 <_printf_i+0x224>
 80044a0:	6823      	ldr	r3, [r4, #0]
 80044a2:	2500      	movs	r5, #0
 80044a4:	079b      	lsls	r3, r3, #30
 80044a6:	d40f      	bmi.n	80044c8 <_printf_i+0x1c4>
 80044a8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80044aa:	68e0      	ldr	r0, [r4, #12]
 80044ac:	4298      	cmp	r0, r3
 80044ae:	da3d      	bge.n	800452c <_printf_i+0x228>
 80044b0:	0018      	movs	r0, r3
 80044b2:	e03b      	b.n	800452c <_printf_i+0x228>
 80044b4:	0022      	movs	r2, r4
 80044b6:	2301      	movs	r3, #1
 80044b8:	3219      	adds	r2, #25
 80044ba:	9906      	ldr	r1, [sp, #24]
 80044bc:	9805      	ldr	r0, [sp, #20]
 80044be:	9e07      	ldr	r6, [sp, #28]
 80044c0:	47b0      	blx	r6
 80044c2:	1c43      	adds	r3, r0, #1
 80044c4:	d030      	beq.n	8004528 <_printf_i+0x224>
 80044c6:	3501      	adds	r5, #1
 80044c8:	68e3      	ldr	r3, [r4, #12]
 80044ca:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80044cc:	1a9b      	subs	r3, r3, r2
 80044ce:	429d      	cmp	r5, r3
 80044d0:	dbf0      	blt.n	80044b4 <_printf_i+0x1b0>
 80044d2:	e7e9      	b.n	80044a8 <_printf_i+0x1a4>
 80044d4:	2d00      	cmp	r5, #0
 80044d6:	d0a9      	beq.n	800442c <_printf_i+0x128>
 80044d8:	9e04      	ldr	r6, [sp, #16]
 80044da:	0028      	movs	r0, r5
 80044dc:	0039      	movs	r1, r7
 80044de:	f7fb feab 	bl	8000238 <__aeabi_uidivmod>
 80044e2:	9b03      	ldr	r3, [sp, #12]
 80044e4:	3e01      	subs	r6, #1
 80044e6:	5c5b      	ldrb	r3, [r3, r1]
 80044e8:	0028      	movs	r0, r5
 80044ea:	7033      	strb	r3, [r6, #0]
 80044ec:	0039      	movs	r1, r7
 80044ee:	f7fb fe1d 	bl	800012c <__udivsi3>
 80044f2:	1e05      	subs	r5, r0, #0
 80044f4:	d1f1      	bne.n	80044da <_printf_i+0x1d6>
 80044f6:	2f08      	cmp	r7, #8
 80044f8:	d109      	bne.n	800450e <_printf_i+0x20a>
 80044fa:	6823      	ldr	r3, [r4, #0]
 80044fc:	07db      	lsls	r3, r3, #31
 80044fe:	d506      	bpl.n	800450e <_printf_i+0x20a>
 8004500:	6863      	ldr	r3, [r4, #4]
 8004502:	6922      	ldr	r2, [r4, #16]
 8004504:	4293      	cmp	r3, r2
 8004506:	dc02      	bgt.n	800450e <_printf_i+0x20a>
 8004508:	2330      	movs	r3, #48	; 0x30
 800450a:	3e01      	subs	r6, #1
 800450c:	7033      	strb	r3, [r6, #0]
 800450e:	9b04      	ldr	r3, [sp, #16]
 8004510:	1b9b      	subs	r3, r3, r6
 8004512:	6123      	str	r3, [r4, #16]
 8004514:	9b07      	ldr	r3, [sp, #28]
 8004516:	aa09      	add	r2, sp, #36	; 0x24
 8004518:	9300      	str	r3, [sp, #0]
 800451a:	0021      	movs	r1, r4
 800451c:	9b06      	ldr	r3, [sp, #24]
 800451e:	9805      	ldr	r0, [sp, #20]
 8004520:	f7ff fe82 	bl	8004228 <_printf_common>
 8004524:	1c43      	adds	r3, r0, #1
 8004526:	d1b3      	bne.n	8004490 <_printf_i+0x18c>
 8004528:	2001      	movs	r0, #1
 800452a:	4240      	negs	r0, r0
 800452c:	b00b      	add	sp, #44	; 0x2c
 800452e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004530:	0800479a 	.word	0x0800479a
 8004534:	08004789 	.word	0x08004789

08004538 <memchr>:
 8004538:	b2c9      	uxtb	r1, r1
 800453a:	1882      	adds	r2, r0, r2
 800453c:	4290      	cmp	r0, r2
 800453e:	d101      	bne.n	8004544 <memchr+0xc>
 8004540:	2000      	movs	r0, #0
 8004542:	4770      	bx	lr
 8004544:	7803      	ldrb	r3, [r0, #0]
 8004546:	428b      	cmp	r3, r1
 8004548:	d0fb      	beq.n	8004542 <memchr+0xa>
 800454a:	3001      	adds	r0, #1
 800454c:	e7f6      	b.n	800453c <memchr+0x4>

0800454e <memmove>:
 800454e:	b510      	push	{r4, lr}
 8004550:	4288      	cmp	r0, r1
 8004552:	d902      	bls.n	800455a <memmove+0xc>
 8004554:	188b      	adds	r3, r1, r2
 8004556:	4298      	cmp	r0, r3
 8004558:	d308      	bcc.n	800456c <memmove+0x1e>
 800455a:	2300      	movs	r3, #0
 800455c:	429a      	cmp	r2, r3
 800455e:	d007      	beq.n	8004570 <memmove+0x22>
 8004560:	5ccc      	ldrb	r4, [r1, r3]
 8004562:	54c4      	strb	r4, [r0, r3]
 8004564:	3301      	adds	r3, #1
 8004566:	e7f9      	b.n	800455c <memmove+0xe>
 8004568:	5c8b      	ldrb	r3, [r1, r2]
 800456a:	5483      	strb	r3, [r0, r2]
 800456c:	3a01      	subs	r2, #1
 800456e:	d2fb      	bcs.n	8004568 <memmove+0x1a>
 8004570:	bd10      	pop	{r4, pc}

08004572 <_realloc_r>:
 8004572:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004574:	0007      	movs	r7, r0
 8004576:	000d      	movs	r5, r1
 8004578:	0016      	movs	r6, r2
 800457a:	2900      	cmp	r1, #0
 800457c:	d105      	bne.n	800458a <_realloc_r+0x18>
 800457e:	0011      	movs	r1, r2
 8004580:	f7ff fc58 	bl	8003e34 <_malloc_r>
 8004584:	0004      	movs	r4, r0
 8004586:	0020      	movs	r0, r4
 8004588:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800458a:	2a00      	cmp	r2, #0
 800458c:	d103      	bne.n	8004596 <_realloc_r+0x24>
 800458e:	f7ff fc07 	bl	8003da0 <_free_r>
 8004592:	0034      	movs	r4, r6
 8004594:	e7f7      	b.n	8004586 <_realloc_r+0x14>
 8004596:	f000 f812 	bl	80045be <_malloc_usable_size_r>
 800459a:	002c      	movs	r4, r5
 800459c:	4286      	cmp	r6, r0
 800459e:	d9f2      	bls.n	8004586 <_realloc_r+0x14>
 80045a0:	0031      	movs	r1, r6
 80045a2:	0038      	movs	r0, r7
 80045a4:	f7ff fc46 	bl	8003e34 <_malloc_r>
 80045a8:	1e04      	subs	r4, r0, #0
 80045aa:	d0ec      	beq.n	8004586 <_realloc_r+0x14>
 80045ac:	0029      	movs	r1, r5
 80045ae:	0032      	movs	r2, r6
 80045b0:	f7ff fbe4 	bl	8003d7c <memcpy>
 80045b4:	0029      	movs	r1, r5
 80045b6:	0038      	movs	r0, r7
 80045b8:	f7ff fbf2 	bl	8003da0 <_free_r>
 80045bc:	e7e3      	b.n	8004586 <_realloc_r+0x14>

080045be <_malloc_usable_size_r>:
 80045be:	1f0b      	subs	r3, r1, #4
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	1f18      	subs	r0, r3, #4
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	da01      	bge.n	80045cc <_malloc_usable_size_r+0xe>
 80045c8:	580b      	ldr	r3, [r1, r0]
 80045ca:	18c0      	adds	r0, r0, r3
 80045cc:	4770      	bx	lr
	...

080045d0 <_sbrk>:
 80045d0:	4b05      	ldr	r3, [pc, #20]	; (80045e8 <_sbrk+0x18>)
 80045d2:	0002      	movs	r2, r0
 80045d4:	6819      	ldr	r1, [r3, #0]
 80045d6:	2900      	cmp	r1, #0
 80045d8:	d101      	bne.n	80045de <_sbrk+0xe>
 80045da:	4904      	ldr	r1, [pc, #16]	; (80045ec <_sbrk+0x1c>)
 80045dc:	6019      	str	r1, [r3, #0]
 80045de:	6818      	ldr	r0, [r3, #0]
 80045e0:	1882      	adds	r2, r0, r2
 80045e2:	601a      	str	r2, [r3, #0]
 80045e4:	4770      	bx	lr
 80045e6:	46c0      	nop			; (mov r8, r8)
 80045e8:	20000140 	.word	0x20000140
 80045ec:	20000350 	.word	0x20000350

080045f0 <_init>:
 80045f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80045f2:	46c0      	nop			; (mov r8, r8)
 80045f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80045f6:	bc08      	pop	{r3}
 80045f8:	469e      	mov	lr, r3
 80045fa:	4770      	bx	lr

080045fc <_fini>:
 80045fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80045fe:	46c0      	nop			; (mov r8, r8)
 8004600:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004602:	bc08      	pop	{r3}
 8004604:	469e      	mov	lr, r3
 8004606:	4770      	bx	lr
