<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [SCHED 204-21] The critical path consists of the following:&#xD;&#xA;&#x9;axis read on port 'inter_pix_V_V' (sobel_hls/sobel.cpp:37) (0 ns)&#xD;&#xA;&#x9;'mul' operation ('tmp_mul2', sobel_hls/sobel.cpp:11->sobel_hls/sobel.cpp:41) (3.36 ns)&#xD;&#xA;&#x9;'add' operation ('tmp_add1', sobel_hls/sobel.cpp:13->sobel_hls/sobel.cpp:41) (3.02 ns)&#xD;&#xA;&#x9;'add' operation ('tmp_3_i', sobel_hls/sobel.cpp:14->sobel_hls/sobel.cpp:41) (3.9 ns)" projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:30:19.031+0800" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] Estimated clock period (10.283ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns)." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:30:19.025+0800" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xD;&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design&#xD;&#xA;report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 1263.805 ; gain = 0.000&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;Implementation tool: Xilinx Vivado v.2018.2&#xD;&#xA;Project:             sobel_hls&#xD;&#xA;Solution:            solution1&#xD;&#xA;Device target:       xc7z010clg400-1&#xD;&#xA;Report date:         Fri Jul 19 22:39:08 +0800 2019&#xD;&#xA;&#xD;&#xA;#=== Post-Implementation Resource usage ===&#xD;&#xA;SLICE:           85&#xD;&#xA;LUT:            210&#xD;&#xA;FF:             257&#xD;&#xA;DSP:              4&#xD;&#xA;BRAM:             0&#xD;&#xA;SRL:              0&#xD;&#xA;#=== Final timing ===&#xD;&#xA;CP required:    10.000&#xD;&#xA;CP achieved post-synthesis:    10.153&#xD;&#xA;CP achieved post-implementation:    9.309&#xD;&#xA;Timing met" projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:39:08.908+0800" type="Warning"/>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xD;&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:39:02.060+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_CTRL_BUS_ARVALID&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_CTRL_BUS_ARVALID&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.&#xD;&#xA;Phase 1 Build RT Design | Checksum: 1507c3c79&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1217.629 ; gain = 55.219&#xD;&#xA;Post Restoration Checksum: NetGraph: c7c402eb NumContArr: 88b8398e Constraints: 0 Timing: 0&#xD;&#xA;&#xD;&#xA;Phase 2 Router Initialization&#xD;&#xA;&#xD;&#xA;Phase 2.1 Create Timer&#xD;&#xA;Phase 2.1 Create Timer | Checksum: 1507c3c79&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1217.629 ; gain = 55.219&#xD;&#xA;&#xD;&#xA;Phase 2.2 Fix Topology Constraints&#xD;&#xA;Phase 2.2 Fix Topology Constraints | Checksum: 1507c3c79&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1223.625 ; gain = 61.215&#xD;&#xA;&#xD;&#xA;Phase 2.3 Pre Route Cleanup&#xD;&#xA;Phase 2.3 Pre Route Cleanup | Checksum: 1507c3c79&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1223.625 ; gain = 61.215&#xD;&#xA; Number of Nodes with overlaps = 0&#xD;&#xA;&#xD;&#xA;Phase 2.4 Update Timing&#xD;&#xA;Phase 2.4 Update Timing | Checksum: 8da655f0&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1224.160 ; gain = 61.750" projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:39:02.051+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_CTRL_BUS_RREADY&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_CTRL_BUS_RREADY&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:38:47.376+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;inter_pix_V_V_TDATA[23]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;inter_pix_V_V_TDATA[23]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:38:47.368+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;inter_pix_V_V_TDATA[12]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;inter_pix_V_V_TDATA[12]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:38:47.360+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;inter_pix_V_V_TDATA[9]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;inter_pix_V_V_TDATA[9]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:38:47.352+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;inter_pix_V_V_TDATA[19]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;inter_pix_V_V_TDATA[19]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:38:47.344+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;inter_pix_V_V_TDATA[18]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;inter_pix_V_V_TDATA[18]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:38:47.335+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_CTRL_BUS_ARADDR[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_CTRL_BUS_ARADDR[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:38:47.326+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_CTRL_BUS_ARADDR[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_CTRL_BUS_ARADDR[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:38:47.318+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_CTRL_BUS_AWADDR[4]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_CTRL_BUS_AWADDR[4]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:38:47.310+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_CTRL_BUS_AWADDR[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_CTRL_BUS_AWADDR[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:38:47.301+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_CTRL_BUS_AWADDR[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_CTRL_BUS_AWADDR[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:38:47.293+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_CTRL_BUS_AWADDR[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_CTRL_BUS_AWADDR[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:38:47.285+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_CTRL_BUS_AWADDR[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_CTRL_BUS_AWADDR[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:38:47.276+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_CTRL_BUS_WDATA[6]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_CTRL_BUS_WDATA[6]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:38:47.268+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_CTRL_BUS_WDATA[5]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_CTRL_BUS_WDATA[5]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:38:47.260+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_CTRL_BUS_WDATA[4]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_CTRL_BUS_WDATA[4]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:38:47.252+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_CTRL_BUS_WDATA[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_CTRL_BUS_WDATA[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:38:47.244+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_CTRL_BUS_WDATA[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_CTRL_BUS_WDATA[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:38:47.236+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_CTRL_BUS_WDATA[31]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_CTRL_BUS_WDATA[31]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:38:47.228+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_CTRL_BUS_WDATA[30]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_CTRL_BUS_WDATA[30]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:38:47.220+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_CTRL_BUS_WDATA[27]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_CTRL_BUS_WDATA[27]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:38:47.213+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_CTRL_BUS_WDATA[26]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_CTRL_BUS_WDATA[26]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:38:47.205+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_CTRL_BUS_WDATA[17]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_CTRL_BUS_WDATA[17]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:38:47.197+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_CTRL_BUS_WDATA[16]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_CTRL_BUS_WDATA[16]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:38:47.189+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_CTRL_BUS_WDATA[25]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_CTRL_BUS_WDATA[25]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:38:47.181+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_CTRL_BUS_WDATA[24]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_CTRL_BUS_WDATA[24]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:38:47.173+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_CTRL_BUS_WDATA[23]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_CTRL_BUS_WDATA[23]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:38:47.164+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_CTRL_BUS_WDATA[22]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_CTRL_BUS_WDATA[22]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:38:47.155+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_CTRL_BUS_WDATA[21]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_CTRL_BUS_WDATA[21]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:38:47.146+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_CTRL_BUS_WDATA[20]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_CTRL_BUS_WDATA[20]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:38:47.139+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_CTRL_BUS_WDATA[19]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_CTRL_BUS_WDATA[19]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:38:47.130+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_CTRL_BUS_WSTRB[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_CTRL_BUS_WSTRB[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:38:47.122+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_CTRL_BUS_WDATA[18]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_CTRL_BUS_WDATA[18]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:38:47.114+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;inter_pix_V_V_TDATA[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;inter_pix_V_V_TDATA[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:38:47.106+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;inter_pix_V_V_TDATA[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;inter_pix_V_V_TDATA[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:38:47.098+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;inter_pix_V_V_TDATA[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;inter_pix_V_V_TDATA[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:38:47.091+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;inter_pix_V_V_TDATA[16]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;inter_pix_V_V_TDATA[16]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:38:47.083+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;inter_pix_V_V_TDATA[13]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;inter_pix_V_V_TDATA[13]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:38:47.075+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;inter_pix_V_V_TDATA[11]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;inter_pix_V_V_TDATA[11]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:38:47.067+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;inter_pix_V_V_TVALID&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;inter_pix_V_V_TVALID&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:38:47.059+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_CTRL_BUS_WDATA[7]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_CTRL_BUS_WDATA[7]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:38:47.051+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_CTRL_BUS_WVALID&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_CTRL_BUS_WVALID&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:38:47.044+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_CTRL_BUS_AWVALID&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_CTRL_BUS_AWVALID&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:38:47.036+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_CTRL_BUS_BREADY&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_CTRL_BUS_BREADY&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:38:47.029+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;inter_pix_V_V_TDATA[22]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;inter_pix_V_V_TDATA[22]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:38:47.022+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;inter_pix_V_V_TDATA[8]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;inter_pix_V_V_TDATA[8]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:38:47.015+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;inter_pix_V_V_TDATA[15]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;inter_pix_V_V_TDATA[15]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:38:47.008+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;inter_pix_V_V_TDATA[14]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;inter_pix_V_V_TDATA[14]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:38:47.001+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;out_pix_V_V_TREADY&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;out_pix_V_V_TREADY&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:38:46.994+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;ap_rst_n&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;ap_rst_n&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:38:46.985+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_CTRL_BUS_WDATA[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_CTRL_BUS_WDATA[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:38:46.978+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_CTRL_BUS_WDATA[15]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_CTRL_BUS_WDATA[15]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:38:46.971+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_CTRL_BUS_WDATA[14]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_CTRL_BUS_WDATA[14]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:38:46.964+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_CTRL_BUS_WDATA[13]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_CTRL_BUS_WDATA[13]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:38:46.957+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_CTRL_BUS_WDATA[12]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_CTRL_BUS_WDATA[12]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:38:46.948+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;inter_pix_V_V_TDATA[21]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;inter_pix_V_V_TDATA[21]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:38:46.940+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;inter_pix_V_V_TDATA[20]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;inter_pix_V_V_TDATA[20]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:38:46.928+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;inter_pix_V_V_TDATA[17]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;inter_pix_V_V_TDATA[17]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:38:46.921+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_CTRL_BUS_WSTRB[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_CTRL_BUS_WSTRB[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:38:46.913+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_CTRL_BUS_WDATA[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_CTRL_BUS_WDATA[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:38:46.906+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_CTRL_BUS_WDATA[29]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_CTRL_BUS_WDATA[29]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:38:46.899+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_CTRL_BUS_WSTRB[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_CTRL_BUS_WSTRB[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:38:46.892+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_CTRL_BUS_WDATA[28]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_CTRL_BUS_WDATA[28]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:38:46.885+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_CTRL_BUS_ARADDR[4]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_CTRL_BUS_ARADDR[4]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:38:46.878+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_CTRL_BUS_ARADDR[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_CTRL_BUS_ARADDR[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:38:46.872+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_CTRL_BUS_ARADDR[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_CTRL_BUS_ARADDR[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:38:46.864+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;inter_pix_V_V_TDATA[7]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;inter_pix_V_V_TDATA[7]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:38:46.858+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;inter_pix_V_V_TDATA[6]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;inter_pix_V_V_TDATA[6]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:38:46.851+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;inter_pix_V_V_TDATA[5]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;inter_pix_V_V_TDATA[5]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:38:46.845+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;inter_pix_V_V_TDATA[4]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;inter_pix_V_V_TDATA[4]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:38:46.838+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;inter_pix_V_V_TDATA[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;inter_pix_V_V_TDATA[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:38:46.831+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_CTRL_BUS_WDATA[9]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_CTRL_BUS_WDATA[9]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:38:46.825+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_CTRL_BUS_WDATA[8]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_CTRL_BUS_WDATA[8]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:38:46.819+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_CTRL_BUS_WDATA[11]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_CTRL_BUS_WDATA[11]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:38:46.812+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_CTRL_BUS_WSTRB[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_CTRL_BUS_WSTRB[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:38:46.806+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;s_axi_CTRL_BUS_WDATA[10]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;s_axi_CTRL_BUS_WDATA[10]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:38:46.800+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;inter_pix_V_V_TDATA[10]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;inter_pix_V_V_TDATA[10]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:38:46.794+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-197] Clock port &quot;ap_clk&quot; does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:38:46.787+0800" type="Warning"/>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xD;&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:37:40.782+0800" type="Warning"/>
        <logs message="WARNING: [Constraints 18-5210] No constraint will be written out." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:37:17.030+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (out_pix_V_V_1_payload_B_reg[31]) is unused and will be removed from module sobel_filter.&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 797.086 ; gain = 488.449&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start ROM, RAM, DSP and Shift Register Reporting&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;DSP: Preliminary Mapping  Report (see note below)&#xD;&#xA;+-----------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+&#xD;&#xA;|Module Name                  | DSP Mapping         | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | &#xD;&#xA;+-----------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+&#xD;&#xA;|sobel_filter                 | A''*B''             | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | &#xD;&#xA;|sobel_filter                 | (PCIN>>17)+A''*B''  | 15     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | &#xD;&#xA;|sobel_filter                 | A''*B''             | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 0    | &#xD;&#xA;|sobel_filter                 | (PCIN>>17)+A''*B''  | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 0    | 1    | &#xD;&#xA;|sobel_filter_mac_bkb_DSP48_0 | (C:0x80)+A*(B:0x19) | 9      | 6      | 9      | -      | 13     | 0    | 0    | 0    | -    | -     | 0    | 0    | &#xD;&#xA;+-----------------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+&#xD;&#xA;&#xD;&#xA;Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished ROM, RAM, DSP and Shift Register Reporting&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report RTL Partitions: &#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;| |RTL Partition |Replication |Instances |&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Applying XDC Timing Constraints&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 857.371 ; gain = 548.734&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Timing Optimization&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 869.223 ; gain = 560.586&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report RTL Partitions: &#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;| |RTL Partition |Replication |Instances |&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Technology Mapping&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 880.461 ; gain = 571.824&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report RTL Partitions: &#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;| |RTL Partition |Replication |Instances |&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start IO Insertion&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Flattening Before IO Insertion&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Flattening Before IO Insertion&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Final Netlist Cleanup&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Final Netlist Cleanup&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 880.461 ; gain = 571.824&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report Check Netlist: &#xD;&#xA;+------+------------------+-------+---------+-------+------------------+&#xD;&#xA;|      |Item              |Errors |Warnings |Status |Description       |&#xD;&#xA;+------+------------------+-------+---------+-------+------------------+&#xD;&#xA;|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |&#xD;&#xA;+------+------------------+-------+---------+-------+------------------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Renaming Generated Instances&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 880.461 ; gain = 571.824&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report RTL Partitions: &#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;| |RTL Partition |Replication |Instances |&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Rebuilding User Hierarchy&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 880.461 ; gain = 571.824&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Renaming Generated Ports&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 880.461 ; gain = 571.824&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Handling Custom Attributes&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 880.461 ; gain = 571.824&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Renaming Generated Nets&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 880.461 ; gain = 571.824&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Writing Synthesis Report&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report BlackBoxes: &#xD;&#xA;+-+--------------+----------+&#xD;&#xA;| |BlackBox name |Instances |&#xD;&#xA;+-+--------------+----------+&#xD;&#xA;+-+--------------+----------+&#xD;&#xA;&#xD;&#xA;Report Cell Usage: &#xD;&#xA;+------+----------+------+&#xD;&#xA;|      |Cell      |Count |&#xD;&#xA;+------+----------+------+&#xD;&#xA;|1     |CARRY4    |    23|&#xD;&#xA;|2     |DSP48E1   |     2|&#xD;&#xA;|3     |DSP48E1_1 |     1|&#xD;&#xA;|4     |DSP48E1_2 |     1|&#xD;&#xA;|5     |LUT1      |     3|&#xD;&#xA;|6     |LUT2      |    28|&#xD;&#xA;|7     |LUT3      |   109|&#xD;&#xA;|8     |LUT4      |    48|&#xD;&#xA;|9     |LUT5      |    18|&#xD;&#xA;|10    |LUT6      |    72|&#xD;&#xA;|11    |FDRE      |   256|&#xD;&#xA;|12    |FDSE      |     3|&#xD;&#xA;+------+----------+------+&#xD;&#xA;&#xD;&#xA;Report Instance Areas: &#xD;&#xA;+------+-----------------------------------+-----------------------------+------+&#xD;&#xA;|      |Instance                           |Module                       |Cells |&#xD;&#xA;+------+-----------------------------------+-----------------------------+------+&#xD;&#xA;|1     |top                                |                             |   564|&#xD;&#xA;|2     |  sobel_filter_CTRL_BUS_s_axi_U    |sobel_filter_CTRL_BUS_s_axi  |   248|&#xD;&#xA;|3     |  sobel_filter_mac_bkb_U1          |sobel_filter_mac_bkb         |    42|&#xD;&#xA;|4     |    sobel_filter_mac_bkb_DSP48_0_U |sobel_filter_mac_bkb_DSP48_0 |    42|&#xD;&#xA;+------+-----------------------------------+-----------------------------+------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 880.461 ; gain = 571.824&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Synthesis finished with 0 errors, 0 critical warnings and 101 warnings.&#xD;&#xA;Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 880.461 ; gain = 236.988&#xD;&#xA;Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:39 . Memory (MB): peak = 880.461 ; gain = 571.824" projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:37:17.019+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (out_pix_V_V_1_payload_A_reg[31]) is unused and will be removed from module sobel_filter." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:36:57.300+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (PIXNUM_reg_283_reg[17]__0) is unused and will be removed from module sobel_filter." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:36:57.293+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (PIXNUM_reg_283_reg[18]__0) is unused and will be removed from module sobel_filter." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:36:57.287+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (PIXNUM_reg_283_reg[19]__0) is unused and will be removed from module sobel_filter." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:36:57.282+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (PIXNUM_reg_283_reg[20]__0) is unused and will be removed from module sobel_filter." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:36:57.276+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (PIXNUM_reg_283_reg[21]__0) is unused and will be removed from module sobel_filter." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:36:57.271+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (PIXNUM_reg_283_reg[22]__0) is unused and will be removed from module sobel_filter." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:36:57.265+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (PIXNUM_reg_283_reg[23]__0) is unused and will be removed from module sobel_filter." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:36:57.254+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (PIXNUM_reg_283_reg[24]__0) is unused and will be removed from module sobel_filter." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:36:57.248+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (PIXNUM_reg_283_reg[25]__0) is unused and will be removed from module sobel_filter." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:36:57.242+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (PIXNUM_reg_283_reg[26]__0) is unused and will be removed from module sobel_filter." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:36:57.235+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (PIXNUM_reg_283_reg[27]__0) is unused and will be removed from module sobel_filter." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:36:57.218+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (PIXNUM_reg_283_reg[28]__0) is unused and will be removed from module sobel_filter." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:36:57.212+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (PIXNUM_reg_283_reg[29]__0) is unused and will be removed from module sobel_filter." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:36:57.206+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (PIXNUM_reg_283_reg[30]__0) is unused and will be removed from module sobel_filter." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:36:57.199+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (PIXNUM_reg_283_reg[31]__0) is unused and will be removed from module sobel_filter." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:36:57.193+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (PIXNUM_reg_283_reg[32]__0) is unused and will be removed from module sobel_filter." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:36:57.187+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (PIXNUM_reg_283_reg[33]__0) is unused and will be removed from module sobel_filter." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:36:57.179+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (PIXNUM_reg_283_reg[34]__0) is unused and will be removed from module sobel_filter." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:36:57.173+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (PIXNUM_reg_283_reg[35]__0) is unused and will be removed from module sobel_filter." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:36:57.167+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (PIXNUM_reg_283_reg[36]__0) is unused and will be removed from module sobel_filter." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:36:57.162+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (PIXNUM_reg_283_reg[37]__0) is unused and will be removed from module sobel_filter." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:36:57.157+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (PIXNUM_reg_283_reg[38]__0) is unused and will be removed from module sobel_filter." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:36:57.152+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (PIXNUM_reg_283_reg[39]__0) is unused and will be removed from module sobel_filter." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:36:57.147+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (PIXNUM_reg_283_reg[40]__0) is unused and will be removed from module sobel_filter." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:36:57.142+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (PIXNUM_reg_283_reg[41]__0) is unused and will be removed from module sobel_filter." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:36:57.137+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (PIXNUM_reg_283_reg[42]__0) is unused and will be removed from module sobel_filter." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:36:57.132+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (PIXNUM_reg_283_reg[43]__0) is unused and will be removed from module sobel_filter." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:36:57.127+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (PIXNUM_reg_283_reg[44]__0) is unused and will be removed from module sobel_filter." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:36:57.122+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (PIXNUM_reg_283_reg[45]__0) is unused and will be removed from module sobel_filter." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:36:57.117+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (PIXNUM_reg_283_reg[46]__0) is unused and will be removed from module sobel_filter." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:36:57.112+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (PIXNUM_reg_283_reg[47]__0) is unused and will be removed from module sobel_filter." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:36:57.107+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (PIXNUM_reg_283_reg[15]) is unused and will be removed from module sobel_filter." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:36:57.102+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (PIXNUM_reg_283_reg[16]) is unused and will be removed from module sobel_filter." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:36:57.098+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (PIXNUM_reg_283_reg[17]) is unused and will be removed from module sobel_filter." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:36:57.093+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (PIXNUM_reg_283_reg[18]) is unused and will be removed from module sobel_filter." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:36:57.088+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (PIXNUM_reg_283_reg[19]) is unused and will be removed from module sobel_filter." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:36:57.084+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (PIXNUM_reg_283_reg[20]) is unused and will be removed from module sobel_filter." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:36:57.079+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (PIXNUM_reg_283_reg[21]) is unused and will be removed from module sobel_filter." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:36:57.075+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (PIXNUM_reg_283_reg[22]) is unused and will be removed from module sobel_filter." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:36:57.070+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (PIXNUM_reg_283_reg[23]) is unused and will be removed from module sobel_filter." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:36:57.065+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (PIXNUM_reg_283_reg[24]) is unused and will be removed from module sobel_filter." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:36:57.061+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (PIXNUM_reg_283_reg[25]) is unused and will be removed from module sobel_filter." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:36:57.056+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (PIXNUM_reg_283_reg[26]) is unused and will be removed from module sobel_filter." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:36:57.052+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (PIXNUM_reg_283_reg[27]) is unused and will be removed from module sobel_filter." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:36:57.047+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (PIXNUM_reg_283_reg[28]) is unused and will be removed from module sobel_filter." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:36:57.043+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (PIXNUM_reg_283_reg[29]) is unused and will be removed from module sobel_filter." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:36:57.038+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (PIXNUM_reg_283_reg[30]) is unused and will be removed from module sobel_filter." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:36:57.034+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (PIXNUM_reg_283_reg[31]) is unused and will be removed from module sobel_filter." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:36:57.030+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (PIXNUM_reg_283_reg[32]) is unused and will be removed from module sobel_filter." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:36:57.025+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (PIXNUM_reg_283_reg[33]) is unused and will be removed from module sobel_filter." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:36:57.021+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (PIXNUM_reg_283_reg[34]) is unused and will be removed from module sobel_filter." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:36:57.017+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (PIXNUM_reg_283_reg[35]) is unused and will be removed from module sobel_filter." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:36:57.012+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (PIXNUM_reg_283_reg[36]) is unused and will be removed from module sobel_filter." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:36:57.006+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (PIXNUM_reg_283_reg[37]) is unused and will be removed from module sobel_filter." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:36:57.002+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (PIXNUM_reg_283_reg[38]) is unused and will be removed from module sobel_filter." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:36:56.998+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (PIXNUM_reg_283_reg[39]) is unused and will be removed from module sobel_filter." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:36:56.993+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (PIXNUM_reg_283_reg[40]) is unused and will be removed from module sobel_filter." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:36:56.988+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (PIXNUM_reg_283_reg[41]) is unused and will be removed from module sobel_filter." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:36:56.984+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (PIXNUM_reg_283_reg[42]) is unused and will be removed from module sobel_filter." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:36:56.979+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (PIXNUM_reg_283_reg[43]) is unused and will be removed from module sobel_filter." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:36:56.974+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (PIXNUM_reg_283_reg[44]) is unused and will be removed from module sobel_filter." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:36:56.970+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (PIXNUM_reg_283_reg[45]) is unused and will be removed from module sobel_filter." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:36:56.965+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (PIXNUM_reg_283_reg[46]) is unused and will be removed from module sobel_filter." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:36:56.961+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (PIXNUM_reg_283_reg[47]) is unused and will be removed from module sobel_filter." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:36:56.956+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design sobel_filter has unconnected port inter_pix_V_V_TDATA[24]" projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:36:56.951+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design sobel_filter has unconnected port inter_pix_V_V_TDATA[25]" projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:36:56.946+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design sobel_filter has unconnected port inter_pix_V_V_TDATA[26]" projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:36:56.942+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design sobel_filter has unconnected port inter_pix_V_V_TDATA[27]" projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:36:56.939+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design sobel_filter has unconnected port inter_pix_V_V_TDATA[28]" projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:36:56.934+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design sobel_filter has unconnected port inter_pix_V_V_TDATA[29]" projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:36:56.930+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design sobel_filter has unconnected port inter_pix_V_V_TDATA[30]" projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:36:56.926+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design sobel_filter has unconnected port inter_pix_V_V_TDATA[31]" projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:36:56.922+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design sobel_filter has port s_axi_CTRL_BUS_BRESP[0] driven by constant 0" projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:36:56.918+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design sobel_filter has port s_axi_CTRL_BUS_BRESP[1] driven by constant 0" projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:36:56.914+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design sobel_filter has port s_axi_CTRL_BUS_RRESP[0] driven by constant 0" projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:36:56.910+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design sobel_filter has port s_axi_CTRL_BUS_RRESP[1] driven by constant 0" projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:36:56.907+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element  was removed. &#xD;&#xA;DSP Report: Generating DSP PIXNUM_fu_118_p2, operation Mode is: A''*B''.&#xD;&#xA;DSP Report: register B is absorbed into DSP PIXNUM_fu_118_p2.&#xD;&#xA;DSP Report: register B is absorbed into DSP PIXNUM_fu_118_p2.&#xD;&#xA;DSP Report: register A is absorbed into DSP PIXNUM_fu_118_p2.&#xD;&#xA;DSP Report: register A is absorbed into DSP PIXNUM_fu_118_p2.&#xD;&#xA;DSP Report: operator PIXNUM_fu_118_p2 is absorbed into DSP PIXNUM_fu_118_p2.&#xD;&#xA;DSP Report: operator PIXNUM_fu_118_p2 is absorbed into DSP PIXNUM_fu_118_p2.&#xD;&#xA;DSP Report: Generating DSP PIXNUM_reg_283_reg, operation Mode is: (PCIN>>17)+A''*B''.&#xD;&#xA;DSP Report: register B is absorbed into DSP PIXNUM_reg_283_reg.&#xD;&#xA;DSP Report: register B is absorbed into DSP PIXNUM_reg_283_reg.&#xD;&#xA;DSP Report: register A is absorbed into DSP PIXNUM_reg_283_reg.&#xD;&#xA;DSP Report: register A is absorbed into DSP PIXNUM_reg_283_reg.&#xD;&#xA;DSP Report: register PIXNUM_reg_283_reg is absorbed into DSP PIXNUM_reg_283_reg.&#xD;&#xA;DSP Report: operator PIXNUM_fu_118_p2 is absorbed into DSP PIXNUM_reg_283_reg.&#xD;&#xA;DSP Report: operator PIXNUM_fu_118_p2 is absorbed into DSP PIXNUM_reg_283_reg.&#xD;&#xA;DSP Report: Generating DSP PIXNUM_fu_118_p2, operation Mode is: A''*B''.&#xD;&#xA;DSP Report: register B is absorbed into DSP PIXNUM_fu_118_p2.&#xD;&#xA;DSP Report: register B is absorbed into DSP PIXNUM_fu_118_p2.&#xD;&#xA;DSP Report: register A is absorbed into DSP PIXNUM_fu_118_p2.&#xD;&#xA;DSP Report: register A is absorbed into DSP PIXNUM_fu_118_p2.&#xD;&#xA;DSP Report: operator PIXNUM_fu_118_p2 is absorbed into DSP PIXNUM_fu_118_p2.&#xD;&#xA;DSP Report: operator PIXNUM_fu_118_p2 is absorbed into DSP PIXNUM_fu_118_p2.&#xD;&#xA;DSP Report: Generating DSP PIXNUM_reg_283_reg, operation Mode is: (PCIN>>17)+A''*B''.&#xD;&#xA;DSP Report: register B is absorbed into DSP PIXNUM_reg_283_reg.&#xD;&#xA;DSP Report: register B is absorbed into DSP PIXNUM_reg_283_reg.&#xD;&#xA;DSP Report: register A is absorbed into DSP PIXNUM_reg_283_reg.&#xD;&#xA;DSP Report: register A is absorbed into DSP PIXNUM_reg_283_reg.&#xD;&#xA;DSP Report: register PIXNUM_reg_283_reg is absorbed into DSP PIXNUM_reg_283_reg.&#xD;&#xA;DSP Report: operator PIXNUM_fu_118_p2 is absorbed into DSP PIXNUM_reg_283_reg.&#xD;&#xA;DSP Report: operator PIXNUM_fu_118_p2 is absorbed into DSP PIXNUM_reg_283_reg.&#xD;&#xA;DSP Report: Generating DSP sobel_filter_mac_bkb_U1/sobel_filter_mac_bkb_DSP48_0_U/p, operation Mode is: (C:0x80)+A*(B:0x19).&#xD;&#xA;DSP Report: operator sobel_filter_mac_bkb_U1/sobel_filter_mac_bkb_DSP48_0_U/p is absorbed into DSP sobel_filter_mac_bkb_U1/sobel_filter_mac_bkb_DSP48_0_U/p.&#xD;&#xA;DSP Report: operator sobel_filter_mac_bkb_U1/sobel_filter_mac_bkb_DSP48_0_U/m is absorbed into DSP sobel_filter_mac_bkb_U1/sobel_filter_mac_bkb_DSP48_0_U/p." projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:36:56.903+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element  was removed. " projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:36:56.898+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element  was removed.  [K:/sola/sobel_hls/solution1/impl/verilog/sobel_filter.v:388]" projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:36:56.895+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element  was removed.  [K:/sola/sobel_hls/solution1/impl/verilog/sobel_filter.v:388]" projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:36:56.891+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element  was removed.  [K:/sola/sobel_hls/solution1/impl/verilog/sobel_filter.v:598]" projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:36:56.888+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element  was removed.  [K:/sola/sobel_hls/solution1/impl/verilog/sobel_filter.v:598]" projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:36:56.884+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element  was removed.  [K:/sola/sobel_hls/solution1/impl/verilog/sobel_filter.v:598]" projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:36:56.881+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element  was removed.  [K:/sola/sobel_hls/solution1/impl/verilog/sobel_filter.v:598]" projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:36:56.877+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element  was removed. " projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:36:56.874+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element  was removed. " projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:36:56.869+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element  was removed. " projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:36:56.866+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element  was removed. " projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:36:56.862+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element  was removed. " projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:36:56.859+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element  was removed. " projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:36:56.855+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element  was removed.  [K:/sola/sobel_hls/solution1/impl/verilog/sobel_filter.v:598]" projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:36:56.851+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element  was removed.  [K:/sola/sobel_hls/solution1/impl/verilog/sobel_filter.v:598]" projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:36:56.848+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element cols_read_reg_273_reg was removed.  [K:/sola/sobel_hls/solution1/impl/verilog/sobel_filter.v:400]" projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:36:56.844+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element cols_0_data_reg_reg was removed.  [K:/sola/sobel_hls/solution1/impl/verilog/sobel_filter.v:394]" projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:36:56.840+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element rows_read_reg_278_reg was removed.  [K:/sola/sobel_hls/solution1/impl/verilog/sobel_filter.v:401]" projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:36:56.836+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element rows_0_data_reg_reg was removed.  [K:/sola/sobel_hls/solution1/impl/verilog/sobel_filter.v:431]" projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:36:56.833+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element PIXNUM_reg_283_reg was removed.  [K:/sola/sobel_hls/solution1/impl/verilog/sobel_filter.v:388]" projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:36:56.829+0800" type="Warning"/>
        <logs message="Warning: Parallel synthesis criteria is not met " projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:36:56.826+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'inter_pix_V_V_0_payload_A_reg' and it is trimmed from '32' to '24' bits. [K:/sola/sobel_hls/solution1/impl/verilog/sobel_filter.v:407]" projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:36:56.821+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'inter_pix_V_V_0_payload_B_reg' and it is trimmed from '32' to '24' bits. [K:/sola/sobel_hls/solution1/impl/verilog/sobel_filter.v:413]" projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:36:56.817+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'inter_pix_V_V_0_data_out_reg' and it is trimmed from '32' to '24' bits. [K:/sola/sobel_hls/solution1/impl/verilog/sobel_filter.v:512]" projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:36:41.782+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-5974] attribute &quot;use_dsp48&quot; has been deprecated, please use &quot;use_dsp&quot; instead " projectName="sobel_hls" solutionName="solution1" date="2019-07-19T22:36:41.777+0800" type="Warning"/>
      </packageLog>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
