
****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source ./vivado_runs/M8_W8/run.tcl
# read_verilog -sv ./vivado_runs/M8_W8/sum_signed.sv
# read_xdc ./vivado_runs/M8_W8/sum_signed.xdc
# synth_design -top sum_signed -part xczu7ev-ffvc1156-2-i
Command: synth_design -top sum_signed -part xczu7ev-ffvc1156-2-i
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 208276
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3039.043 ; gain = 241.801 ; free physical = 34163 ; free virtual = 208096
Synthesis current peak Physical Memory [PSS] (MB): peak = 2463.804; parent = 2256.365; children = 207.438
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4012.117; parent = 3039.047; children = 973.070
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sum_signed' [/mnt/vault1/mfaroo19/reduction_tree/integrator/vivado_runs/M8_W8/sum_signed.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'sum_signed' (0#1) [/mnt/vault1/mfaroo19/reduction_tree/integrator/vivado_runs/M8_W8/sum_signed.sv:7]
WARNING: [Synth 8-7129] Port inp[0][15] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[0][14] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[0][13] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[0][12] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[0][11] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[0][10] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[0][9] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[1][15] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[1][14] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[1][13] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[1][12] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[1][11] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[1][10] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[1][9] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[2][15] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[2][14] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[2][13] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[2][12] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[2][11] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[2][10] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[2][9] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[3][15] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[3][14] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[3][13] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[3][12] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[3][11] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[3][10] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[3][9] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[4][15] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[4][14] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[4][13] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[4][12] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[4][11] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[4][10] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[4][9] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[5][15] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[5][14] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[5][13] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[5][12] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[5][11] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[5][10] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[5][9] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[6][15] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[6][14] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[6][13] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[6][12] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[6][11] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[6][10] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[6][9] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[7][15] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[7][14] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[7][13] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[7][12] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[7][11] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[7][10] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[7][9] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[8][15] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[8][14] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[8][13] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[8][12] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[8][11] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[8][10] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[8][9] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[8][8] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[8][7] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[8][6] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[8][5] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[8][4] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[8][3] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[8][2] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[8][1] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[8][0] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[9][15] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[9][14] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[9][13] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[9][12] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[9][11] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[9][10] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[9][9] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[9][8] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[9][7] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[9][6] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[9][5] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[9][4] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[9][3] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[9][2] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[9][1] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[9][0] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[10][15] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[10][14] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[10][13] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[10][12] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[10][11] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[10][10] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[10][9] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[10][8] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[10][7] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[10][6] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[10][5] in module sum_signed is either unconnected or has no load
WARNING: [Synth 8-7129] Port inp[10][4] in module sum_signed is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3106.012 ; gain = 308.770 ; free physical = 34087 ; free virtual = 208021
Synthesis current peak Physical Memory [PSS] (MB): peak = 2463.804; parent = 2256.365; children = 207.439
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4079.086; parent = 3106.016; children = 973.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3123.824 ; gain = 326.582 ; free physical = 34089 ; free virtual = 208022
Synthesis current peak Physical Memory [PSS] (MB): peak = 2463.804; parent = 2256.365; children = 207.439
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4096.898; parent = 3123.828; children = 973.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3123.824 ; gain = 326.582 ; free physical = 34089 ; free virtual = 208022
Synthesis current peak Physical Memory [PSS] (MB): peak = 2463.804; parent = 2256.365; children = 207.439
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4096.898; parent = 3123.828; children = 973.070
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3123.824 ; gain = 0.000 ; free physical = 34082 ; free virtual = 208015
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/integrator/vivado_runs/M8_W8/sum_signed.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/integrator/vivado_runs/M8_W8/sum_signed.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3288.543 ; gain = 0.000 ; free physical = 33999 ; free virtual = 207932
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3288.543 ; gain = 0.000 ; free physical = 33999 ; free virtual = 207932
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3288.543 ; gain = 491.301 ; free physical = 34002 ; free virtual = 207936
Synthesis current peak Physical Memory [PSS] (MB): peak = 2463.804; parent = 2256.365; children = 207.439
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4229.602; parent = 3256.531; children = 973.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3288.543 ; gain = 491.301 ; free physical = 34002 ; free virtual = 207936
Synthesis current peak Physical Memory [PSS] (MB): peak = 2463.804; parent = 2256.365; children = 207.439
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4229.602; parent = 3256.531; children = 973.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3288.543 ; gain = 491.301 ; free physical = 34010 ; free virtual = 207944
Synthesis current peak Physical Memory [PSS] (MB): peak = 2463.804; parent = 2256.365; children = 207.439
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4229.602; parent = 3256.531; children = 973.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3288.543 ; gain = 491.301 ; free physical = 34010 ; free virtual = 207945
Synthesis current peak Physical Memory [PSS] (MB): peak = 2463.804; parent = 2256.365; children = 207.439
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4229.602; parent = 3256.531; children = 973.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   11 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 4     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 4     
	                1 Bit    Registers := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 3288.543 ; gain = 491.301 ; free physical = 33989 ; free virtual = 207927
Synthesis current peak Physical Memory [PSS] (MB): peak = 2463.804; parent = 2256.365; children = 207.439
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4229.602; parent = 3256.531; children = 973.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 3668.824 ; gain = 871.582 ; free physical = 33584 ; free virtual = 207522
Synthesis current peak Physical Memory [PSS] (MB): peak = 3042.271; parent = 2834.873; children = 207.439
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4641.898; parent = 3668.828; children = 973.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 3668.824 ; gain = 871.582 ; free physical = 33584 ; free virtual = 207522
Synthesis current peak Physical Memory [PSS] (MB): peak = 3042.682; parent = 2835.283; children = 207.439
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4641.898; parent = 3668.828; children = 973.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 3687.855 ; gain = 890.613 ; free physical = 33625 ; free virtual = 207563
Synthesis current peak Physical Memory [PSS] (MB): peak = 3043.322; parent = 2835.924; children = 207.439
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4660.930; parent = 3687.859; children = 973.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 3693.793 ; gain = 896.551 ; free physical = 33636 ; free virtual = 207574
Synthesis current peak Physical Memory [PSS] (MB): peak = 3043.682; parent = 2836.283; children = 207.439
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4666.867; parent = 3693.797; children = 973.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 3693.793 ; gain = 896.551 ; free physical = 33643 ; free virtual = 207581
Synthesis current peak Physical Memory [PSS] (MB): peak = 3043.682; parent = 2836.283; children = 207.439
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4666.867; parent = 3693.797; children = 973.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 3693.793 ; gain = 896.551 ; free physical = 33643 ; free virtual = 207581
Synthesis current peak Physical Memory [PSS] (MB): peak = 3043.721; parent = 2836.322; children = 207.439
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4666.867; parent = 3693.797; children = 973.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 3693.793 ; gain = 896.551 ; free physical = 33643 ; free virtual = 207581
Synthesis current peak Physical Memory [PSS] (MB): peak = 3043.799; parent = 2836.400; children = 207.439
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4666.867; parent = 3693.797; children = 973.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 3693.793 ; gain = 896.551 ; free physical = 33643 ; free virtual = 207581
Synthesis current peak Physical Memory [PSS] (MB): peak = 3043.799; parent = 2836.400; children = 207.439
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4666.867; parent = 3693.797; children = 973.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 3693.793 ; gain = 896.551 ; free physical = 33643 ; free virtual = 207581
Synthesis current peak Physical Memory [PSS] (MB): peak = 3043.830; parent = 2836.432; children = 207.439
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4666.867; parent = 3693.797; children = 973.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |    14|
|3     |LUT1   |     3|
|4     |LUT2   |    64|
|5     |FDRE   |    70|
|6     |IBUF   |    75|
|7     |OBUF   |    20|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 3693.793 ; gain = 896.551 ; free physical = 33643 ; free virtual = 207581
Synthesis current peak Physical Memory [PSS] (MB): peak = 3043.846; parent = 2836.447; children = 207.439
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4666.867; parent = 3693.797; children = 973.070
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 441 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 3693.793 ; gain = 731.832 ; free physical = 33635 ; free virtual = 207573
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 3693.801 ; gain = 896.551 ; free physical = 33630 ; free virtual = 207568
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3710.699 ; gain = 0.000 ; free physical = 33757 ; free virtual = 207695
INFO: [Netlist 29-17] Analyzing 90 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/integrator/vivado_runs/M8_W8/sum_signed.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/integrator/vivado_runs/M8_W8/sum_signed.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3753.293 ; gain = 0.000 ; free physical = 33745 ; free virtual = 207683
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 76 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 75 instances

Synth Design complete, checksum: 87d8d76d
INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 3753.293 ; gain = 2048.840 ; free physical = 33860 ; free virtual = 207798
# report_utilization -file ./vivado_runs/M8_W8/util.rpt
# report_timing_summary -file ./vivado_runs/M8_W8/timing.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 4504.281 ; gain = 750.988 ; free physical = 33372 ; free virtual = 207310
# exit
INFO: [Common 17-206] Exiting Vivado at Wed Sep 24 15:39:18 2025...
