Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/brianm/Applications/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot HW1Sim_behav xil_defaultlib.HW1Sim xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'instruct' might have multiple concurrent drivers [/home/brianm/Documents/Repos/CPE233Labs/HW_1/HW_1.srcs/sim_1/new/HW1Sim.sv:18]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgRom
Compiling module xil_defaultlib.HW1Sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot HW1Sim_behav
